
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//tic_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004020f8 <.init>:
  4020f8:	stp	x29, x30, [sp, #-16]!
  4020fc:	mov	x29, sp
  402100:	bl	403bd0 <tigetstr@plt+0x1560>
  402104:	ldp	x29, x30, [sp], #16
  402108:	ret

Disassembly of section .plt:

0000000000402110 <_nc_set_writedir@plt-0x20>:
  402110:	stp	x16, x30, [sp, #-16]!
  402114:	adrp	x16, 422000 <tigetstr@plt+0x1f990>
  402118:	ldr	x17, [x16, #4088]
  40211c:	add	x16, x16, #0xff8
  402120:	br	x17
  402124:	nop
  402128:	nop
  40212c:	nop

0000000000402130 <_nc_set_writedir@plt>:
  402130:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402134:	ldr	x17, [x16]
  402138:	add	x16, x16, #0x0
  40213c:	br	x17

0000000000402140 <memcpy@plt>:
  402140:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402144:	ldr	x17, [x16, #8]
  402148:	add	x16, x16, #0x8
  40214c:	br	x17

0000000000402150 <_nc_first_name@plt>:
  402150:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402154:	ldr	x17, [x16, #16]
  402158:	add	x16, x16, #0x10
  40215c:	br	x17

0000000000402160 <strlen@plt>:
  402160:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402164:	ldr	x17, [x16, #24]
  402168:	add	x16, x16, #0x18
  40216c:	br	x17

0000000000402170 <_nc_pathlast@plt>:
  402170:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402174:	ldr	x17, [x16, #32]
  402178:	add	x16, x16, #0x20
  40217c:	br	x17

0000000000402180 <fputs@plt>:
  402180:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402184:	ldr	x17, [x16, #40]
  402188:	add	x16, x16, #0x28
  40218c:	br	x17

0000000000402190 <exit@plt>:
  402190:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402194:	ldr	x17, [x16, #48]
  402198:	add	x16, x16, #0x30
  40219c:	br	x17

00000000004021a0 <_nc_infotocap@plt>:
  4021a0:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  4021a4:	ldr	x17, [x16, #56]
  4021a8:	add	x16, x16, #0x38
  4021ac:	br	x17

00000000004021b0 <perror@plt>:
  4021b0:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  4021b4:	ldr	x17, [x16, #64]
  4021b8:	add	x16, x16, #0x40
  4021bc:	br	x17

00000000004021c0 <remove@plt>:
  4021c0:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  4021c4:	ldr	x17, [x16, #72]
  4021c8:	add	x16, x16, #0x48
  4021cc:	br	x17

00000000004021d0 <sprintf@plt>:
  4021d0:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  4021d4:	ldr	x17, [x16, #80]
  4021d8:	add	x16, x16, #0x50
  4021dc:	br	x17

00000000004021e0 <putc@plt>:
  4021e0:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  4021e4:	ldr	x17, [x16, #88]
  4021e8:	add	x16, x16, #0x58
  4021ec:	br	x17

00000000004021f0 <__cxa_atexit@plt>:
  4021f0:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  4021f4:	ldr	x17, [x16, #96]
  4021f8:	add	x16, x16, #0x60
  4021fc:	br	x17

0000000000402200 <fputc@plt>:
  402200:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402204:	ldr	x17, [x16, #104]
  402208:	add	x16, x16, #0x68
  40220c:	br	x17

0000000000402210 <curses_version@plt>:
  402210:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402214:	ldr	x17, [x16, #112]
  402218:	add	x16, x16, #0x70
  40221c:	br	x17

0000000000402220 <tgoto@plt>:
  402220:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402224:	ldr	x17, [x16, #120]
  402228:	add	x16, x16, #0x78
  40222c:	br	x17

0000000000402230 <stpcpy@plt>:
  402230:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402234:	ldr	x17, [x16, #128]
  402238:	add	x16, x16, #0x80
  40223c:	br	x17

0000000000402240 <_nc_doalloc@plt>:
  402240:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402244:	ldr	x17, [x16, #136]
  402248:	add	x16, x16, #0x88
  40224c:	br	x17

0000000000402250 <_nc_read_entry_source@plt>:
  402250:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402254:	ldr	x17, [x16, #144]
  402258:	add	x16, x16, #0x90
  40225c:	br	x17

0000000000402260 <_nc_set_source@plt>:
  402260:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402264:	ldr	x17, [x16, #152]
  402268:	add	x16, x16, #0x98
  40226c:	br	x17

0000000000402270 <fclose@plt>:
  402270:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402274:	ldr	x17, [x16, #160]
  402278:	add	x16, x16, #0xa0
  40227c:	br	x17

0000000000402280 <fopen@plt>:
  402280:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402284:	ldr	x17, [x16, #168]
  402288:	add	x16, x16, #0xa8
  40228c:	br	x17

0000000000402290 <malloc@plt>:
  402290:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402294:	ldr	x17, [x16, #176]
  402298:	add	x16, x16, #0xb0
  40229c:	br	x17

00000000004022a0 <tparm@plt>:
  4022a0:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  4022a4:	ldr	x17, [x16, #184]
  4022a8:	add	x16, x16, #0xb8
  4022ac:	br	x17

00000000004022b0 <strncmp@plt>:
  4022b0:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  4022b4:	ldr	x17, [x16, #192]
  4022b8:	add	x16, x16, #0xc0
  4022bc:	br	x17

00000000004022c0 <__libc_start_main@plt>:
  4022c0:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  4022c4:	ldr	x17, [x16, #200]
  4022c8:	add	x16, x16, #0xc8
  4022cc:	br	x17

00000000004022d0 <fgetc@plt>:
  4022d0:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  4022d4:	ldr	x17, [x16, #208]
  4022d8:	add	x16, x16, #0xd0
  4022dc:	br	x17

00000000004022e0 <tigetflag@plt>:
  4022e0:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  4022e4:	ldr	x17, [x16, #216]
  4022e8:	add	x16, x16, #0xd8
  4022ec:	br	x17

00000000004022f0 <memset@plt>:
  4022f0:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  4022f4:	ldr	x17, [x16, #224]
  4022f8:	add	x16, x16, #0xe0
  4022fc:	br	x17

0000000000402300 <fdopen@plt>:
  402300:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402304:	ldr	x17, [x16, #232]
  402308:	add	x16, x16, #0xe8
  40230c:	br	x17

0000000000402310 <_nc_tparm_analyze@plt>:
  402310:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402314:	ldr	x17, [x16, #240]
  402318:	add	x16, x16, #0xf0
  40231c:	br	x17

0000000000402320 <getopt@plt>:
  402320:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402324:	ldr	x17, [x16, #248]
  402328:	add	x16, x16, #0xf8
  40232c:	br	x17

0000000000402330 <use_extended_names@plt>:
  402330:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402334:	ldr	x17, [x16, #256]
  402338:	add	x16, x16, #0x100
  40233c:	br	x17

0000000000402340 <calloc@plt>:
  402340:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402344:	ldr	x17, [x16, #264]
  402348:	add	x16, x16, #0x108
  40234c:	br	x17

0000000000402350 <rewind@plt>:
  402350:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402354:	ldr	x17, [x16, #272]
  402358:	add	x16, x16, #0x110
  40235c:	br	x17

0000000000402360 <strdup@plt>:
  402360:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402364:	ldr	x17, [x16, #280]
  402368:	add	x16, x16, #0x118
  40236c:	br	x17

0000000000402370 <strerror@plt>:
  402370:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402374:	ldr	x17, [x16, #288]
  402378:	add	x16, x16, #0x120
  40237c:	br	x17

0000000000402380 <keyname@plt>:
  402380:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402384:	ldr	x17, [x16, #296]
  402388:	add	x16, x16, #0x128
  40238c:	br	x17

0000000000402390 <_nc_write_entry@plt>:
  402390:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402394:	ldr	x17, [x16, #304]
  402398:	add	x16, x16, #0x130
  40239c:	br	x17

00000000004023a0 <__gmon_start__@plt>:
  4023a0:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  4023a4:	ldr	x17, [x16, #312]
  4023a8:	add	x16, x16, #0x138
  4023ac:	br	x17

00000000004023b0 <_nc_set_type@plt>:
  4023b0:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  4023b4:	ldr	x17, [x16, #320]
  4023b8:	add	x16, x16, #0x140
  4023bc:	br	x17

00000000004023c0 <_nc_visbuf@plt>:
  4023c0:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  4023c4:	ldr	x17, [x16, #328]
  4023c8:	add	x16, x16, #0x148
  4023cc:	br	x17

00000000004023d0 <fseek@plt>:
  4023d0:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  4023d4:	ldr	x17, [x16, #336]
  4023d8:	add	x16, x16, #0x150
  4023dc:	br	x17

00000000004023e0 <abort@plt>:
  4023e0:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  4023e4:	ldr	x17, [x16, #344]
  4023e8:	add	x16, x16, #0x158
  4023ec:	br	x17

00000000004023f0 <_nc_write_object@plt>:
  4023f0:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  4023f4:	ldr	x17, [x16, #352]
  4023f8:	add	x16, x16, #0x160
  4023fc:	br	x17

0000000000402400 <_nc_tic_expand@plt>:
  402400:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402404:	ldr	x17, [x16, #360]
  402408:	add	x16, x16, #0x168
  40240c:	br	x17

0000000000402410 <access@plt>:
  402410:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402414:	ldr	x17, [x16, #368]
  402418:	add	x16, x16, #0x170
  40241c:	br	x17

0000000000402420 <feof@plt>:
  402420:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402424:	ldr	x17, [x16, #376]
  402428:	add	x16, x16, #0x178
  40242c:	br	x17

0000000000402430 <puts@plt>:
  402430:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402434:	ldr	x17, [x16, #384]
  402438:	add	x16, x16, #0x180
  40243c:	br	x17

0000000000402440 <memcmp@plt>:
  402440:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402444:	ldr	x17, [x16, #392]
  402448:	add	x16, x16, #0x188
  40244c:	br	x17

0000000000402450 <_nc_tic_dir@plt>:
  402450:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402454:	ldr	x17, [x16, #400]
  402458:	add	x16, x16, #0x190
  40245c:	br	x17

0000000000402460 <strcmp@plt>:
  402460:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402464:	ldr	x17, [x16, #408]
  402468:	add	x16, x16, #0x198
  40246c:	br	x17

0000000000402470 <__ctype_b_loc@plt>:
  402470:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402474:	ldr	x17, [x16, #416]
  402478:	add	x16, x16, #0x1a0
  40247c:	br	x17

0000000000402480 <_nc_find_user_entry@plt>:
  402480:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402484:	ldr	x17, [x16, #424]
  402488:	add	x16, x16, #0x1a8
  40248c:	br	x17

0000000000402490 <strtol@plt>:
  402490:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402494:	ldr	x17, [x16, #432]
  402498:	add	x16, x16, #0x1b0
  40249c:	br	x17

00000000004024a0 <free@plt>:
  4024a0:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  4024a4:	ldr	x17, [x16, #440]
  4024a8:	add	x16, x16, #0x1b8
  4024ac:	br	x17

00000000004024b0 <_nc_resolve_uses2@plt>:
  4024b0:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  4024b4:	ldr	x17, [x16, #448]
  4024b8:	add	x16, x16, #0x1c0
  4024bc:	br	x17

00000000004024c0 <_nc_rootname@plt>:
  4024c0:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  4024c4:	ldr	x17, [x16, #456]
  4024c8:	add	x16, x16, #0x1c8
  4024cc:	br	x17

00000000004024d0 <_nc_warning@plt>:
  4024d0:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  4024d4:	ldr	x17, [x16, #464]
  4024d8:	add	x16, x16, #0x1d0
  4024dc:	br	x17

00000000004024e0 <strchr@plt>:
  4024e0:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  4024e4:	ldr	x17, [x16, #472]
  4024e8:	add	x16, x16, #0x1d8
  4024ec:	br	x17

00000000004024f0 <fwrite@plt>:
  4024f0:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  4024f4:	ldr	x17, [x16, #480]
  4024f8:	add	x16, x16, #0x1e0
  4024fc:	br	x17

0000000000402500 <clearerr@plt>:
  402500:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402504:	ldr	x17, [x16, #488]
  402508:	add	x16, x16, #0x1e8
  40250c:	br	x17

0000000000402510 <fflush@plt>:
  402510:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402514:	ldr	x17, [x16, #496]
  402518:	add	x16, x16, #0x1f0
  40251c:	br	x17

0000000000402520 <strcpy@plt>:
  402520:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402524:	ldr	x17, [x16, #504]
  402528:	add	x16, x16, #0x1f8
  40252c:	br	x17

0000000000402530 <_nc_tic_written@plt>:
  402530:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402534:	ldr	x17, [x16, #512]
  402538:	add	x16, x16, #0x200
  40253c:	br	x17

0000000000402540 <_nc_capcmp@plt>:
  402540:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402544:	ldr	x17, [x16, #520]
  402548:	add	x16, x16, #0x208
  40254c:	br	x17

0000000000402550 <mkstemp@plt>:
  402550:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402554:	ldr	x17, [x16, #528]
  402558:	add	x16, x16, #0x210
  40255c:	br	x17

0000000000402560 <_nc_name_match@plt>:
  402560:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402564:	ldr	x17, [x16, #536]
  402568:	add	x16, x16, #0x218
  40256c:	br	x17

0000000000402570 <strstr@plt>:
  402570:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402574:	ldr	x17, [x16, #544]
  402578:	add	x16, x16, #0x220
  40257c:	br	x17

0000000000402580 <_nc_get_hash_table@plt>:
  402580:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402584:	ldr	x17, [x16, #552]
  402588:	add	x16, x16, #0x228
  40258c:	br	x17

0000000000402590 <__isoc99_sscanf@plt>:
  402590:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402594:	ldr	x17, [x16, #560]
  402598:	add	x16, x16, #0x230
  40259c:	br	x17

00000000004025a0 <_nc_home_terminfo@plt>:
  4025a0:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  4025a4:	ldr	x17, [x16, #568]
  4025a8:	add	x16, x16, #0x238
  4025ac:	br	x17

00000000004025b0 <_nc_find_entry@plt>:
  4025b0:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  4025b4:	ldr	x17, [x16, #576]
  4025b8:	add	x16, x16, #0x240
  4025bc:	br	x17

00000000004025c0 <_nc_trim_sgr0@plt>:
  4025c0:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  4025c4:	ldr	x17, [x16, #584]
  4025c8:	add	x16, x16, #0x248
  4025cc:	br	x17

00000000004025d0 <strncpy@plt>:
  4025d0:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  4025d4:	ldr	x17, [x16, #592]
  4025d8:	add	x16, x16, #0x250
  4025dc:	br	x17

00000000004025e0 <umask@plt>:
  4025e0:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  4025e4:	ldr	x17, [x16, #600]
  4025e8:	add	x16, x16, #0x258
  4025ec:	br	x17

00000000004025f0 <printf@plt>:
  4025f0:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  4025f4:	ldr	x17, [x16, #608]
  4025f8:	add	x16, x16, #0x260
  4025fc:	br	x17

0000000000402600 <__errno_location@plt>:
  402600:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402604:	ldr	x17, [x16, #616]
  402608:	add	x16, x16, #0x268
  40260c:	br	x17

0000000000402610 <getenv@plt>:
  402610:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402614:	ldr	x17, [x16, #624]
  402618:	add	x16, x16, #0x270
  40261c:	br	x17

0000000000402620 <__xstat@plt>:
  402620:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402624:	ldr	x17, [x16, #632]
  402628:	add	x16, x16, #0x278
  40262c:	br	x17

0000000000402630 <fprintf@plt>:
  402630:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402634:	ldr	x17, [x16, #640]
  402638:	add	x16, x16, #0x280
  40263c:	br	x17

0000000000402640 <fgets@plt>:
  402640:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402644:	ldr	x17, [x16, #648]
  402648:	add	x16, x16, #0x288
  40264c:	br	x17

0000000000402650 <_nc_visbuf2@plt>:
  402650:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402654:	ldr	x17, [x16, #656]
  402658:	add	x16, x16, #0x290
  40265c:	br	x17

0000000000402660 <ferror@plt>:
  402660:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402664:	ldr	x17, [x16, #664]
  402668:	add	x16, x16, #0x298
  40266c:	br	x17

0000000000402670 <tigetstr@plt>:
  402670:	adrp	x16, 423000 <tigetstr@plt+0x20990>
  402674:	ldr	x17, [x16, #672]
  402678:	add	x16, x16, #0x2a0
  40267c:	br	x17

Disassembly of section .text:

0000000000402680 <.text>:
  402680:	mov	x12, #0xa0d0                	// #41168
  402684:	sub	sp, sp, x12
  402688:	adrp	x2, 423000 <tigetstr@plt+0x20990>
  40268c:	stp	x29, x30, [sp, #16]
  402690:	add	x29, sp, #0x10
  402694:	stp	x19, x20, [sp, #32]
  402698:	mov	w20, w0
  40269c:	adrp	x0, 422000 <tigetstr@plt+0x1f990>
  4026a0:	mov	x19, x1
  4026a4:	stp	x21, x22, [sp, #48]
  4026a8:	add	x22, x2, #0x2e8
  4026ac:	ldr	x1, [x0, #3856]
  4026b0:	stp	x23, x24, [sp, #64]
  4026b4:	mov	w23, #0x1                   	// #1
  4026b8:	ldr	x0, [x19]
  4026bc:	stp	x25, x26, [sp, #80]
  4026c0:	adrp	x26, 40e000 <tigetstr@plt+0xb990>
  4026c4:	ldr	x1, [x1]
  4026c8:	stp	x27, x28, [sp, #96]
  4026cc:	mov	w25, #0x0                   	// #0
  4026d0:	str	x1, [x22, #40]
  4026d4:	mov	w24, #0x3c                  	// #60
  4026d8:	bl	4024c0 <_nc_rootname@plt>
  4026dc:	mov	x1, x0
  4026e0:	adrp	x0, 422000 <tigetstr@plt+0x1f990>
  4026e4:	str	w23, [sp, #156]
  4026e8:	ldr	x21, [x0, #3968]
  4026ec:	adrp	x0, 408000 <tigetstr@plt+0x5990>
  4026f0:	add	x0, x0, #0x788
  4026f4:	str	x1, [x21]
  4026f8:	bl	40c2f8 <tigetstr@plt+0x9c88>
  4026fc:	ldr	x0, [x21]
  402700:	adrp	x1, 40d000 <tigetstr@plt+0xa990>
  402704:	add	x1, x1, #0xd90
  402708:	str	w23, [sp, #160]
  40270c:	adrp	x23, 40d000 <tigetstr@plt+0xa990>
  402710:	bl	40c200 <tigetstr@plt+0x9b90>
  402714:	strb	w0, [x22, #48]
  402718:	ldr	x0, [x21]
  40271c:	adrp	x1, 40d000 <tigetstr@plt+0xa990>
  402720:	add	x1, x1, #0xda0
  402724:	str	wzr, [sp, #176]
  402728:	mov	w21, #0xffffffff            	// #-1
  40272c:	bl	40c200 <tigetstr@plt+0x9b90>
  402730:	mov	w1, w0
  402734:	ands	w2, w1, #0xff
  402738:	mov	w0, #0x2                   	// #2
  40273c:	mov	w3, #0x4                   	// #4
  402740:	csel	w3, w0, w3, eq  // eq = none
  402744:	cmp	w2, #0x0
  402748:	strb	w1, [x22, #9]
  40274c:	csel	w0, wzr, w0, eq  // eq = none
  402750:	stp	w0, w3, [sp, #132]
  402754:	mov	w0, #0x0                   	// #0
  402758:	str	wzr, [sp, #188]
  40275c:	bl	402330 <use_extended_names@plt>
  402760:	mov	w22, #0x3f                  	// #63
  402764:	adrp	x0, 422000 <tigetstr@plt+0x1f990>
  402768:	add	x1, x26, #0x20
  40276c:	stp	x1, xzr, [sp, #112]
  402770:	mov	w1, #0xffff                	// #65535
  402774:	ldr	x0, [x0, #4024]
  402778:	stp	wzr, wzr, [sp, #140]
  40277c:	str	w1, [sp, #148]
  402780:	str	wzr, [sp, #152]
  402784:	str	wzr, [x0]
  402788:	str	wzr, [sp, #164]
  40278c:	str	xzr, [sp, #168]
  402790:	stp	wzr, wzr, [sp, #180]
  402794:	add	x2, x23, #0xdb0
  402798:	mov	x1, x19
  40279c:	mov	w0, w20
  4027a0:	bl	402320 <getopt@plt>
  4027a4:	mov	w26, w0
  4027a8:	cmn	w0, #0x1
  4027ac:	b.eq	402b58 <tigetstr@plt+0x4e8>  // b.none
  4027b0:	bl	402470 <__ctype_b_loc@plt>
  4027b4:	mov	x28, x0
  4027b8:	ldr	x1, [x0]
  4027bc:	ldrh	w1, [x1, w26, sxtw #1]
  4027c0:	tbz	w1, #11, 40280c <tigetstr@plt+0x19c>
  4027c4:	cmp	w22, #0x76
  4027c8:	b.eq	40291c <tigetstr@plt+0x2ac>  // b.none
  4027cc:	cmp	w22, #0x77
  4027d0:	b.ne	40283c <tigetstr@plt+0x1cc>  // b.any
  4027d4:	add	x22, x23, #0xdb0
  4027d8:	add	w24, w24, w24, lsl #2
  4027dc:	sub	w26, w26, #0x30
  4027e0:	mov	x2, x22
  4027e4:	mov	x1, x19
  4027e8:	add	w24, w26, w24, lsl #1
  4027ec:	mov	w0, w20
  4027f0:	bl	402320 <getopt@plt>
  4027f4:	mov	w26, w0
  4027f8:	cmn	w0, #0x1
  4027fc:	b.eq	402b58 <tigetstr@plt+0x4e8>  // b.none
  402800:	ldr	x0, [x28]
  402804:	ldrh	w0, [x0, w26, sxtw #1]
  402808:	tbnz	w0, #11, 4027d8 <tigetstr@plt+0x168>
  40280c:	adrp	x1, 422000 <tigetstr@plt+0x1f990>
  402810:	add	x22, x23, #0xdb0
  402814:	ldr	x27, [x1, #3904]
  402818:	sub	w0, w26, #0x43
  40281c:	cmp	w0, #0x35
  402820:	b.ls	402828 <tigetstr@plt+0x1b8>  // b.plast
  402824:	bl	403f80 <tigetstr@plt+0x1910>
  402828:	ldr	x1, [sp, #112]
  40282c:	ldrh	w0, [x1, w0, uxtw #1]
  402830:	adr	x1, 40283c <tigetstr@plt+0x1cc>
  402834:	add	x0, x1, w0, sxth #2
  402838:	br	x0
  40283c:	cmp	w22, #0x51
  402840:	b.eq	4028b4 <tigetstr@plt+0x244>  // b.none
  402844:	add	x22, x23, #0xdb0
  402848:	cmp	w26, #0x30
  40284c:	b.eq	402988 <tigetstr@plt+0x318>  // b.none
  402850:	cmp	w26, #0x31
  402854:	b.ne	402824 <tigetstr@plt+0x1b4>  // b.any
  402858:	mov	x2, x22
  40285c:	mov	x1, x19
  402860:	mov	w0, w20
  402864:	bl	402320 <getopt@plt>
  402868:	mov	w26, w0
  40286c:	cmn	w0, #0x1
  402870:	b.eq	4034a0 <tigetstr@plt+0xe30>  // b.none
  402874:	ldr	x0, [x28]
  402878:	ldrh	w0, [x0, w26, sxtw #1]
  40287c:	tbnz	w0, #11, 402848 <tigetstr@plt+0x1d8>
  402880:	mov	w24, #0x0                   	// #0
  402884:	b	40280c <tigetstr@plt+0x19c>
  402888:	mov	x2, x22
  40288c:	mov	x1, x19
  402890:	mov	w0, w20
  402894:	bl	402320 <getopt@plt>
  402898:	mov	w26, w0
  40289c:	cmn	w0, #0x1
  4028a0:	b.eq	403abc <tigetstr@plt+0x144c>  // b.none
  4028a4:	ldr	x0, [x28]
  4028a8:	mov	w25, #0x0                   	// #0
  4028ac:	ldrh	w0, [x0, w26, sxtw #1]
  4028b0:	tbz	w0, #11, 402818 <tigetstr@plt+0x1a8>
  4028b4:	add	x22, x23, #0xdb0
  4028b8:	add	w25, w25, w25, lsl #2
  4028bc:	sub	w26, w26, #0x30
  4028c0:	mov	x2, x22
  4028c4:	mov	x1, x19
  4028c8:	add	w25, w26, w25, lsl #1
  4028cc:	mov	w0, w20
  4028d0:	bl	402320 <getopt@plt>
  4028d4:	mov	w26, w0
  4028d8:	cmn	w0, #0x1
  4028dc:	b.eq	402b58 <tigetstr@plt+0x4e8>  // b.none
  4028e0:	ldr	x0, [x28]
  4028e4:	ldrh	w0, [x0, w26, sxtw #1]
  4028e8:	tbnz	w0, #11, 4028b8 <tigetstr@plt+0x248>
  4028ec:	b	40280c <tigetstr@plt+0x19c>
  4028f0:	mov	x2, x22
  4028f4:	mov	x1, x19
  4028f8:	mov	w0, w20
  4028fc:	bl	402320 <getopt@plt>
  402900:	mov	w26, w0
  402904:	cmn	w0, #0x1
  402908:	b.eq	403120 <tigetstr@plt+0xab0>  // b.none
  40290c:	ldr	x0, [x28]
  402910:	mov	w21, #0x0                   	// #0
  402914:	ldrh	w0, [x0, w26, sxtw #1]
  402918:	tbz	w0, #11, 402818 <tigetstr@plt+0x1a8>
  40291c:	add	x22, x23, #0xdb0
  402920:	add	w21, w21, w21, lsl #2
  402924:	sub	w26, w26, #0x30
  402928:	mov	x2, x22
  40292c:	mov	x1, x19
  402930:	add	w21, w26, w21, lsl #1
  402934:	mov	w0, w20
  402938:	bl	402320 <getopt@plt>
  40293c:	mov	w26, w0
  402940:	cmn	w0, #0x1
  402944:	b.eq	402b58 <tigetstr@plt+0x4e8>  // b.none
  402948:	ldr	x0, [x28]
  40294c:	ldrh	w0, [x0, w26, sxtw #1]
  402950:	tbnz	w0, #11, 402920 <tigetstr@plt+0x2b0>
  402954:	b	40280c <tigetstr@plt+0x19c>
  402958:	adrp	x0, 422000 <tigetstr@plt+0x1f990>
  40295c:	mov	w1, #0x1                   	// #1
  402960:	ldr	x0, [x0, #3904]
  402964:	strb	w1, [x0]
  402968:	mov	w0, #0x1                   	// #1
  40296c:	bl	402330 <use_extended_names@plt>
  402970:	adrp	x0, 423000 <tigetstr@plt+0x20990>
  402974:	add	x0, x0, #0x2e8
  402978:	mov	w1, #0x1                   	// #1
  40297c:	mov	w22, w26
  402980:	strb	w1, [x0, #8]
  402984:	b	402794 <tigetstr@plt+0x124>
  402988:	mov	x2, x22
  40298c:	mov	x1, x19
  402990:	mov	w0, w20
  402994:	bl	402320 <getopt@plt>
  402998:	mov	w26, w0
  40299c:	cmn	w0, #0x1
  4029a0:	b.eq	403a08 <tigetstr@plt+0x1398>  // b.none
  4029a4:	ldr	x0, [x28]
  4029a8:	ldrh	w0, [x0, w26, sxtw #1]
  4029ac:	tbz	w0, #11, 4029bc <tigetstr@plt+0x34c>
  4029b0:	mov	w0, #0x1                   	// #1
  4029b4:	str	w0, [sp, #148]
  4029b8:	b	402848 <tigetstr@plt+0x1d8>
  4029bc:	mov	w0, #0x1                   	// #1
  4029c0:	mov	w24, #0xffff                	// #65535
  4029c4:	str	w0, [sp, #148]
  4029c8:	b	40280c <tigetstr@plt+0x19c>
  4029cc:	mov	x2, x22
  4029d0:	mov	x1, x19
  4029d4:	mov	w0, w20
  4029d8:	bl	402320 <getopt@plt>
  4029dc:	mov	w26, w0
  4029e0:	cmn	w0, #0x1
  4029e4:	b.eq	403ab0 <tigetstr@plt+0x1440>  // b.none
  4029e8:	ldr	x0, [x28]
  4029ec:	mov	w1, #0x1                   	// #1
  4029f0:	ldrh	w0, [x0, w26, sxtw #1]
  4029f4:	str	w1, [sp, #140]
  4029f8:	tbnz	w0, #11, 402844 <tigetstr@plt+0x1d4>
  4029fc:	b	402818 <tigetstr@plt+0x1a8>
  402a00:	bl	402210 <curses_version@plt>
  402a04:	bl	402430 <puts@plt>
  402a08:	mov	w0, #0x0                   	// #0
  402a0c:	bl	402190 <exit@plt>
  402a10:	mov	x2, x22
  402a14:	mov	x1, x19
  402a18:	mov	w0, w20
  402a1c:	bl	402320 <getopt@plt>
  402a20:	mov	w26, w0
  402a24:	cmn	w0, #0x1
  402a28:	b.eq	403b10 <tigetstr@plt+0x14a0>  // b.none
  402a2c:	ldr	x0, [x28]
  402a30:	mov	w1, #0x1                   	// #1
  402a34:	ldrh	w0, [x0, w26, sxtw #1]
  402a38:	str	w1, [sp, #176]
  402a3c:	tbnz	w0, #11, 402844 <tigetstr@plt+0x1d4>
  402a40:	b	402818 <tigetstr@plt+0x1a8>
  402a44:	mov	x2, x22
  402a48:	mov	x1, x19
  402a4c:	mov	w0, w20
  402a50:	bl	402320 <getopt@plt>
  402a54:	mov	w26, w0
  402a58:	cmn	w0, #0x1
  402a5c:	b.eq	403b04 <tigetstr@plt+0x1494>  // b.none
  402a60:	ldr	x0, [x28]
  402a64:	mov	w1, #0x1                   	// #1
  402a68:	ldrh	w0, [x0, w26, sxtw #1]
  402a6c:	str	w1, [sp, #152]
  402a70:	tbnz	w0, #11, 402844 <tigetstr@plt+0x1d4>
  402a74:	b	402818 <tigetstr@plt+0x1a8>
  402a78:	adrp	x0, 422000 <tigetstr@plt+0x1f990>
  402a7c:	ldr	x0, [x0, #3872]
  402a80:	ldr	x0, [x0]
  402a84:	bl	408960 <tigetstr@plt+0x62f0>
  402a88:	mov	x4, x0
  402a8c:	adrp	x0, 423000 <tigetstr@plt+0x20990>
  402a90:	add	x3, x0, #0x2e8
  402a94:	mov	x2, x22
  402a98:	mov	x1, x19
  402a9c:	mov	w0, w20
  402aa0:	str	x4, [x3, #56]
  402aa4:	bl	402320 <getopt@plt>
  402aa8:	mov	w26, w0
  402aac:	cmn	w0, #0x1
  402ab0:	b.eq	402b58 <tigetstr@plt+0x4e8>  // b.none
  402ab4:	ldr	x0, [x28]
  402ab8:	ldrh	w0, [x0, w26, sxtw #1]
  402abc:	tbz	w0, #11, 402818 <tigetstr@plt+0x1a8>
  402ac0:	b	402844 <tigetstr@plt+0x1d4>
  402ac4:	mov	x2, x22
  402ac8:	mov	x1, x19
  402acc:	mov	w0, w20
  402ad0:	bl	402320 <getopt@plt>
  402ad4:	mov	w26, w0
  402ad8:	cmn	w0, #0x1
  402adc:	b.eq	403af8 <tigetstr@plt+0x1488>  // b.none
  402ae0:	ldr	x0, [x28]
  402ae4:	mov	w1, #0x1                   	// #1
  402ae8:	ldrh	w0, [x0, w26, sxtw #1]
  402aec:	str	w1, [sp, #180]
  402af0:	tbnz	w0, #11, 402844 <tigetstr@plt+0x1d4>
  402af4:	b	402818 <tigetstr@plt+0x1a8>
  402af8:	mov	x2, x22
  402afc:	mov	x1, x19
  402b00:	mov	w0, w20
  402b04:	bl	402320 <getopt@plt>
  402b08:	mov	w26, w0
  402b0c:	cmn	w0, #0x1
  402b10:	b.eq	403af0 <tigetstr@plt+0x1480>  // b.none
  402b14:	ldr	x0, [x28]
  402b18:	mov	w1, #0xffffffff            	// #-1
  402b1c:	ldrh	w0, [x0, w26, sxtw #1]
  402b20:	str	w1, [sp, #144]
  402b24:	tbnz	w0, #11, 402844 <tigetstr@plt+0x1d4>
  402b28:	b	402818 <tigetstr@plt+0x1a8>
  402b2c:	adrp	x3, 422000 <tigetstr@plt+0x1f990>
  402b30:	mov	x2, x22
  402b34:	mov	x1, x19
  402b38:	mov	w0, w20
  402b3c:	ldr	x3, [x3, #3872]
  402b40:	ldr	x3, [x3]
  402b44:	str	x3, [sp, #120]
  402b48:	bl	402320 <getopt@plt>
  402b4c:	mov	w26, w0
  402b50:	cmn	w0, #0x1
  402b54:	b.ne	402ab4 <tigetstr@plt+0x444>  // b.any
  402b58:	cmp	w21, #0x0
  402b5c:	b.le	403124 <tigetstr@plt+0xab4>
  402b60:	adrp	x1, 422000 <tigetstr@plt+0x1f990>
  402b64:	adrp	x0, 423000 <tigetstr@plt+0x20990>
  402b68:	add	x2, x0, #0x2e8
  402b6c:	ldr	x1, [x1, #3944]
  402b70:	str	w21, [x2, #12]
  402b74:	ldr	w0, [x1]
  402b78:	and	w0, w0, #0x3ffff
  402b7c:	and	w0, w0, #0xffffbfff
  402b80:	orr	w0, w0, w21, lsl #13
  402b84:	str	w0, [x1]
  402b88:	cbz	w0, 402ba8 <tigetstr@plt+0x538>
  402b8c:	adrp	x0, 422000 <tigetstr@plt+0x1f990>
  402b90:	adrp	x1, 405000 <tigetstr@plt+0x2990>
  402b94:	add	x1, x1, #0x748
  402b98:	ldr	x0, [x0, #4048]
  402b9c:	ldr	x3, [x0]
  402ba0:	str	x1, [x0]
  402ba4:	str	x3, [x2, #16]
  402ba8:	adrp	x0, 422000 <tigetstr@plt+0x1f990>
  402bac:	ldr	x0, [x0, #3880]
  402bb0:	ldr	w1, [x0]
  402bb4:	cmp	w1, w20
  402bb8:	b.ge	403088 <tigetstr@plt+0xa18>  // b.tcont
  402bbc:	add	w2, w1, #0x1
  402bc0:	str	w2, [x0]
  402bc4:	cmp	w2, w20
  402bc8:	b.lt	403534 <tigetstr@plt+0xec4>  // b.tstop
  402bcc:	ldr	x20, [x19, w1, sxtw #3]
  402bd0:	adrp	x0, 423000 <tigetstr@plt+0x20990>
  402bd4:	add	x19, x0, #0x2e8
  402bd8:	ldr	x0, [x19, #24]
  402bdc:	cbz	x0, 403664 <tigetstr@plt+0xff4>
  402be0:	adrp	x0, 423000 <tigetstr@plt+0x20990>
  402be4:	add	x19, x0, #0x2e8
  402be8:	ldr	w21, [sp, #152]
  402bec:	ldrb	w0, [x19, #48]
  402bf0:	orr	w0, w0, w21
  402bf4:	cbz	w0, 403140 <tigetstr@plt+0xad0>
  402bf8:	ldr	w22, [sp, #160]
  402bfc:	mov	w0, #0x4                   	// #4
  402c00:	ldr	w1, [sp, #132]
  402c04:	mov	w4, w24
  402c08:	cmp	w22, #0x0
  402c0c:	ldr	w6, [x19, #12]
  402c10:	csel	w1, w1, w0, ne  // ne = any
  402c14:	ldr	w0, [sp, #180]
  402c18:	ldr	w2, [sp, #136]
  402c1c:	ldrb	w3, [sp, #176]
  402c20:	cmp	w0, #0x0
  402c24:	ldr	w5, [sp, #148]
  402c28:	ccmp	w21, #0x0, #0x0, eq  // eq = none
  402c2c:	ldr	x0, [sp, #168]
  402c30:	cset	w7, ne  // ne = any
  402c34:	strb	w21, [sp]
  402c38:	str	w25, [sp, #8]
  402c3c:	bl	4098c8 <tigetstr@plt+0x7258>
  402c40:	mov	x0, x20
  402c44:	bl	402260 <_nc_set_source@plt>
  402c48:	ldr	w0, [sp, #140]
  402c4c:	eor	w2, w22, #0x1
  402c50:	orr	w2, w0, w2
  402c54:	ldr	x0, [x19, #24]
  402c58:	cbz	w21, 403194 <tigetstr@plt+0xb24>
  402c5c:	mov	x4, #0x0                   	// #0
  402c60:	mov	w3, #0x0                   	// #0
  402c64:	mov	x1, #0x0                   	// #0
  402c68:	bl	402250 <_nc_read_entry_source@plt>
  402c6c:	ldrb	w1, [sp, #140]
  402c70:	mov	w0, #0x1                   	// #1
  402c74:	bl	4024b0 <_nc_resolve_uses2@plt>
  402c78:	cbnz	w0, 4033f4 <tigetstr@plt+0xd84>
  402c7c:	ldr	w0, [sp, #156]
  402c80:	cbz	w0, 403408 <tigetstr@plt+0xd98>
  402c84:	adrp	x0, 423000 <tigetstr@plt+0x20990>
  402c88:	add	x0, x0, #0x2e8
  402c8c:	adrp	x20, 422000 <tigetstr@plt+0x1f990>
  402c90:	ldrb	w1, [x0, #9]
  402c94:	cbnz	w1, 402ca0 <tigetstr@plt+0x630>
  402c98:	ldrb	w0, [x0, #48]
  402c9c:	cbz	w0, 40340c <tigetstr@plt+0xd9c>
  402ca0:	adrp	x0, 423000 <tigetstr@plt+0x20990>
  402ca4:	add	x19, x0, #0x2e8
  402ca8:	ldr	x0, [x20, #3864]
  402cac:	adrp	x22, 40d000 <tigetstr@plt+0xa990>
  402cb0:	ldr	w25, [sp, #144]
  402cb4:	add	x22, x22, #0xe70
  402cb8:	mov	w21, #0x1000                	// #4096
  402cbc:	ldr	x23, [x0]
  402cc0:	cbz	x23, 40340c <tigetstr@plt+0xd9c>
  402cc4:	ldr	x0, [x19, #56]
  402cc8:	cbz	x0, 402cdc <tigetstr@plt+0x66c>
  402ccc:	ldr	x1, [x23]
  402cd0:	bl	408b78 <tigetstr@plt+0x6508>
  402cd4:	tst	w0, #0xff
  402cd8:	b.eq	402d14 <tigetstr@plt+0x6a4>  // b.none
  402cdc:	ldrb	w4, [x19, #48]
  402ce0:	mov	x1, #0x0                   	// #0
  402ce4:	mov	w5, w25
  402ce8:	mov	x0, x23
  402cec:	mov	w3, #0x1                   	// #1
  402cf0:	mov	w2, #0x0                   	// #0
  402cf4:	bl	40a290 <tigetstr@plt+0x7c20>
  402cf8:	mov	w24, w0
  402cfc:	ldrb	w1, [x19, #48]
  402d00:	mov	w0, #0x3ff                 	// #1023
  402d04:	cmp	w1, #0x0
  402d08:	csel	w0, w21, w0, ne  // ne = any
  402d0c:	cmp	w0, w24
  402d10:	b.lt	403238 <tigetstr@plt+0xbc8>  // b.tstop
  402d14:	ldr	x23, [x23, #1008]
  402d18:	b	402cc0 <tigetstr@plt+0x650>
  402d1c:	mov	x2, x22
  402d20:	mov	x1, x19
  402d24:	mov	w0, w20
  402d28:	bl	402320 <getopt@plt>
  402d2c:	mov	w26, w0
  402d30:	cmn	w0, #0x1
  402d34:	b.eq	403b28 <tigetstr@plt+0x14b8>  // b.none
  402d38:	ldr	x0, [x28]
  402d3c:	mov	w1, #0x1                   	// #1
  402d40:	ldrh	w0, [x0, w26, sxtw #1]
  402d44:	str	w1, [sp, #188]
  402d48:	tbnz	w0, #11, 402844 <tigetstr@plt+0x1d4>
  402d4c:	b	402818 <tigetstr@plt+0x1a8>
  402d50:	mov	x2, x22
  402d54:	mov	x1, x19
  402d58:	mov	w0, w20
  402d5c:	bl	402320 <getopt@plt>
  402d60:	mov	w26, w0
  402d64:	cmn	w0, #0x1
  402d68:	b.eq	403b1c <tigetstr@plt+0x14ac>  // b.none
  402d6c:	ldr	x0, [x28]
  402d70:	mov	w1, #0x1                   	// #1
  402d74:	ldrh	w0, [x0, w26, sxtw #1]
  402d78:	str	w1, [sp, #184]
  402d7c:	tbnz	w0, #11, 402844 <tigetstr@plt+0x1d4>
  402d80:	b	402818 <tigetstr@plt+0x1a8>
  402d84:	adrp	x0, 423000 <tigetstr@plt+0x20990>
  402d88:	add	x0, x0, #0x2e8
  402d8c:	mov	w3, #0x1                   	// #1
  402d90:	mov	x2, x22
  402d94:	mov	x1, x19
  402d98:	strb	w3, [x0, #9]
  402d9c:	mov	w0, w20
  402da0:	bl	402320 <getopt@plt>
  402da4:	mov	w26, w0
  402da8:	cmn	w0, #0x1
  402dac:	b.eq	403a50 <tigetstr@plt+0x13e0>  // b.none
  402db0:	ldr	x0, [x28]
  402db4:	mov	w1, #0x2                   	// #2
  402db8:	ldrh	w0, [x0, w26, sxtw #1]
  402dbc:	str	w1, [sp, #132]
  402dc0:	mov	w1, #0x4                   	// #4
  402dc4:	str	w1, [sp, #136]
  402dc8:	tbnz	w0, #11, 402844 <tigetstr@plt+0x1d4>
  402dcc:	b	402818 <tigetstr@plt+0x1a8>
  402dd0:	adrp	x2, 422000 <tigetstr@plt+0x1f990>
  402dd4:	cmp	w21, #0x0
  402dd8:	adrp	x0, 423000 <tigetstr@plt+0x20990>
  402ddc:	add	x27, x0, #0x2e8
  402de0:	ldr	x2, [x2, #3944]
  402de4:	cset	w0, eq  // eq = none
  402de8:	csel	w0, w0, w21, le
  402dec:	str	w0, [x27, #12]
  402df0:	ldr	w1, [x2]
  402df4:	and	w1, w1, #0x3ffff
  402df8:	and	w1, w1, #0xffffbfff
  402dfc:	orr	w0, w1, w0, lsl #13
  402e00:	str	w0, [x2]
  402e04:	ldr	x0, [sp, #120]
  402e08:	cbz	x0, 40356c <tigetstr@plt+0xefc>
  402e0c:	mov	w21, #0x1                   	// #1
  402e10:	ldr	x0, [sp, #120]
  402e14:	bl	4048b8 <tigetstr@plt+0x2248>
  402e18:	mov	x19, x0
  402e1c:	cbz	x0, 403130 <tigetstr@plt+0xac0>
  402e20:	bl	402430 <puts@plt>
  402e24:	mov	x0, x19
  402e28:	bl	4024a0 <free@plt>
  402e2c:	bl	4025a0 <_nc_home_terminfo@plt>
  402e30:	mov	x19, x0
  402e34:	cbz	x0, 402a08 <tigetstr@plt+0x398>
  402e38:	str	xzr, [sp, #120]
  402e3c:	mov	x0, x19
  402e40:	bl	4048b8 <tigetstr@plt+0x2248>
  402e44:	mov	x20, x0
  402e48:	cbz	x0, 4031f0 <tigetstr@plt+0xb80>
  402e4c:	bl	402430 <puts@plt>
  402e50:	mov	x0, x20
  402e54:	bl	4024a0 <free@plt>
  402e58:	ldr	x0, [sp, #120]
  402e5c:	cbz	x0, 402a08 <tigetstr@plt+0x398>
  402e60:	b	4031f8 <tigetstr@plt+0xb88>
  402e64:	mov	x2, x22
  402e68:	mov	x1, x19
  402e6c:	mov	w0, w20
  402e70:	bl	402320 <getopt@plt>
  402e74:	mov	w26, w0
  402e78:	cmn	w0, #0x1
  402e7c:	b.eq	403b34 <tigetstr@plt+0x14c4>  // b.none
  402e80:	ldr	x0, [x28]
  402e84:	mov	w1, #0x1                   	// #1
  402e88:	ldrh	w0, [x0, w26, sxtw #1]
  402e8c:	str	w1, [sp, #140]
  402e90:	str	wzr, [sp, #160]
  402e94:	tbnz	w0, #11, 402844 <tigetstr@plt+0x1d4>
  402e98:	b	402818 <tigetstr@plt+0x1a8>
  402e9c:	adrp	x3, 422000 <tigetstr@plt+0x1f990>
  402ea0:	mov	x2, x22
  402ea4:	mov	x1, x19
  402ea8:	mov	w0, w20
  402eac:	ldr	x3, [x3, #3872]
  402eb0:	ldr	x3, [x3]
  402eb4:	str	x3, [sp, #168]
  402eb8:	bl	402320 <getopt@plt>
  402ebc:	mov	w26, w0
  402ec0:	cmn	w0, #0x1
  402ec4:	b.ne	402ab4 <tigetstr@plt+0x444>  // b.any
  402ec8:	b	402b58 <tigetstr@plt+0x4e8>
  402ecc:	mov	x2, x22
  402ed0:	mov	x1, x19
  402ed4:	mov	w0, w20
  402ed8:	bl	402320 <getopt@plt>
  402edc:	mov	w26, w0
  402ee0:	cmn	w0, #0x1
  402ee4:	b.eq	403ac4 <tigetstr@plt+0x1454>  // b.none
  402ee8:	ldr	x0, [x28]
  402eec:	ldrh	w0, [x0, w26, sxtw #1]
  402ef0:	str	wzr, [sp, #156]
  402ef4:	tbnz	w0, #11, 402844 <tigetstr@plt+0x1d4>
  402ef8:	b	402818 <tigetstr@plt+0x1a8>
  402efc:	adrp	x0, 423000 <tigetstr@plt+0x20990>
  402f00:	add	x0, x0, #0x2e8
  402f04:	mov	w3, #0x1                   	// #1
  402f08:	mov	x2, x22
  402f0c:	mov	x1, x19
  402f10:	strb	w3, [x0, #32]
  402f14:	mov	w0, w20
  402f18:	bl	402320 <getopt@plt>
  402f1c:	mov	w26, w0
  402f20:	cmn	w0, #0x1
  402f24:	b.ne	402ab4 <tigetstr@plt+0x444>  // b.any
  402f28:	b	402b58 <tigetstr@plt+0x4e8>
  402f2c:	mov	x2, x22
  402f30:	mov	x1, x19
  402f34:	mov	w0, w20
  402f38:	strb	wzr, [x27]
  402f3c:	bl	402320 <getopt@plt>
  402f40:	mov	w26, w0
  402f44:	cmn	w0, #0x1
  402f48:	b.eq	403ae4 <tigetstr@plt+0x1474>  // b.none
  402f4c:	ldr	x0, [x28]
  402f50:	mov	w1, #0x1                   	// #1
  402f54:	ldrh	w0, [x0, w26, sxtw #1]
  402f58:	str	w1, [sp, #164]
  402f5c:	tbnz	w0, #11, 402844 <tigetstr@plt+0x1d4>
  402f60:	b	402818 <tigetstr@plt+0x1a8>
  402f64:	mov	x2, x22
  402f68:	mov	x1, x19
  402f6c:	mov	w0, w20
  402f70:	bl	402320 <getopt@plt>
  402f74:	mov	w26, w0
  402f78:	cmn	w0, #0x1
  402f7c:	b.eq	4034a0 <tigetstr@plt+0xe30>  // b.none
  402f80:	ldr	x0, [x28]
  402f84:	mov	w24, #0x0                   	// #0
  402f88:	ldrh	w0, [x0, w26, sxtw #1]
  402f8c:	tbnz	w0, #11, 4027d4 <tigetstr@plt+0x164>
  402f90:	b	402818 <tigetstr@plt+0x1a8>
  402f94:	mov	x2, x22
  402f98:	mov	x1, x19
  402f9c:	mov	w0, w20
  402fa0:	bl	402320 <getopt@plt>
  402fa4:	mov	w26, w0
  402fa8:	cmn	w0, #0x1
  402fac:	b.eq	403ad8 <tigetstr@plt+0x1468>  // b.none
  402fb0:	ldr	x0, [x28]
  402fb4:	mov	w1, #0x1                   	// #1
  402fb8:	ldrh	w0, [x0, w26, sxtw #1]
  402fbc:	str	w1, [sp, #144]
  402fc0:	tbnz	w0, #11, 402844 <tigetstr@plt+0x1d4>
  402fc4:	b	402818 <tigetstr@plt+0x1a8>
  402fc8:	adrp	x0, 423000 <tigetstr@plt+0x20990>
  402fcc:	add	x0, x0, #0x2e8
  402fd0:	mov	w3, #0x1                   	// #1
  402fd4:	mov	x2, x22
  402fd8:	mov	x1, x19
  402fdc:	strb	w3, [x0, #48]
  402fe0:	mov	w0, w20
  402fe4:	bl	402320 <getopt@plt>
  402fe8:	mov	w26, w0
  402fec:	cmn	w0, #0x1
  402ff0:	b.eq	403acc <tigetstr@plt+0x145c>  // b.none
  402ff4:	ldr	x0, [x28]
  402ff8:	mov	w1, #0x2                   	// #2
  402ffc:	ldrh	w0, [x0, w26, sxtw #1]
  403000:	stp	wzr, w1, [sp, #132]
  403004:	tbnz	w0, #11, 402844 <tigetstr@plt+0x1d4>
  403008:	b	402818 <tigetstr@plt+0x1a8>
  40300c:	adrp	x0, 422000 <tigetstr@plt+0x1f990>
  403010:	mov	w4, #0x1                   	// #1
  403014:	mov	x2, x22
  403018:	mov	x1, x19
  40301c:	ldr	x3, [x0, #4024]
  403020:	mov	w0, w20
  403024:	str	w4, [x3]
  403028:	bl	402320 <getopt@plt>
  40302c:	mov	w26, w0
  403030:	cmn	w0, #0x1
  403034:	b.ne	402ab4 <tigetstr@plt+0x444>  // b.any
  403038:	b	402b58 <tigetstr@plt+0x4e8>
  40303c:	adrp	x0, 423000 <tigetstr@plt+0x20990>
  403040:	add	x0, x0, #0x2e8
  403044:	mov	w3, #0x1                   	// #1
  403048:	mov	x2, x22
  40304c:	mov	x1, x19
  403050:	strb	w3, [x0, #48]
  403054:	mov	w0, w20
  403058:	bl	402320 <getopt@plt>
  40305c:	mov	w26, w0
  403060:	cmn	w0, #0x1
  403064:	b.eq	403a64 <tigetstr@plt+0x13f4>  // b.none
  403068:	ldr	x0, [x28]
  40306c:	mov	w1, #0x1                   	// #1
  403070:	ldrh	w0, [x0, w26, sxtw #1]
  403074:	str	w1, [sp, #132]
  403078:	mov	w1, #0x3                   	// #3
  40307c:	str	w1, [sp, #136]
  403080:	tbnz	w0, #11, 402844 <tigetstr@plt+0x1d4>
  403084:	b	402818 <tigetstr@plt+0x1a8>
  403088:	adrp	x0, 423000 <tigetstr@plt+0x20990>
  40308c:	add	x21, x0, #0x2e8
  403090:	ldrb	w0, [x21, #48]
  403094:	cbz	w0, 4031b8 <tigetstr@plt+0xb48>
  403098:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  40309c:	add	x0, x0, #0xe28
  4030a0:	bl	402610 <getenv@plt>
  4030a4:	mov	x20, x0
  4030a8:	cbz	x0, 40350c <tigetstr@plt+0xe9c>
  4030ac:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  4030b0:	add	x0, x0, #0xe30
  4030b4:	bl	402610 <getenv@plt>
  4030b8:	bl	408960 <tigetstr@plt+0x62f0>
  4030bc:	str	x0, [x21, #56]
  4030c0:	cbz	x0, 40350c <tigetstr@plt+0xe9c>
  4030c4:	mov	x0, x20
  4030c8:	mov	w1, #0x0                   	// #0
  4030cc:	bl	402410 <access@plt>
  4030d0:	cbz	w0, 402bd0 <tigetstr@plt+0x560>
  4030d4:	add	x19, sp, #0xd0
  4030d8:	mov	x0, x19
  4030dc:	bl	404990 <tigetstr@plt+0x2320>
  4030e0:	str	x0, [x21, #24]
  4030e4:	cbz	x0, 403b68 <tigetstr@plt+0x14f8>
  4030e8:	mov	x2, x20
  4030ec:	adrp	x1, 40c000 <tigetstr@plt+0x9990>
  4030f0:	add	x1, x1, #0x360
  4030f4:	bl	402630 <fprintf@plt>
  4030f8:	ldr	x0, [x21, #24]
  4030fc:	mov	x20, x19
  403100:	bl	402270 <fclose@plt>
  403104:	mov	x1, #0x0                   	// #0
  403108:	mov	x0, x19
  40310c:	bl	4087d8 <tigetstr@plt+0x6168>
  403110:	str	x0, [x21, #24]
  403114:	adrp	x1, 423000 <tigetstr@plt+0x20990>
  403118:	str	x19, [x1, #744]
  40311c:	b	402bd0 <tigetstr@plt+0x560>
  403120:	mov	w21, #0x0                   	// #0
  403124:	cmp	w21, #0x0
  403128:	cset	w21, eq  // eq = none
  40312c:	b	402b60 <tigetstr@plt+0x4f0>
  403130:	bl	4025a0 <_nc_home_terminfo@plt>
  403134:	mov	x19, x0
  403138:	cbnz	x0, 402e3c <tigetstr@plt+0x7cc>
  40313c:	b	402e58 <tigetstr@plt+0x7e8>
  403140:	ldrb	w0, [x19, #9]
  403144:	cbz	w0, 403170 <tigetstr@plt+0xb00>
  403148:	ldr	w6, [x19, #12]
  40314c:	mov	w4, w24
  403150:	ldrb	w3, [sp, #176]
  403154:	mov	w7, #0x0                   	// #0
  403158:	ldp	w1, w2, [sp, #132]
  40315c:	strb	wzr, [sp]
  403160:	ldr	w5, [sp, #148]
  403164:	ldr	x0, [sp, #168]
  403168:	str	wzr, [sp, #8]
  40316c:	bl	4098c8 <tigetstr@plt+0x7258>
  403170:	mov	x0, x20
  403174:	bl	402260 <_nc_set_source@plt>
  403178:	ldr	w1, [sp, #160]
  40317c:	adrp	x0, 423000 <tigetstr@plt+0x20990>
  403180:	add	x0, x0, #0x2e8
  403184:	eor	w2, w1, #0x1
  403188:	ldr	w1, [sp, #140]
  40318c:	ldr	x0, [x0, #24]
  403190:	orr	w2, w1, w2
  403194:	adrp	x1, 423000 <tigetstr@plt+0x20990>
  403198:	add	x1, x1, #0x2e8
  40319c:	ldrb	w3, [x1, #48]
  4031a0:	cbz	w3, 403278 <tigetstr@plt+0xc08>
  4031a4:	mov	x4, #0x0                   	// #0
  4031a8:	mov	w3, #0x0                   	// #0
  4031ac:	mov	x1, #0x0                   	// #0
  4031b0:	bl	402250 <_nc_read_entry_source@plt>
  4031b4:	b	403294 <tigetstr@plt+0xc24>
  4031b8:	adrp	x0, 422000 <tigetstr@plt+0x1f990>
  4031bc:	adrp	x4, 40e000 <tigetstr@plt+0xb990>
  4031c0:	add	x4, x4, #0x90
  4031c4:	ldr	x1, [x0, #3968]
  4031c8:	adrp	x0, 422000 <tigetstr@plt+0x1f990>
  4031cc:	ldr	x0, [x0, #3856]
  4031d0:	ldr	x3, [x1]
  4031d4:	adrp	x1, 40d000 <tigetstr@plt+0xa990>
  4031d8:	ldr	x0, [x0]
  4031dc:	mov	x2, x3
  4031e0:	add	x1, x1, #0xe40
  4031e4:	bl	402630 <fprintf@plt>
  4031e8:	mov	w0, #0x1                   	// #1
  4031ec:	bl	402190 <exit@plt>
  4031f0:	cbnz	w21, 402e58 <tigetstr@plt+0x7e8>
  4031f4:	str	x19, [sp, #120]
  4031f8:	adrp	x0, 422000 <tigetstr@plt+0x1f990>
  4031fc:	ldr	x0, [x0, #3896]
  403200:	ldr	x0, [x0]
  403204:	bl	402510 <fflush@plt>
  403208:	adrp	x0, 422000 <tigetstr@plt+0x1f990>
  40320c:	adrp	x1, 40d000 <tigetstr@plt+0xa990>
  403210:	ldr	x3, [sp, #120]
  403214:	add	x1, x1, #0xde8
  403218:	ldr	x2, [x0, #3968]
  40321c:	adrp	x0, 422000 <tigetstr@plt+0x1f990>
  403220:	ldr	x0, [x0, #3856]
  403224:	ldr	x2, [x2]
  403228:	ldr	x0, [x0]
  40322c:	bl	402630 <fprintf@plt>
  403230:	mov	w0, #0x1                   	// #1
  403234:	bl	402190 <exit@plt>
  403238:	adrp	x0, 422000 <tigetstr@plt+0x1f990>
  40323c:	ldr	x1, [x0, #3856]
  403240:	adrp	x0, 422000 <tigetstr@plt+0x1f990>
  403244:	ldr	x0, [x0, #3968]
  403248:	ldr	x26, [x1]
  40324c:	ldr	x27, [x0]
  403250:	ldr	x0, [x23]
  403254:	bl	402150 <_nc_first_name@plt>
  403258:	mov	x3, x0
  40325c:	mov	w4, w24
  403260:	mov	x2, x27
  403264:	mov	x1, x22
  403268:	mov	x0, x26
  40326c:	bl	402630 <fprintf@plt>
  403270:	ldr	x23, [x23, #1008]
  403274:	b	402cc0 <tigetstr@plt+0x650>
  403278:	ldrb	w1, [x1, #9]
  40327c:	cbnz	w1, 403518 <tigetstr@plt+0xea8>
  403280:	adrp	x4, 403000 <tigetstr@plt+0x990>
  403284:	mov	w3, #0x0                   	// #0
  403288:	add	x4, x4, #0xc90
  40328c:	mov	x1, #0x0                   	// #0
  403290:	bl	402250 <_nc_read_entry_source@plt>
  403294:	adrp	x0, 423000 <tigetstr@plt+0x20990>
  403298:	add	x0, x0, #0x2e8
  40329c:	ldrb	w1, [x0, #48]
  4032a0:	cbnz	w1, 4034a8 <tigetstr@plt+0xe38>
  4032a4:	ldrb	w0, [x0, #9]
  4032a8:	cbnz	w0, 4034a8 <tigetstr@plt+0xe38>
  4032ac:	ldrb	w1, [sp, #140]
  4032b0:	mov	w0, #0x1                   	// #1
  4032b4:	bl	4024b0 <_nc_resolve_uses2@plt>
  4032b8:	cbz	w0, 403710 <tigetstr@plt+0x10a0>
  4032bc:	ldr	w0, [sp, #156]
  4032c0:	cmp	w0, #0x0
  4032c4:	ldr	w0, [sp, #152]
  4032c8:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4032cc:	b.ne	402c84 <tigetstr@plt+0x614>  // b.any
  4032d0:	ldr	w0, [sp, #152]
  4032d4:	cbnz	w0, 403408 <tigetstr@plt+0xd98>
  4032d8:	adrp	x0, 423000 <tigetstr@plt+0x20990>
  4032dc:	add	x0, x0, #0x2e8
  4032e0:	ldrb	w1, [x0, #48]
  4032e4:	cbnz	w1, 4032f0 <tigetstr@plt+0xc80>
  4032e8:	ldrb	w0, [x0, #9]
  4032ec:	cbz	w0, 403848 <tigetstr@plt+0x11d8>
  4032f0:	adrp	x0, 422000 <tigetstr@plt+0x1f990>
  4032f4:	adrp	x2, 422000 <tigetstr@plt+0x1f990>
  4032f8:	adrp	x1, 422000 <tigetstr@plt+0x1f990>
  4032fc:	adrp	x22, 422000 <tigetstr@plt+0x1f990>
  403300:	ldr	x0, [x0, #3864]
  403304:	adrp	x4, 423000 <tigetstr@plt+0x20990>
  403308:	ldr	x2, [x2, #3984]
  40330c:	add	x20, x4, #0x2e8
  403310:	ldr	x1, [x1, #4016]
  403314:	mov	w3, #0xffffffff            	// #-1
  403318:	ldr	w26, [sp, #144]
  40331c:	ldr	w23, [sp, #156]
  403320:	ldr	w25, [sp, #164]
  403324:	ldr	w28, [sp, #188]
  403328:	ldr	x19, [x0]
  40332c:	str	w3, [x1]
  403330:	ldr	x24, [x22, #3896]
  403334:	str	w3, [x2]
  403338:	str	x24, [sp, #112]
  40333c:	ldr	x0, [x20, #56]
  403340:	cbz	x19, 4034b4 <tigetstr@plt+0xe44>
  403344:	cbz	x0, 403360 <tigetstr@plt+0xcf0>
  403348:	ldr	x1, [x19]
  40334c:	bl	408b78 <tigetstr@plt+0x6508>
  403350:	tst	w0, #0xff
  403354:	b.ne	403360 <tigetstr@plt+0xcf0>  // b.any
  403358:	ldr	x19, [x19, #1008]
  40335c:	b	40333c <tigetstr@plt+0xccc>
  403360:	ldr	x0, [x19]
  403364:	ldr	x27, [x19, #984]
  403368:	ldr	x21, [x19, #992]
  40336c:	bl	402150 <_nc_first_name@plt>
  403370:	bl	4023b0 <_nc_set_type@plt>
  403374:	cbz	w28, 403590 <tigetstr@plt+0xf20>
  403378:	mov	x0, x19
  40337c:	bl	40c060 <tigetstr@plt+0x99f0>
  403380:	mov	x0, x19
  403384:	mov	w3, w26
  403388:	mov	w2, w23
  40338c:	mov	w1, w25
  403390:	mov	x4, #0x0                   	// #0
  403394:	bl	40b108 <tigetstr@plt+0x8a98>
  403398:	ldr	w0, [x19, #72]
  40339c:	cbz	w0, 4033c8 <tigetstr@plt+0xd58>
  4033a0:	add	x27, x19, #0x50
  4033a4:	mov	x21, #0x0                   	// #0
  4033a8:	ldr	x0, [x27], #24
  4033ac:	add	x21, x21, #0x1
  4033b0:	ldrb	w1, [x20, #9]
  4033b4:	eor	w1, w1, #0x1
  4033b8:	bl	40bb60 <tigetstr@plt+0x94f0>
  4033bc:	ldr	w0, [x19, #72]
  4033c0:	cmp	x0, x21
  4033c4:	b.gt	4033a8 <tigetstr@plt+0xd38>
  4033c8:	bl	40bc18 <tigetstr@plt+0x95a8>
  4033cc:	ldr	w1, [x20, #12]
  4033d0:	cmp	w1, #0x0
  4033d4:	ccmp	w23, #0x0, #0x0, ne  // ne = any
  4033d8:	b.ne	403358 <tigetstr@plt+0xce8>  // b.any
  4033dc:	mov	w1, w0
  4033e0:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  4033e4:	add	x0, x0, #0xec8
  4033e8:	bl	4025f0 <printf@plt>
  4033ec:	ldr	x19, [x19, #1008]
  4033f0:	b	40333c <tigetstr@plt+0xccc>
  4033f4:	ldr	w0, [sp, #156]
  4033f8:	cmp	w0, #0x0
  4033fc:	ldr	w0, [sp, #152]
  403400:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  403404:	b.ne	402c84 <tigetstr@plt+0x614>  // b.any
  403408:	adrp	x20, 422000 <tigetstr@plt+0x1f990>
  40340c:	ldr	x20, [x20, #3864]
  403410:	adrp	x0, 422000 <tigetstr@plt+0x1f990>
  403414:	adrp	x1, 422000 <tigetstr@plt+0x1f990>
  403418:	ldr	w22, [sp, #144]
  40341c:	ldr	x0, [x0, #3984]
  403420:	adrp	x2, 423000 <tigetstr@plt+0x20990>
  403424:	ldr	x1, [x1, #4016]
  403428:	mov	x21, x0
  40342c:	ldr	w23, [sp, #156]
  403430:	add	x27, x2, #0x2e8
  403434:	ldr	x19, [x20]
  403438:	mov	w2, #0xffffffff            	// #-1
  40343c:	ldr	w20, [sp, #164]
  403440:	str	w2, [x0]
  403444:	str	w2, [x1]
  403448:	cbz	x19, 402a08 <tigetstr@plt+0x398>
  40344c:	ldr	x0, [x27, #56]
  403450:	cbz	x0, 403464 <tigetstr@plt+0xdf4>
  403454:	ldr	x1, [x19]
  403458:	bl	408b78 <tigetstr@plt+0x6508>
  40345c:	tst	w0, #0xff
  403460:	b.eq	403498 <tigetstr@plt+0xe28>  // b.none
  403464:	ldr	x0, [x19]
  403468:	bl	402150 <_nc_first_name@plt>
  40346c:	bl	4023b0 <_nc_set_type@plt>
  403470:	ldr	x1, [x19, #1000]
  403474:	mov	x0, x19
  403478:	str	w1, [x21]
  40347c:	bl	40c060 <tigetstr@plt+0x99f0>
  403480:	mov	w3, w22
  403484:	mov	w2, w23
  403488:	mov	w1, w20
  40348c:	mov	x0, x19
  403490:	mov	x4, #0x0                   	// #0
  403494:	bl	40b108 <tigetstr@plt+0x8a98>
  403498:	ldr	x19, [x19, #1008]
  40349c:	b	403448 <tigetstr@plt+0xdd8>
  4034a0:	mov	w24, #0x0                   	// #0
  4034a4:	b	402b58 <tigetstr@plt+0x4e8>
  4034a8:	ldr	w0, [sp, #184]
  4034ac:	cbnz	w0, 4032ac <tigetstr@plt+0xc3c>
  4034b0:	b	4032d0 <tigetstr@plt+0xc60>
  4034b4:	cbz	x0, 403718 <tigetstr@plt+0x10a8>
  4034b8:	adrp	x0, 423000 <tigetstr@plt+0x20990>
  4034bc:	add	x27, x0, #0x2e8
  4034c0:	ldrb	w0, [x27, #32]
  4034c4:	cbz	w0, 402a08 <tigetstr@plt+0x398>
  4034c8:	ldrb	w0, [x27, #48]
  4034cc:	cbnz	w0, 402a08 <tigetstr@plt+0x398>
  4034d0:	ldrb	w0, [x27, #9]
  4034d4:	cbnz	w0, 402a08 <tigetstr@plt+0x398>
  4034d8:	bl	402530 <_nc_tic_written@plt>
  4034dc:	mov	w19, w0
  4034e0:	cbz	w0, 403b4c <tigetstr@plt+0x14dc>
  4034e4:	ldr	x20, [x27, #40]
  4034e8:	mov	x0, #0x0                   	// #0
  4034ec:	bl	402450 <_nc_tic_dir@plt>
  4034f0:	mov	x3, x0
  4034f4:	mov	w2, w19
  4034f8:	mov	x0, x20
  4034fc:	adrp	x1, 40d000 <tigetstr@plt+0xa990>
  403500:	add	x1, x1, #0xed8
  403504:	bl	402630 <fprintf@plt>
  403508:	b	402a08 <tigetstr@plt+0x398>
  40350c:	adrp	x20, 40d000 <tigetstr@plt+0xa990>
  403510:	add	x20, x20, #0xd80
  403514:	b	402bd0 <tigetstr@plt+0x560>
  403518:	mov	x4, #0x0                   	// #0
  40351c:	mov	w3, #0x0                   	// #0
  403520:	mov	x1, #0x0                   	// #0
  403524:	bl	402250 <_nc_read_entry_source@plt>
  403528:	ldr	w0, [sp, #152]
  40352c:	cbz	w0, 403294 <tigetstr@plt+0xc24>
  403530:	b	402c6c <tigetstr@plt+0x5fc>
  403534:	adrp	x0, 422000 <tigetstr@plt+0x1f990>
  403538:	adrp	x4, 40e000 <tigetstr@plt+0xb990>
  40353c:	add	x4, x4, #0x90
  403540:	ldr	x1, [x0, #3968]
  403544:	adrp	x0, 422000 <tigetstr@plt+0x1f990>
  403548:	ldr	x0, [x0, #3856]
  40354c:	ldr	x3, [x1]
  403550:	adrp	x1, 40d000 <tigetstr@plt+0xa990>
  403554:	ldr	x0, [x0]
  403558:	mov	x2, x3
  40355c:	add	x1, x1, #0xe00
  403560:	bl	402630 <fprintf@plt>
  403564:	mov	w0, #0x1                   	// #1
  403568:	bl	402190 <exit@plt>
  40356c:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  403570:	add	x0, x0, #0xdd8
  403574:	bl	402610 <getenv@plt>
  403578:	cmp	x0, #0x0
  40357c:	cset	w21, ne  // ne = any
  403580:	mov	x0, #0x0                   	// #0
  403584:	bl	402450 <_nc_tic_dir@plt>
  403588:	str	x0, [sp, #120]
  40358c:	b	402e10 <tigetstr@plt+0x7a0>
  403590:	ldr	x0, [x20, #24]
  403594:	sub	x21, x21, x27
  403598:	ldr	x1, [x19, #984]
  40359c:	mov	w2, #0x0                   	// #0
  4035a0:	bl	4023d0 <fseek@plt>
  4035a4:	cmp	x21, #0x0
  4035a8:	b.le	403378 <tigetstr@plt+0xd08>
  4035ac:	ldr	x0, [x20, #24]
  4035b0:	bl	4022d0 <fgetc@plt>
  4035b4:	mov	w27, w0
  4035b8:	cmn	w0, #0x1
  4035bc:	b.eq	403378 <tigetstr@plt+0xd08>  // b.none
  4035c0:	ldr	x0, [x20, #24]
  4035c4:	bl	402660 <ferror@plt>
  4035c8:	cbnz	w0, 403378 <tigetstr@plt+0xd08>
  4035cc:	ldrb	w0, [x20, #48]
  4035d0:	cbz	w0, 4035ec <tigetstr@plt+0xf7c>
  4035d4:	ldr	x1, [x22, #3896]
  4035d8:	mov	w0, w27
  4035dc:	sub	x21, x21, #0x1
  4035e0:	ldr	x1, [x1]
  4035e4:	bl	4021e0 <putc@plt>
  4035e8:	b	4035a4 <tigetstr@plt+0xf34>
  4035ec:	ldrb	w0, [x20, #64]
  4035f0:	cbz	w0, 403630 <tigetstr@plt+0xfc0>
  4035f4:	ldp	x1, x0, [x20, #72]
  4035f8:	add	x0, x0, #0x1
  4035fc:	cmp	x0, x1
  403600:	b.cs	4036d8 <tigetstr@plt+0x1068>  // b.hs, b.nlast
  403604:	ldp	x0, x24, [x20, #80]
  403608:	cmp	w27, #0x40
  40360c:	ccmp	w27, #0xa, #0x4, ne  // ne = any
  403610:	add	x3, x0, #0x1
  403614:	b.eq	403698 <tigetstr@plt+0x1028>  // b.none
  403618:	cmp	w27, #0x3e
  40361c:	b.eq	4037bc <tigetstr@plt+0x114c>  // b.none
  403620:	sub	x21, x21, #0x1
  403624:	strb	w27, [x24, x0]
  403628:	str	x3, [x20, #80]
  40362c:	b	4035a4 <tigetstr@plt+0xf34>
  403630:	str	xzr, [x20, #80]
  403634:	cmp	w27, #0x3c
  403638:	b.ne	40364c <tigetstr@plt+0xfdc>  // b.any
  40363c:	mov	w0, #0x1                   	// #1
  403640:	sub	x21, x21, #0x1
  403644:	strb	w0, [x20, #64]
  403648:	b	4035a4 <tigetstr@plt+0xf34>
  40364c:	ldr	x0, [sp, #112]
  403650:	sub	x21, x21, #0x1
  403654:	ldr	x1, [x0]
  403658:	mov	w0, w27
  40365c:	bl	4021e0 <putc@plt>
  403660:	b	4035a4 <tigetstr@plt+0xf34>
  403664:	mov	x0, x20
  403668:	mov	x1, #0x10d0                	// #4304
  40366c:	add	x1, sp, x1
  403670:	bl	4087d8 <tigetstr@plt+0x6168>
  403674:	adrp	x1, 40d000 <tigetstr@plt+0xa990>
  403678:	add	x1, x1, #0xe68
  40367c:	str	x0, [x19, #24]
  403680:	mov	x0, x20
  403684:	bl	402460 <strcmp@plt>
  403688:	cbnz	w0, 402be0 <tigetstr@plt+0x570>
  40368c:	adrp	x20, 40d000 <tigetstr@plt+0xa990>
  403690:	add	x20, x20, #0xcf8
  403694:	b	402be0 <tigetstr@plt+0x570>
  403698:	ldr	x1, [x22, #3896]
  40369c:	strb	wzr, [x24, x0]
  4036a0:	mov	w0, #0x3c                  	// #60
  4036a4:	str	x3, [x20, #80]
  4036a8:	mov	x24, x1
  4036ac:	sub	x21, x21, #0x1
  4036b0:	ldr	x1, [x1]
  4036b4:	bl	4021e0 <putc@plt>
  4036b8:	ldr	x1, [x24]
  4036bc:	ldr	x0, [x20, #88]
  4036c0:	bl	402180 <fputs@plt>
  4036c4:	ldr	x1, [x24]
  4036c8:	mov	w0, w27
  4036cc:	bl	4021e0 <putc@plt>
  4036d0:	strb	wzr, [x20, #64]
  4036d4:	b	4035a4 <tigetstr@plt+0xf34>
  4036d8:	ldr	x0, [x20, #88]
  4036dc:	add	x1, x1, #0x84
  4036e0:	str	x1, [x20, #72]
  4036e4:	bl	402240 <_nc_doalloc@plt>
  4036e8:	str	x0, [x20, #88]
  4036ec:	cbz	x0, 403b74 <tigetstr@plt+0x1504>
  4036f0:	ldr	x1, [x20, #72]
  4036f4:	ldr	x0, [x20, #96]
  4036f8:	bl	402240 <_nc_doalloc@plt>
  4036fc:	str	x0, [x20, #96]
  403700:	cbnz	x0, 403604 <tigetstr@plt+0xf94>
  403704:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  403708:	add	x0, x0, #0xeb0
  40370c:	bl	404800 <tigetstr@plt+0x2190>
  403710:	mov	w0, #0x1                   	// #1
  403714:	bl	402190 <exit@plt>
  403718:	adrp	x0, 422000 <tigetstr@plt+0x1f990>
  40371c:	ldr	x0, [x0, #3848]
  403720:	ldr	x1, [x0]
  403724:	ldr	w0, [sp, #188]
  403728:	cmp	x1, #0x0
  40372c:	csinc	w0, w0, wzr, ne  // ne = any
  403730:	cbnz	w0, 4034b8 <tigetstr@plt+0xe48>
  403734:	ldr	x0, [x20, #24]
  403738:	adrp	x3, 423000 <tigetstr@plt+0x20990>
  40373c:	ldr	x1, [x1, #992]
  403740:	adrp	x22, 422000 <tigetstr@plt+0x1f990>
  403744:	add	x24, x3, #0x2e8
  403748:	mov	w2, #0x0                   	// #0
  40374c:	mov	w23, #0x0                   	// #0
  403750:	mov	w21, #0x0                   	// #0
  403754:	bl	4023d0 <fseek@plt>
  403758:	mov	w20, #0x0                   	// #0
  40375c:	ldr	x22, [x22, #3896]
  403760:	ldr	x0, [x24, #24]
  403764:	bl	4022d0 <fgetc@plt>
  403768:	mov	w19, w0
  40376c:	cmn	w0, #0x1
  403770:	b.eq	4034b8 <tigetstr@plt+0xe48>  // b.none
  403774:	cmp	w21, #0xa
  403778:	b.eq	40378c <tigetstr@plt+0x111c>  // b.none
  40377c:	cbz	w23, 403784 <tigetstr@plt+0x1114>
  403780:	cbnz	w20, 4037a4 <tigetstr@plt+0x1134>
  403784:	mov	w21, w19
  403788:	b	403760 <tigetstr@plt+0x10f0>
  40378c:	cmp	w19, #0x23
  403790:	b.eq	403b44 <tigetstr@plt+0x14d4>  // b.none
  403794:	mov	w20, #0x0                   	// #0
  403798:	cbz	w23, 403784 <tigetstr@plt+0x1114>
  40379c:	cmp	w19, #0xa
  4037a0:	b.ne	403784 <tigetstr@plt+0x1114>  // b.any
  4037a4:	ldr	x1, [x22]
  4037a8:	mov	w0, w19
  4037ac:	mov	w21, w19
  4037b0:	mov	w23, #0x1                   	// #1
  4037b4:	bl	4021e0 <putc@plt>
  4037b8:	b	403760 <tigetstr@plt+0x10f0>
  4037bc:	ldr	x27, [x20, #96]
  4037c0:	strb	wzr, [x24, x0]
  4037c4:	mov	w1, #0x23                  	// #35
  4037c8:	mov	x0, x24
  4037cc:	strb	wzr, [x20, #64]
  4037d0:	strb	wzr, [x27]
  4037d4:	str	x3, [x20, #80]
  4037d8:	bl	4024e0 <strchr@plt>
  4037dc:	mov	x1, x0
  4037e0:	cbz	x0, 403a18 <tigetstr@plt+0x13a8>
  4037e4:	mov	x0, x27
  4037e8:	str	x1, [sp, #120]
  4037ec:	bl	402520 <strcpy@plt>
  4037f0:	ldr	x1, [sp, #120]
  4037f4:	strb	wzr, [x1]
  4037f8:	mov	x0, x24
  4037fc:	bl	4097d0 <tigetstr@plt+0x7160>
  403800:	str	x0, [sp, #120]
  403804:	ldr	x27, [x22, #3896]
  403808:	cbz	x0, 403a78 <tigetstr@plt+0x1408>
  40380c:	ldr	x1, [x27]
  403810:	mov	w0, #0x3a                  	// #58
  403814:	sub	x21, x21, #0x1
  403818:	bl	4021e0 <putc@plt>
  40381c:	ldr	x1, [x27]
  403820:	ldr	x2, [sp, #120]
  403824:	mov	x0, x2
  403828:	bl	402180 <fputs@plt>
  40382c:	ldr	x1, [x27]
  403830:	ldr	x0, [x20, #96]
  403834:	bl	402180 <fputs@plt>
  403838:	ldr	x1, [x27]
  40383c:	mov	w0, #0x3a                  	// #58
  403840:	bl	4021e0 <putc@plt>
  403844:	b	4035a4 <tigetstr@plt+0xf34>
  403848:	mov	x0, #0x20d0                	// #8400
  40384c:	add	x20, sp, x0
  403850:	ldr	x0, [sp, #120]
  403854:	add	x23, sp, #0xc8
  403858:	bl	402130 <_nc_set_writedir@plt>
  40385c:	adrp	x0, 422000 <tigetstr@plt+0x1f990>
  403860:	ldr	x0, [x0, #3864]
  403864:	ldr	x22, [x0]
  403868:	cbz	x22, 4034b8 <tigetstr@plt+0xe48>
  40386c:	adrp	x0, 423000 <tigetstr@plt+0x20990>
  403870:	add	x0, x0, #0x2e8
  403874:	ldr	x0, [x0, #56]
  403878:	cbz	x0, 40388c <tigetstr@plt+0x121c>
  40387c:	ldr	x1, [x22]
  403880:	bl	408b78 <tigetstr@plt+0x6508>
  403884:	tst	w0, #0xff
  403888:	b.eq	40397c <tigetstr@plt+0x130c>  // b.none
  40388c:	mov	x26, #0x0                   	// #0
  403890:	b	4038a0 <tigetstr@plt+0x1230>
  403894:	add	x26, x26, #0x8
  403898:	cmp	x26, #0xcf0
  40389c:	b.eq	403958 <tigetstr@plt+0x12e8>  // b.none
  4038a0:	ldr	x0, [x22, #32]
  4038a4:	ldr	x28, [x0, x26]
  4038a8:	sub	x0, x28, #0x1
  4038ac:	cmn	x0, #0x3
  4038b0:	b.hi	403894 <tigetstr@plt+0x1224>  // b.pmore
  4038b4:	mov	x0, x28
  4038b8:	mov	w1, #0x7b                  	// #123
  4038bc:	bl	4024e0 <strchr@plt>
  4038c0:	cbz	x0, 403894 <tigetstr@plt+0x1224>
  4038c4:	mov	x21, x28
  4038c8:	ldrb	w1, [x21], #1
  4038cc:	cbz	w1, 403a00 <tigetstr@plt+0x1390>
  4038d0:	mov	x0, x28
  4038d4:	mov	x19, x20
  4038d8:	mov	x24, #0x5c                  	// #92
  4038dc:	mov	w25, #0x27                  	// #39
  4038e0:	b	403904 <tigetstr@plt+0x1294>
  4038e4:	cmp	w1, #0x25
  4038e8:	add	x27, x19, #0x1
  4038ec:	b.eq	403984 <tigetstr@plt+0x1314>  // b.none
  4038f0:	mov	x0, x21
  4038f4:	mov	x19, x27
  4038f8:	mov	x21, x0
  4038fc:	ldrb	w1, [x21], #1
  403900:	cbz	w1, 403924 <tigetstr@plt+0x12b4>
  403904:	strb	w1, [x19]
  403908:	cmp	w1, #0x5c
  40390c:	b.ne	4038e4 <tigetstr@plt+0x1274>  // b.any
  403910:	ldrb	w1, [x0, #1]
  403914:	add	x19, x19, #0x2
  403918:	sturb	w1, [x19, #-1]
  40391c:	add	x0, x0, #0x2
  403920:	cbnz	w1, 4038f8 <tigetstr@plt+0x1288>
  403924:	strb	wzr, [x19]
  403928:	mov	x0, x20
  40392c:	bl	402160 <strlen@plt>
  403930:	mov	x19, x0
  403934:	mov	x0, x28
  403938:	bl	402160 <strlen@plt>
  40393c:	cmp	x19, x0
  403940:	b.cs	403894 <tigetstr@plt+0x1224>  // b.hs, b.nlast
  403944:	add	x2, x19, #0x1
  403948:	mov	x0, x28
  40394c:	mov	x1, x20
  403950:	bl	402140 <memcpy@plt>
  403954:	b	403894 <tigetstr@plt+0x1224>
  403958:	ldr	x0, [x22]
  40395c:	bl	402150 <_nc_first_name@plt>
  403960:	bl	4023b0 <_nc_set_type@plt>
  403964:	adrp	x1, 422000 <tigetstr@plt+0x1f990>
  403968:	mov	x0, x22
  40396c:	ldr	x2, [x22, #1000]
  403970:	ldr	x1, [x1, #3984]
  403974:	str	w2, [x1]
  403978:	bl	402390 <_nc_write_entry@plt>
  40397c:	ldr	x22, [x22, #1008]
  403980:	b	403868 <tigetstr@plt+0x11f8>
  403984:	ldrb	w1, [x0, #1]
  403988:	cmp	w1, #0x7b
  40398c:	b.ne	4038f0 <tigetstr@plt+0x1280>  // b.any
  403990:	mov	x1, x23
  403994:	mov	w2, #0x0                   	// #0
  403998:	add	x0, x0, #0x2
  40399c:	str	xzr, [sp, #200]
  4039a0:	bl	402490 <strtol@plt>
  4039a4:	mov	x1, x0
  4039a8:	ldr	x2, [sp, #200]
  4039ac:	cbz	x2, 4038f0 <tigetstr@plt+0x1280>
  4039b0:	ldrb	w0, [x2]
  4039b4:	cmp	w0, #0x7d
  4039b8:	b.ne	4038f0 <tigetstr@plt+0x1280>  // b.any
  4039bc:	sub	x0, x1, #0x1
  4039c0:	cmp	x0, #0x7d
  4039c4:	ccmp	x1, x24, #0x4, ls  // ls = plast
  4039c8:	b.eq	4038f0 <tigetstr@plt+0x1280>  // b.none
  4039cc:	stp	x1, x2, [sp, #112]
  4039d0:	bl	402470 <__ctype_b_loc@plt>
  4039d4:	ldr	x0, [x0]
  4039d8:	ldr	x1, [sp, #112]
  4039dc:	ldrh	w0, [x0, x1, lsl #1]
  4039e0:	tbz	w0, #14, 4038f0 <tigetstr@plt+0x1280>
  4039e4:	ldr	x2, [sp, #120]
  4039e8:	add	x27, x19, #0x4
  4039ec:	strb	w25, [x19, #1]
  4039f0:	add	x21, x2, #0x1
  4039f4:	strb	w1, [x19, #2]
  4039f8:	strb	w25, [x19, #3]
  4039fc:	b	4038f0 <tigetstr@plt+0x1280>
  403a00:	mov	x19, x20
  403a04:	b	403924 <tigetstr@plt+0x12b4>
  403a08:	mov	w0, #0x1                   	// #1
  403a0c:	mov	w24, #0xffff                	// #65535
  403a10:	str	w0, [sp, #148]
  403a14:	b	402b58 <tigetstr@plt+0x4e8>
  403a18:	mov	w1, #0x3d                  	// #61
  403a1c:	mov	x0, x24
  403a20:	bl	4024e0 <strchr@plt>
  403a24:	mov	x1, x0
  403a28:	cbnz	x0, 4037e4 <tigetstr@plt+0x1174>
  403a2c:	mov	w1, #0x40                  	// #64
  403a30:	mov	x0, x24
  403a34:	bl	4024e0 <strchr@plt>
  403a38:	mov	x1, x0
  403a3c:	cbz	x0, 4037f8 <tigetstr@plt+0x1188>
  403a40:	ldrb	w0, [x0, #1]
  403a44:	cmp	w0, #0x3e
  403a48:	b.ne	4037f8 <tigetstr@plt+0x1188>  // b.any
  403a4c:	b	4037e4 <tigetstr@plt+0x1174>
  403a50:	mov	w0, #0x4                   	// #4
  403a54:	str	w0, [sp, #136]
  403a58:	mov	w0, #0x2                   	// #2
  403a5c:	str	w0, [sp, #132]
  403a60:	b	402b58 <tigetstr@plt+0x4e8>
  403a64:	mov	w0, #0x3                   	// #3
  403a68:	str	w0, [sp, #136]
  403a6c:	mov	w0, #0x1                   	// #1
  403a70:	str	w0, [sp, #132]
  403a74:	b	402b58 <tigetstr@plt+0x4e8>
  403a78:	ldr	x1, [x27]
  403a7c:	mov	w0, #0x3c                  	// #60
  403a80:	sub	x21, x21, #0x1
  403a84:	bl	4021e0 <putc@plt>
  403a88:	ldr	x1, [x27]
  403a8c:	ldr	x0, [x20, #88]
  403a90:	bl	402180 <fputs@plt>
  403a94:	ldr	x1, [x27]
  403a98:	ldr	x0, [x20, #96]
  403a9c:	bl	402180 <fputs@plt>
  403aa0:	ldr	x1, [x27]
  403aa4:	mov	w0, #0x3e                  	// #62
  403aa8:	bl	4021e0 <putc@plt>
  403aac:	b	4035a4 <tigetstr@plt+0xf34>
  403ab0:	mov	w0, #0x1                   	// #1
  403ab4:	str	w0, [sp, #140]
  403ab8:	b	402b58 <tigetstr@plt+0x4e8>
  403abc:	mov	w25, #0x0                   	// #0
  403ac0:	b	402b58 <tigetstr@plt+0x4e8>
  403ac4:	str	wzr, [sp, #156]
  403ac8:	b	402b58 <tigetstr@plt+0x4e8>
  403acc:	mov	w0, #0x2                   	// #2
  403ad0:	stp	wzr, w0, [sp, #132]
  403ad4:	b	402b58 <tigetstr@plt+0x4e8>
  403ad8:	mov	w0, #0x1                   	// #1
  403adc:	str	w0, [sp, #144]
  403ae0:	b	402b58 <tigetstr@plt+0x4e8>
  403ae4:	mov	w0, #0x1                   	// #1
  403ae8:	str	w0, [sp, #164]
  403aec:	b	402b58 <tigetstr@plt+0x4e8>
  403af0:	str	w0, [sp, #144]
  403af4:	b	402b58 <tigetstr@plt+0x4e8>
  403af8:	mov	w0, #0x1                   	// #1
  403afc:	str	w0, [sp, #180]
  403b00:	b	402b58 <tigetstr@plt+0x4e8>
  403b04:	mov	w0, #0x1                   	// #1
  403b08:	str	w0, [sp, #152]
  403b0c:	b	402b58 <tigetstr@plt+0x4e8>
  403b10:	mov	w0, #0x1                   	// #1
  403b14:	str	w0, [sp, #176]
  403b18:	b	402b58 <tigetstr@plt+0x4e8>
  403b1c:	mov	w0, #0x1                   	// #1
  403b20:	str	w0, [sp, #184]
  403b24:	b	402b58 <tigetstr@plt+0x4e8>
  403b28:	mov	w0, #0x1                   	// #1
  403b2c:	str	w0, [sp, #188]
  403b30:	b	402b58 <tigetstr@plt+0x4e8>
  403b34:	mov	w0, #0x1                   	// #1
  403b38:	str	w0, [sp, #140]
  403b3c:	str	wzr, [sp, #160]
  403b40:	b	402b58 <tigetstr@plt+0x4e8>
  403b44:	mov	w20, #0x1                   	// #1
  403b48:	b	4037a4 <tigetstr@plt+0x1134>
  403b4c:	ldr	x3, [x27, #40]
  403b50:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  403b54:	mov	x2, #0x13                  	// #19
  403b58:	mov	x1, #0x1                   	// #1
  403b5c:	add	x0, x0, #0xef8
  403b60:	bl	4024f0 <fwrite@plt>
  403b64:	b	402a08 <tigetstr@plt+0x398>
  403b68:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  403b6c:	add	x0, x0, #0xe38
  403b70:	bl	404800 <tigetstr@plt+0x2190>
  403b74:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  403b78:	add	x0, x0, #0xe98
  403b7c:	bl	404800 <tigetstr@plt+0x2190>
  403b80:	mov	x29, #0x0                   	// #0
  403b84:	mov	x30, #0x0                   	// #0
  403b88:	mov	x5, x0
  403b8c:	ldr	x1, [sp]
  403b90:	add	x2, sp, #0x8
  403b94:	mov	x6, sp
  403b98:	movz	x0, #0x0, lsl #48
  403b9c:	movk	x0, #0x0, lsl #32
  403ba0:	movk	x0, #0x40, lsl #16
  403ba4:	movk	x0, #0x2680
  403ba8:	movz	x3, #0x0, lsl #48
  403bac:	movk	x3, #0x0, lsl #32
  403bb0:	movk	x3, #0x40, lsl #16
  403bb4:	movk	x3, #0xc270
  403bb8:	movz	x4, #0x0, lsl #48
  403bbc:	movk	x4, #0x0, lsl #32
  403bc0:	movk	x4, #0x40, lsl #16
  403bc4:	movk	x4, #0xc2f0
  403bc8:	bl	4022c0 <__libc_start_main@plt>
  403bcc:	bl	4023e0 <abort@plt>
  403bd0:	adrp	x0, 422000 <tigetstr@plt+0x1f990>
  403bd4:	ldr	x0, [x0, #3936]
  403bd8:	cbz	x0, 403be0 <tigetstr@plt+0x1570>
  403bdc:	b	4023a0 <__gmon_start__@plt>
  403be0:	ret
  403be4:	nop
  403be8:	adrp	x0, 423000 <tigetstr@plt+0x20990>
  403bec:	add	x0, x0, #0x2e0
  403bf0:	adrp	x1, 423000 <tigetstr@plt+0x20990>
  403bf4:	add	x1, x1, #0x2e0
  403bf8:	cmp	x1, x0
  403bfc:	b.eq	403c14 <tigetstr@plt+0x15a4>  // b.none
  403c00:	adrp	x1, 40c000 <tigetstr@plt+0x9990>
  403c04:	ldr	x1, [x1, #800]
  403c08:	cbz	x1, 403c14 <tigetstr@plt+0x15a4>
  403c0c:	mov	x16, x1
  403c10:	br	x16
  403c14:	ret
  403c18:	adrp	x0, 423000 <tigetstr@plt+0x20990>
  403c1c:	add	x0, x0, #0x2e0
  403c20:	adrp	x1, 423000 <tigetstr@plt+0x20990>
  403c24:	add	x1, x1, #0x2e0
  403c28:	sub	x1, x1, x0
  403c2c:	lsr	x2, x1, #63
  403c30:	add	x1, x2, x1, asr #3
  403c34:	cmp	xzr, x1, asr #1
  403c38:	asr	x1, x1, #1
  403c3c:	b.eq	403c54 <tigetstr@plt+0x15e4>  // b.none
  403c40:	adrp	x2, 40c000 <tigetstr@plt+0x9990>
  403c44:	ldr	x2, [x2, #808]
  403c48:	cbz	x2, 403c54 <tigetstr@plt+0x15e4>
  403c4c:	mov	x16, x2
  403c50:	br	x16
  403c54:	ret
  403c58:	stp	x29, x30, [sp, #-32]!
  403c5c:	mov	x29, sp
  403c60:	str	x19, [sp, #16]
  403c64:	adrp	x19, 423000 <tigetstr@plt+0x20990>
  403c68:	ldrb	w0, [x19, #736]
  403c6c:	cbnz	w0, 403c7c <tigetstr@plt+0x160c>
  403c70:	bl	403be8 <tigetstr@plt+0x1578>
  403c74:	mov	w0, #0x1                   	// #1
  403c78:	strb	w0, [x19, #736]
  403c7c:	ldr	x19, [sp, #16]
  403c80:	ldp	x29, x30, [sp], #32
  403c84:	ret
  403c88:	b	403c18 <tigetstr@plt+0x15a8>
  403c8c:	nop
  403c90:	mov	w0, #0x0                   	// #0
  403c94:	ret
  403c98:	mov	w2, #0xffffffff            	// #-1
  403c9c:	str	w2, [x1]
  403ca0:	cbz	x0, 403cd0 <tigetstr@plt+0x1660>
  403ca4:	ldrb	w2, [x0]
  403ca8:	cmp	w2, #0x1b
  403cac:	b.eq	403cd4 <tigetstr@plt+0x1664>  // b.none
  403cb0:	cmp	w2, #0x9a
  403cb4:	b.ne	403cd0 <tigetstr@plt+0x1660>  // b.any
  403cb8:	mov	x2, #0x1                   	// #1
  403cbc:	mov	w3, w2
  403cc0:	mov	w4, #0x2                   	// #2
  403cc4:	ldrb	w2, [x0, x2]
  403cc8:	cmp	w2, #0x3f
  403ccc:	b.eq	403cf0 <tigetstr@plt+0x1680>  // b.none
  403cd0:	ret
  403cd4:	ldrb	w2, [x0, #1]
  403cd8:	cmp	w2, #0x5b
  403cdc:	b.ne	403cd0 <tigetstr@plt+0x1660>  // b.any
  403ce0:	mov	x2, #0x2                   	// #2
  403ce4:	mov	w4, #0x3                   	// #3
  403ce8:	mov	w3, w2
  403cec:	b	403cc4 <tigetstr@plt+0x1654>
  403cf0:	ldrb	w2, [x0, w4, sxtw]
  403cf4:	cmp	w2, #0x35
  403cf8:	b.ne	403cd0 <tigetstr@plt+0x1660>  // b.any
  403cfc:	add	w3, w3, #0x2
  403d00:	sxtw	x2, w3
  403d04:	ldrb	w3, [x0, w3, sxtw]
  403d08:	cmp	w3, #0x68
  403d0c:	b.eq	403d28 <tigetstr@plt+0x16b8>  // b.none
  403d10:	cmp	w3, #0x6c
  403d14:	b.ne	403d1c <tigetstr@plt+0x16ac>  // b.any
  403d18:	str	wzr, [x1]
  403d1c:	add	x1, x2, #0x1
  403d20:	add	x0, x0, x1
  403d24:	ret
  403d28:	mov	w3, #0x1                   	// #1
  403d2c:	str	w3, [x1]
  403d30:	b	403d1c <tigetstr@plt+0x16ac>
  403d34:	nop
  403d38:	stp	x29, x30, [sp, #-48]!
  403d3c:	mov	x29, sp
  403d40:	stp	x19, x20, [sp, #16]
  403d44:	mov	x20, x1
  403d48:	mov	x19, x0
  403d4c:	str	x21, [sp, #32]
  403d50:	mov	x21, x2
  403d54:	str	xzr, [x1]
  403d58:	cbz	x2, 403d60 <tigetstr@plt+0x16f0>
  403d5c:	str	wzr, [x2]
  403d60:	bl	402470 <__ctype_b_loc@plt>
  403d64:	fmov	d2, #1.000000000000000000e+01
  403d68:	ldr	x2, [x0]
  403d6c:	b	403d84 <tigetstr@plt+0x1714>
  403d70:	ldr	d1, [x20]
  403d74:	scvtf	d0, w0
  403d78:	add	x19, x19, #0x1
  403d7c:	fmadd	d0, d1, d2, d0
  403d80:	str	d0, [x20]
  403d84:	ldrb	w3, [x19]
  403d88:	sub	w0, w3, #0x30
  403d8c:	ubfiz	x1, x3, #1, #8
  403d90:	ldrh	w1, [x2, x1]
  403d94:	tbnz	w1, #11, 403d70 <tigetstr@plt+0x1700>
  403d98:	cmp	w3, #0x2e
  403d9c:	b.eq	403e28 <tigetstr@plt+0x17b8>  // b.none
  403da0:	cmp	w3, #0x2a
  403da4:	mov	w1, #0x2f                  	// #47
  403da8:	ccmp	w3, w1, #0x4, ne  // ne = any
  403dac:	b.ne	403e78 <tigetstr@plt+0x1808>  // b.any
  403db0:	cmp	x21, #0x0
  403db4:	mov	x0, x19
  403db8:	cset	w4, eq  // eq = none
  403dbc:	mov	w5, #0x0                   	// #0
  403dc0:	mov	w2, #0x1                   	// #1
  403dc4:	b	403ddc <tigetstr@plt+0x176c>
  403dc8:	str	w2, [x21]
  403dcc:	ldrb	w3, [x0]
  403dd0:	cmp	w3, #0x2a
  403dd4:	ccmp	w3, w1, #0x4, ne  // ne = any
  403dd8:	b.ne	403e08 <tigetstr@plt+0x1798>  // b.any
  403ddc:	cmp	w3, #0x2f
  403de0:	ccmp	w4, #0x0, #0x4, eq  // eq = none
  403de4:	b.ne	403e08 <tigetstr@plt+0x1798>  // b.any
  403de8:	add	x0, x0, #0x1
  403dec:	cmp	w3, #0x2a
  403df0:	b.ne	403dc8 <tigetstr@plt+0x1758>  // b.any
  403df4:	ldrb	w3, [x0]
  403df8:	mov	w5, #0x1                   	// #1
  403dfc:	cmp	w3, #0x2a
  403e00:	ccmp	w3, w1, #0x4, ne  // ne = any
  403e04:	b.eq	403ddc <tigetstr@plt+0x176c>  // b.none
  403e08:	cbz	w5, 403e18 <tigetstr@plt+0x17a8>
  403e0c:	ldr	d0, [x20]
  403e10:	fneg	d0, d0
  403e14:	str	d0, [x20]
  403e18:	ldp	x19, x20, [sp, #16]
  403e1c:	ldr	x21, [sp, #32]
  403e20:	ldp	x29, x30, [sp], #48
  403e24:	ret
  403e28:	ldrb	w3, [x19, #1]
  403e2c:	add	x0, x19, #0x1
  403e30:	mov	x19, x0
  403e34:	ubfiz	x1, x3, #1, #8
  403e38:	ldrh	w1, [x2, x1]
  403e3c:	tbz	w1, #11, 403da0 <tigetstr@plt+0x1730>
  403e40:	ldr	d1, [x20]
  403e44:	mov	w0, #0x1                   	// #1
  403e48:	add	w0, w0, w0, lsl #2
  403e4c:	sub	w3, w3, #0x30
  403e50:	lsl	w0, w0, #1
  403e54:	sdiv	w3, w3, w0
  403e58:	scvtf	d0, w3
  403e5c:	fadd	d1, d1, d0
  403e60:	str	d1, [x20]
  403e64:	ldrb	w3, [x19, #1]!
  403e68:	ubfiz	x1, x3, #1, #8
  403e6c:	ldrh	w1, [x2, x1]
  403e70:	tbnz	w1, #11, 403e48 <tigetstr@plt+0x17d8>
  403e74:	b	403da0 <tigetstr@plt+0x1730>
  403e78:	mov	x0, x19
  403e7c:	b	403e18 <tigetstr@plt+0x17a8>
  403e80:	stp	x29, x30, [sp, #-80]!
  403e84:	mov	x29, sp
  403e88:	stp	x19, x20, [sp, #16]
  403e8c:	mov	x19, x0
  403e90:	str	xzr, [x1]
  403e94:	ldrb	w20, [x0]
  403e98:	cbz	w20, 403ed8 <tigetstr@plt+0x1868>
  403e9c:	stp	x21, x22, [sp, #32]
  403ea0:	mov	x21, x1
  403ea4:	str	x23, [sp, #48]
  403ea8:	add	x23, sp, #0x4c
  403eac:	nop
  403eb0:	cmp	w20, #0x5c
  403eb4:	cinc	x19, x19, eq  // eq = none
  403eb8:	ldrb	w0, [x19]
  403ebc:	ldrb	w20, [x19, #1]
  403ec0:	cmp	w0, #0x24
  403ec4:	b.eq	403ee8 <tigetstr@plt+0x1878>  // b.none
  403ec8:	add	x19, x19, #0x1
  403ecc:	cbnz	w20, 403eb0 <tigetstr@plt+0x1840>
  403ed0:	ldp	x21, x22, [sp, #32]
  403ed4:	ldr	x23, [sp, #48]
  403ed8:	mov	x0, x19
  403edc:	ldp	x19, x20, [sp, #16]
  403ee0:	ldp	x29, x30, [sp], #80
  403ee4:	ret
  403ee8:	cmp	w20, #0x3c
  403eec:	b.ne	403ec8 <tigetstr@plt+0x1858>  // b.any
  403ef0:	ldrb	w22, [x19, #2]
  403ef4:	cmp	w22, #0x2e
  403ef8:	b.eq	403f10 <tigetstr@plt+0x18a0>  // b.none
  403efc:	bl	402470 <__ctype_b_loc@plt>
  403f00:	ubfiz	x22, x22, #1, #8
  403f04:	ldr	x0, [x0]
  403f08:	ldrh	w0, [x0, x22]
  403f0c:	tbz	w0, #11, 403ec8 <tigetstr@plt+0x1858>
  403f10:	mov	x1, x21
  403f14:	add	x0, x19, #0x2
  403f18:	mov	x2, x23
  403f1c:	bl	403d38 <tigetstr@plt+0x16c8>
  403f20:	ldrb	w1, [x0]
  403f24:	cmp	w1, #0x3e
  403f28:	csel	x19, x19, x0, ne  // ne = any
  403f2c:	ldrb	w20, [x19]
  403f30:	cbnz	w20, 403eb0 <tigetstr@plt+0x1840>
  403f34:	b	403ed0 <tigetstr@plt+0x1860>
  403f38:	stp	x29, x30, [sp, #-32]!
  403f3c:	mov	x29, sp
  403f40:	str	x19, [sp, #16]
  403f44:	mov	x19, x0
  403f48:	bl	402470 <__ctype_b_loc@plt>
  403f4c:	ldr	x2, [x0]
  403f50:	ldrb	w1, [x19]
  403f54:	cmp	w1, #0x2f
  403f58:	b.eq	403f68 <tigetstr@plt+0x18f8>  // b.none
  403f5c:	ubfiz	x1, x1, #1, #8
  403f60:	ldrh	w0, [x2, x1]
  403f64:	tbz	w0, #11, 403f70 <tigetstr@plt+0x1900>
  403f68:	add	x19, x19, #0x1
  403f6c:	b	403f50 <tigetstr@plt+0x18e0>
  403f70:	mov	x0, x19
  403f74:	ldr	x19, [sp, #16]
  403f78:	ldp	x29, x30, [sp], #32
  403f7c:	ret
  403f80:	stp	x29, x30, [sp, #-32]!
  403f84:	adrp	x0, 422000 <tigetstr@plt+0x1f990>
  403f88:	adrp	x1, 40c000 <tigetstr@plt+0x9990>
  403f8c:	mov	x29, sp
  403f90:	stp	x19, x20, [sp, #16]
  403f94:	adrp	x20, 422000 <tigetstr@plt+0x1f990>
  403f98:	adrp	x19, 40e000 <tigetstr@plt+0xb990>
  403f9c:	ldr	x0, [x0, #3968]
  403fa0:	add	x19, x19, #0x90
  403fa4:	ldr	x20, [x20, #3856]
  403fa8:	mov	x3, x19
  403fac:	ldr	x2, [x0]
  403fb0:	add	x1, x1, #0x330
  403fb4:	ldr	x0, [x20]
  403fb8:	bl	402630 <fprintf@plt>
  403fbc:	ldr	x3, [x20]
  403fc0:	mov	x2, #0x64e                 	// #1614
  403fc4:	mov	x1, #0x1                   	// #1
  403fc8:	add	x0, x19, #0x58
  403fcc:	bl	4024f0 <fwrite@plt>
  403fd0:	mov	w0, #0x1                   	// #1
  403fd4:	bl	402190 <exit@plt>
  403fd8:	stp	x29, x30, [sp, #-80]!
  403fdc:	cmp	w2, #0x10
  403fe0:	mov	x29, sp
  403fe4:	stp	x23, x24, [sp, #48]
  403fe8:	mov	x24, x0
  403fec:	str	x25, [sp, #64]
  403ff0:	mov	x25, x1
  403ff4:	b.gt	404018 <tigetstr@plt+0x19a8>
  403ff8:	mov	w23, w2
  403ffc:	cmp	w2, #0x7
  404000:	mov	w0, #0x0                   	// #0
  404004:	b.gt	4040ac <tigetstr@plt+0x1a3c>
  404008:	ldp	x23, x24, [sp, #48]
  40400c:	ldr	x25, [sp, #64]
  404010:	ldp	x29, x30, [sp], #80
  404014:	ret
  404018:	mov	w23, #0x10                  	// #16
  40401c:	stp	x19, x20, [sp, #16]
  404020:	stp	x21, x22, [sp, #32]
  404024:	mov	x19, #0x0                   	// #0
  404028:	mov	w22, #0x0                   	// #0
  40402c:	nop
  404030:	mov	x1, x19
  404034:	mov	x0, x24
  404038:	bl	4022a0 <tparm@plt>
  40403c:	bl	402360 <strdup@plt>
  404040:	mov	x21, x0
  404044:	mov	x1, x19
  404048:	mov	x0, x25
  40404c:	bl	4022a0 <tparm@plt>
  404050:	add	x19, x19, #0x1
  404054:	bl	402360 <strdup@plt>
  404058:	mov	x20, x0
  40405c:	mov	x1, x20
  404060:	mov	x0, x21
  404064:	bl	402460 <strcmp@plt>
  404068:	mov	w3, w0
  40406c:	cmp	w3, #0x0
  404070:	mov	x0, x21
  404074:	cinc	w22, w22, eq  // eq = none
  404078:	bl	4024a0 <free@plt>
  40407c:	mov	x0, x20
  404080:	bl	4024a0 <free@plt>
  404084:	cmp	w23, w19
  404088:	b.gt	404030 <tigetstr@plt+0x19c0>
  40408c:	cmp	w22, w23
  404090:	cset	w0, eq  // eq = none
  404094:	ldp	x19, x20, [sp, #16]
  404098:	ldp	x21, x22, [sp, #32]
  40409c:	ldp	x23, x24, [sp, #48]
  4040a0:	ldr	x25, [sp, #64]
  4040a4:	ldp	x29, x30, [sp], #80
  4040a8:	ret
  4040ac:	stp	x19, x20, [sp, #16]
  4040b0:	stp	x21, x22, [sp, #32]
  4040b4:	b	404024 <tigetstr@plt+0x19b4>
  4040b8:	sub	sp, sp, #0x1c0
  4040bc:	stp	x29, x30, [sp, #16]
  4040c0:	add	x29, sp, #0x10
  4040c4:	stp	x23, x24, [sp, #64]
  4040c8:	sxtw	x24, w2
  4040cc:	add	x23, sp, #0xc0
  4040d0:	stp	x19, x20, [sp, #32]
  4040d4:	add	x20, sp, #0x161
  4040d8:	mov	x19, #0x0                   	// #0
  4040dc:	stp	x21, x22, [sp, #48]
  4040e0:	mov	x21, x24
  4040e4:	add	x22, sp, #0x110
  4040e8:	stp	x25, x26, [sp, #80]
  4040ec:	mov	x26, x0
  4040f0:	mov	x25, x1
  4040f4:	str	x27, [sp, #96]
  4040f8:	adrp	x27, 40c000 <tigetstr@plt+0x9990>
  4040fc:	add	x27, x27, #0x340
  404100:	strb	wzr, [sp, #352]
  404104:	nop
  404108:	add	x3, x23, x19
  40410c:	mov	w2, w21
  404110:	mov	x1, x27
  404114:	mov	x0, x20
  404118:	str	x24, [x3, #8]
  40411c:	bl	4021d0 <sprintf@plt>
  404120:	add	x1, x22, x19
  404124:	mov	x0, x20
  404128:	add	x19, x19, #0x8
  40412c:	str	x20, [x1, #8]
  404130:	bl	402160 <strlen@plt>
  404134:	add	x0, x0, #0x1
  404138:	cmp	x19, #0x48
  40413c:	add	x20, x20, x0
  404140:	b.ne	404108 <tigetstr@plt+0x1a98>  // b.any
  404144:	mov	x0, x26
  404148:	bl	40c188 <tigetstr@plt+0x9b18>
  40414c:	cmp	w0, #0x1
  404150:	b.eq	404208 <tigetstr@plt+0x1b98>  // b.none
  404154:	cmp	w0, #0x2
  404158:	b.eq	40421c <tigetstr@plt+0x1bac>  // b.none
  40415c:	add	x2, sp, #0x74
  404160:	add	x1, sp, #0x78
  404164:	mov	x0, x25
  404168:	bl	402310 <_nc_tparm_analyze@plt>
  40416c:	ldr	x0, [sp, #120]
  404170:	cbz	x0, 404230 <tigetstr@plt+0x1bc0>
  404174:	ldr	x1, [sp, #280]
  404178:	ldr	x0, [sp, #128]
  40417c:	cbz	x0, 404270 <tigetstr@plt+0x1c00>
  404180:	ldr	x2, [sp, #288]
  404184:	ldr	x0, [sp, #136]
  404188:	cbz	x0, 404268 <tigetstr@plt+0x1bf8>
  40418c:	ldr	x3, [sp, #296]
  404190:	ldr	x0, [sp, #144]
  404194:	cbz	x0, 404260 <tigetstr@plt+0x1bf0>
  404198:	ldr	x4, [sp, #304]
  40419c:	ldr	x0, [sp, #152]
  4041a0:	cbz	x0, 404258 <tigetstr@plt+0x1be8>
  4041a4:	ldr	x5, [sp, #312]
  4041a8:	ldr	x0, [sp, #160]
  4041ac:	cbz	x0, 404250 <tigetstr@plt+0x1be0>
  4041b0:	ldr	x6, [sp, #320]
  4041b4:	ldr	x0, [sp, #168]
  4041b8:	cbz	x0, 404248 <tigetstr@plt+0x1bd8>
  4041bc:	ldr	x7, [sp, #328]
  4041c0:	ldr	x0, [sp, #176]
  4041c4:	cbz	x0, 404240 <tigetstr@plt+0x1bd0>
  4041c8:	ldr	x8, [sp, #336]
  4041cc:	ldr	x0, [sp, #184]
  4041d0:	cbz	x0, 404238 <tigetstr@plt+0x1bc8>
  4041d4:	ldr	x0, [sp, #344]
  4041d8:	stp	x8, x0, [sp]
  4041dc:	mov	x0, x25
  4041e0:	bl	4022a0 <tparm@plt>
  4041e4:	bl	402360 <strdup@plt>
  4041e8:	ldp	x29, x30, [sp, #16]
  4041ec:	ldp	x19, x20, [sp, #32]
  4041f0:	ldp	x21, x22, [sp, #48]
  4041f4:	ldp	x23, x24, [sp, #64]
  4041f8:	ldp	x25, x26, [sp, #80]
  4041fc:	ldr	x27, [sp, #96]
  404200:	add	sp, sp, #0x1c0
  404204:	ret
  404208:	ldr	x1, [sp, #200]
  40420c:	mov	x0, x25
  404210:	ldr	x2, [sp, #288]
  404214:	bl	4022a0 <tparm@plt>
  404218:	b	4041e4 <tigetstr@plt+0x1b74>
  40421c:	ldp	x2, x3, [sp, #288]
  404220:	mov	x0, x25
  404224:	ldr	x1, [sp, #200]
  404228:	bl	4022a0 <tparm@plt>
  40422c:	b	4041e4 <tigetstr@plt+0x1b74>
  404230:	ldr	x1, [sp, #200]
  404234:	b	404178 <tigetstr@plt+0x1b08>
  404238:	ldr	x0, [sp, #264]
  40423c:	b	4041d8 <tigetstr@plt+0x1b68>
  404240:	ldr	x8, [sp, #256]
  404244:	b	4041cc <tigetstr@plt+0x1b5c>
  404248:	ldr	x7, [sp, #248]
  40424c:	b	4041c0 <tigetstr@plt+0x1b50>
  404250:	ldr	x6, [sp, #240]
  404254:	b	4041b4 <tigetstr@plt+0x1b44>
  404258:	ldr	x5, [sp, #232]
  40425c:	b	4041a8 <tigetstr@plt+0x1b38>
  404260:	ldr	x4, [sp, #224]
  404264:	b	40419c <tigetstr@plt+0x1b2c>
  404268:	ldr	x3, [sp, #216]
  40426c:	b	404190 <tigetstr@plt+0x1b20>
  404270:	ldr	x2, [sp, #208]
  404274:	b	404184 <tigetstr@plt+0x1b14>
  404278:	stp	x29, x30, [sp, #-112]!
  40427c:	mov	x29, sp
  404280:	stp	x23, x24, [sp, #48]
  404284:	add	x24, sp, #0x68
  404288:	mov	x23, x24
  40428c:	stp	x21, x22, [sp, #32]
  404290:	mov	x22, x0
  404294:	stp	x25, x26, [sp, #64]
  404298:	adrp	x25, 40c000 <tigetstr@plt+0x9990>
  40429c:	add	x25, x25, #0x348
  4042a0:	mov	w26, #0x0                   	// #0
  4042a4:	stp	x19, x20, [sp, #16]
  4042a8:	mov	x20, #0x1                   	// #1
  4042ac:	mov	x19, #0x0                   	// #0
  4042b0:	strb	wzr, [x23, #1]
  4042b4:	ldr	x0, [x22, x20, lsl #3]
  4042b8:	ldr	x21, [x22, x19, lsl #3]
  4042bc:	add	x19, x19, #0x1
  4042c0:	mov	x1, x21
  4042c4:	bl	402460 <strcmp@plt>
  4042c8:	cbz	w0, 404318 <tigetstr@plt+0x1ca8>
  4042cc:	cmp	x19, x20
  4042d0:	b.ne	4042b4 <tigetstr@plt+0x1c44>  // b.any
  4042d4:	add	x23, x23, #0x1
  4042d8:	cmp	x19, #0x3
  4042dc:	add	x20, x19, #0x1
  4042e0:	b.ne	4042ac <tigetstr@plt+0x1c3c>  // b.any
  4042e4:	cbnz	w26, 404300 <tigetstr@plt+0x1c90>
  4042e8:	ldr	x21, [x22, #8]
  4042ec:	ldrb	w0, [x21]
  4042f0:	cmp	w0, #0x1b
  4042f4:	b.eq	40433c <tigetstr@plt+0x1ccc>  // b.none
  4042f8:	cmp	w0, #0x9a
  4042fc:	b.eq	404350 <tigetstr@plt+0x1ce0>  // b.none
  404300:	ldp	x19, x20, [sp, #16]
  404304:	ldp	x21, x22, [sp, #32]
  404308:	ldp	x23, x24, [sp, #48]
  40430c:	ldp	x25, x26, [sp, #64]
  404310:	ldp	x29, x30, [sp], #112
  404314:	ret
  404318:	mov	w2, #0x0                   	// #0
  40431c:	mov	x0, x21
  404320:	mov	w1, #0x1                   	// #1
  404324:	bl	402400 <_nc_tic_expand@plt>
  404328:	mov	w26, #0x1                   	// #1
  40432c:	mov	x1, x0
  404330:	mov	x0, x25
  404334:	bl	4024d0 <_nc_warning@plt>
  404338:	b	4042cc <tigetstr@plt+0x1c5c>
  40433c:	ldrb	w0, [x21, #1]
  404340:	cmp	w0, #0x5b
  404344:	b.ne	404300 <tigetstr@plt+0x1c90>  // b.any
  404348:	mov	x23, #0x2                   	// #2
  40434c:	b	404354 <tigetstr@plt+0x1ce4>
  404350:	mov	x23, #0x1                   	// #1
  404354:	ldrb	w19, [x21, x23]
  404358:	cbz	w19, 404300 <tigetstr@plt+0x1c90>
  40435c:	bl	402470 <__ctype_b_loc@plt>
  404360:	mov	x20, x23
  404364:	ldr	x1, [x0]
  404368:	b	404378 <tigetstr@plt+0x1d08>
  40436c:	add	x20, x20, #0x1
  404370:	ldrb	w19, [x21, x20]
  404374:	cbz	w19, 404300 <tigetstr@plt+0x1c90>
  404378:	ubfiz	x19, x19, #1, #8
  40437c:	ldrh	w0, [x1, x19]
  404380:	tbnz	w0, #11, 40436c <tigetstr@plt+0x1cfc>
  404384:	ldrb	w0, [x21, x20]
  404388:	cmp	w0, #0x41
  40438c:	b.ne	404300 <tigetstr@plt+0x1c90>  // b.any
  404390:	ldr	x1, [x22]
  404394:	stp	x27, x28, [sp, #80]
  404398:	mov	w0, #0x1                   	// #1
  40439c:	strb	w0, [sp, #105]
  4043a0:	ldrb	w0, [x1]
  4043a4:	subs	w0, w0, #0xa
  4043a8:	b.eq	404478 <tigetstr@plt+0x1e08>  // b.none
  4043ac:	ldr	x1, [x22, #16]
  4043b0:	cmp	w0, #0x0
  4043b4:	cset	w0, eq  // eq = none
  4043b8:	ldrb	w2, [x1]
  4043bc:	cmp	w2, #0x8
  4043c0:	b.ne	4043d4 <tigetstr@plt+0x1d64>  // b.any
  4043c4:	ldrb	w1, [x1, #1]
  4043c8:	cbnz	w1, 4043d4 <tigetstr@plt+0x1d64>
  4043cc:	mov	w1, #0x1                   	// #1
  4043d0:	strb	w1, [sp, #106]
  4043d4:	adrp	x26, 40c000 <tigetstr@plt+0x9990>
  4043d8:	adrp	x27, 40c000 <tigetstr@plt+0x9990>
  4043dc:	add	x26, x26, #0x3b8
  4043e0:	add	x27, x27, #0x3c0
  4043e4:	mov	x19, #0x0                   	// #0
  4043e8:	cbnz	w0, 404458 <tigetstr@plt+0x1de8>
  4043ec:	ldr	x28, [x22, x19, lsl #3]
  4043f0:	mov	x0, x28
  4043f4:	bl	402160 <strlen@plt>
  4043f8:	mov	x2, x23
  4043fc:	mov	x25, x0
  404400:	mov	x1, x21
  404404:	cmp	x0, #0x1
  404408:	b.eq	404458 <tigetstr@plt+0x1de8>  // b.none
  40440c:	mov	x0, x28
  404410:	bl	402440 <memcmp@plt>
  404414:	cbnz	w0, 404480 <tigetstr@plt+0x1e10>
  404418:	mov	x0, x28
  40441c:	cmp	x25, x20
  404420:	mov	w2, #0x0                   	// #0
  404424:	mov	w1, #0x1                   	// #1
  404428:	b.cc	4044a4 <tigetstr@plt+0x1e34>  // b.lo, b.ul, b.last
  40442c:	ldrb	w25, [x19, x26]
  404430:	ldrb	w3, [x28, x20]
  404434:	cmp	w3, w25
  404438:	b.eq	404458 <tigetstr@plt+0x1de8>  // b.none
  40443c:	bl	402400 <_nc_tic_expand@plt>
  404440:	mov	x1, x0
  404444:	ldr	x3, [x22, x19, lsl #3]
  404448:	mov	w2, w25
  40444c:	mov	x0, x27
  404450:	ldrb	w3, [x3, x20]
  404454:	bl	4024d0 <_nc_warning@plt>
  404458:	add	x0, x24, x19
  40445c:	cmp	x19, #0x3
  404460:	b.eq	404470 <tigetstr@plt+0x1e00>  // b.none
  404464:	ldrb	w0, [x0, #1]
  404468:	add	x19, x19, #0x1
  40446c:	b	4043e8 <tigetstr@plt+0x1d78>
  404470:	ldp	x27, x28, [sp, #80]
  404474:	b	404300 <tigetstr@plt+0x1c90>
  404478:	ldrb	w0, [x1, #1]
  40447c:	b	4043ac <tigetstr@plt+0x1d3c>
  404480:	mov	w2, #0x0                   	// #0
  404484:	mov	x0, x28
  404488:	mov	w1, #0x1                   	// #1
  40448c:	bl	402400 <_nc_tic_expand@plt>
  404490:	mov	x1, x0
  404494:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  404498:	add	x0, x0, #0x368
  40449c:	bl	4024d0 <_nc_warning@plt>
  4044a0:	b	404458 <tigetstr@plt+0x1de8>
  4044a4:	bl	402400 <_nc_tic_expand@plt>
  4044a8:	mov	x1, x0
  4044ac:	add	w2, w20, #0x1
  4044b0:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  4044b4:	add	x0, x0, #0x388
  4044b8:	bl	4024d0 <_nc_warning@plt>
  4044bc:	b	404458 <tigetstr@plt+0x1de8>
  4044c0:	stp	x29, x30, [sp, #-32]!
  4044c4:	adrp	x1, 40c000 <tigetstr@plt+0x9990>
  4044c8:	add	x1, x1, #0x3f8
  4044cc:	mov	x29, sp
  4044d0:	str	x19, [sp, #16]
  4044d4:	mov	x19, x0
  4044d8:	bl	402570 <strstr@plt>
  4044dc:	cbz	x0, 4044f0 <tigetstr@plt+0x1e80>
  4044e0:	mov	w0, #0x1                   	// #1
  4044e4:	ldr	x19, [sp, #16]
  4044e8:	ldp	x29, x30, [sp], #32
  4044ec:	ret
  4044f0:	mov	x0, x19
  4044f4:	adrp	x1, 40c000 <tigetstr@plt+0x9990>
  4044f8:	add	x1, x1, #0x400
  4044fc:	bl	402570 <strstr@plt>
  404500:	cmp	x0, #0x0
  404504:	cset	w0, ne  // ne = any
  404508:	ldr	x19, [sp, #16]
  40450c:	ldp	x29, x30, [sp], #32
  404510:	ret
  404514:	nop
  404518:	stp	x29, x30, [sp, #-96]!
  40451c:	mov	x29, sp
  404520:	stp	x19, x20, [sp, #16]
  404524:	stp	x21, x22, [sp, #32]
  404528:	mov	x21, x1
  40452c:	stp	x23, x24, [sp, #48]
  404530:	mov	w23, w0
  404534:	ldrb	w3, [x2]
  404538:	cbz	w3, 4045f8 <tigetstr@plt+0x1f88>
  40453c:	mov	x22, x2
  404540:	mov	x20, x2
  404544:	mov	x19, x1
  404548:	mov	w24, #0x1                   	// #1
  40454c:	stp	x25, x26, [sp, #64]
  404550:	mov	w25, #0x0                   	// #0
  404554:	mov	w26, #0x3b                  	// #59
  404558:	str	x27, [sp, #80]
  40455c:	mov	w27, #0x6d                  	// #109
  404560:	ldrb	w4, [x19]
  404564:	cmp	w3, w4
  404568:	b.ne	40458c <tigetstr@plt+0x1f1c>  // b.any
  40456c:	b	4045c4 <tigetstr@plt+0x1f54>
  404570:	ccmp	w4, w27, #0x0, eq  // eq = none
  404574:	b.eq	404634 <tigetstr@plt+0x1fc4>  // b.none
  404578:	add	x19, x19, #0x1
  40457c:	ldrb	w3, [x20]
  404580:	ldrb	w4, [x19]
  404584:	cmp	w4, w3
  404588:	b.eq	4045c4 <tigetstr@plt+0x1f54>  // b.none
  40458c:	cmp	w3, #0x30
  404590:	cbz	w4, 40463c <tigetstr@plt+0x1fcc>
  404594:	ccmp	w3, w26, #0x4, ne  // ne = any
  404598:	cbz	w25, 404570 <tigetstr@plt+0x1f00>
  40459c:	mov	x0, x19
  4045a0:	bl	403f38 <tigetstr@plt+0x18c8>
  4045a4:	mov	x19, x0
  4045a8:	mov	x0, x20
  4045ac:	bl	403f38 <tigetstr@plt+0x18c8>
  4045b0:	mov	x20, x0
  4045b4:	ldrb	w4, [x19]
  4045b8:	ldrb	w3, [x20]
  4045bc:	cmp	w4, w3
  4045c0:	b.ne	40458c <tigetstr@plt+0x1f1c>  // b.any
  4045c4:	mov	x0, x20
  4045c8:	cmp	w3, #0x24
  4045cc:	b.eq	404708 <tigetstr@plt+0x2098>  // b.none
  4045d0:	cmp	w3, #0x3c
  4045d4:	b.eq	4046d8 <tigetstr@plt+0x2068>  // b.none
  4045d8:	mov	w25, #0x0                   	// #0
  4045dc:	ldrb	w3, [x0, #1]
  4045e0:	add	x19, x19, #0x1
  4045e4:	add	x20, x20, #0x1
  4045e8:	cbnz	w3, 404560 <tigetstr@plt+0x1ef0>
  4045ec:	ldp	x25, x26, [sp, #64]
  4045f0:	mov	x21, x19
  4045f4:	ldr	x27, [sp, #80]
  4045f8:	mov	x0, x21
  4045fc:	ldrb	w1, [x21]
  404600:	mov	w2, #0x0                   	// #0
  404604:	cmp	w1, #0x24
  404608:	b.eq	404734 <tigetstr@plt+0x20c4>  // b.none
  40460c:	cmp	w1, #0x3c
  404610:	b.eq	404714 <tigetstr@plt+0x20a4>  // b.none
  404614:	cbz	w1, 40461c <tigetstr@plt+0x1fac>
  404618:	cbnz	w2, 404754 <tigetstr@plt+0x20e4>
  40461c:	mov	w19, #0x1                   	// #1
  404620:	cbnz	w23, 4046c0 <tigetstr@plt+0x2050>
  404624:	ldrb	w0, [x0]
  404628:	cmp	w0, #0x0
  40462c:	cset	w19, eq  // eq = none
  404630:	b	4046c0 <tigetstr@plt+0x2050>
  404634:	add	x20, x20, #0x1
  404638:	b	40457c <tigetstr@plt+0x1f0c>
  40463c:	cmn	w23, #0x1
  404640:	mov	w19, #0x0                   	// #0
  404644:	b.eq	4046e8 <tigetstr@plt+0x2078>  // b.none
  404648:	cmp	w3, #0x24
  40464c:	b.ne	40465c <tigetstr@plt+0x1fec>  // b.any
  404650:	ldrb	w0, [x20, #1]
  404654:	cmp	w0, #0x3c
  404658:	b.eq	4047ac <tigetstr@plt+0x213c>  // b.none
  40465c:	mov	x1, x21
  404660:	mov	w0, #0x1                   	// #1
  404664:	bl	402650 <_nc_visbuf2@plt>
  404668:	mov	x19, x0
  40466c:	mov	x1, x22
  404670:	mov	w0, #0x2                   	// #2
  404674:	bl	402650 <_nc_visbuf2@plt>
  404678:	mov	x1, x20
  40467c:	mov	x20, x0
  404680:	mov	w0, #0x3                   	// #3
  404684:	bl	402650 <_nc_visbuf2@plt>
  404688:	adrp	x1, 40e000 <tigetstr@plt+0xb990>
  40468c:	add	x1, x1, #0x90
  404690:	add	x1, x1, #0x6a8
  404694:	mov	w5, #0xb                   	// #11
  404698:	mov	x2, x19
  40469c:	mov	x4, x0
  4046a0:	mov	x3, x20
  4046a4:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  4046a8:	smaddl	x1, w23, w5, x1
  4046ac:	add	x0, x0, #0x420
  4046b0:	mov	w19, #0x0                   	// #0
  4046b4:	bl	4024d0 <_nc_warning@plt>
  4046b8:	ldp	x25, x26, [sp, #64]
  4046bc:	ldr	x27, [sp, #80]
  4046c0:	mov	w0, w19
  4046c4:	ldp	x19, x20, [sp, #16]
  4046c8:	ldp	x21, x22, [sp, #32]
  4046cc:	ldp	x23, x24, [sp, #48]
  4046d0:	ldp	x29, x30, [sp], #96
  4046d4:	ret
  4046d8:	cmp	w25, #0x1
  4046dc:	mov	w1, #0x2                   	// #2
  4046e0:	csel	w25, w25, w1, ne  // ne = any
  4046e4:	b	4045dc <tigetstr@plt+0x1f6c>
  4046e8:	mov	w0, w19
  4046ec:	ldp	x19, x20, [sp, #16]
  4046f0:	ldp	x21, x22, [sp, #32]
  4046f4:	ldp	x23, x24, [sp, #48]
  4046f8:	ldp	x25, x26, [sp, #64]
  4046fc:	ldr	x27, [sp, #80]
  404700:	ldp	x29, x30, [sp], #96
  404704:	ret
  404708:	cmp	w25, #0x0
  40470c:	csel	w25, w25, w24, ne  // ne = any
  404710:	b	4045dc <tigetstr@plt+0x1f6c>
  404714:	cmp	w2, #0x1
  404718:	b.eq	40476c <tigetstr@plt+0x20fc>  // b.none
  40471c:	cbz	w2, 40461c <tigetstr@plt+0x1fac>
  404720:	add	x21, x21, #0x1
  404724:	ldrb	w1, [x21]
  404728:	mov	x0, x21
  40472c:	cmp	w1, #0x24
  404730:	b.ne	40460c <tigetstr@plt+0x1f9c>  // b.any
  404734:	cbnz	w2, 404720 <tigetstr@plt+0x20b0>
  404738:	ldrb	w1, [x21, #1]
  40473c:	add	x0, x21, #0x1
  404740:	cmp	w1, #0x24
  404744:	b.eq	4047d0 <tigetstr@plt+0x2160>  // b.none
  404748:	cmp	w1, #0x3c
  40474c:	b.eq	404768 <tigetstr@plt+0x20f8>  // b.none
  404750:	cbz	w1, 40461c <tigetstr@plt+0x1fac>
  404754:	bl	403f38 <tigetstr@plt+0x18c8>
  404758:	ldrb	w1, [x0]
  40475c:	cmp	w1, #0x3e
  404760:	cinc	x0, x0, eq  // eq = none
  404764:	b	40461c <tigetstr@plt+0x1fac>
  404768:	mov	x21, x0
  40476c:	ldrb	w1, [x21, #1]
  404770:	add	x0, x21, #0x1
  404774:	cmp	w1, #0x24
  404778:	b.eq	404784 <tigetstr@plt+0x2114>  // b.none
  40477c:	cmp	w1, #0x3c
  404780:	b.ne	404750 <tigetstr@plt+0x20e0>  // b.any
  404784:	ldrb	w1, [x21, #2]
  404788:	add	x21, x21, #0x2
  40478c:	mov	x0, x21
  404790:	cmp	w1, #0x24
  404794:	b.eq	4047a0 <tigetstr@plt+0x2130>  // b.none
  404798:	cmp	w1, #0x3c
  40479c:	b.ne	404750 <tigetstr@plt+0x20e0>  // b.any
  4047a0:	add	x21, x21, #0x1
  4047a4:	mov	w2, #0x2                   	// #2
  4047a8:	b	404724 <tigetstr@plt+0x20b4>
  4047ac:	mov	x0, x20
  4047b0:	bl	4023c0 <_nc_visbuf@plt>
  4047b4:	adrp	x2, 40c000 <tigetstr@plt+0x9990>
  4047b8:	mov	x1, x0
  4047bc:	add	x0, x2, #0x408
  4047c0:	bl	4024d0 <_nc_warning@plt>
  4047c4:	ldp	x25, x26, [sp, #64]
  4047c8:	ldr	x27, [sp, #80]
  4047cc:	b	4046c0 <tigetstr@plt+0x2050>
  4047d0:	ldrb	w1, [x21, #2]
  4047d4:	add	x21, x21, #0x2
  4047d8:	mov	x0, x21
  4047dc:	cmp	w1, #0x24
  4047e0:	b.eq	4047f0 <tigetstr@plt+0x2180>  // b.none
  4047e4:	cmp	w1, #0x3c
  4047e8:	b.ne	404750 <tigetstr@plt+0x20e0>  // b.any
  4047ec:	b	40476c <tigetstr@plt+0x20fc>
  4047f0:	add	x21, x21, #0x1
  4047f4:	mov	w2, #0x1                   	// #1
  4047f8:	b	404724 <tigetstr@plt+0x20b4>
  4047fc:	nop
  404800:	stp	x29, x30, [sp, #-16]!
  404804:	mov	x29, sp
  404808:	bl	4021b0 <perror@plt>
  40480c:	mov	w0, #0x1                   	// #1
  404810:	bl	402190 <exit@plt>
  404814:	nop
  404818:	stp	x29, x30, [sp, #-32]!
  40481c:	mov	x29, sp
  404820:	stp	x19, x20, [sp, #16]
  404824:	mov	x19, x0
  404828:	bl	402470 <__ctype_b_loc@plt>
  40482c:	ldr	x20, [x0]
  404830:	b	404838 <tigetstr@plt+0x21c8>
  404834:	add	x19, x19, #0x1
  404838:	ldrb	w0, [x19]
  40483c:	ubfiz	x1, x0, #1, #8
  404840:	ldrh	w1, [x20, x1]
  404844:	tbnz	w1, #13, 404834 <tigetstr@plt+0x21c4>
  404848:	cbz	w0, 404894 <tigetstr@plt+0x2224>
  40484c:	mov	x0, x19
  404850:	bl	402360 <strdup@plt>
  404854:	mov	x19, x0
  404858:	cbz	x0, 4048a8 <tigetstr@plt+0x2238>
  40485c:	bl	402160 <strlen@plt>
  404860:	subs	x1, x0, #0x1
  404864:	b.ne	404878 <tigetstr@plt+0x2208>  // b.any
  404868:	b	404884 <tigetstr@plt+0x2214>
  40486c:	strb	wzr, [x19, x1]
  404870:	subs	x1, x1, #0x1
  404874:	b.eq	404884 <tigetstr@plt+0x2214>  // b.none
  404878:	ldrb	w0, [x19, x1]
  40487c:	ldrh	w0, [x20, x0, lsl #1]
  404880:	tbnz	w0, #13, 40486c <tigetstr@plt+0x21fc>
  404884:	mov	x0, x19
  404888:	ldp	x19, x20, [sp, #16]
  40488c:	ldp	x29, x30, [sp], #32
  404890:	ret
  404894:	mov	x19, #0x0                   	// #0
  404898:	mov	x0, x19
  40489c:	ldp	x19, x20, [sp, #16]
  4048a0:	ldp	x29, x30, [sp], #32
  4048a4:	ret
  4048a8:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  4048ac:	add	x0, x0, #0x458
  4048b0:	bl	404800 <tigetstr@plt+0x2190>
  4048b4:	nop
  4048b8:	stp	x29, x30, [sp, #-176]!
  4048bc:	mov	x29, sp
  4048c0:	stp	x19, x20, [sp, #16]
  4048c4:	bl	402360 <strdup@plt>
  4048c8:	add	x20, sp, #0x30
  4048cc:	mov	x19, x0
  4048d0:	mov	x1, x0
  4048d4:	mov	x2, x20
  4048d8:	mov	w0, #0x0                   	// #0
  4048dc:	bl	402620 <__xstat@plt>
  4048e0:	tbnz	w0, #31, 404920 <tigetstr@plt+0x22b0>
  4048e4:	ldr	w0, [sp, #64]
  4048e8:	and	w0, w0, #0xf000
  4048ec:	cmp	w0, #0x4, lsl #12
  4048f0:	b.ne	404904 <tigetstr@plt+0x2294>  // b.any
  4048f4:	mov	x0, x19
  4048f8:	mov	w1, #0x7                   	// #7
  4048fc:	bl	402410 <access@plt>
  404900:	cbz	w0, 404910 <tigetstr@plt+0x22a0>
  404904:	mov	x0, x19
  404908:	mov	x19, #0x0                   	// #0
  40490c:	bl	4024a0 <free@plt>
  404910:	mov	x0, x19
  404914:	ldp	x19, x20, [sp, #16]
  404918:	ldp	x29, x30, [sp], #176
  40491c:	ret
  404920:	mov	x0, x19
  404924:	bl	402170 <_nc_pathlast@plt>
  404928:	cbz	w0, 404904 <tigetstr@plt+0x2294>
  40492c:	str	x21, [sp, #32]
  404930:	mov	x2, x20
  404934:	mov	x1, x19
  404938:	add	x20, x19, w0, uxtw
  40493c:	ldrb	w21, [x19, w0, uxtw]
  404940:	strb	wzr, [x19, w0, uxtw]
  404944:	mov	w0, #0x0                   	// #0
  404948:	bl	402620 <__xstat@plt>
  40494c:	tbnz	w0, #31, 404960 <tigetstr@plt+0x22f0>
  404950:	ldr	w0, [sp, #64]
  404954:	and	w0, w0, #0xf000
  404958:	cmp	w0, #0x4, lsl #12
  40495c:	b.eq	404974 <tigetstr@plt+0x2304>  // b.none
  404960:	mov	x0, x19
  404964:	mov	x19, #0x0                   	// #0
  404968:	bl	4024a0 <free@plt>
  40496c:	ldr	x21, [sp, #32]
  404970:	b	404910 <tigetstr@plt+0x22a0>
  404974:	mov	x0, x19
  404978:	mov	w1, #0x7                   	// #7
  40497c:	bl	402410 <access@plt>
  404980:	cbnz	w0, 404960 <tigetstr@plt+0x22f0>
  404984:	strb	w21, [x20]
  404988:	ldr	x21, [sp, #32]
  40498c:	b	404910 <tigetstr@plt+0x22a0>
  404990:	stp	x29, x30, [sp, #-32]!
  404994:	adrp	x1, 40c000 <tigetstr@plt+0x9990>
  404998:	add	x1, x1, #0x460
  40499c:	mov	x29, sp
  4049a0:	stp	x19, x20, [sp, #16]
  4049a4:	mov	x19, x0
  4049a8:	mov	w0, #0x3f                  	// #63
  4049ac:	ldr	x2, [x1]
  4049b0:	str	x2, [x19]
  4049b4:	ldr	w1, [x1, #8]
  4049b8:	str	w1, [x19, #8]
  4049bc:	bl	4025e0 <umask@plt>
  4049c0:	mov	w20, w0
  4049c4:	mov	x0, x19
  4049c8:	mov	x19, #0x0                   	// #0
  4049cc:	bl	402550 <mkstemp@plt>
  4049d0:	tbnz	w0, #31, 4049e4 <tigetstr@plt+0x2374>
  4049d4:	adrp	x1, 40c000 <tigetstr@plt+0x9990>
  4049d8:	add	x1, x1, #0x470
  4049dc:	bl	402300 <fdopen@plt>
  4049e0:	mov	x19, x0
  4049e4:	mov	w0, w20
  4049e8:	bl	4025e0 <umask@plt>
  4049ec:	mov	x0, x19
  4049f0:	ldp	x19, x20, [sp, #16]
  4049f4:	ldp	x29, x30, [sp], #32
  4049f8:	ret
  4049fc:	nop
  404a00:	mov	x12, #0x1040                	// #4160
  404a04:	sub	sp, sp, x12
  404a08:	cmp	x2, #0x0
  404a0c:	stp	x29, x30, [sp]
  404a10:	mov	x29, sp
  404a14:	stp	x19, x20, [sp, #16]
  404a18:	stp	x21, x22, [sp, #32]
  404a1c:	mov	x22, x2
  404a20:	add	x2, sp, #0x40
  404a24:	str	x23, [sp, #48]
  404a28:	csel	x22, x2, x22, eq  // eq = none
  404a2c:	cbz	x0, 404b24 <tigetstr@plt+0x24b4>
  404a30:	mov	x20, x0
  404a34:	mov	x23, x1
  404a38:	mov	x0, x22
  404a3c:	bl	404990 <tigetstr@plt+0x2320>
  404a40:	mov	x21, x0
  404a44:	cbz	x0, 404b18 <tigetstr@plt+0x24a8>
  404a48:	mov	x0, x20
  404a4c:	bl	402500 <clearerr@plt>
  404a50:	b	404a70 <tigetstr@plt+0x2400>
  404a54:	mov	x0, x20
  404a58:	bl	402660 <ferror@plt>
  404a5c:	cbnz	w0, 404ae0 <tigetstr@plt+0x2470>
  404a60:	cbz	w19, 404ae8 <tigetstr@plt+0x2478>
  404a64:	mov	w0, w19
  404a68:	mov	x1, x21
  404a6c:	bl	402200 <fputc@plt>
  404a70:	mov	x0, x20
  404a74:	bl	4022d0 <fgetc@plt>
  404a78:	mov	w19, w0
  404a7c:	mov	x0, x20
  404a80:	bl	402420 <feof@plt>
  404a84:	cbz	w0, 404a54 <tigetstr@plt+0x23e4>
  404a88:	mov	x0, x20
  404a8c:	bl	402270 <fclose@plt>
  404a90:	adrp	x1, 40c000 <tigetstr@plt+0x9990>
  404a94:	add	x1, x1, #0x4c8
  404a98:	mov	x0, x22
  404a9c:	bl	402280 <fopen@plt>
  404aa0:	mov	x19, x0
  404aa4:	mov	x0, x21
  404aa8:	bl	402270 <fclose@plt>
  404aac:	mov	x0, x22
  404ab0:	bl	402360 <strdup@plt>
  404ab4:	adrp	x1, 423000 <tigetstr@plt+0x20990>
  404ab8:	mov	x2, x0
  404abc:	mov	x12, #0x1040                	// #4160
  404ac0:	mov	x0, x19
  404ac4:	str	x2, [x1, #744]
  404ac8:	ldp	x29, x30, [sp]
  404acc:	ldp	x19, x20, [sp, #16]
  404ad0:	ldp	x21, x22, [sp, #32]
  404ad4:	ldr	x23, [sp, #48]
  404ad8:	add	sp, sp, x12
  404adc:	ret
  404ae0:	mov	x0, x23
  404ae4:	bl	404800 <tigetstr@plt+0x2190>
  404ae8:	adrp	x2, 422000 <tigetstr@plt+0x1f990>
  404aec:	adrp	x0, 422000 <tigetstr@plt+0x1f990>
  404af0:	mov	x3, x23
  404af4:	adrp	x1, 40c000 <tigetstr@plt+0x9990>
  404af8:	ldr	x2, [x2, #3968]
  404afc:	add	x1, x1, #0x4a8
  404b00:	ldr	x0, [x0, #3856]
  404b04:	ldr	x2, [x2]
  404b08:	ldr	x0, [x0]
  404b0c:	bl	402630 <fprintf@plt>
  404b10:	mov	w0, #0x1                   	// #1
  404b14:	bl	402190 <exit@plt>
  404b18:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  404b1c:	add	x0, x0, #0x490
  404b20:	bl	404800 <tigetstr@plt+0x2190>
  404b24:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  404b28:	add	x0, x0, #0x478
  404b2c:	bl	404800 <tigetstr@plt+0x2190>
  404b30:	stp	x29, x30, [sp, #-48]!
  404b34:	mov	x29, sp
  404b38:	ldr	x2, [x0]
  404b3c:	stp	x19, x20, [sp, #16]
  404b40:	mov	x19, x0
  404b44:	mov	x20, x1
  404b48:	ldr	x0, [x2, #64]
  404b4c:	sub	x0, x0, #0x1
  404b50:	cmn	x0, #0x3
  404b54:	b.ls	404bb4 <tigetstr@plt+0x2544>  // b.plast
  404b58:	ldr	x0, [x2, #80]
  404b5c:	sub	x0, x0, #0x1
  404b60:	cmn	x0, #0x3
  404b64:	b.ls	404bd4 <tigetstr@plt+0x2564>  // b.plast
  404b68:	ldr	x0, [x2, #96]
  404b6c:	sub	x0, x0, #0x1
  404b70:	cmn	x0, #0x3
  404b74:	b.ls	404bf8 <tigetstr@plt+0x2588>  // b.plast
  404b78:	ldr	x0, [x2, #120]
  404b7c:	sub	x0, x0, #0x1
  404b80:	cmn	x0, #0x3
  404b84:	b.ls	404c1c <tigetstr@plt+0x25ac>  // b.plast
  404b88:	ldr	x0, [x2, #144]
  404b8c:	sub	x0, x0, #0x1
  404b90:	cmn	x0, #0x3
  404b94:	b.ls	404c40 <tigetstr@plt+0x25d0>  // b.plast
  404b98:	ldr	x0, [x2, #1016]
  404b9c:	sub	x0, x0, #0x1
  404ba0:	cmn	x0, #0x3
  404ba4:	b.ls	404c64 <tigetstr@plt+0x25f4>  // b.plast
  404ba8:	ldp	x19, x20, [sp, #16]
  404bac:	ldp	x29, x30, [sp], #48
  404bb0:	ret
  404bb4:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  404bb8:	add	x0, x0, #0x4d0
  404bbc:	bl	4024d0 <_nc_warning@plt>
  404bc0:	ldr	x2, [x19]
  404bc4:	ldr	x0, [x2, #80]
  404bc8:	sub	x0, x0, #0x1
  404bcc:	cmn	x0, #0x3
  404bd0:	b.hi	404b68 <tigetstr@plt+0x24f8>  // b.pmore
  404bd4:	mov	x1, x20
  404bd8:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  404bdc:	add	x0, x0, #0x4f8
  404be0:	bl	4024d0 <_nc_warning@plt>
  404be4:	ldr	x2, [x19]
  404be8:	ldr	x0, [x2, #96]
  404bec:	sub	x0, x0, #0x1
  404bf0:	cmn	x0, #0x3
  404bf4:	b.hi	404b78 <tigetstr@plt+0x2508>  // b.pmore
  404bf8:	mov	x1, x20
  404bfc:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  404c00:	add	x0, x0, #0x520
  404c04:	bl	4024d0 <_nc_warning@plt>
  404c08:	ldr	x2, [x19]
  404c0c:	ldr	x0, [x2, #120]
  404c10:	sub	x0, x0, #0x1
  404c14:	cmn	x0, #0x3
  404c18:	b.hi	404b88 <tigetstr@plt+0x2518>  // b.pmore
  404c1c:	mov	x1, x20
  404c20:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  404c24:	add	x0, x0, #0x540
  404c28:	bl	4024d0 <_nc_warning@plt>
  404c2c:	ldr	x2, [x19]
  404c30:	ldr	x0, [x2, #144]
  404c34:	sub	x0, x0, #0x1
  404c38:	cmn	x0, #0x3
  404c3c:	b.hi	404b98 <tigetstr@plt+0x2528>  // b.pmore
  404c40:	mov	x1, x20
  404c44:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  404c48:	add	x0, x0, #0x568
  404c4c:	bl	4024d0 <_nc_warning@plt>
  404c50:	ldr	x2, [x19]
  404c54:	ldr	x0, [x2, #1016]
  404c58:	sub	x0, x0, #0x1
  404c5c:	cmn	x0, #0x3
  404c60:	b.hi	404ba8 <tigetstr@plt+0x2538>  // b.pmore
  404c64:	str	x21, [sp, #32]
  404c68:	adrp	x21, 40c000 <tigetstr@plt+0x9990>
  404c6c:	add	x21, x21, #0x588
  404c70:	mov	x1, x20
  404c74:	mov	x0, x21
  404c78:	bl	4024d0 <_nc_warning@plt>
  404c7c:	ldr	x0, [x19]
  404c80:	ldr	x0, [x0, #1016]
  404c84:	sub	x0, x0, #0x1
  404c88:	cmn	x0, #0x3
  404c8c:	b.hi	404ca8 <tigetstr@plt+0x2638>  // b.pmore
  404c90:	mov	x1, x20
  404c94:	mov	x0, x21
  404c98:	ldp	x19, x20, [sp, #16]
  404c9c:	ldr	x21, [sp, #32]
  404ca0:	ldp	x29, x30, [sp], #48
  404ca4:	b	4024d0 <_nc_warning@plt>
  404ca8:	ldr	x21, [sp, #32]
  404cac:	b	404ba8 <tigetstr@plt+0x2538>
  404cb0:	stp	x29, x30, [sp, #-32]!
  404cb4:	mov	x29, sp
  404cb8:	str	x19, [sp, #16]
  404cbc:	mov	x19, x0
  404cc0:	ldrb	w0, [x0, #1]
  404cc4:	cmp	w0, #0x4f
  404cc8:	b.eq	404cdc <tigetstr@plt+0x266c>  // b.none
  404ccc:	mov	w0, #0x0                   	// #0
  404cd0:	ldr	x19, [sp, #16]
  404cd4:	ldp	x29, x30, [sp], #32
  404cd8:	ret
  404cdc:	add	x0, x19, #0x2
  404ce0:	bl	402160 <strlen@plt>
  404ce4:	mov	x1, x0
  404ce8:	mov	w0, #0x0                   	// #0
  404cec:	cmp	x1, #0x1
  404cf0:	b.ne	404cd0 <tigetstr@plt+0x2660>  // b.any
  404cf4:	ldrb	w0, [x19, #2]
  404cf8:	ldr	x19, [sp, #16]
  404cfc:	ldp	x29, x30, [sp], #32
  404d00:	ret
  404d04:	nop
  404d08:	stp	x29, x30, [sp, #-32]!
  404d0c:	sub	x2, x0, #0x1
  404d10:	cmn	x2, #0x3
  404d14:	mov	x29, sp
  404d18:	stp	x19, x20, [sp, #16]
  404d1c:	mov	x20, #0xffffffffffffffff    	// #-1
  404d20:	b.hi	404d34 <tigetstr@plt+0x26c4>  // b.pmore
  404d24:	ldrb	w1, [x0]
  404d28:	mov	x20, #0xffffffffffffffff    	// #-1
  404d2c:	cmp	w1, #0x1b
  404d30:	b.eq	404d44 <tigetstr@plt+0x26d4>  // b.none
  404d34:	mov	x0, x20
  404d38:	ldp	x19, x20, [sp, #16]
  404d3c:	ldp	x29, x30, [sp], #32
  404d40:	ret
  404d44:	bl	404cb0 <tigetstr@plt+0x2640>
  404d48:	ands	w1, w0, #0xff
  404d4c:	b.eq	404d34 <tigetstr@plt+0x26c4>  // b.none
  404d50:	adrp	x19, 40c000 <tigetstr@plt+0x9990>
  404d54:	add	x19, x19, #0x5a8
  404d58:	mov	x0, x19
  404d5c:	bl	4024e0 <strchr@plt>
  404d60:	cbz	x0, 404d34 <tigetstr@plt+0x26c4>
  404d64:	sub	x20, x0, x19
  404d68:	mov	x0, x20
  404d6c:	ldp	x19, x20, [sp, #16]
  404d70:	ldp	x29, x30, [sp], #32
  404d74:	ret
  404d78:	stp	x29, x30, [sp, #-48]!
  404d7c:	cmp	w0, #0x0
  404d80:	mov	x29, sp
  404d84:	stp	x19, x20, [sp, #16]
  404d88:	adrp	x19, 422000 <tigetstr@plt+0x1f990>
  404d8c:	mov	x20, x1
  404d90:	ldr	x19, [x19, #3856]
  404d94:	str	x21, [sp, #32]
  404d98:	ldr	x21, [x19]
  404d9c:	b.le	404dd8 <tigetstr@plt+0x2768>
  404da0:	bl	402380 <keyname@plt>
  404da4:	mov	x2, x0
  404da8:	adrp	x1, 40d000 <tigetstr@plt+0xa990>
  404dac:	mov	x0, x21
  404db0:	add	x1, x1, #0x2e8
  404db4:	bl	402630 <fprintf@plt>
  404db8:	ldr	x0, [x19]
  404dbc:	adrp	x1, 40c000 <tigetstr@plt+0x9990>
  404dc0:	ldr	x2, [x20]
  404dc4:	add	x1, x1, #0x5c0
  404dc8:	ldp	x19, x20, [sp, #16]
  404dcc:	ldr	x21, [sp, #32]
  404dd0:	ldp	x29, x30, [sp], #48
  404dd4:	b	402630 <fprintf@plt>
  404dd8:	mov	x0, x21
  404ddc:	adrp	x1, 40c000 <tigetstr@plt+0x9990>
  404de0:	ldr	x2, [x20]
  404de4:	add	x1, x1, #0x5d8
  404de8:	ldp	x19, x20, [sp, #16]
  404dec:	ldr	x21, [sp, #32]
  404df0:	ldp	x29, x30, [sp], #48
  404df4:	b	402630 <fprintf@plt>
  404df8:	ldrb	w2, [x0]
  404dfc:	cmp	w2, #0x75
  404e00:	b.eq	404e38 <tigetstr@plt+0x27c8>  // b.none
  404e04:	adrp	x1, 423000 <tigetstr@plt+0x20990>
  404e08:	cmp	w2, #0x6b
  404e0c:	cset	w2, ne  // ne = any
  404e10:	ldrb	w1, [x1, #752]
  404e14:	tst	w2, w1
  404e18:	b.eq	404e70 <tigetstr@plt+0x2800>  // b.none
  404e1c:	stp	x29, x30, [sp, #-16]!
  404e20:	mov	x29, sp
  404e24:	bl	402480 <_nc_find_user_entry@plt>
  404e28:	cbz	x0, 404e64 <tigetstr@plt+0x27f4>
  404e2c:	ldr	w0, [x0, #12]
  404e30:	ldp	x29, x30, [sp], #16
  404e34:	ret
  404e38:	ldrb	w3, [x0, #1]
  404e3c:	sub	w1, w3, #0x30
  404e40:	and	w1, w1, #0xff
  404e44:	cmp	w1, #0x9
  404e48:	b.hi	404e04 <tigetstr@plt+0x2794>  // b.pmore
  404e4c:	ldrb	w1, [x0, #2]
  404e50:	cbnz	w1, 404e04 <tigetstr@plt+0x2794>
  404e54:	cmp	w3, #0x36
  404e58:	cset	w0, eq  // eq = none
  404e5c:	lsl	w0, w0, #1
  404e60:	ret
  404e64:	mov	w0, #0xffffffff            	// #-1
  404e68:	ldp	x29, x30, [sp], #16
  404e6c:	ret
  404e70:	mov	w0, #0xffffffff            	// #-1
  404e74:	ret
  404e78:	stp	x29, x30, [sp, #-32]!
  404e7c:	mov	x29, sp
  404e80:	stp	x19, x20, [sp, #16]
  404e84:	mov	w20, w1
  404e88:	mov	x19, x0
  404e8c:	ldrb	w1, [x0]
  404e90:	cmp	w1, #0x6b
  404e94:	b.eq	404eac <tigetstr@plt+0x283c>  // b.none
  404e98:	bl	402480 <_nc_find_user_entry@plt>
  404e9c:	cbz	x0, 404eac <tigetstr@plt+0x283c>
  404ea0:	ldp	x19, x20, [sp, #16]
  404ea4:	ldp	x29, x30, [sp], #32
  404ea8:	ret
  404eac:	mov	w0, #0x0                   	// #0
  404eb0:	bl	402580 <_nc_get_hash_table@plt>
  404eb4:	mov	x1, x0
  404eb8:	mov	x0, x19
  404ebc:	bl	4025b0 <_nc_find_entry@plt>
  404ec0:	cbz	x0, 404f2c <tigetstr@plt+0x28bc>
  404ec4:	ldr	w0, [x0, #8]
  404ec8:	tbnz	w0, #31, 404f2c <tigetstr@plt+0x28bc>
  404ecc:	cmp	w20, #0x1
  404ed0:	b.eq	404f90 <tigetstr@plt+0x2920>  // b.none
  404ed4:	cmp	w20, #0x2
  404ed8:	adrp	x1, 40c000 <tigetstr@plt+0x9990>
  404edc:	adrp	x2, 40c000 <tigetstr@plt+0x9990>
  404ee0:	add	x1, x1, #0x600
  404ee4:	add	x2, x2, #0x5f8
  404ee8:	csel	x2, x2, x1, ne  // ne = any
  404eec:	cmp	w0, #0x1
  404ef0:	b.eq	404f9c <tigetstr@plt+0x292c>  // b.none
  404ef4:	cmp	w0, #0x2
  404ef8:	b.eq	404f70 <tigetstr@plt+0x2900>  // b.none
  404efc:	cmp	w0, #0x0
  404f00:	adrp	x3, 40c000 <tigetstr@plt+0x9990>
  404f04:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  404f08:	add	x3, x3, #0x608
  404f0c:	add	x0, x0, #0x5f8
  404f10:	csel	x3, x3, x0, ne  // ne = any
  404f14:	mov	x1, x19
  404f18:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  404f1c:	ldp	x19, x20, [sp, #16]
  404f20:	add	x0, x0, #0x610
  404f24:	ldp	x29, x30, [sp], #32
  404f28:	b	4024d0 <_nc_warning@plt>
  404f2c:	ldrb	w0, [x19]
  404f30:	cmp	w0, #0x6b
  404f34:	b.eq	404ea0 <tigetstr@plt+0x2830>  // b.none
  404f38:	cmp	w20, #0x1
  404f3c:	b.eq	404fa8 <tigetstr@plt+0x2938>  // b.none
  404f40:	cmp	w20, #0x2
  404f44:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  404f48:	adrp	x1, 40c000 <tigetstr@plt+0x9990>
  404f4c:	add	x0, x0, #0x600
  404f50:	add	x1, x1, #0x5f8
  404f54:	csel	x1, x1, x0, ne  // ne = any
  404f58:	mov	x2, x19
  404f5c:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  404f60:	ldp	x19, x20, [sp, #16]
  404f64:	add	x0, x0, #0x638
  404f68:	ldp	x29, x30, [sp], #32
  404f6c:	b	4024d0 <_nc_warning@plt>
  404f70:	mov	x1, x19
  404f74:	adrp	x3, 40c000 <tigetstr@plt+0x9990>
  404f78:	ldp	x19, x20, [sp, #16]
  404f7c:	add	x3, x3, #0x600
  404f80:	ldp	x29, x30, [sp], #32
  404f84:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  404f88:	add	x0, x0, #0x610
  404f8c:	b	4024d0 <_nc_warning@plt>
  404f90:	adrp	x2, 40c000 <tigetstr@plt+0x9990>
  404f94:	add	x2, x2, #0x5f0
  404f98:	b	404eec <tigetstr@plt+0x287c>
  404f9c:	adrp	x3, 40c000 <tigetstr@plt+0x9990>
  404fa0:	add	x3, x3, #0x5f0
  404fa4:	b	404f14 <tigetstr@plt+0x28a4>
  404fa8:	adrp	x1, 40c000 <tigetstr@plt+0x9990>
  404fac:	add	x1, x1, #0x5f0
  404fb0:	b	404f58 <tigetstr@plt+0x28e8>
  404fb4:	nop
  404fb8:	sub	sp, sp, #0x250
  404fbc:	stp	x29, x30, [sp]
  404fc0:	mov	x29, sp
  404fc4:	stp	x19, x20, [sp, #16]
  404fc8:	mov	x20, x0
  404fcc:	ldr	x19, [x0]
  404fd0:	stp	x23, x24, [sp, #48]
  404fd4:	stp	x21, x22, [sp, #32]
  404fd8:	ldr	x23, [x19, #1240]
  404fdc:	stp	x25, x26, [sp, #64]
  404fe0:	ldr	x22, [x19, #200]
  404fe4:	sub	x24, x23, #0x1
  404fe8:	cmn	x24, #0x3
  404fec:	sub	x0, x22, #0x1
  404ff0:	b.hi	405054 <tigetstr@plt+0x29e4>  // b.pmore
  404ff4:	cmn	x0, #0x3
  404ff8:	b.hi	40528c <tigetstr@plt+0x2c1c>  // b.pmore
  404ffc:	ldr	x21, [x19, #304]
  405000:	sub	x0, x21, #0x1
  405004:	cmn	x0, #0x3
  405008:	b.hi	405034 <tigetstr@plt+0x29c4>  // b.pmore
  40500c:	ldr	x22, [x19, #200]
  405010:	ldr	x23, [x19, #1240]
  405014:	sub	x0, x22, #0x1
  405018:	cmn	x0, #0x3
  40501c:	sub	x24, x23, #0x1
  405020:	b.ls	405064 <tigetstr@plt+0x29f4>  // b.plast
  405024:	mov	w26, #0x0                   	// #0
  405028:	mov	w19, #0x0                   	// #0
  40502c:	mov	w25, #0x0                   	// #0
  405030:	b	4050e0 <tigetstr@plt+0x2a70>
  405034:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  405038:	add	x0, x0, #0x690
  40503c:	bl	4024d0 <_nc_warning@plt>
  405040:	ldr	x19, [x20]
  405044:	ldr	x22, [x19, #200]
  405048:	ldr	x23, [x19, #1240]
  40504c:	sub	x0, x22, #0x1
  405050:	sub	x24, x23, #0x1
  405054:	cmn	x0, #0x3
  405058:	mov	w25, #0x0                   	// #0
  40505c:	ldr	x21, [x19, #304]
  405060:	b.hi	405098 <tigetstr@plt+0x2a28>  // b.pmore
  405064:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  405068:	mov	x1, x22
  40506c:	add	x0, x0, #0x6b8
  405070:	mov	w25, #0x2                   	// #2
  405074:	bl	402460 <strcmp@plt>
  405078:	cbz	w0, 405098 <tigetstr@plt+0x2a28>
  40507c:	ldrb	w1, [x22]
  405080:	mov	w0, #0xe                   	// #14
  405084:	subs	w0, w0, w1
  405088:	b.eq	4052b8 <tigetstr@plt+0x2c48>  // b.none
  40508c:	cmp	w0, #0x0
  405090:	cset	w25, eq  // eq = none
  405094:	nop
  405098:	sub	x0, x21, #0x1
  40509c:	cmn	x0, #0x3
  4050a0:	b.ls	4050d0 <tigetstr@plt+0x2a60>  // b.plast
  4050a4:	ldr	x20, [x19, #1168]
  4050a8:	sub	x0, x20, #0x1
  4050ac:	cmn	x0, #0x3
  4050b0:	b.ls	405174 <tigetstr@plt+0x2b04>  // b.plast
  4050b4:	ldp	x29, x30, [sp]
  4050b8:	ldp	x19, x20, [sp, #16]
  4050bc:	ldp	x21, x22, [sp, #32]
  4050c0:	ldp	x23, x24, [sp, #48]
  4050c4:	ldp	x25, x26, [sp, #64]
  4050c8:	add	sp, sp, #0x250
  4050cc:	ret
  4050d0:	cmp	w25, #0x0
  4050d4:	cset	w19, ne  // ne = any
  4050d8:	cmp	w25, #0x2
  4050dc:	cset	w26, eq  // eq = none
  4050e0:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  4050e4:	mov	x1, x21
  4050e8:	add	x0, x0, #0x6c0
  4050ec:	mov	w22, #0x2                   	// #2
  4050f0:	bl	402460 <strcmp@plt>
  4050f4:	cbz	w0, 405118 <tigetstr@plt+0x2aa8>
  4050f8:	ldrb	w1, [x21]
  4050fc:	mov	w0, #0xf                   	// #15
  405100:	subs	w0, w0, w1
  405104:	b.eq	4052cc <tigetstr@plt+0x2c5c>  // b.none
  405108:	cmp	w0, #0x0
  40510c:	mov	w26, #0x0                   	// #0
  405110:	csel	w19, w19, wzr, eq  // eq = none
  405114:	cset	w22, eq  // eq = none
  405118:	cmp	w22, w25
  40511c:	mov	w21, #0x0                   	// #0
  405120:	csel	w19, w19, wzr, ne  // ne = any
  405124:	cmn	x24, #0x3
  405128:	b.hi	405148 <tigetstr@plt+0x2ad8>  // b.pmore
  40512c:	mov	x1, x23
  405130:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  405134:	add	x0, x0, #0x6c8
  405138:	bl	402460 <strcmp@plt>
  40513c:	cmp	w0, #0x0
  405140:	cset	w21, eq  // eq = none
  405144:	lsl	w21, w21, #1
  405148:	cbz	w19, 405158 <tigetstr@plt+0x2ae8>
  40514c:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  405150:	add	x0, x0, #0x6d0
  405154:	bl	4024d0 <_nc_warning@plt>
  405158:	cbz	w26, 405268 <tigetstr@plt+0x2bf8>
  40515c:	cbnz	w21, 4052d8 <tigetstr@plt+0x2c68>
  405160:	ldr	x19, [x20]
  405164:	ldr	x20, [x19, #1168]
  405168:	sub	x0, x20, #0x1
  40516c:	cmn	x0, #0x3
  405170:	b.hi	4050b4 <tigetstr@plt+0x2a44>  // b.pmore
  405174:	add	x21, sp, #0x50
  405178:	mov	x2, #0x100                 	// #256
  40517c:	mov	x0, x21
  405180:	mov	w1, #0x0                   	// #0
  405184:	bl	4022f0 <memset@plt>
  405188:	ldrb	w19, [x20]
  40518c:	cbnz	w19, 4051a0 <tigetstr@plt+0x2b30>
  405190:	b	4051d8 <tigetstr@plt+0x2b68>
  405194:	strb	w0, [x21, w19, sxtw]
  405198:	ldrb	w19, [x20, #2]!
  40519c:	cbz	w19, 4052ec <tigetstr@plt+0x2c7c>
  4051a0:	ldrb	w0, [x20, #1]
  4051a4:	cbnz	w0, 405194 <tigetstr@plt+0x2b24>
  4051a8:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  4051ac:	add	x0, x0, #0x740
  4051b0:	bl	4024d0 <_nc_warning@plt>
  4051b4:	ldrb	w19, [sp, #188]
  4051b8:	ldrb	w0, [sp, #153]
  4051bc:	cbz	w0, 4051d8 <tigetstr@plt+0x2b68>
  4051c0:	ldrb	w0, [sp, #185]
  4051c4:	cbnz	w0, 4051d8 <tigetstr@plt+0x2b68>
  4051c8:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  4051cc:	add	x0, x0, #0x768
  4051d0:	bl	4024d0 <_nc_warning@plt>
  4051d4:	nop
  4051d8:	add	x1, sp, #0x150
  4051dc:	adrp	x2, 40c000 <tigetstr@plt+0x9990>
  4051e0:	mov	x4, x1
  4051e4:	add	x2, x2, #0x658
  4051e8:	mov	w0, #0x6d                  	// #109
  4051ec:	mov	w5, #0x6c                  	// #108
  4051f0:	b	405200 <tigetstr@plt+0x2b90>
  4051f4:	ldrb	w19, [x21, w0, sxtw]
  4051f8:	mov	w5, w0
  4051fc:	ldrb	w0, [x2, #1]
  405200:	mov	x3, x4
  405204:	cbnz	w19, 405210 <tigetstr@plt+0x2ba0>
  405208:	strb	w5, [x3], #1
  40520c:	mov	x4, x3
  405210:	add	x2, x2, #0x1
  405214:	cbnz	w0, 4051f4 <tigetstr@plt+0x2b84>
  405218:	strb	wzr, [x4]
  40521c:	ldrb	w0, [sp, #336]
  405220:	cbz	w0, 4050b4 <tigetstr@plt+0x2a44>
  405224:	mov	x0, #0x6d6c                	// #28012
  405228:	ldr	x2, [sp, #336]
  40522c:	movk	x0, #0x6a6b, lsl #16
  405230:	movk	x0, #0x7574, lsl #32
  405234:	movk	x0, #0x7776, lsl #48
  405238:	cmp	x2, x0
  40523c:	b.eq	4052f8 <tigetstr@plt+0x2c88>  // b.none
  405240:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  405244:	add	x0, x0, #0x798
  405248:	bl	4024d0 <_nc_warning@plt>
  40524c:	ldp	x29, x30, [sp]
  405250:	ldp	x19, x20, [sp, #16]
  405254:	ldp	x21, x22, [sp, #32]
  405258:	ldp	x23, x24, [sp, #48]
  40525c:	ldp	x25, x26, [sp, #64]
  405260:	add	sp, sp, #0x250
  405264:	ret
  405268:	cmp	w22, #0x1
  40526c:	ccmp	w25, #0x1, #0x0, eq  // eq = none
  405270:	ccmp	w21, #0x0, #0x0, eq  // eq = none
  405274:	b.ne	405160 <tigetstr@plt+0x2af0>  // b.any
  405278:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  40527c:	add	x0, x0, #0x718
  405280:	bl	4024d0 <_nc_warning@plt>
  405284:	ldr	x19, [x20]
  405288:	b	405164 <tigetstr@plt+0x2af4>
  40528c:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  405290:	add	x0, x0, #0x668
  405294:	bl	4024d0 <_nc_warning@plt>
  405298:	ldr	x19, [x20]
  40529c:	ldr	x23, [x19, #1240]
  4052a0:	sub	x24, x23, #0x1
  4052a4:	cmn	x24, #0x3
  4052a8:	b.ls	404ffc <tigetstr@plt+0x298c>  // b.plast
  4052ac:	ldr	x22, [x19, #200]
  4052b0:	sub	x0, x22, #0x1
  4052b4:	b	405054 <tigetstr@plt+0x29e4>
  4052b8:	ldrb	w0, [x22, #1]
  4052bc:	neg	w0, w0
  4052c0:	cmp	w0, #0x0
  4052c4:	cset	w25, eq  // eq = none
  4052c8:	b	405098 <tigetstr@plt+0x2a28>
  4052cc:	ldrb	w0, [x21, #1]
  4052d0:	neg	w0, w0
  4052d4:	b	405108 <tigetstr@plt+0x2a98>
  4052d8:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  4052dc:	add	x0, x0, #0x6f0
  4052e0:	bl	4024d0 <_nc_warning@plt>
  4052e4:	ldr	x19, [x20]
  4052e8:	b	4050a4 <tigetstr@plt+0x2a34>
  4052ec:	ldrb	w0, [sp, #153]
  4052f0:	ldrb	w19, [sp, #188]
  4052f4:	b	4051bc <tigetstr@plt+0x2b4c>
  4052f8:	ldr	w2, [sp, #344]
  4052fc:	mov	w0, #0x7871                	// #30833
  405300:	movk	w0, #0x6e, lsl #16
  405304:	cmp	w2, w0
  405308:	b.ne	405240 <tigetstr@plt+0x2bd0>  // b.any
  40530c:	b	4050b4 <tigetstr@plt+0x2a44>
  405310:	sub	sp, sp, #0x50
  405314:	cmp	w2, #0x7
  405318:	cset	x7, eq  // eq = none
  40531c:	cmp	w2, #0x6
  405320:	cset	x6, eq  // eq = none
  405324:	cmp	w2, #0x5
  405328:	stp	x29, x30, [sp, #16]
  40532c:	cset	x5, eq  // eq = none
  405330:	add	x29, sp, #0x10
  405334:	cmp	w2, #0x4
  405338:	cset	x11, eq  // eq = none
  40533c:	cmp	w2, #0x3
  405340:	stp	x21, x22, [sp, #48]
  405344:	adrp	x21, 422000 <tigetstr@plt+0x1f990>
  405348:	cset	x10, eq  // eq = none
  40534c:	cmp	w2, #0x2
  405350:	stp	x19, x20, [sp, #32]
  405354:	mov	w19, w2
  405358:	ldr	x8, [x21, #3992]
  40535c:	cset	x2, eq  // eq = none
  405360:	cmp	w19, #0x1
  405364:	stp	x23, x24, [sp, #64]
  405368:	cset	x9, eq  // eq = none
  40536c:	cmp	w19, #0x9
  405370:	mov	x22, x3
  405374:	cset	x12, eq  // eq = none
  405378:	cmp	w19, #0x8
  40537c:	ldr	x0, [x0, #1048]
  405380:	cset	x13, eq  // eq = none
  405384:	stp	x13, x12, [sp]
  405388:	mov	x23, x1
  40538c:	mov	x24, x4
  405390:	str	wzr, [x8]
  405394:	mov	x1, x9
  405398:	mov	x4, x11
  40539c:	mov	x3, x10
  4053a0:	bl	4022a0 <tparm@plt>
  4053a4:	mov	x20, x0
  4053a8:	sub	x1, x22, #0x1
  4053ac:	cmn	x1, #0x3
  4053b0:	cbz	x0, 40547c <tigetstr@plt+0x2e0c>
  4053b4:	b.ls	4053ec <tigetstr@plt+0x2d7c>  // b.plast
  4053b8:	mov	x1, x23
  4053bc:	bl	402540 <_nc_capcmp@plt>
  4053c0:	cbnz	w0, 405498 <tigetstr@plt+0x2e28>
  4053c4:	ldr	x21, [x21, #3992]
  4053c8:	ldr	w0, [x21]
  4053cc:	cbnz	w0, 405450 <tigetstr@plt+0x2de0>
  4053d0:	mov	x0, x20
  4053d4:	ldp	x29, x30, [sp, #16]
  4053d8:	ldp	x19, x20, [sp, #32]
  4053dc:	ldp	x21, x22, [sp, #48]
  4053e0:	ldp	x23, x24, [sp, #64]
  4053e4:	add	sp, sp, #0x50
  4053e8:	ret
  4053ec:	mov	x1, x0
  4053f0:	mov	x2, x22
  4053f4:	mov	w0, w19
  4053f8:	bl	404518 <tigetstr@plt+0x1ea8>
  4053fc:	tst	w0, #0xff
  405400:	b.ne	4053c4 <tigetstr@plt+0x2d54>  // b.any
  405404:	mov	x1, x22
  405408:	mov	w0, #0x1                   	// #1
  40540c:	bl	402650 <_nc_visbuf2@plt>
  405410:	mov	x22, x0
  405414:	mov	x1, x20
  405418:	mov	w0, #0x2                   	// #2
  40541c:	bl	402650 <_nc_visbuf2@plt>
  405420:	mov	x6, x0
  405424:	mov	x4, x22
  405428:	mov	w5, w19
  40542c:	mov	x3, x24
  405430:	mov	x1, x24
  405434:	mov	w2, w19
  405438:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  40543c:	add	x0, x0, #0x7c8
  405440:	bl	4024d0 <_nc_warning@plt>
  405444:	ldr	x21, [x21, #3992]
  405448:	ldr	w0, [x21]
  40544c:	cbz	w0, 4053d0 <tigetstr@plt+0x2d60>
  405450:	mov	w1, w19
  405454:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  405458:	add	x0, x0, #0x838
  40545c:	bl	4024d0 <_nc_warning@plt>
  405460:	mov	x0, x20
  405464:	ldp	x29, x30, [sp, #16]
  405468:	ldp	x19, x20, [sp, #32]
  40546c:	ldp	x21, x22, [sp, #48]
  405470:	ldp	x23, x24, [sp, #64]
  405474:	add	sp, sp, #0x50
  405478:	ret
  40547c:	b.hi	4053c4 <tigetstr@plt+0x2d54>  // b.pmore
  405480:	mov	x2, x24
  405484:	mov	w1, w19
  405488:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  40548c:	add	x0, x0, #0x818
  405490:	bl	4024d0 <_nc_warning@plt>
  405494:	b	4053c4 <tigetstr@plt+0x2d54>
  405498:	mov	x2, x24
  40549c:	mov	w1, w19
  4054a0:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  4054a4:	add	x0, x0, #0x7f8
  4054a8:	bl	4024d0 <_nc_warning@plt>
  4054ac:	b	4053c4 <tigetstr@plt+0x2d54>
  4054b0:	stp	x29, x30, [sp, #-48]!
  4054b4:	mov	x29, sp
  4054b8:	stp	x19, x20, [sp, #16]
  4054bc:	mov	x19, x1
  4054c0:	mov	x20, x0
  4054c4:	mov	x1, x2
  4054c8:	mov	w0, #0xffffffff            	// #-1
  4054cc:	mov	x2, x19
  4054d0:	str	x21, [sp, #32]
  4054d4:	mov	x21, x3
  4054d8:	bl	404518 <tigetstr@plt+0x1ea8>
  4054dc:	tst	w0, #0xff
  4054e0:	b.ne	4054fc <tigetstr@plt+0x2e8c>  // b.any
  4054e4:	mov	x2, x19
  4054e8:	mov	x1, x21
  4054ec:	mov	w0, #0xffffffff            	// #-1
  4054f0:	bl	404518 <tigetstr@plt+0x1ea8>
  4054f4:	tst	w0, #0xff
  4054f8:	b.eq	405518 <tigetstr@plt+0x2ea8>  // b.none
  4054fc:	mov	x1, x20
  405500:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  405504:	ldp	x19, x20, [sp, #16]
  405508:	add	x0, x0, #0x858
  40550c:	ldr	x21, [sp, #32]
  405510:	ldp	x29, x30, [sp], #48
  405514:	b	4024d0 <_nc_warning@plt>
  405518:	ldp	x19, x20, [sp, #16]
  40551c:	ldr	x21, [sp, #32]
  405520:	ldp	x29, x30, [sp], #48
  405524:	ret
  405528:	stp	x29, x30, [sp, #-96]!
  40552c:	cmp	w2, #0x0
  405530:	mov	x29, sp
  405534:	stp	x27, x28, [sp, #80]
  405538:	mov	w27, w2
  40553c:	sub	w2, w2, #0x1
  405540:	stp	x21, x22, [sp, #32]
  405544:	mov	w21, #0x1                   	// #1
  405548:	lsl	w21, w21, w2
  40554c:	mov	x28, x4
  405550:	csel	w21, w21, wzr, ne  // ne = any
  405554:	mov	x22, x3
  405558:	mov	w2, #0x0                   	// #0
  40555c:	stp	x23, x24, [sp, #48]
  405560:	mov	x23, x0
  405564:	mov	x24, x1
  405568:	mov	x0, x4
  40556c:	mov	w1, #0x0                   	// #0
  405570:	stp	x25, x26, [sp, #64]
  405574:	bl	402220 <tgoto@plt>
  405578:	mov	x25, x0
  40557c:	sub	x0, x0, #0x1
  405580:	cmn	x0, #0x3
  405584:	b.hi	4055a8 <tigetstr@plt+0x2f38>  // b.pmore
  405588:	stp	x19, x20, [sp, #16]
  40558c:	ldrb	w19, [x25]
  405590:	cmp	w19, #0x1b
  405594:	b.eq	4055c0 <tigetstr@plt+0x2f50>  // b.none
  405598:	cmp	w19, #0x9a
  40559c:	mov	x0, #0x1                   	// #1
  4055a0:	b.eq	4055d0 <tigetstr@plt+0x2f60>  // b.none
  4055a4:	ldp	x19, x20, [sp, #16]
  4055a8:	ldp	x21, x22, [sp, #32]
  4055ac:	ldp	x23, x24, [sp, #48]
  4055b0:	ldp	x25, x26, [sp, #64]
  4055b4:	ldp	x27, x28, [sp, #80]
  4055b8:	ldp	x29, x30, [sp], #96
  4055bc:	ret
  4055c0:	ldrb	w0, [x25, #1]
  4055c4:	cmp	w0, #0x5b
  4055c8:	b.ne	4055a4 <tigetstr@plt+0x2f34>  // b.any
  4055cc:	mov	x0, #0x2                   	// #2
  4055d0:	ldrb	w20, [x25, x0]
  4055d4:	add	x0, x25, x0
  4055d8:	add	x26, x0, #0x1
  4055dc:	cbz	w20, 405624 <tigetstr@plt+0x2fb4>
  4055e0:	bl	402470 <__ctype_b_loc@plt>
  4055e4:	ldr	x0, [x0]
  4055e8:	b	4055f4 <tigetstr@plt+0x2f84>
  4055ec:	ldrb	w20, [x26], #1
  4055f0:	cbz	w20, 405624 <tigetstr@plt+0x2fb4>
  4055f4:	ubfiz	x3, x20, #1, #8
  4055f8:	cmp	w20, #0x3b
  4055fc:	ldrh	w5, [x0, x3]
  405600:	and	w5, w5, #0x800
  405604:	ccmp	w5, #0x0, #0x0, ne  // ne = any
  405608:	b.ne	4055ec <tigetstr@plt+0x2f7c>  // b.any
  40560c:	cmp	w20, #0x6d
  405610:	b.ne	4055a4 <tigetstr@plt+0x2f34>  // b.any
  405614:	ldrb	w1, [x26]
  405618:	cbnz	w1, 4055a4 <tigetstr@plt+0x2f34>
  40561c:	ldrb	w20, [x26], #1
  405620:	cbnz	w20, 4055f4 <tigetstr@plt+0x2f84>
  405624:	ldr	x0, [x24]
  405628:	mov	w20, #0x1                   	// #1
  40562c:	ldr	x1, [x0, #2872]
  405630:	cmp	x28, x1
  405634:	b.eq	40565c <tigetstr@plt+0x2fec>  // b.none
  405638:	ldr	x1, [x0, #2880]
  40563c:	cmp	x28, x1
  405640:	b.eq	40565c <tigetstr@plt+0x2fec>  // b.none
  405644:	ldr	x1, [x0, #2416]
  405648:	cmp	x28, x1
  40564c:	b.eq	40565c <tigetstr@plt+0x2fec>  // b.none
  405650:	ldr	x0, [x0, #2424]
  405654:	cmp	x0, x28
  405658:	cset	w20, eq  // eq = none
  40565c:	cbz	w19, 4055a4 <tigetstr@plt+0x2f34>
  405660:	bl	402470 <__ctype_b_loc@plt>
  405664:	mov	w6, #0x0                   	// #0
  405668:	mov	w5, #0x0                   	// #0
  40566c:	mov	w1, #0x0                   	// #0
  405670:	mov	w2, #0x30                  	// #48
  405674:	ldr	x3, [x0]
  405678:	b	40568c <tigetstr@plt+0x301c>
  40567c:	add	w1, w19, w0, lsl #1
  405680:	add	w5, w5, #0x1
  405684:	ldrb	w19, [x25, #1]!
  405688:	cbz	w19, 4056c8 <tigetstr@plt+0x3058>
  40568c:	ubfiz	x4, x19, #1, #8
  405690:	add	w0, w1, w1, lsl #2
  405694:	sub	w19, w19, #0x30
  405698:	ldrh	w4, [x3, x4]
  40569c:	tbnz	w4, #11, 40567c <tigetstr@plt+0x300c>
  4056a0:	cbz	w5, 4056bc <tigetstr@plt+0x304c>
  4056a4:	cmp	w1, #0x26
  4056a8:	cbz	w20, 405728 <tigetstr@plt+0x30b8>
  4056ac:	ccmp	w1, w2, #0x4, ne  // ne = any
  4056b0:	mov	w5, #0x0                   	// #0
  4056b4:	b.ne	405728 <tigetstr@plt+0x30b8>  // b.any
  4056b8:	mov	w6, #0x2                   	// #2
  4056bc:	ldrb	w19, [x25, #1]!
  4056c0:	mov	w1, #0x0                   	// #0
  4056c4:	cbnz	w19, 40568c <tigetstr@plt+0x301c>
  4056c8:	cmp	w5, #0x0
  4056cc:	ccmp	w27, w1, #0x0, ne  // ne = any
  4056d0:	b.ne	4055a4 <tigetstr@plt+0x2f34>  // b.any
  4056d4:	cbz	w27, 4056ec <tigetstr@plt+0x307c>
  4056d8:	ldr	x0, [x23]
  4056dc:	ldr	w0, [x0, #60]
  4056e0:	tbnz	w0, #31, 4056ec <tigetstr@plt+0x307c>
  4056e4:	tst	w0, w21
  4056e8:	b.ne	4055a4 <tigetstr@plt+0x2f34>  // b.any
  4056ec:	adrp	x1, 40e000 <tigetstr@plt+0xb990>
  4056f0:	add	x1, x1, #0x90
  4056f4:	add	x1, x1, #0x6a8
  4056f8:	mov	w3, #0xb                   	// #11
  4056fc:	mov	x2, x22
  405700:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  405704:	ldp	x19, x20, [sp, #16]
  405708:	smaddl	x1, w27, w3, x1
  40570c:	ldp	x21, x22, [sp, #32]
  405710:	add	x0, x0, #0x878
  405714:	ldp	x23, x24, [sp, #48]
  405718:	ldp	x25, x26, [sp, #64]
  40571c:	ldp	x27, x28, [sp, #80]
  405720:	ldp	x29, x30, [sp], #96
  405724:	b	4024d0 <_nc_warning@plt>
  405728:	cmp	w6, #0x0
  40572c:	sub	w6, w6, #0x1
  405730:	ccmp	w27, w1, #0x0, le
  405734:	b.eq	4056d4 <tigetstr@plt+0x3064>  // b.none
  405738:	mov	w1, #0x0                   	// #0
  40573c:	mov	w5, #0x0                   	// #0
  405740:	b	405684 <tigetstr@plt+0x3014>
  405744:	nop
  405748:	sub	sp, sp, #0x150
  40574c:	stp	x29, x30, [sp, #16]
  405750:	add	x29, sp, #0x10
  405754:	stp	x19, x20, [sp, #32]
  405758:	mov	x19, x0
  40575c:	and	w0, w1, #0xff
  405760:	str	w0, [sp, #180]
  405764:	adrp	x0, 422000 <tigetstr@plt+0x1f990>
  405768:	stp	x21, x22, [sp, #48]
  40576c:	ldrh	w21, [x19, #60]
  405770:	ldr	x0, [x0, #3960]
  405774:	stp	x23, x24, [sp, #64]
  405778:	stp	x25, x26, [sp, #80]
  40577c:	ldr	w0, [x0]
  405780:	stp	x27, x28, [sp, #96]
  405784:	cmp	w0, #0x1
  405788:	b.ne	40673c <tigetstr@plt+0x40cc>  // b.any
  40578c:	adrp	x0, 423000 <tigetstr@plt+0x20990>
  405790:	str	x0, [sp, #144]
  405794:	add	x0, x0, #0x2e8
  405798:	ldrb	w0, [x0, #9]
  40579c:	cbz	w0, 40673c <tigetstr@plt+0x40cc>
  4057a0:	adrp	x0, 422000 <tigetstr@plt+0x1f990>
  4057a4:	add	x0, x0, #0xb98
  4057a8:	add	x0, x0, #0xa0
  4057ac:	str	x0, [sp, #184]
  4057b0:	mov	x20, #0x0                   	// #0
  4057b4:	cbz	w21, 4059f8 <tigetstr@plt+0x3388>
  4057b8:	ldr	x0, [x19, #32]
  4057bc:	mov	w24, w20
  4057c0:	ldr	x22, [x0, x20, lsl #3]
  4057c4:	sub	x0, x22, #0x1
  4057c8:	cmn	x0, #0x3
  4057cc:	b.hi	4059e8 <tigetstr@plt+0x3378>  // b.pmore
  4057d0:	str	w20, [sp, #136]
  4057d4:	cmp	w20, #0x19d
  4057d8:	b.ls	406b54 <tigetstr@plt+0x44e4>  // b.plast
  4057dc:	ldrh	w0, [x19, #66]
  4057e0:	ldrh	w1, [x19, #64]
  4057e4:	ldrh	w2, [x19, #62]
  4057e8:	sub	w21, w21, w0
  4057ec:	sub	w21, w20, w21
  4057f0:	add	w0, w1, w2
  4057f4:	ldr	x1, [x19, #48]
  4057f8:	add	w21, w21, w0
  4057fc:	ldr	x23, [x1, w21, sxtw #3]
  405800:	adrp	x0, 40e000 <tigetstr@plt+0xb990>
  405804:	add	x21, x0, #0x90
  405808:	mov	w25, #0x0                   	// #0
  40580c:	add	x21, x21, #0xa68
  405810:	b	405824 <tigetstr@plt+0x31b4>
  405814:	add	w25, w25, #0x1
  405818:	add	x21, x21, #0x10
  40581c:	cmp	w25, #0x40
  405820:	b.eq	406ecc <tigetstr@plt+0x485c>  // b.none
  405824:	mov	x1, x21
  405828:	mov	x0, x23
  40582c:	bl	402460 <strcmp@plt>
  405830:	cbnz	w0, 405814 <tigetstr@plt+0x31a4>
  405834:	ubfiz	x25, x25, #4, #32
  405838:	adrp	x0, 40e000 <tigetstr@plt+0xb990>
  40583c:	add	x0, x0, #0x90
  405840:	add	x25, x0, x25
  405844:	ldr	w0, [x25, #2676]
  405848:	str	w0, [sp, #120]
  40584c:	adrp	x1, 40c000 <tigetstr@plt+0x9990>
  405850:	mov	x0, x23
  405854:	add	x1, x1, #0x9a8
  405858:	bl	402460 <strcmp@plt>
  40585c:	cbnz	w0, 40587c <tigetstr@plt+0x320c>
  405860:	ldr	x1, [x19, #32]
  405864:	mov	w0, #0x2                   	// #2
  405868:	ldr	x1, [x1, #2760]
  40586c:	cmp	x1, #0x0
  405870:	ldr	w1, [sp, #120]
  405874:	csel	w0, w1, w0, ne  // ne = any
  405878:	str	w0, [sp, #120]
  40587c:	add	x21, sp, #0xd8
  405880:	mov	x0, x21
  405884:	add	x1, x21, #0x9
  405888:	strb	wzr, [x0], #1
  40588c:	cmp	x1, x0
  405890:	b.ne	405888 <tigetstr@plt+0x3218>  // b.any
  405894:	ldrb	w0, [x22]
  405898:	cbz	w0, 408214 <tigetstr@plt+0x5ba4>
  40589c:	mov	x27, x22
  4058a0:	mov	w25, #0x0                   	// #0
  4058a4:	mov	w26, #0x1                   	// #1
  4058a8:	cmp	w0, #0x25
  4058ac:	add	x1, x27, #0x1
  4058b0:	ldrb	w0, [x27, #1]
  4058b4:	b.eq	406afc <tigetstr@plt+0x448c>  // b.none
  4058b8:	mov	x27, x1
  4058bc:	cbnz	w0, 4058a8 <tigetstr@plt+0x3238>
  4058c0:	ldrb	w27, [sp, #216]
  4058c4:	cmp	w24, #0x19d
  4058c8:	b.hi	406dd4 <tigetstr@plt+0x4764>  // b.pmore
  4058cc:	ldr	w0, [sp, #120]
  4058d0:	cmp	w0, w25
  4058d4:	cset	w26, ne  // ne = any
  4058d8:	cbnz	w27, 406e0c <tigetstr@plt+0x479c>
  4058dc:	ldr	x0, [x19, #32]
  4058e0:	ldr	w1, [sp, #120]
  4058e4:	ldr	x0, [x0, #1048]
  4058e8:	cmp	w1, #0x0
  4058ec:	ccmp	x0, x22, #0x4, ge  // ge = tcont
  4058f0:	csel	w0, w26, wzr, ne  // ne = any
  4058f4:	cbnz	w0, 406e38 <tigetstr@plt+0x47c8>
  4058f8:	add	x1, sp, #0x100
  4058fc:	add	x2, sp, #0xd0
  405900:	mov	x0, x22
  405904:	bl	402310 <_nc_tparm_analyze@plt>
  405908:	ldr	w1, [sp, #208]
  40590c:	cmp	w1, w0
  405910:	csel	w21, w1, w0, ge  // ge = tcont
  405914:	ldr	w0, [sp, #120]
  405918:	cmp	w21, w25
  40591c:	ccmp	w21, w0, #0x4, ne  // ne = any
  405920:	b.ne	4074fc <tigetstr@plt+0x4e8c>  // b.any
  405924:	cmp	w24, #0x19d
  405928:	b.ls	406c00 <tigetstr@plt+0x4590>  // b.plast
  40592c:	ldrh	w3, [x19, #66]
  405930:	ldrh	w0, [x19, #60]
  405934:	ldrh	w2, [x19, #62]
  405938:	sub	w0, w0, w3
  40593c:	ldrh	w1, [x19, #64]
  405940:	ldr	w3, [sp, #136]
  405944:	add	w1, w1, w2
  405948:	sub	w0, w3, w0
  40594c:	ldr	x2, [x19, #48]
  405950:	add	w0, w0, w1
  405954:	ldr	x23, [x2, w0, sxtw #3]
  405958:	ldrb	w0, [x22]
  40595c:	cbz	w0, 406b90 <tigetstr@plt+0x4520>
  405960:	mov	x26, x22
  405964:	add	x1, sp, #0xd8
  405968:	mov	x21, #0x0                   	// #0
  40596c:	mov	x25, #0x0                   	// #0
  405970:	str	x1, [sp, #160]
  405974:	nop
  405978:	cmp	w0, #0x24
  40597c:	ldrb	w0, [x26, #1]
  405980:	b.eq	406664 <tigetstr@plt+0x3ff4>  // b.none
  405984:	add	x26, x26, #0x1
  405988:	cbnz	w0, 405978 <tigetstr@plt+0x3308>
  40598c:	adrp	x1, 40c000 <tigetstr@plt+0x9990>
  405990:	mov	x0, x23
  405994:	add	x1, x1, #0xbc8
  405998:	bl	402460 <strcmp@plt>
  40599c:	cbz	w0, 4059b4 <tigetstr@plt+0x3344>
  4059a0:	adrp	x1, 40c000 <tigetstr@plt+0x9990>
  4059a4:	mov	x0, x23
  4059a8:	add	x1, x1, #0xbd0
  4059ac:	bl	402460 <strcmp@plt>
  4059b0:	cbnz	w0, 4059d8 <tigetstr@plt+0x3368>
  4059b4:	cbz	x25, 406bb8 <tigetstr@plt+0x4548>
  4059b8:	cmp	x22, x25
  4059bc:	b.eq	4059c8 <tigetstr@plt+0x3358>  // b.none
  4059c0:	ldrb	w0, [x21]
  4059c4:	cbnz	w0, 4059d8 <tigetstr@plt+0x3368>
  4059c8:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  4059cc:	mov	x1, x23
  4059d0:	add	x0, x0, #0xbd8
  4059d4:	bl	4024d0 <_nc_warning@plt>
  4059d8:	ldr	x0, [sp, #144]
  4059dc:	add	x0, x0, #0x2e8
  4059e0:	ldrb	w23, [x0, #9]
  4059e4:	cbnz	w23, 406c14 <tigetstr@plt+0x45a4>
  4059e8:	ldrh	w21, [x19, #60]
  4059ec:	add	x20, x20, #0x1
  4059f0:	cmp	w21, w20
  4059f4:	b.hi	4057b8 <tigetstr@plt+0x3148>  // b.pmore
  4059f8:	ldrh	w1, [x19, #56]
  4059fc:	adrp	x21, 422000 <tigetstr@plt+0x1f990>
  405a00:	mov	w20, #0x2c                  	// #44
  405a04:	mov	w0, w20
  405a08:	ldr	x21, [x21, #4000]
  405a0c:	cmp	w1, w20
  405a10:	b.gt	405a48 <tigetstr@plt+0x33d8>
  405a14:	b	405a70 <tigetstr@plt+0x3400>
  405a18:	ldrh	w3, [x19, #62]
  405a1c:	add	w20, w20, #0x1
  405a20:	ldr	x2, [x19, #48]
  405a24:	sub	w1, w1, w3
  405a28:	sub	w0, w0, w1
  405a2c:	mov	w1, #0x0                   	// #0
  405a30:	ldr	x0, [x2, w0, sxtw #3]
  405a34:	bl	404e78 <tigetstr@plt+0x2808>
  405a38:	ldrh	w1, [x19, #56]
  405a3c:	mov	w0, w20
  405a40:	cmp	w1, w20
  405a44:	b.le	405a70 <tigetstr@plt+0x3400>
  405a48:	cmp	w0, #0x2b
  405a4c:	b.gt	405a18 <tigetstr@plt+0x33a8>
  405a50:	ldr	x0, [x21, w0, sxtw #3]
  405a54:	mov	w1, #0x0                   	// #0
  405a58:	add	w20, w20, #0x1
  405a5c:	bl	404e78 <tigetstr@plt+0x2808>
  405a60:	ldrh	w1, [x19, #56]
  405a64:	mov	w0, w20
  405a68:	cmp	w1, w20
  405a6c:	b.gt	405a48 <tigetstr@plt+0x33d8>
  405a70:	ldrh	w1, [x19, #58]
  405a74:	adrp	x21, 422000 <tigetstr@plt+0x1f990>
  405a78:	mov	w20, #0x27                  	// #39
  405a7c:	mov	w0, w20
  405a80:	ldr	x21, [x21, #4000]
  405a84:	cmp	w1, w20
  405a88:	b.gt	405ac8 <tigetstr@plt+0x3458>
  405a8c:	b	405af0 <tigetstr@plt+0x3480>
  405a90:	ldrh	w3, [x19, #64]
  405a94:	add	w20, w20, #0x1
  405a98:	ldrh	w2, [x19, #62]
  405a9c:	sub	w1, w1, w3
  405aa0:	sub	w0, w0, w1
  405aa4:	ldr	x1, [x19, #48]
  405aa8:	add	w0, w0, w2
  405aac:	ldr	x0, [x1, w0, sxtw #3]
  405ab0:	mov	w1, #0x1                   	// #1
  405ab4:	bl	404e78 <tigetstr@plt+0x2808>
  405ab8:	ldrh	w1, [x19, #58]
  405abc:	mov	w0, w20
  405ac0:	cmp	w1, w20
  405ac4:	b.le	405af0 <tigetstr@plt+0x3480>
  405ac8:	cmp	w0, #0x26
  405acc:	b.gt	405a90 <tigetstr@plt+0x3420>
  405ad0:	ldr	x0, [x21, w0, sxtw #3]
  405ad4:	mov	w1, #0x1                   	// #1
  405ad8:	add	w20, w20, #0x1
  405adc:	bl	404e78 <tigetstr@plt+0x2808>
  405ae0:	ldrh	w1, [x19, #58]
  405ae4:	mov	w0, w20
  405ae8:	cmp	w1, w20
  405aec:	b.gt	405ac8 <tigetstr@plt+0x3458>
  405af0:	ldrh	w1, [x19, #60]
  405af4:	adrp	x21, 422000 <tigetstr@plt+0x1f990>
  405af8:	mov	w20, #0x19e                 	// #414
  405afc:	mov	w0, w20
  405b00:	ldr	x21, [x21, #4000]
  405b04:	cmp	w1, w20
  405b08:	b.gt	405b50 <tigetstr@plt+0x34e0>
  405b0c:	b	405b78 <tigetstr@plt+0x3508>
  405b10:	ldrh	w4, [x19, #66]
  405b14:	add	w20, w20, #0x1
  405b18:	ldrh	w2, [x19, #64]
  405b1c:	ldrh	w3, [x19, #62]
  405b20:	sub	w1, w1, w4
  405b24:	sub	w0, w0, w1
  405b28:	add	w1, w2, w3
  405b2c:	ldr	x2, [x19, #48]
  405b30:	add	w0, w0, w1
  405b34:	mov	w1, #0x2                   	// #2
  405b38:	ldr	x0, [x2, w0, sxtw #3]
  405b3c:	bl	404e78 <tigetstr@plt+0x2808>
  405b40:	ldrh	w1, [x19, #60]
  405b44:	mov	w0, w20
  405b48:	cmp	w1, w20
  405b4c:	b.le	405b78 <tigetstr@plt+0x3508>
  405b50:	cmp	w0, #0x19d
  405b54:	b.gt	405b10 <tigetstr@plt+0x34a0>
  405b58:	ldr	x0, [x21, w0, sxtw #3]
  405b5c:	mov	w1, #0x2                   	// #2
  405b60:	add	w20, w20, #0x1
  405b64:	bl	404e78 <tigetstr@plt+0x2808>
  405b68:	ldrh	w1, [x19, #60]
  405b6c:	mov	w0, w20
  405b70:	cmp	w1, w20
  405b74:	b.gt	405b50 <tigetstr@plt+0x34e0>
  405b78:	add	x20, x19, #0x20
  405b7c:	mov	x0, x20
  405b80:	bl	404fb8 <tigetstr@plt+0x2948>
  405b84:	ldr	x0, [x19, #24]
  405b88:	ldp	w1, w2, [x0, #52]
  405b8c:	cmp	w1, #0x0
  405b90:	cset	w3, gt
  405b94:	cmp	w2, #0x0
  405b98:	cset	w0, gt
  405b9c:	cmp	w3, w0
  405ba0:	b.ne	406fc8 <tigetstr@plt+0x4958>  // b.any
  405ba4:	ldr	x25, [x19, #32]
  405ba8:	cmp	w1, w2
  405bac:	mov	x3, x25
  405bb0:	b.le	405bbc <tigetstr@plt+0x354c>
  405bb4:	ldr	x0, [x25, #2400]
  405bb8:	cbz	x0, 406fc8 <tigetstr@plt+0x4958>
  405bbc:	ldr	x1, [x25, #2424]
  405bc0:	ldr	x0, [x25, #2416]
  405bc4:	sub	x1, x1, #0x1
  405bc8:	cmn	x1, #0x3
  405bcc:	sub	x0, x0, #0x1
  405bd0:	b.ls	40700c <tigetstr@plt+0x499c>  // b.plast
  405bd4:	cmn	x0, #0x3
  405bd8:	b.ls	4078dc <tigetstr@plt+0x526c>  // b.plast
  405bdc:	ldr	x1, [x25, #2880]
  405be0:	ldr	x0, [x25, #2872]
  405be4:	sub	x1, x1, #0x1
  405be8:	cmn	x1, #0x3
  405bec:	sub	x0, x0, #0x1
  405bf0:	b.hi	407030 <tigetstr@plt+0x49c0>  // b.pmore
  405bf4:	cmn	x0, #0x3
  405bf8:	b.hi	4078f4 <tigetstr@plt+0x5284>  // b.pmore
  405bfc:	mov	x3, x25
  405c00:	ldr	x1, [x25, #2400]
  405c04:	ldr	x0, [x25, #2408]
  405c08:	sub	x1, x1, #0x1
  405c0c:	cmn	x1, #0x3
  405c10:	sub	x0, x0, #0x1
  405c14:	b.hi	4074a4 <tigetstr@plt+0x4e34>  // b.pmore
  405c18:	cmn	x0, #0x3
  405c1c:	b.hi	407800 <tigetstr@plt+0x5190>  // b.pmore
  405c20:	mov	x3, x25
  405c24:	ldr	x0, [x3, #2416]
  405c28:	sub	x1, x0, #0x1
  405c2c:	cmn	x1, #0x3
  405c30:	b.hi	405c44 <tigetstr@plt+0x35d4>  // b.pmore
  405c34:	ldr	x1, [x3, #2872]
  405c38:	sub	x2, x1, #0x1
  405c3c:	cmn	x2, #0x3
  405c40:	b.ls	407f10 <tigetstr@plt+0x58a0>  // b.plast
  405c44:	ldr	x0, [x3, #2424]
  405c48:	sub	x1, x0, #0x1
  405c4c:	cmn	x1, #0x3
  405c50:	b.hi	405c64 <tigetstr@plt+0x35f4>  // b.pmore
  405c54:	ldr	x1, [x3, #2880]
  405c58:	sub	x2, x1, #0x1
  405c5c:	cmn	x2, #0x3
  405c60:	b.ls	407ef4 <tigetstr@plt+0x5884>  // b.plast
  405c64:	ldr	x0, [x19, #24]
  405c68:	ldr	w1, [x0, #52]
  405c6c:	tbnz	w1, #31, 405cb8 <tigetstr@plt+0x3648>
  405c70:	ldr	w0, [x0, #56]
  405c74:	tbnz	w0, #31, 405cb8 <tigetstr@plt+0x3648>
  405c78:	ldr	x0, [x3, #2416]
  405c7c:	sub	x0, x0, #0x1
  405c80:	cmn	x0, #0x3
  405c84:	b.hi	407118 <tigetstr@plt+0x4aa8>  // b.pmore
  405c88:	ldr	x0, [x3, #2424]
  405c8c:	sub	x0, x0, #0x1
  405c90:	cmn	x0, #0x3
  405c94:	b.hi	407118 <tigetstr@plt+0x4aa8>  // b.pmore
  405c98:	ldr	x0, [x3, #2376]
  405c9c:	sub	x0, x0, #0x1
  405ca0:	cmn	x0, #0x3
  405ca4:	b.ls	405cb8 <tigetstr@plt+0x3648>  // b.plast
  405ca8:	ldr	x0, [x3, #2384]
  405cac:	sub	x0, x0, #0x1
  405cb0:	cmn	x0, #0x3
  405cb4:	b.hi	4083c8 <tigetstr@plt+0x5d58>  // b.pmore
  405cb8:	ldr	x1, [x19, #16]
  405cbc:	ldr	x0, [x3, #2400]
  405cc0:	ldrb	w1, [x1, #27]
  405cc4:	sub	x0, x0, #0x1
  405cc8:	cmn	x0, #0x3
  405ccc:	cbz	w1, 4073ec <tigetstr@plt+0x4d7c>
  405cd0:	b.ls	405ce4 <tigetstr@plt+0x3674>  // b.plast
  405cd4:	ldr	x0, [x3, #2392]
  405cd8:	sub	x0, x0, #0x1
  405cdc:	cmn	x0, #0x3
  405ce0:	b.hi	407b88 <tigetstr@plt+0x5518>  // b.pmore
  405ce4:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  405ce8:	add	x0, x0, #0xfd0
  405cec:	bl	402670 <tigetstr@plt>
  405cf0:	sub	x1, x0, #0x1
  405cf4:	mov	x21, x0
  405cf8:	cmn	x1, #0x3
  405cfc:	b.ls	407428 <tigetstr@plt+0x4db8>  // b.plast
  405d00:	ldr	x0, [x19, #16]
  405d04:	ldrb	w1, [x0, #7]
  405d08:	cbnz	w1, 40748c <tigetstr@plt+0x4e1c>
  405d0c:	ldrb	w0, [x0, #6]
  405d10:	cbnz	w0, 4077b4 <tigetstr@plt+0x5144>
  405d14:	ldr	x0, [x19]
  405d18:	mov	w1, #0x2b                  	// #43
  405d1c:	bl	4024e0 <strchr@plt>
  405d20:	ldr	x23, [x19, #32]
  405d24:	cbz	x0, 4080bc <tigetstr@plt+0x5a4c>
  405d28:	ldr	x0, [x23, #880]
  405d2c:	sub	x0, x0, #0x1
  405d30:	cmn	x0, #0x3
  405d34:	b.hi	407384 <tigetstr@plt+0x4d14>  // b.pmore
  405d38:	ldr	x0, [x23, #424]
  405d3c:	sub	x0, x0, #0x1
  405d40:	cmn	x0, #0x3
  405d44:	b.hi	407f78 <tigetstr@plt+0x5908>  // b.pmore
  405d48:	ldr	x0, [x23, #848]
  405d4c:	sub	x0, x0, #0x1
  405d50:	cmn	x0, #0x3
  405d54:	b.hi	4073d8 <tigetstr@plt+0x4d68>  // b.pmore
  405d58:	ldr	x0, [x23, #176]
  405d5c:	sub	x0, x0, #0x1
  405d60:	cmn	x0, #0x3
  405d64:	b.hi	4073a4 <tigetstr@plt+0x4d34>  // b.pmore
  405d68:	ldr	x0, [x23, #856]
  405d6c:	sub	x0, x0, #0x1
  405d70:	cmn	x0, #0x3
  405d74:	b.hi	405d88 <tigetstr@plt+0x3718>  // b.pmore
  405d78:	ldr	x0, [x23, #88]
  405d7c:	sub	x0, x0, #0x1
  405d80:	cmn	x0, #0x3
  405d84:	b.hi	407f2c <tigetstr@plt+0x58bc>  // b.pmore
  405d88:	ldr	x0, [x23, #912]
  405d8c:	sub	x0, x0, #0x1
  405d90:	cmn	x0, #0x3
  405d94:	b.hi	405da8 <tigetstr@plt+0x3738>  // b.pmore
  405d98:	ldr	x0, [x23, #152]
  405d9c:	sub	x0, x0, #0x1
  405da0:	cmn	x0, #0x3
  405da4:	b.hi	407d58 <tigetstr@plt+0x56e8>  // b.pmore
  405da8:	ldr	x0, [x23, #888]
  405dac:	sub	x0, x0, #0x1
  405db0:	cmn	x0, #0x3
  405db4:	b.hi	405dc8 <tigetstr@plt+0x3758>  // b.pmore
  405db8:	ldr	x0, [x23, #112]
  405dbc:	sub	x0, x0, #0x1
  405dc0:	cmn	x0, #0x3
  405dc4:	b.hi	407d44 <tigetstr@plt+0x56d4>  // b.pmore
  405dc8:	ldr	x2, [x23, #896]
  405dcc:	sub	x1, x2, #0x1
  405dd0:	cmn	x1, #0x3
  405dd4:	b.hi	405de8 <tigetstr@plt+0x3778>  // b.pmore
  405dd8:	ldr	x0, [x23, #136]
  405ddc:	sub	x0, x0, #0x1
  405de0:	cmn	x0, #0x3
  405de4:	b.hi	407d28 <tigetstr@plt+0x56b8>  // b.pmore
  405de8:	ldr	x3, [x23, #856]
  405dec:	mov	w0, #0x0                   	// #0
  405df0:	sub	x5, x3, #0x1
  405df4:	cmn	x5, #0x3
  405df8:	b.hi	405e04 <tigetstr@plt+0x3794>  // b.pmore
  405dfc:	mov	w0, #0x1                   	// #1
  405e00:	str	x3, [sp, #256]
  405e04:	ldr	x4, [x23, #912]
  405e08:	sub	x3, x4, #0x1
  405e0c:	cmn	x3, #0x3
  405e10:	b.hi	405e20 <tigetstr@plt+0x37b0>  // b.pmore
  405e14:	add	x28, sp, #0x100
  405e18:	str	x4, [x28, w0, sxtw #3]
  405e1c:	add	w0, w0, #0x1
  405e20:	ldr	x4, [x23, #888]
  405e24:	sub	x6, x4, #0x1
  405e28:	cmn	x6, #0x3
  405e2c:	b.hi	407330 <tigetstr@plt+0x4cc0>  // b.pmore
  405e30:	add	x28, sp, #0x100
  405e34:	cmn	x1, #0x3
  405e38:	add	w1, w0, #0x1
  405e3c:	str	x4, [x28, w0, sxtw #3]
  405e40:	b.hi	407340 <tigetstr@plt+0x4cd0>  // b.pmore
  405e44:	str	x2, [x28, w1, sxtw #3]
  405e48:	cmp	w0, #0x2
  405e4c:	b.ne	407340 <tigetstr@plt+0x4cd0>  // b.any
  405e50:	mov	x0, x28
  405e54:	bl	404278 <tigetstr@plt+0x1c08>
  405e58:	ldr	x23, [x19, #32]
  405e5c:	mov	w1, #0x0                   	// #0
  405e60:	ldr	x2, [x23, #88]
  405e64:	sub	x25, x2, #0x1
  405e68:	cmn	x25, #0x3
  405e6c:	b.hi	405e78 <tigetstr@plt+0x3808>  // b.pmore
  405e70:	mov	w1, #0x1                   	// #1
  405e74:	str	x2, [sp, #256]
  405e78:	ldr	x0, [x23, #152]
  405e7c:	sub	x21, x0, #0x1
  405e80:	cmn	x21, #0x3
  405e84:	b.hi	405e94 <tigetstr@plt+0x3824>  // b.pmore
  405e88:	add	x28, sp, #0x100
  405e8c:	str	x0, [x28, w1, sxtw #3]
  405e90:	add	w1, w1, #0x1
  405e94:	ldr	x3, [x23, #112]
  405e98:	ldr	x24, [x23, #136]
  405e9c:	sub	x4, x3, #0x1
  405ea0:	cmn	x4, #0x3
  405ea4:	sub	x26, x24, #0x1
  405ea8:	b.hi	407294 <tigetstr@plt+0x4c24>  // b.pmore
  405eac:	add	x28, sp, #0x100
  405eb0:	cmn	x26, #0x3
  405eb4:	str	x3, [x28, w1, sxtw #3]
  405eb8:	b.hi	408228 <tigetstr@plt+0x5bb8>  // b.pmore
  405ebc:	add	w5, w1, #0x1
  405ec0:	cmp	w1, #0x2
  405ec4:	str	x24, [x28, w5, sxtw #3]
  405ec8:	b.ne	408228 <tigetstr@plt+0x5bb8>  // b.any
  405ecc:	mov	x0, x28
  405ed0:	bl	404278 <tigetstr@plt+0x1c08>
  405ed4:	ldr	x23, [x19, #32]
  405ed8:	ldr	x22, [x23, #1112]
  405edc:	ldr	x21, [x23, #1120]
  405ee0:	sub	x0, x22, #0x1
  405ee4:	cmn	x0, #0x3
  405ee8:	sub	x0, x21, #0x1
  405eec:	b.hi	4074c0 <tigetstr@plt+0x4e50>  // b.pmore
  405ef0:	cmn	x0, #0x3
  405ef4:	b.hi	405f08 <tigetstr@plt+0x3898>  // b.pmore
  405ef8:	ldr	x25, [x23, #1128]
  405efc:	sub	x0, x25, #0x1
  405f00:	cmn	x0, #0x3
  405f04:	b.ls	40796c <tigetstr@plt+0x52fc>  // b.plast
  405f08:	mov	x0, x22
  405f0c:	strb	wzr, [sp, #256]
  405f10:	bl	404d08 <tigetstr@plt+0x2698>
  405f14:	tbnz	x0, #63, 405f44 <tigetstr@plt+0x38d4>
  405f18:	add	x21, sp, #0x100
  405f1c:	mov	x0, x21
  405f20:	bl	402160 <strlen@plt>
  405f24:	adrp	x1, 40d000 <tigetstr@plt+0xa990>
  405f28:	add	x1, x1, #0x2a0
  405f2c:	add	x2, x21, x0
  405f30:	ldr	w3, [x1]
  405f34:	str	w3, [x21, x0]
  405f38:	ldrb	w0, [x1, #4]
  405f3c:	strb	w0, [x2, #4]
  405f40:	ldr	x21, [x23, #1120]
  405f44:	mov	x0, x21
  405f48:	bl	404d08 <tigetstr@plt+0x2698>
  405f4c:	tbnz	x0, #63, 405f78 <tigetstr@plt+0x3908>
  405f50:	add	x21, sp, #0x100
  405f54:	mov	x0, x21
  405f58:	bl	402160 <strlen@plt>
  405f5c:	adrp	x1, 40d000 <tigetstr@plt+0xa990>
  405f60:	add	x1, x1, #0x2a8
  405f64:	add	x2, x21, x0
  405f68:	ldr	w3, [x1]
  405f6c:	str	w3, [x21, x0]
  405f70:	ldrb	w0, [x1, #4]
  405f74:	strb	w0, [x2, #4]
  405f78:	ldr	x0, [x23, #1128]
  405f7c:	bl	404d08 <tigetstr@plt+0x2698>
  405f80:	tbnz	x0, #63, 405fac <tigetstr@plt+0x393c>
  405f84:	add	x21, sp, #0x100
  405f88:	mov	x0, x21
  405f8c:	bl	402160 <strlen@plt>
  405f90:	adrp	x1, 40d000 <tigetstr@plt+0xa990>
  405f94:	add	x1, x1, #0x2b0
  405f98:	add	x2, x21, x0
  405f9c:	ldr	w3, [x1]
  405fa0:	str	w3, [x21, x0]
  405fa4:	ldrb	w0, [x1, #4]
  405fa8:	strb	w0, [x2, #4]
  405fac:	ldr	x0, [x23, #1136]
  405fb0:	bl	404d08 <tigetstr@plt+0x2698>
  405fb4:	tbnz	x0, #63, 405fe0 <tigetstr@plt+0x3970>
  405fb8:	add	x21, sp, #0x100
  405fbc:	mov	x0, x21
  405fc0:	bl	402160 <strlen@plt>
  405fc4:	adrp	x1, 40d000 <tigetstr@plt+0xa990>
  405fc8:	add	x1, x1, #0x2b8
  405fcc:	add	x2, x21, x0
  405fd0:	ldr	w3, [x1]
  405fd4:	str	w3, [x21, x0]
  405fd8:	ldrb	w0, [x1, #4]
  405fdc:	strb	w0, [x2, #4]
  405fe0:	ldr	x0, [x23, #1144]
  405fe4:	bl	404d08 <tigetstr@plt+0x2698>
  405fe8:	tbnz	x0, #63, 406014 <tigetstr@plt+0x39a4>
  405fec:	add	x21, sp, #0x100
  405ff0:	mov	x0, x21
  405ff4:	bl	402160 <strlen@plt>
  405ff8:	adrp	x1, 40d000 <tigetstr@plt+0xa990>
  405ffc:	add	x1, x1, #0x2c0
  406000:	add	x2, x21, x0
  406004:	ldr	w3, [x1]
  406008:	str	w3, [x21, x0]
  40600c:	ldrb	w0, [x1, #4]
  406010:	strb	w0, [x2, #4]
  406014:	ldrb	w0, [sp, #256]
  406018:	cbnz	w0, 407744 <tigetstr@plt+0x50d4>
  40601c:	ldr	x0, [x23, #616]
  406020:	sub	x0, x0, #0x1
  406024:	cmn	x0, #0x3
  406028:	b.hi	40603c <tigetstr@plt+0x39cc>  // b.pmore
  40602c:	ldr	x0, [x23, #472]
  406030:	sub	x0, x0, #0x1
  406034:	cmn	x0, #0x3
  406038:	b.hi	408064 <tigetstr@plt+0x59f4>  // b.pmore
  40603c:	ldr	x1, [x23, #2560]
  406040:	ldr	x0, [x23, #2472]
  406044:	sub	x1, x1, #0x1
  406048:	cmn	x1, #0x3
  40604c:	sub	x0, x0, #0x1
  406050:	b.hi	407278 <tigetstr@plt+0x4c08>  // b.pmore
  406054:	cmn	x0, #0x3
  406058:	b.hi	407cf0 <tigetstr@plt+0x5680>  // b.pmore
  40605c:	ldr	x0, [x19, #32]
  406060:	mov	x23, x0
  406064:	ldr	x1, [x23, #2568]
  406068:	ldr	x0, [x23, #2488]
  40606c:	sub	x1, x1, #0x1
  406070:	cmn	x1, #0x3
  406074:	sub	x0, x0, #0x1
  406078:	b.hi	40725c <tigetstr@plt+0x4bec>  // b.pmore
  40607c:	cmn	x0, #0x3
  406080:	b.hi	407cb8 <tigetstr@plt+0x5648>  // b.pmore
  406084:	ldr	x0, [x19, #32]
  406088:	mov	x23, x0
  40608c:	ldr	x1, [x23, #2576]
  406090:	ldr	x0, [x23, #2496]
  406094:	sub	x1, x1, #0x1
  406098:	cmn	x1, #0x3
  40609c:	sub	x0, x0, #0x1
  4060a0:	b.hi	407240 <tigetstr@plt+0x4bd0>  // b.pmore
  4060a4:	cmn	x0, #0x3
  4060a8:	b.hi	407eac <tigetstr@plt+0x583c>  // b.pmore
  4060ac:	ldr	x0, [x19, #32]
  4060b0:	mov	x23, x0
  4060b4:	ldr	x1, [x23, #2584]
  4060b8:	ldr	x0, [x23, #2504]
  4060bc:	sub	x1, x1, #0x1
  4060c0:	cmn	x1, #0x3
  4060c4:	sub	x0, x0, #0x1
  4060c8:	b.hi	407224 <tigetstr@plt+0x4bb4>  // b.pmore
  4060cc:	cmn	x0, #0x3
  4060d0:	b.hi	407e74 <tigetstr@plt+0x5804>  // b.pmore
  4060d4:	ldr	x0, [x19, #32]
  4060d8:	mov	x23, x0
  4060dc:	ldr	x1, [x23, #2592]
  4060e0:	ldr	x0, [x23, #2528]
  4060e4:	sub	x1, x1, #0x1
  4060e8:	cmn	x1, #0x3
  4060ec:	sub	x0, x0, #0x1
  4060f0:	b.hi	407208 <tigetstr@plt+0x4b98>  // b.pmore
  4060f4:	cmn	x0, #0x3
  4060f8:	b.hi	407e3c <tigetstr@plt+0x57cc>  // b.pmore
  4060fc:	ldr	x0, [x19, #32]
  406100:	mov	x23, x0
  406104:	ldr	x1, [x23, #2600]
  406108:	ldr	x0, [x23, #2536]
  40610c:	sub	x1, x1, #0x1
  406110:	cmn	x1, #0x3
  406114:	sub	x0, x0, #0x1
  406118:	b.hi	4071ec <tigetstr@plt+0x4b7c>  // b.pmore
  40611c:	cmn	x0, #0x3
  406120:	b.hi	407e04 <tigetstr@plt+0x5794>  // b.pmore
  406124:	ldr	x0, [x19, #32]
  406128:	mov	x23, x0
  40612c:	ldr	x1, [x23, #2608]
  406130:	ldr	x0, [x23, #2544]
  406134:	sub	x1, x1, #0x1
  406138:	cmn	x1, #0x3
  40613c:	sub	x0, x0, #0x1
  406140:	b.hi	4071d0 <tigetstr@plt+0x4b60>  // b.pmore
  406144:	cmn	x0, #0x3
  406148:	b.hi	407dcc <tigetstr@plt+0x575c>  // b.pmore
  40614c:	ldr	x0, [x19, #32]
  406150:	mov	x23, x0
  406154:	ldr	x1, [x23, #2616]
  406158:	ldr	x0, [x23, #2552]
  40615c:	sub	x1, x1, #0x1
  406160:	cmn	x1, #0x3
  406164:	sub	x0, x0, #0x1
  406168:	b.hi	4071b4 <tigetstr@plt+0x4b44>  // b.pmore
  40616c:	cmn	x0, #0x3
  406170:	b.hi	407d94 <tigetstr@plt+0x5724>  // b.pmore
  406174:	ldr	x0, [x19, #32]
  406178:	mov	x23, x0
  40617c:	ldr	x0, [x23, #2776]
  406180:	sub	x0, x0, #0x1
  406184:	cmn	x0, #0x3
  406188:	b.hi	40619c <tigetstr@plt+0x3b2c>  // b.pmore
  40618c:	ldr	x0, [x23, #2792]
  406190:	sub	x0, x0, #0x1
  406194:	cmn	x0, #0x3
  406198:	b.hi	407d80 <tigetstr@plt+0x5710>  // b.pmore
  40619c:	ldr	x0, [x23, #2728]
  4061a0:	sub	x0, x0, #0x1
  4061a4:	cmn	x0, #0x3
  4061a8:	b.hi	4061bc <tigetstr@plt+0x3b4c>  // b.pmore
  4061ac:	ldr	x0, [x23, #2720]
  4061b0:	sub	x0, x0, #0x1
  4061b4:	cmn	x0, #0x3
  4061b8:	b.hi	407d6c <tigetstr@plt+0x56fc>  // b.pmore
  4061bc:	ldr	x0, [x23, #2736]
  4061c0:	sub	x0, x0, #0x1
  4061c4:	cmn	x0, #0x3
  4061c8:	b.hi	4061dc <tigetstr@plt+0x3b6c>  // b.pmore
  4061cc:	ldr	x0, [x23, #2168]
  4061d0:	sub	x0, x0, #0x1
  4061d4:	cmn	x0, #0x3
  4061d8:	b.hi	408014 <tigetstr@plt+0x59a4>  // b.pmore
  4061dc:	ldr	x0, [x23, #2744]
  4061e0:	sub	x0, x0, #0x1
  4061e4:	cmn	x0, #0x3
  4061e8:	b.hi	4061fc <tigetstr@plt+0x3b8c>  // b.pmore
  4061ec:	ldr	x0, [x23, #2176]
  4061f0:	sub	x0, x0, #0x1
  4061f4:	cmn	x0, #0x3
  4061f8:	b.hi	408000 <tigetstr@plt+0x5990>  // b.pmore
  4061fc:	ldr	x0, [x23, #2760]
  406200:	sub	x0, x0, #0x1
  406204:	cmn	x0, #0x3
  406208:	b.hi	40621c <tigetstr@plt+0x3bac>  // b.pmore
  40620c:	ldr	x0, [x23, #2752]
  406210:	sub	x0, x0, #0x1
  406214:	cmn	x0, #0x3
  406218:	b.hi	407fec <tigetstr@plt+0x597c>  // b.pmore
  40621c:	ldr	x0, [x23, #2680]
  406220:	sub	x0, x0, #0x1
  406224:	cmn	x0, #0x3
  406228:	b.hi	40623c <tigetstr@plt+0x3bcc>  // b.pmore
  40622c:	ldr	x0, [x23, #2632]
  406230:	sub	x0, x0, #0x1
  406234:	cmn	x0, #0x3
  406238:	b.hi	407fd8 <tigetstr@plt+0x5968>  // b.pmore
  40623c:	ldr	x0, [x23, #2688]
  406240:	sub	x0, x0, #0x1
  406244:	cmn	x0, #0x3
  406248:	b.hi	40625c <tigetstr@plt+0x3bec>  // b.pmore
  40624c:	ldr	x0, [x23, #2640]
  406250:	sub	x0, x0, #0x1
  406254:	cmn	x0, #0x3
  406258:	b.hi	40803c <tigetstr@plt+0x59cc>  // b.pmore
  40625c:	ldr	x0, [x23, #2696]
  406260:	sub	x0, x0, #0x1
  406264:	cmn	x0, #0x3
  406268:	b.hi	40627c <tigetstr@plt+0x3c0c>  // b.pmore
  40626c:	ldr	x0, [x23, #2648]
  406270:	sub	x0, x0, #0x1
  406274:	cmn	x0, #0x3
  406278:	b.hi	408028 <tigetstr@plt+0x59b8>  // b.pmore
  40627c:	ldr	x0, [x23, #2704]
  406280:	sub	x0, x0, #0x1
  406284:	cmn	x0, #0x3
  406288:	b.hi	40629c <tigetstr@plt+0x3c2c>  // b.pmore
  40628c:	ldr	x0, [x23, #2664]
  406290:	sub	x0, x0, #0x1
  406294:	cmn	x0, #0x3
  406298:	b.hi	407ee4 <tigetstr@plt+0x5874>  // b.pmore
  40629c:	adrp	x0, 422000 <tigetstr@plt+0x1f990>
  4062a0:	ldr	x0, [x0, #3912]
  4062a4:	ldrb	w26, [x0]
  4062a8:	cbnz	w26, 4075ac <tigetstr@plt+0x4f3c>
  4062ac:	ldr	x25, [x19, #32]
  4062b0:	mov	x28, x25
  4062b4:	ldr	x1, [x25, #904]
  4062b8:	ldr	x0, [x25, #872]
  4062bc:	sub	x1, x1, #0x1
  4062c0:	cmn	x1, #0x3
  4062c4:	sub	x0, x0, #0x1
  4062c8:	b.hi	407198 <tigetstr@plt+0x4b28>  // b.pmore
  4062cc:	cmn	x0, #0x3
  4062d0:	b.hi	407870 <tigetstr@plt+0x5200>  // b.pmore
  4062d4:	mov	x28, x25
  4062d8:	ldr	x1, [x25, #840]
  4062dc:	ldr	x0, [x25, #864]
  4062e0:	sub	x1, x1, #0x1
  4062e4:	cmn	x1, #0x3
  4062e8:	sub	x0, x0, #0x1
  4062ec:	b.hi	40717c <tigetstr@plt+0x4b0c>  // b.pmore
  4062f0:	cmn	x0, #0x3
  4062f4:	b.hi	407838 <tigetstr@plt+0x51c8>  // b.pmore
  4062f8:	mov	x28, x25
  4062fc:	ldr	x0, [x25, #104]
  406300:	sub	x0, x0, #0x1
  406304:	cmn	x0, #0x3
  406308:	b.hi	40631c <tigetstr@plt+0x3cac>  // b.pmore
  40630c:	ldr	x0, [x25, #128]
  406310:	sub	x0, x0, #0x1
  406314:	cmn	x0, #0x3
  406318:	b.hi	407fac <tigetstr@plt+0x593c>  // b.pmore
  40631c:	ldr	x0, [x25, #160]
  406320:	sub	x1, x0, #0x1
  406324:	cmn	x1, #0x3
  406328:	b.hi	406350 <tigetstr@plt+0x3ce0>  // b.pmore
  40632c:	ldr	x1, [x25, #128]
  406330:	sub	x2, x1, #0x1
  406334:	cmn	x2, #0x3
  406338:	b.hi	407f40 <tigetstr@plt+0x58d0>  // b.pmore
  40633c:	bl	402540 <_nc_capcmp@plt>
  406340:	cbz	w0, 407bc0 <tigetstr@plt+0x5550>
  406344:	ldr	x25, [x19, #32]
  406348:	mov	x28, x25
  40634c:	nop
  406350:	ldr	x0, [x25, #24]
  406354:	sub	x0, x0, #0x1
  406358:	cmn	x0, #0x3
  40635c:	b.hi	406384 <tigetstr@plt+0x3d14>  // b.pmore
  406360:	ldr	x0, [x25, #1024]
  406364:	sub	x0, x0, #0x1
  406368:	cmn	x0, #0x3
  40636c:	b.hi	407c6c <tigetstr@plt+0x55fc>  // b.pmore
  406370:	ldr	x0, [x25, #1008]
  406374:	mov	x28, x25
  406378:	sub	x0, x0, #0x1
  40637c:	cmn	x0, #0x3
  406380:	b.hi	407ca4 <tigetstr@plt+0x5634>  // b.pmore
  406384:	ldr	x0, [x28, #32]
  406388:	sub	x0, x0, #0x1
  40638c:	cmn	x0, #0x3
  406390:	b.hi	4063a4 <tigetstr@plt+0x3d34>  // b.pmore
  406394:	ldr	x0, [x28, #1056]
  406398:	sub	x0, x0, #0x1
  40639c:	cmn	x0, #0x3
  4063a0:	b.hi	407fc4 <tigetstr@plt+0x5954>  // b.pmore
  4063a4:	ldr	x0, [x28, #1048]
  4063a8:	ldr	x3, [x28, #312]
  4063ac:	sub	x1, x0, #0x1
  4063b0:	cmn	x1, #0x3
  4063b4:	sub	x1, x3, #0x1
  4063b8:	b.hi	407144 <tigetstr@plt+0x4ad4>  // b.pmore
  4063bc:	adrp	x22, 422000 <tigetstr@plt+0x1f990>
  4063c0:	cmn	x1, #0x3
  4063c4:	ldr	x1, [x22, #3992]
  4063c8:	str	wzr, [x1]
  4063cc:	b.hi	40775c <tigetstr@plt+0x50ec>  // b.pmore
  4063d0:	adrp	x4, 40d000 <tigetstr@plt+0xa990>
  4063d4:	add	x4, x4, #0xac8
  4063d8:	mov	w2, #0x0                   	// #0
  4063dc:	mov	x1, #0x0                   	// #0
  4063e0:	mov	x0, x28
  4063e4:	bl	405310 <tigetstr@plt+0x2ca0>
  4063e8:	bl	402360 <strdup@plt>
  4063ec:	mov	x21, x0
  4063f0:	ldr	x22, [x22, #3992]
  4063f4:	ldr	w0, [x22]
  4063f8:	cbnz	w0, 407794 <tigetstr@plt+0x5124>
  4063fc:	cbz	x21, 408754 <tigetstr@plt+0x60e4>
  406400:	ldr	x0, [x19, #32]
  406404:	mov	x1, x21
  406408:	mov	w2, #0x1                   	// #1
  40640c:	adrp	x4, 40d000 <tigetstr@plt+0xa990>
  406410:	add	x4, x4, #0xb00
  406414:	ldr	x3, [x0, #280]
  406418:	bl	405310 <tigetstr@plt+0x2ca0>
  40641c:	ldr	x0, [x19, #32]
  406420:	mov	x1, x21
  406424:	mov	w2, #0x2                   	// #2
  406428:	adrp	x4, 40d000 <tigetstr@plt+0xa990>
  40642c:	add	x4, x4, #0xb18
  406430:	ldr	x3, [x0, #288]
  406434:	bl	405310 <tigetstr@plt+0x2ca0>
  406438:	ldr	x0, [x19, #32]
  40643c:	mov	x1, x21
  406440:	mov	w2, #0x3                   	// #3
  406444:	adrp	x4, 40d000 <tigetstr@plt+0xa990>
  406448:	add	x4, x4, #0xb30
  40644c:	ldr	x3, [x0, #272]
  406450:	bl	405310 <tigetstr@plt+0x2ca0>
  406454:	ldr	x0, [x19, #32]
  406458:	mov	x1, x21
  40645c:	mov	w2, #0x4                   	// #4
  406460:	adrp	x4, 40d000 <tigetstr@plt+0xa990>
  406464:	add	x4, x4, #0xb48
  406468:	ldr	x3, [x0, #208]
  40646c:	bl	405310 <tigetstr@plt+0x2ca0>
  406470:	ldr	x0, [x19, #32]
  406474:	mov	x1, x21
  406478:	mov	w2, #0x5                   	// #5
  40647c:	adrp	x4, 40d000 <tigetstr@plt+0xa990>
  406480:	add	x4, x4, #0xb60
  406484:	ldr	x3, [x0, #240]
  406488:	bl	405310 <tigetstr@plt+0x2ca0>
  40648c:	ldr	x0, [x19, #32]
  406490:	mov	x1, x21
  406494:	mov	w2, #0x6                   	// #6
  406498:	adrp	x4, 40d000 <tigetstr@plt+0xa990>
  40649c:	add	x4, x4, #0xb70
  4064a0:	ldr	x3, [x0, #216]
  4064a4:	bl	405310 <tigetstr@plt+0x2ca0>
  4064a8:	ldr	x0, [x19, #32]
  4064ac:	mov	x1, x21
  4064b0:	mov	w2, #0x7                   	// #7
  4064b4:	adrp	x4, 40d000 <tigetstr@plt+0xa990>
  4064b8:	add	x4, x4, #0xb80
  4064bc:	ldr	x3, [x0, #256]
  4064c0:	bl	405310 <tigetstr@plt+0x2ca0>
  4064c4:	ldr	x0, [x19, #32]
  4064c8:	mov	x1, x21
  4064cc:	mov	w2, #0x8                   	// #8
  4064d0:	adrp	x4, 40d000 <tigetstr@plt+0xa990>
  4064d4:	add	x4, x4, #0xb98
  4064d8:	ldr	x3, [x0, #264]
  4064dc:	bl	405310 <tigetstr@plt+0x2ca0>
  4064e0:	ldr	x0, [x19, #32]
  4064e4:	mov	x1, x21
  4064e8:	adrp	x4, 40d000 <tigetstr@plt+0xa990>
  4064ec:	add	x4, x4, #0xbb0
  4064f0:	mov	w2, #0x9                   	// #9
  4064f4:	ldr	x3, [x0, #200]
  4064f8:	bl	405310 <tigetstr@plt+0x2ca0>
  4064fc:	mov	x0, x21
  406500:	bl	4024a0 <free@plt>
  406504:	ldr	x28, [x19, #32]
  406508:	ldr	x1, [x28, #312]
  40650c:	sub	x1, x1, #0x1
  406510:	cmn	x1, #0x3
  406514:	b.ls	407544 <tigetstr@plt+0x4ed4>  // b.plast
  406518:	adrp	x0, 40e000 <tigetstr@plt+0xb990>
  40651c:	add	x21, x0, #0x90
  406520:	adrp	x24, 40c000 <tigetstr@plt+0x9990>
  406524:	adrp	x23, 40c000 <tigetstr@plt+0x9990>
  406528:	add	x21, x21, #0x6be
  40652c:	add	x24, x24, #0xe18
  406530:	add	x27, x19, #0x18
  406534:	add	x23, x23, #0xe48
  406538:	mov	w22, #0x73                  	// #115
  40653c:	mov	w26, #0x0                   	// #0
  406540:	adrp	x25, 40d000 <tigetstr@plt+0xa990>
  406544:	b	40654c <tigetstr@plt+0x3edc>
  406548:	ldrb	w22, [x21], #11
  40654c:	ldr	x4, [x28, #2872]
  406550:	sub	x0, x4, #0x1
  406554:	cmn	x0, #0x3
  406558:	b.hi	406574 <tigetstr@plt+0x3f04>  // b.pmore
  40655c:	mov	x3, x24
  406560:	mov	w2, w26
  406564:	mov	x1, x20
  406568:	mov	x0, x27
  40656c:	bl	405528 <tigetstr@plt+0x2eb8>
  406570:	ldr	x28, [x19, #32]
  406574:	ldr	x4, [x28, #2880]
  406578:	sub	x0, x4, #0x1
  40657c:	cmn	x0, #0x3
  406580:	b.hi	40659c <tigetstr@plt+0x3f2c>  // b.pmore
  406584:	mov	x3, x23
  406588:	mov	w2, w26
  40658c:	mov	x1, x20
  406590:	mov	x0, x27
  406594:	bl	405528 <tigetstr@plt+0x2eb8>
  406598:	ldr	x28, [x19, #32]
  40659c:	ldr	x4, [x28, #2416]
  4065a0:	sub	x0, x4, #0x1
  4065a4:	cmn	x0, #0x3
  4065a8:	b.hi	4065c4 <tigetstr@plt+0x3f54>  // b.pmore
  4065ac:	add	x3, x25, #0xc48
  4065b0:	mov	w2, w26
  4065b4:	mov	x1, x20
  4065b8:	mov	x0, x27
  4065bc:	bl	405528 <tigetstr@plt+0x2eb8>
  4065c0:	ldr	x28, [x19, #32]
  4065c4:	ldr	x4, [x28, #2424]
  4065c8:	sub	x0, x4, #0x1
  4065cc:	cmn	x0, #0x3
  4065d0:	b.hi	4065f0 <tigetstr@plt+0x3f80>  // b.pmore
  4065d4:	mov	w2, w26
  4065d8:	mov	x1, x20
  4065dc:	mov	x0, x27
  4065e0:	adrp	x3, 40d000 <tigetstr@plt+0xa990>
  4065e4:	add	x3, x3, #0xc58
  4065e8:	bl	405528 <tigetstr@plt+0x2eb8>
  4065ec:	ldr	x28, [x19, #32]
  4065f0:	add	w26, w26, #0x1
  4065f4:	cbnz	w22, 406548 <tigetstr@plt+0x3ed8>
  4065f8:	ldr	x0, [x28, #248]
  4065fc:	sub	x0, x0, #0x1
  406600:	cmn	x0, #0x3
  406604:	b.ls	406618 <tigetstr@plt+0x3fa8>  // b.plast
  406608:	ldr	x0, [x28, #336]
  40660c:	sub	x0, x0, #0x1
  406610:	cmn	x0, #0x3
  406614:	b.hi	406628 <tigetstr@plt+0x3fb8>  // b.pmore
  406618:	ldr	x0, [x28, #416]
  40661c:	sub	x0, x0, #0x1
  406620:	cmn	x0, #0x3
  406624:	b.ls	4077a4 <tigetstr@plt+0x5134>  // b.plast
  406628:	ldr	x0, [sp, #144]
  40662c:	add	x0, x0, #0x2e8
  406630:	ldr	x2, [x0, #16]
  406634:	cbz	x2, 406644 <tigetstr@plt+0x3fd4>
  406638:	ldrb	w1, [sp, #180]
  40663c:	mov	x0, x19
  406640:	blr	x2
  406644:	ldp	x29, x30, [sp, #16]
  406648:	ldp	x19, x20, [sp, #32]
  40664c:	ldp	x21, x22, [sp, #48]
  406650:	ldp	x23, x24, [sp, #64]
  406654:	ldp	x25, x26, [sp, #80]
  406658:	ldp	x27, x28, [sp, #96]
  40665c:	add	sp, sp, #0x150
  406660:	ret
  406664:	cmp	w0, #0x3c
  406668:	b.ne	405984 <tigetstr@plt+0x3314>  // b.any
  40666c:	ldrb	w0, [x26, #2]
  406670:	add	x1, x26, #0x2
  406674:	str	x1, [sp, #168]
  406678:	str	w0, [sp, #176]
  40667c:	mov	w1, w0
  406680:	cbz	w0, 408308 <tigetstr@plt+0x5c98>
  406684:	adrp	x28, 40c000 <tigetstr@plt+0x9990>
  406688:	add	x21, x26, #0x2
  40668c:	add	x0, x28, #0xb50
  406690:	mov	x25, #0x0                   	// #0
  406694:	mov	w27, #0x0                   	// #0
  406698:	mov	w28, #0x0                   	// #0
  40669c:	str	wzr, [sp, #120]
  4066a0:	str	x0, [sp, #152]
  4066a4:	b	4066c4 <tigetstr@plt+0x4054>
  4066a8:	cmp	w1, #0x2a
  4066ac:	b.eq	406b4c <tigetstr@plt+0x44dc>  // b.none
  4066b0:	add	w27, w27, #0x1
  4066b4:	cmp	x25, #0x0
  4066b8:	csel	x25, x25, x21, ne  // ne = any
  4066bc:	ldrb	w1, [x21, #1]!
  4066c0:	cbz	w1, 406728 <tigetstr@plt+0x40b8>
  4066c4:	cmp	w1, #0x3e
  4066c8:	b.eq	406ee8 <tigetstr@plt+0x4878>  // b.none
  4066cc:	cmp	w1, #0x2a
  4066d0:	mov	w0, #0x2f                  	// #47
  4066d4:	ccmp	w1, w0, #0x4, ne  // ne = any
  4066d8:	b.eq	4066a8 <tigetstr@plt+0x4038>  // b.none
  4066dc:	str	w1, [sp, #128]
  4066e0:	bl	402470 <__ctype_b_loc@plt>
  4066e4:	ldr	w1, [sp, #128]
  4066e8:	ldr	x0, [x0]
  4066ec:	ubfiz	x2, x1, #1, #8
  4066f0:	ldrh	w0, [x0, x2]
  4066f4:	tbnz	w0, #3, 406704 <tigetstr@plt+0x4094>
  4066f8:	ldr	x0, [sp, #152]
  4066fc:	bl	4024e0 <strchr@plt>
  406700:	cbz	x0, 406fb4 <tigetstr@plt+0x4944>
  406704:	orr	w0, w27, w28
  406708:	ldr	w1, [sp, #120]
  40670c:	cmp	w0, #0x0
  406710:	csinc	w1, w1, wzr, eq  // eq = none
  406714:	str	w1, [sp, #120]
  406718:	ldrb	w1, [x21, #1]!
  40671c:	csel	w27, w27, wzr, ne  // ne = any
  406720:	csel	w28, w28, wzr, ne  // ne = any
  406724:	cbnz	w1, 4066c4 <tigetstr@plt+0x4054>
  406728:	mov	x25, x26
  40672c:	add	x26, x26, #0x1
  406730:	ldr	w0, [sp, #176]
  406734:	add	x26, x26, #0x1
  406738:	b	405988 <tigetstr@plt+0x3318>
  40673c:	add	w20, w21, #0x1
  406740:	mov	w22, #0x18                  	// #24
  406744:	mov	x1, #0x1                   	// #1
  406748:	sxtw	x0, w20
  40674c:	bl	402340 <calloc@plt>
  406750:	mov	x23, x0
  406754:	smull	x0, w20, w22
  406758:	bl	402290 <malloc@plt>
  40675c:	mov	x20, x0
  406760:	cbz	x0, 40877c <tigetstr@plt+0x610c>
  406764:	adrp	x1, 422000 <tigetstr@plt+0x1f990>
  406768:	mov	w2, #0x0                   	// #0
  40676c:	ldr	x1, [x1, #3952]
  406770:	ldr	w4, [x1, #4]
  406774:	cbz	w4, 4067d4 <tigetstr@plt+0x4164>
  406778:	adrp	x10, 422000 <tigetstr@plt+0x1f990>
  40677c:	mov	x8, x1
  406780:	ldr	x9, [x19, #32]
  406784:	mov	w3, #0x0                   	// #0
  406788:	ldr	x10, [x10, #4000]
  40678c:	mov	w2, #0x0                   	// #0
  406790:	ldr	w6, [x1]
  406794:	smull	x1, w2, w22
  406798:	add	x0, x20, x1
  40679c:	ldr	x5, [x9, x6, lsl #3]
  4067a0:	sub	x7, x5, #0x1
  4067a4:	cmn	x7, #0x3
  4067a8:	b.hi	4067c4 <tigetstr@plt+0x4154>  // b.pmore
  4067ac:	add	x7, x1, #0x18
  4067b0:	str	w4, [x20, x1]
  4067b4:	ldr	x1, [x10, x6, lsl #3]
  4067b8:	add	w2, w2, #0x1
  4067bc:	stp	x1, x5, [x0, #8]
  4067c0:	add	x0, x20, x7
  4067c4:	add	w3, w3, #0x1
  4067c8:	add	x1, x8, w3, uxtw #3
  4067cc:	ldr	w4, [x1, #4]
  4067d0:	cbnz	w4, 406790 <tigetstr@plt+0x4120>
  4067d4:	cmp	w21, #0x19e
  4067d8:	b.ls	406858 <tigetstr@plt+0x41e8>  // b.plast
  4067dc:	ldrh	w1, [x19, #62]
  4067e0:	mov	x4, #0xcf0                 	// #3312
  4067e4:	ldrh	w0, [x19, #64]
  4067e8:	mov	w9, #0x18                  	// #24
  4067ec:	ldrh	w7, [x19, #66]
  4067f0:	mov	w10, #0xffffffff            	// #-1
  4067f4:	add	w0, w0, w1
  4067f8:	add	w1, w0, #0x19e
  4067fc:	sub	w7, w21, w7
  406800:	add	w0, w21, w0
  406804:	sub	w1, w1, w7
  406808:	ldr	x8, [x19, #48]
  40680c:	sub	w7, w0, w7
  406810:	ldr	x5, [x8, w1, sxtw #3]
  406814:	smull	x3, w2, w9
  406818:	add	x0, x20, x3
  40681c:	ldrb	w6, [x5]
  406820:	cmp	w6, #0x6b
  406824:	b.ne	406848 <tigetstr@plt+0x41d8>  // b.any
  406828:	ldr	x6, [x19, #32]
  40682c:	str	w10, [x20, x3]
  406830:	str	x5, [x0, #8]
  406834:	add	x3, x3, #0x18
  406838:	add	w2, w2, #0x1
  40683c:	ldr	x5, [x6, x4]
  406840:	str	x5, [x0, #16]
  406844:	add	x0, x20, x3
  406848:	add	w1, w1, #0x1
  40684c:	add	x4, x4, #0x8
  406850:	cmp	w7, w1
  406854:	b.ne	406810 <tigetstr@plt+0x41a0>  // b.any
  406858:	str	wzr, [x0]
  40685c:	cbz	x23, 408770 <tigetstr@plt+0x6100>
  406860:	ldr	w0, [x20]
  406864:	cbz	w0, 4082a4 <tigetstr@plt+0x5c34>
  406868:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  40686c:	add	x0, x0, #0x930
  406870:	str	x0, [sp, #168]
  406874:	adrp	x0, 422000 <tigetstr@plt+0x1f990>
  406878:	mov	x24, x20
  40687c:	mov	w28, #0x0                   	// #0
  406880:	ldr	x0, [x0, #3856]
  406884:	str	xzr, [sp, #120]
  406888:	str	wzr, [sp, #152]
  40688c:	str	x0, [sp, #160]
  406890:	add	w1, w28, #0x1
  406894:	mov	w22, #0x18                  	// #24
  406898:	ldr	x25, [x24, #16]
  40689c:	mov	x28, x1
  4068a0:	umull	x22, w1, w22
  4068a4:	ldr	x0, [sp, #120]
  4068a8:	str	x1, [sp, #120]
  4068ac:	stp	x0, x24, [sp, #136]
  4068b0:	sub	x0, x25, #0x1
  4068b4:	cmn	x0, #0x3
  4068b8:	add	x24, x20, x22
  4068bc:	ldr	w0, [x20, x22]
  4068c0:	b.ls	4069d4 <tigetstr@plt+0x4364>  // b.plast
  4068c4:	cbnz	w0, 406890 <tigetstr@plt+0x4220>
  4068c8:	adrp	x0, 423000 <tigetstr@plt+0x20990>
  4068cc:	str	x0, [sp, #144]
  4068d0:	add	x0, x0, #0x2e8
  4068d4:	ldrb	w0, [x0, #8]
  4068d8:	cbz	w0, 406ae4 <tigetstr@plt+0x4474>
  4068dc:	ldr	w0, [x20]
  4068e0:	cbz	w0, 406ae4 <tigetstr@plt+0x4474>
  4068e4:	adrp	x28, 40c000 <tigetstr@plt+0x9990>
  4068e8:	add	x0, x28, #0x898
  4068ec:	adrp	x27, 422000 <tigetstr@plt+0x1f990>
  4068f0:	mov	x1, x20
  4068f4:	add	x27, x27, #0xb98
  4068f8:	mov	w26, #0x0                   	// #0
  4068fc:	str	x0, [sp, #120]
  406900:	add	x0, sp, #0xd8
  406904:	str	x0, [sp, #128]
  406908:	b	406924 <tigetstr@plt+0x42b4>
  40690c:	add	w26, w26, #0x1
  406910:	mov	w0, #0x18                  	// #24
  406914:	umull	x0, w26, w0
  406918:	add	x1, x20, x0
  40691c:	ldr	w0, [x20, x0]
  406920:	cbz	w0, 406ae4 <tigetstr@plt+0x4474>
  406924:	ldr	x0, [x1, #16]
  406928:	sub	x0, x0, #0x1
  40692c:	cmn	x0, #0x3
  406930:	b.hi	40690c <tigetstr@plt+0x429c>  // b.pmore
  406934:	add	x24, x27, #0x10
  406938:	mov	x21, #0x3                   	// #3
  40693c:	mov	w22, #0x0                   	// #0
  406940:	ldr	x25, [x1, #8]
  406944:	ldr	x28, [sp, #120]
  406948:	b	406964 <tigetstr@plt+0x42f4>
  40694c:	ldr	x28, [x24], #16
  406950:	add	w22, w22, #0x1
  406954:	cbz	x28, 40690c <tigetstr@plt+0x429c>
  406958:	mov	x0, x28
  40695c:	bl	402160 <strlen@plt>
  406960:	mov	x21, x0
  406964:	mov	x2, x21
  406968:	mov	x1, x28
  40696c:	mov	x0, x25
  406970:	bl	4022b0 <strncmp@plt>
  406974:	cbnz	w0, 40694c <tigetstr@plt+0x42dc>
  406978:	mov	x1, x28
  40697c:	mov	x0, x25
  406980:	bl	402460 <strcmp@plt>
  406984:	cbz	w0, 40694c <tigetstr@plt+0x42dc>
  406988:	ldr	x3, [sp, #128]
  40698c:	add	x0, x25, x21
  406990:	add	x2, sp, #0x100
  406994:	adrp	x1, 40c000 <tigetstr@plt+0x9990>
  406998:	add	x1, x1, #0x938
  40699c:	bl	402590 <__isoc99_sscanf@plt>
  4069a0:	cmp	w0, #0x1
  4069a4:	b.ne	4077cc <tigetstr@plt+0x515c>  // b.any
  4069a8:	ldr	w0, [sp, #256]
  4069ac:	cmp	w0, #0x2
  4069b0:	b.eq	407b98 <tigetstr@plt+0x5528>  // b.none
  4069b4:	sub	w0, w0, #0x2
  4069b8:	cmp	w0, #0xd
  4069bc:	b.ls	40690c <tigetstr@plt+0x429c>  // b.plast
  4069c0:	mov	x1, x25
  4069c4:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  4069c8:	add	x0, x0, #0x960
  4069cc:	bl	4024d0 <_nc_warning@plt>
  4069d0:	b	40690c <tigetstr@plt+0x429c>
  4069d4:	cbz	w0, 4068c8 <tigetstr@plt+0x4258>
  4069d8:	ldr	x21, [sp, #120]
  4069dc:	mov	w26, w1
  4069e0:	mov	x27, x24
  4069e4:	mov	w0, #0x1                   	// #1
  4069e8:	str	w0, [sp, #128]
  4069ec:	nop
  4069f0:	ldr	x1, [x27, #16]
  4069f4:	sub	x0, x1, #0x1
  4069f8:	cmn	x0, #0x3
  4069fc:	b.hi	406a98 <tigetstr@plt+0x4428>  // b.pmore
  406a00:	ldrb	w0, [x23, x21]
  406a04:	add	x21, x23, x21
  406a08:	cbnz	w0, 406a98 <tigetstr@plt+0x4428>
  406a0c:	mov	x0, x25
  406a10:	bl	402540 <_nc_capcmp@plt>
  406a14:	cbnz	w0, 406a98 <tigetstr@plt+0x4428>
  406a18:	ldr	x0, [sp, #136]
  406a1c:	mov	w1, #0x1                   	// #1
  406a20:	strb	w1, [x23, x0]
  406a24:	ldr	w0, [sp, #128]
  406a28:	strb	w1, [x21]
  406a2c:	cbz	w0, 406dac <tigetstr@plt+0x473c>
  406a30:	ldr	w0, [sp, #152]
  406a34:	cbz	w0, 406f58 <tigetstr@plt+0x48e8>
  406a38:	adrp	x0, 422000 <tigetstr@plt+0x1f990>
  406a3c:	ldr	w3, [sp, #128]
  406a40:	str	w3, [sp, #152]
  406a44:	mov	x2, #0x3                   	// #3
  406a48:	ldr	x21, [x0, #3856]
  406a4c:	mov	x1, #0x1                   	// #1
  406a50:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  406a54:	add	x0, x0, #0x918
  406a58:	str	wzr, [sp, #128]
  406a5c:	ldr	x3, [x21]
  406a60:	bl	4024f0 <fwrite@plt>
  406a64:	ldr	x1, [sp, #144]
  406a68:	ldr	w0, [x1], #8
  406a6c:	bl	404d78 <tigetstr@plt+0x2708>
  406a70:	ldr	x3, [x21]
  406a74:	mov	x1, #0x1                   	// #1
  406a78:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  406a7c:	mov	x2, #0xf                   	// #15
  406a80:	add	x0, x0, #0x920
  406a84:	bl	4024f0 <fwrite@plt>
  406a88:	mov	x1, x27
  406a8c:	ldr	w0, [x1], #8
  406a90:	bl	404d78 <tigetstr@plt+0x2708>
  406a94:	nop
  406a98:	add	w21, w26, #0x1
  406a9c:	mov	w0, #0x18                  	// #24
  406aa0:	mov	x26, x21
  406aa4:	umull	x0, w21, w0
  406aa8:	add	x27, x20, x0
  406aac:	ldr	w0, [x20, x0]
  406ab0:	cbnz	w0, 4069f0 <tigetstr@plt+0x4380>
  406ab4:	ldr	w0, [sp, #128]
  406ab8:	cbz	w0, 406ac8 <tigetstr@plt+0x4458>
  406abc:	ldr	w0, [x20, x22]
  406ac0:	cbnz	w0, 406890 <tigetstr@plt+0x4220>
  406ac4:	b	4068c8 <tigetstr@plt+0x4258>
  406ac8:	adrp	x0, 422000 <tigetstr@plt+0x1f990>
  406acc:	ldr	x1, [x0, #3856]
  406ad0:	mov	w0, #0xa                   	// #10
  406ad4:	ldr	x1, [x1]
  406ad8:	bl	402200 <fputc@plt>
  406adc:	ldr	w0, [x20, x22]
  406ae0:	b	406ac0 <tigetstr@plt+0x4450>
  406ae4:	ldrh	w21, [x19, #60]
  406ae8:	mov	x0, x20
  406aec:	bl	4024a0 <free@plt>
  406af0:	mov	x0, x23
  406af4:	bl	4024a0 <free@plt>
  406af8:	b	4057a0 <tigetstr@plt+0x3130>
  406afc:	cbz	w0, 406ed4 <tigetstr@plt+0x4864>
  406b00:	cmp	w0, #0x70
  406b04:	b.eq	406b14 <tigetstr@plt+0x44a4>  // b.none
  406b08:	ldrb	w0, [x27, #2]!
  406b0c:	cbnz	w0, 4058a8 <tigetstr@plt+0x3238>
  406b10:	b	4058c0 <tigetstr@plt+0x3250>
  406b14:	ldrb	w28, [x27, #2]
  406b18:	cbz	w28, 406ff8 <tigetstr@plt+0x4988>
  406b1c:	bl	402470 <__ctype_b_loc@plt>
  406b20:	ldr	x0, [x0]
  406b24:	ubfiz	x1, x28, #1, #8
  406b28:	ldrh	w0, [x0, x1]
  406b2c:	tbz	w0, #11, 406ff8 <tigetstr@plt+0x4988>
  406b30:	sub	w28, w28, #0x30
  406b34:	cmp	w25, w28
  406b38:	csel	w25, w25, w28, ge  // ge = tcont
  406b3c:	strb	w26, [x21, w28, sxtw]
  406b40:	ldrb	w0, [x27, #3]!
  406b44:	cbnz	w0, 4058a8 <tigetstr@plt+0x3238>
  406b48:	b	4058c0 <tigetstr@plt+0x3250>
  406b4c:	add	w28, w28, #0x1
  406b50:	b	4066b4 <tigetstr@plt+0x4044>
  406b54:	adrp	x0, 422000 <tigetstr@plt+0x1f990>
  406b58:	ldr	x0, [x0, #4000]
  406b5c:	ldr	x23, [x0, w24, sxtw #3]
  406b60:	mov	x0, x23
  406b64:	bl	404df8 <tigetstr@plt+0x2788>
  406b68:	tbz	w0, #31, 405800 <tigetstr@plt+0x3190>
  406b6c:	adrp	x0, 40e000 <tigetstr@plt+0xb990>
  406b70:	add	x0, x0, #0x90
  406b74:	add	x0, x0, #0x728
  406b78:	ldrsh	w0, [x0, w24, uxtw #1]
  406b7c:	cmp	w0, #0x0
  406b80:	b.gt	405800 <tigetstr@plt+0x3190>
  406b84:	ldrb	w0, [x22]
  406b88:	cbnz	w0, 405960 <tigetstr@plt+0x32f0>
  406b8c:	nop
  406b90:	adrp	x1, 40c000 <tigetstr@plt+0x9990>
  406b94:	mov	x0, x23
  406b98:	add	x1, x1, #0xbc8
  406b9c:	bl	402460 <strcmp@plt>
  406ba0:	cbz	w0, 406bb8 <tigetstr@plt+0x4548>
  406ba4:	adrp	x1, 40c000 <tigetstr@plt+0x9990>
  406ba8:	mov	x0, x23
  406bac:	add	x1, x1, #0xbd0
  406bb0:	bl	402460 <strcmp@plt>
  406bb4:	cbnz	w0, 4059d8 <tigetstr@plt+0x3368>
  406bb8:	add	x28, sp, #0x100
  406bbc:	mov	x0, x22
  406bc0:	mov	x1, x28
  406bc4:	bl	403c98 <tigetstr@plt+0x1628>
  406bc8:	cbz	x0, 4059d8 <tigetstr@plt+0x3368>
  406bcc:	ldr	w1, [sp, #256]
  406bd0:	cmp	w1, #0x0
  406bd4:	b.le	4059d8 <tigetstr@plt+0x3368>
  406bd8:	mov	x1, x28
  406bdc:	bl	403c98 <tigetstr@plt+0x1628>
  406be0:	cbz	x0, 4059d8 <tigetstr@plt+0x3368>
  406be4:	ldr	w0, [sp, #256]
  406be8:	cbnz	w0, 4059d8 <tigetstr@plt+0x3368>
  406bec:	mov	x1, x23
  406bf0:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  406bf4:	add	x0, x0, #0xc00
  406bf8:	bl	4024d0 <_nc_warning@plt>
  406bfc:	b	4059d8 <tigetstr@plt+0x3368>
  406c00:	adrp	x0, 422000 <tigetstr@plt+0x1f990>
  406c04:	ldr	w1, [sp, #136]
  406c08:	ldr	x0, [x0, #4000]
  406c0c:	ldr	x23, [x0, w1, sxtw #3]
  406c10:	b	405958 <tigetstr@plt+0x32e8>
  406c14:	cmp	w24, #0x19d
  406c18:	b.ls	406f68 <tigetstr@plt+0x48f8>  // b.plast
  406c1c:	ldrh	w3, [x19, #66]
  406c20:	mov	w25, #0x0                   	// #0
  406c24:	ldrh	w0, [x19, #60]
  406c28:	ldrh	w2, [x19, #62]
  406c2c:	sub	w0, w0, w3
  406c30:	ldrh	w1, [x19, #64]
  406c34:	ldr	w3, [sp, #136]
  406c38:	add	w1, w1, w2
  406c3c:	sub	w0, w3, w0
  406c40:	ldrb	w3, [x22]
  406c44:	ldr	x2, [x19, #48]
  406c48:	add	w0, w0, w1
  406c4c:	cmp	w3, #0x6b
  406c50:	ldr	x21, [x2, w0, sxtw #3]
  406c54:	b.ne	40704c <tigetstr@plt+0x49dc>  // b.any
  406c58:	mov	x0, x22
  406c5c:	mov	w2, #0x0                   	// #0
  406c60:	mov	w1, #0x1                   	// #1
  406c64:	bl	402400 <_nc_tic_expand@plt>
  406c68:	mov	x22, x0
  406c6c:	cbz	x0, 406fa0 <tigetstr@plt+0x4930>
  406c70:	mov	x1, x0
  406c74:	mov	w2, w25
  406c78:	mov	x0, x21
  406c7c:	bl	4021a0 <_nc_infotocap@plt>
  406c80:	mov	x24, x0
  406c84:	cbz	x0, 408050 <tigetstr@plt+0x59e0>
  406c88:	cmp	w25, #0x0
  406c8c:	b.le	40705c <tigetstr@plt+0x49ec>
  406c90:	adrp	x1, 40c000 <tigetstr@plt+0x9990>
  406c94:	mov	x0, x21
  406c98:	add	x1, x1, #0xc58
  406c9c:	bl	402460 <strcmp@plt>
  406ca0:	cbz	w0, 406cb8 <tigetstr@plt+0x4648>
  406ca4:	adrp	x1, 40c000 <tigetstr@plt+0x9990>
  406ca8:	mov	x0, x21
  406cac:	add	x1, x1, #0xc60
  406cb0:	bl	402460 <strcmp@plt>
  406cb4:	cbnz	w0, 407ab8 <tigetstr@plt+0x5448>
  406cb8:	ldr	x0, [x19, #24]
  406cbc:	mov	w25, #0x10                  	// #16
  406cc0:	ldr	w0, [x0, #52]
  406cc4:	cmp	w0, w25
  406cc8:	csel	w25, w0, w25, le
  406ccc:	cmp	w0, #0x0
  406cd0:	b.le	4059e8 <tigetstr@plt+0x3378>
  406cd4:	adrp	x26, 40c000 <tigetstr@plt+0x9990>
  406cd8:	add	x0, x26, #0xcb0
  406cdc:	adrp	x27, 40c000 <tigetstr@plt+0x9990>
  406ce0:	mov	w28, #0x0                   	// #0
  406ce4:	str	x0, [sp, #120]
  406ce8:	add	x0, x27, #0xc78
  406cec:	str	x0, [sp, #128]
  406cf0:	b	406d2c <tigetstr@plt+0x46bc>
  406cf4:	ldr	x0, [sp, #120]
  406cf8:	mov	x4, x27
  406cfc:	mov	x3, x26
  406d00:	mov	w2, w28
  406d04:	mov	x1, x21
  406d08:	mov	w23, #0x0                   	// #0
  406d0c:	bl	4024d0 <_nc_warning@plt>
  406d10:	mov	x0, x26
  406d14:	bl	4024a0 <free@plt>
  406d18:	add	w28, w28, #0x1
  406d1c:	mov	x0, x27
  406d20:	bl	4024a0 <free@plt>
  406d24:	cmp	w25, w28
  406d28:	b.le	4059e8 <tigetstr@plt+0x3378>
  406d2c:	mov	w2, w28
  406d30:	mov	x1, x22
  406d34:	mov	x0, x21
  406d38:	bl	4040b8 <tigetstr@plt+0x1a48>
  406d3c:	mov	w2, w28
  406d40:	mov	x26, x0
  406d44:	mov	x1, x24
  406d48:	mov	x0, x21
  406d4c:	bl	4040b8 <tigetstr@plt+0x1a48>
  406d50:	mov	x27, x0
  406d54:	mov	x1, x27
  406d58:	mov	x0, x26
  406d5c:	bl	402460 <strcmp@plt>
  406d60:	cbz	w0, 406d10 <tigetstr@plt+0x46a0>
  406d64:	cbz	w23, 406cf4 <tigetstr@plt+0x4684>
  406d68:	adrp	x23, 422000 <tigetstr@plt+0x1f990>
  406d6c:	mov	x2, x21
  406d70:	ldr	x1, [sp, #128]
  406d74:	ldr	x23, [x23, #3856]
  406d78:	ldr	x0, [x23]
  406d7c:	bl	402630 <fprintf@plt>
  406d80:	ldr	x0, [x23]
  406d84:	mov	x2, x22
  406d88:	adrp	x1, 40c000 <tigetstr@plt+0x9990>
  406d8c:	add	x1, x1, #0xc90
  406d90:	bl	402630 <fprintf@plt>
  406d94:	ldr	x0, [x23]
  406d98:	mov	x2, x24
  406d9c:	adrp	x1, 40c000 <tigetstr@plt+0x9990>
  406da0:	add	x1, x1, #0xca0
  406da4:	bl	402630 <fprintf@plt>
  406da8:	b	406cf4 <tigetstr@plt+0x4684>
  406dac:	ldr	x0, [sp, #160]
  406db0:	mov	x2, #0x2                   	// #2
  406db4:	mov	x1, #0x1                   	// #1
  406db8:	ldr	x3, [x0]
  406dbc:	ldr	x0, [sp, #168]
  406dc0:	bl	4024f0 <fwrite@plt>
  406dc4:	mov	x1, x27
  406dc8:	ldr	w0, [x1], #8
  406dcc:	bl	404d78 <tigetstr@plt+0x2708>
  406dd0:	b	406a98 <tigetstr@plt+0x4428>
  406dd4:	mov	x0, x23
  406dd8:	bl	404df8 <tigetstr@plt+0x2788>
  406ddc:	cmp	w0, w25
  406de0:	b.eq	406e98 <tigetstr@plt+0x4828>  // b.none
  406de4:	tbnz	w0, #31, 406e98 <tigetstr@plt+0x4828>
  406de8:	mov	w3, w0
  406dec:	mov	w2, w25
  406df0:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  406df4:	mov	x1, x23
  406df8:	add	x0, x0, #0x9f8
  406dfc:	bl	4024d0 <_nc_warning@plt>
  406e00:	str	w25, [sp, #120]
  406e04:	cbz	w27, 4058f8 <tigetstr@plt+0x3288>
  406e08:	mov	w26, #0x0                   	// #0
  406e0c:	mov	x1, x23
  406e10:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  406e14:	add	x0, x0, #0xa68
  406e18:	bl	4024d0 <_nc_warning@plt>
  406e1c:	ldr	x0, [x19, #32]
  406e20:	ldr	w1, [sp, #120]
  406e24:	ldr	x0, [x0, #1048]
  406e28:	cmp	w1, #0x0
  406e2c:	ccmp	x0, x22, #0x4, ge  // ge = tcont
  406e30:	csel	w0, w26, wzr, ne  // ne = any
  406e34:	cbz	w0, 4058f8 <tigetstr@plt+0x3288>
  406e38:	mov	x3, x1
  406e3c:	mov	w2, w25
  406e40:	mov	x1, x23
  406e44:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  406e48:	add	x0, x0, #0xaa0
  406e4c:	bl	4024d0 <_nc_warning@plt>
  406e50:	cmp	w25, #0x1
  406e54:	b.le	4058f8 <tigetstr@plt+0x3288>
  406e58:	adrp	x27, 40c000 <tigetstr@plt+0x9990>
  406e5c:	add	x21, x21, #0x1
  406e60:	add	x27, x27, #0xac8
  406e64:	mov	w26, #0x1                   	// #1
  406e68:	b	406e7c <tigetstr@plt+0x480c>
  406e6c:	add	w26, w26, #0x1
  406e70:	add	x21, x21, #0x1
  406e74:	cmp	w26, w25
  406e78:	b.eq	4058f8 <tigetstr@plt+0x3288>  // b.none
  406e7c:	ldrb	w1, [x21]
  406e80:	cbnz	w1, 406e6c <tigetstr@plt+0x47fc>
  406e84:	mov	w2, w26
  406e88:	mov	x1, x23
  406e8c:	mov	x0, x27
  406e90:	bl	4024d0 <_nc_warning@plt>
  406e94:	b	406e6c <tigetstr@plt+0x47fc>
  406e98:	ldr	x0, [sp, #144]
  406e9c:	add	x0, x0, #0x2e8
  406ea0:	ldr	w0, [x0, #12]
  406ea4:	cmp	w0, #0x1
  406ea8:	b.ls	406e00 <tigetstr@plt+0x4790>  // b.plast
  406eac:	mov	w2, w25
  406eb0:	mov	x1, x23
  406eb4:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  406eb8:	add	x0, x0, #0xa30
  406ebc:	bl	4024d0 <_nc_warning@plt>
  406ec0:	str	w25, [sp, #120]
  406ec4:	cbz	w27, 4058f8 <tigetstr@plt+0x3288>
  406ec8:	b	406e08 <tigetstr@plt+0x4798>
  406ecc:	str	wzr, [sp, #120]
  406ed0:	b	40584c <tigetstr@plt+0x31dc>
  406ed4:	mov	x1, x23
  406ed8:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  406edc:	add	x0, x0, #0x9b0
  406ee0:	bl	4024d0 <_nc_warning@plt>
  406ee4:	b	4058c0 <tigetstr@plt+0x3250>
  406ee8:	ldp	x3, x0, [sp, #160]
  406eec:	cmp	x25, #0x0
  406ef0:	csel	x25, x25, x21, ne  // ne = any
  406ef4:	add	x2, sp, #0x100
  406ef8:	adrp	x1, 40c000 <tigetstr@plt+0x9990>
  406efc:	add	x1, x1, #0xb58
  406f00:	bl	402590 <__isoc99_sscanf@plt>
  406f04:	cmp	w0, #0x2
  406f08:	b.ne	406f24 <tigetstr@plt+0x48b4>  // b.any
  406f0c:	ldr	w0, [sp, #120]
  406f10:	ldrb	w1, [x25]
  406f14:	cmp	w0, #0x0
  406f18:	ldrb	w0, [sp, #216]
  406f1c:	ccmp	w1, w0, #0x0, eq  // eq = none
  406f20:	b.eq	408424 <tigetstr@plt+0x5db4>  // b.none
  406f24:	ldr	x3, [sp, #168]
  406f28:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  406f2c:	mov	x1, x23
  406f30:	add	x0, x0, #0xb60
  406f34:	sub	w2, w21, w3
  406f38:	bl	4024d0 <_nc_warning@plt>
  406f3c:	mov	x4, x26
  406f40:	mov	x25, x26
  406f44:	add	x21, x21, #0x1
  406f48:	ldrb	w0, [x4, #1]!
  406f4c:	mov	x26, x4
  406f50:	cbnz	w0, 405978 <tigetstr@plt+0x3308>
  406f54:	b	40598c <tigetstr@plt+0x331c>
  406f58:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  406f5c:	add	x0, x0, #0x8e8
  406f60:	bl	4024d0 <_nc_warning@plt>
  406f64:	b	406a38 <tigetstr@plt+0x43c8>
  406f68:	adrp	x1, 422000 <tigetstr@plt+0x1f990>
  406f6c:	ldrsw	x2, [sp, #136]
  406f70:	adrp	x0, 40e000 <tigetstr@plt+0xb990>
  406f74:	add	x0, x0, #0x90
  406f78:	ldr	x1, [x1, #4000]
  406f7c:	add	x0, x0, #0x728
  406f80:	ldrsh	w25, [x0, x2, lsl #1]
  406f84:	mov	x0, x22
  406f88:	ldr	x21, [x1, x2, lsl #3]
  406f8c:	mov	w2, #0x0                   	// #0
  406f90:	mov	w1, #0x1                   	// #1
  406f94:	bl	402400 <_nc_tic_expand@plt>
  406f98:	mov	x22, x0
  406f9c:	cbnz	x0, 406c70 <tigetstr@plt+0x4600>
  406fa0:	mov	x1, x21
  406fa4:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  406fa8:	add	x0, x0, #0xc18
  406fac:	bl	4024d0 <_nc_warning@plt>
  406fb0:	b	4059e8 <tigetstr@plt+0x3378>
  406fb4:	mov	x25, x26
  406fb8:	mov	x26, x21
  406fbc:	ldrb	w0, [x21], #1
  406fc0:	cbnz	w0, 405978 <tigetstr@plt+0x3308>
  406fc4:	b	40598c <tigetstr@plt+0x331c>
  406fc8:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  406fcc:	add	x0, x0, #0xd70
  406fd0:	bl	4024d0 <_nc_warning@plt>
  406fd4:	ldr	x25, [x19, #32]
  406fd8:	mov	x3, x25
  406fdc:	ldr	x1, [x25, #2424]
  406fe0:	ldr	x0, [x25, #2416]
  406fe4:	sub	x1, x1, #0x1
  406fe8:	cmn	x1, #0x3
  406fec:	sub	x0, x0, #0x1
  406ff0:	b.hi	405bd4 <tigetstr@plt+0x3564>  // b.pmore
  406ff4:	b	40700c <tigetstr@plt+0x499c>
  406ff8:	mov	x1, x23
  406ffc:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  407000:	add	x0, x0, #0x9d8
  407004:	bl	4024d0 <_nc_warning@plt>
  407008:	b	405924 <tigetstr@plt+0x32b4>
  40700c:	cmn	x0, #0x3
  407010:	b.hi	4078a8 <tigetstr@plt+0x5238>  // b.pmore
  407014:	mov	x3, x25
  407018:	ldr	x1, [x25, #2880]
  40701c:	ldr	x0, [x25, #2872]
  407020:	sub	x1, x1, #0x1
  407024:	cmn	x1, #0x3
  407028:	sub	x0, x0, #0x1
  40702c:	b.ls	405bf4 <tigetstr@plt+0x3584>  // b.plast
  407030:	cmn	x0, #0x3
  407034:	b.hi	405c00 <tigetstr@plt+0x3590>  // b.pmore
  407038:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  40703c:	add	x0, x0, #0xe30
  407040:	bl	4024d0 <_nc_warning@plt>
  407044:	ldr	x25, [x19, #32]
  407048:	b	405bfc <tigetstr@plt+0x358c>
  40704c:	mov	x0, x22
  407050:	bl	409cd0 <tigetstr@plt+0x7660>
  407054:	and	w25, w0, #0xff
  407058:	b	406c58 <tigetstr@plt+0x45e8>
  40705c:	b.ne	4059e8 <tigetstr@plt+0x3378>  // b.any
  407060:	add	x1, sp, #0xd0
  407064:	mov	x0, x22
  407068:	str	xzr, [sp, #208]
  40706c:	mov	x26, x22
  407070:	str	xzr, [sp, #216]
  407074:	bl	403e80 <tigetstr@plt+0x1810>
  407078:	add	x1, sp, #0xd8
  40707c:	mov	x25, x0
  407080:	mov	x2, #0x0                   	// #0
  407084:	mov	x0, x24
  407088:	str	x25, [sp, #120]
  40708c:	bl	403d38 <tigetstr@plt+0x16c8>
  407090:	str	wzr, [sp, #136]
  407094:	cmp	x22, x25
  407098:	mov	x27, x0
  40709c:	b.cs	4059e8 <tigetstr@plt+0x3378>  // b.hs, b.nlast
  4070a0:	add	x0, sp, #0x100
  4070a4:	adrp	x28, 40c000 <tigetstr@plt+0x9990>
  4070a8:	str	x0, [sp, #152]
  4070ac:	add	x0, x28, #0xcf8
  4070b0:	str	x0, [sp, #160]
  4070b4:	nop
  4070b8:	ldrb	w28, [x27]
  4070bc:	cbz	w28, 4070fc <tigetstr@plt+0x4a8c>
  4070c0:	ldrb	w25, [x26]
  4070c4:	cmp	w25, #0x5c
  4070c8:	b.eq	407c3c <tigetstr@plt+0x55cc>  // b.none
  4070cc:	cmp	w25, #0x24
  4070d0:	b.eq	407b14 <tigetstr@plt+0x54a4>  // b.none
  4070d4:	add	x26, x26, #0x1
  4070d8:	cmp	w28, #0x5c
  4070dc:	add	x2, x27, #0x1
  4070e0:	b.eq	407ae8 <tigetstr@plt+0x5478>  // b.none
  4070e4:	mov	x27, x2
  4070e8:	cmp	w25, w28
  4070ec:	b.ne	4084cc <tigetstr@plt+0x5e5c>  // b.any
  4070f0:	ldr	x0, [sp, #120]
  4070f4:	cmp	x0, x26
  4070f8:	b.hi	4070b8 <tigetstr@plt+0x4a48>  // b.pmore
  4070fc:	ldr	w0, [sp, #136]
  407100:	cbz	w0, 4059e8 <tigetstr@plt+0x3378>
  407104:	mov	x1, x21
  407108:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  40710c:	add	x0, x0, #0xd38
  407110:	bl	4024d0 <_nc_warning@plt>
  407114:	b	4059e8 <tigetstr@plt+0x3378>
  407118:	ldr	x0, [x3, #2872]
  40711c:	sub	x0, x0, #0x1
  407120:	cmn	x0, #0x3
  407124:	b.hi	407138 <tigetstr@plt+0x4ac8>  // b.pmore
  407128:	ldr	x0, [x3, #2880]
  40712c:	sub	x0, x0, #0x1
  407130:	cmn	x0, #0x3
  407134:	b.ls	405c98 <tigetstr@plt+0x3628>  // b.plast
  407138:	ldr	x0, [x3, #2408]
  40713c:	cbnz	x0, 405c98 <tigetstr@plt+0x3628>
  407140:	b	405cb8 <tigetstr@plt+0x3648>
  407144:	cmn	x0, #0x1
  407148:	ccmn	x1, #0x3, #0x2, ne  // ne = any
  40714c:	b.hi	406510 <tigetstr@plt+0x3ea0>  // b.pmore
  407150:	adrp	x0, 422000 <tigetstr@plt+0x1f990>
  407154:	ldr	x0, [x0, #3960]
  407158:	ldr	w0, [x0]
  40715c:	cbnz	w0, 407544 <tigetstr@plt+0x4ed4>
  407160:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  407164:	add	x0, x0, #0xbe8
  407168:	bl	4024d0 <_nc_warning@plt>
  40716c:	ldr	x28, [x19, #32]
  407170:	ldr	x1, [x28, #312]
  407174:	sub	x1, x1, #0x1
  407178:	b	406510 <tigetstr@plt+0x3ea0>
  40717c:	cmn	x0, #0x3
  407180:	b.hi	4062fc <tigetstr@plt+0x3c8c>  // b.pmore
  407184:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  407188:	add	x0, x0, #0x9b8
  40718c:	bl	4024d0 <_nc_warning@plt>
  407190:	ldr	x25, [x19, #32]
  407194:	b	4062f8 <tigetstr@plt+0x3c88>
  407198:	cmn	x0, #0x3
  40719c:	b.hi	4062d8 <tigetstr@plt+0x3c68>  // b.pmore
  4071a0:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  4071a4:	add	x0, x0, #0x978
  4071a8:	bl	4024d0 <_nc_warning@plt>
  4071ac:	ldr	x25, [x19, #32]
  4071b0:	b	4062d4 <tigetstr@plt+0x3c64>
  4071b4:	cmn	x0, #0x3
  4071b8:	b.hi	40617c <tigetstr@plt+0x3b0c>  // b.pmore
  4071bc:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  4071c0:	add	x0, x0, #0x608
  4071c4:	bl	4024d0 <_nc_warning@plt>
  4071c8:	ldr	x23, [x19, #32]
  4071cc:	b	40617c <tigetstr@plt+0x3b0c>
  4071d0:	cmn	x0, #0x3
  4071d4:	b.hi	406154 <tigetstr@plt+0x3ae4>  // b.pmore
  4071d8:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  4071dc:	add	x0, x0, #0x5a0
  4071e0:	bl	4024d0 <_nc_warning@plt>
  4071e4:	ldr	x23, [x19, #32]
  4071e8:	b	406154 <tigetstr@plt+0x3ae4>
  4071ec:	cmn	x0, #0x3
  4071f0:	b.hi	40612c <tigetstr@plt+0x3abc>  // b.pmore
  4071f4:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  4071f8:	add	x0, x0, #0x538
  4071fc:	bl	4024d0 <_nc_warning@plt>
  407200:	ldr	x23, [x19, #32]
  407204:	b	40612c <tigetstr@plt+0x3abc>
  407208:	cmn	x0, #0x3
  40720c:	b.hi	406104 <tigetstr@plt+0x3a94>  // b.pmore
  407210:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  407214:	add	x0, x0, #0x4d8
  407218:	bl	4024d0 <_nc_warning@plt>
  40721c:	ldr	x23, [x19, #32]
  407220:	b	406104 <tigetstr@plt+0x3a94>
  407224:	cmn	x0, #0x3
  407228:	b.hi	4060dc <tigetstr@plt+0x3a6c>  // b.pmore
  40722c:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  407230:	add	x0, x0, #0x480
  407234:	bl	4024d0 <_nc_warning@plt>
  407238:	ldr	x23, [x19, #32]
  40723c:	b	4060dc <tigetstr@plt+0x3a6c>
  407240:	cmn	x0, #0x3
  407244:	b.hi	4060b4 <tigetstr@plt+0x3a44>  // b.pmore
  407248:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  40724c:	add	x0, x0, #0x428
  407250:	bl	4024d0 <_nc_warning@plt>
  407254:	ldr	x23, [x19, #32]
  407258:	b	4060b4 <tigetstr@plt+0x3a44>
  40725c:	cmn	x0, #0x3
  407260:	b.hi	40608c <tigetstr@plt+0x3a1c>  // b.pmore
  407264:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  407268:	add	x0, x0, #0x3c8
  40726c:	bl	4024d0 <_nc_warning@plt>
  407270:	ldr	x23, [x19, #32]
  407274:	b	40608c <tigetstr@plt+0x3a1c>
  407278:	cmn	x0, #0x3
  40727c:	b.hi	406064 <tigetstr@plt+0x39f4>  // b.pmore
  407280:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  407284:	add	x0, x0, #0x360
  407288:	bl	4024d0 <_nc_warning@plt>
  40728c:	ldr	x23, [x19, #32]
  407290:	b	406064 <tigetstr@plt+0x39f4>
  407294:	cmn	x26, #0x3
  407298:	b.hi	40752c <tigetstr@plt+0x4ebc>  // b.pmore
  40729c:	add	x28, sp, #0x100
  4072a0:	cmn	x25, #0x3
  4072a4:	str	x24, [x28, w1, sxtw #3]
  4072a8:	b.hi	407b40 <tigetstr@plt+0x54d0>  // b.pmore
  4072ac:	ldrb	w1, [x2]
  4072b0:	cmp	w1, #0xa
  4072b4:	b.ne	407b6c <tigetstr@plt+0x54fc>  // b.any
  4072b8:	ldrb	w1, [x2, #1]
  4072bc:	cbnz	w1, 407b6c <tigetstr@plt+0x54fc>
  4072c0:	cmn	x4, #0x3
  4072c4:	b.hi	408398 <tigetstr@plt+0x5d28>  // b.pmore
  4072c8:	mov	w22, #0x0                   	// #0
  4072cc:	ldrb	w1, [x3]
  4072d0:	cmp	w1, #0x8
  4072d4:	b.ne	408254 <tigetstr@plt+0x5be4>  // b.any
  4072d8:	ldrb	w1, [x3, #1]
  4072dc:	cbnz	w1, 408254 <tigetstr@plt+0x5be4>
  4072e0:	cmn	x21, #0x3
  4072e4:	b.hi	408080 <tigetstr@plt+0x5a10>  // b.pmore
  4072e8:	bl	402160 <strlen@plt>
  4072ec:	cmp	x0, #0x1
  4072f0:	b.ls	408080 <tigetstr@plt+0x5a10>  // b.plast
  4072f4:	cmn	x25, #0x3
  4072f8:	b.hi	407b54 <tigetstr@plt+0x54e4>  // b.pmore
  4072fc:	ldr	x0, [x23, #112]
  407300:	sub	x0, x0, #0x1
  407304:	cmn	x0, #0x3
  407308:	b.hi	40831c <tigetstr@plt+0x5cac>  // b.pmore
  40730c:	ldr	x0, [x23, #136]
  407310:	sub	x0, x0, #0x1
  407314:	cmn	x0, #0x3
  407318:	b.ls	405ed8 <tigetstr@plt+0x3868>  // b.plast
  40731c:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  407320:	add	x0, x0, #0x280
  407324:	bl	4024d0 <_nc_warning@plt>
  407328:	ldr	x23, [x19, #32]
  40732c:	b	405ed8 <tigetstr@plt+0x3868>
  407330:	cmn	x1, #0x3
  407334:	b.ls	40821c <tigetstr@plt+0x5bac>  // b.plast
  407338:	cbz	w0, 405e5c <tigetstr@plt+0x37ec>
  40733c:	nop
  407340:	cmn	x5, #0x3
  407344:	b.hi	4081a8 <tigetstr@plt+0x5b38>  // b.pmore
  407348:	cmn	x3, #0x3
  40734c:	b.hi	4081c8 <tigetstr@plt+0x5b58>  // b.pmore
  407350:	ldr	x0, [x23, #888]
  407354:	sub	x0, x0, #0x1
  407358:	cmn	x0, #0x3
  40735c:	b.hi	4081e8 <tigetstr@plt+0x5b78>  // b.pmore
  407360:	ldr	x0, [x23, #896]
  407364:	sub	x0, x0, #0x1
  407368:	cmn	x0, #0x3
  40736c:	b.ls	405e5c <tigetstr@plt+0x37ec>  // b.plast
  407370:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  407374:	add	x0, x0, #0x218
  407378:	bl	4024d0 <_nc_warning@plt>
  40737c:	ldr	x23, [x19, #32]
  407380:	b	405e5c <tigetstr@plt+0x37ec>
  407384:	ldr	x0, [x23, #848]
  407388:	sub	x0, x0, #0x1
  40738c:	cmn	x0, #0x3
  407390:	b.hi	405d68 <tigetstr@plt+0x36f8>  // b.pmore
  407394:	ldr	x0, [x23, #176]
  407398:	sub	x0, x0, #0x1
  40739c:	cmn	x0, #0x3
  4073a0:	b.ls	405d68 <tigetstr@plt+0x36f8>  // b.plast
  4073a4:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  4073a8:	add	x0, x0, #0xd0
  4073ac:	bl	4024d0 <_nc_warning@plt>
  4073b0:	ldr	x23, [x19, #32]
  4073b4:	ldr	x0, [x23, #880]
  4073b8:	sub	x0, x0, #0x1
  4073bc:	cmn	x0, #0x3
  4073c0:	b.hi	405d68 <tigetstr@plt+0x36f8>  // b.pmore
  4073c4:	ldr	x0, [x23, #848]
  4073c8:	sub	x0, x0, #0x1
  4073cc:	cmn	x0, #0x3
  4073d0:	b.ls	405d68 <tigetstr@plt+0x36f8>  // b.plast
  4073d4:	nop
  4073d8:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  4073dc:	add	x0, x0, #0xf8
  4073e0:	bl	4024d0 <_nc_warning@plt>
  4073e4:	ldr	x23, [x19, #32]
  4073e8:	b	405d68 <tigetstr@plt+0x36f8>
  4073ec:	b.ls	407400 <tigetstr@plt+0x4d90>  // b.plast
  4073f0:	ldr	x0, [x3, #2392]
  4073f4:	sub	x0, x0, #0x1
  4073f8:	cmn	x0, #0x3
  4073fc:	b.hi	405ce4 <tigetstr@plt+0x3674>  // b.pmore
  407400:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  407404:	add	x0, x0, #0xfa8
  407408:	bl	4024d0 <_nc_warning@plt>
  40740c:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  407410:	add	x0, x0, #0xfd0
  407414:	bl	402670 <tigetstr@plt>
  407418:	sub	x1, x0, #0x1
  40741c:	mov	x21, x0
  407420:	cmn	x1, #0x3
  407424:	b.hi	405d00 <tigetstr@plt+0x3690>  // b.pmore
  407428:	add	x5, sp, #0xcf
  40742c:	add	x4, sp, #0x100
  407430:	add	x3, sp, #0xd8
  407434:	add	x2, sp, #0xd0
  407438:	adrp	x1, 40c000 <tigetstr@plt+0x9990>
  40743c:	add	x1, x1, #0xfd8
  407440:	bl	402590 <__isoc99_sscanf@plt>
  407444:	cmp	w0, #0x3
  407448:	b.ne	407470 <tigetstr@plt+0x4e00>  // b.any
  40744c:	ldr	w0, [sp, #208]
  407450:	cmp	w0, #0x0
  407454:	b.le	407470 <tigetstr@plt+0x4e00>
  407458:	ldr	w0, [sp, #216]
  40745c:	cmp	w0, #0x0
  407460:	b.le	407470 <tigetstr@plt+0x4e00>
  407464:	ldr	w0, [sp, #256]
  407468:	cmp	w0, #0x0
  40746c:	b.gt	405d00 <tigetstr@plt+0x3690>
  407470:	mov	x1, x21
  407474:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  407478:	add	x0, x0, #0xfe8
  40747c:	bl	4024d0 <_nc_warning@plt>
  407480:	ldr	x0, [x19, #16]
  407484:	ldrb	w1, [x0, #7]
  407488:	cbz	w1, 405d0c <tigetstr@plt+0x369c>
  40748c:	mov	x0, x20
  407490:	adrp	x1, 40d000 <tigetstr@plt+0xa990>
  407494:	add	x1, x1, #0x10
  407498:	bl	404b30 <tigetstr@plt+0x24c0>
  40749c:	ldr	x23, [x19, #32]
  4074a0:	b	405d28 <tigetstr@plt+0x36b8>
  4074a4:	cmn	x0, #0x3
  4074a8:	b.hi	405c24 <tigetstr@plt+0x35b4>  // b.pmore
  4074ac:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  4074b0:	add	x0, x0, #0xe88
  4074b4:	bl	4024d0 <_nc_warning@plt>
  4074b8:	ldr	x3, [x19, #32]
  4074bc:	b	405c24 <tigetstr@plt+0x35b4>
  4074c0:	cmn	x0, #0x3
  4074c4:	b.ls	405f08 <tigetstr@plt+0x3898>  // b.plast
  4074c8:	ldr	x0, [x23, #1128]
  4074cc:	sub	x0, x0, #0x1
  4074d0:	cmn	x0, #0x3
  4074d4:	b.ls	405f08 <tigetstr@plt+0x3898>  // b.plast
  4074d8:	ldr	x0, [x23, #1136]
  4074dc:	sub	x0, x0, #0x1
  4074e0:	cmn	x0, #0x3
  4074e4:	b.ls	405f08 <tigetstr@plt+0x3898>  // b.plast
  4074e8:	ldr	x0, [x23, #1144]
  4074ec:	sub	x0, x0, #0x1
  4074f0:	cmn	x0, #0x3
  4074f4:	b.hi	40601c <tigetstr@plt+0x39ac>  // b.pmore
  4074f8:	b	405f08 <tigetstr@plt+0x3898>
  4074fc:	mov	x0, x23
  407500:	bl	404df8 <tigetstr@plt+0x2788>
  407504:	mov	w3, w0
  407508:	cmp	w21, w0
  40750c:	b.eq	40792c <tigetstr@plt+0x52bc>  // b.none
  407510:	tbnz	w3, #31, 407940 <tigetstr@plt+0x52d0>
  407514:	mov	x2, x23
  407518:	mov	w1, w21
  40751c:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  407520:	add	x0, x0, #0xae0
  407524:	bl	4024d0 <_nc_warning@plt>
  407528:	b	405924 <tigetstr@plt+0x32b4>
  40752c:	cbz	w1, 405ed8 <tigetstr@plt+0x3868>
  407530:	cmn	x25, #0x3
  407534:	b.ls	408230 <tigetstr@plt+0x5bc0>  // b.plast
  407538:	cmn	x21, #0x3
  40753c:	b.hi	405ed8 <tigetstr@plt+0x3868>  // b.pmore
  407540:	b	407b48 <tigetstr@plt+0x54d8>
  407544:	mov	x0, x19
  407548:	bl	4025c0 <_nc_trim_sgr0@plt>
  40754c:	mov	x21, x0
  407550:	cbz	x0, 408330 <tigetstr@plt+0x5cc0>
  407554:	ldrb	w0, [x0]
  407558:	cbz	w0, 40795c <tigetstr@plt+0x52ec>
  40755c:	ldr	x28, [x19, #32]
  407560:	ldr	x1, [x28, #2568]
  407564:	ldr	x3, [x28, #312]
  407568:	sub	x0, x1, #0x1
  40756c:	cmn	x0, #0x3
  407570:	b.ls	407bd0 <tigetstr@plt+0x5560>  // b.plast
  407574:	ldr	x1, [x28, #344]
  407578:	sub	x0, x1, #0x1
  40757c:	cmn	x0, #0x3
  407580:	b.ls	407bf8 <tigetstr@plt+0x5588>  // b.plast
  407584:	ldr	x1, [x28, #352]
  407588:	sub	x0, x1, #0x1
  40758c:	cmn	x0, #0x3
  407590:	b.ls	407c20 <tigetstr@plt+0x55b0>  // b.plast
  407594:	cmp	x21, x3
  407598:	b.eq	406518 <tigetstr@plt+0x3ea8>  // b.none
  40759c:	mov	x0, x21
  4075a0:	bl	4024a0 <free@plt>
  4075a4:	ldr	x28, [x19, #32]
  4075a8:	b	406518 <tigetstr@plt+0x3ea8>
  4075ac:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  4075b0:	add	x0, x0, #0x7c0
  4075b4:	bl	4022e0 <tigetflag@plt>
  4075b8:	mov	w21, w0
  4075bc:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  4075c0:	add	x0, x0, #0x7c8
  4075c4:	bl	4022e0 <tigetflag@plt>
  4075c8:	mov	w22, w0
  4075cc:	ldr	x0, [x19]
  4075d0:	ldr	x1, [x19, #16]
  4075d4:	ldrb	w23, [x1, #28]
  4075d8:	bl	402150 <_nc_first_name@plt>
  4075dc:	adrp	x1, 40d000 <tigetstr@plt+0xa990>
  4075e0:	mov	x25, x0
  4075e4:	add	x1, x1, #0x7d0
  4075e8:	mov	x2, #0x6                   	// #6
  4075ec:	str	x0, [sp, #152]
  4075f0:	bl	4022b0 <strncmp@plt>
  4075f4:	mov	w24, w0
  4075f8:	cbz	w0, 4077e0 <tigetstr@plt+0x5170>
  4075fc:	mov	w26, #0x0                   	// #0
  407600:	str	wzr, [sp, #128]
  407604:	cmp	w23, #0x2
  407608:	and	w0, w22, #0xff
  40760c:	csel	w23, w23, wzr, cc  // cc = lo, ul, last
  407610:	cmp	w22, #0x0
  407614:	cset	w27, ne  // ne = any
  407618:	cmp	w0, #0x1
  40761c:	b.ls	407628 <tigetstr@plt+0x4fb8>  // b.plast
  407620:	mov	w27, #0x0                   	// #0
  407624:	mov	w22, #0x0                   	// #0
  407628:	and	w0, w21, #0xff
  40762c:	cmp	w0, #0x1
  407630:	b.ls	4080a8 <tigetstr@plt+0x5a38>  // b.plast
  407634:	mov	w27, #0x0                   	// #0
  407638:	mov	w21, #0x0                   	// #0
  40763c:	str	wzr, [sp, #120]
  407640:	ldr	x25, [x19, #32]
  407644:	mov	w2, #0x0                   	// #0
  407648:	mov	x28, x25
  40764c:	ldr	x1, [x25, #2840]
  407650:	sub	x0, x1, #0x1
  407654:	str	x0, [sp, #136]
  407658:	cmn	x0, #0x3
  40765c:	b.hi	407674 <tigetstr@plt+0x5004>  // b.pmore
  407660:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  407664:	add	x0, x0, #0x7d8
  407668:	bl	402460 <strcmp@plt>
  40766c:	cmp	w0, #0x0
  407670:	cset	w2, eq  // eq = none
  407674:	ldr	x0, [x25, #2384]
  407678:	sub	x1, x0, #0x1
  40767c:	cmn	x1, #0x3
  407680:	b.ls	407698 <tigetstr@plt+0x5028>  // b.plast
  407684:	ldr	x0, [x25, #2376]
  407688:	mov	w1, #0x0                   	// #0
  40768c:	sub	x6, x0, #0x1
  407690:	cmn	x6, #0x3
  407694:	b.hi	4076a8 <tigetstr@plt+0x5038>  // b.pmore
  407698:	str	w2, [sp, #160]
  40769c:	bl	4044c0 <tigetstr@plt+0x1e50>
  4076a0:	ldr	w2, [sp, #160]
  4076a4:	and	w1, w0, #0xff
  4076a8:	cbnz	w27, 4081fc <tigetstr@plt+0x5b8c>
  4076ac:	ldr	w0, [sp, #120]
  4076b0:	cmp	w26, #0x0
  4076b4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4076b8:	b.ne	4082e4 <tigetstr@plt+0x5c74>  // b.any
  4076bc:	cbz	w21, 4082b0 <tigetstr@plt+0x5c40>
  4076c0:	cmp	w24, #0x0
  4076c4:	eor	w0, w2, #0x1
  4076c8:	csel	w0, w0, wzr, eq  // eq = none
  4076cc:	cbz	w0, 4076f0 <tigetstr@plt+0x5080>
  4076d0:	ldr	x0, [sp, #136]
  4076d4:	str	w1, [sp, #120]
  4076d8:	cmn	x0, #0x3
  4076dc:	b.hi	408518 <tigetstr@plt+0x5ea8>  // b.pmore
  4076e0:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  4076e4:	add	x0, x0, #0x848
  4076e8:	bl	4024d0 <_nc_warning@plt>
  4076ec:	ldr	w1, [sp, #120]
  4076f0:	cbz	w23, 4083dc <tigetstr@plt+0x5d6c>
  4076f4:	cbnz	w1, 407714 <tigetstr@plt+0x50a4>
  4076f8:	ldr	x0, [x19, #24]
  4076fc:	ldr	w0, [x0, #52]
  407700:	cmp	w0, #0x0
  407704:	b.le	407714 <tigetstr@plt+0x50a4>
  407708:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  40770c:	add	x0, x0, #0x8c0
  407710:	bl	4024d0 <_nc_warning@plt>
  407714:	ldr	x25, [x19, #32]
  407718:	mov	x28, x25
  40771c:	ldr	x0, [x25, #1080]
  407720:	sub	x0, x0, #0x1
  407724:	cmn	x0, #0x3
  407728:	b.hi	4062b4 <tigetstr@plt+0x3c44>  // b.pmore
  40772c:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  407730:	add	x0, x0, #0x908
  407734:	bl	4024d0 <_nc_warning@plt>
  407738:	ldr	x25, [x19, #32]
  40773c:	mov	x28, x25
  407740:	b	4062b4 <tigetstr@plt+0x3c44>
  407744:	add	x1, sp, #0x100
  407748:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  40774c:	add	x0, x0, #0x2f0
  407750:	bl	4024d0 <_nc_warning@plt>
  407754:	ldr	x23, [x19, #32]
  407758:	b	40601c <tigetstr@plt+0x39ac>
  40775c:	mov	x7, #0x0                   	// #0
  407760:	mov	x6, #0x0                   	// #0
  407764:	mov	x5, #0x0                   	// #0
  407768:	mov	x4, #0x0                   	// #0
  40776c:	mov	x3, #0x0                   	// #0
  407770:	mov	x2, #0x0                   	// #0
  407774:	mov	x1, #0x0                   	// #0
  407778:	stp	xzr, xzr, [sp]
  40777c:	bl	4022a0 <tparm@plt>
  407780:	bl	402360 <strdup@plt>
  407784:	mov	x21, x0
  407788:	ldr	x22, [x22, #3992]
  40778c:	ldr	w0, [x22]
  407790:	cbz	w0, 4063fc <tigetstr@plt+0x3d8c>
  407794:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  407798:	add	x0, x0, #0xae0
  40779c:	bl	4024d0 <_nc_warning@plt>
  4077a0:	b	4063fc <tigetstr@plt+0x3d8c>
  4077a4:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  4077a8:	add	x0, x0, #0xc68
  4077ac:	bl	4024d0 <_nc_warning@plt>
  4077b0:	b	406628 <tigetstr@plt+0x3fb8>
  4077b4:	mov	x0, x20
  4077b8:	adrp	x1, 40d000 <tigetstr@plt+0xa990>
  4077bc:	add	x1, x1, #0x20
  4077c0:	bl	404b30 <tigetstr@plt+0x24c0>
  4077c4:	ldr	x23, [x19, #32]
  4077c8:	b	405d28 <tigetstr@plt+0x36b8>
  4077cc:	mov	x1, x25
  4077d0:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  4077d4:	add	x0, x0, #0x980
  4077d8:	bl	4024d0 <_nc_warning@plt>
  4077dc:	b	40690c <tigetstr@plt+0x429c>
  4077e0:	mov	w1, #0x2e                  	// #46
  4077e4:	mov	x0, x25
  4077e8:	bl	4024e0 <strchr@plt>
  4077ec:	cmp	x0, #0x0
  4077f0:	cset	w1, eq  // eq = none
  4077f4:	csel	w26, w26, wzr, eq  // eq = none
  4077f8:	str	w1, [sp, #128]
  4077fc:	b	407604 <tigetstr@plt+0x4f94>
  407800:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  407804:	add	x0, x0, #0xe60
  407808:	bl	4024d0 <_nc_warning@plt>
  40780c:	ldr	x25, [x19, #32]
  407810:	mov	x3, x25
  407814:	ldr	x0, [x25, #2408]
  407818:	sub	x0, x0, #0x1
  40781c:	cmn	x0, #0x3
  407820:	b.hi	405c24 <tigetstr@plt+0x35b4>  // b.pmore
  407824:	ldr	x0, [x25, #2400]
  407828:	sub	x0, x0, #0x1
  40782c:	cmn	x0, #0x3
  407830:	b.hi	4074ac <tigetstr@plt+0x4e3c>  // b.pmore
  407834:	b	405c20 <tigetstr@plt+0x35b0>
  407838:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  40783c:	add	x0, x0, #0x998
  407840:	bl	4024d0 <_nc_warning@plt>
  407844:	ldr	x25, [x19, #32]
  407848:	mov	x28, x25
  40784c:	ldr	x0, [x25, #864]
  407850:	sub	x0, x0, #0x1
  407854:	cmn	x0, #0x3
  407858:	b.hi	4062fc <tigetstr@plt+0x3c8c>  // b.pmore
  40785c:	ldr	x0, [x25, #840]
  407860:	sub	x0, x0, #0x1
  407864:	cmn	x0, #0x3
  407868:	b.hi	407184 <tigetstr@plt+0x4b14>  // b.pmore
  40786c:	b	4062f8 <tigetstr@plt+0x3c88>
  407870:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  407874:	add	x0, x0, #0x958
  407878:	bl	4024d0 <_nc_warning@plt>
  40787c:	ldr	x25, [x19, #32]
  407880:	mov	x28, x25
  407884:	ldr	x0, [x25, #872]
  407888:	sub	x0, x0, #0x1
  40788c:	cmn	x0, #0x3
  407890:	b.hi	4062d8 <tigetstr@plt+0x3c68>  // b.pmore
  407894:	ldr	x0, [x25, #904]
  407898:	sub	x0, x0, #0x1
  40789c:	cmn	x0, #0x3
  4078a0:	b.hi	4071a0 <tigetstr@plt+0x4b30>  // b.pmore
  4078a4:	b	4062d4 <tigetstr@plt+0x3c64>
  4078a8:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  4078ac:	add	x0, x0, #0xdb0
  4078b0:	bl	4024d0 <_nc_warning@plt>
  4078b4:	ldr	x25, [x19, #32]
  4078b8:	mov	x3, x25
  4078bc:	ldr	x0, [x25, #2416]
  4078c0:	sub	x0, x0, #0x1
  4078c4:	cmn	x0, #0x3
  4078c8:	b.hi	405bdc <tigetstr@plt+0x356c>  // b.pmore
  4078cc:	ldr	x0, [x25, #2424]
  4078d0:	sub	x0, x0, #0x1
  4078d4:	cmn	x0, #0x3
  4078d8:	b.ls	407014 <tigetstr@plt+0x49a4>  // b.plast
  4078dc:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  4078e0:	add	x0, x0, #0xdd8
  4078e4:	bl	4024d0 <_nc_warning@plt>
  4078e8:	ldr	x25, [x19, #32]
  4078ec:	mov	x3, x25
  4078f0:	b	407018 <tigetstr@plt+0x49a8>
  4078f4:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  4078f8:	add	x0, x0, #0xe00
  4078fc:	bl	4024d0 <_nc_warning@plt>
  407900:	ldr	x25, [x19, #32]
  407904:	mov	x3, x25
  407908:	ldr	x0, [x25, #2872]
  40790c:	sub	x0, x0, #0x1
  407910:	cmn	x0, #0x3
  407914:	b.hi	405c00 <tigetstr@plt+0x3590>  // b.pmore
  407918:	ldr	x0, [x25, #2880]
  40791c:	sub	x0, x0, #0x1
  407920:	cmn	x0, #0x3
  407924:	b.hi	407038 <tigetstr@plt+0x49c8>  // b.pmore
  407928:	b	405bfc <tigetstr@plt+0x358c>
  40792c:	ldr	x0, [sp, #144]
  407930:	add	x0, x0, #0x2e8
  407934:	ldrb	w0, [x0, #8]
  407938:	cbnz	w0, 405924 <tigetstr@plt+0x32b4>
  40793c:	tbz	w3, #31, 407514 <tigetstr@plt+0x4ea4>
  407940:	mov	w3, w25
  407944:	mov	x2, x23
  407948:	mov	w1, w21
  40794c:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  407950:	add	x0, x0, #0xb18
  407954:	bl	4024d0 <_nc_warning@plt>
  407958:	b	405924 <tigetstr@plt+0x32b4>
  40795c:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  407960:	add	x0, x0, #0xce0
  407964:	bl	4024d0 <_nc_warning@plt>
  407968:	b	40755c <tigetstr@plt+0x4eec>
  40796c:	ldr	x26, [x23, #1136]
  407970:	sub	x0, x26, #0x1
  407974:	cmn	x0, #0x3
  407978:	b.hi	405f08 <tigetstr@plt+0x3898>  // b.pmore
  40797c:	ldr	x27, [x23, #1144]
  407980:	sub	x0, x27, #0x1
  407984:	cmn	x0, #0x3
  407988:	b.hi	405f08 <tigetstr@plt+0x3898>  // b.pmore
  40798c:	ldrb	w1, [x22]
  407990:	mov	w0, #0x0                   	// #0
  407994:	cmp	w1, #0x1b
  407998:	b.ne	4079a8 <tigetstr@plt+0x5338>  // b.any
  40799c:	mov	x0, x22
  4079a0:	bl	404cb0 <tigetstr@plt+0x2640>
  4079a4:	and	w0, w0, #0xff
  4079a8:	strb	w0, [sp, #208]
  4079ac:	mov	w0, #0x0                   	// #0
  4079b0:	ldrb	w1, [x21]
  4079b4:	cmp	w1, #0x1b
  4079b8:	b.ne	4079c8 <tigetstr@plt+0x5358>  // b.any
  4079bc:	mov	x0, x21
  4079c0:	bl	404cb0 <tigetstr@plt+0x2640>
  4079c4:	and	w0, w0, #0xff
  4079c8:	strb	w0, [sp, #209]
  4079cc:	mov	w0, #0x0                   	// #0
  4079d0:	ldrb	w1, [x25]
  4079d4:	cmp	w1, #0x1b
  4079d8:	b.ne	4079e8 <tigetstr@plt+0x5378>  // b.any
  4079dc:	mov	x0, x25
  4079e0:	bl	404cb0 <tigetstr@plt+0x2640>
  4079e4:	and	w0, w0, #0xff
  4079e8:	strb	w0, [sp, #210]
  4079ec:	mov	w0, #0x0                   	// #0
  4079f0:	ldrb	w1, [x26]
  4079f4:	cmp	w1, #0x1b
  4079f8:	b.ne	407a08 <tigetstr@plt+0x5398>  // b.any
  4079fc:	mov	x0, x26
  407a00:	bl	404cb0 <tigetstr@plt+0x2640>
  407a04:	and	w0, w0, #0xff
  407a08:	strb	w0, [sp, #211]
  407a0c:	mov	w2, #0x0                   	// #0
  407a10:	ldrb	w0, [x27]
  407a14:	cmp	w0, #0x1b
  407a18:	b.ne	407a28 <tigetstr@plt+0x53b8>  // b.any
  407a1c:	mov	x0, x27
  407a20:	bl	404cb0 <tigetstr@plt+0x2640>
  407a24:	and	w2, w0, #0xff
  407a28:	adrp	x1, 40d000 <tigetstr@plt+0xa990>
  407a2c:	add	x0, sp, #0xd0
  407a30:	add	x1, x1, #0x298
  407a34:	strb	w2, [sp, #212]
  407a38:	strb	wzr, [sp, #213]
  407a3c:	bl	402460 <strcmp@plt>
  407a40:	cbz	w0, 40603c <tigetstr@plt+0x39cc>
  407a44:	mov	x0, x22
  407a48:	bl	404d08 <tigetstr@plt+0x2698>
  407a4c:	mov	x22, x0
  407a50:	mov	x0, x21
  407a54:	str	x22, [sp, #216]
  407a58:	bl	404d08 <tigetstr@plt+0x2698>
  407a5c:	mov	x24, x0
  407a60:	mov	x0, x25
  407a64:	str	x24, [sp, #224]
  407a68:	bl	404d08 <tigetstr@plt+0x2698>
  407a6c:	mov	x1, x0
  407a70:	mov	x0, x26
  407a74:	str	x1, [sp, #232]
  407a78:	bl	404d08 <tigetstr@plt+0x2698>
  407a7c:	mov	x1, x0
  407a80:	mov	x0, x27
  407a84:	str	x1, [sp, #240]
  407a88:	bl	404d08 <tigetstr@plt+0x2698>
  407a8c:	str	x0, [sp, #248]
  407a90:	mov	x2, x22
  407a94:	add	x3, sp, #0xd8
  407a98:	mov	x1, #0x0                   	// #0
  407a9c:	tbnz	x2, #63, 40603c <tigetstr@plt+0x39cc>
  407aa0:	cmp	x1, #0x20
  407aa4:	b.eq	408530 <tigetstr@plt+0x5ec0>  // b.none
  407aa8:	add	x0, x1, x3
  407aac:	add	x1, x1, #0x8
  407ab0:	ldr	x2, [x0, #8]
  407ab4:	b	407a9c <tigetstr@plt+0x542c>
  407ab8:	adrp	x1, 40c000 <tigetstr@plt+0x9990>
  407abc:	mov	x0, x21
  407ac0:	add	x1, x1, #0xc68
  407ac4:	bl	402460 <strcmp@plt>
  407ac8:	cbz	w0, 406cb8 <tigetstr@plt+0x4648>
  407acc:	adrp	x1, 40c000 <tigetstr@plt+0x9990>
  407ad0:	mov	x0, x21
  407ad4:	add	x1, x1, #0xc70
  407ad8:	bl	402460 <strcmp@plt>
  407adc:	cbz	w0, 406cb8 <tigetstr@plt+0x4648>
  407ae0:	mov	w25, #0x5                   	// #5
  407ae4:	b	406cd4 <tigetstr@plt+0x4664>
  407ae8:	str	x2, [sp, #128]
  407aec:	bl	402470 <__ctype_b_loc@plt>
  407af0:	ldrb	w6, [x27, #1]
  407af4:	ldr	x7, [x0]
  407af8:	ubfiz	x0, x6, #1, #8
  407afc:	ldr	x2, [sp, #128]
  407b00:	ldrh	w0, [x7, x0]
  407b04:	tbz	w0, #2, 4070e4 <tigetstr@plt+0x4a74>
  407b08:	add	x27, x27, #0x2
  407b0c:	mov	w28, w6
  407b10:	b	4070e8 <tigetstr@plt+0x4a78>
  407b14:	ldrb	w0, [x26, #1]
  407b18:	cmp	w0, #0x3c
  407b1c:	b.ne	4070d4 <tigetstr@plt+0x4a64>  // b.any
  407b20:	ldr	x1, [sp, #152]
  407b24:	mov	x0, x26
  407b28:	bl	403e80 <tigetstr@plt+0x1810>
  407b2c:	cmp	x0, x26
  407b30:	b.eq	408488 <tigetstr@plt+0x5e18>  // b.none
  407b34:	mov	x26, x0
  407b38:	str	w23, [sp, #136]
  407b3c:	b	4070f0 <tigetstr@plt+0x4a80>
  407b40:	cmn	x21, #0x3
  407b44:	b.hi	40849c <tigetstr@plt+0x5e2c>  // b.pmore
  407b48:	bl	402160 <strlen@plt>
  407b4c:	cmp	x0, #0x1
  407b50:	b.ls	408494 <tigetstr@plt+0x5e24>  // b.plast
  407b54:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  407b58:	add	x0, x0, #0x250
  407b5c:	bl	4024d0 <_nc_warning@plt>
  407b60:	ldr	x23, [x19, #32]
  407b64:	ldr	x21, [x23, #152]
  407b68:	sub	x21, x21, #0x1
  407b6c:	cmn	x21, #0x3
  407b70:	b.ls	4072fc <tigetstr@plt+0x4c8c>  // b.plast
  407b74:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  407b78:	add	x0, x0, #0x238
  407b7c:	bl	4024d0 <_nc_warning@plt>
  407b80:	ldr	x23, [x19, #32]
  407b84:	b	4072fc <tigetstr@plt+0x4c8c>
  407b88:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  407b8c:	add	x0, x0, #0xf78
  407b90:	bl	4024d0 <_nc_warning@plt>
  407b94:	b	405ce4 <tigetstr@plt+0x3674>
  407b98:	ubfiz	x1, x22, #4, #32
  407b9c:	mov	x2, x25
  407ba0:	add	x1, x27, x1
  407ba4:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  407ba8:	add	x0, x0, #0x940
  407bac:	ldr	x1, [x1, #8]
  407bb0:	cmp	x1, #0x0
  407bb4:	csel	x1, x1, x28, ne  // ne = any
  407bb8:	bl	4024d0 <_nc_warning@plt>
  407bbc:	b	40690c <tigetstr@plt+0x429c>
  407bc0:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  407bc4:	add	x0, x0, #0xa28
  407bc8:	bl	4024d0 <_nc_warning@plt>
  407bcc:	b	406344 <tigetstr@plt+0x3cd4>
  407bd0:	mov	x2, x21
  407bd4:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  407bd8:	add	x0, x0, #0xc00
  407bdc:	bl	4054b0 <tigetstr@plt+0x2e40>
  407be0:	ldr	x28, [x19, #32]
  407be4:	ldr	x1, [x28, #344]
  407be8:	ldr	x3, [x28, #312]
  407bec:	sub	x0, x1, #0x1
  407bf0:	cmn	x0, #0x3
  407bf4:	b.hi	407584 <tigetstr@plt+0x4f14>  // b.pmore
  407bf8:	mov	x2, x21
  407bfc:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  407c00:	add	x0, x0, #0xc18
  407c04:	bl	4054b0 <tigetstr@plt+0x2e40>
  407c08:	ldr	x28, [x19, #32]
  407c0c:	ldr	x1, [x28, #352]
  407c10:	ldr	x3, [x28, #312]
  407c14:	sub	x0, x1, #0x1
  407c18:	cmn	x0, #0x3
  407c1c:	b.hi	407594 <tigetstr@plt+0x4f24>  // b.pmore
  407c20:	mov	x2, x21
  407c24:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  407c28:	add	x0, x0, #0xc30
  407c2c:	bl	4054b0 <tigetstr@plt+0x2e40>
  407c30:	ldr	x28, [x19, #32]
  407c34:	ldr	x3, [x28, #312]
  407c38:	b	407594 <tigetstr@plt+0x4f24>
  407c3c:	bl	402470 <__ctype_b_loc@plt>
  407c40:	mov	x2, x26
  407c44:	ldr	x7, [x0]
  407c48:	ldrb	w6, [x2, #1]!
  407c4c:	ubfiz	x0, x6, #1, #8
  407c50:	ldrh	w0, [x7, x0]
  407c54:	tbz	w0, #2, 408078 <tigetstr@plt+0x5a08>
  407c58:	cmp	w6, #0x5e
  407c5c:	b.eq	408370 <tigetstr@plt+0x5d00>  // b.none
  407c60:	add	x26, x26, #0x2
  407c64:	mov	w25, w6
  407c68:	b	4070d8 <tigetstr@plt+0x4a68>
  407c6c:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  407c70:	add	x0, x0, #0xa50
  407c74:	bl	4024d0 <_nc_warning@plt>
  407c78:	ldr	x25, [x19, #32]
  407c7c:	mov	x28, x25
  407c80:	ldr	x0, [x25, #24]
  407c84:	sub	x0, x0, #0x1
  407c88:	cmn	x0, #0x3
  407c8c:	b.hi	406384 <tigetstr@plt+0x3d14>  // b.pmore
  407c90:	ldr	x0, [x25, #1008]
  407c94:	mov	x28, x25
  407c98:	sub	x0, x0, #0x1
  407c9c:	cmn	x0, #0x3
  407ca0:	b.ls	406384 <tigetstr@plt+0x3d14>  // b.plast
  407ca4:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  407ca8:	add	x0, x0, #0xa78
  407cac:	bl	4024d0 <_nc_warning@plt>
  407cb0:	ldr	x28, [x19, #32]
  407cb4:	b	406384 <tigetstr@plt+0x3d14>
  407cb8:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  407cbc:	add	x0, x0, #0x398
  407cc0:	bl	4024d0 <_nc_warning@plt>
  407cc4:	ldr	x23, [x19, #32]
  407cc8:	mov	x0, x23
  407ccc:	ldr	x1, [x23, #2488]
  407cd0:	sub	x1, x1, #0x1
  407cd4:	cmn	x1, #0x3
  407cd8:	b.hi	40608c <tigetstr@plt+0x3a1c>  // b.pmore
  407cdc:	ldr	x1, [x23, #2568]
  407ce0:	sub	x1, x1, #0x1
  407ce4:	cmn	x1, #0x3
  407ce8:	b.hi	407264 <tigetstr@plt+0x4bf4>  // b.pmore
  407cec:	b	406088 <tigetstr@plt+0x3a18>
  407cf0:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  407cf4:	add	x0, x0, #0x328
  407cf8:	bl	4024d0 <_nc_warning@plt>
  407cfc:	ldr	x23, [x19, #32]
  407d00:	mov	x0, x23
  407d04:	ldr	x1, [x23, #2472]
  407d08:	sub	x1, x1, #0x1
  407d0c:	cmn	x1, #0x3
  407d10:	b.hi	406064 <tigetstr@plt+0x39f4>  // b.pmore
  407d14:	ldr	x1, [x23, #2560]
  407d18:	sub	x1, x1, #0x1
  407d1c:	cmn	x1, #0x3
  407d20:	b.hi	407280 <tigetstr@plt+0x4c10>  // b.pmore
  407d24:	b	406060 <tigetstr@plt+0x39f0>
  407d28:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  407d2c:	add	x0, x0, #0x198
  407d30:	bl	4024d0 <_nc_warning@plt>
  407d34:	ldr	x23, [x19, #32]
  407d38:	ldr	x2, [x23, #896]
  407d3c:	sub	x1, x2, #0x1
  407d40:	b	405de8 <tigetstr@plt+0x3778>
  407d44:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  407d48:	add	x0, x0, #0x170
  407d4c:	bl	4024d0 <_nc_warning@plt>
  407d50:	ldr	x23, [x19, #32]
  407d54:	b	405dc8 <tigetstr@plt+0x3758>
  407d58:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  407d5c:	add	x0, x0, #0x150
  407d60:	bl	4024d0 <_nc_warning@plt>
  407d64:	ldr	x23, [x19, #32]
  407d68:	b	405da8 <tigetstr@plt+0x3738>
  407d6c:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  407d70:	add	x0, x0, #0x668
  407d74:	bl	4024d0 <_nc_warning@plt>
  407d78:	ldr	x23, [x19, #32]
  407d7c:	b	4061bc <tigetstr@plt+0x3b4c>
  407d80:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  407d84:	add	x0, x0, #0x638
  407d88:	bl	4024d0 <_nc_warning@plt>
  407d8c:	ldr	x23, [x19, #32]
  407d90:	b	40619c <tigetstr@plt+0x3b2c>
  407d94:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  407d98:	add	x0, x0, #0x5d8
  407d9c:	bl	4024d0 <_nc_warning@plt>
  407da0:	ldr	x23, [x19, #32]
  407da4:	mov	x0, x23
  407da8:	ldr	x1, [x23, #2552]
  407dac:	sub	x1, x1, #0x1
  407db0:	cmn	x1, #0x3
  407db4:	b.hi	40617c <tigetstr@plt+0x3b0c>  // b.pmore
  407db8:	ldr	x1, [x23, #2616]
  407dbc:	sub	x1, x1, #0x1
  407dc0:	cmn	x1, #0x3
  407dc4:	b.hi	4071bc <tigetstr@plt+0x4b4c>  // b.pmore
  407dc8:	b	406178 <tigetstr@plt+0x3b08>
  407dcc:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  407dd0:	add	x0, x0, #0x568
  407dd4:	bl	4024d0 <_nc_warning@plt>
  407dd8:	ldr	x23, [x19, #32]
  407ddc:	mov	x0, x23
  407de0:	ldr	x1, [x23, #2544]
  407de4:	sub	x1, x1, #0x1
  407de8:	cmn	x1, #0x3
  407dec:	b.hi	406154 <tigetstr@plt+0x3ae4>  // b.pmore
  407df0:	ldr	x1, [x23, #2608]
  407df4:	sub	x1, x1, #0x1
  407df8:	cmn	x1, #0x3
  407dfc:	b.hi	4071d8 <tigetstr@plt+0x4b68>  // b.pmore
  407e00:	b	406150 <tigetstr@plt+0x3ae0>
  407e04:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  407e08:	add	x0, x0, #0x508
  407e0c:	bl	4024d0 <_nc_warning@plt>
  407e10:	ldr	x23, [x19, #32]
  407e14:	mov	x0, x23
  407e18:	ldr	x1, [x23, #2536]
  407e1c:	sub	x1, x1, #0x1
  407e20:	cmn	x1, #0x3
  407e24:	b.hi	40612c <tigetstr@plt+0x3abc>  // b.pmore
  407e28:	ldr	x1, [x23, #2600]
  407e2c:	sub	x1, x1, #0x1
  407e30:	cmn	x1, #0x3
  407e34:	b.hi	4071f4 <tigetstr@plt+0x4b84>  // b.pmore
  407e38:	b	406128 <tigetstr@plt+0x3ab8>
  407e3c:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  407e40:	add	x0, x0, #0x4a8
  407e44:	bl	4024d0 <_nc_warning@plt>
  407e48:	ldr	x23, [x19, #32]
  407e4c:	mov	x0, x23
  407e50:	ldr	x1, [x23, #2528]
  407e54:	sub	x1, x1, #0x1
  407e58:	cmn	x1, #0x3
  407e5c:	b.hi	406104 <tigetstr@plt+0x3a94>  // b.pmore
  407e60:	ldr	x1, [x23, #2592]
  407e64:	sub	x1, x1, #0x1
  407e68:	cmn	x1, #0x3
  407e6c:	b.hi	407210 <tigetstr@plt+0x4ba0>  // b.pmore
  407e70:	b	406100 <tigetstr@plt+0x3a90>
  407e74:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  407e78:	add	x0, x0, #0x458
  407e7c:	bl	4024d0 <_nc_warning@plt>
  407e80:	ldr	x23, [x19, #32]
  407e84:	mov	x0, x23
  407e88:	ldr	x1, [x23, #2504]
  407e8c:	sub	x1, x1, #0x1
  407e90:	cmn	x1, #0x3
  407e94:	b.hi	4060dc <tigetstr@plt+0x3a6c>  // b.pmore
  407e98:	ldr	x1, [x23, #2584]
  407e9c:	sub	x1, x1, #0x1
  407ea0:	cmn	x1, #0x3
  407ea4:	b.hi	40722c <tigetstr@plt+0x4bbc>  // b.pmore
  407ea8:	b	4060d8 <tigetstr@plt+0x3a68>
  407eac:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  407eb0:	add	x0, x0, #0x3f8
  407eb4:	bl	4024d0 <_nc_warning@plt>
  407eb8:	ldr	x23, [x19, #32]
  407ebc:	mov	x0, x23
  407ec0:	ldr	x1, [x23, #2496]
  407ec4:	sub	x1, x1, #0x1
  407ec8:	cmn	x1, #0x3
  407ecc:	b.hi	4060b4 <tigetstr@plt+0x3a44>  // b.pmore
  407ed0:	ldr	x1, [x23, #2576]
  407ed4:	sub	x1, x1, #0x1
  407ed8:	cmn	x1, #0x3
  407edc:	b.hi	407248 <tigetstr@plt+0x4bd8>  // b.pmore
  407ee0:	b	4060b0 <tigetstr@plt+0x3a40>
  407ee4:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  407ee8:	add	x0, x0, #0x7a0
  407eec:	bl	4024d0 <_nc_warning@plt>
  407ef0:	b	40629c <tigetstr@plt+0x3c2c>
  407ef4:	bl	402540 <_nc_capcmp@plt>
  407ef8:	cbnz	w0, 40825c <tigetstr@plt+0x5bec>
  407efc:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  407f00:	add	x0, x0, #0xef8
  407f04:	bl	4024d0 <_nc_warning@plt>
  407f08:	ldr	x3, [x19, #32]
  407f0c:	b	405c64 <tigetstr@plt+0x35f4>
  407f10:	bl	402540 <_nc_capcmp@plt>
  407f14:	cbnz	w0, 408280 <tigetstr@plt+0x5c10>
  407f18:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  407f1c:	add	x0, x0, #0xeb0
  407f20:	bl	4024d0 <_nc_warning@plt>
  407f24:	ldr	x3, [x19, #32]
  407f28:	b	405c44 <tigetstr@plt+0x35d4>
  407f2c:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  407f30:	add	x0, x0, #0x128
  407f34:	bl	4024d0 <_nc_warning@plt>
  407f38:	ldr	x23, [x19, #32]
  407f3c:	b	405d88 <tigetstr@plt+0x3718>
  407f40:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  407f44:	add	x0, x0, #0xa00
  407f48:	bl	4024d0 <_nc_warning@plt>
  407f4c:	ldr	x25, [x19, #32]
  407f50:	mov	x28, x25
  407f54:	ldr	x0, [x25, #160]
  407f58:	sub	x1, x0, #0x1
  407f5c:	cmn	x1, #0x3
  407f60:	b.hi	406350 <tigetstr@plt+0x3ce0>  // b.pmore
  407f64:	ldr	x1, [x25, #128]
  407f68:	sub	x2, x1, #0x1
  407f6c:	cmn	x2, #0x3
  407f70:	b.hi	406350 <tigetstr@plt+0x3ce0>  // b.pmore
  407f74:	b	40633c <tigetstr@plt+0x3ccc>
  407f78:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  407f7c:	add	x0, x0, #0xa8
  407f80:	bl	4024d0 <_nc_warning@plt>
  407f84:	ldr	x23, [x19, #32]
  407f88:	ldr	x0, [x23, #848]
  407f8c:	sub	x0, x0, #0x1
  407f90:	cmn	x0, #0x3
  407f94:	b.ls	405d58 <tigetstr@plt+0x36e8>  // b.plast
  407f98:	ldr	x0, [x23, #880]
  407f9c:	sub	x0, x0, #0x1
  407fa0:	cmn	x0, #0x3
  407fa4:	b.hi	405d68 <tigetstr@plt+0x36f8>  // b.pmore
  407fa8:	b	4073d8 <tigetstr@plt+0x4d68>
  407fac:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  407fb0:	add	x0, x0, #0x9d8
  407fb4:	bl	4024d0 <_nc_warning@plt>
  407fb8:	ldr	x25, [x19, #32]
  407fbc:	mov	x28, x25
  407fc0:	b	40631c <tigetstr@plt+0x3cac>
  407fc4:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  407fc8:	add	x0, x0, #0xaa8
  407fcc:	bl	4024d0 <_nc_warning@plt>
  407fd0:	ldr	x28, [x19, #32]
  407fd4:	b	4063a4 <tigetstr@plt+0x3d34>
  407fd8:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  407fdc:	add	x0, x0, #0x728
  407fe0:	bl	4024d0 <_nc_warning@plt>
  407fe4:	ldr	x23, [x19, #32]
  407fe8:	b	40623c <tigetstr@plt+0x3bcc>
  407fec:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  407ff0:	add	x0, x0, #0x6f8
  407ff4:	bl	4024d0 <_nc_warning@plt>
  407ff8:	ldr	x23, [x19, #32]
  407ffc:	b	40621c <tigetstr@plt+0x3bac>
  408000:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  408004:	add	x0, x0, #0x6c8
  408008:	bl	4024d0 <_nc_warning@plt>
  40800c:	ldr	x23, [x19, #32]
  408010:	b	4061fc <tigetstr@plt+0x3b8c>
  408014:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  408018:	add	x0, x0, #0x698
  40801c:	bl	4024d0 <_nc_warning@plt>
  408020:	ldr	x23, [x19, #32]
  408024:	b	4061dc <tigetstr@plt+0x3b6c>
  408028:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  40802c:	add	x0, x0, #0x778
  408030:	bl	4024d0 <_nc_warning@plt>
  408034:	ldr	x23, [x19, #32]
  408038:	b	40627c <tigetstr@plt+0x3c0c>
  40803c:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  408040:	add	x0, x0, #0x750
  408044:	bl	4024d0 <_nc_warning@plt>
  408048:	ldr	x23, [x19, #32]
  40804c:	b	40625c <tigetstr@plt+0x3bec>
  408050:	mov	x1, x21
  408054:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  408058:	add	x0, x0, #0xc38
  40805c:	bl	4024d0 <_nc_warning@plt>
  408060:	b	4059e8 <tigetstr@plt+0x3378>
  408064:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  408068:	add	x0, x0, #0x310
  40806c:	bl	4024d0 <_nc_warning@plt>
  408070:	ldr	x23, [x19, #32]
  408074:	b	40603c <tigetstr@plt+0x39cc>
  408078:	mov	x26, x2
  40807c:	b	4070d8 <tigetstr@plt+0x4a68>
  408080:	cmn	x26, #0x3
  408084:	b.hi	408098 <tigetstr@plt+0x5a28>  // b.pmore
  408088:	mov	x0, x24
  40808c:	bl	402160 <strlen@plt>
  408090:	cmp	x0, #0x1
  408094:	b.hi	40809c <tigetstr@plt+0x5a2c>  // b.pmore
  408098:	cbz	w22, 405ed8 <tigetstr@plt+0x3868>
  40809c:	cmn	x25, #0x3
  4080a0:	b.ls	407b6c <tigetstr@plt+0x54fc>  // b.plast
  4080a4:	b	407b54 <tigetstr@plt+0x54e4>
  4080a8:	cmp	w21, #0x0
  4080ac:	cset	w0, ne  // ne = any
  4080b0:	csel	w27, w27, wzr, ne  // ne = any
  4080b4:	str	w0, [sp, #120]
  4080b8:	b	407640 <tigetstr@plt+0x4fd0>
  4080bc:	ldr	x0, [x23, #80]
  4080c0:	ldr	x1, [x23, #64]
  4080c4:	sub	x0, x0, #0x1
  4080c8:	cmn	x0, #0x3
  4080cc:	b.ls	4082fc <tigetstr@plt+0x5c8c>  // b.plast
  4080d0:	sub	x1, x1, #0x1
  4080d4:	mov	w0, #0x0                   	// #0
  4080d8:	cmn	x1, #0x3
  4080dc:	cset	w1, ls  // ls = plast
  4080e0:	ldr	x2, [x23, #96]
  4080e4:	sub	x2, x2, #0x1
  4080e8:	cmn	x2, #0x3
  4080ec:	b.hi	4080f8 <tigetstr@plt+0x5a88>  // b.pmore
  4080f0:	add	w1, w1, #0x1
  4080f4:	add	w0, w0, #0x1
  4080f8:	ldr	x2, [x23, #120]
  4080fc:	sub	x2, x2, #0x1
  408100:	cmn	x2, #0x3
  408104:	b.hi	408110 <tigetstr@plt+0x5aa0>  // b.pmore
  408108:	mov	w0, #0xa                   	// #10
  40810c:	mov	w1, w0
  408110:	ldr	x2, [x23, #144]
  408114:	sub	x2, x2, #0x1
  408118:	cmn	x2, #0x3
  40811c:	b.hi	408128 <tigetstr@plt+0x5ab8>  // b.pmore
  408120:	add	w1, w1, #0x1
  408124:	add	w0, w0, #0x1
  408128:	ldr	x2, [x23, #1016]
  40812c:	ldr	x5, [x23, #88]
  408130:	sub	x2, x2, #0x1
  408134:	ldr	x4, [x23, #152]
  408138:	cmn	x2, #0x2
  40813c:	ldr	x3, [x23, #112]
  408140:	sub	x5, x5, #0x1
  408144:	ldr	x2, [x23, #136]
  408148:	cinc	w0, w0, cc  // cc = lo, ul, last
  40814c:	sub	x4, x4, #0x1
  408150:	cmn	x5, #0x2
  408154:	cinc	w1, w1, cc  // cc = lo, ul, last
  408158:	sub	x3, x3, #0x1
  40815c:	cmn	x4, #0x2
  408160:	sub	x2, x2, #0x1
  408164:	cinc	w1, w1, cc  // cc = lo, ul, last
  408168:	cmn	x3, #0x2
  40816c:	cinc	w0, w0, cc  // cc = lo, ul, last
  408170:	cmn	x2, #0x2
  408174:	cinc	w0, w0, cc  // cc = lo, ul, last
  408178:	cmp	w0, #0x1
  40817c:	ccmp	w1, #0x1, #0x0, le
  408180:	b.le	4084b8 <tigetstr@plt+0x5e48>
  408184:	cmp	w0, #0x1
  408188:	b.le	408504 <tigetstr@plt+0x5e94>
  40818c:	cmp	w1, #0x1
  408190:	b.gt	405d28 <tigetstr@plt+0x36b8>
  408194:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  408198:	add	x0, x0, #0x80
  40819c:	bl	4024d0 <_nc_warning@plt>
  4081a0:	ldr	x23, [x19, #32]
  4081a4:	b	405d28 <tigetstr@plt+0x36b8>
  4081a8:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  4081ac:	add	x0, x0, #0x1c0
  4081b0:	bl	4024d0 <_nc_warning@plt>
  4081b4:	ldr	x23, [x19, #32]
  4081b8:	ldr	x3, [x23, #912]
  4081bc:	sub	x3, x3, #0x1
  4081c0:	cmn	x3, #0x3
  4081c4:	b.ls	407350 <tigetstr@plt+0x4ce0>  // b.plast
  4081c8:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  4081cc:	add	x0, x0, #0x1e0
  4081d0:	bl	4024d0 <_nc_warning@plt>
  4081d4:	ldr	x23, [x19, #32]
  4081d8:	ldr	x0, [x23, #888]
  4081dc:	sub	x0, x0, #0x1
  4081e0:	cmn	x0, #0x3
  4081e4:	b.ls	407360 <tigetstr@plt+0x4cf0>  // b.plast
  4081e8:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  4081ec:	add	x0, x0, #0x1f8
  4081f0:	bl	4024d0 <_nc_warning@plt>
  4081f4:	ldr	x23, [x19, #32]
  4081f8:	b	407360 <tigetstr@plt+0x4cf0>
  4081fc:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  408200:	add	x0, x0, #0x7e0
  408204:	bl	4024d0 <_nc_warning@plt>
  408208:	ldr	x25, [x19, #32]
  40820c:	mov	x28, x25
  408210:	b	4062b4 <tigetstr@plt+0x3c44>
  408214:	mov	w25, #0x0                   	// #0
  408218:	b	4058c0 <tigetstr@plt+0x3250>
  40821c:	add	x28, sp, #0x100
  408220:	str	x2, [x28, w0, sxtw #3]
  408224:	b	407340 <tigetstr@plt+0x4cd0>
  408228:	cmn	x25, #0x3
  40822c:	b.hi	4072c8 <tigetstr@plt+0x4c58>  // b.pmore
  408230:	ldrb	w1, [x2]
  408234:	cmp	w1, #0xa
  408238:	b.ne	408244 <tigetstr@plt+0x5bd4>  // b.any
  40823c:	ldrb	w1, [x2, #1]
  408240:	cbz	w1, 4072c0 <tigetstr@plt+0x4c50>
  408244:	cmn	x4, #0x3
  408248:	mov	w22, #0x1                   	// #1
  40824c:	b.ls	4072cc <tigetstr@plt+0x4c5c>  // b.plast
  408250:	b	407b6c <tigetstr@plt+0x54fc>
  408254:	add	w22, w22, #0x1
  408258:	b	4072e0 <tigetstr@plt+0x4c70>
  40825c:	ldp	x0, x1, [x19, #24]
  408260:	ldr	w2, [x0, #52]
  408264:	ldr	x0, [x1, #2424]
  408268:	ldr	x1, [x1, #2880]
  40826c:	bl	403fd8 <tigetstr@plt+0x1968>
  408270:	tst	w0, #0xff
  408274:	b.ne	408410 <tigetstr@plt+0x5da0>  // b.any
  408278:	ldr	x3, [x19, #32]
  40827c:	b	405c64 <tigetstr@plt+0x35f4>
  408280:	ldp	x0, x1, [x19, #24]
  408284:	ldr	w2, [x0, #52]
  408288:	ldr	x0, [x1, #2416]
  40828c:	ldr	x1, [x1, #2872]
  408290:	bl	403fd8 <tigetstr@plt+0x1968>
  408294:	tst	w0, #0xff
  408298:	b.ne	4083fc <tigetstr@plt+0x5d8c>  // b.any
  40829c:	ldr	x3, [x19, #32]
  4082a0:	b	405c44 <tigetstr@plt+0x35d4>
  4082a4:	adrp	x0, 423000 <tigetstr@plt+0x20990>
  4082a8:	str	x0, [sp, #144]
  4082ac:	b	406ae8 <tigetstr@plt+0x4478>
  4082b0:	ldr	w0, [sp, #128]
  4082b4:	cmp	w22, #0x0
  4082b8:	ccmp	w2, #0x0, #0x4, eq  // eq = none
  4082bc:	csinc	w0, w0, wzr, ne  // ne = any
  4082c0:	cbnz	w0, 4062b4 <tigetstr@plt+0x3c44>
  4082c4:	ldr	x0, [sp, #152]
  4082c8:	mov	w1, #0x2b                  	// #43
  4082cc:	bl	4024e0 <strchr@plt>
  4082d0:	cbnz	x0, 4062b4 <tigetstr@plt+0x3c44>
  4082d4:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  4082d8:	add	x0, x0, #0x930
  4082dc:	bl	4024d0 <_nc_warning@plt>
  4082e0:	b	4062ac <tigetstr@plt+0x3c3c>
  4082e4:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  4082e8:	add	x0, x0, #0x810
  4082ec:	bl	4024d0 <_nc_warning@plt>
  4082f0:	ldr	x25, [x19, #32]
  4082f4:	mov	x28, x25
  4082f8:	b	4062b4 <tigetstr@plt+0x3c44>
  4082fc:	mov	w0, #0xa                   	// #10
  408300:	mov	w1, w0
  408304:	b	4080e0 <tigetstr@plt+0x5a70>
  408308:	add	x21, x26, #0x2
  40830c:	mov	x25, x26
  408310:	add	x26, x26, #0x1
  408314:	add	x26, x26, #0x1
  408318:	b	405988 <tigetstr@plt+0x3318>
  40831c:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  408320:	add	x0, x0, #0x268
  408324:	bl	4024d0 <_nc_warning@plt>
  408328:	ldr	x23, [x19, #32]
  40832c:	b	40730c <tigetstr@plt+0x4c9c>
  408330:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  408334:	add	x0, x0, #0xce0
  408338:	bl	4024d0 <_nc_warning@plt>
  40833c:	ldr	x28, [x19, #32]
  408340:	mov	x25, x28
  408344:	ldr	x0, [x28, #2568]
  408348:	sub	x0, x0, #0x1
  40834c:	cmn	x0, #0x3
  408350:	ldr	x0, [x28, #344]
  408354:	b.hi	408740 <tigetstr@plt+0x60d0>  // b.pmore
  408358:	sub	x0, x0, #0x1
  40835c:	cmn	x0, #0x3
  408360:	b.hi	407c34 <tigetstr@plt+0x55c4>  // b.pmore
  408364:	mov	x28, x25
  408368:	ldr	x3, [x25, #312]
  40836c:	b	407594 <tigetstr@plt+0x4f24>
  408370:	ldr	x1, [sp, #160]
  408374:	mov	x0, x27
  408378:	add	x26, x26, #0x2
  40837c:	mov	x2, #0x4                   	// #4
  408380:	str	w6, [sp, #128]
  408384:	bl	4022b0 <strncmp@plt>
  408388:	cbz	w0, 4084b0 <tigetstr@plt+0x5e40>
  40838c:	ldr	w6, [sp, #128]
  408390:	mov	w25, w6
  408394:	b	4070d8 <tigetstr@plt+0x4a68>
  408398:	cmn	x21, #0x3
  40839c:	b.hi	4084e8 <tigetstr@plt+0x5e78>  // b.pmore
  4083a0:	bl	402160 <strlen@plt>
  4083a4:	cmp	x0, #0x1
  4083a8:	b.hi	4072fc <tigetstr@plt+0x4c8c>  // b.pmore
  4083ac:	cmn	x26, #0x3
  4083b0:	b.hi	405ed8 <tigetstr@plt+0x3868>  // b.pmore
  4083b4:	mov	x0, x24
  4083b8:	bl	402160 <strlen@plt>
  4083bc:	cmp	x0, #0x1
  4083c0:	b.hi	4072fc <tigetstr@plt+0x4c8c>  // b.pmore
  4083c4:	b	405ed8 <tigetstr@plt+0x3868>
  4083c8:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  4083cc:	add	x0, x0, #0xf40
  4083d0:	bl	4024d0 <_nc_warning@plt>
  4083d4:	ldr	x3, [x19, #32]
  4083d8:	b	405cb8 <tigetstr@plt+0x3648>
  4083dc:	ldr	x0, [x19, #24]
  4083e0:	ldr	w0, [x0, #52]
  4083e4:	cmp	w0, #0x0
  4083e8:	b.le	407714 <tigetstr@plt+0x50a4>
  4083ec:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  4083f0:	add	x0, x0, #0x8a0
  4083f4:	bl	4024d0 <_nc_warning@plt>
  4083f8:	b	407714 <tigetstr@plt+0x50a4>
  4083fc:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  408400:	add	x0, x0, #0xed8
  408404:	bl	4024d0 <_nc_warning@plt>
  408408:	ldr	x3, [x19, #32]
  40840c:	b	405c44 <tigetstr@plt+0x35d4>
  408410:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  408414:	add	x0, x0, #0xf20
  408418:	bl	4024d0 <_nc_warning@plt>
  40841c:	ldr	x3, [x19, #32]
  408420:	b	405c64 <tigetstr@plt+0x35f4>
  408424:	ldrb	w0, [x23]
  408428:	cmp	w0, #0x6b
  40842c:	b.eq	40872c <tigetstr@plt+0x60bc>  // b.none
  408430:	cbnz	w28, 4086e8 <tigetstr@plt+0x6078>
  408434:	ldr	x0, [x19, #16]
  408438:	ldrb	w0, [x0, #20]
  40843c:	cmp	w0, #0x0
  408440:	ccmp	w27, #0x0, #0x0, eq  // eq = none
  408444:	b.ne	406f3c <tigetstr@plt+0x48cc>  // b.any
  408448:	ldr	x0, [x19]
  40844c:	bl	402150 <_nc_first_name@plt>
  408450:	mov	w1, #0x2b                  	// #43
  408454:	bl	4024e0 <strchr@plt>
  408458:	cbnz	x0, 406f3c <tigetstr@plt+0x48cc>
  40845c:	cmp	w28, #0x0
  408460:	adrp	x1, 40c000 <tigetstr@plt+0x9990>
  408464:	adrp	x2, 40c000 <tigetstr@plt+0x9990>
  408468:	add	x1, x1, #0x8c0
  40846c:	add	x2, x2, #0x8a8
  408470:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  408474:	csel	x1, x2, x1, ne  // ne = any
  408478:	add	x0, x0, #0xba0
  40847c:	mov	x2, x23
  408480:	bl	4024d0 <_nc_warning@plt>
  408484:	b	406f3c <tigetstr@plt+0x48cc>
  408488:	ldrb	w28, [x27]
  40848c:	ldrb	w25, [x26], #1
  408490:	b	4070d8 <tigetstr@plt+0x4a68>
  408494:	cmn	x26, #0x3
  408498:	b.hi	405ed8 <tigetstr@plt+0x3868>  // b.pmore
  40849c:	mov	x0, x24
  4084a0:	bl	402160 <strlen@plt>
  4084a4:	cmp	x0, #0x1
  4084a8:	b.hi	407b54 <tigetstr@plt+0x54e4>  // b.pmore
  4084ac:	b	405ed8 <tigetstr@plt+0x3868>
  4084b0:	add	x27, x27, #0x4
  4084b4:	b	4070f0 <tigetstr@plt+0x4a80>
  4084b8:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  4084bc:	add	x0, x0, #0x30
  4084c0:	bl	4024d0 <_nc_warning@plt>
  4084c4:	ldr	x23, [x19, #32]
  4084c8:	b	405d28 <tigetstr@plt+0x36b8>
  4084cc:	mov	x3, x24
  4084d0:	mov	x2, x22
  4084d4:	mov	x1, x21
  4084d8:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  4084dc:	add	x0, x0, #0xd00
  4084e0:	bl	4024d0 <_nc_warning@plt>
  4084e4:	b	4059e8 <tigetstr@plt+0x3378>
  4084e8:	cmn	x26, #0x3
  4084ec:	b.hi	405ed8 <tigetstr@plt+0x3868>  // b.pmore
  4084f0:	mov	x0, x24
  4084f4:	bl	402160 <strlen@plt>
  4084f8:	cmp	x0, #0x1
  4084fc:	b.hi	407b74 <tigetstr@plt+0x5504>  // b.pmore
  408500:	b	405ed8 <tigetstr@plt+0x3868>
  408504:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  408508:	add	x0, x0, #0x58
  40850c:	bl	4024d0 <_nc_warning@plt>
  408510:	ldr	x23, [x19, #32]
  408514:	b	405d28 <tigetstr@plt+0x36b8>
  408518:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  40851c:	add	x0, x0, #0x878
  408520:	bl	4024d0 <_nc_warning@plt>
  408524:	ldr	w1, [sp, #120]
  408528:	cbnz	w23, 4076f4 <tigetstr@plt+0x5084>
  40852c:	b	4083dc <tigetstr@plt+0x5d6c>
  408530:	add	x21, sp, #0xd8
  408534:	mov	w1, #0x0                   	// #0
  408538:	mov	x0, x21
  40853c:	add	x3, x21, #0x20
  408540:	ldr	x2, [x0], #8
  408544:	cmp	x2, x24
  408548:	cinc	w1, w1, lt  // lt = tstop
  40854c:	cmp	x0, x3
  408550:	b.eq	40856c <tigetstr@plt+0x5efc>  // b.none
  408554:	ldr	x24, [x0, #8]
  408558:	ldr	x2, [x0], #8
  40855c:	cmp	x2, x24
  408560:	cinc	w1, w1, lt  // lt = tstop
  408564:	cmp	x0, x3
  408568:	b.ne	408554 <tigetstr@plt+0x5ee4>  // b.any
  40856c:	cmp	w1, #0x4
  408570:	b.eq	40601c <tigetstr@plt+0x39ac>  // b.none
  408574:	adrp	x23, 40d000 <tigetstr@plt+0xa990>
  408578:	adrp	x24, 40d000 <tigetstr@plt+0xa990>
  40857c:	adrp	x25, 40d000 <tigetstr@plt+0xa990>
  408580:	add	x0, x24, #0x2b0
  408584:	adrp	x26, 40d000 <tigetstr@plt+0xa990>
  408588:	adrp	x27, 40d000 <tigetstr@plt+0xa990>
  40858c:	add	x25, x25, #0x2c0
  408590:	add	x26, x26, #0x2a0
  408594:	add	x27, x27, #0x2a8
  408598:	add	x28, sp, #0x100
  40859c:	mov	x4, #0xffffffffffffffff    	// #-1
  4085a0:	str	x0, [sp, #120]
  4085a4:	add	x0, x23, #0x2b8
  4085a8:	mov	w23, #0x5                   	// #5
  4085ac:	str	x0, [sp, #128]
  4085b0:	strb	wzr, [sp, #256]
  4085b4:	mov	x3, x22
  4085b8:	mov	x0, #0x64                  	// #100
  4085bc:	cmp	x0, x3
  4085c0:	mov	x2, #0x0                   	// #0
  4085c4:	ccmp	x4, x3, #0x0, gt
  4085c8:	mov	w1, #0xffffffff            	// #-1
  4085cc:	csel	x24, x3, x0, lt  // lt = tstop
  4085d0:	csel	w0, w2, w1, lt  // lt = tstop
  4085d4:	cmp	x2, #0x4
  4085d8:	b.eq	408608 <tigetstr@plt+0x5f98>  // b.none
  4085dc:	add	x3, x21, x2, lsl #3
  4085e0:	mov	w1, w0
  4085e4:	mov	x0, x24
  4085e8:	add	x2, x2, #0x1
  4085ec:	ldr	x3, [x3, #8]
  4085f0:	cmp	x0, x3
  4085f4:	ccmp	x4, x3, #0x0, gt
  4085f8:	csel	x24, x3, x0, lt  // lt = tstop
  4085fc:	csel	w0, w2, w1, lt  // lt = tstop
  408600:	cmp	x2, #0x4
  408604:	b.ne	4085dc <tigetstr@plt+0x5f6c>  // b.any
  408608:	cmp	w0, #0x2
  40860c:	b.eq	4086d8 <tigetstr@plt+0x6068>  // b.none
  408610:	b.gt	40864c <tigetstr@plt+0x5fdc>
  408614:	cbz	w0, 408694 <tigetstr@plt+0x6024>
  408618:	cmp	w0, #0x1
  40861c:	b.ne	40863c <tigetstr@plt+0x5fcc>  // b.any
  408620:	mov	x0, x28
  408624:	bl	402160 <strlen@plt>
  408628:	add	x1, x28, x0
  40862c:	ldr	w3, [x27]
  408630:	ldrb	w2, [x27, #4]
  408634:	str	w3, [x28, x0]
  408638:	strb	w2, [x1, #4]
  40863c:	subs	w23, w23, #0x1
  408640:	b.eq	40867c <tigetstr@plt+0x600c>  // b.none
  408644:	mov	x4, x24
  408648:	b	4085b4 <tigetstr@plt+0x5f44>
  40864c:	cmp	w0, #0x3
  408650:	b.eq	4086b4 <tigetstr@plt+0x6044>  // b.none
  408654:	cmp	w0, #0x4
  408658:	b.ne	40863c <tigetstr@plt+0x5fcc>  // b.any
  40865c:	mov	x0, x28
  408660:	bl	402160 <strlen@plt>
  408664:	add	x1, x28, x0
  408668:	ldr	w3, [x25]
  40866c:	ldrb	w2, [x25, #4]
  408670:	str	w3, [x28, x0]
  408674:	strb	w2, [x1, #4]
  408678:	b	40863c <tigetstr@plt+0x5fcc>
  40867c:	mov	x1, x28
  408680:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  408684:	add	x0, x0, #0x2c8
  408688:	bl	4024d0 <_nc_warning@plt>
  40868c:	ldr	x23, [x19, #32]
  408690:	b	40601c <tigetstr@plt+0x39ac>
  408694:	mov	x0, x28
  408698:	bl	402160 <strlen@plt>
  40869c:	add	x1, x28, x0
  4086a0:	ldr	w3, [x26]
  4086a4:	ldrb	w2, [x26, #4]
  4086a8:	str	w3, [x28, x0]
  4086ac:	strb	w2, [x1, #4]
  4086b0:	b	40863c <tigetstr@plt+0x5fcc>
  4086b4:	mov	x0, x28
  4086b8:	bl	402160 <strlen@plt>
  4086bc:	ldr	x1, [sp, #128]
  4086c0:	ldrb	w2, [x1, #4]
  4086c4:	ldr	w3, [x1]
  4086c8:	add	x1, x28, x0
  4086cc:	str	w3, [x28, x0]
  4086d0:	strb	w2, [x1, #4]
  4086d4:	b	40863c <tigetstr@plt+0x5fcc>
  4086d8:	mov	x0, x28
  4086dc:	bl	402160 <strlen@plt>
  4086e0:	ldr	x1, [sp, #120]
  4086e4:	b	4086c0 <tigetstr@plt+0x6050>
  4086e8:	adrp	x1, 40c000 <tigetstr@plt+0x9990>
  4086ec:	mov	x25, #0x0                   	// #0
  4086f0:	add	x1, x1, #0x8a0
  4086f4:	b	408700 <tigetstr@plt+0x6090>
  4086f8:	ldr	x0, [sp, #184]
  4086fc:	ldr	x1, [x0, x25, lsl #3]
  408700:	mov	x0, x23
  408704:	bl	402460 <strcmp@plt>
  408708:	cbz	w0, 408434 <tigetstr@plt+0x5dc4>
  40870c:	add	x25, x25, #0x1
  408710:	cmp	x25, #0x1b
  408714:	b.ne	4086f8 <tigetstr@plt+0x6088>  // b.any
  408718:	mov	x1, x23
  40871c:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  408720:	add	x0, x0, #0xca8
  408724:	bl	4024d0 <_nc_warning@plt>
  408728:	b	406f3c <tigetstr@plt+0x48cc>
  40872c:	mov	x1, x23
  408730:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  408734:	add	x0, x0, #0xb80
  408738:	bl	4024d0 <_nc_warning@plt>
  40873c:	b	406f3c <tigetstr@plt+0x48cc>
  408740:	sub	x0, x0, #0x1
  408744:	cmn	x0, #0x3
  408748:	ldr	x3, [x28, #312]
  40874c:	b.ls	408364 <tigetstr@plt+0x5cf4>  // b.plast
  408750:	b	407594 <tigetstr@plt+0x4f24>
  408754:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  408758:	add	x0, x0, #0xbc8
  40875c:	bl	4024d0 <_nc_warning@plt>
  408760:	ldr	x28, [x19, #32]
  408764:	ldr	x1, [x28, #312]
  408768:	sub	x1, x1, #0x1
  40876c:	b	406510 <tigetstr@plt+0x3ea0>
  408770:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  408774:	add	x0, x0, #0x8d8
  408778:	bl	404800 <tigetstr@plt+0x2190>
  40877c:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  408780:	add	x0, x0, #0x8c8
  408784:	bl	404800 <tigetstr@plt+0x2190>
  408788:	stp	x29, x30, [sp, #-32]!
  40878c:	mov	x29, sp
  408790:	str	x19, [sp, #16]
  408794:	adrp	x19, 423000 <tigetstr@plt+0x20990>
  408798:	add	x0, x19, #0x2e8
  40879c:	ldr	x0, [x0, #24]
  4087a0:	cbz	x0, 4087a8 <tigetstr@plt+0x6138>
  4087a4:	bl	402270 <fclose@plt>
  4087a8:	ldr	x19, [x19, #744]
  4087ac:	cbz	x19, 4087bc <tigetstr@plt+0x614c>
  4087b0:	mov	x0, x19
  4087b4:	bl	4021c0 <remove@plt>
  4087b8:	cbnz	w0, 4087c8 <tigetstr@plt+0x6158>
  4087bc:	ldr	x19, [sp, #16]
  4087c0:	ldp	x29, x30, [sp], #32
  4087c4:	ret
  4087c8:	mov	x0, x19
  4087cc:	ldr	x19, [sp, #16]
  4087d0:	ldp	x29, x30, [sp], #32
  4087d4:	b	4021b0 <perror@plt>
  4087d8:	stp	x29, x30, [sp, #-176]!
  4087dc:	mov	x29, sp
  4087e0:	stp	x19, x20, [sp, #16]
  4087e4:	mov	x19, x0
  4087e8:	mov	x20, x1
  4087ec:	ldrb	w0, [x0]
  4087f0:	cmp	w0, #0x2d
  4087f4:	b.ne	408830 <tigetstr@plt+0x61c0>  // b.any
  4087f8:	ldrb	w0, [x19, #1]
  4087fc:	cbnz	w0, 408830 <tigetstr@plt+0x61c0>
  408800:	adrp	x0, 422000 <tigetstr@plt+0x1f990>
  408804:	mov	x2, x1
  408808:	adrp	x1, 40d000 <tigetstr@plt+0xa990>
  40880c:	add	x1, x1, #0xcf8
  408810:	ldr	x0, [x0, #3928]
  408814:	ldr	x0, [x0]
  408818:	bl	404a00 <tigetstr@plt+0x2390>
  40881c:	mov	x2, x0
  408820:	mov	x0, x2
  408824:	ldp	x19, x20, [sp, #16]
  408828:	ldp	x29, x30, [sp], #176
  40882c:	ret
  408830:	add	x2, sp, #0x30
  408834:	mov	x1, x19
  408838:	mov	w0, #0x0                   	// #0
  40883c:	str	x21, [sp, #32]
  408840:	bl	402620 <__xstat@plt>
  408844:	tbnz	w0, #31, 4088c8 <tigetstr@plt+0x6258>
  408848:	ldr	w21, [sp, #64]
  40884c:	and	w21, w21, #0xf000
  408850:	cmp	w21, #0x4, lsl #12
  408854:	b.eq	408910 <tigetstr@plt+0x62a0>  // b.none
  408858:	sub	w0, w21, #0x1, lsl #12
  40885c:	cmp	w21, #0x8, lsl #12
  408860:	and	w0, w0, #0xffffefff
  408864:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  408868:	b.ne	408910 <tigetstr@plt+0x62a0>  // b.any
  40886c:	mov	x0, x19
  408870:	adrp	x1, 40d000 <tigetstr@plt+0xa990>
  408874:	add	x1, x1, #0x1d8
  408878:	bl	402280 <fopen@plt>
  40887c:	mov	x2, x0
  408880:	cbz	x0, 408940 <tigetstr@plt+0x62d0>
  408884:	cmp	w21, #0x8, lsl #12
  408888:	b.eq	4088b4 <tigetstr@plt+0x6244>  // b.none
  40888c:	cbz	x20, 408910 <tigetstr@plt+0x62a0>
  408890:	mov	x2, x20
  408894:	mov	x1, x19
  408898:	bl	404a00 <tigetstr@plt+0x2390>
  40889c:	mov	x2, x0
  4088a0:	mov	x0, x2
  4088a4:	ldp	x19, x20, [sp, #16]
  4088a8:	ldr	x21, [sp, #32]
  4088ac:	ldp	x29, x30, [sp], #176
  4088b0:	ret
  4088b4:	mov	x0, x2
  4088b8:	ldp	x19, x20, [sp, #16]
  4088bc:	ldr	x21, [sp, #32]
  4088c0:	ldp	x29, x30, [sp], #176
  4088c4:	ret
  4088c8:	adrp	x1, 422000 <tigetstr@plt+0x1f990>
  4088cc:	adrp	x0, 422000 <tigetstr@plt+0x1f990>
  4088d0:	ldr	x1, [x1, #3856]
  4088d4:	ldr	x0, [x0, #3968]
  4088d8:	ldr	x20, [x1]
  4088dc:	ldr	x21, [x0]
  4088e0:	bl	402600 <__errno_location@plt>
  4088e4:	ldr	w0, [x0]
  4088e8:	bl	402370 <strerror@plt>
  4088ec:	mov	x4, x0
  4088f0:	mov	x2, x21
  4088f4:	mov	x3, x19
  4088f8:	adrp	x1, 40d000 <tigetstr@plt+0xa990>
  4088fc:	add	x1, x1, #0xd00
  408900:	mov	x0, x20
  408904:	bl	402630 <fprintf@plt>
  408908:	mov	w0, #0x1                   	// #1
  40890c:	bl	402190 <exit@plt>
  408910:	adrp	x2, 422000 <tigetstr@plt+0x1f990>
  408914:	adrp	x1, 40d000 <tigetstr@plt+0xa990>
  408918:	mov	x3, x19
  40891c:	add	x1, x1, #0xd10
  408920:	ldr	x2, [x2, #3968]
  408924:	adrp	x0, 422000 <tigetstr@plt+0x1f990>
  408928:	ldr	x0, [x0, #3856]
  40892c:	ldr	x2, [x2]
  408930:	ldr	x0, [x0]
  408934:	bl	402630 <fprintf@plt>
  408938:	mov	w0, #0x1                   	// #1
  40893c:	bl	402190 <exit@plt>
  408940:	adrp	x2, 422000 <tigetstr@plt+0x1f990>
  408944:	adrp	x1, 40d000 <tigetstr@plt+0xa990>
  408948:	mov	x3, x19
  40894c:	add	x1, x1, #0xd28
  408950:	ldr	x2, [x2, #3968]
  408954:	adrp	x0, 422000 <tigetstr@plt+0x1f990>
  408958:	b	408928 <tigetstr@plt+0x62b8>
  40895c:	nop
  408960:	mov	x12, #0x2040                	// #8256
  408964:	sub	sp, sp, x12
  408968:	stp	x29, x30, [sp]
  40896c:	mov	x29, sp
  408970:	stp	x21, x22, [sp, #32]
  408974:	cbz	x0, 408b2c <tigetstr@plt+0x64bc>
  408978:	mov	x21, x0
  40897c:	mov	w1, #0x2f                  	// #47
  408980:	stp	x19, x20, [sp, #16]
  408984:	stp	x23, x24, [sp, #48]
  408988:	bl	4024e0 <strchr@plt>
  40898c:	mov	x22, x0
  408990:	cbz	x0, 408a6c <tigetstr@plt+0x63fc>
  408994:	mov	x0, x21
  408998:	mov	x1, #0x0                   	// #0
  40899c:	add	x19, sp, #0x40
  4089a0:	bl	4087d8 <tigetstr@plt+0x6168>
  4089a4:	mov	x20, x0
  4089a8:	mov	w23, #0x2                   	// #2
  4089ac:	mov	x22, #0x0                   	// #0
  4089b0:	mov	w21, #0x0                   	// #0
  4089b4:	b	4089c4 <tigetstr@plt+0x6354>
  4089b8:	mov	x0, x19
  4089bc:	bl	404818 <tigetstr@plt+0x21a8>
  4089c0:	cbnz	x0, 408af0 <tigetstr@plt+0x6480>
  4089c4:	mov	x2, x20
  4089c8:	mov	x0, x19
  4089cc:	mov	w1, #0x2000                	// #8192
  4089d0:	bl	402640 <fgets@plt>
  4089d4:	cbnz	x0, 4089b8 <tigetstr@plt+0x6348>
  4089d8:	cmp	w23, #0x2
  4089dc:	b.eq	408b00 <tigetstr@plt+0x6490>  // b.none
  4089e0:	cmp	w23, #0x3
  4089e4:	b.ne	408b1c <tigetstr@plt+0x64ac>  // b.any
  4089e8:	mov	x0, x20
  4089ec:	bl	402270 <fclose@plt>
  4089f0:	adrp	x20, 423000 <tigetstr@plt+0x20990>
  4089f4:	add	x20, x20, #0x2e8
  4089f8:	ldrb	w0, [x20, #32]
  4089fc:	cbz	w0, 408a4c <tigetstr@plt+0x63dc>
  408a00:	cbz	x22, 408b24 <tigetstr@plt+0x64b4>
  408a04:	ldr	x3, [x20, #40]
  408a08:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  408a0c:	mov	x2, #0x1f                  	// #31
  408a10:	add	x0, x0, #0xd50
  408a14:	mov	x1, #0x1                   	// #1
  408a18:	bl	4024f0 <fwrite@plt>
  408a1c:	ldr	x3, [x22]
  408a20:	cbz	x3, 408a4c <tigetstr@plt+0x63dc>
  408a24:	adrp	x21, 40d000 <tigetstr@plt+0xa990>
  408a28:	add	x21, x21, #0xd70
  408a2c:	mov	w19, #0x0                   	// #0
  408a30:	ldr	x0, [x20, #40]
  408a34:	add	w19, w19, #0x1
  408a38:	mov	w2, w19
  408a3c:	mov	x1, x21
  408a40:	bl	402630 <fprintf@plt>
  408a44:	ldr	x3, [x22, w19, uxtw #3]
  408a48:	cbnz	x3, 408a30 <tigetstr@plt+0x63c0>
  408a4c:	mov	x0, x22
  408a50:	mov	x12, #0x2040                	// #8256
  408a54:	ldp	x29, x30, [sp]
  408a58:	ldp	x19, x20, [sp, #16]
  408a5c:	ldp	x21, x22, [sp, #32]
  408a60:	ldp	x23, x24, [sp, #48]
  408a64:	add	sp, sp, x12
  408a68:	ret
  408a6c:	mov	w23, #0x1                   	// #1
  408a70:	mov	x0, x21
  408a74:	mov	w24, #0x0                   	// #0
  408a78:	mov	w19, #0x0                   	// #0
  408a7c:	nop
  408a80:	ldrb	w20, [x21, w19, uxtw]
  408a84:	mov	w1, w19
  408a88:	cmp	w20, #0x2c
  408a8c:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  408a90:	b.ne	408ad4 <tigetstr@plt+0x6464>  // b.any
  408a94:	cmp	w23, #0x1
  408a98:	b.eq	408adc <tigetstr@plt+0x646c>  // b.none
  408a9c:	strb	wzr, [x21, x1]
  408aa0:	bl	404818 <tigetstr@plt+0x21a8>
  408aa4:	cbz	x0, 408ab0 <tigetstr@plt+0x6440>
  408aa8:	str	x0, [x22, w24, uxtw #3]
  408aac:	add	w24, w24, #0x1
  408ab0:	add	w0, w19, #0x1
  408ab4:	add	w19, w19, #0x1
  408ab8:	add	x0, x21, x0
  408abc:	cbz	w20, 4089f0 <tigetstr@plt+0x6380>
  408ac0:	ldrb	w20, [x21, w19, uxtw]
  408ac4:	mov	w1, w19
  408ac8:	cmp	w20, #0x2c
  408acc:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  408ad0:	b.eq	408a94 <tigetstr@plt+0x6424>  // b.none
  408ad4:	add	w19, w19, #0x1
  408ad8:	b	408a80 <tigetstr@plt+0x6410>
  408adc:	add	w1, w24, #0x1
  408ae0:	cbz	w20, 408b48 <tigetstr@plt+0x64d8>
  408ae4:	mov	w24, w1
  408ae8:	add	w19, w19, #0x1
  408aec:	b	408a80 <tigetstr@plt+0x6410>
  408af0:	cbz	x22, 408b6c <tigetstr@plt+0x64fc>
  408af4:	str	x0, [x22, w21, uxtw #3]
  408af8:	add	w21, w21, #0x1
  408afc:	b	4089c4 <tigetstr@plt+0x6354>
  408b00:	add	w0, w21, #0x1
  408b04:	mov	x1, #0x8                   	// #8
  408b08:	bl	402340 <calloc@plt>
  408b0c:	mov	x22, x0
  408b10:	cbz	x0, 408b60 <tigetstr@plt+0x64f0>
  408b14:	mov	x0, x20
  408b18:	bl	402350 <rewind@plt>
  408b1c:	add	w23, w23, #0x1
  408b20:	b	4089b0 <tigetstr@plt+0x6340>
  408b24:	ldp	x19, x20, [sp, #16]
  408b28:	ldp	x23, x24, [sp, #48]
  408b2c:	mov	x22, #0x0                   	// #0
  408b30:	mov	x12, #0x2040                	// #8256
  408b34:	mov	x0, x22
  408b38:	ldp	x29, x30, [sp]
  408b3c:	ldp	x21, x22, [sp, #32]
  408b40:	add	sp, sp, x12
  408b44:	ret
  408b48:	add	w0, w24, #0x2
  408b4c:	mov	x1, #0x8                   	// #8
  408b50:	mov	w23, #0x2                   	// #2
  408b54:	bl	402340 <calloc@plt>
  408b58:	mov	x22, x0
  408b5c:	cbnz	x0, 408a70 <tigetstr@plt+0x6400>
  408b60:	adrp	x0, 40d000 <tigetstr@plt+0xa990>
  408b64:	add	x0, x0, #0xd40
  408b68:	bl	404800 <tigetstr@plt+0x2190>
  408b6c:	add	w21, w21, #0x1
  408b70:	bl	4024a0 <free@plt>
  408b74:	b	4089c4 <tigetstr@plt+0x6354>
  408b78:	stp	x29, x30, [sp, #-48]!
  408b7c:	mov	x29, sp
  408b80:	stp	x19, x20, [sp, #16]
  408b84:	mov	x20, x1
  408b88:	ldr	x1, [x0]
  408b8c:	cbz	x1, 408bd4 <tigetstr@plt+0x6564>
  408b90:	add	x19, x0, #0x8
  408b94:	str	x21, [sp, #32]
  408b98:	adrp	x21, 40d000 <tigetstr@plt+0xa990>
  408b9c:	add	x21, x21, #0xd78
  408ba0:	b	408bac <tigetstr@plt+0x653c>
  408ba4:	ldr	x1, [x19], #8
  408ba8:	cbz	x1, 408bd0 <tigetstr@plt+0x6560>
  408bac:	mov	x2, x21
  408bb0:	mov	x0, x20
  408bb4:	bl	402560 <_nc_name_match@plt>
  408bb8:	cbz	w0, 408ba4 <tigetstr@plt+0x6534>
  408bbc:	mov	w0, #0x1                   	// #1
  408bc0:	ldp	x19, x20, [sp, #16]
  408bc4:	ldr	x21, [sp, #32]
  408bc8:	ldp	x29, x30, [sp], #48
  408bcc:	ret
  408bd0:	ldr	x21, [sp, #32]
  408bd4:	mov	w0, #0x0                   	// #0
  408bd8:	ldp	x19, x20, [sp, #16]
  408bdc:	ldp	x29, x30, [sp], #48
  408be0:	ret
  408be4:	nop
  408be8:	adrp	x2, 423000 <tigetstr@plt+0x20990>
  408bec:	mov	w3, w0
  408bf0:	ldr	w2, [x2, #848]
  408bf4:	cmp	w2, #0x2
  408bf8:	b.eq	408c80 <tigetstr@plt+0x6610>  // b.none
  408bfc:	b.le	408c40 <tigetstr@plt+0x65d0>
  408c00:	cmp	w2, #0x3
  408c04:	b.eq	408cc0 <tigetstr@plt+0x6650>  // b.none
  408c08:	cmp	w2, #0x4
  408c0c:	b.ne	408d34 <tigetstr@plt+0x66c4>  // b.any
  408c10:	cmp	w0, #0x1
  408c14:	b.eq	408cec <tigetstr@plt+0x667c>  // b.none
  408c18:	cmp	w0, #0x2
  408c1c:	b.ne	408d18 <tigetstr@plt+0x66a8>  // b.any
  408c20:	cmp	w1, #0x19d
  408c24:	mov	w0, #0x0                   	// #0
  408c28:	b.hi	408c3c <tigetstr@plt+0x65cc>  // b.pmore
  408c2c:	adrp	x0, 40f000 <tigetstr@plt+0xc990>
  408c30:	add	x0, x0, #0x448
  408c34:	add	x0, x0, #0x58
  408c38:	ldrb	w0, [x0, w1, uxtw]
  408c3c:	ret
  408c40:	mov	w0, #0x1                   	// #1
  408c44:	cbz	w2, 408c3c <tigetstr@plt+0x65cc>
  408c48:	cmp	w2, w0
  408c4c:	b.ne	408d34 <tigetstr@plt+0x66c4>  // b.any
  408c50:	cmp	w3, #0x1
  408c54:	b.eq	408c74 <tigetstr@plt+0x6604>  // b.none
  408c58:	cmp	w1, #0x90
  408c5c:	cset	w0, ls  // ls = plast
  408c60:	cmp	w3, #0x2
  408c64:	b.eq	408c3c <tigetstr@plt+0x65cc>  // b.none
  408c68:	cmp	w1, #0x14
  408c6c:	cset	w0, ls  // ls = plast
  408c70:	ret
  408c74:	cmp	w1, #0x7
  408c78:	cset	w0, ls  // ls = plast
  408c7c:	ret
  408c80:	cmp	w0, #0x1
  408c84:	b.eq	408d0c <tigetstr@plt+0x669c>  // b.none
  408c88:	cmp	w0, #0x2
  408c8c:	b.ne	408c68 <tigetstr@plt+0x65f8>  // b.any
  408c90:	cmp	w1, #0x90
  408c94:	mov	w0, #0x1                   	// #1
  408c98:	b.ls	408c3c <tigetstr@plt+0x65cc>  // b.plast
  408c9c:	sub	w2, w1, #0xd8
  408ca0:	cmp	w2, #0x34
  408ca4:	b.ls	408c3c <tigetstr@plt+0x65cc>  // b.plast
  408ca8:	sub	w0, w1, #0x9c
  408cac:	cmp	w0, #0x1
  408cb0:	cset	w0, ls  // ls = plast
  408cb4:	cmp	w1, #0x93
  408cb8:	csinc	w0, w0, wzr, ne  // ne = any
  408cbc:	ret
  408cc0:	cmp	w0, #0x1
  408cc4:	b.eq	408c74 <tigetstr@plt+0x6604>  // b.none
  408cc8:	cmp	w0, #0x2
  408ccc:	b.ne	408c68 <tigetstr@plt+0x65f8>  // b.any
  408cd0:	cmp	w1, #0x90
  408cd4:	mov	w0, #0x1                   	// #1
  408cd8:	b.ls	408c3c <tigetstr@plt+0x65cc>  // b.plast
  408cdc:	sub	w1, w1, #0xd8
  408ce0:	cmp	w1, #0x34
  408ce4:	cset	w0, ls  // ls = plast
  408ce8:	ret
  408cec:	cmp	w1, #0x26
  408cf0:	mov	w0, #0x0                   	// #0
  408cf4:	b.hi	408c3c <tigetstr@plt+0x65cc>  // b.pmore
  408cf8:	adrp	x0, 40f000 <tigetstr@plt+0xc990>
  408cfc:	add	x0, x0, #0x448
  408d00:	add	x0, x0, #0x30
  408d04:	ldrb	w0, [x0, w1, uxtw]
  408d08:	ret
  408d0c:	cmp	w1, #0xa
  408d10:	cset	w0, ls  // ls = plast
  408d14:	ret
  408d18:	cmp	w1, #0x2b
  408d1c:	mov	w0, #0x0                   	// #0
  408d20:	b.hi	408c3c <tigetstr@plt+0x65cc>  // b.pmore
  408d24:	adrp	x0, 40f000 <tigetstr@plt+0xc990>
  408d28:	add	x0, x0, #0x448
  408d2c:	ldrb	w0, [x0, w1, uxtw]
  408d30:	ret
  408d34:	mov	w0, #0x0                   	// #0
  408d38:	ret
  408d3c:	nop
  408d40:	mov	w4, #0xaaab                	// #43691
  408d44:	ldrb	w5, [x1, w2, uxtw]
  408d48:	movk	w4, #0xaaaa, lsl #16
  408d4c:	umull	x4, w2, w4
  408d50:	lsr	x1, x4, #33
  408d54:	add	w1, w1, w1, lsl #1
  408d58:	sub	w1, w2, w1
  408d5c:	cmp	w1, #0x1
  408d60:	b.eq	408d98 <tigetstr@plt+0x6728>  // b.none
  408d64:	cmp	w1, #0x2
  408d68:	b.eq	408dcc <tigetstr@plt+0x675c>  // b.none
  408d6c:	adrp	x2, 40f000 <tigetstr@plt+0xc990>
  408d70:	add	x2, x2, #0x448
  408d74:	asr	w4, w5, #2
  408d78:	add	x2, x2, #0x1f8
  408d7c:	mov	x1, x0
  408d80:	lsl	w5, w5, #4
  408d84:	ldrb	w0, [x2, w4, sxtw]
  408d88:	strb	w0, [x1], #1
  408d8c:	str	w5, [x3]
  408d90:	strb	wzr, [x1]
  408d94:	ret
  408d98:	ldr	w4, [x3]
  408d9c:	adrp	x2, 40f000 <tigetstr@plt+0xc990>
  408da0:	add	x2, x2, #0x448
  408da4:	mov	x1, x0
  408da8:	add	x0, x2, #0x1f8
  408dac:	lsl	w2, w5, #2
  408db0:	orr	w5, w4, w5, lsr #4
  408db4:	and	w5, w5, #0x3f
  408db8:	ldrb	w0, [x0, w5, sxtw]
  408dbc:	strb	w0, [x1], #1
  408dc0:	str	w2, [x3]
  408dc4:	strb	wzr, [x1]
  408dc8:	ret
  408dcc:	ldr	w6, [x3]
  408dd0:	and	w4, w5, #0x3f
  408dd4:	adrp	x2, 40f000 <tigetstr@plt+0xc990>
  408dd8:	add	x2, x2, #0x448
  408ddc:	add	x2, x2, #0x1f8
  408de0:	mov	x1, x0
  408de4:	orr	w5, w6, w5, lsr #6
  408de8:	and	w5, w5, #0x3f
  408dec:	ldrb	w4, [x2, w4, sxtw]
  408df0:	ldrb	w2, [x2, w5, sxtw]
  408df4:	strb	w2, [x1], #2
  408df8:	strb	w4, [x0, #1]
  408dfc:	str	wzr, [x3]
  408e00:	strb	wzr, [x1]
  408e04:	ret
  408e08:	mov	w2, w0
  408e0c:	cmp	w0, #0x1
  408e10:	b.eq	408e64 <tigetstr@plt+0x67f4>  // b.none
  408e14:	cmp	w0, #0x2
  408e18:	b.eq	408e44 <tigetstr@plt+0x67d4>  // b.none
  408e1c:	mov	w0, #0x0                   	// #0
  408e20:	cbz	w2, 408e28 <tigetstr@plt+0x67b8>
  408e24:	ret
  408e28:	adrp	x0, 423000 <tigetstr@plt+0x20990>
  408e2c:	ldr	x0, [x0, #856]
  408e30:	ldr	x0, [x0, #16]
  408e34:	ldrb	w0, [x0, w1, uxtw]
  408e38:	cmp	w0, #0x0
  408e3c:	csinv	w0, w0, wzr, ne  // ne = any
  408e40:	ret
  408e44:	adrp	x2, 423000 <tigetstr@plt+0x20990>
  408e48:	mov	w0, #0x1                   	// #1
  408e4c:	ldr	x2, [x2, #856]
  408e50:	ldr	x2, [x2, #32]
  408e54:	ldr	x1, [x2, w1, uxtw #3]
  408e58:	cmp	x1, #0x0
  408e5c:	cneg	w0, w0, eq  // eq = none
  408e60:	ret
  408e64:	adrp	x0, 423000 <tigetstr@plt+0x20990>
  408e68:	ldr	x0, [x0, #856]
  408e6c:	ldr	x0, [x0, #24]
  408e70:	ldr	w0, [x0, w1, uxtw #2]
  408e74:	ret
  408e78:	stp	x29, x30, [sp, #-64]!
  408e7c:	mov	x29, sp
  408e80:	stp	x19, x20, [sp, #16]
  408e84:	ands	w20, w1, #0xffff
  408e88:	b.eq	408f14 <tigetstr@plt+0x68a4>  // b.none
  408e8c:	stp	x21, x22, [sp, #32]
  408e90:	adrp	x22, 422000 <tigetstr@plt+0x1f990>
  408e94:	mov	x21, x2
  408e98:	ldr	x22, [x22, #4000]
  408e9c:	str	x23, [sp, #48]
  408ea0:	mov	x23, x0
  408ea4:	mov	x19, #0x0                   	// #0
  408ea8:	mov	w1, w19
  408eac:	mov	w0, #0x2                   	// #2
  408eb0:	bl	408be8 <tigetstr@plt+0x6578>
  408eb4:	tst	w0, #0xff
  408eb8:	b.eq	408ecc <tigetstr@plt+0x685c>  // b.none
  408ebc:	ldr	x1, [x22, x19, lsl #3]
  408ec0:	mov	x0, x21
  408ec4:	bl	402460 <strcmp@plt>
  408ec8:	cbz	w0, 408ef0 <tigetstr@plt+0x6880>
  408ecc:	add	x19, x19, #0x1
  408ed0:	cmp	w20, w19
  408ed4:	b.hi	408ea8 <tigetstr@plt+0x6838>  // b.pmore
  408ed8:	ldp	x21, x22, [sp, #32]
  408edc:	mov	x0, #0x0                   	// #0
  408ee0:	ldr	x23, [sp, #48]
  408ee4:	ldp	x19, x20, [sp, #16]
  408ee8:	ldp	x29, x30, [sp], #64
  408eec:	ret
  408ef0:	ldr	x0, [x23, x19, lsl #3]
  408ef4:	ldp	x19, x20, [sp, #16]
  408ef8:	sub	x1, x0, #0x1
  408efc:	cmn	x1, #0x2
  408f00:	csel	x0, x0, xzr, cc  // cc = lo, ul, last
  408f04:	ldp	x21, x22, [sp, #32]
  408f08:	ldr	x23, [sp, #48]
  408f0c:	ldp	x29, x30, [sp], #64
  408f10:	ret
  408f14:	mov	x0, #0x0                   	// #0
  408f18:	b	408ee4 <tigetstr@plt+0x6874>
  408f1c:	nop
  408f20:	stp	x29, x30, [sp, #-64]!
  408f24:	mov	x29, sp
  408f28:	stp	x19, x20, [sp, #16]
  408f2c:	mov	w20, #0x0                   	// #0
  408f30:	ldr	x19, [x0, #1168]
  408f34:	stp	x21, x22, [sp, #32]
  408f38:	mov	x21, x0
  408f3c:	sub	x0, x19, #0x1
  408f40:	cmn	x0, #0x3
  408f44:	b.hi	408fa0 <tigetstr@plt+0x6930>  // b.pmore
  408f48:	ldrb	w20, [x19]
  408f4c:	cbz	w20, 408fe0 <tigetstr@plt+0x6970>
  408f50:	add	x19, x19, #0x1
  408f54:	str	x23, [sp, #48]
  408f58:	adrp	x23, 40c000 <tigetstr@plt+0x9990>
  408f5c:	add	x23, x23, #0x658
  408f60:	b	408f84 <tigetstr@plt+0x6914>
  408f64:	bl	4024e0 <strchr@plt>
  408f68:	cmp	w22, w20
  408f6c:	cset	w20, ne  // ne = any
  408f70:	cmp	x0, #0x0
  408f74:	csel	w20, w20, wzr, ne  // ne = any
  408f78:	cbnz	w20, 408fb4 <tigetstr@plt+0x6944>
  408f7c:	ldurb	w20, [x19, #-1]
  408f80:	cbz	w20, 408f98 <tigetstr@plt+0x6928>
  408f84:	ldrb	w22, [x19]
  408f88:	mov	w1, w20
  408f8c:	add	x19, x19, #0x2
  408f90:	mov	x0, x23
  408f94:	cbnz	w22, 408f64 <tigetstr@plt+0x68f4>
  408f98:	ldr	x23, [sp, #48]
  408f9c:	mov	w20, #0x1                   	// #1
  408fa0:	mov	w0, w20
  408fa4:	ldp	x19, x20, [sp, #16]
  408fa8:	ldp	x21, x22, [sp, #32]
  408fac:	ldp	x29, x30, [sp], #64
  408fb0:	ret
  408fb4:	str	xzr, [x21, #200]
  408fb8:	adrp	x0, 40e000 <tigetstr@plt+0xb990>
  408fbc:	str	xzr, [x21, #304]
  408fc0:	add	x0, x0, #0xef8
  408fc4:	bl	402430 <puts@plt>
  408fc8:	mov	w0, w20
  408fcc:	ldp	x19, x20, [sp, #16]
  408fd0:	ldp	x21, x22, [sp, #32]
  408fd4:	ldr	x23, [sp, #48]
  408fd8:	ldp	x29, x30, [sp], #64
  408fdc:	ret
  408fe0:	mov	w20, #0x1                   	// #1
  408fe4:	b	408fa0 <tigetstr@plt+0x6930>
  408fe8:	stp	x29, x30, [sp, #-48]!
  408fec:	mov	x29, sp
  408ff0:	ldp	x4, x3, [x0, #8]
  408ff4:	stp	x19, x20, [sp, #16]
  408ff8:	mov	x19, x0
  408ffc:	stp	x21, x22, [sp, #32]
  409000:	add	x22, x2, #0x1
  409004:	mov	x21, x1
  409008:	mov	x20, x2
  40900c:	add	x1, x4, x22
  409010:	cmp	x3, x1
  409014:	ldr	x0, [x0]
  409018:	b.cs	409038 <tigetstr@plt+0x69c8>  // b.hs, b.nlast
  40901c:	add	x3, x3, #0x400
  409020:	add	x1, x3, x1
  409024:	str	x1, [x19, #16]
  409028:	bl	402240 <_nc_doalloc@plt>
  40902c:	str	x0, [x19]
  409030:	cbz	x0, 409068 <tigetstr@plt+0x69f8>
  409034:	ldr	x4, [x19, #8]
  409038:	mov	x2, x22
  40903c:	mov	x1, x21
  409040:	add	x0, x0, x4
  409044:	bl	4025d0 <strncpy@plt>
  409048:	ldp	x0, x2, [x19]
  40904c:	add	x20, x20, x2
  409050:	str	x20, [x19, #8]
  409054:	strb	wzr, [x0, x20]
  409058:	ldp	x19, x20, [sp, #16]
  40905c:	ldp	x21, x22, [sp, #32]
  409060:	ldp	x29, x30, [sp], #48
  409064:	ret
  409068:	adrp	x0, 40e000 <tigetstr@plt+0xb990>
  40906c:	add	x0, x0, #0xf20
  409070:	bl	4021b0 <perror@plt>
  409074:	mov	w0, #0x1                   	// #1
  409078:	bl	402190 <exit@plt>
  40907c:	nop
  409080:	stp	x29, x30, [sp, #-48]!
  409084:	mov	x29, sp
  409088:	str	x19, [sp, #16]
  40908c:	mov	x19, x0
  409090:	cbnz	x1, 4090b4 <tigetstr@plt+0x6a44>
  409094:	str	xzr, [x0, #8]
  409098:	mov	x0, x19
  40909c:	ldr	x19, [sp, #16]
  4090a0:	adrp	x1, 40f000 <tigetstr@plt+0xc990>
  4090a4:	ldp	x29, x30, [sp], #48
  4090a8:	add	x1, x1, #0x408
  4090ac:	mov	x2, #0x0                   	// #0
  4090b0:	b	408fe8 <tigetstr@plt+0x6978>
  4090b4:	mov	x0, x1
  4090b8:	str	x1, [sp, #40]
  4090bc:	bl	402160 <strlen@plt>
  4090c0:	mov	x2, x0
  4090c4:	mov	x0, x19
  4090c8:	ldr	x19, [sp, #16]
  4090cc:	ldr	x1, [sp, #40]
  4090d0:	ldp	x29, x30, [sp], #48
  4090d4:	b	408fe8 <tigetstr@plt+0x6978>
  4090d8:	stp	x29, x30, [sp, #-32]!
  4090dc:	mov	x29, sp
  4090e0:	str	x19, [sp, #16]
  4090e4:	adrp	x19, 423000 <tigetstr@plt+0x20990>
  4090e8:	add	x1, x19, #0x350
  4090ec:	mov	x3, x1
  4090f0:	ldr	x0, [x1, #32]
  4090f4:	ldr	w2, [x1, #20]
  4090f8:	str	w2, [x1, #16]
  4090fc:	cbnz	x0, 409114 <tigetstr@plt+0x6aa4>
  409100:	b	40912c <tigetstr@plt+0x6abc>
  409104:	str	x0, [x2, #8]
  409108:	strb	wzr, [x1, x0]
  40910c:	ldr	x0, [x2, #8]
  409110:	cbz	x0, 40912c <tigetstr@plt+0x6abc>
  409114:	ldr	x1, [x3, #24]
  409118:	sub	x0, x0, #0x1
  40911c:	add	x2, x3, #0x18
  409120:	ldrb	w4, [x1, x0]
  409124:	cmp	w4, #0x20
  409128:	b.eq	409104 <tigetstr@plt+0x6a94>  // b.none
  40912c:	adrp	x1, 423000 <tigetstr@plt+0x20990>
  409130:	add	x19, x19, #0x350
  409134:	add	x0, x19, #0x18
  409138:	ldr	x1, [x1, #720]
  40913c:	bl	409080 <tigetstr@plt+0x6a10>
  409140:	adrp	x0, 423000 <tigetstr@plt+0x20990>
  409144:	ldr	w0, [x0, #704]
  409148:	str	w0, [x19, #20]
  40914c:	ldr	x19, [sp, #16]
  409150:	ldp	x29, x30, [sp], #32
  409154:	ret
  409158:	stp	x29, x30, [sp, #-192]!
  40915c:	mov	x29, sp
  409160:	stp	x21, x22, [sp, #32]
  409164:	adrp	x21, 423000 <tigetstr@plt+0x20990>
  409168:	add	x3, x21, #0x2d0
  40916c:	stp	x23, x24, [sp, #48]
  409170:	mov	x24, x0
  409174:	mov	w23, w1
  409178:	ldr	x0, [x3, #8]
  40917c:	and	w22, w2, #0x1
  409180:	stp	x19, x20, [sp, #16]
  409184:	mov	w20, w2
  409188:	adrp	x19, 423000 <tigetstr@plt+0x20990>
  40918c:	stp	x25, x26, [sp, #64]
  409190:	stp	x27, x28, [sp, #80]
  409194:	bl	402160 <strlen@plt>
  409198:	adrp	x27, 423000 <tigetstr@plt+0x20990>
  40919c:	add	x2, x27, #0x2c0
  4091a0:	add	x1, x19, #0x350
  4091a4:	mov	x26, x0
  4091a8:	add	w23, w23, w0
  4091ac:	str	w0, [sp, #104]
  4091b0:	ldr	w0, [x2, #4]
  4091b4:	cmp	w0, #0x0
  4091b8:	cset	w2, le
  4091bc:	strb	w2, [x1, #48]
  4091c0:	tbz	w20, #0, 4091d4 <tigetstr@plt+0x6b64>
  4091c4:	ldr	w2, [x27, #704]
  4091c8:	ldr	w1, [x1, #20]
  4091cc:	cmp	w1, w2
  4091d0:	b.gt	4092c4 <tigetstr@plt+0x6c54>
  4091d4:	and	w0, w20, #0xc
  4091d8:	cmp	w0, #0x4
  4091dc:	b.ne	4091ec <tigetstr@plt+0x6b7c>  // b.any
  4091e0:	add	x0, x19, #0x350
  4091e4:	ldrb	w1, [x0, #49]
  4091e8:	cbnz	w1, 409238 <tigetstr@plt+0x6bc8>
  4091ec:	add	x22, x19, #0x350
  4091f0:	mov	x1, x24
  4091f4:	add	x22, x22, #0x18
  4091f8:	mov	x0, x22
  4091fc:	bl	409080 <tigetstr@plt+0x6a10>
  409200:	tbnz	w20, #2, 4092d8 <tigetstr@plt+0x6c68>
  409204:	add	x19, x19, #0x350
  409208:	mov	x0, x24
  40920c:	bl	402160 <strlen@plt>
  409210:	ldp	x21, x22, [sp, #32]
  409214:	ldr	w1, [x19, #20]
  409218:	ldp	x23, x24, [sp, #48]
  40921c:	add	w1, w1, w0
  409220:	str	w1, [x19, #20]
  409224:	ldp	x19, x20, [sp, #16]
  409228:	ldp	x25, x26, [sp, #64]
  40922c:	ldp	x27, x28, [sp, #80]
  409230:	ldp	x29, x30, [sp], #192
  409234:	ret
  409238:	add	x27, x27, #0x2c0
  40923c:	ldr	w28, [x27, #4]
  409240:	tbnz	w28, #31, 4091ec <tigetstr@plt+0x6b7c>
  409244:	ldr	w7, [x0, #20]
  409248:	add	w23, w7, w23
  40924c:	cmp	w28, w23
  409250:	b.ge	4091ec <tigetstr@plt+0x6b7c>  // b.tcont
  409254:	mov	x0, x24
  409258:	str	w7, [sp, #96]
  40925c:	bl	402160 <strlen@plt>
  409260:	mov	x5, x0
  409264:	ldrb	w8, [x24]
  409268:	adrp	x6, 40e000 <tigetstr@plt+0xb990>
  40926c:	ldr	w7, [sp, #96]
  409270:	add	x6, x6, #0xf30
  409274:	ldr	x0, [x21, #720]
  409278:	mov	w27, #0x0                   	// #0
  40927c:	mov	x23, #0x0                   	// #0
  409280:	str	x0, [sp, #160]
  409284:	add	x3, x24, #0x1
  409288:	mov	w1, w8
  40928c:	mov	w2, #0x0                   	// #0
  409290:	cbnz	w8, 4092b0 <tigetstr@plt+0x6c40>
  409294:	b	409310 <tigetstr@plt+0x6ca0>
  409298:	add	w4, w2, #0x1
  40929c:	cbz	w27, 4092ec <tigetstr@plt+0x6c7c>
  4092a0:	strb	w1, [x23, w2, sxtw]
  4092a4:	mov	w2, w4
  4092a8:	ldrb	w1, [x3], #1
  4092ac:	cbz	w1, 409318 <tigetstr@plt+0x6ca8>
  4092b0:	cmp	w1, #0x20
  4092b4:	b.ne	409298 <tigetstr@plt+0x6c28>  // b.any
  4092b8:	cbnz	w27, 4092f4 <tigetstr@plt+0x6c84>
  4092bc:	add	x5, x5, #0x2
  4092c0:	b	4092a8 <tigetstr@plt+0x6c38>
  4092c4:	add	w1, w1, w23
  4092c8:	cmp	w0, w1
  4092cc:	b.ge	4091d4 <tigetstr@plt+0x6b64>  // b.tcont
  4092d0:	bl	4090d8 <tigetstr@plt+0x6a68>
  4092d4:	b	4091d4 <tigetstr@plt+0x6b64>
  4092d8:	add	x21, x21, #0x2d0
  4092dc:	mov	x0, x22
  4092e0:	ldr	x1, [x21, #8]
  4092e4:	bl	409080 <tigetstr@plt+0x6a10>
  4092e8:	b	409204 <tigetstr@plt+0x6b94>
  4092ec:	mov	w2, w4
  4092f0:	b	4092a8 <tigetstr@plt+0x6c38>
  4092f4:	add	x1, x23, w2, sxtw
  4092f8:	ldrh	w0, [x6]
  4092fc:	strh	w0, [x23, w2, sxtw]
  409300:	add	w2, w2, #0x2
  409304:	ldrb	w0, [x6, #2]
  409308:	strb	w0, [x1, #2]
  40930c:	b	4092a8 <tigetstr@plt+0x6c38>
  409310:	mov	w2, w8
  409314:	nop
  409318:	cbz	w27, 40967c <tigetstr@plt+0x700c>
  40931c:	strb	wzr, [x23, w2, sxtw]
  409320:	cmp	w27, #0x1
  409324:	b.ne	409404 <tigetstr@plt+0x6d94>  // b.any
  409328:	mov	x0, x23
  40932c:	str	w7, [sp, #96]
  409330:	bl	402160 <strlen@plt>
  409334:	mov	x27, x0
  409338:	add	x1, x19, #0x350
  40933c:	str	w27, [sp, #144]
  409340:	ldr	w7, [sp, #96]
  409344:	ldr	w0, [x1, #52]
  409348:	sub	w0, w0, #0x2
  40934c:	cmp	w0, #0x1
  409350:	b.ls	4096c0 <tigetstr@plt+0x7050>  // b.plast
  409354:	mov	x0, x23
  409358:	mov	w1, #0x3d                  	// #61
  40935c:	str	w7, [sp, #96]
  409360:	bl	4024e0 <strchr@plt>
  409364:	cbz	x0, 4096f8 <tigetstr@plt+0x7088>
  409368:	add	x0, x0, #0x1
  40936c:	mov	w1, #0x8                   	// #8
  409370:	sub	x0, x0, x23
  409374:	adrp	x3, 40e000 <tigetstr@plt+0xb990>
  409378:	cmp	w0, w1
  40937c:	add	x3, x3, #0xf50
  409380:	csel	w0, w0, w1, le
  409384:	adrp	x1, 40e000 <tigetstr@plt+0xb990>
  409388:	mov	w2, w0
  40938c:	add	x1, x1, #0xf58
  409390:	str	w0, [sp, #148]
  409394:	add	x0, sp, #0xb0
  409398:	bl	4021d0 <sprintf@plt>
  40939c:	add	x0, x19, #0x350
  4093a0:	ldrb	w0, [x0, #56]
  4093a4:	cbz	w0, 40940c <tigetstr@plt+0x6d9c>
  4093a8:	mov	x0, x23
  4093ac:	mov	w1, #0xa                   	// #10
  4093b0:	bl	4024e0 <strchr@plt>
  4093b4:	cbz	x0, 40940c <tigetstr@plt+0x6d9c>
  4093b8:	cmp	w27, #0x0
  4093bc:	mov	x22, x23
  4093c0:	b.le	4093d4 <tigetstr@plt+0x6d64>
  4093c4:	add	x0, x19, #0x350
  4093c8:	mov	x1, x22
  4093cc:	add	x0, x0, #0x18
  4093d0:	bl	409080 <tigetstr@plt+0x6a10>
  4093d4:	tbnz	w20, #2, 4096e0 <tigetstr@plt+0x7070>
  4093d8:	ldr	x0, [sp, #160]
  4093dc:	str	x0, [x21, #720]
  4093e0:	bl	4090d8 <tigetstr@plt+0x6a68>
  4093e4:	mov	x0, x23
  4093e8:	ldp	x19, x20, [sp, #16]
  4093ec:	ldp	x21, x22, [sp, #32]
  4093f0:	ldp	x23, x24, [sp, #48]
  4093f4:	ldp	x25, x26, [sp, #64]
  4093f8:	ldp	x27, x28, [sp, #80]
  4093fc:	ldp	x29, x30, [sp], #192
  409400:	b	4024a0 <free@plt>
  409404:	add	w27, w27, #0x1
  409408:	b	409284 <tigetstr@plt+0x6c14>
  40940c:	add	x1, x19, #0x350
  409410:	str	wzr, [sp, #132]
  409414:	ldr	w0, [x1, #52]
  409418:	sub	w0, w0, #0x2
  40941c:	cmp	w0, #0x1
  409420:	b.hi	409444 <tigetstr@plt+0x6dd4>  // b.pmore
  409424:	ldr	x2, [x1, #32]
  409428:	eor	w0, w22, #0x1
  40942c:	mov	w1, #0x3                   	// #3
  409430:	cmp	x2, #0x0
  409434:	csel	w0, w0, wzr, ne  // ne = any
  409438:	cmp	w0, #0x0
  40943c:	csel	w0, w1, wzr, ne  // ne = any
  409440:	str	w0, [sp, #132]
  409444:	add	x1, x19, #0x350
  409448:	cmp	w28, #0x20
  40944c:	mov	w2, #0x20                  	// #32
  409450:	csel	w3, w28, w2, ge  // ge = tcont
  409454:	ldr	w4, [sp, #132]
  409458:	add	w0, w27, w26
  40945c:	ldr	w2, [x1, #20]
  409460:	mov	w24, #0x0                   	// #0
  409464:	str	w27, [sp, #108]
  409468:	sub	w22, w3, w4
  40946c:	str	w3, [sp, #128]
  409470:	add	w0, w0, w2
  409474:	cmp	w0, w3
  409478:	b.le	4093b8 <tigetstr@plt+0x6d48>
  40947c:	adrp	x0, 40e000 <tigetstr@plt+0xb990>
  409480:	add	x0, x0, #0xf60
  409484:	str	x1, [sp, #120]
  409488:	add	x1, x1, #0x18
  40948c:	str	x1, [sp, #136]
  409490:	str	x0, [sp, #168]
  409494:	add	x0, sp, #0xb0
  409498:	str	x0, [sp, #152]
  40949c:	nop
  4094a0:	ldr	w0, [sp, #144]
  4094a4:	sxtw	x1, w24
  4094a8:	str	x1, [sp, #112]
  4094ac:	sub	w0, w0, w24
  4094b0:	cmp	w0, w22
  4094b4:	csel	w0, w0, w22, le
  4094b8:	str	w0, [sp, #96]
  4094bc:	cmp	w0, #0x0
  4094c0:	b.le	40952c <tigetstr@plt+0x6ebc>
  4094c4:	subs	w28, w0, #0x1
  4094c8:	b.eq	409754 <tigetstr@plt+0x70e4>  // b.none
  4094cc:	add	x26, x1, w28, sxtw
  4094d0:	mov	w27, w28
  4094d4:	mov	x25, x26
  4094d8:	b	4094fc <tigetstr@plt+0x6e8c>
  4094dc:	bl	402470 <__ctype_b_loc@plt>
  4094e0:	ldr	x0, [x0]
  4094e4:	ubfiz	x1, x22, #1, #8
  4094e8:	ldrh	w0, [x0, x1]
  4094ec:	tbz	w0, #3, 409650 <tigetstr@plt+0x6fe0>
  4094f0:	sub	x25, x25, #0x1
  4094f4:	subs	w27, w27, #0x1
  4094f8:	b.eq	409650 <tigetstr@plt+0x6fe0>  // b.none
  4094fc:	ldrb	w22, [x23, x25]
  409500:	cmp	w22, #0x5c
  409504:	b.ne	4094dc <tigetstr@plt+0x6e6c>  // b.any
  409508:	add	x3, x23, x25
  40950c:	ldurb	w0, [x3, #-1]
  409510:	cmp	w0, #0x5c
  409514:	cset	w0, eq  // eq = none
  409518:	sub	w27, w27, w0
  40951c:	ldr	w0, [sp, #96]
  409520:	cmp	w0, w27
  409524:	b.le	4095c4 <tigetstr@plt+0x6f54>
  409528:	str	w27, [sp, #96]
  40952c:	ldr	x0, [sp, #112]
  409530:	ldr	w22, [sp, #96]
  409534:	add	x1, x23, x0
  409538:	ldr	w2, [sp, #108]
  40953c:	ldr	x0, [sp, #136]
  409540:	sub	w25, w2, w22
  409544:	sxtw	x2, w22
  409548:	str	w25, [sp, #108]
  40954c:	add	w24, w24, w22
  409550:	bl	408fe8 <tigetstr@plt+0x6978>
  409554:	cmp	w25, #0x0
  409558:	b.le	409570 <tigetstr@plt+0x6f00>
  40955c:	bl	4090d8 <tigetstr@plt+0x6a68>
  409560:	str	wzr, [sp, #132]
  409564:	ldr	x1, [sp, #120]
  409568:	mov	w0, #0x1                   	// #1
  40956c:	strb	w0, [x1, #48]
  409570:	ldr	x0, [sp, #120]
  409574:	ldr	w2, [sp, #108]
  409578:	ldr	w1, [x0, #20]
  40957c:	ldr	w0, [sp, #104]
  409580:	add	w0, w0, w2
  409584:	add	w0, w0, w1
  409588:	ldr	w1, [sp, #128]
  40958c:	cmp	w0, w1
  409590:	b.le	409658 <tigetstr@plt+0x6fe8>
  409594:	ldp	w0, w1, [sp, #128]
  409598:	sub	w22, w0, w1
  40959c:	cbz	w24, 4094a0 <tigetstr@plt+0x6e30>
  4095a0:	ldr	w0, [sp, #148]
  4095a4:	ldr	x1, [sp, #152]
  4095a8:	sub	w22, w22, w0
  4095ac:	ldr	x0, [sp, #136]
  4095b0:	bl	409080 <tigetstr@plt+0x6a10>
  4095b4:	b	4094a0 <tigetstr@plt+0x6e30>
  4095b8:	sub	x26, x26, #0x1
  4095bc:	subs	w28, w28, #0x1
  4095c0:	b.eq	40963c <tigetstr@plt+0x6fcc>  // b.none
  4095c4:	ldrb	w0, [x23, x26]
  4095c8:	add	w3, w28, w24
  4095cc:	cmp	w0, #0x25
  4095d0:	b.ne	4095b8 <tigetstr@plt+0x6f48>  // b.any
  4095d4:	cmp	w3, #0x0
  4095d8:	b.le	4095f0 <tigetstr@plt+0x6f80>
  4095dc:	add	x5, x23, x26
  4095e0:	mov	w0, w28
  4095e4:	ldurb	w1, [x5, #-1]
  4095e8:	cmp	w1, #0x5c
  4095ec:	b.eq	409630 <tigetstr@plt+0x6fc0>  // b.none
  4095f0:	ldr	x0, [sp, #120]
  4095f4:	ldr	w1, [x0, #52]
  4095f8:	add	w0, w3, #0x1
  4095fc:	sub	w1, w1, #0x2
  409600:	cmp	w1, #0x1
  409604:	ldrb	w1, [x23, w0, sxtw]
  409608:	b.ls	409700 <tigetstr@plt+0x7090>  // b.plast
  40960c:	cmp	w1, #0x27
  409610:	b.eq	40974c <tigetstr@plt+0x70dc>  // b.none
  409614:	cmp	w1, #0x7b
  409618:	b.eq	40975c <tigetstr@plt+0x70ec>  // b.none
  40961c:	ldr	x0, [sp, #168]
  409620:	bl	4024e0 <strchr@plt>
  409624:	cmp	x0, #0x0
  409628:	cinc	w0, w28, ne  // ne = any
  40962c:	add	w0, w0, #0x2
  409630:	ldr	w1, [sp, #96]
  409634:	cmp	w1, w0
  409638:	csel	w27, w27, w28, ge  // ge = tcont
  40963c:	ldr	w0, [sp, #96]
  409640:	cmp	w0, w27
  409644:	csel	w0, w0, w27, le
  409648:	str	w0, [sp, #96]
  40964c:	b	40952c <tigetstr@plt+0x6ebc>
  409650:	ldr	w27, [sp, #96]
  409654:	b	4095c4 <tigetstr@plt+0x6f54>
  409658:	cmp	w2, #0x0
  40965c:	b.le	4093d4 <tigetstr@plt+0x6d64>
  409660:	add	x22, x23, w24, sxtw
  409664:	cbz	w24, 4093c4 <tigetstr@plt+0x6d54>
  409668:	ldr	x0, [sp, #120]
  40966c:	add	x1, sp, #0xb0
  409670:	add	x0, x0, #0x18
  409674:	bl	409080 <tigetstr@plt+0x6a10>
  409678:	b	4093c4 <tigetstr@plt+0x6d54>
  40967c:	add	x0, x5, #0x1
  409680:	str	x5, [sp, #96]
  409684:	str	w7, [sp, #108]
  409688:	str	x6, [sp, #112]
  40968c:	str	w8, [sp, #128]
  409690:	bl	402290 <malloc@plt>
  409694:	ldr	w7, [sp, #108]
  409698:	mov	x23, x0
  40969c:	ldr	w8, [sp, #128]
  4096a0:	ldr	x5, [sp, #96]
  4096a4:	ldr	x6, [sp, #112]
  4096a8:	cbnz	x0, 409404 <tigetstr@plt+0x6d94>
  4096ac:	adrp	x0, 40e000 <tigetstr@plt+0xb990>
  4096b0:	add	x0, x0, #0xf38
  4096b4:	bl	4021b0 <perror@plt>
  4096b8:	mov	w0, #0x1                   	// #1
  4096bc:	bl	402190 <exit@plt>
  4096c0:	adrp	x0, 40e000 <tigetstr@plt+0xb990>
  4096c4:	add	x0, x0, #0xf48
  4096c8:	str	x0, [x21, #720]
  4096cc:	cmp	w7, #0x8
  4096d0:	b.gt	409718 <tigetstr@plt+0x70a8>
  4096d4:	str	wzr, [sp, #148]
  4096d8:	strb	wzr, [sp, #176]
  4096dc:	b	40939c <tigetstr@plt+0x6d2c>
  4096e0:	add	x1, x21, #0x2d0
  4096e4:	add	x0, x19, #0x350
  4096e8:	add	x0, x0, #0x18
  4096ec:	ldr	x1, [x1, #8]
  4096f0:	bl	409080 <tigetstr@plt+0x6a10>
  4096f4:	b	4093d8 <tigetstr@plt+0x6d68>
  4096f8:	ldr	w7, [sp, #96]
  4096fc:	b	4096cc <tigetstr@plt+0x705c>
  409700:	cmp	w1, #0x3e
  409704:	b.eq	40974c <tigetstr@plt+0x70dc>  // b.none
  409708:	cmp	w1, #0x2b
  40970c:	cinc	w0, w28, eq  // eq = none
  409710:	add	w0, w0, #0x2
  409714:	b	409630 <tigetstr@plt+0x6fc0>
  409718:	sub	w7, w7, #0x8
  40971c:	mov	w0, #0x8                   	// #8
  409720:	cmp	w7, w0
  409724:	adrp	x3, 40e000 <tigetstr@plt+0xb990>
  409728:	csel	w0, w7, w0, le
  40972c:	add	x3, x3, #0xf50
  409730:	mov	w2, w0
  409734:	adrp	x1, 40e000 <tigetstr@plt+0xb990>
  409738:	add	x1, x1, #0xf58
  40973c:	str	w0, [sp, #148]
  409740:	add	x0, sp, #0xb0
  409744:	bl	4021d0 <sprintf@plt>
  409748:	b	40939c <tigetstr@plt+0x6d2c>
  40974c:	add	w0, w28, #0x4
  409750:	b	409630 <tigetstr@plt+0x6fc0>
  409754:	mov	w27, #0x1                   	// #1
  409758:	b	40963c <tigetstr@plt+0x6fcc>
  40975c:	sxtw	x0, w3
  409760:	mov	x3, #0x1                   	// #1
  409764:	add	x0, x0, x3
  409768:	add	x0, x23, x0
  40976c:	nop
  409770:	ldrb	w5, [x0, x3]
  409774:	mov	w1, w3
  409778:	cbz	w5, 409794 <tigetstr@plt+0x7124>
  40977c:	add	x3, x3, #0x1
  409780:	cmp	w5, #0x7d
  409784:	b.ne	409770 <tigetstr@plt+0x7100>  // b.any
  409788:	add	w0, w1, #0x2
  40978c:	add	w0, w0, w28
  409790:	b	409630 <tigetstr@plt+0x6fc0>
  409794:	add	w0, w28, #0x1
  409798:	b	409630 <tigetstr@plt+0x6fc0>
  40979c:	nop
  4097a0:	stp	x29, x30, [sp, #-32]!
  4097a4:	mov	x29, sp
  4097a8:	str	x19, [sp, #16]
  4097ac:	mov	x19, x0
  4097b0:	bl	402160 <strlen@plt>
  4097b4:	mov	x1, x0
  4097b8:	mov	x0, x19
  4097bc:	mov	w2, #0x5                   	// #5
  4097c0:	ldr	x19, [sp, #16]
  4097c4:	ldp	x29, x30, [sp], #32
  4097c8:	b	409158 <tigetstr@plt+0x6ae8>
  4097cc:	nop
  4097d0:	stp	x29, x30, [sp, #-32]!
  4097d4:	mov	x29, sp
  4097d8:	str	x19, [sp, #16]
  4097dc:	mov	x19, x0
  4097e0:	mov	w0, #0x0                   	// #0
  4097e4:	bl	402580 <_nc_get_hash_table@plt>
  4097e8:	mov	x1, x0
  4097ec:	mov	x0, x19
  4097f0:	bl	4025b0 <_nc_find_entry@plt>
  4097f4:	cbz	x0, 409814 <tigetstr@plt+0x71a4>
  4097f8:	ldr	w1, [x0, #8]
  4097fc:	cmp	w1, #0x1
  409800:	b.eq	409820 <tigetstr@plt+0x71b0>  // b.none
  409804:	cmp	w1, #0x2
  409808:	b.eq	40988c <tigetstr@plt+0x721c>  // b.none
  40980c:	cbz	w1, 409858 <tigetstr@plt+0x71e8>
  409810:	mov	x0, #0x0                   	// #0
  409814:	ldr	x19, [sp, #16]
  409818:	ldp	x29, x30, [sp], #32
  40981c:	ret
  409820:	ldrsh	w2, [x0, #12]
  409824:	mov	x0, #0x0                   	// #0
  409828:	cmp	w2, #0x25
  40982c:	b.gt	409814 <tigetstr@plt+0x71a4>
  409830:	adrp	x1, 40f000 <tigetstr@plt+0xc990>
  409834:	add	x1, x1, #0x448
  409838:	add	x1, x1, #0x30
  40983c:	sxtw	x3, w2
  409840:	ldrb	w1, [x1, w2, sxtw]
  409844:	cbz	w1, 409814 <tigetstr@plt+0x71a4>
  409848:	adrp	x0, 422000 <tigetstr@plt+0x1f990>
  40984c:	ldr	x0, [x0, #4056]
  409850:	ldr	x0, [x0, x3, lsl #3]
  409854:	b	409814 <tigetstr@plt+0x71a4>
  409858:	ldrsh	w1, [x0, #12]
  40985c:	mov	x0, #0x0                   	// #0
  409860:	cmp	w1, #0x2b
  409864:	b.gt	409814 <tigetstr@plt+0x71a4>
  409868:	adrp	x2, 40f000 <tigetstr@plt+0xc990>
  40986c:	add	x2, x2, #0x448
  409870:	sxtw	x3, w1
  409874:	ldrb	w1, [x2, w1, sxtw]
  409878:	cbz	w1, 409814 <tigetstr@plt+0x71a4>
  40987c:	adrp	x0, 422000 <tigetstr@plt+0x1f990>
  409880:	ldr	x0, [x0, #4032]
  409884:	ldr	x0, [x0, x3, lsl #3]
  409888:	b	409814 <tigetstr@plt+0x71a4>
  40988c:	ldrsh	w2, [x0, #12]
  409890:	mov	x0, #0x0                   	// #0
  409894:	cmp	w2, #0x18f
  409898:	b.gt	409814 <tigetstr@plt+0x71a4>
  40989c:	adrp	x1, 40f000 <tigetstr@plt+0xc990>
  4098a0:	add	x1, x1, #0x448
  4098a4:	add	x1, x1, #0x58
  4098a8:	sxtw	x3, w2
  4098ac:	ldrb	w1, [x1, w2, sxtw]
  4098b0:	cbz	w1, 409814 <tigetstr@plt+0x71a4>
  4098b4:	adrp	x0, 422000 <tigetstr@plt+0x1f990>
  4098b8:	ldr	x0, [x0, #4008]
  4098bc:	ldr	x0, [x0, x3, lsl #3]
  4098c0:	b	409814 <tigetstr@plt+0x71a4>
  4098c4:	nop
  4098c8:	stp	x29, x30, [sp, #-80]!
  4098cc:	cmp	w4, #0x0
  4098d0:	mov	x29, sp
  4098d4:	stp	x19, x20, [sp, #16]
  4098d8:	adrp	x20, 423000 <tigetstr@plt+0x20990>
  4098dc:	add	x8, x20, #0x350
  4098e0:	stp	x23, x24, [sp, #48]
  4098e4:	adrp	x24, 423000 <tigetstr@plt+0x20990>
  4098e8:	add	x10, x24, #0x2c0
  4098ec:	ldr	w9, [sp, #88]
  4098f0:	mov	w23, w5
  4098f4:	stp	x21, x22, [sp, #32]
  4098f8:	cset	w5, le
  4098fc:	and	w9, w9, #0x3
  409900:	stp	x25, x26, [sp, #64]
  409904:	mov	w26, w4
  409908:	ldrb	w4, [sp, #80]
  40990c:	stp	w26, w23, [x10, #4]
  409910:	mov	w19, w1
  409914:	strb	w5, [x8, #48]
  409918:	mov	w25, w2
  40991c:	strb	w3, [x8, #49]
  409920:	mov	w22, w6
  409924:	strb	w7, [x8, #56]
  409928:	strb	w4, [x8, #57]
  40992c:	str	w9, [x8, #60]
  409930:	cbz	x0, 409ba0 <tigetstr@plt+0x7530>
  409934:	adrp	x1, 40e000 <tigetstr@plt+0xb990>
  409938:	mov	x21, x0
  40993c:	add	x1, x1, #0xf70
  409940:	bl	402460 <strcmp@plt>
  409944:	cbnz	w0, 409b4c <tigetstr@plt+0x74dc>
  409948:	mov	w0, #0x1                   	// #1
  40994c:	str	w0, [x20, #848]
  409950:	add	x0, x20, #0x350
  409954:	cmp	w19, #0x3
  409958:	str	w19, [x0, #52]
  40995c:	b.gt	409a30 <tigetstr@plt+0x73c0>
  409960:	cmp	w19, #0x1
  409964:	b.gt	409ba8 <tigetstr@plt+0x7538>
  409968:	cbz	w19, 409a38 <tigetstr@plt+0x73c8>
  40996c:	b.ne	4099c4 <tigetstr@plt+0x7354>  // b.any
  409970:	adrp	x7, 423000 <tigetstr@plt+0x20990>
  409974:	adrp	x4, 422000 <tigetstr@plt+0x1f990>
  409978:	add	x8, x7, #0x2d0
  40997c:	adrp	x3, 422000 <tigetstr@plt+0x1f990>
  409980:	adrp	x2, 422000 <tigetstr@plt+0x1f990>
  409984:	cmp	w26, #0x0
  409988:	ldr	x4, [x4, #4040]
  40998c:	ccmp	w23, #0x1, #0x4, gt
  409990:	ldr	x3, [x3, #3976]
  409994:	adrp	x6, 40e000 <tigetstr@plt+0xb990>
  409998:	ldr	x2, [x2, #3888]
  40999c:	add	x6, x6, #0xf68
  4099a0:	adrp	x1, 40c000 <tigetstr@plt+0x9990>
  4099a4:	add	x1, x1, #0x930
  4099a8:	csel	x1, x1, x6, gt
  4099ac:	adrp	x5, 40e000 <tigetstr@plt+0xb990>
  4099b0:	add	x5, x5, #0xf98
  4099b4:	str	x5, [x7, #720]
  4099b8:	str	x1, [x8, #8]
  4099bc:	stp	x4, x3, [x0, #64]
  4099c0:	str	x2, [x0, #80]
  4099c4:	add	x0, x20, #0x350
  4099c8:	mov	w1, #0x8                   	// #8
  4099cc:	str	w1, [x24, #704]
  4099d0:	cmp	w25, #0x3
  4099d4:	str	w25, [x0, #88]
  4099d8:	b.eq	409aa8 <tigetstr@plt+0x7438>  // b.none
  4099dc:	b.gt	409b1c <tigetstr@plt+0x74ac>
  4099e0:	cmp	w25, #0x1
  4099e4:	b.eq	409c3c <tigetstr@plt+0x75cc>  // b.none
  4099e8:	cmp	w25, #0x2
  4099ec:	b.ne	409a14 <tigetstr@plt+0x73a4>  // b.any
  4099f0:	cbnz	w22, 409c14 <tigetstr@plt+0x75a4>
  4099f4:	add	x1, x20, #0x350
  4099f8:	adrp	x0, 40f000 <tigetstr@plt+0xc990>
  4099fc:	add	x0, x0, #0x448
  409a00:	add	x3, x0, #0x240
  409a04:	add	x2, x0, #0x2f0
  409a08:	add	x0, x0, #0x390
  409a0c:	stp	x3, x2, [x1, #96]
  409a10:	str	x0, [x1, #112]
  409a14:	cbnz	w22, 409ad0 <tigetstr@plt+0x7460>
  409a18:	ldp	x19, x20, [sp, #16]
  409a1c:	ldp	x21, x22, [sp, #32]
  409a20:	ldp	x23, x24, [sp, #48]
  409a24:	ldp	x25, x26, [sp, #64]
  409a28:	ldp	x29, x30, [sp], #80
  409a2c:	ret
  409a30:	cmp	w19, #0x4
  409a34:	b.ne	4099c4 <tigetstr@plt+0x7354>  // b.any
  409a38:	add	x0, x20, #0x350
  409a3c:	adrp	x4, 422000 <tigetstr@plt+0x1f990>
  409a40:	adrp	x3, 422000 <tigetstr@plt+0x1f990>
  409a44:	adrp	x2, 422000 <tigetstr@plt+0x1f990>
  409a48:	ldr	x4, [x4, #3920]
  409a4c:	adrp	x6, 423000 <tigetstr@plt+0x20990>
  409a50:	ldr	x3, [x3, #4064]
  409a54:	adrp	x1, 40e000 <tigetstr@plt+0xb990>
  409a58:	ldr	x2, [x2, #4000]
  409a5c:	add	x7, x6, #0x2d0
  409a60:	cmp	w26, #0x0
  409a64:	stp	x4, x3, [x0, #64]
  409a68:	add	x5, x1, #0xf68
  409a6c:	str	x2, [x0, #80]
  409a70:	add	x0, x20, #0x350
  409a74:	ccmp	w23, #0x1, #0x4, gt
  409a78:	adrp	x1, 40c000 <tigetstr@plt+0x9990>
  409a7c:	add	x1, x1, #0x930
  409a80:	csel	x1, x1, x5, gt
  409a84:	adrp	x5, 40e000 <tigetstr@plt+0xb990>
  409a88:	add	x5, x5, #0xf98
  409a8c:	str	x5, [x6, #720]
  409a90:	str	x1, [x7, #8]
  409a94:	mov	w1, #0x8                   	// #8
  409a98:	str	w1, [x24, #704]
  409a9c:	cmp	w25, #0x3
  409aa0:	str	w25, [x0, #88]
  409aa4:	b.ne	4099dc <tigetstr@plt+0x736c>  // b.any
  409aa8:	cbnz	w22, 409c68 <tigetstr@plt+0x75f8>
  409aac:	add	x1, x20, #0x350
  409ab0:	adrp	x0, 40f000 <tigetstr@plt+0xc990>
  409ab4:	add	x0, x0, #0x448
  409ab8:	add	x3, x0, #0xa08
  409abc:	add	x2, x0, #0xab8
  409ac0:	add	x0, x0, #0xb58
  409ac4:	stp	x3, x2, [x1, #96]
  409ac8:	str	x0, [x1, #112]
  409acc:	cbz	w22, 409a18 <tigetstr@plt+0x73a8>
  409ad0:	adrp	x21, 422000 <tigetstr@plt+0x1f990>
  409ad4:	adrp	x19, 422000 <tigetstr@plt+0x1f990>
  409ad8:	ldr	x21, [x21, #3968]
  409adc:	add	x24, x24, #0x2c0
  409ae0:	ldr	x19, [x19, #3856]
  409ae4:	add	x5, x20, #0x350
  409ae8:	ldr	w4, [x20, #848]
  409aec:	adrp	x1, 40f000 <tigetstr@plt+0xc990>
  409af0:	ldr	w3, [x24, #4]
  409af4:	add	x1, x1, #0x50
  409af8:	ldr	x0, [x19]
  409afc:	ldr	x2, [x21]
  409b00:	ldp	x19, x20, [sp, #16]
  409b04:	ldp	x21, x22, [sp, #32]
  409b08:	ldp	x23, x24, [sp, #48]
  409b0c:	ldp	x25, x26, [sp, #64]
  409b10:	ldp	x29, x30, [sp], #80
  409b14:	ldr	w5, [x5, #52]
  409b18:	b	402630 <fprintf@plt>
  409b1c:	cmp	w25, #0x4
  409b20:	b.ne	409a14 <tigetstr@plt+0x73a4>  // b.any
  409b24:	cbnz	w22, 409bec <tigetstr@plt+0x757c>
  409b28:	add	x1, x20, #0x350
  409b2c:	adrp	x0, 410000 <tigetstr@plt+0xd990>
  409b30:	add	x0, x0, #0x548
  409b34:	add	x3, x0, #0xd0
  409b38:	add	x2, x0, #0x180
  409b3c:	add	x0, x0, #0x220
  409b40:	stp	x3, x2, [x1, #96]
  409b44:	str	x0, [x1, #112]
  409b48:	b	409a14 <tigetstr@plt+0x73a4>
  409b4c:	adrp	x1, 40e000 <tigetstr@plt+0xb990>
  409b50:	mov	x0, x21
  409b54:	add	x1, x1, #0xf78
  409b58:	bl	402460 <strcmp@plt>
  409b5c:	cbz	w0, 409948 <tigetstr@plt+0x72d8>
  409b60:	adrp	x1, 40e000 <tigetstr@plt+0xb990>
  409b64:	mov	x0, x21
  409b68:	add	x1, x1, #0xf80
  409b6c:	bl	402460 <strcmp@plt>
  409b70:	cbz	w0, 409948 <tigetstr@plt+0x72d8>
  409b74:	ldrb	w0, [x21]
  409b78:	cmp	w0, #0x48
  409b7c:	b.ne	409c90 <tigetstr@plt+0x7620>  // b.any
  409b80:	ldrb	w0, [x21, #1]
  409b84:	cmp	w0, #0x50
  409b88:	b.ne	409c90 <tigetstr@plt+0x7620>  // b.any
  409b8c:	ldrb	w0, [x21, #2]
  409b90:	cbnz	w0, 409c90 <tigetstr@plt+0x7620>
  409b94:	mov	w0, #0x2                   	// #2
  409b98:	str	w0, [x20, #848]
  409b9c:	b	409950 <tigetstr@plt+0x72e0>
  409ba0:	str	wzr, [x20, #848]
  409ba4:	b	409950 <tigetstr@plt+0x72e0>
  409ba8:	adrp	x5, 423000 <tigetstr@plt+0x20990>
  409bac:	adrp	x3, 422000 <tigetstr@plt+0x1f990>
  409bb0:	add	x6, x5, #0x2d0
  409bb4:	adrp	x2, 422000 <tigetstr@plt+0x1f990>
  409bb8:	adrp	x1, 422000 <tigetstr@plt+0x1f990>
  409bbc:	adrp	x4, 40e000 <tigetstr@plt+0xb990>
  409bc0:	ldr	x3, [x3, #4032]
  409bc4:	add	x4, x4, #0xfa8
  409bc8:	ldr	x2, [x2, #4056]
  409bcc:	str	x4, [x5, #720]
  409bd0:	ldr	x1, [x1, #4008]
  409bd4:	adrp	x4, 40e000 <tigetstr@plt+0xb990>
  409bd8:	add	x4, x4, #0xfa0
  409bdc:	str	x4, [x6, #8]
  409be0:	stp	x3, x2, [x0, #64]
  409be4:	str	x1, [x0, #80]
  409be8:	b	4099c4 <tigetstr@plt+0x7354>
  409bec:	adrp	x21, 422000 <tigetstr@plt+0x1f990>
  409bf0:	adrp	x19, 422000 <tigetstr@plt+0x1f990>
  409bf4:	adrp	x1, 40f000 <tigetstr@plt+0xc990>
  409bf8:	add	x1, x1, #0x28
  409bfc:	ldr	x21, [x21, #3968]
  409c00:	ldr	x19, [x19, #3856]
  409c04:	ldr	x2, [x21]
  409c08:	ldr	x0, [x19]
  409c0c:	bl	402630 <fprintf@plt>
  409c10:	b	409b28 <tigetstr@plt+0x74b8>
  409c14:	adrp	x21, 422000 <tigetstr@plt+0x1f990>
  409c18:	adrp	x19, 422000 <tigetstr@plt+0x1f990>
  409c1c:	adrp	x1, 40e000 <tigetstr@plt+0xb990>
  409c20:	add	x1, x1, #0xfd8
  409c24:	ldr	x21, [x21, #3968]
  409c28:	ldr	x19, [x19, #3856]
  409c2c:	ldr	x2, [x21]
  409c30:	ldr	x0, [x19]
  409c34:	bl	402630 <fprintf@plt>
  409c38:	b	4099f4 <tigetstr@plt+0x7384>
  409c3c:	cbz	w22, 409a18 <tigetstr@plt+0x73a8>
  409c40:	adrp	x21, 422000 <tigetstr@plt+0x1f990>
  409c44:	adrp	x19, 422000 <tigetstr@plt+0x1f990>
  409c48:	adrp	x1, 40e000 <tigetstr@plt+0xb990>
  409c4c:	add	x1, x1, #0xfb0
  409c50:	ldr	x2, [x21, #3968]
  409c54:	ldr	x0, [x19, #3856]
  409c58:	ldr	x2, [x2]
  409c5c:	ldr	x0, [x0]
  409c60:	bl	402630 <fprintf@plt>
  409c64:	b	409ad8 <tigetstr@plt+0x7468>
  409c68:	adrp	x21, 422000 <tigetstr@plt+0x1f990>
  409c6c:	adrp	x19, 422000 <tigetstr@plt+0x1f990>
  409c70:	adrp	x1, 40f000 <tigetstr@plt+0xc990>
  409c74:	add	x1, x1, #0x0
  409c78:	ldr	x21, [x21, #3968]
  409c7c:	ldr	x19, [x19, #3856]
  409c80:	ldr	x2, [x21]
  409c84:	ldr	x0, [x19]
  409c88:	bl	402630 <fprintf@plt>
  409c8c:	b	409aac <tigetstr@plt+0x743c>
  409c90:	adrp	x1, 40e000 <tigetstr@plt+0xb990>
  409c94:	mov	x0, x21
  409c98:	add	x1, x1, #0xf88
  409c9c:	bl	402460 <strcmp@plt>
  409ca0:	cbnz	w0, 409cb0 <tigetstr@plt+0x7640>
  409ca4:	mov	w0, #0x3                   	// #3
  409ca8:	str	w0, [x20, #848]
  409cac:	b	409950 <tigetstr@plt+0x72e0>
  409cb0:	adrp	x1, 40e000 <tigetstr@plt+0xb990>
  409cb4:	mov	x0, x21
  409cb8:	add	x1, x1, #0xf90
  409cbc:	bl	402460 <strcmp@plt>
  409cc0:	cbnz	w0, 409ba0 <tigetstr@plt+0x7530>
  409cc4:	mov	w0, #0x4                   	// #4
  409cc8:	str	w0, [x20, #848]
  409ccc:	b	409950 <tigetstr@plt+0x72e0>
  409cd0:	stp	x29, x30, [sp, #-32]!
  409cd4:	mov	x29, sp
  409cd8:	str	x19, [sp, #16]
  409cdc:	mov	x19, x0
  409ce0:	bl	402160 <strlen@plt>
  409ce4:	cmp	w0, #0x1
  409ce8:	b.le	409d64 <tigetstr@plt+0x76f4>
  409cec:	sub	w3, w0, #0x2
  409cf0:	add	x2, x19, #0x1
  409cf4:	mov	x5, x0
  409cf8:	mov	x1, x19
  409cfc:	add	x3, x3, x2
  409d00:	mov	w0, #0x0                   	// #0
  409d04:	b	409d18 <tigetstr@plt+0x76a8>
  409d08:	mov	w0, #0x1                   	// #1
  409d0c:	add	x1, x1, #0x1
  409d10:	cmp	x1, x3
  409d14:	b.eq	409d4c <tigetstr@plt+0x76dc>  // b.none
  409d18:	ldrb	w2, [x1]
  409d1c:	cmp	w2, #0x25
  409d20:	b.ne	409d0c <tigetstr@plt+0x769c>  // b.any
  409d24:	ldrb	w4, [x1, #1]
  409d28:	cmp	w4, #0x70
  409d2c:	b.eq	409d08 <tigetstr@plt+0x7698>  // b.none
  409d30:	cmp	w2, #0x25
  409d34:	b.ne	409d0c <tigetstr@plt+0x769c>  // b.any
  409d38:	cmp	w4, #0x3b
  409d3c:	b.eq	409d58 <tigetstr@plt+0x76e8>  // b.none
  409d40:	add	x1, x1, #0x1
  409d44:	cmp	x1, x3
  409d48:	b.ne	409d18 <tigetstr@plt+0x76a8>  // b.any
  409d4c:	cmp	w5, #0x32
  409d50:	cset	w1, gt
  409d54:	and	w0, w0, w1
  409d58:	ldr	x19, [sp, #16]
  409d5c:	ldp	x29, x30, [sp], #32
  409d60:	ret
  409d64:	mov	w0, #0x0                   	// #0
  409d68:	b	409d58 <tigetstr@plt+0x76e8>
  409d6c:	nop
  409d70:	stp	x29, x30, [sp, #-112]!
  409d74:	mov	x29, sp
  409d78:	stp	x25, x26, [sp, #64]
  409d7c:	mov	x25, x2
  409d80:	stp	x23, x24, [sp, #48]
  409d84:	mov	w23, w3
  409d88:	stp	x0, x1, [sp, #96]
  409d8c:	mov	x0, x2
  409d90:	bl	409cd0 <tigetstr@plt+0x7660>
  409d94:	ldrb	w1, [x25]
  409d98:	cbz	w1, 409e34 <tigetstr@plt+0x77c4>
  409d9c:	and	w24, w0, #0xff
  409da0:	adrp	x0, 423000 <tigetstr@plt+0x20990>
  409da4:	add	x26, x0, #0x350
  409da8:	stp	x21, x22, [sp, #32]
  409dac:	mov	x21, #0x1                   	// #1
  409db0:	adrp	x22, 40f000 <tigetstr@plt+0xc990>
  409db4:	movk	x21, #0x40, lsl #32
  409db8:	add	x22, x22, #0x88
  409dbc:	stp	x19, x20, [sp, #16]
  409dc0:	add	x20, x26, #0x78
  409dc4:	movk	x21, #0x20, lsl #48
  409dc8:	stp	x27, x28, [sp, #80]
  409dcc:	mov	w28, #0x0                   	// #0
  409dd0:	cmp	w1, #0x74
  409dd4:	add	x19, x25, #0x1
  409dd8:	b.hi	409e08 <tigetstr@plt+0x7798>  // b.pmore
  409ddc:	cmp	w1, #0x3e
  409de0:	b.ls	409eb4 <tigetstr@plt+0x7844>  // b.plast
  409de4:	sub	w1, w1, #0x3f
  409de8:	mov	x2, #0x1                   	// #1
  409dec:	lsl	x1, x2, x1
  409df0:	tst	x1, x21
  409df4:	b.ne	409f54 <tigetstr@plt+0x78e4>  // b.any
  409df8:	mov	x0, #0xa0000000            	// #2684354560
  409dfc:	tst	x1, x0
  409e00:	b.ne	409f34 <tigetstr@plt+0x78c4>  // b.any
  409e04:	tbnz	x1, #49, 409e48 <tigetstr@plt+0x77d8>
  409e08:	mov	w28, #0x0                   	// #0
  409e0c:	mov	x1, x25
  409e10:	mov	x0, x20
  409e14:	mov	x2, #0x1                   	// #1
  409e18:	bl	408fe8 <tigetstr@plt+0x6978>
  409e1c:	ldrb	w1, [x25, #1]
  409e20:	mov	x25, x19
  409e24:	cbnz	w1, 409dd0 <tigetstr@plt+0x7760>
  409e28:	ldp	x19, x20, [sp, #16]
  409e2c:	ldp	x21, x22, [sp, #32]
  409e30:	ldp	x27, x28, [sp, #80]
  409e34:	mov	x0, x25
  409e38:	ldp	x23, x24, [sp, #48]
  409e3c:	ldp	x25, x26, [sp, #64]
  409e40:	ldp	x29, x30, [sp], #112
  409e44:	ret
  409e48:	and	w28, w24, w28
  409e4c:	mov	w24, #0x0                   	// #0
  409e50:	cbz	w28, 409e0c <tigetstr@plt+0x779c>
  409e54:	ldp	x2, x1, [x20]
  409e58:	subs	x0, x1, #0x1
  409e5c:	add	x3, x2, x0
  409e60:	b.hi	409fe8 <tigetstr@plt+0x7978>  // b.pmore
  409e64:	mov	w0, #0xa                   	// #10
  409e68:	strb	w0, [x3]
  409e6c:	add	w24, w23, #0x1
  409e70:	mov	w28, #0x0                   	// #0
  409e74:	tbnz	w23, #31, 409e94 <tigetstr@plt+0x7824>
  409e78:	add	w28, w28, #0x1
  409e7c:	mov	x1, x22
  409e80:	mov	x0, x20
  409e84:	mov	x2, #0x1                   	// #1
  409e88:	bl	408fe8 <tigetstr@plt+0x6978>
  409e8c:	cmp	w28, w24
  409e90:	b.ne	409e78 <tigetstr@plt+0x7808>  // b.any
  409e94:	mov	x0, x20
  409e98:	adrp	x1, 40f000 <tigetstr@plt+0xc990>
  409e9c:	mov	x2, #0x1                   	// #1
  409ea0:	add	x1, x1, #0x80
  409ea4:	mov	w24, #0x0                   	// #0
  409ea8:	mov	w28, #0x0                   	// #0
  409eac:	bl	408fe8 <tigetstr@plt+0x6978>
  409eb0:	b	409e0c <tigetstr@plt+0x779c>
  409eb4:	cmp	w1, #0x25
  409eb8:	b.eq	409f2c <tigetstr@plt+0x78bc>  // b.none
  409ebc:	cmp	w1, #0x3b
  409ec0:	b.ne	409f00 <tigetstr@plt+0x7890>  // b.any
  409ec4:	cbz	w28, 409e0c <tigetstr@plt+0x779c>
  409ec8:	cmp	w23, #0x1
  409ecc:	b.gt	40a0e8 <tigetstr@plt+0x7a78>
  409ed0:	ldrb	w28, [x26, #57]
  409ed4:	cbz	w28, 409e0c <tigetstr@plt+0x779c>
  409ed8:	ldr	x0, [sp, #96]
  409edc:	mov	w28, #0x0                   	// #0
  409ee0:	ldr	x0, [x0]
  409ee4:	bl	402150 <_nc_first_name@plt>
  409ee8:	mov	x1, x0
  409eec:	ldr	x2, [sp, #104]
  409ef0:	adrp	x0, 40f000 <tigetstr@plt+0xc990>
  409ef4:	add	x0, x0, #0xb8
  409ef8:	bl	4024d0 <_nc_warning@plt>
  409efc:	b	409e0c <tigetstr@plt+0x779c>
  409f00:	cmp	w1, #0x20
  409f04:	b.ne	409e08 <tigetstr@plt+0x7798>  // b.any
  409f08:	mov	x0, x20
  409f0c:	adrp	x1, 40e000 <tigetstr@plt+0xb990>
  409f10:	mov	x2, #0x2                   	// #2
  409f14:	add	x1, x1, #0xf30
  409f18:	bl	408fe8 <tigetstr@plt+0x6978>
  409f1c:	ldrb	w1, [x25, #1]
  409f20:	mov	x25, x19
  409f24:	cbnz	w1, 409dd0 <tigetstr@plt+0x7760>
  409f28:	b	409e28 <tigetstr@plt+0x77b8>
  409f2c:	mov	w28, #0x1                   	// #1
  409f30:	b	409e0c <tigetstr@plt+0x779c>
  409f34:	mov	x1, x25
  409f38:	mov	x0, x20
  409f3c:	bl	408fe8 <tigetstr@plt+0x6978>
  409f40:	mov	w28, #0x0                   	// #0
  409f44:	add	x0, x25, #0x2
  409f48:	mov	x25, x19
  409f4c:	mov	x19, x0
  409f50:	b	409e0c <tigetstr@plt+0x779c>
  409f54:	cbz	w28, 409e0c <tigetstr@plt+0x779c>
  409f58:	ldp	x0, x2, [x20]
  409f5c:	mov	w1, #0xa                   	// #10
  409f60:	add	x0, x0, x2
  409f64:	sturb	w1, [x0, #-1]
  409f68:	ldrb	w0, [x25]
  409f6c:	cmp	w0, #0x65
  409f70:	b.eq	40a024 <tigetstr@plt+0x79b4>  // b.none
  409f74:	add	w28, w23, #0x1
  409f78:	mov	w27, #0x0                   	// #0
  409f7c:	tbnz	w23, #31, 409f9c <tigetstr@plt+0x792c>
  409f80:	add	w27, w27, #0x1
  409f84:	mov	x1, x22
  409f88:	mov	x0, x20
  409f8c:	mov	x2, #0x1                   	// #1
  409f90:	bl	408fe8 <tigetstr@plt+0x6978>
  409f94:	cmp	w27, w28
  409f98:	b.ne	409f80 <tigetstr@plt+0x7910>  // b.any
  409f9c:	mov	x0, x20
  409fa0:	mov	x2, #0x1                   	// #1
  409fa4:	adrp	x1, 40f000 <tigetstr@plt+0xc990>
  409fa8:	add	x1, x1, #0x80
  409fac:	bl	408fe8 <tigetstr@plt+0x6978>
  409fb0:	mov	x0, x20
  409fb4:	mov	x1, x25
  409fb8:	mov	x2, #0x1                   	// #1
  409fbc:	bl	408fe8 <tigetstr@plt+0x6978>
  409fc0:	ldrb	w0, [x25]
  409fc4:	cmp	w0, #0x3f
  409fc8:	b.eq	40a17c <tigetstr@plt+0x7b0c>  // b.none
  409fcc:	cmp	w23, #0x1
  409fd0:	b.eq	40a0a8 <tigetstr@plt+0x7a38>  // b.none
  409fd4:	ldrb	w1, [x25, #1]
  409fd8:	mov	w28, #0x0                   	// #0
  409fdc:	mov	x25, x19
  409fe0:	cbnz	w1, 409dd0 <tigetstr@plt+0x7760>
  409fe4:	b	409e28 <tigetstr@plt+0x77b8>
  409fe8:	ldrb	w1, [x2, x0]
  409fec:	cmp	w1, #0x25
  409ff0:	b.ne	409e64 <tigetstr@plt+0x77f4>  // b.any
  409ff4:	ldrb	w1, [x3, #1]
  409ff8:	cbz	w1, 40a014 <tigetstr@plt+0x79a4>
  409ffc:	b	409e64 <tigetstr@plt+0x77f4>
  40a000:	ldrb	w1, [x2, x0]
  40a004:	cmp	w1, #0xa
  40a008:	b.eq	40a01c <tigetstr@plt+0x79ac>  // b.none
  40a00c:	cmp	w1, #0x9
  40a010:	b.ne	409e64 <tigetstr@plt+0x77f4>  // b.any
  40a014:	subs	x0, x0, #0x1
  40a018:	b.ne	40a000 <tigetstr@plt+0x7990>  // b.any
  40a01c:	mov	w24, #0x0                   	// #0
  40a020:	b	409e08 <tigetstr@plt+0x7798>
  40a024:	cmp	w23, #0x0
  40a028:	mov	w24, #0x0                   	// #0
  40a02c:	b.le	40a04c <tigetstr@plt+0x79dc>
  40a030:	add	w24, w24, #0x1
  40a034:	mov	x1, x22
  40a038:	mov	x0, x20
  40a03c:	mov	x2, #0x1                   	// #1
  40a040:	bl	408fe8 <tigetstr@plt+0x6978>
  40a044:	cmp	w23, w24
  40a048:	b.ne	40a030 <tigetstr@plt+0x79c0>  // b.any
  40a04c:	mov	x0, x20
  40a050:	mov	x2, #0x1                   	// #1
  40a054:	adrp	x1, 40f000 <tigetstr@plt+0xc990>
  40a058:	add	x1, x1, #0x80
  40a05c:	bl	408fe8 <tigetstr@plt+0x6978>
  40a060:	mov	x1, x25
  40a064:	mov	x2, #0x1                   	// #1
  40a068:	mov	x0, x20
  40a06c:	bl	408fe8 <tigetstr@plt+0x6978>
  40a070:	mov	x0, x19
  40a074:	bl	409cd0 <tigetstr@plt+0x7660>
  40a078:	ands	w24, w0, #0xff
  40a07c:	b.ne	409fd4 <tigetstr@plt+0x7964>  // b.any
  40a080:	ldrb	w1, [x25, #1]
  40a084:	cmp	w1, #0x25
  40a088:	cset	w5, ne  // ne = any
  40a08c:	cmp	w1, #0x0
  40a090:	csel	w28, w5, wzr, ne  // ne = any
  40a094:	cbnz	w28, 40a24c <tigetstr@plt+0x7bdc>
  40a098:	mov	x25, x19
  40a09c:	mov	w24, w28
  40a0a0:	cbnz	w1, 409dd0 <tigetstr@plt+0x7760>
  40a0a4:	b	409e28 <tigetstr@plt+0x77b8>
  40a0a8:	ldrb	w28, [x26, #57]
  40a0ac:	cbz	w28, 409e1c <tigetstr@plt+0x77ac>
  40a0b0:	ldr	x0, [sp, #96]
  40a0b4:	mov	w28, #0x0                   	// #0
  40a0b8:	ldr	x0, [x0]
  40a0bc:	bl	402150 <_nc_first_name@plt>
  40a0c0:	mov	x1, x0
  40a0c4:	ldrb	w2, [x25, #1]
  40a0c8:	adrp	x0, 40f000 <tigetstr@plt+0xc990>
  40a0cc:	ldr	x3, [sp, #104]
  40a0d0:	add	x0, x0, #0x90
  40a0d4:	bl	4024d0 <_nc_warning@plt>
  40a0d8:	ldrb	w1, [x25, #1]
  40a0dc:	mov	x25, x19
  40a0e0:	cbnz	w1, 409dd0 <tigetstr@plt+0x7760>
  40a0e4:	b	409e28 <tigetstr@plt+0x77b8>
  40a0e8:	adrp	x0, 423000 <tigetstr@plt+0x20990>
  40a0ec:	add	x27, x0, #0x350
  40a0f0:	add	x1, x27, #0x78
  40a0f4:	adrp	x24, 40f000 <tigetstr@plt+0xc990>
  40a0f8:	mov	x22, x1
  40a0fc:	add	x24, x24, #0x88
  40a100:	ldp	x0, x1, [x27, #120]
  40a104:	mov	w2, #0xa                   	// #10
  40a108:	mov	w20, #0x0                   	// #0
  40a10c:	add	x0, x0, x1
  40a110:	sturb	w2, [x0, #-1]
  40a114:	nop
  40a118:	mov	w21, w20
  40a11c:	mov	x1, x24
  40a120:	add	w20, w20, #0x1
  40a124:	mov	x0, x22
  40a128:	mov	x2, #0x1                   	// #1
  40a12c:	bl	408fe8 <tigetstr@plt+0x6978>
  40a130:	cmp	w23, w20
  40a134:	b.ne	40a118 <tigetstr@plt+0x7aa8>  // b.any
  40a138:	mov	x0, x22
  40a13c:	mov	x2, #0x1                   	// #1
  40a140:	adrp	x1, 40f000 <tigetstr@plt+0xc990>
  40a144:	add	x1, x1, #0x80
  40a148:	bl	408fe8 <tigetstr@plt+0x6978>
  40a14c:	mov	x0, x22
  40a150:	mov	x1, x25
  40a154:	mov	x2, #0x1                   	// #1
  40a158:	bl	408fe8 <tigetstr@plt+0x6978>
  40a15c:	ldrb	w0, [x25, #1]
  40a160:	cmp	w0, #0x25
  40a164:	b.eq	40a1f4 <tigetstr@plt+0x7b84>  // b.none
  40a168:	mov	x25, x19
  40a16c:	ldp	x19, x20, [sp, #16]
  40a170:	ldp	x21, x22, [sp, #32]
  40a174:	ldp	x27, x28, [sp, #80]
  40a178:	b	409e34 <tigetstr@plt+0x77c4>
  40a17c:	ldp	x0, x1, [sp, #96]
  40a180:	add	w27, w23, #0x1
  40a184:	mov	x2, x19
  40a188:	mov	w3, w27
  40a18c:	bl	409d70 <tigetstr@plt+0x7700>
  40a190:	ldrb	w1, [x0]
  40a194:	mov	x25, x0
  40a198:	cmp	w1, #0x0
  40a19c:	cset	w5, ne  // ne = any
  40a1a0:	cmp	w1, #0x25
  40a1a4:	csel	w28, w5, wzr, ne  // ne = any
  40a1a8:	cbz	w28, 409e24 <tigetstr@plt+0x77b4>
  40a1ac:	adrp	x1, 40c000 <tigetstr@plt+0x9990>
  40a1b0:	mov	x0, x20
  40a1b4:	add	x1, x1, #0x3f0
  40a1b8:	mov	x2, #0x1                   	// #1
  40a1bc:	mov	w19, #0x0                   	// #0
  40a1c0:	bl	408fe8 <tigetstr@plt+0x6978>
  40a1c4:	tbnz	w23, #31, 40a1e4 <tigetstr@plt+0x7b74>
  40a1c8:	add	w19, w19, #0x1
  40a1cc:	mov	x1, x22
  40a1d0:	mov	x0, x20
  40a1d4:	mov	x2, #0x1                   	// #1
  40a1d8:	bl	408fe8 <tigetstr@plt+0x6978>
  40a1dc:	cmp	w27, w19
  40a1e0:	b.ne	40a1c8 <tigetstr@plt+0x7b58>  // b.any
  40a1e4:	ldrb	w1, [x25]
  40a1e8:	mov	w28, #0x0                   	// #0
  40a1ec:	cbnz	w1, 409dd0 <tigetstr@plt+0x7760>
  40a1f0:	b	409e28 <tigetstr@plt+0x77b8>
  40a1f4:	ldrb	w1, [x25, #2]
  40a1f8:	mov	x25, x19
  40a1fc:	cbz	w1, 409e28 <tigetstr@plt+0x77b8>
  40a200:	adrp	x0, 40f000 <tigetstr@plt+0xc990>
  40a204:	add	x0, x0, #0xb0
  40a208:	bl	4024e0 <strchr@plt>
  40a20c:	cbnz	x0, 409e28 <tigetstr@plt+0x77b8>
  40a210:	ldp	x0, x1, [x22]
  40a214:	mov	x23, x22
  40a218:	mov	w2, #0xa                   	// #10
  40a21c:	mov	w20, #0x0                   	// #0
  40a220:	add	x3, x1, #0x1
  40a224:	str	x3, [x22, #8]
  40a228:	strb	w2, [x0, x1]
  40a22c:	mov	x1, x24
  40a230:	mov	x0, x23
  40a234:	mov	x2, #0x1                   	// #1
  40a238:	bl	408fe8 <tigetstr@plt+0x6978>
  40a23c:	cmp	w21, w20
  40a240:	add	w20, w20, #0x1
  40a244:	b.ne	40a22c <tigetstr@plt+0x7bbc>  // b.any
  40a248:	b	40a168 <tigetstr@plt+0x7af8>
  40a24c:	mov	x0, x20
  40a250:	adrp	x1, 40c000 <tigetstr@plt+0x9990>
  40a254:	mov	x2, #0x1                   	// #1
  40a258:	add	x1, x1, #0x3f0
  40a25c:	add	w27, w23, #0x1
  40a260:	mov	w28, #0x0                   	// #0
  40a264:	bl	408fe8 <tigetstr@plt+0x6978>
  40a268:	tbnz	w23, #31, 409e1c <tigetstr@plt+0x77ac>
  40a26c:	add	w28, w28, #0x1
  40a270:	mov	x1, x22
  40a274:	mov	x0, x20
  40a278:	mov	x2, #0x1                   	// #1
  40a27c:	bl	408fe8 <tigetstr@plt+0x6978>
  40a280:	cmp	w27, w28
  40a284:	b.ne	40a26c <tigetstr@plt+0x7bfc>  // b.any
  40a288:	b	409fd4 <tigetstr@plt+0x7964>
  40a28c:	nop
  40a290:	mov	x12, #0x10d0                	// #4304
  40a294:	sub	sp, sp, x12
  40a298:	stp	x29, x30, [sp]
  40a29c:	mov	x29, sp
  40a2a0:	stp	x19, x20, [sp, #16]
  40a2a4:	mov	x19, x0
  40a2a8:	adrp	x20, 423000 <tigetstr@plt+0x20990>
  40a2ac:	stp	x21, x22, [sp, #32]
  40a2b0:	mov	w21, w2
  40a2b4:	mov	x22, x1
  40a2b8:	stp	x23, x24, [sp, #48]
  40a2bc:	stp	x25, x26, [sp, #64]
  40a2c0:	stp	x27, x28, [sp, #80]
  40a2c4:	str	w5, [sp, #132]
  40a2c8:	stp	w4, w3, [sp, #144]
  40a2cc:	cbz	x1, 40ae80 <tigetstr@plt+0x8810>
  40a2d0:	add	x23, x20, #0x350
  40a2d4:	mov	x1, #0x0                   	// #0
  40a2d8:	add	x24, x23, #0x18
  40a2dc:	mov	x0, x24
  40a2e0:	bl	409080 <tigetstr@plt+0x6a10>
  40a2e4:	cbz	w21, 40adf8 <tigetstr@plt+0x8788>
  40a2e8:	adrp	x27, 423000 <tigetstr@plt+0x20990>
  40a2ec:	ldr	w0, [x27, #704]
  40a2f0:	str	w0, [x23, #20]
  40a2f4:	ldrh	w4, [x19, #56]
  40a2f8:	cbz	w4, 40ae74 <tigetstr@plt+0x8804>
  40a2fc:	adrp	x0, 422000 <tigetstr@plt+0x1f990>
  40a300:	add	x25, x20, #0x350
  40a304:	add	x24, sp, #0xb8
  40a308:	mov	x26, #0x0                   	// #0
  40a30c:	ldr	x0, [x0, #3912]
  40a310:	str	wzr, [sp, #96]
  40a314:	str	x0, [sp, #104]
  40a318:	str	wzr, [sp, #128]
  40a31c:	b	40a37c <tigetstr@plt+0x7d0c>
  40a320:	ldrh	w0, [x19, #62]
  40a324:	ldr	x1, [x19, #48]
  40a328:	sub	w0, w4, w0
  40a32c:	sub	w0, w28, w0
  40a330:	ldr	x23, [x1, w0, sxtw #3]
  40a334:	mov	w1, w28
  40a338:	mov	w0, #0x0                   	// #0
  40a33c:	bl	408be8 <tigetstr@plt+0x6578>
  40a340:	ands	w21, w0, #0xff
  40a344:	b.eq	40a370 <tigetstr@plt+0x7d00>  // b.none
  40a348:	ldr	w0, [x25, #52]
  40a34c:	cmp	w0, #0x1
  40a350:	b.ls	40a568 <tigetstr@plt+0x7ef8>  // b.plast
  40a354:	mov	w1, w28
  40a358:	mov	w0, #0x0                   	// #0
  40a35c:	blr	x22
  40a360:	mov	w4, w0
  40a364:	cmn	w0, #0x1
  40a368:	b.ne	40a3b4 <tigetstr@plt+0x7d44>  // b.any
  40a36c:	ldrh	w4, [x19, #56]
  40a370:	add	x26, x26, #0x1
  40a374:	cmp	w4, w26
  40a378:	b.ls	40a400 <tigetstr@plt+0x7d90>  // b.plast
  40a37c:	cmp	w26, #0x2b
  40a380:	mov	w28, w26
  40a384:	b.hi	40a39c <tigetstr@plt+0x7d2c>  // b.pmore
  40a388:	ldr	w0, [x25, #88]
  40a38c:	cmp	w0, #0x1
  40a390:	b.eq	40a59c <tigetstr@plt+0x7f2c>  // b.none
  40a394:	ldr	x0, [x25, #96]
  40a398:	ldr	w28, [x0, x26, lsl #2]
  40a39c:	cmp	w28, #0x2b
  40a3a0:	mov	w0, w28
  40a3a4:	b.gt	40a320 <tigetstr@plt+0x7cb0>
  40a3a8:	ldr	x1, [x25, #64]
  40a3ac:	ldr	x23, [x1, w0, sxtw #3]
  40a3b0:	b	40a334 <tigetstr@plt+0x7cc4>
  40a3b4:	mov	x1, x23
  40a3b8:	mov	x0, x24
  40a3bc:	str	w4, [sp, #96]
  40a3c0:	bl	402230 <stpcpy@plt>
  40a3c4:	ldr	w4, [sp, #96]
  40a3c8:	cmp	w4, #0x0
  40a3cc:	b.le	40a5ac <tigetstr@plt+0x7f3c>
  40a3d0:	ldr	w0, [sp, #128]
  40a3d4:	add	w2, w28, #0x1
  40a3d8:	cmp	w0, w2
  40a3dc:	csel	w0, w0, w2, cs  // cs = hs, nlast
  40a3e0:	str	w0, [sp, #128]
  40a3e4:	mov	x0, x24
  40a3e8:	bl	4097a0 <tigetstr@plt+0x7130>
  40a3ec:	ldrh	w4, [x19, #56]
  40a3f0:	add	x26, x26, #0x1
  40a3f4:	str	w21, [sp, #96]
  40a3f8:	cmp	w4, w26
  40a3fc:	b.hi	40a37c <tigetstr@plt+0x7d0c>  // b.pmore
  40a400:	add	x0, x20, #0x350
  40a404:	ldr	w1, [x27, #704]
  40a408:	add	x2, x27, #0x2c0
  40a40c:	ldr	w0, [x0, #20]
  40a410:	cmp	w0, w1
  40a414:	b.eq	40ade8 <tigetstr@plt+0x8778>  // b.none
  40a418:	ldr	w0, [x2, #8]
  40a41c:	cmp	w0, #0x1
  40a420:	b.gt	40a5b8 <tigetstr@plt+0x7f48>
  40a424:	ldrh	w6, [x19, #58]
  40a428:	mov	w23, #0x0                   	// #0
  40a42c:	cbz	w6, 40a644 <tigetstr@plt+0x7fd4>
  40a430:	adrp	x1, 40f000 <tigetstr@plt+0xc990>
  40a434:	adrp	x0, 40c000 <tigetstr@plt+0x9990>
  40a438:	add	x1, x1, #0xf8
  40a43c:	add	x0, x0, #0xac0
  40a440:	add	x25, sp, #0xb8
  40a444:	mov	x26, #0x0                   	// #0
  40a448:	str	wzr, [sp, #104]
  40a44c:	stp	x0, x1, [sp, #112]
  40a450:	b	40a528 <tigetstr@plt+0x7eb8>
  40a454:	ldrh	w0, [x19, #64]
  40a458:	ldrh	w2, [x19, #62]
  40a45c:	sub	w0, w6, w0
  40a460:	sub	w0, w23, w0
  40a464:	ldr	x1, [x19, #48]
  40a468:	add	w0, w0, w2
  40a46c:	ldr	x24, [x1, w0, sxtw #3]
  40a470:	mov	w1, w23
  40a474:	mov	w0, #0x1                   	// #1
  40a478:	bl	408be8 <tigetstr@plt+0x6578>
  40a47c:	ands	w21, w0, #0xff
  40a480:	b.eq	40a51c <tigetstr@plt+0x7eac>  // b.none
  40a484:	add	x0, x20, #0x350
  40a488:	ldr	w1, [x0, #52]
  40a48c:	cmp	w1, #0x1
  40a490:	b.ls	40a5cc <tigetstr@plt+0x7f5c>  // b.plast
  40a494:	mov	w1, w23
  40a498:	mov	w0, #0x1                   	// #1
  40a49c:	blr	x22
  40a4a0:	cmn	w0, #0x1
  40a4a4:	b.eq	40a618 <tigetstr@plt+0x7fa8>  // b.none
  40a4a8:	ldr	x0, [x19, #24]
  40a4ac:	mov	w28, w23
  40a4b0:	mov	x2, x24
  40a4b4:	ldr	w0, [x0, x28, lsl #2]
  40a4b8:	tbnz	w0, #31, 40a840 <tigetstr@plt+0x81d0>
  40a4bc:	ldr	x1, [sp, #120]
  40a4c0:	mov	x0, x25
  40a4c4:	bl	4021d0 <sprintf@plt>
  40a4c8:	mov	x0, x25
  40a4cc:	bl	402160 <strlen@plt>
  40a4d0:	ldr	x2, [x19, #24]
  40a4d4:	add	x3, x20, #0x350
  40a4d8:	add	x0, x25, x0
  40a4dc:	ldr	x1, [sp, #112]
  40a4e0:	ldr	w2, [x2, x28, lsl #2]
  40a4e4:	ldr	w3, [x3, #52]
  40a4e8:	cmp	w2, #0xff
  40a4ec:	ccmp	w3, #0x2, #0x4, gt
  40a4f0:	b.ne	40aad8 <tigetstr@plt+0x8468>  // b.any
  40a4f4:	bl	4021d0 <sprintf@plt>
  40a4f8:	ldr	w0, [sp, #104]
  40a4fc:	add	w4, w23, #0x1
  40a500:	cmp	w0, w4
  40a504:	csel	w0, w0, w4, cs  // cs = hs, nlast
  40a508:	str	w0, [sp, #104]
  40a50c:	mov	x0, x25
  40a510:	bl	4097a0 <tigetstr@plt+0x7130>
  40a514:	ldrh	w6, [x19, #58]
  40a518:	str	w21, [sp, #96]
  40a51c:	add	x26, x26, #0x1
  40a520:	cmp	w6, w26
  40a524:	b.ls	40a628 <tigetstr@plt+0x7fb8>  // b.plast
  40a528:	cmp	w26, #0x26
  40a52c:	mov	w23, w26
  40a530:	b.hi	40a54c <tigetstr@plt+0x7edc>  // b.pmore
  40a534:	add	x0, x20, #0x350
  40a538:	ldr	w1, [x0, #88]
  40a53c:	cmp	w1, #0x1
  40a540:	b.eq	40a854 <tigetstr@plt+0x81e4>  // b.none
  40a544:	ldr	x0, [x0, #104]
  40a548:	ldr	w23, [x0, x26, lsl #2]
  40a54c:	cmp	w23, #0x26
  40a550:	mov	w0, w23
  40a554:	b.gt	40a454 <tigetstr@plt+0x7de4>
  40a558:	add	x1, x20, #0x350
  40a55c:	ldr	x1, [x1, #72]
  40a560:	ldr	x24, [x1, w0, sxtw #3]
  40a564:	b	40a470 <tigetstr@plt+0x7e00>
  40a568:	ldr	w0, [x25, #88]
  40a56c:	cmp	w0, #0x3
  40a570:	b.eq	40a354 <tigetstr@plt+0x7ce4>  // b.none
  40a574:	ldr	x0, [sp, #104]
  40a578:	ldrb	w0, [x0]
  40a57c:	cbnz	w0, 40a354 <tigetstr@plt+0x7ce4>
  40a580:	ldrb	w0, [x23]
  40a584:	cmp	w0, #0x4f
  40a588:	b.ne	40a354 <tigetstr@plt+0x7ce4>  // b.any
  40a58c:	ldrb	w0, [x23, #1]
  40a590:	cmp	w0, #0x54
  40a594:	b.ne	40a354 <tigetstr@plt+0x7ce4>  // b.any
  40a598:	b	40a370 <tigetstr@plt+0x7d00>
  40a59c:	ldr	x1, [x25, #64]
  40a5a0:	mov	w0, w26
  40a5a4:	ldr	x23, [x1, w0, sxtw #3]
  40a5a8:	b	40a334 <tigetstr@plt+0x7cc4>
  40a5ac:	mov	w1, #0x40                  	// #64
  40a5b0:	strh	w1, [x0]
  40a5b4:	b	40a3e4 <tigetstr@plt+0x7d74>
  40a5b8:	bl	4090d8 <tigetstr@plt+0x6a68>
  40a5bc:	ldrh	w6, [x19, #58]
  40a5c0:	cbnz	w6, 40a430 <tigetstr@plt+0x7dc0>
  40a5c4:	mov	w23, #0x0                   	// #0
  40a5c8:	b	40a630 <tigetstr@plt+0x7fc0>
  40a5cc:	ldr	w0, [x0, #88]
  40a5d0:	cmp	w0, #0x3
  40a5d4:	b.eq	40a494 <tigetstr@plt+0x7e24>  // b.none
  40a5d8:	adrp	x0, 422000 <tigetstr@plt+0x1f990>
  40a5dc:	ldr	x0, [x0, #3912]
  40a5e0:	ldrb	w0, [x0]
  40a5e4:	cbnz	w0, 40a494 <tigetstr@plt+0x7e24>
  40a5e8:	ldrb	w0, [x24]
  40a5ec:	cmp	w0, #0x4f
  40a5f0:	b.ne	40a494 <tigetstr@plt+0x7e24>  // b.any
  40a5f4:	ldrb	w0, [x24, #1]
  40a5f8:	cmp	w0, #0x54
  40a5fc:	b.eq	40a51c <tigetstr@plt+0x7eac>  // b.none
  40a600:	mov	w1, w23
  40a604:	mov	w0, #0x1                   	// #1
  40a608:	blr	x22
  40a60c:	cmn	w0, #0x1
  40a610:	b.ne	40a4a8 <tigetstr@plt+0x7e38>  // b.any
  40a614:	nop
  40a618:	ldrh	w6, [x19, #58]
  40a61c:	add	x26, x26, #0x1
  40a620:	cmp	w6, w26
  40a624:	b.hi	40a528 <tigetstr@plt+0x7eb8>  // b.pmore
  40a628:	ldr	w0, [sp, #104]
  40a62c:	lsl	w23, w0, #1
  40a630:	add	x0, x20, #0x350
  40a634:	ldr	w1, [x27, #704]
  40a638:	ldr	w0, [x0, #20]
  40a63c:	cmp	w0, w1
  40a640:	b.eq	40a658 <tigetstr@plt+0x7fe8>  // b.none
  40a644:	add	x27, x27, #0x2c0
  40a648:	ldr	w0, [x27, #8]
  40a64c:	cmp	w0, #0x1
  40a650:	b.le	40a658 <tigetstr@plt+0x7fe8>
  40a654:	bl	4090d8 <tigetstr@plt+0x6a68>
  40a658:	ldr	x0, [x19]
  40a65c:	bl	402160 <strlen@plt>
  40a660:	ldr	w1, [sp, #128]
  40a664:	add	w26, w1, w23
  40a668:	add	x1, x20, #0x350
  40a66c:	add	w0, w26, w0
  40a670:	add	w2, w0, #0xd
  40a674:	and	w26, w2, #0x1
  40a678:	ldr	w1, [x1, #52]
  40a67c:	add	w26, w26, w0
  40a680:	add	w0, w26, #0xd
  40a684:	str	w0, [sp, #104]
  40a688:	cmp	w1, #0x2
  40a68c:	b.eq	40ad94 <tigetstr@plt+0x8724>  // b.none
  40a690:	ldrh	w23, [x19, #60]
  40a694:	cbz	w23, 40a8e0 <tigetstr@plt+0x8270>
  40a698:	adrp	x0, 410000 <tigetstr@plt+0xd990>
  40a69c:	add	x0, x0, #0x548
  40a6a0:	add	x0, x0, #0x898
  40a6a4:	mov	x26, #0x0                   	// #0
  40a6a8:	str	wzr, [sp, #128]
  40a6ac:	str	x0, [sp, #152]
  40a6b0:	adrp	x0, 40f000 <tigetstr@plt+0xc990>
  40a6b4:	add	x0, x0, #0xf0
  40a6b8:	str	x0, [sp, #136]
  40a6bc:	b	40a814 <tigetstr@plt+0x81a4>
  40a6c0:	add	x0, x20, #0x350
  40a6c4:	ldr	w1, [x0, #88]
  40a6c8:	cmp	w1, #0x1
  40a6cc:	b.eq	40aa1c <tigetstr@plt+0x83ac>  // b.none
  40a6d0:	ldr	x0, [x0, #112]
  40a6d4:	ldr	w28, [x0, x26, lsl #2]
  40a6d8:	mov	w6, w28
  40a6dc:	cmp	w28, #0x19d
  40a6e0:	mov	w0, w28
  40a6e4:	b.le	40a830 <tigetstr@plt+0x81c0>
  40a6e8:	ldrh	w0, [x19, #66]
  40a6ec:	ldrh	w2, [x19, #62]
  40a6f0:	ldrh	w1, [x19, #64]
  40a6f4:	sub	w0, w23, w0
  40a6f8:	sub	w0, w28, w0
  40a6fc:	add	w1, w1, w2
  40a700:	ldr	x2, [x19, #48]
  40a704:	add	w0, w0, w1
  40a708:	ldr	x25, [x2, w0, sxtw #3]
  40a70c:	mov	w1, w28
  40a710:	mov	w0, #0x2                   	// #2
  40a714:	bl	408be8 <tigetstr@plt+0x6578>
  40a718:	ands	w21, w0, #0xff
  40a71c:	b.eq	40a808 <tigetstr@plt+0x8198>  // b.none
  40a720:	add	x2, x20, #0x350
  40a724:	lsl	x27, x6, #3
  40a728:	ldr	x1, [x19, #32]
  40a72c:	ldr	w0, [x2, #52]
  40a730:	add	x3, x1, x27
  40a734:	cmp	w0, #0x1
  40a738:	ldr	x24, [x1, x6, lsl #3]
  40a73c:	b.ls	40a868 <tigetstr@plt+0x81f8>  // b.plast
  40a740:	stp	x1, x3, [sp, #112]
  40a744:	cmp	w0, #0x2
  40a748:	b.ne	40a7b8 <tigetstr@plt+0x8148>  // b.any
  40a74c:	mov	x0, x25
  40a750:	bl	402160 <strlen@plt>
  40a754:	cmp	x0, #0x2
  40a758:	b.hi	40a808 <tigetstr@plt+0x8198>  // b.pmore
  40a75c:	ldp	x1, x3, [sp, #112]
  40a760:	ldr	x0, [x1, #416]
  40a764:	sub	x0, x0, #0x1
  40a768:	cmn	x0, #0x3
  40a76c:	b.ls	40a780 <tigetstr@plt+0x8110>  // b.plast
  40a770:	ldr	x0, [x1, #864]
  40a774:	sub	x0, x0, #0x1
  40a778:	cmn	x0, #0x3
  40a77c:	b.hi	40a798 <tigetstr@plt+0x8128>  // b.pmore
  40a780:	add	x0, x1, #0xf8
  40a784:	cmp	x3, x0
  40a788:	b.eq	40ad0c <tigetstr@plt+0x869c>  // b.none
  40a78c:	add	x0, x1, #0x150
  40a790:	cmp	x3, x0
  40a794:	b.eq	40ad34 <tigetstr@plt+0x86c4>  // b.none
  40a798:	ldr	x0, [x1, #312]
  40a79c:	sub	x0, x0, #0x1
  40a7a0:	cmn	x0, #0x3
  40a7a4:	b.hi	40a7b8 <tigetstr@plt+0x8148>  // b.pmore
  40a7a8:	add	x0, x1, #0x138
  40a7ac:	cmp	x3, x0
  40a7b0:	b.eq	40afc0 <tigetstr@plt+0x8950>  // b.none
  40a7b4:	nop
  40a7b8:	mov	w1, w28
  40a7bc:	mov	w0, #0x2                   	// #2
  40a7c0:	blr	x22
  40a7c4:	strb	wzr, [sp, #184]
  40a7c8:	cmn	w0, #0x1
  40a7cc:	sub	x0, x24, #0x1
  40a7d0:	b.eq	40a8b8 <tigetstr@plt+0x8248>  // b.none
  40a7d4:	cmn	x0, #0x3
  40a7d8:	b.ls	40a93c <tigetstr@plt+0x82cc>  // b.plast
  40a7dc:	ldr	x1, [sp, #136]
  40a7e0:	add	x5, sp, #0xb8
  40a7e4:	mov	x2, x25
  40a7e8:	mov	x0, x5
  40a7ec:	str	w21, [sp, #96]
  40a7f0:	str	x5, [sp, #112]
  40a7f4:	bl	4021d0 <sprintf@plt>
  40a7f8:	ldr	x5, [sp, #112]
  40a7fc:	mov	x0, x5
  40a800:	bl	4097a0 <tigetstr@plt+0x7130>
  40a804:	ldrh	w23, [x19, #60]
  40a808:	add	x26, x26, #0x1
  40a80c:	cmp	w23, w26
  40a810:	b.ls	40a8d0 <tigetstr@plt+0x8260>  // b.plast
  40a814:	cmp	w26, #0x19d
  40a818:	mov	w28, w26
  40a81c:	b.ls	40a6c0 <tigetstr@plt+0x8050>  // b.plast
  40a820:	mov	x6, x26
  40a824:	cmp	w28, #0x19d
  40a828:	mov	w0, w28
  40a82c:	b.gt	40a6e8 <tigetstr@plt+0x8078>
  40a830:	add	x1, x20, #0x350
  40a834:	ldr	x1, [x1, #80]
  40a838:	ldr	x25, [x1, w0, sxtw #3]
  40a83c:	b	40a70c <tigetstr@plt+0x809c>
  40a840:	mov	x0, x25
  40a844:	adrp	x1, 40f000 <tigetstr@plt+0xc990>
  40a848:	add	x1, x1, #0xf0
  40a84c:	bl	4021d0 <sprintf@plt>
  40a850:	b	40a50c <tigetstr@plt+0x7e9c>
  40a854:	add	x1, x20, #0x350
  40a858:	mov	w0, w26
  40a85c:	ldr	x1, [x1, #72]
  40a860:	ldr	x24, [x1, w0, sxtw #3]
  40a864:	b	40a470 <tigetstr@plt+0x7e00>
  40a868:	ldr	w0, [x2, #88]
  40a86c:	cmp	w0, #0x3
  40a870:	b.eq	40a7b8 <tigetstr@plt+0x8148>  // b.none
  40a874:	adrp	x0, 422000 <tigetstr@plt+0x1f990>
  40a878:	ldr	x0, [x0, #3912]
  40a87c:	ldrb	w0, [x0]
  40a880:	cbnz	w0, 40a7b8 <tigetstr@plt+0x8148>
  40a884:	ldrb	w0, [x25]
  40a888:	cmp	w0, #0x4f
  40a88c:	b.ne	40a7b8 <tigetstr@plt+0x8148>  // b.any
  40a890:	ldrb	w0, [x25, #1]
  40a894:	cmp	w0, #0x54
  40a898:	b.eq	40a808 <tigetstr@plt+0x8198>  // b.none
  40a89c:	mov	w1, w28
  40a8a0:	mov	w0, #0x2                   	// #2
  40a8a4:	blr	x22
  40a8a8:	strb	wzr, [sp, #184]
  40a8ac:	cmn	w0, #0x1
  40a8b0:	sub	x0, x24, #0x1
  40a8b4:	b.ne	40a7d4 <tigetstr@plt+0x8164>  // b.any
  40a8b8:	cmn	x0, #0x3
  40a8bc:	b.ls	40a9fc <tigetstr@plt+0x838c>  // b.plast
  40a8c0:	ldrh	w23, [x19, #60]
  40a8c4:	add	x26, x26, #0x1
  40a8c8:	cmp	w23, w26
  40a8cc:	b.hi	40a814 <tigetstr@plt+0x81a4>  // b.pmore
  40a8d0:	ldr	w1, [sp, #104]
  40a8d4:	ldr	w0, [sp, #128]
  40a8d8:	add	w0, w1, w0, lsl #1
  40a8dc:	str	w0, [sp, #104]
  40a8e0:	ldr	w0, [x20, #848]
  40a8e4:	cmp	w0, #0x2
  40a8e8:	b.eq	40ad48 <tigetstr@plt+0x86d8>  // b.none
  40a8ec:	cmp	w0, #0x3
  40a8f0:	b.eq	40ae9c <tigetstr@plt+0x882c>  // b.none
  40a8f4:	ldr	w0, [sp, #96]
  40a8f8:	cbnz	w0, 40abc0 <tigetstr@plt+0x8550>
  40a8fc:	ldr	w0, [sp, #144]
  40a900:	cbnz	w0, 40a914 <tigetstr@plt+0x82a4>
  40a904:	add	x20, x20, #0x350
  40a908:	ldr	x0, [x20, #24]
  40a90c:	bl	402160 <strlen@plt>
  40a910:	str	w0, [sp, #104]
  40a914:	ldr	w0, [sp, #104]
  40a918:	mov	x12, #0x10d0                	// #4304
  40a91c:	ldp	x29, x30, [sp]
  40a920:	ldp	x19, x20, [sp, #16]
  40a924:	ldp	x21, x22, [sp, #32]
  40a928:	ldp	x23, x24, [sp, #48]
  40a92c:	ldp	x25, x26, [sp, #64]
  40a930:	ldp	x27, x28, [sp, #80]
  40a934:	add	sp, sp, x12
  40a938:	ret
  40a93c:	ldr	w1, [sp, #128]
  40a940:	add	w0, w28, #0x1
  40a944:	add	x23, x20, #0x350
  40a948:	cmp	w1, w0
  40a94c:	csel	w0, w1, w0, cs  // cs = hs, nlast
  40a950:	str	w0, [sp, #128]
  40a954:	ldr	w0, [x23, #52]
  40a958:	sub	w1, w0, #0x2
  40a95c:	cmp	w1, #0x1
  40a960:	b.ls	40aa34 <tigetstr@plt+0x83c4>  // b.plast
  40a964:	ldr	w2, [sp, #132]
  40a968:	cmp	w0, #0x0
  40a96c:	cset	w1, eq  // eq = none
  40a970:	mov	x0, x24
  40a974:	add	x28, x23, #0x78
  40a978:	bl	402400 <_nc_tic_expand@plt>
  40a97c:	mov	x2, x0
  40a980:	mov	x1, #0x0                   	// #0
  40a984:	mov	x0, x28
  40a988:	str	x2, [sp, #96]
  40a98c:	bl	409080 <tigetstr@plt+0x6a10>
  40a990:	mov	x1, x25
  40a994:	mov	x0, x28
  40a998:	bl	409080 <tigetstr@plt+0x6a10>
  40a99c:	mov	x0, x28
  40a9a0:	adrp	x1, 40f000 <tigetstr@plt+0xc990>
  40a9a4:	add	x1, x1, #0x148
  40a9a8:	bl	409080 <tigetstr@plt+0x6a10>
  40a9ac:	ldrb	w0, [x23, #56]
  40a9b0:	ldr	x2, [sp, #96]
  40a9b4:	cbz	w0, 40a9c4 <tigetstr@plt+0x8354>
  40a9b8:	ldr	w0, [x23, #52]
  40a9bc:	cmp	w0, #0x1
  40a9c0:	b.ls	40aeec <tigetstr@plt+0x887c>  // b.plast
  40a9c4:	add	x0, x20, #0x350
  40a9c8:	mov	x1, x2
  40a9cc:	add	x0, x0, #0x78
  40a9d0:	bl	409080 <tigetstr@plt+0x6a10>
  40a9d4:	mov	x0, x24
  40a9d8:	bl	402160 <strlen@plt>
  40a9dc:	ldr	w2, [sp, #104]
  40a9e0:	add	x1, x20, #0x350
  40a9e4:	add	w0, w0, #0x1
  40a9e8:	str	w21, [sp, #96]
  40a9ec:	add	w0, w2, w0
  40a9f0:	str	w0, [sp, #104]
  40a9f4:	ldr	x0, [x1, #120]
  40a9f8:	bl	4097a0 <tigetstr@plt+0x7130>
  40a9fc:	ldr	x0, [x19, #32]
  40aa00:	ldr	x0, [x0, x27]
  40aa04:	cmp	x0, x24
  40aa08:	b.eq	40a8c0 <tigetstr@plt+0x8250>  // b.none
  40aa0c:	mov	x0, x24
  40aa10:	bl	4024a0 <free@plt>
  40aa14:	ldrh	w23, [x19, #60]
  40aa18:	b	40a8c4 <tigetstr@plt+0x8254>
  40aa1c:	add	x1, x20, #0x350
  40aa20:	mov	w0, w26
  40aa24:	mov	x6, x26
  40aa28:	ldr	x1, [x1, #80]
  40aa2c:	ldr	x25, [x1, w0, sxtw #3]
  40aa30:	b	40a70c <tigetstr@plt+0x809c>
  40aa34:	ldr	w2, [sp, #132]
  40aa38:	mov	x0, x24
  40aa3c:	mov	w1, #0x1                   	// #1
  40aa40:	bl	402400 <_nc_tic_expand@plt>
  40aa44:	mov	x23, x0
  40aa48:	cmp	w28, #0x19d
  40aa4c:	b.hi	40ac48 <tigetstr@plt+0x85d8>  // b.pmore
  40aa50:	ldr	x0, [sp, #152]
  40aa54:	ldrsh	w2, [x0, w28, uxtw #1]
  40aa58:	mov	x1, x23
  40aa5c:	mov	x0, x25
  40aa60:	bl	4021a0 <_nc_infotocap@plt>
  40aa64:	mov	x28, x0
  40aa68:	cbz	x0, 40ac74 <tigetstr@plt+0x8604>
  40aa6c:	mov	x0, x25
  40aa70:	bl	402160 <strlen@plt>
  40aa74:	mov	x21, x0
  40aa78:	mov	x0, x28
  40aa7c:	bl	402160 <strlen@plt>
  40aa80:	add	w1, w21, #0x1
  40aa84:	mov	x21, x0
  40aa88:	add	w1, w1, w21
  40aa8c:	mov	x0, x25
  40aa90:	mov	w2, #0x1                   	// #1
  40aa94:	bl	409158 <tigetstr@plt+0x6ae8>
  40aa98:	add	w1, w21, #0x1
  40aa9c:	mov	w2, #0x2                   	// #2
  40aaa0:	adrp	x0, 40f000 <tigetstr@plt+0xc990>
  40aaa4:	add	x0, x0, #0x148
  40aaa8:	bl	409158 <tigetstr@plt+0x6ae8>
  40aaac:	mov	w1, w21
  40aab0:	mov	x0, x28
  40aab4:	mov	w2, #0x4                   	// #4
  40aab8:	bl	409158 <tigetstr@plt+0x6ae8>
  40aabc:	mov	x0, x24
  40aac0:	bl	402160 <strlen@plt>
  40aac4:	ldr	w1, [sp, #104]
  40aac8:	add	w0, w0, #0x1
  40aacc:	add	w0, w1, w0
  40aad0:	str	w0, [sp, #104]
  40aad4:	b	40a9fc <tigetstr@plt+0x838c>
  40aad8:	sxtw	x7, w2
  40aadc:	mov	w3, #0x8                   	// #8
  40aae0:	mov	x8, #0x1                   	// #1
  40aae4:	b	40aaf0 <tigetstr@plt+0x8480>
  40aae8:	cmp	w3, #0x40
  40aaec:	b.eq	40ae94 <tigetstr@plt+0x8824>  // b.none
  40aaf0:	lsl	x1, x8, x3
  40aaf4:	sub	x6, x1, #0x10
  40aaf8:	add	w3, w3, #0x1
  40aafc:	add	x1, x1, #0x10
  40ab00:	cmp	x7, x6
  40ab04:	b.cc	40aae8 <tigetstr@plt+0x8478>  // b.lo, b.ul, b.last
  40ab08:	cmp	x7, x1
  40ab0c:	b.cs	40aae8 <tigetstr@plt+0x8478>  // b.hs, b.nlast
  40ab10:	adrp	x1, 40f000 <tigetstr@plt+0xc990>
  40ab14:	add	x1, x1, #0xd8
  40ab18:	b	40a4f4 <tigetstr@plt+0x7e84>
  40ab1c:	add	x1, x20, #0x350
  40ab20:	ldr	w2, [sp, #132]
  40ab24:	add	x5, sp, #0xb8
  40ab28:	strb	wzr, [x23]
  40ab2c:	mov	x0, x21
  40ab30:	str	x5, [sp, #96]
  40ab34:	ldr	w1, [x1, #52]
  40ab38:	cmp	w1, #0x0
  40ab3c:	cset	w1, eq  // eq = none
  40ab40:	bl	402400 <_nc_tic_expand@plt>
  40ab44:	mov	x21, x0
  40ab48:	adrp	x1, 40f000 <tigetstr@plt+0xc990>
  40ab4c:	add	x1, x1, #0x160
  40ab50:	ldr	x5, [sp, #96]
  40ab54:	ldrh	w0, [x1, #4]
  40ab58:	ldr	w2, [x1]
  40ab5c:	str	w2, [sp, #184]
  40ab60:	strh	w0, [sp, #188]
  40ab64:	ldrb	w0, [x21]
  40ab68:	cbz	w0, 40abb8 <tigetstr@plt+0x8548>
  40ab6c:	mov	x0, x5
  40ab70:	str	x5, [sp, #96]
  40ab74:	bl	402160 <strlen@plt>
  40ab78:	mov	x19, x0
  40ab7c:	mov	x0, x21
  40ab80:	bl	402160 <strlen@plt>
  40ab84:	add	x2, x19, x0
  40ab88:	mov	x1, #0x1013                	// #4115
  40ab8c:	add	x2, x2, #0x1
  40ab90:	cmp	x2, x1
  40ab94:	ldr	x5, [sp, #96]
  40ab98:	b.ls	40b0f0 <tigetstr@plt+0x8a80>  // b.plast
  40ab9c:	strb	wzr, [x21, x0]
  40aba0:	add	x2, x0, #0x1
  40aba4:	mov	x1, x21
  40aba8:	add	x0, x5, x19
  40abac:	str	x5, [sp, #96]
  40abb0:	bl	402140 <memcpy@plt>
  40abb4:	ldr	x5, [sp, #96]
  40abb8:	mov	x0, x5
  40abbc:	bl	4097a0 <tigetstr@plt+0x7130>
  40abc0:	add	x0, x20, #0x350
  40abc4:	ldrb	w2, [x0, #49]
  40abc8:	ldr	x1, [x0, #32]
  40abcc:	cbz	w2, 40abd8 <tigetstr@plt+0x8568>
  40abd0:	ldrb	w0, [x0, #48]
  40abd4:	cbnz	w0, 40a8fc <tigetstr@plt+0x828c>
  40abd8:	cmp	w1, #0x1
  40abdc:	b.ls	40a8fc <tigetstr@plt+0x828c>  // b.plast
  40abe0:	add	x0, x20, #0x350
  40abe4:	sub	w2, w1, #0x1
  40abe8:	add	x4, x0, #0x18
  40abec:	ldr	x3, [x0, #24]
  40abf0:	ldrb	w0, [x3, w2, uxtw]
  40abf4:	cmp	w0, #0x9
  40abf8:	b.eq	40af00 <tigetstr@plt+0x8890>  // b.none
  40abfc:	cmp	w1, #0x3
  40ac00:	b.ls	40a8fc <tigetstr@plt+0x828c>  // b.plast
  40ac04:	cmp	w0, #0x3a
  40ac08:	b.ne	40a8fc <tigetstr@plt+0x828c>  // b.any
  40ac0c:	sub	w0, w1, #0x2
  40ac10:	ldrb	w0, [x3, w0, uxtw]
  40ac14:	cmp	w0, #0x9
  40ac18:	b.ne	40a8fc <tigetstr@plt+0x828c>  // b.any
  40ac1c:	sub	w0, w1, #0x3
  40ac20:	ldrb	w0, [x3, w0, uxtw]
  40ac24:	cmp	w0, #0xa
  40ac28:	b.ne	40a8fc <tigetstr@plt+0x828c>  // b.any
  40ac2c:	sub	w0, w1, #0x4
  40ac30:	ldrb	w0, [x3, w0, uxtw]
  40ac34:	cmp	w0, #0x5c
  40ac38:	b.ne	40a8fc <tigetstr@plt+0x828c>  // b.any
  40ac3c:	sub	x1, x1, #0x4
  40ac40:	str	x1, [x4, #8]
  40ac44:	b	40af18 <tigetstr@plt+0x88a8>
  40ac48:	ldrb	w1, [x0]
  40ac4c:	mov	w2, #0x0                   	// #0
  40ac50:	cmp	w1, #0x6b
  40ac54:	b.eq	40aa58 <tigetstr@plt+0x83e8>  // b.none
  40ac58:	bl	409cd0 <tigetstr@plt+0x7660>
  40ac5c:	and	w2, w0, #0xff
  40ac60:	mov	x1, x23
  40ac64:	mov	x0, x25
  40ac68:	bl	4021a0 <_nc_infotocap@plt>
  40ac6c:	mov	x28, x0
  40ac70:	cbnz	x0, 40aa6c <tigetstr@plt+0x83fc>
  40ac74:	add	x0, x20, #0x350
  40ac78:	ldr	w0, [x0, #52]
  40ac7c:	cmp	w0, #0x3
  40ac80:	b.eq	40b040 <tigetstr@plt+0x89d0>  // b.none
  40ac84:	ldr	w0, [sp, #148]
  40ac88:	cbnz	w0, 40a8c0 <tigetstr@plt+0x8250>
  40ac8c:	mov	x0, x25
  40ac90:	bl	402160 <strlen@plt>
  40ac94:	mov	x1, x23
  40ac98:	add	w8, w0, #0x3
  40ac9c:	add	x5, sp, #0xb8
  40aca0:	mov	w9, #0x3a5c                	// #14940
  40aca4:	mov	x2, x5
  40aca8:	mov	x6, #0x1012                	// #4114
  40acac:	ldrb	w0, [x1], #1
  40acb0:	strb	w0, [sp, #184]
  40acb4:	cbnz	w0, 40acf0 <tigetstr@plt+0x8680>
  40acb8:	b	40af58 <tigetstr@plt+0x88e8>
  40acbc:	cmp	w0, #0x5c
  40acc0:	b.eq	40af3c <tigetstr@plt+0x88cc>  // b.none
  40acc4:	mov	x28, x2
  40acc8:	mov	x23, x1
  40accc:	mov	x2, x3
  40acd0:	mov	x1, x23
  40acd4:	strb	wzr, [x28, #1]
  40acd8:	sub	x3, x2, x5
  40acdc:	cmp	x3, x6
  40ace0:	ldrb	w0, [x1], #1
  40ace4:	strb	w0, [x28, #1]
  40ace8:	cbz	w0, 40b0e0 <tigetstr@plt+0x8a70>
  40acec:	b.gt	40b098 <tigetstr@plt+0x8a28>
  40acf0:	add	x28, x2, #0x1
  40acf4:	cmp	w0, #0x3a
  40acf8:	mov	x3, x28
  40acfc:	b.ne	40acbc <tigetstr@plt+0x864c>  // b.any
  40ad00:	mov	x23, x1
  40ad04:	strh	w9, [x2], #2
  40ad08:	b	40acd0 <tigetstr@plt+0x8660>
  40ad0c:	ldr	x0, [x1, #248]
  40ad10:	cbnz	x0, 40a78c <tigetstr@plt+0x811c>
  40ad14:	mov	w1, #0x6d69                	// #28009
  40ad18:	str	w21, [sp, #96]
  40ad1c:	movk	w1, #0x3d, lsl #16
  40ad20:	add	x0, sp, #0xb8
  40ad24:	str	w1, [sp, #184]
  40ad28:	bl	4097a0 <tigetstr@plt+0x7130>
  40ad2c:	ldrh	w23, [x19, #60]
  40ad30:	b	40a808 <tigetstr@plt+0x8198>
  40ad34:	ldr	x0, [x1, #336]
  40ad38:	cbnz	x0, 40a798 <tigetstr@plt+0x8128>
  40ad3c:	mov	w1, #0x6965                	// #26981
  40ad40:	str	w21, [sp, #96]
  40ad44:	b	40ad1c <tigetstr@plt+0x86ac>
  40ad48:	ldr	x0, [x19, #32]
  40ad4c:	ldr	x2, [x0, #3288]
  40ad50:	sub	x1, x2, #0x1
  40ad54:	cmn	x1, #0x3
  40ad58:	b.ls	40b000 <tigetstr@plt+0x8990>  // b.plast
  40ad5c:	ldr	x2, [x0, #3296]
  40ad60:	sub	x0, x2, #0x1
  40ad64:	cmn	x0, #0x3
  40ad68:	b.hi	40a8f4 <tigetstr@plt+0x8284>  // b.pmore
  40ad6c:	add	x5, sp, #0xb8
  40ad70:	mov	x0, x5
  40ad74:	adrp	x1, 40f000 <tigetstr@plt+0xc990>
  40ad78:	add	x1, x1, #0x158
  40ad7c:	str	x5, [sp, #96]
  40ad80:	bl	4021d0 <sprintf@plt>
  40ad84:	ldr	x5, [sp, #96]
  40ad88:	mov	x0, x5
  40ad8c:	bl	4097a0 <tigetstr@plt+0x7130>
  40ad90:	b	40abc0 <tigetstr@plt+0x8550>
  40ad94:	ldr	x21, [x19, #32]
  40ad98:	ldr	x23, [x21, #3160]
  40ad9c:	sub	x0, x23, #0x1
  40ada0:	cmn	x0, #0x3
  40ada4:	b.hi	40a690 <tigetstr@plt+0x8020>  // b.pmore
  40ada8:	ldr	x0, [x21, #400]
  40adac:	sub	x1, x0, #0x1
  40adb0:	cmn	x1, #0x3
  40adb4:	b.hi	40adc4 <tigetstr@plt+0x8754>  // b.pmore
  40adb8:	mov	x1, x23
  40adbc:	bl	402460 <strcmp@plt>
  40adc0:	cbz	w0, 40b0e8 <tigetstr@plt+0x8a78>
  40adc4:	ldr	x0, [x21, #984]
  40adc8:	sub	x1, x0, #0x1
  40adcc:	cmn	x1, #0x3
  40add0:	b.hi	40a690 <tigetstr@plt+0x8020>  // b.pmore
  40add4:	mov	x1, x23
  40add8:	bl	402460 <strcmp@plt>
  40addc:	cbnz	w0, 40a690 <tigetstr@plt+0x8020>
  40ade0:	str	xzr, [x21, #984]
  40ade4:	b	40a690 <tigetstr@plt+0x8020>
  40ade8:	ldrh	w6, [x19, #58]
  40adec:	mov	w23, #0x0                   	// #0
  40adf0:	cbnz	w6, 40a430 <tigetstr@plt+0x7dc0>
  40adf4:	b	40a658 <tigetstr@plt+0x7fe8>
  40adf8:	ldr	x1, [x19]
  40adfc:	mov	x0, x24
  40ae00:	bl	409080 <tigetstr@plt+0x6a10>
  40ae04:	ldr	w0, [sp, #144]
  40ae08:	cbnz	w0, 40ae34 <tigetstr@plt+0x87c4>
  40ae0c:	ldr	x1, [x23, #24]
  40ae10:	ldrb	w0, [x1]
  40ae14:	cbz	w0, 40ae34 <tigetstr@plt+0x87c4>
  40ae18:	mov	w2, #0x3d                  	// #61
  40ae1c:	nop
  40ae20:	cmp	w0, #0x3a
  40ae24:	b.ne	40ae2c <tigetstr@plt+0x87bc>  // b.any
  40ae28:	strb	w2, [x1]
  40ae2c:	ldrb	w0, [x1, #1]!
  40ae30:	cbnz	w0, 40ae20 <tigetstr@plt+0x87b0>
  40ae34:	adrp	x1, 423000 <tigetstr@plt+0x20990>
  40ae38:	add	x21, x20, #0x350
  40ae3c:	add	x23, x21, #0x18
  40ae40:	adrp	x27, 423000 <tigetstr@plt+0x20990>
  40ae44:	ldr	x1, [x1, #728]
  40ae48:	mov	x0, x23
  40ae4c:	bl	409080 <tigetstr@plt+0x6a10>
  40ae50:	add	x0, x27, #0x2c0
  40ae54:	ldr	x1, [x21, #32]
  40ae58:	str	w1, [x21, #20]
  40ae5c:	ldr	w0, [x0, #8]
  40ae60:	cmp	w0, #0x1
  40ae64:	b.le	40a2f4 <tigetstr@plt+0x7c84>
  40ae68:	bl	4090d8 <tigetstr@plt+0x6a68>
  40ae6c:	ldrh	w4, [x19, #56]
  40ae70:	cbnz	w4, 40a2fc <tigetstr@plt+0x7c8c>
  40ae74:	str	wzr, [sp, #96]
  40ae78:	str	wzr, [sp, #128]
  40ae7c:	b	40a400 <tigetstr@plt+0x7d90>
  40ae80:	add	x0, x20, #0x350
  40ae84:	adrp	x22, 408000 <tigetstr@plt+0x5990>
  40ae88:	add	x22, x22, #0xe08
  40ae8c:	str	x19, [x0, #8]
  40ae90:	b	40a2d0 <tigetstr@plt+0x7c60>
  40ae94:	ldr	x1, [sp, #112]
  40ae98:	b	40a4f4 <tigetstr@plt+0x7e84>
  40ae9c:	ldr	x19, [x19, #32]
  40aea0:	ldr	x0, [x19, #1168]
  40aea4:	sub	x1, x0, #0x1
  40aea8:	cmn	x1, #0x3
  40aeac:	b.hi	40a8f4 <tigetstr@plt+0x8284>  // b.pmore
  40aeb0:	add	x21, sp, #0xa8
  40aeb4:	adrp	x22, 40f000 <tigetstr@plt+0xc990>
  40aeb8:	mov	x23, x21
  40aebc:	add	x22, x22, #0xe0
  40aec0:	mov	w1, #0x6c                  	// #108
  40aec4:	b	40aedc <tigetstr@plt+0x886c>
  40aec8:	ldrb	w1, [x22, #1]!
  40aecc:	ldrb	w0, [x0, #1]
  40aed0:	strb	w0, [x23], #1
  40aed4:	cbz	w1, 40ab1c <tigetstr@plt+0x84ac>
  40aed8:	ldr	x0, [x19, #1168]
  40aedc:	bl	4024e0 <strchr@plt>
  40aee0:	cbnz	x0, 40aec8 <tigetstr@plt+0x8858>
  40aee4:	strb	wzr, [x23]
  40aee8:	b	40a8f4 <tigetstr@plt+0x8284>
  40aeec:	mov	x1, x25
  40aef0:	mov	x0, x19
  40aef4:	mov	w3, #0x1                   	// #1
  40aef8:	bl	409d70 <tigetstr@plt+0x7700>
  40aefc:	b	40a9d4 <tigetstr@plt+0x8364>
  40af00:	sub	w0, w1, #0x2
  40af04:	ldrb	w0, [x3, w0, uxtw]
  40af08:	cmp	w0, #0xa
  40af0c:	b.ne	40a8fc <tigetstr@plt+0x828c>  // b.any
  40af10:	sub	x1, x1, #0x2
  40af14:	str	x1, [x4, #8]
  40af18:	add	x2, x20, #0x350
  40af1c:	strb	wzr, [x3, x1]
  40af20:	add	x0, x2, #0x18
  40af24:	adrp	x1, 40e000 <tigetstr@plt+0xb990>
  40af28:	add	x1, x1, #0xf50
  40af2c:	ldr	w3, [x2, #16]
  40af30:	str	w3, [x2, #20]
  40af34:	bl	409080 <tigetstr@plt+0x6a10>
  40af38:	b	40a8fc <tigetstr@plt+0x828c>
  40af3c:	ldrb	w7, [x23, #1]
  40af40:	add	x2, x2, #0x2
  40af44:	sturb	w7, [x2, #-1]
  40af48:	add	x23, x23, #0x2
  40af4c:	cbnz	w7, 40acd0 <tigetstr@plt+0x8660>
  40af50:	sub	x28, x28, x5
  40af54:	add	w8, w8, w28
  40af58:	sub	w23, w8, #0x2
  40af5c:	mov	w1, w8
  40af60:	mov	w2, #0x9                   	// #9
  40af64:	adrp	x0, 40f000 <tigetstr@plt+0xc990>
  40af68:	add	x0, x0, #0x140
  40af6c:	str	x5, [sp, #112]
  40af70:	bl	409158 <tigetstr@plt+0x6ae8>
  40af74:	mov	w1, w23
  40af78:	mov	w2, #0x8                   	// #8
  40af7c:	mov	x0, x25
  40af80:	bl	409158 <tigetstr@plt+0x6ae8>
  40af84:	mov	x0, x25
  40af88:	str	w21, [sp, #96]
  40af8c:	bl	402160 <strlen@plt>
  40af90:	sub	w23, w23, w0
  40af94:	mov	w1, w23
  40af98:	mov	w2, #0xa                   	// #10
  40af9c:	adrp	x0, 40f000 <tigetstr@plt+0xc990>
  40afa0:	add	x0, x0, #0x148
  40afa4:	bl	409158 <tigetstr@plt+0x6ae8>
  40afa8:	ldr	x5, [sp, #112]
  40afac:	sub	w1, w23, #0x1
  40afb0:	mov	w2, #0xc                   	// #12
  40afb4:	mov	x0, x5
  40afb8:	bl	409158 <tigetstr@plt+0x6ae8>
  40afbc:	b	40aabc <tigetstr@plt+0x844c>
  40afc0:	add	x2, x20, #0x350
  40afc4:	mov	x0, x19
  40afc8:	ldr	x23, [x1, #1048]
  40afcc:	ldr	x2, [x2, #144]
  40afd0:	str	x2, [x1, #1048]
  40afd4:	bl	4025c0 <_nc_trim_sgr0@plt>
  40afd8:	mov	x1, x0
  40afdc:	mov	x0, x24
  40afe0:	str	x1, [sp, #112]
  40afe4:	bl	402460 <strcmp@plt>
  40afe8:	ldr	x1, [sp, #112]
  40afec:	cbz	w0, 40b074 <tigetstr@plt+0x8a04>
  40aff0:	ldr	x0, [x19, #32]
  40aff4:	mov	x24, x1
  40aff8:	str	x23, [x0, #1048]
  40affc:	b	40a7b8 <tigetstr@plt+0x8148>
  40b000:	add	x5, sp, #0xb8
  40b004:	adrp	x1, 40f000 <tigetstr@plt+0xc990>
  40b008:	mov	x0, x5
  40b00c:	add	x1, x1, #0x150
  40b010:	str	x5, [sp, #96]
  40b014:	bl	4021d0 <sprintf@plt>
  40b018:	ldr	x5, [sp, #96]
  40b01c:	mov	x0, x5
  40b020:	bl	4097a0 <tigetstr@plt+0x7130>
  40b024:	ldr	x0, [x19, #32]
  40b028:	ldr	x5, [sp, #96]
  40b02c:	ldr	x2, [x0, #3296]
  40b030:	sub	x0, x2, #0x1
  40b034:	cmn	x0, #0x3
  40b038:	b.hi	40abc0 <tigetstr@plt+0x8550>  // b.pmore
  40b03c:	b	40ad70 <tigetstr@plt+0x8700>
  40b040:	add	x5, sp, #0xb8
  40b044:	mov	x3, x23
  40b048:	mov	x2, x25
  40b04c:	mov	x0, x5
  40b050:	adrp	x1, 40f000 <tigetstr@plt+0xc990>
  40b054:	add	x1, x1, #0x100
  40b058:	str	w21, [sp, #96]
  40b05c:	str	x5, [sp, #112]
  40b060:	bl	4021d0 <sprintf@plt>
  40b064:	ldr	x5, [sp, #112]
  40b068:	mov	x0, x5
  40b06c:	bl	4097a0 <tigetstr@plt+0x7130>
  40b070:	b	40aabc <tigetstr@plt+0x844c>
  40b074:	ldr	x0, [x19, #32]
  40b078:	ldr	x2, [x0, #312]
  40b07c:	cmp	x2, x1
  40b080:	b.eq	40aff8 <tigetstr@plt+0x8988>  // b.none
  40b084:	mov	x0, x1
  40b088:	bl	4024a0 <free@plt>
  40b08c:	ldr	x0, [x19, #32]
  40b090:	str	x23, [x0, #1048]
  40b094:	b	40a7b8 <tigetstr@plt+0x8148>
  40b098:	adrp	x2, 422000 <tigetstr@plt+0x1f990>
  40b09c:	adrp	x0, 422000 <tigetstr@plt+0x1f990>
  40b0a0:	add	w8, w8, w3
  40b0a4:	adrp	x1, 40f000 <tigetstr@plt+0xc990>
  40b0a8:	ldr	x2, [x2, #3968]
  40b0ac:	add	x1, x1, #0x120
  40b0b0:	ldr	x0, [x0, #3856]
  40b0b4:	mov	x3, x25
  40b0b8:	ldr	x2, [x2]
  40b0bc:	str	w8, [sp, #96]
  40b0c0:	ldr	x0, [x0]
  40b0c4:	str	x5, [sp, #112]
  40b0c8:	str	w8, [sp, #120]
  40b0cc:	bl	402630 <fprintf@plt>
  40b0d0:	strb	wzr, [x28, #1]
  40b0d4:	ldr	w8, [sp, #96]
  40b0d8:	ldr	x5, [sp, #112]
  40b0dc:	b	40af58 <tigetstr@plt+0x88e8>
  40b0e0:	add	w8, w8, w3
  40b0e4:	b	40af58 <tigetstr@plt+0x88e8>
  40b0e8:	str	xzr, [x21, #400]
  40b0ec:	b	40adc4 <tigetstr@plt+0x8754>
  40b0f0:	add	x2, x0, #0x1
  40b0f4:	mov	x1, x21
  40b0f8:	add	x0, x5, x19
  40b0fc:	bl	402140 <memcpy@plt>
  40b100:	ldr	x5, [sp, #96]
  40b104:	b	40abb8 <tigetstr@plt+0x8548>
  40b108:	sub	sp, sp, #0xf0
  40b10c:	sub	sp, sp, #0x10, lsl #12
  40b110:	stp	x29, x30, [sp]
  40b114:	mov	x29, sp
  40b118:	stp	x23, x24, [sp, #48]
  40b11c:	adrp	x23, 423000 <tigetstr@plt+0x20990>
  40b120:	add	x24, x23, #0x350
  40b124:	stp	x19, x20, [sp, #16]
  40b128:	ldr	w5, [x24, #60]
  40b12c:	stp	x21, x22, [sp, #32]
  40b130:	stp	x25, x26, [sp, #64]
  40b134:	str	w5, [sp, #120]
  40b138:	cbnz	w5, 40b3cc <tigetstr@plt+0x8d5c>
  40b13c:	stp	x27, x28, [sp, #80]
  40b140:	mov	x27, x0
  40b144:	ldr	w0, [x24, #52]
  40b148:	mov	w19, w1
  40b14c:	mov	w22, w2
  40b150:	sub	w0, w0, #0x2
  40b154:	mov	w20, w3
  40b158:	mov	x21, x4
  40b15c:	cmp	w0, #0x1
  40b160:	ldr	x28, [x27, #32]
  40b164:	b.ls	40b248 <tigetstr@plt+0x8bd8>  // b.plast
  40b168:	adrp	x26, 40f000 <tigetstr@plt+0xc990>
  40b16c:	mov	w25, #0x1                   	// #1
  40b170:	add	x0, x26, #0x168
  40b174:	mov	w24, #0x1000                	// #4096
  40b178:	str	x0, [sp, #112]
  40b17c:	ldr	x8, [x28, #1048]
  40b180:	add	x7, x23, #0x350
  40b184:	mov	w5, w20
  40b188:	mov	w4, w25
  40b18c:	mov	w3, w19
  40b190:	mov	x1, x21
  40b194:	mov	x0, x27
  40b198:	mov	w2, #0x0                   	// #0
  40b19c:	str	x8, [x7, #144]
  40b1a0:	bl	40a290 <tigetstr@plt+0x7c20>
  40b1a4:	cmp	w22, #0x0
  40b1a8:	cset	w22, ne  // ne = any
  40b1ac:	cmp	w0, w24
  40b1b0:	cset	w0, gt
  40b1b4:	ands	w22, w22, w0
  40b1b8:	b.ne	40b594 <tigetstr@plt+0x8f24>  // b.any
  40b1bc:	ldr	w0, [x23, #848]
  40b1c0:	cbz	w0, 40b570 <tigetstr@plt+0x8f00>
  40b1c4:	ldp	x2, x3, [x27]
  40b1c8:	stp	x2, x3, [sp, #240]
  40b1cc:	ldp	x2, x3, [x27, #16]
  40b1d0:	stp	x2, x3, [sp, #256]
  40b1d4:	ldp	x2, x3, [x27, #32]
  40b1d8:	stp	x2, x3, [sp, #272]
  40b1dc:	ldp	x2, x3, [x27, #48]
  40b1e0:	stp	x2, x3, [sp, #288]
  40b1e4:	ldr	x0, [x27, #32]
  40b1e8:	ldr	x1, [x27, #64]
  40b1ec:	str	x1, [sp, #304]
  40b1f0:	bl	408f20 <tigetstr@plt+0x68b0>
  40b1f4:	tst	w0, #0xff
  40b1f8:	b.ne	40b6b0 <tigetstr@plt+0x9040>  // b.any
  40b1fc:	ldp	x0, x1, [sp, #240]
  40b200:	stp	x0, x1, [x27]
  40b204:	ldp	x0, x1, [sp, #256]
  40b208:	stp	x0, x1, [x27, #16]
  40b20c:	ldp	x0, x1, [sp, #272]
  40b210:	stp	x0, x1, [x27, #32]
  40b214:	ldp	x0, x1, [sp, #288]
  40b218:	stp	x0, x1, [x27, #48]
  40b21c:	ldr	x0, [sp, #304]
  40b220:	str	x0, [x27, #64]
  40b224:	ldp	x27, x28, [sp, #80]
  40b228:	ldp	x29, x30, [sp]
  40b22c:	ldp	x19, x20, [sp, #16]
  40b230:	ldp	x21, x22, [sp, #32]
  40b234:	ldp	x23, x24, [sp, #48]
  40b238:	ldp	x25, x26, [sp, #64]
  40b23c:	add	sp, sp, #0xf0
  40b240:	add	sp, sp, #0x10, lsl #12
  40b244:	ret
  40b248:	ldr	x0, [x28, #16]
  40b24c:	sub	x1, x0, #0x1
  40b250:	cmn	x1, #0x3
  40b254:	b.hi	40b288 <tigetstr@plt+0x8c18>  // b.pmore
  40b258:	mov	w1, #0x2a                  	// #42
  40b25c:	bl	4024e0 <strchr@plt>
  40b260:	cbz	x0, 40b288 <tigetstr@plt+0x8c18>
  40b264:	add	x0, x0, #0x1
  40b268:	mov	w2, #0xa                   	// #10
  40b26c:	mov	x1, #0x0                   	// #0
  40b270:	bl	402490 <strtol@plt>
  40b274:	sxth	w0, w0
  40b278:	cbz	w0, 40b7a8 <tigetstr@plt+0x9138>
  40b27c:	ldp	x1, x28, [x27, #24]
  40b280:	str	w0, [x1, #136]
  40b284:	nop
  40b288:	ldr	x24, [x28, #824]
  40b28c:	sub	x25, x24, #0x1
  40b290:	cmn	x25, #0x3
  40b294:	b.ls	40b534 <tigetstr@plt+0x8ec4>  // b.plast
  40b298:	ldr	x1, [x27, #24]
  40b29c:	ldr	x0, [x28, #3152]
  40b2a0:	sub	x0, x0, #0x1
  40b2a4:	cmn	x0, #0x3
  40b2a8:	b.ls	40b2c4 <tigetstr@plt+0x8c54>  // b.plast
  40b2ac:	ldr	x0, [x28, #400]
  40b2b0:	sub	x2, x0, #0x1
  40b2b4:	cmn	x2, #0x3
  40b2b8:	b.hi	40b2c4 <tigetstr@plt+0x8c54>  // b.pmore
  40b2bc:	str	xzr, [x28, #400]
  40b2c0:	str	x0, [x28, #3152]
  40b2c4:	ldr	x0, [x28, #3160]
  40b2c8:	sub	x0, x0, #0x1
  40b2cc:	cmn	x0, #0x3
  40b2d0:	b.ls	40b2f8 <tigetstr@plt+0x8c88>  // b.plast
  40b2d4:	ldr	x0, [x28, #984]
  40b2d8:	sub	x2, x0, #0x1
  40b2dc:	cmn	x2, #0x3
  40b2e0:	b.hi	40b2f8 <tigetstr@plt+0x8c88>  // b.pmore
  40b2e4:	ldr	x2, [x28, #976]
  40b2e8:	sub	x2, x2, #0x1
  40b2ec:	cmn	x2, #0x3
  40b2f0:	b.hi	40b7d4 <tigetstr@plt+0x9164>  // b.pmore
  40b2f4:	nop
  40b2f8:	ldr	w0, [x1, #132]
  40b2fc:	cmn	w0, #0x1
  40b300:	b.eq	40b6e8 <tigetstr@plt+0x9078>  // b.none
  40b304:	cmn	x25, #0x3
  40b308:	mov	w0, #0x0                   	// #0
  40b30c:	b.hi	40b330 <tigetstr@plt+0x8cc0>  // b.pmore
  40b310:	ldrb	w1, [x24]
  40b314:	mov	w0, #0xa                   	// #10
  40b318:	subs	w0, w0, w1
  40b31c:	b.ne	40b328 <tigetstr@plt+0x8cb8>  // b.any
  40b320:	ldrb	w0, [x24, #1]
  40b324:	neg	w0, w0
  40b328:	cmp	w0, #0x0
  40b32c:	cset	w0, eq  // eq = none
  40b330:	ldr	x1, [x27, #16]
  40b334:	strb	w0, [x1, #41]
  40b338:	ldr	x28, [x27, #32]
  40b33c:	ldr	x0, [x28, #112]
  40b340:	sub	x1, x0, #0x1
  40b344:	cmn	x1, #0x3
  40b348:	b.hi	40b378 <tigetstr@plt+0x8d08>  // b.pmore
  40b34c:	mov	w1, #0x2a                  	// #42
  40b350:	bl	4024e0 <strchr@plt>
  40b354:	cbz	x0, 40b378 <tigetstr@plt+0x8d08>
  40b358:	add	x0, x0, #0x1
  40b35c:	mov	w2, #0xa                   	// #10
  40b360:	mov	x1, #0x0                   	// #0
  40b364:	bl	402490 <strtol@plt>
  40b368:	sxth	w0, w0
  40b36c:	cbz	w0, 40b7b0 <tigetstr@plt+0x9140>
  40b370:	ldp	x1, x28, [x27, #24]
  40b374:	str	w0, [x1, #144]
  40b378:	ldr	x0, [x28, #1072]
  40b37c:	sub	x1, x0, #0x1
  40b380:	cmn	x1, #0x3
  40b384:	b.hi	40b6d0 <tigetstr@plt+0x9060>  // b.pmore
  40b388:	mov	w1, #0x2a                  	// #42
  40b38c:	bl	4024e0 <strchr@plt>
  40b390:	cbz	x0, 40b8a4 <tigetstr@plt+0x9234>
  40b394:	add	x0, x0, #0x1
  40b398:	mov	w2, #0xa                   	// #10
  40b39c:	mov	x1, #0x0                   	// #0
  40b3a0:	bl	402490 <strtol@plt>
  40b3a4:	sxth	w0, w0
  40b3a8:	cbz	w0, 40b7b8 <tigetstr@plt+0x9148>
  40b3ac:	ldp	x1, x28, [x27, #24]
  40b3b0:	adrp	x26, 40f000 <tigetstr@plt+0xc990>
  40b3b4:	mov	w25, #0x0                   	// #0
  40b3b8:	add	x2, x26, #0x178
  40b3bc:	mov	w24, #0x3ff                 	// #1023
  40b3c0:	str	x2, [sp, #112]
  40b3c4:	str	w0, [x1, #148]
  40b3c8:	b	40b17c <tigetstr@plt+0x8b0c>
  40b3cc:	adrp	x2, 423000 <tigetstr@plt+0x20990>
  40b3d0:	adrp	x4, 40f000 <tigetstr@plt+0xc990>
  40b3d4:	add	x5, x2, #0x2d0
  40b3d8:	add	x4, x4, #0x408
  40b3dc:	adrp	x1, 423000 <tigetstr@plt+0x20990>
  40b3e0:	add	x21, sp, #0xf0
  40b3e4:	adrp	x25, 40c000 <tigetstr@plt+0x9990>
  40b3e8:	mov	w3, #0x10000               	// #65536
  40b3ec:	add	x19, x25, #0x3f0
  40b3f0:	str	wzr, [x1, #704]
  40b3f4:	str	x19, [x2, #720]
  40b3f8:	mov	x1, x21
  40b3fc:	add	x2, sp, #0x98
  40b400:	str	x4, [x5, #8]
  40b404:	str	wzr, [sp, #152]
  40b408:	bl	4023f0 <_nc_write_object@plt>
  40b40c:	cbnz	w0, 40b228 <tigetstr@plt+0x8bb8>
  40b410:	ldr	w0, [x24, #60]
  40b414:	tbz	w0, #0, 40b478 <tigetstr@plt+0x8e08>
  40b418:	ldr	x0, [x24, #32]
  40b41c:	cbnz	x0, 40b88c <tigetstr@plt+0x921c>
  40b420:	adrp	x0, 40f000 <tigetstr@plt+0xc990>
  40b424:	add	x0, x0, #0x188
  40b428:	bl	4097a0 <tigetstr@plt+0x7130>
  40b42c:	ldr	w0, [sp, #152]
  40b430:	cbz	w0, 40b470 <tigetstr@plt+0x8e00>
  40b434:	adrp	x24, 40f000 <tigetstr@plt+0xc990>
  40b438:	mov	x20, x21
  40b43c:	add	x24, x24, #0x190
  40b440:	add	x22, sp, #0xa0
  40b444:	mov	w19, #0x0                   	// #0
  40b448:	ldrb	w2, [x20], #1
  40b44c:	mov	x1, x24
  40b450:	mov	x0, x22
  40b454:	add	w19, w19, #0x1
  40b458:	bl	4021d0 <sprintf@plt>
  40b45c:	mov	x0, x22
  40b460:	bl	4097a0 <tigetstr@plt+0x7130>
  40b464:	ldr	w0, [sp, #152]
  40b468:	cmp	w0, w19
  40b46c:	b.hi	40b448 <tigetstr@plt+0x8dd8>  // b.pmore
  40b470:	add	x0, x23, #0x350
  40b474:	ldr	w0, [x0, #60]
  40b478:	tbz	w0, #1, 40b228 <tigetstr@plt+0x8bb8>
  40b47c:	add	x0, x23, #0x350
  40b480:	str	wzr, [sp, #156]
  40b484:	ldr	x0, [x0, #32]
  40b488:	cbnz	x0, 40b898 <tigetstr@plt+0x9228>
  40b48c:	adrp	x0, 40f000 <tigetstr@plt+0xc990>
  40b490:	add	x0, x0, #0x198
  40b494:	bl	4097a0 <tigetstr@plt+0x7130>
  40b498:	ldr	w0, [sp, #152]
  40b49c:	cbz	w0, 40b228 <tigetstr@plt+0x8bb8>
  40b4a0:	add	x22, sp, #0xa0
  40b4a4:	add	x20, sp, #0x9c
  40b4a8:	mov	w19, #0x0                   	// #0
  40b4ac:	nop
  40b4b0:	mov	w2, w19
  40b4b4:	mov	x3, x20
  40b4b8:	mov	x1, x21
  40b4bc:	mov	x0, x22
  40b4c0:	bl	408d40 <tigetstr@plt+0x66d0>
  40b4c4:	add	w19, w19, #0x1
  40b4c8:	mov	x0, x22
  40b4cc:	bl	4097a0 <tigetstr@plt+0x7130>
  40b4d0:	ldr	w0, [sp, #152]
  40b4d4:	cmp	w0, w19
  40b4d8:	b.hi	40b4b0 <tigetstr@plt+0x8e40>  // b.pmore
  40b4dc:	mov	w2, #0xaaab                	// #43691
  40b4e0:	movk	w2, #0xaaaa, lsl #16
  40b4e4:	umull	x2, w19, w2
  40b4e8:	lsr	x2, x2, #33
  40b4ec:	add	w2, w2, w2, lsl #1
  40b4f0:	sub	w2, w19, w2
  40b4f4:	cmp	w2, #0x1
  40b4f8:	b.eq	40bb14 <tigetstr@plt+0x94a4>  // b.none
  40b4fc:	cmp	w2, #0x2
  40b500:	b.ne	40b228 <tigetstr@plt+0x8bb8>  // b.any
  40b504:	add	x1, x23, #0x350
  40b508:	mov	x3, x20
  40b50c:	add	x1, x1, #0x98
  40b510:	mov	w2, #0x1                   	// #1
  40b514:	mov	x0, x22
  40b518:	bl	408d40 <tigetstr@plt+0x66d0>
  40b51c:	mov	x0, x22
  40b520:	bl	4097a0 <tigetstr@plt+0x7130>
  40b524:	adrp	x0, 40f000 <tigetstr@plt+0xc990>
  40b528:	add	x0, x0, #0x148
  40b52c:	bl	4097a0 <tigetstr@plt+0x7130>
  40b530:	b	40b228 <tigetstr@plt+0x8bb8>
  40b534:	mov	x0, x24
  40b538:	mov	w1, #0x2a                  	// #42
  40b53c:	bl	4024e0 <strchr@plt>
  40b540:	cbz	x0, 40b298 <tigetstr@plt+0x8c28>
  40b544:	mov	x1, #0x0                   	// #0
  40b548:	add	x0, x0, #0x1
  40b54c:	mov	w2, #0xa                   	// #10
  40b550:	bl	402490 <strtol@plt>
  40b554:	ldp	x1, x28, [x27, #24]
  40b558:	sxth	w0, w0
  40b55c:	ldr	x24, [x28, #824]
  40b560:	cbz	w0, 40b568 <tigetstr@plt+0x8ef8>
  40b564:	str	w0, [x1, #140]
  40b568:	sub	x25, x24, #0x1
  40b56c:	b	40b29c <tigetstr@plt+0x8c2c>
  40b570:	ldp	x29, x30, [sp]
  40b574:	ldp	x19, x20, [sp, #16]
  40b578:	ldp	x21, x22, [sp, #32]
  40b57c:	ldp	x23, x24, [sp, #48]
  40b580:	ldp	x25, x26, [sp, #64]
  40b584:	ldp	x27, x28, [sp, #80]
  40b588:	add	sp, sp, #0xf0
  40b58c:	add	sp, sp, #0x10, lsl #12
  40b590:	ret
  40b594:	ldp	x0, x1, [x27]
  40b598:	stp	x0, x1, [sp, #240]
  40b59c:	ldp	x0, x1, [x27, #16]
  40b5a0:	stp	x0, x1, [sp, #256]
  40b5a4:	ldp	x0, x1, [x27, #32]
  40b5a8:	stp	x0, x1, [sp, #272]
  40b5ac:	ldp	x0, x1, [x27, #48]
  40b5b0:	stp	x0, x1, [sp, #288]
  40b5b4:	ldr	x0, [x27, #64]
  40b5b8:	str	x0, [sp, #304]
  40b5bc:	cbz	w19, 40b70c <tigetstr@plt+0x909c>
  40b5c0:	mov	w5, w20
  40b5c4:	mov	w4, w25
  40b5c8:	mov	w3, w19
  40b5cc:	mov	x1, x21
  40b5d0:	mov	x0, x27
  40b5d4:	mov	w2, #0x0                   	// #0
  40b5d8:	bl	40a290 <tigetstr@plt+0x7c20>
  40b5dc:	cmp	w0, w24
  40b5e0:	b.le	40b570 <tigetstr@plt+0x8f00>
  40b5e4:	ldrh	w3, [x27, #60]
  40b5e8:	ldr	x0, [x27, #32]
  40b5ec:	cmp	w3, #0x19e
  40b5f0:	b.ls	40bb4c <tigetstr@plt+0x94dc>  // b.plast
  40b5f4:	adrp	x28, 40f000 <tigetstr@plt+0xc990>
  40b5f8:	mov	x26, #0x0                   	// #0
  40b5fc:	add	x1, x28, #0x1f0
  40b600:	mov	w4, #0x0                   	// #0
  40b604:	str	x1, [sp, #96]
  40b608:	b	40b648 <tigetstr@plt+0x8fd8>
  40b60c:	mov	w4, w25
  40b610:	mov	w5, w20
  40b614:	mov	w3, w19
  40b618:	mov	x1, x21
  40b61c:	mov	x0, x27
  40b620:	mov	w2, #0x0                   	// #0
  40b624:	bl	40a290 <tigetstr@plt+0x7c20>
  40b628:	cmp	w0, w24
  40b62c:	mov	w4, w22
  40b630:	b.le	40b7f0 <tigetstr@plt+0x9180>
  40b634:	ldrh	w3, [x27, #60]
  40b638:	ldr	x0, [x27, #32]
  40b63c:	add	w1, w26, #0x19e
  40b640:	cmp	w3, w1
  40b644:	b.ls	40b724 <tigetstr@plt+0x90b4>  // b.plast
  40b648:	add	x1, x0, x26, lsl #3
  40b64c:	add	w2, w26, #0x19e
  40b650:	add	x26, x26, #0x1
  40b654:	ldr	x1, [x1, #3312]
  40b658:	sub	x1, x1, #0x1
  40b65c:	cmn	x1, #0x3
  40b660:	b.hi	40b63c <tigetstr@plt+0x8fcc>  // b.pmore
  40b664:	ldrh	w5, [x27, #66]
  40b668:	ldrh	w4, [x27, #62]
  40b66c:	ldrh	w1, [x27, #64]
  40b670:	sub	w3, w3, w5
  40b674:	sub	w2, w2, w3
  40b678:	add	w1, w1, w4
  40b67c:	ldr	x3, [x27, #48]
  40b680:	add	w2, w2, w1
  40b684:	ldr	x28, [x3, w2, sxtw #3]
  40b688:	str	xzr, [x0, #1048]
  40b68c:	mov	x0, x28
  40b690:	bl	402160 <strlen@plt>
  40b694:	cmp	x0, #0x2
  40b698:	b.hi	40b60c <tigetstr@plt+0x8f9c>  // b.pmore
  40b69c:	ldr	x0, [sp, #96]
  40b6a0:	mov	x1, x28
  40b6a4:	mov	w2, w24
  40b6a8:	bl	4025f0 <printf@plt>
  40b6ac:	b	40b60c <tigetstr@plt+0x8f9c>
  40b6b0:	mov	w5, w20
  40b6b4:	mov	w4, w25
  40b6b8:	mov	w3, w19
  40b6bc:	mov	x1, x21
  40b6c0:	mov	x0, x27
  40b6c4:	mov	w2, #0x0                   	// #0
  40b6c8:	bl	40a290 <tigetstr@plt+0x7c20>
  40b6cc:	b	40b1fc <tigetstr@plt+0x8b8c>
  40b6d0:	adrp	x26, 40f000 <tigetstr@plt+0xc990>
  40b6d4:	mov	w25, #0x0                   	// #0
  40b6d8:	add	x0, x26, #0x178
  40b6dc:	mov	w24, #0x3ff                 	// #1023
  40b6e0:	str	x0, [sp, #112]
  40b6e4:	b	40b17c <tigetstr@plt+0x8b0c>
  40b6e8:	ldr	w2, [x1, #16]
  40b6ec:	cmn	w2, #0x1
  40b6f0:	b.eq	40b304 <tigetstr@plt+0x8c94>  // b.none
  40b6f4:	ldr	x0, [x28, #288]
  40b6f8:	sub	x0, x0, #0x1
  40b6fc:	cmn	x0, #0x3
  40b700:	b.hi	40b304 <tigetstr@plt+0x8c94>  // b.pmore
  40b704:	str	w2, [x1, #132]
  40b708:	b	40b304 <tigetstr@plt+0x8c94>
  40b70c:	mov	w1, w24
  40b710:	mov	w19, #0x1                   	// #1
  40b714:	adrp	x0, 40f000 <tigetstr@plt+0xc990>
  40b718:	add	x0, x0, #0x1a8
  40b71c:	bl	4025f0 <printf@plt>
  40b720:	b	40b5c0 <tigetstr@plt+0x8f50>
  40b724:	ldr	x1, [x0, #1048]
  40b728:	sub	x1, x1, #0x1
  40b72c:	cmn	x1, #0x3
  40b730:	b.ls	40b804 <tigetstr@plt+0x9194>  // b.plast
  40b734:	cbnz	w4, 40b818 <tigetstr@plt+0x91a8>
  40b738:	bl	408f20 <tigetstr@plt+0x68b0>
  40b73c:	tst	w0, #0xff
  40b740:	b.ne	40b84c <tigetstr@plt+0x91dc>  // b.any
  40b744:	ldr	w0, [x23, #848]
  40b748:	mov	w1, #0x4                   	// #4
  40b74c:	str	w1, [x23, #848]
  40b750:	mov	w1, w24
  40b754:	str	w0, [sp, #128]
  40b758:	adrp	x0, 40f000 <tigetstr@plt+0xc990>
  40b75c:	add	x0, x0, #0x280
  40b760:	bl	4025f0 <printf@plt>
  40b764:	mov	w5, w20
  40b768:	mov	w4, w25
  40b76c:	mov	w3, w19
  40b770:	mov	x1, x21
  40b774:	mov	x0, x27
  40b778:	mov	w2, #0x0                   	// #0
  40b77c:	bl	40a290 <tigetstr@plt+0x7c20>
  40b780:	str	w0, [sp, #132]
  40b784:	cmp	w24, w0
  40b788:	b.lt	40b8bc <tigetstr@plt+0x924c>  // b.tstop
  40b78c:	ldr	w0, [sp, #128]
  40b790:	str	w0, [x23, #848]
  40b794:	add	x23, x23, #0x350
  40b798:	ldr	x0, [x27, #32]
  40b79c:	ldr	x1, [x23, #144]
  40b7a0:	str	x1, [x0, #1048]
  40b7a4:	b	40b1fc <tigetstr@plt+0x8b8c>
  40b7a8:	ldr	x28, [x27, #32]
  40b7ac:	b	40b288 <tigetstr@plt+0x8c18>
  40b7b0:	ldr	x28, [x27, #32]
  40b7b4:	b	40b378 <tigetstr@plt+0x8d08>
  40b7b8:	adrp	x26, 40f000 <tigetstr@plt+0xc990>
  40b7bc:	mov	w25, #0x0                   	// #0
  40b7c0:	add	x0, x26, #0x178
  40b7c4:	mov	w24, #0x3ff                 	// #1023
  40b7c8:	str	x0, [sp, #112]
  40b7cc:	ldr	x28, [x27, #32]
  40b7d0:	b	40b17c <tigetstr@plt+0x8b0c>
  40b7d4:	ldr	x2, [x28, #992]
  40b7d8:	sub	x2, x2, #0x1
  40b7dc:	cmn	x2, #0x3
  40b7e0:	b.ls	40b2f8 <tigetstr@plt+0x8c88>  // b.plast
  40b7e4:	str	xzr, [x28, #984]
  40b7e8:	str	x0, [x28, #3160]
  40b7ec:	b	40b2f8 <tigetstr@plt+0x8c88>
  40b7f0:	ldr	x0, [x27, #32]
  40b7f4:	ldr	x1, [x0, #1048]
  40b7f8:	sub	x1, x1, #0x1
  40b7fc:	cmn	x1, #0x3
  40b800:	b.hi	40b818 <tigetstr@plt+0x91a8>  // b.pmore
  40b804:	str	xzr, [x0, #1048]
  40b808:	mov	w1, w24
  40b80c:	adrp	x0, 40f000 <tigetstr@plt+0xc990>
  40b810:	add	x0, x0, #0x220
  40b814:	bl	4025f0 <printf@plt>
  40b818:	mov	w5, w20
  40b81c:	mov	w4, w25
  40b820:	mov	w3, w19
  40b824:	mov	x1, x21
  40b828:	mov	x0, x27
  40b82c:	mov	w2, #0x0                   	// #0
  40b830:	bl	40a290 <tigetstr@plt+0x7c20>
  40b834:	cmp	w0, w24
  40b838:	b.le	40b864 <tigetstr@plt+0x91f4>
  40b83c:	ldr	x0, [x27, #32]
  40b840:	bl	408f20 <tigetstr@plt+0x68b0>
  40b844:	tst	w0, #0xff
  40b848:	b.eq	40b864 <tigetstr@plt+0x91f4>  // b.none
  40b84c:	ldr	x2, [x27, #32]
  40b850:	adrp	x0, 40f000 <tigetstr@plt+0xc990>
  40b854:	mov	w1, w24
  40b858:	add	x0, x0, #0x250
  40b85c:	str	xzr, [x2, #1168]
  40b860:	bl	4025f0 <printf@plt>
  40b864:	mov	w5, w20
  40b868:	mov	w4, w25
  40b86c:	mov	w3, w19
  40b870:	mov	x1, x21
  40b874:	mov	x0, x27
  40b878:	mov	w2, #0x0                   	// #0
  40b87c:	bl	40a290 <tigetstr@plt+0x7c20>
  40b880:	cmp	w0, w24
  40b884:	b.le	40b794 <tigetstr@plt+0x9124>
  40b888:	b	40b744 <tigetstr@plt+0x90d4>
  40b88c:	mov	x0, x19
  40b890:	bl	4097a0 <tigetstr@plt+0x7130>
  40b894:	b	40b420 <tigetstr@plt+0x8db0>
  40b898:	add	x0, x25, #0x3f0
  40b89c:	bl	4097a0 <tigetstr@plt+0x7130>
  40b8a0:	b	40b48c <tigetstr@plt+0x8e1c>
  40b8a4:	adrp	x26, 40f000 <tigetstr@plt+0xc990>
  40b8a8:	mov	w25, #0x0                   	// #0
  40b8ac:	add	x0, x26, #0x178
  40b8b0:	mov	w24, #0x3ff                 	// #1023
  40b8b4:	str	x0, [sp, #112]
  40b8b8:	b	40b17c <tigetstr@plt+0x8b0c>
  40b8bc:	mov	w0, w0
  40b8c0:	adrp	x28, 40f000 <tigetstr@plt+0xc990>
  40b8c4:	sub	w0, w0, w24
  40b8c8:	add	x22, sp, #0xa0
  40b8cc:	mov	w26, #0x0                   	// #0
  40b8d0:	str	w0, [sp, #124]
  40b8d4:	stp	wzr, w0, [sp, #136]
  40b8d8:	add	x0, x28, #0x2c8
  40b8dc:	str	x0, [sp, #104]
  40b8e0:	b	40b8f0 <tigetstr@plt+0x9280>
  40b8e4:	add	w26, w26, #0x1
  40b8e8:	cmp	w26, #0xb
  40b8ec:	b.eq	40bb08 <tigetstr@plt+0x9498>  // b.none
  40b8f0:	ldr	x1, [sp, #104]
  40b8f4:	mov	w2, w26
  40b8f8:	mov	x0, x22
  40b8fc:	bl	4021d0 <sprintf@plt>
  40b900:	ldrh	w28, [x27, #60]
  40b904:	ldr	x3, [x27, #32]
  40b908:	mov	w1, w28
  40b90c:	mov	x2, x22
  40b910:	str	x3, [sp, #96]
  40b914:	mov	x0, x3
  40b918:	bl	408e78 <tigetstr@plt+0x6808>
  40b91c:	sub	x1, x0, #0x1
  40b920:	cmn	x1, #0x3
  40b924:	ldr	x3, [sp, #96]
  40b928:	b.hi	40b8e4 <tigetstr@plt+0x9274>  // b.pmore
  40b92c:	cbz	w28, 40b8e4 <tigetstr@plt+0x9274>
  40b930:	sub	w4, w28, #0x1
  40b934:	add	x2, x3, #0x8
  40b938:	mov	x1, x3
  40b93c:	add	x4, x2, w4, uxtw #3
  40b940:	b	40b950 <tigetstr@plt+0x92e0>
  40b944:	add	x1, x1, #0x8
  40b948:	cmp	x4, x1
  40b94c:	b.eq	40b8e4 <tigetstr@plt+0x9274>  // b.none
  40b950:	ldr	x2, [x1]
  40b954:	cmp	x0, x2
  40b958:	b.ne	40b944 <tigetstr@plt+0x92d4>  // b.any
  40b95c:	str	xzr, [x1]
  40b960:	ldr	w1, [sp, #136]
  40b964:	add	w1, w1, #0x1
  40b968:	str	w1, [sp, #136]
  40b96c:	bl	402160 <strlen@plt>
  40b970:	ldr	w1, [sp, #140]
  40b974:	sub	w1, w1, #0x5
  40b978:	subs	w0, w1, w0
  40b97c:	str	w0, [sp, #140]
  40b980:	b.pl	40b8e4 <tigetstr@plt+0x9274>  // b.nfrst
  40b984:	mov	w1, w24
  40b988:	adrp	x0, 40f000 <tigetstr@plt+0xc990>
  40b98c:	add	x0, x0, #0x2d0
  40b990:	bl	4025f0 <printf@plt>
  40b994:	mov	w5, w20
  40b998:	mov	w4, w25
  40b99c:	mov	w3, w19
  40b9a0:	mov	x1, x21
  40b9a4:	mov	x0, x27
  40b9a8:	mov	w2, #0x0                   	// #0
  40b9ac:	bl	40a290 <tigetstr@plt+0x7c20>
  40b9b0:	str	w0, [sp, #132]
  40b9b4:	cmp	w24, w0
  40b9b8:	b.ge	40b78c <tigetstr@plt+0x911c>  // b.tcont
  40b9bc:	sub	w0, w0, w24
  40b9c0:	str	w0, [sp, #124]
  40b9c4:	adrp	x28, 40f000 <tigetstr@plt+0xc990>
  40b9c8:	mov	w26, #0x3c                  	// #60
  40b9cc:	add	x0, x28, #0x318
  40b9d0:	str	x0, [sp, #104]
  40b9d4:	b	40b9e4 <tigetstr@plt+0x9374>
  40b9d8:	sub	w26, w26, #0x1
  40b9dc:	cmn	w26, #0x1
  40b9e0:	b.eq	40bb40 <tigetstr@plt+0x94d0>  // b.none
  40b9e4:	ldr	x1, [sp, #104]
  40b9e8:	mov	w2, w26
  40b9ec:	mov	x0, x22
  40b9f0:	bl	4021d0 <sprintf@plt>
  40b9f4:	ldrh	w28, [x27, #60]
  40b9f8:	ldr	x3, [x27, #32]
  40b9fc:	mov	w1, w28
  40ba00:	mov	x2, x22
  40ba04:	str	x3, [sp, #96]
  40ba08:	mov	x0, x3
  40ba0c:	bl	408e78 <tigetstr@plt+0x6808>
  40ba10:	sub	x1, x0, #0x1
  40ba14:	cmn	x1, #0x3
  40ba18:	ldr	x3, [sp, #96]
  40ba1c:	b.hi	40b9d8 <tigetstr@plt+0x9368>  // b.pmore
  40ba20:	cbz	w28, 40b9d8 <tigetstr@plt+0x9368>
  40ba24:	sub	w4, w28, #0x1
  40ba28:	add	x2, x3, #0x8
  40ba2c:	mov	x1, x3
  40ba30:	add	x4, x2, w4, uxtw #3
  40ba34:	b	40ba44 <tigetstr@plt+0x93d4>
  40ba38:	add	x1, x1, #0x8
  40ba3c:	cmp	x4, x1
  40ba40:	b.eq	40b9d8 <tigetstr@plt+0x9368>  // b.none
  40ba44:	ldr	x2, [x1]
  40ba48:	cmp	x0, x2
  40ba4c:	b.ne	40ba38 <tigetstr@plt+0x93c8>  // b.any
  40ba50:	str	xzr, [x1]
  40ba54:	ldr	w1, [sp, #120]
  40ba58:	add	w1, w1, #0x1
  40ba5c:	str	w1, [sp, #120]
  40ba60:	bl	402160 <strlen@plt>
  40ba64:	ldr	w1, [sp, #124]
  40ba68:	sub	w1, w1, #0x5
  40ba6c:	subs	w0, w1, w0
  40ba70:	str	w0, [sp, #124]
  40ba74:	b.pl	40b9d8 <tigetstr@plt+0x9368>  // b.nfrst
  40ba78:	mov	w1, w24
  40ba7c:	adrp	x0, 40f000 <tigetstr@plt+0xc990>
  40ba80:	add	x0, x0, #0x320
  40ba84:	bl	4025f0 <printf@plt>
  40ba88:	mov	w5, w20
  40ba8c:	mov	w4, w25
  40ba90:	mov	w3, w19
  40ba94:	mov	x1, x21
  40ba98:	mov	x0, x27
  40ba9c:	mov	w2, #0x0                   	// #0
  40baa0:	bl	40a290 <tigetstr@plt+0x7c20>
  40baa4:	str	w0, [sp, #132]
  40baa8:	cmp	w24, w0
  40baac:	b.ge	40b78c <tigetstr@plt+0x911c>  // b.tcont
  40bab0:	adrp	x2, 422000 <tigetstr@plt+0x1f990>
  40bab4:	adrp	x1, 422000 <tigetstr@plt+0x1f990>
  40bab8:	ldr	x0, [x27]
  40babc:	ldr	x2, [x2, #3856]
  40bac0:	ldr	x1, [x1, #3968]
  40bac4:	ldr	x19, [x2]
  40bac8:	ldr	x20, [x1]
  40bacc:	bl	402150 <_nc_first_name@plt>
  40bad0:	ldr	w21, [sp, #132]
  40bad4:	mov	x3, x0
  40bad8:	mov	x2, x20
  40badc:	mov	x0, x19
  40bae0:	mov	w4, w21
  40bae4:	adrp	x1, 40f000 <tigetstr@plt+0xc990>
  40bae8:	add	x1, x1, #0x370
  40baec:	bl	402630 <fprintf@plt>
  40baf0:	ldr	x2, [sp, #112]
  40baf4:	mov	w1, w21
  40baf8:	adrp	x0, 40f000 <tigetstr@plt+0xc990>
  40bafc:	add	x0, x0, #0x390
  40bb00:	bl	4025f0 <printf@plt>
  40bb04:	b	40b78c <tigetstr@plt+0x911c>
  40bb08:	ldr	w0, [sp, #136]
  40bb0c:	cbz	w0, 40b9c4 <tigetstr@plt+0x9354>
  40bb10:	b	40b984 <tigetstr@plt+0x9314>
  40bb14:	add	x1, x23, #0x350
  40bb18:	mov	x3, x20
  40bb1c:	add	x1, x1, #0x98
  40bb20:	mov	x0, x22
  40bb24:	bl	408d40 <tigetstr@plt+0x66d0>
  40bb28:	mov	x0, x22
  40bb2c:	bl	4097a0 <tigetstr@plt+0x7130>
  40bb30:	adrp	x0, 40f000 <tigetstr@plt+0xc990>
  40bb34:	add	x0, x0, #0x1a0
  40bb38:	bl	4097a0 <tigetstr@plt+0x7130>
  40bb3c:	b	40b228 <tigetstr@plt+0x8bb8>
  40bb40:	ldr	w0, [sp, #120]
  40bb44:	cbz	w0, 40bab0 <tigetstr@plt+0x9440>
  40bb48:	b	40ba78 <tigetstr@plt+0x9408>
  40bb4c:	ldr	x1, [x0, #1048]
  40bb50:	sub	x1, x1, #0x1
  40bb54:	cmn	x1, #0x3
  40bb58:	b.hi	40b738 <tigetstr@plt+0x90c8>  // b.pmore
  40bb5c:	b	40b804 <tigetstr@plt+0x9194>
  40bb60:	mov	x12, #0x1020                	// #4128
  40bb64:	sub	sp, sp, x12
  40bb68:	adrp	x4, 423000 <tigetstr@plt+0x20990>
  40bb6c:	add	x4, x4, #0x350
  40bb70:	mov	x3, x0
  40bb74:	and	w1, w1, #0xff
  40bb78:	stp	x29, x30, [sp]
  40bb7c:	mov	x29, sp
  40bb80:	ldr	w0, [x4, #52]
  40bb84:	str	x19, [sp, #16]
  40bb88:	sub	w0, w0, #0x2
  40bb8c:	cmp	w0, #0x1
  40bb90:	b.ls	40bbdc <tigetstr@plt+0x956c>  // b.plast
  40bb94:	cmp	w1, #0x0
  40bb98:	adrp	x0, 40f000 <tigetstr@plt+0xc990>
  40bb9c:	adrp	x2, 40f000 <tigetstr@plt+0xc990>
  40bba0:	add	x0, x0, #0x3e0
  40bba4:	add	x2, x2, #0x3d8
  40bba8:	adrp	x1, 40f000 <tigetstr@plt+0xc990>
  40bbac:	csel	x2, x2, x0, ne  // ne = any
  40bbb0:	add	x1, x1, #0x3e8
  40bbb4:	add	x19, sp, #0x20
  40bbb8:	mov	x0, x19
  40bbbc:	bl	4021d0 <sprintf@plt>
  40bbc0:	mov	x0, x19
  40bbc4:	bl	4097a0 <tigetstr@plt+0x7130>
  40bbc8:	mov	x12, #0x1020                	// #4128
  40bbcc:	ldp	x29, x30, [sp]
  40bbd0:	ldr	x19, [sp, #16]
  40bbd4:	add	sp, sp, x12
  40bbd8:	ret
  40bbdc:	ldr	x2, [x4, #32]
  40bbe0:	cbnz	x2, 40bbf8 <tigetstr@plt+0x9588>
  40bbe4:	b	40bb94 <tigetstr@plt+0x9524>
  40bbe8:	str	x2, [x6, #8]
  40bbec:	strb	wzr, [x5, x2]
  40bbf0:	ldr	x2, [x6, #8]
  40bbf4:	cbz	x2, 40bb94 <tigetstr@plt+0x9524>
  40bbf8:	ldr	x5, [x4, #24]
  40bbfc:	sub	x2, x2, #0x1
  40bc00:	add	x6, x4, #0x18
  40bc04:	ldrb	w7, [x5, x2]
  40bc08:	cmp	w7, #0x20
  40bc0c:	b.eq	40bbe8 <tigetstr@plt+0x9578>  // b.none
  40bc10:	b	40bb94 <tigetstr@plt+0x9524>
  40bc14:	nop
  40bc18:	stp	x29, x30, [sp, #-80]!
  40bc1c:	mov	x29, sp
  40bc20:	stp	x21, x22, [sp, #32]
  40bc24:	stp	x23, x24, [sp, #48]
  40bc28:	adrp	x23, 423000 <tigetstr@plt+0x20990>
  40bc2c:	add	x22, x23, #0x350
  40bc30:	stp	x19, x20, [sp, #16]
  40bc34:	ldr	x0, [x22, #32]
  40bc38:	cbz	x0, 40bcec <tigetstr@plt+0x967c>
  40bc3c:	ldr	w24, [x22, #52]
  40bc40:	sub	w19, w0, #0x1
  40bc44:	stp	x25, x26, [sp, #64]
  40bc48:	mov	w1, #0x3a                  	// #58
  40bc4c:	sub	w24, w24, #0x2
  40bc50:	cmp	w24, #0x1
  40bc54:	mov	w25, #0x2c                  	// #44
  40bc58:	csel	w25, w25, w1, hi  // hi = pmore
  40bc5c:	cmp	w19, #0x0
  40bc60:	ldr	x21, [x22, #24]
  40bc64:	b.le	40bce4 <tigetstr@plt+0x9674>
  40bc68:	sxtw	x19, w19
  40bc6c:	sub	x26, x21, #0x1
  40bc70:	b	40bcac <tigetstr@plt+0x963c>
  40bc74:	cmp	w20, #0x5c
  40bc78:	add	w0, w19, #0x1
  40bc7c:	ccmp	w24, #0x1, #0x2, eq  // eq = none
  40bc80:	b.ls	40bccc <tigetstr@plt+0x965c>  // b.plast
  40bc84:	sxtw	x0, w0
  40bc88:	cmp	w25, w20
  40bc8c:	b.ne	40bcdc <tigetstr@plt+0x966c>  // b.any
  40bc90:	ldrb	w1, [x26, x19]
  40bc94:	cmp	w1, #0x5c
  40bc98:	b.eq	40bcdc <tigetstr@plt+0x966c>  // b.none
  40bc9c:	str	x0, [x22, #32]
  40bca0:	sub	x19, x19, #0x1
  40bca4:	cmp	w19, #0x0
  40bca8:	b.le	40bcdc <tigetstr@plt+0x966c>
  40bcac:	ldrb	w20, [x21, x19]
  40bcb0:	cmp	w20, #0xa
  40bcb4:	b.eq	40bca0 <tigetstr@plt+0x9630>  // b.none
  40bcb8:	bl	402470 <__ctype_b_loc@plt>
  40bcbc:	ldr	x0, [x0]
  40bcc0:	ubfiz	x1, x20, #1, #8
  40bcc4:	ldrh	w0, [x0, x1]
  40bcc8:	tbz	w0, #13, 40bc74 <tigetstr@plt+0x9604>
  40bccc:	str	x19, [x22, #32]
  40bcd0:	sub	x19, x19, #0x1
  40bcd4:	cmp	w19, #0x0
  40bcd8:	b.gt	40bcac <tigetstr@plt+0x963c>
  40bcdc:	add	x0, x23, #0x350
  40bce0:	ldr	x0, [x0, #32]
  40bce4:	strb	wzr, [x21, x0]
  40bce8:	ldp	x25, x26, [sp, #64]
  40bcec:	add	x0, x23, #0x350
  40bcf0:	ldr	x0, [x0, #24]
  40bcf4:	cbz	x0, 40bd14 <tigetstr@plt+0x96a4>
  40bcf8:	adrp	x19, 422000 <tigetstr@plt+0x1f990>
  40bcfc:	ldr	x19, [x19, #3896]
  40bd00:	ldr	x1, [x19]
  40bd04:	bl	402180 <fputs@plt>
  40bd08:	ldr	x1, [x19]
  40bd0c:	mov	w0, #0xa                   	// #10
  40bd10:	bl	4021e0 <putc@plt>
  40bd14:	add	x23, x23, #0x350
  40bd18:	ldp	x19, x20, [sp, #16]
  40bd1c:	ldr	w0, [x23, #32]
  40bd20:	ldp	x21, x22, [sp, #32]
  40bd24:	ldp	x23, x24, [sp, #48]
  40bd28:	ldp	x29, x30, [sp], #80
  40bd2c:	ret
  40bd30:	stp	x29, x30, [sp, #-64]!
  40bd34:	mov	x29, sp
  40bd38:	stp	x19, x20, [sp, #16]
  40bd3c:	mov	x20, x1
  40bd40:	stp	x21, x22, [sp, #32]
  40bd44:	mov	x22, x0
  40bd48:	stp	x23, x24, [sp, #48]
  40bd4c:	ands	w23, w2, #0xff
  40bd50:	b.eq	40c008 <tigetstr@plt+0x9998>  // b.none
  40bd54:	ldrh	w3, [x1, #56]
  40bd58:	cbz	w3, 40be1c <tigetstr@plt+0x97ac>
  40bd5c:	adrp	x24, 422000 <tigetstr@plt+0x1f990>
  40bd60:	adrp	x19, 423000 <tigetstr@plt+0x20990>
  40bd64:	mov	x21, #0x0                   	// #0
  40bd68:	add	x19, x19, #0x350
  40bd6c:	ldr	x24, [x24, #3912]
  40bd70:	b	40bd8c <tigetstr@plt+0x971c>
  40bd74:	mov	w0, #0x0                   	// #0
  40bd78:	blr	x22
  40bd7c:	ldrh	w3, [x20, #56]
  40bd80:	add	x21, x21, #0x1
  40bd84:	cmp	w3, w21
  40bd88:	b.ls	40be18 <tigetstr@plt+0x97a8>  // b.plast
  40bd8c:	cmp	w21, #0x2b
  40bd90:	mov	w1, w21
  40bd94:	b.hi	40bdac <tigetstr@plt+0x973c>  // b.pmore
  40bd98:	ldr	w0, [x19, #88]
  40bd9c:	cmp	w0, #0x1
  40bda0:	b.eq	40be08 <tigetstr@plt+0x9798>  // b.none
  40bda4:	ldr	x0, [x19, #96]
  40bda8:	ldr	w1, [x0, x21, lsl #2]
  40bdac:	cmp	w1, #0x2b
  40bdb0:	mov	w0, w1
  40bdb4:	b.le	40be0c <tigetstr@plt+0x979c>
  40bdb8:	ldrh	w0, [x20, #62]
  40bdbc:	ldr	x2, [x20, #48]
  40bdc0:	sub	w0, w3, w0
  40bdc4:	sub	w0, w1, w0
  40bdc8:	ldr	x2, [x2, w0, sxtw #3]
  40bdcc:	ldr	w0, [x19, #52]
  40bdd0:	cmp	w0, #0x1
  40bdd4:	b.hi	40bd74 <tigetstr@plt+0x9704>  // b.pmore
  40bdd8:	ldr	w0, [x19, #88]
  40bddc:	cmp	w0, #0x3
  40bde0:	b.eq	40bd74 <tigetstr@plt+0x9704>  // b.none
  40bde4:	ldrb	w0, [x24]
  40bde8:	cbnz	w0, 40bd74 <tigetstr@plt+0x9704>
  40bdec:	ldrb	w0, [x2]
  40bdf0:	cmp	w0, #0x4f
  40bdf4:	b.ne	40bd74 <tigetstr@plt+0x9704>  // b.any
  40bdf8:	ldrb	w0, [x2, #1]
  40bdfc:	cmp	w0, #0x54
  40be00:	b.ne	40bd74 <tigetstr@plt+0x9704>  // b.any
  40be04:	b	40bd80 <tigetstr@plt+0x9710>
  40be08:	mov	w0, w21
  40be0c:	ldr	x2, [x19, #64]
  40be10:	ldr	x2, [x2, w0, sxtw #3]
  40be14:	b	40bdcc <tigetstr@plt+0x975c>
  40be18:	cbz	w23, 40c058 <tigetstr@plt+0x99e8>
  40be1c:	ldrh	w3, [x20, #58]
  40be20:	cbz	w3, 40bf0c <tigetstr@plt+0x989c>
  40be24:	adrp	x24, 422000 <tigetstr@plt+0x1f990>
  40be28:	adrp	x19, 423000 <tigetstr@plt+0x20990>
  40be2c:	mov	x21, #0x0                   	// #0
  40be30:	add	x19, x19, #0x350
  40be34:	ldr	x24, [x24, #3912]
  40be38:	b	40be54 <tigetstr@plt+0x97e4>
  40be3c:	mov	w0, #0x1                   	// #1
  40be40:	blr	x22
  40be44:	ldrh	w3, [x20, #58]
  40be48:	add	x21, x21, #0x1
  40be4c:	cmp	w3, w21
  40be50:	b.ls	40bee8 <tigetstr@plt+0x9878>  // b.plast
  40be54:	cmp	w21, #0x26
  40be58:	mov	w1, w21
  40be5c:	b.hi	40be74 <tigetstr@plt+0x9804>  // b.pmore
  40be60:	ldr	w0, [x19, #88]
  40be64:	cmp	w0, #0x1
  40be68:	b.eq	40bed8 <tigetstr@plt+0x9868>  // b.none
  40be6c:	ldr	x0, [x19, #104]
  40be70:	ldr	w1, [x0, x21, lsl #2]
  40be74:	cmp	w1, #0x26
  40be78:	mov	w0, w1
  40be7c:	b.le	40bedc <tigetstr@plt+0x986c>
  40be80:	ldrh	w0, [x20, #64]
  40be84:	ldrh	w4, [x20, #62]
  40be88:	sub	w0, w3, w0
  40be8c:	sub	w0, w1, w0
  40be90:	ldr	x2, [x20, #48]
  40be94:	add	w0, w0, w4
  40be98:	ldr	x2, [x2, w0, sxtw #3]
  40be9c:	ldr	w0, [x19, #52]
  40bea0:	cmp	w0, #0x1
  40bea4:	b.hi	40be3c <tigetstr@plt+0x97cc>  // b.pmore
  40bea8:	ldr	w0, [x19, #88]
  40beac:	cmp	w0, #0x3
  40beb0:	b.eq	40be3c <tigetstr@plt+0x97cc>  // b.none
  40beb4:	ldrb	w0, [x24]
  40beb8:	cbnz	w0, 40be3c <tigetstr@plt+0x97cc>
  40bebc:	ldrb	w0, [x2]
  40bec0:	cmp	w0, #0x4f
  40bec4:	b.ne	40be3c <tigetstr@plt+0x97cc>  // b.any
  40bec8:	ldrb	w0, [x2, #1]
  40becc:	cmp	w0, #0x54
  40bed0:	b.ne	40be3c <tigetstr@plt+0x97cc>  // b.any
  40bed4:	b	40be48 <tigetstr@plt+0x97d8>
  40bed8:	mov	w0, w21
  40bedc:	ldr	x2, [x19, #72]
  40bee0:	ldr	x2, [x2, w0, sxtw #3]
  40bee4:	b	40be9c <tigetstr@plt+0x982c>
  40bee8:	cbnz	w23, 40bf0c <tigetstr@plt+0x989c>
  40beec:	adrp	x19, 422000 <tigetstr@plt+0x1f990>
  40bef0:	ldr	x19, [x19, #3896]
  40bef4:	adrp	x0, 40f000 <tigetstr@plt+0xc990>
  40bef8:	mov	x2, #0x17                  	// #23
  40befc:	add	x0, x0, #0x428
  40bf00:	mov	x1, #0x1                   	// #1
  40bf04:	ldr	x3, [x19]
  40bf08:	bl	4024f0 <fwrite@plt>
  40bf0c:	ldrh	w3, [x20, #60]
  40bf10:	cbz	w3, 40bfe0 <tigetstr@plt+0x9970>
  40bf14:	adrp	x23, 422000 <tigetstr@plt+0x1f990>
  40bf18:	adrp	x19, 423000 <tigetstr@plt+0x20990>
  40bf1c:	mov	x21, #0x0                   	// #0
  40bf20:	add	x19, x19, #0x350
  40bf24:	ldr	x23, [x23, #3912]
  40bf28:	b	40bf44 <tigetstr@plt+0x98d4>
  40bf2c:	mov	w0, #0x2                   	// #2
  40bf30:	blr	x22
  40bf34:	ldrh	w3, [x20, #60]
  40bf38:	add	x21, x21, #0x1
  40bf3c:	cmp	w3, w21
  40bf40:	b.ls	40bfe0 <tigetstr@plt+0x9970>  // b.plast
  40bf44:	cmp	w21, #0x19d
  40bf48:	mov	w1, w21
  40bf4c:	b.hi	40bf64 <tigetstr@plt+0x98f4>  // b.pmore
  40bf50:	ldr	w0, [x19, #88]
  40bf54:	cmp	w0, #0x1
  40bf58:	b.eq	40bfd0 <tigetstr@plt+0x9960>  // b.none
  40bf5c:	ldr	x0, [x19, #112]
  40bf60:	ldr	w1, [x0, x21, lsl #2]
  40bf64:	cmp	w1, #0x19d
  40bf68:	mov	w0, w1
  40bf6c:	b.le	40bfd4 <tigetstr@plt+0x9964>
  40bf70:	ldrh	w0, [x20, #66]
  40bf74:	ldrh	w4, [x20, #62]
  40bf78:	ldrh	w2, [x20, #64]
  40bf7c:	sub	w0, w3, w0
  40bf80:	sub	w0, w1, w0
  40bf84:	add	w2, w2, w4
  40bf88:	ldr	x4, [x20, #48]
  40bf8c:	add	w0, w0, w2
  40bf90:	ldr	x2, [x4, w0, sxtw #3]
  40bf94:	ldr	w0, [x19, #52]
  40bf98:	cmp	w0, #0x1
  40bf9c:	b.hi	40bf2c <tigetstr@plt+0x98bc>  // b.pmore
  40bfa0:	ldr	w0, [x19, #88]
  40bfa4:	cmp	w0, #0x3
  40bfa8:	b.eq	40bf2c <tigetstr@plt+0x98bc>  // b.none
  40bfac:	ldrb	w0, [x23]
  40bfb0:	cbnz	w0, 40bf2c <tigetstr@plt+0x98bc>
  40bfb4:	ldrb	w0, [x2]
  40bfb8:	cmp	w0, #0x4f
  40bfbc:	b.ne	40bf2c <tigetstr@plt+0x98bc>  // b.any
  40bfc0:	ldrb	w0, [x2, #1]
  40bfc4:	cmp	w0, #0x54
  40bfc8:	b.ne	40bf2c <tigetstr@plt+0x98bc>  // b.any
  40bfcc:	b	40bf38 <tigetstr@plt+0x98c8>
  40bfd0:	mov	w0, w21
  40bfd4:	ldr	x2, [x19, #80]
  40bfd8:	ldr	x2, [x2, w0, sxtw #3]
  40bfdc:	b	40bf94 <tigetstr@plt+0x9924>
  40bfe0:	mov	x16, x22
  40bfe4:	adrp	x2, 40f000 <tigetstr@plt+0xc990>
  40bfe8:	ldp	x19, x20, [sp, #16]
  40bfec:	add	x2, x2, #0x440
  40bff0:	ldp	x21, x22, [sp, #32]
  40bff4:	mov	w1, #0x0                   	// #0
  40bff8:	ldp	x23, x24, [sp, #48]
  40bffc:	mov	w0, #0x3                   	// #3
  40c000:	ldp	x29, x30, [sp], #64
  40c004:	br	x16
  40c008:	adrp	x19, 422000 <tigetstr@plt+0x1f990>
  40c00c:	adrp	x0, 40f000 <tigetstr@plt+0xc990>
  40c010:	mov	x2, #0x18                  	// #24
  40c014:	add	x0, x0, #0x3f0
  40c018:	ldr	x3, [x19, #3896]
  40c01c:	mov	x1, #0x1                   	// #1
  40c020:	ldr	x3, [x3]
  40c024:	bl	4024f0 <fwrite@plt>
  40c028:	ldrh	w3, [x20, #56]
  40c02c:	cbnz	w3, 40bd5c <tigetstr@plt+0x96ec>
  40c030:	ldr	x3, [x19, #3896]
  40c034:	adrp	x0, 40f000 <tigetstr@plt+0xc990>
  40c038:	mov	x2, #0x17                  	// #23
  40c03c:	add	x0, x0, #0x410
  40c040:	mov	x1, #0x1                   	// #1
  40c044:	ldr	x3, [x3]
  40c048:	bl	4024f0 <fwrite@plt>
  40c04c:	ldrh	w3, [x20, #58]
  40c050:	cbnz	w3, 40be24 <tigetstr@plt+0x97b4>
  40c054:	b	40bef0 <tigetstr@plt+0x9880>
  40c058:	adrp	x19, 422000 <tigetstr@plt+0x1f990>
  40c05c:	b	40c030 <tigetstr@plt+0x99c0>
  40c060:	stp	x29, x30, [sp, #-304]!
  40c064:	mov	x29, sp
  40c068:	stp	x19, x20, [sp, #16]
  40c06c:	mov	x20, x0
  40c070:	ldr	x0, [x0, #32]
  40c074:	ldr	x19, [x0, #1168]
  40c078:	sub	x0, x19, #0x1
  40c07c:	cmn	x0, #0x3
  40c080:	b.hi	40c16c <tigetstr@plt+0x9afc>  // b.pmore
  40c084:	stp	x21, x22, [sp, #32]
  40c088:	mov	x21, x19
  40c08c:	ldrb	w22, [x21], #1
  40c090:	mov	w2, w22
  40c094:	mov	x0, x21
  40c098:	cbz	w22, 40c168 <tigetstr@plt+0x9af8>
  40c09c:	nop
  40c0a0:	ldrb	w1, [x0]
  40c0a4:	cbz	w1, 40c168 <tigetstr@plt+0x9af8>
  40c0a8:	ldrb	w1, [x0, #1]
  40c0ac:	add	x0, x0, #0x2
  40c0b0:	cmp	w1, w2
  40c0b4:	mov	w2, w1
  40c0b8:	cbz	w1, 40c168 <tigetstr@plt+0x9af8>
  40c0bc:	b.hi	40c0a0 <tigetstr@plt+0x9a30>  // b.pmore
  40c0c0:	add	x8, sp, #0x30
  40c0c4:	mov	x2, #0x100                 	// #256
  40c0c8:	mov	x0, x8
  40c0cc:	mov	w1, #0x0                   	// #0
  40c0d0:	bl	4022f0 <memset@plt>
  40c0d4:	mov	x8, x0
  40c0d8:	ldrb	w0, [x21]
  40c0dc:	add	x21, x21, #0x2
  40c0e0:	cbnz	w0, 40c178 <tigetstr@plt+0x9b08>
  40c0e4:	mov	x2, x19
  40c0e8:	mov	x1, #0x0                   	// #0
  40c0ec:	mov	w4, #0x0                   	// #0
  40c0f0:	mov	x3, #0x0                   	// #0
  40c0f4:	b	40c100 <tigetstr@plt+0x9a90>
  40c0f8:	ldrb	w4, [x5, #1]
  40c0fc:	add	x1, x1, #0x1
  40c100:	add	x7, x3, #0x1
  40c104:	add	x5, x8, x1
  40c108:	mov	x6, x2
  40c10c:	cbz	w4, 40c134 <tigetstr@plt+0x9ac4>
  40c110:	strb	w1, [x2]
  40c114:	add	x3, x3, #0x2
  40c118:	ldr	x0, [x20, #32]
  40c11c:	ldr	x0, [x0, #1168]
  40c120:	strb	w4, [x0, x7]
  40c124:	ldr	x0, [x20, #32]
  40c128:	ldr	x19, [x0, #1168]
  40c12c:	add	x2, x19, x3
  40c130:	mov	x6, x2
  40c134:	cmp	x1, #0xff
  40c138:	b.ne	40c0f8 <tigetstr@plt+0x9a88>  // b.any
  40c13c:	cbz	w22, 40c154 <tigetstr@plt+0x9ae4>
  40c140:	strb	w22, [x2]
  40c144:	add	x3, x3, #0x1
  40c148:	ldr	x0, [x20, #32]
  40c14c:	ldr	x6, [x0, #1168]
  40c150:	add	x6, x6, x3
  40c154:	strb	wzr, [x6]
  40c158:	ldp	x19, x20, [sp, #16]
  40c15c:	ldp	x21, x22, [sp, #32]
  40c160:	ldp	x29, x30, [sp], #304
  40c164:	ret
  40c168:	ldp	x21, x22, [sp, #32]
  40c16c:	ldp	x19, x20, [sp, #16]
  40c170:	ldp	x29, x30, [sp], #304
  40c174:	ret
  40c178:	strb	w0, [x8, w22, uxtw]
  40c17c:	ldurb	w22, [x21, #-1]
  40c180:	cbnz	w22, 40c0d8 <tigetstr@plt+0x9a68>
  40c184:	b	40c0e4 <tigetstr@plt+0x9a74>
  40c188:	stp	x29, x30, [sp, #-48]!
  40c18c:	mov	x29, sp
  40c190:	stp	x19, x20, [sp, #16]
  40c194:	mov	w20, #0x0                   	// #0
  40c198:	stp	x21, x22, [sp, #32]
  40c19c:	adrp	x22, 411000 <tigetstr@plt+0xe990>
  40c1a0:	add	x19, x22, #0x120
  40c1a4:	mov	x21, x0
  40c1a8:	add	x19, x19, #0x4
  40c1ac:	nop
  40c1b0:	mov	x1, x19
  40c1b4:	mov	x0, x21
  40c1b8:	bl	402460 <strcmp@plt>
  40c1bc:	cbz	w0, 40c1e4 <tigetstr@plt+0x9b74>
  40c1c0:	add	w20, w20, #0x1
  40c1c4:	add	x19, x19, #0x10
  40c1c8:	cmp	w20, #0xf
  40c1cc:	b.ne	40c1b0 <tigetstr@plt+0x9b40>  // b.any
  40c1d0:	mov	w0, #0x0                   	// #0
  40c1d4:	ldp	x19, x20, [sp, #16]
  40c1d8:	ldp	x21, x22, [sp, #32]
  40c1dc:	ldp	x29, x30, [sp], #48
  40c1e0:	ret
  40c1e4:	add	x22, x22, #0x120
  40c1e8:	ubfiz	x20, x20, #4, #32
  40c1ec:	ldr	w0, [x22, x20]
  40c1f0:	ldp	x19, x20, [sp, #16]
  40c1f4:	ldp	x21, x22, [sp, #32]
  40c1f8:	ldp	x29, x30, [sp], #48
  40c1fc:	ret
  40c200:	stp	x29, x30, [sp, #-48]!
  40c204:	mov	x29, sp
  40c208:	stp	x19, x20, [sp, #16]
  40c20c:	mov	x19, x1
  40c210:	str	x21, [sp, #32]
  40c214:	mov	x21, x0
  40c218:	bl	402160 <strlen@plt>
  40c21c:	mov	x20, x0
  40c220:	mov	x0, x19
  40c224:	bl	402160 <strlen@plt>
  40c228:	cmp	x20, x0
  40c22c:	b.eq	40c244 <tigetstr@plt+0x9bd4>  // b.none
  40c230:	mov	w0, #0x0                   	// #0
  40c234:	ldp	x19, x20, [sp, #16]
  40c238:	ldr	x21, [sp, #32]
  40c23c:	ldp	x29, x30, [sp], #48
  40c240:	ret
  40c244:	mov	x2, x20
  40c248:	mov	x1, x19
  40c24c:	mov	x0, x21
  40c250:	bl	4022b0 <strncmp@plt>
  40c254:	cmp	w0, #0x0
  40c258:	cset	w0, eq  // eq = none
  40c25c:	ldp	x19, x20, [sp, #16]
  40c260:	ldr	x21, [sp, #32]
  40c264:	ldp	x29, x30, [sp], #48
  40c268:	ret
  40c26c:	nop
  40c270:	stp	x29, x30, [sp, #-64]!
  40c274:	mov	x29, sp
  40c278:	stp	x19, x20, [sp, #16]
  40c27c:	adrp	x20, 422000 <tigetstr@plt+0x1f990>
  40c280:	add	x20, x20, #0xb90
  40c284:	stp	x21, x22, [sp, #32]
  40c288:	adrp	x21, 422000 <tigetstr@plt+0x1f990>
  40c28c:	add	x21, x21, #0xb88
  40c290:	sub	x20, x20, x21
  40c294:	mov	w22, w0
  40c298:	stp	x23, x24, [sp, #48]
  40c29c:	mov	x23, x1
  40c2a0:	mov	x24, x2
  40c2a4:	bl	4020f8 <_nc_set_writedir@plt-0x38>
  40c2a8:	cmp	xzr, x20, asr #3
  40c2ac:	b.eq	40c2d8 <tigetstr@plt+0x9c68>  // b.none
  40c2b0:	asr	x20, x20, #3
  40c2b4:	mov	x19, #0x0                   	// #0
  40c2b8:	ldr	x3, [x21, x19, lsl #3]
  40c2bc:	mov	x2, x24
  40c2c0:	add	x19, x19, #0x1
  40c2c4:	mov	x1, x23
  40c2c8:	mov	w0, w22
  40c2cc:	blr	x3
  40c2d0:	cmp	x20, x19
  40c2d4:	b.ne	40c2b8 <tigetstr@plt+0x9c48>  // b.any
  40c2d8:	ldp	x19, x20, [sp, #16]
  40c2dc:	ldp	x21, x22, [sp, #32]
  40c2e0:	ldp	x23, x24, [sp, #48]
  40c2e4:	ldp	x29, x30, [sp], #64
  40c2e8:	ret
  40c2ec:	nop
  40c2f0:	ret
  40c2f4:	nop
  40c2f8:	adrp	x2, 423000 <tigetstr@plt+0x20990>
  40c2fc:	mov	x1, #0x0                   	// #0
  40c300:	ldr	x2, [x2, #688]
  40c304:	b	4021f0 <__cxa_atexit@plt>

Disassembly of section .fini:

000000000040c308 <.fini>:
  40c308:	stp	x29, x30, [sp, #-16]!
  40c30c:	mov	x29, sp
  40c310:	ldp	x29, x30, [sp], #16
  40c314:	ret
