[01/20 10:14:15      0s] 
[01/20 10:14:15      0s] Cadence Innovus(TM) Implementation System.
[01/20 10:14:15      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[01/20 10:14:15      0s] 
[01/20 10:14:15      0s] Version:	v21.10-p004_1, built Tue May 18 11:58:29 PDT 2021
[01/20 10:14:15      0s] Options:	
[01/20 10:14:15      0s] Date:		Mon Jan 20 10:14:15 2025
[01/20 10:14:15      0s] Host:		vlsicadclient07 (x86_64 w/Linux 3.10.0-957.el7.x86_64) (6cores*12cpus*Intel(R) Core(TM) i7-8700 CPU @ 3.20GHz 12288KB)
[01/20 10:14:15      0s] OS:		Red Hat Enterprise Linux Workstation release 7.6 (Maipo)
[01/20 10:14:15      0s] 
[01/20 10:14:15      0s] License:
[01/20 10:14:15      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[01/20 10:14:15      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[01/20 10:14:30      8s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.10-p004_1 (64bit) 05/18/2021 11:58 (Linux 3.10.0-693.el7.x86_64)
[01/20 10:14:33     10s] @(#)CDS: NanoRoute 21.10-p004_1 NR210506-1544/21_10-UB (database version 18.20.544) {superthreading v2.14}
[01/20 10:14:33     10s] @(#)CDS: AAE 21.10-p006 (64bit) 05/18/2021 (Linux 3.10.0-693.el7.x86_64)
[01/20 10:14:33     10s] @(#)CDS: CTE 21.10-p004_1 () May 13 2021 20:04:41 ( )
[01/20 10:14:33     10s] @(#)CDS: SYNTECH 21.10-b006_1 () Apr 18 2021 22:44:07 ( )
[01/20 10:14:33     10s] @(#)CDS: CPE v21.10-p004
[01/20 10:14:33     10s] @(#)CDS: IQuantus/TQuantus 20.1.2-s510 (64bit) Sun Apr 18 10:29:16 PDT 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[01/20 10:14:33     10s] @(#)CDS: OA 22.60-p052 Thu Feb 25 10:35:13 2021
[01/20 10:14:33     10s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[01/20 10:14:33     10s] @(#)CDS: RCDB 11.15.0
[01/20 10:14:33     10s] @(#)CDS: STYLUS 21.10-d038_1 (02/12/2021 04:34 PST)
[01/20 10:14:33     10s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_11879_vlsicadclient07_vlsiuser21_vVQ6ri.

[01/20 10:14:33     10s] Change the soft stacksize limit to 0.2%RAM (71 mbytes). Set global soft_stack_size_limit to change the value.
[01/20 10:14:35     11s] 
[01/20 10:14:35     11s] **INFO:  MMMC transition support version v31-84 
[01/20 10:14:35     11s] 
[01/20 10:14:35     11s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[01/20 10:14:35     11s] <CMD> suppressMessage ENCEXT-2799
[01/20 10:14:35     11s] <CMD> getVersion
[01/20 10:14:35     11s] [INFO] Loading PVS 21.12 fill procedures
[01/20 10:14:35     12s] <CMD> win
[01/20 10:20:43     67s] **WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsiuser21/cds.lib - Unable to open library umc110ae at path /home/vlsiuser21/umc110ae: Invalid Lib Path..
[01/20 11:47:32   1108s] **ERROR: (IMPLIC-11):	Unable to validate license feature(s). After a few attempts the application will wait indefinitely until the licenses become available.
**ERROR: (IMPLIC-11):	Unable to validate license feature(s). After a few attempts the application will wait indefinitely until the licenses become available.
**ERROR: (IMPLIC-11):	Unable to validate license feature(s). After a few attempts the application will wait indefinitely until the licenses become available.
**ERROR: (IMPLIC-11):	Unable to validate license feature(s). After a few attempts the application will wait indefinitely until the licenses become available.
**ERROR: (IMPLIC-11):	Unable to validate license feature(s). After a few attempts the application will wait indefinitely until the licenses become available.
**ERROR: (IMPLIC-11):	Unable to validate license feature(s). After a few attempts the application will wait indefinitely until the licenses become available.
**ERROR: (IMPLIC-11):	Unable to validate license feature(s). After a few attempts the application will wait indefinitely until the licenses become available.
**ERROR: (IMPLIC-11):	Unable to validate license feature(s). After a few attempts the application will wait indefinitely until the licenses become available.
**ERROR: (IMPLIC-11):	Unable to validate license feature(s). After a few attempts the application will wait indefinitely until the licenses become available.
**ERROR: (IMPLIC-11):	Unable to validate license feature(s). After a few attempts the application will wait indefinitely until the licenses become available.
**ERROR: (IMPLIC-11):	Unable to validate license feature(s). After a few attempts the application will wait indefinitely until the licenses become available.
**ERROR: (IMPLIC-11):	Unable to validate license feature(s). After a few attempts the application will wait indefinitely until the licenses become available.
**ERROR: (IMPLIC-11):	Unable to validate license feature(s). After a few attempts the application will wait indefinitely until the licenses become available.
**ERROR: (IMPLIC-11):	Unable to validate license feature(s). After a few attempts the application will wait indefinitely until the licenses become available.
**ERROR: (IMPLIC-11):	Unable to validate license feature(s). After a few attempts the application will wait indefinitely until the licenses become available.
**ERROR: (IMPLIC-11):	Unable to validate license feature(s). After a few attempts the application will wait indefinitely until the licenses become available.
**ERROR: (IMPLIC-11):	Unable to validate license feature(s). After a few attempts the application will wait indefinitely until the licenses become available.
**ERROR: (IMPLIC-11):	Unable to validate license feature(s). After a few attempts the application will wait indefinitely until the licenses become available.
**ERROR: (IMPLIC-11):	Unable to validate license feature(s). After a few attempts the application will wait indefinitely until the licenses become available.
**ERROR: (IMPLIC-11):	Unable to validate license feature(s). After a few attempts the application will wait indefinitely until the licenses become available.
**WARN: (EMS-27):	Message (IMPLIC-11) has exceeded the current message display limit of 20.
[01/22 10:05:56  37171s] To increase the message display limit, refer to the product command reference manual.
[01/22 16:46:14  42467s] <CMD> save_global counter1.globals
[01/22 16:47:36  42486s] <CMD> set init_gnd_net VSS
[01/22 16:47:36  42486s] <CMD> set init_lef_file {../lef/gsclib045_tech.lef ../lef/gsclib045_macro.lef}
[01/22 16:47:36  42486s] <CMD> set init_verilog ../../../../../../Downloads/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/synthesis/reports/hdl_synthesis.v
[01/22 16:47:36  42486s] <CMD> set init_mmmc_file counter1.view
[01/22 16:47:36  42486s] <CMD> set init_pwr_net VDD
[01/22 16:47:36  42486s] <CMD> init_design
[01/22 16:47:38  42486s] #% Begin Load MMMC data ... (date=01/22 16:47:38, mem=717.7M)
[01/22 16:47:38  42486s] #% End Load MMMC data ... (date=01/22 16:47:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=718.0M, current mem=718.0M)
[01/22 16:47:38  42486s] 
[01/22 16:47:38  42486s] Loading LEF file ../lef/gsclib045_tech.lef ...
[01/22 16:47:38  42486s] 
[01/22 16:47:38  42486s] Loading LEF file ../lef/gsclib045_macro.lef ...
[01/22 16:47:38  42486s] Set DBUPerIGU to M2 pitch 400.
[01/22 16:47:38  42486s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/22 16:47:38  42486s] Type 'man IMPLF-200' for more detail.
[01/22 16:47:38  42486s] 
[01/22 16:47:38  42486s] viaInitial starts at Wed Jan 22 16:47:38 2025
viaInitial ends at Wed Jan 22 16:47:38 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[01/22 16:47:38  42486s] Loading view definition file from counter1.view
[01/22 16:47:38  42486s] Reading slow timing library '/home/vlsiuser21/Desktop/aditya_Friday/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/lib/slow_vdd1v0_basicCells.lib' ...
[01/22 16:47:39  42487s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/vlsiuser21/Desktop/aditya_Friday/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/lib/slow_vdd1v0_basicCells.lib)
[01/22 16:47:39  42487s] Read 480 cells in library 'slow_vdd1v0' 
[01/22 16:47:39  42487s] Reading fast timing library '/home/vlsiuser21/Desktop/aditya_Friday/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/lib/fast_vdd1v0_basicCells.lib' ...
[01/22 16:47:39  42487s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/vlsiuser21/Desktop/aditya_Friday/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/lib/fast_vdd1v0_basicCells.lib)
[01/22 16:47:39  42487s] Read 480 cells in library 'fast_vdd1v0' 
[01/22 16:47:39  42487s] Ending "PreSetAnalysisView" (total cpu=0:00:00.7, real=0:00:01.0, peak res=789.5M, current mem=736.7M)
[01/22 16:47:39  42487s] *** End library_loading (cpu=0.01min, real=0.02min, mem=15.9M, fe_cpu=708.12min, fe_real=3273.40min, fe_mem=840.8M) ***
[01/22 16:47:39  42487s] #% Begin Load netlist data ... (date=01/22 16:47:39, mem=736.7M)
[01/22 16:47:39  42487s] *** Begin netlist parsing (mem=840.8M) ***
[01/22 16:47:39  42487s] Created 480 new cells from 2 timing libraries.
[01/22 16:47:39  42487s] Reading netlist ...
[01/22 16:47:39  42487s] Backslashed names will retain backslash and a trailing blank character.
[01/22 16:47:39  42487s] Reading verilog netlist '../../../../../../Downloads/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/synthesis/reports/hdl_synthesis.v'
[01/22 16:47:39  42487s] 
[01/22 16:47:39  42487s] *** Memory Usage v#1 (Current mem = 840.773M, initial mem = 308.848M) ***
[01/22 16:47:39  42487s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=840.8M) ***
[01/22 16:47:39  42487s] #% End Load netlist data ... (date=01/22 16:47:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=746.4M, current mem=746.4M)
[01/22 16:47:39  42487s] Top level cell is counter.
[01/22 16:47:39  42487s] Hooked 960 DB cells to tlib cells.
[01/22 16:47:39  42487s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=762.3M, current mem=762.3M)
[01/22 16:47:39  42487s] Starting recursive module instantiation check.
[01/22 16:47:39  42487s] No recursion found.
[01/22 16:47:39  42487s] Building hierarchical netlist for Cell counter ...
[01/22 16:47:39  42487s] *** Netlist is unique.
[01/22 16:47:39  42487s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[01/22 16:47:39  42487s] ** info: there are 1055 modules.
[01/22 16:47:39  42487s] ** info: there are 21 stdCell insts.
[01/22 16:47:39  42487s] 
[01/22 16:47:39  42487s] *** Memory Usage v#1 (Current mem = 896.199M, initial mem = 308.848M) ***
[01/22 16:47:39  42487s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/22 16:47:39  42487s] Type 'man IMPFP-3961' for more detail.
[01/22 16:47:39  42487s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/22 16:47:39  42487s] Type 'man IMPFP-3961' for more detail.
[01/22 16:47:39  42487s] Set Default Net Delay as 1000 ps.
[01/22 16:47:39  42487s] Set Default Net Load as 0.5 pF. 
[01/22 16:47:39  42487s] Set Default Input Pin Transition as 0.1 ps.
[01/22 16:47:39  42487s] Extraction setup Started 
[01/22 16:47:39  42487s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[01/22 16:47:39  42487s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[01/22 16:47:39  42487s] Type 'man IMPEXT-6202' for more detail.
[01/22 16:47:39  42487s] Reading Capacitance Table File ../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl ...
[01/22 16:47:39  42487s] Cap table was created using Encounter 10.10-b056_1.
[01/22 16:47:39  42487s] Process name: cln28hpl_1p10m+alrdl_5x2yu2yz_typical.
[01/22 16:47:39  42487s] Set Shrink Factor to 0.90000
[01/22 16:47:39  42487s] Importing multi-corner RC tables ... 
[01/22 16:47:39  42487s] Summary of Active RC-Corners : 
[01/22 16:47:39  42487s]  
[01/22 16:47:39  42487s]  Analysis View: setup
[01/22 16:47:39  42487s]     RC-Corner Name        : RC_Corner
[01/22 16:47:39  42487s]     RC-Corner Index       : 0
[01/22 16:47:39  42487s]     RC-Corner Temperature : 25 Celsius
[01/22 16:47:39  42487s]     RC-Corner Cap Table   : '../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
[01/22 16:47:39  42487s]     RC-Corner PreRoute Res Factor         : 1
[01/22 16:47:39  42487s]     RC-Corner PreRoute Cap Factor         : 1
[01/22 16:47:39  42487s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[01/22 16:47:39  42487s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[01/22 16:47:39  42487s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[01/22 16:47:39  42487s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[01/22 16:47:39  42487s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[01/22 16:47:39  42487s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[01/22 16:47:39  42487s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[01/22 16:47:39  42487s]     RC-Corner Technology file: '../QRC_Tech/gpdk045.tch'
[01/22 16:47:39  42487s]  
[01/22 16:47:39  42487s]  Analysis View: hold
[01/22 16:47:39  42487s]     RC-Corner Name        : RC_Corner
[01/22 16:47:39  42487s]     RC-Corner Index       : 0
[01/22 16:47:39  42487s]     RC-Corner Temperature : 25 Celsius
[01/22 16:47:39  42487s]     RC-Corner Cap Table   : '../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
[01/22 16:47:39  42487s]     RC-Corner PreRoute Res Factor         : 1
[01/22 16:47:39  42487s]     RC-Corner PreRoute Cap Factor         : 1
[01/22 16:47:39  42487s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[01/22 16:47:39  42487s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[01/22 16:47:39  42487s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[01/22 16:47:39  42487s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[01/22 16:47:39  42487s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[01/22 16:47:39  42487s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[01/22 16:47:39  42487s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[01/22 16:47:39  42487s]     RC-Corner Technology file: '../QRC_Tech/gpdk045.tch'
[01/22 16:47:39  42487s] LayerId::1 widthSet size::4
[01/22 16:47:39  42487s] LayerId::2 widthSet size::4
[01/22 16:47:39  42487s] LayerId::3 widthSet size::4
[01/22 16:47:39  42487s] LayerId::4 widthSet size::4
[01/22 16:47:39  42487s] LayerId::5 widthSet size::4
[01/22 16:47:39  42487s] LayerId::6 widthSet size::4
[01/22 16:47:39  42487s] LayerId::7 widthSet size::5
[01/22 16:47:39  42487s] LayerId::8 widthSet size::5
[01/22 16:47:39  42487s] LayerId::9 widthSet size::5
[01/22 16:47:39  42487s] LayerId::10 widthSet size::4
[01/22 16:47:39  42487s] LayerId::11 widthSet size::3
[01/22 16:47:39  42487s] Updating RC grid for preRoute extraction ...
[01/22 16:47:39  42487s] eee: pegSigSF::1.070000
[01/22 16:47:39  42487s] Initializing multi-corner capacitance tables ... 
[01/22 16:47:39  42487s] Initializing multi-corner resistance tables ...
[01/22 16:47:39  42487s] Creating RPSQ from WeeR and WRes ...
[01/22 16:47:40  42487s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/22 16:47:40  42487s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/22 16:47:40  42487s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/22 16:47:40  42487s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/22 16:47:40  42487s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/22 16:47:40  42487s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/22 16:47:40  42487s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/22 16:47:40  42487s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/22 16:47:40  42487s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/22 16:47:40  42487s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/22 16:47:40  42487s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/22 16:47:40  42487s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 16:47:40  42487s] {RT RC_Corner 0 11 11 {7 0} {10 0} 2}
[01/22 16:47:40  42487s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[01/22 16:47:40  42487s] *Info: initialize multi-corner CTS.
[01/22 16:47:40  42487s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1014.0M, current mem=784.5M)
[01/22 16:47:40  42487s] Reading timing constraints file '../../../../../../Downloads/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/synthesis/reports/area_opt/counter_sdc.sdc' ...
[01/22 16:47:40  42487s] Current (total cpu=11:48:08, real=54:33:25, peak res=1029.5M, current mem=1029.5M)
[01/22 16:47:40  42487s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../../../../../Downloads/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/synthesis/reports/area_opt/counter_sdc.sdc, Line 9).
[01/22 16:47:40  42487s] 
[01/22 16:47:40  42487s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../../../../../Downloads/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/synthesis/reports/area_opt/counter_sdc.sdc, Line 10).
[01/22 16:47:40  42487s] 
[01/22 16:47:40  42487s] INFO (CTE): Reading of timing constraints file ../../../../../../Downloads/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/synthesis/reports/area_opt/counter_sdc.sdc completed, with 2 WARNING
[01/22 16:47:40  42487s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1049.3M, current mem=1049.3M)
[01/22 16:47:40  42487s] Current (total cpu=11:48:08, real=54:33:25, peak res=1049.3M, current mem=1049.3M)
[01/22 16:47:40  42488s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/22 16:47:40  42488s] 
[01/22 16:47:40  42488s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[01/22 16:47:40  42488s] Summary for sequential cells identification: 
[01/22 16:47:40  42488s]   Identified SBFF number: 104
[01/22 16:47:40  42488s]   Identified MBFF number: 0
[01/22 16:47:40  42488s]   Identified SB Latch number: 0
[01/22 16:47:40  42488s]   Identified MB Latch number: 0
[01/22 16:47:40  42488s]   Not identified SBFF number: 16
[01/22 16:47:40  42488s]   Not identified MBFF number: 0
[01/22 16:47:40  42488s]   Not identified SB Latch number: 0
[01/22 16:47:40  42488s]   Not identified MB Latch number: 0
[01/22 16:47:40  42488s]   Number of sequential cells which are not FFs: 32
[01/22 16:47:40  42488s] Total number of combinational cells: 318
[01/22 16:47:40  42488s] Total number of sequential cells: 152
[01/22 16:47:40  42488s] Total number of tristate cells: 10
[01/22 16:47:40  42488s] Total number of level shifter cells: 0
[01/22 16:47:40  42488s] Total number of power gating cells: 0
[01/22 16:47:40  42488s] Total number of isolation cells: 0
[01/22 16:47:40  42488s] Total number of power switch cells: 0
[01/22 16:47:40  42488s] Total number of pulse generator cells: 0
[01/22 16:47:40  42488s] Total number of always on buffers: 0
[01/22 16:47:40  42488s] Total number of retention cells: 0
[01/22 16:47:40  42488s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[01/22 16:47:40  42488s] Total number of usable buffers: 16
[01/22 16:47:40  42488s] List of unusable buffers:
[01/22 16:47:40  42488s] Total number of unusable buffers: 0
[01/22 16:47:40  42488s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[01/22 16:47:40  42488s] Total number of usable inverters: 19
[01/22 16:47:40  42488s] List of unusable inverters:
[01/22 16:47:40  42488s] Total number of unusable inverters: 0
[01/22 16:47:40  42488s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[01/22 16:47:40  42488s] Total number of identified usable delay cells: 8
[01/22 16:47:40  42488s] List of identified unusable delay cells:
[01/22 16:47:40  42488s] Total number of identified unusable delay cells: 0
[01/22 16:47:40  42488s] 
[01/22 16:47:40  42488s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[01/22 16:47:40  42488s] 
[01/22 16:47:40  42488s] TimeStamp Deleting Cell Server Begin ...
[01/22 16:47:40  42488s] 
[01/22 16:47:40  42488s] TimeStamp Deleting Cell Server End ...
[01/22 16:47:40  42488s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1071.2M, current mem=1071.2M)
[01/22 16:47:40  42488s] 
[01/22 16:47:40  42488s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/22 16:47:40  42488s] Summary for sequential cells identification: 
[01/22 16:47:40  42488s]   Identified SBFF number: 104
[01/22 16:47:40  42488s]   Identified MBFF number: 0
[01/22 16:47:40  42488s]   Identified SB Latch number: 0
[01/22 16:47:40  42488s]   Identified MB Latch number: 0
[01/22 16:47:40  42488s]   Not identified SBFF number: 16
[01/22 16:47:40  42488s]   Not identified MBFF number: 0
[01/22 16:47:40  42488s]   Not identified SB Latch number: 0
[01/22 16:47:40  42488s]   Not identified MB Latch number: 0
[01/22 16:47:40  42488s]   Number of sequential cells which are not FFs: 32
[01/22 16:47:40  42488s]  Visiting view : setup
[01/22 16:47:40  42488s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[01/22 16:47:40  42488s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/22 16:47:40  42488s]  Visiting view : hold
[01/22 16:47:40  42488s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[01/22 16:47:40  42488s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[01/22 16:47:40  42488s] TLC MultiMap info (StdDelay):
[01/22 16:47:40  42488s]   : fast_delay + fast + 1 + no RcCorner := 5.3ps
[01/22 16:47:40  42488s]   : fast_delay + fast + 1 + RC_Corner := 11.9ps
[01/22 16:47:40  42488s]   : slow_delay + slow + 1 + no RcCorner := 20.1ps
[01/22 16:47:40  42488s]   : slow_delay + slow + 1 + RC_Corner := 36.8ps
[01/22 16:47:40  42488s]  Setting StdDelay to: 36.8ps
[01/22 16:47:40  42488s] 
[01/22 16:47:40  42488s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/22 16:47:40  42488s] 
[01/22 16:47:40  42488s] *** Summary of all messages that are not suppressed in this session:
[01/22 16:47:40  42488s] Severity  ID               Count  Summary                                  
[01/22 16:47:40  42488s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[01/22 16:47:40  42488s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[01/22 16:47:40  42488s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[01/22 16:47:40  42488s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[01/22 16:47:40  42488s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[01/22 16:47:40  42488s] *** Message Summary: 8 warning(s), 0 error(s)
[01/22 16:47:40  42488s] 
[01/22 16:54:59  42583s] <CMD> getIoFlowFlag
[01/22 17:01:12  42669s] <CMD> setIoFlowFlag 0
[01/22 17:01:12  42669s] <CMD> floorPlan -site CoreSite -r 0.905736690054 0.699959 2.5 2.5 2.5 2.5
[01/22 17:01:12  42669s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/22 17:01:12  42669s] Type 'man IMPFP-3961' for more detail.
[01/22 17:01:12  42669s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/22 17:01:12  42669s] Type 'man IMPFP-3961' for more detail.
[01/22 17:01:12  42669s] <CMD> uiSetTool select
[01/22 17:01:12  42669s] <CMD> getIoFlowFlag
[01/22 17:01:12  42669s] <CMD> fit
[01/22 17:01:23  42672s] <CMD> setIoFlowFlag 0
[01/22 17:01:23  42672s] <CMD> floorPlan -site CoreSite -r 0.700819672131 0.695082 2.6 2.66 2.6 2.66
[01/22 17:01:23  42672s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/22 17:01:23  42672s] Type 'man IMPFP-3961' for more detail.
[01/22 17:01:23  42672s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/22 17:01:23  42672s] Type 'man IMPFP-3961' for more detail.
[01/22 17:01:23  42672s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[01/22 17:01:23  42672s] <CMD> uiSetTool select
[01/22 17:01:23  42672s] <CMD> getIoFlowFlag
[01/22 17:01:23  42672s] <CMD> fit
[01/22 17:01:35  42675s] <CMD> getIoFlowFlag
[01/22 17:01:56  42680s] <CMD> setIoFlowFlag 0
[01/22 17:01:56  42680s] <CMD> floorPlan -site CoreSite -r 0.944155844156 0.688312 2.6 2.66 2.6 2.66
[01/22 17:01:56  42680s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/22 17:01:56  42680s] Type 'man IMPFP-3961' for more detail.
[01/22 17:01:56  42680s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/22 17:01:56  42680s] Type 'man IMPFP-3961' for more detail.
[01/22 17:01:56  42680s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[01/22 17:01:56  42680s] <CMD> uiSetTool select
[01/22 17:01:56  42680s] <CMD> getIoFlowFlag
[01/22 17:01:56  42680s] <CMD> fit
[01/22 17:02:07  42683s] <CMD> setIoFlowFlag 0
[01/22 17:02:07  42683s] <CMD> floorPlan -site CoreSite -r 0.689516129032 0.683871 2.6 2.66 2.6 2.66
[01/22 17:02:07  42683s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/22 17:02:07  42683s] Type 'man IMPFP-3961' for more detail.
[01/22 17:02:07  42683s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/22 17:02:07  42683s] Type 'man IMPFP-3961' for more detail.
[01/22 17:02:07  42683s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[01/22 17:02:07  42683s] <CMD> uiSetTool select
[01/22 17:02:07  42683s] <CMD> getIoFlowFlag
[01/22 17:02:07  42683s] <CMD> fit
[01/22 17:02:13  42685s] <CMD> getIoFlowFlag
[01/22 17:02:37  42690s] <CMD> setIoFlowFlag 0
[01/22 17:02:37  42690s] <CMD> floorPlan -site CoreSite -r 1 0.679487 2.5 2.5 2.5 2.5
[01/22 17:02:37  42690s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/22 17:02:37  42690s] Type 'man IMPFP-3961' for more detail.
[01/22 17:02:37  42690s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/22 17:02:37  42690s] Type 'man IMPFP-3961' for more detail.
[01/22 17:02:37  42690s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[01/22 17:02:37  42690s] <CMD> uiSetTool select
[01/22 17:02:37  42690s] <CMD> getIoFlowFlag
[01/22 17:02:37  42690s] <CMD> fit
[01/22 17:02:38  42691s] <CMD> setIoFlowFlag 0
[01/22 17:02:38  42691s] <CMD> floorPlan -site CoreSite -r 0.986538461538 0.679487 2.6 2.66 2.6 2.66
[01/22 17:02:38  42691s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/22 17:02:38  42691s] Type 'man IMPFP-3961' for more detail.
[01/22 17:02:38  42691s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/22 17:02:38  42691s] Type 'man IMPFP-3961' for more detail.
[01/22 17:02:38  42691s] <CMD> uiSetTool select
[01/22 17:02:38  42691s] <CMD> getIoFlowFlag
[01/22 17:02:38  42691s] <CMD> fit
[01/22 17:02:45  42692s] <CMD> getIoFlowFlag
[01/22 17:03:10  42699s] <CMD> setIoFlowFlag 0
[01/22 17:03:10  42699s] <CMD> floorPlan -site CoreSite -r 0.986538461538 0.679487 5 5 5 5
[01/22 17:03:10  42699s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/22 17:03:10  42699s] Type 'man IMPFP-3961' for more detail.
[01/22 17:03:10  42699s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/22 17:03:10  42699s] Type 'man IMPFP-3961' for more detail.
[01/22 17:03:10  42699s] <CMD> uiSetTool select
[01/22 17:03:10  42699s] <CMD> getIoFlowFlag
[01/22 17:03:10  42699s] <CMD> fit
[01/22 17:03:31  42704s] <CMD> setIoFlowFlag 0
[01/22 17:03:31  42704s] <CMD> floorPlan -site CoreSite -r 0.906538461538 0.679487 5.0 5.13 5.0 5.13
[01/22 17:03:31  42704s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/22 17:03:31  42704s] Type 'man IMPFP-3961' for more detail.
[01/22 17:03:31  42704s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/22 17:03:31  42704s] Type 'man IMPFP-3961' for more detail.
[01/22 17:03:31  42704s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[01/22 17:03:31  42704s] <CMD> uiSetTool select
[01/22 17:03:31  42704s] <CMD> getIoFlowFlag
[01/22 17:03:31  42704s] <CMD> fit
[01/22 17:03:32  42704s] <CMD> setIoFlowFlag 0
[01/22 17:03:32  42704s] <CMD> floorPlan -site CoreSite -r 0.678571428571 0.673016 5.0 5.13 5.0 5.13
[01/22 17:03:32  42704s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/22 17:03:32  42704s] Type 'man IMPFP-3961' for more detail.
[01/22 17:03:32  42704s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/22 17:03:32  42704s] Type 'man IMPFP-3961' for more detail.
[01/22 17:03:32  42704s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[01/22 17:03:32  42704s] <CMD> uiSetTool select
[01/22 17:03:32  42704s] <CMD> getIoFlowFlag
[01/22 17:03:32  42704s] <CMD> fit
[01/22 17:03:40  42706s] <CMD> zoomOut
[01/22 17:03:42  42706s] <CMD> zoomBox -37.42650 -15.20100 62.03400 32.76500
[01/22 17:03:43  42707s] <CMD> zoomBox -30.47400 -11.40600 54.06750 29.36500
[01/22 17:03:44  42707s] <CMD> zoomBox -24.56450 -8.18050 47.29600 26.47500
[01/22 17:03:46  42707s] <CMD> zoomBox -19.54100 -5.43850 41.54050 24.01850
[01/22 17:06:41  42751s] <CMD> clearGlobalNets
[01/22 17:06:41  42751s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
[01/22 17:06:41  42751s] <CMD> globalNetConnect VDD -type tiehi -instanceBasename * -hierarchicalInstance {}
[01/22 17:06:41  42751s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
[01/22 17:06:41  42751s] <CMD> globalNetConnect VSS -type tielo -instanceBasename * -hierarchicalInstance {}
[01/22 17:06:46  42753s] <CMD> clearGlobalNets
[01/22 17:06:46  42753s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
[01/22 17:06:46  42753s] <CMD> globalNetConnect VDD -type tiehi -instanceBasename * -hierarchicalInstance {}
[01/22 17:06:46  42753s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
[01/22 17:06:46  42753s] <CMD> globalNetConnect VSS -type tielo -instanceBasename * -hierarchicalInstance {}
[01/22 17:06:57  42755s] <CMD> set sprCreateIeRingOffset 1.0
[01/22 17:06:57  42755s] <CMD> set sprCreateIeRingThreshold 1.0
[01/22 17:06:57  42755s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/22 17:06:57  42755s] <CMD> set sprCreateIeRingLayers {}
[01/22 17:06:57  42755s] <CMD> set sprCreateIeRingOffset 1.0
[01/22 17:06:57  42755s] <CMD> set sprCreateIeRingThreshold 1.0
[01/22 17:06:57  42755s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/22 17:06:57  42755s] <CMD> set sprCreateIeRingLayers {}
[01/22 17:06:57  42755s] <CMD> set sprCreateIeStripeWidth 10.0
[01/22 17:06:57  42755s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/22 17:06:57  42755s] <CMD> set sprCreateIeStripeWidth 10.0
[01/22 17:06:57  42755s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/22 17:06:57  42755s] <CMD> set sprCreateIeRingOffset 1.0
[01/22 17:06:57  42755s] <CMD> set sprCreateIeRingThreshold 1.0
[01/22 17:06:57  42755s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/22 17:06:57  42755s] <CMD> set sprCreateIeRingLayers {}
[01/22 17:06:57  42756s] <CMD> set sprCreateIeStripeWidth 10.0
[01/22 17:06:57  42756s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/22 17:09:17  42788s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/22 17:09:17  42788s] The ring targets are set to core/block ring wires.
[01/22 17:09:17  42788s] addRing command will consider rows while creating rings.
[01/22 17:09:17  42788s] addRing command will disallow rings to go over rows.
[01/22 17:09:17  42788s] addRing command will ignore shorts while creating rings.
[01/22 17:09:17  42788s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.45 bottom 0.45 left 0.45 right 0.45} -offset {top 0.5 bottom 0.5 left 0.5 right 0.5} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/22 17:09:17  42788s] 
[01/22 17:09:17  42788s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1366.7M)
[01/22 17:09:17  42788s] Ring generation is complete.
[01/22 17:09:17  42788s] vias are now being generated.
[01/22 17:09:17  42788s] addRing created 8 wires.
[01/22 17:09:17  42788s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[01/22 17:09:17  42788s] +--------+----------------+----------------+
[01/22 17:09:17  42788s] |  Layer |     Created    |     Deleted    |
[01/22 17:09:17  42788s] +--------+----------------+----------------+
[01/22 17:09:17  42788s] | Metal10|        4       |       NA       |
[01/22 17:09:17  42788s] |  Via10 |        8       |        0       |
[01/22 17:09:17  42788s] | Metal11|        4       |       NA       |
[01/22 17:09:17  42788s] +--------+----------------+----------------+
[01/22 17:09:21  42789s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/22 17:09:21  42789s] The ring targets are set to core/block ring wires.
[01/22 17:09:21  42789s] addRing command will consider rows while creating rings.
[01/22 17:09:21  42789s] addRing command will disallow rings to go over rows.
[01/22 17:09:21  42789s] addRing command will ignore shorts while creating rings.
[01/22 17:09:21  42789s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.45 bottom 0.45 left 0.45 right 0.45} -offset {top 0.5 bottom 0.5 left 0.5 right 0.5} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/22 17:09:21  42789s] 
[01/22 17:09:21  42789s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1366.7M)
[01/22 17:09:21  42789s] Ring generation is complete.
[01/22 17:09:50  42798s] <CMD> zoomBox -3.61750 4.41000 28.26750 19.78700
[01/22 17:09:51  42798s] <CMD> zoomBox 4.69450 9.55150 21.33900 17.57850
[01/22 17:09:51  42798s] <CMD> zoomBox 9.03300 12.23500 17.72250 16.42550
[01/22 17:09:52  42798s] <CMD> zoomBox 11.29800 13.63550 15.83500 15.82350
[01/22 17:09:53  42799s] <CMD> zoomBox 8.19500 11.71650 18.42100 16.64800
[01/22 17:09:53  42799s] <CMD> zoomBox 3.08700 8.55700 22.67800 18.00500
[01/22 17:09:54  42799s] <CMD> zoomBox -3.62800 4.40400 28.27400 19.78900
[01/22 17:09:54  42799s] <CMD> zoomBox -14.56100 -2.35850 37.38700 22.69400
[01/22 17:10:44  42813s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[01/22 17:10:44  42813s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
[01/22 17:10:44  42813s] *** Begin SPECIAL ROUTE on Wed Jan 22 17:10:44 2025 ***
[01/22 17:10:44  42813s] SPECIAL ROUTE ran on directory: /home/vlsiuser21/Desktop/aditya_Friday/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design
[01/22 17:10:44  42813s] SPECIAL ROUTE ran on machine: vlsicadclient07 (Linux 3.10.0-957.el7.x86_64 x86_64 2.10Ghz)
[01/22 17:10:44  42813s] 
[01/22 17:10:44  42813s] Begin option processing ...
[01/22 17:10:44  42813s] srouteConnectPowerBump set to false
[01/22 17:10:44  42813s] routeSelectNet set to "VDD VSS"
[01/22 17:10:44  42813s] routeSpecial set to true
[01/22 17:10:44  42813s] srouteBlockPin set to "useLef"
[01/22 17:10:44  42813s] srouteBottomLayerLimit set to 1
[01/22 17:10:44  42813s] srouteBottomTargetLayerLimit set to 1
[01/22 17:10:44  42813s] srouteConnectConverterPin set to false
[01/22 17:10:44  42813s] srouteCrossoverViaBottomLayer set to 1
[01/22 17:10:44  42813s] srouteCrossoverViaTopLayer set to 11
[01/22 17:10:44  42813s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[01/22 17:10:44  42813s] srouteFollowCorePinEnd set to 3
[01/22 17:10:44  42813s] srouteJogControl set to "preferWithChanges differentLayer"
[01/22 17:10:44  42813s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[01/22 17:10:44  42813s] sroutePadPinAllPorts set to true
[01/22 17:10:44  42813s] sroutePreserveExistingRoutes set to true
[01/22 17:10:44  42813s] srouteRoutePowerBarPortOnBothDir set to true
[01/22 17:10:44  42813s] srouteStopBlockPin set to "nearestTarget"
[01/22 17:10:44  42813s] srouteTopLayerLimit set to 11
[01/22 17:10:44  42813s] srouteTopTargetLayerLimit set to 11
[01/22 17:10:44  42813s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2666.00 megs.
[01/22 17:10:44  42813s] 
[01/22 17:10:44  42813s] Reading DB technology information...
[01/22 17:10:44  42813s] Finished reading DB technology information.
[01/22 17:10:44  42813s] Reading floorplan and netlist information...
[01/22 17:10:44  42813s] Finished reading floorplan and netlist information.
[01/22 17:10:44  42813s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[01/22 17:10:44  42813s] Read in 24 layers, 11 routing layers, 1 overlap layer
[01/22 17:10:44  42813s] Read in 2 nondefault rules, 0 used
[01/22 17:10:44  42813s] Read in 574 macros, 9 used
[01/22 17:10:44  42813s] Read in 9 components
[01/22 17:10:44  42813s]   9 core components: 9 unplaced, 0 placed, 0 fixed
[01/22 17:10:44  42813s] Read in 10 logical pins
[01/22 17:10:44  42813s] Read in 10 nets
[01/22 17:10:44  42813s] Read in 2 special nets, 2 routed
[01/22 17:10:44  42813s] Read in 18 terminals
[01/22 17:10:44  42813s] 2 nets selected.
[01/22 17:10:44  42813s] 
[01/22 17:10:44  42813s] Begin power routing ...
[01/22 17:10:44  42813s] #create default rule from bind_ndr_rule rule=0x7faeaec75b30 0x7fae93f30558
[01/22 17:10:44  42813s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/22 17:10:44  42813s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/22 17:10:44  42813s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/22 17:10:44  42813s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/22 17:10:44  42813s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/22 17:10:44  42813s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/22 17:10:44  42813s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/22 17:10:44  42813s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/22 17:10:44  42813s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/22 17:10:44  42813s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/22 17:10:44  42813s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/22 17:10:44  42813s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/22 17:10:44  42813s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/22 17:10:44  42813s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/22 17:10:44  42813s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/22 17:10:44  42813s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/22 17:10:44  42813s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[01/22 17:10:44  42813s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[01/22 17:10:44  42813s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[01/22 17:10:44  42813s] Type 'man IMPSR-1256' for more detail.
[01/22 17:10:44  42813s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/22 17:10:44  42813s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[01/22 17:10:44  42813s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[01/22 17:10:44  42813s] Type 'man IMPSR-1256' for more detail.
[01/22 17:10:44  42813s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/22 17:10:44  42813s] CPU time for VDD FollowPin 0 seconds
[01/22 17:10:44  42813s] CPU time for VSS FollowPin 0 seconds
[01/22 17:10:44  42813s]   Number of IO ports routed: 0
[01/22 17:10:44  42813s]   Number of Block ports routed: 0
[01/22 17:10:44  42813s]   Number of Stripe ports routed: 0
[01/22 17:10:44  42813s]   Number of Core ports routed: 10
[01/22 17:10:44  42813s]   Number of Pad ports routed: 0
[01/22 17:10:44  42813s]   Number of Power Bump ports routed: 0
[01/22 17:10:44  42813s]   Number of Followpin connections: 5
[01/22 17:10:44  42813s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2704.00 megs.
[01/22 17:10:44  42813s] 
[01/22 17:10:44  42813s] 
[01/22 17:10:44  42813s] 
[01/22 17:10:44  42813s]  Begin updating DB with routing results ...
[01/22 17:10:44  42813s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[01/22 17:10:44  42813s] Pin and blockage extraction finished
[01/22 17:10:44  42813s] 
[01/22 17:10:44  42813s] sroute created 15 wires.
[01/22 17:10:44  42813s] ViaGen created 90 vias, deleted 0 via to avoid violation.
[01/22 17:10:44  42813s] +--------+----------------+----------------+
[01/22 17:10:44  42813s] |  Layer |     Created    |     Deleted    |
[01/22 17:10:44  42813s] +--------+----------------+----------------+
[01/22 17:10:44  42813s] | Metal1 |       15       |       NA       |
[01/22 17:10:44  42813s] |  Via1  |       10       |        0       |
[01/22 17:10:44  42813s] |  Via2  |       10       |        0       |
[01/22 17:10:44  42813s] |  Via3  |       10       |        0       |
[01/22 17:10:44  42813s] |  Via4  |       10       |        0       |
[01/22 17:10:44  42813s] |  Via5  |       10       |        0       |
[01/22 17:10:44  42813s] |  Via6  |       10       |        0       |
[01/22 17:10:44  42813s] |  Via7  |       10       |        0       |
[01/22 17:10:44  42813s] |  Via8  |       10       |        0       |
[01/22 17:10:44  42813s] |  Via9  |       10       |        0       |
[01/22 17:10:44  42813s] +--------+----------------+----------------+
[01/22 17:10:47  42814s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[01/22 17:10:47  42814s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
[01/22 17:10:47  42814s] *** Begin SPECIAL ROUTE on Wed Jan 22 17:10:47 2025 ***
[01/22 17:10:47  42814s] SPECIAL ROUTE ran on directory: /home/vlsiuser21/Desktop/aditya_Friday/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design
[01/22 17:10:47  42814s] SPECIAL ROUTE ran on machine: vlsicadclient07 (Linux 3.10.0-957.el7.x86_64 x86_64 2.07Ghz)
[01/22 17:10:47  42814s] 
[01/22 17:10:47  42814s] Begin option processing ...
[01/22 17:10:47  42814s] srouteConnectPowerBump set to false
[01/22 17:10:47  42814s] routeSelectNet set to "VDD VSS"
[01/22 17:10:47  42814s] routeSpecial set to true
[01/22 17:10:47  42814s] srouteBlockPin set to "useLef"
[01/22 17:10:47  42814s] srouteBottomLayerLimit set to 1
[01/22 17:10:47  42814s] srouteBottomTargetLayerLimit set to 1
[01/22 17:10:47  42814s] srouteConnectConverterPin set to false
[01/22 17:10:47  42814s] srouteCrossoverViaBottomLayer set to 1
[01/22 17:10:47  42814s] srouteCrossoverViaTopLayer set to 11
[01/22 17:10:47  42814s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[01/22 17:10:47  42814s] srouteFollowCorePinEnd set to 3
[01/22 17:10:47  42814s] srouteJogControl set to "preferWithChanges differentLayer"
[01/22 17:10:47  42814s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[01/22 17:10:47  42814s] sroutePadPinAllPorts set to true
[01/22 17:10:47  42814s] sroutePreserveExistingRoutes set to true
[01/22 17:10:47  42814s] srouteRoutePowerBarPortOnBothDir set to true
[01/22 17:10:47  42814s] srouteStopBlockPin set to "nearestTarget"
[01/22 17:10:47  42814s] srouteTopLayerLimit set to 11
[01/22 17:10:47  42814s] srouteTopTargetLayerLimit set to 11
[01/22 17:10:47  42814s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2704.00 megs.
[01/22 17:10:47  42814s] 
[01/22 17:10:47  42814s] Reading DB technology information...
[01/22 17:10:47  42814s] Finished reading DB technology information.
[01/22 17:10:47  42814s] Reading floorplan and netlist information...
[01/22 17:10:47  42814s] Finished reading floorplan and netlist information.
[01/22 17:10:47  42814s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[01/22 17:10:47  42814s] Read in 24 layers, 11 routing layers, 1 overlap layer
[01/22 17:10:47  42814s] Read in 2 nondefault rules, 0 used
[01/22 17:10:47  42814s] Read in 574 macros, 9 used
[01/22 17:10:47  42814s] Read in 9 components
[01/22 17:10:47  42814s]   9 core components: 9 unplaced, 0 placed, 0 fixed
[01/22 17:10:47  42814s] Read in 10 logical pins
[01/22 17:10:47  42814s] Read in 10 nets
[01/22 17:10:47  42814s] Read in 2 special nets, 2 routed
[01/22 17:10:47  42814s] Read in 18 terminals
[01/22 17:10:47  42814s] 2 nets selected.
[01/22 17:10:47  42814s] 
[01/22 17:10:47  42814s] Begin power routing ...
[01/22 17:10:47  42814s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[01/22 17:10:47  42814s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[01/22 17:10:47  42814s] Type 'man IMPSR-1256' for more detail.
[01/22 17:10:47  42814s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/22 17:10:47  42814s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[01/22 17:10:47  42814s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[01/22 17:10:47  42814s] Type 'man IMPSR-1256' for more detail.
[01/22 17:10:47  42814s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/22 17:10:47  42814s] CPU time for VDD FollowPin 0 seconds
[01/22 17:10:47  42814s] CPU time for VSS FollowPin 0 seconds
[01/22 17:10:47  42814s]   Number of IO ports routed: 0
[01/22 17:10:47  42814s]   Number of Block ports routed: 0
[01/22 17:10:47  42814s]   Number of Stripe ports routed: 0
[01/22 17:10:47  42814s]   Number of Core ports routed: 0
[01/22 17:10:47  42814s]   Number of Pad ports routed: 0
[01/22 17:10:47  42814s]   Number of Power Bump ports routed: 0
[01/22 17:10:47  42814s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2704.00 megs.
[01/22 17:10:47  42814s] 
[01/22 17:10:47  42814s] 
[01/22 17:10:47  42814s] 
[01/22 17:10:47  42814s]  Begin updating DB with routing results ...
[01/22 17:10:47  42814s]  Updating DB with 0 via definition ...
[01/22 17:10:47  42814s] sroute created 0 wire.
[01/22 17:10:47  42814s] ViaGen created 0 via, deleted 0 via to avoid violation.
[01/22 17:11:34  42825s] <CMD> set sprCreateIeRingOffset 1.0
[01/22 17:11:34  42825s] <CMD> set sprCreateIeRingThreshold 1.0
[01/22 17:11:34  42825s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/22 17:11:34  42825s] <CMD> set sprCreateIeRingLayers {}
[01/22 17:11:34  42825s] <CMD> set sprCreateIeRingOffset 1.0
[01/22 17:11:34  42825s] <CMD> set sprCreateIeRingThreshold 1.0
[01/22 17:11:34  42825s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/22 17:11:34  42825s] <CMD> set sprCreateIeRingLayers {}
[01/22 17:11:34  42825s] <CMD> set sprCreateIeStripeWidth 10.0
[01/22 17:11:34  42825s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/22 17:11:34  42825s] <CMD> set sprCreateIeStripeWidth 10.0
[01/22 17:11:34  42825s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/22 17:11:35  42825s] <CMD> set sprCreateIeRingOffset 1.0
[01/22 17:11:35  42825s] <CMD> set sprCreateIeRingThreshold 1.0
[01/22 17:11:35  42825s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/22 17:11:35  42825s] <CMD> set sprCreateIeRingLayers {}
[01/22 17:11:35  42825s] <CMD> set sprCreateIeStripeWidth 10.0
[01/22 17:11:35  42825s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/22 17:12:51  42843s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[01/22 17:12:51  42843s] addStripe will allow jog to connect padcore ring and block ring.
[01/22 17:12:51  42843s] 
[01/22 17:12:51  42843s] Stripes will stop at the boundary of the specified area.
[01/22 17:12:51  42843s] When breaking rings, the power planner will consider the existence of blocks.
[01/22 17:12:51  42843s] Stripes will not extend to closest target.
[01/22 17:12:51  42843s] The power planner will set stripe antenna targets to none (no trimming allowed).
[01/22 17:12:51  42843s] Stripes will not be created over regions without power planning wires.
[01/22 17:12:51  42843s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[01/22 17:12:51  42843s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[01/22 17:12:51  42843s] Offset for stripe breaking is set to 0.
[01/22 17:12:51  42843s] <CMD> addStripe -nets {VDD VSS} -layer Metal10 -direction vertical -width 1.8 -spacing 0.45 -number_of_sets 2 -start_from left -start_offset 1 -stop_offset 1 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[01/22 17:12:51  42843s] 
[01/22 17:12:51  42843s] Initialize fgc environment(mem: 1408.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1408.5M)
[01/22 17:12:51  42843s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1408.5M)
[01/22 17:12:51  42843s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1408.5M)
[01/22 17:12:51  42843s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1408.5M)
[01/22 17:12:51  42843s] Starting stripe generation ...
[01/22 17:12:51  42843s] Non-Default Mode Option Settings :
[01/22 17:12:51  42843s]   NONE
[01/22 17:12:51  42843s] Stripe generation is complete.
[01/22 17:12:51  42843s] vias are now being generated.
[01/22 17:12:51  42843s] addStripe created 4 wires.
[01/22 17:12:51  42843s] ViaGen created 98 vias, deleted 0 via to avoid violation.
[01/22 17:12:51  42843s] +--------+----------------+----------------+
[01/22 17:12:51  42843s] |  Layer |     Created    |     Deleted    |
[01/22 17:12:51  42843s] +--------+----------------+----------------+
[01/22 17:12:51  42843s] |  Via1  |       10       |        0       |
[01/22 17:12:51  42843s] |  Via2  |       10       |        0       |
[01/22 17:12:51  42843s] |  Via3  |       10       |        0       |
[01/22 17:12:51  42843s] |  Via4  |       10       |        0       |
[01/22 17:12:51  42843s] |  Via5  |       10       |        0       |
[01/22 17:12:51  42843s] |  Via6  |       10       |        0       |
[01/22 17:12:51  42843s] |  Via7  |       10       |        0       |
[01/22 17:12:51  42843s] |  Via8  |       10       |        0       |
[01/22 17:12:51  42843s] |  Via9  |       10       |        0       |
[01/22 17:12:51  42843s] | Metal10|        4       |       NA       |
[01/22 17:12:51  42843s] |  Via10 |        8       |        0       |
[01/22 17:12:51  42843s] +--------+----------------+----------------+
[01/22 17:12:55  42844s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[01/22 17:12:55  42844s] addStripe will allow jog to connect padcore ring and block ring.
[01/22 17:12:55  42844s] 
[01/22 17:12:55  42844s] Stripes will stop at the boundary of the specified area.
[01/22 17:12:55  42844s] When breaking rings, the power planner will consider the existence of blocks.
[01/22 17:12:55  42844s] Stripes will not extend to closest target.
[01/22 17:12:55  42844s] The power planner will set stripe antenna targets to none (no trimming allowed).
[01/22 17:12:55  42844s] Stripes will not be created over regions without power planning wires.
[01/22 17:12:55  42844s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[01/22 17:12:55  42844s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[01/22 17:12:55  42844s] Offset for stripe breaking is set to 0.
[01/22 17:12:55  42844s] <CMD> addStripe -nets {VDD VSS} -layer Metal10 -direction vertical -width 1.8 -spacing 0.45 -number_of_sets 2 -start_from left -start_offset 1 -stop_offset 1 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[01/22 17:12:55  42844s] 
[01/22 17:12:55  42844s] Initialize fgc environment(mem: 1408.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1408.5M)
[01/22 17:12:55  42844s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1408.5M)
[01/22 17:12:55  42844s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1408.5M)
[01/22 17:12:55  42844s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1408.5M)
[01/22 17:12:55  42844s] Starting stripe generation ...
[01/22 17:12:55  42844s] Non-Default Mode Option Settings :
[01/22 17:12:55  42844s]   NONE
[01/22 17:12:55  42844s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (6.900000, 2.830000) (6.900000, 14.270000) because same wire already exists.
[01/22 17:12:55  42844s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (16.650000, 2.830000) (16.650000, 14.270000) because same wire already exists.
[01/22 17:12:55  42844s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (9.150000, 0.580000) (9.150000, 16.520000) because same wire already exists.
[01/22 17:12:55  42844s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (18.900000, 0.580000) (18.900000, 16.520000) because same wire already exists.
[01/22 17:12:55  42844s] Stripe generation is complete.
[01/22 17:13:58  42860s] <CMD> uiSetTool obstruct
[01/22 17:15:33  42882s] <CMD> zoomBox -1.71950 4.95700 21.33050 16.07300
[01/22 17:15:33  42882s] <CMD> zoomBox -0.18350 5.83200 19.40950 15.28100
[01/22 17:15:37  42883s] <CMD> zoomBox -1.85550 4.89200 21.19550 16.00850
[01/22 17:15:37  42883s] <CMD> zoomBox -3.82200 3.78650 23.29650 16.86450
[01/22 17:15:38  42884s] <CMD> zoomBox -6.13550 2.48550 25.76850 17.87150
[01/22 17:15:40  42884s] <CMD> zoomBox -6.74500 1.45950 30.78950 19.56100
[01/22 17:15:41  42885s] <CMD> zoomBox -7.84450 0.67850 36.31400 21.97450
[01/22 17:15:42  42885s] <CMD> zoomBox -13.13000 -0.10400 38.82100 24.95000
[01/22 17:15:46  42886s] <CMD> zoomBox -9.75150 1.97650 34.40700 23.27250
[01/22 17:15:46  42887s] <CMD> zoomBox -6.88000 3.74500 30.65500 21.84650
[01/22 17:15:48  42887s] <CMD> zoomBox -10.76750 3.68500 33.39150 24.98100
[01/22 17:15:49  42888s] <CMD> zoomBox -5.05700 6.96400 26.84800 22.35050
[01/22 17:15:51  42888s] <CMD> zoomBox -9.70550 6.56400 27.83000 24.66600
[01/22 17:15:52  42889s] <CMD> zoomBox -5.00350 6.67900 26.90250 22.06600
[01/22 17:15:53  42889s] <CMD> zoomBox -1.01200 6.77400 26.10800 19.85300
[01/22 17:15:54  42889s] <CMD> zoomBox -4.11150 5.24900 27.79450 20.63600
[01/22 17:15:54  42889s] <CMD> zoomBox -12.04800 1.34350 32.11250 22.64050
[01/22 17:15:56  42890s] <CMD> zoomBox -2.65250 1.93300 29.25350 17.32000
[01/22 17:15:58  42891s] <CMD> zoomBox -5.56450 -0.41000 31.97200 17.69250
[01/22 17:16:47  42904s] <CMD> createPlaceBlockage -box 11.02550 10.26650 12.38000 11.89150 -type hard
[01/22 17:16:57  42906s] <CMD> deleteFPObject LayerShape (22000,20520,24800,23940)
[01/22 17:17:08  42910s] <CMD> createPlaceBlockage -box 11.47700 10.24400 12.74100 11.93650 -type hard
[01/22 17:17:13  42911s] <CMD> deleteFPObject LayerShape (22800,17100,25600,23940)
[01/22 17:17:25  42915s] <CMD> createPlaceBlockage -box 11.00300 10.24400 12.31250 11.95950 -type hard
[01/22 17:17:28  42916s] <CMD> zoomSelected
[01/22 17:17:32  42918s] <CMD> deleteFPObject LayerShape (22000,17100,24800,23940)
[01/22 17:17:43  42921s] <CMD> createPlaceBlockage -box 11.25150 10.33400 12.58300 11.89150 -type hard
[01/22 17:18:56  42938s] <CMD> dbSet [uiGetRecordObjByInfo -objType pBlkg -rect 11.2 10.26 12.6 11.97 -name defScreenName].type Soft
[01/22 17:18:56  42938s] <CMD> dbSet [uiGetRecordObjByInfo -objType pBlkg -rect 11.2 10.26 12.6 11.97 -name defScreenName].density 50
[01/22 17:18:56  42938s] <CMD> dbSet [uiGetRecordObjByInfo -objType pBlkg -rect 11.2 10.26 12.6 11.97 -name defScreenName].isNoFlop 0
[01/22 17:20:37  42963s] <CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
[01/22 17:20:55  42967s] <CMD> uiSetTool obstruct
[01/22 17:21:08  42970s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[01/22 17:21:08  42970s] <CMD> setPinAssignMode -pinEditInBatch true
[01/22 17:21:08  42970s] <CMD> editPin -fixOverlap 1 -side Left -layer 1 -assign 0.0105 8.009 -pin clk
[01/22 17:21:08  42970s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[01/22 17:21:08  42970s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1394.7M).
[01/22 17:21:08  42970s] <CMD> setPinAssignMode -pinEditInBatch false
[01/22 17:21:23  42974s] <CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
[01/22 17:21:35  42977s] <CMD> uiSetTool obstruct
[01/22 17:21:45  42980s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[01/22 17:21:45  42980s] <CMD> setPinAssignMode -pinEditInBatch true
[01/22 17:21:45  42980s] <CMD> editPin -fixOverlap 1 -side Left -layer 1 -assign 0.0105 5.8875 -pin rst
[01/22 17:21:45  42980s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[01/22 17:21:45  42980s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1394.9M).
[01/22 17:21:45  42980s] <CMD> setPinAssignMode -pinEditInBatch false
[01/22 17:22:30  42990s] <CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
[01/22 17:22:37  42992s] <CMD> uiSetTool obstruct
[01/22 17:22:41  42993s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[01/22 17:22:41  42993s] <CMD> setPinAssignMode -pinEditInBatch true
[01/22 17:22:41  42993s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType start -spacing 0.2 -start 3.2385 17.083 -pin {{count[0]} {count[1]} {count[2]} {count[3]} {count[4]} {count[5]} {count[6]} {count[7]}}
[01/22 17:22:41  42993s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[01/22 17:22:41  42993s] Successfully spread [8] pins.
[01/22 17:22:41  42993s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1395.1M).
[01/22 17:22:41  42993s] <CMD> setPinAssignMode -pinEditInBatch false
[01/22 17:22:59  42997s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[01/22 17:22:59  42997s] <CMD> setPinAssignMode -pinEditInBatch true
[01/22 17:22:59  42997s] <CMD> editPin -pinWidth 0.06 -pinDepth 0.335 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType start -spacing 2 -start 3.3 17.1 -pin {{count[0]} {count[1]} {count[2]} {count[3]} {count[4]} {count[5]} {count[6]} {count[7]}}
[01/22 17:22:59  42997s] ### import design signature (5): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[01/22 17:22:59  42997s] Successfully spread [8] pins.
[01/22 17:22:59  42997s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1395.3M).
[01/22 17:22:59  42997s] <CMD> setPinAssignMode -pinEditInBatch false
[01/22 17:23:01  42997s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[01/22 17:23:01  42997s] <CMD> setPinAssignMode -pinEditInBatch true
[01/22 17:23:01  42997s] <CMD> editPin -pinWidth 0.06 -pinDepth 0.335 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType start -spacing 2.2 -start 3.3 17.1 -pin {{count[0]} {count[1]} {count[2]} {count[3]} {count[4]} {count[5]} {count[6]} {count[7]}}
[01/22 17:23:01  42997s] ### import design signature (6): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[01/22 17:23:01  42997s] Successfully spread [8] pins.
[01/22 17:23:01  42997s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1395.7M).
[01/22 17:23:01  42997s] <CMD> setPinAssignMode -pinEditInBatch false
[01/22 17:26:07  43039s] <CMD> setPlaceMode -fp false
[01/22 17:26:07  43039s] <CMD> place_design
[01/22 17:26:07  43039s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 8, percentage of missing scan cell = 0.00% (0 / 8)
[01/22 17:26:07  43039s] #Start colorize_geometry on Wed Jan 22 17:26:07 2025
[01/22 17:26:07  43039s] #
[01/22 17:26:07  43039s] ### Time Record (colorize_geometry) is installed.
[01/22 17:26:07  43039s] ### Time Record (Pre Callback) is installed.
[01/22 17:26:07  43039s] ### Time Record (Pre Callback) is uninstalled.
[01/22 17:26:07  43039s] ### Time Record (DB Import) is installed.
[01/22 17:26:07  43039s] ### info: trigger incremental cell import ( 574 new cells ).
[01/22 17:26:07  43039s] ### info: trigger incremental reloading library data ( #cell = 574 ).
[01/22 17:26:08  43039s] #WARNING (NRDB-166) Boundary for CELL_VIEW counter,init is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[01/22 17:26:08  43039s] ### import design signature (7): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1464261213 placement=984943660 pin_access=1 inst_pattern=1
[01/22 17:26:08  43039s] ### Time Record (DB Import) is uninstalled.
[01/22 17:26:08  43039s] ### Time Record (DB Export) is installed.
[01/22 17:26:08  43039s] Extracting standard cell pins and blockage ...... 
[01/22 17:26:08  43039s] Pin and blockage extraction finished
[01/22 17:26:08  43039s] ### export design design signature (8): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1464261213 placement=984943660 pin_access=1 inst_pattern=1
[01/22 17:26:08  43039s] ### Time Record (DB Export) is uninstalled.
[01/22 17:26:08  43039s] ### Time Record (Post Callback) is installed.
[01/22 17:26:08  43039s] ### Time Record (Post Callback) is uninstalled.
[01/22 17:26:08  43039s] #
[01/22 17:26:08  43039s] #colorize_geometry statistics:
[01/22 17:26:08  43039s] #Cpu time = 00:00:00
[01/22 17:26:08  43039s] #Elapsed time = 00:00:00
[01/22 17:26:08  43039s] #Increased memory = 25.55 (MB)
[01/22 17:26:08  43039s] #Total memory = 1263.73 (MB)
[01/22 17:26:08  43039s] #Peak memory = 1264.64 (MB)
[01/22 17:26:08  43039s] #Number of warnings = 1
[01/22 17:26:08  43039s] #Total number of warnings = 17
[01/22 17:26:08  43039s] #Number of fails = 0
[01/22 17:26:08  43039s] #Total number of fails = 0
[01/22 17:26:08  43039s] #Complete colorize_geometry on Wed Jan 22 17:26:08 2025
[01/22 17:26:08  43039s] #
[01/22 17:26:08  43039s] ### import design signature (9): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[01/22 17:26:08  43039s] ### Time Record (colorize_geometry) is uninstalled.
[01/22 17:26:08  43039s] ### 
[01/22 17:26:08  43039s] ###   Scalability Statistics
[01/22 17:26:08  43039s] ### 
[01/22 17:26:08  43039s] ### ------------------------+----------------+----------------+----------------+
[01/22 17:26:08  43039s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[01/22 17:26:08  43039s] ### ------------------------+----------------+----------------+----------------+
[01/22 17:26:08  43039s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[01/22 17:26:08  43039s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[01/22 17:26:08  43039s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[01/22 17:26:08  43039s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[01/22 17:26:08  43039s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[01/22 17:26:08  43039s] ### ------------------------+----------------+----------------+----------------+
[01/22 17:26:08  43039s] ### 
[01/22 17:26:08  43039s] *** Starting placeDesign default flow ***
[01/22 17:26:08  43039s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:26:08  43039s] ### Creating LA Mngr. totSessionCpu=11:57:19 mem=1438.8M
[01/22 17:26:08  43039s] ### Creating LA Mngr, finished. totSessionCpu=11:57:19 mem=1438.8M
[01/22 17:26:08  43039s] *** Start deleteBufferTree ***
[01/22 17:26:08  43039s] Info: Detect buffers to remove automatically.
[01/22 17:26:08  43039s] Analyzing netlist ...
[01/22 17:26:08  43039s] Updating netlist
[01/22 17:26:08  43039s] 
[01/22 17:26:08  43039s] *summary: 0 instances (buffers/inverters) removed
[01/22 17:26:08  43039s] *** Finish deleteBufferTree (0:00:00.1) ***
[01/22 17:26:08  43039s] 
[01/22 17:26:08  43039s] TimeStamp Deleting Cell Server Begin ...
[01/22 17:26:08  43039s] 
[01/22 17:26:08  43039s] TimeStamp Deleting Cell Server End ...
[01/22 17:26:08  43039s] **INFO: Enable pre-place timing setting for timing analysis
[01/22 17:26:08  43039s] Set Using Default Delay Limit as 101.
[01/22 17:26:08  43039s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[01/22 17:26:08  43039s] Set Default Net Delay as 0 ps.
[01/22 17:26:08  43039s] Set Default Net Load as 0 pF. 
[01/22 17:26:08  43039s] **INFO: Analyzing IO path groups for slack adjustment
[01/22 17:26:08  43039s] Effort level <high> specified for reg2reg_tmp.11879 path_group
[01/22 17:26:08  43039s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/22 17:26:08  43039s] AAE DB initialization (MEM=1461.45 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/22 17:26:08  43039s] #################################################################################
[01/22 17:26:08  43039s] # Design Stage: PreRoute
[01/22 17:26:08  43039s] # Design Name: counter
[01/22 17:26:08  43039s] # Design Mode: 90nm
[01/22 17:26:08  43039s] # Analysis Mode: MMMC Non-OCV 
[01/22 17:26:08  43039s] # Parasitics Mode: No SPEF/RCDB 
[01/22 17:26:08  43039s] # Signoff Settings: SI Off 
[01/22 17:26:08  43039s] #################################################################################
[01/22 17:26:08  43039s] Calculate delays in BcWc mode...
[01/22 17:26:08  43039s] Topological Sorting (REAL = 0:00:00.0, MEM = 1461.4M, InitMEM = 1461.4M)
[01/22 17:26:08  43039s] Start delay calculation (fullDC) (1 T). (MEM=1461.45)
[01/22 17:26:08  43039s] Start AAE Lib Loading. (MEM=1472.96)
[01/22 17:26:08  43039s] End AAE Lib Loading. (MEM=1482.5 CPU=0:00:00.0 Real=0:00:00.0)
[01/22 17:26:08  43039s] End AAE Lib Interpolated Model. (MEM=1482.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:26:08  43039s] Total number of fetched objects 24
[01/22 17:26:08  43039s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:26:08  43039s] End delay calculation. (MEM=1520.65 CPU=0:00:00.0 REAL=0:00:00.0)
[01/22 17:26:08  43039s] End delay calculation (fullDC). (MEM=1503.11 CPU=0:00:00.0 REAL=0:00:00.0)
[01/22 17:26:08  43039s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1503.1M) ***
[01/22 17:26:08  43039s] **INFO: Disable pre-place timing setting for timing analysis
[01/22 17:26:08  43039s] Set Using Default Delay Limit as 1000.
[01/22 17:26:08  43039s] Set Default Net Delay as 1000 ps.
[01/22 17:26:08  43039s] Set Default Net Load as 0.5 pF. 
[01/22 17:26:08  43039s] **INFO: Pre-place timing setting for timing analysis already disabled
[01/22 17:26:08  43039s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1493.6M, EPOCH TIME: 1737546968.696283
[01/22 17:26:08  43039s] Deleted 0 physical inst  (cell - / prefix -).
[01/22 17:26:08  43039s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1493.6M, EPOCH TIME: 1737546968.696394
[01/22 17:26:08  43039s] INFO: #ExclusiveGroups=0
[01/22 17:26:08  43039s] INFO: There are no Exclusive Groups.
[01/22 17:26:08  43039s] *** Starting "NanoPlace(TM) placement v#2 (mem=1493.6M)" ...
[01/22 17:26:08  43039s] Wait...
[01/22 17:26:09  43040s] *** Build Buffered Sizing Timing Model
[01/22 17:26:09  43040s] (cpu=0:00:00.8 mem=1501.6M) ***
[01/22 17:26:09  43040s] *** Build Virtual Sizing Timing Model
[01/22 17:26:09  43040s] (cpu=0:00:00.9 mem=1501.6M) ***
[01/22 17:26:09  43040s] No user-set net weight.
[01/22 17:26:09  43040s] Net fanout histogram:
[01/22 17:26:09  43040s] 2		: 7 (29.2%) nets
[01/22 17:26:09  43040s] 3		: 4 (16.7%) nets
[01/22 17:26:09  43040s] 4     -	14	: 13 (54.2%) nets
[01/22 17:26:09  43040s] 15    -	39	: 0 (0.0%) nets
[01/22 17:26:09  43040s] 40    -	79	: 0 (0.0%) nets
[01/22 17:26:09  43040s] 80    -	159	: 0 (0.0%) nets
[01/22 17:26:09  43040s] 160   -	319	: 0 (0.0%) nets
[01/22 17:26:09  43040s] 320   -	639	: 0 (0.0%) nets
[01/22 17:26:09  43040s] 640   -	1279	: 0 (0.0%) nets
[01/22 17:26:09  43040s] 1280  -	2559	: 0 (0.0%) nets
[01/22 17:26:09  43040s] 2560  -	5119	: 0 (0.0%) nets
[01/22 17:26:09  43040s] 5120+		: 0 (0.0%) nets
[01/22 17:26:09  43040s] no activity file in design. spp won't run.
[01/22 17:26:09  43040s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[01/22 17:26:09  43040s] Scan chains were not defined.
[01/22 17:26:09  43040s] z: 2, totalTracks: 1
[01/22 17:26:09  43040s] z: 4, totalTracks: 1
[01/22 17:26:09  43040s] z: 6, totalTracks: 1
[01/22 17:26:09  43040s] z: 8, totalTracks: 1
[01/22 17:26:09  43040s] All LLGs are deleted
[01/22 17:26:09  43040s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1501.6M, EPOCH TIME: 1737546969.697366
[01/22 17:26:09  43040s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1501.6M, EPOCH TIME: 1737546969.697677
[01/22 17:26:09  43040s] # Building counter llgBox search-tree.
[01/22 17:26:09  43040s] #std cell=21 (0 fixed + 21 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
[01/22 17:26:09  43040s] #ioInst=0 #net=24 #term=88 #term/net=3.67, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=10
[01/22 17:26:09  43040s] stdCell: 21 single + 0 double + 0 multi
[01/22 17:26:09  43040s] Total standard cell length = 0.0424 (mm), area = 0.0001 (mm^2)
[01/22 17:26:09  43040s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1501.6M, EPOCH TIME: 1737546969.697961
[01/22 17:26:09  43040s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1501.6M, EPOCH TIME: 1737546969.698729
[01/22 17:26:09  43040s] Core basic site is CoreSite
[01/22 17:26:09  43040s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1501.6M, EPOCH TIME: 1737546969.711434
[01/22 17:26:09  43040s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.003, MEM:1533.6M, EPOCH TIME: 1737546969.714619
[01/22 17:26:09  43040s] Use non-trimmed site array because memory saving is not enough.
[01/22 17:26:09  43040s] SiteArray: non-trimmed site array dimensions = 4 x 79
[01/22 17:26:09  43040s] SiteArray: use 4,096 bytes
[01/22 17:26:09  43040s] SiteArray: current memory after site array memory allocation 1533.6M
[01/22 17:26:09  43040s] SiteArray: FP blocked sites are writable
[01/22 17:26:09  43040s] Estimated cell power/ground rail width = 0.160 um
[01/22 17:26:09  43040s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/22 17:26:09  43040s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1533.6M, EPOCH TIME: 1737546969.715292
[01/22 17:26:09  43040s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1533.6M, EPOCH TIME: 1737546969.715442
[01/22 17:26:09  43040s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:1533.6M, EPOCH TIME: 1737546969.715974
[01/22 17:26:09  43040s] 
[01/22 17:26:09  43040s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/22 17:26:09  43040s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.018, MEM:1533.6M, EPOCH TIME: 1737546969.716185
[01/22 17:26:09  43040s] 
[01/22 17:26:09  43040s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/22 17:26:09  43040s] OPERPROF: Starting pre-place ADS at level 1, MEM:1533.6M, EPOCH TIME: 1737546969.716275
[01/22 17:26:09  43040s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1533.6M, EPOCH TIME: 1737546969.716363
[01/22 17:26:09  43040s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1533.6M, EPOCH TIME: 1737546969.716410
[01/22 17:26:09  43040s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1533.6M, EPOCH TIME: 1737546969.716488
[01/22 17:26:09  43040s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1533.6M, EPOCH TIME: 1737546969.716547
[01/22 17:26:09  43040s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1533.6M, EPOCH TIME: 1737546969.716587
[01/22 17:26:09  43040s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1533.6M, EPOCH TIME: 1737546969.716651
[01/22 17:26:09  43040s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1533.6M, EPOCH TIME: 1737546969.716695
[01/22 17:26:09  43040s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1533.6M, EPOCH TIME: 1737546969.716739
[01/22 17:26:09  43040s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1533.6M, EPOCH TIME: 1737546969.716780
[01/22 17:26:09  43040s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1533.6M, EPOCH TIME: 1737546969.716821
[01/22 17:26:09  43040s] Skip auto density screen due to aggressive settings.
[01/22 17:26:09  43040s] res site 1.
[01/22 17:26:09  43040s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.001, MEM:1533.6M, EPOCH TIME: 1737546969.716924
[01/22 17:26:09  43040s] Average module density = 0.686.
[01/22 17:26:09  43040s] Density for the design = 0.686.
[01/22 17:26:09  43040s]        = stdcell_area 212 sites (73 um^2) / alloc_area 309 sites (106 um^2).
[01/22 17:26:09  43040s] Pin Density = 0.2785.
[01/22 17:26:09  43040s]             = total # of pins 88 / total area 316.
[01/22 17:26:09  43040s] OPERPROF: Starting spMPad at level 1, MEM:1497.6M, EPOCH TIME: 1737546969.717769
[01/22 17:26:09  43040s] OPERPROF:   Starting spContextMPad at level 2, MEM:1497.6M, EPOCH TIME: 1737546969.717823
[01/22 17:26:09  43040s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1497.6M, EPOCH TIME: 1737546969.717865
[01/22 17:26:09  43040s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1497.6M, EPOCH TIME: 1737546969.717908
[01/22 17:26:09  43040s] Initial padding reaches pin density 0.444 for top
[01/22 17:26:09  43040s] InitPadU 0.686 -> 0.816 for top
[01/22 17:26:09  43040s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1497.6M, EPOCH TIME: 1737546969.718096
[01/22 17:26:09  43040s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1497.6M, EPOCH TIME: 1737546969.718152
[01/22 17:26:09  43040s] === lastAutoLevel = 4 
[01/22 17:26:09  43040s] OPERPROF: Starting spInitNetWt at level 1, MEM:1497.6M, EPOCH TIME: 1737546969.718243
[01/22 17:26:09  43040s] no activity file in design. spp won't run.
[01/22 17:26:09  43040s] [spp] 0
[01/22 17:26:09  43040s] [adp] 0:1:1:3
[01/22 17:26:09  43041s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.020, REAL:0.017, MEM:1526.5M, EPOCH TIME: 1737546969.735443
[01/22 17:26:09  43041s] Clock gating cells determined by native netlist tracing.
[01/22 17:26:09  43041s] no activity file in design. spp won't run.
[01/22 17:26:09  43041s] no activity file in design. spp won't run.
[01/22 17:26:09  43041s] Effort level <high> specified for reg2reg path_group
[01/22 17:26:09  43041s] OPERPROF: Starting npMain at level 1, MEM:1529.5M, EPOCH TIME: 1737546969.761589
[01/22 17:26:10  43041s] OPERPROF:   Starting npPlace at level 2, MEM:1529.5M, EPOCH TIME: 1737546970.764023
[01/22 17:26:10  43041s] Iteration  1: Total net bbox = 1.678e+02 (8.61e+01 8.16e+01)
[01/22 17:26:10  43041s]               Est.  stn bbox = 1.808e+02 (9.56e+01 8.53e+01)
[01/22 17:26:10  43041s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1529.5M
[01/22 17:26:10  43041s] Iteration  2: Total net bbox = 1.678e+02 (8.61e+01 8.16e+01)
[01/22 17:26:10  43041s]               Est.  stn bbox = 1.808e+02 (9.56e+01 8.53e+01)
[01/22 17:26:10  43041s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1529.5M
[01/22 17:26:10  43041s] exp_mt_sequential is set from setPlaceMode option to 1
[01/22 17:26:10  43041s] Setting dotProdMode from setPlaceMode option to Single-thread sequential mode
[01/22 17:26:10  43041s] place_exp_mt_interval set to default 32
[01/22 17:26:10  43041s] place_exp_mt_interval_bias (first half) set to default 0.750000
[01/22 17:26:10  43041s] Iteration  3: Total net bbox = 1.221e+02 (6.60e+01 5.61e+01)
[01/22 17:26:10  43041s]               Est.  stn bbox = 1.364e+02 (7.61e+01 6.03e+01)
[01/22 17:26:10  43041s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1530.9M
[01/22 17:26:10  43041s] Total number of setup views is 1.
[01/22 17:26:10  43041s] Total number of active setup views is 1.
[01/22 17:26:10  43041s] Active setup views:
[01/22 17:26:10  43041s]     setup
[01/22 17:26:10  43041s] Iteration  4: Total net bbox = 1.396e+02 (6.27e+01 7.69e+01)
[01/22 17:26:10  43041s]               Est.  stn bbox = 1.551e+02 (7.45e+01 8.06e+01)
[01/22 17:26:10  43041s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1530.9M
[01/22 17:26:10  43041s] Iteration  5: Total net bbox = 1.757e+02 (7.94e+01 9.63e+01)
[01/22 17:26:10  43041s]               Est.  stn bbox = 1.945e+02 (9.22e+01 1.02e+02)
[01/22 17:26:10  43041s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1530.9M
[01/22 17:26:10  43041s] OPERPROF:   Finished npPlace at level 2, CPU:0.030, REAL:0.030, MEM:1530.9M, EPOCH TIME: 1737546970.794361
[01/22 17:26:10  43041s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:1.034, MEM:1530.9M, EPOCH TIME: 1737546970.795104
[01/22 17:26:10  43041s] [adp] clock
[01/22 17:26:10  43041s] [adp] weight, nr nets, wire length
[01/22 17:26:10  43041s] [adp]      0        1  21.631500
[01/22 17:26:10  43041s] [adp] data
[01/22 17:26:10  43041s] [adp] weight, nr nets, wire length
[01/22 17:26:10  43041s] [adp]      0       23  166.720500
[01/22 17:26:10  43041s] [adp] 0.000000|0.000000|0.000000
[01/22 17:26:10  43041s] Iteration  6: Total net bbox = 1.884e+02 (9.31e+01 9.53e+01)
[01/22 17:26:10  43041s]               Est.  stn bbox = 2.067e+02 (1.05e+02 1.01e+02)
[01/22 17:26:10  43041s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1530.9M
[01/22 17:26:10  43041s] *** cost = 1.884e+02 (9.31e+01 9.53e+01) (cpu for global=0:00:00.1) real=0:00:01.0***
[01/22 17:26:10  43041s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[01/22 17:26:10  43041s] Saved padding area to DB
[01/22 17:26:10  43041s] All LLGs are deleted
[01/22 17:26:10  43041s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1530.9M, EPOCH TIME: 1737546970.814298
[01/22 17:26:10  43041s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1530.9M, EPOCH TIME: 1737546970.814585
[01/22 17:26:10  43041s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[01/22 17:26:10  43041s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:01.0
[01/22 17:26:10  43041s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/22 17:26:10  43041s] Type 'man IMPSP-9025' for more detail.
[01/22 17:26:10  43041s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1530.9M, EPOCH TIME: 1737546970.816175
[01/22 17:26:10  43041s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1530.9M, EPOCH TIME: 1737546970.816309
[01/22 17:26:10  43041s] z: 2, totalTracks: 1
[01/22 17:26:10  43041s] z: 4, totalTracks: 1
[01/22 17:26:10  43041s] z: 6, totalTracks: 1
[01/22 17:26:10  43041s] z: 8, totalTracks: 1
[01/22 17:26:10  43041s] #spOpts: mergeVia=F 
[01/22 17:26:10  43041s] All LLGs are deleted
[01/22 17:26:10  43041s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1530.9M, EPOCH TIME: 1737546970.818526
[01/22 17:26:10  43041s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1530.9M, EPOCH TIME: 1737546970.818757
[01/22 17:26:10  43041s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1530.9M, EPOCH TIME: 1737546970.818830
[01/22 17:26:10  43041s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1530.9M, EPOCH TIME: 1737546970.819826
[01/22 17:26:10  43041s] Core basic site is CoreSite
[01/22 17:26:10  43041s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1530.9M, EPOCH TIME: 1737546970.833673
[01/22 17:26:10  43041s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.010, REAL:0.003, MEM:1538.9M, EPOCH TIME: 1737546970.836623
[01/22 17:26:10  43041s] Fast DP-INIT is on for default
[01/22 17:26:10  43041s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/22 17:26:10  43041s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.020, REAL:0.018, MEM:1538.9M, EPOCH TIME: 1737546970.837630
[01/22 17:26:10  43041s] 
[01/22 17:26:10  43041s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/22 17:26:10  43041s] OPERPROF:       Starting CMU at level 4, MEM:1538.9M, EPOCH TIME: 1737546970.837753
[01/22 17:26:10  43041s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1538.9M, EPOCH TIME: 1737546970.838105
[01/22 17:26:10  43041s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.019, MEM:1538.9M, EPOCH TIME: 1737546970.838164
[01/22 17:26:10  43041s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1538.9MB).
[01/22 17:26:10  43041s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.022, MEM:1538.9M, EPOCH TIME: 1737546970.838282
[01/22 17:26:10  43041s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.022, MEM:1538.9M, EPOCH TIME: 1737546970.838330
[01/22 17:26:10  43041s] TDRefine: refinePlace mode is spiral
[01/22 17:26:10  43041s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.11879.1
[01/22 17:26:10  43041s] OPERPROF: Starting RefinePlace at level 1, MEM:1538.9M, EPOCH TIME: 1737546970.838392
[01/22 17:26:10  43041s] *** Starting refinePlace (11:57:21 mem=1538.9M) ***
[01/22 17:26:10  43041s] Total net bbox length = 1.884e+02 (9.307e+01 9.528e+01) (ext = 8.303e+01)
[01/22 17:26:10  43041s] 
[01/22 17:26:10  43041s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/22 17:26:10  43041s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/22 17:26:10  43041s] (I)      Default power domain name = counter
[01/22 17:26:10  43041s] .Default power domain name = counter
[01/22 17:26:10  43041s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:1538.9M, EPOCH TIME: 1737546970.839935
[01/22 17:26:10  43041s] Starting refinePlace ...
[01/22 17:26:10  43041s] Default power domain name = counter
[01/22 17:26:10  43041s] .Default power domain name = counter
[01/22 17:26:10  43041s] .** Cut row section cpu time 0:00:00.0.
[01/22 17:26:10  43041s]    Spread Effort: high, standalone mode, useDDP on.
[01/22 17:26:10  43041s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1538.9MB) @(11:57:21 - 11:57:21).
[01/22 17:26:10  43041s] Move report: preRPlace moves 21 insts, mean move: 0.82 um, max move: 1.26 um 
[01/22 17:26:10  43041s] 	Max move on inst (count_reg[5]): (12.45, 9.45) --> (12.00, 10.26)
[01/22 17:26:10  43041s] 	Length: 18 sites, height: 1 rows, site name: CoreSite, cell type: DFFRHQX1
[01/22 17:26:10  43041s] 	Violation at original loc: Soft Blockage Violation
[01/22 17:26:10  43041s] wireLenOptFixPriorityInst 0 inst fixed
[01/22 17:26:10  43041s] Placement tweakage begins.
[01/22 17:26:10  43041s] wire length = 2.422e+02
[01/22 17:26:10  43041s] wire length = 2.342e+02
[01/22 17:26:10  43041s] Placement tweakage ends.
[01/22 17:26:10  43041s] Move report: tweak moves 8 insts, mean move: 1.38 um, max move: 4.00 um 
[01/22 17:26:10  43041s] 	Max move on inst (g201__5122): (9.00, 10.26) --> (5.00, 10.26)
[01/22 17:26:10  43041s] 
[01/22 17:26:10  43041s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[01/22 17:26:10  43041s] Move report: legalization moves 3 insts, mean move: 1.04 um, max move: 1.71 um spiral
[01/22 17:26:10  43041s] 	Max move on inst (g189__4319): (15.60, 10.26) --> (15.60, 8.55)
[01/22 17:26:10  43041s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[01/22 17:26:10  43041s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/22 17:26:10  43041s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1544.9MB) @(11:57:21 - 11:57:21).
[01/22 17:26:10  43041s] Move report: Detail placement moves 21 insts, mean move: 1.08 um, max move: 4.31 um 
[01/22 17:26:10  43041s] 	Max move on inst (g201__5122): (8.66, 9.61) --> (5.00, 10.26)
[01/22 17:26:10  43041s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1544.9MB
[01/22 17:26:10  43041s] Statistics of distance of Instance movement in refine placement:
[01/22 17:26:10  43041s]   maximum (X+Y) =         4.31 um
[01/22 17:26:10  43041s]   inst (g201__5122) with max move: (8.6635, 9.611) -> (5, 10.26)
[01/22 17:26:10  43041s]   mean    (X+Y) =         1.08 um
[01/22 17:26:10  43041s] Summary Report:
[01/22 17:26:10  43041s] Instances move: 21 (out of 21 movable)
[01/22 17:26:10  43041s] Instances flipped: 0
[01/22 17:26:10  43041s] Mean displacement: 1.08 um
[01/22 17:26:10  43041s] Max displacement: 4.31 um (Instance: g201__5122) (8.6635, 9.611) -> (5, 10.26)
[01/22 17:26:10  43041s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: AOI2BB1X1
[01/22 17:26:10  43041s] Total instances moved : 21
[01/22 17:26:10  43041s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.009, MEM:1544.9M, EPOCH TIME: 1737546970.848957
[01/22 17:26:10  43041s] Total net bbox length = 2.014e+02 (9.556e+01 1.058e+02) (ext = 7.841e+01)
[01/22 17:26:10  43041s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1544.9MB
[01/22 17:26:10  43041s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1544.9MB) @(11:57:21 - 11:57:21).
[01/22 17:26:10  43041s] *** Finished refinePlace (11:57:21 mem=1544.9M) ***
[01/22 17:26:10  43041s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.11879.1
[01/22 17:26:10  43041s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.011, MEM:1544.9M, EPOCH TIME: 1737546970.849216
[01/22 17:26:10  43041s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1544.9M, EPOCH TIME: 1737546970.849264
[01/22 17:26:10  43041s] All LLGs are deleted
[01/22 17:26:10  43041s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1544.9M, EPOCH TIME: 1737546970.849706
[01/22 17:26:10  43041s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1544.9M, EPOCH TIME: 1737546970.849892
[01/22 17:26:10  43041s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:1539.9M, EPOCH TIME: 1737546970.851038
[01/22 17:26:10  43041s] *** End of Placement (cpu=0:00:01.2, real=0:00:02.0, mem=1539.9M) ***
[01/22 17:26:10  43041s] z: 2, totalTracks: 1
[01/22 17:26:10  43041s] z: 4, totalTracks: 1
[01/22 17:26:10  43041s] z: 6, totalTracks: 1
[01/22 17:26:10  43041s] z: 8, totalTracks: 1
[01/22 17:26:10  43041s] #spOpts: mergeVia=F 
[01/22 17:26:10  43041s] All LLGs are deleted
[01/22 17:26:10  43041s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1539.9M, EPOCH TIME: 1737546970.853001
[01/22 17:26:10  43041s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1539.9M, EPOCH TIME: 1737546970.853184
[01/22 17:26:10  43041s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1539.9M, EPOCH TIME: 1737546970.853238
[01/22 17:26:10  43041s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1539.9M, EPOCH TIME: 1737546970.854043
[01/22 17:26:10  43041s] Core basic site is CoreSite
[01/22 17:26:10  43041s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1539.9M, EPOCH TIME: 1737546970.866844
[01/22 17:26:10  43041s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.003, MEM:1539.9M, EPOCH TIME: 1737546970.869629
[01/22 17:26:10  43041s] Fast DP-INIT is on for default
[01/22 17:26:10  43041s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/22 17:26:10  43041s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:1539.9M, EPOCH TIME: 1737546970.870546
[01/22 17:26:10  43041s] 
[01/22 17:26:10  43041s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/22 17:26:10  43041s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.017, MEM:1539.9M, EPOCH TIME: 1737546970.870673
[01/22 17:26:10  43041s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1539.9M, EPOCH TIME: 1737546970.870747
[01/22 17:26:10  43041s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:1539.9M, EPOCH TIME: 1737546970.870814
[01/22 17:26:10  43041s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
[01/22 17:26:10  43041s] Density distribution unevenness ratio = 0.000%
[01/22 17:26:10  43041s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1539.9M, EPOCH TIME: 1737546970.870898
[01/22 17:26:10  43041s] All LLGs are deleted
[01/22 17:26:10  43041s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1539.9M, EPOCH TIME: 1737546970.871243
[01/22 17:26:10  43041s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1539.9M, EPOCH TIME: 1737546970.871419
[01/22 17:26:10  43041s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1539.9M, EPOCH TIME: 1737546970.872079
[01/22 17:26:10  43041s] *** Free Virtual Timing Model ...(mem=1539.9M)
[01/22 17:26:10  43041s] **INFO: Enable pre-place timing setting for timing analysis
[01/22 17:26:10  43041s] Set Using Default Delay Limit as 101.
[01/22 17:26:10  43041s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[01/22 17:26:10  43041s] Set Default Net Delay as 0 ps.
[01/22 17:26:10  43041s] Set Default Net Load as 0 pF. 
[01/22 17:26:10  43041s] **INFO: Analyzing IO path groups for slack adjustment
[01/22 17:26:10  43041s] Effort level <high> specified for reg2reg_tmp.11879 path_group
[01/22 17:26:10  43041s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/22 17:26:10  43041s] #################################################################################
[01/22 17:26:10  43041s] # Design Stage: PreRoute
[01/22 17:26:10  43041s] # Design Name: counter
[01/22 17:26:10  43041s] # Design Mode: 90nm
[01/22 17:26:10  43041s] # Analysis Mode: MMMC Non-OCV 
[01/22 17:26:10  43041s] # Parasitics Mode: No SPEF/RCDB 
[01/22 17:26:10  43041s] # Signoff Settings: SI Off 
[01/22 17:26:10  43041s] #################################################################################
[01/22 17:26:10  43041s] Calculate delays in BcWc mode...
[01/22 17:26:10  43041s] Topological Sorting (REAL = 0:00:00.0, MEM = 1528.4M, InitMEM = 1528.4M)
[01/22 17:26:10  43041s] Start delay calculation (fullDC) (1 T). (MEM=1528.42)
[01/22 17:26:10  43041s] End AAE Lib Interpolated Model. (MEM=1539.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:26:10  43041s] Total number of fetched objects 24
[01/22 17:26:10  43041s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:26:10  43041s] End delay calculation. (MEM=1555.62 CPU=0:00:00.0 REAL=0:00:00.0)
[01/22 17:26:10  43041s] End delay calculation (fullDC). (MEM=1555.62 CPU=0:00:00.0 REAL=0:00:00.0)
[01/22 17:26:10  43041s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1555.6M) ***
[01/22 17:26:10  43041s] **INFO: Disable pre-place timing setting for timing analysis
[01/22 17:26:10  43041s] Set Using Default Delay Limit as 1000.
[01/22 17:26:10  43041s] Set Default Net Delay as 1000 ps.
[01/22 17:26:10  43041s] Set Default Net Load as 0.5 pF. 
[01/22 17:26:10  43041s] Info: Disable timing driven in postCTS congRepair.
[01/22 17:26:10  43041s] 
[01/22 17:26:10  43041s] Starting congRepair ...
[01/22 17:26:10  43041s] User Input Parameters:
[01/22 17:26:10  43041s] - Congestion Driven    : On
[01/22 17:26:10  43041s] - Timing Driven        : Off
[01/22 17:26:10  43041s] - Area-Violation Based : On
[01/22 17:26:10  43041s] - Start Rollback Level : -5
[01/22 17:26:10  43041s] - Legalized            : On
[01/22 17:26:10  43041s] - Window Based         : Off
[01/22 17:26:10  43041s] - eDen incr mode       : Off
[01/22 17:26:10  43041s] - Small incr mode      : Off
[01/22 17:26:10  43041s] 
[01/22 17:26:10  43041s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1546.1M, EPOCH TIME: 1737546970.937521
[01/22 17:26:10  43041s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.005, MEM:1546.1M, EPOCH TIME: 1737546970.942057
[01/22 17:26:10  43041s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1546.1M, EPOCH TIME: 1737546970.942115
[01/22 17:26:10  43041s] Starting Early Global Route congestion estimation: mem = 1546.1M
[01/22 17:26:10  43041s] ==================== Layers =====================
[01/22 17:26:10  43041s] (I)      +-----+----+---------+---------+--------+-------+
[01/22 17:26:10  43041s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/22 17:26:10  43041s] (I)      +-----+----+---------+---------+--------+-------+
[01/22 17:26:10  43041s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/22 17:26:10  43041s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/22 17:26:10  43041s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/22 17:26:10  43041s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/22 17:26:10  43041s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/22 17:26:10  43041s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/22 17:26:10  43041s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/22 17:26:10  43041s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/22 17:26:10  43041s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/22 17:26:10  43041s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/22 17:26:10  43041s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/22 17:26:10  43041s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/22 17:26:10  43041s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/22 17:26:10  43041s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/22 17:26:10  43041s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/22 17:26:10  43041s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/22 17:26:10  43041s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/22 17:26:10  43041s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/22 17:26:10  43041s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/22 17:26:10  43041s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/22 17:26:10  43041s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/22 17:26:10  43041s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/22 17:26:10  43041s] (I)      +-----+----+---------+---------+--------+-------+
[01/22 17:26:10  43041s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/22 17:26:10  43041s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/22 17:26:10  43041s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/22 17:26:10  43041s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/22 17:26:10  43041s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/22 17:26:10  43041s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/22 17:26:10  43041s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/22 17:26:10  43041s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/22 17:26:10  43041s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/22 17:26:10  43041s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/22 17:26:10  43041s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/22 17:26:10  43041s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/22 17:26:10  43041s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/22 17:26:10  43041s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/22 17:26:10  43041s] (I)      +-----+----+---------+---------+--------+-------+
[01/22 17:26:10  43041s] (I)      Started Import and model ( Curr Mem: 1546.10 MB )
[01/22 17:26:10  43041s] (I)      Default power domain name = counter
[01/22 17:26:10  43041s] .== Non-default Options ==
[01/22 17:26:10  43041s] (I)      Maximum routing layer                              : 11
[01/22 17:26:10  43041s] (I)      Number of threads                                  : 1
[01/22 17:26:10  43041s] (I)      Use non-blocking free Dbs wires                    : false
[01/22 17:26:10  43041s] (I)      Method to set GCell size                           : row
[01/22 17:26:10  43041s] (I)      Counted 223 PG shapes. We will not process PG shapes layer by layer.
[01/22 17:26:10  43041s] (I)      Use row-based GCell size
[01/22 17:26:10  43041s] (I)      Use row-based GCell align
[01/22 17:26:10  43041s] (I)      layer 0 area = 80000
[01/22 17:26:10  43041s] (I)      layer 1 area = 80000
[01/22 17:26:10  43041s] (I)      layer 2 area = 80000
[01/22 17:26:10  43041s] (I)      layer 3 area = 80000
[01/22 17:26:10  43041s] (I)      layer 4 area = 80000
[01/22 17:26:10  43041s] (I)      layer 5 area = 80000
[01/22 17:26:10  43041s] (I)      layer 6 area = 80000
[01/22 17:26:10  43041s] (I)      layer 7 area = 80000
[01/22 17:26:10  43041s] (I)      layer 8 area = 80000
[01/22 17:26:10  43041s] (I)      layer 9 area = 400000
[01/22 17:26:10  43041s] (I)      layer 10 area = 400000
[01/22 17:26:10  43041s] (I)      GCell unit size   : 3420
[01/22 17:26:10  43041s] (I)      GCell multiplier  : 1
[01/22 17:26:10  43041s] (I)      GCell row height  : 3420
[01/22 17:26:10  43041s] (I)      Actual row height : 3420
[01/22 17:26:10  43041s] (I)      GCell align ref   : 10000 10260
[01/22 17:26:10  43041s] [NR-eGR] Track table information for default rule: 
[01/22 17:26:10  43041s] [NR-eGR] Metal1 has no routable track
[01/22 17:26:10  43041s] [NR-eGR] Metal2 has single uniform track structure
[01/22 17:26:10  43041s] [NR-eGR] Metal3 has single uniform track structure
[01/22 17:26:10  43041s] [NR-eGR] Metal4 has single uniform track structure
[01/22 17:26:10  43041s] [NR-eGR] Metal5 has single uniform track structure
[01/22 17:26:10  43041s] [NR-eGR] Metal6 has single uniform track structure
[01/22 17:26:10  43041s] [NR-eGR] Metal7 has single uniform track structure
[01/22 17:26:10  43041s] [NR-eGR] Metal8 has single uniform track structure
[01/22 17:26:10  43041s] [NR-eGR] Metal9 has single uniform track structure
[01/22 17:26:10  43041s] [NR-eGR] Metal10 has single uniform track structure
[01/22 17:26:10  43041s] [NR-eGR] Metal11 has single uniform track structure
[01/22 17:26:10  43041s] (I)      ==================== Default via =====================
[01/22 17:26:10  43041s] (I)      +----+------------------+----------------------------+
[01/22 17:26:10  43041s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/22 17:26:10  43041s] (I)      +----+------------------+----------------------------+
[01/22 17:26:10  43041s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/22 17:26:10  43041s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/22 17:26:10  43041s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/22 17:26:10  43041s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/22 17:26:10  43041s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/22 17:26:10  43041s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/22 17:26:10  43041s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/22 17:26:10  43041s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/22 17:26:10  43041s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/22 17:26:10  43041s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/22 17:26:10  43041s] (I)      +----+------------------+----------------------------+
[01/22 17:26:10  43041s] [NR-eGR] Read 384 PG shapes
[01/22 17:26:10  43041s] [NR-eGR] Read 0 clock shapes
[01/22 17:26:10  43041s] [NR-eGR] Read 0 other shapes
[01/22 17:26:10  43041s] [NR-eGR] #Routing Blockages  : 0
[01/22 17:26:10  43041s] [NR-eGR] #Instance Blockages : 0
[01/22 17:26:10  43041s] [NR-eGR] #PG Blockages       : 384
[01/22 17:26:10  43041s] [NR-eGR] #Halo Blockages     : 0
[01/22 17:26:10  43041s] [NR-eGR] #Boundary Blockages : 0
[01/22 17:26:10  43041s] [NR-eGR] #Clock Blockages    : 0
[01/22 17:26:10  43041s] [NR-eGR] #Other Blockages    : 0
[01/22 17:26:10  43041s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/22 17:26:10  43041s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/22 17:26:10  43041s] [NR-eGR] Read 24 nets ( ignored 0 )
[01/22 17:26:10  43041s] (I)      early_global_route_priority property id does not exist.
[01/22 17:26:10  43041s] (I)      Read Num Blocks=384  Num Prerouted Wires=0  Num CS=0
[01/22 17:26:10  43041s] (I)      Layer 1 (V) : #blockages 40 : #preroutes 0
[01/22 17:26:10  43041s] (I)      Layer 2 (H) : #blockages 40 : #preroutes 0
[01/22 17:26:10  43041s] (I)      Layer 3 (V) : #blockages 40 : #preroutes 0
[01/22 17:26:10  43041s] (I)      Layer 4 (H) : #blockages 40 : #preroutes 0
[01/22 17:26:10  43041s] (I)      Layer 5 (V) : #blockages 40 : #preroutes 0
[01/22 17:26:10  43041s] (I)      Layer 6 (H) : #blockages 40 : #preroutes 0
[01/22 17:26:10  43041s] (I)      Layer 7 (V) : #blockages 40 : #preroutes 0
[01/22 17:26:10  43041s] (I)      Layer 8 (H) : #blockages 40 : #preroutes 0
[01/22 17:26:10  43041s] (I)      Layer 9 (V) : #blockages 44 : #preroutes 0
[01/22 17:26:10  43041s] (I)      Layer 10 (H) : #blockages 20 : #preroutes 0
[01/22 17:26:10  43041s] (I)      Number of ignored nets                =      0
[01/22 17:26:10  43041s] (I)      Number of connected nets              =      0
[01/22 17:26:10  43041s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/22 17:26:10  43041s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/22 17:26:10  43041s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/22 17:26:10  43041s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/22 17:26:10  43041s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/22 17:26:10  43041s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/22 17:26:10  43041s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/22 17:26:10  43041s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/22 17:26:10  43041s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/22 17:26:10  43041s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/22 17:26:10  43041s] (I)      Ndr track 0 does not exist
[01/22 17:26:10  43041s] (I)      ---------------------Grid Graph Info--------------------
[01/22 17:26:10  43041s] (I)      Routing area        : (0, 0) - (51600, 34200)
[01/22 17:26:10  43041s] (I)      Core area           : (10000, 10260) - (41600, 23940)
[01/22 17:26:10  43041s] (I)      Site width          :   400  (dbu)
[01/22 17:26:10  43041s] (I)      Row height          :  3420  (dbu)
[01/22 17:26:10  43041s] (I)      GCell row height    :  3420  (dbu)
[01/22 17:26:10  43041s] (I)      GCell width         :  3420  (dbu)
[01/22 17:26:10  43041s] (I)      GCell height        :  3420  (dbu)
[01/22 17:26:10  43041s] (I)      Grid                :    15    10    11
[01/22 17:26:10  43041s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/22 17:26:10  43041s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/22 17:26:10  43041s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/22 17:26:10  43041s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/22 17:26:10  43041s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/22 17:26:10  43041s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/22 17:26:10  43041s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/22 17:26:10  43041s] (I)      First track coord   :     0   200   190   200   190   200   190   200   190  1200   950
[01/22 17:26:10  43041s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/22 17:26:10  43041s] (I)      Total num of tracks :     0   129    90   129    90   129    90   129    90    51    35
[01/22 17:26:10  43041s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/22 17:26:10  43041s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/22 17:26:10  43041s] (I)      --------------------------------------------------------
[01/22 17:26:10  43041s] 
[01/22 17:26:10  43041s] [NR-eGR] ============ Routing rule table ============
[01/22 17:26:10  43041s] [NR-eGR] Rule id: 0  Nets: 24
[01/22 17:26:10  43041s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/22 17:26:10  43041s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/22 17:26:10  43041s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/22 17:26:10  43041s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/22 17:26:10  43041s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/22 17:26:10  43041s] [NR-eGR] ========================================
[01/22 17:26:10  43041s] [NR-eGR] 
[01/22 17:26:10  43041s] (I)      =============== Blocked Tracks ===============
[01/22 17:26:10  43041s] (I)      +-------+---------+----------+---------------+
[01/22 17:26:10  43041s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/22 17:26:10  43041s] (I)      +-------+---------+----------+---------------+
[01/22 17:26:10  43041s] (I)      |     1 |       0 |        0 |         0.00% |
[01/22 17:26:10  43041s] (I)      |     2 |    1290 |      428 |        33.18% |
[01/22 17:26:10  43041s] (I)      |     3 |    1350 |       76 |         5.63% |
[01/22 17:26:10  43041s] (I)      |     4 |    1290 |      428 |        33.18% |
[01/22 17:26:10  43041s] (I)      |     5 |    1350 |       76 |         5.63% |
[01/22 17:26:10  43041s] (I)      |     6 |    1290 |      428 |        33.18% |
[01/22 17:26:10  43041s] (I)      |     7 |    1350 |       76 |         5.63% |
[01/22 17:26:10  43041s] (I)      |     8 |    1290 |      428 |        33.18% |
[01/22 17:26:10  43041s] (I)      |     9 |    1350 |      152 |        11.26% |
[01/22 17:26:10  43041s] (I)      |    10 |     510 |      366 |        71.76% |
[01/22 17:26:10  43041s] (I)      |    11 |     525 |      284 |        54.10% |
[01/22 17:26:10  43041s] (I)      +-------+---------+----------+---------------+
[01/22 17:26:10  43041s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1546.10 MB )
[01/22 17:26:10  43041s] (I)      Reset routing kernel
[01/22 17:26:10  43041s] (I)      Started Global Routing ( Curr Mem: 1546.10 MB )
[01/22 17:26:10  43041s] (I)      totalPins=88  totalGlobalPin=79 (89.77%)
[01/22 17:26:10  43041s] (I)      total 2D Cap : 10121 = (5309 H, 4812 V)
[01/22 17:26:10  43041s] [NR-eGR] Layer group 1: route 24 net(s) in layer range [2, 11]
[01/22 17:26:10  43041s] (I)      
[01/22 17:26:10  43041s] (I)      ============  Phase 1a Route ============
[01/22 17:26:10  43041s] (I)      Usage: 119 = (54 H, 65 V) = (1.02% H, 1.35% V) = (9.234e+01um H, 1.112e+02um V)
[01/22 17:26:10  43041s] (I)      
[01/22 17:26:10  43041s] (I)      ============  Phase 1b Route ============
[01/22 17:26:10  43041s] (I)      Usage: 119 = (54 H, 65 V) = (1.02% H, 1.35% V) = (9.234e+01um H, 1.112e+02um V)
[01/22 17:26:10  43041s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.034900e+02um
[01/22 17:26:10  43041s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/22 17:26:10  43041s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/22 17:26:10  43041s] (I)      
[01/22 17:26:10  43041s] (I)      ============  Phase 1c Route ============
[01/22 17:26:10  43041s] (I)      Usage: 119 = (54 H, 65 V) = (1.02% H, 1.35% V) = (9.234e+01um H, 1.112e+02um V)
[01/22 17:26:10  43041s] (I)      
[01/22 17:26:10  43041s] (I)      ============  Phase 1d Route ============
[01/22 17:26:10  43041s] (I)      Usage: 119 = (54 H, 65 V) = (1.02% H, 1.35% V) = (9.234e+01um H, 1.112e+02um V)
[01/22 17:26:10  43041s] (I)      
[01/22 17:26:10  43041s] (I)      ============  Phase 1e Route ============
[01/22 17:26:10  43041s] (I)      Usage: 119 = (54 H, 65 V) = (1.02% H, 1.35% V) = (9.234e+01um H, 1.112e+02um V)
[01/22 17:26:10  43041s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.034900e+02um
[01/22 17:26:10  43041s] (I)      
[01/22 17:26:10  43041s] (I)      ============  Phase 1l Route ============
[01/22 17:26:10  43041s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/22 17:26:10  43041s] (I)      Layer  2:       1045        84         0           0        1154    ( 0.00%) 
[01/22 17:26:10  43041s] (I)      Layer  3:       1193        56         0           0        1260    ( 0.00%) 
[01/22 17:26:10  43041s] (I)      Layer  4:       1045        10         0           0        1154    ( 0.00%) 
[01/22 17:26:10  43041s] (I)      Layer  5:       1193         0         0           0        1260    ( 0.00%) 
[01/22 17:26:10  43041s] (I)      Layer  6:       1045         0         0           0        1154    ( 0.00%) 
[01/22 17:26:10  43041s] (I)      Layer  7:       1193         0         0           0        1260    ( 0.00%) 
[01/22 17:26:10  43041s] (I)      Layer  8:       1045         0         0           0        1154    ( 0.00%) 
[01/22 17:26:10  43041s] (I)      Layer  9:       1147         0         0           0        1260    ( 0.00%) 
[01/22 17:26:10  43041s] (I)      Layer 10:        118         0         0         246         215    (53.33%) 
[01/22 17:26:10  43041s] (I)      Layer 11:        219         0         0         274         230    (54.29%) 
[01/22 17:26:10  43041s] (I)      Total:          9243       150         0         519       10101    ( 4.89%) 
[01/22 17:26:10  43041s] (I)      
[01/22 17:26:10  43041s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/22 17:26:10  43041s] [NR-eGR]                        OverCon            
[01/22 17:26:10  43041s] [NR-eGR]                         #Gcell     %Gcell
[01/22 17:26:10  43041s] [NR-eGR]        Layer             (1-0)    OverCon
[01/22 17:26:10  43041s] [NR-eGR] ----------------------------------------------
[01/22 17:26:10  43041s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/22 17:26:10  43041s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/22 17:26:10  43041s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/22 17:26:10  43041s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/22 17:26:10  43041s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/22 17:26:10  43041s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/22 17:26:10  43041s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/22 17:26:10  43041s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/22 17:26:10  43041s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/22 17:26:10  43041s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/22 17:26:10  43041s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/22 17:26:10  43041s] [NR-eGR] ----------------------------------------------
[01/22 17:26:10  43041s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/22 17:26:10  43041s] [NR-eGR] 
[01/22 17:26:10  43041s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1554.11 MB )
[01/22 17:26:10  43041s] (I)      total 2D Cap : 10167 = (5331 H, 4836 V)
[01/22 17:26:10  43041s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/22 17:26:10  43041s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1554.1M
[01/22 17:26:10  43041s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.020, REAL:0.016, MEM:1554.1M, EPOCH TIME: 1737546970.957711
[01/22 17:26:10  43041s] OPERPROF: Starting HotSpotCal at level 1, MEM:1554.1M, EPOCH TIME: 1737546970.957757
[01/22 17:26:10  43041s] [hotspot] +------------+---------------+---------------+
[01/22 17:26:10  43041s] [hotspot] |            |   max hotspot | total hotspot |
[01/22 17:26:10  43041s] [hotspot] +------------+---------------+---------------+
[01/22 17:26:10  43041s] [hotspot] | normalized |          0.00 |          0.00 |
[01/22 17:26:10  43041s] [hotspot] +------------+---------------+---------------+
[01/22 17:26:10  43041s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/22 17:26:10  43041s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/22 17:26:10  43041s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1554.1M, EPOCH TIME: 1737546970.957945
[01/22 17:26:10  43041s] Skipped repairing congestion.
[01/22 17:26:10  43041s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1554.1M, EPOCH TIME: 1737546970.958014
[01/22 17:26:10  43041s] Starting Early Global Route wiring: mem = 1554.1M
[01/22 17:26:10  43041s] (I)      ============= Track Assignment ============
[01/22 17:26:10  43041s] (I)      Started Track Assignment (1T) ( Curr Mem: 1554.11 MB )
[01/22 17:26:10  43041s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/22 17:26:10  43041s] (I)      Run Multi-thread track assignment
[01/22 17:26:10  43041s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1554.11 MB )
[01/22 17:26:10  43041s] (I)      Started Export ( Curr Mem: 1554.11 MB )
[01/22 17:26:10  43041s] [NR-eGR]                  Length (um)  Vias 
[01/22 17:26:10  43041s] [NR-eGR] -----------------------------------
[01/22 17:26:10  43041s] [NR-eGR]  Metal1   (1H)             0    88 
[01/22 17:26:10  43041s] [NR-eGR]  Metal2   (2V)           105   113 
[01/22 17:26:10  43041s] [NR-eGR]  Metal3   (3H)           114     6 
[01/22 17:26:10  43041s] [NR-eGR]  Metal4   (4V)            18     0 
[01/22 17:26:10  43041s] [NR-eGR]  Metal5   (5H)             0     0 
[01/22 17:26:10  43041s] [NR-eGR]  Metal6   (6V)             0     0 
[01/22 17:26:10  43041s] [NR-eGR]  Metal7   (7H)             0     0 
[01/22 17:26:10  43041s] [NR-eGR]  Metal8   (8V)             0     0 
[01/22 17:26:10  43041s] [NR-eGR]  Metal9   (9H)             0     0 
[01/22 17:26:10  43041s] [NR-eGR]  Metal10  (10V)            0     0 
[01/22 17:26:10  43041s] [NR-eGR]  Metal11  (11H)            0     0 
[01/22 17:26:10  43041s] [NR-eGR] -----------------------------------
[01/22 17:26:10  43041s] [NR-eGR]           Total          237   207 
[01/22 17:26:10  43041s] [NR-eGR] --------------------------------------------------------------------------
[01/22 17:26:10  43041s] [NR-eGR] Total half perimeter of net bounding box: 201um
[01/22 17:26:10  43041s] [NR-eGR] Total length: 237um, number of vias: 207
[01/22 17:26:10  43041s] [NR-eGR] --------------------------------------------------------------------------
[01/22 17:26:10  43041s] [NR-eGR] Total eGR-routed clock nets wire length: 37um, number of vias: 20
[01/22 17:26:10  43041s] [NR-eGR] --------------------------------------------------------------------------
[01/22 17:26:10  43041s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1554.11 MB )
[01/22 17:26:10  43041s] Early Global Route wiring runtime: 0.01 seconds, mem = 1488.1M
[01/22 17:26:10  43041s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.000, REAL:0.005, MEM:1488.1M, EPOCH TIME: 1737546970.963351
[01/22 17:26:10  43041s] Tdgp not successfully inited but do clear! skip clearing
[01/22 17:26:10  43041s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[01/22 17:26:10  43041s] *** Finishing placeDesign default flow ***
[01/22 17:26:10  43041s] **placeDesign ... cpu = 0: 0: 2, real = 0: 0: 3, mem = 1488.1M **
[01/22 17:26:10  43041s] Tdgp not successfully inited but do clear! skip clearing
[01/22 17:26:11  43041s] 
[01/22 17:26:11  43041s] *** Summary of all messages that are not suppressed in this session:
[01/22 17:26:11  43041s] Severity  ID               Count  Summary                                  
[01/22 17:26:11  43041s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[01/22 17:26:11  43041s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[01/22 17:26:11  43041s] *** Message Summary: 3 warning(s), 0 error(s)
[01/22 17:26:11  43041s] 
[01/22 17:26:31  43046s] <CMD> zoomIn
[01/22 17:26:44  43050s] <CMD> setLayerPreference node_layer -isSelectable 0
[01/22 17:26:55  43053s] <CMD> setLayerPreference node_layer -isSelectable 1
[01/22 17:27:14  43057s] <CMD> setLayerPreference node_layer -isVisible 0
[01/22 17:27:46  43067s] <CMD> zoomOut
[01/22 17:27:48  43067s] <CMD> zoomBox -3.20800 0.84900 28.69750 16.23600
[01/22 17:27:48  43068s] <CMD> zoomBox -1.20550 1.91950 25.91450 14.99850
[01/22 17:27:49  43068s] <CMD> zoomBox 0.51150 2.83450 23.56350 13.95150
[01/22 17:27:55  43069s] <CMD> setLayerPreference node_layer -isVisible 1
[01/22 17:28:00  43071s] <CMD> zoomOut
[01/22 17:28:02  43071s] <CMD> zoomBox -17.40050 -5.20750 41.38200 23.14100
[01/22 17:28:03  43071s] <CMD> zoomBox -13.03150 -2.59350 36.93350 21.50250
[01/22 17:28:38  43079s] <CMD> checkPlace
[01/22 17:28:38  43079s] OPERPROF: Starting checkPlace at level 1, MEM:1498.3M, EPOCH TIME: 1737547118.586009
[01/22 17:28:38  43079s] z: 2, totalTracks: 1
[01/22 17:28:38  43079s] z: 4, totalTracks: 1
[01/22 17:28:38  43079s] z: 6, totalTracks: 1
[01/22 17:28:38  43079s] z: 8, totalTracks: 1
[01/22 17:28:38  43079s] All LLGs are deleted
[01/22 17:28:38  43079s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1498.3M, EPOCH TIME: 1737547118.588980
[01/22 17:28:38  43079s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1498.3M, EPOCH TIME: 1737547118.589165
[01/22 17:28:38  43079s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1498.3M, EPOCH TIME: 1737547118.589219
[01/22 17:28:38  43079s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1498.3M, EPOCH TIME: 1737547118.590071
[01/22 17:28:38  43079s] Core basic site is CoreSite
[01/22 17:28:38  43079s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1498.3M, EPOCH TIME: 1737547118.603602
[01/22 17:28:38  43079s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.003, MEM:1522.3M, EPOCH TIME: 1737547118.606547
[01/22 17:28:38  43079s] SiteArray: non-trimmed site array dimensions = 4 x 79
[01/22 17:28:38  43079s] SiteArray: use 4,096 bytes
[01/22 17:28:38  43079s] SiteArray: current memory after site array memory allocation 1522.3M
[01/22 17:28:38  43079s] SiteArray: FP blocked sites are writable
[01/22 17:28:38  43079s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/22 17:28:38  43079s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1522.3M, EPOCH TIME: 1737547118.607161
[01/22 17:28:38  43079s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1522.3M, EPOCH TIME: 1737547118.607305
[01/22 17:28:38  43079s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.018, MEM:1522.3M, EPOCH TIME: 1737547118.607814
[01/22 17:28:38  43079s] 
[01/22 17:28:38  43079s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/22 17:28:38  43079s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.019, MEM:1522.3M, EPOCH TIME: 1737547118.607933
[01/22 17:28:38  43079s] Begin checking placement ... (start mem=1498.3M, init mem=1522.3M)
[01/22 17:28:38  43079s] 
[01/22 17:28:38  43079s] Running CheckPlace using 1 thread in normal mode...
[01/22 17:28:38  43079s] 
[01/22 17:28:38  43079s] ...checkPlace normal is done!
[01/22 17:28:38  43079s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1522.3M, EPOCH TIME: 1737547118.608655
[01/22 17:28:38  43079s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1522.3M, EPOCH TIME: 1737547118.608721
[01/22 17:28:38  43079s] *info: Placed = 21            
[01/22 17:28:38  43079s] *info: Unplaced = 0           
[01/22 17:28:38  43079s] Placement Density:67.09%(73/108)
[01/22 17:28:38  43079s] Placement Density (including fixed std cells):67.09%(73/108)
[01/22 17:28:38  43079s] All LLGs are deleted
[01/22 17:28:38  43079s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1522.3M, EPOCH TIME: 1737547118.609364
[01/22 17:28:38  43079s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1522.3M, EPOCH TIME: 1737547118.609598
[01/22 17:28:38  43079s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1522.3M)
[01/22 17:28:38  43079s] OPERPROF: Finished checkPlace at level 1, CPU:0.030, REAL:0.024, MEM:1522.3M, EPOCH TIME: 1737547118.610294
[01/22 17:29:04  43085s] <CMD> timeDesign
[01/22 17:29:04  43085s] **ERROR: (IMPOPT-624):	No option provided for timeDesign. Use either -reportOnly or -prePlace | -preCTS | -postCTS | -postRoute| -signoff
[01/22 17:29:04  43085s] 
[01/22 17:29:04  43085s] Usage: timeDesign [-help] [-drvReports] [-expandReg2Reg] [-expandedViews] [-hold]
[01/22 17:29:04  43085s]                   [-idealClock] [-numPaths <integer>] [-outDir <string>] [-pathreports]
[01/22 17:29:04  43085s]                   [-prefix <string>] [-proto] [-reportOnly] [-slackReports]
[01/22 17:29:04  43085s]                   [-timingDebugReport] [-useTransitionFiles] [ -prePlace | -preCTS | -postCTS | -postRoute ]
[01/22 17:29:04  43085s] 
[01/22 17:29:04  43085s] -help                       # Prints out the command usage
[01/22 17:29:04  43085s] -drvReports                 # Generate DRV Report option  (bool, optional)
[01/22 17:29:04  43085s] -expandReg2Reg              # Expand reg2reg PathGroup option  (bool, optional)
[01/22 17:29:04  43085s] -expandedViews              # Expand View option  (bool, optional)
[01/22 17:29:04  43085s] -hold                       # Hold Timing Report option  (bool, optional)
[01/22 17:29:04  43085s] -idealClock                 # Ideal Clock option  (bool, optional)
[01/22 17:29:04  43085s] -numPaths <integer>         # Number of Path option  (int, optional)
[01/22 17:29:04  43085s] -outDir <string>            # Output Directory option  (string, optional)
[01/22 17:29:04  43085s] -pathreports                # Generate Path Report option  (bool, optional)
[01/22 17:29:04  43085s] -postCTS                    # postCTS option  (bool, optional)
[01/22 17:29:04  43085s] -postRoute                  # postRoute option  (bool, optional)
[01/22 17:29:04  43085s] -preCTS                     # preCTS option  (bool, optional)
[01/22 17:29:04  43085s] -prePlace                   # prePlace option (bool, optional)
[01/22 17:29:04  43085s] -prefix <string>            # File Name Prefix option  (string, optional)
[01/22 17:29:04  43085s] -proto                      # to support flexmodel  (bool, optional)
[01/22 17:29:04  43085s] -reportOnly                 # reportOnly option  (bool, optional)
[01/22 17:29:04  43085s] -slackReports               # Generate Slack Report option  (bool, optional)
[01/22 17:29:04  43085s] -timingDebugReport          # Timing Debug Report option  (bool, optional)
[01/22 17:29:04  43085s] -useTransitionFiles         # Use Transistion Files option  (bool, optional)
[01/22 17:29:04  43085s] 
[01/22 17:29:04  43085s] 
[01/22 17:30:30  43103s] <CMD> report_timing
[01/22 17:30:30  43103s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/22 17:30:30  43103s] #################################################################################
[01/22 17:30:30  43103s] # Design Stage: PreRoute
[01/22 17:30:30  43103s] # Design Name: counter
[01/22 17:30:30  43103s] # Design Mode: 90nm
[01/22 17:30:30  43103s] # Analysis Mode: MMMC Non-OCV 
[01/22 17:30:30  43103s] # Parasitics Mode: No SPEF/RCDB 
[01/22 17:30:30  43103s] # Signoff Settings: SI Off 
[01/22 17:30:30  43103s] #################################################################################
[01/22 17:30:30  43103s] Extraction called for design 'counter' of instances=21 and nets=26 using extraction engine 'preRoute' .
[01/22 17:30:30  43103s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/22 17:30:30  43103s] Type 'man IMPEXT-3530' for more detail.
[01/22 17:30:30  43103s] PreRoute RC Extraction called for design counter.
[01/22 17:30:30  43103s] RC Extraction called in multi-corner(1) mode.
[01/22 17:30:30  43103s] RCMode: PreRoute
[01/22 17:30:30  43103s]       RC Corner Indexes            0   
[01/22 17:30:30  43103s] Capacitance Scaling Factor   : 1.00000 
[01/22 17:30:30  43103s] Resistance Scaling Factor    : 1.00000 
[01/22 17:30:30  43103s] Clock Cap. Scaling Factor    : 1.00000 
[01/22 17:30:30  43103s] Clock Res. Scaling Factor    : 1.00000 
[01/22 17:30:30  43103s] Shrink Factor                : 0.90000
[01/22 17:30:30  43103s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/22 17:30:30  43103s] Using capacitance table file ...
[01/22 17:30:30  43103s] LayerId::1 widthSet size::4
[01/22 17:30:30  43103s] LayerId::2 widthSet size::4
[01/22 17:30:30  43103s] LayerId::3 widthSet size::4
[01/22 17:30:30  43103s] LayerId::4 widthSet size::4
[01/22 17:30:30  43103s] LayerId::5 widthSet size::4
[01/22 17:30:30  43103s] LayerId::6 widthSet size::4
[01/22 17:30:30  43103s] LayerId::7 widthSet size::5
[01/22 17:30:30  43103s] LayerId::8 widthSet size::5
[01/22 17:30:30  43103s] LayerId::9 widthSet size::5
[01/22 17:30:30  43103s] LayerId::10 widthSet size::4
[01/22 17:30:30  43103s] LayerId::11 widthSet size::3
[01/22 17:30:30  43103s] Updating RC grid for preRoute extraction ...
[01/22 17:30:30  43103s] eee: pegSigSF::1.070000
[01/22 17:30:30  43103s] Initializing multi-corner capacitance tables ... 
[01/22 17:30:30  43103s] Initializing multi-corner resistance tables ...
[01/22 17:30:30  43103s] Creating RPSQ from WeeR and WRes ...
[01/22 17:30:30  43103s] eee: l::1 avDens::0.036062 usedTrk::6.491228 availTrk::180.000000 sigTrk::6.491228
[01/22 17:30:30  43103s] eee: l::2 avDens::0.035867 usedTrk::6.133333 availTrk::171.000000 sigTrk::6.133333
[01/22 17:30:30  43103s] eee: l::3 avDens::0.036972 usedTrk::6.654971 availTrk::180.000000 sigTrk::6.654971
[01/22 17:30:30  43103s] eee: l::4 avDens::0.006303 usedTrk::1.077778 availTrk::171.000000 sigTrk::1.077778
[01/22 17:30:30  43103s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/22 17:30:30  43103s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/22 17:30:30  43103s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/22 17:30:30  43103s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/22 17:30:30  43103s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/22 17:30:30  43103s] eee: l::10 avDens::0.103416 usedTrk::7.073684 availTrk::68.400000 sigTrk::7.073684
[01/22 17:30:30  43103s] eee: l::11 avDens::0.073587 usedTrk::5.298246 availTrk::72.000000 sigTrk::5.298246
[01/22 17:30:30  43103s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:30:30  43103s] {RT RC_Corner 0 11 11 {7 0} {10 0} 2}
[01/22 17:30:30  43103s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.077728 ; aWlH: 0.000000 ; Pmax: 0.807000 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 83 ; 
[01/22 17:30:30  43103s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1520.305M)
[01/22 17:30:30  43103s] Calculate delays in BcWc mode...
[01/22 17:30:30  43103s] Topological Sorting (REAL = 0:00:00.0, MEM = 1523.8M, InitMEM = 1523.8M)
[01/22 17:30:30  43103s] Start delay calculation (fullDC) (1 T). (MEM=1523.82)
[01/22 17:30:30  43103s] End AAE Lib Interpolated Model. (MEM=1535.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:30:34  43103s] Total number of fetched objects 24
[01/22 17:30:34  43103s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:30:34  43103s] End delay calculation. (MEM=1553.02 CPU=0:00:00.0 REAL=0:00:04.0)
[01/22 17:30:34  43103s] End delay calculation (fullDC). (MEM=1553.02 CPU=0:00:00.0 REAL=0:00:04.0)
[01/22 17:30:34  43103s] *** CDM Built up (cpu=0:00:00.1  real=0:00:04.0  mem= 1553.0M) ***
[01/22 17:32:56  43135s] <CMD> optDesign -preCTS
[01/22 17:32:56  43135s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1334.5M, totSessionCpu=11:58:56 **
[01/22 17:32:56  43135s] Executing: place_opt_design -opt
[01/22 17:32:56  43135s] **INFO: User settings:
[01/22 17:32:56  43135s] setExtractRCMode -engine                   preRoute
[01/22 17:32:56  43135s] setDelayCalMode -engine                    aae
[01/22 17:32:56  43135s] setDelayCalMode -ignoreNetLoad             false
[01/22 17:32:56  43135s] setPlaceMode -place_design_floorplan_mode  false
[01/22 17:32:56  43135s] setAnalysisMode -clkSrcPath                true
[01/22 17:32:56  43135s] setAnalysisMode -clockPropagation          sdcControl
[01/22 17:32:56  43135s] setAnalysisMode -virtualIPO                false
[01/22 17:32:56  43135s] 
[01/22 17:32:56  43135s] *** place_opt_design #1 [begin] : totSession cpu/real = 11:58:55.7/55:18:39.2 (0.2), mem = 1513.0M
[01/22 17:32:56  43135s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[01/22 17:32:56  43135s] *** Starting GigaPlace ***
[01/22 17:32:56  43135s] #optDebug: fT-E <X 2 3 1 0>
[01/22 17:32:56  43135s] OPERPROF: Starting DPlace-Init at level 1, MEM:1513.0M, EPOCH TIME: 1737547376.941382
[01/22 17:32:56  43135s] z: 2, totalTracks: 1
[01/22 17:32:56  43135s] z: 4, totalTracks: 1
[01/22 17:32:56  43135s] z: 6, totalTracks: 1
[01/22 17:32:56  43135s] z: 8, totalTracks: 1
[01/22 17:32:56  43135s] All LLGs are deleted
[01/22 17:32:56  43135s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1513.0M, EPOCH TIME: 1737547376.944908
[01/22 17:32:56  43135s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1513.0M, EPOCH TIME: 1737547376.945312
[01/22 17:32:56  43135s] # Building counter llgBox search-tree.
[01/22 17:32:56  43135s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1513.0M, EPOCH TIME: 1737547376.945451
[01/22 17:32:56  43135s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1513.0M, EPOCH TIME: 1737547376.946858
[01/22 17:32:56  43135s] Core basic site is CoreSite
[01/22 17:32:56  43135s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1513.0M, EPOCH TIME: 1737547376.965058
[01/22 17:32:56  43135s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.003, MEM:1545.0M, EPOCH TIME: 1737547376.968224
[01/22 17:32:56  43135s] SiteArray: non-trimmed site array dimensions = 4 x 79
[01/22 17:32:56  43135s] SiteArray: use 4,096 bytes
[01/22 17:32:56  43135s] SiteArray: current memory after site array memory allocation 1545.0M
[01/22 17:32:56  43135s] SiteArray: FP blocked sites are writable
[01/22 17:32:56  43135s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/22 17:32:56  43135s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1545.0M, EPOCH TIME: 1737547376.968921
[01/22 17:32:56  43135s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1545.0M, EPOCH TIME: 1737547376.969064
[01/22 17:32:56  43135s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.023, MEM:1545.0M, EPOCH TIME: 1737547376.969556
[01/22 17:32:56  43135s] 
[01/22 17:32:56  43135s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/22 17:32:56  43135s] OPERPROF:     Starting CMU at level 3, MEM:1545.0M, EPOCH TIME: 1737547376.969683
[01/22 17:32:56  43135s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1545.0M, EPOCH TIME: 1737547376.969983
[01/22 17:32:56  43135s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.025, MEM:1545.0M, EPOCH TIME: 1737547376.970043
[01/22 17:32:56  43135s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1545.0MB).
[01/22 17:32:56  43135s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.029, MEM:1545.0M, EPOCH TIME: 1737547376.970153
[01/22 17:32:56  43135s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1545.0M, EPOCH TIME: 1737547376.970196
[01/22 17:32:56  43135s] All LLGs are deleted
[01/22 17:32:56  43135s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1545.0M, EPOCH TIME: 1737547376.970597
[01/22 17:32:56  43135s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1545.0M, EPOCH TIME: 1737547376.970768
[01/22 17:32:56  43135s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1545.0M, EPOCH TIME: 1737547376.971443
[01/22 17:32:56  43135s] *** GlobalPlace #1 [begin] : totSession cpu/real = 11:58:55.8/55:18:39.2 (0.2), mem = 1545.0M
[01/22 17:32:56  43135s] VSMManager cleared!
[01/22 17:32:56  43135s] *** GlobalPlace #1 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 11:58:55.8/55:18:39.2 (0.2), mem = 1545.0M
[01/22 17:32:56  43135s] 
[01/22 17:32:56  43135s] =============================================================================================
[01/22 17:32:56  43135s]  Step TAT Report for GlobalPlace #1                                             21.10-p004_1
[01/22 17:32:56  43135s] =============================================================================================
[01/22 17:32:56  43135s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/22 17:32:56  43135s] ---------------------------------------------------------------------------------------------
[01/22 17:32:56  43135s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:32:56  43135s] ---------------------------------------------------------------------------------------------
[01/22 17:32:56  43135s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:32:56  43135s] ---------------------------------------------------------------------------------------------
[01/22 17:32:56  43135s] 
[01/22 17:32:56  43135s] Enable CTE adjustment.
[01/22 17:32:56  43135s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1337.5M, totSessionCpu=11:58:56 **
[01/22 17:32:56  43135s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[01/22 17:32:56  43135s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:32:56  43135s] [EEQ-INFO] #EEQ #Cell
[01/22 17:32:56  43135s] [EEQ-INFO] 1    567
[01/22 17:32:56  43135s] [EEQ-INFO] Opt(LEF/DEF) master EEQ cnt: 567(567)
[01/22 17:32:56  43135s] *** InitOpt #1 [begin] : totSession cpu/real = 11:58:55.8/55:18:39.2 (0.2), mem = 1545.0M
[01/22 17:32:56  43135s] GigaOpt running with 1 threads.
[01/22 17:32:56  43135s] Info: 1 threads available for lower-level modules during optimization.
[01/22 17:32:56  43135s] OPERPROF: Starting DPlace-Init at level 1, MEM:1545.0M, EPOCH TIME: 1737547376.982316
[01/22 17:32:56  43135s] z: 2, totalTracks: 1
[01/22 17:32:56  43135s] z: 4, totalTracks: 1
[01/22 17:32:56  43135s] z: 6, totalTracks: 1
[01/22 17:32:56  43135s] z: 8, totalTracks: 1
[01/22 17:32:56  43135s] #spOpts: minPadR=1.1 mergeVia=F 
[01/22 17:32:56  43135s] All LLGs are deleted
[01/22 17:32:56  43135s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1545.0M, EPOCH TIME: 1737547376.984128
[01/22 17:32:56  43135s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1545.0M, EPOCH TIME: 1737547376.984334
[01/22 17:32:56  43135s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1545.0M, EPOCH TIME: 1737547376.984393
[01/22 17:32:56  43135s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1545.0M, EPOCH TIME: 1737547376.985211
[01/22 17:32:56  43135s] Core basic site is CoreSite
[01/22 17:32:56  43135s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1545.0M, EPOCH TIME: 1737547376.999245
[01/22 17:32:57  43135s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.003, MEM:1545.0M, EPOCH TIME: 1737547377.002057
[01/22 17:32:57  43135s] Fast DP-INIT is on for default
[01/22 17:32:57  43135s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/22 17:32:57  43135s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.018, MEM:1545.0M, EPOCH TIME: 1737547377.003117
[01/22 17:32:57  43135s] 
[01/22 17:32:57  43135s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/22 17:32:57  43135s] OPERPROF:     Starting CMU at level 3, MEM:1545.0M, EPOCH TIME: 1737547377.003263
[01/22 17:32:57  43135s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1545.0M, EPOCH TIME: 1737547377.003474
[01/22 17:32:57  43135s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:1545.0M, EPOCH TIME: 1737547377.003533
[01/22 17:32:57  43135s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1545.0MB).
[01/22 17:32:57  43135s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.021, MEM:1545.0M, EPOCH TIME: 1737547377.003644
[01/22 17:32:57  43135s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1545.0M, EPOCH TIME: 1737547377.003755
[01/22 17:32:57  43135s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1545.0M, EPOCH TIME: 1737547377.004900
[01/22 17:32:57  43135s] 
[01/22 17:32:57  43135s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/22 17:32:57  43135s] Summary for sequential cells identification: 
[01/22 17:32:57  43135s]   Identified SBFF number: 104
[01/22 17:32:57  43135s]   Identified MBFF number: 0
[01/22 17:32:57  43135s]   Identified SB Latch number: 0
[01/22 17:32:57  43135s]   Identified MB Latch number: 0
[01/22 17:32:57  43135s]   Not identified SBFF number: 16
[01/22 17:32:57  43135s]   Not identified MBFF number: 0
[01/22 17:32:57  43135s]   Not identified SB Latch number: 0
[01/22 17:32:57  43135s]   Not identified MB Latch number: 0
[01/22 17:32:57  43135s]   Number of sequential cells which are not FFs: 32
[01/22 17:32:57  43135s]  Visiting view : setup
[01/22 17:32:57  43135s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[01/22 17:32:57  43135s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/22 17:32:57  43135s]  Visiting view : hold
[01/22 17:32:57  43135s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[01/22 17:32:57  43135s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[01/22 17:32:57  43135s] TLC MultiMap info (StdDelay):
[01/22 17:32:57  43135s]   : fast_delay + fast + 1 + no RcCorner := 5.3ps
[01/22 17:32:57  43135s]   : fast_delay + fast + 1 + RC_Corner := 11.9ps
[01/22 17:32:57  43135s]   : slow_delay + slow + 1 + no RcCorner := 20.1ps
[01/22 17:32:57  43135s]   : slow_delay + slow + 1 + RC_Corner := 36.8ps
[01/22 17:32:57  43135s]  Setting StdDelay to: 36.8ps
[01/22 17:32:57  43135s] 
[01/22 17:32:57  43135s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/22 17:32:57  43135s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:32:57  43135s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:32:57  43135s] 
[01/22 17:32:57  43135s] Creating Lib Analyzer ...
[01/22 17:32:57  43135s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:32:57  43135s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/22 17:32:57  43135s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/22 17:32:57  43135s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/22 17:32:57  43135s] 
[01/22 17:32:57  43135s] {RT RC_Corner 0 11 11 {7 0} {10 0} 2}
[01/22 17:32:57  43136s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=11:58:56 mem=1555.1M
[01/22 17:32:57  43136s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=11:58:56 mem=1555.1M
[01/22 17:32:57  43136s] Creating Lib Analyzer, finished. 
[01/22 17:32:57  43136s] AAE DB initialization (MEM=1536 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/22 17:32:57  43136s] #optDebug: fT-S <1 2 3 1 0>
[01/22 17:32:57  43136s] Setting timing_disable_library_data_to_data_checks to 'true'.
[01/22 17:32:57  43136s] Setting timing_disable_user_data_to_data_checks to 'true'.
[01/22 17:32:57  43136s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1313.3M, totSessionCpu=11:58:56 **
[01/22 17:32:57  43136s] *** optDesign -preCTS ***
[01/22 17:32:57  43136s] DRC Margin: user margin 0.0; extra margin 0.2
[01/22 17:32:57  43136s] Setup Target Slack: user slack 0; extra slack 0.0
[01/22 17:32:57  43136s] Hold Target Slack: user slack 0
[01/22 17:32:57  43136s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[01/22 17:32:57  43136s] Type 'man IMPOPT-3195' for more detail.
[01/22 17:32:57  43136s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1518.0M, EPOCH TIME: 1737547377.641297
[01/22 17:32:57  43136s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.015, MEM:1518.0M, EPOCH TIME: 1737547377.656749
[01/22 17:32:57  43136s] Multi-VT timing optimization disabled based on library information.
[01/22 17:32:57  43136s] 
[01/22 17:32:57  43136s] TimeStamp Deleting Cell Server Begin ...
[01/22 17:32:57  43136s] Deleting Lib Analyzer.
[01/22 17:32:57  43136s] 
[01/22 17:32:57  43136s] TimeStamp Deleting Cell Server End ...
[01/22 17:32:57  43136s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/22 17:32:57  43136s] 
[01/22 17:32:57  43136s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/22 17:32:57  43136s] Summary for sequential cells identification: 
[01/22 17:32:57  43136s]   Identified SBFF number: 104
[01/22 17:32:57  43136s]   Identified MBFF number: 0
[01/22 17:32:57  43136s]   Identified SB Latch number: 0
[01/22 17:32:57  43136s]   Identified MB Latch number: 0
[01/22 17:32:57  43136s]   Not identified SBFF number: 16
[01/22 17:32:57  43136s]   Not identified MBFF number: 0
[01/22 17:32:57  43136s]   Not identified SB Latch number: 0
[01/22 17:32:57  43136s]   Not identified MB Latch number: 0
[01/22 17:32:57  43136s]   Number of sequential cells which are not FFs: 32
[01/22 17:32:57  43136s]  Visiting view : setup
[01/22 17:32:57  43136s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[01/22 17:32:57  43136s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/22 17:32:57  43136s]  Visiting view : hold
[01/22 17:32:57  43136s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[01/22 17:32:57  43136s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[01/22 17:32:57  43136s] TLC MultiMap info (StdDelay):
[01/22 17:32:57  43136s]   : fast_delay + fast + 1 + no RcCorner := 5.3ps
[01/22 17:32:57  43136s]   : fast_delay + fast + 1 + RC_Corner := 11.9ps
[01/22 17:32:57  43136s]   : slow_delay + slow + 1 + no RcCorner := 20.1ps
[01/22 17:32:57  43136s]   : slow_delay + slow + 1 + RC_Corner := 36.8ps
[01/22 17:32:57  43136s]  Setting StdDelay to: 36.8ps
[01/22 17:32:57  43136s] 
[01/22 17:32:57  43136s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/22 17:32:57  43136s] 
[01/22 17:32:57  43136s] TimeStamp Deleting Cell Server Begin ...
[01/22 17:32:57  43136s] 
[01/22 17:32:57  43136s] TimeStamp Deleting Cell Server End ...
[01/22 17:32:57  43136s] 
[01/22 17:32:57  43136s] Creating Lib Analyzer ...
[01/22 17:32:57  43136s] 
[01/22 17:32:57  43136s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/22 17:32:57  43136s] Summary for sequential cells identification: 
[01/22 17:32:57  43136s]   Identified SBFF number: 104
[01/22 17:32:57  43136s]   Identified MBFF number: 0
[01/22 17:32:57  43136s]   Identified SB Latch number: 0
[01/22 17:32:57  43136s]   Identified MB Latch number: 0
[01/22 17:32:57  43136s]   Not identified SBFF number: 16
[01/22 17:32:57  43136s]   Not identified MBFF number: 0
[01/22 17:32:57  43136s]   Not identified SB Latch number: 0
[01/22 17:32:57  43136s]   Not identified MB Latch number: 0
[01/22 17:32:57  43136s]   Number of sequential cells which are not FFs: 32
[01/22 17:32:57  43136s]  Visiting view : setup
[01/22 17:32:57  43136s]    : PowerDomain = none : Weighted F : unweighted  = 38.80 (1.000) with rcCorner = 0
[01/22 17:32:57  43136s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/22 17:32:57  43136s]  Visiting view : hold
[01/22 17:32:57  43136s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = 0
[01/22 17:32:57  43136s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[01/22 17:32:57  43136s] TLC MultiMap info (StdDelay):
[01/22 17:32:57  43136s]   : fast_delay + fast + 1 + no RcCorner := 5.3ps
[01/22 17:32:57  43136s]   : fast_delay + fast + 1 + RC_Corner := 13ps
[01/22 17:32:57  43136s]   : slow_delay + slow + 1 + no RcCorner := 20.1ps
[01/22 17:32:57  43136s]   : slow_delay + slow + 1 + RC_Corner := 38.8ps
[01/22 17:32:57  43136s]  Setting StdDelay to: 38.8ps
[01/22 17:32:57  43136s] 
[01/22 17:32:57  43136s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/22 17:32:57  43136s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:32:57  43136s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/22 17:32:57  43136s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/22 17:32:57  43136s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/22 17:32:57  43136s] 
[01/22 17:32:57  43136s] {RT RC_Corner 0 11 11 {7 0} {10 0} 2}
[01/22 17:32:58  43136s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=11:58:57 mem=1518.0M
[01/22 17:32:58  43136s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=11:58:57 mem=1518.0M
[01/22 17:32:58  43136s] Creating Lib Analyzer, finished. 
[01/22 17:32:58  43136s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1518.0M, EPOCH TIME: 1737547378.125879
[01/22 17:32:58  43136s] All LLGs are deleted
[01/22 17:32:58  43136s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1518.0M, EPOCH TIME: 1737547378.125943
[01/22 17:32:58  43136s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1518.0M, EPOCH TIME: 1737547378.126005
[01/22 17:32:58  43136s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1518.0M, EPOCH TIME: 1737547378.126131
[01/22 17:32:58  43136s] ### Creating LA Mngr. totSessionCpu=11:58:57 mem=1518.0M
[01/22 17:32:58  43136s] ### Creating LA Mngr, finished. totSessionCpu=11:58:57 mem=1518.0M
[01/22 17:32:58  43136s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1518.01 MB )
[01/22 17:32:58  43136s] (I)      ==================== Layers =====================
[01/22 17:32:58  43136s] (I)      +-----+----+---------+---------+--------+-------+
[01/22 17:32:58  43136s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/22 17:32:58  43136s] (I)      +-----+----+---------+---------+--------+-------+
[01/22 17:32:58  43136s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/22 17:32:58  43136s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/22 17:32:58  43136s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/22 17:32:58  43136s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/22 17:32:58  43136s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/22 17:32:58  43136s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/22 17:32:58  43136s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/22 17:32:58  43136s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/22 17:32:58  43136s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/22 17:32:58  43136s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/22 17:32:58  43136s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/22 17:32:58  43136s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/22 17:32:58  43136s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/22 17:32:58  43136s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/22 17:32:58  43136s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/22 17:32:58  43136s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/22 17:32:58  43136s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/22 17:32:58  43136s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/22 17:32:58  43136s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/22 17:32:58  43136s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/22 17:32:58  43136s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/22 17:32:58  43136s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/22 17:32:58  43136s] (I)      +-----+----+---------+---------+--------+-------+
[01/22 17:32:58  43136s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/22 17:32:58  43136s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/22 17:32:58  43136s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/22 17:32:58  43136s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/22 17:32:58  43136s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/22 17:32:58  43136s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/22 17:32:58  43136s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/22 17:32:58  43136s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/22 17:32:58  43136s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/22 17:32:58  43136s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/22 17:32:58  43136s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/22 17:32:58  43136s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/22 17:32:58  43136s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/22 17:32:58  43136s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/22 17:32:58  43136s] (I)      +-----+----+---------+---------+--------+-------+
[01/22 17:32:58  43136s] (I)      Started Import and model ( Curr Mem: 1518.01 MB )
[01/22 17:32:58  43136s] (I)      Default power domain name = counter
[01/22 17:32:58  43136s] .Number of ignored instance 0
[01/22 17:32:58  43136s] (I)      Number of inbound cells 0
[01/22 17:32:58  43136s] (I)      Number of opened ILM blockages 0
[01/22 17:32:58  43136s] (I)      Number of instances temporarily fixed by detailed placement 0
[01/22 17:32:58  43136s] (I)      numMoveCells=21, numMacros=0  numPads=10  numMultiRowHeightInsts=0
[01/22 17:32:58  43136s] (I)      cell height: 3420, count: 21
[01/22 17:32:58  43136s] (I)      Number of nets = 24 ( 0 ignored )
[01/22 17:32:58  43136s] (I)      Read rows... (mem=1518.0M)
[01/22 17:32:58  43136s] (I)      Done Read rows (cpu=0.000s, mem=1518.0M)
[01/22 17:32:58  43136s] (I)      Identified Clock instances: Flop 8, Clock buffer/inverter 0, Gate 0, Logic 0
[01/22 17:32:58  43136s] (I)      Read module constraints... (mem=1518.0M)
[01/22 17:32:58  43136s] (I)      Done Read module constraints (cpu=0.000s, mem=1518.0M)
[01/22 17:32:58  43136s] (I)      == Non-default Options ==
[01/22 17:32:58  43136s] (I)      Maximum routing layer                              : 11
[01/22 17:32:58  43136s] (I)      Buffering-aware routing                            : true
[01/22 17:32:58  43136s] (I)      Spread congestion away from blockages              : true
[01/22 17:32:58  43136s] (I)      Number of threads                                  : 1
[01/22 17:32:58  43136s] (I)      Overflow penalty cost                              : 10
[01/22 17:32:58  43136s] (I)      Punch through distance                             : 370.873000
[01/22 17:32:58  43136s] (I)      Source-to-sink ratio                               : 0.300000
[01/22 17:32:58  43136s] (I)      Method to set GCell size                           : row
[01/22 17:32:58  43136s] (I)      Counted 223 PG shapes. We will not process PG shapes layer by layer.
[01/22 17:32:58  43136s] (I)      Use row-based GCell size
[01/22 17:32:58  43136s] (I)      Use row-based GCell align
[01/22 17:32:58  43136s] (I)      layer 0 area = 80000
[01/22 17:32:58  43136s] (I)      layer 1 area = 80000
[01/22 17:32:58  43136s] (I)      layer 2 area = 80000
[01/22 17:32:58  43136s] (I)      layer 3 area = 80000
[01/22 17:32:58  43136s] (I)      layer 4 area = 80000
[01/22 17:32:58  43136s] (I)      layer 5 area = 80000
[01/22 17:32:58  43136s] (I)      layer 6 area = 80000
[01/22 17:32:58  43136s] (I)      layer 7 area = 80000
[01/22 17:32:58  43136s] (I)      layer 8 area = 80000
[01/22 17:32:58  43136s] (I)      layer 9 area = 400000
[01/22 17:32:58  43136s] (I)      layer 10 area = 400000
[01/22 17:32:58  43136s] (I)      GCell unit size   : 3420
[01/22 17:32:58  43136s] (I)      GCell multiplier  : 1
[01/22 17:32:58  43136s] (I)      GCell row height  : 3420
[01/22 17:32:58  43136s] (I)      Actual row height : 3420
[01/22 17:32:58  43136s] (I)      GCell align ref   : 10000 10260
[01/22 17:32:58  43136s] [NR-eGR] Track table information for default rule: 
[01/22 17:32:58  43136s] [NR-eGR] Metal1 has no routable track
[01/22 17:32:58  43136s] [NR-eGR] Metal2 has single uniform track structure
[01/22 17:32:58  43136s] [NR-eGR] Metal3 has single uniform track structure
[01/22 17:32:58  43136s] [NR-eGR] Metal4 has single uniform track structure
[01/22 17:32:58  43136s] [NR-eGR] Metal5 has single uniform track structure
[01/22 17:32:58  43136s] [NR-eGR] Metal6 has single uniform track structure
[01/22 17:32:58  43136s] [NR-eGR] Metal7 has single uniform track structure
[01/22 17:32:58  43136s] [NR-eGR] Metal8 has single uniform track structure
[01/22 17:32:58  43136s] [NR-eGR] Metal9 has single uniform track structure
[01/22 17:32:58  43136s] [NR-eGR] Metal10 has single uniform track structure
[01/22 17:32:58  43136s] [NR-eGR] Metal11 has single uniform track structure
[01/22 17:32:58  43136s] (I)      ==================== Default via =====================
[01/22 17:32:58  43136s] (I)      +----+------------------+----------------------------+
[01/22 17:32:58  43136s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/22 17:32:58  43136s] (I)      +----+------------------+----------------------------+
[01/22 17:32:58  43136s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/22 17:32:58  43136s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/22 17:32:58  43136s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/22 17:32:58  43136s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/22 17:32:58  43136s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/22 17:32:58  43136s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/22 17:32:58  43136s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/22 17:32:58  43136s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/22 17:32:58  43136s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/22 17:32:58  43136s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/22 17:32:58  43136s] (I)      +----+------------------+----------------------------+
[01/22 17:32:58  43136s] [NR-eGR] Read 384 PG shapes
[01/22 17:32:58  43136s] [NR-eGR] Read 0 clock shapes
[01/22 17:32:58  43136s] [NR-eGR] Read 0 other shapes
[01/22 17:32:58  43136s] [NR-eGR] #Routing Blockages  : 0
[01/22 17:32:58  43136s] [NR-eGR] #Instance Blockages : 0
[01/22 17:32:58  43136s] [NR-eGR] #PG Blockages       : 384
[01/22 17:32:58  43136s] [NR-eGR] #Halo Blockages     : 0
[01/22 17:32:58  43136s] [NR-eGR] #Boundary Blockages : 0
[01/22 17:32:58  43136s] [NR-eGR] #Clock Blockages    : 0
[01/22 17:32:58  43136s] [NR-eGR] #Other Blockages    : 0
[01/22 17:32:58  43136s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/22 17:32:58  43136s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/22 17:32:58  43136s] [NR-eGR] Read 24 nets ( ignored 0 )
[01/22 17:32:58  43136s] (I)      early_global_route_priority property id does not exist.
[01/22 17:32:58  43136s] (I)      Read Num Blocks=384  Num Prerouted Wires=0  Num CS=0
[01/22 17:32:58  43136s] (I)      Layer 1 (V) : #blockages 40 : #preroutes 0
[01/22 17:32:58  43136s] (I)      Layer 2 (H) : #blockages 40 : #preroutes 0
[01/22 17:32:58  43136s] (I)      Layer 3 (V) : #blockages 40 : #preroutes 0
[01/22 17:32:58  43136s] (I)      Layer 4 (H) : #blockages 40 : #preroutes 0
[01/22 17:32:58  43136s] (I)      Layer 5 (V) : #blockages 40 : #preroutes 0
[01/22 17:32:58  43136s] (I)      Layer 6 (H) : #blockages 40 : #preroutes 0
[01/22 17:32:58  43136s] (I)      Layer 7 (V) : #blockages 40 : #preroutes 0
[01/22 17:32:58  43136s] (I)      Layer 8 (H) : #blockages 40 : #preroutes 0
[01/22 17:32:58  43136s] (I)      Layer 9 (V) : #blockages 44 : #preroutes 0
[01/22 17:32:58  43136s] (I)      Layer 10 (H) : #blockages 20 : #preroutes 0
[01/22 17:32:58  43136s] (I)      Number of ignored nets                =      0
[01/22 17:32:58  43136s] (I)      Number of connected nets              =      0
[01/22 17:32:58  43136s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/22 17:32:58  43136s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/22 17:32:58  43136s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/22 17:32:58  43136s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/22 17:32:58  43136s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/22 17:32:58  43136s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/22 17:32:58  43136s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/22 17:32:58  43136s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/22 17:32:58  43136s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/22 17:32:58  43136s] (I)      Constructing bin map
[01/22 17:32:58  43136s] (I)      Initialize bin information with width=6840 height=6840
[01/22 17:32:58  43136s] (I)      Done constructing bin map
[01/22 17:32:58  43136s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/22 17:32:58  43136s] (I)      Ndr track 0 does not exist
[01/22 17:32:58  43136s] (I)      ---------------------Grid Graph Info--------------------
[01/22 17:32:58  43136s] (I)      Routing area        : (0, 0) - (51600, 34200)
[01/22 17:32:58  43136s] (I)      Core area           : (10000, 10260) - (41600, 23940)
[01/22 17:32:58  43136s] (I)      Site width          :   400  (dbu)
[01/22 17:32:58  43136s] (I)      Row height          :  3420  (dbu)
[01/22 17:32:58  43136s] (I)      GCell row height    :  3420  (dbu)
[01/22 17:32:58  43136s] (I)      GCell width         :  3420  (dbu)
[01/22 17:32:58  43136s] (I)      GCell height        :  3420  (dbu)
[01/22 17:32:58  43136s] (I)      Grid                :    15    10    11
[01/22 17:32:58  43136s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/22 17:32:58  43136s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/22 17:32:58  43136s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/22 17:32:58  43136s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/22 17:32:58  43136s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/22 17:32:58  43136s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/22 17:32:58  43136s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/22 17:32:58  43136s] (I)      First track coord   :     0   200   190   200   190   200   190   200   190  1200   950
[01/22 17:32:58  43136s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/22 17:32:58  43136s] (I)      Total num of tracks :     0   129    90   129    90   129    90   129    90    51    35
[01/22 17:32:58  43136s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/22 17:32:58  43136s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/22 17:32:58  43136s] (I)      --------------------------------------------------------
[01/22 17:32:58  43136s] 
[01/22 17:32:58  43136s] [NR-eGR] ============ Routing rule table ============
[01/22 17:32:58  43136s] [NR-eGR] Rule id: 0  Nets: 24
[01/22 17:32:58  43136s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/22 17:32:58  43136s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/22 17:32:58  43136s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/22 17:32:58  43136s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/22 17:32:58  43136s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/22 17:32:58  43136s] [NR-eGR] ========================================
[01/22 17:32:58  43136s] [NR-eGR] 
[01/22 17:32:58  43136s] (I)      =============== Blocked Tracks ===============
[01/22 17:32:58  43136s] (I)      +-------+---------+----------+---------------+
[01/22 17:32:58  43136s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/22 17:32:58  43136s] (I)      +-------+---------+----------+---------------+
[01/22 17:32:58  43136s] (I)      |     1 |       0 |        0 |         0.00% |
[01/22 17:32:58  43136s] (I)      |     2 |    1290 |      428 |        33.18% |
[01/22 17:32:58  43136s] (I)      |     3 |    1350 |       76 |         5.63% |
[01/22 17:32:58  43136s] (I)      |     4 |    1290 |      428 |        33.18% |
[01/22 17:32:58  43136s] (I)      |     5 |    1350 |       76 |         5.63% |
[01/22 17:32:58  43136s] (I)      |     6 |    1290 |      428 |        33.18% |
[01/22 17:32:58  43136s] (I)      |     7 |    1350 |       76 |         5.63% |
[01/22 17:32:58  43136s] (I)      |     8 |    1290 |      428 |        33.18% |
[01/22 17:32:58  43136s] (I)      |     9 |    1350 |      152 |        11.26% |
[01/22 17:32:58  43136s] (I)      |    10 |     510 |      366 |        71.76% |
[01/22 17:32:58  43136s] (I)      |    11 |     525 |      284 |        54.10% |
[01/22 17:32:58  43136s] (I)      +-------+---------+----------+---------------+
[01/22 17:32:58  43136s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1518.01 MB )
[01/22 17:32:58  43136s] (I)      Reset routing kernel
[01/22 17:32:58  43136s] (I)      Started Global Routing ( Curr Mem: 1518.01 MB )
[01/22 17:32:58  43136s] (I)      totalPins=88  totalGlobalPin=79 (89.77%)
[01/22 17:32:58  43136s] (I)      total 2D Cap : 10121 = (5309 H, 4812 V)
[01/22 17:32:58  43136s] (I)      #blocked areas for congestion spreading : 0
[01/22 17:32:58  43136s] [NR-eGR] Layer group 1: route 24 net(s) in layer range [2, 11]
[01/22 17:32:58  43136s] (I)      
[01/22 17:32:58  43136s] (I)      ============  Phase 1a Route ============
[01/22 17:32:58  43136s] (I)      Usage: 119 = (52 H, 67 V) = (0.98% H, 1.39% V) = (8.892e+01um H, 1.146e+02um V)
[01/22 17:32:58  43136s] (I)      
[01/22 17:32:58  43136s] (I)      ============  Phase 1b Route ============
[01/22 17:32:58  43136s] (I)      Usage: 119 = (52 H, 67 V) = (0.98% H, 1.39% V) = (8.892e+01um H, 1.146e+02um V)
[01/22 17:32:58  43136s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.034900e+02um
[01/22 17:32:58  43136s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/22 17:32:58  43136s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/22 17:32:58  43136s] (I)      
[01/22 17:32:58  43136s] (I)      ============  Phase 1c Route ============
[01/22 17:32:58  43136s] (I)      Usage: 119 = (52 H, 67 V) = (0.98% H, 1.39% V) = (8.892e+01um H, 1.146e+02um V)
[01/22 17:32:58  43136s] (I)      
[01/22 17:32:58  43136s] (I)      ============  Phase 1d Route ============
[01/22 17:32:58  43136s] (I)      Usage: 119 = (52 H, 67 V) = (0.98% H, 1.39% V) = (8.892e+01um H, 1.146e+02um V)
[01/22 17:32:58  43136s] (I)      
[01/22 17:32:58  43136s] (I)      ============  Phase 1e Route ============
[01/22 17:32:58  43136s] (I)      Usage: 119 = (52 H, 67 V) = (0.98% H, 1.39% V) = (8.892e+01um H, 1.146e+02um V)
[01/22 17:32:58  43136s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.034900e+02um
[01/22 17:32:58  43136s] (I)      
[01/22 17:32:58  43136s] (I)      ============  Phase 1l Route ============
[01/22 17:32:58  43136s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/22 17:32:58  43136s] (I)      Layer  2:       1045        84         0           0        1154    ( 0.00%) 
[01/22 17:32:58  43136s] (I)      Layer  3:       1193        55         0           0        1260    ( 0.00%) 
[01/22 17:32:58  43136s] (I)      Layer  4:       1045        13         0           0        1154    ( 0.00%) 
[01/22 17:32:58  43136s] (I)      Layer  5:       1193         0         0           0        1260    ( 0.00%) 
[01/22 17:32:58  43136s] (I)      Layer  6:       1045         0         0           0        1154    ( 0.00%) 
[01/22 17:32:58  43136s] (I)      Layer  7:       1193         0         0           0        1260    ( 0.00%) 
[01/22 17:32:58  43136s] (I)      Layer  8:       1045         0         0           0        1154    ( 0.00%) 
[01/22 17:32:58  43136s] (I)      Layer  9:       1147         0         0           0        1260    ( 0.00%) 
[01/22 17:32:58  43136s] (I)      Layer 10:        118         0         0         246         215    (53.33%) 
[01/22 17:32:58  43136s] (I)      Layer 11:        219         0         0         274         230    (54.29%) 
[01/22 17:32:58  43136s] (I)      Total:          9243       152         0         519       10101    ( 4.89%) 
[01/22 17:32:58  43136s] (I)      
[01/22 17:32:58  43136s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/22 17:32:58  43136s] [NR-eGR]                        OverCon            
[01/22 17:32:58  43136s] [NR-eGR]                         #Gcell     %Gcell
[01/22 17:32:58  43136s] [NR-eGR]        Layer             (1-0)    OverCon
[01/22 17:32:58  43136s] [NR-eGR] ----------------------------------------------
[01/22 17:32:58  43136s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/22 17:32:58  43136s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/22 17:32:58  43136s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/22 17:32:58  43136s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/22 17:32:58  43136s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/22 17:32:58  43136s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/22 17:32:58  43136s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/22 17:32:58  43136s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/22 17:32:58  43136s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/22 17:32:58  43136s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/22 17:32:58  43136s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/22 17:32:58  43136s] [NR-eGR] ----------------------------------------------
[01/22 17:32:58  43136s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/22 17:32:58  43136s] [NR-eGR] 
[01/22 17:32:58  43136s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1518.01 MB )
[01/22 17:32:58  43136s] (I)      total 2D Cap : 10167 = (5331 H, 4836 V)
[01/22 17:32:58  43136s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/22 17:32:58  43136s] (I)      ============= Track Assignment ============
[01/22 17:32:58  43136s] (I)      Started Track Assignment (1T) ( Curr Mem: 1518.01 MB )
[01/22 17:32:58  43136s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/22 17:32:58  43136s] (I)      Run Multi-thread track assignment
[01/22 17:32:58  43136s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1518.01 MB )
[01/22 17:32:58  43136s] (I)      Started Export ( Curr Mem: 1518.01 MB )
[01/22 17:32:58  43136s] [NR-eGR]                  Length (um)  Vias 
[01/22 17:32:58  43136s] [NR-eGR] -----------------------------------
[01/22 17:32:58  43136s] [NR-eGR]  Metal1   (1H)             0    88 
[01/22 17:32:58  43136s] [NR-eGR]  Metal2   (2V)           104   111 
[01/22 17:32:58  43136s] [NR-eGR]  Metal3   (3H)           110     7 
[01/22 17:32:58  43136s] [NR-eGR]  Metal4   (4V)            23     0 
[01/22 17:32:58  43136s] [NR-eGR]  Metal5   (5H)             0     0 
[01/22 17:32:58  43136s] [NR-eGR]  Metal6   (6V)             0     0 
[01/22 17:32:58  43136s] [NR-eGR]  Metal7   (7H)             0     0 
[01/22 17:32:58  43136s] [NR-eGR]  Metal8   (8V)             0     0 
[01/22 17:32:58  43136s] [NR-eGR]  Metal9   (9H)             0     0 
[01/22 17:32:58  43136s] [NR-eGR]  Metal10  (10V)            0     0 
[01/22 17:32:58  43136s] [NR-eGR]  Metal11  (11H)            0     0 
[01/22 17:32:58  43136s] [NR-eGR] -----------------------------------
[01/22 17:32:58  43136s] [NR-eGR]           Total          237   206 
[01/22 17:32:58  43136s] [NR-eGR] --------------------------------------------------------------------------
[01/22 17:32:58  43136s] [NR-eGR] Total half perimeter of net bounding box: 201um
[01/22 17:32:58  43136s] [NR-eGR] Total length: 237um, number of vias: 206
[01/22 17:32:58  43136s] [NR-eGR] --------------------------------------------------------------------------
[01/22 17:32:58  43136s] [NR-eGR] Total eGR-routed clock nets wire length: 36um, number of vias: 20
[01/22 17:32:58  43136s] [NR-eGR] --------------------------------------------------------------------------
[01/22 17:32:58  43136s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1518.01 MB )
[01/22 17:32:58  43136s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1518.01 MB )
[01/22 17:32:58  43136s] (I)      ======================================= Runtime Summary ========================================
[01/22 17:32:58  43136s] (I)       Step                                             %       Start      Finish      Real       CPU 
[01/22 17:32:58  43136s] (I)      ------------------------------------------------------------------------------------------------
[01/22 17:32:58  43136s] (I)       Early Global Route kernel                  100.00%  407.19 sec  407.21 sec  0.02 sec  0.02 sec 
[01/22 17:32:58  43136s] (I)       +-Import and model                          32.26%  407.19 sec  407.20 sec  0.01 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       | +-Create place DB                          2.86%  407.19 sec  407.19 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       | | +-Import place data                      2.37%  407.19 sec  407.19 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       | | | +-Read instances and placement         0.45%  407.19 sec  407.19 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       | | | +-Read nets                            0.22%  407.19 sec  407.19 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       | +-Create route DB                         16.72%  407.19 sec  407.19 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       | | +-Import route data (1T)                15.38%  407.19 sec  407.19 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       | | | +-Read blockages ( Layer 2-11 )        3.66%  407.19 sec  407.19 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       | | | | +-Read routing blockages             0.01%  407.19 sec  407.19 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       | | | | +-Read instance blockages            0.07%  407.19 sec  407.19 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       | | | | +-Read PG blockages                  0.31%  407.19 sec  407.19 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       | | | | +-Read clock blockages               0.09%  407.19 sec  407.19 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       | | | | +-Read other blockages               0.09%  407.19 sec  407.19 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       | | | | +-Read boundary cut boxes            0.01%  407.19 sec  407.19 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       | | | +-Read blackboxes                      0.07%  407.19 sec  407.19 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       | | | +-Read prerouted                       0.18%  407.19 sec  407.19 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       | | | +-Read unlegalized nets                0.02%  407.19 sec  407.19 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       | | | +-Read nets                            0.19%  407.19 sec  407.19 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       | | | +-Set up via pillars                   0.02%  407.19 sec  407.19 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       | | | +-Initialize 3D grid graph             0.04%  407.19 sec  407.19 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       | | | +-Model blockage capacity              1.41%  407.19 sec  407.19 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       | | | | +-Initialize 3D capacity             0.86%  407.19 sec  407.19 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       | +-Read aux data                            0.21%  407.19 sec  407.19 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       | +-Others data preparation                  0.16%  407.19 sec  407.19 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       | +-Create route kernel                      9.88%  407.19 sec  407.20 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       +-Global Routing                            27.48%  407.20 sec  407.20 sec  0.01 sec  0.01 sec 
[01/22 17:32:58  43136s] (I)       | +-Initialization                           0.14%  407.20 sec  407.20 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       | +-Net group 1                             22.55%  407.20 sec  407.20 sec  0.00 sec  0.01 sec 
[01/22 17:32:58  43136s] (I)       | | +-Generate topology                      0.18%  407.20 sec  407.20 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       | | +-Phase 1a                               1.89%  407.20 sec  407.20 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       | | | +-Pattern routing (1T)                 0.84%  407.20 sec  407.20 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       | | | +-Add via demand to 2D                 0.05%  407.20 sec  407.20 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       | | +-Phase 1b                               0.23%  407.20 sec  407.20 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       | | +-Phase 1c                               0.08%  407.20 sec  407.20 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       | | +-Phase 1d                               0.12%  407.20 sec  407.20 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       | | +-Phase 1e                               1.13%  407.20 sec  407.20 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       | | | +-Route legalization                   0.48%  407.20 sec  407.20 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       | | | | +-Legalize Reach Aware Violations    0.04%  407.20 sec  407.20 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       | | +-Phase 1l                              14.85%  407.20 sec  407.20 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       | | | +-Layer assignment (1T)               14.30%  407.20 sec  407.20 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       | +-Clean cong LA                            0.01%  407.20 sec  407.20 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       +-Export 3D cong map                         0.90%  407.20 sec  407.20 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       | +-Export 2D cong map                       0.23%  407.20 sec  407.20 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       +-Extract Global 3D Wires                    0.03%  407.20 sec  407.20 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       +-Track Assignment (1T)                      3.43%  407.20 sec  407.20 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       | +-Initialization                           0.10%  407.20 sec  407.20 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       | +-Track Assignment Kernel                  1.92%  407.20 sec  407.20 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       | +-Free Memory                              0.01%  407.20 sec  407.20 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       +-Export                                    11.76%  407.20 sec  407.21 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       | +-Export DB wires                          1.29%  407.20 sec  407.20 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       | | +-Export all nets                        0.31%  407.20 sec  407.20 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       | | +-Set wire vias                          0.07%  407.20 sec  407.20 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       | +-Report wirelength                        8.46%  407.20 sec  407.21 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       | +-Update net boxes                         0.18%  407.21 sec  407.21 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       | +-Update timing                            0.01%  407.21 sec  407.21 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)       +-Postprocess design                         2.62%  407.21 sec  407.21 sec  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)      ====================== Summary by functions ======================
[01/22 17:32:58  43136s] (I)       Lv  Step                                   %      Real       CPU 
[01/22 17:32:58  43136s] (I)      ------------------------------------------------------------------
[01/22 17:32:58  43136s] (I)        0  Early Global Route kernel        100.00%  0.02 sec  0.02 sec 
[01/22 17:32:58  43136s] (I)        1  Import and model                  32.26%  0.01 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        1  Global Routing                    27.48%  0.01 sec  0.01 sec 
[01/22 17:32:58  43136s] (I)        1  Export                            11.76%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        1  Track Assignment (1T)              3.43%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        1  Postprocess design                 2.62%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        1  Export 3D cong map                 0.90%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        1  Extract Global 3D Wires            0.03%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        2  Net group 1                       22.55%  0.00 sec  0.01 sec 
[01/22 17:32:58  43136s] (I)        2  Create route DB                   16.72%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        2  Create route kernel                9.88%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        2  Report wirelength                  8.46%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        2  Create place DB                    2.86%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        2  Track Assignment Kernel            1.92%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        2  Export DB wires                    1.29%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        2  Initialization                     0.24%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        2  Export 2D cong map                 0.23%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        2  Read aux data                      0.21%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        2  Update net boxes                   0.18%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        2  Others data preparation            0.16%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        2  Update timing                      0.01%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        2  Free Memory                        0.01%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        2  Clean cong LA                      0.01%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        3  Import route data (1T)            15.38%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        3  Phase 1l                          14.85%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        3  Import place data                  2.37%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        3  Phase 1a                           1.89%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        3  Phase 1e                           1.13%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        3  Export all nets                    0.31%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        3  Phase 1b                           0.23%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        3  Generate topology                  0.18%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        3  Phase 1d                           0.12%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        3  Phase 1c                           0.08%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        3  Set wire vias                      0.07%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        4  Layer assignment (1T)             14.30%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        4  Read blockages ( Layer 2-11 )      3.66%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        4  Model blockage capacity            1.41%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        4  Pattern routing (1T)               0.84%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        4  Route legalization                 0.48%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        4  Read instances and placement       0.45%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        4  Read nets                          0.41%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        4  Read prerouted                     0.18%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        4  Read blackboxes                    0.07%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        4  Add via demand to 2D               0.05%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        4  Initialize 3D grid graph           0.04%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        4  Set up via pillars                 0.02%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        4  Read unlegalized nets              0.02%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        5  Initialize 3D capacity             0.86%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        5  Read PG blockages                  0.31%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        5  Read clock blockages               0.09%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        5  Read other blockages               0.09%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        5  Read instance blockages            0.07%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        5  Legalize Reach Aware Violations    0.04%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        5  Read routing blockages             0.01%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] (I)        5  Read boundary cut boxes            0.01%  0.00 sec  0.00 sec 
[01/22 17:32:58  43136s] Extraction called for design 'counter' of instances=21 and nets=26 using extraction engine 'preRoute' .
[01/22 17:32:58  43136s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/22 17:32:58  43136s] Type 'man IMPEXT-3530' for more detail.
[01/22 17:32:58  43136s] PreRoute RC Extraction called for design counter.
[01/22 17:32:58  43136s] RC Extraction called in multi-corner(1) mode.
[01/22 17:32:58  43136s] RCMode: PreRoute
[01/22 17:32:58  43136s]       RC Corner Indexes            0   
[01/22 17:32:58  43136s] Capacitance Scaling Factor   : 1.00000 
[01/22 17:32:58  43136s] Resistance Scaling Factor    : 1.00000 
[01/22 17:32:58  43136s] Clock Cap. Scaling Factor    : 1.00000 
[01/22 17:32:58  43136s] Clock Res. Scaling Factor    : 1.00000 
[01/22 17:32:58  43136s] Shrink Factor                : 0.90000
[01/22 17:32:58  43136s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/22 17:32:58  43136s] Using capacitance table file ...
[01/22 17:32:58  43136s] LayerId::1 widthSet size::4
[01/22 17:32:58  43136s] LayerId::2 widthSet size::4
[01/22 17:32:58  43136s] LayerId::3 widthSet size::4
[01/22 17:32:58  43136s] LayerId::4 widthSet size::4
[01/22 17:32:58  43136s] LayerId::5 widthSet size::4
[01/22 17:32:58  43136s] LayerId::6 widthSet size::4
[01/22 17:32:58  43136s] LayerId::7 widthSet size::5
[01/22 17:32:58  43136s] LayerId::8 widthSet size::5
[01/22 17:32:58  43136s] LayerId::9 widthSet size::5
[01/22 17:32:58  43136s] LayerId::10 widthSet size::4
[01/22 17:32:58  43136s] LayerId::11 widthSet size::3
[01/22 17:32:58  43136s] Updating RC grid for preRoute extraction ...
[01/22 17:32:58  43136s] eee: pegSigSF::1.070000
[01/22 17:32:58  43136s] Initializing multi-corner capacitance tables ... 
[01/22 17:32:58  43136s] Initializing multi-corner resistance tables ...
[01/22 17:32:58  43136s] Creating RPSQ from WeeR and WRes ...
[01/22 17:32:58  43136s] eee: l::1 avDens::0.036062 usedTrk::6.491228 availTrk::180.000000 sigTrk::6.491228
[01/22 17:32:58  43136s] eee: l::2 avDens::0.035396 usedTrk::6.052632 availTrk::171.000000 sigTrk::6.052632
[01/22 17:32:58  43136s] eee: l::3 avDens::0.035673 usedTrk::6.421052 availTrk::180.000000 sigTrk::6.421052
[01/22 17:32:58  43136s] eee: l::4 avDens::0.007992 usedTrk::1.366667 availTrk::171.000000 sigTrk::1.366667
[01/22 17:32:58  43136s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/22 17:32:58  43136s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/22 17:32:58  43136s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/22 17:32:58  43136s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/22 17:32:58  43136s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/22 17:32:58  43136s] eee: l::10 avDens::0.103416 usedTrk::7.073684 availTrk::68.400000 sigTrk::7.073684
[01/22 17:32:58  43136s] eee: l::11 avDens::0.073587 usedTrk::5.298246 availTrk::72.000000 sigTrk::5.298246
[01/22 17:32:58  43136s] {RT RC_Corner 0 11 11 {7 0} {10 0} 2}
[01/22 17:32:58  43136s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.098745 ; aWlH: 0.000000 ; Pmax: 0.808000 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 83 ; 
[01/22 17:32:58  43136s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1518.012M)
[01/22 17:32:58  43136s] All LLGs are deleted
[01/22 17:32:58  43136s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1518.0M, EPOCH TIME: 1737547378.207815
[01/22 17:32:58  43136s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1518.0M, EPOCH TIME: 1737547378.208130
[01/22 17:32:58  43136s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1518.0M, EPOCH TIME: 1737547378.208194
[01/22 17:32:58  43136s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1518.0M, EPOCH TIME: 1737547378.209030
[01/22 17:32:58  43136s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1518.0M, EPOCH TIME: 1737547378.224780
[01/22 17:32:58  43136s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.003, MEM:1518.0M, EPOCH TIME: 1737547378.227722
[01/22 17:32:58  43136s] Fast DP-INIT is on for default
[01/22 17:32:58  43136s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:1518.0M, EPOCH TIME: 1737547378.228711
[01/22 17:32:58  43136s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.021, MEM:1518.0M, EPOCH TIME: 1737547378.228837
[01/22 17:32:58  43136s] Starting delay calculation for Setup views
[01/22 17:32:58  43136s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/22 17:32:58  43136s] #################################################################################
[01/22 17:32:58  43136s] # Design Stage: PreRoute
[01/22 17:32:58  43136s] # Design Name: counter
[01/22 17:32:58  43136s] # Design Mode: 90nm
[01/22 17:32:58  43136s] # Analysis Mode: MMMC Non-OCV 
[01/22 17:32:58  43136s] # Parasitics Mode: No SPEF/RCDB 
[01/22 17:32:58  43136s] # Signoff Settings: SI Off 
[01/22 17:32:58  43136s] #################################################################################
[01/22 17:32:58  43137s] Calculate delays in BcWc mode...
[01/22 17:32:58  43137s] Topological Sorting (REAL = 0:00:00.0, MEM = 1529.3M, InitMEM = 1529.3M)
[01/22 17:32:58  43137s] Start delay calculation (fullDC) (1 T). (MEM=1529.34)
[01/22 17:32:58  43137s] Start AAE Lib Loading. (MEM=1540.85)
[01/22 17:32:58  43137s] End AAE Lib Loading. (MEM=1550.39 CPU=0:00:00.0 Real=0:00:00.0)
[01/22 17:32:58  43137s] End AAE Lib Interpolated Model. (MEM=1550.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:32:58  43137s] Total number of fetched objects 24
[01/22 17:32:58  43137s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:32:58  43137s] End delay calculation. (MEM=1585.62 CPU=0:00:00.0 REAL=0:00:00.0)
[01/22 17:32:58  43137s] End delay calculation (fullDC). (MEM=1568.08 CPU=0:00:00.0 REAL=0:00:00.0)
[01/22 17:32:58  43137s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1568.1M) ***
[01/22 17:32:58  43137s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=11:58:57 mem=1568.1M)
[01/22 17:32:58  43137s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  8.601  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   24    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.089%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1355.2M, totSessionCpu=11:58:57 **
[01/22 17:32:58  43137s] *** InitOpt #1 [finish] : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 11:58:57.1/55:18:40.6 (0.2), mem = 1541.3M
[01/22 17:32:58  43137s] 
[01/22 17:32:58  43137s] =============================================================================================
[01/22 17:32:58  43137s]  Step TAT Report for InitOpt #1                                                 21.10-p004_1
[01/22 17:32:58  43137s] =============================================================================================
[01/22 17:32:58  43137s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/22 17:32:58  43137s] ---------------------------------------------------------------------------------------------
[01/22 17:32:58  43137s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:32:58  43137s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.2 % )     0:00:00.1 /  0:00:00.1    0.9
[01/22 17:32:58  43137s] [ DrvReport              ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:32:58  43137s] [ CellServerInit         ]      3   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.6
[01/22 17:32:58  43137s] [ LibAnalyzerInit        ]      2   0:00:00.9  (  69.4 % )     0:00:00.9 /  0:00:00.9    1.0
[01/22 17:32:58  43137s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:32:58  43137s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:32:58  43137s] [ EarlyGlobalRoute       ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.9
[01/22 17:32:58  43137s] [ ExtractRC              ]      1   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.0    0.9
[01/22 17:32:58  43137s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[01/22 17:32:58  43137s] [ FullDelayCalc          ]      1   0:00:00.1  (   5.9 % )     0:00:00.1 /  0:00:00.1    0.9
[01/22 17:32:58  43137s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:32:58  43137s] [ MISC                   ]          0:00:00.2  (  15.3 % )     0:00:00.2 /  0:00:00.2    0.8
[01/22 17:32:58  43137s] ---------------------------------------------------------------------------------------------
[01/22 17:32:58  43137s]  InitOpt #1 TOTAL                   0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[01/22 17:32:58  43137s] ---------------------------------------------------------------------------------------------
[01/22 17:32:58  43137s] 
[01/22 17:32:58  43137s] ** INFO : this run is activating medium effort placeOptDesign flow
[01/22 17:32:58  43137s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/22 17:32:58  43137s] ### Creating PhyDesignMc. totSessionCpu=11:58:57 mem=1541.3M
[01/22 17:32:58  43137s] OPERPROF: Starting DPlace-Init at level 1, MEM:1541.3M, EPOCH TIME: 1737547378.304967
[01/22 17:32:58  43137s] z: 2, totalTracks: 1
[01/22 17:32:58  43137s] z: 4, totalTracks: 1
[01/22 17:32:58  43137s] z: 6, totalTracks: 1
[01/22 17:32:58  43137s] z: 8, totalTracks: 1
[01/22 17:32:58  43137s] #spOpts: minPadR=1.1 mergeVia=F 
[01/22 17:32:58  43137s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1541.3M, EPOCH TIME: 1737547378.306985
[01/22 17:32:58  43137s] 
[01/22 17:32:58  43137s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/22 17:32:58  43137s] OPERPROF:     Starting CMU at level 3, MEM:1541.3M, EPOCH TIME: 1737547378.321377
[01/22 17:32:58  43137s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.000, MEM:1541.3M, EPOCH TIME: 1737547378.321650
[01/22 17:32:58  43137s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.015, MEM:1541.3M, EPOCH TIME: 1737547378.321731
[01/22 17:32:58  43137s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1541.3MB).
[01/22 17:32:58  43137s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.017, MEM:1541.3M, EPOCH TIME: 1737547378.321872
[01/22 17:32:58  43137s] TotalInstCnt at PhyDesignMc Initialization: 21
[01/22 17:32:58  43137s] ### Creating PhyDesignMc, finished. totSessionCpu=11:58:57 mem=1541.3M
[01/22 17:32:58  43137s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1541.3M, EPOCH TIME: 1737547378.322546
[01/22 17:32:58  43137s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:1541.3M, EPOCH TIME: 1737547378.325100
[01/22 17:32:58  43137s] TotalInstCnt at PhyDesignMc Destruction: 21
[01/22 17:32:58  43137s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/22 17:32:58  43137s] ### Creating PhyDesignMc. totSessionCpu=11:58:57 mem=1541.3M
[01/22 17:32:58  43137s] OPERPROF: Starting DPlace-Init at level 1, MEM:1541.3M, EPOCH TIME: 1737547378.325540
[01/22 17:32:58  43137s] z: 2, totalTracks: 1
[01/22 17:32:58  43137s] z: 4, totalTracks: 1
[01/22 17:32:58  43137s] z: 6, totalTracks: 1
[01/22 17:32:58  43137s] z: 8, totalTracks: 1
[01/22 17:32:58  43137s] #spOpts: minPadR=1.1 mergeVia=F 
[01/22 17:32:58  43137s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1541.3M, EPOCH TIME: 1737547378.327472
[01/22 17:32:58  43137s] 
[01/22 17:32:58  43137s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/22 17:32:58  43137s] OPERPROF:     Starting CMU at level 3, MEM:1541.3M, EPOCH TIME: 1737547378.341652
[01/22 17:32:58  43137s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1541.3M, EPOCH TIME: 1737547378.341833
[01/22 17:32:58  43137s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.014, MEM:1541.3M, EPOCH TIME: 1737547378.341891
[01/22 17:32:58  43137s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1541.3MB).
[01/22 17:32:58  43137s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.016, MEM:1541.3M, EPOCH TIME: 1737547378.341989
[01/22 17:32:58  43137s] TotalInstCnt at PhyDesignMc Initialization: 21
[01/22 17:32:58  43137s] ### Creating PhyDesignMc, finished. totSessionCpu=11:58:57 mem=1541.3M
[01/22 17:32:58  43137s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1541.3M, EPOCH TIME: 1737547378.342154
[01/22 17:32:58  43137s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1541.3M, EPOCH TIME: 1737547378.343085
[01/22 17:32:58  43137s] TotalInstCnt at PhyDesignMc Destruction: 21
[01/22 17:32:58  43137s] *** Starting optimizing excluded clock nets MEM= 1541.3M) ***
[01/22 17:32:58  43137s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1541.3M) ***
[01/22 17:32:58  43137s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[01/22 17:32:58  43137s] Begin: GigaOpt Route Type Constraints Refinement
[01/22 17:32:58  43137s] *** CongRefineRouteType #1 [begin] : totSession cpu/real = 11:58:57.1/55:18:40.6 (0.2), mem = 1541.3M
[01/22 17:32:58  43137s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11879.1
[01/22 17:32:58  43137s] ### Creating RouteCongInterface, started
[01/22 17:32:58  43137s] ### Creating TopoMgr, started
[01/22 17:32:58  43137s] ### Creating TopoMgr, finished
[01/22 17:32:58  43137s] #optDebug: Start CG creation (mem=1541.3M)
[01/22 17:32:58  43137s]  ...initializing CG  maxDriveDist 216.762500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 21.676000 
[01/22 17:32:58  43137s] (cpu=0:00:00.1, mem=1721.0M)
[01/22 17:32:58  43137s]  ...processing cgPrt (cpu=0:00:00.1, mem=1721.0M)
[01/22 17:32:58  43137s]  ...processing cgEgp (cpu=0:00:00.1, mem=1721.0M)
[01/22 17:32:58  43137s]  ...processing cgPbk (cpu=0:00:00.1, mem=1721.0M)
[01/22 17:32:58  43137s]  ...processing cgNrb(cpu=0:00:00.1, mem=1721.0M)
[01/22 17:32:58  43137s]  ...processing cgObs (cpu=0:00:00.1, mem=1721.0M)
[01/22 17:32:58  43137s]  ...processing cgCon (cpu=0:00:00.1, mem=1721.0M)
[01/22 17:32:58  43137s]  ...processing cgPdm (cpu=0:00:00.1, mem=1721.0M)
[01/22 17:32:58  43137s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=1721.0M)
[01/22 17:32:58  43137s] 
[01/22 17:32:58  43137s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/22 17:32:58  43137s] 
[01/22 17:32:58  43137s] #optDebug: {0, 1.000}
[01/22 17:32:58  43137s] ### Creating RouteCongInterface, finished
[01/22 17:32:58  43137s] Updated routing constraints on 0 nets.
[01/22 17:32:58  43137s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11879.1
[01/22 17:32:58  43137s] Bottom Preferred Layer:
[01/22 17:32:58  43137s]     None
[01/22 17:32:58  43137s] Via Pillar Rule:
[01/22 17:32:58  43137s]     None
[01/22 17:32:58  43137s] *** CongRefineRouteType #1 [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 11:58:57.2/55:18:40.7 (0.2), mem = 1721.0M
[01/22 17:32:58  43137s] 
[01/22 17:32:58  43137s] =============================================================================================
[01/22 17:32:58  43137s]  Step TAT Report for CongRefineRouteType #1                                     21.10-p004_1
[01/22 17:32:58  43137s] =============================================================================================
[01/22 17:32:58  43137s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/22 17:32:58  43137s] ---------------------------------------------------------------------------------------------
[01/22 17:32:58  43137s] [ RouteCongInterfaceInit ]      1   0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/22 17:32:58  43137s] [ MISC                   ]          0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:32:58  43137s] ---------------------------------------------------------------------------------------------
[01/22 17:32:58  43137s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/22 17:32:58  43137s] ---------------------------------------------------------------------------------------------
[01/22 17:32:58  43137s] 
[01/22 17:32:58  43137s] End: GigaOpt Route Type Constraints Refinement
[01/22 17:32:58  43137s] The useful skew maximum allowed delay is: 0.3
[01/22 17:32:58  43137s] Deleting Lib Analyzer.
[01/22 17:32:58  43137s] *** SimplifyNetlist #1 [begin] : totSession cpu/real = 11:58:57.2/55:18:40.7 (0.2), mem = 1721.0M
[01/22 17:32:58  43137s] Info: 1 clock net  excluded from IPO operation.
[01/22 17:32:58  43137s] ### Creating LA Mngr. totSessionCpu=11:58:57 mem=1721.0M
[01/22 17:32:58  43137s] ### Creating LA Mngr, finished. totSessionCpu=11:58:57 mem=1721.0M
[01/22 17:32:58  43137s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/22 17:32:58  43137s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11879.2
[01/22 17:32:58  43137s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/22 17:32:58  43137s] ### Creating PhyDesignMc. totSessionCpu=11:58:57 mem=1721.0M
[01/22 17:32:58  43137s] OPERPROF: Starting DPlace-Init at level 1, MEM:1721.0M, EPOCH TIME: 1737547378.473387
[01/22 17:32:58  43137s] z: 2, totalTracks: 1
[01/22 17:32:58  43137s] z: 4, totalTracks: 1
[01/22 17:32:58  43137s] z: 6, totalTracks: 1
[01/22 17:32:58  43137s] z: 8, totalTracks: 1
[01/22 17:32:58  43137s] #spOpts: minPadR=1.1 mergeVia=F 
[01/22 17:32:58  43137s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1721.0M, EPOCH TIME: 1737547378.475423
[01/22 17:32:58  43137s] 
[01/22 17:32:58  43137s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/22 17:32:58  43137s] OPERPROF:     Starting CMU at level 3, MEM:1721.0M, EPOCH TIME: 1737547378.489392
[01/22 17:32:58  43137s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1721.0M, EPOCH TIME: 1737547378.489573
[01/22 17:32:58  43137s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.014, MEM:1721.0M, EPOCH TIME: 1737547378.489630
[01/22 17:32:58  43137s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1721.0MB).
[01/22 17:32:58  43137s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.016, MEM:1721.0M, EPOCH TIME: 1737547378.489726
[01/22 17:32:58  43137s] TotalInstCnt at PhyDesignMc Initialization: 21
[01/22 17:32:58  43137s] ### Creating PhyDesignMc, finished. totSessionCpu=11:58:57 mem=1721.0M
[01/22 17:32:58  43137s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:32:58  43137s] 
[01/22 17:32:58  43137s] Footprint cell information for calculating maxBufDist
[01/22 17:32:58  43137s] *info: There are 10 candidate Buffer cells
[01/22 17:32:58  43137s] *info: There are 12 candidate Inverter cells
[01/22 17:32:58  43137s] 
[01/22 17:32:58  43137s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:32:58  43137s] #optDebug: Start CG creation (mem=1721.0M)
[01/22 17:32:58  43137s]  ...initializing CG **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:32:58  43137s]  maxDriveDist -0.000500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 11.970000 
[01/22 17:32:58  43137s] (cpu=0:00:00.1, mem=1721.0M)
[01/22 17:32:58  43137s]  ...processing cgPrt (cpu=0:00:00.1, mem=1721.0M)
[01/22 17:32:58  43137s]  ...processing cgEgp (cpu=0:00:00.1, mem=1721.0M)
[01/22 17:32:58  43137s]  ...processing cgPbk (cpu=0:00:00.1, mem=1721.0M)
[01/22 17:32:58  43137s]  ...processing cgNrb(cpu=0:00:00.1, mem=1721.0M)
[01/22 17:32:58  43137s]  ...processing cgObs (cpu=0:00:00.1, mem=1721.0M)
[01/22 17:32:58  43137s]  ...processing cgCon (cpu=0:00:00.1, mem=1721.0M)
[01/22 17:32:58  43137s]  ...processing cgPdm (cpu=0:00:00.1, mem=1721.0M)
[01/22 17:32:58  43137s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=1721.0M)
[01/22 17:32:58  43137s] ### Creating RouteCongInterface, started
[01/22 17:32:58  43137s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:32:58  43137s] 
[01/22 17:32:58  43137s] Creating Lib Analyzer ...
[01/22 17:32:58  43137s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:32:58  43137s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/22 17:32:58  43137s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/22 17:32:58  43137s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/22 17:32:58  43137s] 
[01/22 17:32:58  43137s] {RT RC_Corner 0 11 11 {7 0} {10 0} 2}
[01/22 17:32:59  43137s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=11:58:58 mem=1737.0M
[01/22 17:32:59  43137s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=11:58:58 mem=1737.0M
[01/22 17:32:59  43137s] Creating Lib Analyzer, finished. 
[01/22 17:32:59  43137s] 
[01/22 17:32:59  43137s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/22 17:32:59  43137s] 
[01/22 17:32:59  43137s] #optDebug: {0, 1.000}
[01/22 17:32:59  43137s] ### Creating RouteCongInterface, finished
[01/22 17:32:59  43137s] {MG  {7 0 9.6 0.249412}  {10 0 32.9 0.849279} }
[01/22 17:32:59  43138s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1756.1M, EPOCH TIME: 1737547379.274111
[01/22 17:32:59  43138s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1756.1M, EPOCH TIME: 1737547379.274219
[01/22 17:32:59  43138s] 
[01/22 17:32:59  43138s] Netlist preparation processing... 
[01/22 17:32:59  43138s] Removed 0 instance
[01/22 17:32:59  43138s] *info: Marking 0 isolation instances dont touch
[01/22 17:32:59  43138s] *info: Marking 0 level shifter instances dont touch
[01/22 17:32:59  43138s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1737.0M, EPOCH TIME: 1737547379.276162
[01/22 17:32:59  43138s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1646.0M, EPOCH TIME: 1737547379.277501
[01/22 17:32:59  43138s] TotalInstCnt at PhyDesignMc Destruction: 21
[01/22 17:32:59  43138s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11879.2
[01/22 17:32:59  43138s] *** SimplifyNetlist #1 [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 11:58:58.0/55:18:41.5 (0.2), mem = 1646.0M
[01/22 17:32:59  43138s] 
[01/22 17:32:59  43138s] =============================================================================================
[01/22 17:32:59  43138s]  Step TAT Report for SimplifyNetlist #1                                         21.10-p004_1
[01/22 17:32:59  43138s] =============================================================================================
[01/22 17:32:59  43138s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/22 17:32:59  43138s] ---------------------------------------------------------------------------------------------
[01/22 17:32:59  43138s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  48.1 % )     0:00:00.4 /  0:00:00.4    1.0
[01/22 17:32:59  43138s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:32:59  43138s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.6
[01/22 17:32:59  43138s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[01/22 17:32:59  43138s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (  33.3 % )     0:00:00.3 /  0:00:00.3    1.0
[01/22 17:32:59  43138s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:32:59  43138s] [ MISC                   ]          0:00:00.1  (  16.7 % )     0:00:00.1 /  0:00:00.1    0.9
[01/22 17:32:59  43138s] ---------------------------------------------------------------------------------------------
[01/22 17:32:59  43138s]  SimplifyNetlist #1 TOTAL           0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[01/22 17:32:59  43138s] ---------------------------------------------------------------------------------------------
[01/22 17:32:59  43138s] 
[01/22 17:32:59  43138s] 
[01/22 17:32:59  43138s] Active setup views:
[01/22 17:32:59  43138s]  setup
[01/22 17:32:59  43138s]   Dominating endpoints: 0
[01/22 17:32:59  43138s]   Dominating TNS: -0.000
[01/22 17:32:59  43138s] 
[01/22 17:32:59  43138s] Deleting Lib Analyzer.
[01/22 17:32:59  43138s] Begin: GigaOpt Global Optimization
[01/22 17:32:59  43138s] *info: use new DP (enabled)
[01/22 17:32:59  43138s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[01/22 17:32:59  43138s] Info: 1 clock net  excluded from IPO operation.
[01/22 17:32:59  43138s] *** GlobalOpt #1 [begin] : totSession cpu/real = 11:58:58.0/55:18:41.6 (0.2), mem = 1684.2M
[01/22 17:32:59  43138s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11879.3
[01/22 17:32:59  43138s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/22 17:32:59  43138s] ### Creating PhyDesignMc. totSessionCpu=11:58:58 mem=1684.2M
[01/22 17:32:59  43138s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/22 17:32:59  43138s] OPERPROF: Starting DPlace-Init at level 1, MEM:1684.2M, EPOCH TIME: 1737547379.290517
[01/22 17:32:59  43138s] z: 2, totalTracks: 1
[01/22 17:32:59  43138s] z: 4, totalTracks: 1
[01/22 17:32:59  43138s] z: 6, totalTracks: 1
[01/22 17:32:59  43138s] z: 8, totalTracks: 1
[01/22 17:32:59  43138s] #spOpts: minPadR=1.1 mergeVia=F 
[01/22 17:32:59  43138s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1684.2M, EPOCH TIME: 1737547379.292486
[01/22 17:32:59  43138s] 
[01/22 17:32:59  43138s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/22 17:32:59  43138s] OPERPROF:     Starting CMU at level 3, MEM:1684.2M, EPOCH TIME: 1737547379.307904
[01/22 17:32:59  43138s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1684.2M, EPOCH TIME: 1737547379.308159
[01/22 17:32:59  43138s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.016, MEM:1684.2M, EPOCH TIME: 1737547379.308219
[01/22 17:32:59  43138s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1684.2MB).
[01/22 17:32:59  43138s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.018, MEM:1684.2M, EPOCH TIME: 1737547379.308319
[01/22 17:32:59  43138s] TotalInstCnt at PhyDesignMc Initialization: 21
[01/22 17:32:59  43138s] ### Creating PhyDesignMc, finished. totSessionCpu=11:58:58 mem=1684.2M
[01/22 17:32:59  43138s] ### Creating RouteCongInterface, started
[01/22 17:32:59  43138s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:32:59  43138s] 
[01/22 17:32:59  43138s] Creating Lib Analyzer ...
[01/22 17:32:59  43138s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:32:59  43138s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/22 17:32:59  43138s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/22 17:32:59  43138s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/22 17:32:59  43138s] 
[01/22 17:32:59  43138s] {RT RC_Corner 0 11 11 {7 0} {10 0} 2}
[01/22 17:32:59  43138s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=11:58:58 mem=1684.2M
[01/22 17:32:59  43138s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=11:58:58 mem=1684.2M
[01/22 17:32:59  43138s] Creating Lib Analyzer, finished. 
[01/22 17:32:59  43138s] 
[01/22 17:32:59  43138s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/22 17:32:59  43138s] 
[01/22 17:32:59  43138s] #optDebug: {0, 1.000}
[01/22 17:32:59  43138s] ### Creating RouteCongInterface, finished
[01/22 17:32:59  43138s] {MG  {7 0 9.6 0.249412}  {10 0 32.9 0.849279} }
[01/22 17:32:59  43138s] *info: 1 clock net excluded
[01/22 17:32:59  43138s] *info: 2 special nets excluded.
[01/22 17:32:59  43138s] *info: 2 no-driver nets excluded.
[01/22 17:32:59  43138s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1703.3M, EPOCH TIME: 1737547379.851787
[01/22 17:32:59  43138s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.000, MEM:1703.3M, EPOCH TIME: 1737547379.851875
[01/22 17:32:59  43138s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[01/22 17:32:59  43138s] +--------+--------+---------+------------+--------+----------+---------+-----------------+
[01/22 17:32:59  43138s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|    End Point    |
[01/22 17:32:59  43138s] +--------+--------+---------+------------+--------+----------+---------+-----------------+
[01/22 17:32:59  43138s] |   0.000|   0.000|   67.09%|   0:00:00.0| 1703.3M|     setup|       NA| NA              |
[01/22 17:32:59  43138s] +--------+--------+---------+------------+--------+----------+---------+-----------------+
[01/22 17:32:59  43138s] 
[01/22 17:32:59  43138s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1703.3M) ***
[01/22 17:32:59  43138s] 
[01/22 17:32:59  43138s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1703.3M) ***
[01/22 17:32:59  43138s] Bottom Preferred Layer:
[01/22 17:32:59  43138s]     None
[01/22 17:32:59  43138s] Via Pillar Rule:
[01/22 17:32:59  43138s]     None
[01/22 17:32:59  43138s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[01/22 17:32:59  43138s] Total-nets :: 24, Stn-nets :: 0, ratio :: 0 %
[01/22 17:32:59  43138s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1684.2M, EPOCH TIME: 1737547379.944660
[01/22 17:32:59  43138s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1644.2M, EPOCH TIME: 1737547379.946065
[01/22 17:32:59  43138s] TotalInstCnt at PhyDesignMc Destruction: 21
[01/22 17:32:59  43138s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11879.3
[01/22 17:32:59  43138s] *** GlobalOpt #1 [finish] : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 11:58:58.7/55:18:42.2 (0.2), mem = 1644.2M
[01/22 17:32:59  43138s] 
[01/22 17:32:59  43138s] =============================================================================================
[01/22 17:32:59  43138s]  Step TAT Report for GlobalOpt #1                                               21.10-p004_1
[01/22 17:32:59  43138s] =============================================================================================
[01/22 17:32:59  43138s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/22 17:32:59  43138s] ---------------------------------------------------------------------------------------------
[01/22 17:32:59  43138s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:32:59  43138s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  64.3 % )     0:00:00.4 /  0:00:00.4    1.0
[01/22 17:32:59  43138s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:32:59  43138s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.3
[01/22 17:32:59  43138s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[01/22 17:32:59  43138s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:32:59  43138s] [ TransformInit          ]      1   0:00:00.1  (  16.7 % )     0:00:00.1 /  0:00:00.1    1.1
[01/22 17:32:59  43138s] [ MISC                   ]          0:00:00.1  (  16.7 % )     0:00:00.1 /  0:00:00.1    0.9
[01/22 17:32:59  43138s] ---------------------------------------------------------------------------------------------
[01/22 17:32:59  43138s]  GlobalOpt #1 TOTAL                 0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[01/22 17:32:59  43138s] ---------------------------------------------------------------------------------------------
[01/22 17:32:59  43138s] 
[01/22 17:32:59  43138s] End: GigaOpt Global Optimization
[01/22 17:32:59  43138s] *** Timing Is met
[01/22 17:32:59  43138s] *** Check timing (0:00:00.0)
[01/22 17:32:59  43138s] Deleting Lib Analyzer.
[01/22 17:32:59  43138s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[01/22 17:32:59  43138s] Info: 1 clock net  excluded from IPO operation.
[01/22 17:32:59  43138s] ### Creating LA Mngr. totSessionCpu=11:58:59 mem=1644.2M
[01/22 17:32:59  43138s] ### Creating LA Mngr, finished. totSessionCpu=11:58:59 mem=1644.2M
[01/22 17:32:59  43138s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/22 17:32:59  43138s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/22 17:32:59  43138s] ### Creating PhyDesignMc. totSessionCpu=11:58:59 mem=1701.4M
[01/22 17:32:59  43138s] OPERPROF: Starting DPlace-Init at level 1, MEM:1701.4M, EPOCH TIME: 1737547379.958842
[01/22 17:32:59  43138s] z: 2, totalTracks: 1
[01/22 17:32:59  43138s] z: 4, totalTracks: 1
[01/22 17:32:59  43138s] z: 6, totalTracks: 1
[01/22 17:32:59  43138s] z: 8, totalTracks: 1
[01/22 17:32:59  43138s] #spOpts: minPadR=1.1 mergeVia=F 
[01/22 17:32:59  43138s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1701.4M, EPOCH TIME: 1737547379.960792
[01/22 17:32:59  43138s] 
[01/22 17:32:59  43138s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/22 17:32:59  43138s] OPERPROF:     Starting CMU at level 3, MEM:1701.4M, EPOCH TIME: 1737547379.976058
[01/22 17:32:59  43138s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1701.4M, EPOCH TIME: 1737547379.976279
[01/22 17:32:59  43138s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:1701.4M, EPOCH TIME: 1737547379.976338
[01/22 17:32:59  43138s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1701.4MB).
[01/22 17:32:59  43138s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.018, MEM:1701.4M, EPOCH TIME: 1737547379.976440
[01/22 17:32:59  43138s] TotalInstCnt at PhyDesignMc Initialization: 21
[01/22 17:32:59  43138s] ### Creating PhyDesignMc, finished. totSessionCpu=11:58:59 mem=1701.4M
[01/22 17:32:59  43138s] Begin: Area Reclaim Optimization
[01/22 17:32:59  43138s] *** AreaOpt #1 [begin] : totSession cpu/real = 11:58:58.7/55:18:42.2 (0.2), mem = 1701.4M
[01/22 17:32:59  43138s] 
[01/22 17:32:59  43138s] Creating Lib Analyzer ...
[01/22 17:32:59  43138s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:32:59  43138s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/22 17:32:59  43138s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/22 17:32:59  43138s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/22 17:32:59  43138s] 
[01/22 17:33:00  43138s] {RT RC_Corner 0 11 11 {7 0} {10 0} 2}
[01/22 17:33:00  43139s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=11:58:59 mem=1703.4M
[01/22 17:33:00  43139s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=11:58:59 mem=1703.4M
[01/22 17:33:00  43139s] Creating Lib Analyzer, finished. 
[01/22 17:33:00  43139s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11879.4
[01/22 17:33:00  43139s] ### Creating RouteCongInterface, started
[01/22 17:33:00  43139s] 
[01/22 17:33:00  43139s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/22 17:33:00  43139s] 
[01/22 17:33:00  43139s] #optDebug: {0, 1.000}
[01/22 17:33:00  43139s] ### Creating RouteCongInterface, finished
[01/22 17:33:00  43139s] {MG  {7 0 9.6 0.249412}  {10 0 32.9 0.849279} }
[01/22 17:33:00  43139s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1703.4M, EPOCH TIME: 1737547380.472721
[01/22 17:33:00  43139s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1703.4M, EPOCH TIME: 1737547380.472803
[01/22 17:33:00  43139s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 67.09
[01/22 17:33:00  43139s] +---------+---------+--------+--------+------------+--------+
[01/22 17:33:00  43139s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/22 17:33:00  43139s] +---------+---------+--------+--------+------------+--------+
[01/22 17:33:00  43139s] |   67.09%|        -|   0.000|   0.000|   0:00:00.0| 1703.4M|
[01/22 17:33:00  43139s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[01/22 17:33:00  43139s] |   67.09%|        0|   0.000|   0.000|   0:00:00.0| 1703.4M|
[01/22 17:33:00  43139s] |   67.09%|        0|   0.000|   0.000|   0:00:00.0| 1703.4M|
[01/22 17:33:00  43139s] |   67.09%|        0|   0.000|   0.000|   0:00:00.0| 1703.4M|
[01/22 17:33:00  43139s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[01/22 17:33:00  43139s] |   67.09%|        0|   0.000|   0.000|   0:00:00.0| 1703.4M|
[01/22 17:33:00  43139s] +---------+---------+--------+--------+------------+--------+
[01/22 17:33:00  43139s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 67.09
[01/22 17:33:00  43139s] 
[01/22 17:33:00  43139s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/22 17:33:00  43139s] --------------------------------------------------------------
[01/22 17:33:00  43139s] |                                   | Total     | Sequential |
[01/22 17:33:00  43139s] --------------------------------------------------------------
[01/22 17:33:00  43139s] | Num insts resized                 |       0  |       0    |
[01/22 17:33:00  43139s] | Num insts undone                  |       0  |       0    |
[01/22 17:33:00  43139s] | Num insts Downsized               |       0  |       0    |
[01/22 17:33:00  43139s] | Num insts Samesized               |       0  |       0    |
[01/22 17:33:00  43139s] | Num insts Upsized                 |       0  |       0    |
[01/22 17:33:00  43139s] | Num multiple commits+uncommits    |       0  |       -    |
[01/22 17:33:00  43139s] --------------------------------------------------------------
[01/22 17:33:00  43139s] Bottom Preferred Layer:
[01/22 17:33:00  43139s]     None
[01/22 17:33:00  43139s] Via Pillar Rule:
[01/22 17:33:00  43139s]     None
[01/22 17:33:00  43139s] End: Core Area Reclaim Optimization (cpu = 0:00:00.5) (real = 0:00:01.0) **
[01/22 17:33:00  43139s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11879.4
[01/22 17:33:00  43139s] *** AreaOpt #1 [finish] : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 11:58:59.2/55:18:42.7 (0.2), mem = 1703.4M
[01/22 17:33:00  43139s] 
[01/22 17:33:00  43139s] =============================================================================================
[01/22 17:33:00  43139s]  Step TAT Report for AreaOpt #1                                                 21.10-p004_1
[01/22 17:33:00  43139s] =============================================================================================
[01/22 17:33:00  43139s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/22 17:33:00  43139s] ---------------------------------------------------------------------------------------------
[01/22 17:33:00  43139s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:33:00  43139s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  81.2 % )     0:00:00.4 /  0:00:00.4    1.0
[01/22 17:33:00  43139s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:33:00  43139s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:33:00  43139s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:33:00  43139s] [ OptSingleIteration     ]      4   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:33:00  43139s] [ OptGetWeight           ]     16   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:33:00  43139s] [ OptEval                ]     16   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:33:00  43139s] [ OptCommit              ]     16   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:33:00  43139s] [ PostCommitDelayUpdate  ]     16   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:33:00  43139s] [ MISC                   ]          0:00:00.1  (  15.6 % )     0:00:00.1 /  0:00:00.1    1.4
[01/22 17:33:00  43139s] ---------------------------------------------------------------------------------------------
[01/22 17:33:00  43139s]  AreaOpt #1 TOTAL                   0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[01/22 17:33:00  43139s] ---------------------------------------------------------------------------------------------
[01/22 17:33:00  43139s] 
[01/22 17:33:00  43139s] Executing incremental physical updates
[01/22 17:33:00  43139s] Executing incremental physical updates
[01/22 17:33:00  43139s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1684.4M, EPOCH TIME: 1737547380.484263
[01/22 17:33:00  43139s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:1646.4M, EPOCH TIME: 1737547380.485766
[01/22 17:33:00  43139s] TotalInstCnt at PhyDesignMc Destruction: 21
[01/22 17:33:00  43139s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1646.36M, totSessionCpu=11:58:59).
[01/22 17:33:00  43139s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1646.4M, EPOCH TIME: 1737547380.492045
[01/22 17:33:00  43139s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.016, MEM:1646.4M, EPOCH TIME: 1737547380.507797
[01/22 17:33:00  43139s] **INFO: Flow update: Design is easy to close.
[01/22 17:33:00  43139s] *** IncrReplace #1 [begin] : totSession cpu/real = 11:58:59.3/55:18:42.8 (0.2), mem = 1646.4M
[01/22 17:33:00  43139s] 
[01/22 17:33:00  43139s] *** Start incrementalPlace ***
[01/22 17:33:00  43139s] User Input Parameters:
[01/22 17:33:00  43139s] - Congestion Driven    : On
[01/22 17:33:00  43139s] - Timing Driven        : On
[01/22 17:33:00  43139s] - Area-Violation Based : On
[01/22 17:33:00  43139s] - Start Rollback Level : -5
[01/22 17:33:00  43139s] - Legalized            : On
[01/22 17:33:00  43139s] - Window Based         : Off
[01/22 17:33:00  43139s] - eDen incr mode       : Off
[01/22 17:33:00  43139s] - Small incr mode      : Off
[01/22 17:33:00  43139s] 
[01/22 17:33:00  43139s] no activity file in design. spp won't run.
[01/22 17:33:00  43139s] 
[01/22 17:33:00  43139s] TimeStamp Deleting Cell Server Begin ...
[01/22 17:33:00  43139s] Deleting Lib Analyzer.
[01/22 17:33:00  43139s] 
[01/22 17:33:00  43139s] TimeStamp Deleting Cell Server End ...
[01/22 17:33:00  43139s] Effort level <high> specified for reg2reg path_group
[01/22 17:33:00  43139s] No Views given, use default active views for adaptive view pruning
[01/22 17:33:00  43139s] SKP will enable view:
[01/22 17:33:00  43139s]   setup
[01/22 17:33:00  43139s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1646.4M, EPOCH TIME: 1737547380.548950
[01/22 17:33:00  43139s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.002, MEM:1646.4M, EPOCH TIME: 1737547380.550644
[01/22 17:33:00  43139s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1646.4M, EPOCH TIME: 1737547380.550704
[01/22 17:33:00  43139s] Starting Early Global Route congestion estimation: mem = 1646.4M
[01/22 17:33:00  43139s] (I)      ==================== Layers =====================
[01/22 17:33:00  43139s] (I)      +-----+----+---------+---------+--------+-------+
[01/22 17:33:00  43139s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/22 17:33:00  43139s] (I)      +-----+----+---------+---------+--------+-------+
[01/22 17:33:00  43139s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/22 17:33:00  43139s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/22 17:33:00  43139s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/22 17:33:00  43139s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/22 17:33:00  43139s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/22 17:33:00  43139s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/22 17:33:00  43139s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/22 17:33:00  43139s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/22 17:33:00  43139s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/22 17:33:00  43139s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/22 17:33:00  43139s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/22 17:33:00  43139s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/22 17:33:00  43139s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/22 17:33:00  43139s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/22 17:33:00  43139s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/22 17:33:00  43139s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/22 17:33:00  43139s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/22 17:33:00  43139s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/22 17:33:00  43139s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/22 17:33:00  43139s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/22 17:33:00  43139s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/22 17:33:00  43139s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/22 17:33:00  43139s] (I)      +-----+----+---------+---------+--------+-------+
[01/22 17:33:00  43139s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/22 17:33:00  43139s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/22 17:33:00  43139s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/22 17:33:00  43139s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/22 17:33:00  43139s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/22 17:33:00  43139s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/22 17:33:00  43139s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/22 17:33:00  43139s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/22 17:33:00  43139s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/22 17:33:00  43139s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/22 17:33:00  43139s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/22 17:33:00  43139s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/22 17:33:00  43139s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/22 17:33:00  43139s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/22 17:33:00  43139s] (I)      +-----+----+---------+---------+--------+-------+
[01/22 17:33:00  43139s] (I)      Started Import and model ( Curr Mem: 1646.36 MB )
[01/22 17:33:00  43139s] (I)      Default power domain name = counter
[01/22 17:33:00  43139s] .== Non-default Options ==
[01/22 17:33:00  43139s] (I)      Maximum routing layer                              : 11
[01/22 17:33:00  43139s] (I)      Number of threads                                  : 1
[01/22 17:33:00  43139s] (I)      Use non-blocking free Dbs wires                    : false
[01/22 17:33:00  43139s] (I)      Method to set GCell size                           : row
[01/22 17:33:00  43139s] (I)      Counted 223 PG shapes. We will not process PG shapes layer by layer.
[01/22 17:33:00  43139s] (I)      Use row-based GCell size
[01/22 17:33:00  43139s] (I)      Use row-based GCell align
[01/22 17:33:00  43139s] (I)      layer 0 area = 80000
[01/22 17:33:00  43139s] (I)      layer 1 area = 80000
[01/22 17:33:00  43139s] (I)      layer 2 area = 80000
[01/22 17:33:00  43139s] (I)      layer 3 area = 80000
[01/22 17:33:00  43139s] (I)      layer 4 area = 80000
[01/22 17:33:00  43139s] (I)      layer 5 area = 80000
[01/22 17:33:00  43139s] (I)      layer 6 area = 80000
[01/22 17:33:00  43139s] (I)      layer 7 area = 80000
[01/22 17:33:00  43139s] (I)      layer 8 area = 80000
[01/22 17:33:00  43139s] (I)      layer 9 area = 400000
[01/22 17:33:00  43139s] (I)      layer 10 area = 400000
[01/22 17:33:00  43139s] (I)      GCell unit size   : 3420
[01/22 17:33:00  43139s] (I)      GCell multiplier  : 1
[01/22 17:33:00  43139s] (I)      GCell row height  : 3420
[01/22 17:33:00  43139s] (I)      Actual row height : 3420
[01/22 17:33:00  43139s] (I)      GCell align ref   : 10000 10260
[01/22 17:33:00  43139s] [NR-eGR] Track table information for default rule: 
[01/22 17:33:00  43139s] [NR-eGR] Metal1 has no routable track
[01/22 17:33:00  43139s] [NR-eGR] Metal2 has single uniform track structure
[01/22 17:33:00  43139s] [NR-eGR] Metal3 has single uniform track structure
[01/22 17:33:00  43139s] [NR-eGR] Metal4 has single uniform track structure
[01/22 17:33:00  43139s] [NR-eGR] Metal5 has single uniform track structure
[01/22 17:33:00  43139s] [NR-eGR] Metal6 has single uniform track structure
[01/22 17:33:00  43139s] [NR-eGR] Metal7 has single uniform track structure
[01/22 17:33:00  43139s] [NR-eGR] Metal8 has single uniform track structure
[01/22 17:33:00  43139s] [NR-eGR] Metal9 has single uniform track structure
[01/22 17:33:00  43139s] [NR-eGR] Metal10 has single uniform track structure
[01/22 17:33:00  43139s] [NR-eGR] Metal11 has single uniform track structure
[01/22 17:33:00  43139s] (I)      ==================== Default via =====================
[01/22 17:33:00  43139s] (I)      +----+------------------+----------------------------+
[01/22 17:33:00  43139s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/22 17:33:00  43139s] (I)      +----+------------------+----------------------------+
[01/22 17:33:00  43139s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/22 17:33:00  43139s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/22 17:33:00  43139s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/22 17:33:00  43139s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/22 17:33:00  43139s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/22 17:33:00  43139s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/22 17:33:00  43139s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/22 17:33:00  43139s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/22 17:33:00  43139s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/22 17:33:00  43139s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/22 17:33:00  43139s] (I)      +----+------------------+----------------------------+
[01/22 17:33:00  43139s] [NR-eGR] Read 384 PG shapes
[01/22 17:33:00  43139s] [NR-eGR] Read 0 clock shapes
[01/22 17:33:00  43139s] [NR-eGR] Read 0 other shapes
[01/22 17:33:00  43139s] [NR-eGR] #Routing Blockages  : 0
[01/22 17:33:00  43139s] [NR-eGR] #Instance Blockages : 0
[01/22 17:33:00  43139s] [NR-eGR] #PG Blockages       : 384
[01/22 17:33:00  43139s] [NR-eGR] #Halo Blockages     : 0
[01/22 17:33:00  43139s] [NR-eGR] #Boundary Blockages : 0
[01/22 17:33:00  43139s] [NR-eGR] #Clock Blockages    : 0
[01/22 17:33:00  43139s] [NR-eGR] #Other Blockages    : 0
[01/22 17:33:00  43139s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/22 17:33:00  43139s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/22 17:33:00  43139s] [NR-eGR] Read 24 nets ( ignored 0 )
[01/22 17:33:00  43139s] (I)      early_global_route_priority property id does not exist.
[01/22 17:33:00  43139s] (I)      Read Num Blocks=384  Num Prerouted Wires=0  Num CS=0
[01/22 17:33:00  43139s] (I)      Layer 1 (V) : #blockages 40 : #preroutes 0
[01/22 17:33:00  43139s] (I)      Layer 2 (H) : #blockages 40 : #preroutes 0
[01/22 17:33:00  43139s] (I)      Layer 3 (V) : #blockages 40 : #preroutes 0
[01/22 17:33:00  43139s] (I)      Layer 4 (H) : #blockages 40 : #preroutes 0
[01/22 17:33:00  43139s] (I)      Layer 5 (V) : #blockages 40 : #preroutes 0
[01/22 17:33:00  43139s] (I)      Layer 6 (H) : #blockages 40 : #preroutes 0
[01/22 17:33:00  43139s] (I)      Layer 7 (V) : #blockages 40 : #preroutes 0
[01/22 17:33:00  43139s] (I)      Layer 8 (H) : #blockages 40 : #preroutes 0
[01/22 17:33:00  43139s] (I)      Layer 9 (V) : #blockages 44 : #preroutes 0
[01/22 17:33:00  43139s] (I)      Layer 10 (H) : #blockages 20 : #preroutes 0
[01/22 17:33:00  43139s] (I)      Number of ignored nets                =      0
[01/22 17:33:00  43139s] (I)      Number of connected nets              =      0
[01/22 17:33:00  43139s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/22 17:33:00  43139s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/22 17:33:00  43139s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/22 17:33:00  43139s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/22 17:33:00  43139s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/22 17:33:00  43139s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/22 17:33:00  43139s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/22 17:33:00  43139s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/22 17:33:00  43139s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/22 17:33:00  43139s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/22 17:33:00  43139s] (I)      Ndr track 0 does not exist
[01/22 17:33:00  43139s] (I)      ---------------------Grid Graph Info--------------------
[01/22 17:33:00  43139s] (I)      Routing area        : (0, 0) - (51600, 34200)
[01/22 17:33:00  43139s] (I)      Core area           : (10000, 10260) - (41600, 23940)
[01/22 17:33:00  43139s] (I)      Site width          :   400  (dbu)
[01/22 17:33:00  43139s] (I)      Row height          :  3420  (dbu)
[01/22 17:33:00  43139s] (I)      GCell row height    :  3420  (dbu)
[01/22 17:33:00  43139s] (I)      GCell width         :  3420  (dbu)
[01/22 17:33:00  43139s] (I)      GCell height        :  3420  (dbu)
[01/22 17:33:00  43139s] (I)      Grid                :    15    10    11
[01/22 17:33:00  43139s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/22 17:33:00  43139s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/22 17:33:00  43139s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/22 17:33:00  43139s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/22 17:33:00  43139s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/22 17:33:00  43139s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/22 17:33:00  43139s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/22 17:33:00  43139s] (I)      First track coord   :     0   200   190   200   190   200   190   200   190  1200   950
[01/22 17:33:00  43139s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/22 17:33:00  43139s] (I)      Total num of tracks :     0   129    90   129    90   129    90   129    90    51    35
[01/22 17:33:00  43139s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/22 17:33:00  43139s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/22 17:33:00  43139s] (I)      --------------------------------------------------------
[01/22 17:33:00  43139s] 
[01/22 17:33:00  43139s] [NR-eGR] ============ Routing rule table ============
[01/22 17:33:00  43139s] [NR-eGR] Rule id: 0  Nets: 24
[01/22 17:33:00  43139s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/22 17:33:00  43139s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/22 17:33:00  43139s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/22 17:33:00  43139s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/22 17:33:00  43139s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/22 17:33:00  43139s] [NR-eGR] ========================================
[01/22 17:33:00  43139s] [NR-eGR] 
[01/22 17:33:00  43139s] (I)      =============== Blocked Tracks ===============
[01/22 17:33:00  43139s] (I)      +-------+---------+----------+---------------+
[01/22 17:33:00  43139s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/22 17:33:00  43139s] (I)      +-------+---------+----------+---------------+
[01/22 17:33:00  43139s] (I)      |     1 |       0 |        0 |         0.00% |
[01/22 17:33:00  43139s] (I)      |     2 |    1290 |      428 |        33.18% |
[01/22 17:33:00  43139s] (I)      |     3 |    1350 |       76 |         5.63% |
[01/22 17:33:00  43139s] (I)      |     4 |    1290 |      428 |        33.18% |
[01/22 17:33:00  43139s] (I)      |     5 |    1350 |       76 |         5.63% |
[01/22 17:33:00  43139s] (I)      |     6 |    1290 |      428 |        33.18% |
[01/22 17:33:00  43139s] (I)      |     7 |    1350 |       76 |         5.63% |
[01/22 17:33:00  43139s] (I)      |     8 |    1290 |      428 |        33.18% |
[01/22 17:33:00  43139s] (I)      |     9 |    1350 |      152 |        11.26% |
[01/22 17:33:00  43139s] (I)      |    10 |     510 |      366 |        71.76% |
[01/22 17:33:00  43139s] (I)      |    11 |     525 |      284 |        54.10% |
[01/22 17:33:00  43139s] (I)      +-------+---------+----------+---------------+
[01/22 17:33:00  43139s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1646.36 MB )
[01/22 17:33:00  43139s] (I)      Reset routing kernel
[01/22 17:33:00  43139s] (I)      Started Global Routing ( Curr Mem: 1646.36 MB )
[01/22 17:33:00  43139s] (I)      totalPins=88  totalGlobalPin=79 (89.77%)
[01/22 17:33:00  43139s] (I)      total 2D Cap : 10121 = (5309 H, 4812 V)
[01/22 17:33:00  43139s] [NR-eGR] Layer group 1: route 24 net(s) in layer range [2, 11]
[01/22 17:33:00  43139s] (I)      
[01/22 17:33:00  43139s] (I)      ============  Phase 1a Route ============
[01/22 17:33:00  43139s] (I)      Usage: 119 = (54 H, 65 V) = (1.02% H, 1.35% V) = (9.234e+01um H, 1.112e+02um V)
[01/22 17:33:00  43139s] (I)      
[01/22 17:33:00  43139s] (I)      ============  Phase 1b Route ============
[01/22 17:33:00  43139s] (I)      Usage: 119 = (54 H, 65 V) = (1.02% H, 1.35% V) = (9.234e+01um H, 1.112e+02um V)
[01/22 17:33:00  43139s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.034900e+02um
[01/22 17:33:00  43139s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/22 17:33:00  43139s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/22 17:33:00  43139s] (I)      
[01/22 17:33:00  43139s] (I)      ============  Phase 1c Route ============
[01/22 17:33:00  43139s] (I)      Usage: 119 = (54 H, 65 V) = (1.02% H, 1.35% V) = (9.234e+01um H, 1.112e+02um V)
[01/22 17:33:00  43139s] (I)      
[01/22 17:33:00  43139s] (I)      ============  Phase 1d Route ============
[01/22 17:33:00  43139s] (I)      Usage: 119 = (54 H, 65 V) = (1.02% H, 1.35% V) = (9.234e+01um H, 1.112e+02um V)
[01/22 17:33:00  43139s] (I)      
[01/22 17:33:00  43139s] (I)      ============  Phase 1e Route ============
[01/22 17:33:00  43139s] (I)      Usage: 119 = (54 H, 65 V) = (1.02% H, 1.35% V) = (9.234e+01um H, 1.112e+02um V)
[01/22 17:33:00  43139s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.034900e+02um
[01/22 17:33:00  43139s] (I)      
[01/22 17:33:00  43139s] (I)      ============  Phase 1l Route ============
[01/22 17:33:00  43139s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/22 17:33:00  43139s] (I)      Layer  2:       1045        84         0           0        1154    ( 0.00%) 
[01/22 17:33:00  43139s] (I)      Layer  3:       1193        56         0           0        1260    ( 0.00%) 
[01/22 17:33:00  43139s] (I)      Layer  4:       1045        10         0           0        1154    ( 0.00%) 
[01/22 17:33:00  43139s] (I)      Layer  5:       1193         0         0           0        1260    ( 0.00%) 
[01/22 17:33:00  43139s] (I)      Layer  6:       1045         0         0           0        1154    ( 0.00%) 
[01/22 17:33:00  43139s] (I)      Layer  7:       1193         0         0           0        1260    ( 0.00%) 
[01/22 17:33:00  43139s] (I)      Layer  8:       1045         0         0           0        1154    ( 0.00%) 
[01/22 17:33:00  43139s] (I)      Layer  9:       1147         0         0           0        1260    ( 0.00%) 
[01/22 17:33:00  43139s] (I)      Layer 10:        118         0         0         246         215    (53.33%) 
[01/22 17:33:00  43139s] (I)      Layer 11:        219         0         0         274         230    (54.29%) 
[01/22 17:33:00  43139s] (I)      Total:          9243       150         0         519       10101    ( 4.89%) 
[01/22 17:33:00  43139s] (I)      
[01/22 17:33:00  43139s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/22 17:33:00  43139s] [NR-eGR]                        OverCon            
[01/22 17:33:00  43139s] [NR-eGR]                         #Gcell     %Gcell
[01/22 17:33:00  43139s] [NR-eGR]        Layer             (1-0)    OverCon
[01/22 17:33:00  43139s] [NR-eGR] ----------------------------------------------
[01/22 17:33:00  43139s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/22 17:33:00  43139s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/22 17:33:00  43139s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/22 17:33:00  43139s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/22 17:33:00  43139s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/22 17:33:00  43139s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/22 17:33:00  43139s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/22 17:33:00  43139s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/22 17:33:00  43139s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/22 17:33:00  43139s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/22 17:33:00  43139s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/22 17:33:00  43139s] [NR-eGR] ----------------------------------------------
[01/22 17:33:00  43139s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/22 17:33:00  43139s] [NR-eGR] 
[01/22 17:33:00  43139s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1646.36 MB )
[01/22 17:33:00  43139s] (I)      total 2D Cap : 10167 = (5331 H, 4836 V)
[01/22 17:33:00  43139s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/22 17:33:00  43139s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1646.4M
[01/22 17:33:00  43139s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.020, REAL:0.015, MEM:1646.4M, EPOCH TIME: 1737547380.565868
[01/22 17:33:00  43139s] OPERPROF: Starting HotSpotCal at level 1, MEM:1646.4M, EPOCH TIME: 1737547380.565914
[01/22 17:33:00  43139s] [hotspot] +------------+---------------+---------------+
[01/22 17:33:00  43139s] [hotspot] |            |   max hotspot | total hotspot |
[01/22 17:33:00  43139s] [hotspot] +------------+---------------+---------------+
[01/22 17:33:00  43139s] [hotspot] | normalized |          0.00 |          0.00 |
[01/22 17:33:00  43139s] [hotspot] +------------+---------------+---------------+
[01/22 17:33:00  43139s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/22 17:33:00  43139s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/22 17:33:00  43139s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1646.4M, EPOCH TIME: 1737547380.566085
[01/22 17:33:00  43139s] 
[01/22 17:33:00  43139s] === incrementalPlace Internal Loop 1 ===
[01/22 17:33:00  43139s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[01/22 17:33:00  43139s] OPERPROF: Starting IPInitSPData at level 1, MEM:1646.4M, EPOCH TIME: 1737547380.566496
[01/22 17:33:00  43139s] z: 2, totalTracks: 1
[01/22 17:33:00  43139s] z: 4, totalTracks: 1
[01/22 17:33:00  43139s] z: 6, totalTracks: 1
[01/22 17:33:00  43139s] z: 8, totalTracks: 1
[01/22 17:33:00  43139s] #spOpts: minPadR=1.1 
[01/22 17:33:00  43139s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1646.4M, EPOCH TIME: 1737547380.568572
[01/22 17:33:00  43139s] 
[01/22 17:33:00  43139s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/22 17:33:00  43139s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.015, MEM:1646.4M, EPOCH TIME: 1737547380.583895
[01/22 17:33:00  43139s] OPERPROF:   Starting post-place ADS at level 2, MEM:1646.4M, EPOCH TIME: 1737547380.583971
[01/22 17:33:00  43139s] ADSU 0.686 -> 0.686. GS 13.680
[01/22 17:33:00  43139s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.000, MEM:1646.4M, EPOCH TIME: 1737547380.584106
[01/22 17:33:00  43139s] OPERPROF:   Starting spMPad at level 2, MEM:1640.4M, EPOCH TIME: 1737547380.584504
[01/22 17:33:00  43139s] OPERPROF:     Starting spContextMPad at level 3, MEM:1640.4M, EPOCH TIME: 1737547380.584563
[01/22 17:33:00  43139s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1640.4M, EPOCH TIME: 1737547380.584612
[01/22 17:33:00  43139s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.000, MEM:1640.4M, EPOCH TIME: 1737547380.584716
[01/22 17:33:00  43139s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1640.4M, EPOCH TIME: 1737547380.584790
[01/22 17:33:00  43139s] no activity file in design. spp won't run.
[01/22 17:33:00  43139s] [spp] 0
[01/22 17:33:00  43139s] [adp] 0:1:1:3
[01/22 17:33:00  43139s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:1640.4M, EPOCH TIME: 1737547380.584862
[01/22 17:33:00  43139s] SP #FI/SF FL/PI 0/0 21/0
[01/22 17:33:00  43139s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.010, REAL:0.018, MEM:1640.4M, EPOCH TIME: 1737547380.584917
[01/22 17:33:00  43139s] PP off. flexM 0
[01/22 17:33:00  43139s] OPERPROF: Starting CDPad at level 1, MEM:1640.4M, EPOCH TIME: 1737547380.585017
[01/22 17:33:00  43139s] 3DP is on.
[01/22 17:33:00  43139s] 3DP OF M2 0.000, M4 0.000. Diff 0
[01/22 17:33:00  43139s] design sh 0.129.
[01/22 17:33:00  43139s] design sh 0.097.
[01/22 17:33:00  43139s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[01/22 17:33:00  43139s] design sh 0.083.
[01/22 17:33:00  43139s] CDPadU 0.885 -> 0.847. R=0.686, N=21, GS=1.710
[01/22 17:33:00  43139s] OPERPROF: Finished CDPad at level 1, CPU:0.000, REAL:0.000, MEM:1640.4M, EPOCH TIME: 1737547380.585251
[01/22 17:33:00  43139s] OPERPROF: Starting InitSKP at level 1, MEM:1640.4M, EPOCH TIME: 1737547380.585301
[01/22 17:33:00  43139s] no activity file in design. spp won't run.
[01/22 17:33:00  43139s] no activity file in design. spp won't run.
[01/22 17:33:00  43139s] 
[01/22 17:33:00  43139s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/22 17:33:00  43139s] TLC MultiMap info (StdDelay):
[01/22 17:33:00  43139s]   : fast_delay + fast + 1 + no RcCorner := 5.3ps
[01/22 17:33:00  43139s]   : fast_delay + fast + 1 + RC_Corner := 13ps
[01/22 17:33:00  43139s]   : slow_delay + slow + 1 + no RcCorner := 20.1ps
[01/22 17:33:00  43139s]   : slow_delay + slow + 1 + RC_Corner := 38.8ps
[01/22 17:33:00  43139s]  Setting StdDelay to: 38.8ps
[01/22 17:33:00  43139s] 
[01/22 17:33:00  43139s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/22 17:33:00  43139s] *** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
[01/22 17:33:00  43139s] OPERPROF: Finished InitSKP at level 1, CPU:0.020, REAL:0.015, MEM:1644.4M, EPOCH TIME: 1737547380.600006
[01/22 17:33:00  43139s] NP #FI/FS/SF FL/PI: 0/0/0 21/0
[01/22 17:33:00  43139s] no activity file in design. spp won't run.
[01/22 17:33:00  43139s] OPERPROF: Starting npPlace at level 1, MEM:1644.4M, EPOCH TIME: 1737547380.600684
[01/22 17:33:00  43139s] Iteration  4: Total net bbox = 1.391e+02 (6.31e+01 7.60e+01)
[01/22 17:33:00  43139s]               Est.  stn bbox = 1.543e+02 (7.47e+01 7.96e+01)
[01/22 17:33:00  43139s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1620.8M
[01/22 17:33:00  43139s] OPERPROF: Finished npPlace at level 1, CPU:0.020, REAL:0.018, MEM:1620.8M, EPOCH TIME: 1737547380.619002
[01/22 17:33:00  43139s] Legalizing MH Cells... 0 / 0 (level 2)
[01/22 17:33:00  43139s] No instances found in the vector
[01/22 17:33:00  43139s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1620.8M, DRC: 0)
[01/22 17:33:00  43139s] 0 (out of 0) MH cells were successfully legalized.
[01/22 17:33:00  43139s] no activity file in design. spp won't run.
[01/22 17:33:00  43139s] NP #FI/FS/SF FL/PI: 0/0/0 21/0
[01/22 17:33:00  43139s] no activity file in design. spp won't run.
[01/22 17:33:00  43139s] OPERPROF: Starting npPlace at level 1, MEM:1620.8M, EPOCH TIME: 1737547380.619869
[01/22 17:33:00  43139s] Iteration  5: Total net bbox = 1.806e+02 (7.58e+01 1.05e+02)
[01/22 17:33:00  43139s]               Est.  stn bbox = 1.995e+02 (8.84e+01 1.11e+02)
[01/22 17:33:00  43139s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1620.8M
[01/22 17:33:00  43139s] OPERPROF: Finished npPlace at level 1, CPU:0.020, REAL:0.014, MEM:1620.8M, EPOCH TIME: 1737547380.634290
[01/22 17:33:00  43139s] Legalizing MH Cells... 0 / 0 (level 3)
[01/22 17:33:00  43139s] No instances found in the vector
[01/22 17:33:00  43139s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1620.8M, DRC: 0)
[01/22 17:33:00  43139s] 0 (out of 0) MH cells were successfully legalized.
[01/22 17:33:00  43139s] no activity file in design. spp won't run.
[01/22 17:33:00  43139s] NP #FI/FS/SF FL/PI: 0/0/0 21/0
[01/22 17:33:00  43139s] no activity file in design. spp won't run.
[01/22 17:33:00  43139s] OPERPROF: Starting npPlace at level 1, MEM:1620.8M, EPOCH TIME: 1737547380.635129
[01/22 17:33:00  43139s] GP RA stats: MHOnly 0 nrInst 21 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[01/22 17:33:00  43139s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:1620.8M, EPOCH TIME: 1737547380.646994
[01/22 17:33:00  43139s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:1620.8M, EPOCH TIME: 1737547380.647062
[01/22 17:33:00  43139s] Iteration  6: Total net bbox = 1.562e+02 (6.72e+01 8.90e+01)
[01/22 17:33:00  43139s]               Est.  stn bbox = 1.732e+02 (7.90e+01 9.42e+01)
[01/22 17:33:00  43139s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1620.8M
[01/22 17:33:00  43139s] OPERPROF: Finished npPlace at level 1, CPU:0.010, REAL:0.012, MEM:1620.8M, EPOCH TIME: 1737547380.647345
[01/22 17:33:00  43139s] Legalizing MH Cells... 0 / 0 (level 4)
[01/22 17:33:00  43139s] No instances found in the vector
[01/22 17:33:00  43139s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1620.8M, DRC: 0)
[01/22 17:33:00  43139s] 0 (out of 0) MH cells were successfully legalized.
[01/22 17:33:00  43139s] Move report: Timing Driven Placement moves 21 insts, mean move: 2.55 um, max move: 5.73 um 
[01/22 17:33:00  43139s] 	Max move on inst (count_reg[1]): (9.20, 8.55) --> (5.18, 6.84)
[01/22 17:33:00  43139s] no activity file in design. spp won't run.
[01/22 17:33:00  43139s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1620.8M, EPOCH TIME: 1737547380.647977
[01/22 17:33:00  43139s] Saved padding area to DB
[01/22 17:33:00  43139s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1620.8M, EPOCH TIME: 1737547380.648054
[01/22 17:33:00  43139s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:1620.8M, EPOCH TIME: 1737547380.648107
[01/22 17:33:00  43139s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:1620.8M, EPOCH TIME: 1737547380.648158
[01/22 17:33:00  43139s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/22 17:33:00  43139s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:1620.8M, EPOCH TIME: 1737547380.648240
[01/22 17:33:00  43139s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1620.8M, EPOCH TIME: 1737547380.648769
[01/22 17:33:00  43139s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1620.8M, EPOCH TIME: 1737547380.648980
[01/22 17:33:00  43139s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.002, MEM:1620.8M, EPOCH TIME: 1737547380.649601
[01/22 17:33:00  43139s] 
[01/22 17:33:00  43139s] Finished Incremental Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1620.8M)
[01/22 17:33:00  43139s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/22 17:33:00  43139s] Type 'man IMPSP-9025' for more detail.
[01/22 17:33:00  43139s] CongRepair sets shifter mode to gplace
[01/22 17:33:00  43139s] TDRefine: refinePlace mode is spiral
[01/22 17:33:00  43139s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1620.8M, EPOCH TIME: 1737547380.650727
[01/22 17:33:00  43139s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1620.8M, EPOCH TIME: 1737547380.650783
[01/22 17:33:00  43139s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1620.8M, EPOCH TIME: 1737547380.650861
[01/22 17:33:00  43139s] z: 2, totalTracks: 1
[01/22 17:33:00  43139s] z: 4, totalTracks: 1
[01/22 17:33:00  43139s] z: 6, totalTracks: 1
[01/22 17:33:00  43139s] z: 8, totalTracks: 1
[01/22 17:33:00  43139s] #spOpts: minPadR=1.1 mergeVia=F 
[01/22 17:33:00  43139s] All LLGs are deleted
[01/22 17:33:00  43139s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1620.8M, EPOCH TIME: 1737547380.652793
[01/22 17:33:00  43139s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1620.8M, EPOCH TIME: 1737547380.652985
[01/22 17:33:00  43139s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1620.8M, EPOCH TIME: 1737547380.653045
[01/22 17:33:00  43139s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1620.8M, EPOCH TIME: 1737547380.653840
[01/22 17:33:00  43139s] Core basic site is CoreSite
[01/22 17:33:00  43139s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:1620.8M, EPOCH TIME: 1737547380.667136
[01/22 17:33:00  43139s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.003, MEM:1621.6M, EPOCH TIME: 1737547380.670092
[01/22 17:33:00  43139s] Fast DP-INIT is on for default
[01/22 17:33:00  43139s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/22 17:33:00  43139s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.010, REAL:0.017, MEM:1621.6M, EPOCH TIME: 1737547380.671049
[01/22 17:33:00  43139s] 
[01/22 17:33:00  43139s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/22 17:33:00  43139s] OPERPROF:         Starting CMU at level 5, MEM:1621.6M, EPOCH TIME: 1737547380.671221
[01/22 17:33:00  43139s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1621.6M, EPOCH TIME: 1737547380.671473
[01/22 17:33:00  43139s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.019, MEM:1621.6M, EPOCH TIME: 1737547380.671556
[01/22 17:33:00  43139s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1621.6MB).
[01/22 17:33:00  43139s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.021, MEM:1621.6M, EPOCH TIME: 1737547380.671690
[01/22 17:33:00  43139s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.020, REAL:0.021, MEM:1621.6M, EPOCH TIME: 1737547380.671749
[01/22 17:33:00  43139s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.11879.2
[01/22 17:33:00  43139s] OPERPROF:   Starting RefinePlace at level 2, MEM:1621.6M, EPOCH TIME: 1737547380.671824
[01/22 17:33:00  43139s] *** Starting refinePlace (11:58:59 mem=1621.6M) ***
[01/22 17:33:00  43139s] Total net bbox length = 1.750e+02 (8.479e+01 9.016e+01) (ext = 7.298e+01)
[01/22 17:33:00  43139s] 
[01/22 17:33:00  43139s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/22 17:33:00  43139s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/22 17:33:00  43139s] (I)      Default power domain name = counter
[01/22 17:33:00  43139s] .Default power domain name = counter
[01/22 17:33:00  43139s] .OPERPROF:     Starting RefinePlace2 at level 3, MEM:1621.6M, EPOCH TIME: 1737547380.674450
[01/22 17:33:00  43139s] Starting refinePlace ...
[01/22 17:33:00  43139s] Default power domain name = counter
[01/22 17:33:00  43139s] .Default power domain name = counter
[01/22 17:33:00  43139s] .DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/22 17:33:00  43139s] ** Cut row section cpu time 0:00:00.0.
[01/22 17:33:00  43139s]    Spread Effort: high, pre-route mode, useDDP on.
[01/22 17:33:00  43139s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1621.6MB) @(11:58:59 - 11:58:59).
[01/22 17:33:00  43139s] Move report: preRPlace moves 21 insts, mean move: 0.52 um, max move: 1.93 um 
[01/22 17:33:00  43139s] 	Max move on inst (count_reg[7]): (16.22, 10.26) --> (16.00, 8.55)
[01/22 17:33:00  43139s] 	Length: 18 sites, height: 1 rows, site name: CoreSite, cell type: DFFRHQX1
[01/22 17:33:00  43139s] wireLenOptFixPriorityInst 0 inst fixed
[01/22 17:33:00  43139s] Placement tweakage begins.
[01/22 17:33:00  43139s] wire length = 2.172e+02
[01/22 17:33:00  43139s] wire length = 2.094e+02
[01/22 17:33:00  43139s] Placement tweakage ends.
[01/22 17:33:00  43139s] Move report: tweak moves 8 insts, mean move: 1.28 um, max move: 3.60 um 
[01/22 17:33:00  43139s] 	Max move on inst (g188__6260): (19.60, 8.55) --> (16.00, 8.55)
[01/22 17:33:00  43139s] 
[01/22 17:33:00  43139s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[01/22 17:33:00  43139s] Move report: legalization moves 7 insts, mean move: 2.82 um, max move: 5.42 um spiral
[01/22 17:33:00  43139s] 	Max move on inst (g198__2802): (8.40, 8.55) --> (6.40, 5.13)
[01/22 17:33:00  43139s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[01/22 17:33:00  43139s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/22 17:33:00  43139s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1624.6MB) @(11:58:59 - 11:58:59).
[01/22 17:33:00  43139s] Move report: Detail placement moves 21 insts, mean move: 1.43 um, max move: 5.12 um 
[01/22 17:33:00  43139s] 	Max move on inst (g198__2802): (8.10, 8.55) --> (6.40, 5.13)
[01/22 17:33:00  43139s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1624.6MB
[01/22 17:33:00  43139s] Statistics of distance of Instance movement in refine placement:
[01/22 17:33:00  43139s]   maximum (X+Y) =         5.12 um
[01/22 17:33:00  43139s]   inst (g198__2802) with max move: (8.1, 8.546) -> (6.4, 5.13)
[01/22 17:33:00  43139s]   mean    (X+Y) =         1.43 um
[01/22 17:33:00  43139s] Summary Report:
[01/22 17:33:00  43139s] Instances move: 21 (out of 21 movable)
[01/22 17:33:00  43139s] Instances flipped: 0
[01/22 17:33:00  43139s] Mean displacement: 1.43 um
[01/22 17:33:00  43139s] Max displacement: 5.12 um (Instance: g198__2802) (8.1, 8.546) -> (6.4, 5.13)
[01/22 17:33:00  43139s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: AOI2BB1X1
[01/22 17:33:00  43139s] Total instances moved : 21
[01/22 17:33:00  43139s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.010, REAL:0.008, MEM:1624.6M, EPOCH TIME: 1737547380.682024
[01/22 17:33:00  43139s] Total net bbox length = 2.128e+02 (9.408e+01 1.188e+02) (ext = 7.004e+01)
[01/22 17:33:00  43139s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1624.6MB
[01/22 17:33:00  43139s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1624.6MB) @(11:58:59 - 11:58:59).
[01/22 17:33:00  43139s] *** Finished refinePlace (11:58:59 mem=1624.6M) ***
[01/22 17:33:00  43139s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.11879.2
[01/22 17:33:00  43139s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.020, REAL:0.010, MEM:1624.6M, EPOCH TIME: 1737547380.682290
[01/22 17:33:00  43139s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1624.6M, EPOCH TIME: 1737547380.682341
[01/22 17:33:00  43139s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.002, MEM:1621.6M, EPOCH TIME: 1737547380.683856
[01/22 17:33:00  43139s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.040, REAL:0.033, MEM:1621.6M, EPOCH TIME: 1737547380.683915
[01/22 17:33:00  43139s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1621.6M, EPOCH TIME: 1737547380.684276
[01/22 17:33:00  43139s] Starting Early Global Route congestion estimation: mem = 1621.6M
[01/22 17:33:00  43139s] ==================== Layers =====================
[01/22 17:33:00  43139s] (I)      +-----+----+---------+---------+--------+-------+
[01/22 17:33:00  43139s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/22 17:33:00  43139s] (I)      +-----+----+---------+---------+--------+-------+
[01/22 17:33:00  43139s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/22 17:33:00  43139s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/22 17:33:00  43139s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/22 17:33:00  43139s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/22 17:33:00  43139s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/22 17:33:00  43139s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/22 17:33:00  43139s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/22 17:33:00  43139s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/22 17:33:00  43139s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/22 17:33:00  43139s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/22 17:33:00  43139s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/22 17:33:00  43139s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/22 17:33:00  43139s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/22 17:33:00  43139s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/22 17:33:00  43139s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/22 17:33:00  43139s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/22 17:33:00  43139s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/22 17:33:00  43139s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/22 17:33:00  43139s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/22 17:33:00  43139s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/22 17:33:00  43139s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/22 17:33:00  43139s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/22 17:33:00  43139s] (I)      +-----+----+---------+---------+--------+-------+
[01/22 17:33:00  43139s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/22 17:33:00  43139s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/22 17:33:00  43139s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/22 17:33:00  43139s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/22 17:33:00  43139s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/22 17:33:00  43139s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/22 17:33:00  43139s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/22 17:33:00  43139s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/22 17:33:00  43139s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/22 17:33:00  43139s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/22 17:33:00  43139s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/22 17:33:00  43139s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/22 17:33:00  43139s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/22 17:33:00  43139s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/22 17:33:00  43139s] (I)      +-----+----+---------+---------+--------+-------+
[01/22 17:33:00  43139s] (I)      Started Import and model ( Curr Mem: 1621.64 MB )
[01/22 17:33:00  43139s] (I)      Default power domain name = counter
[01/22 17:33:00  43139s] .== Non-default Options ==
[01/22 17:33:00  43139s] (I)      Maximum routing layer                              : 11
[01/22 17:33:00  43139s] (I)      Number of threads                                  : 1
[01/22 17:33:00  43139s] (I)      Use non-blocking free Dbs wires                    : false
[01/22 17:33:00  43139s] (I)      Method to set GCell size                           : row
[01/22 17:33:00  43139s] (I)      Counted 223 PG shapes. We will not process PG shapes layer by layer.
[01/22 17:33:00  43139s] (I)      Use row-based GCell size
[01/22 17:33:00  43139s] (I)      Use row-based GCell align
[01/22 17:33:00  43139s] (I)      layer 0 area = 80000
[01/22 17:33:00  43139s] (I)      layer 1 area = 80000
[01/22 17:33:00  43139s] (I)      layer 2 area = 80000
[01/22 17:33:00  43139s] (I)      layer 3 area = 80000
[01/22 17:33:00  43139s] (I)      layer 4 area = 80000
[01/22 17:33:00  43139s] (I)      layer 5 area = 80000
[01/22 17:33:00  43139s] (I)      layer 6 area = 80000
[01/22 17:33:00  43139s] (I)      layer 7 area = 80000
[01/22 17:33:00  43139s] (I)      layer 8 area = 80000
[01/22 17:33:00  43139s] (I)      layer 9 area = 400000
[01/22 17:33:00  43139s] (I)      layer 10 area = 400000
[01/22 17:33:00  43139s] (I)      GCell unit size   : 3420
[01/22 17:33:00  43139s] (I)      GCell multiplier  : 1
[01/22 17:33:00  43139s] (I)      GCell row height  : 3420
[01/22 17:33:00  43139s] (I)      Actual row height : 3420
[01/22 17:33:00  43139s] (I)      GCell align ref   : 10000 10260
[01/22 17:33:00  43139s] [NR-eGR] Track table information for default rule: 
[01/22 17:33:00  43139s] [NR-eGR] Metal1 has no routable track
[01/22 17:33:00  43139s] [NR-eGR] Metal2 has single uniform track structure
[01/22 17:33:00  43139s] [NR-eGR] Metal3 has single uniform track structure
[01/22 17:33:00  43139s] [NR-eGR] Metal4 has single uniform track structure
[01/22 17:33:00  43139s] [NR-eGR] Metal5 has single uniform track structure
[01/22 17:33:00  43139s] [NR-eGR] Metal6 has single uniform track structure
[01/22 17:33:00  43139s] [NR-eGR] Metal7 has single uniform track structure
[01/22 17:33:00  43139s] [NR-eGR] Metal8 has single uniform track structure
[01/22 17:33:00  43139s] [NR-eGR] Metal9 has single uniform track structure
[01/22 17:33:00  43139s] [NR-eGR] Metal10 has single uniform track structure
[01/22 17:33:00  43139s] [NR-eGR] Metal11 has single uniform track structure
[01/22 17:33:00  43139s] (I)      ==================== Default via =====================
[01/22 17:33:00  43139s] (I)      +----+------------------+----------------------------+
[01/22 17:33:00  43139s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/22 17:33:00  43139s] (I)      +----+------------------+----------------------------+
[01/22 17:33:00  43139s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/22 17:33:00  43139s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/22 17:33:00  43139s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/22 17:33:00  43139s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/22 17:33:00  43139s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/22 17:33:00  43139s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/22 17:33:00  43139s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/22 17:33:00  43139s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/22 17:33:00  43139s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/22 17:33:00  43139s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/22 17:33:00  43139s] (I)      +----+------------------+----------------------------+
[01/22 17:33:00  43139s] [NR-eGR] Read 384 PG shapes
[01/22 17:33:00  43139s] [NR-eGR] Read 0 clock shapes
[01/22 17:33:00  43139s] [NR-eGR] Read 0 other shapes
[01/22 17:33:00  43139s] [NR-eGR] #Routing Blockages  : 0
[01/22 17:33:00  43139s] [NR-eGR] #Instance Blockages : 0
[01/22 17:33:00  43139s] [NR-eGR] #PG Blockages       : 384
[01/22 17:33:00  43139s] [NR-eGR] #Halo Blockages     : 0
[01/22 17:33:00  43139s] [NR-eGR] #Boundary Blockages : 0
[01/22 17:33:00  43139s] [NR-eGR] #Clock Blockages    : 0
[01/22 17:33:00  43139s] [NR-eGR] #Other Blockages    : 0
[01/22 17:33:00  43139s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/22 17:33:00  43139s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/22 17:33:00  43139s] [NR-eGR] Read 24 nets ( ignored 0 )
[01/22 17:33:00  43139s] (I)      early_global_route_priority property id does not exist.
[01/22 17:33:00  43139s] (I)      Read Num Blocks=384  Num Prerouted Wires=0  Num CS=0
[01/22 17:33:00  43139s] (I)      Layer 1 (V) : #blockages 40 : #preroutes 0
[01/22 17:33:00  43139s] (I)      Layer 2 (H) : #blockages 40 : #preroutes 0
[01/22 17:33:00  43139s] (I)      Layer 3 (V) : #blockages 40 : #preroutes 0
[01/22 17:33:00  43139s] (I)      Layer 4 (H) : #blockages 40 : #preroutes 0
[01/22 17:33:00  43139s] (I)      Layer 5 (V) : #blockages 40 : #preroutes 0
[01/22 17:33:00  43139s] (I)      Layer 6 (H) : #blockages 40 : #preroutes 0
[01/22 17:33:00  43139s] (I)      Layer 7 (V) : #blockages 40 : #preroutes 0
[01/22 17:33:00  43139s] (I)      Layer 8 (H) : #blockages 40 : #preroutes 0
[01/22 17:33:00  43139s] (I)      Layer 9 (V) : #blockages 44 : #preroutes 0
[01/22 17:33:00  43139s] (I)      Layer 10 (H) : #blockages 20 : #preroutes 0
[01/22 17:33:00  43139s] (I)      Number of ignored nets                =      0
[01/22 17:33:00  43139s] (I)      Number of connected nets              =      0
[01/22 17:33:00  43139s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/22 17:33:00  43139s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/22 17:33:00  43139s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/22 17:33:00  43139s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/22 17:33:00  43139s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/22 17:33:00  43139s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/22 17:33:00  43139s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/22 17:33:00  43139s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/22 17:33:00  43139s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/22 17:33:00  43139s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/22 17:33:00  43139s] (I)      Ndr track 0 does not exist
[01/22 17:33:00  43139s] (I)      ---------------------Grid Graph Info--------------------
[01/22 17:33:00  43139s] (I)      Routing area        : (0, 0) - (51600, 34200)
[01/22 17:33:00  43139s] (I)      Core area           : (10000, 10260) - (41600, 23940)
[01/22 17:33:00  43139s] (I)      Site width          :   400  (dbu)
[01/22 17:33:00  43139s] (I)      Row height          :  3420  (dbu)
[01/22 17:33:00  43139s] (I)      GCell row height    :  3420  (dbu)
[01/22 17:33:00  43139s] (I)      GCell width         :  3420  (dbu)
[01/22 17:33:00  43139s] (I)      GCell height        :  3420  (dbu)
[01/22 17:33:00  43139s] (I)      Grid                :    15    10    11
[01/22 17:33:00  43139s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/22 17:33:00  43139s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/22 17:33:00  43139s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/22 17:33:00  43139s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/22 17:33:00  43139s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/22 17:33:00  43139s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/22 17:33:00  43139s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/22 17:33:00  43139s] (I)      First track coord   :     0   200   190   200   190   200   190   200   190  1200   950
[01/22 17:33:00  43139s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/22 17:33:00  43139s] (I)      Total num of tracks :     0   129    90   129    90   129    90   129    90    51    35
[01/22 17:33:00  43139s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/22 17:33:00  43139s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/22 17:33:00  43139s] (I)      --------------------------------------------------------
[01/22 17:33:00  43139s] 
[01/22 17:33:00  43139s] [NR-eGR] ============ Routing rule table ============
[01/22 17:33:00  43139s] [NR-eGR] Rule id: 0  Nets: 24
[01/22 17:33:00  43139s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/22 17:33:00  43139s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/22 17:33:00  43139s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/22 17:33:00  43139s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/22 17:33:00  43139s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/22 17:33:00  43139s] [NR-eGR] ========================================
[01/22 17:33:00  43139s] [NR-eGR] 
[01/22 17:33:00  43139s] (I)      =============== Blocked Tracks ===============
[01/22 17:33:00  43139s] (I)      +-------+---------+----------+---------------+
[01/22 17:33:00  43139s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/22 17:33:00  43139s] (I)      +-------+---------+----------+---------------+
[01/22 17:33:00  43139s] (I)      |     1 |       0 |        0 |         0.00% |
[01/22 17:33:00  43139s] (I)      |     2 |    1290 |      428 |        33.18% |
[01/22 17:33:00  43139s] (I)      |     3 |    1350 |       76 |         5.63% |
[01/22 17:33:00  43139s] (I)      |     4 |    1290 |      428 |        33.18% |
[01/22 17:33:00  43139s] (I)      |     5 |    1350 |       76 |         5.63% |
[01/22 17:33:00  43139s] (I)      |     6 |    1290 |      428 |        33.18% |
[01/22 17:33:00  43139s] (I)      |     7 |    1350 |       76 |         5.63% |
[01/22 17:33:00  43139s] (I)      |     8 |    1290 |      428 |        33.18% |
[01/22 17:33:00  43139s] (I)      |     9 |    1350 |      152 |        11.26% |
[01/22 17:33:00  43139s] (I)      |    10 |     510 |      366 |        71.76% |
[01/22 17:33:00  43139s] (I)      |    11 |     525 |      284 |        54.10% |
[01/22 17:33:00  43139s] (I)      +-------+---------+----------+---------------+
[01/22 17:33:00  43139s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1621.64 MB )
[01/22 17:33:00  43139s] (I)      Reset routing kernel
[01/22 17:33:00  43139s] (I)      Started Global Routing ( Curr Mem: 1621.64 MB )
[01/22 17:33:00  43139s] (I)      totalPins=88  totalGlobalPin=81 (92.05%)
[01/22 17:33:00  43139s] (I)      total 2D Cap : 10121 = (5309 H, 4812 V)
[01/22 17:33:00  43139s] [NR-eGR] Layer group 1: route 24 net(s) in layer range [2, 11]
[01/22 17:33:00  43139s] (I)      
[01/22 17:33:00  43139s] (I)      ============  Phase 1a Route ============
[01/22 17:33:00  43139s] (I)      Usage: 126 = (53 H, 73 V) = (1.00% H, 1.52% V) = (9.063e+01um H, 1.248e+02um V)
[01/22 17:33:00  43139s] (I)      
[01/22 17:33:00  43139s] (I)      ============  Phase 1b Route ============
[01/22 17:33:00  43139s] (I)      Usage: 126 = (53 H, 73 V) = (1.00% H, 1.52% V) = (9.063e+01um H, 1.248e+02um V)
[01/22 17:33:00  43139s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.154600e+02um
[01/22 17:33:00  43139s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/22 17:33:00  43139s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/22 17:33:00  43139s] (I)      
[01/22 17:33:00  43139s] (I)      ============  Phase 1c Route ============
[01/22 17:33:00  43139s] (I)      Usage: 126 = (53 H, 73 V) = (1.00% H, 1.52% V) = (9.063e+01um H, 1.248e+02um V)
[01/22 17:33:00  43139s] (I)      
[01/22 17:33:00  43139s] (I)      ============  Phase 1d Route ============
[01/22 17:33:00  43139s] (I)      Usage: 126 = (53 H, 73 V) = (1.00% H, 1.52% V) = (9.063e+01um H, 1.248e+02um V)
[01/22 17:33:00  43139s] (I)      
[01/22 17:33:00  43139s] (I)      ============  Phase 1e Route ============
[01/22 17:33:00  43139s] (I)      Usage: 126 = (53 H, 73 V) = (1.00% H, 1.52% V) = (9.063e+01um H, 1.248e+02um V)
[01/22 17:33:00  43139s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.154600e+02um
[01/22 17:33:00  43139s] (I)      
[01/22 17:33:00  43139s] (I)      ============  Phase 1l Route ============
[01/22 17:33:00  43139s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/22 17:33:00  43139s] (I)      Layer  2:       1045        92         0           0        1154    ( 0.00%) 
[01/22 17:33:00  43139s] (I)      Layer  3:       1193        54         0           0        1260    ( 0.00%) 
[01/22 17:33:00  43139s] (I)      Layer  4:       1045         5         0           0        1154    ( 0.00%) 
[01/22 17:33:00  43139s] (I)      Layer  5:       1193         0         0           0        1260    ( 0.00%) 
[01/22 17:33:00  43139s] (I)      Layer  6:       1045         0         0           0        1154    ( 0.00%) 
[01/22 17:33:00  43139s] (I)      Layer  7:       1193         0         0           0        1260    ( 0.00%) 
[01/22 17:33:00  43139s] (I)      Layer  8:       1045         0         0           0        1154    ( 0.00%) 
[01/22 17:33:00  43139s] (I)      Layer  9:       1147         0         0           0        1260    ( 0.00%) 
[01/22 17:33:00  43139s] (I)      Layer 10:        118         0         0         246         215    (53.33%) 
[01/22 17:33:00  43139s] (I)      Layer 11:        219         0         0         274         230    (54.29%) 
[01/22 17:33:00  43139s] (I)      Total:          9243       151         0         519       10101    ( 4.89%) 
[01/22 17:33:00  43139s] (I)      
[01/22 17:33:00  43139s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/22 17:33:00  43139s] [NR-eGR]                        OverCon            
[01/22 17:33:00  43139s] [NR-eGR]                         #Gcell     %Gcell
[01/22 17:33:00  43139s] [NR-eGR]        Layer             (1-0)    OverCon
[01/22 17:33:00  43139s] [NR-eGR] ----------------------------------------------
[01/22 17:33:00  43139s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/22 17:33:00  43139s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/22 17:33:00  43139s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/22 17:33:00  43139s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/22 17:33:00  43139s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/22 17:33:00  43139s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/22 17:33:00  43139s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/22 17:33:00  43139s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/22 17:33:00  43139s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/22 17:33:00  43139s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/22 17:33:00  43139s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/22 17:33:00  43139s] [NR-eGR] ----------------------------------------------
[01/22 17:33:00  43139s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/22 17:33:00  43139s] [NR-eGR] 
[01/22 17:33:00  43139s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1621.64 MB )
[01/22 17:33:00  43139s] (I)      total 2D Cap : 10167 = (5331 H, 4836 V)
[01/22 17:33:00  43139s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/22 17:33:00  43139s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1621.6M
[01/22 17:33:00  43139s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.010, REAL:0.016, MEM:1621.6M, EPOCH TIME: 1737547380.700138
[01/22 17:33:00  43139s] OPERPROF: Starting HotSpotCal at level 1, MEM:1621.6M, EPOCH TIME: 1737547380.700185
[01/22 17:33:00  43139s] [hotspot] +------------+---------------+---------------+
[01/22 17:33:00  43139s] [hotspot] |            |   max hotspot | total hotspot |
[01/22 17:33:00  43139s] [hotspot] +------------+---------------+---------------+
[01/22 17:33:00  43139s] [hotspot] | normalized |          0.00 |          0.00 |
[01/22 17:33:00  43139s] [hotspot] +------------+---------------+---------------+
[01/22 17:33:00  43139s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/22 17:33:00  43139s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/22 17:33:00  43139s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1621.6M, EPOCH TIME: 1737547380.700358
[01/22 17:33:00  43139s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1621.6M, EPOCH TIME: 1737547380.700417
[01/22 17:33:00  43139s] Starting Early Global Route wiring: mem = 1621.6M
[01/22 17:33:00  43139s] (I)      ============= Track Assignment ============
[01/22 17:33:00  43139s] (I)      Started Track Assignment (1T) ( Curr Mem: 1621.64 MB )
[01/22 17:33:00  43139s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/22 17:33:00  43139s] (I)      Run Multi-thread track assignment
[01/22 17:33:00  43139s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1621.64 MB )
[01/22 17:33:00  43139s] (I)      Started Export ( Curr Mem: 1621.64 MB )
[01/22 17:33:00  43139s] [NR-eGR]                  Length (um)  Vias 
[01/22 17:33:00  43139s] [NR-eGR] -----------------------------------
[01/22 17:33:00  43139s] [NR-eGR]  Metal1   (1H)             0    88 
[01/22 17:33:00  43139s] [NR-eGR]  Metal2   (2V)           130   141 
[01/22 17:33:00  43139s] [NR-eGR]  Metal3   (3H)           106     4 
[01/22 17:33:00  43139s] [NR-eGR]  Metal4   (4V)             9     0 
[01/22 17:33:00  43139s] [NR-eGR]  Metal5   (5H)             0     0 
[01/22 17:33:00  43139s] [NR-eGR]  Metal6   (6V)             0     0 
[01/22 17:33:00  43139s] [NR-eGR]  Metal7   (7H)             0     0 
[01/22 17:33:00  43139s] [NR-eGR]  Metal8   (8V)             0     0 
[01/22 17:33:00  43139s] [NR-eGR]  Metal9   (9H)             0     0 
[01/22 17:33:00  43139s] [NR-eGR]  Metal10  (10V)            0     0 
[01/22 17:33:00  43139s] [NR-eGR]  Metal11  (11H)            0     0 
[01/22 17:33:00  43139s] [NR-eGR] -----------------------------------
[01/22 17:33:00  43139s] [NR-eGR]           Total          245   233 
[01/22 17:33:00  43139s] [NR-eGR] --------------------------------------------------------------------------
[01/22 17:33:00  43139s] [NR-eGR] Total half perimeter of net bounding box: 213um
[01/22 17:33:00  43139s] [NR-eGR] Total length: 245um, number of vias: 233
[01/22 17:33:00  43139s] [NR-eGR] --------------------------------------------------------------------------
[01/22 17:33:00  43139s] [NR-eGR] Total eGR-routed clock nets wire length: 29um, number of vias: 26
[01/22 17:33:00  43139s] [NR-eGR] --------------------------------------------------------------------------
[01/22 17:33:00  43139s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1621.64 MB )
[01/22 17:33:00  43139s] Early Global Route wiring runtime: 0.00 seconds, mem = 1621.6M
[01/22 17:33:00  43139s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.004, MEM:1621.6M, EPOCH TIME: 1737547380.704171
[01/22 17:33:00  43139s] 0 delay mode for cte disabled.
[01/22 17:33:00  43139s] SKP cleared!
[01/22 17:33:00  43139s] 
[01/22 17:33:00  43139s] *** Finished incrementalPlace (cpu=0:00:00.2, real=0:00:00.0)***
[01/22 17:33:00  43139s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:33:00  43139s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1613.6M, EPOCH TIME: 1737547380.713226
[01/22 17:33:00  43139s] All LLGs are deleted
[01/22 17:33:00  43139s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1613.6M, EPOCH TIME: 1737547380.713292
[01/22 17:33:00  43139s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1613.6M, EPOCH TIME: 1737547380.713347
[01/22 17:33:00  43139s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1613.6M, EPOCH TIME: 1737547380.713560
[01/22 17:33:00  43139s] Start to check current routing status for nets...
[01/22 17:33:00  43139s] All nets are already routed correctly.
[01/22 17:33:00  43139s] End to check current routing status for nets (mem=1613.6M)
[01/22 17:33:00  43139s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:33:00  43139s] Extraction called for design 'counter' of instances=21 and nets=26 using extraction engine 'preRoute' .
[01/22 17:33:00  43139s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/22 17:33:00  43139s] Type 'man IMPEXT-3530' for more detail.
[01/22 17:33:00  43139s] PreRoute RC Extraction called for design counter.
[01/22 17:33:00  43139s] RC Extraction called in multi-corner(1) mode.
[01/22 17:33:00  43139s] RCMode: PreRoute
[01/22 17:33:00  43139s]       RC Corner Indexes            0   
[01/22 17:33:00  43139s] Capacitance Scaling Factor   : 1.00000 
[01/22 17:33:00  43139s] Resistance Scaling Factor    : 1.00000 
[01/22 17:33:00  43139s] Clock Cap. Scaling Factor    : 1.00000 
[01/22 17:33:00  43139s] Clock Res. Scaling Factor    : 1.00000 
[01/22 17:33:00  43139s] Shrink Factor                : 0.90000
[01/22 17:33:00  43139s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/22 17:33:00  43139s] Using capacitance table file ...
[01/22 17:33:00  43139s] LayerId::1 widthSet size::4
[01/22 17:33:00  43139s] LayerId::2 widthSet size::4
[01/22 17:33:00  43139s] LayerId::3 widthSet size::4
[01/22 17:33:00  43139s] LayerId::4 widthSet size::4
[01/22 17:33:00  43139s] LayerId::5 widthSet size::4
[01/22 17:33:00  43139s] LayerId::6 widthSet size::4
[01/22 17:33:00  43139s] LayerId::7 widthSet size::5
[01/22 17:33:00  43139s] LayerId::8 widthSet size::5
[01/22 17:33:00  43139s] LayerId::9 widthSet size::5
[01/22 17:33:00  43139s] LayerId::10 widthSet size::4
[01/22 17:33:00  43139s] LayerId::11 widthSet size::3
[01/22 17:33:00  43139s] Updating RC grid for preRoute extraction ...
[01/22 17:33:00  43139s] eee: pegSigSF::1.070000
[01/22 17:33:00  43139s] Initializing multi-corner capacitance tables ... 
[01/22 17:33:00  43139s] Initializing multi-corner resistance tables ...
[01/22 17:33:00  43139s] Creating RPSQ from WeeR and WRes ...
[01/22 17:33:00  43139s] eee: l::1 avDens::0.036062 usedTrk::6.491228 availTrk::180.000000 sigTrk::6.491228
[01/22 17:33:00  43139s] eee: l::2 avDens::0.044417 usedTrk::7.595322 availTrk::171.000000 sigTrk::7.595322
[01/22 17:33:00  43139s] eee: l::3 avDens::0.034438 usedTrk::6.198830 availTrk::180.000000 sigTrk::6.198830
[01/22 17:33:00  43139s] eee: l::4 avDens::0.006303 usedTrk::0.538889 availTrk::85.500000 sigTrk::0.538889
[01/22 17:33:00  43139s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/22 17:33:00  43139s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/22 17:33:00  43139s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/22 17:33:00  43139s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/22 17:33:00  43139s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/22 17:33:00  43139s] eee: l::10 avDens::0.103416 usedTrk::7.073684 availTrk::68.400000 sigTrk::7.073684
[01/22 17:33:00  43139s] eee: l::11 avDens::0.073587 usedTrk::5.298246 availTrk::72.000000 sigTrk::5.298246
[01/22 17:33:00  43139s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:33:00  43139s] {RT RC_Corner 0 11 11 {7 0} {10 0} 2}
[01/22 17:33:00  43139s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.037598 ; aWlH: 0.000000 ; Pmax: 0.805400 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 83 ; 
[01/22 17:33:00  43139s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1613.633M)
[01/22 17:33:00  43139s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:33:00  43139s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:33:00  43139s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:33:00  43139s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:33:00  43139s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:33:00  43139s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:33:00  43139s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:33:00  43139s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:33:00  43139s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:33:00  43139s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:33:00  43139s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:33:00  43139s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:33:00  43139s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:33:00  43139s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:33:00  43139s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:33:00  43139s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:33:00  43139s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:33:00  43139s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:33:00  43139s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:33:00  43139s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:33:00  43139s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:33:00  43139s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:33:00  43139s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:33:00  43139s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:33:00  43139s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:33:00  43139s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:33:00  43139s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:33:00  43139s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:33:00  43139s] Compute RC Scale Done ...
[01/22 17:33:00  43139s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1415.6M, totSessionCpu=11:59:00 **
[01/22 17:33:00  43139s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/22 17:33:00  43139s] #################################################################################
[01/22 17:33:00  43139s] # Design Stage: PreRoute
[01/22 17:33:00  43139s] # Design Name: counter
[01/22 17:33:00  43139s] # Design Mode: 90nm
[01/22 17:33:00  43139s] # Analysis Mode: MMMC Non-OCV 
[01/22 17:33:00  43139s] # Parasitics Mode: No SPEF/RCDB 
[01/22 17:33:00  43139s] # Signoff Settings: SI Off 
[01/22 17:33:00  43139s] #################################################################################
[01/22 17:33:00  43139s] Calculate delays in BcWc mode...
[01/22 17:33:00  43139s] Topological Sorting (REAL = 0:00:00.0, MEM = 1617.7M, InitMEM = 1617.7M)
[01/22 17:33:00  43139s] Start delay calculation (fullDC) (1 T). (MEM=1617.73)
[01/22 17:33:00  43139s] End AAE Lib Interpolated Model. (MEM=1629.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:33:00  43139s] Total number of fetched objects 24
[01/22 17:33:00  43139s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:33:00  43139s] End delay calculation. (MEM=1644.93 CPU=0:00:00.0 REAL=0:00:00.0)
[01/22 17:33:00  43139s] End delay calculation (fullDC). (MEM=1644.93 CPU=0:00:00.0 REAL=0:00:00.0)
[01/22 17:33:00  43139s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1644.9M) ***
[01/22 17:33:00  43139s] *** IncrReplace #1 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (0.9), totSession cpu/real = 11:58:59.6/55:18:43.1 (0.2), mem = 1644.9M
[01/22 17:33:00  43139s] 
[01/22 17:33:00  43139s] =============================================================================================
[01/22 17:33:00  43139s]  Step TAT Report for IncrReplace #1                                             21.10-p004_1
[01/22 17:33:00  43139s] =============================================================================================
[01/22 17:33:00  43139s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/22 17:33:00  43139s] ---------------------------------------------------------------------------------------------
[01/22 17:33:00  43139s] [ CellServerInit         ]      1   0:00:00.0  (   5.3 % )     0:00:00.0 /  0:00:00.0    0.6
[01/22 17:33:00  43139s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:33:00  43139s] [ ExtractRC              ]      1   0:00:00.0  (  15.8 % )     0:00:00.0 /  0:00:00.0    0.9
[01/22 17:33:00  43139s] [ FullDelayCalc          ]      1   0:00:00.0  (  10.5 % )     0:00:00.0 /  0:00:00.0    0.6
[01/22 17:33:00  43139s] [ MISC                   ]          0:00:00.2  (  68.4 % )     0:00:00.2 /  0:00:00.2    1.0
[01/22 17:33:00  43139s] ---------------------------------------------------------------------------------------------
[01/22 17:33:00  43139s]  IncrReplace #1 TOTAL               0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    0.9
[01/22 17:33:00  43139s] ---------------------------------------------------------------------------------------------
[01/22 17:33:00  43139s] 
[01/22 17:33:00  43139s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:33:00  43139s] *** Timing Is met
[01/22 17:33:00  43139s] *** Check timing (0:00:00.0)
[01/22 17:33:00  43139s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:33:00  43139s] *** Timing Is met
[01/22 17:33:00  43139s] *** Check timing (0:00:00.0)
[01/22 17:33:00  43139s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[01/22 17:33:00  43139s] Info: 1 clock net  excluded from IPO operation.
[01/22 17:33:00  43139s] ### Creating LA Mngr. totSessionCpu=11:59:00 mem=1660.9M
[01/22 17:33:00  43139s] ### Creating LA Mngr, finished. totSessionCpu=11:59:00 mem=1660.9M
[01/22 17:33:00  43139s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/22 17:33:00  43139s] ### Creating PhyDesignMc. totSessionCpu=11:59:00 mem=1680.0M
[01/22 17:33:00  43139s] OPERPROF: Starting DPlace-Init at level 1, MEM:1680.0M, EPOCH TIME: 1737547380.844378
[01/22 17:33:00  43139s] z: 2, totalTracks: 1
[01/22 17:33:00  43139s] z: 4, totalTracks: 1
[01/22 17:33:00  43139s] z: 6, totalTracks: 1
[01/22 17:33:00  43139s] z: 8, totalTracks: 1
[01/22 17:33:00  43139s] #spOpts: minPadR=1.1 
[01/22 17:33:00  43139s] All LLGs are deleted
[01/22 17:33:00  43139s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1680.0M, EPOCH TIME: 1737547380.846420
[01/22 17:33:00  43139s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1680.0M, EPOCH TIME: 1737547380.846625
[01/22 17:33:00  43139s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1680.0M, EPOCH TIME: 1737547380.846683
[01/22 17:33:00  43139s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1680.0M, EPOCH TIME: 1737547380.847483
[01/22 17:33:00  43139s] Core basic site is CoreSite
[01/22 17:33:00  43139s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1680.0M, EPOCH TIME: 1737547380.861084
[01/22 17:33:00  43139s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.004, MEM:1712.0M, EPOCH TIME: 1737547380.865551
[01/22 17:33:00  43139s] Fast DP-INIT is on for default
[01/22 17:33:00  43139s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/22 17:33:00  43139s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.019, MEM:1712.0M, EPOCH TIME: 1737547380.866555
[01/22 17:33:00  43139s] 
[01/22 17:33:00  43139s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/22 17:33:00  43139s] OPERPROF:     Starting CMU at level 3, MEM:1712.0M, EPOCH TIME: 1737547380.866684
[01/22 17:33:00  43139s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1712.0M, EPOCH TIME: 1737547380.866866
[01/22 17:33:00  43139s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:1712.0M, EPOCH TIME: 1737547380.866921
[01/22 17:33:00  43139s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1712.0MB).
[01/22 17:33:00  43139s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.023, MEM:1712.0M, EPOCH TIME: 1737547380.867020
[01/22 17:33:00  43139s] TotalInstCnt at PhyDesignMc Initialization: 21
[01/22 17:33:00  43139s] ### Creating PhyDesignMc, finished. totSessionCpu=11:59:00 mem=1712.0M
[01/22 17:33:00  43139s] Begin: Area Reclaim Optimization
[01/22 17:33:00  43139s] *** AreaOpt #2 [begin] : totSession cpu/real = 11:58:59.6/55:18:43.1 (0.2), mem = 1712.0M
[01/22 17:33:00  43139s] 
[01/22 17:33:00  43139s] Creating Lib Analyzer ...
[01/22 17:33:00  43139s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:33:00  43139s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/22 17:33:00  43139s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/22 17:33:00  43139s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/22 17:33:00  43139s] 
[01/22 17:33:00  43139s] {RT RC_Corner 0 11 11 {7 0} {10 0} 2}
[01/22 17:33:01  43140s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=11:59:00 mem=1716.0M
[01/22 17:33:01  43140s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=11:59:00 mem=1716.0M
[01/22 17:33:01  43140s] Creating Lib Analyzer, finished. 
[01/22 17:33:01  43140s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11879.5
[01/22 17:33:01  43140s] ### Creating RouteCongInterface, started
[01/22 17:33:01  43140s] 
[01/22 17:33:01  43140s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/22 17:33:01  43140s] 
[01/22 17:33:01  43140s] #optDebug: {0, 1.000}
[01/22 17:33:01  43140s] ### Creating RouteCongInterface, finished
[01/22 17:33:01  43140s] {MG  {7 0 9.6 0.249412}  {10 0 32.9 0.849279} }
[01/22 17:33:01  43140s] ### Creating LA Mngr. totSessionCpu=11:59:00 mem=1716.0M
[01/22 17:33:01  43140s] ### Creating LA Mngr, finished. totSessionCpu=11:59:00 mem=1716.0M
[01/22 17:33:01  43140s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1716.0M, EPOCH TIME: 1737547381.370947
[01/22 17:33:01  43140s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1716.0M, EPOCH TIME: 1737547381.371028
[01/22 17:33:01  43140s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 67.09
[01/22 17:33:01  43140s] +---------+---------+--------+--------+------------+--------+
[01/22 17:33:01  43140s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/22 17:33:01  43140s] +---------+---------+--------+--------+------------+--------+
[01/22 17:33:01  43140s] |   67.09%|        -|   0.000|   0.000|   0:00:00.0| 1716.0M|
[01/22 17:33:01  43140s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[01/22 17:33:01  43140s] |   67.09%|        0|   0.000|   0.000|   0:00:00.0| 1716.0M|
[01/22 17:33:01  43140s] |   67.09%|        0|   0.000|   0.000|   0:00:00.0| 1716.0M|
[01/22 17:33:01  43140s] |   67.09%|        0|   0.000|   0.000|   0:00:00.0| 1716.0M|
[01/22 17:33:01  43140s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[01/22 17:33:01  43140s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[01/22 17:33:01  43140s] |   67.09%|        0|   0.000|   0.000|   0:00:00.0| 1716.0M|
[01/22 17:33:01  43140s] +---------+---------+--------+--------+------------+--------+
[01/22 17:33:01  43140s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 67.09
[01/22 17:33:01  43140s] 
[01/22 17:33:01  43140s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/22 17:33:01  43140s] --------------------------------------------------------------
[01/22 17:33:01  43140s] |                                   | Total     | Sequential |
[01/22 17:33:01  43140s] --------------------------------------------------------------
[01/22 17:33:01  43140s] | Num insts resized                 |       0  |       0    |
[01/22 17:33:01  43140s] | Num insts undone                  |       0  |       0    |
[01/22 17:33:01  43140s] | Num insts Downsized               |       0  |       0    |
[01/22 17:33:01  43140s] | Num insts Samesized               |       0  |       0    |
[01/22 17:33:01  43140s] | Num insts Upsized                 |       0  |       0    |
[01/22 17:33:01  43140s] | Num multiple commits+uncommits    |       0  |       -    |
[01/22 17:33:01  43140s] --------------------------------------------------------------
[01/22 17:33:01  43140s] Bottom Preferred Layer:
[01/22 17:33:01  43140s]     None
[01/22 17:33:01  43140s] Via Pillar Rule:
[01/22 17:33:01  43140s]     None
[01/22 17:33:01  43140s] End: Core Area Reclaim Optimization (cpu = 0:00:00.5) (real = 0:00:01.0) **
[01/22 17:33:01  43140s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1716.0M, EPOCH TIME: 1737547381.381911
[01/22 17:33:01  43140s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1716.0M, EPOCH TIME: 1737547381.383136
[01/22 17:33:01  43140s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1716.0M, EPOCH TIME: 1737547381.383782
[01/22 17:33:01  43140s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1716.0M, EPOCH TIME: 1737547381.383905
[01/22 17:33:01  43140s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1716.0M, EPOCH TIME: 1737547381.387036
[01/22 17:33:01  43140s] OPERPROF:       Starting CMU at level 4, MEM:1716.0M, EPOCH TIME: 1737547381.402071
[01/22 17:33:01  43140s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1716.0M, EPOCH TIME: 1737547381.402410
[01/22 17:33:01  43140s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.016, MEM:1716.0M, EPOCH TIME: 1737547381.402541
[01/22 17:33:01  43140s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1716.0M, EPOCH TIME: 1737547381.402621
[01/22 17:33:01  43140s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1716.0M, EPOCH TIME: 1737547381.402743
[01/22 17:33:01  43140s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.019, MEM:1716.0M, EPOCH TIME: 1737547381.402912
[01/22 17:33:01  43140s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.019, MEM:1716.0M, EPOCH TIME: 1737547381.402952
[01/22 17:33:01  43140s] TDRefine: refinePlace mode is spiral
[01/22 17:33:01  43140s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.11879.3
[01/22 17:33:01  43140s] OPERPROF: Starting RefinePlace at level 1, MEM:1716.0M, EPOCH TIME: 1737547381.403025
[01/22 17:33:01  43140s] *** Starting refinePlace (11:59:00 mem=1716.0M) ***
[01/22 17:33:01  43140s] Total net bbox length = 2.128e+02 (9.408e+01 1.188e+02) (ext = 7.004e+01)
[01/22 17:33:01  43140s] 
[01/22 17:33:01  43140s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/22 17:33:01  43140s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/22 17:33:01  43140s] (I)      Default power domain name = counter
[01/22 17:33:01  43140s] .Default power domain name = counter
[01/22 17:33:01  43140s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:1716.0M, EPOCH TIME: 1737547381.405701
[01/22 17:33:01  43140s] Starting refinePlace ...
[01/22 17:33:01  43140s] Default power domain name = counter
[01/22 17:33:01  43140s] .One DDP V2 for no tweak run.
[01/22 17:33:01  43140s] 
[01/22 17:33:01  43140s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[01/22 17:33:01  43140s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/22 17:33:01  43140s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[01/22 17:33:01  43140s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/22 17:33:01  43140s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1716.0MB) @(11:59:00 - 11:59:00).
[01/22 17:33:01  43140s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/22 17:33:01  43140s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1716.0MB
[01/22 17:33:01  43140s] Statistics of distance of Instance movement in refine placement:
[01/22 17:33:01  43140s]   maximum (X+Y) =         0.00 um
[01/22 17:33:01  43140s]   mean    (X+Y) =         0.00 um
[01/22 17:33:01  43140s] Summary Report:
[01/22 17:33:01  43140s] Instances move: 0 (out of 21 movable)
[01/22 17:33:01  43140s] Instances flipped: 0
[01/22 17:33:01  43140s] Mean displacement: 0.00 um
[01/22 17:33:01  43140s] Max displacement: 0.00 um 
[01/22 17:33:01  43140s] Total instances moved : 0
[01/22 17:33:01  43140s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.002, MEM:1716.0M, EPOCH TIME: 1737547381.407754
[01/22 17:33:01  43140s] Total net bbox length = 2.128e+02 (9.408e+01 1.188e+02) (ext = 7.004e+01)
[01/22 17:33:01  43140s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1716.0MB
[01/22 17:33:01  43140s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1716.0MB) @(11:59:00 - 11:59:00).
[01/22 17:33:01  43140s] *** Finished refinePlace (11:59:00 mem=1716.0M) ***
[01/22 17:33:01  43140s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.11879.3
[01/22 17:33:01  43140s] OPERPROF: Finished RefinePlace at level 1, CPU:0.000, REAL:0.005, MEM:1716.0M, EPOCH TIME: 1737547381.408026
[01/22 17:33:01  43140s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1716.0M, EPOCH TIME: 1737547381.408156
[01/22 17:33:01  43140s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1716.0M, EPOCH TIME: 1737547381.409287
[01/22 17:33:01  43140s] *** maximum move = 0.00 um ***
[01/22 17:33:01  43140s] *** Finished re-routing un-routed nets (1716.0M) ***
[01/22 17:33:01  43140s] OPERPROF: Starting DPlace-Init at level 1, MEM:1716.0M, EPOCH TIME: 1737547381.410138
[01/22 17:33:01  43140s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1716.0M, EPOCH TIME: 1737547381.411752
[01/22 17:33:01  43140s] OPERPROF:     Starting CMU at level 3, MEM:1716.0M, EPOCH TIME: 1737547381.425576
[01/22 17:33:01  43140s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1716.0M, EPOCH TIME: 1737547381.425753
[01/22 17:33:01  43140s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.014, MEM:1716.0M, EPOCH TIME: 1737547381.425809
[01/22 17:33:01  43140s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1716.0M, EPOCH TIME: 1737547381.425861
[01/22 17:33:01  43140s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1716.0M, EPOCH TIME: 1737547381.425925
[01/22 17:33:01  43140s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.016, MEM:1716.0M, EPOCH TIME: 1737547381.426003
[01/22 17:33:01  43140s] 
[01/22 17:33:01  43140s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1716.0M) ***
[01/22 17:33:01  43140s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11879.5
[01/22 17:33:01  43140s] *** AreaOpt #2 [finish] : cpu/real = 0:00:00.6/0:00:00.5 (1.0), totSession cpu/real = 11:59:00.2/55:18:43.7 (0.2), mem = 1716.0M
[01/22 17:33:01  43140s] 
[01/22 17:33:01  43140s] =============================================================================================
[01/22 17:33:01  43140s]  Step TAT Report for AreaOpt #2                                                 21.10-p004_1
[01/22 17:33:01  43140s] =============================================================================================
[01/22 17:33:01  43140s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/22 17:33:01  43140s] ---------------------------------------------------------------------------------------------
[01/22 17:33:01  43140s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:33:01  43140s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  77.1 % )     0:00:00.4 /  0:00:00.4    1.0
[01/22 17:33:01  43140s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:33:01  43140s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:33:01  43140s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:33:01  43140s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:33:01  43140s] [ OptGetWeight           ]     16   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:33:01  43140s] [ OptEval                ]     16   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:33:01  43140s] [ OptCommit              ]     16   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:33:01  43140s] [ PostCommitDelayUpdate  ]     16   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:33:01  43140s] [ RefinePlace            ]      1   0:00:00.0  (   8.6 % )     0:00:00.0 /  0:00:00.0    0.9
[01/22 17:33:01  43140s] [ MISC                   ]          0:00:00.1  (  14.3 % )     0:00:00.1 /  0:00:00.1    1.2
[01/22 17:33:01  43140s] ---------------------------------------------------------------------------------------------
[01/22 17:33:01  43140s]  AreaOpt #2 TOTAL                   0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.6    1.0
[01/22 17:33:01  43140s] ---------------------------------------------------------------------------------------------
[01/22 17:33:01  43140s] 
[01/22 17:33:01  43140s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1681.0M, EPOCH TIME: 1737547381.427489
[01/22 17:33:01  43140s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1643.0M, EPOCH TIME: 1737547381.428464
[01/22 17:33:01  43140s] TotalInstCnt at PhyDesignMc Destruction: 21
[01/22 17:33:01  43140s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1642.96M, totSessionCpu=11:59:00).
[01/22 17:33:01  43140s] **INFO: Flow update: Design timing is met.
[01/22 17:33:01  43140s] Begin: GigaOpt postEco DRV Optimization
[01/22 17:33:01  43140s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preCTS
[01/22 17:33:01  43140s] *** DrvOpt #1 [begin] : totSession cpu/real = 11:59:00.2/55:18:43.7 (0.2), mem = 1643.0M
[01/22 17:33:01  43140s] Info: 1 clock net  excluded from IPO operation.
[01/22 17:33:01  43140s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11879.6
[01/22 17:33:01  43140s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/22 17:33:01  43140s] ### Creating PhyDesignMc. totSessionCpu=11:59:00 mem=1643.0M
[01/22 17:33:01  43140s] OPERPROF: Starting DPlace-Init at level 1, MEM:1643.0M, EPOCH TIME: 1737547381.443409
[01/22 17:33:01  43140s] z: 2, totalTracks: 1
[01/22 17:33:01  43140s] z: 4, totalTracks: 1
[01/22 17:33:01  43140s] z: 6, totalTracks: 1
[01/22 17:33:01  43140s] z: 8, totalTracks: 1
[01/22 17:33:01  43140s] #spOpts: minPadR=1.1 mergeVia=F 
[01/22 17:33:01  43140s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1643.0M, EPOCH TIME: 1737547381.445263
[01/22 17:33:01  43140s] 
[01/22 17:33:01  43140s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/22 17:33:01  43140s] OPERPROF:     Starting CMU at level 3, MEM:1643.0M, EPOCH TIME: 1737547381.459472
[01/22 17:33:01  43140s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.000, MEM:1643.0M, EPOCH TIME: 1737547381.459656
[01/22 17:33:01  43140s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.014, MEM:1643.0M, EPOCH TIME: 1737547381.459715
[01/22 17:33:01  43140s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1643.0MB).
[01/22 17:33:01  43140s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.016, MEM:1643.0M, EPOCH TIME: 1737547381.459812
[01/22 17:33:01  43140s] TotalInstCnt at PhyDesignMc Initialization: 21
[01/22 17:33:01  43140s] ### Creating PhyDesignMc, finished. totSessionCpu=11:59:00 mem=1643.0M
[01/22 17:33:01  43140s] ### Creating RouteCongInterface, started
[01/22 17:33:01  43140s] 
[01/22 17:33:01  43140s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/22 17:33:01  43140s] 
[01/22 17:33:01  43140s] #optDebug: {0, 1.000}
[01/22 17:33:01  43140s] ### Creating RouteCongInterface, finished
[01/22 17:33:01  43140s] {MG  {7 0 9.6 0.249412}  {10 0 32.9 0.849279} }
[01/22 17:33:01  43140s] ### Creating LA Mngr. totSessionCpu=11:59:00 mem=1643.0M
[01/22 17:33:01  43140s] ### Creating LA Mngr, finished. totSessionCpu=11:59:00 mem=1643.0M
[01/22 17:33:01  43140s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1700.2M, EPOCH TIME: 1737547381.584438
[01/22 17:33:01  43140s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1700.2M, EPOCH TIME: 1737547381.584561
[01/22 17:33:01  43140s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/22 17:33:01  43140s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/22 17:33:01  43140s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/22 17:33:01  43140s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/22 17:33:01  43140s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/22 17:33:01  43140s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/22 17:33:01  43140s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     8.55|     0.00|       0|       0|       0| 67.09%|          |         |
[01/22 17:33:01  43140s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/22 17:33:01  43140s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     8.55|     0.00|       0|       0|       0| 67.09%| 0:00:00.0|  1700.2M|
[01/22 17:33:01  43140s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/22 17:33:01  43140s] Bottom Preferred Layer:
[01/22 17:33:01  43140s]     None
[01/22 17:33:01  43140s] Via Pillar Rule:
[01/22 17:33:01  43140s]     None
[01/22 17:33:01  43140s] 
[01/22 17:33:01  43140s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1700.2M) ***
[01/22 17:33:01  43140s] 
[01/22 17:33:01  43140s] Total-nets :: 24, Stn-nets :: 0, ratio :: 0 %
[01/22 17:33:01  43140s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1681.1M, EPOCH TIME: 1737547381.586493
[01/22 17:33:01  43140s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1643.1M, EPOCH TIME: 1737547381.587665
[01/22 17:33:01  43140s] TotalInstCnt at PhyDesignMc Destruction: 21
[01/22 17:33:01  43140s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11879.6
[01/22 17:33:01  43140s] *** DrvOpt #1 [finish] : cpu/real = 0:00:00.1/0:00:00.2 (0.9), totSession cpu/real = 11:59:00.3/55:18:43.9 (0.2), mem = 1643.1M
[01/22 17:33:01  43140s] 
[01/22 17:33:01  43140s] =============================================================================================
[01/22 17:33:01  43140s]  Step TAT Report for DrvOpt #1                                                  21.10-p004_1
[01/22 17:33:01  43140s] =============================================================================================
[01/22 17:33:01  43140s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/22 17:33:01  43140s] ---------------------------------------------------------------------------------------------
[01/22 17:33:01  43140s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:33:01  43140s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:33:01  43140s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  20.0 % )     0:00:00.0 /  0:00:00.0    0.6
[01/22 17:33:01  43140s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:33:01  43140s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:33:01  43140s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:33:01  43140s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:33:01  43140s] [ MISC                   ]          0:00:00.1  (  80.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/22 17:33:01  43140s] ---------------------------------------------------------------------------------------------
[01/22 17:33:01  43140s]  DrvOpt #1 TOTAL                    0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.1    0.9
[01/22 17:33:01  43140s] ---------------------------------------------------------------------------------------------
[01/22 17:33:01  43140s] 
[01/22 17:33:01  43140s] End: GigaOpt postEco DRV Optimization
[01/22 17:33:01  43140s] Register exp ratio and priority group on 0 nets on 24 nets : 
[01/22 17:33:01  43140s] 
[01/22 17:33:01  43140s] Active setup views:
[01/22 17:33:01  43140s]  setup
[01/22 17:33:01  43140s]   Dominating endpoints: 0
[01/22 17:33:01  43140s]   Dominating TNS: -0.000
[01/22 17:33:01  43140s] 
[01/22 17:33:01  43140s] Extraction called for design 'counter' of instances=21 and nets=26 using extraction engine 'preRoute' .
[01/22 17:33:01  43140s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/22 17:33:01  43140s] Type 'man IMPEXT-3530' for more detail.
[01/22 17:33:01  43140s] PreRoute RC Extraction called for design counter.
[01/22 17:33:01  43140s] RC Extraction called in multi-corner(1) mode.
[01/22 17:33:01  43140s] RCMode: PreRoute
[01/22 17:33:01  43140s]       RC Corner Indexes            0   
[01/22 17:33:01  43140s] Capacitance Scaling Factor   : 1.00000 
[01/22 17:33:01  43140s] Resistance Scaling Factor    : 1.00000 
[01/22 17:33:01  43140s] Clock Cap. Scaling Factor    : 1.00000 
[01/22 17:33:01  43140s] Clock Res. Scaling Factor    : 1.00000 
[01/22 17:33:01  43140s] Shrink Factor                : 0.90000
[01/22 17:33:01  43140s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/22 17:33:01  43140s] Using capacitance table file ...
[01/22 17:33:01  43140s] RC Grid backup saved.
[01/22 17:33:01  43140s] LayerId::1 widthSet size::4
[01/22 17:33:01  43140s] LayerId::2 widthSet size::4
[01/22 17:33:01  43140s] LayerId::3 widthSet size::4
[01/22 17:33:01  43140s] LayerId::4 widthSet size::4
[01/22 17:33:01  43140s] LayerId::5 widthSet size::4
[01/22 17:33:01  43140s] LayerId::6 widthSet size::4
[01/22 17:33:01  43140s] LayerId::7 widthSet size::5
[01/22 17:33:01  43140s] LayerId::8 widthSet size::5
[01/22 17:33:01  43140s] LayerId::9 widthSet size::5
[01/22 17:33:01  43140s] LayerId::10 widthSet size::4
[01/22 17:33:01  43140s] LayerId::11 widthSet size::3
[01/22 17:33:01  43140s] Skipped RC grid update for preRoute extraction.
[01/22 17:33:01  43140s] eee: pegSigSF::1.070000
[01/22 17:33:01  43140s] Initializing multi-corner capacitance tables ... 
[01/22 17:33:01  43140s] Initializing multi-corner resistance tables ...
[01/22 17:33:01  43140s] Creating RPSQ from WeeR and WRes ...
[01/22 17:33:01  43140s] eee: l::1 avDens::0.036062 usedTrk::6.491228 availTrk::180.000000 sigTrk::6.491228
[01/22 17:33:01  43140s] eee: l::2 avDens::0.044417 usedTrk::7.595322 availTrk::171.000000 sigTrk::7.595322
[01/22 17:33:01  43140s] eee: l::3 avDens::0.034438 usedTrk::6.198830 availTrk::180.000000 sigTrk::6.198830
[01/22 17:33:01  43140s] eee: l::4 avDens::0.006303 usedTrk::0.538889 availTrk::85.500000 sigTrk::0.538889
[01/22 17:33:01  43140s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/22 17:33:01  43140s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/22 17:33:01  43140s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/22 17:33:01  43140s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/22 17:33:01  43140s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/22 17:33:01  43140s] eee: l::10 avDens::0.103416 usedTrk::7.073684 availTrk::68.400000 sigTrk::7.073684
[01/22 17:33:01  43140s] eee: l::11 avDens::0.073587 usedTrk::5.298246 availTrk::72.000000 sigTrk::5.298246
[01/22 17:33:01  43140s] {RT RC_Corner 0 11 11 {7 0} {10 0} 2}
[01/22 17:33:01  43140s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.805400 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 83 ; 
[01/22 17:33:01  43140s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1623.754M)
[01/22 17:33:01  43140s] Skewing Data Summary (End_of_FINAL)
[01/22 17:33:01  43140s] --------------------------------------------------
[01/22 17:33:01  43140s]  Total skewed count:0
[01/22 17:33:01  43140s] --------------------------------------------------
[01/22 17:33:01  43140s] Starting delay calculation for Setup views
[01/22 17:33:01  43140s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/22 17:33:01  43140s] #################################################################################
[01/22 17:33:01  43140s] # Design Stage: PreRoute
[01/22 17:33:01  43140s] # Design Name: counter
[01/22 17:33:01  43140s] # Design Mode: 90nm
[01/22 17:33:01  43140s] # Analysis Mode: MMMC Non-OCV 
[01/22 17:33:01  43140s] # Parasitics Mode: No SPEF/RCDB 
[01/22 17:33:01  43140s] # Signoff Settings: SI Off 
[01/22 17:33:01  43140s] #################################################################################
[01/22 17:33:01  43140s] Calculate delays in BcWc mode...
[01/22 17:33:01  43140s] Topological Sorting (REAL = 0:00:00.0, MEM = 1629.5M, InitMEM = 1629.5M)
[01/22 17:33:01  43140s] Start delay calculation (fullDC) (1 T). (MEM=1629.54)
[01/22 17:33:01  43140s] End AAE Lib Interpolated Model. (MEM=1641.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:33:01  43140s] Total number of fetched objects 24
[01/22 17:33:01  43140s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:33:01  43140s] End delay calculation. (MEM=1656.74 CPU=0:00:00.0 REAL=0:00:00.0)
[01/22 17:33:01  43140s] End delay calculation (fullDC). (MEM=1656.74 CPU=0:00:00.0 REAL=0:00:00.0)
[01/22 17:33:01  43140s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1656.7M) ***
[01/22 17:33:01  43140s] *** Done Building Timing Graph (cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=11:59:00 mem=1656.7M)
[01/22 17:33:01  43140s] Started Early Global Route kernel ( Curr Mem: 1656.74 MB )
[01/22 17:33:01  43140s] (I)      ==================== Layers =====================
[01/22 17:33:01  43140s] (I)      +-----+----+---------+---------+--------+-------+
[01/22 17:33:01  43140s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/22 17:33:01  43140s] (I)      +-----+----+---------+---------+--------+-------+
[01/22 17:33:01  43140s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/22 17:33:01  43140s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/22 17:33:01  43140s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/22 17:33:01  43140s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/22 17:33:01  43140s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/22 17:33:01  43140s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/22 17:33:01  43140s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/22 17:33:01  43140s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/22 17:33:01  43140s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/22 17:33:01  43140s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/22 17:33:01  43140s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/22 17:33:01  43140s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/22 17:33:01  43140s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/22 17:33:01  43140s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/22 17:33:01  43140s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/22 17:33:01  43140s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/22 17:33:01  43140s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/22 17:33:01  43140s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/22 17:33:01  43140s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/22 17:33:01  43140s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/22 17:33:01  43140s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/22 17:33:01  43140s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/22 17:33:01  43140s] (I)      +-----+----+---------+---------+--------+-------+
[01/22 17:33:01  43140s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/22 17:33:01  43140s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/22 17:33:01  43140s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/22 17:33:01  43140s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/22 17:33:01  43140s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/22 17:33:01  43140s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/22 17:33:01  43140s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/22 17:33:01  43140s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/22 17:33:01  43140s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/22 17:33:01  43140s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/22 17:33:01  43140s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/22 17:33:01  43140s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/22 17:33:01  43140s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/22 17:33:01  43140s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/22 17:33:01  43140s] (I)      +-----+----+---------+---------+--------+-------+
[01/22 17:33:01  43140s] (I)      Started Import and model ( Curr Mem: 1656.74 MB )
[01/22 17:33:01  43140s] (I)      Default power domain name = counter
[01/22 17:33:01  43140s] .== Non-default Options ==
[01/22 17:33:01  43140s] (I)      Build term to term wires                           : false
[01/22 17:33:01  43140s] (I)      Maximum routing layer                              : 11
[01/22 17:33:01  43140s] (I)      Number of threads                                  : 1
[01/22 17:33:01  43140s] (I)      Method to set GCell size                           : row
[01/22 17:33:01  43140s] (I)      Counted 223 PG shapes. We will not process PG shapes layer by layer.
[01/22 17:33:01  43140s] (I)      Use row-based GCell size
[01/22 17:33:01  43140s] (I)      Use row-based GCell align
[01/22 17:33:01  43140s] (I)      layer 0 area = 80000
[01/22 17:33:01  43140s] (I)      layer 1 area = 80000
[01/22 17:33:01  43140s] (I)      layer 2 area = 80000
[01/22 17:33:01  43140s] (I)      layer 3 area = 80000
[01/22 17:33:01  43140s] (I)      layer 4 area = 80000
[01/22 17:33:01  43140s] (I)      layer 5 area = 80000
[01/22 17:33:01  43140s] (I)      layer 6 area = 80000
[01/22 17:33:01  43140s] (I)      layer 7 area = 80000
[01/22 17:33:01  43140s] (I)      layer 8 area = 80000
[01/22 17:33:01  43140s] (I)      layer 9 area = 400000
[01/22 17:33:01  43140s] (I)      layer 10 area = 400000
[01/22 17:33:01  43140s] (I)      GCell unit size   : 3420
[01/22 17:33:01  43140s] (I)      GCell multiplier  : 1
[01/22 17:33:01  43140s] (I)      GCell row height  : 3420
[01/22 17:33:01  43140s] (I)      Actual row height : 3420
[01/22 17:33:01  43140s] (I)      GCell align ref   : 10000 10260
[01/22 17:33:01  43140s] [NR-eGR] Track table information for default rule: 
[01/22 17:33:01  43140s] [NR-eGR] Metal1 has no routable track
[01/22 17:33:01  43140s] [NR-eGR] Metal2 has single uniform track structure
[01/22 17:33:01  43140s] [NR-eGR] Metal3 has single uniform track structure
[01/22 17:33:01  43140s] [NR-eGR] Metal4 has single uniform track structure
[01/22 17:33:01  43140s] [NR-eGR] Metal5 has single uniform track structure
[01/22 17:33:01  43140s] [NR-eGR] Metal6 has single uniform track structure
[01/22 17:33:01  43140s] [NR-eGR] Metal7 has single uniform track structure
[01/22 17:33:01  43140s] [NR-eGR] Metal8 has single uniform track structure
[01/22 17:33:01  43140s] [NR-eGR] Metal9 has single uniform track structure
[01/22 17:33:01  43140s] [NR-eGR] Metal10 has single uniform track structure
[01/22 17:33:01  43140s] [NR-eGR] Metal11 has single uniform track structure
[01/22 17:33:01  43140s] (I)      ==================== Default via =====================
[01/22 17:33:01  43140s] (I)      +----+------------------+----------------------------+
[01/22 17:33:01  43140s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/22 17:33:01  43140s] (I)      +----+------------------+----------------------------+
[01/22 17:33:01  43140s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/22 17:33:01  43140s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/22 17:33:01  43140s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/22 17:33:01  43140s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/22 17:33:01  43140s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/22 17:33:01  43140s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/22 17:33:01  43140s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/22 17:33:01  43140s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/22 17:33:01  43140s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/22 17:33:01  43140s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/22 17:33:01  43140s] (I)      +----+------------------+----------------------------+
[01/22 17:33:01  43140s] [NR-eGR] Read 384 PG shapes
[01/22 17:33:01  43140s] [NR-eGR] Read 0 clock shapes
[01/22 17:33:01  43140s] [NR-eGR] Read 0 other shapes
[01/22 17:33:01  43140s] [NR-eGR] #Routing Blockages  : 0
[01/22 17:33:01  43140s] [NR-eGR] #Instance Blockages : 0
[01/22 17:33:01  43140s] [NR-eGR] #PG Blockages       : 384
[01/22 17:33:01  43140s] [NR-eGR] #Halo Blockages     : 0
[01/22 17:33:01  43140s] [NR-eGR] #Boundary Blockages : 0
[01/22 17:33:01  43140s] [NR-eGR] #Clock Blockages    : 0
[01/22 17:33:01  43140s] [NR-eGR] #Other Blockages    : 0
[01/22 17:33:01  43140s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/22 17:33:01  43140s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/22 17:33:01  43140s] [NR-eGR] Read 24 nets ( ignored 0 )
[01/22 17:33:01  43140s] (I)      early_global_route_priority property id does not exist.
[01/22 17:33:01  43140s] (I)      Read Num Blocks=384  Num Prerouted Wires=0  Num CS=0
[01/22 17:33:01  43140s] (I)      Layer 1 (V) : #blockages 40 : #preroutes 0
[01/22 17:33:01  43140s] (I)      Layer 2 (H) : #blockages 40 : #preroutes 0
[01/22 17:33:01  43140s] (I)      Layer 3 (V) : #blockages 40 : #preroutes 0
[01/22 17:33:01  43140s] (I)      Layer 4 (H) : #blockages 40 : #preroutes 0
[01/22 17:33:01  43140s] (I)      Layer 5 (V) : #blockages 40 : #preroutes 0
[01/22 17:33:01  43140s] (I)      Layer 6 (H) : #blockages 40 : #preroutes 0
[01/22 17:33:01  43140s] (I)      Layer 7 (V) : #blockages 40 : #preroutes 0
[01/22 17:33:01  43140s] (I)      Layer 8 (H) : #blockages 40 : #preroutes 0
[01/22 17:33:01  43140s] (I)      Layer 9 (V) : #blockages 44 : #preroutes 0
[01/22 17:33:01  43140s] (I)      Layer 10 (H) : #blockages 20 : #preroutes 0
[01/22 17:33:01  43140s] (I)      Number of ignored nets                =      0
[01/22 17:33:01  43140s] (I)      Number of connected nets              =      0
[01/22 17:33:01  43140s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/22 17:33:01  43140s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/22 17:33:01  43140s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/22 17:33:01  43140s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/22 17:33:01  43140s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/22 17:33:01  43140s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/22 17:33:01  43140s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/22 17:33:01  43140s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/22 17:33:01  43140s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/22 17:33:01  43140s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/22 17:33:01  43140s] (I)      Ndr track 0 does not exist
[01/22 17:33:01  43140s] (I)      ---------------------Grid Graph Info--------------------
[01/22 17:33:01  43140s] (I)      Routing area        : (0, 0) - (51600, 34200)
[01/22 17:33:01  43140s] (I)      Core area           : (10000, 10260) - (41600, 23940)
[01/22 17:33:01  43140s] (I)      Site width          :   400  (dbu)
[01/22 17:33:01  43140s] (I)      Row height          :  3420  (dbu)
[01/22 17:33:01  43140s] (I)      GCell row height    :  3420  (dbu)
[01/22 17:33:01  43140s] (I)      GCell width         :  3420  (dbu)
[01/22 17:33:01  43140s] (I)      GCell height        :  3420  (dbu)
[01/22 17:33:01  43140s] (I)      Grid                :    15    10    11
[01/22 17:33:01  43140s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/22 17:33:01  43140s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/22 17:33:01  43140s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/22 17:33:01  43140s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/22 17:33:01  43140s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/22 17:33:01  43140s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/22 17:33:01  43140s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/22 17:33:01  43140s] (I)      First track coord   :     0   200   190   200   190   200   190   200   190  1200   950
[01/22 17:33:01  43140s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/22 17:33:01  43140s] (I)      Total num of tracks :     0   129    90   129    90   129    90   129    90    51    35
[01/22 17:33:01  43140s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/22 17:33:01  43140s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/22 17:33:01  43140s] (I)      --------------------------------------------------------
[01/22 17:33:01  43140s] 
[01/22 17:33:01  43140s] [NR-eGR] ============ Routing rule table ============
[01/22 17:33:01  43140s] [NR-eGR] Rule id: 0  Nets: 24
[01/22 17:33:01  43140s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/22 17:33:01  43140s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/22 17:33:01  43140s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/22 17:33:01  43140s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/22 17:33:01  43140s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/22 17:33:01  43140s] [NR-eGR] ========================================
[01/22 17:33:01  43140s] [NR-eGR] 
[01/22 17:33:01  43140s] (I)      =============== Blocked Tracks ===============
[01/22 17:33:01  43140s] (I)      +-------+---------+----------+---------------+
[01/22 17:33:01  43140s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/22 17:33:01  43140s] (I)      +-------+---------+----------+---------------+
[01/22 17:33:01  43140s] (I)      |     1 |       0 |        0 |         0.00% |
[01/22 17:33:01  43140s] (I)      |     2 |    1290 |      428 |        33.18% |
[01/22 17:33:01  43140s] (I)      |     3 |    1350 |       76 |         5.63% |
[01/22 17:33:01  43140s] (I)      |     4 |    1290 |      428 |        33.18% |
[01/22 17:33:01  43140s] (I)      |     5 |    1350 |       76 |         5.63% |
[01/22 17:33:01  43140s] (I)      |     6 |    1290 |      428 |        33.18% |
[01/22 17:33:01  43140s] (I)      |     7 |    1350 |       76 |         5.63% |
[01/22 17:33:01  43140s] (I)      |     8 |    1290 |      428 |        33.18% |
[01/22 17:33:01  43140s] (I)      |     9 |    1350 |      152 |        11.26% |
[01/22 17:33:01  43140s] (I)      |    10 |     510 |      366 |        71.76% |
[01/22 17:33:01  43140s] (I)      |    11 |     525 |      284 |        54.10% |
[01/22 17:33:01  43140s] (I)      +-------+---------+----------+---------------+
[01/22 17:33:01  43140s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1656.74 MB )
[01/22 17:33:01  43140s] (I)      Reset routing kernel
[01/22 17:33:01  43140s] (I)      Started Global Routing ( Curr Mem: 1656.74 MB )
[01/22 17:33:01  43140s] (I)      totalPins=88  totalGlobalPin=81 (92.05%)
[01/22 17:33:01  43140s] (I)      total 2D Cap : 10121 = (5309 H, 4812 V)
[01/22 17:33:01  43140s] [NR-eGR] Layer group 1: route 24 net(s) in layer range [2, 11]
[01/22 17:33:01  43140s] (I)      
[01/22 17:33:01  43140s] (I)      ============  Phase 1a Route ============
[01/22 17:33:01  43140s] (I)      Usage: 126 = (53 H, 73 V) = (1.00% H, 1.52% V) = (9.063e+01um H, 1.248e+02um V)
[01/22 17:33:01  43140s] (I)      
[01/22 17:33:01  43140s] (I)      ============  Phase 1b Route ============
[01/22 17:33:01  43140s] (I)      Usage: 126 = (53 H, 73 V) = (1.00% H, 1.52% V) = (9.063e+01um H, 1.248e+02um V)
[01/22 17:33:01  43140s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.154600e+02um
[01/22 17:33:01  43140s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/22 17:33:01  43140s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/22 17:33:01  43140s] (I)      
[01/22 17:33:01  43140s] (I)      ============  Phase 1c Route ============
[01/22 17:33:01  43140s] (I)      Usage: 126 = (53 H, 73 V) = (1.00% H, 1.52% V) = (9.063e+01um H, 1.248e+02um V)
[01/22 17:33:01  43140s] (I)      
[01/22 17:33:01  43140s] (I)      ============  Phase 1d Route ============
[01/22 17:33:01  43140s] (I)      Usage: 126 = (53 H, 73 V) = (1.00% H, 1.52% V) = (9.063e+01um H, 1.248e+02um V)
[01/22 17:33:01  43140s] (I)      
[01/22 17:33:01  43140s] (I)      ============  Phase 1e Route ============
[01/22 17:33:01  43140s] (I)      Usage: 126 = (53 H, 73 V) = (1.00% H, 1.52% V) = (9.063e+01um H, 1.248e+02um V)
[01/22 17:33:01  43140s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.154600e+02um
[01/22 17:33:01  43140s] (I)      
[01/22 17:33:01  43140s] (I)      ============  Phase 1l Route ============
[01/22 17:33:01  43140s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/22 17:33:01  43140s] (I)      Layer  2:       1045        92         0           0        1154    ( 0.00%) 
[01/22 17:33:01  43140s] (I)      Layer  3:       1193        54         0           0        1260    ( 0.00%) 
[01/22 17:33:01  43140s] (I)      Layer  4:       1045         5         0           0        1154    ( 0.00%) 
[01/22 17:33:01  43140s] (I)      Layer  5:       1193         0         0           0        1260    ( 0.00%) 
[01/22 17:33:01  43140s] (I)      Layer  6:       1045         0         0           0        1154    ( 0.00%) 
[01/22 17:33:01  43140s] (I)      Layer  7:       1193         0         0           0        1260    ( 0.00%) 
[01/22 17:33:01  43140s] (I)      Layer  8:       1045         0         0           0        1154    ( 0.00%) 
[01/22 17:33:01  43140s] (I)      Layer  9:       1147         0         0           0        1260    ( 0.00%) 
[01/22 17:33:01  43140s] (I)      Layer 10:        118         0         0         246         215    (53.33%) 
[01/22 17:33:01  43140s] (I)      Layer 11:        219         0         0         274         230    (54.29%) 
[01/22 17:33:01  43140s] (I)      Total:          9243       151         0         519       10101    ( 4.89%) 
[01/22 17:33:01  43140s] (I)      
[01/22 17:33:01  43140s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/22 17:33:01  43140s] [NR-eGR]                        OverCon            
[01/22 17:33:01  43140s] [NR-eGR]                         #Gcell     %Gcell
[01/22 17:33:01  43140s] [NR-eGR]        Layer             (1-0)    OverCon
[01/22 17:33:01  43140s] [NR-eGR] ----------------------------------------------
[01/22 17:33:01  43140s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/22 17:33:01  43140s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/22 17:33:01  43140s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/22 17:33:01  43140s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/22 17:33:01  43140s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/22 17:33:01  43140s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/22 17:33:01  43140s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/22 17:33:01  43140s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/22 17:33:01  43140s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/22 17:33:01  43140s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/22 17:33:01  43140s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/22 17:33:01  43140s] [NR-eGR] ----------------------------------------------
[01/22 17:33:01  43140s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/22 17:33:01  43140s] [NR-eGR] 
[01/22 17:33:01  43140s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1664.74 MB )
[01/22 17:33:01  43140s] (I)      total 2D Cap : 10167 = (5331 H, 4836 V)
[01/22 17:33:01  43140s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/22 17:33:01  43140s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1664.74 MB )
[01/22 17:33:01  43140s] (I)      ===================================== Runtime Summary ======================================
[01/22 17:33:01  43140s] (I)       Step                                         %       Start      Finish      Real       CPU 
[01/22 17:33:01  43140s] (I)      --------------------------------------------------------------------------------------------
[01/22 17:33:01  43140s] (I)       Early Global Route kernel              100.00%  410.76 sec  410.78 sec  0.02 sec  0.02 sec 
[01/22 17:33:01  43140s] (I)       +-Import and model                      38.52%  410.76 sec  410.77 sec  0.01 sec  0.01 sec 
[01/22 17:33:01  43140s] (I)       | +-Create place DB                      2.19%  410.76 sec  410.76 sec  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)       | | +-Import place data                  1.62%  410.76 sec  410.76 sec  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)       | | | +-Read instances and placement     0.24%  410.76 sec  410.76 sec  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)       | | | +-Read nets                        0.24%  410.76 sec  410.76 sec  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)       | +-Create route DB                     20.83%  410.76 sec  410.77 sec  0.00 sec  0.01 sec 
[01/22 17:33:01  43140s] (I)       | | +-Import route data (1T)            19.38%  410.76 sec  410.77 sec  0.00 sec  0.01 sec 
[01/22 17:33:01  43140s] (I)       | | | +-Read blockages ( Layer 2-11 )    4.62%  410.76 sec  410.77 sec  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)       | | | | +-Read routing blockages         0.02%  410.76 sec  410.76 sec  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)       | | | | +-Read instance blockages        0.09%  410.76 sec  410.76 sec  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)       | | | | +-Read PG blockages              0.38%  410.76 sec  410.76 sec  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)       | | | | +-Read clock blockages           0.12%  410.77 sec  410.77 sec  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)       | | | | +-Read other blockages           0.12%  410.77 sec  410.77 sec  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)       | | | | +-Read boundary cut boxes        0.01%  410.77 sec  410.77 sec  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)       | | | +-Read blackboxes                  0.09%  410.77 sec  410.77 sec  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)       | | | +-Read prerouted                   0.28%  410.77 sec  410.77 sec  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)       | | | +-Read unlegalized nets            0.02%  410.77 sec  410.77 sec  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)       | | | +-Read nets                        0.23%  410.77 sec  410.77 sec  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)       | | | +-Set up via pillars               0.02%  410.77 sec  410.77 sec  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)       | | | +-Initialize 3D grid graph         0.04%  410.77 sec  410.77 sec  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)       | | | +-Model blockage capacity          1.75%  410.77 sec  410.77 sec  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)       | | | | +-Initialize 3D capacity         1.06%  410.77 sec  410.77 sec  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)       | +-Read aux data                        0.02%  410.77 sec  410.77 sec  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)       | +-Others data preparation              0.22%  410.77 sec  410.77 sec  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)       | +-Create route kernel                 12.31%  410.77 sec  410.77 sec  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)       +-Global Routing                        34.92%  410.77 sec  410.78 sec  0.01 sec  0.01 sec 
[01/22 17:33:01  43140s] (I)       | +-Initialization                       0.14%  410.77 sec  410.77 sec  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)       | +-Net group 1                         28.45%  410.77 sec  410.77 sec  0.00 sec  0.01 sec 
[01/22 17:33:01  43140s] (I)       | | +-Generate topology                  0.18%  410.77 sec  410.77 sec  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)       | | +-Phase 1a                           2.40%  410.77 sec  410.77 sec  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)       | | | +-Pattern routing (1T)             1.07%  410.77 sec  410.77 sec  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)       | | | +-Add via demand to 2D             0.06%  410.77 sec  410.77 sec  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)       | | +-Phase 1b                           0.28%  410.77 sec  410.77 sec  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)       | | +-Phase 1c                           0.10%  410.77 sec  410.77 sec  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)       | | +-Phase 1d                           0.10%  410.77 sec  410.77 sec  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)       | | +-Phase 1e                           0.86%  410.77 sec  410.77 sec  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)       | | | +-Route legalization               0.02%  410.77 sec  410.77 sec  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)       | | +-Phase 1l                          19.62%  410.77 sec  410.77 sec  0.00 sec  0.01 sec 
[01/22 17:33:01  43140s] (I)       | | | +-Layer assignment (1T)           18.95%  410.77 sec  410.77 sec  0.00 sec  0.01 sec 
[01/22 17:33:01  43140s] (I)       | +-Clean cong LA                        0.01%  410.77 sec  410.77 sec  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)       +-Export 3D cong map                     1.53%  410.78 sec  410.78 sec  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)       | +-Export 2D cong map                   0.35%  410.78 sec  410.78 sec  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)      ===================== Summary by functions =====================
[01/22 17:33:01  43140s] (I)       Lv  Step                                 %      Real       CPU 
[01/22 17:33:01  43140s] (I)      ----------------------------------------------------------------
[01/22 17:33:01  43140s] (I)        0  Early Global Route kernel      100.00%  0.02 sec  0.02 sec 
[01/22 17:33:01  43140s] (I)        1  Import and model                38.52%  0.01 sec  0.01 sec 
[01/22 17:33:01  43140s] (I)        1  Global Routing                  34.92%  0.01 sec  0.01 sec 
[01/22 17:33:01  43140s] (I)        1  Export 3D cong map               1.53%  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)        2  Net group 1                     28.45%  0.00 sec  0.01 sec 
[01/22 17:33:01  43140s] (I)        2  Create route DB                 20.83%  0.00 sec  0.01 sec 
[01/22 17:33:01  43140s] (I)        2  Create route kernel             12.31%  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)        2  Create place DB                  2.19%  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)        2  Export 2D cong map               0.35%  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)        2  Others data preparation          0.22%  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)        2  Initialization                   0.14%  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)        2  Read aux data                    0.02%  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)        2  Clean cong LA                    0.01%  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)        3  Phase 1l                        19.62%  0.00 sec  0.01 sec 
[01/22 17:33:01  43140s] (I)        3  Import route data (1T)          19.38%  0.00 sec  0.01 sec 
[01/22 17:33:01  43140s] (I)        3  Phase 1a                         2.40%  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)        3  Import place data                1.62%  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)        3  Phase 1e                         0.86%  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)        3  Phase 1b                         0.28%  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)        3  Generate topology                0.18%  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)        3  Phase 1d                         0.10%  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)        3  Phase 1c                         0.10%  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)        4  Layer assignment (1T)           18.95%  0.00 sec  0.01 sec 
[01/22 17:33:01  43140s] (I)        4  Read blockages ( Layer 2-11 )    4.62%  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)        4  Model blockage capacity          1.75%  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)        4  Pattern routing (1T)             1.07%  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)        4  Read nets                        0.47%  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)        4  Read prerouted                   0.28%  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)        4  Read instances and placement     0.24%  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)        4  Read blackboxes                  0.09%  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)        4  Add via demand to 2D             0.06%  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)        4  Initialize 3D grid graph         0.04%  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)        4  Set up via pillars               0.02%  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)        4  Read unlegalized nets            0.02%  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)        4  Route legalization               0.02%  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)        5  Initialize 3D capacity           1.06%  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)        5  Read PG blockages                0.38%  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)        5  Read clock blockages             0.12%  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)        5  Read other blockages             0.12%  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)        5  Read instance blockages          0.09%  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)        5  Read routing blockages           0.02%  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] (I)        5  Read boundary cut boxes          0.01%  0.00 sec  0.00 sec 
[01/22 17:33:01  43140s] OPERPROF: Starting HotSpotCal at level 1, MEM:1664.7M, EPOCH TIME: 1737547381.727338
[01/22 17:33:01  43140s] [hotspot] +------------+---------------+---------------+
[01/22 17:33:01  43140s] [hotspot] |            |   max hotspot | total hotspot |
[01/22 17:33:01  43140s] [hotspot] +------------+---------------+---------------+
[01/22 17:33:01  43140s] [hotspot] | normalized |          0.00 |          0.00 |
[01/22 17:33:01  43140s] [hotspot] +------------+---------------+---------------+
[01/22 17:33:01  43140s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/22 17:33:01  43140s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/22 17:33:01  43140s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1664.7M, EPOCH TIME: 1737547381.727580
[01/22 17:33:01  43140s] [hotspot] Hotspot report including placement blocked areas
[01/22 17:33:01  43140s] OPERPROF: Starting HotSpotCal at level 1, MEM:1664.7M, EPOCH TIME: 1737547381.727700
[01/22 17:33:01  43140s] [hotspot] +------------+---------------+---------------+
[01/22 17:33:01  43140s] [hotspot] |            |   max hotspot | total hotspot |
[01/22 17:33:01  43140s] [hotspot] +------------+---------------+---------------+
[01/22 17:33:01  43140s] [hotspot] | normalized |          0.00 |          0.00 |
[01/22 17:33:01  43140s] [hotspot] +------------+---------------+---------------+
[01/22 17:33:01  43140s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/22 17:33:01  43140s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/22 17:33:01  43140s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1664.7M, EPOCH TIME: 1737547381.727893
[01/22 17:33:01  43140s] Reported timing to dir ./timingReports
[01/22 17:33:01  43140s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1457.1M, totSessionCpu=11:59:00 **
[01/22 17:33:01  43140s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1619.7M, EPOCH TIME: 1737547381.731179
[01/22 17:33:01  43140s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.015, MEM:1619.7M, EPOCH TIME: 1737547381.746607
[01/22 17:33:03  43140s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.549  |  8.549  |  8.670  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.089%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:07, mem = 1458.3M, totSessionCpu=11:59:01 **
[01/22 17:33:03  43140s] 
[01/22 17:33:03  43140s] TimeStamp Deleting Cell Server Begin ...
[01/22 17:33:03  43140s] Deleting Lib Analyzer.
[01/22 17:33:03  43140s] 
[01/22 17:33:03  43140s] TimeStamp Deleting Cell Server End ...
[01/22 17:33:03  43140s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[01/22 17:33:03  43140s] Type 'man IMPOPT-3195' for more detail.
[01/22 17:33:03  43140s] *** Finished optDesign ***
[01/22 17:33:03  43140s] 
[01/22 17:33:03  43140s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:05.6 real=0:00:07.2)
[01/22 17:33:03  43140s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.8 real=0:00:00.8)
[01/22 17:33:03  43140s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.7 real=0:00:00.7)
[01/22 17:33:03  43140s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.1 real=0:00:01.1)
[01/22 17:33:03  43140s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[01/22 17:33:03  43140s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/22 17:33:03  43140s] Info: pop threads available for lower-level modules during optimization.
[01/22 17:33:03  43140s] clean pInstBBox. size 0
[01/22 17:33:03  43140s] All LLGs are deleted
[01/22 17:33:03  43140s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1635.2M, EPOCH TIME: 1737547383.297607
[01/22 17:33:03  43140s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1635.2M, EPOCH TIME: 1737547383.297702
[01/22 17:33:03  43140s] Disable CTE adjustment.
[01/22 17:33:03  43140s] #optDebug: fT-D <X 1 0 0 0>
[01/22 17:33:03  43140s] VSMManager cleared!
[01/22 17:33:03  43140s] **place_opt_design ... cpu = 0:00:05, real = 0:00:07, mem = 1549.2M **
[01/22 17:33:03  43140s] *** Finished GigaPlace ***
[01/22 17:33:03  43140s] 
[01/22 17:33:03  43140s] *** Summary of all messages that are not suppressed in this session:
[01/22 17:33:03  43140s] Severity  ID               Count  Summary                                  
[01/22 17:33:03  43140s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[01/22 17:33:03  43140s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[01/22 17:33:03  43140s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[01/22 17:33:03  43140s] *** Message Summary: 6 warning(s), 0 error(s)
[01/22 17:33:03  43140s] 
[01/22 17:33:03  43140s] *** place_opt_design #1 [finish] : cpu/real = 0:00:04.8/0:00:06.4 (0.8), totSession cpu/real = 11:59:00.6/55:18:45.6 (0.2), mem = 1549.2M
[01/22 17:33:03  43140s] 
[01/22 17:33:03  43140s] =============================================================================================
[01/22 17:33:03  43140s]  Final TAT Report for place_opt_design #1                                       21.10-p004_1
[01/22 17:33:03  43140s] =============================================================================================
[01/22 17:33:03  43140s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/22 17:33:03  43140s] ---------------------------------------------------------------------------------------------
[01/22 17:33:03  43140s] [ InitOpt                ]      1   0:00:01.2  (  18.1 % )     0:00:01.3 /  0:00:01.3    1.0
[01/22 17:33:03  43140s] [ GlobalOpt              ]      1   0:00:00.7  (  10.3 % )     0:00:00.7 /  0:00:00.7    1.0
[01/22 17:33:03  43140s] [ DrvOpt                 ]      1   0:00:00.2  (   2.5 % )     0:00:00.2 /  0:00:00.1    0.9
[01/22 17:33:03  43140s] [ SimplifyNetlist        ]      1   0:00:00.8  (  13.2 % )     0:00:00.8 /  0:00:00.8    1.0
[01/22 17:33:03  43140s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[01/22 17:33:03  43140s] [ AreaOpt                ]      2   0:00:01.0  (  15.7 % )     0:00:01.0 /  0:00:01.1    1.0
[01/22 17:33:03  43140s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:33:03  43140s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.5 % )     0:00:01.6 /  0:00:00.1    0.1
[01/22 17:33:03  43140s] [ DrvReport              ]      2   0:00:01.5  (  23.5 % )     0:00:01.5 /  0:00:00.0    0.0
[01/22 17:33:03  43140s] [ CongRefineRouteType    ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[01/22 17:33:03  43140s] [ SlackTraversorInit     ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:33:03  43140s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:33:03  43140s] [ PlacerInterfaceInit    ]      2   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.0    0.6
[01/22 17:33:03  43140s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:33:03  43140s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:33:03  43140s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:33:03  43140s] [ IncrReplace            ]      1   0:00:00.2  (   3.4 % )     0:00:00.3 /  0:00:00.3    0.9
[01/22 17:33:03  43140s] [ RefinePlace            ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[01/22 17:33:03  43140s] [ EarlyGlobalRoute       ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.1    1.1
[01/22 17:33:03  43140s] [ ExtractRC              ]      3   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/22 17:33:03  43140s] [ TimingUpdate           ]      4   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[01/22 17:33:03  43140s] [ FullDelayCalc          ]      3   0:00:00.2  (   2.5 % )     0:00:00.2 /  0:00:00.1    0.8
[01/22 17:33:03  43140s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:33:03  43140s] [ GenerateReports        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.6
[01/22 17:33:03  43140s] [ MISC                   ]          0:00:00.3  (   4.2 % )     0:00:00.3 /  0:00:00.3    1.1
[01/22 17:33:03  43140s] ---------------------------------------------------------------------------------------------
[01/22 17:33:03  43140s]  place_opt_design #1 TOTAL          0:00:06.4  ( 100.0 % )     0:00:06.4 /  0:00:04.8    0.8
[01/22 17:33:03  43140s] ---------------------------------------------------------------------------------------------
[01/22 17:33:03  43140s] 
[01/22 17:33:09  43141s] <CMD> report_timing
[01/22 17:34:45  43163s] <CMD> timeDesign -preCTS
[01/22 17:34:45  43163s] #optDebug: fT-S <1 1 0 0 0>
[01/22 17:34:45  43163s] *** timeDesign #1 [begin] : totSession cpu/real = 11:59:23.6/55:20:28.0 (0.2), mem = 1559.4M
[01/22 17:34:45  43163s] **Info: Trial Route has Max Route Layer 15/11.
[01/22 17:34:45  43163s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1549.4M, EPOCH TIME: 1737547485.758910
[01/22 17:34:45  43163s] All LLGs are deleted
[01/22 17:34:45  43163s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1549.4M, EPOCH TIME: 1737547485.758974
[01/22 17:34:45  43163s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1549.4M, EPOCH TIME: 1737547485.759026
[01/22 17:34:45  43163s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1549.4M, EPOCH TIME: 1737547485.759088
[01/22 17:34:45  43163s] Start to check current routing status for nets...
[01/22 17:34:45  43163s] All nets are already routed correctly.
[01/22 17:34:45  43163s] End to check current routing status for nets (mem=1549.4M)
[01/22 17:34:45  43163s] Effort level <high> specified for reg2reg path_group
[01/22 17:34:45  43163s] All LLGs are deleted
[01/22 17:34:45  43163s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1551.4M, EPOCH TIME: 1737547485.783546
[01/22 17:34:45  43163s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1551.4M, EPOCH TIME: 1737547485.783879
[01/22 17:34:45  43163s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1551.4M, EPOCH TIME: 1737547485.783945
[01/22 17:34:45  43163s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1551.4M, EPOCH TIME: 1737547485.785093
[01/22 17:34:45  43163s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1551.4M, EPOCH TIME: 1737547485.806946
[01/22 17:34:45  43163s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.004, MEM:1560.1M, EPOCH TIME: 1737547485.810536
[01/22 17:34:45  43163s] Fast DP-INIT is on for default
[01/22 17:34:45  43163s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.027, MEM:1560.1M, EPOCH TIME: 1737547485.811762
[01/22 17:34:45  43163s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.028, MEM:1560.1M, EPOCH TIME: 1737547485.811941
[01/22 17:34:45  43163s] All LLGs are deleted
[01/22 17:34:45  43163s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1560.1M, EPOCH TIME: 1737547485.812387
[01/22 17:34:45  43163s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1560.1M, EPOCH TIME: 1737547485.812636
[01/22 17:34:46  43163s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.549  |  8.549  |  8.670  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.089%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[01/22 17:34:46  43163s] Total CPU time: 0.129999999997 sec
[01/22 17:34:46  43163s] Total Real time: 1.0 sec
[01/22 17:34:46  43163s] Total Memory Usage: 1565.53125 Mbytes
[01/22 17:34:46  43163s] *** timeDesign #1 [finish] : cpu/real = 0:00:00.1/0:00:00.8 (0.2), totSession cpu/real = 11:59:23.7/55:20:28.8 (0.2), mem = 1565.5M
[01/22 17:34:46  43163s] 
[01/22 17:34:46  43163s] =============================================================================================
[01/22 17:34:46  43163s]  Final TAT Report for timeDesign #1                                             21.10-p004_1
[01/22 17:34:46  43163s] =============================================================================================
[01/22 17:34:46  43163s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/22 17:34:46  43163s] ---------------------------------------------------------------------------------------------
[01/22 17:34:46  43163s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:34:46  43163s] [ OptSummaryReport       ]      1   0:00:00.0  (   4.1 % )     0:00:00.7 /  0:00:00.1    0.1
[01/22 17:34:46  43163s] [ DrvReport              ]      1   0:00:00.7  (  87.8 % )     0:00:00.7 /  0:00:00.0    0.0
[01/22 17:34:46  43163s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:34:46  43163s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:34:46  43163s] [ GenerateReports        ]      1   0:00:00.0  (   4.1 % )     0:00:00.0 /  0:00:00.0    1.0
[01/22 17:34:46  43163s] [ MISC                   ]          0:00:00.0  (   4.1 % )     0:00:00.0 /  0:00:00.0    1.0
[01/22 17:34:46  43163s] ---------------------------------------------------------------------------------------------
[01/22 17:34:46  43163s]  timeDesign #1 TOTAL                0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.1    0.2
[01/22 17:34:46  43163s] ---------------------------------------------------------------------------------------------
[01/22 17:34:46  43163s] 
[01/22 17:34:46  43163s] Info: pop threads available for lower-level modules during optimization.
[01/22 17:38:23  43211s] <CMD> zoomBox -9.59300 -0.97150 32.87750 19.51050
[01/22 17:38:23  43211s] <CMD> zoomBox -6.56000 0.51850 29.54100 17.92850
[01/22 17:38:24  43211s] <CMD> zoomBox -3.97800 1.78850 26.70800 16.58700
[01/22 17:38:24  43211s] <CMD> zoomBox -9.51300 -0.93300 32.95900 19.54950
[01/22 17:38:25  43211s] <CMD> zoomIn
[01/22 17:38:30  43213s] <CMD> createPlaceBlockage -box 9.19900 9.95500 10.24600 10.02350 -type hard
[01/22 17:38:36  43215s] <CMD> redraw
[01/22 17:39:03  43222s] <CMD> setLayerPreference Bondpad -isSelectable 0
[01/22 17:39:03  43223s] <CMD> setLayerPreference Bondpad -isSelectable 1
[01/22 17:39:04  43223s] <CMD> setLayerPreference Bondpad -isVisible 0
[01/22 17:39:05  43223s] <CMD> setLayerPreference Bondpad -isVisible 1
[01/22 17:39:27  43229s] <CMD> zoomOut
