Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Fri Apr 13 00:32:35 2018
| Host         : larry-Inspiron-13-7368 running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file minized_petalinux_wrapper_timing_summary_routed.rpt -rpx minized_petalinux_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : minized_petalinux_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: minized_petalinux_i/processing_system7_0/inst/PS7_i/EMIOSDIO0CLK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.009        0.000                      0                30566        0.021        0.000                      0                30566        5.416        0.000                       0                 10444  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 6.666}      13.333          75.002          
clk_fpga_1  {0.000 13.750}     27.500          36.364          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.009        0.000                      0                30432        0.021        0.000                      0                30432        5.416        0.000                       0                 10443  
clk_fpga_1                                                                                                                                                     25.345        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.591        0.000                      0                  134        1.543        0.000                      0                  134  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP_reg[3][2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[1][0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_fpga_0 rise@13.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.040ns  (logic 2.420ns (18.558%)  route 10.620ns (81.442%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.319ns = ( 16.652 - 13.333 ) 
    Source Clock Delay      (SCD):    3.778ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.400ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       1.646     3.778    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aclk
    SLICE_X29Y71         FDRE                                         r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP_reg[3][2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.456     4.234 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP_reg[3][2][0]/Q
                         net (fo=13, routed)          0.879     5.113    minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP_reg_n_0_[3][2][0]
    SLICE_X30Y72         LUT5 (Prop_lut5_I2_O)        0.124     5.237 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][7]_i_48/O
                         net (fo=6, routed)           0.827     6.064    minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][7]_i_48_n_0
    SLICE_X28Y72         LUT6 (Prop_lut6_I2_O)        0.124     6.188 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][7]_i_97/O
                         net (fo=2, routed)           0.670     6.858    minized_petalinux_i/axis_aes128_0/U0/encryptor/cipherRounds/subMatrix_1/gen_subWords[3].subWords/sbox_2/sclNG418_in[0]
    SLICE_X29Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.982 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][7]_i_81/O
                         net (fo=8, routed)           1.056     8.038    minized_petalinux_i/axis_aes128_0/U0/encryptor/cipherRounds/subMatrix_1/gen_subWords[3].subWords/sbox_2/p_0_in30_in
    SLICE_X30Y75         LUT4 (Prop_lut4_I0_O)        0.124     8.162 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][7]_i_47/O
                         net (fo=4, routed)           0.514     8.677    minized_petalinux_i/axis_aes128_0/U0/encryptor/cipherRounds/subMatrix_1/gen_subWords[3].subWords/sbox_2/p_1_in
    SLICE_X28Y73         LUT6 (Prop_lut6_I2_O)        0.124     8.801 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][1]_i_8/O
                         net (fo=3, routed)           0.875     9.676    minized_petalinux_i/axis_aes128_0/U0/encryptor/cipherRounds/subMatrix_1/gen_subWords[3].subWords/sbox_2/invG2560__3[1]
    SLICE_X28Y76         LUT3 (Prop_lut3_I0_O)        0.124     9.800 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][0]_i_6/O
                         net (fo=4, routed)           0.878    10.677    minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][0]_i_6_n_0
    SLICE_X23Y74         LUT6 (Prop_lut6_I4_O)        0.124    10.801 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][0]_i_2/O
                         net (fo=15, routed)          0.998    11.800    minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DN[1][0]_36[0]
    SLICE_X21Y76         LUT4 (Prop_lut4_I2_O)        0.124    11.924 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[1][0][5]_i_4/O
                         net (fo=6, routed)           0.658    12.582    minized_petalinux_i/axis_aes128_0/U0/encryptor/lastSubMatrix/gen_subWords[1].subWords/tmp__0[5]
    SLICE_X19Y76         LUT2 (Prop_lut2_I0_O)        0.124    12.706 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[1][0][6]_i_21/O
                         net (fo=1, routed)           0.640    13.346    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[1][0][6]_i_21_n_0
    SLICE_X19Y76         LUT6 (Prop_lut6_I0_O)        0.124    13.470 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[1][0][6]_i_14/O
                         net (fo=8, routed)           1.014    14.484    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[1][0][6]_i_14_n_0
    SLICE_X21Y74         LUT6 (Prop_lut6_I3_O)        0.124    14.608 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[1][0][6]_i_9/O
                         net (fo=2, routed)           0.624    15.232    minized_petalinux_i/axis_aes128_0/U0/encryptor/lastSubMatrix/gen_subWords[1].subWords/sbox_0/sclNG42_in[0]
    SLICE_X18Y75         LUT5 (Prop_lut5_I2_O)        0.124    15.356 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[1][0][7]_i_4/O
                         net (fo=5, routed)           0.821    16.176    minized_petalinux_i/axis_aes128_0/U0/encryptor/lastSubMatrix/gen_subWords[1].subWords/sbox_0/invG25604_out[1]
    SLICE_X16Y75         LUT3 (Prop_lut3_I0_O)        0.148    16.324 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[1][0][1]_i_2/O
                         net (fo=1, routed)           0.165    16.490    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[1][0][1]_i_2_n_0
    SLICE_X16Y75         LUT6 (Prop_lut6_I3_O)        0.328    16.818 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[1][0][1]_i_1/O
                         net (fo=1, routed)           0.000    16.818    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[1][0][1]_i_1_n_0
    SLICE_X16Y75         FDCE                                         r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[1][0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    15.092    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.183 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       1.470    16.652    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aclk
    SLICE_X16Y75         FDCE                                         r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[1][0][1]/C
                         clock pessimism              0.296    16.948    
                         clock uncertainty           -0.203    16.745    
    SLICE_X16Y75         FDCE (Setup_fdce_C_D)        0.081    16.826    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[1][0][1]
  -------------------------------------------------------------------
                         required time                         16.826    
                         arrival time                         -16.818    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.074ns  (required time - arrival time)
  Source:                 minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP_reg[3][2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[3][2][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_fpga_0 rise@13.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.931ns  (logic 2.422ns (18.730%)  route 10.509ns (81.270%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.325ns = ( 16.658 - 13.333 ) 
    Source Clock Delay      (SCD):    3.778ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.400ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       1.646     3.778    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aclk
    SLICE_X29Y71         FDRE                                         r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP_reg[3][2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.456     4.234 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP_reg[3][2][0]/Q
                         net (fo=13, routed)          0.879     5.113    minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP_reg_n_0_[3][2][0]
    SLICE_X30Y72         LUT5 (Prop_lut5_I2_O)        0.124     5.237 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][7]_i_48/O
                         net (fo=6, routed)           0.827     6.064    minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][7]_i_48_n_0
    SLICE_X28Y72         LUT6 (Prop_lut6_I2_O)        0.124     6.188 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][7]_i_97/O
                         net (fo=2, routed)           0.670     6.858    minized_petalinux_i/axis_aes128_0/U0/encryptor/cipherRounds/subMatrix_1/gen_subWords[3].subWords/sbox_2/sclNG418_in[0]
    SLICE_X29Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.982 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][7]_i_81/O
                         net (fo=8, routed)           0.730     7.712    minized_petalinux_i/axis_aes128_0/U0/encryptor/cipherRounds/subMatrix_1/gen_subWords[3].subWords/sbox_2/p_0_in30_in
    SLICE_X29Y73         LUT4 (Prop_lut4_I0_O)        0.124     7.836 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][7]_i_46/O
                         net (fo=4, routed)           0.879     8.714    minized_petalinux_i/axis_aes128_0/U0/encryptor/cipherRounds/subMatrix_1/gen_subWords[3].subWords/sbox_2/invG160__0
    SLICE_X29Y75         LUT6 (Prop_lut6_I1_O)        0.124     8.838 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][5]_i_10/O
                         net (fo=3, routed)           0.889     9.727    minized_petalinux_i/axis_aes128_0/U0/encryptor/cipherRounds/subMatrix_1/gen_subWords[3].subWords/sbox_2/invG2560__3[0]
    SLICE_X29Y75         LUT3 (Prop_lut3_I2_O)        0.152     9.879 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][1][3]_i_3/O
                         net (fo=2, routed)           1.060    10.939    minized_petalinux_i/axis_aes128_0/U0/encryptor/cipherRounds/mixMatrix_1/gen_mixColumns[1].mixColumn/Byte2Doubled_D__2[3]
    SLICE_X23Y76         LUT6 (Prop_lut6_I3_O)        0.326    11.265 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][2][3]_i_2/O
                         net (fo=3, routed)           0.965    12.230    minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DN[1][2]_37[3]
    SLICE_X22Y79         LUT5 (Prop_lut5_I1_O)        0.124    12.354 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[3][2][6]_i_3/O
                         net (fo=7, routed)           0.653    13.007    minized_petalinux_i/axis_aes128_0/U0/encryptor/lastSubMatrix/gen_subWords[1].subWords/sbox_2/p_0_in22_in
    SLICE_X20Y79         LUT6 (Prop_lut6_I4_O)        0.124    13.131 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[3][2][7]_i_29/O
                         net (fo=2, routed)           0.582    13.714    minized_petalinux_i/axis_aes128_0/U0/encryptor/lastSubMatrix/gen_subWords[1].subWords/sbox_2/sclNG418_in[1]
    SLICE_X22Y80         LUT6 (Prop_lut6_I1_O)        0.124    13.838 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[3][2][7]_i_18/O
                         net (fo=8, routed)           0.678    14.516    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[3][2][7]_i_18_n_0
    SLICE_X20Y80         LUT4 (Prop_lut4_I1_O)        0.124    14.640 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[3][2][7]_i_7/O
                         net (fo=4, routed)           0.756    15.396    minized_petalinux_i/axis_aes128_0/U0/encryptor/lastSubMatrix/gen_subWords[1].subWords/sbox_2/invG160__0
    SLICE_X18Y82         LUT5 (Prop_lut5_I1_O)        0.124    15.520 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[3][2][5]_i_2/O
                         net (fo=2, routed)           0.653    16.174    minized_petalinux_i/axis_aes128_0/U0/encryptor/lastSubMatrix/gen_subWords[1].subWords/sbox_2/invG2560__3[0]
    SLICE_X19Y80         LUT5 (Prop_lut5_I1_O)        0.124    16.298 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[3][2][2]_i_2/O
                         net (fo=1, routed)           0.287    16.585    minized_petalinux_i/axis_aes128_0/U0/encryptor/Out_DO[1][2]_6[2]
    SLICE_X17Y80         LUT4 (Prop_lut4_I1_O)        0.124    16.709 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[3][2][2]_i_1/O
                         net (fo=1, routed)           0.000    16.709    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[3][2][2]_i_1_n_0
    SLICE_X17Y80         FDCE                                         r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[3][2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    15.092    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.183 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       1.476    16.658    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aclk
    SLICE_X17Y80         FDCE                                         r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[3][2][2]/C
                         clock pessimism              0.296    16.954    
                         clock uncertainty           -0.203    16.751    
    SLICE_X17Y80         FDCE (Setup_fdce_C_D)        0.032    16.783    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[3][2][2]
  -------------------------------------------------------------------
                         required time                         16.783    
                         arrival time                         -16.709    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP_reg[1][2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[1][2][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_fpga_0 rise@13.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.049ns  (logic 3.116ns (23.879%)  route 9.933ns (76.121%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.332ns = ( 16.665 - 13.333 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.400ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       1.665     3.797    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aclk
    SLICE_X11Y60         FDRE                                         r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP_reg[1][2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDRE (Prop_fdre_C_Q)         0.456     4.253 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP_reg[1][2][1]/Q
                         net (fo=7, routed)           0.847     5.100    minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP_reg_n_0_[1][2][1]
    SLICE_X11Y59         LUT4 (Prop_lut4_I1_O)        0.152     5.252 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[3][0][7]_i_80/O
                         net (fo=3, routed)           0.610     5.862    minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[3][0][7]_i_80_n_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I3_O)        0.326     6.188 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[3][0][7]_i_98/O
                         net (fo=2, routed)           0.467     6.655    minized_petalinux_i/axis_aes128_0/U0/encryptor/cipherRounds/subMatrix_1/gen_subWords[1].subWords/sbox_2/sclNG418_in[1]
    SLICE_X10Y61         LUT5 (Prop_lut5_I0_O)        0.124     6.779 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[3][0][7]_i_84/O
                         net (fo=8, routed)           0.833     7.611    minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[3][0][7]_i_84_n_0
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.735 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[3][0][7]_i_45/O
                         net (fo=2, routed)           0.742     8.478    minized_petalinux_i/axis_aes128_0/U0/encryptor/cipherRounds/subMatrix_1/gen_subWords[1].subWords/sbox_2/sclNG42_in[0]
    SLICE_X12Y61         LUT5 (Prop_lut5_I0_O)        0.124     8.602 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[3][0][6]_i_12/O
                         net (fo=4, routed)           0.984     9.586    minized_petalinux_i/axis_aes128_0/U0/encryptor/cipherRounds/subMatrix_1/gen_subWords[1].subWords/sbox_2/invG25608_out[1]
    SLICE_X13Y62         LUT3 (Prop_lut3_I2_O)        0.152     9.738 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[3][1][4]_i_3/O
                         net (fo=2, routed)           0.737    10.475    minized_petalinux_i/axis_aes128_0/U0/encryptor/cipherRounds/mixMatrix_1/gen_mixColumns[3].mixColumn/Byte2Doubled_D__2[4]
    SLICE_X13Y65         LUT6 (Prop_lut6_I3_O)        0.332    10.807 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[3][2][4]_i_2/O
                         net (fo=3, routed)           0.679    11.486    minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DN[3][2]_45[4]
    SLICE_X10Y66         LUT2 (Prop_lut2_I0_O)        0.148    11.634 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[1][2][6]_i_11/O
                         net (fo=4, routed)           0.836    12.469    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[1][2][6]_i_11_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I0_O)        0.328    12.797 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[1][2][6]_i_25/O
                         net (fo=2, routed)           0.677    13.475    minized_petalinux_i/axis_aes128_0/U0/encryptor/lastSubMatrix/gen_subWords[3].subWords/sbox_2/sclNG418_in[1]
    SLICE_X10Y67         LUT5 (Prop_lut5_I0_O)        0.124    13.599 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[1][2][6]_i_16/O
                         net (fo=8, routed)           0.620    14.219    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[1][2][6]_i_16_n_0
    SLICE_X12Y67         LUT4 (Prop_lut4_I1_O)        0.150    14.369 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[1][2][6]_i_5/O
                         net (fo=4, routed)           0.621    14.991    minized_petalinux_i/axis_aes128_0/U0/encryptor/lastSubMatrix/gen_subWords[3].subWords/sbox_2/invG16043_out
    SLICE_X13Y68         LUT5 (Prop_lut5_I1_O)        0.328    15.319 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[1][2][6]_i_2/O
                         net (fo=5, routed)           0.984    16.303    minized_petalinux_i/axis_aes128_0/U0/encryptor/lastSubMatrix/gen_subWords[3].subWords/sbox_2/invG25601_out[1]
    SLICE_X12Y71         LUT5 (Prop_lut5_I2_O)        0.124    16.427 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[1][2][3]_i_2/O
                         net (fo=1, routed)           0.295    16.722    minized_petalinux_i/axis_aes128_0/U0/encryptor/Out_DO[3][2]_14[3]
    SLICE_X13Y69         LUT6 (Prop_lut6_I4_O)        0.124    16.846 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[1][2][3]_i_1/O
                         net (fo=1, routed)           0.000    16.846    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[1][2][3]_i_1_n_0
    SLICE_X13Y69         FDCE                                         r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[1][2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    15.092    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.183 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       1.483    16.665    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aclk
    SLICE_X13Y69         FDCE                                         r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[1][2][3]/C
                         clock pessimism              0.430    17.096    
                         clock uncertainty           -0.203    16.893    
    SLICE_X13Y69         FDCE (Setup_fdce_C_D)        0.029    16.922    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[1][2][3]
  -------------------------------------------------------------------
                         required time                         16.922    
                         arrival time                         -16.846    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP_reg[3][2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[1][0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_fpga_0 rise@13.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.912ns  (logic 2.192ns (16.977%)  route 10.720ns (83.023%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.320ns = ( 16.653 - 13.333 ) 
    Source Clock Delay      (SCD):    3.778ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.400ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       1.646     3.778    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aclk
    SLICE_X29Y71         FDRE                                         r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP_reg[3][2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.456     4.234 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP_reg[3][2][0]/Q
                         net (fo=13, routed)          0.879     5.113    minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP_reg_n_0_[3][2][0]
    SLICE_X30Y72         LUT5 (Prop_lut5_I2_O)        0.124     5.237 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][7]_i_48/O
                         net (fo=6, routed)           0.827     6.064    minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][7]_i_48_n_0
    SLICE_X28Y72         LUT6 (Prop_lut6_I2_O)        0.124     6.188 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][7]_i_97/O
                         net (fo=2, routed)           0.670     6.858    minized_petalinux_i/axis_aes128_0/U0/encryptor/cipherRounds/subMatrix_1/gen_subWords[3].subWords/sbox_2/sclNG418_in[0]
    SLICE_X29Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.982 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][7]_i_81/O
                         net (fo=8, routed)           1.056     8.038    minized_petalinux_i/axis_aes128_0/U0/encryptor/cipherRounds/subMatrix_1/gen_subWords[3].subWords/sbox_2/p_0_in30_in
    SLICE_X30Y75         LUT4 (Prop_lut4_I0_O)        0.124     8.162 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][7]_i_47/O
                         net (fo=4, routed)           0.514     8.677    minized_petalinux_i/axis_aes128_0/U0/encryptor/cipherRounds/subMatrix_1/gen_subWords[3].subWords/sbox_2/p_1_in
    SLICE_X28Y73         LUT6 (Prop_lut6_I2_O)        0.124     8.801 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][1]_i_8/O
                         net (fo=3, routed)           0.875     9.676    minized_petalinux_i/axis_aes128_0/U0/encryptor/cipherRounds/subMatrix_1/gen_subWords[3].subWords/sbox_2/invG2560__3[1]
    SLICE_X28Y76         LUT3 (Prop_lut3_I0_O)        0.124     9.800 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][0]_i_6/O
                         net (fo=4, routed)           0.878    10.677    minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][0]_i_6_n_0
    SLICE_X23Y74         LUT6 (Prop_lut6_I4_O)        0.124    10.801 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][0]_i_2/O
                         net (fo=15, routed)          0.998    11.800    minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DN[1][0]_36[0]
    SLICE_X21Y76         LUT4 (Prop_lut4_I2_O)        0.124    11.924 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[1][0][5]_i_4/O
                         net (fo=6, routed)           0.658    12.582    minized_petalinux_i/axis_aes128_0/U0/encryptor/lastSubMatrix/gen_subWords[1].subWords/tmp__0[5]
    SLICE_X19Y76         LUT2 (Prop_lut2_I0_O)        0.124    12.706 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[1][0][6]_i_21/O
                         net (fo=1, routed)           0.640    13.346    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[1][0][6]_i_21_n_0
    SLICE_X19Y76         LUT6 (Prop_lut6_I0_O)        0.124    13.470 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[1][0][6]_i_14/O
                         net (fo=8, routed)           1.014    14.484    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[1][0][6]_i_14_n_0
    SLICE_X21Y74         LUT6 (Prop_lut6_I3_O)        0.124    14.608 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[1][0][6]_i_9/O
                         net (fo=2, routed)           0.624    15.232    minized_petalinux_i/axis_aes128_0/U0/encryptor/lastSubMatrix/gen_subWords[1].subWords/sbox_0/sclNG42_in[0]
    SLICE_X18Y75         LUT5 (Prop_lut5_I2_O)        0.124    15.356 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[1][0][7]_i_4/O
                         net (fo=5, routed)           0.823    16.179    minized_petalinux_i/axis_aes128_0/U0/encryptor/lastSubMatrix/gen_subWords[1].subWords/sbox_0/invG25604_out[1]
    SLICE_X15Y74         LUT5 (Prop_lut5_I4_O)        0.124    16.303 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[1][0][3]_i_2/O
                         net (fo=1, routed)           0.263    16.565    minized_petalinux_i/axis_aes128_0/U0/encryptor/Out_DO[1][0]_4[3]
    SLICE_X15Y74         LUT6 (Prop_lut6_I4_O)        0.124    16.689 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[1][0][3]_i_1/O
                         net (fo=1, routed)           0.000    16.689    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[1][0][3]_i_1_n_0
    SLICE_X15Y74         FDCE                                         r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[1][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    15.092    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.183 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       1.471    16.653    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aclk
    SLICE_X15Y74         FDCE                                         r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[1][0][3]/C
                         clock pessimism              0.296    16.949    
                         clock uncertainty           -0.203    16.746    
    SLICE_X15Y74         FDCE (Setup_fdce_C_D)        0.031    16.777    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[1][0][3]
  -------------------------------------------------------------------
                         required time                         16.777    
                         arrival time                         -16.689    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP_reg[3][2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[3][2][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_fpga_0 rise@13.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.892ns  (logic 2.422ns (18.787%)  route 10.470ns (81.213%))
  Logic Levels:           14  (LUT3=2 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.325ns = ( 16.658 - 13.333 ) 
    Source Clock Delay      (SCD):    3.778ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.400ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       1.646     3.778    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aclk
    SLICE_X29Y71         FDRE                                         r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP_reg[3][2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.456     4.234 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP_reg[3][2][0]/Q
                         net (fo=13, routed)          0.879     5.113    minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP_reg_n_0_[3][2][0]
    SLICE_X30Y72         LUT5 (Prop_lut5_I2_O)        0.124     5.237 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][7]_i_48/O
                         net (fo=6, routed)           0.827     6.064    minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][7]_i_48_n_0
    SLICE_X28Y72         LUT6 (Prop_lut6_I2_O)        0.124     6.188 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][7]_i_97/O
                         net (fo=2, routed)           0.670     6.858    minized_petalinux_i/axis_aes128_0/U0/encryptor/cipherRounds/subMatrix_1/gen_subWords[3].subWords/sbox_2/sclNG418_in[0]
    SLICE_X29Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.982 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][7]_i_81/O
                         net (fo=8, routed)           0.730     7.712    minized_petalinux_i/axis_aes128_0/U0/encryptor/cipherRounds/subMatrix_1/gen_subWords[3].subWords/sbox_2/p_0_in30_in
    SLICE_X29Y73         LUT4 (Prop_lut4_I0_O)        0.124     7.836 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][7]_i_46/O
                         net (fo=4, routed)           0.879     8.714    minized_petalinux_i/axis_aes128_0/U0/encryptor/cipherRounds/subMatrix_1/gen_subWords[3].subWords/sbox_2/invG160__0
    SLICE_X29Y75         LUT6 (Prop_lut6_I1_O)        0.124     8.838 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][5]_i_10/O
                         net (fo=3, routed)           0.889     9.727    minized_petalinux_i/axis_aes128_0/U0/encryptor/cipherRounds/subMatrix_1/gen_subWords[3].subWords/sbox_2/invG2560__3[0]
    SLICE_X29Y75         LUT3 (Prop_lut3_I2_O)        0.152     9.879 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][1][3]_i_3/O
                         net (fo=2, routed)           1.060    10.939    minized_petalinux_i/axis_aes128_0/U0/encryptor/cipherRounds/mixMatrix_1/gen_mixColumns[1].mixColumn/Byte2Doubled_D__2[3]
    SLICE_X23Y76         LUT6 (Prop_lut6_I3_O)        0.326    11.265 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][2][3]_i_2/O
                         net (fo=3, routed)           0.965    12.230    minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DN[1][2]_37[3]
    SLICE_X22Y79         LUT5 (Prop_lut5_I1_O)        0.124    12.354 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[3][2][6]_i_3/O
                         net (fo=7, routed)           0.653    13.007    minized_petalinux_i/axis_aes128_0/U0/encryptor/lastSubMatrix/gen_subWords[1].subWords/sbox_2/p_0_in22_in
    SLICE_X20Y79         LUT6 (Prop_lut6_I4_O)        0.124    13.131 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[3][2][7]_i_29/O
                         net (fo=2, routed)           0.582    13.714    minized_petalinux_i/axis_aes128_0/U0/encryptor/lastSubMatrix/gen_subWords[1].subWords/sbox_2/sclNG418_in[1]
    SLICE_X22Y80         LUT6 (Prop_lut6_I1_O)        0.124    13.838 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[3][2][7]_i_18/O
                         net (fo=8, routed)           0.695    14.533    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[3][2][7]_i_18_n_0
    SLICE_X20Y80         LUT6 (Prop_lut6_I3_O)        0.124    14.657 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[3][2][7]_i_6/O
                         net (fo=2, routed)           0.735    15.392    minized_petalinux_i/axis_aes128_0/U0/encryptor/lastSubMatrix/gen_subWords[1].subWords/sbox_2/sclNG42_in[0]
    SLICE_X19Y78         LUT5 (Prop_lut5_I0_O)        0.124    15.516 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[3][2][6]_i_2/O
                         net (fo=3, routed)           0.623    16.139    minized_petalinux_i/axis_aes128_0/U0/encryptor/lastSubMatrix/gen_subWords[1].subWords/sbox_2/invG25608_out[1]
    SLICE_X16Y79         LUT3 (Prop_lut3_I0_O)        0.124    16.263 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[3][2][4]_i_3/O
                         net (fo=1, routed)           0.283    16.546    minized_petalinux_i/axis_aes128_0/U0/encryptor/Out_DO[1][2]_6[4]
    SLICE_X19Y79         LUT6 (Prop_lut6_I3_O)        0.124    16.670 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[3][2][4]_i_1/O
                         net (fo=1, routed)           0.000    16.670    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[3][2][4]_i_1_n_0
    SLICE_X19Y79         FDCE                                         r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[3][2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    15.092    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.183 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       1.476    16.658    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aclk
    SLICE_X19Y79         FDCE                                         r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[3][2][4]/C
                         clock pessimism              0.296    16.954    
                         clock uncertainty           -0.203    16.751    
    SLICE_X19Y79         FDCE (Setup_fdce_C_D)        0.031    16.782    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[3][2][4]
  -------------------------------------------------------------------
                         required time                         16.782    
                         arrival time                         -16.670    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP_reg[0][1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[2][1][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_fpga_0 rise@13.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.013ns  (logic 3.083ns (23.692%)  route 9.930ns (76.308%))
  Logic Levels:           14  (LUT2=2 LUT3=1 LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.331ns = ( 16.664 - 13.333 ) 
    Source Clock Delay      (SCD):    3.785ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.400ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       1.653     3.785    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aclk
    SLICE_X18Y65         FDRE                                         r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP_reg[0][1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y65         FDRE (Prop_fdre_C_Q)         0.456     4.241 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP_reg[0][1][6]/Q
                         net (fo=7, routed)           0.860     5.101    minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP_reg_n_0_[0][1][6]
    SLICE_X18Y66         LUT4 (Prop_lut4_I3_O)        0.154     5.255 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[3][0][7]_i_56/O
                         net (fo=3, routed)           0.651     5.906    minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[3][0][7]_i_56_n_0
    SLICE_X17Y66         LUT6 (Prop_lut6_I3_O)        0.327     6.233 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[3][0][7]_i_89/O
                         net (fo=2, routed)           0.606     6.839    minized_petalinux_i/axis_aes128_0/U0/encryptor/cipherRounds/subMatrix_1/gen_subWords[0].subWords/sbox_1/sclNG418_in[1]
    SLICE_X15Y67         LUT6 (Prop_lut6_I1_O)        0.124     6.963 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[3][0][7]_i_58/O
                         net (fo=8, routed)           0.609     7.573    minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[3][0][7]_i_58_n_0
    SLICE_X15Y65         LUT4 (Prop_lut4_I1_O)        0.150     7.723 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[3][0][7]_i_24/O
                         net (fo=4, routed)           0.475     8.198    minized_petalinux_i/axis_aes128_0/U0/encryptor/cipherRounds/subMatrix_1/gen_subWords[0].subWords/sbox_1/invG160__0
    SLICE_X17Y66         LUT5 (Prop_lut5_I1_O)        0.332     8.530 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[3][0][7]_i_10/O
                         net (fo=6, routed)           0.741     9.271    minized_petalinux_i/axis_aes128_0/U0/encryptor/cipherRounds/subMatrix_1/gen_subWords[0].subWords/sbox_1/invG25604_out[1]
    SLICE_X14Y65         LUT2 (Prop_lut2_I0_O)        0.118     9.389 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[3][0][7]_i_4/O
                         net (fo=7, routed)           1.156    10.545    minized_petalinux_i/axis_aes128_0/U0/encryptor/cipherRounds/SubMatrixOut_D[0][1]_17[7]
    SLICE_X14Y62         LUT6 (Prop_lut6_I1_O)        0.326    10.871 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[3][1][0]_i_2/O
                         net (fo=15, routed)          0.741    11.612    minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DN[3][1]_47[0]
    SLICE_X17Y61         LUT3 (Prop_lut3_I1_O)        0.124    11.736 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[2][1][7]_i_4/O
                         net (fo=8, routed)           0.923    12.658    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[2][1][7]_i_4_n_0
    SLICE_X16Y59         LUT2 (Prop_lut2_I1_O)        0.148    12.806 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[2][1][7]_i_25/O
                         net (fo=1, routed)           0.659    13.466    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[2][1][7]_i_25_n_0
    SLICE_X17Y59         LUT6 (Prop_lut6_I0_O)        0.328    13.794 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[2][1][7]_i_18/O
                         net (fo=8, routed)           0.928    14.721    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[2][1][7]_i_18_n_0
    SLICE_X18Y61         LUT6 (Prop_lut6_I3_O)        0.124    14.845 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[2][1][7]_i_9/O
                         net (fo=2, routed)           0.508    15.353    minized_petalinux_i/axis_aes128_0/U0/encryptor/lastSubMatrix/gen_subWords[3].subWords/sbox_1/sclNG4[0]
    SLICE_X19Y61         LUT5 (Prop_lut5_I0_O)        0.124    15.477 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[2][1][7]_i_3/O
                         net (fo=5, routed)           0.764    16.241    minized_petalinux_i/axis_aes128_0/U0/encryptor/lastSubMatrix/gen_subWords[3].subWords/sbox_1/invG25601_out[1]
    SLICE_X18Y62         LUT5 (Prop_lut5_I2_O)        0.124    16.365 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[2][1][3]_i_2/O
                         net (fo=1, routed)           0.309    16.674    minized_petalinux_i/axis_aes128_0/U0/encryptor/Out_DO[3][1]_13[3]
    SLICE_X20Y62         LUT4 (Prop_lut4_I1_O)        0.124    16.798 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[2][1][3]_i_1/O
                         net (fo=1, routed)           0.000    16.798    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[2][1][3]_i_1_n_0
    SLICE_X20Y62         FDCE                                         r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[2][1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    15.092    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.183 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       1.482    16.664    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aclk
    SLICE_X20Y62         FDCE                                         r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[2][1][3]/C
                         clock pessimism              0.396    17.061    
                         clock uncertainty           -0.203    16.858    
    SLICE_X20Y62         FDCE (Setup_fdce_C_D)        0.081    16.939    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[2][1][3]
  -------------------------------------------------------------------
                         required time                         16.939    
                         arrival time                         -16.798    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP_reg[0][0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[2][2][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_fpga_0 rise@13.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.005ns  (logic 2.717ns (20.892%)  route 10.288ns (79.108%))
  Logic Levels:           14  (LUT2=2 LUT4=2 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.401ns = ( 16.734 - 13.333 ) 
    Source Clock Delay      (SCD):    3.859ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.400ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       1.727     3.859    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aclk
    SLICE_X42Y79         FDRE                                         r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP_reg[0][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518     4.377 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP_reg[0][0][4]/Q
                         net (fo=4, routed)           0.694     5.071    minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP_reg_n_0_[0][0][4]
    SLICE_X43Y79         LUT2 (Prop_lut2_I0_O)        0.149     5.220 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[0][0][7]_i_70/O
                         net (fo=3, routed)           0.696     5.916    minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[0][0][7]_i_70_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I5_O)        0.332     6.248 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[0][0][7]_i_91/O
                         net (fo=2, routed)           0.477     6.725    minized_petalinux_i/axis_aes128_0/U0/encryptor/cipherRounds/subMatrix_1/gen_subWords[0].subWords/sbox_0/sclNG418_in[0]
    SLICE_X42Y78         LUT5 (Prop_lut5_I4_O)        0.124     6.849 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[0][0][7]_i_67/O
                         net (fo=8, routed)           0.849     7.698    minized_petalinux_i/axis_aes128_0/U0/encryptor/cipherRounds/subMatrix_1/gen_subWords[0].subWords/sbox_0/p_0_in35_in
    SLICE_X40Y78         LUT4 (Prop_lut4_I0_O)        0.124     7.822 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[0][0][7]_i_29/O
                         net (fo=4, routed)           0.666     8.488    minized_petalinux_i/axis_aes128_0/U0/encryptor/cipherRounds/subMatrix_1/gen_subWords[0].subWords/sbox_0/invG16043_out
    SLICE_X40Y77         LUT5 (Prop_lut5_I1_O)        0.124     8.612 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[0][0][7]_i_12/O
                         net (fo=8, routed)           0.710     9.322    minized_petalinux_i/axis_aes128_0/U0/encryptor/cipherRounds/subMatrix_1/gen_subWords[0].subWords/sbox_0/invG25601_out[1]
    SLICE_X40Y77         LUT5 (Prop_lut5_I3_O)        0.152     9.474 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[0][1][2]_i_3/O
                         net (fo=3, routed)           0.980    10.455    minized_petalinux_i/axis_aes128_0/U0/encryptor/cipherRounds/SubMatrixOut_D[0][0]_16[2]
    SLICE_X38Y75         LUT6 (Prop_lut6_I4_O)        0.326    10.781 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[0][2][2]_i_2/O
                         net (fo=4, routed)           0.686    11.467    minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DN[0][2]_33[2]
    SLICE_X40Y73         LUT2 (Prop_lut2_I0_O)        0.124    11.591 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[2][2][5]_i_8/O
                         net (fo=3, routed)           0.812    12.402    minized_petalinux_i/axis_aes128_0/U0/encryptor/lastSubMatrix/gen_subWords[0].subWords/sbox_2/p_0_in12_in
    SLICE_X42Y74         LUT6 (Prop_lut6_I1_O)        0.124    12.526 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[2][2][7]_i_30/O
                         net (fo=2, routed)           0.738    13.264    minized_petalinux_i/axis_aes128_0/U0/encryptor/lastSubMatrix/gen_subWords[0].subWords/sbox_2/sclNG418_in[1]
    SLICE_X40Y71         LUT6 (Prop_lut6_I1_O)        0.124    13.388 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[2][2][7]_i_18/O
                         net (fo=8, routed)           0.757    14.145    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[2][2][7]_i_18_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I2_O)        0.124    14.269 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[2][2][5]_i_4/O
                         net (fo=2, routed)           0.934    15.203    minized_petalinux_i/axis_aes128_0/U0/encryptor/lastSubMatrix/gen_subWords[0].subWords/sbox_2/sclNG4[1]
    SLICE_X43Y70         LUT5 (Prop_lut5_I0_O)        0.124    15.327 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[2][2][5]_i_2/O
                         net (fo=2, routed)           0.672    15.999    minized_petalinux_i/axis_aes128_0/U0/encryptor/lastSubMatrix/gen_subWords[0].subWords/sbox_2/invG2560__3[0]
    SLICE_X42Y72         LUT5 (Prop_lut5_I1_O)        0.124    16.123 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[2][2][2]_i_2/O
                         net (fo=1, routed)           0.617    16.740    minized_petalinux_i/axis_aes128_0/U0/encryptor/Out_DO[0][2]_2[2]
    SLICE_X42Y70         LUT4 (Prop_lut4_I1_O)        0.124    16.864 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[2][2][2]_i_1/O
                         net (fo=1, routed)           0.000    16.864    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[2][2][2]_i_1_n_0
    SLICE_X42Y70         FDCE                                         r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[2][2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    15.092    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.183 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       1.552    16.734    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aclk
    SLICE_X42Y70         FDCE                                         r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[2][2][2]/C
                         clock pessimism              0.396    17.131    
                         clock uncertainty           -0.203    16.928    
    SLICE_X42Y70         FDCE (Setup_fdce_C_D)        0.077    17.005    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[2][2][2]
  -------------------------------------------------------------------
                         required time                         17.005    
                         arrival time                         -16.864    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP_reg[3][2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[3][2][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_fpga_0 rise@13.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.845ns  (logic 2.422ns (18.855%)  route 10.423ns (81.145%))
  Logic Levels:           14  (LUT3=2 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.325ns = ( 16.658 - 13.333 ) 
    Source Clock Delay      (SCD):    3.778ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.400ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       1.646     3.778    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aclk
    SLICE_X29Y71         FDRE                                         r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP_reg[3][2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.456     4.234 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP_reg[3][2][0]/Q
                         net (fo=13, routed)          0.879     5.113    minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP_reg_n_0_[3][2][0]
    SLICE_X30Y72         LUT5 (Prop_lut5_I2_O)        0.124     5.237 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][7]_i_48/O
                         net (fo=6, routed)           0.827     6.064    minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][7]_i_48_n_0
    SLICE_X28Y72         LUT6 (Prop_lut6_I2_O)        0.124     6.188 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][7]_i_97/O
                         net (fo=2, routed)           0.670     6.858    minized_petalinux_i/axis_aes128_0/U0/encryptor/cipherRounds/subMatrix_1/gen_subWords[3].subWords/sbox_2/sclNG418_in[0]
    SLICE_X29Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.982 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][7]_i_81/O
                         net (fo=8, routed)           0.730     7.712    minized_petalinux_i/axis_aes128_0/U0/encryptor/cipherRounds/subMatrix_1/gen_subWords[3].subWords/sbox_2/p_0_in30_in
    SLICE_X29Y73         LUT4 (Prop_lut4_I0_O)        0.124     7.836 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][7]_i_46/O
                         net (fo=4, routed)           0.879     8.714    minized_petalinux_i/axis_aes128_0/U0/encryptor/cipherRounds/subMatrix_1/gen_subWords[3].subWords/sbox_2/invG160__0
    SLICE_X29Y75         LUT6 (Prop_lut6_I1_O)        0.124     8.838 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][5]_i_10/O
                         net (fo=3, routed)           0.889     9.727    minized_petalinux_i/axis_aes128_0/U0/encryptor/cipherRounds/subMatrix_1/gen_subWords[3].subWords/sbox_2/invG2560__3[0]
    SLICE_X29Y75         LUT3 (Prop_lut3_I2_O)        0.152     9.879 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][1][3]_i_3/O
                         net (fo=2, routed)           1.060    10.939    minized_petalinux_i/axis_aes128_0/U0/encryptor/cipherRounds/mixMatrix_1/gen_mixColumns[1].mixColumn/Byte2Doubled_D__2[3]
    SLICE_X23Y76         LUT6 (Prop_lut6_I3_O)        0.326    11.265 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][2][3]_i_2/O
                         net (fo=3, routed)           0.965    12.230    minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DN[1][2]_37[3]
    SLICE_X22Y79         LUT5 (Prop_lut5_I1_O)        0.124    12.354 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[3][2][6]_i_3/O
                         net (fo=7, routed)           0.653    13.007    minized_petalinux_i/axis_aes128_0/U0/encryptor/lastSubMatrix/gen_subWords[1].subWords/sbox_2/p_0_in22_in
    SLICE_X20Y79         LUT6 (Prop_lut6_I4_O)        0.124    13.131 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[3][2][7]_i_29/O
                         net (fo=2, routed)           0.582    13.714    minized_petalinux_i/axis_aes128_0/U0/encryptor/lastSubMatrix/gen_subWords[1].subWords/sbox_2/sclNG418_in[1]
    SLICE_X22Y80         LUT6 (Prop_lut6_I1_O)        0.124    13.838 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[3][2][7]_i_18/O
                         net (fo=8, routed)           0.757    14.595    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[3][2][7]_i_18_n_0
    SLICE_X21Y81         LUT4 (Prop_lut4_I1_O)        0.124    14.719 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[3][2][7]_i_8/O
                         net (fo=4, routed)           0.643    15.361    minized_petalinux_i/axis_aes128_0/U0/encryptor/lastSubMatrix/gen_subWords[1].subWords/sbox_2/p_1_in
    SLICE_X19Y80         LUT5 (Prop_lut5_I2_O)        0.124    15.485 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[3][2][3]_i_3/O
                         net (fo=3, routed)           0.736    16.221    minized_petalinux_i/axis_aes128_0/U0/encryptor/lastSubMatrix/gen_subWords[1].subWords/sbox_2/invG25604_out[0]
    SLICE_X17Y79         LUT3 (Prop_lut3_I1_O)        0.124    16.345 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[3][2][1]_i_3/O
                         net (fo=1, routed)           0.154    16.499    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[3][2][1]_i_3_n_0
    SLICE_X17Y79         LUT6 (Prop_lut6_I3_O)        0.124    16.623 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[3][2][1]_i_1/O
                         net (fo=1, routed)           0.000    16.623    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[3][2][1]_i_1_n_0
    SLICE_X17Y79         FDCE                                         r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[3][2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    15.092    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.183 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       1.476    16.658    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aclk
    SLICE_X17Y79         FDCE                                         r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[3][2][1]/C
                         clock pessimism              0.296    16.954    
                         clock uncertainty           -0.203    16.751    
    SLICE_X17Y79         FDCE (Setup_fdce_C_D)        0.029    16.780    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[3][2][1]
  -------------------------------------------------------------------
                         required time                         16.780    
                         arrival time                         -16.623    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP_reg[3][2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[3][2][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_fpga_0 rise@13.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.836ns  (logic 2.422ns (18.869%)  route 10.414ns (81.131%))
  Logic Levels:           14  (LUT3=1 LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.324ns = ( 16.657 - 13.333 ) 
    Source Clock Delay      (SCD):    3.778ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.400ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       1.646     3.778    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aclk
    SLICE_X29Y71         FDRE                                         r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP_reg[3][2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.456     4.234 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP_reg[3][2][0]/Q
                         net (fo=13, routed)          0.879     5.113    minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP_reg_n_0_[3][2][0]
    SLICE_X30Y72         LUT5 (Prop_lut5_I2_O)        0.124     5.237 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][7]_i_48/O
                         net (fo=6, routed)           0.827     6.064    minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][7]_i_48_n_0
    SLICE_X28Y72         LUT6 (Prop_lut6_I2_O)        0.124     6.188 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][7]_i_97/O
                         net (fo=2, routed)           0.670     6.858    minized_petalinux_i/axis_aes128_0/U0/encryptor/cipherRounds/subMatrix_1/gen_subWords[3].subWords/sbox_2/sclNG418_in[0]
    SLICE_X29Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.982 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][7]_i_81/O
                         net (fo=8, routed)           0.730     7.712    minized_petalinux_i/axis_aes128_0/U0/encryptor/cipherRounds/subMatrix_1/gen_subWords[3].subWords/sbox_2/p_0_in30_in
    SLICE_X29Y73         LUT4 (Prop_lut4_I0_O)        0.124     7.836 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][7]_i_46/O
                         net (fo=4, routed)           0.879     8.714    minized_petalinux_i/axis_aes128_0/U0/encryptor/cipherRounds/subMatrix_1/gen_subWords[3].subWords/sbox_2/invG160__0
    SLICE_X29Y75         LUT6 (Prop_lut6_I1_O)        0.124     8.838 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][5]_i_10/O
                         net (fo=3, routed)           0.889     9.727    minized_petalinux_i/axis_aes128_0/U0/encryptor/cipherRounds/subMatrix_1/gen_subWords[3].subWords/sbox_2/invG2560__3[0]
    SLICE_X29Y75         LUT3 (Prop_lut3_I2_O)        0.152     9.879 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][1][3]_i_3/O
                         net (fo=2, routed)           1.060    10.939    minized_petalinux_i/axis_aes128_0/U0/encryptor/cipherRounds/mixMatrix_1/gen_mixColumns[1].mixColumn/Byte2Doubled_D__2[3]
    SLICE_X23Y76         LUT6 (Prop_lut6_I3_O)        0.326    11.265 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][2][3]_i_2/O
                         net (fo=3, routed)           0.965    12.230    minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DN[1][2]_37[3]
    SLICE_X22Y79         LUT5 (Prop_lut5_I1_O)        0.124    12.354 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[3][2][6]_i_3/O
                         net (fo=7, routed)           0.653    13.007    minized_petalinux_i/axis_aes128_0/U0/encryptor/lastSubMatrix/gen_subWords[1].subWords/sbox_2/p_0_in22_in
    SLICE_X20Y79         LUT6 (Prop_lut6_I4_O)        0.124    13.131 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[3][2][7]_i_29/O
                         net (fo=2, routed)           0.582    13.714    minized_petalinux_i/axis_aes128_0/U0/encryptor/lastSubMatrix/gen_subWords[1].subWords/sbox_2/sclNG418_in[1]
    SLICE_X22Y80         LUT6 (Prop_lut6_I1_O)        0.124    13.838 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[3][2][7]_i_18/O
                         net (fo=8, routed)           0.695    14.533    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[3][2][7]_i_18_n_0
    SLICE_X20Y80         LUT6 (Prop_lut6_I3_O)        0.124    14.657 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[3][2][7]_i_6/O
                         net (fo=2, routed)           0.735    15.392    minized_petalinux_i/axis_aes128_0/U0/encryptor/lastSubMatrix/gen_subWords[1].subWords/sbox_2/sclNG42_in[0]
    SLICE_X19Y78         LUT5 (Prop_lut5_I0_O)        0.124    15.516 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[3][2][6]_i_2/O
                         net (fo=3, routed)           0.689    16.204    minized_petalinux_i/axis_aes128_0/U0/encryptor/lastSubMatrix/gen_subWords[1].subWords/sbox_2/invG25608_out[1]
    SLICE_X18Y78         LUT5 (Prop_lut5_I0_O)        0.124    16.328 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[3][2][3]_i_2/O
                         net (fo=1, routed)           0.162    16.490    minized_petalinux_i/axis_aes128_0/U0/encryptor/Out_DO[1][2]_6[3]
    SLICE_X18Y78         LUT4 (Prop_lut4_I1_O)        0.124    16.614 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[3][2][3]_i_1/O
                         net (fo=1, routed)           0.000    16.614    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[3][2][3]_i_1_n_0
    SLICE_X18Y78         FDCE                                         r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[3][2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    15.092    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.183 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       1.475    16.657    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aclk
    SLICE_X18Y78         FDCE                                         r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[3][2][3]/C
                         clock pessimism              0.296    16.953    
                         clock uncertainty           -0.203    16.750    
    SLICE_X18Y78         FDCE (Setup_fdce_C_D)        0.029    16.779    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[3][2][3]
  -------------------------------------------------------------------
                         required time                         16.779    
                         arrival time                         -16.614    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP_reg[0][3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[0][1][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_fpga_0 rise@13.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.833ns  (logic 2.618ns (20.400%)  route 10.215ns (79.600%))
  Logic Levels:           14  (LUT2=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.324ns = ( 16.657 - 13.333 ) 
    Source Clock Delay      (SCD):    3.778ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.400ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       1.646     3.778    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aclk
    SLICE_X21Y79         FDRE                                         r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP_reg[0][3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y79         FDRE (Prop_fdre_C_Q)         0.456     4.234 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP_reg[0][3][0]/Q
                         net (fo=13, routed)          0.896     5.130    minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP_reg_n_0_[0][3][0]
    SLICE_X21Y78         LUT4 (Prop_lut4_I2_O)        0.152     5.282 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][7]_i_43/O
                         net (fo=5, routed)           1.052     6.334    minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][7]_i_43_n_0
    SLICE_X22Y78         LUT6 (Prop_lut6_I0_O)        0.326     6.660 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][7]_i_95/O
                         net (fo=2, routed)           0.416     7.076    minized_petalinux_i/axis_aes128_0/U0/encryptor/cipherRounds/subMatrix_1/gen_subWords[0].subWords/sbox_3/sclNG418_in[1]
    SLICE_X23Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.200 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][7]_i_74/O
                         net (fo=8, routed)           1.106     8.306    minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][7]_i_74_n_0
    SLICE_X23Y76         LUT6 (Prop_lut6_I2_O)        0.124     8.430 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][5]_i_13/O
                         net (fo=2, routed)           0.579     9.009    minized_petalinux_i/axis_aes128_0/U0/encryptor/cipherRounds/subMatrix_1/gen_subWords[0].subWords/sbox_3/sclNG4[1]
    SLICE_X24Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.133 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][5]_i_8/O
                         net (fo=3, routed)           0.448     9.581    minized_petalinux_i/axis_aes128_0/U0/encryptor/cipherRounds/subMatrix_1/gen_subWords[0].subWords/sbox_3/invG2560__3[0]
    SLICE_X24Y76         LUT2 (Prop_lut2_I0_O)        0.124     9.705 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][5]_i_5/O
                         net (fo=5, routed)           0.943    10.648    minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][0][5]_i_5_n_0
    SLICE_X26Y76         LUT6 (Prop_lut6_I2_O)        0.124    10.772 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DP[1][1][5]_i_2/O
                         net (fo=6, routed)           0.788    11.560    minized_petalinux_i/axis_aes128_0/U0/encryptor/CipherState_DN[1][1]_39[5]
    SLICE_X30Y77         LUT6 (Prop_lut6_I5_O)        0.124    11.684 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[0][1][5]_i_4/O
                         net (fo=6, routed)           0.685    12.368    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[0][1][5]_i_4_n_0
    SLICE_X28Y78         LUT2 (Prop_lut2_I0_O)        0.116    12.484 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[0][1][7]_i_26/O
                         net (fo=1, routed)           0.800    13.284    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[0][1][7]_i_26_n_0
    SLICE_X28Y79         LUT6 (Prop_lut6_I0_O)        0.328    13.612 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[0][1][7]_i_18/O
                         net (fo=8, routed)           0.753    14.364    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[0][1][7]_i_18_n_0
    SLICE_X29Y79         LUT6 (Prop_lut6_I3_O)        0.124    14.488 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[0][1][7]_i_6/O
                         net (fo=2, routed)           0.630    15.118    minized_petalinux_i/axis_aes128_0/U0/encryptor/lastSubMatrix/gen_subWords[1].subWords/sbox_1/sclNG42_in[0]
    SLICE_X29Y79         LUT5 (Prop_lut5_I2_O)        0.124    15.242 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[0][1][7]_i_2/O
                         net (fo=5, routed)           0.837    16.079    minized_petalinux_i/axis_aes128_0/U0/encryptor/lastSubMatrix/gen_subWords[1].subWords/sbox_1/invG25604_out[1]
    SLICE_X29Y80         LUT5 (Prop_lut5_I0_O)        0.124    16.203 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[0][1][2]_i_2/O
                         net (fo=1, routed)           0.284    16.487    minized_petalinux_i/axis_aes128_0/U0/encryptor/Out_DO[1][1]_5[2]
    SLICE_X31Y80         LUT4 (Prop_lut4_I1_O)        0.124    16.611 r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[0][1][2]_i_1/O
                         net (fo=1, routed)           0.000    16.611    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[0][1][2]_i_1_n_0
    SLICE_X31Y80         FDCE                                         r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[0][1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    15.092    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.183 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       1.475    16.657    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aclk
    SLICE_X31Y80         FDCE                                         r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[0][1][2]/C
                         clock pessimism              0.296    16.953    
                         clock uncertainty           -0.203    16.750    
    SLICE_X31Y80         FDCE (Setup_fdce_C_D)        0.031    16.781    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[0][1][2]
  -------------------------------------------------------------------
                         required time                         16.781    
                         arrival time                         -16.611    
  -------------------------------------------------------------------
                         slack                                  0.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 minized_petalinux_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            minized_petalinux_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.700%)  route 0.214ns (60.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.868ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       0.561     1.480    minized_petalinux_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X22Y42         FDRE                                         r  minized_petalinux_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  minized_petalinux_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]/Q
                         net (fo=1, routed)           0.214     1.836    minized_petalinux_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[40]
    SLICE_X21Y38         FDRE                                         r  minized_petalinux_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       0.830     1.868    minized_petalinux_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X21Y38         FDRE                                         r  minized_petalinux_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[18]/C
                         clock pessimism             -0.123     1.745    
    SLICE_X21Y38         FDRE (Hold_fdre_C_D)         0.070     1.815    minized_petalinux_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 minized_petalinux_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            minized_petalinux_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.509%)  route 0.216ns (60.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.868ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       0.561     1.480    minized_petalinux_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X22Y42         FDRE                                         r  minized_petalinux_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  minized_petalinux_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]/Q
                         net (fo=1, routed)           0.216     1.837    minized_petalinux_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[38]
    SLICE_X21Y38         FDRE                                         r  minized_petalinux_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       0.830     1.868    minized_petalinux_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X21Y38         FDRE                                         r  minized_petalinux_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[16]/C
                         clock pessimism             -0.123     1.745    
    SLICE_X21Y38         FDRE (Hold_fdre_C_D)         0.070     1.815    minized_petalinux_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 minized_petalinux_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_skid_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            minized_petalinux_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.245%)  route 0.200ns (51.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       0.566     1.485    minized_petalinux_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X27Y49         FDRE                                         r  minized_petalinux_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_skid_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  minized_petalinux_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_skid_reg_reg[10]/Q
                         net (fo=1, routed)           0.200     1.826    minized_petalinux_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_skid_reg[10]
    SLICE_X27Y50         LUT3 (Prop_lut3_I2_O)        0.045     1.871 r  minized_petalinux_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[10]_i_1/O
                         net (fo=1, routed)           0.000     1.871    minized_petalinux_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_skid_mux_out[10]
    SLICE_X27Y50         FDRE                                         r  minized_petalinux_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       0.829     1.867    minized_petalinux_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X27Y50         FDRE                                         r  minized_petalinux_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[10]/C
                         clock pessimism             -0.118     1.749    
    SLICE_X27Y50         FDRE (Hold_fdre_C_D)         0.091     1.840    minized_petalinux_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 minized_petalinux_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            minized_petalinux_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.227ns (56.964%)  route 0.171ns (43.036%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.900ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       0.587     1.506    minized_petalinux_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X39Y50         FDRE                                         r  minized_petalinux_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  minized_petalinux_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[50]/Q
                         net (fo=1, routed)           0.171     1.806    minized_petalinux_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg[50]
    SLICE_X39Y49         LUT3 (Prop_lut3_I2_O)        0.099     1.905 r  minized_petalinux_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out[50]_i_1__1/O
                         net (fo=1, routed)           0.000     1.905    minized_petalinux_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_mux_out[50]
    SLICE_X39Y49         FDRE                                         r  minized_petalinux_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       0.862     1.900    minized_petalinux_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X39Y49         FDRE                                         r  minized_petalinux_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[50]/C
                         clock pessimism             -0.118     1.782    
    SLICE_X39Y49         FDRE (Hold_fdre_C_D)         0.092     1.874    minized_petalinux_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 minized_petalinux_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][6][userdata][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            minized_petalinux_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       0.556     1.475    minized_petalinux_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X13Y26         FDRE                                         r  minized_petalinux_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][6][userdata][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  minized_petalinux_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][6][userdata][2]/Q
                         net (fo=1, routed)           0.056     1.672    minized_petalinux_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/DIA0
    SLICE_X12Y26         RAMD32                                       r  minized_petalinux_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       0.821     1.859    minized_petalinux_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/WCLK
    SLICE_X12Y26         RAMD32                                       r  minized_petalinux_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/CLK
                         clock pessimism             -0.370     1.488    
    SLICE_X12Y26         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.635    minized_petalinux_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 minized_petalinux_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][7][userdata][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            minized_petalinux_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.861ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       0.558     1.477    minized_petalinux_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X7Y27          FDRE                                         r  minized_petalinux_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][7][userdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  minized_petalinux_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][7][userdata][0]/Q
                         net (fo=1, routed)           0.056     1.674    minized_petalinux_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/DIA0
    SLICE_X6Y27          RAMD32                                       r  minized_petalinux_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       0.823     1.861    minized_petalinux_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/WCLK
    SLICE_X6Y27          RAMD32                                       r  minized_petalinux_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
                         clock pessimism             -0.370     1.490    
    SLICE_X6Y27          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.637    minized_petalinux_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 minized_petalinux_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            minized_petalinux_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.866ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       0.561     1.480    minized_petalinux_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X31Y13         FDRE                                         r  minized_petalinux_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  minized_petalinux_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/Q
                         net (fo=1, routed)           0.056     1.677    minized_petalinux_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/DIA0
    SLICE_X30Y13         RAMD32                                       r  minized_petalinux_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       0.828     1.866    minized_petalinux_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/WCLK
    SLICE_X30Y13         RAMD32                                       r  minized_petalinux_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/CLK
                         clock pessimism             -0.372     1.493    
    SLICE_X30Y13         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.640    minized_petalinux_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 minized_petalinux_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i_reg[1149]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            minized_petalinux_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_159/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       0.564     1.483    minized_petalinux_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/aclk
    SLICE_X35Y9          FDRE                                         r  minized_petalinux_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i_reg[1149]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.141     1.624 r  minized_petalinux_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i_reg[1149]/Q
                         net (fo=1, routed)           0.056     1.680    minized_petalinux_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_159/DIA0
    SLICE_X34Y9          RAMD32                                       r  minized_petalinux_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_159/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       0.833     1.871    minized_petalinux_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_159/WCLK
    SLICE_X34Y9          RAMD32                                       r  minized_petalinux_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_159/RAMA/CLK
                         clock pessimism             -0.374     1.496    
    SLICE_X34Y9          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.643    minized_petalinux_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_159/RAMA
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 minized_petalinux_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][10][userdata][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            minized_petalinux_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       0.555     1.474    minized_petalinux_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X9Y25          FDRE                                         r  minized_petalinux_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][10][userdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  minized_petalinux_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][10][userdata][0]/Q
                         net (fo=1, routed)           0.056     1.671    minized_petalinux_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/DIA0
    SLICE_X8Y25          RAMD32                                       r  minized_petalinux_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       0.820     1.858    minized_petalinux_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/WCLK
    SLICE_X8Y25          RAMD32                                       r  minized_petalinux_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
                         clock pessimism             -0.370     1.487    
    SLICE_X8Y25          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.634    minized_petalinux_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 minized_petalinux_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][9][userdata][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            minized_petalinux_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       0.555     1.474    minized_petalinux_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X9Y24          FDRE                                         r  minized_petalinux_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][9][userdata][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  minized_petalinux_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][9][userdata][2]/Q
                         net (fo=1, routed)           0.056     1.671    minized_petalinux_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/DIA0
    SLICE_X8Y24          RAMD32                                       r  minized_petalinux_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       0.820     1.858    minized_petalinux_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/WCLK
    SLICE_X8Y24          RAMD32                                       r  minized_petalinux_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/CLK
                         clock pessimism             -0.370     1.487    
    SLICE_X8Y24          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.634    minized_petalinux_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X1Y16  minized_petalinux_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X1Y16  minized_petalinux_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X2Y12  minized_petalinux_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X2Y12  minized_petalinux_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X1Y10  minized_petalinux_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X1Y10  minized_petalinux_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X2Y13  minized_petalinux_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X2Y13  minized_petalinux_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X1Y11  minized_petalinux_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X1Y11  minized_petalinux_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.666       5.416      SLICE_X8Y7    minized_petalinux_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.666       5.416      SLICE_X8Y7    minized_petalinux_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.666       5.416      SLICE_X8Y7    minized_petalinux_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.666       5.416      SLICE_X8Y7    minized_petalinux_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.666       5.416      SLICE_X8Y7    minized_petalinux_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.666       5.416      SLICE_X8Y7    minized_petalinux_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.666       5.416      SLICE_X8Y7    minized_petalinux_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.666       5.416      SLICE_X8Y7    minized_petalinux_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.666       5.416      SLICE_X10Y7   minized_petalinux_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.666       5.416      SLICE_X10Y7   minized_petalinux_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.666       5.416      SLICE_X12Y4   minized_petalinux_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.666       5.416      SLICE_X12Y4   minized_petalinux_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         6.666       5.416      SLICE_X12Y4   minized_petalinux_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         6.666       5.416      SLICE_X12Y4   minized_petalinux_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.666       5.416      SLICE_X10Y5   minized_petalinux_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.666       5.416      SLICE_X10Y5   minized_petalinux_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.666       5.416      SLICE_X10Y5   minized_petalinux_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.666       5.416      SLICE_X10Y5   minized_petalinux_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         6.666       5.416      SLICE_X28Y10  minized_petalinux_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         6.666       5.416      SLICE_X28Y10  minized_petalinux_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       25.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 13.750 }
Period(ns):         27.500
Sources:            { minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         27.500      25.345     BUFGCTRL_X0Y17  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.591ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.543ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[0][0][0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_fpga_0 rise@13.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.002ns  (logic 0.580ns (7.248%)  route 7.422ns (92.752%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.400ns = ( 16.733 - 13.333 ) 
    Source Clock Delay      (SCD):    3.829ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.400ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       1.697     3.829    minized_petalinux_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X2Y72          FDRE                                         r  minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.456     4.285 r  minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.099     6.384    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aresetn
    SLICE_X10Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.508 f  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[0][0][7]_i_3/O
                         net (fo=134, routed)         5.323    11.831    minized_petalinux_i/axis_aes128_0/U0/encryptor/AR[0]
    SLICE_X39Y80         FDCE                                         f  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[0][0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    15.092    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.183 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       1.551    16.733    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aclk
    SLICE_X39Y80         FDCE                                         r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[0][0][0]/C
                         clock pessimism              0.296    17.029    
                         clock uncertainty           -0.203    16.826    
    SLICE_X39Y80         FDCE (Recov_fdce_C_CLR)     -0.405    16.421    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[0][0][0]
  -------------------------------------------------------------------
                         required time                         16.421    
                         arrival time                         -11.831    
  -------------------------------------------------------------------
                         slack                                  4.591    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[0][0][7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_fpga_0 rise@13.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.983ns  (logic 0.580ns (7.265%)  route 7.403ns (92.735%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.401ns = ( 16.734 - 13.333 ) 
    Source Clock Delay      (SCD):    3.829ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.400ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       1.697     3.829    minized_petalinux_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X2Y72          FDRE                                         r  minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.456     4.285 r  minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.099     6.384    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aresetn
    SLICE_X10Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.508 f  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[0][0][7]_i_3/O
                         net (fo=134, routed)         5.304    11.812    minized_petalinux_i/axis_aes128_0/U0/encryptor/AR[0]
    SLICE_X39Y81         FDCE                                         f  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[0][0][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    15.092    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.183 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       1.552    16.734    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aclk
    SLICE_X39Y81         FDCE                                         r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[0][0][7]/C
                         clock pessimism              0.296    17.030    
                         clock uncertainty           -0.203    16.827    
    SLICE_X39Y81         FDCE (Recov_fdce_C_CLR)     -0.405    16.422    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[0][0][7]
  -------------------------------------------------------------------
                         required time                         16.422    
                         arrival time                         -11.812    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.661ns  (required time - arrival time)
  Source:                 minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[1][3][0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_fpga_0 rise@13.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.933ns  (logic 0.580ns (7.312%)  route 7.353ns (92.688%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.401ns = ( 16.734 - 13.333 ) 
    Source Clock Delay      (SCD):    3.829ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.400ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       1.697     3.829    minized_petalinux_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X2Y72          FDRE                                         r  minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.456     4.285 r  minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.099     6.384    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aresetn
    SLICE_X10Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.508 f  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[0][0][7]_i_3/O
                         net (fo=134, routed)         5.254    11.761    minized_petalinux_i/axis_aes128_0/U0/encryptor/AR[0]
    SLICE_X36Y81         FDCE                                         f  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[1][3][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    15.092    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.183 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       1.552    16.734    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aclk
    SLICE_X36Y81         FDCE                                         r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[1][3][0]/C
                         clock pessimism              0.296    17.030    
                         clock uncertainty           -0.203    16.827    
    SLICE_X36Y81         FDCE (Recov_fdce_C_CLR)     -0.405    16.422    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[1][3][0]
  -------------------------------------------------------------------
                         required time                         16.422    
                         arrival time                         -11.761    
  -------------------------------------------------------------------
                         slack                                  4.661    

Slack (MET) :             4.661ns  (required time - arrival time)
  Source:                 minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[1][3][1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_fpga_0 rise@13.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.933ns  (logic 0.580ns (7.312%)  route 7.353ns (92.688%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.401ns = ( 16.734 - 13.333 ) 
    Source Clock Delay      (SCD):    3.829ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.400ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       1.697     3.829    minized_petalinux_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X2Y72          FDRE                                         r  minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.456     4.285 r  minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.099     6.384    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aresetn
    SLICE_X10Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.508 f  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[0][0][7]_i_3/O
                         net (fo=134, routed)         5.254    11.761    minized_petalinux_i/axis_aes128_0/U0/encryptor/AR[0]
    SLICE_X36Y81         FDCE                                         f  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[1][3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    15.092    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.183 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       1.552    16.734    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aclk
    SLICE_X36Y81         FDCE                                         r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[1][3][1]/C
                         clock pessimism              0.296    17.030    
                         clock uncertainty           -0.203    16.827    
    SLICE_X36Y81         FDCE (Recov_fdce_C_CLR)     -0.405    16.422    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[1][3][1]
  -------------------------------------------------------------------
                         required time                         16.422    
                         arrival time                         -11.761    
  -------------------------------------------------------------------
                         slack                                  4.661    

Slack (MET) :             4.665ns  (required time - arrival time)
  Source:                 minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[0][0][2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_fpga_0 rise@13.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.928ns  (logic 0.580ns (7.316%)  route 7.348ns (92.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.401ns = ( 16.734 - 13.333 ) 
    Source Clock Delay      (SCD):    3.829ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.400ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       1.697     3.829    minized_petalinux_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X2Y72          FDRE                                         r  minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.456     4.285 r  minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.099     6.384    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aresetn
    SLICE_X10Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.508 f  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[0][0][7]_i_3/O
                         net (fo=134, routed)         5.250    11.757    minized_petalinux_i/axis_aes128_0/U0/encryptor/AR[0]
    SLICE_X37Y81         FDCE                                         f  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[0][0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    15.092    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.183 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       1.552    16.734    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aclk
    SLICE_X37Y81         FDCE                                         r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[0][0][2]/C
                         clock pessimism              0.296    17.030    
                         clock uncertainty           -0.203    16.827    
    SLICE_X37Y81         FDCE (Recov_fdce_C_CLR)     -0.405    16.422    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[0][0][2]
  -------------------------------------------------------------------
                         required time                         16.422    
                         arrival time                         -11.757    
  -------------------------------------------------------------------
                         slack                                  4.665    

Slack (MET) :             4.791ns  (required time - arrival time)
  Source:                 minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[0][0][4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_fpga_0 rise@13.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.805ns  (logic 0.580ns (7.431%)  route 7.225ns (92.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.403ns = ( 16.736 - 13.333 ) 
    Source Clock Delay      (SCD):    3.829ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.400ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       1.697     3.829    minized_petalinux_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X2Y72          FDRE                                         r  minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.456     4.285 r  minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.099     6.384    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aresetn
    SLICE_X10Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.508 f  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[0][0][7]_i_3/O
                         net (fo=134, routed)         5.126    11.634    minized_petalinux_i/axis_aes128_0/U0/encryptor/AR[0]
    SLICE_X39Y82         FDCE                                         f  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[0][0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    15.092    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.183 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       1.554    16.736    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aclk
    SLICE_X39Y82         FDCE                                         r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[0][0][4]/C
                         clock pessimism              0.296    17.032    
                         clock uncertainty           -0.203    16.829    
    SLICE_X39Y82         FDCE (Recov_fdce_C_CLR)     -0.405    16.424    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[0][0][4]
  -------------------------------------------------------------------
                         required time                         16.424    
                         arrival time                         -11.634    
  -------------------------------------------------------------------
                         slack                                  4.791    

Slack (MET) :             4.791ns  (required time - arrival time)
  Source:                 minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[0][0][6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_fpga_0 rise@13.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.805ns  (logic 0.580ns (7.431%)  route 7.225ns (92.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.403ns = ( 16.736 - 13.333 ) 
    Source Clock Delay      (SCD):    3.829ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.400ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       1.697     3.829    minized_petalinux_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X2Y72          FDRE                                         r  minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.456     4.285 r  minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.099     6.384    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aresetn
    SLICE_X10Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.508 f  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[0][0][7]_i_3/O
                         net (fo=134, routed)         5.126    11.634    minized_petalinux_i/axis_aes128_0/U0/encryptor/AR[0]
    SLICE_X39Y82         FDCE                                         f  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[0][0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    15.092    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.183 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       1.554    16.736    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aclk
    SLICE_X39Y82         FDCE                                         r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[0][0][6]/C
                         clock pessimism              0.296    17.032    
                         clock uncertainty           -0.203    16.829    
    SLICE_X39Y82         FDCE (Recov_fdce_C_CLR)     -0.405    16.424    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[0][0][6]
  -------------------------------------------------------------------
                         required time                         16.424    
                         arrival time                         -11.634    
  -------------------------------------------------------------------
                         slack                                  4.791    

Slack (MET) :             4.879ns  (required time - arrival time)
  Source:                 minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[1][3][5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_fpga_0 rise@13.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.713ns  (logic 0.580ns (7.520%)  route 7.133ns (92.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.400ns = ( 16.733 - 13.333 ) 
    Source Clock Delay      (SCD):    3.829ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.400ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       1.697     3.829    minized_petalinux_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X2Y72          FDRE                                         r  minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.456     4.285 r  minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.099     6.384    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aresetn
    SLICE_X10Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.508 f  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[0][0][7]_i_3/O
                         net (fo=134, routed)         5.034    11.542    minized_petalinux_i/axis_aes128_0/U0/encryptor/AR[0]
    SLICE_X36Y80         FDCE                                         f  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[1][3][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    15.092    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.183 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       1.551    16.733    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aclk
    SLICE_X36Y80         FDCE                                         r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[1][3][5]/C
                         clock pessimism              0.296    17.029    
                         clock uncertainty           -0.203    16.826    
    SLICE_X36Y80         FDCE (Recov_fdce_C_CLR)     -0.405    16.421    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[1][3][5]
  -------------------------------------------------------------------
                         required time                         16.421    
                         arrival time                         -11.542    
  -------------------------------------------------------------------
                         slack                                  4.879    

Slack (MET) :             4.882ns  (required time - arrival time)
  Source:                 minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[1][3][2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_fpga_0 rise@13.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.636ns  (logic 0.580ns (7.595%)  route 7.056ns (92.405%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.326ns = ( 16.659 - 13.333 ) 
    Source Clock Delay      (SCD):    3.829ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.400ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       1.697     3.829    minized_petalinux_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X2Y72          FDRE                                         r  minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.456     4.285 r  minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.099     6.384    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aresetn
    SLICE_X10Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.508 f  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[0][0][7]_i_3/O
                         net (fo=134, routed)         4.957    11.465    minized_petalinux_i/axis_aes128_0/U0/encryptor/AR[0]
    SLICE_X33Y81         FDCE                                         f  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[1][3][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    15.092    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.183 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       1.477    16.659    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aclk
    SLICE_X33Y81         FDCE                                         r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[1][3][2]/C
                         clock pessimism              0.296    16.955    
                         clock uncertainty           -0.203    16.752    
    SLICE_X33Y81         FDCE (Recov_fdce_C_CLR)     -0.405    16.347    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[1][3][2]
  -------------------------------------------------------------------
                         required time                         16.347    
                         arrival time                         -11.465    
  -------------------------------------------------------------------
                         slack                                  4.882    

Slack (MET) :             4.919ns  (required time - arrival time)
  Source:                 minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            minized_petalinux_i/axis_aes128_0/U0/FSM_sequential_current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_fpga_0 rise@13.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.683ns  (logic 0.580ns (7.549%)  route 7.103ns (92.451%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.409ns = ( 16.742 - 13.333 ) 
    Source Clock Delay      (SCD):    3.829ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.400ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       1.697     3.829    minized_petalinux_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X2Y72          FDRE                                         r  minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.456     4.285 r  minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.099     6.384    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aresetn
    SLICE_X10Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.508 f  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[0][0][7]_i_3/O
                         net (fo=134, routed)         5.004    11.512    minized_petalinux_i/axis_aes128_0/U0/encryptor_n_129
    SLICE_X40Y61         FDCE                                         f  minized_petalinux_i/axis_aes128_0/U0/FSM_sequential_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    15.092    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.183 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       1.560    16.742    minized_petalinux_i/axis_aes128_0/U0/s00_axis_aclk
    SLICE_X40Y61         FDCE                                         r  minized_petalinux_i/axis_aes128_0/U0/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.296    17.038    
                         clock uncertainty           -0.203    16.835    
    SLICE_X40Y61         FDCE (Recov_fdce_C_CLR)     -0.405    16.430    minized_petalinux_i/axis_aes128_0/U0/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         16.430    
                         arrival time                         -11.512    
  -------------------------------------------------------------------
                         slack                                  4.919    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.543ns  (arrival time - required time)
  Source:                 minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[2][3][7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.186ns (11.004%)  route 1.504ns (88.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.853ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       0.571     1.490    minized_petalinux_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X2Y72          FDRE                                         r  minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.141     1.631 r  minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.884     2.515    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aresetn
    SLICE_X10Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.560 f  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[0][0][7]_i_3/O
                         net (fo=134, routed)         0.621     3.181    minized_petalinux_i/axis_aes128_0/U0/encryptor/AR[0]
    SLICE_X27Y72         FDCE                                         f  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[2][3][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       0.815     1.853    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aclk
    SLICE_X27Y72         FDCE                                         r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[2][3][7]/C
                         clock pessimism             -0.123     1.730    
    SLICE_X27Y72         FDCE (Remov_fdce_C_CLR)     -0.092     1.638    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[2][3][7]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           3.181    
  -------------------------------------------------------------------
                         slack                                  1.543    

Slack (MET) :             1.643ns  (arrival time - required time)
  Source:                 minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[2][0][5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.821ns  (logic 0.186ns (10.212%)  route 1.635ns (89.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       0.571     1.490    minized_petalinux_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X2Y72          FDRE                                         r  minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.141     1.631 r  minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.884     2.515    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aresetn
    SLICE_X10Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.560 f  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[0][0][7]_i_3/O
                         net (fo=134, routed)         0.752     3.312    minized_petalinux_i/axis_aes128_0/U0/encryptor/AR[0]
    SLICE_X28Y66         FDCE                                         f  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[2][0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       0.821     1.859    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aclk
    SLICE_X28Y66         FDCE                                         r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[2][0][5]/C
                         clock pessimism             -0.123     1.736    
    SLICE_X28Y66         FDCE (Remov_fdce_C_CLR)     -0.067     1.669    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[2][0][5]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           3.312    
  -------------------------------------------------------------------
                         slack                                  1.643    

Slack (MET) :             1.741ns  (arrival time - required time)
  Source:                 minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[2][0][6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.186ns (9.812%)  route 1.710ns (90.188%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       0.571     1.490    minized_petalinux_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X2Y72          FDRE                                         r  minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.141     1.631 r  minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.884     2.515    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aresetn
    SLICE_X10Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.560 f  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[0][0][7]_i_3/O
                         net (fo=134, routed)         0.826     3.386    minized_petalinux_i/axis_aes128_0/U0/encryptor/AR[0]
    SLICE_X26Y65         FDCE                                         f  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[2][0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       0.822     1.860    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aclk
    SLICE_X26Y65         FDCE                                         r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[2][0][6]/C
                         clock pessimism             -0.123     1.737    
    SLICE_X26Y65         FDCE (Remov_fdce_C_CLR)     -0.092     1.645    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[2][0][6]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           3.386    
  -------------------------------------------------------------------
                         slack                                  1.741    

Slack (MET) :             1.816ns  (arrival time - required time)
  Source:                 minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[3][2][1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.186ns (10.712%)  route 1.550ns (89.288%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.855ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       0.571     1.490    minized_petalinux_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X2Y72          FDRE                                         r  minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.141     1.631 r  minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.884     2.515    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aresetn
    SLICE_X10Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.560 f  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[0][0][7]_i_3/O
                         net (fo=134, routed)         0.667     3.227    minized_petalinux_i/axis_aes128_0/U0/encryptor/AR[0]
    SLICE_X17Y79         FDCE                                         f  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[3][2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       0.817     1.855    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aclk
    SLICE_X17Y79         FDCE                                         r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[3][2][1]/C
                         clock pessimism             -0.352     1.502    
    SLICE_X17Y79         FDCE (Remov_fdce_C_CLR)     -0.092     1.410    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[3][2][1]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           3.227    
  -------------------------------------------------------------------
                         slack                                  1.816    

Slack (MET) :             1.816ns  (arrival time - required time)
  Source:                 minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[3][2][7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.186ns (10.712%)  route 1.550ns (89.288%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.855ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       0.571     1.490    minized_petalinux_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X2Y72          FDRE                                         r  minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.141     1.631 r  minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.884     2.515    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aresetn
    SLICE_X10Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.560 f  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[0][0][7]_i_3/O
                         net (fo=134, routed)         0.667     3.227    minized_petalinux_i/axis_aes128_0/U0/encryptor/AR[0]
    SLICE_X17Y79         FDCE                                         f  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[3][2][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       0.817     1.855    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aclk
    SLICE_X17Y79         FDCE                                         r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[3][2][7]/C
                         clock pessimism             -0.352     1.502    
    SLICE_X17Y79         FDCE (Remov_fdce_C_CLR)     -0.092     1.410    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[3][2][7]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           3.227    
  -------------------------------------------------------------------
                         slack                                  1.816    

Slack (MET) :             1.835ns  (arrival time - required time)
  Source:                 minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[1][0][1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 0.186ns (10.479%)  route 1.589ns (89.521%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.850ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       0.571     1.490    minized_petalinux_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X2Y72          FDRE                                         r  minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.141     1.631 r  minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.884     2.515    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aresetn
    SLICE_X10Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.560 f  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[0][0][7]_i_3/O
                         net (fo=134, routed)         0.705     3.265    minized_petalinux_i/axis_aes128_0/U0/encryptor/AR[0]
    SLICE_X16Y75         FDCE                                         f  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[1][0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       0.812     1.850    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aclk
    SLICE_X16Y75         FDCE                                         r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[1][0][1]/C
                         clock pessimism             -0.352     1.497    
    SLICE_X16Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.430    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[1][0][1]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           3.265    
  -------------------------------------------------------------------
                         slack                                  1.835    

Slack (MET) :             1.838ns  (arrival time - required time)
  Source:                 minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[3][2][6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.754ns  (logic 0.186ns (10.604%)  route 1.568ns (89.396%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       0.571     1.490    minized_petalinux_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X2Y72          FDRE                                         r  minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.141     1.631 r  minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.884     2.515    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aresetn
    SLICE_X10Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.560 f  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[0][0][7]_i_3/O
                         net (fo=134, routed)         0.684     3.245    minized_petalinux_i/axis_aes128_0/U0/encryptor/AR[0]
    SLICE_X19Y76         FDCE                                         f  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[3][2][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       0.813     1.851    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aclk
    SLICE_X19Y76         FDCE                                         r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[3][2][6]/C
                         clock pessimism             -0.352     1.498    
    SLICE_X19Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.406    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[3][2][6]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           3.245    
  -------------------------------------------------------------------
                         slack                                  1.838    

Slack (MET) :             1.842ns  (arrival time - required time)
  Source:                 minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[1][0][5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.186ns (10.578%)  route 1.572ns (89.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       0.571     1.490    minized_petalinux_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X2Y72          FDRE                                         r  minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.141     1.631 r  minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.884     2.515    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aresetn
    SLICE_X10Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.560 f  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[0][0][7]_i_3/O
                         net (fo=134, routed)         0.689     3.249    minized_petalinux_i/axis_aes128_0/U0/encryptor/AR[0]
    SLICE_X18Y76         FDCE                                         f  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[1][0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       0.813     1.851    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aclk
    SLICE_X18Y76         FDCE                                         r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[1][0][5]/C
                         clock pessimism             -0.352     1.498    
    SLICE_X18Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.406    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[1][0][5]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           3.249    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             1.853ns  (arrival time - required time)
  Source:                 minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[3][3][1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 0.186ns (9.169%)  route 1.843ns (90.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       0.571     1.490    minized_petalinux_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X2Y72          FDRE                                         r  minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.141     1.631 r  minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.884     2.515    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aresetn
    SLICE_X10Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.560 f  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[0][0][7]_i_3/O
                         net (fo=134, routed)         0.959     3.519    minized_petalinux_i/axis_aes128_0/U0/encryptor/AR[0]
    SLICE_X24Y66         FDCE                                         f  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[3][3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       0.818     1.856    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aclk
    SLICE_X24Y66         FDCE                                         r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[3][3][1]/C
                         clock pessimism             -0.123     1.733    
    SLICE_X24Y66         FDCE (Remov_fdce_C_CLR)     -0.067     1.666    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[3][3][1]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           3.519    
  -------------------------------------------------------------------
                         slack                                  1.853    

Slack (MET) :             1.860ns  (arrival time - required time)
  Source:                 minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[1][0][0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 0.186ns (10.479%)  route 1.589ns (89.521%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.850ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       0.571     1.490    minized_petalinux_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X2Y72          FDRE                                         r  minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.141     1.631 r  minized_petalinux_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.884     2.515    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aresetn
    SLICE_X10Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.560 f  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP[0][0][7]_i_3/O
                         net (fo=134, routed)         0.705     3.265    minized_petalinux_i/axis_aes128_0/U0/encryptor/AR[0]
    SLICE_X17Y75         FDCE                                         f  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[1][0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10444, routed)       0.812     1.850    minized_petalinux_i/axis_aes128_0/U0/encryptor/s00_axis_aclk
    SLICE_X17Y75         FDCE                                         r  minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[1][0][0]/C
                         clock pessimism             -0.352     1.497    
    SLICE_X17Y75         FDCE (Remov_fdce_C_CLR)     -0.092     1.405    minized_petalinux_i/axis_aes128_0/U0/encryptor/Ciphertext_DP_reg[1][0][0]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           3.265    
  -------------------------------------------------------------------
                         slack                                  1.860    





