   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"lpc17xx_ssp.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.align	1
  19              		.global	CS_Init1
  20              		.thumb
  21              		.thumb_func
  23              	CS_Init1:
  24              	.LFB55:
  25              		.file 1 "../Source Files/lpc17xx_ssp.c"
   1:../Source Files/lpc17xx_ssp.c **** /**********************************************************************
   2:../Source Files/lpc17xx_ssp.c **** * $Id$		lpc17xx_ssp.c
   3:../Source Files/lpc17xx_ssp.c **** *//**
   4:../Source Files/lpc17xx_ssp.c **** * @file		lpc17xx_ssp.c
   5:../Source Files/lpc17xx_ssp.c **** * @brief	Contains all functions support for SSP firmware library on LPC17xx
   6:../Source Files/lpc17xx_ssp.c **** * @version	1.0
   7:../Source Files/lpc17xx_ssp.c **** * @date		16. Dec. 2013
   8:../Source Files/lpc17xx_ssp.c **** * @author	Dwijay.Edutech Learning Solutions
   9:../Source Files/lpc17xx_ssp.c **** ***********************************************************************
  10:../Source Files/lpc17xx_ssp.c **** * Software that is described herein is for illustrative purposes only
  11:../Source Files/lpc17xx_ssp.c **** * which provides customers with programming information regarding the
  12:../Source Files/lpc17xx_ssp.c **** * products. This software is supplied "AS IS" without any warranties.
  13:../Source Files/lpc17xx_ssp.c **** * NXP Semiconductors assumes no responsibility or liability for the
  14:../Source Files/lpc17xx_ssp.c **** * use of the software, conveys no license or title under any patent,
  15:../Source Files/lpc17xx_ssp.c **** * copyright, or mask work right to the product. NXP Semiconductors
  16:../Source Files/lpc17xx_ssp.c **** * reserves the right to make changes in the software without
  17:../Source Files/lpc17xx_ssp.c **** * notification. NXP Semiconductors also make no representation or
  18:../Source Files/lpc17xx_ssp.c **** * warranty that such application will be suitable for the specified
  19:../Source Files/lpc17xx_ssp.c **** * use without further testing or modification.
  20:../Source Files/lpc17xx_ssp.c **** **********************************************************************/
  21:../Source Files/lpc17xx_ssp.c **** 
  22:../Source Files/lpc17xx_ssp.c **** /* Peripheral group ----------------------------------------------------------- */
  23:../Source Files/lpc17xx_ssp.c **** /** @addtogroup SSP
  24:../Source Files/lpc17xx_ssp.c ****  * @{
  25:../Source Files/lpc17xx_ssp.c ****  */
  26:../Source Files/lpc17xx_ssp.c **** 
  27:../Source Files/lpc17xx_ssp.c **** /* Includes ------------------------------------------------------------------- */
  28:../Source Files/lpc17xx_ssp.c **** #include "lpc17xx_ssp.h"
  29:../Source Files/lpc17xx_ssp.c **** 
  30:../Source Files/lpc17xx_ssp.c **** 
  31:../Source Files/lpc17xx_ssp.c **** /* If this source file built with example, the LPC17xx FW library configuration
  32:../Source Files/lpc17xx_ssp.c ****  * file in each example directory ("lpc17xx_libcfg.h") must be included,
  33:../Source Files/lpc17xx_ssp.c ****  * otherwise the default FW library configuration file must be included instead
  34:../Source Files/lpc17xx_ssp.c ****  */
  35:../Source Files/lpc17xx_ssp.c **** 
  36:../Source Files/lpc17xx_ssp.c **** 
  37:../Source Files/lpc17xx_ssp.c **** /* Public Functions ----------------------------------------------------------- */
  38:../Source Files/lpc17xx_ssp.c **** /** @addtogroup SSP_Public_Functions
  39:../Source Files/lpc17xx_ssp.c ****  * @{
  40:../Source Files/lpc17xx_ssp.c ****  */
  41:../Source Files/lpc17xx_ssp.c **** 
  42:../Source Files/lpc17xx_ssp.c **** static void setSSPclock (LPC_SSP_TypeDef *SSPx, uint32_t target_clock);
  43:../Source Files/lpc17xx_ssp.c **** 
  44:../Source Files/lpc17xx_ssp.c **** 
  45:../Source Files/lpc17xx_ssp.c **** /*********************************************************************//**
  46:../Source Files/lpc17xx_ssp.c ****  * @brief 		Initialize CS pin as GPIO function to drive /CS pin
  47:../Source Files/lpc17xx_ssp.c ****  * 				due to definition of CS_PORT_NUM and CS_PORT_NUM
  48:../Source Files/lpc17xx_ssp.c ****  * @param		None
  49:../Source Files/lpc17xx_ssp.c ****  * @return		None
  50:../Source Files/lpc17xx_ssp.c ****  ***********************************************************************/
  51:../Source Files/lpc17xx_ssp.c **** void CS_Init1 (LPC_SSP_TypeDef *SSPx)
  52:../Source Files/lpc17xx_ssp.c **** {
  26              		.loc 1 52 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              	.LVL0:
  31 0000 08B5     		push	{r3, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 3, -8
  35              		.cfi_offset 14, -4
  53:../Source Files/lpc17xx_ssp.c **** 	if(SSPx == LPC_SSP0)
  36              		.loc 1 53 0
  37 0002 0E4B     		ldr	r3, .L6
  38 0004 9842     		cmp	r0, r3
  39 0006 09D1     		bne	.L2
  54:../Source Files/lpc17xx_ssp.c **** 	{
  55:../Source Files/lpc17xx_ssp.c **** 		GPIO_SetDir(0, _BIT(16), 1);
  40              		.loc 1 55 0
  41 0008 0020     		movs	r0, #0
  42              	.LVL1:
  43 000a 4FF48031 		mov	r1, #65536
  44 000e 0122     		movs	r2, #1
  45 0010 FFF7FEFF 		bl	GPIO_SetDir
  46              	.LVL2:
  56:../Source Files/lpc17xx_ssp.c **** 		GPIO_SetValue(0, _BIT(16));
  47              		.loc 1 56 0
  48 0014 0020     		movs	r0, #0
  49 0016 4FF48031 		mov	r1, #65536
  50 001a 09E0     		b	.L4
  51              	.LVL3:
  52              	.L2:
  57:../Source Files/lpc17xx_ssp.c **** 	}
  58:../Source Files/lpc17xx_ssp.c **** 	else if (SSPx == LPC_SSP1)
  53              		.loc 1 58 0
  54 001c 0849     		ldr	r1, .L6+4
  55 001e 8842     		cmp	r0, r1
  56 0020 0AD1     		bne	.L1
  59:../Source Files/lpc17xx_ssp.c **** 	{
  60:../Source Files/lpc17xx_ssp.c **** 		GPIO_SetDir(0, _BIT(6), 1);
  57              		.loc 1 60 0
  58 0022 0020     		movs	r0, #0
  59              	.LVL4:
  60 0024 4021     		movs	r1, #64
  61 0026 0122     		movs	r2, #1
  62 0028 FFF7FEFF 		bl	GPIO_SetDir
  63              	.LVL5:
  61:../Source Files/lpc17xx_ssp.c **** 		GPIO_SetValue(0, _BIT(6));
  64              		.loc 1 61 0
  65 002c 0020     		movs	r0, #0
  66 002e 4021     		movs	r1, #64
  67              	.L4:
  62:../Source Files/lpc17xx_ssp.c **** 	}
  63:../Source Files/lpc17xx_ssp.c **** }
  68              		.loc 1 63 0
  69 0030 BDE80840 		pop	{r3, lr}
  61:../Source Files/lpc17xx_ssp.c **** 		GPIO_SetValue(0, _BIT(6));
  70              		.loc 1 61 0
  71 0034 FFF7FEBF 		b	GPIO_SetValue
  72              	.LVL6:
  73              	.L1:
  74 0038 08BD     		pop	{r3, pc}
  75              	.L7:
  76 003a 00BF     		.align	2
  77              	.L6:
  78 003c 00800840 		.word	1074298880
  79 0040 00000340 		.word	1073938432
  80              		.cfi_endproc
  81              	.LFE55:
  83              		.align	1
  84              		.global	CS_Force1
  85              		.thumb
  86              		.thumb_func
  88              	CS_Force1:
  89              	.LFB56:
  64:../Source Files/lpc17xx_ssp.c **** 
  65:../Source Files/lpc17xx_ssp.c **** 
  66:../Source Files/lpc17xx_ssp.c **** /*********************************************************************//**
  67:../Source Files/lpc17xx_ssp.c ****  * @brief 		Drive CS output pin to low/high level to select slave device
  68:../Source Files/lpc17xx_ssp.c ****  * 				via /CS pin state
  69:../Source Files/lpc17xx_ssp.c ****  * @param[in]	state State of CS output pin that will be driven:
  70:../Source Files/lpc17xx_ssp.c ****  * 				- 0: Drive CS pin to low level
  71:../Source Files/lpc17xx_ssp.c ****  * 				- 1: Drive CS pin to high level
  72:../Source Files/lpc17xx_ssp.c ****  * @return		None
  73:../Source Files/lpc17xx_ssp.c ****  ***********************************************************************/
  74:../Source Files/lpc17xx_ssp.c **** void CS_Force1 (LPC_SSP_TypeDef *SSPx, FunctionalState state)
  75:../Source Files/lpc17xx_ssp.c **** {
  90              		.loc 1 75 0
  91              		.cfi_startproc
  92              		@ args = 0, pretend = 0, frame = 0
  93              		@ frame_needed = 0, uses_anonymous_args = 0
  94              		@ link register save eliminated.
  95              	.LVL7:
  76:../Source Files/lpc17xx_ssp.c **** 	if (SSPx == LPC_SSP0)
  96              		.loc 1 76 0
  97 0044 0C4B     		ldr	r3, .L15
  98 0046 9842     		cmp	r0, r3
  99 0048 08D1     		bne	.L9
  77:../Source Files/lpc17xx_ssp.c **** 	{
  78:../Source Files/lpc17xx_ssp.c **** 		if (state)
 100              		.loc 1 78 0
 101 004a 19B1     		cbz	r1, .L10
  79:../Source Files/lpc17xx_ssp.c **** 		{
  80:../Source Files/lpc17xx_ssp.c **** 			GPIO_SetValue(0, _BIT(16));
 102              		.loc 1 80 0
 103 004c 0020     		movs	r0, #0
 104              	.LVL8:
 105 004e 4FF48031 		mov	r1, #65536
 106              	.LVL9:
 107 0052 09E0     		b	.L13
 108              	.LVL10:
 109              	.L10:
  81:../Source Files/lpc17xx_ssp.c **** 		}
  82:../Source Files/lpc17xx_ssp.c **** 		else
  83:../Source Files/lpc17xx_ssp.c **** 		{
  84:../Source Files/lpc17xx_ssp.c **** 			GPIO_ClearValue(0, _BIT(16));
 110              		.loc 1 84 0
 111 0054 0846     		mov	r0, r1
 112              	.LVL11:
 113 0056 4FF48031 		mov	r1, #65536
 114              	.LVL12:
 115 005a 09E0     		b	.L14
 116              	.LVL13:
 117              	.L9:
  85:../Source Files/lpc17xx_ssp.c **** 		}
  86:../Source Files/lpc17xx_ssp.c **** 	}
  87:../Source Files/lpc17xx_ssp.c **** 	else if (SSPx == LPC_SSP1)
 118              		.loc 1 87 0
 119 005c 074A     		ldr	r2, .L15+4
 120 005e 9042     		cmp	r0, r2
 121 0060 08D1     		bne	.L8
  88:../Source Files/lpc17xx_ssp.c **** 	{
  89:../Source Files/lpc17xx_ssp.c **** 		if (state)
 122              		.loc 1 89 0
 123 0062 19B1     		cbz	r1, .L12
  90:../Source Files/lpc17xx_ssp.c **** 		{
  91:../Source Files/lpc17xx_ssp.c **** 			GPIO_SetValue(0, _BIT(6));
 124              		.loc 1 91 0
 125 0064 0020     		movs	r0, #0
 126              	.LVL14:
 127 0066 4021     		movs	r1, #64
 128              	.LVL15:
 129              	.L13:
  92:../Source Files/lpc17xx_ssp.c **** 		}
  93:../Source Files/lpc17xx_ssp.c **** 		else
  94:../Source Files/lpc17xx_ssp.c **** 		{
  95:../Source Files/lpc17xx_ssp.c **** 			GPIO_ClearValue(0, _BIT(6));
  96:../Source Files/lpc17xx_ssp.c **** 		}
  97:../Source Files/lpc17xx_ssp.c **** 	}
  98:../Source Files/lpc17xx_ssp.c **** }
 130              		.loc 1 98 0
  91:../Source Files/lpc17xx_ssp.c **** 			GPIO_SetValue(0, _BIT(6));
 131              		.loc 1 91 0
 132 0068 FFF7FEBF 		b	GPIO_SetValue
 133              	.LVL16:
 134              	.L12:
  95:../Source Files/lpc17xx_ssp.c **** 			GPIO_ClearValue(0, _BIT(6));
 135              		.loc 1 95 0
 136 006c 0846     		mov	r0, r1
 137              	.LVL17:
 138 006e 4021     		movs	r1, #64
 139              	.LVL18:
 140              	.L14:
 141              		.loc 1 98 0
  95:../Source Files/lpc17xx_ssp.c **** 			GPIO_ClearValue(0, _BIT(6));
 142              		.loc 1 95 0
 143 0070 FFF7FEBF 		b	GPIO_ClearValue
 144              	.LVL19:
 145              	.L8:
 146 0074 7047     		bx	lr
 147              	.L16:
 148 0076 00BF     		.align	2
 149              	.L15:
 150 0078 00800840 		.word	1074298880
 151 007c 00000340 		.word	1073938432
 152              		.cfi_endproc
 153              	.LFE56:
 155              		.align	1
 156              		.global	Buffer_Init1
 157              		.thumb
 158              		.thumb_func
 160              	Buffer_Init1:
 161              	.LFB57:
  99:../Source Files/lpc17xx_ssp.c **** 
 100:../Source Files/lpc17xx_ssp.c **** 
 101:../Source Files/lpc17xx_ssp.c **** /*********************************************************************//**
 102:../Source Files/lpc17xx_ssp.c ****  * @brief		Initialize buffer
 103:../Source Files/lpc17xx_ssp.c ****  * @param[in]	None
 104:../Source Files/lpc17xx_ssp.c ****  * @return 		None
 105:../Source Files/lpc17xx_ssp.c ****  **********************************************************************/
 106:../Source Files/lpc17xx_ssp.c **** void Buffer_Init1 (void)
 107:../Source Files/lpc17xx_ssp.c **** {
 162              		.loc 1 107 0
 163              		.cfi_startproc
 164              		@ args = 0, pretend = 0, frame = 0
 165              		@ frame_needed = 0, uses_anonymous_args = 0
 166              		@ link register save eliminated.
 167              	.LVL20:
 168              		.loc 1 107 0
 169 0080 0023     		movs	r3, #0
 170              	.LVL21:
 171              	.L18:
 108:../Source Files/lpc17xx_ssp.c **** 	uint8_t i;
 109:../Source Files/lpc17xx_ssp.c **** #if (SSP_DATABIT_SIZE == 8)
 110:../Source Files/lpc17xx_ssp.c **** 	for (i = 0; i < BUFFER_SIZE1; i++)
 111:../Source Files/lpc17xx_ssp.c **** 	{
 112:../Source Files/lpc17xx_ssp.c **** 		Tx_Buf1[i] = 0;
 172              		.loc 1 112 0 discriminator 2
 173 0082 0449     		ldr	r1, .L20
 113:../Source Files/lpc17xx_ssp.c **** 		Rx_Buf1[i] = 0;
 174              		.loc 1 113 0 discriminator 2
 175 0084 0448     		ldr	r0, .L20+4
 112:../Source Files/lpc17xx_ssp.c **** 		Tx_Buf1[i] = 0;
 176              		.loc 1 112 0 discriminator 2
 177 0086 0022     		movs	r2, #0
 178 0088 5A54     		strb	r2, [r3, r1]
 179              		.loc 1 113 0 discriminator 2
 180 008a 1A54     		strb	r2, [r3, r0]
 181 008c 0133     		adds	r3, r3, #1
 110:../Source Files/lpc17xx_ssp.c **** 	for (i = 0; i < BUFFER_SIZE1; i++)
 182              		.loc 1 110 0 discriminator 2
 183 008e 402B     		cmp	r3, #64
 184 0090 F7D1     		bne	.L18
 114:../Source Files/lpc17xx_ssp.c **** 	}
 115:../Source Files/lpc17xx_ssp.c **** #else
 116:../Source Files/lpc17xx_ssp.c **** 	for (i = 0; i < BUFFER_SIZE1/2; i++)
 117:../Source Files/lpc17xx_ssp.c **** 	{
 118:../Source Files/lpc17xx_ssp.c **** 		Tx_Buf1[i] = 0;
 119:../Source Files/lpc17xx_ssp.c **** 		Rx_Buf1[i] = 0;
 120:../Source Files/lpc17xx_ssp.c **** 	}
 121:../Source Files/lpc17xx_ssp.c **** #endif
 122:../Source Files/lpc17xx_ssp.c **** }
 185              		.loc 1 122 0
 186 0092 7047     		bx	lr
 187              	.L21:
 188              		.align	2
 189              	.L20:
 190 0094 00000000 		.word	Tx_Buf1
 191 0098 00000000 		.word	Rx_Buf1
 192              		.cfi_endproc
 193              	.LFE57:
 195              		.align	1
 196              		.global	SSP_Init
 197              		.thumb
 198              		.thumb_func
 200              	SSP_Init:
 201              	.LFB60:
 123:../Source Files/lpc17xx_ssp.c **** 
 124:../Source Files/lpc17xx_ssp.c **** 
 125:../Source Files/lpc17xx_ssp.c **** /*********************************************************************//**
 126:../Source Files/lpc17xx_ssp.c **** * @brief 		Initialize and Configure SSP device
 127:../Source Files/lpc17xx_ssp.c **** * @param[in]	SSPx	SSP peripheral selected, should be:
 128:../Source Files/lpc17xx_ssp.c **** * 				 		- LPC_SSP0: SSP0 peripheral
 129:../Source Files/lpc17xx_ssp.c **** * 						- LPC_SSP1: SSP1 peripheral
 130:../Source Files/lpc17xx_ssp.c **** * @return 		None
 131:../Source Files/lpc17xx_ssp.c **** ***********************************************************************/
 132:../Source Files/lpc17xx_ssp.c **** void SSP_Config (LPC_SSP_TypeDef *SSPx)
 133:../Source Files/lpc17xx_ssp.c **** {
 134:../Source Files/lpc17xx_ssp.c **** 	// Pin configuration for SSP
 135:../Source Files/lpc17xx_ssp.c **** 	PINSEL_CFG_Type PinCfg;
 136:../Source Files/lpc17xx_ssp.c **** 
 137:../Source Files/lpc17xx_ssp.c **** 	// SSP Configuration structure variable
 138:../Source Files/lpc17xx_ssp.c **** 	SSP_CFG_Type SSP_ConfigStruct;
 139:../Source Files/lpc17xx_ssp.c **** 
 140:../Source Files/lpc17xx_ssp.c **** 	if(SSPx == LPC_SSP0)
 141:../Source Files/lpc17xx_ssp.c **** 	{
 142:../Source Files/lpc17xx_ssp.c **** 		/*
 143:../Source Files/lpc17xx_ssp.c **** 		 * Initialize SSP pin connect
 144:../Source Files/lpc17xx_ssp.c **** 		 * P0.15 - SCK0;
 145:../Source Files/lpc17xx_ssp.c **** 		 * P0.16 - SSEL0 - used as GPIO
 146:../Source Files/lpc17xx_ssp.c **** 		 * P0.17 - MISO0
 147:../Source Files/lpc17xx_ssp.c **** 		 * P0.18 - MOSI0
 148:../Source Files/lpc17xx_ssp.c **** 		 */
 149:../Source Files/lpc17xx_ssp.c **** 		PinCfg.Funcnum = 2;
 150:../Source Files/lpc17xx_ssp.c **** 		PinCfg.OpenDrain = 0;
 151:../Source Files/lpc17xx_ssp.c **** 		PinCfg.Pinmode = 0;
 152:../Source Files/lpc17xx_ssp.c **** 		PinCfg.Portnum = 0;
 153:../Source Files/lpc17xx_ssp.c **** 		PinCfg.Pinnum = 15;
 154:../Source Files/lpc17xx_ssp.c **** 		PINSEL_ConfigPin(&PinCfg);
 155:../Source Files/lpc17xx_ssp.c **** 		PinCfg.Pinnum = 17;
 156:../Source Files/lpc17xx_ssp.c **** 		PINSEL_ConfigPin(&PinCfg);
 157:../Source Files/lpc17xx_ssp.c **** 		PinCfg.Pinnum = 18;
 158:../Source Files/lpc17xx_ssp.c **** 		PINSEL_ConfigPin(&PinCfg);
 159:../Source Files/lpc17xx_ssp.c **** 		PinCfg.Pinnum = 16;
 160:../Source Files/lpc17xx_ssp.c **** 		PinCfg.Funcnum = 0;
 161:../Source Files/lpc17xx_ssp.c **** 		PINSEL_ConfigPin(&PinCfg);
 162:../Source Files/lpc17xx_ssp.c **** 
 163:../Source Files/lpc17xx_ssp.c **** 		// initialize SSP configuration structure to default
 164:../Source Files/lpc17xx_ssp.c **** 		SSP_ConfigStructInit(&SSP_ConfigStruct);
 165:../Source Files/lpc17xx_ssp.c **** 
 166:../Source Files/lpc17xx_ssp.c **** 		SSP_ConfigStruct.ClockRate = 3000000;
 167:../Source Files/lpc17xx_ssp.c **** 		SSP_ConfigStruct.Databit = SSP_DATABIT_8;
 168:../Source Files/lpc17xx_ssp.c **** 	}
 169:../Source Files/lpc17xx_ssp.c **** 	else if(SSPx == LPC_SSP1)
 170:../Source Files/lpc17xx_ssp.c **** 	{
 171:../Source Files/lpc17xx_ssp.c **** 		/*
 172:../Source Files/lpc17xx_ssp.c **** 		 * Initialize SSP pin connect
 173:../Source Files/lpc17xx_ssp.c **** 		 * P0.6 - SSEL1 - used as GPIO
 174:../Source Files/lpc17xx_ssp.c **** 		 * P0.7 - SCK1
 175:../Source Files/lpc17xx_ssp.c **** 		 * P0.8 - MISO1
 176:../Source Files/lpc17xx_ssp.c **** 		 * P0.9 - MOSI1
 177:../Source Files/lpc17xx_ssp.c **** 		 */
 178:../Source Files/lpc17xx_ssp.c **** 		PinCfg.Funcnum = 2;
 179:../Source Files/lpc17xx_ssp.c **** 		PinCfg.OpenDrain = 0;
 180:../Source Files/lpc17xx_ssp.c **** 		PinCfg.Pinmode = 0;
 181:../Source Files/lpc17xx_ssp.c **** 		PinCfg.Portnum = 0;
 182:../Source Files/lpc17xx_ssp.c **** 		PinCfg.Pinnum = 7;
 183:../Source Files/lpc17xx_ssp.c **** 		PINSEL_ConfigPin(&PinCfg);
 184:../Source Files/lpc17xx_ssp.c **** 		PinCfg.Pinnum = 8;
 185:../Source Files/lpc17xx_ssp.c **** 		PINSEL_ConfigPin(&PinCfg);
 186:../Source Files/lpc17xx_ssp.c **** 		PinCfg.Pinnum = 9;
 187:../Source Files/lpc17xx_ssp.c **** 		PINSEL_ConfigPin(&PinCfg);
 188:../Source Files/lpc17xx_ssp.c **** 		PinCfg.Pinnum = 6;
 189:../Source Files/lpc17xx_ssp.c **** 		PinCfg.Funcnum = 0;
 190:../Source Files/lpc17xx_ssp.c **** 		PINSEL_ConfigPin(&PinCfg);
 191:../Source Files/lpc17xx_ssp.c **** 
 192:../Source Files/lpc17xx_ssp.c **** 		// initialize SSP configuration structure to default
 193:../Source Files/lpc17xx_ssp.c **** 		SSP_ConfigStructInit(&SSP_ConfigStruct);
 194:../Source Files/lpc17xx_ssp.c **** 
 195:../Source Files/lpc17xx_ssp.c **** 		SSP_ConfigStruct.CPHA = SSP_CPHA_SECOND;
 196:../Source Files/lpc17xx_ssp.c **** 		SSP_ConfigStruct.CPOL = SSP_CPOL_LO;
 197:../Source Files/lpc17xx_ssp.c **** 		SSP_ConfigStruct.ClockRate = 15000000;
 198:../Source Files/lpc17xx_ssp.c **** 		SSP_ConfigStruct.Databit = SSP_DATABIT_8;
 199:../Source Files/lpc17xx_ssp.c **** 		SSP_ConfigStruct.Mode = SSP_MASTER_MODE;
 200:../Source Files/lpc17xx_ssp.c **** 		SSP_ConfigStruct.FrameFormat = SSP_FRAME_SPI;
 201:../Source Files/lpc17xx_ssp.c **** 	}
 202:../Source Files/lpc17xx_ssp.c **** 
 203:../Source Files/lpc17xx_ssp.c **** 	// Initialize SSP peripheral with parameter given in structure above
 204:../Source Files/lpc17xx_ssp.c **** 	SSP_Init(SSPx, &SSP_ConfigStruct);
 205:../Source Files/lpc17xx_ssp.c **** 
 206:../Source Files/lpc17xx_ssp.c **** 	CS_Init1(SSPx);     // Chip Select Init
 207:../Source Files/lpc17xx_ssp.c **** 
 208:../Source Files/lpc17xx_ssp.c **** 	// Enable SSP peripheral
 209:../Source Files/lpc17xx_ssp.c **** 	SSP_Cmd(SSPx, ENABLE);
 210:../Source Files/lpc17xx_ssp.c **** 
 211:../Source Files/lpc17xx_ssp.c **** 	Buffer_Init1(); // Empty Buffer
 212:../Source Files/lpc17xx_ssp.c **** }
 213:../Source Files/lpc17xx_ssp.c **** 
 214:../Source Files/lpc17xx_ssp.c **** 
 215:../Source Files/lpc17xx_ssp.c **** /*********************************************************************//**
 216:../Source Files/lpc17xx_ssp.c ****  * @brief 		Setup clock rate for SSP device
 217:../Source Files/lpc17xx_ssp.c ****  * @param[in] 	SSPx	SSP peripheral definition, should be:
 218:../Source Files/lpc17xx_ssp.c ****  * 						- LPC_SSP0: SSP0 peripheral
 219:../Source Files/lpc17xx_ssp.c ****  * 						- LPC_SSP1: SSP1 peripheral
 220:../Source Files/lpc17xx_ssp.c ****  * @param[in]	target_clock : clock of SSP (Hz)
 221:../Source Files/lpc17xx_ssp.c ****  * @return 		None
 222:../Source Files/lpc17xx_ssp.c ****  ***********************************************************************/
 223:../Source Files/lpc17xx_ssp.c **** static void setSSPclock (LPC_SSP_TypeDef *SSPx, uint32_t target_clock)
 224:../Source Files/lpc17xx_ssp.c **** {
 225:../Source Files/lpc17xx_ssp.c ****     uint32_t prescale, cr0_div, cmp_clk, ssp_clk;
 226:../Source Files/lpc17xx_ssp.c **** 
 227:../Source Files/lpc17xx_ssp.c ****     CHECK_PARAM(PARAM_SSPx(SSPx));
 228:../Source Files/lpc17xx_ssp.c **** 
 229:../Source Files/lpc17xx_ssp.c ****     /* The SSP clock is derived from the (main system oscillator / 2),
 230:../Source Files/lpc17xx_ssp.c ****        so compute the best divider from that clock */
 231:../Source Files/lpc17xx_ssp.c ****     if (SSPx == LPC_SSP0){
 232:../Source Files/lpc17xx_ssp.c ****     	ssp_clk = CLKPWR_GetPCLK (CLKPWR_PCLKSEL_SSP0);
 233:../Source Files/lpc17xx_ssp.c ****     } else if (SSPx == LPC_SSP1) {
 234:../Source Files/lpc17xx_ssp.c ****     	ssp_clk = CLKPWR_GetPCLK (CLKPWR_PCLKSEL_SSP1);
 235:../Source Files/lpc17xx_ssp.c ****     } else {
 236:../Source Files/lpc17xx_ssp.c ****     	return;
 237:../Source Files/lpc17xx_ssp.c ****     }
 238:../Source Files/lpc17xx_ssp.c **** 
 239:../Source Files/lpc17xx_ssp.c **** 	/* Find closest divider to get at or under the target frequency.
 240:../Source Files/lpc17xx_ssp.c **** 	   Use smallest prescale possible and rely on the divider to get
 241:../Source Files/lpc17xx_ssp.c **** 	   the closest target frequency */
 242:../Source Files/lpc17xx_ssp.c **** 	cr0_div = 0;
 243:../Source Files/lpc17xx_ssp.c **** 	cmp_clk = 0xFFFFFFFF;
 244:../Source Files/lpc17xx_ssp.c **** 	prescale = 2;
 245:../Source Files/lpc17xx_ssp.c **** 	while (cmp_clk > target_clock)
 246:../Source Files/lpc17xx_ssp.c **** 	{
 247:../Source Files/lpc17xx_ssp.c **** 		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
 248:../Source Files/lpc17xx_ssp.c **** 		if (cmp_clk > target_clock)
 249:../Source Files/lpc17xx_ssp.c **** 		{
 250:../Source Files/lpc17xx_ssp.c **** 			cr0_div++;
 251:../Source Files/lpc17xx_ssp.c **** 			if (cr0_div > 0xFF)
 252:../Source Files/lpc17xx_ssp.c **** 			{
 253:../Source Files/lpc17xx_ssp.c **** 				cr0_div = 0;
 254:../Source Files/lpc17xx_ssp.c **** 				prescale += 2;
 255:../Source Files/lpc17xx_ssp.c **** 			}
 256:../Source Files/lpc17xx_ssp.c **** 		}
 257:../Source Files/lpc17xx_ssp.c **** 	}
 258:../Source Files/lpc17xx_ssp.c **** 
 259:../Source Files/lpc17xx_ssp.c ****     /* Write computed prescaler and divider back to register */
 260:../Source Files/lpc17xx_ssp.c ****     SSPx->CR0 &= (~SSP_CR0_SCR(0xFF)) & SSP_CR0_BITMASK;
 261:../Source Files/lpc17xx_ssp.c ****     SSPx->CR0 |= (SSP_CR0_SCR(cr0_div)) & SSP_CR0_BITMASK;
 262:../Source Files/lpc17xx_ssp.c ****     SSPx->CPSR = prescale & SSP_CPSR_BITMASK;
 263:../Source Files/lpc17xx_ssp.c **** }
 264:../Source Files/lpc17xx_ssp.c **** 
 265:../Source Files/lpc17xx_ssp.c **** /**
 266:../Source Files/lpc17xx_ssp.c ****  * @}
 267:../Source Files/lpc17xx_ssp.c ****  */
 268:../Source Files/lpc17xx_ssp.c **** 
 269:../Source Files/lpc17xx_ssp.c **** /* Public Functions ----------------------------------------------------------- */
 270:../Source Files/lpc17xx_ssp.c **** /** @addtogroup SSP_Public_Functions
 271:../Source Files/lpc17xx_ssp.c ****  * @{
 272:../Source Files/lpc17xx_ssp.c ****  */
 273:../Source Files/lpc17xx_ssp.c **** 
 274:../Source Files/lpc17xx_ssp.c **** /********************************************************************//**
 275:../Source Files/lpc17xx_ssp.c **** * @brief		Initializes the SSPx peripheral according to the specified
 276:../Source Files/lpc17xx_ssp.c **** *               parameters in the SSP_ConfigStruct.
 277:../Source Files/lpc17xx_ssp.c **** * @param[in]	SSPx	SSP peripheral selected, should be:
 278:../Source Files/lpc17xx_ssp.c **** * 				 		- LPC_SSP0: SSP0 peripheral
 279:../Source Files/lpc17xx_ssp.c **** * 						- LPC_SSP1: SSP1 peripheral
 280:../Source Files/lpc17xx_ssp.c **** * @param[in]	SSP_ConfigStruct Pointer to a SSP_CFG_Type structure
 281:../Source Files/lpc17xx_ssp.c **** *                    that contains the configuration information for the
 282:../Source Files/lpc17xx_ssp.c **** *                    specified SSP peripheral.
 283:../Source Files/lpc17xx_ssp.c **** * @return 		None
 284:../Source Files/lpc17xx_ssp.c ****  *********************************************************************/
 285:../Source Files/lpc17xx_ssp.c **** void SSP_Init(LPC_SSP_TypeDef *SSPx, SSP_CFG_Type *SSP_ConfigStruct)
 286:../Source Files/lpc17xx_ssp.c **** {
 202              		.loc 1 286 0
 203              		.cfi_startproc
 204              		@ args = 0, pretend = 0, frame = 0
 205              		@ frame_needed = 0, uses_anonymous_args = 0
 206              	.LVL22:
 287:../Source Files/lpc17xx_ssp.c **** 	uint32_t tmp;
 288:../Source Files/lpc17xx_ssp.c **** 
 289:../Source Files/lpc17xx_ssp.c **** 	CHECK_PARAM(PARAM_SSPx(SSPx));
 290:../Source Files/lpc17xx_ssp.c **** 
 291:../Source Files/lpc17xx_ssp.c **** 	if(SSPx == LPC_SSP0) {
 207              		.loc 1 291 0
 208 009c 244B     		ldr	r3, .L38
 286:../Source Files/lpc17xx_ssp.c **** {
 209              		.loc 1 286 0
 210 009e 70B5     		push	{r4, r5, r6, lr}
 211              	.LCFI1:
 212              		.cfi_def_cfa_offset 16
 213              		.cfi_offset 4, -16
 214              		.cfi_offset 5, -12
 215              		.cfi_offset 6, -8
 216              		.cfi_offset 14, -4
 217              		.loc 1 291 0
 218 00a0 9842     		cmp	r0, r3
 286:../Source Files/lpc17xx_ssp.c **** {
 219              		.loc 1 286 0
 220 00a2 0446     		mov	r4, r0
 221 00a4 0D46     		mov	r5, r1
 292:../Source Files/lpc17xx_ssp.c **** 		/* Set up clock and power for SSP0 module */
 293:../Source Files/lpc17xx_ssp.c **** 		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCSSP0, ENABLE);
 222              		.loc 1 293 0
 223 00a6 08BF     		it	eq
 224 00a8 4FF40010 		moveq	r0, #2097152
 225              	.LVL23:
 291:../Source Files/lpc17xx_ssp.c **** 	if(SSPx == LPC_SSP0) {
 226              		.loc 1 291 0
 227 00ac 04D0     		beq	.L36
 294:../Source Files/lpc17xx_ssp.c **** 	} else if(SSPx == LPC_SSP1) {
 228              		.loc 1 294 0
 229 00ae 2148     		ldr	r0, .L38+4
 230 00b0 8442     		cmp	r4, r0
 231 00b2 3BD1     		bne	.L22
 295:../Source Files/lpc17xx_ssp.c **** 		/* Set up clock and power for SSP1 module */
 296:../Source Files/lpc17xx_ssp.c **** 		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCSSP1, ENABLE);
 232              		.loc 1 296 0
 233 00b4 4FF48060 		mov	r0, #1024
 234              	.L36:
 235 00b8 0121     		movs	r1, #1
 236              	.LVL24:
 237 00ba FFF7FEFF 		bl	CLKPWR_ConfigPPWR
 238              	.LVL25:
 297:../Source Files/lpc17xx_ssp.c **** 	} else {
 298:../Source Files/lpc17xx_ssp.c **** 		return;
 299:../Source Files/lpc17xx_ssp.c **** 	}
 300:../Source Files/lpc17xx_ssp.c **** 
 301:../Source Files/lpc17xx_ssp.c **** 	/* Configure SSP, interrupt is disable, LoopBack mode is disable,
 302:../Source Files/lpc17xx_ssp.c **** 	 * SSP is disable, Slave output is disable as default
 303:../Source Files/lpc17xx_ssp.c **** 	 */
 304:../Source Files/lpc17xx_ssp.c **** 	tmp = ((SSP_ConfigStruct->CPHA) | (SSP_ConfigStruct->CPOL) \
 239              		.loc 1 304 0
 240 00be 6968     		ldr	r1, [r5, #4]
 241 00c0 AA68     		ldr	r2, [r5, #8]
 305:../Source Files/lpc17xx_ssp.c **** 		| (SSP_ConfigStruct->FrameFormat) | (SSP_ConfigStruct->Databit))
 242              		.loc 1 305 0
 243 00c2 2E69     		ldr	r6, [r5, #16]
 244 00c4 2B68     		ldr	r3, [r5, #0]
 304:../Source Files/lpc17xx_ssp.c **** 	tmp = ((SSP_ConfigStruct->CPHA) | (SSP_ConfigStruct->CPOL) \
 245              		.loc 1 304 0
 246 00c6 0A43     		orrs	r2, r2, r1
 247              		.loc 1 305 0
 248 00c8 3243     		orrs	r2, r2, r6
 249 00ca 42EA0300 		orr	r0, r2, r3
 306:../Source Files/lpc17xx_ssp.c **** 		& SSP_CR0_BITMASK;
 307:../Source Files/lpc17xx_ssp.c **** 	// write back to SSP control register
 308:../Source Files/lpc17xx_ssp.c **** 	SSPx->CR0 = tmp;
 309:../Source Files/lpc17xx_ssp.c **** 
 310:../Source Files/lpc17xx_ssp.c **** 	tmp = SSP_ConfigStruct->Mode & SSP_CR1_BITMASK;
 250              		.loc 1 310 0
 251 00ce E968     		ldr	r1, [r5, #12]
 252              	.LBB28:
 253              	.LBB29:
 231:../Source Files/lpc17xx_ssp.c ****     if (SSPx == LPC_SSP0){
 254              		.loc 1 231 0
 255 00d0 174B     		ldr	r3, .L38
 256              	.LBE29:
 257              	.LBE28:
 304:../Source Files/lpc17xx_ssp.c **** 	tmp = ((SSP_ConfigStruct->CPHA) | (SSP_ConfigStruct->CPOL) \
 258              		.loc 1 304 0
 259 00d2 82B2     		uxth	r2, r0
 260              	.LVL26:
 261              		.loc 1 310 0
 262 00d4 01F00F06 		and	r6, r1, #15
 263              	.LVL27:
 264              	.LBB32:
 265              	.LBB30:
 232:../Source Files/lpc17xx_ssp.c ****     	ssp_clk = CLKPWR_GetPCLK (CLKPWR_PCLKSEL_SSP0);
 266              		.loc 1 232 0
 267 00d8 2A20     		movs	r0, #42
 231:../Source Files/lpc17xx_ssp.c ****     if (SSPx == LPC_SSP0){
 268              		.loc 1 231 0
 269 00da 9C42     		cmp	r4, r3
 270              	.LBE30:
 271              	.LBE32:
 308:../Source Files/lpc17xx_ssp.c **** 	SSPx->CR0 = tmp;
 272              		.loc 1 308 0
 273 00dc 2260     		str	r2, [r4, #0]
 311:../Source Files/lpc17xx_ssp.c **** 	// Write back to CR1
 312:../Source Files/lpc17xx_ssp.c **** 	SSPx->CR1 = tmp;
 274              		.loc 1 312 0
 275 00de 6660     		str	r6, [r4, #4]
 313:../Source Files/lpc17xx_ssp.c **** 
 314:../Source Files/lpc17xx_ssp.c **** 	// Set clock rate for SSP peripheral
 315:../Source Files/lpc17xx_ssp.c **** 	setSSPclock(SSPx, SSP_ConfigStruct->ClockRate);
 276              		.loc 1 315 0
 277 00e0 6E69     		ldr	r6, [r5, #20]
 278              	.LVL28:
 279              	.LBB33:
 280              	.LBB31:
 231:../Source Files/lpc17xx_ssp.c ****     if (SSPx == LPC_SSP0){
 281              		.loc 1 231 0
 282 00e2 03D0     		beq	.L37
 233:../Source Files/lpc17xx_ssp.c ****     } else if (SSPx == LPC_SSP1) {
 283              		.loc 1 233 0
 284 00e4 1348     		ldr	r0, .L38+4
 285 00e6 8442     		cmp	r4, r0
 286 00e8 20D1     		bne	.L22
 234:../Source Files/lpc17xx_ssp.c ****     	ssp_clk = CLKPWR_GetPCLK (CLKPWR_PCLKSEL_SSP1);
 287              		.loc 1 234 0
 288 00ea 1420     		movs	r0, #20
 289              	.L37:
 290 00ec FFF7FEFF 		bl	CLKPWR_GetPCLK
 291              	.LVL29:
 243:../Source Files/lpc17xx_ssp.c **** 	cmp_clk = 0xFFFFFFFF;
 292              		.loc 1 243 0
 293 00f0 4FF0FF31 		mov	r1, #-1
 242:../Source Files/lpc17xx_ssp.c **** 	cr0_div = 0;
 294              		.loc 1 242 0
 295 00f4 0022     		movs	r2, #0
 244:../Source Files/lpc17xx_ssp.c **** 	prescale = 2;
 296              		.loc 1 244 0
 297 00f6 0223     		movs	r3, #2
 298              	.LVL30:
 299              	.L35:
 245:../Source Files/lpc17xx_ssp.c **** 	while (cmp_clk > target_clock)
 300              		.loc 1 245 0
 301 00f8 B142     		cmp	r1, r6
 302 00fa 0DD9     		bls	.L34
 303              	.L32:
 247:../Source Files/lpc17xx_ssp.c **** 		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
 304              		.loc 1 247 0
 305 00fc 551C     		adds	r5, r2, #1
 306 00fe 03FB05F1 		mul	r1, r3, r5
 307              	.LVL31:
 308 0102 B0FBF1F1 		udiv	r1, r0, r1
 309              	.LVL32:
 248:../Source Files/lpc17xx_ssp.c **** 		if (cmp_clk > target_clock)
 310              		.loc 1 248 0
 311 0106 B142     		cmp	r1, r6
 312 0108 06D9     		bls	.L34
 313              	.LVL33:
 251:../Source Files/lpc17xx_ssp.c **** 			if (cr0_div > 0xFF)
 314              		.loc 1 251 0
 315 010a FF2D     		cmp	r5, #255
 316 010c 02D9     		bls	.L33
 317              	.LVL34:
 254:../Source Files/lpc17xx_ssp.c **** 				prescale += 2;
 318              		.loc 1 254 0
 319 010e 0233     		adds	r3, r3, #2
 320              	.LVL35:
 253:../Source Files/lpc17xx_ssp.c **** 				cr0_div = 0;
 321              		.loc 1 253 0
 322 0110 0022     		movs	r2, #0
 323 0112 F1E7     		b	.L35
 324              	.LVL36:
 325              	.L33:
 251:../Source Files/lpc17xx_ssp.c **** 			if (cr0_div > 0xFF)
 326              		.loc 1 251 0
 327 0114 2A46     		mov	r2, r5
 328 0116 EFE7     		b	.L35
 329              	.LVL37:
 330              	.L34:
 260:../Source Files/lpc17xx_ssp.c ****     SSPx->CR0 &= (~SSP_CR0_SCR(0xFF)) & SSP_CR0_BITMASK;
 331              		.loc 1 260 0
 332 0118 2068     		ldr	r0, [r4, #0]
 333              	.LVL38:
 261:../Source Files/lpc17xx_ssp.c ****     SSPx->CR0 |= (SSP_CR0_SCR(cr0_div)) & SSP_CR0_BITMASK;
 334              		.loc 1 261 0
 335 011a 1206     		lsls	r2, r2, #24
 336              	.LVL39:
 260:../Source Files/lpc17xx_ssp.c ****     SSPx->CR0 &= (~SSP_CR0_SCR(0xFF)) & SSP_CR0_BITMASK;
 337              		.loc 1 260 0
 338 011c C1B2     		uxtb	r1, r0
 339              	.LVL40:
 340 011e 2160     		str	r1, [r4, #0]
 261:../Source Files/lpc17xx_ssp.c ****     SSPx->CR0 |= (SSP_CR0_SCR(cr0_div)) & SSP_CR0_BITMASK;
 341              		.loc 1 261 0
 342 0120 2068     		ldr	r0, [r4, #0]
 262:../Source Files/lpc17xx_ssp.c ****     SSPx->CPSR = prescale & SSP_CPSR_BITMASK;
 343              		.loc 1 262 0
 344 0122 DBB2     		uxtb	r3, r3
 345              	.LVL41:
 261:../Source Files/lpc17xx_ssp.c ****     SSPx->CR0 |= (SSP_CR0_SCR(cr0_div)) & SSP_CR0_BITMASK;
 346              		.loc 1 261 0
 347 0124 40EA1241 		orr	r1, r0, r2, lsr #16
 348 0128 2160     		str	r1, [r4, #0]
 262:../Source Files/lpc17xx_ssp.c ****     SSPx->CPSR = prescale & SSP_CPSR_BITMASK;
 349              		.loc 1 262 0
 350 012a 2361     		str	r3, [r4, #16]
 351              	.LVL42:
 352              	.L22:
 353 012c 70BD     		pop	{r4, r5, r6, pc}
 354              	.L39:
 355 012e 00BF     		.align	2
 356              	.L38:
 357 0130 00800840 		.word	1074298880
 358 0134 00000340 		.word	1073938432
 359              	.LBE31:
 360              	.LBE33:
 361              		.cfi_endproc
 362              	.LFE60:
 364              		.align	1
 365              		.global	SSP_DeInit
 366              		.thumb
 367              		.thumb_func
 369              	SSP_DeInit:
 370              	.LFB61:
 316:../Source Files/lpc17xx_ssp.c **** }
 317:../Source Files/lpc17xx_ssp.c **** 
 318:../Source Files/lpc17xx_ssp.c **** /*********************************************************************//**
 319:../Source Files/lpc17xx_ssp.c ****  * @brief		De-initializes the SSPx peripheral registers to their
 320:../Source Files/lpc17xx_ssp.c **** *                  default reset values.
 321:../Source Files/lpc17xx_ssp.c ****  * @param[in]	SSPx	SSP peripheral selected, should be:
 322:../Source Files/lpc17xx_ssp.c ****  * 				 		- LPC_SSP0: SSP0 peripheral
 323:../Source Files/lpc17xx_ssp.c ****  * 						- LPC_SSP1: SSP1 peripheral
 324:../Source Files/lpc17xx_ssp.c ****  * @return 		None
 325:../Source Files/lpc17xx_ssp.c ****  **********************************************************************/
 326:../Source Files/lpc17xx_ssp.c **** void SSP_DeInit(LPC_SSP_TypeDef* SSPx)
 327:../Source Files/lpc17xx_ssp.c **** {
 371              		.loc 1 327 0
 372              		.cfi_startproc
 373              		@ args = 0, pretend = 0, frame = 0
 374              		@ frame_needed = 0, uses_anonymous_args = 0
 375              		@ link register save eliminated.
 376              	.LVL43:
 328:../Source Files/lpc17xx_ssp.c **** 	CHECK_PARAM(PARAM_SSPx(SSPx));
 329:../Source Files/lpc17xx_ssp.c **** 
 330:../Source Files/lpc17xx_ssp.c **** 	if (SSPx == LPC_SSP0){
 377              		.loc 1 330 0
 378 0138 074B     		ldr	r3, .L44
 379 013a 9842     		cmp	r0, r3
 331:../Source Files/lpc17xx_ssp.c **** 		/* Set up clock and power for SSP0 module */
 332:../Source Files/lpc17xx_ssp.c **** 		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCSSP0, DISABLE);
 380              		.loc 1 332 0
 381 013c 08BF     		it	eq
 382 013e 4FF40010 		moveq	r0, #2097152
 383              	.LVL44:
 330:../Source Files/lpc17xx_ssp.c **** 	if (SSPx == LPC_SSP0){
 384              		.loc 1 330 0
 385 0142 04D0     		beq	.L43
 333:../Source Files/lpc17xx_ssp.c **** 	} else if (SSPx == LPC_SSP1) {
 386              		.loc 1 333 0
 387 0144 0549     		ldr	r1, .L44+4
 388 0146 8842     		cmp	r0, r1
 389 0148 04D1     		bne	.L40
 334:../Source Files/lpc17xx_ssp.c **** 		/* Set up clock and power for SSP1 module */
 335:../Source Files/lpc17xx_ssp.c **** 		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCSSP1, DISABLE);
 390              		.loc 1 335 0
 391 014a 4FF48060 		mov	r0, #1024
 392              	.L43:
 393 014e 0021     		movs	r1, #0
 336:../Source Files/lpc17xx_ssp.c **** 	}
 337:../Source Files/lpc17xx_ssp.c **** }
 394              		.loc 1 337 0
 335:../Source Files/lpc17xx_ssp.c **** 		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCSSP1, DISABLE);
 395              		.loc 1 335 0
 396 0150 FFF7FEBF 		b	CLKPWR_ConfigPPWR
 397              	.LVL45:
 398              	.L40:
 399 0154 7047     		bx	lr
 400              	.L45:
 401 0156 00BF     		.align	2
 402              	.L44:
 403 0158 00800840 		.word	1074298880
 404 015c 00000340 		.word	1073938432
 405              		.cfi_endproc
 406              	.LFE61:
 408              		.align	1
 409              		.global	SSP_GetDataSize
 410              		.thumb
 411              		.thumb_func
 413              	SSP_GetDataSize:
 414              	.LFB62:
 338:../Source Files/lpc17xx_ssp.c **** 
 339:../Source Files/lpc17xx_ssp.c **** /*****************************************************************************//**
 340:../Source Files/lpc17xx_ssp.c **** * @brief		Get data size bit selected
 341:../Source Files/lpc17xx_ssp.c **** * @param[in]	SSPx pointer to LPC_SSP_TypeDef structure, should be:
 342:../Source Files/lpc17xx_ssp.c **** * 				- LPC_SSP0: SSP0 peripheral
 343:../Source Files/lpc17xx_ssp.c **** * 				- LPC_SSP1: SSP1 peripheral
 344:../Source Files/lpc17xx_ssp.c **** * @return		Data size, could be:
 345:../Source Files/lpc17xx_ssp.c **** *				- SSP_DATABIT_4: 4 bit transfer
 346:../Source Files/lpc17xx_ssp.c **** *				- SSP_DATABIT_5: 5 bit transfer
 347:../Source Files/lpc17xx_ssp.c **** *				...
 348:../Source Files/lpc17xx_ssp.c **** *				- SSP_DATABIT_16: 16 bit transfer
 349:../Source Files/lpc17xx_ssp.c **** *******************************************************************************/
 350:../Source Files/lpc17xx_ssp.c **** uint8_t SSP_GetDataSize(LPC_SSP_TypeDef* SSPx)
 351:../Source Files/lpc17xx_ssp.c **** {
 415              		.loc 1 351 0
 416              		.cfi_startproc
 417              		@ args = 0, pretend = 0, frame = 0
 418              		@ frame_needed = 0, uses_anonymous_args = 0
 419              		@ link register save eliminated.
 420              	.LVL46:
 352:../Source Files/lpc17xx_ssp.c **** 	CHECK_PARAM(PARAM_SSPx(SSPx));
 353:../Source Files/lpc17xx_ssp.c **** 	return (SSPx->CR0 & (0xF));
 421              		.loc 1 353 0
 422 0160 0068     		ldr	r0, [r0, #0]
 423              	.LVL47:
 354:../Source Files/lpc17xx_ssp.c **** }
 424              		.loc 1 354 0
 425 0162 00F00F00 		and	r0, r0, #15
 426 0166 7047     		bx	lr
 427              		.cfi_endproc
 428              	.LFE62:
 430              		.align	1
 431              		.global	SSP_ConfigStructInit
 432              		.thumb
 433              		.thumb_func
 435              	SSP_ConfigStructInit:
 436              	.LFB63:
 355:../Source Files/lpc17xx_ssp.c **** 
 356:../Source Files/lpc17xx_ssp.c **** /*****************************************************************************//**
 357:../Source Files/lpc17xx_ssp.c **** * @brief		Fills each SSP_InitStruct member with its default value:
 358:../Source Files/lpc17xx_ssp.c **** * 				- CPHA = SSP_CPHA_FIRST
 359:../Source Files/lpc17xx_ssp.c **** * 				- CPOL = SSP_CPOL_HI
 360:../Source Files/lpc17xx_ssp.c **** * 				- ClockRate = 1000000
 361:../Source Files/lpc17xx_ssp.c **** * 				- Databit = SSP_DATABIT_8
 362:../Source Files/lpc17xx_ssp.c **** * 				- Mode = SSP_MASTER_MODE
 363:../Source Files/lpc17xx_ssp.c **** * 				- FrameFormat = SSP_FRAME_SSP
 364:../Source Files/lpc17xx_ssp.c **** * @param[in]	SSP_InitStruct Pointer to a SSP_CFG_Type structure
 365:../Source Files/lpc17xx_ssp.c **** *                    which will be initialized.
 366:../Source Files/lpc17xx_ssp.c **** * @return		None
 367:../Source Files/lpc17xx_ssp.c **** *******************************************************************************/
 368:../Source Files/lpc17xx_ssp.c **** void SSP_ConfigStructInit(SSP_CFG_Type *SSP_InitStruct)
 369:../Source Files/lpc17xx_ssp.c **** {
 437              		.loc 1 369 0
 438              		.cfi_startproc
 439              		@ args = 0, pretend = 0, frame = 0
 440              		@ frame_needed = 0, uses_anonymous_args = 0
 441              		@ link register save eliminated.
 442              	.LVL48:
 370:../Source Files/lpc17xx_ssp.c **** 	SSP_InitStruct->CPHA = SSP_CPHA_FIRST;
 371:../Source Files/lpc17xx_ssp.c **** 	SSP_InitStruct->CPOL = SSP_CPOL_HI;
 372:../Source Files/lpc17xx_ssp.c **** 	SSP_InitStruct->ClockRate = 3000000;
 443              		.loc 1 372 0
 444 0168 044A     		ldr	r2, .L48
 370:../Source Files/lpc17xx_ssp.c **** 	SSP_InitStruct->CPHA = SSP_CPHA_FIRST;
 445              		.loc 1 370 0
 446 016a 0023     		movs	r3, #0
 373:../Source Files/lpc17xx_ssp.c **** 	SSP_InitStruct->Databit = SSP_DATABIT_8;
 447              		.loc 1 373 0
 448 016c 0721     		movs	r1, #7
 370:../Source Files/lpc17xx_ssp.c **** 	SSP_InitStruct->CPHA = SSP_CPHA_FIRST;
 449              		.loc 1 370 0
 450 016e 4360     		str	r3, [r0, #4]
 371:../Source Files/lpc17xx_ssp.c **** 	SSP_InitStruct->CPOL = SSP_CPOL_HI;
 451              		.loc 1 371 0
 452 0170 8360     		str	r3, [r0, #8]
 372:../Source Files/lpc17xx_ssp.c **** 	SSP_InitStruct->ClockRate = 3000000;
 453              		.loc 1 372 0
 454 0172 4261     		str	r2, [r0, #20]
 455              		.loc 1 373 0
 456 0174 0160     		str	r1, [r0, #0]
 374:../Source Files/lpc17xx_ssp.c **** 	SSP_InitStruct->Mode = SSP_MASTER_MODE;
 457              		.loc 1 374 0
 458 0176 C360     		str	r3, [r0, #12]
 375:../Source Files/lpc17xx_ssp.c **** 	SSP_InitStruct->FrameFormat = SSP_FRAME_SPI;
 459              		.loc 1 375 0
 460 0178 0361     		str	r3, [r0, #16]
 461 017a 7047     		bx	lr
 462              	.L49:
 463              		.align	2
 464              	.L48:
 465 017c C0C62D00 		.word	3000000
 466              		.cfi_endproc
 467              	.LFE63:
 469              		.align	1
 470              		.global	SSP_Config
 471              		.thumb
 472              		.thumb_func
 474              	SSP_Config:
 475              	.LFB58:
 133:../Source Files/lpc17xx_ssp.c **** {
 476              		.loc 1 133 0
 477              		.cfi_startproc
 478              		@ args = 0, pretend = 0, frame = 32
 479              		@ frame_needed = 0, uses_anonymous_args = 0
 480              	.LVL49:
 481 0180 70B5     		push	{r4, r5, r6, lr}
 482              	.LCFI2:
 483              		.cfi_def_cfa_offset 16
 484              		.cfi_offset 4, -16
 485              		.cfi_offset 5, -12
 486              		.cfi_offset 6, -8
 487              		.cfi_offset 14, -4
 140:../Source Files/lpc17xx_ssp.c **** 	if(SSPx == LPC_SSP0)
 488              		.loc 1 140 0
 489 0182 394B     		ldr	r3, .L53
 133:../Source Files/lpc17xx_ssp.c **** {
 490              		.loc 1 133 0
 491 0184 88B0     		sub	sp, sp, #32
 492              	.LCFI3:
 493              		.cfi_def_cfa_offset 48
 140:../Source Files/lpc17xx_ssp.c **** 	if(SSPx == LPC_SSP0)
 494              		.loc 1 140 0
 495 0186 9842     		cmp	r0, r3
 133:../Source Files/lpc17xx_ssp.c **** {
 496              		.loc 1 133 0
 497 0188 0446     		mov	r4, r0
 140:../Source Files/lpc17xx_ssp.c **** 	if(SSPx == LPC_SSP0)
 498              		.loc 1 140 0
 499 018a 2BD1     		bne	.L51
 149:../Source Files/lpc17xx_ssp.c **** 		PinCfg.Funcnum = 2;
 500              		.loc 1 149 0
 501 018c 0225     		movs	r5, #2
 153:../Source Files/lpc17xx_ssp.c **** 		PinCfg.Pinnum = 15;
 502              		.loc 1 153 0
 503 018e 0F20     		movs	r0, #15
 504              	.LVL50:
 149:../Source Files/lpc17xx_ssp.c **** 		PinCfg.Funcnum = 2;
 505              		.loc 1 149 0
 506 0190 8DF80250 		strb	r5, [sp, #2]
 153:../Source Files/lpc17xx_ssp.c **** 		PinCfg.Pinnum = 15;
 507              		.loc 1 153 0
 508 0194 8DF80100 		strb	r0, [sp, #1]
 150:../Source Files/lpc17xx_ssp.c **** 		PinCfg.OpenDrain = 0;
 509              		.loc 1 150 0
 510 0198 0025     		movs	r5, #0
 154:../Source Files/lpc17xx_ssp.c **** 		PINSEL_ConfigPin(&PinCfg);
 511              		.loc 1 154 0
 512 019a 6846     		mov	r0, sp
 150:../Source Files/lpc17xx_ssp.c **** 		PinCfg.OpenDrain = 0;
 513              		.loc 1 150 0
 514 019c 8DF80450 		strb	r5, [sp, #4]
 151:../Source Files/lpc17xx_ssp.c **** 		PinCfg.Pinmode = 0;
 515              		.loc 1 151 0
 516 01a0 8DF80350 		strb	r5, [sp, #3]
 152:../Source Files/lpc17xx_ssp.c **** 		PinCfg.Portnum = 0;
 517              		.loc 1 152 0
 518 01a4 8DF80050 		strb	r5, [sp, #0]
 154:../Source Files/lpc17xx_ssp.c **** 		PINSEL_ConfigPin(&PinCfg);
 519              		.loc 1 154 0
 520 01a8 FFF7FEFF 		bl	PINSEL_ConfigPin
 521              	.LVL51:
 155:../Source Files/lpc17xx_ssp.c **** 		PinCfg.Pinnum = 17;
 522              		.loc 1 155 0
 523 01ac 1121     		movs	r1, #17
 156:../Source Files/lpc17xx_ssp.c **** 		PINSEL_ConfigPin(&PinCfg);
 524              		.loc 1 156 0
 525 01ae 6846     		mov	r0, sp
 155:../Source Files/lpc17xx_ssp.c **** 		PinCfg.Pinnum = 17;
 526              		.loc 1 155 0
 527 01b0 8DF80110 		strb	r1, [sp, #1]
 156:../Source Files/lpc17xx_ssp.c **** 		PINSEL_ConfigPin(&PinCfg);
 528              		.loc 1 156 0
 529 01b4 FFF7FEFF 		bl	PINSEL_ConfigPin
 530              	.LVL52:
 157:../Source Files/lpc17xx_ssp.c **** 		PinCfg.Pinnum = 18;
 531              		.loc 1 157 0
 532 01b8 1222     		movs	r2, #18
 158:../Source Files/lpc17xx_ssp.c **** 		PINSEL_ConfigPin(&PinCfg);
 533              		.loc 1 158 0
 534 01ba 6846     		mov	r0, sp
 157:../Source Files/lpc17xx_ssp.c **** 		PinCfg.Pinnum = 18;
 535              		.loc 1 157 0
 536 01bc 8DF80120 		strb	r2, [sp, #1]
 158:../Source Files/lpc17xx_ssp.c **** 		PINSEL_ConfigPin(&PinCfg);
 537              		.loc 1 158 0
 538 01c0 FFF7FEFF 		bl	PINSEL_ConfigPin
 539              	.LVL53:
 159:../Source Files/lpc17xx_ssp.c **** 		PinCfg.Pinnum = 16;
 540              		.loc 1 159 0
 541 01c4 1023     		movs	r3, #16
 161:../Source Files/lpc17xx_ssp.c **** 		PINSEL_ConfigPin(&PinCfg);
 542              		.loc 1 161 0
 543 01c6 6846     		mov	r0, sp
 159:../Source Files/lpc17xx_ssp.c **** 		PinCfg.Pinnum = 16;
 544              		.loc 1 159 0
 545 01c8 8DF80130 		strb	r3, [sp, #1]
 160:../Source Files/lpc17xx_ssp.c **** 		PinCfg.Funcnum = 0;
 546              		.loc 1 160 0
 547 01cc 8DF80250 		strb	r5, [sp, #2]
 161:../Source Files/lpc17xx_ssp.c **** 		PINSEL_ConfigPin(&PinCfg);
 548              		.loc 1 161 0
 549 01d0 FFF7FEFF 		bl	PINSEL_ConfigPin
 550              	.LVL54:
 164:../Source Files/lpc17xx_ssp.c **** 		SSP_ConfigStructInit(&SSP_ConfigStruct);
 551              		.loc 1 164 0
 552 01d4 02A8     		add	r0, sp, #8
 553 01d6 FFF7FEFF 		bl	SSP_ConfigStructInit
 554              	.LVL55:
 166:../Source Files/lpc17xx_ssp.c **** 		SSP_ConfigStruct.ClockRate = 3000000;
 555              		.loc 1 166 0
 556 01da 2448     		ldr	r0, .L53+4
 167:../Source Files/lpc17xx_ssp.c **** 		SSP_ConfigStruct.Databit = SSP_DATABIT_8;
 557              		.loc 1 167 0
 558 01dc 0721     		movs	r1, #7
 166:../Source Files/lpc17xx_ssp.c **** 		SSP_ConfigStruct.ClockRate = 3000000;
 559              		.loc 1 166 0
 560 01de 0790     		str	r0, [sp, #28]
 167:../Source Files/lpc17xx_ssp.c **** 		SSP_ConfigStruct.Databit = SSP_DATABIT_8;
 561              		.loc 1 167 0
 562 01e0 0291     		str	r1, [sp, #8]
 563 01e2 32E0     		b	.L52
 564              	.LVL56:
 565              	.L51:
 169:../Source Files/lpc17xx_ssp.c **** 	else if(SSPx == LPC_SSP1)
 566              		.loc 1 169 0
 567 01e4 2248     		ldr	r0, .L53+8
 568              	.LVL57:
 569 01e6 8442     		cmp	r4, r0
 570 01e8 2FD1     		bne	.L52
 178:../Source Files/lpc17xx_ssp.c **** 		PinCfg.Funcnum = 2;
 571              		.loc 1 178 0
 572 01ea 0221     		movs	r1, #2
 179:../Source Files/lpc17xx_ssp.c **** 		PinCfg.OpenDrain = 0;
 573              		.loc 1 179 0
 574 01ec 0025     		movs	r5, #0
 182:../Source Files/lpc17xx_ssp.c **** 		PinCfg.Pinnum = 7;
 575              		.loc 1 182 0
 576 01ee 0726     		movs	r6, #7
 183:../Source Files/lpc17xx_ssp.c **** 		PINSEL_ConfigPin(&PinCfg);
 577              		.loc 1 183 0
 578 01f0 6846     		mov	r0, sp
 178:../Source Files/lpc17xx_ssp.c **** 		PinCfg.Funcnum = 2;
 579              		.loc 1 178 0
 580 01f2 8DF80210 		strb	r1, [sp, #2]
 179:../Source Files/lpc17xx_ssp.c **** 		PinCfg.OpenDrain = 0;
 581              		.loc 1 179 0
 582 01f6 8DF80450 		strb	r5, [sp, #4]
 180:../Source Files/lpc17xx_ssp.c **** 		PinCfg.Pinmode = 0;
 583              		.loc 1 180 0
 584 01fa 8DF80350 		strb	r5, [sp, #3]
 181:../Source Files/lpc17xx_ssp.c **** 		PinCfg.Portnum = 0;
 585              		.loc 1 181 0
 586 01fe 8DF80050 		strb	r5, [sp, #0]
 182:../Source Files/lpc17xx_ssp.c **** 		PinCfg.Pinnum = 7;
 587              		.loc 1 182 0
 588 0202 8DF80160 		strb	r6, [sp, #1]
 183:../Source Files/lpc17xx_ssp.c **** 		PINSEL_ConfigPin(&PinCfg);
 589              		.loc 1 183 0
 590 0206 FFF7FEFF 		bl	PINSEL_ConfigPin
 591              	.LVL58:
 184:../Source Files/lpc17xx_ssp.c **** 		PinCfg.Pinnum = 8;
 592              		.loc 1 184 0
 593 020a 0822     		movs	r2, #8
 185:../Source Files/lpc17xx_ssp.c **** 		PINSEL_ConfigPin(&PinCfg);
 594              		.loc 1 185 0
 595 020c 6846     		mov	r0, sp
 184:../Source Files/lpc17xx_ssp.c **** 		PinCfg.Pinnum = 8;
 596              		.loc 1 184 0
 597 020e 8DF80120 		strb	r2, [sp, #1]
 185:../Source Files/lpc17xx_ssp.c **** 		PINSEL_ConfigPin(&PinCfg);
 598              		.loc 1 185 0
 599 0212 FFF7FEFF 		bl	PINSEL_ConfigPin
 600              	.LVL59:
 186:../Source Files/lpc17xx_ssp.c **** 		PinCfg.Pinnum = 9;
 601              		.loc 1 186 0
 602 0216 0923     		movs	r3, #9
 187:../Source Files/lpc17xx_ssp.c **** 		PINSEL_ConfigPin(&PinCfg);
 603              		.loc 1 187 0
 604 0218 6846     		mov	r0, sp
 186:../Source Files/lpc17xx_ssp.c **** 		PinCfg.Pinnum = 9;
 605              		.loc 1 186 0
 606 021a 8DF80130 		strb	r3, [sp, #1]
 187:../Source Files/lpc17xx_ssp.c **** 		PINSEL_ConfigPin(&PinCfg);
 607              		.loc 1 187 0
 608 021e FFF7FEFF 		bl	PINSEL_ConfigPin
 609              	.LVL60:
 188:../Source Files/lpc17xx_ssp.c **** 		PinCfg.Pinnum = 6;
 610              		.loc 1 188 0
 611 0222 0620     		movs	r0, #6
 612 0224 8DF80100 		strb	r0, [sp, #1]
 190:../Source Files/lpc17xx_ssp.c **** 		PINSEL_ConfigPin(&PinCfg);
 613              		.loc 1 190 0
 614 0228 6846     		mov	r0, sp
 189:../Source Files/lpc17xx_ssp.c **** 		PinCfg.Funcnum = 0;
 615              		.loc 1 189 0
 616 022a 8DF80250 		strb	r5, [sp, #2]
 190:../Source Files/lpc17xx_ssp.c **** 		PINSEL_ConfigPin(&PinCfg);
 617              		.loc 1 190 0
 618 022e FFF7FEFF 		bl	PINSEL_ConfigPin
 619              	.LVL61:
 193:../Source Files/lpc17xx_ssp.c **** 		SSP_ConfigStructInit(&SSP_ConfigStruct);
 620              		.loc 1 193 0
 621 0232 02A8     		add	r0, sp, #8
 622 0234 FFF7FEFF 		bl	SSP_ConfigStructInit
 623              	.LVL62:
 197:../Source Files/lpc17xx_ssp.c **** 		SSP_ConfigStruct.ClockRate = 15000000;
 624              		.loc 1 197 0
 625 0238 0E4B     		ldr	r3, .L53+12
 195:../Source Files/lpc17xx_ssp.c **** 		SSP_ConfigStruct.CPHA = SSP_CPHA_SECOND;
 626              		.loc 1 195 0
 627 023a 8021     		movs	r1, #128
 196:../Source Files/lpc17xx_ssp.c **** 		SSP_ConfigStruct.CPOL = SSP_CPOL_LO;
 628              		.loc 1 196 0
 629 023c 4022     		movs	r2, #64
 195:../Source Files/lpc17xx_ssp.c **** 		SSP_ConfigStruct.CPHA = SSP_CPHA_SECOND;
 630              		.loc 1 195 0
 631 023e 0391     		str	r1, [sp, #12]
 196:../Source Files/lpc17xx_ssp.c **** 		SSP_ConfigStruct.CPOL = SSP_CPOL_LO;
 632              		.loc 1 196 0
 633 0240 0492     		str	r2, [sp, #16]
 197:../Source Files/lpc17xx_ssp.c **** 		SSP_ConfigStruct.ClockRate = 15000000;
 634              		.loc 1 197 0
 635 0242 0793     		str	r3, [sp, #28]
 198:../Source Files/lpc17xx_ssp.c **** 		SSP_ConfigStruct.Databit = SSP_DATABIT_8;
 636              		.loc 1 198 0
 637 0244 0296     		str	r6, [sp, #8]
 199:../Source Files/lpc17xx_ssp.c **** 		SSP_ConfigStruct.Mode = SSP_MASTER_MODE;
 638              		.loc 1 199 0
 639 0246 0595     		str	r5, [sp, #20]
 200:../Source Files/lpc17xx_ssp.c **** 		SSP_ConfigStruct.FrameFormat = SSP_FRAME_SPI;
 640              		.loc 1 200 0
 641 0248 0695     		str	r5, [sp, #24]
 642              	.L52:
 204:../Source Files/lpc17xx_ssp.c **** 	SSP_Init(SSPx, &SSP_ConfigStruct);
 643              		.loc 1 204 0
 644 024a 2046     		mov	r0, r4
 645 024c 02A9     		add	r1, sp, #8
 646 024e FFF7FEFF 		bl	SSP_Init
 647              	.LVL63:
 206:../Source Files/lpc17xx_ssp.c **** 	CS_Init1(SSPx);     // Chip Select Init
 648              		.loc 1 206 0
 649 0252 2046     		mov	r0, r4
 650 0254 FFF7FEFF 		bl	CS_Init1
 651              	.LVL64:
 652              	.LBB36:
 653              	.LBB37:
 376:../Source Files/lpc17xx_ssp.c **** }
 377:../Source Files/lpc17xx_ssp.c **** 
 378:../Source Files/lpc17xx_ssp.c **** 
 379:../Source Files/lpc17xx_ssp.c **** /*********************************************************************//**
 380:../Source Files/lpc17xx_ssp.c ****  * @brief		Enable or disable SSP peripheral's operation
 381:../Source Files/lpc17xx_ssp.c ****  * @param[in]	SSPx	SSP peripheral, should be:
 382:../Source Files/lpc17xx_ssp.c ****  * 				- LPC_SSP0: SSP0 peripheral
 383:../Source Files/lpc17xx_ssp.c ****  * 				- LPC_SSP1: SSP1 peripheral
 384:../Source Files/lpc17xx_ssp.c ****  * @param[in]	NewState New State of SSPx peripheral's operation
 385:../Source Files/lpc17xx_ssp.c ****  * @return 		none
 386:../Source Files/lpc17xx_ssp.c ****  **********************************************************************/
 387:../Source Files/lpc17xx_ssp.c **** void SSP_Cmd(LPC_SSP_TypeDef* SSPx, FunctionalState NewState)
 388:../Source Files/lpc17xx_ssp.c **** {
 389:../Source Files/lpc17xx_ssp.c **** 	CHECK_PARAM(PARAM_SSPx(SSPx));
 390:../Source Files/lpc17xx_ssp.c **** 	CHECK_PARAM(PARAM_FUNCTIONALSTATE(NewState));
 391:../Source Files/lpc17xx_ssp.c **** 
 392:../Source Files/lpc17xx_ssp.c **** 	if (NewState == ENABLE)
 393:../Source Files/lpc17xx_ssp.c **** 	{
 394:../Source Files/lpc17xx_ssp.c **** 		SSPx->CR1 |= SSP_CR1_SSP_EN;
 654              		.loc 1 394 0
 655 0258 6268     		ldr	r2, [r4, #4]
 656 025a 42F00203 		orr	r3, r2, #2
 657 025e 6360     		str	r3, [r4, #4]
 658              	.LBE37:
 659              	.LBE36:
 211:../Source Files/lpc17xx_ssp.c **** 	Buffer_Init1(); // Empty Buffer
 660              		.loc 1 211 0
 661 0260 FFF7FEFF 		bl	Buffer_Init1
 662              	.LVL65:
 212:../Source Files/lpc17xx_ssp.c **** }
 663              		.loc 1 212 0
 664 0264 08B0     		add	sp, sp, #32
 665 0266 70BD     		pop	{r4, r5, r6, pc}
 666              	.L54:
 667              		.align	2
 668              	.L53:
 669 0268 00800840 		.word	1074298880
 670 026c C0C62D00 		.word	3000000
 671 0270 00000340 		.word	1073938432
 672 0274 C0E1E400 		.word	15000000
 673              		.cfi_endproc
 674              	.LFE58:
 676              		.align	1
 677              		.global	SSP_Cmd
 678              		.thumb
 679              		.thumb_func
 681              	SSP_Cmd:
 682              	.LFB64:
 388:../Source Files/lpc17xx_ssp.c **** {
 683              		.loc 1 388 0
 684              		.cfi_startproc
 685              		@ args = 0, pretend = 0, frame = 0
 686              		@ frame_needed = 0, uses_anonymous_args = 0
 687              		@ link register save eliminated.
 688              	.LVL66:
 689              		.loc 1 394 0
 690 0278 4368     		ldr	r3, [r0, #4]
 392:../Source Files/lpc17xx_ssp.c **** 	if (NewState == ENABLE)
 691              		.loc 1 392 0
 692 027a 0129     		cmp	r1, #1
 693              		.loc 1 394 0
 694 027c 0CBF     		ite	eq
 695 027e 43F00203 		orreq	r3, r3, #2
 395:../Source Files/lpc17xx_ssp.c **** 	}
 396:../Source Files/lpc17xx_ssp.c **** 	else
 397:../Source Files/lpc17xx_ssp.c **** 	{
 398:../Source Files/lpc17xx_ssp.c **** 		SSPx->CR1 &= (~SSP_CR1_SSP_EN) & SSP_CR1_BITMASK;
 696              		.loc 1 398 0
 697 0282 03F00D03 		andne	r3, r3, #13
 698 0286 4360     		str	r3, [r0, #4]
 699 0288 7047     		bx	lr
 700              		.cfi_endproc
 701              	.LFE64:
 703              		.align	1
 704              		.global	SSP_LoopBackCmd
 705              		.thumb
 706              		.thumb_func
 708              	SSP_LoopBackCmd:
 709              	.LFB65:
 399:../Source Files/lpc17xx_ssp.c **** 	}
 400:../Source Files/lpc17xx_ssp.c **** }
 401:../Source Files/lpc17xx_ssp.c **** 
 402:../Source Files/lpc17xx_ssp.c **** /*********************************************************************//**
 403:../Source Files/lpc17xx_ssp.c ****  * @brief		Enable or disable Loop Back mode function in SSP peripheral
 404:../Source Files/lpc17xx_ssp.c ****  * @param[in]	SSPx	SSP peripheral selected, should be:
 405:../Source Files/lpc17xx_ssp.c ****  *  					- LPC_SSP0: SSP0 peripheral
 406:../Source Files/lpc17xx_ssp.c ****  * 						- LPC_SSP1: SSP1 peripheral
 407:../Source Files/lpc17xx_ssp.c ****  * @param[in]	NewState	New State of Loop Back mode, should be:
 408:../Source Files/lpc17xx_ssp.c ****  * 							- ENABLE: Enable this function
 409:../Source Files/lpc17xx_ssp.c ****  * 							- DISABLE: Disable this function
 410:../Source Files/lpc17xx_ssp.c ****  * @return 		None
 411:../Source Files/lpc17xx_ssp.c ****  **********************************************************************/
 412:../Source Files/lpc17xx_ssp.c **** void SSP_LoopBackCmd(LPC_SSP_TypeDef* SSPx, FunctionalState NewState)
 413:../Source Files/lpc17xx_ssp.c **** {
 710              		.loc 1 413 0
 711              		.cfi_startproc
 712              		@ args = 0, pretend = 0, frame = 0
 713              		@ frame_needed = 0, uses_anonymous_args = 0
 714              		@ link register save eliminated.
 715              	.LVL67:
 414:../Source Files/lpc17xx_ssp.c **** 	CHECK_PARAM(PARAM_SSPx(SSPx));
 415:../Source Files/lpc17xx_ssp.c **** 	CHECK_PARAM(PARAM_FUNCTIONALSTATE(NewState));
 416:../Source Files/lpc17xx_ssp.c **** 
 417:../Source Files/lpc17xx_ssp.c **** 	if (NewState == ENABLE)
 418:../Source Files/lpc17xx_ssp.c **** 	{
 419:../Source Files/lpc17xx_ssp.c **** 		SSPx->CR1 |= SSP_CR1_LBM_EN;
 716              		.loc 1 419 0
 717 028a 4368     		ldr	r3, [r0, #4]
 417:../Source Files/lpc17xx_ssp.c **** 	if (NewState == ENABLE)
 718              		.loc 1 417 0
 719 028c 0129     		cmp	r1, #1
 720              		.loc 1 419 0
 721 028e 0CBF     		ite	eq
 722 0290 43F00103 		orreq	r3, r3, #1
 420:../Source Files/lpc17xx_ssp.c **** 	}
 421:../Source Files/lpc17xx_ssp.c **** 	else
 422:../Source Files/lpc17xx_ssp.c **** 	{
 423:../Source Files/lpc17xx_ssp.c **** 		SSPx->CR1 &= (~SSP_CR1_LBM_EN) & SSP_CR1_BITMASK;
 723              		.loc 1 423 0
 724 0294 03F00E03 		andne	r3, r3, #14
 725 0298 4360     		str	r3, [r0, #4]
 726 029a 7047     		bx	lr
 727              		.cfi_endproc
 728              	.LFE65:
 730              		.align	1
 731              		.global	SSP_SlaveOutputCmd
 732              		.thumb
 733              		.thumb_func
 735              	SSP_SlaveOutputCmd:
 736              	.LFB66:
 424:../Source Files/lpc17xx_ssp.c **** 	}
 425:../Source Files/lpc17xx_ssp.c **** }
 426:../Source Files/lpc17xx_ssp.c **** 
 427:../Source Files/lpc17xx_ssp.c **** /*********************************************************************//**
 428:../Source Files/lpc17xx_ssp.c ****  * @brief		Enable or disable Slave Output function in SSP peripheral
 429:../Source Files/lpc17xx_ssp.c ****  * @param[in]	SSPx	SSP peripheral selected, should be:
 430:../Source Files/lpc17xx_ssp.c ****  * 						- LPC_SSP0: SSP0 peripheral
 431:../Source Files/lpc17xx_ssp.c ****  * 						- LPC_SSP1: SSP1 peripheral
 432:../Source Files/lpc17xx_ssp.c ****  * @param[in]	NewState	New State of Slave Output function, should be:
 433:../Source Files/lpc17xx_ssp.c ****  * 							- ENABLE: Slave Output in normal operation
 434:../Source Files/lpc17xx_ssp.c ****  * 							- DISABLE: Slave Output is disabled. This blocks
 435:../Source Files/lpc17xx_ssp.c ****  * 							SSP controller from driving the transmit data
 436:../Source Files/lpc17xx_ssp.c ****  * 							line (MISO)
 437:../Source Files/lpc17xx_ssp.c ****  * Note: 		This function is available when SSP peripheral in Slave mode
 438:../Source Files/lpc17xx_ssp.c ****  * @return 		None
 439:../Source Files/lpc17xx_ssp.c ****  **********************************************************************/
 440:../Source Files/lpc17xx_ssp.c **** void SSP_SlaveOutputCmd(LPC_SSP_TypeDef* SSPx, FunctionalState NewState)
 441:../Source Files/lpc17xx_ssp.c **** {
 737              		.loc 1 441 0
 738              		.cfi_startproc
 739              		@ args = 0, pretend = 0, frame = 0
 740              		@ frame_needed = 0, uses_anonymous_args = 0
 741              		@ link register save eliminated.
 742              	.LVL68:
 442:../Source Files/lpc17xx_ssp.c **** 	CHECK_PARAM(PARAM_SSPx(SSPx));
 443:../Source Files/lpc17xx_ssp.c **** 	CHECK_PARAM(PARAM_FUNCTIONALSTATE(NewState));
 444:../Source Files/lpc17xx_ssp.c **** 
 445:../Source Files/lpc17xx_ssp.c **** 	if (NewState == ENABLE)
 446:../Source Files/lpc17xx_ssp.c **** 	{
 447:../Source Files/lpc17xx_ssp.c **** 		SSPx->CR1 &= (~SSP_CR1_SO_DISABLE) & SSP_CR1_BITMASK;
 743              		.loc 1 447 0
 744 029c 4368     		ldr	r3, [r0, #4]
 445:../Source Files/lpc17xx_ssp.c **** 	if (NewState == ENABLE)
 745              		.loc 1 445 0
 746 029e 0129     		cmp	r1, #1
 747              		.loc 1 447 0
 748 02a0 0CBF     		ite	eq
 749 02a2 03F00703 		andeq	r3, r3, #7
 448:../Source Files/lpc17xx_ssp.c **** 	}
 449:../Source Files/lpc17xx_ssp.c **** 	else
 450:../Source Files/lpc17xx_ssp.c **** 	{
 451:../Source Files/lpc17xx_ssp.c **** 		SSPx->CR1 |= SSP_CR1_SO_DISABLE;
 750              		.loc 1 451 0
 751 02a6 43F00803 		orrne	r3, r3, #8
 752 02aa 4360     		str	r3, [r0, #4]
 753 02ac 7047     		bx	lr
 754              		.cfi_endproc
 755              	.LFE66:
 757              		.align	1
 758              		.global	SSP_SendData
 759              		.thumb
 760              		.thumb_func
 762              	SSP_SendData:
 763              	.LFB67:
 452:../Source Files/lpc17xx_ssp.c **** 	}
 453:../Source Files/lpc17xx_ssp.c **** }
 454:../Source Files/lpc17xx_ssp.c **** 
 455:../Source Files/lpc17xx_ssp.c **** 
 456:../Source Files/lpc17xx_ssp.c **** 
 457:../Source Files/lpc17xx_ssp.c **** /*********************************************************************//**
 458:../Source Files/lpc17xx_ssp.c ****  * @brief		Transmit a single data through SSPx peripheral
 459:../Source Files/lpc17xx_ssp.c ****  * @param[in]	SSPx	SSP peripheral selected, should be:
 460:../Source Files/lpc17xx_ssp.c ****  * 						- LPC_SSP0: SSP0 peripheral
 461:../Source Files/lpc17xx_ssp.c ****  * 						- LPC_SSP1: SSP1 peripheral
 462:../Source Files/lpc17xx_ssp.c ****  * @param[in]	Data	Data to transmit (must be 16 or 8-bit long,
 463:../Source Files/lpc17xx_ssp.c ****  * 						this depend on SSP data bit number configured)
 464:../Source Files/lpc17xx_ssp.c ****  * @return 		none
 465:../Source Files/lpc17xx_ssp.c ****  **********************************************************************/
 466:../Source Files/lpc17xx_ssp.c **** void SSP_SendData(LPC_SSP_TypeDef* SSPx, uint16_t Data)
 467:../Source Files/lpc17xx_ssp.c **** {
 764              		.loc 1 467 0
 765              		.cfi_startproc
 766              		@ args = 0, pretend = 0, frame = 0
 767              		@ frame_needed = 0, uses_anonymous_args = 0
 768              		@ link register save eliminated.
 769              	.LVL69:
 468:../Source Files/lpc17xx_ssp.c **** 	CHECK_PARAM(PARAM_SSPx(SSPx));
 469:../Source Files/lpc17xx_ssp.c **** 
 470:../Source Files/lpc17xx_ssp.c **** 	SSPx->DR = SSP_DR_BITMASK(Data);
 770              		.loc 1 470 0
 771 02ae 8160     		str	r1, [r0, #8]
 772 02b0 7047     		bx	lr
 773              		.cfi_endproc
 774              	.LFE67:
 776              		.align	1
 777              		.global	SSP_ReceiveData
 778              		.thumb
 779              		.thumb_func
 781              	SSP_ReceiveData:
 782              	.LFB68:
 471:../Source Files/lpc17xx_ssp.c **** }
 472:../Source Files/lpc17xx_ssp.c **** 
 473:../Source Files/lpc17xx_ssp.c **** 
 474:../Source Files/lpc17xx_ssp.c **** 
 475:../Source Files/lpc17xx_ssp.c **** /*********************************************************************//**
 476:../Source Files/lpc17xx_ssp.c ****  * @brief		Receive a single data from SSPx peripheral
 477:../Source Files/lpc17xx_ssp.c ****  * @param[in]	SSPx	SSP peripheral selected, should be
 478:../Source Files/lpc17xx_ssp.c ****  * 						- LPC_SSP0: SSP0 peripheral
 479:../Source Files/lpc17xx_ssp.c ****  * 						- LPC_SSP1: SSP1 peripheral
 480:../Source Files/lpc17xx_ssp.c ****  * @return 		Data received (16-bit long)
 481:../Source Files/lpc17xx_ssp.c ****  **********************************************************************/
 482:../Source Files/lpc17xx_ssp.c **** uint16_t SSP_ReceiveData(LPC_SSP_TypeDef* SSPx)
 483:../Source Files/lpc17xx_ssp.c **** {
 783              		.loc 1 483 0
 784              		.cfi_startproc
 785              		@ args = 0, pretend = 0, frame = 0
 786              		@ frame_needed = 0, uses_anonymous_args = 0
 787              		@ link register save eliminated.
 788              	.LVL70:
 484:../Source Files/lpc17xx_ssp.c **** 	CHECK_PARAM(PARAM_SSPx(SSPx));
 485:../Source Files/lpc17xx_ssp.c **** 
 486:../Source Files/lpc17xx_ssp.c **** 	return ((uint16_t) (SSP_DR_BITMASK(SSPx->DR)));
 789              		.loc 1 486 0
 790 02b2 8068     		ldr	r0, [r0, #8]
 791              	.LVL71:
 487:../Source Files/lpc17xx_ssp.c **** }
 792              		.loc 1 487 0
 793 02b4 80B2     		uxth	r0, r0
 794 02b6 7047     		bx	lr
 795              		.cfi_endproc
 796              	.LFE68:
 798              		.align	1
 799              		.global	SSP_ReadWrite
 800              		.thumb
 801              		.thumb_func
 803              	SSP_ReadWrite:
 804              	.LFB69:
 488:../Source Files/lpc17xx_ssp.c **** 
 489:../Source Files/lpc17xx_ssp.c **** /*********************************************************************//**
 490:../Source Files/lpc17xx_ssp.c ****  * @brief 		SSP Read write data function
 491:../Source Files/lpc17xx_ssp.c ****  * @param[in]	SSPx 	Pointer to SSP peripheral, should be
 492:../Source Files/lpc17xx_ssp.c ****  * 						- LPC_SSP0: SSP0 peripheral
 493:../Source Files/lpc17xx_ssp.c ****  * 						- LPC_SSP1: SSP1 peripheral
 494:../Source Files/lpc17xx_ssp.c ****  * @param[in]	dataCfg	Pointer to a SSP_DATA_SETUP_Type structure that
 495:../Source Files/lpc17xx_ssp.c ****  * 						contains specified information about transmit
 496:../Source Files/lpc17xx_ssp.c ****  * 						data configuration.
 497:../Source Files/lpc17xx_ssp.c ****  * @param[in]	xfType	Transfer type, should be:
 498:../Source Files/lpc17xx_ssp.c ****  * 						- SSP_TRANSFER_POLLING: Polling mode
 499:../Source Files/lpc17xx_ssp.c ****  * 						- SSP_TRANSFER_INTERRUPT: Interrupt mode
 500:../Source Files/lpc17xx_ssp.c ****  * @return 		Actual Data length has been transferred in polling mode.
 501:../Source Files/lpc17xx_ssp.c ****  * 				In interrupt mode, always return (0)
 502:../Source Files/lpc17xx_ssp.c ****  * 				Return (-1) if error.
 503:../Source Files/lpc17xx_ssp.c ****  * Note: This function can be used in both master and slave mode.
 504:../Source Files/lpc17xx_ssp.c ****  ***********************************************************************/
 505:../Source Files/lpc17xx_ssp.c **** int32_t SSP_ReadWrite (LPC_SSP_TypeDef *SSPx, SSP_DATA_SETUP_Type *dataCfg, \
 506:../Source Files/lpc17xx_ssp.c **** 						SSP_TRANSFER_Type xfType)
 507:../Source Files/lpc17xx_ssp.c **** {
 805              		.loc 1 507 0
 806              		.cfi_startproc
 807              		@ args = 0, pretend = 0, frame = 0
 808              		@ frame_needed = 0, uses_anonymous_args = 0
 809              	.LVL72:
 508:../Source Files/lpc17xx_ssp.c **** 	uint8_t *rdata8;
 509:../Source Files/lpc17xx_ssp.c ****     uint8_t *wdata8;
 510:../Source Files/lpc17xx_ssp.c **** 	uint16_t *rdata16;
 511:../Source Files/lpc17xx_ssp.c ****     uint16_t *wdata16;
 512:../Source Files/lpc17xx_ssp.c ****     uint32_t stat;
 513:../Source Files/lpc17xx_ssp.c ****     uint32_t tmp;
 514:../Source Files/lpc17xx_ssp.c ****     int32_t dataword;
 515:../Source Files/lpc17xx_ssp.c **** 
 516:../Source Files/lpc17xx_ssp.c ****     dataCfg->rx_cnt = 0;
 810              		.loc 1 516 0
 811 02b8 0023     		movs	r3, #0
 507:../Source Files/lpc17xx_ssp.c **** {
 812              		.loc 1 507 0
 813 02ba 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 814              	.LCFI4:
 815              		.cfi_def_cfa_offset 24
 816              		.cfi_offset 4, -24
 817              		.cfi_offset 5, -20
 818              		.cfi_offset 6, -16
 819              		.cfi_offset 7, -12
 820              		.cfi_offset 8, -8
 821              		.cfi_offset 14, -4
 822              		.loc 1 516 0
 823 02be CB60     		str	r3, [r1, #12]
 517:../Source Files/lpc17xx_ssp.c ****     dataCfg->tx_cnt = 0;
 824              		.loc 1 517 0
 825 02c0 4B60     		str	r3, [r1, #4]
 518:../Source Files/lpc17xx_ssp.c ****     dataCfg->status = 0;
 826              		.loc 1 518 0
 827 02c2 4B61     		str	r3, [r1, #20]
 828              	.L70:
 519:../Source Files/lpc17xx_ssp.c **** 
 520:../Source Files/lpc17xx_ssp.c **** 
 521:../Source Files/lpc17xx_ssp.c **** 	/* Clear all remaining data in RX FIFO */
 522:../Source Files/lpc17xx_ssp.c **** 	while (SSPx->SR & SSP_SR_RNE){
 829              		.loc 1 522 0 discriminator 1
 830 02c4 C468     		ldr	r4, [r0, #12]
 831 02c6 14F00404 		ands	r4, r4, #4
 832 02ca 01D0     		beq	.L154
 833              	.L71:
 834              	.LVL73:
 835              	.LBB38:
 836              	.LBB39:
 486:../Source Files/lpc17xx_ssp.c **** 	return ((uint16_t) (SSP_DR_BITMASK(SSPx->DR)));
 837              		.loc 1 486 0
 838 02cc 8368     		ldr	r3, [r0, #8]
 839              	.LVL74:
 840 02ce F9E7     		b	.L70
 841              	.LVL75:
 842              	.L154:
 843              	.LBE39:
 844              	.LBE38:
 523:../Source Files/lpc17xx_ssp.c **** 		tmp = (uint32_t) SSP_ReceiveData(SSPx);
 524:../Source Files/lpc17xx_ssp.c **** 	}
 525:../Source Files/lpc17xx_ssp.c **** 
 526:../Source Files/lpc17xx_ssp.c **** 	// Clear status
 527:../Source Files/lpc17xx_ssp.c **** 	SSPx->ICR = SSP_ICR_BITMASK;
 845              		.loc 1 527 0
 846 02d0 0323     		movs	r3, #3
 847 02d2 0362     		str	r3, [r0, #32]
 848              	.LVL76:
 849              	.LBB40:
 850              	.LBB41:
 353:../Source Files/lpc17xx_ssp.c **** 	return (SSPx->CR0 & (0xF));
 851              		.loc 1 353 0
 852 02d4 0368     		ldr	r3, [r0, #0]
 853              	.LBE41:
 854              	.LBE40:
 528:../Source Files/lpc17xx_ssp.c **** 	if(SSP_GetDataSize(SSPx)>8)
 855              		.loc 1 528 0
 856 02d6 03F00F03 		and	r3, r3, #15
 857 02da 082B     		cmp	r3, #8
 858 02dc 04D8     		bhi	.L72
 859              	.LVL77:
 529:../Source Files/lpc17xx_ssp.c **** 		dataword = 1;
 530:../Source Files/lpc17xx_ssp.c **** 	else dataword = 0;
 531:../Source Files/lpc17xx_ssp.c **** 
 532:../Source Files/lpc17xx_ssp.c **** 	// Polling mode ----------------------------------------------------------------------
 533:../Source Files/lpc17xx_ssp.c **** 	if (xfType == SSP_TRANSFER_POLLING){
 860              		.loc 1 533 0
 861 02de 002A     		cmp	r2, #0
 862 02e0 57D1     		bne	.L109
 863              	.L108:
 534:../Source Files/lpc17xx_ssp.c **** 		if (dataword == 0){
 535:../Source Files/lpc17xx_ssp.c **** 			rdata8 = (uint8_t *)dataCfg->rx_data;
 864              		.loc 1 535 0
 865 02e2 8D68     		ldr	r5, [r1, #8]
 866              	.LVL78:
 536:../Source Files/lpc17xx_ssp.c **** 			wdata8 = (uint8_t *)dataCfg->tx_data;
 867              		.loc 1 536 0
 868 02e4 0E68     		ldr	r6, [r1, #0]
 869              	.LVL79:
 870 02e6 05E0     		b	.L140
 871              	.LVL80:
 872              	.L72:
 533:../Source Files/lpc17xx_ssp.c **** 	if (xfType == SSP_TRANSFER_POLLING){
 873              		.loc 1 533 0
 874 02e8 002A     		cmp	r2, #0
 875 02ea 51D1     		bne	.L155
 876              	.L110:
 537:../Source Files/lpc17xx_ssp.c **** 		} else {
 538:../Source Files/lpc17xx_ssp.c **** 			rdata16 = (uint16_t *)dataCfg->rx_data;
 877              		.loc 1 538 0
 878 02ec 8F68     		ldr	r7, [r1, #8]
 879              	.LVL81:
 539:../Source Files/lpc17xx_ssp.c **** 			wdata16 = (uint16_t *)dataCfg->tx_data;
 880              		.loc 1 539 0
 881 02ee D1F800C0 		ldr	ip, [r1, #0]
 882              	.LVL82:
 529:../Source Files/lpc17xx_ssp.c **** 		dataword = 1;
 883              		.loc 1 529 0
 884 02f2 0122     		movs	r2, #1
 885              	.LVL83:
 886              	.L140:
 540:../Source Files/lpc17xx_ssp.c **** 		}
 541:../Source Files/lpc17xx_ssp.c **** 		while ((dataCfg->tx_cnt != dataCfg->length) || (dataCfg->rx_cnt != dataCfg->length)){
 887              		.loc 1 541 0 discriminator 1
 888 02f4 4B68     		ldr	r3, [r1, #4]
 889 02f6 D1F81080 		ldr	r8, [r1, #16]
 890 02fa 4345     		cmp	r3, r8
 891 02fc 36D0     		beq	.L156
 892              	.L90:
 542:../Source Files/lpc17xx_ssp.c **** 			if ((SSPx->SR & SSP_SR_TNF) && (dataCfg->tx_cnt != dataCfg->length)){
 893              		.loc 1 542 0
 894 02fe C468     		ldr	r4, [r0, #12]
 895 0300 14F0020F 		tst	r4, #2
 896 0304 14D0     		beq	.L76
 897              		.loc 1 542 0 is_stmt 0 discriminator 1
 898 0306 4345     		cmp	r3, r8
 899 0308 12D0     		beq	.L76
 543:../Source Files/lpc17xx_ssp.c **** 				// Write data to buffer
 544:../Source Files/lpc17xx_ssp.c **** 				if(dataCfg->tx_data == NULL){
 900              		.loc 1 544 0 is_stmt 1
 901 030a 0C68     		ldr	r4, [r1, #0]
 902 030c 2CB9     		cbnz	r4, .L77
 545:../Source Files/lpc17xx_ssp.c **** 					if (dataword == 0){
 903              		.loc 1 545 0
 904 030e 0AB9     		cbnz	r2, .L78
 905              	.LVL84:
 906              	.LBB42:
 907              	.LBB43:
 470:../Source Files/lpc17xx_ssp.c **** 	SSPx->DR = SSP_DR_BITMASK(Data);
 908              		.loc 1 470 0
 909 0310 FF24     		movs	r4, #255
 910 0312 05E0     		b	.L152
 911              	.LVL85:
 912              	.L78:
 913              	.LBE43:
 914              	.LBE42:
 915              	.LBB44:
 916              	.LBB45:
 917 0314 4FF6FF74 		movw	r4, #65535
 918 0318 07E0     		b	.L145
 919              	.LVL86:
 920              	.L77:
 921              	.LBE45:
 922              	.LBE44:
 546:../Source Files/lpc17xx_ssp.c **** 						SSP_SendData(SSPx, 0xFF);
 547:../Source Files/lpc17xx_ssp.c **** 						dataCfg->tx_cnt++;
 548:../Source Files/lpc17xx_ssp.c **** 					} else {
 549:../Source Files/lpc17xx_ssp.c **** 						SSP_SendData(SSPx, 0xFFFF);
 550:../Source Files/lpc17xx_ssp.c **** 						dataCfg->tx_cnt += 2;
 551:../Source Files/lpc17xx_ssp.c **** 					}
 552:../Source Files/lpc17xx_ssp.c **** 				} else {
 553:../Source Files/lpc17xx_ssp.c **** 					if (dataword == 0){
 923              		.loc 1 553 0
 924 031a 22B9     		cbnz	r2, .L79
 925              	.LVL87:
 926              	.LBB46:
 927              	.LBB47:
 470:../Source Files/lpc17xx_ssp.c **** 	SSPx->DR = SSP_DR_BITMASK(Data);
 928              		.loc 1 470 0
 929 031c 16F8014B 		ldrb	r4, [r6], #1	@ zero_extendqisi2
 930              	.LVL88:
 931              	.L152:
 932 0320 8460     		str	r4, [r0, #8]
 933              	.LVL89:
 934              	.LBE47:
 935              	.LBE46:
 554:../Source Files/lpc17xx_ssp.c **** 						SSP_SendData(SSPx, *wdata8);
 555:../Source Files/lpc17xx_ssp.c **** 						wdata8++;
 556:../Source Files/lpc17xx_ssp.c **** 						dataCfg->tx_cnt++;
 936              		.loc 1 556 0
 937 0322 0133     		adds	r3, r3, #1
 938 0324 03E0     		b	.L144
 939              	.L79:
 940              	.LVL90:
 941              	.LBB48:
 942              	.LBB49:
 470:../Source Files/lpc17xx_ssp.c **** 	SSPx->DR = SSP_DR_BITMASK(Data);
 943              		.loc 1 470 0
 944 0326 3CF8024B 		ldrh	r4, [ip], #2
 945              	.LVL91:
 946              	.L145:
 947 032a 8460     		str	r4, [r0, #8]
 948              	.LVL92:
 949              	.LBE49:
 950              	.LBE48:
 557:../Source Files/lpc17xx_ssp.c **** 					} else {
 558:../Source Files/lpc17xx_ssp.c **** 						SSP_SendData(SSPx, *wdata16);
 559:../Source Files/lpc17xx_ssp.c **** 						wdata16++;
 560:../Source Files/lpc17xx_ssp.c **** 						dataCfg->tx_cnt += 2;
 951              		.loc 1 560 0
 952 032c 0233     		adds	r3, r3, #2
 953              	.L144:
 954 032e 4B60     		str	r3, [r1, #4]
 955              	.L76:
 561:../Source Files/lpc17xx_ssp.c **** 					}
 562:../Source Files/lpc17xx_ssp.c **** 				}
 563:../Source Files/lpc17xx_ssp.c **** 			}
 564:../Source Files/lpc17xx_ssp.c **** 
 565:../Source Files/lpc17xx_ssp.c **** 			// Check overrun error
 566:../Source Files/lpc17xx_ssp.c **** 			if ((stat = SSPx->RIS) & SSP_RIS_ROR){
 956              		.loc 1 566 0
 957 0330 8369     		ldr	r3, [r0, #24]
 958              	.LVL93:
 959 0332 13F0010F 		tst	r3, #1
 960 0336 50D1     		bne	.L151
 961              	.LVL94:
 962              	.L142:
 567:../Source Files/lpc17xx_ssp.c **** 				// save status and return
 568:../Source Files/lpc17xx_ssp.c **** 				dataCfg->status = stat | SSP_STAT_ERROR;
 569:../Source Files/lpc17xx_ssp.c **** 				return (-1);
 570:../Source Files/lpc17xx_ssp.c **** 			}
 571:../Source Files/lpc17xx_ssp.c **** 
 572:../Source Files/lpc17xx_ssp.c **** 			// Check for any data available in RX FIFO
 573:../Source Files/lpc17xx_ssp.c **** 			while ((SSPx->SR & SSP_SR_RNE) && (dataCfg->rx_cnt != dataCfg->length)){
 963              		.loc 1 573 0 discriminator 1
 964 0338 C468     		ldr	r4, [r0, #12]
 965 033a 6407     		lsls	r4, r4, #29
 966 033c DAD5     		bpl	.L140
 967              		.loc 1 573 0 is_stmt 0 discriminator 2
 968 033e CC68     		ldr	r4, [r1, #12]
 969 0340 0B69     		ldr	r3, [r1, #16]
 970 0342 9C42     		cmp	r4, r3
 971 0344 D6D0     		beq	.L140
 972              	.L89:
 973              	.LVL95:
 574:../Source Files/lpc17xx_ssp.c **** 				// Read data from SSP data
 575:../Source Files/lpc17xx_ssp.c **** 				tmp = SSP_ReceiveData(SSPx);
 576:../Source Files/lpc17xx_ssp.c **** 
 577:../Source Files/lpc17xx_ssp.c **** 				// Store data to destination
 578:../Source Files/lpc17xx_ssp.c **** 				if (dataCfg->rx_data != NULL)
 974              		.loc 1 578 0 is_stmt 1
 975 0346 8B68     		ldr	r3, [r1, #8]
 976              	.LBB50:
 977              	.LBB51:
 486:../Source Files/lpc17xx_ssp.c **** 	return ((uint16_t) (SSP_DR_BITMASK(SSPx->DR)));
 978              		.loc 1 486 0
 979 0348 D0F80880 		ldr	r8, [r0, #8]
 980              	.LVL96:
 981              	.LBE51:
 982              	.LBE50:
 983              		.loc 1 578 0
 984 034c 33B1     		cbz	r3, .L83
 579:../Source Files/lpc17xx_ssp.c **** 				{
 580:../Source Files/lpc17xx_ssp.c **** 					if (dataword == 0){
 985              		.loc 1 580 0
 986 034e 12B9     		cbnz	r2, .L84
 581:../Source Files/lpc17xx_ssp.c **** 						*(rdata8) = (uint8_t) tmp;
 987              		.loc 1 581 0
 988 0350 05F8018B 		strb	r8, [r5], #1
 989              	.LVL97:
 990 0354 03E0     		b	.L85
 991              	.L84:
 992              	.LBB53:
 993              	.LBB52:
 486:../Source Files/lpc17xx_ssp.c **** 	return ((uint16_t) (SSP_DR_BITMASK(SSPx->DR)));
 994              		.loc 1 486 0
 995 0356 27F8028B 		strh	r8, [r7], #2	@ movhi
 996              	.LVL98:
 997 035a 04E0     		b	.L86
 998              	.L83:
 999              	.LBE52:
 1000              	.LBE53:
 582:../Source Files/lpc17xx_ssp.c **** 						rdata8++;
 583:../Source Files/lpc17xx_ssp.c **** 					} else {
 584:../Source Files/lpc17xx_ssp.c **** 						*(rdata16) = (uint16_t) tmp;
 585:../Source Files/lpc17xx_ssp.c **** 						rdata16++;
 586:../Source Files/lpc17xx_ssp.c **** 					}
 587:../Source Files/lpc17xx_ssp.c **** 				}
 588:../Source Files/lpc17xx_ssp.c **** 				// Increase counter
 589:../Source Files/lpc17xx_ssp.c **** 				if (dataword == 0){
 1001              		.loc 1 589 0
 1002 035c 1AB9     		cbnz	r2, .L86
 1003              	.L85:
 590:../Source Files/lpc17xx_ssp.c **** 					dataCfg->rx_cnt++;
 1004              		.loc 1 590 0
 1005 035e CB68     		ldr	r3, [r1, #12]
 1006 0360 5C1C     		adds	r4, r3, #1
 1007 0362 CC60     		str	r4, [r1, #12]
 1008 0364 E8E7     		b	.L142
 1009              	.L86:
 591:../Source Files/lpc17xx_ssp.c **** 				} else {
 592:../Source Files/lpc17xx_ssp.c **** 					dataCfg->rx_cnt += 2;
 1010              		.loc 1 592 0
 1011 0366 0234     		adds	r4, r4, #2
 1012 0368 CC60     		str	r4, [r1, #12]
 1013 036a E5E7     		b	.L142
 1014              	.LVL99:
 1015              	.L156:
 541:../Source Files/lpc17xx_ssp.c **** 		while ((dataCfg->tx_cnt != dataCfg->length) || (dataCfg->rx_cnt != dataCfg->length)){
 1016              		.loc 1 541 0 discriminator 2
 1017 036c CC68     		ldr	r4, [r1, #12]
 1018 036e 9C42     		cmp	r4, r3
 1019 0370 C5D1     		bne	.L90
 593:../Source Files/lpc17xx_ssp.c **** 				}
 594:../Source Files/lpc17xx_ssp.c **** 			}
 595:../Source Files/lpc17xx_ssp.c **** 		}
 596:../Source Files/lpc17xx_ssp.c **** 
 597:../Source Files/lpc17xx_ssp.c **** 		// save status
 598:../Source Files/lpc17xx_ssp.c **** 		dataCfg->status = SSP_STAT_DONE;
 599:../Source Files/lpc17xx_ssp.c **** 
 600:../Source Files/lpc17xx_ssp.c **** 		if (dataCfg->tx_data != NULL){
 1020              		.loc 1 600 0
 1021 0372 0A68     		ldr	r2, [r1, #0]
 598:../Source Files/lpc17xx_ssp.c **** 		dataCfg->status = SSP_STAT_DONE;
 1022              		.loc 1 598 0
 1023 0374 4FF48070 		mov	r0, #256
 1024              	.LVL100:
 1025 0378 4861     		str	r0, [r1, #20]
 1026              		.loc 1 600 0
 1027 037a 12B1     		cbz	r2, .L91
 601:../Source Files/lpc17xx_ssp.c **** 			return dataCfg->tx_cnt;
 1028              		.loc 1 601 0
 1029 037c 2046     		mov	r0, r4
 1030 037e BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1031              	.L91:
 602:../Source Files/lpc17xx_ssp.c **** 		} else if (dataCfg->rx_data != NULL){
 1032              		.loc 1 602 0
 1033 0382 8968     		ldr	r1, [r1, #8]
 1034              	.LVL101:
 603:../Source Files/lpc17xx_ssp.c **** 			return dataCfg->rx_cnt;
 1035              		.loc 1 603 0
 1036 0384 0029     		cmp	r1, #0
 1037 0386 14BF     		ite	ne
 1038 0388 2046     		movne	r0, r4
 1039 038a 0020     		moveq	r0, #0
 1040 038c BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1041              	.LVL102:
 1042              	.L155:
 529:../Source Files/lpc17xx_ssp.c **** 		dataword = 1;
 1043              		.loc 1 529 0
 1044 0390 0124     		movs	r4, #1
 1045              	.LVL103:
 1046              	.L109:
 604:../Source Files/lpc17xx_ssp.c **** 		} else {
 605:../Source Files/lpc17xx_ssp.c **** 			return (0);
 606:../Source Files/lpc17xx_ssp.c **** 		}
 607:../Source Files/lpc17xx_ssp.c **** 	}
 608:../Source Files/lpc17xx_ssp.c **** 
 609:../Source Files/lpc17xx_ssp.c **** 	// Interrupt mode ----------------------------------------------------------------------
 610:../Source Files/lpc17xx_ssp.c **** 	else if (xfType == SSP_TRANSFER_INTERRUPT){
 1047              		.loc 1 610 0
 1048 0392 012A     		cmp	r2, #1
 1049 0394 10D0     		beq	.L138
 1050 0396 23E0     		b	.L150
 1051              	.LVL104:
 1052              	.L157:
 611:../Source Files/lpc17xx_ssp.c **** 
 612:../Source Files/lpc17xx_ssp.c **** 		while ((SSPx->SR & SSP_SR_TNF) && (dataCfg->tx_cnt != dataCfg->length)){
 613:../Source Files/lpc17xx_ssp.c **** 			// Write data to buffer
 614:../Source Files/lpc17xx_ssp.c **** 			if(dataCfg->tx_data == NULL){
 615:../Source Files/lpc17xx_ssp.c **** 				if (dataword == 0){
 616:../Source Files/lpc17xx_ssp.c **** 					SSP_SendData(SSPx, 0xFF);
 617:../Source Files/lpc17xx_ssp.c **** 					dataCfg->tx_cnt++;
 618:../Source Files/lpc17xx_ssp.c **** 				} else {
 619:../Source Files/lpc17xx_ssp.c **** 					SSP_SendData(SSPx, 0xFFFF);
 620:../Source Files/lpc17xx_ssp.c **** 					dataCfg->tx_cnt += 2;
 621:../Source Files/lpc17xx_ssp.c **** 				}
 622:../Source Files/lpc17xx_ssp.c **** 			} else {
 623:../Source Files/lpc17xx_ssp.c **** 				if (dataword == 0){
 624:../Source Files/lpc17xx_ssp.c **** 					SSP_SendData(SSPx, (*(uint8_t *)((uint32_t)dataCfg->tx_data + dataCfg->tx_cnt)));
 625:../Source Files/lpc17xx_ssp.c **** 					dataCfg->tx_cnt++;
 626:../Source Files/lpc17xx_ssp.c **** 				} else {
 627:../Source Files/lpc17xx_ssp.c **** 					SSP_SendData(SSPx, (*(uint16_t *)((uint32_t)dataCfg->tx_data + dataCfg->tx_cnt)));
 628:../Source Files/lpc17xx_ssp.c **** 					dataCfg->tx_cnt += 2;
 629:../Source Files/lpc17xx_ssp.c **** 				}
 630:../Source Files/lpc17xx_ssp.c **** 			}
 631:../Source Files/lpc17xx_ssp.c **** 
 632:../Source Files/lpc17xx_ssp.c **** 			// Check error
 633:../Source Files/lpc17xx_ssp.c **** 			if ((stat = SSPx->RIS) & SSP_RIS_ROR){
 634:../Source Files/lpc17xx_ssp.c **** 				// save status and return
 635:../Source Files/lpc17xx_ssp.c **** 				dataCfg->status = stat | SSP_STAT_ERROR;
 636:../Source Files/lpc17xx_ssp.c **** 				return (-1);
 637:../Source Files/lpc17xx_ssp.c **** 			}
 638:../Source Files/lpc17xx_ssp.c **** 
 639:../Source Files/lpc17xx_ssp.c **** 			// Check for any data available in RX FIFO
 640:../Source Files/lpc17xx_ssp.c **** 			while ((SSPx->SR & SSP_SR_RNE) && (dataCfg->rx_cnt != dataCfg->length)){
 1053              		.loc 1 640 0 discriminator 2
 1054 0398 CB68     		ldr	r3, [r1, #12]
 1055 039a 0A69     		ldr	r2, [r1, #16]
 1056 039c 9342     		cmp	r3, r2
 1057 039e 0BD0     		beq	.L138
 1058              	.L103:
 1059              	.LVL105:
 641:../Source Files/lpc17xx_ssp.c **** 				// Read data from SSP data
 642:../Source Files/lpc17xx_ssp.c **** 				tmp = SSP_ReceiveData(SSPx);
 643:../Source Files/lpc17xx_ssp.c **** 
 644:../Source Files/lpc17xx_ssp.c **** 				// Store data to destination
 645:../Source Files/lpc17xx_ssp.c **** 				if (dataCfg->rx_data != NULL)
 1060              		.loc 1 645 0
 1061 03a0 8A68     		ldr	r2, [r1, #8]
 1062              	.LBB54:
 1063              	.LBB55:
 486:../Source Files/lpc17xx_ssp.c **** 	return ((uint16_t) (SSP_DR_BITMASK(SSPx->DR)));
 1064              		.loc 1 486 0
 1065 03a2 8568     		ldr	r5, [r0, #8]
 1066              	.LVL106:
 1067              	.LBE55:
 1068              	.LBE54:
 1069              		.loc 1 645 0
 1070 03a4 002A     		cmp	r2, #0
 1071 03a6 2BD0     		beq	.L98
 646:../Source Files/lpc17xx_ssp.c **** 				{
 647:../Source Files/lpc17xx_ssp.c **** 					if (dataword == 0){
 1072              		.loc 1 647 0
 1073 03a8 44BB     		cbnz	r4, .L99
 648:../Source Files/lpc17xx_ssp.c **** 						*(uint8_t *)((uint32_t)dataCfg->rx_data + dataCfg->rx_cnt) = (uint8_t) tmp;
 1074              		.loc 1 648 0
 1075 03aa D554     		strb	r5, [r2, r3]
 1076              	.L100:
 649:../Source Files/lpc17xx_ssp.c **** 					} else {
 650:../Source Files/lpc17xx_ssp.c **** 						*(uint16_t *)((uint32_t)dataCfg->rx_data + dataCfg->rx_cnt) = (uint16_t) tmp;
 651:../Source Files/lpc17xx_ssp.c **** 					}
 652:../Source Files/lpc17xx_ssp.c **** 				}
 653:../Source Files/lpc17xx_ssp.c **** 				// Increase counter
 654:../Source Files/lpc17xx_ssp.c **** 				if (dataword == 0){
 655:../Source Files/lpc17xx_ssp.c **** 					dataCfg->rx_cnt++;
 1077              		.loc 1 655 0
 1078 03ac CA68     		ldr	r2, [r1, #12]
 1079 03ae 531C     		adds	r3, r2, #1
 1080              	.L148:
 656:../Source Files/lpc17xx_ssp.c **** 				} else {
 657:../Source Files/lpc17xx_ssp.c **** 					dataCfg->rx_cnt += 2;
 1081              		.loc 1 657 0
 1082 03b0 CB60     		str	r3, [r1, #12]
 1083              	.LVL107:
 1084              	.L139:
 640:../Source Files/lpc17xx_ssp.c **** 			while ((SSPx->SR & SSP_SR_RNE) && (dataCfg->rx_cnt != dataCfg->length)){
 1085              		.loc 1 640 0 discriminator 1
 1086 03b2 C268     		ldr	r2, [r0, #12]
 1087 03b4 5207     		lsls	r2, r2, #29
 1088 03b6 EFD4     		bmi	.L157
 1089              	.L138:
 612:../Source Files/lpc17xx_ssp.c **** 		while ((SSPx->SR & SSP_SR_TNF) && (dataCfg->tx_cnt != dataCfg->length)){
 1090              		.loc 1 612 0 discriminator 1
 1091 03b8 C268     		ldr	r2, [r0, #12]
 1092 03ba 9307     		lsls	r3, r2, #30
 1093 03bc 24D5     		bpl	.L104
 612:../Source Files/lpc17xx_ssp.c **** 		while ((SSPx->SR & SSP_SR_TNF) && (dataCfg->tx_cnt != dataCfg->length)){
 1094              		.loc 1 612 0 is_stmt 0 discriminator 2
 1095 03be 4B68     		ldr	r3, [r1, #4]
 1096 03c0 0A69     		ldr	r2, [r1, #16]
 1097 03c2 9342     		cmp	r3, r2
 1098 03c4 20D0     		beq	.L104
 1099              	.L105:
 614:../Source Files/lpc17xx_ssp.c **** 			if(dataCfg->tx_data == NULL){
 1100              		.loc 1 614 0 is_stmt 1
 1101 03c6 0A68     		ldr	r2, [r1, #0]
 1102 03c8 8AB9     		cbnz	r2, .L93
 615:../Source Files/lpc17xx_ssp.c **** 				if (dataword == 0){
 1103              		.loc 1 615 0
 1104 03ca 6CB9     		cbnz	r4, .L94
 1105              	.LVL108:
 1106              	.LBB57:
 1107              	.LBB58:
 470:../Source Files/lpc17xx_ssp.c **** 	SSPx->DR = SSP_DR_BITMASK(Data);
 1108              		.loc 1 470 0
 1109 03cc FF22     		movs	r2, #255
 1110              	.LVL109:
 1111              	.L153:
 1112              	.LBE58:
 1113              	.LBE57:
 1114              	.LBB59:
 1115              	.LBB60:
 1116 03ce 8260     		str	r2, [r0, #8]
 1117              	.LBE60:
 1118              	.LBE59:
 625:../Source Files/lpc17xx_ssp.c **** 					dataCfg->tx_cnt++;
 1119              		.loc 1 625 0
 1120 03d0 0133     		adds	r3, r3, #1
 1121              	.L146:
 628:../Source Files/lpc17xx_ssp.c **** 					dataCfg->tx_cnt += 2;
 1122              		.loc 1 628 0
 1123 03d2 4B60     		str	r3, [r1, #4]
 633:../Source Files/lpc17xx_ssp.c **** 			if ((stat = SSPx->RIS) & SSP_RIS_ROR){
 1124              		.loc 1 633 0
 1125 03d4 8369     		ldr	r3, [r0, #24]
 1126              	.LVL110:
 1127 03d6 DA07     		lsls	r2, r3, #31
 1128 03d8 EBD5     		bpl	.L139
 1129              	.L151:
 635:../Source Files/lpc17xx_ssp.c **** 				dataCfg->status = stat | SSP_STAT_ERROR;
 1130              		.loc 1 635 0
 1131 03da 43F40070 		orr	r0, r3, #512
 1132              	.LVL111:
 1133 03de 4861     		str	r0, [r1, #20]
 1134              	.LVL112:
 1135              	.L150:
 636:../Source Files/lpc17xx_ssp.c **** 				return (-1);
 1136              		.loc 1 636 0
 1137 03e0 4FF0FF30 		mov	r0, #-1
 1138 03e4 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1139              	.LVL113:
 1140              	.L94:
 1141              	.LBB62:
 1142              	.LBB63:
 470:../Source Files/lpc17xx_ssp.c **** 	SSPx->DR = SSP_DR_BITMASK(Data);
 1143              		.loc 1 470 0
 1144 03e8 4FF6FF72 		movw	r2, #65535
 1145 03ec 03E0     		b	.L147
 1146              	.LVL114:
 1147              	.L93:
 1148              	.LBE63:
 1149              	.LBE62:
 623:../Source Files/lpc17xx_ssp.c **** 				if (dataword == 0){
 1150              		.loc 1 623 0
 1151 03ee 0CB9     		cbnz	r4, .L96
 1152              	.LVL115:
 1153              	.LBB64:
 1154              	.LBB61:
 470:../Source Files/lpc17xx_ssp.c **** 	SSPx->DR = SSP_DR_BITMASK(Data);
 1155              		.loc 1 470 0
 1156 03f0 D25C     		ldrb	r2, [r2, r3]	@ zero_extendqisi2
 1157              	.LVL116:
 1158 03f2 ECE7     		b	.L153
 1159              	.LVL117:
 1160              	.L96:
 1161              	.LBE61:
 1162              	.LBE64:
 1163              	.LBB65:
 1164              	.LBB66:
 1165 03f4 D25A     		ldrh	r2, [r2, r3]
 1166              	.LVL118:
 1167              	.L147:
 1168 03f6 8260     		str	r2, [r0, #8]
 1169              	.LBE66:
 1170              	.LBE65:
 628:../Source Files/lpc17xx_ssp.c **** 					dataCfg->tx_cnt += 2;
 1171              		.loc 1 628 0
 1172 03f8 0233     		adds	r3, r3, #2
 1173 03fa EAE7     		b	.L146
 1174              	.LVL119:
 1175              	.L99:
 1176              	.LBB67:
 1177              	.LBB56:
 486:../Source Files/lpc17xx_ssp.c **** 	return ((uint16_t) (SSP_DR_BITMASK(SSPx->DR)));
 1178              		.loc 1 486 0
 1179 03fc D552     		strh	r5, [r2, r3]	@ movhi
 1180 03fe 01E0     		b	.L101
 1181              	.L98:
 1182              	.LBE56:
 1183              	.LBE67:
 654:../Source Files/lpc17xx_ssp.c **** 				if (dataword == 0){
 1184              		.loc 1 654 0
 1185 0400 002C     		cmp	r4, #0
 1186 0402 D3D0     		beq	.L100
 1187              	.L101:
 1188              		.loc 1 657 0
 1189 0404 0233     		adds	r3, r3, #2
 1190 0406 D3E7     		b	.L148
 1191              	.LVL120:
 1192              	.L104:
 658:../Source Files/lpc17xx_ssp.c **** 				}
 659:../Source Files/lpc17xx_ssp.c **** 			}
 660:../Source Files/lpc17xx_ssp.c **** 		}
 661:../Source Files/lpc17xx_ssp.c **** 
 662:../Source Files/lpc17xx_ssp.c **** 		// If there more data to sent or receive
 663:../Source Files/lpc17xx_ssp.c **** 		if ((dataCfg->rx_cnt != dataCfg->length) || (dataCfg->tx_cnt != dataCfg->length)){
 1193              		.loc 1 663 0
 1194 0408 CB68     		ldr	r3, [r1, #12]
 1195 040a 0A69     		ldr	r2, [r1, #16]
 1196 040c 9342     		cmp	r3, r2
 1197 040e 02D1     		bne	.L106
 1198              		.loc 1 663 0 is_stmt 0 discriminator 1
 1199 0410 4A68     		ldr	r2, [r1, #4]
 1200 0412 9A42     		cmp	r2, r3
 1201 0414 02D0     		beq	.L107
 1202              	.L106:
 664:../Source Files/lpc17xx_ssp.c **** 			// Enable all interrupt
 665:../Source Files/lpc17xx_ssp.c **** 			SSPx->IMSC = SSP_IMSC_BITMASK;
 1203              		.loc 1 665 0 is_stmt 1
 1204 0416 0F21     		movs	r1, #15
 1205              	.LVL121:
 1206 0418 4161     		str	r1, [r0, #20]
 1207 041a 02E0     		b	.L149
 1208              	.LVL122:
 1209              	.L107:
 666:../Source Files/lpc17xx_ssp.c **** 		} else {
 667:../Source Files/lpc17xx_ssp.c **** 			// Save status
 668:../Source Files/lpc17xx_ssp.c **** 			dataCfg->status = SSP_STAT_DONE;
 1210              		.loc 1 668 0
 1211 041c 4FF48070 		mov	r0, #256
 1212              	.LVL123:
 1213 0420 4861     		str	r0, [r1, #20]
 1214              	.LVL124:
 1215              	.L149:
 669:../Source Files/lpc17xx_ssp.c **** 		}
 670:../Source Files/lpc17xx_ssp.c **** 		return (0);
 1216              		.loc 1 670 0
 1217 0422 0020     		movs	r0, #0
 1218 0424 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1219              		.cfi_endproc
 1220              	.LFE69:
 1222              		.align	1
 1223              		.global	SSP_GetStatus
 1224              		.thumb
 1225              		.thumb_func
 1227              	SSP_GetStatus:
 1228              	.LFB70:
 671:../Source Files/lpc17xx_ssp.c **** 	}
 672:../Source Files/lpc17xx_ssp.c **** 
 673:../Source Files/lpc17xx_ssp.c **** 	return (-1);
 674:../Source Files/lpc17xx_ssp.c **** }
 675:../Source Files/lpc17xx_ssp.c **** 
 676:../Source Files/lpc17xx_ssp.c **** /*********************************************************************//**
 677:../Source Files/lpc17xx_ssp.c ****  * @brief		Checks whether the specified SSP status flag is set or not
 678:../Source Files/lpc17xx_ssp.c ****  * @param[in]	SSPx	SSP peripheral selected, should be:
 679:../Source Files/lpc17xx_ssp.c ****  * 		 				- LPC_SSP0: SSP0 peripheral
 680:../Source Files/lpc17xx_ssp.c ****  * 						- LPC_SSP1: SSP1 peripheral
 681:../Source Files/lpc17xx_ssp.c ****  * @param[in]	FlagType	Type of flag to check status, should be one
 682:../Source Files/lpc17xx_ssp.c ****  * 							of following:
 683:../Source Files/lpc17xx_ssp.c ****  *							- SSP_STAT_TXFIFO_EMPTY: TX FIFO is empty
 684:../Source Files/lpc17xx_ssp.c ****  *							- SSP_STAT_TXFIFO_NOTFULL: TX FIFO is not full
 685:../Source Files/lpc17xx_ssp.c ****  *							- SSP_STAT_RXFIFO_NOTEMPTY: RX FIFO is not empty
 686:../Source Files/lpc17xx_ssp.c ****  *							- SSP_STAT_RXFIFO_FULL: RX FIFO is full
 687:../Source Files/lpc17xx_ssp.c ****  *							- SSP_STAT_BUSY: SSP peripheral is busy
 688:../Source Files/lpc17xx_ssp.c ****  * @return		New State of specified SSP status flag
 689:../Source Files/lpc17xx_ssp.c ****  **********************************************************************/
 690:../Source Files/lpc17xx_ssp.c **** FlagStatus SSP_GetStatus(LPC_SSP_TypeDef* SSPx, uint32_t FlagType)
 691:../Source Files/lpc17xx_ssp.c **** {
 1229              		.loc 1 691 0
 1230              		.cfi_startproc
 1231              		@ args = 0, pretend = 0, frame = 0
 1232              		@ frame_needed = 0, uses_anonymous_args = 0
 1233              		@ link register save eliminated.
 1234              	.LVL125:
 692:../Source Files/lpc17xx_ssp.c **** 	CHECK_PARAM(PARAM_SSPx(SSPx));
 693:../Source Files/lpc17xx_ssp.c **** 	CHECK_PARAM(PARAM_SSP_STAT(FlagType));
 694:../Source Files/lpc17xx_ssp.c **** 
 695:../Source Files/lpc17xx_ssp.c **** 	return ((SSPx->SR & FlagType) ? SET : RESET);
 1235              		.loc 1 695 0
 1236 0428 C368     		ldr	r3, [r0, #12]
 1237 042a 1942     		tst	r1, r3
 696:../Source Files/lpc17xx_ssp.c **** }
 1238              		.loc 1 696 0
 1239 042c 0CBF     		ite	eq
 1240 042e 0020     		moveq	r0, #0
 1241 0430 0120     		movne	r0, #1
 1242              	.LVL126:
 1243 0432 7047     		bx	lr
 1244              		.cfi_endproc
 1245              	.LFE70:
 1247              		.align	1
 1248              		.global	SSP_IntConfig
 1249              		.thumb
 1250              		.thumb_func
 1252              	SSP_IntConfig:
 1253              	.LFB71:
 697:../Source Files/lpc17xx_ssp.c **** 
 698:../Source Files/lpc17xx_ssp.c **** /*********************************************************************//**
 699:../Source Files/lpc17xx_ssp.c ****  * @brief		Enable or disable specified interrupt type in SSP peripheral
 700:../Source Files/lpc17xx_ssp.c ****  * @param[in]	SSPx	SSP peripheral selected, should be:
 701:../Source Files/lpc17xx_ssp.c ****  * 						- LPC_SSP0: SSP0 peripheral
 702:../Source Files/lpc17xx_ssp.c ****  * 						- LPC_SSP1: SSP1 peripheral
 703:../Source Files/lpc17xx_ssp.c ****  * @param[in]	IntType	Interrupt type in SSP peripheral, should be:
 704:../Source Files/lpc17xx_ssp.c ****  * 				- SSP_INTCFG_ROR: Receive Overrun interrupt
 705:../Source Files/lpc17xx_ssp.c ****  * 				- SSP_INTCFG_RT: Receive Time out interrupt
 706:../Source Files/lpc17xx_ssp.c ****  * 				- SSP_INTCFG_RX: RX FIFO is at least half full interrupt
 707:../Source Files/lpc17xx_ssp.c ****  * 				- SSP_INTCFG_TX: TX FIFO is at least half empty interrupt
 708:../Source Files/lpc17xx_ssp.c ****  * @param[in]	NewState New State of specified interrupt type, should be:
 709:../Source Files/lpc17xx_ssp.c ****  * 				- ENABLE: Enable this interrupt type
 710:../Source Files/lpc17xx_ssp.c ****  * 				- DISABLE: Disable this interrupt type
 711:../Source Files/lpc17xx_ssp.c ****  * @return		None
 712:../Source Files/lpc17xx_ssp.c ****  * Note: We can enable/disable multi-interrupt type by OR multi value
 713:../Source Files/lpc17xx_ssp.c ****  **********************************************************************/
 714:../Source Files/lpc17xx_ssp.c **** void SSP_IntConfig(LPC_SSP_TypeDef *SSPx, uint32_t IntType, FunctionalState NewState)
 715:../Source Files/lpc17xx_ssp.c **** {
 1254              		.loc 1 715 0
 1255              		.cfi_startproc
 1256              		@ args = 0, pretend = 0, frame = 0
 1257              		@ frame_needed = 0, uses_anonymous_args = 0
 1258              		@ link register save eliminated.
 1259              	.LVL127:
 716:../Source Files/lpc17xx_ssp.c **** 	CHECK_PARAM(PARAM_SSPx(SSPx));
 717:../Source Files/lpc17xx_ssp.c **** 
 718:../Source Files/lpc17xx_ssp.c **** 	if (NewState == ENABLE)
 719:../Source Files/lpc17xx_ssp.c **** 	{
 720:../Source Files/lpc17xx_ssp.c **** 		SSPx->IMSC |= IntType;
 1260              		.loc 1 720 0
 1261 0434 4369     		ldr	r3, [r0, #20]
 718:../Source Files/lpc17xx_ssp.c **** 	if (NewState == ENABLE)
 1262              		.loc 1 718 0
 1263 0436 012A     		cmp	r2, #1
 721:../Source Files/lpc17xx_ssp.c **** 	}
 722:../Source Files/lpc17xx_ssp.c **** 	else
 723:../Source Files/lpc17xx_ssp.c **** 	{
 724:../Source Files/lpc17xx_ssp.c **** 		SSPx->IMSC &= (~IntType) & SSP_IMSC_BITMASK;
 1264              		.loc 1 724 0
 1265 0438 16BF     		itet	ne
 1266 043a 03F00F03 		andne	r3, r3, #15
 720:../Source Files/lpc17xx_ssp.c **** 		SSPx->IMSC |= IntType;
 1267              		.loc 1 720 0
 1268 043e 1943     		orreq	r1, r1, r3
 1269              	.LVL128:
 1270              		.loc 1 724 0
 1271 0440 23EA0101 		bicne	r1, r3, r1
 1272 0444 4161     		str	r1, [r0, #20]
 1273 0446 7047     		bx	lr
 1274              		.cfi_endproc
 1275              	.LFE71:
 1277              		.align	1
 1278              		.global	SSP_GetRawIntStatus
 1279              		.thumb
 1280              		.thumb_func
 1282              	SSP_GetRawIntStatus:
 1283              	.LFB72:
 725:../Source Files/lpc17xx_ssp.c **** 	}
 726:../Source Files/lpc17xx_ssp.c **** }
 727:../Source Files/lpc17xx_ssp.c **** 
 728:../Source Files/lpc17xx_ssp.c **** /*********************************************************************//**
 729:../Source Files/lpc17xx_ssp.c ****  * @brief	Check whether the specified Raw interrupt status flag is
 730:../Source Files/lpc17xx_ssp.c ****  * 			set or not
 731:../Source Files/lpc17xx_ssp.c ****  * @param[in]	SSPx	SSP peripheral selected, should be:
 732:../Source Files/lpc17xx_ssp.c ****  * 						- LPC_SSP0: SSP0 peripheral
 733:../Source Files/lpc17xx_ssp.c ****  * 						- LPC_SSP1: SSP1 peripheral
 734:../Source Files/lpc17xx_ssp.c ****  * @param[in]	RawIntType	Raw Interrupt Type, should be:
 735:../Source Files/lpc17xx_ssp.c ****  * 				- SSP_INTSTAT_RAW_ROR: Receive Overrun interrupt
 736:../Source Files/lpc17xx_ssp.c ****  * 				- SSP_INTSTAT_RAW_RT: Receive Time out interrupt
 737:../Source Files/lpc17xx_ssp.c ****  * 				- SSP_INTSTAT_RAW_RX: RX FIFO is at least half full interrupt
 738:../Source Files/lpc17xx_ssp.c ****  * 				- SSP_INTSTAT_RAW_TX: TX FIFO is at least half empty interrupt
 739:../Source Files/lpc17xx_ssp.c ****  * @return	New State of specified Raw interrupt status flag in SSP peripheral
 740:../Source Files/lpc17xx_ssp.c ****  * Note: Enabling/Disabling specified interrupt in SSP peripheral does not
 741:../Source Files/lpc17xx_ssp.c ****  * 		effect to Raw Interrupt Status flag.
 742:../Source Files/lpc17xx_ssp.c ****  **********************************************************************/
 743:../Source Files/lpc17xx_ssp.c **** IntStatus SSP_GetRawIntStatus(LPC_SSP_TypeDef *SSPx, uint32_t RawIntType)
 744:../Source Files/lpc17xx_ssp.c **** {
 1284              		.loc 1 744 0
 1285              		.cfi_startproc
 1286              		@ args = 0, pretend = 0, frame = 0
 1287              		@ frame_needed = 0, uses_anonymous_args = 0
 1288              		@ link register save eliminated.
 1289              	.LVL129:
 745:../Source Files/lpc17xx_ssp.c **** 	CHECK_PARAM(PARAM_SSPx(SSPx));
 746:../Source Files/lpc17xx_ssp.c **** 	CHECK_PARAM(PARAM_SSP_INTSTAT_RAW(RawIntType));
 747:../Source Files/lpc17xx_ssp.c **** 
 748:../Source Files/lpc17xx_ssp.c **** 	return ((SSPx->RIS & RawIntType) ? SET : RESET);
 1290              		.loc 1 748 0
 1291 0448 8369     		ldr	r3, [r0, #24]
 1292 044a 1942     		tst	r1, r3
 749:../Source Files/lpc17xx_ssp.c **** }
 1293              		.loc 1 749 0
 1294 044c 0CBF     		ite	eq
 1295 044e 0020     		moveq	r0, #0
 1296 0450 0120     		movne	r0, #1
 1297              	.LVL130:
 1298 0452 7047     		bx	lr
 1299              		.cfi_endproc
 1300              	.LFE72:
 1302              		.align	1
 1303              		.global	SSP_GetRawIntStatusReg
 1304              		.thumb
 1305              		.thumb_func
 1307              	SSP_GetRawIntStatusReg:
 1308              	.LFB73:
 750:../Source Files/lpc17xx_ssp.c **** 
 751:../Source Files/lpc17xx_ssp.c **** /*********************************************************************//**
 752:../Source Files/lpc17xx_ssp.c ****  * @brief		Get Raw Interrupt Status register
 753:../Source Files/lpc17xx_ssp.c ****  * @param[in]	SSPx	SSP peripheral selected, should be:
 754:../Source Files/lpc17xx_ssp.c ****  * 						- LPC_SSP0: SSP0 peripheral
 755:../Source Files/lpc17xx_ssp.c ****  * 						- LPC_SSP1: SSP1 peripheral
 756:../Source Files/lpc17xx_ssp.c ****  * @return		Raw Interrupt Status (RIS) register value
 757:../Source Files/lpc17xx_ssp.c ****  **********************************************************************/
 758:../Source Files/lpc17xx_ssp.c **** uint32_t SSP_GetRawIntStatusReg(LPC_SSP_TypeDef *SSPx)
 759:../Source Files/lpc17xx_ssp.c **** {
 1309              		.loc 1 759 0
 1310              		.cfi_startproc
 1311              		@ args = 0, pretend = 0, frame = 0
 1312              		@ frame_needed = 0, uses_anonymous_args = 0
 1313              		@ link register save eliminated.
 1314              	.LVL131:
 760:../Source Files/lpc17xx_ssp.c **** 	CHECK_PARAM(PARAM_SSPx(SSPx));
 761:../Source Files/lpc17xx_ssp.c **** 	return (SSPx->RIS);
 1315              		.loc 1 761 0
 1316 0454 8069     		ldr	r0, [r0, #24]
 1317              	.LVL132:
 762:../Source Files/lpc17xx_ssp.c **** }
 1318              		.loc 1 762 0
 1319 0456 7047     		bx	lr
 1320              		.cfi_endproc
 1321              	.LFE73:
 1323              		.align	1
 1324              		.global	SSP_GetIntStatus
 1325              		.thumb
 1326              		.thumb_func
 1328              	SSP_GetIntStatus:
 1329              	.LFB74:
 763:../Source Files/lpc17xx_ssp.c **** 
 764:../Source Files/lpc17xx_ssp.c **** /*********************************************************************//**
 765:../Source Files/lpc17xx_ssp.c ****  * @brief	Check whether the specified interrupt status flag is
 766:../Source Files/lpc17xx_ssp.c ****  * 			set or not
 767:../Source Files/lpc17xx_ssp.c ****  * @param[in]	SSPx	SSP peripheral selected, should be:
 768:../Source Files/lpc17xx_ssp.c ****  * 						- LPC_SSP0: SSP0 peripheral
 769:../Source Files/lpc17xx_ssp.c ****  * 						- LPC_SSP1: SSP1 peripheral
 770:../Source Files/lpc17xx_ssp.c ****  * @param[in]	IntType	Raw Interrupt Type, should be:
 771:../Source Files/lpc17xx_ssp.c ****  * 				- SSP_INTSTAT_ROR: Receive Overrun interrupt
 772:../Source Files/lpc17xx_ssp.c ****  * 				- SSP_INTSTAT_RT: Receive Time out interrupt
 773:../Source Files/lpc17xx_ssp.c ****  * 				- SSP_INTSTAT_RX: RX FIFO is at least half full interrupt
 774:../Source Files/lpc17xx_ssp.c ****  * 				- SSP_INTSTAT_TX: TX FIFO is at least half empty interrupt
 775:../Source Files/lpc17xx_ssp.c ****  * @return	New State of specified interrupt status flag in SSP peripheral
 776:../Source Files/lpc17xx_ssp.c ****  * Note: Enabling/Disabling specified interrupt in SSP peripheral effects
 777:../Source Files/lpc17xx_ssp.c ****  * 			to Interrupt Status flag.
 778:../Source Files/lpc17xx_ssp.c ****  **********************************************************************/
 779:../Source Files/lpc17xx_ssp.c **** IntStatus SSP_GetIntStatus (LPC_SSP_TypeDef *SSPx, uint32_t IntType)
 780:../Source Files/lpc17xx_ssp.c **** {
 1330              		.loc 1 780 0
 1331              		.cfi_startproc
 1332              		@ args = 0, pretend = 0, frame = 0
 1333              		@ frame_needed = 0, uses_anonymous_args = 0
 1334              		@ link register save eliminated.
 1335              	.LVL133:
 781:../Source Files/lpc17xx_ssp.c **** 	CHECK_PARAM(PARAM_SSPx(SSPx));
 782:../Source Files/lpc17xx_ssp.c **** 	CHECK_PARAM(PARAM_SSP_INTSTAT(IntType));
 783:../Source Files/lpc17xx_ssp.c **** 
 784:../Source Files/lpc17xx_ssp.c **** 	return ((SSPx->MIS & IntType) ? SET :RESET);
 1336              		.loc 1 784 0
 1337 0458 C369     		ldr	r3, [r0, #28]
 1338 045a 1942     		tst	r1, r3
 785:../Source Files/lpc17xx_ssp.c **** }
 1339              		.loc 1 785 0
 1340 045c 0CBF     		ite	eq
 1341 045e 0020     		moveq	r0, #0
 1342 0460 0120     		movne	r0, #1
 1343              	.LVL134:
 1344 0462 7047     		bx	lr
 1345              		.cfi_endproc
 1346              	.LFE74:
 1348              		.align	1
 1349              		.global	SSP_ClearIntPending
 1350              		.thumb
 1351              		.thumb_func
 1353              	SSP_ClearIntPending:
 1354              	.LFB75:
 786:../Source Files/lpc17xx_ssp.c **** 
 787:../Source Files/lpc17xx_ssp.c **** /*********************************************************************//**
 788:../Source Files/lpc17xx_ssp.c ****  * @brief				Clear specified interrupt pending in SSP peripheral
 789:../Source Files/lpc17xx_ssp.c ****  * @param[in]	SSPx	SSP peripheral selected, should be:
 790:../Source Files/lpc17xx_ssp.c ****  *  					- LPC_SSP0: SSP0 peripheral
 791:../Source Files/lpc17xx_ssp.c ****  * 						- LPC_SSP1: SSP1 peripheral
 792:../Source Files/lpc17xx_ssp.c ****  * @param[in]	IntType	Interrupt pending to clear, should be:
 793:../Source Files/lpc17xx_ssp.c ****  * 						- SSP_INTCLR_ROR: clears the "frame was received when
 794:../Source Files/lpc17xx_ssp.c ****  * 						RxFIFO was full" interrupt.
 795:../Source Files/lpc17xx_ssp.c ****  * 						- SSP_INTCLR_RT: clears the "Rx FIFO was not empty and
 796:../Source Files/lpc17xx_ssp.c ****  * 						has not been read for a timeout period" interrupt.
 797:../Source Files/lpc17xx_ssp.c ****  * @return		None
 798:../Source Files/lpc17xx_ssp.c ****  **********************************************************************/
 799:../Source Files/lpc17xx_ssp.c **** void SSP_ClearIntPending(LPC_SSP_TypeDef *SSPx, uint32_t IntType)
 800:../Source Files/lpc17xx_ssp.c **** {
 1355              		.loc 1 800 0
 1356              		.cfi_startproc
 1357              		@ args = 0, pretend = 0, frame = 0
 1358              		@ frame_needed = 0, uses_anonymous_args = 0
 1359              		@ link register save eliminated.
 1360              	.LVL135:
 801:../Source Files/lpc17xx_ssp.c **** 	CHECK_PARAM(PARAM_SSPx(SSPx));
 802:../Source Files/lpc17xx_ssp.c **** 	CHECK_PARAM(PARAM_SSP_INTCLR(IntType));
 803:../Source Files/lpc17xx_ssp.c **** 
 804:../Source Files/lpc17xx_ssp.c **** 	SSPx->ICR = IntType;
 1361              		.loc 1 804 0
 1362 0464 0162     		str	r1, [r0, #32]
 1363 0466 7047     		bx	lr
 1364              		.cfi_endproc
 1365              	.LFE75:
 1367              		.align	1
 1368              		.global	SSP_DMACmd
 1369              		.thumb
 1370              		.thumb_func
 1372              	SSP_DMACmd:
 1373              	.LFB76:
 805:../Source Files/lpc17xx_ssp.c **** }
 806:../Source Files/lpc17xx_ssp.c **** 
 807:../Source Files/lpc17xx_ssp.c **** /*********************************************************************//**
 808:../Source Files/lpc17xx_ssp.c ****  * @brief				Enable/Disable DMA function for SSP peripheral
 809:../Source Files/lpc17xx_ssp.c ****  * @param[in]	SSPx	SSP peripheral selected, should be:
 810:../Source Files/lpc17xx_ssp.c ****  *  					- LPC_SSP0: SSP0 peripheral
 811:../Source Files/lpc17xx_ssp.c ****  * 						- LPC_SSP1: SSP1 peripheral
 812:../Source Files/lpc17xx_ssp.c ****  * @param[in]	DMAMode	Type of DMA, should be:
 813:../Source Files/lpc17xx_ssp.c ****  * 						- SSP_DMA_TX: DMA for the transmit FIFO
 814:../Source Files/lpc17xx_ssp.c ****  * 						- SSP_DMA_RX: DMA for the Receive FIFO
 815:../Source Files/lpc17xx_ssp.c ****  * @param[in]	NewState	New State of DMA function on SSP peripheral,
 816:../Source Files/lpc17xx_ssp.c ****  * 						should be:
 817:../Source Files/lpc17xx_ssp.c ****  * 						- ENALBE: Enable this function
 818:../Source Files/lpc17xx_ssp.c ****  * 						- DISABLE: Disable this function
 819:../Source Files/lpc17xx_ssp.c ****  * @return		None
 820:../Source Files/lpc17xx_ssp.c ****  **********************************************************************/
 821:../Source Files/lpc17xx_ssp.c **** void SSP_DMACmd(LPC_SSP_TypeDef *SSPx, uint32_t DMAMode, FunctionalState NewState)
 822:../Source Files/lpc17xx_ssp.c **** {
 1374              		.loc 1 822 0
 1375              		.cfi_startproc
 1376              		@ args = 0, pretend = 0, frame = 0
 1377              		@ frame_needed = 0, uses_anonymous_args = 0
 1378              		@ link register save eliminated.
 1379              	.LVL136:
 823:../Source Files/lpc17xx_ssp.c **** 	CHECK_PARAM(PARAM_SSPx(SSPx));
 824:../Source Files/lpc17xx_ssp.c **** 	CHECK_PARAM(PARAM_SSP_DMA(DMAMode));
 825:../Source Files/lpc17xx_ssp.c **** 	CHECK_PARAM(PARAM_FUNCTIONALSTATE(NewState));
 826:../Source Files/lpc17xx_ssp.c **** 
 827:../Source Files/lpc17xx_ssp.c **** 	if (NewState == ENABLE)
 828:../Source Files/lpc17xx_ssp.c **** 	{
 829:../Source Files/lpc17xx_ssp.c **** 		SSPx->DMACR |= DMAMode;
 1380              		.loc 1 829 0
 1381 0468 436A     		ldr	r3, [r0, #36]
 827:../Source Files/lpc17xx_ssp.c **** 	if (NewState == ENABLE)
 1382              		.loc 1 827 0
 1383 046a 012A     		cmp	r2, #1
 830:../Source Files/lpc17xx_ssp.c **** 	}
 831:../Source Files/lpc17xx_ssp.c **** 	else
 832:../Source Files/lpc17xx_ssp.c **** 	{
 833:../Source Files/lpc17xx_ssp.c **** 		SSPx->DMACR &= (~DMAMode) & SSP_DMA_BITMASK;
 1384              		.loc 1 833 0
 1385 046c 16BF     		itet	ne
 1386 046e 03F00303 		andne	r3, r3, #3
 829:../Source Files/lpc17xx_ssp.c **** 		SSPx->DMACR |= DMAMode;
 1387              		.loc 1 829 0
 1388 0472 1943     		orreq	r1, r1, r3
 1389              	.LVL137:
 1390              		.loc 1 833 0
 1391 0474 23EA0101 		bicne	r1, r3, r1
 1392 0478 4162     		str	r1, [r0, #36]
 1393 047a 7047     		bx	lr
 1394              		.cfi_endproc
 1395              	.LFE76:
 1397              		.comm	Rx_Buf1,64,1
 1398              		.comm	Tx_Buf1,64,1
 1399              		.comm	I2C_Rx_Buf,64,1
 1400              		.comm	I2C_Tx_Buf,64,1
 1401              		.comm	TxIntStat,1,1
 1402              		.comm	rb,528,4
 1403              		.comm	EscFlag,2,2
 1404              	.Letext0:
 1405              		.file 2 "c:\\program files (x86)\\gnu tools arm embedded\\4.7 2013q2\\bin\\../lib/gcc/arm-none-eab
 1406              		.file 3 "../CM3 Core/LPC17xx.h"
 1407              		.file 4 "../Header Files/lpc_types.h"
 1408              		.file 5 "../Header Files/lpc17xx_pinsel.h"
 1409              		.file 6 "../Header Files/lpc17xx_uart.h"
 1410              		.file 7 "../Header Files/lpc17xx_ssp.h"
 1411              		.file 8 "../CM3 Core/core_cm3.h"
 1412              		.file 9 "../Header Files/lpc17xx_i2c.h"
 1413              		.file 10 "../Header Files/lpc17xx_gpio.h"
 1414              		.file 11 "../Header Files/lpc17xx_clkpwr.h"
DEFINED SYMBOLS
                            *ABS*:00000000 lpc17xx_ssp.c
C:\Users\raghav\AppData\Local\Temp\ccLq2ajk.s:18     .text:00000000 $t
C:\Users\raghav\AppData\Local\Temp\ccLq2ajk.s:23     .text:00000000 CS_Init1
C:\Users\raghav\AppData\Local\Temp\ccLq2ajk.s:78     .text:0000003c $d
C:\Users\raghav\AppData\Local\Temp\ccLq2ajk.s:83     .text:00000044 $t
C:\Users\raghav\AppData\Local\Temp\ccLq2ajk.s:88     .text:00000044 CS_Force1
C:\Users\raghav\AppData\Local\Temp\ccLq2ajk.s:150    .text:00000078 $d
C:\Users\raghav\AppData\Local\Temp\ccLq2ajk.s:155    .text:00000080 $t
C:\Users\raghav\AppData\Local\Temp\ccLq2ajk.s:160    .text:00000080 Buffer_Init1
C:\Users\raghav\AppData\Local\Temp\ccLq2ajk.s:190    .text:00000094 $d
                            *COM*:00000040 Tx_Buf1
                            *COM*:00000040 Rx_Buf1
C:\Users\raghav\AppData\Local\Temp\ccLq2ajk.s:195    .text:0000009c $t
C:\Users\raghav\AppData\Local\Temp\ccLq2ajk.s:200    .text:0000009c SSP_Init
C:\Users\raghav\AppData\Local\Temp\ccLq2ajk.s:357    .text:00000130 $d
C:\Users\raghav\AppData\Local\Temp\ccLq2ajk.s:364    .text:00000138 $t
C:\Users\raghav\AppData\Local\Temp\ccLq2ajk.s:369    .text:00000138 SSP_DeInit
C:\Users\raghav\AppData\Local\Temp\ccLq2ajk.s:403    .text:00000158 $d
C:\Users\raghav\AppData\Local\Temp\ccLq2ajk.s:408    .text:00000160 $t
C:\Users\raghav\AppData\Local\Temp\ccLq2ajk.s:413    .text:00000160 SSP_GetDataSize
C:\Users\raghav\AppData\Local\Temp\ccLq2ajk.s:435    .text:00000168 SSP_ConfigStructInit
C:\Users\raghav\AppData\Local\Temp\ccLq2ajk.s:465    .text:0000017c $d
C:\Users\raghav\AppData\Local\Temp\ccLq2ajk.s:469    .text:00000180 $t
C:\Users\raghav\AppData\Local\Temp\ccLq2ajk.s:474    .text:00000180 SSP_Config
C:\Users\raghav\AppData\Local\Temp\ccLq2ajk.s:669    .text:00000268 $d
C:\Users\raghav\AppData\Local\Temp\ccLq2ajk.s:676    .text:00000278 $t
C:\Users\raghav\AppData\Local\Temp\ccLq2ajk.s:681    .text:00000278 SSP_Cmd
C:\Users\raghav\AppData\Local\Temp\ccLq2ajk.s:708    .text:0000028a SSP_LoopBackCmd
C:\Users\raghav\AppData\Local\Temp\ccLq2ajk.s:735    .text:0000029c SSP_SlaveOutputCmd
C:\Users\raghav\AppData\Local\Temp\ccLq2ajk.s:762    .text:000002ae SSP_SendData
C:\Users\raghav\AppData\Local\Temp\ccLq2ajk.s:781    .text:000002b2 SSP_ReceiveData
C:\Users\raghav\AppData\Local\Temp\ccLq2ajk.s:803    .text:000002b8 SSP_ReadWrite
C:\Users\raghav\AppData\Local\Temp\ccLq2ajk.s:1227   .text:00000428 SSP_GetStatus
C:\Users\raghav\AppData\Local\Temp\ccLq2ajk.s:1252   .text:00000434 SSP_IntConfig
C:\Users\raghav\AppData\Local\Temp\ccLq2ajk.s:1282   .text:00000448 SSP_GetRawIntStatus
C:\Users\raghav\AppData\Local\Temp\ccLq2ajk.s:1307   .text:00000454 SSP_GetRawIntStatusReg
C:\Users\raghav\AppData\Local\Temp\ccLq2ajk.s:1328   .text:00000458 SSP_GetIntStatus
C:\Users\raghav\AppData\Local\Temp\ccLq2ajk.s:1353   .text:00000464 SSP_ClearIntPending
C:\Users\raghav\AppData\Local\Temp\ccLq2ajk.s:1372   .text:00000468 SSP_DMACmd
                            *COM*:00000040 I2C_Rx_Buf
                            *COM*:00000040 I2C_Tx_Buf
                            *COM*:00000001 TxIntStat
                            *COM*:00000210 rb
                            *COM*:00000002 EscFlag
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.549b84bf9d8399e395ff8216fcbb3d69
                           .group:00000000 wm4.LPC17xx.h.27.964facdaadd4aa3f18ac78c8a78f0013
                           .group:00000000 wm4.core_cm3.h.32.3cac756d6e704b813781f82afd94fa5f
                           .group:00000000 wm4.newlib.h.8.a9901dc52d1357e3e94003403d43f8b5
                           .group:00000000 wm4.features.h.22.b72b3baab2bb2eab3661375590100b6b
                           .group:00000000 wm4.config.h.193.5fb8ef056cdff92dec3dee9552839d8c
                           .group:00000000 wm4._ansi.h.23.7aefdac4826acebbfc9f3822a0aeb14c
                           .group:00000000 wm4.stdint.h.20.54ad762faa59e3c05491630641c8d8bf
                           .group:00000000 wm4.core_cmInstr.h.25.6beb15babd14c076008ec0890c26e21c
                           .group:00000000 wm4.core_cm3.h.83.1a3cb9afc687cf157efeddb3d5f3109e
                           .group:00000000 wm4.LPC17xx.h.953.82b7a9ed60bb594048bc8738cf1d3489
                           .group:00000000 wm4.lpc_types.h.32.72d58ce80fabd1a5430c6ec0500a090b
                           .group:00000000 wm4.lpc17xx_pinsel.h.30.767cda9b27a5c688cd97e5947d664047
                           .group:00000000 wm4.lpc17xx_clkpwr.h.30.8537d92ff6965961e80fda89ac5019f2
                           .group:00000000 wm4.lpc17xx_systick.h.30.9f34c15ae315a203fed1d933040ad7b9
                           .group:00000000 wm4.lpc17xx_gpio.h.48.9d83a3048c670bed300498c0197398d5
                           .group:00000000 wm4.lpc17xx_wdt.h.34.a2dcafab9849854019efb51f717a8129
                           .group:00000000 wm4.stdarg.h.31.b70f21342353634f7b44d85f85f13832
                           .group:00000000 wm4.lpc17xx_uart.h.58.dbba6e724b29a6214e9cafbaf3ee8a9e
                           .group:00000000 wm4.lpc17xx_i2c.h.30.8ecc2351e7cba41135ba36b3ad45f764
                           .group:00000000 wm4.lpc_ssp_glcd.h.29.fd1be72cf95f09a7ec6c902842a1a822
                           .group:00000000 wm4._default_types.h.6.5e12cd604db8ce00b62bb2f02708eaf3
                           .group:00000000 wm4.lock.h.2.9bc98482741e5e2a9450b12934a684ea
                           .group:00000000 wm4.stddef.h.349.31f4c5baff3fa2689010b32028da9c47
                           .group:00000000 wm4.reent.h.16.9e42f0e588b85e70b2bf6572af57ce64
                           .group:00000000 wm4.math.h.35.cc9264b0ced3bd063c5784e64e89cf51
                           .group:00000000 wm4.lpc_glcd_cal.h.36.07281023d52dd7883e5e4c8a890cf1a4
                           .group:00000000 wm4.lpc_i2c_tsc2004.h.29.97f3f7cf57136a998c07fe66c226a2b2
                           .group:00000000 wm4.lpc17xx_ssp.h.48.cd045d667ab7b89d5d550d38997df61b

UNDEFINED SYMBOLS
GPIO_SetDir
GPIO_SetValue
GPIO_ClearValue
CLKPWR_ConfigPPWR
CLKPWR_GetPCLK
PINSEL_ConfigPin
