library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;


entity AddSub4 is

	port(a,b : in std_logic_vector(3 downto 0);
			sub: in std_logic;
			sum: out std_logic_vector(3 downto 0);
			cOut: out std_logic);
			
end AddSub4;

architecture Structural of AddSub4 is
	signal s_b: std_logic_vector(3 downto 0);
begin

s_b <=  b when (sub = '0') else not b;

adder: entity work.Adder4(Structural)
	
port map(a => a,
			b => s_b,
			cin => sub,
			s => sum,
			cout => cOut);

end Structural;