Source Block: serv/rtl/serv_state.v@84:94@HdlStmAssign

   reg 	pending_irq;

   assign o_dbus_cyc = (state == IDLE) & stage_two_pending & i_mem_op & !mem_misalign;

   assign o_rf_rreq = i_ibus_ack;

   always @(posedge i_clk) begin
      if (state == INIT)
	o_ctrl_jump <= i_take_branch;
      if (state == IDLE)

Diff Content:
- 89    assign o_rf_rreq = i_ibus_ack;
+ 89    wire trap_pending = (o_ctrl_jump & i_ctrl_misalign) | mem_misalign;
+ 89    assign o_rf_rreq = i_ibus_ack | (stage_two_req & trap_pending);
+ 89    assign o_rf_wreq = ((i_shift_op & i_alu_sh_done & stage_two_pending) | (i_mem_op & i_dbus_ack) | (stage_two_req & (i_slt_op | i_branch_op))) & !trap_pending;
+ 89    assign o_bufreg_hold = !cnt_en & (stage_two_req | ~i_shift_op);

Clone Blocks:
Clone Blocks 1:
serv/rtl/serv_state.v@82:92

   reg 	stage_two_pending;

   reg 	pending_irq;

   assign o_dbus_cyc = (state == IDLE) & stage_two_pending & i_mem_op & !mem_misalign;

   assign o_rf_rreq = i_ibus_ack;

   always @(posedge i_clk) begin
      if (state == INIT)

