

================================================================
== Vitis HLS Report for 'init_block_AB_proc48417'
================================================================
* Date:           Tue Sep  5 22:47:50 2023

* Version:        2019.2.1 (Build 2729669 on Thu Dec 05 05:13:00 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.375 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      130|      130| 0.433 us | 0.433 us |  130|  130|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- init_block_AB  |      128|      128|         3|          2|          1|    64|    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       43|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|       47|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      222|    -|
|Register             |        -|     -|      138|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      138|      312|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+---------------------------------+---------+----+---+----+-----+
    |                Instance               |              Module             | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------------------+---------------------------------+---------+----+---+----+-----+
    |Bert_layer_add_10ns_10ns_10_1_1_U2242  |Bert_layer_add_10ns_10ns_10_1_1  |        0|   0|  0|  10|    0|
    |Bert_layer_add_10ns_10ns_10_1_1_U2243  |Bert_layer_add_10ns_10ns_10_1_1  |        0|   0|  0|  10|    0|
    |Bert_layer_add_10ns_10ns_10_1_1_U2244  |Bert_layer_add_10ns_10ns_10_1_1  |        0|   0|  0|  10|    0|
    |Bert_layer_add_10ns_10ns_10_1_1_U2245  |Bert_layer_add_10ns_10ns_10_1_1  |        0|   0|  0|  10|    0|
    |Bert_layer_add_7ns_7ns_7_1_1_U2241     |Bert_layer_add_7ns_7ns_7_1_1     |        0|   0|  0|   7|    0|
    +---------------------------------------+---------------------------------+---------+----+---+----+-----+
    |Total                                  |                                 |        0|   0|  0|  47|    0|
    +---------------------------------------+---------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_pp0_stage0_01001         |    and   |   0|  0|   2|           1|           1|
    |icmp_ln71_fu_360_p2               |   icmp   |   0|  0|  11|           7|           8|
    |ap_block_state1                   |    or    |   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |   0|  0|   2|           1|           1|
    |or_ln74_1_fu_306_p2               |    or    |   0|  0|   4|           4|           2|
    |or_ln74_2_fu_312_p2               |    or    |   0|  0|   4|           4|           2|
    |or_ln74_fu_292_p2                 |    or    |   0|  0|   4|           4|           1|
    |or_ln77_1_fu_340_p2               |    or    |   0|  0|   4|           4|           2|
    |or_ln77_2_fu_346_p2               |    or    |   0|  0|   4|           4|           2|
    |or_ln77_fu_326_p2                 |    or    |   0|  0|   4|           4|           1|
    |ap_enable_pp0                     |    xor   |   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  43|          35|          23|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  27|          5|    1|          5|
    |ap_done                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_phi_mux_k_phi_fu_268_p4   |   9|          2|    7|         14|
    |block_A_loader_0_V_V1_blk_n  |   9|          2|    1|          2|
    |block_A_loader_1_V_V2_blk_n  |   9|          2|    1|          2|
    |block_A_loader_2_V_V3_blk_n  |   9|          2|    1|          2|
    |block_A_loader_3_V_V4_blk_n  |   9|          2|    1|          2|
    |block_B_loader_0_V_V5_blk_n  |   9|          2|    1|          2|
    |block_B_loader_1_V_V6_blk_n  |   9|          2|    1|          2|
    |block_B_loader_2_V_V7_blk_n  |   9|          2|    1|          2|
    |block_B_loader_3_V_V8_blk_n  |   9|          2|    1|          2|
    |ii_out_blk_n                 |   9|          2|    1|          2|
    |jj_out_blk_n                 |   9|          2|    1|          2|
    |k_reg_264                    |   9|          2|    7|         14|
    |real_start                   |   9|          2|    1|          2|
    |v20_V_address0               |  15|          3|   10|         30|
    |v20_V_address1               |  15|          3|   10|         30|
    |v21_V_address0               |  15|          3|   10|         30|
    |v21_V_address1               |  15|          3|   10|         30|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 222|         47|   68|        179|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln71_reg_530         |   7|   0|    7|          0|
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln71_reg_526        |   1|   0|    1|          0|
    |k_reg_264                |   7|   0|    7|          0|
    |or_ln74_1_reg_501        |   2|   0|    4|          2|
    |or_ln77_1_reg_516        |   2|   0|    4|          2|
    |start_once_reg           |   1|   0|    1|          0|
    |tmp_29_reg_496           |   2|   0|   10|          8|
    |tmp_30_reg_506           |   2|   0|   10|          8|
    |tmp_31_reg_511           |   2|   0|   10|          8|
    |tmp_32_reg_521           |   2|   0|   10|          8|
    |v20_V_load_1_reg_586     |  24|   0|   24|          0|
    |v20_V_load_reg_581       |  24|   0|   24|          0|
    |v21_V_load_1_reg_596     |  24|   0|   24|          0|
    |v21_V_load_reg_591       |  24|   0|   24|          0|
    |zext_ln74_reg_535        |   7|   0|   10|          3|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 138|   0|  177|         39|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs | init_block_AB_proc48417 | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs | init_block_AB_proc48417 | return value |
|ap_start                      |  in |    1| ap_ctrl_hs | init_block_AB_proc48417 | return value |
|start_full_n                  |  in |    1| ap_ctrl_hs | init_block_AB_proc48417 | return value |
|ap_done                       | out |    1| ap_ctrl_hs | init_block_AB_proc48417 | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs | init_block_AB_proc48417 | return value |
|ap_idle                       | out |    1| ap_ctrl_hs | init_block_AB_proc48417 | return value |
|ap_ready                      | out |    1| ap_ctrl_hs | init_block_AB_proc48417 | return value |
|start_out                     | out |    1| ap_ctrl_hs | init_block_AB_proc48417 | return value |
|start_write                   | out |    1| ap_ctrl_hs | init_block_AB_proc48417 | return value |
|v20_V_address0                | out |   10|  ap_memory |          v20_V          |     array    |
|v20_V_ce0                     | out |    1|  ap_memory |          v20_V          |     array    |
|v20_V_q0                      |  in |   24|  ap_memory |          v20_V          |     array    |
|v20_V_address1                | out |   10|  ap_memory |          v20_V          |     array    |
|v20_V_ce1                     | out |    1|  ap_memory |          v20_V          |     array    |
|v20_V_q1                      |  in |   24|  ap_memory |          v20_V          |     array    |
|ii                            |  in |    2|   ap_none  |            ii           |    scalar    |
|block_A_loader_0_V_V1_din     | out |   24|   ap_fifo  |  block_A_loader_0_V_V1  |    pointer   |
|block_A_loader_0_V_V1_full_n  |  in |    1|   ap_fifo  |  block_A_loader_0_V_V1  |    pointer   |
|block_A_loader_0_V_V1_write   | out |    1|   ap_fifo  |  block_A_loader_0_V_V1  |    pointer   |
|block_A_loader_1_V_V2_din     | out |   24|   ap_fifo  |  block_A_loader_1_V_V2  |    pointer   |
|block_A_loader_1_V_V2_full_n  |  in |    1|   ap_fifo  |  block_A_loader_1_V_V2  |    pointer   |
|block_A_loader_1_V_V2_write   | out |    1|   ap_fifo  |  block_A_loader_1_V_V2  |    pointer   |
|block_A_loader_2_V_V3_din     | out |   24|   ap_fifo  |  block_A_loader_2_V_V3  |    pointer   |
|block_A_loader_2_V_V3_full_n  |  in |    1|   ap_fifo  |  block_A_loader_2_V_V3  |    pointer   |
|block_A_loader_2_V_V3_write   | out |    1|   ap_fifo  |  block_A_loader_2_V_V3  |    pointer   |
|block_A_loader_3_V_V4_din     | out |   24|   ap_fifo  |  block_A_loader_3_V_V4  |    pointer   |
|block_A_loader_3_V_V4_full_n  |  in |    1|   ap_fifo  |  block_A_loader_3_V_V4  |    pointer   |
|block_A_loader_3_V_V4_write   | out |    1|   ap_fifo  |  block_A_loader_3_V_V4  |    pointer   |
|v21_V_address0                | out |   10|  ap_memory |          v21_V          |     array    |
|v21_V_ce0                     | out |    1|  ap_memory |          v21_V          |     array    |
|v21_V_q0                      |  in |   24|  ap_memory |          v21_V          |     array    |
|v21_V_address1                | out |   10|  ap_memory |          v21_V          |     array    |
|v21_V_ce1                     | out |    1|  ap_memory |          v21_V          |     array    |
|v21_V_q1                      |  in |   24|  ap_memory |          v21_V          |     array    |
|jj                            |  in |    2|   ap_none  |            jj           |    scalar    |
|block_B_loader_0_V_V5_din     | out |   24|   ap_fifo  |  block_B_loader_0_V_V5  |    pointer   |
|block_B_loader_0_V_V5_full_n  |  in |    1|   ap_fifo  |  block_B_loader_0_V_V5  |    pointer   |
|block_B_loader_0_V_V5_write   | out |    1|   ap_fifo  |  block_B_loader_0_V_V5  |    pointer   |
|block_B_loader_1_V_V6_din     | out |   24|   ap_fifo  |  block_B_loader_1_V_V6  |    pointer   |
|block_B_loader_1_V_V6_full_n  |  in |    1|   ap_fifo  |  block_B_loader_1_V_V6  |    pointer   |
|block_B_loader_1_V_V6_write   | out |    1|   ap_fifo  |  block_B_loader_1_V_V6  |    pointer   |
|block_B_loader_2_V_V7_din     | out |   24|   ap_fifo  |  block_B_loader_2_V_V7  |    pointer   |
|block_B_loader_2_V_V7_full_n  |  in |    1|   ap_fifo  |  block_B_loader_2_V_V7  |    pointer   |
|block_B_loader_2_V_V7_write   | out |    1|   ap_fifo  |  block_B_loader_2_V_V7  |    pointer   |
|block_B_loader_3_V_V8_din     | out |   24|   ap_fifo  |  block_B_loader_3_V_V8  |    pointer   |
|block_B_loader_3_V_V8_full_n  |  in |    1|   ap_fifo  |  block_B_loader_3_V_V8  |    pointer   |
|block_B_loader_3_V_V8_write   | out |    1|   ap_fifo  |  block_B_loader_3_V_V8  |    pointer   |
|ii_out_din                    | out |    2|   ap_fifo  |          ii_out         |    pointer   |
|ii_out_full_n                 |  in |    1|   ap_fifo  |          ii_out         |    pointer   |
|ii_out_write                  | out |    1|   ap_fifo  |          ii_out         |    pointer   |
|jj_out_din                    | out |    2|   ap_fifo  |          jj_out         |    pointer   |
|jj_out_full_n                 |  in |    1|   ap_fifo  |          jj_out         |    pointer   |
|jj_out_write                  | out |    1|   ap_fifo  |          jj_out         |    pointer   |
+------------------------------+-----+-----+------------+-------------------------+--------------+

