// Seed: 4001554204
`define pp_1 0
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output id_11;
  input id_10;
  input id_9;
  output id_8;
  output id_7;
  input id_6;
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  type_0 id_12 (
      .id_0(id_5),
      .id_1(),
      .id_2(id_10)
  );
  assign id_5 = 1'b0;
  always @(posedge id_1 or 1) begin
    id_2 <= 1'b0;
  end
  type_16(
      1, 1, 1 & 1
  );
  assign id_12 = id_6;
  logic id_13;
  type_18(
      1'b0, 1, id_3
  );
  assign id_2 = 1'h0;
  logic id_14;
  logic id_15 = id_7 - !id_3[1 : 1'b0];
endmodule
