

================================================================
== Vivado HLS Report for 'max_det'
================================================================
* Date:           Fri Sep 22 10:47:28 2023

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        Max_Det
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.18|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|   44|    2|   44|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   36|   36|         3|          -|          -|    12|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_7)
	11  / (!tmp_7)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / (!exitcond)
	11  / (exitcond)
9 --> 
	10  / true
10 --> 
	8  / true
11 --> 

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%peaks_V = alloca [12 x i26], align 4" [Max_Det/max_det.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 12> <RAM>
ST_1 : Operation 13 [2/2] (0.00ns)   --->   "%vsum_1_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %vsum_1_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 14 [2/2] (0.00ns)   --->   "%vlr_1_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %vlr_1_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 15 [2/2] (0.00ns)   --->   "%vbt_1_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %vbt_1_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 16 [2/2] (0.00ns)   --->   "%vsum_2_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %vsum_2_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 17 [2/2] (0.00ns)   --->   "%vlr_2_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %vlr_2_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 18 [2/2] (0.00ns)   --->   "%vbt_2_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %vbt_2_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 19 [2/2] (0.00ns)   --->   "%vsum_3_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %vsum_3_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 20 [2/2] (0.00ns)   --->   "%vlr_3_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %vlr_3_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 21 [2/2] (0.00ns)   --->   "%vbt_3_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %vbt_3_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 22 [2/2] (0.00ns)   --->   "%vsum_4_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %vsum_4_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 23 [2/2] (0.00ns)   --->   "%vlr_4_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %vlr_4_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 24 [2/2] (0.00ns)   --->   "%vbt_4_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %vbt_4_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 2> : 8.18ns
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %vsum_1_V), !map !48"
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %vlr_1_V), !map !52"
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %vbt_1_V), !map !56"
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_peaks_V), !map !60"
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %vsum_2_V), !map !66"
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %vlr_2_V), !map !70"
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %vbt_2_V), !map !74"
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %vsum_3_V), !map !78"
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %vlr_3_V), !map !82"
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %vbt_3_V), !map !86"
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %vsum_4_V), !map !90"
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %vlr_4_V), !map !94"
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %vbt_4_V), !map !98"
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @max_det_str) nounwind"
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %vbt_4_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [Max_Det/max_det.cpp:5]
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %vlr_4_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [Max_Det/max_det.cpp:6]
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %vsum_4_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [Max_Det/max_det.cpp:7]
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %vbt_3_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [Max_Det/max_det.cpp:8]
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %vlr_3_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [Max_Det/max_det.cpp:9]
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %vsum_3_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [Max_Det/max_det.cpp:10]
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %vbt_2_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [Max_Det/max_det.cpp:11]
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %vlr_2_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [Max_Det/max_det.cpp:12]
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %vsum_2_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [Max_Det/max_det.cpp:13]
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_peaks_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 9, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [Max_Det/max_det.cpp:14]
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %vbt_1_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [Max_Det/max_det.cpp:15]
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %vlr_1_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [Max_Det/max_det.cpp:16]
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %vsum_1_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [Max_Det/max_det.cpp:17]
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [Max_Det/max_det.cpp:18]
ST_2 : Operation 53 [1/2] (0.00ns)   --->   "%vsum_1_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %vsum_1_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%vsum_i_1_V_2 = trunc i32 %vsum_1_V_read to i26"
ST_2 : Operation 55 [1/2] (0.00ns)   --->   "%vlr_1_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %vlr_1_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%vlr_test_1_V = trunc i32 %vlr_1_V_read to i26"
ST_2 : Operation 57 [1/2] (0.00ns)   --->   "%vbt_1_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %vbt_1_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%vbt_test_1_V = trunc i32 %vbt_1_V_read to i26"
ST_2 : Operation 59 [1/2] (0.00ns)   --->   "%vsum_2_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %vsum_2_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%vsum_i_2_V_2 = trunc i32 %vsum_2_V_read to i26"
ST_2 : Operation 61 [1/2] (0.00ns)   --->   "%vlr_2_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %vlr_2_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%vlr_test_2_V = trunc i32 %vlr_2_V_read to i26"
ST_2 : Operation 63 [1/2] (0.00ns)   --->   "%vbt_2_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %vbt_2_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%vbt_test_2_V = trunc i32 %vbt_2_V_read to i26"
ST_2 : Operation 65 [1/2] (0.00ns)   --->   "%vsum_3_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %vsum_3_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%vsum_i_3_V_2 = trunc i32 %vsum_3_V_read to i26"
ST_2 : Operation 67 [1/2] (0.00ns)   --->   "%vlr_3_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %vlr_3_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%vlr_test_3_V = trunc i32 %vlr_3_V_read to i26"
ST_2 : Operation 69 [1/2] (0.00ns)   --->   "%vbt_3_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %vbt_3_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%vbt_test_3_V = trunc i32 %vbt_3_V_read to i26"
ST_2 : Operation 71 [1/2] (0.00ns)   --->   "%vsum_4_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %vsum_4_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%vsum_i_4_V_2 = trunc i32 %vsum_4_V_read to i26"
ST_2 : Operation 73 [1/2] (0.00ns)   --->   "%vlr_4_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %vlr_4_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%vlr_test_4_V = trunc i32 %vlr_4_V_read to i26"
ST_2 : Operation 75 [1/2] (0.00ns)   --->   "%vbt_4_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %vbt_4_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%vbt_test_4_V = trunc i32 %vbt_4_V_read to i26"
ST_2 : Operation 77 [1/1] (2.06ns)   --->   "%tmp = icmp sgt i26 %vsum_i_1_V_2, 0" [Max_Det/max_det.cpp:80]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (2.05ns)   --->   "%vsum_i_1_V = sub i26 0, %vsum_i_1_V_2" [Max_Det/max_det.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (1.15ns)   --->   "%vsum_test_1_V_1 = select i1 %tmp, i26 %vsum_i_1_V_2, i26 %vsum_i_1_V" [Max_Det/max_det.cpp:80]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%comp_vsum_1_V_load = load i26* @comp_vsum_1_V, align 4" [Max_Det/max_det.cpp:86]
ST_2 : Operation 81 [1/1] (2.06ns)   --->   "%tmp_4 = icmp sgt i26 %vsum_test_1_V_1, %comp_vsum_1_V_load" [Max_Det/max_det.cpp:86]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%comp_11_V_load = load i26* @comp_11_V, align 4" [Max_Det/max_det.cpp:155]
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%comp_21_V_load = load i26* @comp_21_V, align 4" [Max_Det/max_det.cpp:156]
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%comp_31_V_load = load i26* @comp_31_V, align 4" [Max_Det/max_det.cpp:157]
ST_2 : Operation 85 [1/1] (1.15ns)   --->   "%vsum_i_1_V_1_comp_s = select i1 %tmp_4, i26 %vsum_i_1_V_2, i26 %comp_11_V_load" [Max_Det/max_det.cpp:86]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (1.15ns)   --->   "%vlr_test_1_V_comp_s = select i1 %tmp_4, i26 %vlr_test_1_V, i26 %comp_21_V_load" [Max_Det/max_det.cpp:86]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (1.15ns)   --->   "%vbt_test_1_V_comp_s = select i1 %tmp_4, i26 %vbt_test_1_V, i26 %comp_31_V_load" [Max_Det/max_det.cpp:86]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (2.06ns)   --->   "%tmp_5 = icmp sgt i26 %vsum_i_2_V_2, 0" [Max_Det/max_det.cpp:99]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (2.05ns)   --->   "%vsum_i_2_V = sub i26 0, %vsum_i_2_V_2" [Max_Det/max_det.cpp:102]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (1.15ns)   --->   "%vsum_i_2_V_2_Val2_s = select i1 %tmp_5, i26 %vsum_i_2_V_2, i26 %vsum_i_2_V" [Max_Det/max_det.cpp:99]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%comp_vsum_2_V_load = load i26* @comp_vsum_2_V, align 4" [Max_Det/max_det.cpp:105]
ST_2 : Operation 92 [1/1] (2.06ns)   --->   "%tmp_9 = icmp sgt i26 %vsum_i_2_V_2_Val2_s, %comp_vsum_2_V_load" [Max_Det/max_det.cpp:105]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%comp_12_V_load = load i26* @comp_12_V, align 4" [Max_Det/max_det.cpp:158]
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%comp_22_V_load = load i26* @comp_22_V, align 4" [Max_Det/max_det.cpp:159]
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%comp_32_V_load = load i26* @comp_32_V, align 4" [Max_Det/max_det.cpp:160]
ST_2 : Operation 96 [1/1] (1.15ns)   --->   "%vsum_i_2_V_1_comp_s = select i1 %tmp_9, i26 %vsum_i_2_V_2, i26 %comp_12_V_load" [Max_Det/max_det.cpp:105]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (1.15ns)   --->   "%vlr_test_2_V_comp_s = select i1 %tmp_9, i26 %vlr_test_2_V, i26 %comp_22_V_load" [Max_Det/max_det.cpp:105]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (1.15ns)   --->   "%vbt_test_2_V_comp_s = select i1 %tmp_9, i26 %vbt_test_2_V, i26 %comp_32_V_load" [Max_Det/max_det.cpp:105]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (2.06ns)   --->   "%tmp_s = icmp sgt i26 %vsum_i_3_V_2, 0" [Max_Det/max_det.cpp:118]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (2.05ns)   --->   "%vsum_i_3_V = sub i26 0, %vsum_i_3_V_2" [Max_Det/max_det.cpp:121]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (1.15ns)   --->   "%vsum_i_3_V_2_Val2_s = select i1 %tmp_s, i26 %vsum_i_3_V_2, i26 %vsum_i_3_V" [Max_Det/max_det.cpp:118]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%comp_vsum_3_V_load = load i26* @comp_vsum_3_V, align 4" [Max_Det/max_det.cpp:124]
ST_2 : Operation 103 [1/1] (2.06ns)   --->   "%tmp_1 = icmp sgt i26 %vsum_i_3_V_2_Val2_s, %comp_vsum_3_V_load" [Max_Det/max_det.cpp:124]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%comp_13_V_load = load i26* @comp_13_V, align 4" [Max_Det/max_det.cpp:161]
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%comp_23_V_load = load i26* @comp_23_V, align 4" [Max_Det/max_det.cpp:162]
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%comp_33_V_load = load i26* @comp_33_V, align 4" [Max_Det/max_det.cpp:163]
ST_2 : Operation 107 [1/1] (1.15ns)   --->   "%vsum_i_3_V_1_comp_s = select i1 %tmp_1, i26 %vsum_i_3_V_2, i26 %comp_13_V_load" [Max_Det/max_det.cpp:124]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (1.15ns)   --->   "%vlr_test_3_V_comp_s = select i1 %tmp_1, i26 %vlr_test_3_V, i26 %comp_23_V_load" [Max_Det/max_det.cpp:124]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (1.15ns)   --->   "%vbt_test_3_V_comp_s = select i1 %tmp_1, i26 %vbt_test_3_V, i26 %comp_33_V_load" [Max_Det/max_det.cpp:124]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (2.06ns)   --->   "%tmp_2 = icmp sgt i26 %vsum_i_4_V_2, 0" [Max_Det/max_det.cpp:137]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (2.05ns)   --->   "%vsum_i_4_V = sub i26 0, %vsum_i_4_V_2" [Max_Det/max_det.cpp:140]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (1.15ns)   --->   "%vsum_i_4_V_2_Val2_s = select i1 %tmp_2, i26 %vsum_i_4_V_2, i26 %vsum_i_4_V" [Max_Det/max_det.cpp:137]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%comp_vsum_4_V_load = load i26* @comp_vsum_4_V, align 4" [Max_Det/max_det.cpp:143]
ST_2 : Operation 114 [1/1] (2.06ns)   --->   "%tmp_3 = icmp sgt i26 %vsum_i_4_V_2_Val2_s, %comp_vsum_4_V_load" [Max_Det/max_det.cpp:143]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%comp_14_V_load = load i26* @comp_14_V, align 4" [Max_Det/max_det.cpp:164]
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%comp_24_V_load = load i26* @comp_24_V, align 4" [Max_Det/max_det.cpp:165]
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%comp_34_V_load = load i26* @comp_34_V, align 4" [Max_Det/max_det.cpp:166]
ST_2 : Operation 118 [1/1] (1.15ns)   --->   "%vsum_i_4_V_1_comp_s = select i1 %tmp_3, i26 %vsum_i_4_V_2, i26 %comp_14_V_load" [Max_Det/max_det.cpp:143]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (1.15ns)   --->   "%vlr_test_4_V_comp_s = select i1 %tmp_3, i26 %vlr_test_4_V, i26 %comp_24_V_load" [Max_Det/max_det.cpp:143]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (1.15ns)   --->   "%vbt_test_4_V_comp_s = select i1 %tmp_3, i26 %vbt_test_4_V, i26 %comp_34_V_load" [Max_Det/max_det.cpp:143]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%contador_load = load i32* @contador, align 4" [Max_Det/max_det.cpp:151]
ST_2 : Operation 122 [1/1] (2.24ns)   --->   "%tmp_6 = add nsw i32 1, %contador_load" [Max_Det/max_det.cpp:151]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (2.14ns)   --->   "%tmp_7 = icmp eq i32 %tmp_6, 25000" [Max_Det/max_det.cpp:153]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (1.30ns)   --->   "br i1 %tmp_7, label %0, label %mergeST35" [Max_Det/max_det.cpp:153]
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%peaks_V_addr = getelementptr [12 x i26]* %peaks_V, i64 0, i64 0" [Max_Det/max_det.cpp:155]
ST_2 : Operation 126 [1/1] (1.75ns)   --->   "store i26 %vsum_i_1_V_1_comp_s, i26* %peaks_V_addr, align 16" [Max_Det/max_det.cpp:155]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 12> <RAM>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%peaks_V_addr_1 = getelementptr [12 x i26]* %peaks_V, i64 0, i64 1" [Max_Det/max_det.cpp:156]
ST_2 : Operation 128 [1/1] (1.75ns)   --->   "store i26 %vlr_test_1_V_comp_s, i26* %peaks_V_addr_1, align 4" [Max_Det/max_det.cpp:156]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 12> <RAM>

 <State 3> : 1.75ns
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%peaks_V_addr_2 = getelementptr [12 x i26]* %peaks_V, i64 0, i64 2" [Max_Det/max_det.cpp:157]
ST_3 : Operation 130 [1/1] (1.75ns)   --->   "store i26 %vbt_test_1_V_comp_s, i26* %peaks_V_addr_2, align 8" [Max_Det/max_det.cpp:157]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 12> <RAM>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%peaks_V_addr_3 = getelementptr [12 x i26]* %peaks_V, i64 0, i64 3" [Max_Det/max_det.cpp:158]
ST_3 : Operation 132 [1/1] (1.75ns)   --->   "store i26 %vsum_i_2_V_1_comp_s, i26* %peaks_V_addr_3, align 4" [Max_Det/max_det.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 12> <RAM>

 <State 4> : 1.75ns
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%peaks_V_addr_4 = getelementptr [12 x i26]* %peaks_V, i64 0, i64 4" [Max_Det/max_det.cpp:159]
ST_4 : Operation 134 [1/1] (1.75ns)   --->   "store i26 %vlr_test_2_V_comp_s, i26* %peaks_V_addr_4, align 16" [Max_Det/max_det.cpp:159]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 12> <RAM>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%peaks_V_addr_5 = getelementptr [12 x i26]* %peaks_V, i64 0, i64 5" [Max_Det/max_det.cpp:160]
ST_4 : Operation 136 [1/1] (1.75ns)   --->   "store i26 %vbt_test_2_V_comp_s, i26* %peaks_V_addr_5, align 4" [Max_Det/max_det.cpp:160]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 12> <RAM>

 <State 5> : 1.75ns
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%peaks_V_addr_6 = getelementptr [12 x i26]* %peaks_V, i64 0, i64 6" [Max_Det/max_det.cpp:161]
ST_5 : Operation 138 [1/1] (1.75ns)   --->   "store i26 %vsum_i_3_V_1_comp_s, i26* %peaks_V_addr_6, align 8" [Max_Det/max_det.cpp:161]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 12> <RAM>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%peaks_V_addr_7 = getelementptr [12 x i26]* %peaks_V, i64 0, i64 7" [Max_Det/max_det.cpp:162]
ST_5 : Operation 140 [1/1] (1.75ns)   --->   "store i26 %vlr_test_3_V_comp_s, i26* %peaks_V_addr_7, align 4" [Max_Det/max_det.cpp:162]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 12> <RAM>

 <State 6> : 1.75ns
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%peaks_V_addr_8 = getelementptr [12 x i26]* %peaks_V, i64 0, i64 8" [Max_Det/max_det.cpp:163]
ST_6 : Operation 142 [1/1] (1.75ns)   --->   "store i26 %vbt_test_3_V_comp_s, i26* %peaks_V_addr_8, align 16" [Max_Det/max_det.cpp:163]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 12> <RAM>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%peaks_V_addr_9 = getelementptr [12 x i26]* %peaks_V, i64 0, i64 9" [Max_Det/max_det.cpp:164]
ST_6 : Operation 144 [1/1] (1.75ns)   --->   "store i26 %vsum_i_4_V_1_comp_s, i26* %peaks_V_addr_9, align 4" [Max_Det/max_det.cpp:164]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 12> <RAM>

 <State 7> : 1.75ns
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%peaks_V_addr_10 = getelementptr [12 x i26]* %peaks_V, i64 0, i64 10" [Max_Det/max_det.cpp:165]
ST_7 : Operation 146 [1/1] (1.75ns)   --->   "store i26 %vlr_test_4_V_comp_s, i26* %peaks_V_addr_10, align 8" [Max_Det/max_det.cpp:165]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 12> <RAM>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%peaks_V_addr_11 = getelementptr [12 x i26]* %peaks_V, i64 0, i64 11" [Max_Det/max_det.cpp:166]
ST_7 : Operation 148 [1/1] (1.75ns)   --->   "store i26 %vbt_test_4_V_comp_s, i26* %peaks_V_addr_11, align 4" [Max_Det/max_det.cpp:166]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 12> <RAM>
ST_7 : Operation 149 [1/1] (1.30ns)   --->   "br label %1" [Max_Det/max_det.cpp:186]

 <State 8> : 1.75ns
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%i = phi i4 [ 0, %0 ], [ %i_1, %2 ]"
ST_8 : Operation 151 [1/1] (1.09ns)   --->   "%exitcond = icmp eq i4 %i, -4" [Max_Det/max_det.cpp:186]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"
ST_8 : Operation 153 [1/1] (1.52ns)   --->   "%i_1 = add i4 %i, 1" [Max_Det/max_det.cpp:186]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %mergeST35.loopexit, label %2" [Max_Det/max_det.cpp:186]
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_8 = zext i4 %i to i64" [Max_Det/max_det.cpp:188]
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%peaks_V_addr_12 = getelementptr [12 x i26]* %peaks_V, i64 0, i64 %tmp_8" [Max_Det/max_det.cpp:188]
ST_8 : Operation 157 [2/2] (1.75ns)   --->   "%peaks_V_load = load i26* %peaks_V_addr_12, align 4" [Max_Det/max_det.cpp:188]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 12> <RAM>
ST_8 : Operation 158 [1/1] (1.30ns)   --->   "br label %mergeST35"

 <State 9> : 1.75ns
ST_9 : Operation 159 [1/2] (1.75ns)   --->   "%peaks_V_load = load i26* %peaks_V_addr_12, align 4" [Max_Det/max_det.cpp:188]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 12> <RAM>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_10 = sext i26 %peaks_V_load to i32" [Max_Det/max_det.cpp:188]
ST_9 : Operation 161 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.i32P(i32* %out_peaks_V, i32 %tmp_10)" [Max_Det/max_det.cpp:188]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 10> : 0.00ns
ST_10 : Operation 162 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.i32P(i32* %out_peaks_V, i32 %tmp_10)" [Max_Det/max_det.cpp:188]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "br label %1" [Max_Det/max_det.cpp:186]

 <State 11> : 0.00ns
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%comp_vsum_1_V_flag_1 = phi i1 [ %tmp_4, %codeRepl ], [ true, %mergeST35.loopexit ]" [Max_Det/max_det.cpp:86]
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%comp_vsum_1_V_new_1 = phi i26 [ %vsum_test_1_V_1, %codeRepl ], [ 0, %mergeST35.loopexit ]"
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%comp_11_V_new_1 = phi i26 [ %vsum_i_1_V_2, %codeRepl ], [ 0, %mergeST35.loopexit ]"
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%comp_21_V_new_1 = phi i26 [ %vlr_test_1_V, %codeRepl ], [ 0, %mergeST35.loopexit ]"
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%comp_31_V_new_1 = phi i26 [ %vbt_test_1_V, %codeRepl ], [ 0, %mergeST35.loopexit ]"
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%comp_vsum_2_V_flag_1 = phi i1 [ %tmp_9, %codeRepl ], [ true, %mergeST35.loopexit ]" [Max_Det/max_det.cpp:105]
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%comp_vsum_2_V_new_1 = phi i26 [ %vsum_i_2_V_2_Val2_s, %codeRepl ], [ 0, %mergeST35.loopexit ]" [Max_Det/max_det.cpp:99]
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%comp_12_V_new_1 = phi i26 [ %vsum_i_2_V_2, %codeRepl ], [ 0, %mergeST35.loopexit ]"
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%comp_22_V_new_1 = phi i26 [ %vlr_test_2_V, %codeRepl ], [ 0, %mergeST35.loopexit ]"
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "%comp_32_V_new_1 = phi i26 [ %vbt_test_2_V, %codeRepl ], [ 0, %mergeST35.loopexit ]"
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%comp_vsum_3_V_flag_1 = phi i1 [ %tmp_1, %codeRepl ], [ true, %mergeST35.loopexit ]" [Max_Det/max_det.cpp:124]
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "%comp_vsum_3_V_new_1 = phi i26 [ %vsum_i_3_V_2_Val2_s, %codeRepl ], [ 0, %mergeST35.loopexit ]" [Max_Det/max_det.cpp:118]
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "%comp_13_V_new_1 = phi i26 [ %vsum_i_3_V_2, %codeRepl ], [ 0, %mergeST35.loopexit ]"
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "%comp_23_V_new_1 = phi i26 [ %vlr_test_3_V, %codeRepl ], [ 0, %mergeST35.loopexit ]"
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%comp_33_V_new_1 = phi i26 [ %vbt_test_3_V, %codeRepl ], [ 0, %mergeST35.loopexit ]"
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%comp_vsum_4_V_flag_1 = phi i1 [ %tmp_3, %codeRepl ], [ true, %mergeST35.loopexit ]" [Max_Det/max_det.cpp:143]
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%comp_vsum_4_V_new_1 = phi i26 [ %vsum_i_4_V_2_Val2_s, %codeRepl ], [ 0, %mergeST35.loopexit ]" [Max_Det/max_det.cpp:137]
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%comp_14_V_new_1 = phi i26 [ %vsum_i_4_V_2, %codeRepl ], [ 0, %mergeST35.loopexit ]"
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "%comp_24_V_new_1 = phi i26 [ %vlr_test_4_V, %codeRepl ], [ 0, %mergeST35.loopexit ]"
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "%comp_34_V_new_1 = phi i26 [ %vbt_test_4_V, %codeRepl ], [ 0, %mergeST35.loopexit ]"
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%contador_new = phi i32 [ %tmp_6, %codeRepl ], [ 0, %mergeST35.loopexit ]" [Max_Det/max_det.cpp:151]
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "store i32 %contador_new, i32* @contador, align 4" [Max_Det/max_det.cpp:151]
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "br i1 %comp_vsum_4_V_flag_1, label %mergeST33, label %.loopexit.new28" [Max_Det/max_det.cpp:143]
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "store i26 %comp_34_V_new_1, i26* @comp_34_V, align 4" [Max_Det/max_det.cpp:148]
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "store i26 %comp_24_V_new_1, i26* @comp_24_V, align 4" [Max_Det/max_det.cpp:147]
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "store i26 %comp_14_V_new_1, i26* @comp_14_V, align 4" [Max_Det/max_det.cpp:146]
ST_11 : Operation 190 [1/1] (0.00ns)   --->   "store i26 %comp_vsum_4_V_new_1, i26* @comp_vsum_4_V, align 4" [Max_Det/max_det.cpp:145]
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "br label %.loopexit.new28"
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "br i1 %comp_vsum_3_V_flag_1, label %mergeST25, label %.loopexit.new20" [Max_Det/max_det.cpp:124]
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "store i26 %comp_33_V_new_1, i26* @comp_33_V, align 4" [Max_Det/max_det.cpp:129]
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "store i26 %comp_23_V_new_1, i26* @comp_23_V, align 4" [Max_Det/max_det.cpp:128]
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "store i26 %comp_13_V_new_1, i26* @comp_13_V, align 4" [Max_Det/max_det.cpp:127]
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "store i26 %comp_vsum_3_V_new_1, i26* @comp_vsum_3_V, align 4" [Max_Det/max_det.cpp:126]
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "br label %.loopexit.new20"
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "br i1 %comp_vsum_2_V_flag_1, label %mergeST17, label %.loopexit.new12" [Max_Det/max_det.cpp:105]
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "store i26 %comp_32_V_new_1, i26* @comp_32_V, align 4" [Max_Det/max_det.cpp:110]
ST_11 : Operation 200 [1/1] (0.00ns)   --->   "store i26 %comp_22_V_new_1, i26* @comp_22_V, align 4" [Max_Det/max_det.cpp:109]
ST_11 : Operation 201 [1/1] (0.00ns)   --->   "store i26 %comp_12_V_new_1, i26* @comp_12_V, align 4" [Max_Det/max_det.cpp:108]
ST_11 : Operation 202 [1/1] (0.00ns)   --->   "store i26 %comp_vsum_2_V_new_1, i26* @comp_vsum_2_V, align 4" [Max_Det/max_det.cpp:107]
ST_11 : Operation 203 [1/1] (0.00ns)   --->   "br label %.loopexit.new12"
ST_11 : Operation 204 [1/1] (0.00ns)   --->   "br i1 %comp_vsum_1_V_flag_1, label %mergeST9, label %.loopexit.new" [Max_Det/max_det.cpp:86]
ST_11 : Operation 205 [1/1] (0.00ns)   --->   "store i26 %comp_31_V_new_1, i26* @comp_31_V, align 4" [Max_Det/max_det.cpp:91]
ST_11 : Operation 206 [1/1] (0.00ns)   --->   "store i26 %comp_21_V_new_1, i26* @comp_21_V, align 4" [Max_Det/max_det.cpp:90]
ST_11 : Operation 207 [1/1] (0.00ns)   --->   "store i26 %comp_11_V_new_1, i26* @comp_11_V, align 4" [Max_Det/max_det.cpp:89]
ST_11 : Operation 208 [1/1] (0.00ns)   --->   "store i26 %comp_vsum_1_V_new_1, i26* @comp_vsum_1_V, align 4" [Max_Det/max_det.cpp:88]
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "br label %.loopexit.new"
ST_11 : Operation 210 [1/1] (0.00ns)   --->   "ret void" [Max_Det/max_det.cpp:195]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 8.18ns
The critical path consists of the following:
	axis read on port 'vsum_1_V' [60]  (0 ns)
	'icmp' operation ('tmp', Max_Det/max_det.cpp:80) [84]  (2.06 ns)
	'select' operation ('vsum_test_1.V', Max_Det/max_det.cpp:80) [86]  (1.15 ns)
	'icmp' operation ('tmp_4', Max_Det/max_det.cpp:86) [88]  (2.06 ns)
	'select' operation ('vsum_i_1_V_1_comp_s', Max_Det/max_det.cpp:86) [92]  (1.15 ns)
	'store' operation (Max_Det/max_det.cpp:155) of variable 'vsum_i_1_V_1_comp_s', Max_Det/max_det.cpp:86 on array 'peaks.V', Max_Det/max_det.cpp:52 [134]  (1.75 ns)

 <State 3>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('peaks_V_addr_2', Max_Det/max_det.cpp:157) [137]  (0 ns)
	'store' operation (Max_Det/max_det.cpp:157) of variable 'vbt_test_1_V_comp_s', Max_Det/max_det.cpp:86 on array 'peaks.V', Max_Det/max_det.cpp:52 [138]  (1.75 ns)

 <State 4>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('peaks_V_addr_4', Max_Det/max_det.cpp:159) [141]  (0 ns)
	'store' operation (Max_Det/max_det.cpp:159) of variable 'vlr_test_2_V_comp_s', Max_Det/max_det.cpp:105 on array 'peaks.V', Max_Det/max_det.cpp:52 [142]  (1.75 ns)

 <State 5>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('peaks_V_addr_6', Max_Det/max_det.cpp:161) [145]  (0 ns)
	'store' operation (Max_Det/max_det.cpp:161) of variable 'vsum_i_3_V_1_comp_s', Max_Det/max_det.cpp:124 on array 'peaks.V', Max_Det/max_det.cpp:52 [146]  (1.75 ns)

 <State 6>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('peaks_V_addr_8', Max_Det/max_det.cpp:163) [149]  (0 ns)
	'store' operation (Max_Det/max_det.cpp:163) of variable 'vbt_test_3_V_comp_s', Max_Det/max_det.cpp:124 on array 'peaks.V', Max_Det/max_det.cpp:52 [150]  (1.75 ns)

 <State 7>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('peaks_V_addr_10', Max_Det/max_det.cpp:165) [153]  (0 ns)
	'store' operation (Max_Det/max_det.cpp:165) of variable 'vlr_test_4_V_comp_s', Max_Det/max_det.cpp:143 on array 'peaks.V', Max_Det/max_det.cpp:52 [154]  (1.75 ns)

 <State 8>: 1.75ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', Max_Det/max_det.cpp:186) [159]  (0 ns)
	'getelementptr' operation ('peaks_V_addr_12', Max_Det/max_det.cpp:188) [166]  (0 ns)
	'load' operation ('peaks_V_load', Max_Det/max_det.cpp:188) on array 'peaks.V', Max_Det/max_det.cpp:52 [167]  (1.75 ns)

 <State 9>: 1.75ns
The critical path consists of the following:
	'load' operation ('peaks_V_load', Max_Det/max_det.cpp:188) on array 'peaks.V', Max_Det/max_det.cpp:52 [167]  (1.75 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
