<html><body><samp><pre>
<!@TC:1743032869>

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: /home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro
OS: Linux Mint 21
Hostname: MountainOps
max virtual memory: unlimited (bytes)
max user processes: 125700
max stack size: 8388608 (bytes)


Implementation : synthesis

# Written on Wed Mar 26 16:47:49 2025

##### DESIGN INFO #######################################################

Top View:                "Filterwheel"
Constraint File(s):      "/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/designer/Filterwheel/synthesis.fdc"




##### SUMMARY ############################################################

Found 5 issues in 4 out of 10 constraints


##### DETAILS ############################################################



<a name=clockRelationships118></a>Clock Relationships</a>
*******************

Starting                                                                                  Ending                                                                                    |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT                                         Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT                                         |     20.000           |     No paths         |     No paths         |     No paths                         
Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT                                         Filterwheel_sb_0/CCC_0/GL0                                                                |     0.392            |     No paths         |     No paths         |     No paths                         
MasterClk                                                                                 MasterClk                                                                                 |     9.804            |     No paths         |     No paths         |     No paths                         
MasterClk                                                                                 Filterwheel_sb_0/CCC_0/GL0                                                                |     9.804            |     No paths         |     No paths         |     No paths                         
MasterClk                                                                                 ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock              |     Diff grp         |     No paths         |     No paths         |     No paths                         
MasterClk                                                                                 ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock                |     Diff grp         |     No paths         |     No paths         |     No paths                         
MasterClk                                                                                 ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock              |     Diff grp         |     No paths         |     No paths         |     No paths                         
MasterClk                                                                                 ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock                |     Diff grp         |     No paths         |     No paths         |     No paths                         
MasterClk                                                                                 ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock              |     Diff grp         |     No paths         |     No paths         |     No paths                         
MasterClk                                                                                 VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     |     Diff grp         |     No paths         |     No paths         |     No paths                         
MasterClk                                                                                 ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock              |     Diff grp         |     No paths         |     No paths         |     No paths                         
MasterClk                                                                                 VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     |     Diff grp         |     No paths         |     No paths         |     No paths                         
MasterClk                                                                                 ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock              |     Diff grp         |     No paths         |     No paths         |     No paths                         
MasterClk                                                                                 VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     |     Diff grp         |     No paths         |     No paths         |     No paths                         
MasterClk                                                                                 ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock              |     Diff grp         |     No paths         |     No paths         |     No paths                         
MasterClk                                                                                 VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     |     Diff grp         |     No paths         |     No paths         |     No paths                         
Filterwheel_sb_0/CCC_0/GL0                                                                Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT                                         |     0.392            |     No paths         |     No paths         |     No paths                         
Filterwheel_sb_0/CCC_0/GL0                                                                MasterClk                                                                                 |     9.804            |     No paths         |     No paths         |     No paths                         
Filterwheel_sb_0/CCC_0/GL0                                                                Filterwheel_sb_0/CCC_0/GL0                                                                |     9.804            |     No paths         |     No paths         |     No paths                         
ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock              MasterClk                                                                                 |     Diff grp         |     No paths         |     No paths         |     No paths                         
ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock              ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock              |     10.000           |     No paths         |     No paths         |     No paths                         
ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock                MasterClk                                                                                 |     Diff grp         |     No paths         |     No paths         |     No paths                         
ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock                ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock                |     10.000           |     No paths         |     No paths         |     No paths                         
ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock              MasterClk                                                                                 |     Diff grp         |     No paths         |     No paths         |     No paths                         
ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock              ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock              |     10.000           |     No paths         |     No paths         |     No paths                         
ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock                MasterClk                                                                                 |     Diff grp         |     No paths         |     No paths         |     No paths                         
ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock                ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock                |     10.000           |     No paths         |     No paths         |     No paths                         
ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock              MasterClk                                                                                 |     Diff grp         |     No paths         |     No paths         |     No paths                         
ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock              ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock              |     10.000           |     No paths         |     No paths         |     No paths                         
VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     MasterClk                                                                                 |     Diff grp         |     No paths         |     No paths         |     No paths                         
VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     |     10.000           |     No paths         |     No paths         |     No paths                         
ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock              MasterClk                                                                                 |     Diff grp         |     No paths         |     No paths         |     No paths                         
ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock              ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock              |     10.000           |     No paths         |     No paths         |     No paths                         
VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     MasterClk                                                                                 |     Diff grp         |     No paths         |     No paths         |     No paths                         
VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     |     10.000           |     No paths         |     No paths         |     No paths                         
ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock              MasterClk                                                                                 |     Diff grp         |     No paths         |     No paths         |     No paths                         
ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock              ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock              |     10.000           |     No paths         |     No paths         |     No paths                         
VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     MasterClk                                                                                 |     Diff grp         |     No paths         |     No paths         |     No paths                         
VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     |     10.000           |     No paths         |     No paths         |     No paths                         
ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock              MasterClk                                                                                 |     Diff grp         |     No paths         |     No paths         |     No paths                         
ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock              ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock              |     10.000           |     No paths         |     No paths         |     No paths                         
VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     MasterClk                                                                                 |     Diff grp         |     No paths         |     No paths         |     No paths                         
VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     |     10.000           |     No paths         |     No paths         |     No paths                         
===============================================================================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


<a name=UnconstrainedStartEndPointsCCK119></a>Unconstrained Start/End Points</a>
******************************

p:CtsUsb
p:DEVRST_N
p:Fault1V
p:Fault3V
p:Fault5V
p:INIT_DONE
p:LedB
p:LedG
p:LedR
p:MisoMonAdc0
p:MosiMonAdc0
p:MosiXO
p:MotorDriveAMinus
p:MotorDriveAMinusPrime
p:MotorDriveAPlus
p:MotorDriveAPlusPrime
p:MotorDriveBMinus
p:MotorDriveBMinusPrime
p:MotorDriveBPlus
p:MotorDriveBPlusPrime
p:Oe0
p:Oe1
p:Oe2
p:Oe3
p:PPS
p:PosLEDEnA
p:PosLEDEnB
p:PosSenseBit0A
p:PosSenseBit0B
p:PosSenseBit1A
p:PosSenseBit1B
p:PosSenseBit2A
p:PosSenseBit2B
p:PosSenseHomeA
p:PosSenseHomeB
p:PowerCycd
p:PowerSync
p:PowernEn5V
p:Rxd0
p:Rxd1
p:Rxd2
p:Rxd3
p:RxdGps
p:RxdUsb
p:SckMonAdc0
p:SckXO
p:TP1
p:TP2
p:TP3
p:TP4
p:TP5
p:TP6
p:TP7
p:TP8
p:Txd0
p:Txd1
p:Txd2
p:Txd3
p:TxdGps
p:TxdUsb
p:Ux1SelJmp
p:nCsMonAdc0
p:nCsXO
p:nDrdyMonAdc0
p:nFaultClr1V
p:nFaultClr3V
p:nFaultClr5V
p:nPowerCycClr


<a name=InapplicableconstraintsCCK120></a>Inapplicable constraints</a>
************************

set_false_path -through [get_nets { Filterwheel_sb_0.CORERESETP_0.CONFIG1_DONE Filterwheel_sb_0.CORERESETP_0.CONFIG2_DONE Filterwheel_sb_0.CORERESETP_0.SDIF*_PERST_N Filterwheel_sb_0.CORERESETP_0.SDIF*_PSEL Filterwheel_sb_0.CORERESETP_0.SDIF*_PWRITE Filterwheel_sb_0.CORERESETP_0.SDIF*_PRDATA[*] Filterwheel_sb_0.CORERESETP_0.SOFT_EXT_RESET_OUT Filterwheel_sb_0.CORERESETP_0.SOFT_RESET_F2M Filterwheel_sb_0.CORERESETP_0.SOFT_M3_RESET Filterwheel_sb_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET Filterwheel_sb_0.CORERESETP_0.SOFT_FDDR_CORE_RESET Filterwheel_sb_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET Filterwheel_sb_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET Filterwheel_sb_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET Filterwheel_sb_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]
<a name=error121></a>	@E::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/designer/Filterwheel/synthesis.fdc":14:0:14:0|Timing constraint (through [get_nets { Filterwheel_sb_0.CORERESETP_0.CONFIG1_DONE Filterwheel_sb_0.CORERESETP_0.CONFIG2_DONE Filterwheel_sb_0.CORERESETP_0.SDIF*_PERST_N Filterwheel_sb_0.CORERESETP_0.SDIF*_PSEL Filterwheel_sb_0.CORERESETP_0.SDIF*_PWRITE Filterwheel_sb_0.CORERESETP_0.SDIF*_PRDATA[*] Filterwheel_sb_0.CORERESETP_0.SOFT_EXT_RESET_OUT Filterwheel_sb_0.CORERESETP_0.SOFT_RESET_F2M Filterwheel_sb_0.CORERESETP_0.SOFT_M3_RESET Filterwheel_sb_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET Filterwheel_sb_0.CORERESETP_0.SOFT_FDDR_CORE_RESET Filterwheel_sb_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET Filterwheel_sb_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET Filterwheel_sb_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET Filterwheel_sb_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]) (false path) was not applied to the design because all of the '-through' objects specified by the constraint are driven by constants</a>
<a name=error122></a>	@E:MF1038:"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/designer/Filterwheel/synthesis.fdc":14:0:14:0|collection "[get_nets { Filterwheel_sb_0.CORERESETP_0.CONFIG1_DONE Filterwheel_sb_0.CORERESETP_0.CONFIG2_DONE Filterwheel_sb_0.CORERESETP_0.SDIF*_PERST_N Filterwheel_sb_0.CORERESETP_0.SDIF*_PSEL Filterwheel_sb_0.CORERESETP_0.SDIF*_PWRITE Filterwheel_sb_0.CORERESETP_0.SDIF*_PRDATA[*] Filterwheel_sb_0.CORERESETP_0.SOFT_EXT_RESET_OUT Filterwheel_sb_0.CORERESETP_0.SOFT_RESET_F2M Filterwheel_sb_0.CORERESETP_0.SOFT_M3_RESET Filterwheel_sb_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET Filterwheel_sb_0.CORERESETP_0.SOFT_FDDR_CORE_RESET Filterwheel_sb_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET Filterwheel_sb_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET Filterwheel_sb_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET Filterwheel_sb_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]" contains only objects driven by constants</a>

<a name=ApplicableConstraintsWithIssuesCCK123></a>Applicable constraints with issues</a>
**********************************

create_generated_clock -name Filterwheel_sb_0/CCC_0/GL0 -multiply_by 3 -divide_by 3 -source [get_pins { Filterwheel_sb_0.CCC_0.CCC_INST.CLK0 }] [get_pins { Filterwheel_sb_0.CCC_0.CCC_INST.GL0 }]
	@W:MT688:"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/designer/Filterwheel/synthesis.fdc":10:0:10:0|No path from master pin (-source) to source of clock Filterwheel_sb_0/CCC_0/GL0 due to black box Filterwheel_sb_0.CCC_0.CCC_INST
create_generated_clock -name MasterClk -multiply_by 4 -divide_by 2 -source [get_pins { FCCC_C0_0.FCCC_C0_0.CCC_INST.CLK0_PAD }] [get_pins { FCCC_C0_0.FCCC_C0_0.CCC_INST.GL0 }]
	@W:MT688:"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/designer/Filterwheel/synthesis.fdc":9:0:9:0|No path from master pin (-source) to source of clock MasterClk due to black box FCCC_C0_0.FCCC_C0_0.CCC_INST
set_false_path -through [get_pins { Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]
	@W::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/designer/Filterwheel/synthesis.fdc":15:0:15:0|Timing constraint (through [get_pins { Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design

<a name=ConstraintsWithMatchingWildcardExpressionsCCK124></a>Constraints with matching wildcard expressions</a>
**********************************************

set_false_path -from [get_cells { Filterwheel_sb_0.CORERESETP_0.MSS_HPMS_READY_int Filterwheel_sb_0.CORERESETP_0.SDIF*_PERST_N_re }] -to [get_cells { Filterwheel_sb_0.CORERESETP_0.sdif*_areset_n_rcosc* }]
	@N:MF891:"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/designer/Filterwheel/synthesis.fdc":13:0:13:0|expression "[get_cells { Filterwheel_sb_0.CORERESETP_0.MSS_HPMS_READY_int Filterwheel_sb_0.CORERESETP_0.SDIF*_PERST_N_re }]" applies to objects:
		Filterwheel_sb_0.CORERESETP_0.MSS_HPMS_READY_int
	@N:MF891:"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/designer/Filterwheel/synthesis.fdc":13:0:13:0|expression "[get_cells { Filterwheel_sb_0.CORERESETP_0.sdif*_areset_n_rcosc* }]" applies to objects:
		Filterwheel_sb_0.CORERESETP_0.sdif0_areset_n_rcosc
		Filterwheel_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_arst
		Filterwheel_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_arst_i
		Filterwheel_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1
		Filterwheel_sb_0.CORERESETP_0.sdif1_areset_n_rcosc
		Filterwheel_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_arst
		Filterwheel_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_arst_i
		Filterwheel_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1
		Filterwheel_sb_0.CORERESETP_0.sdif2_areset_n_rcosc
		Filterwheel_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_arst
		Filterwheel_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_arst_i
		Filterwheel_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1
		Filterwheel_sb_0.CORERESETP_0.sdif3_areset_n_rcosc
		Filterwheel_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_arst
		Filterwheel_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_arst_i
		Filterwheel_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1
set_false_path -through [get_nets { Filterwheel_sb_0.CORERESETP_0.ddr_settled Filterwheel_sb_0.CORERESETP_0.count_ddr_enable Filterwheel_sb_0.CORERESETP_0.release_sdif*_core Filterwheel_sb_0.CORERESETP_0.count_sdif*_enable }]
	@N:MF891:"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/designer/Filterwheel/synthesis.fdc":11:0:11:0|expression "[get_nets { Filterwheel_sb_0.CORERESETP_0.ddr_settled Filterwheel_sb_0.CORERESETP_0.count_ddr_enable Filterwheel_sb_0.CORERESETP_0.release_sdif*_core Filterwheel_sb_0.CORERESETP_0.count_sdif*_enable }]" applies to objects:
		Filterwheel_sb_0.CORERESETP_0.ddr_settled
		Filterwheel_sb_0.CORERESETP_0.release_sdif0_core
		Filterwheel_sb_0.CORERESETP_0.release_sdif1_core
		Filterwheel_sb_0.CORERESETP_0.release_sdif2_core
		Filterwheel_sb_0.CORERESETP_0.release_sdif3_core

<a name=LibraryReportCCK125></a>Library Report</a>
**************


# End of Constraint Checker Report

</pre></samp></body></html>
