$date
	Sun May 10 00:23:09 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ms
$end
$scope module counter_tb $end
$var wire 4 ! count [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 4 $ count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
0#
0"
bx !
$end
#1000
b0 !
b0 $
1#
1"
#2000
0#
0"
#3000
b1 !
b1 $
1"
#4000
0"
#5000
b10 !
b10 $
1"
#6000
0"
#7000
b11 !
b11 $
1"
#8000
0"
#9000
b100 !
b100 $
1"
#10000
0"
#11000
b0 !
b0 $
1#
1"
#12000
0#
0"
#13000
b1 !
b1 $
1"
#14000
0"
#15000
b10 !
b10 $
1"
#16000
0"
#17000
