<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>STM32F103xB HAL User Manual: Configuration of ADC hierarchical scope: group regular</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32F103xB HAL User Manual
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">Configuration of ADC hierarchical scope: group regular</div>  </div>
<div class="ingroups"><a class="el" href="group__ADC__LL__Exported__Functions.html">ADC Exported Functions</a></div></div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#ga46331bb05afe971e9ad6b54efd5f07ee">LL_ADC_REG_SetTriggerSource</a> (ADC_TypeDef *ADCx, uint32_t TriggerSource)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set ADC group regular conversion trigger source: internal (SW start) or from external IP (timer event, external interrupt line).  <a href="#ga46331bb05afe971e9ad6b54efd5f07ee"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#ga881dbc8fa2421ca421677fdb4f1a4b6e">LL_ADC_REG_GetTriggerSource</a> (ADC_TypeDef *ADCx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADC group regular conversion trigger source: internal (SW start) or from external IP (timer event, external interrupt line).  <a href="#ga881dbc8fa2421ca421677fdb4f1a4b6e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#gaaa50f143fbbb1df8671053e1a7aec8c3">LL_ADC_REG_IsTriggerSourceSWStart</a> (ADC_TypeDef *ADCx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADC group regular conversion trigger source internal (SW start) or external.  <a href="#gaaa50f143fbbb1df8671053e1a7aec8c3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#gaad2d56f5d16468ef4672cc9d24883a64">LL_ADC_REG_SetSequencerLength</a> (ADC_TypeDef *ADCx, uint32_t SequencerNbRanks)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set ADC group regular sequencer length and scan direction.  <a href="#gaad2d56f5d16468ef4672cc9d24883a64"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#ga0b6cfe92543aae7cb919a0edb2c77846">LL_ADC_REG_GetSequencerLength</a> (ADC_TypeDef *ADCx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADC group regular sequencer length and scan direction.  <a href="#ga0b6cfe92543aae7cb919a0edb2c77846"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#ga12a6e0ce4a5f8cf96c02307bbfa32e48">LL_ADC_REG_SetSequencerDiscont</a> (ADC_TypeDef *ADCx, uint32_t SeqDiscont)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set ADC group regular sequencer discontinuous mode: sequence subdivided and scan conversions interrupted every selected number of ranks.  <a href="#ga12a6e0ce4a5f8cf96c02307bbfa32e48"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#gad88e5a0dfe8f2a9d7c24b379e59d92b3">LL_ADC_REG_GetSequencerDiscont</a> (ADC_TypeDef *ADCx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADC group regular sequencer discontinuous mode: sequence subdivided and scan conversions interrupted every selected number of ranks.  <a href="#gad88e5a0dfe8f2a9d7c24b379e59d92b3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#gaa2b090ec6eceed161cd96a04a9debc18">LL_ADC_REG_SetSequencerRanks</a> (ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set ADC group regular sequence: channel on the selected scan sequence rank.  <a href="#gaa2b090ec6eceed161cd96a04a9debc18"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#gaae7c4a7a145176189253b82c2c923e1a">LL_ADC_REG_GetSequencerRanks</a> (ADC_TypeDef *ADCx, uint32_t Rank)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADC group regular sequence: channel on the selected scan sequence rank.  <a href="#gaae7c4a7a145176189253b82c2c923e1a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#ga1f66e2c13cc70fec9584f58baf136f34">LL_ADC_REG_SetContinuousMode</a> (ADC_TypeDef *ADCx, uint32_t Continuous)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set ADC continuous conversion mode on ADC group regular.  <a href="#ga1f66e2c13cc70fec9584f58baf136f34"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#ga42f7af9cc898097474db03c390657c3a">LL_ADC_REG_GetContinuousMode</a> (ADC_TypeDef *ADCx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADC continuous conversion mode on ADC group regular.  <a href="#ga42f7af9cc898097474db03c390657c3a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#ga9b37d974442ef9d415338c3174a7b8e2">LL_ADC_REG_SetDMATransfer</a> (ADC_TypeDef *ADCx, uint32_t DMATransfer)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set ADC group regular conversion data transfer: no transfer or transfer by DMA, and DMA requests mode.  <a href="#ga9b37d974442ef9d415338c3174a7b8e2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#gaa20ef05a5dbd5e22e2c25ab8916c8677">LL_ADC_REG_GetDMATransfer</a> (ADC_TypeDef *ADCx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADC group regular conversion data transfer: no transfer or transfer by DMA, and DMA requests mode.  <a href="#gaa20ef05a5dbd5e22e2c25ab8916c8677"></a><br/></td></tr>
</table>
<hr/><h2>Function Documentation</h2>
<a class="anchor" id="ga42f7af9cc898097474db03c390657c3a"></a><!-- doxytag: member="stm32f1xx_ll_adc.h::LL_ADC_REG_GetContinuousMode" ref="ga42f7af9cc898097474db03c390657c3a" args="(ADC_TypeDef *ADCx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t <a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#ga42f7af9cc898097474db03c390657c3a">LL_ADC_REG_GetContinuousMode</a> </td>
          <td>(</td>
          <td class="paramtype">ADC_TypeDef *&#160;</td>
          <td class="paramname"><em>ADCx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get ADC continuous conversion mode on ADC group regular. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>Description of ADC continuous conversion mode:<ul>
<li>single mode: one conversion per trigger</li>
<li>continuous mode: after the first trigger, following conversions launched successively automatically. </li>
</ul>
</dd></dl>
<dl class="user"><dt><b>Reference Manual to LL API cross reference:</b></dt><dd>CR2 CONT LL_ADC_REG_GetContinuousMode </dd></dl>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">ADCx</td><td>ADC instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt><b>Return values:</b></dt><dd>
  <table class="retval">
    <tr><td class="paramname">Returned</td><td>value can be one of the following values: <ul>
<li><a class="el" href="group__ADC__LL__EC__REG__CONTINUOUS__MODE.html#ga4e47576fcc0329cd8059910d98d96d06">LL_ADC_REG_CONV_SINGLE</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__CONTINUOUS__MODE.html#ga2556d2b18ef7a501f177d8bb73e96236">LL_ADC_REG_CONV_CONTINUOUS</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l02267">2267</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa20ef05a5dbd5e22e2c25ab8916c8677"></a><!-- doxytag: member="stm32f1xx_ll_adc.h::LL_ADC_REG_GetDMATransfer" ref="gaa20ef05a5dbd5e22e2c25ab8916c8677" args="(ADC_TypeDef *ADCx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t <a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#gaa20ef05a5dbd5e22e2c25ab8916c8677">LL_ADC_REG_GetDMATransfer</a> </td>
          <td>(</td>
          <td class="paramtype">ADC_TypeDef *&#160;</td>
          <td class="paramname"><em>ADCx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get ADC group regular conversion data transfer: no transfer or transfer by DMA, and DMA requests mode. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>If transfer by DMA selected, specifies the DMA requests mode:<ul>
<li>Limited mode (One shot mode): DMA transfer requests are stopped when number of DMA data transfers (number of ADC conversions) is reached. This ADC mode is intended to be used with DMA mode non-circular.</li>
<li>Unlimited mode: DMA transfer requests are unlimited, whatever number of DMA data transfers (number of ADC conversions). This ADC mode is intended to be used with DMA mode circular. </li>
</ul>
</dd>
<dd>
If ADC DMA requests mode is set to unlimited and DMA is set to mode non-circular: when DMA transfers size will be reached, DMA will stop transfers of ADC conversions data ADC will raise an overrun error (overrun flag and interruption if enabled). </dd>
<dd>
To configure DMA source address (peripheral address), use function <a class="el" href="group__ADC__LL__EF__DMA__Management.html#ga69758b04f38a928fabb87d4e3d40a402">LL_ADC_DMA_GetRegAddr()</a>. </dd></dl>
<dl class="user"><dt><b>Reference Manual to LL API cross reference:</b></dt><dd>CR2 DMA LL_ADC_REG_GetDMATransfer </dd></dl>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">ADCx</td><td>ADC instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt><b>Return values:</b></dt><dd>
  <table class="retval">
    <tr><td class="paramname">Returned</td><td>value can be one of the following values: <ul>
<li><a class="el" href="group__ADC__LL__EC__REG__DMA__TRANSFER.html#gaf1d5dbb354d4159e0b60504afb8185df">LL_ADC_REG_DMA_TRANSFER_NONE</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__DMA__TRANSFER.html#gaebb4b0407224c29e1733184675281124">LL_ADC_REG_DMA_TRANSFER_UNLIMITED</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l02330">2330</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad88e5a0dfe8f2a9d7c24b379e59d92b3"></a><!-- doxytag: member="stm32f1xx_ll_adc.h::LL_ADC_REG_GetSequencerDiscont" ref="gad88e5a0dfe8f2a9d7c24b379e59d92b3" args="(ADC_TypeDef *ADCx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t <a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#gad88e5a0dfe8f2a9d7c24b379e59d92b3">LL_ADC_REG_GetSequencerDiscont</a> </td>
          <td>(</td>
          <td class="paramtype">ADC_TypeDef *&#160;</td>
          <td class="paramname"><em>ADCx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get ADC group regular sequencer discontinuous mode: sequence subdivided and scan conversions interrupted every selected number of ranks. </p>
<dl class="user"><dt><b>Reference Manual to LL API cross reference:</b></dt><dd>CR1 DISCEN LL_ADC_REG_GetSequencerDiscont<br/>
 CR1 DISCNUM LL_ADC_REG_GetSequencerDiscont </dd></dl>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">ADCx</td><td>ADC instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt><b>Return values:</b></dt><dd>
  <table class="retval">
    <tr><td class="paramname">Returned</td><td>value can be one of the following values: <ul>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__DISCONT__MODE.html#gac9d8e2af4bdd5751042ac8687007f9a1">LL_ADC_REG_SEQ_DISCONT_DISABLE</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__DISCONT__MODE.html#gae95964658c7cf4e1751191e6b55c19e6">LL_ADC_REG_SEQ_DISCONT_1RANK</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__DISCONT__MODE.html#ga0df9670806918ac573f46d6a545dfbaa">LL_ADC_REG_SEQ_DISCONT_2RANKS</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__DISCONT__MODE.html#ga94d8d04c2d9c9f2f970369a0e471a5b4">LL_ADC_REG_SEQ_DISCONT_3RANKS</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__DISCONT__MODE.html#ga2c1e4075245d26ab3c2560b480339334">LL_ADC_REG_SEQ_DISCONT_4RANKS</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__DISCONT__MODE.html#gae4893fb7d8aaa402982aa17dbb13f4f0">LL_ADC_REG_SEQ_DISCONT_5RANKS</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__DISCONT__MODE.html#ga57247acf7e195810b9dc682626acf317">LL_ADC_REG_SEQ_DISCONT_6RANKS</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__DISCONT__MODE.html#gaf8557000a6791bfa5409249cc63f8a20">LL_ADC_REG_SEQ_DISCONT_7RANKS</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__DISCONT__MODE.html#gada253f7e342eb5ced2cc20b8271bd699">LL_ADC_REG_SEQ_DISCONT_8RANKS</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l02051">2051</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0b6cfe92543aae7cb919a0edb2c77846"></a><!-- doxytag: member="stm32f1xx_ll_adc.h::LL_ADC_REG_GetSequencerLength" ref="ga0b6cfe92543aae7cb919a0edb2c77846" args="(ADC_TypeDef *ADCx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t <a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#ga0b6cfe92543aae7cb919a0edb2c77846">LL_ADC_REG_GetSequencerLength</a> </td>
          <td>(</td>
          <td class="paramtype">ADC_TypeDef *&#160;</td>
          <td class="paramname"><em>ADCx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get ADC group regular sequencer length and scan direction. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>Description of ADC group regular sequencer features:<ul>
<li>For devices with sequencer fully configurable (function "LL_ADC_REG_SetSequencerRanks()" available): sequencer length and each rank affectation to a channel are configurable. This function retrieves:<ul>
<li>Sequence length: Number of ranks in the scan sequence.</li>
<li>Sequence direction: Unless specified in parameters, sequencer scan direction is forward (from rank 1 to rank n). Sequencer ranks are selected using function "LL_ADC_REG_SetSequencerRanks()".</li>
</ul>
</li>
<li>For devices with sequencer not fully configurable (function "LL_ADC_REG_SetSequencerChannels()" available): sequencer length and each rank affectation to a channel are defined by channel number. This function retrieves:<ul>
<li>Sequence length: Number of ranks in the scan sequence is defined by number of channels set in the sequence, rank of each channel is fixed by channel HW number. (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...).</li>
<li>Sequence direction: Unless specified in parameters, sequencer scan direction is forward (from lowest channel number to highest channel number). Sequencer ranks are selected using function "LL_ADC_REG_SetSequencerChannels()". </li>
</ul>
</li>
</ul>
</dd>
<dd>
On this STM32 serie, group regular sequencer configuration is conditioned to ADC instance sequencer mode. If ADC instance sequencer mode is disabled, sequencers of all groups (group regular, group injected) can be configured but their execution is disabled (limited to rank 1). Refer to function <a class="el" href="group__ADC__LL__EF__Configuration__ADC__Instance.html#ga1bb71082e165391a3c834f32c29d6184">LL_ADC_SetSequencersScanMode()</a>. </dd>
<dd>
Sequencer disabled is equivalent to sequencer of 1 rank: ADC conversion on only 1 channel. </dd></dl>
<dl class="user"><dt><b>Reference Manual to LL API cross reference:</b></dt><dd>SQR1 L LL_ADC_REG_SetSequencerLength </dd></dl>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">ADCx</td><td>ADC instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt><b>Return values:</b></dt><dd>
  <table class="retval">
    <tr><td class="paramname">Returned</td><td>value can be one of the following values: <ul>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#ga2a7652f545e01619eeb6c6266abad125">LL_ADC_REG_SEQ_SCAN_DISABLE</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#gaba9aa6483504ce412fef84e3cf2dd586">LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#gae7d83439cf87943b96824bf87edd1d85">LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#ga73bcb62cdd2acbca096e05256d957fcc">LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#ga0be51256dbbf26cc7f9bf5cba735f8b4">LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#gae9cfed1e9a3868eaf5d526db60fd2b6d">LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#ga9618f7be22a0f9d5a0d37d10deb0ed8d">LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#gab50dd937cf25333fa2d8d36390cde22f">LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#ga7952a369ebb0715cccb6f71c7fe1591b">LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#ga4d84b01feda8dfcb30bacc2d5f07d1a3">LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#gab6b111a3b05cbd4e2f75e8e8e07c630c">LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#gaa94627326da9dd0af8d799da3b91b086">LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#ga7b8947b8c34fc3d4818051c04e83ba8b">LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#ga013964c54fbd3c7cd3c92c72c4037690">LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#gab9c034633c54f908a8ecc682d46e1081">LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#ga7185ebf4324a9d1a7e5e0ac194424494">LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l02000">2000</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaae7c4a7a145176189253b82c2c923e1a"></a><!-- doxytag: member="stm32f1xx_ll_adc.h::LL_ADC_REG_GetSequencerRanks" ref="gaae7c4a7a145176189253b82c2c923e1a" args="(ADC_TypeDef *ADCx, uint32_t Rank)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t <a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#gaae7c4a7a145176189253b82c2c923e1a">LL_ADC_REG_GetSequencerRanks</a> </td>
          <td>(</td>
          <td class="paramtype">ADC_TypeDef *&#160;</td>
          <td class="paramname"><em>ADCx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Rank</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get ADC group regular sequence: channel on the selected scan sequence rank. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>On this STM32 serie, ADC group regular sequencer is fully configurable: sequencer length and each rank affectation to a channel are configurable. Refer to description of function <a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#gaad2d56f5d16468ef4672cc9d24883a64">LL_ADC_REG_SetSequencerLength()</a>. </dd>
<dd>
Depending on devices and packages, some channels may not be available. Refer to device datasheet for channels availability. </dd>
<dd>
Usage of the returned channel number:<ul>
<li>To reinject this channel into another function LL_ADC_xxx: the returned channel number is only partly formatted on definition of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared with parts of literals LL_ADC_CHANNEL_x or using helper macro <a class="el" href="group__ADC__LL__EM__HELPER__MACRO.html#ga11b528ebb75ee65deafce2dd57bb7569">__LL_ADC_CHANNEL_TO_DECIMAL_NB()</a>. Then the selected literal LL_ADC_CHANNEL_x can be used as parameter for another function.</li>
<li>To get the channel number in decimal format: process the returned value with the helper macro <a class="el" href="group__ADC__LL__EM__HELPER__MACRO.html#ga11b528ebb75ee65deafce2dd57bb7569">__LL_ADC_CHANNEL_TO_DECIMAL_NB()</a>. </li>
</ul>
</dd></dl>
<dl class="user"><dt><b>Reference Manual to LL API cross reference:</b></dt><dd>SQR3 SQ1 LL_ADC_REG_GetSequencerRanks<br/>
 SQR3 SQ2 LL_ADC_REG_GetSequencerRanks<br/>
 SQR3 SQ3 LL_ADC_REG_GetSequencerRanks<br/>
 SQR3 SQ4 LL_ADC_REG_GetSequencerRanks<br/>
 SQR3 SQ5 LL_ADC_REG_GetSequencerRanks<br/>
 SQR3 SQ6 LL_ADC_REG_GetSequencerRanks<br/>
 SQR2 SQ7 LL_ADC_REG_GetSequencerRanks<br/>
 SQR2 SQ8 LL_ADC_REG_GetSequencerRanks<br/>
 SQR2 SQ9 LL_ADC_REG_GetSequencerRanks<br/>
 SQR2 SQ10 LL_ADC_REG_GetSequencerRanks<br/>
 SQR2 SQ11 LL_ADC_REG_GetSequencerRanks<br/>
 SQR2 SQ12 LL_ADC_REG_GetSequencerRanks<br/>
 SQR1 SQ13 LL_ADC_REG_GetSequencerRanks<br/>
 SQR1 SQ14 LL_ADC_REG_GetSequencerRanks<br/>
 SQR1 SQ15 LL_ADC_REG_GetSequencerRanks<br/>
 SQR1 SQ16 LL_ADC_REG_GetSequencerRanks </dd></dl>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">ADCx</td><td>ADC instance </td></tr>
    <tr><td class="paramname">Rank</td><td>This parameter can be one of the following values: <ul>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__RANKS.html#gaedd844c8d1ea5401d7fd496c7e658cb0">LL_ADC_REG_RANK_1</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__RANKS.html#ga2a2e243bc7bb004ebbf37ea61e068198">LL_ADC_REG_RANK_2</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__RANKS.html#ga239a6e1946db00d0f8106441d328487c">LL_ADC_REG_RANK_3</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__RANKS.html#gacf702cfb0fd8aa62bc866910db904192">LL_ADC_REG_RANK_4</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__RANKS.html#ga0c65e652c7815ef5a1c21c2ea81e99a4">LL_ADC_REG_RANK_5</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__RANKS.html#ga1be6af93286e32cd24610f2693ca6c77">LL_ADC_REG_RANK_6</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__RANKS.html#ga2f7a46b7917da8147fe9e5ac2694c9e7">LL_ADC_REG_RANK_7</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__RANKS.html#gade6f3c97ecc71bb512e818521551c203">LL_ADC_REG_RANK_8</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__RANKS.html#ga3c874907e00421fef0f343244c1c80f8">LL_ADC_REG_RANK_9</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__RANKS.html#ga08ed714d2308f4d94891de6eabfc9942">LL_ADC_REG_RANK_10</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__RANKS.html#gae9faa41c4b56134dc425ef1f35a97c15">LL_ADC_REG_RANK_11</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__RANKS.html#ga9f69de14b277fbbda520d4818ade99a2">LL_ADC_REG_RANK_12</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__RANKS.html#gaa1ad80bbc08f88a3fe817b7200fb2e7f">LL_ADC_REG_RANK_13</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__RANKS.html#ga54113f00c0b8d8183457fc6aa864e381">LL_ADC_REG_RANK_14</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__RANKS.html#gacb691c227a320b2829c40bdb5b0ce669">LL_ADC_REG_RANK_15</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__RANKS.html#ga1da1070538e36e4532076a8a465925c1">LL_ADC_REG_RANK_16</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt><b>Return values:</b></dt><dd>
  <table class="retval">
    <tr><td class="paramname">Returned</td><td>value can be one of the following values: <ul>
<li><a class="el" href="group__ADC__LL__EC__CHANNEL.html#ga65ab7da5776ec034ad969fb6bdb23144">LL_ADC_CHANNEL_0</a> </li>
<li><a class="el" href="group__ADC__LL__EC__CHANNEL.html#ga810add73c60874916547b5d8cde1970f">LL_ADC_CHANNEL_1</a> </li>
<li><a class="el" href="group__ADC__LL__EC__CHANNEL.html#gadee2200298b004e8908c83d26dabbce5">LL_ADC_CHANNEL_2</a> </li>
<li><a class="el" href="group__ADC__LL__EC__CHANNEL.html#gad49456a49014e2ab6fb8da3ac718d21f">LL_ADC_CHANNEL_3</a> </li>
<li><a class="el" href="group__ADC__LL__EC__CHANNEL.html#ga06dec8046aed75d352d8541e64e7b3da">LL_ADC_CHANNEL_4</a> </li>
<li><a class="el" href="group__ADC__LL__EC__CHANNEL.html#gaed34ad28fea75c6baaaba3e2c7a71c8b">LL_ADC_CHANNEL_5</a> </li>
<li><a class="el" href="group__ADC__LL__EC__CHANNEL.html#ga4f460233be3024d07bad405c3c835d22">LL_ADC_CHANNEL_6</a> </li>
<li><a class="el" href="group__ADC__LL__EC__CHANNEL.html#gac4c5065aeb7f1b18f7f3957d19ce1901">LL_ADC_CHANNEL_7</a> </li>
<li><a class="el" href="group__ADC__LL__EC__CHANNEL.html#gaa0095223cfdf58479d1ffef2e811a26b">LL_ADC_CHANNEL_8</a> </li>
<li><a class="el" href="group__ADC__LL__EC__CHANNEL.html#ga0322ab63547820a4e8c43d007a1e86d9">LL_ADC_CHANNEL_9</a> </li>
<li><a class="el" href="group__ADC__LL__EC__CHANNEL.html#ga8a2d6a4765ddedfcfba8b4ab5fcc8ea6">LL_ADC_CHANNEL_10</a> </li>
<li><a class="el" href="group__ADC__LL__EC__CHANNEL.html#ga7d2c990bf0e1af4b1a827bb7ecec5a44">LL_ADC_CHANNEL_11</a> </li>
<li><a class="el" href="group__ADC__LL__EC__CHANNEL.html#ga0707b9e85eb0d9981c290cfb7959abfa">LL_ADC_CHANNEL_12</a> </li>
<li><a class="el" href="group__ADC__LL__EC__CHANNEL.html#gace8ee39580bad4a5c6ba486935e58cbb">LL_ADC_CHANNEL_13</a> </li>
<li><a class="el" href="group__ADC__LL__EC__CHANNEL.html#gaad10ae7be97d4ce2b144ffd53cd3774b">LL_ADC_CHANNEL_14</a> </li>
<li><a class="el" href="group__ADC__LL__EC__CHANNEL.html#ga71a5a4a134ece82d297e2ca65b09ddb8">LL_ADC_CHANNEL_15</a> </li>
<li><a class="el" href="group__ADC__LL__EC__CHANNEL.html#ga2a94655da139c7bd8b65103f71a8d819">LL_ADC_CHANNEL_16</a> </li>
<li><a class="el" href="group__ADC__LL__EC__CHANNEL.html#ga58724577e3f5127259f5d11493b2fbfc">LL_ADC_CHANNEL_17</a> </li>
<li><a class="el" href="group__ADC__LL__EC__CHANNEL.html#ga46bdc1ff0e256ee31a4cadf7e5989250">LL_ADC_CHANNEL_VREFINT</a> (1) </li>
<li><a class="el" href="group__ADC__LL__EC__CHANNEL.html#gafcc04965dbb0191c8d1e326b377c745a">LL_ADC_CHANNEL_TEMPSENSOR</a> (1)</li>
</ul>
(1) On STM32F1, parameter available only on ADC instance: ADC1.<br/>
 (1) For ADC channel read back from ADC register, comparison with internal channel parameter to be done using helper macro <a class="el" href="group__ADC__LL__EM__HELPER__MACRO.html#gaf1de3f488fe365b29512610afaafedbd">__LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL()</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l02225">2225</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

<p>References <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00217">__ADC_MASK_SHIFT</a>, <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00228">__ADC_PTR_REG_OFFSET</a>, <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00114">ADC_CHANNEL_ID_NUMBER_MASK</a>, <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00062">ADC_REG_RANK_ID_SQRX_MASK</a>, and <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00061">ADC_REG_SQRX_REGOFFSET_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="ga881dbc8fa2421ca421677fdb4f1a4b6e"></a><!-- doxytag: member="stm32f1xx_ll_adc.h::LL_ADC_REG_GetTriggerSource" ref="ga881dbc8fa2421ca421677fdb4f1a4b6e" args="(ADC_TypeDef *ADCx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t <a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#ga881dbc8fa2421ca421677fdb4f1a4b6e">LL_ADC_REG_GetTriggerSource</a> </td>
          <td>(</td>
          <td class="paramtype">ADC_TypeDef *&#160;</td>
          <td class="paramname"><em>ADCx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get ADC group regular conversion trigger source: internal (SW start) or from external IP (timer event, external interrupt line). </p>
<dl class="note"><dt><b>Note:</b></dt><dd>To determine whether group regular trigger source is internal (SW start) or external, without detail of which peripheral is selected as external trigger, (equivalent to "if(LL_ADC_REG_GetTriggerSource(ADC1) == LL_ADC_REG_TRIG_SOFTWARE)") use function <a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#gaaa50f143fbbb1df8671053e1a7aec8c3">LL_ADC_REG_IsTriggerSourceSWStart</a>. </dd>
<dd>
Availability of parameters of trigger sources from timer depends on timers availability on the selected device. </dd></dl>
<dl class="user"><dt><b>Reference Manual to LL API cross reference:</b></dt><dd>CR2 EXTSEL LL_ADC_REG_GetTriggerSource </dd></dl>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">ADCx</td><td>ADC instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt><b>Return values:</b></dt><dd>
  <table class="retval">
    <tr><td class="paramname">Returned</td><td>value can be one of the following values: <ul>
<li><a class="el" href="group__ADC__LL__EC__REG__TRIGGER__SOURCE.html#ga90a8a5a2d996f1cbff6c5bddf2b3a3b1">LL_ADC_REG_TRIG_SOFTWARE</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__TRIGGER__SOURCE.html#ga3f60bb8af5f9c47678e785e3a2a96f2c">LL_ADC_REG_TRIG_EXT_TIM1_CH3</a> (1) </li>
<li><a class="el" href="group__ADC__LL__EC__REG__TRIGGER__SOURCE.html#ga338ecdbaff3e144bf9f92b3323198ef1">LL_ADC_REG_TRIG_EXT_TIM1_CH1</a> (2) </li>
<li><a class="el" href="group__ADC__LL__EC__REG__TRIGGER__SOURCE.html#gac78425449f98de2bd378cbb4055328d4">LL_ADC_REG_TRIG_EXT_TIM1_CH2</a> (2) </li>
<li><a class="el" href="group__ADC__LL__EC__REG__TRIGGER__SOURCE.html#ga0cd96b28f1f907767c2f6409905fb158">LL_ADC_REG_TRIG_EXT_TIM2_CH2</a> (2) </li>
<li><a class="el" href="group__ADC__LL__EC__REG__TRIGGER__SOURCE.html#ga514aa3dcb9eebf7b6762d1fdcafc7c57">LL_ADC_REG_TRIG_EXT_TIM3_TRGO</a> (2) </li>
<li><a class="el" href="group__ADC__LL__EC__REG__TRIGGER__SOURCE.html#ga441f7667ba7d76593058b101006148d9">LL_ADC_REG_TRIG_EXT_TIM4_CH4</a> (2) </li>
<li><a class="el" href="group__ADC__LL__EC__REG__TRIGGER__SOURCE.html#ga67c34cd6a13e26b44f01937abad442a6">LL_ADC_REG_TRIG_EXT_EXTI_LINE11</a> (2) </li>
<li>LL_ADC_REG_TRIG_EXT_TIM8_TRGO (2)(4) </li>
<li>LL_ADC_REG_TRIG_EXT_TIM8_TRGO_ADC3 (3) </li>
<li>LL_ADC_REG_TRIG_EXT_TIM3_CH1 (3) </li>
<li>LL_ADC_REG_TRIG_EXT_TIM2_CH3 (3) </li>
<li>LL_ADC_REG_TRIG_EXT_TIM8_CH1 (3) </li>
<li>LL_ADC_REG_TRIG_EXT_TIM8_TRGO (3) </li>
<li>LL_ADC_REG_TRIG_EXT_TIM5_CH1 (3) </li>
<li>LL_ADC_REG_TRIG_EXT_TIM5_CH3 (3)</li>
</ul>
(1) On STM32F1, parameter available on all ADC instances: ADC1, ADC2, ADC3 (for ADC instances ADCx available on the selected device).<br/>
 (2) On STM32F1, parameter available only on ADC instances: ADC1, ADC2 (for ADC instances ADCx available on the selected device).<br/>
 (3) On STM32F1, parameter available only on ADC instances: ADC3 (for ADC instances ADCx available on the selected device).<br/>
 (4) On STM32F1, parameter available only on high-density and XL-density devices. A remap of trigger must be done at top level (refer to AFIO peripheral). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l01862">1862</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaa50f143fbbb1df8671053e1a7aec8c3"></a><!-- doxytag: member="stm32f1xx_ll_adc.h::LL_ADC_REG_IsTriggerSourceSWStart" ref="gaaa50f143fbbb1df8671053e1a7aec8c3" args="(ADC_TypeDef *ADCx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t <a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#gaaa50f143fbbb1df8671053e1a7aec8c3">LL_ADC_REG_IsTriggerSourceSWStart</a> </td>
          <td>(</td>
          <td class="paramtype">ADC_TypeDef *&#160;</td>
          <td class="paramname"><em>ADCx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get ADC group regular conversion trigger source internal (SW start) or external. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>In case of group regular trigger source set to external trigger, to determine which peripheral is selected as external trigger, use function <a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#ga881dbc8fa2421ca421677fdb4f1a4b6e">LL_ADC_REG_GetTriggerSource()</a>. </dd></dl>
<dl class="user"><dt><b>Reference Manual to LL API cross reference:</b></dt><dd>CR2 EXTSEL LL_ADC_REG_IsTriggerSourceSWStart </dd></dl>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">ADCx</td><td>ADC instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt><b>Return values:</b></dt><dd>
  <table class="retval">
    <tr><td class="paramname">Value</td><td>"0" if trigger source external trigger Value "1" if trigger source SW start. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l01878">1878</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

<p>References <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00534">LL_ADC_REG_TRIG_SOFTWARE</a>.</p>

</div>
</div>
<a class="anchor" id="ga1f66e2c13cc70fec9584f58baf136f34"></a><!-- doxytag: member="stm32f1xx_ll_adc.h::LL_ADC_REG_SetContinuousMode" ref="ga1f66e2c13cc70fec9584f58baf136f34" args="(ADC_TypeDef *ADCx, uint32_t Continuous)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void <a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#ga1f66e2c13cc70fec9584f58baf136f34">LL_ADC_REG_SetContinuousMode</a> </td>
          <td>(</td>
          <td class="paramtype">ADC_TypeDef *&#160;</td>
          <td class="paramname"><em>ADCx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Continuous</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Set ADC continuous conversion mode on ADC group regular. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>Description of ADC continuous conversion mode:<ul>
<li>single mode: one conversion per trigger</li>
<li>continuous mode: after the first trigger, following conversions launched successively automatically. </li>
</ul>
</dd>
<dd>
It is not possible to enable both ADC group regular continuous mode and sequencer discontinuous mode. </dd></dl>
<dl class="user"><dt><b>Reference Manual to LL API cross reference:</b></dt><dd>CR2 CONT LL_ADC_REG_SetContinuousMode </dd></dl>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">ADCx</td><td>ADC instance </td></tr>
    <tr><td class="paramname">Continuous</td><td>This parameter can be one of the following values: <ul>
<li><a class="el" href="group__ADC__LL__EC__REG__CONTINUOUS__MODE.html#ga4e47576fcc0329cd8059910d98d96d06">LL_ADC_REG_CONV_SINGLE</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__CONTINUOUS__MODE.html#ga2556d2b18ef7a501f177d8bb73e96236">LL_ADC_REG_CONV_CONTINUOUS</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt><b>Return values:</b></dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l02250">2250</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9b37d974442ef9d415338c3174a7b8e2"></a><!-- doxytag: member="stm32f1xx_ll_adc.h::LL_ADC_REG_SetDMATransfer" ref="ga9b37d974442ef9d415338c3174a7b8e2" args="(ADC_TypeDef *ADCx, uint32_t DMATransfer)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void <a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#ga9b37d974442ef9d415338c3174a7b8e2">LL_ADC_REG_SetDMATransfer</a> </td>
          <td>(</td>
          <td class="paramtype">ADC_TypeDef *&#160;</td>
          <td class="paramname"><em>ADCx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>DMATransfer</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Set ADC group regular conversion data transfer: no transfer or transfer by DMA, and DMA requests mode. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>If transfer by DMA selected, specifies the DMA requests mode:<ul>
<li>Limited mode (One shot mode): DMA transfer requests are stopped when number of DMA data transfers (number of ADC conversions) is reached. This ADC mode is intended to be used with DMA mode non-circular.</li>
<li>Unlimited mode: DMA transfer requests are unlimited, whatever number of DMA data transfers (number of ADC conversions). This ADC mode is intended to be used with DMA mode circular. </li>
</ul>
</dd>
<dd>
If ADC DMA requests mode is set to unlimited and DMA is set to mode non-circular: when DMA transfers size will be reached, DMA will stop transfers of ADC conversions data ADC will raise an overrun error (overrun flag and interruption if enabled). </dd>
<dd>
To configure DMA source address (peripheral address), use function <a class="el" href="group__ADC__LL__EF__DMA__Management.html#ga69758b04f38a928fabb87d4e3d40a402">LL_ADC_DMA_GetRegAddr()</a>. </dd></dl>
<dl class="user"><dt><b>Reference Manual to LL API cross reference:</b></dt><dd>CR2 DMA LL_ADC_REG_SetDMATransfer </dd></dl>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">ADCx</td><td>ADC instance </td></tr>
    <tr><td class="paramname">DMATransfer</td><td>This parameter can be one of the following values: <ul>
<li><a class="el" href="group__ADC__LL__EC__REG__DMA__TRANSFER.html#gaf1d5dbb354d4159e0b60504afb8185df">LL_ADC_REG_DMA_TRANSFER_NONE</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__DMA__TRANSFER.html#gaebb4b0407224c29e1733184675281124">LL_ADC_REG_DMA_TRANSFER_UNLIMITED</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt><b>Return values:</b></dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l02299">2299</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga12a6e0ce4a5f8cf96c02307bbfa32e48"></a><!-- doxytag: member="stm32f1xx_ll_adc.h::LL_ADC_REG_SetSequencerDiscont" ref="ga12a6e0ce4a5f8cf96c02307bbfa32e48" args="(ADC_TypeDef *ADCx, uint32_t SeqDiscont)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void <a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#ga12a6e0ce4a5f8cf96c02307bbfa32e48">LL_ADC_REG_SetSequencerDiscont</a> </td>
          <td>(</td>
          <td class="paramtype">ADC_TypeDef *&#160;</td>
          <td class="paramname"><em>ADCx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>SeqDiscont</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Set ADC group regular sequencer discontinuous mode: sequence subdivided and scan conversions interrupted every selected number of ranks. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>It is not possible to enable both ADC group regular continuous mode and sequencer discontinuous mode. </dd>
<dd>
It is not possible to enable both ADC auto-injected mode and ADC group regular sequencer discontinuous mode. </dd></dl>
<dl class="user"><dt><b>Reference Manual to LL API cross reference:</b></dt><dd>CR1 DISCEN LL_ADC_REG_SetSequencerDiscont<br/>
 CR1 DISCNUM LL_ADC_REG_SetSequencerDiscont </dd></dl>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">ADCx</td><td>ADC instance </td></tr>
    <tr><td class="paramname">SeqDiscont</td><td>This parameter can be one of the following values: <ul>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__DISCONT__MODE.html#gac9d8e2af4bdd5751042ac8687007f9a1">LL_ADC_REG_SEQ_DISCONT_DISABLE</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__DISCONT__MODE.html#gae95964658c7cf4e1751191e6b55c19e6">LL_ADC_REG_SEQ_DISCONT_1RANK</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__DISCONT__MODE.html#ga0df9670806918ac573f46d6a545dfbaa">LL_ADC_REG_SEQ_DISCONT_2RANKS</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__DISCONT__MODE.html#ga94d8d04c2d9c9f2f970369a0e471a5b4">LL_ADC_REG_SEQ_DISCONT_3RANKS</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__DISCONT__MODE.html#ga2c1e4075245d26ab3c2560b480339334">LL_ADC_REG_SEQ_DISCONT_4RANKS</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__DISCONT__MODE.html#gae4893fb7d8aaa402982aa17dbb13f4f0">LL_ADC_REG_SEQ_DISCONT_5RANKS</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__DISCONT__MODE.html#ga57247acf7e195810b9dc682626acf317">LL_ADC_REG_SEQ_DISCONT_6RANKS</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__DISCONT__MODE.html#gaf8557000a6791bfa5409249cc63f8a20">LL_ADC_REG_SEQ_DISCONT_7RANKS</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__DISCONT__MODE.html#gada253f7e342eb5ced2cc20b8271bd699">LL_ADC_REG_SEQ_DISCONT_8RANKS</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt><b>Return values:</b></dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l02028">2028</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaad2d56f5d16468ef4672cc9d24883a64"></a><!-- doxytag: member="stm32f1xx_ll_adc.h::LL_ADC_REG_SetSequencerLength" ref="gaad2d56f5d16468ef4672cc9d24883a64" args="(ADC_TypeDef *ADCx, uint32_t SequencerNbRanks)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void <a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#gaad2d56f5d16468ef4672cc9d24883a64">LL_ADC_REG_SetSequencerLength</a> </td>
          <td>(</td>
          <td class="paramtype">ADC_TypeDef *&#160;</td>
          <td class="paramname"><em>ADCx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>SequencerNbRanks</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Set ADC group regular sequencer length and scan direction. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>Description of ADC group regular sequencer features:<ul>
<li>For devices with sequencer fully configurable (function "LL_ADC_REG_SetSequencerRanks()" available): sequencer length and each rank affectation to a channel are configurable. This function performs configuration of:<ul>
<li>Sequence length: Number of ranks in the scan sequence.</li>
<li>Sequence direction: Unless specified in parameters, sequencer scan direction is forward (from rank 1 to rank n). Sequencer ranks are selected using function "LL_ADC_REG_SetSequencerRanks()".</li>
</ul>
</li>
<li>For devices with sequencer not fully configurable (function "LL_ADC_REG_SetSequencerChannels()" available): sequencer length and each rank affectation to a channel are defined by channel number. This function performs configuration of:<ul>
<li>Sequence length: Number of ranks in the scan sequence is defined by number of channels set in the sequence, rank of each channel is fixed by channel HW number. (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...).</li>
<li>Sequence direction: Unless specified in parameters, sequencer scan direction is forward (from lowest channel number to highest channel number). Sequencer ranks are selected using function "LL_ADC_REG_SetSequencerChannels()". </li>
</ul>
</li>
</ul>
</dd>
<dd>
On this STM32 serie, group regular sequencer configuration is conditioned to ADC instance sequencer mode. If ADC instance sequencer mode is disabled, sequencers of all groups (group regular, group injected) can be configured but their execution is disabled (limited to rank 1). Refer to function <a class="el" href="group__ADC__LL__EF__Configuration__ADC__Instance.html#ga1bb71082e165391a3c834f32c29d6184">LL_ADC_SetSequencersScanMode()</a>. </dd>
<dd>
Sequencer disabled is equivalent to sequencer of 1 rank: ADC conversion on only 1 channel. </dd></dl>
<dl class="user"><dt><b>Reference Manual to LL API cross reference:</b></dt><dd>SQR1 L LL_ADC_REG_SetSequencerLength </dd></dl>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">ADCx</td><td>ADC instance </td></tr>
    <tr><td class="paramname">SequencerNbRanks</td><td>This parameter can be one of the following values: <ul>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#ga2a7652f545e01619eeb6c6266abad125">LL_ADC_REG_SEQ_SCAN_DISABLE</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#gaba9aa6483504ce412fef84e3cf2dd586">LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#gae7d83439cf87943b96824bf87edd1d85">LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#ga73bcb62cdd2acbca096e05256d957fcc">LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#ga0be51256dbbf26cc7f9bf5cba735f8b4">LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#gae9cfed1e9a3868eaf5d526db60fd2b6d">LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#ga9618f7be22a0f9d5a0d37d10deb0ed8d">LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#gab50dd937cf25333fa2d8d36390cde22f">LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#ga7952a369ebb0715cccb6f71c7fe1591b">LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#ga4d84b01feda8dfcb30bacc2d5f07d1a3">LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#gab6b111a3b05cbd4e2f75e8e8e07c630c">LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#gaa94627326da9dd0af8d799da3b91b086">LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#ga7b8947b8c34fc3d4818051c04e83ba8b">LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#ga013964c54fbd3c7cd3c92c72c4037690">LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#gab9c034633c54f908a8ecc682d46e1081">LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__SCAN__LENGTH.html#ga7185ebf4324a9d1a7e5e0ac194424494">LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt><b>Return values:</b></dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l01940">1940</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

<p>Referenced by <a class="el" href="stm32f1xx__ll__adc_8c_source.html#l00641">LL_ADC_REG_Init()</a>.</p>

</div>
</div>
<a class="anchor" id="gaa2b090ec6eceed161cd96a04a9debc18"></a><!-- doxytag: member="stm32f1xx_ll_adc.h::LL_ADC_REG_SetSequencerRanks" ref="gaa2b090ec6eceed161cd96a04a9debc18" args="(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void <a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#gaa2b090ec6eceed161cd96a04a9debc18">LL_ADC_REG_SetSequencerRanks</a> </td>
          <td>(</td>
          <td class="paramtype">ADC_TypeDef *&#160;</td>
          <td class="paramname"><em>ADCx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Rank</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Set ADC group regular sequence: channel on the selected scan sequence rank. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>This function performs configuration of:<ul>
<li>Channels ordering into each rank of scan sequence: whatever channel can be placed into whatever rank. </li>
</ul>
</dd>
<dd>
On this STM32 serie, ADC group regular sequencer is fully configurable: sequencer length and each rank affectation to a channel are configurable. Refer to description of function <a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#gaad2d56f5d16468ef4672cc9d24883a64">LL_ADC_REG_SetSequencerLength()</a>. </dd>
<dd>
Depending on devices and packages, some channels may not be available. Refer to device datasheet for channels availability. </dd>
<dd>
On this STM32 serie, to measure internal channels (VrefInt, TempSensor, ...), measurement paths to internal channels must be enabled separately. This can be done using function <a class="el" href="group__ADC__LL__EF__Configuration__ADC__Common.html#gada4e99bea81f03d942d2f6d51b360154">LL_ADC_SetCommonPathInternalCh()</a>. </dd></dl>
<dl class="user"><dt><b>Reference Manual to LL API cross reference:</b></dt><dd>SQR3 SQ1 LL_ADC_REG_SetSequencerRanks<br/>
 SQR3 SQ2 LL_ADC_REG_SetSequencerRanks<br/>
 SQR3 SQ3 LL_ADC_REG_SetSequencerRanks<br/>
 SQR3 SQ4 LL_ADC_REG_SetSequencerRanks<br/>
 SQR3 SQ5 LL_ADC_REG_SetSequencerRanks<br/>
 SQR3 SQ6 LL_ADC_REG_SetSequencerRanks<br/>
 SQR2 SQ7 LL_ADC_REG_SetSequencerRanks<br/>
 SQR2 SQ8 LL_ADC_REG_SetSequencerRanks<br/>
 SQR2 SQ9 LL_ADC_REG_SetSequencerRanks<br/>
 SQR2 SQ10 LL_ADC_REG_SetSequencerRanks<br/>
 SQR2 SQ11 LL_ADC_REG_SetSequencerRanks<br/>
 SQR2 SQ12 LL_ADC_REG_SetSequencerRanks<br/>
 SQR1 SQ13 LL_ADC_REG_SetSequencerRanks<br/>
 SQR1 SQ14 LL_ADC_REG_SetSequencerRanks<br/>
 SQR1 SQ15 LL_ADC_REG_SetSequencerRanks<br/>
 SQR1 SQ16 LL_ADC_REG_SetSequencerRanks </dd></dl>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">ADCx</td><td>ADC instance </td></tr>
    <tr><td class="paramname">Rank</td><td>This parameter can be one of the following values: <ul>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__RANKS.html#gaedd844c8d1ea5401d7fd496c7e658cb0">LL_ADC_REG_RANK_1</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__RANKS.html#ga2a2e243bc7bb004ebbf37ea61e068198">LL_ADC_REG_RANK_2</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__RANKS.html#ga239a6e1946db00d0f8106441d328487c">LL_ADC_REG_RANK_3</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__RANKS.html#gacf702cfb0fd8aa62bc866910db904192">LL_ADC_REG_RANK_4</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__RANKS.html#ga0c65e652c7815ef5a1c21c2ea81e99a4">LL_ADC_REG_RANK_5</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__RANKS.html#ga1be6af93286e32cd24610f2693ca6c77">LL_ADC_REG_RANK_6</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__RANKS.html#ga2f7a46b7917da8147fe9e5ac2694c9e7">LL_ADC_REG_RANK_7</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__RANKS.html#gade6f3c97ecc71bb512e818521551c203">LL_ADC_REG_RANK_8</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__RANKS.html#ga3c874907e00421fef0f343244c1c80f8">LL_ADC_REG_RANK_9</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__RANKS.html#ga08ed714d2308f4d94891de6eabfc9942">LL_ADC_REG_RANK_10</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__RANKS.html#gae9faa41c4b56134dc425ef1f35a97c15">LL_ADC_REG_RANK_11</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__RANKS.html#ga9f69de14b277fbbda520d4818ade99a2">LL_ADC_REG_RANK_12</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__RANKS.html#gaa1ad80bbc08f88a3fe817b7200fb2e7f">LL_ADC_REG_RANK_13</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__RANKS.html#ga54113f00c0b8d8183457fc6aa864e381">LL_ADC_REG_RANK_14</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__RANKS.html#gacb691c227a320b2829c40bdb5b0ce669">LL_ADC_REG_RANK_15</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__SEQ__RANKS.html#ga1da1070538e36e4532076a8a465925c1">LL_ADC_REG_RANK_16</a> </li>
</ul>
</td></tr>
    <tr><td class="paramname">Channel</td><td>This parameter can be one of the following values: <ul>
<li><a class="el" href="group__ADC__LL__EC__CHANNEL.html#ga65ab7da5776ec034ad969fb6bdb23144">LL_ADC_CHANNEL_0</a> </li>
<li><a class="el" href="group__ADC__LL__EC__CHANNEL.html#ga810add73c60874916547b5d8cde1970f">LL_ADC_CHANNEL_1</a> </li>
<li><a class="el" href="group__ADC__LL__EC__CHANNEL.html#gadee2200298b004e8908c83d26dabbce5">LL_ADC_CHANNEL_2</a> </li>
<li><a class="el" href="group__ADC__LL__EC__CHANNEL.html#gad49456a49014e2ab6fb8da3ac718d21f">LL_ADC_CHANNEL_3</a> </li>
<li><a class="el" href="group__ADC__LL__EC__CHANNEL.html#ga06dec8046aed75d352d8541e64e7b3da">LL_ADC_CHANNEL_4</a> </li>
<li><a class="el" href="group__ADC__LL__EC__CHANNEL.html#gaed34ad28fea75c6baaaba3e2c7a71c8b">LL_ADC_CHANNEL_5</a> </li>
<li><a class="el" href="group__ADC__LL__EC__CHANNEL.html#ga4f460233be3024d07bad405c3c835d22">LL_ADC_CHANNEL_6</a> </li>
<li><a class="el" href="group__ADC__LL__EC__CHANNEL.html#gac4c5065aeb7f1b18f7f3957d19ce1901">LL_ADC_CHANNEL_7</a> </li>
<li><a class="el" href="group__ADC__LL__EC__CHANNEL.html#gaa0095223cfdf58479d1ffef2e811a26b">LL_ADC_CHANNEL_8</a> </li>
<li><a class="el" href="group__ADC__LL__EC__CHANNEL.html#ga0322ab63547820a4e8c43d007a1e86d9">LL_ADC_CHANNEL_9</a> </li>
<li><a class="el" href="group__ADC__LL__EC__CHANNEL.html#ga8a2d6a4765ddedfcfba8b4ab5fcc8ea6">LL_ADC_CHANNEL_10</a> </li>
<li><a class="el" href="group__ADC__LL__EC__CHANNEL.html#ga7d2c990bf0e1af4b1a827bb7ecec5a44">LL_ADC_CHANNEL_11</a> </li>
<li><a class="el" href="group__ADC__LL__EC__CHANNEL.html#ga0707b9e85eb0d9981c290cfb7959abfa">LL_ADC_CHANNEL_12</a> </li>
<li><a class="el" href="group__ADC__LL__EC__CHANNEL.html#gace8ee39580bad4a5c6ba486935e58cbb">LL_ADC_CHANNEL_13</a> </li>
<li><a class="el" href="group__ADC__LL__EC__CHANNEL.html#gaad10ae7be97d4ce2b144ffd53cd3774b">LL_ADC_CHANNEL_14</a> </li>
<li><a class="el" href="group__ADC__LL__EC__CHANNEL.html#ga71a5a4a134ece82d297e2ca65b09ddb8">LL_ADC_CHANNEL_15</a> </li>
<li><a class="el" href="group__ADC__LL__EC__CHANNEL.html#ga2a94655da139c7bd8b65103f71a8d819">LL_ADC_CHANNEL_16</a> </li>
<li><a class="el" href="group__ADC__LL__EC__CHANNEL.html#ga58724577e3f5127259f5d11493b2fbfc">LL_ADC_CHANNEL_17</a> </li>
<li><a class="el" href="group__ADC__LL__EC__CHANNEL.html#ga46bdc1ff0e256ee31a4cadf7e5989250">LL_ADC_CHANNEL_VREFINT</a> (1) </li>
<li><a class="el" href="group__ADC__LL__EC__CHANNEL.html#gafcc04965dbb0191c8d1e326b377c745a">LL_ADC_CHANNEL_TEMPSENSOR</a> (1)</li>
</ul>
(1) On STM32F1, parameter available only on ADC instance: ADC1. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt><b>Return values:</b></dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l02131">2131</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

<p>References <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00217">__ADC_MASK_SHIFT</a>, <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00228">__ADC_PTR_REG_OFFSET</a>, <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00114">ADC_CHANNEL_ID_NUMBER_MASK</a>, <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00062">ADC_REG_RANK_ID_SQRX_MASK</a>, and <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00061">ADC_REG_SQRX_REGOFFSET_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="ga46331bb05afe971e9ad6b54efd5f07ee"></a><!-- doxytag: member="stm32f1xx_ll_adc.h::LL_ADC_REG_SetTriggerSource" ref="ga46331bb05afe971e9ad6b54efd5f07ee" args="(ADC_TypeDef *ADCx, uint32_t TriggerSource)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void <a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Regular.html#ga46331bb05afe971e9ad6b54efd5f07ee">LL_ADC_REG_SetTriggerSource</a> </td>
          <td>(</td>
          <td class="paramtype">ADC_TypeDef *&#160;</td>
          <td class="paramname"><em>ADCx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>TriggerSource</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Set ADC group regular conversion trigger source: internal (SW start) or from external IP (timer event, external interrupt line). </p>
<dl class="note"><dt><b>Note:</b></dt><dd>On this STM32 serie, external trigger is set with trigger polarity: rising edge (only trigger polarity available on this STM32 serie). </dd>
<dd>
Availability of parameters of trigger sources from timer depends on timers availability on the selected device. </dd></dl>
<dl class="user"><dt><b>Reference Manual to LL API cross reference:</b></dt><dd>CR2 EXTSEL LL_ADC_REG_SetTriggerSource </dd></dl>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">ADCx</td><td>ADC instance </td></tr>
    <tr><td class="paramname">TriggerSource</td><td>This parameter can be one of the following values: <ul>
<li><a class="el" href="group__ADC__LL__EC__REG__TRIGGER__SOURCE.html#ga90a8a5a2d996f1cbff6c5bddf2b3a3b1">LL_ADC_REG_TRIG_SOFTWARE</a> </li>
<li><a class="el" href="group__ADC__LL__EC__REG__TRIGGER__SOURCE.html#ga3f60bb8af5f9c47678e785e3a2a96f2c">LL_ADC_REG_TRIG_EXT_TIM1_CH3</a> (1) </li>
<li><a class="el" href="group__ADC__LL__EC__REG__TRIGGER__SOURCE.html#ga338ecdbaff3e144bf9f92b3323198ef1">LL_ADC_REG_TRIG_EXT_TIM1_CH1</a> (2) </li>
<li><a class="el" href="group__ADC__LL__EC__REG__TRIGGER__SOURCE.html#gac78425449f98de2bd378cbb4055328d4">LL_ADC_REG_TRIG_EXT_TIM1_CH2</a> (2) </li>
<li><a class="el" href="group__ADC__LL__EC__REG__TRIGGER__SOURCE.html#ga0cd96b28f1f907767c2f6409905fb158">LL_ADC_REG_TRIG_EXT_TIM2_CH2</a> (2) </li>
<li><a class="el" href="group__ADC__LL__EC__REG__TRIGGER__SOURCE.html#ga514aa3dcb9eebf7b6762d1fdcafc7c57">LL_ADC_REG_TRIG_EXT_TIM3_TRGO</a> (2) </li>
<li><a class="el" href="group__ADC__LL__EC__REG__TRIGGER__SOURCE.html#ga441f7667ba7d76593058b101006148d9">LL_ADC_REG_TRIG_EXT_TIM4_CH4</a> (2) </li>
<li><a class="el" href="group__ADC__LL__EC__REG__TRIGGER__SOURCE.html#ga67c34cd6a13e26b44f01937abad442a6">LL_ADC_REG_TRIG_EXT_EXTI_LINE11</a> (2) </li>
<li>LL_ADC_REG_TRIG_EXT_TIM8_TRGO (2)(4) </li>
<li>LL_ADC_REG_TRIG_EXT_TIM8_TRGO_ADC3 (3) </li>
<li>LL_ADC_REG_TRIG_EXT_TIM3_CH1 (3) </li>
<li>LL_ADC_REG_TRIG_EXT_TIM2_CH3 (3) </li>
<li>LL_ADC_REG_TRIG_EXT_TIM8_CH1 (3) </li>
<li>LL_ADC_REG_TRIG_EXT_TIM8_TRGO (3) </li>
<li>LL_ADC_REG_TRIG_EXT_TIM5_CH1 (3) </li>
<li>LL_ADC_REG_TRIG_EXT_TIM5_CH3 (3)</li>
</ul>
(1) On STM32F1, parameter available on all ADC instances: ADC1, ADC2, ADC3 (for ADC instances ADCx available on the selected device).<br/>
 (2) On STM32F1, parameter available only on ADC instances: ADC1, ADC2 (for ADC instances ADCx available on the selected device).<br/>
 (3) On STM32F1, parameter available only on ADC instances: ADC3 (for ADC instances ADCx available on the selected device).<br/>
 (4) On STM32F1, parameter available only on high-density and XL-density devices. A remap of trigger must be done at top level (refer to AFIO peripheral). </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt><b>Return values:</b></dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l01815">1815</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

<p>Referenced by <a class="el" href="stm32f1xx__ll__adc_8c_source.html#l00389">LL_ADC_DeInit()</a>.</p>

</div>
</div>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Tue May 14 2019 08:55:26 for STM32F103xB HAL User Manual by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
