

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Tue Oct 24 19:23:32 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cordiccart2pol
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      277|      277|  2.770 us|  2.770 us|  278|  278|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                      |                  Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_cordiccart2pol_Pipeline_VITIS_LOOP_25_1_fu_106  |cordiccart2pol_Pipeline_VITIS_LOOP_25_1  |      242|      242|  2.420 us|  2.420 us|  242|  242|       no|
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     64|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   24|    2332|   3790|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    306|    -|
|Register         |        -|    -|     517|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   24|    2849|   4160|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   10|       2|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                     |control_s_axi                            |        0|   0|   188|   296|    0|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_25_1_fu_106  |cordiccart2pol_Pipeline_VITIS_LOOP_25_1  |        0|   7|  1029|  1446|    0|
    |dadd_64ns_64ns_64_7_full_dsp_1_U21                  |dadd_64ns_64ns_64_7_full_dsp_1           |        0|   3|   630|  1141|    0|
    |dmul_64ns_64ns_64_7_max_dsp_1_U22                   |dmul_64ns_64ns_64_7_max_dsp_1            |        0|  11|   342|   586|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U20                     |fcmp_32ns_32ns_1_2_no_dsp_1              |        0|   0|     0|     0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U16                   |fmul_32ns_32ns_32_4_max_dsp_1            |        0|   3|   143|   321|    0|
    |fpext_32ns_64_2_no_dsp_1_U19                        |fpext_32ns_64_2_no_dsp_1                 |        0|   0|     0|     0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U18                      |fptrunc_64ns_32_2_no_dsp_1               |        0|   0|     0|     0|    0|
    |sitodp_32ns_64_6_no_dsp_1_U23                       |sitodp_32ns_64_6_no_dsp_1                |        0|   0|     0|     0|    0|
    |sitofp_32ns_32_6_no_dsp_1_U17                       |sitofp_32ns_32_6_no_dsp_1                |        0|   0|     0|     0|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |Total                                               |                                         |        0|  24|  2332|  3790|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |and_ln18_fu_194_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln18_1_fu_182_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln18_fu_176_p2    |      icmp|   0|  0|  11|           8|           2|
    |or_ln18_fu_188_p2      |        or|   0|  0|   2|           1|           1|
    |grp_fu_150_p0          |    select|   0|  0|   2|           1|           1|
    |select_ln22_fu_208_p3  |    select|   0|  0|  32|           1|          32|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  64|          35|          38|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  164|         37|    1|         37|
    |grp_fu_119_ce      |    9|          2|    1|          2|
    |grp_fu_119_p0      |   20|          4|   32|        128|
    |grp_fu_119_p1      |   20|          4|   32|        128|
    |grp_fu_126_p0      |   14|          3|   64|        192|
    |grp_fu_133_ce      |    9|          2|    1|          2|
    |grp_fu_133_opcode  |   14|          3|    5|         15|
    |grp_fu_133_p0      |   14|          3|   32|         96|
    |grp_fu_133_p1      |   14|          3|   32|         96|
    |grp_fu_144_p0      |   14|          3|   64|        192|
    |grp_fu_144_p1      |   14|          3|   64|        192|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  306|         67|  328|       1080|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |add_reg_294                                                      |  64|   0|   64|          0|
    |and_ln18_reg_257                                                 |   1|   0|    1|          0|
    |ap_CS_fsm                                                        |  36|   0|   36|          0|
    |conv1_reg_279                                                    |  64|   0|   64|          0|
    |conv3_reg_284                                                    |  32|   0|   32|          0|
    |conv_reg_307                                                     |  64|   0|   64|          0|
    |cura_reg_299                                                     |  32|   0|   32|          0|
    |curx_reg_289                                                     |  32|   0|   32|          0|
    |cury_reg_274                                                     |  32|   0|   32|          0|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_25_1_fu_106_ap_start_reg  |   1|   0|    1|          0|
    |reg_153                                                          |  64|   0|   64|          0|
    |select_ln19_reg_263                                              |  31|   0|   32|          1|
    |x_read_reg_240                                                   |  32|   0|   32|          0|
    |y_read_reg_233                                                   |  32|   0|   32|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 517|   0|  518|          1|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_AWREADY  |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_AWADDR   |   in|    6|       s_axi|         control|       pointer|
|s_axi_control_WVALID   |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_WREADY   |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_WDATA    |   in|   32|       s_axi|         control|       pointer|
|s_axi_control_WSTRB    |   in|    4|       s_axi|         control|       pointer|
|s_axi_control_ARVALID  |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_ARREADY  |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_ARADDR   |   in|    6|       s_axi|         control|       pointer|
|s_axi_control_RVALID   |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_RREADY   |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_RDATA    |  out|   32|       s_axi|         control|       pointer|
|s_axi_control_RRESP    |  out|    2|       s_axi|         control|       pointer|
|s_axi_control_BVALID   |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_BREADY   |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_BRESP    |  out|    2|       s_axi|         control|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
+-----------------------+-----+-----+------------+----------------+--------------+

