$date
	Fri Sep 23 10:05:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1fs
$end
$scope module test $end
$var wire 1 ! clk $end
$var reg 1 " ack $end
$var reg 1 # req $end
$var reg 1 $ rst_n $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10000000
1!
#15000000
0!
#20000000
1!
#25000000
0!
#30000000
1!
#35000000
0!
#40000000
1!
#45000000
0!
#50000000
1$
1!
#55000000
0!
#60000000
1!
#65000000
0!
#70000000
1!
#75000000
0!
#80000000
1!
#85000000
0!
#90000000
1!
#95000000
0!
#100000000
1!
#105000000
0!
#110000000
1!
#115000000
0!
#120000000
1#
1!
#125000000
0!
#130000000
1!
#135000000
0!
#140000000
1!
