TEST PASSED!
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_matrix_mul_top glbl -Oenable_linking_all_libraries -prj matrix_mul.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s matrix_mul 
Multi-threading is on. Using 6 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/lab_B/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/ip/xil_defaultlib/matrix_mul_fmul_32ns_32ns_32_4_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mul_fmul_32ns_32ns_32_4_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/lab_B/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/ip/xil_defaultlib/matrix_mul_fadd_32ns_32ns_32_7_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mul_fadd_32ns_32ns_32_7_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/lab_B/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/lab_B/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul_matrix_mul_Pipeline_readA_inner.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mul_matrix_mul_Pipeline_readA_inner
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/lab_B/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mul_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/lab_B/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul_mux_25632_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mul_mux_25632_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/lab_B/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul_matrix_mul_Pipeline_initC_initC_inner.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mul_matrix_mul_Pipeline_initC_initC_inner
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/lab_B/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/lab_B/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul_matrix_mul_Pipeline_writeC_inner.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mul_matrix_mul_Pipeline_writeC_inner
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/lab_B/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul_mul_32ns_32ns_63_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mul_mul_32ns_32ns_63_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/lab_B/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul_fadd_32ns_32ns_32_7_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mul_fadd_32ns_32ns_32_7_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/lab_B/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/AESL_axi_master_gmem0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/lab_B/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem0_m_axi_load
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem0_m_axi_store
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem0_m_axi_flushManager
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem0_m_axi_write
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem0_m_axi_throttle
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem0_m_axi_srl
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem0_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/lab_B/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mul_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/lab_B/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/AESL_axi_master_gmem1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/lab_B/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_matrix_mul_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/lab_B/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul_gmem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem1_m_axi
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem1_m_axi_load
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem1_m_axi_store
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem1_m_axi_flushManager
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem1_m_axi_read
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem1_m_axi_write
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem1_m_axi_srl
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem1_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/lab_B/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul_fmul_32ns_32ns_32_4_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mul_fmul_32ns_32ns_32_4_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/lab_B/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/lab_B/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul_gmem2_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem2_m_axi
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem2_m_axi_load
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem2_m_axi_store
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem2_m_axi_flushManager
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem2_m_axi_read
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem2_m_axi_write
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem2_m_axi_throttle
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem2_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem2_m_axi_fifo
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem2_m_axi_srl
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem2_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/lab_B/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul_local_C_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mul_local_C_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/lab_B/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul_matrix_mul_Pipeline_readB_inner.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mul_matrix_mul_Pipeline_readB_inner
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/lab_B/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/AESL_axi_master_gmem2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/lab_B/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul_local_A_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mul_local_A_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/lab_B/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.matrix_mul_local_A_RAM_AUTO_1R1W
Compiling module xil_defaultlib.matrix_mul_local_C_RAM_AUTO_1R1W
Compiling module xil_defaultlib.matrix_mul_flow_control_loop_pip...
Compiling module xil_defaultlib.matrix_mul_matrix_mul_Pipeline_r...
Compiling module xil_defaultlib.matrix_mul_matrix_mul_Pipeline_r...
Compiling module xil_defaultlib.matrix_mul_matrix_mul_Pipeline_i...
Compiling module xil_defaultlib.matrix_mul_matrix_mul_Pipeline_w...
Compiling module xil_defaultlib.matrix_mul_control_s_axi
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_srl(DATA_...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_fifo(DATA...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_srl(DATA_...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_fifo(DATA...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_srl(DATA_...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_fifo(DATA...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_store(NUM...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_load(NUM_...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_reg_slice...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_srl(DATA_...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_fifo(DATA...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_reg_slice...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_srl(DATA_...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_fifo(DATA...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_srl(DATA_...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_fifo(DATA...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_throttle(...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_reg_slice...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_write(CON...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_reg_slice...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_read(C_US...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi(CONSERVAT...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_store(NUM...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_load(NUM_...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_reg_slice...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_reg_slice...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_throttle(...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_reg_slice...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_write(CON...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_reg_slice...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_read(C_US...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi(CONSERVAT...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_srl(DATA_...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_fifo(DATA...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_srl(DATA_...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_fifo(DATA...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_srl(DATA_...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_fifo(DATA...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_store(NUM...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_load(NUM_...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_reg_slice...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_srl(DATA_...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_fifo(DATA...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_reg_slice...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_srl(DATA_...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_fifo(DATA...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_srl(DATA_...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_fifo(DATA...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_throttle(...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_reg_slice...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_write(CON...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_reg_slice...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_read(C_US...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi(CONSERVAT...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xcu50-f...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="vir...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="virtex...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.matrix_mul_fadd_32ns_32ns_32_7_f...
Compiling module xil_defaultlib.matrix_mul_fadd_32ns_32ns_32_7_f...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="virte...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="v...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_14.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="virte...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.matrix_mul_fmul_32ns_32ns_32_4_m...
Compiling module xil_defaultlib.matrix_mul_fmul_32ns_32ns_32_4_m...
Compiling module xil_defaultlib.matrix_mul_mul_32ns_32ns_63_2_1(...
Compiling module xil_defaultlib.matrix_mul_mux_25632_32_1_1(ID=1...
Compiling module xil_defaultlib.matrix_mul
Compiling module xil_defaultlib.AESL_axi_master_gmem0
Compiling module xil_defaultlib.AESL_axi_master_gmem1
Compiling module xil_defaultlib.AESL_axi_master_gmem2
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=46)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_matrix_mul_top
Compiling module work.glbl
Built simulation snapshot matrix_mul

****** xsim v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/matrix_mul/xsim_script.tcl
# xsim {matrix_mul} -autoloadwcfg -tclbatch {matrix_mul.tcl}
Time resolution is 1 ps
source matrix_mul.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "109000"
// RTL Simulation : 1 / 1 [n/a] @ "10617200000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 10617220390 ps : File "/home/ubuntu/lab_B/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul.autotb.v" Line 746
run: Time (s): cpu = 00:00:01 ; elapsed = 00:06:09 . Memory (MB): peak = 2707.527 ; gain = 0.000 ; free physical = 1409 ; free virtual = 7934
## quit
INFO: xsimkernel Simulation Memory Usage: 138708 KB (Peak: 174964 KB), Simulation CPU Usage: 368600 ms
INFO: [Common 17-206] Exiting xsim at Wed Nov 13 09:57:37 2024...
TEST PASSED!
