
VLOGAN	= vlogan
VLOGAN_OPT	= -l vlogan.log -timescale=1ns/1ps -full64 +v2k -sverilog -assert svaext +define+ENA_BIMC+ +libext+.v +libext+.sv +incdir+/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/include +incdir+/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64 +incdir+/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library +incdir+/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/axi +incdir+/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_isf +incdir+/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_osf +incdir+/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cg +incdir+/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_crcgc +incdir+/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix +incdir+/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix_attach +incdir+/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp +incdir+/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp +incdir+/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp +incdir+/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_support +incdir+/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_sa +incdir+/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_su +incdir+/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/mem_wrappers/bimc_master/top -y /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common -y /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library -y /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_tlvp -y /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_tlvp_apps -y /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_crc -y /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/axi -y /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_adler -y /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_crc16t -y /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/fifo -y /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_isf -y /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_osf -y /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cg -y /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_crcgc -y /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix -y /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix_attach -y /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp -y /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp -y /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_support -y /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_sa -y /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_su -y /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/mem_wrappers/bimc_master/top -y /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp +incdir+/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../dv/agents/apb +incdir+/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../dv/CCE_64/tb_top -work LIB_TOP

all :		_VCSgd_NtQEQb_1.db \
	_VCSgd_e9Yovd_1.db \
	_VCSgd_pHywOb_1.db \
	_VCSgd_y6FC4b_1.db \
	_VCSgd_1D82i_1.db \
	_VCSgd_7Wpvmb_1.db \
	_VCSgd_ICcKjc_1.db \
	_VCSgd_rm8DF_1.db \
	_VCSgd_KfPC4d_1.db \
	_VCSgd_89uU1_1.db \
	_VCSgd_8JTbi_1.db \
	_VCSgd_emVxud_1.db \
	_VCSgd_ocfg5d_1.db \
	_VCSgd_69Kn6b_1.db \
	_VCSgd_ewH93c_1.db \
	_VCSgd_VvIPMd_1.db \
	_VCSgd_GgBLEc_1.db \
	_VCSgd_2arQq_1.db \
	_VCSgd_MTq9T_1.db \
	_VCSgd_zzEHKb_1.db \
	_VCSgd_SR3jkd_1.db \
	_VCSgd_bxbP3_1.db \
	_VCSgd_kzZGze_1.db \
	_VCSgd_I1BYWd_1.db \
	_VCSgd_DmXYzc_1.db \
	_VCSgd_vgGTg_1.db \
	_VCSgd_ehUUS_1.db \
	_VCSgd_FLq0n_1.db \
	_VCSgd_Ura7Dc_1.db \
	_VCSgd_DXfaHb_1.db \
	_VCSgd_bxZ3Gd_1.db \
	_VCSgd_B9KcG_1.db \
	_VCSgd_g5FPxb_1.db \
	_VCSgd_glPGze_1.db \
	_VCSgd_aAHI5c_1.db \
	_VCSgd_oPAZYd_1.db \
	_VCSgd_Gltmhc_1.db \
	_VCSgd_4CM6I_1.db \
	_VCSgd_nQQYZb_1.db \
	_VCSgd_hzyYZd_1.db \
	_VCSgd_hNBOYc_1.db \
	_VCSgd_eMvTTb_1.db \
	_VCSgd_5Bkhud_1.db \
	_VCSgd_X8YVGe_1.db \
	_VCSgd_94yS9_1.db \
	_VCSgd_wxn4Ab_1.db \
	_VCSgd_Cgfrud_1.db \
	_VCSgd_AYfDpd_1.db \
	_VCSgd_BiOHud_1.db \
	_VCSgd_pnpopd_1.db \
	_VCSgd_Uc16cc_1.db \
	_VCSgd_VyoUHd_1.db \
	_VCSgd_yuGD2b_1.db \
	_VCSgd_WEeHb_1.db \
	_VCSgd_gzZ6wc_1.db \
	_VCSgd_J1JXIb_1.db \
	_VCSgd_qYgCGd_1.db \
	_VCSgd_aeXvkd_1.db \
	_VCSgd_p4L4db_1.db \
	_VCSgd_Mf8klb_1.db \
	_VCSgd_nSs1dc_1.db \
	_VCSgd_jBFLdc_1.db \
	_VCSgd_c57cGd_1.db \
	_VCSgd_XzV6Ic_1.db \
	_VCSgd_7KpLPe_1.db \
	_VCSgd_AHoUKb_1.db \
	_VCSgd_pVfrke_1.db \
	_VCSgd_pQwVrd_1.db \
	_VCSgd_IMECQe_1.db \
	_VCSgd_PpgCyb_1.db \
	_VCSgd_KOSWOc_1.db \
	_VCSgd_Vhaqee_1.db \
	_VCSgd_WQMmec_1.db \
	_VCSgd_Fe7TKc_1.db \
	_VCSgd_UusxHb_1.db \
	_VCSgd_XYWaHd_1.db \
	_VCSgd_WcZw9_1.db \
	_VCSgd_ytag0_1.db \
	_VCSgd_OJS6fe_1.db \
	_VCSgd_DtPAfd_1.db \
	_VCSgd_v9sMid_1.db \
	_VCSgd_eWumrc_1.db \
	_VCSgd_qWtbsd_1.db \
	_VCSgd_CAg63d_1.db \
	_VCSgd_UNEXT_1.db \
	_VCSgd_TsugTc_1.db \
	_VCSgd_xnZuV_1.db \
	_VCSgd_Gw7hgb_1.db \
	_VCSgd_OpuUfd_1.db \
	_VCSgd_xC56j_1.db \
	_VCSgd_4BvBpc_1.db \
	_VCSgd_yd3HEe_1.db \
	_VCSgd_YFpg6b_1.db \
	_VCSgd_6VVrte_1.db \
	_VCSgd_rB54xb_1.db \
	_VCSgd_iqXk0_1.db \
	_VCSgd_wSLVXb_1.db \
	_VCSgd_cWw0U_1.db \
	_VCSgd_60Qj3_1.db \
	_VCSgd_7dG2H_1.db \
	_VCSgd_L4lFUd_1.db \
	_VCSgd_iZL5Sd_1.db \
	_VCSgd_fAOFfe_1.db \
	_VCSgd_736xke_1.db \
	_VCSgd_AUQJDc_1.db \
	_VCSgd_EnAiqe_1.db \
	_VCSgd_cNdBbc_1.db \
	_VCSgd_8tH26b_1.db \
	_VCSgd_IEjnsc_1.db \
	_VCSgd_FykPub_1.db \
	_VCSgd_JKT1Dc_1.db \
	_VCSgd_7v3mHc_1.db \
	_VCSgd_bqpuId_1.db \
	_VCSgd_Bvp0qc_1.db \
	_VCSgd_yAyGoc_1.db \
	_VCSgd_TmnZP_1.db \
	_VCSgd_L0rGNe_1.db \
	_VCSgd_qas48c_1.db \
	_VCSgd_C1iXpb_1.db \
	_VCSgd_A2O16c_1.db \
	_VCSgd_YUyr2b_1.db \
	_VCSgd_x5gWpb_1.db \
	_VCSgd_Bv0Gme_1.db \
	_VCSgd_TVbe4d_1.db \
	_VCSgd_VL6pBd_1.db \
	_VCSgd_6cCMMc_1.db \
	_VCSgd_8JdREe_1.db \
	_VCSgd_YHqxAe_1.db \
	_VCSgd_tz0q2d_1.db \
	_VCSgd_fBkGV_1.db \
	_VCSgd_oiNdte_1.db \
	_VCSgd_3oHDRd_1.db \
	_VCSgd_C82mg_1.db \
	_VCSgd_93AyYb_1.db \
	_VCSgd_JRY7oc_1.db \
	_VCSgd_lptwed_1.db \
	_VCSgd_LfVLqc_1.db \
	_VCSgd_LcQYzb_1.db \
	_VCSgd_rwG61b_1.db \
	_VCSgd_0Rv5hb_1.db \
	_VCSgd_vZ7Gab_1.db \
	_VCSgd_NHXK9_1.db \
	_VCSgd_2jOfm_1.db \
	_VCSgd_JjSF9d_1.db \
	_VCSgd_qZPXqc_1.db \
	_VCSgd_hBDNd_1.db \
	_VCSgd_f0fToc_1.db \
	_VCSgd_3uWS0b_1.db \
	_VCSgd_IoAHK_1.db \
	_VCSgd_jCHzEe_1.db \
	_VCSgd_yOuOic_1.db \
	_VCSgd_DZNFWd_1.db \
	_VCSgd_iQYL9d_1.db \
	_VCSgd_xFvwUb_1.db \
	_VCSgd_gkSKIc_1.db \
	_VCSgd_J1vbqb_1.db \
	_VCSgd_Yg6dCd_1.db \
	_VCSgd_6q5LN_1.db \
	_VCSgd_tfOzBe_1.db \
	_VCSgd_goXh6b_1.db \
	_VCSgd_9Wgl2b_1.db \
	_VCSgd_vVm3F_1.db \
	_VCSgd_ZceGYb_1.db \
	_VCSgd_vq1tFc_1.db \
	_VCSgd_Lm0SDd_1.db \
	_VCSgd_mQD4Qd_1.db \
	_VCSgd_0qS5rc_1.db \
	_VCSgd_Y2jGXb_1.db \
	_VCSgd_I2stsd_1.db \
	_VCSgd_TqRT9c_1.db \
	_VCSgd_OS7wxd_1.db \
	_VCSgd_VVSDG_1.db \
	_VCSgd_FXjqw_1.db \
	_VCSgd_x8oom_1.db \
	_VCSgd_aSmYab_1.db \
	_VCSgd_hEj69b_1.db \
	_VCSgd_1sQ0cd_1.db \
	_VCSgd_YzFNnd_1.db \
	_VCSgd_53KhTd_1.db \
	_VCSgd_dxb3Kc_1.db \
	_VCSgd_e68iyc_1.db \
	_VCSgd_VuO9Rc_1.db \
	_VCSgd_UNaEW_1.db \
	_VCSgd_vkZ8ad_1.db \
	_VCSgd_5ll4Dd_1.db \
	_VCSgd_sHzog_1.db \
	_VCSgd_tHeAI_1.db \
	_VCSgd_mh2Mqd_1.db \
	_VCSgd_L9j2Qc_1.db \
	_VCSgd_FPpAhc_1.db \
	_VCSgd_lx5Ic_1.db \
	_VCSgd_l2hXvd_1.db \
	_VCSgd_Eb8tAe_1.db \
	_VCSgd_Ob2mmb_1.db \
	_VCSgd_NHGdLc_1.db \
	_VCSgd_Zh0y3d_1.db \
	_VCSgd_4bo63c_1.db \
	_VCSgd_TW7Lbc_1.db \
	_VCSgd_Ki7lAb_1.db \
	_VCSgd_pg3d0b_1.db \
	_VCSgd_80V1xc_1.db \
	_VCSgd_46IgMb_1.db \
	_VCSgd_FQKHNe_1.db \
	_VCSgd_VPuj7d_1.db \
	_VCSgd_UdxOge_1.db \
	_VCSgd_9vTV2d_1.db \
	_VCSgd_Dmfn0d_1.db \
	_VCSgd_XG3U5d_1.db \
	_VCSgd_uwWWMe_1.db \
	_VCSgd_qadUve_1.db \
	_VCSgd_qiGsPd_1.db \
	_VCSgd_oSCHHc_1.db \
	_VCSgd_TxHZ6d_1.db \
	_VCSgd_7aYegb_1.db \
	_VCSgd_e5sd3c_1.db \
	_VCSgd_1dndMd_1.db \
	_VCSgd_hCP1e_1.db \
	_VCSgd_cd9qZb_1.db \
	_VCSgd_Gok2Gd_1.db \
	_VCSgd_jaxejb_1.db \
	_VCSgd_ogERwb_1.db \
	_VCSgd_cSzPoe_1.db \
	_VCSgd_KG4rqc_1.db \
	_VCSgd_YYIj1c_1.db \
	_VCSgd_Ge2bX_1.db \
	_VCSgd_c6y9dd_1.db \
	_VCSgd_ErPiJ_1.db \
	_VCSgd_jfSPLb_1.db \
	_VCSgd_RXFmBb_1.db \
	_VCSgd_pOBxZd_1.db \
	_VCSgd_3B8yPd_1.db \
	_VCSgd_OpYbd_1.db \
	_VCSgd_WLt3z_1.db \
	_VCSgd_iSjfJd_1.db \
	_VCSgd_eBSWsc_1.db \
	_VCSgd_zb0gzd_1.db \
	_VCSgd_wsbjtd_1.db \
	_VCSgd_lZLmvb_1.db \
	_VCSgd_Cb8Xac_1.db \
	_VCSgd_4BjnYd_1.db \
	_VCSgd_qP3nLc_1.db \
	_VCSgd_tL3Ese_1.db \
	_VCSgd_n074id_1.db \
	_VCSgd_nBg3N_1.db \
	_VCSgd_HAD49b_1.db \
	_VCSgd_D87Eyb_1.db \
	_VCSgd_Ocq4e_1.db \
	_VCSgd_w0ICmd_1.db \
	_VCSgd_Cc4iz_1.db \
	_VCSgd_3PkRfc_1.db \
	_VCSgd_u1gwvc_1.db \
	_VCSgd_sUvh3d_1.db \
	_VCSgd_xiZwre_1.db \
	_VCSgd_cDJmF_1.db \
	_VCSgd_D4moz_1.db \
	_VCSgd_zrA8j_1.db \
	_VCSgd_qBrjhc_1.db \
	_VCSgd_xZEQi_1.db \
	_VCSgd_Uf5SKb_1.db \
	_VCSgd_Ebtvnc_1.db \
	_VCSgd_J3Asib_1.db \
	_VCSgd_MJu0me_1.db \
	_VCSgd_REXsJ_1.db \
	_VCSgd_8N1QFd_1.db \
	_VCSgd_Ke0xXd_1.db \
	_VCSgd_aRIOPe_1.db \
	_VCSgd_igAwg_1.db \
	_VCSgd_I0b94_1.db \
	_VCSgd_grgejd_1.db \
	_VCSgd_BVQ88b_1.db \
	_VCSgd_feJJtc_1.db \
	_VCSgd_haBox_1.db \
	_VCSgd_NTsCi_1.db \
	_VCSgd_3iM0Yc_1.db \
	_VCSgd_IW8n6_1.db \
	_VCSgd_oo32Gd_1.db \
	_VCSgd_scSQJc_1.db \
	_VCSgd_DwYyQd_1.db \
	_VCSgd_ygbXAe_1.db \
	_VCSgd_8t6TTb_1.db \
	_VCSgd_VnNXfd_1.db \
	_VCSgd_ALxxb_1.db \
	_VCSgd_jhl9Me_1.db \
	_VCSgd_u6BTKd_1.db \
	_VCSgd_V42b_1.db \
	_VCSgd_yFAXoe_1.db \
	_VCSgd_7tgZMc_1.db \
	_VCSgd_4qvnde_1.db \
	_VCSgd_o3MQnd_1.db \
	_VCSgd_HHB8u_1.db \
	_VCSgd_PbDiQe_1.db \
	_VCSgd_5ZzS3_1.db \
	_VCSgd_FbUMfd_1.db \
	_VCSgd_n98TAc_1.db \
	_VCSgd_9vvWf_1.db \
	_VCSgd_ptYMY_1.db \
	_VCSgd_56VaWb_1.db \
	_VCSgd_qfMxq_1.db \
	_VCSgd_qNCvKe_1.db \
	_VCSgd_ynsFg_1.db \
	_VCSgd_YoY4Rb_1.db \
	_VCSgd_dEFdxd_1.db \
	_VCSgd_PqBYee_1.db \
	_VCSgd_8IfO5d_1.db \



_VCSgd_NtQEQb_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64/cr_cceip_64.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64/cr_cceip_64.v


_VCSgd_e9Yovd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/include/cr_native_types.svp 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/include/cr_native_types.svp


_VCSgd_pHywOb_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/include/cr_error_codes.svp 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/include/cr_error_codes.svp


_VCSgd_y6FC4b_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/include/cr_structs.svp 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/include/cr_structs.svp


_VCSgd_1D82i_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_isf/cr_isf_regsPKG.svp 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_isf/cr_isf_regsPKG.svp


_VCSgd_7Wpvmb_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_isf/cr_isf_regfilePKG.svp 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_isf/cr_isf_regfilePKG.svp


_VCSgd_ICcKjc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_isf/cr_isfPKG.svp 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_isf/cr_isfPKG.svp


_VCSgd_rm8DF_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_osf/cr_osf_regsPKG.svp 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_osf/cr_osf_regsPKG.svp


_VCSgd_KfPC4d_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_osf/cr_osf_regfilePKG.svp 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_osf/cr_osf_regfilePKG.svp


_VCSgd_89uU1_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_osf/cr_osfPKG.svp 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_osf/cr_osfPKG.svp


_VCSgd_8JTbi_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cg/cr_cg_regsPKG.svp 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cg/cr_cg_regsPKG.svp


_VCSgd_emVxud_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cg/cr_cg_regfilePKG.svp 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cg/cr_cg_regfilePKG.svp


_VCSgd_ocfg5d_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cg/cr_cgPKG.svp 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cg/cr_cgPKG.svp


_VCSgd_69Kn6b_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_crcgc/cr_crcgc_regsPKG.svp 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_crcgc/cr_crcgc_regsPKG.svp


_VCSgd_ewH93c_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_crcgc/cr_crcgc_regfilePKG.svp 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_crcgc/cr_crcgc_regfilePKG.svp


_VCSgd_VvIPMd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_crcgc/cr_crcgcPKG.svp 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_crcgc/cr_crcgcPKG.svp


_VCSgd_GgBLEc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix/cr_prefix_regsPKG.svp 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix/cr_prefix_regsPKG.svp


_VCSgd_2arQq_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix/cr_prefix_regfilePKG.svp 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix/cr_prefix_regfilePKG.svp


_VCSgd_MTq9T_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix/cr_prefixPKG.svp 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix/cr_prefixPKG.svp


_VCSgd_zzEHKb_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/include/crPKG.svp 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/include/crPKG.svp


_VCSgd_SR3jkd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix_attach/cr_prefix_attach_regsPKG.svp 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix_attach/cr_prefix_attach_regsPKG.svp


_VCSgd_bxbP3_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix_attach/cr_prefix_attach_regfilePKG.svp 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix_attach/cr_prefix_attach_regfilePKG.svp


_VCSgd_kzZGze_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix_attach/cr_prefix_attachPKG.svp 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix_attach/cr_prefix_attachPKG.svp


_VCSgd_I1BYWd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_regsPKG.svp 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_regsPKG.svp


_VCSgd_DmXYzc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_regfilePKG.svp 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_regfilePKG.svp


_VCSgd_vgGTg_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_compPKG.svp 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_compPKG.svp


_VCSgd_ehUUS_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_regsPKG.svp 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_regsPKG.svp


_VCSgd_FLq0n_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_regfilePKG.svp 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_regfilePKG.svp


_VCSgd_Ura7Dc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decompPKG.svp 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decompPKG.svp


_VCSgd_DXfaHb_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_support/cr_cceip_64_support_regsPKG.svp 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_support/cr_cceip_64_support_regsPKG.svp


_VCSgd_bxZ3Gd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_support/cr_cceip_64_support_regfilePKG.svp 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_support/cr_cceip_64_support_regfilePKG.svp


_VCSgd_B9KcG_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_support/cr_cceip_64_supportPKG.svp 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_support/cr_cceip_64_supportPKG.svp


_VCSgd_g5FPxb_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_sa/cr_cceip_64_sa_regsPKG.svp 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_sa/cr_cceip_64_sa_regsPKG.svp


_VCSgd_glPGze_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_sa/cr_cceip_64_sa_regfilePKG.svp 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_sa/cr_cceip_64_sa_regfilePKG.svp


_VCSgd_aAHI5c_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_sa/cr_cceip_64_saPKG.svp 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_sa/cr_cceip_64_saPKG.svp


_VCSgd_oPAZYd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_su/cr_su_regsPKG.svp 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_su/cr_su_regsPKG.svp


_VCSgd_Gltmhc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_su/cr_su_regfilePKG.svp 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_su/cr_su_regfilePKG.svp


_VCSgd_4CM6I_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_su/cr_suPKG.svp 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_su/cr_suPKG.svp


_VCSgd_nQQYZb_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_regfilePKG.svp 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_regfilePKG.svp


_VCSgd_hzyYZd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_regsPKG.svp 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_regsPKG.svp


_VCSgd_hNBOYc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_compPKG.svp 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_compPKG.svp


_VCSgd_eMvTTb_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/include/nx_mem_typePKG.svp 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/include/nx_mem_typePKG.svp


_VCSgd_5Bkhud_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/include/nx_mem_typePKG_v2.svp 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/include/nx_mem_typePKG_v2.svp


_VCSgd_X8YVGe_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/include/nx_cdc_fifo_typePKG.svp 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/include/nx_cdc_fifo_typePKG.svp


_VCSgd_94yS9_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../dv/agents/apb/apb_xactor.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../dv/agents/apb/apb_xactor.v


_VCSgd_wxn4Ab_1.db :	./zipline_tb.v 
		${VLOGAN}  ${VLOGAN_OPT} ./zipline_tb.v


_VCSgd_Cgfrud_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_rst_sync.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_rst_sync.v


_VCSgd_AYfDpd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_rbus_apb.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_rbus_apb.v


_VCSgd_BiOHud_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_isf/cr_isf.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_isf/cr_isf.v


_VCSgd_pnpopd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_osf/cr_osf.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_osf/cr_osf.v


_VCSgd_Uc16cc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cg/cr_cg.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cg/cr_cg.v


_VCSgd_VyoUHd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_crcgc/cr_crcgc.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_crcgc/cr_crcgc.v


_VCSgd_yuGD2b_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix/cr_prefix.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix/cr_prefix.v


_VCSgd_WEeHb_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix_attach/cr_prefix_attach.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix_attach/cr_prefix_attach.v


_VCSgd_gzZ6wc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp.v


_VCSgd_J1JXIb_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp.v


_VCSgd_qYgCGd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_support/cr_cceip_64_support.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_support/cr_cceip_64_support.v


_VCSgd_aeXvkd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_sa/cr_cceip_64_sa.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_sa/cr_cceip_64_sa.v


_VCSgd_p4L4db_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_su/cr_su.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_su/cr_su.v


_VCSgd_Mf8klb_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp.v


_VCSgd_nSs1dc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_dual_rank_synchronizer.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_dual_rank_synchronizer.v


_VCSgd_jBFLdc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/axi/axi_channel_reg_slice.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/axi/axi_channel_reg_slice.v


_VCSgd_c57cGd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/axi/axi_channel_split_slice.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/axi/axi_channel_split_slice.v


_VCSgd_XzV6Ic_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_isf/cr_isf_core.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_isf/cr_isf_core.v


_VCSgd_7KpLPe_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_isf/cr_isf_regfile.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_isf/cr_isf_regfile.v


_VCSgd_AHoUKb_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_osf/cr_osf_core.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_osf/cr_osf_core.v


_VCSgd_pVfrke_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_osf/cr_osf_regfile.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_osf/cr_osf_regfile.v


_VCSgd_pQwVrd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cg/cr_cg_core.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cg/cr_cg_core.v


_VCSgd_IMECQe_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cg/cr_cg_regfile.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cg/cr_cg_regfile.v


_VCSgd_PpgCyb_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_crcgc/cr_crcgc_core.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_crcgc/cr_crcgc_core.v


_VCSgd_KOSWOc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_crcgc/cr_crcgc_regfile.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_crcgc/cr_crcgc_regfile.v


_VCSgd_Vhaqee_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix/cr_prefix_core.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix/cr_prefix_core.v


_VCSgd_WQMmec_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix/cr_prefix_regfile.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix/cr_prefix_regfile.v


_VCSgd_Fe7TKc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix_attach/cr_prefix_attach_core.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix_attach/cr_prefix_attach_core.v


_VCSgd_UusxHb_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix_attach/cr_prefix_attach_regfile.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix_attach/cr_prefix_attach_regfile.v


_VCSgd_XYWaHd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_core.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_core.v


_VCSgd_WcZw9_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_regfile.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_regfile.v


_VCSgd_ytag0_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_core.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_core.v


_VCSgd_OJS6fe_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_regfile.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_regfile.v


_VCSgd_DtPAfd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_support/cr_cceip_64_support_core.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_support/cr_cceip_64_support_core.v


_VCSgd_v9sMid_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_support/cr_cceip_64_support_regfile.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_support/cr_cceip_64_support_regfile.v


_VCSgd_eWumrc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_sa/cr_cceip_64_sa_core.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_sa/cr_cceip_64_sa_core.v


_VCSgd_qWtbsd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_sa/cr_cceip_64_sa_regfile.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_sa/cr_cceip_64_sa_regfile.v


_VCSgd_CAg63d_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_su/cr_su_core.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_su/cr_su_core.v


_VCSgd_UNEXT_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_su/cr_su_regfile.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_su/cr_su_regfile.v


_VCSgd_TsugTc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_core.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_core.v


_VCSgd_xnZuV_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_regfile.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_regfile.v


_VCSgd_Gw7hgb_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/CR_TIE_CELL.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/CR_TIE_CELL.v


_VCSgd_OpuUfd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_clk_gate.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_clk_gate.v


_VCSgd_xC56j_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_event_counter_array.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_event_counter_array.v


_VCSgd_4BvBpc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_event_counter_array_wide.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_event_counter_array_wide.v


_VCSgd_yd3HEe_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_event_interrupt.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_event_interrupt.v


_VCSgd_YFpg6b_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_fifo_1r1w_indirect_access_debug.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_fifo_1r1w_indirect_access_debug.v


_VCSgd_6VVrte_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_fifo_ram_1r1w.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_fifo_ram_1r1w.v


_VCSgd_rB54xb_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_interface_monitor.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_interface_monitor.v


_VCSgd_iqXk0_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_interface_monitor_pipe.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_interface_monitor_pipe.v


_VCSgd_wSLVXb_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_ram_1r1w_indirect_access.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_ram_1r1w_indirect_access.v


_VCSgd_cWw0U_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_ram_1rw_indirect_access.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_ram_1rw_indirect_access.v


_VCSgd_60Qj3_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_rbus_ring.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_rbus_ring.v


_VCSgd_7dG2H_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_reg_indirect_access.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_reg_indirect_access.v


_VCSgd_L4lFUd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_roreg_indirect_access.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_roreg_indirect_access.v


_VCSgd_iZL5Sd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_tlvp/cr_axi4s_mstr.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_tlvp/cr_axi4s_mstr.v


_VCSgd_fAOFfe_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_tlvp/cr_axi4s_mstr_su.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_tlvp/cr_axi4s_mstr_su.v


_VCSgd_736xke_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_tlvp/cr_axi4s_slv.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_tlvp/cr_axi4s_slv.v


_VCSgd_AUQJDc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_tlvp/cr_axi4s_slv2.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_tlvp/cr_axi4s_slv2.v


_VCSgd_EnAiqe_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_tlvp/cr_tlvp2_top.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_tlvp/cr_tlvp2_top.v


_VCSgd_cNdBbc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_tlvp/cr_tlvp_top.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_tlvp/cr_tlvp_top.v


_VCSgd_8tH26b_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_tlvp_apps/cr_tlvp_axi_in_top.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_tlvp_apps/cr_tlvp_axi_in_top.v


_VCSgd_IEjnsc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_crc/cr_crc.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_crc/cr_crc.v


_VCSgd_FykPub_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/axi/axi_hndshk_split.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/axi/axi_hndshk_split.v


_VCSgd_JKT1Dc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_adler/cr_adler.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_adler/cr_adler.v


_VCSgd_7v3mHc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_crc16t/cr_crc16t.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_crc16t/cr_crc16t.v


_VCSgd_bqpuId_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/fifo/cr_fifo_wrap1.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/fifo/cr_fifo_wrap1.v


_VCSgd_Bvp0qc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_isf/cr_isf_regs.sv 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_isf/cr_isf_regs.sv


_VCSgd_yAyGoc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_isf/cr_isf_support.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_isf/cr_isf_support.v


_VCSgd_TmnZP_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_isf/cr_isf_tlv_mods.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_isf/cr_isf_tlv_mods.v


_VCSgd_L0rGNe_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_osf/cr_osf_ctl.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_osf/cr_osf_ctl.v


_VCSgd_qas48c_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_osf/cr_osf_dbg2fifo_ctl.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_osf/cr_osf_dbg2fifo_ctl.v


_VCSgd_C1iXpb_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_osf/cr_osf_latency.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_osf/cr_osf_latency.v


_VCSgd_A2O16c_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_osf/cr_osf_regs.sv 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_osf/cr_osf_regs.sv


_VCSgd_YUyr2b_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_osf/cr_osf_support.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_osf/cr_osf_support.v


_VCSgd_x5gWpb_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cg/cr_cg_regs.sv 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cg/cr_cg_regs.sv


_VCSgd_Bv0Gme_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cg/cr_cg_tlv_mods.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cg/cr_cg_tlv_mods.v


_VCSgd_TVbe4d_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_crcgc/cr_crcgc_cts.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_crcgc/cr_crcgc_cts.v


_VCSgd_VL6pBd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_crcgc/cr_crcgc_regs.sv 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_crcgc/cr_crcgc_regs.sv


_VCSgd_6cCMMc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix/cr_prefix_fe.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix/cr_prefix_fe.v


_VCSgd_8JdREe_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix/cr_prefix_ibc.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix/cr_prefix_ibc.v


_VCSgd_YHqxAe_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix/cr_prefix_obc.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix/cr_prefix_obc.v


_VCSgd_tz0q2d_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix/cr_prefix_rec.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix/cr_prefix_rec.v


_VCSgd_fBkGV_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix/cr_prefix_regs.sv 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix/cr_prefix_regs.sv


_VCSgd_oiNdte_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix_attach/cr_prefix_attach_ibp.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix_attach/cr_prefix_attach_ibp.v


_VCSgd_3oHDRd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix_attach/cr_prefix_attach_pac.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix_attach/cr_prefix_attach_pac.v


_VCSgd_C82mg_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix_attach/cr_prefix_attach_pmc.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix_attach/cr_prefix_attach_pmc.v


_VCSgd_93AyYb_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix_attach/cr_prefix_attach_pti.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix_attach/cr_prefix_attach_pti.v


_VCSgd_JRY7oc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix_attach/cr_prefix_attach_regs.sv 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix_attach/cr_prefix_attach_regs.sv


_VCSgd_lptwed_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_encoder_engine.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_encoder_engine.v


_VCSgd_LfVLqc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_lut_long.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_lut_long.v


_VCSgd_LcQYzb_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_lut_short.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_lut_short.v


_VCSgd_rwG61b_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_ph.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_ph.v


_VCSgd_0Rv5hb_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_reconstruct.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_reconstruct.v


_VCSgd_vZ7Gab_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_regs.sv 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_regs.sv


_VCSgd_NHXK9_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_sa.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_sa.v


_VCSgd_2jOfm_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_sc_long.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_sc_long.v


_VCSgd_JjSF9d_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_sc_short.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_sc_short.v


_VCSgd_qZPXqc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_seq_id_array.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_seq_id_array.v


_VCSgd_hBDNd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_sm.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_sm.v


_VCSgd_f0fToc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_sq.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_sq.v


_VCSgd_3uWS0b_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_be.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_be.v


_VCSgd_IoAHK_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_fe.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_fe.v


_VCSgd_jCHzEe_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_hufd.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_hufd.v


_VCSgd_yOuOic_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_lz77.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_lz77.v


_VCSgd_DZNFWd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_mtf.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_mtf.v


_VCSgd_iQYL9d_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_regs.sv 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_regs.sv


_VCSgd_xFvwUb_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_support/cr_cceip_64_support_regs.sv 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_support/cr_cceip_64_support_regs.sv


_VCSgd_gkSKIc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_sa/cr_cceip_64_sa_regs.sv 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_sa/cr_cceip_64_sa_regs.sv


_VCSgd_J1vbqb_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_sa/cr_sa_counter.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_cceip_64_sa/cr_sa_counter.v


_VCSgd_Yg6dCd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_su/cr_su_ctl.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_su/cr_su_ctl.v


_VCSgd_6q5LN_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_su/cr_su_regs.sv 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_su/cr_su_regs.sv


_VCSgd_tfOzBe_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/mem_wrappers/bimc_master/top/bimc_master.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/mem_wrappers/bimc_master/top/bimc_master.v


_VCSgd_goXh6b_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_lec_v3.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_lec_v3.v


_VCSgd_9Wgl2b_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_lob_v3.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_lob_v3.v


_VCSgd_vVm3F_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_prc.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_prc.v


_VCSgd_ZceGYb_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_regs.sv 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_regs.sv


_VCSgd_vq1tFc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_bit_pack.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_bit_pack.v


_VCSgd_Lm0SDd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_credit_manager.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_credit_manager.v


_VCSgd_mQD4Qd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_fifo.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_fifo.v


_VCSgd_0qS5rc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_fifo_1r1w_indirect_access_debug_cntrl.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_fifo_1r1w_indirect_access_debug_cntrl.v


_VCSgd_Y2jGXb_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_fifo_ctrl_ram_1r1w.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_fifo_ctrl_ram_1r1w.v


_VCSgd_I2stsd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_indirect_access_cntrl.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_indirect_access_cntrl.v


_VCSgd_TqRT9c_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_indirect_access_cntrl_v2.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_indirect_access_cntrl_v2.v


_VCSgd_OS7wxd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_ram_1r1w.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_ram_1r1w.v


_VCSgd_VVSDG_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_ram_1rw.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_ram_1rw.v


_VCSgd_FXjqw_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/sync_fifo.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/sync_fifo.v


_VCSgd_x8oom_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_tlvp/cr_tlvp.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_tlvp/cr_tlvp.v


_VCSgd_aSmYab_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_tlvp/cr_tlvp2.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_tlvp/cr_tlvp2.v


_VCSgd_hEj69b_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_tlvp_apps/cr_tlvp_axi_in_axi_out_top.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_tlvp_apps/cr_tlvp_axi_in_axi_out_top.v


_VCSgd_1sQ0cd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_tlvp_apps/cr_tlvp_axi_out_top.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_tlvp_apps/cr_tlvp_axi_out_top.v


_VCSgd_YzFNnd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/fifo/cr_cdc_fifo_wrap1.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/fifo/cr_cdc_fifo_wrap1.v


_VCSgd_53KhTd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/fifo/cr_fifo_wrap3.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/fifo/cr_fifo_wrap3.v


_VCSgd_dxb3Kc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_osf/cr_osf_debug_ctl.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_osf/cr_osf_debug_ctl.v


_VCSgd_e68iyc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix/cr_prefix_fe_counter.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix/cr_prefix_fe_counter.v


_VCSgd_VuO9Rc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix/cr_prefix_rec_act.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix/cr_prefix_rec_act.v


_VCSgd_UNaEW_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix/cr_prefix_rec_alu.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix/cr_prefix_rec_alu.v


_VCSgd_vkZ8ad_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix/cr_prefix_rec_di.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix/cr_prefix_rec_di.v


_VCSgd_5ll4Dd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix/cr_prefix_rec_do.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix/cr_prefix_rec_do.v


_VCSgd_sHzog_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix/cr_prefix_rec_us.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix/cr_prefix_rec_us.v


_VCSgd_tHeAI_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_fifo.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_fifo.v


_VCSgd_mh2Mqd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_htb_long.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_htb_long.v


_VCSgd_L9j2Qc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_htb_short.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_htb_short.v


_VCSgd_FPpAhc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_htw_long.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_htw_long.v


_VCSgd_lx5Ic_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_htw_short.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_htw_short.v


_VCSgd_l2hXvd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_is_long.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_is_long.v


_VCSgd_Eb8tAe_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_is_short.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_is_short.v


_VCSgd_Ob2mmb_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_lut.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_lut.v


_VCSgd_NHGdLc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_min_bits.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_min_bits.v


_VCSgd_Zh0y3d_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_sa_enc_func_pipe.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_sa_enc_func_pipe.v


_VCSgd_4bo63c_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_sa_tlvp_top.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_sa_tlvp_top.v


_VCSgd_TW7Lbc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_sim_is.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_sim_is.v


_VCSgd_Ki7lAb_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_sm_deflate.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_sm_deflate.v


_VCSgd_pg3d0b_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_sm_fifo.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_sm_fifo.v


_VCSgd_80V1xc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_sm_tlvp_top.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_sm_tlvp_top.v


_VCSgd_46IgMb_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_sm_xp.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_sm_xp.v


_VCSgd_FQKHNe_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_st_long.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_st_long.v


_VCSgd_VPuj7d_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_st_short.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_st_short.v


_VCSgd_UdxOge_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_be_fifos.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_be_fifos.v


_VCSgd_9vTV2d_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_be_tlvp.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_be_tlvp.v


_VCSgd_Dmfn0d_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_fe_bhp.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_fe_bhp.v


_VCSgd_XG3U5d_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_fe_fhp.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_fe_fhp.v


_VCSgd_uwWWMe_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_fe_lfa.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_fe_lfa.v


_VCSgd_qadUve_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_fe_tlvp.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_fe_tlvp.v


_VCSgd_qiGsPd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_htf.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_htf.v


_VCSgd_oSCHHc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_lz77_ag.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_lz77_ag.v


_VCSgd_TxHZ6d_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_lz77_bm.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_lz77_bm.v


_VCSgd_7aYegb_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_lz77_do.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_lz77_do.v


_VCSgd_e5sd3c_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_lz77_ep.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_lz77_ep.v


_VCSgd_1dndMd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_lz77_hb.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_lz77_hb.v


_VCSgd_hCP1e_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_lz77_if.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_lz77_if.v


_VCSgd_cd9qZb_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_lz77_pl.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_lz77_pl.v


_VCSgd_Gok2Gd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_sdd.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_sdd.v


_VCSgd_jaxejb_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_exg.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_exg.v


_VCSgd_ogERwb_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_pac_v3.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_pac_v3.v


_VCSgd_cSzPoe_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_pmu.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_pmu.v


_VCSgd_KG4rqc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_engine_v3.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_engine_v3.v


_VCSgd_YYIj1c_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_cdc_fifo.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_cdc_fifo.v


_VCSgd_Ge2bX_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_fifo_ctrl.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_fifo_ctrl.v


_VCSgd_c6y9dd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_indirect_access_cntrl_v3.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_indirect_access_cntrl_v3.v


_VCSgd_ErPiJ_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_ram_2rw.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_ram_2rw.v


_VCSgd_jfSPLb_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_tlvp/cr_tlvp2_dsm.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_tlvp/cr_tlvp2_dsm.v


_VCSgd_RXFmBb_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_tlvp/cr_tlvp2_rsm.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_tlvp/cr_tlvp2_rsm.v


_VCSgd_pOBxZd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_tlvp/cr_tlvp_dsm.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_tlvp/cr_tlvp_dsm.v


_VCSgd_3B8yPd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_tlvp/cr_tlvp_rsm.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_tlvp/cr_tlvp_rsm.v


_VCSgd_OpYbd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix/cr_prefix_fe_cmpx4.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix/cr_prefix_fe_cmpx4.v


_VCSgd_WLt3z_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_fifo_ctrl.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_fifo_ctrl.v


_VCSgd_iSjfJd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_htb.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_htb.v


_VCSgd_eBSWsc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_htw_stsg.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_htw_stsg.v


_VCSgd_zb0gzd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_htw_type_a.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_htw_type_a.v


_VCSgd_wsbjtd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_htw_type_b.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_htw_type_b.v


_VCSgd_lZLmvb_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_is.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_is.v


_VCSgd_Cb8Xac_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_st.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_st.v


_VCSgd_4BjnYd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_twin_buffer.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_twin_buffer.v


_VCSgd_qP3nLc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_be_frm_chk.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_be_frm_chk.v


_VCSgd_tL3Ese_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_fe_bhp_dflate.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_fe_bhp_dflate.v


_VCSgd_n074id_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_fe_crc.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_fe_crc.v


_VCSgd_nBg3N_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_fe_data_aligner.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_fe_data_aligner.v


_VCSgd_HAD49b_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_fe_lfa_fifo.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_fe_lfa_fifo.v


_VCSgd_D87Eyb_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_htf_blt.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_htf_blt.v


_VCSgd_Ocq4e_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_htf_hdr_fifo.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_htf_hdr_fifo.v


_VCSgd_w0ICmd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_htf_histogram.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_htf_histogram.v


_VCSgd_Cc4iz_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_htf_predef_buf.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_htf_predef_buf.v


_VCSgd_3PkRfc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_htf_symtab_dec.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_htf_symtab_dec.v


_VCSgd_u1gwvc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_htf_table_writer.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_htf_table_writer.v


_VCSgd_sUvh3d_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.v


_VCSgd_xiZwre_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_ld.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_ld.v


_VCSgd_cDJmF_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_sp.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_sp.v


_VCSgd_D4moz_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_ss.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_ss.v


_VCSgd_zrA8j_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_wf.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_wf.v


_VCSgd_qBrjhc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_clt_0.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_clt_0.v


_VCSgd_xZEQi_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_clt_x16.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_clt_x16.v


_VCSgd_Uf5SKb_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_clt_x8.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_clt_x8.v


_VCSgd_Ebtvnc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_match.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_match.v


_VCSgd_J3Asib_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_cdc_fifo_ctrl.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_cdc_fifo_ctrl.v


_VCSgd_MJu0me_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_tlvp/cr_tlvp2_rsm_core.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_tlvp/cr_tlvp2_rsm_core.v


_VCSgd_REXsJ_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_tlvp/cr_tlvp_id.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_tlvp/cr_tlvp_id.v


_VCSgd_8N1QFd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_tlvp/cr_tlvp_spl.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/cr_tlvp/cr_tlvp_spl.v


_VCSgd_Ke0xXd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/fifo/cr_fifo_wrap2.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/fifo/cr_fifo_wrap2.v


_VCSgd_aRIOPe_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix/cr_prefix_fe_cmp.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix/cr_prefix_fe_cmp.v


_VCSgd_igAwg_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix/cr_prefix_fe_cmpa.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_prefix/cr_prefix_fe_cmpa.v


_VCSgd_I0b94_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_htw_type_st.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_htw_type_st.v


_VCSgd_grgejd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_is_counter.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_is_counter.v


_VCSgd_BVQ88b_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_is_sorter.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_is_sorter.v


_VCSgd_feJJtc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_ism_catcher.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_ism_catcher.v


_VCSgd_haBox_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_st_builder.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_st_builder.v


_VCSgd_NTsCi_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_st_fsm.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_st_fsm.v


_VCSgd_3iM0Yc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_st_queue.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_st_queue.v


_VCSgd_IW8n6_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_st_sc.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_st_sc.v


_VCSgd_oo32Gd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_stcl_builder.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_huf_comp/cr_huf_comp_stcl_builder.v


_VCSgd_scSQJc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_htf_array_inc.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_htf_array_inc.v


_VCSgd_DwYyQd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_htf_bct_sat_writer.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_htf_bct_sat_writer.v


_VCSgd_ygbXAe_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_htf_slt_writer.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_htf_slt_writer.v


_VCSgd_8t6TTb_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_htf_small_tables.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_htf_small_tables.v


_VCSgd_VnNXfd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_htf_symtab_dec_retro.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_htf_symtab_dec_retro.v


_VCSgd_ALxxb_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_unpacker.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_unpacker.v


_VCSgd_jhl9Me_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_cif.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_cif.v


_VCSgd_u6BTKd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_mdl.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_mdl.v


_VCSgd_V42b_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_mob.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_mob.v


_VCSgd_yFAXoe_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_msm.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_msm.v


_VCSgd_7tgZMc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_stree.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_stree.v


_VCSgd_4qvnde_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_tile_x1.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_tile_x1.v


_VCSgd_o3MQnd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_tile_x16.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_tile_x16.v


_VCSgd_HHB8u_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_tile_x16_negedge.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_tile_x16_negedge.v


_VCSgd_PbDiQe_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_tile_x8.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_tile_x8.v


_VCSgd_5ZzS3_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_tile_x8_negedge.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_tile_x8_negedge.v


_VCSgd_FbUMfd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_sync_flop.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/common/nx_library/nx_sync_flop.v


_VCSgd_n98TAc_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_htf_svt_writer.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_htf_svt_writer.v


_VCSgd_9vvWf_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_htf_symtab_dec_retro_huff.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_xp10_decomp/cr_xp10_decomp_htf_symtab_dec_retro_huff.v


_VCSgd_ptYMY_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_hb_xN.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_hb_xN.v


_VCSgd_56VaWb_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_lpo_x1.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_lpo_x1.v


_VCSgd_qfMxq_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_lpt_x1.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_lpt_x1.v


_VCSgd_qNCvKe_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_snode.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_snode.v


_VCSgd_ynsFg_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_tile_xN.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_tile_xN.v


_VCSgd_YoY4Rb_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_tile_xN_negedge.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_tile_xN_negedge.v


_VCSgd_dEFdxd_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_lpo_xN.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_lpo_xN.v


_VCSgd_PqBYee_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_lpo_xN_negedge.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_lpo_xN_negedge.v


_VCSgd_8IfO5d_1.db :	/nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_lpt_xN.v 
		${VLOGAN}  ${VLOGAN_OPT} /nvme0n1/gaoruihao/zipline/Project-Zipline-FPGA/dv/CCE_64/run/../../../rtl/cr_lz77_comp/cr_lz77_comp_lpt_xN.v


