Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Sat Apr 30 20:10:01 2016
| Host         : DESKTOP-S5M9ALU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   322 |
| Minimum Number of register sites lost to control set restrictions |  1128 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             781 |          218 |
| No           | No                    | Yes                    |             432 |          153 |
| No           | Yes                   | No                     |             426 |          164 |
| Yes          | No                    | No                     |            1165 |          332 |
| Yes          | No                    | Yes                    |             351 |           77 |
| Yes          | Yes                   | No                     |            1621 |          393 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                                                                                                         Enable Signal                                                                                                                        |                                                                                                                        Set/Reset Signal                                                                                                                        | Slice Load Count | Bel Load Count |
+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                          |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2                                                                                                       |                1 |              1 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out1     |                                                                                                                                                                                                                                                              | design_1_i/axis_data_fifo_reader_to_vga/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2                                                                                                            |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                               |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                               |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon_writer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                  |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon_writer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                  |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon_writer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                          |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                          |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2 |                1 |              1 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                              |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon_writer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                          |                1 |              1 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                              |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon_writer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2 |                1 |              1 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                              |                1 |              1 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                              |                1 |              1 |
|  dbg_hub/inst/UPDATE_temp                     |                                                                                                                                                                                                                                                              | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                                                                                      |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                            | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                             |                1 |              1 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     |                                                                                                                                                                                                                                                              | design_1_i/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                  |                1 |              1 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                  |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axis_data_fifo_reader_to_vga/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2                                                                                                            |                1 |              1 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                                                                                |                                                                                                                                                                                                                                                                |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon_writer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                               |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon_writer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                               |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon_writer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                                  |                1 |              2 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2                                                                      |                1 |              2 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0                                                                          |                1 |              2 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon_writer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                             |                1 |              2 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0                                                          |                1 |              2 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon_writer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2         |                1 |              2 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_2 |                1 |              2 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                     |                1 |              2 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                             |                1 |              2 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon_writer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_2 |                1 |              2 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon_writer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                     |                1 |              2 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon_writer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_2         |                1 |              2 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out1     |                                                                                                                                                                                                                                                              | design_1_i/axis_data_fifo_reader_to_vga/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0                                                                               |                1 |              2 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                                  |                1 |              2 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2         |                1 |              2 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                     |                1 |              2 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_2         |                1 |              2 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                               |                1 |              2 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                             |                1 |              2 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axis_data_fifo_reader_to_vga/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                                                                                                 |                1 |              2 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                             |                1 |              2 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     |                                                                                                                                                                                                                                                              | design_1_i/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_2                                                                      |                1 |              2 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     |                                                                                                                                                                                                                                                              | design_1_i/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                                                                                            |                1 |              2 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon_writer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_2              |                2 |              2 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon_writer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2              |                1 |              2 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2              |                1 |              2 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_2              |                1 |              2 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axis_data_fifo_reader_to_vga/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_2                                                                           |                1 |              3 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axis_to_ddr_writer/inst/E[0]                                                                                                                                                                                                                      | design_1_i/axis_to_ddr_writer/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[2]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                |                1 |              3 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                      |                2 |              3 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg_1                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                |                1 |              3 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg_1                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                |                1 |              3 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out1     |                                                                                                                                                                                                                                                              | design_1_i/axis_data_fifo_reader_to_vga/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2                                                                           |                1 |              3 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0                                                          |                2 |              3 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0][0]                                                                                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                |                1 |              4 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                |                2 |              4 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out1     | design_1_i/axis_data_fifo_reader_to_vga/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i_reg[7][0]                                                                |                                                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out1     | design_1_i/axi_stream_to_vga/inst/B_temp_V_read_assign_fu_130[3]_i_1_n_2                                                                                                                                                                                     |                                                                                                                                                                                                                                                                |                2 |              4 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out1     | design_1_i/axi_stream_to_vga/inst/G_temp_V_read_assign_fu_126[3]_i_2_n_2                                                                                                                                                                                     | design_1_i/axi_stream_to_vga/inst/G_temp_V_read_assign_fu_126[3]_i_1_n_2                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out1     | design_1_i/axi_stream_to_vga/inst/R_temp_V_read_assign_fu_122[3]_i_2_n_2                                                                                                                                                                                     | design_1_i/axi_stream_to_vga/inst/B_temp_V_read_assign_fu_13013_out                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out1     | design_1_i/axi_stream_to_vga/inst/ap_CS_fsm_reg_n_2_[0]                                                                                                                                                                                                      | design_1_i/axi_stream_to_vga/inst/ap_rst_n_inv                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     |                                                                                                                                                                                                                                                              | design_1_i/pattern_generator_cross/inst/ap_rst_n_inv                                                                                                                                                                                                           |                2 |              4 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     |                                                                                                                                                                                                                                                              | design_1_i/reset_23M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     |                                                                                                                                                                                                                                                              | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                                                  |                2 |              4 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                              | design_1_i/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALOCK_Q[1]                                                                                                                 |                1 |              4 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[7]_i_1_n_0                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     |                                                                                                                                                                                                                                                              | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     |                                                                                                                                                                                                                                                              | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     |                                                                                                                                                                                                                                                              | u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[7]_i_1_n_0                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                           | design_1_i/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALOCK_Q[1]                                                                                                                           |                2 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                        |                                                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_writer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                        |                                                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_writer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[0][0]       |                                                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_writer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                           | design_1_i/axi_mem_intercon_writer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALOCK_Q[1]                                                                                                                           |                2 |              4 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                                                                |                2 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[0][0]       |                                                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_writer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                              | design_1_i/axi_mem_intercon_writer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALOCK_Q[1]                                                                                                                 |                2 |              4 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_1/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                   | u_ila_1/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                |                1 |              4 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[0][0]  |                                                                                                                                                                                                                                                                |                1 |              5 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out1     |                                                                                                                                                                                                                                                              | design_1_i/axis_data_fifo_reader_to_vga/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_reg[1][2]                                                                                                    |                2 |              5 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/reset_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                       |                4 |              5 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_reg[1][2]                                                                                               |                2 |              5 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_writer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[0][0]  |                                                                                                                                                                                                                                                                |                1 |              5 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/processing_system7/inst/S_AXI_HP1_BVALID                                                                                                                                                                                                          | design_1_i/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_writer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                   |                                                                                                                                                                                                                                                                |                1 |              5 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon_writer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                 |                2 |              5 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                         |                2 |              5 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon_writer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                         |                2 |              5 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                                                                                             |                3 |              5 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon_writer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                      |                2 |              5 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                 |                2 |              5 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out1     |                                                                                                                                                                                                                                                              | design_1_i/reset_25M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_writer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                       | design_1_i/axi_mem_intercon_writer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |                1 |              5 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                   |                                                                                                                                                                                                                                                                |                1 |              5 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out1     | design_1_i/reset_25M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                       | design_1_i/reset_25M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                  |                1 |              6 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/reset_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                      | design_1_i/reset_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                 |                1 |              6 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     |                                                                                                                                                                                                                                                              | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[13]_i_1_n_0                                                                                                                                                                                             |                4 |              6 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                          |                3 |              6 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                          |                2 |              6 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_APROT_Q_reg[0]_0                                                                                                                   | design_1_i/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |                3 |              6 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                          |                1 |              6 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     |                                                                                                                                                                                                                                                              | u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                                                          |                1 |              6 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     |                                                                                                                                                                                                                                                              | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                          |                3 |              6 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                                                          |                1 |              6 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | design_1_i/reset_23M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                       | design_1_i/reset_23M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                  |                1 |              6 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_writer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_APROT_Q_reg[0]_0                                                                                                         | design_1_i/axi_mem_intercon_writer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |                2 |              6 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                     |                2 |              6 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT_reg[0][0]                                                                                                                                                                                                        |                1 |              6 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_1/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                        |                3 |              7 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axis_data_fifo_reader_to_vga/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0                                                                               |                1 |              7 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axis_to_ddr_writer/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/idx_reg_172_reg[0]_0[0]                                                                                                                              | design_1_i/axis_to_ddr_writer/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/idx_reg_172_reg[0][0]                                                                                                                                  |                2 |              7 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                        |                2 |              7 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     |                                                                                                                                                                                                                                                              | design_1_i/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0                                                                          |                1 |              7 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_1/inst/ila_core_inst/u_ila_regs/drdy_ff9_i_1_n_0                                                                                                                                                                                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axis_to_ddr_writer/inst/ap_sig_bdd_189                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                |                2 |              7 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                      |                3 |              7 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axis_to_ddr_writer/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/E[0]                                                                                                                                                                   | design_1_i/axis_to_ddr_writer/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                 |                4 |              8 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                         |                4 |              8 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/ddr_to_axis_reader/inst/ap_sig_bdd_296                                                                                                                                                                                                            | design_1_i/ddr_to_axis_reader/inst/i_reg_208                                                                                                                                                                                                                   |                3 |              8 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gc0.count_reg[0][0]                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                     |                3 |              8 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     |                                                                                                                                                                                                                                                              | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                             |                4 |              8 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                   |                                                                                                                                                                                                                                                                |                1 |              8 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axis_to_ddr_writer/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/p_28_in                                                                                                                                       | design_1_i/axis_to_ddr_writer/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/SR[0]                                                                                                                                           |                3 |              8 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                              |                4 |              8 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_writer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                   |                                                                                                                                                                                                                                                                |                1 |              8 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/ddr_to_axis_reader/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rreq/i_1_reg_529_reg[0][0]                                                                                                                                         |                                                                                                                                                                                                                                                                |                3 |              8 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/ddr_to_axis_reader/inst/tmp_22_reg_5810                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                |                5 |              8 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axis_to_ddr_writer/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                                                                                                          |                                                                                                                                                                                                                                                                |                1 |              8 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]                                                                                                                                                                                                                     |                1 |              8 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_writer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        |                                                                                                                                                                                                                                                                |                1 |              8 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        |                                                                                                                                                                                                                                                                |                1 |              8 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axis_to_ddr_writer/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/p_26_in                                                                                                                                                                | design_1_i/axis_to_ddr_writer/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/sect_addr_buf[11]_i_1_n_2                                                                                                                                                |                2 |              9 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/ddr_to_axis_reader/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rreq/p_18_in                                                                                                                                                       | design_1_i/ddr_to_axis_reader/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/sect_addr_buf[11]_i_1_n_2                                                                                                                                                 |                2 |              9 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/ddr_to_axis_reader/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/indvar_next_reg_547_reg[0][0]                                                                                                                                           |                                                                                                                                                                                                                                                                |                3 |              9 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/ddr_to_axis_reader/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/indvar_reg_219_reg[0][0]                                                                                                                                                | design_1_i/ddr_to_axis_reader/inst/ap_sig_bdd_303                                                                                                                                                                                                              |                2 |              9 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axis_to_ddr_writer/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pop0_1                                                                                                                                        | design_1_i/axis_to_ddr_writer/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                 |                2 |              9 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | design_1_i/pattern_generator_cross/inst/ap_sig_bdd_41                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                |                3 |              9 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out1     | design_1_i/axi_stream_to_vga/inst/ap_CS_fsm_reg_n_2_[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                |                2 |              9 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | design_1_i/pattern_generator_cross/inst/y_reg_77[8]_i_2_n_2                                                                                                                                                                                                  | design_1_i/pattern_generator_cross/inst/y_reg_77                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                   | design_1_i/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                             |                2 |             10 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/ddr_to_axis_reader/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/ap_reg_ppstg_exitcond2_reg_543_pp0_it1_reg[0]                                                                                                                           |                                                                                                                                                                                                                                                                |                3 |             10 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                     |                2 |             10 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                      | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                               |                3 |             10 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_writer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[4][0] | design_1_i/axi_mem_intercon_writer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                 |                2 |             10 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[4][0] | design_1_i/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                 |                2 |             10 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                      | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                     |                2 |             10 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                |                2 |             10 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_writer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        | design_1_i/axi_mem_intercon_writer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                                  |                2 |             10 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                               |                2 |             10 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_writer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[4][0]      | design_1_i/axi_mem_intercon_writer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                      |                2 |             10 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_writer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]           | design_1_i/axi_mem_intercon_writer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                         |                3 |             10 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_writer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]           | design_1_i/axi_mem_intercon_writer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                     |                3 |             10 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                |                4 |             10 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                |                2 |             10 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[4][0]      | design_1_i/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                      |                2 |             10 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out1     | design_1_i/axi_stream_to_vga/inst/y_reg_2030                                                                                                                                                                                                                 | design_1_i/axi_stream_to_vga/inst/y_reg_203_0                                                                                                                                                                                                                  |                3 |             10 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | design_1_i/pattern_generator_cross/inst/x_reg_99012_out                                                                                                                                                                                                      | design_1_i/pattern_generator_cross/inst/x_reg_99[9]_i_1_n_2                                                                                                                                                                                                    |                2 |             10 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]           | design_1_i/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                     |                2 |             10 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axis_to_ddr_writer/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/indvar_reg_194_reg[9][0]                                                                                                                                    | design_1_i/axis_to_ddr_writer/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/indvar_reg_194_reg[9]                                                                                                                                          |                4 |             10 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]           | design_1_i/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                         |                2 |             10 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                |                3 |             10 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        | design_1_i/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                                  |                2 |             10 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out1     | design_1_i/axi_stream_to_vga/inst/H_SYNC_V_preg1                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                |                5 |             10 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axis_to_ddr_writer/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[9][0]                                                                                                                                  |                                                                                                                                                                                                                                                                |                5 |             10 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_writer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                   | design_1_i/axi_mem_intercon_writer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                             |                2 |             10 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET_reg[15][0]                                                                                                                                                                                                       | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                                                                                      |                2 |             10 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                |                2 |             11 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axis_to_ddr_writer/inst/ap_sig_bdd_266                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                |                3 |             11 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                |                6 |             11 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                                                                                 |                2 |             12 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/ddr_to_axis_reader/inst/j_reg_2310                                                                                                                                                                                                                | design_1_i/ddr_to_axis_reader/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/ap_reg_ppiten_pp1_it00                                                                                                                                                    |                3 |             12 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/ddr_to_axis_reader/inst/offset1_reg_198[7]_i_1_n_2                                                                                                                                                                                                |                                                                                                                                                                                                                                                                |                3 |             12 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                                                              |                2 |             12 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                             |                9 |             13 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axis_to_ddr_writer/inst/inputStream_V_TREADY                                                                                                                                                                                                      | design_1_i/axis_to_ddr_writer/inst/indvar_flatten_reg_1830                                                                                                                                                                                                     |                4 |             13 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                             |                8 |             13 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     |                                                                                                                                                                                                                                                              | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                             |               12 |             14 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                |                2 |             16 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                |                6 |             16 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                |                5 |             16 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                |                6 |             16 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                |                7 |             16 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                |                6 |             16 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                |                5 |             16 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[0][0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                |                5 |             16 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                     |                3 |             16 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                |                6 |             16 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                |                7 |             16 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                |                2 |             16 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[0][0]                                                  |                                                                                                                                                                                                                                                                |                2 |             16 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                |                5 |             16 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                |                5 |             16 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[15][0]                                                     |                                                                                                                                                                                                                                                                |                2 |             16 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                |                2 |             16 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                |                5 |             16 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     |                                                                                                                                                                                                                                                              | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                             |                5 |             16 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                             |                6 |             16 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                                     |                3 |             16 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                |                5 |             16 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                |                6 |             16 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/E[0]                                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                                                  |                5 |             16 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15]_0[0]                                                                                                                                                                                                | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                                                  |                2 |             16 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                |                6 |             16 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                |                9 |             16 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                |                5 |             16 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                |                5 |             16 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                |                6 |             16 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                |                6 |             16 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                |                7 |             16 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                |                5 |             17 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                |                5 |             17 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                                                                                 |                4 |             17 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                |                3 |             18 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                                                                              |                3 |             18 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                |                3 |             18 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out1     |                                                                                                                                                                                                                                                              | design_1_i/axi_stream_to_vga/inst/ap_rst_n_inv                                                                                                                                                                                                                 |               10 |             18 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axis_to_ddr_writer/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/wreq_throttl/p_30_in                                                                                                                                                             | design_1_i/axis_to_ddr_writer/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/burst_cnt[19]                                                                                                                                                            |                5 |             19 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axis_to_ddr_writer/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/E[0]                                                                                                                                                 | design_1_i/axis_to_ddr_writer/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/SR[0]                                                                                                                                                          |                5 |             19 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                | design_1_i/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_reg[1][2]                                                                                               |                6 |             20 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axis_to_ddr_writer/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/sect_cnt_reg_0__s_net_1                                                                                                                                      | design_1_i/axis_to_ddr_writer/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                 |                5 |             20 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/ddr_to_axis_reader/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rreq/sect_cnt_reg_0__s_net_1                                                                                                                                       | design_1_i/ddr_to_axis_reader/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/pout_reg[2]_0                                                                                                                                                  |                5 |             20 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axis_to_ddr_writer/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/push                                                                                                                                                         |                                                                                                                                                                                                                                                                |                3 |             20 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out1     | design_1_i/axis_data_fifo_reader_to_vga/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                     | design_1_i/axis_data_fifo_reader_to_vga/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_reg[1][2]                                                                                                    |                4 |             20 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axis_to_ddr_writer/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                         | design_1_i/axis_to_ddr_writer/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                 |                4 |             21 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                |                3 |             24 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                       |                                                                                                                                                                                                                                                                |                3 |             24 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                |                4 |             25 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                |                7 |             25 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                |                6 |             25 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |               10 |             25 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon_writer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |               10 |             25 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                |                6 |             25 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                |                6 |             25 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                |                4 |             25 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                |                5 |             28 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[27]                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                |                4 |             28 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                               |                6 |             28 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/ddr_to_axis_reader/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rreq/p_18_in                                                                                                                                                       | design_1_i/ddr_to_axis_reader/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/pout_reg[2]_0                                                                                                                                                  |                7 |             29 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axis_to_ddr_writer/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                         | design_1_i/axis_to_ddr_writer/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                 |                7 |             29 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out1     | design_1_i/axi_stream_to_vga/inst/H_SYNC_V_preg1                                                                                                                                                                                                             | design_1_i/axi_stream_to_vga/inst/indvar_flatten_reg_192                                                                                                                                                                                                       |                9 |             29 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axis_to_ddr_writer/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                         | design_1_i/axis_to_ddr_writer/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                          |                8 |             29 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | design_1_i/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                | design_1_i/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[1]                                                                                                              |                8 |             30 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                              | design_1_i/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |                9 |             30 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axis_to_ddr_writer/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/p_26_in                                                                                                                                                                | design_1_i/axis_to_ddr_writer/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                 |               11 |             30 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_reader_to_vga/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                     | design_1_i/axis_data_fifo_reader_to_vga/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[1]                                                                                                                   |                7 |             30 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_writer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                           | design_1_i/axi_mem_intercon_writer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |                8 |             30 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out1     |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                |               11 |             30 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/ddr_to_axis_reader/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/pout_reg[2]_0                                                                                                                                                  |               10 |             30 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | design_1_i/pattern_generator_cross/inst/ap_NS_fsm[3]                                                                                                                                                                                                         | design_1_i/pattern_generator_cross/inst/tmp_5_reg_110_0                                                                                                                                                                                                        |                8 |             32 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | design_1_i/pattern_generator_cross/inst/ap_NS_fsm[3]                                                                                                                                                                                                         | design_1_i/pattern_generator_cross/inst/tmp_7_reg_88_1                                                                                                                                                                                                         |                7 |             32 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                               |                7 |             32 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                |               17 |             33 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                |               10 |             33 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                |               11 |             33 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axis_to_ddr_writer/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/buffer_load_reg_362_reg[28][0]                                                                                                                              |                                                                                                                                                                                                                                                                |                5 |             36 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axis_to_ddr_writer/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/wreq_throttl/p_30_in                                                                                                                                                             | design_1_i/axis_to_ddr_writer/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                 |                8 |             37 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/ddr_to_axis_reader/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/rreq_throttl/p_17_in                                                                                                                                                             | design_1_i/ddr_to_axis_reader/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/pout_reg[2]_0                                                                                                                                                  |                8 |             37 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_reg[1][1]                                                                                               |               10 |             40 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     |                                                                                                                                                                                                                                                              | design_1_i/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[0]                                                                                                              |                8 |             40 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axis_data_fifo_reader_to_vga/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[0]                                                                                                                   |                9 |             40 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out1     |                                                                                                                                                                                                                                                              | design_1_i/axis_data_fifo_reader_to_vga/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_reg[1][1]                                                                                                    |                9 |             40 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axis_to_ddr_writer/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                 |               18 |             46 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/ddr_to_axis_reader/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                          | design_1_i/ddr_to_axis_reader/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/pout_reg[2]_0                                                                                                                                                  |               15 |             58 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/ddr_to_axis_reader/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                          |                                                                                                                                                                                                                                                                |                8 |             61 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axis_to_ddr_writer/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                         |                                                                                                                                                                                                                                                                |                8 |             61 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/ddr_to_axis_reader/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rreq/pop0                                                                                                                                                          | design_1_i/ddr_to_axis_reader/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/pout_reg[2]_0                                                                                                                                                  |                9 |             62 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axis_to_ddr_writer/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pop0_0                                                                                                                                        | design_1_i/axis_to_ddr_writer/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                 |                9 |             62 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | design_1_i/pattern_generator_cross/inst/ap_sig_bdd_111                                                                                                                                                                                                       | design_1_i/pattern_generator_cross/inst/ap_rst_n_inv                                                                                                                                                                                                           |               18 |             64 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | design_1_i/pattern_generator_cross/inst/ap_sig_bdd_29                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                |               22 |             64 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/ddr_to_axis_reader/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/push                                                                                                                                                         |                                                                                                                                                                                                                                                                |                8 |             64 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/ddr_to_axis_reader/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/E[0]                                                                                                                                                         | design_1_i/ddr_to_axis_reader/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/pout_reg[2]_0                                                                                                                                                  |               18 |             64 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/ddr_to_axis_reader/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/base_ddr_addr_addr_read_reg_552_reg[0][0]                                                                                                                               |                                                                                                                                                                                                                                                                |               15 |             64 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/ddr_to_axis_reader/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/pop0                                                                                                                                                         | design_1_i/ddr_to_axis_reader/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/pout_reg[2]_0                                                                                                                                                  |                9 |             65 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/ddr_to_axis_reader/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                     | design_1_i/ddr_to_axis_reader/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/pout_reg[2]_0                                                                                                                                                  |               14 |             67 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axis_to_ddr_writer/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/next_wreq                                                                                                                                                    | design_1_i/axis_to_ddr_writer/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                 |               12 |             69 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axis_to_ddr_writer/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/push                                                                                                                                                        |                                                                                                                                                                                                                                                                |                9 |             72 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axis_to_ddr_writer/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/p_28_in                                                                                                                                       | design_1_i/axis_to_ddr_writer/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                 |               10 |             72 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axis_to_ddr_writer/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pop0                                                                                                                                          | design_1_i/axis_to_ddr_writer/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wdata/pout_reg[2]_0                                                                                                                                                 |               10 |             73 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_writer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_APROT_Q_reg[0]_0                                                                                                                   | design_1_i/axi_mem_intercon_writer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |               25 |             79 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_APROT_Q_reg[0]_0                                                                                                         | design_1_i/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |               24 |             79 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                |               28 |             99 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                |               23 |             99 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                |               55 |            153 |
|  design_1_i/clk_gen_25M_23M/inst/clk_out2     |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                |              156 |            609 |
+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


