(S (PP (IN In) (NP (DT this) (NN paper))) (, ,) (NP (PRP we)) (VP (VBP introduce) (NP (NP (DT a) (JJ software-defined) (NN framework)) (SBAR (WHNP (WDT that)) (S (VP (VBZ enables) (NP (NP (DT the) (JJ parallel) (NN utilization)) (PP (IN of) (NP (NP (PDT all) (DT the) (JJ programmable) (NN processing) (NNS resources)) (ADJP (JJ available) (PP (IN in) (NP (JJ heterogeneous) (NN system-on-chip) (PRN (-LRB- -LRB-) (NNP SoC) (-RRB- -RRB-))))) (PP (VBG including) (NP (NP (JJ FPGA-based) (NN hardware) (NNS accelerators)) (CC and) (NP (JJ programmable) (NNP CPUs)))))))))))) (. .))
(S (S (NP (NP (CD Two) (NNS platforms)) (PP (IN with) (NP (JJ different) (NNS architectures)))) (VP (VBP are) (VP (VBN considered)))) (, ,) (CC and) (S (NP (DT a) (JJ single) (NNP C/C++) (NN source) (NN code)) (VP (VBZ is) (VP (VBN used) (PP (IN in) (NP (NP (DT both)) (PP (IN of) (NP (PRP them))))) (PP (IN for) (NP (DT the) (NNP CPU) (CC and) (NNP FPGA) (NNS resources)))))) (. .))
(S (PP (RB Instead) (IN of) (S (VP (ADVP (RB simply)) (VBG using) (NP (DT the) (NN hardware) (NN accelerator)) (S (VP (TO to) (VP (VB offload) (NP (DT a) (NN task)) (PP (IN from) (NP (DT the) (NNP CPU))))))))) (, ,) (NP (PRP we)) (VP (VBP propose) (NP (NP (DT a) (NN scheduler)) (SBAR (WHNP (WDT that)) (S (VP (ADVP (RB dynamically)) (VBZ distributes) (NP (DT the) (NNS tasks)) (PP (IN among) (NP (PDT all) (DT the) (NNS resources))) (S (VP (TO to) (VP (ADVP (RB fully)) (VB exploit) (NP (DT all) (VBG computing) (NNS devices)) (SBAR (IN while) (S (VP (VBG minimizing) (NP (JJ load) (NN unbalance))))))))))))) (. .))
(S (NP (DT The) (NN multi-architecture) (NN study)) (VP (VBZ compares) (NP (DT an) (NNP ARMV7) (CC and) (NNP ARMV8) (NN implementation)) (PP (IN with) (NP (NP (NP (JJ different) (NN number) (CC and) (NN type)) (PP (IN of) (NP (NNP CPU) (NNS cores)))) (CC and) (ADVP (RB also)) (NP (JJ different) (NNP FPGA) (NN micro-architecture) (CC and) (NN size))))) (. .))
(S (NP (PRP We)) (VP (VBP measure) (SBAR (IN that) (S (NP (DT both) (NNS platforms)) (VP (VBP benefit) (PP (IN from) (S (VP (VBG having) (S (NP (DT the) (NNP CPU) (NNS cores)) (VP (VBP assist) (NP (NNP FPGA) (NN execution)) (PP (IN at) (NP (NP (DT the) (JJ same) (NN level)) (PP (IN of) (NP (NN energy) (NNS requirements)))))))))))))) (. .))
