#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2749bb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2749d40 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x2741950 .functor NOT 1, L_0x277a570, C4<0>, C4<0>, C4<0>;
L_0x277a300 .functor XOR 1, L_0x277a1a0, L_0x277a260, C4<0>, C4<0>;
L_0x277a460 .functor XOR 1, L_0x277a300, L_0x277a3c0, C4<0>, C4<0>;
v0x2777940_0 .net *"_ivl_10", 0 0, L_0x277a3c0;  1 drivers
v0x2777a40_0 .net *"_ivl_12", 0 0, L_0x277a460;  1 drivers
v0x2777b20_0 .net *"_ivl_2", 0 0, L_0x277a100;  1 drivers
v0x2777be0_0 .net *"_ivl_4", 0 0, L_0x277a1a0;  1 drivers
v0x2777cc0_0 .net *"_ivl_6", 0 0, L_0x277a260;  1 drivers
v0x2777df0_0 .net *"_ivl_8", 0 0, L_0x277a300;  1 drivers
v0x2777ed0_0 .net "a", 0 0, v0x2775dd0_0;  1 drivers
v0x2777f70_0 .net "b", 0 0, v0x2775e70_0;  1 drivers
v0x2778010_0 .net "c", 0 0, v0x2775f10_0;  1 drivers
v0x27780b0_0 .var "clk", 0 0;
v0x2778150_0 .net "d", 0 0, v0x2776080_0;  1 drivers
v0x27781f0_0 .net "out_dut", 0 0, L_0x2779fa0;  1 drivers
v0x2778290_0 .net "out_ref", 0 0, L_0x2779260;  1 drivers
v0x2778330_0 .var/2u "stats1", 159 0;
v0x27783d0_0 .var/2u "strobe", 0 0;
v0x2778470_0 .net "tb_match", 0 0, L_0x277a570;  1 drivers
v0x2778530_0 .net "tb_mismatch", 0 0, L_0x2741950;  1 drivers
v0x2778700_0 .net "wavedrom_enable", 0 0, v0x2776170_0;  1 drivers
v0x27787a0_0 .net "wavedrom_title", 511 0, v0x2776210_0;  1 drivers
L_0x277a100 .concat [ 1 0 0 0], L_0x2779260;
L_0x277a1a0 .concat [ 1 0 0 0], L_0x2779260;
L_0x277a260 .concat [ 1 0 0 0], L_0x2779fa0;
L_0x277a3c0 .concat [ 1 0 0 0], L_0x2779260;
L_0x277a570 .cmp/eeq 1, L_0x277a100, L_0x277a460;
S_0x2749ed0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x2749d40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x274a650 .functor NOT 1, v0x2775f10_0, C4<0>, C4<0>, C4<0>;
L_0x2742ff0 .functor NOT 1, v0x2775e70_0, C4<0>, C4<0>, C4<0>;
L_0x27789b0 .functor AND 1, L_0x274a650, L_0x2742ff0, C4<1>, C4<1>;
L_0x2778a50 .functor NOT 1, v0x2776080_0, C4<0>, C4<0>, C4<0>;
L_0x2778b80 .functor NOT 1, v0x2775dd0_0, C4<0>, C4<0>, C4<0>;
L_0x2778c80 .functor AND 1, L_0x2778a50, L_0x2778b80, C4<1>, C4<1>;
L_0x2778d60 .functor OR 1, L_0x27789b0, L_0x2778c80, C4<0>, C4<0>;
L_0x2778e20 .functor AND 1, v0x2775dd0_0, v0x2775f10_0, C4<1>, C4<1>;
L_0x2778ee0 .functor AND 1, L_0x2778e20, v0x2776080_0, C4<1>, C4<1>;
L_0x2778fa0 .functor OR 1, L_0x2778d60, L_0x2778ee0, C4<0>, C4<0>;
L_0x2779110 .functor AND 1, v0x2775e70_0, v0x2775f10_0, C4<1>, C4<1>;
L_0x2779180 .functor AND 1, L_0x2779110, v0x2776080_0, C4<1>, C4<1>;
L_0x2779260 .functor OR 1, L_0x2778fa0, L_0x2779180, C4<0>, C4<0>;
v0x2741bc0_0 .net *"_ivl_0", 0 0, L_0x274a650;  1 drivers
v0x2741c60_0 .net *"_ivl_10", 0 0, L_0x2778c80;  1 drivers
v0x27745c0_0 .net *"_ivl_12", 0 0, L_0x2778d60;  1 drivers
v0x2774680_0 .net *"_ivl_14", 0 0, L_0x2778e20;  1 drivers
v0x2774760_0 .net *"_ivl_16", 0 0, L_0x2778ee0;  1 drivers
v0x2774890_0 .net *"_ivl_18", 0 0, L_0x2778fa0;  1 drivers
v0x2774970_0 .net *"_ivl_2", 0 0, L_0x2742ff0;  1 drivers
v0x2774a50_0 .net *"_ivl_20", 0 0, L_0x2779110;  1 drivers
v0x2774b30_0 .net *"_ivl_22", 0 0, L_0x2779180;  1 drivers
v0x2774c10_0 .net *"_ivl_4", 0 0, L_0x27789b0;  1 drivers
v0x2774cf0_0 .net *"_ivl_6", 0 0, L_0x2778a50;  1 drivers
v0x2774dd0_0 .net *"_ivl_8", 0 0, L_0x2778b80;  1 drivers
v0x2774eb0_0 .net "a", 0 0, v0x2775dd0_0;  alias, 1 drivers
v0x2774f70_0 .net "b", 0 0, v0x2775e70_0;  alias, 1 drivers
v0x2775030_0 .net "c", 0 0, v0x2775f10_0;  alias, 1 drivers
v0x27750f0_0 .net "d", 0 0, v0x2776080_0;  alias, 1 drivers
v0x27751b0_0 .net "out", 0 0, L_0x2779260;  alias, 1 drivers
S_0x2775310 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x2749d40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x2775dd0_0 .var "a", 0 0;
v0x2775e70_0 .var "b", 0 0;
v0x2775f10_0 .var "c", 0 0;
v0x2775fe0_0 .net "clk", 0 0, v0x27780b0_0;  1 drivers
v0x2776080_0 .var "d", 0 0;
v0x2776170_0 .var "wavedrom_enable", 0 0;
v0x2776210_0 .var "wavedrom_title", 511 0;
S_0x27755b0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x2775310;
 .timescale -12 -12;
v0x2775810_0 .var/2s "count", 31 0;
E_0x2744b00/0 .event negedge, v0x2775fe0_0;
E_0x2744b00/1 .event posedge, v0x2775fe0_0;
E_0x2744b00 .event/or E_0x2744b00/0, E_0x2744b00/1;
E_0x2744d50 .event negedge, v0x2775fe0_0;
E_0x272f9f0 .event posedge, v0x2775fe0_0;
S_0x2775910 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x2775310;
 .timescale -12 -12;
v0x2775b10_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2775bf0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x2775310;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2776370 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x2749d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x27793c0 .functor NOT 1, v0x2775f10_0, C4<0>, C4<0>, C4<0>;
L_0x2779430 .functor NOT 1, v0x2775e70_0, C4<0>, C4<0>, C4<0>;
L_0x27794c0 .functor AND 1, L_0x27793c0, L_0x2779430, C4<1>, C4<1>;
L_0x27795d0 .functor NOT 1, v0x2776080_0, C4<0>, C4<0>, C4<0>;
L_0x2779670 .functor NOT 1, v0x2775dd0_0, C4<0>, C4<0>, C4<0>;
L_0x27796e0 .functor AND 1, L_0x27795d0, L_0x2779670, C4<1>, C4<1>;
L_0x2779830 .functor OR 1, L_0x27794c0, L_0x27796e0, C4<0>, C4<0>;
L_0x2779940 .functor AND 1, v0x2775dd0_0, v0x2775f10_0, C4<1>, C4<1>;
L_0x2779b10 .functor AND 1, L_0x2779940, v0x2776080_0, C4<1>, C4<1>;
L_0x2779ce0 .functor OR 1, L_0x2779830, L_0x2779b10, C4<0>, C4<0>;
L_0x2779e50 .functor AND 1, v0x2775e70_0, v0x2775f10_0, C4<1>, C4<1>;
L_0x2779ec0 .functor AND 1, L_0x2779e50, v0x2776080_0, C4<1>, C4<1>;
L_0x2779fa0 .functor OR 1, L_0x2779ce0, L_0x2779ec0, C4<0>, C4<0>;
v0x2776660_0 .net *"_ivl_0", 0 0, L_0x27793c0;  1 drivers
v0x2776740_0 .net *"_ivl_10", 0 0, L_0x27796e0;  1 drivers
v0x2776820_0 .net *"_ivl_12", 0 0, L_0x2779830;  1 drivers
v0x2776910_0 .net *"_ivl_14", 0 0, L_0x2779940;  1 drivers
v0x27769f0_0 .net *"_ivl_16", 0 0, L_0x2779b10;  1 drivers
v0x2776b20_0 .net *"_ivl_18", 0 0, L_0x2779ce0;  1 drivers
v0x2776c00_0 .net *"_ivl_2", 0 0, L_0x2779430;  1 drivers
v0x2776ce0_0 .net *"_ivl_20", 0 0, L_0x2779e50;  1 drivers
v0x2776dc0_0 .net *"_ivl_22", 0 0, L_0x2779ec0;  1 drivers
v0x2776ea0_0 .net *"_ivl_4", 0 0, L_0x27794c0;  1 drivers
v0x2776f80_0 .net *"_ivl_6", 0 0, L_0x27795d0;  1 drivers
v0x2777060_0 .net *"_ivl_8", 0 0, L_0x2779670;  1 drivers
v0x2777140_0 .net "a", 0 0, v0x2775dd0_0;  alias, 1 drivers
v0x27771e0_0 .net "b", 0 0, v0x2775e70_0;  alias, 1 drivers
v0x27772d0_0 .net "c", 0 0, v0x2775f10_0;  alias, 1 drivers
v0x27773c0_0 .net "d", 0 0, v0x2776080_0;  alias, 1 drivers
v0x27774b0_0 .net "out", 0 0, L_0x2779fa0;  alias, 1 drivers
S_0x2777720 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x2749d40;
 .timescale -12 -12;
E_0x27448a0 .event anyedge, v0x27783d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27783d0_0;
    %nor/r;
    %assign/vec4 v0x27783d0_0, 0;
    %wait E_0x27448a0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2775310;
T_3 ;
    %fork t_1, S_0x27755b0;
    %jmp t_0;
    .scope S_0x27755b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2775810_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2776080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2775f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2775e70_0, 0;
    %assign/vec4 v0x2775dd0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x272f9f0;
    %load/vec4 v0x2775810_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x2775810_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2776080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2775f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2775e70_0, 0;
    %assign/vec4 v0x2775dd0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x2744d50;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2775bf0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2744b00;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x2775dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2775e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2775f10_0, 0;
    %assign/vec4 v0x2776080_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x2775310;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x2749d40;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27780b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27783d0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2749d40;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x27780b0_0;
    %inv;
    %store/vec4 v0x27780b0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2749d40;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2775fe0_0, v0x2778530_0, v0x2777ed0_0, v0x2777f70_0, v0x2778010_0, v0x2778150_0, v0x2778290_0, v0x27781f0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2749d40;
T_7 ;
    %load/vec4 v0x2778330_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x2778330_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2778330_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x2778330_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2778330_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2778330_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2778330_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2749d40;
T_8 ;
    %wait E_0x2744b00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2778330_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2778330_0, 4, 32;
    %load/vec4 v0x2778470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x2778330_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2778330_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2778330_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2778330_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x2778290_0;
    %load/vec4 v0x2778290_0;
    %load/vec4 v0x27781f0_0;
    %xor;
    %load/vec4 v0x2778290_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x2778330_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2778330_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x2778330_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2778330_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/machine/kmap2/iter0/response2/top_module.sv";
