<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>R600Defines.h source code [llvm/llvm/lib/Target/AMDGPU/R600Defines.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="OpName::VecOps,R600_InstFlag::TIF "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/R600Defines.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='R600Defines.h.html'>R600Defines.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- R600Defines.h - R600 Helper Macros ----------------------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>/// \file</i></td></tr>
<tr><th id="8">8</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="9">9</th><td></td></tr>
<tr><th id="10">10</th><td><u>#<span data-ppcond="10">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_R600DEFINES_H">LLVM_LIB_TARGET_AMDGPU_R600DEFINES_H</span></u></td></tr>
<tr><th id="11">11</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_AMDGPU_R600DEFINES_H" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_R600DEFINES_H">LLVM_LIB_TARGET_AMDGPU_R600DEFINES_H</dfn></u></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="../../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><i>// Operand Flags</i></td></tr>
<tr><th id="16">16</th><td><u>#define <dfn class="macro" id="_M/MO_FLAG_CLAMP" data-ref="_M/MO_FLAG_CLAMP">MO_FLAG_CLAMP</dfn> (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="17">17</th><td><u>#define <dfn class="macro" id="_M/MO_FLAG_NEG" data-ref="_M/MO_FLAG_NEG">MO_FLAG_NEG</dfn>   (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/MO_FLAG_ABS" data-ref="_M/MO_FLAG_ABS">MO_FLAG_ABS</dfn>   (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="19">19</th><td><u>#define <dfn class="macro" id="_M/MO_FLAG_MASK" data-ref="_M/MO_FLAG_MASK">MO_FLAG_MASK</dfn>  (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/MO_FLAG_PUSH" data-ref="_M/MO_FLAG_PUSH">MO_FLAG_PUSH</dfn>  (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/MO_FLAG_NOT_LAST" data-ref="_M/MO_FLAG_NOT_LAST">MO_FLAG_NOT_LAST</dfn>  (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/MO_FLAG_LAST" data-ref="_M/MO_FLAG_LAST">MO_FLAG_LAST</dfn>  (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/NUM_MO_FLAGS" data-ref="_M/NUM_MO_FLAGS">NUM_MO_FLAGS</dfn> 7</u></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><i class="doc">/// Helper for getting the operand index for the instruction flags</i></td></tr>
<tr><th id="26">26</th><td><i class="doc">/// operand.</i></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/GET_FLAG_OPERAND_IDX" data-ref="_M/GET_FLAG_OPERAND_IDX">GET_FLAG_OPERAND_IDX</dfn>(Flags) (((Flags) &gt;&gt; 7) &amp; 0x3)</u></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><b>namespace</b> <span class="namespace">R600_InstFlag</span> {</td></tr>
<tr><th id="30">30</th><td>  <b>enum</b> <dfn class="type def" id="R600_InstFlag::TIF" title='R600_InstFlag::TIF' data-ref="R600_InstFlag::TIF">TIF</dfn> {</td></tr>
<tr><th id="31">31</th><td>    <dfn class="enum" id="R600_InstFlag::TIF::TRANS_ONLY" title='R600_InstFlag::TIF::TRANS_ONLY' data-ref="R600_InstFlag::TIF::TRANS_ONLY">TRANS_ONLY</dfn> = (<var>1</var> &lt;&lt; <var>0</var>),</td></tr>
<tr><th id="32">32</th><td>    <dfn class="enum" id="R600_InstFlag::TIF::TEX" title='R600_InstFlag::TIF::TEX' data-ref="R600_InstFlag::TIF::TEX">TEX</dfn> = (<var>1</var> &lt;&lt; <var>1</var>),</td></tr>
<tr><th id="33">33</th><td>    <dfn class="enum" id="R600_InstFlag::TIF::REDUCTION" title='R600_InstFlag::TIF::REDUCTION' data-ref="R600_InstFlag::TIF::REDUCTION">REDUCTION</dfn> = (<var>1</var> &lt;&lt; <var>2</var>),</td></tr>
<tr><th id="34">34</th><td>    <dfn class="enum" id="R600_InstFlag::TIF::FC" title='R600_InstFlag::TIF::FC' data-ref="R600_InstFlag::TIF::FC">FC</dfn> = (<var>1</var> &lt;&lt; <var>3</var>),</td></tr>
<tr><th id="35">35</th><td>    <dfn class="enum" id="R600_InstFlag::TIF::TRIG" title='R600_InstFlag::TIF::TRIG' data-ref="R600_InstFlag::TIF::TRIG">TRIG</dfn> = (<var>1</var> &lt;&lt; <var>4</var>),</td></tr>
<tr><th id="36">36</th><td>    <dfn class="enum" id="R600_InstFlag::TIF::OP3" title='R600_InstFlag::TIF::OP3' data-ref="R600_InstFlag::TIF::OP3">OP3</dfn> = (<var>1</var> &lt;&lt; <var>5</var>),</td></tr>
<tr><th id="37">37</th><td>    <dfn class="enum" id="R600_InstFlag::TIF::VECTOR" title='R600_InstFlag::TIF::VECTOR' data-ref="R600_InstFlag::TIF::VECTOR">VECTOR</dfn> = (<var>1</var> &lt;&lt; <var>6</var>),</td></tr>
<tr><th id="38">38</th><td>    <i>//FlagOperand bits 7, 8</i></td></tr>
<tr><th id="39">39</th><td>    <dfn class="enum" id="R600_InstFlag::TIF::NATIVE_OPERANDS" title='R600_InstFlag::TIF::NATIVE_OPERANDS' data-ref="R600_InstFlag::TIF::NATIVE_OPERANDS">NATIVE_OPERANDS</dfn> = (<var>1</var> &lt;&lt; <var>9</var>),</td></tr>
<tr><th id="40">40</th><td>    <dfn class="enum" id="R600_InstFlag::TIF::OP1" title='R600_InstFlag::TIF::OP1' data-ref="R600_InstFlag::TIF::OP1">OP1</dfn> = (<var>1</var> &lt;&lt; <var>10</var>),</td></tr>
<tr><th id="41">41</th><td>    <dfn class="enum" id="R600_InstFlag::TIF::OP2" title='R600_InstFlag::TIF::OP2' data-ref="R600_InstFlag::TIF::OP2">OP2</dfn> = (<var>1</var> &lt;&lt; <var>11</var>),</td></tr>
<tr><th id="42">42</th><td>    <dfn class="enum" id="R600_InstFlag::TIF::VTX_INST" title='R600_InstFlag::TIF::VTX_INST' data-ref="R600_InstFlag::TIF::VTX_INST">VTX_INST</dfn>  = (<var>1</var> &lt;&lt; <var>12</var>),</td></tr>
<tr><th id="43">43</th><td>    <dfn class="enum" id="R600_InstFlag::TIF::TEX_INST" title='R600_InstFlag::TIF::TEX_INST' data-ref="R600_InstFlag::TIF::TEX_INST">TEX_INST</dfn> = (<var>1</var> &lt;&lt; <var>13</var>),</td></tr>
<tr><th id="44">44</th><td>    <dfn class="enum" id="R600_InstFlag::TIF::ALU_INST" title='R600_InstFlag::TIF::ALU_INST' data-ref="R600_InstFlag::TIF::ALU_INST">ALU_INST</dfn> = (<var>1</var> &lt;&lt; <var>14</var>),</td></tr>
<tr><th id="45">45</th><td>    <dfn class="enum" id="R600_InstFlag::TIF::LDS_1A" title='R600_InstFlag::TIF::LDS_1A' data-ref="R600_InstFlag::TIF::LDS_1A">LDS_1A</dfn> = (<var>1</var> &lt;&lt; <var>15</var>),</td></tr>
<tr><th id="46">46</th><td>    <dfn class="enum" id="R600_InstFlag::TIF::LDS_1A1D" title='R600_InstFlag::TIF::LDS_1A1D' data-ref="R600_InstFlag::TIF::LDS_1A1D">LDS_1A1D</dfn> = (<var>1</var> &lt;&lt; <var>16</var>),</td></tr>
<tr><th id="47">47</th><td>    <dfn class="enum" id="R600_InstFlag::TIF::IS_EXPORT" title='R600_InstFlag::TIF::IS_EXPORT' data-ref="R600_InstFlag::TIF::IS_EXPORT">IS_EXPORT</dfn> = (<var>1</var> &lt;&lt; <var>17</var>),</td></tr>
<tr><th id="48">48</th><td>    <dfn class="enum" id="R600_InstFlag::TIF::LDS_1A2D" title='R600_InstFlag::TIF::LDS_1A2D' data-ref="R600_InstFlag::TIF::LDS_1A2D">LDS_1A2D</dfn> = (<var>1</var> &lt;&lt; <var>18</var>)</td></tr>
<tr><th id="49">49</th><td>  };</td></tr>
<tr><th id="50">50</th><td>}</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/HAS_NATIVE_OPERANDS" data-ref="_M/HAS_NATIVE_OPERANDS">HAS_NATIVE_OPERANDS</dfn>(Flags) ((Flags) &amp; R600_InstFlag::NATIVE_OPERANDS)</u></td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><i class="doc">/// Defines for extracting register information from register encoding</i></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/HW_REG_MASK" data-ref="_M/HW_REG_MASK">HW_REG_MASK</dfn> 0x1ff</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/HW_CHAN_SHIFT" data-ref="_M/HW_CHAN_SHIFT">HW_CHAN_SHIFT</dfn> 9</u></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/GET_REG_CHAN" data-ref="_M/GET_REG_CHAN">GET_REG_CHAN</dfn>(reg) ((reg) &gt;&gt; HW_CHAN_SHIFT)</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/GET_REG_INDEX" data-ref="_M/GET_REG_INDEX">GET_REG_INDEX</dfn>(reg) ((reg) &amp; HW_REG_MASK)</u></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/IS_VTX" data-ref="_M/IS_VTX">IS_VTX</dfn>(desc) ((desc).TSFlags &amp; R600_InstFlag::VTX_INST)</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/IS_TEX" data-ref="_M/IS_TEX">IS_TEX</dfn>(desc) ((desc).TSFlags &amp; R600_InstFlag::TEX_INST)</u></td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><b>namespace</b> <span class="namespace">OpName</span> {</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>  <b>enum</b> <dfn class="type def" id="OpName::VecOps" title='OpName::VecOps' data-ref="OpName::VecOps">VecOps</dfn> {</td></tr>
<tr><th id="67">67</th><td>    <dfn class="enum" id="OpName::VecOps::UPDATE_EXEC_MASK_X" title='OpName::VecOps::UPDATE_EXEC_MASK_X' data-ref="OpName::VecOps::UPDATE_EXEC_MASK_X">UPDATE_EXEC_MASK_X</dfn>,</td></tr>
<tr><th id="68">68</th><td>    <dfn class="enum" id="OpName::VecOps::UPDATE_PREDICATE_X" title='OpName::VecOps::UPDATE_PREDICATE_X' data-ref="OpName::VecOps::UPDATE_PREDICATE_X">UPDATE_PREDICATE_X</dfn>,</td></tr>
<tr><th id="69">69</th><td>    <dfn class="enum" id="OpName::VecOps::WRITE_X" title='OpName::VecOps::WRITE_X' data-ref="OpName::VecOps::WRITE_X">WRITE_X</dfn>,</td></tr>
<tr><th id="70">70</th><td>    <dfn class="enum" id="OpName::VecOps::OMOD_X" title='OpName::VecOps::OMOD_X' data-ref="OpName::VecOps::OMOD_X">OMOD_X</dfn>,</td></tr>
<tr><th id="71">71</th><td>    <dfn class="enum" id="OpName::VecOps::DST_REL_X" title='OpName::VecOps::DST_REL_X' data-ref="OpName::VecOps::DST_REL_X">DST_REL_X</dfn>,</td></tr>
<tr><th id="72">72</th><td>    <dfn class="enum" id="OpName::VecOps::CLAMP_X" title='OpName::VecOps::CLAMP_X' data-ref="OpName::VecOps::CLAMP_X">CLAMP_X</dfn>,</td></tr>
<tr><th id="73">73</th><td>    <dfn class="enum" id="OpName::VecOps::SRC0_X" title='OpName::VecOps::SRC0_X' data-ref="OpName::VecOps::SRC0_X">SRC0_X</dfn>,</td></tr>
<tr><th id="74">74</th><td>    <dfn class="enum" id="OpName::VecOps::SRC0_NEG_X" title='OpName::VecOps::SRC0_NEG_X' data-ref="OpName::VecOps::SRC0_NEG_X">SRC0_NEG_X</dfn>,</td></tr>
<tr><th id="75">75</th><td>    <dfn class="enum" id="OpName::VecOps::SRC0_REL_X" title='OpName::VecOps::SRC0_REL_X' data-ref="OpName::VecOps::SRC0_REL_X">SRC0_REL_X</dfn>,</td></tr>
<tr><th id="76">76</th><td>    <dfn class="enum" id="OpName::VecOps::SRC0_ABS_X" title='OpName::VecOps::SRC0_ABS_X' data-ref="OpName::VecOps::SRC0_ABS_X">SRC0_ABS_X</dfn>,</td></tr>
<tr><th id="77">77</th><td>    <dfn class="enum" id="OpName::VecOps::SRC0_SEL_X" title='OpName::VecOps::SRC0_SEL_X' data-ref="OpName::VecOps::SRC0_SEL_X">SRC0_SEL_X</dfn>,</td></tr>
<tr><th id="78">78</th><td>    <dfn class="enum" id="OpName::VecOps::SRC1_X" title='OpName::VecOps::SRC1_X' data-ref="OpName::VecOps::SRC1_X">SRC1_X</dfn>,</td></tr>
<tr><th id="79">79</th><td>    <dfn class="enum" id="OpName::VecOps::SRC1_NEG_X" title='OpName::VecOps::SRC1_NEG_X' data-ref="OpName::VecOps::SRC1_NEG_X">SRC1_NEG_X</dfn>,</td></tr>
<tr><th id="80">80</th><td>    <dfn class="enum" id="OpName::VecOps::SRC1_REL_X" title='OpName::VecOps::SRC1_REL_X' data-ref="OpName::VecOps::SRC1_REL_X">SRC1_REL_X</dfn>,</td></tr>
<tr><th id="81">81</th><td>    <dfn class="enum" id="OpName::VecOps::SRC1_ABS_X" title='OpName::VecOps::SRC1_ABS_X' data-ref="OpName::VecOps::SRC1_ABS_X">SRC1_ABS_X</dfn>,</td></tr>
<tr><th id="82">82</th><td>    <dfn class="enum" id="OpName::VecOps::SRC1_SEL_X" title='OpName::VecOps::SRC1_SEL_X' data-ref="OpName::VecOps::SRC1_SEL_X">SRC1_SEL_X</dfn>,</td></tr>
<tr><th id="83">83</th><td>    <dfn class="enum" id="OpName::VecOps::PRED_SEL_X" title='OpName::VecOps::PRED_SEL_X' data-ref="OpName::VecOps::PRED_SEL_X">PRED_SEL_X</dfn>,</td></tr>
<tr><th id="84">84</th><td>    <dfn class="enum" id="OpName::VecOps::UPDATE_EXEC_MASK_Y" title='OpName::VecOps::UPDATE_EXEC_MASK_Y' data-ref="OpName::VecOps::UPDATE_EXEC_MASK_Y">UPDATE_EXEC_MASK_Y</dfn>,</td></tr>
<tr><th id="85">85</th><td>    <dfn class="enum" id="OpName::VecOps::UPDATE_PREDICATE_Y" title='OpName::VecOps::UPDATE_PREDICATE_Y' data-ref="OpName::VecOps::UPDATE_PREDICATE_Y">UPDATE_PREDICATE_Y</dfn>,</td></tr>
<tr><th id="86">86</th><td>    <dfn class="enum" id="OpName::VecOps::WRITE_Y" title='OpName::VecOps::WRITE_Y' data-ref="OpName::VecOps::WRITE_Y">WRITE_Y</dfn>,</td></tr>
<tr><th id="87">87</th><td>    <dfn class="enum" id="OpName::VecOps::OMOD_Y" title='OpName::VecOps::OMOD_Y' data-ref="OpName::VecOps::OMOD_Y">OMOD_Y</dfn>,</td></tr>
<tr><th id="88">88</th><td>    <dfn class="enum" id="OpName::VecOps::DST_REL_Y" title='OpName::VecOps::DST_REL_Y' data-ref="OpName::VecOps::DST_REL_Y">DST_REL_Y</dfn>,</td></tr>
<tr><th id="89">89</th><td>    <dfn class="enum" id="OpName::VecOps::CLAMP_Y" title='OpName::VecOps::CLAMP_Y' data-ref="OpName::VecOps::CLAMP_Y">CLAMP_Y</dfn>,</td></tr>
<tr><th id="90">90</th><td>    <dfn class="enum" id="OpName::VecOps::SRC0_Y" title='OpName::VecOps::SRC0_Y' data-ref="OpName::VecOps::SRC0_Y">SRC0_Y</dfn>,</td></tr>
<tr><th id="91">91</th><td>    <dfn class="enum" id="OpName::VecOps::SRC0_NEG_Y" title='OpName::VecOps::SRC0_NEG_Y' data-ref="OpName::VecOps::SRC0_NEG_Y">SRC0_NEG_Y</dfn>,</td></tr>
<tr><th id="92">92</th><td>    <dfn class="enum" id="OpName::VecOps::SRC0_REL_Y" title='OpName::VecOps::SRC0_REL_Y' data-ref="OpName::VecOps::SRC0_REL_Y">SRC0_REL_Y</dfn>,</td></tr>
<tr><th id="93">93</th><td>    <dfn class="enum" id="OpName::VecOps::SRC0_ABS_Y" title='OpName::VecOps::SRC0_ABS_Y' data-ref="OpName::VecOps::SRC0_ABS_Y">SRC0_ABS_Y</dfn>,</td></tr>
<tr><th id="94">94</th><td>    <dfn class="enum" id="OpName::VecOps::SRC0_SEL_Y" title='OpName::VecOps::SRC0_SEL_Y' data-ref="OpName::VecOps::SRC0_SEL_Y">SRC0_SEL_Y</dfn>,</td></tr>
<tr><th id="95">95</th><td>    <dfn class="enum" id="OpName::VecOps::SRC1_Y" title='OpName::VecOps::SRC1_Y' data-ref="OpName::VecOps::SRC1_Y">SRC1_Y</dfn>,</td></tr>
<tr><th id="96">96</th><td>    <dfn class="enum" id="OpName::VecOps::SRC1_NEG_Y" title='OpName::VecOps::SRC1_NEG_Y' data-ref="OpName::VecOps::SRC1_NEG_Y">SRC1_NEG_Y</dfn>,</td></tr>
<tr><th id="97">97</th><td>    <dfn class="enum" id="OpName::VecOps::SRC1_REL_Y" title='OpName::VecOps::SRC1_REL_Y' data-ref="OpName::VecOps::SRC1_REL_Y">SRC1_REL_Y</dfn>,</td></tr>
<tr><th id="98">98</th><td>    <dfn class="enum" id="OpName::VecOps::SRC1_ABS_Y" title='OpName::VecOps::SRC1_ABS_Y' data-ref="OpName::VecOps::SRC1_ABS_Y">SRC1_ABS_Y</dfn>,</td></tr>
<tr><th id="99">99</th><td>    <dfn class="enum" id="OpName::VecOps::SRC1_SEL_Y" title='OpName::VecOps::SRC1_SEL_Y' data-ref="OpName::VecOps::SRC1_SEL_Y">SRC1_SEL_Y</dfn>,</td></tr>
<tr><th id="100">100</th><td>    <dfn class="enum" id="OpName::VecOps::PRED_SEL_Y" title='OpName::VecOps::PRED_SEL_Y' data-ref="OpName::VecOps::PRED_SEL_Y">PRED_SEL_Y</dfn>,</td></tr>
<tr><th id="101">101</th><td>    <dfn class="enum" id="OpName::VecOps::UPDATE_EXEC_MASK_Z" title='OpName::VecOps::UPDATE_EXEC_MASK_Z' data-ref="OpName::VecOps::UPDATE_EXEC_MASK_Z">UPDATE_EXEC_MASK_Z</dfn>,</td></tr>
<tr><th id="102">102</th><td>    <dfn class="enum" id="OpName::VecOps::UPDATE_PREDICATE_Z" title='OpName::VecOps::UPDATE_PREDICATE_Z' data-ref="OpName::VecOps::UPDATE_PREDICATE_Z">UPDATE_PREDICATE_Z</dfn>,</td></tr>
<tr><th id="103">103</th><td>    <dfn class="enum" id="OpName::VecOps::WRITE_Z" title='OpName::VecOps::WRITE_Z' data-ref="OpName::VecOps::WRITE_Z">WRITE_Z</dfn>,</td></tr>
<tr><th id="104">104</th><td>    <dfn class="enum" id="OpName::VecOps::OMOD_Z" title='OpName::VecOps::OMOD_Z' data-ref="OpName::VecOps::OMOD_Z">OMOD_Z</dfn>,</td></tr>
<tr><th id="105">105</th><td>    <dfn class="enum" id="OpName::VecOps::DST_REL_Z" title='OpName::VecOps::DST_REL_Z' data-ref="OpName::VecOps::DST_REL_Z">DST_REL_Z</dfn>,</td></tr>
<tr><th id="106">106</th><td>    <dfn class="enum" id="OpName::VecOps::CLAMP_Z" title='OpName::VecOps::CLAMP_Z' data-ref="OpName::VecOps::CLAMP_Z">CLAMP_Z</dfn>,</td></tr>
<tr><th id="107">107</th><td>    <dfn class="enum" id="OpName::VecOps::SRC0_Z" title='OpName::VecOps::SRC0_Z' data-ref="OpName::VecOps::SRC0_Z">SRC0_Z</dfn>,</td></tr>
<tr><th id="108">108</th><td>    <dfn class="enum" id="OpName::VecOps::SRC0_NEG_Z" title='OpName::VecOps::SRC0_NEG_Z' data-ref="OpName::VecOps::SRC0_NEG_Z">SRC0_NEG_Z</dfn>,</td></tr>
<tr><th id="109">109</th><td>    <dfn class="enum" id="OpName::VecOps::SRC0_REL_Z" title='OpName::VecOps::SRC0_REL_Z' data-ref="OpName::VecOps::SRC0_REL_Z">SRC0_REL_Z</dfn>,</td></tr>
<tr><th id="110">110</th><td>    <dfn class="enum" id="OpName::VecOps::SRC0_ABS_Z" title='OpName::VecOps::SRC0_ABS_Z' data-ref="OpName::VecOps::SRC0_ABS_Z">SRC0_ABS_Z</dfn>,</td></tr>
<tr><th id="111">111</th><td>    <dfn class="enum" id="OpName::VecOps::SRC0_SEL_Z" title='OpName::VecOps::SRC0_SEL_Z' data-ref="OpName::VecOps::SRC0_SEL_Z">SRC0_SEL_Z</dfn>,</td></tr>
<tr><th id="112">112</th><td>    <dfn class="enum" id="OpName::VecOps::SRC1_Z" title='OpName::VecOps::SRC1_Z' data-ref="OpName::VecOps::SRC1_Z">SRC1_Z</dfn>,</td></tr>
<tr><th id="113">113</th><td>    <dfn class="enum" id="OpName::VecOps::SRC1_NEG_Z" title='OpName::VecOps::SRC1_NEG_Z' data-ref="OpName::VecOps::SRC1_NEG_Z">SRC1_NEG_Z</dfn>,</td></tr>
<tr><th id="114">114</th><td>    <dfn class="enum" id="OpName::VecOps::SRC1_REL_Z" title='OpName::VecOps::SRC1_REL_Z' data-ref="OpName::VecOps::SRC1_REL_Z">SRC1_REL_Z</dfn>,</td></tr>
<tr><th id="115">115</th><td>    <dfn class="enum" id="OpName::VecOps::SRC1_ABS_Z" title='OpName::VecOps::SRC1_ABS_Z' data-ref="OpName::VecOps::SRC1_ABS_Z">SRC1_ABS_Z</dfn>,</td></tr>
<tr><th id="116">116</th><td>    <dfn class="enum" id="OpName::VecOps::SRC1_SEL_Z" title='OpName::VecOps::SRC1_SEL_Z' data-ref="OpName::VecOps::SRC1_SEL_Z">SRC1_SEL_Z</dfn>,</td></tr>
<tr><th id="117">117</th><td>    <dfn class="enum" id="OpName::VecOps::PRED_SEL_Z" title='OpName::VecOps::PRED_SEL_Z' data-ref="OpName::VecOps::PRED_SEL_Z">PRED_SEL_Z</dfn>,</td></tr>
<tr><th id="118">118</th><td>    <dfn class="enum" id="OpName::VecOps::UPDATE_EXEC_MASK_W" title='OpName::VecOps::UPDATE_EXEC_MASK_W' data-ref="OpName::VecOps::UPDATE_EXEC_MASK_W">UPDATE_EXEC_MASK_W</dfn>,</td></tr>
<tr><th id="119">119</th><td>    <dfn class="enum" id="OpName::VecOps::UPDATE_PREDICATE_W" title='OpName::VecOps::UPDATE_PREDICATE_W' data-ref="OpName::VecOps::UPDATE_PREDICATE_W">UPDATE_PREDICATE_W</dfn>,</td></tr>
<tr><th id="120">120</th><td>    <dfn class="enum" id="OpName::VecOps::WRITE_W" title='OpName::VecOps::WRITE_W' data-ref="OpName::VecOps::WRITE_W">WRITE_W</dfn>,</td></tr>
<tr><th id="121">121</th><td>    <dfn class="enum" id="OpName::VecOps::OMOD_W" title='OpName::VecOps::OMOD_W' data-ref="OpName::VecOps::OMOD_W">OMOD_W</dfn>,</td></tr>
<tr><th id="122">122</th><td>    <dfn class="enum" id="OpName::VecOps::DST_REL_W" title='OpName::VecOps::DST_REL_W' data-ref="OpName::VecOps::DST_REL_W">DST_REL_W</dfn>,</td></tr>
<tr><th id="123">123</th><td>    <dfn class="enum" id="OpName::VecOps::CLAMP_W" title='OpName::VecOps::CLAMP_W' data-ref="OpName::VecOps::CLAMP_W">CLAMP_W</dfn>,</td></tr>
<tr><th id="124">124</th><td>    <dfn class="enum" id="OpName::VecOps::SRC0_W" title='OpName::VecOps::SRC0_W' data-ref="OpName::VecOps::SRC0_W">SRC0_W</dfn>,</td></tr>
<tr><th id="125">125</th><td>    <dfn class="enum" id="OpName::VecOps::SRC0_NEG_W" title='OpName::VecOps::SRC0_NEG_W' data-ref="OpName::VecOps::SRC0_NEG_W">SRC0_NEG_W</dfn>,</td></tr>
<tr><th id="126">126</th><td>    <dfn class="enum" id="OpName::VecOps::SRC0_REL_W" title='OpName::VecOps::SRC0_REL_W' data-ref="OpName::VecOps::SRC0_REL_W">SRC0_REL_W</dfn>,</td></tr>
<tr><th id="127">127</th><td>    <dfn class="enum" id="OpName::VecOps::SRC0_ABS_W" title='OpName::VecOps::SRC0_ABS_W' data-ref="OpName::VecOps::SRC0_ABS_W">SRC0_ABS_W</dfn>,</td></tr>
<tr><th id="128">128</th><td>    <dfn class="enum" id="OpName::VecOps::SRC0_SEL_W" title='OpName::VecOps::SRC0_SEL_W' data-ref="OpName::VecOps::SRC0_SEL_W">SRC0_SEL_W</dfn>,</td></tr>
<tr><th id="129">129</th><td>    <dfn class="enum" id="OpName::VecOps::SRC1_W" title='OpName::VecOps::SRC1_W' data-ref="OpName::VecOps::SRC1_W">SRC1_W</dfn>,</td></tr>
<tr><th id="130">130</th><td>    <dfn class="enum" id="OpName::VecOps::SRC1_NEG_W" title='OpName::VecOps::SRC1_NEG_W' data-ref="OpName::VecOps::SRC1_NEG_W">SRC1_NEG_W</dfn>,</td></tr>
<tr><th id="131">131</th><td>    <dfn class="enum" id="OpName::VecOps::SRC1_REL_W" title='OpName::VecOps::SRC1_REL_W' data-ref="OpName::VecOps::SRC1_REL_W">SRC1_REL_W</dfn>,</td></tr>
<tr><th id="132">132</th><td>    <dfn class="enum" id="OpName::VecOps::SRC1_ABS_W" title='OpName::VecOps::SRC1_ABS_W' data-ref="OpName::VecOps::SRC1_ABS_W">SRC1_ABS_W</dfn>,</td></tr>
<tr><th id="133">133</th><td>    <dfn class="enum" id="OpName::VecOps::SRC1_SEL_W" title='OpName::VecOps::SRC1_SEL_W' data-ref="OpName::VecOps::SRC1_SEL_W">SRC1_SEL_W</dfn>,</td></tr>
<tr><th id="134">134</th><td>    <dfn class="enum" id="OpName::VecOps::PRED_SEL_W" title='OpName::VecOps::PRED_SEL_W' data-ref="OpName::VecOps::PRED_SEL_W">PRED_SEL_W</dfn>,</td></tr>
<tr><th id="135">135</th><td>    <dfn class="enum" id="OpName::VecOps::IMM_0" title='OpName::VecOps::IMM_0' data-ref="OpName::VecOps::IMM_0">IMM_0</dfn>,</td></tr>
<tr><th id="136">136</th><td>    <dfn class="enum" id="OpName::VecOps::IMM_1" title='OpName::VecOps::IMM_1' data-ref="OpName::VecOps::IMM_1">IMM_1</dfn>,</td></tr>
<tr><th id="137">137</th><td>    <dfn class="enum" id="OpName::VecOps::VEC_COUNT" title='OpName::VecOps::VEC_COUNT' data-ref="OpName::VecOps::VEC_COUNT">VEC_COUNT</dfn></td></tr>
<tr><th id="138">138</th><td> };</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>}</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="143">143</th><td><i>// Config register definitions</i></td></tr>
<tr><th id="144">144</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/R_02880C_DB_SHADER_CONTROL" data-ref="_M/R_02880C_DB_SHADER_CONTROL">R_02880C_DB_SHADER_CONTROL</dfn>                    0x02880C</u></td></tr>
<tr><th id="147">147</th><td><u>#define   <dfn class="macro" id="_M/S_02880C_KILL_ENABLE" data-ref="_M/S_02880C_KILL_ENABLE">S_02880C_KILL_ENABLE</dfn>(x)                      (((x) &amp; 0x1) &lt;&lt; 6)</u></td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><i>// These fields are the same for all shader types and families.</i></td></tr>
<tr><th id="150">150</th><td><u>#define   <dfn class="macro" id="_M/S_NUM_GPRS" data-ref="_M/S_NUM_GPRS">S_NUM_GPRS</dfn>(x)                         (((x) &amp; 0xFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="151">151</th><td><u>#define   <dfn class="macro" id="_M/S_STACK_SIZE" data-ref="_M/S_STACK_SIZE">S_STACK_SIZE</dfn>(x)                       (((x) &amp; 0xFF) &lt;&lt; 8)</u></td></tr>
<tr><th id="152">152</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="153">153</th><td><i>// R600, R700 Registers</i></td></tr>
<tr><th id="154">154</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/R_028850_SQ_PGM_RESOURCES_PS" data-ref="_M/R_028850_SQ_PGM_RESOURCES_PS">R_028850_SQ_PGM_RESOURCES_PS</dfn>                 0x028850</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/R_028868_SQ_PGM_RESOURCES_VS" data-ref="_M/R_028868_SQ_PGM_RESOURCES_VS">R_028868_SQ_PGM_RESOURCES_VS</dfn>                 0x028868</u></td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="160">160</th><td><i>// Evergreen, Northern Islands Registers</i></td></tr>
<tr><th id="161">161</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/R_028844_SQ_PGM_RESOURCES_PS" data-ref="_M/R_028844_SQ_PGM_RESOURCES_PS">R_028844_SQ_PGM_RESOURCES_PS</dfn>                 0x028844</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/R_028860_SQ_PGM_RESOURCES_VS" data-ref="_M/R_028860_SQ_PGM_RESOURCES_VS">R_028860_SQ_PGM_RESOURCES_VS</dfn>                 0x028860</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/R_028878_SQ_PGM_RESOURCES_GS" data-ref="_M/R_028878_SQ_PGM_RESOURCES_GS">R_028878_SQ_PGM_RESOURCES_GS</dfn>                 0x028878</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/R_0288D4_SQ_PGM_RESOURCES_LS" data-ref="_M/R_0288D4_SQ_PGM_RESOURCES_LS">R_0288D4_SQ_PGM_RESOURCES_LS</dfn>                 0x0288d4</u></td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/R_0288E8_SQ_LDS_ALLOC" data-ref="_M/R_0288E8_SQ_LDS_ALLOC">R_0288E8_SQ_LDS_ALLOC</dfn>                        0x0288E8</u></td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td><u>#<span data-ppcond="10">endif</span></u></td></tr>
<tr><th id="171">171</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='AMDGPUAsmPrinter.cpp.html'>llvm/llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
