
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP4.2 <build 132111>)
| Date         : Mon Oct 23 15:36:59 2023
| Design       : top_lcd_touch
| Device       : PGL25G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                             
********************************************************************************************************************************************
                                                                         Clock   Non-clock                                                  
 Clock                    Period       Waveform            Type          Loads       Loads  Sources                                         
--------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                  20.0000      {0.0000 10.0000}    Declared       1684           1  {sys_clk}                                       
 DebugCore_JCLK           50.0000      {0.0000 25.0000}    Declared        431           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER} 
 DebugCore_CAPTURE        100.0000     {25.0000 75.0000}   Declared         22           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}    
============================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                    50.0000 MHz    117.3433 MHz        20.0000         8.5220         11.478
 DebugCore_JCLK             20.0000 MHz     83.5003 MHz        50.0000        11.9760         38.024
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     11.478       0.000              0           3336
 DebugCore_JCLK         DebugCore_JCLK              23.916       0.000              0           1590
 DebugCore_CAPTURE      DebugCore_JCLK              20.874       0.000              0            232
 DebugCore_JCLK         DebugCore_CAPTURE           45.689       0.000              0             32
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.256       0.000              0           3336
 DebugCore_JCLK         DebugCore_JCLK               0.258       0.000              0           1590
 DebugCore_CAPTURE      DebugCore_JCLK              22.730       0.000              0            232
 DebugCore_JCLK         DebugCore_CAPTURE            2.136       0.000              0             32
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.811       0.000              0           1113
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.587       0.000              0           1113
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.102       0.000              0           1684
 DebugCore_JCLK                                     24.102       0.000              0            431
 DebugCore_CAPTURE                                  49.380       0.000              0             22
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     14.161       0.000              0           3336
 DebugCore_JCLK         DebugCore_JCLK              24.229       0.000              0           1590
 DebugCore_CAPTURE      DebugCore_JCLK              21.838       0.000              0            232
 DebugCore_JCLK         DebugCore_CAPTURE           47.324       0.000              0             32
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.250       0.000              0           3336
 DebugCore_JCLK         DebugCore_JCLK               0.252       0.000              0           1590
 DebugCore_CAPTURE      DebugCore_JCLK              23.958       0.000              0            232
 DebugCore_JCLK         DebugCore_CAPTURE            1.419       0.000              0             32
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     17.806       0.000              0           1113
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.456       0.000              0           1113
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.282       0.000              0           1684
 DebugCore_JCLK                                     24.282       0.000              0            431
 DebugCore_CAPTURE                                  49.504       0.000              0             22
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_lcd_rgb_char/u_rd_id/lcd_id[12]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_lcd_rgb_char/u_lcd_driver/pixel_ypos[4]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.140  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.043
  Launch Clock Delay      :  4.524
  Clock Pessimism Removal :  0.341

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N6              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1648)     2.118       4.524         ntclkbufg_0      
 CLMA_22_136/CLK                                                           r       u_lcd_rgb_char/u_rd_id/lcd_id[12]/opit_0_inv_L5Q_perm/CLK

 CLMA_22_136/Q1                    tco                   0.291       4.815 r       u_lcd_rgb_char/u_rd_id/lcd_id[12]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.402       5.217         u_lcd_rgb_char/lcd_id [12]
 CLMS_18_137/Y0                    td                    0.320       5.537 r       u_lcd_rgb_char/u_clk_div/N38_2/gateop_perm/Z
                                   net (fanout=2)        0.412       5.949         u_lcd_rgb_char/u_clk_div/_N10627
 CLMS_22_137/Y0                    td                    0.210       6.159 r       u_lcd_rgb_char/u_clk_div/N42_14/gateop_perm/Z
                                   net (fanout=1)        0.266       6.425         u_lcd_rgb_char/u_clk_div/_N11861
 CLMA_26_136/Y1                    td                    0.288       6.713 r       u_lcd_rgb_char/u_clk_div/N42_15/gateop_perm/Z
                                   net (fanout=28)       0.744       7.457         u_lcd_rgb_char/u_lcd_driver/h_sync [1]
                                   td                    0.474       7.931 f       u_lcd_rgb_char/u_lcd_driver/N12_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.931         u_lcd_rgb_char/u_lcd_driver/_N651
 CLMA_18_160/COUT                  td                    0.058       7.989 r       u_lcd_rgb_char/u_lcd_driver/N12_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.989         u_lcd_rgb_char/u_lcd_driver/_N653
 CLMA_18_164/Y1                    td                    0.498       8.487 r       u_lcd_rgb_char/u_lcd_driver/N12_1_5/gateop_A2/Y1
                                   net (fanout=4)        0.563       9.050         u_lcd_rgb_char/u_lcd_driver/N12 [5]
 CLMS_18_153/COUT                  td                    0.502       9.552 r       u_lcd_rgb_char/u_lcd_driver/N13.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.552         u_lcd_rgb_char/u_lcd_driver/N13.co [6]
 CLMS_18_157/Y1                    td                    0.498      10.050 r       u_lcd_rgb_char/u_lcd_driver/N13.lt_4/gateop_A2/Y1
                                   net (fanout=12)       0.602      10.652         u_lcd_rgb_char/u_lcd_driver/N13
                                   td                    0.477      11.129 f       u_lcd_rgb_char/u_lcd_driver/N25.fsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.129         u_lcd_rgb_char/u_lcd_driver/N25.co [1]
 CLMS_22_149/COUT                  td                    0.058      11.187 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.187         u_lcd_rgb_char/u_lcd_driver/N25.co [3]
 CLMS_22_153/Y1                    td                    0.498      11.685 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_4/gateop_A2/Y1
                                   net (fanout=1)        0.958      12.643         u_lcd_rgb_char/u_lcd_driver/_N12271
 CLMA_62_148/B1                                                            r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[4]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  12.643         Logic Levels: 9  
                                                                                   Logic: 4.172ns(51.386%), Route: 3.947ns(48.614%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.082      21.039 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.929      22.968         nt_sys_clk       
 CLMS_30_141/Y3                    td                    0.330      23.298 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=37)       0.745      24.043         nt_lcd_clk       
 CLMA_62_148/CLK                                                           r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.341      24.384                          
 clock uncertainty                                      -0.050      24.334                          

 Setup time                                             -0.213      24.121                          

 Data required time                                                 24.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.121                          
 Data arrival time                                                  12.643                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.478                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_rd_id/lcd_id[12]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_lcd_rgb_char/u_lcd_driver/pixel_ypos[2]/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.258  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.925
  Launch Clock Delay      :  4.524
  Clock Pessimism Removal :  0.341

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N6              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1648)     2.118       4.524         ntclkbufg_0      
 CLMA_22_136/CLK                                                           r       u_lcd_rgb_char/u_rd_id/lcd_id[12]/opit_0_inv_L5Q_perm/CLK

 CLMA_22_136/Q1                    tco                   0.291       4.815 r       u_lcd_rgb_char/u_rd_id/lcd_id[12]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.402       5.217         u_lcd_rgb_char/lcd_id [12]
 CLMS_18_137/Y0                    td                    0.320       5.537 r       u_lcd_rgb_char/u_clk_div/N38_2/gateop_perm/Z
                                   net (fanout=2)        0.412       5.949         u_lcd_rgb_char/u_clk_div/_N10627
 CLMS_22_137/Y0                    td                    0.210       6.159 r       u_lcd_rgb_char/u_clk_div/N42_14/gateop_perm/Z
                                   net (fanout=1)        0.266       6.425         u_lcd_rgb_char/u_clk_div/_N11861
 CLMA_26_136/Y1                    td                    0.288       6.713 r       u_lcd_rgb_char/u_clk_div/N42_15/gateop_perm/Z
                                   net (fanout=28)       0.744       7.457         u_lcd_rgb_char/u_lcd_driver/h_sync [1]
                                   td                    0.474       7.931 f       u_lcd_rgb_char/u_lcd_driver/N12_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.931         u_lcd_rgb_char/u_lcd_driver/_N651
 CLMA_18_160/COUT                  td                    0.058       7.989 r       u_lcd_rgb_char/u_lcd_driver/N12_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.989         u_lcd_rgb_char/u_lcd_driver/_N653
 CLMA_18_164/Y1                    td                    0.498       8.487 r       u_lcd_rgb_char/u_lcd_driver/N12_1_5/gateop_A2/Y1
                                   net (fanout=4)        0.563       9.050         u_lcd_rgb_char/u_lcd_driver/N12 [5]
 CLMS_18_153/COUT                  td                    0.502       9.552 r       u_lcd_rgb_char/u_lcd_driver/N13.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.552         u_lcd_rgb_char/u_lcd_driver/N13.co [6]
 CLMS_18_157/Y1                    td                    0.498      10.050 r       u_lcd_rgb_char/u_lcd_driver/N13.lt_4/gateop_A2/Y1
                                   net (fanout=12)       0.602      10.652         u_lcd_rgb_char/u_lcd_driver/N13
                                   td                    0.477      11.129 f       u_lcd_rgb_char/u_lcd_driver/N25.fsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.129         u_lcd_rgb_char/u_lcd_driver/N25.co [1]
 CLMS_22_149/Y3                    td                    0.501      11.630 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_2/gateop_A2/Y1
                                   net (fanout=1)        0.854      12.484         u_lcd_rgb_char/u_lcd_driver/_N12269
 CLMS_50_161/B0                                                            r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[2]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  12.484         Logic Levels: 8  
                                                                                   Logic: 4.117ns(51.721%), Route: 3.843ns(48.279%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.082      21.039 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.929      22.968         nt_sys_clk       
 CLMS_30_141/Y3                    td                    0.330      23.298 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=37)       0.627      23.925         nt_lcd_clk       
 CLMS_50_161/CLK                                                           r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.341      24.266                          
 clock uncertainty                                      -0.050      24.216                          

 Setup time                                             -0.198      24.018                          

 Data required time                                                 24.018                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.018                          
 Data arrival time                                                  12.484                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.534                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_lcd_driver/pixel_ypos[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_lcd_rgb_char/u_lcd_display/pixel_data[0]/opit_0_inv_MUX4TO1Q/I0
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.086
  Launch Clock Delay      :  4.885
  Clock Pessimism Removal :  0.819

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.234       3.658         nt_sys_clk       
 CLMS_30_141/Y3                    td                    0.459       4.117 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=37)       0.768       4.885         nt_lcd_clk       
 CLMS_50_161/CLK                                                           r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_50_161/Q1                    tco                   0.291       5.176 r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.741       5.917         u_lcd_rgb_char/pixel_ypos_w [2]
                                   td                    0.326       6.243 f       u_lcd_rgb_char/u_lcd_display/N46_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.243         u_lcd_rgb_char/u_lcd_display/N46_1.co [2]
 CLMA_62_152/Y2                    td                    0.271       6.514 r       u_lcd_rgb_char/u_lcd_display/N46_1.fsub_3/gateop_A2/Y0
                                   net (fanout=2)        0.476       6.990         u_lcd_rgb_char/u_lcd_display/N392 [8]
 CLMS_50_153/Y0                    td                    0.320       7.310 r       u_lcd_rgb_char/u_lcd_display/N59_1.fsub_5/gateop_A2/Y0
                                   net (fanout=313)      1.600       8.910         u_lcd_rgb_char/u_lcd_display/N59 [8]
 CLMA_78_164/Y0                    td                    0.487       9.397 r       u_lcd_rgb_char/u_lcd_display/N9971_7140/gateop_perm/Z
                                   net (fanout=1)        0.851      10.248         u_lcd_rgb_char/u_lcd_display/_N10223_2571
 CLMS_78_165/Y1                    td                    0.632      10.880 r       u_lcd_rgb_char/u_lcd_display/N9971_4725_muxf7/F
                                   net (fanout=1)        0.406      11.286         u_lcd_rgb_char/u_lcd_display/_N10223_156
 CLMS_78_161/Y1                    td                    0.448      11.734 f       u_lcd_rgb_char/u_lcd_display/N9971_4597_muxf7/F
                                   net (fanout=1)        0.611      12.345         u_lcd_rgb_char/u_lcd_display/_N10223_28
 CLMS_50_161/Y2                    td                    0.295      12.640 r       u_lcd_rgb_char/u_lcd_display/N9971_4576/gateop/F
                                   net (fanout=1)        0.442      13.082         u_lcd_rgb_char/u_lcd_display/_N10223_7
 CLMA_62_160/DD                                                            r       u_lcd_rgb_char/u_lcd_display/pixel_data[0]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  13.082         Logic Levels: 6  
                                                                                   Logic: 3.070ns(37.453%), Route: 5.127ns(62.547%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.082      21.039 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.929      22.968         nt_sys_clk       
 CLMS_30_141/Y3                    td                    0.330      23.298 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=37)       0.788      24.086         nt_lcd_clk       
 CLMA_62_160/CLK                                                           r       u_lcd_rgb_char/u_lcd_display/pixel_data[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.819      24.905                          
 clock uncertainty                                      -0.050      24.855                          

 Setup time                                             -0.165      24.690                          

 Data required time                                                 24.690                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.690                          
 Data arrival time                                                  13.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.608                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/DATA_ff[0][58]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_1/u_Data_Capture_Memory/block_ram.ram_data_1_0_6/iGopDrm/DA0[1]
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.356  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.534
  Launch Clock Delay      :  3.655
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N6              
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1648)     1.772       3.655         ntclkbufg_0      
 CLMA_122_216/CLK                                                          r       u_CORES/u_debug_core_1/DATA_ff[0][58]/opit_0/CLK

 CLMA_122_216/Q0                   tco                   0.226       3.881 r       u_CORES/u_debug_core_1/DATA_ff[0][58]/opit_0/Q
                                   net (fanout=2)        0.519       4.400         u_CORES/u_debug_core_1/DATA_ff[0] [58]
 DRM_142_232/DA0[1]                                                        r       u_CORES/u_debug_core_1/u_Data_Capture_Memory/block_ram.ram_data_1_0_6/iGopDrm/DA0[1]

 Data arrival time                                                   4.400         Logic Levels: 0  
                                                                                   Logic: 0.226ns(30.336%), Route: 0.519ns(69.664%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N6              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1648)     2.128       4.534         ntclkbufg_0      
 DRM_142_232/CLKA[0]                                                       r       u_CORES/u_debug_core_1/u_Data_Capture_Memory/block_ram.ram_data_1_0_6/iGopDrm/CLKA[0]
 clock pessimism                                        -0.523       4.011                          
 clock uncertainty                                       0.000       4.011                          

 Hold time                                               0.133       4.144                          

 Data required time                                                  4.144                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.144                          
 Data arrival time                                                   4.400                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/DATA_ff[0][15]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_4/iGopDrm/DA0[0]
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.330  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.521
  Launch Clock Delay      :  3.668
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N6              
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1648)     1.785       3.668         ntclkbufg_0      
 CLMA_90_120/CLK                                                           r       u_CORES/u_debug_core_0/DATA_ff[0][15]/opit_0/CLK

 CLMA_90_120/Q0                    tco                   0.222       3.890 f       u_CORES/u_debug_core_0/DATA_ff[0][15]/opit_0/Q
                                   net (fanout=1)        0.529       4.419         u_CORES/u_debug_core_0/DATA_ff[0] [15]
 DRM_106_128/DA0[0]                                                        f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_4/iGopDrm/DA0[0]

 Data arrival time                                                   4.419         Logic Levels: 0  
                                                                                   Logic: 0.222ns(29.561%), Route: 0.529ns(70.439%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N6              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1648)     2.115       4.521         ntclkbufg_0      
 DRM_106_128/CLKA[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_4/iGopDrm/CLKA[0]
 clock pessimism                                        -0.523       3.998                          
 clock uncertainty                                       0.000       3.998                          

 Hold time                                               0.156       4.154                          

 Data required time                                                  4.154                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.154                          
 Data arrival time                                                   4.419                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/status[9]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.345  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.497
  Launch Clock Delay      :  3.629
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N6              
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1648)     1.746       3.629         ntclkbufg_0      
 CLMA_126_80/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[9]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_80/Q3                    tco                   0.221       3.850 f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.361       4.211         u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [9]
 CLMA_118_81/A4                                                            f       u_CORES/u_debug_core_0/status[9]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.211         Logic Levels: 0  
                                                                                   Logic: 0.221ns(37.973%), Route: 0.361ns(62.027%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N6              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1648)     2.091       4.497         ntclkbufg_0      
 CLMA_118_81/CLK                                                           r       u_CORES/u_debug_core_0/status[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.523       3.974                          
 clock uncertainty                                       0.000       3.974                          

 Hold time                                              -0.035       3.939                          

 Data required time                                                  3.939                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.939                          
 Data arrival time                                                   4.211                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.272                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.104  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.098
  Launch Clock Delay      :  4.749
  Clock Pessimism Removal :  0.547

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=431)      2.126       4.749         ntclkbufg_1      
 CLMA_138_116/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_138_116/Q0                   tco                   0.289       5.038 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.558       5.596         u_CORES/u_jtag_hub/data_ctrl
 CLMA_130_121/C4                                                           r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.596         Logic Levels: 0  
                                                                                   Logic: 0.289ns(34.120%), Route: 0.558ns(65.880%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.294      27.294         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      27.294 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=431)      1.804      29.098         ntclkbufg_1      
 CLMA_130_121/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.547      29.645                          
 clock uncertainty                                      -0.050      29.595                          

 Setup time                                             -0.083      29.512                          

 Data required time                                                 29.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.512                          
 Data arrival time                                                   5.596                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.916                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.104  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.098
  Launch Clock Delay      :  4.749
  Clock Pessimism Removal :  0.547

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=431)      2.126       4.749         ntclkbufg_1      
 CLMA_138_116/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_138_116/Q0                   tco                   0.287       5.036 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.413       5.449         u_CORES/u_jtag_hub/data_ctrl
 CLMA_130_121/A1                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   5.449         Logic Levels: 0  
                                                                                   Logic: 0.287ns(41.000%), Route: 0.413ns(59.000%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.294      27.294         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      27.294 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=431)      1.804      29.098         ntclkbufg_1      
 CLMA_130_121/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.547      29.645                          
 clock uncertainty                                      -0.050      29.595                          

 Setup time                                             -0.222      29.373                          

 Data required time                                                 29.373                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.373                          
 Data arrival time                                                   5.449                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.924                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.113  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.089
  Launch Clock Delay      :  4.749
  Clock Pessimism Removal :  0.547

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=431)      2.126       4.749         ntclkbufg_1      
 CLMA_138_116/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_138_116/Q0                   tco                   0.289       5.038 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.406       5.444         u_CORES/u_jtag_hub/data_ctrl
 CLMS_134_117/B1                                                           r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   5.444         Logic Levels: 0  
                                                                                   Logic: 0.289ns(41.583%), Route: 0.406ns(58.417%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.294      27.294         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      27.294 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=431)      1.795      29.089         ntclkbufg_1      
 CLMS_134_117/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.547      29.636                          
 clock uncertainty                                      -0.050      29.586                          

 Setup time                                             -0.173      29.413                          

 Data required time                                                 29.413                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.413                          
 Data arrival time                                                   5.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.969                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[35]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[34]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.360  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.712
  Launch Clock Delay      :  3.915
  Clock Pessimism Removal :  -0.437

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.186       2.186         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.186 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=431)      1.729       3.915         ntclkbufg_1      
 CLMS_126_177/CLK                                                          r       u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[35]/opit_0_inv_L5Q_perm/CLK

 CLMS_126_177/Q2                   tco                   0.224       4.139 f       u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[35]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.359       4.498         u_CORES/u_debug_core_1/u0_trig_unit/conf_reg_buf [35]
 CLMA_122_168/A4                                                           f       u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[34]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.498         Logic Levels: 0  
                                                                                   Logic: 0.224ns(38.422%), Route: 0.359ns(61.578%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=431)      2.089       4.712         ntclkbufg_1      
 CLMA_122_168/CLK                                                          r       u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[34]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.437       4.275                          
 clock uncertainty                                       0.000       4.275                          

 Hold time                                              -0.035       4.240                          

 Data required time                                                  4.240                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.240                          
 Data arrival time                                                   4.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.258                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[88]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[87]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.352  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.749
  Launch Clock Delay      :  3.960
  Clock Pessimism Removal :  -0.437

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.186       2.186         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.186 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=431)      1.774       3.960         ntclkbufg_1      
 CLMA_126_144/CLK                                                          r       u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[88]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_144/Q0                   tco                   0.222       4.182 f       u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[88]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.358       4.540         u_CORES/u_debug_core_1/u0_trig_unit/conf_reg_buf [88]
 CLMA_118_141/B4                                                           f       u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[87]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.540         Logic Levels: 0  
                                                                                   Logic: 0.222ns(38.276%), Route: 0.358ns(61.724%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=431)      2.126       4.749         ntclkbufg_1      
 CLMA_118_141/CLK                                                          r       u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[87]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.437       4.312                          
 clock uncertainty                                       0.000       4.312                          

 Hold time                                              -0.035       4.277                          

 Data required time                                                  4.277                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.277                          
 Data arrival time                                                   4.540                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.263                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[89]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[88]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.324  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.736
  Launch Clock Delay      :  3.975
  Clock Pessimism Removal :  -0.437

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.186       2.186         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.186 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=431)      1.789       3.975         ntclkbufg_1      
 CLMA_122_140/CLK                                                          r       u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[89]/opit_0_inv_L5Q_perm/CLK

 CLMA_122_140/Q3                   tco                   0.221       4.196 f       u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[89]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.331       4.527         u_CORES/u_debug_core_1/u0_trig_unit/conf_reg_buf [89]
 CLMA_126_144/A4                                                           f       u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[88]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.527         Logic Levels: 0  
                                                                                   Logic: 0.221ns(40.036%), Route: 0.331ns(59.964%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=431)      2.113       4.736         ntclkbufg_1      
 CLMA_126_144/CLK                                                          r       u_CORES/u_debug_core_1/u0_trig_unit/conf_reg[88]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.437       4.299                          
 clock uncertainty                                       0.000       4.299                          

 Hold time                                              -0.035       4.264                          

 Data required time                                                  4.264                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.264                          
 Data arrival time                                                   4.527                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.263                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.460  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.900
  Launch Clock Delay      :  2.440
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       2.440      27.440         u_CORES/capt_o   
 CLMA_134_132/CLK                                                          r       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_134_132/Q1                   tco                   0.291      27.731 r       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=9)        0.737      28.468         u_CORES/u_debug_core_1/conf_id_o [1]
 CLMA_134_156/Y2                   td                    0.492      28.960 f       u_CORES/u_debug_core_1/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=9)        0.446      29.406         u_CORES/u_debug_core_1/u_hub_data_decode/N258
 CLMS_138_173/Y1                   td                    0.468      29.874 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=14)       0.130      30.004         u_CORES/u_debug_core_1/u_rd_addr_gen/N501
 CLMS_138_173/Y3                   td                    0.303      30.307 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_10/gateop_perm/Z
                                   net (fanout=1)        0.254      30.561         u_CORES/u_debug_core_1/u_rd_addr_gen/_N358
 CLMS_138_173/Y0                   td                    0.210      30.771 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.122      30.893         u_CORES/u_debug_core_1/u_rd_addr_gen/_N6529
 CLMS_138_173/Y2                   td                    0.478      31.371 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.705      32.076         u_CORES/u_debug_core_1/u_rd_addr_gen/_N359
 CLMA_130_185/Y1                   td                    0.212      32.288 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.567      32.855         u_CORES/u_debug_core_1/u_rd_addr_gen/_N1398
 CLMA_130_185/A4                                                           r       u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  32.855         Logic Levels: 6  
                                                                                   Logic: 2.454ns(45.319%), Route: 2.961ns(54.681%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.186      52.186         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      52.186 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=431)      1.714      53.900         ntclkbufg_1      
 CLMA_130_185/CLK                                                          r       u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.900                          
 clock uncertainty                                      -0.050      53.850                          

 Setup time                                             -0.121      53.729                          

 Data required time                                                 53.729                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.729                          
 Data arrival time                                                  32.855                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.874                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.506  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.918
  Launch Clock Delay      :  2.412
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       2.412      27.412         u_CORES/capt_o   
 CLMS_126_109/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_126_109/Y0                   tco                   0.375      27.787 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=7)        0.581      28.368         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [4]
 CLMS_122_101/Y0                   td                    0.493      28.861 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.606      29.467         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_114_80/Y2                    td                    0.286      29.753 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.126      29.879         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_114_80/Y3                    td                    0.287      30.166 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N505_1/gateop_perm/Z
                                   net (fanout=2)        0.408      30.574         u_CORES/u_debug_core_0/u_rd_addr_gen/N505
 CLMA_114_76/Y2                    td                    0.210      30.784 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_10/gateop_perm/Z
                                   net (fanout=1)        0.259      31.043         u_CORES/u_debug_core_0/u_rd_addr_gen/_N345
 CLMA_114_76/Y1                    td                    0.212      31.255 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.305      31.560         u_CORES/u_debug_core_0/u_rd_addr_gen/_N6786
 CLMA_114_68/Y1                    td                    0.212      31.772 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.412      32.184         u_CORES/u_debug_core_0/u_rd_addr_gen/_N346
 CLMS_110_69/Y3                    td                    0.210      32.394 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[6]/gateop_perm/Z
                                   net (fanout=1)        0.403      32.797         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1357
 CLMS_114_69/C4                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  32.797         Logic Levels: 7  
                                                                                   Logic: 2.285ns(42.433%), Route: 3.100ns(57.567%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.186      52.186         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      52.186 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=431)      1.732      53.918         ntclkbufg_1      
 CLMS_114_69/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.918                          
 clock uncertainty                                      -0.050      53.868                          

 Setup time                                             -0.123      53.745                          

 Data required time                                                 53.745                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.745                          
 Data arrival time                                                  32.797                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.948                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.506  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.918
  Launch Clock Delay      :  2.412
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       2.412      27.412         u_CORES/capt_o   
 CLMS_126_109/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_126_109/Y0                   tco                   0.375      27.787 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=7)        0.581      28.368         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [4]
 CLMS_122_101/Y0                   td                    0.493      28.861 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.606      29.467         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_114_80/Y2                    td                    0.286      29.753 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.126      29.879         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_114_80/Y3                    td                    0.287      30.166 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N505_1/gateop_perm/Z
                                   net (fanout=2)        0.408      30.574         u_CORES/u_debug_core_0/u_rd_addr_gen/N505
 CLMA_114_76/Y2                    td                    0.210      30.784 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_10/gateop_perm/Z
                                   net (fanout=1)        0.259      31.043         u_CORES/u_debug_core_0/u_rd_addr_gen/_N345
 CLMA_114_76/Y1                    td                    0.212      31.255 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.305      31.560         u_CORES/u_debug_core_0/u_rd_addr_gen/_N6786
 CLMA_114_68/Y1                    td                    0.212      31.772 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.412      32.184         u_CORES/u_debug_core_0/u_rd_addr_gen/_N346
 CLMA_110_68/Y3                    td                    0.210      32.394 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.402      32.796         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1358
 CLMS_114_69/D4                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  32.796         Logic Levels: 7  
                                                                                   Logic: 2.285ns(42.441%), Route: 3.099ns(57.559%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.186      52.186         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      52.186 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=431)      1.732      53.918         ntclkbufg_1      
 CLMS_114_69/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.918                          
 clock uncertainty                                      -0.050      53.868                          

 Setup time                                             -0.120      53.748                          

 Data required time                                                 53.748                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.748                          
 Data arrival time                                                  32.796                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.952                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.726  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.758
  Launch Clock Delay      :  2.032
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       2.032      27.032         u_CORES/capt_o   
 CLMS_126_109/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMS_126_109/Q3                   tco                   0.221      27.253 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=7)        0.338      27.591         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [3]
 CLMA_122_108/CD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D

 Data arrival time                                                  27.591         Logic Levels: 0  
                                                                                   Logic: 0.221ns(39.535%), Route: 0.338ns(60.465%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=431)      2.135       4.758         ntclkbufg_1      
 CLMA_122_108/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       4.758                          
 clock uncertainty                                       0.050       4.808                          

 Hold time                                               0.053       4.861                          

 Data required time                                                  4.861                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.861                          
 Data arrival time                                                  27.591                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.730                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_1/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.688  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.743
  Launch Clock Delay      :  2.055
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       2.055      27.055         u_CORES/capt_o   
 CLMS_134_133/CLK                                                          r       u_CORES/u_debug_core_1/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK

 CLMS_134_133/Q1                   tco                   0.224      27.279 f       u_CORES/u_debug_core_1/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/Q
                                   net (fanout=3)        0.219      27.498         u_CORES/u_debug_core_1/u_hub_data_decode/conf_id_ini [1]
 CLMA_138_132/B4                                                           f       u_CORES/u_debug_core_1/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  27.498         Logic Levels: 0  
                                                                                   Logic: 0.224ns(50.564%), Route: 0.219ns(49.436%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=431)      2.120       4.743         ntclkbufg_1      
 CLMA_138_132/CLK                                                          r       u_CORES/u_debug_core_1/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       4.743                          
 clock uncertainty                                       0.050       4.793                          

 Hold time                                              -0.035       4.758                          

 Data required time                                                  4.758                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.758                          
 Data arrival time                                                  27.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.726  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.758
  Launch Clock Delay      :  2.032
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       2.032      27.032         u_CORES/capt_o   
 CLMS_126_109/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMS_126_109/Q0                   tco                   0.222      27.254 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=7)        0.348      27.602         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [1]
 CLMA_122_108/AD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D

 Data arrival time                                                  27.602         Logic Levels: 0  
                                                                                   Logic: 0.222ns(38.947%), Route: 0.348ns(61.053%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=431)      2.135       4.758         ntclkbufg_1      
 CLMA_122_108/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       4.758                          
 clock uncertainty                                       0.050       4.808                          

 Hold time                                               0.053       4.861                          

 Data required time                                                  4.861                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.861                          
 Data arrival time                                                  27.602                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.741                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.775  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.055
  Launch Clock Delay      :  4.830
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.691      77.691         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      77.691 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=431)      2.139      79.830         ntclkbufg_1      
 CLMS_134_117/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_134_117/Q0                   tco                   0.287      80.117 f       u_CORES/u_jtag_hub/cs.conf_sel[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.582      80.699         u_CORES/conf_sel [1]
 CLMA_134_132/CE                                                           f       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  80.699         Logic Levels: 0  
                                                                                   Logic: 0.287ns(33.026%), Route: 0.582ns(66.974%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       2.055     127.055         u_CORES/capt_o   
 CLMA_134_132/CLK                                                          r       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.055                          
 clock uncertainty                                      -0.050     127.005                          

 Setup time                                             -0.617     126.388                          

 Data required time                                                126.388                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.388                          
 Data arrival time                                                  80.699                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.689                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.775  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.055
  Launch Clock Delay      :  4.830
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.691      77.691         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      77.691 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=431)      2.139      79.830         ntclkbufg_1      
 CLMS_134_117/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_134_117/Q0                   tco                   0.287      80.117 f       u_CORES/u_jtag_hub/cs.conf_sel[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.582      80.699         u_CORES/conf_sel [1]
 CLMA_134_132/CE                                                           f       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  80.699         Logic Levels: 0  
                                                                                   Logic: 0.287ns(33.026%), Route: 0.582ns(66.974%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       2.055     127.055         u_CORES/capt_o   
 CLMA_134_132/CLK                                                          r       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.055                          
 clock uncertainty                                      -0.050     127.005                          

 Setup time                                             -0.617     126.388                          

 Data required time                                                126.388                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.388                          
 Data arrival time                                                  80.699                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.689                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.775  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.055
  Launch Clock Delay      :  4.830
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.691      77.691         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      77.691 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=431)      2.139      79.830         ntclkbufg_1      
 CLMS_134_117/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_134_117/Q0                   tco                   0.287      80.117 f       u_CORES/u_jtag_hub/cs.conf_sel[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.582      80.699         u_CORES/conf_sel [1]
 CLMA_134_132/CE                                                           f       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  80.699         Logic Levels: 0  
                                                                                   Logic: 0.287ns(33.026%), Route: 0.582ns(66.974%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       2.055     127.055         u_CORES/capt_o   
 CLMA_134_132/CLK                                                          r       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.055                          
 clock uncertainty                                      -0.050     127.005                          

 Setup time                                             -0.617     126.388                          

 Data required time                                                126.388                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.388                          
 Data arrival time                                                  80.699                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.689                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.658  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.440
  Launch Clock Delay      :  4.098
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.294     127.294         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000     127.294 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=431)      1.804     129.098         ntclkbufg_1      
 CLMA_130_121/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_121/Q3                   tco                   0.221     129.319 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.360     129.679         u_CORES/id_o [4] 
 CLMA_134_132/AD                                                           f       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                 129.679         Logic Levels: 0  
                                                                                   Logic: 0.221ns(38.038%), Route: 0.360ns(61.962%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       2.440     127.440         u_CORES/capt_o   
 CLMA_134_132/CLK                                                          r       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.440                          
 clock uncertainty                                       0.050     127.490                          

 Hold time                                               0.053     127.543                          

 Data required time                                                127.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.543                          
 Data arrival time                                                 129.679                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.136                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.658  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.440
  Launch Clock Delay      :  4.098
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.294     127.294         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000     127.294 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=431)      1.804     129.098         ntclkbufg_1      
 CLMA_130_121/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_121/Q0                   tco                   0.222     129.320 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.381     129.701         u_CORES/id_o [2] 
 CLMA_134_132/M1                                                           f       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                 129.701         Logic Levels: 0  
                                                                                   Logic: 0.222ns(36.816%), Route: 0.381ns(63.184%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       2.440     127.440         u_CORES/capt_o   
 CLMA_134_132/CLK                                                          r       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.440                          
 clock uncertainty                                       0.050     127.490                          

 Hold time                                              -0.024     127.466                          

 Data required time                                                127.466                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.466                          
 Data arrival time                                                 129.701                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.235                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_1/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.658  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.440
  Launch Clock Delay      :  4.098
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.294     127.294         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000     127.294 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=431)      1.804     129.098         ntclkbufg_1      
 CLMA_130_121/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_121/Q0                   tco                   0.222     129.320 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.381     129.701         u_CORES/id_o [2] 
 CLMS_134_133/M1                                                           f       u_CORES/u_debug_core_1/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 129.701         Logic Levels: 0  
                                                                                   Logic: 0.222ns(36.816%), Route: 0.381ns(63.184%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       2.440     127.440         u_CORES/capt_o   
 CLMS_134_133/CLK                                                          r       u_CORES/u_debug_core_1/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.440                          
 clock uncertainty                                       0.050     127.490                          

 Hold time                                              -0.024     127.466                          

 Data required time                                                127.466                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.466                          
 Data arrival time                                                 129.701                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.235                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_1/data_pipe[3][41]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.400  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.597
  Launch Clock Delay      :  4.520
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N6              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1648)     2.114       4.520         ntclkbufg_0      
 CLMA_98_136/CLK                                                           r       u_CORES/u_debug_core_1/resetn/opit_0/CLK

 CLMA_98_136/Q0                    tco                   0.289       4.809 r       u_CORES/u_debug_core_1/resetn/opit_0/Q
                                   net (fanout=282)      0.833       5.642         u_CORES/u_debug_core_1/resetn
 CLMA_130_140/RSCO                 td                    0.147       5.789 f       u_CORES/u_debug_core_1/u0_trig_unit/signal_dly[5]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.789         ntR204           
 CLMA_130_144/RSCO                 td                    0.147       5.936 f       u_CORES/u_debug_core_1/u0_trig_unit/signal_dly[3]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       5.936         ntR203           
 CLMA_130_148/RSCO                 td                    0.147       6.083 f       u_CORES/u_debug_core_1/u0_trig_unit/match_single[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       6.083         ntR202           
 CLMA_130_152/RSCO                 td                    0.147       6.230 f       u_CORES/u_debug_core_1/u0_trig_unit/signal_dly[1]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.230         ntR201           
 CLMA_130_156/RSCO                 td                    0.147       6.377 f       u_CORES/u_debug_core_1/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       6.377         ntR200           
 CLMA_130_160/RSCO                 td                    0.147       6.524 f       u_CORES/u_debug_core_1/u0_trig_unit/u_cfg_reg_file/bit_cnt[7]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000       6.524         ntR199           
 CLMA_130_164/RSCO                 td                    0.147       6.671 f       u_CORES/u_debug_core_1/data_pipe[3][45]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.671         ntR198           
 CLMA_130_168/RSCO                 td                    0.147       6.818 f       u_CORES/u_debug_core_1/data_pipe[2][11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.818         ntR197           
 CLMA_130_172/RSCO                 td                    0.147       6.965 f       u_CORES/u_debug_core_1/u0_trig_unit/signal_dly[47]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.965         ntR196           
 CLMA_130_176/RSCO                 td                    0.147       7.112 f       u_CORES/u_debug_core_1/u0_trig_unit/match_single[64]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.112         ntR195           
 CLMA_130_180/RSCO                 td                    0.147       7.259 f       u_CORES/u_debug_core_1/data_pipe[2][4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.259         ntR194           
 CLMA_130_184/RSCI                                                         f       u_CORES/u_debug_core_1/data_pipe[3][41]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.259         Logic Levels: 11 
                                                                                   Logic: 1.906ns(69.587%), Route: 0.833ns(30.413%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N6              
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1648)     1.714      23.597         ntclkbufg_0      
 CLMA_130_184/CLK                                                          r       u_CORES/u_debug_core_1/data_pipe[3][41]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.523      24.120                          
 clock uncertainty                                      -0.050      24.070                          

 Recovery time                                           0.000      24.070                          

 Data required time                                                 24.070                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.070                          
 Data arrival time                                                   7.259                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.811                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_1/data_pipe[3][43]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.400  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.597
  Launch Clock Delay      :  4.520
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N6              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1648)     2.114       4.520         ntclkbufg_0      
 CLMA_98_136/CLK                                                           r       u_CORES/u_debug_core_1/resetn/opit_0/CLK

 CLMA_98_136/Q0                    tco                   0.289       4.809 r       u_CORES/u_debug_core_1/resetn/opit_0/Q
                                   net (fanout=282)      0.833       5.642         u_CORES/u_debug_core_1/resetn
 CLMA_130_140/RSCO                 td                    0.147       5.789 f       u_CORES/u_debug_core_1/u0_trig_unit/signal_dly[5]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.789         ntR204           
 CLMA_130_144/RSCO                 td                    0.147       5.936 f       u_CORES/u_debug_core_1/u0_trig_unit/signal_dly[3]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       5.936         ntR203           
 CLMA_130_148/RSCO                 td                    0.147       6.083 f       u_CORES/u_debug_core_1/u0_trig_unit/match_single[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       6.083         ntR202           
 CLMA_130_152/RSCO                 td                    0.147       6.230 f       u_CORES/u_debug_core_1/u0_trig_unit/signal_dly[1]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.230         ntR201           
 CLMA_130_156/RSCO                 td                    0.147       6.377 f       u_CORES/u_debug_core_1/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       6.377         ntR200           
 CLMA_130_160/RSCO                 td                    0.147       6.524 f       u_CORES/u_debug_core_1/u0_trig_unit/u_cfg_reg_file/bit_cnt[7]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000       6.524         ntR199           
 CLMA_130_164/RSCO                 td                    0.147       6.671 f       u_CORES/u_debug_core_1/data_pipe[3][45]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.671         ntR198           
 CLMA_130_168/RSCO                 td                    0.147       6.818 f       u_CORES/u_debug_core_1/data_pipe[2][11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.818         ntR197           
 CLMA_130_172/RSCO                 td                    0.147       6.965 f       u_CORES/u_debug_core_1/u0_trig_unit/signal_dly[47]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.965         ntR196           
 CLMA_130_176/RSCO                 td                    0.147       7.112 f       u_CORES/u_debug_core_1/u0_trig_unit/match_single[64]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.112         ntR195           
 CLMA_130_180/RSCO                 td                    0.147       7.259 f       u_CORES/u_debug_core_1/data_pipe[2][4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.259         ntR194           
 CLMA_130_184/RSCI                                                         f       u_CORES/u_debug_core_1/data_pipe[3][43]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.259         Logic Levels: 11 
                                                                                   Logic: 1.906ns(69.587%), Route: 0.833ns(30.413%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N6              
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1648)     1.714      23.597         ntclkbufg_0      
 CLMA_130_184/CLK                                                          r       u_CORES/u_debug_core_1/data_pipe[3][43]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.523      24.120                          
 clock uncertainty                                      -0.050      24.070                          

 Recovery time                                           0.000      24.070                          

 Data required time                                                 24.070                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.070                          
 Data arrival time                                                   7.259                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.811                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_1/data_pipe[4][43]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.400  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.597
  Launch Clock Delay      :  4.520
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N6              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1648)     2.114       4.520         ntclkbufg_0      
 CLMA_98_136/CLK                                                           r       u_CORES/u_debug_core_1/resetn/opit_0/CLK

 CLMA_98_136/Q0                    tco                   0.289       4.809 r       u_CORES/u_debug_core_1/resetn/opit_0/Q
                                   net (fanout=282)      0.833       5.642         u_CORES/u_debug_core_1/resetn
 CLMA_130_140/RSCO                 td                    0.147       5.789 f       u_CORES/u_debug_core_1/u0_trig_unit/signal_dly[5]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.789         ntR204           
 CLMA_130_144/RSCO                 td                    0.147       5.936 f       u_CORES/u_debug_core_1/u0_trig_unit/signal_dly[3]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       5.936         ntR203           
 CLMA_130_148/RSCO                 td                    0.147       6.083 f       u_CORES/u_debug_core_1/u0_trig_unit/match_single[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       6.083         ntR202           
 CLMA_130_152/RSCO                 td                    0.147       6.230 f       u_CORES/u_debug_core_1/u0_trig_unit/signal_dly[1]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.230         ntR201           
 CLMA_130_156/RSCO                 td                    0.147       6.377 f       u_CORES/u_debug_core_1/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       6.377         ntR200           
 CLMA_130_160/RSCO                 td                    0.147       6.524 f       u_CORES/u_debug_core_1/u0_trig_unit/u_cfg_reg_file/bit_cnt[7]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000       6.524         ntR199           
 CLMA_130_164/RSCO                 td                    0.147       6.671 f       u_CORES/u_debug_core_1/data_pipe[3][45]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.671         ntR198           
 CLMA_130_168/RSCO                 td                    0.147       6.818 f       u_CORES/u_debug_core_1/data_pipe[2][11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.818         ntR197           
 CLMA_130_172/RSCO                 td                    0.147       6.965 f       u_CORES/u_debug_core_1/u0_trig_unit/signal_dly[47]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.965         ntR196           
 CLMA_130_176/RSCO                 td                    0.147       7.112 f       u_CORES/u_debug_core_1/u0_trig_unit/match_single[64]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.112         ntR195           
 CLMA_130_180/RSCO                 td                    0.147       7.259 f       u_CORES/u_debug_core_1/data_pipe[2][4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.259         ntR194           
 CLMA_130_184/RSCI                                                         f       u_CORES/u_debug_core_1/data_pipe[4][43]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.259         Logic Levels: 11 
                                                                                   Logic: 1.906ns(69.587%), Route: 0.833ns(30.413%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N6              
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1648)     1.714      23.597         ntclkbufg_0      
 CLMA_130_184/CLK                                                          r       u_CORES/u_debug_core_1/data_pipe[4][43]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.523      24.120                          
 clock uncertainty                                      -0.050      24.070                          

 Recovery time                                           0.000      24.070                          

 Data required time                                                 24.070                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.070                          
 Data arrival time                                                   7.259                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.811                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_1/TRIG0_ff[0][22]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.120  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.528
  Launch Clock Delay      :  3.658
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N6              
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1648)     1.775       3.658         ntclkbufg_0      
 CLMA_98_136/CLK                                                           r       u_CORES/u_debug_core_1/resetn/opit_0/CLK

 CLMA_98_136/Q0                    tco                   0.222       3.880 f       u_CORES/u_debug_core_1/resetn/opit_0/Q
                                   net (fanout=282)      0.380       4.260         u_CORES/u_debug_core_1/resetn
 CLMS_114_137/RSCO                 td                    0.105       4.365 r       u_CORES/u_debug_core_1/u0_trig_unit/signal_dly[33]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       4.365         ntR232           
 CLMS_114_141/RSCI                                                         r       u_CORES/u_debug_core_1/TRIG0_ff[0][22]/opit_0_inv/RS

 Data arrival time                                                   4.365         Logic Levels: 1  
                                                                                   Logic: 0.327ns(46.252%), Route: 0.380ns(53.748%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N6              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1648)     2.122       4.528         ntclkbufg_0      
 CLMS_114_141/CLK                                                          r       u_CORES/u_debug_core_1/TRIG0_ff[0][22]/opit_0_inv/CLK
 clock pessimism                                        -0.750       3.778                          
 clock uncertainty                                       0.000       3.778                          

 Removal time                                            0.000       3.778                          

 Data required time                                                  3.778                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.778                          
 Data arrival time                                                   4.365                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.587                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_1/TRIG0_ff[0][25]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.120  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.528
  Launch Clock Delay      :  3.658
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N6              
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1648)     1.775       3.658         ntclkbufg_0      
 CLMA_98_136/CLK                                                           r       u_CORES/u_debug_core_1/resetn/opit_0/CLK

 CLMA_98_136/Q0                    tco                   0.222       3.880 f       u_CORES/u_debug_core_1/resetn/opit_0/Q
                                   net (fanout=282)      0.380       4.260         u_CORES/u_debug_core_1/resetn
 CLMS_114_137/RSCO                 td                    0.105       4.365 r       u_CORES/u_debug_core_1/u0_trig_unit/signal_dly[33]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       4.365         ntR232           
 CLMS_114_141/RSCI                                                         r       u_CORES/u_debug_core_1/TRIG0_ff[0][25]/opit_0_inv/RS

 Data arrival time                                                   4.365         Logic Levels: 1  
                                                                                   Logic: 0.327ns(46.252%), Route: 0.380ns(53.748%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N6              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1648)     2.122       4.528         ntclkbufg_0      
 CLMS_114_141/CLK                                                          r       u_CORES/u_debug_core_1/TRIG0_ff[0][25]/opit_0_inv/CLK
 clock pessimism                                        -0.750       3.778                          
 clock uncertainty                                       0.000       3.778                          

 Removal time                                            0.000       3.778                          

 Data required time                                                  3.778                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.778                          
 Data arrival time                                                   4.365                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.587                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_1/u0_trig_unit/match_single[20]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.120  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.528
  Launch Clock Delay      :  3.658
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N6              
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1648)     1.775       3.658         ntclkbufg_0      
 CLMA_98_136/CLK                                                           r       u_CORES/u_debug_core_1/resetn/opit_0/CLK

 CLMA_98_136/Q0                    tco                   0.222       3.880 f       u_CORES/u_debug_core_1/resetn/opit_0/Q
                                   net (fanout=282)      0.380       4.260         u_CORES/u_debug_core_1/resetn
 CLMS_114_137/RSCO                 td                    0.105       4.365 r       u_CORES/u_debug_core_1/u0_trig_unit/signal_dly[33]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       4.365         ntR232           
 CLMS_114_141/RSCI                                                         r       u_CORES/u_debug_core_1/u0_trig_unit/match_single[20]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.365         Logic Levels: 1  
                                                                                   Logic: 0.327ns(46.252%), Route: 0.380ns(53.748%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N6              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1648)     2.122       4.528         ntclkbufg_0      
 CLMS_114_141/CLK                                                          r       u_CORES/u_debug_core_1/u0_trig_unit/match_single[20]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.750       3.778                          
 clock uncertainty                                       0.000       3.778                          

 Removal time                                            0.000       3.778                          

 Data required time                                                  3.778                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.778                          
 Data arrival time                                                   4.365                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.587                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : lcd_clk (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N6              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1648)     2.118       4.524         ntclkbufg_0      
 CLMA_22_136/CLK                                                           r       u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_22_136/Q3                    tco                   0.288       4.812 r       u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.270       5.082         u_lcd_rgb_char/lcd_id [4]
 CLMS_18_137/Y2                    td                    0.494       5.576 f       u_lcd_rgb_char/u_clk_div/N39_1/gateop_perm/Z
                                   net (fanout=2)        0.254       5.830         u_lcd_rgb_char/u_clk_div/_N10571
 CLMS_22_137/Y1                    td                    0.468       6.298 f       u_lcd_rgb_char/u_clk_div/N33_7/gateop_perm/Z
                                   net (fanout=2)        0.531       6.829         _N10626          
 CLMA_30_136/Y1                    td                    0.316       7.145 f       u_lcd_rgb_char/u_clk_div/lcd_pclk_and[0][1]/gateop_perm/Z
                                   net (fanout=1)        0.254       7.399         u_lcd_rgb_char/u_clk_div/_N9312
 CLMS_30_141/Y3                    td                    0.468       7.867 f       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=37)       0.733       8.600         nt_lcd_clk       
 IOL_7_133/DO                      td                    0.139       8.739 f       lcd_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.739         lcd_clk_obuf/ntO 
 IOBS_0_132/PAD                    td                    3.056      11.795 f       lcd_clk_obuf/opit_0/O
                                   net (fanout=1)        0.046      11.841         lcd_clk          
 L5                                                                        f       lcd_clk (port)   

 Data arrival time                                                  11.841         Logic Levels: 6  
                                                                                   Logic: 5.229ns(71.464%), Route: 2.088ns(28.536%)
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_lcd_driver/lcd_de/opit_0_inv/CLK
Endpoint    : lcd_rgb[10] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.234       3.658         nt_sys_clk       
 CLMS_30_141/Y3                    td                    0.459       4.117 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=37)       0.722       4.839         nt_lcd_clk       
 CLMA_42_149/CLK                                                           r       u_lcd_rgb_char/u_lcd_driver/lcd_de/opit_0_inv/CLK

 CLMA_42_149/Q1                    tco                   0.291       5.130 r       u_lcd_rgb_char/u_lcd_driver/lcd_de/opit_0_inv/Q
                                   net (fanout=3)        0.658       5.788         nt_lcd_de        
 CLMA_26_160/Y0                    td                    0.490       6.278 f       u_lcd_rgb_char/u_lcd_driver/N0/gateop_perm/Z
                                   net (fanout=24)       1.328       7.606         u_lcd_rgb_char/lcd_rgb_o [0]
 IOL_7_106/DO                      td                    0.139       7.745 f       u_lcd_rgb_char.lcd_rgb_tri[10]/opit_1/O
                                   net (fanout=1)        0.000       7.745         u_lcd_rgb_char.lcd_rgb_tri[10]/ntO
 IOBS_0_105/PAD                    td                    3.056      10.801 f       u_lcd_rgb_char.lcd_rgb_tri[10]/opit_0/O
                                   net (fanout=1)        0.047      10.848         nt_lcd_rgb[10]   
 L3                                                                        f       lcd_rgb[10] (port)

 Data arrival time                                                  10.848         Logic Levels: 3  
                                                                                   Logic: 3.976ns(66.167%), Route: 2.033ns(33.833%)
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_lcd_driver/lcd_de/opit_0_inv/CLK
Endpoint    : lcd_rgb[4] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.234       3.658         nt_sys_clk       
 CLMS_30_141/Y3                    td                    0.459       4.117 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=37)       0.722       4.839         nt_lcd_clk       
 CLMA_42_149/CLK                                                           r       u_lcd_rgb_char/u_lcd_driver/lcd_de/opit_0_inv/CLK

 CLMA_42_149/Q1                    tco                   0.289       5.128 f       u_lcd_rgb_char/u_lcd_driver/lcd_de/opit_0_inv/Q
                                   net (fanout=3)        1.065       6.193         nt_lcd_de        
 CLMA_14_161/Y0                    td                    0.196       6.389 f       u_lcd_rgb_char/u_lcd_driver/lcd_de_inv/gateop_perm/Z
                                   net (fanout=24)       1.201       7.590         nt_lcd_de_inv    
 IOL_7_94/TO                       td                    0.139       7.729 f       u_lcd_rgb_char.lcd_rgb_tri[4]/opit_1/T
                                   net (fanout=1)        0.000       7.729         u_lcd_rgb_char.lcd_rgb_tri[4]/ntT
 IOBS_0_93/PAD                     tse                   3.056      10.785 f       u_lcd_rgb_char.lcd_rgb_tri[4]/opit_0/O
                                   net (fanout=1)        0.060      10.845         nt_lcd_rgb[4]    
 K1                                                                        f       lcd_rgb[4] (port)

 Data arrival time                                                  10.845         Logic Levels: 3  
                                                                                   Logic: 3.680ns(61.272%), Route: 2.326ns(38.728%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[7] (port)
Endpoint    : u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K5                                                      0.000       0.000 r       lcd_rgb[7] (port)
                                   net (fanout=1)        0.047       0.047         nt_lcd_rgb[7]    
 IOBS_0_133/DIN                    td                    0.913       0.960 r       u_lcd_rgb_char.lcd_rgb_tri[7]/opit_0/O
                                   net (fanout=1)        0.000       0.960         u_lcd_rgb_char.lcd_rgb_tri[7]/ntI
 IOL_7_134/RX_DATA_DD              td                    0.082       1.042 r       u_lcd_rgb_char.lcd_rgb_tri[7]/opit_1/OUT
                                   net (fanout=9)        0.453       1.495         _N0              
 CLMA_22_136/D0                                                            r       u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.495         Logic Levels: 2  
                                                                                   Logic: 0.995ns(66.555%), Route: 0.500ns(33.445%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[7] (port)
Endpoint    : u_lcd_rgb_char/u_rd_id/lcd_id[12]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K5                                                      0.000       0.000 r       lcd_rgb[7] (port)
                                   net (fanout=1)        0.047       0.047         nt_lcd_rgb[7]    
 IOBS_0_133/DIN                    td                    0.913       0.960 r       u_lcd_rgb_char.lcd_rgb_tri[7]/opit_0/O
                                   net (fanout=1)        0.000       0.960         u_lcd_rgb_char.lcd_rgb_tri[7]/ntI
 IOL_7_134/RX_DATA_DD              td                    0.082       1.042 r       u_lcd_rgb_char.lcd_rgb_tri[7]/opit_1/OUT
                                   net (fanout=9)        0.458       1.500         _N0              
 CLMA_22_136/B1                                                            r       u_lcd_rgb_char/u_rd_id/lcd_id[12]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.500         Logic Levels: 2  
                                                                                   Logic: 0.995ns(66.333%), Route: 0.505ns(33.667%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[7] (port)
Endpoint    : u_lcd_rgb_char/u_rd_id/lcd_id[13]/opit_0_inv_L5Q_perm/L4
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K5                                                      0.000       0.000 r       lcd_rgb[7] (port)
                                   net (fanout=1)        0.047       0.047         nt_lcd_rgb[7]    
 IOBS_0_133/DIN                    td                    0.913       0.960 r       u_lcd_rgb_char.lcd_rgb_tri[7]/opit_0/O
                                   net (fanout=1)        0.000       0.960         u_lcd_rgb_char.lcd_rgb_tri[7]/ntI
 IOL_7_134/RX_DATA_DD              td                    0.082       1.042 r       u_lcd_rgb_char.lcd_rgb_tri[7]/opit_1/OUT
                                   net (fanout=9)        0.458       1.500         _N0              
 CLMA_22_136/A4                                                            r       u_lcd_rgb_char/u_rd_id/lcd_id[13]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.500         Logic Levels: 2  
                                                                                   Logic: 0.995ns(66.333%), Route: 0.505ns(33.667%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           High Pulse Width  DRM_142_24/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.102       10.000          0.898           Low Pulse Width   DRM_142_24/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.102       10.000          0.898           High Pulse Width  DRM_54_44/CLKA[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKA[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           High Pulse Width  DRM_142_24/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           Low Pulse Width   DRM_142_24/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_54_44/CLKB[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.380      50.000          0.620           High Pulse Width  CLMS_126_109/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.380      50.000          0.620           Low Pulse Width   CLMS_126_109/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.380      50.000          0.620           High Pulse Width  CLMS_126_109/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_lcd_rgb_char/u_lcd_driver/pixel_ypos[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_lcd_rgb_char/u_lcd_display/pixel_data[0]/opit_0_inv_MUX4TO1Q/I0
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.878
  Launch Clock Delay      :  3.322
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.395       2.503         nt_sys_clk       
 CLMS_30_141/Y3                    td                    0.354       2.857 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=37)       0.465       3.322         nt_lcd_clk       
 CLMS_50_161/CLK                                                           r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_50_161/Q1                    tco                   0.223       3.545 f       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.473       4.018         u_lcd_rgb_char/pixel_ypos_w [2]
                                   td                    0.250       4.268 f       u_lcd_rgb_char/u_lcd_display/N46_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.268         u_lcd_rgb_char/u_lcd_display/N46_1.co [2]
 CLMA_62_152/Y2                    td                    0.209       4.477 r       u_lcd_rgb_char/u_lcd_display/N46_1.fsub_3/gateop_A2/Y0
                                   net (fanout=2)        0.290       4.767         u_lcd_rgb_char/u_lcd_display/N392 [8]
 CLMS_50_153/Y0                    td                    0.264       5.031 f       u_lcd_rgb_char/u_lcd_display/N59_1.fsub_5/gateop_A2/Y0
                                   net (fanout=313)      1.023       6.054         u_lcd_rgb_char/u_lcd_display/N59 [8]
 CLMA_78_164/Y0                    td                    0.380       6.434 f       u_lcd_rgb_char/u_lcd_display/N9971_7140/gateop_perm/Z
                                   net (fanout=1)        0.564       6.998         u_lcd_rgb_char/u_lcd_display/_N10223_2571
 CLMS_78_165/Y1                    td                    0.490       7.488 f       u_lcd_rgb_char/u_lcd_display/N9971_4725_muxf7/F
                                   net (fanout=1)        0.261       7.749         u_lcd_rgb_char/u_lcd_display/_N10223_156
 CLMS_78_161/Y1                    td                    0.345       8.094 f       u_lcd_rgb_char/u_lcd_display/N9971_4597_muxf7/F
                                   net (fanout=1)        0.415       8.509         u_lcd_rgb_char/u_lcd_display/_N10223_28
 CLMS_50_161/Y2                    td                    0.233       8.742 f       u_lcd_rgb_char/u_lcd_display/N9971_4576/gateop/F
                                   net (fanout=1)        0.286       9.028         u_lcd_rgb_char/u_lcd_display/_N10223_7
 CLMA_62_160/DD                                                            f       u_lcd_rgb_char/u_lcd_display/pixel_data[0]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                   9.028         Logic Levels: 6  
                                                                                   Logic: 2.394ns(41.956%), Route: 3.312ns(58.044%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.066      20.844 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.264      22.108         nt_sys_clk       
 CLMS_30_141/Y3                    td                    0.265      22.373 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=37)       0.505      22.878         nt_lcd_clk       
 CLMA_62_160/CLK                                                           r       u_lcd_rgb_char/u_lcd_display/pixel_data[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.484      23.362                          
 clock uncertainty                                      -0.050      23.312                          

 Setup time                                             -0.123      23.189                          

 Data required time                                                 23.189                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.189                          
 Data arrival time                                                   9.028                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.161                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_rd_id/lcd_id[12]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_lcd_rgb_char/u_lcd_driver/pixel_ypos[4]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.357  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.840
  Launch Clock Delay      :  2.717
  Clock Pessimism Removal :  0.234

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N6              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1648)     1.137       2.717         ntclkbufg_0      
 CLMA_22_136/CLK                                                           r       u_lcd_rgb_char/u_rd_id/lcd_id[12]/opit_0_inv_L5Q_perm/CLK

 CLMA_22_136/Q1                    tco                   0.223       2.940 f       u_lcd_rgb_char/u_rd_id/lcd_id[12]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.255       3.195         u_lcd_rgb_char/lcd_id [12]
 CLMS_18_137/Y0                    td                    0.264       3.459 f       u_lcd_rgb_char/u_clk_div/N38_2/gateop_perm/Z
                                   net (fanout=2)        0.265       3.724         u_lcd_rgb_char/u_clk_div/_N10627
 CLMS_22_137/Y0                    td                    0.150       3.874 f       u_lcd_rgb_char/u_clk_div/N42_14/gateop_perm/Z
                                   net (fanout=1)        0.171       4.045         u_lcd_rgb_char/u_clk_div/_N11861
 CLMA_26_136/Y1                    td                    0.224       4.269 f       u_lcd_rgb_char/u_clk_div/N42_15/gateop_perm/Z
                                   net (fanout=28)       0.505       4.774         u_lcd_rgb_char/u_lcd_driver/h_sync [1]
                                   td                    0.365       5.139 f       u_lcd_rgb_char/u_lcd_driver/N12_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.139         u_lcd_rgb_char/u_lcd_driver/_N651
 CLMA_18_160/COUT                  td                    0.044       5.183 r       u_lcd_rgb_char/u_lcd_driver/N12_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.183         u_lcd_rgb_char/u_lcd_driver/_N653
 CLMA_18_164/Y1                    td                    0.366       5.549 f       u_lcd_rgb_char/u_lcd_driver/N12_1_5/gateop_A2/Y1
                                   net (fanout=4)        0.370       5.919         u_lcd_rgb_char/u_lcd_driver/N12 [5]
 CLMS_18_153/COUT                  td                    0.387       6.306 r       u_lcd_rgb_char/u_lcd_driver/N13.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.306         u_lcd_rgb_char/u_lcd_driver/N13.co [6]
 CLMS_18_157/Y1                    td                    0.366       6.672 f       u_lcd_rgb_char/u_lcd_driver/N13.lt_4/gateop_A2/Y1
                                   net (fanout=12)       0.380       7.052         u_lcd_rgb_char/u_lcd_driver/N13
                                   td                    0.368       7.420 f       u_lcd_rgb_char/u_lcd_driver/N25.fsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.420         u_lcd_rgb_char/u_lcd_driver/N25.co [1]
 CLMS_22_149/COUT                  td                    0.044       7.464 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.464         u_lcd_rgb_char/u_lcd_driver/N25.co [3]
 CLMS_22_153/Y1                    td                    0.366       7.830 f       u_lcd_rgb_char/u_lcd_driver/N25.fsub_4/gateop_A2/Y1
                                   net (fanout=1)        0.663       8.493         u_lcd_rgb_char/u_lcd_driver/_N12271
 CLMA_62_148/B1                                                            f       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[4]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   8.493         Logic Levels: 9  
                                                                                   Logic: 3.167ns(54.830%), Route: 2.609ns(45.170%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.066      20.844 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.264      22.108         nt_sys_clk       
 CLMS_30_141/Y3                    td                    0.265      22.373 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=37)       0.467      22.840         nt_lcd_clk       
 CLMA_62_148/CLK                                                           r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.234      23.074                          
 clock uncertainty                                      -0.050      23.024                          

 Setup time                                             -0.170      22.854                          

 Data required time                                                 22.854                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.854                          
 Data arrival time                                                   8.493                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.361                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_rd_id/lcd_id[12]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_lcd_rgb_char/u_lcd_driver/pixel_ypos[2]/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.286  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.769
  Launch Clock Delay      :  2.717
  Clock Pessimism Removal :  0.234

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N6              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1648)     1.137       2.717         ntclkbufg_0      
 CLMA_22_136/CLK                                                           r       u_lcd_rgb_char/u_rd_id/lcd_id[12]/opit_0_inv_L5Q_perm/CLK

 CLMA_22_136/Q1                    tco                   0.223       2.940 f       u_lcd_rgb_char/u_rd_id/lcd_id[12]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.255       3.195         u_lcd_rgb_char/lcd_id [12]
 CLMS_18_137/Y0                    td                    0.264       3.459 f       u_lcd_rgb_char/u_clk_div/N38_2/gateop_perm/Z
                                   net (fanout=2)        0.265       3.724         u_lcd_rgb_char/u_clk_div/_N10627
 CLMS_22_137/Y0                    td                    0.150       3.874 f       u_lcd_rgb_char/u_clk_div/N42_14/gateop_perm/Z
                                   net (fanout=1)        0.171       4.045         u_lcd_rgb_char/u_clk_div/_N11861
 CLMA_26_136/Y1                    td                    0.224       4.269 f       u_lcd_rgb_char/u_clk_div/N42_15/gateop_perm/Z
                                   net (fanout=28)       0.505       4.774         u_lcd_rgb_char/u_lcd_driver/h_sync [1]
                                   td                    0.365       5.139 f       u_lcd_rgb_char/u_lcd_driver/N12_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.139         u_lcd_rgb_char/u_lcd_driver/_N651
 CLMA_18_160/COUT                  td                    0.044       5.183 r       u_lcd_rgb_char/u_lcd_driver/N12_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.183         u_lcd_rgb_char/u_lcd_driver/_N653
 CLMA_18_164/Y1                    td                    0.366       5.549 f       u_lcd_rgb_char/u_lcd_driver/N12_1_5/gateop_A2/Y1
                                   net (fanout=4)        0.370       5.919         u_lcd_rgb_char/u_lcd_driver/N12 [5]
 CLMS_18_153/COUT                  td                    0.387       6.306 r       u_lcd_rgb_char/u_lcd_driver/N13.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.306         u_lcd_rgb_char/u_lcd_driver/N13.co [6]
 CLMS_18_157/Y1                    td                    0.366       6.672 f       u_lcd_rgb_char/u_lcd_driver/N13.lt_4/gateop_A2/Y1
                                   net (fanout=12)       0.380       7.052         u_lcd_rgb_char/u_lcd_driver/N13
                                   td                    0.368       7.420 f       u_lcd_rgb_char/u_lcd_driver/N25.fsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.420         u_lcd_rgb_char/u_lcd_driver/N25.co [1]
 CLMS_22_149/Y3                    td                    0.387       7.807 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_2/gateop_A2/Y1
                                   net (fanout=1)        0.527       8.334         u_lcd_rgb_char/u_lcd_driver/_N12269
 CLMS_50_161/B0                                                            r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[2]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   8.334         Logic Levels: 8  
                                                                                   Logic: 3.144ns(55.973%), Route: 2.473ns(44.027%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.066      20.844 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.264      22.108         nt_sys_clk       
 CLMS_30_141/Y3                    td                    0.265      22.373 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=37)       0.396      22.769         nt_lcd_clk       
 CLMS_50_161/CLK                                                           r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.234      23.003                          
 clock uncertainty                                      -0.050      22.953                          

 Setup time                                             -0.152      22.801                          

 Data required time                                                 22.801                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.801                          
 Data arrival time                                                   8.334                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.467                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/data_pipe[0][37]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_1/data_pipe[1][37]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.680
  Launch Clock Delay      :  2.266
  Clock Pessimism Removal :  -0.398

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N6              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1648)     0.980       2.266         ntclkbufg_0      
 CLMS_110_193/CLK                                                          r       u_CORES/u_debug_core_1/data_pipe[0][37]/opit_0_inv_L5Q_perm/CLK

 CLMS_110_193/Q0                   tco                   0.179       2.445 f       u_CORES/u_debug_core_1/data_pipe[0][37]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.058       2.503         u_CORES/u_debug_core_1/data_pipe[0] [37]
 CLMA_110_192/B4                                                           f       u_CORES/u_debug_core_1/data_pipe[1][37]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.503         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.527%), Route: 0.058ns(24.473%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N6              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1648)     1.100       2.680         ntclkbufg_0      
 CLMA_110_192/CLK                                                          r       u_CORES/u_debug_core_1/data_pipe[1][37]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.398       2.282                          
 clock uncertainty                                       0.000       2.282                          

 Hold time                                              -0.029       2.253                          

 Data required time                                                  2.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.253                          
 Data arrival time                                                   2.503                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/data_pipe[1][46]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_1/data_pipe[2][46]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.683
  Launch Clock Delay      :  2.269
  Clock Pessimism Removal :  -0.398

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N6              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1648)     0.983       2.269         ntclkbufg_0      
 CLMA_138_164/CLK                                                          r       u_CORES/u_debug_core_1/data_pipe[1][46]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_164/Q0                   tco                   0.179       2.448 f       u_CORES/u_debug_core_1/data_pipe[1][46]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.058       2.506         u_CORES/u_debug_core_1/data_pipe[1] [46]
 CLMS_138_165/B4                                                           f       u_CORES/u_debug_core_1/data_pipe[2][46]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.506         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.527%), Route: 0.058ns(24.473%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N6              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1648)     1.103       2.683         ntclkbufg_0      
 CLMS_138_165/CLK                                                          r       u_CORES/u_debug_core_1/data_pipe[2][46]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.398       2.285                          
 clock uncertainty                                       0.000       2.285                          

 Hold time                                              -0.029       2.256                          

 Data required time                                                  2.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.256                          
 Data arrival time                                                   2.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/data_pipe[3][56]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_1/data_pipe[4][56]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.669
  Launch Clock Delay      :  2.255
  Clock Pessimism Removal :  -0.398

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N6              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1648)     0.969       2.255         ntclkbufg_0      
 CLMA_102_180/CLK                                                          r       u_CORES/u_debug_core_1/data_pipe[3][56]/opit_0_inv_L5Q_perm/CLK

 CLMA_102_180/Q1                   tco                   0.180       2.435 f       u_CORES/u_debug_core_1/data_pipe[3][56]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.058       2.493         u_CORES/u_debug_core_1/data_pipe[3] [56]
 CLMA_102_181/C4                                                           f       u_CORES/u_debug_core_1/data_pipe[4][56]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.493         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N6              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1648)     1.089       2.669         ntclkbufg_0      
 CLMA_102_181/CLK                                                          r       u_CORES/u_debug_core_1/data_pipe[4][56]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.398       2.271                          
 clock uncertainty                                       0.000       2.271                          

 Hold time                                              -0.028       2.243                          

 Data required time                                                  2.243                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.243                          
 Data arrival time                                                   2.493                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.588
  Launch Clock Delay      :  2.668
  Clock Pessimism Removal :  0.029

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.526 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=431)      1.142       2.668         ntclkbufg_1      
 CLMA_138_116/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_138_116/Q0                   tco                   0.221       2.889 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.278       3.167         u_CORES/u_jtag_hub/data_ctrl
 CLMA_130_121/A1                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.167         Logic Levels: 0  
                                                                                   Logic: 0.221ns(44.289%), Route: 0.278ns(55.711%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.556      26.556         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      26.556 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=431)      1.032      27.588         ntclkbufg_1      
 CLMA_130_121/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.029      27.617                          
 clock uncertainty                                      -0.050      27.567                          

 Setup time                                             -0.171      27.396                          

 Data required time                                                 27.396                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.396                          
 Data arrival time                                                   3.167                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.229                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[1]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.582
  Launch Clock Delay      :  2.672
  Clock Pessimism Removal :  0.061

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.526 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=431)      1.146       2.672         ntclkbufg_1      
 CLMA_134_116/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK

 CLMA_134_116/Q3                   tco                   0.220       2.892 f       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.158       3.050         u_CORES/u_jtag_hub/shift_data [8]
 CLMS_134_117/A3                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[1]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   3.050         Logic Levels: 0  
                                                                                   Logic: 0.220ns(58.201%), Route: 0.158ns(41.799%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.556      26.556         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      26.556 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=431)      1.026      27.582         ntclkbufg_1      
 CLMS_134_117/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.061      27.643                          
 clock uncertainty                                      -0.050      27.593                          

 Setup time                                             -0.288      27.305                          

 Data required time                                                 27.305                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.305                          
 Data arrival time                                                   3.050                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.588
  Launch Clock Delay      :  2.668
  Clock Pessimism Removal :  0.029

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.526 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=431)      1.142       2.668         ntclkbufg_1      
 CLMA_138_116/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_138_116/Q0                   tco                   0.221       2.889 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.363       3.252         u_CORES/u_jtag_hub/data_ctrl
 CLMA_130_121/C4                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.252         Logic Levels: 0  
                                                                                   Logic: 0.221ns(37.842%), Route: 0.363ns(62.158%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.556      26.556         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      26.556 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=431)      1.032      27.588         ntclkbufg_1      
 CLMA_130_121/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.029      27.617                          
 clock uncertainty                                      -0.050      27.567                          

 Setup time                                             -0.057      27.510                          

 Data required time                                                 27.510                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.510                          
 Data arrival time                                                   3.252                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.258                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/shft.shift_data[1]/opit_0_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.675
  Launch Clock Delay      :  2.374
  Clock Pessimism Removal :  -0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.345       1.345         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.345 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=431)      1.029       2.374         ntclkbufg_1      
 CLMA_130_116/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/CLK

 CLMA_130_116/Q0                   tco                   0.179       2.553 f       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.059       2.612         u_CORES/u_jtag_hub/shift_data [2]
 CLMA_130_117/B4                                                           f       u_CORES/u_jtag_hub/shft.shift_data[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.612         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.526 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=431)      1.149       2.675         ntclkbufg_1      
 CLMA_130_117/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.286       2.389                          
 clock uncertainty                                       0.000       2.389                          

 Hold time                                              -0.029       2.360                          

 Data required time                                                  2.360                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.360                          
 Data arrival time                                                   2.612                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[16]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.679
  Launch Clock Delay      :  2.378
  Clock Pessimism Removal :  -0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.345       1.345         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.345 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=431)      1.033       2.378         ntclkbufg_1      
 CLMA_122_108/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/CLK

 CLMA_122_108/Q2                   tco                   0.180       2.558 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/Q
                                   net (fanout=4)        0.061       2.619         u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_ini_d1
 CLMS_122_109/A4                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[16]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.619         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.526 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=431)      1.153       2.679         ntclkbufg_1      
 CLMS_122_109/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.286       2.393                          
 clock uncertainty                                       0.000       2.393                          

 Hold time                                              -0.029       2.364                          

 Data required time                                                  2.364                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.364                          
 Data arrival time                                                   2.619                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_CORES/u_debug_core_1/u_Storage_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/S1
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.651
  Launch Clock Delay      :  2.350
  Clock Pessimism Removal :  -0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.345       1.345         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.345 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=431)      1.005       2.350         ntclkbufg_1      
 CLMA_138_144/CLK                                                          r       u_CORES/u_debug_core_1/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_138_144/Q2                   tco                   0.180       2.530 f       u_CORES/u_debug_core_1/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=4)        0.061       2.591         u_CORES/u_debug_core_1/u_Storage_Condition/u_cfg_reg_file/bit_cnt [3]
 CLMS_138_145/A4                                                           f       u_CORES/u_debug_core_1/u_Storage_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/S1

 Data arrival time                                                   2.591         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.526 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=431)      1.125       2.651         ntclkbufg_1      
 CLMS_138_145/CLK                                                          r       u_CORES/u_debug_core_1/u_Storage_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.286       2.365                          
 clock uncertainty                                       0.000       2.365                          

 Hold time                                              -0.029       2.336                          

 Data required time                                                  2.336                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.336                          
 Data arrival time                                                   2.591                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.808  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.313
  Launch Clock Delay      :  1.505
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       1.505      26.505         u_CORES/capt_o   
 CLMA_134_132/CLK                                                          r       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_134_132/Q1                   tco                   0.223      26.728 f       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=9)        0.504      27.232         u_CORES/u_debug_core_1/conf_id_o [1]
 CLMA_134_156/Y2                   td                    0.379      27.611 f       u_CORES/u_debug_core_1/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=9)        0.309      27.920         u_CORES/u_debug_core_1/u_hub_data_decode/N258
 CLMS_138_173/Y1                   td                    0.360      28.280 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=14)       0.079      28.359         u_CORES/u_debug_core_1/u_rd_addr_gen/N501
 CLMS_138_173/Y3                   td                    0.243      28.602 f       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_10/gateop_perm/Z
                                   net (fanout=1)        0.155      28.757         u_CORES/u_debug_core_1/u_rd_addr_gen/_N358
 CLMS_138_173/Y0                   td                    0.162      28.919 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.074      28.993         u_CORES/u_debug_core_1/u_rd_addr_gen/_N6529
 CLMS_138_173/Y2                   td                    0.379      29.372 f       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.459      29.831         u_CORES/u_debug_core_1/u_rd_addr_gen/_N359
 CLMA_130_185/Y1                   td                    0.162      29.993 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.339      30.332         u_CORES/u_debug_core_1/u_rd_addr_gen/_N1398
 CLMA_130_185/A4                                                           r       u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  30.332         Logic Levels: 6  
                                                                                   Logic: 1.908ns(49.856%), Route: 1.919ns(50.144%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.345      51.345         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      51.345 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=431)      0.968      52.313         ntclkbufg_1      
 CLMA_130_185/CLK                                                          r       u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.313                          
 clock uncertainty                                      -0.050      52.263                          

 Setup time                                             -0.093      52.170                          

 Data required time                                                 52.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.170                          
 Data arrival time                                                  30.332                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.838                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.809  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.314
  Launch Clock Delay      :  1.505
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       1.505      26.505         u_CORES/capt_o   
 CLMA_134_132/CLK                                                          r       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_134_132/Q1                   tco                   0.223      26.728 f       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=9)        0.504      27.232         u_CORES/u_debug_core_1/conf_id_o [1]
 CLMA_134_156/Y2                   td                    0.379      27.611 f       u_CORES/u_debug_core_1/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=9)        0.309      27.920         u_CORES/u_debug_core_1/u_hub_data_decode/N258
 CLMS_138_173/Y1                   td                    0.360      28.280 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=14)       0.079      28.359         u_CORES/u_debug_core_1/u_rd_addr_gen/N501
 CLMS_138_173/Y3                   td                    0.243      28.602 f       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_10/gateop_perm/Z
                                   net (fanout=1)        0.155      28.757         u_CORES/u_debug_core_1/u_rd_addr_gen/_N358
 CLMS_138_173/Y0                   td                    0.162      28.919 r       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.074      28.993         u_CORES/u_debug_core_1/u_rd_addr_gen/_N6529
 CLMS_138_173/Y2                   td                    0.379      29.372 f       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.301      29.673         u_CORES/u_debug_core_1/u_rd_addr_gen/_N359
 CLMA_130_181/Y3                   td                    0.358      30.031 f       u_CORES/u_debug_core_1/u_rd_addr_gen/N487_16[4]/gateop_perm/Z
                                   net (fanout=1)        0.255      30.286         u_CORES/u_debug_core_1/u_rd_addr_gen/_N1395
 CLMS_134_181/C4                                                           f       u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  30.286         Logic Levels: 6  
                                                                                   Logic: 2.104ns(55.647%), Route: 1.677ns(44.353%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.345      51.345         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      51.345 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=431)      0.969      52.314         ntclkbufg_1      
 CLMS_134_181/CLK                                                          r       u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.314                          
 clock uncertainty                                      -0.050      52.264                          

 Setup time                                             -0.078      52.186                          

 Data required time                                                 52.186                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.186                          
 Data arrival time                                                  30.286                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.900                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.842  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.328
  Launch Clock Delay      :  1.486
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       1.486      26.486         u_CORES/capt_o   
 CLMS_126_109/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_126_109/Y0                   tco                   0.283      26.769 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=7)        0.372      27.141         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [4]
 CLMS_122_101/Y0                   td                    0.380      27.521 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.415      27.936         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_114_80/Y2                    td                    0.227      28.163 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.071      28.234         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_114_80/Y3                    td                    0.222      28.456 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N505_1/gateop_perm/Z
                                   net (fanout=2)        0.260      28.716         u_CORES/u_debug_core_0/u_rd_addr_gen/N505
 CLMA_114_76/Y2                    td                    0.162      28.878 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_10/gateop_perm/Z
                                   net (fanout=1)        0.155      29.033         u_CORES/u_debug_core_0/u_rd_addr_gen/_N345
 CLMA_114_76/Y1                    td                    0.162      29.195 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.185      29.380         u_CORES/u_debug_core_0/u_rd_addr_gen/_N6786
 CLMA_114_68/Y1                    td                    0.151      29.531 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.261      29.792         u_CORES/u_debug_core_0/u_rd_addr_gen/_N346
 CLMA_110_68/Y3                    td                    0.162      29.954 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.240      30.194         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1358
 CLMS_114_69/D4                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  30.194         Logic Levels: 7  
                                                                                   Logic: 1.749ns(47.168%), Route: 1.959ns(52.832%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.345      51.345         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      51.345 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=431)      0.983      52.328         ntclkbufg_1      
 CLMS_114_69/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.328                          
 clock uncertainty                                      -0.050      52.278                          

 Setup time                                             -0.092      52.186                          

 Data required time                                                 52.186                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.186                          
 Data arrival time                                                  30.194                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.992                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.360  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.679
  Launch Clock Delay      :  1.319
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       1.319      26.319         u_CORES/capt_o   
 CLMS_126_109/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMS_126_109/Q3                   tco                   0.182      26.501 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=7)        0.220      26.721         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [3]
 CLMA_122_108/CD                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D

 Data arrival time                                                  26.721         Logic Levels: 0  
                                                                                   Logic: 0.182ns(45.274%), Route: 0.220ns(54.726%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.526 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=431)      1.153       2.679         ntclkbufg_1      
 CLMA_122_108/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       2.679                          
 clock uncertainty                                       0.050       2.729                          

 Hold time                                               0.034       2.763                          

 Data required time                                                  2.763                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.763                          
 Data arrival time                                                  26.721                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.958                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.360  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.679
  Launch Clock Delay      :  1.319
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       1.319      26.319         u_CORES/capt_o   
 CLMS_126_109/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMS_126_109/Q0                   tco                   0.182      26.501 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=7)        0.229      26.730         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [1]
 CLMA_122_108/AD                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D

 Data arrival time                                                  26.730         Logic Levels: 0  
                                                                                   Logic: 0.182ns(44.282%), Route: 0.229ns(55.718%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.526 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=431)      1.153       2.679         ntclkbufg_1      
 CLMA_122_108/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       2.679                          
 clock uncertainty                                       0.050       2.729                          

 Hold time                                               0.034       2.763                          

 Data required time                                                  2.763                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.763                          
 Data arrival time                                                  26.730                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.967                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_1/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.333  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.664
  Launch Clock Delay      :  1.331
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       1.331      26.331         u_CORES/capt_o   
 CLMS_134_133/CLK                                                          r       u_CORES/u_debug_core_1/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK

 CLMS_134_133/Q1                   tco                   0.180      26.511 f       u_CORES/u_debug_core_1/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/Q
                                   net (fanout=3)        0.152      26.663         u_CORES/u_debug_core_1/u_hub_data_decode/conf_id_ini [1]
 CLMA_138_132/B4                                                           f       u_CORES/u_debug_core_1/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.663         Logic Levels: 0  
                                                                                   Logic: 0.180ns(54.217%), Route: 0.152ns(45.783%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.526 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=431)      1.138       2.664         ntclkbufg_1      
 CLMA_138_132/CLK                                                          r       u_CORES/u_debug_core_1/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       2.664                          
 clock uncertainty                                       0.050       2.714                          

 Hold time                                              -0.029       2.685                          

 Data required time                                                  2.685                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.685                          
 Data arrival time                                                  26.663                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.978                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.546  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.331
  Launch Clock Delay      :  2.877
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.727      76.727         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      76.727 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=431)      1.150      77.877         ntclkbufg_1      
 CLMS_134_117/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_134_117/Q0                   tco                   0.221      78.098 f       u_CORES/u_jtag_hub/cs.conf_sel[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.383      78.481         u_CORES/conf_sel [1]
 CLMA_134_132/CE                                                           f       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  78.481         Logic Levels: 0  
                                                                                   Logic: 0.221ns(36.589%), Route: 0.383ns(63.411%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       1.331     126.331         u_CORES/capt_o   
 CLMA_134_132/CLK                                                          r       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.331                          
 clock uncertainty                                      -0.050     126.281                          

 Setup time                                             -0.476     125.805                          

 Data required time                                                125.805                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.805                          
 Data arrival time                                                  78.481                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.324                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.546  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.331
  Launch Clock Delay      :  2.877
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.727      76.727         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      76.727 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=431)      1.150      77.877         ntclkbufg_1      
 CLMS_134_117/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_134_117/Q0                   tco                   0.221      78.098 f       u_CORES/u_jtag_hub/cs.conf_sel[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.383      78.481         u_CORES/conf_sel [1]
 CLMA_134_132/CE                                                           f       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  78.481         Logic Levels: 0  
                                                                                   Logic: 0.221ns(36.589%), Route: 0.383ns(63.411%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       1.331     126.331         u_CORES/capt_o   
 CLMA_134_132/CLK                                                          r       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.331                          
 clock uncertainty                                      -0.050     126.281                          

 Setup time                                             -0.476     125.805                          

 Data required time                                                125.805                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.805                          
 Data arrival time                                                  78.481                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.324                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.546  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.331
  Launch Clock Delay      :  2.877
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.727      76.727         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      76.727 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=431)      1.150      77.877         ntclkbufg_1      
 CLMS_134_117/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_134_117/Q0                   tco                   0.221      78.098 f       u_CORES/u_jtag_hub/cs.conf_sel[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.383      78.481         u_CORES/conf_sel [1]
 CLMA_134_132/CE                                                           f       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  78.481         Logic Levels: 0  
                                                                                   Logic: 0.221ns(36.589%), Route: 0.383ns(63.411%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       1.331     126.331         u_CORES/capt_o   
 CLMA_134_132/CLK                                                          r       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.331                          
 clock uncertainty                                      -0.050     126.281                          

 Setup time                                             -0.476     125.805                          

 Data required time                                                125.805                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.805                          
 Data arrival time                                                  78.481                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.324                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.083  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.505
  Launch Clock Delay      :  2.588
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.556     126.556         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000     126.556 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=431)      1.032     127.588         ntclkbufg_1      
 CLMA_130_121/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_121/Q3                   tco                   0.178     127.766 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.248     128.014         u_CORES/id_o [4] 
 CLMA_134_132/AD                                                           f       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                 128.014         Logic Levels: 0  
                                                                                   Logic: 0.178ns(41.784%), Route: 0.248ns(58.216%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       1.505     126.505         u_CORES/capt_o   
 CLMA_134_132/CLK                                                          r       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.505                          
 clock uncertainty                                       0.050     126.555                          

 Hold time                                               0.040     126.595                          

 Data required time                                                126.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.595                          
 Data arrival time                                                 128.014                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.419                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.083  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.505
  Launch Clock Delay      :  2.588
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.556     126.556         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000     126.556 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=431)      1.032     127.588         ntclkbufg_1      
 CLMA_130_121/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_121/Q0                   tco                   0.200     127.788 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.237     128.025         u_CORES/id_o [2] 
 CLMA_134_132/M1                                                           r       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                 128.025         Logic Levels: 0  
                                                                                   Logic: 0.200ns(45.767%), Route: 0.237ns(54.233%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       1.505     126.505         u_CORES/capt_o   
 CLMA_134_132/CLK                                                          r       u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.505                          
 clock uncertainty                                       0.050     126.555                          

 Hold time                                              -0.011     126.544                          

 Data required time                                                126.544                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.544                          
 Data arrival time                                                 128.025                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.481                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_1/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.083  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.505
  Launch Clock Delay      :  2.588
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.556     126.556         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000     126.556 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=431)      1.032     127.588         ntclkbufg_1      
 CLMA_130_121/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_121/Q0                   tco                   0.200     127.788 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.237     128.025         u_CORES/id_o [2] 
 CLMS_134_133/M1                                                           r       u_CORES/u_debug_core_1/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 128.025         Logic Levels: 0  
                                                                                   Logic: 0.200ns(45.767%), Route: 0.237ns(54.233%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=22)       1.505     126.505         u_CORES/capt_o   
 CLMS_134_133/CLK                                                          r       u_CORES/u_debug_core_1/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.505                          
 clock uncertainty                                       0.050     126.555                          

 Hold time                                              -0.011     126.544                          

 Data required time                                                126.544                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.544                          
 Data arrival time                                                 128.025                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.481                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_1/data_pipe[3][41]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.166  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.254
  Launch Clock Delay      :  2.714
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N6              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1648)     1.134       2.714         ntclkbufg_0      
 CLMA_98_136/CLK                                                           r       u_CORES/u_debug_core_1/resetn/opit_0/CLK

 CLMA_98_136/Q0                    tco                   0.223       2.937 r       u_CORES/u_debug_core_1/resetn/opit_0/Q
                                   net (fanout=282)      0.512       3.449         u_CORES/u_debug_core_1/resetn
 CLMA_130_140/RSCO                 td                    0.113       3.562 f       u_CORES/u_debug_core_1/u0_trig_unit/signal_dly[5]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.562         ntR204           
 CLMA_130_144/RSCO                 td                    0.113       3.675 f       u_CORES/u_debug_core_1/u0_trig_unit/signal_dly[3]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       3.675         ntR203           
 CLMA_130_148/RSCO                 td                    0.113       3.788 f       u_CORES/u_debug_core_1/u0_trig_unit/match_single[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       3.788         ntR202           
 CLMA_130_152/RSCO                 td                    0.113       3.901 f       u_CORES/u_debug_core_1/u0_trig_unit/signal_dly[1]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       3.901         ntR201           
 CLMA_130_156/RSCO                 td                    0.113       4.014 f       u_CORES/u_debug_core_1/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       4.014         ntR200           
 CLMA_130_160/RSCO                 td                    0.113       4.127 f       u_CORES/u_debug_core_1/u0_trig_unit/u_cfg_reg_file/bit_cnt[7]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000       4.127         ntR199           
 CLMA_130_164/RSCO                 td                    0.113       4.240 f       u_CORES/u_debug_core_1/data_pipe[3][45]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.240         ntR198           
 CLMA_130_168/RSCO                 td                    0.113       4.353 f       u_CORES/u_debug_core_1/data_pipe[2][11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       4.353         ntR197           
 CLMA_130_172/RSCO                 td                    0.113       4.466 f       u_CORES/u_debug_core_1/u0_trig_unit/signal_dly[47]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.466         ntR196           
 CLMA_130_176/RSCO                 td                    0.113       4.579 f       u_CORES/u_debug_core_1/u0_trig_unit/match_single[64]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.579         ntR195           
 CLMA_130_180/RSCO                 td                    0.113       4.692 f       u_CORES/u_debug_core_1/data_pipe[2][4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       4.692         ntR194           
 CLMA_130_184/RSCI                                                         f       u_CORES/u_debug_core_1/data_pipe[3][41]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.692         Logic Levels: 11 
                                                                                   Logic: 1.466ns(74.115%), Route: 0.512ns(25.885%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N6              
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1648)     0.968      22.254         ntclkbufg_0      
 CLMA_130_184/CLK                                                          r       u_CORES/u_debug_core_1/data_pipe[3][41]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.294      22.548                          
 clock uncertainty                                      -0.050      22.498                          

 Recovery time                                           0.000      22.498                          

 Data required time                                                 22.498                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.498                          
 Data arrival time                                                   4.692                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.806                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_1/data_pipe[3][43]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.166  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.254
  Launch Clock Delay      :  2.714
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N6              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1648)     1.134       2.714         ntclkbufg_0      
 CLMA_98_136/CLK                                                           r       u_CORES/u_debug_core_1/resetn/opit_0/CLK

 CLMA_98_136/Q0                    tco                   0.223       2.937 r       u_CORES/u_debug_core_1/resetn/opit_0/Q
                                   net (fanout=282)      0.512       3.449         u_CORES/u_debug_core_1/resetn
 CLMA_130_140/RSCO                 td                    0.113       3.562 f       u_CORES/u_debug_core_1/u0_trig_unit/signal_dly[5]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.562         ntR204           
 CLMA_130_144/RSCO                 td                    0.113       3.675 f       u_CORES/u_debug_core_1/u0_trig_unit/signal_dly[3]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       3.675         ntR203           
 CLMA_130_148/RSCO                 td                    0.113       3.788 f       u_CORES/u_debug_core_1/u0_trig_unit/match_single[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       3.788         ntR202           
 CLMA_130_152/RSCO                 td                    0.113       3.901 f       u_CORES/u_debug_core_1/u0_trig_unit/signal_dly[1]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       3.901         ntR201           
 CLMA_130_156/RSCO                 td                    0.113       4.014 f       u_CORES/u_debug_core_1/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       4.014         ntR200           
 CLMA_130_160/RSCO                 td                    0.113       4.127 f       u_CORES/u_debug_core_1/u0_trig_unit/u_cfg_reg_file/bit_cnt[7]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000       4.127         ntR199           
 CLMA_130_164/RSCO                 td                    0.113       4.240 f       u_CORES/u_debug_core_1/data_pipe[3][45]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.240         ntR198           
 CLMA_130_168/RSCO                 td                    0.113       4.353 f       u_CORES/u_debug_core_1/data_pipe[2][11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       4.353         ntR197           
 CLMA_130_172/RSCO                 td                    0.113       4.466 f       u_CORES/u_debug_core_1/u0_trig_unit/signal_dly[47]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.466         ntR196           
 CLMA_130_176/RSCO                 td                    0.113       4.579 f       u_CORES/u_debug_core_1/u0_trig_unit/match_single[64]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.579         ntR195           
 CLMA_130_180/RSCO                 td                    0.113       4.692 f       u_CORES/u_debug_core_1/data_pipe[2][4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       4.692         ntR194           
 CLMA_130_184/RSCI                                                         f       u_CORES/u_debug_core_1/data_pipe[3][43]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.692         Logic Levels: 11 
                                                                                   Logic: 1.466ns(74.115%), Route: 0.512ns(25.885%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N6              
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1648)     0.968      22.254         ntclkbufg_0      
 CLMA_130_184/CLK                                                          r       u_CORES/u_debug_core_1/data_pipe[3][43]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.294      22.548                          
 clock uncertainty                                      -0.050      22.498                          

 Recovery time                                           0.000      22.498                          

 Data required time                                                 22.498                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.498                          
 Data arrival time                                                   4.692                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.806                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_1/data_pipe[4][43]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.166  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.254
  Launch Clock Delay      :  2.714
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N6              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1648)     1.134       2.714         ntclkbufg_0      
 CLMA_98_136/CLK                                                           r       u_CORES/u_debug_core_1/resetn/opit_0/CLK

 CLMA_98_136/Q0                    tco                   0.223       2.937 r       u_CORES/u_debug_core_1/resetn/opit_0/Q
                                   net (fanout=282)      0.512       3.449         u_CORES/u_debug_core_1/resetn
 CLMA_130_140/RSCO                 td                    0.113       3.562 f       u_CORES/u_debug_core_1/u0_trig_unit/signal_dly[5]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.562         ntR204           
 CLMA_130_144/RSCO                 td                    0.113       3.675 f       u_CORES/u_debug_core_1/u0_trig_unit/signal_dly[3]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       3.675         ntR203           
 CLMA_130_148/RSCO                 td                    0.113       3.788 f       u_CORES/u_debug_core_1/u0_trig_unit/match_single[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       3.788         ntR202           
 CLMA_130_152/RSCO                 td                    0.113       3.901 f       u_CORES/u_debug_core_1/u0_trig_unit/signal_dly[1]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       3.901         ntR201           
 CLMA_130_156/RSCO                 td                    0.113       4.014 f       u_CORES/u_debug_core_1/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       4.014         ntR200           
 CLMA_130_160/RSCO                 td                    0.113       4.127 f       u_CORES/u_debug_core_1/u0_trig_unit/u_cfg_reg_file/bit_cnt[7]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000       4.127         ntR199           
 CLMA_130_164/RSCO                 td                    0.113       4.240 f       u_CORES/u_debug_core_1/data_pipe[3][45]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.240         ntR198           
 CLMA_130_168/RSCO                 td                    0.113       4.353 f       u_CORES/u_debug_core_1/data_pipe[2][11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       4.353         ntR197           
 CLMA_130_172/RSCO                 td                    0.113       4.466 f       u_CORES/u_debug_core_1/u0_trig_unit/signal_dly[47]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.466         ntR196           
 CLMA_130_176/RSCO                 td                    0.113       4.579 f       u_CORES/u_debug_core_1/u0_trig_unit/match_single[64]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.579         ntR195           
 CLMA_130_180/RSCO                 td                    0.113       4.692 f       u_CORES/u_debug_core_1/data_pipe[2][4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       4.692         ntR194           
 CLMA_130_184/RSCI                                                         f       u_CORES/u_debug_core_1/data_pipe[4][43]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.692         Logic Levels: 11 
                                                                                   Logic: 1.466ns(74.115%), Route: 0.512ns(25.885%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N6              
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1648)     0.968      22.254         ntclkbufg_0      
 CLMA_130_184/CLK                                                          r       u_CORES/u_debug_core_1/data_pipe[4][43]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.294      22.548                          
 clock uncertainty                                      -0.050      22.498                          

 Recovery time                                           0.000      22.498                          

 Data required time                                                 22.498                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.498                          
 Data arrival time                                                   4.692                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.806                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_1/TRIG0_ff[0][22]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.722
  Launch Clock Delay      :  2.300
  Clock Pessimism Removal :  -0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N6              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1648)     1.014       2.300         ntclkbufg_0      
 CLMA_98_136/CLK                                                           r       u_CORES/u_debug_core_1/resetn/opit_0/CLK

 CLMA_98_136/Q0                    tco                   0.182       2.482 r       u_CORES/u_debug_core_1/resetn/opit_0/Q
                                   net (fanout=282)      0.246       2.728         u_CORES/u_debug_core_1/resetn
 CLMS_114_137/RSCO                 td                    0.092       2.820 f       u_CORES/u_debug_core_1/u0_trig_unit/signal_dly[33]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       2.820         ntR232           
 CLMS_114_141/RSCI                                                         f       u_CORES/u_debug_core_1/TRIG0_ff[0][22]/opit_0_inv/RS

 Data arrival time                                                   2.820         Logic Levels: 1  
                                                                                   Logic: 0.274ns(52.692%), Route: 0.246ns(47.308%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N6              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1648)     1.142       2.722         ntclkbufg_0      
 CLMS_114_141/CLK                                                          r       u_CORES/u_debug_core_1/TRIG0_ff[0][22]/opit_0_inv/CLK
 clock pessimism                                        -0.358       2.364                          
 clock uncertainty                                       0.000       2.364                          

 Removal time                                            0.000       2.364                          

 Data required time                                                  2.364                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.364                          
 Data arrival time                                                   2.820                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.456                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_1/TRIG0_ff[0][25]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.722
  Launch Clock Delay      :  2.300
  Clock Pessimism Removal :  -0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N6              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1648)     1.014       2.300         ntclkbufg_0      
 CLMA_98_136/CLK                                                           r       u_CORES/u_debug_core_1/resetn/opit_0/CLK

 CLMA_98_136/Q0                    tco                   0.182       2.482 r       u_CORES/u_debug_core_1/resetn/opit_0/Q
                                   net (fanout=282)      0.246       2.728         u_CORES/u_debug_core_1/resetn
 CLMS_114_137/RSCO                 td                    0.092       2.820 f       u_CORES/u_debug_core_1/u0_trig_unit/signal_dly[33]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       2.820         ntR232           
 CLMS_114_141/RSCI                                                         f       u_CORES/u_debug_core_1/TRIG0_ff[0][25]/opit_0_inv/RS

 Data arrival time                                                   2.820         Logic Levels: 1  
                                                                                   Logic: 0.274ns(52.692%), Route: 0.246ns(47.308%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N6              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1648)     1.142       2.722         ntclkbufg_0      
 CLMS_114_141/CLK                                                          r       u_CORES/u_debug_core_1/TRIG0_ff[0][25]/opit_0_inv/CLK
 clock pessimism                                        -0.358       2.364                          
 clock uncertainty                                       0.000       2.364                          

 Removal time                                            0.000       2.364                          

 Data required time                                                  2.364                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.364                          
 Data arrival time                                                   2.820                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.456                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_1/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_1/u0_trig_unit/match_single[20]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.722
  Launch Clock Delay      :  2.300
  Clock Pessimism Removal :  -0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N6              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1648)     1.014       2.300         ntclkbufg_0      
 CLMA_98_136/CLK                                                           r       u_CORES/u_debug_core_1/resetn/opit_0/CLK

 CLMA_98_136/Q0                    tco                   0.182       2.482 r       u_CORES/u_debug_core_1/resetn/opit_0/Q
                                   net (fanout=282)      0.246       2.728         u_CORES/u_debug_core_1/resetn
 CLMS_114_137/RSCO                 td                    0.092       2.820 f       u_CORES/u_debug_core_1/u0_trig_unit/signal_dly[33]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       2.820         ntR232           
 CLMS_114_141/RSCI                                                         f       u_CORES/u_debug_core_1/u0_trig_unit/match_single[20]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.820         Logic Levels: 1  
                                                                                   Logic: 0.274ns(52.692%), Route: 0.246ns(47.308%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N6              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1648)     1.142       2.722         ntclkbufg_0      
 CLMS_114_141/CLK                                                          r       u_CORES/u_debug_core_1/u0_trig_unit/match_single[20]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.358       2.364                          
 clock uncertainty                                       0.000       2.364                          

 Removal time                                            0.000       2.364                          

 Data required time                                                  2.364                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.364                          
 Data arrival time                                                   2.820                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.456                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : lcd_clk (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N6              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1648)     1.137       2.717         ntclkbufg_0      
 CLMA_22_136/CLK                                                           r       u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_22_136/Q3                    tco                   0.222       2.939 r       u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.161       3.100         u_lcd_rgb_char/lcd_id [4]
 CLMS_18_137/Y2                    td                    0.381       3.481 f       u_lcd_rgb_char/u_clk_div/N39_1/gateop_perm/Z
                                   net (fanout=2)        0.171       3.652         u_lcd_rgb_char/u_clk_div/_N10571
 CLMS_22_137/Y1                    td                    0.360       4.012 f       u_lcd_rgb_char/u_clk_div/N33_7/gateop_perm/Z
                                   net (fanout=2)        0.357       4.369         _N10626          
 CLMA_30_136/Y1                    td                    0.244       4.613 f       u_lcd_rgb_char/u_clk_div/lcd_pclk_and[0][1]/gateop_perm/Z
                                   net (fanout=1)        0.170       4.783         u_lcd_rgb_char/u_clk_div/_N9312
 CLMS_30_141/Y3                    td                    0.360       5.143 f       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=37)       0.501       5.644         nt_lcd_clk       
 IOL_7_133/DO                      td                    0.106       5.750 f       lcd_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.750         lcd_clk_obuf/ntO 
 IOBS_0_132/PAD                    td                    2.358       8.108 f       lcd_clk_obuf/opit_0/O
                                   net (fanout=1)        0.046       8.154         lcd_clk          
 L5                                                                        f       lcd_clk (port)   

 Data arrival time                                                   8.154         Logic Levels: 6  
                                                                                   Logic: 4.031ns(74.140%), Route: 1.406ns(25.860%)
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_lcd_driver/lcd_de/opit_0_inv/CLK
Endpoint    : lcd_rgb[4] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.395       2.503         nt_sys_clk       
 CLMS_30_141/Y3                    td                    0.354       2.857 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=37)       0.428       3.285         nt_lcd_clk       
 CLMA_42_149/CLK                                                           r       u_lcd_rgb_char/u_lcd_driver/lcd_de/opit_0_inv/CLK

 CLMA_42_149/Q1                    tco                   0.223       3.508 f       u_lcd_rgb_char/u_lcd_driver/lcd_de/opit_0_inv/Q
                                   net (fanout=3)        0.731       4.239         nt_lcd_de        
 CLMA_14_161/Y0                    td                    0.150       4.389 f       u_lcd_rgb_char/u_lcd_driver/lcd_de_inv/gateop_perm/Z
                                   net (fanout=24)       0.833       5.222         nt_lcd_de_inv    
 IOL_7_94/TO                       td                    0.106       5.328 f       u_lcd_rgb_char.lcd_rgb_tri[4]/opit_1/T
                                   net (fanout=1)        0.000       5.328         u_lcd_rgb_char.lcd_rgb_tri[4]/ntT
 IOBS_0_93/PAD                     tse                   2.358       7.686 f       u_lcd_rgb_char.lcd_rgb_tri[4]/opit_0/O
                                   net (fanout=1)        0.060       7.746         nt_lcd_rgb[4]    
 K1                                                                        f       lcd_rgb[4] (port)

 Data arrival time                                                   7.746         Logic Levels: 3  
                                                                                   Logic: 2.837ns(63.596%), Route: 1.624ns(36.404%)
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_lcd_driver/lcd_de/opit_0_inv/CLK
Endpoint    : lcd_rgb[10] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.395       2.503         nt_sys_clk       
 CLMS_30_141/Y3                    td                    0.354       2.857 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=37)       0.428       3.285         nt_lcd_clk       
 CLMA_42_149/CLK                                                           r       u_lcd_rgb_char/u_lcd_driver/lcd_de/opit_0_inv/CLK

 CLMA_42_149/Q1                    tco                   0.223       3.508 f       u_lcd_rgb_char/u_lcd_driver/lcd_de/opit_0_inv/Q
                                   net (fanout=3)        0.429       3.937         nt_lcd_de        
 CLMA_26_160/Y0                    td                    0.378       4.315 f       u_lcd_rgb_char/u_lcd_driver/N0/gateop_perm/Z
                                   net (fanout=24)       0.919       5.234         u_lcd_rgb_char/lcd_rgb_o [0]
 IOL_7_106/DO                      td                    0.106       5.340 f       u_lcd_rgb_char.lcd_rgb_tri[10]/opit_1/O
                                   net (fanout=1)        0.000       5.340         u_lcd_rgb_char.lcd_rgb_tri[10]/ntO
 IOBS_0_105/PAD                    td                    2.358       7.698 f       u_lcd_rgb_char.lcd_rgb_tri[10]/opit_0/O
                                   net (fanout=1)        0.047       7.745         nt_lcd_rgb[10]   
 L3                                                                        f       lcd_rgb[10] (port)

 Data arrival time                                                   7.745         Logic Levels: 3  
                                                                                   Logic: 3.065ns(68.722%), Route: 1.395ns(31.278%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[7] (port)
Endpoint    : u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K5                                                      0.000       0.000 r       lcd_rgb[7] (port)
                                   net (fanout=1)        0.047       0.047         nt_lcd_rgb[7]    
 IOBS_0_133/DIN                    td                    0.734       0.781 r       u_lcd_rgb_char.lcd_rgb_tri[7]/opit_0/O
                                   net (fanout=1)        0.000       0.781         u_lcd_rgb_char.lcd_rgb_tri[7]/ntI
 IOL_7_134/RX_DATA_DD              td                    0.066       0.847 r       u_lcd_rgb_char.lcd_rgb_tri[7]/opit_1/OUT
                                   net (fanout=9)        0.273       1.120         _N0              
 CLMA_22_136/D0                                                            r       u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.120         Logic Levels: 2  
                                                                                   Logic: 0.800ns(71.429%), Route: 0.320ns(28.571%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[7] (port)
Endpoint    : u_lcd_rgb_char/u_rd_id/lcd_id[12]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K5                                                      0.000       0.000 r       lcd_rgb[7] (port)
                                   net (fanout=1)        0.047       0.047         nt_lcd_rgb[7]    
 IOBS_0_133/DIN                    td                    0.734       0.781 r       u_lcd_rgb_char.lcd_rgb_tri[7]/opit_0/O
                                   net (fanout=1)        0.000       0.781         u_lcd_rgb_char.lcd_rgb_tri[7]/ntI
 IOL_7_134/RX_DATA_DD              td                    0.066       0.847 r       u_lcd_rgb_char.lcd_rgb_tri[7]/opit_1/OUT
                                   net (fanout=9)        0.277       1.124         _N0              
 CLMA_22_136/B1                                                            r       u_lcd_rgb_char/u_rd_id/lcd_id[12]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.124         Logic Levels: 2  
                                                                                   Logic: 0.800ns(71.174%), Route: 0.324ns(28.826%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[7] (port)
Endpoint    : u_lcd_rgb_char/u_rd_id/lcd_id[13]/opit_0_inv_L5Q_perm/L4
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K5                                                      0.000       0.000 r       lcd_rgb[7] (port)
                                   net (fanout=1)        0.047       0.047         nt_lcd_rgb[7]    
 IOBS_0_133/DIN                    td                    0.734       0.781 r       u_lcd_rgb_char.lcd_rgb_tri[7]/opit_0/O
                                   net (fanout=1)        0.000       0.781         u_lcd_rgb_char.lcd_rgb_tri[7]/ntI
 IOL_7_134/RX_DATA_DD              td                    0.066       0.847 r       u_lcd_rgb_char.lcd_rgb_tri[7]/opit_1/OUT
                                   net (fanout=9)        0.277       1.124         _N0              
 CLMA_22_136/A4                                                            r       u_lcd_rgb_char/u_rd_id/lcd_id[13]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.124         Logic Levels: 2  
                                                                                   Logic: 0.800ns(71.174%), Route: 0.324ns(28.826%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.282       10.000          0.718           High Pulse Width  DRM_142_24/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.282       10.000          0.718           Low Pulse Width   DRM_142_24/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.282       10.000          0.718           High Pulse Width  DRM_54_44/CLKA[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKA[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           High Pulse Width  DRM_142_24/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           Low Pulse Width   DRM_142_24/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           High Pulse Width  DRM_54_44/CLKB[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.504      50.000          0.496           High Pulse Width  CLMS_126_109/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.504      50.000          0.496           Low Pulse Width   CLMS_126_109/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.504      50.000          0.496           High Pulse Width  CLMS_126_109/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------------+
| Type       | File Name                                                                   
+-------------------------------------------------------------------------------------------+
| Input      | D:/Desktop/50G/29_top_lcd_touch/prj/place_route/top_lcd_touch_pnr.adf       
| Output     | D:/Desktop/50G/29_top_lcd_touch/prj/report_timing/top_lcd_touch_rtp.adf     
|            | D:/Desktop/50G/29_top_lcd_touch/prj/report_timing/top_lcd_touch.rtr         
|            | D:/Desktop/50G/29_top_lcd_touch/prj/report_timing/rtr.db                    
+-------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 885 MB
Total CPU time to report_timing completion : 0h:0m:5s
Process Total CPU time to report_timing completion : 0h:0m:5s
Total real time to report_timing completion : 0h:0m:7s
