# WiscSP-13
RTL implementation of 16-Bit 5-stage in-order pipelined MIPS-like processor

Don't steal for your project, thanks! :) 
