
*** Running vivado
    with args -log dizaynnn_Robust_Module_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dizaynnn_Robust_Module_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source dizaynnn_Robust_Module_0_0.tcl -notrace
Command: synth_design -top dizaynnn_Robust_Module_0_0 -part xc7vx485tffg1761-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-1223] The version limit for your license is '2017.03' and will expire in -818 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8712 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:01:02 . Memory (MB): peak = 340.609 ; gain = 130.215
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dizaynnn_Robust_Module_0_0' [c:/Users/Berk/Desktop/FPGA/UMRAM/BramWithIP/BramWithIP.srcs/sources_1/bd/dizaynnn/ip/dizaynnn_Robust_Module_0_0/synth/dizaynnn_Robust_Module_0_0.vhd:67]
INFO: [Synth 8-3491] module 'Robust_Module' declared at 'c:/Users/Berk/Desktop/FPGA/UMRAM/BramWithIP/BramWithIP.srcs/sources_1/bd/dizaynnn/ipshared/e442/Robust_Module.vhd:8' bound to instance 'U0' of component 'Robust_Module' [c:/Users/Berk/Desktop/FPGA/UMRAM/BramWithIP/BramWithIP.srcs/sources_1/bd/dizaynnn/ip/dizaynnn_Robust_Module_0_0/synth/dizaynnn_Robust_Module_0_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'Robust_Module' [c:/Users/Berk/Desktop/FPGA/UMRAM/BramWithIP/BramWithIP.srcs/sources_1/bd/dizaynnn/ipshared/e442/Robust_Module.vhd:18]
WARNING: [Synth 8-614] signal 'counter' is read in the process but is not in the sensitivity list [c:/Users/Berk/Desktop/FPGA/UMRAM/BramWithIP/BramWithIP.srcs/sources_1/bd/dizaynnn/ipshared/e442/Robust_Module.vhd:26]
WARNING: [Synth 8-614] signal 'address_buff' is read in the process but is not in the sensitivity list [c:/Users/Berk/Desktop/FPGA/UMRAM/BramWithIP/BramWithIP.srcs/sources_1/bd/dizaynnn/ipshared/e442/Robust_Module.vhd:26]
WARNING: [Synth 8-614] signal 'data_buff' is read in the process but is not in the sensitivity list [c:/Users/Berk/Desktop/FPGA/UMRAM/BramWithIP/BramWithIP.srcs/sources_1/bd/dizaynnn/ipshared/e442/Robust_Module.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'Robust_Module' (1#1) [c:/Users/Berk/Desktop/FPGA/UMRAM/BramWithIP/BramWithIP.srcs/sources_1/bd/dizaynnn/ipshared/e442/Robust_Module.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'dizaynnn_Robust_Module_0_0' (2#1) [c:/Users/Berk/Desktop/FPGA/UMRAM/BramWithIP/BramWithIP.srcs/sources_1/bd/dizaynnn/ip/dizaynnn_Robust_Module_0_0/synth/dizaynnn_Robust_Module_0_0.vhd:67]
WARNING: [Synth 8-3331] design Robust_Module has unconnected port data_out[31]
WARNING: [Synth 8-3331] design Robust_Module has unconnected port data_out[30]
WARNING: [Synth 8-3331] design Robust_Module has unconnected port data_out[29]
WARNING: [Synth 8-3331] design Robust_Module has unconnected port data_out[28]
WARNING: [Synth 8-3331] design Robust_Module has unconnected port data_out[27]
WARNING: [Synth 8-3331] design Robust_Module has unconnected port data_out[26]
WARNING: [Synth 8-3331] design Robust_Module has unconnected port data_out[25]
WARNING: [Synth 8-3331] design Robust_Module has unconnected port data_out[24]
WARNING: [Synth 8-3331] design Robust_Module has unconnected port data_out[23]
WARNING: [Synth 8-3331] design Robust_Module has unconnected port data_out[22]
WARNING: [Synth 8-3331] design Robust_Module has unconnected port data_out[21]
WARNING: [Synth 8-3331] design Robust_Module has unconnected port data_out[20]
WARNING: [Synth 8-3331] design Robust_Module has unconnected port data_out[19]
WARNING: [Synth 8-3331] design Robust_Module has unconnected port data_out[18]
WARNING: [Synth 8-3331] design Robust_Module has unconnected port data_out[17]
WARNING: [Synth 8-3331] design Robust_Module has unconnected port data_out[16]
WARNING: [Synth 8-3331] design Robust_Module has unconnected port data_out[15]
WARNING: [Synth 8-3331] design Robust_Module has unconnected port data_out[14]
WARNING: [Synth 8-3331] design Robust_Module has unconnected port data_out[13]
WARNING: [Synth 8-3331] design Robust_Module has unconnected port data_out[12]
WARNING: [Synth 8-3331] design Robust_Module has unconnected port data_out[11]
WARNING: [Synth 8-3331] design Robust_Module has unconnected port data_out[10]
WARNING: [Synth 8-3331] design Robust_Module has unconnected port data_out[9]
WARNING: [Synth 8-3331] design Robust_Module has unconnected port data_out[8]
WARNING: [Synth 8-3331] design Robust_Module has unconnected port data_out[7]
WARNING: [Synth 8-3331] design Robust_Module has unconnected port data_out[6]
WARNING: [Synth 8-3331] design Robust_Module has unconnected port data_out[5]
WARNING: [Synth 8-3331] design Robust_Module has unconnected port data_out[4]
WARNING: [Synth 8-3331] design Robust_Module has unconnected port data_out[3]
WARNING: [Synth 8-3331] design Robust_Module has unconnected port data_out[2]
WARNING: [Synth 8-3331] design Robust_Module has unconnected port data_out[1]
WARNING: [Synth 8-3331] design Robust_Module has unconnected port data_out[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:01:04 . Memory (MB): peak = 379.039 ; gain = 168.645
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:01:04 . Memory (MB): peak = 379.039 ; gain = 168.645
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.213 . Memory (MB): peak = 800.270 ; gain = 0.008
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:53 ; elapsed = 00:01:56 . Memory (MB): peak = 800.270 ; gain = 589.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:53 ; elapsed = 00:01:56 . Memory (MB): peak = 800.270 ; gain = 589.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:01:56 . Memory (MB): peak = 800.270 ; gain = 589.875
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'data_buff_reg' [c:/Users/Berk/Desktop/FPGA/UMRAM/BramWithIP/BramWithIP.srcs/sources_1/bd/dizaynnn/ipshared/e442/Robust_Module.vhd:36]
WARNING: [Synth 8-327] inferring latch for variable 'address_buff_reg' [c:/Users/Berk/Desktop/FPGA/UMRAM/BramWithIP/BramWithIP.srcs/sources_1/bd/dizaynnn/ipshared/e442/Robust_Module.vhd:35]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:53 ; elapsed = 00:01:56 . Memory (MB): peak = 800.270 ; gain = 589.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Robust_Module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3917] design dizaynnn_Robust_Module_0_0 has port enable driven by constant 1
INFO: [Synth 8-3917] design dizaynnn_Robust_Module_0_0 has port w_enable[3] driven by constant 1
INFO: [Synth 8-3917] design dizaynnn_Robust_Module_0_0 has port w_enable[2] driven by constant 1
INFO: [Synth 8-3917] design dizaynnn_Robust_Module_0_0 has port w_enable[1] driven by constant 1
INFO: [Synth 8-3917] design dizaynnn_Robust_Module_0_0 has port w_enable[0] driven by constant 1
WARNING: [Synth 8-3331] design dizaynnn_Robust_Module_0_0 has unconnected port data_out[31]
WARNING: [Synth 8-3331] design dizaynnn_Robust_Module_0_0 has unconnected port data_out[30]
WARNING: [Synth 8-3331] design dizaynnn_Robust_Module_0_0 has unconnected port data_out[29]
WARNING: [Synth 8-3331] design dizaynnn_Robust_Module_0_0 has unconnected port data_out[28]
WARNING: [Synth 8-3331] design dizaynnn_Robust_Module_0_0 has unconnected port data_out[27]
WARNING: [Synth 8-3331] design dizaynnn_Robust_Module_0_0 has unconnected port data_out[26]
WARNING: [Synth 8-3331] design dizaynnn_Robust_Module_0_0 has unconnected port data_out[25]
WARNING: [Synth 8-3331] design dizaynnn_Robust_Module_0_0 has unconnected port data_out[24]
WARNING: [Synth 8-3331] design dizaynnn_Robust_Module_0_0 has unconnected port data_out[23]
WARNING: [Synth 8-3331] design dizaynnn_Robust_Module_0_0 has unconnected port data_out[22]
WARNING: [Synth 8-3331] design dizaynnn_Robust_Module_0_0 has unconnected port data_out[21]
WARNING: [Synth 8-3331] design dizaynnn_Robust_Module_0_0 has unconnected port data_out[20]
WARNING: [Synth 8-3331] design dizaynnn_Robust_Module_0_0 has unconnected port data_out[19]
WARNING: [Synth 8-3331] design dizaynnn_Robust_Module_0_0 has unconnected port data_out[18]
WARNING: [Synth 8-3331] design dizaynnn_Robust_Module_0_0 has unconnected port data_out[17]
WARNING: [Synth 8-3331] design dizaynnn_Robust_Module_0_0 has unconnected port data_out[16]
WARNING: [Synth 8-3331] design dizaynnn_Robust_Module_0_0 has unconnected port data_out[15]
WARNING: [Synth 8-3331] design dizaynnn_Robust_Module_0_0 has unconnected port data_out[14]
WARNING: [Synth 8-3331] design dizaynnn_Robust_Module_0_0 has unconnected port data_out[13]
WARNING: [Synth 8-3331] design dizaynnn_Robust_Module_0_0 has unconnected port data_out[12]
WARNING: [Synth 8-3331] design dizaynnn_Robust_Module_0_0 has unconnected port data_out[11]
WARNING: [Synth 8-3331] design dizaynnn_Robust_Module_0_0 has unconnected port data_out[10]
WARNING: [Synth 8-3331] design dizaynnn_Robust_Module_0_0 has unconnected port data_out[9]
WARNING: [Synth 8-3331] design dizaynnn_Robust_Module_0_0 has unconnected port data_out[8]
WARNING: [Synth 8-3331] design dizaynnn_Robust_Module_0_0 has unconnected port data_out[7]
WARNING: [Synth 8-3331] design dizaynnn_Robust_Module_0_0 has unconnected port data_out[6]
WARNING: [Synth 8-3331] design dizaynnn_Robust_Module_0_0 has unconnected port data_out[5]
WARNING: [Synth 8-3331] design dizaynnn_Robust_Module_0_0 has unconnected port data_out[4]
WARNING: [Synth 8-3331] design dizaynnn_Robust_Module_0_0 has unconnected port data_out[3]
WARNING: [Synth 8-3331] design dizaynnn_Robust_Module_0_0 has unconnected port data_out[2]
WARNING: [Synth 8-3331] design dizaynnn_Robust_Module_0_0 has unconnected port data_out[1]
WARNING: [Synth 8-3331] design dizaynnn_Robust_Module_0_0 has unconnected port data_out[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:57 . Memory (MB): peak = 800.270 ; gain = 589.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:11 ; elapsed = 00:02:16 . Memory (MB): peak = 800.270 ; gain = 589.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:02:16 . Memory (MB): peak = 800.270 ; gain = 589.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:11 ; elapsed = 00:02:16 . Memory (MB): peak = 800.270 ; gain = 589.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:12 ; elapsed = 00:02:17 . Memory (MB): peak = 800.270 ; gain = 589.875
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:12 ; elapsed = 00:02:17 . Memory (MB): peak = 800.270 ; gain = 589.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:12 ; elapsed = 00:02:17 . Memory (MB): peak = 800.270 ; gain = 589.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:12 ; elapsed = 00:02:17 . Memory (MB): peak = 800.270 ; gain = 589.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:12 ; elapsed = 00:02:17 . Memory (MB): peak = 800.270 ; gain = 589.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:12 ; elapsed = 00:02:17 . Memory (MB): peak = 800.270 ; gain = 589.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    27|
|2     |LUT1   |    96|
|3     |LUT2   |     1|
|4     |LUT3   |    10|
|5     |LUT5   |     3|
|6     |LUT6   |     4|
|7     |FDCE   |    32|
|8     |LD     |    64|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |   237|
|2     |  U0     |Robust_Module |   237|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:12 ; elapsed = 00:02:17 . Memory (MB): peak = 800.270 ; gain = 589.875
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 34 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 800.270 ; gain = 104.336
Synthesis Optimization Complete : Time (s): cpu = 00:01:12 ; elapsed = 00:02:17 . Memory (MB): peak = 800.270 ; gain = 589.875
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 91 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  LD => LDCE: 64 instances

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 69 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:02:07 . Memory (MB): peak = 800.270 ; gain = 537.332
INFO: [Common 17-1381] The checkpoint 'C:/Users/Berk/Desktop/FPGA/UMRAM/BramWithIP/BramWithIP.runs/dizaynnn_Robust_Module_0_0_synth_1/dizaynnn_Robust_Module_0_0.dcp' has been generated.
