Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Brett/School/Spring15/541/labs/project_1/project_1.srcs/sources_1/imports/imports/new/fuladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Brett/School/Spring15/541/labs/project_1/project_1.srcs/sources_1/imports/imports/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Brett/School/Spring15/541/labs/project_1/project_1.srcs/sources_1/imports/imports/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Brett/School/Spring15/541/labs/project_1/project_1.srcs/sources_1/imports/imports/new/logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Brett/School/Spring15/541/labs/project_1/project_1.srcs/sources_1/imports/imports/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Brett/School/Spring15/541/labs/project_1/project_1.srcs/sources_1/imports/imports/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Brett/School/Spring15/541/labs/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/xycounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xycounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Brett/School/Spring15/541/labs/project_1/project_1.srcs/sources_1/imports/imports/Lab9 files/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Brett/School/Spring15/541/labs/project_1/project_1.srcs/sources_1/imports/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Brett/School/Spring15/541/labs/project_1/project_1.srcs/sources_1/imports/new/vgatimer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vgatimer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Brett/School/Spring15/541/labs/project_1/project_1.srcs/sources_1/new/bitmapmemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitmapmemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Brett/School/Spring15/541/labs/project_1/project_1.srcs/sources_1/new/screenmemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module screenmemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Brett/School/Spring15/541/labs/project_1/project_1.srcs/sources_1/new/mem_mapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_mapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Brett/School/Spring15/541/labs/project_1/project_1.srcs/sources_1/imports/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
WARNING: [VRFC 10-937] initial value of parameter InitFile is omitted [C:/Brett/School/Spring15/541/labs/project_1/project_1.srcs/sources_1/imports/new/dmem.sv:27]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Brett/School/Spring15/541/labs/project_1/project_1.srcs/sources_1/imports/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Brett/School/Spring15/541/labs/project_1/project_1.srcs/sources_1/imports/lab10 files/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Brett/School/Spring15/541/labs/project_1/project_1.srcs/sources_1/new/vgadisplaydriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vgadisplaydriver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Brett/School/Spring15/541/labs/project_1/project_1.srcs/sources_1/imports/lab10 files/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Brett/School/Spring15/541/labs/project_1/project_1.srcs/sources_1/new/memIO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memIO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Brett/School/Spring15/541/labs/project_1/project_1.srcs/sources_1/imports/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Brett/School/Spring15/541/labs/project_1/project_1.srcs/sources_1/imports/project_1 files/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Brett/School/Spring15/541/labs/project_1/project_1.srcs/sim_2/imports/Lab 7 files/displaydriver_10x4_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module displaydriver_10x4_test
INFO: [VRFC 10-311] analyzing module selfcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Brett/School/Spring15/541/labs/project_1/project_1.sim/sim_2/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
