#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x6362f8b7c490 .scope module, "tb_lfsr" "tb_lfsr" 2 4;
 .timescale -9 -12;
v0x6362f8bd28c0_0 .var "clk", 0 0;
v0x6362f8bd2990_0 .var/i "errors", 31 0;
v0x6362f8bd2a50 .array "expected_seq", 14 0, 3 0;
v0x6362f8bd2b20_0 .var/i "i", 31 0;
v0x6362f8bd2c00_0 .net "lfsr", 3 0, v0x6362f8bd26c0_0;  1 drivers
v0x6362f8bd2d10_0 .var "nrst", 0 0;
S_0x6362f8b7c620 .scope module, "uut" "lfsr_4b" 2 10, 3 1 0, S_0x6362f8b7c490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /OUTPUT 4 "lfsr";
v0x6362f8b7c820_0 .net "clk", 0 0, v0x6362f8bd28c0_0;  1 drivers
v0x6362f8bd26c0_0 .var "lfsr", 3 0;
v0x6362f8bd27a0_0 .net "nrst", 0 0, v0x6362f8bd2d10_0;  1 drivers
E_0x6362f8bbb770/0 .event negedge, v0x6362f8bd27a0_0;
E_0x6362f8bbb770/1 .event posedge, v0x6362f8b7c820_0;
E_0x6362f8bbb770 .event/or E_0x6362f8bbb770/0, E_0x6362f8bbb770/1;
    .scope S_0x6362f8b7c620;
T_0 ;
    %wait E_0x6362f8bbb770;
    %load/vec4 v0x6362f8bd27a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6362f8bd26c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6362f8bd26c0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6362f8bd26c0_0, 4, 5;
    %load/vec4 v0x6362f8bd26c0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6362f8bd26c0_0, 4, 5;
    %load/vec4 v0x6362f8bd26c0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x6362f8bd26c0_0;
    %parti/s 1, 3, 3;
    %xor;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6362f8bd26c0_0, 4, 5;
    %load/vec4 v0x6362f8bd26c0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6362f8bd26c0_0, 4, 5;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x6362f8b7c490;
T_1 ;
    %vpi_call 2 19 "$dumpfile", "tb_lfsr.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x6362f8b7c490 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6362f8bd28c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6362f8bd2d10_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6362f8bd2a50, 4, 0;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6362f8bd2a50, 4, 0;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6362f8bd2a50, 4, 0;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6362f8bd2a50, 4, 0;
    %pushi/vec4 10, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6362f8bd2a50, 4, 0;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6362f8bd2a50, 4, 0;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6362f8bd2a50, 4, 0;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6362f8bd2a50, 4, 0;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6362f8bd2a50, 4, 0;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6362f8bd2a50, 4, 0;
    %pushi/vec4 10, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6362f8bd2a50, 4, 0;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6362f8bd2a50, 4, 0;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6362f8bd2a50, 4, 0;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6362f8bd2a50, 4, 0;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6362f8bd2a50, 4, 0;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6362f8bd2d10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6362f8bd2990_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6362f8bd2b20_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x6362f8bd2b20_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_1.1, 5;
    %delay 5000, 0;
    %load/vec4 v0x6362f8bd28c0_0;
    %inv;
    %store/vec4 v0x6362f8bd28c0_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v0x6362f8bd28c0_0;
    %inv;
    %store/vec4 v0x6362f8bd28c0_0, 0, 1;
    %vpi_call 2 45 "$display", "Cycle %0d: lfsr = %b, expected = %b", v0x6362f8bd2b20_0, v0x6362f8bd2c00_0, &A<v0x6362f8bd2a50, v0x6362f8bd2b20_0 > {0 0 0};
    %load/vec4 v0x6362f8bd2c00_0;
    %ix/getv/s 4, v0x6362f8bd2b20_0;
    %load/vec4a v0x6362f8bd2a50, 4;
    %cmp/ne;
    %jmp/0xz  T_1.2, 6;
    %vpi_call 2 47 "$display", "ERROR: Mismatch at cycle %0d!", v0x6362f8bd2b20_0 {0 0 0};
    %load/vec4 v0x6362f8bd2990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6362f8bd2990_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x6362f8bd2b20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6362f8bd2b20_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %load/vec4 v0x6362f8bd2990_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %vpi_call 2 52 "$display", "PASS: LFSR matches expected sequence." {0 0 0};
    %jmp T_1.5;
T_1.4 ;
    %vpi_call 2 54 "$display", "FAIL: %0d mismatches detected.", v0x6362f8bd2990_0 {0 0 0};
T_1.5 ;
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_lfsr.v";
    "lfsr.v";
