MIPS A
"PodWWAA WseAA PodWWAA WseAA PodWRAA FreAA PodWRAA FreAA"
Prefetch=0:x=F,0:y=W,1:y=F,1:z=W,2:z=F,2:a=T,3:a=F,3:x=T
Com=Ws Ws Fr Fr
Orig=PodWWAA WseAA PodWWAA WseAA PodWRAA FreAA PodWRAA FreAA

{

0:rx=x; 0:ry=y;
1:ry=y; 1:rz=z;
2:rz=z; 2:ra=a;
3:ra=a; 3:rx=x;

}

 P0                | P1                | P2                | P3                ;
 li r2,1           | li r2,2           | li r2,2           | li r2,1           ;
 Loop00:           | Loop02:           | Loop04:           | Loop06:           ;
 ll r3,0( rx)      | ll r3,0( ry)      | ll r3,0( rz)      | ll r3,0( ra)      ;
 ori r9992,r2,0      | ori r9992,r2,0      | ori r9992,r2,0      | ori r9992,r2,0      ;
 sc r9992,0( rx)     | sc r9992,0( ry)     | sc r9992,0( rz)     | sc r9992,0( ra)     ;
 beq r9992,0,Loop00 | beq r9992,0,Loop02 | beq r9992,0,Loop04 | beq r9992,0,Loop06 ;
 li r4,1           | li r4,1           | Loop05:           | Loop07:           ;
 Loop01:           | Loop03:           | ll r4,0( ra)      | ll r4,0( rx)      ;
 ll r5,0( ry)      | ll r5,0( rz)      | ori r9992,r4,0      | ori r9992,r4,0      ;
 ori r9992,r4,0      | ori r9992,r4,0      | sc r9992,0( ra)     | sc r9992,0( rx)     ;
 sc r9992,0( ry)     | sc r9992,0( rz)     | beq r9992,0,Loop05 | beq r9992,0,Loop07 ;
 beq r9992,0,Loop01 | beq r9992,0,Loop03 |                   |                   ;
exists
(a=1 /\ x=1 /\ y=2 /\ z=2 /\ 0:r3=0 /\ 0:r5=0 /\ 1:r3=1 /\ 1:r5=0 /\ 2:r3=1 /\ 2:r4=0 /\ 3:r3=0 /\ 3:r4=0)

