// Seed: 2658033700
module module_0 (
    output tri  id_0
    , id_3,
    output wand id_1
);
  assign id_3 = 1;
  assign id_3 = 1;
  assign id_0 = -1;
endmodule
module module_1 (
    input  logic id_0,
    output tri   id_1,
    output uwire id_2,
    input  tri0  id_3
);
  reg id_5;
  assign id_2 = 1'b0;
  module_0(
      id_2, id_2
  );
  reg id_6, id_7, id_8;
  always
    if (1)
      if (1) id_5 <= 1;
      else if (id_3) id_6 <= id_5;
      else id_8 <= id_0;
    else begin
      id_6 <= id_7;
    end
endmodule
