// Seed: 2421839268
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    input logic id_3,
    input logic id_4,
    input id_5,
    output logic id_6,
    output logic id_7,
    input logic id_8
);
  assign id_1 = id_4;
  logic id_9;
endmodule
module module_1 (
    input id_0,
    input id_1,
    output id_2,
    input logic id_3,
    output logic id_4,
    input logic id_5,
    input id_6,
    output logic id_7,
    output id_8,
    input id_9,
    output logic id_10,
    input logic id_11
);
  initial id_2 = id_6;
  logic id_12;
  logic id_13;
endmodule
