
CanZlacControl.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000017b4  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  0800193c  0800193c  0001193c  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800194c  0800194c  0001194c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08001954  08001954  00011954  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08001958  08001958  00011958  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000010  20000000  0800195c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020010  2**0
                  CONTENTS
  8 .bss          00000214  20000010  20000010  00020010  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20000224  20000224  00020010  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 11 .debug_info   00007769  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000195a  00000000  00000000  000277a9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    000018e8  00000000  00000000  00029103  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000004e8  00000000  00000000  0002a9f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000548  00000000  00000000  0002aed8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00002ac6  00000000  00000000  0002b420  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00002001  00000000  00000000  0002dee6  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  0002fee7  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00000c00  00000000  00000000  0002ff64  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000010 	.word	0x20000010
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001924 	.word	0x08001924

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000014 	.word	0x20000014
 80001c4:	08001924 	.word	0x08001924

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b97a 	b.w	80004d4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	468c      	mov	ip, r1
 80001fe:	460d      	mov	r5, r1
 8000200:	4604      	mov	r4, r0
 8000202:	9e08      	ldr	r6, [sp, #32]
 8000204:	2b00      	cmp	r3, #0
 8000206:	d151      	bne.n	80002ac <__udivmoddi4+0xb4>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d96d      	bls.n	80002ea <__udivmoddi4+0xf2>
 800020e:	fab2 fe82 	clz	lr, r2
 8000212:	f1be 0f00 	cmp.w	lr, #0
 8000216:	d00b      	beq.n	8000230 <__udivmoddi4+0x38>
 8000218:	f1ce 0c20 	rsb	ip, lr, #32
 800021c:	fa01 f50e 	lsl.w	r5, r1, lr
 8000220:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000224:	fa02 f70e 	lsl.w	r7, r2, lr
 8000228:	ea4c 0c05 	orr.w	ip, ip, r5
 800022c:	fa00 f40e 	lsl.w	r4, r0, lr
 8000230:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000234:	0c25      	lsrs	r5, r4, #16
 8000236:	fbbc f8fa 	udiv	r8, ip, sl
 800023a:	fa1f f987 	uxth.w	r9, r7
 800023e:	fb0a cc18 	mls	ip, sl, r8, ip
 8000242:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000246:	fb08 f309 	mul.w	r3, r8, r9
 800024a:	42ab      	cmp	r3, r5
 800024c:	d90a      	bls.n	8000264 <__udivmoddi4+0x6c>
 800024e:	19ed      	adds	r5, r5, r7
 8000250:	f108 32ff 	add.w	r2, r8, #4294967295
 8000254:	f080 8123 	bcs.w	800049e <__udivmoddi4+0x2a6>
 8000258:	42ab      	cmp	r3, r5
 800025a:	f240 8120 	bls.w	800049e <__udivmoddi4+0x2a6>
 800025e:	f1a8 0802 	sub.w	r8, r8, #2
 8000262:	443d      	add	r5, r7
 8000264:	1aed      	subs	r5, r5, r3
 8000266:	b2a4      	uxth	r4, r4
 8000268:	fbb5 f0fa 	udiv	r0, r5, sl
 800026c:	fb0a 5510 	mls	r5, sl, r0, r5
 8000270:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000274:	fb00 f909 	mul.w	r9, r0, r9
 8000278:	45a1      	cmp	r9, r4
 800027a:	d909      	bls.n	8000290 <__udivmoddi4+0x98>
 800027c:	19e4      	adds	r4, r4, r7
 800027e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000282:	f080 810a 	bcs.w	800049a <__udivmoddi4+0x2a2>
 8000286:	45a1      	cmp	r9, r4
 8000288:	f240 8107 	bls.w	800049a <__udivmoddi4+0x2a2>
 800028c:	3802      	subs	r0, #2
 800028e:	443c      	add	r4, r7
 8000290:	eba4 0409 	sub.w	r4, r4, r9
 8000294:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000298:	2100      	movs	r1, #0
 800029a:	2e00      	cmp	r6, #0
 800029c:	d061      	beq.n	8000362 <__udivmoddi4+0x16a>
 800029e:	fa24 f40e 	lsr.w	r4, r4, lr
 80002a2:	2300      	movs	r3, #0
 80002a4:	6034      	str	r4, [r6, #0]
 80002a6:	6073      	str	r3, [r6, #4]
 80002a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d907      	bls.n	80002c0 <__udivmoddi4+0xc8>
 80002b0:	2e00      	cmp	r6, #0
 80002b2:	d054      	beq.n	800035e <__udivmoddi4+0x166>
 80002b4:	2100      	movs	r1, #0
 80002b6:	e886 0021 	stmia.w	r6, {r0, r5}
 80002ba:	4608      	mov	r0, r1
 80002bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c0:	fab3 f183 	clz	r1, r3
 80002c4:	2900      	cmp	r1, #0
 80002c6:	f040 808e 	bne.w	80003e6 <__udivmoddi4+0x1ee>
 80002ca:	42ab      	cmp	r3, r5
 80002cc:	d302      	bcc.n	80002d4 <__udivmoddi4+0xdc>
 80002ce:	4282      	cmp	r2, r0
 80002d0:	f200 80fa 	bhi.w	80004c8 <__udivmoddi4+0x2d0>
 80002d4:	1a84      	subs	r4, r0, r2
 80002d6:	eb65 0503 	sbc.w	r5, r5, r3
 80002da:	2001      	movs	r0, #1
 80002dc:	46ac      	mov	ip, r5
 80002de:	2e00      	cmp	r6, #0
 80002e0:	d03f      	beq.n	8000362 <__udivmoddi4+0x16a>
 80002e2:	e886 1010 	stmia.w	r6, {r4, ip}
 80002e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ea:	b912      	cbnz	r2, 80002f2 <__udivmoddi4+0xfa>
 80002ec:	2701      	movs	r7, #1
 80002ee:	fbb7 f7f2 	udiv	r7, r7, r2
 80002f2:	fab7 fe87 	clz	lr, r7
 80002f6:	f1be 0f00 	cmp.w	lr, #0
 80002fa:	d134      	bne.n	8000366 <__udivmoddi4+0x16e>
 80002fc:	1beb      	subs	r3, r5, r7
 80002fe:	0c3a      	lsrs	r2, r7, #16
 8000300:	fa1f fc87 	uxth.w	ip, r7
 8000304:	2101      	movs	r1, #1
 8000306:	fbb3 f8f2 	udiv	r8, r3, r2
 800030a:	0c25      	lsrs	r5, r4, #16
 800030c:	fb02 3318 	mls	r3, r2, r8, r3
 8000310:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000314:	fb0c f308 	mul.w	r3, ip, r8
 8000318:	42ab      	cmp	r3, r5
 800031a:	d907      	bls.n	800032c <__udivmoddi4+0x134>
 800031c:	19ed      	adds	r5, r5, r7
 800031e:	f108 30ff 	add.w	r0, r8, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x132>
 8000324:	42ab      	cmp	r3, r5
 8000326:	f200 80d1 	bhi.w	80004cc <__udivmoddi4+0x2d4>
 800032a:	4680      	mov	r8, r0
 800032c:	1aed      	subs	r5, r5, r3
 800032e:	b2a3      	uxth	r3, r4
 8000330:	fbb5 f0f2 	udiv	r0, r5, r2
 8000334:	fb02 5510 	mls	r5, r2, r0, r5
 8000338:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 800033c:	fb0c fc00 	mul.w	ip, ip, r0
 8000340:	45a4      	cmp	ip, r4
 8000342:	d907      	bls.n	8000354 <__udivmoddi4+0x15c>
 8000344:	19e4      	adds	r4, r4, r7
 8000346:	f100 33ff 	add.w	r3, r0, #4294967295
 800034a:	d202      	bcs.n	8000352 <__udivmoddi4+0x15a>
 800034c:	45a4      	cmp	ip, r4
 800034e:	f200 80b8 	bhi.w	80004c2 <__udivmoddi4+0x2ca>
 8000352:	4618      	mov	r0, r3
 8000354:	eba4 040c 	sub.w	r4, r4, ip
 8000358:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800035c:	e79d      	b.n	800029a <__udivmoddi4+0xa2>
 800035e:	4631      	mov	r1, r6
 8000360:	4630      	mov	r0, r6
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	f1ce 0420 	rsb	r4, lr, #32
 800036a:	fa05 f30e 	lsl.w	r3, r5, lr
 800036e:	fa07 f70e 	lsl.w	r7, r7, lr
 8000372:	fa20 f804 	lsr.w	r8, r0, r4
 8000376:	0c3a      	lsrs	r2, r7, #16
 8000378:	fa25 f404 	lsr.w	r4, r5, r4
 800037c:	ea48 0803 	orr.w	r8, r8, r3
 8000380:	fbb4 f1f2 	udiv	r1, r4, r2
 8000384:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000388:	fb02 4411 	mls	r4, r2, r1, r4
 800038c:	fa1f fc87 	uxth.w	ip, r7
 8000390:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000394:	fb01 f30c 	mul.w	r3, r1, ip
 8000398:	42ab      	cmp	r3, r5
 800039a:	fa00 f40e 	lsl.w	r4, r0, lr
 800039e:	d909      	bls.n	80003b4 <__udivmoddi4+0x1bc>
 80003a0:	19ed      	adds	r5, r5, r7
 80003a2:	f101 30ff 	add.w	r0, r1, #4294967295
 80003a6:	f080 808a 	bcs.w	80004be <__udivmoddi4+0x2c6>
 80003aa:	42ab      	cmp	r3, r5
 80003ac:	f240 8087 	bls.w	80004be <__udivmoddi4+0x2c6>
 80003b0:	3902      	subs	r1, #2
 80003b2:	443d      	add	r5, r7
 80003b4:	1aeb      	subs	r3, r5, r3
 80003b6:	fa1f f588 	uxth.w	r5, r8
 80003ba:	fbb3 f0f2 	udiv	r0, r3, r2
 80003be:	fb02 3310 	mls	r3, r2, r0, r3
 80003c2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003c6:	fb00 f30c 	mul.w	r3, r0, ip
 80003ca:	42ab      	cmp	r3, r5
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x1e6>
 80003ce:	19ed      	adds	r5, r5, r7
 80003d0:	f100 38ff 	add.w	r8, r0, #4294967295
 80003d4:	d26f      	bcs.n	80004b6 <__udivmoddi4+0x2be>
 80003d6:	42ab      	cmp	r3, r5
 80003d8:	d96d      	bls.n	80004b6 <__udivmoddi4+0x2be>
 80003da:	3802      	subs	r0, #2
 80003dc:	443d      	add	r5, r7
 80003de:	1aeb      	subs	r3, r5, r3
 80003e0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003e4:	e78f      	b.n	8000306 <__udivmoddi4+0x10e>
 80003e6:	f1c1 0720 	rsb	r7, r1, #32
 80003ea:	fa22 f807 	lsr.w	r8, r2, r7
 80003ee:	408b      	lsls	r3, r1
 80003f0:	fa05 f401 	lsl.w	r4, r5, r1
 80003f4:	ea48 0303 	orr.w	r3, r8, r3
 80003f8:	fa20 fe07 	lsr.w	lr, r0, r7
 80003fc:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000400:	40fd      	lsrs	r5, r7
 8000402:	ea4e 0e04 	orr.w	lr, lr, r4
 8000406:	fbb5 f9fc 	udiv	r9, r5, ip
 800040a:	ea4f 441e 	mov.w	r4, lr, lsr #16
 800040e:	fb0c 5519 	mls	r5, ip, r9, r5
 8000412:	fa1f f883 	uxth.w	r8, r3
 8000416:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 800041a:	fb09 f408 	mul.w	r4, r9, r8
 800041e:	42ac      	cmp	r4, r5
 8000420:	fa02 f201 	lsl.w	r2, r2, r1
 8000424:	fa00 fa01 	lsl.w	sl, r0, r1
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x244>
 800042a:	18ed      	adds	r5, r5, r3
 800042c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000430:	d243      	bcs.n	80004ba <__udivmoddi4+0x2c2>
 8000432:	42ac      	cmp	r4, r5
 8000434:	d941      	bls.n	80004ba <__udivmoddi4+0x2c2>
 8000436:	f1a9 0902 	sub.w	r9, r9, #2
 800043a:	441d      	add	r5, r3
 800043c:	1b2d      	subs	r5, r5, r4
 800043e:	fa1f fe8e 	uxth.w	lr, lr
 8000442:	fbb5 f0fc 	udiv	r0, r5, ip
 8000446:	fb0c 5510 	mls	r5, ip, r0, r5
 800044a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 800044e:	fb00 f808 	mul.w	r8, r0, r8
 8000452:	45a0      	cmp	r8, r4
 8000454:	d907      	bls.n	8000466 <__udivmoddi4+0x26e>
 8000456:	18e4      	adds	r4, r4, r3
 8000458:	f100 35ff 	add.w	r5, r0, #4294967295
 800045c:	d229      	bcs.n	80004b2 <__udivmoddi4+0x2ba>
 800045e:	45a0      	cmp	r8, r4
 8000460:	d927      	bls.n	80004b2 <__udivmoddi4+0x2ba>
 8000462:	3802      	subs	r0, #2
 8000464:	441c      	add	r4, r3
 8000466:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800046a:	eba4 0408 	sub.w	r4, r4, r8
 800046e:	fba0 8902 	umull	r8, r9, r0, r2
 8000472:	454c      	cmp	r4, r9
 8000474:	46c6      	mov	lr, r8
 8000476:	464d      	mov	r5, r9
 8000478:	d315      	bcc.n	80004a6 <__udivmoddi4+0x2ae>
 800047a:	d012      	beq.n	80004a2 <__udivmoddi4+0x2aa>
 800047c:	b156      	cbz	r6, 8000494 <__udivmoddi4+0x29c>
 800047e:	ebba 030e 	subs.w	r3, sl, lr
 8000482:	eb64 0405 	sbc.w	r4, r4, r5
 8000486:	fa04 f707 	lsl.w	r7, r4, r7
 800048a:	40cb      	lsrs	r3, r1
 800048c:	431f      	orrs	r7, r3
 800048e:	40cc      	lsrs	r4, r1
 8000490:	6037      	str	r7, [r6, #0]
 8000492:	6074      	str	r4, [r6, #4]
 8000494:	2100      	movs	r1, #0
 8000496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800049a:	4618      	mov	r0, r3
 800049c:	e6f8      	b.n	8000290 <__udivmoddi4+0x98>
 800049e:	4690      	mov	r8, r2
 80004a0:	e6e0      	b.n	8000264 <__udivmoddi4+0x6c>
 80004a2:	45c2      	cmp	sl, r8
 80004a4:	d2ea      	bcs.n	800047c <__udivmoddi4+0x284>
 80004a6:	ebb8 0e02 	subs.w	lr, r8, r2
 80004aa:	eb69 0503 	sbc.w	r5, r9, r3
 80004ae:	3801      	subs	r0, #1
 80004b0:	e7e4      	b.n	800047c <__udivmoddi4+0x284>
 80004b2:	4628      	mov	r0, r5
 80004b4:	e7d7      	b.n	8000466 <__udivmoddi4+0x26e>
 80004b6:	4640      	mov	r0, r8
 80004b8:	e791      	b.n	80003de <__udivmoddi4+0x1e6>
 80004ba:	4681      	mov	r9, r0
 80004bc:	e7be      	b.n	800043c <__udivmoddi4+0x244>
 80004be:	4601      	mov	r1, r0
 80004c0:	e778      	b.n	80003b4 <__udivmoddi4+0x1bc>
 80004c2:	3802      	subs	r0, #2
 80004c4:	443c      	add	r4, r7
 80004c6:	e745      	b.n	8000354 <__udivmoddi4+0x15c>
 80004c8:	4608      	mov	r0, r1
 80004ca:	e708      	b.n	80002de <__udivmoddi4+0xe6>
 80004cc:	f1a8 0802 	sub.w	r8, r8, #2
 80004d0:	443d      	add	r5, r7
 80004d2:	e72b      	b.n	800032c <__udivmoddi4+0x134>

080004d4 <__aeabi_idiv0>:
 80004d4:	4770      	bx	lr
 80004d6:	bf00      	nop

080004d8 <can_user_init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void can_user_init(CAN_HandleTypeDef* hcan )
{
 80004d8:	b510      	push	{r4, lr}
 80004da:	b08a      	sub	sp, #40	; 0x28
  CAN_FilterTypeDef  can_filter;

  can_filter.FilterBank = 0;                       // filter 0
 80004dc:	2300      	movs	r3, #0
  can_filter.FilterFIFOAssignment = CAN_RX_FIFO0; // assign to fifo0
  can_filter.FilterActivation = ENABLE;           // enable can filter
  can_filter.SlaveStartFilterBank  = 14;          // only meaningful in dual can mode
   
  HAL_CAN_ConfigFilter(hcan, &can_filter);        // init can filter
  HAL_CAN_Start(&hcan1);                          // start can1
 80004de:	4c0c      	ldr	r4, [pc, #48]	; (8000510 <can_user_init+0x38>)
  can_filter.FilterBank = 0;                       // filter 0
 80004e0:	9305      	str	r3, [sp, #20]
  can_filter.FilterScale = CAN_FILTERSCALE_32BIT;
 80004e2:	2201      	movs	r2, #1
  HAL_CAN_ConfigFilter(hcan, &can_filter);        // init can filter
 80004e4:	4669      	mov	r1, sp
  can_filter.FilterMode =  CAN_FILTERMODE_IDMASK;  // mask mode
 80004e6:	9306      	str	r3, [sp, #24]
  can_filter.FilterIdHigh = 0;
 80004e8:	9300      	str	r3, [sp, #0]
  can_filter.FilterIdLow  = 0;
 80004ea:	9301      	str	r3, [sp, #4]
  can_filter.FilterMaskIdHigh = 0;
 80004ec:	9302      	str	r3, [sp, #8]
  can_filter.FilterMaskIdLow  = 0;                // set mask 0 to receive all can id
 80004ee:	9303      	str	r3, [sp, #12]
  can_filter.FilterFIFOAssignment = CAN_RX_FIFO0; // assign to fifo0
 80004f0:	9304      	str	r3, [sp, #16]
  can_filter.SlaveStartFilterBank  = 14;          // only meaningful in dual can mode
 80004f2:	230e      	movs	r3, #14
  can_filter.FilterScale = CAN_FILTERSCALE_32BIT;
 80004f4:	9207      	str	r2, [sp, #28]
  can_filter.FilterActivation = ENABLE;           // enable can filter
 80004f6:	9208      	str	r2, [sp, #32]
  can_filter.SlaveStartFilterBank  = 14;          // only meaningful in dual can mode
 80004f8:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_CAN_ConfigFilter(hcan, &can_filter);        // init can filter
 80004fa:	f000 f9e5 	bl	80008c8 <HAL_CAN_ConfigFilter>
  HAL_CAN_Start(&hcan1);                          // start can1
 80004fe:	4620      	mov	r0, r4
 8000500:	f000 fa6a 	bl	80009d8 <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING); // enable can1 rx interrupt
 8000504:	2102      	movs	r1, #2
 8000506:	4620      	mov	r0, r4
 8000508:	f000 fb54 	bl	8000bb4 <HAL_CAN_ActivateNotification>
}
 800050c:	b00a      	add	sp, #40	; 0x28
 800050e:	bd10      	pop	{r4, pc}
 8000510:	20000088 	.word	0x20000088

08000514 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000514:	b500      	push	{lr}
  CAN_RxHeaderTypeDef rx_header;
  uint8_t             rx_data[8];
  if(hcan->Instance == CAN1)
 8000516:	6802      	ldr	r2, [r0, #0]
 8000518:	4b1f      	ldr	r3, [pc, #124]	; (8000598 <HAL_CAN_RxFifo0MsgPendingCallback+0x84>)
 800051a:	429a      	cmp	r2, r3
{
 800051c:	b08b      	sub	sp, #44	; 0x2c
  if(hcan->Instance == CAN1)
 800051e:	d104      	bne.n	800052a <HAL_CAN_RxFifo0MsgPendingCallback+0x16>
  {
    HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rx_header, rx_data); //receive can data
 8000520:	ab01      	add	r3, sp, #4
 8000522:	aa03      	add	r2, sp, #12
 8000524:	2100      	movs	r1, #0
 8000526:	f000 facf 	bl	8000ac8 <HAL_CAN_GetRxMessage>
  }
  if ((rx_header.StdId >= FEEDBACK_ID_BASE)
 800052a:	9b03      	ldr	r3, [sp, #12]
   && (rx_header.StdId <  FEEDBACK_ID_BASE + MOTOR_MAX_NUM))                  // judge the can id
 800052c:	f46f 7201 	mvn.w	r2, #516	; 0x204
 8000530:	189a      	adds	r2, r3, r2
  if ((rx_header.StdId >= FEEDBACK_ID_BASE)
 8000532:	2a06      	cmp	r2, #6
 8000534:	4a19      	ldr	r2, [pc, #100]	; (800059c <HAL_CAN_RxFifo0MsgPendingCallback+0x88>)
 8000536:	d820      	bhi.n	800057a <HAL_CAN_RxFifo0MsgPendingCallback+0x66>
  {
    can_cnt ++;
 8000538:	8811      	ldrh	r1, [r2, #0]
 800053a:	3101      	adds	r1, #1
 800053c:	8011      	strh	r1, [r2, #0]
    uint8_t index = rx_header.StdId - FEEDBACK_ID_BASE;                  // get motor index by can_id
 800053e:	3b05      	subs	r3, #5
    motor_info[index].rotor_angle    = ((rx_data[0] << 8) | rx_data[1]);
 8000540:	4917      	ldr	r1, [pc, #92]	; (80005a0 <HAL_CAN_RxFifo0MsgPendingCallback+0x8c>)
 8000542:	200c      	movs	r0, #12
 8000544:	b2db      	uxtb	r3, r3
 8000546:	fb00 1303 	mla	r3, r0, r3, r1
 800054a:	f89d 0004 	ldrb.w	r0, [sp, #4]
 800054e:	f89d 1005 	ldrb.w	r1, [sp, #5]
 8000552:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
 8000556:	8099      	strh	r1, [r3, #4]
    motor_info[index].rotor_speed    = ((rx_data[2] << 8) | rx_data[3]);
 8000558:	f89d 0006 	ldrb.w	r0, [sp, #6]
 800055c:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8000560:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
 8000564:	80d9      	strh	r1, [r3, #6]
    motor_info[index].torque_current = ((rx_data[4] << 8) | rx_data[5]);
 8000566:	f89d 0008 	ldrb.w	r0, [sp, #8]
 800056a:	f89d 1009 	ldrb.w	r1, [sp, #9]
 800056e:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
 8000572:	8119      	strh	r1, [r3, #8]
    motor_info[index].temp           =   rx_data[6];
 8000574:	f89d 100a 	ldrb.w	r1, [sp, #10]
 8000578:	7299      	strb	r1, [r3, #10]
  }
  if (can_cnt == 500)
 800057a:	8813      	ldrh	r3, [r2, #0]
 800057c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000580:	d106      	bne.n	8000590 <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>
  {
    can_cnt = 0;
 8000582:	2300      	movs	r3, #0
 8000584:	8013      	strh	r3, [r2, #0]
    LED_GREEN_TOGGLE(); // green led blink indicate can comunication successful 
 8000586:	4a07      	ldr	r2, [pc, #28]	; (80005a4 <HAL_CAN_RxFifo0MsgPendingCallback+0x90>)
 8000588:	6953      	ldr	r3, [r2, #20]
 800058a:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800058e:	6153      	str	r3, [r2, #20]
  }
}
 8000590:	b00b      	add	sp, #44	; 0x2c
 8000592:	f85d fb04 	ldr.w	pc, [sp], #4
 8000596:	bf00      	nop
 8000598:	40006400 	.word	0x40006400
 800059c:	2000002e 	.word	0x2000002e
 80005a0:	20000030 	.word	0x20000030
 80005a4:	40020c00 	.word	0x40020c00

080005a8 <set_motor_speed_mode>:
  * @param  id_range to select can control id 0x1ff or 0x2ff
  * @param  motor voltage 1,2,3,4 or 5,6,7
  * @retval None
  */
void set_motor_speed_mode()
{
 80005a8:	b500      	push	{lr}
	//Send 00 DA 00 19 00 00 00 2F, Return 00 DB 00 19 00 00 00 2F.
  CAN_TxHeaderTypeDef tx_header;
  uint8_t             tx_data[8];
    
  tx_header.StdId = motor_id;
 80005aa:	4b12      	ldr	r3, [pc, #72]	; (80005f4 <set_motor_speed_mode+0x4c>)
  tx_data[3] = 0x19;
  tx_data[4] = 0x00;
  tx_data[5] = 0x00;
  tx_data[6] = 0x00;
  tx_data[7] = 0x2F;
  HAL_CAN_AddTxMessage(&hcan1, &tx_header, tx_data,(uint32_t*)CAN_TX_MAILBOX0); 
 80005ac:	4812      	ldr	r0, [pc, #72]	; (80005f8 <set_motor_speed_mode+0x50>)
  tx_header.StdId = motor_id;
 80005ae:	681b      	ldr	r3, [r3, #0]
{
 80005b0:	b089      	sub	sp, #36	; 0x24
  tx_header.DLC   = 8;
 80005b2:	2208      	movs	r2, #8
  tx_header.StdId = motor_id;
 80005b4:	9302      	str	r3, [sp, #8]
  tx_header.DLC   = 8;
 80005b6:	9206      	str	r2, [sp, #24]
  tx_header.IDE   = CAN_ID_STD;
 80005b8:	2300      	movs	r3, #0
  tx_data[1] = 0xDA;
 80005ba:	22da      	movs	r2, #218	; 0xda
  tx_header.IDE   = CAN_ID_STD;
 80005bc:	9304      	str	r3, [sp, #16]
  tx_header.RTR   = CAN_RTR_DATA;
 80005be:	9305      	str	r3, [sp, #20]
  tx_data[0] = 0x00;
 80005c0:	f88d 3000 	strb.w	r3, [sp]
  tx_data[1] = 0xDA;
 80005c4:	f88d 2001 	strb.w	r2, [sp, #1]
  tx_data[2] = 0x00;
 80005c8:	f88d 3002 	strb.w	r3, [sp, #2]
  tx_data[4] = 0x00;
 80005cc:	f88d 3004 	strb.w	r3, [sp, #4]
  tx_data[5] = 0x00;
 80005d0:	f88d 3005 	strb.w	r3, [sp, #5]
  tx_data[6] = 0x00;
 80005d4:	f88d 3006 	strb.w	r3, [sp, #6]
  tx_data[3] = 0x19;
 80005d8:	2219      	movs	r2, #25
  tx_data[7] = 0x2F;
 80005da:	232f      	movs	r3, #47	; 0x2f
  tx_data[3] = 0x19;
 80005dc:	f88d 2003 	strb.w	r2, [sp, #3]
  tx_data[7] = 0x2F;
 80005e0:	f88d 3007 	strb.w	r3, [sp, #7]
  HAL_CAN_AddTxMessage(&hcan1, &tx_header, tx_data,(uint32_t*)CAN_TX_MAILBOX0); 
 80005e4:	466a      	mov	r2, sp
 80005e6:	2301      	movs	r3, #1
 80005e8:	a902      	add	r1, sp, #8
 80005ea:	f000 fa20 	bl	8000a2e <HAL_CAN_AddTxMessage>
}
 80005ee:	b009      	add	sp, #36	; 0x24
 80005f0:	f85d fb04 	ldr.w	pc, [sp], #4
 80005f4:	20000000 	.word	0x20000000
 80005f8:	20000088 	.word	0x20000088

080005fc <set_motor_acceleration>:
void set_motor_acceleration()
{
 80005fc:	b500      	push	{lr}
	//Send 00 DA 00 13 00 00 0A 0B, the acceleration time is 10*100msï¼Œand the deceleration time is 11*100ms, Return 00 DB 00 13 00 00 0A 0B.
	CAN_TxHeaderTypeDef tx_header;
	uint8_t             tx_data[8];

	tx_header.StdId = motor_id;
 80005fe:	4b13      	ldr	r3, [pc, #76]	; (800064c <set_motor_acceleration+0x50>)
	tx_data[3] = 0x13;
	tx_data[4] = 0x00;
	tx_data[5] = 0x00;
	tx_data[6] = 0x0A;
	tx_data[7] = 0x0B;
	HAL_CAN_AddTxMessage(&hcan1, &tx_header, tx_data,(uint32_t*)CAN_TX_MAILBOX0);
 8000600:	4813      	ldr	r0, [pc, #76]	; (8000650 <set_motor_acceleration+0x54>)
	tx_header.StdId = motor_id;
 8000602:	681b      	ldr	r3, [r3, #0]
{
 8000604:	b089      	sub	sp, #36	; 0x24
	tx_header.DLC   = 8;
 8000606:	2208      	movs	r2, #8
	tx_header.StdId = motor_id;
 8000608:	9302      	str	r3, [sp, #8]
	tx_header.IDE   = CAN_ID_STD;
 800060a:	2300      	movs	r3, #0
 800060c:	9304      	str	r3, [sp, #16]
	tx_header.RTR   = CAN_RTR_DATA;
 800060e:	9305      	str	r3, [sp, #20]
	tx_header.DLC   = 8;
 8000610:	9206      	str	r2, [sp, #24]
	tx_data[0] = 0x00;
 8000612:	f88d 3000 	strb.w	r3, [sp]
	tx_data[2] = 0x00;
 8000616:	f88d 3002 	strb.w	r3, [sp, #2]
	tx_data[4] = 0x00;
 800061a:	f88d 3004 	strb.w	r3, [sp, #4]
	tx_data[5] = 0x00;
 800061e:	f88d 3005 	strb.w	r3, [sp, #5]
	tx_data[1] = 0xDA;
 8000622:	22da      	movs	r2, #218	; 0xda
	tx_data[6] = 0x0A;
 8000624:	230a      	movs	r3, #10
	tx_data[1] = 0xDA;
 8000626:	f88d 2001 	strb.w	r2, [sp, #1]
	tx_data[6] = 0x0A;
 800062a:	f88d 3006 	strb.w	r3, [sp, #6]
	tx_data[3] = 0x13;
 800062e:	2213      	movs	r2, #19
	tx_data[7] = 0x0B;
 8000630:	230b      	movs	r3, #11
	tx_data[3] = 0x13;
 8000632:	f88d 2003 	strb.w	r2, [sp, #3]
	tx_data[7] = 0x0B;
 8000636:	f88d 3007 	strb.w	r3, [sp, #7]
	HAL_CAN_AddTxMessage(&hcan1, &tx_header, tx_data,(uint32_t*)CAN_TX_MAILBOX0);
 800063a:	466a      	mov	r2, sp
 800063c:	2301      	movs	r3, #1
 800063e:	a902      	add	r1, sp, #8
 8000640:	f000 f9f5 	bl	8000a2e <HAL_CAN_AddTxMessage>
}
 8000644:	b009      	add	sp, #36	; 0x24
 8000646:	f85d fb04 	ldr.w	pc, [sp], #4
 800064a:	bf00      	nop
 800064c:	20000000 	.word	0x20000000
 8000650:	20000088 	.word	0x20000088

08000654 <set_motor_speed>:
void set_motor_speed()
{
 8000654:	b500      	push	{lr}
	//Send 00 DA 00 11 00 00 05 55, Return 00 DB 00 11 00 00 05 55.
	CAN_TxHeaderTypeDef tx_header;
	uint8_t             tx_data[8];

	tx_header.StdId = motor_id;
 8000656:	4b13      	ldr	r3, [pc, #76]	; (80006a4 <set_motor_speed+0x50>)
	tx_data[3] = 0x11;
	tx_data[4] = 0x00;
	tx_data[5] = 0x00;
	tx_data[6] = 0x05;
	tx_data[7] = 0x55;
	HAL_CAN_AddTxMessage(&hcan1, &tx_header, tx_data,(uint32_t*)CAN_TX_MAILBOX0);
 8000658:	4813      	ldr	r0, [pc, #76]	; (80006a8 <set_motor_speed+0x54>)
	tx_header.StdId = motor_id;
 800065a:	681b      	ldr	r3, [r3, #0]
{
 800065c:	b089      	sub	sp, #36	; 0x24
	tx_header.DLC   = 8;
 800065e:	2208      	movs	r2, #8
	tx_header.StdId = motor_id;
 8000660:	9302      	str	r3, [sp, #8]
	tx_header.IDE   = CAN_ID_STD;
 8000662:	2300      	movs	r3, #0
 8000664:	9304      	str	r3, [sp, #16]
	tx_header.RTR   = CAN_RTR_DATA;
 8000666:	9305      	str	r3, [sp, #20]
	tx_header.DLC   = 8;
 8000668:	9206      	str	r2, [sp, #24]
	tx_data[0] = 0x00;
 800066a:	f88d 3000 	strb.w	r3, [sp]
	tx_data[2] = 0x00;
 800066e:	f88d 3002 	strb.w	r3, [sp, #2]
	tx_data[4] = 0x00;
 8000672:	f88d 3004 	strb.w	r3, [sp, #4]
	tx_data[5] = 0x00;
 8000676:	f88d 3005 	strb.w	r3, [sp, #5]
	tx_data[1] = 0xDA;
 800067a:	22da      	movs	r2, #218	; 0xda
	tx_data[6] = 0x05;
 800067c:	2305      	movs	r3, #5
	tx_data[1] = 0xDA;
 800067e:	f88d 2001 	strb.w	r2, [sp, #1]
	tx_data[6] = 0x05;
 8000682:	f88d 3006 	strb.w	r3, [sp, #6]
	tx_data[3] = 0x11;
 8000686:	2211      	movs	r2, #17
	tx_data[7] = 0x55;
 8000688:	2355      	movs	r3, #85	; 0x55
	tx_data[3] = 0x11;
 800068a:	f88d 2003 	strb.w	r2, [sp, #3]
	tx_data[7] = 0x55;
 800068e:	f88d 3007 	strb.w	r3, [sp, #7]
	HAL_CAN_AddTxMessage(&hcan1, &tx_header, tx_data,(uint32_t*)CAN_TX_MAILBOX0);
 8000692:	466a      	mov	r2, sp
 8000694:	2301      	movs	r3, #1
 8000696:	a902      	add	r1, sp, #8
 8000698:	f000 f9c9 	bl	8000a2e <HAL_CAN_AddTxMessage>

}
 800069c:	b009      	add	sp, #36	; 0x24
 800069e:	f85d fb04 	ldr.w	pc, [sp], #4
 80006a2:	bf00      	nop
 80006a4:	20000000 	.word	0x20000000
 80006a8:	20000088 	.word	0x20000088

080006ac <set_motor_enable>:
void set_motor_enable()
{
 80006ac:	b500      	push	{lr}
	//Send 00 DA 00 10 00 00 00 1F. Return 00 DB 00 10 00 00 00 1F.
	CAN_TxHeaderTypeDef tx_header;
	uint8_t             tx_data[8];

	tx_header.StdId = motor_id;
 80006ae:	4b12      	ldr	r3, [pc, #72]	; (80006f8 <set_motor_enable+0x4c>)
	tx_data[3] = 0x10;
	tx_data[4] = 0x00;
	tx_data[5] = 0x00;
	tx_data[6] = 0x00;
	tx_data[7] = 0x1F;
	HAL_CAN_AddTxMessage(&hcan1, &tx_header, tx_data,(uint32_t*)CAN_TX_MAILBOX0);
 80006b0:	4812      	ldr	r0, [pc, #72]	; (80006fc <set_motor_enable+0x50>)
	tx_header.StdId = motor_id;
 80006b2:	681b      	ldr	r3, [r3, #0]
{
 80006b4:	b089      	sub	sp, #36	; 0x24
	tx_header.DLC   = 8;
 80006b6:	2208      	movs	r2, #8
	tx_header.StdId = motor_id;
 80006b8:	9302      	str	r3, [sp, #8]
	tx_header.DLC   = 8;
 80006ba:	9206      	str	r2, [sp, #24]
	tx_header.IDE   = CAN_ID_STD;
 80006bc:	2300      	movs	r3, #0
	tx_data[1] = 0xDA;
 80006be:	22da      	movs	r2, #218	; 0xda
	tx_header.IDE   = CAN_ID_STD;
 80006c0:	9304      	str	r3, [sp, #16]
	tx_header.RTR   = CAN_RTR_DATA;
 80006c2:	9305      	str	r3, [sp, #20]
	tx_data[0] = 0x00;
 80006c4:	f88d 3000 	strb.w	r3, [sp]
	tx_data[1] = 0xDA;
 80006c8:	f88d 2001 	strb.w	r2, [sp, #1]
	tx_data[2] = 0x00;
 80006cc:	f88d 3002 	strb.w	r3, [sp, #2]
	tx_data[4] = 0x00;
 80006d0:	f88d 3004 	strb.w	r3, [sp, #4]
	tx_data[5] = 0x00;
 80006d4:	f88d 3005 	strb.w	r3, [sp, #5]
	tx_data[6] = 0x00;
 80006d8:	f88d 3006 	strb.w	r3, [sp, #6]
	tx_data[3] = 0x10;
 80006dc:	2210      	movs	r2, #16
	tx_data[7] = 0x1F;
 80006de:	231f      	movs	r3, #31
	tx_data[3] = 0x10;
 80006e0:	f88d 2003 	strb.w	r2, [sp, #3]
	tx_data[7] = 0x1F;
 80006e4:	f88d 3007 	strb.w	r3, [sp, #7]
	HAL_CAN_AddTxMessage(&hcan1, &tx_header, tx_data,(uint32_t*)CAN_TX_MAILBOX0);
 80006e8:	466a      	mov	r2, sp
 80006ea:	2301      	movs	r3, #1
 80006ec:	a902      	add	r1, sp, #8
 80006ee:	f000 f99e 	bl	8000a2e <HAL_CAN_AddTxMessage>

}
 80006f2:	b009      	add	sp, #36	; 0x24
 80006f4:	f85d fb04 	ldr.w	pc, [sp], #4
 80006f8:	20000000 	.word	0x20000000
 80006fc:	20000088 	.word	0x20000088

08000700 <key_scan>:
  * @brief  detect key presse down event
  * @param  None
  * @retval event flag
  */
uint8_t key_scan(void)
{
 8000700:	b538      	push	{r3, r4, r5, lr}
  static uint8_t key_last = 0;
  static uint8_t key = 0;
  
  key_last = key;
 8000702:	4d08      	ldr	r5, [pc, #32]	; (8000724 <key_scan+0x24>)
 8000704:	4c08      	ldr	r4, [pc, #32]	; (8000728 <key_scan+0x28>)
 8000706:	782b      	ldrb	r3, [r5, #0]
  key = HAL_GPIO_ReadPin(KEY_GPIO_Port,KEY_Pin);
 8000708:	4808      	ldr	r0, [pc, #32]	; (800072c <key_scan+0x2c>)
  key_last = key;
 800070a:	7023      	strb	r3, [r4, #0]
  key = HAL_GPIO_ReadPin(KEY_GPIO_Port,KEY_Pin);
 800070c:	2101      	movs	r1, #1
 800070e:	f000 fcb7 	bl	8001080 <HAL_GPIO_ReadPin>
 8000712:	7028      	strb	r0, [r5, #0]
  if( (key == GPIO_PIN_RESET) && (key_last == GPIO_PIN_SET))
 8000714:	b920      	cbnz	r0, 8000720 <key_scan+0x20>
 8000716:	7820      	ldrb	r0, [r4, #0]
 8000718:	1e43      	subs	r3, r0, #1
 800071a:	4258      	negs	r0, r3
 800071c:	4158      	adcs	r0, r3
 800071e:	bd38      	pop	{r3, r4, r5, pc}
 8000720:	2000      	movs	r0, #0
  }
  else
  {
    return 0;
  }
}
 8000722:	bd38      	pop	{r3, r4, r5, pc}
 8000724:	2000002c 	.word	0x2000002c
 8000728:	2000002d 	.word	0x2000002d
 800072c:	40020000 	.word	0x40020000

08000730 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000730:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000732:	4a0e      	ldr	r2, [pc, #56]	; (800076c <HAL_InitTick+0x3c>)
 8000734:	4b0e      	ldr	r3, [pc, #56]	; (8000770 <HAL_InitTick+0x40>)
{
 8000736:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000738:	7818      	ldrb	r0, [r3, #0]
 800073a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800073e:	fbb3 f3f0 	udiv	r3, r3, r0
 8000742:	6810      	ldr	r0, [r2, #0]
 8000744:	fbb0 f0f3 	udiv	r0, r0, r3
 8000748:	f000 fba4 	bl	8000e94 <HAL_SYSTICK_Config>
 800074c:	4604      	mov	r4, r0
 800074e:	b958      	cbnz	r0, 8000768 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000750:	2d0f      	cmp	r5, #15
 8000752:	d809      	bhi.n	8000768 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000754:	4602      	mov	r2, r0
 8000756:	4629      	mov	r1, r5
 8000758:	f04f 30ff 	mov.w	r0, #4294967295
 800075c:	f000 fb58 	bl	8000e10 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000760:	4b04      	ldr	r3, [pc, #16]	; (8000774 <HAL_InitTick+0x44>)
 8000762:	4620      	mov	r0, r4
 8000764:	601d      	str	r5, [r3, #0]
 8000766:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000768:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800076a:	bd38      	pop	{r3, r4, r5, pc}
 800076c:	2000000c 	.word	0x2000000c
 8000770:	20000004 	.word	0x20000004
 8000774:	20000008 	.word	0x20000008

08000778 <HAL_Init>:
{
 8000778:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800077a:	4b0b      	ldr	r3, [pc, #44]	; (80007a8 <HAL_Init+0x30>)
 800077c:	681a      	ldr	r2, [r3, #0]
 800077e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000782:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000784:	681a      	ldr	r2, [r3, #0]
 8000786:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800078a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800078c:	681a      	ldr	r2, [r3, #0]
 800078e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000792:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000794:	2003      	movs	r0, #3
 8000796:	f000 fb29 	bl	8000dec <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800079a:	2000      	movs	r0, #0
 800079c:	f7ff ffc8 	bl	8000730 <HAL_InitTick>
  HAL_MspInit();
 80007a0:	f001 f82e 	bl	8001800 <HAL_MspInit>
}
 80007a4:	2000      	movs	r0, #0
 80007a6:	bd08      	pop	{r3, pc}
 80007a8:	40023c00 	.word	0x40023c00

080007ac <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80007ac:	4a03      	ldr	r2, [pc, #12]	; (80007bc <HAL_IncTick+0x10>)
 80007ae:	4b04      	ldr	r3, [pc, #16]	; (80007c0 <HAL_IncTick+0x14>)
 80007b0:	6811      	ldr	r1, [r2, #0]
 80007b2:	781b      	ldrb	r3, [r3, #0]
 80007b4:	440b      	add	r3, r1
 80007b6:	6013      	str	r3, [r2, #0]
 80007b8:	4770      	bx	lr
 80007ba:	bf00      	nop
 80007bc:	20000084 	.word	0x20000084
 80007c0:	20000004 	.word	0x20000004

080007c4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80007c4:	4b01      	ldr	r3, [pc, #4]	; (80007cc <HAL_GetTick+0x8>)
 80007c6:	6818      	ldr	r0, [r3, #0]
}
 80007c8:	4770      	bx	lr
 80007ca:	bf00      	nop
 80007cc:	20000084 	.word	0x20000084

080007d0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80007d0:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80007d2:	4604      	mov	r4, r0
 80007d4:	2800      	cmp	r0, #0
 80007d6:	d06e      	beq.n	80008b6 <HAL_CAN_Init+0xe6>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80007d8:	f890 3020 	ldrb.w	r3, [r0, #32]
 80007dc:	b90b      	cbnz	r3, 80007e2 <HAL_CAN_Init+0x12>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80007de:	f000 feed 	bl	80015bc <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80007e2:	6822      	ldr	r2, [r4, #0]
 80007e4:	6813      	ldr	r3, [r2, #0]
 80007e6:	f023 0302 	bic.w	r3, r3, #2
 80007ea:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80007ec:	f7ff ffea 	bl	80007c4 <HAL_GetTick>
 80007f0:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80007f2:	6823      	ldr	r3, [r4, #0]
 80007f4:	685a      	ldr	r2, [r3, #4]
 80007f6:	0791      	lsls	r1, r2, #30
 80007f8:	d451      	bmi.n	800089e <HAL_CAN_Init+0xce>
      return HAL_ERROR;
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80007fa:	681a      	ldr	r2, [r3, #0]
 80007fc:	f042 0201 	orr.w	r2, r2, #1
 8000800:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000802:	f7ff ffdf 	bl	80007c4 <HAL_GetTick>
 8000806:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000808:	6823      	ldr	r3, [r4, #0]
 800080a:	685a      	ldr	r2, [r3, #4]
 800080c:	07d2      	lsls	r2, r2, #31
 800080e:	d554      	bpl.n	80008ba <HAL_CAN_Init+0xea>
      return HAL_ERROR;
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000810:	7e22      	ldrb	r2, [r4, #24]
 8000812:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000814:	681a      	ldr	r2, [r3, #0]
 8000816:	bf0c      	ite	eq
 8000818:	f042 0280 	orreq.w	r2, r2, #128	; 0x80
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800081c:	f022 0280 	bicne.w	r2, r2, #128	; 0x80
 8000820:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000822:	7e62      	ldrb	r2, [r4, #25]
 8000824:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000826:	681a      	ldr	r2, [r3, #0]
 8000828:	bf0c      	ite	eq
 800082a:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800082e:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
 8000832:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000834:	7ea2      	ldrb	r2, [r4, #26]
 8000836:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000838:	681a      	ldr	r2, [r3, #0]
 800083a:	bf0c      	ite	eq
 800083c:	f042 0220 	orreq.w	r2, r2, #32
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000840:	f022 0220 	bicne.w	r2, r2, #32
 8000844:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000846:	7ee2      	ldrb	r2, [r4, #27]
 8000848:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800084a:	681a      	ldr	r2, [r3, #0]
 800084c:	bf0c      	ite	eq
 800084e:	f022 0210 	biceq.w	r2, r2, #16
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000852:	f042 0210 	orrne.w	r2, r2, #16
 8000856:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000858:	7f22      	ldrb	r2, [r4, #28]
 800085a:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800085c:	681a      	ldr	r2, [r3, #0]
 800085e:	bf0c      	ite	eq
 8000860:	f042 0208 	orreq.w	r2, r2, #8
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000864:	f022 0208 	bicne.w	r2, r2, #8
 8000868:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800086a:	7f62      	ldrb	r2, [r4, #29]
 800086c:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800086e:	681a      	ldr	r2, [r3, #0]
 8000870:	bf0c      	ite	eq
 8000872:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000876:	f022 0204 	bicne.w	r2, r2, #4
 800087a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800087c:	68e1      	ldr	r1, [r4, #12]
 800087e:	68a2      	ldr	r2, [r4, #8]
 8000880:	430a      	orrs	r2, r1
 8000882:	6921      	ldr	r1, [r4, #16]
 8000884:	430a      	orrs	r2, r1
 8000886:	6961      	ldr	r1, [r4, #20]
 8000888:	430a      	orrs	r2, r1
 800088a:	6861      	ldr	r1, [r4, #4]
 800088c:	3901      	subs	r1, #1
 800088e:	430a      	orrs	r2, r1
 8000890:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000892:	2000      	movs	r0, #0

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000894:	2301      	movs	r3, #1
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000896:	6260      	str	r0, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 8000898:	f884 3020 	strb.w	r3, [r4, #32]

  /* Return function status */
  return HAL_OK;
 800089c:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800089e:	f7ff ff91 	bl	80007c4 <HAL_GetTick>
 80008a2:	1b40      	subs	r0, r0, r5
 80008a4:	280a      	cmp	r0, #10
 80008a6:	d9a4      	bls.n	80007f2 <HAL_CAN_Init+0x22>
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80008a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80008aa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008ae:	6263      	str	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 80008b0:	2305      	movs	r3, #5
 80008b2:	f884 3020 	strb.w	r3, [r4, #32]
    return HAL_ERROR;
 80008b6:	2001      	movs	r0, #1
}
 80008b8:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80008ba:	f7ff ff83 	bl	80007c4 <HAL_GetTick>
 80008be:	1b40      	subs	r0, r0, r5
 80008c0:	280a      	cmp	r0, #10
 80008c2:	d9a1      	bls.n	8000808 <HAL_CAN_Init+0x38>
 80008c4:	e7f0      	b.n	80008a8 <HAL_CAN_Init+0xd8>
	...

080008c8 <HAL_CAN_ConfigFilter>:
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
  HAL_CAN_StateTypeDef state = hcan->State;
 80008c8:	f890 3020 	ldrb.w	r3, [r0, #32]

  if ((state == HAL_CAN_STATE_READY) ||
 80008cc:	3b01      	subs	r3, #1
 80008ce:	2b01      	cmp	r3, #1
{
 80008d0:	b530      	push	{r4, r5, lr}
  if ((state == HAL_CAN_STATE_READY) ||
 80008d2:	d879      	bhi.n	80009c8 <HAL_CAN_ConfigFilter+0x100>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80008d4:	4b3f      	ldr	r3, [pc, #252]	; (80009d4 <HAL_CAN_ConfigFilter+0x10c>)
 80008d6:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80008da:	f042 0201 	orr.w	r2, r2, #1
 80008de:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80008e2:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80008e6:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 80008ea:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80008ee:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80008f2:	6a48      	ldr	r0, [r1, #36]	; 0x24
 80008f4:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80008f8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80008fc:	6948      	ldr	r0, [r1, #20]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80008fe:	f8d3 521c 	ldr.w	r5, [r3, #540]	; 0x21c
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000902:	f000 021f 	and.w	r2, r0, #31
 8000906:	2401      	movs	r4, #1
 8000908:	4094      	lsls	r4, r2
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800090a:	43e2      	mvns	r2, r4
 800090c:	4015      	ands	r5, r2
 800090e:	f8c3 521c 	str.w	r5, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000912:	69cd      	ldr	r5, [r1, #28]
 8000914:	2d00      	cmp	r5, #0
 8000916:	d136      	bne.n	8000986 <HAL_CAN_ConfigFilter+0xbe>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000918:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
 800091c:	4015      	ands	r5, r2
 800091e:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
 8000922:	00c0      	lsls	r0, r0, #3

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000924:	68cd      	ldr	r5, [r1, #12]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000926:	888b      	ldrh	r3, [r1, #4]
 8000928:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800092c:	f500 40c8 	add.w	r0, r0, #25600	; 0x6400
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000930:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000934:	f8c0 3240 	str.w	r3, [r0, #576]	; 0x240

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000938:	688d      	ldr	r5, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800093a:	880b      	ldrh	r3, [r1, #0]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800093c:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000940:	f8c0 3244 	str.w	r3, [r0, #580]	; 0x244
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000944:	6988      	ldr	r0, [r1, #24]
 8000946:	4b23      	ldr	r3, [pc, #140]	; (80009d4 <HAL_CAN_ConfigFilter+0x10c>)
 8000948:	2800      	cmp	r0, #0
 800094a:	d135      	bne.n	80009b8 <HAL_CAN_ConfigFilter+0xf0>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800094c:	f8d3 0204 	ldr.w	r0, [r3, #516]	; 0x204
 8000950:	4010      	ands	r0, r2
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000952:	f8c3 0204 	str.w	r0, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000956:	6908      	ldr	r0, [r1, #16]
 8000958:	bb90      	cbnz	r0, 80009c0 <HAL_CAN_ConfigFilter+0xf8>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800095a:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 800095e:	4002      	ands	r2, r0
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000960:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8000964:	6a0b      	ldr	r3, [r1, #32]
 8000966:	4a1b      	ldr	r2, [pc, #108]	; (80009d4 <HAL_CAN_ConfigFilter+0x10c>)
 8000968:	2b01      	cmp	r3, #1
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800096a:	bf02      	ittt	eq
 800096c:	f8d2 321c 	ldreq.w	r3, [r2, #540]	; 0x21c
 8000970:	4323      	orreq	r3, r4
 8000972:	f8c2 321c 	streq.w	r3, [r2, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000976:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
 800097a:	f023 0301 	bic.w	r3, r3, #1
 800097e:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8000982:	2000      	movs	r0, #0
 8000984:	bd30      	pop	{r4, r5, pc}
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000986:	2d01      	cmp	r5, #1
 8000988:	d1dc      	bne.n	8000944 <HAL_CAN_ConfigFilter+0x7c>
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800098a:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
 800098e:	4325      	orrs	r5, r4
 8000990:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000994:	680b      	ldr	r3, [r1, #0]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000996:	888d      	ldrh	r5, [r1, #4]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000998:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800099c:	00c3      	lsls	r3, r0, #3
 800099e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80009a2:	f503 43c8 	add.w	r3, r3, #25600	; 0x6400
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80009a6:	8988      	ldrh	r0, [r1, #12]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80009a8:	f8c3 5240 	str.w	r5, [r3, #576]	; 0x240
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80009ac:	688d      	ldr	r5, [r1, #8]
 80009ae:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80009b2:	f8c3 0244 	str.w	r0, [r3, #580]	; 0x244
 80009b6:	e7c5      	b.n	8000944 <HAL_CAN_ConfigFilter+0x7c>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80009b8:	f8d3 0204 	ldr.w	r0, [r3, #516]	; 0x204
 80009bc:	4320      	orrs	r0, r4
 80009be:	e7c8      	b.n	8000952 <HAL_CAN_ConfigFilter+0x8a>
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80009c0:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80009c4:	4322      	orrs	r2, r4
 80009c6:	e7cb      	b.n	8000960 <HAL_CAN_ConfigFilter+0x98>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80009c8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80009ca:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80009ce:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80009d0:	2001      	movs	r0, #1
  }
}
 80009d2:	bd30      	pop	{r4, r5, pc}
 80009d4:	40006400 	.word	0x40006400

080009d8 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80009d8:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80009da:	f890 3020 	ldrb.w	r3, [r0, #32]
 80009de:	2b01      	cmp	r3, #1
{
 80009e0:	4604      	mov	r4, r0
  if (hcan->State == HAL_CAN_STATE_READY)
 80009e2:	d11f      	bne.n	8000a24 <HAL_CAN_Start+0x4c>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80009e4:	6802      	ldr	r2, [r0, #0]
    hcan->State = HAL_CAN_STATE_LISTENING;
 80009e6:	2302      	movs	r3, #2
 80009e8:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80009ec:	6813      	ldr	r3, [r2, #0]
 80009ee:	f023 0301 	bic.w	r3, r3, #1
 80009f2:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80009f4:	f7ff fee6 	bl	80007c4 <HAL_GetTick>
 80009f8:	4605      	mov	r5, r0

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80009fa:	6823      	ldr	r3, [r4, #0]
 80009fc:	6858      	ldr	r0, [r3, #4]
 80009fe:	f010 0001 	ands.w	r0, r0, #1
 8000a02:	d101      	bne.n	8000a08 <HAL_CAN_Start+0x30>
        return HAL_ERROR;
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000a04:	6260      	str	r0, [r4, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8000a06:	bd38      	pop	{r3, r4, r5, pc}
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000a08:	f7ff fedc 	bl	80007c4 <HAL_GetTick>
 8000a0c:	1b40      	subs	r0, r0, r5
 8000a0e:	280a      	cmp	r0, #10
 8000a10:	d9f3      	bls.n	80009fa <HAL_CAN_Start+0x22>
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000a12:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000a14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a18:	6263      	str	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 8000a1a:	2305      	movs	r3, #5
 8000a1c:	f884 3020 	strb.w	r3, [r4, #32]
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;

    return HAL_ERROR;
 8000a20:	2001      	movs	r0, #1
  }
}
 8000a22:	bd38      	pop	{r3, r4, r5, pc}
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000a24:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000a26:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000a2a:	6243      	str	r3, [r0, #36]	; 0x24
 8000a2c:	e7f8      	b.n	8000a20 <HAL_CAN_Start+0x48>

08000a2e <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8000a2e:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8000a30:	f890 5020 	ldrb.w	r5, [r0, #32]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8000a34:	6806      	ldr	r6, [r0, #0]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8000a36:	3d01      	subs	r5, #1
 8000a38:	2d01      	cmp	r5, #1
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8000a3a:	68b4      	ldr	r4, [r6, #8]
  if ((state == HAL_CAN_STATE_READY) ||
 8000a3c:	d840      	bhi.n	8000ac0 <HAL_CAN_AddTxMessage+0x92>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000a3e:	f014 5fe0 	tst.w	r4, #469762048	; 0x1c000000
 8000a42:	d039      	beq.n	8000ab8 <HAL_CAN_AddTxMessage+0x8a>
        ((tsr & CAN_TSR_TME1) != 0U) ||
        ((tsr & CAN_TSR_TME2) != 0U))
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8000a44:	f3c4 6401 	ubfx	r4, r4, #24, #2

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8000a48:	2c03      	cmp	r4, #3
 8000a4a:	f04f 0501 	mov.w	r5, #1
 8000a4e:	d105      	bne.n	8000a5c <HAL_CAN_AddTxMessage+0x2e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8000a50:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000a52:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000a56:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8000a58:	2001      	movs	r0, #1
  }
}
 8000a5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8000a5c:	40a5      	lsls	r5, r4
 8000a5e:	601d      	str	r5, [r3, #0]
      if (pHeader->IDE == CAN_ID_STD)
 8000a60:	6888      	ldr	r0, [r1, #8]
 8000a62:	68cf      	ldr	r7, [r1, #12]
 8000a64:	f104 0318 	add.w	r3, r4, #24
 8000a68:	bb08      	cbnz	r0, 8000aae <HAL_CAN_AddTxMessage+0x80>
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000a6a:	6808      	ldr	r0, [r1, #0]
 8000a6c:	ea47 5040 	orr.w	r0, r7, r0, lsl #21
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000a70:	011b      	lsls	r3, r3, #4
 8000a72:	0124      	lsls	r4, r4, #4
 8000a74:	50f0      	str	r0, [r6, r3]
 8000a76:	1933      	adds	r3, r6, r4
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8000a78:	6908      	ldr	r0, [r1, #16]
      if (pHeader->TransmitGlobalTime == ENABLE)
 8000a7a:	7d09      	ldrb	r1, [r1, #20]
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8000a7c:	f8c3 0184 	str.w	r0, [r3, #388]	; 0x184
      if (pHeader->TransmitGlobalTime == ENABLE)
 8000a80:	2901      	cmp	r1, #1
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8000a82:	bf02      	ittt	eq
 8000a84:	f8d3 1184 	ldreq.w	r1, [r3, #388]	; 0x184
 8000a88:	f441 7180 	orreq.w	r1, r1, #256	; 0x100
 8000a8c:	f8c3 1184 	streq.w	r1, [r3, #388]	; 0x184
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8000a90:	4434      	add	r4, r6
 8000a92:	6851      	ldr	r1, [r2, #4]
 8000a94:	f8c4 118c 	str.w	r1, [r4, #396]	; 0x18c
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8000a98:	6812      	ldr	r2, [r2, #0]
 8000a9a:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8000a9e:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
 8000aa2:	f042 0201 	orr.w	r2, r2, #1
 8000aa6:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
      return HAL_OK;
 8000aaa:	2000      	movs	r0, #0
 8000aac:	bdf0      	pop	{r4, r5, r6, r7, pc}
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000aae:	684d      	ldr	r5, [r1, #4]
                                                           pHeader->IDE |
 8000ab0:	4338      	orrs	r0, r7
 8000ab2:	ea40 00c5 	orr.w	r0, r0, r5, lsl #3
 8000ab6:	e7db      	b.n	8000a70 <HAL_CAN_AddTxMessage+0x42>
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000ab8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000aba:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000abe:	e7ca      	b.n	8000a56 <HAL_CAN_AddTxMessage+0x28>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000ac0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000ac2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ac6:	e7c6      	b.n	8000a56 <HAL_CAN_AddTxMessage+0x28>

08000ac8 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8000ac8:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_CAN_StateTypeDef state = hcan->State;
 8000aca:	f890 4020 	ldrb.w	r4, [r0, #32]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8000ace:	3c01      	subs	r4, #1
 8000ad0:	2c01      	cmp	r4, #1
 8000ad2:	d86b      	bhi.n	8000bac <HAL_CAN_GetRxMessage+0xe4>
 8000ad4:	6806      	ldr	r6, [r0, #0]
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000ad6:	b941      	cbnz	r1, 8000aea <HAL_CAN_GetRxMessage+0x22>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8000ad8:	68f4      	ldr	r4, [r6, #12]
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8000ada:	07a4      	lsls	r4, r4, #30
 8000adc:	d107      	bne.n	8000aee <HAL_CAN_GetRxMessage+0x26>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000ade:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000ae0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000ae4:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8000ae6:	2001      	movs	r0, #1
  }
}
 8000ae8:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8000aea:	6934      	ldr	r4, [r6, #16]
 8000aec:	e7f5      	b.n	8000ada <HAL_CAN_GetRxMessage+0x12>
 8000aee:	010c      	lsls	r4, r1, #4
 8000af0:	1935      	adds	r5, r6, r4
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8000af2:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 8000af6:	f007 0704 	and.w	r7, r7, #4
 8000afa:	6097      	str	r7, [r2, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8000afc:	2f00      	cmp	r7, #0
 8000afe:	d14b      	bne.n	8000b98 <HAL_CAN_GetRxMessage+0xd0>
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8000b00:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 8000b04:	0d7f      	lsrs	r7, r7, #21
 8000b06:	6017      	str	r7, [r2, #0]
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8000b08:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 8000b0c:	f007 0702 	and.w	r7, r7, #2
 8000b10:	60d7      	str	r7, [r2, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8000b12:	f8d5 71b4 	ldr.w	r7, [r5, #436]	; 0x1b4
 8000b16:	f007 070f 	and.w	r7, r7, #15
 8000b1a:	6117      	str	r7, [r2, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8000b1c:	f8d5 71b4 	ldr.w	r7, [r5, #436]	; 0x1b4
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8000b20:	f8d5 51b4 	ldr.w	r5, [r5, #436]	; 0x1b4
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8000b24:	4426      	add	r6, r4
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8000b26:	f3c7 2707 	ubfx	r7, r7, #8, #8
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8000b2a:	0c2d      	lsrs	r5, r5, #16
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8000b2c:	6197      	str	r7, [r2, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8000b2e:	6155      	str	r5, [r2, #20]
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8000b30:	f8d6 21b8 	ldr.w	r2, [r6, #440]	; 0x1b8
 8000b34:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8000b36:	6802      	ldr	r2, [r0, #0]
 8000b38:	4422      	add	r2, r4
 8000b3a:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8000b3e:	0a12      	lsrs	r2, r2, #8
 8000b40:	705a      	strb	r2, [r3, #1]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8000b42:	6802      	ldr	r2, [r0, #0]
 8000b44:	4422      	add	r2, r4
 8000b46:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8000b4a:	0c12      	lsrs	r2, r2, #16
 8000b4c:	709a      	strb	r2, [r3, #2]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8000b4e:	6802      	ldr	r2, [r0, #0]
 8000b50:	4422      	add	r2, r4
 8000b52:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8000b56:	0e12      	lsrs	r2, r2, #24
 8000b58:	70da      	strb	r2, [r3, #3]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8000b5a:	6802      	ldr	r2, [r0, #0]
 8000b5c:	4422      	add	r2, r4
 8000b5e:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8000b62:	711a      	strb	r2, [r3, #4]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8000b64:	6802      	ldr	r2, [r0, #0]
 8000b66:	4422      	add	r2, r4
 8000b68:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8000b6c:	0a12      	lsrs	r2, r2, #8
 8000b6e:	715a      	strb	r2, [r3, #5]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8000b70:	6802      	ldr	r2, [r0, #0]
 8000b72:	4422      	add	r2, r4
 8000b74:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8000b78:	0c12      	lsrs	r2, r2, #16
 8000b7a:	719a      	strb	r2, [r3, #6]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8000b7c:	6802      	ldr	r2, [r0, #0]
 8000b7e:	4414      	add	r4, r2
 8000b80:	f8d4 21bc 	ldr.w	r2, [r4, #444]	; 0x1bc
 8000b84:	0e12      	lsrs	r2, r2, #24
 8000b86:	71da      	strb	r2, [r3, #7]
 8000b88:	6803      	ldr	r3, [r0, #0]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000b8a:	b951      	cbnz	r1, 8000ba2 <HAL_CAN_GetRxMessage+0xda>
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8000b8c:	68da      	ldr	r2, [r3, #12]
 8000b8e:	f042 0220 	orr.w	r2, r2, #32
 8000b92:	60da      	str	r2, [r3, #12]
    return HAL_OK;
 8000b94:	2000      	movs	r0, #0
 8000b96:	bdf0      	pop	{r4, r5, r6, r7, pc}
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8000b98:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 8000b9c:	08ff      	lsrs	r7, r7, #3
 8000b9e:	6057      	str	r7, [r2, #4]
 8000ba0:	e7b2      	b.n	8000b08 <HAL_CAN_GetRxMessage+0x40>
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8000ba2:	691a      	ldr	r2, [r3, #16]
 8000ba4:	f042 0220 	orr.w	r2, r2, #32
 8000ba8:	611a      	str	r2, [r3, #16]
 8000baa:	e7f3      	b.n	8000b94 <HAL_CAN_GetRxMessage+0xcc>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000bac:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000bae:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000bb2:	e797      	b.n	8000ae4 <HAL_CAN_GetRxMessage+0x1c>

08000bb4 <HAL_CAN_ActivateNotification>:
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
  HAL_CAN_StateTypeDef state = hcan->State;
 8000bb4:	f890 3020 	ldrb.w	r3, [r0, #32]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8000bb8:	3b01      	subs	r3, #1
 8000bba:	2b01      	cmp	r3, #1
 8000bbc:	d805      	bhi.n	8000bca <HAL_CAN_ActivateNotification+0x16>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8000bbe:	6802      	ldr	r2, [r0, #0]
 8000bc0:	6953      	ldr	r3, [r2, #20]
 8000bc2:	4319      	orrs	r1, r3
 8000bc4:	6151      	str	r1, [r2, #20]

    /* Return function status */
    return HAL_OK;
 8000bc6:	2000      	movs	r0, #0
 8000bc8:	4770      	bx	lr
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000bca:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000bcc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000bd0:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8000bd2:	2001      	movs	r0, #1
  }
}
 8000bd4:	4770      	bx	lr

08000bd6 <HAL_CAN_TxMailbox0CompleteCallback>:
 8000bd6:	4770      	bx	lr

08000bd8 <HAL_CAN_TxMailbox1CompleteCallback>:
 8000bd8:	4770      	bx	lr

08000bda <HAL_CAN_TxMailbox2CompleteCallback>:
 8000bda:	4770      	bx	lr

08000bdc <HAL_CAN_TxMailbox0AbortCallback>:
 8000bdc:	4770      	bx	lr

08000bde <HAL_CAN_TxMailbox1AbortCallback>:
 8000bde:	4770      	bx	lr

08000be0 <HAL_CAN_TxMailbox2AbortCallback>:
 8000be0:	4770      	bx	lr

08000be2 <HAL_CAN_RxFifo0FullCallback>:
 8000be2:	4770      	bx	lr

08000be4 <HAL_CAN_RxFifo1MsgPendingCallback>:
 8000be4:	4770      	bx	lr

08000be6 <HAL_CAN_RxFifo1FullCallback>:
 8000be6:	4770      	bx	lr

08000be8 <HAL_CAN_SleepCallback>:
 8000be8:	4770      	bx	lr

08000bea <HAL_CAN_WakeUpFromRxMsgCallback>:
 8000bea:	4770      	bx	lr

08000bec <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8000bec:	4770      	bx	lr

08000bee <HAL_CAN_IRQHandler>:
{
 8000bee:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8000bf2:	6803      	ldr	r3, [r0, #0]
 8000bf4:	695e      	ldr	r6, [r3, #20]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8000bf6:	f8d3 9004 	ldr.w	r9, [r3, #4]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8000bfa:	689f      	ldr	r7, [r3, #8]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8000bfc:	f8d3 b00c 	ldr.w	fp, [r3, #12]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8000c00:	f8d3 a010 	ldr.w	sl, [r3, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8000c04:	f8d3 8018 	ldr.w	r8, [r3, #24]
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8000c08:	f016 0401 	ands.w	r4, r6, #1
{
 8000c0c:	4605      	mov	r5, r0
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8000c0e:	d022      	beq.n	8000c56 <HAL_CAN_IRQHandler+0x68>
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8000c10:	f017 0401 	ands.w	r4, r7, #1
 8000c14:	d007      	beq.n	8000c26 <HAL_CAN_IRQHandler+0x38>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8000c16:	2201      	movs	r2, #1
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8000c18:	07b9      	lsls	r1, r7, #30
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8000c1a:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8000c1c:	f140 80a3 	bpl.w	8000d66 <HAL_CAN_IRQHandler+0x178>
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8000c20:	f7ff ffd9 	bl	8000bd6 <HAL_CAN_TxMailbox0CompleteCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8000c24:	2400      	movs	r4, #0
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8000c26:	05fb      	lsls	r3, r7, #23
 8000c28:	d509      	bpl.n	8000c3e <HAL_CAN_IRQHandler+0x50>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8000c2a:	682b      	ldr	r3, [r5, #0]
 8000c2c:	f44f 7280 	mov.w	r2, #256	; 0x100
      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8000c30:	05b8      	lsls	r0, r7, #22
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8000c32:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8000c34:	f140 80a5 	bpl.w	8000d82 <HAL_CAN_IRQHandler+0x194>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8000c38:	4628      	mov	r0, r5
 8000c3a:	f7ff ffcd 	bl	8000bd8 <HAL_CAN_TxMailbox1CompleteCallback>
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8000c3e:	03fb      	lsls	r3, r7, #15
 8000c40:	d509      	bpl.n	8000c56 <HAL_CAN_IRQHandler+0x68>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8000c42:	682b      	ldr	r3, [r5, #0]
 8000c44:	f44f 3280 	mov.w	r2, #65536	; 0x10000
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8000c48:	03b8      	lsls	r0, r7, #14
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8000c4a:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8000c4c:	f140 80a7 	bpl.w	8000d9e <HAL_CAN_IRQHandler+0x1b0>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8000c50:	4628      	mov	r0, r5
 8000c52:	f7ff ffc2 	bl	8000bda <HAL_CAN_TxMailbox2CompleteCallback>
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8000c56:	0733      	lsls	r3, r6, #28
 8000c58:	d507      	bpl.n	8000c6a <HAL_CAN_IRQHandler+0x7c>
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8000c5a:	f01b 0f10 	tst.w	fp, #16
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8000c5e:	bf1f      	itttt	ne
 8000c60:	682b      	ldrne	r3, [r5, #0]
 8000c62:	2210      	movne	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8000c64:	f444 7400 	orrne.w	r4, r4, #512	; 0x200
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8000c68:	60da      	strne	r2, [r3, #12]
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8000c6a:	0777      	lsls	r7, r6, #29
 8000c6c:	d508      	bpl.n	8000c80 <HAL_CAN_IRQHandler+0x92>
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8000c6e:	f01b 0f08 	tst.w	fp, #8
 8000c72:	d005      	beq.n	8000c80 <HAL_CAN_IRQHandler+0x92>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8000c74:	682b      	ldr	r3, [r5, #0]
 8000c76:	2208      	movs	r2, #8
 8000c78:	60da      	str	r2, [r3, #12]
      HAL_CAN_RxFifo0FullCallback(hcan);
 8000c7a:	4628      	mov	r0, r5
 8000c7c:	f7ff ffb1 	bl	8000be2 <HAL_CAN_RxFifo0FullCallback>
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8000c80:	07b0      	lsls	r0, r6, #30
 8000c82:	d506      	bpl.n	8000c92 <HAL_CAN_IRQHandler+0xa4>
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8000c84:	682b      	ldr	r3, [r5, #0]
 8000c86:	68db      	ldr	r3, [r3, #12]
 8000c88:	0799      	lsls	r1, r3, #30
 8000c8a:	d002      	beq.n	8000c92 <HAL_CAN_IRQHandler+0xa4>
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8000c8c:	4628      	mov	r0, r5
 8000c8e:	f7ff fc41 	bl	8000514 <HAL_CAN_RxFifo0MsgPendingCallback>
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8000c92:	0672      	lsls	r2, r6, #25
 8000c94:	d507      	bpl.n	8000ca6 <HAL_CAN_IRQHandler+0xb8>
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8000c96:	f01a 0f10 	tst.w	sl, #16
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8000c9a:	bf1f      	itttt	ne
 8000c9c:	682b      	ldrne	r3, [r5, #0]
 8000c9e:	2210      	movne	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8000ca0:	f444 6480 	orrne.w	r4, r4, #1024	; 0x400
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8000ca4:	611a      	strne	r2, [r3, #16]
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8000ca6:	06b3      	lsls	r3, r6, #26
 8000ca8:	d508      	bpl.n	8000cbc <HAL_CAN_IRQHandler+0xce>
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8000caa:	f01a 0f08 	tst.w	sl, #8
 8000cae:	d005      	beq.n	8000cbc <HAL_CAN_IRQHandler+0xce>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8000cb0:	682b      	ldr	r3, [r5, #0]
 8000cb2:	2208      	movs	r2, #8
 8000cb4:	611a      	str	r2, [r3, #16]
      HAL_CAN_RxFifo1FullCallback(hcan);
 8000cb6:	4628      	mov	r0, r5
 8000cb8:	f7ff ff95 	bl	8000be6 <HAL_CAN_RxFifo1FullCallback>
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8000cbc:	06f7      	lsls	r7, r6, #27
 8000cbe:	d506      	bpl.n	8000cce <HAL_CAN_IRQHandler+0xe0>
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8000cc0:	682b      	ldr	r3, [r5, #0]
 8000cc2:	691b      	ldr	r3, [r3, #16]
 8000cc4:	0798      	lsls	r0, r3, #30
 8000cc6:	d002      	beq.n	8000cce <HAL_CAN_IRQHandler+0xe0>
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8000cc8:	4628      	mov	r0, r5
 8000cca:	f7ff ff8b 	bl	8000be4 <HAL_CAN_RxFifo1MsgPendingCallback>
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8000cce:	03b1      	lsls	r1, r6, #14
 8000cd0:	d508      	bpl.n	8000ce4 <HAL_CAN_IRQHandler+0xf6>
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8000cd2:	f019 0f10 	tst.w	r9, #16
 8000cd6:	d005      	beq.n	8000ce4 <HAL_CAN_IRQHandler+0xf6>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8000cd8:	682b      	ldr	r3, [r5, #0]
 8000cda:	2210      	movs	r2, #16
 8000cdc:	605a      	str	r2, [r3, #4]
      HAL_CAN_SleepCallback(hcan);
 8000cde:	4628      	mov	r0, r5
 8000ce0:	f7ff ff82 	bl	8000be8 <HAL_CAN_SleepCallback>
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8000ce4:	03f2      	lsls	r2, r6, #15
 8000ce6:	d508      	bpl.n	8000cfa <HAL_CAN_IRQHandler+0x10c>
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8000ce8:	f019 0f08 	tst.w	r9, #8
 8000cec:	d005      	beq.n	8000cfa <HAL_CAN_IRQHandler+0x10c>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8000cee:	682b      	ldr	r3, [r5, #0]
 8000cf0:	2208      	movs	r2, #8
 8000cf2:	605a      	str	r2, [r3, #4]
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8000cf4:	4628      	mov	r0, r5
 8000cf6:	f7ff ff78 	bl	8000bea <HAL_CAN_WakeUpFromRxMsgCallback>
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8000cfa:	0433      	lsls	r3, r6, #16
 8000cfc:	d52a      	bpl.n	8000d54 <HAL_CAN_IRQHandler+0x166>
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8000cfe:	f019 0f04 	tst.w	r9, #4
 8000d02:	682a      	ldr	r2, [r5, #0]
 8000d04:	d024      	beq.n	8000d50 <HAL_CAN_IRQHandler+0x162>
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8000d06:	05f7      	lsls	r7, r6, #23
 8000d08:	d504      	bpl.n	8000d14 <HAL_CAN_IRQHandler+0x126>
 8000d0a:	f018 0f01 	tst.w	r8, #1
        errorcode |= HAL_CAN_ERROR_EWG;
 8000d0e:	bf18      	it	ne
 8000d10:	f044 0401 	orrne.w	r4, r4, #1
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8000d14:	05b0      	lsls	r0, r6, #22
 8000d16:	d504      	bpl.n	8000d22 <HAL_CAN_IRQHandler+0x134>
 8000d18:	f018 0f02 	tst.w	r8, #2
        errorcode |= HAL_CAN_ERROR_EPV;
 8000d1c:	bf18      	it	ne
 8000d1e:	f044 0402 	orrne.w	r4, r4, #2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8000d22:	0571      	lsls	r1, r6, #21
 8000d24:	d504      	bpl.n	8000d30 <HAL_CAN_IRQHandler+0x142>
 8000d26:	f018 0f04 	tst.w	r8, #4
        errorcode |= HAL_CAN_ERROR_BOF;
 8000d2a:	bf18      	it	ne
 8000d2c:	f044 0404 	orrne.w	r4, r4, #4
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8000d30:	0533      	lsls	r3, r6, #20
 8000d32:	d50d      	bpl.n	8000d50 <HAL_CAN_IRQHandler+0x162>
 8000d34:	f018 0370 	ands.w	r3, r8, #112	; 0x70
 8000d38:	d00a      	beq.n	8000d50 <HAL_CAN_IRQHandler+0x162>
        switch (esrflags & CAN_ESR_LEC)
 8000d3a:	2b30      	cmp	r3, #48	; 0x30
 8000d3c:	d04c      	beq.n	8000dd8 <HAL_CAN_IRQHandler+0x1ea>
 8000d3e:	d83c      	bhi.n	8000dba <HAL_CAN_IRQHandler+0x1cc>
 8000d40:	2b10      	cmp	r3, #16
 8000d42:	d043      	beq.n	8000dcc <HAL_CAN_IRQHandler+0x1de>
 8000d44:	2b20      	cmp	r3, #32
 8000d46:	d044      	beq.n	8000dd2 <HAL_CAN_IRQHandler+0x1e4>
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8000d48:	6993      	ldr	r3, [r2, #24]
 8000d4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000d4e:	6193      	str	r3, [r2, #24]
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8000d50:	2304      	movs	r3, #4
 8000d52:	6053      	str	r3, [r2, #4]
  if (errorcode != HAL_CAN_ERROR_NONE)
 8000d54:	b12c      	cbz	r4, 8000d62 <HAL_CAN_IRQHandler+0x174>
    hcan->ErrorCode |= errorcode;
 8000d56:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8000d58:	431c      	orrs	r4, r3
 8000d5a:	626c      	str	r4, [r5, #36]	; 0x24
    HAL_CAN_ErrorCallback(hcan);
 8000d5c:	4628      	mov	r0, r5
 8000d5e:	f7ff ff45 	bl	8000bec <HAL_CAN_ErrorCallback>
 8000d62:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8000d66:	077a      	lsls	r2, r7, #29
 8000d68:	d405      	bmi.n	8000d76 <HAL_CAN_IRQHandler+0x188>
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8000d6a:	f017 0408 	ands.w	r4, r7, #8
 8000d6e:	d105      	bne.n	8000d7c <HAL_CAN_IRQHandler+0x18e>
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8000d70:	f7ff ff34 	bl	8000bdc <HAL_CAN_TxMailbox0AbortCallback>
 8000d74:	e757      	b.n	8000c26 <HAL_CAN_IRQHandler+0x38>
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8000d76:	f44f 6400 	mov.w	r4, #2048	; 0x800
 8000d7a:	e754      	b.n	8000c26 <HAL_CAN_IRQHandler+0x38>
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8000d7c:	f44f 5480 	mov.w	r4, #4096	; 0x1000
 8000d80:	e751      	b.n	8000c26 <HAL_CAN_IRQHandler+0x38>
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8000d82:	0579      	lsls	r1, r7, #21
 8000d84:	d502      	bpl.n	8000d8c <HAL_CAN_IRQHandler+0x19e>
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8000d86:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
 8000d8a:	e758      	b.n	8000c3e <HAL_CAN_IRQHandler+0x50>
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8000d8c:	053a      	lsls	r2, r7, #20
 8000d8e:	d502      	bpl.n	8000d96 <HAL_CAN_IRQHandler+0x1a8>
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8000d90:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 8000d94:	e753      	b.n	8000c3e <HAL_CAN_IRQHandler+0x50>
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8000d96:	4628      	mov	r0, r5
 8000d98:	f7ff ff21 	bl	8000bde <HAL_CAN_TxMailbox1AbortCallback>
 8000d9c:	e74f      	b.n	8000c3e <HAL_CAN_IRQHandler+0x50>
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8000d9e:	0379      	lsls	r1, r7, #13
 8000da0:	d502      	bpl.n	8000da8 <HAL_CAN_IRQHandler+0x1ba>
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8000da2:	f444 4400 	orr.w	r4, r4, #32768	; 0x8000
 8000da6:	e756      	b.n	8000c56 <HAL_CAN_IRQHandler+0x68>
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8000da8:	033a      	lsls	r2, r7, #12
 8000daa:	d502      	bpl.n	8000db2 <HAL_CAN_IRQHandler+0x1c4>
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8000dac:	f444 3480 	orr.w	r4, r4, #65536	; 0x10000
 8000db0:	e751      	b.n	8000c56 <HAL_CAN_IRQHandler+0x68>
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8000db2:	4628      	mov	r0, r5
 8000db4:	f7ff ff14 	bl	8000be0 <HAL_CAN_TxMailbox2AbortCallback>
 8000db8:	e74d      	b.n	8000c56 <HAL_CAN_IRQHandler+0x68>
        switch (esrflags & CAN_ESR_LEC)
 8000dba:	2b50      	cmp	r3, #80	; 0x50
 8000dbc:	d00f      	beq.n	8000dde <HAL_CAN_IRQHandler+0x1f0>
 8000dbe:	2b60      	cmp	r3, #96	; 0x60
 8000dc0:	d010      	beq.n	8000de4 <HAL_CAN_IRQHandler+0x1f6>
 8000dc2:	2b40      	cmp	r3, #64	; 0x40
 8000dc4:	d1c0      	bne.n	8000d48 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_BR;
 8000dc6:	f044 0440 	orr.w	r4, r4, #64	; 0x40
            break;
 8000dca:	e7bd      	b.n	8000d48 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_STF;
 8000dcc:	f044 0408 	orr.w	r4, r4, #8
            break;
 8000dd0:	e7ba      	b.n	8000d48 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_FOR;
 8000dd2:	f044 0410 	orr.w	r4, r4, #16
            break;
 8000dd6:	e7b7      	b.n	8000d48 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_ACK;
 8000dd8:	f044 0420 	orr.w	r4, r4, #32
            break;
 8000ddc:	e7b4      	b.n	8000d48 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_BD;
 8000dde:	f044 0480 	orr.w	r4, r4, #128	; 0x80
            break;
 8000de2:	e7b1      	b.n	8000d48 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_CRC;
 8000de4:	f444 7480 	orr.w	r4, r4, #256	; 0x100
            break;
 8000de8:	e7ae      	b.n	8000d48 <HAL_CAN_IRQHandler+0x15a>
	...

08000dec <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000dec:	4a07      	ldr	r2, [pc, #28]	; (8000e0c <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000dee:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000df0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000df4:	041b      	lsls	r3, r3, #16
 8000df6:	0c1b      	lsrs	r3, r3, #16
 8000df8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000dfc:	0200      	lsls	r0, r0, #8
 8000dfe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e02:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000e06:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000e08:	60d3      	str	r3, [r2, #12]
 8000e0a:	4770      	bx	lr
 8000e0c:	e000ed00 	.word	0xe000ed00

08000e10 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e10:	4b17      	ldr	r3, [pc, #92]	; (8000e70 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e12:	b530      	push	{r4, r5, lr}
 8000e14:	68dc      	ldr	r4, [r3, #12]
 8000e16:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e1a:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e1e:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e20:	2b04      	cmp	r3, #4
 8000e22:	bf28      	it	cs
 8000e24:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e26:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e28:	f04f 0501 	mov.w	r5, #1
 8000e2c:	fa05 f303 	lsl.w	r3, r5, r3
 8000e30:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e34:	bf8c      	ite	hi
 8000e36:	3c03      	subhi	r4, #3
 8000e38:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e3a:	4019      	ands	r1, r3
 8000e3c:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e3e:	fa05 f404 	lsl.w	r4, r5, r4
 8000e42:	3c01      	subs	r4, #1
 8000e44:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 8000e46:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e48:	ea42 0201 	orr.w	r2, r2, r1
 8000e4c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e50:	bfad      	iteet	ge
 8000e52:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e56:	f000 000f 	andlt.w	r0, r0, #15
 8000e5a:	4b06      	ldrlt	r3, [pc, #24]	; (8000e74 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e5c:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e60:	bfb5      	itete	lt
 8000e62:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e64:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e66:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e68:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000e6c:	bd30      	pop	{r4, r5, pc}
 8000e6e:	bf00      	nop
 8000e70:	e000ed00 	.word	0xe000ed00
 8000e74:	e000ed14 	.word	0xe000ed14

08000e78 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000e78:	2800      	cmp	r0, #0
 8000e7a:	db08      	blt.n	8000e8e <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e7c:	0942      	lsrs	r2, r0, #5
 8000e7e:	2301      	movs	r3, #1
 8000e80:	f000 001f 	and.w	r0, r0, #31
 8000e84:	fa03 f000 	lsl.w	r0, r3, r0
 8000e88:	4b01      	ldr	r3, [pc, #4]	; (8000e90 <HAL_NVIC_EnableIRQ+0x18>)
 8000e8a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000e8e:	4770      	bx	lr
 8000e90:	e000e100 	.word	0xe000e100

08000e94 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e94:	3801      	subs	r0, #1
 8000e96:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000e9a:	d20a      	bcs.n	8000eb2 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e9c:	4b06      	ldr	r3, [pc, #24]	; (8000eb8 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e9e:	4a07      	ldr	r2, [pc, #28]	; (8000ebc <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ea0:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ea2:	21f0      	movs	r1, #240	; 0xf0
 8000ea4:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ea8:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000eaa:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000eac:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000eae:	601a      	str	r2, [r3, #0]
 8000eb0:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000eb2:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop
 8000eb8:	e000e010 	.word	0xe000e010
 8000ebc:	e000ed00 	.word	0xe000ed00

08000ec0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000ec4:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ec6:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ec8:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8001078 <HAL_GPIO_Init+0x1b8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000ecc:	4a68      	ldr	r2, [pc, #416]	; (8001070 <HAL_GPIO_Init+0x1b0>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000ece:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 800107c <HAL_GPIO_Init+0x1bc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ed2:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000ed4:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 8000ed6:	2401      	movs	r4, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ed8:	9d01      	ldr	r5, [sp, #4]
    ioposition = 0x01U << position;
 8000eda:	409c      	lsls	r4, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000edc:	4025      	ands	r5, r4
    if(iocurrent == ioposition)
 8000ede:	42ac      	cmp	r4, r5
 8000ee0:	f040 80b0 	bne.w	8001044 <HAL_GPIO_Init+0x184>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000ee4:	684c      	ldr	r4, [r1, #4]
 8000ee6:	f024 0c10 	bic.w	ip, r4, #16
 8000eea:	f10c 36ff 	add.w	r6, ip, #4294967295
 8000eee:	2e01      	cmp	r6, #1
 8000ef0:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8000ef4:	d812      	bhi.n	8000f1c <HAL_GPIO_Init+0x5c>
        temp = GPIOx->OSPEEDR; 
 8000ef6:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000ef8:	2603      	movs	r6, #3
 8000efa:	fa06 f60e 	lsl.w	r6, r6, lr
 8000efe:	ea27 0706 	bic.w	r7, r7, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f02:	68ce      	ldr	r6, [r1, #12]
 8000f04:	fa06 f60e 	lsl.w	r6, r6, lr
 8000f08:	433e      	orrs	r6, r7
        GPIOx->OSPEEDR = temp;
 8000f0a:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8000f0c:	6847      	ldr	r7, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000f0e:	f3c4 1600 	ubfx	r6, r4, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f12:	ea27 0705 	bic.w	r7, r7, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000f16:	409e      	lsls	r6, r3
 8000f18:	433e      	orrs	r6, r7
        GPIOx->OTYPER = temp;
 8000f1a:	6046      	str	r6, [r0, #4]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000f1c:	2603      	movs	r6, #3
      temp = GPIOx->PUPDR;
 8000f1e:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000f20:	fa06 f60e 	lsl.w	r6, r6, lr
 8000f24:	43f6      	mvns	r6, r6
 8000f26:	ea07 0a06 	and.w	sl, r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f2a:	688f      	ldr	r7, [r1, #8]
 8000f2c:	fa07 f70e 	lsl.w	r7, r7, lr
 8000f30:	ea47 070a 	orr.w	r7, r7, sl
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f34:	f1bc 0f02 	cmp.w	ip, #2
      GPIOx->PUPDR = temp;
 8000f38:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f3a:	d116      	bne.n	8000f6a <HAL_GPIO_Init+0xaa>
        temp = GPIOx->AFR[position >> 3U];
 8000f3c:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8000f40:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f44:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8000f48:	f8da 7020 	ldr.w	r7, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f4c:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8000f50:	f04f 0c0f 	mov.w	ip, #15
 8000f54:	fa0c fc0b 	lsl.w	ip, ip, fp
 8000f58:	ea27 0c0c 	bic.w	ip, r7, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f5c:	690f      	ldr	r7, [r1, #16]
 8000f5e:	fa07 f70b 	lsl.w	r7, r7, fp
 8000f62:	ea47 070c 	orr.w	r7, r7, ip
        GPIOx->AFR[position >> 3U] = temp;
 8000f66:	f8ca 7020 	str.w	r7, [sl, #32]
      temp = GPIOx->MODER;
 8000f6a:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f6c:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f6e:	f004 0703 	and.w	r7, r4, #3
 8000f72:	fa07 fe0e 	lsl.w	lr, r7, lr
 8000f76:	ea4e 0606 	orr.w	r6, lr, r6
      GPIOx->MODER = temp;
 8000f7a:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000f7c:	00e6      	lsls	r6, r4, #3
 8000f7e:	d561      	bpl.n	8001044 <HAL_GPIO_Init+0x184>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f80:	f04f 0b00 	mov.w	fp, #0
 8000f84:	f8cd b00c 	str.w	fp, [sp, #12]
 8000f88:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f8c:	4e39      	ldr	r6, [pc, #228]	; (8001074 <HAL_GPIO_Init+0x1b4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f8e:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 8000f92:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 8000f96:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 8000f9a:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8000f9e:	9703      	str	r7, [sp, #12]
 8000fa0:	9f03      	ldr	r7, [sp, #12]
 8000fa2:	f023 0703 	bic.w	r7, r3, #3
 8000fa6:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8000faa:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000fae:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8000fb2:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000fb6:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8000fba:	f04f 0e0f 	mov.w	lr, #15
 8000fbe:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000fc2:	42b0      	cmp	r0, r6
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000fc4:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000fc8:	d043      	beq.n	8001052 <HAL_GPIO_Init+0x192>
 8000fca:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000fce:	42b0      	cmp	r0, r6
 8000fd0:	d041      	beq.n	8001056 <HAL_GPIO_Init+0x196>
 8000fd2:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000fd6:	42b0      	cmp	r0, r6
 8000fd8:	d03f      	beq.n	800105a <HAL_GPIO_Init+0x19a>
 8000fda:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000fde:	42b0      	cmp	r0, r6
 8000fe0:	d03d      	beq.n	800105e <HAL_GPIO_Init+0x19e>
 8000fe2:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000fe6:	42b0      	cmp	r0, r6
 8000fe8:	d03b      	beq.n	8001062 <HAL_GPIO_Init+0x1a2>
 8000fea:	4548      	cmp	r0, r9
 8000fec:	d03b      	beq.n	8001066 <HAL_GPIO_Init+0x1a6>
 8000fee:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8000ff2:	42b0      	cmp	r0, r6
 8000ff4:	d039      	beq.n	800106a <HAL_GPIO_Init+0x1aa>
 8000ff6:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000ffa:	42b0      	cmp	r0, r6
 8000ffc:	bf14      	ite	ne
 8000ffe:	2608      	movne	r6, #8
 8001000:	2607      	moveq	r6, #7
 8001002:	fa06 f60c 	lsl.w	r6, r6, ip
 8001006:	ea46 060e 	orr.w	r6, r6, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 800100a:	60be      	str	r6, [r7, #8]
        temp = EXTI->IMR;
 800100c:	6816      	ldr	r6, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 800100e:	43ef      	mvns	r7, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001010:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8001014:	bf0c      	ite	eq
 8001016:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 8001018:	432e      	orrne	r6, r5
        }
        EXTI->IMR = temp;
 800101a:	6016      	str	r6, [r2, #0]

        temp = EXTI->EMR;
 800101c:	6856      	ldr	r6, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800101e:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8001022:	bf0c      	ite	eq
 8001024:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 8001026:	432e      	orrne	r6, r5
        }
        EXTI->EMR = temp;
 8001028:	6056      	str	r6, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800102a:	6896      	ldr	r6, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800102c:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8001030:	bf0c      	ite	eq
 8001032:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 8001034:	432e      	orrne	r6, r5
        }
        EXTI->RTSR = temp;
 8001036:	6096      	str	r6, [r2, #8]

        temp = EXTI->FTSR;
 8001038:	68d6      	ldr	r6, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800103a:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 800103c:	bf54      	ite	pl
 800103e:	403e      	andpl	r6, r7
        {
          temp |= iocurrent;
 8001040:	432e      	orrmi	r6, r5
        }
        EXTI->FTSR = temp;
 8001042:	60d6      	str	r6, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001044:	3301      	adds	r3, #1
 8001046:	2b10      	cmp	r3, #16
 8001048:	f47f af45 	bne.w	8000ed6 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 800104c:	b005      	add	sp, #20
 800104e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001052:	465e      	mov	r6, fp
 8001054:	e7d5      	b.n	8001002 <HAL_GPIO_Init+0x142>
 8001056:	2601      	movs	r6, #1
 8001058:	e7d3      	b.n	8001002 <HAL_GPIO_Init+0x142>
 800105a:	2602      	movs	r6, #2
 800105c:	e7d1      	b.n	8001002 <HAL_GPIO_Init+0x142>
 800105e:	2603      	movs	r6, #3
 8001060:	e7cf      	b.n	8001002 <HAL_GPIO_Init+0x142>
 8001062:	2604      	movs	r6, #4
 8001064:	e7cd      	b.n	8001002 <HAL_GPIO_Init+0x142>
 8001066:	2605      	movs	r6, #5
 8001068:	e7cb      	b.n	8001002 <HAL_GPIO_Init+0x142>
 800106a:	2606      	movs	r6, #6
 800106c:	e7c9      	b.n	8001002 <HAL_GPIO_Init+0x142>
 800106e:	bf00      	nop
 8001070:	40013c00 	.word	0x40013c00
 8001074:	40020000 	.word	0x40020000
 8001078:	40023800 	.word	0x40023800
 800107c:	40021400 	.word	0x40021400

08001080 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001080:	6903      	ldr	r3, [r0, #16]
 8001082:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8001084:	bf14      	ite	ne
 8001086:	2001      	movne	r0, #1
 8001088:	2000      	moveq	r0, #0
 800108a:	4770      	bx	lr

0800108c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800108c:	b10a      	cbz	r2, 8001092 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800108e:	6181      	str	r1, [r0, #24]
 8001090:	4770      	bx	lr
 8001092:	0409      	lsls	r1, r1, #16
 8001094:	e7fb      	b.n	800108e <HAL_GPIO_WritePin+0x2>
	...

08001098 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001098:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800109c:	4604      	mov	r4, r0
 800109e:	b908      	cbnz	r0, 80010a4 <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 80010a0:	2001      	movs	r0, #1
 80010a2:	e03f      	b.n	8001124 <HAL_RCC_OscConfig+0x8c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010a4:	6803      	ldr	r3, [r0, #0]
 80010a6:	07dd      	lsls	r5, r3, #31
 80010a8:	d410      	bmi.n	80010cc <HAL_RCC_OscConfig+0x34>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80010aa:	6823      	ldr	r3, [r4, #0]
 80010ac:	0798      	lsls	r0, r3, #30
 80010ae:	d45a      	bmi.n	8001166 <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80010b0:	6823      	ldr	r3, [r4, #0]
 80010b2:	071a      	lsls	r2, r3, #28
 80010b4:	f100 809c 	bmi.w	80011f0 <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80010b8:	6823      	ldr	r3, [r4, #0]
 80010ba:	075b      	lsls	r3, r3, #29
 80010bc:	f100 80ba 	bmi.w	8001234 <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80010c0:	69a0      	ldr	r0, [r4, #24]
 80010c2:	2800      	cmp	r0, #0
 80010c4:	f040 811b 	bne.w	80012fe <HAL_RCC_OscConfig+0x266>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 80010c8:	2000      	movs	r0, #0
 80010ca:	e02b      	b.n	8001124 <HAL_RCC_OscConfig+0x8c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80010cc:	4ba4      	ldr	r3, [pc, #656]	; (8001360 <HAL_RCC_OscConfig+0x2c8>)
 80010ce:	689a      	ldr	r2, [r3, #8]
 80010d0:	f002 020c 	and.w	r2, r2, #12
 80010d4:	2a04      	cmp	r2, #4
 80010d6:	d007      	beq.n	80010e8 <HAL_RCC_OscConfig+0x50>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80010d8:	689a      	ldr	r2, [r3, #8]
 80010da:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80010de:	2a08      	cmp	r2, #8
 80010e0:	d10a      	bne.n	80010f8 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80010e2:	685b      	ldr	r3, [r3, #4]
 80010e4:	0259      	lsls	r1, r3, #9
 80010e6:	d507      	bpl.n	80010f8 <HAL_RCC_OscConfig+0x60>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010e8:	4b9d      	ldr	r3, [pc, #628]	; (8001360 <HAL_RCC_OscConfig+0x2c8>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	039a      	lsls	r2, r3, #14
 80010ee:	d5dc      	bpl.n	80010aa <HAL_RCC_OscConfig+0x12>
 80010f0:	6863      	ldr	r3, [r4, #4]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d1d9      	bne.n	80010aa <HAL_RCC_OscConfig+0x12>
 80010f6:	e7d3      	b.n	80010a0 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010f8:	6863      	ldr	r3, [r4, #4]
 80010fa:	4d99      	ldr	r5, [pc, #612]	; (8001360 <HAL_RCC_OscConfig+0x2c8>)
 80010fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001100:	d113      	bne.n	800112a <HAL_RCC_OscConfig+0x92>
 8001102:	682b      	ldr	r3, [r5, #0]
 8001104:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001108:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800110a:	f7ff fb5b 	bl	80007c4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800110e:	4d94      	ldr	r5, [pc, #592]	; (8001360 <HAL_RCC_OscConfig+0x2c8>)
        tickstart = HAL_GetTick();
 8001110:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001112:	682b      	ldr	r3, [r5, #0]
 8001114:	039b      	lsls	r3, r3, #14
 8001116:	d4c8      	bmi.n	80010aa <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001118:	f7ff fb54 	bl	80007c4 <HAL_GetTick>
 800111c:	1b80      	subs	r0, r0, r6
 800111e:	2864      	cmp	r0, #100	; 0x64
 8001120:	d9f7      	bls.n	8001112 <HAL_RCC_OscConfig+0x7a>
            return HAL_TIMEOUT;
 8001122:	2003      	movs	r0, #3
}
 8001124:	b002      	add	sp, #8
 8001126:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800112a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800112e:	d104      	bne.n	800113a <HAL_RCC_OscConfig+0xa2>
 8001130:	682b      	ldr	r3, [r5, #0]
 8001132:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001136:	602b      	str	r3, [r5, #0]
 8001138:	e7e3      	b.n	8001102 <HAL_RCC_OscConfig+0x6a>
 800113a:	682a      	ldr	r2, [r5, #0]
 800113c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001140:	602a      	str	r2, [r5, #0]
 8001142:	682a      	ldr	r2, [r5, #0]
 8001144:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001148:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800114a:	2b00      	cmp	r3, #0
 800114c:	d1dd      	bne.n	800110a <HAL_RCC_OscConfig+0x72>
        tickstart = HAL_GetTick();
 800114e:	f7ff fb39 	bl	80007c4 <HAL_GetTick>
 8001152:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001154:	682b      	ldr	r3, [r5, #0]
 8001156:	039f      	lsls	r7, r3, #14
 8001158:	d5a7      	bpl.n	80010aa <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800115a:	f7ff fb33 	bl	80007c4 <HAL_GetTick>
 800115e:	1b80      	subs	r0, r0, r6
 8001160:	2864      	cmp	r0, #100	; 0x64
 8001162:	d9f7      	bls.n	8001154 <HAL_RCC_OscConfig+0xbc>
 8001164:	e7dd      	b.n	8001122 <HAL_RCC_OscConfig+0x8a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001166:	4b7e      	ldr	r3, [pc, #504]	; (8001360 <HAL_RCC_OscConfig+0x2c8>)
 8001168:	689a      	ldr	r2, [r3, #8]
 800116a:	f012 0f0c 	tst.w	r2, #12
 800116e:	d007      	beq.n	8001180 <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001170:	689a      	ldr	r2, [r3, #8]
 8001172:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001176:	2a08      	cmp	r2, #8
 8001178:	d111      	bne.n	800119e <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	025e      	lsls	r6, r3, #9
 800117e:	d40e      	bmi.n	800119e <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001180:	4b77      	ldr	r3, [pc, #476]	; (8001360 <HAL_RCC_OscConfig+0x2c8>)
 8001182:	681a      	ldr	r2, [r3, #0]
 8001184:	0795      	lsls	r5, r2, #30
 8001186:	d502      	bpl.n	800118e <HAL_RCC_OscConfig+0xf6>
 8001188:	68e2      	ldr	r2, [r4, #12]
 800118a:	2a01      	cmp	r2, #1
 800118c:	d188      	bne.n	80010a0 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800118e:	681a      	ldr	r2, [r3, #0]
 8001190:	6921      	ldr	r1, [r4, #16]
 8001192:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8001196:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 800119a:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800119c:	e788      	b.n	80010b0 <HAL_RCC_OscConfig+0x18>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800119e:	68e2      	ldr	r2, [r4, #12]
 80011a0:	4b70      	ldr	r3, [pc, #448]	; (8001364 <HAL_RCC_OscConfig+0x2cc>)
 80011a2:	b1b2      	cbz	r2, 80011d2 <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 80011a4:	2201      	movs	r2, #1
 80011a6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80011a8:	f7ff fb0c 	bl	80007c4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011ac:	4d6c      	ldr	r5, [pc, #432]	; (8001360 <HAL_RCC_OscConfig+0x2c8>)
        tickstart = HAL_GetTick();
 80011ae:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011b0:	682b      	ldr	r3, [r5, #0]
 80011b2:	0798      	lsls	r0, r3, #30
 80011b4:	d507      	bpl.n	80011c6 <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011b6:	682b      	ldr	r3, [r5, #0]
 80011b8:	6922      	ldr	r2, [r4, #16]
 80011ba:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80011be:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80011c2:	602b      	str	r3, [r5, #0]
 80011c4:	e774      	b.n	80010b0 <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80011c6:	f7ff fafd 	bl	80007c4 <HAL_GetTick>
 80011ca:	1b80      	subs	r0, r0, r6
 80011cc:	2802      	cmp	r0, #2
 80011ce:	d9ef      	bls.n	80011b0 <HAL_RCC_OscConfig+0x118>
 80011d0:	e7a7      	b.n	8001122 <HAL_RCC_OscConfig+0x8a>
        __HAL_RCC_HSI_DISABLE();
 80011d2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80011d4:	f7ff faf6 	bl	80007c4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011d8:	4d61      	ldr	r5, [pc, #388]	; (8001360 <HAL_RCC_OscConfig+0x2c8>)
        tickstart = HAL_GetTick();
 80011da:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011dc:	682b      	ldr	r3, [r5, #0]
 80011de:	0799      	lsls	r1, r3, #30
 80011e0:	f57f af66 	bpl.w	80010b0 <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80011e4:	f7ff faee 	bl	80007c4 <HAL_GetTick>
 80011e8:	1b80      	subs	r0, r0, r6
 80011ea:	2802      	cmp	r0, #2
 80011ec:	d9f6      	bls.n	80011dc <HAL_RCC_OscConfig+0x144>
 80011ee:	e798      	b.n	8001122 <HAL_RCC_OscConfig+0x8a>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80011f0:	6962      	ldr	r2, [r4, #20]
 80011f2:	4b5d      	ldr	r3, [pc, #372]	; (8001368 <HAL_RCC_OscConfig+0x2d0>)
 80011f4:	b17a      	cbz	r2, 8001216 <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 80011f6:	2201      	movs	r2, #1
 80011f8:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80011fa:	f7ff fae3 	bl	80007c4 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011fe:	4d58      	ldr	r5, [pc, #352]	; (8001360 <HAL_RCC_OscConfig+0x2c8>)
      tickstart = HAL_GetTick();
 8001200:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001202:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001204:	079f      	lsls	r7, r3, #30
 8001206:	f53f af57 	bmi.w	80010b8 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800120a:	f7ff fadb 	bl	80007c4 <HAL_GetTick>
 800120e:	1b80      	subs	r0, r0, r6
 8001210:	2802      	cmp	r0, #2
 8001212:	d9f6      	bls.n	8001202 <HAL_RCC_OscConfig+0x16a>
 8001214:	e785      	b.n	8001122 <HAL_RCC_OscConfig+0x8a>
      __HAL_RCC_LSI_DISABLE();
 8001216:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001218:	f7ff fad4 	bl	80007c4 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800121c:	4d50      	ldr	r5, [pc, #320]	; (8001360 <HAL_RCC_OscConfig+0x2c8>)
      tickstart = HAL_GetTick();
 800121e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001220:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001222:	0798      	lsls	r0, r3, #30
 8001224:	f57f af48 	bpl.w	80010b8 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001228:	f7ff facc 	bl	80007c4 <HAL_GetTick>
 800122c:	1b80      	subs	r0, r0, r6
 800122e:	2802      	cmp	r0, #2
 8001230:	d9f6      	bls.n	8001220 <HAL_RCC_OscConfig+0x188>
 8001232:	e776      	b.n	8001122 <HAL_RCC_OscConfig+0x8a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001234:	4b4a      	ldr	r3, [pc, #296]	; (8001360 <HAL_RCC_OscConfig+0x2c8>)
 8001236:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001238:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 800123c:	d128      	bne.n	8001290 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 800123e:	9201      	str	r2, [sp, #4]
 8001240:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001242:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001246:	641a      	str	r2, [r3, #64]	; 0x40
 8001248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800124a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800124e:	9301      	str	r3, [sp, #4]
 8001250:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001252:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001254:	4d45      	ldr	r5, [pc, #276]	; (800136c <HAL_RCC_OscConfig+0x2d4>)
 8001256:	682b      	ldr	r3, [r5, #0]
 8001258:	05d9      	lsls	r1, r3, #23
 800125a:	d51b      	bpl.n	8001294 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800125c:	68a3      	ldr	r3, [r4, #8]
 800125e:	4d40      	ldr	r5, [pc, #256]	; (8001360 <HAL_RCC_OscConfig+0x2c8>)
 8001260:	2b01      	cmp	r3, #1
 8001262:	d127      	bne.n	80012b4 <HAL_RCC_OscConfig+0x21c>
 8001264:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001266:	f043 0301 	orr.w	r3, r3, #1
 800126a:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 800126c:	f7ff faaa 	bl	80007c4 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001270:	4d3b      	ldr	r5, [pc, #236]	; (8001360 <HAL_RCC_OscConfig+0x2c8>)
      tickstart = HAL_GetTick();
 8001272:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001274:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001278:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800127a:	079b      	lsls	r3, r3, #30
 800127c:	d539      	bpl.n	80012f2 <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 800127e:	2e00      	cmp	r6, #0
 8001280:	f43f af1e 	beq.w	80010c0 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001284:	4a36      	ldr	r2, [pc, #216]	; (8001360 <HAL_RCC_OscConfig+0x2c8>)
 8001286:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001288:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800128c:	6413      	str	r3, [r2, #64]	; 0x40
 800128e:	e717      	b.n	80010c0 <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 8001290:	2600      	movs	r6, #0
 8001292:	e7df      	b.n	8001254 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001294:	682b      	ldr	r3, [r5, #0]
 8001296:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800129a:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 800129c:	f7ff fa92 	bl	80007c4 <HAL_GetTick>
 80012a0:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012a2:	682b      	ldr	r3, [r5, #0]
 80012a4:	05da      	lsls	r2, r3, #23
 80012a6:	d4d9      	bmi.n	800125c <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80012a8:	f7ff fa8c 	bl	80007c4 <HAL_GetTick>
 80012ac:	1bc0      	subs	r0, r0, r7
 80012ae:	2802      	cmp	r0, #2
 80012b0:	d9f7      	bls.n	80012a2 <HAL_RCC_OscConfig+0x20a>
 80012b2:	e736      	b.n	8001122 <HAL_RCC_OscConfig+0x8a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80012b4:	2b05      	cmp	r3, #5
 80012b6:	d104      	bne.n	80012c2 <HAL_RCC_OscConfig+0x22a>
 80012b8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80012ba:	f043 0304 	orr.w	r3, r3, #4
 80012be:	672b      	str	r3, [r5, #112]	; 0x70
 80012c0:	e7d0      	b.n	8001264 <HAL_RCC_OscConfig+0x1cc>
 80012c2:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80012c4:	f022 0201 	bic.w	r2, r2, #1
 80012c8:	672a      	str	r2, [r5, #112]	; 0x70
 80012ca:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80012cc:	f022 0204 	bic.w	r2, r2, #4
 80012d0:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d1ca      	bne.n	800126c <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 80012d6:	f7ff fa75 	bl	80007c4 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80012da:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80012de:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80012e0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80012e2:	0798      	lsls	r0, r3, #30
 80012e4:	d5cb      	bpl.n	800127e <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80012e6:	f7ff fa6d 	bl	80007c4 <HAL_GetTick>
 80012ea:	1bc0      	subs	r0, r0, r7
 80012ec:	4540      	cmp	r0, r8
 80012ee:	d9f7      	bls.n	80012e0 <HAL_RCC_OscConfig+0x248>
 80012f0:	e717      	b.n	8001122 <HAL_RCC_OscConfig+0x8a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80012f2:	f7ff fa67 	bl	80007c4 <HAL_GetTick>
 80012f6:	1bc0      	subs	r0, r0, r7
 80012f8:	4540      	cmp	r0, r8
 80012fa:	d9bd      	bls.n	8001278 <HAL_RCC_OscConfig+0x1e0>
 80012fc:	e711      	b.n	8001122 <HAL_RCC_OscConfig+0x8a>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80012fe:	4d18      	ldr	r5, [pc, #96]	; (8001360 <HAL_RCC_OscConfig+0x2c8>)
 8001300:	68ab      	ldr	r3, [r5, #8]
 8001302:	f003 030c 	and.w	r3, r3, #12
 8001306:	2b08      	cmp	r3, #8
 8001308:	d047      	beq.n	800139a <HAL_RCC_OscConfig+0x302>
 800130a:	4e19      	ldr	r6, [pc, #100]	; (8001370 <HAL_RCC_OscConfig+0x2d8>)
 800130c:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800130e:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8001310:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001312:	d135      	bne.n	8001380 <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 8001314:	f7ff fa56 	bl	80007c4 <HAL_GetTick>
 8001318:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800131a:	682b      	ldr	r3, [r5, #0]
 800131c:	0199      	lsls	r1, r3, #6
 800131e:	d429      	bmi.n	8001374 <HAL_RCC_OscConfig+0x2dc>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001320:	6a22      	ldr	r2, [r4, #32]
 8001322:	69e3      	ldr	r3, [r4, #28]
 8001324:	4313      	orrs	r3, r2
 8001326:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001328:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 800132c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800132e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001332:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001334:	4c0a      	ldr	r4, [pc, #40]	; (8001360 <HAL_RCC_OscConfig+0x2c8>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001336:	0852      	lsrs	r2, r2, #1
 8001338:	3a01      	subs	r2, #1
 800133a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800133e:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8001340:	2301      	movs	r3, #1
 8001342:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8001344:	f7ff fa3e 	bl	80007c4 <HAL_GetTick>
 8001348:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800134a:	6823      	ldr	r3, [r4, #0]
 800134c:	019a      	lsls	r2, r3, #6
 800134e:	f53f aebb 	bmi.w	80010c8 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001352:	f7ff fa37 	bl	80007c4 <HAL_GetTick>
 8001356:	1b40      	subs	r0, r0, r5
 8001358:	2802      	cmp	r0, #2
 800135a:	d9f6      	bls.n	800134a <HAL_RCC_OscConfig+0x2b2>
 800135c:	e6e1      	b.n	8001122 <HAL_RCC_OscConfig+0x8a>
 800135e:	bf00      	nop
 8001360:	40023800 	.word	0x40023800
 8001364:	42470000 	.word	0x42470000
 8001368:	42470e80 	.word	0x42470e80
 800136c:	40007000 	.word	0x40007000
 8001370:	42470060 	.word	0x42470060
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001374:	f7ff fa26 	bl	80007c4 <HAL_GetTick>
 8001378:	1bc0      	subs	r0, r0, r7
 800137a:	2802      	cmp	r0, #2
 800137c:	d9cd      	bls.n	800131a <HAL_RCC_OscConfig+0x282>
 800137e:	e6d0      	b.n	8001122 <HAL_RCC_OscConfig+0x8a>
        tickstart = HAL_GetTick();
 8001380:	f7ff fa20 	bl	80007c4 <HAL_GetTick>
 8001384:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001386:	682b      	ldr	r3, [r5, #0]
 8001388:	019b      	lsls	r3, r3, #6
 800138a:	f57f ae9d 	bpl.w	80010c8 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800138e:	f7ff fa19 	bl	80007c4 <HAL_GetTick>
 8001392:	1b00      	subs	r0, r0, r4
 8001394:	2802      	cmp	r0, #2
 8001396:	d9f6      	bls.n	8001386 <HAL_RCC_OscConfig+0x2ee>
 8001398:	e6c3      	b.n	8001122 <HAL_RCC_OscConfig+0x8a>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800139a:	2801      	cmp	r0, #1
 800139c:	f43f aec2 	beq.w	8001124 <HAL_RCC_OscConfig+0x8c>
        pll_config = RCC->PLLCFGR;
 80013a0:	6868      	ldr	r0, [r5, #4]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013a2:	69e3      	ldr	r3, [r4, #28]
 80013a4:	f400 0280 	and.w	r2, r0, #4194304	; 0x400000
 80013a8:	429a      	cmp	r2, r3
 80013aa:	f47f ae79 	bne.w	80010a0 <HAL_RCC_OscConfig+0x8>
 80013ae:	6a22      	ldr	r2, [r4, #32]
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80013b0:	f000 033f 	and.w	r3, r0, #63	; 0x3f
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013b4:	4293      	cmp	r3, r2
 80013b6:	f47f ae73 	bne.w	80010a0 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80013ba:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80013bc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80013c0:	4003      	ands	r3, r0
 80013c2:	4293      	cmp	r3, r2
 80013c4:	f47f ae6c 	bne.w	80010a0 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80013c8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80013ca:	f400 3340 	and.w	r3, r0, #196608	; 0x30000
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80013ce:	4293      	cmp	r3, r2
 80013d0:	f47f ae66 	bne.w	80010a0 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80013d4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80013d6:	f000 6070 	and.w	r0, r0, #251658240	; 0xf000000
    return HAL_ERROR;
 80013da:	1ac0      	subs	r0, r0, r3
 80013dc:	bf18      	it	ne
 80013de:	2001      	movne	r0, #1
 80013e0:	e6a0      	b.n	8001124 <HAL_RCC_OscConfig+0x8c>
 80013e2:	bf00      	nop

080013e4 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80013e4:	4913      	ldr	r1, [pc, #76]	; (8001434 <HAL_RCC_GetSysClockFreq+0x50>)
{
 80013e6:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80013e8:	688b      	ldr	r3, [r1, #8]
 80013ea:	f003 030c 	and.w	r3, r3, #12
 80013ee:	2b04      	cmp	r3, #4
 80013f0:	d003      	beq.n	80013fa <HAL_RCC_GetSysClockFreq+0x16>
 80013f2:	2b08      	cmp	r3, #8
 80013f4:	d003      	beq.n	80013fe <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80013f6:	4810      	ldr	r0, [pc, #64]	; (8001438 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80013f8:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 80013fa:	4810      	ldr	r0, [pc, #64]	; (800143c <HAL_RCC_GetSysClockFreq+0x58>)
 80013fc:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80013fe:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001400:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001402:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001404:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001408:	bf14      	ite	ne
 800140a:	480c      	ldrne	r0, [pc, #48]	; (800143c <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800140c:	480a      	ldreq	r0, [pc, #40]	; (8001438 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800140e:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001412:	bf18      	it	ne
 8001414:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001416:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800141a:	fba1 0100 	umull	r0, r1, r1, r0
 800141e:	f7fe fed3 	bl	80001c8 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001422:	4b04      	ldr	r3, [pc, #16]	; (8001434 <HAL_RCC_GetSysClockFreq+0x50>)
 8001424:	685b      	ldr	r3, [r3, #4]
 8001426:	f3c3 4301 	ubfx	r3, r3, #16, #2
 800142a:	3301      	adds	r3, #1
 800142c:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 800142e:	fbb0 f0f3 	udiv	r0, r0, r3
 8001432:	bd08      	pop	{r3, pc}
 8001434:	40023800 	.word	0x40023800
 8001438:	00f42400 	.word	0x00f42400
 800143c:	007a1200 	.word	0x007a1200

08001440 <HAL_RCC_ClockConfig>:
{
 8001440:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001444:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8001446:	4604      	mov	r4, r0
 8001448:	b910      	cbnz	r0, 8001450 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 800144a:	2001      	movs	r0, #1
 800144c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001450:	4b44      	ldr	r3, [pc, #272]	; (8001564 <HAL_RCC_ClockConfig+0x124>)
 8001452:	681a      	ldr	r2, [r3, #0]
 8001454:	f002 020f 	and.w	r2, r2, #15
 8001458:	428a      	cmp	r2, r1
 800145a:	d329      	bcc.n	80014b0 <HAL_RCC_ClockConfig+0x70>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800145c:	6821      	ldr	r1, [r4, #0]
 800145e:	078f      	lsls	r7, r1, #30
 8001460:	d42e      	bmi.n	80014c0 <HAL_RCC_ClockConfig+0x80>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001462:	07c8      	lsls	r0, r1, #31
 8001464:	d441      	bmi.n	80014ea <HAL_RCC_ClockConfig+0xaa>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001466:	4b3f      	ldr	r3, [pc, #252]	; (8001564 <HAL_RCC_ClockConfig+0x124>)
 8001468:	681a      	ldr	r2, [r3, #0]
 800146a:	f002 020f 	and.w	r2, r2, #15
 800146e:	4295      	cmp	r5, r2
 8001470:	d367      	bcc.n	8001542 <HAL_RCC_ClockConfig+0x102>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001472:	6822      	ldr	r2, [r4, #0]
 8001474:	0751      	lsls	r1, r2, #29
 8001476:	d46d      	bmi.n	8001554 <HAL_RCC_ClockConfig+0x114>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001478:	0713      	lsls	r3, r2, #28
 800147a:	d507      	bpl.n	800148c <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800147c:	4a3a      	ldr	r2, [pc, #232]	; (8001568 <HAL_RCC_ClockConfig+0x128>)
 800147e:	6921      	ldr	r1, [r4, #16]
 8001480:	6893      	ldr	r3, [r2, #8]
 8001482:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001486:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800148a:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800148c:	f7ff ffaa 	bl	80013e4 <HAL_RCC_GetSysClockFreq>
 8001490:	4b35      	ldr	r3, [pc, #212]	; (8001568 <HAL_RCC_ClockConfig+0x128>)
 8001492:	4a36      	ldr	r2, [pc, #216]	; (800156c <HAL_RCC_ClockConfig+0x12c>)
 8001494:	689b      	ldr	r3, [r3, #8]
 8001496:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800149a:	5cd3      	ldrb	r3, [r2, r3]
 800149c:	40d8      	lsrs	r0, r3
 800149e:	4b34      	ldr	r3, [pc, #208]	; (8001570 <HAL_RCC_ClockConfig+0x130>)
 80014a0:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 80014a2:	4b34      	ldr	r3, [pc, #208]	; (8001574 <HAL_RCC_ClockConfig+0x134>)
 80014a4:	6818      	ldr	r0, [r3, #0]
 80014a6:	f7ff f943 	bl	8000730 <HAL_InitTick>
  return HAL_OK;
 80014aa:	2000      	movs	r0, #0
 80014ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014b0:	b2ca      	uxtb	r2, r1
 80014b2:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f003 030f 	and.w	r3, r3, #15
 80014ba:	4299      	cmp	r1, r3
 80014bc:	d1c5      	bne.n	800144a <HAL_RCC_ClockConfig+0xa>
 80014be:	e7cd      	b.n	800145c <HAL_RCC_ClockConfig+0x1c>
 80014c0:	4b29      	ldr	r3, [pc, #164]	; (8001568 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014c2:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80014c6:	bf1e      	ittt	ne
 80014c8:	689a      	ldrne	r2, [r3, #8]
 80014ca:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 80014ce:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014d0:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80014d2:	bf42      	ittt	mi
 80014d4:	689a      	ldrmi	r2, [r3, #8]
 80014d6:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 80014da:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80014dc:	689a      	ldr	r2, [r3, #8]
 80014de:	68a0      	ldr	r0, [r4, #8]
 80014e0:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80014e4:	4302      	orrs	r2, r0
 80014e6:	609a      	str	r2, [r3, #8]
 80014e8:	e7bb      	b.n	8001462 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014ea:	6862      	ldr	r2, [r4, #4]
 80014ec:	4b1e      	ldr	r3, [pc, #120]	; (8001568 <HAL_RCC_ClockConfig+0x128>)
 80014ee:	2a01      	cmp	r2, #1
 80014f0:	d11d      	bne.n	800152e <HAL_RCC_ClockConfig+0xee>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014f8:	d0a7      	beq.n	800144a <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80014fa:	4e1b      	ldr	r6, [pc, #108]	; (8001568 <HAL_RCC_ClockConfig+0x128>)
 80014fc:	68b3      	ldr	r3, [r6, #8]
 80014fe:	f023 0303 	bic.w	r3, r3, #3
 8001502:	4313      	orrs	r3, r2
 8001504:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8001506:	f7ff f95d 	bl	80007c4 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800150a:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 800150e:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001510:	68b3      	ldr	r3, [r6, #8]
 8001512:	6862      	ldr	r2, [r4, #4]
 8001514:	f003 030c 	and.w	r3, r3, #12
 8001518:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800151c:	d0a3      	beq.n	8001466 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800151e:	f7ff f951 	bl	80007c4 <HAL_GetTick>
 8001522:	1bc0      	subs	r0, r0, r7
 8001524:	4540      	cmp	r0, r8
 8001526:	d9f3      	bls.n	8001510 <HAL_RCC_ClockConfig+0xd0>
        return HAL_TIMEOUT;
 8001528:	2003      	movs	r0, #3
}
 800152a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800152e:	1e91      	subs	r1, r2, #2
 8001530:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001532:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001534:	d802      	bhi.n	800153c <HAL_RCC_ClockConfig+0xfc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001536:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800153a:	e7dd      	b.n	80014f8 <HAL_RCC_ClockConfig+0xb8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800153c:	f013 0f02 	tst.w	r3, #2
 8001540:	e7da      	b.n	80014f8 <HAL_RCC_ClockConfig+0xb8>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001542:	b2ea      	uxtb	r2, r5
 8001544:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	f003 030f 	and.w	r3, r3, #15
 800154c:	429d      	cmp	r5, r3
 800154e:	f47f af7c 	bne.w	800144a <HAL_RCC_ClockConfig+0xa>
 8001552:	e78e      	b.n	8001472 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001554:	4904      	ldr	r1, [pc, #16]	; (8001568 <HAL_RCC_ClockConfig+0x128>)
 8001556:	68e0      	ldr	r0, [r4, #12]
 8001558:	688b      	ldr	r3, [r1, #8]
 800155a:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 800155e:	4303      	orrs	r3, r0
 8001560:	608b      	str	r3, [r1, #8]
 8001562:	e789      	b.n	8001478 <HAL_RCC_ClockConfig+0x38>
 8001564:	40023c00 	.word	0x40023c00
 8001568:	40023800 	.word	0x40023800
 800156c:	0800193c 	.word	0x0800193c
 8001570:	2000000c 	.word	0x2000000c
 8001574:	20000008 	.word	0x20000008

08001578 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8001578:	b508      	push	{r3, lr}

  hcan1.Instance = CAN1;
 800157a:	480e      	ldr	r0, [pc, #56]	; (80015b4 <MX_CAN1_Init+0x3c>)
  hcan1.Init.Prescaler = 4;
 800157c:	4b0e      	ldr	r3, [pc, #56]	; (80015b8 <MX_CAN1_Init+0x40>)
  hcan1.Init.Mode = CAN_MODE_NORMAL;
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 800157e:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
  hcan1.Init.Prescaler = 4;
 8001582:	f04f 0e04 	mov.w	lr, #4
 8001586:	e880 4008 	stmia.w	r0, {r3, lr}
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 800158a:	6102      	str	r2, [r0, #16]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800158c:	2300      	movs	r3, #0
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 800158e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001592:	6083      	str	r3, [r0, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001594:	60c3      	str	r3, [r0, #12]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001596:	6142      	str	r2, [r0, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001598:	7603      	strb	r3, [r0, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800159a:	7643      	strb	r3, [r0, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800159c:	7683      	strb	r3, [r0, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800159e:	76c3      	strb	r3, [r0, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80015a0:	7703      	strb	r3, [r0, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80015a2:	7743      	strb	r3, [r0, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80015a4:	f7ff f914 	bl	80007d0 <HAL_CAN_Init>
 80015a8:	b118      	cbz	r0, 80015b2 <MX_CAN1_Init+0x3a>
  {
    Error_Handler();
  }

}
 80015aa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80015ae:	f000 b925 	b.w	80017fc <Error_Handler>
 80015b2:	bd08      	pop	{r3, pc}
 80015b4:	20000088 	.word	0x20000088
 80015b8:	40006400 	.word	0x40006400

080015bc <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80015bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015be:	4604      	mov	r4, r0
 80015c0:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015c2:	2214      	movs	r2, #20
 80015c4:	2100      	movs	r1, #0
 80015c6:	a803      	add	r0, sp, #12
 80015c8:	f000 f9a4 	bl	8001914 <memset>
  if(canHandle->Instance==CAN1)
 80015cc:	6822      	ldr	r2, [r4, #0]
 80015ce:	4b23      	ldr	r3, [pc, #140]	; (800165c <HAL_CAN_MspInit+0xa0>)
 80015d0:	429a      	cmp	r2, r3
 80015d2:	d140      	bne.n	8001656 <HAL_CAN_MspInit+0x9a>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80015d4:	2400      	movs	r4, #0
 80015d6:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 80015da:	9401      	str	r4, [sp, #4]
 80015dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015de:	4820      	ldr	r0, [pc, #128]	; (8001660 <HAL_CAN_MspInit+0xa4>)
    __HAL_RCC_CAN1_CLK_ENABLE();
 80015e0:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 80015e4:	641a      	str	r2, [r3, #64]	; 0x40
 80015e6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80015e8:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 80015ec:	9201      	str	r2, [sp, #4]
 80015ee:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015f0:	9402      	str	r4, [sp, #8]
 80015f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80015f4:	f042 0202 	orr.w	r2, r2, #2
 80015f8:	631a      	str	r2, [r3, #48]	; 0x30
 80015fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015fc:	f003 0302 	and.w	r3, r3, #2
 8001600:	9302      	str	r3, [sp, #8]
 8001602:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001604:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001608:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800160a:	2702      	movs	r7, #2
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800160c:	2301      	movs	r3, #1
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800160e:	2603      	movs	r6, #3
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001610:	2509      	movs	r5, #9
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001612:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001614:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001616:	9704      	str	r7, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001618:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800161a:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800161c:	f7ff fc50 	bl	8000ec0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001620:	f44f 7300 	mov.w	r3, #512	; 0x200
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001624:	a903      	add	r1, sp, #12
 8001626:	480e      	ldr	r0, [pc, #56]	; (8001660 <HAL_CAN_MspInit+0xa4>)
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001628:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800162a:	9704      	str	r7, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162c:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800162e:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001630:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001632:	f7ff fc45 	bl	8000ec0 <HAL_GPIO_Init>


    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 8001636:	4622      	mov	r2, r4
 8001638:	4621      	mov	r1, r4
 800163a:	2013      	movs	r0, #19
 800163c:	f7ff fbe8 	bl	8000e10 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8001640:	2013      	movs	r0, #19
 8001642:	f7ff fc19 	bl	8000e78 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001646:	2014      	movs	r0, #20
 8001648:	4622      	mov	r2, r4
 800164a:	4621      	mov	r1, r4
 800164c:	f7ff fbe0 	bl	8000e10 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001650:	2014      	movs	r0, #20
 8001652:	f7ff fc11 	bl	8000e78 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8001656:	b009      	add	sp, #36	; 0x24
 8001658:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800165a:	bf00      	nop
 800165c:	40006400 	.word	0x40006400
 8001660:	40020400 	.word	0x40020400

08001664 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001664:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001666:	2214      	movs	r2, #20
{
 8001668:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800166a:	eb0d 0002 	add.w	r0, sp, r2
 800166e:	2100      	movs	r1, #0
 8001670:	f000 f950 	bl	8001914 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001674:	2400      	movs	r4, #0
 8001676:	4b22      	ldr	r3, [pc, #136]	; (8001700 <MX_GPIO_Init+0x9c>)
 8001678:	9401      	str	r4, [sp, #4]
 800167a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800167c:	4d21      	ldr	r5, [pc, #132]	; (8001704 <MX_GPIO_Init+0xa0>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800167e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001682:	631a      	str	r2, [r3, #48]	; 0x30
 8001684:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001686:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800168a:	9201      	str	r2, [sp, #4]
 800168c:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800168e:	9402      	str	r4, [sp, #8]
 8001690:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001692:	f042 0201 	orr.w	r2, r2, #1
 8001696:	631a      	str	r2, [r3, #48]	; 0x30
 8001698:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800169a:	f002 0201 	and.w	r2, r2, #1
 800169e:	9202      	str	r2, [sp, #8]
 80016a0:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80016a2:	9403      	str	r4, [sp, #12]
 80016a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80016a6:	f042 0208 	orr.w	r2, r2, #8
 80016aa:	631a      	str	r2, [r3, #48]	; 0x30
 80016ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80016ae:	f002 0208 	and.w	r2, r2, #8
 80016b2:	9203      	str	r2, [sp, #12]
 80016b4:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016b6:	9404      	str	r4, [sp, #16]
 80016b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80016ba:	f042 0202 	orr.w	r2, r2, #2
 80016be:	631a      	str	r2, [r3, #48]	; 0x30
 80016c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016c2:	f003 0302 	and.w	r3, r3, #2
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80016c6:	4622      	mov	r2, r4
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016c8:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80016ca:	4628      	mov	r0, r5
 80016cc:	f44f 4170 	mov.w	r1, #61440	; 0xf000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016d0:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80016d2:	2601      	movs	r6, #1
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80016d4:	f7ff fcda 	bl	800108c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016d8:	a905      	add	r1, sp, #20
 80016da:	480b      	ldr	r0, [pc, #44]	; (8001708 <MX_GPIO_Init+0xa4>)
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80016dc:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016de:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e0:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016e2:	f7ff fbed 	bl	8000ec0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80016e6:	f44f 4370 	mov.w	r3, #61440	; 0xf000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016ea:	a905      	add	r1, sp, #20
 80016ec:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80016ee:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016f0:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f2:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016f4:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016f6:	f7ff fbe3 	bl	8000ec0 <HAL_GPIO_Init>

}
 80016fa:	b00a      	add	sp, #40	; 0x28
 80016fc:	bd70      	pop	{r4, r5, r6, pc}
 80016fe:	bf00      	nop
 8001700:	40023800 	.word	0x40023800
 8001704:	40020c00 	.word	0x40020c00
 8001708:	40020000 	.word	0x40020000

0800170c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800170c:	b570      	push	{r4, r5, r6, lr}
 800170e:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001710:	2230      	movs	r2, #48	; 0x30
 8001712:	2100      	movs	r1, #0
 8001714:	a808      	add	r0, sp, #32
 8001716:	f000 f8fd 	bl	8001914 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800171a:	2100      	movs	r1, #0
 800171c:	2214      	movs	r2, #20
 800171e:	a803      	add	r0, sp, #12
 8001720:	f000 f8f8 	bl	8001914 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001724:	2400      	movs	r4, #0
 8001726:	4b1c      	ldr	r3, [pc, #112]	; (8001798 <SystemClock_Config+0x8c>)
 8001728:	9401      	str	r4, [sp, #4]
 800172a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800172c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001730:	641a      	str	r2, [r3, #64]	; 0x40
 8001732:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001734:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001738:	9301      	str	r3, [sp, #4]
 800173a:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800173c:	4b17      	ldr	r3, [pc, #92]	; (800179c <SystemClock_Config+0x90>)
 800173e:	9402      	str	r4, [sp, #8]
 8001740:	681a      	ldr	r2, [r3, #0]
 8001742:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001746:	601a      	str	r2, [r3, #0]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800174e:	9302      	str	r3, [sp, #8]
 8001750:	9b02      	ldr	r3, [sp, #8]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001752:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001756:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001758:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800175c:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800175e:	2308      	movs	r3, #8
 8001760:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 256;
 8001762:	f44f 7380 	mov.w	r3, #256	; 0x100
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001766:	2502      	movs	r5, #2
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001768:	2601      	movs	r6, #1
  RCC_OscInitStruct.PLL.PLLN = 256;
 800176a:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800176c:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800176e:	2304      	movs	r3, #4
 8001770:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001772:	9608      	str	r6, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001774:	950e      	str	r5, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001776:	9512      	str	r5, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001778:	f7ff fc8e 	bl	8001098 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800177c:	230f      	movs	r3, #15
 800177e:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV4;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001780:	4631      	mov	r1, r6
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV4;
 8001782:	2390      	movs	r3, #144	; 0x90
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001784:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001786:	9504      	str	r5, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV4;
 8001788:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800178a:	9406      	str	r4, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800178c:	9407      	str	r4, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800178e:	f7ff fe57 	bl	8001440 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 8001792:	b014      	add	sp, #80	; 0x50
 8001794:	bd70      	pop	{r4, r5, r6, pc}
 8001796:	bf00      	nop
 8001798:	40023800 	.word	0x40023800
 800179c:	40007000 	.word	0x40007000

080017a0 <main>:
{
 80017a0:	b508      	push	{r3, lr}
  HAL_Init();
 80017a2:	f7fe ffe9 	bl	8000778 <HAL_Init>
  SystemClock_Config();
 80017a6:	f7ff ffb1 	bl	800170c <SystemClock_Config>
  MX_GPIO_Init();
 80017aa:	f7ff ff5b 	bl	8001664 <MX_GPIO_Init>
  MX_CAN1_Init();
 80017ae:	f7ff fee3 	bl	8001578 <MX_CAN1_Init>
  can_user_init(&hcan1);
 80017b2:	480f      	ldr	r0, [pc, #60]	; (80017f0 <main+0x50>)
	  led_cnt ++;
 80017b4:	4c0f      	ldr	r4, [pc, #60]	; (80017f4 <main+0x54>)
		  LED_RED_TOGGLE(); //blink cycle 500ms
 80017b6:	4d10      	ldr	r5, [pc, #64]	; (80017f8 <main+0x58>)
  can_user_init(&hcan1);
 80017b8:	f7fe fe8e 	bl	80004d8 <can_user_init>
		  led_cnt = 0;
 80017bc:	2600      	movs	r6, #0
	  led_cnt ++;
 80017be:	8823      	ldrh	r3, [r4, #0]
 80017c0:	3301      	adds	r3, #1
 80017c2:	b21b      	sxth	r3, r3
	  if (led_cnt == 250)
 80017c4:	2bfa      	cmp	r3, #250	; 0xfa
		  LED_RED_TOGGLE(); //blink cycle 500ms
 80017c6:	bf01      	itttt	eq
 80017c8:	696b      	ldreq	r3, [r5, #20]
		  led_cnt = 0;
 80017ca:	8026      	strheq	r6, [r4, #0]
		  LED_RED_TOGGLE(); //blink cycle 500ms
 80017cc:	f483 5300 	eoreq.w	r3, r3, #8192	; 0x2000
 80017d0:	616b      	streq	r3, [r5, #20]
	  led_cnt ++;
 80017d2:	bf18      	it	ne
 80017d4:	8023      	strhne	r3, [r4, #0]
	  if (key_scan())
 80017d6:	f7fe ff93 	bl	8000700 <key_scan>
 80017da:	2800      	cmp	r0, #0
 80017dc:	d0ef      	beq.n	80017be <main+0x1e>
		  	  set_motor_speed_mode();
 80017de:	f7fe fee3 	bl	80005a8 <set_motor_speed_mode>
		  	  set_motor_acceleration();
 80017e2:	f7fe ff0b 	bl	80005fc <set_motor_acceleration>
		  	  set_motor_speed();
 80017e6:	f7fe ff35 	bl	8000654 <set_motor_speed>
		  	  set_motor_enable();
 80017ea:	f7fe ff5f 	bl	80006ac <set_motor_enable>
 80017ee:	e7e5      	b.n	80017bc <main+0x1c>
 80017f0:	20000088 	.word	0x20000088
 80017f4:	2000021c 	.word	0x2000021c
 80017f8:	40020c00 	.word	0x40020c00

080017fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017fc:	4770      	bx	lr
	...

08001800 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001800:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001802:	4b0c      	ldr	r3, [pc, #48]	; (8001834 <HAL_MspInit+0x34>)
 8001804:	2100      	movs	r1, #0
 8001806:	9100      	str	r1, [sp, #0]
 8001808:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800180a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800180e:	645a      	str	r2, [r3, #68]	; 0x44
 8001810:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001812:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001816:	9200      	str	r2, [sp, #0]
 8001818:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800181a:	9101      	str	r1, [sp, #4]
 800181c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800181e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001822:	641a      	str	r2, [r3, #64]	; 0x40
 8001824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001826:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800182a:	9301      	str	r3, [sp, #4]
 800182c:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800182e:	b002      	add	sp, #8
 8001830:	4770      	bx	lr
 8001832:	bf00      	nop
 8001834:	40023800 	.word	0x40023800

08001838 <NMI_Handler>:
 8001838:	4770      	bx	lr

0800183a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800183a:	e7fe      	b.n	800183a <HardFault_Handler>

0800183c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800183c:	e7fe      	b.n	800183c <MemManage_Handler>

0800183e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800183e:	e7fe      	b.n	800183e <BusFault_Handler>

08001840 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001840:	e7fe      	b.n	8001840 <UsageFault_Handler>

08001842 <SVC_Handler>:
 8001842:	4770      	bx	lr

08001844 <DebugMon_Handler>:
 8001844:	4770      	bx	lr

08001846 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001846:	4770      	bx	lr

08001848 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001848:	f7fe bfb0 	b.w	80007ac <HAL_IncTick>

0800184c <CAN1_RX0_IRQHandler>:
void CAN1_RX0_IRQHandler(void)
{
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800184c:	4801      	ldr	r0, [pc, #4]	; (8001854 <CAN1_RX0_IRQHandler+0x8>)
 800184e:	f7ff b9ce 	b.w	8000bee <HAL_CAN_IRQHandler>
 8001852:	bf00      	nop
 8001854:	20000088 	.word	0x20000088

08001858 <CAN1_TX_IRQHandler>:
 8001858:	f7ff bff8 	b.w	800184c <CAN1_RX0_IRQHandler>

0800185c <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800185c:	4b05      	ldr	r3, [pc, #20]	; (8001874 <SystemInit+0x18>)
 800185e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8001862:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8001866:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800186a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800186e:	609a      	str	r2, [r3, #8]
 8001870:	4770      	bx	lr
 8001872:	bf00      	nop
 8001874:	e000ed00 	.word	0xe000ed00

08001878 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001878:	f8df d034 	ldr.w	sp, [pc, #52]	; 80018b0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800187c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800187e:	e003      	b.n	8001888 <LoopCopyDataInit>

08001880 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001880:	4b0c      	ldr	r3, [pc, #48]	; (80018b4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001882:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001884:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001886:	3104      	adds	r1, #4

08001888 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001888:	480b      	ldr	r0, [pc, #44]	; (80018b8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800188a:	4b0c      	ldr	r3, [pc, #48]	; (80018bc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800188c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800188e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001890:	d3f6      	bcc.n	8001880 <CopyDataInit>
  ldr  r2, =_sbss
 8001892:	4a0b      	ldr	r2, [pc, #44]	; (80018c0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001894:	e002      	b.n	800189c <LoopFillZerobss>

08001896 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001896:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001898:	f842 3b04 	str.w	r3, [r2], #4

0800189c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800189c:	4b09      	ldr	r3, [pc, #36]	; (80018c4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800189e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80018a0:	d3f9      	bcc.n	8001896 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80018a2:	f7ff ffdb 	bl	800185c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80018a6:	f000 f811 	bl	80018cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80018aa:	f7ff ff79 	bl	80017a0 <main>
  bx  lr    
 80018ae:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80018b0:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80018b4:	0800195c 	.word	0x0800195c
  ldr  r0, =_sdata
 80018b8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80018bc:	20000010 	.word	0x20000010
  ldr  r2, =_sbss
 80018c0:	20000010 	.word	0x20000010
  ldr  r3, = _ebss
 80018c4:	20000224 	.word	0x20000224

080018c8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80018c8:	e7fe      	b.n	80018c8 <ADC_IRQHandler>
	...

080018cc <__libc_init_array>:
 80018cc:	b570      	push	{r4, r5, r6, lr}
 80018ce:	4e0d      	ldr	r6, [pc, #52]	; (8001904 <__libc_init_array+0x38>)
 80018d0:	4c0d      	ldr	r4, [pc, #52]	; (8001908 <__libc_init_array+0x3c>)
 80018d2:	1ba4      	subs	r4, r4, r6
 80018d4:	10a4      	asrs	r4, r4, #2
 80018d6:	2500      	movs	r5, #0
 80018d8:	42a5      	cmp	r5, r4
 80018da:	d109      	bne.n	80018f0 <__libc_init_array+0x24>
 80018dc:	4e0b      	ldr	r6, [pc, #44]	; (800190c <__libc_init_array+0x40>)
 80018de:	4c0c      	ldr	r4, [pc, #48]	; (8001910 <__libc_init_array+0x44>)
 80018e0:	f000 f820 	bl	8001924 <_init>
 80018e4:	1ba4      	subs	r4, r4, r6
 80018e6:	10a4      	asrs	r4, r4, #2
 80018e8:	2500      	movs	r5, #0
 80018ea:	42a5      	cmp	r5, r4
 80018ec:	d105      	bne.n	80018fa <__libc_init_array+0x2e>
 80018ee:	bd70      	pop	{r4, r5, r6, pc}
 80018f0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80018f4:	4798      	blx	r3
 80018f6:	3501      	adds	r5, #1
 80018f8:	e7ee      	b.n	80018d8 <__libc_init_array+0xc>
 80018fa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80018fe:	4798      	blx	r3
 8001900:	3501      	adds	r5, #1
 8001902:	e7f2      	b.n	80018ea <__libc_init_array+0x1e>
 8001904:	08001954 	.word	0x08001954
 8001908:	08001954 	.word	0x08001954
 800190c:	08001954 	.word	0x08001954
 8001910:	08001958 	.word	0x08001958

08001914 <memset>:
 8001914:	4402      	add	r2, r0
 8001916:	4603      	mov	r3, r0
 8001918:	4293      	cmp	r3, r2
 800191a:	d100      	bne.n	800191e <memset+0xa>
 800191c:	4770      	bx	lr
 800191e:	f803 1b01 	strb.w	r1, [r3], #1
 8001922:	e7f9      	b.n	8001918 <memset+0x4>

08001924 <_init>:
 8001924:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001926:	bf00      	nop
 8001928:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800192a:	bc08      	pop	{r3}
 800192c:	469e      	mov	lr, r3
 800192e:	4770      	bx	lr

08001930 <_fini>:
 8001930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001932:	bf00      	nop
 8001934:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001936:	bc08      	pop	{r3}
 8001938:	469e      	mov	lr, r3
 800193a:	4770      	bx	lr
