I 000071 55 1817          1524918480855 DECODER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (decoder_black_box 0 5 (decoder_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1524918480854 2018.04.28 15:28:00)
  (_source (\./src/DECODER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524918460478)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 8 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 15 (_entity (_out ))))
    (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 16 (_entity (_out ))))
    (_port (_internal REG_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 18 (_entity (_out ))))
    (_port (_internal REG_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 19 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . DECODER_BLACK_BOX_ARCHITECTURE 1 -1
  )
)
I 000075 55 1546          1524920442685 DEC_VECTOR_TO_INTEGER_ARCHITECTURE
(_unit VHDL (dec_vector_to_integer 0 5 (dec_vector_to_integer_architecture 0 14 ))
  (_version v33)
  (_time 1524920442685 2018.04.28 16:00:42)
  (_source (\./src/DEC_VECTOR_TO_INTEGER.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524920442566)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OUTPUT ~extSTD.STANDARD.INTEGER 0 11 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~15~13 0 17 (_scalar (_to (i 0)(i 15)))))
    (_variable (_internal rez ~INTEGER~range~0~to~15~13 0 17 (_process 0 ((i 0)))))
    (_process
      (MAIN(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . DEC_VECTOR_TO_INTEGER_ARCHITECTURE 2 -1
  )
)
I 000075 55 1461          1524920452899 DEC_VECTOR_TO_INTEGER_ARCHITECTURE
(_unit VHDL (dec_vector_to_integer 0 5 (dec_vector_to_integer_architecture 0 14 ))
  (_version v33)
  (_time 1524920452898 2018.04.28 16:00:52)
  (_source (\./src/DEC_VECTOR_TO_INTEGER.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524920442566)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OUTPUT ~extSTD.STANDARD.INTEGER 0 11 (_entity (_out ))))
    (_variable (_internal rez ~extSTD.STANDARD.INTEGER 0 17 (_process 0 ((i 0)))))
    (_process
      (MAIN(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . DEC_VECTOR_TO_INTEGER_ARCHITECTURE 2 -1
  )
)
I 000075 55 1461          1524920528449 DEC_VECTOR_TO_INTEGER_ARCHITECTURE
(_unit VHDL (dec_vector_to_integer 0 5 (dec_vector_to_integer_architecture 0 14 ))
  (_version v33)
  (_time 1524920528448 2018.04.28 16:02:08)
  (_source (\./src/DEC_VECTOR_TO_INTEGER.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524920442566)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OUTPUT ~extSTD.STANDARD.INTEGER 0 11 (_entity (_out ))))
    (_variable (_internal REZ ~extSTD.STANDARD.INTEGER 0 17 (_process 0 ((i 0)))))
    (_process
      (MAIN(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . DEC_VECTOR_TO_INTEGER_ARCHITECTURE 2 -1
  )
)
I 000071 55 4785          1524921216713 DECODER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (decoder_black_box 0 5 (decoder_black_box_architecture 0 28 ))
  (_version v33)
  (_time 1524921216713 2018.04.28 16:13:36)
  (_source (\./src/DECODER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524921194051)
    (_use )
  )
  (_component
    (DEC_VECTOR_TO_INTEGER
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 ((i 4)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 35 (_entity (_in ))))
        (_port (_internal OUTPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_REG_TAG 0 44 (_component DEC_VECTOR_TO_INTEGER )
    (_port
      ((INPUT)(INSTRUCTION(d_11_8)))
      ((OUTPUT)(FIRST_REGISTER_INTEGER))
    )
    (_use (_entity . dec_vector_to_integer)
      (_port
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation SECOND_REG_TAG 0 45 (_component DEC_VECTOR_TO_INTEGER )
    (_port
      ((INPUT)(INSTRUCTION(d_7_4)))
      ((OUTPUT)(SECOND_REGISTER_INTEGER))
    )
    (_use (_entity . dec_vector_to_integer)
      (_port
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 8 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 16 (_entity (_out ))))
    (_port (_internal REGISTER_SECOND_NUMER ~extSTD.STANDARD.INTEGER 0 17 (_entity (_out ))))
    (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 19 (_entity (_out ))))
    (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 20 (_entity (_out ))))
    (_port (_internal REG_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 22 (_entity (_out ))))
    (_port (_internal REG_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 23 (_entity (_out ))))
    (_signal (_internal FIRST_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ))))
    (_signal (_internal SECOND_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{11~downto~8}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~4}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_alias((CONSTANT_NUMBER)(INSTRUCTION(d_7_0))))(_target(3))(_sensitivity(2(d_7_0))))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((REG_INPUT_SEL)(FIRST_REGISTER_INTEGER)))(_target(8))(_sensitivity(10)))))
      (line__49(_architecture 2 0 49 (_assignment (_simple)(_alias((REG_OUTPUT_SEL)(SECOND_REGISTER_INTEGER)))(_target(9))(_sensitivity(11)))))
      (MAIN_TAG(_architecture 3 0 51 (_process (_simple)(_target(7)(6))(_sensitivity(0))(_read(2(d_15_12))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
  )
  (_model . DECODER_BLACK_BOX_ARCHITECTURE 7 -1
  )
)
I 000071 55 11712         1524922872863 DECODER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (decoder_black_box 0 5 (decoder_black_box_architecture 0 28 ))
  (_version v33)
  (_time 1524922872863 2018.04.28 16:41:12)
  (_source (\./src/DECODER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524921194051)
    (_use )
  )
  (_component
    (DEC_VECTOR_TO_INTEGER
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 ((i 4)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 35 (_entity (_in ))))
        (_port (_internal OUTPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_REG_TAG 0 44 (_component DEC_VECTOR_TO_INTEGER )
    (_port
      ((INPUT)(INSTRUCTION(d_11_8)))
      ((OUTPUT)(FIRST_REGISTER_INTEGER))
    )
    (_use (_entity . dec_vector_to_integer)
      (_port
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation SECOND_REG_TAG 0 45 (_component DEC_VECTOR_TO_INTEGER )
    (_port
      ((INPUT)(INSTRUCTION(d_7_4)))
      ((OUTPUT)(SECOND_REGISTER_INTEGER))
    )
    (_use (_entity . dec_vector_to_integer)
      (_port
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 8 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 16 (_entity (_out ))))
    (_port (_internal REGISTER_SECOND_NUMER ~extSTD.STANDARD.INTEGER 0 17 (_entity (_out ))))
    (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 19 (_entity (_out ))))
    (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 20 (_entity (_out ))))
    (_port (_internal REG_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 22 (_entity (_out ))))
    (_port (_internal REG_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 23 (_entity (_out ))))
    (_signal (_internal FIRST_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ))))
    (_signal (_internal SECOND_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{11~downto~8}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~4}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~131 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~132 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~134 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~133 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~135 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~137 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~136 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~138 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1310 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~139 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1311 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1313 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1312 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1314 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1316 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1315 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1317 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1319 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1318 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1321 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1320 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1323 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1322 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1325 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1324 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1327 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1326 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1329 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1328 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1331 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1330 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1333 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1332 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1335 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1334 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1337 0 165 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1336 0 165 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1339 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1338 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_alias((CONSTANT_NUMBER)(INSTRUCTION(d_7_0))))(_target(3))(_sensitivity(2(d_7_0))))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((REG_INPUT_SEL)(FIRST_REGISTER_INTEGER)))(_target(8))(_sensitivity(10)))))
      (line__49(_architecture 2 0 49 (_assignment (_simple)(_alias((REG_OUTPUT_SEL)(SECOND_REGISTER_INTEGER)))(_target(9))(_sensitivity(11)))))
      (MAIN_TAG(_architecture 3 0 51 (_process (_simple)(_target(6)(7))(_sensitivity(0))(_read(2(d_7_0))(2(d_3_0))(2(d_15_12))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 )
    (3 3 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (3 3 2 2 )
    (2 3 2 3 )
    (2 2 2 3 )
    (3 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 3 2 2 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 3 2 2 )
    (2 3 3 3 )
    (2 2 3 3 )
    (3 3 2 2 )
    (2 2 3 3 )
    (3 3 2 3 )
    (2 2 2 2 3 3 3 2 )
    (3 3 2 3 )
    (2 2 2 2 3 3 3 3 )
    (3 3 2 3 )
    (2 2 2 2 3 2 3 2 )
    (3 3 2 3 )
    (2 2 2 2 3 2 2 2 )
    (3 3 2 3 )
    (2 2 2 2 3 3 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (3 3 2 3 )
    (2 2 2 2 2 3 3 3 )
    (3 3 2 3 )
    (2 2 2 2 2 3 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 2 3 2 )
  )
  (_model . DECODER_BLACK_BOX_ARCHITECTURE 7 -1
  )
)
I 000071 55 11304         1524922988061 DECODER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (decoder_black_box 0 5 (decoder_black_box_architecture 0 28 ))
  (_version v33)
  (_time 1524922988061 2018.04.28 16:43:08)
  (_source (\./src/DECODER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524921194051)
    (_use )
  )
  (_component
    (DEC_VECTOR_TO_INTEGER
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 ((i 4)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 35 (_entity (_in ))))
        (_port (_internal OUTPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_REG_TAG 0 44 (_component DEC_VECTOR_TO_INTEGER )
    (_port
      ((INPUT)(INSTRUCTION(d_11_8)))
      ((OUTPUT)(FIRST_REGISTER_INTEGER))
    )
    (_use (_entity . dec_vector_to_integer)
      (_port
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation SECOND_REG_TAG 0 45 (_component DEC_VECTOR_TO_INTEGER )
    (_port
      ((INPUT)(INSTRUCTION(d_7_4)))
      ((OUTPUT)(SECOND_REGISTER_INTEGER))
    )
    (_use (_entity . dec_vector_to_integer)
      (_port
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 8 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 16 (_entity (_out ))))
    (_port (_internal REGISTER_SECOND_NUMER ~extSTD.STANDARD.INTEGER 0 17 (_entity (_out ))))
    (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 19 (_entity (_out ))))
    (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 20 (_entity (_out ))))
    (_port (_internal REG_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 22 (_entity (_out ))))
    (_port (_internal REG_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 23 (_entity (_out ))))
    (_signal (_internal FIRST_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ))))
    (_signal (_internal SECOND_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{11~downto~8}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~4}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~131 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~132 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~134 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~133 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~135 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~137 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~136 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~138 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1310 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~139 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1311 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1313 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1312 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1314 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1316 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1315 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1317 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1319 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1318 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1321 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1320 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1323 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1322 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1325 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1324 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1327 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1326 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1329 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1328 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1331 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1330 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1333 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1332 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1335 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1334 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1337 0 167 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1336 0 167 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1339 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1338 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (MAIN_TAG(_architecture 0 0 49 (_process (_simple)(_target(3)(8)(6)(7)(9))(_sensitivity(0))(_read(10)(11)(2(d_3_0))(2(d_15_12))(2(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 )
    (3 3 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (3 3 2 2 )
    (2 3 2 3 )
    (2 2 2 3 )
    (3 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 3 2 2 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 3 2 2 )
    (2 3 3 3 )
    (2 2 3 3 )
    (3 3 2 2 )
    (2 2 3 3 )
    (3 3 2 3 )
    (2 2 2 2 3 3 3 2 )
    (3 3 2 3 )
    (2 2 2 2 3 3 3 3 )
    (3 3 2 3 )
    (2 2 2 2 3 2 3 2 )
    (3 3 2 3 )
    (2 2 2 2 3 2 2 2 )
    (3 3 2 3 )
    (2 2 2 2 3 3 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (3 3 2 3 )
    (2 2 2 2 2 3 3 3 )
    (3 3 2 3 )
    (2 2 2 2 2 3 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 2 3 2 )
  )
  (_model . DECODER_BLACK_BOX_ARCHITECTURE 4 -1
  )
)
I 000075 55 1461          1524923142874 DEC_VECTOR_TO_INTEGER_ARCHITECTURE
(_unit VHDL (dec_vector_to_integer 0 5 (dec_vector_to_integer_architecture 0 14 ))
  (_version v33)
  (_time 1524923142873 2018.04.28 16:45:42)
  (_source (\./src/DEC_VECTOR_TO_INTEGER.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524920442566)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OUTPUT ~extSTD.STANDARD.INTEGER 0 11 (_entity (_out ))))
    (_variable (_internal REZ ~extSTD.STANDARD.INTEGER 0 17 (_process 0 ((i 0)))))
    (_process
      (MAIN(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . DEC_VECTOR_TO_INTEGER_ARCHITECTURE 2 -1
  )
)
I 000071 55 11304         1524923150821 DECODER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (decoder_black_box 0 5 (decoder_black_box_architecture 0 28 ))
  (_version v33)
  (_time 1524923150821 2018.04.28 16:45:50)
  (_source (\./src/DECODER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524921194051)
    (_use )
  )
  (_component
    (DEC_VECTOR_TO_INTEGER
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 ((i 4)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 35 (_entity (_in ))))
        (_port (_internal OUTPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_REG_TAG 0 44 (_component DEC_VECTOR_TO_INTEGER )
    (_port
      ((INPUT)(INSTRUCTION(d_11_8)))
      ((OUTPUT)(FIRST_REGISTER_INTEGER))
    )
    (_use (_entity . dec_vector_to_integer)
      (_port
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation SECOND_REG_TAG 0 45 (_component DEC_VECTOR_TO_INTEGER )
    (_port
      ((INPUT)(INSTRUCTION(d_7_4)))
      ((OUTPUT)(SECOND_REGISTER_INTEGER))
    )
    (_use (_entity . dec_vector_to_integer)
      (_port
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 8 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 16 (_entity (_out ))))
    (_port (_internal REGISTER_SECOND_NUMER ~extSTD.STANDARD.INTEGER 0 17 (_entity (_out ))))
    (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 19 (_entity (_out ))))
    (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 20 (_entity (_out ))))
    (_port (_internal REG_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 22 (_entity (_out ))))
    (_port (_internal REG_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 23 (_entity (_out ))))
    (_signal (_internal FIRST_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ))))
    (_signal (_internal SECOND_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{11~downto~8}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~4}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~131 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~132 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~134 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~133 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~135 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~137 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~136 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~138 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1310 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~139 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1311 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1313 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1312 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1314 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1316 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1315 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1317 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1319 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1318 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1321 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1320 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1323 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1322 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1325 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1324 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1327 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1326 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1329 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1328 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1331 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1330 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1333 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1332 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1335 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1334 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1337 0 167 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1336 0 167 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1339 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1338 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (MAIN_TAG(_architecture 0 0 49 (_process (_simple)(_target(6)(3)(9)(8)(7))(_sensitivity(0))(_read(10)(11)(2(d_3_0))(2(d_15_12))(2(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 )
    (3 3 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (3 3 2 2 )
    (2 3 2 3 )
    (2 2 2 3 )
    (3 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 3 2 2 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 3 2 2 )
    (2 3 3 3 )
    (2 2 3 3 )
    (3 3 2 2 )
    (2 2 3 3 )
    (3 3 2 3 )
    (2 2 2 2 3 3 3 2 )
    (3 3 2 3 )
    (2 2 2 2 3 3 3 3 )
    (3 3 2 3 )
    (2 2 2 2 3 2 3 2 )
    (3 3 2 3 )
    (2 2 2 2 3 2 2 2 )
    (3 3 2 3 )
    (2 2 2 2 3 3 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (3 3 2 3 )
    (2 2 2 2 2 3 3 3 )
    (3 3 2 3 )
    (2 2 2 2 2 3 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 2 3 2 )
  )
  (_model . DECODER_BLACK_BOX_ARCHITECTURE 4 -1
  )
)
I 000075 55 1461          1524923150959 DEC_VECTOR_TO_INTEGER_ARCHITECTURE
(_unit VHDL (dec_vector_to_integer 0 5 (dec_vector_to_integer_architecture 0 14 ))
  (_version v33)
  (_time 1524923150958 2018.04.28 16:45:50)
  (_source (\./src/DEC_VECTOR_TO_INTEGER.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524920442566)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OUTPUT ~extSTD.STANDARD.INTEGER 0 11 (_entity (_out ))))
    (_variable (_internal REZ ~extSTD.STANDARD.INTEGER 0 17 (_process 0 ((i 0)))))
    (_process
      (MAIN(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . DEC_VECTOR_TO_INTEGER_ARCHITECTURE 2 -1
  )
)
I 000071 55 11302         1524923216685 DECODER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (decoder_black_box 0 5 (decoder_black_box_architecture 0 28 ))
  (_version v33)
  (_time 1524923216685 2018.04.28 16:46:56)
  (_source (\./src/DECODER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524921194051)
    (_use )
  )
  (_component
    (DEC_VECTOR_TO_INTEGER
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 ((i 4)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 35 (_entity (_in ))))
        (_port (_internal OUTPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_REG_TAG 0 44 (_component DEC_VECTOR_TO_INTEGER )
    (_port
      ((INPUT)(INSTRUCTION(d_11_8)))
      ((OUTPUT)(FIRST_REGISTER_INTEGER))
    )
    (_use (_entity . dec_vector_to_integer)
      (_port
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation SECOND_REG_TAG 0 45 (_component DEC_VECTOR_TO_INTEGER )
    (_port
      ((INPUT)(INSTRUCTION(d_7_4)))
      ((OUTPUT)(SECOND_REGISTER_INTEGER))
    )
    (_use (_entity . dec_vector_to_integer)
      (_port
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 8 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 16 (_entity (_out ))))
    (_port (_internal REGISTER_SECOND_NUMER ~extSTD.STANDARD.INTEGER 0 17 (_entity (_out ))))
    (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 19 (_entity (_out ))))
    (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 20 (_entity (_out ))))
    (_port (_internal REG_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 22 (_entity (_out ))))
    (_port (_internal REG_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 23 (_entity (_out ))))
    (_signal (_internal FIRST_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ))))
    (_signal (_internal SECOND_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{11~downto~8}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~4}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~131 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~132 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~134 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~133 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~135 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~137 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~136 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~138 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1310 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~139 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1311 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1313 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1312 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1314 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1316 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1315 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1317 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1319 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1318 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1321 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1320 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1323 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1322 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1325 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1324 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1327 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1326 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1329 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1328 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1331 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1330 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1333 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1332 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1335 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1334 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1337 0 165 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1336 0 165 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1339 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1338 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (MAIN_TAG(_architecture 0 0 47 (_process (_simple)(_target(3)(6)(8)(7)(9))(_sensitivity(0))(_read(10)(11)(2(d_3_0))(2(d_15_12))(2(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 )
    (3 3 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (3 3 2 2 )
    (2 3 2 3 )
    (2 2 2 3 )
    (3 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 3 2 2 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 3 2 2 )
    (2 3 3 3 )
    (2 2 3 3 )
    (3 3 2 2 )
    (2 2 3 3 )
    (3 3 2 3 )
    (2 2 2 2 3 3 3 2 )
    (3 3 2 3 )
    (2 2 2 2 3 3 3 3 )
    (3 3 2 3 )
    (2 2 2 2 3 2 3 2 )
    (3 3 2 3 )
    (2 2 2 2 3 2 2 2 )
    (3 3 2 3 )
    (2 2 2 2 3 3 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (3 3 2 3 )
    (2 2 2 2 2 3 3 3 )
    (3 3 2 3 )
    (2 2 2 2 2 3 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 2 3 2 )
  )
  (_model . DECODER_BLACK_BOX_ARCHITECTURE 4 -1
  )
)
I 000071 55 11303         1524923458547 DECODER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (decoder_black_box 0 5 (decoder_black_box_architecture 0 28 ))
  (_version v33)
  (_time 1524923458547 2018.04.28 16:50:58)
  (_source (\./src/DECODER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524923458420)
    (_use )
  )
  (_component
    (DEC_VECTOR_TO_INTEGER
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 ((i 4)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 35 (_entity (_in ))))
        (_port (_internal OUTPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_REG_TAG 0 44 (_component DEC_VECTOR_TO_INTEGER )
    (_port
      ((INPUT)(INSTRUCTION(d_11_8)))
      ((OUTPUT)(FIRST_REGISTER_INTEGER))
    )
    (_use (_entity . dec_vector_to_integer)
      (_port
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation SECOND_REG_TAG 0 45 (_component DEC_VECTOR_TO_INTEGER )
    (_port
      ((INPUT)(INSTRUCTION(d_7_4)))
      ((OUTPUT)(SECOND_REGISTER_INTEGER))
    )
    (_use (_entity . dec_vector_to_integer)
      (_port
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 8 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 16 (_entity (_out ))))
    (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 17 (_entity (_out ))))
    (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 19 (_entity (_out ))))
    (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 20 (_entity (_out ))))
    (_port (_internal REG_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 22 (_entity (_out ))))
    (_port (_internal REG_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 23 (_entity (_out ))))
    (_signal (_internal FIRST_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ))))
    (_signal (_internal SECOND_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{11~downto~8}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~4}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~131 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~132 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~134 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~133 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~135 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~137 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~136 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~138 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1310 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~139 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1311 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1313 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1312 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1314 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1316 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1315 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1317 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1319 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1318 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1321 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1320 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1323 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1322 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1325 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1324 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1327 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1326 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1329 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1328 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1331 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1330 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1333 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1332 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1335 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1334 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1337 0 165 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1336 0 165 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1339 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1338 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (MAIN_TAG(_architecture 0 0 47 (_process (_simple)(_target(4)(5)(7)(3)(6))(_sensitivity(0))(_read(10)(11)(2(d_3_0))(2(d_15_12))(2(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 )
    (3 3 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (3 3 2 2 )
    (2 3 2 3 )
    (2 2 2 3 )
    (3 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 3 2 2 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 3 2 2 )
    (2 3 3 3 )
    (2 2 3 3 )
    (3 3 2 2 )
    (2 2 3 3 )
    (3 3 2 3 )
    (2 2 2 2 3 3 3 2 )
    (3 3 2 3 )
    (2 2 2 2 3 3 3 3 )
    (3 3 2 3 )
    (2 2 2 2 3 2 3 2 )
    (3 3 2 3 )
    (2 2 2 2 3 2 2 2 )
    (3 3 2 3 )
    (2 2 2 2 3 3 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (3 3 2 3 )
    (2 2 2 2 2 3 3 3 )
    (3 3 2 3 )
    (2 2 2 2 2 3 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 2 3 2 )
  )
  (_model . DECODER_BLACK_BOX_ARCHITECTURE 4 -1
  )
)
I 000071 55 11303         1524923767740 DECODER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (decoder_black_box 0 5 (decoder_black_box_architecture 0 25 ))
  (_version v33)
  (_time 1524923767741 2018.04.28 16:56:07)
  (_source (\./src/DECODER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524923458420)
    (_use )
  )
  (_component
    (DEC_VECTOR_TO_INTEGER
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 ((i 4)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_entity (_in ))))
        (_port (_internal OUTPUT ~extSTD.STANDARD.INTEGER 0 33 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_REG_TAG 0 41 (_component DEC_VECTOR_TO_INTEGER )
    (_port
      ((INPUT)(INSTRUCTION(d_11_8)))
      ((OUTPUT)(FIRST_REGISTER_INTEGER))
    )
    (_use (_entity . dec_vector_to_integer)
      (_port
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation SECOND_REG_TAG 0 42 (_component DEC_VECTOR_TO_INTEGER )
    (_port
      ((INPUT)(INSTRUCTION(d_7_4)))
      ((OUTPUT)(SECOND_REGISTER_INTEGER))
    )
    (_use (_entity . dec_vector_to_integer)
      (_port
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 8 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 16 (_entity (_out ))))
    (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 17 (_entity (_out ))))
    (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 19 (_entity (_out ))))
    (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 20 (_entity (_out ))))
    (_port (_internal REG_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 22 (_entity (_out ))))
    (_port (_internal REG_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 23 (_entity (_out ))))
    (_signal (_internal FIRST_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 37 (_architecture (_uni ))))
    (_signal (_internal SECOND_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{11~downto~8}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~4}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~131 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~132 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~134 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~133 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~135 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~137 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~136 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~138 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1310 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~139 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1311 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1313 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1312 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1314 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1316 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1315 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1317 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1319 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1318 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1321 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1320 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1323 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1322 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1325 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1324 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1327 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1326 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1329 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1328 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1331 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1330 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1333 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1332 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1335 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1334 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1337 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1336 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1339 0 166 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1338 0 166 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (MAIN_TAG(_architecture 0 0 44 (_process (_simple)(_target(7)(5)(4)(6)(3))(_sensitivity(0))(_read(10)(11)(2(d_3_0))(2(d_15_12))(2(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 )
    (3 3 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (3 3 2 2 )
    (2 3 2 3 )
    (2 2 2 3 )
    (3 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 3 2 2 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 3 2 2 )
    (2 3 3 3 )
    (2 2 3 3 )
    (3 3 2 2 )
    (2 2 3 3 )
    (3 3 2 3 )
    (2 2 2 2 3 3 3 2 )
    (3 3 2 3 )
    (2 2 2 2 3 3 3 3 )
    (3 3 2 3 )
    (2 2 2 2 3 2 3 2 )
    (3 3 2 3 )
    (2 2 2 2 3 2 2 2 )
    (3 3 2 3 )
    (2 2 2 2 3 3 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (3 3 2 3 )
    (2 2 2 2 2 3 3 3 )
    (3 3 2 3 )
    (2 2 2 2 2 3 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 2 3 2 )
  )
  (_model . DECODER_BLACK_BOX_ARCHITECTURE 4 -1
  )
)
I 000071 55 11126         1524923771721 DECODER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (decoder_black_box 0 5 (decoder_black_box_architecture 0 25 ))
  (_version v33)
  (_time 1524923771721 2018.04.28 16:56:11)
  (_source (\./src/DECODER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524923771668)
    (_use )
  )
  (_component
    (DEC_VECTOR_TO_INTEGER
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 ((i 4)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_entity (_in ))))
        (_port (_internal OUTPUT ~extSTD.STANDARD.INTEGER 0 33 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_REG_TAG 0 41 (_component DEC_VECTOR_TO_INTEGER )
    (_port
      ((INPUT)(INSTRUCTION(d_11_8)))
      ((OUTPUT)(FIRST_REGISTER_INTEGER))
    )
    (_use (_entity . dec_vector_to_integer)
      (_port
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation SECOND_REG_TAG 0 42 (_component DEC_VECTOR_TO_INTEGER )
    (_port
      ((INPUT)(INSTRUCTION(d_7_4)))
      ((OUTPUT)(SECOND_REGISTER_INTEGER))
    )
    (_use (_entity . dec_vector_to_integer)
      (_port
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 8 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 16 (_entity (_out ))))
    (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 17 (_entity (_out ))))
    (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 19 (_entity (_out ))))
    (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 20 (_entity (_out ))))
    (_signal (_internal FIRST_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 37 (_architecture (_uni ))))
    (_signal (_internal SECOND_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{11~downto~8}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~4}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~131 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~132 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~134 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~133 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~135 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~137 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~136 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~138 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1310 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~139 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1311 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1313 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1312 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1314 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1316 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1315 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1317 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1319 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1318 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1321 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1320 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1323 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1322 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1325 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1324 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1327 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1326 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1329 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1328 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1331 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1330 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1333 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1332 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1335 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1334 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1337 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1336 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1339 0 166 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1338 0 166 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (MAIN_TAG(_architecture 0 0 44 (_process (_simple)(_target(3)(6)(4)(7)(5))(_sensitivity(0))(_read(8)(9)(2(d_3_0))(2(d_15_12))(2(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 )
    (3 3 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (3 3 2 2 )
    (2 3 2 3 )
    (2 2 2 3 )
    (3 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 3 2 2 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 3 2 2 )
    (2 3 3 3 )
    (2 2 3 3 )
    (3 3 2 2 )
    (2 2 3 3 )
    (3 3 2 3 )
    (2 2 2 2 3 3 3 2 )
    (3 3 2 3 )
    (2 2 2 2 3 3 3 3 )
    (3 3 2 3 )
    (2 2 2 2 3 2 3 2 )
    (3 3 2 3 )
    (2 2 2 2 3 2 2 2 )
    (3 3 2 3 )
    (2 2 2 2 3 3 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (3 3 2 3 )
    (2 2 2 2 2 3 3 3 )
    (3 3 2 3 )
    (2 2 2 2 2 3 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 2 3 2 )
  )
  (_model . DECODER_BLACK_BOX_ARCHITECTURE 4 -1
  )
)
I 000071 55 11126         1524923979199 DECODER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (decoder_black_box 0 5 (decoder_black_box_architecture 0 25 ))
  (_version v33)
  (_time 1524923979200 2018.04.28 16:59:39)
  (_source (\./src/DECODER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524923771668)
    (_use )
  )
  (_component
    (DEC_VECTOR_TO_INTEGER
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 ((i 4)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_entity (_in ))))
        (_port (_internal OUTPUT ~extSTD.STANDARD.INTEGER 0 33 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_REG_TAG 0 41 (_component DEC_VECTOR_TO_INTEGER )
    (_port
      ((INPUT)(INSTRUCTION(d_11_8)))
      ((OUTPUT)(FIRST_REGISTER_INTEGER))
    )
    (_use (_entity . dec_vector_to_integer)
      (_port
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation SECOND_REG_TAG 0 42 (_component DEC_VECTOR_TO_INTEGER )
    (_port
      ((INPUT)(INSTRUCTION(d_7_4)))
      ((OUTPUT)(SECOND_REGISTER_INTEGER))
    )
    (_use (_entity . dec_vector_to_integer)
      (_port
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 8 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 16 (_entity (_out ))))
    (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 17 (_entity (_out ))))
    (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 19 (_entity (_out ))))
    (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 20 (_entity (_out ))))
    (_signal (_internal FIRST_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 37 (_architecture (_uni ))))
    (_signal (_internal SECOND_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{11~downto~8}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~4}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~131 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~132 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~134 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~133 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~135 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~137 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~136 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~138 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1310 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~139 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1311 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1313 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1312 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1314 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1316 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1315 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1317 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1319 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1318 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1321 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1320 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1323 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1322 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1325 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1324 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1327 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1326 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1329 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1328 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1331 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1330 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1333 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1332 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1335 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1334 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1337 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1336 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1339 0 166 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1338 0 166 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (MAIN_TAG(_architecture 0 0 44 (_process (_simple)(_target(4)(6)(7)(3)(5))(_sensitivity(0))(_read(8)(9)(2(d_3_0))(2(d_15_12))(2(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 )
    (3 3 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (3 3 2 2 )
    (2 3 2 3 )
    (2 2 2 3 )
    (3 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 3 2 2 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 3 2 2 )
    (2 3 3 3 )
    (2 2 3 3 )
    (3 3 2 2 )
    (2 2 3 3 )
    (3 3 2 3 )
    (2 2 2 2 3 3 3 2 )
    (3 3 2 3 )
    (2 2 2 2 3 3 3 3 )
    (3 3 2 3 )
    (2 2 2 2 3 2 3 2 )
    (3 3 2 3 )
    (2 2 2 2 3 2 2 2 )
    (3 3 2 3 )
    (2 2 2 2 3 3 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (3 3 2 3 )
    (2 2 2 2 2 3 3 3 )
    (3 3 2 3 )
    (2 2 2 2 2 3 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 2 3 2 )
  )
  (_model . DECODER_BLACK_BOX_ARCHITECTURE 4 -1
  )
)
I 000071 55 11126         1524924213056 DECODER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (decoder_black_box 0 5 (decoder_black_box_architecture 0 25 ))
  (_version v33)
  (_time 1524924213057 2018.04.28 17:03:33)
  (_source (\./src/DECODER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524923771668)
    (_use )
  )
  (_component
    (DEC_VECTOR_TO_INTEGER
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 ((i 4)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_entity (_in ))))
        (_port (_internal OUTPUT ~extSTD.STANDARD.INTEGER 0 33 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_REG_TAG 0 41 (_component DEC_VECTOR_TO_INTEGER )
    (_port
      ((INPUT)(INSTRUCTION(d_11_8)))
      ((OUTPUT)(FIRST_REGISTER_INTEGER))
    )
    (_use (_entity . dec_vector_to_integer)
      (_port
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation SECOND_REG_TAG 0 42 (_component DEC_VECTOR_TO_INTEGER )
    (_port
      ((INPUT)(INSTRUCTION(d_7_4)))
      ((OUTPUT)(SECOND_REGISTER_INTEGER))
    )
    (_use (_entity . dec_vector_to_integer)
      (_port
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 8 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 16 (_entity (_out ))))
    (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 17 (_entity (_out ))))
    (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 19 (_entity (_out ))))
    (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 20 (_entity (_out ))))
    (_signal (_internal FIRST_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 37 (_architecture (_uni ))))
    (_signal (_internal SECOND_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{11~downto~8}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~4}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~131 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~132 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~134 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~133 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~135 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~137 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~136 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~138 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1310 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~139 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1311 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1313 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1312 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1314 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1316 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1315 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1317 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1319 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1318 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1321 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1320 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1323 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1322 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1325 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1324 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1327 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1326 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1329 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1328 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1331 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1330 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1333 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1332 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1335 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1334 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1337 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1336 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1339 0 166 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1338 0 166 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (MAIN_TAG(_architecture 0 0 44 (_process (_simple)(_target(5)(7)(4)(3)(6))(_sensitivity(0))(_read(8)(9)(2(d_3_0))(2(d_15_12))(2(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 )
    (3 3 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (3 3 2 2 )
    (2 3 2 3 )
    (2 2 2 3 )
    (3 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 3 2 2 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 3 2 2 )
    (2 3 3 3 )
    (2 2 3 3 )
    (3 3 2 2 )
    (2 2 3 3 )
    (3 3 2 3 )
    (2 2 2 2 3 3 3 2 )
    (3 3 2 3 )
    (2 2 2 2 3 3 3 3 )
    (3 3 2 3 )
    (2 2 2 2 3 2 3 2 )
    (3 3 2 3 )
    (2 2 2 2 3 2 2 2 )
    (3 3 2 3 )
    (2 2 2 2 3 3 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (3 3 2 3 )
    (2 2 2 2 2 3 3 3 )
    (3 3 2 3 )
    (2 2 2 2 2 3 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 2 3 2 )
  )
  (_model . DECODER_BLACK_BOX_ARCHITECTURE 4 -1
  )
)
I 000071 55 11741         1524926180619 DECODER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (decoder_black_box 0 5 (decoder_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1524926180619 2018.04.28 17:36:20)
  (_source (\./src/DECODER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524926081971)
    (_use )
  )
  (_component
    (DEC_VECTOR_TO_INTEGER
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 31 (_entity -1 ((i 4)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 34 (_entity (_in ))))
        (_port (_internal OUTPUT ~extSTD.STANDARD.INTEGER 0 35 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_REG_TAG 0 43 (_component DEC_VECTOR_TO_INTEGER )
    (_port
      ((INPUT)(INSTRUCTION(d_11_8)))
      ((OUTPUT)(FIRST_REGISTER_INTEGER))
    )
    (_use (_entity . dec_vector_to_integer)
      (_port
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation SECOND_REG_TAG 0 44 (_component DEC_VECTOR_TO_INTEGER )
    (_port
      ((INPUT)(INSTRUCTION(d_7_4)))
      ((OUTPUT)(SECOND_REGISTER_INTEGER))
    )
    (_use (_entity . dec_vector_to_integer)
      (_port
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 8 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 16 (_entity (_out ))))
    (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 17 (_entity (_out ))))
    (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 21 (_entity (_out ))))
    (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 22 (_entity (_out ))))
    (_signal (_internal FIRST_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ))))
    (_signal (_internal SECOND_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{11~downto~8}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~4}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~131 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~132 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~134 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~133 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~135 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~137 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~136 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~138 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1310 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~139 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1311 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1313 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1312 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1314 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1316 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1315 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1317 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1319 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1318 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1321 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1320 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1323 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1322 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1325 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1324 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1327 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1326 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1329 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1328 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1331 0 167 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1330 0 167 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1333 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1332 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1335 0 179 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1334 0 179 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1337 0 185 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1336 0 185 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1339 0 191 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1338 0 191 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1340 0 197 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1342 0 203 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1341 0 203 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (MAIN_TAG(_architecture 0 0 46 (_process (_simple)(_target(3)(5)(6)(7)(4)(8))(_sensitivity(0))(_read(9)(10)(2(d_3_0))(2(d_15_12))(2(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 )
    (3 3 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (3 3 2 2 )
    (2 3 2 3 )
    (2 2 2 3 )
    (3 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 3 2 2 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 3 2 2 )
    (2 3 3 3 )
    (2 2 3 3 )
    (3 3 2 2 )
    (2 2 3 3 )
    (3 3 2 3 )
    (2 2 2 2 3 3 3 2 )
    (3 3 2 3 )
    (2 2 2 2 3 3 3 3 )
    (3 3 2 3 )
    (2 2 2 2 3 2 3 2 )
    (3 3 2 3 )
    (2 2 2 2 3 2 2 2 )
    (3 3 2 3 )
    (2 2 2 2 3 3 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (3 3 2 3 )
    (2 2 2 2 2 3 3 3 )
    (3 3 2 3 )
    (2 2 2 2 2 3 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 )
    (3 3 2 2 )
    (2 2 2 2 )
  )
  (_model . DECODER_BLACK_BOX_ARCHITECTURE 4 -1
  )
)
I 000071 55 11840         1524926375547 DECODER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (decoder_black_box 0 5 (decoder_black_box_architecture 0 28 ))
  (_version v33)
  (_time 1524926375547 2018.04.28 17:39:35)
  (_source (\./src/DECODER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524926375504)
    (_use )
  )
  (_component
    (DEC_VECTOR_TO_INTEGER
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 ((i 4)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 35 (_entity (_in ))))
        (_port (_internal OUTPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_REG_TAG 0 44 (_component DEC_VECTOR_TO_INTEGER )
    (_port
      ((INPUT)(INSTRUCTION(d_11_8)))
      ((OUTPUT)(FIRST_REGISTER_INTEGER))
    )
    (_use (_entity . dec_vector_to_integer)
      (_port
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation SECOND_REG_TAG 0 45 (_component DEC_VECTOR_TO_INTEGER )
    (_port
      ((INPUT)(INSTRUCTION(d_7_4)))
      ((OUTPUT)(SECOND_REGISTER_INTEGER))
    )
    (_use (_entity . dec_vector_to_integer)
      (_port
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 8 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 16 (_entity (_out ))))
    (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 17 (_entity (_out ))))
    (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 22 (_entity (_out ))))
    (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 23 (_entity (_out ))))
    (_signal (_internal FIRST_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ))))
    (_signal (_internal SECOND_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{11~downto~8}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~4}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~13 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~131 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~132 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~134 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~133 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~135 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~137 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~136 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~138 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1310 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~139 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1311 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1313 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1312 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1314 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1316 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1315 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1317 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1319 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1318 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1321 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1320 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1323 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1322 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1325 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1324 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1327 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1326 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1329 0 165 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1328 0 165 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1331 0 171 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1330 0 171 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1333 0 177 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1332 0 177 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1335 0 183 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1334 0 183 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1337 0 189 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1336 0 189 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1339 0 195 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1338 0 195 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1340 0 201 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1342 0 207 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1341 0 207 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (MAIN_TAG(_architecture 0 0 47 (_process (_simple)(_target(3)(8)(9)(7)(4)(6)(5))(_sensitivity(0))(_read(10)(11)(1)(2(d_3_0))(2(d_15_12))(2(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 )
    (3 3 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (3 3 2 2 )
    (2 3 2 3 )
    (2 2 2 3 )
    (3 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 3 2 2 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 3 2 2 )
    (2 3 3 3 )
    (2 2 3 3 )
    (3 3 2 2 )
    (2 2 3 3 )
    (3 3 2 3 )
    (2 2 2 2 3 3 3 2 )
    (3 3 2 3 )
    (2 2 2 2 3 3 3 3 )
    (3 3 2 3 )
    (2 2 2 2 3 2 3 2 )
    (3 3 2 3 )
    (2 2 2 2 3 2 2 2 )
    (3 3 2 3 )
    (2 2 2 2 3 3 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (3 3 2 3 )
    (2 2 2 2 2 3 3 3 )
    (3 3 2 3 )
    (2 2 2 2 2 3 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 )
    (3 3 2 2 )
    (2 2 2 2 )
  )
  (_model . DECODER_BLACK_BOX_ARCHITECTURE 4 -1
  )
)
I 000071 55 11842         1524932450407 DECODER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (decoder_black_box 0 5 (decoder_black_box_architecture 0 28 ))
  (_version v33)
  (_time 1524932450407 2018.04.28 19:20:50)
  (_source (\./src/DECODER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524926375504)
    (_use )
  )
  (_component
    (DEC_VECTOR_TO_INTEGER
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 ((i 4)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 35 (_entity (_in ))))
        (_port (_internal OUTPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_REG_TAG 0 44 (_component DEC_VECTOR_TO_INTEGER )
    (_port
      ((INPUT)(INSTRUCTION(d_11_8)))
      ((OUTPUT)(FIRST_REGISTER_INTEGER))
    )
    (_use (_entity . dec_vector_to_integer)
      (_port
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation SECOND_REG_TAG 0 45 (_component DEC_VECTOR_TO_INTEGER )
    (_port
      ((INPUT)(INSTRUCTION(d_7_4)))
      ((OUTPUT)(SECOND_REGISTER_INTEGER))
    )
    (_use (_entity . dec_vector_to_integer)
      (_port
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 8 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 16 (_entity (_out ))))
    (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 17 (_entity (_out ))))
    (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 22 (_entity (_out ))))
    (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 23 (_entity (_out ))))
    (_signal (_internal FIRST_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ))))
    (_signal (_internal SECOND_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{11~downto~8}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~4}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~131 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~132 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~134 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~133 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~135 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~137 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~136 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~138 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1310 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~139 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1311 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1313 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1312 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1314 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1316 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1315 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1317 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1319 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1318 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1321 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1320 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1323 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1322 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1325 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1324 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1327 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1326 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1329 0 167 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1328 0 167 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1331 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1330 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1333 0 179 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1332 0 179 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1335 0 185 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1334 0 185 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1337 0 191 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1336 0 191 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1339 0 197 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1338 0 197 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1340 0 203 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1342 0 209 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1341 0 209 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (MAIN_TAG(_architecture 0 0 47 (_process (_simple)(_target(3)(5)(6)(8)(9)(7)(4))(_sensitivity(0))(_read(10)(11)(2(d_3_0))(2(d_15_12))(2(d_7_0))(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 )
    (3 3 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (3 3 2 2 )
    (2 3 2 3 )
    (2 2 2 3 )
    (3 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 3 2 2 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 3 2 2 )
    (2 3 3 3 )
    (2 2 3 3 )
    (3 3 2 2 )
    (2 2 3 3 )
    (3 3 2 3 )
    (2 2 2 2 3 3 3 2 )
    (3 3 2 3 )
    (2 2 2 2 3 3 3 3 )
    (3 3 2 3 )
    (2 2 2 2 3 2 3 2 )
    (3 3 2 3 )
    (2 2 2 2 3 2 2 2 )
    (3 3 2 3 )
    (2 2 2 2 3 3 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (3 3 2 3 )
    (2 2 2 2 2 3 3 3 )
    (3 3 2 3 )
    (2 2 2 2 2 3 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 )
    (3 3 2 2 )
    (2 2 2 2 )
  )
  (_model . DECODER_BLACK_BOX_ARCHITECTURE 4 -1
  )
)
I 000071 55 11842         1524932475106 DECODER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (decoder_black_box 0 5 (decoder_black_box_architecture 0 28 ))
  (_version v33)
  (_time 1524932475106 2018.04.28 19:21:15)
  (_source (\./src/DECODER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524926375504)
    (_use )
  )
  (_component
    (DEC_VECTOR_TO_INTEGER
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 ((i 4)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 35 (_entity (_in ))))
        (_port (_internal OUTPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_REG_TAG 0 44 (_component DEC_VECTOR_TO_INTEGER )
    (_port
      ((INPUT)(INSTRUCTION(d_11_8)))
      ((OUTPUT)(FIRST_REGISTER_INTEGER))
    )
    (_use (_entity . dec_vector_to_integer)
      (_port
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation SECOND_REG_TAG 0 45 (_component DEC_VECTOR_TO_INTEGER )
    (_port
      ((INPUT)(INSTRUCTION(d_7_4)))
      ((OUTPUT)(SECOND_REGISTER_INTEGER))
    )
    (_use (_entity . dec_vector_to_integer)
      (_port
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 8 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 16 (_entity (_out ))))
    (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 17 (_entity (_out ))))
    (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 22 (_entity (_out ))))
    (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 23 (_entity (_out ))))
    (_signal (_internal FIRST_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ))))
    (_signal (_internal SECOND_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{11~downto~8}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~4}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~131 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~132 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~134 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~133 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~135 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~137 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~136 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~138 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1310 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~139 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1311 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1313 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1312 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1314 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1316 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1315 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1317 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1319 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1318 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1321 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1320 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1323 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1322 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1325 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1324 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1327 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1326 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1329 0 167 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1328 0 167 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1331 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1330 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1333 0 179 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1332 0 179 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1335 0 185 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1334 0 185 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1337 0 191 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1336 0 191 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1339 0 197 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1338 0 197 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1340 0 203 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1342 0 209 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1341 0 209 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (MAIN_TAG(_architecture 0 0 47 (_process (_simple)(_target(5)(6)(4)(8)(7)(3)(9))(_sensitivity(0))(_read(10)(11)(2(d_3_0))(2(d_15_12))(2(d_7_0))(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 )
    (3 3 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (3 3 2 2 )
    (2 3 2 3 )
    (2 2 2 3 )
    (3 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 3 2 2 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 3 2 2 )
    (2 3 3 3 )
    (2 2 3 3 )
    (3 3 2 2 )
    (2 2 3 3 )
    (3 3 2 3 )
    (2 2 2 2 3 3 3 2 )
    (3 3 2 3 )
    (2 2 2 2 3 3 3 3 )
    (3 3 2 3 )
    (2 2 2 2 3 2 3 2 )
    (3 3 2 3 )
    (2 2 2 2 3 2 2 2 )
    (3 3 2 3 )
    (2 2 2 2 3 3 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (3 3 2 3 )
    (2 2 2 2 2 3 3 3 )
    (3 3 2 3 )
    (2 2 2 2 2 3 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 )
    (3 3 2 2 )
    (2 2 2 2 )
  )
  (_model . DECODER_BLACK_BOX_ARCHITECTURE 4 -1
  )
)
I 000071 55 11842         1524932753185 DECODER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (decoder_black_box 0 5 (decoder_black_box_architecture 0 28 ))
  (_version v33)
  (_time 1524932753185 2018.04.28 19:25:53)
  (_source (\./src/DECODER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524926375504)
    (_use )
  )
  (_component
    (DEC_VECTOR_TO_INTEGER
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 ((i 4)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 35 (_entity (_in ))))
        (_port (_internal OUTPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_REG_TAG 0 44 (_component DEC_VECTOR_TO_INTEGER )
    (_port
      ((INPUT)(INSTRUCTION(d_11_8)))
      ((OUTPUT)(FIRST_REGISTER_INTEGER))
    )
    (_use (_entity . dec_vector_to_integer)
      (_port
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation SECOND_REG_TAG 0 45 (_component DEC_VECTOR_TO_INTEGER )
    (_port
      ((INPUT)(INSTRUCTION(d_7_4)))
      ((OUTPUT)(SECOND_REGISTER_INTEGER))
    )
    (_use (_entity . dec_vector_to_integer)
      (_port
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 8 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 16 (_entity (_out ))))
    (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 17 (_entity (_out ))))
    (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 22 (_entity (_out ))))
    (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 23 (_entity (_out ))))
    (_signal (_internal FIRST_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ))))
    (_signal (_internal SECOND_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{11~downto~8}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~4}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~131 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~132 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~134 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~133 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~135 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~137 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~136 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~138 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1310 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~139 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1311 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1313 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1312 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1314 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1316 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1315 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1317 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1319 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1318 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1321 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1320 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1323 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1322 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1325 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1324 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1327 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1326 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1329 0 167 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1328 0 167 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1331 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1330 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1333 0 179 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1332 0 179 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1335 0 185 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1334 0 185 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1337 0 191 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1336 0 191 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1339 0 197 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1338 0 197 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1340 0 203 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1342 0 209 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1341 0 209 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (MAIN_TAG(_architecture 0 0 47 (_process (_simple)(_target(4)(3)(6)(9)(5)(7)(8))(_sensitivity(0))(_read(10)(11)(1)(2(d_3_0))(2(d_15_12))(2(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 )
    (3 3 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (3 3 2 2 )
    (2 3 2 3 )
    (2 2 2 3 )
    (3 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 3 2 2 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 3 2 2 )
    (2 3 3 3 )
    (2 2 3 3 )
    (3 3 2 2 )
    (2 2 3 3 )
    (3 3 2 3 )
    (2 2 2 2 3 3 3 2 )
    (3 3 2 3 )
    (2 2 2 2 3 3 3 3 )
    (3 3 2 3 )
    (2 2 2 2 3 2 3 2 )
    (3 3 2 3 )
    (2 2 2 2 3 2 2 2 )
    (3 3 2 3 )
    (2 2 2 2 3 3 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (3 3 2 3 )
    (2 2 2 2 2 3 3 3 )
    (3 3 2 3 )
    (2 2 2 2 2 3 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 )
    (3 3 2 2 )
    (2 2 2 2 )
  )
  (_model . DECODER_BLACK_BOX_ARCHITECTURE 4 -1
  )
)
I 000071 55 4064          1524932952375 DECODER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (decoder_black_box 0 5 (decoder_black_box_architecture 0 28 ))
  (_version v33)
  (_time 1524932952375 2018.04.28 19:29:12)
  (_source (\./src/DECODER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524926375504)
    (_use )
  )
  (_component
    (DEC_VECTOR_TO_INTEGER
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 ((i 4)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 35 (_entity (_in ))))
        (_port (_internal OUTPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_REG_TAG 0 44 (_component DEC_VECTOR_TO_INTEGER )
    (_port
      ((INPUT)(INSTRUCTION(d_11_8)))
      ((OUTPUT)(FIRST_REGISTER_INTEGER))
    )
    (_use (_entity . dec_vector_to_integer)
      (_port
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation SECOND_REG_TAG 0 45 (_component DEC_VECTOR_TO_INTEGER )
    (_port
      ((INPUT)(INSTRUCTION(d_7_4)))
      ((OUTPUT)(SECOND_REGISTER_INTEGER))
    )
    (_use (_entity . dec_vector_to_integer)
      (_port
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 8 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 16 (_entity (_out ))))
    (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 17 (_entity (_out ))))
    (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 22 (_entity (_out ))))
    (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 23 (_entity (_out ))))
    (_signal (_internal FIRST_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ))))
    (_signal (_internal SECOND_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{11~downto~8}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~4}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(8)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . DECODER_BLACK_BOX_ARCHITECTURE 5 -1
  )
)
I 000071 55 4064          1524933012153 DECODER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (decoder_black_box 0 5 (decoder_black_box_architecture 0 28 ))
  (_version v33)
  (_time 1524933012153 2018.04.28 19:30:12)
  (_source (\./src/DECODER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524926375504)
    (_use )
  )
  (_component
    (DEC_VECTOR_TO_INTEGER
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 ((i 4)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 35 (_entity (_in ))))
        (_port (_internal OUTPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_REG_TAG 0 44 (_component DEC_VECTOR_TO_INTEGER )
    (_port
      ((INPUT)(INSTRUCTION(d_11_8)))
      ((OUTPUT)(FIRST_REGISTER_INTEGER))
    )
    (_use (_entity . dec_vector_to_integer)
      (_port
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation SECOND_REG_TAG 0 45 (_component DEC_VECTOR_TO_INTEGER )
    (_port
      ((INPUT)(INSTRUCTION(d_7_4)))
      ((OUTPUT)(SECOND_REGISTER_INTEGER))
    )
    (_use (_entity . dec_vector_to_integer)
      (_port
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 8 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 16 (_entity (_out ))))
    (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 17 (_entity (_out ))))
    (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 22 (_entity (_out ))))
    (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 23 (_entity (_out ))))
    (_signal (_internal FIRST_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ))))
    (_signal (_internal SECOND_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{11~downto~8}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~4}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(8)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . DECODER_BLACK_BOX_ARCHITECTURE 5 -1
  )
)
I 000071 55 4064          1524933127973 DECODER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (decoder_black_box 0 5 (decoder_black_box_architecture 0 28 ))
  (_version v33)
  (_time 1524933127972 2018.04.28 19:32:07)
  (_source (\./src/DECODER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524926375504)
    (_use )
  )
  (_component
    (DEC_VECTOR_TO_INTEGER
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 ((i 4)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 35 (_entity (_in ))))
        (_port (_internal OUTPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_REG_TAG 0 44 (_component DEC_VECTOR_TO_INTEGER )
    (_port
      ((INPUT)(INSTRUCTION(d_11_8)))
      ((OUTPUT)(FIRST_REGISTER_INTEGER))
    )
    (_use (_entity . dec_vector_to_integer)
      (_port
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation SECOND_REG_TAG 0 45 (_component DEC_VECTOR_TO_INTEGER )
    (_port
      ((INPUT)(INSTRUCTION(d_7_4)))
      ((OUTPUT)(SECOND_REGISTER_INTEGER))
    )
    (_use (_entity . dec_vector_to_integer)
      (_port
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 8 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 16 (_entity (_out ))))
    (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 17 (_entity (_out ))))
    (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 22 (_entity (_out ))))
    (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 23 (_entity (_out ))))
    (_signal (_internal FIRST_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ))))
    (_signal (_internal SECOND_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{11~downto~8}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~4}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(8)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . DECODER_BLACK_BOX_ARCHITECTURE 5 -1
  )
)
I 000075 55 1461          1524933128065 DEC_VECTOR_TO_INTEGER_ARCHITECTURE
(_unit VHDL (dec_vector_to_integer 0 5 (dec_vector_to_integer_architecture 0 14 ))
  (_version v33)
  (_time 1524933128065 2018.04.28 19:32:08)
  (_source (\./src/DEC_VECTOR_TO_INTEGER.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524920442566)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OUTPUT ~extSTD.STANDARD.INTEGER 0 11 (_entity (_out ))))
    (_variable (_internal REZ ~extSTD.STANDARD.INTEGER 0 17 (_process 0 ((i 0)))))
    (_process
      (MAIN(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . DEC_VECTOR_TO_INTEGER_ARCHITECTURE 2 -1
  )
)
I 000071 55 11842         1524933462997 DECODER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (decoder_black_box 0 5 (decoder_black_box_architecture 0 28 ))
  (_version v33)
  (_time 1524933462997 2018.04.28 19:37:42)
  (_source (\./src/DECODER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524926375504)
    (_use )
  )
  (_component
    (DEC_VECTOR_TO_INTEGER
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 ((i 4)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 35 (_entity (_in ))))
        (_port (_internal OUTPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_REG_TAG 0 44 (_component DEC_VECTOR_TO_INTEGER )
    (_port
      ((INPUT)(INSTRUCTION(d_11_8)))
      ((OUTPUT)(FIRST_REGISTER_INTEGER))
    )
    (_use (_entity . dec_vector_to_integer)
      (_port
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation SECOND_REG_TAG 0 45 (_component DEC_VECTOR_TO_INTEGER )
    (_port
      ((INPUT)(INSTRUCTION(d_7_4)))
      ((OUTPUT)(SECOND_REGISTER_INTEGER))
    )
    (_use (_entity . dec_vector_to_integer)
      (_port
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 8 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 16 (_entity (_out ))))
    (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 17 (_entity (_out ))))
    (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 22 (_entity (_out ))))
    (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 23 (_entity (_out ))))
    (_signal (_internal FIRST_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ))))
    (_signal (_internal SECOND_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{11~downto~8}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~4}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~131 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~132 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~134 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~133 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~135 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~137 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~136 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~138 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1310 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~139 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1311 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1313 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1312 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1314 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1316 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1315 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1317 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1319 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1318 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1321 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1320 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1323 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1322 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1325 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1324 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1327 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1326 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1329 0 167 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1328 0 167 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1331 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1330 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1333 0 179 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1332 0 179 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1335 0 185 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1334 0 185 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1337 0 191 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1336 0 191 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1339 0 197 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1338 0 197 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1340 0 203 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1342 0 209 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1341 0 209 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (MAIN_TAG(_architecture 0 0 47 (_process (_simple)(_target(6)(5)(7)(8)(9)(3)(4))(_sensitivity(0))(_read(10)(11)(1)(2(d_3_0))(2(d_15_12))(2(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 )
    (3 3 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (3 3 2 2 )
    (2 3 2 3 )
    (2 2 2 3 )
    (3 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 3 2 2 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 3 2 2 )
    (2 3 3 3 )
    (2 2 3 3 )
    (3 3 2 2 )
    (2 2 3 3 )
    (3 3 2 3 )
    (2 2 2 2 3 3 3 2 )
    (3 3 2 3 )
    (2 2 2 2 3 3 3 3 )
    (3 3 2 3 )
    (2 2 2 2 3 2 3 2 )
    (3 3 2 3 )
    (2 2 2 2 3 2 2 2 )
    (3 3 2 3 )
    (2 2 2 2 3 3 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (3 3 2 3 )
    (2 2 2 2 2 3 3 3 )
    (3 3 2 3 )
    (2 2 2 2 2 3 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 )
    (3 3 2 2 )
    (2 2 2 2 )
  )
  (_model . DECODER_BLACK_BOX_ARCHITECTURE 4 -1
  )
)
I 000071 55 11842         1524933910104 DECODER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (decoder_black_box 0 5 (decoder_black_box_architecture 0 28 ))
  (_version v33)
  (_time 1524933910104 2018.04.28 19:45:10)
  (_source (\./src/DECODER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524926375504)
    (_use )
  )
  (_component
    (DEC_VECTOR_TO_INTEGER
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 ((i 4)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 35 (_entity (_in ))))
        (_port (_internal OUTPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_REG_TAG 0 44 (_component DEC_VECTOR_TO_INTEGER )
    (_port
      ((INPUT)(INSTRUCTION(d_11_8)))
      ((OUTPUT)(FIRST_REGISTER_INTEGER))
    )
    (_use (_entity . dec_vector_to_integer)
      (_port
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation SECOND_REG_TAG 0 45 (_component DEC_VECTOR_TO_INTEGER )
    (_port
      ((INPUT)(INSTRUCTION(d_7_4)))
      ((OUTPUT)(SECOND_REGISTER_INTEGER))
    )
    (_use (_entity . dec_vector_to_integer)
      (_port
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 8 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 16 (_entity (_out ))))
    (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 17 (_entity (_out ))))
    (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 22 (_entity (_out ))))
    (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 23 (_entity (_out ))))
    (_signal (_internal FIRST_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ))))
    (_signal (_internal SECOND_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{11~downto~8}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~4}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~131 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~132 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~134 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~133 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~135 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~137 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~136 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~138 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1310 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~139 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1311 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1313 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1312 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1314 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1316 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1315 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1317 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1319 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1318 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1321 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1320 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1323 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1322 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1325 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1324 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1327 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1326 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1329 0 167 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1328 0 167 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1331 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1330 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1333 0 179 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1332 0 179 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1335 0 185 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1334 0 185 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1337 0 191 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1336 0 191 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1339 0 197 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1338 0 197 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1340 0 203 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1342 0 209 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1341 0 209 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (MAIN_TAG(_architecture 0 0 47 (_process (_simple)(_target(4)(7)(3)(6)(8)(9)(5))(_sensitivity(0))(_read(10)(11)(1)(2(d_3_0))(2(d_15_12))(2(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 )
    (3 3 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (3 3 2 2 )
    (2 3 2 3 )
    (2 2 2 3 )
    (3 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 3 2 2 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 3 2 2 )
    (2 3 3 3 )
    (2 2 3 3 )
    (3 3 2 2 )
    (2 2 3 3 )
    (3 3 2 3 )
    (2 2 2 2 3 3 3 2 )
    (3 3 2 3 )
    (2 2 2 2 3 3 3 3 )
    (3 3 2 3 )
    (2 2 2 2 3 2 3 2 )
    (3 3 2 3 )
    (2 2 2 2 3 2 2 2 )
    (3 3 2 3 )
    (2 2 2 2 3 3 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (3 3 2 3 )
    (2 2 2 2 2 3 3 3 )
    (3 3 2 3 )
    (2 2 2 2 2 3 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 )
    (3 3 2 2 )
    (2 2 2 2 )
  )
  (_model . DECODER_BLACK_BOX_ARCHITECTURE 4 -1
  )
)
I 000075 55 1461          1524933910216 DEC_VECTOR_TO_INTEGER_ARCHITECTURE
(_unit VHDL (dec_vector_to_integer 0 5 (dec_vector_to_integer_architecture 0 14 ))
  (_version v33)
  (_time 1524933910215 2018.04.28 19:45:10)
  (_source (\./src/DEC_VECTOR_TO_INTEGER.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524920442566)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OUTPUT ~extSTD.STANDARD.INTEGER 0 11 (_entity (_out ))))
    (_variable (_internal REZ ~extSTD.STANDARD.INTEGER 0 17 (_process 0 ((i 0)))))
    (_process
      (MAIN(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . DEC_VECTOR_TO_INTEGER_ARCHITECTURE 2 -1
  )
)
I 000071 55 11840         1524934239402 DECODER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (decoder_black_box 0 5 (decoder_black_box_architecture 0 28 ))
  (_version v33)
  (_time 1524934239402 2018.04.28 19:50:39)
  (_source (\./src/DECODER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524926375504)
    (_use )
  )
  (_component
    (DEC_VECTOR_TO_INTEGER
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 ((i 4)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 35 (_entity (_in ))))
        (_port (_internal OUTPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_REG_TAG 0 44 (_component DEC_VECTOR_TO_INTEGER )
    (_port
      ((INPUT)(INSTRUCTION(d_11_8)))
      ((OUTPUT)(FIRST_REGISTER_INTEGER))
    )
    (_use (_entity . dec_vector_to_integer)
      (_port
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation SECOND_REG_TAG 0 45 (_component DEC_VECTOR_TO_INTEGER )
    (_port
      ((INPUT)(INSTRUCTION(d_7_4)))
      ((OUTPUT)(SECOND_REGISTER_INTEGER))
    )
    (_use (_entity . dec_vector_to_integer)
      (_port
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 8 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 16 (_entity (_out ))))
    (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 17 (_entity (_out ))))
    (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 22 (_entity (_out ))))
    (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 23 (_entity (_out ))))
    (_signal (_internal FIRST_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ))))
    (_signal (_internal SECOND_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{11~downto~8}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~4}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~13 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~131 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~132 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~134 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~133 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~135 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~137 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~136 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~138 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1310 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~139 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1311 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1313 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1312 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1314 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1316 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1315 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1317 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1319 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1318 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1321 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1320 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1323 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1322 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1325 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1324 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1327 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1326 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1329 0 165 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1328 0 165 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1331 0 171 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1330 0 171 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1333 0 177 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1332 0 177 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1335 0 183 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1334 0 183 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1337 0 189 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1336 0 189 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1339 0 195 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1338 0 195 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1340 0 201 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1342 0 207 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1341 0 207 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (MAIN_TAG(_architecture 0 0 47 (_process (_simple)(_target(9)(3)(4)(7)(6)(5)(8))(_sensitivity(0))(_read(10)(11)(1)(2(d_3_0))(2(d_15_12))(2(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 )
    (3 3 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (3 3 2 2 )
    (2 3 2 3 )
    (2 2 2 3 )
    (3 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 3 2 2 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 3 2 2 )
    (2 3 3 3 )
    (2 2 3 3 )
    (3 3 2 2 )
    (2 2 3 3 )
    (3 3 2 3 )
    (2 2 2 2 3 3 3 2 )
    (3 3 2 3 )
    (2 2 2 2 3 3 3 3 )
    (3 3 2 3 )
    (2 2 2 2 3 2 3 2 )
    (3 3 2 3 )
    (2 2 2 2 3 2 2 2 )
    (3 3 2 3 )
    (2 2 2 2 3 3 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (3 3 2 3 )
    (2 2 2 2 2 3 3 3 )
    (3 3 2 3 )
    (2 2 2 2 2 3 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 )
    (3 3 2 2 )
    (2 2 2 2 )
  )
  (_model . DECODER_BLACK_BOX_ARCHITECTURE 4 -1
  )
)
I 000071 55 11856         1524934328011 DECODER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (decoder_black_box 0 5 (decoder_black_box_architecture 0 28 ))
  (_version v33)
  (_time 1524934328011 2018.04.28 19:52:08)
  (_source (\./src/DECODER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524926375504)
    (_use )
  )
  (_component
    (DEC_VECTOR_TO_INTEGER
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 ((i 4)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 35 (_entity (_in ))))
        (_port (_internal OUTPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_REG_TAG 0 44 (_component DEC_VECTOR_TO_INTEGER )
    (_port
      ((INPUT)(INSTRUCTION(d_11_8)))
      ((OUTPUT)(FIRST_REGISTER_INTEGER))
    )
    (_use (_entity . dec_vector_to_integer)
      (_port
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation SECOND_REG_TAG 0 45 (_component DEC_VECTOR_TO_INTEGER )
    (_port
      ((INPUT)(INSTRUCTION(d_7_4)))
      ((OUTPUT)(SECOND_REGISTER_INTEGER))
    )
    (_use (_entity . dec_vector_to_integer)
      (_port
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 8 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 16 (_entity (_out ))))
    (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 17 (_entity (_out ))))
    (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 22 (_entity (_out ))))
    (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 23 (_entity (_out ))))
    (_signal (_internal FIRST_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ((i -1))))))
    (_signal (_internal SECOND_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 41 (_architecture (_uni ((i -1))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{11~downto~8}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~4}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~13 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~131 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~132 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~134 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~133 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~135 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~137 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~136 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~138 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1310 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~139 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1311 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1313 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1312 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1314 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1316 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1315 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1317 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1319 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1318 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1321 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1320 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1323 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1322 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1325 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1324 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1327 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1326 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1329 0 165 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1328 0 165 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1331 0 171 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1330 0 171 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1333 0 177 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1332 0 177 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1335 0 183 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1334 0 183 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1337 0 189 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1336 0 189 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1339 0 195 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1338 0 195 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1340 0 201 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1342 0 207 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1341 0 207 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (MAIN_TAG(_architecture 0 0 47 (_process (_simple)(_target(6)(5)(3)(4)(7)(9)(8))(_sensitivity(0))(_read(10)(11)(1)(2(d_3_0))(2(d_15_12))(2(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 )
    (3 3 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (3 3 2 2 )
    (2 3 2 3 )
    (2 2 2 3 )
    (3 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 3 2 2 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 3 2 2 )
    (2 3 3 3 )
    (2 2 3 3 )
    (3 3 2 2 )
    (2 2 3 3 )
    (3 3 2 3 )
    (2 2 2 2 3 3 3 2 )
    (3 3 2 3 )
    (2 2 2 2 3 3 3 3 )
    (3 3 2 3 )
    (2 2 2 2 3 2 3 2 )
    (3 3 2 3 )
    (2 2 2 2 3 2 2 2 )
    (3 3 2 3 )
    (2 2 2 2 3 3 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (3 3 2 3 )
    (2 2 2 2 2 3 3 3 )
    (3 3 2 3 )
    (2 2 2 2 2 3 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 )
    (3 3 2 2 )
    (2 2 2 2 )
  )
  (_model . DECODER_BLACK_BOX_ARCHITECTURE 4 -1
  )
)
I 000071 55 11856         1524934376020 DECODER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (decoder_black_box 0 5 (decoder_black_box_architecture 0 28 ))
  (_version v33)
  (_time 1524934376020 2018.04.28 19:52:56)
  (_source (\./src/DECODER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524926375504)
    (_use )
  )
  (_component
    (DEC_VECTOR_TO_INTEGER
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 ((i 4)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 35 (_entity (_in ))))
        (_port (_internal OUTPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_REG_TAG 0 44 (_component DEC_VECTOR_TO_INTEGER )
    (_port
      ((INPUT)(INSTRUCTION(d_11_8)))
      ((OUTPUT)(FIRST_REGISTER_INTEGER))
    )
    (_use (_entity . dec_vector_to_integer)
      (_port
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation SECOND_REG_TAG 0 45 (_component DEC_VECTOR_TO_INTEGER )
    (_port
      ((INPUT)(INSTRUCTION(d_7_4)))
      ((OUTPUT)(SECOND_REGISTER_INTEGER))
    )
    (_use (_entity . dec_vector_to_integer)
      (_port
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 8 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 16 (_entity (_out ))))
    (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 17 (_entity (_out ))))
    (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 22 (_entity (_out ))))
    (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 23 (_entity (_out ))))
    (_signal (_internal FIRST_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ((i -1))))))
    (_signal (_internal SECOND_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 41 (_architecture (_uni ((i -1))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{11~downto~8}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~4}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~13 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~131 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~132 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~134 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~133 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~135 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~137 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~136 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~138 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1310 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~139 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1311 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1313 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1312 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1314 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1316 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1315 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1317 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1319 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1318 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1321 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1320 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1323 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1322 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1325 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1324 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1327 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1326 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1329 0 165 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1328 0 165 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1331 0 171 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1330 0 171 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1333 0 177 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1332 0 177 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1335 0 183 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1334 0 183 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1337 0 189 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1336 0 189 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1339 0 195 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1338 0 195 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1340 0 201 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1342 0 207 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1341 0 207 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (MAIN_TAG(_architecture 0 0 47 (_process (_simple)(_target(5)(7)(3)(9)(6)(4)(8))(_sensitivity(0))(_read(10)(11)(2(d_3_0))(2(d_15_12))(2(d_7_0))(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 )
    (3 3 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (3 3 2 2 )
    (2 3 2 3 )
    (2 2 2 3 )
    (3 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 3 2 2 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 3 2 2 )
    (2 3 3 3 )
    (2 2 3 3 )
    (3 3 2 2 )
    (2 2 3 3 )
    (3 3 2 3 )
    (2 2 2 2 3 3 3 2 )
    (3 3 2 3 )
    (2 2 2 2 3 3 3 3 )
    (3 3 2 3 )
    (2 2 2 2 3 2 3 2 )
    (3 3 2 3 )
    (2 2 2 2 3 2 2 2 )
    (3 3 2 3 )
    (2 2 2 2 3 3 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (3 3 2 3 )
    (2 2 2 2 2 3 3 3 )
    (3 3 2 3 )
    (2 2 2 2 2 3 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 )
    (3 3 2 2 )
    (2 2 2 2 )
  )
  (_model . DECODER_BLACK_BOX_ARCHITECTURE 4 -1
  )
)
I 000071 55 11848         1524937475262 DECODER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (decoder_black_box 0 5 (decoder_black_box_architecture 0 28 ))
  (_version v33)
  (_time 1524937475262 2018.04.28 20:44:35)
  (_source (\./src/DECODER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524926375504)
    (_use )
  )
  (_component
    (DEC_VECTOR_TO_INTEGER
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 ((i 4)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 35 (_entity (_in ))))
        (_port (_internal OUTPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_REG_TAG 0 44 (_component DEC_VECTOR_TO_INTEGER )
    (_port
      ((INPUT)(INSTRUCTION(d_11_8)))
      ((OUTPUT)(FIRST_REGISTER_INTEGER))
    )
    (_use (_entity . dec_vector_to_integer)
      (_port
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation SECOND_REG_TAG 0 45 (_component DEC_VECTOR_TO_INTEGER )
    (_port
      ((INPUT)(INSTRUCTION(d_7_4)))
      ((OUTPUT)(SECOND_REGISTER_INTEGER))
    )
    (_use (_entity . dec_vector_to_integer)
      (_port
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 8 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 16 (_entity (_out ))))
    (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 17 (_entity (_out ))))
    (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 22 (_entity (_out ))))
    (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 23 (_entity (_out ))))
    (_signal (_internal FIRST_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ((i -1))))))
    (_signal (_internal SECOND_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 41 (_architecture (_uni ((i -1))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{11~downto~8}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~4}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~13 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~131 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~132 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~134 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~133 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~135 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~137 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~136 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~138 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1310 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~139 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1311 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1313 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1312 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1314 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1316 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1315 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1317 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1319 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1318 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1321 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1320 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1323 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1322 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1325 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1324 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1327 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1326 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1329 0 165 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1328 0 165 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1331 0 171 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1330 0 171 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1333 0 177 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1332 0 177 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1335 0 183 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1334 0 183 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1337 0 189 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1336 0 189 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1339 0 195 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1338 0 195 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1340 0 201 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1342 0 207 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1341 0 207 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (MAIN_TAG(_architecture 0 0 47 (_process (_simple)(_target(3)(7)(8)(5)(4)(6)(9))(_sensitivity(0))(_read(2(d_3_0))(2(d_15_12))(2(d_7_0))(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 )
    (3 3 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (3 3 2 2 )
    (2 3 2 3 )
    (2 2 2 3 )
    (3 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 3 2 2 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 3 2 2 )
    (2 3 3 3 )
    (2 2 3 3 )
    (3 3 2 2 )
    (2 2 3 3 )
    (3 3 2 3 )
    (2 2 2 2 3 3 3 2 )
    (3 3 2 3 )
    (2 2 2 2 3 3 3 3 )
    (3 3 2 3 )
    (2 2 2 2 3 2 3 2 )
    (3 3 2 3 )
    (2 2 2 2 3 2 2 2 )
    (3 3 2 3 )
    (2 2 2 2 3 3 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (3 3 2 3 )
    (2 2 2 2 2 3 3 3 )
    (3 3 2 3 )
    (2 2 2 2 2 3 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 )
    (3 3 2 2 )
    (2 2 2 2 )
  )
  (_model . DECODER_BLACK_BOX_ARCHITECTURE 4 -1
  )
)
I 000071 55 10472         1524937822135 DECODER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (decoder_black_box 0 5 (decoder_black_box_architecture 0 28 ))
  (_version v33)
  (_time 1524937822135 2018.04.28 20:50:22)
  (_source (\./src/DECODER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524926375504)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 8 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 16 (_entity (_out ))))
    (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 17 (_entity (_out ))))
    (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 22 (_entity (_out ))))
    (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 23 (_entity (_out ))))
    (_variable (_internal FIRST_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 42 (_process 0 ((i 0)))))
    (_variable (_internal SECOND_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 43 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~13 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~131 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~132 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~134 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~133 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~135 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~137 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~136 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~138 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1310 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~139 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1311 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1313 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1312 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1314 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1316 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1315 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1317 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1319 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1318 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1321 0 166 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1320 0 166 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1323 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1322 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1325 0 178 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1324 0 178 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1327 0 184 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1326 0 184 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1329 0 190 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1328 0 190 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1331 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1330 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1333 0 202 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1332 0 202 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1335 0 208 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1334 0 208 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1337 0 214 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1336 0 214 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1339 0 220 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1338 0 220 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1340 0 226 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1342 0 232 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1341 0 232 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (MAIN_TAG(_architecture 0 0 41 (_process (_simple)(_target(3)(8)(6)(4)(5)(7)(9))(_sensitivity(0))(_read(1)(2(d_3_0))(2(d_15_12))(2(7))(2(6))(2(5))(2(4))(2(11))(2(10))(2(9))(2(8))(2(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 )
    (3 3 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (3 3 2 2 )
    (2 3 2 3 )
    (2 2 2 3 )
    (3 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 3 2 2 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 3 2 2 )
    (2 3 3 3 )
    (2 2 3 3 )
    (3 3 2 2 )
    (2 2 3 3 )
    (3 3 2 3 )
    (2 2 2 2 3 3 3 2 )
    (3 3 2 3 )
    (2 2 2 2 3 3 3 3 )
    (3 3 2 3 )
    (2 2 2 2 3 2 3 2 )
    (3 3 2 3 )
    (2 2 2 2 3 2 2 2 )
    (3 3 2 3 )
    (2 2 2 2 3 3 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (3 3 2 3 )
    (2 2 2 2 2 3 3 3 )
    (3 3 2 3 )
    (2 2 2 2 2 3 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 )
    (3 3 2 2 )
    (2 2 2 2 )
  )
  (_model . DECODER_BLACK_BOX_ARCHITECTURE 3 -1
  )
)
I 000071 55 10467         1524957108414 DECODER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (decoder_black_box 0 5 (decoder_black_box_architecture 0 28 ))
  (_version v33)
  (_time 1524957108414 2018.04.29 02:11:48)
  (_source (\./src/DECODER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524926375504)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 8 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 16 (_entity (_out ))))
    (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 17 (_entity (_out ))))
    (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 22 (_entity (_out ))))
    (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 23 (_entity (_out ))))
    (_variable (_internal FIRST_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 42 (_process 0 ((i 0)))))
    (_variable (_internal SECOND_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 43 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~131 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~132 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~134 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~133 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~135 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~137 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~136 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~138 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1310 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~139 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1311 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1313 0 134 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1312 0 134 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1314 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1316 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1315 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1317 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1319 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1318 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1321 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1320 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1323 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1322 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1325 0 176 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1324 0 176 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1327 0 182 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1326 0 182 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1329 0 188 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1328 0 188 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1331 0 194 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1330 0 194 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1333 0 200 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1332 0 200 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1335 0 206 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1334 0 206 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1337 0 212 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1336 0 212 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1339 0 218 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1338 0 218 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1340 0 224 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1342 0 230 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1341 0 230 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (MAIN_TAG(_architecture 0 0 41 (_process (_simple)(_target(5)(7)(8)(3)(4)(9)(6))(_sensitivity(0))(_read(2(d_3_0))(2(d_15_12))(2(7))(2(6))(2(5))(2(4))(2(11))(2(10))(2(9))(2(8))(2(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 )
    (3 3 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (3 3 2 2 )
    (2 3 2 3 )
    (2 2 2 3 )
    (3 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 3 2 2 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 3 2 2 )
    (2 3 3 3 )
    (2 2 3 3 )
    (3 3 2 2 )
    (2 2 3 3 )
    (3 3 2 3 )
    (2 2 2 2 3 3 3 2 )
    (3 3 2 3 )
    (2 2 2 2 3 3 3 3 )
    (3 3 2 3 )
    (2 2 2 2 3 2 3 2 )
    (3 3 2 3 )
    (2 2 2 2 3 2 2 2 )
    (3 3 2 3 )
    (2 2 2 2 3 3 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (3 3 2 3 )
    (2 2 2 2 2 3 3 3 )
    (3 3 2 3 )
    (2 2 2 2 2 3 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 )
    (3 3 2 2 )
    (2 2 2 2 )
  )
  (_model . DECODER_BLACK_BOX_ARCHITECTURE 3 -1
  )
)
I 000075 55 1461          1524957108548 DEC_VECTOR_TO_INTEGER_ARCHITECTURE
(_unit VHDL (dec_vector_to_integer 0 5 (dec_vector_to_integer_architecture 0 14 ))
  (_version v33)
  (_time 1524957108547 2018.04.29 02:11:48)
  (_source (\./src/DEC_VECTOR_TO_INTEGER.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524920442566)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OUTPUT ~extSTD.STANDARD.INTEGER 0 11 (_entity (_out ))))
    (_variable (_internal REZ ~extSTD.STANDARD.INTEGER 0 17 (_process 0 ((i 0)))))
    (_process
      (MAIN(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . DEC_VECTOR_TO_INTEGER_ARCHITECTURE 2 -1
  )
)
V 000071 55 10467         1525009427055 DECODER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (decoder_black_box 0 5 (decoder_black_box_architecture 0 28 ))
  (_version v33)
  (_time 1525009427055 2018.04.29 16:43:47)
  (_source (\./src/DECODER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524926375504)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 8 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 16 (_entity (_out ))))
    (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 17 (_entity (_out ))))
    (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 22 (_entity (_out ))))
    (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 23 (_entity (_out ))))
    (_variable (_internal FIRST_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 42 (_process 0 ((i 0)))))
    (_variable (_internal SECOND_REGISTER_INTEGER ~extSTD.STANDARD.INTEGER 0 43 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~131 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~132 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~134 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~133 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~135 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~137 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~136 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~138 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1310 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~139 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1311 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1313 0 134 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1312 0 134 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1314 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1316 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1315 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1317 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1319 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1318 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1321 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1320 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1323 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1322 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1325 0 176 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1324 0 176 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1327 0 182 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1326 0 182 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1329 0 188 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1328 0 188 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1331 0 194 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1330 0 194 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1333 0 200 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1332 0 200 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1335 0 206 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1334 0 206 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1337 0 212 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1336 0 212 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1339 0 218 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{7~downto~0}~1338 0 218 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1340 0 224 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{15~downto~12}~1342 0 230 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}{3~downto~0}~1341 0 230 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (MAIN_TAG(_architecture 0 0 41 (_process (_simple)(_target(5)(3)(8)(6)(7)(9)(4))(_sensitivity(0))(_read(2(d_3_0))(2(d_15_12))(2(7))(2(6))(2(5))(2(4))(2(11))(2(10))(2(9))(2(8))(2(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 )
    (3 3 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (3 3 2 2 )
    (2 3 2 3 )
    (2 2 2 3 )
    (3 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 3 2 2 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 3 2 2 )
    (2 3 3 3 )
    (2 2 3 3 )
    (3 3 2 2 )
    (2 2 3 3 )
    (3 3 2 3 )
    (2 2 2 2 3 3 3 2 )
    (3 3 2 3 )
    (2 2 2 2 3 3 3 3 )
    (3 3 2 3 )
    (2 2 2 2 3 2 3 2 )
    (3 3 2 3 )
    (2 2 2 2 3 2 2 2 )
    (3 3 2 3 )
    (2 2 2 2 3 3 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (3 3 2 3 )
    (2 2 2 2 2 3 3 3 )
    (3 3 2 3 )
    (2 2 2 2 2 3 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 )
    (3 3 2 2 )
    (2 2 2 2 )
  )
  (_model . DECODER_BLACK_BOX_ARCHITECTURE 3 -1
  )
)
V 000075 55 1461          1525009427181 DEC_VECTOR_TO_INTEGER_ARCHITECTURE
(_unit VHDL (dec_vector_to_integer 0 5 (dec_vector_to_integer_architecture 0 14 ))
  (_version v33)
  (_time 1525009427181 2018.04.29 16:43:47)
  (_source (\./src/DEC_VECTOR_TO_INTEGER.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524920442566)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \4\ (_entity ((i 4)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal OUTPUT ~extSTD.STANDARD.INTEGER 0 11 (_entity (_out ))))
    (_variable (_internal REZ ~extSTD.STANDARD.INTEGER 0 17 (_process 0 ((i 0)))))
    (_process
      (MAIN(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . DEC_VECTOR_TO_INTEGER_ARCHITECTURE 2 -1
  )
)
