Version 3.2 HI-TECH Software Intermediate Code
"65 GlobalVariable.h
[c E2766 0 1 2 3 4 5 255 .. ]
[n E2766 tKeyCodes KeyPower KeyLeft KeyRight KeyBrakeHold KeyBrakeRelease KeyHazard Key_none  ]
"83
[c E2776 0 1 2 3 4 5 6 7 8 9 10 11 12 .. ]
[n E2776 BikeState stPowerOff stStandBy stStandBy_Left stStandBy_Right stLeft_BrakeHold stLeft_BrakeReleased stRight_BrakeHold stRight_BrakeReleased stStandBy_BrakeHold stStandBy_Hazard stHazard_BrakeHold stHazard_BrakeReleased stNone  ]
"1583 C:\Program Files (x86)\Microchip\xc8\v1.41\include\pic16lf1824.h
[s S85 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S85 . SCS0 SCS1 . IRCF0 IRCF1 IRCF2 IRCF3 SPLLEN ]
"1593
[s S86 :2 `uc 1 :1 `uc 1 :4 `uc 1 ]
[n S86 . SCS . IRCF ]
"1582
[u S84 `S85 1 `S86 1 ]
[n S84 . . . ]
"1599
[v _OSCCONbits `VS84 ~T0 @X0 0 e@153 ]
"6628
[v _HFIOFR `Vb ~T0 @X0 0 e@1236 ]
"1903
[v _LATA `Vuc ~T0 @X0 0 e@268 ]
"1947
[v _LATC `Vuc ~T0 @X0 0 e@270 ]
"1082
[v _TRISA `Vuc ~T0 @X0 0 e@140 ]
"1131
[v _TRISC `Vuc ~T0 @X0 0 e@142 ]
"2612
[s S133 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S133 . . TXCKSEL T1GSEL . SSSEL SDOSEL RXDTSEL ]
"2621
[s S134 :5 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S134 . . SS1SEL SDO1SEL ]
"2611
[u S132 `S133 1 `S134 1 ]
[n S132 . . . ]
"2627
[v _APFCON0bits `VS132 ~T0 @X0 0 e@285 ]
"3181
[s S174 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S174 . TX9D TRMT BRGH SENDB SYNC TXEN TX9 CSRC ]
"3180
[u S173 `S174 1 ]
[n S173 . . ]
"3192
[v _TXSTAbits `VS173 ~T0 @X0 0 e@414 ]
"3120
[s S172 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S172 . RX9D OERR FERR ADDEN CREN SREN RX9 SPEN ]
"3119
[u S171 `S172 1 ]
[n S171 . . ]
"3131
[v _RCSTAbits `VS171 ~T0 @X0 0 e@413 ]
"3242
[s S176 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S176 . ABDEN WUE . BRG16 SCKP . RCIDL ABDOVF ]
"3241
[u S175 `S176 1 ]
[n S175 . . ]
"3253
[v _BAUDCONbits `VS175 ~T0 @X0 0 e@415 ]
"3033
[v _SPBRGL `Vuc ~T0 @X0 0 e@411 ]
"3082
[v _SPBRGH `Vuc ~T0 @X0 0 e@412 ]
"1336
[s S74 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S74 . PS0 PS1 PS2 PSA TMR0SE TMR0CS INTEDG nWPUEN ]
"1346
[s S75 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S75 . PS . T0SE T0CS ]
"1335
[u S73 `S74 1 `S75 1 ]
[n S73 . . . ]
"1353
[v _OPTION_REGbits `VS73 ~T0 @X0 0 e@149 ]
"2703
[v _ANSELA `Vuc ~T0 @X0 0 e@396 ]
"2749
[v _ANSELC `Vuc ~T0 @X0 0 e@398 ]
"1909
[s S101 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S101 . LATA0 LATA1 LATA2 . LATA4 LATA5 ]
"1908
[u S100 `S101 1 ]
[n S100 . . ]
"1918
[v _LATAbits `VS100 ~T0 @X0 0 e@268 ]
"1953
[s S103 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S103 . LATC0 LATC1 LATC2 LATC3 LATC4 LATC5 ]
"1952
[u S102 `S103 1 ]
[n S102 . . ]
"1962
[v _LATCbits `VS102 ~T0 @X0 0 e@270 ]
"86 GlobalVariable.h
[v _make_flow_patt `(v ~T0 @X0 0 ef1`c ]
"88
[v _make_data `(v ~T0 @X0 0 ef4`uc`uc`uc`uc ]
"89
[v _led_display `(v ~T0 @X0 0 ef ]
"6908 C:\Program Files (x86)\Microchip\xc8\v1.41\include\pic16lf1824.h
[v _RCIF `Vb ~T0 @X0 0 e@141 ]
"6906
[v _RCIE `Vb ~T0 @X0 0 e@1165 ]
"2980
[v _RCREG `Vuc ~T0 @X0 0 e@409 ]
"6792
[v _OERR `Vb ~T0 @X0 0 e@3305 ]
"6552
[v _CREN `Vb ~T0 @X0 0 e@3308 ]
"108 GlobalVariable.h
[v _DispStandByLight `(v ~T0 @X0 0 ef ]
"99
[v _DispFlowLight `(uc ~T0 @X0 0 ef3`uc`uc`uc ]
"109
[v _DispLEDFix_LightRed `(v ~T0 @X0 0 ef ]
"115
[v _Rx_RightLED_StateNoti `(uc ~T0 @X0 0 ef ]
[p mainexit ]
"6848 C:\Program Files (x86)\Microchip\xc8\v1.41\include\pic16lf1824.h
[v _PEIE `Vb ~T0 @X0 0 e@94 ]
"6620
[v _GIE `Vb ~T0 @X0 0 e@95 ]
"120 GlobalVariable.h
[v _Scan_Button `(uc ~T0 @X0 0 ef ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic16lf1824.h: 49: extern volatile unsigned char INDF0 @ 0x000;
"51 C:\Program Files (x86)\Microchip\xc8\v1.41\include\pic16lf1824.h
[; ;pic16lf1824.h: 51: asm("INDF0 equ 00h");
[; <" INDF0 equ 00h ;# ">
[; ;pic16lf1824.h: 54: typedef union {
[; ;pic16lf1824.h: 55: struct {
[; ;pic16lf1824.h: 56: unsigned INDF0 :8;
[; ;pic16lf1824.h: 57: };
[; ;pic16lf1824.h: 58: } INDF0bits_t;
[; ;pic16lf1824.h: 59: extern volatile INDF0bits_t INDF0bits @ 0x000;
[; ;pic16lf1824.h: 68: extern volatile unsigned char INDF1 @ 0x001;
"70
[; ;pic16lf1824.h: 70: asm("INDF1 equ 01h");
[; <" INDF1 equ 01h ;# ">
[; ;pic16lf1824.h: 73: typedef union {
[; ;pic16lf1824.h: 74: struct {
[; ;pic16lf1824.h: 75: unsigned INDF1 :8;
[; ;pic16lf1824.h: 76: };
[; ;pic16lf1824.h: 77: } INDF1bits_t;
[; ;pic16lf1824.h: 78: extern volatile INDF1bits_t INDF1bits @ 0x001;
[; ;pic16lf1824.h: 87: extern volatile unsigned char PCL @ 0x002;
"89
[; ;pic16lf1824.h: 89: asm("PCL equ 02h");
[; <" PCL equ 02h ;# ">
[; ;pic16lf1824.h: 92: typedef union {
[; ;pic16lf1824.h: 93: struct {
[; ;pic16lf1824.h: 94: unsigned PCL :8;
[; ;pic16lf1824.h: 95: };
[; ;pic16lf1824.h: 96: } PCLbits_t;
[; ;pic16lf1824.h: 97: extern volatile PCLbits_t PCLbits @ 0x002;
[; ;pic16lf1824.h: 106: extern volatile unsigned char STATUS @ 0x003;
"108
[; ;pic16lf1824.h: 108: asm("STATUS equ 03h");
[; <" STATUS equ 03h ;# ">
[; ;pic16lf1824.h: 111: typedef union {
[; ;pic16lf1824.h: 112: struct {
[; ;pic16lf1824.h: 113: unsigned C :1;
[; ;pic16lf1824.h: 114: unsigned DC :1;
[; ;pic16lf1824.h: 115: unsigned Z :1;
[; ;pic16lf1824.h: 116: unsigned nPD :1;
[; ;pic16lf1824.h: 117: unsigned nTO :1;
[; ;pic16lf1824.h: 118: };
[; ;pic16lf1824.h: 119: struct {
[; ;pic16lf1824.h: 120: unsigned CARRY :1;
[; ;pic16lf1824.h: 121: unsigned :1;
[; ;pic16lf1824.h: 122: unsigned ZERO :1;
[; ;pic16lf1824.h: 123: };
[; ;pic16lf1824.h: 124: } STATUSbits_t;
[; ;pic16lf1824.h: 125: extern volatile STATUSbits_t STATUSbits @ 0x003;
[; ;pic16lf1824.h: 164: extern volatile unsigned short FSR0 @ 0x004;
[; ;pic16lf1824.h: 167: extern volatile unsigned char FSR0L @ 0x004;
"169
[; ;pic16lf1824.h: 169: asm("FSR0L equ 04h");
[; <" FSR0L equ 04h ;# ">
[; ;pic16lf1824.h: 172: typedef union {
[; ;pic16lf1824.h: 173: struct {
[; ;pic16lf1824.h: 174: unsigned FSR0L :8;
[; ;pic16lf1824.h: 175: };
[; ;pic16lf1824.h: 176: } FSR0Lbits_t;
[; ;pic16lf1824.h: 177: extern volatile FSR0Lbits_t FSR0Lbits @ 0x004;
[; ;pic16lf1824.h: 186: extern volatile unsigned char FSR0H @ 0x005;
"188
[; ;pic16lf1824.h: 188: asm("FSR0H equ 05h");
[; <" FSR0H equ 05h ;# ">
[; ;pic16lf1824.h: 191: typedef union {
[; ;pic16lf1824.h: 192: struct {
[; ;pic16lf1824.h: 193: unsigned FSR0H :8;
[; ;pic16lf1824.h: 194: };
[; ;pic16lf1824.h: 195: } FSR0Hbits_t;
[; ;pic16lf1824.h: 196: extern volatile FSR0Hbits_t FSR0Hbits @ 0x005;
[; ;pic16lf1824.h: 205: extern volatile unsigned short FSR1 @ 0x006;
[; ;pic16lf1824.h: 208: extern volatile unsigned char FSR1L @ 0x006;
"210
[; ;pic16lf1824.h: 210: asm("FSR1L equ 06h");
[; <" FSR1L equ 06h ;# ">
[; ;pic16lf1824.h: 213: typedef union {
[; ;pic16lf1824.h: 214: struct {
[; ;pic16lf1824.h: 215: unsigned FSR1L :8;
[; ;pic16lf1824.h: 216: };
[; ;pic16lf1824.h: 217: } FSR1Lbits_t;
[; ;pic16lf1824.h: 218: extern volatile FSR1Lbits_t FSR1Lbits @ 0x006;
[; ;pic16lf1824.h: 227: extern volatile unsigned char FSR1H @ 0x007;
"229
[; ;pic16lf1824.h: 229: asm("FSR1H equ 07h");
[; <" FSR1H equ 07h ;# ">
[; ;pic16lf1824.h: 232: typedef union {
[; ;pic16lf1824.h: 233: struct {
[; ;pic16lf1824.h: 234: unsigned FSR1H :8;
[; ;pic16lf1824.h: 235: };
[; ;pic16lf1824.h: 236: } FSR1Hbits_t;
[; ;pic16lf1824.h: 237: extern volatile FSR1Hbits_t FSR1Hbits @ 0x007;
[; ;pic16lf1824.h: 246: extern volatile unsigned char BSR @ 0x008;
"248
[; ;pic16lf1824.h: 248: asm("BSR equ 08h");
[; <" BSR equ 08h ;# ">
[; ;pic16lf1824.h: 251: typedef union {
[; ;pic16lf1824.h: 252: struct {
[; ;pic16lf1824.h: 253: unsigned BSR0 :1;
[; ;pic16lf1824.h: 254: unsigned BSR1 :1;
[; ;pic16lf1824.h: 255: unsigned BSR2 :1;
[; ;pic16lf1824.h: 256: unsigned BSR3 :1;
[; ;pic16lf1824.h: 257: unsigned BSR4 :1;
[; ;pic16lf1824.h: 258: };
[; ;pic16lf1824.h: 259: struct {
[; ;pic16lf1824.h: 260: unsigned BSR :5;
[; ;pic16lf1824.h: 261: };
[; ;pic16lf1824.h: 262: } BSRbits_t;
[; ;pic16lf1824.h: 263: extern volatile BSRbits_t BSRbits @ 0x008;
[; ;pic16lf1824.h: 297: extern volatile unsigned char WREG @ 0x009;
"299
[; ;pic16lf1824.h: 299: asm("WREG equ 09h");
[; <" WREG equ 09h ;# ">
[; ;pic16lf1824.h: 302: typedef union {
[; ;pic16lf1824.h: 303: struct {
[; ;pic16lf1824.h: 304: unsigned WREG0 :8;
[; ;pic16lf1824.h: 305: };
[; ;pic16lf1824.h: 306: } WREGbits_t;
[; ;pic16lf1824.h: 307: extern volatile WREGbits_t WREGbits @ 0x009;
[; ;pic16lf1824.h: 316: extern volatile unsigned char PCLATH @ 0x00A;
"318
[; ;pic16lf1824.h: 318: asm("PCLATH equ 0Ah");
[; <" PCLATH equ 0Ah ;# ">
[; ;pic16lf1824.h: 321: typedef union {
[; ;pic16lf1824.h: 322: struct {
[; ;pic16lf1824.h: 323: unsigned PCLATH :7;
[; ;pic16lf1824.h: 324: };
[; ;pic16lf1824.h: 325: } PCLATHbits_t;
[; ;pic16lf1824.h: 326: extern volatile PCLATHbits_t PCLATHbits @ 0x00A;
[; ;pic16lf1824.h: 335: extern volatile unsigned char INTCON @ 0x00B;
"337
[; ;pic16lf1824.h: 337: asm("INTCON equ 0Bh");
[; <" INTCON equ 0Bh ;# ">
[; ;pic16lf1824.h: 340: typedef union {
[; ;pic16lf1824.h: 341: struct {
[; ;pic16lf1824.h: 342: unsigned IOCIF :1;
[; ;pic16lf1824.h: 343: unsigned INTF :1;
[; ;pic16lf1824.h: 344: unsigned TMR0IF :1;
[; ;pic16lf1824.h: 345: unsigned IOCIE :1;
[; ;pic16lf1824.h: 346: unsigned INTE :1;
[; ;pic16lf1824.h: 347: unsigned TMR0IE :1;
[; ;pic16lf1824.h: 348: unsigned PEIE :1;
[; ;pic16lf1824.h: 349: unsigned GIE :1;
[; ;pic16lf1824.h: 350: };
[; ;pic16lf1824.h: 351: struct {
[; ;pic16lf1824.h: 352: unsigned :2;
[; ;pic16lf1824.h: 353: unsigned T0IF :1;
[; ;pic16lf1824.h: 354: unsigned :2;
[; ;pic16lf1824.h: 355: unsigned T0IE :1;
[; ;pic16lf1824.h: 356: };
[; ;pic16lf1824.h: 357: } INTCONbits_t;
[; ;pic16lf1824.h: 358: extern volatile INTCONbits_t INTCONbits @ 0x00B;
[; ;pic16lf1824.h: 412: extern volatile unsigned char PORTA @ 0x00C;
"414
[; ;pic16lf1824.h: 414: asm("PORTA equ 0Ch");
[; <" PORTA equ 0Ch ;# ">
[; ;pic16lf1824.h: 417: typedef union {
[; ;pic16lf1824.h: 418: struct {
[; ;pic16lf1824.h: 419: unsigned RA0 :1;
[; ;pic16lf1824.h: 420: unsigned RA1 :1;
[; ;pic16lf1824.h: 421: unsigned RA2 :1;
[; ;pic16lf1824.h: 422: unsigned RA3 :1;
[; ;pic16lf1824.h: 423: unsigned RA4 :1;
[; ;pic16lf1824.h: 424: unsigned RA5 :1;
[; ;pic16lf1824.h: 425: };
[; ;pic16lf1824.h: 426: } PORTAbits_t;
[; ;pic16lf1824.h: 427: extern volatile PORTAbits_t PORTAbits @ 0x00C;
[; ;pic16lf1824.h: 461: extern volatile unsigned char PORTC @ 0x00E;
"463
[; ;pic16lf1824.h: 463: asm("PORTC equ 0Eh");
[; <" PORTC equ 0Eh ;# ">
[; ;pic16lf1824.h: 466: typedef union {
[; ;pic16lf1824.h: 467: struct {
[; ;pic16lf1824.h: 468: unsigned RC0 :1;
[; ;pic16lf1824.h: 469: unsigned RC1 :1;
[; ;pic16lf1824.h: 470: unsigned RC2 :1;
[; ;pic16lf1824.h: 471: unsigned RC3 :1;
[; ;pic16lf1824.h: 472: unsigned RC4 :1;
[; ;pic16lf1824.h: 473: unsigned RC5 :1;
[; ;pic16lf1824.h: 474: };
[; ;pic16lf1824.h: 475: } PORTCbits_t;
[; ;pic16lf1824.h: 476: extern volatile PORTCbits_t PORTCbits @ 0x00E;
[; ;pic16lf1824.h: 510: extern volatile unsigned char PIR1 @ 0x011;
"512
[; ;pic16lf1824.h: 512: asm("PIR1 equ 011h");
[; <" PIR1 equ 011h ;# ">
[; ;pic16lf1824.h: 515: typedef union {
[; ;pic16lf1824.h: 516: struct {
[; ;pic16lf1824.h: 517: unsigned TMR1IF :1;
[; ;pic16lf1824.h: 518: unsigned TMR2IF :1;
[; ;pic16lf1824.h: 519: unsigned CCP1IF :1;
[; ;pic16lf1824.h: 520: unsigned SSP1IF :1;
[; ;pic16lf1824.h: 521: unsigned TXIF :1;
[; ;pic16lf1824.h: 522: unsigned RCIF :1;
[; ;pic16lf1824.h: 523: unsigned ADIF :1;
[; ;pic16lf1824.h: 524: unsigned TMR1GIF :1;
[; ;pic16lf1824.h: 525: };
[; ;pic16lf1824.h: 526: } PIR1bits_t;
[; ;pic16lf1824.h: 527: extern volatile PIR1bits_t PIR1bits @ 0x011;
[; ;pic16lf1824.h: 571: extern volatile unsigned char PIR2 @ 0x012;
"573
[; ;pic16lf1824.h: 573: asm("PIR2 equ 012h");
[; <" PIR2 equ 012h ;# ">
[; ;pic16lf1824.h: 576: typedef union {
[; ;pic16lf1824.h: 577: struct {
[; ;pic16lf1824.h: 578: unsigned CCP2IF :1;
[; ;pic16lf1824.h: 579: unsigned :2;
[; ;pic16lf1824.h: 580: unsigned BCL1IF :1;
[; ;pic16lf1824.h: 581: unsigned EEIF :1;
[; ;pic16lf1824.h: 582: unsigned C1IF :1;
[; ;pic16lf1824.h: 583: unsigned C2IF :1;
[; ;pic16lf1824.h: 584: unsigned OSFIF :1;
[; ;pic16lf1824.h: 585: };
[; ;pic16lf1824.h: 586: } PIR2bits_t;
[; ;pic16lf1824.h: 587: extern volatile PIR2bits_t PIR2bits @ 0x012;
[; ;pic16lf1824.h: 621: extern volatile unsigned char PIR3 @ 0x013;
"623
[; ;pic16lf1824.h: 623: asm("PIR3 equ 013h");
[; <" PIR3 equ 013h ;# ">
[; ;pic16lf1824.h: 626: typedef union {
[; ;pic16lf1824.h: 627: struct {
[; ;pic16lf1824.h: 628: unsigned :1;
[; ;pic16lf1824.h: 629: unsigned TMR4IF :1;
[; ;pic16lf1824.h: 630: unsigned :1;
[; ;pic16lf1824.h: 631: unsigned TMR6IF :1;
[; ;pic16lf1824.h: 632: unsigned CCP3IF :1;
[; ;pic16lf1824.h: 633: unsigned CCP4IF :1;
[; ;pic16lf1824.h: 634: };
[; ;pic16lf1824.h: 635: } PIR3bits_t;
[; ;pic16lf1824.h: 636: extern volatile PIR3bits_t PIR3bits @ 0x013;
[; ;pic16lf1824.h: 660: extern volatile unsigned char TMR0 @ 0x015;
"662
[; ;pic16lf1824.h: 662: asm("TMR0 equ 015h");
[; <" TMR0 equ 015h ;# ">
[; ;pic16lf1824.h: 665: typedef union {
[; ;pic16lf1824.h: 666: struct {
[; ;pic16lf1824.h: 667: unsigned TMR0 :8;
[; ;pic16lf1824.h: 668: };
[; ;pic16lf1824.h: 669: } TMR0bits_t;
[; ;pic16lf1824.h: 670: extern volatile TMR0bits_t TMR0bits @ 0x015;
[; ;pic16lf1824.h: 679: extern volatile unsigned short TMR1 @ 0x016;
"681
[; ;pic16lf1824.h: 681: asm("TMR1 equ 016h");
[; <" TMR1 equ 016h ;# ">
[; ;pic16lf1824.h: 685: extern volatile unsigned char TMR1L @ 0x016;
"687
[; ;pic16lf1824.h: 687: asm("TMR1L equ 016h");
[; <" TMR1L equ 016h ;# ">
[; ;pic16lf1824.h: 690: typedef union {
[; ;pic16lf1824.h: 691: struct {
[; ;pic16lf1824.h: 692: unsigned TMR1L :8;
[; ;pic16lf1824.h: 693: };
[; ;pic16lf1824.h: 694: } TMR1Lbits_t;
[; ;pic16lf1824.h: 695: extern volatile TMR1Lbits_t TMR1Lbits @ 0x016;
[; ;pic16lf1824.h: 704: extern volatile unsigned char TMR1H @ 0x017;
"706
[; ;pic16lf1824.h: 706: asm("TMR1H equ 017h");
[; <" TMR1H equ 017h ;# ">
[; ;pic16lf1824.h: 709: typedef union {
[; ;pic16lf1824.h: 710: struct {
[; ;pic16lf1824.h: 711: unsigned TMR1H :8;
[; ;pic16lf1824.h: 712: };
[; ;pic16lf1824.h: 713: } TMR1Hbits_t;
[; ;pic16lf1824.h: 714: extern volatile TMR1Hbits_t TMR1Hbits @ 0x017;
[; ;pic16lf1824.h: 723: extern volatile unsigned char T1CON @ 0x018;
"725
[; ;pic16lf1824.h: 725: asm("T1CON equ 018h");
[; <" T1CON equ 018h ;# ">
[; ;pic16lf1824.h: 728: typedef union {
[; ;pic16lf1824.h: 729: struct {
[; ;pic16lf1824.h: 730: unsigned TMR1ON :1;
[; ;pic16lf1824.h: 731: unsigned :1;
[; ;pic16lf1824.h: 732: unsigned nT1SYNC :1;
[; ;pic16lf1824.h: 733: unsigned T1OSCEN :1;
[; ;pic16lf1824.h: 734: unsigned T1CKPS0 :1;
[; ;pic16lf1824.h: 735: unsigned T1CKPS1 :1;
[; ;pic16lf1824.h: 736: unsigned TMR1CS0 :1;
[; ;pic16lf1824.h: 737: unsigned TMR1CS1 :1;
[; ;pic16lf1824.h: 738: };
[; ;pic16lf1824.h: 739: struct {
[; ;pic16lf1824.h: 740: unsigned :4;
[; ;pic16lf1824.h: 741: unsigned T1CKPS :2;
[; ;pic16lf1824.h: 742: unsigned TMR1CS :2;
[; ;pic16lf1824.h: 743: };
[; ;pic16lf1824.h: 744: } T1CONbits_t;
[; ;pic16lf1824.h: 745: extern volatile T1CONbits_t T1CONbits @ 0x018;
[; ;pic16lf1824.h: 794: extern volatile unsigned char T1GCON @ 0x019;
"796
[; ;pic16lf1824.h: 796: asm("T1GCON equ 019h");
[; <" T1GCON equ 019h ;# ">
[; ;pic16lf1824.h: 799: typedef union {
[; ;pic16lf1824.h: 800: struct {
[; ;pic16lf1824.h: 801: unsigned T1GSS0 :1;
[; ;pic16lf1824.h: 802: unsigned T1GSS1 :1;
[; ;pic16lf1824.h: 803: unsigned T1GVAL :1;
[; ;pic16lf1824.h: 804: unsigned T1GGO_nDONE :1;
[; ;pic16lf1824.h: 805: unsigned T1GSPM :1;
[; ;pic16lf1824.h: 806: unsigned T1GTM :1;
[; ;pic16lf1824.h: 807: unsigned T1GPOL :1;
[; ;pic16lf1824.h: 808: unsigned TMR1GE :1;
[; ;pic16lf1824.h: 809: };
[; ;pic16lf1824.h: 810: struct {
[; ;pic16lf1824.h: 811: unsigned T1GSS :2;
[; ;pic16lf1824.h: 812: unsigned :1;
[; ;pic16lf1824.h: 813: unsigned T1GGO :1;
[; ;pic16lf1824.h: 814: };
[; ;pic16lf1824.h: 815: } T1GCONbits_t;
[; ;pic16lf1824.h: 816: extern volatile T1GCONbits_t T1GCONbits @ 0x019;
[; ;pic16lf1824.h: 870: extern volatile unsigned char TMR2 @ 0x01A;
"872
[; ;pic16lf1824.h: 872: asm("TMR2 equ 01Ah");
[; <" TMR2 equ 01Ah ;# ">
[; ;pic16lf1824.h: 875: typedef union {
[; ;pic16lf1824.h: 876: struct {
[; ;pic16lf1824.h: 877: unsigned TMR2 :8;
[; ;pic16lf1824.h: 878: };
[; ;pic16lf1824.h: 879: } TMR2bits_t;
[; ;pic16lf1824.h: 880: extern volatile TMR2bits_t TMR2bits @ 0x01A;
[; ;pic16lf1824.h: 889: extern volatile unsigned char PR2 @ 0x01B;
"891
[; ;pic16lf1824.h: 891: asm("PR2 equ 01Bh");
[; <" PR2 equ 01Bh ;# ">
[; ;pic16lf1824.h: 894: typedef union {
[; ;pic16lf1824.h: 895: struct {
[; ;pic16lf1824.h: 896: unsigned PR2 :8;
[; ;pic16lf1824.h: 897: };
[; ;pic16lf1824.h: 898: } PR2bits_t;
[; ;pic16lf1824.h: 899: extern volatile PR2bits_t PR2bits @ 0x01B;
[; ;pic16lf1824.h: 908: extern volatile unsigned char T2CON @ 0x01C;
"910
[; ;pic16lf1824.h: 910: asm("T2CON equ 01Ch");
[; <" T2CON equ 01Ch ;# ">
[; ;pic16lf1824.h: 913: typedef union {
[; ;pic16lf1824.h: 914: struct {
[; ;pic16lf1824.h: 915: unsigned T2CKPS0 :1;
[; ;pic16lf1824.h: 916: unsigned T2CKPS1 :1;
[; ;pic16lf1824.h: 917: unsigned TMR2ON :1;
[; ;pic16lf1824.h: 918: unsigned T2OUTPS0 :1;
[; ;pic16lf1824.h: 919: unsigned T2OUTPS1 :1;
[; ;pic16lf1824.h: 920: unsigned T2OUTPS2 :1;
[; ;pic16lf1824.h: 921: unsigned T2OUTPS3 :1;
[; ;pic16lf1824.h: 922: };
[; ;pic16lf1824.h: 923: struct {
[; ;pic16lf1824.h: 924: unsigned T2CKPS :2;
[; ;pic16lf1824.h: 925: unsigned :1;
[; ;pic16lf1824.h: 926: unsigned T2OUTPS :4;
[; ;pic16lf1824.h: 927: };
[; ;pic16lf1824.h: 928: } T2CONbits_t;
[; ;pic16lf1824.h: 929: extern volatile T2CONbits_t T2CONbits @ 0x01C;
[; ;pic16lf1824.h: 978: extern volatile unsigned char CPSCON0 @ 0x01E;
"980
[; ;pic16lf1824.h: 980: asm("CPSCON0 equ 01Eh");
[; <" CPSCON0 equ 01Eh ;# ">
[; ;pic16lf1824.h: 983: typedef union {
[; ;pic16lf1824.h: 984: struct {
[; ;pic16lf1824.h: 985: unsigned T0XCS :1;
[; ;pic16lf1824.h: 986: unsigned CPSOUT :1;
[; ;pic16lf1824.h: 987: unsigned CPSRNG0 :1;
[; ;pic16lf1824.h: 988: unsigned CPSRNG1 :1;
[; ;pic16lf1824.h: 989: unsigned :2;
[; ;pic16lf1824.h: 990: unsigned CPSRM :1;
[; ;pic16lf1824.h: 991: unsigned CPSON :1;
[; ;pic16lf1824.h: 992: };
[; ;pic16lf1824.h: 993: struct {
[; ;pic16lf1824.h: 994: unsigned :2;
[; ;pic16lf1824.h: 995: unsigned CPSRNG :2;
[; ;pic16lf1824.h: 996: };
[; ;pic16lf1824.h: 997: } CPSCON0bits_t;
[; ;pic16lf1824.h: 998: extern volatile CPSCON0bits_t CPSCON0bits @ 0x01E;
[; ;pic16lf1824.h: 1037: extern volatile unsigned char CPSCON1 @ 0x01F;
"1039
[; ;pic16lf1824.h: 1039: asm("CPSCON1 equ 01Fh");
[; <" CPSCON1 equ 01Fh ;# ">
[; ;pic16lf1824.h: 1042: typedef union {
[; ;pic16lf1824.h: 1043: struct {
[; ;pic16lf1824.h: 1044: unsigned CPSCH0 :1;
[; ;pic16lf1824.h: 1045: unsigned CPSCH1 :1;
[; ;pic16lf1824.h: 1046: unsigned CPSCH2 :1;
[; ;pic16lf1824.h: 1047: unsigned CPSCH3 :1;
[; ;pic16lf1824.h: 1048: };
[; ;pic16lf1824.h: 1049: struct {
[; ;pic16lf1824.h: 1050: unsigned CPSCH :3;
[; ;pic16lf1824.h: 1051: };
[; ;pic16lf1824.h: 1052: } CPSCON1bits_t;
[; ;pic16lf1824.h: 1053: extern volatile CPSCON1bits_t CPSCON1bits @ 0x01F;
[; ;pic16lf1824.h: 1082: extern volatile unsigned char TRISA @ 0x08C;
"1084
[; ;pic16lf1824.h: 1084: asm("TRISA equ 08Ch");
[; <" TRISA equ 08Ch ;# ">
[; ;pic16lf1824.h: 1087: typedef union {
[; ;pic16lf1824.h: 1088: struct {
[; ;pic16lf1824.h: 1089: unsigned TRISA0 :1;
[; ;pic16lf1824.h: 1090: unsigned TRISA1 :1;
[; ;pic16lf1824.h: 1091: unsigned TRISA2 :1;
[; ;pic16lf1824.h: 1092: unsigned TRISA3 :1;
[; ;pic16lf1824.h: 1093: unsigned TRISA4 :1;
[; ;pic16lf1824.h: 1094: unsigned TRISA5 :1;
[; ;pic16lf1824.h: 1095: };
[; ;pic16lf1824.h: 1096: } TRISAbits_t;
[; ;pic16lf1824.h: 1097: extern volatile TRISAbits_t TRISAbits @ 0x08C;
[; ;pic16lf1824.h: 1131: extern volatile unsigned char TRISC @ 0x08E;
"1133
[; ;pic16lf1824.h: 1133: asm("TRISC equ 08Eh");
[; <" TRISC equ 08Eh ;# ">
[; ;pic16lf1824.h: 1136: typedef union {
[; ;pic16lf1824.h: 1137: struct {
[; ;pic16lf1824.h: 1138: unsigned TRISC0 :1;
[; ;pic16lf1824.h: 1139: unsigned TRISC1 :1;
[; ;pic16lf1824.h: 1140: unsigned TRISC2 :1;
[; ;pic16lf1824.h: 1141: unsigned TRISC3 :1;
[; ;pic16lf1824.h: 1142: unsigned TRISC4 :1;
[; ;pic16lf1824.h: 1143: unsigned TRISC5 :1;
[; ;pic16lf1824.h: 1144: };
[; ;pic16lf1824.h: 1145: } TRISCbits_t;
[; ;pic16lf1824.h: 1146: extern volatile TRISCbits_t TRISCbits @ 0x08E;
[; ;pic16lf1824.h: 1180: extern volatile unsigned char PIE1 @ 0x091;
"1182
[; ;pic16lf1824.h: 1182: asm("PIE1 equ 091h");
[; <" PIE1 equ 091h ;# ">
[; ;pic16lf1824.h: 1185: typedef union {
[; ;pic16lf1824.h: 1186: struct {
[; ;pic16lf1824.h: 1187: unsigned TMR1IE :1;
[; ;pic16lf1824.h: 1188: unsigned TMR2IE :1;
[; ;pic16lf1824.h: 1189: unsigned CCP1IE :1;
[; ;pic16lf1824.h: 1190: unsigned SSP1IE :1;
[; ;pic16lf1824.h: 1191: unsigned TXIE :1;
[; ;pic16lf1824.h: 1192: unsigned RCIE :1;
[; ;pic16lf1824.h: 1193: unsigned ADIE :1;
[; ;pic16lf1824.h: 1194: unsigned TMR1GIE :1;
[; ;pic16lf1824.h: 1195: };
[; ;pic16lf1824.h: 1196: } PIE1bits_t;
[; ;pic16lf1824.h: 1197: extern volatile PIE1bits_t PIE1bits @ 0x091;
[; ;pic16lf1824.h: 1241: extern volatile unsigned char PIE2 @ 0x092;
"1243
[; ;pic16lf1824.h: 1243: asm("PIE2 equ 092h");
[; <" PIE2 equ 092h ;# ">
[; ;pic16lf1824.h: 1246: typedef union {
[; ;pic16lf1824.h: 1247: struct {
[; ;pic16lf1824.h: 1248: unsigned CCP2IE :1;
[; ;pic16lf1824.h: 1249: unsigned :2;
[; ;pic16lf1824.h: 1250: unsigned BCL1IE :1;
[; ;pic16lf1824.h: 1251: unsigned EEIE :1;
[; ;pic16lf1824.h: 1252: unsigned C1IE :1;
[; ;pic16lf1824.h: 1253: unsigned C2IE :1;
[; ;pic16lf1824.h: 1254: unsigned OSFIE :1;
[; ;pic16lf1824.h: 1255: };
[; ;pic16lf1824.h: 1256: } PIE2bits_t;
[; ;pic16lf1824.h: 1257: extern volatile PIE2bits_t PIE2bits @ 0x092;
[; ;pic16lf1824.h: 1291: extern volatile unsigned char PIE3 @ 0x093;
"1293
[; ;pic16lf1824.h: 1293: asm("PIE3 equ 093h");
[; <" PIE3 equ 093h ;# ">
[; ;pic16lf1824.h: 1296: typedef union {
[; ;pic16lf1824.h: 1297: struct {
[; ;pic16lf1824.h: 1298: unsigned :1;
[; ;pic16lf1824.h: 1299: unsigned TMR4IE :1;
[; ;pic16lf1824.h: 1300: unsigned :1;
[; ;pic16lf1824.h: 1301: unsigned TMR6IE :1;
[; ;pic16lf1824.h: 1302: unsigned CCP3IE :1;
[; ;pic16lf1824.h: 1303: unsigned CCP4IE :1;
[; ;pic16lf1824.h: 1304: };
[; ;pic16lf1824.h: 1305: } PIE3bits_t;
[; ;pic16lf1824.h: 1306: extern volatile PIE3bits_t PIE3bits @ 0x093;
[; ;pic16lf1824.h: 1330: extern volatile unsigned char OPTION_REG @ 0x095;
"1332
[; ;pic16lf1824.h: 1332: asm("OPTION_REG equ 095h");
[; <" OPTION_REG equ 095h ;# ">
[; ;pic16lf1824.h: 1335: typedef union {
[; ;pic16lf1824.h: 1336: struct {
[; ;pic16lf1824.h: 1337: unsigned PS0 :1;
[; ;pic16lf1824.h: 1338: unsigned PS1 :1;
[; ;pic16lf1824.h: 1339: unsigned PS2 :1;
[; ;pic16lf1824.h: 1340: unsigned PSA :1;
[; ;pic16lf1824.h: 1341: unsigned TMR0SE :1;
[; ;pic16lf1824.h: 1342: unsigned TMR0CS :1;
[; ;pic16lf1824.h: 1343: unsigned INTEDG :1;
[; ;pic16lf1824.h: 1344: unsigned nWPUEN :1;
[; ;pic16lf1824.h: 1345: };
[; ;pic16lf1824.h: 1346: struct {
[; ;pic16lf1824.h: 1347: unsigned PS :3;
[; ;pic16lf1824.h: 1348: unsigned :1;
[; ;pic16lf1824.h: 1349: unsigned T0SE :1;
[; ;pic16lf1824.h: 1350: unsigned T0CS :1;
[; ;pic16lf1824.h: 1351: };
[; ;pic16lf1824.h: 1352: } OPTION_REGbits_t;
[; ;pic16lf1824.h: 1353: extern volatile OPTION_REGbits_t OPTION_REGbits @ 0x095;
[; ;pic16lf1824.h: 1412: extern volatile unsigned char PCON @ 0x096;
"1414
[; ;pic16lf1824.h: 1414: asm("PCON equ 096h");
[; <" PCON equ 096h ;# ">
[; ;pic16lf1824.h: 1417: typedef union {
[; ;pic16lf1824.h: 1418: struct {
[; ;pic16lf1824.h: 1419: unsigned nBOR :1;
[; ;pic16lf1824.h: 1420: unsigned nPOR :1;
[; ;pic16lf1824.h: 1421: unsigned nRI :1;
[; ;pic16lf1824.h: 1422: unsigned nRMCLR :1;
[; ;pic16lf1824.h: 1423: unsigned :2;
[; ;pic16lf1824.h: 1424: unsigned STKUNF :1;
[; ;pic16lf1824.h: 1425: unsigned STKOVF :1;
[; ;pic16lf1824.h: 1426: };
[; ;pic16lf1824.h: 1427: } PCONbits_t;
[; ;pic16lf1824.h: 1428: extern volatile PCONbits_t PCONbits @ 0x096;
[; ;pic16lf1824.h: 1462: extern volatile unsigned char WDTCON @ 0x097;
"1464
[; ;pic16lf1824.h: 1464: asm("WDTCON equ 097h");
[; <" WDTCON equ 097h ;# ">
[; ;pic16lf1824.h: 1467: typedef union {
[; ;pic16lf1824.h: 1468: struct {
[; ;pic16lf1824.h: 1469: unsigned SWDTEN :1;
[; ;pic16lf1824.h: 1470: unsigned WDTPS0 :1;
[; ;pic16lf1824.h: 1471: unsigned WDTPS1 :1;
[; ;pic16lf1824.h: 1472: unsigned WDTPS2 :1;
[; ;pic16lf1824.h: 1473: unsigned WDTPS3 :1;
[; ;pic16lf1824.h: 1474: unsigned WDTPS4 :1;
[; ;pic16lf1824.h: 1475: };
[; ;pic16lf1824.h: 1476: struct {
[; ;pic16lf1824.h: 1477: unsigned :1;
[; ;pic16lf1824.h: 1478: unsigned WDTPS :5;
[; ;pic16lf1824.h: 1479: };
[; ;pic16lf1824.h: 1480: } WDTCONbits_t;
[; ;pic16lf1824.h: 1481: extern volatile WDTCONbits_t WDTCONbits @ 0x097;
[; ;pic16lf1824.h: 1520: extern volatile unsigned char OSCTUNE @ 0x098;
"1522
[; ;pic16lf1824.h: 1522: asm("OSCTUNE equ 098h");
[; <" OSCTUNE equ 098h ;# ">
[; ;pic16lf1824.h: 1525: typedef union {
[; ;pic16lf1824.h: 1526: struct {
[; ;pic16lf1824.h: 1527: unsigned TUN0 :1;
[; ;pic16lf1824.h: 1528: unsigned TUN1 :1;
[; ;pic16lf1824.h: 1529: unsigned TUN2 :1;
[; ;pic16lf1824.h: 1530: unsigned TUN3 :1;
[; ;pic16lf1824.h: 1531: unsigned TUN4 :1;
[; ;pic16lf1824.h: 1532: unsigned TUN5 :1;
[; ;pic16lf1824.h: 1533: };
[; ;pic16lf1824.h: 1534: struct {
[; ;pic16lf1824.h: 1535: unsigned TUN :6;
[; ;pic16lf1824.h: 1536: };
[; ;pic16lf1824.h: 1537: } OSCTUNEbits_t;
[; ;pic16lf1824.h: 1538: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0x098;
[; ;pic16lf1824.h: 1577: extern volatile unsigned char OSCCON @ 0x099;
"1579
[; ;pic16lf1824.h: 1579: asm("OSCCON equ 099h");
[; <" OSCCON equ 099h ;# ">
[; ;pic16lf1824.h: 1582: typedef union {
[; ;pic16lf1824.h: 1583: struct {
[; ;pic16lf1824.h: 1584: unsigned SCS0 :1;
[; ;pic16lf1824.h: 1585: unsigned SCS1 :1;
[; ;pic16lf1824.h: 1586: unsigned :1;
[; ;pic16lf1824.h: 1587: unsigned IRCF0 :1;
[; ;pic16lf1824.h: 1588: unsigned IRCF1 :1;
[; ;pic16lf1824.h: 1589: unsigned IRCF2 :1;
[; ;pic16lf1824.h: 1590: unsigned IRCF3 :1;
[; ;pic16lf1824.h: 1591: unsigned SPLLEN :1;
[; ;pic16lf1824.h: 1592: };
[; ;pic16lf1824.h: 1593: struct {
[; ;pic16lf1824.h: 1594: unsigned SCS :2;
[; ;pic16lf1824.h: 1595: unsigned :1;
[; ;pic16lf1824.h: 1596: unsigned IRCF :4;
[; ;pic16lf1824.h: 1597: };
[; ;pic16lf1824.h: 1598: } OSCCONbits_t;
[; ;pic16lf1824.h: 1599: extern volatile OSCCONbits_t OSCCONbits @ 0x099;
[; ;pic16lf1824.h: 1648: extern volatile unsigned char OSCSTAT @ 0x09A;
"1650
[; ;pic16lf1824.h: 1650: asm("OSCSTAT equ 09Ah");
[; <" OSCSTAT equ 09Ah ;# ">
[; ;pic16lf1824.h: 1653: typedef union {
[; ;pic16lf1824.h: 1654: struct {
[; ;pic16lf1824.h: 1655: unsigned HFIOFS :1;
[; ;pic16lf1824.h: 1656: unsigned LFIOFR :1;
[; ;pic16lf1824.h: 1657: unsigned MFIOFR :1;
[; ;pic16lf1824.h: 1658: unsigned HFIOFL :1;
[; ;pic16lf1824.h: 1659: unsigned HFIOFR :1;
[; ;pic16lf1824.h: 1660: unsigned OSTS :1;
[; ;pic16lf1824.h: 1661: unsigned PLLR :1;
[; ;pic16lf1824.h: 1662: unsigned T1OSCR :1;
[; ;pic16lf1824.h: 1663: };
[; ;pic16lf1824.h: 1664: } OSCSTATbits_t;
[; ;pic16lf1824.h: 1665: extern volatile OSCSTATbits_t OSCSTATbits @ 0x09A;
[; ;pic16lf1824.h: 1709: extern volatile unsigned short ADRES @ 0x09B;
"1711
[; ;pic16lf1824.h: 1711: asm("ADRES equ 09Bh");
[; <" ADRES equ 09Bh ;# ">
[; ;pic16lf1824.h: 1715: extern volatile unsigned char ADRESL @ 0x09B;
"1717
[; ;pic16lf1824.h: 1717: asm("ADRESL equ 09Bh");
[; <" ADRESL equ 09Bh ;# ">
[; ;pic16lf1824.h: 1720: typedef union {
[; ;pic16lf1824.h: 1721: struct {
[; ;pic16lf1824.h: 1722: unsigned ADRESL :8;
[; ;pic16lf1824.h: 1723: };
[; ;pic16lf1824.h: 1724: } ADRESLbits_t;
[; ;pic16lf1824.h: 1725: extern volatile ADRESLbits_t ADRESLbits @ 0x09B;
[; ;pic16lf1824.h: 1734: extern volatile unsigned char ADRESH @ 0x09C;
"1736
[; ;pic16lf1824.h: 1736: asm("ADRESH equ 09Ch");
[; <" ADRESH equ 09Ch ;# ">
[; ;pic16lf1824.h: 1739: typedef union {
[; ;pic16lf1824.h: 1740: struct {
[; ;pic16lf1824.h: 1741: unsigned ADRESH :8;
[; ;pic16lf1824.h: 1742: };
[; ;pic16lf1824.h: 1743: } ADRESHbits_t;
[; ;pic16lf1824.h: 1744: extern volatile ADRESHbits_t ADRESHbits @ 0x09C;
[; ;pic16lf1824.h: 1753: extern volatile unsigned char ADCON0 @ 0x09D;
"1755
[; ;pic16lf1824.h: 1755: asm("ADCON0 equ 09Dh");
[; <" ADCON0 equ 09Dh ;# ">
[; ;pic16lf1824.h: 1758: typedef union {
[; ;pic16lf1824.h: 1759: struct {
[; ;pic16lf1824.h: 1760: unsigned ADON :1;
[; ;pic16lf1824.h: 1761: unsigned GO_nDONE :1;
[; ;pic16lf1824.h: 1762: unsigned CHS0 :1;
[; ;pic16lf1824.h: 1763: unsigned CHS1 :1;
[; ;pic16lf1824.h: 1764: unsigned CHS2 :1;
[; ;pic16lf1824.h: 1765: unsigned CHS3 :1;
[; ;pic16lf1824.h: 1766: unsigned CHS4 :1;
[; ;pic16lf1824.h: 1767: };
[; ;pic16lf1824.h: 1768: struct {
[; ;pic16lf1824.h: 1769: unsigned :1;
[; ;pic16lf1824.h: 1770: unsigned ADGO :1;
[; ;pic16lf1824.h: 1771: unsigned CHS :5;
[; ;pic16lf1824.h: 1772: };
[; ;pic16lf1824.h: 1773: struct {
[; ;pic16lf1824.h: 1774: unsigned :1;
[; ;pic16lf1824.h: 1775: unsigned GO :1;
[; ;pic16lf1824.h: 1776: };
[; ;pic16lf1824.h: 1777: } ADCON0bits_t;
[; ;pic16lf1824.h: 1778: extern volatile ADCON0bits_t ADCON0bits @ 0x09D;
[; ;pic16lf1824.h: 1832: extern volatile unsigned char ADCON1 @ 0x09E;
"1834
[; ;pic16lf1824.h: 1834: asm("ADCON1 equ 09Eh");
[; <" ADCON1 equ 09Eh ;# ">
[; ;pic16lf1824.h: 1837: typedef union {
[; ;pic16lf1824.h: 1838: struct {
[; ;pic16lf1824.h: 1839: unsigned ADPREF0 :1;
[; ;pic16lf1824.h: 1840: unsigned ADPREF1 :1;
[; ;pic16lf1824.h: 1841: unsigned ADNREF :1;
[; ;pic16lf1824.h: 1842: unsigned :1;
[; ;pic16lf1824.h: 1843: unsigned ADCS0 :1;
[; ;pic16lf1824.h: 1844: unsigned ADCS1 :1;
[; ;pic16lf1824.h: 1845: unsigned ADCS2 :1;
[; ;pic16lf1824.h: 1846: unsigned ADFM :1;
[; ;pic16lf1824.h: 1847: };
[; ;pic16lf1824.h: 1848: struct {
[; ;pic16lf1824.h: 1849: unsigned ADPREF :2;
[; ;pic16lf1824.h: 1850: unsigned :2;
[; ;pic16lf1824.h: 1851: unsigned ADCS :3;
[; ;pic16lf1824.h: 1852: };
[; ;pic16lf1824.h: 1853: } ADCON1bits_t;
[; ;pic16lf1824.h: 1854: extern volatile ADCON1bits_t ADCON1bits @ 0x09E;
[; ;pic16lf1824.h: 1903: extern volatile unsigned char LATA @ 0x10C;
"1905
[; ;pic16lf1824.h: 1905: asm("LATA equ 010Ch");
[; <" LATA equ 010Ch ;# ">
[; ;pic16lf1824.h: 1908: typedef union {
[; ;pic16lf1824.h: 1909: struct {
[; ;pic16lf1824.h: 1910: unsigned LATA0 :1;
[; ;pic16lf1824.h: 1911: unsigned LATA1 :1;
[; ;pic16lf1824.h: 1912: unsigned LATA2 :1;
[; ;pic16lf1824.h: 1913: unsigned :1;
[; ;pic16lf1824.h: 1914: unsigned LATA4 :1;
[; ;pic16lf1824.h: 1915: unsigned LATA5 :1;
[; ;pic16lf1824.h: 1916: };
[; ;pic16lf1824.h: 1917: } LATAbits_t;
[; ;pic16lf1824.h: 1918: extern volatile LATAbits_t LATAbits @ 0x10C;
[; ;pic16lf1824.h: 1947: extern volatile unsigned char LATC @ 0x10E;
"1949
[; ;pic16lf1824.h: 1949: asm("LATC equ 010Eh");
[; <" LATC equ 010Eh ;# ">
[; ;pic16lf1824.h: 1952: typedef union {
[; ;pic16lf1824.h: 1953: struct {
[; ;pic16lf1824.h: 1954: unsigned LATC0 :1;
[; ;pic16lf1824.h: 1955: unsigned LATC1 :1;
[; ;pic16lf1824.h: 1956: unsigned LATC2 :1;
[; ;pic16lf1824.h: 1957: unsigned LATC3 :1;
[; ;pic16lf1824.h: 1958: unsigned LATC4 :1;
[; ;pic16lf1824.h: 1959: unsigned LATC5 :1;
[; ;pic16lf1824.h: 1960: };
[; ;pic16lf1824.h: 1961: } LATCbits_t;
[; ;pic16lf1824.h: 1962: extern volatile LATCbits_t LATCbits @ 0x10E;
[; ;pic16lf1824.h: 1996: extern volatile unsigned char CM1CON0 @ 0x111;
"1998
[; ;pic16lf1824.h: 1998: asm("CM1CON0 equ 0111h");
[; <" CM1CON0 equ 0111h ;# ">
[; ;pic16lf1824.h: 2001: typedef union {
[; ;pic16lf1824.h: 2002: struct {
[; ;pic16lf1824.h: 2003: unsigned C1SYNC :1;
[; ;pic16lf1824.h: 2004: unsigned C1HYS :1;
[; ;pic16lf1824.h: 2005: unsigned C1SP :1;
[; ;pic16lf1824.h: 2006: unsigned :1;
[; ;pic16lf1824.h: 2007: unsigned C1POL :1;
[; ;pic16lf1824.h: 2008: unsigned C1OE :1;
[; ;pic16lf1824.h: 2009: unsigned C1OUT :1;
[; ;pic16lf1824.h: 2010: unsigned C1ON :1;
[; ;pic16lf1824.h: 2011: };
[; ;pic16lf1824.h: 2012: } CM1CON0bits_t;
[; ;pic16lf1824.h: 2013: extern volatile CM1CON0bits_t CM1CON0bits @ 0x111;
[; ;pic16lf1824.h: 2052: extern volatile unsigned char CM1CON1 @ 0x112;
"2054
[; ;pic16lf1824.h: 2054: asm("CM1CON1 equ 0112h");
[; <" CM1CON1 equ 0112h ;# ">
[; ;pic16lf1824.h: 2057: typedef union {
[; ;pic16lf1824.h: 2058: struct {
[; ;pic16lf1824.h: 2059: unsigned C1NCH0 :1;
[; ;pic16lf1824.h: 2060: unsigned C1NCH1 :1;
[; ;pic16lf1824.h: 2061: unsigned :2;
[; ;pic16lf1824.h: 2062: unsigned C1PCH0 :1;
[; ;pic16lf1824.h: 2063: unsigned C1PCH1 :1;
[; ;pic16lf1824.h: 2064: unsigned C1INTN :1;
[; ;pic16lf1824.h: 2065: unsigned C1INTP :1;
[; ;pic16lf1824.h: 2066: };
[; ;pic16lf1824.h: 2067: struct {
[; ;pic16lf1824.h: 2068: unsigned C1NCH :2;
[; ;pic16lf1824.h: 2069: unsigned :2;
[; ;pic16lf1824.h: 2070: unsigned C1PCH :2;
[; ;pic16lf1824.h: 2071: };
[; ;pic16lf1824.h: 2072: } CM1CON1bits_t;
[; ;pic16lf1824.h: 2073: extern volatile CM1CON1bits_t CM1CON1bits @ 0x112;
[; ;pic16lf1824.h: 2117: extern volatile unsigned char CM2CON0 @ 0x113;
"2119
[; ;pic16lf1824.h: 2119: asm("CM2CON0 equ 0113h");
[; <" CM2CON0 equ 0113h ;# ">
[; ;pic16lf1824.h: 2122: typedef union {
[; ;pic16lf1824.h: 2123: struct {
[; ;pic16lf1824.h: 2124: unsigned C2SYNC :1;
[; ;pic16lf1824.h: 2125: unsigned C2HYS :1;
[; ;pic16lf1824.h: 2126: unsigned C2SP :1;
[; ;pic16lf1824.h: 2127: unsigned :1;
[; ;pic16lf1824.h: 2128: unsigned C2POL :1;
[; ;pic16lf1824.h: 2129: unsigned C2OE :1;
[; ;pic16lf1824.h: 2130: unsigned C2OUT :1;
[; ;pic16lf1824.h: 2131: unsigned C2ON :1;
[; ;pic16lf1824.h: 2132: };
[; ;pic16lf1824.h: 2133: } CM2CON0bits_t;
[; ;pic16lf1824.h: 2134: extern volatile CM2CON0bits_t CM2CON0bits @ 0x113;
[; ;pic16lf1824.h: 2173: extern volatile unsigned char CM2CON1 @ 0x114;
"2175
[; ;pic16lf1824.h: 2175: asm("CM2CON1 equ 0114h");
[; <" CM2CON1 equ 0114h ;# ">
[; ;pic16lf1824.h: 2178: typedef union {
[; ;pic16lf1824.h: 2179: struct {
[; ;pic16lf1824.h: 2180: unsigned C2NCH0 :1;
[; ;pic16lf1824.h: 2181: unsigned C2NCH1 :1;
[; ;pic16lf1824.h: 2182: unsigned :2;
[; ;pic16lf1824.h: 2183: unsigned C2PCH0 :1;
[; ;pic16lf1824.h: 2184: unsigned C2PCH1 :1;
[; ;pic16lf1824.h: 2185: unsigned C2INTN :1;
[; ;pic16lf1824.h: 2186: unsigned C2INTP :1;
[; ;pic16lf1824.h: 2187: };
[; ;pic16lf1824.h: 2188: struct {
[; ;pic16lf1824.h: 2189: unsigned C2NCH :2;
[; ;pic16lf1824.h: 2190: unsigned :2;
[; ;pic16lf1824.h: 2191: unsigned C2PCH :2;
[; ;pic16lf1824.h: 2192: };
[; ;pic16lf1824.h: 2193: } CM2CON1bits_t;
[; ;pic16lf1824.h: 2194: extern volatile CM2CON1bits_t CM2CON1bits @ 0x114;
[; ;pic16lf1824.h: 2238: extern volatile unsigned char CMOUT @ 0x115;
"2240
[; ;pic16lf1824.h: 2240: asm("CMOUT equ 0115h");
[; <" CMOUT equ 0115h ;# ">
[; ;pic16lf1824.h: 2243: typedef union {
[; ;pic16lf1824.h: 2244: struct {
[; ;pic16lf1824.h: 2245: unsigned MC1OUT :1;
[; ;pic16lf1824.h: 2246: unsigned MC2OUT :1;
[; ;pic16lf1824.h: 2247: };
[; ;pic16lf1824.h: 2248: } CMOUTbits_t;
[; ;pic16lf1824.h: 2249: extern volatile CMOUTbits_t CMOUTbits @ 0x115;
[; ;pic16lf1824.h: 2263: extern volatile unsigned char BORCON @ 0x116;
"2265
[; ;pic16lf1824.h: 2265: asm("BORCON equ 0116h");
[; <" BORCON equ 0116h ;# ">
[; ;pic16lf1824.h: 2268: typedef union {
[; ;pic16lf1824.h: 2269: struct {
[; ;pic16lf1824.h: 2270: unsigned BORRDY :1;
[; ;pic16lf1824.h: 2271: unsigned :6;
[; ;pic16lf1824.h: 2272: unsigned SBOREN :1;
[; ;pic16lf1824.h: 2273: };
[; ;pic16lf1824.h: 2274: } BORCONbits_t;
[; ;pic16lf1824.h: 2275: extern volatile BORCONbits_t BORCONbits @ 0x116;
[; ;pic16lf1824.h: 2289: extern volatile unsigned char FVRCON @ 0x117;
"2291
[; ;pic16lf1824.h: 2291: asm("FVRCON equ 0117h");
[; <" FVRCON equ 0117h ;# ">
[; ;pic16lf1824.h: 2294: typedef union {
[; ;pic16lf1824.h: 2295: struct {
[; ;pic16lf1824.h: 2296: unsigned ADFVR0 :1;
[; ;pic16lf1824.h: 2297: unsigned ADFVR1 :1;
[; ;pic16lf1824.h: 2298: unsigned CDAFVR0 :1;
[; ;pic16lf1824.h: 2299: unsigned CDAFVR1 :1;
[; ;pic16lf1824.h: 2300: unsigned TSRNG :1;
[; ;pic16lf1824.h: 2301: unsigned TSEN :1;
[; ;pic16lf1824.h: 2302: unsigned FVRRDY :1;
[; ;pic16lf1824.h: 2303: unsigned FVREN :1;
[; ;pic16lf1824.h: 2304: };
[; ;pic16lf1824.h: 2305: struct {
[; ;pic16lf1824.h: 2306: unsigned ADFVR :2;
[; ;pic16lf1824.h: 2307: unsigned CDAFVR :2;
[; ;pic16lf1824.h: 2308: };
[; ;pic16lf1824.h: 2309: } FVRCONbits_t;
[; ;pic16lf1824.h: 2310: extern volatile FVRCONbits_t FVRCONbits @ 0x117;
[; ;pic16lf1824.h: 2364: extern volatile unsigned char DACCON0 @ 0x118;
"2366
[; ;pic16lf1824.h: 2366: asm("DACCON0 equ 0118h");
[; <" DACCON0 equ 0118h ;# ">
[; ;pic16lf1824.h: 2369: typedef union {
[; ;pic16lf1824.h: 2370: struct {
[; ;pic16lf1824.h: 2371: unsigned DACNSS :1;
[; ;pic16lf1824.h: 2372: unsigned :1;
[; ;pic16lf1824.h: 2373: unsigned DACPSS0 :1;
[; ;pic16lf1824.h: 2374: unsigned DACPSS1 :1;
[; ;pic16lf1824.h: 2375: unsigned :1;
[; ;pic16lf1824.h: 2376: unsigned DACOE :1;
[; ;pic16lf1824.h: 2377: unsigned DACLPS :1;
[; ;pic16lf1824.h: 2378: unsigned DACEN :1;
[; ;pic16lf1824.h: 2379: };
[; ;pic16lf1824.h: 2380: struct {
[; ;pic16lf1824.h: 2381: unsigned :2;
[; ;pic16lf1824.h: 2382: unsigned DACPSS :2;
[; ;pic16lf1824.h: 2383: };
[; ;pic16lf1824.h: 2384: } DACCON0bits_t;
[; ;pic16lf1824.h: 2385: extern volatile DACCON0bits_t DACCON0bits @ 0x118;
[; ;pic16lf1824.h: 2424: extern volatile unsigned char DACCON1 @ 0x119;
"2426
[; ;pic16lf1824.h: 2426: asm("DACCON1 equ 0119h");
[; <" DACCON1 equ 0119h ;# ">
[; ;pic16lf1824.h: 2429: typedef union {
[; ;pic16lf1824.h: 2430: struct {
[; ;pic16lf1824.h: 2431: unsigned DACR0 :1;
[; ;pic16lf1824.h: 2432: unsigned DACR1 :1;
[; ;pic16lf1824.h: 2433: unsigned DACR2 :1;
[; ;pic16lf1824.h: 2434: unsigned DACR3 :1;
[; ;pic16lf1824.h: 2435: unsigned DACR4 :1;
[; ;pic16lf1824.h: 2436: };
[; ;pic16lf1824.h: 2437: struct {
[; ;pic16lf1824.h: 2438: unsigned DACR :5;
[; ;pic16lf1824.h: 2439: };
[; ;pic16lf1824.h: 2440: } DACCON1bits_t;
[; ;pic16lf1824.h: 2441: extern volatile DACCON1bits_t DACCON1bits @ 0x119;
[; ;pic16lf1824.h: 2475: extern volatile unsigned char SRCON0 @ 0x11A;
"2477
[; ;pic16lf1824.h: 2477: asm("SRCON0 equ 011Ah");
[; <" SRCON0 equ 011Ah ;# ">
[; ;pic16lf1824.h: 2480: typedef union {
[; ;pic16lf1824.h: 2481: struct {
[; ;pic16lf1824.h: 2482: unsigned SRPR :1;
[; ;pic16lf1824.h: 2483: unsigned SRPS :1;
[; ;pic16lf1824.h: 2484: unsigned SRNQEN :1;
[; ;pic16lf1824.h: 2485: unsigned SRQEN :1;
[; ;pic16lf1824.h: 2486: unsigned SRCLK0 :1;
[; ;pic16lf1824.h: 2487: unsigned SRCLK1 :1;
[; ;pic16lf1824.h: 2488: unsigned SRCLK2 :1;
[; ;pic16lf1824.h: 2489: unsigned SRLEN :1;
[; ;pic16lf1824.h: 2490: };
[; ;pic16lf1824.h: 2491: struct {
[; ;pic16lf1824.h: 2492: unsigned :4;
[; ;pic16lf1824.h: 2493: unsigned SRCLK :3;
[; ;pic16lf1824.h: 2494: };
[; ;pic16lf1824.h: 2495: } SRCON0bits_t;
[; ;pic16lf1824.h: 2496: extern volatile SRCON0bits_t SRCON0bits @ 0x11A;
[; ;pic16lf1824.h: 2545: extern volatile unsigned char SRCON1 @ 0x11B;
"2547
[; ;pic16lf1824.h: 2547: asm("SRCON1 equ 011Bh");
[; <" SRCON1 equ 011Bh ;# ">
[; ;pic16lf1824.h: 2550: typedef union {
[; ;pic16lf1824.h: 2551: struct {
[; ;pic16lf1824.h: 2552: unsigned SRRC1E :1;
[; ;pic16lf1824.h: 2553: unsigned SRRC2E :1;
[; ;pic16lf1824.h: 2554: unsigned SRRCKE :1;
[; ;pic16lf1824.h: 2555: unsigned SRRPE :1;
[; ;pic16lf1824.h: 2556: unsigned SRSC1E :1;
[; ;pic16lf1824.h: 2557: unsigned SRSC2E :1;
[; ;pic16lf1824.h: 2558: unsigned SRSCKE :1;
[; ;pic16lf1824.h: 2559: unsigned SRSPE :1;
[; ;pic16lf1824.h: 2560: };
[; ;pic16lf1824.h: 2561: } SRCON1bits_t;
[; ;pic16lf1824.h: 2562: extern volatile SRCON1bits_t SRCON1bits @ 0x11B;
[; ;pic16lf1824.h: 2606: extern volatile unsigned char APFCON0 @ 0x11D;
"2608
[; ;pic16lf1824.h: 2608: asm("APFCON0 equ 011Dh");
[; <" APFCON0 equ 011Dh ;# ">
[; ;pic16lf1824.h: 2611: typedef union {
[; ;pic16lf1824.h: 2612: struct {
[; ;pic16lf1824.h: 2613: unsigned :2;
[; ;pic16lf1824.h: 2614: unsigned TXCKSEL :1;
[; ;pic16lf1824.h: 2615: unsigned T1GSEL :1;
[; ;pic16lf1824.h: 2616: unsigned :1;
[; ;pic16lf1824.h: 2617: unsigned SSSEL :1;
[; ;pic16lf1824.h: 2618: unsigned SDOSEL :1;
[; ;pic16lf1824.h: 2619: unsigned RXDTSEL :1;
[; ;pic16lf1824.h: 2620: };
[; ;pic16lf1824.h: 2621: struct {
[; ;pic16lf1824.h: 2622: unsigned :5;
[; ;pic16lf1824.h: 2623: unsigned SS1SEL :1;
[; ;pic16lf1824.h: 2624: unsigned SDO1SEL :1;
[; ;pic16lf1824.h: 2625: };
[; ;pic16lf1824.h: 2626: } APFCON0bits_t;
[; ;pic16lf1824.h: 2627: extern volatile APFCON0bits_t APFCON0bits @ 0x11D;
[; ;pic16lf1824.h: 2666: extern volatile unsigned char APFCON1 @ 0x11E;
"2668
[; ;pic16lf1824.h: 2668: asm("APFCON1 equ 011Eh");
[; <" APFCON1 equ 011Eh ;# ">
[; ;pic16lf1824.h: 2671: typedef union {
[; ;pic16lf1824.h: 2672: struct {
[; ;pic16lf1824.h: 2673: unsigned CCP2SEL :1;
[; ;pic16lf1824.h: 2674: unsigned P2BSEL :1;
[; ;pic16lf1824.h: 2675: unsigned P1CSEL :1;
[; ;pic16lf1824.h: 2676: unsigned P1DSEL :1;
[; ;pic16lf1824.h: 2677: };
[; ;pic16lf1824.h: 2678: } APFCON1bits_t;
[; ;pic16lf1824.h: 2679: extern volatile APFCON1bits_t APFCON1bits @ 0x11E;
[; ;pic16lf1824.h: 2703: extern volatile unsigned char ANSELA @ 0x18C;
"2705
[; ;pic16lf1824.h: 2705: asm("ANSELA equ 018Ch");
[; <" ANSELA equ 018Ch ;# ">
[; ;pic16lf1824.h: 2708: typedef union {
[; ;pic16lf1824.h: 2709: struct {
[; ;pic16lf1824.h: 2710: unsigned ANSA0 :1;
[; ;pic16lf1824.h: 2711: unsigned ANSA1 :1;
[; ;pic16lf1824.h: 2712: unsigned ANSA2 :1;
[; ;pic16lf1824.h: 2713: unsigned :1;
[; ;pic16lf1824.h: 2714: unsigned ANSA4 :1;
[; ;pic16lf1824.h: 2715: };
[; ;pic16lf1824.h: 2716: struct {
[; ;pic16lf1824.h: 2717: unsigned ANSELA :5;
[; ;pic16lf1824.h: 2718: };
[; ;pic16lf1824.h: 2719: } ANSELAbits_t;
[; ;pic16lf1824.h: 2720: extern volatile ANSELAbits_t ANSELAbits @ 0x18C;
[; ;pic16lf1824.h: 2749: extern volatile unsigned char ANSELC @ 0x18E;
"2751
[; ;pic16lf1824.h: 2751: asm("ANSELC equ 018Eh");
[; <" ANSELC equ 018Eh ;# ">
[; ;pic16lf1824.h: 2754: typedef union {
[; ;pic16lf1824.h: 2755: struct {
[; ;pic16lf1824.h: 2756: unsigned ANSC0 :1;
[; ;pic16lf1824.h: 2757: unsigned ANSC1 :1;
[; ;pic16lf1824.h: 2758: unsigned ANSC2 :1;
[; ;pic16lf1824.h: 2759: unsigned ANSC3 :1;
[; ;pic16lf1824.h: 2760: };
[; ;pic16lf1824.h: 2761: struct {
[; ;pic16lf1824.h: 2762: unsigned ANSELC :4;
[; ;pic16lf1824.h: 2763: };
[; ;pic16lf1824.h: 2764: } ANSELCbits_t;
[; ;pic16lf1824.h: 2765: extern volatile ANSELCbits_t ANSELCbits @ 0x18E;
[; ;pic16lf1824.h: 2794: extern volatile unsigned short EEADR @ 0x191;
"2796
[; ;pic16lf1824.h: 2796: asm("EEADR equ 0191h");
[; <" EEADR equ 0191h ;# ">
[; ;pic16lf1824.h: 2800: extern volatile unsigned char EEADRL @ 0x191;
"2802
[; ;pic16lf1824.h: 2802: asm("EEADRL equ 0191h");
[; <" EEADRL equ 0191h ;# ">
[; ;pic16lf1824.h: 2805: typedef union {
[; ;pic16lf1824.h: 2806: struct {
[; ;pic16lf1824.h: 2807: unsigned EEADRL :8;
[; ;pic16lf1824.h: 2808: };
[; ;pic16lf1824.h: 2809: } EEADRLbits_t;
[; ;pic16lf1824.h: 2810: extern volatile EEADRLbits_t EEADRLbits @ 0x191;
[; ;pic16lf1824.h: 2819: extern volatile unsigned char EEADRH @ 0x192;
"2821
[; ;pic16lf1824.h: 2821: asm("EEADRH equ 0192h");
[; <" EEADRH equ 0192h ;# ">
[; ;pic16lf1824.h: 2824: typedef union {
[; ;pic16lf1824.h: 2825: struct {
[; ;pic16lf1824.h: 2826: unsigned EEADRH :7;
[; ;pic16lf1824.h: 2827: };
[; ;pic16lf1824.h: 2828: } EEADRHbits_t;
[; ;pic16lf1824.h: 2829: extern volatile EEADRHbits_t EEADRHbits @ 0x192;
[; ;pic16lf1824.h: 2838: extern volatile unsigned short EEDAT @ 0x193;
"2840
[; ;pic16lf1824.h: 2840: asm("EEDAT equ 0193h");
[; <" EEDAT equ 0193h ;# ">
[; ;pic16lf1824.h: 2844: extern volatile unsigned char EEDATL @ 0x193;
"2846
[; ;pic16lf1824.h: 2846: asm("EEDATL equ 0193h");
[; <" EEDATL equ 0193h ;# ">
[; ;pic16lf1824.h: 2849: extern volatile unsigned char EEDATA @ 0x193;
"2851
[; ;pic16lf1824.h: 2851: asm("EEDATA equ 0193h");
[; <" EEDATA equ 0193h ;# ">
[; ;pic16lf1824.h: 2854: typedef union {
[; ;pic16lf1824.h: 2855: struct {
[; ;pic16lf1824.h: 2856: unsigned EEDATL :8;
[; ;pic16lf1824.h: 2857: };
[; ;pic16lf1824.h: 2858: } EEDATLbits_t;
[; ;pic16lf1824.h: 2859: extern volatile EEDATLbits_t EEDATLbits @ 0x193;
[; ;pic16lf1824.h: 2867: typedef union {
[; ;pic16lf1824.h: 2868: struct {
[; ;pic16lf1824.h: 2869: unsigned EEDATL :8;
[; ;pic16lf1824.h: 2870: };
[; ;pic16lf1824.h: 2871: } EEDATAbits_t;
[; ;pic16lf1824.h: 2872: extern volatile EEDATAbits_t EEDATAbits @ 0x193;
[; ;pic16lf1824.h: 2881: extern volatile unsigned char EEDATH @ 0x194;
"2883
[; ;pic16lf1824.h: 2883: asm("EEDATH equ 0194h");
[; <" EEDATH equ 0194h ;# ">
[; ;pic16lf1824.h: 2886: typedef union {
[; ;pic16lf1824.h: 2887: struct {
[; ;pic16lf1824.h: 2888: unsigned EEDATH :6;
[; ;pic16lf1824.h: 2889: };
[; ;pic16lf1824.h: 2890: } EEDATHbits_t;
[; ;pic16lf1824.h: 2891: extern volatile EEDATHbits_t EEDATHbits @ 0x194;
[; ;pic16lf1824.h: 2900: extern volatile unsigned char EECON1 @ 0x195;
"2902
[; ;pic16lf1824.h: 2902: asm("EECON1 equ 0195h");
[; <" EECON1 equ 0195h ;# ">
[; ;pic16lf1824.h: 2905: typedef union {
[; ;pic16lf1824.h: 2906: struct {
[; ;pic16lf1824.h: 2907: unsigned RD :1;
[; ;pic16lf1824.h: 2908: unsigned WR :1;
[; ;pic16lf1824.h: 2909: unsigned WREN :1;
[; ;pic16lf1824.h: 2910: unsigned WRERR :1;
[; ;pic16lf1824.h: 2911: unsigned FREE :1;
[; ;pic16lf1824.h: 2912: unsigned LWLO :1;
[; ;pic16lf1824.h: 2913: unsigned CFGS :1;
[; ;pic16lf1824.h: 2914: unsigned EEPGD :1;
[; ;pic16lf1824.h: 2915: };
[; ;pic16lf1824.h: 2916: } EECON1bits_t;
[; ;pic16lf1824.h: 2917: extern volatile EECON1bits_t EECON1bits @ 0x195;
[; ;pic16lf1824.h: 2961: extern volatile unsigned char EECON2 @ 0x196;
"2963
[; ;pic16lf1824.h: 2963: asm("EECON2 equ 0196h");
[; <" EECON2 equ 0196h ;# ">
[; ;pic16lf1824.h: 2966: typedef union {
[; ;pic16lf1824.h: 2967: struct {
[; ;pic16lf1824.h: 2968: unsigned EECON2 :8;
[; ;pic16lf1824.h: 2969: };
[; ;pic16lf1824.h: 2970: } EECON2bits_t;
[; ;pic16lf1824.h: 2971: extern volatile EECON2bits_t EECON2bits @ 0x196;
[; ;pic16lf1824.h: 2980: extern volatile unsigned char RCREG @ 0x199;
"2982
[; ;pic16lf1824.h: 2982: asm("RCREG equ 0199h");
[; <" RCREG equ 0199h ;# ">
[; ;pic16lf1824.h: 2985: typedef union {
[; ;pic16lf1824.h: 2986: struct {
[; ;pic16lf1824.h: 2987: unsigned RCREG :8;
[; ;pic16lf1824.h: 2988: };
[; ;pic16lf1824.h: 2989: } RCREGbits_t;
[; ;pic16lf1824.h: 2990: extern volatile RCREGbits_t RCREGbits @ 0x199;
[; ;pic16lf1824.h: 2999: extern volatile unsigned char TXREG @ 0x19A;
"3001
[; ;pic16lf1824.h: 3001: asm("TXREG equ 019Ah");
[; <" TXREG equ 019Ah ;# ">
[; ;pic16lf1824.h: 3004: typedef union {
[; ;pic16lf1824.h: 3005: struct {
[; ;pic16lf1824.h: 3006: unsigned TXREG :8;
[; ;pic16lf1824.h: 3007: };
[; ;pic16lf1824.h: 3008: } TXREGbits_t;
[; ;pic16lf1824.h: 3009: extern volatile TXREGbits_t TXREGbits @ 0x19A;
[; ;pic16lf1824.h: 3018: extern volatile unsigned short SP1BRG @ 0x19B;
"3020
[; ;pic16lf1824.h: 3020: asm("SP1BRG equ 019Bh");
[; <" SP1BRG equ 019Bh ;# ">
[; ;pic16lf1824.h: 3024: extern volatile unsigned char SP1BRGL @ 0x19B;
"3026
[; ;pic16lf1824.h: 3026: asm("SP1BRGL equ 019Bh");
[; <" SP1BRGL equ 019Bh ;# ">
[; ;pic16lf1824.h: 3029: extern volatile unsigned char SPBRG @ 0x19B;
"3031
[; ;pic16lf1824.h: 3031: asm("SPBRG equ 019Bh");
[; <" SPBRG equ 019Bh ;# ">
[; ;pic16lf1824.h: 3033: extern volatile unsigned char SPBRGL @ 0x19B;
"3035
[; ;pic16lf1824.h: 3035: asm("SPBRGL equ 019Bh");
[; <" SPBRGL equ 019Bh ;# ">
[; ;pic16lf1824.h: 3038: typedef union {
[; ;pic16lf1824.h: 3039: struct {
[; ;pic16lf1824.h: 3040: unsigned SPBRGL :8;
[; ;pic16lf1824.h: 3041: };
[; ;pic16lf1824.h: 3042: } SP1BRGLbits_t;
[; ;pic16lf1824.h: 3043: extern volatile SP1BRGLbits_t SP1BRGLbits @ 0x19B;
[; ;pic16lf1824.h: 3051: typedef union {
[; ;pic16lf1824.h: 3052: struct {
[; ;pic16lf1824.h: 3053: unsigned SPBRGL :8;
[; ;pic16lf1824.h: 3054: };
[; ;pic16lf1824.h: 3055: } SPBRGbits_t;
[; ;pic16lf1824.h: 3056: extern volatile SPBRGbits_t SPBRGbits @ 0x19B;
[; ;pic16lf1824.h: 3063: typedef union {
[; ;pic16lf1824.h: 3064: struct {
[; ;pic16lf1824.h: 3065: unsigned SPBRGL :8;
[; ;pic16lf1824.h: 3066: };
[; ;pic16lf1824.h: 3067: } SPBRGLbits_t;
[; ;pic16lf1824.h: 3068: extern volatile SPBRGLbits_t SPBRGLbits @ 0x19B;
[; ;pic16lf1824.h: 3077: extern volatile unsigned char SP1BRGH @ 0x19C;
"3079
[; ;pic16lf1824.h: 3079: asm("SP1BRGH equ 019Ch");
[; <" SP1BRGH equ 019Ch ;# ">
[; ;pic16lf1824.h: 3082: extern volatile unsigned char SPBRGH @ 0x19C;
"3084
[; ;pic16lf1824.h: 3084: asm("SPBRGH equ 019Ch");
[; <" SPBRGH equ 019Ch ;# ">
[; ;pic16lf1824.h: 3087: typedef union {
[; ;pic16lf1824.h: 3088: struct {
[; ;pic16lf1824.h: 3089: unsigned SPBRGH :8;
[; ;pic16lf1824.h: 3090: };
[; ;pic16lf1824.h: 3091: } SP1BRGHbits_t;
[; ;pic16lf1824.h: 3092: extern volatile SP1BRGHbits_t SP1BRGHbits @ 0x19C;
[; ;pic16lf1824.h: 3100: typedef union {
[; ;pic16lf1824.h: 3101: struct {
[; ;pic16lf1824.h: 3102: unsigned SPBRGH :8;
[; ;pic16lf1824.h: 3103: };
[; ;pic16lf1824.h: 3104: } SPBRGHbits_t;
[; ;pic16lf1824.h: 3105: extern volatile SPBRGHbits_t SPBRGHbits @ 0x19C;
[; ;pic16lf1824.h: 3114: extern volatile unsigned char RCSTA @ 0x19D;
"3116
[; ;pic16lf1824.h: 3116: asm("RCSTA equ 019Dh");
[; <" RCSTA equ 019Dh ;# ">
[; ;pic16lf1824.h: 3119: typedef union {
[; ;pic16lf1824.h: 3120: struct {
[; ;pic16lf1824.h: 3121: unsigned RX9D :1;
[; ;pic16lf1824.h: 3122: unsigned OERR :1;
[; ;pic16lf1824.h: 3123: unsigned FERR :1;
[; ;pic16lf1824.h: 3124: unsigned ADDEN :1;
[; ;pic16lf1824.h: 3125: unsigned CREN :1;
[; ;pic16lf1824.h: 3126: unsigned SREN :1;
[; ;pic16lf1824.h: 3127: unsigned RX9 :1;
[; ;pic16lf1824.h: 3128: unsigned SPEN :1;
[; ;pic16lf1824.h: 3129: };
[; ;pic16lf1824.h: 3130: } RCSTAbits_t;
[; ;pic16lf1824.h: 3131: extern volatile RCSTAbits_t RCSTAbits @ 0x19D;
[; ;pic16lf1824.h: 3175: extern volatile unsigned char TXSTA @ 0x19E;
"3177
[; ;pic16lf1824.h: 3177: asm("TXSTA equ 019Eh");
[; <" TXSTA equ 019Eh ;# ">
[; ;pic16lf1824.h: 3180: typedef union {
[; ;pic16lf1824.h: 3181: struct {
[; ;pic16lf1824.h: 3182: unsigned TX9D :1;
[; ;pic16lf1824.h: 3183: unsigned TRMT :1;
[; ;pic16lf1824.h: 3184: unsigned BRGH :1;
[; ;pic16lf1824.h: 3185: unsigned SENDB :1;
[; ;pic16lf1824.h: 3186: unsigned SYNC :1;
[; ;pic16lf1824.h: 3187: unsigned TXEN :1;
[; ;pic16lf1824.h: 3188: unsigned TX9 :1;
[; ;pic16lf1824.h: 3189: unsigned CSRC :1;
[; ;pic16lf1824.h: 3190: };
[; ;pic16lf1824.h: 3191: } TXSTAbits_t;
[; ;pic16lf1824.h: 3192: extern volatile TXSTAbits_t TXSTAbits @ 0x19E;
[; ;pic16lf1824.h: 3236: extern volatile unsigned char BAUDCON @ 0x19F;
"3238
[; ;pic16lf1824.h: 3238: asm("BAUDCON equ 019Fh");
[; <" BAUDCON equ 019Fh ;# ">
[; ;pic16lf1824.h: 3241: typedef union {
[; ;pic16lf1824.h: 3242: struct {
[; ;pic16lf1824.h: 3243: unsigned ABDEN :1;
[; ;pic16lf1824.h: 3244: unsigned WUE :1;
[; ;pic16lf1824.h: 3245: unsigned :1;
[; ;pic16lf1824.h: 3246: unsigned BRG16 :1;
[; ;pic16lf1824.h: 3247: unsigned SCKP :1;
[; ;pic16lf1824.h: 3248: unsigned :1;
[; ;pic16lf1824.h: 3249: unsigned RCIDL :1;
[; ;pic16lf1824.h: 3250: unsigned ABDOVF :1;
[; ;pic16lf1824.h: 3251: };
[; ;pic16lf1824.h: 3252: } BAUDCONbits_t;
[; ;pic16lf1824.h: 3253: extern volatile BAUDCONbits_t BAUDCONbits @ 0x19F;
[; ;pic16lf1824.h: 3287: extern volatile unsigned char WPUA @ 0x20C;
"3289
[; ;pic16lf1824.h: 3289: asm("WPUA equ 020Ch");
[; <" WPUA equ 020Ch ;# ">
[; ;pic16lf1824.h: 3292: typedef union {
[; ;pic16lf1824.h: 3293: struct {
[; ;pic16lf1824.h: 3294: unsigned WPUA0 :1;
[; ;pic16lf1824.h: 3295: unsigned WPUA1 :1;
[; ;pic16lf1824.h: 3296: unsigned WPUA2 :1;
[; ;pic16lf1824.h: 3297: unsigned WPUA3 :1;
[; ;pic16lf1824.h: 3298: unsigned WPUA4 :1;
[; ;pic16lf1824.h: 3299: unsigned WPUA5 :1;
[; ;pic16lf1824.h: 3300: };
[; ;pic16lf1824.h: 3301: struct {
[; ;pic16lf1824.h: 3302: unsigned WPUA :6;
[; ;pic16lf1824.h: 3303: };
[; ;pic16lf1824.h: 3304: } WPUAbits_t;
[; ;pic16lf1824.h: 3305: extern volatile WPUAbits_t WPUAbits @ 0x20C;
[; ;pic16lf1824.h: 3344: extern volatile unsigned char WPUC @ 0x20E;
"3346
[; ;pic16lf1824.h: 3346: asm("WPUC equ 020Eh");
[; <" WPUC equ 020Eh ;# ">
[; ;pic16lf1824.h: 3349: typedef union {
[; ;pic16lf1824.h: 3350: struct {
[; ;pic16lf1824.h: 3351: unsigned WPUC0 :1;
[; ;pic16lf1824.h: 3352: unsigned WPUC1 :1;
[; ;pic16lf1824.h: 3353: unsigned WPUC2 :1;
[; ;pic16lf1824.h: 3354: unsigned WPUC3 :1;
[; ;pic16lf1824.h: 3355: unsigned WPUC4 :1;
[; ;pic16lf1824.h: 3356: unsigned WPUC5 :1;
[; ;pic16lf1824.h: 3357: };
[; ;pic16lf1824.h: 3358: } WPUCbits_t;
[; ;pic16lf1824.h: 3359: extern volatile WPUCbits_t WPUCbits @ 0x20E;
[; ;pic16lf1824.h: 3393: extern volatile unsigned char SSP1BUF @ 0x211;
"3395
[; ;pic16lf1824.h: 3395: asm("SSP1BUF equ 0211h");
[; <" SSP1BUF equ 0211h ;# ">
[; ;pic16lf1824.h: 3398: extern volatile unsigned char SSPBUF @ 0x211;
"3400
[; ;pic16lf1824.h: 3400: asm("SSPBUF equ 0211h");
[; <" SSPBUF equ 0211h ;# ">
[; ;pic16lf1824.h: 3403: typedef union {
[; ;pic16lf1824.h: 3404: struct {
[; ;pic16lf1824.h: 3405: unsigned SSPBUF :8;
[; ;pic16lf1824.h: 3406: };
[; ;pic16lf1824.h: 3407: } SSP1BUFbits_t;
[; ;pic16lf1824.h: 3408: extern volatile SSP1BUFbits_t SSP1BUFbits @ 0x211;
[; ;pic16lf1824.h: 3416: typedef union {
[; ;pic16lf1824.h: 3417: struct {
[; ;pic16lf1824.h: 3418: unsigned SSPBUF :8;
[; ;pic16lf1824.h: 3419: };
[; ;pic16lf1824.h: 3420: } SSPBUFbits_t;
[; ;pic16lf1824.h: 3421: extern volatile SSPBUFbits_t SSPBUFbits @ 0x211;
[; ;pic16lf1824.h: 3430: extern volatile unsigned char SSP1ADD @ 0x212;
"3432
[; ;pic16lf1824.h: 3432: asm("SSP1ADD equ 0212h");
[; <" SSP1ADD equ 0212h ;# ">
[; ;pic16lf1824.h: 3435: extern volatile unsigned char SSPADD @ 0x212;
"3437
[; ;pic16lf1824.h: 3437: asm("SSPADD equ 0212h");
[; <" SSPADD equ 0212h ;# ">
[; ;pic16lf1824.h: 3440: typedef union {
[; ;pic16lf1824.h: 3441: struct {
[; ;pic16lf1824.h: 3442: unsigned SSPADD :8;
[; ;pic16lf1824.h: 3443: };
[; ;pic16lf1824.h: 3444: } SSP1ADDbits_t;
[; ;pic16lf1824.h: 3445: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0x212;
[; ;pic16lf1824.h: 3453: typedef union {
[; ;pic16lf1824.h: 3454: struct {
[; ;pic16lf1824.h: 3455: unsigned SSPADD :8;
[; ;pic16lf1824.h: 3456: };
[; ;pic16lf1824.h: 3457: } SSPADDbits_t;
[; ;pic16lf1824.h: 3458: extern volatile SSPADDbits_t SSPADDbits @ 0x212;
[; ;pic16lf1824.h: 3467: extern volatile unsigned char SSP1MSK @ 0x213;
"3469
[; ;pic16lf1824.h: 3469: asm("SSP1MSK equ 0213h");
[; <" SSP1MSK equ 0213h ;# ">
[; ;pic16lf1824.h: 3472: extern volatile unsigned char SSPMSK @ 0x213;
"3474
[; ;pic16lf1824.h: 3474: asm("SSPMSK equ 0213h");
[; <" SSPMSK equ 0213h ;# ">
[; ;pic16lf1824.h: 3477: typedef union {
[; ;pic16lf1824.h: 3478: struct {
[; ;pic16lf1824.h: 3479: unsigned SSPMSK :8;
[; ;pic16lf1824.h: 3480: };
[; ;pic16lf1824.h: 3481: } SSP1MSKbits_t;
[; ;pic16lf1824.h: 3482: extern volatile SSP1MSKbits_t SSP1MSKbits @ 0x213;
[; ;pic16lf1824.h: 3490: typedef union {
[; ;pic16lf1824.h: 3491: struct {
[; ;pic16lf1824.h: 3492: unsigned SSPMSK :8;
[; ;pic16lf1824.h: 3493: };
[; ;pic16lf1824.h: 3494: } SSPMSKbits_t;
[; ;pic16lf1824.h: 3495: extern volatile SSPMSKbits_t SSPMSKbits @ 0x213;
[; ;pic16lf1824.h: 3504: extern volatile unsigned char SSP1STAT @ 0x214;
"3506
[; ;pic16lf1824.h: 3506: asm("SSP1STAT equ 0214h");
[; <" SSP1STAT equ 0214h ;# ">
[; ;pic16lf1824.h: 3509: extern volatile unsigned char SSPSTAT @ 0x214;
"3511
[; ;pic16lf1824.h: 3511: asm("SSPSTAT equ 0214h");
[; <" SSPSTAT equ 0214h ;# ">
[; ;pic16lf1824.h: 3514: typedef union {
[; ;pic16lf1824.h: 3515: struct {
[; ;pic16lf1824.h: 3516: unsigned BF :1;
[; ;pic16lf1824.h: 3517: unsigned UA :1;
[; ;pic16lf1824.h: 3518: unsigned R_nW :1;
[; ;pic16lf1824.h: 3519: unsigned S :1;
[; ;pic16lf1824.h: 3520: unsigned P :1;
[; ;pic16lf1824.h: 3521: unsigned D_nA :1;
[; ;pic16lf1824.h: 3522: unsigned CKE :1;
[; ;pic16lf1824.h: 3523: unsigned SMP :1;
[; ;pic16lf1824.h: 3524: };
[; ;pic16lf1824.h: 3525: } SSP1STATbits_t;
[; ;pic16lf1824.h: 3526: extern volatile SSP1STATbits_t SSP1STATbits @ 0x214;
[; ;pic16lf1824.h: 3569: typedef union {
[; ;pic16lf1824.h: 3570: struct {
[; ;pic16lf1824.h: 3571: unsigned BF :1;
[; ;pic16lf1824.h: 3572: unsigned UA :1;
[; ;pic16lf1824.h: 3573: unsigned R_nW :1;
[; ;pic16lf1824.h: 3574: unsigned S :1;
[; ;pic16lf1824.h: 3575: unsigned P :1;
[; ;pic16lf1824.h: 3576: unsigned D_nA :1;
[; ;pic16lf1824.h: 3577: unsigned CKE :1;
[; ;pic16lf1824.h: 3578: unsigned SMP :1;
[; ;pic16lf1824.h: 3579: };
[; ;pic16lf1824.h: 3580: } SSPSTATbits_t;
[; ;pic16lf1824.h: 3581: extern volatile SSPSTATbits_t SSPSTATbits @ 0x214;
[; ;pic16lf1824.h: 3625: extern volatile unsigned char SSP1CON @ 0x215;
"3627
[; ;pic16lf1824.h: 3627: asm("SSP1CON equ 0215h");
[; <" SSP1CON equ 0215h ;# ">
[; ;pic16lf1824.h: 3630: extern volatile unsigned char SSP1CON1 @ 0x215;
"3632
[; ;pic16lf1824.h: 3632: asm("SSP1CON1 equ 0215h");
[; <" SSP1CON1 equ 0215h ;# ">
[; ;pic16lf1824.h: 3634: extern volatile unsigned char SSPCON1 @ 0x215;
"3636
[; ;pic16lf1824.h: 3636: asm("SSPCON1 equ 0215h");
[; <" SSPCON1 equ 0215h ;# ">
[; ;pic16lf1824.h: 3638: extern volatile unsigned char SSPCON @ 0x215;
"3640
[; ;pic16lf1824.h: 3640: asm("SSPCON equ 0215h");
[; <" SSPCON equ 0215h ;# ">
[; ;pic16lf1824.h: 3643: typedef union {
[; ;pic16lf1824.h: 3644: struct {
[; ;pic16lf1824.h: 3645: unsigned SSPM0 :1;
[; ;pic16lf1824.h: 3646: unsigned SSPM1 :1;
[; ;pic16lf1824.h: 3647: unsigned SSPM2 :1;
[; ;pic16lf1824.h: 3648: unsigned SSPM3 :1;
[; ;pic16lf1824.h: 3649: unsigned CKP :1;
[; ;pic16lf1824.h: 3650: unsigned SSPEN :1;
[; ;pic16lf1824.h: 3651: unsigned SSPOV :1;
[; ;pic16lf1824.h: 3652: unsigned WCOL :1;
[; ;pic16lf1824.h: 3653: };
[; ;pic16lf1824.h: 3654: struct {
[; ;pic16lf1824.h: 3655: unsigned SSPM :4;
[; ;pic16lf1824.h: 3656: };
[; ;pic16lf1824.h: 3657: } SSP1CONbits_t;
[; ;pic16lf1824.h: 3658: extern volatile SSP1CONbits_t SSP1CONbits @ 0x215;
[; ;pic16lf1824.h: 3706: typedef union {
[; ;pic16lf1824.h: 3707: struct {
[; ;pic16lf1824.h: 3708: unsigned SSPM0 :1;
[; ;pic16lf1824.h: 3709: unsigned SSPM1 :1;
[; ;pic16lf1824.h: 3710: unsigned SSPM2 :1;
[; ;pic16lf1824.h: 3711: unsigned SSPM3 :1;
[; ;pic16lf1824.h: 3712: unsigned CKP :1;
[; ;pic16lf1824.h: 3713: unsigned SSPEN :1;
[; ;pic16lf1824.h: 3714: unsigned SSPOV :1;
[; ;pic16lf1824.h: 3715: unsigned WCOL :1;
[; ;pic16lf1824.h: 3716: };
[; ;pic16lf1824.h: 3717: struct {
[; ;pic16lf1824.h: 3718: unsigned SSPM :4;
[; ;pic16lf1824.h: 3719: };
[; ;pic16lf1824.h: 3720: } SSP1CON1bits_t;
[; ;pic16lf1824.h: 3721: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0x215;
[; ;pic16lf1824.h: 3768: typedef union {
[; ;pic16lf1824.h: 3769: struct {
[; ;pic16lf1824.h: 3770: unsigned SSPM0 :1;
[; ;pic16lf1824.h: 3771: unsigned SSPM1 :1;
[; ;pic16lf1824.h: 3772: unsigned SSPM2 :1;
[; ;pic16lf1824.h: 3773: unsigned SSPM3 :1;
[; ;pic16lf1824.h: 3774: unsigned CKP :1;
[; ;pic16lf1824.h: 3775: unsigned SSPEN :1;
[; ;pic16lf1824.h: 3776: unsigned SSPOV :1;
[; ;pic16lf1824.h: 3777: unsigned WCOL :1;
[; ;pic16lf1824.h: 3778: };
[; ;pic16lf1824.h: 3779: struct {
[; ;pic16lf1824.h: 3780: unsigned SSPM :4;
[; ;pic16lf1824.h: 3781: };
[; ;pic16lf1824.h: 3782: } SSPCON1bits_t;
[; ;pic16lf1824.h: 3783: extern volatile SSPCON1bits_t SSPCON1bits @ 0x215;
[; ;pic16lf1824.h: 3830: typedef union {
[; ;pic16lf1824.h: 3831: struct {
[; ;pic16lf1824.h: 3832: unsigned SSPM0 :1;
[; ;pic16lf1824.h: 3833: unsigned SSPM1 :1;
[; ;pic16lf1824.h: 3834: unsigned SSPM2 :1;
[; ;pic16lf1824.h: 3835: unsigned SSPM3 :1;
[; ;pic16lf1824.h: 3836: unsigned CKP :1;
[; ;pic16lf1824.h: 3837: unsigned SSPEN :1;
[; ;pic16lf1824.h: 3838: unsigned SSPOV :1;
[; ;pic16lf1824.h: 3839: unsigned WCOL :1;
[; ;pic16lf1824.h: 3840: };
[; ;pic16lf1824.h: 3841: struct {
[; ;pic16lf1824.h: 3842: unsigned SSPM :4;
[; ;pic16lf1824.h: 3843: };
[; ;pic16lf1824.h: 3844: } SSPCONbits_t;
[; ;pic16lf1824.h: 3845: extern volatile SSPCONbits_t SSPCONbits @ 0x215;
[; ;pic16lf1824.h: 3894: extern volatile unsigned char SSP1CON2 @ 0x216;
"3896
[; ;pic16lf1824.h: 3896: asm("SSP1CON2 equ 0216h");
[; <" SSP1CON2 equ 0216h ;# ">
[; ;pic16lf1824.h: 3899: extern volatile unsigned char SSPCON2 @ 0x216;
"3901
[; ;pic16lf1824.h: 3901: asm("SSPCON2 equ 0216h");
[; <" SSPCON2 equ 0216h ;# ">
[; ;pic16lf1824.h: 3904: typedef union {
[; ;pic16lf1824.h: 3905: struct {
[; ;pic16lf1824.h: 3906: unsigned SEN :1;
[; ;pic16lf1824.h: 3907: unsigned RSEN :1;
[; ;pic16lf1824.h: 3908: unsigned PEN :1;
[; ;pic16lf1824.h: 3909: unsigned RCEN :1;
[; ;pic16lf1824.h: 3910: unsigned ACKEN :1;
[; ;pic16lf1824.h: 3911: unsigned ACKDT :1;
[; ;pic16lf1824.h: 3912: unsigned ACKSTAT :1;
[; ;pic16lf1824.h: 3913: unsigned GCEN :1;
[; ;pic16lf1824.h: 3914: };
[; ;pic16lf1824.h: 3915: } SSP1CON2bits_t;
[; ;pic16lf1824.h: 3916: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0x216;
[; ;pic16lf1824.h: 3959: typedef union {
[; ;pic16lf1824.h: 3960: struct {
[; ;pic16lf1824.h: 3961: unsigned SEN :1;
[; ;pic16lf1824.h: 3962: unsigned RSEN :1;
[; ;pic16lf1824.h: 3963: unsigned PEN :1;
[; ;pic16lf1824.h: 3964: unsigned RCEN :1;
[; ;pic16lf1824.h: 3965: unsigned ACKEN :1;
[; ;pic16lf1824.h: 3966: unsigned ACKDT :1;
[; ;pic16lf1824.h: 3967: unsigned ACKSTAT :1;
[; ;pic16lf1824.h: 3968: unsigned GCEN :1;
[; ;pic16lf1824.h: 3969: };
[; ;pic16lf1824.h: 3970: } SSPCON2bits_t;
[; ;pic16lf1824.h: 3971: extern volatile SSPCON2bits_t SSPCON2bits @ 0x216;
[; ;pic16lf1824.h: 4015: extern volatile unsigned char SSP1CON3 @ 0x217;
"4017
[; ;pic16lf1824.h: 4017: asm("SSP1CON3 equ 0217h");
[; <" SSP1CON3 equ 0217h ;# ">
[; ;pic16lf1824.h: 4020: extern volatile unsigned char SSPCON3 @ 0x217;
"4022
[; ;pic16lf1824.h: 4022: asm("SSPCON3 equ 0217h");
[; <" SSPCON3 equ 0217h ;# ">
[; ;pic16lf1824.h: 4025: typedef union {
[; ;pic16lf1824.h: 4026: struct {
[; ;pic16lf1824.h: 4027: unsigned DHEN :1;
[; ;pic16lf1824.h: 4028: unsigned AHEN :1;
[; ;pic16lf1824.h: 4029: unsigned SBCDE :1;
[; ;pic16lf1824.h: 4030: unsigned SDAHT :1;
[; ;pic16lf1824.h: 4031: unsigned BOEN :1;
[; ;pic16lf1824.h: 4032: unsigned SCIE :1;
[; ;pic16lf1824.h: 4033: unsigned PCIE :1;
[; ;pic16lf1824.h: 4034: unsigned ACKTIM :1;
[; ;pic16lf1824.h: 4035: };
[; ;pic16lf1824.h: 4036: } SSP1CON3bits_t;
[; ;pic16lf1824.h: 4037: extern volatile SSP1CON3bits_t SSP1CON3bits @ 0x217;
[; ;pic16lf1824.h: 4080: typedef union {
[; ;pic16lf1824.h: 4081: struct {
[; ;pic16lf1824.h: 4082: unsigned DHEN :1;
[; ;pic16lf1824.h: 4083: unsigned AHEN :1;
[; ;pic16lf1824.h: 4084: unsigned SBCDE :1;
[; ;pic16lf1824.h: 4085: unsigned SDAHT :1;
[; ;pic16lf1824.h: 4086: unsigned BOEN :1;
[; ;pic16lf1824.h: 4087: unsigned SCIE :1;
[; ;pic16lf1824.h: 4088: unsigned PCIE :1;
[; ;pic16lf1824.h: 4089: unsigned ACKTIM :1;
[; ;pic16lf1824.h: 4090: };
[; ;pic16lf1824.h: 4091: } SSPCON3bits_t;
[; ;pic16lf1824.h: 4092: extern volatile SSPCON3bits_t SSPCON3bits @ 0x217;
[; ;pic16lf1824.h: 4136: extern volatile unsigned short CCPR1 @ 0x291;
"4138
[; ;pic16lf1824.h: 4138: asm("CCPR1 equ 0291h");
[; <" CCPR1 equ 0291h ;# ">
[; ;pic16lf1824.h: 4142: extern volatile unsigned char CCPR1L @ 0x291;
"4144
[; ;pic16lf1824.h: 4144: asm("CCPR1L equ 0291h");
[; <" CCPR1L equ 0291h ;# ">
[; ;pic16lf1824.h: 4147: typedef union {
[; ;pic16lf1824.h: 4148: struct {
[; ;pic16lf1824.h: 4149: unsigned CCPR1L :8;
[; ;pic16lf1824.h: 4150: };
[; ;pic16lf1824.h: 4151: } CCPR1Lbits_t;
[; ;pic16lf1824.h: 4152: extern volatile CCPR1Lbits_t CCPR1Lbits @ 0x291;
[; ;pic16lf1824.h: 4161: extern volatile unsigned char CCPR1H @ 0x292;
"4163
[; ;pic16lf1824.h: 4163: asm("CCPR1H equ 0292h");
[; <" CCPR1H equ 0292h ;# ">
[; ;pic16lf1824.h: 4166: typedef union {
[; ;pic16lf1824.h: 4167: struct {
[; ;pic16lf1824.h: 4168: unsigned CCPR1H :8;
[; ;pic16lf1824.h: 4169: };
[; ;pic16lf1824.h: 4170: } CCPR1Hbits_t;
[; ;pic16lf1824.h: 4171: extern volatile CCPR1Hbits_t CCPR1Hbits @ 0x292;
[; ;pic16lf1824.h: 4180: extern volatile unsigned char CCP1CON @ 0x293;
"4182
[; ;pic16lf1824.h: 4182: asm("CCP1CON equ 0293h");
[; <" CCP1CON equ 0293h ;# ">
[; ;pic16lf1824.h: 4185: typedef union {
[; ;pic16lf1824.h: 4186: struct {
[; ;pic16lf1824.h: 4187: unsigned CCP1M0 :1;
[; ;pic16lf1824.h: 4188: unsigned CCP1M1 :1;
[; ;pic16lf1824.h: 4189: unsigned CCP1M2 :1;
[; ;pic16lf1824.h: 4190: unsigned CCP1M3 :1;
[; ;pic16lf1824.h: 4191: unsigned DC1B0 :1;
[; ;pic16lf1824.h: 4192: unsigned DC1B1 :1;
[; ;pic16lf1824.h: 4193: unsigned P1M0 :1;
[; ;pic16lf1824.h: 4194: unsigned P1M1 :1;
[; ;pic16lf1824.h: 4195: };
[; ;pic16lf1824.h: 4196: struct {
[; ;pic16lf1824.h: 4197: unsigned CCP1M :4;
[; ;pic16lf1824.h: 4198: unsigned DC1B :2;
[; ;pic16lf1824.h: 4199: unsigned P1M :2;
[; ;pic16lf1824.h: 4200: };
[; ;pic16lf1824.h: 4201: } CCP1CONbits_t;
[; ;pic16lf1824.h: 4202: extern volatile CCP1CONbits_t CCP1CONbits @ 0x293;
[; ;pic16lf1824.h: 4261: extern volatile unsigned char PWM1CON @ 0x294;
"4263
[; ;pic16lf1824.h: 4263: asm("PWM1CON equ 0294h");
[; <" PWM1CON equ 0294h ;# ">
[; ;pic16lf1824.h: 4266: typedef union {
[; ;pic16lf1824.h: 4267: struct {
[; ;pic16lf1824.h: 4268: unsigned P1DC0 :1;
[; ;pic16lf1824.h: 4269: unsigned P1DC1 :1;
[; ;pic16lf1824.h: 4270: unsigned P1DC2 :1;
[; ;pic16lf1824.h: 4271: unsigned P1DC3 :1;
[; ;pic16lf1824.h: 4272: unsigned P1DC4 :1;
[; ;pic16lf1824.h: 4273: unsigned P1DC5 :1;
[; ;pic16lf1824.h: 4274: unsigned P1DC6 :1;
[; ;pic16lf1824.h: 4275: unsigned P1RSEN :1;
[; ;pic16lf1824.h: 4276: };
[; ;pic16lf1824.h: 4277: struct {
[; ;pic16lf1824.h: 4278: unsigned P1DC :7;
[; ;pic16lf1824.h: 4279: };
[; ;pic16lf1824.h: 4280: } PWM1CONbits_t;
[; ;pic16lf1824.h: 4281: extern volatile PWM1CONbits_t PWM1CONbits @ 0x294;
[; ;pic16lf1824.h: 4330: extern volatile unsigned char CCP1AS @ 0x295;
"4332
[; ;pic16lf1824.h: 4332: asm("CCP1AS equ 0295h");
[; <" CCP1AS equ 0295h ;# ">
[; ;pic16lf1824.h: 4335: extern volatile unsigned char ECCP1AS @ 0x295;
"4337
[; ;pic16lf1824.h: 4337: asm("ECCP1AS equ 0295h");
[; <" ECCP1AS equ 0295h ;# ">
[; ;pic16lf1824.h: 4340: typedef union {
[; ;pic16lf1824.h: 4341: struct {
[; ;pic16lf1824.h: 4342: unsigned PSS1BD0 :1;
[; ;pic16lf1824.h: 4343: unsigned PSS1BD1 :1;
[; ;pic16lf1824.h: 4344: unsigned PSS1AC0 :1;
[; ;pic16lf1824.h: 4345: unsigned PSS1AC1 :1;
[; ;pic16lf1824.h: 4346: unsigned CCP1AS0 :1;
[; ;pic16lf1824.h: 4347: unsigned CCP1AS1 :1;
[; ;pic16lf1824.h: 4348: unsigned CCP1AS2 :1;
[; ;pic16lf1824.h: 4349: unsigned CCP1ASE :1;
[; ;pic16lf1824.h: 4350: };
[; ;pic16lf1824.h: 4351: struct {
[; ;pic16lf1824.h: 4352: unsigned PSS1BD :2;
[; ;pic16lf1824.h: 4353: unsigned PSS1AC :2;
[; ;pic16lf1824.h: 4354: unsigned CCP1AS :3;
[; ;pic16lf1824.h: 4355: };
[; ;pic16lf1824.h: 4356: } CCP1ASbits_t;
[; ;pic16lf1824.h: 4357: extern volatile CCP1ASbits_t CCP1ASbits @ 0x295;
[; ;pic16lf1824.h: 4415: typedef union {
[; ;pic16lf1824.h: 4416: struct {
[; ;pic16lf1824.h: 4417: unsigned PSS1BD0 :1;
[; ;pic16lf1824.h: 4418: unsigned PSS1BD1 :1;
[; ;pic16lf1824.h: 4419: unsigned PSS1AC0 :1;
[; ;pic16lf1824.h: 4420: unsigned PSS1AC1 :1;
[; ;pic16lf1824.h: 4421: unsigned CCP1AS0 :1;
[; ;pic16lf1824.h: 4422: unsigned CCP1AS1 :1;
[; ;pic16lf1824.h: 4423: unsigned CCP1AS2 :1;
[; ;pic16lf1824.h: 4424: unsigned CCP1ASE :1;
[; ;pic16lf1824.h: 4425: };
[; ;pic16lf1824.h: 4426: struct {
[; ;pic16lf1824.h: 4427: unsigned PSS1BD :2;
[; ;pic16lf1824.h: 4428: unsigned PSS1AC :2;
[; ;pic16lf1824.h: 4429: unsigned CCP1AS :3;
[; ;pic16lf1824.h: 4430: };
[; ;pic16lf1824.h: 4431: } ECCP1ASbits_t;
[; ;pic16lf1824.h: 4432: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0x295;
[; ;pic16lf1824.h: 4491: extern volatile unsigned char PSTR1CON @ 0x296;
"4493
[; ;pic16lf1824.h: 4493: asm("PSTR1CON equ 0296h");
[; <" PSTR1CON equ 0296h ;# ">
[; ;pic16lf1824.h: 4496: typedef union {
[; ;pic16lf1824.h: 4497: struct {
[; ;pic16lf1824.h: 4498: unsigned STR1A :1;
[; ;pic16lf1824.h: 4499: unsigned STR1B :1;
[; ;pic16lf1824.h: 4500: unsigned STR1C :1;
[; ;pic16lf1824.h: 4501: unsigned STR1D :1;
[; ;pic16lf1824.h: 4502: unsigned STR1SYNC :1;
[; ;pic16lf1824.h: 4503: };
[; ;pic16lf1824.h: 4504: } PSTR1CONbits_t;
[; ;pic16lf1824.h: 4505: extern volatile PSTR1CONbits_t PSTR1CONbits @ 0x296;
[; ;pic16lf1824.h: 4534: extern volatile unsigned short CCPR2 @ 0x298;
"4536
[; ;pic16lf1824.h: 4536: asm("CCPR2 equ 0298h");
[; <" CCPR2 equ 0298h ;# ">
[; ;pic16lf1824.h: 4540: extern volatile unsigned char CCPR2L @ 0x298;
"4542
[; ;pic16lf1824.h: 4542: asm("CCPR2L equ 0298h");
[; <" CCPR2L equ 0298h ;# ">
[; ;pic16lf1824.h: 4545: typedef union {
[; ;pic16lf1824.h: 4546: struct {
[; ;pic16lf1824.h: 4547: unsigned CCPR2L :8;
[; ;pic16lf1824.h: 4548: };
[; ;pic16lf1824.h: 4549: } CCPR2Lbits_t;
[; ;pic16lf1824.h: 4550: extern volatile CCPR2Lbits_t CCPR2Lbits @ 0x298;
[; ;pic16lf1824.h: 4559: extern volatile unsigned char CCPR2H @ 0x299;
"4561
[; ;pic16lf1824.h: 4561: asm("CCPR2H equ 0299h");
[; <" CCPR2H equ 0299h ;# ">
[; ;pic16lf1824.h: 4564: typedef union {
[; ;pic16lf1824.h: 4565: struct {
[; ;pic16lf1824.h: 4566: unsigned CCPR2H :8;
[; ;pic16lf1824.h: 4567: };
[; ;pic16lf1824.h: 4568: } CCPR2Hbits_t;
[; ;pic16lf1824.h: 4569: extern volatile CCPR2Hbits_t CCPR2Hbits @ 0x299;
[; ;pic16lf1824.h: 4578: extern volatile unsigned char CCP2CON @ 0x29A;
"4580
[; ;pic16lf1824.h: 4580: asm("CCP2CON equ 029Ah");
[; <" CCP2CON equ 029Ah ;# ">
[; ;pic16lf1824.h: 4583: typedef union {
[; ;pic16lf1824.h: 4584: struct {
[; ;pic16lf1824.h: 4585: unsigned CCP2M0 :1;
[; ;pic16lf1824.h: 4586: unsigned CCP2M1 :1;
[; ;pic16lf1824.h: 4587: unsigned CCP2M2 :1;
[; ;pic16lf1824.h: 4588: unsigned CCP2M3 :1;
[; ;pic16lf1824.h: 4589: unsigned DC2B0 :1;
[; ;pic16lf1824.h: 4590: unsigned DC2B1 :1;
[; ;pic16lf1824.h: 4591: unsigned P2M0 :1;
[; ;pic16lf1824.h: 4592: unsigned P2M1 :1;
[; ;pic16lf1824.h: 4593: };
[; ;pic16lf1824.h: 4594: struct {
[; ;pic16lf1824.h: 4595: unsigned CCP2M :4;
[; ;pic16lf1824.h: 4596: unsigned DC2B :2;
[; ;pic16lf1824.h: 4597: unsigned P2M :2;
[; ;pic16lf1824.h: 4598: };
[; ;pic16lf1824.h: 4599: } CCP2CONbits_t;
[; ;pic16lf1824.h: 4600: extern volatile CCP2CONbits_t CCP2CONbits @ 0x29A;
[; ;pic16lf1824.h: 4659: extern volatile unsigned char PWM2CON @ 0x29B;
"4661
[; ;pic16lf1824.h: 4661: asm("PWM2CON equ 029Bh");
[; <" PWM2CON equ 029Bh ;# ">
[; ;pic16lf1824.h: 4664: typedef union {
[; ;pic16lf1824.h: 4665: struct {
[; ;pic16lf1824.h: 4666: unsigned P2DC0 :1;
[; ;pic16lf1824.h: 4667: unsigned P2DC1 :1;
[; ;pic16lf1824.h: 4668: unsigned P2DC2 :1;
[; ;pic16lf1824.h: 4669: unsigned P2DC3 :1;
[; ;pic16lf1824.h: 4670: unsigned P2DC4 :1;
[; ;pic16lf1824.h: 4671: unsigned P2DC5 :1;
[; ;pic16lf1824.h: 4672: unsigned P2DC6 :1;
[; ;pic16lf1824.h: 4673: unsigned P2RSEN :1;
[; ;pic16lf1824.h: 4674: };
[; ;pic16lf1824.h: 4675: struct {
[; ;pic16lf1824.h: 4676: unsigned P2DC :7;
[; ;pic16lf1824.h: 4677: };
[; ;pic16lf1824.h: 4678: } PWM2CONbits_t;
[; ;pic16lf1824.h: 4679: extern volatile PWM2CONbits_t PWM2CONbits @ 0x29B;
[; ;pic16lf1824.h: 4728: extern volatile unsigned char CCP2AS @ 0x29C;
"4730
[; ;pic16lf1824.h: 4730: asm("CCP2AS equ 029Ch");
[; <" CCP2AS equ 029Ch ;# ">
[; ;pic16lf1824.h: 4733: typedef union {
[; ;pic16lf1824.h: 4734: struct {
[; ;pic16lf1824.h: 4735: unsigned PSS2BD0 :1;
[; ;pic16lf1824.h: 4736: unsigned PSS2BD1 :1;
[; ;pic16lf1824.h: 4737: unsigned PSS2AC0 :1;
[; ;pic16lf1824.h: 4738: unsigned PSS2AC1 :1;
[; ;pic16lf1824.h: 4739: unsigned CCP2AS0 :1;
[; ;pic16lf1824.h: 4740: unsigned CCP2AS1 :1;
[; ;pic16lf1824.h: 4741: unsigned CCP2AS2 :1;
[; ;pic16lf1824.h: 4742: unsigned CCP2ASE :1;
[; ;pic16lf1824.h: 4743: };
[; ;pic16lf1824.h: 4744: struct {
[; ;pic16lf1824.h: 4745: unsigned PSS2BD :2;
[; ;pic16lf1824.h: 4746: unsigned PSS2AC :2;
[; ;pic16lf1824.h: 4747: unsigned CCP2AS :3;
[; ;pic16lf1824.h: 4748: };
[; ;pic16lf1824.h: 4749: } CCP2ASbits_t;
[; ;pic16lf1824.h: 4750: extern volatile CCP2ASbits_t CCP2ASbits @ 0x29C;
[; ;pic16lf1824.h: 4809: extern volatile unsigned char PSTR2CON @ 0x29D;
"4811
[; ;pic16lf1824.h: 4811: asm("PSTR2CON equ 029Dh");
[; <" PSTR2CON equ 029Dh ;# ">
[; ;pic16lf1824.h: 4814: typedef union {
[; ;pic16lf1824.h: 4815: struct {
[; ;pic16lf1824.h: 4816: unsigned STR2A :1;
[; ;pic16lf1824.h: 4817: unsigned STR2B :1;
[; ;pic16lf1824.h: 4818: unsigned STR2C :1;
[; ;pic16lf1824.h: 4819: unsigned STR2D :1;
[; ;pic16lf1824.h: 4820: unsigned STR2SYNC :1;
[; ;pic16lf1824.h: 4821: };
[; ;pic16lf1824.h: 4822: } PSTR2CONbits_t;
[; ;pic16lf1824.h: 4823: extern volatile PSTR2CONbits_t PSTR2CONbits @ 0x29D;
[; ;pic16lf1824.h: 4852: extern volatile unsigned char CCPTMRS0 @ 0x29E;
"4854
[; ;pic16lf1824.h: 4854: asm("CCPTMRS0 equ 029Eh");
[; <" CCPTMRS0 equ 029Eh ;# ">
[; ;pic16lf1824.h: 4857: extern volatile unsigned char CCPTMRS @ 0x29E;
"4859
[; ;pic16lf1824.h: 4859: asm("CCPTMRS equ 029Eh");
[; <" CCPTMRS equ 029Eh ;# ">
[; ;pic16lf1824.h: 4862: typedef union {
[; ;pic16lf1824.h: 4863: struct {
[; ;pic16lf1824.h: 4864: unsigned C1TSEL0 :1;
[; ;pic16lf1824.h: 4865: unsigned C1TSEL1 :1;
[; ;pic16lf1824.h: 4866: unsigned C2TSEL0 :1;
[; ;pic16lf1824.h: 4867: unsigned C2TSEL1 :1;
[; ;pic16lf1824.h: 4868: unsigned C3TSEL0 :1;
[; ;pic16lf1824.h: 4869: unsigned C3TSEL1 :1;
[; ;pic16lf1824.h: 4870: unsigned C4TSEL0 :1;
[; ;pic16lf1824.h: 4871: unsigned C4TSEL1 :1;
[; ;pic16lf1824.h: 4872: };
[; ;pic16lf1824.h: 4873: struct {
[; ;pic16lf1824.h: 4874: unsigned C1TSEL :2;
[; ;pic16lf1824.h: 4875: unsigned C2TSEL :2;
[; ;pic16lf1824.h: 4876: unsigned C3TSEL :2;
[; ;pic16lf1824.h: 4877: unsigned C4TSEL :2;
[; ;pic16lf1824.h: 4878: };
[; ;pic16lf1824.h: 4879: } CCPTMRS0bits_t;
[; ;pic16lf1824.h: 4880: extern volatile CCPTMRS0bits_t CCPTMRS0bits @ 0x29E;
[; ;pic16lf1824.h: 4943: typedef union {
[; ;pic16lf1824.h: 4944: struct {
[; ;pic16lf1824.h: 4945: unsigned C1TSEL0 :1;
[; ;pic16lf1824.h: 4946: unsigned C1TSEL1 :1;
[; ;pic16lf1824.h: 4947: unsigned C2TSEL0 :1;
[; ;pic16lf1824.h: 4948: unsigned C2TSEL1 :1;
[; ;pic16lf1824.h: 4949: unsigned C3TSEL0 :1;
[; ;pic16lf1824.h: 4950: unsigned C3TSEL1 :1;
[; ;pic16lf1824.h: 4951: unsigned C4TSEL0 :1;
[; ;pic16lf1824.h: 4952: unsigned C4TSEL1 :1;
[; ;pic16lf1824.h: 4953: };
[; ;pic16lf1824.h: 4954: struct {
[; ;pic16lf1824.h: 4955: unsigned C1TSEL :2;
[; ;pic16lf1824.h: 4956: unsigned C2TSEL :2;
[; ;pic16lf1824.h: 4957: unsigned C3TSEL :2;
[; ;pic16lf1824.h: 4958: unsigned C4TSEL :2;
[; ;pic16lf1824.h: 4959: };
[; ;pic16lf1824.h: 4960: } CCPTMRSbits_t;
[; ;pic16lf1824.h: 4961: extern volatile CCPTMRSbits_t CCPTMRSbits @ 0x29E;
[; ;pic16lf1824.h: 5025: extern volatile unsigned short CCPR3 @ 0x311;
"5027
[; ;pic16lf1824.h: 5027: asm("CCPR3 equ 0311h");
[; <" CCPR3 equ 0311h ;# ">
[; ;pic16lf1824.h: 5031: extern volatile unsigned char CCPR3L @ 0x311;
"5033
[; ;pic16lf1824.h: 5033: asm("CCPR3L equ 0311h");
[; <" CCPR3L equ 0311h ;# ">
[; ;pic16lf1824.h: 5036: typedef union {
[; ;pic16lf1824.h: 5037: struct {
[; ;pic16lf1824.h: 5038: unsigned CCPR3L :8;
[; ;pic16lf1824.h: 5039: };
[; ;pic16lf1824.h: 5040: } CCPR3Lbits_t;
[; ;pic16lf1824.h: 5041: extern volatile CCPR3Lbits_t CCPR3Lbits @ 0x311;
[; ;pic16lf1824.h: 5050: extern volatile unsigned char CCPR3H @ 0x312;
"5052
[; ;pic16lf1824.h: 5052: asm("CCPR3H equ 0312h");
[; <" CCPR3H equ 0312h ;# ">
[; ;pic16lf1824.h: 5055: typedef union {
[; ;pic16lf1824.h: 5056: struct {
[; ;pic16lf1824.h: 5057: unsigned CCPR3H :8;
[; ;pic16lf1824.h: 5058: };
[; ;pic16lf1824.h: 5059: } CCPR3Hbits_t;
[; ;pic16lf1824.h: 5060: extern volatile CCPR3Hbits_t CCPR3Hbits @ 0x312;
[; ;pic16lf1824.h: 5069: extern volatile unsigned char CCP3CON @ 0x313;
"5071
[; ;pic16lf1824.h: 5071: asm("CCP3CON equ 0313h");
[; <" CCP3CON equ 0313h ;# ">
[; ;pic16lf1824.h: 5074: typedef union {
[; ;pic16lf1824.h: 5075: struct {
[; ;pic16lf1824.h: 5076: unsigned CCP3M0 :1;
[; ;pic16lf1824.h: 5077: unsigned CCP3M1 :1;
[; ;pic16lf1824.h: 5078: unsigned CCP3M2 :1;
[; ;pic16lf1824.h: 5079: unsigned CCP3M3 :1;
[; ;pic16lf1824.h: 5080: unsigned DC3B0 :1;
[; ;pic16lf1824.h: 5081: unsigned DC3B1 :1;
[; ;pic16lf1824.h: 5082: };
[; ;pic16lf1824.h: 5083: struct {
[; ;pic16lf1824.h: 5084: unsigned CCP3M :4;
[; ;pic16lf1824.h: 5085: unsigned DC3B :2;
[; ;pic16lf1824.h: 5086: };
[; ;pic16lf1824.h: 5087: } CCP3CONbits_t;
[; ;pic16lf1824.h: 5088: extern volatile CCP3CONbits_t CCP3CONbits @ 0x313;
[; ;pic16lf1824.h: 5132: extern volatile unsigned short CCPR4 @ 0x318;
"5134
[; ;pic16lf1824.h: 5134: asm("CCPR4 equ 0318h");
[; <" CCPR4 equ 0318h ;# ">
[; ;pic16lf1824.h: 5138: extern volatile unsigned char CCPR4L @ 0x318;
"5140
[; ;pic16lf1824.h: 5140: asm("CCPR4L equ 0318h");
[; <" CCPR4L equ 0318h ;# ">
[; ;pic16lf1824.h: 5143: typedef union {
[; ;pic16lf1824.h: 5144: struct {
[; ;pic16lf1824.h: 5145: unsigned CCPR4L :8;
[; ;pic16lf1824.h: 5146: };
[; ;pic16lf1824.h: 5147: } CCPR4Lbits_t;
[; ;pic16lf1824.h: 5148: extern volatile CCPR4Lbits_t CCPR4Lbits @ 0x318;
[; ;pic16lf1824.h: 5157: extern volatile unsigned char CCPR4H @ 0x319;
"5159
[; ;pic16lf1824.h: 5159: asm("CCPR4H equ 0319h");
[; <" CCPR4H equ 0319h ;# ">
[; ;pic16lf1824.h: 5162: typedef union {
[; ;pic16lf1824.h: 5163: struct {
[; ;pic16lf1824.h: 5164: unsigned CCPR4H :8;
[; ;pic16lf1824.h: 5165: };
[; ;pic16lf1824.h: 5166: } CCPR4Hbits_t;
[; ;pic16lf1824.h: 5167: extern volatile CCPR4Hbits_t CCPR4Hbits @ 0x319;
[; ;pic16lf1824.h: 5176: extern volatile unsigned char CCP4CON @ 0x31A;
"5178
[; ;pic16lf1824.h: 5178: asm("CCP4CON equ 031Ah");
[; <" CCP4CON equ 031Ah ;# ">
[; ;pic16lf1824.h: 5181: typedef union {
[; ;pic16lf1824.h: 5182: struct {
[; ;pic16lf1824.h: 5183: unsigned CCP4M0 :1;
[; ;pic16lf1824.h: 5184: unsigned CCP4M1 :1;
[; ;pic16lf1824.h: 5185: unsigned CCP4M2 :1;
[; ;pic16lf1824.h: 5186: unsigned CCP4M3 :1;
[; ;pic16lf1824.h: 5187: unsigned DC4B0 :1;
[; ;pic16lf1824.h: 5188: unsigned DC4B1 :1;
[; ;pic16lf1824.h: 5189: };
[; ;pic16lf1824.h: 5190: struct {
[; ;pic16lf1824.h: 5191: unsigned CCP4M :4;
[; ;pic16lf1824.h: 5192: unsigned DC4B :2;
[; ;pic16lf1824.h: 5193: };
[; ;pic16lf1824.h: 5194: } CCP4CONbits_t;
[; ;pic16lf1824.h: 5195: extern volatile CCP4CONbits_t CCP4CONbits @ 0x31A;
[; ;pic16lf1824.h: 5239: extern volatile unsigned char INLVLA @ 0x38C;
"5241
[; ;pic16lf1824.h: 5241: asm("INLVLA equ 038Ch");
[; <" INLVLA equ 038Ch ;# ">
[; ;pic16lf1824.h: 5244: typedef union {
[; ;pic16lf1824.h: 5245: struct {
[; ;pic16lf1824.h: 5246: unsigned INLVLA0 :1;
[; ;pic16lf1824.h: 5247: unsigned INLVLA1 :1;
[; ;pic16lf1824.h: 5248: unsigned INLVLA2 :1;
[; ;pic16lf1824.h: 5249: unsigned INLVLA3 :1;
[; ;pic16lf1824.h: 5250: unsigned INLVLA4 :1;
[; ;pic16lf1824.h: 5251: unsigned INLVLA5 :1;
[; ;pic16lf1824.h: 5252: };
[; ;pic16lf1824.h: 5253: struct {
[; ;pic16lf1824.h: 5254: unsigned INLVLA :6;
[; ;pic16lf1824.h: 5255: };
[; ;pic16lf1824.h: 5256: } INLVLAbits_t;
[; ;pic16lf1824.h: 5257: extern volatile INLVLAbits_t INLVLAbits @ 0x38C;
[; ;pic16lf1824.h: 5296: extern volatile unsigned char INLVLC @ 0x38E;
"5298
[; ;pic16lf1824.h: 5298: asm("INLVLC equ 038Eh");
[; <" INLVLC equ 038Eh ;# ">
[; ;pic16lf1824.h: 5301: typedef union {
[; ;pic16lf1824.h: 5302: struct {
[; ;pic16lf1824.h: 5303: unsigned INLVLC0 :1;
[; ;pic16lf1824.h: 5304: unsigned INLVLC1 :1;
[; ;pic16lf1824.h: 5305: unsigned INLVLC2 :1;
[; ;pic16lf1824.h: 5306: unsigned INLVLC3 :1;
[; ;pic16lf1824.h: 5307: unsigned INLVLC4 :1;
[; ;pic16lf1824.h: 5308: unsigned INLVLC5 :1;
[; ;pic16lf1824.h: 5309: };
[; ;pic16lf1824.h: 5310: struct {
[; ;pic16lf1824.h: 5311: unsigned INLVLC :6;
[; ;pic16lf1824.h: 5312: };
[; ;pic16lf1824.h: 5313: } INLVLCbits_t;
[; ;pic16lf1824.h: 5314: extern volatile INLVLCbits_t INLVLCbits @ 0x38E;
[; ;pic16lf1824.h: 5353: extern volatile unsigned char IOCAP @ 0x391;
"5355
[; ;pic16lf1824.h: 5355: asm("IOCAP equ 0391h");
[; <" IOCAP equ 0391h ;# ">
[; ;pic16lf1824.h: 5358: typedef union {
[; ;pic16lf1824.h: 5359: struct {
[; ;pic16lf1824.h: 5360: unsigned IOCAP0 :1;
[; ;pic16lf1824.h: 5361: unsigned IOCAP1 :1;
[; ;pic16lf1824.h: 5362: unsigned IOCAP2 :1;
[; ;pic16lf1824.h: 5363: unsigned IOCAP3 :1;
[; ;pic16lf1824.h: 5364: unsigned IOCAP4 :1;
[; ;pic16lf1824.h: 5365: unsigned IOCAP5 :1;
[; ;pic16lf1824.h: 5366: };
[; ;pic16lf1824.h: 5367: struct {
[; ;pic16lf1824.h: 5368: unsigned IOCAP :6;
[; ;pic16lf1824.h: 5369: };
[; ;pic16lf1824.h: 5370: } IOCAPbits_t;
[; ;pic16lf1824.h: 5371: extern volatile IOCAPbits_t IOCAPbits @ 0x391;
[; ;pic16lf1824.h: 5410: extern volatile unsigned char IOCAN @ 0x392;
"5412
[; ;pic16lf1824.h: 5412: asm("IOCAN equ 0392h");
[; <" IOCAN equ 0392h ;# ">
[; ;pic16lf1824.h: 5415: typedef union {
[; ;pic16lf1824.h: 5416: struct {
[; ;pic16lf1824.h: 5417: unsigned IOCAN0 :1;
[; ;pic16lf1824.h: 5418: unsigned IOCAN1 :1;
[; ;pic16lf1824.h: 5419: unsigned IOCAN2 :1;
[; ;pic16lf1824.h: 5420: unsigned IOCAN3 :1;
[; ;pic16lf1824.h: 5421: unsigned IOCAN4 :1;
[; ;pic16lf1824.h: 5422: unsigned IOCAN5 :1;
[; ;pic16lf1824.h: 5423: };
[; ;pic16lf1824.h: 5424: struct {
[; ;pic16lf1824.h: 5425: unsigned IOCAN :6;
[; ;pic16lf1824.h: 5426: };
[; ;pic16lf1824.h: 5427: } IOCANbits_t;
[; ;pic16lf1824.h: 5428: extern volatile IOCANbits_t IOCANbits @ 0x392;
[; ;pic16lf1824.h: 5467: extern volatile unsigned char IOCAF @ 0x393;
"5469
[; ;pic16lf1824.h: 5469: asm("IOCAF equ 0393h");
[; <" IOCAF equ 0393h ;# ">
[; ;pic16lf1824.h: 5472: typedef union {
[; ;pic16lf1824.h: 5473: struct {
[; ;pic16lf1824.h: 5474: unsigned IOCAF0 :1;
[; ;pic16lf1824.h: 5475: unsigned IOCAF1 :1;
[; ;pic16lf1824.h: 5476: unsigned IOCAF2 :1;
[; ;pic16lf1824.h: 5477: unsigned IOCAF3 :1;
[; ;pic16lf1824.h: 5478: unsigned IOCAF4 :1;
[; ;pic16lf1824.h: 5479: unsigned IOCAF5 :1;
[; ;pic16lf1824.h: 5480: };
[; ;pic16lf1824.h: 5481: struct {
[; ;pic16lf1824.h: 5482: unsigned IOCAF :6;
[; ;pic16lf1824.h: 5483: };
[; ;pic16lf1824.h: 5484: } IOCAFbits_t;
[; ;pic16lf1824.h: 5485: extern volatile IOCAFbits_t IOCAFbits @ 0x393;
[; ;pic16lf1824.h: 5524: extern volatile unsigned char CLKRCON @ 0x39A;
"5526
[; ;pic16lf1824.h: 5526: asm("CLKRCON equ 039Ah");
[; <" CLKRCON equ 039Ah ;# ">
[; ;pic16lf1824.h: 5529: typedef union {
[; ;pic16lf1824.h: 5530: struct {
[; ;pic16lf1824.h: 5531: unsigned CLKRDIV0 :1;
[; ;pic16lf1824.h: 5532: unsigned CLKRDIV1 :1;
[; ;pic16lf1824.h: 5533: unsigned CLKRDIV2 :1;
[; ;pic16lf1824.h: 5534: unsigned CLKRDC0 :1;
[; ;pic16lf1824.h: 5535: unsigned CLKRDC1 :1;
[; ;pic16lf1824.h: 5536: unsigned CLKRSLR :1;
[; ;pic16lf1824.h: 5537: unsigned CLKROE :1;
[; ;pic16lf1824.h: 5538: unsigned CLKREN :1;
[; ;pic16lf1824.h: 5539: };
[; ;pic16lf1824.h: 5540: struct {
[; ;pic16lf1824.h: 5541: unsigned CLKRDIV :3;
[; ;pic16lf1824.h: 5542: unsigned CLKRDC :2;
[; ;pic16lf1824.h: 5543: };
[; ;pic16lf1824.h: 5544: } CLKRCONbits_t;
[; ;pic16lf1824.h: 5545: extern volatile CLKRCONbits_t CLKRCONbits @ 0x39A;
[; ;pic16lf1824.h: 5599: extern volatile unsigned char MDCON @ 0x39C;
"5601
[; ;pic16lf1824.h: 5601: asm("MDCON equ 039Ch");
[; <" MDCON equ 039Ch ;# ">
[; ;pic16lf1824.h: 5604: typedef union {
[; ;pic16lf1824.h: 5605: struct {
[; ;pic16lf1824.h: 5606: unsigned MDBIT :1;
[; ;pic16lf1824.h: 5607: unsigned :2;
[; ;pic16lf1824.h: 5608: unsigned MDOUT :1;
[; ;pic16lf1824.h: 5609: unsigned MDOPOL :1;
[; ;pic16lf1824.h: 5610: unsigned MDSLR :1;
[; ;pic16lf1824.h: 5611: unsigned MDOE :1;
[; ;pic16lf1824.h: 5612: unsigned MDEN :1;
[; ;pic16lf1824.h: 5613: };
[; ;pic16lf1824.h: 5614: } MDCONbits_t;
[; ;pic16lf1824.h: 5615: extern volatile MDCONbits_t MDCONbits @ 0x39C;
[; ;pic16lf1824.h: 5649: extern volatile unsigned char MDSRC @ 0x39D;
"5651
[; ;pic16lf1824.h: 5651: asm("MDSRC equ 039Dh");
[; <" MDSRC equ 039Dh ;# ">
[; ;pic16lf1824.h: 5654: typedef union {
[; ;pic16lf1824.h: 5655: struct {
[; ;pic16lf1824.h: 5656: unsigned MDMS0 :1;
[; ;pic16lf1824.h: 5657: unsigned MDMS1 :1;
[; ;pic16lf1824.h: 5658: unsigned MDMS2 :1;
[; ;pic16lf1824.h: 5659: unsigned MDMS3 :1;
[; ;pic16lf1824.h: 5660: unsigned :3;
[; ;pic16lf1824.h: 5661: unsigned MDMSODIS :1;
[; ;pic16lf1824.h: 5662: };
[; ;pic16lf1824.h: 5663: struct {
[; ;pic16lf1824.h: 5664: unsigned MDMS :4;
[; ;pic16lf1824.h: 5665: };
[; ;pic16lf1824.h: 5666: } MDSRCbits_t;
[; ;pic16lf1824.h: 5667: extern volatile MDSRCbits_t MDSRCbits @ 0x39D;
[; ;pic16lf1824.h: 5701: extern volatile unsigned char MDCARL @ 0x39E;
"5703
[; ;pic16lf1824.h: 5703: asm("MDCARL equ 039Eh");
[; <" MDCARL equ 039Eh ;# ">
[; ;pic16lf1824.h: 5706: typedef union {
[; ;pic16lf1824.h: 5707: struct {
[; ;pic16lf1824.h: 5708: unsigned MDCL0 :1;
[; ;pic16lf1824.h: 5709: unsigned MDCL1 :1;
[; ;pic16lf1824.h: 5710: unsigned MDCL2 :1;
[; ;pic16lf1824.h: 5711: unsigned MDCL3 :1;
[; ;pic16lf1824.h: 5712: unsigned :1;
[; ;pic16lf1824.h: 5713: unsigned MDCLSYNC :1;
[; ;pic16lf1824.h: 5714: unsigned MDCLPOL :1;
[; ;pic16lf1824.h: 5715: unsigned MDCLODIS :1;
[; ;pic16lf1824.h: 5716: };
[; ;pic16lf1824.h: 5717: struct {
[; ;pic16lf1824.h: 5718: unsigned MDCL :4;
[; ;pic16lf1824.h: 5719: };
[; ;pic16lf1824.h: 5720: } MDCARLbits_t;
[; ;pic16lf1824.h: 5721: extern volatile MDCARLbits_t MDCARLbits @ 0x39E;
[; ;pic16lf1824.h: 5765: extern volatile unsigned char MDCARH @ 0x39F;
"5767
[; ;pic16lf1824.h: 5767: asm("MDCARH equ 039Fh");
[; <" MDCARH equ 039Fh ;# ">
[; ;pic16lf1824.h: 5770: typedef union {
[; ;pic16lf1824.h: 5771: struct {
[; ;pic16lf1824.h: 5772: unsigned MDCH0 :1;
[; ;pic16lf1824.h: 5773: unsigned MDCH1 :1;
[; ;pic16lf1824.h: 5774: unsigned MDCH2 :1;
[; ;pic16lf1824.h: 5775: unsigned MDCH3 :1;
[; ;pic16lf1824.h: 5776: unsigned :1;
[; ;pic16lf1824.h: 5777: unsigned MDCHSYNC :1;
[; ;pic16lf1824.h: 5778: unsigned MDCHPOL :1;
[; ;pic16lf1824.h: 5779: unsigned MDCHODIS :1;
[; ;pic16lf1824.h: 5780: };
[; ;pic16lf1824.h: 5781: struct {
[; ;pic16lf1824.h: 5782: unsigned MDCH :4;
[; ;pic16lf1824.h: 5783: };
[; ;pic16lf1824.h: 5784: } MDCARHbits_t;
[; ;pic16lf1824.h: 5785: extern volatile MDCARHbits_t MDCARHbits @ 0x39F;
[; ;pic16lf1824.h: 5829: extern volatile unsigned char TMR4 @ 0x415;
"5831
[; ;pic16lf1824.h: 5831: asm("TMR4 equ 0415h");
[; <" TMR4 equ 0415h ;# ">
[; ;pic16lf1824.h: 5834: typedef union {
[; ;pic16lf1824.h: 5835: struct {
[; ;pic16lf1824.h: 5836: unsigned TMR4 :8;
[; ;pic16lf1824.h: 5837: };
[; ;pic16lf1824.h: 5838: } TMR4bits_t;
[; ;pic16lf1824.h: 5839: extern volatile TMR4bits_t TMR4bits @ 0x415;
[; ;pic16lf1824.h: 5848: extern volatile unsigned char PR4 @ 0x416;
"5850
[; ;pic16lf1824.h: 5850: asm("PR4 equ 0416h");
[; <" PR4 equ 0416h ;# ">
[; ;pic16lf1824.h: 5853: typedef union {
[; ;pic16lf1824.h: 5854: struct {
[; ;pic16lf1824.h: 5855: unsigned PR4 :8;
[; ;pic16lf1824.h: 5856: };
[; ;pic16lf1824.h: 5857: } PR4bits_t;
[; ;pic16lf1824.h: 5858: extern volatile PR4bits_t PR4bits @ 0x416;
[; ;pic16lf1824.h: 5867: extern volatile unsigned char T4CON @ 0x417;
"5869
[; ;pic16lf1824.h: 5869: asm("T4CON equ 0417h");
[; <" T4CON equ 0417h ;# ">
[; ;pic16lf1824.h: 5872: typedef union {
[; ;pic16lf1824.h: 5873: struct {
[; ;pic16lf1824.h: 5874: unsigned T4CKPS0 :1;
[; ;pic16lf1824.h: 5875: unsigned T4CKPS1 :1;
[; ;pic16lf1824.h: 5876: unsigned TMR4ON :1;
[; ;pic16lf1824.h: 5877: unsigned T4OUTPS0 :1;
[; ;pic16lf1824.h: 5878: unsigned T4OUTPS1 :1;
[; ;pic16lf1824.h: 5879: unsigned T4OUTPS2 :1;
[; ;pic16lf1824.h: 5880: unsigned T4OUTPS3 :1;
[; ;pic16lf1824.h: 5881: };
[; ;pic16lf1824.h: 5882: struct {
[; ;pic16lf1824.h: 5883: unsigned T4CKPS :2;
[; ;pic16lf1824.h: 5884: unsigned :1;
[; ;pic16lf1824.h: 5885: unsigned T4OUTPS :4;
[; ;pic16lf1824.h: 5886: };
[; ;pic16lf1824.h: 5887: } T4CONbits_t;
[; ;pic16lf1824.h: 5888: extern volatile T4CONbits_t T4CONbits @ 0x417;
[; ;pic16lf1824.h: 5937: extern volatile unsigned char TMR6 @ 0x41C;
"5939
[; ;pic16lf1824.h: 5939: asm("TMR6 equ 041Ch");
[; <" TMR6 equ 041Ch ;# ">
[; ;pic16lf1824.h: 5942: typedef union {
[; ;pic16lf1824.h: 5943: struct {
[; ;pic16lf1824.h: 5944: unsigned TMR6 :8;
[; ;pic16lf1824.h: 5945: };
[; ;pic16lf1824.h: 5946: } TMR6bits_t;
[; ;pic16lf1824.h: 5947: extern volatile TMR6bits_t TMR6bits @ 0x41C;
[; ;pic16lf1824.h: 5956: extern volatile unsigned char PR6 @ 0x41D;
"5958
[; ;pic16lf1824.h: 5958: asm("PR6 equ 041Dh");
[; <" PR6 equ 041Dh ;# ">
[; ;pic16lf1824.h: 5961: typedef union {
[; ;pic16lf1824.h: 5962: struct {
[; ;pic16lf1824.h: 5963: unsigned PR6 :8;
[; ;pic16lf1824.h: 5964: };
[; ;pic16lf1824.h: 5965: } PR6bits_t;
[; ;pic16lf1824.h: 5966: extern volatile PR6bits_t PR6bits @ 0x41D;
[; ;pic16lf1824.h: 5975: extern volatile unsigned char T6CON @ 0x41E;
"5977
[; ;pic16lf1824.h: 5977: asm("T6CON equ 041Eh");
[; <" T6CON equ 041Eh ;# ">
[; ;pic16lf1824.h: 5980: typedef union {
[; ;pic16lf1824.h: 5981: struct {
[; ;pic16lf1824.h: 5982: unsigned T6CKPS0 :1;
[; ;pic16lf1824.h: 5983: unsigned T6CKPS1 :1;
[; ;pic16lf1824.h: 5984: unsigned TMR6ON :1;
[; ;pic16lf1824.h: 5985: unsigned T6OUTPS0 :1;
[; ;pic16lf1824.h: 5986: unsigned T6OUTPS1 :1;
[; ;pic16lf1824.h: 5987: unsigned T6OUTPS2 :1;
[; ;pic16lf1824.h: 5988: unsigned T6OUTPS3 :1;
[; ;pic16lf1824.h: 5989: };
[; ;pic16lf1824.h: 5990: struct {
[; ;pic16lf1824.h: 5991: unsigned T6CKPS :2;
[; ;pic16lf1824.h: 5992: unsigned :1;
[; ;pic16lf1824.h: 5993: unsigned T6OUTPS :4;
[; ;pic16lf1824.h: 5994: };
[; ;pic16lf1824.h: 5995: } T6CONbits_t;
[; ;pic16lf1824.h: 5996: extern volatile T6CONbits_t T6CONbits @ 0x41E;
[; ;pic16lf1824.h: 6045: extern volatile unsigned char STATUS_SHAD @ 0xFE4;
"6047
[; ;pic16lf1824.h: 6047: asm("STATUS_SHAD equ 0FE4h");
[; <" STATUS_SHAD equ 0FE4h ;# ">
[; ;pic16lf1824.h: 6050: typedef union {
[; ;pic16lf1824.h: 6051: struct {
[; ;pic16lf1824.h: 6052: unsigned C_SHAD :1;
[; ;pic16lf1824.h: 6053: unsigned DC_SHAD :1;
[; ;pic16lf1824.h: 6054: unsigned Z_SHAD :1;
[; ;pic16lf1824.h: 6055: };
[; ;pic16lf1824.h: 6056: } STATUS_SHADbits_t;
[; ;pic16lf1824.h: 6057: extern volatile STATUS_SHADbits_t STATUS_SHADbits @ 0xFE4;
[; ;pic16lf1824.h: 6076: extern volatile unsigned char WREG_SHAD @ 0xFE5;
"6078
[; ;pic16lf1824.h: 6078: asm("WREG_SHAD equ 0FE5h");
[; <" WREG_SHAD equ 0FE5h ;# ">
[; ;pic16lf1824.h: 6081: typedef union {
[; ;pic16lf1824.h: 6082: struct {
[; ;pic16lf1824.h: 6083: unsigned WREG_SHAD :8;
[; ;pic16lf1824.h: 6084: };
[; ;pic16lf1824.h: 6085: } WREG_SHADbits_t;
[; ;pic16lf1824.h: 6086: extern volatile WREG_SHADbits_t WREG_SHADbits @ 0xFE5;
[; ;pic16lf1824.h: 6095: extern volatile unsigned char BSR_SHAD @ 0xFE6;
"6097
[; ;pic16lf1824.h: 6097: asm("BSR_SHAD equ 0FE6h");
[; <" BSR_SHAD equ 0FE6h ;# ">
[; ;pic16lf1824.h: 6100: typedef union {
[; ;pic16lf1824.h: 6101: struct {
[; ;pic16lf1824.h: 6102: unsigned BSR_SHAD :5;
[; ;pic16lf1824.h: 6103: };
[; ;pic16lf1824.h: 6104: } BSR_SHADbits_t;
[; ;pic16lf1824.h: 6105: extern volatile BSR_SHADbits_t BSR_SHADbits @ 0xFE6;
[; ;pic16lf1824.h: 6114: extern volatile unsigned char PCLATH_SHAD @ 0xFE7;
"6116
[; ;pic16lf1824.h: 6116: asm("PCLATH_SHAD equ 0FE7h");
[; <" PCLATH_SHAD equ 0FE7h ;# ">
[; ;pic16lf1824.h: 6119: typedef union {
[; ;pic16lf1824.h: 6120: struct {
[; ;pic16lf1824.h: 6121: unsigned PCLATH_SHAD :7;
[; ;pic16lf1824.h: 6122: };
[; ;pic16lf1824.h: 6123: } PCLATH_SHADbits_t;
[; ;pic16lf1824.h: 6124: extern volatile PCLATH_SHADbits_t PCLATH_SHADbits @ 0xFE7;
[; ;pic16lf1824.h: 6133: extern volatile unsigned char FSR0L_SHAD @ 0xFE8;
"6135
[; ;pic16lf1824.h: 6135: asm("FSR0L_SHAD equ 0FE8h");
[; <" FSR0L_SHAD equ 0FE8h ;# ">
[; ;pic16lf1824.h: 6138: typedef union {
[; ;pic16lf1824.h: 6139: struct {
[; ;pic16lf1824.h: 6140: unsigned FSR0L_SHAD :8;
[; ;pic16lf1824.h: 6141: };
[; ;pic16lf1824.h: 6142: } FSR0L_SHADbits_t;
[; ;pic16lf1824.h: 6143: extern volatile FSR0L_SHADbits_t FSR0L_SHADbits @ 0xFE8;
[; ;pic16lf1824.h: 6152: extern volatile unsigned char FSR0H_SHAD @ 0xFE9;
"6154
[; ;pic16lf1824.h: 6154: asm("FSR0H_SHAD equ 0FE9h");
[; <" FSR0H_SHAD equ 0FE9h ;# ">
[; ;pic16lf1824.h: 6157: typedef union {
[; ;pic16lf1824.h: 6158: struct {
[; ;pic16lf1824.h: 6159: unsigned FSR0H_SHAD :8;
[; ;pic16lf1824.h: 6160: };
[; ;pic16lf1824.h: 6161: } FSR0H_SHADbits_t;
[; ;pic16lf1824.h: 6162: extern volatile FSR0H_SHADbits_t FSR0H_SHADbits @ 0xFE9;
[; ;pic16lf1824.h: 6171: extern volatile unsigned char FSR1L_SHAD @ 0xFEA;
"6173
[; ;pic16lf1824.h: 6173: asm("FSR1L_SHAD equ 0FEAh");
[; <" FSR1L_SHAD equ 0FEAh ;# ">
[; ;pic16lf1824.h: 6176: typedef union {
[; ;pic16lf1824.h: 6177: struct {
[; ;pic16lf1824.h: 6178: unsigned FSR1L_SHAD :8;
[; ;pic16lf1824.h: 6179: };
[; ;pic16lf1824.h: 6180: } FSR1L_SHADbits_t;
[; ;pic16lf1824.h: 6181: extern volatile FSR1L_SHADbits_t FSR1L_SHADbits @ 0xFEA;
[; ;pic16lf1824.h: 6190: extern volatile unsigned char FSR1H_SHAD @ 0xFEB;
"6192
[; ;pic16lf1824.h: 6192: asm("FSR1H_SHAD equ 0FEBh");
[; <" FSR1H_SHAD equ 0FEBh ;# ">
[; ;pic16lf1824.h: 6195: typedef union {
[; ;pic16lf1824.h: 6196: struct {
[; ;pic16lf1824.h: 6197: unsigned FSR1H_SHAD :8;
[; ;pic16lf1824.h: 6198: };
[; ;pic16lf1824.h: 6199: } FSR1H_SHADbits_t;
[; ;pic16lf1824.h: 6200: extern volatile FSR1H_SHADbits_t FSR1H_SHADbits @ 0xFEB;
[; ;pic16lf1824.h: 6209: extern volatile unsigned char STKPTR @ 0xFED;
"6211
[; ;pic16lf1824.h: 6211: asm("STKPTR equ 0FEDh");
[; <" STKPTR equ 0FEDh ;# ">
[; ;pic16lf1824.h: 6214: typedef union {
[; ;pic16lf1824.h: 6215: struct {
[; ;pic16lf1824.h: 6216: unsigned STKPTR :5;
[; ;pic16lf1824.h: 6217: };
[; ;pic16lf1824.h: 6218: } STKPTRbits_t;
[; ;pic16lf1824.h: 6219: extern volatile STKPTRbits_t STKPTRbits @ 0xFED;
[; ;pic16lf1824.h: 6228: extern volatile unsigned char TOSL @ 0xFEE;
"6230
[; ;pic16lf1824.h: 6230: asm("TOSL equ 0FEEh");
[; <" TOSL equ 0FEEh ;# ">
[; ;pic16lf1824.h: 6233: typedef union {
[; ;pic16lf1824.h: 6234: struct {
[; ;pic16lf1824.h: 6235: unsigned TOSL :8;
[; ;pic16lf1824.h: 6236: };
[; ;pic16lf1824.h: 6237: } TOSLbits_t;
[; ;pic16lf1824.h: 6238: extern volatile TOSLbits_t TOSLbits @ 0xFEE;
[; ;pic16lf1824.h: 6247: extern volatile unsigned char TOSH @ 0xFEF;
"6249
[; ;pic16lf1824.h: 6249: asm("TOSH equ 0FEFh");
[; <" TOSH equ 0FEFh ;# ">
[; ;pic16lf1824.h: 6252: typedef union {
[; ;pic16lf1824.h: 6253: struct {
[; ;pic16lf1824.h: 6254: unsigned TOSH :7;
[; ;pic16lf1824.h: 6255: };
[; ;pic16lf1824.h: 6256: } TOSHbits_t;
[; ;pic16lf1824.h: 6257: extern volatile TOSHbits_t TOSHbits @ 0xFEF;
[; ;pic16lf1824.h: 6272: extern volatile __bit ABDEN @ (((unsigned) &BAUDCON)*8) + 0;
[; ;pic16lf1824.h: 6274: extern volatile __bit ABDOVF @ (((unsigned) &BAUDCON)*8) + 7;
[; ;pic16lf1824.h: 6276: extern volatile __bit ACKDT @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic16lf1824.h: 6278: extern volatile __bit ACKEN @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic16lf1824.h: 6280: extern volatile __bit ACKSTAT @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic16lf1824.h: 6282: extern volatile __bit ACKTIM @ (((unsigned) &SSP1CON3)*8) + 7;
[; ;pic16lf1824.h: 6284: extern volatile __bit ADCS0 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic16lf1824.h: 6286: extern volatile __bit ADCS1 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic16lf1824.h: 6288: extern volatile __bit ADCS2 @ (((unsigned) &ADCON1)*8) + 6;
[; ;pic16lf1824.h: 6290: extern volatile __bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic16lf1824.h: 6292: extern volatile __bit ADFM @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic16lf1824.h: 6294: extern volatile __bit ADFVR0 @ (((unsigned) &FVRCON)*8) + 0;
[; ;pic16lf1824.h: 6296: extern volatile __bit ADFVR1 @ (((unsigned) &FVRCON)*8) + 1;
[; ;pic16lf1824.h: 6298: extern volatile __bit ADGO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16lf1824.h: 6300: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic16lf1824.h: 6302: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic16lf1824.h: 6304: extern volatile __bit ADNREF @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic16lf1824.h: 6306: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic16lf1824.h: 6308: extern volatile __bit ADPREF0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic16lf1824.h: 6310: extern volatile __bit ADPREF1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic16lf1824.h: 6312: extern volatile __bit AHEN @ (((unsigned) &SSP1CON3)*8) + 1;
[; ;pic16lf1824.h: 6314: extern volatile __bit ANSA0 @ (((unsigned) &ANSELA)*8) + 0;
[; ;pic16lf1824.h: 6316: extern volatile __bit ANSA1 @ (((unsigned) &ANSELA)*8) + 1;
[; ;pic16lf1824.h: 6318: extern volatile __bit ANSA2 @ (((unsigned) &ANSELA)*8) + 2;
[; ;pic16lf1824.h: 6320: extern volatile __bit ANSA4 @ (((unsigned) &ANSELA)*8) + 4;
[; ;pic16lf1824.h: 6322: extern volatile __bit ANSC0 @ (((unsigned) &ANSELC)*8) + 0;
[; ;pic16lf1824.h: 6324: extern volatile __bit ANSC1 @ (((unsigned) &ANSELC)*8) + 1;
[; ;pic16lf1824.h: 6326: extern volatile __bit ANSC2 @ (((unsigned) &ANSELC)*8) + 2;
[; ;pic16lf1824.h: 6328: extern volatile __bit ANSC3 @ (((unsigned) &ANSELC)*8) + 3;
[; ;pic16lf1824.h: 6330: extern volatile __bit BCL1IE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic16lf1824.h: 6332: extern volatile __bit BCL1IF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic16lf1824.h: 6334: extern volatile __bit BF @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic16lf1824.h: 6336: extern volatile __bit BOEN @ (((unsigned) &SSP1CON3)*8) + 4;
[; ;pic16lf1824.h: 6338: extern volatile __bit BORRDY @ (((unsigned) &BORCON)*8) + 0;
[; ;pic16lf1824.h: 6340: extern volatile __bit BRG16 @ (((unsigned) &BAUDCON)*8) + 3;
[; ;pic16lf1824.h: 6342: extern volatile __bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic16lf1824.h: 6344: extern volatile __bit BSR0 @ (((unsigned) &BSR)*8) + 0;
[; ;pic16lf1824.h: 6346: extern volatile __bit BSR1 @ (((unsigned) &BSR)*8) + 1;
[; ;pic16lf1824.h: 6348: extern volatile __bit BSR2 @ (((unsigned) &BSR)*8) + 2;
[; ;pic16lf1824.h: 6350: extern volatile __bit BSR3 @ (((unsigned) &BSR)*8) + 3;
[; ;pic16lf1824.h: 6352: extern volatile __bit BSR4 @ (((unsigned) &BSR)*8) + 4;
[; ;pic16lf1824.h: 6354: extern volatile __bit C1HYS @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic16lf1824.h: 6356: extern volatile __bit C1IE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic16lf1824.h: 6358: extern volatile __bit C1IF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic16lf1824.h: 6360: extern volatile __bit C1INTN @ (((unsigned) &CM1CON1)*8) + 6;
[; ;pic16lf1824.h: 6362: extern volatile __bit C1INTP @ (((unsigned) &CM1CON1)*8) + 7;
[; ;pic16lf1824.h: 6364: extern volatile __bit C1NCH0 @ (((unsigned) &CM1CON1)*8) + 0;
[; ;pic16lf1824.h: 6366: extern volatile __bit C1NCH1 @ (((unsigned) &CM1CON1)*8) + 1;
[; ;pic16lf1824.h: 6368: extern volatile __bit C1OE @ (((unsigned) &CM1CON0)*8) + 5;
[; ;pic16lf1824.h: 6370: extern volatile __bit C1ON @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic16lf1824.h: 6372: extern volatile __bit C1OUT @ (((unsigned) &CM1CON0)*8) + 6;
[; ;pic16lf1824.h: 6374: extern volatile __bit C1PCH0 @ (((unsigned) &CM1CON1)*8) + 4;
[; ;pic16lf1824.h: 6376: extern volatile __bit C1PCH1 @ (((unsigned) &CM1CON1)*8) + 5;
[; ;pic16lf1824.h: 6378: extern volatile __bit C1POL @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic16lf1824.h: 6380: extern volatile __bit C1SP @ (((unsigned) &CM1CON0)*8) + 2;
[; ;pic16lf1824.h: 6382: extern volatile __bit C1SYNC @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic16lf1824.h: 6384: extern volatile __bit C1TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 0;
[; ;pic16lf1824.h: 6386: extern volatile __bit C1TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 1;
[; ;pic16lf1824.h: 6388: extern volatile __bit C2HYS @ (((unsigned) &CM2CON0)*8) + 1;
[; ;pic16lf1824.h: 6390: extern volatile __bit C2IE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic16lf1824.h: 6392: extern volatile __bit C2IF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic16lf1824.h: 6394: extern volatile __bit C2INTN @ (((unsigned) &CM2CON1)*8) + 6;
[; ;pic16lf1824.h: 6396: extern volatile __bit C2INTP @ (((unsigned) &CM2CON1)*8) + 7;
[; ;pic16lf1824.h: 6398: extern volatile __bit C2NCH0 @ (((unsigned) &CM2CON1)*8) + 0;
[; ;pic16lf1824.h: 6400: extern volatile __bit C2NCH1 @ (((unsigned) &CM2CON1)*8) + 1;
[; ;pic16lf1824.h: 6402: extern volatile __bit C2OE @ (((unsigned) &CM2CON0)*8) + 5;
[; ;pic16lf1824.h: 6404: extern volatile __bit C2ON @ (((unsigned) &CM2CON0)*8) + 7;
[; ;pic16lf1824.h: 6406: extern volatile __bit C2OUT @ (((unsigned) &CM2CON0)*8) + 6;
[; ;pic16lf1824.h: 6408: extern volatile __bit C2PCH0 @ (((unsigned) &CM2CON1)*8) + 4;
[; ;pic16lf1824.h: 6410: extern volatile __bit C2PCH1 @ (((unsigned) &CM2CON1)*8) + 5;
[; ;pic16lf1824.h: 6412: extern volatile __bit C2POL @ (((unsigned) &CM2CON0)*8) + 4;
[; ;pic16lf1824.h: 6414: extern volatile __bit C2SP @ (((unsigned) &CM2CON0)*8) + 2;
[; ;pic16lf1824.h: 6416: extern volatile __bit C2SYNC @ (((unsigned) &CM2CON0)*8) + 0;
[; ;pic16lf1824.h: 6418: extern volatile __bit C2TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 2;
[; ;pic16lf1824.h: 6420: extern volatile __bit C2TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 3;
[; ;pic16lf1824.h: 6422: extern volatile __bit C3TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 4;
[; ;pic16lf1824.h: 6424: extern volatile __bit C3TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 5;
[; ;pic16lf1824.h: 6426: extern volatile __bit C4TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 6;
[; ;pic16lf1824.h: 6428: extern volatile __bit C4TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 7;
[; ;pic16lf1824.h: 6430: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic16lf1824.h: 6432: extern volatile __bit CCP1AS0 @ (((unsigned) &CCP1AS)*8) + 4;
[; ;pic16lf1824.h: 6434: extern volatile __bit CCP1AS1 @ (((unsigned) &CCP1AS)*8) + 5;
[; ;pic16lf1824.h: 6436: extern volatile __bit CCP1AS2 @ (((unsigned) &CCP1AS)*8) + 6;
[; ;pic16lf1824.h: 6438: extern volatile __bit CCP1ASE @ (((unsigned) &CCP1AS)*8) + 7;
[; ;pic16lf1824.h: 6440: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic16lf1824.h: 6442: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic16lf1824.h: 6444: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic16lf1824.h: 6446: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic16lf1824.h: 6448: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic16lf1824.h: 6450: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic16lf1824.h: 6452: extern volatile __bit CCP2AS0 @ (((unsigned) &CCP2AS)*8) + 4;
[; ;pic16lf1824.h: 6454: extern volatile __bit CCP2AS1 @ (((unsigned) &CCP2AS)*8) + 5;
[; ;pic16lf1824.h: 6456: extern volatile __bit CCP2AS2 @ (((unsigned) &CCP2AS)*8) + 6;
[; ;pic16lf1824.h: 6458: extern volatile __bit CCP2ASE @ (((unsigned) &CCP2AS)*8) + 7;
[; ;pic16lf1824.h: 6460: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic16lf1824.h: 6462: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic16lf1824.h: 6464: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic16lf1824.h: 6466: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic16lf1824.h: 6468: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic16lf1824.h: 6470: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic16lf1824.h: 6472: extern volatile __bit CCP2SEL @ (((unsigned) &APFCON1)*8) + 0;
[; ;pic16lf1824.h: 6474: extern volatile __bit CCP3IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic16lf1824.h: 6476: extern volatile __bit CCP3IF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic16lf1824.h: 6478: extern volatile __bit CCP3M0 @ (((unsigned) &CCP3CON)*8) + 0;
[; ;pic16lf1824.h: 6480: extern volatile __bit CCP3M1 @ (((unsigned) &CCP3CON)*8) + 1;
[; ;pic16lf1824.h: 6482: extern volatile __bit CCP3M2 @ (((unsigned) &CCP3CON)*8) + 2;
[; ;pic16lf1824.h: 6484: extern volatile __bit CCP3M3 @ (((unsigned) &CCP3CON)*8) + 3;
[; ;pic16lf1824.h: 6486: extern volatile __bit CCP4IE @ (((unsigned) &PIE3)*8) + 5;
[; ;pic16lf1824.h: 6488: extern volatile __bit CCP4IF @ (((unsigned) &PIR3)*8) + 5;
[; ;pic16lf1824.h: 6490: extern volatile __bit CCP4M0 @ (((unsigned) &CCP4CON)*8) + 0;
[; ;pic16lf1824.h: 6492: extern volatile __bit CCP4M1 @ (((unsigned) &CCP4CON)*8) + 1;
[; ;pic16lf1824.h: 6494: extern volatile __bit CCP4M2 @ (((unsigned) &CCP4CON)*8) + 2;
[; ;pic16lf1824.h: 6496: extern volatile __bit CCP4M3 @ (((unsigned) &CCP4CON)*8) + 3;
[; ;pic16lf1824.h: 6498: extern volatile __bit CDAFVR0 @ (((unsigned) &FVRCON)*8) + 2;
[; ;pic16lf1824.h: 6500: extern volatile __bit CDAFVR1 @ (((unsigned) &FVRCON)*8) + 3;
[; ;pic16lf1824.h: 6502: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic16lf1824.h: 6504: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic16lf1824.h: 6506: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic16lf1824.h: 6508: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic16lf1824.h: 6510: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic16lf1824.h: 6512: extern volatile __bit CHS4 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic16lf1824.h: 6514: extern volatile __bit CKE @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic16lf1824.h: 6516: extern volatile __bit CKP @ (((unsigned) &SSP1CON)*8) + 4;
[; ;pic16lf1824.h: 6518: extern volatile __bit CLKRDC0 @ (((unsigned) &CLKRCON)*8) + 3;
[; ;pic16lf1824.h: 6520: extern volatile __bit CLKRDC1 @ (((unsigned) &CLKRCON)*8) + 4;
[; ;pic16lf1824.h: 6522: extern volatile __bit CLKRDIV0 @ (((unsigned) &CLKRCON)*8) + 0;
[; ;pic16lf1824.h: 6524: extern volatile __bit CLKRDIV1 @ (((unsigned) &CLKRCON)*8) + 1;
[; ;pic16lf1824.h: 6526: extern volatile __bit CLKRDIV2 @ (((unsigned) &CLKRCON)*8) + 2;
[; ;pic16lf1824.h: 6528: extern volatile __bit CLKREN @ (((unsigned) &CLKRCON)*8) + 7;
[; ;pic16lf1824.h: 6530: extern volatile __bit CLKROE @ (((unsigned) &CLKRCON)*8) + 6;
[; ;pic16lf1824.h: 6532: extern volatile __bit CLKRSLR @ (((unsigned) &CLKRCON)*8) + 5;
[; ;pic16lf1824.h: 6534: extern volatile __bit CPSCH0 @ (((unsigned) &CPSCON1)*8) + 0;
[; ;pic16lf1824.h: 6536: extern volatile __bit CPSCH1 @ (((unsigned) &CPSCON1)*8) + 1;
[; ;pic16lf1824.h: 6538: extern volatile __bit CPSCH2 @ (((unsigned) &CPSCON1)*8) + 2;
[; ;pic16lf1824.h: 6540: extern volatile __bit CPSCH3 @ (((unsigned) &CPSCON1)*8) + 3;
[; ;pic16lf1824.h: 6542: extern volatile __bit CPSON @ (((unsigned) &CPSCON0)*8) + 7;
[; ;pic16lf1824.h: 6544: extern volatile __bit CPSOUT @ (((unsigned) &CPSCON0)*8) + 1;
[; ;pic16lf1824.h: 6546: extern volatile __bit CPSRM @ (((unsigned) &CPSCON0)*8) + 6;
[; ;pic16lf1824.h: 6548: extern volatile __bit CPSRNG0 @ (((unsigned) &CPSCON0)*8) + 2;
[; ;pic16lf1824.h: 6550: extern volatile __bit CPSRNG1 @ (((unsigned) &CPSCON0)*8) + 3;
[; ;pic16lf1824.h: 6552: extern volatile __bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic16lf1824.h: 6554: extern volatile __bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic16lf1824.h: 6556: extern volatile __bit C_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 0;
[; ;pic16lf1824.h: 6558: extern volatile __bit DACEN @ (((unsigned) &DACCON0)*8) + 7;
[; ;pic16lf1824.h: 6560: extern volatile __bit DACLPS @ (((unsigned) &DACCON0)*8) + 6;
[; ;pic16lf1824.h: 6562: extern volatile __bit DACNSS @ (((unsigned) &DACCON0)*8) + 0;
[; ;pic16lf1824.h: 6564: extern volatile __bit DACOE @ (((unsigned) &DACCON0)*8) + 5;
[; ;pic16lf1824.h: 6566: extern volatile __bit DACPSS0 @ (((unsigned) &DACCON0)*8) + 2;
[; ;pic16lf1824.h: 6568: extern volatile __bit DACPSS1 @ (((unsigned) &DACCON0)*8) + 3;
[; ;pic16lf1824.h: 6570: extern volatile __bit DACR0 @ (((unsigned) &DACCON1)*8) + 0;
[; ;pic16lf1824.h: 6572: extern volatile __bit DACR1 @ (((unsigned) &DACCON1)*8) + 1;
[; ;pic16lf1824.h: 6574: extern volatile __bit DACR2 @ (((unsigned) &DACCON1)*8) + 2;
[; ;pic16lf1824.h: 6576: extern volatile __bit DACR3 @ (((unsigned) &DACCON1)*8) + 3;
[; ;pic16lf1824.h: 6578: extern volatile __bit DACR4 @ (((unsigned) &DACCON1)*8) + 4;
[; ;pic16lf1824.h: 6580: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic16lf1824.h: 6582: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic16lf1824.h: 6584: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic16lf1824.h: 6586: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic16lf1824.h: 6588: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic16lf1824.h: 6590: extern volatile __bit DC3B0 @ (((unsigned) &CCP3CON)*8) + 4;
[; ;pic16lf1824.h: 6592: extern volatile __bit DC3B1 @ (((unsigned) &CCP3CON)*8) + 5;
[; ;pic16lf1824.h: 6594: extern volatile __bit DC4B0 @ (((unsigned) &CCP4CON)*8) + 4;
[; ;pic16lf1824.h: 6596: extern volatile __bit DC4B1 @ (((unsigned) &CCP4CON)*8) + 5;
[; ;pic16lf1824.h: 6598: extern volatile __bit DC_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 1;
[; ;pic16lf1824.h: 6600: extern volatile __bit DHEN @ (((unsigned) &SSP1CON3)*8) + 0;
[; ;pic16lf1824.h: 6602: extern volatile __bit D_nA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic16lf1824.h: 6604: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic16lf1824.h: 6606: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic16lf1824.h: 6608: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic16lf1824.h: 6610: extern volatile __bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic16lf1824.h: 6612: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic16lf1824.h: 6614: extern volatile __bit FVREN @ (((unsigned) &FVRCON)*8) + 7;
[; ;pic16lf1824.h: 6616: extern volatile __bit FVRRDY @ (((unsigned) &FVRCON)*8) + 6;
[; ;pic16lf1824.h: 6618: extern volatile __bit GCEN @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic16lf1824.h: 6620: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic16lf1824.h: 6622: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16lf1824.h: 6624: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16lf1824.h: 6626: extern volatile __bit HFIOFL @ (((unsigned) &OSCSTAT)*8) + 3;
[; ;pic16lf1824.h: 6628: extern volatile __bit HFIOFR @ (((unsigned) &OSCSTAT)*8) + 4;
[; ;pic16lf1824.h: 6630: extern volatile __bit HFIOFS @ (((unsigned) &OSCSTAT)*8) + 0;
[; ;pic16lf1824.h: 6632: extern volatile __bit INLVLA0 @ (((unsigned) &INLVLA)*8) + 0;
[; ;pic16lf1824.h: 6634: extern volatile __bit INLVLA1 @ (((unsigned) &INLVLA)*8) + 1;
[; ;pic16lf1824.h: 6636: extern volatile __bit INLVLA2 @ (((unsigned) &INLVLA)*8) + 2;
[; ;pic16lf1824.h: 6638: extern volatile __bit INLVLA3 @ (((unsigned) &INLVLA)*8) + 3;
[; ;pic16lf1824.h: 6640: extern volatile __bit INLVLA4 @ (((unsigned) &INLVLA)*8) + 4;
[; ;pic16lf1824.h: 6642: extern volatile __bit INLVLA5 @ (((unsigned) &INLVLA)*8) + 5;
[; ;pic16lf1824.h: 6644: extern volatile __bit INLVLC0 @ (((unsigned) &INLVLC)*8) + 0;
[; ;pic16lf1824.h: 6646: extern volatile __bit INLVLC1 @ (((unsigned) &INLVLC)*8) + 1;
[; ;pic16lf1824.h: 6648: extern volatile __bit INLVLC2 @ (((unsigned) &INLVLC)*8) + 2;
[; ;pic16lf1824.h: 6650: extern volatile __bit INLVLC3 @ (((unsigned) &INLVLC)*8) + 3;
[; ;pic16lf1824.h: 6652: extern volatile __bit INLVLC4 @ (((unsigned) &INLVLC)*8) + 4;
[; ;pic16lf1824.h: 6654: extern volatile __bit INLVLC5 @ (((unsigned) &INLVLC)*8) + 5;
[; ;pic16lf1824.h: 6656: extern volatile __bit INTE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic16lf1824.h: 6658: extern volatile __bit INTEDG @ (((unsigned) &OPTION_REG)*8) + 6;
[; ;pic16lf1824.h: 6660: extern volatile __bit INTF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic16lf1824.h: 6662: extern volatile __bit IOCAF0 @ (((unsigned) &IOCAF)*8) + 0;
[; ;pic16lf1824.h: 6664: extern volatile __bit IOCAF1 @ (((unsigned) &IOCAF)*8) + 1;
[; ;pic16lf1824.h: 6666: extern volatile __bit IOCAF2 @ (((unsigned) &IOCAF)*8) + 2;
[; ;pic16lf1824.h: 6668: extern volatile __bit IOCAF3 @ (((unsigned) &IOCAF)*8) + 3;
[; ;pic16lf1824.h: 6670: extern volatile __bit IOCAF4 @ (((unsigned) &IOCAF)*8) + 4;
[; ;pic16lf1824.h: 6672: extern volatile __bit IOCAF5 @ (((unsigned) &IOCAF)*8) + 5;
[; ;pic16lf1824.h: 6674: extern volatile __bit IOCAN0 @ (((unsigned) &IOCAN)*8) + 0;
[; ;pic16lf1824.h: 6676: extern volatile __bit IOCAN1 @ (((unsigned) &IOCAN)*8) + 1;
[; ;pic16lf1824.h: 6678: extern volatile __bit IOCAN2 @ (((unsigned) &IOCAN)*8) + 2;
[; ;pic16lf1824.h: 6680: extern volatile __bit IOCAN3 @ (((unsigned) &IOCAN)*8) + 3;
[; ;pic16lf1824.h: 6682: extern volatile __bit IOCAN4 @ (((unsigned) &IOCAN)*8) + 4;
[; ;pic16lf1824.h: 6684: extern volatile __bit IOCAN5 @ (((unsigned) &IOCAN)*8) + 5;
[; ;pic16lf1824.h: 6686: extern volatile __bit IOCAP0 @ (((unsigned) &IOCAP)*8) + 0;
[; ;pic16lf1824.h: 6688: extern volatile __bit IOCAP1 @ (((unsigned) &IOCAP)*8) + 1;
[; ;pic16lf1824.h: 6690: extern volatile __bit IOCAP2 @ (((unsigned) &IOCAP)*8) + 2;
[; ;pic16lf1824.h: 6692: extern volatile __bit IOCAP3 @ (((unsigned) &IOCAP)*8) + 3;
[; ;pic16lf1824.h: 6694: extern volatile __bit IOCAP4 @ (((unsigned) &IOCAP)*8) + 4;
[; ;pic16lf1824.h: 6696: extern volatile __bit IOCAP5 @ (((unsigned) &IOCAP)*8) + 5;
[; ;pic16lf1824.h: 6698: extern volatile __bit IOCIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic16lf1824.h: 6700: extern volatile __bit IOCIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic16lf1824.h: 6702: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic16lf1824.h: 6704: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic16lf1824.h: 6706: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic16lf1824.h: 6708: extern volatile __bit IRCF3 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic16lf1824.h: 6710: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic16lf1824.h: 6712: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic16lf1824.h: 6714: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic16lf1824.h: 6716: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic16lf1824.h: 6718: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic16lf1824.h: 6720: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic16lf1824.h: 6722: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic16lf1824.h: 6724: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic16lf1824.h: 6726: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic16lf1824.h: 6728: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic16lf1824.h: 6730: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic16lf1824.h: 6732: extern volatile __bit LFIOFR @ (((unsigned) &OSCSTAT)*8) + 1;
[; ;pic16lf1824.h: 6734: extern volatile __bit LWLO @ (((unsigned) &EECON1)*8) + 5;
[; ;pic16lf1824.h: 6736: extern volatile __bit MC1OUT @ (((unsigned) &CMOUT)*8) + 0;
[; ;pic16lf1824.h: 6738: extern volatile __bit MC2OUT @ (((unsigned) &CMOUT)*8) + 1;
[; ;pic16lf1824.h: 6740: extern volatile __bit MDBIT @ (((unsigned) &MDCON)*8) + 0;
[; ;pic16lf1824.h: 6742: extern volatile __bit MDCH0 @ (((unsigned) &MDCARH)*8) + 0;
[; ;pic16lf1824.h: 6744: extern volatile __bit MDCH1 @ (((unsigned) &MDCARH)*8) + 1;
[; ;pic16lf1824.h: 6746: extern volatile __bit MDCH2 @ (((unsigned) &MDCARH)*8) + 2;
[; ;pic16lf1824.h: 6748: extern volatile __bit MDCH3 @ (((unsigned) &MDCARH)*8) + 3;
[; ;pic16lf1824.h: 6750: extern volatile __bit MDCHODIS @ (((unsigned) &MDCARH)*8) + 7;
[; ;pic16lf1824.h: 6752: extern volatile __bit MDCHPOL @ (((unsigned) &MDCARH)*8) + 6;
[; ;pic16lf1824.h: 6754: extern volatile __bit MDCHSYNC @ (((unsigned) &MDCARH)*8) + 5;
[; ;pic16lf1824.h: 6756: extern volatile __bit MDCL0 @ (((unsigned) &MDCARL)*8) + 0;
[; ;pic16lf1824.h: 6758: extern volatile __bit MDCL1 @ (((unsigned) &MDCARL)*8) + 1;
[; ;pic16lf1824.h: 6760: extern volatile __bit MDCL2 @ (((unsigned) &MDCARL)*8) + 2;
[; ;pic16lf1824.h: 6762: extern volatile __bit MDCL3 @ (((unsigned) &MDCARL)*8) + 3;
[; ;pic16lf1824.h: 6764: extern volatile __bit MDCLODIS @ (((unsigned) &MDCARL)*8) + 7;
[; ;pic16lf1824.h: 6766: extern volatile __bit MDCLPOL @ (((unsigned) &MDCARL)*8) + 6;
[; ;pic16lf1824.h: 6768: extern volatile __bit MDCLSYNC @ (((unsigned) &MDCARL)*8) + 5;
[; ;pic16lf1824.h: 6770: extern volatile __bit MDEN @ (((unsigned) &MDCON)*8) + 7;
[; ;pic16lf1824.h: 6772: extern volatile __bit MDMS0 @ (((unsigned) &MDSRC)*8) + 0;
[; ;pic16lf1824.h: 6774: extern volatile __bit MDMS1 @ (((unsigned) &MDSRC)*8) + 1;
[; ;pic16lf1824.h: 6776: extern volatile __bit MDMS2 @ (((unsigned) &MDSRC)*8) + 2;
[; ;pic16lf1824.h: 6778: extern volatile __bit MDMS3 @ (((unsigned) &MDSRC)*8) + 3;
[; ;pic16lf1824.h: 6780: extern volatile __bit MDMSODIS @ (((unsigned) &MDSRC)*8) + 7;
[; ;pic16lf1824.h: 6782: extern volatile __bit MDOE @ (((unsigned) &MDCON)*8) + 6;
[; ;pic16lf1824.h: 6784: extern volatile __bit MDOPOL @ (((unsigned) &MDCON)*8) + 4;
[; ;pic16lf1824.h: 6786: extern volatile __bit MDOUT @ (((unsigned) &MDCON)*8) + 3;
[; ;pic16lf1824.h: 6788: extern volatile __bit MDSLR @ (((unsigned) &MDCON)*8) + 5;
[; ;pic16lf1824.h: 6790: extern volatile __bit MFIOFR @ (((unsigned) &OSCSTAT)*8) + 2;
[; ;pic16lf1824.h: 6792: extern volatile __bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic16lf1824.h: 6794: extern volatile __bit OSFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic16lf1824.h: 6796: extern volatile __bit OSFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic16lf1824.h: 6798: extern volatile __bit OSTS @ (((unsigned) &OSCSTAT)*8) + 5;
[; ;pic16lf1824.h: 6800: extern volatile __bit P1CSEL @ (((unsigned) &APFCON1)*8) + 2;
[; ;pic16lf1824.h: 6802: extern volatile __bit P1DC0 @ (((unsigned) &PWM1CON)*8) + 0;
[; ;pic16lf1824.h: 6804: extern volatile __bit P1DC1 @ (((unsigned) &PWM1CON)*8) + 1;
[; ;pic16lf1824.h: 6806: extern volatile __bit P1DC2 @ (((unsigned) &PWM1CON)*8) + 2;
[; ;pic16lf1824.h: 6808: extern volatile __bit P1DC3 @ (((unsigned) &PWM1CON)*8) + 3;
[; ;pic16lf1824.h: 6810: extern volatile __bit P1DC4 @ (((unsigned) &PWM1CON)*8) + 4;
[; ;pic16lf1824.h: 6812: extern volatile __bit P1DC5 @ (((unsigned) &PWM1CON)*8) + 5;
[; ;pic16lf1824.h: 6814: extern volatile __bit P1DC6 @ (((unsigned) &PWM1CON)*8) + 6;
[; ;pic16lf1824.h: 6816: extern volatile __bit P1DSEL @ (((unsigned) &APFCON1)*8) + 3;
[; ;pic16lf1824.h: 6818: extern volatile __bit P1M0 @ (((unsigned) &CCP1CON)*8) + 6;
[; ;pic16lf1824.h: 6820: extern volatile __bit P1M1 @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic16lf1824.h: 6822: extern volatile __bit P1RSEN @ (((unsigned) &PWM1CON)*8) + 7;
[; ;pic16lf1824.h: 6824: extern volatile __bit P2BSEL @ (((unsigned) &APFCON1)*8) + 1;
[; ;pic16lf1824.h: 6826: extern volatile __bit P2DC0 @ (((unsigned) &PWM2CON)*8) + 0;
[; ;pic16lf1824.h: 6828: extern volatile __bit P2DC1 @ (((unsigned) &PWM2CON)*8) + 1;
[; ;pic16lf1824.h: 6830: extern volatile __bit P2DC2 @ (((unsigned) &PWM2CON)*8) + 2;
[; ;pic16lf1824.h: 6832: extern volatile __bit P2DC3 @ (((unsigned) &PWM2CON)*8) + 3;
[; ;pic16lf1824.h: 6834: extern volatile __bit P2DC4 @ (((unsigned) &PWM2CON)*8) + 4;
[; ;pic16lf1824.h: 6836: extern volatile __bit P2DC5 @ (((unsigned) &PWM2CON)*8) + 5;
[; ;pic16lf1824.h: 6838: extern volatile __bit P2DC6 @ (((unsigned) &PWM2CON)*8) + 6;
[; ;pic16lf1824.h: 6840: extern volatile __bit P2M0 @ (((unsigned) &CCP2CON)*8) + 6;
[; ;pic16lf1824.h: 6842: extern volatile __bit P2M1 @ (((unsigned) &CCP2CON)*8) + 7;
[; ;pic16lf1824.h: 6844: extern volatile __bit P2RSEN @ (((unsigned) &PWM2CON)*8) + 7;
[; ;pic16lf1824.h: 6846: extern volatile __bit PCIE @ (((unsigned) &SSP1CON3)*8) + 6;
[; ;pic16lf1824.h: 6848: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic16lf1824.h: 6850: extern volatile __bit PEN @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic16lf1824.h: 6852: extern volatile __bit PLLR @ (((unsigned) &OSCSTAT)*8) + 6;
[; ;pic16lf1824.h: 6854: extern volatile __bit PS0 @ (((unsigned) &OPTION_REG)*8) + 0;
[; ;pic16lf1824.h: 6856: extern volatile __bit PS1 @ (((unsigned) &OPTION_REG)*8) + 1;
[; ;pic16lf1824.h: 6858: extern volatile __bit PS2 @ (((unsigned) &OPTION_REG)*8) + 2;
[; ;pic16lf1824.h: 6860: extern volatile __bit PSA @ (((unsigned) &OPTION_REG)*8) + 3;
[; ;pic16lf1824.h: 6862: extern volatile __bit PSS1AC0 @ (((unsigned) &CCP1AS)*8) + 2;
[; ;pic16lf1824.h: 6864: extern volatile __bit PSS1AC1 @ (((unsigned) &CCP1AS)*8) + 3;
[; ;pic16lf1824.h: 6866: extern volatile __bit PSS1BD0 @ (((unsigned) &CCP1AS)*8) + 0;
[; ;pic16lf1824.h: 6868: extern volatile __bit PSS1BD1 @ (((unsigned) &CCP1AS)*8) + 1;
[; ;pic16lf1824.h: 6870: extern volatile __bit PSS2AC0 @ (((unsigned) &CCP2AS)*8) + 2;
[; ;pic16lf1824.h: 6872: extern volatile __bit PSS2AC1 @ (((unsigned) &CCP2AS)*8) + 3;
[; ;pic16lf1824.h: 6874: extern volatile __bit PSS2BD0 @ (((unsigned) &CCP2AS)*8) + 0;
[; ;pic16lf1824.h: 6876: extern volatile __bit PSS2BD1 @ (((unsigned) &CCP2AS)*8) + 1;
[; ;pic16lf1824.h: 6878: extern volatile __bit RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic16lf1824.h: 6880: extern volatile __bit RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic16lf1824.h: 6882: extern volatile __bit RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic16lf1824.h: 6884: extern volatile __bit RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic16lf1824.h: 6886: extern volatile __bit RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic16lf1824.h: 6888: extern volatile __bit RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic16lf1824.h: 6890: extern volatile __bit RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic16lf1824.h: 6892: extern volatile __bit RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic16lf1824.h: 6894: extern volatile __bit RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic16lf1824.h: 6896: extern volatile __bit RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic16lf1824.h: 6898: extern volatile __bit RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic16lf1824.h: 6900: extern volatile __bit RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic16lf1824.h: 6902: extern volatile __bit RCEN @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic16lf1824.h: 6904: extern volatile __bit RCIDL @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic16lf1824.h: 6906: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic16lf1824.h: 6908: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic16lf1824.h: 6910: extern volatile __bit RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic16lf1824.h: 6912: extern volatile __bit RSEN @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic16lf1824.h: 6914: extern volatile __bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic16lf1824.h: 6916: extern volatile __bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic16lf1824.h: 6918: extern volatile __bit RXDTSEL @ (((unsigned) &APFCON0)*8) + 7;
[; ;pic16lf1824.h: 6920: extern volatile __bit R_nW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic16lf1824.h: 6922: extern volatile __bit SBCDE @ (((unsigned) &SSP1CON3)*8) + 2;
[; ;pic16lf1824.h: 6924: extern volatile __bit SBOREN @ (((unsigned) &BORCON)*8) + 7;
[; ;pic16lf1824.h: 6926: extern volatile __bit SCIE @ (((unsigned) &SSP1CON3)*8) + 5;
[; ;pic16lf1824.h: 6928: extern volatile __bit SCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic16lf1824.h: 6930: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic16lf1824.h: 6932: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic16lf1824.h: 6934: extern volatile __bit SDAHT @ (((unsigned) &SSP1CON3)*8) + 3;
[; ;pic16lf1824.h: 6936: extern volatile __bit SDO1SEL @ (((unsigned) &APFCON0)*8) + 6;
[; ;pic16lf1824.h: 6938: extern volatile __bit SDOSEL @ (((unsigned) &APFCON0)*8) + 6;
[; ;pic16lf1824.h: 6940: extern volatile __bit SEN @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic16lf1824.h: 6942: extern volatile __bit SENDB @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic16lf1824.h: 6944: extern volatile __bit SMP @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic16lf1824.h: 6946: extern volatile __bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic16lf1824.h: 6948: extern volatile __bit SPLLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic16lf1824.h: 6950: extern volatile __bit SRCLK0 @ (((unsigned) &SRCON0)*8) + 4;
[; ;pic16lf1824.h: 6952: extern volatile __bit SRCLK1 @ (((unsigned) &SRCON0)*8) + 5;
[; ;pic16lf1824.h: 6954: extern volatile __bit SRCLK2 @ (((unsigned) &SRCON0)*8) + 6;
[; ;pic16lf1824.h: 6956: extern volatile __bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic16lf1824.h: 6958: extern volatile __bit SRLEN @ (((unsigned) &SRCON0)*8) + 7;
[; ;pic16lf1824.h: 6960: extern volatile __bit SRNQEN @ (((unsigned) &SRCON0)*8) + 2;
[; ;pic16lf1824.h: 6962: extern volatile __bit SRPR @ (((unsigned) &SRCON0)*8) + 0;
[; ;pic16lf1824.h: 6964: extern volatile __bit SRPS @ (((unsigned) &SRCON0)*8) + 1;
[; ;pic16lf1824.h: 6966: extern volatile __bit SRQEN @ (((unsigned) &SRCON0)*8) + 3;
[; ;pic16lf1824.h: 6968: extern volatile __bit SRRC1E @ (((unsigned) &SRCON1)*8) + 0;
[; ;pic16lf1824.h: 6970: extern volatile __bit SRRC2E @ (((unsigned) &SRCON1)*8) + 1;
[; ;pic16lf1824.h: 6972: extern volatile __bit SRRCKE @ (((unsigned) &SRCON1)*8) + 2;
[; ;pic16lf1824.h: 6974: extern volatile __bit SRRPE @ (((unsigned) &SRCON1)*8) + 3;
[; ;pic16lf1824.h: 6976: extern volatile __bit SRSC1E @ (((unsigned) &SRCON1)*8) + 4;
[; ;pic16lf1824.h: 6978: extern volatile __bit SRSC2E @ (((unsigned) &SRCON1)*8) + 5;
[; ;pic16lf1824.h: 6980: extern volatile __bit SRSCKE @ (((unsigned) &SRCON1)*8) + 6;
[; ;pic16lf1824.h: 6982: extern volatile __bit SRSPE @ (((unsigned) &SRCON1)*8) + 7;
[; ;pic16lf1824.h: 6984: extern volatile __bit SS1SEL @ (((unsigned) &APFCON0)*8) + 5;
[; ;pic16lf1824.h: 6986: extern volatile __bit SSP1IE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic16lf1824.h: 6988: extern volatile __bit SSP1IF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic16lf1824.h: 6990: extern volatile __bit SSPEN @ (((unsigned) &SSP1CON)*8) + 5;
[; ;pic16lf1824.h: 6992: extern volatile __bit SSPM0 @ (((unsigned) &SSP1CON)*8) + 0;
[; ;pic16lf1824.h: 6994: extern volatile __bit SSPM1 @ (((unsigned) &SSP1CON)*8) + 1;
[; ;pic16lf1824.h: 6996: extern volatile __bit SSPM2 @ (((unsigned) &SSP1CON)*8) + 2;
[; ;pic16lf1824.h: 6998: extern volatile __bit SSPM3 @ (((unsigned) &SSP1CON)*8) + 3;
[; ;pic16lf1824.h: 7000: extern volatile __bit SSPOV @ (((unsigned) &SSP1CON)*8) + 6;
[; ;pic16lf1824.h: 7002: extern volatile __bit SSSEL @ (((unsigned) &APFCON0)*8) + 5;
[; ;pic16lf1824.h: 7004: extern volatile __bit STKOVF @ (((unsigned) &PCON)*8) + 7;
[; ;pic16lf1824.h: 7006: extern volatile __bit STKUNF @ (((unsigned) &PCON)*8) + 6;
[; ;pic16lf1824.h: 7008: extern volatile __bit STR1A @ (((unsigned) &PSTR1CON)*8) + 0;
[; ;pic16lf1824.h: 7010: extern volatile __bit STR1B @ (((unsigned) &PSTR1CON)*8) + 1;
[; ;pic16lf1824.h: 7012: extern volatile __bit STR1C @ (((unsigned) &PSTR1CON)*8) + 2;
[; ;pic16lf1824.h: 7014: extern volatile __bit STR1D @ (((unsigned) &PSTR1CON)*8) + 3;
[; ;pic16lf1824.h: 7016: extern volatile __bit STR1SYNC @ (((unsigned) &PSTR1CON)*8) + 4;
[; ;pic16lf1824.h: 7018: extern volatile __bit STR2A @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic16lf1824.h: 7020: extern volatile __bit STR2B @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic16lf1824.h: 7022: extern volatile __bit STR2C @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic16lf1824.h: 7024: extern volatile __bit STR2D @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic16lf1824.h: 7026: extern volatile __bit STR2SYNC @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic16lf1824.h: 7028: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic16lf1824.h: 7030: extern volatile __bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic16lf1824.h: 7032: extern volatile __bit T0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16lf1824.h: 7034: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16lf1824.h: 7036: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16lf1824.h: 7038: extern volatile __bit T0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16lf1824.h: 7040: extern volatile __bit T0XCS @ (((unsigned) &CPSCON0)*8) + 0;
[; ;pic16lf1824.h: 7042: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic16lf1824.h: 7044: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic16lf1824.h: 7046: extern volatile __bit T1GGO @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic16lf1824.h: 7048: extern volatile __bit T1GGO_nDONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic16lf1824.h: 7050: extern volatile __bit T1GPOL @ (((unsigned) &T1GCON)*8) + 6;
[; ;pic16lf1824.h: 7052: extern volatile __bit T1GSEL @ (((unsigned) &APFCON0)*8) + 3;
[; ;pic16lf1824.h: 7054: extern volatile __bit T1GSPM @ (((unsigned) &T1GCON)*8) + 4;
[; ;pic16lf1824.h: 7056: extern volatile __bit T1GSS0 @ (((unsigned) &T1GCON)*8) + 0;
[; ;pic16lf1824.h: 7058: extern volatile __bit T1GSS1 @ (((unsigned) &T1GCON)*8) + 1;
[; ;pic16lf1824.h: 7060: extern volatile __bit T1GTM @ (((unsigned) &T1GCON)*8) + 5;
[; ;pic16lf1824.h: 7062: extern volatile __bit T1GVAL @ (((unsigned) &T1GCON)*8) + 2;
[; ;pic16lf1824.h: 7064: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic16lf1824.h: 7066: extern volatile __bit T1OSCR @ (((unsigned) &OSCSTAT)*8) + 7;
[; ;pic16lf1824.h: 7068: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic16lf1824.h: 7070: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic16lf1824.h: 7072: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic16lf1824.h: 7074: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic16lf1824.h: 7076: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic16lf1824.h: 7078: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic16lf1824.h: 7080: extern volatile __bit T4CKPS0 @ (((unsigned) &T4CON)*8) + 0;
[; ;pic16lf1824.h: 7082: extern volatile __bit T4CKPS1 @ (((unsigned) &T4CON)*8) + 1;
[; ;pic16lf1824.h: 7084: extern volatile __bit T4OUTPS0 @ (((unsigned) &T4CON)*8) + 3;
[; ;pic16lf1824.h: 7086: extern volatile __bit T4OUTPS1 @ (((unsigned) &T4CON)*8) + 4;
[; ;pic16lf1824.h: 7088: extern volatile __bit T4OUTPS2 @ (((unsigned) &T4CON)*8) + 5;
[; ;pic16lf1824.h: 7090: extern volatile __bit T4OUTPS3 @ (((unsigned) &T4CON)*8) + 6;
[; ;pic16lf1824.h: 7092: extern volatile __bit T6CKPS0 @ (((unsigned) &T6CON)*8) + 0;
[; ;pic16lf1824.h: 7094: extern volatile __bit T6CKPS1 @ (((unsigned) &T6CON)*8) + 1;
[; ;pic16lf1824.h: 7096: extern volatile __bit T6OUTPS0 @ (((unsigned) &T6CON)*8) + 3;
[; ;pic16lf1824.h: 7098: extern volatile __bit T6OUTPS1 @ (((unsigned) &T6CON)*8) + 4;
[; ;pic16lf1824.h: 7100: extern volatile __bit T6OUTPS2 @ (((unsigned) &T6CON)*8) + 5;
[; ;pic16lf1824.h: 7102: extern volatile __bit T6OUTPS3 @ (((unsigned) &T6CON)*8) + 6;
[; ;pic16lf1824.h: 7104: extern volatile __bit TMR0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16lf1824.h: 7106: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16lf1824.h: 7108: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16lf1824.h: 7110: extern volatile __bit TMR0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16lf1824.h: 7112: extern volatile __bit TMR1CS0 @ (((unsigned) &T1CON)*8) + 6;
[; ;pic16lf1824.h: 7114: extern volatile __bit TMR1CS1 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic16lf1824.h: 7116: extern volatile __bit TMR1GE @ (((unsigned) &T1GCON)*8) + 7;
[; ;pic16lf1824.h: 7118: extern volatile __bit TMR1GIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic16lf1824.h: 7120: extern volatile __bit TMR1GIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic16lf1824.h: 7122: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic16lf1824.h: 7124: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic16lf1824.h: 7126: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic16lf1824.h: 7128: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic16lf1824.h: 7130: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic16lf1824.h: 7132: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic16lf1824.h: 7134: extern volatile __bit TMR4IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic16lf1824.h: 7136: extern volatile __bit TMR4IF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic16lf1824.h: 7138: extern volatile __bit TMR4ON @ (((unsigned) &T4CON)*8) + 2;
[; ;pic16lf1824.h: 7140: extern volatile __bit TMR6IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic16lf1824.h: 7142: extern volatile __bit TMR6IF @ (((unsigned) &PIR3)*8) + 3;
[; ;pic16lf1824.h: 7144: extern volatile __bit TMR6ON @ (((unsigned) &T6CON)*8) + 2;
[; ;pic16lf1824.h: 7146: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic16lf1824.h: 7148: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic16lf1824.h: 7150: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic16lf1824.h: 7152: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic16lf1824.h: 7154: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic16lf1824.h: 7156: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic16lf1824.h: 7158: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic16lf1824.h: 7160: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic16lf1824.h: 7162: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic16lf1824.h: 7164: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic16lf1824.h: 7166: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic16lf1824.h: 7168: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic16lf1824.h: 7170: extern volatile __bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic16lf1824.h: 7172: extern volatile __bit TSEN @ (((unsigned) &FVRCON)*8) + 5;
[; ;pic16lf1824.h: 7174: extern volatile __bit TSRNG @ (((unsigned) &FVRCON)*8) + 4;
[; ;pic16lf1824.h: 7176: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic16lf1824.h: 7178: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic16lf1824.h: 7180: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic16lf1824.h: 7182: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic16lf1824.h: 7184: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic16lf1824.h: 7186: extern volatile __bit TUN5 @ (((unsigned) &OSCTUNE)*8) + 5;
[; ;pic16lf1824.h: 7188: extern volatile __bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic16lf1824.h: 7190: extern volatile __bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic16lf1824.h: 7192: extern volatile __bit TXCKSEL @ (((unsigned) &APFCON0)*8) + 2;
[; ;pic16lf1824.h: 7194: extern volatile __bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic16lf1824.h: 7196: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic16lf1824.h: 7198: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic16lf1824.h: 7200: extern volatile __bit UA @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic16lf1824.h: 7202: extern volatile __bit WCOL @ (((unsigned) &SSP1CON)*8) + 7;
[; ;pic16lf1824.h: 7204: extern volatile __bit WDTPS0 @ (((unsigned) &WDTCON)*8) + 1;
[; ;pic16lf1824.h: 7206: extern volatile __bit WDTPS1 @ (((unsigned) &WDTCON)*8) + 2;
[; ;pic16lf1824.h: 7208: extern volatile __bit WDTPS2 @ (((unsigned) &WDTCON)*8) + 3;
[; ;pic16lf1824.h: 7210: extern volatile __bit WDTPS3 @ (((unsigned) &WDTCON)*8) + 4;
[; ;pic16lf1824.h: 7212: extern volatile __bit WDTPS4 @ (((unsigned) &WDTCON)*8) + 5;
[; ;pic16lf1824.h: 7214: extern volatile __bit WPUA0 @ (((unsigned) &WPUA)*8) + 0;
[; ;pic16lf1824.h: 7216: extern volatile __bit WPUA1 @ (((unsigned) &WPUA)*8) + 1;
[; ;pic16lf1824.h: 7218: extern volatile __bit WPUA2 @ (((unsigned) &WPUA)*8) + 2;
[; ;pic16lf1824.h: 7220: extern volatile __bit WPUA3 @ (((unsigned) &WPUA)*8) + 3;
[; ;pic16lf1824.h: 7222: extern volatile __bit WPUA4 @ (((unsigned) &WPUA)*8) + 4;
[; ;pic16lf1824.h: 7224: extern volatile __bit WPUA5 @ (((unsigned) &WPUA)*8) + 5;
[; ;pic16lf1824.h: 7226: extern volatile __bit WPUC0 @ (((unsigned) &WPUC)*8) + 0;
[; ;pic16lf1824.h: 7228: extern volatile __bit WPUC1 @ (((unsigned) &WPUC)*8) + 1;
[; ;pic16lf1824.h: 7230: extern volatile __bit WPUC2 @ (((unsigned) &WPUC)*8) + 2;
[; ;pic16lf1824.h: 7232: extern volatile __bit WPUC3 @ (((unsigned) &WPUC)*8) + 3;
[; ;pic16lf1824.h: 7234: extern volatile __bit WPUC4 @ (((unsigned) &WPUC)*8) + 4;
[; ;pic16lf1824.h: 7236: extern volatile __bit WPUC5 @ (((unsigned) &WPUC)*8) + 5;
[; ;pic16lf1824.h: 7238: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic16lf1824.h: 7240: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic16lf1824.h: 7242: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic16lf1824.h: 7244: extern volatile __bit WUE @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic16lf1824.h: 7246: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic16lf1824.h: 7248: extern volatile __bit Z_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 2;
[; ;pic16lf1824.h: 7250: extern volatile __bit nBOR @ (((unsigned) &PCON)*8) + 0;
[; ;pic16lf1824.h: 7252: extern volatile __bit nPD @ (((unsigned) &STATUS)*8) + 3;
[; ;pic16lf1824.h: 7254: extern volatile __bit nPOR @ (((unsigned) &PCON)*8) + 1;
[; ;pic16lf1824.h: 7256: extern volatile __bit nRI @ (((unsigned) &PCON)*8) + 2;
[; ;pic16lf1824.h: 7258: extern volatile __bit nRMCLR @ (((unsigned) &PCON)*8) + 3;
[; ;pic16lf1824.h: 7260: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic16lf1824.h: 7262: extern volatile __bit nTO @ (((unsigned) &STATUS)*8) + 4;
[; ;pic16lf1824.h: 7264: extern volatile __bit nWPUEN @ (((unsigned) &OPTION_REG)*8) + 7;
[; ;pic.h: 28: extern void __nop(void);
[; ;pic.h: 77: extern unsigned int flash_read(unsigned short addr);
[; ;eeprom_routines.h: 114: extern void eeprom_write(unsigned char addr, unsigned char value);
[; ;eeprom_routines.h: 115: extern unsigned char eeprom_read(unsigned char addr);
[; ;eeprom_routines.h: 116: extern void eecpymem(volatile unsigned char *to, __eeprom unsigned char *from, unsigned char size);
[; ;eeprom_routines.h: 117: extern void memcpyee(__eeprom unsigned char *to, const unsigned char *from, unsigned char size);
[; ;pic.h: 152: extern __nonreentrant void _delay(unsigned long);
[; ;pic.h: 154: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic.h: 157: extern __nonreentrant void _delay3(unsigned char);
[; ;pic.h: 192: extern unsigned char __resetbits;
[; ;pic.h: 193: extern __bit __powerdown;
[; ;pic.h: 194: extern __bit __timeout;
[; ;Ask.h: 22: struct state
[; ;Ask.h: 23: {
[; ;Ask.h: 24: unsigned char mode;
[; ;Ask.h: 25: unsigned char dev;
[; ;Ask.h: 26: unsigned char level;
[; ;Ask.h: 27: unsigned char bat_state;
[; ;Ask.h: 28: };
[; ;Ask.h: 35: void Ask_process();
[; ;Ask.h: 36: void Recieve();
[; ;Ask.h: 37: void RecieveError();
[; ;Ask.h: 38: void ProcessRecv();
[; ;Ask.h: 39: void Learn_Sender();
[; ;Ask.h: 40: void ReadSelfAddr();
[; ;Ask.h: 41: void Dele_Sender();
[; ;Ask.h: 42: void ProcessOut();
"41 GlobalVariable.h
[v _led_data `uc ~T0 @X0 -> 70 `i e ]
[; ;GlobalVariable.h: 41: unsigned char led_data[70];
"42
[v _brt_patt `uc ~T0 @X0 -> 20 `i e ]
[; ;GlobalVariable.h: 42: unsigned char brt_patt[20];
"43
[v _Timer4Count `ul ~T0 @X0 1 e ]
[i _Timer4Count
-> -> -> 0 `i `l `ul
]
[; ;GlobalVariable.h: 43: unsigned long Timer4Count = 0;
"44
[v _timer_4_count `uc ~T0 @X0 1 e ]
[i _timer_4_count
-> -> 0 `i `uc
]
[; ;GlobalVariable.h: 44: unsigned char timer_4_count = 0;
"45
[v _timer_4_countover `uc ~T0 @X0 1 e ]
[i _timer_4_countover
-> -> 0 `i `uc
]
[; ;GlobalVariable.h: 45: unsigned char timer_4_countover = 0;
"46
[v _Cnten_flag `uc ~T0 @X0 1 e ]
[; ;GlobalVariable.h: 46: unsigned char Cnten_flag;
"47
[v _act_period_cnt `ui ~T0 @X0 1 e ]
[; ;GlobalVariable.h: 47: unsigned int act_period_cnt;
"49
[v _NewCmdF `uc ~T0 @X0 1 e ]
[v _AAcnt `uc ~T0 @X0 1 e ]
[v _NewF `uc ~T0 @X0 1 e ]
[v _CmdValue `uc ~T0 @X0 1 e ]
[; ;GlobalVariable.h: 49: unsigned char NewCmdF, AAcnt,NewF,CmdValue;
"50
[v _FlowStateF `uc ~T0 @X0 1 e ]
[; ;GlobalVariable.h: 50: unsigned char FlowStateF;
"52
[v _Time40S_Complete `uc ~T0 @X0 1 e ]
[; ;GlobalVariable.h: 52: unsigned char Time40S_Complete;
"54
[v _NewKey `uc ~T0 @X0 1 e ]
[; ;GlobalVariable.h: 54: unsigned char NewKey;
[; ;GlobalVariable.h: 55: enum tKeyCodes
[; ;GlobalVariable.h: 56: {
[; ;GlobalVariable.h: 57: KeyPower,
[; ;GlobalVariable.h: 58: KeyLeft,
[; ;GlobalVariable.h: 59: KeyRight,
[; ;GlobalVariable.h: 60: KeyBrakeHold,
[; ;GlobalVariable.h: 61: KeyBrakeRelease,
[; ;GlobalVariable.h: 62: KeyHazard,
[; ;GlobalVariable.h: 63: Key_none = 0xFF
[; ;GlobalVariable.h: 64: };
"65
[v _Button `E2766 ~T0 @X0 1 e ]
[v _OldButton `E2766 ~T0 @X0 1 e ]
[; ;GlobalVariable.h: 65: enum tKeyCodes Button,OldButton;
[; ;GlobalVariable.h: 67: enum BikeState
[; ;GlobalVariable.h: 68: {
[; ;GlobalVariable.h: 69: stPowerOff = 0,
[; ;GlobalVariable.h: 70: stStandBy = 1,
[; ;GlobalVariable.h: 71: stStandBy_Left = 2,
[; ;GlobalVariable.h: 72: stStandBy_Right = 3,
[; ;GlobalVariable.h: 73: stLeft_BrakeHold = 4,
[; ;GlobalVariable.h: 74: stLeft_BrakeReleased = 5,
[; ;GlobalVariable.h: 75: stRight_BrakeHold = 6,
[; ;GlobalVariable.h: 76: stRight_BrakeReleased = 7,
[; ;GlobalVariable.h: 77: stStandBy_BrakeHold = 8,
[; ;GlobalVariable.h: 78: stStandBy_Hazard = 9,
[; ;GlobalVariable.h: 79: stHazard_BrakeHold = 10,
[; ;GlobalVariable.h: 80: stHazard_BrakeReleased = 11,
[; ;GlobalVariable.h: 81: stNone = 12
[; ;GlobalVariable.h: 82: };
"83
[v _NowState `E2776 ~T0 @X0 1 e ]
[v _OldState `E2776 ~T0 @X0 1 e ]
[; ;GlobalVariable.h: 83: enum BikeState NowState, OldState;
[; ;GlobalVariable.h: 85: void output_spi(unsigned char vl);
[; ;GlobalVariable.h: 86: void make_flow_patt(signed char endn);
[; ;GlobalVariable.h: 87: void make_fix_patt(char fbrt);
[; ;GlobalVariable.h: 88: void make_data(unsigned char brt,unsigned char rcl,unsigned char gcl, unsigned char bcl);
[; ;GlobalVariable.h: 89: void led_display(void);
[; ;GlobalVariable.h: 90: void UART_WRCH(char TxCh);
[; ;GlobalVariable.h: 91: void UART_WRSTR(unsigned char cmd);
[; ;GlobalVariable.h: 99: unsigned char DispFlowLight(unsigned char colrR, unsigned char colrG, unsigned char colrB);
[; ;GlobalVariable.h: 102: unsigned char Wait_BrakeRightFor40s(void);
[; ;GlobalVariable.h: 103: unsigned char Wait_RightFor40s(void);
[; ;GlobalVariable.h: 105: void DispRainBowLight(void);
[; ;GlobalVariable.h: 106: void DispSingleLED_On(void);
[; ;GlobalVariable.h: 108: void DispStandByLight(void);
[; ;GlobalVariable.h: 109: void DispLEDFix_LightRed(void);
[; ;GlobalVariable.h: 110: void DispLEDFix_LightGreen(void);
[; ;GlobalVariable.h: 111: void DispLEDFix_LightBlue(void);
[; ;GlobalVariable.h: 113: void DispHazardLight(void);
[; ;GlobalVariable.h: 115: unsigned char Rx_RightLED_StateNoti(void);
[; ;GlobalVariable.h: 117: void delay_ms(unsigned int mscnt);
[; ;GlobalVariable.h: 118: void delay_uart(void);
[; ;GlobalVariable.h: 120: unsigned char Scan_Button(void);
"7 main.c
[v _delay_ms `(v ~T0 @X0 1 ef1`ui ]
"8
{
[; ;main.c: 7: void delay_ms(unsigned int mscnt)
[; ;main.c: 8: {
[e :U _delay_ms ]
"7
[v _mscnt `ui ~T0 @X0 1 r1 ]
"8
[f ]
"9
[v _i `ui ~T0 @X0 1 a ]
"10
[v _j `ui ~T0 @X0 1 a ]
[; ;main.c: 9: unsigned int i;
[; ;main.c: 10: unsigned int j;
[; ;main.c: 11: for (i=0;i<mscnt;i++)
"11
{
[e = _i -> -> 0 `i `ui ]
[e $U 341  ]
"12
[e :U 338 ]
[; ;main.c: 12: for(j=0;j<170;j++)
{
[e = _j -> -> 0 `i `ui ]
[e $ < _j -> -> 170 `i `ui 342  ]
[e $U 343  ]
"13
[e :U 342 ]
[; ;main.c: 13: {
{
"14
}
"12
[e ++ _j -> -> 1 `i `ui ]
[e $ < _j -> -> 170 `i `ui 342  ]
[e :U 343 ]
"14
}
"11
[e ++ _i -> -> 1 `i `ui ]
[e :U 341 ]
[e $ < _i _mscnt 338  ]
[e :U 339 ]
"14
}
[; ;main.c: 14: };
[; ;main.c: 15: }
"15
[e :UE 337 ]
}
"17
[v _delay_uart `(v ~T0 @X0 1 ef ]
"18
{
[; ;main.c: 17: void delay_uart(void)
[; ;main.c: 18: {
[e :U _delay_uart ]
[f ]
"19
[v _i `ui ~T0 @X0 1 a ]
"20
[v _j `ui ~T0 @X0 1 a ]
[; ;main.c: 19: unsigned int i;
[; ;main.c: 20: unsigned int j;
[; ;main.c: 21: for(j=0;j<125;j++)
"21
{
[e = _j -> -> 0 `i `ui ]
[e $ < _j -> -> 125 `i `ui 346  ]
[e $U 347  ]
"22
[e :U 346 ]
[; ;main.c: 22: {
{
"23
}
"21
[e ++ _j -> -> 1 `i `ui ]
[e $ < _j -> -> 125 `i `ui 346  ]
[e :U 347 ]
"23
}
[; ;main.c: 23: };
[; ;main.c: 24: }
"24
[e :UE 345 ]
}
"26
[v _InitSystemClock `(v ~T0 @X0 1 ef ]
"27
{
[; ;main.c: 26: void InitSystemClock(void)
[; ;main.c: 27: {
[e :U _InitSystemClock ]
[f ]
[; ;main.c: 28: OSCCONbits.SCS = 0b00;
"28
[e = . . _OSCCONbits 1 0 -> -> 0 `i `uc ]
[; ;main.c: 29: OSCCONbits.SPLLEN = 0;
"29
[e = . . _OSCCONbits 0 7 -> -> 0 `i `uc ]
[; ;main.c: 30: OSCCONbits.IRCF = 0b1110;
"30
[e = . . _OSCCONbits 1 2 -> -> 14 `i `uc ]
[; ;main.c: 32: while(HFIOFR==0);
"32
[e $U 350  ]
[e :U 351 ]
[e :U 350 ]
[e $ == -> _HFIOFR `i -> 0 `i 351  ]
[e :U 352 ]
[; ;main.c: 33: }
"33
[e :UE 349 ]
}
"35
[v _InitGPIOS `(v ~T0 @X0 1 ef ]
"36
{
[; ;main.c: 35: void InitGPIOS(void)
[; ;main.c: 36: {
[e :U _InitGPIOS ]
[f ]
[; ;main.c: 37: LATA = 0x00;
"37
[e = _LATA -> -> 0 `i `uc ]
[; ;main.c: 38: LATC = 0x00;
"38
[e = _LATC -> -> 0 `i `uc ]
[; ;main.c: 39: TRISA = 0b11101111;
"39
[e = _TRISA -> -> 239 `i `uc ]
[; ;main.c: 45: TRISC = 0b11101100;
"45
[e = _TRISC -> -> 236 `i `uc ]
[; ;main.c: 46: APFCON0bits.RXDTSEL = 0;
"46
[e = . . _APFCON0bits 0 6 -> -> 0 `i `uc ]
[; ;main.c: 47: TXSTAbits.SYNC = 0;
"47
[e = . . _TXSTAbits 0 4 -> -> 0 `i `uc ]
[; ;main.c: 48: TXSTAbits.BRGH = 0;
"48
[e = . . _TXSTAbits 0 2 -> -> 0 `i `uc ]
[; ;main.c: 49: RCSTAbits.SPEN = 1;
"49
[e = . . _RCSTAbits 0 7 -> -> 1 `i `uc ]
[; ;main.c: 50: BAUDCONbits.BRG16 = 0;
"50
[e = . . _BAUDCONbits 0 3 -> -> 0 `i `uc ]
[; ;main.c: 51: SPBRGL = 103;
"51
[e = _SPBRGL -> -> 103 `i `uc ]
[; ;main.c: 52: SPBRGH = 0;
"52
[e = _SPBRGH -> -> 0 `i `uc ]
[; ;main.c: 53: RCSTAbits.CREN = 1;
"53
[e = . . _RCSTAbits 0 4 -> -> 1 `i `uc ]
[; ;main.c: 55: OPTION_REGbits.nWPUEN = 0;
"55
[e = . . _OPTION_REGbits 0 7 -> -> 0 `i `uc ]
[; ;main.c: 56: ANSELA = 0x00;
"56
[e = _ANSELA -> -> 0 `i `uc ]
[; ;main.c: 57: ANSELC = 0x00;
"57
[e = _ANSELC -> -> 0 `i `uc ]
[; ;main.c: 58: LATAbits.LATA0 = 1;
"58
[e = . . _LATAbits 0 0 -> -> 1 `i `uc ]
[; ;main.c: 59: LATAbits.LATA1 = 1;
"59
[e = . . _LATAbits 0 1 -> -> 1 `i `uc ]
[; ;main.c: 60: LATCbits.LATC3 = 1;
"60
[e = . . _LATCbits 0 3 -> -> 1 `i `uc ]
[; ;main.c: 61: LATCbits.LATC4 = 1;
"61
[e = . . _LATCbits 0 4 -> -> 1 `i `uc ]
[; ;main.c: 62: }
"62
[e :UE 353 ]
}
"64
[v _led_init `(v ~T0 @X0 1 ef ]
"65
{
[; ;main.c: 64: void led_init(void)
[; ;main.c: 65: {
[e :U _led_init ]
[f ]
[; ;main.c: 66: make_flow_patt(1);
"66
[e ( _make_flow_patt (1 -> -> 1 `i `c ]
[; ;main.c: 67: make_data(0,0,0,0);
"67
[e ( _make_data (4 , , , -> -> 0 `i `uc -> -> 0 `i `uc -> -> 0 `i `uc -> -> 0 `i `uc ]
[; ;main.c: 68: led_display();
"68
[e ( _led_display ..  ]
[; ;main.c: 69: }
"69
[e :UE 354 ]
}
[v F2853 `(v ~T0 @X0 1 tf ]
"71
[v _High_isr `IF2853 ~T0 @X0 1 e ]
"72
{
[; ;main.c: 71: void interrupt High_isr(void)
[; ;main.c: 72: {
[e :U _High_isr ]
[f ]
"73
[v _RXCheck `uc ~T0 @X0 1 a ]
[; ;main.c: 73: unsigned char RXCheck;
[; ;main.c: 75: if (RCIF & RCIE)
"75
[e $ ! & _RCIF _RCIE 356  ]
[; ;main.c: 76: {
"76
{
[; ;main.c: 77: RCIE = 0;
"77
[e = _RCIE -> -> 0 `i `b ]
[; ;main.c: 78: RCIF = 0;
"78
[e = _RCIF -> -> 0 `i `b ]
[; ;main.c: 79: RXCheck = RCREG;
"79
[e = _RXCheck _RCREG ]
[; ;main.c: 80: if(OERR){OERR = 0;CREN=0;CREN=1;}
"80
[e $ ! _OERR 357  ]
{
[e = _OERR -> -> 0 `i `b ]
[e = _CREN -> -> 0 `i `b ]
[e = _CREN -> -> 1 `i `b ]
}
[e :U 357 ]
[; ;main.c: 82: if(NewF==0)
"82
[e $ ! == -> _NewF `i -> 0 `i 358  ]
[; ;main.c: 83: {
"83
{
[; ;main.c: 84: if(RXCheck == 0xAA)
"84
[e $ ! == -> _RXCheck `i -> 170 `i 359  ]
[; ;main.c: 85: AAcnt++;
"85
[e ++ _AAcnt -> -> 1 `i `uc ]
[e $U 360  ]
"86
[e :U 359 ]
[; ;main.c: 86: else
[; ;main.c: 87: {
"87
{
[; ;main.c: 88: if((RXCheck == 0xA5)&(AAcnt>3))
"88
[e $ ! & == -> _RXCheck `i -> 165 `i > -> _AAcnt `i -> 3 `i 361  ]
[; ;main.c: 89: NewF = 1;
"89
[e = _NewF -> -> 1 `i `uc ]
[e :U 361 ]
[; ;main.c: 90: AAcnt = 0;
"90
[e = _AAcnt -> -> 0 `i `uc ]
"91
}
[e :U 360 ]
"92
}
[; ;main.c: 91: }
[; ;main.c: 92: }
[e $U 362  ]
"93
[e :U 358 ]
[; ;main.c: 93: else
[; ;main.c: 94: {
"94
{
[; ;main.c: 95: if((RXCheck>0x4F)&(RXCheck<0x5D))
"95
[e $ ! & > -> _RXCheck `i -> 79 `i < -> _RXCheck `i -> 93 `i 363  ]
[; ;main.c: 96: {
"96
{
[; ;main.c: 97: CmdValue = RXCheck-0x50;
"97
[e = _CmdValue -> - -> _RXCheck `i -> 80 `i `uc ]
[; ;main.c: 98: NewCmdF = 1;
"98
[e = _NewCmdF -> -> 1 `i `uc ]
"99
}
[e :U 363 ]
[; ;main.c: 99: }
[; ;main.c: 100: NewF = 0;
"100
[e = _NewF -> -> 0 `i `uc ]
"101
}
[e :U 362 ]
[; ;main.c: 101: }
[; ;main.c: 102: RCIE = 1;
"102
[e = _RCIE -> -> 1 `i `b ]
"103
}
[e :U 356 ]
[; ;main.c: 103: }
[; ;main.c: 104: }
"104
[e :UE 355 ]
}
"106
[v _APA102Leds_Splash `(v ~T0 @X0 1 ef ]
"107
{
[; ;main.c: 106: void APA102Leds_Splash(void)
[; ;main.c: 107: {
[e :U _APA102Leds_Splash ]
[f ]
[; ;main.c: 108: if(OldState != NowState)
"108
[e $ ! != -> _OldState `i -> _NowState `i 365  ]
[; ;main.c: 109: switch(NowState)
"109
[e $U 367  ]
[; ;main.c: 110: {
"110
{
[; ;main.c: 111: case stPowerOff:led_init();delay_ms(500); break;
"111
[e :U 368 ]
[e ( _led_init ..  ]
[e ( _delay_ms (1 -> -> 500 `i `ui ]
[e $U 366  ]
[; ;main.c: 112: case stStandBy:DispStandByLight(); break;
"112
[e :U 369 ]
[e ( _DispStandByLight ..  ]
[e $U 366  ]
[; ;main.c: 127: case stStandBy_Left:DispStandByLight();break;
"127
[e :U 370 ]
[e ( _DispStandByLight ..  ]
[e $U 366  ]
[; ;main.c: 128: case stStandBy_Right:DispFlowLight(200,200,0);break;
"128
[e :U 371 ]
[e ( _DispFlowLight (3 , , -> -> 200 `i `uc -> -> 200 `i `uc -> -> 0 `i `uc ]
[e $U 366  ]
[; ;main.c: 129: case stLeft_BrakeHold:DispLEDFix_LightRed();break;
"129
[e :U 372 ]
[e ( _DispLEDFix_LightRed ..  ]
[e $U 366  ]
[; ;main.c: 130: case stLeft_BrakeReleased:DispStandByLight();break;
"130
[e :U 373 ]
[e ( _DispStandByLight ..  ]
[e $U 366  ]
[; ;main.c: 131: case stRight_BrakeHold:DispFlowLight(200,0,0);break;
"131
[e :U 374 ]
[e ( _DispFlowLight (3 , , -> -> 200 `i `uc -> -> 0 `i `uc -> -> 0 `i `uc ]
[e $U 366  ]
[; ;main.c: 132: case stRight_BrakeReleased:DispFlowLight(200,200,0);break;
"132
[e :U 375 ]
[e ( _DispFlowLight (3 , , -> -> 200 `i `uc -> -> 200 `i `uc -> -> 0 `i `uc ]
[e $U 366  ]
[; ;main.c: 133: case stStandBy_BrakeHold:DispLEDFix_LightRed();break;
"133
[e :U 376 ]
[e ( _DispLEDFix_LightRed ..  ]
[e $U 366  ]
[; ;main.c: 134: case stStandBy_Hazard:DispFlowLight(200,200,0);break;
"134
[e :U 377 ]
[e ( _DispFlowLight (3 , , -> -> 200 `i `uc -> -> 200 `i `uc -> -> 0 `i `uc ]
[e $U 366  ]
[; ;main.c: 135: case stHazard_BrakeHold:DispFlowLight(200,0,0);break;
"135
[e :U 378 ]
[e ( _DispFlowLight (3 , , -> -> 200 `i `uc -> -> 0 `i `uc -> -> 0 `i `uc ]
[e $U 366  ]
[; ;main.c: 136: case stHazard_BrakeReleased:DispFlowLight(200,200,0);break;
"136
[e :U 379 ]
[e ( _DispFlowLight (3 , , -> -> 200 `i `uc -> -> 200 `i `uc -> -> 0 `i `uc ]
[e $U 366  ]
[; ;main.c: 138: default:break;
"138
[e :U 380 ]
[e $U 366  ]
"139
}
[; ;main.c: 139: }
[e $U 366  ]
"109
[e :U 367 ]
[e [\ _NowState , $ . `E2776 0 368
 , $ . `E2776 1 369
 , $ . `E2776 2 370
 , $ . `E2776 3 371
 , $ . `E2776 4 372
 , $ . `E2776 5 373
 , $ . `E2776 6 374
 , $ . `E2776 7 375
 , $ . `E2776 8 376
 , $ . `E2776 9 377
 , $ . `E2776 10 378
 , $ . `E2776 11 379
 380 ]
"139
[e :U 366 ]
[e :U 365 ]
[; ;main.c: 140: }
"140
[e :UE 364 ]
}
"142
[v _Bike_ButtonProcess `(uc ~T0 @X0 1 ef ]
"143
{
[; ;main.c: 142: unsigned char Bike_ButtonProcess(void)
[; ;main.c: 143: {
[e :U _Bike_ButtonProcess ]
[f ]
"144
[v _ProcessWindF `uc ~T0 @X0 1 a ]
[; ;main.c: 144: unsigned char ProcessWindF = 0;
[e = _ProcessWindF -> -> 0 `i `uc ]
"145
[v _RxLED_40sNoti `uc ~T0 @X0 1 a ]
[; ;main.c: 145: unsigned char RxLED_40sNoti = 0;
[e = _RxLED_40sNoti -> -> 0 `i `uc ]
[; ;main.c: 147: OldState = NowState;
"147
[e = _OldState _NowState ]
[; ;main.c: 149: switch(NowState)
"149
[e $U 383  ]
[; ;main.c: 150: {
"150
{
[; ;main.c: 151: case stPowerOff:
"151
[e :U 384 ]
[; ;main.c: 153: NowState = Rx_RightLED_StateNoti();
"153
[e = _NowState -> ( _Rx_RightLED_StateNoti ..  `E2776 ]
[; ;main.c: 154: if(OldState != NowState) ProcessWindF = 1;
"154
[e $ ! != -> _OldState `i -> _NowState `i 385  ]
[e = _ProcessWindF -> -> 1 `i `uc ]
[e :U 385 ]
[; ;main.c: 174: break;
"174
[e $U 382  ]
[; ;main.c: 176: case stStandBy:
"176
[e :U 386 ]
[; ;main.c: 178: NowState = Rx_RightLED_StateNoti();
"178
[e = _NowState -> ( _Rx_RightLED_StateNoti ..  `E2776 ]
[; ;main.c: 179: if(OldState != NowState) ProcessWindF = 1;
"179
[e $ ! != -> _OldState `i -> _NowState `i 387  ]
[e = _ProcessWindF -> -> 1 `i `uc ]
[e :U 387 ]
[; ;main.c: 226: if(NowState > stPowerOff)
"226
[e $ ! > -> _NowState `i -> . `E2776 0 `i 388  ]
[; ;main.c: 227: {
"227
{
[; ;main.c: 228: LATCbits.LATC5 = 1;
"228
[e = . . _LATCbits 0 5 -> -> 1 `i `uc ]
[; ;main.c: 229: delay_ms(100);
"229
[e ( _delay_ms (1 -> -> 100 `i `ui ]
"230
}
[e :U 388 ]
[; ;main.c: 230: }
[; ;main.c: 231: break;
"231
[e $U 382  ]
[; ;main.c: 233: case stStandBy_Left:
"233
[e :U 389 ]
[; ;main.c: 235: NowState = Rx_RightLED_StateNoti();
"235
[e = _NowState -> ( _Rx_RightLED_StateNoti ..  `E2776 ]
[; ;main.c: 236: if(OldState != NowState) ProcessWindF = 1;
"236
[e $ ! != -> _OldState `i -> _NowState `i 390  ]
[e = _ProcessWindF -> -> 1 `i `uc ]
[e :U 390 ]
[; ;main.c: 268: break;
"268
[e $U 382  ]
[; ;main.c: 270: case stStandBy_Right:
"270
[e :U 391 ]
[; ;main.c: 272: NowState = Rx_RightLED_StateNoti();
"272
[e = _NowState -> ( _Rx_RightLED_StateNoti ..  `E2776 ]
[; ;main.c: 273: if(OldState != NowState) ProcessWindF = 1;
"273
[e $ ! != -> _OldState `i -> _NowState `i 392  ]
[e = _ProcessWindF -> -> 1 `i `uc ]
[e :U 392 ]
[; ;main.c: 299: break;
"299
[e $U 382  ]
[; ;main.c: 301: case stLeft_BrakeHold:
"301
[e :U 393 ]
[; ;main.c: 303: NowState = Rx_RightLED_StateNoti();
"303
[e = _NowState -> ( _Rx_RightLED_StateNoti ..  `E2776 ]
[; ;main.c: 304: if(OldState != NowState) ProcessWindF = 1;
"304
[e $ ! != -> _OldState `i -> _NowState `i 394  ]
[e = _ProcessWindF -> -> 1 `i `uc ]
[e :U 394 ]
[; ;main.c: 314: break;
"314
[e $U 382  ]
[; ;main.c: 316: case stLeft_BrakeReleased:
"316
[e :U 395 ]
[; ;main.c: 318: NowState = Rx_RightLED_StateNoti();
"318
[e = _NowState -> ( _Rx_RightLED_StateNoti ..  `E2776 ]
[; ;main.c: 319: if(OldState != NowState) ProcessWindF = 1;
"319
[e $ ! != -> _OldState `i -> _NowState `i 396  ]
[e = _ProcessWindF -> -> 1 `i `uc ]
[e :U 396 ]
[; ;main.c: 343: break;
"343
[e $U 382  ]
[; ;main.c: 345: case stRight_BrakeHold:
"345
[e :U 397 ]
[; ;main.c: 347: NowState = Rx_RightLED_StateNoti();
"347
[e = _NowState -> ( _Rx_RightLED_StateNoti ..  `E2776 ]
[; ;main.c: 348: if(OldState != NowState) ProcessWindF = 1;
"348
[e $ ! != -> _OldState `i -> _NowState `i 398  ]
[e = _ProcessWindF -> -> 1 `i `uc ]
[e :U 398 ]
[; ;main.c: 358: break;
"358
[e $U 382  ]
[; ;main.c: 360: case stRight_BrakeReleased:
"360
[e :U 399 ]
[; ;main.c: 362: NowState = Rx_RightLED_StateNoti();
"362
[e = _NowState -> ( _Rx_RightLED_StateNoti ..  `E2776 ]
[; ;main.c: 363: if(OldState != NowState) ProcessWindF = 1;
"363
[e $ ! != -> _OldState `i -> _NowState `i 400  ]
[e = _ProcessWindF -> -> 1 `i `uc ]
[e :U 400 ]
[; ;main.c: 374: break;
"374
[e $U 382  ]
[; ;main.c: 376: case stStandBy_BrakeHold:
"376
[e :U 401 ]
[; ;main.c: 378: NowState = Rx_RightLED_StateNoti();
"378
[e = _NowState -> ( _Rx_RightLED_StateNoti ..  `E2776 ]
[; ;main.c: 379: if(OldState != NowState) ProcessWindF = 1;
"379
[e $ ! != -> _OldState `i -> _NowState `i 402  ]
[e = _ProcessWindF -> -> 1 `i `uc ]
[e :U 402 ]
[; ;main.c: 389: break;
"389
[e $U 382  ]
[; ;main.c: 391: case stStandBy_Hazard:
"391
[e :U 403 ]
[; ;main.c: 393: NowState = Rx_RightLED_StateNoti();
"393
[e = _NowState -> ( _Rx_RightLED_StateNoti ..  `E2776 ]
[; ;main.c: 394: if(OldState != NowState) ProcessWindF = 1;
"394
[e $ ! != -> _OldState `i -> _NowState `i 404  ]
[e = _ProcessWindF -> -> 1 `i `uc ]
[e :U 404 ]
[; ;main.c: 422: break;
"422
[e $U 382  ]
[; ;main.c: 424: case stHazard_BrakeHold:
"424
[e :U 405 ]
[; ;main.c: 426: NowState = Rx_RightLED_StateNoti();
"426
[e = _NowState -> ( _Rx_RightLED_StateNoti ..  `E2776 ]
[; ;main.c: 427: if(OldState != NowState) ProcessWindF = 1;
"427
[e $ ! != -> _OldState `i -> _NowState `i 406  ]
[e = _ProcessWindF -> -> 1 `i `uc ]
[e :U 406 ]
[; ;main.c: 437: break;
"437
[e $U 382  ]
[; ;main.c: 439: case stHazard_BrakeReleased:
"439
[e :U 407 ]
[; ;main.c: 441: NowState = Rx_RightLED_StateNoti();
"441
[e = _NowState -> ( _Rx_RightLED_StateNoti ..  `E2776 ]
[; ;main.c: 442: if(OldState != NowState) ProcessWindF = 1;
"442
[e $ ! != -> _OldState `i -> _NowState `i 408  ]
[e = _ProcessWindF -> -> 1 `i `uc ]
[e :U 408 ]
[; ;main.c: 466: break;
"466
[e $U 382  ]
[; ;main.c: 468: default:break;
"468
[e :U 409 ]
[e $U 382  ]
"470
}
[; ;main.c: 470: }
[e $U 382  ]
"149
[e :U 383 ]
[e [\ _NowState , $ . `E2776 0 384
 , $ . `E2776 1 386
 , $ . `E2776 2 389
 , $ . `E2776 3 391
 , $ . `E2776 4 393
 , $ . `E2776 5 395
 , $ . `E2776 6 397
 , $ . `E2776 7 399
 , $ . `E2776 8 401
 , $ . `E2776 9 403
 , $ . `E2776 10 405
 , $ . `E2776 11 407
 409 ]
"470
[e :U 382 ]
[; ;main.c: 472: Button = Key_none;
"472
[e = _Button . `E2766 6 ]
[; ;main.c: 474: return ProcessWindF;
"474
[e ) _ProcessWindF ]
[e $UE 381  ]
[; ;main.c: 475: }
"475
[e :UE 381 ]
}
"477
[v _main `(v ~T0 @X0 1 ef ]
"478
{
[; ;main.c: 477: void main(void)
[; ;main.c: 478: {
[e :U _main ]
[f ]
[; ;main.c: 480: InitSystemClock();
"480
[e ( _InitSystemClock ..  ]
[; ;main.c: 481: InitGPIOS();
"481
[e ( _InitGPIOS ..  ]
[; ;main.c: 482: delay_ms(200);
"482
[e ( _delay_ms (1 -> -> 200 `i `ui ]
[; ;main.c: 483: LATCbits.LATC1 = 1;
"483
[e = . . _LATCbits 0 1 -> -> 1 `i `uc ]
[; ;main.c: 484: LATCbits.LATC0 = 0;
"484
[e = . . _LATCbits 0 0 -> -> 0 `i `uc ]
[; ;main.c: 485: LATAbits.LATA4 = 0;
"485
[e = . . _LATAbits 0 4 -> -> 0 `i `uc ]
[; ;main.c: 486: DispStandByLight();
"486
[e ( _DispStandByLight ..  ]
[; ;main.c: 488: NowState = stPowerOff;
"488
[e = _NowState . `E2776 0 ]
[; ;main.c: 489: OldState = stNone;
"489
[e = _OldState . `E2776 12 ]
[; ;main.c: 490: NewKey = 0;
"490
[e = _NewKey -> -> 0 `i `uc ]
[; ;main.c: 491: Button = Key_none;
"491
[e = _Button . `E2766 6 ]
[; ;main.c: 492: OldButton = Key_none;
"492
[e = _OldButton . `E2766 6 ]
[; ;main.c: 494: Time40S_Complete = 0;
"494
[e = _Time40S_Complete -> -> 0 `i `uc ]
[; ;main.c: 497: AAcnt = 0;
"497
[e = _AAcnt -> -> 0 `i `uc ]
[; ;main.c: 498: NewF = 0;
"498
[e = _NewF -> -> 0 `i `uc ]
[; ;main.c: 499: NewCmdF = 0;
"499
[e = _NewCmdF -> -> 0 `i `uc ]
[; ;main.c: 500: CmdValue = 0;
"500
[e = _CmdValue -> -> 0 `i `uc ]
[; ;main.c: 501: RCIE = 1;
"501
[e = _RCIE -> -> 1 `i `b ]
[; ;main.c: 502: PEIE = 1;
"502
[e = _PEIE -> -> 1 `i `b ]
[; ;main.c: 503: GIE = 1;
"503
[e = _GIE -> -> 1 `i `b ]
[; ;main.c: 505: delay_ms(1000);
"505
[e ( _delay_ms (1 -> -> 1000 `i `ui ]
[; ;main.c: 506: led_init();
"506
[e ( _led_init ..  ]
[; ;main.c: 508: while(1)
"508
[e :U 412 ]
[; ;main.c: 509: {
"509
{
[; ;main.c: 510: OldButton = Button;
"510
[e = _OldButton _Button ]
[; ;main.c: 512: Scan_Button();
"512
[e ( _Scan_Button ..  ]
[; ;main.c: 514: if(Bike_ButtonProcess())
"514
[e $ ! != -> ( _Bike_ButtonProcess ..  `i -> -> -> 0 `i `uc `i 414  ]
[; ;main.c: 515: APA102Leds_Splash();
"515
[e ( _APA102Leds_Splash ..  ]
[e :U 414 ]
"516
}
[e :U 411 ]
"508
[e $U 412  ]
[e :U 413 ]
[; ;main.c: 516: }
[; ;main.c: 517: }
"517
[e :UE 410 ]
}
