INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ref326/Desktop/lab projects/lab3/lab5/lab5.srcs/sources_1/new/anGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module anGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ref326/Desktop/lab projects/lab3/lab5/lab5.srcs/sources_1/new/bcd7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ref326/Desktop/lab projects/lab3/lab5/lab5.srcs/sources_1/new/inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ref326/Desktop/lab projects/lab3/lab5/lab5.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ref326/Desktop/lab projects/lab3/lab5/lab5.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ref326/Desktop/lab projects/lab3/lab5/lab5.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
