

================================================================
== Vivado HLS Report for 'matrixMul_matrixMul_TRN_10'
================================================================
* Date:           Sun Dec 10 22:51:05 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        matmul
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1  |    ?|    ?|         3|          -|          -|     ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	2  / (exitcond1)
	4  / (!exitcond1)
4 --> 
	3  / (exitcond)
	5  / (!exitcond)
5 --> 
	6  / true
6 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_7 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(float* %C, [7 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 10240, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4) nounwind

ST_1: wB_read [1/1] 0.00ns
:1  %wB_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %wB)

ST_1: c_read [1/1] 0.00ns
:2  %c_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %c_r)

ST_1: blockDim_z_read [1/1] 0.00ns
:3  %blockDim_z_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %blockDim_z)

ST_1: blockDim_y_read [1/1] 0.00ns
:4  %blockDim_y_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %blockDim_y)

ST_1: blockDim_x_read [1/1] 0.00ns
:5  %blockDim_x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %blockDim_x)

ST_1: stg_13 [1/1] 1.57ns
:6  br label %.loopexit14


 <State 2>: 4.09ns
ST_2: threadIdx_2 [1/1] 0.00ns
.loopexit14:0  %threadIdx_2 = phi i32 [ 0, %0 ], [ %threadIdx_z, %.preheader ]

ST_2: exitcond2 [1/1] 2.52ns
.loopexit14:1  %exitcond2 = icmp eq i32 %threadIdx_2, %blockDim_z_read

ST_2: threadIdx_z [1/1] 2.44ns
.loopexit14:2  %threadIdx_z = add i32 %threadIdx_2, 1

ST_2: stg_17 [1/1] 1.57ns
.loopexit14:3  br i1 %exitcond2, label %.loopexit, label %.preheader

ST_2: stg_18 [1/1] 0.00ns
.loopexit:0  ret void


 <State 3>: 2.52ns
ST_3: threadIdx_y [1/1] 0.00ns
.preheader:0  %threadIdx_y = phi i32 [ 0, %.loopexit14 ], [ %tmp_6, %2 ]

ST_3: phi_mul [1/1] 0.00ns
.preheader:1  %phi_mul = phi i32 [ 0, %.loopexit14 ], [ %next_mul, %2 ]

ST_3: next_mul [1/1] 2.44ns
.preheader:2  %next_mul = add i32 %phi_mul, %wB_read

ST_3: exitcond1 [1/1] 2.52ns
.preheader:3  %exitcond1 = icmp eq i32 %threadIdx_y, %blockDim_y_read

ST_3: tmp_6 [1/1] 2.44ns
.preheader:4  %tmp_6 = add i32 %threadIdx_y, 1

ST_3: stg_24 [1/1] 0.00ns
.preheader:5  br i1 %exitcond1, label %.loopexit14, label %1

ST_3: tmp [1/1] 0.00ns
:0  %tmp = trunc i32 %threadIdx_y to i6

ST_3: tmp_17_cast [1/1] 0.00ns
:1  %tmp_17_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %tmp, i4 0)

ST_3: tmp_s [1/1] 2.44ns
:2  %tmp_s = add i32 %phi_mul, %c_read

ST_3: tmp_7 [1/1] 0.00ns
:3  %tmp_7 = zext i32 %tmp_s to i64

ST_3: C_addr [1/1] 0.00ns
:4  %C_addr = getelementptr inbounds float* %C, i64 %tmp_7

ST_3: stg_30 [1/1] 1.57ns
:5  br label %2


 <State 4>: 4.55ns
ST_4: threadIdx [1/1] 0.00ns
:0  %threadIdx = phi i32 [ 0, %1 ], [ %threadIdx_x, %burstWrDataBB ]

ST_4: exitcond [1/1] 2.52ns
:1  %exitcond = icmp eq i32 %threadIdx, %blockDim_x_read

ST_4: threadIdx_x [1/1] 2.44ns
:2  %threadIdx_x = add i32 %threadIdx, 1

ST_4: stg_34 [1/1] 0.00ns
:3  br i1 %exitcond, label %.preheader, label %3

ST_4: tmp_5 [1/1] 0.00ns
:0  %tmp_5 = trunc i32 %threadIdx to i10

ST_4: tmp_8 [1/1] 1.84ns
:1  %tmp_8 = add i10 %tmp_17_cast, %tmp_5

ST_4: tmp_19_cast [1/1] 0.00ns
:2  %tmp_19_cast = zext i10 %tmp_8 to i64

ST_4: Csub_block_addr [1/1] 0.00ns
:3  %Csub_block_addr = getelementptr [256 x float]* %Csub_block, i64 0, i64 %tmp_19_cast

ST_4: Csub_block_load [2/2] 2.71ns
:4  %Csub_block_load = load float* %Csub_block_addr, align 4

ST_4: is_0iter [1/1] 2.52ns
:5  %is_0iter = icmp eq i32 %threadIdx, 0


 <State 5>: 2.71ns
ST_5: Csub_block_load [1/2] 2.71ns
:4  %Csub_block_load = load float* %Csub_block_addr, align 4

ST_5: stg_42 [1/1] 0.00ns
:6  br i1 %is_0iter, label %burstWrReqBB, label %burstWrDataBB


 <State 6>: 8.75ns
ST_6: C_addr_1_wr_req [1/1] 8.75ns
burstWrReqBB:0  %C_addr_1_wr_req = call i1 @_ssdm_op_WriteReq.ap_bus.floatP(float* %C_addr, i32 %blockDim_x_read)

ST_6: stg_44 [1/1] 0.00ns
burstWrReqBB:1  br label %burstWrDataBB

ST_6: stg_45 [1/1] 8.75ns
burstWrDataBB:0  call void @_ssdm_op_Write.ap_bus.floatP(float* %C_addr, float %Csub_block_load)

ST_6: stg_46 [1/1] 0.00ns
burstWrDataBB:1  br label %2



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ blockDim_x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ blockDim_y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ blockDim_z]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
Port [ Csub_block]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ c_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wB]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_7           (specinterface ) [ 0000000]
wB_read         (read          ) [ 0011111]
c_read          (read          ) [ 0011111]
blockDim_z_read (read          ) [ 0011111]
blockDim_y_read (read          ) [ 0011111]
blockDim_x_read (read          ) [ 0011111]
stg_13          (br            ) [ 0111111]
threadIdx_2     (phi           ) [ 0010000]
exitcond2       (icmp          ) [ 0011111]
threadIdx_z     (add           ) [ 0111111]
stg_17          (br            ) [ 0011111]
stg_18          (ret           ) [ 0000000]
threadIdx_y     (phi           ) [ 0001000]
phi_mul         (phi           ) [ 0001000]
next_mul        (add           ) [ 0011111]
exitcond1       (icmp          ) [ 0011111]
tmp_6           (add           ) [ 0011111]
stg_24          (br            ) [ 0111111]
tmp             (trunc         ) [ 0000000]
tmp_17_cast     (bitconcatenate) [ 0000111]
tmp_s           (add           ) [ 0000000]
tmp_7           (zext          ) [ 0000000]
C_addr          (getelementptr ) [ 0000111]
stg_30          (br            ) [ 0011111]
threadIdx       (phi           ) [ 0000100]
exitcond        (icmp          ) [ 0011111]
threadIdx_x     (add           ) [ 0011111]
stg_34          (br            ) [ 0011111]
tmp_5           (trunc         ) [ 0000000]
tmp_8           (add           ) [ 0000000]
tmp_19_cast     (zext          ) [ 0000000]
Csub_block_addr (getelementptr ) [ 0000010]
is_0iter        (icmp          ) [ 0000011]
Csub_block_load (load          ) [ 0000001]
stg_42          (br            ) [ 0000000]
C_addr_1_wr_req (writereq      ) [ 0000000]
stg_44          (br            ) [ 0000000]
stg_45          (write         ) [ 0000000]
stg_46          (br            ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="blockDim_x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blockDim_x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="blockDim_y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blockDim_y"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="blockDim_z">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blockDim_z"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="C">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Csub_block">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Csub_block"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="c_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_r"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="wB">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wB"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.ap_bus.floatP"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_bus.floatP"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="wB_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wB_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="c_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="blockDim_z_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="blockDim_z_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="blockDim_y_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="blockDim_y_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="blockDim_x_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="blockDim_x_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="3"/>
<pin id="71" dir="0" index="2" bw="32" slack="1"/>
<pin id="72" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) writereq(1155) " fcode="write"/>
<opset="C_addr_1_wr_req/6 stg_45/6 "/>
</bind>
</comp>

<comp id="75" class="1004" name="Csub_block_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="10" slack="0"/>
<pin id="79" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Csub_block_addr/4 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="85" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Csub_block_load/4 "/>
</bind>
</comp>

<comp id="87" class="1005" name="threadIdx_2_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="1"/>
<pin id="89" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="threadIdx_2 (phireg) "/>
</bind>
</comp>

<comp id="91" class="1004" name="threadIdx_2_phi_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="1"/>
<pin id="93" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="32" slack="0"/>
<pin id="95" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="threadIdx_2/2 "/>
</bind>
</comp>

<comp id="98" class="1005" name="threadIdx_y_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="1"/>
<pin id="100" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="threadIdx_y (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="threadIdx_y_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="1"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="32" slack="0"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="threadIdx_y/3 "/>
</bind>
</comp>

<comp id="109" class="1005" name="phi_mul_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="1"/>
<pin id="111" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="phi_mul_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="1"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="32" slack="0"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="120" class="1005" name="threadIdx_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="1"/>
<pin id="122" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="threadIdx (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="threadIdx_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="32" slack="0"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="threadIdx/4 "/>
</bind>
</comp>

<comp id="131" class="1004" name="exitcond2_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="1"/>
<pin id="134" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="threadIdx_z_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="threadIdx_z/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="next_mul_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="2"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="exitcond1_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="2"/>
<pin id="150" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_6_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_17_cast_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="10" slack="0"/>
<pin id="164" dir="0" index="1" bw="6" slack="0"/>
<pin id="165" dir="0" index="2" bw="1" slack="0"/>
<pin id="166" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17_cast/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_s_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="2"/>
<pin id="173" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_7_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="C_addr_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="exitcond_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="3"/>
<pin id="188" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="threadIdx_x_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="threadIdx_x/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_5_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_8_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="10" slack="1"/>
<pin id="202" dir="0" index="1" bw="10" slack="0"/>
<pin id="203" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_19_cast_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="10" slack="0"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_cast/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="is_0iter_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="is_0iter/4 "/>
</bind>
</comp>

<comp id="216" class="1005" name="wB_read_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="2"/>
<pin id="218" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="wB_read "/>
</bind>
</comp>

<comp id="221" class="1005" name="c_read_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="2"/>
<pin id="223" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="c_read "/>
</bind>
</comp>

<comp id="226" class="1005" name="blockDim_z_read_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="blockDim_z_read "/>
</bind>
</comp>

<comp id="231" class="1005" name="blockDim_y_read_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="2"/>
<pin id="233" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="blockDim_y_read "/>
</bind>
</comp>

<comp id="236" class="1005" name="blockDim_x_read_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="3"/>
<pin id="238" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="blockDim_x_read "/>
</bind>
</comp>

<comp id="245" class="1005" name="threadIdx_z_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="threadIdx_z "/>
</bind>
</comp>

<comp id="250" class="1005" name="next_mul_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="258" class="1005" name="tmp_6_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="263" class="1005" name="tmp_17_cast_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="10" slack="1"/>
<pin id="265" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17_cast "/>
</bind>
</comp>

<comp id="268" class="1005" name="C_addr_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="3"/>
<pin id="270" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="C_addr "/>
</bind>
</comp>

<comp id="276" class="1005" name="threadIdx_x_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="threadIdx_x "/>
</bind>
</comp>

<comp id="281" class="1005" name="Csub_block_addr_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="1"/>
<pin id="283" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Csub_block_addr "/>
</bind>
</comp>

<comp id="286" class="1005" name="is_0iter_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="is_0iter "/>
</bind>
</comp>

<comp id="290" class="1005" name="Csub_block_load_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Csub_block_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="24" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="12" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="24" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="10" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="24" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="24" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="24" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="34" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="36" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="80"><net_src comp="8" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="32" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="86"><net_src comp="75" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="18" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="87" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="18" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="109" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="91" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="91" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="26" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="113" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="102" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="102" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="26" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="102" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="28" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="30" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="174"><net_src comp="113" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="170" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="175" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="124" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="124" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="26" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="124" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="196" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="208"><net_src comp="200" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="214"><net_src comp="124" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="18" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="38" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="224"><net_src comp="44" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="229"><net_src comp="50" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="234"><net_src comp="56" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="239"><net_src comp="62" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="241"><net_src comp="236" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="248"><net_src comp="136" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="253"><net_src comp="142" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="261"><net_src comp="152" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="266"><net_src comp="162" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="271"><net_src comp="179" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="279"><net_src comp="190" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="284"><net_src comp="75" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="289"><net_src comp="210" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="82" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="68" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {6 }
 - Input state : 
	Port: matrixMul_matrixMul_TRN_10 : blockDim_x | {1 }
	Port: matrixMul_matrixMul_TRN_10 : blockDim_y | {1 }
	Port: matrixMul_matrixMul_TRN_10 : blockDim_z | {1 }
	Port: matrixMul_matrixMul_TRN_10 : Csub_block | {4 5 }
	Port: matrixMul_matrixMul_TRN_10 : c_r | {1 }
	Port: matrixMul_matrixMul_TRN_10 : wB | {1 }
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		threadIdx_z : 1
		stg_17 : 2
	State 3
		next_mul : 1
		exitcond1 : 1
		tmp_6 : 1
		stg_24 : 2
		tmp : 1
		tmp_17_cast : 2
		tmp_s : 1
		tmp_7 : 2
		C_addr : 3
	State 4
		exitcond : 1
		threadIdx_x : 1
		stg_34 : 2
		tmp_5 : 1
		tmp_8 : 2
		tmp_19_cast : 3
		Csub_block_addr : 4
		Csub_block_load : 5
		is_0iter : 1
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |     threadIdx_z_fu_136     |    0    |    32   |
|          |       next_mul_fu_142      |    0    |    32   |
|    add   |        tmp_6_fu_152        |    0    |    32   |
|          |        tmp_s_fu_170        |    0    |    32   |
|          |     threadIdx_x_fu_190     |    0    |    32   |
|          |        tmp_8_fu_200        |    0    |    10   |
|----------|----------------------------|---------|---------|
|          |      exitcond2_fu_131      |    0    |    11   |
|   icmp   |      exitcond1_fu_147      |    0    |    11   |
|          |       exitcond_fu_185      |    0    |    11   |
|          |       is_0iter_fu_210      |    0    |    11   |
|----------|----------------------------|---------|---------|
|          |     wB_read_read_fu_38     |    0    |    0    |
|          |      c_read_read_fu_44     |    0    |    0    |
|   read   | blockDim_z_read_read_fu_50 |    0    |    0    |
|          | blockDim_y_read_read_fu_56 |    0    |    0    |
|          | blockDim_x_read_read_fu_62 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |       grp_write_fu_68      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |         tmp_fu_158         |    0    |    0    |
|          |        tmp_5_fu_196        |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|     tmp_17_cast_fu_162     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |        tmp_7_fu_175        |    0    |    0    |
|          |     tmp_19_cast_fu_205     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   214   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     C_addr_reg_268    |   32   |
|Csub_block_addr_reg_281|    8   |
|Csub_block_load_reg_290|   32   |
|blockDim_x_read_reg_236|   32   |
|blockDim_y_read_reg_231|   32   |
|blockDim_z_read_reg_226|   32   |
|     c_read_reg_221    |   32   |
|    is_0iter_reg_286   |    1   |
|    next_mul_reg_250   |   32   |
|    phi_mul_reg_109    |   32   |
|   threadIdx_2_reg_87  |   32   |
|   threadIdx_reg_120   |   32   |
|  threadIdx_x_reg_276  |   32   |
|   threadIdx_y_reg_98  |   32   |
|  threadIdx_z_reg_245  |   32   |
|  tmp_17_cast_reg_263  |   10   |
|     tmp_6_reg_258     |   32   |
|    wB_read_reg_216    |   32   |
+-----------------------+--------+
|         Total         |   499  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_68 |  p0  |   2  |   1  |    2   |
|  grp_write_fu_68 |  p2  |   2  |  32  |   64   ||    32   |
| grp_access_fu_82 |  p0  |   2  |   8  |   16   ||    8    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   82   ||  4.713  ||    40   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   214  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   40   |
|  Register |    -   |   499  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   499  |   254  |
+-----------+--------+--------+--------+
