/// @file reg_alloc.c
/// @brief Register allocation pass implementation

#include <assert.h>
#include <stdbool.h>
#include <string.h>
#include <stdlib.h>
#include "reg_alloc.h"
#include "target_info.h"
#include "errors.h"
#include "codegen.h"
#include "program.h"
#include "list.h"
#include "cfg.h"
#include "target_asm_print.h"

/// Maximum amount of arguments to an instruction.
#define MAX_INSTR_ARGS (CFG_MAX_DEFS + CFG_MAX_USES)

/// Fictitious register ID associated to registers to be spilled.
#define RA_SPILL_REQUIRED ((t_regID)(-2))
/// Fictitious register ID marking currently unallocated temporaries.
#define RA_REGISTER_INVALID ((t_regID)(-1))


/// Structure describing a live interval of a register in a program.
typedef struct {
  /// Identifier of the register.
  t_regID tempRegID;
  /// List of all physical registers where this temporary register can be
  /// allocated.
  t_listNode *mcRegConstraints;
  /// Index of the first instruction that uses/defines this register.
  int startPoint;
  /// Index of the last instruction that uses/defines this register.
  int endPoint;
} t_liveInterval;

/// Structure used for mapping a spilled temporary register to the label
/// pointing to its physical storage location in memory.
typedef struct {
  /// The spilled temporary register ID.
  t_regID tempRegID;
  /// The label pointing to the spill area.
  t_label *label;
} t_spillLocation;

/// Structure encapsulating the state of the register allocator.
struct t_regAllocator {
  /// The program where register allocation needs to be performed.
  t_program *program;
  /// The temporary control flow graph produced from the program.
  t_cfg *graph;
  /// List of live intervals, ordered depending on their start index.
  t_listNode *liveIntervals;
  /// Number of temporary registers in the program.
  int tempRegNum;
  /// Pointer to a dynamically allocated array which maps every temporary
  /// register to the corresponding physical register.
  /// Temporary registers allocated to a spill location are marked by the
  /// RA_SPILL_REQUIRED virtual register ID.
  t_regID *bindings;
  /// List of spill locations for temporary registers in the program.
  t_listNode *spills;
};

/// Structure representing the current state of an instruction argument during
/// the spill load/store materialization process.
typedef struct {
  /// The instruction argument structure.
  t_instrArg *reg;
  /// If the register is a destination register.
  bool isDestination;
  /// The physical spill register index where the argument will be materialized,
  /// or -1 otherwise.
  int spillSlot;
} t_spillInstrArgState;

/// Structure representing the current state of a spill-reserved register.
typedef struct {
  /// Temporary register ID associated to this spill register.
  t_regID assignedTempReg;
  /// Non-zero if at least one of the instructions wrote something new into
  /// the spill register, and the value has not been written to the spill
  /// memory location yet.
  bool needsWB;
} t_spillRegState;

/// Spill register slots state.
typedef struct {
  /// each array element corresponds to one of the registers reserved for
  /// spilled variables, ordered by ascending register number.
  t_spillRegState regs[NUM_SPILL_REGS];
} t_spillState;


static t_liveInterval *newLiveInterval(
    t_regID tempRegID, t_listNode *mcRegs, int startPoint, int endPoint)
{
  t_liveInterval *result = malloc(sizeof(t_liveInterval));
  if (result == NULL)
    fatalError("out of memory");
  result->tempRegID = tempRegID;
  result->mcRegConstraints = listClone(mcRegs);
  result->startPoint = startPoint;
  result->endPoint = endPoint;
  return result;
}

static void deleteLiveInterval(t_liveInterval *interval)
{
  if (interval == NULL)
    return;
  free(interval->mcRegConstraints);
  free(interval);
}

/* Given two live intervals, compare them by the start point (find whichever
 * starts first). */
static int compareLiveIntStartPoints(void *varA, void *varB)
{
  t_liveInterval *liA = (t_liveInterval *)varA;
  t_liveInterval *liB = (t_liveInterval *)varB;

  if (varA == NULL)
    return 0;
  if (varB == NULL)
    return 0;

  return liA->startPoint - liB->startPoint;
}

/* Given two live intervals, compare them by the end point (find whichever
 * ends first). */
static int compareLiveIntEndPoints(void *varA, void *varB)
{
  t_liveInterval *liA = (t_liveInterval *)varA;
  t_liveInterval *liB = (t_liveInterval *)varB;

  if (varA == NULL)
    return 0;
  if (varB == NULL)
    return 0;

  return liA->endPoint - liB->endPoint;
}

/* Given two live intervals, check if they refer to the same interval. */
static bool compareLiveIntWithRegID(void *a, void *b)
{
  t_liveInterval *interval = (t_liveInterval *)a;
  t_regID tempRegID = *((t_regID *)b);
  return interval->tempRegID == tempRegID;
}

/* Update the liveness interval list to account for the fact that variable 'var'
 * is live at index 'counter' in the current program.
 * If the variable already appears in the list, its live interval its prolonged
 * to include the given counter location.
 * Otherwise, a new liveness interval is generated for it. */
static t_listNode *updateIntervalsWithLiveVarAtLocation(
    t_listNode *intervals, t_cfgReg *var, int counter)
{
  // Search if there's already a liveness interval for the variable.
  t_listNode *element_found = listFindWithCallback(
      intervals, &(var->tempRegID), compareLiveIntWithRegID);

  if (!element_found) {
    // It's not there: add a new interval at the end of the list.
    t_liveInterval *interval =
        newLiveInterval(var->tempRegID, var->mcRegWhitelist, counter, counter);
    intervals = listInsert(intervals, interval, -1);
  } else {
    // It's there: update the interval range.
    t_liveInterval *interval_found = (t_liveInterval *)element_found->data;
    // Counter should always be increasing!
    assert(interval_found->startPoint <= counter);
    assert(interval_found->endPoint <= counter);
    interval_found->endPoint = counter;
  }

  return intervals;
}

/* Add/augment the live interval list with the variables live at a given
 * instruction location in the program. */
static t_listNode *updateIntervalsWithInstrAtLocation(
    t_listNode *result, t_bbNode *node, int counter)
{
  t_listNode *elem;

  elem = node->in;
  while (elem != NULL) {
    t_cfgReg *curCFGReg = (t_cfgReg *)elem->data;
    result = updateIntervalsWithLiveVarAtLocation(result, curCFGReg, counter);
    elem = elem->next;
  }

  elem = node->out;
  while (elem != NULL) {
    t_cfgReg *curCFGReg = (t_cfgReg *)elem->data;
    result = updateIntervalsWithLiveVarAtLocation(result, curCFGReg, counter);
    elem = elem->next;
  }

  for (int i = 0; i < CFG_MAX_DEFS; i++) {
    if (node->defs[i])
      result =
          updateIntervalsWithLiveVarAtLocation(result, node->defs[i], counter);
  }

  return result;
}

static int getLiveIntervalsNodeCallback(
    t_bbNode *node, int nodeIndex, void *context)
{
  t_listNode **list = (t_listNode **)context;
  *list = updateIntervalsWithInstrAtLocation(*list, node, nodeIndex);
  return 0;
}

/* Collect a list of live intervals from the in/out sets in the CFG.
 * Since cfgIterateNodes passes incrementing counter values to the
 * callback, the list returned from here is already ordered. */
static t_listNode *getLiveIntervals(t_cfg *graph)
{
  t_listNode *result = NULL;
  cfgIterateNodes(graph, (void *)&result, getLiveIntervalsNodeCallback);
  return result;
}


/* Move the elements in list `a` which are also contained in list `b` to the
 * front of the list. */
static t_listNode *optimizeRegisterSet(t_listNode *a, t_listNode *b)
{
  for (; b; b = b->next) {
    t_listNode *old;
    if ((old = listFind(a, b->data))) {
      a = listRemoveNode(a, old);
      a = listInsert(a, b->data, 0);
    }
  }
  return a;
}

static t_listNode *subtractRegisterSets(t_listNode *a, t_listNode *b)
{
  for (; b; b = b->next) {
    a = listFindAndRemove(a, b->data);
  }
  return a;
}

/* Create register constraint sets for all temporaries that don't have one.
 * This is the main function that makes register allocation with constraints
 * work.
 *   The idea is that we rely on the fact that all temporaries without
 * constraints are distinguishable from temporaries with constraints.
 * When a temporary *without* constraints A is alive at the same time as a
 * temporary *with* constraints B, we prohibit allocation of A to all the
 * viable registers for B. This guarantees A won't steal a register needed by B.
 *   Of course this will stop working as nicely with multiple overlapping
 * constraints, but in ACSE this doesn't happen. */
static void initializeRegisterConstraints(t_regAllocator *ra)
{
  t_listNode *i = ra->liveIntervals;
  for (; i; i = i->next) {
    t_liveInterval *interval = i->data;
    // Skip instructions that already have constraints.
    if (interval->mcRegConstraints)
      continue;
    // Initial set consists of all registers.
    interval->mcRegConstraints = getListOfGenPurposeMachineRegisters();

    // Scan the temporary registers that are alive together with this one and
    // already have constraints.
    t_listNode *j = i->next;
    for (; j; j = j->next) {
      t_liveInterval *overlappingIval = j->data;
      if (overlappingIval->startPoint > interval->endPoint)
        break;
      if (!overlappingIval->mcRegConstraints)
        continue;
      if (overlappingIval->startPoint == interval->endPoint) {
        // Some instruction is using our temporary register as a source and the
        // other temporary register as a destination. Optimize the constraint
        // order to allow allocating source and destination to the same register
        // if possible.
        interval->mcRegConstraints = optimizeRegisterSet(
            interval->mcRegConstraints, overlappingIval->mcRegConstraints);
      } else {
        // Another variable (defined after this one) wants to be allocated
        // to a restricted set of registers. Punch a hole in the current
        // variable's set of allowed registers to ensure that this is
        // possible.
        interval->mcRegConstraints = subtractRegisterSets(
            interval->mcRegConstraints, overlappingIval->mcRegConstraints);
      }
    }
  }
}

static int handleCallerSaveRegistersNodeCallback(
    t_bbNode *node, int nodeIndex, void *context)
{
  t_regAllocator *ra = (t_regAllocator *)context;

  if (!isCallInstruction(node->instr))
    return 0;

  t_listNode *clobberedRegs = getListOfCallerSaveMachineRegisters();
  for (int i = 0; i < CFG_MAX_DEFS; i++) {
    if (node->defs[i] != NULL)
      clobberedRegs =
          subtractRegisterSets(clobberedRegs, node->defs[i]->mcRegWhitelist);
  }
  for (int i = 0; i < CFG_MAX_USES; i++) {
    if (node->uses[i] != NULL)
      clobberedRegs =
          subtractRegisterSets(clobberedRegs, node->uses[i]->mcRegWhitelist);
  }

  t_listNode *li_ival = ra->liveIntervals;
  while (li_ival) {
    t_liveInterval *ival = li_ival->data;

    if (ival->startPoint <= nodeIndex && nodeIndex <= ival->endPoint) {
      ival->mcRegConstraints =
          subtractRegisterSets(ival->mcRegConstraints, clobberedRegs);
    }

    li_ival = li_ival->next;
  }

  return 0;
}

/* Restrict register constraints in order to avoid register corrupted by
 * function calls. */
static void handleCallerSaveRegisters(t_regAllocator *ra, t_cfg *cfg)
{
  cfgIterateNodes(cfg, (void *)ra, handleCallerSaveRegistersNodeCallback);
}


static t_spillLocation *newSpillLocation(t_label *label, t_regID tempRegID)
{
  t_spillLocation *result = malloc(sizeof(t_spillLocation));
  if (result == NULL)
    fatalError("out of memory");
  result->label = label;
  result->tempRegID = tempRegID;
  return result;
}

static bool compareSpillLocWithRegId(void *a, void *b)
{
  t_spillLocation *spillLoc = (t_spillLocation *)a;
  t_regID reg = *((t_regID *)b);

  if (spillLoc == NULL)
    return 0;
  return spillLoc->tempRegID == reg;
}

static void deleteSpillLocationList(t_listNode *spills)
{
  if (spills == NULL)
    return;

  t_listNode *curNode = spills;
  while (curNode != NULL) {
    t_spillLocation *spillLoc = (t_spillLocation *)curNode->data;
    free(spillLoc);
    curNode = curNode->next;
  }

  deleteList(spills);
}


t_regAllocator *newRegAllocator(t_program *program)
{
  t_regAllocator *result = (t_regAllocator *)calloc(1, sizeof(t_regAllocator));
  if (result == NULL)
    fatalError("out of memory");

  // Create a CFG from the given program and compute the liveness intervals.
  result->program = program;
  result->graph = programToCFG(program);
  cfgComputeLiveness(result->graph);

  // Compute the ordered list of live intervals.
  result->liveIntervals = getLiveIntervals(result->graph);

  // Find the maximum temporary register ID in the program, then allocate the
  // array of register bindings with that size. If there are unused register
  // IDs, the array will have holes, but that's not a problem.
  t_regID maxTempRegID = 0;
  t_listNode *curCFGRegNode = result->graph->registers;
  while (curCFGRegNode != NULL) {
    t_cfgReg *curCFGReg = (t_cfgReg *)curCFGRegNode->data;
    if (maxTempRegID < curCFGReg->tempRegID)
      maxTempRegID = curCFGReg->tempRegID;
    curCFGRegNode = curCFGRegNode->next;
  }
  result->tempRegNum = maxTempRegID + 1;

  // allocate space for the binding array, and initialize it.
  result->bindings = malloc(sizeof(t_regID) * (size_t)result->tempRegNum);
  if (result->bindings == NULL)
    fatalError("out of memory");
  for (int counter = 0; counter < result->tempRegNum; counter++)
    result->bindings[counter] = RA_REGISTER_INVALID;

  // If the target has a special meaning for register zero, allocate it to
  // itself immediately.
  if (TARGET_REG_ZERO_IS_CONST)
    result->bindings[REG_0] = REG_0;

  // Initialize the list of spill locations.
  result->spills = NULL;

  // Initialize register constraints.
  initializeRegisterConstraints(result);
  handleCallerSaveRegisters(result, result->graph);

  // return the new register allocator.
  return result;
}

void deleteRegAllocator(t_regAllocator *RA)
{
  if (RA == NULL)
    return;

  t_listNode *curNode = RA->liveIntervals;
  while (curNode) {
    t_liveInterval *curInterval = (t_liveInterval *)curNode->data;
    deleteLiveInterval(curInterval);
    curNode = curNode->next;
  }

  deleteList(RA->liveIntervals);
  free(RA->bindings);
  deleteSpillLocationList(RA->spills);
  deleteCFG(RA->graph);

  free(RA);
}


static bool compareFreeRegListNodes(void *freeReg, void *constraintReg)
{
  return INT_TO_LIST_DATA(constraintReg) == INT_TO_LIST_DATA(freeReg);
}

/* Remove from activeInterv all the live intervals that end before the
 * beginning of the current live interval. */
static void expireOldIntervals(t_regAllocator *RA, t_listNode **activeInterv,
    t_listNode **freeRegs, t_liveInterval *interval)
{
  // No active intervals, bail out!
  if (*activeInterv == NULL)
    return;

  // Iterate over the set of active intervals.
  t_listNode *curNode = *activeInterv;
  while (curNode != NULL) {
    // Get the live interval
    t_liveInterval *curInterval = (t_liveInterval *)curNode->data;

    // If the considered interval ends before the beginning of the current live
    // interval, we don't need to keep track of it anymore; otherwise, this is
    // the first interval we must still take into account when assigning
    // registers.
    if (curInterval->endPoint > interval->startPoint)
      return;

    // When curInterval->endPoint == interval->startPoint, the variable
    // associated to curInterval is being used by the instruction that defines
    // interval. As a result, we can allocate interval to the same reg as
    // curInterval.
    if (curInterval->endPoint == interval->startPoint) {
      t_regID curIntReg = RA->bindings[curInterval->tempRegID];
      if (curIntReg >= 0) {
        t_listNode *allocated =
            listInsert(NULL, INT_TO_LIST_DATA(curIntReg), 0);
        interval->mcRegConstraints =
            optimizeRegisterSet(interval->mcRegConstraints, allocated);
        deleteList(allocated);
      }
    }

    // Get the next live interval.
    t_listNode *nextNode = curNode->next;

    // Remove the current element from the list.
    *activeInterv = listFindAndRemove(*activeInterv, curInterval);

    // Free all the registers associated with the removed interval.
    *freeRegs = listInsert(
        *freeRegs, INT_TO_LIST_DATA(RA->bindings[curInterval->tempRegID]), 0);

    // Step to the next interval.
    curNode = nextNode;
  }
}

/* Get a new register from the free list. */
static t_regID assignRegister(
    t_regAllocator *RA, t_listNode **freeRegs, t_listNode *constraints)
{
  if (constraints == NULL)
    return RA_SPILL_REQUIRED;

  for (t_listNode *i = constraints; i; i = i->next) {
    t_regID tempRegID = (t_regID)LIST_DATA_TO_INT(i->data);
    t_listNode *freeReg = listFindWithCallback(
        *freeRegs, INT_TO_LIST_DATA(tempRegID), compareFreeRegListNodes);
    if (freeReg) {
      *freeRegs = listRemoveNode(*freeRegs, freeReg);
      return tempRegID;
    }
  }

  return RA_SPILL_REQUIRED;
}

/* Perform a spill that allows the allocation of the given interval, given the
 * list of active live intervals. */
static void spillAtInterval(
    t_regAllocator *RA, t_listNode **activeInterv, t_liveInterval *interval)
{
  // An interval is made active when its register is allocated. As a result,
  // if the list of active intervals is empty and we request a spill, we are
  // working on a machine with 0 registers and we need to spill everything.
  if (*activeInterv == NULL) {
    RA->bindings[interval->tempRegID] = RA_SPILL_REQUIRED;
    return;
  }

  // If the current interval ends before the last one successfully allocated,
  // spill the last one. This has the result of making one register available
  // much sooner. Otherwise spill the current interval.
  t_listNode *lastNode = listGetLastNode(*activeInterv);
  t_liveInterval *lastInterval = (t_liveInterval *)lastNode->data;
  if (lastInterval->endPoint > interval->endPoint) {
    // The last interval does end later than the current one.
    // Ensure that the current interval is allocatable to the last interval's
    // register.
    t_regID attempt = RA->bindings[lastInterval->tempRegID];
    if (listFind(interval->mcRegConstraints, INT_TO_LIST_DATA(attempt))) {
      // All conditions satisfied for the last interval.
      // Take its register for our interval and mark it as spilled.
      RA->bindings[interval->tempRegID] = RA->bindings[lastInterval->tempRegID];
      RA->bindings[lastInterval->tempRegID] = RA_SPILL_REQUIRED;
      // Update the active intervals list.
      *activeInterv = listFindAndRemove(*activeInterv, lastInterval);
      *activeInterv =
          listInsertSorted(*activeInterv, interval, compareLiveIntEndPoints);
      return;
    }
  }
  RA->bindings[interval->tempRegID] = RA_SPILL_REQUIRED;
}

static void executeLinearScan(t_regAllocator *RA)
{
  t_listNode *freeRegs = getListOfMachineRegisters();
  t_listNode *activeInterv = NULL;

  for (t_listNode *curNode = RA->liveIntervals; curNode != NULL;
       curNode = curNode->next) {
    t_liveInterval *curInterval = (t_liveInterval *)curNode->data;

    // Check which intervals are ended and remove them from the active set,
    // thus freeing registers.
    expireOldIntervals(RA, &activeInterv, &freeRegs, curInterval);

    t_regID reg = assignRegister(RA, &freeRegs, curInterval->mcRegConstraints);

    // If all registers are busy, perform a spill.
    if (reg == RA_SPILL_REQUIRED) {
      spillAtInterval(RA, &activeInterv, curInterval);
    } else {
      // Otherwise, assign a new register to the current live interval
      // and add the current interval to the list of active intervals, in
      // order of ending points (to allow easier expire management).
      RA->bindings[curInterval->tempRegID] = reg;
      activeInterv =
          listInsertSorted(activeInterv, curInterval, compareLiveIntEndPoints);
    }
  }

  activeInterv = deleteList(activeInterv);
  freeRegs = deleteList(freeRegs);
}


/* For each spilled variable, this function statically allocates memory for
 * that variable, returns a list of t_templabel structures mapping the
 * spilled variables and the label that points to the allocated memory block. */
static void materializeSpillMemory(t_regAllocator *RA)
{
  for (t_regID counter = 0; counter < RA->tempRegNum; counter++) {
    if (RA->bindings[counter] != RA_SPILL_REQUIRED)
      continue;

    // Statically allocate some room for the spilled variable and add it to the
    // list of spills.
    char name[32];
    sprintf(name, ".t%d", counter);
    t_symbol *sym = createSymbol(RA->program, strdup(name), TYPE_INT, 0);
    t_spillLocation *spillLoc = newSpillLocation(sym->label, counter);
    RA->spills = listInsert(RA->spills, spillLoc, -1);
  }
}

static void genStoreSpillVariable(t_regAllocator *RA, t_regID rSpilled,
    t_regID rSrc, t_basicBlock *block, t_bbNode *curCFGNode, bool before)
{
  // Find the spill location.
  t_listNode *elementFound =
      listFindWithCallback(RA->spills, &rSpilled, compareSpillLocWithRegId);
  if (elementFound == NULL)
    fatalError("bug: t%d missing from the spill label list", rSpilled);
  t_spillLocation *loc = (t_spillLocation *)elementFound->data;

  // Insert a store instruction in the required position.
  t_instruction *storeInstr = genSWGlobal(NULL, rSrc, loc->label, REG_T6);
  if (before) {
    bbInsertInstructionBefore(block, storeInstr, curCFGNode);
  } else {
    bbInsertInstructionAfter(block, storeInstr, curCFGNode);
  }
}

static void genLoadSpillVariable(t_regAllocator *RA, t_regID rSpilled,
    t_regID rDest, t_basicBlock *block, t_bbNode *curCFGNode, bool before)
{
  // Find the spill location.
  t_listNode *elementFound =
      listFindWithCallback(RA->spills, &rSpilled, compareSpillLocWithRegId);
  if (elementFound == NULL)
    fatalError("bug: t%d missing from the spill label list", rSpilled);
  t_spillLocation *loc = (t_spillLocation *)elementFound->data;

  // Insert a load instruction in the required position.
  t_instruction *loadInstr = genLWGlobal(NULL, rDest, loc->label);
  if (before) {
    bbInsertInstructionBefore(block, loadInstr, curCFGNode);
    // If the `curCFGNode' instruction has a label, move it to the new
    // load instruction.
    if ((curCFGNode->instr)->label != NULL) {
      loadInstr->label = (curCFGNode->instr)->label;
      (curCFGNode->instr)->label = NULL;
    }
  } else {
    bbInsertInstructionAfter(block, loadInstr, curCFGNode);
  }
}

static void materializeRegAllocInBBForInstructionNode(t_regAllocator *RA,
    t_spillState *state, t_basicBlock *curBlock, t_bbNode *curCFGNode)
{
  // The elements in this array indicate whether the corresponding spill
  // register will be used or not by this instruction.
  bool spillSlotInUse[NUM_SPILL_REGS] = {false};
  // This array stores whether each argument of the instruction is allocated
  // to a spill register or not.
  // For example, if argState[1].spillSlot == 2, the argState[1].reg register
  // will be materialized to the third spill register.
  t_spillInstrArgState argState[MAX_INSTR_ARGS];

  // Analyze the current instruction.
  t_instruction *instr = curCFGNode->instr;
  int numArgs = 0;
  if (instr->rDest) {
    argState[numArgs].reg = instr->rDest;
    argState[numArgs].isDestination = true;
    argState[numArgs].spillSlot = -1;
    numArgs++;
  }
  if (instr->rSrc1) {
    argState[numArgs].reg = instr->rSrc1;
    argState[numArgs].isDestination = false;
    argState[numArgs].spillSlot = -1;
    numArgs++;
  }
  if (instr->rSrc2) {
    argState[numArgs].reg = instr->rSrc2;
    argState[numArgs].isDestination = false;
    argState[numArgs].spillSlot = -1;
    numArgs++;
  }

  // Test if a requested spilled register is already loaded into a spill slot
  // from a previous instruction.
  for (int argIdx = 0; argIdx < numArgs; argIdx++) {
    // Skip non-spilled registers.
    if (RA->bindings[argState[argIdx].reg->ID] != RA_SPILL_REQUIRED)
      continue;
    // Check the state of each spill slot against the argument.
    for (int slot = 0; slot < NUM_SPILL_REGS; slot++) {
      // Spill slot is allocated to something else.
      if (state->regs[slot].assignedTempReg != argState[argIdx].reg->ID)
        continue;

      // Spill slot is allocated to the correct register, so just use that slot.
      argState[argIdx].spillSlot = slot;
      spillSlotInUse[slot] = true;
      if (argState[argIdx].isDestination)
        state->regs[slot].needsWB = true;
      break;
    }
  }

  // Find a slot for all other spilled registers, evicting the previous use of
  // a spill slot and writing it back if necessary.
  for (int argIdx = 0; argIdx < numArgs; argIdx++) {
    // Skip non-spilled registers
    if (RA->bindings[argState[argIdx].reg->ID] != RA_SPILL_REQUIRED)
      continue;
    if (argState[argIdx].spillSlot != -1)
      continue;

    // Check if we already have found a slot for this same spilled register
    // because it is used in more than one operand of the same instruction.
    // In this case nothing to do, except marking the need of a writeback
    // (one argument may be a source and the other a destination).
    bool alreadyFound = false;
    for (int otherArg = 0; otherArg < argIdx && !alreadyFound; otherArg++) {
      if (argState[argIdx].reg->ID == argState[otherArg].reg->ID) {
        int slot = argState[otherArg].spillSlot;
        argState[argIdx].spillSlot = slot;
        // Note: this next assignment is technically not needed because
        // destination registers come first in the list of arguments.
        state->regs[slot].needsWB |= argState[argIdx].isDestination;
        alreadyFound = true;
      }
    }
    if (alreadyFound)
      continue;

    // Otherwise we need to find a new slot.
    int slot;
    for (slot = 0; slot < NUM_SPILL_REGS; slot++) {
      if (spillSlotInUse[slot] == false)
        break;
    }
    // If we don't find anything, we don't have enough spill registers!
    // This should never happen, bail out!
    if (slot == NUM_SPILL_REGS)
      fatalError("bug: spill slots exhausted");

    // If needed, write back the old variable that was assigned to this
    // slot before reassigning it.
    if (state->regs[slot].needsWB) {
      genStoreSpillVariable(RA, state->regs[slot].assignedTempReg,
          getSpillMachineRegister(slot), curBlock, curCFGNode, true);
    }

    // Update the state of this spill slot.
    spillSlotInUse[slot] = true;
    argState[argIdx].spillSlot = slot;
    state->regs[slot].assignedTempReg = argState[argIdx].reg->ID;
    state->regs[slot].needsWB = argState[argIdx].isDestination;

    // Load the value of the variable in the spill register if not a
    // destination of the instruction.
    if (!argState[argIdx].isDestination) {
      genLoadSpillVariable(RA, argState[argIdx].reg->ID,
          getSpillMachineRegister(slot), curBlock, curCFGNode, true);
    }
  }

  // Rewrite the register identifiers to use the appropriate
  // register number instead of the variable number.
  for (int argIdx = 0; argIdx < numArgs; argIdx++) {
    t_instrArg *curReg = argState[argIdx].reg;
    if (argState[argIdx].spillSlot == -1) {
      // Normal case.
      curReg->ID = RA->bindings[curReg->ID];
    } else {
      // Spilled register case.
      curReg->ID = getSpillMachineRegister(argState[argIdx].spillSlot);
    }
  }
}

static void materializeRegAllocInBB(t_regAllocator *RA, t_basicBlock *curBlock)
{
  t_spillState state;
  for (int counter = 0; counter < NUM_SPILL_REGS; counter++) {
    state.regs[counter].assignedTempReg = REG_INVALID;
    state.regs[counter].needsWB = false;
  }

  t_bbNode *curCFGNode = NULL;
  t_listNode *curInnerNode = curBlock->nodes;
  while (curInnerNode != NULL) {
    curCFGNode = (t_bbNode *)curInnerNode->data;
    // Change the register IDs of the argument of the instruction according
    // to the given register allocation. Generate load and stores for spilled
    // registers.
    materializeRegAllocInBBForInstructionNode(RA, &state, curBlock, curCFGNode);
    curInnerNode = curInnerNode->next;
  }
  if (curCFGNode == NULL)
    fatalError("bug: invalid CFG where a block has no nodes");

  bool bbHasTermInstr = curBlock->nodes &&
      (isJumpInstruction(curCFGNode->instr) ||
          isExitInstruction(curCFGNode->instr));

  // Writeback everything at the end of the basic block.
  for (int counter = 0; counter < NUM_SPILL_REGS; counter++) {
    if (state.regs[counter].needsWB == false)
      continue;
    genStoreSpillVariable(RA, state.regs[counter].assignedTempReg,
        getSpillMachineRegister(counter), curBlock, curCFGNode, bbHasTermInstr);
  }
}

static void materializeRegAllocInCFG(t_regAllocator *RA)
{
  t_listNode *curBlockNode = RA->graph->blocks;
  while (curBlockNode != NULL) {
    t_basicBlock *curBlock = (t_basicBlock *)curBlockNode->data;
    materializeRegAllocInBB(RA, curBlock);
    curBlockNode = curBlockNode->next;
  }
}


void regallocRun(t_regAllocator *regalloc)
{
  // Bind each temporary register to a physical register using the linear scan
  // algorithm. Spilled registers are all tagged with the fictitious register
  // RA_SPILL_REQUIRED.
  executeLinearScan(regalloc);

  // Generate statically allocated globals for each spilled temporary register.
  materializeSpillMemory(regalloc);

  // Replace temporary register IDs with physical register IDs. In case of
  // spilled registers, add load/store instructions appropriately.
  materializeRegAllocInCFG(regalloc);

  // Rewrite the program object from the CFG.
  cfgToProgram(regalloc->program, regalloc->graph);
}


void dumpVariableBindings(t_regAllocator *RA, FILE *fout)
{
  if (fout == NULL)
    return;
  if (RA->bindings == NULL)
    return;

  for (t_regID tempReg = 0; tempReg < RA->tempRegNum; tempReg++) {
    t_regID physReg = RA->bindings[tempReg];

    char *regStr = registerIDToString(tempReg, false);
    fprintf(fout, "%s: ", regStr);
    free(regStr);

    if (physReg == RA_SPILL_REQUIRED) {
      t_listNode *spillLi = RA->spills;
      t_spillLocation *loc;
      while (spillLi) {
        loc = (t_spillLocation *)spillLi->data;
        if (loc->tempRegID == tempReg)
          break;
        spillLi = spillLi->next;
      }
      if (spillLi) {
        char *labelName = getLabelName(loc->label);
        fprintf(fout, "spilled to label %s\n", labelName);
        free(labelName);
      } else {
        fprintf(fout, "spilled to an undefined location\n");
      }
    } else if (physReg == RA_REGISTER_INVALID) {
      fprintf(fout, "unassigned\n");
    } else {
      char *reg = registerIDToString(physReg, true);
      fprintf(fout, "assigned to %s\n", reg);
      free(reg);
    }
  }

  fflush(fout);
}

void dumpLiveIntervals(t_listNode *intervals, FILE *fout)
{
  if (fout == NULL)
    return;

  t_listNode *curNode = intervals;
  while (curNode != NULL) {
    t_liveInterval *interval = (t_liveInterval *)curNode->data;

    char *regStr = registerIDToString(interval->tempRegID, false);
    fprintf(fout, "%s:\n", regStr);
    free(regStr);

    fprintf(fout, "  live interval = [%3d, %3d]\n", interval->startPoint,
        interval->endPoint);
    fprintf(fout, "  constraints = {");
    t_listNode *i = interval->mcRegConstraints;
    while (i) {
      char *reg;

      reg = registerIDToString((t_regID)LIST_DATA_TO_INT(i->data), true);
      fprintf(fout, "%s", reg);
      free(reg);

      if (i->next != NULL)
        fprintf(fout, ", ");
      i = i->next;
    }
    fprintf(fout, "}\n");

    curNode = curNode->next;
  }
  fflush(fout);
}

void regallocDump(t_regAllocator *RA, FILE *fout)
{
  if (RA == NULL)
    return;
  if (fout == NULL)
    return;

  fprintf(fout, "# Register Allocation dump\n\n");

  fprintf(fout, "## Statistics\n\n");
  fprintf(fout, "Number of available physical registers: %d\n", NUM_GP_REGS);
  fprintf(fout, "Number of virtual registers used: %d\n\n", RA->tempRegNum);

  fprintf(fout, "## Live intervals and constraints\n\n");
  dumpLiveIntervals(RA->liveIntervals, fout);
  fprintf(fout, "\n");

  fprintf(fout, "## Register assignment\n\n");
  dumpVariableBindings(RA, fout);

  fflush(fout);
}
