# Generated by Yosys 0.9 (git sha1 UNKNOWN, clang 12.0.0 -fPIC -Os)

.model top
.inputs SW[0] SW[1] SW[2] SW[3] clk SPI_SCK SPI_SS SPI_MOSI
.outputs LED_R LED_G LED_B SPI_MISO
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$1180[0]_new_ I1=$abc$5552$auto$opt_reduce.cc:132:opt_mux$438_new_inv_ I2=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$1231[2]_new_inv_ I3=$false O=$abc$5552$auto$rtlil.cc:1969:NotGate$5548
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$1350[0]_new_inv_ I1=$abc$5552$new_n315_ I2=$abc$5552$auto$simplemap.cc:256:simplemap_eqne$1372_new_inv_ I3=$false O=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$1231[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$5552$new_n313_ I1=state_spi[0] I2=state_spi[1] I3=$false O=$abc$5552$auto$simplemap.cc:256:simplemap_eqne$1372_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=state_spi[2] I1=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$1329[1]_new_inv_ I2=state_spi[3] I3=$false O=$abc$5552$new_n313_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=state_spi[4] I1=state_spi[5] I2=state_spi[6] I3=state_spi[7] O=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$1329[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=state_spi[3] I1=state_spi[2] I2=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$1329[1]_new_inv_ I3=$false O=$abc$5552$new_n315_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=state_spi[0] I1=state_spi[1] I2=$false I3=$false O=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$1350[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$5552$new_n322_ I1=$abc$5552$auto$simplemap.cc:256:simplemap_eqne$1421_new_inv_ I2=$abc$5552$auto$opt_reduce.cc:132:opt_mux$434_new_inv_ I3=$false O=$abc$5552$auto$opt_reduce.cc:132:opt_mux$438_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3954_new_ I1=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$4084_new_ I2=$false I3=$false O=$abc$5552$auto$opt_reduce.cc:132:opt_mux$434_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=state_spi[3] I1=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$1324[0]_new_inv_ I2=state_spi[2] I3=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$1329[1]_new_inv_ O=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3954_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=state_spi[0] I1=state_spi[1] I2=$false I3=$false O=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$1324[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=state_spi[2] I1=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$1350[0]_new_inv_ I2=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$1329[1]_new_inv_ I3=state_spi[3] O=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$4084_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$5552$new_n313_ I1=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$1324[0]_new_inv_ I2=$false I3=$false O=$abc$5552$new_n322_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=state_spi[3] I1=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$1423[0]_new_inv_ I2=state_spi[2] I3=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$1329[1]_new_inv_ O=$abc$5552$auto$simplemap.cc:256:simplemap_eqne$1421_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=state_spi[1] I1=state_spi[0] I2=$false I3=$false O=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$1423[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=state_spi[2] I1=state_spi[3] I2=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$1329[1]_new_inv_ I3=$false O=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$1180[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$1180[0]_new_ I1=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$1231[2]_new_inv_ I2=$false I3=$false O=$0\spi_rw[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$5552$new_n333_ I1=$abc$5552$new_n328_ I2=counter_send[7] I3=$abc$5552$new_n338_ O=$0\counter_send[7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=spi_ack I1=$abc$5552$auto$simplemap.cc:250:simplemap_eqne$3944[1]_new_ I2=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3954_new_ I3=$false O=$abc$5552$new_n328_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$5552$new_n330_ I1=$abc$5552$new_n332_ I2=counter_read[1] I3=$false O=$abc$5552$auto$simplemap.cc:250:simplemap_eqne$3944[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=counter_read[3] I1=counter_read[4] I2=$abc$5552$new_n331_ I3=$false O=$abc$5552$new_n330_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=counter_read[5] I1=counter_read[6] I2=counter_read[7] I3=$false O=$abc$5552$new_n331_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=counter_read[0] I1=counter_read[2] I2=$false I3=$false O=$abc$5552$new_n332_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$4084_new_ I1=$abc$5552$auto$simplemap.cc:256:simplemap_eqne$1372_new_inv_ I2=$abc$5552$new_n334_ I3=$false O=$abc$5552$new_n333_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$4080_new_inv_ I1=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$4084_new_ I2=spi_ack I3=$false O=$abc$5552$new_n334_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$5552$new_n337_ I1=$abc$5552$new_n336_ I2=spi_ack I3=$false O=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$4080_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=spi_dato[6] I1=spi_dato[7] I2=spi_dato[0] I3=spi_dato[4] O=$abc$5552$new_n336_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=spi_dato[1] I1=spi_dato[2] I2=spi_dato[3] I3=spi_dato[5] O=$abc$5552$new_n337_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$5552$auto$simplemap.cc:256:simplemap_eqne$1372_new_inv_ I1=spi_ack I2=$abc$5552$add$top.v:192$37_Y[7] I3=$false O=$abc$5552$new_n338_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$5552$new_n333_ I1=$abc$5552$new_n328_ I2=counter_send[6] I3=$abc$5552$new_n340_ O=$0\counter_send[7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$abc$5552$auto$simplemap.cc:256:simplemap_eqne$1372_new_inv_ I1=spi_ack I2=$abc$5552$add$top.v:192$37_Y[6] I3=$false O=$abc$5552$new_n340_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$5552$new_n333_ I1=$abc$5552$new_n328_ I2=counter_send[5] I3=$abc$5552$new_n342_ O=$0\counter_send[7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$abc$5552$auto$simplemap.cc:256:simplemap_eqne$1372_new_inv_ I1=spi_ack I2=$abc$5552$add$top.v:192$37_Y[5] I3=$false O=$abc$5552$new_n342_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$5552$new_n333_ I1=$abc$5552$new_n328_ I2=counter_send[4] I3=$abc$5552$new_n344_ O=$0\counter_send[7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$abc$5552$auto$simplemap.cc:256:simplemap_eqne$1372_new_inv_ I1=spi_ack I2=$abc$5552$add$top.v:192$37_Y[4] I3=$false O=$abc$5552$new_n344_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$5552$new_n333_ I1=$abc$5552$new_n328_ I2=counter_send[3] I3=$abc$5552$new_n346_ O=$0\counter_send[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$abc$5552$auto$simplemap.cc:256:simplemap_eqne$1372_new_inv_ I1=spi_ack I2=$abc$5552$add$top.v:192$37_Y[3] I3=$false O=$abc$5552$new_n346_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$5552$new_n333_ I1=$abc$5552$new_n328_ I2=counter_send[2] I3=$abc$5552$new_n348_ O=$0\counter_send[7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$abc$5552$auto$simplemap.cc:256:simplemap_eqne$1372_new_inv_ I1=spi_ack I2=$abc$5552$add$top.v:192$37_Y[2] I3=$false O=$abc$5552$new_n348_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$5552$new_n333_ I1=$abc$5552$new_n328_ I2=counter_send[1] I3=$abc$5552$new_n350_ O=$0\counter_send[7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=counter_send[0] I1=counter_send[1] I2=$abc$5552$auto$simplemap.cc:256:simplemap_eqne$1372_new_inv_ I3=spi_ack O=$abc$5552$new_n350_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110000000000000
.gate SB_LUT4 I0=$abc$5552$new_n333_ I1=$abc$5552$new_n328_ I2=counter_send[0] I3=$abc$5552$new_n352_ O=$0\counter_send[7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$abc$5552$auto$simplemap.cc:256:simplemap_eqne$1372_new_inv_ I1=spi_ack I2=$abc$5552$add$top.v:192$37_Y[0] I3=$false O=$abc$5552$new_n352_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$5552$auto$simplemap.cc:256:simplemap_eqne$1372_new_inv_ I1=$abc$5552$auto$opt_reduce.cc:132:opt_mux$434_new_inv_ I2=$false I3=$false O=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$4144
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$5552$new_n356_ I1=$abc$5552$add$top.v:223$43_Y[7] I2=$abc$5552$new_n355_ I3=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$4096 O=$0\counter_read[7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$5552$new_n334_ I1=counter_read[7] I2=$false I3=$false O=$abc$5552$new_n355_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$5552$auto$simplemap.cc:250:simplemap_eqne$3944[1]_new_ I1=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3954_new_ I2=spi_ack I3=$false O=$abc$5552$new_n356_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=state_spi[0] I1=$abc$5552$new_n315_ I2=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$4084_new_ I3=$false O=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$4096
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$5552$new_n356_ I1=$abc$5552$add$top.v:223$43_Y[6] I2=$abc$5552$new_n359_ I3=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$4096 O=$0\counter_read[7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$5552$new_n334_ I1=counter_read[6] I2=$false I3=$false O=$abc$5552$new_n359_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$5552$new_n356_ I1=$abc$5552$add$top.v:223$43_Y[5] I2=$abc$5552$new_n361_ I3=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$4096 O=$0\counter_read[7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$5552$new_n334_ I1=counter_read[5] I2=$false I3=$false O=$abc$5552$new_n361_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$5552$new_n356_ I1=$abc$5552$add$top.v:223$43_Y[4] I2=$abc$5552$new_n363_ I3=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$4096 O=$0\counter_read[7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$5552$new_n334_ I1=counter_read[4] I2=$false I3=$false O=$abc$5552$new_n363_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$5552$new_n356_ I1=$abc$5552$add$top.v:223$43_Y[3] I2=$abc$5552$new_n365_ I3=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$4096 O=$0\counter_read[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$5552$new_n334_ I1=counter_read[3] I2=$false I3=$false O=$abc$5552$new_n365_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$5552$new_n356_ I1=$abc$5552$add$top.v:223$43_Y[2] I2=$abc$5552$new_n367_ I3=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$4096 O=$0\counter_read[7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$5552$new_n334_ I1=counter_read[2] I2=$false I3=$false O=$abc$5552$new_n367_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$5552$new_n334_ I1=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$4096 I2=counter_read[1] I3=$abc$5552$new_n369_ O=$0\counter_read[7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101000000
.gate SB_LUT4 I0=counter_read[0] I1=counter_read[1] I2=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3954_new_ I3=spi_ack O=$abc$5552$new_n369_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110000000000000
.gate SB_LUT4 I0=$abc$5552$new_n356_ I1=$abc$5552$add$top.v:223$43_Y[0] I2=$abc$5552$new_n371_ I3=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$4096 O=$0\counter_read[7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$5552$new_n334_ I1=counter_read[0] I2=$false I3=$false O=$abc$5552$new_n371_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$5552$auto$simplemap.cc:168:logic_reduce$1003_new_inv_ I1=$abc$5552$auto$simplemap.cc:256:simplemap_eqne$1372_new_inv_ I2=data_to_send[7] I3=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$2534[1]_new_ O=$0\spi_dati[7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101000000
.gate SB_LUT4 I0=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$1180[0]_new_ I1=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$1423[0]_new_inv_ I2=$false I3=$false O=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$2534[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$5552$auto$simplemap.cc:168:logic_reduce$1000[1]_new_inv_ I1=$abc$5552$auto$simplemap.cc:168:logic_reduce$1000[0]_new_inv_ I2=$false I3=$false O=$abc$5552$auto$simplemap.cc:168:logic_reduce$1003_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=counter_send[4] I1=counter_send[5] I2=counter_send[6] I3=counter_send[7] O=$abc$5552$auto$simplemap.cc:168:logic_reduce$1000[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=counter_send[0] I1=counter_send[1] I2=counter_send[2] I3=counter_send[3] O=$abc$5552$auto$simplemap.cc:168:logic_reduce$1000[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$1180[0]_new_ I1=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$1324[0]_new_inv_ I2=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$2569[0]_new_ I3=$false O=$0\spi_dati[7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$5552$auto$simplemap.cc:168:logic_reduce$1003_new_inv_ I1=$abc$5552$auto$simplemap.cc:256:simplemap_eqne$1372_new_inv_ I2=data_to_send[0] I3=$false O=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$2569[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$1231[2]_new_inv_ I1=$abc$5552$auto$opt_reduce.cc:132:opt_mux$438_new_inv_ I2=$false I3=$false O=$0\spi_adr[7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$1180[0]_new_ I1=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$1324[0]_new_inv_ I2=$abc$5552$new_n381_ I3=$false O=$0\spi_adr[7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=state_spi[1] I1=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$1180[0]_new_ I2=state_spi[0] I3=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$4096 O=$abc$5552$new_n381_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$1180[0]_new_ I1=state_spi[0] I2=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$1231[2]_new_inv_ I3=$false O=$0\spi_adr[7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$5552$new_n384_ I1=$abc$5552$new_n385_ I2=$abc$5552$procmux$369.B_AND_S[11]_new_ I3=$abc$5552$new_n322_ O=$0\state_spi[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111110
.gate SB_LUT4 I0=spi_ack I1=state_spi[3] I2=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$4096 I3=$false O=$abc$5552$new_n384_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$2838[1]_new_ I1=$abc$5552$auto$simplemap.cc:256:simplemap_eqne$1421_new_inv_ I2=$false I3=$false O=$abc$5552$new_n385_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$1645[1]_new_ I1=$abc$5552$auto$simplemap.cc:168:logic_reduce$1000[1]_new_inv_ I2=$abc$5552$auto$alumacc.cc:491:replace_alu$466[7] I3=is_spi_init O=$abc$5552$new_n387_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=counter_send[0] I1=counter_send[3] I2=counter_send[2] I3=counter_send[1] O=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$1645[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=is_spi_init I1=spi_ack I2=$abc$5552$auto$simplemap.cc:256:simplemap_eqne$1372_new_inv_ I3=$false O=$abc$5552$procmux$369.B_AND_S[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=state_spi[2] I1=spi_ack I2=$abc$5552$new_n381_ I3=$abc$5552$new_n391_ O=$0\state_spi[7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111011101110
.gate SB_LUT4 I0=is_spi_init I1=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$2838[1]_new_ I2=$abc$5552$auto$simplemap.cc:256:simplemap_eqne$1372_new_inv_ I3=$false O=$abc$5552$new_n391_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$5552$new_n387_ I1=spi_dato[3] I2=spi_ack I3=$abc$5552$auto$simplemap.cc:256:simplemap_eqne$1421_new_inv_ O=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$2838[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=spi_dato[3] I1=$abc$5552$auto$simplemap.cc:256:simplemap_eqne$1421_new_inv_ I2=$false I3=$false O=$abc$5552$new_n395_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=spi_ack I1=spi_dato[4] I2=$false I3=$false O=$abc$5552$new_n406_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$5552$auto$simplemap.cc:250:simplemap_eqne$3944[1]_new_ I1=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3954_new_ I2=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$4954[1]_new_inv_ I3=spi_ack O=$abc$5552$auto$dff2dffe.cc:175:make_patterns_logic$3960
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=command_data[0][0] I1=command_data[0][1] I2=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$1069[1]_new_inv_ I3=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$1088[1]_new_inv_ O=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$4954[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=command_data[0][4] I1=command_data[0][5] I2=command_data[0][6] I3=command_data[0][7] O=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$1069[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=command_data[0][3] I1=command_data[0][2] I2=$false I3=$false O=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$1088[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$5552$new_n384_ I1=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$4080_new_inv_ I2=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$4084_new_ I3=$false O=$abc$5552$auto$dff2dffe.cc:175:make_patterns_logic$4090
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$5552$new_n420_ I1=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$4954[1]_new_inv_ I2=$abc$5552$new_n413_ I3=$false O=$abc$5552$auto$dff2dffe.cc:175:make_patterns_logic$4270
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$5552$new_n418_ I1=$abc$5552$new_n414_ I2=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3954_new_ I3=spi_ack O=$abc$5552$new_n413_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$5552$auto$simplemap.cc:168:logic_reduce$1049_new_inv_ I1=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$4255[1]_new_ I2=$false I3=$false O=$abc$5552$new_n414_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=counter_read[3] I1=counter_read[4] I2=$abc$5552$new_n331_ I3=$abc$5552$auto$rtlil.cc:1862:And$592_new_ O=$abc$5552$auto$simplemap.cc:168:logic_reduce$1049_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=counter_read[0] I1=counter_read[1] I2=counter_read[2] I3=$false O=$abc$5552$auto$rtlil.cc:1862:And$592_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=command_data[0][3] I1=command_data[0][0] I2=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$1069[1]_new_inv_ I3=command_data[0][1] O=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$4255[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$4954[1]_new_inv_ I1=$abc$5552$new_n419_ I2=$false I3=$false O=$abc$5552$new_n418_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$1069[1]_new_inv_ I1=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$1088[1]_new_inv_ I2=command_data[0][1] I3=$false O=$abc$5552$new_n419_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$5552$procmux$171_Y[7]_new_ I1=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$4239_new_inv_ I2=$abc$5552$new_n414_ I3=$false O=$abc$5552$new_n420_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$5552$auto$simplemap.cc:168:logic_reduce$1049_new_inv_ I1=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$4235[1]_new_inv_ I2=spi_ack I3=$false O=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$4239_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=command_data[0][0] I1=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$1088[1]_new_inv_ I2=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$1069[1]_new_inv_ I3=command_data[0][1] O=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$4235[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=counter_read[1] I1=$abc$5552$new_n332_ I2=$abc$5552$new_n330_ I3=$abc$5552$auto$alumacc.cc:491:replace_alu$455[7] O=$abc$5552$procmux$171_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$5552$auto$simplemap.cc:168:logic_reduce$1049_new_inv_ I1=$abc$5552$new_n413_ I2=$abc$5552$new_n419_ I3=$false O=$abc$5552$auto$dff2dffe.cc:175:make_patterns_logic$4967
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=command_data[0][2] I1=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$4255[1]_new_ I2=$false I3=$false O=$abc$5552$auto$simplemap.cc:250:simplemap_eqne$4203[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=counter_vector[0] I1=$abc$5552$add$top.v:237$53_Y[0] I2=$abc$5552$procmux$171_Y[7]_new_ I3=$false O=$0\counter_vector[3:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$5552$procmux$171_Y[7]_new_ I1=counter_vector[0] I2=counter_vector[1] I3=$false O=$0\counter_vector[3:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111000
.gate SB_LUT4 I0=counter_vector[2] I1=$abc$5552$add$top.v:237$53_Y[2] I2=$abc$5552$procmux$171_Y[7]_new_ I3=$false O=$0\counter_vector[3:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=counter_vector[3] I1=$abc$5552$add$top.v:237$53_Y[3] I2=$abc$5552$procmux$171_Y[7]_new_ I3=$false O=$0\counter_vector[3:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$5552$auto$simplemap.cc:250:simplemap_eqne$4203[3]_new_ I1=$abc$5552$new_n432_ I2=spi_dato[0] I3=$abc$5552$auto$simplemap.cc:168:logic_reduce$1049_new_inv_ O=$0\data_to_send[7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011001110
.gate SB_LUT4 I0=spi_dato[0] I1=$abc$5552$memrd$\data_vector$top.v:241$57_DATA[0]_new_inv_ I2=$abc$5552$auto$simplemap.cc:250:simplemap_eqne$4203[3]_new_ I3=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$4954[1]_new_inv_ O=$abc$5552$new_n432_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=$abc$5552$new_n434_ I1=$abc$5552$new_n438_ I2=$abc$5552$new_n442_ I3=$abc$5552$new_n446_ O=$abc$5552$memrd$\data_vector$top.v:241$57_DATA[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$5552$new_n437_ I1=$abc$5552$new_n436_ I2=$abc$5552$auto$rtlil.cc:1862:And$777_new_ I3=$false O=$abc$5552$new_n434_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=counter_vector[3] I1=counter_vector[2] I2=$false I3=$false O=$abc$5552$auto$rtlil.cc:1862:And$777_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=data_vector[4][0] I1=data_vector[6][0] I2=counter_vector[0] I3=counter_vector[1] O=$abc$5552$new_n436_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=data_vector[5][0] I1=data_vector[7][0] I2=counter_vector[1] I3=counter_vector[0] O=$abc$5552$new_n437_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$5552$new_n441_ I1=$abc$5552$new_n440_ I2=$abc$5552$auto$rtlil.cc:1862:And$805_new_ I3=$false O=$abc$5552$new_n438_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=counter_vector[2] I1=counter_vector[3] I2=$false I3=$false O=$abc$5552$auto$rtlil.cc:1862:And$805_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=data_vector[8][0] I1=data_vector[10][0] I2=counter_vector[0] I3=counter_vector[1] O=$abc$5552$new_n440_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=data_vector[9][0] I1=data_vector[11][0] I2=counter_vector[1] I3=counter_vector[0] O=$abc$5552$new_n441_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$5552$new_n445_ I1=$abc$5552$new_n444_ I2=$abc$5552$auto$rtlil.cc:1862:And$831_new_ I3=$false O=$abc$5552$new_n442_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=counter_vector[2] I1=counter_vector[3] I2=$false I3=$false O=$abc$5552$auto$rtlil.cc:1862:And$831_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=data_vector[12][0] I1=data_vector[14][0] I2=counter_vector[0] I3=counter_vector[1] O=$abc$5552$new_n444_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=data_vector[13][0] I1=data_vector[15][0] I2=counter_vector[1] I3=counter_vector[0] O=$abc$5552$new_n445_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$5552$new_n449_ I1=$abc$5552$new_n448_ I2=$abc$5552$auto$rtlil.cc:1862:And$739_new_ I3=$false O=$abc$5552$new_n446_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=counter_vector[2] I1=counter_vector[3] I2=$false I3=$false O=$abc$5552$auto$rtlil.cc:1862:And$739_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=data_vector[2][0] I1=data_vector[1][0] I2=counter_vector[0] I3=counter_vector[1] O=$abc$5552$new_n448_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=data_vector[0][0] I1=data_vector[3][0] I2=counter_vector[0] I3=counter_vector[1] O=$abc$5552$new_n449_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=data_vector[4][1] I1=data_vector[6][1] I2=counter_vector[0] I3=counter_vector[1] O=$abc$5552$new_n463_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=data_vector[4][2] I1=data_vector[6][2] I2=counter_vector[0] I3=counter_vector[1] O=$abc$5552$new_n479_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$5552$auto$simplemap.cc:250:simplemap_eqne$4203[3]_new_ I1=$abc$5552$new_n483_ I2=spi_dato[3] I3=$abc$5552$auto$simplemap.cc:168:logic_reduce$1049_new_inv_ O=$0\data_to_send[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011001110
.gate SB_LUT4 I0=spi_dato[3] I1=$abc$5552$memrd$\data_vector$top.v:241$57_DATA[3]_new_inv_ I2=$abc$5552$auto$simplemap.cc:250:simplemap_eqne$4203[3]_new_ I3=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$4954[1]_new_inv_ O=$abc$5552$new_n483_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=$abc$5552$new_n485_ I1=$abc$5552$new_n488_ I2=$abc$5552$new_n491_ I3=$abc$5552$new_n494_ O=$abc$5552$memrd$\data_vector$top.v:241$57_DATA[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$5552$new_n487_ I1=$abc$5552$new_n486_ I2=$abc$5552$auto$rtlil.cc:1862:And$777_new_ I3=$false O=$abc$5552$new_n485_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=data_vector[4][3] I1=data_vector[6][3] I2=counter_vector[0] I3=counter_vector[1] O=$abc$5552$new_n486_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=data_vector[5][3] I1=data_vector[7][3] I2=counter_vector[1] I3=counter_vector[0] O=$abc$5552$new_n487_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$5552$new_n490_ I1=$abc$5552$new_n489_ I2=$abc$5552$auto$rtlil.cc:1862:And$805_new_ I3=$false O=$abc$5552$new_n488_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=data_vector[8][3] I1=data_vector[10][3] I2=counter_vector[0] I3=counter_vector[1] O=$abc$5552$new_n489_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=data_vector[9][3] I1=data_vector[11][3] I2=counter_vector[1] I3=counter_vector[0] O=$abc$5552$new_n490_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$5552$new_n493_ I1=$abc$5552$new_n492_ I2=$abc$5552$auto$rtlil.cc:1862:And$831_new_ I3=$false O=$abc$5552$new_n491_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=data_vector[12][3] I1=data_vector[14][3] I2=counter_vector[0] I3=counter_vector[1] O=$abc$5552$new_n492_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=data_vector[13][3] I1=data_vector[15][3] I2=counter_vector[1] I3=counter_vector[0] O=$abc$5552$new_n493_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$5552$new_n496_ I1=$abc$5552$new_n495_ I2=$abc$5552$auto$rtlil.cc:1862:And$739_new_ I3=$false O=$abc$5552$new_n494_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=data_vector[2][3] I1=data_vector[1][3] I2=counter_vector[0] I3=counter_vector[1] O=$abc$5552$new_n495_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=data_vector[0][3] I1=data_vector[3][3] I2=counter_vector[0] I3=counter_vector[1] O=$abc$5552$new_n496_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$5552$new_n502_ I1=$abc$5552$new_n505_ I2=$abc$5552$new_n508_ I3=$abc$5552$new_n499_ O=$abc$5552$new_n498_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$5552$new_n500_ I1=$abc$5552$new_n501_ I2=$abc$5552$auto$rtlil.cc:1862:And$805_new_ I3=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$4954[1]_new_inv_ O=$abc$5552$new_n499_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=data_vector[8][4] I1=data_vector[10][4] I2=counter_vector[0] I3=counter_vector[1] O=$abc$5552$new_n500_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=data_vector[9][4] I1=data_vector[11][4] I2=counter_vector[1] I3=counter_vector[0] O=$abc$5552$new_n501_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$5552$new_n504_ I1=$abc$5552$new_n503_ I2=$abc$5552$auto$rtlil.cc:1862:And$739_new_ I3=$false O=$abc$5552$new_n502_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=data_vector[0][4] I1=data_vector[2][4] I2=counter_vector[0] I3=counter_vector[1] O=$abc$5552$new_n503_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=data_vector[1][4] I1=data_vector[3][4] I2=counter_vector[1] I3=counter_vector[0] O=$abc$5552$new_n504_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$5552$new_n507_ I1=$abc$5552$new_n506_ I2=$abc$5552$auto$rtlil.cc:1862:And$777_new_ I3=$false O=$abc$5552$new_n505_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=data_vector[6][4] I1=data_vector[5][4] I2=counter_vector[0] I3=counter_vector[1] O=$abc$5552$new_n506_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=data_vector[4][4] I1=data_vector[7][4] I2=counter_vector[0] I3=counter_vector[1] O=$abc$5552$new_n507_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$5552$new_n510_ I1=$abc$5552$new_n509_ I2=$abc$5552$auto$rtlil.cc:1862:And$831_new_ I3=$false O=$abc$5552$new_n508_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=data_vector[14][4] I1=data_vector[15][4] I2=counter_vector[0] I3=counter_vector[1] O=$abc$5552$new_n509_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=data_vector[12][4] I1=data_vector[13][4] I2=counter_vector[1] I3=counter_vector[0] O=$abc$5552$new_n510_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$5552$auto$simplemap.cc:250:simplemap_eqne$4203[3]_new_ I1=$abc$5552$new_n515_ I2=spi_dato[5] I3=$abc$5552$auto$simplemap.cc:168:logic_reduce$1049_new_inv_ O=$0\data_to_send[7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011001110
.gate SB_LUT4 I0=spi_dato[5] I1=$abc$5552$memrd$\data_vector$top.v:241$57_DATA[5]_new_inv_ I2=$abc$5552$auto$simplemap.cc:250:simplemap_eqne$4203[3]_new_ I3=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$4954[1]_new_inv_ O=$abc$5552$new_n515_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=$abc$5552$new_n517_ I1=$abc$5552$new_n520_ I2=$abc$5552$new_n523_ I3=$abc$5552$new_n526_ O=$abc$5552$memrd$\data_vector$top.v:241$57_DATA[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$5552$new_n519_ I1=$abc$5552$new_n518_ I2=$abc$5552$auto$rtlil.cc:1862:And$831_new_ I3=$false O=$abc$5552$new_n517_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=data_vector[12][5] I1=data_vector[14][5] I2=counter_vector[0] I3=counter_vector[1] O=$abc$5552$new_n518_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=data_vector[13][5] I1=data_vector[15][5] I2=counter_vector[1] I3=counter_vector[0] O=$abc$5552$new_n519_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$5552$new_n522_ I1=$abc$5552$new_n521_ I2=$abc$5552$auto$rtlil.cc:1862:And$805_new_ I3=$false O=$abc$5552$new_n520_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=data_vector[8][5] I1=data_vector[10][5] I2=counter_vector[0] I3=counter_vector[1] O=$abc$5552$new_n521_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=data_vector[9][5] I1=data_vector[11][5] I2=counter_vector[1] I3=counter_vector[0] O=$abc$5552$new_n522_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$5552$new_n525_ I1=$abc$5552$new_n524_ I2=$abc$5552$auto$rtlil.cc:1862:And$777_new_ I3=$false O=$abc$5552$new_n523_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=data_vector[4][5] I1=data_vector[6][5] I2=counter_vector[0] I3=counter_vector[1] O=$abc$5552$new_n524_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=data_vector[5][5] I1=data_vector[7][5] I2=counter_vector[1] I3=counter_vector[0] O=$abc$5552$new_n525_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$5552$new_n528_ I1=$abc$5552$new_n527_ I2=$abc$5552$auto$rtlil.cc:1862:And$739_new_ I3=$false O=$abc$5552$new_n526_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=data_vector[2][5] I1=data_vector[1][5] I2=counter_vector[0] I3=counter_vector[1] O=$abc$5552$new_n527_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=data_vector[0][5] I1=data_vector[3][5] I2=counter_vector[0] I3=counter_vector[1] O=$abc$5552$new_n528_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$5552$new_n534_ I1=$abc$5552$new_n537_ I2=$abc$5552$new_n540_ I3=$abc$5552$new_n531_ O=$abc$5552$new_n530_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$5552$new_n532_ I1=$abc$5552$new_n533_ I2=$abc$5552$auto$rtlil.cc:1862:And$805_new_ I3=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$4954[1]_new_inv_ O=$abc$5552$new_n531_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=data_vector[8][6] I1=data_vector[10][6] I2=counter_vector[0] I3=counter_vector[1] O=$abc$5552$new_n532_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=data_vector[9][6] I1=data_vector[11][6] I2=counter_vector[1] I3=counter_vector[0] O=$abc$5552$new_n533_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$5552$new_n536_ I1=$abc$5552$new_n535_ I2=$abc$5552$auto$rtlil.cc:1862:And$739_new_ I3=$false O=$abc$5552$new_n534_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=data_vector[0][6] I1=data_vector[2][6] I2=counter_vector[0] I3=counter_vector[1] O=$abc$5552$new_n535_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=data_vector[1][6] I1=data_vector[3][6] I2=counter_vector[1] I3=counter_vector[0] O=$abc$5552$new_n536_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$5552$new_n539_ I1=$abc$5552$new_n538_ I2=$abc$5552$auto$rtlil.cc:1862:And$777_new_ I3=$false O=$abc$5552$new_n537_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=data_vector[6][6] I1=data_vector[5][6] I2=counter_vector[0] I3=counter_vector[1] O=$abc$5552$new_n538_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=data_vector[4][6] I1=data_vector[7][6] I2=counter_vector[0] I3=counter_vector[1] O=$abc$5552$new_n539_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$5552$new_n542_ I1=$abc$5552$new_n541_ I2=$abc$5552$auto$rtlil.cc:1862:And$831_new_ I3=$false O=$abc$5552$new_n540_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=data_vector[14][6] I1=data_vector[15][6] I2=counter_vector[0] I3=counter_vector[1] O=$abc$5552$new_n541_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=data_vector[12][6] I1=data_vector[13][6] I2=counter_vector[1] I3=counter_vector[0] O=$abc$5552$new_n542_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$5552$auto$simplemap.cc:250:simplemap_eqne$4203[3]_new_ I1=$abc$5552$new_n547_ I2=spi_dato[7] I3=$abc$5552$auto$simplemap.cc:168:logic_reduce$1049_new_inv_ O=$0\data_to_send[7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011001110
.gate SB_LUT4 I0=spi_dato[7] I1=$abc$5552$memrd$\data_vector$top.v:241$57_DATA[7]_new_inv_ I2=$abc$5552$auto$simplemap.cc:250:simplemap_eqne$4203[3]_new_ I3=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$4954[1]_new_inv_ O=$abc$5552$new_n547_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=$abc$5552$new_n549_ I1=$abc$5552$new_n552_ I2=$abc$5552$new_n555_ I3=$abc$5552$new_n558_ O=$abc$5552$memrd$\data_vector$top.v:241$57_DATA[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$5552$new_n551_ I1=$abc$5552$new_n550_ I2=$abc$5552$auto$rtlil.cc:1862:And$831_new_ I3=$false O=$abc$5552$new_n549_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=data_vector[12][7] I1=data_vector[14][7] I2=counter_vector[0] I3=counter_vector[1] O=$abc$5552$new_n550_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=data_vector[13][7] I1=data_vector[15][7] I2=counter_vector[1] I3=counter_vector[0] O=$abc$5552$new_n551_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$5552$new_n554_ I1=$abc$5552$new_n553_ I2=$abc$5552$auto$rtlil.cc:1862:And$805_new_ I3=$false O=$abc$5552$new_n552_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=data_vector[8][7] I1=data_vector[10][7] I2=counter_vector[0] I3=counter_vector[1] O=$abc$5552$new_n553_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=data_vector[9][7] I1=data_vector[11][7] I2=counter_vector[1] I3=counter_vector[0] O=$abc$5552$new_n554_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$5552$new_n557_ I1=$abc$5552$new_n556_ I2=$abc$5552$auto$rtlil.cc:1862:And$777_new_ I3=$false O=$abc$5552$new_n555_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=data_vector[4][7] I1=data_vector[6][7] I2=counter_vector[0] I3=counter_vector[1] O=$abc$5552$new_n556_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=data_vector[5][7] I1=data_vector[7][7] I2=counter_vector[1] I3=counter_vector[0] O=$abc$5552$new_n557_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$5552$new_n560_ I1=$abc$5552$new_n559_ I2=$abc$5552$auto$rtlil.cc:1862:And$739_new_ I3=$false O=$abc$5552$new_n558_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=data_vector[2][7] I1=data_vector[1][7] I2=counter_vector[0] I3=counter_vector[1] O=$abc$5552$new_n559_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=data_vector[0][7] I1=data_vector[3][7] I2=counter_vector[0] I3=counter_vector[1] O=$abc$5552$new_n560_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$5552$new_n562_ I1=$abc$5552$procmux$171_Y[7]_new_ I2=$abc$5552$auto$rtlil.cc:1862:And$767_new_ I3=$abc$5552$auto$rtlil.cc:1862:And$777_new_ O=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3031
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$4239_new_inv_ I1=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3954_new_ I2=$false I3=$false O=$abc$5552$new_n562_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=counter_vector[0] I1=counter_vector[1] I2=$false I3=$false O=$abc$5552$auto$rtlil.cc:1862:And$767_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$5552$new_n562_ I1=$abc$5552$procmux$171_Y[7]_new_ I2=$abc$5552$auto$rtlil.cc:1862:And$759_new_ I3=$abc$5552$auto$rtlil.cc:1862:And$777_new_ O=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3145
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=counter_vector[0] I1=counter_vector[1] I2=$false I3=$false O=$abc$5552$auto$rtlil.cc:1862:And$759_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$5552$new_n562_ I1=$abc$5552$procmux$171_Y[7]_new_ I2=$abc$5552$auto$rtlil.cc:1862:And$749_new_ I3=$abc$5552$auto$rtlil.cc:1862:And$777_new_ O=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3193
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=counter_vector[1] I1=counter_vector[0] I2=$false I3=$false O=$abc$5552$auto$rtlil.cc:1862:And$749_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$5552$new_n562_ I1=$abc$5552$procmux$171_Y[7]_new_ I2=$abc$5552$auto$rtlil.cc:1862:And$733_new_ I3=$abc$5552$auto$rtlil.cc:1862:And$777_new_ O=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3241
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=counter_vector[0] I1=counter_vector[1] I2=$false I3=$false O=$abc$5552$auto$rtlil.cc:1862:And$733_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$5552$new_n562_ I1=$abc$5552$procmux$171_Y[7]_new_ I2=$abc$5552$auto$rtlil.cc:1862:And$733_new_ I3=$abc$5552$auto$rtlil.cc:1862:And$831_new_ O=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3577
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$5552$new_n562_ I1=$abc$5552$procmux$171_Y[7]_new_ I2=$abc$5552$auto$rtlil.cc:1862:And$767_new_ I3=$abc$5552$auto$rtlil.cc:1862:And$739_new_ O=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3289
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$5552$new_n562_ I1=$abc$5552$procmux$171_Y[7]_new_ I2=$abc$5552$auto$rtlil.cc:1862:And$767_new_ I3=$abc$5552$auto$rtlil.cc:1862:And$805_new_ O=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3625
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$5552$new_n562_ I1=$abc$5552$procmux$171_Y[7]_new_ I2=$abc$5552$auto$rtlil.cc:1862:And$759_new_ I3=$abc$5552$auto$rtlil.cc:1862:And$739_new_ O=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3337
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$5552$new_n562_ I1=$abc$5552$procmux$171_Y[7]_new_ I2=$abc$5552$auto$rtlil.cc:1862:And$749_new_ I3=$abc$5552$auto$rtlil.cc:1862:And$739_new_ O=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3385
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$5552$new_n562_ I1=$abc$5552$procmux$171_Y[7]_new_ I2=$abc$5552$auto$rtlil.cc:1862:And$733_new_ I3=$abc$5552$auto$rtlil.cc:1862:And$739_new_ O=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$5292
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=counter_read[0] I1=counter_read[1] I2=counter_read[2] I3=$abc$5552$auto$rtlil.cc:1863:Or$495_new_ O=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$5244
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$5552$auto$opt_reduce.cc:132:opt_mux$434_new_inv_ I1=spi_ack I2=$false I3=$false O=$abc$5552$auto$rtlil.cc:1863:Or$495_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=counter_read[1] I1=counter_read[2] I2=$abc$5552$auto$rtlil.cc:1863:Or$495_new_ I3=counter_read[0] O=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$5552$new_n562_ I1=$abc$5552$procmux$171_Y[7]_new_ I2=$abc$5552$auto$rtlil.cc:1862:And$767_new_ I3=$abc$5552$auto$rtlil.cc:1862:And$831_new_ O=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3433
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$5552$auto$simplemap.cc:168:logic_reduce$1003_new_inv_ I1=$abc$5552$auto$simplemap.cc:256:simplemap_eqne$1372_new_inv_ I2=data_to_send[1] I3=$false O=$0\spi_dati[7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$5552$auto$simplemap.cc:168:logic_reduce$1003_new_inv_ I1=$abc$5552$auto$simplemap.cc:256:simplemap_eqne$1372_new_inv_ I2=data_to_send[2] I3=$false O=$0\spi_dati[7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$5552$auto$simplemap.cc:168:logic_reduce$1003_new_inv_ I1=$abc$5552$auto$simplemap.cc:256:simplemap_eqne$1372_new_inv_ I2=data_to_send[3] I3=$false O=$0\spi_dati[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$5552$auto$simplemap.cc:168:logic_reduce$1003_new_inv_ I1=$abc$5552$auto$simplemap.cc:256:simplemap_eqne$1372_new_inv_ I2=data_to_send[4] I3=$false O=$0\spi_dati[7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$5552$auto$simplemap.cc:168:logic_reduce$1003_new_inv_ I1=$abc$5552$auto$simplemap.cc:256:simplemap_eqne$1372_new_inv_ I2=data_to_send[5] I3=$false O=$0\spi_dati[7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=data_to_send[6] I1=$abc$5552$auto$simplemap.cc:168:logic_reduce$1003_new_inv_ I2=$abc$5552$auto$simplemap.cc:256:simplemap_eqne$1372_new_inv_ I3=$false O=$0\spi_dati[7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$5552$new_n562_ I1=$abc$5552$procmux$171_Y[7]_new_ I2=$abc$5552$auto$rtlil.cc:1862:And$759_new_ I3=$abc$5552$auto$rtlil.cc:1862:And$805_new_ O=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3673
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$5552$auto$rtlil.cc:1863:Or$495_new_ I1=spi_dato[0] I2=$false I3=$false O=$abc$5552$auto$rtlil.cc:1862:And$519[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$5552$auto$rtlil.cc:1863:Or$495_new_ I1=spi_dato[1] I2=$false I3=$false O=$abc$5552$auto$rtlil.cc:1862:And$519[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$5552$auto$rtlil.cc:1863:Or$495_new_ I1=spi_dato[2] I2=$false I3=$false O=$abc$5552$auto$rtlil.cc:1862:And$519[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$5552$auto$rtlil.cc:1863:Or$495_new_ I1=spi_dato[3] I2=$false I3=$false O=$abc$5552$auto$rtlil.cc:1862:And$519[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$5552$auto$opt_reduce.cc:132:opt_mux$434_new_inv_ I1=$abc$5552$new_n406_ I2=$false I3=$false O=$abc$5552$auto$rtlil.cc:1862:And$519[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$5552$auto$rtlil.cc:1863:Or$495_new_ I1=spi_dato[5] I2=$false I3=$false O=$abc$5552$auto$rtlil.cc:1862:And$519[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$5552$auto$rtlil.cc:1863:Or$495_new_ I1=spi_dato[6] I2=$false I3=$false O=$abc$5552$auto$rtlil.cc:1862:And$519[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$5552$auto$rtlil.cc:1863:Or$495_new_ I1=spi_dato[7] I2=$false I3=$false O=$abc$5552$auto$rtlil.cc:1862:And$519[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$5552$new_n562_ I1=$abc$5552$procmux$171_Y[7]_new_ I2=$abc$5552$auto$rtlil.cc:1862:And$749_new_ I3=$abc$5552$auto$rtlil.cc:1862:And$805_new_ O=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3721
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$5552$new_n562_ I1=$abc$5552$procmux$171_Y[7]_new_ I2=$abc$5552$auto$rtlil.cc:1862:And$759_new_ I3=$abc$5552$auto$rtlil.cc:1862:And$831_new_ O=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3481
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$5552$new_n562_ I1=$abc$5552$procmux$171_Y[7]_new_ I2=$abc$5552$auto$rtlil.cc:1862:And$733_new_ I3=$abc$5552$auto$rtlil.cc:1862:And$805_new_ O=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3079
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$5552$new_n562_ I1=$abc$5552$procmux$171_Y[7]_new_ I2=$abc$5552$auto$rtlil.cc:1862:And$749_new_ I3=$abc$5552$auto$rtlil.cc:1862:And$831_new_ O=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3529
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=counter_read[7] I1=$false I2=$false I3=$false O=$abc$5552$auto$alumacc.cc:474:replace_alu$453.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=counter_read[6] I1=$false I2=$false I3=$false O=$abc$5552$auto$alumacc.cc:474:replace_alu$453.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=counter_read[5] I1=$false I2=$false I3=$false O=$abc$5552$auto$alumacc.cc:474:replace_alu$453.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=counter_read[4] I1=$false I2=$false I3=$false O=$abc$5552$auto$alumacc.cc:474:replace_alu$453.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=counter_read[3] I1=$false I2=$false I3=$false O=$abc$5552$auto$alumacc.cc:474:replace_alu$453.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=counter_read[1] I1=$false I2=$false I3=$false O=$abc$5552$auto$alumacc.cc:474:replace_alu$453.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=counter_send[7] I1=$false I2=$false I3=$false O=$abc$5552$auto$alumacc.cc:474:replace_alu$464.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=counter_send[6] I1=$false I2=$false I3=$false O=$abc$5552$auto$alumacc.cc:474:replace_alu$464.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=counter_send[5] I1=$false I2=$false I3=$false O=$abc$5552$auto$alumacc.cc:474:replace_alu$464.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=counter_send[4] I1=$false I2=$false I3=$false O=$abc$5552$auto$alumacc.cc:474:replace_alu$464.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=counter_send[3] I1=$false I2=$false I3=$false O=$abc$5552$auto$alumacc.cc:474:replace_alu$464.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=counter_send[0] I1=$false I2=$false I3=$false O=$abc$5552$auto$alumacc.cc:474:replace_alu$464.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$1180[0]_new_ I1=$abc$5552$auto$opt_reduce.cc:132:opt_mux$438_new_inv_ I2=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$1231[2]_new_inv_ I3=$false O=$0\spi_adr[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=spi_ack I1=$false I2=$false I3=$false O=$abc$5552$procmux$101_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=counter_send[1] I1=$false I2=$false I3=$false O=$abc$5552$auto$alumacc.cc:474:replace_alu$464.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=counter_read[2] I1=$false I2=$false I3=$false O=$abc$5552$auto$alumacc.cc:474:replace_alu$453.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=counter_send[2] I1=$false I2=$false I3=$false O=$abc$5552$auto$alumacc.cc:474:replace_alu$464.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=led[0] I1=$false I2=$false I3=$false O=LED_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=led[1] I1=$false I2=$false I3=$false O=LED_G
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=led[2] I1=$false I2=$false I3=$false O=LED_B
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$1180[0]_new_ I1=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$1231[2]_new_inv_ I2=$false I3=$false O=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3871
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=state_spi[0] I1=spi_ack I2=state_spi[1] I3=$false O=$abc$5552$new_n626_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111000
.gate SB_LUT4 I0=$abc$5552$auto$simplemap.cc:256:simplemap_eqne$1372_new_inv_ I1=$abc$5552$new_n395_ I2=is_spi_init I3=spi_ack O=$abc$5552$new_n627_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100010001
.gate SB_LUT4 I0=$abc$5552$new_n626_ I1=$abc$5552$new_n627_ I2=spi_ack I3=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3954_new_ O=$abc$5552$new_n628_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100000011001101
.gate SB_LUT4 I0=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$1180[0]_new_ I1=$abc$5552$new_n626_ I2=$abc$5552$new_n322_ I3=$abc$5552$new_n628_ O=$0\state_spi[7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=data_vector[13][1] I1=data_vector[15][1] I2=counter_vector[0] I3=counter_vector[1] O=$abc$5552$new_n634_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=data_vector[12][1] I1=data_vector[14][1] I2=counter_vector[0] I3=$abc$5552$new_n634_ O=$abc$5552$memory\data_vector$rdmux[0][1][1]$b$691[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$5552$memrd$\data_vector$top.v:241$57_DATA[1]_new_inv_ I1=spi_dato[1] I2=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$4954[1]_new_inv_ I3=$abc$5552$auto$simplemap.cc:250:simplemap_eqne$4203[3]_new_ O=$abc$5552$procmux$265_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011001111000101
.gate SB_LUT4 I0=$abc$5552$procmux$265_Y[1]_new_ I1=spi_dato[1] I2=$abc$5552$auto$simplemap.cc:168:logic_reduce$1049_new_inv_ I3=$false O=$0\data_to_send[7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=data_vector[5][1] I1=data_vector[7][1] I2=counter_vector[1] I3=$false O=$abc$5552$new_n639_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$5552$new_n639_ I1=counter_vector[0] I2=$abc$5552$new_n463_ I3=$abc$5552$auto$rtlil.cc:1862:And$777_new_ O=$abc$5552$new_n640_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=data_vector[1][1] I1=data_vector[3][1] I2=counter_vector[0] I3=counter_vector[1] O=$abc$5552$new_n641_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=data_vector[0][1] I1=data_vector[2][1] I2=counter_vector[0] I3=$abc$5552$new_n641_ O=$abc$5552$memory\data_vector$rdmux[0][1][0]$a$687[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=data_vector[13][2] I1=data_vector[15][2] I2=counter_vector[0] I3=counter_vector[1] O=$abc$5552$new_n644_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=data_vector[12][2] I1=data_vector[14][2] I2=counter_vector[0] I3=$abc$5552$new_n644_ O=$abc$5552$memory\data_vector$rdmux[0][1][1]$b$691[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$5552$memrd$\data_vector$top.v:241$57_DATA[2]_new_inv_ I1=spi_dato[2] I2=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$4954[1]_new_inv_ I3=$abc$5552$auto$simplemap.cc:250:simplemap_eqne$4203[3]_new_ O=$abc$5552$procmux$265_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011001111000101
.gate SB_LUT4 I0=$abc$5552$procmux$265_Y[2]_new_ I1=spi_dato[2] I2=$abc$5552$auto$simplemap.cc:168:logic_reduce$1049_new_inv_ I3=$false O=$0\data_to_send[7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=data_vector[5][2] I1=data_vector[7][2] I2=counter_vector[1] I3=$false O=$abc$5552$new_n649_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$5552$new_n649_ I1=counter_vector[0] I2=$abc$5552$new_n479_ I3=$abc$5552$auto$rtlil.cc:1862:And$777_new_ O=$abc$5552$new_n650_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=data_vector[1][2] I1=data_vector[3][2] I2=counter_vector[0] I3=counter_vector[1] O=$abc$5552$new_n651_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=data_vector[0][2] I1=data_vector[2][2] I2=counter_vector[0] I3=$abc$5552$new_n651_ O=$abc$5552$memory\data_vector$rdmux[0][1][0]$a$687[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$4954[1]_new_inv_ I1=spi_dato[4] I2=$abc$5552$new_n498_ I3=$abc$5552$auto$simplemap.cc:250:simplemap_eqne$4203[3]_new_ O=$abc$5552$procmux$265_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011001100001101
.gate SB_LUT4 I0=$abc$5552$procmux$265_Y[4]_new_ I1=spi_dato[4] I2=$abc$5552$auto$simplemap.cc:168:logic_reduce$1049_new_inv_ I3=$false O=$0\data_to_send[7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$4954[1]_new_inv_ I1=spi_dato[6] I2=$abc$5552$new_n530_ I3=$abc$5552$auto$simplemap.cc:250:simplemap_eqne$4203[3]_new_ O=$abc$5552$procmux$265_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011001100001101
.gate SB_LUT4 I0=$abc$5552$procmux$265_Y[6]_new_ I1=spi_dato[6] I2=$abc$5552$auto$simplemap.cc:168:logic_reduce$1049_new_inv_ I3=$false O=$0\data_to_send[7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$5552$auto$simplemap.cc:256:simplemap_eqne$1372_new_inv_ I1=spi_dato[3] I2=spi_ack I3=$abc$5552$auto$simplemap.cc:256:simplemap_eqne$1421_new_inv_ O=$abc$5552$new_n660_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100000011110101
.gate SB_LUT4 I0=$abc$5552$auto$simplemap.cc:127:simplemap_reduce$1180[0]_new_ I1=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$4096 I2=state_spi[0] I3=spi_ack O=$abc$5552$new_n661_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011000100011111
.gate SB_LUT4 I0=$abc$5552$new_n406_ I1=$abc$5552$new_n322_ I2=$abc$5552$new_n660_ I3=$abc$5552$new_n661_ O=$0\state_spi[7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111111111111
.gate SB_LUT4 I0=data_vector[9][1] I1=data_vector[11][1] I2=counter_vector[0] I3=counter_vector[1] O=$abc$5552$new_n663_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=data_vector[8][1] I1=data_vector[10][1] I2=counter_vector[0] I3=$abc$5552$new_n663_ O=$abc$5552$memory\data_vector$rdmux[0][1][1]$a$690[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$5552$auto$rtlil.cc:1862:And$739_new_ I1=$abc$5552$memory\data_vector$rdmux[0][1][0]$a$687[1]_new_ I2=$abc$5552$auto$rtlil.cc:1862:And$831_new_ I3=$abc$5552$memory\data_vector$rdmux[0][1][1]$b$691[1]_new_ O=$abc$5552$new_n665_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$5552$auto$rtlil.cc:1862:And$805_new_ I1=$abc$5552$memory\data_vector$rdmux[0][1][1]$a$690[1]_new_ I2=$abc$5552$new_n665_ I3=$abc$5552$new_n640_ O=$abc$5552$memrd$\data_vector$top.v:241$57_DATA[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=data_vector[9][2] I1=data_vector[11][2] I2=counter_vector[0] I3=counter_vector[1] O=$abc$5552$new_n667_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=data_vector[8][2] I1=data_vector[10][2] I2=counter_vector[0] I3=$abc$5552$new_n667_ O=$abc$5552$memory\data_vector$rdmux[0][1][1]$a$690[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$5552$auto$rtlil.cc:1862:And$739_new_ I1=$abc$5552$memory\data_vector$rdmux[0][1][0]$a$687[2]_new_ I2=$abc$5552$auto$rtlil.cc:1862:And$831_new_ I3=$abc$5552$memory\data_vector$rdmux[0][1][1]$b$691[2]_new_ O=$abc$5552$new_n669_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$5552$auto$rtlil.cc:1862:And$805_new_ I1=$abc$5552$memory\data_vector$rdmux[0][1][1]$a$690[2]_new_ I2=$abc$5552$new_n669_ I3=$abc$5552$new_n650_ O=$abc$5552$memrd$\data_vector$top.v:241$57_DATA[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_CARRY CI=$abc$5552$auto$alumacc.cc:474:replace_alu$453.BB[1] CO=$auto$alumacc.cc:474:replace_alu$453.C[3] I0=$true I1=$abc$5552$auto$alumacc.cc:474:replace_alu$453.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$453.C[3] CO=$auto$alumacc.cc:474:replace_alu$453.C[4] I0=$false I1=$abc$5552$auto$alumacc.cc:474:replace_alu$453.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$453.C[4] CO=$auto$alumacc.cc:474:replace_alu$453.C[5] I0=$false I1=$abc$5552$auto$alumacc.cc:474:replace_alu$453.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$453.C[5] CO=$auto$alumacc.cc:474:replace_alu$453.C[6] I0=$false I1=$abc$5552$auto$alumacc.cc:474:replace_alu$453.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$453.C[6] CO=$auto$alumacc.cc:474:replace_alu$453.C[7] I0=$false I1=$abc$5552$auto$alumacc.cc:474:replace_alu$453.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$453.C[7] CO=$abc$5552$auto$alumacc.cc:491:replace_alu$455[7] I0=$false I1=$abc$5552$auto$alumacc.cc:474:replace_alu$453.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$5552$auto$alumacc.cc:474:replace_alu$464.BB[0] CO=$auto$alumacc.cc:474:replace_alu$464.C[2] I0=$true I1=$abc$5552$auto$alumacc.cc:474:replace_alu$464.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$464.C[2] CO=$auto$alumacc.cc:474:replace_alu$464.C[3] I0=$true I1=$abc$5552$auto$alumacc.cc:474:replace_alu$464.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$464.C[3] CO=$auto$alumacc.cc:474:replace_alu$464.C[4] I0=$false I1=$abc$5552$auto$alumacc.cc:474:replace_alu$464.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$464.C[4] CO=$auto$alumacc.cc:474:replace_alu$464.C[5] I0=$false I1=$abc$5552$auto$alumacc.cc:474:replace_alu$464.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$464.C[5] CO=$auto$alumacc.cc:474:replace_alu$464.C[6] I0=$false I1=$abc$5552$auto$alumacc.cc:474:replace_alu$464.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$464.C[6] CO=$auto$alumacc.cc:474:replace_alu$464.C[7] I0=$false I1=$abc$5552$auto$alumacc.cc:474:replace_alu$464.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$464.C[7] CO=$abc$5552$auto$alumacc.cc:491:replace_alu$466[7] I0=$false I1=$abc$5552$auto$alumacc.cc:474:replace_alu$464.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=counter_send[0] I3=$false O=$abc$5552$add$top.v:192$37_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:192|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=counter_send[0] CO=$auto$alumacc.cc:474:replace_alu$475.C[2] I0=$false I1=counter_send[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:192|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter_send[2] I3=$auto$alumacc.cc:474:replace_alu$475.C[2] O=$abc$5552$add$top.v:192$37_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:192|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$475.C[2] CO=$auto$alumacc.cc:474:replace_alu$475.C[3] I0=$false I1=counter_send[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:192|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter_send[3] I3=$auto$alumacc.cc:474:replace_alu$475.C[3] O=$abc$5552$add$top.v:192$37_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:192|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$475.C[3] CO=$auto$alumacc.cc:474:replace_alu$475.C[4] I0=$false I1=counter_send[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:192|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter_send[4] I3=$auto$alumacc.cc:474:replace_alu$475.C[4] O=$abc$5552$add$top.v:192$37_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:192|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$475.C[4] CO=$auto$alumacc.cc:474:replace_alu$475.C[5] I0=$false I1=counter_send[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:192|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter_send[5] I3=$auto$alumacc.cc:474:replace_alu$475.C[5] O=$abc$5552$add$top.v:192$37_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:192|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$475.C[5] CO=$auto$alumacc.cc:474:replace_alu$475.C[6] I0=$false I1=counter_send[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:192|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter_send[6] I3=$auto$alumacc.cc:474:replace_alu$475.C[6] O=$abc$5552$add$top.v:192$37_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:192|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$475.C[6] CO=$auto$alumacc.cc:474:replace_alu$475.C[7] I0=$false I1=counter_send[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:192|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter_send[7] I3=$auto$alumacc.cc:474:replace_alu$475.C[7] O=$abc$5552$add$top.v:192$37_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:192|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=counter_read[0] I3=$false O=$abc$5552$add$top.v:223$43_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:223|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=counter_read[0] CO=$auto$alumacc.cc:474:replace_alu$478.C[2] I0=$false I1=counter_read[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:223|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter_read[2] I3=$auto$alumacc.cc:474:replace_alu$478.C[2] O=$abc$5552$add$top.v:223$43_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:223|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$478.C[2] CO=$auto$alumacc.cc:474:replace_alu$478.C[3] I0=$false I1=counter_read[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:223|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter_read[3] I3=$auto$alumacc.cc:474:replace_alu$478.C[3] O=$abc$5552$add$top.v:223$43_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:223|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$478.C[3] CO=$auto$alumacc.cc:474:replace_alu$478.C[4] I0=$false I1=counter_read[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:223|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter_read[4] I3=$auto$alumacc.cc:474:replace_alu$478.C[4] O=$abc$5552$add$top.v:223$43_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:223|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$478.C[4] CO=$auto$alumacc.cc:474:replace_alu$478.C[5] I0=$false I1=counter_read[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:223|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter_read[5] I3=$auto$alumacc.cc:474:replace_alu$478.C[5] O=$abc$5552$add$top.v:223$43_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:223|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$478.C[5] CO=$auto$alumacc.cc:474:replace_alu$478.C[6] I0=$false I1=counter_read[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:223|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter_read[6] I3=$auto$alumacc.cc:474:replace_alu$478.C[6] O=$abc$5552$add$top.v:223$43_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:223|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$478.C[6] CO=$auto$alumacc.cc:474:replace_alu$478.C[7] I0=$false I1=counter_read[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:223|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter_read[7] I3=$auto$alumacc.cc:474:replace_alu$478.C[7] O=$abc$5552$add$top.v:223$43_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:223|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=counter_vector[0] I3=$false O=$abc$5552$add$top.v:237$53_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=counter_vector[0] CO=$auto$alumacc.cc:474:replace_alu$481.C[2] I0=$false I1=counter_vector[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter_vector[2] I3=$auto$alumacc.cc:474:replace_alu$481.C[2] O=$abc$5552$add$top.v:237$53_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$481.C[2] CO=$auto$alumacc.cc:474:replace_alu$481.C[3] I0=$false I1=counter_vector[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter_vector[3] I3=$auto$alumacc.cc:474:replace_alu$481.C[3] O=$abc$5552$add$top.v:237$53_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk D=spi_dato[0] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3031 Q=data_vector[7][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[1] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3031 Q=data_vector[7][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[2] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3031 Q=data_vector[7][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[3] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3031 Q=data_vector[7][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[4] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3031 Q=data_vector[7][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[5] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3031 Q=data_vector[7][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[6] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3031 Q=data_vector[7][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[7] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3031 Q=data_vector[7][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[0] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3079 Q=data_vector[8][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[1] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3079 Q=data_vector[8][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[2] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3079 Q=data_vector[8][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[3] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3079 Q=data_vector[8][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[4] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3079 Q=data_vector[8][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[5] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3079 Q=data_vector[8][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[6] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3079 Q=data_vector[8][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[7] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3079 Q=data_vector[8][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$5552$auto$rtlil.cc:1862:And$519[0] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3127 Q=command_data[1][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$5552$auto$rtlil.cc:1862:And$519[1] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3127 Q=command_data[1][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$5552$auto$rtlil.cc:1862:And$519[2] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3127 Q=command_data[1][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[0] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3145 Q=data_vector[6][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[1] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3145 Q=data_vector[6][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[2] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3145 Q=data_vector[6][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[3] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3145 Q=data_vector[6][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[4] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3145 Q=data_vector[6][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[5] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3145 Q=data_vector[6][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[6] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3145 Q=data_vector[6][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[7] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3145 Q=data_vector[6][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[0] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3193 Q=data_vector[5][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[1] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3193 Q=data_vector[5][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[2] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3193 Q=data_vector[5][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[3] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3193 Q=data_vector[5][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[4] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3193 Q=data_vector[5][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[5] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3193 Q=data_vector[5][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[6] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3193 Q=data_vector[5][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[7] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3193 Q=data_vector[5][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[0] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3241 Q=data_vector[4][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[1] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3241 Q=data_vector[4][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[2] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3241 Q=data_vector[4][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[3] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3241 Q=data_vector[4][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[4] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3241 Q=data_vector[4][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[5] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3241 Q=data_vector[4][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[6] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3241 Q=data_vector[4][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[7] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3241 Q=data_vector[4][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[0] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3289 Q=data_vector[3][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[1] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3289 Q=data_vector[3][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[2] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3289 Q=data_vector[3][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[3] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3289 Q=data_vector[3][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[4] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3289 Q=data_vector[3][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[5] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3289 Q=data_vector[3][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[6] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3289 Q=data_vector[3][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[7] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3289 Q=data_vector[3][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[0] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3337 Q=data_vector[2][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[1] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3337 Q=data_vector[2][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[2] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3337 Q=data_vector[2][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[3] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3337 Q=data_vector[2][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[4] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3337 Q=data_vector[2][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[5] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3337 Q=data_vector[2][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[6] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3337 Q=data_vector[2][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[7] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3337 Q=data_vector[2][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[0] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3385 Q=data_vector[1][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[1] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3385 Q=data_vector[1][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[2] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3385 Q=data_vector[1][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[3] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3385 Q=data_vector[1][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[4] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3385 Q=data_vector[1][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[5] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3385 Q=data_vector[1][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[6] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3385 Q=data_vector[1][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[7] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3385 Q=data_vector[1][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[0] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3433 Q=data_vector[15][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[1] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3433 Q=data_vector[15][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[2] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3433 Q=data_vector[15][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[3] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3433 Q=data_vector[15][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[4] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3433 Q=data_vector[15][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[5] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3433 Q=data_vector[15][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[6] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3433 Q=data_vector[15][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[7] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3433 Q=data_vector[15][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[0] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3481 Q=data_vector[14][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[1] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3481 Q=data_vector[14][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[2] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3481 Q=data_vector[14][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[3] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3481 Q=data_vector[14][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[4] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3481 Q=data_vector[14][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[5] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3481 Q=data_vector[14][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[6] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3481 Q=data_vector[14][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[7] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3481 Q=data_vector[14][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[0] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3529 Q=data_vector[13][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[1] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3529 Q=data_vector[13][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[2] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3529 Q=data_vector[13][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[3] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3529 Q=data_vector[13][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[4] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3529 Q=data_vector[13][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[5] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3529 Q=data_vector[13][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[6] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3529 Q=data_vector[13][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[7] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3529 Q=data_vector[13][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[0] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3577 Q=data_vector[12][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[1] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3577 Q=data_vector[12][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[2] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3577 Q=data_vector[12][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[3] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3577 Q=data_vector[12][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[4] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3577 Q=data_vector[12][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[5] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3577 Q=data_vector[12][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[6] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3577 Q=data_vector[12][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[7] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3577 Q=data_vector[12][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[0] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3625 Q=data_vector[11][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[1] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3625 Q=data_vector[11][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[2] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3625 Q=data_vector[11][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[3] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3625 Q=data_vector[11][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[4] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3625 Q=data_vector[11][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[5] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3625 Q=data_vector[11][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[6] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3625 Q=data_vector[11][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[7] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3625 Q=data_vector[11][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[0] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3673 Q=data_vector[10][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[1] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3673 Q=data_vector[10][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[2] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3673 Q=data_vector[10][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[3] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3673 Q=data_vector[10][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[4] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3673 Q=data_vector[10][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[5] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3673 Q=data_vector[10][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[6] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3673 Q=data_vector[10][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[7] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3673 Q=data_vector[10][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[0] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3721 Q=data_vector[9][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[1] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3721 Q=data_vector[9][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[2] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3721 Q=data_vector[9][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[3] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3721 Q=data_vector[9][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[4] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3721 Q=data_vector[9][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[5] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3721 Q=data_vector[9][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[6] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3721 Q=data_vector[9][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[7] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3721 Q=data_vector[9][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state_spi[7:0][0] E=$0\spi_adr[7:0][3] Q=state_spi[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state_spi[7:0][1] E=$0\spi_adr[7:0][3] Q=state_spi[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state_spi[7:0][2] E=$0\spi_adr[7:0][3] Q=state_spi[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state_spi[7:0][3] E=$0\spi_adr[7:0][3] Q=state_spi[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=$0\spi_adr[7:0][3] Q=state_spi[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=$0\spi_adr[7:0][3] Q=state_spi[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=$0\spi_adr[7:0][3] Q=state_spi[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=$0\spi_adr[7:0][3] Q=state_spi[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$5552$procmux$101_Y Q=spi_stb R=$abc$5552$auto$rtlil.cc:1969:NotGate$5548
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=$0\spi_rw[0:0] E=$0\spi_adr[7:0][3] Q=spi_rw
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\spi_adr[7:0][0] E=$0\spi_adr[7:0][3] Q=spi_adr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\spi_adr[7:0][1] E=$0\spi_adr[7:0][3] Q=spi_adr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\spi_adr[7:0][2] E=$0\spi_adr[7:0][3] Q=spi_adr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\spi_adr[7:0][3] E=$0\spi_adr[7:0][3] Q=spi_adr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=$0\spi_adr[7:0][3] Q=spi_adr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=$0\spi_adr[7:0][3] Q=spi_adr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=$0\spi_adr[7:0][3] Q=spi_adr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=$0\spi_adr[7:0][3] Q=spi_adr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\spi_dati[7:0][0] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3871 Q=spi_dati[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\spi_dati[7:0][1] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3871 Q=spi_dati[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\spi_dati[7:0][2] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3871 Q=spi_dati[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\spi_dati[7:0][3] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3871 Q=spi_dati[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\spi_dati[7:0][4] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3871 Q=spi_dati[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\spi_dati[7:0][5] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3871 Q=spi_dati[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\spi_dati[7:0][6] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3871 Q=spi_dati[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\spi_dati[7:0][7] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$3871 Q=spi_dati[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=command_data[1][0] E=$abc$5552$auto$dff2dffe.cc:175:make_patterns_logic$3960 Q=led[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=command_data[1][1] E=$abc$5552$auto$dff2dffe.cc:175:make_patterns_logic$3960 Q=led[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=command_data[1][2] E=$abc$5552$auto$dff2dffe.cc:175:make_patterns_logic$3960 Q=led[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$true E=$abc$5552$auto$dff2dffe.cc:175:make_patterns_logic$4090 Q=is_spi_init
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\counter_read[7:0][0] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$4096 Q=counter_read[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\counter_read[7:0][1] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$4096 Q=counter_read[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\counter_read[7:0][2] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$4096 Q=counter_read[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\counter_read[7:0][3] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$4096 Q=counter_read[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\counter_read[7:0][4] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$4096 Q=counter_read[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\counter_read[7:0][5] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$4096 Q=counter_read[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\counter_read[7:0][6] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$4096 Q=counter_read[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\counter_read[7:0][7] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$4096 Q=counter_read[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\counter_send[7:0][0] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$4144 Q=counter_send[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\counter_send[7:0][1] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$4144 Q=counter_send[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\counter_send[7:0][2] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$4144 Q=counter_send[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\counter_send[7:0][3] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$4144 Q=counter_send[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\counter_send[7:0][4] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$4144 Q=counter_send[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\counter_send[7:0][5] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$4144 Q=counter_send[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\counter_send[7:0][6] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$4144 Q=counter_send[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\counter_send[7:0][7] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$4144 Q=counter_send[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\data_to_send[7:0][0] E=$abc$5552$auto$dff2dffe.cc:175:make_patterns_logic$4270 Q=data_to_send[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\data_to_send[7:0][1] E=$abc$5552$auto$dff2dffe.cc:175:make_patterns_logic$4270 Q=data_to_send[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\data_to_send[7:0][2] E=$abc$5552$auto$dff2dffe.cc:175:make_patterns_logic$4270 Q=data_to_send[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\data_to_send[7:0][3] E=$abc$5552$auto$dff2dffe.cc:175:make_patterns_logic$4270 Q=data_to_send[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\data_to_send[7:0][4] E=$abc$5552$auto$dff2dffe.cc:175:make_patterns_logic$4270 Q=data_to_send[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\data_to_send[7:0][5] E=$abc$5552$auto$dff2dffe.cc:175:make_patterns_logic$4270 Q=data_to_send[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\data_to_send[7:0][6] E=$abc$5552$auto$dff2dffe.cc:175:make_patterns_logic$4270 Q=data_to_send[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\data_to_send[7:0][7] E=$abc$5552$auto$dff2dffe.cc:175:make_patterns_logic$4270 Q=data_to_send[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\counter_vector[3:0][0] E=$abc$5552$auto$dff2dffe.cc:175:make_patterns_logic$4967 Q=counter_vector[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\counter_vector[3:0][1] E=$abc$5552$auto$dff2dffe.cc:175:make_patterns_logic$4967 Q=counter_vector[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\counter_vector[3:0][2] E=$abc$5552$auto$dff2dffe.cc:175:make_patterns_logic$4967 Q=counter_vector[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\counter_vector[3:0][3] E=$abc$5552$auto$dff2dffe.cc:175:make_patterns_logic$4967 Q=counter_vector[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$5552$auto$rtlil.cc:1862:And$519[0] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$5244 Q=command_data[0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$5552$auto$rtlil.cc:1862:And$519[1] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$5244 Q=command_data[0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$5552$auto$rtlil.cc:1862:And$519[2] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$5244 Q=command_data[0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$5552$auto$rtlil.cc:1862:And$519[3] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$5244 Q=command_data[0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$5552$auto$rtlil.cc:1862:And$519[4] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$5244 Q=command_data[0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$5552$auto$rtlil.cc:1862:And$519[5] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$5244 Q=command_data[0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$5552$auto$rtlil.cc:1862:And$519[6] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$5244 Q=command_data[0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$5552$auto$rtlil.cc:1862:And$519[7] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$5244 Q=command_data[0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[0] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$5292 Q=data_vector[0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[1] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$5292 Q=data_vector[0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[2] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$5292 Q=data_vector[0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[3] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$5292 Q=data_vector[0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[4] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$5292 Q=data_vector[0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[5] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$5292 Q=data_vector[0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[6] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$5292 Q=data_vector[0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=spi_dato[7] E=$abc$5552$auto$dff2dffe.cc:158:make_patterns_logic$5292 Q=data_vector[0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_SPI MI=$undef MO=spi_mosi SBACKO=spi_ack SBADRI0=spi_adr[0] SBADRI1=spi_adr[1] SBADRI2=spi_adr[2] SBADRI3=spi_adr[3] SBADRI4=spi_adr[4] SBADRI5=spi_adr[5] SBADRI6=spi_adr[6] SBADRI7=spi_adr[7] SBCLKI=clk SBDATI0=spi_dati[0] SBDATI1=spi_dati[1] SBDATI2=spi_dati[2] SBDATI3=spi_dati[3] SBDATI4=spi_dati[4] SBDATI5=spi_dati[5] SBDATI6=spi_dati[6] SBDATI7=spi_dati[7] SBDATO0=spi_dato[0] SBDATO1=spi_dato[1] SBDATO2=spi_dato[2] SBDATO3=spi_dato[3] SBDATO4=spi_dato[4] SBDATO5=spi_dato[5] SBDATO6=spi_dato[6] SBDATO7=spi_dato[7] SBRWI=spi_rw SBSTBI=spi_stb SCKI=SPI_SCK SCSNI=SPI_SS SI=SPI_MOSI SO=SPI_MISO
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:38"
.names $false $0\spi_adr[7:0][4]
1 1
.names $false $0\spi_adr[7:0][5]
1 1
.names $false $0\spi_adr[7:0][6]
1 1
.names $false $0\spi_adr[7:0][7]
1 1
.names $false $0\state_spi[7:0][4]
1 1
.names $false $0\state_spi[7:0][5]
1 1
.names $false $0\state_spi[7:0][6]
1 1
.names $false $0\state_spi[7:0][7]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$453.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$453.C[1]
1 1
.names $abc$5552$auto$alumacc.cc:474:replace_alu$453.BB[1] $auto$alumacc.cc:474:replace_alu$453.C[2]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$464.C[0]
1 1
.names $abc$5552$auto$alumacc.cc:474:replace_alu$464.BB[0] $auto$alumacc.cc:474:replace_alu$464.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$475.C[0]
1 1
.names counter_send[0] $auto$alumacc.cc:474:replace_alu$475.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$478.C[0]
1 1
.names counter_read[0] $auto$alumacc.cc:474:replace_alu$478.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$481.C[0]
1 1
.names counter_vector[0] $auto$alumacc.cc:474:replace_alu$481.C[1]
1 1
.names $undef command_data[1][3]
1 1
.names $undef command_data[1][4]
1 1
.names $undef command_data[1][5]
1 1
.names $undef command_data[1][6]
1 1
.names $undef command_data[1][7]
1 1
.names $undef spi_miso
1 1
.names $false spi_rd_ack
1 1
.names $false spi_reset
1 1
.names $false spi_wr_data
1 1
.names $false spi_wr_en
1 1
.end
