// Seed: 351379420
module module_0;
  wire id_1;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1#(.id_30(-1)),
    output supply1 id_2,
    input wand id_3,
    output wor id_4,
    input tri0 id_5
    , id_31,
    output supply0 id_6,
    output supply0 id_7,
    input tri id_8,
    input wor id_9,
    output supply1 id_10,
    input supply1 id_11,
    output wand id_12,
    input supply0 id_13,
    input supply0 id_14,
    output wor id_15,
    input uwire id_16,
    input tri id_17,
    output wire id_18,
    output wand id_19,
    output tri0 id_20,
    input supply1 id_21,
    output supply0 id_22,
    input tri0 id_23,
    output supply0 id_24,
    output wand id_25,
    input tri0 id_26,
    input tri1 id_27,
    output wire id_28
);
  assign id_12 = -1'b0;
  xnor primCall (
      id_10,
      id_11,
      id_13,
      id_14,
      id_16,
      id_17,
      id_21,
      id_23,
      id_26,
      id_27,
      id_3,
      id_30,
      id_31,
      id_32,
      id_5,
      id_8,
      id_9
  );
  always @(negedge 1) disable id_32;
  module_0 modCall_1 ();
  logic id_33;
  ;
  logic [1 : 1] id_34;
  assign id_20 = -1;
endmodule
