{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 02 18:33:04 2018 " "Info: Processing started: Wed May 02 18:33:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoHardware -c UP " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoHardware -c UP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplex " "Info: Found entity 1: Multiplex" {  } { { "Multiplex.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Multiplex.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex2bit.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplex2bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplex2bit " "Info: Found entity 1: Multiplex2bit" {  } { { "Multiplex2bit.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Multiplex2bit.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET UnidadeControle.sv(2) " "Info (10281): Verilog HDL Declaration information at UnidadeControle.sv(2): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/UnidadeControle.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file unidadecontrole.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControle " "Info: Found entity 1: UnidadeControle" {  } { { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/UnidadeControle.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file up.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Up " "Info: Found entity 1: Up" {  } { { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexmini.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexmini.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MultiplexMini " "Info: Found entity 1: MultiplexMini" {  } { { "MultiplexMini.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/MultiplexMini.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signedextend.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file signedextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SignedExtend " "Info: Found entity 1: SignedExtend" {  } { { "SignedExtend.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/SignedExtend.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex3op.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplex3op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplex3op " "Info: Found entity 1: Multiplex3op" {  } { { "Multiplex3op.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Multiplex3op.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsignedextend.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file unsignedextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UnsignedExtendExc " "Info: Found entity 1: UnsignedExtendExc" {  } { { "UnsignedExtend.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/UnsignedExtend.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsextend8.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file unsextend8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UnsExtend8 " "Info: Found entity 1: UnsExtend8" {  } { { "UnsExtend8.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/UnsExtend8.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsextend16.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file unsextend16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UnsExtend16 " "Info: Found entity 1: UnsExtend16" {  } { { "UnsExtend16.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/UnsExtend16.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex3bit.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplex3bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplex3bit " "Info: Found entity 1: Multiplex3bit" {  } { { "Multiplex3bit.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Multiplex3bit.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addermem8.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file addermem8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AdderMem8 " "Info: Found entity 1: AdderMem8" {  } { { "AdderMem8.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/AdderMem8.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addermem16.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file addermem16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AdderMem16 " "Info: Found entity 1: AdderMem16" {  } { { "AdderMem16.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/AdderMem16.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Up " "Info: Elaborating entity \"Up\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC Up.sv(68) " "Warning (10235): Verilog HDL Always Construct warning at Up.sv(68): variable \"PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "code20_16 Up.sv(70) " "Warning (10235): Verilog HDL Always Construct warning at Up.sv(70): variable \"code20_16\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "code15_0 Up.sv(71) " "Warning (10235): Verilog HDL Always Construct warning at Up.sv(71): variable \"code15_0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControle UnidadeControle:UC " "Info: Elaborating entity \"UnidadeControle\" for hierarchy \"UnidadeControle:UC\"" {  } { { "Up.sv" "UC" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 113 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 UnidadeControle.sv(38) " "Warning (10230): Verilog HDL assignment warning at UnidadeControle.sv(38): truncated value with size 6 to match size of target (5)" {  } { { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/UnidadeControle.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:RegPC " "Info: Elaborating entity \"Registrador\" for hierarchy \"Registrador:RegPC\"" {  } { { "Up.sv" "RegPC" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 120 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:Mem " "Info: Elaborating entity \"Memoria\" for hierarchy \"Memoria:Mem\"" {  } { { "Up.sv" "Mem" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 127 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memoria:Mem\|LPM_RAM_DQ:MEM " "Info: Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memoria:Mem\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "MEM" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:Mem\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Mem\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:Mem\|LPM_RAM_DQ:MEM " "Info: Instantiated megafunction \"Memoria:Mem\|LPM_RAM_DQ:MEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Info: Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instrucoes.mif " "Info: Parameter \"LPM_FILE\" = \"instrucoes.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Info: Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Memoria.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Memoria.vhd" 144 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices " "Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices" {  } { { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Memoria.vhd" 144 0 0 } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 117 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram Memoria:Mem\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram\", which is child of megafunction instantiation \"Memoria:Mem\|LPM_RAM_DQ:MEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block Memoria:Mem\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memoria:Mem\|LPM_RAM_DQ:MEM\"" {  } { { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "Memoria.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e1a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e1a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e1a1 " "Info: Found entity 1: altsyncram_e1a1" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/db/altsyncram_e1a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e1a1 Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated " "Info: Elaborating entity \"altsyncram_e1a1\" for hierarchy \"Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Reg Instr_Reg:RegInstrucao " "Info: Elaborating entity \"Instr_Reg\" for hierarchy \"Instr_Reg:RegInstrucao\"" {  } { { "Up.sv" "RegInstrucao" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_reg Banco_reg:BancoRegs " "Info: Elaborating entity \"Banco_reg\" for hierarchy \"Banco_reg:BancoRegs\"" {  } { { "Up.sv" "BancoRegs" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 155 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplex Multiplex:MuxIorD " "Info: Elaborating entity \"Multiplex\" for hierarchy \"Multiplex:MuxIorD\"" {  } { { "Up.sv" "MuxIorD" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 173 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Multiplex.sv(9) " "Warning (10235): Verilog HDL Always Construct warning at Multiplex.sv(9): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplex.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Multiplex.sv" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b Multiplex.sv(12) " "Warning (10235): Verilog HDL Always Construct warning at Multiplex.sv(12): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplex.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Multiplex.sv" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultiplexMini MultiplexMini:RegDst " "Info: Elaborating entity \"MultiplexMini\" for hierarchy \"MultiplexMini:RegDst\"" {  } { { "Up.sv" "RegDst" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 179 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a MultiplexMini.sv(9) " "Warning (10235): Verilog HDL Always Construct warning at MultiplexMini.sv(9): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MultiplexMini.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/MultiplexMini.sv" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b MultiplexMini.sv(12) " "Warning (10235): Verilog HDL Always Construct warning at MultiplexMini.sv(12): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MultiplexMini.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/MultiplexMini.sv" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplex2bit Multiplex2bit:MuxSrcB " "Info: Elaborating entity \"Multiplex2bit\" for hierarchy \"Multiplex2bit:MuxSrcB\"" {  } { { "Up.sv" "MuxSrcB" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 193 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Multiplex2bit.sv(10) " "Warning (10235): Verilog HDL Always Construct warning at Multiplex2bit.sv(10): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplex2bit.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Multiplex2bit.sv" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b Multiplex2bit.sv(13) " "Warning (10235): Verilog HDL Always Construct warning at Multiplex2bit.sv(13): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplex2bit.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Multiplex2bit.sv" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c Multiplex2bit.sv(16) " "Warning (10235): Verilog HDL Always Construct warning at Multiplex2bit.sv(16): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplex2bit.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Multiplex2bit.sv" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d Multiplex2bit.sv(19) " "Warning (10235): Verilog HDL Always Construct warning at Multiplex2bit.sv(19): variable \"d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplex2bit.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Multiplex2bit.sv" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplex3bit Multiplex3bit:MuxMem2Reg " "Info: Elaborating entity \"Multiplex3bit\" for hierarchy \"Multiplex3bit:MuxMem2Reg\"" {  } { { "Up.sv" "MuxMem2Reg" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 209 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Multiplex3bit.sv(10) " "Warning (10235): Verilog HDL Always Construct warning at Multiplex3bit.sv(10): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplex3bit.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Multiplex3bit.sv" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b Multiplex3bit.sv(13) " "Warning (10235): Verilog HDL Always Construct warning at Multiplex3bit.sv(13): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplex3bit.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Multiplex3bit.sv" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c Multiplex3bit.sv(16) " "Warning (10235): Verilog HDL Always Construct warning at Multiplex3bit.sv(16): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplex3bit.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Multiplex3bit.sv" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d Multiplex3bit.sv(19) " "Warning (10235): Verilog HDL Always Construct warning at Multiplex3bit.sv(19): variable \"d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplex3bit.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Multiplex3bit.sv" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "e Multiplex3bit.sv(22) " "Warning (10235): Verilog HDL Always Construct warning at Multiplex3bit.sv(22): variable \"e\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplex3bit.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Multiplex3bit.sv" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Multiplex3bit.sv(24) " "Warning (10235): Verilog HDL Always Construct warning at Multiplex3bit.sv(24): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplex3bit.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Multiplex3bit.sv" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula32 Ula32:ULA " "Info: Elaborating entity \"Ula32\" for hierarchy \"Ula32:ULA\"" {  } { { "Up.sv" "ULA" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 221 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignedExtend SignedExtend:SinalExtensao " "Info: Elaborating entity \"SignedExtend\" for hierarchy \"SignedExtend:SinalExtensao\"" {  } { { "Up.sv" "SinalExtensao" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 232 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnsignedExtendExc UnsignedExtendExc:ExtensaoMemInst " "Info: Elaborating entity \"UnsignedExtendExc\" for hierarchy \"UnsignedExtendExc:ExtensaoMemInst\"" {  } { { "Up.sv" "ExtensaoMemInst" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 237 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Overflow UnsignedExtend.sv(8) " "Warning (10235): Verilog HDL Always Construct warning at UnsignedExtend.sv(8): variable \"Overflow\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "UnsignedExtend.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/UnsignedExtend.sv" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnsExtend8 UnsExtend8:MDRExt8 " "Info: Elaborating entity \"UnsExtend8\" for hierarchy \"UnsExtend8:MDRExt8\"" {  } { { "Up.sv" "MDRExt8" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 248 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnsExtend16 UnsExtend16:MDRExt16 " "Info: Elaborating entity \"UnsExtend16\" for hierarchy \"UnsExtend16:MDRExt16\"" {  } { { "Up.sv" "MDRExt16" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 252 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderMem8 AdderMem8:AdderByte " "Info: Elaborating entity \"AdderMem8\" for hierarchy \"AdderMem8:AdderByte\"" {  } { { "Up.sv" "AdderByte" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 257 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rt AdderMem8.sv(9) " "Warning (10235): Verilog HDL Always Construct warning at AdderMem8.sv(9): variable \"rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "AdderMem8.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/AdderMem8.sv" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderMem16 AdderMem16:AdderHlf " "Info: Elaborating entity \"AdderMem16\" for hierarchy \"AdderMem16:AdderHlf\"" {  } { { "Up.sv" "AdderHlf" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 262 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rt AdderMem16.sv(9) " "Warning (10235): Verilog HDL Always Construct warning at AdderMem16.sv(9): variable \"rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "AdderMem16.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/AdderMem16.sv" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplex3op Multiplex3op:MuxMemWri " "Info: Elaborating entity \"Multiplex3op\" for hierarchy \"Multiplex3op:MuxMemWri\"" {  } { { "Up.sv" "MuxMemWri" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 269 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Multiplex3op.sv(9) " "Warning (10235): Verilog HDL Always Construct warning at Multiplex3op.sv(9): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplex3op.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Multiplex3op.sv" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b Multiplex3op.sv(12) " "Warning (10235): Verilog HDL Always Construct warning at Multiplex3op.sv(12): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplex3op.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Multiplex3op.sv" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c Multiplex3op.sv(15) " "Warning (10235): Verilog HDL Always Construct warning at Multiplex3op.sv(15): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplex3op.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Multiplex3op.sv" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Multiplex3op.sv(17) " "Warning (10235): Verilog HDL Always Construct warning at Multiplex3op.sv(17): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplex3op.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Multiplex3op.sv" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "extrapcnext\[30\] GND " "Warning (13410): Pin \"extrapcnext\[30\]\" is stuck at GND" {  } { { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "extrapcnext\[31\] GND " "Warning (13410): Pin \"extrapcnext\[31\]\" is stuck at GND" {  } { { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DeslocInst\[0\] GND " "Warning (13410): Pin \"DeslocInst\[0\]\" is stuck at GND" {  } { { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DeslocInst\[1\] GND " "Warning (13410): Pin \"DeslocInst\[1\]\" is stuck at GND" {  } { { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DeslocSinal\[0\] GND " "Warning (13410): Pin \"DeslocSinal\[0\]\" is stuck at GND" {  } { { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DeslocSinal\[1\] GND " "Warning (13410): Pin \"DeslocSinal\[1\]\" is stuck at GND" {  } { { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 12 " "Info: 12 registers lost all their fanouts during netlist optimizations. The first 12 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "UnidadeControle:UC\|state.SH " "Info: Register \"UnidadeControle:UC\|state.SH\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "UnidadeControle:UC\|state.SHMEM " "Info: Register \"UnidadeControle:UC\|state.SHMEM\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "UnidadeControle:UC\|state.SHWRITE " "Info: Register \"UnidadeControle:UC\|state.SHWRITE\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "UnidadeControle:UC\|state.ADDU " "Info: Register \"UnidadeControle:UC\|state.ADDU\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "UnidadeControle:UC\|state.STOPPC " "Info: Register \"UnidadeControle:UC\|state.STOPPC\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "UnidadeControle:UC\|state.JR " "Info: Register \"UnidadeControle:UC\|state.JR\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "UnidadeControle:UC\|state~4 " "Info: Register \"UnidadeControle:UC\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "UnidadeControle:UC\|state~5 " "Info: Register \"UnidadeControle:UC\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "UnidadeControle:UC\|state~6 " "Info: Register \"UnidadeControle:UC\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "UnidadeControle:UC\|state~7 " "Info: Register \"UnidadeControle:UC\|state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "UnidadeControle:UC\|state~8 " "Info: Register \"UnidadeControle:UC\|state~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "UnidadeControle:UC\|state~9 " "Info: Register \"UnidadeControle:UC\|state~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/UP.map.smsg " "Info: Generated suppressed messages file C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/UP.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3487 " "Info: Implemented 3487 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "365 " "Info: Implemented 365 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3088 " "Info: Implemented 3088 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "269 " "Info: Peak virtual memory: 269 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 02 18:33:11 2018 " "Info: Processing ended: Wed May 02 18:33:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 02 18:33:13 2018 " "Info: Processing started: Wed May 02 18:33:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ProjetoHardware -c UP " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ProjetoHardware -c UP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "UP EP2C70F672C6 " "Info: Selected device EP2C70F672C6 for design \"UP\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C6 " "Info: Device EP2C35F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 4535 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 4536 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AE24 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 4537 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "367 367 " "Critical Warning: No exact pin location assignment(s) for 367 pins of 367 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[0\] " "Info: Pin Address\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[0] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1581 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[1\] " "Info: Pin Address\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[1] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1582 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[2\] " "Info: Pin Address\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[2] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1583 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[3\] " "Info: Pin Address\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[3] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1584 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[4\] " "Info: Pin Address\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[4] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1585 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[5\] " "Info: Pin Address\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[5] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1586 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[6\] " "Info: Pin Address\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[6] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1587 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[7\] " "Info: Pin Address\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[7] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1588 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[8\] " "Info: Pin Address\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[8] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1589 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[9\] " "Info: Pin Address\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[9] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1590 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[10\] " "Info: Pin Address\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[10] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1591 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[11\] " "Info: Pin Address\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[11] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1592 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[12\] " "Info: Pin Address\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[12] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1593 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[13\] " "Info: Pin Address\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[13] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1594 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[14\] " "Info: Pin Address\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[14] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1595 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[15\] " "Info: Pin Address\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[15] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1596 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[16\] " "Info: Pin Address\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[16] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1597 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[17\] " "Info: Pin Address\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[17] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1598 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[18\] " "Info: Pin Address\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[18] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1599 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[19\] " "Info: Pin Address\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[19] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1600 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[20\] " "Info: Pin Address\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[20] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1601 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[21\] " "Info: Pin Address\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[21] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1602 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[22\] " "Info: Pin Address\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[22] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1603 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[23\] " "Info: Pin Address\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[23] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1604 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[24\] " "Info: Pin Address\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[24] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1605 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[25\] " "Info: Pin Address\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[25] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1606 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[26\] " "Info: Pin Address\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[26] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1607 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[27\] " "Info: Pin Address\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[27] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1608 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[28\] " "Info: Pin Address\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[28] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1609 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[29\] " "Info: Pin Address\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[29] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1610 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[30\] " "Info: Pin Address\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[30] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1611 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[31\] " "Info: Pin Address\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Address[31] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1612 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[0\] " "Info: Pin MemData\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[0] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1613 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[1\] " "Info: Pin MemData\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[1] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1614 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[2\] " "Info: Pin MemData\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[2] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1615 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[3\] " "Info: Pin MemData\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[3] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1616 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[4\] " "Info: Pin MemData\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[4] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1617 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[5\] " "Info: Pin MemData\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[5] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1618 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[6\] " "Info: Pin MemData\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[6] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1619 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[7\] " "Info: Pin MemData\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[7] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1620 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[8\] " "Info: Pin MemData\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[8] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1621 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[9\] " "Info: Pin MemData\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[9] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1622 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[10\] " "Info: Pin MemData\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[10] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1623 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[11\] " "Info: Pin MemData\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[11] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1624 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[12\] " "Info: Pin MemData\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[12] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1625 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[13\] " "Info: Pin MemData\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[13] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1626 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[14\] " "Info: Pin MemData\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[14] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1627 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[15\] " "Info: Pin MemData\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[15] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1628 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[16\] " "Info: Pin MemData\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[16] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1629 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[17\] " "Info: Pin MemData\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[17] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1630 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[18\] " "Info: Pin MemData\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[18] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1631 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[19\] " "Info: Pin MemData\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[19] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1632 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[20\] " "Info: Pin MemData\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[20] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1633 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[21\] " "Info: Pin MemData\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[21] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1634 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[22\] " "Info: Pin MemData\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[22] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1635 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[23\] " "Info: Pin MemData\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[23] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1636 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[24\] " "Info: Pin MemData\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[24] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1637 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[25\] " "Info: Pin MemData\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[25] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1638 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[26\] " "Info: Pin MemData\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[26] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1639 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[27\] " "Info: Pin MemData\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[27] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1640 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[28\] " "Info: Pin MemData\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[28] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1641 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[29\] " "Info: Pin MemData\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[29] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1642 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[30\] " "Info: Pin MemData\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[30] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1643 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[31\] " "Info: Pin MemData\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemData[31] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1644 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[0\] " "Info: Pin Alu\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[0] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1645 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[1\] " "Info: Pin Alu\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[1] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1646 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[2\] " "Info: Pin Alu\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[2] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1647 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[3\] " "Info: Pin Alu\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[3] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1648 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[4\] " "Info: Pin Alu\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[4] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1649 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[5\] " "Info: Pin Alu\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[5] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1650 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[6\] " "Info: Pin Alu\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[6] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1651 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[7\] " "Info: Pin Alu\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[7] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1652 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[8\] " "Info: Pin Alu\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[8] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1653 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[9\] " "Info: Pin Alu\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[9] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1654 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[10\] " "Info: Pin Alu\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[10] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1655 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[11\] " "Info: Pin Alu\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[11] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1656 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[12\] " "Info: Pin Alu\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[12] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1657 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[13\] " "Info: Pin Alu\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[13] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1658 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[14\] " "Info: Pin Alu\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[14] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1659 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[15\] " "Info: Pin Alu\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[15] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1660 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[16\] " "Info: Pin Alu\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[16] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1661 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[17\] " "Info: Pin Alu\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[17] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1662 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[18\] " "Info: Pin Alu\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[18] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1663 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[19\] " "Info: Pin Alu\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[19] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1664 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[20\] " "Info: Pin Alu\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[20] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1665 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[21\] " "Info: Pin Alu\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[21] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1666 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[22\] " "Info: Pin Alu\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[22] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1667 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[23\] " "Info: Pin Alu\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[23] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1668 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[24\] " "Info: Pin Alu\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[24] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1669 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[25\] " "Info: Pin Alu\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[25] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1670 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[26\] " "Info: Pin Alu\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[26] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1671 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[27\] " "Info: Pin Alu\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[27] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1672 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[28\] " "Info: Pin Alu\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[28] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1673 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[29\] " "Info: Pin Alu\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[29] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1674 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[30\] " "Info: Pin Alu\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[30] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1675 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Alu\[31\] " "Info: Pin Alu\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Alu[31] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1676 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resultB\[0\] " "Info: Pin resultB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { resultB[0] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { resultB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1677 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resultB\[1\] " "Info: Pin resultB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { resultB[1] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { resultB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1678 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resultB\[2\] " "Info: Pin resultB\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { resultB[2] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { resultB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1679 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resultB\[3\] " "Info: Pin resultB\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { resultB[3] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { resultB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1680 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resultB\[4\] " "Info: Pin resultB\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { resultB[4] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { resultB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1681 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resultB\[5\] " "Info: Pin resultB\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { resultB[5] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { resultB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1682 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resultB\[6\] " "Info: Pin resultB\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { resultB[6] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { resultB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1683 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resultB\[7\] " "Info: Pin resultB\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { resultB[7] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { resultB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1684 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resultB\[8\] " "Info: Pin resultB\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { resultB[8] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { resultB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1685 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resultB\[9\] " "Info: Pin resultB\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { resultB[9] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { resultB[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1686 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resultB\[10\] " "Info: Pin resultB\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { resultB[10] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { resultB[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1687 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resultB\[11\] " "Info: Pin resultB\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { resultB[11] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { resultB[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1688 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resultB\[12\] " "Info: Pin resultB\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { resultB[12] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { resultB[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1689 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resultB\[13\] " "Info: Pin resultB\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { resultB[13] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { resultB[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1690 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resultB\[14\] " "Info: Pin resultB\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { resultB[14] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { resultB[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1691 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resultB\[15\] " "Info: Pin resultB\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { resultB[15] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { resultB[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1692 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resultB\[16\] " "Info: Pin resultB\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { resultB[16] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { resultB[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1693 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resultB\[17\] " "Info: Pin resultB\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { resultB[17] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { resultB[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1694 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resultB\[18\] " "Info: Pin resultB\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { resultB[18] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { resultB[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1695 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resultB\[19\] " "Info: Pin resultB\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { resultB[19] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { resultB[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1696 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resultB\[20\] " "Info: Pin resultB\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { resultB[20] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { resultB[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1697 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resultB\[21\] " "Info: Pin resultB\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { resultB[21] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { resultB[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1698 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resultB\[22\] " "Info: Pin resultB\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { resultB[22] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { resultB[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1699 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resultB\[23\] " "Info: Pin resultB\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { resultB[23] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { resultB[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1700 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resultB\[24\] " "Info: Pin resultB\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { resultB[24] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { resultB[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1701 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resultB\[25\] " "Info: Pin resultB\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { resultB[25] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { resultB[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1702 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resultB\[26\] " "Info: Pin resultB\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { resultB[26] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { resultB[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1703 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resultB\[27\] " "Info: Pin resultB\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { resultB[27] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { resultB[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1704 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resultB\[28\] " "Info: Pin resultB\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { resultB[28] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { resultB[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1705 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resultB\[29\] " "Info: Pin resultB\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { resultB[29] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { resultB[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1706 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resultB\[30\] " "Info: Pin resultB\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { resultB[30] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { resultB[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1707 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resultB\[31\] " "Info: Pin resultB\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { resultB[31] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { resultB[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1708 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writeDataMem\[0\] " "Info: Pin writeDataMem\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { writeDataMem[0] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writeDataMem[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1709 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writeDataMem\[1\] " "Info: Pin writeDataMem\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { writeDataMem[1] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writeDataMem[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1710 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writeDataMem\[2\] " "Info: Pin writeDataMem\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { writeDataMem[2] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writeDataMem[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1711 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writeDataMem\[3\] " "Info: Pin writeDataMem\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { writeDataMem[3] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writeDataMem[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1712 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writeDataMem\[4\] " "Info: Pin writeDataMem\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { writeDataMem[4] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writeDataMem[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1713 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writeDataMem\[5\] " "Info: Pin writeDataMem\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { writeDataMem[5] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writeDataMem[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1714 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writeDataMem\[6\] " "Info: Pin writeDataMem\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { writeDataMem[6] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writeDataMem[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1715 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writeDataMem\[7\] " "Info: Pin writeDataMem\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { writeDataMem[7] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writeDataMem[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1716 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writeDataMem\[8\] " "Info: Pin writeDataMem\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { writeDataMem[8] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writeDataMem[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1717 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writeDataMem\[9\] " "Info: Pin writeDataMem\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { writeDataMem[9] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writeDataMem[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1718 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writeDataMem\[10\] " "Info: Pin writeDataMem\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { writeDataMem[10] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writeDataMem[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1719 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writeDataMem\[11\] " "Info: Pin writeDataMem\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { writeDataMem[11] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writeDataMem[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1720 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writeDataMem\[12\] " "Info: Pin writeDataMem\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { writeDataMem[12] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writeDataMem[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1721 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writeDataMem\[13\] " "Info: Pin writeDataMem\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { writeDataMem[13] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writeDataMem[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1722 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writeDataMem\[14\] " "Info: Pin writeDataMem\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { writeDataMem[14] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writeDataMem[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1723 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writeDataMem\[15\] " "Info: Pin writeDataMem\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { writeDataMem[15] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writeDataMem[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1724 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writeDataMem\[16\] " "Info: Pin writeDataMem\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { writeDataMem[16] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writeDataMem[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1725 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writeDataMem\[17\] " "Info: Pin writeDataMem\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { writeDataMem[17] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writeDataMem[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1726 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writeDataMem\[18\] " "Info: Pin writeDataMem\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { writeDataMem[18] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writeDataMem[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1727 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writeDataMem\[19\] " "Info: Pin writeDataMem\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { writeDataMem[19] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writeDataMem[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1728 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writeDataMem\[20\] " "Info: Pin writeDataMem\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { writeDataMem[20] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writeDataMem[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1729 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writeDataMem\[21\] " "Info: Pin writeDataMem\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { writeDataMem[21] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writeDataMem[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1730 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writeDataMem\[22\] " "Info: Pin writeDataMem\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { writeDataMem[22] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writeDataMem[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1731 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writeDataMem\[23\] " "Info: Pin writeDataMem\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { writeDataMem[23] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writeDataMem[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1732 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writeDataMem\[24\] " "Info: Pin writeDataMem\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { writeDataMem[24] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writeDataMem[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1733 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writeDataMem\[25\] " "Info: Pin writeDataMem\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { writeDataMem[25] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writeDataMem[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1734 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writeDataMem\[26\] " "Info: Pin writeDataMem\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { writeDataMem[26] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writeDataMem[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1735 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writeDataMem\[27\] " "Info: Pin writeDataMem\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { writeDataMem[27] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writeDataMem[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1736 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writeDataMem\[28\] " "Info: Pin writeDataMem\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { writeDataMem[28] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writeDataMem[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1737 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writeDataMem\[29\] " "Info: Pin writeDataMem\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { writeDataMem[29] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writeDataMem[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1738 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writeDataMem\[30\] " "Info: Pin writeDataMem\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { writeDataMem[30] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writeDataMem[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1739 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writeDataMem\[31\] " "Info: Pin writeDataMem\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { writeDataMem[31] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { writeDataMem[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1740 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[0\] " "Info: Pin extrapcnext\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[0] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1741 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[1\] " "Info: Pin extrapcnext\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[1] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1742 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[2\] " "Info: Pin extrapcnext\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[2] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1743 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[3\] " "Info: Pin extrapcnext\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[3] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1744 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[4\] " "Info: Pin extrapcnext\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[4] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1745 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[5\] " "Info: Pin extrapcnext\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[5] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1746 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[6\] " "Info: Pin extrapcnext\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[6] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1747 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[7\] " "Info: Pin extrapcnext\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[7] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1748 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[8\] " "Info: Pin extrapcnext\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[8] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1749 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[9\] " "Info: Pin extrapcnext\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[9] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1750 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[10\] " "Info: Pin extrapcnext\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[10] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1751 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[11\] " "Info: Pin extrapcnext\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[11] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1752 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[12\] " "Info: Pin extrapcnext\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[12] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1753 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[13\] " "Info: Pin extrapcnext\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[13] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1754 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[14\] " "Info: Pin extrapcnext\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[14] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1755 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[15\] " "Info: Pin extrapcnext\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[15] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1756 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[16\] " "Info: Pin extrapcnext\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[16] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1757 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[17\] " "Info: Pin extrapcnext\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[17] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1758 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[18\] " "Info: Pin extrapcnext\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[18] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1759 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[19\] " "Info: Pin extrapcnext\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[19] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1760 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[20\] " "Info: Pin extrapcnext\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[20] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1761 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[21\] " "Info: Pin extrapcnext\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[21] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1762 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[22\] " "Info: Pin extrapcnext\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[22] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1763 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[23\] " "Info: Pin extrapcnext\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[23] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1764 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[24\] " "Info: Pin extrapcnext\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[24] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1765 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[25\] " "Info: Pin extrapcnext\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[25] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1766 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[26\] " "Info: Pin extrapcnext\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[26] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1767 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[27\] " "Info: Pin extrapcnext\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[27] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1768 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[28\] " "Info: Pin extrapcnext\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[28] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1769 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[29\] " "Info: Pin extrapcnext\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[29] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1770 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[30\] " "Info: Pin extrapcnext\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[30] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1771 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extrapcnext\[31\] " "Info: Pin extrapcnext\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { extrapcnext[31] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extrapcnext[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1772 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[0\] " "Info: Pin PC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[0] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1773 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[1\] " "Info: Pin PC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[1] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1774 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[2\] " "Info: Pin PC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[2] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1775 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[3\] " "Info: Pin PC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[3] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1776 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[4\] " "Info: Pin PC\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[4] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1777 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[5\] " "Info: Pin PC\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[5] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1778 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[6\] " "Info: Pin PC\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[6] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1779 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[7\] " "Info: Pin PC\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[7] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1780 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[8\] " "Info: Pin PC\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[8] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1781 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[9\] " "Info: Pin PC\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[9] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1782 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[10\] " "Info: Pin PC\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[10] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1783 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[11\] " "Info: Pin PC\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[11] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1784 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[12\] " "Info: Pin PC\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[12] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1785 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[13\] " "Info: Pin PC\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[13] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1786 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[14\] " "Info: Pin PC\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[14] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1787 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[15\] " "Info: Pin PC\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[15] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1788 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[16\] " "Info: Pin PC\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[16] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1789 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[17\] " "Info: Pin PC\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[17] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1790 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[18\] " "Info: Pin PC\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[18] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1791 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[19\] " "Info: Pin PC\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[19] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1792 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[20\] " "Info: Pin PC\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[20] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1793 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[21\] " "Info: Pin PC\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[21] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1794 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[22\] " "Info: Pin PC\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[22] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1795 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[23\] " "Info: Pin PC\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[23] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1796 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[24\] " "Info: Pin PC\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[24] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1797 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[25\] " "Info: Pin PC\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[25] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1798 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[26\] " "Info: Pin PC\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[26] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1799 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[27\] " "Info: Pin PC\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[27] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1800 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[28\] " "Info: Pin PC\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[28] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1801 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[29\] " "Info: Pin PC\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[29] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1802 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[30\] " "Info: Pin PC\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[30] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1803 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[31\] " "Info: Pin PC\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PC[31] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1804 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[0\] " "Info: Pin WriteDataReg\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[0] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1805 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[1\] " "Info: Pin WriteDataReg\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[1] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1806 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[2\] " "Info: Pin WriteDataReg\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[2] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1807 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[3\] " "Info: Pin WriteDataReg\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[3] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1808 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[4\] " "Info: Pin WriteDataReg\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[4] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1809 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[5\] " "Info: Pin WriteDataReg\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[5] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1810 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[6\] " "Info: Pin WriteDataReg\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[6] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1811 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[7\] " "Info: Pin WriteDataReg\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[7] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1812 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[8\] " "Info: Pin WriteDataReg\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[8] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1813 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[9\] " "Info: Pin WriteDataReg\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[9] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1814 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[10\] " "Info: Pin WriteDataReg\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[10] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1815 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[11\] " "Info: Pin WriteDataReg\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[11] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1816 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[12\] " "Info: Pin WriteDataReg\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[12] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1817 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[13\] " "Info: Pin WriteDataReg\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[13] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1818 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[14\] " "Info: Pin WriteDataReg\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[14] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1819 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[15\] " "Info: Pin WriteDataReg\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[15] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1820 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[16\] " "Info: Pin WriteDataReg\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[16] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1821 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[17\] " "Info: Pin WriteDataReg\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[17] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1822 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[18\] " "Info: Pin WriteDataReg\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[18] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1823 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[19\] " "Info: Pin WriteDataReg\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[19] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1824 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[20\] " "Info: Pin WriteDataReg\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[20] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1825 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[21\] " "Info: Pin WriteDataReg\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[21] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1826 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[22\] " "Info: Pin WriteDataReg\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[22] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1827 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[23\] " "Info: Pin WriteDataReg\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[23] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1828 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[24\] " "Info: Pin WriteDataReg\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[24] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1829 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[25\] " "Info: Pin WriteDataReg\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[25] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1830 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[26\] " "Info: Pin WriteDataReg\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[26] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1831 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[27\] " "Info: Pin WriteDataReg\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[27] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1832 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[28\] " "Info: Pin WriteDataReg\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[28] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1833 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[29\] " "Info: Pin WriteDataReg\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[29] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1834 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[30\] " "Info: Pin WriteDataReg\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[30] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1835 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteDataReg\[31\] " "Info: Pin WriteDataReg\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteDataReg[31] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteDataReg[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1836 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteRegister\[0\] " "Info: Pin WriteRegister\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteRegister[0] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteRegister[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1837 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteRegister\[1\] " "Info: Pin WriteRegister\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteRegister[1] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteRegister[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1838 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteRegister\[2\] " "Info: Pin WriteRegister\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteRegister[2] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteRegister[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1839 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteRegister\[3\] " "Info: Pin WriteRegister\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteRegister[3] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteRegister[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1840 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteRegister\[4\] " "Info: Pin WriteRegister\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WriteRegister[4] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteRegister[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1841 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[0\] " "Info: Pin DeslocInst\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[0] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1842 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[1\] " "Info: Pin DeslocInst\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[1] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1843 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[2\] " "Info: Pin DeslocInst\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[2] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1844 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[3\] " "Info: Pin DeslocInst\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[3] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1845 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[4\] " "Info: Pin DeslocInst\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[4] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1846 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[5\] " "Info: Pin DeslocInst\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[5] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1847 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[6\] " "Info: Pin DeslocInst\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[6] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1848 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[7\] " "Info: Pin DeslocInst\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[7] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1849 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[8\] " "Info: Pin DeslocInst\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[8] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1850 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[9\] " "Info: Pin DeslocInst\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[9] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1851 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[10\] " "Info: Pin DeslocInst\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[10] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1852 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[11\] " "Info: Pin DeslocInst\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[11] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1853 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[12\] " "Info: Pin DeslocInst\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[12] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1854 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[13\] " "Info: Pin DeslocInst\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[13] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1855 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[14\] " "Info: Pin DeslocInst\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[14] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1856 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[15\] " "Info: Pin DeslocInst\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[15] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1857 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[16\] " "Info: Pin DeslocInst\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[16] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1858 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[17\] " "Info: Pin DeslocInst\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[17] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1859 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[18\] " "Info: Pin DeslocInst\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[18] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1860 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[19\] " "Info: Pin DeslocInst\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[19] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1861 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[20\] " "Info: Pin DeslocInst\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[20] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1862 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[21\] " "Info: Pin DeslocInst\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[21] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1863 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[22\] " "Info: Pin DeslocInst\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[22] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1864 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[23\] " "Info: Pin DeslocInst\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[23] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1865 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[24\] " "Info: Pin DeslocInst\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[24] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1866 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[25\] " "Info: Pin DeslocInst\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[25] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1867 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[26\] " "Info: Pin DeslocInst\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[26] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1868 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[27\] " "Info: Pin DeslocInst\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[27] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1869 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[28\] " "Info: Pin DeslocInst\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[28] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1870 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[29\] " "Info: Pin DeslocInst\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[29] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1871 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[30\] " "Info: Pin DeslocInst\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[30] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1872 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocInst\[31\] " "Info: Pin DeslocInst\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocInst[31] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocInst[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1873 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[0\] " "Info: Pin DeslocSinal\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[0] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1874 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[1\] " "Info: Pin DeslocSinal\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[1] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1875 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[2\] " "Info: Pin DeslocSinal\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[2] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1876 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[3\] " "Info: Pin DeslocSinal\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[3] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1877 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[4\] " "Info: Pin DeslocSinal\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[4] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1878 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[5\] " "Info: Pin DeslocSinal\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[5] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1879 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[6\] " "Info: Pin DeslocSinal\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[6] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1880 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[7\] " "Info: Pin DeslocSinal\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[7] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1881 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[8\] " "Info: Pin DeslocSinal\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[8] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1882 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[9\] " "Info: Pin DeslocSinal\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[9] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1883 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[10\] " "Info: Pin DeslocSinal\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[10] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1884 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[11\] " "Info: Pin DeslocSinal\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[11] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1885 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[12\] " "Info: Pin DeslocSinal\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[12] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1886 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[13\] " "Info: Pin DeslocSinal\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[13] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1887 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[14\] " "Info: Pin DeslocSinal\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[14] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1888 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[15\] " "Info: Pin DeslocSinal\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[15] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1889 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[16\] " "Info: Pin DeslocSinal\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[16] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1890 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[17\] " "Info: Pin DeslocSinal\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[17] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1891 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[18\] " "Info: Pin DeslocSinal\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[18] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1892 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[19\] " "Info: Pin DeslocSinal\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[19] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1893 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[20\] " "Info: Pin DeslocSinal\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[20] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1894 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[21\] " "Info: Pin DeslocSinal\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[21] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1895 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[22\] " "Info: Pin DeslocSinal\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[22] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1896 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[23\] " "Info: Pin DeslocSinal\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[23] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1897 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[24\] " "Info: Pin DeslocSinal\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[24] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1898 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[25\] " "Info: Pin DeslocSinal\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[25] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1899 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[26\] " "Info: Pin DeslocSinal\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[26] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1900 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[27\] " "Info: Pin DeslocSinal\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[27] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1901 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[28\] " "Info: Pin DeslocSinal\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[28] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1902 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[29\] " "Info: Pin DeslocSinal\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[29] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1903 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[30\] " "Info: Pin DeslocSinal\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[30] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1904 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DeslocSinal\[31\] " "Info: Pin DeslocSinal\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DeslocSinal[31] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DeslocSinal[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1905 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr " "Info: Pin wr not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { wr } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 14 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1947 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWrite " "Info: Pin RegWrite not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RegWrite } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1948 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRWrite " "Info: Pin IRWrite not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { IRWrite } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1949 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[0\] " "Info: Pin AluOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[0] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1906 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[1\] " "Info: Pin AluOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[1] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1907 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[2\] " "Info: Pin AluOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[2] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1908 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[3\] " "Info: Pin AluOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[3] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1909 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[4\] " "Info: Pin AluOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[4] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1910 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[5\] " "Info: Pin AluOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[5] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1911 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[6\] " "Info: Pin AluOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[6] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1912 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[7\] " "Info: Pin AluOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[7] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1913 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[8\] " "Info: Pin AluOut\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[8] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1914 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[9\] " "Info: Pin AluOut\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[9] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1915 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[10\] " "Info: Pin AluOut\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[10] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1916 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[11\] " "Info: Pin AluOut\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[11] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1917 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[12\] " "Info: Pin AluOut\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[12] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1918 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[13\] " "Info: Pin AluOut\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[13] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1919 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[14\] " "Info: Pin AluOut\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[14] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1920 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[15\] " "Info: Pin AluOut\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[15] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1921 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[16\] " "Info: Pin AluOut\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[16] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1922 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[17\] " "Info: Pin AluOut\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[17] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1923 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[18\] " "Info: Pin AluOut\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[18] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1924 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[19\] " "Info: Pin AluOut\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[19] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1925 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[20\] " "Info: Pin AluOut\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[20] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1926 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[21\] " "Info: Pin AluOut\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[21] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1927 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[22\] " "Info: Pin AluOut\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[22] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1928 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[23\] " "Info: Pin AluOut\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[23] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1929 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[24\] " "Info: Pin AluOut\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[24] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1930 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[25\] " "Info: Pin AluOut\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[25] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1931 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[26\] " "Info: Pin AluOut\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[26] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1932 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[27\] " "Info: Pin AluOut\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[27] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1933 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[28\] " "Info: Pin AluOut\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[28] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1934 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[29\] " "Info: Pin AluOut\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[29] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1935 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[30\] " "Info: Pin AluOut\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[30] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1936 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluOut\[31\] " "Info: Pin AluOut\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AluOut[31] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1937 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "State\[0\] " "Info: Pin State\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { State[0] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { State[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1938 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "State\[1\] " "Info: Pin State\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { State[1] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { State[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1939 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "State\[2\] " "Info: Pin State\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { State[2] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { State[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1940 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "State\[3\] " "Info: Pin State\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { State[3] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { State[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1941 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "State\[4\] " "Info: Pin State\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { State[4] } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { State[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1942 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clock } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 1 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1945 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset_l " "Info: Pin reset_l not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reset_l } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_l } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1946 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clock } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 1 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1945 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_l (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node reset_l (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reset_l } } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_l } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/" 0 { } { { 0 { 0 ""} 0 1946 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "365 unused 3.3V 0 365 0 " "Info: Number of I/O pins in group: 365 (unused VREF, 3.3V VCCIO, 0 input, 365 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 57 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 53 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  53 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 50 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 62 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 53 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  53 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 50 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 46 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "25.746 ns register register " "Info: Estimated most critical path is register to register delay of 25.746 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UnidadeControle:UC\|state.BREAK 1 REG LAB_X59_Y35 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X59_Y35; Fanout = 6; REG Node = 'UnidadeControle:UC\|state.BREAK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UnidadeControle:UC|state.BREAK } "NODE_NAME" } } { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/UnidadeControle.sv" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.376 ns) 1.037 ns UnidadeControle:UC\|WideOr0~0 2 COMB LAB_X57_Y35 3 " "Info: 2: + IC(0.661 ns) + CELL(0.376 ns) = 1.037 ns; Loc. = LAB_X57_Y35; Fanout = 3; COMB Node = 'UnidadeControle:UC\|WideOr0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.037 ns" { UnidadeControle:UC|state.BREAK UnidadeControle:UC|WideOr0~0 } "NODE_NAME" } } { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/UnidadeControle.sv" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.275 ns) 1.793 ns UnidadeControle:UC\|WideOr10 3 COMB LAB_X58_Y35 35 " "Info: 3: + IC(0.481 ns) + CELL(0.275 ns) = 1.793 ns; Loc. = LAB_X58_Y35; Fanout = 35; COMB Node = 'UnidadeControle:UC\|WideOr10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { UnidadeControle:UC|WideOr0~0 UnidadeControle:UC|WideOr10 } "NODE_NAME" } } { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/UnidadeControle.sv" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.150 ns) 2.849 ns Ula32:ULA\|carry_temp\[0\]~2 4 COMB LAB_X58_Y32 2 " "Info: 4: + IC(0.906 ns) + CELL(0.150 ns) = 2.849 ns; Loc. = LAB_X58_Y32; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[0\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { UnidadeControle:UC|WideOr10 Ula32:ULA|carry_temp[0]~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.438 ns) 4.173 ns Ula32:ULA\|carry_temp\[1\]~5 5 COMB LAB_X60_Y35 3 " "Info: 5: + IC(0.886 ns) + CELL(0.438 ns) = 4.173 ns; Loc. = LAB_X60_Y35; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[1\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { Ula32:ULA|carry_temp[0]~2 Ula32:ULA|carry_temp[1]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 4.738 ns Ula32:ULA\|carry_temp\[2\]~74 6 COMB LAB_X60_Y35 3 " "Info: 6: + IC(0.415 ns) + CELL(0.150 ns) = 4.738 ns; Loc. = LAB_X60_Y35; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[2\]~74'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[1]~5 Ula32:ULA|carry_temp[2]~74 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 5.303 ns Ula32:ULA\|carry_temp\[4\]~8 7 COMB LAB_X60_Y35 1 " "Info: 7: + IC(0.145 ns) + CELL(0.420 ns) = 5.303 ns; Loc. = LAB_X60_Y35; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[4\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[2]~74 Ula32:ULA|carry_temp[4]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 5.868 ns Ula32:ULA\|carry_temp\[4\]~9 8 COMB LAB_X60_Y35 4 " "Info: 8: + IC(0.415 ns) + CELL(0.150 ns) = 5.868 ns; Loc. = LAB_X60_Y35; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[4\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[4]~8 Ula32:ULA|carry_temp[4]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 6.433 ns Ula32:ULA\|carry_temp\[6\]~14 9 COMB LAB_X60_Y35 1 " "Info: 9: + IC(0.290 ns) + CELL(0.275 ns) = 6.433 ns; Loc. = LAB_X60_Y35; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[6\]~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[4]~9 Ula32:ULA|carry_temp[6]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 6.998 ns Ula32:ULA\|carry_temp\[6\]~15 10 COMB LAB_X60_Y35 3 " "Info: 10: + IC(0.415 ns) + CELL(0.150 ns) = 6.998 ns; Loc. = LAB_X60_Y35; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[6\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[6]~14 Ula32:ULA|carry_temp[6]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 7.563 ns Ula32:ULA\|carry_temp\[8\]~20 11 COMB LAB_X60_Y35 1 " "Info: 11: + IC(0.415 ns) + CELL(0.150 ns) = 7.563 ns; Loc. = LAB_X60_Y35; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[8\]~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[6]~15 Ula32:ULA|carry_temp[8]~20 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 8.128 ns Ula32:ULA\|carry_temp\[8\]~21 12 COMB LAB_X60_Y35 3 " "Info: 12: + IC(0.415 ns) + CELL(0.150 ns) = 8.128 ns; Loc. = LAB_X60_Y35; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[8\]~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[8]~20 Ula32:ULA|carry_temp[8]~21 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.150 ns) 9.169 ns Ula32:ULA\|carry_temp\[10\]~26 13 COMB LAB_X61_Y34 1 " "Info: 13: + IC(0.891 ns) + CELL(0.150 ns) = 9.169 ns; Loc. = LAB_X61_Y34; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[10\]~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { Ula32:ULA|carry_temp[8]~21 Ula32:ULA|carry_temp[10]~26 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 9.734 ns Ula32:ULA\|carry_temp\[10\]~27 14 COMB LAB_X61_Y34 3 " "Info: 14: + IC(0.415 ns) + CELL(0.150 ns) = 9.734 ns; Loc. = LAB_X61_Y34; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[10\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[10]~26 Ula32:ULA|carry_temp[10]~27 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 10.299 ns Ula32:ULA\|carry_temp\[12\]~32 15 COMB LAB_X61_Y34 1 " "Info: 15: + IC(0.415 ns) + CELL(0.150 ns) = 10.299 ns; Loc. = LAB_X61_Y34; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[12\]~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[10]~27 Ula32:ULA|carry_temp[12]~32 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 10.864 ns Ula32:ULA\|carry_temp\[12\]~33 16 COMB LAB_X61_Y34 3 " "Info: 16: + IC(0.415 ns) + CELL(0.150 ns) = 10.864 ns; Loc. = LAB_X61_Y34; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[12\]~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[12]~32 Ula32:ULA|carry_temp[12]~33 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 11.620 ns Ula32:ULA\|carry_temp\[14\]~38 17 COMB LAB_X62_Y34 1 " "Info: 17: + IC(0.606 ns) + CELL(0.150 ns) = 11.620 ns; Loc. = LAB_X62_Y34; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[14\]~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { Ula32:ULA|carry_temp[12]~33 Ula32:ULA|carry_temp[14]~38 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 12.185 ns Ula32:ULA\|carry_temp\[14\]~39 18 COMB LAB_X62_Y34 2 " "Info: 18: + IC(0.415 ns) + CELL(0.150 ns) = 12.185 ns; Loc. = LAB_X62_Y34; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[14\]~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[14]~38 Ula32:ULA|carry_temp[14]~39 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.245 ns) 12.911 ns Ula32:ULA\|carry_temp\[16\]~42 19 COMB LAB_X61_Y34 1 " "Info: 19: + IC(0.481 ns) + CELL(0.245 ns) = 12.911 ns; Loc. = LAB_X61_Y34; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[16\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.726 ns" { Ula32:ULA|carry_temp[14]~39 Ula32:ULA|carry_temp[16]~42 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 13.476 ns Ula32:ULA\|carry_temp\[16\]~43 20 COMB LAB_X61_Y34 3 " "Info: 20: + IC(0.415 ns) + CELL(0.150 ns) = 13.476 ns; Loc. = LAB_X61_Y34; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[16\]~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[16]~42 Ula32:ULA|carry_temp[16]~43 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 14.041 ns Ula32:ULA\|carry_temp\[18\]~46 21 COMB LAB_X61_Y34 1 " "Info: 21: + IC(0.145 ns) + CELL(0.420 ns) = 14.041 ns; Loc. = LAB_X61_Y34; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[18\]~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[16]~43 Ula32:ULA|carry_temp[18]~46 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 14.606 ns Ula32:ULA\|carry_temp\[18\]~47 22 COMB LAB_X61_Y34 3 " "Info: 22: + IC(0.415 ns) + CELL(0.150 ns) = 14.606 ns; Loc. = LAB_X61_Y34; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[18\]~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[18]~46 Ula32:ULA|carry_temp[18]~47 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.438 ns) 15.658 ns Ula32:ULA\|carry_temp\[19\]~49 23 COMB LAB_X62_Y32 2 " "Info: 23: + IC(0.614 ns) + CELL(0.438 ns) = 15.658 ns; Loc. = LAB_X62_Y32; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[19\]~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Ula32:ULA|carry_temp[18]~47 Ula32:ULA|carry_temp[19]~49 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.419 ns) 16.413 ns Ula32:ULA\|carry_temp\[20\]~52 24 COMB LAB_X61_Y32 3 " "Info: 24: + IC(0.336 ns) + CELL(0.419 ns) = 16.413 ns; Loc. = LAB_X61_Y32; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[20\]~52'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { Ula32:ULA|carry_temp[19]~49 Ula32:ULA|carry_temp[20]~52 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.419 ns) 16.977 ns Ula32:ULA\|carry_temp\[21\]~53 25 COMB LAB_X61_Y32 2 " "Info: 25: + IC(0.145 ns) + CELL(0.419 ns) = 16.977 ns; Loc. = LAB_X61_Y32; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[21\]~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { Ula32:ULA|carry_temp[20]~52 Ula32:ULA|carry_temp[21]~53 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.419 ns) 17.541 ns Ula32:ULA\|carry_temp\[22\]~56 26 COMB LAB_X61_Y32 3 " "Info: 26: + IC(0.145 ns) + CELL(0.419 ns) = 17.541 ns; Loc. = LAB_X61_Y32; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[22\]~56'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { Ula32:ULA|carry_temp[21]~53 Ula32:ULA|carry_temp[22]~56 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.419 ns) 18.105 ns Ula32:ULA\|carry_temp\[23\]~57 27 COMB LAB_X61_Y32 2 " "Info: 27: + IC(0.145 ns) + CELL(0.419 ns) = 18.105 ns; Loc. = LAB_X61_Y32; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[23\]~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { Ula32:ULA|carry_temp[22]~56 Ula32:ULA|carry_temp[23]~57 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.419 ns) 18.669 ns Ula32:ULA\|carry_temp\[24\]~60 28 COMB LAB_X61_Y32 3 " "Info: 28: + IC(0.145 ns) + CELL(0.419 ns) = 18.669 ns; Loc. = LAB_X61_Y32; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[24\]~60'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { Ula32:ULA|carry_temp[23]~57 Ula32:ULA|carry_temp[24]~60 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.419 ns) 19.233 ns Ula32:ULA\|carry_temp\[25\]~61 29 COMB LAB_X61_Y32 3 " "Info: 29: + IC(0.145 ns) + CELL(0.419 ns) = 19.233 ns; Loc. = LAB_X61_Y32; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[25\]~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { Ula32:ULA|carry_temp[24]~60 Ula32:ULA|carry_temp[25]~61 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.419 ns) 19.797 ns Ula32:ULA\|carry_temp\[26\]~64 30 COMB LAB_X61_Y32 3 " "Info: 30: + IC(0.145 ns) + CELL(0.419 ns) = 19.797 ns; Loc. = LAB_X61_Y32; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[26\]~64'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { Ula32:ULA|carry_temp[25]~61 Ula32:ULA|carry_temp[26]~64 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.419 ns) 20.361 ns Ula32:ULA\|carry_temp\[27\]~65 31 COMB LAB_X61_Y32 4 " "Info: 31: + IC(0.145 ns) + CELL(0.419 ns) = 20.361 ns; Loc. = LAB_X61_Y32; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[27\]~65'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { Ula32:ULA|carry_temp[26]~64 Ula32:ULA|carry_temp[27]~65 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 21.117 ns Ula32:ULA\|carry_temp\[29\]~69 32 COMB LAB_X60_Y32 1 " "Info: 32: + IC(0.606 ns) + CELL(0.150 ns) = 21.117 ns; Loc. = LAB_X60_Y32; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[29\]~69'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { Ula32:ULA|carry_temp[27]~65 Ula32:ULA|carry_temp[29]~69 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 21.873 ns Ula32:ULA\|carry_temp\[29\]~70 33 COMB LAB_X59_Y32 3 " "Info: 33: + IC(0.606 ns) + CELL(0.150 ns) = 21.873 ns; Loc. = LAB_X59_Y32; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[29\]~70'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { Ula32:ULA|carry_temp[29]~69 Ula32:ULA|carry_temp[29]~70 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 22.438 ns Ula32:ULA\|soma_temp\[31\] 34 COMB LAB_X59_Y32 1 " "Info: 34: + IC(0.290 ns) + CELL(0.275 ns) = 22.438 ns; Loc. = LAB_X59_Y32; Fanout = 1; COMB Node = 'Ula32:ULA\|soma_temp\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[29]~70 Ula32:ULA|soma_temp[31] } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 23.003 ns Registrador:RegPC\|Saida\[31\]~23 35 COMB LAB_X59_Y32 4 " "Info: 35: + IC(0.145 ns) + CELL(0.420 ns) = 23.003 ns; Loc. = LAB_X59_Y32; Fanout = 4; COMB Node = 'Registrador:RegPC\|Saida\[31\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|soma_temp[31] Registrador:RegPC|Saida[31]~23 } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.371 ns) 23.519 ns g1~4 36 COMB LAB_X59_Y32 2 " "Info: 36: + IC(0.145 ns) + CELL(0.371 ns) = 23.519 ns; Loc. = LAB_X59_Y32; Fanout = 2; COMB Node = 'g1~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.516 ns" { Registrador:RegPC|Saida[31]~23 g1~4 } "NODE_NAME" } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.419 ns) 24.083 ns g2 37 COMB LAB_X59_Y32 28 " "Info: 37: + IC(0.145 ns) + CELL(0.419 ns) = 24.083 ns; Loc. = LAB_X59_Y32; Fanout = 28; COMB Node = 'g2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { g1~4 g2 } "NODE_NAME" } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.660 ns) 25.746 ns Registrador:RegPC\|Saida\[13\] 38 REG LAB_X62_Y34 3 " "Info: 38: + IC(1.003 ns) + CELL(0.660 ns) = 25.746 ns; Loc. = LAB_X62_Y34; Fanout = 3; REG Node = 'Registrador:RegPC\|Saida\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.663 ns" { g2 Registrador:RegPC|Saida[13] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.784 ns ( 41.89 % ) " "Info: Total cell delay = 10.784 ns ( 41.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.962 ns ( 58.11 % ) " "Info: Total interconnect delay = 14.962 ns ( 58.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "25.746 ns" { UnidadeControle:UC|state.BREAK UnidadeControle:UC|WideOr0~0 UnidadeControle:UC|WideOr10 Ula32:ULA|carry_temp[0]~2 Ula32:ULA|carry_temp[1]~5 Ula32:ULA|carry_temp[2]~74 Ula32:ULA|carry_temp[4]~8 Ula32:ULA|carry_temp[4]~9 Ula32:ULA|carry_temp[6]~14 Ula32:ULA|carry_temp[6]~15 Ula32:ULA|carry_temp[8]~20 Ula32:ULA|carry_temp[8]~21 Ula32:ULA|carry_temp[10]~26 Ula32:ULA|carry_temp[10]~27 Ula32:ULA|carry_temp[12]~32 Ula32:ULA|carry_temp[12]~33 Ula32:ULA|carry_temp[14]~38 Ula32:ULA|carry_temp[14]~39 Ula32:ULA|carry_temp[16]~42 Ula32:ULA|carry_temp[16]~43 Ula32:ULA|carry_temp[18]~46 Ula32:ULA|carry_temp[18]~47 Ula32:ULA|carry_temp[19]~49 Ula32:ULA|carry_temp[20]~52 Ula32:ULA|carry_temp[21]~53 Ula32:ULA|carry_temp[22]~56 Ula32:ULA|carry_temp[23]~57 Ula32:ULA|carry_temp[24]~60 Ula32:ULA|carry_temp[25]~61 Ula32:ULA|carry_temp[26]~64 Ula32:ULA|carry_temp[27]~65 Ula32:ULA|carry_temp[29]~69 Ula32:ULA|carry_temp[29]~70 Ula32:ULA|soma_temp[31] Registrador:RegPC|Saida[31]~23 g1~4 g2 Registrador:RegPC|Saida[13] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info: Average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "32 X48_Y26 X59_Y38 " "Info: Peak interconnect usage is 32% of the available device resources in the region that extends from location X48_Y26 to location X59_Y38" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "365 " "Warning: Found 365 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[0\] 0 " "Info: Pin \"Address\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[1\] 0 " "Info: Pin \"Address\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[2\] 0 " "Info: Pin \"Address\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[3\] 0 " "Info: Pin \"Address\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[4\] 0 " "Info: Pin \"Address\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[5\] 0 " "Info: Pin \"Address\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[6\] 0 " "Info: Pin \"Address\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[7\] 0 " "Info: Pin \"Address\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[8\] 0 " "Info: Pin \"Address\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[9\] 0 " "Info: Pin \"Address\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[10\] 0 " "Info: Pin \"Address\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[11\] 0 " "Info: Pin \"Address\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[12\] 0 " "Info: Pin \"Address\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[13\] 0 " "Info: Pin \"Address\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[14\] 0 " "Info: Pin \"Address\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[15\] 0 " "Info: Pin \"Address\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[16\] 0 " "Info: Pin \"Address\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[17\] 0 " "Info: Pin \"Address\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[18\] 0 " "Info: Pin \"Address\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[19\] 0 " "Info: Pin \"Address\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[20\] 0 " "Info: Pin \"Address\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[21\] 0 " "Info: Pin \"Address\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[22\] 0 " "Info: Pin \"Address\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[23\] 0 " "Info: Pin \"Address\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[24\] 0 " "Info: Pin \"Address\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[25\] 0 " "Info: Pin \"Address\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[26\] 0 " "Info: Pin \"Address\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[27\] 0 " "Info: Pin \"Address\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[28\] 0 " "Info: Pin \"Address\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[29\] 0 " "Info: Pin \"Address\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[30\] 0 " "Info: Pin \"Address\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[31\] 0 " "Info: Pin \"Address\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[0\] 0 " "Info: Pin \"MemData\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[1\] 0 " "Info: Pin \"MemData\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[2\] 0 " "Info: Pin \"MemData\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[3\] 0 " "Info: Pin \"MemData\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[4\] 0 " "Info: Pin \"MemData\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[5\] 0 " "Info: Pin \"MemData\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[6\] 0 " "Info: Pin \"MemData\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[7\] 0 " "Info: Pin \"MemData\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[8\] 0 " "Info: Pin \"MemData\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[9\] 0 " "Info: Pin \"MemData\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[10\] 0 " "Info: Pin \"MemData\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[11\] 0 " "Info: Pin \"MemData\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[12\] 0 " "Info: Pin \"MemData\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[13\] 0 " "Info: Pin \"MemData\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[14\] 0 " "Info: Pin \"MemData\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[15\] 0 " "Info: Pin \"MemData\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[16\] 0 " "Info: Pin \"MemData\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[17\] 0 " "Info: Pin \"MemData\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[18\] 0 " "Info: Pin \"MemData\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[19\] 0 " "Info: Pin \"MemData\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[20\] 0 " "Info: Pin \"MemData\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[21\] 0 " "Info: Pin \"MemData\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[22\] 0 " "Info: Pin \"MemData\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[23\] 0 " "Info: Pin \"MemData\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[24\] 0 " "Info: Pin \"MemData\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[25\] 0 " "Info: Pin \"MemData\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[26\] 0 " "Info: Pin \"MemData\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[27\] 0 " "Info: Pin \"MemData\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[28\] 0 " "Info: Pin \"MemData\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[29\] 0 " "Info: Pin \"MemData\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[30\] 0 " "Info: Pin \"MemData\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[31\] 0 " "Info: Pin \"MemData\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[0\] 0 " "Info: Pin \"Alu\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[1\] 0 " "Info: Pin \"Alu\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[2\] 0 " "Info: Pin \"Alu\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[3\] 0 " "Info: Pin \"Alu\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[4\] 0 " "Info: Pin \"Alu\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[5\] 0 " "Info: Pin \"Alu\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[6\] 0 " "Info: Pin \"Alu\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[7\] 0 " "Info: Pin \"Alu\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[8\] 0 " "Info: Pin \"Alu\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[9\] 0 " "Info: Pin \"Alu\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[10\] 0 " "Info: Pin \"Alu\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[11\] 0 " "Info: Pin \"Alu\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[12\] 0 " "Info: Pin \"Alu\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[13\] 0 " "Info: Pin \"Alu\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[14\] 0 " "Info: Pin \"Alu\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[15\] 0 " "Info: Pin \"Alu\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[16\] 0 " "Info: Pin \"Alu\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[17\] 0 " "Info: Pin \"Alu\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[18\] 0 " "Info: Pin \"Alu\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[19\] 0 " "Info: Pin \"Alu\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[20\] 0 " "Info: Pin \"Alu\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[21\] 0 " "Info: Pin \"Alu\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[22\] 0 " "Info: Pin \"Alu\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[23\] 0 " "Info: Pin \"Alu\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[24\] 0 " "Info: Pin \"Alu\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[25\] 0 " "Info: Pin \"Alu\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[26\] 0 " "Info: Pin \"Alu\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[27\] 0 " "Info: Pin \"Alu\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[28\] 0 " "Info: Pin \"Alu\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[29\] 0 " "Info: Pin \"Alu\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[30\] 0 " "Info: Pin \"Alu\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Alu\[31\] 0 " "Info: Pin \"Alu\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "resultB\[0\] 0 " "Info: Pin \"resultB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "resultB\[1\] 0 " "Info: Pin \"resultB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "resultB\[2\] 0 " "Info: Pin \"resultB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "resultB\[3\] 0 " "Info: Pin \"resultB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "resultB\[4\] 0 " "Info: Pin \"resultB\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "resultB\[5\] 0 " "Info: Pin \"resultB\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "resultB\[6\] 0 " "Info: Pin \"resultB\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "resultB\[7\] 0 " "Info: Pin \"resultB\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "resultB\[8\] 0 " "Info: Pin \"resultB\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "resultB\[9\] 0 " "Info: Pin \"resultB\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "resultB\[10\] 0 " "Info: Pin \"resultB\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "resultB\[11\] 0 " "Info: Pin \"resultB\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "resultB\[12\] 0 " "Info: Pin \"resultB\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "resultB\[13\] 0 " "Info: Pin \"resultB\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "resultB\[14\] 0 " "Info: Pin \"resultB\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "resultB\[15\] 0 " "Info: Pin \"resultB\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "resultB\[16\] 0 " "Info: Pin \"resultB\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "resultB\[17\] 0 " "Info: Pin \"resultB\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "resultB\[18\] 0 " "Info: Pin \"resultB\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "resultB\[19\] 0 " "Info: Pin \"resultB\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "resultB\[20\] 0 " "Info: Pin \"resultB\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "resultB\[21\] 0 " "Info: Pin \"resultB\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "resultB\[22\] 0 " "Info: Pin \"resultB\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "resultB\[23\] 0 " "Info: Pin \"resultB\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "resultB\[24\] 0 " "Info: Pin \"resultB\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "resultB\[25\] 0 " "Info: Pin \"resultB\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "resultB\[26\] 0 " "Info: Pin \"resultB\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "resultB\[27\] 0 " "Info: Pin \"resultB\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "resultB\[28\] 0 " "Info: Pin \"resultB\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "resultB\[29\] 0 " "Info: Pin \"resultB\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "resultB\[30\] 0 " "Info: Pin \"resultB\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "resultB\[31\] 0 " "Info: Pin \"resultB\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "writeDataMem\[0\] 0 " "Info: Pin \"writeDataMem\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "writeDataMem\[1\] 0 " "Info: Pin \"writeDataMem\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "writeDataMem\[2\] 0 " "Info: Pin \"writeDataMem\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "writeDataMem\[3\] 0 " "Info: Pin \"writeDataMem\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "writeDataMem\[4\] 0 " "Info: Pin \"writeDataMem\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "writeDataMem\[5\] 0 " "Info: Pin \"writeDataMem\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "writeDataMem\[6\] 0 " "Info: Pin \"writeDataMem\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "writeDataMem\[7\] 0 " "Info: Pin \"writeDataMem\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "writeDataMem\[8\] 0 " "Info: Pin \"writeDataMem\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "writeDataMem\[9\] 0 " "Info: Pin \"writeDataMem\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "writeDataMem\[10\] 0 " "Info: Pin \"writeDataMem\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "writeDataMem\[11\] 0 " "Info: Pin \"writeDataMem\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "writeDataMem\[12\] 0 " "Info: Pin \"writeDataMem\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "writeDataMem\[13\] 0 " "Info: Pin \"writeDataMem\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "writeDataMem\[14\] 0 " "Info: Pin \"writeDataMem\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "writeDataMem\[15\] 0 " "Info: Pin \"writeDataMem\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "writeDataMem\[16\] 0 " "Info: Pin \"writeDataMem\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "writeDataMem\[17\] 0 " "Info: Pin \"writeDataMem\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "writeDataMem\[18\] 0 " "Info: Pin \"writeDataMem\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "writeDataMem\[19\] 0 " "Info: Pin \"writeDataMem\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "writeDataMem\[20\] 0 " "Info: Pin \"writeDataMem\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "writeDataMem\[21\] 0 " "Info: Pin \"writeDataMem\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "writeDataMem\[22\] 0 " "Info: Pin \"writeDataMem\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "writeDataMem\[23\] 0 " "Info: Pin \"writeDataMem\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "writeDataMem\[24\] 0 " "Info: Pin \"writeDataMem\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "writeDataMem\[25\] 0 " "Info: Pin \"writeDataMem\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "writeDataMem\[26\] 0 " "Info: Pin \"writeDataMem\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "writeDataMem\[27\] 0 " "Info: Pin \"writeDataMem\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "writeDataMem\[28\] 0 " "Info: Pin \"writeDataMem\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "writeDataMem\[29\] 0 " "Info: Pin \"writeDataMem\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "writeDataMem\[30\] 0 " "Info: Pin \"writeDataMem\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "writeDataMem\[31\] 0 " "Info: Pin \"writeDataMem\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[0\] 0 " "Info: Pin \"extrapcnext\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[1\] 0 " "Info: Pin \"extrapcnext\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[2\] 0 " "Info: Pin \"extrapcnext\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[3\] 0 " "Info: Pin \"extrapcnext\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[4\] 0 " "Info: Pin \"extrapcnext\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[5\] 0 " "Info: Pin \"extrapcnext\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[6\] 0 " "Info: Pin \"extrapcnext\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[7\] 0 " "Info: Pin \"extrapcnext\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[8\] 0 " "Info: Pin \"extrapcnext\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[9\] 0 " "Info: Pin \"extrapcnext\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[10\] 0 " "Info: Pin \"extrapcnext\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[11\] 0 " "Info: Pin \"extrapcnext\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[12\] 0 " "Info: Pin \"extrapcnext\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[13\] 0 " "Info: Pin \"extrapcnext\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[14\] 0 " "Info: Pin \"extrapcnext\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[15\] 0 " "Info: Pin \"extrapcnext\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[16\] 0 " "Info: Pin \"extrapcnext\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[17\] 0 " "Info: Pin \"extrapcnext\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[18\] 0 " "Info: Pin \"extrapcnext\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[19\] 0 " "Info: Pin \"extrapcnext\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[20\] 0 " "Info: Pin \"extrapcnext\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[21\] 0 " "Info: Pin \"extrapcnext\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[22\] 0 " "Info: Pin \"extrapcnext\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[23\] 0 " "Info: Pin \"extrapcnext\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[24\] 0 " "Info: Pin \"extrapcnext\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[25\] 0 " "Info: Pin \"extrapcnext\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[26\] 0 " "Info: Pin \"extrapcnext\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[27\] 0 " "Info: Pin \"extrapcnext\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[28\] 0 " "Info: Pin \"extrapcnext\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[29\] 0 " "Info: Pin \"extrapcnext\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[30\] 0 " "Info: Pin \"extrapcnext\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extrapcnext\[31\] 0 " "Info: Pin \"extrapcnext\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[0\] 0 " "Info: Pin \"PC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[1\] 0 " "Info: Pin \"PC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[2\] 0 " "Info: Pin \"PC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[3\] 0 " "Info: Pin \"PC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[4\] 0 " "Info: Pin \"PC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[5\] 0 " "Info: Pin \"PC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[6\] 0 " "Info: Pin \"PC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[7\] 0 " "Info: Pin \"PC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[8\] 0 " "Info: Pin \"PC\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[9\] 0 " "Info: Pin \"PC\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[10\] 0 " "Info: Pin \"PC\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[11\] 0 " "Info: Pin \"PC\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[12\] 0 " "Info: Pin \"PC\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[13\] 0 " "Info: Pin \"PC\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[14\] 0 " "Info: Pin \"PC\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[15\] 0 " "Info: Pin \"PC\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[16\] 0 " "Info: Pin \"PC\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[17\] 0 " "Info: Pin \"PC\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[18\] 0 " "Info: Pin \"PC\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[19\] 0 " "Info: Pin \"PC\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[20\] 0 " "Info: Pin \"PC\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[21\] 0 " "Info: Pin \"PC\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[22\] 0 " "Info: Pin \"PC\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[23\] 0 " "Info: Pin \"PC\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[24\] 0 " "Info: Pin \"PC\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[25\] 0 " "Info: Pin \"PC\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[26\] 0 " "Info: Pin \"PC\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[27\] 0 " "Info: Pin \"PC\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[28\] 0 " "Info: Pin \"PC\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[29\] 0 " "Info: Pin \"PC\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[30\] 0 " "Info: Pin \"PC\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[31\] 0 " "Info: Pin \"PC\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[0\] 0 " "Info: Pin \"WriteDataReg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[1\] 0 " "Info: Pin \"WriteDataReg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[2\] 0 " "Info: Pin \"WriteDataReg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[3\] 0 " "Info: Pin \"WriteDataReg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[4\] 0 " "Info: Pin \"WriteDataReg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[5\] 0 " "Info: Pin \"WriteDataReg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[6\] 0 " "Info: Pin \"WriteDataReg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[7\] 0 " "Info: Pin \"WriteDataReg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[8\] 0 " "Info: Pin \"WriteDataReg\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[9\] 0 " "Info: Pin \"WriteDataReg\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[10\] 0 " "Info: Pin \"WriteDataReg\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[11\] 0 " "Info: Pin \"WriteDataReg\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[12\] 0 " "Info: Pin \"WriteDataReg\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[13\] 0 " "Info: Pin \"WriteDataReg\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[14\] 0 " "Info: Pin \"WriteDataReg\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[15\] 0 " "Info: Pin \"WriteDataReg\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[16\] 0 " "Info: Pin \"WriteDataReg\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[17\] 0 " "Info: Pin \"WriteDataReg\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[18\] 0 " "Info: Pin \"WriteDataReg\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[19\] 0 " "Info: Pin \"WriteDataReg\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[20\] 0 " "Info: Pin \"WriteDataReg\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[21\] 0 " "Info: Pin \"WriteDataReg\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[22\] 0 " "Info: Pin \"WriteDataReg\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[23\] 0 " "Info: Pin \"WriteDataReg\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[24\] 0 " "Info: Pin \"WriteDataReg\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[25\] 0 " "Info: Pin \"WriteDataReg\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[26\] 0 " "Info: Pin \"WriteDataReg\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[27\] 0 " "Info: Pin \"WriteDataReg\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[28\] 0 " "Info: Pin \"WriteDataReg\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[29\] 0 " "Info: Pin \"WriteDataReg\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[30\] 0 " "Info: Pin \"WriteDataReg\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteDataReg\[31\] 0 " "Info: Pin \"WriteDataReg\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteRegister\[0\] 0 " "Info: Pin \"WriteRegister\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteRegister\[1\] 0 " "Info: Pin \"WriteRegister\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteRegister\[2\] 0 " "Info: Pin \"WriteRegister\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteRegister\[3\] 0 " "Info: Pin \"WriteRegister\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteRegister\[4\] 0 " "Info: Pin \"WriteRegister\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[0\] 0 " "Info: Pin \"DeslocInst\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[1\] 0 " "Info: Pin \"DeslocInst\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[2\] 0 " "Info: Pin \"DeslocInst\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[3\] 0 " "Info: Pin \"DeslocInst\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[4\] 0 " "Info: Pin \"DeslocInst\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[5\] 0 " "Info: Pin \"DeslocInst\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[6\] 0 " "Info: Pin \"DeslocInst\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[7\] 0 " "Info: Pin \"DeslocInst\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[8\] 0 " "Info: Pin \"DeslocInst\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[9\] 0 " "Info: Pin \"DeslocInst\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[10\] 0 " "Info: Pin \"DeslocInst\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[11\] 0 " "Info: Pin \"DeslocInst\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[12\] 0 " "Info: Pin \"DeslocInst\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[13\] 0 " "Info: Pin \"DeslocInst\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[14\] 0 " "Info: Pin \"DeslocInst\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[15\] 0 " "Info: Pin \"DeslocInst\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[16\] 0 " "Info: Pin \"DeslocInst\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[17\] 0 " "Info: Pin \"DeslocInst\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[18\] 0 " "Info: Pin \"DeslocInst\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[19\] 0 " "Info: Pin \"DeslocInst\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[20\] 0 " "Info: Pin \"DeslocInst\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[21\] 0 " "Info: Pin \"DeslocInst\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[22\] 0 " "Info: Pin \"DeslocInst\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[23\] 0 " "Info: Pin \"DeslocInst\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[24\] 0 " "Info: Pin \"DeslocInst\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[25\] 0 " "Info: Pin \"DeslocInst\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[26\] 0 " "Info: Pin \"DeslocInst\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[27\] 0 " "Info: Pin \"DeslocInst\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[28\] 0 " "Info: Pin \"DeslocInst\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[29\] 0 " "Info: Pin \"DeslocInst\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[30\] 0 " "Info: Pin \"DeslocInst\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocInst\[31\] 0 " "Info: Pin \"DeslocInst\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[0\] 0 " "Info: Pin \"DeslocSinal\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[1\] 0 " "Info: Pin \"DeslocSinal\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[2\] 0 " "Info: Pin \"DeslocSinal\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[3\] 0 " "Info: Pin \"DeslocSinal\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[4\] 0 " "Info: Pin \"DeslocSinal\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[5\] 0 " "Info: Pin \"DeslocSinal\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[6\] 0 " "Info: Pin \"DeslocSinal\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[7\] 0 " "Info: Pin \"DeslocSinal\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[8\] 0 " "Info: Pin \"DeslocSinal\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[9\] 0 " "Info: Pin \"DeslocSinal\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[10\] 0 " "Info: Pin \"DeslocSinal\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[11\] 0 " "Info: Pin \"DeslocSinal\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[12\] 0 " "Info: Pin \"DeslocSinal\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[13\] 0 " "Info: Pin \"DeslocSinal\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[14\] 0 " "Info: Pin \"DeslocSinal\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[15\] 0 " "Info: Pin \"DeslocSinal\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[16\] 0 " "Info: Pin \"DeslocSinal\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[17\] 0 " "Info: Pin \"DeslocSinal\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[18\] 0 " "Info: Pin \"DeslocSinal\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[19\] 0 " "Info: Pin \"DeslocSinal\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[20\] 0 " "Info: Pin \"DeslocSinal\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[21\] 0 " "Info: Pin \"DeslocSinal\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[22\] 0 " "Info: Pin \"DeslocSinal\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[23\] 0 " "Info: Pin \"DeslocSinal\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[24\] 0 " "Info: Pin \"DeslocSinal\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[25\] 0 " "Info: Pin \"DeslocSinal\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[26\] 0 " "Info: Pin \"DeslocSinal\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[27\] 0 " "Info: Pin \"DeslocSinal\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[28\] 0 " "Info: Pin \"DeslocSinal\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[29\] 0 " "Info: Pin \"DeslocSinal\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[30\] 0 " "Info: Pin \"DeslocSinal\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DeslocSinal\[31\] 0 " "Info: Pin \"DeslocSinal\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wr 0 " "Info: Pin \"wr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWrite 0 " "Info: Pin \"RegWrite\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRWrite 0 " "Info: Pin \"IRWrite\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[0\] 0 " "Info: Pin \"AluOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[1\] 0 " "Info: Pin \"AluOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[2\] 0 " "Info: Pin \"AluOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[3\] 0 " "Info: Pin \"AluOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[4\] 0 " "Info: Pin \"AluOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[5\] 0 " "Info: Pin \"AluOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[6\] 0 " "Info: Pin \"AluOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[7\] 0 " "Info: Pin \"AluOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[8\] 0 " "Info: Pin \"AluOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[9\] 0 " "Info: Pin \"AluOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[10\] 0 " "Info: Pin \"AluOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[11\] 0 " "Info: Pin \"AluOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[12\] 0 " "Info: Pin \"AluOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[13\] 0 " "Info: Pin \"AluOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[14\] 0 " "Info: Pin \"AluOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[15\] 0 " "Info: Pin \"AluOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[16\] 0 " "Info: Pin \"AluOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[17\] 0 " "Info: Pin \"AluOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[18\] 0 " "Info: Pin \"AluOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[19\] 0 " "Info: Pin \"AluOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[20\] 0 " "Info: Pin \"AluOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[21\] 0 " "Info: Pin \"AluOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[22\] 0 " "Info: Pin \"AluOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[23\] 0 " "Info: Pin \"AluOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[24\] 0 " "Info: Pin \"AluOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[25\] 0 " "Info: Pin \"AluOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[26\] 0 " "Info: Pin \"AluOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[27\] 0 " "Info: Pin \"AluOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[28\] 0 " "Info: Pin \"AluOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[29\] 0 " "Info: Pin \"AluOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[30\] 0 " "Info: Pin \"AluOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluOut\[31\] 0 " "Info: Pin \"AluOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "State\[0\] 0 " "Info: Pin \"State\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "State\[1\] 0 " "Info: Pin \"State\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "State\[2\] 0 " "Info: Pin \"State\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "State\[3\] 0 " "Info: Pin \"State\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "State\[4\] 0 " "Info: Pin \"State\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/UP.fit.smsg " "Info: Generated suppressed messages file C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/UP.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "376 " "Info: Peak virtual memory: 376 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 02 18:33:25 2018 " "Info: Processing ended: Wed May 02 18:33:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Info: Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 02 18:33:27 2018 " "Info: Processing started: Wed May 02 18:33:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ProjetoHardware -c UP " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off ProjetoHardware -c UP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Info: Peak virtual memory: 341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 02 18:33:31 2018 " "Info: Processing ended: Wed May 02 18:33:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 02 18:33:32 2018 " "Info: Processing started: Wed May 02 18:33:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ProjetoHardware -c UP --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoHardware -c UP --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 1 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register UnidadeControle:UC\|state.SBMEM register Registrador:RegPC\|Saida\[13\] 20.93 MHz 47.784 ns Internal " "Info: Clock \"clock\" has Internal fmax of 20.93 MHz between source register \"UnidadeControle:UC\|state.SBMEM\" and destination register \"Registrador:RegPC\|Saida\[13\]\" (period= 47.784 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "23.693 ns + Longest register register " "Info: + Longest register to register delay is 23.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UnidadeControle:UC\|state.SBMEM 1 REG LCFF_X58_Y35_N17 28 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X58_Y35_N17; Fanout = 28; REG Node = 'UnidadeControle:UC\|state.SBMEM'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UnidadeControle:UC|state.SBMEM } "NODE_NAME" } } { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/UnidadeControle.sv" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.398 ns) 0.737 ns UnidadeControle:UC\|WideOr11~0 2 COMB LCCOMB_X58_Y35_N20 3 " "Info: 2: + IC(0.339 ns) + CELL(0.398 ns) = 0.737 ns; Loc. = LCCOMB_X58_Y35_N20; Fanout = 3; COMB Node = 'UnidadeControle:UC\|WideOr11~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { UnidadeControle:UC|state.SBMEM UnidadeControle:UC|WideOr11~0 } "NODE_NAME" } } { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/UnidadeControle.sv" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.438 ns) 1.454 ns UnidadeControle:UC\|WideOr11~1 3 COMB LCCOMB_X58_Y35_N30 6 " "Info: 3: + IC(0.279 ns) + CELL(0.438 ns) = 1.454 ns; Loc. = LCCOMB_X58_Y35_N30; Fanout = 6; COMB Node = 'UnidadeControle:UC\|WideOr11~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.717 ns" { UnidadeControle:UC|WideOr11~0 UnidadeControle:UC|WideOr11~1 } "NODE_NAME" } } { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/UnidadeControle.sv" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.183 ns) + CELL(0.438 ns) 3.075 ns Multiplex2bit:MuxSrcB\|Mux30~0 4 COMB LCCOMB_X58_Y35_N0 2 " "Info: 4: + IC(1.183 ns) + CELL(0.438 ns) = 3.075 ns; Loc. = LCCOMB_X58_Y35_N0; Fanout = 2; COMB Node = 'Multiplex2bit:MuxSrcB\|Mux30~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.621 ns" { UnidadeControle:UC|WideOr11~1 Multiplex2bit:MuxSrcB|Mux30~0 } "NODE_NAME" } } { "Multiplex2bit.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Multiplex2bit.sv" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.438 ns) 3.984 ns Ula32:ULA\|Mux62~2 5 COMB LCCOMB_X58_Y35_N4 2 " "Info: 5: + IC(0.471 ns) + CELL(0.438 ns) = 3.984 ns; Loc. = LCCOMB_X58_Y35_N4; Fanout = 2; COMB Node = 'Ula32:ULA\|Mux62~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { Multiplex2bit:MuxSrcB|Mux30~0 Ula32:ULA|Mux62~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.420 ns) 5.078 ns Ula32:ULA\|carry_temp\[1\]~5 6 COMB LCCOMB_X60_Y35_N18 3 " "Info: 6: + IC(0.674 ns) + CELL(0.420 ns) = 5.078 ns; Loc. = LCCOMB_X60_Y35_N18; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[1\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.094 ns" { Ula32:ULA|Mux62~2 Ula32:ULA|carry_temp[1]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 5.491 ns Ula32:ULA\|carry_temp\[2\]~74 7 COMB LCCOMB_X60_Y35_N14 3 " "Info: 7: + IC(0.263 ns) + CELL(0.150 ns) = 5.491 ns; Loc. = LCCOMB_X60_Y35_N14; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[2\]~74'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { Ula32:ULA|carry_temp[1]~5 Ula32:ULA|carry_temp[2]~74 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.275 ns) 6.035 ns Ula32:ULA\|carry_temp\[3\]~7 8 COMB LCCOMB_X60_Y35_N30 2 " "Info: 8: + IC(0.269 ns) + CELL(0.275 ns) = 6.035 ns; Loc. = LCCOMB_X60_Y35_N30; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[3\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { Ula32:ULA|carry_temp[2]~74 Ula32:ULA|carry_temp[3]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 6.443 ns Ula32:ULA\|carry_temp\[4\]~10 9 COMB LCCOMB_X60_Y35_N20 4 " "Info: 9: + IC(0.258 ns) + CELL(0.150 ns) = 6.443 ns; Loc. = LCCOMB_X60_Y35_N20; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[4\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { Ula32:ULA|carry_temp[3]~7 Ula32:ULA|carry_temp[4]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.242 ns) 6.961 ns Ula32:ULA\|carry_temp\[6\]~12 10 COMB LCCOMB_X60_Y35_N6 1 " "Info: 10: + IC(0.276 ns) + CELL(0.242 ns) = 6.961 ns; Loc. = LCCOMB_X60_Y35_N6; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[6\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.518 ns" { Ula32:ULA|carry_temp[4]~10 Ula32:ULA|carry_temp[6]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 7.365 ns Ula32:ULA\|carry_temp\[6\]~13 11 COMB LCCOMB_X60_Y35_N8 3 " "Info: 11: + IC(0.254 ns) + CELL(0.150 ns) = 7.365 ns; Loc. = LCCOMB_X60_Y35_N8; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[6\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { Ula32:ULA|carry_temp[6]~12 Ula32:ULA|carry_temp[6]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.242 ns) 7.878 ns Ula32:ULA\|carry_temp\[8\]~18 12 COMB LCCOMB_X60_Y35_N22 1 " "Info: 12: + IC(0.271 ns) + CELL(0.242 ns) = 7.878 ns; Loc. = LCCOMB_X60_Y35_N22; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[8\]~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.513 ns" { Ula32:ULA|carry_temp[6]~13 Ula32:ULA|carry_temp[8]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 8.277 ns Ula32:ULA\|carry_temp\[8\]~19 13 COMB LCCOMB_X60_Y35_N16 3 " "Info: 13: + IC(0.249 ns) + CELL(0.150 ns) = 8.277 ns; Loc. = LCCOMB_X60_Y35_N16; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[8\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { Ula32:ULA|carry_temp[8]~18 Ula32:ULA|carry_temp[8]~19 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.275 ns) 9.244 ns Ula32:ULA\|carry_temp\[10\]~26 14 COMB LCCOMB_X61_Y34_N4 1 " "Info: 14: + IC(0.692 ns) + CELL(0.275 ns) = 9.244 ns; Loc. = LCCOMB_X61_Y34_N4; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[10\]~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.967 ns" { Ula32:ULA|carry_temp[8]~19 Ula32:ULA|carry_temp[10]~26 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.275 ns) 9.778 ns Ula32:ULA\|carry_temp\[10\]~27 15 COMB LCCOMB_X61_Y34_N14 3 " "Info: 15: + IC(0.259 ns) + CELL(0.275 ns) = 9.778 ns; Loc. = LCCOMB_X61_Y34_N14; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[10\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { Ula32:ULA|carry_temp[10]~26 Ula32:ULA|carry_temp[10]~27 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.275 ns) 10.321 ns Ula32:ULA\|carry_temp\[12\]~32 16 COMB LCCOMB_X61_Y34_N12 1 " "Info: 16: + IC(0.268 ns) + CELL(0.275 ns) = 10.321 ns; Loc. = LCCOMB_X61_Y34_N12; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[12\]~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.543 ns" { Ula32:ULA|carry_temp[10]~27 Ula32:ULA|carry_temp[12]~32 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 10.714 ns Ula32:ULA\|carry_temp\[12\]~33 17 COMB LCCOMB_X61_Y34_N30 3 " "Info: 17: + IC(0.243 ns) + CELL(0.150 ns) = 10.714 ns; Loc. = LCCOMB_X61_Y34_N30; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[12\]~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Ula32:ULA|carry_temp[12]~32 Ula32:ULA|carry_temp[12]~33 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.420 ns) 11.394 ns Ula32:ULA\|carry_temp\[14\]~36 18 COMB LCCOMB_X61_Y34_N24 1 " "Info: 18: + IC(0.260 ns) + CELL(0.420 ns) = 11.394 ns; Loc. = LCCOMB_X61_Y34_N24; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[14\]~36'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { Ula32:ULA|carry_temp[12]~33 Ula32:ULA|carry_temp[14]~36 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.275 ns) 11.922 ns Ula32:ULA\|carry_temp\[14\]~37 19 COMB LCCOMB_X61_Y34_N10 2 " "Info: 19: + IC(0.253 ns) + CELL(0.275 ns) = 11.922 ns; Loc. = LCCOMB_X61_Y34_N10; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[14\]~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { Ula32:ULA|carry_temp[14]~36 Ula32:ULA|carry_temp[14]~37 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.438 ns) 12.631 ns Ula32:ULA\|carry_temp\[16\]~42 20 COMB LCCOMB_X61_Y34_N28 1 " "Info: 20: + IC(0.271 ns) + CELL(0.438 ns) = 12.631 ns; Loc. = LCCOMB_X61_Y34_N28; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[16\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { Ula32:ULA|carry_temp[14]~37 Ula32:ULA|carry_temp[16]~42 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 13.028 ns Ula32:ULA\|carry_temp\[16\]~43 21 COMB LCCOMB_X61_Y34_N22 3 " "Info: 21: + IC(0.247 ns) + CELL(0.150 ns) = 13.028 ns; Loc. = LCCOMB_X61_Y34_N22; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[16\]~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Ula32:ULA|carry_temp[16]~42 Ula32:ULA|carry_temp[16]~43 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.149 ns) 13.441 ns Ula32:ULA\|carry_temp\[18\]~46 22 COMB LCCOMB_X61_Y34_N26 1 " "Info: 22: + IC(0.264 ns) + CELL(0.149 ns) = 13.441 ns; Loc. = LCCOMB_X61_Y34_N26; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[18\]~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { Ula32:ULA|carry_temp[16]~43 Ula32:ULA|carry_temp[18]~46 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 13.838 ns Ula32:ULA\|carry_temp\[18\]~47 23 COMB LCCOMB_X61_Y34_N20 3 " "Info: 23: + IC(0.247 ns) + CELL(0.150 ns) = 13.838 ns; Loc. = LCCOMB_X61_Y34_N20; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[18\]~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Ula32:ULA|carry_temp[18]~46 Ula32:ULA|carry_temp[18]~47 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.242 ns) 14.850 ns Ula32:ULA\|carry_temp\[20\]~50 24 COMB LCCOMB_X61_Y32_N24 1 " "Info: 24: + IC(0.770 ns) + CELL(0.242 ns) = 14.850 ns; Loc. = LCCOMB_X61_Y32_N24; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[20\]~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { Ula32:ULA|carry_temp[18]~47 Ula32:ULA|carry_temp[20]~50 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 15.383 ns Ula32:ULA\|carry_temp\[20\]~51 25 COMB LCCOMB_X61_Y32_N18 3 " "Info: 25: + IC(0.258 ns) + CELL(0.275 ns) = 15.383 ns; Loc. = LCCOMB_X61_Y32_N18; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[20\]~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { Ula32:ULA|carry_temp[20]~50 Ula32:ULA|carry_temp[20]~51 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.420 ns) 16.072 ns Ula32:ULA\|carry_temp\[21\]~53 26 COMB LCCOMB_X61_Y32_N14 2 " "Info: 26: + IC(0.269 ns) + CELL(0.420 ns) = 16.072 ns; Loc. = LCCOMB_X61_Y32_N14; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[21\]~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.689 ns" { Ula32:ULA|carry_temp[20]~51 Ula32:ULA|carry_temp[21]~53 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.275 ns) 16.614 ns Ula32:ULA\|carry_temp\[22\]~56 27 COMB LCCOMB_X61_Y32_N20 3 " "Info: 27: + IC(0.267 ns) + CELL(0.275 ns) = 16.614 ns; Loc. = LCCOMB_X61_Y32_N20; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[22\]~56'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { Ula32:ULA|carry_temp[21]~53 Ula32:ULA|carry_temp[22]~56 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.275 ns) 17.162 ns Ula32:ULA\|carry_temp\[23\]~57 28 COMB LCCOMB_X61_Y32_N6 2 " "Info: 28: + IC(0.273 ns) + CELL(0.275 ns) = 17.162 ns; Loc. = LCCOMB_X61_Y32_N6; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[23\]~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.548 ns" { Ula32:ULA|carry_temp[22]~56 Ula32:ULA|carry_temp[23]~57 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 17.569 ns Ula32:ULA\|carry_temp\[24\]~60 29 COMB LCCOMB_X61_Y32_N4 3 " "Info: 29: + IC(0.257 ns) + CELL(0.150 ns) = 17.569 ns; Loc. = LCCOMB_X61_Y32_N4; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[24\]~60'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Ula32:ULA|carry_temp[23]~57 Ula32:ULA|carry_temp[24]~60 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.275 ns) 18.116 ns Ula32:ULA\|carry_temp\[25\]~61 30 COMB LCCOMB_X61_Y32_N22 3 " "Info: 30: + IC(0.272 ns) + CELL(0.275 ns) = 18.116 ns; Loc. = LCCOMB_X61_Y32_N22; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[25\]~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { Ula32:ULA|carry_temp[24]~60 Ula32:ULA|carry_temp[25]~61 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 18.526 ns Ula32:ULA\|carry_temp\[26\]~64 31 COMB LCCOMB_X61_Y32_N12 3 " "Info: 31: + IC(0.260 ns) + CELL(0.150 ns) = 18.526 ns; Loc. = LCCOMB_X61_Y32_N12; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[26\]~64'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Ula32:ULA|carry_temp[25]~61 Ula32:ULA|carry_temp[26]~64 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.438 ns) 19.241 ns Ula32:ULA\|carry_temp\[27\]~65 32 COMB LCCOMB_X61_Y32_N30 4 " "Info: 32: + IC(0.277 ns) + CELL(0.438 ns) = 19.241 ns; Loc. = LCCOMB_X61_Y32_N30; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[27\]~65'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { Ula32:ULA|carry_temp[26]~64 Ula32:ULA|carry_temp[27]~65 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.150 ns) 19.826 ns Ula32:ULA\|carry_temp\[29\]~69 33 COMB LCCOMB_X60_Y32_N24 1 " "Info: 33: + IC(0.435 ns) + CELL(0.150 ns) = 19.826 ns; Loc. = LCCOMB_X60_Y32_N24; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[29\]~69'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { Ula32:ULA|carry_temp[27]~65 Ula32:ULA|carry_temp[29]~69 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.150 ns) 20.418 ns Ula32:ULA\|carry_temp\[29\]~70 34 COMB LCCOMB_X59_Y32_N28 3 " "Info: 34: + IC(0.442 ns) + CELL(0.150 ns) = 20.418 ns; Loc. = LCCOMB_X59_Y32_N28; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[29\]~70'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { Ula32:ULA|carry_temp[29]~69 Ula32:ULA|carry_temp[29]~70 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 20.827 ns Ula32:ULA\|soma_temp\[31\] 35 COMB LCCOMB_X59_Y32_N6 1 " "Info: 35: + IC(0.259 ns) + CELL(0.150 ns) = 20.827 ns; Loc. = LCCOMB_X59_Y32_N6; Fanout = 1; COMB Node = 'Ula32:ULA\|soma_temp\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { Ula32:ULA|carry_temp[29]~70 Ula32:ULA|soma_temp[31] } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 21.222 ns Registrador:RegPC\|Saida\[31\]~23 36 COMB LCCOMB_X59_Y32_N22 4 " "Info: 36: + IC(0.245 ns) + CELL(0.150 ns) = 21.222 ns; Loc. = LCCOMB_X59_Y32_N22; Fanout = 4; COMB Node = 'Registrador:RegPC\|Saida\[31\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { Ula32:ULA|soma_temp[31] Registrador:RegPC|Saida[31]~23 } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 21.628 ns g1~4 37 COMB LCCOMB_X59_Y32_N2 2 " "Info: 37: + IC(0.256 ns) + CELL(0.150 ns) = 21.628 ns; Loc. = LCCOMB_X59_Y32_N2; Fanout = 2; COMB Node = 'g1~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { Registrador:RegPC|Saida[31]~23 g1~4 } "NODE_NAME" } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 22.029 ns g2 38 COMB LCCOMB_X59_Y32_N14 28 " "Info: 38: + IC(0.251 ns) + CELL(0.150 ns) = 22.029 ns; Loc. = LCCOMB_X59_Y32_N14; Fanout = 28; COMB Node = 'g2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { g1~4 g2 } "NODE_NAME" } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.660 ns) 23.693 ns Registrador:RegPC\|Saida\[13\] 39 REG LCFF_X62_Y34_N19 3 " "Info: 39: + IC(1.004 ns) + CELL(0.660 ns) = 23.693 ns; Loc. = LCFF_X62_Y34_N19; Fanout = 3; REG Node = 'Registrador:RegPC\|Saida\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.664 ns" { g2 Registrador:RegPC|Saida[13] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.108 ns ( 42.66 % ) " "Info: Total cell delay = 10.108 ns ( 42.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.585 ns ( 57.34 % ) " "Info: Total interconnect delay = 13.585 ns ( 57.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.693 ns" { UnidadeControle:UC|state.SBMEM UnidadeControle:UC|WideOr11~0 UnidadeControle:UC|WideOr11~1 Multiplex2bit:MuxSrcB|Mux30~0 Ula32:ULA|Mux62~2 Ula32:ULA|carry_temp[1]~5 Ula32:ULA|carry_temp[2]~74 Ula32:ULA|carry_temp[3]~7 Ula32:ULA|carry_temp[4]~10 Ula32:ULA|carry_temp[6]~12 Ula32:ULA|carry_temp[6]~13 Ula32:ULA|carry_temp[8]~18 Ula32:ULA|carry_temp[8]~19 Ula32:ULA|carry_temp[10]~26 Ula32:ULA|carry_temp[10]~27 Ula32:ULA|carry_temp[12]~32 Ula32:ULA|carry_temp[12]~33 Ula32:ULA|carry_temp[14]~36 Ula32:ULA|carry_temp[14]~37 Ula32:ULA|carry_temp[16]~42 Ula32:ULA|carry_temp[16]~43 Ula32:ULA|carry_temp[18]~46 Ula32:ULA|carry_temp[18]~47 Ula32:ULA|carry_temp[20]~50 Ula32:ULA|carry_temp[20]~51 Ula32:ULA|carry_temp[21]~53 Ula32:ULA|carry_temp[22]~56 Ula32:ULA|carry_temp[23]~57 Ula32:ULA|carry_temp[24]~60 Ula32:ULA|carry_temp[25]~61 Ula32:ULA|carry_temp[26]~64 Ula32:ULA|carry_temp[27]~65 Ula32:ULA|carry_temp[29]~69 Ula32:ULA|carry_temp[29]~70 Ula32:ULA|soma_temp[31] Registrador:RegPC|Saida[31]~23 g1~4 g2 Registrador:RegPC|Saida[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "23.693 ns" { UnidadeControle:UC|state.SBMEM {} UnidadeControle:UC|WideOr11~0 {} UnidadeControle:UC|WideOr11~1 {} Multiplex2bit:MuxSrcB|Mux30~0 {} Ula32:ULA|Mux62~2 {} Ula32:ULA|carry_temp[1]~5 {} Ula32:ULA|carry_temp[2]~74 {} Ula32:ULA|carry_temp[3]~7 {} Ula32:ULA|carry_temp[4]~10 {} Ula32:ULA|carry_temp[6]~12 {} Ula32:ULA|carry_temp[6]~13 {} Ula32:ULA|carry_temp[8]~18 {} Ula32:ULA|carry_temp[8]~19 {} Ula32:ULA|carry_temp[10]~26 {} Ula32:ULA|carry_temp[10]~27 {} Ula32:ULA|carry_temp[12]~32 {} Ula32:ULA|carry_temp[12]~33 {} Ula32:ULA|carry_temp[14]~36 {} Ula32:ULA|carry_temp[14]~37 {} Ula32:ULA|carry_temp[16]~42 {} Ula32:ULA|carry_temp[16]~43 {} Ula32:ULA|carry_temp[18]~46 {} Ula32:ULA|carry_temp[18]~47 {} Ula32:ULA|carry_temp[20]~50 {} Ula32:ULA|carry_temp[20]~51 {} Ula32:ULA|carry_temp[21]~53 {} Ula32:ULA|carry_temp[22]~56 {} Ula32:ULA|carry_temp[23]~57 {} Ula32:ULA|carry_temp[24]~60 {} Ula32:ULA|carry_temp[25]~61 {} Ula32:ULA|carry_temp[26]~64 {} Ula32:ULA|carry_temp[27]~65 {} Ula32:ULA|carry_temp[29]~69 {} Ula32:ULA|carry_temp[29]~70 {} Ula32:ULA|soma_temp[31] {} Registrador:RegPC|Saida[31]~23 {} g1~4 {} g2 {} Registrador:RegPC|Saida[13] {} } { 0.000ns 0.339ns 0.279ns 1.183ns 0.471ns 0.674ns 0.263ns 0.269ns 0.258ns 0.276ns 0.254ns 0.271ns 0.249ns 0.692ns 0.259ns 0.268ns 0.243ns 0.260ns 0.253ns 0.271ns 0.247ns 0.264ns 0.247ns 0.770ns 0.258ns 0.269ns 0.267ns 0.273ns 0.257ns 0.272ns 0.260ns 0.277ns 0.435ns 0.442ns 0.259ns 0.245ns 0.256ns 0.251ns 1.004ns } { 0.000ns 0.398ns 0.438ns 0.438ns 0.438ns 0.420ns 0.150ns 0.275ns 0.150ns 0.242ns 0.150ns 0.242ns 0.150ns 0.275ns 0.275ns 0.275ns 0.150ns 0.420ns 0.275ns 0.438ns 0.150ns 0.149ns 0.150ns 0.242ns 0.275ns 0.420ns 0.275ns 0.275ns 0.150ns 0.275ns 0.150ns 0.438ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.015 ns - Smallest " "Info: - Smallest clock skew is 0.015 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.862 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 1380 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1380; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.222 ns) + CELL(0.537 ns) 2.862 ns Registrador:RegPC\|Saida\[13\] 3 REG LCFF_X62_Y34_N19 3 " "Info: 3: + IC(1.222 ns) + CELL(0.537 ns) = 2.862 ns; Loc. = LCFF_X62_Y34_N19; Fanout = 3; REG Node = 'Registrador:RegPC\|Saida\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.759 ns" { clock~clkctrl Registrador:RegPC|Saida[13] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.32 % ) " "Info: Total cell delay = 1.526 ns ( 53.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.336 ns ( 46.68 % ) " "Info: Total interconnect delay = 1.336 ns ( 46.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { clock clock~clkctrl Registrador:RegPC|Saida[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:RegPC|Saida[13] {} } { 0.000ns 0.000ns 0.114ns 1.222ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.847 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 1380 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1380; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(0.537 ns) 2.847 ns UnidadeControle:UC\|state.SBMEM 3 REG LCFF_X58_Y35_N17 28 " "Info: 3: + IC(1.207 ns) + CELL(0.537 ns) = 2.847 ns; Loc. = LCFF_X58_Y35_N17; Fanout = 28; REG Node = 'UnidadeControle:UC\|state.SBMEM'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.744 ns" { clock~clkctrl UnidadeControle:UC|state.SBMEM } "NODE_NAME" } } { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/UnidadeControle.sv" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.60 % ) " "Info: Total cell delay = 1.526 ns ( 53.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.321 ns ( 46.40 % ) " "Info: Total interconnect delay = 1.321 ns ( 46.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clock clock~clkctrl UnidadeControle:UC|state.SBMEM } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:UC|state.SBMEM {} } { 0.000ns 0.000ns 0.114ns 1.207ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { clock clock~clkctrl Registrador:RegPC|Saida[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:RegPC|Saida[13] {} } { 0.000ns 0.000ns 0.114ns 1.222ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clock clock~clkctrl UnidadeControle:UC|state.SBMEM } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:UC|state.SBMEM {} } { 0.000ns 0.000ns 0.114ns 1.207ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/UnidadeControle.sv" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/UnidadeControle.sv" 37 -1 0 } } { "Registrador.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.693 ns" { UnidadeControle:UC|state.SBMEM UnidadeControle:UC|WideOr11~0 UnidadeControle:UC|WideOr11~1 Multiplex2bit:MuxSrcB|Mux30~0 Ula32:ULA|Mux62~2 Ula32:ULA|carry_temp[1]~5 Ula32:ULA|carry_temp[2]~74 Ula32:ULA|carry_temp[3]~7 Ula32:ULA|carry_temp[4]~10 Ula32:ULA|carry_temp[6]~12 Ula32:ULA|carry_temp[6]~13 Ula32:ULA|carry_temp[8]~18 Ula32:ULA|carry_temp[8]~19 Ula32:ULA|carry_temp[10]~26 Ula32:ULA|carry_temp[10]~27 Ula32:ULA|carry_temp[12]~32 Ula32:ULA|carry_temp[12]~33 Ula32:ULA|carry_temp[14]~36 Ula32:ULA|carry_temp[14]~37 Ula32:ULA|carry_temp[16]~42 Ula32:ULA|carry_temp[16]~43 Ula32:ULA|carry_temp[18]~46 Ula32:ULA|carry_temp[18]~47 Ula32:ULA|carry_temp[20]~50 Ula32:ULA|carry_temp[20]~51 Ula32:ULA|carry_temp[21]~53 Ula32:ULA|carry_temp[22]~56 Ula32:ULA|carry_temp[23]~57 Ula32:ULA|carry_temp[24]~60 Ula32:ULA|carry_temp[25]~61 Ula32:ULA|carry_temp[26]~64 Ula32:ULA|carry_temp[27]~65 Ula32:ULA|carry_temp[29]~69 Ula32:ULA|carry_temp[29]~70 Ula32:ULA|soma_temp[31] Registrador:RegPC|Saida[31]~23 g1~4 g2 Registrador:RegPC|Saida[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "23.693 ns" { UnidadeControle:UC|state.SBMEM {} UnidadeControle:UC|WideOr11~0 {} UnidadeControle:UC|WideOr11~1 {} Multiplex2bit:MuxSrcB|Mux30~0 {} Ula32:ULA|Mux62~2 {} Ula32:ULA|carry_temp[1]~5 {} Ula32:ULA|carry_temp[2]~74 {} Ula32:ULA|carry_temp[3]~7 {} Ula32:ULA|carry_temp[4]~10 {} Ula32:ULA|carry_temp[6]~12 {} Ula32:ULA|carry_temp[6]~13 {} Ula32:ULA|carry_temp[8]~18 {} Ula32:ULA|carry_temp[8]~19 {} Ula32:ULA|carry_temp[10]~26 {} Ula32:ULA|carry_temp[10]~27 {} Ula32:ULA|carry_temp[12]~32 {} Ula32:ULA|carry_temp[12]~33 {} Ula32:ULA|carry_temp[14]~36 {} Ula32:ULA|carry_temp[14]~37 {} Ula32:ULA|carry_temp[16]~42 {} Ula32:ULA|carry_temp[16]~43 {} Ula32:ULA|carry_temp[18]~46 {} Ula32:ULA|carry_temp[18]~47 {} Ula32:ULA|carry_temp[20]~50 {} Ula32:ULA|carry_temp[20]~51 {} Ula32:ULA|carry_temp[21]~53 {} Ula32:ULA|carry_temp[22]~56 {} Ula32:ULA|carry_temp[23]~57 {} Ula32:ULA|carry_temp[24]~60 {} Ula32:ULA|carry_temp[25]~61 {} Ula32:ULA|carry_temp[26]~64 {} Ula32:ULA|carry_temp[27]~65 {} Ula32:ULA|carry_temp[29]~69 {} Ula32:ULA|carry_temp[29]~70 {} Ula32:ULA|soma_temp[31] {} Registrador:RegPC|Saida[31]~23 {} g1~4 {} g2 {} Registrador:RegPC|Saida[13] {} } { 0.000ns 0.339ns 0.279ns 1.183ns 0.471ns 0.674ns 0.263ns 0.269ns 0.258ns 0.276ns 0.254ns 0.271ns 0.249ns 0.692ns 0.259ns 0.268ns 0.243ns 0.260ns 0.253ns 0.271ns 0.247ns 0.264ns 0.247ns 0.770ns 0.258ns 0.269ns 0.267ns 0.273ns 0.257ns 0.272ns 0.260ns 0.277ns 0.435ns 0.442ns 0.259ns 0.245ns 0.256ns 0.251ns 1.004ns } { 0.000ns 0.398ns 0.438ns 0.438ns 0.438ns 0.420ns 0.150ns 0.275ns 0.150ns 0.242ns 0.150ns 0.242ns 0.150ns 0.275ns 0.275ns 0.275ns 0.150ns 0.420ns 0.275ns 0.438ns 0.150ns 0.149ns 0.150ns 0.242ns 0.275ns 0.420ns 0.275ns 0.275ns 0.150ns 0.275ns 0.150ns 0.438ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { clock clock~clkctrl Registrador:RegPC|Saida[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:RegPC|Saida[13] {} } { 0.000ns 0.000ns 0.114ns 1.222ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clock clock~clkctrl UnidadeControle:UC|state.SBMEM } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:UC|state.SBMEM {} } { 0.000ns 0.000ns 0.114ns 1.207ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock Alu\[31\] UnidadeControle:UC\|state.SBMEM 30.311 ns register " "Info: tco from clock \"clock\" to destination pin \"Alu\[31\]\" through register \"UnidadeControle:UC\|state.SBMEM\" is 30.311 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.847 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 1380 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1380; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(0.537 ns) 2.847 ns UnidadeControle:UC\|state.SBMEM 3 REG LCFF_X58_Y35_N17 28 " "Info: 3: + IC(1.207 ns) + CELL(0.537 ns) = 2.847 ns; Loc. = LCFF_X58_Y35_N17; Fanout = 28; REG Node = 'UnidadeControle:UC\|state.SBMEM'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.744 ns" { clock~clkctrl UnidadeControle:UC|state.SBMEM } "NODE_NAME" } } { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/UnidadeControle.sv" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.60 % ) " "Info: Total cell delay = 1.526 ns ( 53.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.321 ns ( 46.40 % ) " "Info: Total interconnect delay = 1.321 ns ( 46.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clock clock~clkctrl UnidadeControle:UC|state.SBMEM } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:UC|state.SBMEM {} } { 0.000ns 0.000ns 0.114ns 1.207ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/UnidadeControle.sv" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "27.214 ns + Longest register pin " "Info: + Longest register to pin delay is 27.214 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UnidadeControle:UC\|state.SBMEM 1 REG LCFF_X58_Y35_N17 28 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X58_Y35_N17; Fanout = 28; REG Node = 'UnidadeControle:UC\|state.SBMEM'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UnidadeControle:UC|state.SBMEM } "NODE_NAME" } } { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/UnidadeControle.sv" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.398 ns) 0.737 ns UnidadeControle:UC\|WideOr11~0 2 COMB LCCOMB_X58_Y35_N20 3 " "Info: 2: + IC(0.339 ns) + CELL(0.398 ns) = 0.737 ns; Loc. = LCCOMB_X58_Y35_N20; Fanout = 3; COMB Node = 'UnidadeControle:UC\|WideOr11~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { UnidadeControle:UC|state.SBMEM UnidadeControle:UC|WideOr11~0 } "NODE_NAME" } } { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/UnidadeControle.sv" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.438 ns) 1.454 ns UnidadeControle:UC\|WideOr11~1 3 COMB LCCOMB_X58_Y35_N30 6 " "Info: 3: + IC(0.279 ns) + CELL(0.438 ns) = 1.454 ns; Loc. = LCCOMB_X58_Y35_N30; Fanout = 6; COMB Node = 'UnidadeControle:UC\|WideOr11~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.717 ns" { UnidadeControle:UC|WideOr11~0 UnidadeControle:UC|WideOr11~1 } "NODE_NAME" } } { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/UnidadeControle.sv" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.183 ns) + CELL(0.438 ns) 3.075 ns Multiplex2bit:MuxSrcB\|Mux30~0 4 COMB LCCOMB_X58_Y35_N0 2 " "Info: 4: + IC(1.183 ns) + CELL(0.438 ns) = 3.075 ns; Loc. = LCCOMB_X58_Y35_N0; Fanout = 2; COMB Node = 'Multiplex2bit:MuxSrcB\|Mux30~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.621 ns" { UnidadeControle:UC|WideOr11~1 Multiplex2bit:MuxSrcB|Mux30~0 } "NODE_NAME" } } { "Multiplex2bit.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Multiplex2bit.sv" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.438 ns) 3.984 ns Ula32:ULA\|Mux62~2 5 COMB LCCOMB_X58_Y35_N4 2 " "Info: 5: + IC(0.471 ns) + CELL(0.438 ns) = 3.984 ns; Loc. = LCCOMB_X58_Y35_N4; Fanout = 2; COMB Node = 'Ula32:ULA\|Mux62~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { Multiplex2bit:MuxSrcB|Mux30~0 Ula32:ULA|Mux62~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.420 ns) 5.078 ns Ula32:ULA\|carry_temp\[1\]~5 6 COMB LCCOMB_X60_Y35_N18 3 " "Info: 6: + IC(0.674 ns) + CELL(0.420 ns) = 5.078 ns; Loc. = LCCOMB_X60_Y35_N18; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[1\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.094 ns" { Ula32:ULA|Mux62~2 Ula32:ULA|carry_temp[1]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 5.491 ns Ula32:ULA\|carry_temp\[2\]~74 7 COMB LCCOMB_X60_Y35_N14 3 " "Info: 7: + IC(0.263 ns) + CELL(0.150 ns) = 5.491 ns; Loc. = LCCOMB_X60_Y35_N14; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[2\]~74'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { Ula32:ULA|carry_temp[1]~5 Ula32:ULA|carry_temp[2]~74 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.275 ns) 6.035 ns Ula32:ULA\|carry_temp\[3\]~7 8 COMB LCCOMB_X60_Y35_N30 2 " "Info: 8: + IC(0.269 ns) + CELL(0.275 ns) = 6.035 ns; Loc. = LCCOMB_X60_Y35_N30; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[3\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { Ula32:ULA|carry_temp[2]~74 Ula32:ULA|carry_temp[3]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 6.443 ns Ula32:ULA\|carry_temp\[4\]~10 9 COMB LCCOMB_X60_Y35_N20 4 " "Info: 9: + IC(0.258 ns) + CELL(0.150 ns) = 6.443 ns; Loc. = LCCOMB_X60_Y35_N20; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[4\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { Ula32:ULA|carry_temp[3]~7 Ula32:ULA|carry_temp[4]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.242 ns) 6.961 ns Ula32:ULA\|carry_temp\[6\]~12 10 COMB LCCOMB_X60_Y35_N6 1 " "Info: 10: + IC(0.276 ns) + CELL(0.242 ns) = 6.961 ns; Loc. = LCCOMB_X60_Y35_N6; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[6\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.518 ns" { Ula32:ULA|carry_temp[4]~10 Ula32:ULA|carry_temp[6]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 7.365 ns Ula32:ULA\|carry_temp\[6\]~13 11 COMB LCCOMB_X60_Y35_N8 3 " "Info: 11: + IC(0.254 ns) + CELL(0.150 ns) = 7.365 ns; Loc. = LCCOMB_X60_Y35_N8; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[6\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { Ula32:ULA|carry_temp[6]~12 Ula32:ULA|carry_temp[6]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.242 ns) 7.878 ns Ula32:ULA\|carry_temp\[8\]~18 12 COMB LCCOMB_X60_Y35_N22 1 " "Info: 12: + IC(0.271 ns) + CELL(0.242 ns) = 7.878 ns; Loc. = LCCOMB_X60_Y35_N22; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[8\]~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.513 ns" { Ula32:ULA|carry_temp[6]~13 Ula32:ULA|carry_temp[8]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 8.277 ns Ula32:ULA\|carry_temp\[8\]~19 13 COMB LCCOMB_X60_Y35_N16 3 " "Info: 13: + IC(0.249 ns) + CELL(0.150 ns) = 8.277 ns; Loc. = LCCOMB_X60_Y35_N16; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[8\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { Ula32:ULA|carry_temp[8]~18 Ula32:ULA|carry_temp[8]~19 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.275 ns) 9.244 ns Ula32:ULA\|carry_temp\[10\]~26 14 COMB LCCOMB_X61_Y34_N4 1 " "Info: 14: + IC(0.692 ns) + CELL(0.275 ns) = 9.244 ns; Loc. = LCCOMB_X61_Y34_N4; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[10\]~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.967 ns" { Ula32:ULA|carry_temp[8]~19 Ula32:ULA|carry_temp[10]~26 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.275 ns) 9.778 ns Ula32:ULA\|carry_temp\[10\]~27 15 COMB LCCOMB_X61_Y34_N14 3 " "Info: 15: + IC(0.259 ns) + CELL(0.275 ns) = 9.778 ns; Loc. = LCCOMB_X61_Y34_N14; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[10\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { Ula32:ULA|carry_temp[10]~26 Ula32:ULA|carry_temp[10]~27 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.275 ns) 10.321 ns Ula32:ULA\|carry_temp\[12\]~32 16 COMB LCCOMB_X61_Y34_N12 1 " "Info: 16: + IC(0.268 ns) + CELL(0.275 ns) = 10.321 ns; Loc. = LCCOMB_X61_Y34_N12; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[12\]~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.543 ns" { Ula32:ULA|carry_temp[10]~27 Ula32:ULA|carry_temp[12]~32 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 10.714 ns Ula32:ULA\|carry_temp\[12\]~33 17 COMB LCCOMB_X61_Y34_N30 3 " "Info: 17: + IC(0.243 ns) + CELL(0.150 ns) = 10.714 ns; Loc. = LCCOMB_X61_Y34_N30; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[12\]~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Ula32:ULA|carry_temp[12]~32 Ula32:ULA|carry_temp[12]~33 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.420 ns) 11.394 ns Ula32:ULA\|carry_temp\[14\]~36 18 COMB LCCOMB_X61_Y34_N24 1 " "Info: 18: + IC(0.260 ns) + CELL(0.420 ns) = 11.394 ns; Loc. = LCCOMB_X61_Y34_N24; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[14\]~36'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { Ula32:ULA|carry_temp[12]~33 Ula32:ULA|carry_temp[14]~36 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.275 ns) 11.922 ns Ula32:ULA\|carry_temp\[14\]~37 19 COMB LCCOMB_X61_Y34_N10 2 " "Info: 19: + IC(0.253 ns) + CELL(0.275 ns) = 11.922 ns; Loc. = LCCOMB_X61_Y34_N10; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[14\]~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { Ula32:ULA|carry_temp[14]~36 Ula32:ULA|carry_temp[14]~37 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.438 ns) 12.631 ns Ula32:ULA\|carry_temp\[16\]~42 20 COMB LCCOMB_X61_Y34_N28 1 " "Info: 20: + IC(0.271 ns) + CELL(0.438 ns) = 12.631 ns; Loc. = LCCOMB_X61_Y34_N28; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[16\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { Ula32:ULA|carry_temp[14]~37 Ula32:ULA|carry_temp[16]~42 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 13.028 ns Ula32:ULA\|carry_temp\[16\]~43 21 COMB LCCOMB_X61_Y34_N22 3 " "Info: 21: + IC(0.247 ns) + CELL(0.150 ns) = 13.028 ns; Loc. = LCCOMB_X61_Y34_N22; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[16\]~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Ula32:ULA|carry_temp[16]~42 Ula32:ULA|carry_temp[16]~43 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.149 ns) 13.441 ns Ula32:ULA\|carry_temp\[18\]~46 22 COMB LCCOMB_X61_Y34_N26 1 " "Info: 22: + IC(0.264 ns) + CELL(0.149 ns) = 13.441 ns; Loc. = LCCOMB_X61_Y34_N26; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[18\]~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { Ula32:ULA|carry_temp[16]~43 Ula32:ULA|carry_temp[18]~46 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 13.838 ns Ula32:ULA\|carry_temp\[18\]~47 23 COMB LCCOMB_X61_Y34_N20 3 " "Info: 23: + IC(0.247 ns) + CELL(0.150 ns) = 13.838 ns; Loc. = LCCOMB_X61_Y34_N20; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[18\]~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Ula32:ULA|carry_temp[18]~46 Ula32:ULA|carry_temp[18]~47 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.242 ns) 14.850 ns Ula32:ULA\|carry_temp\[20\]~50 24 COMB LCCOMB_X61_Y32_N24 1 " "Info: 24: + IC(0.770 ns) + CELL(0.242 ns) = 14.850 ns; Loc. = LCCOMB_X61_Y32_N24; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[20\]~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { Ula32:ULA|carry_temp[18]~47 Ula32:ULA|carry_temp[20]~50 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 15.383 ns Ula32:ULA\|carry_temp\[20\]~51 25 COMB LCCOMB_X61_Y32_N18 3 " "Info: 25: + IC(0.258 ns) + CELL(0.275 ns) = 15.383 ns; Loc. = LCCOMB_X61_Y32_N18; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[20\]~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { Ula32:ULA|carry_temp[20]~50 Ula32:ULA|carry_temp[20]~51 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.420 ns) 16.072 ns Ula32:ULA\|carry_temp\[21\]~53 26 COMB LCCOMB_X61_Y32_N14 2 " "Info: 26: + IC(0.269 ns) + CELL(0.420 ns) = 16.072 ns; Loc. = LCCOMB_X61_Y32_N14; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[21\]~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.689 ns" { Ula32:ULA|carry_temp[20]~51 Ula32:ULA|carry_temp[21]~53 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.275 ns) 16.614 ns Ula32:ULA\|carry_temp\[22\]~56 27 COMB LCCOMB_X61_Y32_N20 3 " "Info: 27: + IC(0.267 ns) + CELL(0.275 ns) = 16.614 ns; Loc. = LCCOMB_X61_Y32_N20; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[22\]~56'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { Ula32:ULA|carry_temp[21]~53 Ula32:ULA|carry_temp[22]~56 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.275 ns) 17.162 ns Ula32:ULA\|carry_temp\[23\]~57 28 COMB LCCOMB_X61_Y32_N6 2 " "Info: 28: + IC(0.273 ns) + CELL(0.275 ns) = 17.162 ns; Loc. = LCCOMB_X61_Y32_N6; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[23\]~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.548 ns" { Ula32:ULA|carry_temp[22]~56 Ula32:ULA|carry_temp[23]~57 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 17.569 ns Ula32:ULA\|carry_temp\[24\]~60 29 COMB LCCOMB_X61_Y32_N4 3 " "Info: 29: + IC(0.257 ns) + CELL(0.150 ns) = 17.569 ns; Loc. = LCCOMB_X61_Y32_N4; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[24\]~60'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Ula32:ULA|carry_temp[23]~57 Ula32:ULA|carry_temp[24]~60 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.275 ns) 18.116 ns Ula32:ULA\|carry_temp\[25\]~61 30 COMB LCCOMB_X61_Y32_N22 3 " "Info: 30: + IC(0.272 ns) + CELL(0.275 ns) = 18.116 ns; Loc. = LCCOMB_X61_Y32_N22; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[25\]~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { Ula32:ULA|carry_temp[24]~60 Ula32:ULA|carry_temp[25]~61 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 18.526 ns Ula32:ULA\|carry_temp\[26\]~64 31 COMB LCCOMB_X61_Y32_N12 3 " "Info: 31: + IC(0.260 ns) + CELL(0.150 ns) = 18.526 ns; Loc. = LCCOMB_X61_Y32_N12; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[26\]~64'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Ula32:ULA|carry_temp[25]~61 Ula32:ULA|carry_temp[26]~64 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.438 ns) 19.241 ns Ula32:ULA\|carry_temp\[27\]~65 32 COMB LCCOMB_X61_Y32_N30 4 " "Info: 32: + IC(0.277 ns) + CELL(0.438 ns) = 19.241 ns; Loc. = LCCOMB_X61_Y32_N30; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[27\]~65'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { Ula32:ULA|carry_temp[26]~64 Ula32:ULA|carry_temp[27]~65 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.150 ns) 19.826 ns Ula32:ULA\|carry_temp\[29\]~69 33 COMB LCCOMB_X60_Y32_N24 1 " "Info: 33: + IC(0.435 ns) + CELL(0.150 ns) = 19.826 ns; Loc. = LCCOMB_X60_Y32_N24; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[29\]~69'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { Ula32:ULA|carry_temp[27]~65 Ula32:ULA|carry_temp[29]~69 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.150 ns) 20.418 ns Ula32:ULA\|carry_temp\[29\]~70 34 COMB LCCOMB_X59_Y32_N28 3 " "Info: 34: + IC(0.442 ns) + CELL(0.150 ns) = 20.418 ns; Loc. = LCCOMB_X59_Y32_N28; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[29\]~70'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { Ula32:ULA|carry_temp[29]~69 Ula32:ULA|carry_temp[29]~70 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 20.827 ns Ula32:ULA\|soma_temp\[31\] 35 COMB LCCOMB_X59_Y32_N6 1 " "Info: 35: + IC(0.259 ns) + CELL(0.150 ns) = 20.827 ns; Loc. = LCCOMB_X59_Y32_N6; Fanout = 1; COMB Node = 'Ula32:ULA\|soma_temp\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { Ula32:ULA|carry_temp[29]~70 Ula32:ULA|soma_temp[31] } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/ula32.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 21.222 ns Registrador:RegPC\|Saida\[31\]~23 36 COMB LCCOMB_X59_Y32_N22 4 " "Info: 36: + IC(0.245 ns) + CELL(0.150 ns) = 21.222 ns; Loc. = LCCOMB_X59_Y32_N22; Fanout = 4; COMB Node = 'Registrador:RegPC\|Saida\[31\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { Ula32:ULA|soma_temp[31] Registrador:RegPC|Saida[31]~23 } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.390 ns) + CELL(2.602 ns) 27.214 ns Alu\[31\] 37 PIN PIN_T7 0 " "Info: 37: + IC(3.390 ns) + CELL(2.602 ns) = 27.214 ns; Loc. = PIN_T7; Fanout = 0; PIN Node = 'Alu\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.992 ns" { Registrador:RegPC|Saida[31]~23 Alu[31] } "NODE_NAME" } } { "Up.sv" "" { Text "C:/Users/phjc/Desktop/ProjetoHardware-2018.1/Arquivos-Projeto/Up.sv" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.750 ns ( 43.18 % ) " "Info: Total cell delay = 11.750 ns ( 43.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.464 ns ( 56.82 % ) " "Info: Total interconnect delay = 15.464 ns ( 56.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "27.214 ns" { UnidadeControle:UC|state.SBMEM UnidadeControle:UC|WideOr11~0 UnidadeControle:UC|WideOr11~1 Multiplex2bit:MuxSrcB|Mux30~0 Ula32:ULA|Mux62~2 Ula32:ULA|carry_temp[1]~5 Ula32:ULA|carry_temp[2]~74 Ula32:ULA|carry_temp[3]~7 Ula32:ULA|carry_temp[4]~10 Ula32:ULA|carry_temp[6]~12 Ula32:ULA|carry_temp[6]~13 Ula32:ULA|carry_temp[8]~18 Ula32:ULA|carry_temp[8]~19 Ula32:ULA|carry_temp[10]~26 Ula32:ULA|carry_temp[10]~27 Ula32:ULA|carry_temp[12]~32 Ula32:ULA|carry_temp[12]~33 Ula32:ULA|carry_temp[14]~36 Ula32:ULA|carry_temp[14]~37 Ula32:ULA|carry_temp[16]~42 Ula32:ULA|carry_temp[16]~43 Ula32:ULA|carry_temp[18]~46 Ula32:ULA|carry_temp[18]~47 Ula32:ULA|carry_temp[20]~50 Ula32:ULA|carry_temp[20]~51 Ula32:ULA|carry_temp[21]~53 Ula32:ULA|carry_temp[22]~56 Ula32:ULA|carry_temp[23]~57 Ula32:ULA|carry_temp[24]~60 Ula32:ULA|carry_temp[25]~61 Ula32:ULA|carry_temp[26]~64 Ula32:ULA|carry_temp[27]~65 Ula32:ULA|carry_temp[29]~69 Ula32:ULA|carry_temp[29]~70 Ula32:ULA|soma_temp[31] Registrador:RegPC|Saida[31]~23 Alu[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "27.214 ns" { UnidadeControle:UC|state.SBMEM {} UnidadeControle:UC|WideOr11~0 {} UnidadeControle:UC|WideOr11~1 {} Multiplex2bit:MuxSrcB|Mux30~0 {} Ula32:ULA|Mux62~2 {} Ula32:ULA|carry_temp[1]~5 {} Ula32:ULA|carry_temp[2]~74 {} Ula32:ULA|carry_temp[3]~7 {} Ula32:ULA|carry_temp[4]~10 {} Ula32:ULA|carry_temp[6]~12 {} Ula32:ULA|carry_temp[6]~13 {} Ula32:ULA|carry_temp[8]~18 {} Ula32:ULA|carry_temp[8]~19 {} Ula32:ULA|carry_temp[10]~26 {} Ula32:ULA|carry_temp[10]~27 {} Ula32:ULA|carry_temp[12]~32 {} Ula32:ULA|carry_temp[12]~33 {} Ula32:ULA|carry_temp[14]~36 {} Ula32:ULA|carry_temp[14]~37 {} Ula32:ULA|carry_temp[16]~42 {} Ula32:ULA|carry_temp[16]~43 {} Ula32:ULA|carry_temp[18]~46 {} Ula32:ULA|carry_temp[18]~47 {} Ula32:ULA|carry_temp[20]~50 {} Ula32:ULA|carry_temp[20]~51 {} Ula32:ULA|carry_temp[21]~53 {} Ula32:ULA|carry_temp[22]~56 {} Ula32:ULA|carry_temp[23]~57 {} Ula32:ULA|carry_temp[24]~60 {} Ula32:ULA|carry_temp[25]~61 {} Ula32:ULA|carry_temp[26]~64 {} Ula32:ULA|carry_temp[27]~65 {} Ula32:ULA|carry_temp[29]~69 {} Ula32:ULA|carry_temp[29]~70 {} Ula32:ULA|soma_temp[31] {} Registrador:RegPC|Saida[31]~23 {} Alu[31] {} } { 0.000ns 0.339ns 0.279ns 1.183ns 0.471ns 0.674ns 0.263ns 0.269ns 0.258ns 0.276ns 0.254ns 0.271ns 0.249ns 0.692ns 0.259ns 0.268ns 0.243ns 0.260ns 0.253ns 0.271ns 0.247ns 0.264ns 0.247ns 0.770ns 0.258ns 0.269ns 0.267ns 0.273ns 0.257ns 0.272ns 0.260ns 0.277ns 0.435ns 0.442ns 0.259ns 0.245ns 3.390ns } { 0.000ns 0.398ns 0.438ns 0.438ns 0.438ns 0.420ns 0.150ns 0.275ns 0.150ns 0.242ns 0.150ns 0.242ns 0.150ns 0.275ns 0.275ns 0.275ns 0.150ns 0.420ns 0.275ns 0.438ns 0.150ns 0.149ns 0.150ns 0.242ns 0.275ns 0.420ns 0.275ns 0.275ns 0.150ns 0.275ns 0.150ns 0.438ns 0.150ns 0.150ns 0.150ns 0.150ns 2.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clock clock~clkctrl UnidadeControle:UC|state.SBMEM } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:UC|state.SBMEM {} } { 0.000ns 0.000ns 0.114ns 1.207ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "27.214 ns" { UnidadeControle:UC|state.SBMEM UnidadeControle:UC|WideOr11~0 UnidadeControle:UC|WideOr11~1 Multiplex2bit:MuxSrcB|Mux30~0 Ula32:ULA|Mux62~2 Ula32:ULA|carry_temp[1]~5 Ula32:ULA|carry_temp[2]~74 Ula32:ULA|carry_temp[3]~7 Ula32:ULA|carry_temp[4]~10 Ula32:ULA|carry_temp[6]~12 Ula32:ULA|carry_temp[6]~13 Ula32:ULA|carry_temp[8]~18 Ula32:ULA|carry_temp[8]~19 Ula32:ULA|carry_temp[10]~26 Ula32:ULA|carry_temp[10]~27 Ula32:ULA|carry_temp[12]~32 Ula32:ULA|carry_temp[12]~33 Ula32:ULA|carry_temp[14]~36 Ula32:ULA|carry_temp[14]~37 Ula32:ULA|carry_temp[16]~42 Ula32:ULA|carry_temp[16]~43 Ula32:ULA|carry_temp[18]~46 Ula32:ULA|carry_temp[18]~47 Ula32:ULA|carry_temp[20]~50 Ula32:ULA|carry_temp[20]~51 Ula32:ULA|carry_temp[21]~53 Ula32:ULA|carry_temp[22]~56 Ula32:ULA|carry_temp[23]~57 Ula32:ULA|carry_temp[24]~60 Ula32:ULA|carry_temp[25]~61 Ula32:ULA|carry_temp[26]~64 Ula32:ULA|carry_temp[27]~65 Ula32:ULA|carry_temp[29]~69 Ula32:ULA|carry_temp[29]~70 Ula32:ULA|soma_temp[31] Registrador:RegPC|Saida[31]~23 Alu[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "27.214 ns" { UnidadeControle:UC|state.SBMEM {} UnidadeControle:UC|WideOr11~0 {} UnidadeControle:UC|WideOr11~1 {} Multiplex2bit:MuxSrcB|Mux30~0 {} Ula32:ULA|Mux62~2 {} Ula32:ULA|carry_temp[1]~5 {} Ula32:ULA|carry_temp[2]~74 {} Ula32:ULA|carry_temp[3]~7 {} Ula32:ULA|carry_temp[4]~10 {} Ula32:ULA|carry_temp[6]~12 {} Ula32:ULA|carry_temp[6]~13 {} Ula32:ULA|carry_temp[8]~18 {} Ula32:ULA|carry_temp[8]~19 {} Ula32:ULA|carry_temp[10]~26 {} Ula32:ULA|carry_temp[10]~27 {} Ula32:ULA|carry_temp[12]~32 {} Ula32:ULA|carry_temp[12]~33 {} Ula32:ULA|carry_temp[14]~36 {} Ula32:ULA|carry_temp[14]~37 {} Ula32:ULA|carry_temp[16]~42 {} Ula32:ULA|carry_temp[16]~43 {} Ula32:ULA|carry_temp[18]~46 {} Ula32:ULA|carry_temp[18]~47 {} Ula32:ULA|carry_temp[20]~50 {} Ula32:ULA|carry_temp[20]~51 {} Ula32:ULA|carry_temp[21]~53 {} Ula32:ULA|carry_temp[22]~56 {} Ula32:ULA|carry_temp[23]~57 {} Ula32:ULA|carry_temp[24]~60 {} Ula32:ULA|carry_temp[25]~61 {} Ula32:ULA|carry_temp[26]~64 {} Ula32:ULA|carry_temp[27]~65 {} Ula32:ULA|carry_temp[29]~69 {} Ula32:ULA|carry_temp[29]~70 {} Ula32:ULA|soma_temp[31] {} Registrador:RegPC|Saida[31]~23 {} Alu[31] {} } { 0.000ns 0.339ns 0.279ns 1.183ns 0.471ns 0.674ns 0.263ns 0.269ns 0.258ns 0.276ns 0.254ns 0.271ns 0.249ns 0.692ns 0.259ns 0.268ns 0.243ns 0.260ns 0.253ns 0.271ns 0.247ns 0.264ns 0.247ns 0.770ns 0.258ns 0.269ns 0.267ns 0.273ns 0.257ns 0.272ns 0.260ns 0.277ns 0.435ns 0.442ns 0.259ns 0.245ns 3.390ns } { 0.000ns 0.398ns 0.438ns 0.438ns 0.438ns 0.420ns 0.150ns 0.275ns 0.150ns 0.242ns 0.150ns 0.242ns 0.150ns 0.275ns 0.275ns 0.275ns 0.150ns 0.420ns 0.275ns 0.438ns 0.150ns 0.149ns 0.150ns 0.242ns 0.275ns 0.420ns 0.275ns 0.275ns 0.150ns 0.275ns 0.150ns 0.438ns 0.150ns 0.150ns 0.150ns 0.150ns 2.602ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 02 18:33:33 2018 " "Info: Processing ended: Wed May 02 18:33:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 37 s " "Info: Quartus II Full Compilation was successful. 0 errors, 37 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
