/********************************************************************************
 * Copyright (c) 2026 An Dao
 *
 * This program and the accompanying materials are made available under the
 * terms of the Apache License Version 2.0 which is available at
 * https://www.apache.org/licenses/LICENSE-2.0
 *
 * SPDX-License-Identifier: Apache-2.0
 ********************************************************************************/

#include "systems/CanSystem.h"

#include "async/Config.h"
#include "async/Hook.h"
#include "busid/BusId.h"
#include "mcu/mcu.h"

namespace
{
// bxCAN1 configuration for STM32F413ZH
// CAN1: PD0 (RX, AF9), PD1 (TX, AF9), 500 kbit/s @ 48 MHz APB1
// BTR: SJW=1TQ, BS1=13TQ, BS2=2TQ, prescaler=6 -> 500 kbit/s
::bios::BxCanDevice::Config const can1Config = {
    CAN1,    // baseAddress
    6U,      // prescaler (48 MHz / 6 = 8 MHz -> 16 TQ @ 500k)
    13U,     // bs1 (13 TQ)
    2U,      // bs2 (2 TQ)
    1U,      // sjw (1 TQ)
    500000U, // baudrate (8 MHz / 16 TQ)
    GPIOD,   // rxGpioPort
    0U,      // rxPin (PD0)
    9U,      // rxAf (AF9 = CAN1)
    GPIOD,   // txGpioPort
    1U,      // txPin (PD1)
    9U,      // txAf (AF9 = CAN1)
};

// NVIC priority for the CAN1 interrupt lines. This file builds for every
// RTOS of this board, so the value is a literal: under FreeRTOS it must stay
// numerically >= configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY (0x05 in
// FreeRtosPlatformConfig.h) so the ISRs can safely use FromISR APIs.
constexpr uint32_t CAN_IRQ_PRIORITY = 6U;
} // namespace

namespace systems
{

CanSystem::CanSystem(::async::ContextType context)
: ::lifecycle::SingleContextLifecycleComponent(context)
, ::etl::singleton_base<CanSystem>(*this)
, _context(context)
, _transceiver0(context, ::busid::CAN_0, can1Config)
, _canRxRunnable(*this)
{}

void CanSystem::init() { transitionDone(); }

void CanSystem::run()
{
    _canRxRunnable.setEnabled(true);

    (void)_transceiver0.init();
    (void)_transceiver0.open();

    // Enable CAN IRQs only after the transceiver is open, so the async
    // framework is ready before ISRs fire.
    NVIC_SetPriority(CAN1_RX0_IRQn, CAN_IRQ_PRIORITY);
    NVIC_SetPriority(CAN1_TX_IRQn, CAN_IRQ_PRIORITY);
    NVIC_ClearPendingIRQ(CAN1_RX0_IRQn);
    NVIC_ClearPendingIRQ(CAN1_TX_IRQn);
    NVIC_EnableIRQ(CAN1_RX0_IRQn);
    NVIC_EnableIRQ(CAN1_TX_IRQn);

    transitionDone();
}

void CanSystem::shutdown()
{
    (void)_transceiver0.close();
    _transceiver0.shutdown();

    _canRxRunnable.setEnabled(false);

    transitionDone();
}

::can::ICanTransceiver* CanSystem::getCanTransceiver(uint8_t busId)
{
    if (busId == ::busid::CAN_0)
    {
        return &_transceiver0;
    }
    return nullptr;
}

void CanSystem::dispatchRxTask() { ::async::execute(_context, _canRxRunnable); }

CanSystem::CanRxRunnable::CanRxRunnable(CanSystem& parent) : _parent(parent), _enabled(false) {}

void CanSystem::CanRxRunnable::execute()
{
    if (_enabled)
    {
        _parent._transceiver0.receiveTask();
    }
}

} // namespace systems

extern "C"
{
/**
 * RX ISR for bxCAN1. Disables the RX FIFO interrupt (FMPIE0) to prevent
 * re-entry while the 3-deep hardware FIFO refills, reads pending frames under
 * lock, and dispatches the CanRxRunnable. FMPIE0 is re-enabled either here
 * (no frames) or in receiveTask() after the software queue is drained.
 */
void call_can_isr_RX()
{
    ::bios::BxCanTransceiver::disableRxInterrupt(::busid::CAN_0);
    ::asyncEnterIsrGroup(ISR_GROUP_CAN);

    uint8_t framesReceived;
    {
        ::async::LockType const lock;
        framesReceived = ::bios::BxCanTransceiver::receiveInterrupt(::busid::CAN_0);
    }

    if (framesReceived > 0)
    {
        ::systems::CanSystem::instance().dispatchRxTask();
    }
    else
    {
        ::bios::BxCanTransceiver::enableRxInterrupt(::busid::CAN_0);
    }

    ::asyncLeaveIsrGroup(ISR_GROUP_CAN);
}

void call_can_isr_TX()
{
    ::asyncEnterIsrGroup(ISR_GROUP_CAN);
    ::bios::BxCanTransceiver::transmitInterrupt(::busid::CAN_0);
    ::asyncLeaveIsrGroup(ISR_GROUP_CAN);
}
}
