<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3261" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3261{left:789px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2_3261{left:835px;bottom:68px;letter-spacing:0.1px;}
#t3_3261{left:732px;bottom:1141px;letter-spacing:-0.16px;}
#t4_3261{left:70px;bottom:1084px;}
#t5_3261{left:96px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t6_3261{left:328px;bottom:1088px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t7_3261{left:70px;bottom:1061px;}
#t8_3261{left:96px;bottom:1065px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#t9_3261{left:273px;bottom:1065px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#ta_3261{left:96px;bottom:1048px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_3261{left:96px;bottom:1031px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tc_3261{left:70px;bottom:1007px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#td_3261{left:70px;bottom:990px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#te_3261{left:70px;bottom:964px;}
#tf_3261{left:96px;bottom:967px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tg_3261{left:305px;bottom:967px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#th_3261{left:70px;bottom:941px;}
#ti_3261{left:96px;bottom:944px;letter-spacing:-0.14px;word-spacing:-1.12px;}
#tj_3261{left:290px;bottom:944px;letter-spacing:-0.14px;word-spacing:-1.13px;}
#tk_3261{left:96px;bottom:927px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tl_3261{left:70px;bottom:901px;}
#tm_3261{left:96px;bottom:904px;letter-spacing:-0.14px;word-spacing:-0.62px;}
#tn_3261{left:459px;bottom:904px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#to_3261{left:96px;bottom:888px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tp_3261{left:96px;bottom:871px;letter-spacing:-0.14px;word-spacing:-0.57px;}
#tq_3261{left:96px;bottom:854px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tr_3261{left:70px;bottom:828px;}
#ts_3261{left:96px;bottom:831px;letter-spacing:-0.15px;word-spacing:-1.31px;}
#tt_3261{left:370px;bottom:831px;letter-spacing:-0.15px;word-spacing:-1.33px;}
#tu_3261{left:96px;bottom:814px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tv_3261{left:70px;bottom:788px;}
#tw_3261{left:96px;bottom:791px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tx_3261{left:310px;bottom:791px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#ty_3261{left:96px;bottom:774px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tz_3261{left:96px;bottom:758px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t10_3261{left:96px;bottom:741px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t11_3261{left:540px;bottom:748px;}
#t12_3261{left:555px;bottom:741px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t13_3261{left:96px;bottom:724px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t14_3261{left:96px;bottom:707px;letter-spacing:-0.14px;word-spacing:-0.73px;}
#t15_3261{left:96px;bottom:690px;letter-spacing:-0.17px;word-spacing:-0.39px;}
#t16_3261{left:70px;bottom:664px;}
#t17_3261{left:96px;bottom:668px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t18_3261{left:317px;bottom:668px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t19_3261{left:96px;bottom:651px;letter-spacing:-0.14px;word-spacing:-1.08px;}
#t1a_3261{left:96px;bottom:634px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1b_3261{left:96px;bottom:617px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1c_3261{left:70px;bottom:593px;letter-spacing:-0.12px;word-spacing:-0.52px;}
#t1d_3261{left:70px;bottom:566px;}
#t1e_3261{left:96px;bottom:570px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1f_3261{left:96px;bottom:553px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1g_3261{left:70px;bottom:527px;}
#t1h_3261{left:96px;bottom:530px;letter-spacing:-0.15px;word-spacing:-0.65px;}
#t1i_3261{left:96px;bottom:513px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#t1j_3261{left:70px;bottom:455px;letter-spacing:0.13px;}
#t1k_3261{left:152px;bottom:455px;letter-spacing:0.15px;}
#t1l_3261{left:70px;bottom:431px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t1m_3261{left:70px;bottom:414px;letter-spacing:-0.22px;word-spacing:-0.4px;}
#t1n_3261{left:70px;bottom:389px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1o_3261{left:70px;bottom:373px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1p_3261{left:70px;bottom:356px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1q_3261{left:70px;bottom:339px;letter-spacing:-0.2px;word-spacing:-0.4px;}
#t1r_3261{left:70px;bottom:315px;letter-spacing:-0.15px;word-spacing:-1.24px;}
#t1s_3261{left:70px;bottom:298px;letter-spacing:-0.16px;word-spacing:-0.64px;}
#t1t_3261{left:70px;bottom:281px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1u_3261{left:70px;bottom:264px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1v_3261{left:70px;bottom:247px;letter-spacing:-0.13px;word-spacing:-0.44px;}

.s1_3261{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3261{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3261{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3261{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s5_3261{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_3261{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_3261{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3261" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3261Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3261" style="-webkit-user-select: none;"><object width="935" height="1210" data="3261/3261.svg" type="image/svg+xml" id="pdf3261" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3261" class="t s1_3261">Vol. 3A </span><span id="t2_3261" class="t s1_3261">8-5 </span>
<span id="t3_3261" class="t s2_3261">TASK MANAGEMENT </span>
<span id="t4_3261" class="t s3_3261">• </span><span id="t5_3261" class="t s4_3261">EIP (instruction pointer) field </span><span id="t6_3261" class="t s5_3261">— State of the EIP register prior to the task switch. </span>
<span id="t7_3261" class="t s3_3261">• </span><span id="t8_3261" class="t s4_3261">Previous task link field </span><span id="t9_3261" class="t s5_3261">— Contains the segment selector for the TSS of the previous task (updated on a task </span>
<span id="ta_3261" class="t s5_3261">switch that was initiated by a call, interrupt, or exception). This field (which is sometimes called the back link </span>
<span id="tb_3261" class="t s5_3261">field) permits a task switch back to the previous task by using the IRET instruction. </span>
<span id="tc_3261" class="t s5_3261">The processor reads the static fields, but does not normally change them. These fields are set up when a task is </span>
<span id="td_3261" class="t s5_3261">created. The following are static fields: </span>
<span id="te_3261" class="t s3_3261">• </span><span id="tf_3261" class="t s4_3261">LDT segment selector field </span><span id="tg_3261" class="t s5_3261">— Contains the segment selector for the task's LDT. </span>
<span id="th_3261" class="t s3_3261">• </span><span id="ti_3261" class="t s4_3261">CR3 control register field </span><span id="tj_3261" class="t s5_3261">— Contains the base physical address of the page directory to be used by the task. </span>
<span id="tk_3261" class="t s5_3261">Control register CR3 is also known as the page-directory base register (PDBR). </span>
<span id="tl_3261" class="t s3_3261">• </span><span id="tm_3261" class="t s4_3261">Privilege level-0, -1, and -2 stack pointer fields </span><span id="tn_3261" class="t s5_3261">— These stack pointers consist of a logical address made </span>
<span id="to_3261" class="t s5_3261">up of the segment selector for the stack segment (SS0, SS1, and SS2) and an offset into the stack (ESP0, </span>
<span id="tp_3261" class="t s5_3261">ESP1, and ESP2). Note that the values in these fields are static for a particular task; whereas, the SS and ESP </span>
<span id="tq_3261" class="t s5_3261">values will change if stack switching occurs within the task. </span>
<span id="tr_3261" class="t s3_3261">• </span><span id="ts_3261" class="t s4_3261">T (debug trap) flag (byte 100, bit 0) </span><span id="tt_3261" class="t s5_3261">— When set, the T flag causes the processor to raise a debug exception </span>
<span id="tu_3261" class="t s5_3261">when a task switch to this task occurs (see Section 18.3.1.5, “Task-Switch Exception Condition”). </span>
<span id="tv_3261" class="t s3_3261">• </span><span id="tw_3261" class="t s4_3261">I/O map base address field </span><span id="tx_3261" class="t s5_3261">— Contains a 16-bit offset from the base of the TSS to the I/O permission bit </span>
<span id="ty_3261" class="t s5_3261">map and interrupt redirection bitmap. When present, these maps are stored in the TSS at higher addresses. </span>
<span id="tz_3261" class="t s5_3261">The I/O map base address points to the beginning of the I/O permission bit map and the end of the interrupt </span>
<span id="t10_3261" class="t s5_3261">redirection bit map. See Chapter 19, “Input/Output,” in the Intel </span>
<span id="t11_3261" class="t s6_3261">® </span>
<span id="t12_3261" class="t s5_3261">64 and IA-32 Architectures Software </span>
<span id="t13_3261" class="t s5_3261">Developer’s Manual, Volume 1, for more information about the I/O permission bit map. See Section 21.3, </span>
<span id="t14_3261" class="t s5_3261">“Interrupt and Exception Handling in Virtual-8086 Mode,” for a detailed description of the interrupt redirection </span>
<span id="t15_3261" class="t s5_3261">bit map. </span>
<span id="t16_3261" class="t s3_3261">• </span><span id="t17_3261" class="t s4_3261">Shadow Stack Pointer (SSP) </span><span id="t18_3261" class="t s5_3261">— Contains task's shadow stack pointer. The shadow stack of the task should </span>
<span id="t19_3261" class="t s5_3261">have a supervisor shadow stack token at the address pointed to by the task SSP (offset 104). This token will be </span>
<span id="t1a_3261" class="t s5_3261">verified and made busy when switching to that shadow stack using a CALL/JMP instruction, and made free </span>
<span id="t1b_3261" class="t s5_3261">when switching out of that task using an IRET instruction. </span>
<span id="t1c_3261" class="t s5_3261">If paging is used: </span>
<span id="t1d_3261" class="t s3_3261">• </span><span id="t1e_3261" class="t s5_3261">Pages corresponding to the previous task’s TSS, the current task’s TSS, and the descriptor table entries for </span>
<span id="t1f_3261" class="t s5_3261">each all should be marked as read/write. </span>
<span id="t1g_3261" class="t s3_3261">• </span><span id="t1h_3261" class="t s5_3261">Task switches are carried out faster if the pages containing these structures are present in memory before the </span>
<span id="t1i_3261" class="t s5_3261">task switch is initiated. </span>
<span id="t1j_3261" class="t s7_3261">8.2.2 </span><span id="t1k_3261" class="t s7_3261">TSS Descriptor </span>
<span id="t1l_3261" class="t s5_3261">The TSS, like all other segments, is defined by a segment descriptor. Figure 8-3 shows the format of a TSS </span>
<span id="t1m_3261" class="t s5_3261">descriptor. TSS descriptors may only be placed in the GDT; they cannot be placed in an LDT or the IDT. </span>
<span id="t1n_3261" class="t s5_3261">An attempt to access a TSS using a segment selector with its TI flag set (which indicates the current LDT) causes </span>
<span id="t1o_3261" class="t s5_3261">a general-protection exception (#GP) to be generated during CALLs and JMPs; it causes an invalid TSS exception </span>
<span id="t1p_3261" class="t s5_3261">(#TS) during IRETs. A general-protection exception is also generated if an attempt is made to load a segment </span>
<span id="t1q_3261" class="t s5_3261">selector for a TSS into a segment register. </span>
<span id="t1r_3261" class="t s5_3261">The busy flag (B) in the type field indicates whether the task is busy. A busy task is currently running or suspended. </span>
<span id="t1s_3261" class="t s5_3261">A type field with a value of 1001B indicates an inactive task; a value of 1011B indicates a busy task. Tasks are not </span>
<span id="t1t_3261" class="t s5_3261">recursive. The processor uses the busy flag to detect an attempt to call a task whose execution has been inter- </span>
<span id="t1u_3261" class="t s5_3261">rupted. To ensure that there is only one busy flag is associated with a task, each TSS should have only one TSS </span>
<span id="t1v_3261" class="t s5_3261">descriptor that points to it. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
