# (C) 2001-2013 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions and other 
# software and tools, and its AMPP partner logic functions, and any output 
# files any of the foregoing (including device programming or simulation 
# files), and any associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License Subscription 
# Agreement, Altera MegaCore Function License Agreement, or other applicable 
# license agreement, including, without limitation, that your use is for the 
# sole purpose of programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the applicable 
# agreement for further details.


# TCL File Generated by Component Editor 8.0
# Wed Oct 29 12:02:41 PDT 2008
# DO NOT MODIFY


# +-----------------------------------
# | 
# | altera_ejtag "altera_ejtag" v1.0
# | null 2008.10.29.12:02:41
# | 
# | 
# | /data/sgarg/p4root/acds/main/ip/sopc/components/altera_ejtag/altera_ejtag.v
# | 
# |    ./altera_ejtag.v syn, sim
# |    ./altera_ejtag_reg.v syn, sim
# |    ./altera_ejtag_tap.v syn, sim
# | 
# +-----------------------------------


# +-----------------------------------
# | module altera_ejtag
# | 
set_module_property NAME altera_ejtag
set_module_property VERSION 13.1
set_module_property GROUP "Processor Additions"
set_module_property DISPLAY_NAME "EJTAG"
set_module_property INTERNAL true
set_module_property TOP_LEVEL_HDL_FILE altera_ejtag.v
set_module_property TOP_LEVEL_HDL_MODULE altera_ejtag
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE false
set_module_property ELABORATION_CALLBACK elaborate
# | 
# +-----------------------------------

# +-----------------------------------
# | files
# | 
add_file altera_ejtag.v {SYNTHESIS }
add_file altera_ejtag_sim.v {SIMULATION}
add_file altera_ejtag_reg.v {SYNTHESIS }
add_file altera_ejtag_sync.v {SYNTHESIS }
add_file altera_ejtag_tap_vji.v {SYNTHESIS }
add_file altera_ejtag_tap_jtag.v {SYNTHESIS }
# | 
# +-----------------------------------

# +-----------------------------------
# | parameters
# | 
# | 
# +-----------------------------------
add_parameter big_endian integer 0 
add_parameter USE_VJI    integer 0 

## ---------------------------------
#|
#| Set display names for all the parameters
#|
set_parameter_property big_endian DISPLAY_NAME "Endianness"
set_parameter_property big_endian UNITS None
set_parameter_property big_endian VISIBLE true
set_parameter_property big_endian ALLOWED_RANGES {"0:Little" "1:Big"}  
set_parameter_property big_endian DISPLAY_HINT boolean
set_parameter_property big_endian IS_HDL_PARAMETER true

set_parameter_property USE_VJI DISPLAY_NAME "EJTAG Pins"
set_parameter_property USE_VJI UNITS None
set_parameter_property USE_VJI VISIBLE true
set_parameter_property USE_VJI ALLOWED_RANGES {"0:Extra EJTAG Pins" "1:Built-in FPGA JTAG Pins"} 
set_parameter_property USE_VJI DISPLAY_HINT boolean
set_parameter_property USE_VJI STATUS experimental
set_parameter_property USE_VJI IS_HDL_PARAMETER true

## -------------------------------------------- 
#|      
#| Callback routines
#|  

proc elaborate {} {
  set use_vji [get_parameter_value "USE_VJI"]
 
  if {$use_vji == "0"} {
    add_interface jtag conduit end
    add_interface_port jtag jtag_tck export Input 1
    add_interface_port jtag jtag_tms export Input 1
    add_interface_port jtag jtag_tdi export Input 1
    add_interface_port jtag ejtag_probe_reset_n export Input 1
    add_interface_port jtag jtag_tdo export Output 1

  }

}

# +-----------------------------------
# | connection point clk
# | 
add_interface clk clock end
set_interface_property clk ENABLED true
add_interface_port clk clk clk Input 1

add_interface reset_n reset end
add_interface_port reset_n reset_n reset_n Input 1
set_interface_property reset_n associatedClock clk


#add_interface_port clk reset_n reset_n Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point avalon_slave_ejtag
# | 
add_interface avalon_slave_ejtag avalon end
set_interface_property avalon_slave_ejtag holdTime 0
set_interface_property avalon_slave_ejtag linewrapBursts false
set_interface_property avalon_slave_ejtag minimumUninterruptedRunLength 1
set_interface_property avalon_slave_ejtag bridgesToMaster ""
set_interface_property avalon_slave_ejtag isMemoryDevice false
set_interface_property avalon_slave_ejtag burstOnBurstBoundariesOnly false
set_interface_property avalon_slave_ejtag addressSpan 2097152
set_interface_property avalon_slave_ejtag timingUnits Cycles
set_interface_property avalon_slave_ejtag setupTime 0
set_interface_property avalon_slave_ejtag writeWaitTime 0
set_interface_property avalon_slave_ejtag isNonVolatileStorage false
set_interface_property avalon_slave_ejtag addressAlignment DYNAMIC
set_interface_property avalon_slave_ejtag maximumPendingReadTransactions 0
set_interface_property avalon_slave_ejtag readWaitTime 1
set_interface_property avalon_slave_ejtag readLatency 1
set_interface_property avalon_slave_ejtag printableDevice false

set_interface_property avalon_slave_ejtag ASSOCIATED_CLOCK clk
set_interface_property avalon_slave_ejtag associatedReset reset_n

add_interface_port avalon_slave_ejtag s1_read read Input 1
add_interface_port avalon_slave_ejtag s1_write write Input 1
add_interface_port avalon_slave_ejtag s1_address address Input 19
add_interface_port avalon_slave_ejtag s1_writedata writedata Input 32
add_interface_port avalon_slave_ejtag s1_byteenable byteenable Input 4
add_interface_port avalon_slave_ejtag s1_readdata readdata Output 32
add_interface_port avalon_slave_ejtag s1_resetrequest resetrequest Output 1
add_interface_port avalon_slave_ejtag s1_waitrequest waitrequest Output 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point jtag
# | 
add_interface debug_port conduit end

add_interface_port debug_port debug_mode export Input 1
add_interface_port debug_port debug_dcr_int_e export Output 1
add_interface_port debug_port debug_intr export Output 1
add_interface_port debug_port debug_boot export Output 1
add_interface_port debug_port debug_probe_trap export Output 1
add_interface_port debug_port debug_dpc export Input 30
add_interface_port debug_port debug_een export Input 1
add_interface_port debug_port debug_evalid export Input 1
add_interface_port debug_port debug_hwbp export Output 1
# | 
# +-----------------------------------
