Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: IO_Handler_Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "IO_Handler_Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "IO_Handler_Top"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : IO_Handler_Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/brian/gfau/design/vhdl/io/why/gt8.vhd" into library work
Parsing entity <gt8>.
Parsing architecture <structural> of entity <gt8>.
Parsing VHDL file "/home/brian/gfau/design/vhdl/io/why/gt4.vhd" into library work
Parsing entity <gt4>.
Parsing architecture <structural> of entity <gt4>.
Parsing VHDL file "/home/brian/gfau/design/vhdl/io/why/gt12.vhd" into library work
Parsing entity <gt12>.
Parsing architecture <structural> of entity <gt12>.
Parsing VHDL file "/home/brian/gfau/design/vhdl/io/why/serialize.vhd" into library work
Parsing entity <serialize>.
Parsing architecture <Behavioral> of entity <serialize>.
Parsing VHDL file "/home/brian/gfau/design/vhdl/io/why/io_port.vhd" into library work
Parsing entity <io_port>.
Parsing architecture <Behavioral> of entity <io_port>.
Parsing VHDL file "/home/brian/gfau/design/vhdl/io/why/IO_Handler.vhd" into library work
Parsing entity <IO_Handler_FSM>.
Parsing architecture <Behavioral> of entity <io_handler_fsm>.
Parsing VHDL file "/home/brian/gfau/design/vhdl/io/why/data_deserialize.vhd" into library work
Parsing entity <data_deserialize>.
Parsing architecture <Behavioral> of entity <data_deserialize>.
Parsing VHDL file "/home/brian/gfau/design/vhdl/io/why/count_decoder.vhd" into library work
Parsing entity <count_decoder>.
Parsing architecture <structural> of entity <count_decoder>.
Parsing VHDL file "/home/brian/gfau/design/vhdl/io/why/clk_counter.vhd" into library work
Parsing entity <clk_counter>.
Parsing architecture <Behavioral> of entity <clk_counter>.
Parsing VHDL file "/home/brian/gfau/design/vhdl/io/why/IO_Handler_Top.vhd" into library work
Parsing entity <IO_Handler_Top>.
Parsing architecture <Behavioral> of entity <io_handler_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <IO_Handler_Top> (architecture <Behavioral>) from library <work>.

Elaborating entity <IO_Handler_FSM> (architecture <Behavioral>) from library <work>.

Elaborating entity <data_deserialize> (architecture <Behavioral>) from library <work>.

Elaborating entity <serialize> (architecture <Behavioral>) from library <work>.

Elaborating entity <count_decoder> (architecture <structural>) from library <work>.

Elaborating entity <gt4> (architecture <structural>) from library <work>.

Elaborating entity <gt8> (architecture <structural>) from library <work>.

Elaborating entity <gt12> (architecture <structural>) from library <work>.

Elaborating entity <clk_counter> (architecture <Behavioral>) from library <work>.

Elaborating entity <io_port> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IO_Handler_Top>.
    Related source file is "/home/brian/gfau/design/vhdl/io/why/IO_Handler_Top.vhd".
INFO:Xst:3210 - "/home/brian/gfau/design/vhdl/io/why/IO_Handler_Top.vhd" line 206: Output port <MSB> of the instance <FSM> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <IO_Handler_Top> synthesized.

Synthesizing Unit <IO_Handler_FSM>.
    Related source file is "/home/brian/gfau/design/vhdl/io/why/IO_Handler.vhd".
    Found 1-bit register for signal <deserial_nr>.
    Found 1-bit register for signal <serial_e>.
    Found 1-bit register for signal <s_state<7>>.
    Found 1-bit register for signal <s_state<1>>.
    Found 1-bit register for signal <s_state<0>>.
    Found 1-bit register for signal <n_state<7>>.
    Found 1-bit register for signal <n_state<6>>.
    Found 1-bit register for signal <n_state<5>>.
    Found 1-bit register for signal <n_state<4>>.
    Found 1-bit register for signal <n_state<0>>.
    Found 1-bit register for signal <nop_INT>.
    Found 1-bit register for signal <ngen_INT>.
    Found 1-bit register for signal <nerr_INT>.
    Found 1-bit register for signal <nerr>.
    Found 1-bit register for signal <wr_rd>.
    Found 2-bit register for signal <mode>.
    Found 6-bit register for signal <opcode_out>.
    Found 1-bit register for signal <poly_gen>.
    Found 4-bit register for signal <input_size>.
    Found 1-bit register for signal <gen_INT>.
    Found 1-bit register for signal <op_INT>.
    Found 1-bit register for signal <err_INT>.
    Found 1-bit register for signal <n_state<3>>.
    Found 1-bit register for signal <n_state<2>>.
    Found 1-bit register for signal <n_state<1>>.
    Found 1-bit register for signal <s_state<6>>.
    Found 1-bit register for signal <s_state<5>>.
    Found 1-bit register for signal <s_state<4>>.
    Found 1-bit register for signal <s_state<3>>.
    Found 1-bit register for signal <s_state<2>>.
    Found 1-bit register for signal <serr>.
    Found 1-bit register for signal <deserial_ne>.
    Found 1-bit register for signal <deserial_sr>.
    Found 1-bit register for signal <err_type>.
    Found 1-bit register for signal <deserial_se>.
    Found 4-bit subtractor for signal <MSB> created at line 82.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <IO_Handler_FSM> synthesized.

Synthesizing Unit <data_deserialize>.
    Related source file is "/home/brian/gfau/design/vhdl/io/why/data_deserialize.vhd".
    Found 1-bit register for signal <count_rst>.
    Found 1-bit register for signal <done>.
    Found 32-bit register for signal <output_reg>.
    Found 32-bit 4-to-1 multiplexer for signal <in_data[7]_output_reg[31]_mux_14_OUT> created at line 61.
    Found 1-bit 4-to-1 multiplexer for signal <PWR_7_o_PWR_7_o_MUX_271_o> created at line 61.
    Found 1-bit 4-to-1 multiplexer for signal <PWR_7_o_PWR_7_o_MUX_274_o> created at line 61.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred  76 Multiplexer(s).
Unit <data_deserialize> synthesized.

Synthesizing Unit <serialize>.
    Related source file is "/home/brian/gfau/design/vhdl/io/why/serialize.vhd".
    Summary:
	inferred   5 Multiplexer(s).
Unit <serialize> synthesized.

Synthesizing Unit <count_decoder>.
    Related source file is "/home/brian/gfau/design/vhdl/io/why/count_decoder.vhd".
    Summary:
	no macro.
Unit <count_decoder> synthesized.

Synthesizing Unit <gt4>.
    Related source file is "/home/brian/gfau/design/vhdl/io/why/gt4.vhd".
    Summary:
	no macro.
Unit <gt4> synthesized.

Synthesizing Unit <gt8>.
    Related source file is "/home/brian/gfau/design/vhdl/io/why/gt8.vhd".
    Summary:
	no macro.
Unit <gt8> synthesized.

Synthesizing Unit <gt12>.
    Related source file is "/home/brian/gfau/design/vhdl/io/why/gt12.vhd".
    Summary:
	no macro.
Unit <gt12> synthesized.

Synthesizing Unit <clk_counter>.
    Related source file is "/home/brian/gfau/design/vhdl/io/why/clk_counter.vhd".
    Found 2-bit register for signal <count_reg>.
    Found 2-bit adder for signal <count_reg[1]_GND_12_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <clk_counter> synthesized.

Synthesizing Unit <io_port>.
    Related source file is "/home/brian/gfau/design/vhdl/io/why/io_port.vhd".
        n = 32
    Found 1-bit tristate buffer for signal <pad<31>> created at line 50
    Found 1-bit tristate buffer for signal <pad<30>> created at line 50
    Found 1-bit tristate buffer for signal <pad<29>> created at line 50
    Found 1-bit tristate buffer for signal <pad<28>> created at line 50
    Found 1-bit tristate buffer for signal <pad<27>> created at line 50
    Found 1-bit tristate buffer for signal <pad<26>> created at line 50
    Found 1-bit tristate buffer for signal <pad<25>> created at line 50
    Found 1-bit tristate buffer for signal <pad<24>> created at line 50
    Found 1-bit tristate buffer for signal <pad<23>> created at line 50
    Found 1-bit tristate buffer for signal <pad<22>> created at line 50
    Found 1-bit tristate buffer for signal <pad<21>> created at line 50
    Found 1-bit tristate buffer for signal <pad<20>> created at line 50
    Found 1-bit tristate buffer for signal <pad<19>> created at line 50
    Found 1-bit tristate buffer for signal <pad<18>> created at line 50
    Found 1-bit tristate buffer for signal <pad<17>> created at line 50
    Found 1-bit tristate buffer for signal <pad<16>> created at line 50
    Found 1-bit tristate buffer for signal <pad<15>> created at line 50
    Found 1-bit tristate buffer for signal <pad<14>> created at line 50
    Found 1-bit tristate buffer for signal <pad<13>> created at line 50
    Found 1-bit tristate buffer for signal <pad<12>> created at line 50
    Found 1-bit tristate buffer for signal <pad<11>> created at line 50
    Found 1-bit tristate buffer for signal <pad<10>> created at line 50
    Found 1-bit tristate buffer for signal <pad<9>> created at line 50
    Found 1-bit tristate buffer for signal <pad<8>> created at line 50
    Found 1-bit tristate buffer for signal <pad<7>> created at line 50
    Found 1-bit tristate buffer for signal <pad<6>> created at line 50
    Found 1-bit tristate buffer for signal <pad<5>> created at line 50
    Found 1-bit tristate buffer for signal <pad<4>> created at line 50
    Found 1-bit tristate buffer for signal <pad<3>> created at line 50
    Found 1-bit tristate buffer for signal <pad<2>> created at line 50
    Found 1-bit tristate buffer for signal <pad<1>> created at line 50
    Found 1-bit tristate buffer for signal <pad<0>> created at line 50
    Summary:
	inferred  32 Tristate(s).
Unit <io_port> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 2-bit adder                                           : 1
 4-bit subtractor                                      : 1
# Registers                                            : 39
 1-bit register                                        : 34
 2-bit register                                        : 2
 32-bit register                                       : 1
 4-bit register                                        : 1
 6-bit register                                        : 1
# Multiplexers                                         : 94
 1-bit 2-to-1 multiplexer                              : 83
 1-bit 4-to-1 multiplexer                              : 2
 16-bit 2-to-1 multiplexer                             : 4
 32-bit 2-to-1 multiplexer                             : 4
 32-bit 4-to-1 multiplexer                             : 1
# Tristates                                            : 32
 1-bit tristate buffer                                 : 32
# Xors                                                 : 8
 1-bit xor2                                            : 7
 7-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clk_counter>.
The following registers are absorbed into counter <count_reg>: 1 register on signal <count_reg>.
Unit <clk_counter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit subtractor                                      : 1
# Counters                                             : 1
 2-bit up counter                                      : 1
# Registers                                            : 78
 Flip-Flops                                            : 78
# Multiplexers                                         : 94
 1-bit 2-to-1 multiplexer                              : 83
 1-bit 4-to-1 multiplexer                              : 2
 16-bit 2-to-1 multiplexer                             : 4
 32-bit 2-to-1 multiplexer                             : 4
 32-bit 4-to-1 multiplexer                             : 1
# Xors                                                 : 8
 1-bit xor2                                            : 7
 7-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <IO_Handler_Top> ...

Optimizing unit <IO_Handler_FSM> ...

Optimizing unit <data_deserialize> ...
INFO:Xst:2261 - The FF/Latch <FSM/nerr> in Unit <IO_Handler_Top> is equivalent to the following 2 FFs/Latches, which will be removed : <FSM/nerr_INT> <FSM/n_state_6> 
INFO:Xst:2261 - The FF/Latch <FSM/serr> in Unit <IO_Handler_Top> is equivalent to the following 2 FFs/Latches, which will be removed : <FSM/s_state_6> <FSM/err_INT> 
INFO:Xst:2261 - The FF/Latch <FSM/deserial_ne> in Unit <IO_Handler_Top> is equivalent to the following FF/Latch, which will be removed : <FSM/deserial_sr> 
INFO:Xst:2261 - The FF/Latch <FSM/s_state_4> in Unit <IO_Handler_Top> is equivalent to the following FF/Latch, which will be removed : <FSM/op_INT> 
INFO:Xst:2261 - The FF/Latch <FSM/ngen_INT> in Unit <IO_Handler_Top> is equivalent to the following FF/Latch, which will be removed : <FSM/n_state_5> 
INFO:Xst:2261 - The FF/Latch <FSM/s_state_5> in Unit <IO_Handler_Top> is equivalent to the following 2 FFs/Latches, which will be removed : <FSM/n_state_2> <FSM/gen_INT> 
INFO:Xst:2261 - The FF/Latch <FSM/nop_INT> in Unit <IO_Handler_Top> is equivalent to the following FF/Latch, which will be removed : <FSM/s_state_7> 
INFO:Xst:2261 - The FF/Latch <FSM/deserial_se> in Unit <IO_Handler_Top> is equivalent to the following 3 FFs/Latches, which will be removed : <FSM/n_state_0> <FSM/s_state_1> <FSM/deserial_nr> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IO_Handler_Top, actual ratio is 3.
FlipFlop FSM/mode_0 has been replicated 1 time(s)
FlipFlop FSM/mode_1 has been replicated 1 time(s)
FlipFlop FSM/nerr has been replicated 1 time(s)
FlipFlop counter/count_reg_0 has been replicated 4 time(s)
FlipFlop counter/count_reg_1 has been replicated 4 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 78
 Flip-Flops                                            : 78

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : IO_Handler_Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 292
#      GND                         : 1
#      INV                         : 12
#      LUT2                        : 45
#      LUT3                        : 13
#      LUT4                        : 14
#      LUT5                        : 58
#      LUT6                        : 148
#      MUXF7                       : 1
# FlipFlops/Latches                : 78
#      FDE                         : 48
#      FDR                         : 17
#      FDRE                        : 12
#      FDSE                        : 1
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 97
#      IBUF                        : 23
#      IOBUF                       : 32
#      OBUF                        : 42

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              78  out of  11440     0%  
 Number of Slice LUTs:                  290  out of   5720     5%  
    Number used as Logic:               290  out of   5720     5%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    306
   Number with an unused Flip Flop:     228  out of    306    74%  
   Number with an unused LUT:            16  out of    306     5%  
   Number of fully used LUT-FF pairs:    62  out of    306    20%  
   Number of unique control sets:        19

IO Utilization: 
 Number of IOs:                          99
 Number of bonded IOBs:                  99  out of    102    97%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
t_clk                              | BUFGP                  | 69    |
clk                                | BUFGP                  | 9     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.807ns (Maximum Frequency: 172.197MHz)
   Minimum input arrival time before clock: 5.685ns
   Maximum output required time after clock: 8.667ns
   Maximum combinational path delay: 5.519ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 't_clk'
  Clock period: 5.807ns (frequency: 172.197MHz)
  Total number of paths / destination ports: 2097 / 119
-------------------------------------------------------------------------
Delay:               2.904ns (Levels of Logic = 2)
  Source:            counter/count_reg_1_2 (FF)
  Destination:       deser/output_reg_27 (FF)
  Source Clock:      t_clk falling
  Destination Clock: t_clk rising

  Data Path: counter/count_reg_1_2 to deser/output_reg_27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.447   1.137  counter/count_reg_1_2 (counter/count_reg_1_2)
     LUT6:I3->O            1   0.205   0.808  deser/in_data[31]_in_data[7]_mux_21_OUT<27>1 (deser/in_data[31]_in_data[7]_mux_21_OUT<27>1)
     LUT6:I3->O            1   0.205   0.000  deser/in_data[31]_in_data[7]_mux_21_OUT<27>4 (deser/in_data[31]_in_data[7]_mux_21_OUT<27>)
     FDE:D                     0.102          deser/output_reg_27
    ----------------------------------------
    Total                      2.904ns (0.959ns logic, 1.945ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.437ns (frequency: 183.935MHz)
  Total number of paths / destination ports: 77 / 16
-------------------------------------------------------------------------
Delay:               5.437ns (Levels of Logic = 4)
  Source:            FSM/serr (FF)
  Destination:       FSM/err_type (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: FSM/serr to FSM/err_type
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            22   0.447   1.134  FSM/serr (FSM/serr)
     LUT2:I1->O            8   0.205   0.803  FSM/GND_5_o_n_state[1]_Select_60_o121 (FSM/GND_5_o_n_state[1]_Select_60_o12)
     LUT6:I5->O            5   0.205   0.715  FSM/GND_5_o_state[7]_equal_48_o<7>1 (FSM/GND_5_o_state[7]_equal_48_o<7>1)
     LUT6:I5->O            2   0.205   0.617  FSM/_n0311_inv21 (FSM/_n0311_inv2)
     LUT2:I1->O            1   0.205   0.579  FSM/_n0311_inv1 (FSM/_n0311_inv)
     FDE:CE                    0.322          FSM/err_type
    ----------------------------------------
    Total                      5.437ns (1.589ns logic, 3.848ns route)
                                       (29.2% logic, 70.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 25 / 15
-------------------------------------------------------------------------
Offset:              4.176ns (Levels of Logic = 3)
  Source:            oob_err (PAD)
  Destination:       FSM/err_type (FF)
  Destination Clock: clk rising

  Data Path: oob_err to FSM/err_type
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   1.028  oob_err_IBUF (oob_err_IBUF)
     LUT6:I1->O            2   0.203   0.617  FSM/_n0311_inv21 (FSM/_n0311_inv2)
     LUT2:I1->O            1   0.205   0.579  FSM/_n0311_inv1 (FSM/_n0311_inv)
     FDE:CE                    0.322          FSM/err_type
    ----------------------------------------
    Total                      4.176ns (1.952ns logic, 2.224ns route)
                                       (46.7% logic, 53.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 't_clk'
  Total number of paths / destination ports: 260 / 80
-------------------------------------------------------------------------
Offset:              5.685ns (Levels of Logic = 5)
  Source:            data<5> (PAD)
  Destination:       deser/output_reg_21 (FF)
  Destination Clock: t_clk rising

  Data Path: data<5> to deser/output_reg_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          17   1.222   1.372  data_5_IOBUF (N62)
     LUT6:I1->O            1   0.203   0.684  deser/in_data[31]_in_data[7]_mux_21_OUT<21>_SW0_SW2_SW0 (N339)
     LUT5:I3->O            1   0.203   0.808  deser/in_data[31]_in_data[7]_mux_21_OUT<21>_SW0_SW2 (N207)
     LUT5:I2->O            1   0.205   0.684  deser/in_data[31]_in_data[7]_mux_21_OUT<21>_SW0 (N152)
     LUT5:I3->O            1   0.203   0.000  deser/in_data[31]_in_data[7]_mux_21_OUT<21> (deser/in_data[31]_in_data[7]_mux_21_OUT<21>)
     FDE:D                     0.102          deser/output_reg_21
    ----------------------------------------
    Total                      5.685ns (2.138ns logic, 3.547ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 't_clk'
  Total number of paths / destination ports: 292 / 73
-------------------------------------------------------------------------
Offset:              8.667ns (Levels of Logic = 5)
  Source:            FSM/input_size_1 (FF)
  Destination:       data<7> (PAD)
  Source Clock:      t_clk rising

  Data Path: FSM/input_size_1 to data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             14   0.447   1.062  FSM/input_size_1 (FSM/input_size_1)
     LUT2:I0->O           22   0.203   1.134  serial/GND_7_o_num_clks[1]_equal_2_o<1>_SW0 (N0)
     LUT6:I5->O            4   0.205   0.912  serial/GND_7_o_num_clks[1]_equal_2_o<1> (serial/GND_7_o_num_clks[1]_equal_2_o)
     LUT5:I2->O            8   0.205   1.147  Mmux_out_data_ext171 (Mmux_out_data_ext17)
     LUT6:I1->O            1   0.203   0.579  Mmux_out_data_ext101 (out_data_ext<3>)
     IOBUF:I->IO               2.571          data_3_IOBUF (data<3>)
    ----------------------------------------
    Total                      8.667ns (3.834ns logic, 4.833ns route)
                                       (44.2% logic, 55.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 29 / 18
-------------------------------------------------------------------------
Offset:              7.264ns (Levels of Logic = 4)
  Source:            FSM/serr (FF)
  Destination:       data<7> (PAD)
  Source Clock:      clk rising

  Data Path: FSM/serr to data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            22   0.447   1.134  FSM/serr (FSM/serr)
     LUT2:I1->O            3   0.205   1.015  FSM/Mxor_err_xo<0>1 (err_OBUF)
     LUT6:I0->O            8   0.203   0.907  Mmux_out_data_ext191 (Mmux_out_data_ext19)
     LUT6:I4->O            1   0.203   0.579  Mmux_out_data_ext17 (out_data_ext<0>)
     IOBUF:I->IO               2.571          data_0_IOBUF (data<0>)
    ----------------------------------------
    Total                      7.264ns (3.629ns logic, 3.635ns route)
                                       (50.0% logic, 50.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 25 / 17
-------------------------------------------------------------------------
Delay:               5.519ns (Levels of Logic = 3)
  Source:            gfau_data<7> (PAD)
  Destination:       data<7> (PAD)

  Data Path: gfau_data<7> to data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.944  gfau_data_7_IBUF (gfau_data_7_IBUF)
     LUT6:I0->O            1   0.203   0.579  Mmux_out_data_ext141 (out_data_ext<7>)
     IOBUF:I->IO               2.571          data_7_IOBUF (data<7>)
    ----------------------------------------
    Total                      5.519ns (3.996ns logic, 1.523ns route)
                                       (72.4% logic, 27.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.437|         |         |         |
t_clk          |    5.688|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock t_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.628|         |         |         |
t_clk          |    5.753|    2.904|    2.657|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.65 secs
 
--> 


Total memory usage is 404540 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    9 (   0 filtered)

