*** Start analyzing build configuration ***
INFO: Auto-config - Scanning: /home/deck/Documents/EECE-409_Edge_Detector-
INFO: Auto-config - VLOG: /home/deck/Documents/EECE-409_Edge_Detector-
INFO: Auto-config - Wrote:
    .dvt/default.build.auto.1
*** List of included argument files ***
    Build configuration file:  /home/deck/Documents/EECE-409_Edge_Detector-/.dvt/default.build
    -f /home/deck/Documents/EECE-409_Edge_Detector-/.dvt/default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in /home/deck/Documents/EECE-409_Edge_Detector-/.dvt/default.build.auto.1 at line 9
*** Done analyzing build configuration [233 ms] ***

*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /home/deck/Documents/EECE-409_Edge_Detector-/test.sv ...
Done /home/deck/Documents/EECE-409_Edge_Detector-/test.sv [0 ms, 2 lines, SystemVerilog_2012] ...
*** Done invocation #1 [3 ms] ***
*** Done parsing [LT 54 ms, PT 3 ms] ***
*** Total number of lines [2] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [1 ms] ...
Performing post full build step 2 (RI) [1 ms] ...
Performing post full build step 3 (RCP) [0 ms] ...
*** Files summary [1 total, 1 unique, 0 optimized] ***
*** Done SystemVerilog build [259 ms] ***

*** Start mixed mode extension build ***
Performing mixed post full build step (VLOG - RI) [1 ms] ...
*** Warning: UNSPECIFIED_TOP: Please specify a -top module/entity/configuration in the project build file
Performing mixed post full build step (MIXED - ELAB) [16 ms] ...
Performing mixed post full build step (MIXED - UNEL) [103 ms] ...
Performing mixed post full build step (VLOG - RD) [0 ms] ...
Performing mixed post full build step (VLOG - US) [53 ms] ...
*** Done mixed mode extension build [193 ms] ***
*** Total build time [741 ms] ***
