
f437_base.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008854  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000554  08008a08  08008a08  00018a08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008f5c  08008f5c  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  08008f5c  08008f5c  00018f5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008f64  08008f64  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008f64  08008f64  00018f64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008f68  08008f68  00018f68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08008f6c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e0  2**0
                  CONTENTS
 10 .bss          00005384  200001e0  200001e0  000201e0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20005564  20005564  000201e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001cb51  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000035e8  00000000  00000000  0003cd61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001478  00000000  00000000  00040350  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001350  00000000  00000000  000417c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000047e2  00000000  00000000  00042b18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00015ea1  00000000  00000000  000472fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e59a7  00000000  00000000  0005d19b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00142b42  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000067b4  00000000  00000000  00142b98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080089ec 	.word	0x080089ec

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001e4 	.word	0x200001e4
 80001ec:	080089ec 	.word	0x080089ec

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b96e 	b.w	8000ebc <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	9d08      	ldr	r5, [sp, #32]
 8000bfe:	4604      	mov	r4, r0
 8000c00:	468c      	mov	ip, r1
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	f040 8083 	bne.w	8000d0e <__udivmoddi4+0x116>
 8000c08:	428a      	cmp	r2, r1
 8000c0a:	4617      	mov	r7, r2
 8000c0c:	d947      	bls.n	8000c9e <__udivmoddi4+0xa6>
 8000c0e:	fab2 f282 	clz	r2, r2
 8000c12:	b142      	cbz	r2, 8000c26 <__udivmoddi4+0x2e>
 8000c14:	f1c2 0020 	rsb	r0, r2, #32
 8000c18:	fa24 f000 	lsr.w	r0, r4, r0
 8000c1c:	4091      	lsls	r1, r2
 8000c1e:	4097      	lsls	r7, r2
 8000c20:	ea40 0c01 	orr.w	ip, r0, r1
 8000c24:	4094      	lsls	r4, r2
 8000c26:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c2a:	0c23      	lsrs	r3, r4, #16
 8000c2c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c30:	fa1f fe87 	uxth.w	lr, r7
 8000c34:	fb08 c116 	mls	r1, r8, r6, ip
 8000c38:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c3c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c40:	4299      	cmp	r1, r3
 8000c42:	d909      	bls.n	8000c58 <__udivmoddi4+0x60>
 8000c44:	18fb      	adds	r3, r7, r3
 8000c46:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c4a:	f080 8119 	bcs.w	8000e80 <__udivmoddi4+0x288>
 8000c4e:	4299      	cmp	r1, r3
 8000c50:	f240 8116 	bls.w	8000e80 <__udivmoddi4+0x288>
 8000c54:	3e02      	subs	r6, #2
 8000c56:	443b      	add	r3, r7
 8000c58:	1a5b      	subs	r3, r3, r1
 8000c5a:	b2a4      	uxth	r4, r4
 8000c5c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c60:	fb08 3310 	mls	r3, r8, r0, r3
 8000c64:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c68:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c6c:	45a6      	cmp	lr, r4
 8000c6e:	d909      	bls.n	8000c84 <__udivmoddi4+0x8c>
 8000c70:	193c      	adds	r4, r7, r4
 8000c72:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c76:	f080 8105 	bcs.w	8000e84 <__udivmoddi4+0x28c>
 8000c7a:	45a6      	cmp	lr, r4
 8000c7c:	f240 8102 	bls.w	8000e84 <__udivmoddi4+0x28c>
 8000c80:	3802      	subs	r0, #2
 8000c82:	443c      	add	r4, r7
 8000c84:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c88:	eba4 040e 	sub.w	r4, r4, lr
 8000c8c:	2600      	movs	r6, #0
 8000c8e:	b11d      	cbz	r5, 8000c98 <__udivmoddi4+0xa0>
 8000c90:	40d4      	lsrs	r4, r2
 8000c92:	2300      	movs	r3, #0
 8000c94:	e9c5 4300 	strd	r4, r3, [r5]
 8000c98:	4631      	mov	r1, r6
 8000c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9e:	b902      	cbnz	r2, 8000ca2 <__udivmoddi4+0xaa>
 8000ca0:	deff      	udf	#255	; 0xff
 8000ca2:	fab2 f282 	clz	r2, r2
 8000ca6:	2a00      	cmp	r2, #0
 8000ca8:	d150      	bne.n	8000d4c <__udivmoddi4+0x154>
 8000caa:	1bcb      	subs	r3, r1, r7
 8000cac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cb0:	fa1f f887 	uxth.w	r8, r7
 8000cb4:	2601      	movs	r6, #1
 8000cb6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cba:	0c21      	lsrs	r1, r4, #16
 8000cbc:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cc0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cc4:	fb08 f30c 	mul.w	r3, r8, ip
 8000cc8:	428b      	cmp	r3, r1
 8000cca:	d907      	bls.n	8000cdc <__udivmoddi4+0xe4>
 8000ccc:	1879      	adds	r1, r7, r1
 8000cce:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cd2:	d202      	bcs.n	8000cda <__udivmoddi4+0xe2>
 8000cd4:	428b      	cmp	r3, r1
 8000cd6:	f200 80e9 	bhi.w	8000eac <__udivmoddi4+0x2b4>
 8000cda:	4684      	mov	ip, r0
 8000cdc:	1ac9      	subs	r1, r1, r3
 8000cde:	b2a3      	uxth	r3, r4
 8000ce0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ce4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ce8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000cec:	fb08 f800 	mul.w	r8, r8, r0
 8000cf0:	45a0      	cmp	r8, r4
 8000cf2:	d907      	bls.n	8000d04 <__udivmoddi4+0x10c>
 8000cf4:	193c      	adds	r4, r7, r4
 8000cf6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x10a>
 8000cfc:	45a0      	cmp	r8, r4
 8000cfe:	f200 80d9 	bhi.w	8000eb4 <__udivmoddi4+0x2bc>
 8000d02:	4618      	mov	r0, r3
 8000d04:	eba4 0408 	sub.w	r4, r4, r8
 8000d08:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d0c:	e7bf      	b.n	8000c8e <__udivmoddi4+0x96>
 8000d0e:	428b      	cmp	r3, r1
 8000d10:	d909      	bls.n	8000d26 <__udivmoddi4+0x12e>
 8000d12:	2d00      	cmp	r5, #0
 8000d14:	f000 80b1 	beq.w	8000e7a <__udivmoddi4+0x282>
 8000d18:	2600      	movs	r6, #0
 8000d1a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d1e:	4630      	mov	r0, r6
 8000d20:	4631      	mov	r1, r6
 8000d22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d26:	fab3 f683 	clz	r6, r3
 8000d2a:	2e00      	cmp	r6, #0
 8000d2c:	d14a      	bne.n	8000dc4 <__udivmoddi4+0x1cc>
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d302      	bcc.n	8000d38 <__udivmoddi4+0x140>
 8000d32:	4282      	cmp	r2, r0
 8000d34:	f200 80b8 	bhi.w	8000ea8 <__udivmoddi4+0x2b0>
 8000d38:	1a84      	subs	r4, r0, r2
 8000d3a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d3e:	2001      	movs	r0, #1
 8000d40:	468c      	mov	ip, r1
 8000d42:	2d00      	cmp	r5, #0
 8000d44:	d0a8      	beq.n	8000c98 <__udivmoddi4+0xa0>
 8000d46:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d4a:	e7a5      	b.n	8000c98 <__udivmoddi4+0xa0>
 8000d4c:	f1c2 0320 	rsb	r3, r2, #32
 8000d50:	fa20 f603 	lsr.w	r6, r0, r3
 8000d54:	4097      	lsls	r7, r2
 8000d56:	fa01 f002 	lsl.w	r0, r1, r2
 8000d5a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d5e:	40d9      	lsrs	r1, r3
 8000d60:	4330      	orrs	r0, r6
 8000d62:	0c03      	lsrs	r3, r0, #16
 8000d64:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d68:	fa1f f887 	uxth.w	r8, r7
 8000d6c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d70:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d74:	fb06 f108 	mul.w	r1, r6, r8
 8000d78:	4299      	cmp	r1, r3
 8000d7a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d7e:	d909      	bls.n	8000d94 <__udivmoddi4+0x19c>
 8000d80:	18fb      	adds	r3, r7, r3
 8000d82:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d86:	f080 808d 	bcs.w	8000ea4 <__udivmoddi4+0x2ac>
 8000d8a:	4299      	cmp	r1, r3
 8000d8c:	f240 808a 	bls.w	8000ea4 <__udivmoddi4+0x2ac>
 8000d90:	3e02      	subs	r6, #2
 8000d92:	443b      	add	r3, r7
 8000d94:	1a5b      	subs	r3, r3, r1
 8000d96:	b281      	uxth	r1, r0
 8000d98:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d9c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000da0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000da4:	fb00 f308 	mul.w	r3, r0, r8
 8000da8:	428b      	cmp	r3, r1
 8000daa:	d907      	bls.n	8000dbc <__udivmoddi4+0x1c4>
 8000dac:	1879      	adds	r1, r7, r1
 8000dae:	f100 3cff 	add.w	ip, r0, #4294967295
 8000db2:	d273      	bcs.n	8000e9c <__udivmoddi4+0x2a4>
 8000db4:	428b      	cmp	r3, r1
 8000db6:	d971      	bls.n	8000e9c <__udivmoddi4+0x2a4>
 8000db8:	3802      	subs	r0, #2
 8000dba:	4439      	add	r1, r7
 8000dbc:	1acb      	subs	r3, r1, r3
 8000dbe:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000dc2:	e778      	b.n	8000cb6 <__udivmoddi4+0xbe>
 8000dc4:	f1c6 0c20 	rsb	ip, r6, #32
 8000dc8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dcc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000dd0:	431c      	orrs	r4, r3
 8000dd2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000dd6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dda:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dde:	fa21 f10c 	lsr.w	r1, r1, ip
 8000de2:	431f      	orrs	r7, r3
 8000de4:	0c3b      	lsrs	r3, r7, #16
 8000de6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dea:	fa1f f884 	uxth.w	r8, r4
 8000dee:	fb0e 1119 	mls	r1, lr, r9, r1
 8000df2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000df6:	fb09 fa08 	mul.w	sl, r9, r8
 8000dfa:	458a      	cmp	sl, r1
 8000dfc:	fa02 f206 	lsl.w	r2, r2, r6
 8000e00:	fa00 f306 	lsl.w	r3, r0, r6
 8000e04:	d908      	bls.n	8000e18 <__udivmoddi4+0x220>
 8000e06:	1861      	adds	r1, r4, r1
 8000e08:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e0c:	d248      	bcs.n	8000ea0 <__udivmoddi4+0x2a8>
 8000e0e:	458a      	cmp	sl, r1
 8000e10:	d946      	bls.n	8000ea0 <__udivmoddi4+0x2a8>
 8000e12:	f1a9 0902 	sub.w	r9, r9, #2
 8000e16:	4421      	add	r1, r4
 8000e18:	eba1 010a 	sub.w	r1, r1, sl
 8000e1c:	b2bf      	uxth	r7, r7
 8000e1e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e22:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e26:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e2a:	fb00 f808 	mul.w	r8, r0, r8
 8000e2e:	45b8      	cmp	r8, r7
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x24a>
 8000e32:	19e7      	adds	r7, r4, r7
 8000e34:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e38:	d22e      	bcs.n	8000e98 <__udivmoddi4+0x2a0>
 8000e3a:	45b8      	cmp	r8, r7
 8000e3c:	d92c      	bls.n	8000e98 <__udivmoddi4+0x2a0>
 8000e3e:	3802      	subs	r0, #2
 8000e40:	4427      	add	r7, r4
 8000e42:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e46:	eba7 0708 	sub.w	r7, r7, r8
 8000e4a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e4e:	454f      	cmp	r7, r9
 8000e50:	46c6      	mov	lr, r8
 8000e52:	4649      	mov	r1, r9
 8000e54:	d31a      	bcc.n	8000e8c <__udivmoddi4+0x294>
 8000e56:	d017      	beq.n	8000e88 <__udivmoddi4+0x290>
 8000e58:	b15d      	cbz	r5, 8000e72 <__udivmoddi4+0x27a>
 8000e5a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e5e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e62:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e66:	40f2      	lsrs	r2, r6
 8000e68:	ea4c 0202 	orr.w	r2, ip, r2
 8000e6c:	40f7      	lsrs	r7, r6
 8000e6e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e72:	2600      	movs	r6, #0
 8000e74:	4631      	mov	r1, r6
 8000e76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e7a:	462e      	mov	r6, r5
 8000e7c:	4628      	mov	r0, r5
 8000e7e:	e70b      	b.n	8000c98 <__udivmoddi4+0xa0>
 8000e80:	4606      	mov	r6, r0
 8000e82:	e6e9      	b.n	8000c58 <__udivmoddi4+0x60>
 8000e84:	4618      	mov	r0, r3
 8000e86:	e6fd      	b.n	8000c84 <__udivmoddi4+0x8c>
 8000e88:	4543      	cmp	r3, r8
 8000e8a:	d2e5      	bcs.n	8000e58 <__udivmoddi4+0x260>
 8000e8c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e90:	eb69 0104 	sbc.w	r1, r9, r4
 8000e94:	3801      	subs	r0, #1
 8000e96:	e7df      	b.n	8000e58 <__udivmoddi4+0x260>
 8000e98:	4608      	mov	r0, r1
 8000e9a:	e7d2      	b.n	8000e42 <__udivmoddi4+0x24a>
 8000e9c:	4660      	mov	r0, ip
 8000e9e:	e78d      	b.n	8000dbc <__udivmoddi4+0x1c4>
 8000ea0:	4681      	mov	r9, r0
 8000ea2:	e7b9      	b.n	8000e18 <__udivmoddi4+0x220>
 8000ea4:	4666      	mov	r6, ip
 8000ea6:	e775      	b.n	8000d94 <__udivmoddi4+0x19c>
 8000ea8:	4630      	mov	r0, r6
 8000eaa:	e74a      	b.n	8000d42 <__udivmoddi4+0x14a>
 8000eac:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb0:	4439      	add	r1, r7
 8000eb2:	e713      	b.n	8000cdc <__udivmoddi4+0xe4>
 8000eb4:	3802      	subs	r0, #2
 8000eb6:	443c      	add	r4, r7
 8000eb8:	e724      	b.n	8000d04 <__udivmoddi4+0x10c>
 8000eba:	bf00      	nop

08000ebc <__aeabi_idiv0>:
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop

08000ec0 <myprintf>:
void StartSensor(void *argument);
void StartTelemetry(void *argument);
void StartEjection(void *argument);

/* USER CODE BEGIN PFP */
void myprintf(char *buffer) {
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b082      	sub	sp, #8
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) buffer, 100, 100);
 8000ec8:	2364      	movs	r3, #100	; 0x64
 8000eca:	2264      	movs	r2, #100	; 0x64
 8000ecc:	6879      	ldr	r1, [r7, #4]
 8000ece:	4803      	ldr	r0, [pc, #12]	; (8000edc <myprintf+0x1c>)
 8000ed0:	f001 fdd5 	bl	8002a7e <HAL_UART_Transmit>
}
 8000ed4:	bf00      	nop
 8000ed6:	3708      	adds	r7, #8
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bd80      	pop	{r7, pc}
 8000edc:	20005480 	.word	0x20005480

08000ee0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ee4:	f000 fb86 	bl	80015f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ee8:	f000 f834 	bl	8000f54 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000eec:	f000 f8bc 	bl	8001068 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000ef0:	f000 f890 	bl	8001014 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000ef4:	f002 f8d0 	bl	8003098 <osKernelInitialize>
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Sensor */
  SensorHandle = osThreadNew(StartSensor, NULL, &Sensor_attributes);
 8000ef8:	4a0d      	ldr	r2, [pc, #52]	; (8000f30 <main+0x50>)
 8000efa:	2100      	movs	r1, #0
 8000efc:	480d      	ldr	r0, [pc, #52]	; (8000f34 <main+0x54>)
 8000efe:	f002 f915 	bl	800312c <osThreadNew>
 8000f02:	4603      	mov	r3, r0
 8000f04:	4a0c      	ldr	r2, [pc, #48]	; (8000f38 <main+0x58>)
 8000f06:	6013      	str	r3, [r2, #0]

  /* creation of Telemetry */
  TelemetryHandle = osThreadNew(StartTelemetry, NULL, &Telemetry_attributes);
 8000f08:	4a0c      	ldr	r2, [pc, #48]	; (8000f3c <main+0x5c>)
 8000f0a:	2100      	movs	r1, #0
 8000f0c:	480c      	ldr	r0, [pc, #48]	; (8000f40 <main+0x60>)
 8000f0e:	f002 f90d 	bl	800312c <osThreadNew>
 8000f12:	4603      	mov	r3, r0
 8000f14:	4a0b      	ldr	r2, [pc, #44]	; (8000f44 <main+0x64>)
 8000f16:	6013      	str	r3, [r2, #0]

  /* creation of Ejection */
  EjectionHandle = osThreadNew(StartEjection, NULL, &Ejection_attributes);
 8000f18:	4a0b      	ldr	r2, [pc, #44]	; (8000f48 <main+0x68>)
 8000f1a:	2100      	movs	r1, #0
 8000f1c:	480b      	ldr	r0, [pc, #44]	; (8000f4c <main+0x6c>)
 8000f1e:	f002 f905 	bl	800312c <osThreadNew>
 8000f22:	4603      	mov	r3, r0
 8000f24:	4a0a      	ldr	r2, [pc, #40]	; (8000f50 <main+0x70>)
 8000f26:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000f28:	f002 f8da 	bl	80030e0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8000f2c:	e7fe      	b.n	8000f2c <main+0x4c>
 8000f2e:	bf00      	nop
 8000f30:	08008af4 	.word	0x08008af4
 8000f34:	0800109d 	.word	0x0800109d
 8000f38:	2000547c 	.word	0x2000547c
 8000f3c:	08008b18 	.word	0x08008b18
 8000f40:	08001125 	.word	0x08001125
 8000f44:	200051bc 	.word	0x200051bc
 8000f48:	08008b3c 	.word	0x08008b3c
 8000f4c:	08001199 	.word	0x08001199
 8000f50:	200051b8 	.word	0x200051b8

08000f54 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b094      	sub	sp, #80	; 0x50
 8000f58:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f5a:	f107 0320 	add.w	r3, r7, #32
 8000f5e:	2230      	movs	r2, #48	; 0x30
 8000f60:	2100      	movs	r1, #0
 8000f62:	4618      	mov	r0, r3
 8000f64:	f004 ff4c 	bl	8005e00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f68:	f107 030c 	add.w	r3, r7, #12
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	601a      	str	r2, [r3, #0]
 8000f70:	605a      	str	r2, [r3, #4]
 8000f72:	609a      	str	r2, [r3, #8]
 8000f74:	60da      	str	r2, [r3, #12]
 8000f76:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f78:	2300      	movs	r3, #0
 8000f7a:	60bb      	str	r3, [r7, #8]
 8000f7c:	4b23      	ldr	r3, [pc, #140]	; (800100c <SystemClock_Config+0xb8>)
 8000f7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f80:	4a22      	ldr	r2, [pc, #136]	; (800100c <SystemClock_Config+0xb8>)
 8000f82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f86:	6413      	str	r3, [r2, #64]	; 0x40
 8000f88:	4b20      	ldr	r3, [pc, #128]	; (800100c <SystemClock_Config+0xb8>)
 8000f8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f90:	60bb      	str	r3, [r7, #8]
 8000f92:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000f94:	2300      	movs	r3, #0
 8000f96:	607b      	str	r3, [r7, #4]
 8000f98:	4b1d      	ldr	r3, [pc, #116]	; (8001010 <SystemClock_Config+0xbc>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000fa0:	4a1b      	ldr	r2, [pc, #108]	; (8001010 <SystemClock_Config+0xbc>)
 8000fa2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000fa6:	6013      	str	r3, [r2, #0]
 8000fa8:	4b19      	ldr	r3, [pc, #100]	; (8001010 <SystemClock_Config+0xbc>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000fb0:	607b      	str	r3, [r7, #4]
 8000fb2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fb4:	2302      	movs	r3, #2
 8000fb6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fb8:	2301      	movs	r3, #1
 8000fba:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fbc:	2310      	movs	r3, #16
 8000fbe:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fc4:	f107 0320 	add.w	r3, r7, #32
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f000 fde3 	bl	8001b94 <HAL_RCC_OscConfig>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d001      	beq.n	8000fd8 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000fd4:	f000 f91a 	bl	800120c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fd8:	230f      	movs	r3, #15
 8000fda:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000fec:	f107 030c 	add.w	r3, r7, #12
 8000ff0:	2100      	movs	r1, #0
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f001 f846 	bl	8002084 <HAL_RCC_ClockConfig>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d001      	beq.n	8001002 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000ffe:	f000 f905 	bl	800120c <Error_Handler>
  }
}
 8001002:	bf00      	nop
 8001004:	3750      	adds	r7, #80	; 0x50
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	40023800 	.word	0x40023800
 8001010:	40007000 	.word	0x40007000

08001014 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001018:	4b11      	ldr	r3, [pc, #68]	; (8001060 <MX_USART2_UART_Init+0x4c>)
 800101a:	4a12      	ldr	r2, [pc, #72]	; (8001064 <MX_USART2_UART_Init+0x50>)
 800101c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800101e:	4b10      	ldr	r3, [pc, #64]	; (8001060 <MX_USART2_UART_Init+0x4c>)
 8001020:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001024:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001026:	4b0e      	ldr	r3, [pc, #56]	; (8001060 <MX_USART2_UART_Init+0x4c>)
 8001028:	2200      	movs	r2, #0
 800102a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800102c:	4b0c      	ldr	r3, [pc, #48]	; (8001060 <MX_USART2_UART_Init+0x4c>)
 800102e:	2200      	movs	r2, #0
 8001030:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001032:	4b0b      	ldr	r3, [pc, #44]	; (8001060 <MX_USART2_UART_Init+0x4c>)
 8001034:	2200      	movs	r2, #0
 8001036:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001038:	4b09      	ldr	r3, [pc, #36]	; (8001060 <MX_USART2_UART_Init+0x4c>)
 800103a:	220c      	movs	r2, #12
 800103c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800103e:	4b08      	ldr	r3, [pc, #32]	; (8001060 <MX_USART2_UART_Init+0x4c>)
 8001040:	2200      	movs	r2, #0
 8001042:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001044:	4b06      	ldr	r3, [pc, #24]	; (8001060 <MX_USART2_UART_Init+0x4c>)
 8001046:	2200      	movs	r2, #0
 8001048:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800104a:	4805      	ldr	r0, [pc, #20]	; (8001060 <MX_USART2_UART_Init+0x4c>)
 800104c:	f001 fcca 	bl	80029e4 <HAL_UART_Init>
 8001050:	4603      	mov	r3, r0
 8001052:	2b00      	cmp	r3, #0
 8001054:	d001      	beq.n	800105a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001056:	f000 f8d9 	bl	800120c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800105a:	bf00      	nop
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	20005480 	.word	0x20005480
 8001064:	40004400 	.word	0x40004400

08001068 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001068:	b480      	push	{r7}
 800106a:	b083      	sub	sp, #12
 800106c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800106e:	2300      	movs	r3, #0
 8001070:	607b      	str	r3, [r7, #4]
 8001072:	4b09      	ldr	r3, [pc, #36]	; (8001098 <MX_GPIO_Init+0x30>)
 8001074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001076:	4a08      	ldr	r2, [pc, #32]	; (8001098 <MX_GPIO_Init+0x30>)
 8001078:	f043 0301 	orr.w	r3, r3, #1
 800107c:	6313      	str	r3, [r2, #48]	; 0x30
 800107e:	4b06      	ldr	r3, [pc, #24]	; (8001098 <MX_GPIO_Init+0x30>)
 8001080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001082:	f003 0301 	and.w	r3, r3, #1
 8001086:	607b      	str	r3, [r7, #4]
 8001088:	687b      	ldr	r3, [r7, #4]

}
 800108a:	bf00      	nop
 800108c:	370c      	adds	r7, #12
 800108e:	46bd      	mov	sp, r7
 8001090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001094:	4770      	bx	lr
 8001096:	bf00      	nop
 8001098:	40023800 	.word	0x40023800

0800109c <StartSensor>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartSensor */
void StartSensor(void *argument)
{
 800109c:	b5b0      	push	{r4, r5, r7, lr}
 800109e:	b098      	sub	sp, #96	; 0x60
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	float accels[10] = { 0.0, 0.23, 120.0, 420.0, 69.42, 10.3, 20.5, 12.12,
 80010a4:	4b1b      	ldr	r3, [pc, #108]	; (8001114 <StartSensor+0x78>)
 80010a6:	f107 0430 	add.w	r4, r7, #48	; 0x30
 80010aa:	461d      	mov	r5, r3
 80010ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010b0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010b2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010b4:	e895 0003 	ldmia.w	r5, {r0, r1}
 80010b8:	e884 0003 	stmia.w	r4, {r0, r1}
			42.42, 0.0 };
	uint32_t friends[10] = { 0, 1, 2, 3, 4, 5, 4, 3, 2, 1 };
 80010bc:	4b16      	ldr	r3, [pc, #88]	; (8001118 <StartSensor+0x7c>)
 80010be:	f107 0408 	add.w	r4, r7, #8
 80010c2:	461d      	mov	r5, r3
 80010c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010cc:	e895 0003 	ldmia.w	r5, {r0, r1}
 80010d0:	e884 0003 	stmia.w	r4, {r0, r1}
	/* Infinite loop */
	uint32_t i = 0;
 80010d4:	2300      	movs	r3, #0
 80010d6:	65fb      	str	r3, [r7, #92]	; 0x5c
	char *buffer = (char*) malloc(100);
 80010d8:	2064      	movs	r0, #100	; 0x64
 80010da:	f004 fe7b 	bl	8005dd4 <malloc>
 80010de:	4603      	mov	r3, r0
 80010e0:	65bb      	str	r3, [r7, #88]	; 0x58
	sprintf(buffer, "OUT Acceleration");
 80010e2:	490e      	ldr	r1, [pc, #56]	; (800111c <StartSensor+0x80>)
 80010e4:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80010e6:	f005 fc21 	bl	800692c <siprintf>
	memset(buffer, 0, 100);
 80010ea:	2264      	movs	r2, #100	; 0x64
 80010ec:	2100      	movs	r1, #0
 80010ee:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80010f0:	f004 fe86 	bl	8005e00 <memset>
//		numberOfFriends = friends[i % 10];
//		sprintf(buffer, "IN Acceleration: %f\r\n", acceleration);
//		myprintf(buffer);
//		sprintf(buffer, "IN Number of friends: %lu\r\n", numberOfFriends);
//		myprintf(buffer);
		++i;
 80010f4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80010f6:	3301      	adds	r3, #1
 80010f8:	65fb      	str	r3, [r7, #92]	; 0x5c
		sprintf(buffer, "1\r\n");
 80010fa:	4909      	ldr	r1, [pc, #36]	; (8001120 <StartSensor+0x84>)
 80010fc:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80010fe:	f005 fc15 	bl	800692c <siprintf>
		myprintf(buffer);
 8001102:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8001104:	f7ff fedc 	bl	8000ec0 <myprintf>
		osDelay(2000);
 8001108:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800110c:	f002 f8a0 	bl	8003250 <osDelay>
		++i;
 8001110:	e7f0      	b.n	80010f4 <StartSensor+0x58>
 8001112:	bf00      	nop
 8001114:	08008a40 	.word	0x08008a40
 8001118:	08008a68 	.word	0x08008a68
 800111c:	08008a28 	.word	0x08008a28
 8001120:	08008a3c 	.word	0x08008a3c

08001124 <StartTelemetry>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTelemetry */
void StartTelemetry(void *argument)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b084      	sub	sp, #16
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTelemetry */
	char *buffer = (char*) malloc(100);
 800112c:	2064      	movs	r0, #100	; 0x64
 800112e:	f004 fe51 	bl	8005dd4 <malloc>
 8001132:	4603      	mov	r3, r0
 8001134:	60fb      	str	r3, [r7, #12]
	sprintf(buffer, "OUT Acceleration");
 8001136:	4913      	ldr	r1, [pc, #76]	; (8001184 <StartTelemetry+0x60>)
 8001138:	68f8      	ldr	r0, [r7, #12]
 800113a:	f005 fbf7 	bl	800692c <siprintf>
	memset(buffer, 0, 100);
 800113e:	2264      	movs	r2, #100	; 0x64
 8001140:	2100      	movs	r1, #0
 8001142:	68f8      	ldr	r0, [r7, #12]
 8001144:	f004 fe5c 	bl	8005e00 <memset>
	for (;;) {

		sprintf(buffer, "OUT Acceleration: %f\r\n", acceleration);
 8001148:	4b0f      	ldr	r3, [pc, #60]	; (8001188 <StartTelemetry+0x64>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	4618      	mov	r0, r3
 800114e:	f7ff fa0b 	bl	8000568 <__aeabi_f2d>
 8001152:	4602      	mov	r2, r0
 8001154:	460b      	mov	r3, r1
 8001156:	490d      	ldr	r1, [pc, #52]	; (800118c <StartTelemetry+0x68>)
 8001158:	68f8      	ldr	r0, [r7, #12]
 800115a:	f005 fbe7 	bl	800692c <siprintf>
		myprintf(buffer);
 800115e:	68f8      	ldr	r0, [r7, #12]
 8001160:	f7ff feae 	bl	8000ec0 <myprintf>
		sprintf(buffer, "OUT Number of friends: %li\r\n", numberOfFriends);
 8001164:	4b0a      	ldr	r3, [pc, #40]	; (8001190 <StartTelemetry+0x6c>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	461a      	mov	r2, r3
 800116a:	490a      	ldr	r1, [pc, #40]	; (8001194 <StartTelemetry+0x70>)
 800116c:	68f8      	ldr	r0, [r7, #12]
 800116e:	f005 fbdd 	bl	800692c <siprintf>
		myprintf(buffer);
 8001172:	68f8      	ldr	r0, [r7, #12]
 8001174:	f7ff fea4 	bl	8000ec0 <myprintf>
		osDelay(1000);
 8001178:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800117c:	f002 f868 	bl	8003250 <osDelay>
		sprintf(buffer, "OUT Acceleration: %f\r\n", acceleration);
 8001180:	e7e2      	b.n	8001148 <StartTelemetry+0x24>
 8001182:	bf00      	nop
 8001184:	08008a28 	.word	0x08008a28
 8001188:	200054c4 	.word	0x200054c4
 800118c:	08008a90 	.word	0x08008a90
 8001190:	200001fc 	.word	0x200001fc
 8001194:	08008aa8 	.word	0x08008aa8

08001198 <StartEjection>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartEjection */
void StartEjection(void *argument)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b084      	sub	sp, #16
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartEjection */
	char *buffer = (char*) malloc(100);
 80011a0:	2064      	movs	r0, #100	; 0x64
 80011a2:	f004 fe17 	bl	8005dd4 <malloc>
 80011a6:	4603      	mov	r3, r0
 80011a8:	60fb      	str	r3, [r7, #12]
	sprintf(buffer, "OUT Acceleration");
 80011aa:	490c      	ldr	r1, [pc, #48]	; (80011dc <StartEjection+0x44>)
 80011ac:	68f8      	ldr	r0, [r7, #12]
 80011ae:	f005 fbbd 	bl	800692c <siprintf>
	memset(buffer, 0, 100);
 80011b2:	2264      	movs	r2, #100	; 0x64
 80011b4:	2100      	movs	r1, #0
 80011b6:	68f8      	ldr	r0, [r7, #12]
 80011b8:	f004 fe22 	bl	8005e00 <memset>
	for (;;) {

		if (numberOfFriends == 5) {
 80011bc:	4b08      	ldr	r3, [pc, #32]	; (80011e0 <StartEjection+0x48>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	2b05      	cmp	r3, #5
 80011c2:	d106      	bne.n	80011d2 <StartEjection+0x3a>
			sprintf(buffer, "EJECT or smthg\r\n");
 80011c4:	4907      	ldr	r1, [pc, #28]	; (80011e4 <StartEjection+0x4c>)
 80011c6:	68f8      	ldr	r0, [r7, #12]
 80011c8:	f005 fbb0 	bl	800692c <siprintf>
			myprintf(buffer);
 80011cc:	68f8      	ldr	r0, [r7, #12]
 80011ce:	f7ff fe77 	bl	8000ec0 <myprintf>
		}
		osDelay(1000);
 80011d2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80011d6:	f002 f83b 	bl	8003250 <osDelay>
		if (numberOfFriends == 5) {
 80011da:	e7ef      	b.n	80011bc <StartEjection+0x24>
 80011dc:	08008a28 	.word	0x08008a28
 80011e0:	200001fc 	.word	0x200001fc
 80011e4:	08008ac8 	.word	0x08008ac8

080011e8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4a04      	ldr	r2, [pc, #16]	; (8001208 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80011f6:	4293      	cmp	r3, r2
 80011f8:	d101      	bne.n	80011fe <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80011fa:	f000 fa1d 	bl	8001638 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80011fe:	bf00      	nop
 8001200:	3708      	adds	r7, #8
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	40001000 	.word	0x40001000

0800120c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800120c:	b480      	push	{r7}
 800120e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001210:	b672      	cpsid	i
}
 8001212:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001214:	e7fe      	b.n	8001214 <Error_Handler+0x8>
	...

08001218 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b082      	sub	sp, #8
 800121c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800121e:	2300      	movs	r3, #0
 8001220:	607b      	str	r3, [r7, #4]
 8001222:	4b12      	ldr	r3, [pc, #72]	; (800126c <HAL_MspInit+0x54>)
 8001224:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001226:	4a11      	ldr	r2, [pc, #68]	; (800126c <HAL_MspInit+0x54>)
 8001228:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800122c:	6453      	str	r3, [r2, #68]	; 0x44
 800122e:	4b0f      	ldr	r3, [pc, #60]	; (800126c <HAL_MspInit+0x54>)
 8001230:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001232:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001236:	607b      	str	r3, [r7, #4]
 8001238:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800123a:	2300      	movs	r3, #0
 800123c:	603b      	str	r3, [r7, #0]
 800123e:	4b0b      	ldr	r3, [pc, #44]	; (800126c <HAL_MspInit+0x54>)
 8001240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001242:	4a0a      	ldr	r2, [pc, #40]	; (800126c <HAL_MspInit+0x54>)
 8001244:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001248:	6413      	str	r3, [r2, #64]	; 0x40
 800124a:	4b08      	ldr	r3, [pc, #32]	; (800126c <HAL_MspInit+0x54>)
 800124c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800124e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001252:	603b      	str	r3, [r7, #0]
 8001254:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001256:	2200      	movs	r2, #0
 8001258:	210f      	movs	r1, #15
 800125a:	f06f 0001 	mvn.w	r0, #1
 800125e:	f000 fac3 	bl	80017e8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001262:	bf00      	nop
 8001264:	3708      	adds	r7, #8
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	40023800 	.word	0x40023800

08001270 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b08a      	sub	sp, #40	; 0x28
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001278:	f107 0314 	add.w	r3, r7, #20
 800127c:	2200      	movs	r2, #0
 800127e:	601a      	str	r2, [r3, #0]
 8001280:	605a      	str	r2, [r3, #4]
 8001282:	609a      	str	r2, [r3, #8]
 8001284:	60da      	str	r2, [r3, #12]
 8001286:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	4a19      	ldr	r2, [pc, #100]	; (80012f4 <HAL_UART_MspInit+0x84>)
 800128e:	4293      	cmp	r3, r2
 8001290:	d12b      	bne.n	80012ea <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001292:	2300      	movs	r3, #0
 8001294:	613b      	str	r3, [r7, #16]
 8001296:	4b18      	ldr	r3, [pc, #96]	; (80012f8 <HAL_UART_MspInit+0x88>)
 8001298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800129a:	4a17      	ldr	r2, [pc, #92]	; (80012f8 <HAL_UART_MspInit+0x88>)
 800129c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012a0:	6413      	str	r3, [r2, #64]	; 0x40
 80012a2:	4b15      	ldr	r3, [pc, #84]	; (80012f8 <HAL_UART_MspInit+0x88>)
 80012a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012aa:	613b      	str	r3, [r7, #16]
 80012ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ae:	2300      	movs	r3, #0
 80012b0:	60fb      	str	r3, [r7, #12]
 80012b2:	4b11      	ldr	r3, [pc, #68]	; (80012f8 <HAL_UART_MspInit+0x88>)
 80012b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012b6:	4a10      	ldr	r2, [pc, #64]	; (80012f8 <HAL_UART_MspInit+0x88>)
 80012b8:	f043 0301 	orr.w	r3, r3, #1
 80012bc:	6313      	str	r3, [r2, #48]	; 0x30
 80012be:	4b0e      	ldr	r3, [pc, #56]	; (80012f8 <HAL_UART_MspInit+0x88>)
 80012c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c2:	f003 0301 	and.w	r3, r3, #1
 80012c6:	60fb      	str	r3, [r7, #12]
 80012c8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80012ca:	230c      	movs	r3, #12
 80012cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ce:	2302      	movs	r3, #2
 80012d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d2:	2300      	movs	r3, #0
 80012d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012d6:	2303      	movs	r3, #3
 80012d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80012da:	2307      	movs	r3, #7
 80012dc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012de:	f107 0314 	add.w	r3, r7, #20
 80012e2:	4619      	mov	r1, r3
 80012e4:	4805      	ldr	r0, [pc, #20]	; (80012fc <HAL_UART_MspInit+0x8c>)
 80012e6:	f000 faa9 	bl	800183c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80012ea:	bf00      	nop
 80012ec:	3728      	adds	r7, #40	; 0x28
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	40004400 	.word	0x40004400
 80012f8:	40023800 	.word	0x40023800
 80012fc:	40020000 	.word	0x40020000

08001300 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b08c      	sub	sp, #48	; 0x30
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001308:	2300      	movs	r3, #0
 800130a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800130c:	2300      	movs	r3, #0
 800130e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8001310:	2200      	movs	r2, #0
 8001312:	6879      	ldr	r1, [r7, #4]
 8001314:	2036      	movs	r0, #54	; 0x36
 8001316:	f000 fa67 	bl	80017e8 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800131a:	2036      	movs	r0, #54	; 0x36
 800131c:	f000 fa80 	bl	8001820 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001320:	2300      	movs	r3, #0
 8001322:	60fb      	str	r3, [r7, #12]
 8001324:	4b1e      	ldr	r3, [pc, #120]	; (80013a0 <HAL_InitTick+0xa0>)
 8001326:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001328:	4a1d      	ldr	r2, [pc, #116]	; (80013a0 <HAL_InitTick+0xa0>)
 800132a:	f043 0310 	orr.w	r3, r3, #16
 800132e:	6413      	str	r3, [r2, #64]	; 0x40
 8001330:	4b1b      	ldr	r3, [pc, #108]	; (80013a0 <HAL_InitTick+0xa0>)
 8001332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001334:	f003 0310 	and.w	r3, r3, #16
 8001338:	60fb      	str	r3, [r7, #12]
 800133a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800133c:	f107 0210 	add.w	r2, r7, #16
 8001340:	f107 0314 	add.w	r3, r7, #20
 8001344:	4611      	mov	r1, r2
 8001346:	4618      	mov	r0, r3
 8001348:	f001 f86c 	bl	8002424 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 800134c:	f001 f842 	bl	80023d4 <HAL_RCC_GetPCLK1Freq>
 8001350:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001352:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001354:	4a13      	ldr	r2, [pc, #76]	; (80013a4 <HAL_InitTick+0xa4>)
 8001356:	fba2 2303 	umull	r2, r3, r2, r3
 800135a:	0c9b      	lsrs	r3, r3, #18
 800135c:	3b01      	subs	r3, #1
 800135e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001360:	4b11      	ldr	r3, [pc, #68]	; (80013a8 <HAL_InitTick+0xa8>)
 8001362:	4a12      	ldr	r2, [pc, #72]	; (80013ac <HAL_InitTick+0xac>)
 8001364:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001366:	4b10      	ldr	r3, [pc, #64]	; (80013a8 <HAL_InitTick+0xa8>)
 8001368:	f240 32e7 	movw	r2, #999	; 0x3e7
 800136c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800136e:	4a0e      	ldr	r2, [pc, #56]	; (80013a8 <HAL_InitTick+0xa8>)
 8001370:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001372:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001374:	4b0c      	ldr	r3, [pc, #48]	; (80013a8 <HAL_InitTick+0xa8>)
 8001376:	2200      	movs	r2, #0
 8001378:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800137a:	4b0b      	ldr	r3, [pc, #44]	; (80013a8 <HAL_InitTick+0xa8>)
 800137c:	2200      	movs	r2, #0
 800137e:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001380:	4809      	ldr	r0, [pc, #36]	; (80013a8 <HAL_InitTick+0xa8>)
 8001382:	f001 f881 	bl	8002488 <HAL_TIM_Base_Init>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d104      	bne.n	8001396 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 800138c:	4806      	ldr	r0, [pc, #24]	; (80013a8 <HAL_InitTick+0xa8>)
 800138e:	f001 f8d5 	bl	800253c <HAL_TIM_Base_Start_IT>
 8001392:	4603      	mov	r3, r0
 8001394:	e000      	b.n	8001398 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8001396:	2301      	movs	r3, #1
}
 8001398:	4618      	mov	r0, r3
 800139a:	3730      	adds	r7, #48	; 0x30
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	40023800 	.word	0x40023800
 80013a4:	431bde83 	.word	0x431bde83
 80013a8:	200054c8 	.word	0x200054c8
 80013ac:	40001000 	.word	0x40001000

080013b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80013b4:	e7fe      	b.n	80013b4 <NMI_Handler+0x4>

080013b6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013b6:	b480      	push	{r7}
 80013b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013ba:	e7fe      	b.n	80013ba <HardFault_Handler+0x4>

080013bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013c0:	e7fe      	b.n	80013c0 <MemManage_Handler+0x4>

080013c2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013c2:	b480      	push	{r7}
 80013c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013c6:	e7fe      	b.n	80013c6 <BusFault_Handler+0x4>

080013c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013c8:	b480      	push	{r7}
 80013ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013cc:	e7fe      	b.n	80013cc <UsageFault_Handler+0x4>

080013ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013ce:	b480      	push	{r7}
 80013d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013d2:	bf00      	nop
 80013d4:	46bd      	mov	sp, r7
 80013d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013da:	4770      	bx	lr

080013dc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80013e0:	4802      	ldr	r0, [pc, #8]	; (80013ec <TIM6_DAC_IRQHandler+0x10>)
 80013e2:	f001 f91b 	bl	800261c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80013e6:	bf00      	nop
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	200054c8 	.word	0x200054c8

080013f0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80013f0:	b480      	push	{r7}
 80013f2:	af00      	add	r7, sp, #0
	return 1;
 80013f4:	2301      	movs	r3, #1
}
 80013f6:	4618      	mov	r0, r3
 80013f8:	46bd      	mov	sp, r7
 80013fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fe:	4770      	bx	lr

08001400 <_kill>:

int _kill(int pid, int sig)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b082      	sub	sp, #8
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
 8001408:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800140a:	f004 fbbf 	bl	8005b8c <__errno>
 800140e:	4603      	mov	r3, r0
 8001410:	2216      	movs	r2, #22
 8001412:	601a      	str	r2, [r3, #0]
	return -1;
 8001414:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001418:	4618      	mov	r0, r3
 800141a:	3708      	adds	r7, #8
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}

08001420 <_exit>:

void _exit (int status)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b082      	sub	sp, #8
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001428:	f04f 31ff 	mov.w	r1, #4294967295
 800142c:	6878      	ldr	r0, [r7, #4]
 800142e:	f7ff ffe7 	bl	8001400 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001432:	e7fe      	b.n	8001432 <_exit+0x12>

08001434 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b086      	sub	sp, #24
 8001438:	af00      	add	r7, sp, #0
 800143a:	60f8      	str	r0, [r7, #12]
 800143c:	60b9      	str	r1, [r7, #8]
 800143e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001440:	2300      	movs	r3, #0
 8001442:	617b      	str	r3, [r7, #20]
 8001444:	e00a      	b.n	800145c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001446:	f3af 8000 	nop.w
 800144a:	4601      	mov	r1, r0
 800144c:	68bb      	ldr	r3, [r7, #8]
 800144e:	1c5a      	adds	r2, r3, #1
 8001450:	60ba      	str	r2, [r7, #8]
 8001452:	b2ca      	uxtb	r2, r1
 8001454:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001456:	697b      	ldr	r3, [r7, #20]
 8001458:	3301      	adds	r3, #1
 800145a:	617b      	str	r3, [r7, #20]
 800145c:	697a      	ldr	r2, [r7, #20]
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	429a      	cmp	r2, r3
 8001462:	dbf0      	blt.n	8001446 <_read+0x12>
	}

return len;
 8001464:	687b      	ldr	r3, [r7, #4]
}
 8001466:	4618      	mov	r0, r3
 8001468:	3718      	adds	r7, #24
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}

0800146e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800146e:	b580      	push	{r7, lr}
 8001470:	b086      	sub	sp, #24
 8001472:	af00      	add	r7, sp, #0
 8001474:	60f8      	str	r0, [r7, #12]
 8001476:	60b9      	str	r1, [r7, #8]
 8001478:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800147a:	2300      	movs	r3, #0
 800147c:	617b      	str	r3, [r7, #20]
 800147e:	e009      	b.n	8001494 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001480:	68bb      	ldr	r3, [r7, #8]
 8001482:	1c5a      	adds	r2, r3, #1
 8001484:	60ba      	str	r2, [r7, #8]
 8001486:	781b      	ldrb	r3, [r3, #0]
 8001488:	4618      	mov	r0, r3
 800148a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800148e:	697b      	ldr	r3, [r7, #20]
 8001490:	3301      	adds	r3, #1
 8001492:	617b      	str	r3, [r7, #20]
 8001494:	697a      	ldr	r2, [r7, #20]
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	429a      	cmp	r2, r3
 800149a:	dbf1      	blt.n	8001480 <_write+0x12>
	}
	return len;
 800149c:	687b      	ldr	r3, [r7, #4]
}
 800149e:	4618      	mov	r0, r3
 80014a0:	3718      	adds	r7, #24
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}

080014a6 <_close>:

int _close(int file)
{
 80014a6:	b480      	push	{r7}
 80014a8:	b083      	sub	sp, #12
 80014aa:	af00      	add	r7, sp, #0
 80014ac:	6078      	str	r0, [r7, #4]
	return -1;
 80014ae:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014b2:	4618      	mov	r0, r3
 80014b4:	370c      	adds	r7, #12
 80014b6:	46bd      	mov	sp, r7
 80014b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014bc:	4770      	bx	lr

080014be <_fstat>:


int _fstat(int file, struct stat *st)
{
 80014be:	b480      	push	{r7}
 80014c0:	b083      	sub	sp, #12
 80014c2:	af00      	add	r7, sp, #0
 80014c4:	6078      	str	r0, [r7, #4]
 80014c6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80014ce:	605a      	str	r2, [r3, #4]
	return 0;
 80014d0:	2300      	movs	r3, #0
}
 80014d2:	4618      	mov	r0, r3
 80014d4:	370c      	adds	r7, #12
 80014d6:	46bd      	mov	sp, r7
 80014d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014dc:	4770      	bx	lr

080014de <_isatty>:

int _isatty(int file)
{
 80014de:	b480      	push	{r7}
 80014e0:	b083      	sub	sp, #12
 80014e2:	af00      	add	r7, sp, #0
 80014e4:	6078      	str	r0, [r7, #4]
	return 1;
 80014e6:	2301      	movs	r3, #1
}
 80014e8:	4618      	mov	r0, r3
 80014ea:	370c      	adds	r7, #12
 80014ec:	46bd      	mov	sp, r7
 80014ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f2:	4770      	bx	lr

080014f4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80014f4:	b480      	push	{r7}
 80014f6:	b085      	sub	sp, #20
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	60f8      	str	r0, [r7, #12]
 80014fc:	60b9      	str	r1, [r7, #8]
 80014fe:	607a      	str	r2, [r7, #4]
	return 0;
 8001500:	2300      	movs	r3, #0
}
 8001502:	4618      	mov	r0, r3
 8001504:	3714      	adds	r7, #20
 8001506:	46bd      	mov	sp, r7
 8001508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150c:	4770      	bx	lr
	...

08001510 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b086      	sub	sp, #24
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001518:	4a14      	ldr	r2, [pc, #80]	; (800156c <_sbrk+0x5c>)
 800151a:	4b15      	ldr	r3, [pc, #84]	; (8001570 <_sbrk+0x60>)
 800151c:	1ad3      	subs	r3, r2, r3
 800151e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001520:	697b      	ldr	r3, [r7, #20]
 8001522:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001524:	4b13      	ldr	r3, [pc, #76]	; (8001574 <_sbrk+0x64>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d102      	bne.n	8001532 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800152c:	4b11      	ldr	r3, [pc, #68]	; (8001574 <_sbrk+0x64>)
 800152e:	4a12      	ldr	r2, [pc, #72]	; (8001578 <_sbrk+0x68>)
 8001530:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001532:	4b10      	ldr	r3, [pc, #64]	; (8001574 <_sbrk+0x64>)
 8001534:	681a      	ldr	r2, [r3, #0]
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	4413      	add	r3, r2
 800153a:	693a      	ldr	r2, [r7, #16]
 800153c:	429a      	cmp	r2, r3
 800153e:	d207      	bcs.n	8001550 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001540:	f004 fb24 	bl	8005b8c <__errno>
 8001544:	4603      	mov	r3, r0
 8001546:	220c      	movs	r2, #12
 8001548:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800154a:	f04f 33ff 	mov.w	r3, #4294967295
 800154e:	e009      	b.n	8001564 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001550:	4b08      	ldr	r3, [pc, #32]	; (8001574 <_sbrk+0x64>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001556:	4b07      	ldr	r3, [pc, #28]	; (8001574 <_sbrk+0x64>)
 8001558:	681a      	ldr	r2, [r3, #0]
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	4413      	add	r3, r2
 800155e:	4a05      	ldr	r2, [pc, #20]	; (8001574 <_sbrk+0x64>)
 8001560:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001562:	68fb      	ldr	r3, [r7, #12]
}
 8001564:	4618      	mov	r0, r3
 8001566:	3718      	adds	r7, #24
 8001568:	46bd      	mov	sp, r7
 800156a:	bd80      	pop	{r7, pc}
 800156c:	20030000 	.word	0x20030000
 8001570:	00000400 	.word	0x00000400
 8001574:	20000200 	.word	0x20000200
 8001578:	20005568 	.word	0x20005568

0800157c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001580:	4b06      	ldr	r3, [pc, #24]	; (800159c <SystemInit+0x20>)
 8001582:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001586:	4a05      	ldr	r2, [pc, #20]	; (800159c <SystemInit+0x20>)
 8001588:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800158c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001590:	bf00      	nop
 8001592:	46bd      	mov	sp, r7
 8001594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001598:	4770      	bx	lr
 800159a:	bf00      	nop
 800159c:	e000ed00 	.word	0xe000ed00

080015a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80015a0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80015d8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80015a4:	480d      	ldr	r0, [pc, #52]	; (80015dc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80015a6:	490e      	ldr	r1, [pc, #56]	; (80015e0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80015a8:	4a0e      	ldr	r2, [pc, #56]	; (80015e4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80015aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015ac:	e002      	b.n	80015b4 <LoopCopyDataInit>

080015ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015b2:	3304      	adds	r3, #4

080015b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015b8:	d3f9      	bcc.n	80015ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015ba:	4a0b      	ldr	r2, [pc, #44]	; (80015e8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80015bc:	4c0b      	ldr	r4, [pc, #44]	; (80015ec <LoopFillZerobss+0x26>)
  movs r3, #0
 80015be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015c0:	e001      	b.n	80015c6 <LoopFillZerobss>

080015c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015c4:	3204      	adds	r2, #4

080015c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015c8:	d3fb      	bcc.n	80015c2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80015ca:	f7ff ffd7 	bl	800157c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80015ce:	f004 fbd9 	bl	8005d84 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80015d2:	f7ff fc85 	bl	8000ee0 <main>
  bx  lr    
 80015d6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80015d8:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80015dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015e0:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80015e4:	08008f6c 	.word	0x08008f6c
  ldr r2, =_sbss
 80015e8:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80015ec:	20005564 	.word	0x20005564

080015f0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80015f0:	e7fe      	b.n	80015f0 <ADC_IRQHandler>
	...

080015f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80015f8:	4b0e      	ldr	r3, [pc, #56]	; (8001634 <HAL_Init+0x40>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	4a0d      	ldr	r2, [pc, #52]	; (8001634 <HAL_Init+0x40>)
 80015fe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001602:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001604:	4b0b      	ldr	r3, [pc, #44]	; (8001634 <HAL_Init+0x40>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	4a0a      	ldr	r2, [pc, #40]	; (8001634 <HAL_Init+0x40>)
 800160a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800160e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001610:	4b08      	ldr	r3, [pc, #32]	; (8001634 <HAL_Init+0x40>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4a07      	ldr	r2, [pc, #28]	; (8001634 <HAL_Init+0x40>)
 8001616:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800161a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800161c:	2003      	movs	r0, #3
 800161e:	f000 f8d8 	bl	80017d2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001622:	200f      	movs	r0, #15
 8001624:	f7ff fe6c 	bl	8001300 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001628:	f7ff fdf6 	bl	8001218 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800162c:	2300      	movs	r3, #0
}
 800162e:	4618      	mov	r0, r3
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	40023c00 	.word	0x40023c00

08001638 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001638:	b480      	push	{r7}
 800163a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800163c:	4b06      	ldr	r3, [pc, #24]	; (8001658 <HAL_IncTick+0x20>)
 800163e:	781b      	ldrb	r3, [r3, #0]
 8001640:	461a      	mov	r2, r3
 8001642:	4b06      	ldr	r3, [pc, #24]	; (800165c <HAL_IncTick+0x24>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	4413      	add	r3, r2
 8001648:	4a04      	ldr	r2, [pc, #16]	; (800165c <HAL_IncTick+0x24>)
 800164a:	6013      	str	r3, [r2, #0]
}
 800164c:	bf00      	nop
 800164e:	46bd      	mov	sp, r7
 8001650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001654:	4770      	bx	lr
 8001656:	bf00      	nop
 8001658:	20000008 	.word	0x20000008
 800165c:	20005510 	.word	0x20005510

08001660 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001660:	b480      	push	{r7}
 8001662:	af00      	add	r7, sp, #0
  return uwTick;
 8001664:	4b03      	ldr	r3, [pc, #12]	; (8001674 <HAL_GetTick+0x14>)
 8001666:	681b      	ldr	r3, [r3, #0]
}
 8001668:	4618      	mov	r0, r3
 800166a:	46bd      	mov	sp, r7
 800166c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001670:	4770      	bx	lr
 8001672:	bf00      	nop
 8001674:	20005510 	.word	0x20005510

08001678 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001678:	b480      	push	{r7}
 800167a:	b085      	sub	sp, #20
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	f003 0307 	and.w	r3, r3, #7
 8001686:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001688:	4b0c      	ldr	r3, [pc, #48]	; (80016bc <__NVIC_SetPriorityGrouping+0x44>)
 800168a:	68db      	ldr	r3, [r3, #12]
 800168c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800168e:	68ba      	ldr	r2, [r7, #8]
 8001690:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001694:	4013      	ands	r3, r2
 8001696:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800169c:	68bb      	ldr	r3, [r7, #8]
 800169e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016a0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80016a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016aa:	4a04      	ldr	r2, [pc, #16]	; (80016bc <__NVIC_SetPriorityGrouping+0x44>)
 80016ac:	68bb      	ldr	r3, [r7, #8]
 80016ae:	60d3      	str	r3, [r2, #12]
}
 80016b0:	bf00      	nop
 80016b2:	3714      	adds	r7, #20
 80016b4:	46bd      	mov	sp, r7
 80016b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ba:	4770      	bx	lr
 80016bc:	e000ed00 	.word	0xe000ed00

080016c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016c0:	b480      	push	{r7}
 80016c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016c4:	4b04      	ldr	r3, [pc, #16]	; (80016d8 <__NVIC_GetPriorityGrouping+0x18>)
 80016c6:	68db      	ldr	r3, [r3, #12]
 80016c8:	0a1b      	lsrs	r3, r3, #8
 80016ca:	f003 0307 	and.w	r3, r3, #7
}
 80016ce:	4618      	mov	r0, r3
 80016d0:	46bd      	mov	sp, r7
 80016d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d6:	4770      	bx	lr
 80016d8:	e000ed00 	.word	0xe000ed00

080016dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016dc:	b480      	push	{r7}
 80016de:	b083      	sub	sp, #12
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	4603      	mov	r3, r0
 80016e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	db0b      	blt.n	8001706 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016ee:	79fb      	ldrb	r3, [r7, #7]
 80016f0:	f003 021f 	and.w	r2, r3, #31
 80016f4:	4907      	ldr	r1, [pc, #28]	; (8001714 <__NVIC_EnableIRQ+0x38>)
 80016f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016fa:	095b      	lsrs	r3, r3, #5
 80016fc:	2001      	movs	r0, #1
 80016fe:	fa00 f202 	lsl.w	r2, r0, r2
 8001702:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001706:	bf00      	nop
 8001708:	370c      	adds	r7, #12
 800170a:	46bd      	mov	sp, r7
 800170c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001710:	4770      	bx	lr
 8001712:	bf00      	nop
 8001714:	e000e100 	.word	0xe000e100

08001718 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001718:	b480      	push	{r7}
 800171a:	b083      	sub	sp, #12
 800171c:	af00      	add	r7, sp, #0
 800171e:	4603      	mov	r3, r0
 8001720:	6039      	str	r1, [r7, #0]
 8001722:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001724:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001728:	2b00      	cmp	r3, #0
 800172a:	db0a      	blt.n	8001742 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	b2da      	uxtb	r2, r3
 8001730:	490c      	ldr	r1, [pc, #48]	; (8001764 <__NVIC_SetPriority+0x4c>)
 8001732:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001736:	0112      	lsls	r2, r2, #4
 8001738:	b2d2      	uxtb	r2, r2
 800173a:	440b      	add	r3, r1
 800173c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001740:	e00a      	b.n	8001758 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	b2da      	uxtb	r2, r3
 8001746:	4908      	ldr	r1, [pc, #32]	; (8001768 <__NVIC_SetPriority+0x50>)
 8001748:	79fb      	ldrb	r3, [r7, #7]
 800174a:	f003 030f 	and.w	r3, r3, #15
 800174e:	3b04      	subs	r3, #4
 8001750:	0112      	lsls	r2, r2, #4
 8001752:	b2d2      	uxtb	r2, r2
 8001754:	440b      	add	r3, r1
 8001756:	761a      	strb	r2, [r3, #24]
}
 8001758:	bf00      	nop
 800175a:	370c      	adds	r7, #12
 800175c:	46bd      	mov	sp, r7
 800175e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001762:	4770      	bx	lr
 8001764:	e000e100 	.word	0xe000e100
 8001768:	e000ed00 	.word	0xe000ed00

0800176c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800176c:	b480      	push	{r7}
 800176e:	b089      	sub	sp, #36	; 0x24
 8001770:	af00      	add	r7, sp, #0
 8001772:	60f8      	str	r0, [r7, #12]
 8001774:	60b9      	str	r1, [r7, #8]
 8001776:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	f003 0307 	and.w	r3, r3, #7
 800177e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001780:	69fb      	ldr	r3, [r7, #28]
 8001782:	f1c3 0307 	rsb	r3, r3, #7
 8001786:	2b04      	cmp	r3, #4
 8001788:	bf28      	it	cs
 800178a:	2304      	movcs	r3, #4
 800178c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800178e:	69fb      	ldr	r3, [r7, #28]
 8001790:	3304      	adds	r3, #4
 8001792:	2b06      	cmp	r3, #6
 8001794:	d902      	bls.n	800179c <NVIC_EncodePriority+0x30>
 8001796:	69fb      	ldr	r3, [r7, #28]
 8001798:	3b03      	subs	r3, #3
 800179a:	e000      	b.n	800179e <NVIC_EncodePriority+0x32>
 800179c:	2300      	movs	r3, #0
 800179e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017a0:	f04f 32ff 	mov.w	r2, #4294967295
 80017a4:	69bb      	ldr	r3, [r7, #24]
 80017a6:	fa02 f303 	lsl.w	r3, r2, r3
 80017aa:	43da      	mvns	r2, r3
 80017ac:	68bb      	ldr	r3, [r7, #8]
 80017ae:	401a      	ands	r2, r3
 80017b0:	697b      	ldr	r3, [r7, #20]
 80017b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017b4:	f04f 31ff 	mov.w	r1, #4294967295
 80017b8:	697b      	ldr	r3, [r7, #20]
 80017ba:	fa01 f303 	lsl.w	r3, r1, r3
 80017be:	43d9      	mvns	r1, r3
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017c4:	4313      	orrs	r3, r2
         );
}
 80017c6:	4618      	mov	r0, r3
 80017c8:	3724      	adds	r7, #36	; 0x24
 80017ca:	46bd      	mov	sp, r7
 80017cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d0:	4770      	bx	lr

080017d2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017d2:	b580      	push	{r7, lr}
 80017d4:	b082      	sub	sp, #8
 80017d6:	af00      	add	r7, sp, #0
 80017d8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017da:	6878      	ldr	r0, [r7, #4]
 80017dc:	f7ff ff4c 	bl	8001678 <__NVIC_SetPriorityGrouping>
}
 80017e0:	bf00      	nop
 80017e2:	3708      	adds	r7, #8
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}

080017e8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b086      	sub	sp, #24
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	4603      	mov	r3, r0
 80017f0:	60b9      	str	r1, [r7, #8]
 80017f2:	607a      	str	r2, [r7, #4]
 80017f4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80017f6:	2300      	movs	r3, #0
 80017f8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80017fa:	f7ff ff61 	bl	80016c0 <__NVIC_GetPriorityGrouping>
 80017fe:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001800:	687a      	ldr	r2, [r7, #4]
 8001802:	68b9      	ldr	r1, [r7, #8]
 8001804:	6978      	ldr	r0, [r7, #20]
 8001806:	f7ff ffb1 	bl	800176c <NVIC_EncodePriority>
 800180a:	4602      	mov	r2, r0
 800180c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001810:	4611      	mov	r1, r2
 8001812:	4618      	mov	r0, r3
 8001814:	f7ff ff80 	bl	8001718 <__NVIC_SetPriority>
}
 8001818:	bf00      	nop
 800181a:	3718      	adds	r7, #24
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}

08001820 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b082      	sub	sp, #8
 8001824:	af00      	add	r7, sp, #0
 8001826:	4603      	mov	r3, r0
 8001828:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800182a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800182e:	4618      	mov	r0, r3
 8001830:	f7ff ff54 	bl	80016dc <__NVIC_EnableIRQ>
}
 8001834:	bf00      	nop
 8001836:	3708      	adds	r7, #8
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}

0800183c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800183c:	b480      	push	{r7}
 800183e:	b089      	sub	sp, #36	; 0x24
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
 8001844:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001846:	2300      	movs	r3, #0
 8001848:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800184a:	2300      	movs	r3, #0
 800184c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800184e:	2300      	movs	r3, #0
 8001850:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001852:	2300      	movs	r3, #0
 8001854:	61fb      	str	r3, [r7, #28]
 8001856:	e177      	b.n	8001b48 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001858:	2201      	movs	r2, #1
 800185a:	69fb      	ldr	r3, [r7, #28]
 800185c:	fa02 f303 	lsl.w	r3, r2, r3
 8001860:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	697a      	ldr	r2, [r7, #20]
 8001868:	4013      	ands	r3, r2
 800186a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800186c:	693a      	ldr	r2, [r7, #16]
 800186e:	697b      	ldr	r3, [r7, #20]
 8001870:	429a      	cmp	r2, r3
 8001872:	f040 8166 	bne.w	8001b42 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	f003 0303 	and.w	r3, r3, #3
 800187e:	2b01      	cmp	r3, #1
 8001880:	d005      	beq.n	800188e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800188a:	2b02      	cmp	r3, #2
 800188c:	d130      	bne.n	80018f0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	689b      	ldr	r3, [r3, #8]
 8001892:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001894:	69fb      	ldr	r3, [r7, #28]
 8001896:	005b      	lsls	r3, r3, #1
 8001898:	2203      	movs	r2, #3
 800189a:	fa02 f303 	lsl.w	r3, r2, r3
 800189e:	43db      	mvns	r3, r3
 80018a0:	69ba      	ldr	r2, [r7, #24]
 80018a2:	4013      	ands	r3, r2
 80018a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	68da      	ldr	r2, [r3, #12]
 80018aa:	69fb      	ldr	r3, [r7, #28]
 80018ac:	005b      	lsls	r3, r3, #1
 80018ae:	fa02 f303 	lsl.w	r3, r2, r3
 80018b2:	69ba      	ldr	r2, [r7, #24]
 80018b4:	4313      	orrs	r3, r2
 80018b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	69ba      	ldr	r2, [r7, #24]
 80018bc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80018c4:	2201      	movs	r2, #1
 80018c6:	69fb      	ldr	r3, [r7, #28]
 80018c8:	fa02 f303 	lsl.w	r3, r2, r3
 80018cc:	43db      	mvns	r3, r3
 80018ce:	69ba      	ldr	r2, [r7, #24]
 80018d0:	4013      	ands	r3, r2
 80018d2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	685b      	ldr	r3, [r3, #4]
 80018d8:	091b      	lsrs	r3, r3, #4
 80018da:	f003 0201 	and.w	r2, r3, #1
 80018de:	69fb      	ldr	r3, [r7, #28]
 80018e0:	fa02 f303 	lsl.w	r3, r2, r3
 80018e4:	69ba      	ldr	r2, [r7, #24]
 80018e6:	4313      	orrs	r3, r2
 80018e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	69ba      	ldr	r2, [r7, #24]
 80018ee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	f003 0303 	and.w	r3, r3, #3
 80018f8:	2b03      	cmp	r3, #3
 80018fa:	d017      	beq.n	800192c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	68db      	ldr	r3, [r3, #12]
 8001900:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001902:	69fb      	ldr	r3, [r7, #28]
 8001904:	005b      	lsls	r3, r3, #1
 8001906:	2203      	movs	r2, #3
 8001908:	fa02 f303 	lsl.w	r3, r2, r3
 800190c:	43db      	mvns	r3, r3
 800190e:	69ba      	ldr	r2, [r7, #24]
 8001910:	4013      	ands	r3, r2
 8001912:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	689a      	ldr	r2, [r3, #8]
 8001918:	69fb      	ldr	r3, [r7, #28]
 800191a:	005b      	lsls	r3, r3, #1
 800191c:	fa02 f303 	lsl.w	r3, r2, r3
 8001920:	69ba      	ldr	r2, [r7, #24]
 8001922:	4313      	orrs	r3, r2
 8001924:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	69ba      	ldr	r2, [r7, #24]
 800192a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	f003 0303 	and.w	r3, r3, #3
 8001934:	2b02      	cmp	r3, #2
 8001936:	d123      	bne.n	8001980 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001938:	69fb      	ldr	r3, [r7, #28]
 800193a:	08da      	lsrs	r2, r3, #3
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	3208      	adds	r2, #8
 8001940:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001944:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001946:	69fb      	ldr	r3, [r7, #28]
 8001948:	f003 0307 	and.w	r3, r3, #7
 800194c:	009b      	lsls	r3, r3, #2
 800194e:	220f      	movs	r2, #15
 8001950:	fa02 f303 	lsl.w	r3, r2, r3
 8001954:	43db      	mvns	r3, r3
 8001956:	69ba      	ldr	r2, [r7, #24]
 8001958:	4013      	ands	r3, r2
 800195a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	691a      	ldr	r2, [r3, #16]
 8001960:	69fb      	ldr	r3, [r7, #28]
 8001962:	f003 0307 	and.w	r3, r3, #7
 8001966:	009b      	lsls	r3, r3, #2
 8001968:	fa02 f303 	lsl.w	r3, r2, r3
 800196c:	69ba      	ldr	r2, [r7, #24]
 800196e:	4313      	orrs	r3, r2
 8001970:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001972:	69fb      	ldr	r3, [r7, #28]
 8001974:	08da      	lsrs	r2, r3, #3
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	3208      	adds	r2, #8
 800197a:	69b9      	ldr	r1, [r7, #24]
 800197c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001986:	69fb      	ldr	r3, [r7, #28]
 8001988:	005b      	lsls	r3, r3, #1
 800198a:	2203      	movs	r2, #3
 800198c:	fa02 f303 	lsl.w	r3, r2, r3
 8001990:	43db      	mvns	r3, r3
 8001992:	69ba      	ldr	r2, [r7, #24]
 8001994:	4013      	ands	r3, r2
 8001996:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	f003 0203 	and.w	r2, r3, #3
 80019a0:	69fb      	ldr	r3, [r7, #28]
 80019a2:	005b      	lsls	r3, r3, #1
 80019a4:	fa02 f303 	lsl.w	r3, r2, r3
 80019a8:	69ba      	ldr	r2, [r7, #24]
 80019aa:	4313      	orrs	r3, r2
 80019ac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	69ba      	ldr	r2, [r7, #24]
 80019b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	685b      	ldr	r3, [r3, #4]
 80019b8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80019bc:	2b00      	cmp	r3, #0
 80019be:	f000 80c0 	beq.w	8001b42 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019c2:	2300      	movs	r3, #0
 80019c4:	60fb      	str	r3, [r7, #12]
 80019c6:	4b66      	ldr	r3, [pc, #408]	; (8001b60 <HAL_GPIO_Init+0x324>)
 80019c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019ca:	4a65      	ldr	r2, [pc, #404]	; (8001b60 <HAL_GPIO_Init+0x324>)
 80019cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019d0:	6453      	str	r3, [r2, #68]	; 0x44
 80019d2:	4b63      	ldr	r3, [pc, #396]	; (8001b60 <HAL_GPIO_Init+0x324>)
 80019d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019da:	60fb      	str	r3, [r7, #12]
 80019dc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80019de:	4a61      	ldr	r2, [pc, #388]	; (8001b64 <HAL_GPIO_Init+0x328>)
 80019e0:	69fb      	ldr	r3, [r7, #28]
 80019e2:	089b      	lsrs	r3, r3, #2
 80019e4:	3302      	adds	r3, #2
 80019e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80019ec:	69fb      	ldr	r3, [r7, #28]
 80019ee:	f003 0303 	and.w	r3, r3, #3
 80019f2:	009b      	lsls	r3, r3, #2
 80019f4:	220f      	movs	r2, #15
 80019f6:	fa02 f303 	lsl.w	r3, r2, r3
 80019fa:	43db      	mvns	r3, r3
 80019fc:	69ba      	ldr	r2, [r7, #24]
 80019fe:	4013      	ands	r3, r2
 8001a00:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	4a58      	ldr	r2, [pc, #352]	; (8001b68 <HAL_GPIO_Init+0x32c>)
 8001a06:	4293      	cmp	r3, r2
 8001a08:	d037      	beq.n	8001a7a <HAL_GPIO_Init+0x23e>
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	4a57      	ldr	r2, [pc, #348]	; (8001b6c <HAL_GPIO_Init+0x330>)
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d031      	beq.n	8001a76 <HAL_GPIO_Init+0x23a>
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	4a56      	ldr	r2, [pc, #344]	; (8001b70 <HAL_GPIO_Init+0x334>)
 8001a16:	4293      	cmp	r3, r2
 8001a18:	d02b      	beq.n	8001a72 <HAL_GPIO_Init+0x236>
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	4a55      	ldr	r2, [pc, #340]	; (8001b74 <HAL_GPIO_Init+0x338>)
 8001a1e:	4293      	cmp	r3, r2
 8001a20:	d025      	beq.n	8001a6e <HAL_GPIO_Init+0x232>
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	4a54      	ldr	r2, [pc, #336]	; (8001b78 <HAL_GPIO_Init+0x33c>)
 8001a26:	4293      	cmp	r3, r2
 8001a28:	d01f      	beq.n	8001a6a <HAL_GPIO_Init+0x22e>
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	4a53      	ldr	r2, [pc, #332]	; (8001b7c <HAL_GPIO_Init+0x340>)
 8001a2e:	4293      	cmp	r3, r2
 8001a30:	d019      	beq.n	8001a66 <HAL_GPIO_Init+0x22a>
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	4a52      	ldr	r2, [pc, #328]	; (8001b80 <HAL_GPIO_Init+0x344>)
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d013      	beq.n	8001a62 <HAL_GPIO_Init+0x226>
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	4a51      	ldr	r2, [pc, #324]	; (8001b84 <HAL_GPIO_Init+0x348>)
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d00d      	beq.n	8001a5e <HAL_GPIO_Init+0x222>
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	4a50      	ldr	r2, [pc, #320]	; (8001b88 <HAL_GPIO_Init+0x34c>)
 8001a46:	4293      	cmp	r3, r2
 8001a48:	d007      	beq.n	8001a5a <HAL_GPIO_Init+0x21e>
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	4a4f      	ldr	r2, [pc, #316]	; (8001b8c <HAL_GPIO_Init+0x350>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d101      	bne.n	8001a56 <HAL_GPIO_Init+0x21a>
 8001a52:	2309      	movs	r3, #9
 8001a54:	e012      	b.n	8001a7c <HAL_GPIO_Init+0x240>
 8001a56:	230a      	movs	r3, #10
 8001a58:	e010      	b.n	8001a7c <HAL_GPIO_Init+0x240>
 8001a5a:	2308      	movs	r3, #8
 8001a5c:	e00e      	b.n	8001a7c <HAL_GPIO_Init+0x240>
 8001a5e:	2307      	movs	r3, #7
 8001a60:	e00c      	b.n	8001a7c <HAL_GPIO_Init+0x240>
 8001a62:	2306      	movs	r3, #6
 8001a64:	e00a      	b.n	8001a7c <HAL_GPIO_Init+0x240>
 8001a66:	2305      	movs	r3, #5
 8001a68:	e008      	b.n	8001a7c <HAL_GPIO_Init+0x240>
 8001a6a:	2304      	movs	r3, #4
 8001a6c:	e006      	b.n	8001a7c <HAL_GPIO_Init+0x240>
 8001a6e:	2303      	movs	r3, #3
 8001a70:	e004      	b.n	8001a7c <HAL_GPIO_Init+0x240>
 8001a72:	2302      	movs	r3, #2
 8001a74:	e002      	b.n	8001a7c <HAL_GPIO_Init+0x240>
 8001a76:	2301      	movs	r3, #1
 8001a78:	e000      	b.n	8001a7c <HAL_GPIO_Init+0x240>
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	69fa      	ldr	r2, [r7, #28]
 8001a7e:	f002 0203 	and.w	r2, r2, #3
 8001a82:	0092      	lsls	r2, r2, #2
 8001a84:	4093      	lsls	r3, r2
 8001a86:	69ba      	ldr	r2, [r7, #24]
 8001a88:	4313      	orrs	r3, r2
 8001a8a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a8c:	4935      	ldr	r1, [pc, #212]	; (8001b64 <HAL_GPIO_Init+0x328>)
 8001a8e:	69fb      	ldr	r3, [r7, #28]
 8001a90:	089b      	lsrs	r3, r3, #2
 8001a92:	3302      	adds	r3, #2
 8001a94:	69ba      	ldr	r2, [r7, #24]
 8001a96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a9a:	4b3d      	ldr	r3, [pc, #244]	; (8001b90 <HAL_GPIO_Init+0x354>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001aa0:	693b      	ldr	r3, [r7, #16]
 8001aa2:	43db      	mvns	r3, r3
 8001aa4:	69ba      	ldr	r2, [r7, #24]
 8001aa6:	4013      	ands	r3, r2
 8001aa8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	685b      	ldr	r3, [r3, #4]
 8001aae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d003      	beq.n	8001abe <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001ab6:	69ba      	ldr	r2, [r7, #24]
 8001ab8:	693b      	ldr	r3, [r7, #16]
 8001aba:	4313      	orrs	r3, r2
 8001abc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001abe:	4a34      	ldr	r2, [pc, #208]	; (8001b90 <HAL_GPIO_Init+0x354>)
 8001ac0:	69bb      	ldr	r3, [r7, #24]
 8001ac2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001ac4:	4b32      	ldr	r3, [pc, #200]	; (8001b90 <HAL_GPIO_Init+0x354>)
 8001ac6:	685b      	ldr	r3, [r3, #4]
 8001ac8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001aca:	693b      	ldr	r3, [r7, #16]
 8001acc:	43db      	mvns	r3, r3
 8001ace:	69ba      	ldr	r2, [r7, #24]
 8001ad0:	4013      	ands	r3, r2
 8001ad2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	685b      	ldr	r3, [r3, #4]
 8001ad8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d003      	beq.n	8001ae8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001ae0:	69ba      	ldr	r2, [r7, #24]
 8001ae2:	693b      	ldr	r3, [r7, #16]
 8001ae4:	4313      	orrs	r3, r2
 8001ae6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001ae8:	4a29      	ldr	r2, [pc, #164]	; (8001b90 <HAL_GPIO_Init+0x354>)
 8001aea:	69bb      	ldr	r3, [r7, #24]
 8001aec:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001aee:	4b28      	ldr	r3, [pc, #160]	; (8001b90 <HAL_GPIO_Init+0x354>)
 8001af0:	689b      	ldr	r3, [r3, #8]
 8001af2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001af4:	693b      	ldr	r3, [r7, #16]
 8001af6:	43db      	mvns	r3, r3
 8001af8:	69ba      	ldr	r2, [r7, #24]
 8001afa:	4013      	ands	r3, r2
 8001afc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d003      	beq.n	8001b12 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001b0a:	69ba      	ldr	r2, [r7, #24]
 8001b0c:	693b      	ldr	r3, [r7, #16]
 8001b0e:	4313      	orrs	r3, r2
 8001b10:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001b12:	4a1f      	ldr	r2, [pc, #124]	; (8001b90 <HAL_GPIO_Init+0x354>)
 8001b14:	69bb      	ldr	r3, [r7, #24]
 8001b16:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b18:	4b1d      	ldr	r3, [pc, #116]	; (8001b90 <HAL_GPIO_Init+0x354>)
 8001b1a:	68db      	ldr	r3, [r3, #12]
 8001b1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b1e:	693b      	ldr	r3, [r7, #16]
 8001b20:	43db      	mvns	r3, r3
 8001b22:	69ba      	ldr	r2, [r7, #24]
 8001b24:	4013      	ands	r3, r2
 8001b26:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d003      	beq.n	8001b3c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001b34:	69ba      	ldr	r2, [r7, #24]
 8001b36:	693b      	ldr	r3, [r7, #16]
 8001b38:	4313      	orrs	r3, r2
 8001b3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001b3c:	4a14      	ldr	r2, [pc, #80]	; (8001b90 <HAL_GPIO_Init+0x354>)
 8001b3e:	69bb      	ldr	r3, [r7, #24]
 8001b40:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b42:	69fb      	ldr	r3, [r7, #28]
 8001b44:	3301      	adds	r3, #1
 8001b46:	61fb      	str	r3, [r7, #28]
 8001b48:	69fb      	ldr	r3, [r7, #28]
 8001b4a:	2b0f      	cmp	r3, #15
 8001b4c:	f67f ae84 	bls.w	8001858 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001b50:	bf00      	nop
 8001b52:	bf00      	nop
 8001b54:	3724      	adds	r7, #36	; 0x24
 8001b56:	46bd      	mov	sp, r7
 8001b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5c:	4770      	bx	lr
 8001b5e:	bf00      	nop
 8001b60:	40023800 	.word	0x40023800
 8001b64:	40013800 	.word	0x40013800
 8001b68:	40020000 	.word	0x40020000
 8001b6c:	40020400 	.word	0x40020400
 8001b70:	40020800 	.word	0x40020800
 8001b74:	40020c00 	.word	0x40020c00
 8001b78:	40021000 	.word	0x40021000
 8001b7c:	40021400 	.word	0x40021400
 8001b80:	40021800 	.word	0x40021800
 8001b84:	40021c00 	.word	0x40021c00
 8001b88:	40022000 	.word	0x40022000
 8001b8c:	40022400 	.word	0x40022400
 8001b90:	40013c00 	.word	0x40013c00

08001b94 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b086      	sub	sp, #24
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d101      	bne.n	8001ba6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	e264      	b.n	8002070 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f003 0301 	and.w	r3, r3, #1
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d075      	beq.n	8001c9e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001bb2:	4ba3      	ldr	r3, [pc, #652]	; (8001e40 <HAL_RCC_OscConfig+0x2ac>)
 8001bb4:	689b      	ldr	r3, [r3, #8]
 8001bb6:	f003 030c 	and.w	r3, r3, #12
 8001bba:	2b04      	cmp	r3, #4
 8001bbc:	d00c      	beq.n	8001bd8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001bbe:	4ba0      	ldr	r3, [pc, #640]	; (8001e40 <HAL_RCC_OscConfig+0x2ac>)
 8001bc0:	689b      	ldr	r3, [r3, #8]
 8001bc2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001bc6:	2b08      	cmp	r3, #8
 8001bc8:	d112      	bne.n	8001bf0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001bca:	4b9d      	ldr	r3, [pc, #628]	; (8001e40 <HAL_RCC_OscConfig+0x2ac>)
 8001bcc:	685b      	ldr	r3, [r3, #4]
 8001bce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001bd2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001bd6:	d10b      	bne.n	8001bf0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bd8:	4b99      	ldr	r3, [pc, #612]	; (8001e40 <HAL_RCC_OscConfig+0x2ac>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d05b      	beq.n	8001c9c <HAL_RCC_OscConfig+0x108>
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d157      	bne.n	8001c9c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001bec:	2301      	movs	r3, #1
 8001bee:	e23f      	b.n	8002070 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001bf8:	d106      	bne.n	8001c08 <HAL_RCC_OscConfig+0x74>
 8001bfa:	4b91      	ldr	r3, [pc, #580]	; (8001e40 <HAL_RCC_OscConfig+0x2ac>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	4a90      	ldr	r2, [pc, #576]	; (8001e40 <HAL_RCC_OscConfig+0x2ac>)
 8001c00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c04:	6013      	str	r3, [r2, #0]
 8001c06:	e01d      	b.n	8001c44 <HAL_RCC_OscConfig+0xb0>
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001c10:	d10c      	bne.n	8001c2c <HAL_RCC_OscConfig+0x98>
 8001c12:	4b8b      	ldr	r3, [pc, #556]	; (8001e40 <HAL_RCC_OscConfig+0x2ac>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	4a8a      	ldr	r2, [pc, #552]	; (8001e40 <HAL_RCC_OscConfig+0x2ac>)
 8001c18:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c1c:	6013      	str	r3, [r2, #0]
 8001c1e:	4b88      	ldr	r3, [pc, #544]	; (8001e40 <HAL_RCC_OscConfig+0x2ac>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	4a87      	ldr	r2, [pc, #540]	; (8001e40 <HAL_RCC_OscConfig+0x2ac>)
 8001c24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c28:	6013      	str	r3, [r2, #0]
 8001c2a:	e00b      	b.n	8001c44 <HAL_RCC_OscConfig+0xb0>
 8001c2c:	4b84      	ldr	r3, [pc, #528]	; (8001e40 <HAL_RCC_OscConfig+0x2ac>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4a83      	ldr	r2, [pc, #524]	; (8001e40 <HAL_RCC_OscConfig+0x2ac>)
 8001c32:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c36:	6013      	str	r3, [r2, #0]
 8001c38:	4b81      	ldr	r3, [pc, #516]	; (8001e40 <HAL_RCC_OscConfig+0x2ac>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	4a80      	ldr	r2, [pc, #512]	; (8001e40 <HAL_RCC_OscConfig+0x2ac>)
 8001c3e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c42:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	685b      	ldr	r3, [r3, #4]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d013      	beq.n	8001c74 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c4c:	f7ff fd08 	bl	8001660 <HAL_GetTick>
 8001c50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c52:	e008      	b.n	8001c66 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c54:	f7ff fd04 	bl	8001660 <HAL_GetTick>
 8001c58:	4602      	mov	r2, r0
 8001c5a:	693b      	ldr	r3, [r7, #16]
 8001c5c:	1ad3      	subs	r3, r2, r3
 8001c5e:	2b64      	cmp	r3, #100	; 0x64
 8001c60:	d901      	bls.n	8001c66 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001c62:	2303      	movs	r3, #3
 8001c64:	e204      	b.n	8002070 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c66:	4b76      	ldr	r3, [pc, #472]	; (8001e40 <HAL_RCC_OscConfig+0x2ac>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d0f0      	beq.n	8001c54 <HAL_RCC_OscConfig+0xc0>
 8001c72:	e014      	b.n	8001c9e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c74:	f7ff fcf4 	bl	8001660 <HAL_GetTick>
 8001c78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c7a:	e008      	b.n	8001c8e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c7c:	f7ff fcf0 	bl	8001660 <HAL_GetTick>
 8001c80:	4602      	mov	r2, r0
 8001c82:	693b      	ldr	r3, [r7, #16]
 8001c84:	1ad3      	subs	r3, r2, r3
 8001c86:	2b64      	cmp	r3, #100	; 0x64
 8001c88:	d901      	bls.n	8001c8e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001c8a:	2303      	movs	r3, #3
 8001c8c:	e1f0      	b.n	8002070 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c8e:	4b6c      	ldr	r3, [pc, #432]	; (8001e40 <HAL_RCC_OscConfig+0x2ac>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d1f0      	bne.n	8001c7c <HAL_RCC_OscConfig+0xe8>
 8001c9a:	e000      	b.n	8001c9e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c9c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f003 0302 	and.w	r3, r3, #2
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d063      	beq.n	8001d72 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001caa:	4b65      	ldr	r3, [pc, #404]	; (8001e40 <HAL_RCC_OscConfig+0x2ac>)
 8001cac:	689b      	ldr	r3, [r3, #8]
 8001cae:	f003 030c 	and.w	r3, r3, #12
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d00b      	beq.n	8001cce <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001cb6:	4b62      	ldr	r3, [pc, #392]	; (8001e40 <HAL_RCC_OscConfig+0x2ac>)
 8001cb8:	689b      	ldr	r3, [r3, #8]
 8001cba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001cbe:	2b08      	cmp	r3, #8
 8001cc0:	d11c      	bne.n	8001cfc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001cc2:	4b5f      	ldr	r3, [pc, #380]	; (8001e40 <HAL_RCC_OscConfig+0x2ac>)
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d116      	bne.n	8001cfc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cce:	4b5c      	ldr	r3, [pc, #368]	; (8001e40 <HAL_RCC_OscConfig+0x2ac>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f003 0302 	and.w	r3, r3, #2
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d005      	beq.n	8001ce6 <HAL_RCC_OscConfig+0x152>
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	68db      	ldr	r3, [r3, #12]
 8001cde:	2b01      	cmp	r3, #1
 8001ce0:	d001      	beq.n	8001ce6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	e1c4      	b.n	8002070 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ce6:	4b56      	ldr	r3, [pc, #344]	; (8001e40 <HAL_RCC_OscConfig+0x2ac>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	691b      	ldr	r3, [r3, #16]
 8001cf2:	00db      	lsls	r3, r3, #3
 8001cf4:	4952      	ldr	r1, [pc, #328]	; (8001e40 <HAL_RCC_OscConfig+0x2ac>)
 8001cf6:	4313      	orrs	r3, r2
 8001cf8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cfa:	e03a      	b.n	8001d72 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	68db      	ldr	r3, [r3, #12]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d020      	beq.n	8001d46 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d04:	4b4f      	ldr	r3, [pc, #316]	; (8001e44 <HAL_RCC_OscConfig+0x2b0>)
 8001d06:	2201      	movs	r2, #1
 8001d08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d0a:	f7ff fca9 	bl	8001660 <HAL_GetTick>
 8001d0e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d10:	e008      	b.n	8001d24 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d12:	f7ff fca5 	bl	8001660 <HAL_GetTick>
 8001d16:	4602      	mov	r2, r0
 8001d18:	693b      	ldr	r3, [r7, #16]
 8001d1a:	1ad3      	subs	r3, r2, r3
 8001d1c:	2b02      	cmp	r3, #2
 8001d1e:	d901      	bls.n	8001d24 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001d20:	2303      	movs	r3, #3
 8001d22:	e1a5      	b.n	8002070 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d24:	4b46      	ldr	r3, [pc, #280]	; (8001e40 <HAL_RCC_OscConfig+0x2ac>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f003 0302 	and.w	r3, r3, #2
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d0f0      	beq.n	8001d12 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d30:	4b43      	ldr	r3, [pc, #268]	; (8001e40 <HAL_RCC_OscConfig+0x2ac>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	691b      	ldr	r3, [r3, #16]
 8001d3c:	00db      	lsls	r3, r3, #3
 8001d3e:	4940      	ldr	r1, [pc, #256]	; (8001e40 <HAL_RCC_OscConfig+0x2ac>)
 8001d40:	4313      	orrs	r3, r2
 8001d42:	600b      	str	r3, [r1, #0]
 8001d44:	e015      	b.n	8001d72 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d46:	4b3f      	ldr	r3, [pc, #252]	; (8001e44 <HAL_RCC_OscConfig+0x2b0>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d4c:	f7ff fc88 	bl	8001660 <HAL_GetTick>
 8001d50:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d52:	e008      	b.n	8001d66 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d54:	f7ff fc84 	bl	8001660 <HAL_GetTick>
 8001d58:	4602      	mov	r2, r0
 8001d5a:	693b      	ldr	r3, [r7, #16]
 8001d5c:	1ad3      	subs	r3, r2, r3
 8001d5e:	2b02      	cmp	r3, #2
 8001d60:	d901      	bls.n	8001d66 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001d62:	2303      	movs	r3, #3
 8001d64:	e184      	b.n	8002070 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d66:	4b36      	ldr	r3, [pc, #216]	; (8001e40 <HAL_RCC_OscConfig+0x2ac>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f003 0302 	and.w	r3, r3, #2
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d1f0      	bne.n	8001d54 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f003 0308 	and.w	r3, r3, #8
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d030      	beq.n	8001de0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	695b      	ldr	r3, [r3, #20]
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d016      	beq.n	8001db4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d86:	4b30      	ldr	r3, [pc, #192]	; (8001e48 <HAL_RCC_OscConfig+0x2b4>)
 8001d88:	2201      	movs	r2, #1
 8001d8a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d8c:	f7ff fc68 	bl	8001660 <HAL_GetTick>
 8001d90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d92:	e008      	b.n	8001da6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d94:	f7ff fc64 	bl	8001660 <HAL_GetTick>
 8001d98:	4602      	mov	r2, r0
 8001d9a:	693b      	ldr	r3, [r7, #16]
 8001d9c:	1ad3      	subs	r3, r2, r3
 8001d9e:	2b02      	cmp	r3, #2
 8001da0:	d901      	bls.n	8001da6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001da2:	2303      	movs	r3, #3
 8001da4:	e164      	b.n	8002070 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001da6:	4b26      	ldr	r3, [pc, #152]	; (8001e40 <HAL_RCC_OscConfig+0x2ac>)
 8001da8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001daa:	f003 0302 	and.w	r3, r3, #2
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d0f0      	beq.n	8001d94 <HAL_RCC_OscConfig+0x200>
 8001db2:	e015      	b.n	8001de0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001db4:	4b24      	ldr	r3, [pc, #144]	; (8001e48 <HAL_RCC_OscConfig+0x2b4>)
 8001db6:	2200      	movs	r2, #0
 8001db8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dba:	f7ff fc51 	bl	8001660 <HAL_GetTick>
 8001dbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001dc0:	e008      	b.n	8001dd4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001dc2:	f7ff fc4d 	bl	8001660 <HAL_GetTick>
 8001dc6:	4602      	mov	r2, r0
 8001dc8:	693b      	ldr	r3, [r7, #16]
 8001dca:	1ad3      	subs	r3, r2, r3
 8001dcc:	2b02      	cmp	r3, #2
 8001dce:	d901      	bls.n	8001dd4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001dd0:	2303      	movs	r3, #3
 8001dd2:	e14d      	b.n	8002070 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001dd4:	4b1a      	ldr	r3, [pc, #104]	; (8001e40 <HAL_RCC_OscConfig+0x2ac>)
 8001dd6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001dd8:	f003 0302 	and.w	r3, r3, #2
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d1f0      	bne.n	8001dc2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f003 0304 	and.w	r3, r3, #4
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	f000 80a0 	beq.w	8001f2e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001dee:	2300      	movs	r3, #0
 8001df0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001df2:	4b13      	ldr	r3, [pc, #76]	; (8001e40 <HAL_RCC_OscConfig+0x2ac>)
 8001df4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001df6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d10f      	bne.n	8001e1e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001dfe:	2300      	movs	r3, #0
 8001e00:	60bb      	str	r3, [r7, #8]
 8001e02:	4b0f      	ldr	r3, [pc, #60]	; (8001e40 <HAL_RCC_OscConfig+0x2ac>)
 8001e04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e06:	4a0e      	ldr	r2, [pc, #56]	; (8001e40 <HAL_RCC_OscConfig+0x2ac>)
 8001e08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e0c:	6413      	str	r3, [r2, #64]	; 0x40
 8001e0e:	4b0c      	ldr	r3, [pc, #48]	; (8001e40 <HAL_RCC_OscConfig+0x2ac>)
 8001e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e16:	60bb      	str	r3, [r7, #8]
 8001e18:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e1e:	4b0b      	ldr	r3, [pc, #44]	; (8001e4c <HAL_RCC_OscConfig+0x2b8>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d121      	bne.n	8001e6e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e2a:	4b08      	ldr	r3, [pc, #32]	; (8001e4c <HAL_RCC_OscConfig+0x2b8>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4a07      	ldr	r2, [pc, #28]	; (8001e4c <HAL_RCC_OscConfig+0x2b8>)
 8001e30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e34:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e36:	f7ff fc13 	bl	8001660 <HAL_GetTick>
 8001e3a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e3c:	e011      	b.n	8001e62 <HAL_RCC_OscConfig+0x2ce>
 8001e3e:	bf00      	nop
 8001e40:	40023800 	.word	0x40023800
 8001e44:	42470000 	.word	0x42470000
 8001e48:	42470e80 	.word	0x42470e80
 8001e4c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e50:	f7ff fc06 	bl	8001660 <HAL_GetTick>
 8001e54:	4602      	mov	r2, r0
 8001e56:	693b      	ldr	r3, [r7, #16]
 8001e58:	1ad3      	subs	r3, r2, r3
 8001e5a:	2b02      	cmp	r3, #2
 8001e5c:	d901      	bls.n	8001e62 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001e5e:	2303      	movs	r3, #3
 8001e60:	e106      	b.n	8002070 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e62:	4b85      	ldr	r3, [pc, #532]	; (8002078 <HAL_RCC_OscConfig+0x4e4>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d0f0      	beq.n	8001e50 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	689b      	ldr	r3, [r3, #8]
 8001e72:	2b01      	cmp	r3, #1
 8001e74:	d106      	bne.n	8001e84 <HAL_RCC_OscConfig+0x2f0>
 8001e76:	4b81      	ldr	r3, [pc, #516]	; (800207c <HAL_RCC_OscConfig+0x4e8>)
 8001e78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e7a:	4a80      	ldr	r2, [pc, #512]	; (800207c <HAL_RCC_OscConfig+0x4e8>)
 8001e7c:	f043 0301 	orr.w	r3, r3, #1
 8001e80:	6713      	str	r3, [r2, #112]	; 0x70
 8001e82:	e01c      	b.n	8001ebe <HAL_RCC_OscConfig+0x32a>
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	689b      	ldr	r3, [r3, #8]
 8001e88:	2b05      	cmp	r3, #5
 8001e8a:	d10c      	bne.n	8001ea6 <HAL_RCC_OscConfig+0x312>
 8001e8c:	4b7b      	ldr	r3, [pc, #492]	; (800207c <HAL_RCC_OscConfig+0x4e8>)
 8001e8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e90:	4a7a      	ldr	r2, [pc, #488]	; (800207c <HAL_RCC_OscConfig+0x4e8>)
 8001e92:	f043 0304 	orr.w	r3, r3, #4
 8001e96:	6713      	str	r3, [r2, #112]	; 0x70
 8001e98:	4b78      	ldr	r3, [pc, #480]	; (800207c <HAL_RCC_OscConfig+0x4e8>)
 8001e9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e9c:	4a77      	ldr	r2, [pc, #476]	; (800207c <HAL_RCC_OscConfig+0x4e8>)
 8001e9e:	f043 0301 	orr.w	r3, r3, #1
 8001ea2:	6713      	str	r3, [r2, #112]	; 0x70
 8001ea4:	e00b      	b.n	8001ebe <HAL_RCC_OscConfig+0x32a>
 8001ea6:	4b75      	ldr	r3, [pc, #468]	; (800207c <HAL_RCC_OscConfig+0x4e8>)
 8001ea8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001eaa:	4a74      	ldr	r2, [pc, #464]	; (800207c <HAL_RCC_OscConfig+0x4e8>)
 8001eac:	f023 0301 	bic.w	r3, r3, #1
 8001eb0:	6713      	str	r3, [r2, #112]	; 0x70
 8001eb2:	4b72      	ldr	r3, [pc, #456]	; (800207c <HAL_RCC_OscConfig+0x4e8>)
 8001eb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001eb6:	4a71      	ldr	r2, [pc, #452]	; (800207c <HAL_RCC_OscConfig+0x4e8>)
 8001eb8:	f023 0304 	bic.w	r3, r3, #4
 8001ebc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	689b      	ldr	r3, [r3, #8]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d015      	beq.n	8001ef2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ec6:	f7ff fbcb 	bl	8001660 <HAL_GetTick>
 8001eca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ecc:	e00a      	b.n	8001ee4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ece:	f7ff fbc7 	bl	8001660 <HAL_GetTick>
 8001ed2:	4602      	mov	r2, r0
 8001ed4:	693b      	ldr	r3, [r7, #16]
 8001ed6:	1ad3      	subs	r3, r2, r3
 8001ed8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001edc:	4293      	cmp	r3, r2
 8001ede:	d901      	bls.n	8001ee4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001ee0:	2303      	movs	r3, #3
 8001ee2:	e0c5      	b.n	8002070 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ee4:	4b65      	ldr	r3, [pc, #404]	; (800207c <HAL_RCC_OscConfig+0x4e8>)
 8001ee6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ee8:	f003 0302 	and.w	r3, r3, #2
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d0ee      	beq.n	8001ece <HAL_RCC_OscConfig+0x33a>
 8001ef0:	e014      	b.n	8001f1c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ef2:	f7ff fbb5 	bl	8001660 <HAL_GetTick>
 8001ef6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ef8:	e00a      	b.n	8001f10 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001efa:	f7ff fbb1 	bl	8001660 <HAL_GetTick>
 8001efe:	4602      	mov	r2, r0
 8001f00:	693b      	ldr	r3, [r7, #16]
 8001f02:	1ad3      	subs	r3, r2, r3
 8001f04:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d901      	bls.n	8001f10 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001f0c:	2303      	movs	r3, #3
 8001f0e:	e0af      	b.n	8002070 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f10:	4b5a      	ldr	r3, [pc, #360]	; (800207c <HAL_RCC_OscConfig+0x4e8>)
 8001f12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f14:	f003 0302 	and.w	r3, r3, #2
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d1ee      	bne.n	8001efa <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001f1c:	7dfb      	ldrb	r3, [r7, #23]
 8001f1e:	2b01      	cmp	r3, #1
 8001f20:	d105      	bne.n	8001f2e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f22:	4b56      	ldr	r3, [pc, #344]	; (800207c <HAL_RCC_OscConfig+0x4e8>)
 8001f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f26:	4a55      	ldr	r2, [pc, #340]	; (800207c <HAL_RCC_OscConfig+0x4e8>)
 8001f28:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f2c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	699b      	ldr	r3, [r3, #24]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	f000 809b 	beq.w	800206e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001f38:	4b50      	ldr	r3, [pc, #320]	; (800207c <HAL_RCC_OscConfig+0x4e8>)
 8001f3a:	689b      	ldr	r3, [r3, #8]
 8001f3c:	f003 030c 	and.w	r3, r3, #12
 8001f40:	2b08      	cmp	r3, #8
 8001f42:	d05c      	beq.n	8001ffe <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	699b      	ldr	r3, [r3, #24]
 8001f48:	2b02      	cmp	r3, #2
 8001f4a:	d141      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f4c:	4b4c      	ldr	r3, [pc, #304]	; (8002080 <HAL_RCC_OscConfig+0x4ec>)
 8001f4e:	2200      	movs	r2, #0
 8001f50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f52:	f7ff fb85 	bl	8001660 <HAL_GetTick>
 8001f56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f58:	e008      	b.n	8001f6c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f5a:	f7ff fb81 	bl	8001660 <HAL_GetTick>
 8001f5e:	4602      	mov	r2, r0
 8001f60:	693b      	ldr	r3, [r7, #16]
 8001f62:	1ad3      	subs	r3, r2, r3
 8001f64:	2b02      	cmp	r3, #2
 8001f66:	d901      	bls.n	8001f6c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001f68:	2303      	movs	r3, #3
 8001f6a:	e081      	b.n	8002070 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f6c:	4b43      	ldr	r3, [pc, #268]	; (800207c <HAL_RCC_OscConfig+0x4e8>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d1f0      	bne.n	8001f5a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	69da      	ldr	r2, [r3, #28]
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6a1b      	ldr	r3, [r3, #32]
 8001f80:	431a      	orrs	r2, r3
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f86:	019b      	lsls	r3, r3, #6
 8001f88:	431a      	orrs	r2, r3
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f8e:	085b      	lsrs	r3, r3, #1
 8001f90:	3b01      	subs	r3, #1
 8001f92:	041b      	lsls	r3, r3, #16
 8001f94:	431a      	orrs	r2, r3
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f9a:	061b      	lsls	r3, r3, #24
 8001f9c:	4937      	ldr	r1, [pc, #220]	; (800207c <HAL_RCC_OscConfig+0x4e8>)
 8001f9e:	4313      	orrs	r3, r2
 8001fa0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001fa2:	4b37      	ldr	r3, [pc, #220]	; (8002080 <HAL_RCC_OscConfig+0x4ec>)
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fa8:	f7ff fb5a 	bl	8001660 <HAL_GetTick>
 8001fac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fae:	e008      	b.n	8001fc2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fb0:	f7ff fb56 	bl	8001660 <HAL_GetTick>
 8001fb4:	4602      	mov	r2, r0
 8001fb6:	693b      	ldr	r3, [r7, #16]
 8001fb8:	1ad3      	subs	r3, r2, r3
 8001fba:	2b02      	cmp	r3, #2
 8001fbc:	d901      	bls.n	8001fc2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001fbe:	2303      	movs	r3, #3
 8001fc0:	e056      	b.n	8002070 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fc2:	4b2e      	ldr	r3, [pc, #184]	; (800207c <HAL_RCC_OscConfig+0x4e8>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d0f0      	beq.n	8001fb0 <HAL_RCC_OscConfig+0x41c>
 8001fce:	e04e      	b.n	800206e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fd0:	4b2b      	ldr	r3, [pc, #172]	; (8002080 <HAL_RCC_OscConfig+0x4ec>)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fd6:	f7ff fb43 	bl	8001660 <HAL_GetTick>
 8001fda:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fdc:	e008      	b.n	8001ff0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fde:	f7ff fb3f 	bl	8001660 <HAL_GetTick>
 8001fe2:	4602      	mov	r2, r0
 8001fe4:	693b      	ldr	r3, [r7, #16]
 8001fe6:	1ad3      	subs	r3, r2, r3
 8001fe8:	2b02      	cmp	r3, #2
 8001fea:	d901      	bls.n	8001ff0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001fec:	2303      	movs	r3, #3
 8001fee:	e03f      	b.n	8002070 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ff0:	4b22      	ldr	r3, [pc, #136]	; (800207c <HAL_RCC_OscConfig+0x4e8>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d1f0      	bne.n	8001fde <HAL_RCC_OscConfig+0x44a>
 8001ffc:	e037      	b.n	800206e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	699b      	ldr	r3, [r3, #24]
 8002002:	2b01      	cmp	r3, #1
 8002004:	d101      	bne.n	800200a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002006:	2301      	movs	r3, #1
 8002008:	e032      	b.n	8002070 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800200a:	4b1c      	ldr	r3, [pc, #112]	; (800207c <HAL_RCC_OscConfig+0x4e8>)
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	699b      	ldr	r3, [r3, #24]
 8002014:	2b01      	cmp	r3, #1
 8002016:	d028      	beq.n	800206a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002022:	429a      	cmp	r2, r3
 8002024:	d121      	bne.n	800206a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002030:	429a      	cmp	r2, r3
 8002032:	d11a      	bne.n	800206a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002034:	68fa      	ldr	r2, [r7, #12]
 8002036:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800203a:	4013      	ands	r3, r2
 800203c:	687a      	ldr	r2, [r7, #4]
 800203e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002040:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002042:	4293      	cmp	r3, r2
 8002044:	d111      	bne.n	800206a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002050:	085b      	lsrs	r3, r3, #1
 8002052:	3b01      	subs	r3, #1
 8002054:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002056:	429a      	cmp	r2, r3
 8002058:	d107      	bne.n	800206a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002064:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002066:	429a      	cmp	r2, r3
 8002068:	d001      	beq.n	800206e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800206a:	2301      	movs	r3, #1
 800206c:	e000      	b.n	8002070 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800206e:	2300      	movs	r3, #0
}
 8002070:	4618      	mov	r0, r3
 8002072:	3718      	adds	r7, #24
 8002074:	46bd      	mov	sp, r7
 8002076:	bd80      	pop	{r7, pc}
 8002078:	40007000 	.word	0x40007000
 800207c:	40023800 	.word	0x40023800
 8002080:	42470060 	.word	0x42470060

08002084 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b084      	sub	sp, #16
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
 800208c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	2b00      	cmp	r3, #0
 8002092:	d101      	bne.n	8002098 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002094:	2301      	movs	r3, #1
 8002096:	e0cc      	b.n	8002232 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002098:	4b68      	ldr	r3, [pc, #416]	; (800223c <HAL_RCC_ClockConfig+0x1b8>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f003 030f 	and.w	r3, r3, #15
 80020a0:	683a      	ldr	r2, [r7, #0]
 80020a2:	429a      	cmp	r2, r3
 80020a4:	d90c      	bls.n	80020c0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020a6:	4b65      	ldr	r3, [pc, #404]	; (800223c <HAL_RCC_ClockConfig+0x1b8>)
 80020a8:	683a      	ldr	r2, [r7, #0]
 80020aa:	b2d2      	uxtb	r2, r2
 80020ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80020ae:	4b63      	ldr	r3, [pc, #396]	; (800223c <HAL_RCC_ClockConfig+0x1b8>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f003 030f 	and.w	r3, r3, #15
 80020b6:	683a      	ldr	r2, [r7, #0]
 80020b8:	429a      	cmp	r2, r3
 80020ba:	d001      	beq.n	80020c0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80020bc:	2301      	movs	r3, #1
 80020be:	e0b8      	b.n	8002232 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f003 0302 	and.w	r3, r3, #2
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d020      	beq.n	800210e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f003 0304 	and.w	r3, r3, #4
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d005      	beq.n	80020e4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80020d8:	4b59      	ldr	r3, [pc, #356]	; (8002240 <HAL_RCC_ClockConfig+0x1bc>)
 80020da:	689b      	ldr	r3, [r3, #8]
 80020dc:	4a58      	ldr	r2, [pc, #352]	; (8002240 <HAL_RCC_ClockConfig+0x1bc>)
 80020de:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80020e2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f003 0308 	and.w	r3, r3, #8
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d005      	beq.n	80020fc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80020f0:	4b53      	ldr	r3, [pc, #332]	; (8002240 <HAL_RCC_ClockConfig+0x1bc>)
 80020f2:	689b      	ldr	r3, [r3, #8]
 80020f4:	4a52      	ldr	r2, [pc, #328]	; (8002240 <HAL_RCC_ClockConfig+0x1bc>)
 80020f6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80020fa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020fc:	4b50      	ldr	r3, [pc, #320]	; (8002240 <HAL_RCC_ClockConfig+0x1bc>)
 80020fe:	689b      	ldr	r3, [r3, #8]
 8002100:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	689b      	ldr	r3, [r3, #8]
 8002108:	494d      	ldr	r1, [pc, #308]	; (8002240 <HAL_RCC_ClockConfig+0x1bc>)
 800210a:	4313      	orrs	r3, r2
 800210c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f003 0301 	and.w	r3, r3, #1
 8002116:	2b00      	cmp	r3, #0
 8002118:	d044      	beq.n	80021a4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	2b01      	cmp	r3, #1
 8002120:	d107      	bne.n	8002132 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002122:	4b47      	ldr	r3, [pc, #284]	; (8002240 <HAL_RCC_ClockConfig+0x1bc>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800212a:	2b00      	cmp	r3, #0
 800212c:	d119      	bne.n	8002162 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800212e:	2301      	movs	r3, #1
 8002130:	e07f      	b.n	8002232 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	2b02      	cmp	r3, #2
 8002138:	d003      	beq.n	8002142 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800213e:	2b03      	cmp	r3, #3
 8002140:	d107      	bne.n	8002152 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002142:	4b3f      	ldr	r3, [pc, #252]	; (8002240 <HAL_RCC_ClockConfig+0x1bc>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800214a:	2b00      	cmp	r3, #0
 800214c:	d109      	bne.n	8002162 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800214e:	2301      	movs	r3, #1
 8002150:	e06f      	b.n	8002232 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002152:	4b3b      	ldr	r3, [pc, #236]	; (8002240 <HAL_RCC_ClockConfig+0x1bc>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f003 0302 	and.w	r3, r3, #2
 800215a:	2b00      	cmp	r3, #0
 800215c:	d101      	bne.n	8002162 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800215e:	2301      	movs	r3, #1
 8002160:	e067      	b.n	8002232 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002162:	4b37      	ldr	r3, [pc, #220]	; (8002240 <HAL_RCC_ClockConfig+0x1bc>)
 8002164:	689b      	ldr	r3, [r3, #8]
 8002166:	f023 0203 	bic.w	r2, r3, #3
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	4934      	ldr	r1, [pc, #208]	; (8002240 <HAL_RCC_ClockConfig+0x1bc>)
 8002170:	4313      	orrs	r3, r2
 8002172:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002174:	f7ff fa74 	bl	8001660 <HAL_GetTick>
 8002178:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800217a:	e00a      	b.n	8002192 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800217c:	f7ff fa70 	bl	8001660 <HAL_GetTick>
 8002180:	4602      	mov	r2, r0
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	1ad3      	subs	r3, r2, r3
 8002186:	f241 3288 	movw	r2, #5000	; 0x1388
 800218a:	4293      	cmp	r3, r2
 800218c:	d901      	bls.n	8002192 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800218e:	2303      	movs	r3, #3
 8002190:	e04f      	b.n	8002232 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002192:	4b2b      	ldr	r3, [pc, #172]	; (8002240 <HAL_RCC_ClockConfig+0x1bc>)
 8002194:	689b      	ldr	r3, [r3, #8]
 8002196:	f003 020c 	and.w	r2, r3, #12
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	009b      	lsls	r3, r3, #2
 80021a0:	429a      	cmp	r2, r3
 80021a2:	d1eb      	bne.n	800217c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80021a4:	4b25      	ldr	r3, [pc, #148]	; (800223c <HAL_RCC_ClockConfig+0x1b8>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f003 030f 	and.w	r3, r3, #15
 80021ac:	683a      	ldr	r2, [r7, #0]
 80021ae:	429a      	cmp	r2, r3
 80021b0:	d20c      	bcs.n	80021cc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021b2:	4b22      	ldr	r3, [pc, #136]	; (800223c <HAL_RCC_ClockConfig+0x1b8>)
 80021b4:	683a      	ldr	r2, [r7, #0]
 80021b6:	b2d2      	uxtb	r2, r2
 80021b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80021ba:	4b20      	ldr	r3, [pc, #128]	; (800223c <HAL_RCC_ClockConfig+0x1b8>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f003 030f 	and.w	r3, r3, #15
 80021c2:	683a      	ldr	r2, [r7, #0]
 80021c4:	429a      	cmp	r2, r3
 80021c6:	d001      	beq.n	80021cc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80021c8:	2301      	movs	r3, #1
 80021ca:	e032      	b.n	8002232 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f003 0304 	and.w	r3, r3, #4
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d008      	beq.n	80021ea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021d8:	4b19      	ldr	r3, [pc, #100]	; (8002240 <HAL_RCC_ClockConfig+0x1bc>)
 80021da:	689b      	ldr	r3, [r3, #8]
 80021dc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	68db      	ldr	r3, [r3, #12]
 80021e4:	4916      	ldr	r1, [pc, #88]	; (8002240 <HAL_RCC_ClockConfig+0x1bc>)
 80021e6:	4313      	orrs	r3, r2
 80021e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f003 0308 	and.w	r3, r3, #8
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d009      	beq.n	800220a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80021f6:	4b12      	ldr	r3, [pc, #72]	; (8002240 <HAL_RCC_ClockConfig+0x1bc>)
 80021f8:	689b      	ldr	r3, [r3, #8]
 80021fa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	691b      	ldr	r3, [r3, #16]
 8002202:	00db      	lsls	r3, r3, #3
 8002204:	490e      	ldr	r1, [pc, #56]	; (8002240 <HAL_RCC_ClockConfig+0x1bc>)
 8002206:	4313      	orrs	r3, r2
 8002208:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800220a:	f000 f821 	bl	8002250 <HAL_RCC_GetSysClockFreq>
 800220e:	4602      	mov	r2, r0
 8002210:	4b0b      	ldr	r3, [pc, #44]	; (8002240 <HAL_RCC_ClockConfig+0x1bc>)
 8002212:	689b      	ldr	r3, [r3, #8]
 8002214:	091b      	lsrs	r3, r3, #4
 8002216:	f003 030f 	and.w	r3, r3, #15
 800221a:	490a      	ldr	r1, [pc, #40]	; (8002244 <HAL_RCC_ClockConfig+0x1c0>)
 800221c:	5ccb      	ldrb	r3, [r1, r3]
 800221e:	fa22 f303 	lsr.w	r3, r2, r3
 8002222:	4a09      	ldr	r2, [pc, #36]	; (8002248 <HAL_RCC_ClockConfig+0x1c4>)
 8002224:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002226:	4b09      	ldr	r3, [pc, #36]	; (800224c <HAL_RCC_ClockConfig+0x1c8>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	4618      	mov	r0, r3
 800222c:	f7ff f868 	bl	8001300 <HAL_InitTick>

  return HAL_OK;
 8002230:	2300      	movs	r3, #0
}
 8002232:	4618      	mov	r0, r3
 8002234:	3710      	adds	r7, #16
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}
 800223a:	bf00      	nop
 800223c:	40023c00 	.word	0x40023c00
 8002240:	40023800 	.word	0x40023800
 8002244:	08008b60 	.word	0x08008b60
 8002248:	20000000 	.word	0x20000000
 800224c:	20000004 	.word	0x20000004

08002250 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002250:	b5b0      	push	{r4, r5, r7, lr}
 8002252:	b084      	sub	sp, #16
 8002254:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002256:	2100      	movs	r1, #0
 8002258:	6079      	str	r1, [r7, #4]
 800225a:	2100      	movs	r1, #0
 800225c:	60f9      	str	r1, [r7, #12]
 800225e:	2100      	movs	r1, #0
 8002260:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002262:	2100      	movs	r1, #0
 8002264:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002266:	4952      	ldr	r1, [pc, #328]	; (80023b0 <HAL_RCC_GetSysClockFreq+0x160>)
 8002268:	6889      	ldr	r1, [r1, #8]
 800226a:	f001 010c 	and.w	r1, r1, #12
 800226e:	2908      	cmp	r1, #8
 8002270:	d00d      	beq.n	800228e <HAL_RCC_GetSysClockFreq+0x3e>
 8002272:	2908      	cmp	r1, #8
 8002274:	f200 8094 	bhi.w	80023a0 <HAL_RCC_GetSysClockFreq+0x150>
 8002278:	2900      	cmp	r1, #0
 800227a:	d002      	beq.n	8002282 <HAL_RCC_GetSysClockFreq+0x32>
 800227c:	2904      	cmp	r1, #4
 800227e:	d003      	beq.n	8002288 <HAL_RCC_GetSysClockFreq+0x38>
 8002280:	e08e      	b.n	80023a0 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002282:	4b4c      	ldr	r3, [pc, #304]	; (80023b4 <HAL_RCC_GetSysClockFreq+0x164>)
 8002284:	60bb      	str	r3, [r7, #8]
       break;
 8002286:	e08e      	b.n	80023a6 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002288:	4b4b      	ldr	r3, [pc, #300]	; (80023b8 <HAL_RCC_GetSysClockFreq+0x168>)
 800228a:	60bb      	str	r3, [r7, #8]
      break;
 800228c:	e08b      	b.n	80023a6 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800228e:	4948      	ldr	r1, [pc, #288]	; (80023b0 <HAL_RCC_GetSysClockFreq+0x160>)
 8002290:	6849      	ldr	r1, [r1, #4]
 8002292:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8002296:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002298:	4945      	ldr	r1, [pc, #276]	; (80023b0 <HAL_RCC_GetSysClockFreq+0x160>)
 800229a:	6849      	ldr	r1, [r1, #4]
 800229c:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 80022a0:	2900      	cmp	r1, #0
 80022a2:	d024      	beq.n	80022ee <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80022a4:	4942      	ldr	r1, [pc, #264]	; (80023b0 <HAL_RCC_GetSysClockFreq+0x160>)
 80022a6:	6849      	ldr	r1, [r1, #4]
 80022a8:	0989      	lsrs	r1, r1, #6
 80022aa:	4608      	mov	r0, r1
 80022ac:	f04f 0100 	mov.w	r1, #0
 80022b0:	f240 14ff 	movw	r4, #511	; 0x1ff
 80022b4:	f04f 0500 	mov.w	r5, #0
 80022b8:	ea00 0204 	and.w	r2, r0, r4
 80022bc:	ea01 0305 	and.w	r3, r1, r5
 80022c0:	493d      	ldr	r1, [pc, #244]	; (80023b8 <HAL_RCC_GetSysClockFreq+0x168>)
 80022c2:	fb01 f003 	mul.w	r0, r1, r3
 80022c6:	2100      	movs	r1, #0
 80022c8:	fb01 f102 	mul.w	r1, r1, r2
 80022cc:	1844      	adds	r4, r0, r1
 80022ce:	493a      	ldr	r1, [pc, #232]	; (80023b8 <HAL_RCC_GetSysClockFreq+0x168>)
 80022d0:	fba2 0101 	umull	r0, r1, r2, r1
 80022d4:	1863      	adds	r3, r4, r1
 80022d6:	4619      	mov	r1, r3
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	461a      	mov	r2, r3
 80022dc:	f04f 0300 	mov.w	r3, #0
 80022e0:	f7fe fc72 	bl	8000bc8 <__aeabi_uldivmod>
 80022e4:	4602      	mov	r2, r0
 80022e6:	460b      	mov	r3, r1
 80022e8:	4613      	mov	r3, r2
 80022ea:	60fb      	str	r3, [r7, #12]
 80022ec:	e04a      	b.n	8002384 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80022ee:	4b30      	ldr	r3, [pc, #192]	; (80023b0 <HAL_RCC_GetSysClockFreq+0x160>)
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	099b      	lsrs	r3, r3, #6
 80022f4:	461a      	mov	r2, r3
 80022f6:	f04f 0300 	mov.w	r3, #0
 80022fa:	f240 10ff 	movw	r0, #511	; 0x1ff
 80022fe:	f04f 0100 	mov.w	r1, #0
 8002302:	ea02 0400 	and.w	r4, r2, r0
 8002306:	ea03 0501 	and.w	r5, r3, r1
 800230a:	4620      	mov	r0, r4
 800230c:	4629      	mov	r1, r5
 800230e:	f04f 0200 	mov.w	r2, #0
 8002312:	f04f 0300 	mov.w	r3, #0
 8002316:	014b      	lsls	r3, r1, #5
 8002318:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800231c:	0142      	lsls	r2, r0, #5
 800231e:	4610      	mov	r0, r2
 8002320:	4619      	mov	r1, r3
 8002322:	1b00      	subs	r0, r0, r4
 8002324:	eb61 0105 	sbc.w	r1, r1, r5
 8002328:	f04f 0200 	mov.w	r2, #0
 800232c:	f04f 0300 	mov.w	r3, #0
 8002330:	018b      	lsls	r3, r1, #6
 8002332:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002336:	0182      	lsls	r2, r0, #6
 8002338:	1a12      	subs	r2, r2, r0
 800233a:	eb63 0301 	sbc.w	r3, r3, r1
 800233e:	f04f 0000 	mov.w	r0, #0
 8002342:	f04f 0100 	mov.w	r1, #0
 8002346:	00d9      	lsls	r1, r3, #3
 8002348:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800234c:	00d0      	lsls	r0, r2, #3
 800234e:	4602      	mov	r2, r0
 8002350:	460b      	mov	r3, r1
 8002352:	1912      	adds	r2, r2, r4
 8002354:	eb45 0303 	adc.w	r3, r5, r3
 8002358:	f04f 0000 	mov.w	r0, #0
 800235c:	f04f 0100 	mov.w	r1, #0
 8002360:	0299      	lsls	r1, r3, #10
 8002362:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8002366:	0290      	lsls	r0, r2, #10
 8002368:	4602      	mov	r2, r0
 800236a:	460b      	mov	r3, r1
 800236c:	4610      	mov	r0, r2
 800236e:	4619      	mov	r1, r3
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	461a      	mov	r2, r3
 8002374:	f04f 0300 	mov.w	r3, #0
 8002378:	f7fe fc26 	bl	8000bc8 <__aeabi_uldivmod>
 800237c:	4602      	mov	r2, r0
 800237e:	460b      	mov	r3, r1
 8002380:	4613      	mov	r3, r2
 8002382:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002384:	4b0a      	ldr	r3, [pc, #40]	; (80023b0 <HAL_RCC_GetSysClockFreq+0x160>)
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	0c1b      	lsrs	r3, r3, #16
 800238a:	f003 0303 	and.w	r3, r3, #3
 800238e:	3301      	adds	r3, #1
 8002390:	005b      	lsls	r3, r3, #1
 8002392:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002394:	68fa      	ldr	r2, [r7, #12]
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	fbb2 f3f3 	udiv	r3, r2, r3
 800239c:	60bb      	str	r3, [r7, #8]
      break;
 800239e:	e002      	b.n	80023a6 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80023a0:	4b04      	ldr	r3, [pc, #16]	; (80023b4 <HAL_RCC_GetSysClockFreq+0x164>)
 80023a2:	60bb      	str	r3, [r7, #8]
      break;
 80023a4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80023a6:	68bb      	ldr	r3, [r7, #8]
}
 80023a8:	4618      	mov	r0, r3
 80023aa:	3710      	adds	r7, #16
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bdb0      	pop	{r4, r5, r7, pc}
 80023b0:	40023800 	.word	0x40023800
 80023b4:	00f42400 	.word	0x00f42400
 80023b8:	017d7840 	.word	0x017d7840

080023bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80023bc:	b480      	push	{r7}
 80023be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80023c0:	4b03      	ldr	r3, [pc, #12]	; (80023d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80023c2:	681b      	ldr	r3, [r3, #0]
}
 80023c4:	4618      	mov	r0, r3
 80023c6:	46bd      	mov	sp, r7
 80023c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023cc:	4770      	bx	lr
 80023ce:	bf00      	nop
 80023d0:	20000000 	.word	0x20000000

080023d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80023d8:	f7ff fff0 	bl	80023bc <HAL_RCC_GetHCLKFreq>
 80023dc:	4602      	mov	r2, r0
 80023de:	4b05      	ldr	r3, [pc, #20]	; (80023f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80023e0:	689b      	ldr	r3, [r3, #8]
 80023e2:	0a9b      	lsrs	r3, r3, #10
 80023e4:	f003 0307 	and.w	r3, r3, #7
 80023e8:	4903      	ldr	r1, [pc, #12]	; (80023f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80023ea:	5ccb      	ldrb	r3, [r1, r3]
 80023ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	bd80      	pop	{r7, pc}
 80023f4:	40023800 	.word	0x40023800
 80023f8:	08008b70 	.word	0x08008b70

080023fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002400:	f7ff ffdc 	bl	80023bc <HAL_RCC_GetHCLKFreq>
 8002404:	4602      	mov	r2, r0
 8002406:	4b05      	ldr	r3, [pc, #20]	; (800241c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002408:	689b      	ldr	r3, [r3, #8]
 800240a:	0b5b      	lsrs	r3, r3, #13
 800240c:	f003 0307 	and.w	r3, r3, #7
 8002410:	4903      	ldr	r1, [pc, #12]	; (8002420 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002412:	5ccb      	ldrb	r3, [r1, r3]
 8002414:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002418:	4618      	mov	r0, r3
 800241a:	bd80      	pop	{r7, pc}
 800241c:	40023800 	.word	0x40023800
 8002420:	08008b70 	.word	0x08008b70

08002424 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002424:	b480      	push	{r7}
 8002426:	b083      	sub	sp, #12
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
 800242c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	220f      	movs	r2, #15
 8002432:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002434:	4b12      	ldr	r3, [pc, #72]	; (8002480 <HAL_RCC_GetClockConfig+0x5c>)
 8002436:	689b      	ldr	r3, [r3, #8]
 8002438:	f003 0203 	and.w	r2, r3, #3
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002440:	4b0f      	ldr	r3, [pc, #60]	; (8002480 <HAL_RCC_GetClockConfig+0x5c>)
 8002442:	689b      	ldr	r3, [r3, #8]
 8002444:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800244c:	4b0c      	ldr	r3, [pc, #48]	; (8002480 <HAL_RCC_GetClockConfig+0x5c>)
 800244e:	689b      	ldr	r3, [r3, #8]
 8002450:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002458:	4b09      	ldr	r3, [pc, #36]	; (8002480 <HAL_RCC_GetClockConfig+0x5c>)
 800245a:	689b      	ldr	r3, [r3, #8]
 800245c:	08db      	lsrs	r3, r3, #3
 800245e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002466:	4b07      	ldr	r3, [pc, #28]	; (8002484 <HAL_RCC_GetClockConfig+0x60>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f003 020f 	and.w	r2, r3, #15
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	601a      	str	r2, [r3, #0]
}
 8002472:	bf00      	nop
 8002474:	370c      	adds	r7, #12
 8002476:	46bd      	mov	sp, r7
 8002478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247c:	4770      	bx	lr
 800247e:	bf00      	nop
 8002480:	40023800 	.word	0x40023800
 8002484:	40023c00 	.word	0x40023c00

08002488 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b082      	sub	sp, #8
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d101      	bne.n	800249a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002496:	2301      	movs	r3, #1
 8002498:	e041      	b.n	800251e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024a0:	b2db      	uxtb	r3, r3
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d106      	bne.n	80024b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	2200      	movs	r2, #0
 80024aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80024ae:	6878      	ldr	r0, [r7, #4]
 80024b0:	f000 f839 	bl	8002526 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2202      	movs	r2, #2
 80024b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681a      	ldr	r2, [r3, #0]
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	3304      	adds	r3, #4
 80024c4:	4619      	mov	r1, r3
 80024c6:	4610      	mov	r0, r2
 80024c8:	f000 f9d8 	bl	800287c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2201      	movs	r2, #1
 80024d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2201      	movs	r2, #1
 80024d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2201      	movs	r2, #1
 80024e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2201      	movs	r2, #1
 80024e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2201      	movs	r2, #1
 80024f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2201      	movs	r2, #1
 80024f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2201      	movs	r2, #1
 8002500:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2201      	movs	r2, #1
 8002508:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2201      	movs	r2, #1
 8002510:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2201      	movs	r2, #1
 8002518:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800251c:	2300      	movs	r3, #0
}
 800251e:	4618      	mov	r0, r3
 8002520:	3708      	adds	r7, #8
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}

08002526 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002526:	b480      	push	{r7}
 8002528:	b083      	sub	sp, #12
 800252a:	af00      	add	r7, sp, #0
 800252c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800252e:	bf00      	nop
 8002530:	370c      	adds	r7, #12
 8002532:	46bd      	mov	sp, r7
 8002534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002538:	4770      	bx	lr
	...

0800253c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800253c:	b480      	push	{r7}
 800253e:	b085      	sub	sp, #20
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800254a:	b2db      	uxtb	r3, r3
 800254c:	2b01      	cmp	r3, #1
 800254e:	d001      	beq.n	8002554 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002550:	2301      	movs	r3, #1
 8002552:	e04e      	b.n	80025f2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2202      	movs	r2, #2
 8002558:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	68da      	ldr	r2, [r3, #12]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f042 0201 	orr.w	r2, r2, #1
 800256a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4a23      	ldr	r2, [pc, #140]	; (8002600 <HAL_TIM_Base_Start_IT+0xc4>)
 8002572:	4293      	cmp	r3, r2
 8002574:	d022      	beq.n	80025bc <HAL_TIM_Base_Start_IT+0x80>
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800257e:	d01d      	beq.n	80025bc <HAL_TIM_Base_Start_IT+0x80>
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	4a1f      	ldr	r2, [pc, #124]	; (8002604 <HAL_TIM_Base_Start_IT+0xc8>)
 8002586:	4293      	cmp	r3, r2
 8002588:	d018      	beq.n	80025bc <HAL_TIM_Base_Start_IT+0x80>
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4a1e      	ldr	r2, [pc, #120]	; (8002608 <HAL_TIM_Base_Start_IT+0xcc>)
 8002590:	4293      	cmp	r3, r2
 8002592:	d013      	beq.n	80025bc <HAL_TIM_Base_Start_IT+0x80>
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4a1c      	ldr	r2, [pc, #112]	; (800260c <HAL_TIM_Base_Start_IT+0xd0>)
 800259a:	4293      	cmp	r3, r2
 800259c:	d00e      	beq.n	80025bc <HAL_TIM_Base_Start_IT+0x80>
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4a1b      	ldr	r2, [pc, #108]	; (8002610 <HAL_TIM_Base_Start_IT+0xd4>)
 80025a4:	4293      	cmp	r3, r2
 80025a6:	d009      	beq.n	80025bc <HAL_TIM_Base_Start_IT+0x80>
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4a19      	ldr	r2, [pc, #100]	; (8002614 <HAL_TIM_Base_Start_IT+0xd8>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d004      	beq.n	80025bc <HAL_TIM_Base_Start_IT+0x80>
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4a18      	ldr	r2, [pc, #96]	; (8002618 <HAL_TIM_Base_Start_IT+0xdc>)
 80025b8:	4293      	cmp	r3, r2
 80025ba:	d111      	bne.n	80025e0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	689b      	ldr	r3, [r3, #8]
 80025c2:	f003 0307 	and.w	r3, r3, #7
 80025c6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	2b06      	cmp	r3, #6
 80025cc:	d010      	beq.n	80025f0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	681a      	ldr	r2, [r3, #0]
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f042 0201 	orr.w	r2, r2, #1
 80025dc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025de:	e007      	b.n	80025f0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	681a      	ldr	r2, [r3, #0]
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f042 0201 	orr.w	r2, r2, #1
 80025ee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80025f0:	2300      	movs	r3, #0
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	3714      	adds	r7, #20
 80025f6:	46bd      	mov	sp, r7
 80025f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fc:	4770      	bx	lr
 80025fe:	bf00      	nop
 8002600:	40010000 	.word	0x40010000
 8002604:	40000400 	.word	0x40000400
 8002608:	40000800 	.word	0x40000800
 800260c:	40000c00 	.word	0x40000c00
 8002610:	40010400 	.word	0x40010400
 8002614:	40014000 	.word	0x40014000
 8002618:	40001800 	.word	0x40001800

0800261c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b082      	sub	sp, #8
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	691b      	ldr	r3, [r3, #16]
 800262a:	f003 0302 	and.w	r3, r3, #2
 800262e:	2b02      	cmp	r3, #2
 8002630:	d122      	bne.n	8002678 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	68db      	ldr	r3, [r3, #12]
 8002638:	f003 0302 	and.w	r3, r3, #2
 800263c:	2b02      	cmp	r3, #2
 800263e:	d11b      	bne.n	8002678 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f06f 0202 	mvn.w	r2, #2
 8002648:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	2201      	movs	r2, #1
 800264e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	699b      	ldr	r3, [r3, #24]
 8002656:	f003 0303 	and.w	r3, r3, #3
 800265a:	2b00      	cmp	r3, #0
 800265c:	d003      	beq.n	8002666 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800265e:	6878      	ldr	r0, [r7, #4]
 8002660:	f000 f8ee 	bl	8002840 <HAL_TIM_IC_CaptureCallback>
 8002664:	e005      	b.n	8002672 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002666:	6878      	ldr	r0, [r7, #4]
 8002668:	f000 f8e0 	bl	800282c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800266c:	6878      	ldr	r0, [r7, #4]
 800266e:	f000 f8f1 	bl	8002854 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2200      	movs	r2, #0
 8002676:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	691b      	ldr	r3, [r3, #16]
 800267e:	f003 0304 	and.w	r3, r3, #4
 8002682:	2b04      	cmp	r3, #4
 8002684:	d122      	bne.n	80026cc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	68db      	ldr	r3, [r3, #12]
 800268c:	f003 0304 	and.w	r3, r3, #4
 8002690:	2b04      	cmp	r3, #4
 8002692:	d11b      	bne.n	80026cc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f06f 0204 	mvn.w	r2, #4
 800269c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2202      	movs	r2, #2
 80026a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	699b      	ldr	r3, [r3, #24]
 80026aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d003      	beq.n	80026ba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026b2:	6878      	ldr	r0, [r7, #4]
 80026b4:	f000 f8c4 	bl	8002840 <HAL_TIM_IC_CaptureCallback>
 80026b8:	e005      	b.n	80026c6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026ba:	6878      	ldr	r0, [r7, #4]
 80026bc:	f000 f8b6 	bl	800282c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026c0:	6878      	ldr	r0, [r7, #4]
 80026c2:	f000 f8c7 	bl	8002854 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	2200      	movs	r2, #0
 80026ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	691b      	ldr	r3, [r3, #16]
 80026d2:	f003 0308 	and.w	r3, r3, #8
 80026d6:	2b08      	cmp	r3, #8
 80026d8:	d122      	bne.n	8002720 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	68db      	ldr	r3, [r3, #12]
 80026e0:	f003 0308 	and.w	r3, r3, #8
 80026e4:	2b08      	cmp	r3, #8
 80026e6:	d11b      	bne.n	8002720 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f06f 0208 	mvn.w	r2, #8
 80026f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	2204      	movs	r2, #4
 80026f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	69db      	ldr	r3, [r3, #28]
 80026fe:	f003 0303 	and.w	r3, r3, #3
 8002702:	2b00      	cmp	r3, #0
 8002704:	d003      	beq.n	800270e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002706:	6878      	ldr	r0, [r7, #4]
 8002708:	f000 f89a 	bl	8002840 <HAL_TIM_IC_CaptureCallback>
 800270c:	e005      	b.n	800271a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800270e:	6878      	ldr	r0, [r7, #4]
 8002710:	f000 f88c 	bl	800282c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002714:	6878      	ldr	r0, [r7, #4]
 8002716:	f000 f89d 	bl	8002854 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2200      	movs	r2, #0
 800271e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	691b      	ldr	r3, [r3, #16]
 8002726:	f003 0310 	and.w	r3, r3, #16
 800272a:	2b10      	cmp	r3, #16
 800272c:	d122      	bne.n	8002774 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	68db      	ldr	r3, [r3, #12]
 8002734:	f003 0310 	and.w	r3, r3, #16
 8002738:	2b10      	cmp	r3, #16
 800273a:	d11b      	bne.n	8002774 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f06f 0210 	mvn.w	r2, #16
 8002744:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	2208      	movs	r2, #8
 800274a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	69db      	ldr	r3, [r3, #28]
 8002752:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002756:	2b00      	cmp	r3, #0
 8002758:	d003      	beq.n	8002762 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800275a:	6878      	ldr	r0, [r7, #4]
 800275c:	f000 f870 	bl	8002840 <HAL_TIM_IC_CaptureCallback>
 8002760:	e005      	b.n	800276e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002762:	6878      	ldr	r0, [r7, #4]
 8002764:	f000 f862 	bl	800282c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002768:	6878      	ldr	r0, [r7, #4]
 800276a:	f000 f873 	bl	8002854 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	2200      	movs	r2, #0
 8002772:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	691b      	ldr	r3, [r3, #16]
 800277a:	f003 0301 	and.w	r3, r3, #1
 800277e:	2b01      	cmp	r3, #1
 8002780:	d10e      	bne.n	80027a0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	68db      	ldr	r3, [r3, #12]
 8002788:	f003 0301 	and.w	r3, r3, #1
 800278c:	2b01      	cmp	r3, #1
 800278e:	d107      	bne.n	80027a0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f06f 0201 	mvn.w	r2, #1
 8002798:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800279a:	6878      	ldr	r0, [r7, #4]
 800279c:	f7fe fd24 	bl	80011e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	691b      	ldr	r3, [r3, #16]
 80027a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027aa:	2b80      	cmp	r3, #128	; 0x80
 80027ac:	d10e      	bne.n	80027cc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	68db      	ldr	r3, [r3, #12]
 80027b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027b8:	2b80      	cmp	r3, #128	; 0x80
 80027ba:	d107      	bne.n	80027cc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80027c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80027c6:	6878      	ldr	r0, [r7, #4]
 80027c8:	f000 f902 	bl	80029d0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	691b      	ldr	r3, [r3, #16]
 80027d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027d6:	2b40      	cmp	r3, #64	; 0x40
 80027d8:	d10e      	bne.n	80027f8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	68db      	ldr	r3, [r3, #12]
 80027e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027e4:	2b40      	cmp	r3, #64	; 0x40
 80027e6:	d107      	bne.n	80027f8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80027f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80027f2:	6878      	ldr	r0, [r7, #4]
 80027f4:	f000 f838 	bl	8002868 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	691b      	ldr	r3, [r3, #16]
 80027fe:	f003 0320 	and.w	r3, r3, #32
 8002802:	2b20      	cmp	r3, #32
 8002804:	d10e      	bne.n	8002824 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	68db      	ldr	r3, [r3, #12]
 800280c:	f003 0320 	and.w	r3, r3, #32
 8002810:	2b20      	cmp	r3, #32
 8002812:	d107      	bne.n	8002824 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f06f 0220 	mvn.w	r2, #32
 800281c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800281e:	6878      	ldr	r0, [r7, #4]
 8002820:	f000 f8cc 	bl	80029bc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002824:	bf00      	nop
 8002826:	3708      	adds	r7, #8
 8002828:	46bd      	mov	sp, r7
 800282a:	bd80      	pop	{r7, pc}

0800282c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800282c:	b480      	push	{r7}
 800282e:	b083      	sub	sp, #12
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002834:	bf00      	nop
 8002836:	370c      	adds	r7, #12
 8002838:	46bd      	mov	sp, r7
 800283a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283e:	4770      	bx	lr

08002840 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002840:	b480      	push	{r7}
 8002842:	b083      	sub	sp, #12
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002848:	bf00      	nop
 800284a:	370c      	adds	r7, #12
 800284c:	46bd      	mov	sp, r7
 800284e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002852:	4770      	bx	lr

08002854 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002854:	b480      	push	{r7}
 8002856:	b083      	sub	sp, #12
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800285c:	bf00      	nop
 800285e:	370c      	adds	r7, #12
 8002860:	46bd      	mov	sp, r7
 8002862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002866:	4770      	bx	lr

08002868 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002868:	b480      	push	{r7}
 800286a:	b083      	sub	sp, #12
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002870:	bf00      	nop
 8002872:	370c      	adds	r7, #12
 8002874:	46bd      	mov	sp, r7
 8002876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287a:	4770      	bx	lr

0800287c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800287c:	b480      	push	{r7}
 800287e:	b085      	sub	sp, #20
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
 8002884:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	4a40      	ldr	r2, [pc, #256]	; (8002990 <TIM_Base_SetConfig+0x114>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d013      	beq.n	80028bc <TIM_Base_SetConfig+0x40>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800289a:	d00f      	beq.n	80028bc <TIM_Base_SetConfig+0x40>
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	4a3d      	ldr	r2, [pc, #244]	; (8002994 <TIM_Base_SetConfig+0x118>)
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d00b      	beq.n	80028bc <TIM_Base_SetConfig+0x40>
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	4a3c      	ldr	r2, [pc, #240]	; (8002998 <TIM_Base_SetConfig+0x11c>)
 80028a8:	4293      	cmp	r3, r2
 80028aa:	d007      	beq.n	80028bc <TIM_Base_SetConfig+0x40>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	4a3b      	ldr	r2, [pc, #236]	; (800299c <TIM_Base_SetConfig+0x120>)
 80028b0:	4293      	cmp	r3, r2
 80028b2:	d003      	beq.n	80028bc <TIM_Base_SetConfig+0x40>
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	4a3a      	ldr	r2, [pc, #232]	; (80029a0 <TIM_Base_SetConfig+0x124>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d108      	bne.n	80028ce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80028c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	68fa      	ldr	r2, [r7, #12]
 80028ca:	4313      	orrs	r3, r2
 80028cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	4a2f      	ldr	r2, [pc, #188]	; (8002990 <TIM_Base_SetConfig+0x114>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d02b      	beq.n	800292e <TIM_Base_SetConfig+0xb2>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028dc:	d027      	beq.n	800292e <TIM_Base_SetConfig+0xb2>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	4a2c      	ldr	r2, [pc, #176]	; (8002994 <TIM_Base_SetConfig+0x118>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d023      	beq.n	800292e <TIM_Base_SetConfig+0xb2>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	4a2b      	ldr	r2, [pc, #172]	; (8002998 <TIM_Base_SetConfig+0x11c>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d01f      	beq.n	800292e <TIM_Base_SetConfig+0xb2>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	4a2a      	ldr	r2, [pc, #168]	; (800299c <TIM_Base_SetConfig+0x120>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d01b      	beq.n	800292e <TIM_Base_SetConfig+0xb2>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	4a29      	ldr	r2, [pc, #164]	; (80029a0 <TIM_Base_SetConfig+0x124>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d017      	beq.n	800292e <TIM_Base_SetConfig+0xb2>
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	4a28      	ldr	r2, [pc, #160]	; (80029a4 <TIM_Base_SetConfig+0x128>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d013      	beq.n	800292e <TIM_Base_SetConfig+0xb2>
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	4a27      	ldr	r2, [pc, #156]	; (80029a8 <TIM_Base_SetConfig+0x12c>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d00f      	beq.n	800292e <TIM_Base_SetConfig+0xb2>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	4a26      	ldr	r2, [pc, #152]	; (80029ac <TIM_Base_SetConfig+0x130>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d00b      	beq.n	800292e <TIM_Base_SetConfig+0xb2>
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	4a25      	ldr	r2, [pc, #148]	; (80029b0 <TIM_Base_SetConfig+0x134>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d007      	beq.n	800292e <TIM_Base_SetConfig+0xb2>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	4a24      	ldr	r2, [pc, #144]	; (80029b4 <TIM_Base_SetConfig+0x138>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d003      	beq.n	800292e <TIM_Base_SetConfig+0xb2>
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	4a23      	ldr	r2, [pc, #140]	; (80029b8 <TIM_Base_SetConfig+0x13c>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d108      	bne.n	8002940 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002934:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	68db      	ldr	r3, [r3, #12]
 800293a:	68fa      	ldr	r2, [r7, #12]
 800293c:	4313      	orrs	r3, r2
 800293e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	695b      	ldr	r3, [r3, #20]
 800294a:	4313      	orrs	r3, r2
 800294c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	68fa      	ldr	r2, [r7, #12]
 8002952:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	689a      	ldr	r2, [r3, #8]
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	681a      	ldr	r2, [r3, #0]
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	4a0a      	ldr	r2, [pc, #40]	; (8002990 <TIM_Base_SetConfig+0x114>)
 8002968:	4293      	cmp	r3, r2
 800296a:	d003      	beq.n	8002974 <TIM_Base_SetConfig+0xf8>
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	4a0c      	ldr	r2, [pc, #48]	; (80029a0 <TIM_Base_SetConfig+0x124>)
 8002970:	4293      	cmp	r3, r2
 8002972:	d103      	bne.n	800297c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	691a      	ldr	r2, [r3, #16]
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2201      	movs	r2, #1
 8002980:	615a      	str	r2, [r3, #20]
}
 8002982:	bf00      	nop
 8002984:	3714      	adds	r7, #20
 8002986:	46bd      	mov	sp, r7
 8002988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298c:	4770      	bx	lr
 800298e:	bf00      	nop
 8002990:	40010000 	.word	0x40010000
 8002994:	40000400 	.word	0x40000400
 8002998:	40000800 	.word	0x40000800
 800299c:	40000c00 	.word	0x40000c00
 80029a0:	40010400 	.word	0x40010400
 80029a4:	40014000 	.word	0x40014000
 80029a8:	40014400 	.word	0x40014400
 80029ac:	40014800 	.word	0x40014800
 80029b0:	40001800 	.word	0x40001800
 80029b4:	40001c00 	.word	0x40001c00
 80029b8:	40002000 	.word	0x40002000

080029bc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80029bc:	b480      	push	{r7}
 80029be:	b083      	sub	sp, #12
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80029c4:	bf00      	nop
 80029c6:	370c      	adds	r7, #12
 80029c8:	46bd      	mov	sp, r7
 80029ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ce:	4770      	bx	lr

080029d0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b083      	sub	sp, #12
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80029d8:	bf00      	nop
 80029da:	370c      	adds	r7, #12
 80029dc:	46bd      	mov	sp, r7
 80029de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e2:	4770      	bx	lr

080029e4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b082      	sub	sp, #8
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d101      	bne.n	80029f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80029f2:	2301      	movs	r3, #1
 80029f4:	e03f      	b.n	8002a76 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029fc:	b2db      	uxtb	r3, r3
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d106      	bne.n	8002a10 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2200      	movs	r2, #0
 8002a06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002a0a:	6878      	ldr	r0, [r7, #4]
 8002a0c:	f7fe fc30 	bl	8001270 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2224      	movs	r2, #36	; 0x24
 8002a14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	68da      	ldr	r2, [r3, #12]
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002a26:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002a28:	6878      	ldr	r0, [r7, #4]
 8002a2a:	f000 f929 	bl	8002c80 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	691a      	ldr	r2, [r3, #16]
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002a3c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	695a      	ldr	r2, [r3, #20]
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002a4c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	68da      	ldr	r2, [r3, #12]
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002a5c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	2200      	movs	r2, #0
 8002a62:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2220      	movs	r2, #32
 8002a68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2220      	movs	r2, #32
 8002a70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002a74:	2300      	movs	r3, #0
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	3708      	adds	r7, #8
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd80      	pop	{r7, pc}

08002a7e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a7e:	b580      	push	{r7, lr}
 8002a80:	b08a      	sub	sp, #40	; 0x28
 8002a82:	af02      	add	r7, sp, #8
 8002a84:	60f8      	str	r0, [r7, #12]
 8002a86:	60b9      	str	r1, [r7, #8]
 8002a88:	603b      	str	r3, [r7, #0]
 8002a8a:	4613      	mov	r3, r2
 8002a8c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a98:	b2db      	uxtb	r3, r3
 8002a9a:	2b20      	cmp	r3, #32
 8002a9c:	d17c      	bne.n	8002b98 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a9e:	68bb      	ldr	r3, [r7, #8]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d002      	beq.n	8002aaa <HAL_UART_Transmit+0x2c>
 8002aa4:	88fb      	ldrh	r3, [r7, #6]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d101      	bne.n	8002aae <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002aaa:	2301      	movs	r3, #1
 8002aac:	e075      	b.n	8002b9a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ab4:	2b01      	cmp	r3, #1
 8002ab6:	d101      	bne.n	8002abc <HAL_UART_Transmit+0x3e>
 8002ab8:	2302      	movs	r3, #2
 8002aba:	e06e      	b.n	8002b9a <HAL_UART_Transmit+0x11c>
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	2201      	movs	r2, #1
 8002ac0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	2221      	movs	r2, #33	; 0x21
 8002ace:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002ad2:	f7fe fdc5 	bl	8001660 <HAL_GetTick>
 8002ad6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	88fa      	ldrh	r2, [r7, #6]
 8002adc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	88fa      	ldrh	r2, [r7, #6]
 8002ae2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	689b      	ldr	r3, [r3, #8]
 8002ae8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002aec:	d108      	bne.n	8002b00 <HAL_UART_Transmit+0x82>
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	691b      	ldr	r3, [r3, #16]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d104      	bne.n	8002b00 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002af6:	2300      	movs	r3, #0
 8002af8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002afa:	68bb      	ldr	r3, [r7, #8]
 8002afc:	61bb      	str	r3, [r7, #24]
 8002afe:	e003      	b.n	8002b08 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002b00:	68bb      	ldr	r3, [r7, #8]
 8002b02:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002b04:	2300      	movs	r3, #0
 8002b06:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002b10:	e02a      	b.n	8002b68 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	9300      	str	r3, [sp, #0]
 8002b16:	697b      	ldr	r3, [r7, #20]
 8002b18:	2200      	movs	r2, #0
 8002b1a:	2180      	movs	r1, #128	; 0x80
 8002b1c:	68f8      	ldr	r0, [r7, #12]
 8002b1e:	f000 f840 	bl	8002ba2 <UART_WaitOnFlagUntilTimeout>
 8002b22:	4603      	mov	r3, r0
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d001      	beq.n	8002b2c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002b28:	2303      	movs	r3, #3
 8002b2a:	e036      	b.n	8002b9a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002b2c:	69fb      	ldr	r3, [r7, #28]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d10b      	bne.n	8002b4a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002b32:	69bb      	ldr	r3, [r7, #24]
 8002b34:	881b      	ldrh	r3, [r3, #0]
 8002b36:	461a      	mov	r2, r3
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002b40:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002b42:	69bb      	ldr	r3, [r7, #24]
 8002b44:	3302      	adds	r3, #2
 8002b46:	61bb      	str	r3, [r7, #24]
 8002b48:	e007      	b.n	8002b5a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002b4a:	69fb      	ldr	r3, [r7, #28]
 8002b4c:	781a      	ldrb	r2, [r3, #0]
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002b54:	69fb      	ldr	r3, [r7, #28]
 8002b56:	3301      	adds	r3, #1
 8002b58:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002b5e:	b29b      	uxth	r3, r3
 8002b60:	3b01      	subs	r3, #1
 8002b62:	b29a      	uxth	r2, r3
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002b6c:	b29b      	uxth	r3, r3
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d1cf      	bne.n	8002b12 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	9300      	str	r3, [sp, #0]
 8002b76:	697b      	ldr	r3, [r7, #20]
 8002b78:	2200      	movs	r2, #0
 8002b7a:	2140      	movs	r1, #64	; 0x40
 8002b7c:	68f8      	ldr	r0, [r7, #12]
 8002b7e:	f000 f810 	bl	8002ba2 <UART_WaitOnFlagUntilTimeout>
 8002b82:	4603      	mov	r3, r0
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d001      	beq.n	8002b8c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002b88:	2303      	movs	r3, #3
 8002b8a:	e006      	b.n	8002b9a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	2220      	movs	r2, #32
 8002b90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002b94:	2300      	movs	r3, #0
 8002b96:	e000      	b.n	8002b9a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002b98:	2302      	movs	r3, #2
  }
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	3720      	adds	r7, #32
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}

08002ba2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002ba2:	b580      	push	{r7, lr}
 8002ba4:	b090      	sub	sp, #64	; 0x40
 8002ba6:	af00      	add	r7, sp, #0
 8002ba8:	60f8      	str	r0, [r7, #12]
 8002baa:	60b9      	str	r1, [r7, #8]
 8002bac:	603b      	str	r3, [r7, #0]
 8002bae:	4613      	mov	r3, r2
 8002bb0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002bb2:	e050      	b.n	8002c56 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002bb4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002bb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bba:	d04c      	beq.n	8002c56 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002bbc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d007      	beq.n	8002bd2 <UART_WaitOnFlagUntilTimeout+0x30>
 8002bc2:	f7fe fd4d 	bl	8001660 <HAL_GetTick>
 8002bc6:	4602      	mov	r2, r0
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	1ad3      	subs	r3, r2, r3
 8002bcc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002bce:	429a      	cmp	r2, r3
 8002bd0:	d241      	bcs.n	8002c56 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	330c      	adds	r3, #12
 8002bd8:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bdc:	e853 3f00 	ldrex	r3, [r3]
 8002be0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002be4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002be8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	330c      	adds	r3, #12
 8002bf0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002bf2:	637a      	str	r2, [r7, #52]	; 0x34
 8002bf4:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bf6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002bf8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002bfa:	e841 2300 	strex	r3, r2, [r1]
 8002bfe:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002c00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d1e5      	bne.n	8002bd2 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	3314      	adds	r3, #20
 8002c0c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c0e:	697b      	ldr	r3, [r7, #20]
 8002c10:	e853 3f00 	ldrex	r3, [r3]
 8002c14:	613b      	str	r3, [r7, #16]
   return(result);
 8002c16:	693b      	ldr	r3, [r7, #16]
 8002c18:	f023 0301 	bic.w	r3, r3, #1
 8002c1c:	63bb      	str	r3, [r7, #56]	; 0x38
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	3314      	adds	r3, #20
 8002c24:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002c26:	623a      	str	r2, [r7, #32]
 8002c28:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c2a:	69f9      	ldr	r1, [r7, #28]
 8002c2c:	6a3a      	ldr	r2, [r7, #32]
 8002c2e:	e841 2300 	strex	r3, r2, [r1]
 8002c32:	61bb      	str	r3, [r7, #24]
   return(result);
 8002c34:	69bb      	ldr	r3, [r7, #24]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d1e5      	bne.n	8002c06 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	2220      	movs	r2, #32
 8002c3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	2220      	movs	r2, #32
 8002c46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002c52:	2303      	movs	r3, #3
 8002c54:	e00f      	b.n	8002c76 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	681a      	ldr	r2, [r3, #0]
 8002c5c:	68bb      	ldr	r3, [r7, #8]
 8002c5e:	4013      	ands	r3, r2
 8002c60:	68ba      	ldr	r2, [r7, #8]
 8002c62:	429a      	cmp	r2, r3
 8002c64:	bf0c      	ite	eq
 8002c66:	2301      	moveq	r3, #1
 8002c68:	2300      	movne	r3, #0
 8002c6a:	b2db      	uxtb	r3, r3
 8002c6c:	461a      	mov	r2, r3
 8002c6e:	79fb      	ldrb	r3, [r7, #7]
 8002c70:	429a      	cmp	r2, r3
 8002c72:	d09f      	beq.n	8002bb4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002c74:	2300      	movs	r3, #0
}
 8002c76:	4618      	mov	r0, r3
 8002c78:	3740      	adds	r7, #64	; 0x40
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd80      	pop	{r7, pc}
	...

08002c80 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002c80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c84:	b09f      	sub	sp, #124	; 0x7c
 8002c86:	af00      	add	r7, sp, #0
 8002c88:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002c8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	691b      	ldr	r3, [r3, #16]
 8002c90:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002c94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c96:	68d9      	ldr	r1, [r3, #12]
 8002c98:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c9a:	681a      	ldr	r2, [r3, #0]
 8002c9c:	ea40 0301 	orr.w	r3, r0, r1
 8002ca0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002ca2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ca4:	689a      	ldr	r2, [r3, #8]
 8002ca6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ca8:	691b      	ldr	r3, [r3, #16]
 8002caa:	431a      	orrs	r2, r3
 8002cac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002cae:	695b      	ldr	r3, [r3, #20]
 8002cb0:	431a      	orrs	r2, r3
 8002cb2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002cb4:	69db      	ldr	r3, [r3, #28]
 8002cb6:	4313      	orrs	r3, r2
 8002cb8:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8002cba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	68db      	ldr	r3, [r3, #12]
 8002cc0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002cc4:	f021 010c 	bic.w	r1, r1, #12
 8002cc8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002cca:	681a      	ldr	r2, [r3, #0]
 8002ccc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002cce:	430b      	orrs	r3, r1
 8002cd0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002cd2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	695b      	ldr	r3, [r3, #20]
 8002cd8:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002cdc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002cde:	6999      	ldr	r1, [r3, #24]
 8002ce0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ce2:	681a      	ldr	r2, [r3, #0]
 8002ce4:	ea40 0301 	orr.w	r3, r0, r1
 8002ce8:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002cea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002cec:	681a      	ldr	r2, [r3, #0]
 8002cee:	4bc5      	ldr	r3, [pc, #788]	; (8003004 <UART_SetConfig+0x384>)
 8002cf0:	429a      	cmp	r2, r3
 8002cf2:	d004      	beq.n	8002cfe <UART_SetConfig+0x7e>
 8002cf4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002cf6:	681a      	ldr	r2, [r3, #0]
 8002cf8:	4bc3      	ldr	r3, [pc, #780]	; (8003008 <UART_SetConfig+0x388>)
 8002cfa:	429a      	cmp	r2, r3
 8002cfc:	d103      	bne.n	8002d06 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002cfe:	f7ff fb7d 	bl	80023fc <HAL_RCC_GetPCLK2Freq>
 8002d02:	6778      	str	r0, [r7, #116]	; 0x74
 8002d04:	e002      	b.n	8002d0c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002d06:	f7ff fb65 	bl	80023d4 <HAL_RCC_GetPCLK1Freq>
 8002d0a:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d0e:	69db      	ldr	r3, [r3, #28]
 8002d10:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d14:	f040 80b6 	bne.w	8002e84 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002d18:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002d1a:	461c      	mov	r4, r3
 8002d1c:	f04f 0500 	mov.w	r5, #0
 8002d20:	4622      	mov	r2, r4
 8002d22:	462b      	mov	r3, r5
 8002d24:	1891      	adds	r1, r2, r2
 8002d26:	6439      	str	r1, [r7, #64]	; 0x40
 8002d28:	415b      	adcs	r3, r3
 8002d2a:	647b      	str	r3, [r7, #68]	; 0x44
 8002d2c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002d30:	1912      	adds	r2, r2, r4
 8002d32:	eb45 0303 	adc.w	r3, r5, r3
 8002d36:	f04f 0000 	mov.w	r0, #0
 8002d3a:	f04f 0100 	mov.w	r1, #0
 8002d3e:	00d9      	lsls	r1, r3, #3
 8002d40:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002d44:	00d0      	lsls	r0, r2, #3
 8002d46:	4602      	mov	r2, r0
 8002d48:	460b      	mov	r3, r1
 8002d4a:	1911      	adds	r1, r2, r4
 8002d4c:	6639      	str	r1, [r7, #96]	; 0x60
 8002d4e:	416b      	adcs	r3, r5
 8002d50:	667b      	str	r3, [r7, #100]	; 0x64
 8002d52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d54:	685b      	ldr	r3, [r3, #4]
 8002d56:	461a      	mov	r2, r3
 8002d58:	f04f 0300 	mov.w	r3, #0
 8002d5c:	1891      	adds	r1, r2, r2
 8002d5e:	63b9      	str	r1, [r7, #56]	; 0x38
 8002d60:	415b      	adcs	r3, r3
 8002d62:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002d64:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002d68:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8002d6c:	f7fd ff2c 	bl	8000bc8 <__aeabi_uldivmod>
 8002d70:	4602      	mov	r2, r0
 8002d72:	460b      	mov	r3, r1
 8002d74:	4ba5      	ldr	r3, [pc, #660]	; (800300c <UART_SetConfig+0x38c>)
 8002d76:	fba3 2302 	umull	r2, r3, r3, r2
 8002d7a:	095b      	lsrs	r3, r3, #5
 8002d7c:	011e      	lsls	r6, r3, #4
 8002d7e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002d80:	461c      	mov	r4, r3
 8002d82:	f04f 0500 	mov.w	r5, #0
 8002d86:	4622      	mov	r2, r4
 8002d88:	462b      	mov	r3, r5
 8002d8a:	1891      	adds	r1, r2, r2
 8002d8c:	6339      	str	r1, [r7, #48]	; 0x30
 8002d8e:	415b      	adcs	r3, r3
 8002d90:	637b      	str	r3, [r7, #52]	; 0x34
 8002d92:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002d96:	1912      	adds	r2, r2, r4
 8002d98:	eb45 0303 	adc.w	r3, r5, r3
 8002d9c:	f04f 0000 	mov.w	r0, #0
 8002da0:	f04f 0100 	mov.w	r1, #0
 8002da4:	00d9      	lsls	r1, r3, #3
 8002da6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002daa:	00d0      	lsls	r0, r2, #3
 8002dac:	4602      	mov	r2, r0
 8002dae:	460b      	mov	r3, r1
 8002db0:	1911      	adds	r1, r2, r4
 8002db2:	65b9      	str	r1, [r7, #88]	; 0x58
 8002db4:	416b      	adcs	r3, r5
 8002db6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002db8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002dba:	685b      	ldr	r3, [r3, #4]
 8002dbc:	461a      	mov	r2, r3
 8002dbe:	f04f 0300 	mov.w	r3, #0
 8002dc2:	1891      	adds	r1, r2, r2
 8002dc4:	62b9      	str	r1, [r7, #40]	; 0x28
 8002dc6:	415b      	adcs	r3, r3
 8002dc8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002dca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002dce:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8002dd2:	f7fd fef9 	bl	8000bc8 <__aeabi_uldivmod>
 8002dd6:	4602      	mov	r2, r0
 8002dd8:	460b      	mov	r3, r1
 8002dda:	4b8c      	ldr	r3, [pc, #560]	; (800300c <UART_SetConfig+0x38c>)
 8002ddc:	fba3 1302 	umull	r1, r3, r3, r2
 8002de0:	095b      	lsrs	r3, r3, #5
 8002de2:	2164      	movs	r1, #100	; 0x64
 8002de4:	fb01 f303 	mul.w	r3, r1, r3
 8002de8:	1ad3      	subs	r3, r2, r3
 8002dea:	00db      	lsls	r3, r3, #3
 8002dec:	3332      	adds	r3, #50	; 0x32
 8002dee:	4a87      	ldr	r2, [pc, #540]	; (800300c <UART_SetConfig+0x38c>)
 8002df0:	fba2 2303 	umull	r2, r3, r2, r3
 8002df4:	095b      	lsrs	r3, r3, #5
 8002df6:	005b      	lsls	r3, r3, #1
 8002df8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002dfc:	441e      	add	r6, r3
 8002dfe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002e00:	4618      	mov	r0, r3
 8002e02:	f04f 0100 	mov.w	r1, #0
 8002e06:	4602      	mov	r2, r0
 8002e08:	460b      	mov	r3, r1
 8002e0a:	1894      	adds	r4, r2, r2
 8002e0c:	623c      	str	r4, [r7, #32]
 8002e0e:	415b      	adcs	r3, r3
 8002e10:	627b      	str	r3, [r7, #36]	; 0x24
 8002e12:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002e16:	1812      	adds	r2, r2, r0
 8002e18:	eb41 0303 	adc.w	r3, r1, r3
 8002e1c:	f04f 0400 	mov.w	r4, #0
 8002e20:	f04f 0500 	mov.w	r5, #0
 8002e24:	00dd      	lsls	r5, r3, #3
 8002e26:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002e2a:	00d4      	lsls	r4, r2, #3
 8002e2c:	4622      	mov	r2, r4
 8002e2e:	462b      	mov	r3, r5
 8002e30:	1814      	adds	r4, r2, r0
 8002e32:	653c      	str	r4, [r7, #80]	; 0x50
 8002e34:	414b      	adcs	r3, r1
 8002e36:	657b      	str	r3, [r7, #84]	; 0x54
 8002e38:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	461a      	mov	r2, r3
 8002e3e:	f04f 0300 	mov.w	r3, #0
 8002e42:	1891      	adds	r1, r2, r2
 8002e44:	61b9      	str	r1, [r7, #24]
 8002e46:	415b      	adcs	r3, r3
 8002e48:	61fb      	str	r3, [r7, #28]
 8002e4a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002e4e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8002e52:	f7fd feb9 	bl	8000bc8 <__aeabi_uldivmod>
 8002e56:	4602      	mov	r2, r0
 8002e58:	460b      	mov	r3, r1
 8002e5a:	4b6c      	ldr	r3, [pc, #432]	; (800300c <UART_SetConfig+0x38c>)
 8002e5c:	fba3 1302 	umull	r1, r3, r3, r2
 8002e60:	095b      	lsrs	r3, r3, #5
 8002e62:	2164      	movs	r1, #100	; 0x64
 8002e64:	fb01 f303 	mul.w	r3, r1, r3
 8002e68:	1ad3      	subs	r3, r2, r3
 8002e6a:	00db      	lsls	r3, r3, #3
 8002e6c:	3332      	adds	r3, #50	; 0x32
 8002e6e:	4a67      	ldr	r2, [pc, #412]	; (800300c <UART_SetConfig+0x38c>)
 8002e70:	fba2 2303 	umull	r2, r3, r2, r3
 8002e74:	095b      	lsrs	r3, r3, #5
 8002e76:	f003 0207 	and.w	r2, r3, #7
 8002e7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	4432      	add	r2, r6
 8002e80:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002e82:	e0b9      	b.n	8002ff8 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002e84:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002e86:	461c      	mov	r4, r3
 8002e88:	f04f 0500 	mov.w	r5, #0
 8002e8c:	4622      	mov	r2, r4
 8002e8e:	462b      	mov	r3, r5
 8002e90:	1891      	adds	r1, r2, r2
 8002e92:	6139      	str	r1, [r7, #16]
 8002e94:	415b      	adcs	r3, r3
 8002e96:	617b      	str	r3, [r7, #20]
 8002e98:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002e9c:	1912      	adds	r2, r2, r4
 8002e9e:	eb45 0303 	adc.w	r3, r5, r3
 8002ea2:	f04f 0000 	mov.w	r0, #0
 8002ea6:	f04f 0100 	mov.w	r1, #0
 8002eaa:	00d9      	lsls	r1, r3, #3
 8002eac:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002eb0:	00d0      	lsls	r0, r2, #3
 8002eb2:	4602      	mov	r2, r0
 8002eb4:	460b      	mov	r3, r1
 8002eb6:	eb12 0804 	adds.w	r8, r2, r4
 8002eba:	eb43 0905 	adc.w	r9, r3, r5
 8002ebe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	f04f 0100 	mov.w	r1, #0
 8002ec8:	f04f 0200 	mov.w	r2, #0
 8002ecc:	f04f 0300 	mov.w	r3, #0
 8002ed0:	008b      	lsls	r3, r1, #2
 8002ed2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002ed6:	0082      	lsls	r2, r0, #2
 8002ed8:	4640      	mov	r0, r8
 8002eda:	4649      	mov	r1, r9
 8002edc:	f7fd fe74 	bl	8000bc8 <__aeabi_uldivmod>
 8002ee0:	4602      	mov	r2, r0
 8002ee2:	460b      	mov	r3, r1
 8002ee4:	4b49      	ldr	r3, [pc, #292]	; (800300c <UART_SetConfig+0x38c>)
 8002ee6:	fba3 2302 	umull	r2, r3, r3, r2
 8002eea:	095b      	lsrs	r3, r3, #5
 8002eec:	011e      	lsls	r6, r3, #4
 8002eee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	f04f 0100 	mov.w	r1, #0
 8002ef6:	4602      	mov	r2, r0
 8002ef8:	460b      	mov	r3, r1
 8002efa:	1894      	adds	r4, r2, r2
 8002efc:	60bc      	str	r4, [r7, #8]
 8002efe:	415b      	adcs	r3, r3
 8002f00:	60fb      	str	r3, [r7, #12]
 8002f02:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002f06:	1812      	adds	r2, r2, r0
 8002f08:	eb41 0303 	adc.w	r3, r1, r3
 8002f0c:	f04f 0400 	mov.w	r4, #0
 8002f10:	f04f 0500 	mov.w	r5, #0
 8002f14:	00dd      	lsls	r5, r3, #3
 8002f16:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002f1a:	00d4      	lsls	r4, r2, #3
 8002f1c:	4622      	mov	r2, r4
 8002f1e:	462b      	mov	r3, r5
 8002f20:	1814      	adds	r4, r2, r0
 8002f22:	64bc      	str	r4, [r7, #72]	; 0x48
 8002f24:	414b      	adcs	r3, r1
 8002f26:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002f28:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f2a:	685b      	ldr	r3, [r3, #4]
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	f04f 0100 	mov.w	r1, #0
 8002f32:	f04f 0200 	mov.w	r2, #0
 8002f36:	f04f 0300 	mov.w	r3, #0
 8002f3a:	008b      	lsls	r3, r1, #2
 8002f3c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002f40:	0082      	lsls	r2, r0, #2
 8002f42:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8002f46:	f7fd fe3f 	bl	8000bc8 <__aeabi_uldivmod>
 8002f4a:	4602      	mov	r2, r0
 8002f4c:	460b      	mov	r3, r1
 8002f4e:	4b2f      	ldr	r3, [pc, #188]	; (800300c <UART_SetConfig+0x38c>)
 8002f50:	fba3 1302 	umull	r1, r3, r3, r2
 8002f54:	095b      	lsrs	r3, r3, #5
 8002f56:	2164      	movs	r1, #100	; 0x64
 8002f58:	fb01 f303 	mul.w	r3, r1, r3
 8002f5c:	1ad3      	subs	r3, r2, r3
 8002f5e:	011b      	lsls	r3, r3, #4
 8002f60:	3332      	adds	r3, #50	; 0x32
 8002f62:	4a2a      	ldr	r2, [pc, #168]	; (800300c <UART_SetConfig+0x38c>)
 8002f64:	fba2 2303 	umull	r2, r3, r2, r3
 8002f68:	095b      	lsrs	r3, r3, #5
 8002f6a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002f6e:	441e      	add	r6, r3
 8002f70:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002f72:	4618      	mov	r0, r3
 8002f74:	f04f 0100 	mov.w	r1, #0
 8002f78:	4602      	mov	r2, r0
 8002f7a:	460b      	mov	r3, r1
 8002f7c:	1894      	adds	r4, r2, r2
 8002f7e:	603c      	str	r4, [r7, #0]
 8002f80:	415b      	adcs	r3, r3
 8002f82:	607b      	str	r3, [r7, #4]
 8002f84:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002f88:	1812      	adds	r2, r2, r0
 8002f8a:	eb41 0303 	adc.w	r3, r1, r3
 8002f8e:	f04f 0400 	mov.w	r4, #0
 8002f92:	f04f 0500 	mov.w	r5, #0
 8002f96:	00dd      	lsls	r5, r3, #3
 8002f98:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002f9c:	00d4      	lsls	r4, r2, #3
 8002f9e:	4622      	mov	r2, r4
 8002fa0:	462b      	mov	r3, r5
 8002fa2:	eb12 0a00 	adds.w	sl, r2, r0
 8002fa6:	eb43 0b01 	adc.w	fp, r3, r1
 8002faa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	4618      	mov	r0, r3
 8002fb0:	f04f 0100 	mov.w	r1, #0
 8002fb4:	f04f 0200 	mov.w	r2, #0
 8002fb8:	f04f 0300 	mov.w	r3, #0
 8002fbc:	008b      	lsls	r3, r1, #2
 8002fbe:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002fc2:	0082      	lsls	r2, r0, #2
 8002fc4:	4650      	mov	r0, sl
 8002fc6:	4659      	mov	r1, fp
 8002fc8:	f7fd fdfe 	bl	8000bc8 <__aeabi_uldivmod>
 8002fcc:	4602      	mov	r2, r0
 8002fce:	460b      	mov	r3, r1
 8002fd0:	4b0e      	ldr	r3, [pc, #56]	; (800300c <UART_SetConfig+0x38c>)
 8002fd2:	fba3 1302 	umull	r1, r3, r3, r2
 8002fd6:	095b      	lsrs	r3, r3, #5
 8002fd8:	2164      	movs	r1, #100	; 0x64
 8002fda:	fb01 f303 	mul.w	r3, r1, r3
 8002fde:	1ad3      	subs	r3, r2, r3
 8002fe0:	011b      	lsls	r3, r3, #4
 8002fe2:	3332      	adds	r3, #50	; 0x32
 8002fe4:	4a09      	ldr	r2, [pc, #36]	; (800300c <UART_SetConfig+0x38c>)
 8002fe6:	fba2 2303 	umull	r2, r3, r2, r3
 8002fea:	095b      	lsrs	r3, r3, #5
 8002fec:	f003 020f 	and.w	r2, r3, #15
 8002ff0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4432      	add	r2, r6
 8002ff6:	609a      	str	r2, [r3, #8]
}
 8002ff8:	bf00      	nop
 8002ffa:	377c      	adds	r7, #124	; 0x7c
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003002:	bf00      	nop
 8003004:	40011000 	.word	0x40011000
 8003008:	40011400 	.word	0x40011400
 800300c:	51eb851f 	.word	0x51eb851f

08003010 <__NVIC_SetPriority>:
{
 8003010:	b480      	push	{r7}
 8003012:	b083      	sub	sp, #12
 8003014:	af00      	add	r7, sp, #0
 8003016:	4603      	mov	r3, r0
 8003018:	6039      	str	r1, [r7, #0]
 800301a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800301c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003020:	2b00      	cmp	r3, #0
 8003022:	db0a      	blt.n	800303a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	b2da      	uxtb	r2, r3
 8003028:	490c      	ldr	r1, [pc, #48]	; (800305c <__NVIC_SetPriority+0x4c>)
 800302a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800302e:	0112      	lsls	r2, r2, #4
 8003030:	b2d2      	uxtb	r2, r2
 8003032:	440b      	add	r3, r1
 8003034:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003038:	e00a      	b.n	8003050 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	b2da      	uxtb	r2, r3
 800303e:	4908      	ldr	r1, [pc, #32]	; (8003060 <__NVIC_SetPriority+0x50>)
 8003040:	79fb      	ldrb	r3, [r7, #7]
 8003042:	f003 030f 	and.w	r3, r3, #15
 8003046:	3b04      	subs	r3, #4
 8003048:	0112      	lsls	r2, r2, #4
 800304a:	b2d2      	uxtb	r2, r2
 800304c:	440b      	add	r3, r1
 800304e:	761a      	strb	r2, [r3, #24]
}
 8003050:	bf00      	nop
 8003052:	370c      	adds	r7, #12
 8003054:	46bd      	mov	sp, r7
 8003056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305a:	4770      	bx	lr
 800305c:	e000e100 	.word	0xe000e100
 8003060:	e000ed00 	.word	0xe000ed00

08003064 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8003064:	b580      	push	{r7, lr}
 8003066:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8003068:	4b05      	ldr	r3, [pc, #20]	; (8003080 <SysTick_Handler+0x1c>)
 800306a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800306c:	f001 fd28 	bl	8004ac0 <xTaskGetSchedulerState>
 8003070:	4603      	mov	r3, r0
 8003072:	2b01      	cmp	r3, #1
 8003074:	d001      	beq.n	800307a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8003076:	f002 fb0f 	bl	8005698 <xPortSysTickHandler>
  }
}
 800307a:	bf00      	nop
 800307c:	bd80      	pop	{r7, pc}
 800307e:	bf00      	nop
 8003080:	e000e010 	.word	0xe000e010

08003084 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003084:	b580      	push	{r7, lr}
 8003086:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8003088:	2100      	movs	r1, #0
 800308a:	f06f 0004 	mvn.w	r0, #4
 800308e:	f7ff ffbf 	bl	8003010 <__NVIC_SetPriority>
#endif
}
 8003092:	bf00      	nop
 8003094:	bd80      	pop	{r7, pc}
	...

08003098 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003098:	b480      	push	{r7}
 800309a:	b083      	sub	sp, #12
 800309c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800309e:	f3ef 8305 	mrs	r3, IPSR
 80030a2:	603b      	str	r3, [r7, #0]
  return(result);
 80030a4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d003      	beq.n	80030b2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80030aa:	f06f 0305 	mvn.w	r3, #5
 80030ae:	607b      	str	r3, [r7, #4]
 80030b0:	e00c      	b.n	80030cc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80030b2:	4b0a      	ldr	r3, [pc, #40]	; (80030dc <osKernelInitialize+0x44>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d105      	bne.n	80030c6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80030ba:	4b08      	ldr	r3, [pc, #32]	; (80030dc <osKernelInitialize+0x44>)
 80030bc:	2201      	movs	r2, #1
 80030be:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80030c0:	2300      	movs	r3, #0
 80030c2:	607b      	str	r3, [r7, #4]
 80030c4:	e002      	b.n	80030cc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80030c6:	f04f 33ff 	mov.w	r3, #4294967295
 80030ca:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80030cc:	687b      	ldr	r3, [r7, #4]
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	370c      	adds	r7, #12
 80030d2:	46bd      	mov	sp, r7
 80030d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d8:	4770      	bx	lr
 80030da:	bf00      	nop
 80030dc:	20000204 	.word	0x20000204

080030e0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b082      	sub	sp, #8
 80030e4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80030e6:	f3ef 8305 	mrs	r3, IPSR
 80030ea:	603b      	str	r3, [r7, #0]
  return(result);
 80030ec:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d003      	beq.n	80030fa <osKernelStart+0x1a>
    stat = osErrorISR;
 80030f2:	f06f 0305 	mvn.w	r3, #5
 80030f6:	607b      	str	r3, [r7, #4]
 80030f8:	e010      	b.n	800311c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80030fa:	4b0b      	ldr	r3, [pc, #44]	; (8003128 <osKernelStart+0x48>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	2b01      	cmp	r3, #1
 8003100:	d109      	bne.n	8003116 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8003102:	f7ff ffbf 	bl	8003084 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8003106:	4b08      	ldr	r3, [pc, #32]	; (8003128 <osKernelStart+0x48>)
 8003108:	2202      	movs	r2, #2
 800310a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800310c:	f001 f87c 	bl	8004208 <vTaskStartScheduler>
      stat = osOK;
 8003110:	2300      	movs	r3, #0
 8003112:	607b      	str	r3, [r7, #4]
 8003114:	e002      	b.n	800311c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8003116:	f04f 33ff 	mov.w	r3, #4294967295
 800311a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800311c:	687b      	ldr	r3, [r7, #4]
}
 800311e:	4618      	mov	r0, r3
 8003120:	3708      	adds	r7, #8
 8003122:	46bd      	mov	sp, r7
 8003124:	bd80      	pop	{r7, pc}
 8003126:	bf00      	nop
 8003128:	20000204 	.word	0x20000204

0800312c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800312c:	b580      	push	{r7, lr}
 800312e:	b08e      	sub	sp, #56	; 0x38
 8003130:	af04      	add	r7, sp, #16
 8003132:	60f8      	str	r0, [r7, #12]
 8003134:	60b9      	str	r1, [r7, #8]
 8003136:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003138:	2300      	movs	r3, #0
 800313a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800313c:	f3ef 8305 	mrs	r3, IPSR
 8003140:	617b      	str	r3, [r7, #20]
  return(result);
 8003142:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8003144:	2b00      	cmp	r3, #0
 8003146:	d17e      	bne.n	8003246 <osThreadNew+0x11a>
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d07b      	beq.n	8003246 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800314e:	2380      	movs	r3, #128	; 0x80
 8003150:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8003152:	2318      	movs	r3, #24
 8003154:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8003156:	2300      	movs	r3, #0
 8003158:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800315a:	f04f 33ff 	mov.w	r3, #4294967295
 800315e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d045      	beq.n	80031f2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d002      	beq.n	8003174 <osThreadNew+0x48>
        name = attr->name;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	699b      	ldr	r3, [r3, #24]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d002      	beq.n	8003182 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	699b      	ldr	r3, [r3, #24]
 8003180:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003182:	69fb      	ldr	r3, [r7, #28]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d008      	beq.n	800319a <osThreadNew+0x6e>
 8003188:	69fb      	ldr	r3, [r7, #28]
 800318a:	2b38      	cmp	r3, #56	; 0x38
 800318c:	d805      	bhi.n	800319a <osThreadNew+0x6e>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	f003 0301 	and.w	r3, r3, #1
 8003196:	2b00      	cmp	r3, #0
 8003198:	d001      	beq.n	800319e <osThreadNew+0x72>
        return (NULL);
 800319a:	2300      	movs	r3, #0
 800319c:	e054      	b.n	8003248 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	695b      	ldr	r3, [r3, #20]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d003      	beq.n	80031ae <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	695b      	ldr	r3, [r3, #20]
 80031aa:	089b      	lsrs	r3, r3, #2
 80031ac:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	689b      	ldr	r3, [r3, #8]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d00e      	beq.n	80031d4 <osThreadNew+0xa8>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	68db      	ldr	r3, [r3, #12]
 80031ba:	2bbb      	cmp	r3, #187	; 0xbb
 80031bc:	d90a      	bls.n	80031d4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d006      	beq.n	80031d4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	695b      	ldr	r3, [r3, #20]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d002      	beq.n	80031d4 <osThreadNew+0xa8>
        mem = 1;
 80031ce:	2301      	movs	r3, #1
 80031d0:	61bb      	str	r3, [r7, #24]
 80031d2:	e010      	b.n	80031f6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	689b      	ldr	r3, [r3, #8]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d10c      	bne.n	80031f6 <osThreadNew+0xca>
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	68db      	ldr	r3, [r3, #12]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d108      	bne.n	80031f6 <osThreadNew+0xca>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	691b      	ldr	r3, [r3, #16]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d104      	bne.n	80031f6 <osThreadNew+0xca>
          mem = 0;
 80031ec:	2300      	movs	r3, #0
 80031ee:	61bb      	str	r3, [r7, #24]
 80031f0:	e001      	b.n	80031f6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80031f2:	2300      	movs	r3, #0
 80031f4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80031f6:	69bb      	ldr	r3, [r7, #24]
 80031f8:	2b01      	cmp	r3, #1
 80031fa:	d110      	bne.n	800321e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8003200:	687a      	ldr	r2, [r7, #4]
 8003202:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003204:	9202      	str	r2, [sp, #8]
 8003206:	9301      	str	r3, [sp, #4]
 8003208:	69fb      	ldr	r3, [r7, #28]
 800320a:	9300      	str	r3, [sp, #0]
 800320c:	68bb      	ldr	r3, [r7, #8]
 800320e:	6a3a      	ldr	r2, [r7, #32]
 8003210:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003212:	68f8      	ldr	r0, [r7, #12]
 8003214:	f000 fe0c 	bl	8003e30 <xTaskCreateStatic>
 8003218:	4603      	mov	r3, r0
 800321a:	613b      	str	r3, [r7, #16]
 800321c:	e013      	b.n	8003246 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800321e:	69bb      	ldr	r3, [r7, #24]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d110      	bne.n	8003246 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003224:	6a3b      	ldr	r3, [r7, #32]
 8003226:	b29a      	uxth	r2, r3
 8003228:	f107 0310 	add.w	r3, r7, #16
 800322c:	9301      	str	r3, [sp, #4]
 800322e:	69fb      	ldr	r3, [r7, #28]
 8003230:	9300      	str	r3, [sp, #0]
 8003232:	68bb      	ldr	r3, [r7, #8]
 8003234:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003236:	68f8      	ldr	r0, [r7, #12]
 8003238:	f000 fe57 	bl	8003eea <xTaskCreate>
 800323c:	4603      	mov	r3, r0
 800323e:	2b01      	cmp	r3, #1
 8003240:	d001      	beq.n	8003246 <osThreadNew+0x11a>
            hTask = NULL;
 8003242:	2300      	movs	r3, #0
 8003244:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003246:	693b      	ldr	r3, [r7, #16]
}
 8003248:	4618      	mov	r0, r3
 800324a:	3728      	adds	r7, #40	; 0x28
 800324c:	46bd      	mov	sp, r7
 800324e:	bd80      	pop	{r7, pc}

08003250 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8003250:	b580      	push	{r7, lr}
 8003252:	b084      	sub	sp, #16
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003258:	f3ef 8305 	mrs	r3, IPSR
 800325c:	60bb      	str	r3, [r7, #8]
  return(result);
 800325e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003260:	2b00      	cmp	r3, #0
 8003262:	d003      	beq.n	800326c <osDelay+0x1c>
    stat = osErrorISR;
 8003264:	f06f 0305 	mvn.w	r3, #5
 8003268:	60fb      	str	r3, [r7, #12]
 800326a:	e007      	b.n	800327c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800326c:	2300      	movs	r3, #0
 800326e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d002      	beq.n	800327c <osDelay+0x2c>
      vTaskDelay(ticks);
 8003276:	6878      	ldr	r0, [r7, #4]
 8003278:	f000 ff92 	bl	80041a0 <vTaskDelay>
    }
  }

  return (stat);
 800327c:	68fb      	ldr	r3, [r7, #12]
}
 800327e:	4618      	mov	r0, r3
 8003280:	3710      	adds	r7, #16
 8003282:	46bd      	mov	sp, r7
 8003284:	bd80      	pop	{r7, pc}
	...

08003288 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003288:	b480      	push	{r7}
 800328a:	b085      	sub	sp, #20
 800328c:	af00      	add	r7, sp, #0
 800328e:	60f8      	str	r0, [r7, #12]
 8003290:	60b9      	str	r1, [r7, #8]
 8003292:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	4a07      	ldr	r2, [pc, #28]	; (80032b4 <vApplicationGetIdleTaskMemory+0x2c>)
 8003298:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800329a:	68bb      	ldr	r3, [r7, #8]
 800329c:	4a06      	ldr	r2, [pc, #24]	; (80032b8 <vApplicationGetIdleTaskMemory+0x30>)
 800329e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2280      	movs	r2, #128	; 0x80
 80032a4:	601a      	str	r2, [r3, #0]
}
 80032a6:	bf00      	nop
 80032a8:	3714      	adds	r7, #20
 80032aa:	46bd      	mov	sp, r7
 80032ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b0:	4770      	bx	lr
 80032b2:	bf00      	nop
 80032b4:	20000208 	.word	0x20000208
 80032b8:	200002c4 	.word	0x200002c4

080032bc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80032bc:	b480      	push	{r7}
 80032be:	b085      	sub	sp, #20
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	60f8      	str	r0, [r7, #12]
 80032c4:	60b9      	str	r1, [r7, #8]
 80032c6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	4a07      	ldr	r2, [pc, #28]	; (80032e8 <vApplicationGetTimerTaskMemory+0x2c>)
 80032cc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80032ce:	68bb      	ldr	r3, [r7, #8]
 80032d0:	4a06      	ldr	r2, [pc, #24]	; (80032ec <vApplicationGetTimerTaskMemory+0x30>)
 80032d2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80032da:	601a      	str	r2, [r3, #0]
}
 80032dc:	bf00      	nop
 80032de:	3714      	adds	r7, #20
 80032e0:	46bd      	mov	sp, r7
 80032e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e6:	4770      	bx	lr
 80032e8:	200004c4 	.word	0x200004c4
 80032ec:	20000580 	.word	0x20000580

080032f0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80032f0:	b480      	push	{r7}
 80032f2:	b083      	sub	sp, #12
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	f103 0208 	add.w	r2, r3, #8
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	f04f 32ff 	mov.w	r2, #4294967295
 8003308:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	f103 0208 	add.w	r2, r3, #8
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	f103 0208 	add.w	r2, r3, #8
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2200      	movs	r2, #0
 8003322:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003324:	bf00      	nop
 8003326:	370c      	adds	r7, #12
 8003328:	46bd      	mov	sp, r7
 800332a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332e:	4770      	bx	lr

08003330 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003330:	b480      	push	{r7}
 8003332:	b083      	sub	sp, #12
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2200      	movs	r2, #0
 800333c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800333e:	bf00      	nop
 8003340:	370c      	adds	r7, #12
 8003342:	46bd      	mov	sp, r7
 8003344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003348:	4770      	bx	lr

0800334a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800334a:	b480      	push	{r7}
 800334c:	b085      	sub	sp, #20
 800334e:	af00      	add	r7, sp, #0
 8003350:	6078      	str	r0, [r7, #4]
 8003352:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	685b      	ldr	r3, [r3, #4]
 8003358:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	68fa      	ldr	r2, [r7, #12]
 800335e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	689a      	ldr	r2, [r3, #8]
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	689b      	ldr	r3, [r3, #8]
 800336c:	683a      	ldr	r2, [r7, #0]
 800336e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	683a      	ldr	r2, [r7, #0]
 8003374:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	687a      	ldr	r2, [r7, #4]
 800337a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	1c5a      	adds	r2, r3, #1
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	601a      	str	r2, [r3, #0]
}
 8003386:	bf00      	nop
 8003388:	3714      	adds	r7, #20
 800338a:	46bd      	mov	sp, r7
 800338c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003390:	4770      	bx	lr

08003392 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003392:	b480      	push	{r7}
 8003394:	b085      	sub	sp, #20
 8003396:	af00      	add	r7, sp, #0
 8003398:	6078      	str	r0, [r7, #4]
 800339a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80033a2:	68bb      	ldr	r3, [r7, #8]
 80033a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033a8:	d103      	bne.n	80033b2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	691b      	ldr	r3, [r3, #16]
 80033ae:	60fb      	str	r3, [r7, #12]
 80033b0:	e00c      	b.n	80033cc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	3308      	adds	r3, #8
 80033b6:	60fb      	str	r3, [r7, #12]
 80033b8:	e002      	b.n	80033c0 <vListInsert+0x2e>
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	60fb      	str	r3, [r7, #12]
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	68ba      	ldr	r2, [r7, #8]
 80033c8:	429a      	cmp	r2, r3
 80033ca:	d2f6      	bcs.n	80033ba <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	685a      	ldr	r2, [r3, #4]
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	683a      	ldr	r2, [r7, #0]
 80033da:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	68fa      	ldr	r2, [r7, #12]
 80033e0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	683a      	ldr	r2, [r7, #0]
 80033e6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	687a      	ldr	r2, [r7, #4]
 80033ec:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	1c5a      	adds	r2, r3, #1
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	601a      	str	r2, [r3, #0]
}
 80033f8:	bf00      	nop
 80033fa:	3714      	adds	r7, #20
 80033fc:	46bd      	mov	sp, r7
 80033fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003402:	4770      	bx	lr

08003404 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003404:	b480      	push	{r7}
 8003406:	b085      	sub	sp, #20
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	691b      	ldr	r3, [r3, #16]
 8003410:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	687a      	ldr	r2, [r7, #4]
 8003418:	6892      	ldr	r2, [r2, #8]
 800341a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	689b      	ldr	r3, [r3, #8]
 8003420:	687a      	ldr	r2, [r7, #4]
 8003422:	6852      	ldr	r2, [r2, #4]
 8003424:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	687a      	ldr	r2, [r7, #4]
 800342c:	429a      	cmp	r2, r3
 800342e:	d103      	bne.n	8003438 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	689a      	ldr	r2, [r3, #8]
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2200      	movs	r2, #0
 800343c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	1e5a      	subs	r2, r3, #1
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
}
 800344c:	4618      	mov	r0, r3
 800344e:	3714      	adds	r7, #20
 8003450:	46bd      	mov	sp, r7
 8003452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003456:	4770      	bx	lr

08003458 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b084      	sub	sp, #16
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
 8003460:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d10a      	bne.n	8003482 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800346c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003470:	f383 8811 	msr	BASEPRI, r3
 8003474:	f3bf 8f6f 	isb	sy
 8003478:	f3bf 8f4f 	dsb	sy
 800347c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800347e:	bf00      	nop
 8003480:	e7fe      	b.n	8003480 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003482:	f002 f877 	bl	8005574 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681a      	ldr	r2, [r3, #0]
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800348e:	68f9      	ldr	r1, [r7, #12]
 8003490:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003492:	fb01 f303 	mul.w	r3, r1, r3
 8003496:	441a      	add	r2, r3
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	2200      	movs	r2, #0
 80034a0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681a      	ldr	r2, [r3, #0]
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034b2:	3b01      	subs	r3, #1
 80034b4:	68f9      	ldr	r1, [r7, #12]
 80034b6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80034b8:	fb01 f303 	mul.w	r3, r1, r3
 80034bc:	441a      	add	r2, r3
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	22ff      	movs	r2, #255	; 0xff
 80034c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	22ff      	movs	r2, #255	; 0xff
 80034ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d114      	bne.n	8003502 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	691b      	ldr	r3, [r3, #16]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d01a      	beq.n	8003516 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	3310      	adds	r3, #16
 80034e4:	4618      	mov	r0, r3
 80034e6:	f001 f929 	bl	800473c <xTaskRemoveFromEventList>
 80034ea:	4603      	mov	r3, r0
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d012      	beq.n	8003516 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80034f0:	4b0c      	ldr	r3, [pc, #48]	; (8003524 <xQueueGenericReset+0xcc>)
 80034f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80034f6:	601a      	str	r2, [r3, #0]
 80034f8:	f3bf 8f4f 	dsb	sy
 80034fc:	f3bf 8f6f 	isb	sy
 8003500:	e009      	b.n	8003516 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	3310      	adds	r3, #16
 8003506:	4618      	mov	r0, r3
 8003508:	f7ff fef2 	bl	80032f0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	3324      	adds	r3, #36	; 0x24
 8003510:	4618      	mov	r0, r3
 8003512:	f7ff feed 	bl	80032f0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003516:	f002 f85d 	bl	80055d4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800351a:	2301      	movs	r3, #1
}
 800351c:	4618      	mov	r0, r3
 800351e:	3710      	adds	r7, #16
 8003520:	46bd      	mov	sp, r7
 8003522:	bd80      	pop	{r7, pc}
 8003524:	e000ed04 	.word	0xe000ed04

08003528 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003528:	b580      	push	{r7, lr}
 800352a:	b08e      	sub	sp, #56	; 0x38
 800352c:	af02      	add	r7, sp, #8
 800352e:	60f8      	str	r0, [r7, #12]
 8003530:	60b9      	str	r1, [r7, #8]
 8003532:	607a      	str	r2, [r7, #4]
 8003534:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	2b00      	cmp	r3, #0
 800353a:	d10a      	bne.n	8003552 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800353c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003540:	f383 8811 	msr	BASEPRI, r3
 8003544:	f3bf 8f6f 	isb	sy
 8003548:	f3bf 8f4f 	dsb	sy
 800354c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800354e:	bf00      	nop
 8003550:	e7fe      	b.n	8003550 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	2b00      	cmp	r3, #0
 8003556:	d10a      	bne.n	800356e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8003558:	f04f 0350 	mov.w	r3, #80	; 0x50
 800355c:	f383 8811 	msr	BASEPRI, r3
 8003560:	f3bf 8f6f 	isb	sy
 8003564:	f3bf 8f4f 	dsb	sy
 8003568:	627b      	str	r3, [r7, #36]	; 0x24
}
 800356a:	bf00      	nop
 800356c:	e7fe      	b.n	800356c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d002      	beq.n	800357a <xQueueGenericCreateStatic+0x52>
 8003574:	68bb      	ldr	r3, [r7, #8]
 8003576:	2b00      	cmp	r3, #0
 8003578:	d001      	beq.n	800357e <xQueueGenericCreateStatic+0x56>
 800357a:	2301      	movs	r3, #1
 800357c:	e000      	b.n	8003580 <xQueueGenericCreateStatic+0x58>
 800357e:	2300      	movs	r3, #0
 8003580:	2b00      	cmp	r3, #0
 8003582:	d10a      	bne.n	800359a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8003584:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003588:	f383 8811 	msr	BASEPRI, r3
 800358c:	f3bf 8f6f 	isb	sy
 8003590:	f3bf 8f4f 	dsb	sy
 8003594:	623b      	str	r3, [r7, #32]
}
 8003596:	bf00      	nop
 8003598:	e7fe      	b.n	8003598 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2b00      	cmp	r3, #0
 800359e:	d102      	bne.n	80035a6 <xQueueGenericCreateStatic+0x7e>
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d101      	bne.n	80035aa <xQueueGenericCreateStatic+0x82>
 80035a6:	2301      	movs	r3, #1
 80035a8:	e000      	b.n	80035ac <xQueueGenericCreateStatic+0x84>
 80035aa:	2300      	movs	r3, #0
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d10a      	bne.n	80035c6 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80035b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035b4:	f383 8811 	msr	BASEPRI, r3
 80035b8:	f3bf 8f6f 	isb	sy
 80035bc:	f3bf 8f4f 	dsb	sy
 80035c0:	61fb      	str	r3, [r7, #28]
}
 80035c2:	bf00      	nop
 80035c4:	e7fe      	b.n	80035c4 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80035c6:	2350      	movs	r3, #80	; 0x50
 80035c8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80035ca:	697b      	ldr	r3, [r7, #20]
 80035cc:	2b50      	cmp	r3, #80	; 0x50
 80035ce:	d00a      	beq.n	80035e6 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80035d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035d4:	f383 8811 	msr	BASEPRI, r3
 80035d8:	f3bf 8f6f 	isb	sy
 80035dc:	f3bf 8f4f 	dsb	sy
 80035e0:	61bb      	str	r3, [r7, #24]
}
 80035e2:	bf00      	nop
 80035e4:	e7fe      	b.n	80035e4 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80035e6:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80035ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d00d      	beq.n	800360e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80035f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035f4:	2201      	movs	r2, #1
 80035f6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80035fa:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80035fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003600:	9300      	str	r3, [sp, #0]
 8003602:	4613      	mov	r3, r2
 8003604:	687a      	ldr	r2, [r7, #4]
 8003606:	68b9      	ldr	r1, [r7, #8]
 8003608:	68f8      	ldr	r0, [r7, #12]
 800360a:	f000 f805 	bl	8003618 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800360e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8003610:	4618      	mov	r0, r3
 8003612:	3730      	adds	r7, #48	; 0x30
 8003614:	46bd      	mov	sp, r7
 8003616:	bd80      	pop	{r7, pc}

08003618 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b084      	sub	sp, #16
 800361c:	af00      	add	r7, sp, #0
 800361e:	60f8      	str	r0, [r7, #12]
 8003620:	60b9      	str	r1, [r7, #8]
 8003622:	607a      	str	r2, [r7, #4]
 8003624:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003626:	68bb      	ldr	r3, [r7, #8]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d103      	bne.n	8003634 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800362c:	69bb      	ldr	r3, [r7, #24]
 800362e:	69ba      	ldr	r2, [r7, #24]
 8003630:	601a      	str	r2, [r3, #0]
 8003632:	e002      	b.n	800363a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003634:	69bb      	ldr	r3, [r7, #24]
 8003636:	687a      	ldr	r2, [r7, #4]
 8003638:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800363a:	69bb      	ldr	r3, [r7, #24]
 800363c:	68fa      	ldr	r2, [r7, #12]
 800363e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003640:	69bb      	ldr	r3, [r7, #24]
 8003642:	68ba      	ldr	r2, [r7, #8]
 8003644:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003646:	2101      	movs	r1, #1
 8003648:	69b8      	ldr	r0, [r7, #24]
 800364a:	f7ff ff05 	bl	8003458 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800364e:	69bb      	ldr	r3, [r7, #24]
 8003650:	78fa      	ldrb	r2, [r7, #3]
 8003652:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003656:	bf00      	nop
 8003658:	3710      	adds	r7, #16
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}
	...

08003660 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b08e      	sub	sp, #56	; 0x38
 8003664:	af00      	add	r7, sp, #0
 8003666:	60f8      	str	r0, [r7, #12]
 8003668:	60b9      	str	r1, [r7, #8]
 800366a:	607a      	str	r2, [r7, #4]
 800366c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800366e:	2300      	movs	r3, #0
 8003670:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003676:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003678:	2b00      	cmp	r3, #0
 800367a:	d10a      	bne.n	8003692 <xQueueGenericSend+0x32>
	__asm volatile
 800367c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003680:	f383 8811 	msr	BASEPRI, r3
 8003684:	f3bf 8f6f 	isb	sy
 8003688:	f3bf 8f4f 	dsb	sy
 800368c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800368e:	bf00      	nop
 8003690:	e7fe      	b.n	8003690 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003692:	68bb      	ldr	r3, [r7, #8]
 8003694:	2b00      	cmp	r3, #0
 8003696:	d103      	bne.n	80036a0 <xQueueGenericSend+0x40>
 8003698:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800369a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800369c:	2b00      	cmp	r3, #0
 800369e:	d101      	bne.n	80036a4 <xQueueGenericSend+0x44>
 80036a0:	2301      	movs	r3, #1
 80036a2:	e000      	b.n	80036a6 <xQueueGenericSend+0x46>
 80036a4:	2300      	movs	r3, #0
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d10a      	bne.n	80036c0 <xQueueGenericSend+0x60>
	__asm volatile
 80036aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036ae:	f383 8811 	msr	BASEPRI, r3
 80036b2:	f3bf 8f6f 	isb	sy
 80036b6:	f3bf 8f4f 	dsb	sy
 80036ba:	627b      	str	r3, [r7, #36]	; 0x24
}
 80036bc:	bf00      	nop
 80036be:	e7fe      	b.n	80036be <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	2b02      	cmp	r3, #2
 80036c4:	d103      	bne.n	80036ce <xQueueGenericSend+0x6e>
 80036c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036ca:	2b01      	cmp	r3, #1
 80036cc:	d101      	bne.n	80036d2 <xQueueGenericSend+0x72>
 80036ce:	2301      	movs	r3, #1
 80036d0:	e000      	b.n	80036d4 <xQueueGenericSend+0x74>
 80036d2:	2300      	movs	r3, #0
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d10a      	bne.n	80036ee <xQueueGenericSend+0x8e>
	__asm volatile
 80036d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036dc:	f383 8811 	msr	BASEPRI, r3
 80036e0:	f3bf 8f6f 	isb	sy
 80036e4:	f3bf 8f4f 	dsb	sy
 80036e8:	623b      	str	r3, [r7, #32]
}
 80036ea:	bf00      	nop
 80036ec:	e7fe      	b.n	80036ec <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80036ee:	f001 f9e7 	bl	8004ac0 <xTaskGetSchedulerState>
 80036f2:	4603      	mov	r3, r0
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d102      	bne.n	80036fe <xQueueGenericSend+0x9e>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d101      	bne.n	8003702 <xQueueGenericSend+0xa2>
 80036fe:	2301      	movs	r3, #1
 8003700:	e000      	b.n	8003704 <xQueueGenericSend+0xa4>
 8003702:	2300      	movs	r3, #0
 8003704:	2b00      	cmp	r3, #0
 8003706:	d10a      	bne.n	800371e <xQueueGenericSend+0xbe>
	__asm volatile
 8003708:	f04f 0350 	mov.w	r3, #80	; 0x50
 800370c:	f383 8811 	msr	BASEPRI, r3
 8003710:	f3bf 8f6f 	isb	sy
 8003714:	f3bf 8f4f 	dsb	sy
 8003718:	61fb      	str	r3, [r7, #28]
}
 800371a:	bf00      	nop
 800371c:	e7fe      	b.n	800371c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800371e:	f001 ff29 	bl	8005574 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003722:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003724:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003726:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003728:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800372a:	429a      	cmp	r2, r3
 800372c:	d302      	bcc.n	8003734 <xQueueGenericSend+0xd4>
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	2b02      	cmp	r3, #2
 8003732:	d129      	bne.n	8003788 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003734:	683a      	ldr	r2, [r7, #0]
 8003736:	68b9      	ldr	r1, [r7, #8]
 8003738:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800373a:	f000 fa0b 	bl	8003b54 <prvCopyDataToQueue>
 800373e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003740:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003744:	2b00      	cmp	r3, #0
 8003746:	d010      	beq.n	800376a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003748:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800374a:	3324      	adds	r3, #36	; 0x24
 800374c:	4618      	mov	r0, r3
 800374e:	f000 fff5 	bl	800473c <xTaskRemoveFromEventList>
 8003752:	4603      	mov	r3, r0
 8003754:	2b00      	cmp	r3, #0
 8003756:	d013      	beq.n	8003780 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003758:	4b3f      	ldr	r3, [pc, #252]	; (8003858 <xQueueGenericSend+0x1f8>)
 800375a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800375e:	601a      	str	r2, [r3, #0]
 8003760:	f3bf 8f4f 	dsb	sy
 8003764:	f3bf 8f6f 	isb	sy
 8003768:	e00a      	b.n	8003780 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800376a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800376c:	2b00      	cmp	r3, #0
 800376e:	d007      	beq.n	8003780 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003770:	4b39      	ldr	r3, [pc, #228]	; (8003858 <xQueueGenericSend+0x1f8>)
 8003772:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003776:	601a      	str	r2, [r3, #0]
 8003778:	f3bf 8f4f 	dsb	sy
 800377c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003780:	f001 ff28 	bl	80055d4 <vPortExitCritical>
				return pdPASS;
 8003784:	2301      	movs	r3, #1
 8003786:	e063      	b.n	8003850 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d103      	bne.n	8003796 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800378e:	f001 ff21 	bl	80055d4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003792:	2300      	movs	r3, #0
 8003794:	e05c      	b.n	8003850 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003796:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003798:	2b00      	cmp	r3, #0
 800379a:	d106      	bne.n	80037aa <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800379c:	f107 0314 	add.w	r3, r7, #20
 80037a0:	4618      	mov	r0, r3
 80037a2:	f001 f82f 	bl	8004804 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80037a6:	2301      	movs	r3, #1
 80037a8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80037aa:	f001 ff13 	bl	80055d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80037ae:	f000 fd9b 	bl	80042e8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80037b2:	f001 fedf 	bl	8005574 <vPortEnterCritical>
 80037b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037b8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80037bc:	b25b      	sxtb	r3, r3
 80037be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037c2:	d103      	bne.n	80037cc <xQueueGenericSend+0x16c>
 80037c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037c6:	2200      	movs	r2, #0
 80037c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80037cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037ce:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80037d2:	b25b      	sxtb	r3, r3
 80037d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037d8:	d103      	bne.n	80037e2 <xQueueGenericSend+0x182>
 80037da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037dc:	2200      	movs	r2, #0
 80037de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80037e2:	f001 fef7 	bl	80055d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80037e6:	1d3a      	adds	r2, r7, #4
 80037e8:	f107 0314 	add.w	r3, r7, #20
 80037ec:	4611      	mov	r1, r2
 80037ee:	4618      	mov	r0, r3
 80037f0:	f001 f81e 	bl	8004830 <xTaskCheckForTimeOut>
 80037f4:	4603      	mov	r3, r0
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d124      	bne.n	8003844 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80037fa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80037fc:	f000 faa2 	bl	8003d44 <prvIsQueueFull>
 8003800:	4603      	mov	r3, r0
 8003802:	2b00      	cmp	r3, #0
 8003804:	d018      	beq.n	8003838 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003806:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003808:	3310      	adds	r3, #16
 800380a:	687a      	ldr	r2, [r7, #4]
 800380c:	4611      	mov	r1, r2
 800380e:	4618      	mov	r0, r3
 8003810:	f000 ff44 	bl	800469c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003814:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003816:	f000 fa2d 	bl	8003c74 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800381a:	f000 fd73 	bl	8004304 <xTaskResumeAll>
 800381e:	4603      	mov	r3, r0
 8003820:	2b00      	cmp	r3, #0
 8003822:	f47f af7c 	bne.w	800371e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8003826:	4b0c      	ldr	r3, [pc, #48]	; (8003858 <xQueueGenericSend+0x1f8>)
 8003828:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800382c:	601a      	str	r2, [r3, #0]
 800382e:	f3bf 8f4f 	dsb	sy
 8003832:	f3bf 8f6f 	isb	sy
 8003836:	e772      	b.n	800371e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003838:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800383a:	f000 fa1b 	bl	8003c74 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800383e:	f000 fd61 	bl	8004304 <xTaskResumeAll>
 8003842:	e76c      	b.n	800371e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003844:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003846:	f000 fa15 	bl	8003c74 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800384a:	f000 fd5b 	bl	8004304 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800384e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003850:	4618      	mov	r0, r3
 8003852:	3738      	adds	r7, #56	; 0x38
 8003854:	46bd      	mov	sp, r7
 8003856:	bd80      	pop	{r7, pc}
 8003858:	e000ed04 	.word	0xe000ed04

0800385c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b090      	sub	sp, #64	; 0x40
 8003860:	af00      	add	r7, sp, #0
 8003862:	60f8      	str	r0, [r7, #12]
 8003864:	60b9      	str	r1, [r7, #8]
 8003866:	607a      	str	r2, [r7, #4]
 8003868:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800386e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003870:	2b00      	cmp	r3, #0
 8003872:	d10a      	bne.n	800388a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8003874:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003878:	f383 8811 	msr	BASEPRI, r3
 800387c:	f3bf 8f6f 	isb	sy
 8003880:	f3bf 8f4f 	dsb	sy
 8003884:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8003886:	bf00      	nop
 8003888:	e7fe      	b.n	8003888 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800388a:	68bb      	ldr	r3, [r7, #8]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d103      	bne.n	8003898 <xQueueGenericSendFromISR+0x3c>
 8003890:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003892:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003894:	2b00      	cmp	r3, #0
 8003896:	d101      	bne.n	800389c <xQueueGenericSendFromISR+0x40>
 8003898:	2301      	movs	r3, #1
 800389a:	e000      	b.n	800389e <xQueueGenericSendFromISR+0x42>
 800389c:	2300      	movs	r3, #0
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d10a      	bne.n	80038b8 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80038a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038a6:	f383 8811 	msr	BASEPRI, r3
 80038aa:	f3bf 8f6f 	isb	sy
 80038ae:	f3bf 8f4f 	dsb	sy
 80038b2:	627b      	str	r3, [r7, #36]	; 0x24
}
 80038b4:	bf00      	nop
 80038b6:	e7fe      	b.n	80038b6 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	2b02      	cmp	r3, #2
 80038bc:	d103      	bne.n	80038c6 <xQueueGenericSendFromISR+0x6a>
 80038be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038c2:	2b01      	cmp	r3, #1
 80038c4:	d101      	bne.n	80038ca <xQueueGenericSendFromISR+0x6e>
 80038c6:	2301      	movs	r3, #1
 80038c8:	e000      	b.n	80038cc <xQueueGenericSendFromISR+0x70>
 80038ca:	2300      	movs	r3, #0
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d10a      	bne.n	80038e6 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80038d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038d4:	f383 8811 	msr	BASEPRI, r3
 80038d8:	f3bf 8f6f 	isb	sy
 80038dc:	f3bf 8f4f 	dsb	sy
 80038e0:	623b      	str	r3, [r7, #32]
}
 80038e2:	bf00      	nop
 80038e4:	e7fe      	b.n	80038e4 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80038e6:	f001 ff27 	bl	8005738 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80038ea:	f3ef 8211 	mrs	r2, BASEPRI
 80038ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038f2:	f383 8811 	msr	BASEPRI, r3
 80038f6:	f3bf 8f6f 	isb	sy
 80038fa:	f3bf 8f4f 	dsb	sy
 80038fe:	61fa      	str	r2, [r7, #28]
 8003900:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003902:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003904:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003906:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003908:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800390a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800390c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800390e:	429a      	cmp	r2, r3
 8003910:	d302      	bcc.n	8003918 <xQueueGenericSendFromISR+0xbc>
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	2b02      	cmp	r3, #2
 8003916:	d12f      	bne.n	8003978 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003918:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800391a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800391e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003922:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003924:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003926:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003928:	683a      	ldr	r2, [r7, #0]
 800392a:	68b9      	ldr	r1, [r7, #8]
 800392c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800392e:	f000 f911 	bl	8003b54 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003932:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8003936:	f1b3 3fff 	cmp.w	r3, #4294967295
 800393a:	d112      	bne.n	8003962 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800393c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800393e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003940:	2b00      	cmp	r3, #0
 8003942:	d016      	beq.n	8003972 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003944:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003946:	3324      	adds	r3, #36	; 0x24
 8003948:	4618      	mov	r0, r3
 800394a:	f000 fef7 	bl	800473c <xTaskRemoveFromEventList>
 800394e:	4603      	mov	r3, r0
 8003950:	2b00      	cmp	r3, #0
 8003952:	d00e      	beq.n	8003972 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d00b      	beq.n	8003972 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2201      	movs	r2, #1
 800395e:	601a      	str	r2, [r3, #0]
 8003960:	e007      	b.n	8003972 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003962:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003966:	3301      	adds	r3, #1
 8003968:	b2db      	uxtb	r3, r3
 800396a:	b25a      	sxtb	r2, r3
 800396c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800396e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8003972:	2301      	movs	r3, #1
 8003974:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8003976:	e001      	b.n	800397c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003978:	2300      	movs	r3, #0
 800397a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800397c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800397e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003980:	697b      	ldr	r3, [r7, #20]
 8003982:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003986:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003988:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800398a:	4618      	mov	r0, r3
 800398c:	3740      	adds	r7, #64	; 0x40
 800398e:	46bd      	mov	sp, r7
 8003990:	bd80      	pop	{r7, pc}
	...

08003994 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b08c      	sub	sp, #48	; 0x30
 8003998:	af00      	add	r7, sp, #0
 800399a:	60f8      	str	r0, [r7, #12]
 800399c:	60b9      	str	r1, [r7, #8]
 800399e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80039a0:	2300      	movs	r3, #0
 80039a2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80039a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d10a      	bne.n	80039c4 <xQueueReceive+0x30>
	__asm volatile
 80039ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039b2:	f383 8811 	msr	BASEPRI, r3
 80039b6:	f3bf 8f6f 	isb	sy
 80039ba:	f3bf 8f4f 	dsb	sy
 80039be:	623b      	str	r3, [r7, #32]
}
 80039c0:	bf00      	nop
 80039c2:	e7fe      	b.n	80039c2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80039c4:	68bb      	ldr	r3, [r7, #8]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d103      	bne.n	80039d2 <xQueueReceive+0x3e>
 80039ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d101      	bne.n	80039d6 <xQueueReceive+0x42>
 80039d2:	2301      	movs	r3, #1
 80039d4:	e000      	b.n	80039d8 <xQueueReceive+0x44>
 80039d6:	2300      	movs	r3, #0
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d10a      	bne.n	80039f2 <xQueueReceive+0x5e>
	__asm volatile
 80039dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039e0:	f383 8811 	msr	BASEPRI, r3
 80039e4:	f3bf 8f6f 	isb	sy
 80039e8:	f3bf 8f4f 	dsb	sy
 80039ec:	61fb      	str	r3, [r7, #28]
}
 80039ee:	bf00      	nop
 80039f0:	e7fe      	b.n	80039f0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80039f2:	f001 f865 	bl	8004ac0 <xTaskGetSchedulerState>
 80039f6:	4603      	mov	r3, r0
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d102      	bne.n	8003a02 <xQueueReceive+0x6e>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d101      	bne.n	8003a06 <xQueueReceive+0x72>
 8003a02:	2301      	movs	r3, #1
 8003a04:	e000      	b.n	8003a08 <xQueueReceive+0x74>
 8003a06:	2300      	movs	r3, #0
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d10a      	bne.n	8003a22 <xQueueReceive+0x8e>
	__asm volatile
 8003a0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a10:	f383 8811 	msr	BASEPRI, r3
 8003a14:	f3bf 8f6f 	isb	sy
 8003a18:	f3bf 8f4f 	dsb	sy
 8003a1c:	61bb      	str	r3, [r7, #24]
}
 8003a1e:	bf00      	nop
 8003a20:	e7fe      	b.n	8003a20 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003a22:	f001 fda7 	bl	8005574 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003a26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a2a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003a2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d01f      	beq.n	8003a72 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003a32:	68b9      	ldr	r1, [r7, #8]
 8003a34:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003a36:	f000 f8f7 	bl	8003c28 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a3c:	1e5a      	subs	r2, r3, #1
 8003a3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a40:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003a42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a44:	691b      	ldr	r3, [r3, #16]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d00f      	beq.n	8003a6a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003a4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a4c:	3310      	adds	r3, #16
 8003a4e:	4618      	mov	r0, r3
 8003a50:	f000 fe74 	bl	800473c <xTaskRemoveFromEventList>
 8003a54:	4603      	mov	r3, r0
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d007      	beq.n	8003a6a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003a5a:	4b3d      	ldr	r3, [pc, #244]	; (8003b50 <xQueueReceive+0x1bc>)
 8003a5c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a60:	601a      	str	r2, [r3, #0]
 8003a62:	f3bf 8f4f 	dsb	sy
 8003a66:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003a6a:	f001 fdb3 	bl	80055d4 <vPortExitCritical>
				return pdPASS;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	e069      	b.n	8003b46 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d103      	bne.n	8003a80 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003a78:	f001 fdac 	bl	80055d4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	e062      	b.n	8003b46 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003a80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d106      	bne.n	8003a94 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003a86:	f107 0310 	add.w	r3, r7, #16
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	f000 feba 	bl	8004804 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003a90:	2301      	movs	r3, #1
 8003a92:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003a94:	f001 fd9e 	bl	80055d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003a98:	f000 fc26 	bl	80042e8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003a9c:	f001 fd6a 	bl	8005574 <vPortEnterCritical>
 8003aa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003aa2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003aa6:	b25b      	sxtb	r3, r3
 8003aa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003aac:	d103      	bne.n	8003ab6 <xQueueReceive+0x122>
 8003aae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ab6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ab8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003abc:	b25b      	sxtb	r3, r3
 8003abe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ac2:	d103      	bne.n	8003acc <xQueueReceive+0x138>
 8003ac4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003acc:	f001 fd82 	bl	80055d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003ad0:	1d3a      	adds	r2, r7, #4
 8003ad2:	f107 0310 	add.w	r3, r7, #16
 8003ad6:	4611      	mov	r1, r2
 8003ad8:	4618      	mov	r0, r3
 8003ada:	f000 fea9 	bl	8004830 <xTaskCheckForTimeOut>
 8003ade:	4603      	mov	r3, r0
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d123      	bne.n	8003b2c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003ae4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003ae6:	f000 f917 	bl	8003d18 <prvIsQueueEmpty>
 8003aea:	4603      	mov	r3, r0
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d017      	beq.n	8003b20 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003af0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003af2:	3324      	adds	r3, #36	; 0x24
 8003af4:	687a      	ldr	r2, [r7, #4]
 8003af6:	4611      	mov	r1, r2
 8003af8:	4618      	mov	r0, r3
 8003afa:	f000 fdcf 	bl	800469c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003afe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003b00:	f000 f8b8 	bl	8003c74 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003b04:	f000 fbfe 	bl	8004304 <xTaskResumeAll>
 8003b08:	4603      	mov	r3, r0
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d189      	bne.n	8003a22 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8003b0e:	4b10      	ldr	r3, [pc, #64]	; (8003b50 <xQueueReceive+0x1bc>)
 8003b10:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003b14:	601a      	str	r2, [r3, #0]
 8003b16:	f3bf 8f4f 	dsb	sy
 8003b1a:	f3bf 8f6f 	isb	sy
 8003b1e:	e780      	b.n	8003a22 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003b20:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003b22:	f000 f8a7 	bl	8003c74 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003b26:	f000 fbed 	bl	8004304 <xTaskResumeAll>
 8003b2a:	e77a      	b.n	8003a22 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003b2c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003b2e:	f000 f8a1 	bl	8003c74 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003b32:	f000 fbe7 	bl	8004304 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003b36:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003b38:	f000 f8ee 	bl	8003d18 <prvIsQueueEmpty>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	f43f af6f 	beq.w	8003a22 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003b44:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	3730      	adds	r7, #48	; 0x30
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}
 8003b4e:	bf00      	nop
 8003b50:	e000ed04 	.word	0xe000ed04

08003b54 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b086      	sub	sp, #24
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	60f8      	str	r0, [r7, #12]
 8003b5c:	60b9      	str	r1, [r7, #8]
 8003b5e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003b60:	2300      	movs	r3, #0
 8003b62:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b68:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d10d      	bne.n	8003b8e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d14d      	bne.n	8003c16 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	689b      	ldr	r3, [r3, #8]
 8003b7e:	4618      	mov	r0, r3
 8003b80:	f000 ffbc 	bl	8004afc <xTaskPriorityDisinherit>
 8003b84:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	2200      	movs	r2, #0
 8003b8a:	609a      	str	r2, [r3, #8]
 8003b8c:	e043      	b.n	8003c16 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d119      	bne.n	8003bc8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	6858      	ldr	r0, [r3, #4]
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b9c:	461a      	mov	r2, r3
 8003b9e:	68b9      	ldr	r1, [r7, #8]
 8003ba0:	f002 f920 	bl	8005de4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	685a      	ldr	r2, [r3, #4]
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bac:	441a      	add	r2, r3
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	685a      	ldr	r2, [r3, #4]
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	689b      	ldr	r3, [r3, #8]
 8003bba:	429a      	cmp	r2, r3
 8003bbc:	d32b      	bcc.n	8003c16 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681a      	ldr	r2, [r3, #0]
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	605a      	str	r2, [r3, #4]
 8003bc6:	e026      	b.n	8003c16 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	68d8      	ldr	r0, [r3, #12]
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bd0:	461a      	mov	r2, r3
 8003bd2:	68b9      	ldr	r1, [r7, #8]
 8003bd4:	f002 f906 	bl	8005de4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	68da      	ldr	r2, [r3, #12]
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003be0:	425b      	negs	r3, r3
 8003be2:	441a      	add	r2, r3
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	68da      	ldr	r2, [r3, #12]
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	429a      	cmp	r2, r3
 8003bf2:	d207      	bcs.n	8003c04 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	689a      	ldr	r2, [r3, #8]
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bfc:	425b      	negs	r3, r3
 8003bfe:	441a      	add	r2, r3
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2b02      	cmp	r3, #2
 8003c08:	d105      	bne.n	8003c16 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003c0a:	693b      	ldr	r3, [r7, #16]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d002      	beq.n	8003c16 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003c10:	693b      	ldr	r3, [r7, #16]
 8003c12:	3b01      	subs	r3, #1
 8003c14:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003c16:	693b      	ldr	r3, [r7, #16]
 8003c18:	1c5a      	adds	r2, r3, #1
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8003c1e:	697b      	ldr	r3, [r7, #20]
}
 8003c20:	4618      	mov	r0, r3
 8003c22:	3718      	adds	r7, #24
 8003c24:	46bd      	mov	sp, r7
 8003c26:	bd80      	pop	{r7, pc}

08003c28 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b082      	sub	sp, #8
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
 8003c30:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d018      	beq.n	8003c6c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	68da      	ldr	r2, [r3, #12]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c42:	441a      	add	r2, r3
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	68da      	ldr	r2, [r3, #12]
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	689b      	ldr	r3, [r3, #8]
 8003c50:	429a      	cmp	r2, r3
 8003c52:	d303      	bcc.n	8003c5c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681a      	ldr	r2, [r3, #0]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	68d9      	ldr	r1, [r3, #12]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c64:	461a      	mov	r2, r3
 8003c66:	6838      	ldr	r0, [r7, #0]
 8003c68:	f002 f8bc 	bl	8005de4 <memcpy>
	}
}
 8003c6c:	bf00      	nop
 8003c6e:	3708      	adds	r7, #8
 8003c70:	46bd      	mov	sp, r7
 8003c72:	bd80      	pop	{r7, pc}

08003c74 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b084      	sub	sp, #16
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003c7c:	f001 fc7a 	bl	8005574 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003c86:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003c88:	e011      	b.n	8003cae <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d012      	beq.n	8003cb8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	3324      	adds	r3, #36	; 0x24
 8003c96:	4618      	mov	r0, r3
 8003c98:	f000 fd50 	bl	800473c <xTaskRemoveFromEventList>
 8003c9c:	4603      	mov	r3, r0
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d001      	beq.n	8003ca6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003ca2:	f000 fe27 	bl	80048f4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003ca6:	7bfb      	ldrb	r3, [r7, #15]
 8003ca8:	3b01      	subs	r3, #1
 8003caa:	b2db      	uxtb	r3, r3
 8003cac:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003cae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	dce9      	bgt.n	8003c8a <prvUnlockQueue+0x16>
 8003cb6:	e000      	b.n	8003cba <prvUnlockQueue+0x46>
					break;
 8003cb8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	22ff      	movs	r2, #255	; 0xff
 8003cbe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8003cc2:	f001 fc87 	bl	80055d4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003cc6:	f001 fc55 	bl	8005574 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003cd0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003cd2:	e011      	b.n	8003cf8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	691b      	ldr	r3, [r3, #16]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d012      	beq.n	8003d02 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	3310      	adds	r3, #16
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	f000 fd2b 	bl	800473c <xTaskRemoveFromEventList>
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d001      	beq.n	8003cf0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003cec:	f000 fe02 	bl	80048f4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003cf0:	7bbb      	ldrb	r3, [r7, #14]
 8003cf2:	3b01      	subs	r3, #1
 8003cf4:	b2db      	uxtb	r3, r3
 8003cf6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003cf8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	dce9      	bgt.n	8003cd4 <prvUnlockQueue+0x60>
 8003d00:	e000      	b.n	8003d04 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003d02:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	22ff      	movs	r2, #255	; 0xff
 8003d08:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003d0c:	f001 fc62 	bl	80055d4 <vPortExitCritical>
}
 8003d10:	bf00      	nop
 8003d12:	3710      	adds	r7, #16
 8003d14:	46bd      	mov	sp, r7
 8003d16:	bd80      	pop	{r7, pc}

08003d18 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b084      	sub	sp, #16
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003d20:	f001 fc28 	bl	8005574 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d102      	bne.n	8003d32 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003d2c:	2301      	movs	r3, #1
 8003d2e:	60fb      	str	r3, [r7, #12]
 8003d30:	e001      	b.n	8003d36 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003d32:	2300      	movs	r3, #0
 8003d34:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003d36:	f001 fc4d 	bl	80055d4 <vPortExitCritical>

	return xReturn;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
}
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	3710      	adds	r7, #16
 8003d40:	46bd      	mov	sp, r7
 8003d42:	bd80      	pop	{r7, pc}

08003d44 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b084      	sub	sp, #16
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003d4c:	f001 fc12 	bl	8005574 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d58:	429a      	cmp	r2, r3
 8003d5a:	d102      	bne.n	8003d62 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	60fb      	str	r3, [r7, #12]
 8003d60:	e001      	b.n	8003d66 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003d62:	2300      	movs	r3, #0
 8003d64:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003d66:	f001 fc35 	bl	80055d4 <vPortExitCritical>

	return xReturn;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
}
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	3710      	adds	r7, #16
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bd80      	pop	{r7, pc}

08003d74 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003d74:	b480      	push	{r7}
 8003d76:	b085      	sub	sp, #20
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
 8003d7c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003d7e:	2300      	movs	r3, #0
 8003d80:	60fb      	str	r3, [r7, #12]
 8003d82:	e014      	b.n	8003dae <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003d84:	4a0f      	ldr	r2, [pc, #60]	; (8003dc4 <vQueueAddToRegistry+0x50>)
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d10b      	bne.n	8003da8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003d90:	490c      	ldr	r1, [pc, #48]	; (8003dc4 <vQueueAddToRegistry+0x50>)
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	683a      	ldr	r2, [r7, #0]
 8003d96:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003d9a:	4a0a      	ldr	r2, [pc, #40]	; (8003dc4 <vQueueAddToRegistry+0x50>)
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	00db      	lsls	r3, r3, #3
 8003da0:	4413      	add	r3, r2
 8003da2:	687a      	ldr	r2, [r7, #4]
 8003da4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003da6:	e006      	b.n	8003db6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	3301      	adds	r3, #1
 8003dac:	60fb      	str	r3, [r7, #12]
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	2b07      	cmp	r3, #7
 8003db2:	d9e7      	bls.n	8003d84 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003db4:	bf00      	nop
 8003db6:	bf00      	nop
 8003db8:	3714      	adds	r7, #20
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc0:	4770      	bx	lr
 8003dc2:	bf00      	nop
 8003dc4:	20005514 	.word	0x20005514

08003dc8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b086      	sub	sp, #24
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	60f8      	str	r0, [r7, #12]
 8003dd0:	60b9      	str	r1, [r7, #8]
 8003dd2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003dd8:	f001 fbcc 	bl	8005574 <vPortEnterCritical>
 8003ddc:	697b      	ldr	r3, [r7, #20]
 8003dde:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003de2:	b25b      	sxtb	r3, r3
 8003de4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003de8:	d103      	bne.n	8003df2 <vQueueWaitForMessageRestricted+0x2a>
 8003dea:	697b      	ldr	r3, [r7, #20]
 8003dec:	2200      	movs	r2, #0
 8003dee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003df2:	697b      	ldr	r3, [r7, #20]
 8003df4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003df8:	b25b      	sxtb	r3, r3
 8003dfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dfe:	d103      	bne.n	8003e08 <vQueueWaitForMessageRestricted+0x40>
 8003e00:	697b      	ldr	r3, [r7, #20]
 8003e02:	2200      	movs	r2, #0
 8003e04:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003e08:	f001 fbe4 	bl	80055d4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003e0c:	697b      	ldr	r3, [r7, #20]
 8003e0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d106      	bne.n	8003e22 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003e14:	697b      	ldr	r3, [r7, #20]
 8003e16:	3324      	adds	r3, #36	; 0x24
 8003e18:	687a      	ldr	r2, [r7, #4]
 8003e1a:	68b9      	ldr	r1, [r7, #8]
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	f000 fc61 	bl	80046e4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003e22:	6978      	ldr	r0, [r7, #20]
 8003e24:	f7ff ff26 	bl	8003c74 <prvUnlockQueue>
	}
 8003e28:	bf00      	nop
 8003e2a:	3718      	adds	r7, #24
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	bd80      	pop	{r7, pc}

08003e30 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b08e      	sub	sp, #56	; 0x38
 8003e34:	af04      	add	r7, sp, #16
 8003e36:	60f8      	str	r0, [r7, #12]
 8003e38:	60b9      	str	r1, [r7, #8]
 8003e3a:	607a      	str	r2, [r7, #4]
 8003e3c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003e3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d10a      	bne.n	8003e5a <xTaskCreateStatic+0x2a>
	__asm volatile
 8003e44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e48:	f383 8811 	msr	BASEPRI, r3
 8003e4c:	f3bf 8f6f 	isb	sy
 8003e50:	f3bf 8f4f 	dsb	sy
 8003e54:	623b      	str	r3, [r7, #32]
}
 8003e56:	bf00      	nop
 8003e58:	e7fe      	b.n	8003e58 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003e5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d10a      	bne.n	8003e76 <xTaskCreateStatic+0x46>
	__asm volatile
 8003e60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e64:	f383 8811 	msr	BASEPRI, r3
 8003e68:	f3bf 8f6f 	isb	sy
 8003e6c:	f3bf 8f4f 	dsb	sy
 8003e70:	61fb      	str	r3, [r7, #28]
}
 8003e72:	bf00      	nop
 8003e74:	e7fe      	b.n	8003e74 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003e76:	23bc      	movs	r3, #188	; 0xbc
 8003e78:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003e7a:	693b      	ldr	r3, [r7, #16]
 8003e7c:	2bbc      	cmp	r3, #188	; 0xbc
 8003e7e:	d00a      	beq.n	8003e96 <xTaskCreateStatic+0x66>
	__asm volatile
 8003e80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e84:	f383 8811 	msr	BASEPRI, r3
 8003e88:	f3bf 8f6f 	isb	sy
 8003e8c:	f3bf 8f4f 	dsb	sy
 8003e90:	61bb      	str	r3, [r7, #24]
}
 8003e92:	bf00      	nop
 8003e94:	e7fe      	b.n	8003e94 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003e96:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003e98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d01e      	beq.n	8003edc <xTaskCreateStatic+0xac>
 8003e9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d01b      	beq.n	8003edc <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003ea4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ea6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003ea8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eaa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003eac:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eb0:	2202      	movs	r2, #2
 8003eb2:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	9303      	str	r3, [sp, #12]
 8003eba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ebc:	9302      	str	r3, [sp, #8]
 8003ebe:	f107 0314 	add.w	r3, r7, #20
 8003ec2:	9301      	str	r3, [sp, #4]
 8003ec4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ec6:	9300      	str	r3, [sp, #0]
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	687a      	ldr	r2, [r7, #4]
 8003ecc:	68b9      	ldr	r1, [r7, #8]
 8003ece:	68f8      	ldr	r0, [r7, #12]
 8003ed0:	f000 f850 	bl	8003f74 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003ed4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003ed6:	f000 f8f3 	bl	80040c0 <prvAddNewTaskToReadyList>
 8003eda:	e001      	b.n	8003ee0 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8003edc:	2300      	movs	r3, #0
 8003ede:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003ee0:	697b      	ldr	r3, [r7, #20]
	}
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	3728      	adds	r7, #40	; 0x28
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bd80      	pop	{r7, pc}

08003eea <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003eea:	b580      	push	{r7, lr}
 8003eec:	b08c      	sub	sp, #48	; 0x30
 8003eee:	af04      	add	r7, sp, #16
 8003ef0:	60f8      	str	r0, [r7, #12]
 8003ef2:	60b9      	str	r1, [r7, #8]
 8003ef4:	603b      	str	r3, [r7, #0]
 8003ef6:	4613      	mov	r3, r2
 8003ef8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003efa:	88fb      	ldrh	r3, [r7, #6]
 8003efc:	009b      	lsls	r3, r3, #2
 8003efe:	4618      	mov	r0, r3
 8003f00:	f001 fc5a 	bl	80057b8 <pvPortMalloc>
 8003f04:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003f06:	697b      	ldr	r3, [r7, #20]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d00e      	beq.n	8003f2a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003f0c:	20bc      	movs	r0, #188	; 0xbc
 8003f0e:	f001 fc53 	bl	80057b8 <pvPortMalloc>
 8003f12:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003f14:	69fb      	ldr	r3, [r7, #28]
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d003      	beq.n	8003f22 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003f1a:	69fb      	ldr	r3, [r7, #28]
 8003f1c:	697a      	ldr	r2, [r7, #20]
 8003f1e:	631a      	str	r2, [r3, #48]	; 0x30
 8003f20:	e005      	b.n	8003f2e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003f22:	6978      	ldr	r0, [r7, #20]
 8003f24:	f001 fd14 	bl	8005950 <vPortFree>
 8003f28:	e001      	b.n	8003f2e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003f2e:	69fb      	ldr	r3, [r7, #28]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d017      	beq.n	8003f64 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003f34:	69fb      	ldr	r3, [r7, #28]
 8003f36:	2200      	movs	r2, #0
 8003f38:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003f3c:	88fa      	ldrh	r2, [r7, #6]
 8003f3e:	2300      	movs	r3, #0
 8003f40:	9303      	str	r3, [sp, #12]
 8003f42:	69fb      	ldr	r3, [r7, #28]
 8003f44:	9302      	str	r3, [sp, #8]
 8003f46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f48:	9301      	str	r3, [sp, #4]
 8003f4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f4c:	9300      	str	r3, [sp, #0]
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	68b9      	ldr	r1, [r7, #8]
 8003f52:	68f8      	ldr	r0, [r7, #12]
 8003f54:	f000 f80e 	bl	8003f74 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003f58:	69f8      	ldr	r0, [r7, #28]
 8003f5a:	f000 f8b1 	bl	80040c0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003f5e:	2301      	movs	r3, #1
 8003f60:	61bb      	str	r3, [r7, #24]
 8003f62:	e002      	b.n	8003f6a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003f64:	f04f 33ff 	mov.w	r3, #4294967295
 8003f68:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003f6a:	69bb      	ldr	r3, [r7, #24]
	}
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	3720      	adds	r7, #32
 8003f70:	46bd      	mov	sp, r7
 8003f72:	bd80      	pop	{r7, pc}

08003f74 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b088      	sub	sp, #32
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	60f8      	str	r0, [r7, #12]
 8003f7c:	60b9      	str	r1, [r7, #8]
 8003f7e:	607a      	str	r2, [r7, #4]
 8003f80:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003f82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f84:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	009b      	lsls	r3, r3, #2
 8003f8a:	461a      	mov	r2, r3
 8003f8c:	21a5      	movs	r1, #165	; 0xa5
 8003f8e:	f001 ff37 	bl	8005e00 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003f92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f94:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003f9c:	3b01      	subs	r3, #1
 8003f9e:	009b      	lsls	r3, r3, #2
 8003fa0:	4413      	add	r3, r2
 8003fa2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003fa4:	69bb      	ldr	r3, [r7, #24]
 8003fa6:	f023 0307 	bic.w	r3, r3, #7
 8003faa:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003fac:	69bb      	ldr	r3, [r7, #24]
 8003fae:	f003 0307 	and.w	r3, r3, #7
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d00a      	beq.n	8003fcc <prvInitialiseNewTask+0x58>
	__asm volatile
 8003fb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fba:	f383 8811 	msr	BASEPRI, r3
 8003fbe:	f3bf 8f6f 	isb	sy
 8003fc2:	f3bf 8f4f 	dsb	sy
 8003fc6:	617b      	str	r3, [r7, #20]
}
 8003fc8:	bf00      	nop
 8003fca:	e7fe      	b.n	8003fca <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003fcc:	68bb      	ldr	r3, [r7, #8]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d01f      	beq.n	8004012 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	61fb      	str	r3, [r7, #28]
 8003fd6:	e012      	b.n	8003ffe <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003fd8:	68ba      	ldr	r2, [r7, #8]
 8003fda:	69fb      	ldr	r3, [r7, #28]
 8003fdc:	4413      	add	r3, r2
 8003fde:	7819      	ldrb	r1, [r3, #0]
 8003fe0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003fe2:	69fb      	ldr	r3, [r7, #28]
 8003fe4:	4413      	add	r3, r2
 8003fe6:	3334      	adds	r3, #52	; 0x34
 8003fe8:	460a      	mov	r2, r1
 8003fea:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003fec:	68ba      	ldr	r2, [r7, #8]
 8003fee:	69fb      	ldr	r3, [r7, #28]
 8003ff0:	4413      	add	r3, r2
 8003ff2:	781b      	ldrb	r3, [r3, #0]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d006      	beq.n	8004006 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003ff8:	69fb      	ldr	r3, [r7, #28]
 8003ffa:	3301      	adds	r3, #1
 8003ffc:	61fb      	str	r3, [r7, #28]
 8003ffe:	69fb      	ldr	r3, [r7, #28]
 8004000:	2b0f      	cmp	r3, #15
 8004002:	d9e9      	bls.n	8003fd8 <prvInitialiseNewTask+0x64>
 8004004:	e000      	b.n	8004008 <prvInitialiseNewTask+0x94>
			{
				break;
 8004006:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004008:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800400a:	2200      	movs	r2, #0
 800400c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004010:	e003      	b.n	800401a <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004012:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004014:	2200      	movs	r2, #0
 8004016:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800401a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800401c:	2b37      	cmp	r3, #55	; 0x37
 800401e:	d901      	bls.n	8004024 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004020:	2337      	movs	r3, #55	; 0x37
 8004022:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004024:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004026:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004028:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800402a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800402c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800402e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004030:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004032:	2200      	movs	r2, #0
 8004034:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004036:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004038:	3304      	adds	r3, #4
 800403a:	4618      	mov	r0, r3
 800403c:	f7ff f978 	bl	8003330 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004040:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004042:	3318      	adds	r3, #24
 8004044:	4618      	mov	r0, r3
 8004046:	f7ff f973 	bl	8003330 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800404a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800404c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800404e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004050:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004052:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004056:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004058:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800405a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800405c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800405e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004060:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004062:	2200      	movs	r2, #0
 8004064:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004068:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800406a:	2200      	movs	r2, #0
 800406c:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004070:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004072:	3354      	adds	r3, #84	; 0x54
 8004074:	2260      	movs	r2, #96	; 0x60
 8004076:	2100      	movs	r1, #0
 8004078:	4618      	mov	r0, r3
 800407a:	f001 fec1 	bl	8005e00 <memset>
 800407e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004080:	4a0c      	ldr	r2, [pc, #48]	; (80040b4 <prvInitialiseNewTask+0x140>)
 8004082:	659a      	str	r2, [r3, #88]	; 0x58
 8004084:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004086:	4a0c      	ldr	r2, [pc, #48]	; (80040b8 <prvInitialiseNewTask+0x144>)
 8004088:	65da      	str	r2, [r3, #92]	; 0x5c
 800408a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800408c:	4a0b      	ldr	r2, [pc, #44]	; (80040bc <prvInitialiseNewTask+0x148>)
 800408e:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004090:	683a      	ldr	r2, [r7, #0]
 8004092:	68f9      	ldr	r1, [r7, #12]
 8004094:	69b8      	ldr	r0, [r7, #24]
 8004096:	f001 f941 	bl	800531c <pxPortInitialiseStack>
 800409a:	4602      	mov	r2, r0
 800409c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800409e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80040a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d002      	beq.n	80040ac <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80040a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80040aa:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80040ac:	bf00      	nop
 80040ae:	3720      	adds	r7, #32
 80040b0:	46bd      	mov	sp, r7
 80040b2:	bd80      	pop	{r7, pc}
 80040b4:	08008b98 	.word	0x08008b98
 80040b8:	08008bb8 	.word	0x08008bb8
 80040bc:	08008b78 	.word	0x08008b78

080040c0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b082      	sub	sp, #8
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80040c8:	f001 fa54 	bl	8005574 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80040cc:	4b2d      	ldr	r3, [pc, #180]	; (8004184 <prvAddNewTaskToReadyList+0xc4>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	3301      	adds	r3, #1
 80040d2:	4a2c      	ldr	r2, [pc, #176]	; (8004184 <prvAddNewTaskToReadyList+0xc4>)
 80040d4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80040d6:	4b2c      	ldr	r3, [pc, #176]	; (8004188 <prvAddNewTaskToReadyList+0xc8>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d109      	bne.n	80040f2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80040de:	4a2a      	ldr	r2, [pc, #168]	; (8004188 <prvAddNewTaskToReadyList+0xc8>)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80040e4:	4b27      	ldr	r3, [pc, #156]	; (8004184 <prvAddNewTaskToReadyList+0xc4>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	2b01      	cmp	r3, #1
 80040ea:	d110      	bne.n	800410e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80040ec:	f000 fc26 	bl	800493c <prvInitialiseTaskLists>
 80040f0:	e00d      	b.n	800410e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80040f2:	4b26      	ldr	r3, [pc, #152]	; (800418c <prvAddNewTaskToReadyList+0xcc>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d109      	bne.n	800410e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80040fa:	4b23      	ldr	r3, [pc, #140]	; (8004188 <prvAddNewTaskToReadyList+0xc8>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004104:	429a      	cmp	r2, r3
 8004106:	d802      	bhi.n	800410e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004108:	4a1f      	ldr	r2, [pc, #124]	; (8004188 <prvAddNewTaskToReadyList+0xc8>)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800410e:	4b20      	ldr	r3, [pc, #128]	; (8004190 <prvAddNewTaskToReadyList+0xd0>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	3301      	adds	r3, #1
 8004114:	4a1e      	ldr	r2, [pc, #120]	; (8004190 <prvAddNewTaskToReadyList+0xd0>)
 8004116:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004118:	4b1d      	ldr	r3, [pc, #116]	; (8004190 <prvAddNewTaskToReadyList+0xd0>)
 800411a:	681a      	ldr	r2, [r3, #0]
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004124:	4b1b      	ldr	r3, [pc, #108]	; (8004194 <prvAddNewTaskToReadyList+0xd4>)
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	429a      	cmp	r2, r3
 800412a:	d903      	bls.n	8004134 <prvAddNewTaskToReadyList+0x74>
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004130:	4a18      	ldr	r2, [pc, #96]	; (8004194 <prvAddNewTaskToReadyList+0xd4>)
 8004132:	6013      	str	r3, [r2, #0]
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004138:	4613      	mov	r3, r2
 800413a:	009b      	lsls	r3, r3, #2
 800413c:	4413      	add	r3, r2
 800413e:	009b      	lsls	r3, r3, #2
 8004140:	4a15      	ldr	r2, [pc, #84]	; (8004198 <prvAddNewTaskToReadyList+0xd8>)
 8004142:	441a      	add	r2, r3
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	3304      	adds	r3, #4
 8004148:	4619      	mov	r1, r3
 800414a:	4610      	mov	r0, r2
 800414c:	f7ff f8fd 	bl	800334a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004150:	f001 fa40 	bl	80055d4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004154:	4b0d      	ldr	r3, [pc, #52]	; (800418c <prvAddNewTaskToReadyList+0xcc>)
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d00e      	beq.n	800417a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800415c:	4b0a      	ldr	r3, [pc, #40]	; (8004188 <prvAddNewTaskToReadyList+0xc8>)
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004166:	429a      	cmp	r2, r3
 8004168:	d207      	bcs.n	800417a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800416a:	4b0c      	ldr	r3, [pc, #48]	; (800419c <prvAddNewTaskToReadyList+0xdc>)
 800416c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004170:	601a      	str	r2, [r3, #0]
 8004172:	f3bf 8f4f 	dsb	sy
 8004176:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800417a:	bf00      	nop
 800417c:	3708      	adds	r7, #8
 800417e:	46bd      	mov	sp, r7
 8004180:	bd80      	pop	{r7, pc}
 8004182:	bf00      	nop
 8004184:	20000e54 	.word	0x20000e54
 8004188:	20000980 	.word	0x20000980
 800418c:	20000e60 	.word	0x20000e60
 8004190:	20000e70 	.word	0x20000e70
 8004194:	20000e5c 	.word	0x20000e5c
 8004198:	20000984 	.word	0x20000984
 800419c:	e000ed04 	.word	0xe000ed04

080041a0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b084      	sub	sp, #16
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80041a8:	2300      	movs	r3, #0
 80041aa:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d017      	beq.n	80041e2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80041b2:	4b13      	ldr	r3, [pc, #76]	; (8004200 <vTaskDelay+0x60>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d00a      	beq.n	80041d0 <vTaskDelay+0x30>
	__asm volatile
 80041ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041be:	f383 8811 	msr	BASEPRI, r3
 80041c2:	f3bf 8f6f 	isb	sy
 80041c6:	f3bf 8f4f 	dsb	sy
 80041ca:	60bb      	str	r3, [r7, #8]
}
 80041cc:	bf00      	nop
 80041ce:	e7fe      	b.n	80041ce <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80041d0:	f000 f88a 	bl	80042e8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80041d4:	2100      	movs	r1, #0
 80041d6:	6878      	ldr	r0, [r7, #4]
 80041d8:	f000 fcfe 	bl	8004bd8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80041dc:	f000 f892 	bl	8004304 <xTaskResumeAll>
 80041e0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d107      	bne.n	80041f8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80041e8:	4b06      	ldr	r3, [pc, #24]	; (8004204 <vTaskDelay+0x64>)
 80041ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80041ee:	601a      	str	r2, [r3, #0]
 80041f0:	f3bf 8f4f 	dsb	sy
 80041f4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80041f8:	bf00      	nop
 80041fa:	3710      	adds	r7, #16
 80041fc:	46bd      	mov	sp, r7
 80041fe:	bd80      	pop	{r7, pc}
 8004200:	20000e7c 	.word	0x20000e7c
 8004204:	e000ed04 	.word	0xe000ed04

08004208 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b08a      	sub	sp, #40	; 0x28
 800420c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800420e:	2300      	movs	r3, #0
 8004210:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004212:	2300      	movs	r3, #0
 8004214:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004216:	463a      	mov	r2, r7
 8004218:	1d39      	adds	r1, r7, #4
 800421a:	f107 0308 	add.w	r3, r7, #8
 800421e:	4618      	mov	r0, r3
 8004220:	f7ff f832 	bl	8003288 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004224:	6839      	ldr	r1, [r7, #0]
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	68ba      	ldr	r2, [r7, #8]
 800422a:	9202      	str	r2, [sp, #8]
 800422c:	9301      	str	r3, [sp, #4]
 800422e:	2300      	movs	r3, #0
 8004230:	9300      	str	r3, [sp, #0]
 8004232:	2300      	movs	r3, #0
 8004234:	460a      	mov	r2, r1
 8004236:	4924      	ldr	r1, [pc, #144]	; (80042c8 <vTaskStartScheduler+0xc0>)
 8004238:	4824      	ldr	r0, [pc, #144]	; (80042cc <vTaskStartScheduler+0xc4>)
 800423a:	f7ff fdf9 	bl	8003e30 <xTaskCreateStatic>
 800423e:	4603      	mov	r3, r0
 8004240:	4a23      	ldr	r2, [pc, #140]	; (80042d0 <vTaskStartScheduler+0xc8>)
 8004242:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004244:	4b22      	ldr	r3, [pc, #136]	; (80042d0 <vTaskStartScheduler+0xc8>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d002      	beq.n	8004252 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800424c:	2301      	movs	r3, #1
 800424e:	617b      	str	r3, [r7, #20]
 8004250:	e001      	b.n	8004256 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004252:	2300      	movs	r3, #0
 8004254:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8004256:	697b      	ldr	r3, [r7, #20]
 8004258:	2b01      	cmp	r3, #1
 800425a:	d102      	bne.n	8004262 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800425c:	f000 fd10 	bl	8004c80 <xTimerCreateTimerTask>
 8004260:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004262:	697b      	ldr	r3, [r7, #20]
 8004264:	2b01      	cmp	r3, #1
 8004266:	d11b      	bne.n	80042a0 <vTaskStartScheduler+0x98>
	__asm volatile
 8004268:	f04f 0350 	mov.w	r3, #80	; 0x50
 800426c:	f383 8811 	msr	BASEPRI, r3
 8004270:	f3bf 8f6f 	isb	sy
 8004274:	f3bf 8f4f 	dsb	sy
 8004278:	613b      	str	r3, [r7, #16]
}
 800427a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800427c:	4b15      	ldr	r3, [pc, #84]	; (80042d4 <vTaskStartScheduler+0xcc>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	3354      	adds	r3, #84	; 0x54
 8004282:	4a15      	ldr	r2, [pc, #84]	; (80042d8 <vTaskStartScheduler+0xd0>)
 8004284:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004286:	4b15      	ldr	r3, [pc, #84]	; (80042dc <vTaskStartScheduler+0xd4>)
 8004288:	f04f 32ff 	mov.w	r2, #4294967295
 800428c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800428e:	4b14      	ldr	r3, [pc, #80]	; (80042e0 <vTaskStartScheduler+0xd8>)
 8004290:	2201      	movs	r2, #1
 8004292:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004294:	4b13      	ldr	r3, [pc, #76]	; (80042e4 <vTaskStartScheduler+0xdc>)
 8004296:	2200      	movs	r2, #0
 8004298:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800429a:	f001 f8c9 	bl	8005430 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800429e:	e00e      	b.n	80042be <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80042a0:	697b      	ldr	r3, [r7, #20]
 80042a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042a6:	d10a      	bne.n	80042be <vTaskStartScheduler+0xb6>
	__asm volatile
 80042a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042ac:	f383 8811 	msr	BASEPRI, r3
 80042b0:	f3bf 8f6f 	isb	sy
 80042b4:	f3bf 8f4f 	dsb	sy
 80042b8:	60fb      	str	r3, [r7, #12]
}
 80042ba:	bf00      	nop
 80042bc:	e7fe      	b.n	80042bc <vTaskStartScheduler+0xb4>
}
 80042be:	bf00      	nop
 80042c0:	3718      	adds	r7, #24
 80042c2:	46bd      	mov	sp, r7
 80042c4:	bd80      	pop	{r7, pc}
 80042c6:	bf00      	nop
 80042c8:	08008adc 	.word	0x08008adc
 80042cc:	0800490d 	.word	0x0800490d
 80042d0:	20000e78 	.word	0x20000e78
 80042d4:	20000980 	.word	0x20000980
 80042d8:	20000010 	.word	0x20000010
 80042dc:	20000e74 	.word	0x20000e74
 80042e0:	20000e60 	.word	0x20000e60
 80042e4:	20000e58 	.word	0x20000e58

080042e8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80042e8:	b480      	push	{r7}
 80042ea:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80042ec:	4b04      	ldr	r3, [pc, #16]	; (8004300 <vTaskSuspendAll+0x18>)
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	3301      	adds	r3, #1
 80042f2:	4a03      	ldr	r2, [pc, #12]	; (8004300 <vTaskSuspendAll+0x18>)
 80042f4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80042f6:	bf00      	nop
 80042f8:	46bd      	mov	sp, r7
 80042fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fe:	4770      	bx	lr
 8004300:	20000e7c 	.word	0x20000e7c

08004304 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004304:	b580      	push	{r7, lr}
 8004306:	b084      	sub	sp, #16
 8004308:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800430a:	2300      	movs	r3, #0
 800430c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800430e:	2300      	movs	r3, #0
 8004310:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004312:	4b42      	ldr	r3, [pc, #264]	; (800441c <xTaskResumeAll+0x118>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d10a      	bne.n	8004330 <xTaskResumeAll+0x2c>
	__asm volatile
 800431a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800431e:	f383 8811 	msr	BASEPRI, r3
 8004322:	f3bf 8f6f 	isb	sy
 8004326:	f3bf 8f4f 	dsb	sy
 800432a:	603b      	str	r3, [r7, #0]
}
 800432c:	bf00      	nop
 800432e:	e7fe      	b.n	800432e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004330:	f001 f920 	bl	8005574 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004334:	4b39      	ldr	r3, [pc, #228]	; (800441c <xTaskResumeAll+0x118>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	3b01      	subs	r3, #1
 800433a:	4a38      	ldr	r2, [pc, #224]	; (800441c <xTaskResumeAll+0x118>)
 800433c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800433e:	4b37      	ldr	r3, [pc, #220]	; (800441c <xTaskResumeAll+0x118>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d162      	bne.n	800440c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004346:	4b36      	ldr	r3, [pc, #216]	; (8004420 <xTaskResumeAll+0x11c>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d05e      	beq.n	800440c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800434e:	e02f      	b.n	80043b0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004350:	4b34      	ldr	r3, [pc, #208]	; (8004424 <xTaskResumeAll+0x120>)
 8004352:	68db      	ldr	r3, [r3, #12]
 8004354:	68db      	ldr	r3, [r3, #12]
 8004356:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	3318      	adds	r3, #24
 800435c:	4618      	mov	r0, r3
 800435e:	f7ff f851 	bl	8003404 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	3304      	adds	r3, #4
 8004366:	4618      	mov	r0, r3
 8004368:	f7ff f84c 	bl	8003404 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004370:	4b2d      	ldr	r3, [pc, #180]	; (8004428 <xTaskResumeAll+0x124>)
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	429a      	cmp	r2, r3
 8004376:	d903      	bls.n	8004380 <xTaskResumeAll+0x7c>
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800437c:	4a2a      	ldr	r2, [pc, #168]	; (8004428 <xTaskResumeAll+0x124>)
 800437e:	6013      	str	r3, [r2, #0]
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004384:	4613      	mov	r3, r2
 8004386:	009b      	lsls	r3, r3, #2
 8004388:	4413      	add	r3, r2
 800438a:	009b      	lsls	r3, r3, #2
 800438c:	4a27      	ldr	r2, [pc, #156]	; (800442c <xTaskResumeAll+0x128>)
 800438e:	441a      	add	r2, r3
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	3304      	adds	r3, #4
 8004394:	4619      	mov	r1, r3
 8004396:	4610      	mov	r0, r2
 8004398:	f7fe ffd7 	bl	800334a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043a0:	4b23      	ldr	r3, [pc, #140]	; (8004430 <xTaskResumeAll+0x12c>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043a6:	429a      	cmp	r2, r3
 80043a8:	d302      	bcc.n	80043b0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80043aa:	4b22      	ldr	r3, [pc, #136]	; (8004434 <xTaskResumeAll+0x130>)
 80043ac:	2201      	movs	r2, #1
 80043ae:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80043b0:	4b1c      	ldr	r3, [pc, #112]	; (8004424 <xTaskResumeAll+0x120>)
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d1cb      	bne.n	8004350 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d001      	beq.n	80043c2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80043be:	f000 fb5f 	bl	8004a80 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80043c2:	4b1d      	ldr	r3, [pc, #116]	; (8004438 <xTaskResumeAll+0x134>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d010      	beq.n	80043f0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80043ce:	f000 f847 	bl	8004460 <xTaskIncrementTick>
 80043d2:	4603      	mov	r3, r0
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d002      	beq.n	80043de <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80043d8:	4b16      	ldr	r3, [pc, #88]	; (8004434 <xTaskResumeAll+0x130>)
 80043da:	2201      	movs	r2, #1
 80043dc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	3b01      	subs	r3, #1
 80043e2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d1f1      	bne.n	80043ce <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80043ea:	4b13      	ldr	r3, [pc, #76]	; (8004438 <xTaskResumeAll+0x134>)
 80043ec:	2200      	movs	r2, #0
 80043ee:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80043f0:	4b10      	ldr	r3, [pc, #64]	; (8004434 <xTaskResumeAll+0x130>)
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d009      	beq.n	800440c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80043f8:	2301      	movs	r3, #1
 80043fa:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80043fc:	4b0f      	ldr	r3, [pc, #60]	; (800443c <xTaskResumeAll+0x138>)
 80043fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004402:	601a      	str	r2, [r3, #0]
 8004404:	f3bf 8f4f 	dsb	sy
 8004408:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800440c:	f001 f8e2 	bl	80055d4 <vPortExitCritical>

	return xAlreadyYielded;
 8004410:	68bb      	ldr	r3, [r7, #8]
}
 8004412:	4618      	mov	r0, r3
 8004414:	3710      	adds	r7, #16
 8004416:	46bd      	mov	sp, r7
 8004418:	bd80      	pop	{r7, pc}
 800441a:	bf00      	nop
 800441c:	20000e7c 	.word	0x20000e7c
 8004420:	20000e54 	.word	0x20000e54
 8004424:	20000e14 	.word	0x20000e14
 8004428:	20000e5c 	.word	0x20000e5c
 800442c:	20000984 	.word	0x20000984
 8004430:	20000980 	.word	0x20000980
 8004434:	20000e68 	.word	0x20000e68
 8004438:	20000e64 	.word	0x20000e64
 800443c:	e000ed04 	.word	0xe000ed04

08004440 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004440:	b480      	push	{r7}
 8004442:	b083      	sub	sp, #12
 8004444:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004446:	4b05      	ldr	r3, [pc, #20]	; (800445c <xTaskGetTickCount+0x1c>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800444c:	687b      	ldr	r3, [r7, #4]
}
 800444e:	4618      	mov	r0, r3
 8004450:	370c      	adds	r7, #12
 8004452:	46bd      	mov	sp, r7
 8004454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004458:	4770      	bx	lr
 800445a:	bf00      	nop
 800445c:	20000e58 	.word	0x20000e58

08004460 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b086      	sub	sp, #24
 8004464:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004466:	2300      	movs	r3, #0
 8004468:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800446a:	4b4f      	ldr	r3, [pc, #316]	; (80045a8 <xTaskIncrementTick+0x148>)
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	2b00      	cmp	r3, #0
 8004470:	f040 808f 	bne.w	8004592 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004474:	4b4d      	ldr	r3, [pc, #308]	; (80045ac <xTaskIncrementTick+0x14c>)
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	3301      	adds	r3, #1
 800447a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800447c:	4a4b      	ldr	r2, [pc, #300]	; (80045ac <xTaskIncrementTick+0x14c>)
 800447e:	693b      	ldr	r3, [r7, #16]
 8004480:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004482:	693b      	ldr	r3, [r7, #16]
 8004484:	2b00      	cmp	r3, #0
 8004486:	d120      	bne.n	80044ca <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8004488:	4b49      	ldr	r3, [pc, #292]	; (80045b0 <xTaskIncrementTick+0x150>)
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d00a      	beq.n	80044a8 <xTaskIncrementTick+0x48>
	__asm volatile
 8004492:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004496:	f383 8811 	msr	BASEPRI, r3
 800449a:	f3bf 8f6f 	isb	sy
 800449e:	f3bf 8f4f 	dsb	sy
 80044a2:	603b      	str	r3, [r7, #0]
}
 80044a4:	bf00      	nop
 80044a6:	e7fe      	b.n	80044a6 <xTaskIncrementTick+0x46>
 80044a8:	4b41      	ldr	r3, [pc, #260]	; (80045b0 <xTaskIncrementTick+0x150>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	60fb      	str	r3, [r7, #12]
 80044ae:	4b41      	ldr	r3, [pc, #260]	; (80045b4 <xTaskIncrementTick+0x154>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4a3f      	ldr	r2, [pc, #252]	; (80045b0 <xTaskIncrementTick+0x150>)
 80044b4:	6013      	str	r3, [r2, #0]
 80044b6:	4a3f      	ldr	r2, [pc, #252]	; (80045b4 <xTaskIncrementTick+0x154>)
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	6013      	str	r3, [r2, #0]
 80044bc:	4b3e      	ldr	r3, [pc, #248]	; (80045b8 <xTaskIncrementTick+0x158>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	3301      	adds	r3, #1
 80044c2:	4a3d      	ldr	r2, [pc, #244]	; (80045b8 <xTaskIncrementTick+0x158>)
 80044c4:	6013      	str	r3, [r2, #0]
 80044c6:	f000 fadb 	bl	8004a80 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80044ca:	4b3c      	ldr	r3, [pc, #240]	; (80045bc <xTaskIncrementTick+0x15c>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	693a      	ldr	r2, [r7, #16]
 80044d0:	429a      	cmp	r2, r3
 80044d2:	d349      	bcc.n	8004568 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80044d4:	4b36      	ldr	r3, [pc, #216]	; (80045b0 <xTaskIncrementTick+0x150>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d104      	bne.n	80044e8 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80044de:	4b37      	ldr	r3, [pc, #220]	; (80045bc <xTaskIncrementTick+0x15c>)
 80044e0:	f04f 32ff 	mov.w	r2, #4294967295
 80044e4:	601a      	str	r2, [r3, #0]
					break;
 80044e6:	e03f      	b.n	8004568 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80044e8:	4b31      	ldr	r3, [pc, #196]	; (80045b0 <xTaskIncrementTick+0x150>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	68db      	ldr	r3, [r3, #12]
 80044ee:	68db      	ldr	r3, [r3, #12]
 80044f0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80044f2:	68bb      	ldr	r3, [r7, #8]
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80044f8:	693a      	ldr	r2, [r7, #16]
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	429a      	cmp	r2, r3
 80044fe:	d203      	bcs.n	8004508 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004500:	4a2e      	ldr	r2, [pc, #184]	; (80045bc <xTaskIncrementTick+0x15c>)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004506:	e02f      	b.n	8004568 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	3304      	adds	r3, #4
 800450c:	4618      	mov	r0, r3
 800450e:	f7fe ff79 	bl	8003404 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004512:	68bb      	ldr	r3, [r7, #8]
 8004514:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004516:	2b00      	cmp	r3, #0
 8004518:	d004      	beq.n	8004524 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800451a:	68bb      	ldr	r3, [r7, #8]
 800451c:	3318      	adds	r3, #24
 800451e:	4618      	mov	r0, r3
 8004520:	f7fe ff70 	bl	8003404 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004524:	68bb      	ldr	r3, [r7, #8]
 8004526:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004528:	4b25      	ldr	r3, [pc, #148]	; (80045c0 <xTaskIncrementTick+0x160>)
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	429a      	cmp	r2, r3
 800452e:	d903      	bls.n	8004538 <xTaskIncrementTick+0xd8>
 8004530:	68bb      	ldr	r3, [r7, #8]
 8004532:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004534:	4a22      	ldr	r2, [pc, #136]	; (80045c0 <xTaskIncrementTick+0x160>)
 8004536:	6013      	str	r3, [r2, #0]
 8004538:	68bb      	ldr	r3, [r7, #8]
 800453a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800453c:	4613      	mov	r3, r2
 800453e:	009b      	lsls	r3, r3, #2
 8004540:	4413      	add	r3, r2
 8004542:	009b      	lsls	r3, r3, #2
 8004544:	4a1f      	ldr	r2, [pc, #124]	; (80045c4 <xTaskIncrementTick+0x164>)
 8004546:	441a      	add	r2, r3
 8004548:	68bb      	ldr	r3, [r7, #8]
 800454a:	3304      	adds	r3, #4
 800454c:	4619      	mov	r1, r3
 800454e:	4610      	mov	r0, r2
 8004550:	f7fe fefb 	bl	800334a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004554:	68bb      	ldr	r3, [r7, #8]
 8004556:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004558:	4b1b      	ldr	r3, [pc, #108]	; (80045c8 <xTaskIncrementTick+0x168>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800455e:	429a      	cmp	r2, r3
 8004560:	d3b8      	bcc.n	80044d4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8004562:	2301      	movs	r3, #1
 8004564:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004566:	e7b5      	b.n	80044d4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004568:	4b17      	ldr	r3, [pc, #92]	; (80045c8 <xTaskIncrementTick+0x168>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800456e:	4915      	ldr	r1, [pc, #84]	; (80045c4 <xTaskIncrementTick+0x164>)
 8004570:	4613      	mov	r3, r2
 8004572:	009b      	lsls	r3, r3, #2
 8004574:	4413      	add	r3, r2
 8004576:	009b      	lsls	r3, r3, #2
 8004578:	440b      	add	r3, r1
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	2b01      	cmp	r3, #1
 800457e:	d901      	bls.n	8004584 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8004580:	2301      	movs	r3, #1
 8004582:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004584:	4b11      	ldr	r3, [pc, #68]	; (80045cc <xTaskIncrementTick+0x16c>)
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d007      	beq.n	800459c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800458c:	2301      	movs	r3, #1
 800458e:	617b      	str	r3, [r7, #20]
 8004590:	e004      	b.n	800459c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004592:	4b0f      	ldr	r3, [pc, #60]	; (80045d0 <xTaskIncrementTick+0x170>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	3301      	adds	r3, #1
 8004598:	4a0d      	ldr	r2, [pc, #52]	; (80045d0 <xTaskIncrementTick+0x170>)
 800459a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800459c:	697b      	ldr	r3, [r7, #20]
}
 800459e:	4618      	mov	r0, r3
 80045a0:	3718      	adds	r7, #24
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bd80      	pop	{r7, pc}
 80045a6:	bf00      	nop
 80045a8:	20000e7c 	.word	0x20000e7c
 80045ac:	20000e58 	.word	0x20000e58
 80045b0:	20000e0c 	.word	0x20000e0c
 80045b4:	20000e10 	.word	0x20000e10
 80045b8:	20000e6c 	.word	0x20000e6c
 80045bc:	20000e74 	.word	0x20000e74
 80045c0:	20000e5c 	.word	0x20000e5c
 80045c4:	20000984 	.word	0x20000984
 80045c8:	20000980 	.word	0x20000980
 80045cc:	20000e68 	.word	0x20000e68
 80045d0:	20000e64 	.word	0x20000e64

080045d4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80045d4:	b480      	push	{r7}
 80045d6:	b085      	sub	sp, #20
 80045d8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80045da:	4b2a      	ldr	r3, [pc, #168]	; (8004684 <vTaskSwitchContext+0xb0>)
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d003      	beq.n	80045ea <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80045e2:	4b29      	ldr	r3, [pc, #164]	; (8004688 <vTaskSwitchContext+0xb4>)
 80045e4:	2201      	movs	r2, #1
 80045e6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80045e8:	e046      	b.n	8004678 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 80045ea:	4b27      	ldr	r3, [pc, #156]	; (8004688 <vTaskSwitchContext+0xb4>)
 80045ec:	2200      	movs	r2, #0
 80045ee:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80045f0:	4b26      	ldr	r3, [pc, #152]	; (800468c <vTaskSwitchContext+0xb8>)
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	60fb      	str	r3, [r7, #12]
 80045f6:	e010      	b.n	800461a <vTaskSwitchContext+0x46>
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d10a      	bne.n	8004614 <vTaskSwitchContext+0x40>
	__asm volatile
 80045fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004602:	f383 8811 	msr	BASEPRI, r3
 8004606:	f3bf 8f6f 	isb	sy
 800460a:	f3bf 8f4f 	dsb	sy
 800460e:	607b      	str	r3, [r7, #4]
}
 8004610:	bf00      	nop
 8004612:	e7fe      	b.n	8004612 <vTaskSwitchContext+0x3e>
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	3b01      	subs	r3, #1
 8004618:	60fb      	str	r3, [r7, #12]
 800461a:	491d      	ldr	r1, [pc, #116]	; (8004690 <vTaskSwitchContext+0xbc>)
 800461c:	68fa      	ldr	r2, [r7, #12]
 800461e:	4613      	mov	r3, r2
 8004620:	009b      	lsls	r3, r3, #2
 8004622:	4413      	add	r3, r2
 8004624:	009b      	lsls	r3, r3, #2
 8004626:	440b      	add	r3, r1
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d0e4      	beq.n	80045f8 <vTaskSwitchContext+0x24>
 800462e:	68fa      	ldr	r2, [r7, #12]
 8004630:	4613      	mov	r3, r2
 8004632:	009b      	lsls	r3, r3, #2
 8004634:	4413      	add	r3, r2
 8004636:	009b      	lsls	r3, r3, #2
 8004638:	4a15      	ldr	r2, [pc, #84]	; (8004690 <vTaskSwitchContext+0xbc>)
 800463a:	4413      	add	r3, r2
 800463c:	60bb      	str	r3, [r7, #8]
 800463e:	68bb      	ldr	r3, [r7, #8]
 8004640:	685b      	ldr	r3, [r3, #4]
 8004642:	685a      	ldr	r2, [r3, #4]
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	605a      	str	r2, [r3, #4]
 8004648:	68bb      	ldr	r3, [r7, #8]
 800464a:	685a      	ldr	r2, [r3, #4]
 800464c:	68bb      	ldr	r3, [r7, #8]
 800464e:	3308      	adds	r3, #8
 8004650:	429a      	cmp	r2, r3
 8004652:	d104      	bne.n	800465e <vTaskSwitchContext+0x8a>
 8004654:	68bb      	ldr	r3, [r7, #8]
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	685a      	ldr	r2, [r3, #4]
 800465a:	68bb      	ldr	r3, [r7, #8]
 800465c:	605a      	str	r2, [r3, #4]
 800465e:	68bb      	ldr	r3, [r7, #8]
 8004660:	685b      	ldr	r3, [r3, #4]
 8004662:	68db      	ldr	r3, [r3, #12]
 8004664:	4a0b      	ldr	r2, [pc, #44]	; (8004694 <vTaskSwitchContext+0xc0>)
 8004666:	6013      	str	r3, [r2, #0]
 8004668:	4a08      	ldr	r2, [pc, #32]	; (800468c <vTaskSwitchContext+0xb8>)
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800466e:	4b09      	ldr	r3, [pc, #36]	; (8004694 <vTaskSwitchContext+0xc0>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	3354      	adds	r3, #84	; 0x54
 8004674:	4a08      	ldr	r2, [pc, #32]	; (8004698 <vTaskSwitchContext+0xc4>)
 8004676:	6013      	str	r3, [r2, #0]
}
 8004678:	bf00      	nop
 800467a:	3714      	adds	r7, #20
 800467c:	46bd      	mov	sp, r7
 800467e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004682:	4770      	bx	lr
 8004684:	20000e7c 	.word	0x20000e7c
 8004688:	20000e68 	.word	0x20000e68
 800468c:	20000e5c 	.word	0x20000e5c
 8004690:	20000984 	.word	0x20000984
 8004694:	20000980 	.word	0x20000980
 8004698:	20000010 	.word	0x20000010

0800469c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b084      	sub	sp, #16
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
 80046a4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d10a      	bne.n	80046c2 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80046ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046b0:	f383 8811 	msr	BASEPRI, r3
 80046b4:	f3bf 8f6f 	isb	sy
 80046b8:	f3bf 8f4f 	dsb	sy
 80046bc:	60fb      	str	r3, [r7, #12]
}
 80046be:	bf00      	nop
 80046c0:	e7fe      	b.n	80046c0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80046c2:	4b07      	ldr	r3, [pc, #28]	; (80046e0 <vTaskPlaceOnEventList+0x44>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	3318      	adds	r3, #24
 80046c8:	4619      	mov	r1, r3
 80046ca:	6878      	ldr	r0, [r7, #4]
 80046cc:	f7fe fe61 	bl	8003392 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80046d0:	2101      	movs	r1, #1
 80046d2:	6838      	ldr	r0, [r7, #0]
 80046d4:	f000 fa80 	bl	8004bd8 <prvAddCurrentTaskToDelayedList>
}
 80046d8:	bf00      	nop
 80046da:	3710      	adds	r7, #16
 80046dc:	46bd      	mov	sp, r7
 80046de:	bd80      	pop	{r7, pc}
 80046e0:	20000980 	.word	0x20000980

080046e4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b086      	sub	sp, #24
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	60f8      	str	r0, [r7, #12]
 80046ec:	60b9      	str	r1, [r7, #8]
 80046ee:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d10a      	bne.n	800470c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80046f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046fa:	f383 8811 	msr	BASEPRI, r3
 80046fe:	f3bf 8f6f 	isb	sy
 8004702:	f3bf 8f4f 	dsb	sy
 8004706:	617b      	str	r3, [r7, #20]
}
 8004708:	bf00      	nop
 800470a:	e7fe      	b.n	800470a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800470c:	4b0a      	ldr	r3, [pc, #40]	; (8004738 <vTaskPlaceOnEventListRestricted+0x54>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	3318      	adds	r3, #24
 8004712:	4619      	mov	r1, r3
 8004714:	68f8      	ldr	r0, [r7, #12]
 8004716:	f7fe fe18 	bl	800334a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d002      	beq.n	8004726 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8004720:	f04f 33ff 	mov.w	r3, #4294967295
 8004724:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004726:	6879      	ldr	r1, [r7, #4]
 8004728:	68b8      	ldr	r0, [r7, #8]
 800472a:	f000 fa55 	bl	8004bd8 <prvAddCurrentTaskToDelayedList>
	}
 800472e:	bf00      	nop
 8004730:	3718      	adds	r7, #24
 8004732:	46bd      	mov	sp, r7
 8004734:	bd80      	pop	{r7, pc}
 8004736:	bf00      	nop
 8004738:	20000980 	.word	0x20000980

0800473c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b086      	sub	sp, #24
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	68db      	ldr	r3, [r3, #12]
 8004748:	68db      	ldr	r3, [r3, #12]
 800474a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800474c:	693b      	ldr	r3, [r7, #16]
 800474e:	2b00      	cmp	r3, #0
 8004750:	d10a      	bne.n	8004768 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8004752:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004756:	f383 8811 	msr	BASEPRI, r3
 800475a:	f3bf 8f6f 	isb	sy
 800475e:	f3bf 8f4f 	dsb	sy
 8004762:	60fb      	str	r3, [r7, #12]
}
 8004764:	bf00      	nop
 8004766:	e7fe      	b.n	8004766 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004768:	693b      	ldr	r3, [r7, #16]
 800476a:	3318      	adds	r3, #24
 800476c:	4618      	mov	r0, r3
 800476e:	f7fe fe49 	bl	8003404 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004772:	4b1e      	ldr	r3, [pc, #120]	; (80047ec <xTaskRemoveFromEventList+0xb0>)
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d11d      	bne.n	80047b6 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800477a:	693b      	ldr	r3, [r7, #16]
 800477c:	3304      	adds	r3, #4
 800477e:	4618      	mov	r0, r3
 8004780:	f7fe fe40 	bl	8003404 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004784:	693b      	ldr	r3, [r7, #16]
 8004786:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004788:	4b19      	ldr	r3, [pc, #100]	; (80047f0 <xTaskRemoveFromEventList+0xb4>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	429a      	cmp	r2, r3
 800478e:	d903      	bls.n	8004798 <xTaskRemoveFromEventList+0x5c>
 8004790:	693b      	ldr	r3, [r7, #16]
 8004792:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004794:	4a16      	ldr	r2, [pc, #88]	; (80047f0 <xTaskRemoveFromEventList+0xb4>)
 8004796:	6013      	str	r3, [r2, #0]
 8004798:	693b      	ldr	r3, [r7, #16]
 800479a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800479c:	4613      	mov	r3, r2
 800479e:	009b      	lsls	r3, r3, #2
 80047a0:	4413      	add	r3, r2
 80047a2:	009b      	lsls	r3, r3, #2
 80047a4:	4a13      	ldr	r2, [pc, #76]	; (80047f4 <xTaskRemoveFromEventList+0xb8>)
 80047a6:	441a      	add	r2, r3
 80047a8:	693b      	ldr	r3, [r7, #16]
 80047aa:	3304      	adds	r3, #4
 80047ac:	4619      	mov	r1, r3
 80047ae:	4610      	mov	r0, r2
 80047b0:	f7fe fdcb 	bl	800334a <vListInsertEnd>
 80047b4:	e005      	b.n	80047c2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80047b6:	693b      	ldr	r3, [r7, #16]
 80047b8:	3318      	adds	r3, #24
 80047ba:	4619      	mov	r1, r3
 80047bc:	480e      	ldr	r0, [pc, #56]	; (80047f8 <xTaskRemoveFromEventList+0xbc>)
 80047be:	f7fe fdc4 	bl	800334a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80047c2:	693b      	ldr	r3, [r7, #16]
 80047c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047c6:	4b0d      	ldr	r3, [pc, #52]	; (80047fc <xTaskRemoveFromEventList+0xc0>)
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047cc:	429a      	cmp	r2, r3
 80047ce:	d905      	bls.n	80047dc <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80047d0:	2301      	movs	r3, #1
 80047d2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80047d4:	4b0a      	ldr	r3, [pc, #40]	; (8004800 <xTaskRemoveFromEventList+0xc4>)
 80047d6:	2201      	movs	r2, #1
 80047d8:	601a      	str	r2, [r3, #0]
 80047da:	e001      	b.n	80047e0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80047dc:	2300      	movs	r3, #0
 80047de:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80047e0:	697b      	ldr	r3, [r7, #20]
}
 80047e2:	4618      	mov	r0, r3
 80047e4:	3718      	adds	r7, #24
 80047e6:	46bd      	mov	sp, r7
 80047e8:	bd80      	pop	{r7, pc}
 80047ea:	bf00      	nop
 80047ec:	20000e7c 	.word	0x20000e7c
 80047f0:	20000e5c 	.word	0x20000e5c
 80047f4:	20000984 	.word	0x20000984
 80047f8:	20000e14 	.word	0x20000e14
 80047fc:	20000980 	.word	0x20000980
 8004800:	20000e68 	.word	0x20000e68

08004804 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004804:	b480      	push	{r7}
 8004806:	b083      	sub	sp, #12
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800480c:	4b06      	ldr	r3, [pc, #24]	; (8004828 <vTaskInternalSetTimeOutState+0x24>)
 800480e:	681a      	ldr	r2, [r3, #0]
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004814:	4b05      	ldr	r3, [pc, #20]	; (800482c <vTaskInternalSetTimeOutState+0x28>)
 8004816:	681a      	ldr	r2, [r3, #0]
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	605a      	str	r2, [r3, #4]
}
 800481c:	bf00      	nop
 800481e:	370c      	adds	r7, #12
 8004820:	46bd      	mov	sp, r7
 8004822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004826:	4770      	bx	lr
 8004828:	20000e6c 	.word	0x20000e6c
 800482c:	20000e58 	.word	0x20000e58

08004830 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b088      	sub	sp, #32
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
 8004838:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2b00      	cmp	r3, #0
 800483e:	d10a      	bne.n	8004856 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8004840:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004844:	f383 8811 	msr	BASEPRI, r3
 8004848:	f3bf 8f6f 	isb	sy
 800484c:	f3bf 8f4f 	dsb	sy
 8004850:	613b      	str	r3, [r7, #16]
}
 8004852:	bf00      	nop
 8004854:	e7fe      	b.n	8004854 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	2b00      	cmp	r3, #0
 800485a:	d10a      	bne.n	8004872 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800485c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004860:	f383 8811 	msr	BASEPRI, r3
 8004864:	f3bf 8f6f 	isb	sy
 8004868:	f3bf 8f4f 	dsb	sy
 800486c:	60fb      	str	r3, [r7, #12]
}
 800486e:	bf00      	nop
 8004870:	e7fe      	b.n	8004870 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8004872:	f000 fe7f 	bl	8005574 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004876:	4b1d      	ldr	r3, [pc, #116]	; (80048ec <xTaskCheckForTimeOut+0xbc>)
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	685b      	ldr	r3, [r3, #4]
 8004880:	69ba      	ldr	r2, [r7, #24]
 8004882:	1ad3      	subs	r3, r2, r3
 8004884:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800488e:	d102      	bne.n	8004896 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004890:	2300      	movs	r3, #0
 8004892:	61fb      	str	r3, [r7, #28]
 8004894:	e023      	b.n	80048de <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681a      	ldr	r2, [r3, #0]
 800489a:	4b15      	ldr	r3, [pc, #84]	; (80048f0 <xTaskCheckForTimeOut+0xc0>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	429a      	cmp	r2, r3
 80048a0:	d007      	beq.n	80048b2 <xTaskCheckForTimeOut+0x82>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	69ba      	ldr	r2, [r7, #24]
 80048a8:	429a      	cmp	r2, r3
 80048aa:	d302      	bcc.n	80048b2 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80048ac:	2301      	movs	r3, #1
 80048ae:	61fb      	str	r3, [r7, #28]
 80048b0:	e015      	b.n	80048de <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	697a      	ldr	r2, [r7, #20]
 80048b8:	429a      	cmp	r2, r3
 80048ba:	d20b      	bcs.n	80048d4 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	681a      	ldr	r2, [r3, #0]
 80048c0:	697b      	ldr	r3, [r7, #20]
 80048c2:	1ad2      	subs	r2, r2, r3
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80048c8:	6878      	ldr	r0, [r7, #4]
 80048ca:	f7ff ff9b 	bl	8004804 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80048ce:	2300      	movs	r3, #0
 80048d0:	61fb      	str	r3, [r7, #28]
 80048d2:	e004      	b.n	80048de <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	2200      	movs	r2, #0
 80048d8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80048da:	2301      	movs	r3, #1
 80048dc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80048de:	f000 fe79 	bl	80055d4 <vPortExitCritical>

	return xReturn;
 80048e2:	69fb      	ldr	r3, [r7, #28]
}
 80048e4:	4618      	mov	r0, r3
 80048e6:	3720      	adds	r7, #32
 80048e8:	46bd      	mov	sp, r7
 80048ea:	bd80      	pop	{r7, pc}
 80048ec:	20000e58 	.word	0x20000e58
 80048f0:	20000e6c 	.word	0x20000e6c

080048f4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80048f4:	b480      	push	{r7}
 80048f6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80048f8:	4b03      	ldr	r3, [pc, #12]	; (8004908 <vTaskMissedYield+0x14>)
 80048fa:	2201      	movs	r2, #1
 80048fc:	601a      	str	r2, [r3, #0]
}
 80048fe:	bf00      	nop
 8004900:	46bd      	mov	sp, r7
 8004902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004906:	4770      	bx	lr
 8004908:	20000e68 	.word	0x20000e68

0800490c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800490c:	b580      	push	{r7, lr}
 800490e:	b082      	sub	sp, #8
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004914:	f000 f852 	bl	80049bc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004918:	4b06      	ldr	r3, [pc, #24]	; (8004934 <prvIdleTask+0x28>)
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	2b01      	cmp	r3, #1
 800491e:	d9f9      	bls.n	8004914 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004920:	4b05      	ldr	r3, [pc, #20]	; (8004938 <prvIdleTask+0x2c>)
 8004922:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004926:	601a      	str	r2, [r3, #0]
 8004928:	f3bf 8f4f 	dsb	sy
 800492c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004930:	e7f0      	b.n	8004914 <prvIdleTask+0x8>
 8004932:	bf00      	nop
 8004934:	20000984 	.word	0x20000984
 8004938:	e000ed04 	.word	0xe000ed04

0800493c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800493c:	b580      	push	{r7, lr}
 800493e:	b082      	sub	sp, #8
 8004940:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004942:	2300      	movs	r3, #0
 8004944:	607b      	str	r3, [r7, #4]
 8004946:	e00c      	b.n	8004962 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004948:	687a      	ldr	r2, [r7, #4]
 800494a:	4613      	mov	r3, r2
 800494c:	009b      	lsls	r3, r3, #2
 800494e:	4413      	add	r3, r2
 8004950:	009b      	lsls	r3, r3, #2
 8004952:	4a12      	ldr	r2, [pc, #72]	; (800499c <prvInitialiseTaskLists+0x60>)
 8004954:	4413      	add	r3, r2
 8004956:	4618      	mov	r0, r3
 8004958:	f7fe fcca 	bl	80032f0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	3301      	adds	r3, #1
 8004960:	607b      	str	r3, [r7, #4]
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2b37      	cmp	r3, #55	; 0x37
 8004966:	d9ef      	bls.n	8004948 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004968:	480d      	ldr	r0, [pc, #52]	; (80049a0 <prvInitialiseTaskLists+0x64>)
 800496a:	f7fe fcc1 	bl	80032f0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800496e:	480d      	ldr	r0, [pc, #52]	; (80049a4 <prvInitialiseTaskLists+0x68>)
 8004970:	f7fe fcbe 	bl	80032f0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004974:	480c      	ldr	r0, [pc, #48]	; (80049a8 <prvInitialiseTaskLists+0x6c>)
 8004976:	f7fe fcbb 	bl	80032f0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800497a:	480c      	ldr	r0, [pc, #48]	; (80049ac <prvInitialiseTaskLists+0x70>)
 800497c:	f7fe fcb8 	bl	80032f0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004980:	480b      	ldr	r0, [pc, #44]	; (80049b0 <prvInitialiseTaskLists+0x74>)
 8004982:	f7fe fcb5 	bl	80032f0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004986:	4b0b      	ldr	r3, [pc, #44]	; (80049b4 <prvInitialiseTaskLists+0x78>)
 8004988:	4a05      	ldr	r2, [pc, #20]	; (80049a0 <prvInitialiseTaskLists+0x64>)
 800498a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800498c:	4b0a      	ldr	r3, [pc, #40]	; (80049b8 <prvInitialiseTaskLists+0x7c>)
 800498e:	4a05      	ldr	r2, [pc, #20]	; (80049a4 <prvInitialiseTaskLists+0x68>)
 8004990:	601a      	str	r2, [r3, #0]
}
 8004992:	bf00      	nop
 8004994:	3708      	adds	r7, #8
 8004996:	46bd      	mov	sp, r7
 8004998:	bd80      	pop	{r7, pc}
 800499a:	bf00      	nop
 800499c:	20000984 	.word	0x20000984
 80049a0:	20000de4 	.word	0x20000de4
 80049a4:	20000df8 	.word	0x20000df8
 80049a8:	20000e14 	.word	0x20000e14
 80049ac:	20000e28 	.word	0x20000e28
 80049b0:	20000e40 	.word	0x20000e40
 80049b4:	20000e0c 	.word	0x20000e0c
 80049b8:	20000e10 	.word	0x20000e10

080049bc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	b082      	sub	sp, #8
 80049c0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80049c2:	e019      	b.n	80049f8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80049c4:	f000 fdd6 	bl	8005574 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80049c8:	4b10      	ldr	r3, [pc, #64]	; (8004a0c <prvCheckTasksWaitingTermination+0x50>)
 80049ca:	68db      	ldr	r3, [r3, #12]
 80049cc:	68db      	ldr	r3, [r3, #12]
 80049ce:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	3304      	adds	r3, #4
 80049d4:	4618      	mov	r0, r3
 80049d6:	f7fe fd15 	bl	8003404 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80049da:	4b0d      	ldr	r3, [pc, #52]	; (8004a10 <prvCheckTasksWaitingTermination+0x54>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	3b01      	subs	r3, #1
 80049e0:	4a0b      	ldr	r2, [pc, #44]	; (8004a10 <prvCheckTasksWaitingTermination+0x54>)
 80049e2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80049e4:	4b0b      	ldr	r3, [pc, #44]	; (8004a14 <prvCheckTasksWaitingTermination+0x58>)
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	3b01      	subs	r3, #1
 80049ea:	4a0a      	ldr	r2, [pc, #40]	; (8004a14 <prvCheckTasksWaitingTermination+0x58>)
 80049ec:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80049ee:	f000 fdf1 	bl	80055d4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80049f2:	6878      	ldr	r0, [r7, #4]
 80049f4:	f000 f810 	bl	8004a18 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80049f8:	4b06      	ldr	r3, [pc, #24]	; (8004a14 <prvCheckTasksWaitingTermination+0x58>)
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d1e1      	bne.n	80049c4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004a00:	bf00      	nop
 8004a02:	bf00      	nop
 8004a04:	3708      	adds	r7, #8
 8004a06:	46bd      	mov	sp, r7
 8004a08:	bd80      	pop	{r7, pc}
 8004a0a:	bf00      	nop
 8004a0c:	20000e28 	.word	0x20000e28
 8004a10:	20000e54 	.word	0x20000e54
 8004a14:	20000e3c 	.word	0x20000e3c

08004a18 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b084      	sub	sp, #16
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	3354      	adds	r3, #84	; 0x54
 8004a24:	4618      	mov	r0, r3
 8004a26:	f001 ff15 	bl	8006854 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d108      	bne.n	8004a46 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a38:	4618      	mov	r0, r3
 8004a3a:	f000 ff89 	bl	8005950 <vPortFree>
				vPortFree( pxTCB );
 8004a3e:	6878      	ldr	r0, [r7, #4]
 8004a40:	f000 ff86 	bl	8005950 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004a44:	e018      	b.n	8004a78 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8004a4c:	2b01      	cmp	r3, #1
 8004a4e:	d103      	bne.n	8004a58 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8004a50:	6878      	ldr	r0, [r7, #4]
 8004a52:	f000 ff7d 	bl	8005950 <vPortFree>
	}
 8004a56:	e00f      	b.n	8004a78 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8004a5e:	2b02      	cmp	r3, #2
 8004a60:	d00a      	beq.n	8004a78 <prvDeleteTCB+0x60>
	__asm volatile
 8004a62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a66:	f383 8811 	msr	BASEPRI, r3
 8004a6a:	f3bf 8f6f 	isb	sy
 8004a6e:	f3bf 8f4f 	dsb	sy
 8004a72:	60fb      	str	r3, [r7, #12]
}
 8004a74:	bf00      	nop
 8004a76:	e7fe      	b.n	8004a76 <prvDeleteTCB+0x5e>
	}
 8004a78:	bf00      	nop
 8004a7a:	3710      	adds	r7, #16
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	bd80      	pop	{r7, pc}

08004a80 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004a80:	b480      	push	{r7}
 8004a82:	b083      	sub	sp, #12
 8004a84:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004a86:	4b0c      	ldr	r3, [pc, #48]	; (8004ab8 <prvResetNextTaskUnblockTime+0x38>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d104      	bne.n	8004a9a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004a90:	4b0a      	ldr	r3, [pc, #40]	; (8004abc <prvResetNextTaskUnblockTime+0x3c>)
 8004a92:	f04f 32ff 	mov.w	r2, #4294967295
 8004a96:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004a98:	e008      	b.n	8004aac <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004a9a:	4b07      	ldr	r3, [pc, #28]	; (8004ab8 <prvResetNextTaskUnblockTime+0x38>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	68db      	ldr	r3, [r3, #12]
 8004aa0:	68db      	ldr	r3, [r3, #12]
 8004aa2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	685b      	ldr	r3, [r3, #4]
 8004aa8:	4a04      	ldr	r2, [pc, #16]	; (8004abc <prvResetNextTaskUnblockTime+0x3c>)
 8004aaa:	6013      	str	r3, [r2, #0]
}
 8004aac:	bf00      	nop
 8004aae:	370c      	adds	r7, #12
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab6:	4770      	bx	lr
 8004ab8:	20000e0c 	.word	0x20000e0c
 8004abc:	20000e74 	.word	0x20000e74

08004ac0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004ac0:	b480      	push	{r7}
 8004ac2:	b083      	sub	sp, #12
 8004ac4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004ac6:	4b0b      	ldr	r3, [pc, #44]	; (8004af4 <xTaskGetSchedulerState+0x34>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d102      	bne.n	8004ad4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004ace:	2301      	movs	r3, #1
 8004ad0:	607b      	str	r3, [r7, #4]
 8004ad2:	e008      	b.n	8004ae6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004ad4:	4b08      	ldr	r3, [pc, #32]	; (8004af8 <xTaskGetSchedulerState+0x38>)
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d102      	bne.n	8004ae2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004adc:	2302      	movs	r3, #2
 8004ade:	607b      	str	r3, [r7, #4]
 8004ae0:	e001      	b.n	8004ae6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004ae6:	687b      	ldr	r3, [r7, #4]
	}
 8004ae8:	4618      	mov	r0, r3
 8004aea:	370c      	adds	r7, #12
 8004aec:	46bd      	mov	sp, r7
 8004aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af2:	4770      	bx	lr
 8004af4:	20000e60 	.word	0x20000e60
 8004af8:	20000e7c 	.word	0x20000e7c

08004afc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b086      	sub	sp, #24
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004b08:	2300      	movs	r3, #0
 8004b0a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d056      	beq.n	8004bc0 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004b12:	4b2e      	ldr	r3, [pc, #184]	; (8004bcc <xTaskPriorityDisinherit+0xd0>)
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	693a      	ldr	r2, [r7, #16]
 8004b18:	429a      	cmp	r2, r3
 8004b1a:	d00a      	beq.n	8004b32 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8004b1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b20:	f383 8811 	msr	BASEPRI, r3
 8004b24:	f3bf 8f6f 	isb	sy
 8004b28:	f3bf 8f4f 	dsb	sy
 8004b2c:	60fb      	str	r3, [r7, #12]
}
 8004b2e:	bf00      	nop
 8004b30:	e7fe      	b.n	8004b30 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004b32:	693b      	ldr	r3, [r7, #16]
 8004b34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d10a      	bne.n	8004b50 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8004b3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b3e:	f383 8811 	msr	BASEPRI, r3
 8004b42:	f3bf 8f6f 	isb	sy
 8004b46:	f3bf 8f4f 	dsb	sy
 8004b4a:	60bb      	str	r3, [r7, #8]
}
 8004b4c:	bf00      	nop
 8004b4e:	e7fe      	b.n	8004b4e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8004b50:	693b      	ldr	r3, [r7, #16]
 8004b52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b54:	1e5a      	subs	r2, r3, #1
 8004b56:	693b      	ldr	r3, [r7, #16]
 8004b58:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004b5a:	693b      	ldr	r3, [r7, #16]
 8004b5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b5e:	693b      	ldr	r3, [r7, #16]
 8004b60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b62:	429a      	cmp	r2, r3
 8004b64:	d02c      	beq.n	8004bc0 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004b66:	693b      	ldr	r3, [r7, #16]
 8004b68:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d128      	bne.n	8004bc0 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004b6e:	693b      	ldr	r3, [r7, #16]
 8004b70:	3304      	adds	r3, #4
 8004b72:	4618      	mov	r0, r3
 8004b74:	f7fe fc46 	bl	8003404 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004b78:	693b      	ldr	r3, [r7, #16]
 8004b7a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004b7c:	693b      	ldr	r3, [r7, #16]
 8004b7e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004b80:	693b      	ldr	r3, [r7, #16]
 8004b82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b84:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004b88:	693b      	ldr	r3, [r7, #16]
 8004b8a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004b8c:	693b      	ldr	r3, [r7, #16]
 8004b8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b90:	4b0f      	ldr	r3, [pc, #60]	; (8004bd0 <xTaskPriorityDisinherit+0xd4>)
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	429a      	cmp	r2, r3
 8004b96:	d903      	bls.n	8004ba0 <xTaskPriorityDisinherit+0xa4>
 8004b98:	693b      	ldr	r3, [r7, #16]
 8004b9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b9c:	4a0c      	ldr	r2, [pc, #48]	; (8004bd0 <xTaskPriorityDisinherit+0xd4>)
 8004b9e:	6013      	str	r3, [r2, #0]
 8004ba0:	693b      	ldr	r3, [r7, #16]
 8004ba2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ba4:	4613      	mov	r3, r2
 8004ba6:	009b      	lsls	r3, r3, #2
 8004ba8:	4413      	add	r3, r2
 8004baa:	009b      	lsls	r3, r3, #2
 8004bac:	4a09      	ldr	r2, [pc, #36]	; (8004bd4 <xTaskPriorityDisinherit+0xd8>)
 8004bae:	441a      	add	r2, r3
 8004bb0:	693b      	ldr	r3, [r7, #16]
 8004bb2:	3304      	adds	r3, #4
 8004bb4:	4619      	mov	r1, r3
 8004bb6:	4610      	mov	r0, r2
 8004bb8:	f7fe fbc7 	bl	800334a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004bbc:	2301      	movs	r3, #1
 8004bbe:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004bc0:	697b      	ldr	r3, [r7, #20]
	}
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	3718      	adds	r7, #24
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	bd80      	pop	{r7, pc}
 8004bca:	bf00      	nop
 8004bcc:	20000980 	.word	0x20000980
 8004bd0:	20000e5c 	.word	0x20000e5c
 8004bd4:	20000984 	.word	0x20000984

08004bd8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b084      	sub	sp, #16
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
 8004be0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004be2:	4b21      	ldr	r3, [pc, #132]	; (8004c68 <prvAddCurrentTaskToDelayedList+0x90>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004be8:	4b20      	ldr	r3, [pc, #128]	; (8004c6c <prvAddCurrentTaskToDelayedList+0x94>)
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	3304      	adds	r3, #4
 8004bee:	4618      	mov	r0, r3
 8004bf0:	f7fe fc08 	bl	8003404 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bfa:	d10a      	bne.n	8004c12 <prvAddCurrentTaskToDelayedList+0x3a>
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d007      	beq.n	8004c12 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004c02:	4b1a      	ldr	r3, [pc, #104]	; (8004c6c <prvAddCurrentTaskToDelayedList+0x94>)
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	3304      	adds	r3, #4
 8004c08:	4619      	mov	r1, r3
 8004c0a:	4819      	ldr	r0, [pc, #100]	; (8004c70 <prvAddCurrentTaskToDelayedList+0x98>)
 8004c0c:	f7fe fb9d 	bl	800334a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004c10:	e026      	b.n	8004c60 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004c12:	68fa      	ldr	r2, [r7, #12]
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	4413      	add	r3, r2
 8004c18:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004c1a:	4b14      	ldr	r3, [pc, #80]	; (8004c6c <prvAddCurrentTaskToDelayedList+0x94>)
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	68ba      	ldr	r2, [r7, #8]
 8004c20:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004c22:	68ba      	ldr	r2, [r7, #8]
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	429a      	cmp	r2, r3
 8004c28:	d209      	bcs.n	8004c3e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004c2a:	4b12      	ldr	r3, [pc, #72]	; (8004c74 <prvAddCurrentTaskToDelayedList+0x9c>)
 8004c2c:	681a      	ldr	r2, [r3, #0]
 8004c2e:	4b0f      	ldr	r3, [pc, #60]	; (8004c6c <prvAddCurrentTaskToDelayedList+0x94>)
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	3304      	adds	r3, #4
 8004c34:	4619      	mov	r1, r3
 8004c36:	4610      	mov	r0, r2
 8004c38:	f7fe fbab 	bl	8003392 <vListInsert>
}
 8004c3c:	e010      	b.n	8004c60 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004c3e:	4b0e      	ldr	r3, [pc, #56]	; (8004c78 <prvAddCurrentTaskToDelayedList+0xa0>)
 8004c40:	681a      	ldr	r2, [r3, #0]
 8004c42:	4b0a      	ldr	r3, [pc, #40]	; (8004c6c <prvAddCurrentTaskToDelayedList+0x94>)
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	3304      	adds	r3, #4
 8004c48:	4619      	mov	r1, r3
 8004c4a:	4610      	mov	r0, r2
 8004c4c:	f7fe fba1 	bl	8003392 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004c50:	4b0a      	ldr	r3, [pc, #40]	; (8004c7c <prvAddCurrentTaskToDelayedList+0xa4>)
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	68ba      	ldr	r2, [r7, #8]
 8004c56:	429a      	cmp	r2, r3
 8004c58:	d202      	bcs.n	8004c60 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004c5a:	4a08      	ldr	r2, [pc, #32]	; (8004c7c <prvAddCurrentTaskToDelayedList+0xa4>)
 8004c5c:	68bb      	ldr	r3, [r7, #8]
 8004c5e:	6013      	str	r3, [r2, #0]
}
 8004c60:	bf00      	nop
 8004c62:	3710      	adds	r7, #16
 8004c64:	46bd      	mov	sp, r7
 8004c66:	bd80      	pop	{r7, pc}
 8004c68:	20000e58 	.word	0x20000e58
 8004c6c:	20000980 	.word	0x20000980
 8004c70:	20000e40 	.word	0x20000e40
 8004c74:	20000e10 	.word	0x20000e10
 8004c78:	20000e0c 	.word	0x20000e0c
 8004c7c:	20000e74 	.word	0x20000e74

08004c80 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b08a      	sub	sp, #40	; 0x28
 8004c84:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004c86:	2300      	movs	r3, #0
 8004c88:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004c8a:	f000 fb07 	bl	800529c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004c8e:	4b1c      	ldr	r3, [pc, #112]	; (8004d00 <xTimerCreateTimerTask+0x80>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d021      	beq.n	8004cda <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004c96:	2300      	movs	r3, #0
 8004c98:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004c9e:	1d3a      	adds	r2, r7, #4
 8004ca0:	f107 0108 	add.w	r1, r7, #8
 8004ca4:	f107 030c 	add.w	r3, r7, #12
 8004ca8:	4618      	mov	r0, r3
 8004caa:	f7fe fb07 	bl	80032bc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8004cae:	6879      	ldr	r1, [r7, #4]
 8004cb0:	68bb      	ldr	r3, [r7, #8]
 8004cb2:	68fa      	ldr	r2, [r7, #12]
 8004cb4:	9202      	str	r2, [sp, #8]
 8004cb6:	9301      	str	r3, [sp, #4]
 8004cb8:	2302      	movs	r3, #2
 8004cba:	9300      	str	r3, [sp, #0]
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	460a      	mov	r2, r1
 8004cc0:	4910      	ldr	r1, [pc, #64]	; (8004d04 <xTimerCreateTimerTask+0x84>)
 8004cc2:	4811      	ldr	r0, [pc, #68]	; (8004d08 <xTimerCreateTimerTask+0x88>)
 8004cc4:	f7ff f8b4 	bl	8003e30 <xTaskCreateStatic>
 8004cc8:	4603      	mov	r3, r0
 8004cca:	4a10      	ldr	r2, [pc, #64]	; (8004d0c <xTimerCreateTimerTask+0x8c>)
 8004ccc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8004cce:	4b0f      	ldr	r3, [pc, #60]	; (8004d0c <xTimerCreateTimerTask+0x8c>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d001      	beq.n	8004cda <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004cda:	697b      	ldr	r3, [r7, #20]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d10a      	bne.n	8004cf6 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8004ce0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ce4:	f383 8811 	msr	BASEPRI, r3
 8004ce8:	f3bf 8f6f 	isb	sy
 8004cec:	f3bf 8f4f 	dsb	sy
 8004cf0:	613b      	str	r3, [r7, #16]
}
 8004cf2:	bf00      	nop
 8004cf4:	e7fe      	b.n	8004cf4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004cf6:	697b      	ldr	r3, [r7, #20]
}
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	3718      	adds	r7, #24
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	bd80      	pop	{r7, pc}
 8004d00:	20000eb0 	.word	0x20000eb0
 8004d04:	08008ae4 	.word	0x08008ae4
 8004d08:	08004e45 	.word	0x08004e45
 8004d0c:	20000eb4 	.word	0x20000eb4

08004d10 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b08a      	sub	sp, #40	; 0x28
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	60f8      	str	r0, [r7, #12]
 8004d18:	60b9      	str	r1, [r7, #8]
 8004d1a:	607a      	str	r2, [r7, #4]
 8004d1c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004d1e:	2300      	movs	r3, #0
 8004d20:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d10a      	bne.n	8004d3e <xTimerGenericCommand+0x2e>
	__asm volatile
 8004d28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d2c:	f383 8811 	msr	BASEPRI, r3
 8004d30:	f3bf 8f6f 	isb	sy
 8004d34:	f3bf 8f4f 	dsb	sy
 8004d38:	623b      	str	r3, [r7, #32]
}
 8004d3a:	bf00      	nop
 8004d3c:	e7fe      	b.n	8004d3c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004d3e:	4b1a      	ldr	r3, [pc, #104]	; (8004da8 <xTimerGenericCommand+0x98>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d02a      	beq.n	8004d9c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004d46:	68bb      	ldr	r3, [r7, #8]
 8004d48:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004d52:	68bb      	ldr	r3, [r7, #8]
 8004d54:	2b05      	cmp	r3, #5
 8004d56:	dc18      	bgt.n	8004d8a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004d58:	f7ff feb2 	bl	8004ac0 <xTaskGetSchedulerState>
 8004d5c:	4603      	mov	r3, r0
 8004d5e:	2b02      	cmp	r3, #2
 8004d60:	d109      	bne.n	8004d76 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004d62:	4b11      	ldr	r3, [pc, #68]	; (8004da8 <xTimerGenericCommand+0x98>)
 8004d64:	6818      	ldr	r0, [r3, #0]
 8004d66:	f107 0110 	add.w	r1, r7, #16
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d6e:	f7fe fc77 	bl	8003660 <xQueueGenericSend>
 8004d72:	6278      	str	r0, [r7, #36]	; 0x24
 8004d74:	e012      	b.n	8004d9c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004d76:	4b0c      	ldr	r3, [pc, #48]	; (8004da8 <xTimerGenericCommand+0x98>)
 8004d78:	6818      	ldr	r0, [r3, #0]
 8004d7a:	f107 0110 	add.w	r1, r7, #16
 8004d7e:	2300      	movs	r3, #0
 8004d80:	2200      	movs	r2, #0
 8004d82:	f7fe fc6d 	bl	8003660 <xQueueGenericSend>
 8004d86:	6278      	str	r0, [r7, #36]	; 0x24
 8004d88:	e008      	b.n	8004d9c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004d8a:	4b07      	ldr	r3, [pc, #28]	; (8004da8 <xTimerGenericCommand+0x98>)
 8004d8c:	6818      	ldr	r0, [r3, #0]
 8004d8e:	f107 0110 	add.w	r1, r7, #16
 8004d92:	2300      	movs	r3, #0
 8004d94:	683a      	ldr	r2, [r7, #0]
 8004d96:	f7fe fd61 	bl	800385c <xQueueGenericSendFromISR>
 8004d9a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004d9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004d9e:	4618      	mov	r0, r3
 8004da0:	3728      	adds	r7, #40	; 0x28
 8004da2:	46bd      	mov	sp, r7
 8004da4:	bd80      	pop	{r7, pc}
 8004da6:	bf00      	nop
 8004da8:	20000eb0 	.word	0x20000eb0

08004dac <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b088      	sub	sp, #32
 8004db0:	af02      	add	r7, sp, #8
 8004db2:	6078      	str	r0, [r7, #4]
 8004db4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004db6:	4b22      	ldr	r3, [pc, #136]	; (8004e40 <prvProcessExpiredTimer+0x94>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	68db      	ldr	r3, [r3, #12]
 8004dbc:	68db      	ldr	r3, [r3, #12]
 8004dbe:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004dc0:	697b      	ldr	r3, [r7, #20]
 8004dc2:	3304      	adds	r3, #4
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	f7fe fb1d 	bl	8003404 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004dca:	697b      	ldr	r3, [r7, #20]
 8004dcc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004dd0:	f003 0304 	and.w	r3, r3, #4
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d022      	beq.n	8004e1e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004dd8:	697b      	ldr	r3, [r7, #20]
 8004dda:	699a      	ldr	r2, [r3, #24]
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	18d1      	adds	r1, r2, r3
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	683a      	ldr	r2, [r7, #0]
 8004de4:	6978      	ldr	r0, [r7, #20]
 8004de6:	f000 f8d1 	bl	8004f8c <prvInsertTimerInActiveList>
 8004dea:	4603      	mov	r3, r0
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d01f      	beq.n	8004e30 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004df0:	2300      	movs	r3, #0
 8004df2:	9300      	str	r3, [sp, #0]
 8004df4:	2300      	movs	r3, #0
 8004df6:	687a      	ldr	r2, [r7, #4]
 8004df8:	2100      	movs	r1, #0
 8004dfa:	6978      	ldr	r0, [r7, #20]
 8004dfc:	f7ff ff88 	bl	8004d10 <xTimerGenericCommand>
 8004e00:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8004e02:	693b      	ldr	r3, [r7, #16]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d113      	bne.n	8004e30 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8004e08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e0c:	f383 8811 	msr	BASEPRI, r3
 8004e10:	f3bf 8f6f 	isb	sy
 8004e14:	f3bf 8f4f 	dsb	sy
 8004e18:	60fb      	str	r3, [r7, #12]
}
 8004e1a:	bf00      	nop
 8004e1c:	e7fe      	b.n	8004e1c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004e1e:	697b      	ldr	r3, [r7, #20]
 8004e20:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004e24:	f023 0301 	bic.w	r3, r3, #1
 8004e28:	b2da      	uxtb	r2, r3
 8004e2a:	697b      	ldr	r3, [r7, #20]
 8004e2c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004e30:	697b      	ldr	r3, [r7, #20]
 8004e32:	6a1b      	ldr	r3, [r3, #32]
 8004e34:	6978      	ldr	r0, [r7, #20]
 8004e36:	4798      	blx	r3
}
 8004e38:	bf00      	nop
 8004e3a:	3718      	adds	r7, #24
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	bd80      	pop	{r7, pc}
 8004e40:	20000ea8 	.word	0x20000ea8

08004e44 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b084      	sub	sp, #16
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004e4c:	f107 0308 	add.w	r3, r7, #8
 8004e50:	4618      	mov	r0, r3
 8004e52:	f000 f857 	bl	8004f04 <prvGetNextExpireTime>
 8004e56:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004e58:	68bb      	ldr	r3, [r7, #8]
 8004e5a:	4619      	mov	r1, r3
 8004e5c:	68f8      	ldr	r0, [r7, #12]
 8004e5e:	f000 f803 	bl	8004e68 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004e62:	f000 f8d5 	bl	8005010 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004e66:	e7f1      	b.n	8004e4c <prvTimerTask+0x8>

08004e68 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b084      	sub	sp, #16
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
 8004e70:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004e72:	f7ff fa39 	bl	80042e8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004e76:	f107 0308 	add.w	r3, r7, #8
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	f000 f866 	bl	8004f4c <prvSampleTimeNow>
 8004e80:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004e82:	68bb      	ldr	r3, [r7, #8]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d130      	bne.n	8004eea <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d10a      	bne.n	8004ea4 <prvProcessTimerOrBlockTask+0x3c>
 8004e8e:	687a      	ldr	r2, [r7, #4]
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	429a      	cmp	r2, r3
 8004e94:	d806      	bhi.n	8004ea4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004e96:	f7ff fa35 	bl	8004304 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004e9a:	68f9      	ldr	r1, [r7, #12]
 8004e9c:	6878      	ldr	r0, [r7, #4]
 8004e9e:	f7ff ff85 	bl	8004dac <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004ea2:	e024      	b.n	8004eee <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d008      	beq.n	8004ebc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004eaa:	4b13      	ldr	r3, [pc, #76]	; (8004ef8 <prvProcessTimerOrBlockTask+0x90>)
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d101      	bne.n	8004eb8 <prvProcessTimerOrBlockTask+0x50>
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	e000      	b.n	8004eba <prvProcessTimerOrBlockTask+0x52>
 8004eb8:	2300      	movs	r3, #0
 8004eba:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004ebc:	4b0f      	ldr	r3, [pc, #60]	; (8004efc <prvProcessTimerOrBlockTask+0x94>)
 8004ebe:	6818      	ldr	r0, [r3, #0]
 8004ec0:	687a      	ldr	r2, [r7, #4]
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	1ad3      	subs	r3, r2, r3
 8004ec6:	683a      	ldr	r2, [r7, #0]
 8004ec8:	4619      	mov	r1, r3
 8004eca:	f7fe ff7d 	bl	8003dc8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004ece:	f7ff fa19 	bl	8004304 <xTaskResumeAll>
 8004ed2:	4603      	mov	r3, r0
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d10a      	bne.n	8004eee <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004ed8:	4b09      	ldr	r3, [pc, #36]	; (8004f00 <prvProcessTimerOrBlockTask+0x98>)
 8004eda:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ede:	601a      	str	r2, [r3, #0]
 8004ee0:	f3bf 8f4f 	dsb	sy
 8004ee4:	f3bf 8f6f 	isb	sy
}
 8004ee8:	e001      	b.n	8004eee <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004eea:	f7ff fa0b 	bl	8004304 <xTaskResumeAll>
}
 8004eee:	bf00      	nop
 8004ef0:	3710      	adds	r7, #16
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	bd80      	pop	{r7, pc}
 8004ef6:	bf00      	nop
 8004ef8:	20000eac 	.word	0x20000eac
 8004efc:	20000eb0 	.word	0x20000eb0
 8004f00:	e000ed04 	.word	0xe000ed04

08004f04 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004f04:	b480      	push	{r7}
 8004f06:	b085      	sub	sp, #20
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004f0c:	4b0e      	ldr	r3, [pc, #56]	; (8004f48 <prvGetNextExpireTime+0x44>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d101      	bne.n	8004f1a <prvGetNextExpireTime+0x16>
 8004f16:	2201      	movs	r2, #1
 8004f18:	e000      	b.n	8004f1c <prvGetNextExpireTime+0x18>
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d105      	bne.n	8004f34 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004f28:	4b07      	ldr	r3, [pc, #28]	; (8004f48 <prvGetNextExpireTime+0x44>)
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	68db      	ldr	r3, [r3, #12]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	60fb      	str	r3, [r7, #12]
 8004f32:	e001      	b.n	8004f38 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004f34:	2300      	movs	r3, #0
 8004f36:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004f38:	68fb      	ldr	r3, [r7, #12]
}
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	3714      	adds	r7, #20
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f44:	4770      	bx	lr
 8004f46:	bf00      	nop
 8004f48:	20000ea8 	.word	0x20000ea8

08004f4c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b084      	sub	sp, #16
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004f54:	f7ff fa74 	bl	8004440 <xTaskGetTickCount>
 8004f58:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8004f5a:	4b0b      	ldr	r3, [pc, #44]	; (8004f88 <prvSampleTimeNow+0x3c>)
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	68fa      	ldr	r2, [r7, #12]
 8004f60:	429a      	cmp	r2, r3
 8004f62:	d205      	bcs.n	8004f70 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004f64:	f000 f936 	bl	80051d4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2201      	movs	r2, #1
 8004f6c:	601a      	str	r2, [r3, #0]
 8004f6e:	e002      	b.n	8004f76 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2200      	movs	r2, #0
 8004f74:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004f76:	4a04      	ldr	r2, [pc, #16]	; (8004f88 <prvSampleTimeNow+0x3c>)
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
}
 8004f7e:	4618      	mov	r0, r3
 8004f80:	3710      	adds	r7, #16
 8004f82:	46bd      	mov	sp, r7
 8004f84:	bd80      	pop	{r7, pc}
 8004f86:	bf00      	nop
 8004f88:	20000eb8 	.word	0x20000eb8

08004f8c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b086      	sub	sp, #24
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	60f8      	str	r0, [r7, #12]
 8004f94:	60b9      	str	r1, [r7, #8]
 8004f96:	607a      	str	r2, [r7, #4]
 8004f98:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	68ba      	ldr	r2, [r7, #8]
 8004fa2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	68fa      	ldr	r2, [r7, #12]
 8004fa8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004faa:	68ba      	ldr	r2, [r7, #8]
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	429a      	cmp	r2, r3
 8004fb0:	d812      	bhi.n	8004fd8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004fb2:	687a      	ldr	r2, [r7, #4]
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	1ad2      	subs	r2, r2, r3
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	699b      	ldr	r3, [r3, #24]
 8004fbc:	429a      	cmp	r2, r3
 8004fbe:	d302      	bcc.n	8004fc6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	617b      	str	r3, [r7, #20]
 8004fc4:	e01b      	b.n	8004ffe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004fc6:	4b10      	ldr	r3, [pc, #64]	; (8005008 <prvInsertTimerInActiveList+0x7c>)
 8004fc8:	681a      	ldr	r2, [r3, #0]
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	3304      	adds	r3, #4
 8004fce:	4619      	mov	r1, r3
 8004fd0:	4610      	mov	r0, r2
 8004fd2:	f7fe f9de 	bl	8003392 <vListInsert>
 8004fd6:	e012      	b.n	8004ffe <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004fd8:	687a      	ldr	r2, [r7, #4]
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	429a      	cmp	r2, r3
 8004fde:	d206      	bcs.n	8004fee <prvInsertTimerInActiveList+0x62>
 8004fe0:	68ba      	ldr	r2, [r7, #8]
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	429a      	cmp	r2, r3
 8004fe6:	d302      	bcc.n	8004fee <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004fe8:	2301      	movs	r3, #1
 8004fea:	617b      	str	r3, [r7, #20]
 8004fec:	e007      	b.n	8004ffe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004fee:	4b07      	ldr	r3, [pc, #28]	; (800500c <prvInsertTimerInActiveList+0x80>)
 8004ff0:	681a      	ldr	r2, [r3, #0]
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	3304      	adds	r3, #4
 8004ff6:	4619      	mov	r1, r3
 8004ff8:	4610      	mov	r0, r2
 8004ffa:	f7fe f9ca 	bl	8003392 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004ffe:	697b      	ldr	r3, [r7, #20]
}
 8005000:	4618      	mov	r0, r3
 8005002:	3718      	adds	r7, #24
 8005004:	46bd      	mov	sp, r7
 8005006:	bd80      	pop	{r7, pc}
 8005008:	20000eac 	.word	0x20000eac
 800500c:	20000ea8 	.word	0x20000ea8

08005010 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b08e      	sub	sp, #56	; 0x38
 8005014:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005016:	e0ca      	b.n	80051ae <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2b00      	cmp	r3, #0
 800501c:	da18      	bge.n	8005050 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800501e:	1d3b      	adds	r3, r7, #4
 8005020:	3304      	adds	r3, #4
 8005022:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005024:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005026:	2b00      	cmp	r3, #0
 8005028:	d10a      	bne.n	8005040 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800502a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800502e:	f383 8811 	msr	BASEPRI, r3
 8005032:	f3bf 8f6f 	isb	sy
 8005036:	f3bf 8f4f 	dsb	sy
 800503a:	61fb      	str	r3, [r7, #28]
}
 800503c:	bf00      	nop
 800503e:	e7fe      	b.n	800503e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005040:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005046:	6850      	ldr	r0, [r2, #4]
 8005048:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800504a:	6892      	ldr	r2, [r2, #8]
 800504c:	4611      	mov	r1, r2
 800504e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2b00      	cmp	r3, #0
 8005054:	f2c0 80aa 	blt.w	80051ac <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800505c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800505e:	695b      	ldr	r3, [r3, #20]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d004      	beq.n	800506e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005064:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005066:	3304      	adds	r3, #4
 8005068:	4618      	mov	r0, r3
 800506a:	f7fe f9cb 	bl	8003404 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800506e:	463b      	mov	r3, r7
 8005070:	4618      	mov	r0, r3
 8005072:	f7ff ff6b 	bl	8004f4c <prvSampleTimeNow>
 8005076:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2b09      	cmp	r3, #9
 800507c:	f200 8097 	bhi.w	80051ae <prvProcessReceivedCommands+0x19e>
 8005080:	a201      	add	r2, pc, #4	; (adr r2, 8005088 <prvProcessReceivedCommands+0x78>)
 8005082:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005086:	bf00      	nop
 8005088:	080050b1 	.word	0x080050b1
 800508c:	080050b1 	.word	0x080050b1
 8005090:	080050b1 	.word	0x080050b1
 8005094:	08005125 	.word	0x08005125
 8005098:	08005139 	.word	0x08005139
 800509c:	08005183 	.word	0x08005183
 80050a0:	080050b1 	.word	0x080050b1
 80050a4:	080050b1 	.word	0x080050b1
 80050a8:	08005125 	.word	0x08005125
 80050ac:	08005139 	.word	0x08005139
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80050b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050b2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80050b6:	f043 0301 	orr.w	r3, r3, #1
 80050ba:	b2da      	uxtb	r2, r3
 80050bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050be:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80050c2:	68ba      	ldr	r2, [r7, #8]
 80050c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050c6:	699b      	ldr	r3, [r3, #24]
 80050c8:	18d1      	adds	r1, r2, r3
 80050ca:	68bb      	ldr	r3, [r7, #8]
 80050cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050ce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80050d0:	f7ff ff5c 	bl	8004f8c <prvInsertTimerInActiveList>
 80050d4:	4603      	mov	r3, r0
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d069      	beq.n	80051ae <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80050da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050dc:	6a1b      	ldr	r3, [r3, #32]
 80050de:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80050e0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80050e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050e4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80050e8:	f003 0304 	and.w	r3, r3, #4
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d05e      	beq.n	80051ae <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80050f0:	68ba      	ldr	r2, [r7, #8]
 80050f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050f4:	699b      	ldr	r3, [r3, #24]
 80050f6:	441a      	add	r2, r3
 80050f8:	2300      	movs	r3, #0
 80050fa:	9300      	str	r3, [sp, #0]
 80050fc:	2300      	movs	r3, #0
 80050fe:	2100      	movs	r1, #0
 8005100:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005102:	f7ff fe05 	bl	8004d10 <xTimerGenericCommand>
 8005106:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005108:	6a3b      	ldr	r3, [r7, #32]
 800510a:	2b00      	cmp	r3, #0
 800510c:	d14f      	bne.n	80051ae <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800510e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005112:	f383 8811 	msr	BASEPRI, r3
 8005116:	f3bf 8f6f 	isb	sy
 800511a:	f3bf 8f4f 	dsb	sy
 800511e:	61bb      	str	r3, [r7, #24]
}
 8005120:	bf00      	nop
 8005122:	e7fe      	b.n	8005122 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005124:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005126:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800512a:	f023 0301 	bic.w	r3, r3, #1
 800512e:	b2da      	uxtb	r2, r3
 8005130:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005132:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8005136:	e03a      	b.n	80051ae <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005138:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800513a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800513e:	f043 0301 	orr.w	r3, r3, #1
 8005142:	b2da      	uxtb	r2, r3
 8005144:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005146:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800514a:	68ba      	ldr	r2, [r7, #8]
 800514c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800514e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005150:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005152:	699b      	ldr	r3, [r3, #24]
 8005154:	2b00      	cmp	r3, #0
 8005156:	d10a      	bne.n	800516e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8005158:	f04f 0350 	mov.w	r3, #80	; 0x50
 800515c:	f383 8811 	msr	BASEPRI, r3
 8005160:	f3bf 8f6f 	isb	sy
 8005164:	f3bf 8f4f 	dsb	sy
 8005168:	617b      	str	r3, [r7, #20]
}
 800516a:	bf00      	nop
 800516c:	e7fe      	b.n	800516c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800516e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005170:	699a      	ldr	r2, [r3, #24]
 8005172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005174:	18d1      	adds	r1, r2, r3
 8005176:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005178:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800517a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800517c:	f7ff ff06 	bl	8004f8c <prvInsertTimerInActiveList>
					break;
 8005180:	e015      	b.n	80051ae <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005182:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005184:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005188:	f003 0302 	and.w	r3, r3, #2
 800518c:	2b00      	cmp	r3, #0
 800518e:	d103      	bne.n	8005198 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8005190:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005192:	f000 fbdd 	bl	8005950 <vPortFree>
 8005196:	e00a      	b.n	80051ae <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005198:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800519a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800519e:	f023 0301 	bic.w	r3, r3, #1
 80051a2:	b2da      	uxtb	r2, r3
 80051a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051a6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80051aa:	e000      	b.n	80051ae <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80051ac:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80051ae:	4b08      	ldr	r3, [pc, #32]	; (80051d0 <prvProcessReceivedCommands+0x1c0>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	1d39      	adds	r1, r7, #4
 80051b4:	2200      	movs	r2, #0
 80051b6:	4618      	mov	r0, r3
 80051b8:	f7fe fbec 	bl	8003994 <xQueueReceive>
 80051bc:	4603      	mov	r3, r0
 80051be:	2b00      	cmp	r3, #0
 80051c0:	f47f af2a 	bne.w	8005018 <prvProcessReceivedCommands+0x8>
	}
}
 80051c4:	bf00      	nop
 80051c6:	bf00      	nop
 80051c8:	3730      	adds	r7, #48	; 0x30
 80051ca:	46bd      	mov	sp, r7
 80051cc:	bd80      	pop	{r7, pc}
 80051ce:	bf00      	nop
 80051d0:	20000eb0 	.word	0x20000eb0

080051d4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80051d4:	b580      	push	{r7, lr}
 80051d6:	b088      	sub	sp, #32
 80051d8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80051da:	e048      	b.n	800526e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80051dc:	4b2d      	ldr	r3, [pc, #180]	; (8005294 <prvSwitchTimerLists+0xc0>)
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	68db      	ldr	r3, [r3, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80051e6:	4b2b      	ldr	r3, [pc, #172]	; (8005294 <prvSwitchTimerLists+0xc0>)
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	68db      	ldr	r3, [r3, #12]
 80051ec:	68db      	ldr	r3, [r3, #12]
 80051ee:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	3304      	adds	r3, #4
 80051f4:	4618      	mov	r0, r3
 80051f6:	f7fe f905 	bl	8003404 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	6a1b      	ldr	r3, [r3, #32]
 80051fe:	68f8      	ldr	r0, [r7, #12]
 8005200:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005208:	f003 0304 	and.w	r3, r3, #4
 800520c:	2b00      	cmp	r3, #0
 800520e:	d02e      	beq.n	800526e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	699b      	ldr	r3, [r3, #24]
 8005214:	693a      	ldr	r2, [r7, #16]
 8005216:	4413      	add	r3, r2
 8005218:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800521a:	68ba      	ldr	r2, [r7, #8]
 800521c:	693b      	ldr	r3, [r7, #16]
 800521e:	429a      	cmp	r2, r3
 8005220:	d90e      	bls.n	8005240 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	68ba      	ldr	r2, [r7, #8]
 8005226:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	68fa      	ldr	r2, [r7, #12]
 800522c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800522e:	4b19      	ldr	r3, [pc, #100]	; (8005294 <prvSwitchTimerLists+0xc0>)
 8005230:	681a      	ldr	r2, [r3, #0]
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	3304      	adds	r3, #4
 8005236:	4619      	mov	r1, r3
 8005238:	4610      	mov	r0, r2
 800523a:	f7fe f8aa 	bl	8003392 <vListInsert>
 800523e:	e016      	b.n	800526e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005240:	2300      	movs	r3, #0
 8005242:	9300      	str	r3, [sp, #0]
 8005244:	2300      	movs	r3, #0
 8005246:	693a      	ldr	r2, [r7, #16]
 8005248:	2100      	movs	r1, #0
 800524a:	68f8      	ldr	r0, [r7, #12]
 800524c:	f7ff fd60 	bl	8004d10 <xTimerGenericCommand>
 8005250:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2b00      	cmp	r3, #0
 8005256:	d10a      	bne.n	800526e <prvSwitchTimerLists+0x9a>
	__asm volatile
 8005258:	f04f 0350 	mov.w	r3, #80	; 0x50
 800525c:	f383 8811 	msr	BASEPRI, r3
 8005260:	f3bf 8f6f 	isb	sy
 8005264:	f3bf 8f4f 	dsb	sy
 8005268:	603b      	str	r3, [r7, #0]
}
 800526a:	bf00      	nop
 800526c:	e7fe      	b.n	800526c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800526e:	4b09      	ldr	r3, [pc, #36]	; (8005294 <prvSwitchTimerLists+0xc0>)
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	2b00      	cmp	r3, #0
 8005276:	d1b1      	bne.n	80051dc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8005278:	4b06      	ldr	r3, [pc, #24]	; (8005294 <prvSwitchTimerLists+0xc0>)
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800527e:	4b06      	ldr	r3, [pc, #24]	; (8005298 <prvSwitchTimerLists+0xc4>)
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	4a04      	ldr	r2, [pc, #16]	; (8005294 <prvSwitchTimerLists+0xc0>)
 8005284:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8005286:	4a04      	ldr	r2, [pc, #16]	; (8005298 <prvSwitchTimerLists+0xc4>)
 8005288:	697b      	ldr	r3, [r7, #20]
 800528a:	6013      	str	r3, [r2, #0]
}
 800528c:	bf00      	nop
 800528e:	3718      	adds	r7, #24
 8005290:	46bd      	mov	sp, r7
 8005292:	bd80      	pop	{r7, pc}
 8005294:	20000ea8 	.word	0x20000ea8
 8005298:	20000eac 	.word	0x20000eac

0800529c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800529c:	b580      	push	{r7, lr}
 800529e:	b082      	sub	sp, #8
 80052a0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80052a2:	f000 f967 	bl	8005574 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80052a6:	4b15      	ldr	r3, [pc, #84]	; (80052fc <prvCheckForValidListAndQueue+0x60>)
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d120      	bne.n	80052f0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80052ae:	4814      	ldr	r0, [pc, #80]	; (8005300 <prvCheckForValidListAndQueue+0x64>)
 80052b0:	f7fe f81e 	bl	80032f0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80052b4:	4813      	ldr	r0, [pc, #76]	; (8005304 <prvCheckForValidListAndQueue+0x68>)
 80052b6:	f7fe f81b 	bl	80032f0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80052ba:	4b13      	ldr	r3, [pc, #76]	; (8005308 <prvCheckForValidListAndQueue+0x6c>)
 80052bc:	4a10      	ldr	r2, [pc, #64]	; (8005300 <prvCheckForValidListAndQueue+0x64>)
 80052be:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80052c0:	4b12      	ldr	r3, [pc, #72]	; (800530c <prvCheckForValidListAndQueue+0x70>)
 80052c2:	4a10      	ldr	r2, [pc, #64]	; (8005304 <prvCheckForValidListAndQueue+0x68>)
 80052c4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80052c6:	2300      	movs	r3, #0
 80052c8:	9300      	str	r3, [sp, #0]
 80052ca:	4b11      	ldr	r3, [pc, #68]	; (8005310 <prvCheckForValidListAndQueue+0x74>)
 80052cc:	4a11      	ldr	r2, [pc, #68]	; (8005314 <prvCheckForValidListAndQueue+0x78>)
 80052ce:	2110      	movs	r1, #16
 80052d0:	200a      	movs	r0, #10
 80052d2:	f7fe f929 	bl	8003528 <xQueueGenericCreateStatic>
 80052d6:	4603      	mov	r3, r0
 80052d8:	4a08      	ldr	r2, [pc, #32]	; (80052fc <prvCheckForValidListAndQueue+0x60>)
 80052da:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80052dc:	4b07      	ldr	r3, [pc, #28]	; (80052fc <prvCheckForValidListAndQueue+0x60>)
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d005      	beq.n	80052f0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80052e4:	4b05      	ldr	r3, [pc, #20]	; (80052fc <prvCheckForValidListAndQueue+0x60>)
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	490b      	ldr	r1, [pc, #44]	; (8005318 <prvCheckForValidListAndQueue+0x7c>)
 80052ea:	4618      	mov	r0, r3
 80052ec:	f7fe fd42 	bl	8003d74 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80052f0:	f000 f970 	bl	80055d4 <vPortExitCritical>
}
 80052f4:	bf00      	nop
 80052f6:	46bd      	mov	sp, r7
 80052f8:	bd80      	pop	{r7, pc}
 80052fa:	bf00      	nop
 80052fc:	20000eb0 	.word	0x20000eb0
 8005300:	20000e80 	.word	0x20000e80
 8005304:	20000e94 	.word	0x20000e94
 8005308:	20000ea8 	.word	0x20000ea8
 800530c:	20000eac 	.word	0x20000eac
 8005310:	20000f5c 	.word	0x20000f5c
 8005314:	20000ebc 	.word	0x20000ebc
 8005318:	08008aec 	.word	0x08008aec

0800531c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800531c:	b480      	push	{r7}
 800531e:	b085      	sub	sp, #20
 8005320:	af00      	add	r7, sp, #0
 8005322:	60f8      	str	r0, [r7, #12]
 8005324:	60b9      	str	r1, [r7, #8]
 8005326:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	3b04      	subs	r3, #4
 800532c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005334:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	3b04      	subs	r3, #4
 800533a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800533c:	68bb      	ldr	r3, [r7, #8]
 800533e:	f023 0201 	bic.w	r2, r3, #1
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	3b04      	subs	r3, #4
 800534a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800534c:	4a0c      	ldr	r2, [pc, #48]	; (8005380 <pxPortInitialiseStack+0x64>)
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	3b14      	subs	r3, #20
 8005356:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005358:	687a      	ldr	r2, [r7, #4]
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	3b04      	subs	r3, #4
 8005362:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	f06f 0202 	mvn.w	r2, #2
 800536a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	3b20      	subs	r3, #32
 8005370:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005372:	68fb      	ldr	r3, [r7, #12]
}
 8005374:	4618      	mov	r0, r3
 8005376:	3714      	adds	r7, #20
 8005378:	46bd      	mov	sp, r7
 800537a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537e:	4770      	bx	lr
 8005380:	08005385 	.word	0x08005385

08005384 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005384:	b480      	push	{r7}
 8005386:	b085      	sub	sp, #20
 8005388:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800538a:	2300      	movs	r3, #0
 800538c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800538e:	4b12      	ldr	r3, [pc, #72]	; (80053d8 <prvTaskExitError+0x54>)
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005396:	d00a      	beq.n	80053ae <prvTaskExitError+0x2a>
	__asm volatile
 8005398:	f04f 0350 	mov.w	r3, #80	; 0x50
 800539c:	f383 8811 	msr	BASEPRI, r3
 80053a0:	f3bf 8f6f 	isb	sy
 80053a4:	f3bf 8f4f 	dsb	sy
 80053a8:	60fb      	str	r3, [r7, #12]
}
 80053aa:	bf00      	nop
 80053ac:	e7fe      	b.n	80053ac <prvTaskExitError+0x28>
	__asm volatile
 80053ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053b2:	f383 8811 	msr	BASEPRI, r3
 80053b6:	f3bf 8f6f 	isb	sy
 80053ba:	f3bf 8f4f 	dsb	sy
 80053be:	60bb      	str	r3, [r7, #8]
}
 80053c0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80053c2:	bf00      	nop
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d0fc      	beq.n	80053c4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80053ca:	bf00      	nop
 80053cc:	bf00      	nop
 80053ce:	3714      	adds	r7, #20
 80053d0:	46bd      	mov	sp, r7
 80053d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d6:	4770      	bx	lr
 80053d8:	2000000c 	.word	0x2000000c
 80053dc:	00000000 	.word	0x00000000

080053e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80053e0:	4b07      	ldr	r3, [pc, #28]	; (8005400 <pxCurrentTCBConst2>)
 80053e2:	6819      	ldr	r1, [r3, #0]
 80053e4:	6808      	ldr	r0, [r1, #0]
 80053e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053ea:	f380 8809 	msr	PSP, r0
 80053ee:	f3bf 8f6f 	isb	sy
 80053f2:	f04f 0000 	mov.w	r0, #0
 80053f6:	f380 8811 	msr	BASEPRI, r0
 80053fa:	4770      	bx	lr
 80053fc:	f3af 8000 	nop.w

08005400 <pxCurrentTCBConst2>:
 8005400:	20000980 	.word	0x20000980
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005404:	bf00      	nop
 8005406:	bf00      	nop

08005408 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005408:	4808      	ldr	r0, [pc, #32]	; (800542c <prvPortStartFirstTask+0x24>)
 800540a:	6800      	ldr	r0, [r0, #0]
 800540c:	6800      	ldr	r0, [r0, #0]
 800540e:	f380 8808 	msr	MSP, r0
 8005412:	f04f 0000 	mov.w	r0, #0
 8005416:	f380 8814 	msr	CONTROL, r0
 800541a:	b662      	cpsie	i
 800541c:	b661      	cpsie	f
 800541e:	f3bf 8f4f 	dsb	sy
 8005422:	f3bf 8f6f 	isb	sy
 8005426:	df00      	svc	0
 8005428:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800542a:	bf00      	nop
 800542c:	e000ed08 	.word	0xe000ed08

08005430 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005430:	b580      	push	{r7, lr}
 8005432:	b086      	sub	sp, #24
 8005434:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005436:	4b46      	ldr	r3, [pc, #280]	; (8005550 <xPortStartScheduler+0x120>)
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	4a46      	ldr	r2, [pc, #280]	; (8005554 <xPortStartScheduler+0x124>)
 800543c:	4293      	cmp	r3, r2
 800543e:	d10a      	bne.n	8005456 <xPortStartScheduler+0x26>
	__asm volatile
 8005440:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005444:	f383 8811 	msr	BASEPRI, r3
 8005448:	f3bf 8f6f 	isb	sy
 800544c:	f3bf 8f4f 	dsb	sy
 8005450:	613b      	str	r3, [r7, #16]
}
 8005452:	bf00      	nop
 8005454:	e7fe      	b.n	8005454 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005456:	4b3e      	ldr	r3, [pc, #248]	; (8005550 <xPortStartScheduler+0x120>)
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	4a3f      	ldr	r2, [pc, #252]	; (8005558 <xPortStartScheduler+0x128>)
 800545c:	4293      	cmp	r3, r2
 800545e:	d10a      	bne.n	8005476 <xPortStartScheduler+0x46>
	__asm volatile
 8005460:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005464:	f383 8811 	msr	BASEPRI, r3
 8005468:	f3bf 8f6f 	isb	sy
 800546c:	f3bf 8f4f 	dsb	sy
 8005470:	60fb      	str	r3, [r7, #12]
}
 8005472:	bf00      	nop
 8005474:	e7fe      	b.n	8005474 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005476:	4b39      	ldr	r3, [pc, #228]	; (800555c <xPortStartScheduler+0x12c>)
 8005478:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800547a:	697b      	ldr	r3, [r7, #20]
 800547c:	781b      	ldrb	r3, [r3, #0]
 800547e:	b2db      	uxtb	r3, r3
 8005480:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005482:	697b      	ldr	r3, [r7, #20]
 8005484:	22ff      	movs	r2, #255	; 0xff
 8005486:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005488:	697b      	ldr	r3, [r7, #20]
 800548a:	781b      	ldrb	r3, [r3, #0]
 800548c:	b2db      	uxtb	r3, r3
 800548e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005490:	78fb      	ldrb	r3, [r7, #3]
 8005492:	b2db      	uxtb	r3, r3
 8005494:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005498:	b2da      	uxtb	r2, r3
 800549a:	4b31      	ldr	r3, [pc, #196]	; (8005560 <xPortStartScheduler+0x130>)
 800549c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800549e:	4b31      	ldr	r3, [pc, #196]	; (8005564 <xPortStartScheduler+0x134>)
 80054a0:	2207      	movs	r2, #7
 80054a2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80054a4:	e009      	b.n	80054ba <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80054a6:	4b2f      	ldr	r3, [pc, #188]	; (8005564 <xPortStartScheduler+0x134>)
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	3b01      	subs	r3, #1
 80054ac:	4a2d      	ldr	r2, [pc, #180]	; (8005564 <xPortStartScheduler+0x134>)
 80054ae:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80054b0:	78fb      	ldrb	r3, [r7, #3]
 80054b2:	b2db      	uxtb	r3, r3
 80054b4:	005b      	lsls	r3, r3, #1
 80054b6:	b2db      	uxtb	r3, r3
 80054b8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80054ba:	78fb      	ldrb	r3, [r7, #3]
 80054bc:	b2db      	uxtb	r3, r3
 80054be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054c2:	2b80      	cmp	r3, #128	; 0x80
 80054c4:	d0ef      	beq.n	80054a6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80054c6:	4b27      	ldr	r3, [pc, #156]	; (8005564 <xPortStartScheduler+0x134>)
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f1c3 0307 	rsb	r3, r3, #7
 80054ce:	2b04      	cmp	r3, #4
 80054d0:	d00a      	beq.n	80054e8 <xPortStartScheduler+0xb8>
	__asm volatile
 80054d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054d6:	f383 8811 	msr	BASEPRI, r3
 80054da:	f3bf 8f6f 	isb	sy
 80054de:	f3bf 8f4f 	dsb	sy
 80054e2:	60bb      	str	r3, [r7, #8]
}
 80054e4:	bf00      	nop
 80054e6:	e7fe      	b.n	80054e6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80054e8:	4b1e      	ldr	r3, [pc, #120]	; (8005564 <xPortStartScheduler+0x134>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	021b      	lsls	r3, r3, #8
 80054ee:	4a1d      	ldr	r2, [pc, #116]	; (8005564 <xPortStartScheduler+0x134>)
 80054f0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80054f2:	4b1c      	ldr	r3, [pc, #112]	; (8005564 <xPortStartScheduler+0x134>)
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80054fa:	4a1a      	ldr	r2, [pc, #104]	; (8005564 <xPortStartScheduler+0x134>)
 80054fc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	b2da      	uxtb	r2, r3
 8005502:	697b      	ldr	r3, [r7, #20]
 8005504:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005506:	4b18      	ldr	r3, [pc, #96]	; (8005568 <xPortStartScheduler+0x138>)
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	4a17      	ldr	r2, [pc, #92]	; (8005568 <xPortStartScheduler+0x138>)
 800550c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005510:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005512:	4b15      	ldr	r3, [pc, #84]	; (8005568 <xPortStartScheduler+0x138>)
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	4a14      	ldr	r2, [pc, #80]	; (8005568 <xPortStartScheduler+0x138>)
 8005518:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800551c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800551e:	f000 f8dd 	bl	80056dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005522:	4b12      	ldr	r3, [pc, #72]	; (800556c <xPortStartScheduler+0x13c>)
 8005524:	2200      	movs	r2, #0
 8005526:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005528:	f000 f8fc 	bl	8005724 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800552c:	4b10      	ldr	r3, [pc, #64]	; (8005570 <xPortStartScheduler+0x140>)
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	4a0f      	ldr	r2, [pc, #60]	; (8005570 <xPortStartScheduler+0x140>)
 8005532:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005536:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005538:	f7ff ff66 	bl	8005408 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800553c:	f7ff f84a 	bl	80045d4 <vTaskSwitchContext>
	prvTaskExitError();
 8005540:	f7ff ff20 	bl	8005384 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005544:	2300      	movs	r3, #0
}
 8005546:	4618      	mov	r0, r3
 8005548:	3718      	adds	r7, #24
 800554a:	46bd      	mov	sp, r7
 800554c:	bd80      	pop	{r7, pc}
 800554e:	bf00      	nop
 8005550:	e000ed00 	.word	0xe000ed00
 8005554:	410fc271 	.word	0x410fc271
 8005558:	410fc270 	.word	0x410fc270
 800555c:	e000e400 	.word	0xe000e400
 8005560:	20000fac 	.word	0x20000fac
 8005564:	20000fb0 	.word	0x20000fb0
 8005568:	e000ed20 	.word	0xe000ed20
 800556c:	2000000c 	.word	0x2000000c
 8005570:	e000ef34 	.word	0xe000ef34

08005574 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005574:	b480      	push	{r7}
 8005576:	b083      	sub	sp, #12
 8005578:	af00      	add	r7, sp, #0
	__asm volatile
 800557a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800557e:	f383 8811 	msr	BASEPRI, r3
 8005582:	f3bf 8f6f 	isb	sy
 8005586:	f3bf 8f4f 	dsb	sy
 800558a:	607b      	str	r3, [r7, #4]
}
 800558c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800558e:	4b0f      	ldr	r3, [pc, #60]	; (80055cc <vPortEnterCritical+0x58>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	3301      	adds	r3, #1
 8005594:	4a0d      	ldr	r2, [pc, #52]	; (80055cc <vPortEnterCritical+0x58>)
 8005596:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005598:	4b0c      	ldr	r3, [pc, #48]	; (80055cc <vPortEnterCritical+0x58>)
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	2b01      	cmp	r3, #1
 800559e:	d10f      	bne.n	80055c0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80055a0:	4b0b      	ldr	r3, [pc, #44]	; (80055d0 <vPortEnterCritical+0x5c>)
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	b2db      	uxtb	r3, r3
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d00a      	beq.n	80055c0 <vPortEnterCritical+0x4c>
	__asm volatile
 80055aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055ae:	f383 8811 	msr	BASEPRI, r3
 80055b2:	f3bf 8f6f 	isb	sy
 80055b6:	f3bf 8f4f 	dsb	sy
 80055ba:	603b      	str	r3, [r7, #0]
}
 80055bc:	bf00      	nop
 80055be:	e7fe      	b.n	80055be <vPortEnterCritical+0x4a>
	}
}
 80055c0:	bf00      	nop
 80055c2:	370c      	adds	r7, #12
 80055c4:	46bd      	mov	sp, r7
 80055c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ca:	4770      	bx	lr
 80055cc:	2000000c 	.word	0x2000000c
 80055d0:	e000ed04 	.word	0xe000ed04

080055d4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80055d4:	b480      	push	{r7}
 80055d6:	b083      	sub	sp, #12
 80055d8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80055da:	4b12      	ldr	r3, [pc, #72]	; (8005624 <vPortExitCritical+0x50>)
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d10a      	bne.n	80055f8 <vPortExitCritical+0x24>
	__asm volatile
 80055e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055e6:	f383 8811 	msr	BASEPRI, r3
 80055ea:	f3bf 8f6f 	isb	sy
 80055ee:	f3bf 8f4f 	dsb	sy
 80055f2:	607b      	str	r3, [r7, #4]
}
 80055f4:	bf00      	nop
 80055f6:	e7fe      	b.n	80055f6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80055f8:	4b0a      	ldr	r3, [pc, #40]	; (8005624 <vPortExitCritical+0x50>)
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	3b01      	subs	r3, #1
 80055fe:	4a09      	ldr	r2, [pc, #36]	; (8005624 <vPortExitCritical+0x50>)
 8005600:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005602:	4b08      	ldr	r3, [pc, #32]	; (8005624 <vPortExitCritical+0x50>)
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	2b00      	cmp	r3, #0
 8005608:	d105      	bne.n	8005616 <vPortExitCritical+0x42>
 800560a:	2300      	movs	r3, #0
 800560c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	f383 8811 	msr	BASEPRI, r3
}
 8005614:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005616:	bf00      	nop
 8005618:	370c      	adds	r7, #12
 800561a:	46bd      	mov	sp, r7
 800561c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005620:	4770      	bx	lr
 8005622:	bf00      	nop
 8005624:	2000000c 	.word	0x2000000c
	...

08005630 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005630:	f3ef 8009 	mrs	r0, PSP
 8005634:	f3bf 8f6f 	isb	sy
 8005638:	4b15      	ldr	r3, [pc, #84]	; (8005690 <pxCurrentTCBConst>)
 800563a:	681a      	ldr	r2, [r3, #0]
 800563c:	f01e 0f10 	tst.w	lr, #16
 8005640:	bf08      	it	eq
 8005642:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005646:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800564a:	6010      	str	r0, [r2, #0]
 800564c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005650:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005654:	f380 8811 	msr	BASEPRI, r0
 8005658:	f3bf 8f4f 	dsb	sy
 800565c:	f3bf 8f6f 	isb	sy
 8005660:	f7fe ffb8 	bl	80045d4 <vTaskSwitchContext>
 8005664:	f04f 0000 	mov.w	r0, #0
 8005668:	f380 8811 	msr	BASEPRI, r0
 800566c:	bc09      	pop	{r0, r3}
 800566e:	6819      	ldr	r1, [r3, #0]
 8005670:	6808      	ldr	r0, [r1, #0]
 8005672:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005676:	f01e 0f10 	tst.w	lr, #16
 800567a:	bf08      	it	eq
 800567c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005680:	f380 8809 	msr	PSP, r0
 8005684:	f3bf 8f6f 	isb	sy
 8005688:	4770      	bx	lr
 800568a:	bf00      	nop
 800568c:	f3af 8000 	nop.w

08005690 <pxCurrentTCBConst>:
 8005690:	20000980 	.word	0x20000980
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005694:	bf00      	nop
 8005696:	bf00      	nop

08005698 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005698:	b580      	push	{r7, lr}
 800569a:	b082      	sub	sp, #8
 800569c:	af00      	add	r7, sp, #0
	__asm volatile
 800569e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056a2:	f383 8811 	msr	BASEPRI, r3
 80056a6:	f3bf 8f6f 	isb	sy
 80056aa:	f3bf 8f4f 	dsb	sy
 80056ae:	607b      	str	r3, [r7, #4]
}
 80056b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80056b2:	f7fe fed5 	bl	8004460 <xTaskIncrementTick>
 80056b6:	4603      	mov	r3, r0
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d003      	beq.n	80056c4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80056bc:	4b06      	ldr	r3, [pc, #24]	; (80056d8 <xPortSysTickHandler+0x40>)
 80056be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80056c2:	601a      	str	r2, [r3, #0]
 80056c4:	2300      	movs	r3, #0
 80056c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80056c8:	683b      	ldr	r3, [r7, #0]
 80056ca:	f383 8811 	msr	BASEPRI, r3
}
 80056ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80056d0:	bf00      	nop
 80056d2:	3708      	adds	r7, #8
 80056d4:	46bd      	mov	sp, r7
 80056d6:	bd80      	pop	{r7, pc}
 80056d8:	e000ed04 	.word	0xe000ed04

080056dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80056dc:	b480      	push	{r7}
 80056de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80056e0:	4b0b      	ldr	r3, [pc, #44]	; (8005710 <vPortSetupTimerInterrupt+0x34>)
 80056e2:	2200      	movs	r2, #0
 80056e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80056e6:	4b0b      	ldr	r3, [pc, #44]	; (8005714 <vPortSetupTimerInterrupt+0x38>)
 80056e8:	2200      	movs	r2, #0
 80056ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80056ec:	4b0a      	ldr	r3, [pc, #40]	; (8005718 <vPortSetupTimerInterrupt+0x3c>)
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	4a0a      	ldr	r2, [pc, #40]	; (800571c <vPortSetupTimerInterrupt+0x40>)
 80056f2:	fba2 2303 	umull	r2, r3, r2, r3
 80056f6:	099b      	lsrs	r3, r3, #6
 80056f8:	4a09      	ldr	r2, [pc, #36]	; (8005720 <vPortSetupTimerInterrupt+0x44>)
 80056fa:	3b01      	subs	r3, #1
 80056fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80056fe:	4b04      	ldr	r3, [pc, #16]	; (8005710 <vPortSetupTimerInterrupt+0x34>)
 8005700:	2207      	movs	r2, #7
 8005702:	601a      	str	r2, [r3, #0]
}
 8005704:	bf00      	nop
 8005706:	46bd      	mov	sp, r7
 8005708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570c:	4770      	bx	lr
 800570e:	bf00      	nop
 8005710:	e000e010 	.word	0xe000e010
 8005714:	e000e018 	.word	0xe000e018
 8005718:	20000000 	.word	0x20000000
 800571c:	10624dd3 	.word	0x10624dd3
 8005720:	e000e014 	.word	0xe000e014

08005724 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005724:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005734 <vPortEnableVFP+0x10>
 8005728:	6801      	ldr	r1, [r0, #0]
 800572a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800572e:	6001      	str	r1, [r0, #0]
 8005730:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005732:	bf00      	nop
 8005734:	e000ed88 	.word	0xe000ed88

08005738 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005738:	b480      	push	{r7}
 800573a:	b085      	sub	sp, #20
 800573c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800573e:	f3ef 8305 	mrs	r3, IPSR
 8005742:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	2b0f      	cmp	r3, #15
 8005748:	d914      	bls.n	8005774 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800574a:	4a17      	ldr	r2, [pc, #92]	; (80057a8 <vPortValidateInterruptPriority+0x70>)
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	4413      	add	r3, r2
 8005750:	781b      	ldrb	r3, [r3, #0]
 8005752:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005754:	4b15      	ldr	r3, [pc, #84]	; (80057ac <vPortValidateInterruptPriority+0x74>)
 8005756:	781b      	ldrb	r3, [r3, #0]
 8005758:	7afa      	ldrb	r2, [r7, #11]
 800575a:	429a      	cmp	r2, r3
 800575c:	d20a      	bcs.n	8005774 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800575e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005762:	f383 8811 	msr	BASEPRI, r3
 8005766:	f3bf 8f6f 	isb	sy
 800576a:	f3bf 8f4f 	dsb	sy
 800576e:	607b      	str	r3, [r7, #4]
}
 8005770:	bf00      	nop
 8005772:	e7fe      	b.n	8005772 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005774:	4b0e      	ldr	r3, [pc, #56]	; (80057b0 <vPortValidateInterruptPriority+0x78>)
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800577c:	4b0d      	ldr	r3, [pc, #52]	; (80057b4 <vPortValidateInterruptPriority+0x7c>)
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	429a      	cmp	r2, r3
 8005782:	d90a      	bls.n	800579a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8005784:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005788:	f383 8811 	msr	BASEPRI, r3
 800578c:	f3bf 8f6f 	isb	sy
 8005790:	f3bf 8f4f 	dsb	sy
 8005794:	603b      	str	r3, [r7, #0]
}
 8005796:	bf00      	nop
 8005798:	e7fe      	b.n	8005798 <vPortValidateInterruptPriority+0x60>
	}
 800579a:	bf00      	nop
 800579c:	3714      	adds	r7, #20
 800579e:	46bd      	mov	sp, r7
 80057a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a4:	4770      	bx	lr
 80057a6:	bf00      	nop
 80057a8:	e000e3f0 	.word	0xe000e3f0
 80057ac:	20000fac 	.word	0x20000fac
 80057b0:	e000ed0c 	.word	0xe000ed0c
 80057b4:	20000fb0 	.word	0x20000fb0

080057b8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b08a      	sub	sp, #40	; 0x28
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80057c0:	2300      	movs	r3, #0
 80057c2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80057c4:	f7fe fd90 	bl	80042e8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80057c8:	4b5b      	ldr	r3, [pc, #364]	; (8005938 <pvPortMalloc+0x180>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d101      	bne.n	80057d4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80057d0:	f000 f920 	bl	8005a14 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80057d4:	4b59      	ldr	r3, [pc, #356]	; (800593c <pvPortMalloc+0x184>)
 80057d6:	681a      	ldr	r2, [r3, #0]
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	4013      	ands	r3, r2
 80057dc:	2b00      	cmp	r3, #0
 80057de:	f040 8093 	bne.w	8005908 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d01d      	beq.n	8005824 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80057e8:	2208      	movs	r2, #8
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	4413      	add	r3, r2
 80057ee:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	f003 0307 	and.w	r3, r3, #7
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d014      	beq.n	8005824 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	f023 0307 	bic.w	r3, r3, #7
 8005800:	3308      	adds	r3, #8
 8005802:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	f003 0307 	and.w	r3, r3, #7
 800580a:	2b00      	cmp	r3, #0
 800580c:	d00a      	beq.n	8005824 <pvPortMalloc+0x6c>
	__asm volatile
 800580e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005812:	f383 8811 	msr	BASEPRI, r3
 8005816:	f3bf 8f6f 	isb	sy
 800581a:	f3bf 8f4f 	dsb	sy
 800581e:	617b      	str	r3, [r7, #20]
}
 8005820:	bf00      	nop
 8005822:	e7fe      	b.n	8005822 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2b00      	cmp	r3, #0
 8005828:	d06e      	beq.n	8005908 <pvPortMalloc+0x150>
 800582a:	4b45      	ldr	r3, [pc, #276]	; (8005940 <pvPortMalloc+0x188>)
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	687a      	ldr	r2, [r7, #4]
 8005830:	429a      	cmp	r2, r3
 8005832:	d869      	bhi.n	8005908 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005834:	4b43      	ldr	r3, [pc, #268]	; (8005944 <pvPortMalloc+0x18c>)
 8005836:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005838:	4b42      	ldr	r3, [pc, #264]	; (8005944 <pvPortMalloc+0x18c>)
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800583e:	e004      	b.n	800584a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8005840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005842:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800584a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800584c:	685b      	ldr	r3, [r3, #4]
 800584e:	687a      	ldr	r2, [r7, #4]
 8005850:	429a      	cmp	r2, r3
 8005852:	d903      	bls.n	800585c <pvPortMalloc+0xa4>
 8005854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d1f1      	bne.n	8005840 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800585c:	4b36      	ldr	r3, [pc, #216]	; (8005938 <pvPortMalloc+0x180>)
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005862:	429a      	cmp	r2, r3
 8005864:	d050      	beq.n	8005908 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005866:	6a3b      	ldr	r3, [r7, #32]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	2208      	movs	r2, #8
 800586c:	4413      	add	r3, r2
 800586e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005872:	681a      	ldr	r2, [r3, #0]
 8005874:	6a3b      	ldr	r3, [r7, #32]
 8005876:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800587a:	685a      	ldr	r2, [r3, #4]
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	1ad2      	subs	r2, r2, r3
 8005880:	2308      	movs	r3, #8
 8005882:	005b      	lsls	r3, r3, #1
 8005884:	429a      	cmp	r2, r3
 8005886:	d91f      	bls.n	80058c8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005888:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	4413      	add	r3, r2
 800588e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005890:	69bb      	ldr	r3, [r7, #24]
 8005892:	f003 0307 	and.w	r3, r3, #7
 8005896:	2b00      	cmp	r3, #0
 8005898:	d00a      	beq.n	80058b0 <pvPortMalloc+0xf8>
	__asm volatile
 800589a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800589e:	f383 8811 	msr	BASEPRI, r3
 80058a2:	f3bf 8f6f 	isb	sy
 80058a6:	f3bf 8f4f 	dsb	sy
 80058aa:	613b      	str	r3, [r7, #16]
}
 80058ac:	bf00      	nop
 80058ae:	e7fe      	b.n	80058ae <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80058b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058b2:	685a      	ldr	r2, [r3, #4]
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	1ad2      	subs	r2, r2, r3
 80058b8:	69bb      	ldr	r3, [r7, #24]
 80058ba:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80058bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058be:	687a      	ldr	r2, [r7, #4]
 80058c0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80058c2:	69b8      	ldr	r0, [r7, #24]
 80058c4:	f000 f908 	bl	8005ad8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80058c8:	4b1d      	ldr	r3, [pc, #116]	; (8005940 <pvPortMalloc+0x188>)
 80058ca:	681a      	ldr	r2, [r3, #0]
 80058cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ce:	685b      	ldr	r3, [r3, #4]
 80058d0:	1ad3      	subs	r3, r2, r3
 80058d2:	4a1b      	ldr	r2, [pc, #108]	; (8005940 <pvPortMalloc+0x188>)
 80058d4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80058d6:	4b1a      	ldr	r3, [pc, #104]	; (8005940 <pvPortMalloc+0x188>)
 80058d8:	681a      	ldr	r2, [r3, #0]
 80058da:	4b1b      	ldr	r3, [pc, #108]	; (8005948 <pvPortMalloc+0x190>)
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	429a      	cmp	r2, r3
 80058e0:	d203      	bcs.n	80058ea <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80058e2:	4b17      	ldr	r3, [pc, #92]	; (8005940 <pvPortMalloc+0x188>)
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	4a18      	ldr	r2, [pc, #96]	; (8005948 <pvPortMalloc+0x190>)
 80058e8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80058ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ec:	685a      	ldr	r2, [r3, #4]
 80058ee:	4b13      	ldr	r3, [pc, #76]	; (800593c <pvPortMalloc+0x184>)
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	431a      	orrs	r2, r3
 80058f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058f6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80058f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058fa:	2200      	movs	r2, #0
 80058fc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80058fe:	4b13      	ldr	r3, [pc, #76]	; (800594c <pvPortMalloc+0x194>)
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	3301      	adds	r3, #1
 8005904:	4a11      	ldr	r2, [pc, #68]	; (800594c <pvPortMalloc+0x194>)
 8005906:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005908:	f7fe fcfc 	bl	8004304 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800590c:	69fb      	ldr	r3, [r7, #28]
 800590e:	f003 0307 	and.w	r3, r3, #7
 8005912:	2b00      	cmp	r3, #0
 8005914:	d00a      	beq.n	800592c <pvPortMalloc+0x174>
	__asm volatile
 8005916:	f04f 0350 	mov.w	r3, #80	; 0x50
 800591a:	f383 8811 	msr	BASEPRI, r3
 800591e:	f3bf 8f6f 	isb	sy
 8005922:	f3bf 8f4f 	dsb	sy
 8005926:	60fb      	str	r3, [r7, #12]
}
 8005928:	bf00      	nop
 800592a:	e7fe      	b.n	800592a <pvPortMalloc+0x172>
	return pvReturn;
 800592c:	69fb      	ldr	r3, [r7, #28]
}
 800592e:	4618      	mov	r0, r3
 8005930:	3728      	adds	r7, #40	; 0x28
 8005932:	46bd      	mov	sp, r7
 8005934:	bd80      	pop	{r7, pc}
 8005936:	bf00      	nop
 8005938:	20004bbc 	.word	0x20004bbc
 800593c:	20004bd0 	.word	0x20004bd0
 8005940:	20004bc0 	.word	0x20004bc0
 8005944:	20004bb4 	.word	0x20004bb4
 8005948:	20004bc4 	.word	0x20004bc4
 800594c:	20004bc8 	.word	0x20004bc8

08005950 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005950:	b580      	push	{r7, lr}
 8005952:	b086      	sub	sp, #24
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d04d      	beq.n	80059fe <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005962:	2308      	movs	r3, #8
 8005964:	425b      	negs	r3, r3
 8005966:	697a      	ldr	r2, [r7, #20]
 8005968:	4413      	add	r3, r2
 800596a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800596c:	697b      	ldr	r3, [r7, #20]
 800596e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005970:	693b      	ldr	r3, [r7, #16]
 8005972:	685a      	ldr	r2, [r3, #4]
 8005974:	4b24      	ldr	r3, [pc, #144]	; (8005a08 <vPortFree+0xb8>)
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	4013      	ands	r3, r2
 800597a:	2b00      	cmp	r3, #0
 800597c:	d10a      	bne.n	8005994 <vPortFree+0x44>
	__asm volatile
 800597e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005982:	f383 8811 	msr	BASEPRI, r3
 8005986:	f3bf 8f6f 	isb	sy
 800598a:	f3bf 8f4f 	dsb	sy
 800598e:	60fb      	str	r3, [r7, #12]
}
 8005990:	bf00      	nop
 8005992:	e7fe      	b.n	8005992 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005994:	693b      	ldr	r3, [r7, #16]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	2b00      	cmp	r3, #0
 800599a:	d00a      	beq.n	80059b2 <vPortFree+0x62>
	__asm volatile
 800599c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059a0:	f383 8811 	msr	BASEPRI, r3
 80059a4:	f3bf 8f6f 	isb	sy
 80059a8:	f3bf 8f4f 	dsb	sy
 80059ac:	60bb      	str	r3, [r7, #8]
}
 80059ae:	bf00      	nop
 80059b0:	e7fe      	b.n	80059b0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80059b2:	693b      	ldr	r3, [r7, #16]
 80059b4:	685a      	ldr	r2, [r3, #4]
 80059b6:	4b14      	ldr	r3, [pc, #80]	; (8005a08 <vPortFree+0xb8>)
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	4013      	ands	r3, r2
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d01e      	beq.n	80059fe <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80059c0:	693b      	ldr	r3, [r7, #16]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d11a      	bne.n	80059fe <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80059c8:	693b      	ldr	r3, [r7, #16]
 80059ca:	685a      	ldr	r2, [r3, #4]
 80059cc:	4b0e      	ldr	r3, [pc, #56]	; (8005a08 <vPortFree+0xb8>)
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	43db      	mvns	r3, r3
 80059d2:	401a      	ands	r2, r3
 80059d4:	693b      	ldr	r3, [r7, #16]
 80059d6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80059d8:	f7fe fc86 	bl	80042e8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80059dc:	693b      	ldr	r3, [r7, #16]
 80059de:	685a      	ldr	r2, [r3, #4]
 80059e0:	4b0a      	ldr	r3, [pc, #40]	; (8005a0c <vPortFree+0xbc>)
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	4413      	add	r3, r2
 80059e6:	4a09      	ldr	r2, [pc, #36]	; (8005a0c <vPortFree+0xbc>)
 80059e8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80059ea:	6938      	ldr	r0, [r7, #16]
 80059ec:	f000 f874 	bl	8005ad8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80059f0:	4b07      	ldr	r3, [pc, #28]	; (8005a10 <vPortFree+0xc0>)
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	3301      	adds	r3, #1
 80059f6:	4a06      	ldr	r2, [pc, #24]	; (8005a10 <vPortFree+0xc0>)
 80059f8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80059fa:	f7fe fc83 	bl	8004304 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80059fe:	bf00      	nop
 8005a00:	3718      	adds	r7, #24
 8005a02:	46bd      	mov	sp, r7
 8005a04:	bd80      	pop	{r7, pc}
 8005a06:	bf00      	nop
 8005a08:	20004bd0 	.word	0x20004bd0
 8005a0c:	20004bc0 	.word	0x20004bc0
 8005a10:	20004bcc 	.word	0x20004bcc

08005a14 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005a14:	b480      	push	{r7}
 8005a16:	b085      	sub	sp, #20
 8005a18:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005a1a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8005a1e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005a20:	4b27      	ldr	r3, [pc, #156]	; (8005ac0 <prvHeapInit+0xac>)
 8005a22:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	f003 0307 	and.w	r3, r3, #7
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d00c      	beq.n	8005a48 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	3307      	adds	r3, #7
 8005a32:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	f023 0307 	bic.w	r3, r3, #7
 8005a3a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005a3c:	68ba      	ldr	r2, [r7, #8]
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	1ad3      	subs	r3, r2, r3
 8005a42:	4a1f      	ldr	r2, [pc, #124]	; (8005ac0 <prvHeapInit+0xac>)
 8005a44:	4413      	add	r3, r2
 8005a46:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005a4c:	4a1d      	ldr	r2, [pc, #116]	; (8005ac4 <prvHeapInit+0xb0>)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005a52:	4b1c      	ldr	r3, [pc, #112]	; (8005ac4 <prvHeapInit+0xb0>)
 8005a54:	2200      	movs	r2, #0
 8005a56:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	68ba      	ldr	r2, [r7, #8]
 8005a5c:	4413      	add	r3, r2
 8005a5e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005a60:	2208      	movs	r2, #8
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	1a9b      	subs	r3, r3, r2
 8005a66:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	f023 0307 	bic.w	r3, r3, #7
 8005a6e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	4a15      	ldr	r2, [pc, #84]	; (8005ac8 <prvHeapInit+0xb4>)
 8005a74:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005a76:	4b14      	ldr	r3, [pc, #80]	; (8005ac8 <prvHeapInit+0xb4>)
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005a7e:	4b12      	ldr	r3, [pc, #72]	; (8005ac8 <prvHeapInit+0xb4>)
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	2200      	movs	r2, #0
 8005a84:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	68fa      	ldr	r2, [r7, #12]
 8005a8e:	1ad2      	subs	r2, r2, r3
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005a94:	4b0c      	ldr	r3, [pc, #48]	; (8005ac8 <prvHeapInit+0xb4>)
 8005a96:	681a      	ldr	r2, [r3, #0]
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	685b      	ldr	r3, [r3, #4]
 8005aa0:	4a0a      	ldr	r2, [pc, #40]	; (8005acc <prvHeapInit+0xb8>)
 8005aa2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	685b      	ldr	r3, [r3, #4]
 8005aa8:	4a09      	ldr	r2, [pc, #36]	; (8005ad0 <prvHeapInit+0xbc>)
 8005aaa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005aac:	4b09      	ldr	r3, [pc, #36]	; (8005ad4 <prvHeapInit+0xc0>)
 8005aae:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005ab2:	601a      	str	r2, [r3, #0]
}
 8005ab4:	bf00      	nop
 8005ab6:	3714      	adds	r7, #20
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005abe:	4770      	bx	lr
 8005ac0:	20000fb4 	.word	0x20000fb4
 8005ac4:	20004bb4 	.word	0x20004bb4
 8005ac8:	20004bbc 	.word	0x20004bbc
 8005acc:	20004bc4 	.word	0x20004bc4
 8005ad0:	20004bc0 	.word	0x20004bc0
 8005ad4:	20004bd0 	.word	0x20004bd0

08005ad8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005ad8:	b480      	push	{r7}
 8005ada:	b085      	sub	sp, #20
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005ae0:	4b28      	ldr	r3, [pc, #160]	; (8005b84 <prvInsertBlockIntoFreeList+0xac>)
 8005ae2:	60fb      	str	r3, [r7, #12]
 8005ae4:	e002      	b.n	8005aec <prvInsertBlockIntoFreeList+0x14>
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	60fb      	str	r3, [r7, #12]
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	687a      	ldr	r2, [r7, #4]
 8005af2:	429a      	cmp	r2, r3
 8005af4:	d8f7      	bhi.n	8005ae6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	685b      	ldr	r3, [r3, #4]
 8005afe:	68ba      	ldr	r2, [r7, #8]
 8005b00:	4413      	add	r3, r2
 8005b02:	687a      	ldr	r2, [r7, #4]
 8005b04:	429a      	cmp	r2, r3
 8005b06:	d108      	bne.n	8005b1a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	685a      	ldr	r2, [r3, #4]
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	685b      	ldr	r3, [r3, #4]
 8005b10:	441a      	add	r2, r3
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	685b      	ldr	r3, [r3, #4]
 8005b22:	68ba      	ldr	r2, [r7, #8]
 8005b24:	441a      	add	r2, r3
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	429a      	cmp	r2, r3
 8005b2c:	d118      	bne.n	8005b60 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	681a      	ldr	r2, [r3, #0]
 8005b32:	4b15      	ldr	r3, [pc, #84]	; (8005b88 <prvInsertBlockIntoFreeList+0xb0>)
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	429a      	cmp	r2, r3
 8005b38:	d00d      	beq.n	8005b56 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	685a      	ldr	r2, [r3, #4]
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	685b      	ldr	r3, [r3, #4]
 8005b44:	441a      	add	r2, r3
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	681a      	ldr	r2, [r3, #0]
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	601a      	str	r2, [r3, #0]
 8005b54:	e008      	b.n	8005b68 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005b56:	4b0c      	ldr	r3, [pc, #48]	; (8005b88 <prvInsertBlockIntoFreeList+0xb0>)
 8005b58:	681a      	ldr	r2, [r3, #0]
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	601a      	str	r2, [r3, #0]
 8005b5e:	e003      	b.n	8005b68 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	681a      	ldr	r2, [r3, #0]
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005b68:	68fa      	ldr	r2, [r7, #12]
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	429a      	cmp	r2, r3
 8005b6e:	d002      	beq.n	8005b76 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	687a      	ldr	r2, [r7, #4]
 8005b74:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005b76:	bf00      	nop
 8005b78:	3714      	adds	r7, #20
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b80:	4770      	bx	lr
 8005b82:	bf00      	nop
 8005b84:	20004bb4 	.word	0x20004bb4
 8005b88:	20004bbc 	.word	0x20004bbc

08005b8c <__errno>:
 8005b8c:	4b01      	ldr	r3, [pc, #4]	; (8005b94 <__errno+0x8>)
 8005b8e:	6818      	ldr	r0, [r3, #0]
 8005b90:	4770      	bx	lr
 8005b92:	bf00      	nop
 8005b94:	20000010 	.word	0x20000010

08005b98 <std>:
 8005b98:	2300      	movs	r3, #0
 8005b9a:	b510      	push	{r4, lr}
 8005b9c:	4604      	mov	r4, r0
 8005b9e:	e9c0 3300 	strd	r3, r3, [r0]
 8005ba2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005ba6:	6083      	str	r3, [r0, #8]
 8005ba8:	8181      	strh	r1, [r0, #12]
 8005baa:	6643      	str	r3, [r0, #100]	; 0x64
 8005bac:	81c2      	strh	r2, [r0, #14]
 8005bae:	6183      	str	r3, [r0, #24]
 8005bb0:	4619      	mov	r1, r3
 8005bb2:	2208      	movs	r2, #8
 8005bb4:	305c      	adds	r0, #92	; 0x5c
 8005bb6:	f000 f923 	bl	8005e00 <memset>
 8005bba:	4b05      	ldr	r3, [pc, #20]	; (8005bd0 <std+0x38>)
 8005bbc:	6263      	str	r3, [r4, #36]	; 0x24
 8005bbe:	4b05      	ldr	r3, [pc, #20]	; (8005bd4 <std+0x3c>)
 8005bc0:	62a3      	str	r3, [r4, #40]	; 0x28
 8005bc2:	4b05      	ldr	r3, [pc, #20]	; (8005bd8 <std+0x40>)
 8005bc4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005bc6:	4b05      	ldr	r3, [pc, #20]	; (8005bdc <std+0x44>)
 8005bc8:	6224      	str	r4, [r4, #32]
 8005bca:	6323      	str	r3, [r4, #48]	; 0x30
 8005bcc:	bd10      	pop	{r4, pc}
 8005bce:	bf00      	nop
 8005bd0:	0800696d 	.word	0x0800696d
 8005bd4:	0800698f 	.word	0x0800698f
 8005bd8:	080069c7 	.word	0x080069c7
 8005bdc:	080069eb 	.word	0x080069eb

08005be0 <_cleanup_r>:
 8005be0:	4901      	ldr	r1, [pc, #4]	; (8005be8 <_cleanup_r+0x8>)
 8005be2:	f000 b8af 	b.w	8005d44 <_fwalk_reent>
 8005be6:	bf00      	nop
 8005be8:	08007835 	.word	0x08007835

08005bec <__sfmoreglue>:
 8005bec:	b570      	push	{r4, r5, r6, lr}
 8005bee:	1e4a      	subs	r2, r1, #1
 8005bf0:	2568      	movs	r5, #104	; 0x68
 8005bf2:	4355      	muls	r5, r2
 8005bf4:	460e      	mov	r6, r1
 8005bf6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005bfa:	f000 f959 	bl	8005eb0 <_malloc_r>
 8005bfe:	4604      	mov	r4, r0
 8005c00:	b140      	cbz	r0, 8005c14 <__sfmoreglue+0x28>
 8005c02:	2100      	movs	r1, #0
 8005c04:	e9c0 1600 	strd	r1, r6, [r0]
 8005c08:	300c      	adds	r0, #12
 8005c0a:	60a0      	str	r0, [r4, #8]
 8005c0c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005c10:	f000 f8f6 	bl	8005e00 <memset>
 8005c14:	4620      	mov	r0, r4
 8005c16:	bd70      	pop	{r4, r5, r6, pc}

08005c18 <__sfp_lock_acquire>:
 8005c18:	4801      	ldr	r0, [pc, #4]	; (8005c20 <__sfp_lock_acquire+0x8>)
 8005c1a:	f000 b8d8 	b.w	8005dce <__retarget_lock_acquire_recursive>
 8005c1e:	bf00      	nop
 8005c20:	2000555c 	.word	0x2000555c

08005c24 <__sfp_lock_release>:
 8005c24:	4801      	ldr	r0, [pc, #4]	; (8005c2c <__sfp_lock_release+0x8>)
 8005c26:	f000 b8d3 	b.w	8005dd0 <__retarget_lock_release_recursive>
 8005c2a:	bf00      	nop
 8005c2c:	2000555c 	.word	0x2000555c

08005c30 <__sinit_lock_acquire>:
 8005c30:	4801      	ldr	r0, [pc, #4]	; (8005c38 <__sinit_lock_acquire+0x8>)
 8005c32:	f000 b8cc 	b.w	8005dce <__retarget_lock_acquire_recursive>
 8005c36:	bf00      	nop
 8005c38:	20005557 	.word	0x20005557

08005c3c <__sinit_lock_release>:
 8005c3c:	4801      	ldr	r0, [pc, #4]	; (8005c44 <__sinit_lock_release+0x8>)
 8005c3e:	f000 b8c7 	b.w	8005dd0 <__retarget_lock_release_recursive>
 8005c42:	bf00      	nop
 8005c44:	20005557 	.word	0x20005557

08005c48 <__sinit>:
 8005c48:	b510      	push	{r4, lr}
 8005c4a:	4604      	mov	r4, r0
 8005c4c:	f7ff fff0 	bl	8005c30 <__sinit_lock_acquire>
 8005c50:	69a3      	ldr	r3, [r4, #24]
 8005c52:	b11b      	cbz	r3, 8005c5c <__sinit+0x14>
 8005c54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c58:	f7ff bff0 	b.w	8005c3c <__sinit_lock_release>
 8005c5c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005c60:	6523      	str	r3, [r4, #80]	; 0x50
 8005c62:	4b13      	ldr	r3, [pc, #76]	; (8005cb0 <__sinit+0x68>)
 8005c64:	4a13      	ldr	r2, [pc, #76]	; (8005cb4 <__sinit+0x6c>)
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	62a2      	str	r2, [r4, #40]	; 0x28
 8005c6a:	42a3      	cmp	r3, r4
 8005c6c:	bf04      	itt	eq
 8005c6e:	2301      	moveq	r3, #1
 8005c70:	61a3      	streq	r3, [r4, #24]
 8005c72:	4620      	mov	r0, r4
 8005c74:	f000 f820 	bl	8005cb8 <__sfp>
 8005c78:	6060      	str	r0, [r4, #4]
 8005c7a:	4620      	mov	r0, r4
 8005c7c:	f000 f81c 	bl	8005cb8 <__sfp>
 8005c80:	60a0      	str	r0, [r4, #8]
 8005c82:	4620      	mov	r0, r4
 8005c84:	f000 f818 	bl	8005cb8 <__sfp>
 8005c88:	2200      	movs	r2, #0
 8005c8a:	60e0      	str	r0, [r4, #12]
 8005c8c:	2104      	movs	r1, #4
 8005c8e:	6860      	ldr	r0, [r4, #4]
 8005c90:	f7ff ff82 	bl	8005b98 <std>
 8005c94:	68a0      	ldr	r0, [r4, #8]
 8005c96:	2201      	movs	r2, #1
 8005c98:	2109      	movs	r1, #9
 8005c9a:	f7ff ff7d 	bl	8005b98 <std>
 8005c9e:	68e0      	ldr	r0, [r4, #12]
 8005ca0:	2202      	movs	r2, #2
 8005ca2:	2112      	movs	r1, #18
 8005ca4:	f7ff ff78 	bl	8005b98 <std>
 8005ca8:	2301      	movs	r3, #1
 8005caa:	61a3      	str	r3, [r4, #24]
 8005cac:	e7d2      	b.n	8005c54 <__sinit+0xc>
 8005cae:	bf00      	nop
 8005cb0:	08008bd8 	.word	0x08008bd8
 8005cb4:	08005be1 	.word	0x08005be1

08005cb8 <__sfp>:
 8005cb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cba:	4607      	mov	r7, r0
 8005cbc:	f7ff ffac 	bl	8005c18 <__sfp_lock_acquire>
 8005cc0:	4b1e      	ldr	r3, [pc, #120]	; (8005d3c <__sfp+0x84>)
 8005cc2:	681e      	ldr	r6, [r3, #0]
 8005cc4:	69b3      	ldr	r3, [r6, #24]
 8005cc6:	b913      	cbnz	r3, 8005cce <__sfp+0x16>
 8005cc8:	4630      	mov	r0, r6
 8005cca:	f7ff ffbd 	bl	8005c48 <__sinit>
 8005cce:	3648      	adds	r6, #72	; 0x48
 8005cd0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005cd4:	3b01      	subs	r3, #1
 8005cd6:	d503      	bpl.n	8005ce0 <__sfp+0x28>
 8005cd8:	6833      	ldr	r3, [r6, #0]
 8005cda:	b30b      	cbz	r3, 8005d20 <__sfp+0x68>
 8005cdc:	6836      	ldr	r6, [r6, #0]
 8005cde:	e7f7      	b.n	8005cd0 <__sfp+0x18>
 8005ce0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005ce4:	b9d5      	cbnz	r5, 8005d1c <__sfp+0x64>
 8005ce6:	4b16      	ldr	r3, [pc, #88]	; (8005d40 <__sfp+0x88>)
 8005ce8:	60e3      	str	r3, [r4, #12]
 8005cea:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005cee:	6665      	str	r5, [r4, #100]	; 0x64
 8005cf0:	f000 f86c 	bl	8005dcc <__retarget_lock_init_recursive>
 8005cf4:	f7ff ff96 	bl	8005c24 <__sfp_lock_release>
 8005cf8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005cfc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005d00:	6025      	str	r5, [r4, #0]
 8005d02:	61a5      	str	r5, [r4, #24]
 8005d04:	2208      	movs	r2, #8
 8005d06:	4629      	mov	r1, r5
 8005d08:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005d0c:	f000 f878 	bl	8005e00 <memset>
 8005d10:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005d14:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005d18:	4620      	mov	r0, r4
 8005d1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005d1c:	3468      	adds	r4, #104	; 0x68
 8005d1e:	e7d9      	b.n	8005cd4 <__sfp+0x1c>
 8005d20:	2104      	movs	r1, #4
 8005d22:	4638      	mov	r0, r7
 8005d24:	f7ff ff62 	bl	8005bec <__sfmoreglue>
 8005d28:	4604      	mov	r4, r0
 8005d2a:	6030      	str	r0, [r6, #0]
 8005d2c:	2800      	cmp	r0, #0
 8005d2e:	d1d5      	bne.n	8005cdc <__sfp+0x24>
 8005d30:	f7ff ff78 	bl	8005c24 <__sfp_lock_release>
 8005d34:	230c      	movs	r3, #12
 8005d36:	603b      	str	r3, [r7, #0]
 8005d38:	e7ee      	b.n	8005d18 <__sfp+0x60>
 8005d3a:	bf00      	nop
 8005d3c:	08008bd8 	.word	0x08008bd8
 8005d40:	ffff0001 	.word	0xffff0001

08005d44 <_fwalk_reent>:
 8005d44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d48:	4606      	mov	r6, r0
 8005d4a:	4688      	mov	r8, r1
 8005d4c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005d50:	2700      	movs	r7, #0
 8005d52:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005d56:	f1b9 0901 	subs.w	r9, r9, #1
 8005d5a:	d505      	bpl.n	8005d68 <_fwalk_reent+0x24>
 8005d5c:	6824      	ldr	r4, [r4, #0]
 8005d5e:	2c00      	cmp	r4, #0
 8005d60:	d1f7      	bne.n	8005d52 <_fwalk_reent+0xe>
 8005d62:	4638      	mov	r0, r7
 8005d64:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005d68:	89ab      	ldrh	r3, [r5, #12]
 8005d6a:	2b01      	cmp	r3, #1
 8005d6c:	d907      	bls.n	8005d7e <_fwalk_reent+0x3a>
 8005d6e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005d72:	3301      	adds	r3, #1
 8005d74:	d003      	beq.n	8005d7e <_fwalk_reent+0x3a>
 8005d76:	4629      	mov	r1, r5
 8005d78:	4630      	mov	r0, r6
 8005d7a:	47c0      	blx	r8
 8005d7c:	4307      	orrs	r7, r0
 8005d7e:	3568      	adds	r5, #104	; 0x68
 8005d80:	e7e9      	b.n	8005d56 <_fwalk_reent+0x12>
	...

08005d84 <__libc_init_array>:
 8005d84:	b570      	push	{r4, r5, r6, lr}
 8005d86:	4d0d      	ldr	r5, [pc, #52]	; (8005dbc <__libc_init_array+0x38>)
 8005d88:	4c0d      	ldr	r4, [pc, #52]	; (8005dc0 <__libc_init_array+0x3c>)
 8005d8a:	1b64      	subs	r4, r4, r5
 8005d8c:	10a4      	asrs	r4, r4, #2
 8005d8e:	2600      	movs	r6, #0
 8005d90:	42a6      	cmp	r6, r4
 8005d92:	d109      	bne.n	8005da8 <__libc_init_array+0x24>
 8005d94:	4d0b      	ldr	r5, [pc, #44]	; (8005dc4 <__libc_init_array+0x40>)
 8005d96:	4c0c      	ldr	r4, [pc, #48]	; (8005dc8 <__libc_init_array+0x44>)
 8005d98:	f002 fe28 	bl	80089ec <_init>
 8005d9c:	1b64      	subs	r4, r4, r5
 8005d9e:	10a4      	asrs	r4, r4, #2
 8005da0:	2600      	movs	r6, #0
 8005da2:	42a6      	cmp	r6, r4
 8005da4:	d105      	bne.n	8005db2 <__libc_init_array+0x2e>
 8005da6:	bd70      	pop	{r4, r5, r6, pc}
 8005da8:	f855 3b04 	ldr.w	r3, [r5], #4
 8005dac:	4798      	blx	r3
 8005dae:	3601      	adds	r6, #1
 8005db0:	e7ee      	b.n	8005d90 <__libc_init_array+0xc>
 8005db2:	f855 3b04 	ldr.w	r3, [r5], #4
 8005db6:	4798      	blx	r3
 8005db8:	3601      	adds	r6, #1
 8005dba:	e7f2      	b.n	8005da2 <__libc_init_array+0x1e>
 8005dbc:	08008f64 	.word	0x08008f64
 8005dc0:	08008f64 	.word	0x08008f64
 8005dc4:	08008f64 	.word	0x08008f64
 8005dc8:	08008f68 	.word	0x08008f68

08005dcc <__retarget_lock_init_recursive>:
 8005dcc:	4770      	bx	lr

08005dce <__retarget_lock_acquire_recursive>:
 8005dce:	4770      	bx	lr

08005dd0 <__retarget_lock_release_recursive>:
 8005dd0:	4770      	bx	lr
	...

08005dd4 <malloc>:
 8005dd4:	4b02      	ldr	r3, [pc, #8]	; (8005de0 <malloc+0xc>)
 8005dd6:	4601      	mov	r1, r0
 8005dd8:	6818      	ldr	r0, [r3, #0]
 8005dda:	f000 b869 	b.w	8005eb0 <_malloc_r>
 8005dde:	bf00      	nop
 8005de0:	20000010 	.word	0x20000010

08005de4 <memcpy>:
 8005de4:	440a      	add	r2, r1
 8005de6:	4291      	cmp	r1, r2
 8005de8:	f100 33ff 	add.w	r3, r0, #4294967295
 8005dec:	d100      	bne.n	8005df0 <memcpy+0xc>
 8005dee:	4770      	bx	lr
 8005df0:	b510      	push	{r4, lr}
 8005df2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005df6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005dfa:	4291      	cmp	r1, r2
 8005dfc:	d1f9      	bne.n	8005df2 <memcpy+0xe>
 8005dfe:	bd10      	pop	{r4, pc}

08005e00 <memset>:
 8005e00:	4402      	add	r2, r0
 8005e02:	4603      	mov	r3, r0
 8005e04:	4293      	cmp	r3, r2
 8005e06:	d100      	bne.n	8005e0a <memset+0xa>
 8005e08:	4770      	bx	lr
 8005e0a:	f803 1b01 	strb.w	r1, [r3], #1
 8005e0e:	e7f9      	b.n	8005e04 <memset+0x4>

08005e10 <_free_r>:
 8005e10:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005e12:	2900      	cmp	r1, #0
 8005e14:	d048      	beq.n	8005ea8 <_free_r+0x98>
 8005e16:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005e1a:	9001      	str	r0, [sp, #4]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	f1a1 0404 	sub.w	r4, r1, #4
 8005e22:	bfb8      	it	lt
 8005e24:	18e4      	addlt	r4, r4, r3
 8005e26:	f001 fd57 	bl	80078d8 <__malloc_lock>
 8005e2a:	4a20      	ldr	r2, [pc, #128]	; (8005eac <_free_r+0x9c>)
 8005e2c:	9801      	ldr	r0, [sp, #4]
 8005e2e:	6813      	ldr	r3, [r2, #0]
 8005e30:	4615      	mov	r5, r2
 8005e32:	b933      	cbnz	r3, 8005e42 <_free_r+0x32>
 8005e34:	6063      	str	r3, [r4, #4]
 8005e36:	6014      	str	r4, [r2, #0]
 8005e38:	b003      	add	sp, #12
 8005e3a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005e3e:	f001 bd51 	b.w	80078e4 <__malloc_unlock>
 8005e42:	42a3      	cmp	r3, r4
 8005e44:	d90b      	bls.n	8005e5e <_free_r+0x4e>
 8005e46:	6821      	ldr	r1, [r4, #0]
 8005e48:	1862      	adds	r2, r4, r1
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	bf04      	itt	eq
 8005e4e:	681a      	ldreq	r2, [r3, #0]
 8005e50:	685b      	ldreq	r3, [r3, #4]
 8005e52:	6063      	str	r3, [r4, #4]
 8005e54:	bf04      	itt	eq
 8005e56:	1852      	addeq	r2, r2, r1
 8005e58:	6022      	streq	r2, [r4, #0]
 8005e5a:	602c      	str	r4, [r5, #0]
 8005e5c:	e7ec      	b.n	8005e38 <_free_r+0x28>
 8005e5e:	461a      	mov	r2, r3
 8005e60:	685b      	ldr	r3, [r3, #4]
 8005e62:	b10b      	cbz	r3, 8005e68 <_free_r+0x58>
 8005e64:	42a3      	cmp	r3, r4
 8005e66:	d9fa      	bls.n	8005e5e <_free_r+0x4e>
 8005e68:	6811      	ldr	r1, [r2, #0]
 8005e6a:	1855      	adds	r5, r2, r1
 8005e6c:	42a5      	cmp	r5, r4
 8005e6e:	d10b      	bne.n	8005e88 <_free_r+0x78>
 8005e70:	6824      	ldr	r4, [r4, #0]
 8005e72:	4421      	add	r1, r4
 8005e74:	1854      	adds	r4, r2, r1
 8005e76:	42a3      	cmp	r3, r4
 8005e78:	6011      	str	r1, [r2, #0]
 8005e7a:	d1dd      	bne.n	8005e38 <_free_r+0x28>
 8005e7c:	681c      	ldr	r4, [r3, #0]
 8005e7e:	685b      	ldr	r3, [r3, #4]
 8005e80:	6053      	str	r3, [r2, #4]
 8005e82:	4421      	add	r1, r4
 8005e84:	6011      	str	r1, [r2, #0]
 8005e86:	e7d7      	b.n	8005e38 <_free_r+0x28>
 8005e88:	d902      	bls.n	8005e90 <_free_r+0x80>
 8005e8a:	230c      	movs	r3, #12
 8005e8c:	6003      	str	r3, [r0, #0]
 8005e8e:	e7d3      	b.n	8005e38 <_free_r+0x28>
 8005e90:	6825      	ldr	r5, [r4, #0]
 8005e92:	1961      	adds	r1, r4, r5
 8005e94:	428b      	cmp	r3, r1
 8005e96:	bf04      	itt	eq
 8005e98:	6819      	ldreq	r1, [r3, #0]
 8005e9a:	685b      	ldreq	r3, [r3, #4]
 8005e9c:	6063      	str	r3, [r4, #4]
 8005e9e:	bf04      	itt	eq
 8005ea0:	1949      	addeq	r1, r1, r5
 8005ea2:	6021      	streq	r1, [r4, #0]
 8005ea4:	6054      	str	r4, [r2, #4]
 8005ea6:	e7c7      	b.n	8005e38 <_free_r+0x28>
 8005ea8:	b003      	add	sp, #12
 8005eaa:	bd30      	pop	{r4, r5, pc}
 8005eac:	20004bd4 	.word	0x20004bd4

08005eb0 <_malloc_r>:
 8005eb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005eb2:	1ccd      	adds	r5, r1, #3
 8005eb4:	f025 0503 	bic.w	r5, r5, #3
 8005eb8:	3508      	adds	r5, #8
 8005eba:	2d0c      	cmp	r5, #12
 8005ebc:	bf38      	it	cc
 8005ebe:	250c      	movcc	r5, #12
 8005ec0:	2d00      	cmp	r5, #0
 8005ec2:	4606      	mov	r6, r0
 8005ec4:	db01      	blt.n	8005eca <_malloc_r+0x1a>
 8005ec6:	42a9      	cmp	r1, r5
 8005ec8:	d903      	bls.n	8005ed2 <_malloc_r+0x22>
 8005eca:	230c      	movs	r3, #12
 8005ecc:	6033      	str	r3, [r6, #0]
 8005ece:	2000      	movs	r0, #0
 8005ed0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ed2:	f001 fd01 	bl	80078d8 <__malloc_lock>
 8005ed6:	4921      	ldr	r1, [pc, #132]	; (8005f5c <_malloc_r+0xac>)
 8005ed8:	680a      	ldr	r2, [r1, #0]
 8005eda:	4614      	mov	r4, r2
 8005edc:	b99c      	cbnz	r4, 8005f06 <_malloc_r+0x56>
 8005ede:	4f20      	ldr	r7, [pc, #128]	; (8005f60 <_malloc_r+0xb0>)
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	b923      	cbnz	r3, 8005eee <_malloc_r+0x3e>
 8005ee4:	4621      	mov	r1, r4
 8005ee6:	4630      	mov	r0, r6
 8005ee8:	f000 fd10 	bl	800690c <_sbrk_r>
 8005eec:	6038      	str	r0, [r7, #0]
 8005eee:	4629      	mov	r1, r5
 8005ef0:	4630      	mov	r0, r6
 8005ef2:	f000 fd0b 	bl	800690c <_sbrk_r>
 8005ef6:	1c43      	adds	r3, r0, #1
 8005ef8:	d123      	bne.n	8005f42 <_malloc_r+0x92>
 8005efa:	230c      	movs	r3, #12
 8005efc:	6033      	str	r3, [r6, #0]
 8005efe:	4630      	mov	r0, r6
 8005f00:	f001 fcf0 	bl	80078e4 <__malloc_unlock>
 8005f04:	e7e3      	b.n	8005ece <_malloc_r+0x1e>
 8005f06:	6823      	ldr	r3, [r4, #0]
 8005f08:	1b5b      	subs	r3, r3, r5
 8005f0a:	d417      	bmi.n	8005f3c <_malloc_r+0x8c>
 8005f0c:	2b0b      	cmp	r3, #11
 8005f0e:	d903      	bls.n	8005f18 <_malloc_r+0x68>
 8005f10:	6023      	str	r3, [r4, #0]
 8005f12:	441c      	add	r4, r3
 8005f14:	6025      	str	r5, [r4, #0]
 8005f16:	e004      	b.n	8005f22 <_malloc_r+0x72>
 8005f18:	6863      	ldr	r3, [r4, #4]
 8005f1a:	42a2      	cmp	r2, r4
 8005f1c:	bf0c      	ite	eq
 8005f1e:	600b      	streq	r3, [r1, #0]
 8005f20:	6053      	strne	r3, [r2, #4]
 8005f22:	4630      	mov	r0, r6
 8005f24:	f001 fcde 	bl	80078e4 <__malloc_unlock>
 8005f28:	f104 000b 	add.w	r0, r4, #11
 8005f2c:	1d23      	adds	r3, r4, #4
 8005f2e:	f020 0007 	bic.w	r0, r0, #7
 8005f32:	1ac2      	subs	r2, r0, r3
 8005f34:	d0cc      	beq.n	8005ed0 <_malloc_r+0x20>
 8005f36:	1a1b      	subs	r3, r3, r0
 8005f38:	50a3      	str	r3, [r4, r2]
 8005f3a:	e7c9      	b.n	8005ed0 <_malloc_r+0x20>
 8005f3c:	4622      	mov	r2, r4
 8005f3e:	6864      	ldr	r4, [r4, #4]
 8005f40:	e7cc      	b.n	8005edc <_malloc_r+0x2c>
 8005f42:	1cc4      	adds	r4, r0, #3
 8005f44:	f024 0403 	bic.w	r4, r4, #3
 8005f48:	42a0      	cmp	r0, r4
 8005f4a:	d0e3      	beq.n	8005f14 <_malloc_r+0x64>
 8005f4c:	1a21      	subs	r1, r4, r0
 8005f4e:	4630      	mov	r0, r6
 8005f50:	f000 fcdc 	bl	800690c <_sbrk_r>
 8005f54:	3001      	adds	r0, #1
 8005f56:	d1dd      	bne.n	8005f14 <_malloc_r+0x64>
 8005f58:	e7cf      	b.n	8005efa <_malloc_r+0x4a>
 8005f5a:	bf00      	nop
 8005f5c:	20004bd4 	.word	0x20004bd4
 8005f60:	20004bd8 	.word	0x20004bd8

08005f64 <__cvt>:
 8005f64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005f68:	ec55 4b10 	vmov	r4, r5, d0
 8005f6c:	2d00      	cmp	r5, #0
 8005f6e:	460e      	mov	r6, r1
 8005f70:	4619      	mov	r1, r3
 8005f72:	462b      	mov	r3, r5
 8005f74:	bfbb      	ittet	lt
 8005f76:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005f7a:	461d      	movlt	r5, r3
 8005f7c:	2300      	movge	r3, #0
 8005f7e:	232d      	movlt	r3, #45	; 0x2d
 8005f80:	700b      	strb	r3, [r1, #0]
 8005f82:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005f84:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005f88:	4691      	mov	r9, r2
 8005f8a:	f023 0820 	bic.w	r8, r3, #32
 8005f8e:	bfbc      	itt	lt
 8005f90:	4622      	movlt	r2, r4
 8005f92:	4614      	movlt	r4, r2
 8005f94:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005f98:	d005      	beq.n	8005fa6 <__cvt+0x42>
 8005f9a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005f9e:	d100      	bne.n	8005fa2 <__cvt+0x3e>
 8005fa0:	3601      	adds	r6, #1
 8005fa2:	2102      	movs	r1, #2
 8005fa4:	e000      	b.n	8005fa8 <__cvt+0x44>
 8005fa6:	2103      	movs	r1, #3
 8005fa8:	ab03      	add	r3, sp, #12
 8005faa:	9301      	str	r3, [sp, #4]
 8005fac:	ab02      	add	r3, sp, #8
 8005fae:	9300      	str	r3, [sp, #0]
 8005fb0:	ec45 4b10 	vmov	d0, r4, r5
 8005fb4:	4653      	mov	r3, sl
 8005fb6:	4632      	mov	r2, r6
 8005fb8:	f000 fdca 	bl	8006b50 <_dtoa_r>
 8005fbc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005fc0:	4607      	mov	r7, r0
 8005fc2:	d102      	bne.n	8005fca <__cvt+0x66>
 8005fc4:	f019 0f01 	tst.w	r9, #1
 8005fc8:	d022      	beq.n	8006010 <__cvt+0xac>
 8005fca:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005fce:	eb07 0906 	add.w	r9, r7, r6
 8005fd2:	d110      	bne.n	8005ff6 <__cvt+0x92>
 8005fd4:	783b      	ldrb	r3, [r7, #0]
 8005fd6:	2b30      	cmp	r3, #48	; 0x30
 8005fd8:	d10a      	bne.n	8005ff0 <__cvt+0x8c>
 8005fda:	2200      	movs	r2, #0
 8005fdc:	2300      	movs	r3, #0
 8005fde:	4620      	mov	r0, r4
 8005fe0:	4629      	mov	r1, r5
 8005fe2:	f7fa fd81 	bl	8000ae8 <__aeabi_dcmpeq>
 8005fe6:	b918      	cbnz	r0, 8005ff0 <__cvt+0x8c>
 8005fe8:	f1c6 0601 	rsb	r6, r6, #1
 8005fec:	f8ca 6000 	str.w	r6, [sl]
 8005ff0:	f8da 3000 	ldr.w	r3, [sl]
 8005ff4:	4499      	add	r9, r3
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	2300      	movs	r3, #0
 8005ffa:	4620      	mov	r0, r4
 8005ffc:	4629      	mov	r1, r5
 8005ffe:	f7fa fd73 	bl	8000ae8 <__aeabi_dcmpeq>
 8006002:	b108      	cbz	r0, 8006008 <__cvt+0xa4>
 8006004:	f8cd 900c 	str.w	r9, [sp, #12]
 8006008:	2230      	movs	r2, #48	; 0x30
 800600a:	9b03      	ldr	r3, [sp, #12]
 800600c:	454b      	cmp	r3, r9
 800600e:	d307      	bcc.n	8006020 <__cvt+0xbc>
 8006010:	9b03      	ldr	r3, [sp, #12]
 8006012:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006014:	1bdb      	subs	r3, r3, r7
 8006016:	4638      	mov	r0, r7
 8006018:	6013      	str	r3, [r2, #0]
 800601a:	b004      	add	sp, #16
 800601c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006020:	1c59      	adds	r1, r3, #1
 8006022:	9103      	str	r1, [sp, #12]
 8006024:	701a      	strb	r2, [r3, #0]
 8006026:	e7f0      	b.n	800600a <__cvt+0xa6>

08006028 <__exponent>:
 8006028:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800602a:	4603      	mov	r3, r0
 800602c:	2900      	cmp	r1, #0
 800602e:	bfb8      	it	lt
 8006030:	4249      	neglt	r1, r1
 8006032:	f803 2b02 	strb.w	r2, [r3], #2
 8006036:	bfb4      	ite	lt
 8006038:	222d      	movlt	r2, #45	; 0x2d
 800603a:	222b      	movge	r2, #43	; 0x2b
 800603c:	2909      	cmp	r1, #9
 800603e:	7042      	strb	r2, [r0, #1]
 8006040:	dd2a      	ble.n	8006098 <__exponent+0x70>
 8006042:	f10d 0407 	add.w	r4, sp, #7
 8006046:	46a4      	mov	ip, r4
 8006048:	270a      	movs	r7, #10
 800604a:	46a6      	mov	lr, r4
 800604c:	460a      	mov	r2, r1
 800604e:	fb91 f6f7 	sdiv	r6, r1, r7
 8006052:	fb07 1516 	mls	r5, r7, r6, r1
 8006056:	3530      	adds	r5, #48	; 0x30
 8006058:	2a63      	cmp	r2, #99	; 0x63
 800605a:	f104 34ff 	add.w	r4, r4, #4294967295
 800605e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006062:	4631      	mov	r1, r6
 8006064:	dcf1      	bgt.n	800604a <__exponent+0x22>
 8006066:	3130      	adds	r1, #48	; 0x30
 8006068:	f1ae 0502 	sub.w	r5, lr, #2
 800606c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006070:	1c44      	adds	r4, r0, #1
 8006072:	4629      	mov	r1, r5
 8006074:	4561      	cmp	r1, ip
 8006076:	d30a      	bcc.n	800608e <__exponent+0x66>
 8006078:	f10d 0209 	add.w	r2, sp, #9
 800607c:	eba2 020e 	sub.w	r2, r2, lr
 8006080:	4565      	cmp	r5, ip
 8006082:	bf88      	it	hi
 8006084:	2200      	movhi	r2, #0
 8006086:	4413      	add	r3, r2
 8006088:	1a18      	subs	r0, r3, r0
 800608a:	b003      	add	sp, #12
 800608c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800608e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006092:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006096:	e7ed      	b.n	8006074 <__exponent+0x4c>
 8006098:	2330      	movs	r3, #48	; 0x30
 800609a:	3130      	adds	r1, #48	; 0x30
 800609c:	7083      	strb	r3, [r0, #2]
 800609e:	70c1      	strb	r1, [r0, #3]
 80060a0:	1d03      	adds	r3, r0, #4
 80060a2:	e7f1      	b.n	8006088 <__exponent+0x60>

080060a4 <_printf_float>:
 80060a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060a8:	ed2d 8b02 	vpush	{d8}
 80060ac:	b08d      	sub	sp, #52	; 0x34
 80060ae:	460c      	mov	r4, r1
 80060b0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80060b4:	4616      	mov	r6, r2
 80060b6:	461f      	mov	r7, r3
 80060b8:	4605      	mov	r5, r0
 80060ba:	f001 fbf7 	bl	80078ac <_localeconv_r>
 80060be:	f8d0 a000 	ldr.w	sl, [r0]
 80060c2:	4650      	mov	r0, sl
 80060c4:	f7fa f894 	bl	80001f0 <strlen>
 80060c8:	2300      	movs	r3, #0
 80060ca:	930a      	str	r3, [sp, #40]	; 0x28
 80060cc:	6823      	ldr	r3, [r4, #0]
 80060ce:	9305      	str	r3, [sp, #20]
 80060d0:	f8d8 3000 	ldr.w	r3, [r8]
 80060d4:	f894 b018 	ldrb.w	fp, [r4, #24]
 80060d8:	3307      	adds	r3, #7
 80060da:	f023 0307 	bic.w	r3, r3, #7
 80060de:	f103 0208 	add.w	r2, r3, #8
 80060e2:	f8c8 2000 	str.w	r2, [r8]
 80060e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060ea:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80060ee:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80060f2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80060f6:	9307      	str	r3, [sp, #28]
 80060f8:	f8cd 8018 	str.w	r8, [sp, #24]
 80060fc:	ee08 0a10 	vmov	s16, r0
 8006100:	4b9f      	ldr	r3, [pc, #636]	; (8006380 <_printf_float+0x2dc>)
 8006102:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006106:	f04f 32ff 	mov.w	r2, #4294967295
 800610a:	f7fa fd1f 	bl	8000b4c <__aeabi_dcmpun>
 800610e:	bb88      	cbnz	r0, 8006174 <_printf_float+0xd0>
 8006110:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006114:	4b9a      	ldr	r3, [pc, #616]	; (8006380 <_printf_float+0x2dc>)
 8006116:	f04f 32ff 	mov.w	r2, #4294967295
 800611a:	f7fa fcf9 	bl	8000b10 <__aeabi_dcmple>
 800611e:	bb48      	cbnz	r0, 8006174 <_printf_float+0xd0>
 8006120:	2200      	movs	r2, #0
 8006122:	2300      	movs	r3, #0
 8006124:	4640      	mov	r0, r8
 8006126:	4649      	mov	r1, r9
 8006128:	f7fa fce8 	bl	8000afc <__aeabi_dcmplt>
 800612c:	b110      	cbz	r0, 8006134 <_printf_float+0x90>
 800612e:	232d      	movs	r3, #45	; 0x2d
 8006130:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006134:	4b93      	ldr	r3, [pc, #588]	; (8006384 <_printf_float+0x2e0>)
 8006136:	4894      	ldr	r0, [pc, #592]	; (8006388 <_printf_float+0x2e4>)
 8006138:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800613c:	bf94      	ite	ls
 800613e:	4698      	movls	r8, r3
 8006140:	4680      	movhi	r8, r0
 8006142:	2303      	movs	r3, #3
 8006144:	6123      	str	r3, [r4, #16]
 8006146:	9b05      	ldr	r3, [sp, #20]
 8006148:	f023 0204 	bic.w	r2, r3, #4
 800614c:	6022      	str	r2, [r4, #0]
 800614e:	f04f 0900 	mov.w	r9, #0
 8006152:	9700      	str	r7, [sp, #0]
 8006154:	4633      	mov	r3, r6
 8006156:	aa0b      	add	r2, sp, #44	; 0x2c
 8006158:	4621      	mov	r1, r4
 800615a:	4628      	mov	r0, r5
 800615c:	f000 f9d8 	bl	8006510 <_printf_common>
 8006160:	3001      	adds	r0, #1
 8006162:	f040 8090 	bne.w	8006286 <_printf_float+0x1e2>
 8006166:	f04f 30ff 	mov.w	r0, #4294967295
 800616a:	b00d      	add	sp, #52	; 0x34
 800616c:	ecbd 8b02 	vpop	{d8}
 8006170:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006174:	4642      	mov	r2, r8
 8006176:	464b      	mov	r3, r9
 8006178:	4640      	mov	r0, r8
 800617a:	4649      	mov	r1, r9
 800617c:	f7fa fce6 	bl	8000b4c <__aeabi_dcmpun>
 8006180:	b140      	cbz	r0, 8006194 <_printf_float+0xf0>
 8006182:	464b      	mov	r3, r9
 8006184:	2b00      	cmp	r3, #0
 8006186:	bfbc      	itt	lt
 8006188:	232d      	movlt	r3, #45	; 0x2d
 800618a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800618e:	487f      	ldr	r0, [pc, #508]	; (800638c <_printf_float+0x2e8>)
 8006190:	4b7f      	ldr	r3, [pc, #508]	; (8006390 <_printf_float+0x2ec>)
 8006192:	e7d1      	b.n	8006138 <_printf_float+0x94>
 8006194:	6863      	ldr	r3, [r4, #4]
 8006196:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800619a:	9206      	str	r2, [sp, #24]
 800619c:	1c5a      	adds	r2, r3, #1
 800619e:	d13f      	bne.n	8006220 <_printf_float+0x17c>
 80061a0:	2306      	movs	r3, #6
 80061a2:	6063      	str	r3, [r4, #4]
 80061a4:	9b05      	ldr	r3, [sp, #20]
 80061a6:	6861      	ldr	r1, [r4, #4]
 80061a8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80061ac:	2300      	movs	r3, #0
 80061ae:	9303      	str	r3, [sp, #12]
 80061b0:	ab0a      	add	r3, sp, #40	; 0x28
 80061b2:	e9cd b301 	strd	fp, r3, [sp, #4]
 80061b6:	ab09      	add	r3, sp, #36	; 0x24
 80061b8:	ec49 8b10 	vmov	d0, r8, r9
 80061bc:	9300      	str	r3, [sp, #0]
 80061be:	6022      	str	r2, [r4, #0]
 80061c0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80061c4:	4628      	mov	r0, r5
 80061c6:	f7ff fecd 	bl	8005f64 <__cvt>
 80061ca:	9b06      	ldr	r3, [sp, #24]
 80061cc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80061ce:	2b47      	cmp	r3, #71	; 0x47
 80061d0:	4680      	mov	r8, r0
 80061d2:	d108      	bne.n	80061e6 <_printf_float+0x142>
 80061d4:	1cc8      	adds	r0, r1, #3
 80061d6:	db02      	blt.n	80061de <_printf_float+0x13a>
 80061d8:	6863      	ldr	r3, [r4, #4]
 80061da:	4299      	cmp	r1, r3
 80061dc:	dd41      	ble.n	8006262 <_printf_float+0x1be>
 80061de:	f1ab 0b02 	sub.w	fp, fp, #2
 80061e2:	fa5f fb8b 	uxtb.w	fp, fp
 80061e6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80061ea:	d820      	bhi.n	800622e <_printf_float+0x18a>
 80061ec:	3901      	subs	r1, #1
 80061ee:	465a      	mov	r2, fp
 80061f0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80061f4:	9109      	str	r1, [sp, #36]	; 0x24
 80061f6:	f7ff ff17 	bl	8006028 <__exponent>
 80061fa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80061fc:	1813      	adds	r3, r2, r0
 80061fe:	2a01      	cmp	r2, #1
 8006200:	4681      	mov	r9, r0
 8006202:	6123      	str	r3, [r4, #16]
 8006204:	dc02      	bgt.n	800620c <_printf_float+0x168>
 8006206:	6822      	ldr	r2, [r4, #0]
 8006208:	07d2      	lsls	r2, r2, #31
 800620a:	d501      	bpl.n	8006210 <_printf_float+0x16c>
 800620c:	3301      	adds	r3, #1
 800620e:	6123      	str	r3, [r4, #16]
 8006210:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006214:	2b00      	cmp	r3, #0
 8006216:	d09c      	beq.n	8006152 <_printf_float+0xae>
 8006218:	232d      	movs	r3, #45	; 0x2d
 800621a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800621e:	e798      	b.n	8006152 <_printf_float+0xae>
 8006220:	9a06      	ldr	r2, [sp, #24]
 8006222:	2a47      	cmp	r2, #71	; 0x47
 8006224:	d1be      	bne.n	80061a4 <_printf_float+0x100>
 8006226:	2b00      	cmp	r3, #0
 8006228:	d1bc      	bne.n	80061a4 <_printf_float+0x100>
 800622a:	2301      	movs	r3, #1
 800622c:	e7b9      	b.n	80061a2 <_printf_float+0xfe>
 800622e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006232:	d118      	bne.n	8006266 <_printf_float+0x1c2>
 8006234:	2900      	cmp	r1, #0
 8006236:	6863      	ldr	r3, [r4, #4]
 8006238:	dd0b      	ble.n	8006252 <_printf_float+0x1ae>
 800623a:	6121      	str	r1, [r4, #16]
 800623c:	b913      	cbnz	r3, 8006244 <_printf_float+0x1a0>
 800623e:	6822      	ldr	r2, [r4, #0]
 8006240:	07d0      	lsls	r0, r2, #31
 8006242:	d502      	bpl.n	800624a <_printf_float+0x1a6>
 8006244:	3301      	adds	r3, #1
 8006246:	440b      	add	r3, r1
 8006248:	6123      	str	r3, [r4, #16]
 800624a:	65a1      	str	r1, [r4, #88]	; 0x58
 800624c:	f04f 0900 	mov.w	r9, #0
 8006250:	e7de      	b.n	8006210 <_printf_float+0x16c>
 8006252:	b913      	cbnz	r3, 800625a <_printf_float+0x1b6>
 8006254:	6822      	ldr	r2, [r4, #0]
 8006256:	07d2      	lsls	r2, r2, #31
 8006258:	d501      	bpl.n	800625e <_printf_float+0x1ba>
 800625a:	3302      	adds	r3, #2
 800625c:	e7f4      	b.n	8006248 <_printf_float+0x1a4>
 800625e:	2301      	movs	r3, #1
 8006260:	e7f2      	b.n	8006248 <_printf_float+0x1a4>
 8006262:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006266:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006268:	4299      	cmp	r1, r3
 800626a:	db05      	blt.n	8006278 <_printf_float+0x1d4>
 800626c:	6823      	ldr	r3, [r4, #0]
 800626e:	6121      	str	r1, [r4, #16]
 8006270:	07d8      	lsls	r0, r3, #31
 8006272:	d5ea      	bpl.n	800624a <_printf_float+0x1a6>
 8006274:	1c4b      	adds	r3, r1, #1
 8006276:	e7e7      	b.n	8006248 <_printf_float+0x1a4>
 8006278:	2900      	cmp	r1, #0
 800627a:	bfd4      	ite	le
 800627c:	f1c1 0202 	rsble	r2, r1, #2
 8006280:	2201      	movgt	r2, #1
 8006282:	4413      	add	r3, r2
 8006284:	e7e0      	b.n	8006248 <_printf_float+0x1a4>
 8006286:	6823      	ldr	r3, [r4, #0]
 8006288:	055a      	lsls	r2, r3, #21
 800628a:	d407      	bmi.n	800629c <_printf_float+0x1f8>
 800628c:	6923      	ldr	r3, [r4, #16]
 800628e:	4642      	mov	r2, r8
 8006290:	4631      	mov	r1, r6
 8006292:	4628      	mov	r0, r5
 8006294:	47b8      	blx	r7
 8006296:	3001      	adds	r0, #1
 8006298:	d12c      	bne.n	80062f4 <_printf_float+0x250>
 800629a:	e764      	b.n	8006166 <_printf_float+0xc2>
 800629c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80062a0:	f240 80e0 	bls.w	8006464 <_printf_float+0x3c0>
 80062a4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80062a8:	2200      	movs	r2, #0
 80062aa:	2300      	movs	r3, #0
 80062ac:	f7fa fc1c 	bl	8000ae8 <__aeabi_dcmpeq>
 80062b0:	2800      	cmp	r0, #0
 80062b2:	d034      	beq.n	800631e <_printf_float+0x27a>
 80062b4:	4a37      	ldr	r2, [pc, #220]	; (8006394 <_printf_float+0x2f0>)
 80062b6:	2301      	movs	r3, #1
 80062b8:	4631      	mov	r1, r6
 80062ba:	4628      	mov	r0, r5
 80062bc:	47b8      	blx	r7
 80062be:	3001      	adds	r0, #1
 80062c0:	f43f af51 	beq.w	8006166 <_printf_float+0xc2>
 80062c4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80062c8:	429a      	cmp	r2, r3
 80062ca:	db02      	blt.n	80062d2 <_printf_float+0x22e>
 80062cc:	6823      	ldr	r3, [r4, #0]
 80062ce:	07d8      	lsls	r0, r3, #31
 80062d0:	d510      	bpl.n	80062f4 <_printf_float+0x250>
 80062d2:	ee18 3a10 	vmov	r3, s16
 80062d6:	4652      	mov	r2, sl
 80062d8:	4631      	mov	r1, r6
 80062da:	4628      	mov	r0, r5
 80062dc:	47b8      	blx	r7
 80062de:	3001      	adds	r0, #1
 80062e0:	f43f af41 	beq.w	8006166 <_printf_float+0xc2>
 80062e4:	f04f 0800 	mov.w	r8, #0
 80062e8:	f104 091a 	add.w	r9, r4, #26
 80062ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80062ee:	3b01      	subs	r3, #1
 80062f0:	4543      	cmp	r3, r8
 80062f2:	dc09      	bgt.n	8006308 <_printf_float+0x264>
 80062f4:	6823      	ldr	r3, [r4, #0]
 80062f6:	079b      	lsls	r3, r3, #30
 80062f8:	f100 8105 	bmi.w	8006506 <_printf_float+0x462>
 80062fc:	68e0      	ldr	r0, [r4, #12]
 80062fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006300:	4298      	cmp	r0, r3
 8006302:	bfb8      	it	lt
 8006304:	4618      	movlt	r0, r3
 8006306:	e730      	b.n	800616a <_printf_float+0xc6>
 8006308:	2301      	movs	r3, #1
 800630a:	464a      	mov	r2, r9
 800630c:	4631      	mov	r1, r6
 800630e:	4628      	mov	r0, r5
 8006310:	47b8      	blx	r7
 8006312:	3001      	adds	r0, #1
 8006314:	f43f af27 	beq.w	8006166 <_printf_float+0xc2>
 8006318:	f108 0801 	add.w	r8, r8, #1
 800631c:	e7e6      	b.n	80062ec <_printf_float+0x248>
 800631e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006320:	2b00      	cmp	r3, #0
 8006322:	dc39      	bgt.n	8006398 <_printf_float+0x2f4>
 8006324:	4a1b      	ldr	r2, [pc, #108]	; (8006394 <_printf_float+0x2f0>)
 8006326:	2301      	movs	r3, #1
 8006328:	4631      	mov	r1, r6
 800632a:	4628      	mov	r0, r5
 800632c:	47b8      	blx	r7
 800632e:	3001      	adds	r0, #1
 8006330:	f43f af19 	beq.w	8006166 <_printf_float+0xc2>
 8006334:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006338:	4313      	orrs	r3, r2
 800633a:	d102      	bne.n	8006342 <_printf_float+0x29e>
 800633c:	6823      	ldr	r3, [r4, #0]
 800633e:	07d9      	lsls	r1, r3, #31
 8006340:	d5d8      	bpl.n	80062f4 <_printf_float+0x250>
 8006342:	ee18 3a10 	vmov	r3, s16
 8006346:	4652      	mov	r2, sl
 8006348:	4631      	mov	r1, r6
 800634a:	4628      	mov	r0, r5
 800634c:	47b8      	blx	r7
 800634e:	3001      	adds	r0, #1
 8006350:	f43f af09 	beq.w	8006166 <_printf_float+0xc2>
 8006354:	f04f 0900 	mov.w	r9, #0
 8006358:	f104 0a1a 	add.w	sl, r4, #26
 800635c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800635e:	425b      	negs	r3, r3
 8006360:	454b      	cmp	r3, r9
 8006362:	dc01      	bgt.n	8006368 <_printf_float+0x2c4>
 8006364:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006366:	e792      	b.n	800628e <_printf_float+0x1ea>
 8006368:	2301      	movs	r3, #1
 800636a:	4652      	mov	r2, sl
 800636c:	4631      	mov	r1, r6
 800636e:	4628      	mov	r0, r5
 8006370:	47b8      	blx	r7
 8006372:	3001      	adds	r0, #1
 8006374:	f43f aef7 	beq.w	8006166 <_printf_float+0xc2>
 8006378:	f109 0901 	add.w	r9, r9, #1
 800637c:	e7ee      	b.n	800635c <_printf_float+0x2b8>
 800637e:	bf00      	nop
 8006380:	7fefffff 	.word	0x7fefffff
 8006384:	08008bdc 	.word	0x08008bdc
 8006388:	08008be0 	.word	0x08008be0
 800638c:	08008be8 	.word	0x08008be8
 8006390:	08008be4 	.word	0x08008be4
 8006394:	08008bec 	.word	0x08008bec
 8006398:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800639a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800639c:	429a      	cmp	r2, r3
 800639e:	bfa8      	it	ge
 80063a0:	461a      	movge	r2, r3
 80063a2:	2a00      	cmp	r2, #0
 80063a4:	4691      	mov	r9, r2
 80063a6:	dc37      	bgt.n	8006418 <_printf_float+0x374>
 80063a8:	f04f 0b00 	mov.w	fp, #0
 80063ac:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80063b0:	f104 021a 	add.w	r2, r4, #26
 80063b4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80063b6:	9305      	str	r3, [sp, #20]
 80063b8:	eba3 0309 	sub.w	r3, r3, r9
 80063bc:	455b      	cmp	r3, fp
 80063be:	dc33      	bgt.n	8006428 <_printf_float+0x384>
 80063c0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80063c4:	429a      	cmp	r2, r3
 80063c6:	db3b      	blt.n	8006440 <_printf_float+0x39c>
 80063c8:	6823      	ldr	r3, [r4, #0]
 80063ca:	07da      	lsls	r2, r3, #31
 80063cc:	d438      	bmi.n	8006440 <_printf_float+0x39c>
 80063ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80063d0:	9b05      	ldr	r3, [sp, #20]
 80063d2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80063d4:	1ad3      	subs	r3, r2, r3
 80063d6:	eba2 0901 	sub.w	r9, r2, r1
 80063da:	4599      	cmp	r9, r3
 80063dc:	bfa8      	it	ge
 80063de:	4699      	movge	r9, r3
 80063e0:	f1b9 0f00 	cmp.w	r9, #0
 80063e4:	dc35      	bgt.n	8006452 <_printf_float+0x3ae>
 80063e6:	f04f 0800 	mov.w	r8, #0
 80063ea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80063ee:	f104 0a1a 	add.w	sl, r4, #26
 80063f2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80063f6:	1a9b      	subs	r3, r3, r2
 80063f8:	eba3 0309 	sub.w	r3, r3, r9
 80063fc:	4543      	cmp	r3, r8
 80063fe:	f77f af79 	ble.w	80062f4 <_printf_float+0x250>
 8006402:	2301      	movs	r3, #1
 8006404:	4652      	mov	r2, sl
 8006406:	4631      	mov	r1, r6
 8006408:	4628      	mov	r0, r5
 800640a:	47b8      	blx	r7
 800640c:	3001      	adds	r0, #1
 800640e:	f43f aeaa 	beq.w	8006166 <_printf_float+0xc2>
 8006412:	f108 0801 	add.w	r8, r8, #1
 8006416:	e7ec      	b.n	80063f2 <_printf_float+0x34e>
 8006418:	4613      	mov	r3, r2
 800641a:	4631      	mov	r1, r6
 800641c:	4642      	mov	r2, r8
 800641e:	4628      	mov	r0, r5
 8006420:	47b8      	blx	r7
 8006422:	3001      	adds	r0, #1
 8006424:	d1c0      	bne.n	80063a8 <_printf_float+0x304>
 8006426:	e69e      	b.n	8006166 <_printf_float+0xc2>
 8006428:	2301      	movs	r3, #1
 800642a:	4631      	mov	r1, r6
 800642c:	4628      	mov	r0, r5
 800642e:	9205      	str	r2, [sp, #20]
 8006430:	47b8      	blx	r7
 8006432:	3001      	adds	r0, #1
 8006434:	f43f ae97 	beq.w	8006166 <_printf_float+0xc2>
 8006438:	9a05      	ldr	r2, [sp, #20]
 800643a:	f10b 0b01 	add.w	fp, fp, #1
 800643e:	e7b9      	b.n	80063b4 <_printf_float+0x310>
 8006440:	ee18 3a10 	vmov	r3, s16
 8006444:	4652      	mov	r2, sl
 8006446:	4631      	mov	r1, r6
 8006448:	4628      	mov	r0, r5
 800644a:	47b8      	blx	r7
 800644c:	3001      	adds	r0, #1
 800644e:	d1be      	bne.n	80063ce <_printf_float+0x32a>
 8006450:	e689      	b.n	8006166 <_printf_float+0xc2>
 8006452:	9a05      	ldr	r2, [sp, #20]
 8006454:	464b      	mov	r3, r9
 8006456:	4442      	add	r2, r8
 8006458:	4631      	mov	r1, r6
 800645a:	4628      	mov	r0, r5
 800645c:	47b8      	blx	r7
 800645e:	3001      	adds	r0, #1
 8006460:	d1c1      	bne.n	80063e6 <_printf_float+0x342>
 8006462:	e680      	b.n	8006166 <_printf_float+0xc2>
 8006464:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006466:	2a01      	cmp	r2, #1
 8006468:	dc01      	bgt.n	800646e <_printf_float+0x3ca>
 800646a:	07db      	lsls	r3, r3, #31
 800646c:	d538      	bpl.n	80064e0 <_printf_float+0x43c>
 800646e:	2301      	movs	r3, #1
 8006470:	4642      	mov	r2, r8
 8006472:	4631      	mov	r1, r6
 8006474:	4628      	mov	r0, r5
 8006476:	47b8      	blx	r7
 8006478:	3001      	adds	r0, #1
 800647a:	f43f ae74 	beq.w	8006166 <_printf_float+0xc2>
 800647e:	ee18 3a10 	vmov	r3, s16
 8006482:	4652      	mov	r2, sl
 8006484:	4631      	mov	r1, r6
 8006486:	4628      	mov	r0, r5
 8006488:	47b8      	blx	r7
 800648a:	3001      	adds	r0, #1
 800648c:	f43f ae6b 	beq.w	8006166 <_printf_float+0xc2>
 8006490:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006494:	2200      	movs	r2, #0
 8006496:	2300      	movs	r3, #0
 8006498:	f7fa fb26 	bl	8000ae8 <__aeabi_dcmpeq>
 800649c:	b9d8      	cbnz	r0, 80064d6 <_printf_float+0x432>
 800649e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80064a0:	f108 0201 	add.w	r2, r8, #1
 80064a4:	3b01      	subs	r3, #1
 80064a6:	4631      	mov	r1, r6
 80064a8:	4628      	mov	r0, r5
 80064aa:	47b8      	blx	r7
 80064ac:	3001      	adds	r0, #1
 80064ae:	d10e      	bne.n	80064ce <_printf_float+0x42a>
 80064b0:	e659      	b.n	8006166 <_printf_float+0xc2>
 80064b2:	2301      	movs	r3, #1
 80064b4:	4652      	mov	r2, sl
 80064b6:	4631      	mov	r1, r6
 80064b8:	4628      	mov	r0, r5
 80064ba:	47b8      	blx	r7
 80064bc:	3001      	adds	r0, #1
 80064be:	f43f ae52 	beq.w	8006166 <_printf_float+0xc2>
 80064c2:	f108 0801 	add.w	r8, r8, #1
 80064c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80064c8:	3b01      	subs	r3, #1
 80064ca:	4543      	cmp	r3, r8
 80064cc:	dcf1      	bgt.n	80064b2 <_printf_float+0x40e>
 80064ce:	464b      	mov	r3, r9
 80064d0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80064d4:	e6dc      	b.n	8006290 <_printf_float+0x1ec>
 80064d6:	f04f 0800 	mov.w	r8, #0
 80064da:	f104 0a1a 	add.w	sl, r4, #26
 80064de:	e7f2      	b.n	80064c6 <_printf_float+0x422>
 80064e0:	2301      	movs	r3, #1
 80064e2:	4642      	mov	r2, r8
 80064e4:	e7df      	b.n	80064a6 <_printf_float+0x402>
 80064e6:	2301      	movs	r3, #1
 80064e8:	464a      	mov	r2, r9
 80064ea:	4631      	mov	r1, r6
 80064ec:	4628      	mov	r0, r5
 80064ee:	47b8      	blx	r7
 80064f0:	3001      	adds	r0, #1
 80064f2:	f43f ae38 	beq.w	8006166 <_printf_float+0xc2>
 80064f6:	f108 0801 	add.w	r8, r8, #1
 80064fa:	68e3      	ldr	r3, [r4, #12]
 80064fc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80064fe:	1a5b      	subs	r3, r3, r1
 8006500:	4543      	cmp	r3, r8
 8006502:	dcf0      	bgt.n	80064e6 <_printf_float+0x442>
 8006504:	e6fa      	b.n	80062fc <_printf_float+0x258>
 8006506:	f04f 0800 	mov.w	r8, #0
 800650a:	f104 0919 	add.w	r9, r4, #25
 800650e:	e7f4      	b.n	80064fa <_printf_float+0x456>

08006510 <_printf_common>:
 8006510:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006514:	4616      	mov	r6, r2
 8006516:	4699      	mov	r9, r3
 8006518:	688a      	ldr	r2, [r1, #8]
 800651a:	690b      	ldr	r3, [r1, #16]
 800651c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006520:	4293      	cmp	r3, r2
 8006522:	bfb8      	it	lt
 8006524:	4613      	movlt	r3, r2
 8006526:	6033      	str	r3, [r6, #0]
 8006528:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800652c:	4607      	mov	r7, r0
 800652e:	460c      	mov	r4, r1
 8006530:	b10a      	cbz	r2, 8006536 <_printf_common+0x26>
 8006532:	3301      	adds	r3, #1
 8006534:	6033      	str	r3, [r6, #0]
 8006536:	6823      	ldr	r3, [r4, #0]
 8006538:	0699      	lsls	r1, r3, #26
 800653a:	bf42      	ittt	mi
 800653c:	6833      	ldrmi	r3, [r6, #0]
 800653e:	3302      	addmi	r3, #2
 8006540:	6033      	strmi	r3, [r6, #0]
 8006542:	6825      	ldr	r5, [r4, #0]
 8006544:	f015 0506 	ands.w	r5, r5, #6
 8006548:	d106      	bne.n	8006558 <_printf_common+0x48>
 800654a:	f104 0a19 	add.w	sl, r4, #25
 800654e:	68e3      	ldr	r3, [r4, #12]
 8006550:	6832      	ldr	r2, [r6, #0]
 8006552:	1a9b      	subs	r3, r3, r2
 8006554:	42ab      	cmp	r3, r5
 8006556:	dc26      	bgt.n	80065a6 <_printf_common+0x96>
 8006558:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800655c:	1e13      	subs	r3, r2, #0
 800655e:	6822      	ldr	r2, [r4, #0]
 8006560:	bf18      	it	ne
 8006562:	2301      	movne	r3, #1
 8006564:	0692      	lsls	r2, r2, #26
 8006566:	d42b      	bmi.n	80065c0 <_printf_common+0xb0>
 8006568:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800656c:	4649      	mov	r1, r9
 800656e:	4638      	mov	r0, r7
 8006570:	47c0      	blx	r8
 8006572:	3001      	adds	r0, #1
 8006574:	d01e      	beq.n	80065b4 <_printf_common+0xa4>
 8006576:	6823      	ldr	r3, [r4, #0]
 8006578:	68e5      	ldr	r5, [r4, #12]
 800657a:	6832      	ldr	r2, [r6, #0]
 800657c:	f003 0306 	and.w	r3, r3, #6
 8006580:	2b04      	cmp	r3, #4
 8006582:	bf08      	it	eq
 8006584:	1aad      	subeq	r5, r5, r2
 8006586:	68a3      	ldr	r3, [r4, #8]
 8006588:	6922      	ldr	r2, [r4, #16]
 800658a:	bf0c      	ite	eq
 800658c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006590:	2500      	movne	r5, #0
 8006592:	4293      	cmp	r3, r2
 8006594:	bfc4      	itt	gt
 8006596:	1a9b      	subgt	r3, r3, r2
 8006598:	18ed      	addgt	r5, r5, r3
 800659a:	2600      	movs	r6, #0
 800659c:	341a      	adds	r4, #26
 800659e:	42b5      	cmp	r5, r6
 80065a0:	d11a      	bne.n	80065d8 <_printf_common+0xc8>
 80065a2:	2000      	movs	r0, #0
 80065a4:	e008      	b.n	80065b8 <_printf_common+0xa8>
 80065a6:	2301      	movs	r3, #1
 80065a8:	4652      	mov	r2, sl
 80065aa:	4649      	mov	r1, r9
 80065ac:	4638      	mov	r0, r7
 80065ae:	47c0      	blx	r8
 80065b0:	3001      	adds	r0, #1
 80065b2:	d103      	bne.n	80065bc <_printf_common+0xac>
 80065b4:	f04f 30ff 	mov.w	r0, #4294967295
 80065b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065bc:	3501      	adds	r5, #1
 80065be:	e7c6      	b.n	800654e <_printf_common+0x3e>
 80065c0:	18e1      	adds	r1, r4, r3
 80065c2:	1c5a      	adds	r2, r3, #1
 80065c4:	2030      	movs	r0, #48	; 0x30
 80065c6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80065ca:	4422      	add	r2, r4
 80065cc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80065d0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80065d4:	3302      	adds	r3, #2
 80065d6:	e7c7      	b.n	8006568 <_printf_common+0x58>
 80065d8:	2301      	movs	r3, #1
 80065da:	4622      	mov	r2, r4
 80065dc:	4649      	mov	r1, r9
 80065de:	4638      	mov	r0, r7
 80065e0:	47c0      	blx	r8
 80065e2:	3001      	adds	r0, #1
 80065e4:	d0e6      	beq.n	80065b4 <_printf_common+0xa4>
 80065e6:	3601      	adds	r6, #1
 80065e8:	e7d9      	b.n	800659e <_printf_common+0x8e>
	...

080065ec <_printf_i>:
 80065ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80065f0:	460c      	mov	r4, r1
 80065f2:	4691      	mov	r9, r2
 80065f4:	7e27      	ldrb	r7, [r4, #24]
 80065f6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80065f8:	2f78      	cmp	r7, #120	; 0x78
 80065fa:	4680      	mov	r8, r0
 80065fc:	469a      	mov	sl, r3
 80065fe:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006602:	d807      	bhi.n	8006614 <_printf_i+0x28>
 8006604:	2f62      	cmp	r7, #98	; 0x62
 8006606:	d80a      	bhi.n	800661e <_printf_i+0x32>
 8006608:	2f00      	cmp	r7, #0
 800660a:	f000 80d8 	beq.w	80067be <_printf_i+0x1d2>
 800660e:	2f58      	cmp	r7, #88	; 0x58
 8006610:	f000 80a3 	beq.w	800675a <_printf_i+0x16e>
 8006614:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006618:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800661c:	e03a      	b.n	8006694 <_printf_i+0xa8>
 800661e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006622:	2b15      	cmp	r3, #21
 8006624:	d8f6      	bhi.n	8006614 <_printf_i+0x28>
 8006626:	a001      	add	r0, pc, #4	; (adr r0, 800662c <_printf_i+0x40>)
 8006628:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800662c:	08006685 	.word	0x08006685
 8006630:	08006699 	.word	0x08006699
 8006634:	08006615 	.word	0x08006615
 8006638:	08006615 	.word	0x08006615
 800663c:	08006615 	.word	0x08006615
 8006640:	08006615 	.word	0x08006615
 8006644:	08006699 	.word	0x08006699
 8006648:	08006615 	.word	0x08006615
 800664c:	08006615 	.word	0x08006615
 8006650:	08006615 	.word	0x08006615
 8006654:	08006615 	.word	0x08006615
 8006658:	080067a5 	.word	0x080067a5
 800665c:	080066c9 	.word	0x080066c9
 8006660:	08006787 	.word	0x08006787
 8006664:	08006615 	.word	0x08006615
 8006668:	08006615 	.word	0x08006615
 800666c:	080067c7 	.word	0x080067c7
 8006670:	08006615 	.word	0x08006615
 8006674:	080066c9 	.word	0x080066c9
 8006678:	08006615 	.word	0x08006615
 800667c:	08006615 	.word	0x08006615
 8006680:	0800678f 	.word	0x0800678f
 8006684:	680b      	ldr	r3, [r1, #0]
 8006686:	1d1a      	adds	r2, r3, #4
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	600a      	str	r2, [r1, #0]
 800668c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006690:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006694:	2301      	movs	r3, #1
 8006696:	e0a3      	b.n	80067e0 <_printf_i+0x1f4>
 8006698:	6825      	ldr	r5, [r4, #0]
 800669a:	6808      	ldr	r0, [r1, #0]
 800669c:	062e      	lsls	r6, r5, #24
 800669e:	f100 0304 	add.w	r3, r0, #4
 80066a2:	d50a      	bpl.n	80066ba <_printf_i+0xce>
 80066a4:	6805      	ldr	r5, [r0, #0]
 80066a6:	600b      	str	r3, [r1, #0]
 80066a8:	2d00      	cmp	r5, #0
 80066aa:	da03      	bge.n	80066b4 <_printf_i+0xc8>
 80066ac:	232d      	movs	r3, #45	; 0x2d
 80066ae:	426d      	negs	r5, r5
 80066b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80066b4:	485e      	ldr	r0, [pc, #376]	; (8006830 <_printf_i+0x244>)
 80066b6:	230a      	movs	r3, #10
 80066b8:	e019      	b.n	80066ee <_printf_i+0x102>
 80066ba:	f015 0f40 	tst.w	r5, #64	; 0x40
 80066be:	6805      	ldr	r5, [r0, #0]
 80066c0:	600b      	str	r3, [r1, #0]
 80066c2:	bf18      	it	ne
 80066c4:	b22d      	sxthne	r5, r5
 80066c6:	e7ef      	b.n	80066a8 <_printf_i+0xbc>
 80066c8:	680b      	ldr	r3, [r1, #0]
 80066ca:	6825      	ldr	r5, [r4, #0]
 80066cc:	1d18      	adds	r0, r3, #4
 80066ce:	6008      	str	r0, [r1, #0]
 80066d0:	0628      	lsls	r0, r5, #24
 80066d2:	d501      	bpl.n	80066d8 <_printf_i+0xec>
 80066d4:	681d      	ldr	r5, [r3, #0]
 80066d6:	e002      	b.n	80066de <_printf_i+0xf2>
 80066d8:	0669      	lsls	r1, r5, #25
 80066da:	d5fb      	bpl.n	80066d4 <_printf_i+0xe8>
 80066dc:	881d      	ldrh	r5, [r3, #0]
 80066de:	4854      	ldr	r0, [pc, #336]	; (8006830 <_printf_i+0x244>)
 80066e0:	2f6f      	cmp	r7, #111	; 0x6f
 80066e2:	bf0c      	ite	eq
 80066e4:	2308      	moveq	r3, #8
 80066e6:	230a      	movne	r3, #10
 80066e8:	2100      	movs	r1, #0
 80066ea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80066ee:	6866      	ldr	r6, [r4, #4]
 80066f0:	60a6      	str	r6, [r4, #8]
 80066f2:	2e00      	cmp	r6, #0
 80066f4:	bfa2      	ittt	ge
 80066f6:	6821      	ldrge	r1, [r4, #0]
 80066f8:	f021 0104 	bicge.w	r1, r1, #4
 80066fc:	6021      	strge	r1, [r4, #0]
 80066fe:	b90d      	cbnz	r5, 8006704 <_printf_i+0x118>
 8006700:	2e00      	cmp	r6, #0
 8006702:	d04d      	beq.n	80067a0 <_printf_i+0x1b4>
 8006704:	4616      	mov	r6, r2
 8006706:	fbb5 f1f3 	udiv	r1, r5, r3
 800670a:	fb03 5711 	mls	r7, r3, r1, r5
 800670e:	5dc7      	ldrb	r7, [r0, r7]
 8006710:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006714:	462f      	mov	r7, r5
 8006716:	42bb      	cmp	r3, r7
 8006718:	460d      	mov	r5, r1
 800671a:	d9f4      	bls.n	8006706 <_printf_i+0x11a>
 800671c:	2b08      	cmp	r3, #8
 800671e:	d10b      	bne.n	8006738 <_printf_i+0x14c>
 8006720:	6823      	ldr	r3, [r4, #0]
 8006722:	07df      	lsls	r7, r3, #31
 8006724:	d508      	bpl.n	8006738 <_printf_i+0x14c>
 8006726:	6923      	ldr	r3, [r4, #16]
 8006728:	6861      	ldr	r1, [r4, #4]
 800672a:	4299      	cmp	r1, r3
 800672c:	bfde      	ittt	le
 800672e:	2330      	movle	r3, #48	; 0x30
 8006730:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006734:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006738:	1b92      	subs	r2, r2, r6
 800673a:	6122      	str	r2, [r4, #16]
 800673c:	f8cd a000 	str.w	sl, [sp]
 8006740:	464b      	mov	r3, r9
 8006742:	aa03      	add	r2, sp, #12
 8006744:	4621      	mov	r1, r4
 8006746:	4640      	mov	r0, r8
 8006748:	f7ff fee2 	bl	8006510 <_printf_common>
 800674c:	3001      	adds	r0, #1
 800674e:	d14c      	bne.n	80067ea <_printf_i+0x1fe>
 8006750:	f04f 30ff 	mov.w	r0, #4294967295
 8006754:	b004      	add	sp, #16
 8006756:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800675a:	4835      	ldr	r0, [pc, #212]	; (8006830 <_printf_i+0x244>)
 800675c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006760:	6823      	ldr	r3, [r4, #0]
 8006762:	680e      	ldr	r6, [r1, #0]
 8006764:	061f      	lsls	r7, r3, #24
 8006766:	f856 5b04 	ldr.w	r5, [r6], #4
 800676a:	600e      	str	r6, [r1, #0]
 800676c:	d514      	bpl.n	8006798 <_printf_i+0x1ac>
 800676e:	07d9      	lsls	r1, r3, #31
 8006770:	bf44      	itt	mi
 8006772:	f043 0320 	orrmi.w	r3, r3, #32
 8006776:	6023      	strmi	r3, [r4, #0]
 8006778:	b91d      	cbnz	r5, 8006782 <_printf_i+0x196>
 800677a:	6823      	ldr	r3, [r4, #0]
 800677c:	f023 0320 	bic.w	r3, r3, #32
 8006780:	6023      	str	r3, [r4, #0]
 8006782:	2310      	movs	r3, #16
 8006784:	e7b0      	b.n	80066e8 <_printf_i+0xfc>
 8006786:	6823      	ldr	r3, [r4, #0]
 8006788:	f043 0320 	orr.w	r3, r3, #32
 800678c:	6023      	str	r3, [r4, #0]
 800678e:	2378      	movs	r3, #120	; 0x78
 8006790:	4828      	ldr	r0, [pc, #160]	; (8006834 <_printf_i+0x248>)
 8006792:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006796:	e7e3      	b.n	8006760 <_printf_i+0x174>
 8006798:	065e      	lsls	r6, r3, #25
 800679a:	bf48      	it	mi
 800679c:	b2ad      	uxthmi	r5, r5
 800679e:	e7e6      	b.n	800676e <_printf_i+0x182>
 80067a0:	4616      	mov	r6, r2
 80067a2:	e7bb      	b.n	800671c <_printf_i+0x130>
 80067a4:	680b      	ldr	r3, [r1, #0]
 80067a6:	6826      	ldr	r6, [r4, #0]
 80067a8:	6960      	ldr	r0, [r4, #20]
 80067aa:	1d1d      	adds	r5, r3, #4
 80067ac:	600d      	str	r5, [r1, #0]
 80067ae:	0635      	lsls	r5, r6, #24
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	d501      	bpl.n	80067b8 <_printf_i+0x1cc>
 80067b4:	6018      	str	r0, [r3, #0]
 80067b6:	e002      	b.n	80067be <_printf_i+0x1d2>
 80067b8:	0671      	lsls	r1, r6, #25
 80067ba:	d5fb      	bpl.n	80067b4 <_printf_i+0x1c8>
 80067bc:	8018      	strh	r0, [r3, #0]
 80067be:	2300      	movs	r3, #0
 80067c0:	6123      	str	r3, [r4, #16]
 80067c2:	4616      	mov	r6, r2
 80067c4:	e7ba      	b.n	800673c <_printf_i+0x150>
 80067c6:	680b      	ldr	r3, [r1, #0]
 80067c8:	1d1a      	adds	r2, r3, #4
 80067ca:	600a      	str	r2, [r1, #0]
 80067cc:	681e      	ldr	r6, [r3, #0]
 80067ce:	6862      	ldr	r2, [r4, #4]
 80067d0:	2100      	movs	r1, #0
 80067d2:	4630      	mov	r0, r6
 80067d4:	f7f9 fd14 	bl	8000200 <memchr>
 80067d8:	b108      	cbz	r0, 80067de <_printf_i+0x1f2>
 80067da:	1b80      	subs	r0, r0, r6
 80067dc:	6060      	str	r0, [r4, #4]
 80067de:	6863      	ldr	r3, [r4, #4]
 80067e0:	6123      	str	r3, [r4, #16]
 80067e2:	2300      	movs	r3, #0
 80067e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80067e8:	e7a8      	b.n	800673c <_printf_i+0x150>
 80067ea:	6923      	ldr	r3, [r4, #16]
 80067ec:	4632      	mov	r2, r6
 80067ee:	4649      	mov	r1, r9
 80067f0:	4640      	mov	r0, r8
 80067f2:	47d0      	blx	sl
 80067f4:	3001      	adds	r0, #1
 80067f6:	d0ab      	beq.n	8006750 <_printf_i+0x164>
 80067f8:	6823      	ldr	r3, [r4, #0]
 80067fa:	079b      	lsls	r3, r3, #30
 80067fc:	d413      	bmi.n	8006826 <_printf_i+0x23a>
 80067fe:	68e0      	ldr	r0, [r4, #12]
 8006800:	9b03      	ldr	r3, [sp, #12]
 8006802:	4298      	cmp	r0, r3
 8006804:	bfb8      	it	lt
 8006806:	4618      	movlt	r0, r3
 8006808:	e7a4      	b.n	8006754 <_printf_i+0x168>
 800680a:	2301      	movs	r3, #1
 800680c:	4632      	mov	r2, r6
 800680e:	4649      	mov	r1, r9
 8006810:	4640      	mov	r0, r8
 8006812:	47d0      	blx	sl
 8006814:	3001      	adds	r0, #1
 8006816:	d09b      	beq.n	8006750 <_printf_i+0x164>
 8006818:	3501      	adds	r5, #1
 800681a:	68e3      	ldr	r3, [r4, #12]
 800681c:	9903      	ldr	r1, [sp, #12]
 800681e:	1a5b      	subs	r3, r3, r1
 8006820:	42ab      	cmp	r3, r5
 8006822:	dcf2      	bgt.n	800680a <_printf_i+0x21e>
 8006824:	e7eb      	b.n	80067fe <_printf_i+0x212>
 8006826:	2500      	movs	r5, #0
 8006828:	f104 0619 	add.w	r6, r4, #25
 800682c:	e7f5      	b.n	800681a <_printf_i+0x22e>
 800682e:	bf00      	nop
 8006830:	08008bee 	.word	0x08008bee
 8006834:	08008bff 	.word	0x08008bff

08006838 <cleanup_glue>:
 8006838:	b538      	push	{r3, r4, r5, lr}
 800683a:	460c      	mov	r4, r1
 800683c:	6809      	ldr	r1, [r1, #0]
 800683e:	4605      	mov	r5, r0
 8006840:	b109      	cbz	r1, 8006846 <cleanup_glue+0xe>
 8006842:	f7ff fff9 	bl	8006838 <cleanup_glue>
 8006846:	4621      	mov	r1, r4
 8006848:	4628      	mov	r0, r5
 800684a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800684e:	f7ff badf 	b.w	8005e10 <_free_r>
	...

08006854 <_reclaim_reent>:
 8006854:	4b2c      	ldr	r3, [pc, #176]	; (8006908 <_reclaim_reent+0xb4>)
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	4283      	cmp	r3, r0
 800685a:	b570      	push	{r4, r5, r6, lr}
 800685c:	4604      	mov	r4, r0
 800685e:	d051      	beq.n	8006904 <_reclaim_reent+0xb0>
 8006860:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006862:	b143      	cbz	r3, 8006876 <_reclaim_reent+0x22>
 8006864:	68db      	ldr	r3, [r3, #12]
 8006866:	2b00      	cmp	r3, #0
 8006868:	d14a      	bne.n	8006900 <_reclaim_reent+0xac>
 800686a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800686c:	6819      	ldr	r1, [r3, #0]
 800686e:	b111      	cbz	r1, 8006876 <_reclaim_reent+0x22>
 8006870:	4620      	mov	r0, r4
 8006872:	f7ff facd 	bl	8005e10 <_free_r>
 8006876:	6961      	ldr	r1, [r4, #20]
 8006878:	b111      	cbz	r1, 8006880 <_reclaim_reent+0x2c>
 800687a:	4620      	mov	r0, r4
 800687c:	f7ff fac8 	bl	8005e10 <_free_r>
 8006880:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8006882:	b111      	cbz	r1, 800688a <_reclaim_reent+0x36>
 8006884:	4620      	mov	r0, r4
 8006886:	f7ff fac3 	bl	8005e10 <_free_r>
 800688a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800688c:	b111      	cbz	r1, 8006894 <_reclaim_reent+0x40>
 800688e:	4620      	mov	r0, r4
 8006890:	f7ff fabe 	bl	8005e10 <_free_r>
 8006894:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8006896:	b111      	cbz	r1, 800689e <_reclaim_reent+0x4a>
 8006898:	4620      	mov	r0, r4
 800689a:	f7ff fab9 	bl	8005e10 <_free_r>
 800689e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80068a0:	b111      	cbz	r1, 80068a8 <_reclaim_reent+0x54>
 80068a2:	4620      	mov	r0, r4
 80068a4:	f7ff fab4 	bl	8005e10 <_free_r>
 80068a8:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80068aa:	b111      	cbz	r1, 80068b2 <_reclaim_reent+0x5e>
 80068ac:	4620      	mov	r0, r4
 80068ae:	f7ff faaf 	bl	8005e10 <_free_r>
 80068b2:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80068b4:	b111      	cbz	r1, 80068bc <_reclaim_reent+0x68>
 80068b6:	4620      	mov	r0, r4
 80068b8:	f7ff faaa 	bl	8005e10 <_free_r>
 80068bc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80068be:	b111      	cbz	r1, 80068c6 <_reclaim_reent+0x72>
 80068c0:	4620      	mov	r0, r4
 80068c2:	f7ff faa5 	bl	8005e10 <_free_r>
 80068c6:	69a3      	ldr	r3, [r4, #24]
 80068c8:	b1e3      	cbz	r3, 8006904 <_reclaim_reent+0xb0>
 80068ca:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80068cc:	4620      	mov	r0, r4
 80068ce:	4798      	blx	r3
 80068d0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80068d2:	b1b9      	cbz	r1, 8006904 <_reclaim_reent+0xb0>
 80068d4:	4620      	mov	r0, r4
 80068d6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80068da:	f7ff bfad 	b.w	8006838 <cleanup_glue>
 80068de:	5949      	ldr	r1, [r1, r5]
 80068e0:	b941      	cbnz	r1, 80068f4 <_reclaim_reent+0xa0>
 80068e2:	3504      	adds	r5, #4
 80068e4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80068e6:	2d80      	cmp	r5, #128	; 0x80
 80068e8:	68d9      	ldr	r1, [r3, #12]
 80068ea:	d1f8      	bne.n	80068de <_reclaim_reent+0x8a>
 80068ec:	4620      	mov	r0, r4
 80068ee:	f7ff fa8f 	bl	8005e10 <_free_r>
 80068f2:	e7ba      	b.n	800686a <_reclaim_reent+0x16>
 80068f4:	680e      	ldr	r6, [r1, #0]
 80068f6:	4620      	mov	r0, r4
 80068f8:	f7ff fa8a 	bl	8005e10 <_free_r>
 80068fc:	4631      	mov	r1, r6
 80068fe:	e7ef      	b.n	80068e0 <_reclaim_reent+0x8c>
 8006900:	2500      	movs	r5, #0
 8006902:	e7ef      	b.n	80068e4 <_reclaim_reent+0x90>
 8006904:	bd70      	pop	{r4, r5, r6, pc}
 8006906:	bf00      	nop
 8006908:	20000010 	.word	0x20000010

0800690c <_sbrk_r>:
 800690c:	b538      	push	{r3, r4, r5, lr}
 800690e:	4d06      	ldr	r5, [pc, #24]	; (8006928 <_sbrk_r+0x1c>)
 8006910:	2300      	movs	r3, #0
 8006912:	4604      	mov	r4, r0
 8006914:	4608      	mov	r0, r1
 8006916:	602b      	str	r3, [r5, #0]
 8006918:	f7fa fdfa 	bl	8001510 <_sbrk>
 800691c:	1c43      	adds	r3, r0, #1
 800691e:	d102      	bne.n	8006926 <_sbrk_r+0x1a>
 8006920:	682b      	ldr	r3, [r5, #0]
 8006922:	b103      	cbz	r3, 8006926 <_sbrk_r+0x1a>
 8006924:	6023      	str	r3, [r4, #0]
 8006926:	bd38      	pop	{r3, r4, r5, pc}
 8006928:	20005560 	.word	0x20005560

0800692c <siprintf>:
 800692c:	b40e      	push	{r1, r2, r3}
 800692e:	b500      	push	{lr}
 8006930:	b09c      	sub	sp, #112	; 0x70
 8006932:	ab1d      	add	r3, sp, #116	; 0x74
 8006934:	9002      	str	r0, [sp, #8]
 8006936:	9006      	str	r0, [sp, #24]
 8006938:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800693c:	4809      	ldr	r0, [pc, #36]	; (8006964 <siprintf+0x38>)
 800693e:	9107      	str	r1, [sp, #28]
 8006940:	9104      	str	r1, [sp, #16]
 8006942:	4909      	ldr	r1, [pc, #36]	; (8006968 <siprintf+0x3c>)
 8006944:	f853 2b04 	ldr.w	r2, [r3], #4
 8006948:	9105      	str	r1, [sp, #20]
 800694a:	6800      	ldr	r0, [r0, #0]
 800694c:	9301      	str	r3, [sp, #4]
 800694e:	a902      	add	r1, sp, #8
 8006950:	f001 fbb6 	bl	80080c0 <_svfiprintf_r>
 8006954:	9b02      	ldr	r3, [sp, #8]
 8006956:	2200      	movs	r2, #0
 8006958:	701a      	strb	r2, [r3, #0]
 800695a:	b01c      	add	sp, #112	; 0x70
 800695c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006960:	b003      	add	sp, #12
 8006962:	4770      	bx	lr
 8006964:	20000010 	.word	0x20000010
 8006968:	ffff0208 	.word	0xffff0208

0800696c <__sread>:
 800696c:	b510      	push	{r4, lr}
 800696e:	460c      	mov	r4, r1
 8006970:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006974:	f001 fca4 	bl	80082c0 <_read_r>
 8006978:	2800      	cmp	r0, #0
 800697a:	bfab      	itete	ge
 800697c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800697e:	89a3      	ldrhlt	r3, [r4, #12]
 8006980:	181b      	addge	r3, r3, r0
 8006982:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006986:	bfac      	ite	ge
 8006988:	6563      	strge	r3, [r4, #84]	; 0x54
 800698a:	81a3      	strhlt	r3, [r4, #12]
 800698c:	bd10      	pop	{r4, pc}

0800698e <__swrite>:
 800698e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006992:	461f      	mov	r7, r3
 8006994:	898b      	ldrh	r3, [r1, #12]
 8006996:	05db      	lsls	r3, r3, #23
 8006998:	4605      	mov	r5, r0
 800699a:	460c      	mov	r4, r1
 800699c:	4616      	mov	r6, r2
 800699e:	d505      	bpl.n	80069ac <__swrite+0x1e>
 80069a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069a4:	2302      	movs	r3, #2
 80069a6:	2200      	movs	r2, #0
 80069a8:	f000 ff84 	bl	80078b4 <_lseek_r>
 80069ac:	89a3      	ldrh	r3, [r4, #12]
 80069ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80069b2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80069b6:	81a3      	strh	r3, [r4, #12]
 80069b8:	4632      	mov	r2, r6
 80069ba:	463b      	mov	r3, r7
 80069bc:	4628      	mov	r0, r5
 80069be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80069c2:	f000 b817 	b.w	80069f4 <_write_r>

080069c6 <__sseek>:
 80069c6:	b510      	push	{r4, lr}
 80069c8:	460c      	mov	r4, r1
 80069ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069ce:	f000 ff71 	bl	80078b4 <_lseek_r>
 80069d2:	1c43      	adds	r3, r0, #1
 80069d4:	89a3      	ldrh	r3, [r4, #12]
 80069d6:	bf15      	itete	ne
 80069d8:	6560      	strne	r0, [r4, #84]	; 0x54
 80069da:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80069de:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80069e2:	81a3      	strheq	r3, [r4, #12]
 80069e4:	bf18      	it	ne
 80069e6:	81a3      	strhne	r3, [r4, #12]
 80069e8:	bd10      	pop	{r4, pc}

080069ea <__sclose>:
 80069ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069ee:	f000 b813 	b.w	8006a18 <_close_r>
	...

080069f4 <_write_r>:
 80069f4:	b538      	push	{r3, r4, r5, lr}
 80069f6:	4d07      	ldr	r5, [pc, #28]	; (8006a14 <_write_r+0x20>)
 80069f8:	4604      	mov	r4, r0
 80069fa:	4608      	mov	r0, r1
 80069fc:	4611      	mov	r1, r2
 80069fe:	2200      	movs	r2, #0
 8006a00:	602a      	str	r2, [r5, #0]
 8006a02:	461a      	mov	r2, r3
 8006a04:	f7fa fd33 	bl	800146e <_write>
 8006a08:	1c43      	adds	r3, r0, #1
 8006a0a:	d102      	bne.n	8006a12 <_write_r+0x1e>
 8006a0c:	682b      	ldr	r3, [r5, #0]
 8006a0e:	b103      	cbz	r3, 8006a12 <_write_r+0x1e>
 8006a10:	6023      	str	r3, [r4, #0]
 8006a12:	bd38      	pop	{r3, r4, r5, pc}
 8006a14:	20005560 	.word	0x20005560

08006a18 <_close_r>:
 8006a18:	b538      	push	{r3, r4, r5, lr}
 8006a1a:	4d06      	ldr	r5, [pc, #24]	; (8006a34 <_close_r+0x1c>)
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	4604      	mov	r4, r0
 8006a20:	4608      	mov	r0, r1
 8006a22:	602b      	str	r3, [r5, #0]
 8006a24:	f7fa fd3f 	bl	80014a6 <_close>
 8006a28:	1c43      	adds	r3, r0, #1
 8006a2a:	d102      	bne.n	8006a32 <_close_r+0x1a>
 8006a2c:	682b      	ldr	r3, [r5, #0]
 8006a2e:	b103      	cbz	r3, 8006a32 <_close_r+0x1a>
 8006a30:	6023      	str	r3, [r4, #0]
 8006a32:	bd38      	pop	{r3, r4, r5, pc}
 8006a34:	20005560 	.word	0x20005560

08006a38 <quorem>:
 8006a38:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a3c:	6903      	ldr	r3, [r0, #16]
 8006a3e:	690c      	ldr	r4, [r1, #16]
 8006a40:	42a3      	cmp	r3, r4
 8006a42:	4607      	mov	r7, r0
 8006a44:	f2c0 8081 	blt.w	8006b4a <quorem+0x112>
 8006a48:	3c01      	subs	r4, #1
 8006a4a:	f101 0814 	add.w	r8, r1, #20
 8006a4e:	f100 0514 	add.w	r5, r0, #20
 8006a52:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006a56:	9301      	str	r3, [sp, #4]
 8006a58:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006a5c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006a60:	3301      	adds	r3, #1
 8006a62:	429a      	cmp	r2, r3
 8006a64:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006a68:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006a6c:	fbb2 f6f3 	udiv	r6, r2, r3
 8006a70:	d331      	bcc.n	8006ad6 <quorem+0x9e>
 8006a72:	f04f 0e00 	mov.w	lr, #0
 8006a76:	4640      	mov	r0, r8
 8006a78:	46ac      	mov	ip, r5
 8006a7a:	46f2      	mov	sl, lr
 8006a7c:	f850 2b04 	ldr.w	r2, [r0], #4
 8006a80:	b293      	uxth	r3, r2
 8006a82:	fb06 e303 	mla	r3, r6, r3, lr
 8006a86:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006a8a:	b29b      	uxth	r3, r3
 8006a8c:	ebaa 0303 	sub.w	r3, sl, r3
 8006a90:	0c12      	lsrs	r2, r2, #16
 8006a92:	f8dc a000 	ldr.w	sl, [ip]
 8006a96:	fb06 e202 	mla	r2, r6, r2, lr
 8006a9a:	fa13 f38a 	uxtah	r3, r3, sl
 8006a9e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006aa2:	fa1f fa82 	uxth.w	sl, r2
 8006aa6:	f8dc 2000 	ldr.w	r2, [ip]
 8006aaa:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8006aae:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006ab2:	b29b      	uxth	r3, r3
 8006ab4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006ab8:	4581      	cmp	r9, r0
 8006aba:	f84c 3b04 	str.w	r3, [ip], #4
 8006abe:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006ac2:	d2db      	bcs.n	8006a7c <quorem+0x44>
 8006ac4:	f855 300b 	ldr.w	r3, [r5, fp]
 8006ac8:	b92b      	cbnz	r3, 8006ad6 <quorem+0x9e>
 8006aca:	9b01      	ldr	r3, [sp, #4]
 8006acc:	3b04      	subs	r3, #4
 8006ace:	429d      	cmp	r5, r3
 8006ad0:	461a      	mov	r2, r3
 8006ad2:	d32e      	bcc.n	8006b32 <quorem+0xfa>
 8006ad4:	613c      	str	r4, [r7, #16]
 8006ad6:	4638      	mov	r0, r7
 8006ad8:	f001 f988 	bl	8007dec <__mcmp>
 8006adc:	2800      	cmp	r0, #0
 8006ade:	db24      	blt.n	8006b2a <quorem+0xf2>
 8006ae0:	3601      	adds	r6, #1
 8006ae2:	4628      	mov	r0, r5
 8006ae4:	f04f 0c00 	mov.w	ip, #0
 8006ae8:	f858 2b04 	ldr.w	r2, [r8], #4
 8006aec:	f8d0 e000 	ldr.w	lr, [r0]
 8006af0:	b293      	uxth	r3, r2
 8006af2:	ebac 0303 	sub.w	r3, ip, r3
 8006af6:	0c12      	lsrs	r2, r2, #16
 8006af8:	fa13 f38e 	uxtah	r3, r3, lr
 8006afc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006b00:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006b04:	b29b      	uxth	r3, r3
 8006b06:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006b0a:	45c1      	cmp	r9, r8
 8006b0c:	f840 3b04 	str.w	r3, [r0], #4
 8006b10:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006b14:	d2e8      	bcs.n	8006ae8 <quorem+0xb0>
 8006b16:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006b1a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006b1e:	b922      	cbnz	r2, 8006b2a <quorem+0xf2>
 8006b20:	3b04      	subs	r3, #4
 8006b22:	429d      	cmp	r5, r3
 8006b24:	461a      	mov	r2, r3
 8006b26:	d30a      	bcc.n	8006b3e <quorem+0x106>
 8006b28:	613c      	str	r4, [r7, #16]
 8006b2a:	4630      	mov	r0, r6
 8006b2c:	b003      	add	sp, #12
 8006b2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b32:	6812      	ldr	r2, [r2, #0]
 8006b34:	3b04      	subs	r3, #4
 8006b36:	2a00      	cmp	r2, #0
 8006b38:	d1cc      	bne.n	8006ad4 <quorem+0x9c>
 8006b3a:	3c01      	subs	r4, #1
 8006b3c:	e7c7      	b.n	8006ace <quorem+0x96>
 8006b3e:	6812      	ldr	r2, [r2, #0]
 8006b40:	3b04      	subs	r3, #4
 8006b42:	2a00      	cmp	r2, #0
 8006b44:	d1f0      	bne.n	8006b28 <quorem+0xf0>
 8006b46:	3c01      	subs	r4, #1
 8006b48:	e7eb      	b.n	8006b22 <quorem+0xea>
 8006b4a:	2000      	movs	r0, #0
 8006b4c:	e7ee      	b.n	8006b2c <quorem+0xf4>
	...

08006b50 <_dtoa_r>:
 8006b50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b54:	ed2d 8b02 	vpush	{d8}
 8006b58:	ec57 6b10 	vmov	r6, r7, d0
 8006b5c:	b095      	sub	sp, #84	; 0x54
 8006b5e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006b60:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006b64:	9105      	str	r1, [sp, #20]
 8006b66:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8006b6a:	4604      	mov	r4, r0
 8006b6c:	9209      	str	r2, [sp, #36]	; 0x24
 8006b6e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006b70:	b975      	cbnz	r5, 8006b90 <_dtoa_r+0x40>
 8006b72:	2010      	movs	r0, #16
 8006b74:	f7ff f92e 	bl	8005dd4 <malloc>
 8006b78:	4602      	mov	r2, r0
 8006b7a:	6260      	str	r0, [r4, #36]	; 0x24
 8006b7c:	b920      	cbnz	r0, 8006b88 <_dtoa_r+0x38>
 8006b7e:	4bb2      	ldr	r3, [pc, #712]	; (8006e48 <_dtoa_r+0x2f8>)
 8006b80:	21ea      	movs	r1, #234	; 0xea
 8006b82:	48b2      	ldr	r0, [pc, #712]	; (8006e4c <_dtoa_r+0x2fc>)
 8006b84:	f001 fbae 	bl	80082e4 <__assert_func>
 8006b88:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006b8c:	6005      	str	r5, [r0, #0]
 8006b8e:	60c5      	str	r5, [r0, #12]
 8006b90:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006b92:	6819      	ldr	r1, [r3, #0]
 8006b94:	b151      	cbz	r1, 8006bac <_dtoa_r+0x5c>
 8006b96:	685a      	ldr	r2, [r3, #4]
 8006b98:	604a      	str	r2, [r1, #4]
 8006b9a:	2301      	movs	r3, #1
 8006b9c:	4093      	lsls	r3, r2
 8006b9e:	608b      	str	r3, [r1, #8]
 8006ba0:	4620      	mov	r0, r4
 8006ba2:	f000 fee5 	bl	8007970 <_Bfree>
 8006ba6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006ba8:	2200      	movs	r2, #0
 8006baa:	601a      	str	r2, [r3, #0]
 8006bac:	1e3b      	subs	r3, r7, #0
 8006bae:	bfb9      	ittee	lt
 8006bb0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006bb4:	9303      	strlt	r3, [sp, #12]
 8006bb6:	2300      	movge	r3, #0
 8006bb8:	f8c8 3000 	strge.w	r3, [r8]
 8006bbc:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8006bc0:	4ba3      	ldr	r3, [pc, #652]	; (8006e50 <_dtoa_r+0x300>)
 8006bc2:	bfbc      	itt	lt
 8006bc4:	2201      	movlt	r2, #1
 8006bc6:	f8c8 2000 	strlt.w	r2, [r8]
 8006bca:	ea33 0309 	bics.w	r3, r3, r9
 8006bce:	d11b      	bne.n	8006c08 <_dtoa_r+0xb8>
 8006bd0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006bd2:	f242 730f 	movw	r3, #9999	; 0x270f
 8006bd6:	6013      	str	r3, [r2, #0]
 8006bd8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006bdc:	4333      	orrs	r3, r6
 8006bde:	f000 857a 	beq.w	80076d6 <_dtoa_r+0xb86>
 8006be2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006be4:	b963      	cbnz	r3, 8006c00 <_dtoa_r+0xb0>
 8006be6:	4b9b      	ldr	r3, [pc, #620]	; (8006e54 <_dtoa_r+0x304>)
 8006be8:	e024      	b.n	8006c34 <_dtoa_r+0xe4>
 8006bea:	4b9b      	ldr	r3, [pc, #620]	; (8006e58 <_dtoa_r+0x308>)
 8006bec:	9300      	str	r3, [sp, #0]
 8006bee:	3308      	adds	r3, #8
 8006bf0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006bf2:	6013      	str	r3, [r2, #0]
 8006bf4:	9800      	ldr	r0, [sp, #0]
 8006bf6:	b015      	add	sp, #84	; 0x54
 8006bf8:	ecbd 8b02 	vpop	{d8}
 8006bfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c00:	4b94      	ldr	r3, [pc, #592]	; (8006e54 <_dtoa_r+0x304>)
 8006c02:	9300      	str	r3, [sp, #0]
 8006c04:	3303      	adds	r3, #3
 8006c06:	e7f3      	b.n	8006bf0 <_dtoa_r+0xa0>
 8006c08:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006c0c:	2200      	movs	r2, #0
 8006c0e:	ec51 0b17 	vmov	r0, r1, d7
 8006c12:	2300      	movs	r3, #0
 8006c14:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8006c18:	f7f9 ff66 	bl	8000ae8 <__aeabi_dcmpeq>
 8006c1c:	4680      	mov	r8, r0
 8006c1e:	b158      	cbz	r0, 8006c38 <_dtoa_r+0xe8>
 8006c20:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006c22:	2301      	movs	r3, #1
 8006c24:	6013      	str	r3, [r2, #0]
 8006c26:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	f000 8551 	beq.w	80076d0 <_dtoa_r+0xb80>
 8006c2e:	488b      	ldr	r0, [pc, #556]	; (8006e5c <_dtoa_r+0x30c>)
 8006c30:	6018      	str	r0, [r3, #0]
 8006c32:	1e43      	subs	r3, r0, #1
 8006c34:	9300      	str	r3, [sp, #0]
 8006c36:	e7dd      	b.n	8006bf4 <_dtoa_r+0xa4>
 8006c38:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8006c3c:	aa12      	add	r2, sp, #72	; 0x48
 8006c3e:	a913      	add	r1, sp, #76	; 0x4c
 8006c40:	4620      	mov	r0, r4
 8006c42:	f001 f977 	bl	8007f34 <__d2b>
 8006c46:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006c4a:	4683      	mov	fp, r0
 8006c4c:	2d00      	cmp	r5, #0
 8006c4e:	d07c      	beq.n	8006d4a <_dtoa_r+0x1fa>
 8006c50:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c52:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8006c56:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006c5a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8006c5e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8006c62:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8006c66:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006c6a:	4b7d      	ldr	r3, [pc, #500]	; (8006e60 <_dtoa_r+0x310>)
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	4630      	mov	r0, r6
 8006c70:	4639      	mov	r1, r7
 8006c72:	f7f9 fb19 	bl	80002a8 <__aeabi_dsub>
 8006c76:	a36e      	add	r3, pc, #440	; (adr r3, 8006e30 <_dtoa_r+0x2e0>)
 8006c78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c7c:	f7f9 fccc 	bl	8000618 <__aeabi_dmul>
 8006c80:	a36d      	add	r3, pc, #436	; (adr r3, 8006e38 <_dtoa_r+0x2e8>)
 8006c82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c86:	f7f9 fb11 	bl	80002ac <__adddf3>
 8006c8a:	4606      	mov	r6, r0
 8006c8c:	4628      	mov	r0, r5
 8006c8e:	460f      	mov	r7, r1
 8006c90:	f7f9 fc58 	bl	8000544 <__aeabi_i2d>
 8006c94:	a36a      	add	r3, pc, #424	; (adr r3, 8006e40 <_dtoa_r+0x2f0>)
 8006c96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c9a:	f7f9 fcbd 	bl	8000618 <__aeabi_dmul>
 8006c9e:	4602      	mov	r2, r0
 8006ca0:	460b      	mov	r3, r1
 8006ca2:	4630      	mov	r0, r6
 8006ca4:	4639      	mov	r1, r7
 8006ca6:	f7f9 fb01 	bl	80002ac <__adddf3>
 8006caa:	4606      	mov	r6, r0
 8006cac:	460f      	mov	r7, r1
 8006cae:	f7f9 ff63 	bl	8000b78 <__aeabi_d2iz>
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	4682      	mov	sl, r0
 8006cb6:	2300      	movs	r3, #0
 8006cb8:	4630      	mov	r0, r6
 8006cba:	4639      	mov	r1, r7
 8006cbc:	f7f9 ff1e 	bl	8000afc <__aeabi_dcmplt>
 8006cc0:	b148      	cbz	r0, 8006cd6 <_dtoa_r+0x186>
 8006cc2:	4650      	mov	r0, sl
 8006cc4:	f7f9 fc3e 	bl	8000544 <__aeabi_i2d>
 8006cc8:	4632      	mov	r2, r6
 8006cca:	463b      	mov	r3, r7
 8006ccc:	f7f9 ff0c 	bl	8000ae8 <__aeabi_dcmpeq>
 8006cd0:	b908      	cbnz	r0, 8006cd6 <_dtoa_r+0x186>
 8006cd2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006cd6:	f1ba 0f16 	cmp.w	sl, #22
 8006cda:	d854      	bhi.n	8006d86 <_dtoa_r+0x236>
 8006cdc:	4b61      	ldr	r3, [pc, #388]	; (8006e64 <_dtoa_r+0x314>)
 8006cde:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ce6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006cea:	f7f9 ff07 	bl	8000afc <__aeabi_dcmplt>
 8006cee:	2800      	cmp	r0, #0
 8006cf0:	d04b      	beq.n	8006d8a <_dtoa_r+0x23a>
 8006cf2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	930e      	str	r3, [sp, #56]	; 0x38
 8006cfa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006cfc:	1b5d      	subs	r5, r3, r5
 8006cfe:	1e6b      	subs	r3, r5, #1
 8006d00:	9304      	str	r3, [sp, #16]
 8006d02:	bf43      	ittte	mi
 8006d04:	2300      	movmi	r3, #0
 8006d06:	f1c5 0801 	rsbmi	r8, r5, #1
 8006d0a:	9304      	strmi	r3, [sp, #16]
 8006d0c:	f04f 0800 	movpl.w	r8, #0
 8006d10:	f1ba 0f00 	cmp.w	sl, #0
 8006d14:	db3b      	blt.n	8006d8e <_dtoa_r+0x23e>
 8006d16:	9b04      	ldr	r3, [sp, #16]
 8006d18:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8006d1c:	4453      	add	r3, sl
 8006d1e:	9304      	str	r3, [sp, #16]
 8006d20:	2300      	movs	r3, #0
 8006d22:	9306      	str	r3, [sp, #24]
 8006d24:	9b05      	ldr	r3, [sp, #20]
 8006d26:	2b09      	cmp	r3, #9
 8006d28:	d869      	bhi.n	8006dfe <_dtoa_r+0x2ae>
 8006d2a:	2b05      	cmp	r3, #5
 8006d2c:	bfc4      	itt	gt
 8006d2e:	3b04      	subgt	r3, #4
 8006d30:	9305      	strgt	r3, [sp, #20]
 8006d32:	9b05      	ldr	r3, [sp, #20]
 8006d34:	f1a3 0302 	sub.w	r3, r3, #2
 8006d38:	bfcc      	ite	gt
 8006d3a:	2500      	movgt	r5, #0
 8006d3c:	2501      	movle	r5, #1
 8006d3e:	2b03      	cmp	r3, #3
 8006d40:	d869      	bhi.n	8006e16 <_dtoa_r+0x2c6>
 8006d42:	e8df f003 	tbb	[pc, r3]
 8006d46:	4e2c      	.short	0x4e2c
 8006d48:	5a4c      	.short	0x5a4c
 8006d4a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8006d4e:	441d      	add	r5, r3
 8006d50:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006d54:	2b20      	cmp	r3, #32
 8006d56:	bfc1      	itttt	gt
 8006d58:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006d5c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8006d60:	fa09 f303 	lslgt.w	r3, r9, r3
 8006d64:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006d68:	bfda      	itte	le
 8006d6a:	f1c3 0320 	rsble	r3, r3, #32
 8006d6e:	fa06 f003 	lslle.w	r0, r6, r3
 8006d72:	4318      	orrgt	r0, r3
 8006d74:	f7f9 fbd6 	bl	8000524 <__aeabi_ui2d>
 8006d78:	2301      	movs	r3, #1
 8006d7a:	4606      	mov	r6, r0
 8006d7c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8006d80:	3d01      	subs	r5, #1
 8006d82:	9310      	str	r3, [sp, #64]	; 0x40
 8006d84:	e771      	b.n	8006c6a <_dtoa_r+0x11a>
 8006d86:	2301      	movs	r3, #1
 8006d88:	e7b6      	b.n	8006cf8 <_dtoa_r+0x1a8>
 8006d8a:	900e      	str	r0, [sp, #56]	; 0x38
 8006d8c:	e7b5      	b.n	8006cfa <_dtoa_r+0x1aa>
 8006d8e:	f1ca 0300 	rsb	r3, sl, #0
 8006d92:	9306      	str	r3, [sp, #24]
 8006d94:	2300      	movs	r3, #0
 8006d96:	eba8 080a 	sub.w	r8, r8, sl
 8006d9a:	930d      	str	r3, [sp, #52]	; 0x34
 8006d9c:	e7c2      	b.n	8006d24 <_dtoa_r+0x1d4>
 8006d9e:	2300      	movs	r3, #0
 8006da0:	9308      	str	r3, [sp, #32]
 8006da2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	dc39      	bgt.n	8006e1c <_dtoa_r+0x2cc>
 8006da8:	f04f 0901 	mov.w	r9, #1
 8006dac:	f8cd 9004 	str.w	r9, [sp, #4]
 8006db0:	464b      	mov	r3, r9
 8006db2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8006db6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006db8:	2200      	movs	r2, #0
 8006dba:	6042      	str	r2, [r0, #4]
 8006dbc:	2204      	movs	r2, #4
 8006dbe:	f102 0614 	add.w	r6, r2, #20
 8006dc2:	429e      	cmp	r6, r3
 8006dc4:	6841      	ldr	r1, [r0, #4]
 8006dc6:	d92f      	bls.n	8006e28 <_dtoa_r+0x2d8>
 8006dc8:	4620      	mov	r0, r4
 8006dca:	f000 fd91 	bl	80078f0 <_Balloc>
 8006dce:	9000      	str	r0, [sp, #0]
 8006dd0:	2800      	cmp	r0, #0
 8006dd2:	d14b      	bne.n	8006e6c <_dtoa_r+0x31c>
 8006dd4:	4b24      	ldr	r3, [pc, #144]	; (8006e68 <_dtoa_r+0x318>)
 8006dd6:	4602      	mov	r2, r0
 8006dd8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006ddc:	e6d1      	b.n	8006b82 <_dtoa_r+0x32>
 8006dde:	2301      	movs	r3, #1
 8006de0:	e7de      	b.n	8006da0 <_dtoa_r+0x250>
 8006de2:	2300      	movs	r3, #0
 8006de4:	9308      	str	r3, [sp, #32]
 8006de6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006de8:	eb0a 0903 	add.w	r9, sl, r3
 8006dec:	f109 0301 	add.w	r3, r9, #1
 8006df0:	2b01      	cmp	r3, #1
 8006df2:	9301      	str	r3, [sp, #4]
 8006df4:	bfb8      	it	lt
 8006df6:	2301      	movlt	r3, #1
 8006df8:	e7dd      	b.n	8006db6 <_dtoa_r+0x266>
 8006dfa:	2301      	movs	r3, #1
 8006dfc:	e7f2      	b.n	8006de4 <_dtoa_r+0x294>
 8006dfe:	2501      	movs	r5, #1
 8006e00:	2300      	movs	r3, #0
 8006e02:	9305      	str	r3, [sp, #20]
 8006e04:	9508      	str	r5, [sp, #32]
 8006e06:	f04f 39ff 	mov.w	r9, #4294967295
 8006e0a:	2200      	movs	r2, #0
 8006e0c:	f8cd 9004 	str.w	r9, [sp, #4]
 8006e10:	2312      	movs	r3, #18
 8006e12:	9209      	str	r2, [sp, #36]	; 0x24
 8006e14:	e7cf      	b.n	8006db6 <_dtoa_r+0x266>
 8006e16:	2301      	movs	r3, #1
 8006e18:	9308      	str	r3, [sp, #32]
 8006e1a:	e7f4      	b.n	8006e06 <_dtoa_r+0x2b6>
 8006e1c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8006e20:	f8cd 9004 	str.w	r9, [sp, #4]
 8006e24:	464b      	mov	r3, r9
 8006e26:	e7c6      	b.n	8006db6 <_dtoa_r+0x266>
 8006e28:	3101      	adds	r1, #1
 8006e2a:	6041      	str	r1, [r0, #4]
 8006e2c:	0052      	lsls	r2, r2, #1
 8006e2e:	e7c6      	b.n	8006dbe <_dtoa_r+0x26e>
 8006e30:	636f4361 	.word	0x636f4361
 8006e34:	3fd287a7 	.word	0x3fd287a7
 8006e38:	8b60c8b3 	.word	0x8b60c8b3
 8006e3c:	3fc68a28 	.word	0x3fc68a28
 8006e40:	509f79fb 	.word	0x509f79fb
 8006e44:	3fd34413 	.word	0x3fd34413
 8006e48:	08008c1d 	.word	0x08008c1d
 8006e4c:	08008c34 	.word	0x08008c34
 8006e50:	7ff00000 	.word	0x7ff00000
 8006e54:	08008c19 	.word	0x08008c19
 8006e58:	08008c10 	.word	0x08008c10
 8006e5c:	08008bed 	.word	0x08008bed
 8006e60:	3ff80000 	.word	0x3ff80000
 8006e64:	08008d30 	.word	0x08008d30
 8006e68:	08008c93 	.word	0x08008c93
 8006e6c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006e6e:	9a00      	ldr	r2, [sp, #0]
 8006e70:	601a      	str	r2, [r3, #0]
 8006e72:	9b01      	ldr	r3, [sp, #4]
 8006e74:	2b0e      	cmp	r3, #14
 8006e76:	f200 80ad 	bhi.w	8006fd4 <_dtoa_r+0x484>
 8006e7a:	2d00      	cmp	r5, #0
 8006e7c:	f000 80aa 	beq.w	8006fd4 <_dtoa_r+0x484>
 8006e80:	f1ba 0f00 	cmp.w	sl, #0
 8006e84:	dd36      	ble.n	8006ef4 <_dtoa_r+0x3a4>
 8006e86:	4ac3      	ldr	r2, [pc, #780]	; (8007194 <_dtoa_r+0x644>)
 8006e88:	f00a 030f 	and.w	r3, sl, #15
 8006e8c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006e90:	ed93 7b00 	vldr	d7, [r3]
 8006e94:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8006e98:	ea4f 172a 	mov.w	r7, sl, asr #4
 8006e9c:	eeb0 8a47 	vmov.f32	s16, s14
 8006ea0:	eef0 8a67 	vmov.f32	s17, s15
 8006ea4:	d016      	beq.n	8006ed4 <_dtoa_r+0x384>
 8006ea6:	4bbc      	ldr	r3, [pc, #752]	; (8007198 <_dtoa_r+0x648>)
 8006ea8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006eac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006eb0:	f7f9 fcdc 	bl	800086c <__aeabi_ddiv>
 8006eb4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006eb8:	f007 070f 	and.w	r7, r7, #15
 8006ebc:	2503      	movs	r5, #3
 8006ebe:	4eb6      	ldr	r6, [pc, #728]	; (8007198 <_dtoa_r+0x648>)
 8006ec0:	b957      	cbnz	r7, 8006ed8 <_dtoa_r+0x388>
 8006ec2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006ec6:	ec53 2b18 	vmov	r2, r3, d8
 8006eca:	f7f9 fccf 	bl	800086c <__aeabi_ddiv>
 8006ece:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006ed2:	e029      	b.n	8006f28 <_dtoa_r+0x3d8>
 8006ed4:	2502      	movs	r5, #2
 8006ed6:	e7f2      	b.n	8006ebe <_dtoa_r+0x36e>
 8006ed8:	07f9      	lsls	r1, r7, #31
 8006eda:	d508      	bpl.n	8006eee <_dtoa_r+0x39e>
 8006edc:	ec51 0b18 	vmov	r0, r1, d8
 8006ee0:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006ee4:	f7f9 fb98 	bl	8000618 <__aeabi_dmul>
 8006ee8:	ec41 0b18 	vmov	d8, r0, r1
 8006eec:	3501      	adds	r5, #1
 8006eee:	107f      	asrs	r7, r7, #1
 8006ef0:	3608      	adds	r6, #8
 8006ef2:	e7e5      	b.n	8006ec0 <_dtoa_r+0x370>
 8006ef4:	f000 80a6 	beq.w	8007044 <_dtoa_r+0x4f4>
 8006ef8:	f1ca 0600 	rsb	r6, sl, #0
 8006efc:	4ba5      	ldr	r3, [pc, #660]	; (8007194 <_dtoa_r+0x644>)
 8006efe:	4fa6      	ldr	r7, [pc, #664]	; (8007198 <_dtoa_r+0x648>)
 8006f00:	f006 020f 	and.w	r2, r6, #15
 8006f04:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f0c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006f10:	f7f9 fb82 	bl	8000618 <__aeabi_dmul>
 8006f14:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006f18:	1136      	asrs	r6, r6, #4
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	2502      	movs	r5, #2
 8006f1e:	2e00      	cmp	r6, #0
 8006f20:	f040 8085 	bne.w	800702e <_dtoa_r+0x4de>
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d1d2      	bne.n	8006ece <_dtoa_r+0x37e>
 8006f28:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	f000 808c 	beq.w	8007048 <_dtoa_r+0x4f8>
 8006f30:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006f34:	4b99      	ldr	r3, [pc, #612]	; (800719c <_dtoa_r+0x64c>)
 8006f36:	2200      	movs	r2, #0
 8006f38:	4630      	mov	r0, r6
 8006f3a:	4639      	mov	r1, r7
 8006f3c:	f7f9 fdde 	bl	8000afc <__aeabi_dcmplt>
 8006f40:	2800      	cmp	r0, #0
 8006f42:	f000 8081 	beq.w	8007048 <_dtoa_r+0x4f8>
 8006f46:	9b01      	ldr	r3, [sp, #4]
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d07d      	beq.n	8007048 <_dtoa_r+0x4f8>
 8006f4c:	f1b9 0f00 	cmp.w	r9, #0
 8006f50:	dd3c      	ble.n	8006fcc <_dtoa_r+0x47c>
 8006f52:	f10a 33ff 	add.w	r3, sl, #4294967295
 8006f56:	9307      	str	r3, [sp, #28]
 8006f58:	2200      	movs	r2, #0
 8006f5a:	4b91      	ldr	r3, [pc, #580]	; (80071a0 <_dtoa_r+0x650>)
 8006f5c:	4630      	mov	r0, r6
 8006f5e:	4639      	mov	r1, r7
 8006f60:	f7f9 fb5a 	bl	8000618 <__aeabi_dmul>
 8006f64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006f68:	3501      	adds	r5, #1
 8006f6a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8006f6e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006f72:	4628      	mov	r0, r5
 8006f74:	f7f9 fae6 	bl	8000544 <__aeabi_i2d>
 8006f78:	4632      	mov	r2, r6
 8006f7a:	463b      	mov	r3, r7
 8006f7c:	f7f9 fb4c 	bl	8000618 <__aeabi_dmul>
 8006f80:	4b88      	ldr	r3, [pc, #544]	; (80071a4 <_dtoa_r+0x654>)
 8006f82:	2200      	movs	r2, #0
 8006f84:	f7f9 f992 	bl	80002ac <__adddf3>
 8006f88:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8006f8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006f90:	9303      	str	r3, [sp, #12]
 8006f92:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d15c      	bne.n	8007052 <_dtoa_r+0x502>
 8006f98:	4b83      	ldr	r3, [pc, #524]	; (80071a8 <_dtoa_r+0x658>)
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	4630      	mov	r0, r6
 8006f9e:	4639      	mov	r1, r7
 8006fa0:	f7f9 f982 	bl	80002a8 <__aeabi_dsub>
 8006fa4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006fa8:	4606      	mov	r6, r0
 8006faa:	460f      	mov	r7, r1
 8006fac:	f7f9 fdc4 	bl	8000b38 <__aeabi_dcmpgt>
 8006fb0:	2800      	cmp	r0, #0
 8006fb2:	f040 8296 	bne.w	80074e2 <_dtoa_r+0x992>
 8006fb6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8006fba:	4630      	mov	r0, r6
 8006fbc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006fc0:	4639      	mov	r1, r7
 8006fc2:	f7f9 fd9b 	bl	8000afc <__aeabi_dcmplt>
 8006fc6:	2800      	cmp	r0, #0
 8006fc8:	f040 8288 	bne.w	80074dc <_dtoa_r+0x98c>
 8006fcc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006fd0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006fd4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	f2c0 8158 	blt.w	800728c <_dtoa_r+0x73c>
 8006fdc:	f1ba 0f0e 	cmp.w	sl, #14
 8006fe0:	f300 8154 	bgt.w	800728c <_dtoa_r+0x73c>
 8006fe4:	4b6b      	ldr	r3, [pc, #428]	; (8007194 <_dtoa_r+0x644>)
 8006fe6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006fea:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006fee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	f280 80e3 	bge.w	80071bc <_dtoa_r+0x66c>
 8006ff6:	9b01      	ldr	r3, [sp, #4]
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	f300 80df 	bgt.w	80071bc <_dtoa_r+0x66c>
 8006ffe:	f040 826d 	bne.w	80074dc <_dtoa_r+0x98c>
 8007002:	4b69      	ldr	r3, [pc, #420]	; (80071a8 <_dtoa_r+0x658>)
 8007004:	2200      	movs	r2, #0
 8007006:	4640      	mov	r0, r8
 8007008:	4649      	mov	r1, r9
 800700a:	f7f9 fb05 	bl	8000618 <__aeabi_dmul>
 800700e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007012:	f7f9 fd87 	bl	8000b24 <__aeabi_dcmpge>
 8007016:	9e01      	ldr	r6, [sp, #4]
 8007018:	4637      	mov	r7, r6
 800701a:	2800      	cmp	r0, #0
 800701c:	f040 8243 	bne.w	80074a6 <_dtoa_r+0x956>
 8007020:	9d00      	ldr	r5, [sp, #0]
 8007022:	2331      	movs	r3, #49	; 0x31
 8007024:	f805 3b01 	strb.w	r3, [r5], #1
 8007028:	f10a 0a01 	add.w	sl, sl, #1
 800702c:	e23f      	b.n	80074ae <_dtoa_r+0x95e>
 800702e:	07f2      	lsls	r2, r6, #31
 8007030:	d505      	bpl.n	800703e <_dtoa_r+0x4ee>
 8007032:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007036:	f7f9 faef 	bl	8000618 <__aeabi_dmul>
 800703a:	3501      	adds	r5, #1
 800703c:	2301      	movs	r3, #1
 800703e:	1076      	asrs	r6, r6, #1
 8007040:	3708      	adds	r7, #8
 8007042:	e76c      	b.n	8006f1e <_dtoa_r+0x3ce>
 8007044:	2502      	movs	r5, #2
 8007046:	e76f      	b.n	8006f28 <_dtoa_r+0x3d8>
 8007048:	9b01      	ldr	r3, [sp, #4]
 800704a:	f8cd a01c 	str.w	sl, [sp, #28]
 800704e:	930c      	str	r3, [sp, #48]	; 0x30
 8007050:	e78d      	b.n	8006f6e <_dtoa_r+0x41e>
 8007052:	9900      	ldr	r1, [sp, #0]
 8007054:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007056:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007058:	4b4e      	ldr	r3, [pc, #312]	; (8007194 <_dtoa_r+0x644>)
 800705a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800705e:	4401      	add	r1, r0
 8007060:	9102      	str	r1, [sp, #8]
 8007062:	9908      	ldr	r1, [sp, #32]
 8007064:	eeb0 8a47 	vmov.f32	s16, s14
 8007068:	eef0 8a67 	vmov.f32	s17, s15
 800706c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007070:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007074:	2900      	cmp	r1, #0
 8007076:	d045      	beq.n	8007104 <_dtoa_r+0x5b4>
 8007078:	494c      	ldr	r1, [pc, #304]	; (80071ac <_dtoa_r+0x65c>)
 800707a:	2000      	movs	r0, #0
 800707c:	f7f9 fbf6 	bl	800086c <__aeabi_ddiv>
 8007080:	ec53 2b18 	vmov	r2, r3, d8
 8007084:	f7f9 f910 	bl	80002a8 <__aeabi_dsub>
 8007088:	9d00      	ldr	r5, [sp, #0]
 800708a:	ec41 0b18 	vmov	d8, r0, r1
 800708e:	4639      	mov	r1, r7
 8007090:	4630      	mov	r0, r6
 8007092:	f7f9 fd71 	bl	8000b78 <__aeabi_d2iz>
 8007096:	900c      	str	r0, [sp, #48]	; 0x30
 8007098:	f7f9 fa54 	bl	8000544 <__aeabi_i2d>
 800709c:	4602      	mov	r2, r0
 800709e:	460b      	mov	r3, r1
 80070a0:	4630      	mov	r0, r6
 80070a2:	4639      	mov	r1, r7
 80070a4:	f7f9 f900 	bl	80002a8 <__aeabi_dsub>
 80070a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80070aa:	3330      	adds	r3, #48	; 0x30
 80070ac:	f805 3b01 	strb.w	r3, [r5], #1
 80070b0:	ec53 2b18 	vmov	r2, r3, d8
 80070b4:	4606      	mov	r6, r0
 80070b6:	460f      	mov	r7, r1
 80070b8:	f7f9 fd20 	bl	8000afc <__aeabi_dcmplt>
 80070bc:	2800      	cmp	r0, #0
 80070be:	d165      	bne.n	800718c <_dtoa_r+0x63c>
 80070c0:	4632      	mov	r2, r6
 80070c2:	463b      	mov	r3, r7
 80070c4:	4935      	ldr	r1, [pc, #212]	; (800719c <_dtoa_r+0x64c>)
 80070c6:	2000      	movs	r0, #0
 80070c8:	f7f9 f8ee 	bl	80002a8 <__aeabi_dsub>
 80070cc:	ec53 2b18 	vmov	r2, r3, d8
 80070d0:	f7f9 fd14 	bl	8000afc <__aeabi_dcmplt>
 80070d4:	2800      	cmp	r0, #0
 80070d6:	f040 80b9 	bne.w	800724c <_dtoa_r+0x6fc>
 80070da:	9b02      	ldr	r3, [sp, #8]
 80070dc:	429d      	cmp	r5, r3
 80070de:	f43f af75 	beq.w	8006fcc <_dtoa_r+0x47c>
 80070e2:	4b2f      	ldr	r3, [pc, #188]	; (80071a0 <_dtoa_r+0x650>)
 80070e4:	ec51 0b18 	vmov	r0, r1, d8
 80070e8:	2200      	movs	r2, #0
 80070ea:	f7f9 fa95 	bl	8000618 <__aeabi_dmul>
 80070ee:	4b2c      	ldr	r3, [pc, #176]	; (80071a0 <_dtoa_r+0x650>)
 80070f0:	ec41 0b18 	vmov	d8, r0, r1
 80070f4:	2200      	movs	r2, #0
 80070f6:	4630      	mov	r0, r6
 80070f8:	4639      	mov	r1, r7
 80070fa:	f7f9 fa8d 	bl	8000618 <__aeabi_dmul>
 80070fe:	4606      	mov	r6, r0
 8007100:	460f      	mov	r7, r1
 8007102:	e7c4      	b.n	800708e <_dtoa_r+0x53e>
 8007104:	ec51 0b17 	vmov	r0, r1, d7
 8007108:	f7f9 fa86 	bl	8000618 <__aeabi_dmul>
 800710c:	9b02      	ldr	r3, [sp, #8]
 800710e:	9d00      	ldr	r5, [sp, #0]
 8007110:	930c      	str	r3, [sp, #48]	; 0x30
 8007112:	ec41 0b18 	vmov	d8, r0, r1
 8007116:	4639      	mov	r1, r7
 8007118:	4630      	mov	r0, r6
 800711a:	f7f9 fd2d 	bl	8000b78 <__aeabi_d2iz>
 800711e:	9011      	str	r0, [sp, #68]	; 0x44
 8007120:	f7f9 fa10 	bl	8000544 <__aeabi_i2d>
 8007124:	4602      	mov	r2, r0
 8007126:	460b      	mov	r3, r1
 8007128:	4630      	mov	r0, r6
 800712a:	4639      	mov	r1, r7
 800712c:	f7f9 f8bc 	bl	80002a8 <__aeabi_dsub>
 8007130:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007132:	3330      	adds	r3, #48	; 0x30
 8007134:	f805 3b01 	strb.w	r3, [r5], #1
 8007138:	9b02      	ldr	r3, [sp, #8]
 800713a:	429d      	cmp	r5, r3
 800713c:	4606      	mov	r6, r0
 800713e:	460f      	mov	r7, r1
 8007140:	f04f 0200 	mov.w	r2, #0
 8007144:	d134      	bne.n	80071b0 <_dtoa_r+0x660>
 8007146:	4b19      	ldr	r3, [pc, #100]	; (80071ac <_dtoa_r+0x65c>)
 8007148:	ec51 0b18 	vmov	r0, r1, d8
 800714c:	f7f9 f8ae 	bl	80002ac <__adddf3>
 8007150:	4602      	mov	r2, r0
 8007152:	460b      	mov	r3, r1
 8007154:	4630      	mov	r0, r6
 8007156:	4639      	mov	r1, r7
 8007158:	f7f9 fcee 	bl	8000b38 <__aeabi_dcmpgt>
 800715c:	2800      	cmp	r0, #0
 800715e:	d175      	bne.n	800724c <_dtoa_r+0x6fc>
 8007160:	ec53 2b18 	vmov	r2, r3, d8
 8007164:	4911      	ldr	r1, [pc, #68]	; (80071ac <_dtoa_r+0x65c>)
 8007166:	2000      	movs	r0, #0
 8007168:	f7f9 f89e 	bl	80002a8 <__aeabi_dsub>
 800716c:	4602      	mov	r2, r0
 800716e:	460b      	mov	r3, r1
 8007170:	4630      	mov	r0, r6
 8007172:	4639      	mov	r1, r7
 8007174:	f7f9 fcc2 	bl	8000afc <__aeabi_dcmplt>
 8007178:	2800      	cmp	r0, #0
 800717a:	f43f af27 	beq.w	8006fcc <_dtoa_r+0x47c>
 800717e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007180:	1e6b      	subs	r3, r5, #1
 8007182:	930c      	str	r3, [sp, #48]	; 0x30
 8007184:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007188:	2b30      	cmp	r3, #48	; 0x30
 800718a:	d0f8      	beq.n	800717e <_dtoa_r+0x62e>
 800718c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007190:	e04a      	b.n	8007228 <_dtoa_r+0x6d8>
 8007192:	bf00      	nop
 8007194:	08008d30 	.word	0x08008d30
 8007198:	08008d08 	.word	0x08008d08
 800719c:	3ff00000 	.word	0x3ff00000
 80071a0:	40240000 	.word	0x40240000
 80071a4:	401c0000 	.word	0x401c0000
 80071a8:	40140000 	.word	0x40140000
 80071ac:	3fe00000 	.word	0x3fe00000
 80071b0:	4baf      	ldr	r3, [pc, #700]	; (8007470 <_dtoa_r+0x920>)
 80071b2:	f7f9 fa31 	bl	8000618 <__aeabi_dmul>
 80071b6:	4606      	mov	r6, r0
 80071b8:	460f      	mov	r7, r1
 80071ba:	e7ac      	b.n	8007116 <_dtoa_r+0x5c6>
 80071bc:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80071c0:	9d00      	ldr	r5, [sp, #0]
 80071c2:	4642      	mov	r2, r8
 80071c4:	464b      	mov	r3, r9
 80071c6:	4630      	mov	r0, r6
 80071c8:	4639      	mov	r1, r7
 80071ca:	f7f9 fb4f 	bl	800086c <__aeabi_ddiv>
 80071ce:	f7f9 fcd3 	bl	8000b78 <__aeabi_d2iz>
 80071d2:	9002      	str	r0, [sp, #8]
 80071d4:	f7f9 f9b6 	bl	8000544 <__aeabi_i2d>
 80071d8:	4642      	mov	r2, r8
 80071da:	464b      	mov	r3, r9
 80071dc:	f7f9 fa1c 	bl	8000618 <__aeabi_dmul>
 80071e0:	4602      	mov	r2, r0
 80071e2:	460b      	mov	r3, r1
 80071e4:	4630      	mov	r0, r6
 80071e6:	4639      	mov	r1, r7
 80071e8:	f7f9 f85e 	bl	80002a8 <__aeabi_dsub>
 80071ec:	9e02      	ldr	r6, [sp, #8]
 80071ee:	9f01      	ldr	r7, [sp, #4]
 80071f0:	3630      	adds	r6, #48	; 0x30
 80071f2:	f805 6b01 	strb.w	r6, [r5], #1
 80071f6:	9e00      	ldr	r6, [sp, #0]
 80071f8:	1bae      	subs	r6, r5, r6
 80071fa:	42b7      	cmp	r7, r6
 80071fc:	4602      	mov	r2, r0
 80071fe:	460b      	mov	r3, r1
 8007200:	d137      	bne.n	8007272 <_dtoa_r+0x722>
 8007202:	f7f9 f853 	bl	80002ac <__adddf3>
 8007206:	4642      	mov	r2, r8
 8007208:	464b      	mov	r3, r9
 800720a:	4606      	mov	r6, r0
 800720c:	460f      	mov	r7, r1
 800720e:	f7f9 fc93 	bl	8000b38 <__aeabi_dcmpgt>
 8007212:	b9c8      	cbnz	r0, 8007248 <_dtoa_r+0x6f8>
 8007214:	4642      	mov	r2, r8
 8007216:	464b      	mov	r3, r9
 8007218:	4630      	mov	r0, r6
 800721a:	4639      	mov	r1, r7
 800721c:	f7f9 fc64 	bl	8000ae8 <__aeabi_dcmpeq>
 8007220:	b110      	cbz	r0, 8007228 <_dtoa_r+0x6d8>
 8007222:	9b02      	ldr	r3, [sp, #8]
 8007224:	07d9      	lsls	r1, r3, #31
 8007226:	d40f      	bmi.n	8007248 <_dtoa_r+0x6f8>
 8007228:	4620      	mov	r0, r4
 800722a:	4659      	mov	r1, fp
 800722c:	f000 fba0 	bl	8007970 <_Bfree>
 8007230:	2300      	movs	r3, #0
 8007232:	702b      	strb	r3, [r5, #0]
 8007234:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007236:	f10a 0001 	add.w	r0, sl, #1
 800723a:	6018      	str	r0, [r3, #0]
 800723c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800723e:	2b00      	cmp	r3, #0
 8007240:	f43f acd8 	beq.w	8006bf4 <_dtoa_r+0xa4>
 8007244:	601d      	str	r5, [r3, #0]
 8007246:	e4d5      	b.n	8006bf4 <_dtoa_r+0xa4>
 8007248:	f8cd a01c 	str.w	sl, [sp, #28]
 800724c:	462b      	mov	r3, r5
 800724e:	461d      	mov	r5, r3
 8007250:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007254:	2a39      	cmp	r2, #57	; 0x39
 8007256:	d108      	bne.n	800726a <_dtoa_r+0x71a>
 8007258:	9a00      	ldr	r2, [sp, #0]
 800725a:	429a      	cmp	r2, r3
 800725c:	d1f7      	bne.n	800724e <_dtoa_r+0x6fe>
 800725e:	9a07      	ldr	r2, [sp, #28]
 8007260:	9900      	ldr	r1, [sp, #0]
 8007262:	3201      	adds	r2, #1
 8007264:	9207      	str	r2, [sp, #28]
 8007266:	2230      	movs	r2, #48	; 0x30
 8007268:	700a      	strb	r2, [r1, #0]
 800726a:	781a      	ldrb	r2, [r3, #0]
 800726c:	3201      	adds	r2, #1
 800726e:	701a      	strb	r2, [r3, #0]
 8007270:	e78c      	b.n	800718c <_dtoa_r+0x63c>
 8007272:	4b7f      	ldr	r3, [pc, #508]	; (8007470 <_dtoa_r+0x920>)
 8007274:	2200      	movs	r2, #0
 8007276:	f7f9 f9cf 	bl	8000618 <__aeabi_dmul>
 800727a:	2200      	movs	r2, #0
 800727c:	2300      	movs	r3, #0
 800727e:	4606      	mov	r6, r0
 8007280:	460f      	mov	r7, r1
 8007282:	f7f9 fc31 	bl	8000ae8 <__aeabi_dcmpeq>
 8007286:	2800      	cmp	r0, #0
 8007288:	d09b      	beq.n	80071c2 <_dtoa_r+0x672>
 800728a:	e7cd      	b.n	8007228 <_dtoa_r+0x6d8>
 800728c:	9a08      	ldr	r2, [sp, #32]
 800728e:	2a00      	cmp	r2, #0
 8007290:	f000 80c4 	beq.w	800741c <_dtoa_r+0x8cc>
 8007294:	9a05      	ldr	r2, [sp, #20]
 8007296:	2a01      	cmp	r2, #1
 8007298:	f300 80a8 	bgt.w	80073ec <_dtoa_r+0x89c>
 800729c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800729e:	2a00      	cmp	r2, #0
 80072a0:	f000 80a0 	beq.w	80073e4 <_dtoa_r+0x894>
 80072a4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80072a8:	9e06      	ldr	r6, [sp, #24]
 80072aa:	4645      	mov	r5, r8
 80072ac:	9a04      	ldr	r2, [sp, #16]
 80072ae:	2101      	movs	r1, #1
 80072b0:	441a      	add	r2, r3
 80072b2:	4620      	mov	r0, r4
 80072b4:	4498      	add	r8, r3
 80072b6:	9204      	str	r2, [sp, #16]
 80072b8:	f000 fc16 	bl	8007ae8 <__i2b>
 80072bc:	4607      	mov	r7, r0
 80072be:	2d00      	cmp	r5, #0
 80072c0:	dd0b      	ble.n	80072da <_dtoa_r+0x78a>
 80072c2:	9b04      	ldr	r3, [sp, #16]
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	dd08      	ble.n	80072da <_dtoa_r+0x78a>
 80072c8:	42ab      	cmp	r3, r5
 80072ca:	9a04      	ldr	r2, [sp, #16]
 80072cc:	bfa8      	it	ge
 80072ce:	462b      	movge	r3, r5
 80072d0:	eba8 0803 	sub.w	r8, r8, r3
 80072d4:	1aed      	subs	r5, r5, r3
 80072d6:	1ad3      	subs	r3, r2, r3
 80072d8:	9304      	str	r3, [sp, #16]
 80072da:	9b06      	ldr	r3, [sp, #24]
 80072dc:	b1fb      	cbz	r3, 800731e <_dtoa_r+0x7ce>
 80072de:	9b08      	ldr	r3, [sp, #32]
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	f000 809f 	beq.w	8007424 <_dtoa_r+0x8d4>
 80072e6:	2e00      	cmp	r6, #0
 80072e8:	dd11      	ble.n	800730e <_dtoa_r+0x7be>
 80072ea:	4639      	mov	r1, r7
 80072ec:	4632      	mov	r2, r6
 80072ee:	4620      	mov	r0, r4
 80072f0:	f000 fcb6 	bl	8007c60 <__pow5mult>
 80072f4:	465a      	mov	r2, fp
 80072f6:	4601      	mov	r1, r0
 80072f8:	4607      	mov	r7, r0
 80072fa:	4620      	mov	r0, r4
 80072fc:	f000 fc0a 	bl	8007b14 <__multiply>
 8007300:	4659      	mov	r1, fp
 8007302:	9007      	str	r0, [sp, #28]
 8007304:	4620      	mov	r0, r4
 8007306:	f000 fb33 	bl	8007970 <_Bfree>
 800730a:	9b07      	ldr	r3, [sp, #28]
 800730c:	469b      	mov	fp, r3
 800730e:	9b06      	ldr	r3, [sp, #24]
 8007310:	1b9a      	subs	r2, r3, r6
 8007312:	d004      	beq.n	800731e <_dtoa_r+0x7ce>
 8007314:	4659      	mov	r1, fp
 8007316:	4620      	mov	r0, r4
 8007318:	f000 fca2 	bl	8007c60 <__pow5mult>
 800731c:	4683      	mov	fp, r0
 800731e:	2101      	movs	r1, #1
 8007320:	4620      	mov	r0, r4
 8007322:	f000 fbe1 	bl	8007ae8 <__i2b>
 8007326:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007328:	2b00      	cmp	r3, #0
 800732a:	4606      	mov	r6, r0
 800732c:	dd7c      	ble.n	8007428 <_dtoa_r+0x8d8>
 800732e:	461a      	mov	r2, r3
 8007330:	4601      	mov	r1, r0
 8007332:	4620      	mov	r0, r4
 8007334:	f000 fc94 	bl	8007c60 <__pow5mult>
 8007338:	9b05      	ldr	r3, [sp, #20]
 800733a:	2b01      	cmp	r3, #1
 800733c:	4606      	mov	r6, r0
 800733e:	dd76      	ble.n	800742e <_dtoa_r+0x8de>
 8007340:	2300      	movs	r3, #0
 8007342:	9306      	str	r3, [sp, #24]
 8007344:	6933      	ldr	r3, [r6, #16]
 8007346:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800734a:	6918      	ldr	r0, [r3, #16]
 800734c:	f000 fb7c 	bl	8007a48 <__hi0bits>
 8007350:	f1c0 0020 	rsb	r0, r0, #32
 8007354:	9b04      	ldr	r3, [sp, #16]
 8007356:	4418      	add	r0, r3
 8007358:	f010 001f 	ands.w	r0, r0, #31
 800735c:	f000 8086 	beq.w	800746c <_dtoa_r+0x91c>
 8007360:	f1c0 0320 	rsb	r3, r0, #32
 8007364:	2b04      	cmp	r3, #4
 8007366:	dd7f      	ble.n	8007468 <_dtoa_r+0x918>
 8007368:	f1c0 001c 	rsb	r0, r0, #28
 800736c:	9b04      	ldr	r3, [sp, #16]
 800736e:	4403      	add	r3, r0
 8007370:	4480      	add	r8, r0
 8007372:	4405      	add	r5, r0
 8007374:	9304      	str	r3, [sp, #16]
 8007376:	f1b8 0f00 	cmp.w	r8, #0
 800737a:	dd05      	ble.n	8007388 <_dtoa_r+0x838>
 800737c:	4659      	mov	r1, fp
 800737e:	4642      	mov	r2, r8
 8007380:	4620      	mov	r0, r4
 8007382:	f000 fcc7 	bl	8007d14 <__lshift>
 8007386:	4683      	mov	fp, r0
 8007388:	9b04      	ldr	r3, [sp, #16]
 800738a:	2b00      	cmp	r3, #0
 800738c:	dd05      	ble.n	800739a <_dtoa_r+0x84a>
 800738e:	4631      	mov	r1, r6
 8007390:	461a      	mov	r2, r3
 8007392:	4620      	mov	r0, r4
 8007394:	f000 fcbe 	bl	8007d14 <__lshift>
 8007398:	4606      	mov	r6, r0
 800739a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800739c:	2b00      	cmp	r3, #0
 800739e:	d069      	beq.n	8007474 <_dtoa_r+0x924>
 80073a0:	4631      	mov	r1, r6
 80073a2:	4658      	mov	r0, fp
 80073a4:	f000 fd22 	bl	8007dec <__mcmp>
 80073a8:	2800      	cmp	r0, #0
 80073aa:	da63      	bge.n	8007474 <_dtoa_r+0x924>
 80073ac:	2300      	movs	r3, #0
 80073ae:	4659      	mov	r1, fp
 80073b0:	220a      	movs	r2, #10
 80073b2:	4620      	mov	r0, r4
 80073b4:	f000 fafe 	bl	80079b4 <__multadd>
 80073b8:	9b08      	ldr	r3, [sp, #32]
 80073ba:	f10a 3aff 	add.w	sl, sl, #4294967295
 80073be:	4683      	mov	fp, r0
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	f000 818f 	beq.w	80076e4 <_dtoa_r+0xb94>
 80073c6:	4639      	mov	r1, r7
 80073c8:	2300      	movs	r3, #0
 80073ca:	220a      	movs	r2, #10
 80073cc:	4620      	mov	r0, r4
 80073ce:	f000 faf1 	bl	80079b4 <__multadd>
 80073d2:	f1b9 0f00 	cmp.w	r9, #0
 80073d6:	4607      	mov	r7, r0
 80073d8:	f300 808e 	bgt.w	80074f8 <_dtoa_r+0x9a8>
 80073dc:	9b05      	ldr	r3, [sp, #20]
 80073de:	2b02      	cmp	r3, #2
 80073e0:	dc50      	bgt.n	8007484 <_dtoa_r+0x934>
 80073e2:	e089      	b.n	80074f8 <_dtoa_r+0x9a8>
 80073e4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80073e6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80073ea:	e75d      	b.n	80072a8 <_dtoa_r+0x758>
 80073ec:	9b01      	ldr	r3, [sp, #4]
 80073ee:	1e5e      	subs	r6, r3, #1
 80073f0:	9b06      	ldr	r3, [sp, #24]
 80073f2:	42b3      	cmp	r3, r6
 80073f4:	bfbf      	itttt	lt
 80073f6:	9b06      	ldrlt	r3, [sp, #24]
 80073f8:	9606      	strlt	r6, [sp, #24]
 80073fa:	1af2      	sublt	r2, r6, r3
 80073fc:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 80073fe:	bfb6      	itet	lt
 8007400:	189b      	addlt	r3, r3, r2
 8007402:	1b9e      	subge	r6, r3, r6
 8007404:	930d      	strlt	r3, [sp, #52]	; 0x34
 8007406:	9b01      	ldr	r3, [sp, #4]
 8007408:	bfb8      	it	lt
 800740a:	2600      	movlt	r6, #0
 800740c:	2b00      	cmp	r3, #0
 800740e:	bfb5      	itete	lt
 8007410:	eba8 0503 	sublt.w	r5, r8, r3
 8007414:	9b01      	ldrge	r3, [sp, #4]
 8007416:	2300      	movlt	r3, #0
 8007418:	4645      	movge	r5, r8
 800741a:	e747      	b.n	80072ac <_dtoa_r+0x75c>
 800741c:	9e06      	ldr	r6, [sp, #24]
 800741e:	9f08      	ldr	r7, [sp, #32]
 8007420:	4645      	mov	r5, r8
 8007422:	e74c      	b.n	80072be <_dtoa_r+0x76e>
 8007424:	9a06      	ldr	r2, [sp, #24]
 8007426:	e775      	b.n	8007314 <_dtoa_r+0x7c4>
 8007428:	9b05      	ldr	r3, [sp, #20]
 800742a:	2b01      	cmp	r3, #1
 800742c:	dc18      	bgt.n	8007460 <_dtoa_r+0x910>
 800742e:	9b02      	ldr	r3, [sp, #8]
 8007430:	b9b3      	cbnz	r3, 8007460 <_dtoa_r+0x910>
 8007432:	9b03      	ldr	r3, [sp, #12]
 8007434:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007438:	b9a3      	cbnz	r3, 8007464 <_dtoa_r+0x914>
 800743a:	9b03      	ldr	r3, [sp, #12]
 800743c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007440:	0d1b      	lsrs	r3, r3, #20
 8007442:	051b      	lsls	r3, r3, #20
 8007444:	b12b      	cbz	r3, 8007452 <_dtoa_r+0x902>
 8007446:	9b04      	ldr	r3, [sp, #16]
 8007448:	3301      	adds	r3, #1
 800744a:	9304      	str	r3, [sp, #16]
 800744c:	f108 0801 	add.w	r8, r8, #1
 8007450:	2301      	movs	r3, #1
 8007452:	9306      	str	r3, [sp, #24]
 8007454:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007456:	2b00      	cmp	r3, #0
 8007458:	f47f af74 	bne.w	8007344 <_dtoa_r+0x7f4>
 800745c:	2001      	movs	r0, #1
 800745e:	e779      	b.n	8007354 <_dtoa_r+0x804>
 8007460:	2300      	movs	r3, #0
 8007462:	e7f6      	b.n	8007452 <_dtoa_r+0x902>
 8007464:	9b02      	ldr	r3, [sp, #8]
 8007466:	e7f4      	b.n	8007452 <_dtoa_r+0x902>
 8007468:	d085      	beq.n	8007376 <_dtoa_r+0x826>
 800746a:	4618      	mov	r0, r3
 800746c:	301c      	adds	r0, #28
 800746e:	e77d      	b.n	800736c <_dtoa_r+0x81c>
 8007470:	40240000 	.word	0x40240000
 8007474:	9b01      	ldr	r3, [sp, #4]
 8007476:	2b00      	cmp	r3, #0
 8007478:	dc38      	bgt.n	80074ec <_dtoa_r+0x99c>
 800747a:	9b05      	ldr	r3, [sp, #20]
 800747c:	2b02      	cmp	r3, #2
 800747e:	dd35      	ble.n	80074ec <_dtoa_r+0x99c>
 8007480:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8007484:	f1b9 0f00 	cmp.w	r9, #0
 8007488:	d10d      	bne.n	80074a6 <_dtoa_r+0x956>
 800748a:	4631      	mov	r1, r6
 800748c:	464b      	mov	r3, r9
 800748e:	2205      	movs	r2, #5
 8007490:	4620      	mov	r0, r4
 8007492:	f000 fa8f 	bl	80079b4 <__multadd>
 8007496:	4601      	mov	r1, r0
 8007498:	4606      	mov	r6, r0
 800749a:	4658      	mov	r0, fp
 800749c:	f000 fca6 	bl	8007dec <__mcmp>
 80074a0:	2800      	cmp	r0, #0
 80074a2:	f73f adbd 	bgt.w	8007020 <_dtoa_r+0x4d0>
 80074a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074a8:	9d00      	ldr	r5, [sp, #0]
 80074aa:	ea6f 0a03 	mvn.w	sl, r3
 80074ae:	f04f 0800 	mov.w	r8, #0
 80074b2:	4631      	mov	r1, r6
 80074b4:	4620      	mov	r0, r4
 80074b6:	f000 fa5b 	bl	8007970 <_Bfree>
 80074ba:	2f00      	cmp	r7, #0
 80074bc:	f43f aeb4 	beq.w	8007228 <_dtoa_r+0x6d8>
 80074c0:	f1b8 0f00 	cmp.w	r8, #0
 80074c4:	d005      	beq.n	80074d2 <_dtoa_r+0x982>
 80074c6:	45b8      	cmp	r8, r7
 80074c8:	d003      	beq.n	80074d2 <_dtoa_r+0x982>
 80074ca:	4641      	mov	r1, r8
 80074cc:	4620      	mov	r0, r4
 80074ce:	f000 fa4f 	bl	8007970 <_Bfree>
 80074d2:	4639      	mov	r1, r7
 80074d4:	4620      	mov	r0, r4
 80074d6:	f000 fa4b 	bl	8007970 <_Bfree>
 80074da:	e6a5      	b.n	8007228 <_dtoa_r+0x6d8>
 80074dc:	2600      	movs	r6, #0
 80074de:	4637      	mov	r7, r6
 80074e0:	e7e1      	b.n	80074a6 <_dtoa_r+0x956>
 80074e2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80074e4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80074e8:	4637      	mov	r7, r6
 80074ea:	e599      	b.n	8007020 <_dtoa_r+0x4d0>
 80074ec:	9b08      	ldr	r3, [sp, #32]
 80074ee:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	f000 80fd 	beq.w	80076f2 <_dtoa_r+0xba2>
 80074f8:	2d00      	cmp	r5, #0
 80074fa:	dd05      	ble.n	8007508 <_dtoa_r+0x9b8>
 80074fc:	4639      	mov	r1, r7
 80074fe:	462a      	mov	r2, r5
 8007500:	4620      	mov	r0, r4
 8007502:	f000 fc07 	bl	8007d14 <__lshift>
 8007506:	4607      	mov	r7, r0
 8007508:	9b06      	ldr	r3, [sp, #24]
 800750a:	2b00      	cmp	r3, #0
 800750c:	d05c      	beq.n	80075c8 <_dtoa_r+0xa78>
 800750e:	6879      	ldr	r1, [r7, #4]
 8007510:	4620      	mov	r0, r4
 8007512:	f000 f9ed 	bl	80078f0 <_Balloc>
 8007516:	4605      	mov	r5, r0
 8007518:	b928      	cbnz	r0, 8007526 <_dtoa_r+0x9d6>
 800751a:	4b80      	ldr	r3, [pc, #512]	; (800771c <_dtoa_r+0xbcc>)
 800751c:	4602      	mov	r2, r0
 800751e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007522:	f7ff bb2e 	b.w	8006b82 <_dtoa_r+0x32>
 8007526:	693a      	ldr	r2, [r7, #16]
 8007528:	3202      	adds	r2, #2
 800752a:	0092      	lsls	r2, r2, #2
 800752c:	f107 010c 	add.w	r1, r7, #12
 8007530:	300c      	adds	r0, #12
 8007532:	f7fe fc57 	bl	8005de4 <memcpy>
 8007536:	2201      	movs	r2, #1
 8007538:	4629      	mov	r1, r5
 800753a:	4620      	mov	r0, r4
 800753c:	f000 fbea 	bl	8007d14 <__lshift>
 8007540:	9b00      	ldr	r3, [sp, #0]
 8007542:	3301      	adds	r3, #1
 8007544:	9301      	str	r3, [sp, #4]
 8007546:	9b00      	ldr	r3, [sp, #0]
 8007548:	444b      	add	r3, r9
 800754a:	9307      	str	r3, [sp, #28]
 800754c:	9b02      	ldr	r3, [sp, #8]
 800754e:	f003 0301 	and.w	r3, r3, #1
 8007552:	46b8      	mov	r8, r7
 8007554:	9306      	str	r3, [sp, #24]
 8007556:	4607      	mov	r7, r0
 8007558:	9b01      	ldr	r3, [sp, #4]
 800755a:	4631      	mov	r1, r6
 800755c:	3b01      	subs	r3, #1
 800755e:	4658      	mov	r0, fp
 8007560:	9302      	str	r3, [sp, #8]
 8007562:	f7ff fa69 	bl	8006a38 <quorem>
 8007566:	4603      	mov	r3, r0
 8007568:	3330      	adds	r3, #48	; 0x30
 800756a:	9004      	str	r0, [sp, #16]
 800756c:	4641      	mov	r1, r8
 800756e:	4658      	mov	r0, fp
 8007570:	9308      	str	r3, [sp, #32]
 8007572:	f000 fc3b 	bl	8007dec <__mcmp>
 8007576:	463a      	mov	r2, r7
 8007578:	4681      	mov	r9, r0
 800757a:	4631      	mov	r1, r6
 800757c:	4620      	mov	r0, r4
 800757e:	f000 fc51 	bl	8007e24 <__mdiff>
 8007582:	68c2      	ldr	r2, [r0, #12]
 8007584:	9b08      	ldr	r3, [sp, #32]
 8007586:	4605      	mov	r5, r0
 8007588:	bb02      	cbnz	r2, 80075cc <_dtoa_r+0xa7c>
 800758a:	4601      	mov	r1, r0
 800758c:	4658      	mov	r0, fp
 800758e:	f000 fc2d 	bl	8007dec <__mcmp>
 8007592:	9b08      	ldr	r3, [sp, #32]
 8007594:	4602      	mov	r2, r0
 8007596:	4629      	mov	r1, r5
 8007598:	4620      	mov	r0, r4
 800759a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800759e:	f000 f9e7 	bl	8007970 <_Bfree>
 80075a2:	9b05      	ldr	r3, [sp, #20]
 80075a4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80075a6:	9d01      	ldr	r5, [sp, #4]
 80075a8:	ea43 0102 	orr.w	r1, r3, r2
 80075ac:	9b06      	ldr	r3, [sp, #24]
 80075ae:	430b      	orrs	r3, r1
 80075b0:	9b08      	ldr	r3, [sp, #32]
 80075b2:	d10d      	bne.n	80075d0 <_dtoa_r+0xa80>
 80075b4:	2b39      	cmp	r3, #57	; 0x39
 80075b6:	d029      	beq.n	800760c <_dtoa_r+0xabc>
 80075b8:	f1b9 0f00 	cmp.w	r9, #0
 80075bc:	dd01      	ble.n	80075c2 <_dtoa_r+0xa72>
 80075be:	9b04      	ldr	r3, [sp, #16]
 80075c0:	3331      	adds	r3, #49	; 0x31
 80075c2:	9a02      	ldr	r2, [sp, #8]
 80075c4:	7013      	strb	r3, [r2, #0]
 80075c6:	e774      	b.n	80074b2 <_dtoa_r+0x962>
 80075c8:	4638      	mov	r0, r7
 80075ca:	e7b9      	b.n	8007540 <_dtoa_r+0x9f0>
 80075cc:	2201      	movs	r2, #1
 80075ce:	e7e2      	b.n	8007596 <_dtoa_r+0xa46>
 80075d0:	f1b9 0f00 	cmp.w	r9, #0
 80075d4:	db06      	blt.n	80075e4 <_dtoa_r+0xa94>
 80075d6:	9905      	ldr	r1, [sp, #20]
 80075d8:	ea41 0909 	orr.w	r9, r1, r9
 80075dc:	9906      	ldr	r1, [sp, #24]
 80075de:	ea59 0101 	orrs.w	r1, r9, r1
 80075e2:	d120      	bne.n	8007626 <_dtoa_r+0xad6>
 80075e4:	2a00      	cmp	r2, #0
 80075e6:	ddec      	ble.n	80075c2 <_dtoa_r+0xa72>
 80075e8:	4659      	mov	r1, fp
 80075ea:	2201      	movs	r2, #1
 80075ec:	4620      	mov	r0, r4
 80075ee:	9301      	str	r3, [sp, #4]
 80075f0:	f000 fb90 	bl	8007d14 <__lshift>
 80075f4:	4631      	mov	r1, r6
 80075f6:	4683      	mov	fp, r0
 80075f8:	f000 fbf8 	bl	8007dec <__mcmp>
 80075fc:	2800      	cmp	r0, #0
 80075fe:	9b01      	ldr	r3, [sp, #4]
 8007600:	dc02      	bgt.n	8007608 <_dtoa_r+0xab8>
 8007602:	d1de      	bne.n	80075c2 <_dtoa_r+0xa72>
 8007604:	07da      	lsls	r2, r3, #31
 8007606:	d5dc      	bpl.n	80075c2 <_dtoa_r+0xa72>
 8007608:	2b39      	cmp	r3, #57	; 0x39
 800760a:	d1d8      	bne.n	80075be <_dtoa_r+0xa6e>
 800760c:	9a02      	ldr	r2, [sp, #8]
 800760e:	2339      	movs	r3, #57	; 0x39
 8007610:	7013      	strb	r3, [r2, #0]
 8007612:	462b      	mov	r3, r5
 8007614:	461d      	mov	r5, r3
 8007616:	3b01      	subs	r3, #1
 8007618:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800761c:	2a39      	cmp	r2, #57	; 0x39
 800761e:	d050      	beq.n	80076c2 <_dtoa_r+0xb72>
 8007620:	3201      	adds	r2, #1
 8007622:	701a      	strb	r2, [r3, #0]
 8007624:	e745      	b.n	80074b2 <_dtoa_r+0x962>
 8007626:	2a00      	cmp	r2, #0
 8007628:	dd03      	ble.n	8007632 <_dtoa_r+0xae2>
 800762a:	2b39      	cmp	r3, #57	; 0x39
 800762c:	d0ee      	beq.n	800760c <_dtoa_r+0xabc>
 800762e:	3301      	adds	r3, #1
 8007630:	e7c7      	b.n	80075c2 <_dtoa_r+0xa72>
 8007632:	9a01      	ldr	r2, [sp, #4]
 8007634:	9907      	ldr	r1, [sp, #28]
 8007636:	f802 3c01 	strb.w	r3, [r2, #-1]
 800763a:	428a      	cmp	r2, r1
 800763c:	d02a      	beq.n	8007694 <_dtoa_r+0xb44>
 800763e:	4659      	mov	r1, fp
 8007640:	2300      	movs	r3, #0
 8007642:	220a      	movs	r2, #10
 8007644:	4620      	mov	r0, r4
 8007646:	f000 f9b5 	bl	80079b4 <__multadd>
 800764a:	45b8      	cmp	r8, r7
 800764c:	4683      	mov	fp, r0
 800764e:	f04f 0300 	mov.w	r3, #0
 8007652:	f04f 020a 	mov.w	r2, #10
 8007656:	4641      	mov	r1, r8
 8007658:	4620      	mov	r0, r4
 800765a:	d107      	bne.n	800766c <_dtoa_r+0xb1c>
 800765c:	f000 f9aa 	bl	80079b4 <__multadd>
 8007660:	4680      	mov	r8, r0
 8007662:	4607      	mov	r7, r0
 8007664:	9b01      	ldr	r3, [sp, #4]
 8007666:	3301      	adds	r3, #1
 8007668:	9301      	str	r3, [sp, #4]
 800766a:	e775      	b.n	8007558 <_dtoa_r+0xa08>
 800766c:	f000 f9a2 	bl	80079b4 <__multadd>
 8007670:	4639      	mov	r1, r7
 8007672:	4680      	mov	r8, r0
 8007674:	2300      	movs	r3, #0
 8007676:	220a      	movs	r2, #10
 8007678:	4620      	mov	r0, r4
 800767a:	f000 f99b 	bl	80079b4 <__multadd>
 800767e:	4607      	mov	r7, r0
 8007680:	e7f0      	b.n	8007664 <_dtoa_r+0xb14>
 8007682:	f1b9 0f00 	cmp.w	r9, #0
 8007686:	9a00      	ldr	r2, [sp, #0]
 8007688:	bfcc      	ite	gt
 800768a:	464d      	movgt	r5, r9
 800768c:	2501      	movle	r5, #1
 800768e:	4415      	add	r5, r2
 8007690:	f04f 0800 	mov.w	r8, #0
 8007694:	4659      	mov	r1, fp
 8007696:	2201      	movs	r2, #1
 8007698:	4620      	mov	r0, r4
 800769a:	9301      	str	r3, [sp, #4]
 800769c:	f000 fb3a 	bl	8007d14 <__lshift>
 80076a0:	4631      	mov	r1, r6
 80076a2:	4683      	mov	fp, r0
 80076a4:	f000 fba2 	bl	8007dec <__mcmp>
 80076a8:	2800      	cmp	r0, #0
 80076aa:	dcb2      	bgt.n	8007612 <_dtoa_r+0xac2>
 80076ac:	d102      	bne.n	80076b4 <_dtoa_r+0xb64>
 80076ae:	9b01      	ldr	r3, [sp, #4]
 80076b0:	07db      	lsls	r3, r3, #31
 80076b2:	d4ae      	bmi.n	8007612 <_dtoa_r+0xac2>
 80076b4:	462b      	mov	r3, r5
 80076b6:	461d      	mov	r5, r3
 80076b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80076bc:	2a30      	cmp	r2, #48	; 0x30
 80076be:	d0fa      	beq.n	80076b6 <_dtoa_r+0xb66>
 80076c0:	e6f7      	b.n	80074b2 <_dtoa_r+0x962>
 80076c2:	9a00      	ldr	r2, [sp, #0]
 80076c4:	429a      	cmp	r2, r3
 80076c6:	d1a5      	bne.n	8007614 <_dtoa_r+0xac4>
 80076c8:	f10a 0a01 	add.w	sl, sl, #1
 80076cc:	2331      	movs	r3, #49	; 0x31
 80076ce:	e779      	b.n	80075c4 <_dtoa_r+0xa74>
 80076d0:	4b13      	ldr	r3, [pc, #76]	; (8007720 <_dtoa_r+0xbd0>)
 80076d2:	f7ff baaf 	b.w	8006c34 <_dtoa_r+0xe4>
 80076d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80076d8:	2b00      	cmp	r3, #0
 80076da:	f47f aa86 	bne.w	8006bea <_dtoa_r+0x9a>
 80076de:	4b11      	ldr	r3, [pc, #68]	; (8007724 <_dtoa_r+0xbd4>)
 80076e0:	f7ff baa8 	b.w	8006c34 <_dtoa_r+0xe4>
 80076e4:	f1b9 0f00 	cmp.w	r9, #0
 80076e8:	dc03      	bgt.n	80076f2 <_dtoa_r+0xba2>
 80076ea:	9b05      	ldr	r3, [sp, #20]
 80076ec:	2b02      	cmp	r3, #2
 80076ee:	f73f aec9 	bgt.w	8007484 <_dtoa_r+0x934>
 80076f2:	9d00      	ldr	r5, [sp, #0]
 80076f4:	4631      	mov	r1, r6
 80076f6:	4658      	mov	r0, fp
 80076f8:	f7ff f99e 	bl	8006a38 <quorem>
 80076fc:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8007700:	f805 3b01 	strb.w	r3, [r5], #1
 8007704:	9a00      	ldr	r2, [sp, #0]
 8007706:	1aaa      	subs	r2, r5, r2
 8007708:	4591      	cmp	r9, r2
 800770a:	ddba      	ble.n	8007682 <_dtoa_r+0xb32>
 800770c:	4659      	mov	r1, fp
 800770e:	2300      	movs	r3, #0
 8007710:	220a      	movs	r2, #10
 8007712:	4620      	mov	r0, r4
 8007714:	f000 f94e 	bl	80079b4 <__multadd>
 8007718:	4683      	mov	fp, r0
 800771a:	e7eb      	b.n	80076f4 <_dtoa_r+0xba4>
 800771c:	08008c93 	.word	0x08008c93
 8007720:	08008bec 	.word	0x08008bec
 8007724:	08008c10 	.word	0x08008c10

08007728 <__sflush_r>:
 8007728:	898a      	ldrh	r2, [r1, #12]
 800772a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800772e:	4605      	mov	r5, r0
 8007730:	0710      	lsls	r0, r2, #28
 8007732:	460c      	mov	r4, r1
 8007734:	d458      	bmi.n	80077e8 <__sflush_r+0xc0>
 8007736:	684b      	ldr	r3, [r1, #4]
 8007738:	2b00      	cmp	r3, #0
 800773a:	dc05      	bgt.n	8007748 <__sflush_r+0x20>
 800773c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800773e:	2b00      	cmp	r3, #0
 8007740:	dc02      	bgt.n	8007748 <__sflush_r+0x20>
 8007742:	2000      	movs	r0, #0
 8007744:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007748:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800774a:	2e00      	cmp	r6, #0
 800774c:	d0f9      	beq.n	8007742 <__sflush_r+0x1a>
 800774e:	2300      	movs	r3, #0
 8007750:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007754:	682f      	ldr	r7, [r5, #0]
 8007756:	602b      	str	r3, [r5, #0]
 8007758:	d032      	beq.n	80077c0 <__sflush_r+0x98>
 800775a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800775c:	89a3      	ldrh	r3, [r4, #12]
 800775e:	075a      	lsls	r2, r3, #29
 8007760:	d505      	bpl.n	800776e <__sflush_r+0x46>
 8007762:	6863      	ldr	r3, [r4, #4]
 8007764:	1ac0      	subs	r0, r0, r3
 8007766:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007768:	b10b      	cbz	r3, 800776e <__sflush_r+0x46>
 800776a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800776c:	1ac0      	subs	r0, r0, r3
 800776e:	2300      	movs	r3, #0
 8007770:	4602      	mov	r2, r0
 8007772:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007774:	6a21      	ldr	r1, [r4, #32]
 8007776:	4628      	mov	r0, r5
 8007778:	47b0      	blx	r6
 800777a:	1c43      	adds	r3, r0, #1
 800777c:	89a3      	ldrh	r3, [r4, #12]
 800777e:	d106      	bne.n	800778e <__sflush_r+0x66>
 8007780:	6829      	ldr	r1, [r5, #0]
 8007782:	291d      	cmp	r1, #29
 8007784:	d82c      	bhi.n	80077e0 <__sflush_r+0xb8>
 8007786:	4a2a      	ldr	r2, [pc, #168]	; (8007830 <__sflush_r+0x108>)
 8007788:	40ca      	lsrs	r2, r1
 800778a:	07d6      	lsls	r6, r2, #31
 800778c:	d528      	bpl.n	80077e0 <__sflush_r+0xb8>
 800778e:	2200      	movs	r2, #0
 8007790:	6062      	str	r2, [r4, #4]
 8007792:	04d9      	lsls	r1, r3, #19
 8007794:	6922      	ldr	r2, [r4, #16]
 8007796:	6022      	str	r2, [r4, #0]
 8007798:	d504      	bpl.n	80077a4 <__sflush_r+0x7c>
 800779a:	1c42      	adds	r2, r0, #1
 800779c:	d101      	bne.n	80077a2 <__sflush_r+0x7a>
 800779e:	682b      	ldr	r3, [r5, #0]
 80077a0:	b903      	cbnz	r3, 80077a4 <__sflush_r+0x7c>
 80077a2:	6560      	str	r0, [r4, #84]	; 0x54
 80077a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80077a6:	602f      	str	r7, [r5, #0]
 80077a8:	2900      	cmp	r1, #0
 80077aa:	d0ca      	beq.n	8007742 <__sflush_r+0x1a>
 80077ac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80077b0:	4299      	cmp	r1, r3
 80077b2:	d002      	beq.n	80077ba <__sflush_r+0x92>
 80077b4:	4628      	mov	r0, r5
 80077b6:	f7fe fb2b 	bl	8005e10 <_free_r>
 80077ba:	2000      	movs	r0, #0
 80077bc:	6360      	str	r0, [r4, #52]	; 0x34
 80077be:	e7c1      	b.n	8007744 <__sflush_r+0x1c>
 80077c0:	6a21      	ldr	r1, [r4, #32]
 80077c2:	2301      	movs	r3, #1
 80077c4:	4628      	mov	r0, r5
 80077c6:	47b0      	blx	r6
 80077c8:	1c41      	adds	r1, r0, #1
 80077ca:	d1c7      	bne.n	800775c <__sflush_r+0x34>
 80077cc:	682b      	ldr	r3, [r5, #0]
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d0c4      	beq.n	800775c <__sflush_r+0x34>
 80077d2:	2b1d      	cmp	r3, #29
 80077d4:	d001      	beq.n	80077da <__sflush_r+0xb2>
 80077d6:	2b16      	cmp	r3, #22
 80077d8:	d101      	bne.n	80077de <__sflush_r+0xb6>
 80077da:	602f      	str	r7, [r5, #0]
 80077dc:	e7b1      	b.n	8007742 <__sflush_r+0x1a>
 80077de:	89a3      	ldrh	r3, [r4, #12]
 80077e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80077e4:	81a3      	strh	r3, [r4, #12]
 80077e6:	e7ad      	b.n	8007744 <__sflush_r+0x1c>
 80077e8:	690f      	ldr	r7, [r1, #16]
 80077ea:	2f00      	cmp	r7, #0
 80077ec:	d0a9      	beq.n	8007742 <__sflush_r+0x1a>
 80077ee:	0793      	lsls	r3, r2, #30
 80077f0:	680e      	ldr	r6, [r1, #0]
 80077f2:	bf08      	it	eq
 80077f4:	694b      	ldreq	r3, [r1, #20]
 80077f6:	600f      	str	r7, [r1, #0]
 80077f8:	bf18      	it	ne
 80077fa:	2300      	movne	r3, #0
 80077fc:	eba6 0807 	sub.w	r8, r6, r7
 8007800:	608b      	str	r3, [r1, #8]
 8007802:	f1b8 0f00 	cmp.w	r8, #0
 8007806:	dd9c      	ble.n	8007742 <__sflush_r+0x1a>
 8007808:	6a21      	ldr	r1, [r4, #32]
 800780a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800780c:	4643      	mov	r3, r8
 800780e:	463a      	mov	r2, r7
 8007810:	4628      	mov	r0, r5
 8007812:	47b0      	blx	r6
 8007814:	2800      	cmp	r0, #0
 8007816:	dc06      	bgt.n	8007826 <__sflush_r+0xfe>
 8007818:	89a3      	ldrh	r3, [r4, #12]
 800781a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800781e:	81a3      	strh	r3, [r4, #12]
 8007820:	f04f 30ff 	mov.w	r0, #4294967295
 8007824:	e78e      	b.n	8007744 <__sflush_r+0x1c>
 8007826:	4407      	add	r7, r0
 8007828:	eba8 0800 	sub.w	r8, r8, r0
 800782c:	e7e9      	b.n	8007802 <__sflush_r+0xda>
 800782e:	bf00      	nop
 8007830:	20400001 	.word	0x20400001

08007834 <_fflush_r>:
 8007834:	b538      	push	{r3, r4, r5, lr}
 8007836:	690b      	ldr	r3, [r1, #16]
 8007838:	4605      	mov	r5, r0
 800783a:	460c      	mov	r4, r1
 800783c:	b913      	cbnz	r3, 8007844 <_fflush_r+0x10>
 800783e:	2500      	movs	r5, #0
 8007840:	4628      	mov	r0, r5
 8007842:	bd38      	pop	{r3, r4, r5, pc}
 8007844:	b118      	cbz	r0, 800784e <_fflush_r+0x1a>
 8007846:	6983      	ldr	r3, [r0, #24]
 8007848:	b90b      	cbnz	r3, 800784e <_fflush_r+0x1a>
 800784a:	f7fe f9fd 	bl	8005c48 <__sinit>
 800784e:	4b14      	ldr	r3, [pc, #80]	; (80078a0 <_fflush_r+0x6c>)
 8007850:	429c      	cmp	r4, r3
 8007852:	d11b      	bne.n	800788c <_fflush_r+0x58>
 8007854:	686c      	ldr	r4, [r5, #4]
 8007856:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800785a:	2b00      	cmp	r3, #0
 800785c:	d0ef      	beq.n	800783e <_fflush_r+0xa>
 800785e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007860:	07d0      	lsls	r0, r2, #31
 8007862:	d404      	bmi.n	800786e <_fflush_r+0x3a>
 8007864:	0599      	lsls	r1, r3, #22
 8007866:	d402      	bmi.n	800786e <_fflush_r+0x3a>
 8007868:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800786a:	f7fe fab0 	bl	8005dce <__retarget_lock_acquire_recursive>
 800786e:	4628      	mov	r0, r5
 8007870:	4621      	mov	r1, r4
 8007872:	f7ff ff59 	bl	8007728 <__sflush_r>
 8007876:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007878:	07da      	lsls	r2, r3, #31
 800787a:	4605      	mov	r5, r0
 800787c:	d4e0      	bmi.n	8007840 <_fflush_r+0xc>
 800787e:	89a3      	ldrh	r3, [r4, #12]
 8007880:	059b      	lsls	r3, r3, #22
 8007882:	d4dd      	bmi.n	8007840 <_fflush_r+0xc>
 8007884:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007886:	f7fe faa3 	bl	8005dd0 <__retarget_lock_release_recursive>
 800788a:	e7d9      	b.n	8007840 <_fflush_r+0xc>
 800788c:	4b05      	ldr	r3, [pc, #20]	; (80078a4 <_fflush_r+0x70>)
 800788e:	429c      	cmp	r4, r3
 8007890:	d101      	bne.n	8007896 <_fflush_r+0x62>
 8007892:	68ac      	ldr	r4, [r5, #8]
 8007894:	e7df      	b.n	8007856 <_fflush_r+0x22>
 8007896:	4b04      	ldr	r3, [pc, #16]	; (80078a8 <_fflush_r+0x74>)
 8007898:	429c      	cmp	r4, r3
 800789a:	bf08      	it	eq
 800789c:	68ec      	ldreq	r4, [r5, #12]
 800789e:	e7da      	b.n	8007856 <_fflush_r+0x22>
 80078a0:	08008b98 	.word	0x08008b98
 80078a4:	08008bb8 	.word	0x08008bb8
 80078a8:	08008b78 	.word	0x08008b78

080078ac <_localeconv_r>:
 80078ac:	4800      	ldr	r0, [pc, #0]	; (80078b0 <_localeconv_r+0x4>)
 80078ae:	4770      	bx	lr
 80078b0:	20000164 	.word	0x20000164

080078b4 <_lseek_r>:
 80078b4:	b538      	push	{r3, r4, r5, lr}
 80078b6:	4d07      	ldr	r5, [pc, #28]	; (80078d4 <_lseek_r+0x20>)
 80078b8:	4604      	mov	r4, r0
 80078ba:	4608      	mov	r0, r1
 80078bc:	4611      	mov	r1, r2
 80078be:	2200      	movs	r2, #0
 80078c0:	602a      	str	r2, [r5, #0]
 80078c2:	461a      	mov	r2, r3
 80078c4:	f7f9 fe16 	bl	80014f4 <_lseek>
 80078c8:	1c43      	adds	r3, r0, #1
 80078ca:	d102      	bne.n	80078d2 <_lseek_r+0x1e>
 80078cc:	682b      	ldr	r3, [r5, #0]
 80078ce:	b103      	cbz	r3, 80078d2 <_lseek_r+0x1e>
 80078d0:	6023      	str	r3, [r4, #0]
 80078d2:	bd38      	pop	{r3, r4, r5, pc}
 80078d4:	20005560 	.word	0x20005560

080078d8 <__malloc_lock>:
 80078d8:	4801      	ldr	r0, [pc, #4]	; (80078e0 <__malloc_lock+0x8>)
 80078da:	f7fe ba78 	b.w	8005dce <__retarget_lock_acquire_recursive>
 80078de:	bf00      	nop
 80078e0:	20005558 	.word	0x20005558

080078e4 <__malloc_unlock>:
 80078e4:	4801      	ldr	r0, [pc, #4]	; (80078ec <__malloc_unlock+0x8>)
 80078e6:	f7fe ba73 	b.w	8005dd0 <__retarget_lock_release_recursive>
 80078ea:	bf00      	nop
 80078ec:	20005558 	.word	0x20005558

080078f0 <_Balloc>:
 80078f0:	b570      	push	{r4, r5, r6, lr}
 80078f2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80078f4:	4604      	mov	r4, r0
 80078f6:	460d      	mov	r5, r1
 80078f8:	b976      	cbnz	r6, 8007918 <_Balloc+0x28>
 80078fa:	2010      	movs	r0, #16
 80078fc:	f7fe fa6a 	bl	8005dd4 <malloc>
 8007900:	4602      	mov	r2, r0
 8007902:	6260      	str	r0, [r4, #36]	; 0x24
 8007904:	b920      	cbnz	r0, 8007910 <_Balloc+0x20>
 8007906:	4b18      	ldr	r3, [pc, #96]	; (8007968 <_Balloc+0x78>)
 8007908:	4818      	ldr	r0, [pc, #96]	; (800796c <_Balloc+0x7c>)
 800790a:	2166      	movs	r1, #102	; 0x66
 800790c:	f000 fcea 	bl	80082e4 <__assert_func>
 8007910:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007914:	6006      	str	r6, [r0, #0]
 8007916:	60c6      	str	r6, [r0, #12]
 8007918:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800791a:	68f3      	ldr	r3, [r6, #12]
 800791c:	b183      	cbz	r3, 8007940 <_Balloc+0x50>
 800791e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007920:	68db      	ldr	r3, [r3, #12]
 8007922:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007926:	b9b8      	cbnz	r0, 8007958 <_Balloc+0x68>
 8007928:	2101      	movs	r1, #1
 800792a:	fa01 f605 	lsl.w	r6, r1, r5
 800792e:	1d72      	adds	r2, r6, #5
 8007930:	0092      	lsls	r2, r2, #2
 8007932:	4620      	mov	r0, r4
 8007934:	f000 fb5a 	bl	8007fec <_calloc_r>
 8007938:	b160      	cbz	r0, 8007954 <_Balloc+0x64>
 800793a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800793e:	e00e      	b.n	800795e <_Balloc+0x6e>
 8007940:	2221      	movs	r2, #33	; 0x21
 8007942:	2104      	movs	r1, #4
 8007944:	4620      	mov	r0, r4
 8007946:	f000 fb51 	bl	8007fec <_calloc_r>
 800794a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800794c:	60f0      	str	r0, [r6, #12]
 800794e:	68db      	ldr	r3, [r3, #12]
 8007950:	2b00      	cmp	r3, #0
 8007952:	d1e4      	bne.n	800791e <_Balloc+0x2e>
 8007954:	2000      	movs	r0, #0
 8007956:	bd70      	pop	{r4, r5, r6, pc}
 8007958:	6802      	ldr	r2, [r0, #0]
 800795a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800795e:	2300      	movs	r3, #0
 8007960:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007964:	e7f7      	b.n	8007956 <_Balloc+0x66>
 8007966:	bf00      	nop
 8007968:	08008c1d 	.word	0x08008c1d
 800796c:	08008ca4 	.word	0x08008ca4

08007970 <_Bfree>:
 8007970:	b570      	push	{r4, r5, r6, lr}
 8007972:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007974:	4605      	mov	r5, r0
 8007976:	460c      	mov	r4, r1
 8007978:	b976      	cbnz	r6, 8007998 <_Bfree+0x28>
 800797a:	2010      	movs	r0, #16
 800797c:	f7fe fa2a 	bl	8005dd4 <malloc>
 8007980:	4602      	mov	r2, r0
 8007982:	6268      	str	r0, [r5, #36]	; 0x24
 8007984:	b920      	cbnz	r0, 8007990 <_Bfree+0x20>
 8007986:	4b09      	ldr	r3, [pc, #36]	; (80079ac <_Bfree+0x3c>)
 8007988:	4809      	ldr	r0, [pc, #36]	; (80079b0 <_Bfree+0x40>)
 800798a:	218a      	movs	r1, #138	; 0x8a
 800798c:	f000 fcaa 	bl	80082e4 <__assert_func>
 8007990:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007994:	6006      	str	r6, [r0, #0]
 8007996:	60c6      	str	r6, [r0, #12]
 8007998:	b13c      	cbz	r4, 80079aa <_Bfree+0x3a>
 800799a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800799c:	6862      	ldr	r2, [r4, #4]
 800799e:	68db      	ldr	r3, [r3, #12]
 80079a0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80079a4:	6021      	str	r1, [r4, #0]
 80079a6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80079aa:	bd70      	pop	{r4, r5, r6, pc}
 80079ac:	08008c1d 	.word	0x08008c1d
 80079b0:	08008ca4 	.word	0x08008ca4

080079b4 <__multadd>:
 80079b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079b8:	690e      	ldr	r6, [r1, #16]
 80079ba:	4607      	mov	r7, r0
 80079bc:	4698      	mov	r8, r3
 80079be:	460c      	mov	r4, r1
 80079c0:	f101 0014 	add.w	r0, r1, #20
 80079c4:	2300      	movs	r3, #0
 80079c6:	6805      	ldr	r5, [r0, #0]
 80079c8:	b2a9      	uxth	r1, r5
 80079ca:	fb02 8101 	mla	r1, r2, r1, r8
 80079ce:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80079d2:	0c2d      	lsrs	r5, r5, #16
 80079d4:	fb02 c505 	mla	r5, r2, r5, ip
 80079d8:	b289      	uxth	r1, r1
 80079da:	3301      	adds	r3, #1
 80079dc:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80079e0:	429e      	cmp	r6, r3
 80079e2:	f840 1b04 	str.w	r1, [r0], #4
 80079e6:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80079ea:	dcec      	bgt.n	80079c6 <__multadd+0x12>
 80079ec:	f1b8 0f00 	cmp.w	r8, #0
 80079f0:	d022      	beq.n	8007a38 <__multadd+0x84>
 80079f2:	68a3      	ldr	r3, [r4, #8]
 80079f4:	42b3      	cmp	r3, r6
 80079f6:	dc19      	bgt.n	8007a2c <__multadd+0x78>
 80079f8:	6861      	ldr	r1, [r4, #4]
 80079fa:	4638      	mov	r0, r7
 80079fc:	3101      	adds	r1, #1
 80079fe:	f7ff ff77 	bl	80078f0 <_Balloc>
 8007a02:	4605      	mov	r5, r0
 8007a04:	b928      	cbnz	r0, 8007a12 <__multadd+0x5e>
 8007a06:	4602      	mov	r2, r0
 8007a08:	4b0d      	ldr	r3, [pc, #52]	; (8007a40 <__multadd+0x8c>)
 8007a0a:	480e      	ldr	r0, [pc, #56]	; (8007a44 <__multadd+0x90>)
 8007a0c:	21b5      	movs	r1, #181	; 0xb5
 8007a0e:	f000 fc69 	bl	80082e4 <__assert_func>
 8007a12:	6922      	ldr	r2, [r4, #16]
 8007a14:	3202      	adds	r2, #2
 8007a16:	f104 010c 	add.w	r1, r4, #12
 8007a1a:	0092      	lsls	r2, r2, #2
 8007a1c:	300c      	adds	r0, #12
 8007a1e:	f7fe f9e1 	bl	8005de4 <memcpy>
 8007a22:	4621      	mov	r1, r4
 8007a24:	4638      	mov	r0, r7
 8007a26:	f7ff ffa3 	bl	8007970 <_Bfree>
 8007a2a:	462c      	mov	r4, r5
 8007a2c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8007a30:	3601      	adds	r6, #1
 8007a32:	f8c3 8014 	str.w	r8, [r3, #20]
 8007a36:	6126      	str	r6, [r4, #16]
 8007a38:	4620      	mov	r0, r4
 8007a3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a3e:	bf00      	nop
 8007a40:	08008c93 	.word	0x08008c93
 8007a44:	08008ca4 	.word	0x08008ca4

08007a48 <__hi0bits>:
 8007a48:	0c03      	lsrs	r3, r0, #16
 8007a4a:	041b      	lsls	r3, r3, #16
 8007a4c:	b9d3      	cbnz	r3, 8007a84 <__hi0bits+0x3c>
 8007a4e:	0400      	lsls	r0, r0, #16
 8007a50:	2310      	movs	r3, #16
 8007a52:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007a56:	bf04      	itt	eq
 8007a58:	0200      	lsleq	r0, r0, #8
 8007a5a:	3308      	addeq	r3, #8
 8007a5c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007a60:	bf04      	itt	eq
 8007a62:	0100      	lsleq	r0, r0, #4
 8007a64:	3304      	addeq	r3, #4
 8007a66:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007a6a:	bf04      	itt	eq
 8007a6c:	0080      	lsleq	r0, r0, #2
 8007a6e:	3302      	addeq	r3, #2
 8007a70:	2800      	cmp	r0, #0
 8007a72:	db05      	blt.n	8007a80 <__hi0bits+0x38>
 8007a74:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007a78:	f103 0301 	add.w	r3, r3, #1
 8007a7c:	bf08      	it	eq
 8007a7e:	2320      	moveq	r3, #32
 8007a80:	4618      	mov	r0, r3
 8007a82:	4770      	bx	lr
 8007a84:	2300      	movs	r3, #0
 8007a86:	e7e4      	b.n	8007a52 <__hi0bits+0xa>

08007a88 <__lo0bits>:
 8007a88:	6803      	ldr	r3, [r0, #0]
 8007a8a:	f013 0207 	ands.w	r2, r3, #7
 8007a8e:	4601      	mov	r1, r0
 8007a90:	d00b      	beq.n	8007aaa <__lo0bits+0x22>
 8007a92:	07da      	lsls	r2, r3, #31
 8007a94:	d424      	bmi.n	8007ae0 <__lo0bits+0x58>
 8007a96:	0798      	lsls	r0, r3, #30
 8007a98:	bf49      	itett	mi
 8007a9a:	085b      	lsrmi	r3, r3, #1
 8007a9c:	089b      	lsrpl	r3, r3, #2
 8007a9e:	2001      	movmi	r0, #1
 8007aa0:	600b      	strmi	r3, [r1, #0]
 8007aa2:	bf5c      	itt	pl
 8007aa4:	600b      	strpl	r3, [r1, #0]
 8007aa6:	2002      	movpl	r0, #2
 8007aa8:	4770      	bx	lr
 8007aaa:	b298      	uxth	r0, r3
 8007aac:	b9b0      	cbnz	r0, 8007adc <__lo0bits+0x54>
 8007aae:	0c1b      	lsrs	r3, r3, #16
 8007ab0:	2010      	movs	r0, #16
 8007ab2:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007ab6:	bf04      	itt	eq
 8007ab8:	0a1b      	lsreq	r3, r3, #8
 8007aba:	3008      	addeq	r0, #8
 8007abc:	071a      	lsls	r2, r3, #28
 8007abe:	bf04      	itt	eq
 8007ac0:	091b      	lsreq	r3, r3, #4
 8007ac2:	3004      	addeq	r0, #4
 8007ac4:	079a      	lsls	r2, r3, #30
 8007ac6:	bf04      	itt	eq
 8007ac8:	089b      	lsreq	r3, r3, #2
 8007aca:	3002      	addeq	r0, #2
 8007acc:	07da      	lsls	r2, r3, #31
 8007ace:	d403      	bmi.n	8007ad8 <__lo0bits+0x50>
 8007ad0:	085b      	lsrs	r3, r3, #1
 8007ad2:	f100 0001 	add.w	r0, r0, #1
 8007ad6:	d005      	beq.n	8007ae4 <__lo0bits+0x5c>
 8007ad8:	600b      	str	r3, [r1, #0]
 8007ada:	4770      	bx	lr
 8007adc:	4610      	mov	r0, r2
 8007ade:	e7e8      	b.n	8007ab2 <__lo0bits+0x2a>
 8007ae0:	2000      	movs	r0, #0
 8007ae2:	4770      	bx	lr
 8007ae4:	2020      	movs	r0, #32
 8007ae6:	4770      	bx	lr

08007ae8 <__i2b>:
 8007ae8:	b510      	push	{r4, lr}
 8007aea:	460c      	mov	r4, r1
 8007aec:	2101      	movs	r1, #1
 8007aee:	f7ff feff 	bl	80078f0 <_Balloc>
 8007af2:	4602      	mov	r2, r0
 8007af4:	b928      	cbnz	r0, 8007b02 <__i2b+0x1a>
 8007af6:	4b05      	ldr	r3, [pc, #20]	; (8007b0c <__i2b+0x24>)
 8007af8:	4805      	ldr	r0, [pc, #20]	; (8007b10 <__i2b+0x28>)
 8007afa:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007afe:	f000 fbf1 	bl	80082e4 <__assert_func>
 8007b02:	2301      	movs	r3, #1
 8007b04:	6144      	str	r4, [r0, #20]
 8007b06:	6103      	str	r3, [r0, #16]
 8007b08:	bd10      	pop	{r4, pc}
 8007b0a:	bf00      	nop
 8007b0c:	08008c93 	.word	0x08008c93
 8007b10:	08008ca4 	.word	0x08008ca4

08007b14 <__multiply>:
 8007b14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b18:	4614      	mov	r4, r2
 8007b1a:	690a      	ldr	r2, [r1, #16]
 8007b1c:	6923      	ldr	r3, [r4, #16]
 8007b1e:	429a      	cmp	r2, r3
 8007b20:	bfb8      	it	lt
 8007b22:	460b      	movlt	r3, r1
 8007b24:	460d      	mov	r5, r1
 8007b26:	bfbc      	itt	lt
 8007b28:	4625      	movlt	r5, r4
 8007b2a:	461c      	movlt	r4, r3
 8007b2c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8007b30:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007b34:	68ab      	ldr	r3, [r5, #8]
 8007b36:	6869      	ldr	r1, [r5, #4]
 8007b38:	eb0a 0709 	add.w	r7, sl, r9
 8007b3c:	42bb      	cmp	r3, r7
 8007b3e:	b085      	sub	sp, #20
 8007b40:	bfb8      	it	lt
 8007b42:	3101      	addlt	r1, #1
 8007b44:	f7ff fed4 	bl	80078f0 <_Balloc>
 8007b48:	b930      	cbnz	r0, 8007b58 <__multiply+0x44>
 8007b4a:	4602      	mov	r2, r0
 8007b4c:	4b42      	ldr	r3, [pc, #264]	; (8007c58 <__multiply+0x144>)
 8007b4e:	4843      	ldr	r0, [pc, #268]	; (8007c5c <__multiply+0x148>)
 8007b50:	f240 115d 	movw	r1, #349	; 0x15d
 8007b54:	f000 fbc6 	bl	80082e4 <__assert_func>
 8007b58:	f100 0614 	add.w	r6, r0, #20
 8007b5c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8007b60:	4633      	mov	r3, r6
 8007b62:	2200      	movs	r2, #0
 8007b64:	4543      	cmp	r3, r8
 8007b66:	d31e      	bcc.n	8007ba6 <__multiply+0x92>
 8007b68:	f105 0c14 	add.w	ip, r5, #20
 8007b6c:	f104 0314 	add.w	r3, r4, #20
 8007b70:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8007b74:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8007b78:	9202      	str	r2, [sp, #8]
 8007b7a:	ebac 0205 	sub.w	r2, ip, r5
 8007b7e:	3a15      	subs	r2, #21
 8007b80:	f022 0203 	bic.w	r2, r2, #3
 8007b84:	3204      	adds	r2, #4
 8007b86:	f105 0115 	add.w	r1, r5, #21
 8007b8a:	458c      	cmp	ip, r1
 8007b8c:	bf38      	it	cc
 8007b8e:	2204      	movcc	r2, #4
 8007b90:	9201      	str	r2, [sp, #4]
 8007b92:	9a02      	ldr	r2, [sp, #8]
 8007b94:	9303      	str	r3, [sp, #12]
 8007b96:	429a      	cmp	r2, r3
 8007b98:	d808      	bhi.n	8007bac <__multiply+0x98>
 8007b9a:	2f00      	cmp	r7, #0
 8007b9c:	dc55      	bgt.n	8007c4a <__multiply+0x136>
 8007b9e:	6107      	str	r7, [r0, #16]
 8007ba0:	b005      	add	sp, #20
 8007ba2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ba6:	f843 2b04 	str.w	r2, [r3], #4
 8007baa:	e7db      	b.n	8007b64 <__multiply+0x50>
 8007bac:	f8b3 a000 	ldrh.w	sl, [r3]
 8007bb0:	f1ba 0f00 	cmp.w	sl, #0
 8007bb4:	d020      	beq.n	8007bf8 <__multiply+0xe4>
 8007bb6:	f105 0e14 	add.w	lr, r5, #20
 8007bba:	46b1      	mov	r9, r6
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	f85e 4b04 	ldr.w	r4, [lr], #4
 8007bc2:	f8d9 b000 	ldr.w	fp, [r9]
 8007bc6:	b2a1      	uxth	r1, r4
 8007bc8:	fa1f fb8b 	uxth.w	fp, fp
 8007bcc:	fb0a b101 	mla	r1, sl, r1, fp
 8007bd0:	4411      	add	r1, r2
 8007bd2:	f8d9 2000 	ldr.w	r2, [r9]
 8007bd6:	0c24      	lsrs	r4, r4, #16
 8007bd8:	0c12      	lsrs	r2, r2, #16
 8007bda:	fb0a 2404 	mla	r4, sl, r4, r2
 8007bde:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8007be2:	b289      	uxth	r1, r1
 8007be4:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007be8:	45f4      	cmp	ip, lr
 8007bea:	f849 1b04 	str.w	r1, [r9], #4
 8007bee:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8007bf2:	d8e4      	bhi.n	8007bbe <__multiply+0xaa>
 8007bf4:	9901      	ldr	r1, [sp, #4]
 8007bf6:	5072      	str	r2, [r6, r1]
 8007bf8:	9a03      	ldr	r2, [sp, #12]
 8007bfa:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007bfe:	3304      	adds	r3, #4
 8007c00:	f1b9 0f00 	cmp.w	r9, #0
 8007c04:	d01f      	beq.n	8007c46 <__multiply+0x132>
 8007c06:	6834      	ldr	r4, [r6, #0]
 8007c08:	f105 0114 	add.w	r1, r5, #20
 8007c0c:	46b6      	mov	lr, r6
 8007c0e:	f04f 0a00 	mov.w	sl, #0
 8007c12:	880a      	ldrh	r2, [r1, #0]
 8007c14:	f8be b002 	ldrh.w	fp, [lr, #2]
 8007c18:	fb09 b202 	mla	r2, r9, r2, fp
 8007c1c:	4492      	add	sl, r2
 8007c1e:	b2a4      	uxth	r4, r4
 8007c20:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8007c24:	f84e 4b04 	str.w	r4, [lr], #4
 8007c28:	f851 4b04 	ldr.w	r4, [r1], #4
 8007c2c:	f8be 2000 	ldrh.w	r2, [lr]
 8007c30:	0c24      	lsrs	r4, r4, #16
 8007c32:	fb09 2404 	mla	r4, r9, r4, r2
 8007c36:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8007c3a:	458c      	cmp	ip, r1
 8007c3c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007c40:	d8e7      	bhi.n	8007c12 <__multiply+0xfe>
 8007c42:	9a01      	ldr	r2, [sp, #4]
 8007c44:	50b4      	str	r4, [r6, r2]
 8007c46:	3604      	adds	r6, #4
 8007c48:	e7a3      	b.n	8007b92 <__multiply+0x7e>
 8007c4a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d1a5      	bne.n	8007b9e <__multiply+0x8a>
 8007c52:	3f01      	subs	r7, #1
 8007c54:	e7a1      	b.n	8007b9a <__multiply+0x86>
 8007c56:	bf00      	nop
 8007c58:	08008c93 	.word	0x08008c93
 8007c5c:	08008ca4 	.word	0x08008ca4

08007c60 <__pow5mult>:
 8007c60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c64:	4615      	mov	r5, r2
 8007c66:	f012 0203 	ands.w	r2, r2, #3
 8007c6a:	4606      	mov	r6, r0
 8007c6c:	460f      	mov	r7, r1
 8007c6e:	d007      	beq.n	8007c80 <__pow5mult+0x20>
 8007c70:	4c25      	ldr	r4, [pc, #148]	; (8007d08 <__pow5mult+0xa8>)
 8007c72:	3a01      	subs	r2, #1
 8007c74:	2300      	movs	r3, #0
 8007c76:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007c7a:	f7ff fe9b 	bl	80079b4 <__multadd>
 8007c7e:	4607      	mov	r7, r0
 8007c80:	10ad      	asrs	r5, r5, #2
 8007c82:	d03d      	beq.n	8007d00 <__pow5mult+0xa0>
 8007c84:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007c86:	b97c      	cbnz	r4, 8007ca8 <__pow5mult+0x48>
 8007c88:	2010      	movs	r0, #16
 8007c8a:	f7fe f8a3 	bl	8005dd4 <malloc>
 8007c8e:	4602      	mov	r2, r0
 8007c90:	6270      	str	r0, [r6, #36]	; 0x24
 8007c92:	b928      	cbnz	r0, 8007ca0 <__pow5mult+0x40>
 8007c94:	4b1d      	ldr	r3, [pc, #116]	; (8007d0c <__pow5mult+0xac>)
 8007c96:	481e      	ldr	r0, [pc, #120]	; (8007d10 <__pow5mult+0xb0>)
 8007c98:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007c9c:	f000 fb22 	bl	80082e4 <__assert_func>
 8007ca0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007ca4:	6004      	str	r4, [r0, #0]
 8007ca6:	60c4      	str	r4, [r0, #12]
 8007ca8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007cac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007cb0:	b94c      	cbnz	r4, 8007cc6 <__pow5mult+0x66>
 8007cb2:	f240 2171 	movw	r1, #625	; 0x271
 8007cb6:	4630      	mov	r0, r6
 8007cb8:	f7ff ff16 	bl	8007ae8 <__i2b>
 8007cbc:	2300      	movs	r3, #0
 8007cbe:	f8c8 0008 	str.w	r0, [r8, #8]
 8007cc2:	4604      	mov	r4, r0
 8007cc4:	6003      	str	r3, [r0, #0]
 8007cc6:	f04f 0900 	mov.w	r9, #0
 8007cca:	07eb      	lsls	r3, r5, #31
 8007ccc:	d50a      	bpl.n	8007ce4 <__pow5mult+0x84>
 8007cce:	4639      	mov	r1, r7
 8007cd0:	4622      	mov	r2, r4
 8007cd2:	4630      	mov	r0, r6
 8007cd4:	f7ff ff1e 	bl	8007b14 <__multiply>
 8007cd8:	4639      	mov	r1, r7
 8007cda:	4680      	mov	r8, r0
 8007cdc:	4630      	mov	r0, r6
 8007cde:	f7ff fe47 	bl	8007970 <_Bfree>
 8007ce2:	4647      	mov	r7, r8
 8007ce4:	106d      	asrs	r5, r5, #1
 8007ce6:	d00b      	beq.n	8007d00 <__pow5mult+0xa0>
 8007ce8:	6820      	ldr	r0, [r4, #0]
 8007cea:	b938      	cbnz	r0, 8007cfc <__pow5mult+0x9c>
 8007cec:	4622      	mov	r2, r4
 8007cee:	4621      	mov	r1, r4
 8007cf0:	4630      	mov	r0, r6
 8007cf2:	f7ff ff0f 	bl	8007b14 <__multiply>
 8007cf6:	6020      	str	r0, [r4, #0]
 8007cf8:	f8c0 9000 	str.w	r9, [r0]
 8007cfc:	4604      	mov	r4, r0
 8007cfe:	e7e4      	b.n	8007cca <__pow5mult+0x6a>
 8007d00:	4638      	mov	r0, r7
 8007d02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d06:	bf00      	nop
 8007d08:	08008df8 	.word	0x08008df8
 8007d0c:	08008c1d 	.word	0x08008c1d
 8007d10:	08008ca4 	.word	0x08008ca4

08007d14 <__lshift>:
 8007d14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d18:	460c      	mov	r4, r1
 8007d1a:	6849      	ldr	r1, [r1, #4]
 8007d1c:	6923      	ldr	r3, [r4, #16]
 8007d1e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007d22:	68a3      	ldr	r3, [r4, #8]
 8007d24:	4607      	mov	r7, r0
 8007d26:	4691      	mov	r9, r2
 8007d28:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007d2c:	f108 0601 	add.w	r6, r8, #1
 8007d30:	42b3      	cmp	r3, r6
 8007d32:	db0b      	blt.n	8007d4c <__lshift+0x38>
 8007d34:	4638      	mov	r0, r7
 8007d36:	f7ff fddb 	bl	80078f0 <_Balloc>
 8007d3a:	4605      	mov	r5, r0
 8007d3c:	b948      	cbnz	r0, 8007d52 <__lshift+0x3e>
 8007d3e:	4602      	mov	r2, r0
 8007d40:	4b28      	ldr	r3, [pc, #160]	; (8007de4 <__lshift+0xd0>)
 8007d42:	4829      	ldr	r0, [pc, #164]	; (8007de8 <__lshift+0xd4>)
 8007d44:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007d48:	f000 facc 	bl	80082e4 <__assert_func>
 8007d4c:	3101      	adds	r1, #1
 8007d4e:	005b      	lsls	r3, r3, #1
 8007d50:	e7ee      	b.n	8007d30 <__lshift+0x1c>
 8007d52:	2300      	movs	r3, #0
 8007d54:	f100 0114 	add.w	r1, r0, #20
 8007d58:	f100 0210 	add.w	r2, r0, #16
 8007d5c:	4618      	mov	r0, r3
 8007d5e:	4553      	cmp	r3, sl
 8007d60:	db33      	blt.n	8007dca <__lshift+0xb6>
 8007d62:	6920      	ldr	r0, [r4, #16]
 8007d64:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007d68:	f104 0314 	add.w	r3, r4, #20
 8007d6c:	f019 091f 	ands.w	r9, r9, #31
 8007d70:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007d74:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007d78:	d02b      	beq.n	8007dd2 <__lshift+0xbe>
 8007d7a:	f1c9 0e20 	rsb	lr, r9, #32
 8007d7e:	468a      	mov	sl, r1
 8007d80:	2200      	movs	r2, #0
 8007d82:	6818      	ldr	r0, [r3, #0]
 8007d84:	fa00 f009 	lsl.w	r0, r0, r9
 8007d88:	4302      	orrs	r2, r0
 8007d8a:	f84a 2b04 	str.w	r2, [sl], #4
 8007d8e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d92:	459c      	cmp	ip, r3
 8007d94:	fa22 f20e 	lsr.w	r2, r2, lr
 8007d98:	d8f3      	bhi.n	8007d82 <__lshift+0x6e>
 8007d9a:	ebac 0304 	sub.w	r3, ip, r4
 8007d9e:	3b15      	subs	r3, #21
 8007da0:	f023 0303 	bic.w	r3, r3, #3
 8007da4:	3304      	adds	r3, #4
 8007da6:	f104 0015 	add.w	r0, r4, #21
 8007daa:	4584      	cmp	ip, r0
 8007dac:	bf38      	it	cc
 8007dae:	2304      	movcc	r3, #4
 8007db0:	50ca      	str	r2, [r1, r3]
 8007db2:	b10a      	cbz	r2, 8007db8 <__lshift+0xa4>
 8007db4:	f108 0602 	add.w	r6, r8, #2
 8007db8:	3e01      	subs	r6, #1
 8007dba:	4638      	mov	r0, r7
 8007dbc:	612e      	str	r6, [r5, #16]
 8007dbe:	4621      	mov	r1, r4
 8007dc0:	f7ff fdd6 	bl	8007970 <_Bfree>
 8007dc4:	4628      	mov	r0, r5
 8007dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007dca:	f842 0f04 	str.w	r0, [r2, #4]!
 8007dce:	3301      	adds	r3, #1
 8007dd0:	e7c5      	b.n	8007d5e <__lshift+0x4a>
 8007dd2:	3904      	subs	r1, #4
 8007dd4:	f853 2b04 	ldr.w	r2, [r3], #4
 8007dd8:	f841 2f04 	str.w	r2, [r1, #4]!
 8007ddc:	459c      	cmp	ip, r3
 8007dde:	d8f9      	bhi.n	8007dd4 <__lshift+0xc0>
 8007de0:	e7ea      	b.n	8007db8 <__lshift+0xa4>
 8007de2:	bf00      	nop
 8007de4:	08008c93 	.word	0x08008c93
 8007de8:	08008ca4 	.word	0x08008ca4

08007dec <__mcmp>:
 8007dec:	b530      	push	{r4, r5, lr}
 8007dee:	6902      	ldr	r2, [r0, #16]
 8007df0:	690c      	ldr	r4, [r1, #16]
 8007df2:	1b12      	subs	r2, r2, r4
 8007df4:	d10e      	bne.n	8007e14 <__mcmp+0x28>
 8007df6:	f100 0314 	add.w	r3, r0, #20
 8007dfa:	3114      	adds	r1, #20
 8007dfc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007e00:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007e04:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007e08:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007e0c:	42a5      	cmp	r5, r4
 8007e0e:	d003      	beq.n	8007e18 <__mcmp+0x2c>
 8007e10:	d305      	bcc.n	8007e1e <__mcmp+0x32>
 8007e12:	2201      	movs	r2, #1
 8007e14:	4610      	mov	r0, r2
 8007e16:	bd30      	pop	{r4, r5, pc}
 8007e18:	4283      	cmp	r3, r0
 8007e1a:	d3f3      	bcc.n	8007e04 <__mcmp+0x18>
 8007e1c:	e7fa      	b.n	8007e14 <__mcmp+0x28>
 8007e1e:	f04f 32ff 	mov.w	r2, #4294967295
 8007e22:	e7f7      	b.n	8007e14 <__mcmp+0x28>

08007e24 <__mdiff>:
 8007e24:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e28:	460c      	mov	r4, r1
 8007e2a:	4606      	mov	r6, r0
 8007e2c:	4611      	mov	r1, r2
 8007e2e:	4620      	mov	r0, r4
 8007e30:	4617      	mov	r7, r2
 8007e32:	f7ff ffdb 	bl	8007dec <__mcmp>
 8007e36:	1e05      	subs	r5, r0, #0
 8007e38:	d110      	bne.n	8007e5c <__mdiff+0x38>
 8007e3a:	4629      	mov	r1, r5
 8007e3c:	4630      	mov	r0, r6
 8007e3e:	f7ff fd57 	bl	80078f0 <_Balloc>
 8007e42:	b930      	cbnz	r0, 8007e52 <__mdiff+0x2e>
 8007e44:	4b39      	ldr	r3, [pc, #228]	; (8007f2c <__mdiff+0x108>)
 8007e46:	4602      	mov	r2, r0
 8007e48:	f240 2132 	movw	r1, #562	; 0x232
 8007e4c:	4838      	ldr	r0, [pc, #224]	; (8007f30 <__mdiff+0x10c>)
 8007e4e:	f000 fa49 	bl	80082e4 <__assert_func>
 8007e52:	2301      	movs	r3, #1
 8007e54:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007e58:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e5c:	bfa4      	itt	ge
 8007e5e:	463b      	movge	r3, r7
 8007e60:	4627      	movge	r7, r4
 8007e62:	4630      	mov	r0, r6
 8007e64:	6879      	ldr	r1, [r7, #4]
 8007e66:	bfa6      	itte	ge
 8007e68:	461c      	movge	r4, r3
 8007e6a:	2500      	movge	r5, #0
 8007e6c:	2501      	movlt	r5, #1
 8007e6e:	f7ff fd3f 	bl	80078f0 <_Balloc>
 8007e72:	b920      	cbnz	r0, 8007e7e <__mdiff+0x5a>
 8007e74:	4b2d      	ldr	r3, [pc, #180]	; (8007f2c <__mdiff+0x108>)
 8007e76:	4602      	mov	r2, r0
 8007e78:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007e7c:	e7e6      	b.n	8007e4c <__mdiff+0x28>
 8007e7e:	693e      	ldr	r6, [r7, #16]
 8007e80:	60c5      	str	r5, [r0, #12]
 8007e82:	6925      	ldr	r5, [r4, #16]
 8007e84:	f107 0114 	add.w	r1, r7, #20
 8007e88:	f104 0914 	add.w	r9, r4, #20
 8007e8c:	f100 0e14 	add.w	lr, r0, #20
 8007e90:	f107 0210 	add.w	r2, r7, #16
 8007e94:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8007e98:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8007e9c:	46f2      	mov	sl, lr
 8007e9e:	2700      	movs	r7, #0
 8007ea0:	f859 3b04 	ldr.w	r3, [r9], #4
 8007ea4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007ea8:	fa1f f883 	uxth.w	r8, r3
 8007eac:	fa17 f78b 	uxtah	r7, r7, fp
 8007eb0:	0c1b      	lsrs	r3, r3, #16
 8007eb2:	eba7 0808 	sub.w	r8, r7, r8
 8007eb6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007eba:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007ebe:	fa1f f888 	uxth.w	r8, r8
 8007ec2:	141f      	asrs	r7, r3, #16
 8007ec4:	454d      	cmp	r5, r9
 8007ec6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007eca:	f84a 3b04 	str.w	r3, [sl], #4
 8007ece:	d8e7      	bhi.n	8007ea0 <__mdiff+0x7c>
 8007ed0:	1b2b      	subs	r3, r5, r4
 8007ed2:	3b15      	subs	r3, #21
 8007ed4:	f023 0303 	bic.w	r3, r3, #3
 8007ed8:	3304      	adds	r3, #4
 8007eda:	3415      	adds	r4, #21
 8007edc:	42a5      	cmp	r5, r4
 8007ede:	bf38      	it	cc
 8007ee0:	2304      	movcc	r3, #4
 8007ee2:	4419      	add	r1, r3
 8007ee4:	4473      	add	r3, lr
 8007ee6:	469e      	mov	lr, r3
 8007ee8:	460d      	mov	r5, r1
 8007eea:	4565      	cmp	r5, ip
 8007eec:	d30e      	bcc.n	8007f0c <__mdiff+0xe8>
 8007eee:	f10c 0203 	add.w	r2, ip, #3
 8007ef2:	1a52      	subs	r2, r2, r1
 8007ef4:	f022 0203 	bic.w	r2, r2, #3
 8007ef8:	3903      	subs	r1, #3
 8007efa:	458c      	cmp	ip, r1
 8007efc:	bf38      	it	cc
 8007efe:	2200      	movcc	r2, #0
 8007f00:	441a      	add	r2, r3
 8007f02:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007f06:	b17b      	cbz	r3, 8007f28 <__mdiff+0x104>
 8007f08:	6106      	str	r6, [r0, #16]
 8007f0a:	e7a5      	b.n	8007e58 <__mdiff+0x34>
 8007f0c:	f855 8b04 	ldr.w	r8, [r5], #4
 8007f10:	fa17 f488 	uxtah	r4, r7, r8
 8007f14:	1422      	asrs	r2, r4, #16
 8007f16:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8007f1a:	b2a4      	uxth	r4, r4
 8007f1c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8007f20:	f84e 4b04 	str.w	r4, [lr], #4
 8007f24:	1417      	asrs	r7, r2, #16
 8007f26:	e7e0      	b.n	8007eea <__mdiff+0xc6>
 8007f28:	3e01      	subs	r6, #1
 8007f2a:	e7ea      	b.n	8007f02 <__mdiff+0xde>
 8007f2c:	08008c93 	.word	0x08008c93
 8007f30:	08008ca4 	.word	0x08008ca4

08007f34 <__d2b>:
 8007f34:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007f38:	4689      	mov	r9, r1
 8007f3a:	2101      	movs	r1, #1
 8007f3c:	ec57 6b10 	vmov	r6, r7, d0
 8007f40:	4690      	mov	r8, r2
 8007f42:	f7ff fcd5 	bl	80078f0 <_Balloc>
 8007f46:	4604      	mov	r4, r0
 8007f48:	b930      	cbnz	r0, 8007f58 <__d2b+0x24>
 8007f4a:	4602      	mov	r2, r0
 8007f4c:	4b25      	ldr	r3, [pc, #148]	; (8007fe4 <__d2b+0xb0>)
 8007f4e:	4826      	ldr	r0, [pc, #152]	; (8007fe8 <__d2b+0xb4>)
 8007f50:	f240 310a 	movw	r1, #778	; 0x30a
 8007f54:	f000 f9c6 	bl	80082e4 <__assert_func>
 8007f58:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007f5c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007f60:	bb35      	cbnz	r5, 8007fb0 <__d2b+0x7c>
 8007f62:	2e00      	cmp	r6, #0
 8007f64:	9301      	str	r3, [sp, #4]
 8007f66:	d028      	beq.n	8007fba <__d2b+0x86>
 8007f68:	4668      	mov	r0, sp
 8007f6a:	9600      	str	r6, [sp, #0]
 8007f6c:	f7ff fd8c 	bl	8007a88 <__lo0bits>
 8007f70:	9900      	ldr	r1, [sp, #0]
 8007f72:	b300      	cbz	r0, 8007fb6 <__d2b+0x82>
 8007f74:	9a01      	ldr	r2, [sp, #4]
 8007f76:	f1c0 0320 	rsb	r3, r0, #32
 8007f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8007f7e:	430b      	orrs	r3, r1
 8007f80:	40c2      	lsrs	r2, r0
 8007f82:	6163      	str	r3, [r4, #20]
 8007f84:	9201      	str	r2, [sp, #4]
 8007f86:	9b01      	ldr	r3, [sp, #4]
 8007f88:	61a3      	str	r3, [r4, #24]
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	bf14      	ite	ne
 8007f8e:	2202      	movne	r2, #2
 8007f90:	2201      	moveq	r2, #1
 8007f92:	6122      	str	r2, [r4, #16]
 8007f94:	b1d5      	cbz	r5, 8007fcc <__d2b+0x98>
 8007f96:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007f9a:	4405      	add	r5, r0
 8007f9c:	f8c9 5000 	str.w	r5, [r9]
 8007fa0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007fa4:	f8c8 0000 	str.w	r0, [r8]
 8007fa8:	4620      	mov	r0, r4
 8007faa:	b003      	add	sp, #12
 8007fac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007fb0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007fb4:	e7d5      	b.n	8007f62 <__d2b+0x2e>
 8007fb6:	6161      	str	r1, [r4, #20]
 8007fb8:	e7e5      	b.n	8007f86 <__d2b+0x52>
 8007fba:	a801      	add	r0, sp, #4
 8007fbc:	f7ff fd64 	bl	8007a88 <__lo0bits>
 8007fc0:	9b01      	ldr	r3, [sp, #4]
 8007fc2:	6163      	str	r3, [r4, #20]
 8007fc4:	2201      	movs	r2, #1
 8007fc6:	6122      	str	r2, [r4, #16]
 8007fc8:	3020      	adds	r0, #32
 8007fca:	e7e3      	b.n	8007f94 <__d2b+0x60>
 8007fcc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007fd0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007fd4:	f8c9 0000 	str.w	r0, [r9]
 8007fd8:	6918      	ldr	r0, [r3, #16]
 8007fda:	f7ff fd35 	bl	8007a48 <__hi0bits>
 8007fde:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007fe2:	e7df      	b.n	8007fa4 <__d2b+0x70>
 8007fe4:	08008c93 	.word	0x08008c93
 8007fe8:	08008ca4 	.word	0x08008ca4

08007fec <_calloc_r>:
 8007fec:	b513      	push	{r0, r1, r4, lr}
 8007fee:	434a      	muls	r2, r1
 8007ff0:	4611      	mov	r1, r2
 8007ff2:	9201      	str	r2, [sp, #4]
 8007ff4:	f7fd ff5c 	bl	8005eb0 <_malloc_r>
 8007ff8:	4604      	mov	r4, r0
 8007ffa:	b118      	cbz	r0, 8008004 <_calloc_r+0x18>
 8007ffc:	9a01      	ldr	r2, [sp, #4]
 8007ffe:	2100      	movs	r1, #0
 8008000:	f7fd fefe 	bl	8005e00 <memset>
 8008004:	4620      	mov	r0, r4
 8008006:	b002      	add	sp, #8
 8008008:	bd10      	pop	{r4, pc}

0800800a <__ssputs_r>:
 800800a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800800e:	688e      	ldr	r6, [r1, #8]
 8008010:	429e      	cmp	r6, r3
 8008012:	4682      	mov	sl, r0
 8008014:	460c      	mov	r4, r1
 8008016:	4690      	mov	r8, r2
 8008018:	461f      	mov	r7, r3
 800801a:	d838      	bhi.n	800808e <__ssputs_r+0x84>
 800801c:	898a      	ldrh	r2, [r1, #12]
 800801e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008022:	d032      	beq.n	800808a <__ssputs_r+0x80>
 8008024:	6825      	ldr	r5, [r4, #0]
 8008026:	6909      	ldr	r1, [r1, #16]
 8008028:	eba5 0901 	sub.w	r9, r5, r1
 800802c:	6965      	ldr	r5, [r4, #20]
 800802e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008032:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008036:	3301      	adds	r3, #1
 8008038:	444b      	add	r3, r9
 800803a:	106d      	asrs	r5, r5, #1
 800803c:	429d      	cmp	r5, r3
 800803e:	bf38      	it	cc
 8008040:	461d      	movcc	r5, r3
 8008042:	0553      	lsls	r3, r2, #21
 8008044:	d531      	bpl.n	80080aa <__ssputs_r+0xa0>
 8008046:	4629      	mov	r1, r5
 8008048:	f7fd ff32 	bl	8005eb0 <_malloc_r>
 800804c:	4606      	mov	r6, r0
 800804e:	b950      	cbnz	r0, 8008066 <__ssputs_r+0x5c>
 8008050:	230c      	movs	r3, #12
 8008052:	f8ca 3000 	str.w	r3, [sl]
 8008056:	89a3      	ldrh	r3, [r4, #12]
 8008058:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800805c:	81a3      	strh	r3, [r4, #12]
 800805e:	f04f 30ff 	mov.w	r0, #4294967295
 8008062:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008066:	6921      	ldr	r1, [r4, #16]
 8008068:	464a      	mov	r2, r9
 800806a:	f7fd febb 	bl	8005de4 <memcpy>
 800806e:	89a3      	ldrh	r3, [r4, #12]
 8008070:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008074:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008078:	81a3      	strh	r3, [r4, #12]
 800807a:	6126      	str	r6, [r4, #16]
 800807c:	6165      	str	r5, [r4, #20]
 800807e:	444e      	add	r6, r9
 8008080:	eba5 0509 	sub.w	r5, r5, r9
 8008084:	6026      	str	r6, [r4, #0]
 8008086:	60a5      	str	r5, [r4, #8]
 8008088:	463e      	mov	r6, r7
 800808a:	42be      	cmp	r6, r7
 800808c:	d900      	bls.n	8008090 <__ssputs_r+0x86>
 800808e:	463e      	mov	r6, r7
 8008090:	4632      	mov	r2, r6
 8008092:	6820      	ldr	r0, [r4, #0]
 8008094:	4641      	mov	r1, r8
 8008096:	f000 f967 	bl	8008368 <memmove>
 800809a:	68a3      	ldr	r3, [r4, #8]
 800809c:	6822      	ldr	r2, [r4, #0]
 800809e:	1b9b      	subs	r3, r3, r6
 80080a0:	4432      	add	r2, r6
 80080a2:	60a3      	str	r3, [r4, #8]
 80080a4:	6022      	str	r2, [r4, #0]
 80080a6:	2000      	movs	r0, #0
 80080a8:	e7db      	b.n	8008062 <__ssputs_r+0x58>
 80080aa:	462a      	mov	r2, r5
 80080ac:	f000 f976 	bl	800839c <_realloc_r>
 80080b0:	4606      	mov	r6, r0
 80080b2:	2800      	cmp	r0, #0
 80080b4:	d1e1      	bne.n	800807a <__ssputs_r+0x70>
 80080b6:	6921      	ldr	r1, [r4, #16]
 80080b8:	4650      	mov	r0, sl
 80080ba:	f7fd fea9 	bl	8005e10 <_free_r>
 80080be:	e7c7      	b.n	8008050 <__ssputs_r+0x46>

080080c0 <_svfiprintf_r>:
 80080c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080c4:	4698      	mov	r8, r3
 80080c6:	898b      	ldrh	r3, [r1, #12]
 80080c8:	061b      	lsls	r3, r3, #24
 80080ca:	b09d      	sub	sp, #116	; 0x74
 80080cc:	4607      	mov	r7, r0
 80080ce:	460d      	mov	r5, r1
 80080d0:	4614      	mov	r4, r2
 80080d2:	d50e      	bpl.n	80080f2 <_svfiprintf_r+0x32>
 80080d4:	690b      	ldr	r3, [r1, #16]
 80080d6:	b963      	cbnz	r3, 80080f2 <_svfiprintf_r+0x32>
 80080d8:	2140      	movs	r1, #64	; 0x40
 80080da:	f7fd fee9 	bl	8005eb0 <_malloc_r>
 80080de:	6028      	str	r0, [r5, #0]
 80080e0:	6128      	str	r0, [r5, #16]
 80080e2:	b920      	cbnz	r0, 80080ee <_svfiprintf_r+0x2e>
 80080e4:	230c      	movs	r3, #12
 80080e6:	603b      	str	r3, [r7, #0]
 80080e8:	f04f 30ff 	mov.w	r0, #4294967295
 80080ec:	e0d1      	b.n	8008292 <_svfiprintf_r+0x1d2>
 80080ee:	2340      	movs	r3, #64	; 0x40
 80080f0:	616b      	str	r3, [r5, #20]
 80080f2:	2300      	movs	r3, #0
 80080f4:	9309      	str	r3, [sp, #36]	; 0x24
 80080f6:	2320      	movs	r3, #32
 80080f8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80080fc:	f8cd 800c 	str.w	r8, [sp, #12]
 8008100:	2330      	movs	r3, #48	; 0x30
 8008102:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80082ac <_svfiprintf_r+0x1ec>
 8008106:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800810a:	f04f 0901 	mov.w	r9, #1
 800810e:	4623      	mov	r3, r4
 8008110:	469a      	mov	sl, r3
 8008112:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008116:	b10a      	cbz	r2, 800811c <_svfiprintf_r+0x5c>
 8008118:	2a25      	cmp	r2, #37	; 0x25
 800811a:	d1f9      	bne.n	8008110 <_svfiprintf_r+0x50>
 800811c:	ebba 0b04 	subs.w	fp, sl, r4
 8008120:	d00b      	beq.n	800813a <_svfiprintf_r+0x7a>
 8008122:	465b      	mov	r3, fp
 8008124:	4622      	mov	r2, r4
 8008126:	4629      	mov	r1, r5
 8008128:	4638      	mov	r0, r7
 800812a:	f7ff ff6e 	bl	800800a <__ssputs_r>
 800812e:	3001      	adds	r0, #1
 8008130:	f000 80aa 	beq.w	8008288 <_svfiprintf_r+0x1c8>
 8008134:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008136:	445a      	add	r2, fp
 8008138:	9209      	str	r2, [sp, #36]	; 0x24
 800813a:	f89a 3000 	ldrb.w	r3, [sl]
 800813e:	2b00      	cmp	r3, #0
 8008140:	f000 80a2 	beq.w	8008288 <_svfiprintf_r+0x1c8>
 8008144:	2300      	movs	r3, #0
 8008146:	f04f 32ff 	mov.w	r2, #4294967295
 800814a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800814e:	f10a 0a01 	add.w	sl, sl, #1
 8008152:	9304      	str	r3, [sp, #16]
 8008154:	9307      	str	r3, [sp, #28]
 8008156:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800815a:	931a      	str	r3, [sp, #104]	; 0x68
 800815c:	4654      	mov	r4, sl
 800815e:	2205      	movs	r2, #5
 8008160:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008164:	4851      	ldr	r0, [pc, #324]	; (80082ac <_svfiprintf_r+0x1ec>)
 8008166:	f7f8 f84b 	bl	8000200 <memchr>
 800816a:	9a04      	ldr	r2, [sp, #16]
 800816c:	b9d8      	cbnz	r0, 80081a6 <_svfiprintf_r+0xe6>
 800816e:	06d0      	lsls	r0, r2, #27
 8008170:	bf44      	itt	mi
 8008172:	2320      	movmi	r3, #32
 8008174:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008178:	0711      	lsls	r1, r2, #28
 800817a:	bf44      	itt	mi
 800817c:	232b      	movmi	r3, #43	; 0x2b
 800817e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008182:	f89a 3000 	ldrb.w	r3, [sl]
 8008186:	2b2a      	cmp	r3, #42	; 0x2a
 8008188:	d015      	beq.n	80081b6 <_svfiprintf_r+0xf6>
 800818a:	9a07      	ldr	r2, [sp, #28]
 800818c:	4654      	mov	r4, sl
 800818e:	2000      	movs	r0, #0
 8008190:	f04f 0c0a 	mov.w	ip, #10
 8008194:	4621      	mov	r1, r4
 8008196:	f811 3b01 	ldrb.w	r3, [r1], #1
 800819a:	3b30      	subs	r3, #48	; 0x30
 800819c:	2b09      	cmp	r3, #9
 800819e:	d94e      	bls.n	800823e <_svfiprintf_r+0x17e>
 80081a0:	b1b0      	cbz	r0, 80081d0 <_svfiprintf_r+0x110>
 80081a2:	9207      	str	r2, [sp, #28]
 80081a4:	e014      	b.n	80081d0 <_svfiprintf_r+0x110>
 80081a6:	eba0 0308 	sub.w	r3, r0, r8
 80081aa:	fa09 f303 	lsl.w	r3, r9, r3
 80081ae:	4313      	orrs	r3, r2
 80081b0:	9304      	str	r3, [sp, #16]
 80081b2:	46a2      	mov	sl, r4
 80081b4:	e7d2      	b.n	800815c <_svfiprintf_r+0x9c>
 80081b6:	9b03      	ldr	r3, [sp, #12]
 80081b8:	1d19      	adds	r1, r3, #4
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	9103      	str	r1, [sp, #12]
 80081be:	2b00      	cmp	r3, #0
 80081c0:	bfbb      	ittet	lt
 80081c2:	425b      	neglt	r3, r3
 80081c4:	f042 0202 	orrlt.w	r2, r2, #2
 80081c8:	9307      	strge	r3, [sp, #28]
 80081ca:	9307      	strlt	r3, [sp, #28]
 80081cc:	bfb8      	it	lt
 80081ce:	9204      	strlt	r2, [sp, #16]
 80081d0:	7823      	ldrb	r3, [r4, #0]
 80081d2:	2b2e      	cmp	r3, #46	; 0x2e
 80081d4:	d10c      	bne.n	80081f0 <_svfiprintf_r+0x130>
 80081d6:	7863      	ldrb	r3, [r4, #1]
 80081d8:	2b2a      	cmp	r3, #42	; 0x2a
 80081da:	d135      	bne.n	8008248 <_svfiprintf_r+0x188>
 80081dc:	9b03      	ldr	r3, [sp, #12]
 80081de:	1d1a      	adds	r2, r3, #4
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	9203      	str	r2, [sp, #12]
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	bfb8      	it	lt
 80081e8:	f04f 33ff 	movlt.w	r3, #4294967295
 80081ec:	3402      	adds	r4, #2
 80081ee:	9305      	str	r3, [sp, #20]
 80081f0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80082bc <_svfiprintf_r+0x1fc>
 80081f4:	7821      	ldrb	r1, [r4, #0]
 80081f6:	2203      	movs	r2, #3
 80081f8:	4650      	mov	r0, sl
 80081fa:	f7f8 f801 	bl	8000200 <memchr>
 80081fe:	b140      	cbz	r0, 8008212 <_svfiprintf_r+0x152>
 8008200:	2340      	movs	r3, #64	; 0x40
 8008202:	eba0 000a 	sub.w	r0, r0, sl
 8008206:	fa03 f000 	lsl.w	r0, r3, r0
 800820a:	9b04      	ldr	r3, [sp, #16]
 800820c:	4303      	orrs	r3, r0
 800820e:	3401      	adds	r4, #1
 8008210:	9304      	str	r3, [sp, #16]
 8008212:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008216:	4826      	ldr	r0, [pc, #152]	; (80082b0 <_svfiprintf_r+0x1f0>)
 8008218:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800821c:	2206      	movs	r2, #6
 800821e:	f7f7 ffef 	bl	8000200 <memchr>
 8008222:	2800      	cmp	r0, #0
 8008224:	d038      	beq.n	8008298 <_svfiprintf_r+0x1d8>
 8008226:	4b23      	ldr	r3, [pc, #140]	; (80082b4 <_svfiprintf_r+0x1f4>)
 8008228:	bb1b      	cbnz	r3, 8008272 <_svfiprintf_r+0x1b2>
 800822a:	9b03      	ldr	r3, [sp, #12]
 800822c:	3307      	adds	r3, #7
 800822e:	f023 0307 	bic.w	r3, r3, #7
 8008232:	3308      	adds	r3, #8
 8008234:	9303      	str	r3, [sp, #12]
 8008236:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008238:	4433      	add	r3, r6
 800823a:	9309      	str	r3, [sp, #36]	; 0x24
 800823c:	e767      	b.n	800810e <_svfiprintf_r+0x4e>
 800823e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008242:	460c      	mov	r4, r1
 8008244:	2001      	movs	r0, #1
 8008246:	e7a5      	b.n	8008194 <_svfiprintf_r+0xd4>
 8008248:	2300      	movs	r3, #0
 800824a:	3401      	adds	r4, #1
 800824c:	9305      	str	r3, [sp, #20]
 800824e:	4619      	mov	r1, r3
 8008250:	f04f 0c0a 	mov.w	ip, #10
 8008254:	4620      	mov	r0, r4
 8008256:	f810 2b01 	ldrb.w	r2, [r0], #1
 800825a:	3a30      	subs	r2, #48	; 0x30
 800825c:	2a09      	cmp	r2, #9
 800825e:	d903      	bls.n	8008268 <_svfiprintf_r+0x1a8>
 8008260:	2b00      	cmp	r3, #0
 8008262:	d0c5      	beq.n	80081f0 <_svfiprintf_r+0x130>
 8008264:	9105      	str	r1, [sp, #20]
 8008266:	e7c3      	b.n	80081f0 <_svfiprintf_r+0x130>
 8008268:	fb0c 2101 	mla	r1, ip, r1, r2
 800826c:	4604      	mov	r4, r0
 800826e:	2301      	movs	r3, #1
 8008270:	e7f0      	b.n	8008254 <_svfiprintf_r+0x194>
 8008272:	ab03      	add	r3, sp, #12
 8008274:	9300      	str	r3, [sp, #0]
 8008276:	462a      	mov	r2, r5
 8008278:	4b0f      	ldr	r3, [pc, #60]	; (80082b8 <_svfiprintf_r+0x1f8>)
 800827a:	a904      	add	r1, sp, #16
 800827c:	4638      	mov	r0, r7
 800827e:	f7fd ff11 	bl	80060a4 <_printf_float>
 8008282:	1c42      	adds	r2, r0, #1
 8008284:	4606      	mov	r6, r0
 8008286:	d1d6      	bne.n	8008236 <_svfiprintf_r+0x176>
 8008288:	89ab      	ldrh	r3, [r5, #12]
 800828a:	065b      	lsls	r3, r3, #25
 800828c:	f53f af2c 	bmi.w	80080e8 <_svfiprintf_r+0x28>
 8008290:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008292:	b01d      	add	sp, #116	; 0x74
 8008294:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008298:	ab03      	add	r3, sp, #12
 800829a:	9300      	str	r3, [sp, #0]
 800829c:	462a      	mov	r2, r5
 800829e:	4b06      	ldr	r3, [pc, #24]	; (80082b8 <_svfiprintf_r+0x1f8>)
 80082a0:	a904      	add	r1, sp, #16
 80082a2:	4638      	mov	r0, r7
 80082a4:	f7fe f9a2 	bl	80065ec <_printf_i>
 80082a8:	e7eb      	b.n	8008282 <_svfiprintf_r+0x1c2>
 80082aa:	bf00      	nop
 80082ac:	08008e04 	.word	0x08008e04
 80082b0:	08008e0e 	.word	0x08008e0e
 80082b4:	080060a5 	.word	0x080060a5
 80082b8:	0800800b 	.word	0x0800800b
 80082bc:	08008e0a 	.word	0x08008e0a

080082c0 <_read_r>:
 80082c0:	b538      	push	{r3, r4, r5, lr}
 80082c2:	4d07      	ldr	r5, [pc, #28]	; (80082e0 <_read_r+0x20>)
 80082c4:	4604      	mov	r4, r0
 80082c6:	4608      	mov	r0, r1
 80082c8:	4611      	mov	r1, r2
 80082ca:	2200      	movs	r2, #0
 80082cc:	602a      	str	r2, [r5, #0]
 80082ce:	461a      	mov	r2, r3
 80082d0:	f7f9 f8b0 	bl	8001434 <_read>
 80082d4:	1c43      	adds	r3, r0, #1
 80082d6:	d102      	bne.n	80082de <_read_r+0x1e>
 80082d8:	682b      	ldr	r3, [r5, #0]
 80082da:	b103      	cbz	r3, 80082de <_read_r+0x1e>
 80082dc:	6023      	str	r3, [r4, #0]
 80082de:	bd38      	pop	{r3, r4, r5, pc}
 80082e0:	20005560 	.word	0x20005560

080082e4 <__assert_func>:
 80082e4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80082e6:	4614      	mov	r4, r2
 80082e8:	461a      	mov	r2, r3
 80082ea:	4b09      	ldr	r3, [pc, #36]	; (8008310 <__assert_func+0x2c>)
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	4605      	mov	r5, r0
 80082f0:	68d8      	ldr	r0, [r3, #12]
 80082f2:	b14c      	cbz	r4, 8008308 <__assert_func+0x24>
 80082f4:	4b07      	ldr	r3, [pc, #28]	; (8008314 <__assert_func+0x30>)
 80082f6:	9100      	str	r1, [sp, #0]
 80082f8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80082fc:	4906      	ldr	r1, [pc, #24]	; (8008318 <__assert_func+0x34>)
 80082fe:	462b      	mov	r3, r5
 8008300:	f000 f80e 	bl	8008320 <fiprintf>
 8008304:	f000 fa98 	bl	8008838 <abort>
 8008308:	4b04      	ldr	r3, [pc, #16]	; (800831c <__assert_func+0x38>)
 800830a:	461c      	mov	r4, r3
 800830c:	e7f3      	b.n	80082f6 <__assert_func+0x12>
 800830e:	bf00      	nop
 8008310:	20000010 	.word	0x20000010
 8008314:	08008e15 	.word	0x08008e15
 8008318:	08008e22 	.word	0x08008e22
 800831c:	08008e50 	.word	0x08008e50

08008320 <fiprintf>:
 8008320:	b40e      	push	{r1, r2, r3}
 8008322:	b503      	push	{r0, r1, lr}
 8008324:	4601      	mov	r1, r0
 8008326:	ab03      	add	r3, sp, #12
 8008328:	4805      	ldr	r0, [pc, #20]	; (8008340 <fiprintf+0x20>)
 800832a:	f853 2b04 	ldr.w	r2, [r3], #4
 800832e:	6800      	ldr	r0, [r0, #0]
 8008330:	9301      	str	r3, [sp, #4]
 8008332:	f000 f883 	bl	800843c <_vfiprintf_r>
 8008336:	b002      	add	sp, #8
 8008338:	f85d eb04 	ldr.w	lr, [sp], #4
 800833c:	b003      	add	sp, #12
 800833e:	4770      	bx	lr
 8008340:	20000010 	.word	0x20000010

08008344 <__ascii_mbtowc>:
 8008344:	b082      	sub	sp, #8
 8008346:	b901      	cbnz	r1, 800834a <__ascii_mbtowc+0x6>
 8008348:	a901      	add	r1, sp, #4
 800834a:	b142      	cbz	r2, 800835e <__ascii_mbtowc+0x1a>
 800834c:	b14b      	cbz	r3, 8008362 <__ascii_mbtowc+0x1e>
 800834e:	7813      	ldrb	r3, [r2, #0]
 8008350:	600b      	str	r3, [r1, #0]
 8008352:	7812      	ldrb	r2, [r2, #0]
 8008354:	1e10      	subs	r0, r2, #0
 8008356:	bf18      	it	ne
 8008358:	2001      	movne	r0, #1
 800835a:	b002      	add	sp, #8
 800835c:	4770      	bx	lr
 800835e:	4610      	mov	r0, r2
 8008360:	e7fb      	b.n	800835a <__ascii_mbtowc+0x16>
 8008362:	f06f 0001 	mvn.w	r0, #1
 8008366:	e7f8      	b.n	800835a <__ascii_mbtowc+0x16>

08008368 <memmove>:
 8008368:	4288      	cmp	r0, r1
 800836a:	b510      	push	{r4, lr}
 800836c:	eb01 0402 	add.w	r4, r1, r2
 8008370:	d902      	bls.n	8008378 <memmove+0x10>
 8008372:	4284      	cmp	r4, r0
 8008374:	4623      	mov	r3, r4
 8008376:	d807      	bhi.n	8008388 <memmove+0x20>
 8008378:	1e43      	subs	r3, r0, #1
 800837a:	42a1      	cmp	r1, r4
 800837c:	d008      	beq.n	8008390 <memmove+0x28>
 800837e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008382:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008386:	e7f8      	b.n	800837a <memmove+0x12>
 8008388:	4402      	add	r2, r0
 800838a:	4601      	mov	r1, r0
 800838c:	428a      	cmp	r2, r1
 800838e:	d100      	bne.n	8008392 <memmove+0x2a>
 8008390:	bd10      	pop	{r4, pc}
 8008392:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008396:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800839a:	e7f7      	b.n	800838c <memmove+0x24>

0800839c <_realloc_r>:
 800839c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800839e:	4607      	mov	r7, r0
 80083a0:	4614      	mov	r4, r2
 80083a2:	460e      	mov	r6, r1
 80083a4:	b921      	cbnz	r1, 80083b0 <_realloc_r+0x14>
 80083a6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80083aa:	4611      	mov	r1, r2
 80083ac:	f7fd bd80 	b.w	8005eb0 <_malloc_r>
 80083b0:	b922      	cbnz	r2, 80083bc <_realloc_r+0x20>
 80083b2:	f7fd fd2d 	bl	8005e10 <_free_r>
 80083b6:	4625      	mov	r5, r4
 80083b8:	4628      	mov	r0, r5
 80083ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80083bc:	f000 faa8 	bl	8008910 <_malloc_usable_size_r>
 80083c0:	42a0      	cmp	r0, r4
 80083c2:	d20f      	bcs.n	80083e4 <_realloc_r+0x48>
 80083c4:	4621      	mov	r1, r4
 80083c6:	4638      	mov	r0, r7
 80083c8:	f7fd fd72 	bl	8005eb0 <_malloc_r>
 80083cc:	4605      	mov	r5, r0
 80083ce:	2800      	cmp	r0, #0
 80083d0:	d0f2      	beq.n	80083b8 <_realloc_r+0x1c>
 80083d2:	4631      	mov	r1, r6
 80083d4:	4622      	mov	r2, r4
 80083d6:	f7fd fd05 	bl	8005de4 <memcpy>
 80083da:	4631      	mov	r1, r6
 80083dc:	4638      	mov	r0, r7
 80083de:	f7fd fd17 	bl	8005e10 <_free_r>
 80083e2:	e7e9      	b.n	80083b8 <_realloc_r+0x1c>
 80083e4:	4635      	mov	r5, r6
 80083e6:	e7e7      	b.n	80083b8 <_realloc_r+0x1c>

080083e8 <__sfputc_r>:
 80083e8:	6893      	ldr	r3, [r2, #8]
 80083ea:	3b01      	subs	r3, #1
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	b410      	push	{r4}
 80083f0:	6093      	str	r3, [r2, #8]
 80083f2:	da08      	bge.n	8008406 <__sfputc_r+0x1e>
 80083f4:	6994      	ldr	r4, [r2, #24]
 80083f6:	42a3      	cmp	r3, r4
 80083f8:	db01      	blt.n	80083fe <__sfputc_r+0x16>
 80083fa:	290a      	cmp	r1, #10
 80083fc:	d103      	bne.n	8008406 <__sfputc_r+0x1e>
 80083fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008402:	f000 b94b 	b.w	800869c <__swbuf_r>
 8008406:	6813      	ldr	r3, [r2, #0]
 8008408:	1c58      	adds	r0, r3, #1
 800840a:	6010      	str	r0, [r2, #0]
 800840c:	7019      	strb	r1, [r3, #0]
 800840e:	4608      	mov	r0, r1
 8008410:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008414:	4770      	bx	lr

08008416 <__sfputs_r>:
 8008416:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008418:	4606      	mov	r6, r0
 800841a:	460f      	mov	r7, r1
 800841c:	4614      	mov	r4, r2
 800841e:	18d5      	adds	r5, r2, r3
 8008420:	42ac      	cmp	r4, r5
 8008422:	d101      	bne.n	8008428 <__sfputs_r+0x12>
 8008424:	2000      	movs	r0, #0
 8008426:	e007      	b.n	8008438 <__sfputs_r+0x22>
 8008428:	f814 1b01 	ldrb.w	r1, [r4], #1
 800842c:	463a      	mov	r2, r7
 800842e:	4630      	mov	r0, r6
 8008430:	f7ff ffda 	bl	80083e8 <__sfputc_r>
 8008434:	1c43      	adds	r3, r0, #1
 8008436:	d1f3      	bne.n	8008420 <__sfputs_r+0xa>
 8008438:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800843c <_vfiprintf_r>:
 800843c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008440:	460d      	mov	r5, r1
 8008442:	b09d      	sub	sp, #116	; 0x74
 8008444:	4614      	mov	r4, r2
 8008446:	4698      	mov	r8, r3
 8008448:	4606      	mov	r6, r0
 800844a:	b118      	cbz	r0, 8008454 <_vfiprintf_r+0x18>
 800844c:	6983      	ldr	r3, [r0, #24]
 800844e:	b90b      	cbnz	r3, 8008454 <_vfiprintf_r+0x18>
 8008450:	f7fd fbfa 	bl	8005c48 <__sinit>
 8008454:	4b89      	ldr	r3, [pc, #548]	; (800867c <_vfiprintf_r+0x240>)
 8008456:	429d      	cmp	r5, r3
 8008458:	d11b      	bne.n	8008492 <_vfiprintf_r+0x56>
 800845a:	6875      	ldr	r5, [r6, #4]
 800845c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800845e:	07d9      	lsls	r1, r3, #31
 8008460:	d405      	bmi.n	800846e <_vfiprintf_r+0x32>
 8008462:	89ab      	ldrh	r3, [r5, #12]
 8008464:	059a      	lsls	r2, r3, #22
 8008466:	d402      	bmi.n	800846e <_vfiprintf_r+0x32>
 8008468:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800846a:	f7fd fcb0 	bl	8005dce <__retarget_lock_acquire_recursive>
 800846e:	89ab      	ldrh	r3, [r5, #12]
 8008470:	071b      	lsls	r3, r3, #28
 8008472:	d501      	bpl.n	8008478 <_vfiprintf_r+0x3c>
 8008474:	692b      	ldr	r3, [r5, #16]
 8008476:	b9eb      	cbnz	r3, 80084b4 <_vfiprintf_r+0x78>
 8008478:	4629      	mov	r1, r5
 800847a:	4630      	mov	r0, r6
 800847c:	f000 f96e 	bl	800875c <__swsetup_r>
 8008480:	b1c0      	cbz	r0, 80084b4 <_vfiprintf_r+0x78>
 8008482:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008484:	07dc      	lsls	r4, r3, #31
 8008486:	d50e      	bpl.n	80084a6 <_vfiprintf_r+0x6a>
 8008488:	f04f 30ff 	mov.w	r0, #4294967295
 800848c:	b01d      	add	sp, #116	; 0x74
 800848e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008492:	4b7b      	ldr	r3, [pc, #492]	; (8008680 <_vfiprintf_r+0x244>)
 8008494:	429d      	cmp	r5, r3
 8008496:	d101      	bne.n	800849c <_vfiprintf_r+0x60>
 8008498:	68b5      	ldr	r5, [r6, #8]
 800849a:	e7df      	b.n	800845c <_vfiprintf_r+0x20>
 800849c:	4b79      	ldr	r3, [pc, #484]	; (8008684 <_vfiprintf_r+0x248>)
 800849e:	429d      	cmp	r5, r3
 80084a0:	bf08      	it	eq
 80084a2:	68f5      	ldreq	r5, [r6, #12]
 80084a4:	e7da      	b.n	800845c <_vfiprintf_r+0x20>
 80084a6:	89ab      	ldrh	r3, [r5, #12]
 80084a8:	0598      	lsls	r0, r3, #22
 80084aa:	d4ed      	bmi.n	8008488 <_vfiprintf_r+0x4c>
 80084ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80084ae:	f7fd fc8f 	bl	8005dd0 <__retarget_lock_release_recursive>
 80084b2:	e7e9      	b.n	8008488 <_vfiprintf_r+0x4c>
 80084b4:	2300      	movs	r3, #0
 80084b6:	9309      	str	r3, [sp, #36]	; 0x24
 80084b8:	2320      	movs	r3, #32
 80084ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80084be:	f8cd 800c 	str.w	r8, [sp, #12]
 80084c2:	2330      	movs	r3, #48	; 0x30
 80084c4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008688 <_vfiprintf_r+0x24c>
 80084c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80084cc:	f04f 0901 	mov.w	r9, #1
 80084d0:	4623      	mov	r3, r4
 80084d2:	469a      	mov	sl, r3
 80084d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80084d8:	b10a      	cbz	r2, 80084de <_vfiprintf_r+0xa2>
 80084da:	2a25      	cmp	r2, #37	; 0x25
 80084dc:	d1f9      	bne.n	80084d2 <_vfiprintf_r+0x96>
 80084de:	ebba 0b04 	subs.w	fp, sl, r4
 80084e2:	d00b      	beq.n	80084fc <_vfiprintf_r+0xc0>
 80084e4:	465b      	mov	r3, fp
 80084e6:	4622      	mov	r2, r4
 80084e8:	4629      	mov	r1, r5
 80084ea:	4630      	mov	r0, r6
 80084ec:	f7ff ff93 	bl	8008416 <__sfputs_r>
 80084f0:	3001      	adds	r0, #1
 80084f2:	f000 80aa 	beq.w	800864a <_vfiprintf_r+0x20e>
 80084f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80084f8:	445a      	add	r2, fp
 80084fa:	9209      	str	r2, [sp, #36]	; 0x24
 80084fc:	f89a 3000 	ldrb.w	r3, [sl]
 8008500:	2b00      	cmp	r3, #0
 8008502:	f000 80a2 	beq.w	800864a <_vfiprintf_r+0x20e>
 8008506:	2300      	movs	r3, #0
 8008508:	f04f 32ff 	mov.w	r2, #4294967295
 800850c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008510:	f10a 0a01 	add.w	sl, sl, #1
 8008514:	9304      	str	r3, [sp, #16]
 8008516:	9307      	str	r3, [sp, #28]
 8008518:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800851c:	931a      	str	r3, [sp, #104]	; 0x68
 800851e:	4654      	mov	r4, sl
 8008520:	2205      	movs	r2, #5
 8008522:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008526:	4858      	ldr	r0, [pc, #352]	; (8008688 <_vfiprintf_r+0x24c>)
 8008528:	f7f7 fe6a 	bl	8000200 <memchr>
 800852c:	9a04      	ldr	r2, [sp, #16]
 800852e:	b9d8      	cbnz	r0, 8008568 <_vfiprintf_r+0x12c>
 8008530:	06d1      	lsls	r1, r2, #27
 8008532:	bf44      	itt	mi
 8008534:	2320      	movmi	r3, #32
 8008536:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800853a:	0713      	lsls	r3, r2, #28
 800853c:	bf44      	itt	mi
 800853e:	232b      	movmi	r3, #43	; 0x2b
 8008540:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008544:	f89a 3000 	ldrb.w	r3, [sl]
 8008548:	2b2a      	cmp	r3, #42	; 0x2a
 800854a:	d015      	beq.n	8008578 <_vfiprintf_r+0x13c>
 800854c:	9a07      	ldr	r2, [sp, #28]
 800854e:	4654      	mov	r4, sl
 8008550:	2000      	movs	r0, #0
 8008552:	f04f 0c0a 	mov.w	ip, #10
 8008556:	4621      	mov	r1, r4
 8008558:	f811 3b01 	ldrb.w	r3, [r1], #1
 800855c:	3b30      	subs	r3, #48	; 0x30
 800855e:	2b09      	cmp	r3, #9
 8008560:	d94e      	bls.n	8008600 <_vfiprintf_r+0x1c4>
 8008562:	b1b0      	cbz	r0, 8008592 <_vfiprintf_r+0x156>
 8008564:	9207      	str	r2, [sp, #28]
 8008566:	e014      	b.n	8008592 <_vfiprintf_r+0x156>
 8008568:	eba0 0308 	sub.w	r3, r0, r8
 800856c:	fa09 f303 	lsl.w	r3, r9, r3
 8008570:	4313      	orrs	r3, r2
 8008572:	9304      	str	r3, [sp, #16]
 8008574:	46a2      	mov	sl, r4
 8008576:	e7d2      	b.n	800851e <_vfiprintf_r+0xe2>
 8008578:	9b03      	ldr	r3, [sp, #12]
 800857a:	1d19      	adds	r1, r3, #4
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	9103      	str	r1, [sp, #12]
 8008580:	2b00      	cmp	r3, #0
 8008582:	bfbb      	ittet	lt
 8008584:	425b      	neglt	r3, r3
 8008586:	f042 0202 	orrlt.w	r2, r2, #2
 800858a:	9307      	strge	r3, [sp, #28]
 800858c:	9307      	strlt	r3, [sp, #28]
 800858e:	bfb8      	it	lt
 8008590:	9204      	strlt	r2, [sp, #16]
 8008592:	7823      	ldrb	r3, [r4, #0]
 8008594:	2b2e      	cmp	r3, #46	; 0x2e
 8008596:	d10c      	bne.n	80085b2 <_vfiprintf_r+0x176>
 8008598:	7863      	ldrb	r3, [r4, #1]
 800859a:	2b2a      	cmp	r3, #42	; 0x2a
 800859c:	d135      	bne.n	800860a <_vfiprintf_r+0x1ce>
 800859e:	9b03      	ldr	r3, [sp, #12]
 80085a0:	1d1a      	adds	r2, r3, #4
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	9203      	str	r2, [sp, #12]
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	bfb8      	it	lt
 80085aa:	f04f 33ff 	movlt.w	r3, #4294967295
 80085ae:	3402      	adds	r4, #2
 80085b0:	9305      	str	r3, [sp, #20]
 80085b2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008698 <_vfiprintf_r+0x25c>
 80085b6:	7821      	ldrb	r1, [r4, #0]
 80085b8:	2203      	movs	r2, #3
 80085ba:	4650      	mov	r0, sl
 80085bc:	f7f7 fe20 	bl	8000200 <memchr>
 80085c0:	b140      	cbz	r0, 80085d4 <_vfiprintf_r+0x198>
 80085c2:	2340      	movs	r3, #64	; 0x40
 80085c4:	eba0 000a 	sub.w	r0, r0, sl
 80085c8:	fa03 f000 	lsl.w	r0, r3, r0
 80085cc:	9b04      	ldr	r3, [sp, #16]
 80085ce:	4303      	orrs	r3, r0
 80085d0:	3401      	adds	r4, #1
 80085d2:	9304      	str	r3, [sp, #16]
 80085d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085d8:	482c      	ldr	r0, [pc, #176]	; (800868c <_vfiprintf_r+0x250>)
 80085da:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80085de:	2206      	movs	r2, #6
 80085e0:	f7f7 fe0e 	bl	8000200 <memchr>
 80085e4:	2800      	cmp	r0, #0
 80085e6:	d03f      	beq.n	8008668 <_vfiprintf_r+0x22c>
 80085e8:	4b29      	ldr	r3, [pc, #164]	; (8008690 <_vfiprintf_r+0x254>)
 80085ea:	bb1b      	cbnz	r3, 8008634 <_vfiprintf_r+0x1f8>
 80085ec:	9b03      	ldr	r3, [sp, #12]
 80085ee:	3307      	adds	r3, #7
 80085f0:	f023 0307 	bic.w	r3, r3, #7
 80085f4:	3308      	adds	r3, #8
 80085f6:	9303      	str	r3, [sp, #12]
 80085f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80085fa:	443b      	add	r3, r7
 80085fc:	9309      	str	r3, [sp, #36]	; 0x24
 80085fe:	e767      	b.n	80084d0 <_vfiprintf_r+0x94>
 8008600:	fb0c 3202 	mla	r2, ip, r2, r3
 8008604:	460c      	mov	r4, r1
 8008606:	2001      	movs	r0, #1
 8008608:	e7a5      	b.n	8008556 <_vfiprintf_r+0x11a>
 800860a:	2300      	movs	r3, #0
 800860c:	3401      	adds	r4, #1
 800860e:	9305      	str	r3, [sp, #20]
 8008610:	4619      	mov	r1, r3
 8008612:	f04f 0c0a 	mov.w	ip, #10
 8008616:	4620      	mov	r0, r4
 8008618:	f810 2b01 	ldrb.w	r2, [r0], #1
 800861c:	3a30      	subs	r2, #48	; 0x30
 800861e:	2a09      	cmp	r2, #9
 8008620:	d903      	bls.n	800862a <_vfiprintf_r+0x1ee>
 8008622:	2b00      	cmp	r3, #0
 8008624:	d0c5      	beq.n	80085b2 <_vfiprintf_r+0x176>
 8008626:	9105      	str	r1, [sp, #20]
 8008628:	e7c3      	b.n	80085b2 <_vfiprintf_r+0x176>
 800862a:	fb0c 2101 	mla	r1, ip, r1, r2
 800862e:	4604      	mov	r4, r0
 8008630:	2301      	movs	r3, #1
 8008632:	e7f0      	b.n	8008616 <_vfiprintf_r+0x1da>
 8008634:	ab03      	add	r3, sp, #12
 8008636:	9300      	str	r3, [sp, #0]
 8008638:	462a      	mov	r2, r5
 800863a:	4b16      	ldr	r3, [pc, #88]	; (8008694 <_vfiprintf_r+0x258>)
 800863c:	a904      	add	r1, sp, #16
 800863e:	4630      	mov	r0, r6
 8008640:	f7fd fd30 	bl	80060a4 <_printf_float>
 8008644:	4607      	mov	r7, r0
 8008646:	1c78      	adds	r0, r7, #1
 8008648:	d1d6      	bne.n	80085f8 <_vfiprintf_r+0x1bc>
 800864a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800864c:	07d9      	lsls	r1, r3, #31
 800864e:	d405      	bmi.n	800865c <_vfiprintf_r+0x220>
 8008650:	89ab      	ldrh	r3, [r5, #12]
 8008652:	059a      	lsls	r2, r3, #22
 8008654:	d402      	bmi.n	800865c <_vfiprintf_r+0x220>
 8008656:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008658:	f7fd fbba 	bl	8005dd0 <__retarget_lock_release_recursive>
 800865c:	89ab      	ldrh	r3, [r5, #12]
 800865e:	065b      	lsls	r3, r3, #25
 8008660:	f53f af12 	bmi.w	8008488 <_vfiprintf_r+0x4c>
 8008664:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008666:	e711      	b.n	800848c <_vfiprintf_r+0x50>
 8008668:	ab03      	add	r3, sp, #12
 800866a:	9300      	str	r3, [sp, #0]
 800866c:	462a      	mov	r2, r5
 800866e:	4b09      	ldr	r3, [pc, #36]	; (8008694 <_vfiprintf_r+0x258>)
 8008670:	a904      	add	r1, sp, #16
 8008672:	4630      	mov	r0, r6
 8008674:	f7fd ffba 	bl	80065ec <_printf_i>
 8008678:	e7e4      	b.n	8008644 <_vfiprintf_r+0x208>
 800867a:	bf00      	nop
 800867c:	08008b98 	.word	0x08008b98
 8008680:	08008bb8 	.word	0x08008bb8
 8008684:	08008b78 	.word	0x08008b78
 8008688:	08008e04 	.word	0x08008e04
 800868c:	08008e0e 	.word	0x08008e0e
 8008690:	080060a5 	.word	0x080060a5
 8008694:	08008417 	.word	0x08008417
 8008698:	08008e0a 	.word	0x08008e0a

0800869c <__swbuf_r>:
 800869c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800869e:	460e      	mov	r6, r1
 80086a0:	4614      	mov	r4, r2
 80086a2:	4605      	mov	r5, r0
 80086a4:	b118      	cbz	r0, 80086ae <__swbuf_r+0x12>
 80086a6:	6983      	ldr	r3, [r0, #24]
 80086a8:	b90b      	cbnz	r3, 80086ae <__swbuf_r+0x12>
 80086aa:	f7fd facd 	bl	8005c48 <__sinit>
 80086ae:	4b21      	ldr	r3, [pc, #132]	; (8008734 <__swbuf_r+0x98>)
 80086b0:	429c      	cmp	r4, r3
 80086b2:	d12b      	bne.n	800870c <__swbuf_r+0x70>
 80086b4:	686c      	ldr	r4, [r5, #4]
 80086b6:	69a3      	ldr	r3, [r4, #24]
 80086b8:	60a3      	str	r3, [r4, #8]
 80086ba:	89a3      	ldrh	r3, [r4, #12]
 80086bc:	071a      	lsls	r2, r3, #28
 80086be:	d52f      	bpl.n	8008720 <__swbuf_r+0x84>
 80086c0:	6923      	ldr	r3, [r4, #16]
 80086c2:	b36b      	cbz	r3, 8008720 <__swbuf_r+0x84>
 80086c4:	6923      	ldr	r3, [r4, #16]
 80086c6:	6820      	ldr	r0, [r4, #0]
 80086c8:	1ac0      	subs	r0, r0, r3
 80086ca:	6963      	ldr	r3, [r4, #20]
 80086cc:	b2f6      	uxtb	r6, r6
 80086ce:	4283      	cmp	r3, r0
 80086d0:	4637      	mov	r7, r6
 80086d2:	dc04      	bgt.n	80086de <__swbuf_r+0x42>
 80086d4:	4621      	mov	r1, r4
 80086d6:	4628      	mov	r0, r5
 80086d8:	f7ff f8ac 	bl	8007834 <_fflush_r>
 80086dc:	bb30      	cbnz	r0, 800872c <__swbuf_r+0x90>
 80086de:	68a3      	ldr	r3, [r4, #8]
 80086e0:	3b01      	subs	r3, #1
 80086e2:	60a3      	str	r3, [r4, #8]
 80086e4:	6823      	ldr	r3, [r4, #0]
 80086e6:	1c5a      	adds	r2, r3, #1
 80086e8:	6022      	str	r2, [r4, #0]
 80086ea:	701e      	strb	r6, [r3, #0]
 80086ec:	6963      	ldr	r3, [r4, #20]
 80086ee:	3001      	adds	r0, #1
 80086f0:	4283      	cmp	r3, r0
 80086f2:	d004      	beq.n	80086fe <__swbuf_r+0x62>
 80086f4:	89a3      	ldrh	r3, [r4, #12]
 80086f6:	07db      	lsls	r3, r3, #31
 80086f8:	d506      	bpl.n	8008708 <__swbuf_r+0x6c>
 80086fa:	2e0a      	cmp	r6, #10
 80086fc:	d104      	bne.n	8008708 <__swbuf_r+0x6c>
 80086fe:	4621      	mov	r1, r4
 8008700:	4628      	mov	r0, r5
 8008702:	f7ff f897 	bl	8007834 <_fflush_r>
 8008706:	b988      	cbnz	r0, 800872c <__swbuf_r+0x90>
 8008708:	4638      	mov	r0, r7
 800870a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800870c:	4b0a      	ldr	r3, [pc, #40]	; (8008738 <__swbuf_r+0x9c>)
 800870e:	429c      	cmp	r4, r3
 8008710:	d101      	bne.n	8008716 <__swbuf_r+0x7a>
 8008712:	68ac      	ldr	r4, [r5, #8]
 8008714:	e7cf      	b.n	80086b6 <__swbuf_r+0x1a>
 8008716:	4b09      	ldr	r3, [pc, #36]	; (800873c <__swbuf_r+0xa0>)
 8008718:	429c      	cmp	r4, r3
 800871a:	bf08      	it	eq
 800871c:	68ec      	ldreq	r4, [r5, #12]
 800871e:	e7ca      	b.n	80086b6 <__swbuf_r+0x1a>
 8008720:	4621      	mov	r1, r4
 8008722:	4628      	mov	r0, r5
 8008724:	f000 f81a 	bl	800875c <__swsetup_r>
 8008728:	2800      	cmp	r0, #0
 800872a:	d0cb      	beq.n	80086c4 <__swbuf_r+0x28>
 800872c:	f04f 37ff 	mov.w	r7, #4294967295
 8008730:	e7ea      	b.n	8008708 <__swbuf_r+0x6c>
 8008732:	bf00      	nop
 8008734:	08008b98 	.word	0x08008b98
 8008738:	08008bb8 	.word	0x08008bb8
 800873c:	08008b78 	.word	0x08008b78

08008740 <__ascii_wctomb>:
 8008740:	b149      	cbz	r1, 8008756 <__ascii_wctomb+0x16>
 8008742:	2aff      	cmp	r2, #255	; 0xff
 8008744:	bf85      	ittet	hi
 8008746:	238a      	movhi	r3, #138	; 0x8a
 8008748:	6003      	strhi	r3, [r0, #0]
 800874a:	700a      	strbls	r2, [r1, #0]
 800874c:	f04f 30ff 	movhi.w	r0, #4294967295
 8008750:	bf98      	it	ls
 8008752:	2001      	movls	r0, #1
 8008754:	4770      	bx	lr
 8008756:	4608      	mov	r0, r1
 8008758:	4770      	bx	lr
	...

0800875c <__swsetup_r>:
 800875c:	4b32      	ldr	r3, [pc, #200]	; (8008828 <__swsetup_r+0xcc>)
 800875e:	b570      	push	{r4, r5, r6, lr}
 8008760:	681d      	ldr	r5, [r3, #0]
 8008762:	4606      	mov	r6, r0
 8008764:	460c      	mov	r4, r1
 8008766:	b125      	cbz	r5, 8008772 <__swsetup_r+0x16>
 8008768:	69ab      	ldr	r3, [r5, #24]
 800876a:	b913      	cbnz	r3, 8008772 <__swsetup_r+0x16>
 800876c:	4628      	mov	r0, r5
 800876e:	f7fd fa6b 	bl	8005c48 <__sinit>
 8008772:	4b2e      	ldr	r3, [pc, #184]	; (800882c <__swsetup_r+0xd0>)
 8008774:	429c      	cmp	r4, r3
 8008776:	d10f      	bne.n	8008798 <__swsetup_r+0x3c>
 8008778:	686c      	ldr	r4, [r5, #4]
 800877a:	89a3      	ldrh	r3, [r4, #12]
 800877c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008780:	0719      	lsls	r1, r3, #28
 8008782:	d42c      	bmi.n	80087de <__swsetup_r+0x82>
 8008784:	06dd      	lsls	r5, r3, #27
 8008786:	d411      	bmi.n	80087ac <__swsetup_r+0x50>
 8008788:	2309      	movs	r3, #9
 800878a:	6033      	str	r3, [r6, #0]
 800878c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008790:	81a3      	strh	r3, [r4, #12]
 8008792:	f04f 30ff 	mov.w	r0, #4294967295
 8008796:	e03e      	b.n	8008816 <__swsetup_r+0xba>
 8008798:	4b25      	ldr	r3, [pc, #148]	; (8008830 <__swsetup_r+0xd4>)
 800879a:	429c      	cmp	r4, r3
 800879c:	d101      	bne.n	80087a2 <__swsetup_r+0x46>
 800879e:	68ac      	ldr	r4, [r5, #8]
 80087a0:	e7eb      	b.n	800877a <__swsetup_r+0x1e>
 80087a2:	4b24      	ldr	r3, [pc, #144]	; (8008834 <__swsetup_r+0xd8>)
 80087a4:	429c      	cmp	r4, r3
 80087a6:	bf08      	it	eq
 80087a8:	68ec      	ldreq	r4, [r5, #12]
 80087aa:	e7e6      	b.n	800877a <__swsetup_r+0x1e>
 80087ac:	0758      	lsls	r0, r3, #29
 80087ae:	d512      	bpl.n	80087d6 <__swsetup_r+0x7a>
 80087b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80087b2:	b141      	cbz	r1, 80087c6 <__swsetup_r+0x6a>
 80087b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80087b8:	4299      	cmp	r1, r3
 80087ba:	d002      	beq.n	80087c2 <__swsetup_r+0x66>
 80087bc:	4630      	mov	r0, r6
 80087be:	f7fd fb27 	bl	8005e10 <_free_r>
 80087c2:	2300      	movs	r3, #0
 80087c4:	6363      	str	r3, [r4, #52]	; 0x34
 80087c6:	89a3      	ldrh	r3, [r4, #12]
 80087c8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80087cc:	81a3      	strh	r3, [r4, #12]
 80087ce:	2300      	movs	r3, #0
 80087d0:	6063      	str	r3, [r4, #4]
 80087d2:	6923      	ldr	r3, [r4, #16]
 80087d4:	6023      	str	r3, [r4, #0]
 80087d6:	89a3      	ldrh	r3, [r4, #12]
 80087d8:	f043 0308 	orr.w	r3, r3, #8
 80087dc:	81a3      	strh	r3, [r4, #12]
 80087de:	6923      	ldr	r3, [r4, #16]
 80087e0:	b94b      	cbnz	r3, 80087f6 <__swsetup_r+0x9a>
 80087e2:	89a3      	ldrh	r3, [r4, #12]
 80087e4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80087e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80087ec:	d003      	beq.n	80087f6 <__swsetup_r+0x9a>
 80087ee:	4621      	mov	r1, r4
 80087f0:	4630      	mov	r0, r6
 80087f2:	f000 f84d 	bl	8008890 <__smakebuf_r>
 80087f6:	89a0      	ldrh	r0, [r4, #12]
 80087f8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80087fc:	f010 0301 	ands.w	r3, r0, #1
 8008800:	d00a      	beq.n	8008818 <__swsetup_r+0xbc>
 8008802:	2300      	movs	r3, #0
 8008804:	60a3      	str	r3, [r4, #8]
 8008806:	6963      	ldr	r3, [r4, #20]
 8008808:	425b      	negs	r3, r3
 800880a:	61a3      	str	r3, [r4, #24]
 800880c:	6923      	ldr	r3, [r4, #16]
 800880e:	b943      	cbnz	r3, 8008822 <__swsetup_r+0xc6>
 8008810:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008814:	d1ba      	bne.n	800878c <__swsetup_r+0x30>
 8008816:	bd70      	pop	{r4, r5, r6, pc}
 8008818:	0781      	lsls	r1, r0, #30
 800881a:	bf58      	it	pl
 800881c:	6963      	ldrpl	r3, [r4, #20]
 800881e:	60a3      	str	r3, [r4, #8]
 8008820:	e7f4      	b.n	800880c <__swsetup_r+0xb0>
 8008822:	2000      	movs	r0, #0
 8008824:	e7f7      	b.n	8008816 <__swsetup_r+0xba>
 8008826:	bf00      	nop
 8008828:	20000010 	.word	0x20000010
 800882c:	08008b98 	.word	0x08008b98
 8008830:	08008bb8 	.word	0x08008bb8
 8008834:	08008b78 	.word	0x08008b78

08008838 <abort>:
 8008838:	b508      	push	{r3, lr}
 800883a:	2006      	movs	r0, #6
 800883c:	f000 f898 	bl	8008970 <raise>
 8008840:	2001      	movs	r0, #1
 8008842:	f7f8 fded 	bl	8001420 <_exit>

08008846 <__swhatbuf_r>:
 8008846:	b570      	push	{r4, r5, r6, lr}
 8008848:	460e      	mov	r6, r1
 800884a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800884e:	2900      	cmp	r1, #0
 8008850:	b096      	sub	sp, #88	; 0x58
 8008852:	4614      	mov	r4, r2
 8008854:	461d      	mov	r5, r3
 8008856:	da07      	bge.n	8008868 <__swhatbuf_r+0x22>
 8008858:	2300      	movs	r3, #0
 800885a:	602b      	str	r3, [r5, #0]
 800885c:	89b3      	ldrh	r3, [r6, #12]
 800885e:	061a      	lsls	r2, r3, #24
 8008860:	d410      	bmi.n	8008884 <__swhatbuf_r+0x3e>
 8008862:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008866:	e00e      	b.n	8008886 <__swhatbuf_r+0x40>
 8008868:	466a      	mov	r2, sp
 800886a:	f000 f89d 	bl	80089a8 <_fstat_r>
 800886e:	2800      	cmp	r0, #0
 8008870:	dbf2      	blt.n	8008858 <__swhatbuf_r+0x12>
 8008872:	9a01      	ldr	r2, [sp, #4]
 8008874:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008878:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800887c:	425a      	negs	r2, r3
 800887e:	415a      	adcs	r2, r3
 8008880:	602a      	str	r2, [r5, #0]
 8008882:	e7ee      	b.n	8008862 <__swhatbuf_r+0x1c>
 8008884:	2340      	movs	r3, #64	; 0x40
 8008886:	2000      	movs	r0, #0
 8008888:	6023      	str	r3, [r4, #0]
 800888a:	b016      	add	sp, #88	; 0x58
 800888c:	bd70      	pop	{r4, r5, r6, pc}
	...

08008890 <__smakebuf_r>:
 8008890:	898b      	ldrh	r3, [r1, #12]
 8008892:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008894:	079d      	lsls	r5, r3, #30
 8008896:	4606      	mov	r6, r0
 8008898:	460c      	mov	r4, r1
 800889a:	d507      	bpl.n	80088ac <__smakebuf_r+0x1c>
 800889c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80088a0:	6023      	str	r3, [r4, #0]
 80088a2:	6123      	str	r3, [r4, #16]
 80088a4:	2301      	movs	r3, #1
 80088a6:	6163      	str	r3, [r4, #20]
 80088a8:	b002      	add	sp, #8
 80088aa:	bd70      	pop	{r4, r5, r6, pc}
 80088ac:	ab01      	add	r3, sp, #4
 80088ae:	466a      	mov	r2, sp
 80088b0:	f7ff ffc9 	bl	8008846 <__swhatbuf_r>
 80088b4:	9900      	ldr	r1, [sp, #0]
 80088b6:	4605      	mov	r5, r0
 80088b8:	4630      	mov	r0, r6
 80088ba:	f7fd faf9 	bl	8005eb0 <_malloc_r>
 80088be:	b948      	cbnz	r0, 80088d4 <__smakebuf_r+0x44>
 80088c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088c4:	059a      	lsls	r2, r3, #22
 80088c6:	d4ef      	bmi.n	80088a8 <__smakebuf_r+0x18>
 80088c8:	f023 0303 	bic.w	r3, r3, #3
 80088cc:	f043 0302 	orr.w	r3, r3, #2
 80088d0:	81a3      	strh	r3, [r4, #12]
 80088d2:	e7e3      	b.n	800889c <__smakebuf_r+0xc>
 80088d4:	4b0d      	ldr	r3, [pc, #52]	; (800890c <__smakebuf_r+0x7c>)
 80088d6:	62b3      	str	r3, [r6, #40]	; 0x28
 80088d8:	89a3      	ldrh	r3, [r4, #12]
 80088da:	6020      	str	r0, [r4, #0]
 80088dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80088e0:	81a3      	strh	r3, [r4, #12]
 80088e2:	9b00      	ldr	r3, [sp, #0]
 80088e4:	6163      	str	r3, [r4, #20]
 80088e6:	9b01      	ldr	r3, [sp, #4]
 80088e8:	6120      	str	r0, [r4, #16]
 80088ea:	b15b      	cbz	r3, 8008904 <__smakebuf_r+0x74>
 80088ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80088f0:	4630      	mov	r0, r6
 80088f2:	f000 f86b 	bl	80089cc <_isatty_r>
 80088f6:	b128      	cbz	r0, 8008904 <__smakebuf_r+0x74>
 80088f8:	89a3      	ldrh	r3, [r4, #12]
 80088fa:	f023 0303 	bic.w	r3, r3, #3
 80088fe:	f043 0301 	orr.w	r3, r3, #1
 8008902:	81a3      	strh	r3, [r4, #12]
 8008904:	89a0      	ldrh	r0, [r4, #12]
 8008906:	4305      	orrs	r5, r0
 8008908:	81a5      	strh	r5, [r4, #12]
 800890a:	e7cd      	b.n	80088a8 <__smakebuf_r+0x18>
 800890c:	08005be1 	.word	0x08005be1

08008910 <_malloc_usable_size_r>:
 8008910:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008914:	1f18      	subs	r0, r3, #4
 8008916:	2b00      	cmp	r3, #0
 8008918:	bfbc      	itt	lt
 800891a:	580b      	ldrlt	r3, [r1, r0]
 800891c:	18c0      	addlt	r0, r0, r3
 800891e:	4770      	bx	lr

08008920 <_raise_r>:
 8008920:	291f      	cmp	r1, #31
 8008922:	b538      	push	{r3, r4, r5, lr}
 8008924:	4604      	mov	r4, r0
 8008926:	460d      	mov	r5, r1
 8008928:	d904      	bls.n	8008934 <_raise_r+0x14>
 800892a:	2316      	movs	r3, #22
 800892c:	6003      	str	r3, [r0, #0]
 800892e:	f04f 30ff 	mov.w	r0, #4294967295
 8008932:	bd38      	pop	{r3, r4, r5, pc}
 8008934:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008936:	b112      	cbz	r2, 800893e <_raise_r+0x1e>
 8008938:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800893c:	b94b      	cbnz	r3, 8008952 <_raise_r+0x32>
 800893e:	4620      	mov	r0, r4
 8008940:	f000 f830 	bl	80089a4 <_getpid_r>
 8008944:	462a      	mov	r2, r5
 8008946:	4601      	mov	r1, r0
 8008948:	4620      	mov	r0, r4
 800894a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800894e:	f000 b817 	b.w	8008980 <_kill_r>
 8008952:	2b01      	cmp	r3, #1
 8008954:	d00a      	beq.n	800896c <_raise_r+0x4c>
 8008956:	1c59      	adds	r1, r3, #1
 8008958:	d103      	bne.n	8008962 <_raise_r+0x42>
 800895a:	2316      	movs	r3, #22
 800895c:	6003      	str	r3, [r0, #0]
 800895e:	2001      	movs	r0, #1
 8008960:	e7e7      	b.n	8008932 <_raise_r+0x12>
 8008962:	2400      	movs	r4, #0
 8008964:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008968:	4628      	mov	r0, r5
 800896a:	4798      	blx	r3
 800896c:	2000      	movs	r0, #0
 800896e:	e7e0      	b.n	8008932 <_raise_r+0x12>

08008970 <raise>:
 8008970:	4b02      	ldr	r3, [pc, #8]	; (800897c <raise+0xc>)
 8008972:	4601      	mov	r1, r0
 8008974:	6818      	ldr	r0, [r3, #0]
 8008976:	f7ff bfd3 	b.w	8008920 <_raise_r>
 800897a:	bf00      	nop
 800897c:	20000010 	.word	0x20000010

08008980 <_kill_r>:
 8008980:	b538      	push	{r3, r4, r5, lr}
 8008982:	4d07      	ldr	r5, [pc, #28]	; (80089a0 <_kill_r+0x20>)
 8008984:	2300      	movs	r3, #0
 8008986:	4604      	mov	r4, r0
 8008988:	4608      	mov	r0, r1
 800898a:	4611      	mov	r1, r2
 800898c:	602b      	str	r3, [r5, #0]
 800898e:	f7f8 fd37 	bl	8001400 <_kill>
 8008992:	1c43      	adds	r3, r0, #1
 8008994:	d102      	bne.n	800899c <_kill_r+0x1c>
 8008996:	682b      	ldr	r3, [r5, #0]
 8008998:	b103      	cbz	r3, 800899c <_kill_r+0x1c>
 800899a:	6023      	str	r3, [r4, #0]
 800899c:	bd38      	pop	{r3, r4, r5, pc}
 800899e:	bf00      	nop
 80089a0:	20005560 	.word	0x20005560

080089a4 <_getpid_r>:
 80089a4:	f7f8 bd24 	b.w	80013f0 <_getpid>

080089a8 <_fstat_r>:
 80089a8:	b538      	push	{r3, r4, r5, lr}
 80089aa:	4d07      	ldr	r5, [pc, #28]	; (80089c8 <_fstat_r+0x20>)
 80089ac:	2300      	movs	r3, #0
 80089ae:	4604      	mov	r4, r0
 80089b0:	4608      	mov	r0, r1
 80089b2:	4611      	mov	r1, r2
 80089b4:	602b      	str	r3, [r5, #0]
 80089b6:	f7f8 fd82 	bl	80014be <_fstat>
 80089ba:	1c43      	adds	r3, r0, #1
 80089bc:	d102      	bne.n	80089c4 <_fstat_r+0x1c>
 80089be:	682b      	ldr	r3, [r5, #0]
 80089c0:	b103      	cbz	r3, 80089c4 <_fstat_r+0x1c>
 80089c2:	6023      	str	r3, [r4, #0]
 80089c4:	bd38      	pop	{r3, r4, r5, pc}
 80089c6:	bf00      	nop
 80089c8:	20005560 	.word	0x20005560

080089cc <_isatty_r>:
 80089cc:	b538      	push	{r3, r4, r5, lr}
 80089ce:	4d06      	ldr	r5, [pc, #24]	; (80089e8 <_isatty_r+0x1c>)
 80089d0:	2300      	movs	r3, #0
 80089d2:	4604      	mov	r4, r0
 80089d4:	4608      	mov	r0, r1
 80089d6:	602b      	str	r3, [r5, #0]
 80089d8:	f7f8 fd81 	bl	80014de <_isatty>
 80089dc:	1c43      	adds	r3, r0, #1
 80089de:	d102      	bne.n	80089e6 <_isatty_r+0x1a>
 80089e0:	682b      	ldr	r3, [r5, #0]
 80089e2:	b103      	cbz	r3, 80089e6 <_isatty_r+0x1a>
 80089e4:	6023      	str	r3, [r4, #0]
 80089e6:	bd38      	pop	{r3, r4, r5, pc}
 80089e8:	20005560 	.word	0x20005560

080089ec <_init>:
 80089ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089ee:	bf00      	nop
 80089f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80089f2:	bc08      	pop	{r3}
 80089f4:	469e      	mov	lr, r3
 80089f6:	4770      	bx	lr

080089f8 <_fini>:
 80089f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089fa:	bf00      	nop
 80089fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80089fe:	bc08      	pop	{r3}
 8008a00:	469e      	mov	lr, r3
 8008a02:	4770      	bx	lr
