<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32F407_RCC: RCC BitAddress AliasRegion</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32F407_RCC
   &#160;<span id="projectnumber">0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group___r_c_c___bit_address___alias_region.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">RCC BitAddress AliasRegion<div class="ingroups"><a class="el" href="group___s_t_m32_f4xx___h_a_l___driver.html">STM32F4xx_HAL_Driver</a> &raquo; <a class="el" href="group___r_c_c.html">RCC</a> &raquo; <a class="el" href="group___r_c_c___private___constants.html">RCC Private Constants</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>RCC registers bit address in the alias region.  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for RCC BitAddress AliasRegion:</div>
<div class="dyncontent">
<div class="center"><img src="group___r_c_c___bit_address___alias_region.png" border="0" usemap="#agroup______r__c__c______bit__address______alias__region" alt=""/></div>
<map name="agroup______r__c__c______bit__address______alias__region" id="agroup______r__c__c______bit__address______alias__region">
<area shape="rect" title="RCC registers bit address in the alias region." alt="" coords="208,5,399,31"/>
<area shape="rect" href="group___r_c_c___private___constants.html" title=" " alt="" coords="5,5,160,31"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga539e07c3b3c55f1f1d47231341fb11e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__registers__structures.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> - <a class="el" href="group___peripheral__registers__structures.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a>)</td></tr>
<tr class="separator:ga539e07c3b3c55f1f1d47231341fb11e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6df8d81c05c07cb0c26bbf27ea7fe55c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga6df8d81c05c07cb0c26bbf27ea7fe55c">RCC_CR_OFFSET</a>&#160;&#160;&#160;(<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + 0x00U)</td></tr>
<tr class="separator:ga6df8d81c05c07cb0c26bbf27ea7fe55c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bf60daa74224ea82d3df7e08d4533f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga9bf60daa74224ea82d3df7e08d4533f1">RCC_HSION_BIT_NUMBER</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="separator:ga9bf60daa74224ea82d3df7e08d4533f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd3eca3cc8b1501f9d8a62c4a0ebcfe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#gabd3eca3cc8b1501f9d8a62c4a0ebcfe7">RCC_CR_HSION_BB</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__registers__structures.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga6df8d81c05c07cb0c26bbf27ea7fe55c">RCC_CR_OFFSET</a> * 32U) + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga9bf60daa74224ea82d3df7e08d4533f1">RCC_HSION_BIT_NUMBER</a> * 4U))</td></tr>
<tr class="separator:gabd3eca3cc8b1501f9d8a62c4a0ebcfe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8a1695db870d271a9e79bf0272ec8b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#gaa8a1695db870d271a9e79bf0272ec8b6">RCC_CSSON_BIT_NUMBER</a>&#160;&#160;&#160;0x13U</td></tr>
<tr class="separator:gaa8a1695db870d271a9e79bf0272ec8b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37c353c62ad303e661e99f20dcc6d1f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga37c353c62ad303e661e99f20dcc6d1f0">RCC_CR_CSSON_BB</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__registers__structures.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga6df8d81c05c07cb0c26bbf27ea7fe55c">RCC_CR_OFFSET</a> * 32U) + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#gaa8a1695db870d271a9e79bf0272ec8b6">RCC_CSSON_BIT_NUMBER</a> * 4U))</td></tr>
<tr class="separator:ga37c353c62ad303e661e99f20dcc6d1f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed4c77e51cc821b9645cb7874bf5861b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#gaed4c77e51cc821b9645cb7874bf5861b">RCC_PLLON_BIT_NUMBER</a>&#160;&#160;&#160;0x18U</td></tr>
<tr class="separator:gaed4c77e51cc821b9645cb7874bf5861b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b0a8f171b66cc0d767716ba23ad3c6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga0b0a8f171b66cc0d767716ba23ad3c6f">RCC_CR_PLLON_BB</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__registers__structures.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga6df8d81c05c07cb0c26bbf27ea7fe55c">RCC_CR_OFFSET</a> * 32U) + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#gaed4c77e51cc821b9645cb7874bf5861b">RCC_PLLON_BIT_NUMBER</a> * 4U))</td></tr>
<tr class="separator:ga0b0a8f171b66cc0d767716ba23ad3c6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf234fe5d9628a3f0769721e76f83c566"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#gaf234fe5d9628a3f0769721e76f83c566">RCC_BDCR_OFFSET</a>&#160;&#160;&#160;(<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + 0x70U)</td></tr>
<tr class="separator:gaf234fe5d9628a3f0769721e76f83c566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4074d20c157f0892c6effb8bf22c8d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#gac4074d20c157f0892c6effb8bf22c8d7">RCC_RTCEN_BIT_NUMBER</a>&#160;&#160;&#160;0x0FU</td></tr>
<tr class="separator:gac4074d20c157f0892c6effb8bf22c8d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga583ba8653153b48a06473d0a331f781d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga583ba8653153b48a06473d0a331f781d">RCC_BDCR_RTCEN_BB</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__registers__structures.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#gaf234fe5d9628a3f0769721e76f83c566">RCC_BDCR_OFFSET</a> * 32U) + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#gac4074d20c157f0892c6effb8bf22c8d7">RCC_RTCEN_BIT_NUMBER</a> * 4U))</td></tr>
<tr class="separator:ga583ba8653153b48a06473d0a331f781d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68b0f7a13e733453c7efcd66a6ee251d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga68b0f7a13e733453c7efcd66a6ee251d">RCC_BDRST_BIT_NUMBER</a>&#160;&#160;&#160;0x10U</td></tr>
<tr class="separator:ga68b0f7a13e733453c7efcd66a6ee251d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e5805d3c5b9ad3ebc13e030e5fdd86c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga5e5805d3c5b9ad3ebc13e030e5fdd86c">RCC_BDCR_BDRST_BB</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__registers__structures.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#gaf234fe5d9628a3f0769721e76f83c566">RCC_BDCR_OFFSET</a> * 32U) + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga68b0f7a13e733453c7efcd66a6ee251d">RCC_BDRST_BIT_NUMBER</a> * 4U))</td></tr>
<tr class="separator:ga5e5805d3c5b9ad3ebc13e030e5fdd86c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63141585a221eed1fd009eb80e406619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga63141585a221eed1fd009eb80e406619">RCC_CSR_OFFSET</a>&#160;&#160;&#160;(<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + 0x74U)</td></tr>
<tr class="separator:ga63141585a221eed1fd009eb80e406619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga577ffeb20561aa8395fe5327807b5709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga577ffeb20561aa8395fe5327807b5709">RCC_LSION_BIT_NUMBER</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="separator:ga577ffeb20561aa8395fe5327807b5709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac34a2d63deae3efc65e66f8fb3c26dae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#gac34a2d63deae3efc65e66f8fb3c26dae">RCC_CSR_LSION_BB</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__registers__structures.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga63141585a221eed1fd009eb80e406619">RCC_CSR_OFFSET</a> * 32U) + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga577ffeb20561aa8395fe5327807b5709">RCC_LSION_BIT_NUMBER</a> * 4U))</td></tr>
<tr class="separator:gac34a2d63deae3efc65e66f8fb3c26dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1da336203f39dd57462e7f331271f699"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga1da336203f39dd57462e7f331271f699">RCC_CR_BYTE2_ADDRESS</a>&#160;&#160;&#160;((uint32_t)0x40023802U)</td></tr>
<tr class="separator:ga1da336203f39dd57462e7f331271f699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97f80d22ba3506a43accbeb9ceb31f51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga97f80d22ba3506a43accbeb9ceb31f51">RCC_CIR_BYTE1_ADDRESS</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__registers__structures.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x0CU + 0x01U))</td></tr>
<tr class="separator:ga97f80d22ba3506a43accbeb9ceb31f51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1387fb2dfadb830eb83ab2772c8d2294"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga1387fb2dfadb830eb83ab2772c8d2294">RCC_CIR_BYTE2_ADDRESS</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__registers__structures.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x0CU + 0x02U))</td></tr>
<tr class="separator:ga1387fb2dfadb830eb83ab2772c8d2294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12a7b221df58454d4c59e1d3109b72f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga12a7b221df58454d4c59e1d3109b72f2">RCC_BDCR_BYTE0_ADDRESS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__registers__structures.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + <a class="el" href="group___r_c_c___bit_address___alias_region.html#gaf234fe5d9628a3f0769721e76f83c566">RCC_BDCR_OFFSET</a>)</td></tr>
<tr class="separator:ga12a7b221df58454d4c59e1d3109b72f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae578b5efd6bd38193ab426ce65cb77b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#gae578b5efd6bd38193ab426ce65cb77b1">RCC_DBP_TIMEOUT_VALUE</a>&#160;&#160;&#160;((uint32_t)2U)</td></tr>
<tr class="separator:gae578b5efd6bd38193ab426ce65cb77b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe8ed1c0ca0e1c17ea69e09391498cc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#gafe8ed1c0ca0e1c17ea69e09391498cc7">RCC_LSE_TIMEOUT_VALUE</a>&#160;&#160;&#160;<a class="el" href="stm32f4xx__hal__conf__template_8h.html#a85e6fc812dc26f7161a04be2568a5462">LSE_STARTUP_TIMEOUT</a></td></tr>
<tr class="separator:gafe8ed1c0ca0e1c17ea69e09391498cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0cd4ed24fa948844e1a40b12c450f32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#gac0cd4ed24fa948844e1a40b12c450f32">HSE_TIMEOUT_VALUE</a>&#160;&#160;&#160;<a class="el" href="stm32f4xx__hal__conf__template_8h.html#a68ecbc9b0a1a40a1ec9d18d5e9747c4f">HSE_STARTUP_TIMEOUT</a></td></tr>
<tr class="separator:gac0cd4ed24fa948844e1a40b12c450f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9e56670dcbbe9dbc3a8971b36bbec58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#gad9e56670dcbbe9dbc3a8971b36bbec58">HSI_TIMEOUT_VALUE</a>&#160;&#160;&#160;((uint32_t)2U)  /* 2 ms */</td></tr>
<tr class="separator:gad9e56670dcbbe9dbc3a8971b36bbec58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad52c7f624c88b0c82ab41b9dbd2b347f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#gad52c7f624c88b0c82ab41b9dbd2b347f">LSI_TIMEOUT_VALUE</a>&#160;&#160;&#160;((uint32_t)2U)  /* 2 ms */</td></tr>
<tr class="separator:gad52c7f624c88b0c82ab41b9dbd2b347f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>RCC registers bit address in the alias region. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gac0cd4ed24fa948844e1a40b12c450f32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0cd4ed24fa948844e1a40b12c450f32">&#9670;&nbsp;</a></span>HSE_TIMEOUT_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HSE_TIMEOUT_VALUE&#160;&#160;&#160;<a class="el" href="stm32f4xx__hal__conf__template_8h.html#a68ecbc9b0a1a40a1ec9d18d5e9747c4f">HSE_STARTUP_TIMEOUT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__rcc_8h_source.html#l01299">1299</a> of file <a class="el" href="stm32f4xx__hal__rcc_8h_source.html">stm32f4xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="gad9e56670dcbbe9dbc3a8971b36bbec58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9e56670dcbbe9dbc3a8971b36bbec58">&#9670;&nbsp;</a></span>HSI_TIMEOUT_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HSI_TIMEOUT_VALUE&#160;&#160;&#160;((uint32_t)2U)  /* 2 ms */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__rcc_8h_source.html#l01300">1300</a> of file <a class="el" href="stm32f4xx__hal__rcc_8h_source.html">stm32f4xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="gad52c7f624c88b0c82ab41b9dbd2b347f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad52c7f624c88b0c82ab41b9dbd2b347f">&#9670;&nbsp;</a></span>LSI_TIMEOUT_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LSI_TIMEOUT_VALUE&#160;&#160;&#160;((uint32_t)2U)  /* 2 ms */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__rcc_8h_source.html#l01301">1301</a> of file <a class="el" href="stm32f4xx__hal__rcc_8h_source.html">stm32f4xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="ga5e5805d3c5b9ad3ebc13e030e5fdd86c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e5805d3c5b9ad3ebc13e030e5fdd86c">&#9670;&nbsp;</a></span>RCC_BDCR_BDRST_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_BDRST_BB&#160;&#160;&#160;(<a class="el" href="group___peripheral__registers__structures.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#gaf234fe5d9628a3f0769721e76f83c566">RCC_BDCR_OFFSET</a> * 32U) + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga68b0f7a13e733453c7efcd66a6ee251d">RCC_BDRST_BIT_NUMBER</a> * 4U))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__rcc_8h_source.html#l01276">1276</a> of file <a class="el" href="stm32f4xx__hal__rcc_8h_source.html">stm32f4xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="ga12a7b221df58454d4c59e1d3109b72f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12a7b221df58454d4c59e1d3109b72f2">&#9670;&nbsp;</a></span>RCC_BDCR_BYTE0_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_BYTE0_ADDRESS&#160;&#160;&#160;(<a class="el" href="group___peripheral__registers__structures.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + <a class="el" href="group___r_c_c___bit_address___alias_region.html#gaf234fe5d9628a3f0769721e76f83c566">RCC_BDCR_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__rcc_8h_source.html#l01294">1294</a> of file <a class="el" href="stm32f4xx__hal__rcc_8h_source.html">stm32f4xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="gaf234fe5d9628a3f0769721e76f83c566"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf234fe5d9628a3f0769721e76f83c566">&#9670;&nbsp;</a></span>RCC_BDCR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_OFFSET&#160;&#160;&#160;(<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + 0x70U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__rcc_8h_source.html#l01271">1271</a> of file <a class="el" href="stm32f4xx__hal__rcc_8h_source.html">stm32f4xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="ga583ba8653153b48a06473d0a331f781d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga583ba8653153b48a06473d0a331f781d">&#9670;&nbsp;</a></span>RCC_BDCR_RTCEN_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_RTCEN_BB&#160;&#160;&#160;(<a class="el" href="group___peripheral__registers__structures.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#gaf234fe5d9628a3f0769721e76f83c566">RCC_BDCR_OFFSET</a> * 32U) + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#gac4074d20c157f0892c6effb8bf22c8d7">RCC_RTCEN_BIT_NUMBER</a> * 4U))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__rcc_8h_source.html#l01273">1273</a> of file <a class="el" href="stm32f4xx__hal__rcc_8h_source.html">stm32f4xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="ga68b0f7a13e733453c7efcd66a6ee251d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68b0f7a13e733453c7efcd66a6ee251d">&#9670;&nbsp;</a></span>RCC_BDRST_BIT_NUMBER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDRST_BIT_NUMBER&#160;&#160;&#160;0x10U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__rcc_8h_source.html#l01275">1275</a> of file <a class="el" href="stm32f4xx__hal__rcc_8h_source.html">stm32f4xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="ga97f80d22ba3506a43accbeb9ceb31f51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97f80d22ba3506a43accbeb9ceb31f51">&#9670;&nbsp;</a></span>RCC_CIR_BYTE1_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_BYTE1_ADDRESS&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__registers__structures.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x0CU + 0x01U))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__rcc_8h_source.html#l01288">1288</a> of file <a class="el" href="stm32f4xx__hal__rcc_8h_source.html">stm32f4xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="ga1387fb2dfadb830eb83ab2772c8d2294"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1387fb2dfadb830eb83ab2772c8d2294">&#9670;&nbsp;</a></span>RCC_CIR_BYTE2_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_BYTE2_ADDRESS&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__registers__structures.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x0CU + 0x02U))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__rcc_8h_source.html#l01291">1291</a> of file <a class="el" href="stm32f4xx__hal__rcc_8h_source.html">stm32f4xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="ga1da336203f39dd57462e7f331271f699"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1da336203f39dd57462e7f331271f699">&#9670;&nbsp;</a></span>RCC_CR_BYTE2_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_BYTE2_ADDRESS&#160;&#160;&#160;((uint32_t)0x40023802U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__rcc_8h_source.html#l01285">1285</a> of file <a class="el" href="stm32f4xx__hal__rcc_8h_source.html">stm32f4xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="ga37c353c62ad303e661e99f20dcc6d1f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37c353c62ad303e661e99f20dcc6d1f0">&#9670;&nbsp;</a></span>RCC_CR_CSSON_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_CSSON_BB&#160;&#160;&#160;(<a class="el" href="group___peripheral__registers__structures.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga6df8d81c05c07cb0c26bbf27ea7fe55c">RCC_CR_OFFSET</a> * 32U) + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#gaa8a1695db870d271a9e79bf0272ec8b6">RCC_CSSON_BIT_NUMBER</a> * 4U))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__rcc_8h_source.html#l01264">1264</a> of file <a class="el" href="stm32f4xx__hal__rcc_8h_source.html">stm32f4xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="gabd3eca3cc8b1501f9d8a62c4a0ebcfe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd3eca3cc8b1501f9d8a62c4a0ebcfe7">&#9670;&nbsp;</a></span>RCC_CR_HSION_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSION_BB&#160;&#160;&#160;(<a class="el" href="group___peripheral__registers__structures.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga6df8d81c05c07cb0c26bbf27ea7fe55c">RCC_CR_OFFSET</a> * 32U) + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga9bf60daa74224ea82d3df7e08d4533f1">RCC_HSION_BIT_NUMBER</a> * 4U))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__rcc_8h_source.html#l01261">1261</a> of file <a class="el" href="stm32f4xx__hal__rcc_8h_source.html">stm32f4xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="ga6df8d81c05c07cb0c26bbf27ea7fe55c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6df8d81c05c07cb0c26bbf27ea7fe55c">&#9670;&nbsp;</a></span>RCC_CR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_OFFSET&#160;&#160;&#160;(<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + 0x00U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__rcc_8h_source.html#l01259">1259</a> of file <a class="el" href="stm32f4xx__hal__rcc_8h_source.html">stm32f4xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="ga0b0a8f171b66cc0d767716ba23ad3c6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b0a8f171b66cc0d767716ba23ad3c6f">&#9670;&nbsp;</a></span>RCC_CR_PLLON_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_PLLON_BB&#160;&#160;&#160;(<a class="el" href="group___peripheral__registers__structures.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga6df8d81c05c07cb0c26bbf27ea7fe55c">RCC_CR_OFFSET</a> * 32U) + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#gaed4c77e51cc821b9645cb7874bf5861b">RCC_PLLON_BIT_NUMBER</a> * 4U))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__rcc_8h_source.html#l01267">1267</a> of file <a class="el" href="stm32f4xx__hal__rcc_8h_source.html">stm32f4xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="gac34a2d63deae3efc65e66f8fb3c26dae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac34a2d63deae3efc65e66f8fb3c26dae">&#9670;&nbsp;</a></span>RCC_CSR_LSION_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_LSION_BB&#160;&#160;&#160;(<a class="el" href="group___peripheral__registers__structures.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga63141585a221eed1fd009eb80e406619">RCC_CSR_OFFSET</a> * 32U) + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga577ffeb20561aa8395fe5327807b5709">RCC_LSION_BIT_NUMBER</a> * 4U))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__rcc_8h_source.html#l01282">1282</a> of file <a class="el" href="stm32f4xx__hal__rcc_8h_source.html">stm32f4xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="ga63141585a221eed1fd009eb80e406619"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63141585a221eed1fd009eb80e406619">&#9670;&nbsp;</a></span>RCC_CSR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_OFFSET&#160;&#160;&#160;(<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + 0x74U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__rcc_8h_source.html#l01280">1280</a> of file <a class="el" href="stm32f4xx__hal__rcc_8h_source.html">stm32f4xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="gaa8a1695db870d271a9e79bf0272ec8b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8a1695db870d271a9e79bf0272ec8b6">&#9670;&nbsp;</a></span>RCC_CSSON_BIT_NUMBER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSSON_BIT_NUMBER&#160;&#160;&#160;0x13U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__rcc_8h_source.html#l01263">1263</a> of file <a class="el" href="stm32f4xx__hal__rcc_8h_source.html">stm32f4xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="gae578b5efd6bd38193ab426ce65cb77b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae578b5efd6bd38193ab426ce65cb77b1">&#9670;&nbsp;</a></span>RCC_DBP_TIMEOUT_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_DBP_TIMEOUT_VALUE&#160;&#160;&#160;((uint32_t)2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__rcc_8h_source.html#l01296">1296</a> of file <a class="el" href="stm32f4xx__hal__rcc_8h_source.html">stm32f4xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="ga9bf60daa74224ea82d3df7e08d4533f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bf60daa74224ea82d3df7e08d4533f1">&#9670;&nbsp;</a></span>RCC_HSION_BIT_NUMBER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_HSION_BIT_NUMBER&#160;&#160;&#160;0x00U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__rcc_8h_source.html#l01260">1260</a> of file <a class="el" href="stm32f4xx__hal__rcc_8h_source.html">stm32f4xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="gafe8ed1c0ca0e1c17ea69e09391498cc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe8ed1c0ca0e1c17ea69e09391498cc7">&#9670;&nbsp;</a></span>RCC_LSE_TIMEOUT_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_LSE_TIMEOUT_VALUE&#160;&#160;&#160;<a class="el" href="stm32f4xx__hal__conf__template_8h.html#a85e6fc812dc26f7161a04be2568a5462">LSE_STARTUP_TIMEOUT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__rcc_8h_source.html#l01297">1297</a> of file <a class="el" href="stm32f4xx__hal__rcc_8h_source.html">stm32f4xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="ga577ffeb20561aa8395fe5327807b5709"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga577ffeb20561aa8395fe5327807b5709">&#9670;&nbsp;</a></span>RCC_LSION_BIT_NUMBER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_LSION_BIT_NUMBER&#160;&#160;&#160;0x00U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__rcc_8h_source.html#l01281">1281</a> of file <a class="el" href="stm32f4xx__hal__rcc_8h_source.html">stm32f4xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="ga539e07c3b3c55f1f1d47231341fb11e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga539e07c3b3c55f1f1d47231341fb11e1">&#9670;&nbsp;</a></span>RCC_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_OFFSET&#160;&#160;&#160;(<a class="el" href="group___peripheral__registers__structures.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> - <a class="el" href="group___peripheral__registers__structures.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__rcc_8h_source.html#l01256">1256</a> of file <a class="el" href="stm32f4xx__hal__rcc_8h_source.html">stm32f4xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="gaed4c77e51cc821b9645cb7874bf5861b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed4c77e51cc821b9645cb7874bf5861b">&#9670;&nbsp;</a></span>RCC_PLLON_BIT_NUMBER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLON_BIT_NUMBER&#160;&#160;&#160;0x18U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__rcc_8h_source.html#l01266">1266</a> of file <a class="el" href="stm32f4xx__hal__rcc_8h_source.html">stm32f4xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="gac4074d20c157f0892c6effb8bf22c8d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4074d20c157f0892c6effb8bf22c8d7">&#9670;&nbsp;</a></span>RCC_RTCEN_BIT_NUMBER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_RTCEN_BIT_NUMBER&#160;&#160;&#160;0x0FU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__rcc_8h_source.html#l01272">1272</a> of file <a class="el" href="stm32f4xx__hal__rcc_8h_source.html">stm32f4xx_hal_rcc.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
