Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/ben/repo/systolic/rtl/soc_system.qsys --synthesis=VERILOG --output-directory=/home/ben/repo/systolic/rtl/soc_system/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading rtl/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 22.1]
Progress: Parameterizing module clk_0
Progress: Adding clk_95 [altera_pll 22.1]
Progress: Parameterizing module clk_95
Progress: Adding clock_bridge_0 [altera_clock_bridge 22.1]
Progress: Parameterizing module clock_bridge_0
Progress: Adding fifo_to_copro [altera_avalon_fifo 22.1]
Progress: Parameterizing module fifo_to_copro
Progress: Adding fifo_to_hps [altera_avalon_fifo 22.1]
Progress: Parameterizing module fifo_to_hps
Progress: Adding fpga_only_master [altera_jtag_avalon_master 22.1]
Progress: Parameterizing module fpga_only_master
Progress: Adding hps_0 [altera_hps 22.1]
Progress: Parameterizing module hps_0
Progress: Adding hps_only_master [altera_jtag_avalon_master 22.1]
Progress: Parameterizing module hps_only_master
Progress: Adding intr_capturer_0 [intr_capturer 100.99.98.97]
Progress: Parameterizing module intr_capturer_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 22.1]
Progress: Parameterizing module jtag_uart
Progress: Adding pio_0 [altera_avalon_pio 22.1]
Progress: Parameterizing module pio_0
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 22.1]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.clk_95: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: soc_system.clk_95: Able to implement PLL with user settings
Warning: soc_system.fifo_to_copro: The Nios II HAL drivers for the Altera Avalon FIFO support only 32-bit data width.         If you connect this FIFO to a Nios II CPU, you will need to access the registers directly.
Warning: soc_system.fifo_to_hps: The Nios II HAL drivers for the Altera Avalon FIFO support only 32-bit data width.         If you connect this FIFO to a Nios II CPU, you will need to access the registers directly.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_system.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0
Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src2 and cmd_mux_002.sink1
Info: Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_003.sink1
Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2
Info: Inserting clock-crossing logic between rsp_demux_002.src1 and rsp_mux_001.sink2
Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info: Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_001.sink3
Info: clk_95: "soc_system" instantiated altera_pll "clk_95"
Info: fifo_to_copro: Starting RTL generation for module 'soc_system_fifo_to_copro'
Info: fifo_to_copro:   Generation command is [exec /home/ben/Soft/intelFPGA_lite/22.1std/quartus/linux64/perl/bin/perl -I /home/ben/Soft/intelFPGA_lite/22.1std/quartus/linux64/perl/lib -I /home/ben/Soft/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/europa -I /home/ben/Soft/intelFPGA_lite/22.1std/quartus/sopc_builder/bin -I /home/ben/Soft/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/ben/Soft/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- /home/ben/Soft/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=soc_system_fifo_to_copro --dir=/tmp/alt9428_3176105717730271364.dir/0003_fifo_to_copro_gen/ --quartus_dir=/home/ben/Soft/intelFPGA_lite/22.1std/quartus --verilog --config=/tmp/alt9428_3176105717730271364.dir/0003_fifo_to_copro_gen//soc_system_fifo_to_copro_component_configuration.pl  --do_build_sim=0  ]
Info: fifo_to_copro: Done RTL generation for module 'soc_system_fifo_to_copro'
Info: fifo_to_copro: "soc_system" instantiated altera_avalon_fifo "fifo_to_copro"
Info: fifo_to_hps: Starting RTL generation for module 'soc_system_fifo_to_hps'
Info: fifo_to_hps:   Generation command is [exec /home/ben/Soft/intelFPGA_lite/22.1std/quartus/linux64/perl/bin/perl -I /home/ben/Soft/intelFPGA_lite/22.1std/quartus/linux64/perl/lib -I /home/ben/Soft/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/europa -I /home/ben/Soft/intelFPGA_lite/22.1std/quartus/sopc_builder/bin -I /home/ben/Soft/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/ben/Soft/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- /home/ben/Soft/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=soc_system_fifo_to_hps --dir=/tmp/alt9428_3176105717730271364.dir/0004_fifo_to_hps_gen/ --quartus_dir=/home/ben/Soft/intelFPGA_lite/22.1std/quartus --verilog --config=/tmp/alt9428_3176105717730271364.dir/0004_fifo_to_hps_gen//soc_system_fifo_to_hps_component_configuration.pl  --do_build_sim=0  ]
Info: fifo_to_hps: Done RTL generation for module 'soc_system_fifo_to_hps'
Info: fifo_to_hps: "soc_system" instantiated altera_avalon_fifo "fifo_to_hps"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Error: Generation stopped, 7 or more modules remaining
Info: soc_system: Done "soc_system" with 10 modules, 7 files
Error: qsys-generate failed with exit code 1: 1 Error, 8 Warnings
Info: Stopping: Create HDL design files for synthesis
