# ece337_CDL
ASIC Design Laboratory: final project design and verification for a SoC USB peripheral that communicates over AHB.

The report for this project can be found [here](https://docs.google.com/document/d/1lNrkqPJuJ-R9gvF-jlBAYqu6W1RkQia506hXUGq9XRc/edit?usp=sharing).
