;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 6, 20
	SUB @121, 180
	CMP @131, 103
	JMN <131, 103
	MOV 121, 103
	MOV -980, 600
	MOV 0, <-100
	JMP 101
	SUB 0, <-100
	SUB 0, <-100
	SUB 0, <-100
	JMN 0, -100
	JMN 0, -100
	SUB -1, <-20
	ADD -1, @-20
	SLT 0, 10
	CMP @0, @2
	SUB -1, <-0
	SUB @121, 180
	JMN -100, 0
	JMN 121, 103
	MOV @111, 102
	SUB -980, 600
	SPL -700, -600
	JMN 121, 103
	CMP -980, 600
	SUB #0, 0
	CMP @131, 103
	SUB @-127, 100
	SUB 0, 10
	SPL 0, <753
	SUB @-127, 100
	JMN -100, 0
	JMN -100, 0
	SUB 0, <-148
	ADD #-30, 9
	ADD #-30, 9
	SUB -980, 600
	ADD #-30, 9
	ADD 270, 60
	SUB -980, 600
	SPL 0, -100
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	MOV -1, <-20
