# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_BCD_simulacion.srcs/sources_1/new/project_BCD_simulacion.vhd" \
"../../../../project_BCD_simulacion.srcs/sim_1/new/tb_project_BCD_simulacion.vhd" \

# Do not sort compile order
nosort
