 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : img2_jtag_tap_wrap
Scenario(s): norm.tt0p8v85c.typical_CCworst norm.ffgnp0p88vm40c.rcbest_CCbest norm.ssgnp0p72v125c.rcworst_CCworst
Version: P-2019.03-SP4
Date   : Wed Oct 30 15:06:38 2024
****************************************

 * Some/all delay information is back-annotated.
Wire Load Model Mode: Inactive.

  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0]
            (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------
  clock clock (rise edge)                          0.0000     0.0000                     
  clock network delay (ideal)                      0.0000     0.0000                     
  input external delay                             0.5000     0.5000 f                   
  tdi (in)                               0.0078    0.0038     0.5038 f                   
  tdi (net)                      4                 0.0000     0.5038 f                   
  U528/Z (BUFFD2BWP16P90CPD)             0.1920    0.1297 *   0.6335 f                   0.80
  dbg_datf_si[0] (net)           1                 0.0000     0.6335 f                   
  dbg_datf_si[0] (out)                   0.1920    0.0078 *   0.6413 f                   
  data arrival time                                           0.6413                     

  clock clock (rise edge)                          1.2200     1.2200                     
  clock network delay (ideal)                      0.0000     1.2200                     
  clock uncertainty                               -0.0700     1.1500                     
  output external delay                           -0.5000     0.6500                     
  data required time                                          0.6500                     
  ----------------------------------------------------------------------------------------------------
  data required time                                          0.6500                     
  data arrival time                                          -0.6413                     
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                 0.0087                     


  Startpoint: dbg_datf_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  input external delay                                            0.5000     0.5000 r                   
  dbg_datf_so[0] (in)                                   0.0055    0.0012     0.5012 r                   
  dbg_datf_so[0] (net)                          1                 0.0000     0.5012 r                   
  U260/ZN (AOI22D1BWP16P90CPD)                          0.0179    0.0144 *   0.5156 f                   0.80
  n147 (net)                                    1                 0.0000     0.5156 f                   
  U282/ZN (AOI211D1BWP16P90CPD)                         0.0148    0.0181 *   0.5337 r                   0.80
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.5337 r                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0148    0.0000 *   0.5337 r                   0.80
  data arrival time                                                          0.5337                     

  clock clock (fall edge)                                         0.6100     0.6100                     
  clock network delay (ideal)                                     0.0000     0.6100                     
  clock uncertainty                                              -0.0700     0.5400                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.5400 f                   
  library setup time                                             -0.0063     0.5337                     
  data required time                                                         0.5337                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5337                     
  data arrival time                                                         -0.5337                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0000                     


  Startpoint: i_img2_jtag_tap_tdo_enable_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo_enable (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                         0.6100     0.6100                     
  clock network delay (ideal)                                     0.0000     0.6100                     
  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD4BWP16P90CPDULVT)   0.0400   0.0000   0.6100 f i           0.80
  i_img2_jtag_tap_tdo_enable_reg/Q (DFNCNQD4BWP16P90CPDULVT)   0.0063   0.0390   0.6490 r               0.80
  n400 (net)                                    1                 0.0000     0.6490 r                   
  U293/Z (CKBD14BWP16P90CPDULVT)                        0.0215    0.0219 *   0.6710 r                   0.80
  tdo_enable (net)                              1                 0.0000     0.6710 r                   
  tdo_enable (out)                                      0.0225    0.0061 *   0.6771 r                   
  data arrival time                                                          0.6771                     

  clock clock (rise edge)                                         1.2200     1.2200                     
  clock network delay (ideal)                                     0.0000     1.2200                     
  clock uncertainty                                              -0.0700     1.1500                     
  output external delay                                          -0.5000     0.6500                     
  data required time                                                         0.6500                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6500                     
  data arrival time                                                         -0.6771                     
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -0.0271                     


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)   0.0400   0.0000   0.0000 r i  0.80
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)   0.0342   0.0849   0.0849 r 0.80
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)    11   0.0000   0.0849 r                  
  U299/ZN (INVD1BWP16P90CPD)                            0.0340    0.0352 *   0.1201 f                   0.80
  n388 (net)                                    8                 0.0000     0.1201 f                   
  U264/ZN (NR2D1BWP16P90CPD)                            0.0199    0.0235 *   0.1436 r                   0.80
  n217 (net)                                    3                 0.0000     0.1436 r                   
  U265/ZN (IND2D1BWP16P90CPD)                           0.0477    0.0391 *   0.1827 f                   0.80
  n215 (net)                                    7                 0.0000     0.1827 f                   
  U279/ZN (INVD1BWP16P90CPD)                            0.0180    0.0204 *   0.2031 r                   0.80
  n212 (net)                                    3                 0.0000     0.2031 r                   
  U280/ZN (NR3D1BWP16P90CPD)                            0.0123    0.0138 *   0.2168 f                   0.80
  n145 (net)                                    1                 0.0000     0.2168 f                   
  U282/ZN (AOI211D1BWP16P90CPD)                         0.0148    0.0147 *   0.2315 r                   0.80
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.2315 r                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0148    0.0000 *   0.2316 r                   0.80
  data arrival time                                                          0.2316                     

  clock clock (fall edge)                                         0.6100     0.6100                     
  clock network delay (ideal)                                     0.0000     0.6100                     
  clock uncertainty                                              -0.0700     0.5400                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.5400 f                   
  library setup time                                             -0.0063     0.5337                     
  data required time                                                         0.5337                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5337                     
  data arrival time                                                         -0.2316                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.3022                     


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0]
            (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------
  clock clock (rise edge)                          0.0000     0.0000                     
  clock network delay (ideal)                      0.0000     0.0000                     
  input external delay                             0.5000     0.5000 f                   
  tdi (in)                               0.0057    0.0029     0.5029 f                   
  tdi (net)                      4                 0.0000     0.5029 f                   
  U528/Z (BUFFD2BWP16P90CPD)             0.1350    0.0969 *   0.5998 f                   0.88
  dbg_datf_si[0] (net)           1                 0.0000     0.5998 f                   
  dbg_datf_si[0] (out)                   0.1350    0.0028 *   0.6027 f                   
  data arrival time                                           0.6027                     

  clock clock (rise edge)                          1.2200     1.2200                     
  clock network delay (ideal)                      0.0000     1.2200                     
  clock uncertainty                               -0.0100     1.2100                     
  output external delay                           -0.5000     0.7100                     
  data required time                                          0.7100                     
  ----------------------------------------------------------------------------------------------------
  data required time                                          0.7100                     
  data arrival time                                          -0.6027                     
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                 0.1073                     


  Startpoint: dbg_datf_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  input external delay                                            0.5000     0.5000 f                   
  dbg_datf_so[0] (in)                                   0.0038    0.0009     0.5009 f                   
  dbg_datf_so[0] (net)                          1                 0.0000     0.5009 f                   
  U260/ZN (AOI22D1BWP16P90CPD)                          0.0087    0.0107 *   0.5116 r                   0.88
  n147 (net)                                    1                 0.0000     0.5116 r                   
  U282/ZN (AOI211D1BWP16P90CPD)                         0.0106    0.0113 *   0.5229 f                   0.88
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.5229 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0106    0.0000 *   0.5229 f                   0.88
  data arrival time                                                          0.5229                     

  clock clock (fall edge)                                         0.6100     0.6100                     
  clock network delay (ideal)                                     0.0000     0.6100                     
  clock uncertainty                                              -0.0100     0.6000                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.6000 f                   
  library setup time                                             -0.0082     0.5918                     
  data required time                                                         0.5918                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5918                     
  data arrival time                                                         -0.5229                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0689                     


  Startpoint: i_img2_jtag_tap_tdo_enable_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo_enable (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                         0.6100     0.6100                     
  clock network delay (ideal)                                     0.0000     0.6100                     
  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD4BWP16P90CPDULVT)   0.0600   0.0000   0.6100 f i           0.88
  i_img2_jtag_tap_tdo_enable_reg/Q (DFNCNQD4BWP16P90CPDULVT)   0.0047   0.0325   0.6425 r               0.88
  n400 (net)                                    1                 0.0000     0.6425 r                   
  U293/Z (CKBD14BWP16P90CPDULVT)                        0.0176    0.0182 *   0.6607 r                   0.88
  tdo_enable (net)                              1                 0.0000     0.6607 r                   
  tdo_enable (out)                                      0.0176    0.0018 *   0.6625 r                   
  data arrival time                                                          0.6625                     

  clock clock (rise edge)                                         1.2200     1.2200                     
  clock network delay (ideal)                                     0.0000     1.2200                     
  clock uncertainty                                              -0.0100     1.2100                     
  output external delay                                          -0.5000     0.7100                     
  data required time                                                         0.7100                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.7100                     
  data arrival time                                                         -0.6625                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0475                     


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)   0.0600   0.0000   0.0000 r i  0.88
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)   0.0262   0.0699   0.0699 r 0.88
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)    11   0.0000   0.0699 r                  
  U299/ZN (INVD1BWP16P90CPD)                            0.0235    0.0251 *   0.0950 f                   0.88
  n388 (net)                                    8                 0.0000     0.0950 f                   
  U264/ZN (NR2D1BWP16P90CPD)                            0.0144    0.0188 *   0.1138 r                   0.88
  n217 (net)                                    3                 0.0000     0.1138 r                   
  U265/ZN (IND2D1BWP16P90CPD)                           0.0306    0.0264 *   0.1403 f                   0.88
  n215 (net)                                    7                 0.0000     0.1403 f                   
  U279/ZN (INVD1BWP16P90CPD)                            0.0124    0.0158 *   0.1561 r                   0.88
  n212 (net)                                    3                 0.0000     0.1561 r                   
  U280/ZN (NR3D1BWP16P90CPD)                            0.0089    0.0095 *   0.1655 f                   0.88
  n145 (net)                                    1                 0.0000     0.1655 f                   
  U282/ZN (AOI211D1BWP16P90CPD)                         0.0108    0.0115 *   0.1770 r                   0.88
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.1770 r                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0108    0.0000 *   0.1770 r                   0.88
  data arrival time                                                          0.1770                     

  clock clock (fall edge)                                         0.6100     0.6100                     
  clock network delay (ideal)                                     0.0000     0.6100                     
  clock uncertainty                                              -0.0100     0.6000                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.6000 f                   
  library setup time                                             -0.0025     0.5975                     
  data required time                                                         0.5975                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5975                     
  data arrival time                                                         -0.1770                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.4205                     


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0]
            (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------
  clock clock (rise edge)                          0.0000     0.0000                     
  clock network delay (ideal)                      0.0000     0.0000                     
  input external delay                             0.5000     0.5000 f                   
  tdi (in)                               0.0109    0.0052     0.5052 f                   
  tdi (net)                      4                 0.0000     0.5052 f                   
  U528/Z (BUFFD2BWP16P90CPD)             0.2626    0.1789 *   0.6841 f                   0.72
  dbg_datf_si[0] (net)           1                 0.0000     0.6841 f                   
  dbg_datf_si[0] (out)                   0.2626    0.0143 *   0.6985 f                   
  data arrival time                                           0.6985                     

  clock clock (rise edge)                          1.2200     1.2200                     
  clock network delay (ideal)                      0.0000     1.2200                     
  clock uncertainty                               -0.0100     1.2100                     
  output external delay                           -0.5000     0.7100                     
  data required time                                          0.7100                     
  ----------------------------------------------------------------------------------------------------
  data required time                                          0.7100                     
  data arrival time                                          -0.6985                     
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                 0.0115                     


  Startpoint: dbg_datm_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  input external delay                                            0.5000     0.5000 f                   
  dbg_datm_so[0] (in)                                   0.0076    0.0017     0.5017 f                   
  dbg_datm_so[0] (net)                          1                 0.0000     0.5017 f                   
  U278/ZN (AOI21D1BWP16P90CPD)                          0.0187    0.0170 *   0.5187 r                   0.72
  n146 (net)                                    1                 0.0000     0.5187 r                   
  U282/ZN (AOI211D1BWP16P90CPD)                         0.0248    0.0283 *   0.5470 f                   0.72
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.5470 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0248    0.0001 *   0.5471 f                   0.72
  data arrival time                                                          0.5471                     

  clock clock (fall edge)                                         0.6100     0.6100                     
  clock network delay (ideal)                                     0.0000     0.6100                     
  clock uncertainty                                              -0.0100     0.6000                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.6000 f                   
  library setup time                                             -0.0132     0.5868                     
  data required time                                                         0.5868                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5868                     
  data arrival time                                                         -0.5471                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0397                     


  Startpoint: i_img2_jtag_tap_tdo_enable_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo_enable (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                         0.6100     0.6100                     
  clock network delay (ideal)                                     0.0000     0.6100                     
  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD4BWP16P90CPDULVT)   0.0700   0.0000   0.6100 f i           0.72
  i_img2_jtag_tap_tdo_enable_reg/Q (DFNCNQD4BWP16P90CPDULVT)   0.0080   0.0534   0.6634 r               0.72
  n400 (net)                                    1                 0.0000     0.6634 r                   
  U293/Z (CKBD14BWP16P90CPDULVT)                        0.0261    0.0273 *   0.6907 r                   0.72
  tdo_enable (net)                              1                 0.0000     0.6907 r                   
  tdo_enable (out)                                      0.0292    0.0120 *   0.7027 r                   
  data arrival time                                                          0.7027                     

  clock clock (rise edge)                                         1.2200     1.2200                     
  clock network delay (ideal)                                     0.0000     1.2200                     
  clock uncertainty                                              -0.0100     1.2100                     
  output external delay                                          -0.5000     0.7100                     
  data required time                                                         0.7100                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.7100                     
  data arrival time                                                         -0.7027                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0073                     


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)   0.0700   0.0000   0.0000 r i  0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)   0.0484   0.1361   0.1361 r 0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)    11   0.0000   0.1361 r                  
  U299/ZN (INVD1BWP16P90CPD)                            0.0486    0.0528 *   0.1889 f                   0.72
  n388 (net)                                    8                 0.0000     0.1889 f                   
  U264/ZN (NR2D1BWP16P90CPD)                            0.0285    0.0363 *   0.2253 r                   0.72
  n217 (net)                                    3                 0.0000     0.2253 r                   
  U265/ZN (IND2D1BWP16P90CPD)                           0.0706    0.0594 *   0.2847 f                   0.72
  n215 (net)                                    7                 0.0000     0.2847 f                   
  U279/ZN (INVD1BWP16P90CPD)                            0.0260    0.0326 *   0.3173 r                   0.72
  n212 (net)                                    3                 0.0000     0.3173 r                   
  U280/ZN (NR3D1BWP16P90CPD)                            0.0176    0.0215 *   0.3388 f                   0.72
  n145 (net)                                    1                 0.0000     0.3388 f                   
  U282/ZN (AOI211D1BWP16P90CPD)                         0.0224    0.0228 *   0.3616 r                   0.72
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.3616 r                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0224    0.0001 *   0.3616 r                   0.72
  data arrival time                                                          0.3616                     

  clock clock (fall edge)                                         0.6100     0.6100                     
  clock network delay (ideal)                                     0.0000     0.6100                     
  clock uncertainty                                              -0.0100     0.6000                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.6000 f                   
  library setup time                                             -0.0048     0.5952                     
  data required time                                                         0.5952                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5952                     
  data arrival time                                                         -0.3616                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.2336                     


1
