var pipelineJSON={"3044533728":{"nodes":[{"name":"Entry", "id":3077610512, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":3078815648, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}], "links":[]}, "3046694576":{"nodes":[{"name":"Entry", "id":3077614944, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":3077616288, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":20}]], "type":"inst"}, {"name":"FFwd Dest", "id":3077626960, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":5}]], "type":"inst"}, {"name":"\'j\'", "id":3077631168, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'j\'", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":7}]], "type":"inst"}, {"name":"?", "id":3077633936, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":16}]], "type":"inst"}, {"name":"Feedback", "id":3077636368, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"64", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":16}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3077639088, "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":21}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3077641920, "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":21}]], "type":"inst"}, {"name":"Or", "id":3077644752, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"1 (0x1)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":20}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3077645424, "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":21}]], "type":"inst"}, {"name":"Or", "id":3077648256, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"2 (0x2)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":20}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3077648928, "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":21}]], "type":"inst"}, {"name":"Or", "id":3077651760, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"3 (0x3)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":20}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3077652432, "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":21}]], "type":"inst"}, {"name":"+", "id":3077655264, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"4 (0x4)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":20}]], "type":"inst"}, {"name":"Feedback", "id":3077655600, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'j\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":20}]], "type":"inst"}, {"name":"Exit", "id":3078907232, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}], "links":[{"from":3077614944, "to":3077616288, "details":[{"type":"table", "Width":"192"}]}, {"from":3077614944, "to":3077631168, "details":[{"type":"table", "Width":"192"}]}, {"from":3077614944, "to":3077633936, "details":[{"type":"table", "Width":"192"}]}, {"from":3077614944, "to":3077636368, "details":[{"type":"table", "Width":"192"}]}, {"from":3077614944, "to":3077655600, "details":[{"type":"table", "Width":"192"}]}, {"from":3077614944, "to":3078907232, "details":[{"type":"table", "Width":"192"}]}, {"from":3077616288, "to":3077636368, "details":[{"type":"table", "Width":"2"}]}, {"from":3077616288, "to":3077655600, "details":[{"type":"table", "Width":"2"}]}, {"from":3077616288, "to":3078907232, "details":[{"type":"table", "Width":"2"}]}, {"from":3077626960, "to":3077639088, "details":[{"type":"table", "Width":"192"}]}, {"from":3077626960, "to":3077645424, "details":[{"type":"table", "Width":"192"}]}, {"from":3077626960, "to":3077648928, "details":[{"type":"table", "Width":"192"}]}, {"from":3077626960, "to":3077652432, "details":[{"type":"table", "Width":"192"}]}, {"from":3077631168, "to":3077639088, "details":[{"type":"table", "Width":"32"}]}, {"from":3077631168, "to":3077641920, "details":[{"type":"table", "Width":"32"}]}, {"from":3077631168, "to":3077644752, "details":[{"type":"table", "Width":"32"}]}, {"from":3077631168, "to":3077648256, "details":[{"type":"table", "Width":"32"}]}, {"from":3077631168, "to":3077651760, "details":[{"type":"table", "Width":"32"}]}, {"from":3077631168, "to":3077655264, "details":[{"type":"table", "Width":"32"}]}, {"from":3077633936, "to":3077636368, "details":[{"type":"table", "Width":"64"}]}, {"from":3077633936, "to":3077639088, "details":[{"type":"table", "Width":"64"}]}, {"from":3077633936, "to":3077641920, "details":[{"type":"table", "Width":"64"}]}, {"from":3077633936, "to":3077645424, "details":[{"type":"table", "Width":"64"}]}, {"from":3077633936, "to":3077648928, "details":[{"type":"table", "Width":"64"}]}, {"from":3077633936, "to":3077652432, "details":[{"type":"table", "Width":"64"}]}, {"from":3077636368, "to":3077633936, "reverse":1, "details":[{"type":"table", "Width":"64"}]}, {"from":3077639088, "to":3078907232, "details":[{"type":"table", "Width":"64"}]}, {"from":3077641920, "to":3078907232, "details":[{"type":"table", "Width":"64"}]}, {"from":3077644752, "to":3077645424, "details":[{"type":"table", "Width":"32"}]}, {"from":3077645424, "to":3078907232, "details":[{"type":"table", "Width":"64"}]}, {"from":3077648256, "to":3077648928, "details":[{"type":"table", "Width":"32"}]}, {"from":3077648928, "to":3078907232, "details":[{"type":"table", "Width":"64"}]}, {"from":3077651760, "to":3077652432, "details":[{"type":"table", "Width":"32"}]}, {"from":3077652432, "to":3078907232, "details":[{"type":"table", "Width":"64"}]}, {"from":3077655264, "to":3077655600, "details":[{"type":"table", "Width":"32"}]}, {"from":3077655600, "to":3077631168, "reverse":1, "details":[{"type":"table", "Width":"32"}]}]}, "3047693136":{"nodes":[{"name":"Entry", "id":3077681344, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"\'i\'", "id":3077684784, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":7}]], "type":"inst"}, {"name":"Exit", "id":3078935936, "start":"7.00", "end":"10.00", "details":[{"type":"table", "Start Cycle":"7", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"256", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Ptr. Comp.", "id":3079217168, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":31}]], "type":"inst"}, {"name":"LD", "id":3079218960, "start":"2.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":31}]], "type":"inst"}, {"name":"Loop Orch", "id":3079227264, "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":37}]], "type":"inst"}, {"name":"+", "id":3079234208, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":27}]], "type":"inst"}, {"name":"Feedback", "id":3079234544, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":27}]], "type":"inst"}], "links":[{"from":3077681344, "to":3077684784, "details":[{"type":"table", "Width":"16"}]}, {"from":3077681344, "to":3078935936, "details":[{"type":"table", "Width":"16"}]}, {"from":3077681344, "to":3079227264, "details":[{"type":"table", "Width":"16"}]}, {"from":3077681344, "to":3079234544, "details":[{"type":"table", "Width":"16"}]}, {"from":3077684784, "to":3078935936, "details":[{"type":"table", "Width":"32"}]}, {"from":3077684784, "to":3079217168, "details":[{"type":"table", "Width":"32"}]}, {"from":3077684784, "to":3079234208, "details":[{"type":"table", "Width":"32"}]}, {"from":3079217168, "to":3078935936, "details":[{"type":"table", "Width":"64"}]}, {"from":3079217168, "to":3079218960, "details":[{"type":"table", "Width":"64"}]}, {"from":3079218960, "to":3078935936, "details":[{"type":"table", "Width":"32"}]}, {"from":3079227264, "to":3078935936, "details":[{"type":"table", "Width":"1"}]}, {"from":3079234208, "to":3079234544, "details":[{"type":"table", "Width":"32"}]}, {"from":3079234544, "to":3077684784, "reverse":1, "details":[{"type":"table", "Width":"32"}]}]}, "3048088592":{"nodes":[{"name":"Exit", "id":3078963680, "start":"11.00", "end":"14.00", "details":[{"type":"table", "Start Cycle":"11", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"320", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":3079247680, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":3079250448, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":30}]], "type":"inst"}, {"name":"\'j\'", "id":3079261040, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'j\'", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":7}]], "type":"inst"}, {"name":"buff_A", "id":3079263808, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"buff_A", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":31}]], "type":"inst"}, {"name":"Feedback", "id":3079266240, "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"buff_A", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"64", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":31}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3079268960, "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":31}]], "type":"inst"}, {"name":"LD", "id":3079271792, "start":"3.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"3", "Latency":"4"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":31}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3079276704, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":31}]], "type":"inst"}, {"name":"LD", "id":3079278496, "start":"3.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"3", "Latency":"4"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":31}]], "type":"inst"}, {"name":"tmp1", "id":3079283408, "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"tmp1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":7}]], "type":"inst"}, {"name":"f32 FP *+", "id":3079286048, "start":"7.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Start Cycle":"7", "Latency":"4"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":31}]], "type":"inst"}, {"name":"Feedback", "id":3079286384, "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"tmp1", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":31}]], "type":"inst"}, {"name":"+", "id":3079289312, "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":30}]], "type":"inst"}, {"name":"Feedback", "id":3079289648, "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'j\'", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"32", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":30}]], "type":"inst"}, {"name":"buff_y_out", "id":3079306432, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"buff_y_out", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":37}]], "type":"inst"}, {"name":"Feedback", "id":3079309280, "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"buff_y_out", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":37}]], "type":"inst"}, {"name":"tmp1", "id":3079312416, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"tmp1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":31}]], "type":"inst"}, {"name":"Feedback", "id":3079314848, "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"tmp1", "Feedback FIFO Depth":"4", "Feedback FIFO Width":"64", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":31}]], "type":"inst"}], "links":[{"from":3079247680, "to":3078963680, "details":[{"type":"table", "Width":"320"}]}, {"from":3079247680, "to":3079250448, "details":[{"type":"table", "Width":"320"}]}, {"from":3079247680, "to":3079261040, "details":[{"type":"table", "Width":"320"}]}, {"from":3079247680, "to":3079263808, "details":[{"type":"table", "Width":"320"}]}, {"from":3079247680, "to":3079266240, "details":[{"type":"table", "Width":"320"}]}, {"from":3079247680, "to":3079283408, "details":[{"type":"table", "Width":"320"}]}, {"from":3079247680, "to":3079286384, "details":[{"type":"table", "Width":"320"}]}, {"from":3079247680, "to":3079289648, "details":[{"type":"table", "Width":"320"}]}, {"from":3079247680, "to":3079306432, "details":[{"type":"table", "Width":"320"}]}, {"from":3079247680, "to":3079309280, "details":[{"type":"table", "Width":"320"}]}, {"from":3079247680, "to":3079312416, "details":[{"type":"table", "Width":"320"}]}, {"from":3079247680, "to":3079314848, "details":[{"type":"table", "Width":"320"}]}, {"from":3079250448, "to":3078963680, "details":[{"type":"table", "Width":"2"}]}, {"from":3079250448, "to":3079266240, "details":[{"type":"table", "Width":"2"}]}, {"from":3079250448, "to":3079271792, "details":[{"type":"table", "Width":"2"}]}, {"from":3079250448, "to":3079278496, "details":[{"type":"table", "Width":"2"}]}, {"from":3079250448, "to":3079286384, "details":[{"type":"table", "Width":"2"}]}, {"from":3079250448, "to":3079289648, "details":[{"type":"table", "Width":"2"}]}, {"from":3079250448, "to":3079309280, "details":[{"type":"table", "Width":"2"}]}, {"from":3079250448, "to":3079314848, "details":[{"type":"table", "Width":"2"}]}, {"from":3079261040, "to":3079268960, "details":[{"type":"table", "Width":"32"}]}, {"from":3079261040, "to":3079276704, "details":[{"type":"table", "Width":"32"}]}, {"from":3079261040, "to":3079289312, "details":[{"type":"table", "Width":"32"}]}, {"from":3079263808, "to":3078963680, "details":[{"type":"table", "Width":"64"}]}, {"from":3079263808, "to":3079266240, "details":[{"type":"table", "Width":"64"}]}, {"from":3079263808, "to":3079268960, "details":[{"type":"table", "Width":"64"}]}, {"from":3079266240, "to":3079263808, "reverse":1, "details":[{"type":"table", "Width":"64"}]}, {"from":3079268960, "to":3079271792, "details":[{"type":"table", "Width":"64"}]}, {"from":3079271792, "to":3079286048, "details":[{"type":"table", "Width":"32"}]}, {"from":3079276704, "to":3079278496, "details":[{"type":"table", "Width":"64"}]}, {"from":3079278496, "to":3079286048, "details":[{"type":"table", "Width":"32"}]}, {"from":3079283408, "to":3079286048, "details":[{"type":"table", "Width":"32"}]}, {"from":3079286048, "to":3078963680, "details":[{"type":"table", "Width":"32"}]}, {"from":3079286048, "to":3079286384, "details":[{"type":"table", "Width":"32"}]}, {"from":3079286384, "to":3079283408, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":3079289312, "to":3079289648, "details":[{"type":"table", "Width":"32"}]}, {"from":3079289648, "to":3079261040, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":3079306432, "to":3078963680, "details":[{"type":"table", "Width":"1"}]}, {"from":3079306432, "to":3079309280, "details":[{"type":"table", "Width":"1"}]}, {"from":3079309280, "to":3079306432, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":3079312416, "to":3078963680, "details":[{"type":"table", "Width":"64"}]}, {"from":3079312416, "to":3079314848, "details":[{"type":"table", "Width":"64"}]}, {"from":3079314848, "to":3079312416, "reverse":1, "details":[{"type":"table", "Width":"64"}]}]}, "3048902656":{"nodes":[{"name":"Exit", "id":3077553920, "start":"7.00", "end":"10.00", "details":[{"type":"table", "Start Cycle":"7", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":3079342496, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"ST", "id":3079343504, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":31}]], "type":"inst"}, {"name":"LD", "id":3079348000, "start":"2.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":40}]], "type":"inst"}], "links":[{"from":3079342496, "to":3079343504, "details":[{"type":"table", "Width":"128"}]}, {"from":3079342496, "to":3079348000, "details":[{"type":"table", "Width":"128"}]}, {"from":3079348000, "to":3077553920, "details":[{"type":"table", "Width":"32"}]}]}, "3049146832":{"nodes":[{"name":"Exit", "id":3077580704, "start":"12.00", "end":"15.00", "details":[{"type":"table", "Start Cycle":"12", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"48", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"\'j\'", "id":3078254112, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'j\'", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":7}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3078256880, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":40}]], "type":"inst"}, {"name":"Feedback", "id":3078261520, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"buff_y_out", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":40}]], "type":"inst"}, {"name":"LD", "id":3078265184, "start":"3.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"3", "Latency":"4"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":40}]], "type":"inst"}, {"name":"buff_A", "id":3078270096, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"buff_A", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":31}]], "type":"inst"}, {"name":"Feedback", "id":3078272528, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"buff_A", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"64", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":31}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3078275248, "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":40}]], "type":"inst"}, {"name":"LD", "id":3078278080, "start":"3.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"3", "Latency":"4"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":40}]], "type":"inst"}, {"name":"buff_y_out", "id":3078283520, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"buff_y_out", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":40}]], "type":"inst"}, {"name":"Feedback", "id":3078286160, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"buff_y_out", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":40}]], "type":"inst"}, {"name":"f32 FP *+", "id":3078289088, "start":"7.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Start Cycle":"7", "Latency":"4"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":40}]], "type":"inst"}, {"name":"ST", "id":3078289424, "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":40}]], "type":"inst"}, {"name":"+", "id":3078293712, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":39}]], "type":"inst"}, {"name":"Feedback", "id":3078294048, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'j\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":39}]], "type":"inst"}, {"name":"Loop Orch", "id":3078300480, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":39}]], "type":"inst"}, {"name":"buff_y_out", "id":3078311360, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"buff_y_out", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":37}]], "type":"inst"}, {"name":"Feedback", "id":3078314736, "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"buff_y_out", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":37}]], "type":"inst"}, {"name":"?", "id":3078317872, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":37}]], "type":"inst"}, {"name":"Feedback", "id":3078320720, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":37}]], "type":"inst"}, {"name":"Entry", "id":3079358848, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}], "links":[{"from":3078254112, "to":3078256880, "details":[{"type":"table", "Width":"32"}]}, {"from":3078254112, "to":3078275248, "details":[{"type":"table", "Width":"32"}]}, {"from":3078254112, "to":3078293712, "details":[{"type":"table", "Width":"32"}]}, {"from":3078256880, "to":3078265184, "details":[{"type":"table", "Width":"64"}]}, {"from":3078256880, "to":3078289424, "details":[{"type":"table", "Width":"64"}]}, {"from":3078261520, "to":3078261520, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":3078261520, "to":3078265184, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":3078265184, "to":3078289088, "details":[{"type":"table", "Width":"32"}]}, {"from":3078270096, "to":3078272528, "details":[{"type":"table", "Width":"64"}]}, {"from":3078270096, "to":3078275248, "details":[{"type":"table", "Width":"64"}]}, {"from":3078272528, "to":3078270096, "reverse":1, "details":[{"type":"table", "Width":"64"}]}, {"from":3078275248, "to":3078278080, "details":[{"type":"table", "Width":"64"}]}, {"from":3078278080, "to":3078289088, "details":[{"type":"table", "Width":"32"}]}, {"from":3078283520, "to":3078286160, "details":[{"type":"table", "Width":"32"}]}, {"from":3078283520, "to":3078289088, "details":[{"type":"table", "Width":"32"}]}, {"from":3078286160, "to":3078283520, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":3078289088, "to":3078289424, "details":[{"type":"table", "Width":"32"}]}, {"from":3078289424, "to":3077580704, "details":[{"type":"table", "Width":"1"}]}, {"from":3078293712, "to":3078294048, "details":[{"type":"table", "Width":"32"}]}, {"from":3078294048, "to":3078254112, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":3078300480, "to":3077580704, "details":[{"type":"table", "Width":"1"}]}, {"from":3078300480, "to":3078261520, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":3078300480, "to":3078265184, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":3078300480, "to":3078272528, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":3078300480, "to":3078278080, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":3078300480, "to":3078286160, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":3078300480, "to":3078289424, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":3078300480, "to":3078294048, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":3078300480, "to":3078314736, "details":[{"type":"table", "Width":"1"}]}, {"from":3078300480, "to":3078320720, "details":[{"type":"table", "Width":"1"}]}, {"from":3078311360, "to":3077580704, "details":[{"type":"table", "Width":"1"}]}, {"from":3078311360, "to":3078314736, "details":[{"type":"table", "Width":"1"}]}, {"from":3078314736, "to":3078311360, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":3078317872, "to":3077580704, "details":[{"type":"table", "Width":"1"}]}, {"from":3078317872, "to":3078320720, "details":[{"type":"table", "Width":"1"}]}, {"from":3078320720, "to":3078317872, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":3079358848, "to":3077580704, "details":[{"type":"table", "Width":"192"}]}, {"from":3079358848, "to":3078254112, "details":[{"type":"table", "Width":"192"}]}, {"from":3079358848, "to":3078261520, "details":[{"type":"table", "Width":"192"}]}, {"from":3079358848, "to":3078265184, "details":[{"type":"table", "Width":"192"}]}, {"from":3079358848, "to":3078270096, "details":[{"type":"table", "Width":"192"}]}, {"from":3079358848, "to":3078272528, "details":[{"type":"table", "Width":"192"}]}, {"from":3079358848, "to":3078283520, "details":[{"type":"table", "Width":"192"}]}, {"from":3079358848, "to":3078286160, "details":[{"type":"table", "Width":"192"}]}, {"from":3079358848, "to":3078294048, "details":[{"type":"table", "Width":"192"}]}, {"from":3079358848, "to":3078300480, "details":[{"type":"table", "Width":"192"}]}, {"from":3079358848, "to":3078311360, "details":[{"type":"table", "Width":"192"}]}, {"from":3079358848, "to":3078314736, "details":[{"type":"table", "Width":"192"}]}, {"from":3079358848, "to":3078317872, "details":[{"type":"table", "Width":"192"}]}, {"from":3079358848, "to":3078320720, "details":[{"type":"table", "Width":"192"}]}]}, "3050053648":{"nodes":[{"name":"Exit", "id":3077605376, "start":"10.00", "end":"13.00", "details":[{"type":"table", "Start Cycle":"10", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":3078333520, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":3078334192, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":45}]], "type":"inst"}, {"name":"\'i\'", "id":3078352352, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":7}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3078355120, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":46}]], "type":"inst"}, {"name":"LD", "id":3078356912, "start":"2.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"4"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":46}]], "type":"inst"}, {"name":"FFwd Dest", "id":3078361824, "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":3078364560, "start":"2.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"4"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":46}]], "type":"inst"}, {"name":"ST", "id":3078366352, "start":"6.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"Yes", "Start Cycle":"6", "Latency":"4"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":46}]], "type":"inst"}, {"name":"+", "id":3078370640, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":45}]], "type":"inst"}, {"name":"Feedback", "id":3078370976, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":45}]], "type":"inst"}], "links":[{"from":3078333520, "to":3077605376, "details":[{"type":"table", "Width":"16"}]}, {"from":3078333520, "to":3078334192, "details":[{"type":"table", "Width":"16"}]}, {"from":3078333520, "to":3078352352, "details":[{"type":"table", "Width":"16"}]}, {"from":3078333520, "to":3078370976, "details":[{"type":"table", "Width":"16"}]}, {"from":3078334192, "to":3077605376, "details":[{"type":"table", "Width":"4"}]}, {"from":3078334192, "to":3078356912, "details":[{"type":"table", "Width":"4"}]}, {"from":3078334192, "to":3078366352, "details":[{"type":"table", "Width":"4"}]}, {"from":3078334192, "to":3078370976, "details":[{"type":"table", "Width":"4"}]}, {"from":3078352352, "to":3078355120, "details":[{"type":"table", "Width":"32"}]}, {"from":3078352352, "to":3078364560, "details":[{"type":"table", "Width":"32"}]}, {"from":3078352352, "to":3078370640, "details":[{"type":"table", "Width":"32"}]}, {"from":3078355120, "to":3078356912, "details":[{"type":"table", "Width":"64"}]}, {"from":3078356912, "to":3078366352, "details":[{"type":"table", "Width":"32"}]}, {"from":3078361824, "to":3078364560, "details":[{"type":"table", "Width":"64"}]}, {"from":3078364560, "to":3078366352, "details":[{"type":"table", "Width":"64"}]}, {"from":3078370640, "to":3078370976, "details":[{"type":"table", "Width":"32"}]}, {"from":3078370976, "to":3078352352, "reverse":1, "details":[{"type":"table", "Width":"32"}]}]}};
var treeJSON={"nodes":[{"name":"atax", "id":3041475528, "type":"component", "children":[{"name":"atax.B0.runOnce", "id":3041802560, "type":"bb"}, {"name":"atax.B2", "id":3041788192, "type":"bb"}, {"name":"atax.B3", "id":3041788272, "type":"bb"}, {"name":"atax.B1.start", "id":3041802704, "type":"bb", "children":[{"name":"Cluster 0", "id":3044533728, "type":"cluster"}]}, {"name":"4X Partially unrolled atax.B4", "id":3041788352, "type":"bb", "children":[{"name":"Cluster 1", "id":3046694576, "type":"cluster"}]}, {"name":"Fused loop atax.B6", "id":3041788512, "type":"bb", "children":[{"name":"Cluster 2", "id":3047693136, "type":"cluster"}]}, {"name":"atax.B5", "id":3041788432, "type":"bb"}, {"name":"atax.B13", "id":3041789072, "type":"bb"}, {"name":"atax.B11", "id":3041788912, "type":"bb"}, {"name":"atax.B12", "id":3041788992, "type":"bb", "children":[{"name":"Cluster 6", "id":3050053648, "type":"cluster"}]}, {"name":"atax.B7", "id":3041788592, "type":"bb", "children":[{"name":"Cluster 3", "id":3048088592, "type":"cluster"}]}, {"name":"atax.B10", "id":3041788832, "type":"bb"}, {"name":"atax.B9", "id":3041788752, "type":"bb", "children":[{"name":"Cluster 5", "id":3049146832, "type":"cluster"}]}, {"name":"atax.B8", "id":3041788672, "type":"bb", "children":[{"name":"Cluster 4", "id":3048902656, "type":"cluster"}]}]}], "links":[]};
var new_lmvJSON={"nodes":[{"name":"atax", "id":3041475528, "type":"component", "children":[{"name":"Local Memory", "id":1, "type":"memtype", "children":[{"name":"buff_A", "id":2, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":"8"}]}], "Requested size":"16 kilobytes", "Implemented size":"16 kilobytes = (1024 words per bank) x (16 bytes per word)", "Memory Usage":"7 RAMs", "Number of banks":"1", "Bank width (word size)":"16 bytes", "Bank depth":"1024 words", "Number of replicates":"1", "Number of private copies":"1", "RAM Mode":"True dual-port", "Pump configuration":"Single-pumped", "Additional information":"In each private copy:</br>  Variable \'buff_A\' occupies memory words [0-1023] and has 4 array elements per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":8}]], "type":"memsys", "children":[{"name":"Bank 0", "id":3, "details":[{"type":"table", "Memory Usage":"7 RAMs", "Bank width":"16 bytes", "Bank depth":"1024 words", "Implemented bank size":"16 kilobytes = (1024 words) x (16 bytes per word)", "Number of active ports":"2", "Number of read ports":"1", "Number of shared (RW) ports":"1", "Additional information":"In each private copy:</br>  Variable \'buff_A\' occupies memory words [0-1023] and has 4 array elements per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":8}]], "type":"bank", "children":[{"name":"Replicate 0", "id":4, "details":[{"type":"table", "Implemented size":"16 kilobytes = (1024 words) x (16 bytes per word)", "Memory Usage":"7 RAMs", "Number of physical ports":"2", "Number of read ports":"1", "Number of shared (RW) ports":"1", "Additional information":"In each private copy:</br>  Variable \'buff_A\' occupies memory words [0-1023] and has 4 array elements per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":8}]], "type":"replicate", "children":[{"name":"RW", "id":5, "type":"port"}, {"name":"R", "id":7, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"16 bytes", "Depth per copy":"1024 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'buff_A\' occupies memory words [0-1023] and has 4 array elements per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"buff_x", "id":8, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":"9"}]}], "Requested size":"256 bytes", "Implemented size":"256 bytes = (64 words per bank) x (4 bytes per word)", "Memory Usage":"1 RAM", "Number of banks":"1", "Bank width (word size)":"4 bytes", "Bank depth":"64 words", "Number of replicates":"1", "Number of private copies":"1", "RAM Mode":"Simple dual-port", "Pump configuration":"Single-pumped", "Additional information":"In each private copy:</br>  Variable \'buff_x\' occupies memory words [0-63] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":9}]], "type":"memsys", "children":[{"name":"Bank 0", "id":9, "details":[{"type":"table", "Memory Usage":"1 RAM", "Bank width":"4 bytes", "Bank depth":"64 words", "Implemented bank size":"256 bytes = (64 words) x (4 bytes per word)", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'buff_x\' occupies memory words [0-63] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":9}]], "type":"bank", "children":[{"name":"Replicate 0", "id":10, "details":[{"type":"table", "Implemented size":"256 bytes = (64 words) x (4 bytes per word)", "Memory Usage":"1 RAM", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'buff_x\' occupies memory words [0-63] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":9}]], "type":"replicate", "children":[{"name":"R", "id":11, "type":"port"}, {"name":"W", "id":12, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy":"64 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'buff_x\' occupies memory words [0-63] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"buff_y_out", "id":13, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":"10"}]}], "Requested size":"256 bytes", "Implemented size":"256 bytes = (64 words per bank) x (4 bytes per word)", "Memory Usage":"1 RAM", "Number of banks":"1", "Bank width (word size)":"4 bytes", "Bank depth":"64 words", "Number of replicates":"1", "Number of private copies":"1", "RAM Mode":"Simple dual-port", "Pump configuration":"Single-pumped", "Additional information":"In each private copy:</br>  Variable \'buff_y_out\' occupies memory words [0-63] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":10}]], "type":"memsys", "children":[{"name":"Bank 0", "id":14, "details":[{"type":"table", "Memory Usage":"1 RAM", "Bank width":"4 bytes", "Bank depth":"64 words", "Implemented bank size":"256 bytes = (64 words) x (4 bytes per word)", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'buff_y_out\' occupies memory words [0-63] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":10}]], "type":"bank", "children":[{"name":"Replicate 0", "id":15, "details":[{"type":"table", "Implemented size":"256 bytes = (64 words) x (4 bytes per word)", "Memory Usage":"1 RAM", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'buff_y_out\' occupies memory words [0-63] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":10}]], "type":"replicate", "children":[{"name":"R", "id":16, "type":"port"}, {"name":"W", "id":18, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy":"64 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'buff_y_out\' occupies memory words [0-63] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"tmp1", "id":20, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":"11"}]}], "Requested size":"256 bytes", "Implemented size":"256 bytes = (64 words per bank) x (4 bytes per word)", "Memory Usage":"1 RAM", "Number of banks":"1", "Bank width (word size)":"4 bytes", "Bank depth":"64 words", "Number of replicates":"1", "Number of private copies":"1", "RAM Mode":"Simple dual-port", "Pump configuration":"Double-pumped", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'tmp1\' occupies memory words [0-63] and has 1 array element per memory word."}, {"type":"text", "text":"Running memory at 2x clock to support more concurrent ports"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":11}]], "type":"memsys", "children":[{"name":"Bank 0", "id":21, "details":[{"type":"table", "Memory Usage":"1 RAM", "Bank width":"4 bytes", "Bank depth":"64 words", "Implemented bank size":"256 bytes = (64 words) x (4 bytes per word)", "Number of active ports":"3", "Number of read ports":"2", "Number of write ports":"1", "Number of un-used ports":"1", "Additional information":"In each private copy:</br>  Variable \'tmp1\' occupies memory words [0-63] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":11}]], "type":"bank", "children":[{"name":"Replicate 0", "id":22, "details":[{"type":"table", "Implemented size":"256 bytes = (64 words) x (4 bytes per word)", "Memory Usage":"1 RAM", "Number of physical ports":"4", "Number of read ports":"2", "Number of write ports":"1", "Number of un-used ports":"1", "Additional information":"In each private copy:</br>  Variable \'tmp1\' occupies memory words [0-63] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":11}]], "type":"replicate", "children":[{"name":"R", "id":23, "type":"port"}, {"name":"R", "id":24, "type":"port"}, {"name":"W", "id":25, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy":"64 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'tmp1\' occupies memory words [0-63] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}]}}]}]}]}, {"name":"Load", "id":3041922304, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"buff_A", "Start cycle":"3", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":31}]], "type":"inst"}, {"name":"Load", "id":3041952512, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"buff_A", "Start cycle":"3", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":40}]], "type":"inst"}, {"name":"Store", "id":3041904320, "details":[{"type":"table", "Width":"128 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"buff_A", "Start cycle":"35", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":21}]], "type":"inst"}, {"name":"SHARE", "id":6, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"Load", "id":3041922928, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"buff_x", "Start cycle":"3", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":31}]], "type":"inst"}, {"name":"Store", "id":3041644688, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"buff_x", "Start cycle":"34", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":16}]], "type":"inst"}, {"name":"Load", "id":3041951344, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"buff_y_out", "Start cycle":"3", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":40}]], "type":"inst"}, {"name":"Load", "id":3041965120, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"buff_y_out", "Start cycle":"2", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":46}]], "type":"inst"}, {"name":"Store", "id":3041864624, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"buff_y_out", "Start cycle":"34", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":17}]], "type":"inst"}, {"name":"Store", "id":3041953680, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"buff_y_out", "Start cycle":"11", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":40}]], "type":"inst"}, {"name":"SHARE", "id":17, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":19, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"Load", "id":3041911136, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"tmp1", "Start cycle":"2", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":31}]], "type":"inst"}, {"name":"Load", "id":3041694608, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"tmp1", "Start cycle":"2", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":40}]], "type":"inst"}, {"name":"Store", "id":3041865120, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"tmp1", "Start cycle":"34", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":18}]], "type":"inst"}, {"name":"Store", "id":3041942480, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"tmp1", "Start cycle":"1", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":31}]], "type":"inst"}, {"name":"SHARE", "id":26, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}]}], "links":[{"from":5, "to":6}, {"from":6, "to":5}, {"from":6, "to":3041922304}, {"from":3041904320, "to":6}, {"from":7, "to":3041952512}, {"from":11, "to":3041922928}, {"from":3041644688, "to":12}, {"from":16, "to":17}, {"from":17, "to":3041951344}, {"from":17, "to":3041965120}, {"from":19, "to":18}, {"from":3041864624, "to":19}, {"from":3041953680, "to":19}, {"from":23, "to":3041911136}, {"from":24, "to":3041694608}, {"from":26, "to":25}, {"from":3041865120, "to":26}, {"from":3041942480, "to":26}]};
var systemJSON={"nodes":[{"name":"atax", "id":3041475528, "type":"component", "children":[{"name":"Stream Read", "id":3041811952, "details":[{"type":"table", "Basic Block":"atax.B1.start", "Width":"192 bits", "Depth":"0", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":5}]], "type":"inst"}, {"name":"Stream Write", "id":3041971024, "details":[{"type":"table", "Basic Block":"atax.B13", "Width":"1 bit", "Depth":"0", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":48}]], "type":"inst"}]}, {"name":"call.atax", "id":3041632488, "details":[{"type":"table", "Width":"192 bits", "Depth":"0", "Ready Latency":"0", "Bits per Symbol":"192 bits", "Uses Packets":"No", "Uses Valid":"Yes", "Uses Empty":"No", "First symbol in high order bits":"No"}], "type":"stream"}, {"name":"return.atax", "id":3041632616, "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Ready Latency":"0", "Bits per Symbol":"1 bit", "Uses Packets":"No", "Uses Ready":"Yes", "Uses Empty":"No", "First symbol in high order bits":"No"}], "type":"stream"}], "links":[{"from":3041632488, "to":3041811952}, {"from":3041971024, "to":3041632616}, {"from":3041811952, "to":3041971024}]};
var blockJSON={"3041788192":{"nodes":[], "links":[]}, "3041788272":{"nodes":[{"name":"\'i\'", "id":3047419472, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":7}]], "type":"inst"}, {"name":"Loop Orch", "id":3056035024, "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":15}]], "type":"inst"}, {"name":"ST", "id":3057355952, "start":"34.00", "end":"35.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"34", "Latency":"1"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":16}]], "type":"inst"}, {"name":"\'i\'", "id":3057470768, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":7}]], "type":"inst"}, {"name":"Compare", "id":3057471408, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"7-bit Integer Compare", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":15}]], "type":"inst"}, {"name":"ST", "id":3057492064, "start":"34.00", "end":"35.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"34", "Latency":"1"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":18}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3057869344, "start":"2.00", "end":"34.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"32"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":16}]], "type":"inst"}, {"name":"FFwd Dest", "id":3057871632, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":5}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3058234400, "start":"2.00", "end":"34.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"32"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":18}]], "type":"inst"}, {"name":"+", "id":3071639472, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":15}]], "type":"inst"}, {"name":"LD", "id":3072273456, "start":"2.00", "end":"34.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"2", "Latency":"32"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":16}]], "type":"inst"}, {"name":"ST", "id":3072399584, "start":"34.00", "end":"35.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"34", "Latency":"1"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":17}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3073066272, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":16}]], "type":"inst"}, {"name":"Loop Input", "id":3077015312, "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"atax.B5, atax.B1.start"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":15}]], "type":"inst"}, {"name":"Feedback", "id":3078746960, "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"8", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":15}]], "type":"inst"}, {"name":"Feedback", "id":3079215024, "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":15}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3079373296, "start":"2.00", "end":"34.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"32"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":17}]], "type":"inst"}], "links":[{"from":3047419472, "to":3057869344, "details":[{"type":"table", "Width":"32"}]}, {"from":3047419472, "to":3058234400, "details":[{"type":"table", "Width":"32"}]}, {"from":3047419472, "to":3071639472, "details":[{"type":"table", "Width":"32"}]}, {"from":3047419472, "to":3073066272, "details":[{"type":"table", "Width":"32"}]}, {"from":3047419472, "to":3079373296, "details":[{"type":"table", "Width":"32"}]}, {"from":3057470768, "to":3057471408, "details":[{"type":"table", "Width":"7"}]}, {"from":3057470768, "to":3078746960, "details":[{"type":"table", "Width":"7"}]}, {"from":3057471408, "to":3056035024, "details":[{"type":"table", "Width":"1"}]}, {"from":3057471408, "to":3078746960, "details":[{"type":"table", "Width":"1"}]}, {"from":3057471408, "to":3079215024, "details":[{"type":"table", "Width":"1"}]}, {"from":3057869344, "to":3057355952, "details":[{"type":"table", "Width":"64"}]}, {"from":3057871632, "to":3073066272, "details":[{"type":"table", "Width":"192"}]}, {"from":3058234400, "to":3057492064, "details":[{"type":"table", "Width":"64"}]}, {"from":3071639472, "to":3079215024, "details":[{"type":"table", "Width":"32"}]}, {"from":3072273456, "to":3057355952, "details":[{"type":"table", "Width":"32"}]}, {"from":3073066272, "to":3072273456, "details":[{"type":"table", "Width":"64"}]}, {"from":3077015312, "to":3047419472, "details":[{"type":"table", "Width":"1"}]}, {"from":3077015312, "to":3057470768, "details":[{"type":"table", "Width":"1"}]}, {"from":3078746960, "to":3057470768, "reverse":1, "details":[{"type":"table", "Width":"7"}]}, {"from":3079215024, "to":3047419472, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":3079373296, "to":3072399584, "details":[{"type":"table", "Width":"64"}]}]}, "3041788352":{"nodes":[{"name":"Cluster 1", "id":3046694576, "start":"1.00", "end":"3.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1", "Cluster Type":"Stall-Enable", "Cluster Start Cycle":"1", "Cluster Latency":"2"}], "type":"bb", "children":[{"name":"Logic", "id":3046701664, "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"2"}], "type":"inst"}]}, {"name":"LD", "id":3046128736, "start":"3.00", "end":"35.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"3", "Latency":"32"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":21}]], "type":"inst"}, {"name":"LD", "id":3047362672, "start":"3.00", "end":"35.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"3", "Latency":"32"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":21}]], "type":"inst"}, {"name":"LD", "id":3051901280, "start":"3.00", "end":"35.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"3", "Latency":"32"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":21}]], "type":"inst"}, {"name":"LD", "id":3051994032, "start":"3.00", "end":"35.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"3", "Latency":"32"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":21}]], "type":"inst"}, {"name":"ST", "id":3056914832, "start":"35.00", "end":"36.00", "details":[{"type":"table", "Instruction":"Store", "Width":"128 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"35", "Latency":"1"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":21}]], "type":"inst"}, {"name":"Loop Input", "id":3076886288, "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"atax.B4, atax.B3"}], "type":"inst"}], "links":[{"from":3046128736, "to":3056914832, "details":[{"type":"table", "Width":"32"}]}, {"from":3046701664, "to":3046128736, "details":[{"type":"table", "Width":"448"}]}, {"from":3047362672, "to":3056914832, "details":[{"type":"table", "Width":"32"}]}, {"from":3046701664, "to":3047362672, "details":[{"type":"table", "Width":"448"}]}, {"from":3051901280, "to":3056914832, "details":[{"type":"table", "Width":"32"}]}, {"from":3046701664, "to":3051901280, "details":[{"type":"table", "Width":"448"}]}, {"from":3051994032, "to":3056914832, "details":[{"type":"table", "Width":"32"}]}, {"from":3046701664, "to":3051994032, "details":[{"type":"table", "Width":"448"}]}, {"from":3046701664, "to":3056914832, "details":[{"type":"table", "Width":"448"}]}, {"from":3076886288, "to":3046701664, "details":[{"type":"table", "Width":"1"}]}, {"from":3076886288, "to":3046701664, "details":[{"type":"table", "Width":"64"}]}, {"from":3076886288, "to":3046701664, "details":[{"type":"table", "Width":"1"}]}]}, "3041788432":{"nodes":[{"name":"Input", "id":3076950368, "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"atax.B4"}], "type":"inst"}], "links":[]}, "3041788512":{"nodes":[{"name":"Cluster 2", "id":3047693136, "start":"1.00", "end":"10.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"9"}], "type":"bb", "children":[{"name":"Logic", "id":3047699888, "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"6"}], "type":"inst"}, {"name":"Exit", "id":3047927840, "details":[{"type":"table", "Start Cycle":"7", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"256", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Input", "id":3076881184, "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"atax.B10, atax.B2"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":37}]], "type":"inst"}], "links":[{"from":3047699888, "to":3047927840}, {"from":3076881184, "to":3047699888, "details":[{"type":"table", "Width":"1"}]}]}, "3041788592":{"nodes":[{"name":"Cluster 3", "id":3048088592, "start":"1.00", "end":"14.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"13"}], "type":"bb", "children":[{"name":"Logic", "id":3048095328, "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"10"}], "type":"inst"}, {"name":"Exit", "id":3048750992, "details":[{"type":"table", "Start Cycle":"11", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"320", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Orch", "id":3076880576, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":30}]], "type":"inst"}], "links":[{"from":3048095328, "to":3048750992}, {"from":3076880576, "to":3048095328, "details":[{"type":"table", "Width":"1"}]}, {"from":3076880576, "to":3048095328, "details":[{"type":"table", "Width":"64"}]}, {"from":3076880576, "to":3048095328, "details":[{"type":"table", "Width":"64"}]}, {"from":3076880576, "to":3048095328, "details":[{"type":"table", "Width":"1"}]}, {"from":3076880576, "to":3048095328, "details":[{"type":"table", "Width":"1"}]}, {"from":3076880576, "to":3048095328, "details":[{"type":"table", "Width":"32"}]}, {"from":3076880576, "to":3048095328, "details":[{"type":"table", "Width":"1"}]}]}, "3041788672":{"nodes":[{"name":"Cluster 4", "id":3048902656, "start":"0.00", "end":"10.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"10"}], "type":"bb", "children":[{"name":"Logic", "id":3048909312, "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"7"}], "type":"inst"}, {"name":"Exit", "id":3049012224, "details":[{"type":"table", "Start Cycle":"7", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"buff_y_out", "id":3050883296, "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"buff_y_out", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":40}]], "type":"inst"}, {"name":"Input", "id":3060431744, "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"atax.B7"}], "type":"inst"}], "links":[{"from":3048909312, "to":3049012224}, {"from":3060431744, "to":3048909312, "details":[{"type":"table", "Width":"64"}]}, {"from":3060431744, "to":3050883296, "details":[{"type":"table", "Width":"1"}]}, {"from":3060431744, "to":3048909312, "details":[{"type":"table", "Width":"32"}]}]}, "3041788752":{"nodes":[{"name":"Cluster 5", "id":3049146832, "start":"1.00", "end":"15.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"14"}], "type":"bb", "children":[{"name":"Logic", "id":3049153408, "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"11"}], "type":"inst"}, {"name":"Exit", "id":3049805200, "details":[{"type":"table", "Start Cycle":"12", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"48", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Input", "id":3077521936, "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"atax.B9, atax.B8"}], "type":"inst"}], "links":[{"from":3049153408, "to":3049805200}, {"from":3077521936, "to":3049153408, "details":[{"type":"table", "Width":"64"}]}, {"from":3077521936, "to":3049153408, "details":[{"type":"table", "Width":"1"}]}, {"from":3077521936, "to":3049153408, "details":[{"type":"table", "Width":"1"}]}, {"from":3077521936, "to":3049153408, "details":[{"type":"table", "Width":"32"}]}, {"from":3077521936, "to":3049153408, "details":[{"type":"table", "Width":"1"}]}, {"from":3077521936, "to":3049153408, "details":[{"type":"table", "Width":"1"}]}]}, "3041788832":{"nodes":[{"name":"Input", "id":3078423664, "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"atax.B9"}], "type":"inst"}, {"name":"Feedback", "id":3079383360, "start":"0.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"buff_y_out", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":40}]], "type":"inst"}], "links":[{"from":3078423664, "to":3079383360, "details":[{"type":"table", "Width":"1"}]}]}, "3041788912":{"nodes":[], "links":[]}, "3041788992":{"nodes":[{"name":"Cluster 6", "id":3050053648, "start":"1.00", "end":"13.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"12"}], "type":"bb", "children":[{"name":"Logic", "id":3050060480, "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"9"}], "type":"inst"}, {"name":"Exit", "id":3050487984, "details":[{"type":"table", "Start Cycle":"10", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Orch", "id":3077166912, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":45}]], "type":"inst"}], "links":[{"from":3050060480, "to":3050487984}, {"from":3077166912, "to":3050060480, "details":[{"type":"table", "Width":"1"}]}]}, "3041789072":{"nodes":[{"name":"WR", "id":3078800736, "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"1 bit", "Depth":"0", "Stream Name":"return.atax", "Stall-free":"No", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":48}]], "type":"inst"}, {"name":"Feedback", "id":3079854576, "start":"0.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}], "links":[{"from":3078800736, "to":3079854576, "details":[{"type":"table", "Width":"1"}]}]}, "3041802560":{"nodes":[{"name":"?", "id":3058516176, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"Feedback", "id":3079887760, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":5}]], "type":"inst"}], "links":[{"from":3079887760, "to":3058516176, "reverse":1, "details":[{"type":"table", "Width":"1"}]}]}, "3041802704":{"nodes":[{"name":"Cluster 0", "id":3044533728, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0", "Cluster Type":"Stall-Enable", "Cluster Start Cycle":"1", "Cluster Latency":"0"}], "type":"bb", "children":[{"name":"Logic", "id":3045730512, "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"0"}], "type":"inst"}]}, {"name":"?", "id":3052702336, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":5}]], "type":"inst"}, {"name":"FFwd Src", "id":3057859360, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"RD", "id":3058225616, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"192 bits", "Depth":"0", "Stream Name":"call.atax", "Stall-free":"No", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":5}]], "type":"inst"}, {"name":"FFwd Src", "id":3081253552, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":5}]], "type":"inst"}], "links":[{"from":3052702336, "to":3058225616, "details":[{"type":"table", "Width":"1"}]}, {"from":3058225616, "to":3057859360, "details":[{"type":"table", "Width":"192"}]}, {"from":3058225616, "to":3081253552, "details":[{"type":"table", "Width":"192"}]}]}};
var scheduleJSON={"3041475528":{"nodes":[{"name":"atax.B0.runOnce", "id":3041802560, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"?", "id":3058516176, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"atax.B1.start", "id":3041802704, "start":"2", "end":"4", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 0", "id":3044533728, "start":"3", "end":"3", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0", "Cluster Type":"Stall-Enable", "Cluster Start Cycle":"1", "Cluster Latency":"0"}], "type":"cluster", "children":[{"name":"Exit", "id":3078815648, "start":"3", "end":"3", "details":[{"type":"table", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}]}, {"name":"?", "id":3052702336, "start":"3", "end":"4", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":5}]], "type":"inst"}, {"name":"RD", "id":3058225616, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"192 bits", "Depth":"0", "Stream Name":"call.atax", "Stall-free":"No", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":5}]], "type":"inst"}, {"name":"FFwd Src", "id":3081253552, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":5}]], "type":"inst"}, {"name":"FFwd Src", "id":3057859360, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}]}, {"name":"atax.B3", "id":3041788272, "start":"4", "end":"39", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"\'i\'", "id":3057470768, "start":"5", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":7}]], "type":"inst"}, {"name":"Compare", "id":3057471408, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"7-bit Integer Compare", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":15}]], "type":"inst"}, {"name":"\'i\'", "id":3047419472, "start":"5", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":7}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3079373296, "start":"6", "end":"38", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"32"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":17}]], "type":"inst"}, {"name":"ST", "id":3072399584, "start":"38", "end":"39", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"34", "Latency":"1"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":17}]], "type":"inst"}, {"name":"+", "id":3071639472, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":15}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3058234400, "start":"6", "end":"38", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"32"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":18}]], "type":"inst"}, {"name":"ST", "id":3057492064, "start":"38", "end":"39", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"34", "Latency":"1"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":18}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3057869344, "start":"6", "end":"38", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"32"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":16}]], "type":"inst"}, {"name":"FFwd Dest", "id":3057871632, "start":"5", "end":"6", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":5}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3073066272, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":16}]], "type":"inst"}, {"name":"LD", "id":3072273456, "start":"6", "end":"38", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"2", "Latency":"32"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":16}]], "type":"inst"}, {"name":"ST", "id":3057355952, "start":"38", "end":"39", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"34", "Latency":"1"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":16}]], "type":"inst"}]}, {"name":"4X Partially unrolled atax.B4", "id":3041788352, "start":"39", "end":"75", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 1", "id":3046694576, "start":"40", "end":"42", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1", "Cluster Type":"Stall-Enable", "Cluster Start Cycle":"1", "Cluster Latency":"2"}], "type":"cluster", "children":[{"name":"?", "id":3077633936, "start":"41", "end":"41", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":16}]], "type":"inst"}, {"name":"\'j\'", "id":3077631168, "start":"42", "end":"42", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'j\'", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":7}]], "type":"inst"}, {"name":"+", "id":3077655264, "start":"42", "end":"42", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"4 (0x4)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":20}]], "type":"inst"}, {"name":"Or", "id":3077651760, "start":"42", "end":"42", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"3 (0x3)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":20}]], "type":"inst"}, {"name":"Or", "id":3077648256, "start":"42", "end":"42", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"2 (0x2)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":20}]], "type":"inst"}, {"name":"Or", "id":3077644752, "start":"42", "end":"42", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"1 (0x1)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":20}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3077641920, "start":"41", "end":"42", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":21}]], "type":"inst"}, {"name":"FFwd Dest", "id":3077626960, "start":"41", "end":"41", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":5}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3077652432, "start":"41", "end":"42", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":21}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3077648928, "start":"41", "end":"42", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":21}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3077645424, "start":"41", "end":"42", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":21}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3077639088, "start":"41", "end":"42", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":21}]], "type":"inst"}, {"name":"Exit", "id":3078907232, "start":"42", "end":"42", "details":[{"type":"table", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}]}, {"name":"LD", "id":3051994032, "start":"42", "end":"74", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"3", "Latency":"32"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":21}]], "type":"inst"}, {"name":"LD", "id":3051901280, "start":"42", "end":"74", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"3", "Latency":"32"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":21}]], "type":"inst"}, {"name":"LD", "id":3047362672, "start":"42", "end":"74", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"3", "Latency":"32"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":21}]], "type":"inst"}, {"name":"LD", "id":3046128736, "start":"42", "end":"74", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"3", "Latency":"32"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":21}]], "type":"inst"}, {"name":"ST", "id":3056914832, "start":"74", "end":"75", "details":[{"type":"table", "Instruction":"Store", "Width":"128 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"35", "Latency":"1"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":21}]], "type":"inst"}]}, {"name":"atax.B5", "id":3041788432, "start":"75", "end":"75", "details":[{"type":"table"}], "type":"bb"}, {"name":"atax.B2", "id":3041788192, "start":"75", "end":"75", "details":[{"type":"table"}], "type":"bb"}, {"name":"Fused loop atax.B6", "id":3041788512, "start":"75", "end":"85", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 2", "id":3047693136, "start":"76", "end":"85", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"\'i\'", "id":3077684784, "start":"77", "end":"77", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":7}]], "type":"inst"}, {"name":"+", "id":3079234208, "start":"77", "end":"77", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":27}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3079217168, "start":"77", "end":"77", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":31}]], "type":"inst"}, {"name":"LD", "id":3079218960, "start":"77", "end":"82", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":31}]], "type":"inst"}, {"name":"Exit", "id":3078935936, "start":"82", "end":"85", "details":[{"type":"table", "Start Cycle":"7", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"256", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"atax.B7", "id":3041788592, "start":"85", "end":"99", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 3", "id":3048088592, "start":"86", "end":"99", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"13"}], "type":"cluster", "children":[{"name":"tmp1", "id":3079312416, "start":"87", "end":"87", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"tmp1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":31}]], "type":"inst"}, {"name":"buff_y_out", "id":3079306432, "start":"87", "end":"87", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"buff_y_out", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":37}]], "type":"inst"}, {"name":"tmp1", "id":3079283408, "start":"92", "end":"92", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"tmp1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":7}]], "type":"inst"}, {"name":"buff_A", "id":3079263808, "start":"87", "end":"87", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"buff_A", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":31}]], "type":"inst"}, {"name":"\'j\'", "id":3079261040, "start":"88", "end":"88", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'j\'", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":7}]], "type":"inst"}, {"name":"+", "id":3079289312, "start":"89", "end":"89", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":30}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3079276704, "start":"88", "end":"88", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":31}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3079268960, "start":"87", "end":"88", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":31}]], "type":"inst"}, {"name":"LD", "id":3079278496, "start":"88", "end":"92", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"3", "Latency":"4"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":31}]], "type":"inst"}, {"name":"LD", "id":3079271792, "start":"88", "end":"92", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"3", "Latency":"4"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":31}]], "type":"inst"}, {"name":"f32 FP *+", "id":3079286048, "start":"92", "end":"96", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Start Cycle":"7", "Latency":"4"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":31}]], "type":"inst"}, {"name":"Exit", "id":3078963680, "start":"96", "end":"99", "details":[{"type":"table", "Start Cycle":"11", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"320", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"atax.B8", "id":3041788672, "start":"99", "end":"109", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"buff_y_out", "id":3050883296, "start":"108", "end":"109", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"buff_y_out", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":40}]], "type":"inst"}, {"name":"Cluster 4", "id":3048902656, "start":"99", "end":"109", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"10"}], "type":"cluster", "children":[{"name":"LD", "id":3079348000, "start":"101", "end":"106", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"5"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":40}]], "type":"inst"}, {"name":"ST", "id":3079343504, "start":"100", "end":"101", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":31}]], "type":"inst"}, {"name":"Exit", "id":3077553920, "start":"106", "end":"109", "details":[{"type":"table", "Start Cycle":"7", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"atax.B9", "id":3041788752, "start":"109", "end":"124", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 5", "id":3049146832, "start":"110", "end":"124", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"14"}], "type":"cluster", "children":[{"name":"?", "id":3078317872, "start":"111", "end":"111", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":37}]], "type":"inst"}, {"name":"buff_y_out", "id":3078311360, "start":"112", "end":"112", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"buff_y_out", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":37}]], "type":"inst"}, {"name":"buff_y_out", "id":3078283520, "start":"112", "end":"112", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"buff_y_out", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":40}]], "type":"inst"}, {"name":"buff_A", "id":3078270096, "start":"111", "end":"111", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"buff_A", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":31}]], "type":"inst"}, {"name":"\'j\'", "id":3078254112, "start":"112", "end":"112", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'j\'", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":7}]], "type":"inst"}, {"name":"+", "id":3078293712, "start":"112", "end":"112", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":39}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3078275248, "start":"111", "end":"112", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":40}]], "type":"inst"}, {"name":"LD", "id":3078278080, "start":"112", "end":"116", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"3", "Latency":"4"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":40}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3078256880, "start":"112", "end":"112", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":40}]], "type":"inst"}, {"name":"LD", "id":3078265184, "start":"112", "end":"116", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"3", "Latency":"4"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":40}]], "type":"inst"}, {"name":"f32 FP *+", "id":3078289088, "start":"116", "end":"120", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Start Cycle":"7", "Latency":"4"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":40}]], "type":"inst"}, {"name":"ST", "id":3078289424, "start":"120", "end":"121", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":40}]], "type":"inst"}, {"name":"Exit", "id":3077580704, "start":"121", "end":"124", "details":[{"type":"table", "Start Cycle":"12", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"48", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"atax.B10", "id":3041788832, "start":"124", "end":"125", "details":[{"type":"table"}], "type":"bb"}, {"name":"atax.B11", "id":3041788912, "start":"125", "end":"125", "details":[{"type":"table"}], "type":"bb"}, {"name":"atax.B12", "id":3041788992, "start":"125", "end":"138", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 6", "id":3050053648, "start":"126", "end":"138", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"12"}], "type":"cluster", "children":[{"name":"\'i\'", "id":3078352352, "start":"127", "end":"127", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":7}]], "type":"inst"}, {"name":"+", "id":3078370640, "start":"127", "end":"127", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":45}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3078355120, "start":"127", "end":"127", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":46}]], "type":"inst"}, {"name":"LD", "id":3078356912, "start":"127", "end":"131", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"4"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":46}]], "type":"inst"}, {"name":"FFwd Dest", "id":3078361824, "start":"131", "end":"131", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":3078364560, "start":"127", "end":"131", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"4"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":46}]], "type":"inst"}, {"name":"ST", "id":3078366352, "start":"131", "end":"135", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"Yes", "Start Cycle":"6", "Latency":"4"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":46}]], "type":"inst"}, {"name":"Exit", "id":3077605376, "start":"135", "end":"138", "details":[{"type":"table", "Start Cycle":"10", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"atax.B13", "id":3041789072, "start":"138", "end":"139", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"WR", "id":3078800736, "start":"138", "end":"138", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"1 bit", "Depth":"0", "Stream Name":"return.atax", "Stall-free":"No", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":48}]], "type":"inst"}]}], "links":[]}};
var bottleneckJSON={"bottlenecks":[{"name":"\'i\'", "id":4294967295, "src":"3057470768", "dst":"3078746960", "type":"fMAX/II", "brief":"Data dependency", "loop":"atax.B3", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'i\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"240.0", "Loop feedback path that lowered II and Fmax: ":[{"type":"text", "text":"Compare(%L)", "links":[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":"15"}]}]}], "nodes":[{"name":"\'i\'", "id":3057470768, "start":"1.00", "parent":"atax.B3", "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":7}]], "type":"inst"}, {"name":"Compare", "id":3057471408, "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":15}]], "type":"inst"}, {"name":"Feedback", "id":3078746960, "end":"3.00", "parent":"atax.B3", "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":15}]], "type":"inst"}], "links":[{"from":3057470768, "to":3057471408}, {"from":3057470768, "to":3078746960}, {"from":3057471408, "to":3078746960}, {"from":3057470768, "to":3078746960, "reverse":1}]}, {"name":"?", "id":4294967295, "src":"3052702336", "dst":"3079854576", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"atax.B1.start", "details":[{"type":"table", "Loop: ":"atax.B1.start", "Declared at: ":"Component invocation", "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: atax.B3(%L)", "links":[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":"15"}]}, {"type":"text", "text":"Loop: 4X Partially unrolled atax.B4(%L)", "links":[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":"20"}]}, {"type":"text", "text":"Basic block: atax.B5(%L)", "links":[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":"15"}]}, {"type":"text", "text":"Basic block: atax.B2(%L)", "links":[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":"27"}]}, {"type":"text", "text":"Loop: Fused loop atax.B6(%L)", "links":[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":"37"}]}, {"type":"text", "text":"Loop: atax.B7(%L)", "links":[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":"30"}]}, {"type":"text", "text":"Basic block: atax.B8(%L)", "links":[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":"39"}]}, {"type":"text", "text":"Loop: atax.B9(%L)", "links":[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":"39"}]}, {"type":"text", "text":"Basic block: atax.B10(%L)", "links":[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":"37"}]}, {"type":"text", "text":"Basic block: atax.B11(%L)", "links":[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":"45"}]}, {"type":"text", "text":"Loop: atax.B12(%L)", "links":[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":"45"}]}]}], "nodes":[{"name":"?", "id":3052702336, "start":"1.00", "parent":"atax.B1.start", "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":5}]], "type":"inst"}, {"name":"atax.B3", "id":3059219712, "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":15}]], "type":"loop"}, {"name":"4X Partially unrolled atax.B4", "id":3070618944, "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":20}]], "type":"loop"}, {"name":"atax.B5", "id":3077212704, "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":15}]], "type":"bb"}, {"name":"atax.B2", "id":3058895552, "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":27}]], "type":"bb"}, {"name":"Fused loop atax.B6", "id":3077168048, "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":37}]], "type":"loop"}, {"name":"atax.B7", "id":3078429536, "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":30}]], "type":"loop"}, {"name":"atax.B8", "id":3078436576, "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":39}]], "type":"bb"}, {"name":"atax.B9", "id":3078432544, "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":39}]], "type":"loop"}, {"name":"atax.B10", "id":3078431552, "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":37}]], "type":"bb"}, {"name":"atax.B11", "id":3078422896, "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":45}]], "type":"bb"}, {"name":"atax.B12", "id":3078424400, "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":45}]], "type":"loop"}, {"name":"Feedback", "id":3079854576, "end":"1.00", "parent":"atax.B13", "type":"inst"}], "links":[{"from":3059219712, "to":3070618944}, {"from":3070618944, "to":3070618944}, {"from":3070618944, "to":3077212704}, {"from":3077212704, "to":3058895552}, {"from":3058895552, "to":3077168048}, {"from":3077168048, "to":3078429536}, {"from":3078429536, "to":3078429536}, {"from":3078429536, "to":3078436576}, {"from":3078432544, "to":3078432544}, {"from":3078436576, "to":3078432544}, {"from":3078432544, "to":3078431552}, {"from":3078431552, "to":3078422896}, {"from":3078422896, "to":3078424400}, {"from":3078424400, "to":3078424400}, {"from":3052702336, "to":3059219712}, {"from":3078424400, "to":3079854576}, {"from":3052702336, "to":3079854576, "reverse":1}]}, {"name":"tmp1", "id":4294967295, "src":"3079283408", "dst":"3079286384", "type":"fMAX/II", "brief":"Data dependency", "loop":"atax.B7", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"tmp1", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":"11"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"240.0", "Loop feedback path that lowered II and Fmax: ":[{"type":"text", "text":"f32 FP *+(%L)", "links":[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":"31"}]}]}], "nodes":[{"name":"tmp1", "id":3079283408, "start":"7.00", "parent":"atax.B7", "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":7}]], "type":"inst"}, {"name":"f32 FP *+", "id":3079286048, "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":31}]], "type":"inst"}, {"name":"Feedback", "id":3079286384, "end":"11.00", "parent":"atax.B7", "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":31}]], "type":"inst"}], "links":[{"from":3079283408, "to":3079286048}, {"from":3079286048, "to":3079286384}, {"from":3079283408, "to":3079286384, "reverse":1}]}, {"name":"buff_y_out", "id":4294967295, "src":"3050883296", "dst":"3079383360", "concurrency":"1", "type":"Occupancy limiter", "brief":"Memory dependency", "loop":"atax.B6", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"buff_y_out", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":"10"}]}], "Dependency: ":"Memory dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: atax.B9(%L)", "links":[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":"39"}]}]}], "nodes":[{"name":"buff_y_out", "id":3050883296, "start":"9.00", "parent":"atax.B6", "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":40}]], "type":"inst"}, {"name":"atax.B9", "id":3078432544, "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":39}]], "type":"loop"}, {"name":"Feedback", "id":3079383360, "end":"1.00", "parent":"atax.B10", "debug":[[{"filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.c", "line":40}]], "type":"inst"}], "links":[{"from":3078432544, "to":3078432544}, {"from":3050883296, "to":3078432544}, {"from":3078432544, "to":3079383360}, {"from":3050883296, "to":3079383360, "reverse":1}]}]};
