

================================================================
== Vitis HLS Report for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s'
================================================================
* Date:           Fri May 24 19:15:58 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_wrapper
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.397 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.666 ns|  6.666 ns|    2|    2|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.39>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_116 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read95" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4 'read' 'p_read_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_117 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read94" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5 'read' 'p_read_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_118 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read93" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 6 'read' 'p_read_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_119 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read92" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 7 'read' 'p_read_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_120 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read91" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 8 'read' 'p_read_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_121 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read90" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 9 'read' 'p_read_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_122 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read89" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 10 'read' 'p_read_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_123 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read88" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 11 'read' 'p_read_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_124 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read87" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 12 'read' 'p_read_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_125 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read86" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 13 'read' 'p_read_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_126 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read85" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 14 'read' 'p_read_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_127 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read84" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 15 'read' 'p_read_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_128 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read83" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 16 'read' 'p_read_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_129 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read82" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 17 'read' 'p_read_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_130 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read81" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 18 'read' 'p_read_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_131 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read80" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 19 'read' 'p_read_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_132 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read79" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 20 'read' 'p_read_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_133 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read78" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 21 'read' 'p_read_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_134 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read77" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 22 'read' 'p_read_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_135 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read76" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 23 'read' 'p_read_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_136 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read75" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 24 'read' 'p_read_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_137 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read74" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 25 'read' 'p_read_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_138 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read73" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 26 'read' 'p_read_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_139 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read72" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 27 'read' 'p_read_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_140 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read71" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 28 'read' 'p_read_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_141 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read70" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 29 'read' 'p_read_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_142 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read69" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 30 'read' 'p_read_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_143 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read68" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 31 'read' 'p_read_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read_144 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read67" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 32 'read' 'p_read_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read_145 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read66" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 33 'read' 'p_read_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read_146 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read65" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 34 'read' 'p_read_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read_147 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read64" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 35 'read' 'p_read_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_read_148 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read63" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 36 'read' 'p_read_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_read_149 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read62" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 37 'read' 'p_read_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_read_150 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read61" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 38 'read' 'p_read_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_read_151 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read60" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 39 'read' 'p_read_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_read_152 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read59" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 40 'read' 'p_read_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_read_153 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read58" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 41 'read' 'p_read_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_read_154 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read57" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 42 'read' 'p_read_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_read_155 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read56" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 43 'read' 'p_read_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_read_156 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read55" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 44 'read' 'p_read_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_read_157 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read54" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 45 'read' 'p_read_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_read_158 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read53" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 46 'read' 'p_read_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_read_159 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read52" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 47 'read' 'p_read_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_read_160 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read51" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 48 'read' 'p_read_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_read50146 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read50" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 49 'read' 'p_read50146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_read_161 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read49" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 50 'read' 'p_read_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_read_162 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read48" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 51 'read' 'p_read_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_read_163 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read47" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 52 'read' 'p_read_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_read_164 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read46" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 53 'read' 'p_read_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_read_165 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read45" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 54 'read' 'p_read_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_read_166 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read44" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 55 'read' 'p_read_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_read_167 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read43" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 56 'read' 'p_read_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_read_168 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read42" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 57 'read' 'p_read_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_read_169 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read41" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 58 'read' 'p_read_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_read40136 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read40" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 59 'read' 'p_read40136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_read_170 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read39" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 60 'read' 'p_read_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_read_171 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read38" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 61 'read' 'p_read_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_read_172 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read37" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 62 'read' 'p_read_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_read_173 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read36" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 63 'read' 'p_read_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_read_174 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read35" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 64 'read' 'p_read_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_read_175 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read34" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 65 'read' 'p_read_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_read_176 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read33" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 66 'read' 'p_read_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_read_177 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read32" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 67 'read' 'p_read_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_read_178 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read31" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 68 'read' 'p_read_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_read30126 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read30" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 69 'read' 'p_read30126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_read_179 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read29" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 70 'read' 'p_read_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_read_180 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read28" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 71 'read' 'p_read_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_read_181 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read27" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 72 'read' 'p_read_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_read_182 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read26" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 73 'read' 'p_read_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_read_183 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read25" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 74 'read' 'p_read_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_read_184 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read24" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 75 'read' 'p_read_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_read_185 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read23" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 76 'read' 'p_read_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%p_read_186 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read22" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 77 'read' 'p_read_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%p_read_187 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read21" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 78 'read' 'p_read_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_read20116 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read20" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 79 'read' 'p_read20116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%p_read_188 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read19" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 80 'read' 'p_read_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%p_read_189 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read18" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 81 'read' 'p_read_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%p_read_190 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read17" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 82 'read' 'p_read_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%p_read_191 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read16" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 83 'read' 'p_read_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%p_read_192 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read15" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 84 'read' 'p_read_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%p_read_193 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 85 'read' 'p_read_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%p_read_194 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 86 'read' 'p_read_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%p_read_195 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read12" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 87 'read' 'p_read_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%p_read_196 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read11" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 88 'read' 'p_read_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%p_read10106 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read10" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 89 'read' 'p_read10106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%p_read9105 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read9" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 90 'read' 'p_read9105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%p_read8104 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read8" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 91 'read' 'p_read8104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%p_read7103 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read7" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 92 'read' 'p_read7103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%p_read6102 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read6" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 93 'read' 'p_read6102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%p_read5101 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read5" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 94 'read' 'p_read5101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%p_read4100 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 95 'read' 'p_read4100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%p_read399 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 96 'read' 'p_read399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%p_read298 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 97 'read' 'p_read298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%p_read197 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 98 'read' 'p_read197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%p_read96 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 99 'read' 'p_read96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i16 %p_read96"   --->   Operation 100 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read96, i2 0"   --->   Operation 101 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln1273_75 = sext i18 %shl_ln"   --->   Operation 102 'sext' 'sext_ln1273_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.79ns)   --->   "%r_V = sub i19 %sext_ln1273_75, i19 %sext_ln1273"   --->   Operation 103 'sub' 'r_V' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%mult_V = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V, i32 5, i32 18"   --->   Operation 104 'partselect' 'mult_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln818 = sext i14 %mult_V"   --->   Operation 105 'sext' 'sext_ln818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln17_526 = sext i14 %mult_V" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 106 'sext' 'sext_ln17_526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.79ns)   --->   "%r_V_1866 = sub i19 0, i19 %sext_ln1273_75"   --->   Operation 107 'sub' 'r_V_1866' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%mult_V_576 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1866, i32 5, i32 18"   --->   Operation 108 'partselect' 'mult_V_576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln17_527 = sext i14 %mult_V_576" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 109 'sext' 'sext_ln17_527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.80ns)   --->   "%r_V_1867 = sub i19 %r_V_1866, i19 %sext_ln1273"   --->   Operation 110 'sub' 'r_V_1867' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%mult_V_577 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1867, i32 5, i32 18"   --->   Operation 111 'partselect' 'mult_V_577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln17_528 = sext i14 %mult_V_577" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 112 'sext' 'sext_ln17_528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%shl_ln1273_s = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read96, i1 0"   --->   Operation 113 'bitconcatenate' 'shl_ln1273_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln1273_76 = sext i17 %shl_ln1273_s"   --->   Operation 114 'sext' 'sext_ln1273_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln1273_77 = sext i17 %shl_ln1273_s"   --->   Operation 115 'sext' 'sext_ln1273_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.79ns)   --->   "%r_V_1868 = sub i18 0, i18 %sext_ln1273_77"   --->   Operation 116 'sub' 'r_V_1868' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%mult_V_578 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_1868, i32 5, i32 17"   --->   Operation 117 'partselect' 'mult_V_578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln17_529 = sext i13 %mult_V_578" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 118 'sext' 'sext_ln17_529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln17_530 = sext i13 %mult_V_578" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 119 'sext' 'sext_ln17_530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.79ns)   --->   "%r_V_1869 = sub i19 %sext_ln1273, i19 %sext_ln1273_75"   --->   Operation 120 'sub' 'r_V_1869' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%mult_V_579 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1869, i32 5, i32 18"   --->   Operation 121 'partselect' 'mult_V_579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln17_531 = sext i14 %mult_V_579" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 122 'sext' 'sext_ln17_531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%shl_ln1273_96 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read96, i3 0"   --->   Operation 123 'bitconcatenate' 'shl_ln1273_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln1273_78 = sext i19 %shl_ln1273_96"   --->   Operation 124 'sext' 'sext_ln1273_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.80ns)   --->   "%r_V_1870 = add i20 %sext_ln1273_78, i20 %sext_ln1273_76"   --->   Operation 125 'add' 'r_V_1870' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%mult_V_580 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_1870, i32 5, i32 19"   --->   Operation 126 'partselect' 'mult_V_580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln818_10 = sext i15 %mult_V_580"   --->   Operation 127 'sext' 'sext_ln818_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%mult_V_581 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read96, i32 4, i32 15"   --->   Operation 128 'partselect' 'mult_V_581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln17_532 = sext i12 %mult_V_581" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 129 'sext' 'sext_ln17_532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln1273_79 = sext i16 %p_read197"   --->   Operation 130 'sext' 'sext_ln1273_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln1273_80 = sext i16 %p_read197"   --->   Operation 131 'sext' 'sext_ln1273_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%shl_ln1273_97 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read197, i2 0"   --->   Operation 132 'bitconcatenate' 'shl_ln1273_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln1273_81 = sext i18 %shl_ln1273_97"   --->   Operation 133 'sext' 'sext_ln1273_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.79ns)   --->   "%r_V_1871 = sub i19 %sext_ln1273_81, i19 %sext_ln1273_80"   --->   Operation 134 'sub' 'r_V_1871' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%mult_V_582 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1871, i32 5, i32 18"   --->   Operation 135 'partselect' 'mult_V_582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln17_533 = sext i14 %mult_V_582" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 136 'sext' 'sext_ln17_533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.79ns)   --->   "%r_V_1878 = sub i19 0, i19 %sext_ln1273_81"   --->   Operation 137 'sub' 'r_V_1878' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.80ns)   --->   "%r_V_1872 = sub i19 %r_V_1878, i19 %sext_ln1273_80"   --->   Operation 138 'sub' 'r_V_1872' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%mult_V_583 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1872, i32 5, i32 18"   --->   Operation 139 'partselect' 'mult_V_583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln17_534 = sext i14 %mult_V_583" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 140 'sext' 'sext_ln17_534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%mult_V_584 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read197, i32 5, i32 15"   --->   Operation 141 'partselect' 'mult_V_584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln17_535 = sext i11 %mult_V_584" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 142 'sext' 'sext_ln17_535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i11 %mult_V_584" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 143 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.79ns)   --->   "%r_V_1873 = add i19 %sext_ln1273_81, i19 %sext_ln1273_80"   --->   Operation 144 'add' 'r_V_1873' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%mult_V_585 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1873, i32 5, i32 18"   --->   Operation 145 'partselect' 'mult_V_585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln17_536 = sext i14 %mult_V_585" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 146 'sext' 'sext_ln17_536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%mult_V_586 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read197, i32 3, i32 15"   --->   Operation 147 'partselect' 'mult_V_586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln17_537 = sext i13 %mult_V_586" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 148 'sext' 'sext_ln17_537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%mult_V_587 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read197, i32 4, i32 15"   --->   Operation 149 'partselect' 'mult_V_587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln17_538 = sext i12 %mult_V_587" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 150 'sext' 'sext_ln17_538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%shl_ln1273_98 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read197, i3 0"   --->   Operation 151 'bitconcatenate' 'shl_ln1273_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln1273_83 = sext i19 %shl_ln1273_98"   --->   Operation 152 'sext' 'sext_ln1273_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.80ns)   --->   "%r_V_1874 = sub i20 %sext_ln1273_79, i20 %sext_ln1273_83"   --->   Operation 153 'sub' 'r_V_1874' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%mult_V_588 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_1874, i32 5, i32 19"   --->   Operation 154 'partselect' 'mult_V_588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln818_12 = sext i15 %mult_V_588"   --->   Operation 155 'sext' 'sext_ln818_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%shl_ln1273_99 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read197, i1 0"   --->   Operation 156 'bitconcatenate' 'shl_ln1273_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln1273_84 = sext i17 %shl_ln1273_99"   --->   Operation 157 'sext' 'sext_ln1273_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln1273_85 = sext i17 %shl_ln1273_99"   --->   Operation 158 'sext' 'sext_ln1273_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.79ns)   --->   "%r_V_1875 = sub i18 0, i18 %sext_ln1273_85"   --->   Operation 159 'sub' 'r_V_1875' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%mult_V_589 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_1875, i32 5, i32 17"   --->   Operation 160 'partselect' 'mult_V_589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln17_539 = sext i13 %mult_V_589" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 161 'sext' 'sext_ln17_539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln17_540 = sext i13 %mult_V_589" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 162 'sext' 'sext_ln17_540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.80ns)   --->   "%r_V_1876 = sub i20 %sext_ln1273_83, i20 %sext_ln1273_84"   --->   Operation 163 'sub' 'r_V_1876' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%mult_V_590 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_1876, i32 5, i32 19"   --->   Operation 164 'partselect' 'mult_V_590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln818_13 = sext i15 %mult_V_590"   --->   Operation 165 'sext' 'sext_ln818_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.80ns)   --->   "%r_V_1877 = sub i20 %sext_ln1273_83, i20 %sext_ln1273_79"   --->   Operation 166 'sub' 'r_V_1877' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%mult_V_591 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_1877, i32 5, i32 19"   --->   Operation 167 'partselect' 'mult_V_591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln818_14 = sext i15 %mult_V_591"   --->   Operation 168 'sext' 'sext_ln818_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%mult_V_592 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1878, i32 5, i32 18"   --->   Operation 169 'partselect' 'mult_V_592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln818_15 = sext i14 %mult_V_592"   --->   Operation 170 'sext' 'sext_ln818_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln17_541 = sext i14 %mult_V_592" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 171 'sext' 'sext_ln17_541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln1273_86 = sext i16 %p_read298"   --->   Operation 172 'sext' 'sext_ln1273_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln1273_87 = sext i16 %p_read298"   --->   Operation 173 'sext' 'sext_ln1273_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%shl_ln1273_100 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read298, i1 0"   --->   Operation 174 'bitconcatenate' 'shl_ln1273_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln1273_89 = sext i17 %shl_ln1273_100"   --->   Operation 175 'sext' 'sext_ln1273_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.79ns)   --->   "%r_V_1879 = sub i18 0, i18 %sext_ln1273_89"   --->   Operation 176 'sub' 'r_V_1879' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%mult_V_593 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_1879, i32 5, i32 17"   --->   Operation 177 'partselect' 'mult_V_593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln17_542 = sext i13 %mult_V_593" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 178 'sext' 'sext_ln17_542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln17_543 = sext i13 %mult_V_593" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 179 'sext' 'sext_ln17_543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%mult_V_594 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read298, i32 3, i32 15"   --->   Operation 180 'partselect' 'mult_V_594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln17_544 = sext i13 %mult_V_594" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 181 'sext' 'sext_ln17_544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln17_308 = sext i13 %mult_V_594" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 182 'sext' 'sext_ln17_308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%shl_ln1273_101 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read298, i2 0"   --->   Operation 183 'bitconcatenate' 'shl_ln1273_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln1273_90 = sext i18 %shl_ln1273_101"   --->   Operation 184 'sext' 'sext_ln1273_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.79ns)   --->   "%r_V_1880 = sub i19 0, i19 %sext_ln1273_90"   --->   Operation 185 'sub' 'r_V_1880' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%mult_V_595 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1880, i32 5, i32 18"   --->   Operation 186 'partselect' 'mult_V_595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln818_16 = sext i14 %mult_V_595"   --->   Operation 187 'sext' 'sext_ln818_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln17_545 = sext i14 %mult_V_595" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 188 'sext' 'sext_ln17_545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.80ns)   --->   "%r_V_1881 = sub i19 %r_V_1880, i19 %sext_ln1273_87"   --->   Operation 189 'sub' 'r_V_1881' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%mult_V_596 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1881, i32 5, i32 18"   --->   Operation 190 'partselect' 'mult_V_596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln17_546 = sext i14 %mult_V_596" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 191 'sext' 'sext_ln17_546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%mult_V_597 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read298, i32 4, i32 15"   --->   Operation 192 'partselect' 'mult_V_597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln17_547 = sext i12 %mult_V_597" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 193 'sext' 'sext_ln17_547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln17_548 = sext i12 %mult_V_597" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 194 'sext' 'sext_ln17_548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln17_549 = sext i12 %mult_V_597" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 195 'sext' 'sext_ln17_549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%mult_V_598 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read298, i32 5, i32 15"   --->   Operation 196 'partselect' 'mult_V_598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln17_550 = sext i11 %mult_V_598" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 197 'sext' 'sext_ln17_550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%shl_ln1273_102 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read298, i3 0"   --->   Operation 198 'bitconcatenate' 'shl_ln1273_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln1273_91 = sext i19 %shl_ln1273_102"   --->   Operation 199 'sext' 'sext_ln1273_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.80ns)   --->   "%r_V_1882 = sub i20 %sext_ln1273_86, i20 %sext_ln1273_91"   --->   Operation 200 'sub' 'r_V_1882' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%mult_V_599 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_1882, i32 5, i32 19"   --->   Operation 201 'partselect' 'mult_V_599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln818_17 = sext i15 %mult_V_599"   --->   Operation 202 'sext' 'sext_ln818_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.80ns)   --->   "%r_V_1883 = sub i20 %sext_ln1273_91, i20 %sext_ln1273_86"   --->   Operation 203 'sub' 'r_V_1883' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%mult_V_600 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_1883, i32 5, i32 19"   --->   Operation 204 'partselect' 'mult_V_600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln818_18 = sext i15 %mult_V_600"   --->   Operation 205 'sext' 'sext_ln818_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.79ns)   --->   "%r_V_1884 = sub i19 %sext_ln1273_87, i19 %sext_ln1273_90"   --->   Operation 206 'sub' 'r_V_1884' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%mult_V_601 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1884, i32 5, i32 18"   --->   Operation 207 'partselect' 'mult_V_601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln818_19 = sext i14 %mult_V_601"   --->   Operation 208 'sext' 'sext_ln818_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln17_551 = sext i14 %mult_V_601" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 209 'sext' 'sext_ln17_551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln1273_92 = sext i16 %p_read399"   --->   Operation 210 'sext' 'sext_ln1273_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln1273_93 = sext i16 %p_read399"   --->   Operation 211 'sext' 'sext_ln1273_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln1273_94 = sext i16 %p_read399"   --->   Operation 212 'sext' 'sext_ln1273_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%shl_ln1273_103 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read399, i2 0"   --->   Operation 213 'bitconcatenate' 'shl_ln1273_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln1273_96 = sext i18 %shl_ln1273_103"   --->   Operation 214 'sext' 'sext_ln1273_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.79ns)   --->   "%r_V_1885 = sub i19 %sext_ln1273_94, i19 %sext_ln1273_96"   --->   Operation 215 'sub' 'r_V_1885' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%mult_V_602 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1885, i32 5, i32 18"   --->   Operation 216 'partselect' 'mult_V_602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln818_20 = sext i14 %mult_V_602"   --->   Operation 217 'sext' 'sext_ln818_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.79ns)   --->   "%r_V_1886 = sub i19 0, i19 %sext_ln1273_96"   --->   Operation 218 'sub' 'r_V_1886' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%mult_V_603 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1886, i32 5, i32 18"   --->   Operation 219 'partselect' 'mult_V_603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln818_21 = sext i14 %mult_V_603"   --->   Operation 220 'sext' 'sext_ln818_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.79ns)   --->   "%r_V_1887 = add i19 %sext_ln1273_96, i19 %sext_ln1273_94"   --->   Operation 221 'add' 'r_V_1887' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%mult_V_604 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1887, i32 5, i32 18"   --->   Operation 222 'partselect' 'mult_V_604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln818_22 = sext i14 %mult_V_604"   --->   Operation 223 'sext' 'sext_ln818_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln17_552 = sext i14 %mult_V_604" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 224 'sext' 'sext_ln17_552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%mult_V_605 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read399, i32 3, i32 15"   --->   Operation 225 'partselect' 'mult_V_605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln17_553 = sext i13 %mult_V_605" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 226 'sext' 'sext_ln17_553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%shl_ln1273_104 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read399, i3 0"   --->   Operation 227 'bitconcatenate' 'shl_ln1273_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln1273_97 = sext i19 %shl_ln1273_104"   --->   Operation 228 'sext' 'sext_ln1273_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%shl_ln1273_105 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read399, i1 0"   --->   Operation 229 'bitconcatenate' 'shl_ln1273_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln1273_98 = sext i17 %shl_ln1273_105"   --->   Operation 230 'sext' 'sext_ln1273_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln1273_99 = sext i17 %shl_ln1273_105"   --->   Operation 231 'sext' 'sext_ln1273_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.80ns)   --->   "%r_V_1888 = sub i20 %sext_ln1273_97, i20 %sext_ln1273_99"   --->   Operation 232 'sub' 'r_V_1888' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%mult_V_606 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_1888, i32 5, i32 19"   --->   Operation 233 'partselect' 'mult_V_606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%mult_V_607 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read399, i32 5, i32 15"   --->   Operation 234 'partselect' 'mult_V_607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln17_554 = sext i11 %mult_V_607" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 235 'sext' 'sext_ln17_554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%mult_V_608 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read399, i32 4, i32 15"   --->   Operation 236 'partselect' 'mult_V_608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln17_555 = sext i12 %mult_V_608" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 237 'sext' 'sext_ln17_555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln17_556 = sext i12 %mult_V_608" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 238 'sext' 'sext_ln17_556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.78ns)   --->   "%r_V_1889 = sub i17 0, i17 %sext_ln1273_93"   --->   Operation 239 'sub' 'r_V_1889' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%mult_V_609 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_1889, i32 5, i32 16"   --->   Operation 240 'partselect' 'mult_V_609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln17_557 = sext i12 %mult_V_609" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 241 'sext' 'sext_ln17_557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln17_558 = sext i12 %mult_V_609" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 242 'sext' 'sext_ln17_558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.80ns)   --->   "%r_V_1890 = sub i20 0, i20 %sext_ln1273_97"   --->   Operation 243 'sub' 'r_V_1890' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%mult_V_610 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_1890, i32 5, i32 19"   --->   Operation 244 'partselect' 'mult_V_610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln818_24 = sext i15 %mult_V_610"   --->   Operation 245 'sext' 'sext_ln818_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.80ns)   --->   "%r_V_1891 = sub i20 %sext_ln1273_97, i20 %sext_ln1273_92"   --->   Operation 246 'sub' 'r_V_1891' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%mult_V_611 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_1891, i32 5, i32 19"   --->   Operation 247 'partselect' 'mult_V_611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln818_25 = sext i15 %mult_V_611"   --->   Operation 248 'sext' 'sext_ln818_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.79ns)   --->   "%r_V_1892 = sub i18 0, i18 %sext_ln1273_98"   --->   Operation 249 'sub' 'r_V_1892' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%mult_V_612 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_1892, i32 5, i32 17"   --->   Operation 250 'partselect' 'mult_V_612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln17_559 = sext i13 %mult_V_612" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 251 'sext' 'sext_ln17_559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln17_560 = sext i13 %mult_V_612" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 252 'sext' 'sext_ln17_560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.79ns)   --->   "%r_V_1893 = sub i19 %sext_ln1273_96, i19 %sext_ln1273_94"   --->   Operation 253 'sub' 'r_V_1893' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%mult_V_613 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1893, i32 5, i32 18"   --->   Operation 254 'partselect' 'mult_V_613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln17_561 = sext i14 %mult_V_613" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 255 'sext' 'sext_ln17_561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.80ns)   --->   "%r_V_1894 = sub i20 %sext_ln1273_99, i20 %sext_ln1273_97"   --->   Operation 256 'sub' 'r_V_1894' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%mult_V_614 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_1894, i32 5, i32 19"   --->   Operation 257 'partselect' 'mult_V_614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln818_26 = sext i15 %mult_V_614"   --->   Operation 258 'sext' 'sext_ln818_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln1273_100 = sext i16 %p_read4100"   --->   Operation 259 'sext' 'sext_ln1273_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln1273_102 = sext i16 %p_read4100"   --->   Operation 260 'sext' 'sext_ln1273_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln1273_103 = sext i16 %p_read4100"   --->   Operation 261 'sext' 'sext_ln1273_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%shl_ln1273_106 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read4100, i3 0"   --->   Operation 262 'bitconcatenate' 'shl_ln1273_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln1273_104 = sext i19 %shl_ln1273_106"   --->   Operation 263 'sext' 'sext_ln1273_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.80ns)   --->   "%sub_ln1273 = sub i20 0, i20 %sext_ln1273_104"   --->   Operation 264 'sub' 'sub_ln1273' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%shl_ln1273_107 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read4100, i1 0"   --->   Operation 265 'bitconcatenate' 'shl_ln1273_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln1273_105 = sext i17 %shl_ln1273_107"   --->   Operation 266 'sext' 'sext_ln1273_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.80ns)   --->   "%r_V_1895 = sub i20 %sub_ln1273, i20 %sext_ln1273_105"   --->   Operation 267 'sub' 'r_V_1895' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%mult_V_615 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_1895, i32 5, i32 19"   --->   Operation 268 'partselect' 'mult_V_615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln818_27 = sext i15 %mult_V_615"   --->   Operation 269 'sext' 'sext_ln818_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%mult_V_616 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read4100, i32 3, i32 15"   --->   Operation 270 'partselect' 'mult_V_616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln17_562 = sext i13 %mult_V_616" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 271 'sext' 'sext_ln17_562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln17_563 = sext i13 %mult_V_616" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 272 'sext' 'sext_ln17_563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%shl_ln1273_108 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read4100, i2 0"   --->   Operation 273 'bitconcatenate' 'shl_ln1273_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln1273_106 = sext i18 %shl_ln1273_108"   --->   Operation 274 'sext' 'sext_ln1273_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.79ns)   --->   "%r_V_1896 = sub i19 %sext_ln1273_106, i19 %sext_ln1273_103"   --->   Operation 275 'sub' 'r_V_1896' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%mult_V_617 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1896, i32 5, i32 18"   --->   Operation 276 'partselect' 'mult_V_617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln17_564 = sext i14 %mult_V_617" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 277 'sext' 'sext_ln17_564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%mult_V_618 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %p_read4100, i32 2, i32 15"   --->   Operation 278 'partselect' 'mult_V_618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.79ns)   --->   "%r_V_1897 = sub i19 0, i19 %sext_ln1273_106"   --->   Operation 279 'sub' 'r_V_1897' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%mult_V_619 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1897, i32 5, i32 18"   --->   Operation 280 'partselect' 'mult_V_619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln17_565 = sext i14 %mult_V_619" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 281 'sext' 'sext_ln17_565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.80ns)   --->   "%r_V_1898 = sub i20 %sext_ln1273_105, i20 %sext_ln1273_104"   --->   Operation 282 'sub' 'r_V_1898' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%mult_V_620 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_1898, i32 5, i32 19"   --->   Operation 283 'partselect' 'mult_V_620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln818_29 = sext i15 %mult_V_620"   --->   Operation 284 'sext' 'sext_ln818_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.80ns)   --->   "%r_V_1899 = sub i20 %sub_ln1273, i20 %sext_ln1273_100"   --->   Operation 285 'sub' 'r_V_1899' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%mult_V_621 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_1899, i32 5, i32 19"   --->   Operation 286 'partselect' 'mult_V_621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln818_30 = sext i15 %mult_V_621"   --->   Operation 287 'sext' 'sext_ln818_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.79ns)   --->   "%r_V_1900 = sub i19 %sext_ln1273_103, i19 %sext_ln1273_106"   --->   Operation 288 'sub' 'r_V_1900' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%mult_V_622 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1900, i32 5, i32 18"   --->   Operation 289 'partselect' 'mult_V_622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln17_566 = sext i14 %mult_V_622" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 290 'sext' 'sext_ln17_566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.80ns)   --->   "%r_V_1901 = sub i19 %r_V_1897, i19 %sext_ln1273_103"   --->   Operation 291 'sub' 'r_V_1901' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%mult_V_623 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1901, i32 5, i32 18"   --->   Operation 292 'partselect' 'mult_V_623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln818_31 = sext i14 %mult_V_623"   --->   Operation 293 'sext' 'sext_ln818_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln17_567 = sext i14 %mult_V_623" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 294 'sext' 'sext_ln17_567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%mult_V_624 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read4100, i32 4, i32 15"   --->   Operation 295 'partselect' 'mult_V_624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln17_568 = sext i12 %mult_V_624" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 296 'sext' 'sext_ln17_568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.79ns)   --->   "%r_V_1902 = add i19 %sext_ln1273_106, i19 %sext_ln1273_103"   --->   Operation 297 'add' 'r_V_1902' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%mult_V_625 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1902, i32 5, i32 18"   --->   Operation 298 'partselect' 'mult_V_625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln17_569 = sext i14 %mult_V_625" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 299 'sext' 'sext_ln17_569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.78ns)   --->   "%r_V_1903 = sub i17 0, i17 %sext_ln1273_102"   --->   Operation 300 'sub' 'r_V_1903' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%mult_V_626 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_1903, i32 5, i32 16"   --->   Operation 301 'partselect' 'mult_V_626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln17_570 = sext i12 %mult_V_626" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 302 'sext' 'sext_ln17_570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%mult_V_627 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read4100, i32 5, i32 15"   --->   Operation 303 'partselect' 'mult_V_627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln17_571 = sext i11 %mult_V_627" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 304 'sext' 'sext_ln17_571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln1273_107 = sext i16 %p_read5101"   --->   Operation 305 'sext' 'sext_ln1273_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln1273_108 = sext i16 %p_read5101"   --->   Operation 306 'sext' 'sext_ln1273_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%shl_ln1273_109 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read5101, i2 0"   --->   Operation 307 'bitconcatenate' 'shl_ln1273_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln1273_110 = sext i18 %shl_ln1273_109"   --->   Operation 308 'sext' 'sext_ln1273_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.79ns)   --->   "%r_V_1904 = sub i19 %sext_ln1273_110, i19 %sext_ln1273_108"   --->   Operation 309 'sub' 'r_V_1904' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%mult_V_628 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1904, i32 5, i32 18"   --->   Operation 310 'partselect' 'mult_V_628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln818_32 = sext i14 %mult_V_628"   --->   Operation 311 'sext' 'sext_ln818_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln17_572 = sext i14 %mult_V_628" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 312 'sext' 'sext_ln17_572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_406 = sub i19 0, i19 %sext_ln1273_110"   --->   Operation 313 'sub' 'sub_ln1273_406' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 314 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_1905 = sub i19 %sub_ln1273_406, i19 %sext_ln1273_108"   --->   Operation 314 'sub' 'r_V_1905' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%mult_V_629 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1905, i32 5, i32 18"   --->   Operation 315 'partselect' 'mult_V_629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln818_33 = sext i14 %mult_V_629"   --->   Operation 316 'sext' 'sext_ln818_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%mult_V_630 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read5101, i32 3, i32 15"   --->   Operation 317 'partselect' 'mult_V_630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln17_573 = sext i13 %mult_V_630" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 318 'sext' 'sext_ln17_573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln17_574 = sext i13 %mult_V_630" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 319 'sext' 'sext_ln17_574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%shl_ln1273_110 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read5101, i3 0"   --->   Operation 320 'bitconcatenate' 'shl_ln1273_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln1273_111 = sext i19 %shl_ln1273_110"   --->   Operation 321 'sext' 'sext_ln1273_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%shl_ln1273_111 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read5101, i1 0"   --->   Operation 322 'bitconcatenate' 'shl_ln1273_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln1273_112 = sext i17 %shl_ln1273_111"   --->   Operation 323 'sext' 'sext_ln1273_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln1273_113 = sext i17 %shl_ln1273_111"   --->   Operation 324 'sext' 'sext_ln1273_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.80ns)   --->   "%r_V_1906 = sub i20 %sext_ln1273_113, i20 %sext_ln1273_111"   --->   Operation 325 'sub' 'r_V_1906' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%mult_V_631 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_1906, i32 5, i32 19"   --->   Operation 326 'partselect' 'mult_V_631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln818_34 = sext i15 %mult_V_631"   --->   Operation 327 'sext' 'sext_ln818_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.79ns)   --->   "%r_V_1907 = sub i19 %sext_ln1273_108, i19 %sext_ln1273_110"   --->   Operation 328 'sub' 'r_V_1907' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%mult_V_632 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1907, i32 5, i32 18"   --->   Operation 329 'partselect' 'mult_V_632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln818_35 = sext i14 %mult_V_632"   --->   Operation 330 'sext' 'sext_ln818_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln17_575 = sext i14 %mult_V_632" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 331 'sext' 'sext_ln17_575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.79ns)   --->   "%r_V_1908 = add i19 %sext_ln1273_110, i19 %sext_ln1273_108"   --->   Operation 332 'add' 'r_V_1908' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%mult_V_633 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1908, i32 5, i32 18"   --->   Operation 333 'partselect' 'mult_V_633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln17_576 = sext i14 %mult_V_633" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 334 'sext' 'sext_ln17_576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.80ns)   --->   "%r_V_1909 = sub i20 %sext_ln1273_111, i20 %sext_ln1273_107"   --->   Operation 335 'sub' 'r_V_1909' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%mult_V_634 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_1909, i32 5, i32 19"   --->   Operation 336 'partselect' 'mult_V_634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln818_36 = sext i15 %mult_V_634"   --->   Operation 337 'sext' 'sext_ln818_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.79ns)   --->   "%r_V_1910 = sub i18 0, i18 %sext_ln1273_112"   --->   Operation 338 'sub' 'r_V_1910' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%mult_V_635 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_1910, i32 5, i32 17"   --->   Operation 339 'partselect' 'mult_V_635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln17_577 = sext i13 %mult_V_635" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 340 'sext' 'sext_ln17_577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%mult_V_636 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read5101, i32 5, i32 15"   --->   Operation 341 'partselect' 'mult_V_636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln17_578 = sext i11 %mult_V_636" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 342 'sext' 'sext_ln17_578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%mult_V_637 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read5101, i32 4, i32 15"   --->   Operation 343 'partselect' 'mult_V_637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln17_579 = sext i12 %mult_V_637" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 344 'sext' 'sext_ln17_579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.80ns)   --->   "%r_V_1911 = sub i20 0, i20 %sext_ln1273_111"   --->   Operation 345 'sub' 'r_V_1911' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%mult_V_638 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_1911, i32 5, i32 19"   --->   Operation 346 'partselect' 'mult_V_638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln818_37 = sext i15 %mult_V_638"   --->   Operation 347 'sext' 'sext_ln818_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln818_38 = sext i16 %p_read6102"   --->   Operation 348 'sext' 'sext_ln818_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%mult_V_639 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read6102, i32 4, i32 15"   --->   Operation 349 'partselect' 'mult_V_639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln17_580 = sext i12 %mult_V_639" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 350 'sext' 'sext_ln17_580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%shl_ln1273_112 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read6102, i2 0"   --->   Operation 351 'bitconcatenate' 'shl_ln1273_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln1273_114 = sext i18 %shl_ln1273_112"   --->   Operation 352 'sext' 'sext_ln1273_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.79ns)   --->   "%r_V_1912 = sub i19 0, i19 %sext_ln1273_114"   --->   Operation 353 'sub' 'r_V_1912' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%mult_V_640 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1912, i32 5, i32 18"   --->   Operation 354 'partselect' 'mult_V_640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln818_39 = sext i14 %mult_V_640"   --->   Operation 355 'sext' 'sext_ln818_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln17_581 = sext i14 %mult_V_640" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 356 'sext' 'sext_ln17_581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.79ns)   --->   "%r_V_1913 = sub i19 %sext_ln818_38, i19 %sext_ln1273_114"   --->   Operation 357 'sub' 'r_V_1913' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%mult_V_641 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1913, i32 5, i32 18"   --->   Operation 358 'partselect' 'mult_V_641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%shl_ln1273_113 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read6102, i3 0"   --->   Operation 359 'bitconcatenate' 'shl_ln1273_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%sext_ln1273_115 = sext i19 %shl_ln1273_113"   --->   Operation 360 'sext' 'sext_ln1273_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%shl_ln1273_114 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read6102, i1 0"   --->   Operation 361 'bitconcatenate' 'shl_ln1273_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%sext_ln1273_116 = sext i17 %shl_ln1273_114"   --->   Operation 362 'sext' 'sext_ln1273_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%sext_ln1273_117 = sext i17 %shl_ln1273_114"   --->   Operation 363 'sext' 'sext_ln1273_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.80ns)   --->   "%r_V_1914 = sub i20 %sext_ln1273_115, i20 %sext_ln1273_117"   --->   Operation 364 'sub' 'r_V_1914' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%mult_V_642 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_1914, i32 5, i32 19"   --->   Operation 365 'partselect' 'mult_V_642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln818_41 = sext i15 %mult_V_642"   --->   Operation 366 'sext' 'sext_ln818_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.79ns)   --->   "%r_V_1915 = sub i18 0, i18 %sext_ln1273_116"   --->   Operation 367 'sub' 'r_V_1915' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%mult_V_643 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_1915, i32 5, i32 17"   --->   Operation 368 'partselect' 'mult_V_643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln17_583 = sext i13 %mult_V_643" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 369 'sext' 'sext_ln17_583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln17_584 = sext i13 %mult_V_643" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 370 'sext' 'sext_ln17_584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%mult_V_644 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read6102, i32 3, i32 15"   --->   Operation 371 'partselect' 'mult_V_644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln17_585 = sext i13 %mult_V_644" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 372 'sext' 'sext_ln17_585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.80ns)   --->   "%r_V_1916 = sub i19 %r_V_1912, i19 %sext_ln818_38"   --->   Operation 373 'sub' 'r_V_1916' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%mult_V_645 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1916, i32 5, i32 18"   --->   Operation 374 'partselect' 'mult_V_645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%sext_ln17_586 = sext i14 %mult_V_645" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 375 'sext' 'sext_ln17_586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.79ns)   --->   "%r_V_1917 = sub i19 %sext_ln1273_114, i19 %sext_ln818_38"   --->   Operation 376 'sub' 'r_V_1917' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%mult_V_646 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1917, i32 5, i32 18"   --->   Operation 377 'partselect' 'mult_V_646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%sext_ln17_587 = sext i14 %mult_V_646" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 378 'sext' 'sext_ln17_587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.80ns)   --->   "%r_V_1918 = sub i20 %sext_ln1273_117, i20 %sext_ln1273_115"   --->   Operation 379 'sub' 'r_V_1918' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%mult_V_647 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_1918, i32 5, i32 19"   --->   Operation 380 'partselect' 'mult_V_647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%sext_ln818_42 = sext i15 %mult_V_647"   --->   Operation 381 'sext' 'sext_ln818_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln1273_118 = sext i16 %p_read7103"   --->   Operation 382 'sext' 'sext_ln1273_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln1273_120 = sext i16 %p_read7103"   --->   Operation 383 'sext' 'sext_ln1273_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln1273_121 = sext i16 %p_read7103"   --->   Operation 384 'sext' 'sext_ln1273_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%shl_ln1273_115 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read7103, i3 0"   --->   Operation 385 'bitconcatenate' 'shl_ln1273_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%sext_ln1273_122 = sext i19 %shl_ln1273_115"   --->   Operation 386 'sext' 'sext_ln1273_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.80ns)   --->   "%r_V_1919 = sub i20 0, i20 %sext_ln1273_122"   --->   Operation 387 'sub' 'r_V_1919' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%mult_V_648 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_1919, i32 5, i32 19"   --->   Operation 388 'partselect' 'mult_V_648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%sext_ln818_43 = sext i15 %mult_V_648"   --->   Operation 389 'sext' 'sext_ln818_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%mult_V_649 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read7103, i32 4, i32 15"   --->   Operation 390 'partselect' 'mult_V_649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%sext_ln17_588 = sext i12 %mult_V_649" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 391 'sext' 'sext_ln17_588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.80ns)   --->   "%r_V_1920 = sub i20 %sext_ln1273_120, i20 %sext_ln1273_122"   --->   Operation 392 'sub' 'r_V_1920' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%mult_V_650 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_1920, i32 5, i32 19"   --->   Operation 393 'partselect' 'mult_V_650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln818_44 = sext i15 %mult_V_650"   --->   Operation 394 'sext' 'sext_ln818_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%shl_ln1273_116 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read7103, i2 0"   --->   Operation 395 'bitconcatenate' 'shl_ln1273_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln1273_123 = sext i18 %shl_ln1273_116"   --->   Operation 396 'sext' 'sext_ln1273_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.79ns)   --->   "%r_V_1921 = sub i19 0, i19 %sext_ln1273_123"   --->   Operation 397 'sub' 'r_V_1921' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%mult_V_651 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1921, i32 5, i32 18"   --->   Operation 398 'partselect' 'mult_V_651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%sext_ln17_589 = sext i14 %mult_V_651" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 399 'sext' 'sext_ln17_589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%shl_ln1273_117 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read7103, i1 0"   --->   Operation 400 'bitconcatenate' 'shl_ln1273_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln1273_124 = sext i17 %shl_ln1273_117"   --->   Operation 401 'sext' 'sext_ln1273_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln1273_125 = sext i17 %shl_ln1273_117"   --->   Operation 402 'sext' 'sext_ln1273_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln1273_126 = sext i17 %shl_ln1273_117"   --->   Operation 403 'sext' 'sext_ln1273_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.80ns)   --->   "%r_V_1922 = sub i20 %r_V_1919, i20 %sext_ln1273_126"   --->   Operation 404 'sub' 'r_V_1922' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%mult_V_652 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_1922, i32 5, i32 19"   --->   Operation 405 'partselect' 'mult_V_652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.80ns)   --->   "%r_V_1923 = sub i20 %sext_ln1273_122, i20 %sext_ln1273_126"   --->   Operation 406 'sub' 'r_V_1923' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%mult_V_653 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_1923, i32 5, i32 19"   --->   Operation 407 'partselect' 'mult_V_653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%sext_ln818_46 = sext i15 %mult_V_653"   --->   Operation 408 'sext' 'sext_ln818_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.79ns)   --->   "%r_V_1924 = sub i18 0, i18 %sext_ln1273_125"   --->   Operation 409 'sub' 'r_V_1924' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%mult_V_654 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_1924, i32 5, i32 17"   --->   Operation 410 'partselect' 'mult_V_654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%sext_ln17_590 = sext i13 %mult_V_654" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 411 'sext' 'sext_ln17_590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.80ns)   --->   "%r_V_1925 = sub i20 %r_V_1919, i20 %sext_ln1273_120"   --->   Operation 412 'sub' 'r_V_1925' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%mult_V_655 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_1925, i32 5, i32 19"   --->   Operation 413 'partselect' 'mult_V_655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%sext_ln818_47 = sext i15 %mult_V_655"   --->   Operation 414 'sext' 'sext_ln818_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.79ns)   --->   "%r_V_1926 = add i19 %sext_ln1273_123, i19 %sext_ln1273_121"   --->   Operation 415 'add' 'r_V_1926' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%mult_V_656 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1926, i32 5, i32 18"   --->   Operation 416 'partselect' 'mult_V_656' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%sext_ln17_591 = sext i14 %mult_V_656" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 417 'sext' 'sext_ln17_591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%shl_ln1273_118 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read7103, i4 0"   --->   Operation 418 'bitconcatenate' 'shl_ln1273_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%sext_ln1273_127 = sext i20 %shl_ln1273_118"   --->   Operation 419 'sext' 'sext_ln1273_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.80ns)   --->   "%r_V_1927 = sub i21 %sext_ln1273_127, i21 %sext_ln1273_124"   --->   Operation 420 'sub' 'r_V_1927' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%mult_V_657 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_1927, i32 5, i32 20"   --->   Operation 421 'partselect' 'mult_V_657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%mult_V_658 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read7103, i32 3, i32 15"   --->   Operation 422 'partselect' 'mult_V_658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%sext_ln17_592 = sext i13 %mult_V_658" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 423 'sext' 'sext_ln17_592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.79ns)   --->   "%r_V_1928 = sub i19 %sext_ln1273_121, i19 %sext_ln1273_123"   --->   Operation 424 'sub' 'r_V_1928' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%mult_V_659 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1928, i32 5, i32 18"   --->   Operation 425 'partselect' 'mult_V_659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%sext_ln17_593 = sext i14 %mult_V_659" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 426 'sext' 'sext_ln17_593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.80ns)   --->   "%r_V_1929 = sub i20 %sext_ln1273_126, i20 %sext_ln1273_122"   --->   Operation 427 'sub' 'r_V_1929' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%mult_V_660 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_1929, i32 5, i32 19"   --->   Operation 428 'partselect' 'mult_V_660' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%sext_ln818_48 = sext i15 %mult_V_660"   --->   Operation 429 'sext' 'sext_ln818_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.80ns)   --->   "%r_V_1930 = sub i19 %r_V_1921, i19 %sext_ln1273_121"   --->   Operation 430 'sub' 'r_V_1930' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%mult_V_661 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1930, i32 5, i32 18"   --->   Operation 431 'partselect' 'mult_V_661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%sext_ln17_594 = sext i14 %mult_V_661" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 432 'sext' 'sext_ln17_594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.79ns)   --->   "%r_V_1931 = sub i19 %sext_ln1273_123, i19 %sext_ln1273_121"   --->   Operation 433 'sub' 'r_V_1931' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%mult_V_662 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1931, i32 5, i32 18"   --->   Operation 434 'partselect' 'mult_V_662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%sext_ln818_49 = sext i14 %mult_V_662"   --->   Operation 435 'sext' 'sext_ln818_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%sext_ln17_595 = sext i14 %mult_V_662" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 436 'sext' 'sext_ln17_595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.80ns)   --->   "%r_V_1932 = sub i20 %sext_ln1273_122, i20 %sext_ln1273_120"   --->   Operation 437 'sub' 'r_V_1932' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%mult_V_663 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_1932, i32 5, i32 19"   --->   Operation 438 'partselect' 'mult_V_663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%sext_ln818_50 = sext i15 %mult_V_663"   --->   Operation 439 'sext' 'sext_ln818_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%mult_V_664 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %p_read7103, i32 2, i32 15"   --->   Operation 440 'partselect' 'mult_V_664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln818_51 = sext i14 %mult_V_664"   --->   Operation 441 'sext' 'sext_ln818_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.78ns)   --->   "%r_V_1933 = sub i17 0, i17 %sext_ln1273_118"   --->   Operation 442 'sub' 'r_V_1933' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%mult_V_665 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_1933, i32 5, i32 16"   --->   Operation 443 'partselect' 'mult_V_665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%sext_ln17_596 = sext i12 %mult_V_665" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 444 'sext' 'sext_ln17_596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.80ns)   --->   "%r_V_1934 = add i20 %sext_ln1273_122, i20 %sext_ln1273_120"   --->   Operation 445 'add' 'r_V_1934' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%mult_V_666 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_1934, i32 5, i32 19"   --->   Operation 446 'partselect' 'mult_V_666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%sext_ln818_52 = sext i15 %mult_V_666"   --->   Operation 447 'sext' 'sext_ln818_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln1273_128 = sext i16 %p_read8104"   --->   Operation 448 'sext' 'sext_ln1273_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln1273_129 = sext i16 %p_read8104"   --->   Operation 449 'sext' 'sext_ln1273_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%sext_ln1273_131 = sext i16 %p_read8104"   --->   Operation 450 'sext' 'sext_ln1273_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "%shl_ln1273_119 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read8104, i3 0"   --->   Operation 451 'bitconcatenate' 'shl_ln1273_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%sext_ln1273_132 = sext i19 %shl_ln1273_119"   --->   Operation 452 'sext' 'sext_ln1273_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.80ns)   --->   "%r_V_1935 = sub i20 0, i20 %sext_ln1273_132"   --->   Operation 453 'sub' 'r_V_1935' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%mult_V_667 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_1935, i32 5, i32 19"   --->   Operation 454 'partselect' 'mult_V_667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln818_53 = sext i15 %mult_V_667"   --->   Operation 455 'sext' 'sext_ln818_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%shl_ln1273_120 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read8104, i2 0"   --->   Operation 456 'bitconcatenate' 'shl_ln1273_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%sext_ln1273_133 = sext i18 %shl_ln1273_120"   --->   Operation 457 'sext' 'sext_ln1273_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.79ns)   --->   "%r_V_1936 = sub i19 0, i19 %sext_ln1273_133"   --->   Operation 458 'sub' 'r_V_1936' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%mult_V_668 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1936, i32 5, i32 18"   --->   Operation 459 'partselect' 'mult_V_668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%sext_ln17_597 = sext i14 %mult_V_668" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 460 'sext' 'sext_ln17_597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (1.94ns)   --->   "%r_V_1937 = mul i21 %sext_ln1273_129, i21 2097141"   --->   Operation 461 'mul' 'r_V_1937' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "%mult_V_669 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_1937, i32 5, i32 20"   --->   Operation 462 'partselect' 'mult_V_669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.80ns)   --->   "%r_V_1938 = sub i19 %r_V_1936, i19 %sext_ln1273_131"   --->   Operation 463 'sub' 'r_V_1938' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%mult_V_670 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1938, i32 5, i32 18"   --->   Operation 464 'partselect' 'mult_V_670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln17_598 = sext i14 %mult_V_670" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 465 'sext' 'sext_ln17_598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (0.79ns)   --->   "%r_V_1939 = sub i19 %sext_ln1273_131, i19 %sext_ln1273_133"   --->   Operation 466 'sub' 'r_V_1939' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%mult_V_671 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1939, i32 5, i32 18"   --->   Operation 467 'partselect' 'mult_V_671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%mult_V_672 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read8104, i32 5, i32 15"   --->   Operation 468 'partselect' 'mult_V_672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln17_599 = sext i11 %mult_V_672" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 469 'sext' 'sext_ln17_599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%sext_ln17_600 = sext i11 %mult_V_672" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 470 'sext' 'sext_ln17_600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.80ns)   --->   "%r_V_1940 = sub i20 %sext_ln1273_128, i20 %sext_ln1273_132"   --->   Operation 471 'sub' 'r_V_1940' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%mult_V_673 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_1940, i32 5, i32 19"   --->   Operation 472 'partselect' 'mult_V_673' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%sext_ln818_55 = sext i15 %mult_V_673"   --->   Operation 473 'sext' 'sext_ln818_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (0.00ns)   --->   "%mult_V_674 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read8104, i32 4, i32 15"   --->   Operation 474 'partselect' 'mult_V_674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%sext_ln17_601 = sext i12 %mult_V_674" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 475 'sext' 'sext_ln17_601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (0.00ns)   --->   "%sext_ln17_602 = sext i12 %mult_V_674" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 476 'sext' 'sext_ln17_602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (0.00ns)   --->   "%shl_ln1273_121 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read8104, i1 0"   --->   Operation 477 'bitconcatenate' 'shl_ln1273_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (0.00ns)   --->   "%sext_ln1273_134 = sext i17 %shl_ln1273_121"   --->   Operation 478 'sext' 'sext_ln1273_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (0.79ns)   --->   "%r_V_1941 = sub i18 0, i18 %sext_ln1273_134"   --->   Operation 479 'sub' 'r_V_1941' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%mult_V_675 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_1941, i32 5, i32 17"   --->   Operation 480 'partselect' 'mult_V_675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "%sext_ln17_603 = sext i13 %mult_V_675" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 481 'sext' 'sext_ln17_603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 482 [1/1] (0.00ns)   --->   "%mult_V_676 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read8104, i32 3, i32 15"   --->   Operation 482 'partselect' 'mult_V_676' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln17_604 = sext i13 %mult_V_676" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 483 'sext' 'sext_ln17_604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.80ns)   --->   "%r_V_1942 = sub i20 %sext_ln1273_132, i20 %sext_ln1273_128"   --->   Operation 484 'sub' 'r_V_1942' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%mult_V_677 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_1942, i32 5, i32 19"   --->   Operation 485 'partselect' 'mult_V_677' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (0.00ns)   --->   "%sext_ln818_56 = sext i15 %mult_V_677"   --->   Operation 486 'sext' 'sext_ln818_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 487 [1/1] (0.00ns)   --->   "%sext_ln1273_135 = sext i16 %p_read9105"   --->   Operation 487 'sext' 'sext_ln1273_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (0.00ns)   --->   "%sext_ln1273_137 = sext i16 %p_read9105"   --->   Operation 488 'sext' 'sext_ln1273_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (0.00ns)   --->   "%shl_ln1273_122 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read9105, i3 0"   --->   Operation 489 'bitconcatenate' 'shl_ln1273_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 490 [1/1] (0.00ns)   --->   "%sext_ln1273_138 = sext i19 %shl_ln1273_122"   --->   Operation 490 'sext' 'sext_ln1273_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (0.80ns)   --->   "%r_V_1943 = sub i20 0, i20 %sext_ln1273_138"   --->   Operation 491 'sub' 'r_V_1943' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%mult_V_678 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_1943, i32 5, i32 19"   --->   Operation 492 'partselect' 'mult_V_678' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (0.00ns)   --->   "%sext_ln818_57 = sext i15 %mult_V_678"   --->   Operation 493 'sext' 'sext_ln818_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 494 [1/1] (0.00ns)   --->   "%shl_ln1273_123 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read9105, i2 0"   --->   Operation 494 'bitconcatenate' 'shl_ln1273_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 495 [1/1] (0.00ns)   --->   "%sext_ln1273_139 = sext i18 %shl_ln1273_123"   --->   Operation 495 'sext' 'sext_ln1273_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 496 [1/1] (0.79ns)   --->   "%r_V_1944 = sub i19 0, i19 %sext_ln1273_139"   --->   Operation 496 'sub' 'r_V_1944' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%mult_V_679 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1944, i32 5, i32 18"   --->   Operation 497 'partselect' 'mult_V_679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%sext_ln17_605 = sext i14 %mult_V_679" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 498 'sext' 'sext_ln17_605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (0.00ns)   --->   "%mult_V_680 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read9105, i32 5, i32 15"   --->   Operation 499 'partselect' 'mult_V_680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "%sext_ln17_606 = sext i11 %mult_V_680" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 500 'sext' 'sext_ln17_606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln17_607 = sext i11 %mult_V_680" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 501 'sext' 'sext_ln17_607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.00ns)   --->   "%mult_V_681 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read9105, i32 4, i32 15"   --->   Operation 502 'partselect' 'mult_V_681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 503 [1/1] (0.00ns)   --->   "%sext_ln17_608 = sext i12 %mult_V_681" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 503 'sext' 'sext_ln17_608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 504 [1/1] (0.00ns)   --->   "%shl_ln1273_124 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read9105, i1 0"   --->   Operation 504 'bitconcatenate' 'shl_ln1273_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 505 [1/1] (0.00ns)   --->   "%sext_ln1273_140 = sext i17 %shl_ln1273_124"   --->   Operation 505 'sext' 'sext_ln1273_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 506 [1/1] (0.00ns)   --->   "%sext_ln1273_141 = sext i17 %shl_ln1273_124"   --->   Operation 506 'sext' 'sext_ln1273_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 507 [1/1] (0.79ns)   --->   "%r_V_1945 = sub i18 0, i18 %sext_ln1273_141"   --->   Operation 507 'sub' 'r_V_1945' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 508 [1/1] (0.00ns)   --->   "%mult_V_682 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_1945, i32 5, i32 17"   --->   Operation 508 'partselect' 'mult_V_682' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "%sext_ln17_609 = sext i13 %mult_V_682" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 509 'sext' 'sext_ln17_609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln17_610 = sext i13 %mult_V_682" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 510 'sext' 'sext_ln17_610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 511 [1/1] (0.79ns)   --->   "%r_V_1946 = sub i19 %sext_ln1273_137, i19 %sext_ln1273_139"   --->   Operation 511 'sub' 'r_V_1946' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 512 [1/1] (0.00ns)   --->   "%mult_V_683 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1946, i32 5, i32 18"   --->   Operation 512 'partselect' 'mult_V_683' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 513 [1/1] (0.00ns)   --->   "%sext_ln17_611 = sext i14 %mult_V_683" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 513 'sext' 'sext_ln17_611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (0.00ns)   --->   "%mult_V_684 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %p_read9105, i32 2, i32 15"   --->   Operation 514 'partselect' 'mult_V_684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 515 [1/1] (0.00ns)   --->   "%sext_ln17_612 = sext i14 %mult_V_684" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 515 'sext' 'sext_ln17_612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 516 [1/1] (0.80ns)   --->   "%r_V_1947 = sub i19 %r_V_1944, i19 %sext_ln1273_137"   --->   Operation 516 'sub' 'r_V_1947' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "%mult_V_685 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1947, i32 5, i32 18"   --->   Operation 517 'partselect' 'mult_V_685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln17_613 = sext i14 %mult_V_685" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 518 'sext' 'sext_ln17_613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (0.79ns)   --->   "%r_V_1948 = sub i19 %sext_ln1273_139, i19 %sext_ln1273_137"   --->   Operation 519 'sub' 'r_V_1948' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 520 [1/1] (0.00ns)   --->   "%mult_V_686 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1948, i32 5, i32 18"   --->   Operation 520 'partselect' 'mult_V_686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 521 [1/1] (0.00ns)   --->   "%sext_ln17_614 = sext i14 %mult_V_686" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 521 'sext' 'sext_ln17_614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 522 [1/1] (0.79ns)   --->   "%r_V_1949 = add i19 %sext_ln1273_139, i19 %sext_ln1273_137"   --->   Operation 522 'add' 'r_V_1949' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 523 [1/1] (0.00ns)   --->   "%mult_V_687 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1949, i32 5, i32 18"   --->   Operation 523 'partselect' 'mult_V_687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 524 [1/1] (0.00ns)   --->   "%sext_ln17_615 = sext i14 %mult_V_687" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 524 'sext' 'sext_ln17_615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 525 [1/1] (0.80ns)   --->   "%r_V_1950 = sub i20 %sext_ln1273_140, i20 %sext_ln1273_138"   --->   Operation 525 'sub' 'r_V_1950' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 526 [1/1] (0.00ns)   --->   "%mult_V_688 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_1950, i32 5, i32 19"   --->   Operation 526 'partselect' 'mult_V_688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 527 [1/1] (0.00ns)   --->   "%sext_ln818_59 = sext i15 %mult_V_688"   --->   Operation 527 'sext' 'sext_ln818_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 528 [1/1] (0.80ns)   --->   "%r_V_1951 = sub i20 %sext_ln1273_138, i20 %sext_ln1273_140"   --->   Operation 528 'sub' 'r_V_1951' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 529 [1/1] (0.00ns)   --->   "%mult_V_689 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_1951, i32 5, i32 19"   --->   Operation 529 'partselect' 'mult_V_689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 530 [1/1] (0.00ns)   --->   "%sext_ln818_60 = sext i15 %mult_V_689"   --->   Operation 530 'sext' 'sext_ln818_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 531 [1/1] (0.80ns)   --->   "%r_V_1952 = sub i20 %sext_ln1273_135, i20 %sext_ln1273_138"   --->   Operation 531 'sub' 'r_V_1952' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%mult_V_690 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_1952, i32 5, i32 19"   --->   Operation 532 'partselect' 'mult_V_690' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (0.00ns)   --->   "%sext_ln1273_142 = sext i16 %p_read10106"   --->   Operation 533 'sext' 'sext_ln1273_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 534 [1/1] (0.00ns)   --->   "%sext_ln1273_143 = sext i16 %p_read10106"   --->   Operation 534 'sext' 'sext_ln1273_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 535 [1/1] (0.00ns)   --->   "%sext_ln1273_144 = sext i16 %p_read10106"   --->   Operation 535 'sext' 'sext_ln1273_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "%shl_ln1273_125 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read10106, i2 0"   --->   Operation 536 'bitconcatenate' 'shl_ln1273_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (0.00ns)   --->   "%sext_ln1273_145 = sext i18 %shl_ln1273_125"   --->   Operation 537 'sext' 'sext_ln1273_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 538 [1/1] (0.79ns)   --->   "%r_V_1953 = sub i19 %sext_ln1273_145, i19 %sext_ln1273_144"   --->   Operation 538 'sub' 'r_V_1953' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 539 [1/1] (0.00ns)   --->   "%mult_V_691 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1953, i32 5, i32 18"   --->   Operation 539 'partselect' 'mult_V_691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 540 [1/1] (0.00ns)   --->   "%sext_ln17_616 = sext i14 %mult_V_691" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 540 'sext' 'sext_ln17_616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 541 [1/1] (0.00ns)   --->   "%shl_ln1273_126 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read10106, i1 0"   --->   Operation 541 'bitconcatenate' 'shl_ln1273_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 542 [1/1] (0.00ns)   --->   "%sext_ln1273_146 = sext i17 %shl_ln1273_126"   --->   Operation 542 'sext' 'sext_ln1273_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 543 [1/1] (0.00ns)   --->   "%sext_ln1273_147 = sext i17 %shl_ln1273_126"   --->   Operation 543 'sext' 'sext_ln1273_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 544 [1/1] (0.79ns)   --->   "%r_V_1954 = sub i18 0, i18 %sext_ln1273_147"   --->   Operation 544 'sub' 'r_V_1954' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 545 [1/1] (0.00ns)   --->   "%mult_V_692 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_1954, i32 5, i32 17"   --->   Operation 545 'partselect' 'mult_V_692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 546 [1/1] (0.00ns)   --->   "%sext_ln17_617 = sext i13 %mult_V_692" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 546 'sext' 'sext_ln17_617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "%sext_ln17_618 = sext i13 %mult_V_692" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 547 'sext' 'sext_ln17_618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (0.00ns)   --->   "%mult_V_693 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read10106, i32 3, i32 15"   --->   Operation 548 'partselect' 'mult_V_693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 549 [1/1] (0.00ns)   --->   "%sext_ln17_619 = sext i13 %mult_V_693" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 549 'sext' 'sext_ln17_619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 550 [1/1] (0.00ns)   --->   "%shl_ln1273_127 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read10106, i3 0"   --->   Operation 550 'bitconcatenate' 'shl_ln1273_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 551 [1/1] (0.00ns)   --->   "%sext_ln1273_148 = sext i19 %shl_ln1273_127"   --->   Operation 551 'sext' 'sext_ln1273_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 552 [1/1] (0.80ns)   --->   "%r_V_1955 = sub i20 %sext_ln1273_142, i20 %sext_ln1273_148"   --->   Operation 552 'sub' 'r_V_1955' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 553 [1/1] (0.00ns)   --->   "%mult_V_694 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_1955, i32 5, i32 19"   --->   Operation 553 'partselect' 'mult_V_694' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 554 [1/1] (0.00ns)   --->   "%sext_ln818_62 = sext i15 %mult_V_694"   --->   Operation 554 'sext' 'sext_ln818_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 555 [1/1] (0.00ns)   --->   "%mult_V_695 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read10106, i32 5, i32 15"   --->   Operation 555 'partselect' 'mult_V_695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 556 [1/1] (0.00ns)   --->   "%sext_ln17_620 = sext i11 %mult_V_695" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 556 'sext' 'sext_ln17_620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 557 [1/1] (0.00ns)   --->   "%mult_V_696 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %p_read10106, i32 2, i32 15"   --->   Operation 557 'partselect' 'mult_V_696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 558 [1/1] (0.80ns)   --->   "%r_V_1956 = sub i20 %sext_ln1273_148, i20 %sext_ln1273_146"   --->   Operation 558 'sub' 'r_V_1956' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 559 [1/1] (0.00ns)   --->   "%mult_V_697 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_1956, i32 5, i32 19"   --->   Operation 559 'partselect' 'mult_V_697' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 560 [1/1] (0.00ns)   --->   "%sext_ln818_64 = sext i15 %mult_V_697"   --->   Operation 560 'sext' 'sext_ln818_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 561 [1/1] (0.78ns)   --->   "%r_V_1957 = sub i17 0, i17 %sext_ln1273_143"   --->   Operation 561 'sub' 'r_V_1957' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 562 [1/1] (0.00ns)   --->   "%mult_V_698 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_1957, i32 5, i32 16"   --->   Operation 562 'partselect' 'mult_V_698' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 563 [1/1] (0.00ns)   --->   "%sext_ln17_621 = sext i12 %mult_V_698" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 563 'sext' 'sext_ln17_621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 564 [1/1] (0.00ns)   --->   "%sext_ln1273_149 = sext i16 %p_read_196"   --->   Operation 564 'sext' 'sext_ln1273_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 565 [1/1] (0.00ns)   --->   "%sext_ln1273_150 = sext i16 %p_read_196"   --->   Operation 565 'sext' 'sext_ln1273_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 566 [1/1] (0.00ns)   --->   "%shl_ln1273_128 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_196, i1 0"   --->   Operation 566 'bitconcatenate' 'shl_ln1273_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 567 [1/1] (0.00ns)   --->   "%sext_ln1273_151 = sext i17 %shl_ln1273_128"   --->   Operation 567 'sext' 'sext_ln1273_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 568 [1/1] (0.00ns)   --->   "%sext_ln1273_152 = sext i17 %shl_ln1273_128"   --->   Operation 568 'sext' 'sext_ln1273_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 569 [1/1] (0.79ns)   --->   "%r_V_1958 = sub i18 0, i18 %sext_ln1273_152"   --->   Operation 569 'sub' 'r_V_1958' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 570 [1/1] (0.00ns)   --->   "%mult_V_699 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_1958, i32 5, i32 17"   --->   Operation 570 'partselect' 'mult_V_699' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 571 [1/1] (0.00ns)   --->   "%sext_ln17_622 = sext i13 %mult_V_699" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 571 'sext' 'sext_ln17_622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 572 [1/1] (0.00ns)   --->   "%shl_ln1273_129 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_196, i3 0"   --->   Operation 572 'bitconcatenate' 'shl_ln1273_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 573 [1/1] (0.00ns)   --->   "%sext_ln1273_153 = sext i19 %shl_ln1273_129"   --->   Operation 573 'sext' 'sext_ln1273_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 574 [1/1] (0.80ns)   --->   "%r_V_1959 = sub i20 %sext_ln1273_149, i20 %sext_ln1273_153"   --->   Operation 574 'sub' 'r_V_1959' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 575 [1/1] (0.00ns)   --->   "%mult_V_700 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_1959, i32 5, i32 19"   --->   Operation 575 'partselect' 'mult_V_700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 576 [1/1] (0.00ns)   --->   "%sext_ln818_65 = sext i15 %mult_V_700"   --->   Operation 576 'sext' 'sext_ln818_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 577 [1/1] (0.00ns)   --->   "%mult_V_701 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_196, i32 3, i32 15"   --->   Operation 577 'partselect' 'mult_V_701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 578 [1/1] (0.00ns)   --->   "%sext_ln17_623 = sext i13 %mult_V_701" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 578 'sext' 'sext_ln17_623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 579 [1/1] (0.00ns)   --->   "%mult_V_702 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_196, i32 5, i32 15"   --->   Operation 579 'partselect' 'mult_V_702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 580 [1/1] (0.00ns)   --->   "%sext_ln17_624 = sext i11 %mult_V_702" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 580 'sext' 'sext_ln17_624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 581 [1/1] (0.80ns)   --->   "%r_V_1960 = sub i20 %sext_ln1273_151, i20 %sext_ln1273_153"   --->   Operation 581 'sub' 'r_V_1960' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 582 [1/1] (0.00ns)   --->   "%mult_V_703 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_1960, i32 5, i32 19"   --->   Operation 582 'partselect' 'mult_V_703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 583 [1/1] (0.00ns)   --->   "%sext_ln818_66 = sext i15 %mult_V_703"   --->   Operation 583 'sext' 'sext_ln818_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 584 [1/1] (0.00ns)   --->   "%shl_ln1273_130 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_196, i2 0"   --->   Operation 584 'bitconcatenate' 'shl_ln1273_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 585 [1/1] (0.00ns)   --->   "%sext_ln1273_154 = sext i18 %shl_ln1273_130"   --->   Operation 585 'sext' 'sext_ln1273_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 586 [1/1] (0.79ns)   --->   "%r_V_1962 = sub i19 0, i19 %sext_ln1273_154"   --->   Operation 586 'sub' 'r_V_1962' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 587 [1/1] (0.80ns)   --->   "%r_V_1961 = sub i19 %r_V_1962, i19 %sext_ln1273_150"   --->   Operation 587 'sub' 'r_V_1961' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 588 [1/1] (0.00ns)   --->   "%mult_V_704 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1961, i32 5, i32 18"   --->   Operation 588 'partselect' 'mult_V_704' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 589 [1/1] (0.00ns)   --->   "%sext_ln17_625 = sext i14 %mult_V_704" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 589 'sext' 'sext_ln17_625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 590 [1/1] (0.00ns)   --->   "%mult_V_705 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1962, i32 5, i32 18"   --->   Operation 590 'partselect' 'mult_V_705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 591 [1/1] (0.00ns)   --->   "%sext_ln17_626 = sext i14 %mult_V_705" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 591 'sext' 'sext_ln17_626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 592 [1/1] (0.79ns)   --->   "%r_V_1963 = sub i19 %sext_ln1273_154, i19 %sext_ln1273_150"   --->   Operation 592 'sub' 'r_V_1963' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 593 [1/1] (0.00ns)   --->   "%mult_V_706 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1963, i32 5, i32 18"   --->   Operation 593 'partselect' 'mult_V_706' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 594 [1/1] (0.00ns)   --->   "%sext_ln818_67 = sext i14 %mult_V_706"   --->   Operation 594 'sext' 'sext_ln818_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 595 [1/1] (0.00ns)   --->   "%sext_ln17_627 = sext i14 %mult_V_706" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 595 'sext' 'sext_ln17_627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 596 [1/1] (0.00ns)   --->   "%mult_V_707 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_196, i32 4, i32 15"   --->   Operation 596 'partselect' 'mult_V_707' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 597 [1/1] (0.00ns)   --->   "%sext_ln17_628 = sext i12 %mult_V_707" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 597 'sext' 'sext_ln17_628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 598 [1/1] (0.80ns)   --->   "%r_V_1964 = sub i20 0, i20 %sext_ln1273_153"   --->   Operation 598 'sub' 'r_V_1964' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 599 [1/1] (0.00ns)   --->   "%mult_V_708 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_1964, i32 5, i32 19"   --->   Operation 599 'partselect' 'mult_V_708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 600 [1/1] (0.00ns)   --->   "%sext_ln818_68 = sext i15 %mult_V_708"   --->   Operation 600 'sext' 'sext_ln818_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 601 [1/1] (0.80ns)   --->   "%r_V_1965 = sub i20 %r_V_1964, i20 %sext_ln1273_149"   --->   Operation 601 'sub' 'r_V_1965' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 602 [1/1] (0.00ns)   --->   "%mult_V_709 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_1965, i32 5, i32 19"   --->   Operation 602 'partselect' 'mult_V_709' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 603 [1/1] (0.00ns)   --->   "%sext_ln818_69 = sext i15 %mult_V_709"   --->   Operation 603 'sext' 'sext_ln818_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 604 [1/1] (0.80ns)   --->   "%r_V_1966 = add i20 %sext_ln1273_153, i20 %sext_ln1273_149"   --->   Operation 604 'add' 'r_V_1966' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 605 [1/1] (0.00ns)   --->   "%mult_V_710 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_1966, i32 5, i32 19"   --->   Operation 605 'partselect' 'mult_V_710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 606 [1/1] (0.00ns)   --->   "%sext_ln818_70 = sext i15 %mult_V_710"   --->   Operation 606 'sext' 'sext_ln818_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 607 [1/1] (0.79ns)   --->   "%r_V_1967 = add i19 %sext_ln1273_154, i19 %sext_ln1273_150"   --->   Operation 607 'add' 'r_V_1967' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 608 [1/1] (0.00ns)   --->   "%mult_V_711 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1967, i32 5, i32 18"   --->   Operation 608 'partselect' 'mult_V_711' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 609 [1/1] (0.00ns)   --->   "%sext_ln17_629 = sext i14 %mult_V_711" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 609 'sext' 'sext_ln17_629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 610 [1/1] (0.00ns)   --->   "%sext_ln1273_156 = sext i16 %p_read_195"   --->   Operation 610 'sext' 'sext_ln1273_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 611 [1/1] (0.00ns)   --->   "%sext_ln1273_157 = sext i16 %p_read_195"   --->   Operation 611 'sext' 'sext_ln1273_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 612 [1/1] (0.00ns)   --->   "%shl_ln1273_131 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_195, i1 0"   --->   Operation 612 'bitconcatenate' 'shl_ln1273_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 613 [1/1] (0.00ns)   --->   "%sext_ln1273_159 = sext i17 %shl_ln1273_131"   --->   Operation 613 'sext' 'sext_ln1273_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 614 [1/1] (0.00ns)   --->   "%sext_ln1273_160 = sext i17 %shl_ln1273_131"   --->   Operation 614 'sext' 'sext_ln1273_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 615 [1/1] (0.79ns)   --->   "%r_V_1968 = sub i18 0, i18 %sext_ln1273_160"   --->   Operation 615 'sub' 'r_V_1968' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 616 [1/1] (0.00ns)   --->   "%mult_V_712 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_1968, i32 5, i32 17"   --->   Operation 616 'partselect' 'mult_V_712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 617 [1/1] (0.00ns)   --->   "%sext_ln17_630 = sext i13 %mult_V_712" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 617 'sext' 'sext_ln17_630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 618 [1/1] (0.00ns)   --->   "%mult_V_713 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %p_read_195, i32 2, i32 15"   --->   Operation 618 'partselect' 'mult_V_713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 619 [1/1] (0.00ns)   --->   "%sext_ln17_631 = sext i14 %mult_V_713" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 619 'sext' 'sext_ln17_631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 620 [1/1] (0.00ns)   --->   "%shl_ln1273_132 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_195, i2 0"   --->   Operation 620 'bitconcatenate' 'shl_ln1273_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 621 [1/1] (0.00ns)   --->   "%sext_ln1273_161 = sext i18 %shl_ln1273_132"   --->   Operation 621 'sext' 'sext_ln1273_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 622 [1/1] (0.79ns)   --->   "%r_V_1972 = sub i19 0, i19 %sext_ln1273_161"   --->   Operation 622 'sub' 'r_V_1972' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 623 [1/1] (0.80ns)   --->   "%r_V_1969 = sub i19 %r_V_1972, i19 %sext_ln1273_157"   --->   Operation 623 'sub' 'r_V_1969' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 624 [1/1] (0.00ns)   --->   "%mult_V_714 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1969, i32 5, i32 18"   --->   Operation 624 'partselect' 'mult_V_714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 625 [1/1] (0.00ns)   --->   "%sext_ln17_632 = sext i14 %mult_V_714" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 625 'sext' 'sext_ln17_632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 626 [1/1] (0.00ns)   --->   "%shl_ln1273_133 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_195, i3 0"   --->   Operation 626 'bitconcatenate' 'shl_ln1273_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 627 [1/1] (0.00ns)   --->   "%sext_ln1273_163 = sext i19 %shl_ln1273_133"   --->   Operation 627 'sext' 'sext_ln1273_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 628 [1/1] (0.80ns)   --->   "%r_V_1970 = sub i20 %sext_ln1273_159, i20 %sext_ln1273_163"   --->   Operation 628 'sub' 'r_V_1970' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 629 [1/1] (0.00ns)   --->   "%mult_V_715 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_1970, i32 5, i32 19"   --->   Operation 629 'partselect' 'mult_V_715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 630 [1/1] (0.00ns)   --->   "%mult_V_716 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_195, i32 3, i32 15"   --->   Operation 630 'partselect' 'mult_V_716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 631 [1/1] (0.00ns)   --->   "%sext_ln17_633 = sext i13 %mult_V_716" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 631 'sext' 'sext_ln17_633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 632 [1/1] (0.00ns)   --->   "%sext_ln17_634 = sext i13 %mult_V_716" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 632 'sext' 'sext_ln17_634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 633 [1/1] (0.79ns)   --->   "%r_V_1971 = add i19 %sext_ln1273_161, i19 %sext_ln1273_157"   --->   Operation 633 'add' 'r_V_1971' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 634 [1/1] (0.00ns)   --->   "%mult_V_717 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1971, i32 5, i32 18"   --->   Operation 634 'partselect' 'mult_V_717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 635 [1/1] (0.00ns)   --->   "%sext_ln818_72 = sext i14 %mult_V_717"   --->   Operation 635 'sext' 'sext_ln818_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 636 [1/1] (0.00ns)   --->   "%sext_ln17_635 = sext i14 %mult_V_717" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 636 'sext' 'sext_ln17_635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 637 [1/1] (0.00ns)   --->   "%mult_V_718 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1972, i32 5, i32 18"   --->   Operation 637 'partselect' 'mult_V_718' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 638 [1/1] (0.00ns)   --->   "%sext_ln17_636 = sext i14 %mult_V_718" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 638 'sext' 'sext_ln17_636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 639 [1/1] (0.79ns)   --->   "%r_V_1973 = sub i19 %sext_ln1273_157, i19 %sext_ln1273_161"   --->   Operation 639 'sub' 'r_V_1973' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 640 [1/1] (0.00ns)   --->   "%mult_V_719 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1973, i32 5, i32 18"   --->   Operation 640 'partselect' 'mult_V_719' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 641 [1/1] (0.00ns)   --->   "%sext_ln17_637 = sext i14 %mult_V_719" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 641 'sext' 'sext_ln17_637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 642 [1/1] (0.80ns)   --->   "%r_V_1974 = sub i20 %sext_ln1273_163, i20 %sext_ln1273_156"   --->   Operation 642 'sub' 'r_V_1974' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 643 [1/1] (0.00ns)   --->   "%mult_V_720 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_1974, i32 5, i32 19"   --->   Operation 643 'partselect' 'mult_V_720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 644 [1/1] (0.00ns)   --->   "%sext_ln818_74 = sext i15 %mult_V_720"   --->   Operation 644 'sext' 'sext_ln818_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 645 [1/1] (0.00ns)   --->   "%mult_V_721 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_195, i32 4, i32 15"   --->   Operation 645 'partselect' 'mult_V_721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 646 [1/1] (0.00ns)   --->   "%sext_ln17_638 = sext i12 %mult_V_721" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 646 'sext' 'sext_ln17_638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 647 [1/1] (0.00ns)   --->   "%sext_ln818_75 = sext i16 %p_read_194"   --->   Operation 647 'sext' 'sext_ln818_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 648 [1/1] (0.00ns)   --->   "%sext_ln818_76 = sext i16 %p_read_194"   --->   Operation 648 'sext' 'sext_ln818_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 649 [1/1] (0.00ns)   --->   "%mult_V_722 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_194, i32 4, i32 15"   --->   Operation 649 'partselect' 'mult_V_722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 650 [1/1] (0.00ns)   --->   "%sext_ln17_639 = sext i12 %mult_V_722" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 650 'sext' 'sext_ln17_639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 651 [1/1] (0.00ns)   --->   "%sext_ln17_640 = sext i12 %mult_V_722" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 651 'sext' 'sext_ln17_640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 652 [1/1] (0.00ns)   --->   "%shl_ln1273_134 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_194, i1 0"   --->   Operation 652 'bitconcatenate' 'shl_ln1273_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 653 [1/1] (0.00ns)   --->   "%sext_ln1273_164 = sext i17 %shl_ln1273_134"   --->   Operation 653 'sext' 'sext_ln1273_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 654 [1/1] (0.79ns)   --->   "%r_V_1975 = sub i18 0, i18 %sext_ln1273_164"   --->   Operation 654 'sub' 'r_V_1975' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 655 [1/1] (0.00ns)   --->   "%mult_V_723 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_1975, i32 5, i32 17"   --->   Operation 655 'partselect' 'mult_V_723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 656 [1/1] (0.00ns)   --->   "%sext_ln17_641 = sext i13 %mult_V_723" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 656 'sext' 'sext_ln17_641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 657 [1/1] (0.00ns)   --->   "%shl_ln1273_135 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_194, i2 0"   --->   Operation 657 'bitconcatenate' 'shl_ln1273_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 658 [1/1] (0.00ns)   --->   "%sext_ln1273_165 = sext i18 %shl_ln1273_135"   --->   Operation 658 'sext' 'sext_ln1273_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 659 [1/1] (0.79ns)   --->   "%r_V_1978 = sub i19 0, i19 %sext_ln1273_165"   --->   Operation 659 'sub' 'r_V_1978' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 660 [1/1] (0.80ns)   --->   "%r_V_1976 = sub i19 %r_V_1978, i19 %sext_ln818_76"   --->   Operation 660 'sub' 'r_V_1976' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 661 [1/1] (0.00ns)   --->   "%mult_V_724 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1976, i32 5, i32 18"   --->   Operation 661 'partselect' 'mult_V_724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 662 [1/1] (0.00ns)   --->   "%sext_ln818_77 = sext i14 %mult_V_724"   --->   Operation 662 'sext' 'sext_ln818_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 663 [1/1] (0.00ns)   --->   "%sext_ln17_642 = sext i14 %mult_V_724" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 663 'sext' 'sext_ln17_642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 664 [1/1] (0.79ns)   --->   "%r_V_1977 = sub i19 %sext_ln1273_165, i19 %sext_ln818_76"   --->   Operation 664 'sub' 'r_V_1977' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 665 [1/1] (0.00ns)   --->   "%mult_V_725 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1977, i32 5, i32 18"   --->   Operation 665 'partselect' 'mult_V_725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 666 [1/1] (0.00ns)   --->   "%sext_ln818_78 = sext i14 %mult_V_725"   --->   Operation 666 'sext' 'sext_ln818_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 667 [1/1] (0.00ns)   --->   "%sext_ln17_643 = sext i14 %mult_V_725" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 667 'sext' 'sext_ln17_643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 668 [1/1] (0.00ns)   --->   "%mult_V_726 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_194, i32 3, i32 15"   --->   Operation 668 'partselect' 'mult_V_726' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 669 [1/1] (0.00ns)   --->   "%sext_ln17_644 = sext i13 %mult_V_726" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 669 'sext' 'sext_ln17_644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 670 [1/1] (0.00ns)   --->   "%sext_ln17_645 = sext i13 %mult_V_726" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 670 'sext' 'sext_ln17_645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 671 [1/1] (0.00ns)   --->   "%mult_V_727 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1978, i32 5, i32 18"   --->   Operation 671 'partselect' 'mult_V_727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 672 [1/1] (0.00ns)   --->   "%sext_ln818_79 = sext i14 %mult_V_727"   --->   Operation 672 'sext' 'sext_ln818_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 673 [1/1] (0.00ns)   --->   "%shl_ln1273_136 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_194, i3 0"   --->   Operation 673 'bitconcatenate' 'shl_ln1273_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 674 [1/1] (0.00ns)   --->   "%sext_ln1273_167 = sext i19 %shl_ln1273_136"   --->   Operation 674 'sext' 'sext_ln1273_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 675 [1/1] (0.80ns)   --->   "%r_V_1979 = sub i20 %sext_ln1273_167, i20 %sext_ln818_75"   --->   Operation 675 'sub' 'r_V_1979' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 676 [1/1] (0.00ns)   --->   "%mult_V_728 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_1979, i32 5, i32 19"   --->   Operation 676 'partselect' 'mult_V_728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 677 [1/1] (0.00ns)   --->   "%sext_ln818_80 = sext i15 %mult_V_728"   --->   Operation 677 'sext' 'sext_ln818_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 678 [1/1] (0.79ns)   --->   "%r_V_1980 = sub i19 %sext_ln818_76, i19 %sext_ln1273_165"   --->   Operation 678 'sub' 'r_V_1980' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 679 [1/1] (0.00ns)   --->   "%mult_V_729 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1980, i32 5, i32 18"   --->   Operation 679 'partselect' 'mult_V_729' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 680 [1/1] (0.00ns)   --->   "%sext_ln17_646 = sext i14 %mult_V_729" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 680 'sext' 'sext_ln17_646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 681 [1/1] (0.79ns)   --->   "%r_V_1981 = add i19 %sext_ln1273_165, i19 %sext_ln818_76"   --->   Operation 681 'add' 'r_V_1981' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 682 [1/1] (0.00ns)   --->   "%mult_V_730 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1981, i32 5, i32 18"   --->   Operation 682 'partselect' 'mult_V_730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 683 [1/1] (0.00ns)   --->   "%sext_ln17_647 = sext i14 %mult_V_730" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 683 'sext' 'sext_ln17_647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 684 [1/1] (0.00ns)   --->   "%sext_ln1273_168 = sext i16 %p_read_193"   --->   Operation 684 'sext' 'sext_ln1273_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 685 [1/1] (0.00ns)   --->   "%sext_ln1273_169 = sext i16 %p_read_193"   --->   Operation 685 'sext' 'sext_ln1273_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 686 [1/1] (0.00ns)   --->   "%sext_ln1273_170 = sext i16 %p_read_193"   --->   Operation 686 'sext' 'sext_ln1273_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 687 [1/1] (0.00ns)   --->   "%shl_ln1273_137 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_193, i2 0"   --->   Operation 687 'bitconcatenate' 'shl_ln1273_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 688 [1/1] (0.00ns)   --->   "%sext_ln1273_172 = sext i18 %shl_ln1273_137"   --->   Operation 688 'sext' 'sext_ln1273_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 689 [1/1] (0.79ns)   --->   "%r_V_1982 = sub i19 %sext_ln1273_170, i19 %sext_ln1273_172"   --->   Operation 689 'sub' 'r_V_1982' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 690 [1/1] (0.00ns)   --->   "%mult_V_731 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1982, i32 5, i32 18"   --->   Operation 690 'partselect' 'mult_V_731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 691 [1/1] (0.00ns)   --->   "%sext_ln17_648 = sext i14 %mult_V_731" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 691 'sext' 'sext_ln17_648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 692 [1/1] (0.00ns)   --->   "%mult_V_732 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_193, i32 3, i32 15"   --->   Operation 692 'partselect' 'mult_V_732' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 693 [1/1] (0.00ns)   --->   "%sext_ln17_649 = sext i13 %mult_V_732" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 693 'sext' 'sext_ln17_649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 694 [1/1] (0.79ns)   --->   "%r_V_1983 = sub i19 %sext_ln1273_172, i19 %sext_ln1273_170"   --->   Operation 694 'sub' 'r_V_1983' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 695 [1/1] (0.00ns)   --->   "%mult_V_733 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1983, i32 5, i32 18"   --->   Operation 695 'partselect' 'mult_V_733' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 696 [1/1] (0.00ns)   --->   "%sext_ln818_82 = sext i14 %mult_V_733"   --->   Operation 696 'sext' 'sext_ln818_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 697 [1/1] (0.00ns)   --->   "%sext_ln17_650 = sext i14 %mult_V_733" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 697 'sext' 'sext_ln17_650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 698 [1/1] (0.00ns)   --->   "%shl_ln1273_138 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_193, i1 0"   --->   Operation 698 'bitconcatenate' 'shl_ln1273_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 699 [1/1] (0.00ns)   --->   "%sext_ln1273_173 = sext i17 %shl_ln1273_138"   --->   Operation 699 'sext' 'sext_ln1273_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 700 [1/1] (0.00ns)   --->   "%sext_ln1273_174 = sext i17 %shl_ln1273_138"   --->   Operation 700 'sext' 'sext_ln1273_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 701 [1/1] (0.79ns)   --->   "%r_V_1984 = sub i18 0, i18 %sext_ln1273_174"   --->   Operation 701 'sub' 'r_V_1984' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 702 [1/1] (0.00ns)   --->   "%mult_V_734 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_1984, i32 5, i32 17"   --->   Operation 702 'partselect' 'mult_V_734' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 703 [1/1] (0.00ns)   --->   "%sext_ln17_651 = sext i13 %mult_V_734" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 703 'sext' 'sext_ln17_651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 704 [1/1] (0.00ns)   --->   "%shl_ln1273_139 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_193, i3 0"   --->   Operation 704 'bitconcatenate' 'shl_ln1273_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 705 [1/1] (0.00ns)   --->   "%sext_ln1273_175 = sext i19 %shl_ln1273_139"   --->   Operation 705 'sext' 'sext_ln1273_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 706 [1/1] (0.80ns)   --->   "%r_V_1985 = sub i20 %sext_ln1273_175, i20 %sext_ln1273_168"   --->   Operation 706 'sub' 'r_V_1985' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 707 [1/1] (0.00ns)   --->   "%mult_V_735 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_1985, i32 5, i32 19"   --->   Operation 707 'partselect' 'mult_V_735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 708 [1/1] (0.79ns)   --->   "%r_V_1986 = sub i19 0, i19 %sext_ln1273_172"   --->   Operation 708 'sub' 'r_V_1986' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 709 [1/1] (0.00ns)   --->   "%mult_V_736 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1986, i32 5, i32 18"   --->   Operation 709 'partselect' 'mult_V_736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 710 [1/1] (0.00ns)   --->   "%sext_ln17_652 = sext i14 %mult_V_736" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 710 'sext' 'sext_ln17_652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 711 [1/1] (0.00ns)   --->   "%mult_V_737 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_193, i32 5, i32 15"   --->   Operation 711 'partselect' 'mult_V_737' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 712 [1/1] (0.00ns)   --->   "%sext_ln17_653 = sext i11 %mult_V_737" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 712 'sext' 'sext_ln17_653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 713 [1/1] (0.80ns)   --->   "%r_V_1987 = sub i20 %sext_ln1273_173, i20 %sext_ln1273_175"   --->   Operation 713 'sub' 'r_V_1987' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 714 [1/1] (0.00ns)   --->   "%mult_V_738 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_1987, i32 5, i32 19"   --->   Operation 714 'partselect' 'mult_V_738' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 715 [1/1] (0.00ns)   --->   "%sext_ln818_84 = sext i15 %mult_V_738"   --->   Operation 715 'sext' 'sext_ln818_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 716 [1/1] (0.00ns)   --->   "%mult_V_739 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_193, i32 4, i32 15"   --->   Operation 716 'partselect' 'mult_V_739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 717 [1/1] (0.00ns)   --->   "%sext_ln17_654 = sext i12 %mult_V_739" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 717 'sext' 'sext_ln17_654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 718 [1/1] (0.80ns)   --->   "%r_V_1988 = sub i20 %sext_ln1273_175, i20 %sext_ln1273_173"   --->   Operation 718 'sub' 'r_V_1988' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 719 [1/1] (0.00ns)   --->   "%mult_V_740 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_1988, i32 5, i32 19"   --->   Operation 719 'partselect' 'mult_V_740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 720 [1/1] (0.00ns)   --->   "%sext_ln818_85 = sext i15 %mult_V_740"   --->   Operation 720 'sext' 'sext_ln818_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 721 [1/1] (0.79ns)   --->   "%r_V_1989 = add i19 %sext_ln1273_172, i19 %sext_ln1273_170"   --->   Operation 721 'add' 'r_V_1989' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 722 [1/1] (0.00ns)   --->   "%mult_V_741 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1989, i32 5, i32 18"   --->   Operation 722 'partselect' 'mult_V_741' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 723 [1/1] (0.00ns)   --->   "%sext_ln17_655 = sext i14 %mult_V_741" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 723 'sext' 'sext_ln17_655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 724 [1/1] (0.78ns)   --->   "%r_V_1990 = sub i17 0, i17 %sext_ln1273_169"   --->   Operation 724 'sub' 'r_V_1990' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 725 [1/1] (0.00ns)   --->   "%mult_V_742 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_1990, i32 5, i32 16"   --->   Operation 725 'partselect' 'mult_V_742' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 726 [1/1] (0.00ns)   --->   "%sext_ln17_656 = sext i12 %mult_V_742" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 726 'sext' 'sext_ln17_656' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 727 [1/1] (0.00ns)   --->   "%sext_ln17_657 = sext i12 %mult_V_742" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 727 'sext' 'sext_ln17_657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 728 [1/1] (0.80ns)   --->   "%r_V_1991 = add i20 %sext_ln1273_175, i20 %sext_ln1273_168"   --->   Operation 728 'add' 'r_V_1991' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 729 [1/1] (0.00ns)   --->   "%mult_V_743 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_1991, i32 5, i32 19"   --->   Operation 729 'partselect' 'mult_V_743' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 730 [1/1] (0.00ns)   --->   "%sext_ln818_86 = sext i15 %mult_V_743"   --->   Operation 730 'sext' 'sext_ln818_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 731 [1/1] (0.00ns)   --->   "%sext_ln818_87 = sext i16 %p_read_192"   --->   Operation 731 'sext' 'sext_ln818_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 732 [1/1] (0.00ns)   --->   "%sext_ln818_88 = sext i16 %p_read_192"   --->   Operation 732 'sext' 'sext_ln818_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 733 [1/1] (0.00ns)   --->   "%sext_ln818_89 = sext i16 %p_read_192"   --->   Operation 733 'sext' 'sext_ln818_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 734 [1/1] (0.00ns)   --->   "%mult_V_744 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_192, i32 4, i32 15"   --->   Operation 734 'partselect' 'mult_V_744' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 735 [1/1] (0.00ns)   --->   "%sext_ln17_658 = sext i12 %mult_V_744" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 735 'sext' 'sext_ln17_658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 736 [1/1] (0.00ns)   --->   "%mult_V_745 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_192, i32 3, i32 15"   --->   Operation 736 'partselect' 'mult_V_745' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 737 [1/1] (0.00ns)   --->   "%sext_ln17_659 = sext i13 %mult_V_745" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 737 'sext' 'sext_ln17_659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 738 [1/1] (0.00ns)   --->   "%shl_ln1273_140 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_192, i1 0"   --->   Operation 738 'bitconcatenate' 'shl_ln1273_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 739 [1/1] (0.00ns)   --->   "%sext_ln1273_176 = sext i17 %shl_ln1273_140"   --->   Operation 739 'sext' 'sext_ln1273_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 740 [1/1] (0.79ns)   --->   "%r_V_1992 = sub i18 0, i18 %sext_ln1273_176"   --->   Operation 740 'sub' 'r_V_1992' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 741 [1/1] (0.00ns)   --->   "%mult_V_746 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_1992, i32 5, i32 17"   --->   Operation 741 'partselect' 'mult_V_746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 742 [1/1] (0.00ns)   --->   "%sext_ln17_660 = sext i13 %mult_V_746" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 742 'sext' 'sext_ln17_660' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 743 [1/1] (0.00ns)   --->   "%sext_ln17_661 = sext i13 %mult_V_746" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 743 'sext' 'sext_ln17_661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 744 [1/1] (0.78ns)   --->   "%r_V_1993 = sub i17 0, i17 %sext_ln818_89"   --->   Operation 744 'sub' 'r_V_1993' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 745 [1/1] (0.00ns)   --->   "%mult_V_747 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_1993, i32 5, i32 16"   --->   Operation 745 'partselect' 'mult_V_747' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 746 [1/1] (0.00ns)   --->   "%sext_ln17_662 = sext i12 %mult_V_747" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 746 'sext' 'sext_ln17_662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 747 [1/1] (0.00ns)   --->   "%shl_ln1273_141 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_192, i2 0"   --->   Operation 747 'bitconcatenate' 'shl_ln1273_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 748 [1/1] (0.00ns)   --->   "%sext_ln1273_177 = sext i18 %shl_ln1273_141"   --->   Operation 748 'sext' 'sext_ln1273_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 749 [1/1] (0.79ns)   --->   "%r_V_1994 = sub i19 %sext_ln818_88, i19 %sext_ln1273_177"   --->   Operation 749 'sub' 'r_V_1994' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 750 [1/1] (0.00ns)   --->   "%mult_V_748 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1994, i32 5, i32 18"   --->   Operation 750 'partselect' 'mult_V_748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 751 [1/1] (0.00ns)   --->   "%sext_ln17_663 = sext i14 %mult_V_748" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 751 'sext' 'sext_ln17_663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 752 [1/1] (0.79ns)   --->   "%r_V_1995 = sub i19 %sext_ln1273_177, i19 %sext_ln818_88"   --->   Operation 752 'sub' 'r_V_1995' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 753 [1/1] (0.00ns)   --->   "%mult_V_749 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1995, i32 5, i32 18"   --->   Operation 753 'partselect' 'mult_V_749' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 754 [1/1] (0.00ns)   --->   "%sext_ln17_664 = sext i14 %mult_V_749" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 754 'sext' 'sext_ln17_664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 755 [1/1] (0.79ns)   --->   "%r_V_1996 = sub i19 0, i19 %sext_ln1273_177"   --->   Operation 755 'sub' 'r_V_1996' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 756 [1/1] (0.00ns)   --->   "%mult_V_750 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1996, i32 5, i32 18"   --->   Operation 756 'partselect' 'mult_V_750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 757 [1/1] (0.00ns)   --->   "%sext_ln17_665 = sext i14 %mult_V_750" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 757 'sext' 'sext_ln17_665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 758 [1/1] (0.00ns)   --->   "%shl_ln1273_142 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_192, i3 0"   --->   Operation 758 'bitconcatenate' 'shl_ln1273_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 759 [1/1] (0.00ns)   --->   "%sext_ln1273_178 = sext i19 %shl_ln1273_142"   --->   Operation 759 'sext' 'sext_ln1273_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 760 [1/1] (0.80ns)   --->   "%r_V_1997 = sub i20 %sext_ln818_87, i20 %sext_ln1273_178"   --->   Operation 760 'sub' 'r_V_1997' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 761 [1/1] (0.00ns)   --->   "%mult_V_751 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_1997, i32 5, i32 19"   --->   Operation 761 'partselect' 'mult_V_751' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 762 [1/1] (0.00ns)   --->   "%sext_ln818_90 = sext i15 %mult_V_751"   --->   Operation 762 'sext' 'sext_ln818_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 763 [1/1] (0.00ns)   --->   "%mult_V_752 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_192, i32 5, i32 15"   --->   Operation 763 'partselect' 'mult_V_752' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 764 [1/1] (0.00ns)   --->   "%sext_ln17_666 = sext i11 %mult_V_752" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 764 'sext' 'sext_ln17_666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 765 [1/1] (0.79ns)   --->   "%r_V_1998 = add i19 %sext_ln1273_177, i19 %sext_ln818_88"   --->   Operation 765 'add' 'r_V_1998' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 766 [1/1] (0.00ns)   --->   "%mult_V_753 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1998, i32 5, i32 18"   --->   Operation 766 'partselect' 'mult_V_753' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 767 [1/1] (0.00ns)   --->   "%sext_ln17_667 = sext i14 %mult_V_753" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 767 'sext' 'sext_ln17_667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 768 [1/1] (0.00ns)   --->   "%sext_ln1273_179 = sext i16 %p_read_191"   --->   Operation 768 'sext' 'sext_ln1273_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 769 [1/1] (0.00ns)   --->   "%sext_ln1273_180 = sext i16 %p_read_191"   --->   Operation 769 'sext' 'sext_ln1273_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 770 [1/1] (0.00ns)   --->   "%shl_ln1273_143 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_191, i2 0"   --->   Operation 770 'bitconcatenate' 'shl_ln1273_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 771 [1/1] (0.00ns)   --->   "%sext_ln1273_182 = sext i18 %shl_ln1273_143"   --->   Operation 771 'sext' 'sext_ln1273_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 772 [1/1] (0.79ns)   --->   "%r_V_1999 = sub i19 0, i19 %sext_ln1273_182"   --->   Operation 772 'sub' 'r_V_1999' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 773 [1/1] (0.00ns)   --->   "%mult_V_754 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_1999, i32 5, i32 18"   --->   Operation 773 'partselect' 'mult_V_754' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 774 [1/1] (0.00ns)   --->   "%sext_ln17_668 = sext i14 %mult_V_754" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 774 'sext' 'sext_ln17_668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 775 [1/1] (0.00ns)   --->   "%shl_ln1273_144 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_191, i1 0"   --->   Operation 775 'bitconcatenate' 'shl_ln1273_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 776 [1/1] (0.00ns)   --->   "%sext_ln1273_183 = sext i17 %shl_ln1273_144"   --->   Operation 776 'sext' 'sext_ln1273_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 777 [1/1] (0.79ns)   --->   "%r_V_2000 = sub i18 0, i18 %sext_ln1273_183"   --->   Operation 777 'sub' 'r_V_2000' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 778 [1/1] (0.00ns)   --->   "%mult_V_755 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2000, i32 5, i32 17"   --->   Operation 778 'partselect' 'mult_V_755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 779 [1/1] (0.00ns)   --->   "%sext_ln17_669 = sext i13 %mult_V_755" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 779 'sext' 'sext_ln17_669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 780 [1/1] (0.00ns)   --->   "%sext_ln17_670 = sext i13 %mult_V_755" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 780 'sext' 'sext_ln17_670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 781 [1/1] (0.80ns)   --->   "%r_V_2001 = sub i19 %r_V_1999, i19 %sext_ln1273_180"   --->   Operation 781 'sub' 'r_V_2001' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 782 [1/1] (0.00ns)   --->   "%mult_V_756 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2001, i32 5, i32 18"   --->   Operation 782 'partselect' 'mult_V_756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 783 [1/1] (0.00ns)   --->   "%mult_V_757 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_191, i32 5, i32 15"   --->   Operation 783 'partselect' 'mult_V_757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 784 [1/1] (0.00ns)   --->   "%sext_ln17_672 = sext i11 %mult_V_757" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 784 'sext' 'sext_ln17_672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 785 [1/1] (0.00ns)   --->   "%mult_V_758 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_191, i32 3, i32 15"   --->   Operation 785 'partselect' 'mult_V_758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 786 [1/1] (0.00ns)   --->   "%sext_ln17_673 = sext i13 %mult_V_758" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 786 'sext' 'sext_ln17_673' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 787 [1/1] (0.00ns)   --->   "%sext_ln17_674 = sext i13 %mult_V_758" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 787 'sext' 'sext_ln17_674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 788 [1/1] (0.79ns)   --->   "%r_V_2002 = sub i19 %sext_ln1273_182, i19 %sext_ln1273_180"   --->   Operation 788 'sub' 'r_V_2002' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 789 [1/1] (0.00ns)   --->   "%mult_V_759 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2002, i32 5, i32 18"   --->   Operation 789 'partselect' 'mult_V_759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 790 [1/1] (0.00ns)   --->   "%sext_ln17_675 = sext i14 %mult_V_759" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 790 'sext' 'sext_ln17_675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 791 [1/1] (0.00ns)   --->   "%mult_V_760 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_191, i32 4, i32 15"   --->   Operation 791 'partselect' 'mult_V_760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 792 [1/1] (0.00ns)   --->   "%sext_ln17_676 = sext i12 %mult_V_760" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 792 'sext' 'sext_ln17_676' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 793 [1/1] (0.00ns)   --->   "%shl_ln1273_145 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_191, i3 0"   --->   Operation 793 'bitconcatenate' 'shl_ln1273_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 794 [1/1] (0.00ns)   --->   "%sext_ln1273_184 = sext i19 %shl_ln1273_145"   --->   Operation 794 'sext' 'sext_ln1273_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 795 [1/1] (0.80ns)   --->   "%r_V_2003 = sub i20 %sext_ln1273_184, i20 %sext_ln1273_179"   --->   Operation 795 'sub' 'r_V_2003' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 796 [1/1] (0.00ns)   --->   "%mult_V_761 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2003, i32 5, i32 19"   --->   Operation 796 'partselect' 'mult_V_761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 797 [1/1] (0.00ns)   --->   "%sext_ln818_92 = sext i15 %mult_V_761"   --->   Operation 797 'sext' 'sext_ln818_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 798 [1/1] (0.79ns)   --->   "%r_V_2004 = sub i19 %sext_ln1273_180, i19 %sext_ln1273_182"   --->   Operation 798 'sub' 'r_V_2004' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 799 [1/1] (0.00ns)   --->   "%mult_V_762 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2004, i32 5, i32 18"   --->   Operation 799 'partselect' 'mult_V_762' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 800 [1/1] (0.00ns)   --->   "%sext_ln818_93 = sext i14 %mult_V_762"   --->   Operation 800 'sext' 'sext_ln818_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 801 [1/1] (0.00ns)   --->   "%sext_ln17_677 = sext i14 %mult_V_762" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 801 'sext' 'sext_ln17_677' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 802 [1/1] (0.79ns)   --->   "%r_V_2005 = add i19 %sext_ln1273_182, i19 %sext_ln1273_180"   --->   Operation 802 'add' 'r_V_2005' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 803 [1/1] (0.00ns)   --->   "%mult_V_763 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2005, i32 5, i32 18"   --->   Operation 803 'partselect' 'mult_V_763' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 804 [1/1] (0.00ns)   --->   "%sext_ln818_94 = sext i14 %mult_V_763"   --->   Operation 804 'sext' 'sext_ln818_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 805 [1/1] (0.00ns)   --->   "%sext_ln1273_185 = sext i16 %p_read_190"   --->   Operation 805 'sext' 'sext_ln1273_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 806 [1/1] (0.00ns)   --->   "%sext_ln1273_186 = sext i16 %p_read_190"   --->   Operation 806 'sext' 'sext_ln1273_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 807 [1/1] (0.00ns)   --->   "%shl_ln1273_146 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_190, i2 0"   --->   Operation 807 'bitconcatenate' 'shl_ln1273_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 808 [1/1] (0.00ns)   --->   "%sext_ln1273_188 = sext i18 %shl_ln1273_146"   --->   Operation 808 'sext' 'sext_ln1273_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 809 [1/1] (0.79ns)   --->   "%r_V_2006 = sub i19 %sext_ln1273_188, i19 %sext_ln1273_186"   --->   Operation 809 'sub' 'r_V_2006' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 810 [1/1] (0.00ns)   --->   "%mult_V_764 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2006, i32 5, i32 18"   --->   Operation 810 'partselect' 'mult_V_764' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 811 [1/1] (0.00ns)   --->   "%sext_ln17_678 = sext i14 %mult_V_764" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 811 'sext' 'sext_ln17_678' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 812 [1/1] (0.00ns)   --->   "%shl_ln1273_147 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_190, i3 0"   --->   Operation 812 'bitconcatenate' 'shl_ln1273_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 813 [1/1] (0.00ns)   --->   "%sext_ln1273_189 = sext i19 %shl_ln1273_147"   --->   Operation 813 'sext' 'sext_ln1273_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 814 [1/1] (0.00ns)   --->   "%shl_ln1273_148 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_190, i1 0"   --->   Operation 814 'bitconcatenate' 'shl_ln1273_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 815 [1/1] (0.00ns)   --->   "%sext_ln1273_190 = sext i17 %shl_ln1273_148"   --->   Operation 815 'sext' 'sext_ln1273_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 816 [1/1] (0.00ns)   --->   "%sext_ln1273_191 = sext i17 %shl_ln1273_148"   --->   Operation 816 'sext' 'sext_ln1273_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 817 [1/1] (0.80ns)   --->   "%r_V_2007 = sub i20 %sext_ln1273_189, i20 %sext_ln1273_191"   --->   Operation 817 'sub' 'r_V_2007' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 818 [1/1] (0.00ns)   --->   "%mult_V_765 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2007, i32 5, i32 19"   --->   Operation 818 'partselect' 'mult_V_765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 819 [1/1] (0.00ns)   --->   "%sext_ln818_96 = sext i15 %mult_V_765"   --->   Operation 819 'sext' 'sext_ln818_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 820 [1/1] (0.79ns)   --->   "%r_V_2008 = sub i19 %sext_ln1273_186, i19 %sext_ln1273_188"   --->   Operation 820 'sub' 'r_V_2008' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 821 [1/1] (0.00ns)   --->   "%mult_V_766 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2008, i32 5, i32 18"   --->   Operation 821 'partselect' 'mult_V_766' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 822 [1/1] (0.00ns)   --->   "%sext_ln17_679 = sext i14 %mult_V_766" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 822 'sext' 'sext_ln17_679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 823 [1/1] (0.00ns)   --->   "%mult_V_767 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_190, i32 3, i32 15"   --->   Operation 823 'partselect' 'mult_V_767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 824 [1/1] (0.00ns)   --->   "%sext_ln17_680 = sext i13 %mult_V_767" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 824 'sext' 'sext_ln17_680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 825 [1/1] (0.00ns)   --->   "%sext_ln17_681 = sext i13 %mult_V_767" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 825 'sext' 'sext_ln17_681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 826 [1/1] (0.79ns)   --->   "%r_V_2009 = add i19 %sext_ln1273_188, i19 %sext_ln1273_186"   --->   Operation 826 'add' 'r_V_2009' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 827 [1/1] (0.00ns)   --->   "%mult_V_768 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2009, i32 5, i32 18"   --->   Operation 827 'partselect' 'mult_V_768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 828 [1/1] (0.80ns)   --->   "%r_V_2010 = sub i20 %sext_ln1273_185, i20 %sext_ln1273_189"   --->   Operation 828 'sub' 'r_V_2010' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 829 [1/1] (0.00ns)   --->   "%mult_V_769 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2010, i32 5, i32 19"   --->   Operation 829 'partselect' 'mult_V_769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 830 [1/1] (0.00ns)   --->   "%sext_ln818_98 = sext i15 %mult_V_769"   --->   Operation 830 'sext' 'sext_ln818_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 831 [1/1] (0.80ns)   --->   "%r_V_2011 = sub i20 %sext_ln1273_191, i20 %sext_ln1273_189"   --->   Operation 831 'sub' 'r_V_2011' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 832 [1/1] (0.00ns)   --->   "%mult_V_770 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2011, i32 5, i32 19"   --->   Operation 832 'partselect' 'mult_V_770' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 833 [1/1] (0.00ns)   --->   "%sext_ln818_99 = sext i15 %mult_V_770"   --->   Operation 833 'sext' 'sext_ln818_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 834 [1/1] (0.79ns)   --->   "%r_V_2012 = sub i18 0, i18 %sext_ln1273_190"   --->   Operation 834 'sub' 'r_V_2012' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 835 [1/1] (0.00ns)   --->   "%mult_V_771 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2012, i32 5, i32 17"   --->   Operation 835 'partselect' 'mult_V_771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 836 [1/1] (0.00ns)   --->   "%sext_ln17_682 = sext i13 %mult_V_771" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 836 'sext' 'sext_ln17_682' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 837 [1/1] (0.00ns)   --->   "%mult_V_772 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_190, i32 4, i32 15"   --->   Operation 837 'partselect' 'mult_V_772' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 838 [1/1] (0.00ns)   --->   "%sext_ln17_683 = sext i12 %mult_V_772" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 838 'sext' 'sext_ln17_683' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 839 [1/1] (0.80ns)   --->   "%r_V_2013 = sub i20 %sext_ln1273_189, i20 %sext_ln1273_185"   --->   Operation 839 'sub' 'r_V_2013' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 840 [1/1] (0.00ns)   --->   "%mult_V_773 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2013, i32 5, i32 19"   --->   Operation 840 'partselect' 'mult_V_773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 841 [1/1] (0.00ns)   --->   "%sext_ln818_100 = sext i15 %mult_V_773"   --->   Operation 841 'sext' 'sext_ln818_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 842 [1/1] (0.79ns)   --->   "%r_V_2014 = sub i19 0, i19 %sext_ln1273_188"   --->   Operation 842 'sub' 'r_V_2014' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 843 [1/1] (0.00ns)   --->   "%mult_V_774 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2014, i32 5, i32 18"   --->   Operation 843 'partselect' 'mult_V_774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 844 [1/1] (0.00ns)   --->   "%sext_ln17_684 = sext i14 %mult_V_774" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 844 'sext' 'sext_ln17_684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 845 [1/1] (0.80ns)   --->   "%r_V_2015 = sub i19 %r_V_2014, i19 %sext_ln1273_186"   --->   Operation 845 'sub' 'r_V_2015' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 846 [1/1] (0.00ns)   --->   "%mult_V_775 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2015, i32 5, i32 18"   --->   Operation 846 'partselect' 'mult_V_775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 847 [1/1] (0.00ns)   --->   "%sext_ln818_101 = sext i14 %mult_V_775"   --->   Operation 847 'sext' 'sext_ln818_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 848 [1/1] (0.00ns)   --->   "%sext_ln17_685 = sext i14 %mult_V_775" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 848 'sext' 'sext_ln17_685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 849 [1/1] (0.00ns)   --->   "%mult_V_776 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_190, i32 5, i32 15"   --->   Operation 849 'partselect' 'mult_V_776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 850 [1/1] (0.00ns)   --->   "%sext_ln17_686 = sext i11 %mult_V_776" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 850 'sext' 'sext_ln17_686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 851 [1/1] (0.00ns)   --->   "%sext_ln1273_192 = sext i16 %p_read_189"   --->   Operation 851 'sext' 'sext_ln1273_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 852 [1/1] (0.00ns)   --->   "%sext_ln1273_193 = sext i16 %p_read_189"   --->   Operation 852 'sext' 'sext_ln1273_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 853 [1/1] (0.00ns)   --->   "%shl_ln1273_149 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_189, i2 0"   --->   Operation 853 'bitconcatenate' 'shl_ln1273_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 854 [1/1] (0.00ns)   --->   "%sext_ln1273_195 = sext i18 %shl_ln1273_149"   --->   Operation 854 'sext' 'sext_ln1273_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 855 [1/1] (0.79ns)   --->   "%r_V_2016 = sub i19 0, i19 %sext_ln1273_195"   --->   Operation 855 'sub' 'r_V_2016' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 856 [1/1] (0.00ns)   --->   "%mult_V_777 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2016, i32 5, i32 18"   --->   Operation 856 'partselect' 'mult_V_777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 857 [1/1] (0.00ns)   --->   "%sext_ln818_102 = sext i14 %mult_V_777"   --->   Operation 857 'sext' 'sext_ln818_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 858 [1/1] (0.00ns)   --->   "%sext_ln17_687 = sext i14 %mult_V_777" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 858 'sext' 'sext_ln17_687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 859 [1/1] (0.78ns)   --->   "%r_V_2017 = sub i17 0, i17 %sext_ln1273_193"   --->   Operation 859 'sub' 'r_V_2017' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 860 [1/1] (0.00ns)   --->   "%mult_V_778 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2017, i32 5, i32 16"   --->   Operation 860 'partselect' 'mult_V_778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 861 [1/1] (0.00ns)   --->   "%sext_ln17_688 = sext i12 %mult_V_778" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 861 'sext' 'sext_ln17_688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 862 [1/1] (0.79ns)   --->   "%r_V_2018 = sub i19 %sext_ln1273_192, i19 %sext_ln1273_195"   --->   Operation 862 'sub' 'r_V_2018' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 863 [1/1] (0.00ns)   --->   "%mult_V_779 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2018, i32 5, i32 18"   --->   Operation 863 'partselect' 'mult_V_779' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 864 [1/1] (0.00ns)   --->   "%sext_ln17_689 = sext i14 %mult_V_779" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 864 'sext' 'sext_ln17_689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 865 [1/1] (0.00ns)   --->   "%shl_ln1273_150 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_189, i3 0"   --->   Operation 865 'bitconcatenate' 'shl_ln1273_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 866 [1/1] (0.00ns)   --->   "%sext_ln1273_196 = sext i19 %shl_ln1273_150"   --->   Operation 866 'sext' 'sext_ln1273_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 867 [1/1] (0.00ns)   --->   "%shl_ln1273_151 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_189, i1 0"   --->   Operation 867 'bitconcatenate' 'shl_ln1273_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 868 [1/1] (0.00ns)   --->   "%sext_ln1273_197 = sext i17 %shl_ln1273_151"   --->   Operation 868 'sext' 'sext_ln1273_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 869 [1/1] (0.00ns)   --->   "%sext_ln1273_198 = sext i17 %shl_ln1273_151"   --->   Operation 869 'sext' 'sext_ln1273_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 870 [1/1] (0.80ns)   --->   "%r_V_2019 = sub i20 %sext_ln1273_198, i20 %sext_ln1273_196"   --->   Operation 870 'sub' 'r_V_2019' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 871 [1/1] (0.00ns)   --->   "%mult_V_780 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2019, i32 5, i32 19"   --->   Operation 871 'partselect' 'mult_V_780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 872 [1/1] (0.00ns)   --->   "%sext_ln818_103 = sext i15 %mult_V_780"   --->   Operation 872 'sext' 'sext_ln818_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 873 [1/1] (0.79ns)   --->   "%r_V_2020 = sub i19 %sext_ln1273_195, i19 %sext_ln1273_192"   --->   Operation 873 'sub' 'r_V_2020' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 874 [1/1] (0.00ns)   --->   "%mult_V_781 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2020, i32 5, i32 18"   --->   Operation 874 'partselect' 'mult_V_781' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 875 [1/1] (0.00ns)   --->   "%sext_ln17_690 = sext i14 %mult_V_781" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 875 'sext' 'sext_ln17_690' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 876 [1/1] (0.80ns)   --->   "%r_V_2021 = sub i19 %r_V_2016, i19 %sext_ln1273_192"   --->   Operation 876 'sub' 'r_V_2021' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 877 [1/1] (0.00ns)   --->   "%mult_V_782 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2021, i32 5, i32 18"   --->   Operation 877 'partselect' 'mult_V_782' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 878 [1/1] (0.00ns)   --->   "%sext_ln17_691 = sext i14 %mult_V_782" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 878 'sext' 'sext_ln17_691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 879 [1/1] (0.79ns)   --->   "%r_V_2022 = sub i18 0, i18 %sext_ln1273_197"   --->   Operation 879 'sub' 'r_V_2022' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 880 [1/1] (0.00ns)   --->   "%mult_V_783 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2022, i32 5, i32 17"   --->   Operation 880 'partselect' 'mult_V_783' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 881 [1/1] (0.00ns)   --->   "%sext_ln17_692 = sext i13 %mult_V_783" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 881 'sext' 'sext_ln17_692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 882 [1/1] (0.00ns)   --->   "%sext_ln17_693 = sext i13 %mult_V_783" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 882 'sext' 'sext_ln17_693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 883 [1/1] (0.00ns)   --->   "%mult_V_784 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_189, i32 4, i32 15"   --->   Operation 883 'partselect' 'mult_V_784' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 884 [1/1] (0.00ns)   --->   "%sext_ln17_694 = sext i12 %mult_V_784" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 884 'sext' 'sext_ln17_694' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 885 [1/1] (0.00ns)   --->   "%sext_ln17_695 = sext i12 %mult_V_784" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 885 'sext' 'sext_ln17_695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 886 [1/1] (0.00ns)   --->   "%mult_V_785 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_189, i32 5, i32 15"   --->   Operation 886 'partselect' 'mult_V_785' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 887 [1/1] (0.00ns)   --->   "%sext_ln17_696 = sext i11 %mult_V_785" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 887 'sext' 'sext_ln17_696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 888 [1/1] (0.00ns)   --->   "%mult_V_786 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_189, i32 3, i32 15"   --->   Operation 888 'partselect' 'mult_V_786' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 889 [1/1] (0.00ns)   --->   "%sext_ln17_697 = sext i13 %mult_V_786" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 889 'sext' 'sext_ln17_697' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 890 [1/1] (0.00ns)   --->   "%sext_ln17_698 = sext i13 %mult_V_786" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 890 'sext' 'sext_ln17_698' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 891 [1/1] (0.00ns)   --->   "%sext_ln1273_199 = sext i16 %p_read_188"   --->   Operation 891 'sext' 'sext_ln1273_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 892 [1/1] (0.00ns)   --->   "%sext_ln1273_201 = sext i16 %p_read_188"   --->   Operation 892 'sext' 'sext_ln1273_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 893 [1/1] (0.00ns)   --->   "%sext_ln1273_202 = sext i16 %p_read_188"   --->   Operation 893 'sext' 'sext_ln1273_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 894 [1/1] (0.00ns)   --->   "%shl_ln1273_152 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_188, i3 0"   --->   Operation 894 'bitconcatenate' 'shl_ln1273_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 895 [1/1] (0.00ns)   --->   "%sext_ln1273_203 = sext i19 %shl_ln1273_152"   --->   Operation 895 'sext' 'sext_ln1273_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 896 [1/1] (0.00ns)   --->   "%shl_ln1273_153 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_188, i1 0"   --->   Operation 896 'bitconcatenate' 'shl_ln1273_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 897 [1/1] (0.00ns)   --->   "%sext_ln1273_204 = sext i17 %shl_ln1273_153"   --->   Operation 897 'sext' 'sext_ln1273_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 898 [1/1] (0.00ns)   --->   "%sext_ln1273_205 = sext i17 %shl_ln1273_153"   --->   Operation 898 'sext' 'sext_ln1273_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 899 [1/1] (0.80ns)   --->   "%r_V_2023 = sub i20 %sext_ln1273_205, i20 %sext_ln1273_203"   --->   Operation 899 'sub' 'r_V_2023' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 900 [1/1] (0.00ns)   --->   "%mult_V_787 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2023, i32 5, i32 19"   --->   Operation 900 'partselect' 'mult_V_787' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 901 [1/1] (0.00ns)   --->   "%sext_ln818_104 = sext i15 %mult_V_787"   --->   Operation 901 'sext' 'sext_ln818_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 902 [1/1] (0.00ns)   --->   "%mult_V_788 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_188, i32 5, i32 15"   --->   Operation 902 'partselect' 'mult_V_788' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 903 [1/1] (0.00ns)   --->   "%sext_ln17_699 = sext i11 %mult_V_788" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 903 'sext' 'sext_ln17_699' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 904 [1/1] (0.00ns)   --->   "%mult_V_789 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_188, i32 3, i32 15"   --->   Operation 904 'partselect' 'mult_V_789' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 905 [1/1] (0.00ns)   --->   "%sext_ln17_700 = sext i13 %mult_V_789" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 905 'sext' 'sext_ln17_700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 906 [1/1] (0.00ns)   --->   "%shl_ln1273_154 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_188, i2 0"   --->   Operation 906 'bitconcatenate' 'shl_ln1273_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 907 [1/1] (0.00ns)   --->   "%sext_ln1273_206 = sext i18 %shl_ln1273_154"   --->   Operation 907 'sext' 'sext_ln1273_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 908 [1/1] (0.79ns)   --->   "%r_V_2024 = sub i19 %sext_ln1273_206, i19 %sext_ln1273_202"   --->   Operation 908 'sub' 'r_V_2024' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 909 [1/1] (0.00ns)   --->   "%mult_V_790 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2024, i32 5, i32 18"   --->   Operation 909 'partselect' 'mult_V_790' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 910 [1/1] (0.00ns)   --->   "%sext_ln17_701 = sext i14 %mult_V_790" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 910 'sext' 'sext_ln17_701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 911 [1/1] (0.80ns)   --->   "%r_V_2025 = add i20 %sext_ln1273_203, i20 %sext_ln1273_199"   --->   Operation 911 'add' 'r_V_2025' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 912 [1/1] (0.00ns)   --->   "%mult_V_791 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2025, i32 5, i32 19"   --->   Operation 912 'partselect' 'mult_V_791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 913 [1/1] (0.00ns)   --->   "%sext_ln818_106 = sext i15 %mult_V_791"   --->   Operation 913 'sext' 'sext_ln818_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 914 [1/1] (0.79ns)   --->   "%r_V_2026 = sub i18 0, i18 %sext_ln1273_204"   --->   Operation 914 'sub' 'r_V_2026' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 915 [1/1] (0.00ns)   --->   "%mult_V_792 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2026, i32 5, i32 17"   --->   Operation 915 'partselect' 'mult_V_792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 916 [1/1] (0.00ns)   --->   "%sext_ln17_702 = sext i13 %mult_V_792" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 916 'sext' 'sext_ln17_702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 917 [1/1] (0.79ns)   --->   "%r_V_2027 = sub i19 0, i19 %sext_ln1273_206"   --->   Operation 917 'sub' 'r_V_2027' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 918 [1/1] (0.00ns)   --->   "%mult_V_793 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2027, i32 5, i32 18"   --->   Operation 918 'partselect' 'mult_V_793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 919 [1/1] (0.00ns)   --->   "%sext_ln818_107 = sext i14 %mult_V_793"   --->   Operation 919 'sext' 'sext_ln818_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 920 [1/1] (0.00ns)   --->   "%sext_ln17_703 = sext i14 %mult_V_793" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 920 'sext' 'sext_ln17_703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 921 [1/1] (0.79ns)   --->   "%r_V_2028 = sub i19 %sext_ln1273_202, i19 %sext_ln1273_206"   --->   Operation 921 'sub' 'r_V_2028' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 922 [1/1] (0.00ns)   --->   "%mult_V_794 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2028, i32 5, i32 18"   --->   Operation 922 'partselect' 'mult_V_794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 923 [1/1] (0.00ns)   --->   "%sext_ln17_704 = sext i14 %mult_V_794" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 923 'sext' 'sext_ln17_704' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 924 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_496 = sub i20 0, i20 %sext_ln1273_203"   --->   Operation 924 'sub' 'sub_ln1273_496' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 925 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2029 = sub i20 %sub_ln1273_496, i20 %sext_ln1273_199"   --->   Operation 925 'sub' 'r_V_2029' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 926 [1/1] (0.00ns)   --->   "%mult_V_795 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2029, i32 5, i32 19"   --->   Operation 926 'partselect' 'mult_V_795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 927 [1/1] (0.00ns)   --->   "%sext_ln818_109 = sext i15 %mult_V_795"   --->   Operation 927 'sext' 'sext_ln818_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 928 [1/1] (0.80ns)   --->   "%r_V_2030 = add i20 %sext_ln1273_203, i20 %sext_ln1273_205"   --->   Operation 928 'add' 'r_V_2030' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 929 [1/1] (0.00ns)   --->   "%mult_V_796 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2030, i32 5, i32 19"   --->   Operation 929 'partselect' 'mult_V_796' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 930 [1/1] (0.00ns)   --->   "%sext_ln818_110 = sext i15 %mult_V_796"   --->   Operation 930 'sext' 'sext_ln818_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 931 [1/1] (0.80ns)   --->   "%r_V_2031 = sub i20 %sext_ln1273_203, i20 %sext_ln1273_199"   --->   Operation 931 'sub' 'r_V_2031' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 932 [1/1] (0.00ns)   --->   "%mult_V_797 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2031, i32 5, i32 19"   --->   Operation 932 'partselect' 'mult_V_797' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 933 [1/1] (0.00ns)   --->   "%sext_ln818_111 = sext i15 %mult_V_797"   --->   Operation 933 'sext' 'sext_ln818_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 934 [1/1] (0.00ns)   --->   "%mult_V_798 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_188, i32 4, i32 15"   --->   Operation 934 'partselect' 'mult_V_798' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 935 [1/1] (0.00ns)   --->   "%sext_ln17_705 = sext i12 %mult_V_798" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 935 'sext' 'sext_ln17_705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 936 [1/1] (0.79ns)   --->   "%r_V_2032 = add i19 %sext_ln1273_206, i19 %sext_ln1273_202"   --->   Operation 936 'add' 'r_V_2032' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 937 [1/1] (0.00ns)   --->   "%mult_V_799 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2032, i32 5, i32 18"   --->   Operation 937 'partselect' 'mult_V_799' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 938 [1/1] (0.00ns)   --->   "%sext_ln17_706 = sext i14 %mult_V_799" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 938 'sext' 'sext_ln17_706' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 939 [1/1] (0.80ns)   --->   "%r_V_2033 = sub i19 %r_V_2027, i19 %sext_ln1273_202"   --->   Operation 939 'sub' 'r_V_2033' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 940 [1/1] (0.00ns)   --->   "%mult_V_800 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2033, i32 5, i32 18"   --->   Operation 940 'partselect' 'mult_V_800' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 941 [1/1] (0.00ns)   --->   "%sext_ln818_112 = sext i14 %mult_V_800"   --->   Operation 941 'sext' 'sext_ln818_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 942 [1/1] (0.78ns)   --->   "%r_V_2034 = sub i17 0, i17 %sext_ln1273_201"   --->   Operation 942 'sub' 'r_V_2034' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 943 [1/1] (0.00ns)   --->   "%mult_V_801 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2034, i32 5, i32 16"   --->   Operation 943 'partselect' 'mult_V_801' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 944 [1/1] (0.00ns)   --->   "%sext_ln17_707 = sext i12 %mult_V_801" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 944 'sext' 'sext_ln17_707' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 945 [1/1] (0.00ns)   --->   "%sext_ln1273_207 = sext i16 %p_read20116"   --->   Operation 945 'sext' 'sext_ln1273_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 946 [1/1] (0.00ns)   --->   "%sext_ln1273_208 = sext i16 %p_read20116"   --->   Operation 946 'sext' 'sext_ln1273_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 947 [1/1] (0.00ns)   --->   "%sext_ln1273_209 = sext i16 %p_read20116"   --->   Operation 947 'sext' 'sext_ln1273_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 948 [1/1] (0.78ns)   --->   "%r_V_2035 = sub i17 0, i17 %sext_ln1273_209"   --->   Operation 948 'sub' 'r_V_2035' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 949 [1/1] (0.00ns)   --->   "%mult_V_802 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2035, i32 5, i32 16"   --->   Operation 949 'partselect' 'mult_V_802' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 950 [1/1] (0.00ns)   --->   "%sext_ln17_708 = sext i12 %mult_V_802" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 950 'sext' 'sext_ln17_708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 951 [1/1] (0.00ns)   --->   "%sext_ln17_709 = sext i12 %mult_V_802" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 951 'sext' 'sext_ln17_709' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 952 [1/1] (0.00ns)   --->   "%mult_V_803 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read20116, i32 5, i32 15"   --->   Operation 952 'partselect' 'mult_V_803' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 953 [1/1] (0.00ns)   --->   "%sext_ln17_710 = sext i11 %mult_V_803" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 953 'sext' 'sext_ln17_710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 954 [1/1] (0.00ns)   --->   "%shl_ln1273_155 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read20116, i2 0"   --->   Operation 954 'bitconcatenate' 'shl_ln1273_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 955 [1/1] (0.00ns)   --->   "%sext_ln1273_210 = sext i18 %shl_ln1273_155"   --->   Operation 955 'sext' 'sext_ln1273_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 956 [1/1] (0.79ns)   --->   "%r_V_2036 = sub i19 %sext_ln1273_208, i19 %sext_ln1273_210"   --->   Operation 956 'sub' 'r_V_2036' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 957 [1/1] (0.00ns)   --->   "%mult_V_804 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2036, i32 5, i32 18"   --->   Operation 957 'partselect' 'mult_V_804' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 958 [1/1] (0.00ns)   --->   "%sext_ln17_711 = sext i14 %mult_V_804" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 958 'sext' 'sext_ln17_711' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 959 [1/1] (0.00ns)   --->   "%shl_ln1273_156 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read20116, i3 0"   --->   Operation 959 'bitconcatenate' 'shl_ln1273_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 960 [1/1] (0.00ns)   --->   "%sext_ln1273_211 = sext i19 %shl_ln1273_156"   --->   Operation 960 'sext' 'sext_ln1273_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 961 [1/1] (0.00ns)   --->   "%shl_ln1273_157 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read20116, i1 0"   --->   Operation 961 'bitconcatenate' 'shl_ln1273_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 962 [1/1] (0.00ns)   --->   "%sext_ln1273_212 = sext i17 %shl_ln1273_157"   --->   Operation 962 'sext' 'sext_ln1273_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 963 [1/1] (0.00ns)   --->   "%sext_ln1273_213 = sext i17 %shl_ln1273_157"   --->   Operation 963 'sext' 'sext_ln1273_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 964 [1/1] (0.80ns)   --->   "%r_V_2037 = sub i20 %sext_ln1273_211, i20 %sext_ln1273_213"   --->   Operation 964 'sub' 'r_V_2037' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 965 [1/1] (0.00ns)   --->   "%mult_V_805 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2037, i32 5, i32 19"   --->   Operation 965 'partselect' 'mult_V_805' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 966 [1/1] (0.00ns)   --->   "%sext_ln818_114 = sext i15 %mult_V_805"   --->   Operation 966 'sext' 'sext_ln818_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 967 [1/1] (0.79ns)   --->   "%r_V_2038 = sub i18 0, i18 %sext_ln1273_212"   --->   Operation 967 'sub' 'r_V_2038' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 968 [1/1] (0.00ns)   --->   "%mult_V_806 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2038, i32 5, i32 17"   --->   Operation 968 'partselect' 'mult_V_806' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 969 [1/1] (0.00ns)   --->   "%sext_ln17_712 = sext i13 %mult_V_806" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 969 'sext' 'sext_ln17_712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 970 [1/1] (0.80ns)   --->   "%r_V_2039 = sub i20 %sext_ln1273_211, i20 %sext_ln1273_207"   --->   Operation 970 'sub' 'r_V_2039' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 971 [1/1] (0.00ns)   --->   "%mult_V_807 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2039, i32 5, i32 19"   --->   Operation 971 'partselect' 'mult_V_807' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 972 [1/1] (0.00ns)   --->   "%sext_ln818_115 = sext i15 %mult_V_807"   --->   Operation 972 'sext' 'sext_ln818_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 973 [1/1] (0.00ns)   --->   "%sext_ln1273_215 = sext i16 %p_read_187"   --->   Operation 973 'sext' 'sext_ln1273_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 974 [1/1] (0.00ns)   --->   "%shl_ln1273_158 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_187, i3 0"   --->   Operation 974 'bitconcatenate' 'shl_ln1273_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 975 [1/1] (0.00ns)   --->   "%sext_ln1273_216 = sext i19 %shl_ln1273_158"   --->   Operation 975 'sext' 'sext_ln1273_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 976 [1/1] (0.00ns)   --->   "%shl_ln1273_159 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_187, i1 0"   --->   Operation 976 'bitconcatenate' 'shl_ln1273_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 977 [1/1] (0.00ns)   --->   "%sext_ln1273_217 = sext i17 %shl_ln1273_159"   --->   Operation 977 'sext' 'sext_ln1273_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 978 [1/1] (0.00ns)   --->   "%sext_ln1273_218 = sext i17 %shl_ln1273_159"   --->   Operation 978 'sext' 'sext_ln1273_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 979 [1/1] (0.80ns)   --->   "%r_V_2040 = sub i20 %sext_ln1273_218, i20 %sext_ln1273_216"   --->   Operation 979 'sub' 'r_V_2040' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 980 [1/1] (0.00ns)   --->   "%mult_V_808 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2040, i32 5, i32 19"   --->   Operation 980 'partselect' 'mult_V_808' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 981 [1/1] (0.00ns)   --->   "%sext_ln818_116 = sext i15 %mult_V_808"   --->   Operation 981 'sext' 'sext_ln818_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 982 [1/1] (0.00ns)   --->   "%shl_ln1273_160 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_187, i2 0"   --->   Operation 982 'bitconcatenate' 'shl_ln1273_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 983 [1/1] (0.00ns)   --->   "%sext_ln1273_219 = sext i18 %shl_ln1273_160"   --->   Operation 983 'sext' 'sext_ln1273_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 984 [1/1] (0.79ns)   --->   "%r_V_2041 = sub i19 %sext_ln1273_219, i19 %sext_ln1273_215"   --->   Operation 984 'sub' 'r_V_2041' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 985 [1/1] (0.00ns)   --->   "%mult_V_809 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2041, i32 5, i32 18"   --->   Operation 985 'partselect' 'mult_V_809' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 986 [1/1] (0.00ns)   --->   "%sext_ln17_713 = sext i14 %mult_V_809" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 986 'sext' 'sext_ln17_713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 987 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_507 = sub i19 0, i19 %sext_ln1273_219"   --->   Operation 987 'sub' 'sub_ln1273_507' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 988 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2042 = sub i19 %sub_ln1273_507, i19 %sext_ln1273_215"   --->   Operation 988 'sub' 'r_V_2042' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 989 [1/1] (0.00ns)   --->   "%mult_V_810 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2042, i32 5, i32 18"   --->   Operation 989 'partselect' 'mult_V_810' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 990 [1/1] (0.00ns)   --->   "%sext_ln818_117 = sext i14 %mult_V_810"   --->   Operation 990 'sext' 'sext_ln818_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 991 [1/1] (0.00ns)   --->   "%sext_ln17_714 = sext i14 %mult_V_810" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 991 'sext' 'sext_ln17_714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 992 [1/1] (0.00ns)   --->   "%mult_V_811 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_187, i32 5, i32 15"   --->   Operation 992 'partselect' 'mult_V_811' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 993 [1/1] (0.00ns)   --->   "%sext_ln17_715 = sext i11 %mult_V_811" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 993 'sext' 'sext_ln17_715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 994 [1/1] (0.80ns)   --->   "%r_V_2043 = sub i20 %sext_ln1273_216, i20 %sext_ln1273_218"   --->   Operation 994 'sub' 'r_V_2043' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 995 [1/1] (0.00ns)   --->   "%mult_V_812 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2043, i32 5, i32 19"   --->   Operation 995 'partselect' 'mult_V_812' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 996 [1/1] (0.00ns)   --->   "%sext_ln818_118 = sext i15 %mult_V_812"   --->   Operation 996 'sext' 'sext_ln818_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 997 [1/1] (0.79ns)   --->   "%r_V_2044 = add i19 %sext_ln1273_219, i19 %sext_ln1273_215"   --->   Operation 997 'add' 'r_V_2044' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 998 [1/1] (0.00ns)   --->   "%mult_V_813 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2044, i32 5, i32 18"   --->   Operation 998 'partselect' 'mult_V_813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 999 [1/1] (0.00ns)   --->   "%sext_ln17_716 = sext i14 %mult_V_813" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 999 'sext' 'sext_ln17_716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1000 [1/1] (0.00ns)   --->   "%mult_V_814 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_187, i32 4, i32 15"   --->   Operation 1000 'partselect' 'mult_V_814' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1001 [1/1] (0.00ns)   --->   "%sext_ln17_717 = sext i12 %mult_V_814" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1001 'sext' 'sext_ln17_717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1002 [1/1] (0.00ns)   --->   "%sext_ln17_718 = sext i12 %mult_V_814" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1002 'sext' 'sext_ln17_718' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1003 [1/1] (0.79ns)   --->   "%r_V_2045 = sub i19 %sext_ln1273_215, i19 %sext_ln1273_219"   --->   Operation 1003 'sub' 'r_V_2045' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1004 [1/1] (0.00ns)   --->   "%mult_V_815 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2045, i32 5, i32 18"   --->   Operation 1004 'partselect' 'mult_V_815' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1005 [1/1] (0.00ns)   --->   "%sext_ln17_719 = sext i14 %mult_V_815" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1005 'sext' 'sext_ln17_719' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1006 [1/1] (0.79ns)   --->   "%r_V_2046 = sub i18 0, i18 %sext_ln1273_217"   --->   Operation 1006 'sub' 'r_V_2046' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1007 [1/1] (0.00ns)   --->   "%mult_V_816 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2046, i32 5, i32 17"   --->   Operation 1007 'partselect' 'mult_V_816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1008 [1/1] (0.00ns)   --->   "%sext_ln17_720 = sext i13 %mult_V_816" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1008 'sext' 'sext_ln17_720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1009 [1/1] (0.00ns)   --->   "%sext_ln1273_220 = sext i16 %p_read_186"   --->   Operation 1009 'sext' 'sext_ln1273_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1010 [1/1] (0.00ns)   --->   "%sext_ln1273_221 = sext i16 %p_read_186"   --->   Operation 1010 'sext' 'sext_ln1273_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1011 [1/1] (0.00ns)   --->   "%sext_ln1273_222 = sext i16 %p_read_186"   --->   Operation 1011 'sext' 'sext_ln1273_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1012 [1/1] (0.00ns)   --->   "%shl_ln1273_161 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_186, i2 0"   --->   Operation 1012 'bitconcatenate' 'shl_ln1273_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1013 [1/1] (0.00ns)   --->   "%sext_ln1273_223 = sext i18 %shl_ln1273_161"   --->   Operation 1013 'sext' 'sext_ln1273_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1014 [1/1] (0.79ns)   --->   "%r_V_2052 = sub i19 0, i19 %sext_ln1273_223"   --->   Operation 1014 'sub' 'r_V_2052' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1015 [1/1] (0.80ns)   --->   "%r_V_2047 = sub i19 %r_V_2052, i19 %sext_ln1273_222"   --->   Operation 1015 'sub' 'r_V_2047' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1016 [1/1] (0.00ns)   --->   "%mult_V_817 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2047, i32 5, i32 18"   --->   Operation 1016 'partselect' 'mult_V_817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1017 [1/1] (0.00ns)   --->   "%sext_ln17_721 = sext i14 %mult_V_817" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1017 'sext' 'sext_ln17_721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1018 [1/1] (0.79ns)   --->   "%r_V_2048 = sub i19 %sext_ln1273_223, i19 %sext_ln1273_222"   --->   Operation 1018 'sub' 'r_V_2048' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1019 [1/1] (0.00ns)   --->   "%mult_V_818 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2048, i32 5, i32 18"   --->   Operation 1019 'partselect' 'mult_V_818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1020 [1/1] (0.00ns)   --->   "%sext_ln818_119 = sext i14 %mult_V_818"   --->   Operation 1020 'sext' 'sext_ln818_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1021 [1/1] (0.00ns)   --->   "%sext_ln17_722 = sext i14 %mult_V_818" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1021 'sext' 'sext_ln17_722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1022 [1/1] (0.00ns)   --->   "%shl_ln1273_162 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_186, i3 0"   --->   Operation 1022 'bitconcatenate' 'shl_ln1273_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1023 [1/1] (0.00ns)   --->   "%sext_ln1273_225 = sext i19 %shl_ln1273_162"   --->   Operation 1023 'sext' 'sext_ln1273_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1024 [1/1] (0.00ns)   --->   "%shl_ln1273_163 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_186, i1 0"   --->   Operation 1024 'bitconcatenate' 'shl_ln1273_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1025 [1/1] (0.00ns)   --->   "%sext_ln1273_226 = sext i17 %shl_ln1273_163"   --->   Operation 1025 'sext' 'sext_ln1273_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1026 [1/1] (0.00ns)   --->   "%sext_ln1273_227 = sext i17 %shl_ln1273_163"   --->   Operation 1026 'sext' 'sext_ln1273_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1027 [1/1] (0.80ns)   --->   "%r_V_2049 = sub i20 %sext_ln1273_227, i20 %sext_ln1273_225"   --->   Operation 1027 'sub' 'r_V_2049' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1028 [1/1] (0.00ns)   --->   "%mult_V_819 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2049, i32 5, i32 19"   --->   Operation 1028 'partselect' 'mult_V_819' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1029 [1/1] (0.00ns)   --->   "%sext_ln818_120 = sext i15 %mult_V_819"   --->   Operation 1029 'sext' 'sext_ln818_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1030 [1/1] (0.00ns)   --->   "%mult_V_820 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_186, i32 4, i32 15"   --->   Operation 1030 'partselect' 'mult_V_820' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1031 [1/1] (0.00ns)   --->   "%sext_ln17_723 = sext i12 %mult_V_820" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1031 'sext' 'sext_ln17_723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1032 [1/1] (0.00ns)   --->   "%sext_ln17_724 = sext i12 %mult_V_820" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1032 'sext' 'sext_ln17_724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1033 [1/1] (0.80ns)   --->   "%r_V_2050 = sub i20 %sext_ln1273_225, i20 %sext_ln1273_220"   --->   Operation 1033 'sub' 'r_V_2050' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1034 [1/1] (0.00ns)   --->   "%mult_V_821 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2050, i32 5, i32 19"   --->   Operation 1034 'partselect' 'mult_V_821' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1035 [1/1] (0.00ns)   --->   "%sext_ln818_121 = sext i15 %mult_V_821"   --->   Operation 1035 'sext' 'sext_ln818_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1036 [1/1] (0.79ns)   --->   "%r_V_2051 = add i19 %sext_ln1273_223, i19 %sext_ln1273_222"   --->   Operation 1036 'add' 'r_V_2051' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1037 [1/1] (0.00ns)   --->   "%mult_V_822 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2051, i32 5, i32 18"   --->   Operation 1037 'partselect' 'mult_V_822' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1038 [1/1] (0.00ns)   --->   "%sext_ln17_725 = sext i14 %mult_V_822" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1038 'sext' 'sext_ln17_725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1039 [1/1] (0.00ns)   --->   "%mult_V_823 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2052, i32 5, i32 18"   --->   Operation 1039 'partselect' 'mult_V_823' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1040 [1/1] (0.00ns)   --->   "%sext_ln17_726 = sext i14 %mult_V_823" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1040 'sext' 'sext_ln17_726' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1041 [1/1] (0.00ns)   --->   "%mult_V_824 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_186, i32 3, i32 15"   --->   Operation 1041 'partselect' 'mult_V_824' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1042 [1/1] (0.00ns)   --->   "%sext_ln17_727 = sext i13 %mult_V_824" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1042 'sext' 'sext_ln17_727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1043 [1/1] (0.79ns)   --->   "%r_V_2053 = sub i18 0, i18 %sext_ln1273_226"   --->   Operation 1043 'sub' 'r_V_2053' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1044 [1/1] (0.00ns)   --->   "%mult_V_825 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2053, i32 5, i32 17"   --->   Operation 1044 'partselect' 'mult_V_825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1045 [1/1] (0.00ns)   --->   "%sext_ln17_728 = sext i13 %mult_V_825" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1045 'sext' 'sext_ln17_728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1046 [1/1] (0.00ns)   --->   "%mult_V_826 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_186, i32 5, i32 15"   --->   Operation 1046 'partselect' 'mult_V_826' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1047 [1/1] (0.00ns)   --->   "%sext_ln17_729 = sext i11 %mult_V_826" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1047 'sext' 'sext_ln17_729' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1048 [1/1] (0.78ns)   --->   "%r_V_2054 = sub i17 0, i17 %sext_ln1273_221"   --->   Operation 1048 'sub' 'r_V_2054' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1049 [1/1] (0.00ns)   --->   "%mult_V_827 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2054, i32 5, i32 16"   --->   Operation 1049 'partselect' 'mult_V_827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1050 [1/1] (0.00ns)   --->   "%sext_ln17_730 = sext i12 %mult_V_827" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1050 'sext' 'sext_ln17_730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1051 [1/1] (0.00ns)   --->   "%sext_ln818_123 = sext i16 %p_read_185"   --->   Operation 1051 'sext' 'sext_ln818_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1052 [1/1] (0.00ns)   --->   "%sext_ln818_124 = sext i16 %p_read_185"   --->   Operation 1052 'sext' 'sext_ln818_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1053 [1/1] (0.00ns)   --->   "%mult_V_828 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_185, i32 3, i32 15"   --->   Operation 1053 'partselect' 'mult_V_828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1054 [1/1] (0.00ns)   --->   "%sext_ln17_731 = sext i13 %mult_V_828" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1054 'sext' 'sext_ln17_731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1055 [1/1] (0.00ns)   --->   "%sext_ln17_732 = sext i13 %mult_V_828" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1055 'sext' 'sext_ln17_732' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1056 [1/1] (0.00ns)   --->   "%shl_ln1273_164 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_185, i2 0"   --->   Operation 1056 'bitconcatenate' 'shl_ln1273_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1057 [1/1] (0.00ns)   --->   "%sext_ln1273_228 = sext i18 %shl_ln1273_164"   --->   Operation 1057 'sext' 'sext_ln1273_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1058 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_518 = sub i19 0, i19 %sext_ln1273_228"   --->   Operation 1058 'sub' 'sub_ln1273_518' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1059 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2055 = sub i19 %sub_ln1273_518, i19 %sext_ln818_124"   --->   Operation 1059 'sub' 'r_V_2055' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1060 [1/1] (0.00ns)   --->   "%mult_V_829 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2055, i32 5, i32 18"   --->   Operation 1060 'partselect' 'mult_V_829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1061 [1/1] (0.00ns)   --->   "%mult_V_830 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_185, i32 4, i32 15"   --->   Operation 1061 'partselect' 'mult_V_830' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1062 [1/1] (0.00ns)   --->   "%sext_ln17_733 = sext i12 %mult_V_830" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1062 'sext' 'sext_ln17_733' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1063 [1/1] (0.79ns)   --->   "%r_V_2056 = sub i19 %sext_ln1273_228, i19 %sext_ln818_124"   --->   Operation 1063 'sub' 'r_V_2056' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1064 [1/1] (0.00ns)   --->   "%mult_V_831 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2056, i32 5, i32 18"   --->   Operation 1064 'partselect' 'mult_V_831' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1065 [1/1] (0.00ns)   --->   "%sext_ln818_126 = sext i14 %mult_V_831"   --->   Operation 1065 'sext' 'sext_ln818_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1066 [1/1] (0.00ns)   --->   "%sext_ln17_734 = sext i14 %mult_V_831" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1066 'sext' 'sext_ln17_734' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1067 [1/1] (0.00ns)   --->   "%mult_V_832 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_185, i32 5, i32 15"   --->   Operation 1067 'partselect' 'mult_V_832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1068 [1/1] (0.00ns)   --->   "%sext_ln17_735 = sext i11 %mult_V_832" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1068 'sext' 'sext_ln17_735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1069 [1/1] (0.79ns)   --->   "%r_V_2057 = sub i19 %sext_ln818_124, i19 %sext_ln1273_228"   --->   Operation 1069 'sub' 'r_V_2057' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1070 [1/1] (0.00ns)   --->   "%mult_V_833 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2057, i32 5, i32 18"   --->   Operation 1070 'partselect' 'mult_V_833' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1071 [1/1] (0.00ns)   --->   "%sext_ln17_736 = sext i14 %mult_V_833" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1071 'sext' 'sext_ln17_736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1072 [1/1] (0.00ns)   --->   "%shl_ln1273_165 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_185, i1 0"   --->   Operation 1072 'bitconcatenate' 'shl_ln1273_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1073 [1/1] (0.00ns)   --->   "%sext_ln1273_229 = sext i17 %shl_ln1273_165"   --->   Operation 1073 'sext' 'sext_ln1273_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1074 [1/1] (0.00ns)   --->   "%sext_ln1273_230 = sext i17 %shl_ln1273_165"   --->   Operation 1074 'sext' 'sext_ln1273_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1075 [1/1] (0.79ns)   --->   "%r_V_2058 = sub i18 0, i18 %sext_ln1273_230"   --->   Operation 1075 'sub' 'r_V_2058' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1076 [1/1] (0.00ns)   --->   "%mult_V_834 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2058, i32 5, i32 17"   --->   Operation 1076 'partselect' 'mult_V_834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1077 [1/1] (0.00ns)   --->   "%sext_ln17_737 = sext i13 %mult_V_834" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1077 'sext' 'sext_ln17_737' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1078 [1/1] (0.00ns)   --->   "%sext_ln17_738 = sext i13 %mult_V_834" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1078 'sext' 'sext_ln17_738' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1079 [1/1] (0.78ns)   --->   "%r_V_2059 = sub i17 0, i17 %sext_ln818_123"   --->   Operation 1079 'sub' 'r_V_2059' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1080 [1/1] (0.00ns)   --->   "%mult_V_835 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2059, i32 5, i32 16"   --->   Operation 1080 'partselect' 'mult_V_835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1081 [1/1] (0.00ns)   --->   "%sext_ln17_739 = sext i12 %mult_V_835" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1081 'sext' 'sext_ln17_739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1082 [1/1] (0.00ns)   --->   "%shl_ln1273_166 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_185, i3 0"   --->   Operation 1082 'bitconcatenate' 'shl_ln1273_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1083 [1/1] (0.00ns)   --->   "%sext_ln1273_231 = sext i19 %shl_ln1273_166"   --->   Operation 1083 'sext' 'sext_ln1273_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1084 [1/1] (0.80ns)   --->   "%r_V_2060 = sub i20 %sext_ln1273_231, i20 %sext_ln1273_229"   --->   Operation 1084 'sub' 'r_V_2060' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1085 [1/1] (0.00ns)   --->   "%mult_V_836 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2060, i32 5, i32 19"   --->   Operation 1085 'partselect' 'mult_V_836' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1086 [1/1] (0.00ns)   --->   "%sext_ln818_128 = sext i15 %mult_V_836"   --->   Operation 1086 'sext' 'sext_ln818_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1087 [1/1] (0.00ns)   --->   "%sext_ln1273_232 = sext i16 %p_read_184"   --->   Operation 1087 'sext' 'sext_ln1273_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1088 [1/1] (0.00ns)   --->   "%sext_ln1273_234 = sext i16 %p_read_184"   --->   Operation 1088 'sext' 'sext_ln1273_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1089 [1/1] (0.00ns)   --->   "%sext_ln1273_235 = sext i16 %p_read_184"   --->   Operation 1089 'sext' 'sext_ln1273_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1090 [1/1] (0.00ns)   --->   "%shl_ln1273_167 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_184, i3 0"   --->   Operation 1090 'bitconcatenate' 'shl_ln1273_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1091 [1/1] (0.00ns)   --->   "%sext_ln1273_236 = sext i19 %shl_ln1273_167"   --->   Operation 1091 'sext' 'sext_ln1273_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1092 [1/1] (0.80ns)   --->   "%r_V_2061 = sub i20 %sext_ln1273_236, i20 %sext_ln1273_234"   --->   Operation 1092 'sub' 'r_V_2061' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1093 [1/1] (0.00ns)   --->   "%mult_V_837 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2061, i32 5, i32 19"   --->   Operation 1093 'partselect' 'mult_V_837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1094 [1/1] (0.00ns)   --->   "%sext_ln818_129 = sext i15 %mult_V_837"   --->   Operation 1094 'sext' 'sext_ln818_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1095 [1/1] (0.00ns)   --->   "%shl_ln1273_168 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_184, i2 0"   --->   Operation 1095 'bitconcatenate' 'shl_ln1273_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1096 [1/1] (0.00ns)   --->   "%sext_ln1273_237 = sext i18 %shl_ln1273_168"   --->   Operation 1096 'sext' 'sext_ln1273_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1097 [1/1] (0.79ns)   --->   "%r_V_2062 = add i19 %sext_ln1273_237, i19 %sext_ln1273_235"   --->   Operation 1097 'add' 'r_V_2062' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1098 [1/1] (0.00ns)   --->   "%mult_V_838 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2062, i32 5, i32 18"   --->   Operation 1098 'partselect' 'mult_V_838' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1099 [1/1] (0.00ns)   --->   "%sext_ln17_740 = sext i14 %mult_V_838" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1099 'sext' 'sext_ln17_740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1100 [1/1] (0.00ns)   --->   "%shl_ln1273_169 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_184, i1 0"   --->   Operation 1100 'bitconcatenate' 'shl_ln1273_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1101 [1/1] (0.00ns)   --->   "%sext_ln1273_238 = sext i17 %shl_ln1273_169"   --->   Operation 1101 'sext' 'sext_ln1273_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1102 [1/1] (0.00ns)   --->   "%sext_ln1273_239 = sext i17 %shl_ln1273_169"   --->   Operation 1102 'sext' 'sext_ln1273_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1103 [1/1] (0.80ns)   --->   "%r_V_2063 = sub i20 %sext_ln1273_236, i20 %sext_ln1273_239"   --->   Operation 1103 'sub' 'r_V_2063' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1104 [1/1] (0.00ns)   --->   "%mult_V_839 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2063, i32 5, i32 19"   --->   Operation 1104 'partselect' 'mult_V_839' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1105 [1/1] (0.00ns)   --->   "%sext_ln818_130 = sext i15 %mult_V_839"   --->   Operation 1105 'sext' 'sext_ln818_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1106 [1/1] (0.79ns)   --->   "%r_V_2064 = sub i18 0, i18 %sext_ln1273_238"   --->   Operation 1106 'sub' 'r_V_2064' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1107 [1/1] (0.00ns)   --->   "%mult_V_840 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2064, i32 5, i32 17"   --->   Operation 1107 'partselect' 'mult_V_840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1108 [1/1] (0.00ns)   --->   "%sext_ln17_741 = sext i13 %mult_V_840" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1108 'sext' 'sext_ln17_741' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1109 [1/1] (0.00ns)   --->   "%sext_ln17_742 = sext i13 %mult_V_840" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1109 'sext' 'sext_ln17_742' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1110 [1/1] (0.79ns)   --->   "%r_V_2065 = sub i19 %sext_ln1273_235, i19 %sext_ln1273_237"   --->   Operation 1110 'sub' 'r_V_2065' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1111 [1/1] (0.00ns)   --->   "%mult_V_841 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2065, i32 5, i32 18"   --->   Operation 1111 'partselect' 'mult_V_841' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1112 [1/1] (0.00ns)   --->   "%sext_ln17_743 = sext i14 %mult_V_841" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1112 'sext' 'sext_ln17_743' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1113 [1/1] (0.79ns)   --->   "%r_V_2066 = sub i19 0, i19 %sext_ln1273_237"   --->   Operation 1113 'sub' 'r_V_2066' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1114 [1/1] (0.00ns)   --->   "%mult_V_842 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2066, i32 5, i32 18"   --->   Operation 1114 'partselect' 'mult_V_842' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1115 [1/1] (0.00ns)   --->   "%sext_ln17_744 = sext i14 %mult_V_842" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1115 'sext' 'sext_ln17_744' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1116 [1/1] (0.00ns)   --->   "%mult_V_843 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_184, i32 4, i32 15"   --->   Operation 1116 'partselect' 'mult_V_843' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1117 [1/1] (0.00ns)   --->   "%sext_ln17_745 = sext i12 %mult_V_843" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1117 'sext' 'sext_ln17_745' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1118 [1/1] (0.00ns)   --->   "%sext_ln17_746 = sext i12 %mult_V_843" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1118 'sext' 'sext_ln17_746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1119 [1/1] (0.79ns)   --->   "%r_V_2067 = sub i19 %sext_ln1273_237, i19 %sext_ln1273_235"   --->   Operation 1119 'sub' 'r_V_2067' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1120 [1/1] (0.00ns)   --->   "%mult_V_844 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2067, i32 5, i32 18"   --->   Operation 1120 'partselect' 'mult_V_844' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1121 [1/1] (0.00ns)   --->   "%sext_ln17_747 = sext i14 %mult_V_844" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1121 'sext' 'sext_ln17_747' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1122 [1/1] (0.00ns)   --->   "%mult_V_845 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_184, i32 3, i32 15"   --->   Operation 1122 'partselect' 'mult_V_845' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1123 [1/1] (0.00ns)   --->   "%sext_ln17_748 = sext i13 %mult_V_845" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1123 'sext' 'sext_ln17_748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1124 [1/1] (0.00ns)   --->   "%mult_V_846 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_184, i32 5, i32 15"   --->   Operation 1124 'partselect' 'mult_V_846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1125 [1/1] (0.00ns)   --->   "%sext_ln17_749 = sext i11 %mult_V_846" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1125 'sext' 'sext_ln17_749' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1126 [1/1] (0.00ns)   --->   "%mult_V_847 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %p_read_184, i32 2, i32 15"   --->   Operation 1126 'partselect' 'mult_V_847' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1127 [1/1] (0.00ns)   --->   "%sext_ln17_750 = sext i14 %mult_V_847" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1127 'sext' 'sext_ln17_750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1128 [1/1] (0.78ns)   --->   "%r_V_2068 = sub i17 0, i17 %sext_ln1273_232"   --->   Operation 1128 'sub' 'r_V_2068' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1129 [1/1] (0.00ns)   --->   "%mult_V_848 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2068, i32 5, i32 16"   --->   Operation 1129 'partselect' 'mult_V_848' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1130 [1/1] (0.00ns)   --->   "%sext_ln17_751 = sext i12 %mult_V_848" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1130 'sext' 'sext_ln17_751' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1131 [1/1] (0.80ns)   --->   "%r_V_2069 = sub i20 %sext_ln1273_234, i20 %sext_ln1273_236"   --->   Operation 1131 'sub' 'r_V_2069' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1132 [1/1] (0.00ns)   --->   "%mult_V_849 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2069, i32 5, i32 19"   --->   Operation 1132 'partselect' 'mult_V_849' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1133 [1/1] (0.00ns)   --->   "%sext_ln818_133 = sext i15 %mult_V_849"   --->   Operation 1133 'sext' 'sext_ln818_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1134 [1/1] (0.00ns)   --->   "%sext_ln818_134 = sext i16 %p_read_183"   --->   Operation 1134 'sext' 'sext_ln818_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1135 [1/1] (0.00ns)   --->   "%sext_ln818_135 = sext i16 %p_read_183"   --->   Operation 1135 'sext' 'sext_ln818_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1136 [1/1] (0.00ns)   --->   "%sext_ln818_136 = sext i16 %p_read_183"   --->   Operation 1136 'sext' 'sext_ln818_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1137 [1/1] (0.00ns)   --->   "%mult_V_850 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_183, i32 3, i32 15"   --->   Operation 1137 'partselect' 'mult_V_850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1138 [1/1] (0.00ns)   --->   "%sext_ln17_752 = sext i13 %mult_V_850" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1138 'sext' 'sext_ln17_752' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1139 [1/1] (0.00ns)   --->   "%shl_ln1273_170 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_183, i3 0"   --->   Operation 1139 'bitconcatenate' 'shl_ln1273_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1140 [1/1] (0.00ns)   --->   "%sext_ln1273_240 = sext i19 %shl_ln1273_170"   --->   Operation 1140 'sext' 'sext_ln1273_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1141 [1/1] (0.80ns)   --->   "%r_V_2070 = add i20 %sext_ln1273_240, i20 %sext_ln818_135"   --->   Operation 1141 'add' 'r_V_2070' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1142 [1/1] (0.00ns)   --->   "%mult_V_851 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2070, i32 5, i32 19"   --->   Operation 1142 'partselect' 'mult_V_851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1143 [1/1] (0.00ns)   --->   "%sext_ln818_137 = sext i15 %mult_V_851"   --->   Operation 1143 'sext' 'sext_ln818_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1144 [1/1] (0.00ns)   --->   "%mult_V_852 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_183, i32 5, i32 15"   --->   Operation 1144 'partselect' 'mult_V_852' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1145 [1/1] (0.00ns)   --->   "%sext_ln17_753 = sext i11 %mult_V_852" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1145 'sext' 'sext_ln17_753' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1146 [1/1] (0.00ns)   --->   "%shl_ln1273_171 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_183, i1 0"   --->   Operation 1146 'bitconcatenate' 'shl_ln1273_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1147 [1/1] (0.00ns)   --->   "%sext_ln1273_241 = sext i17 %shl_ln1273_171"   --->   Operation 1147 'sext' 'sext_ln1273_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1148 [1/1] (0.00ns)   --->   "%sext_ln1273_242 = sext i17 %shl_ln1273_171"   --->   Operation 1148 'sext' 'sext_ln1273_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1149 [1/1] (0.80ns)   --->   "%r_V_2071 = sub i20 %sext_ln1273_242, i20 %sext_ln1273_240"   --->   Operation 1149 'sub' 'r_V_2071' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1150 [1/1] (0.00ns)   --->   "%mult_V_853 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2071, i32 5, i32 19"   --->   Operation 1150 'partselect' 'mult_V_853' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1151 [1/1] (0.00ns)   --->   "%sext_ln818_138 = sext i15 %mult_V_853"   --->   Operation 1151 'sext' 'sext_ln818_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1152 [1/1] (0.00ns)   --->   "%shl_ln1273_172 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_183, i2 0"   --->   Operation 1152 'bitconcatenate' 'shl_ln1273_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1153 [1/1] (0.00ns)   --->   "%sext_ln1273_243 = sext i18 %shl_ln1273_172"   --->   Operation 1153 'sext' 'sext_ln1273_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1154 [1/1] (0.79ns)   --->   "%r_V_2074 = sub i19 0, i19 %sext_ln1273_243"   --->   Operation 1154 'sub' 'r_V_2074' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1155 [1/1] (0.80ns)   --->   "%r_V_2072 = sub i19 %r_V_2074, i19 %sext_ln818_136"   --->   Operation 1155 'sub' 'r_V_2072' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1156 [1/1] (0.00ns)   --->   "%mult_V_854 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2072, i32 5, i32 18"   --->   Operation 1156 'partselect' 'mult_V_854' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1157 [1/1] (0.00ns)   --->   "%sext_ln818_139 = sext i14 %mult_V_854"   --->   Operation 1157 'sext' 'sext_ln818_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1158 [1/1] (0.00ns)   --->   "%sext_ln17_754 = sext i14 %mult_V_854" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1158 'sext' 'sext_ln17_754' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1159 [1/1] (0.79ns)   --->   "%r_V_2073 = sub i19 %sext_ln1273_243, i19 %sext_ln818_136"   --->   Operation 1159 'sub' 'r_V_2073' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1160 [1/1] (0.00ns)   --->   "%mult_V_855 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2073, i32 5, i32 18"   --->   Operation 1160 'partselect' 'mult_V_855' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1161 [1/1] (0.00ns)   --->   "%sext_ln17_755 = sext i14 %mult_V_855" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1161 'sext' 'sext_ln17_755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1162 [1/1] (0.00ns)   --->   "%mult_V_856 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2074, i32 5, i32 18"   --->   Operation 1162 'partselect' 'mult_V_856' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1163 [1/1] (0.00ns)   --->   "%sext_ln17_756 = sext i14 %mult_V_856" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1163 'sext' 'sext_ln17_756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1164 [1/1] (0.78ns)   --->   "%r_V_2075 = sub i17 0, i17 %sext_ln818_134"   --->   Operation 1164 'sub' 'r_V_2075' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1165 [1/1] (0.00ns)   --->   "%mult_V_857 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2075, i32 5, i32 16"   --->   Operation 1165 'partselect' 'mult_V_857' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1166 [1/1] (0.00ns)   --->   "%sext_ln17_757 = sext i12 %mult_V_857" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1166 'sext' 'sext_ln17_757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1167 [1/1] (0.79ns)   --->   "%r_V_2076 = sub i18 0, i18 %sext_ln1273_241"   --->   Operation 1167 'sub' 'r_V_2076' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1168 [1/1] (0.00ns)   --->   "%mult_V_858 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2076, i32 5, i32 17"   --->   Operation 1168 'partselect' 'mult_V_858' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1169 [1/1] (0.00ns)   --->   "%sext_ln17_758 = sext i13 %mult_V_858" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1169 'sext' 'sext_ln17_758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1170 [1/1] (0.79ns)   --->   "%r_V_2077 = sub i19 %sext_ln818_136, i19 %sext_ln1273_243"   --->   Operation 1170 'sub' 'r_V_2077' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1171 [1/1] (0.00ns)   --->   "%mult_V_859 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2077, i32 5, i32 18"   --->   Operation 1171 'partselect' 'mult_V_859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1172 [1/1] (0.00ns)   --->   "%sext_ln17_759 = sext i14 %mult_V_859" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1172 'sext' 'sext_ln17_759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1173 [1/1] (0.79ns)   --->   "%r_V_2078 = add i19 %sext_ln1273_243, i19 %sext_ln818_136"   --->   Operation 1173 'add' 'r_V_2078' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1174 [1/1] (0.00ns)   --->   "%mult_V_860 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2078, i32 5, i32 18"   --->   Operation 1174 'partselect' 'mult_V_860' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1175 [1/1] (0.00ns)   --->   "%sext_ln818_141 = sext i14 %mult_V_860"   --->   Operation 1175 'sext' 'sext_ln818_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1176 [1/1] (0.00ns)   --->   "%mult_V_861 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_183, i32 4, i32 15"   --->   Operation 1176 'partselect' 'mult_V_861' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1177 [1/1] (0.00ns)   --->   "%sext_ln17_760 = sext i12 %mult_V_861" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1177 'sext' 'sext_ln17_760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1178 [1/1] (0.00ns)   --->   "%sext_ln1273_245 = sext i16 %p_read_182"   --->   Operation 1178 'sext' 'sext_ln1273_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1179 [1/1] (0.00ns)   --->   "%sext_ln1273_246 = sext i16 %p_read_182"   --->   Operation 1179 'sext' 'sext_ln1273_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1180 [1/1] (0.00ns)   --->   "%shl_ln1273_173 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_182, i2 0"   --->   Operation 1180 'bitconcatenate' 'shl_ln1273_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1181 [1/1] (0.00ns)   --->   "%sext_ln1273_248 = sext i18 %shl_ln1273_173"   --->   Operation 1181 'sext' 'sext_ln1273_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1182 [1/1] (0.79ns)   --->   "%r_V_2079 = add i19 %sext_ln1273_248, i19 %sext_ln1273_246"   --->   Operation 1182 'add' 'r_V_2079' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1183 [1/1] (0.00ns)   --->   "%mult_V_862 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2079, i32 5, i32 18"   --->   Operation 1183 'partselect' 'mult_V_862' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1184 [1/1] (0.00ns)   --->   "%sext_ln17_761 = sext i14 %mult_V_862" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1184 'sext' 'sext_ln17_761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1185 [1/1] (0.79ns)   --->   "%r_V_2080 = sub i19 %sext_ln1273_246, i19 %sext_ln1273_248"   --->   Operation 1185 'sub' 'r_V_2080' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1186 [1/1] (0.00ns)   --->   "%mult_V_863 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2080, i32 5, i32 18"   --->   Operation 1186 'partselect' 'mult_V_863' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1187 [1/1] (0.00ns)   --->   "%sext_ln17_762 = sext i14 %mult_V_863" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1187 'sext' 'sext_ln17_762' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1188 [1/1] (0.79ns)   --->   "%r_V_2085 = sub i19 0, i19 %sext_ln1273_248"   --->   Operation 1188 'sub' 'r_V_2085' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1189 [1/1] (0.80ns)   --->   "%r_V_2081 = sub i19 %r_V_2085, i19 %sext_ln1273_246"   --->   Operation 1189 'sub' 'r_V_2081' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1190 [1/1] (0.00ns)   --->   "%mult_V_864 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2081, i32 5, i32 18"   --->   Operation 1190 'partselect' 'mult_V_864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1191 [1/1] (0.00ns)   --->   "%shl_ln1273_174 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_182, i3 0"   --->   Operation 1191 'bitconcatenate' 'shl_ln1273_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1192 [1/1] (0.00ns)   --->   "%sext_ln1273_250 = sext i19 %shl_ln1273_174"   --->   Operation 1192 'sext' 'sext_ln1273_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1193 [1/1] (0.80ns)   --->   "%r_V_2087 = sub i20 0, i20 %sext_ln1273_250"   --->   Operation 1193 'sub' 'r_V_2087' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1194 [1/1] (0.80ns)   --->   "%r_V_2082 = sub i20 %r_V_2087, i20 %sext_ln1273_245"   --->   Operation 1194 'sub' 'r_V_2082' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1195 [1/1] (0.00ns)   --->   "%mult_V_865 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2082, i32 5, i32 19"   --->   Operation 1195 'partselect' 'mult_V_865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1196 [1/1] (0.00ns)   --->   "%sext_ln818_145 = sext i15 %mult_V_865"   --->   Operation 1196 'sext' 'sext_ln818_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1197 [1/1] (0.00ns)   --->   "%shl_ln1273_175 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_182, i1 0"   --->   Operation 1197 'bitconcatenate' 'shl_ln1273_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1198 [1/1] (0.00ns)   --->   "%sext_ln1273_252 = sext i17 %shl_ln1273_175"   --->   Operation 1198 'sext' 'sext_ln1273_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1199 [1/1] (0.00ns)   --->   "%sext_ln1273_253 = sext i17 %shl_ln1273_175"   --->   Operation 1199 'sext' 'sext_ln1273_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1200 [1/1] (0.80ns)   --->   "%r_V_2083 = sub i20 %sext_ln1273_253, i20 %sext_ln1273_250"   --->   Operation 1200 'sub' 'r_V_2083' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1201 [1/1] (0.00ns)   --->   "%mult_V_866 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2083, i32 5, i32 19"   --->   Operation 1201 'partselect' 'mult_V_866' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1202 [1/1] (0.79ns)   --->   "%r_V_2084 = sub i19 %sext_ln1273_248, i19 %sext_ln1273_246"   --->   Operation 1202 'sub' 'r_V_2084' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1203 [1/1] (0.00ns)   --->   "%mult_V_867 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2084, i32 5, i32 18"   --->   Operation 1203 'partselect' 'mult_V_867' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1204 [1/1] (0.00ns)   --->   "%sext_ln17_764 = sext i14 %mult_V_867" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1204 'sext' 'sext_ln17_764' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1205 [1/1] (0.00ns)   --->   "%mult_V_868 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_182, i32 5, i32 15"   --->   Operation 1205 'partselect' 'mult_V_868' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1206 [1/1] (0.00ns)   --->   "%sext_ln17_765 = sext i11 %mult_V_868" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1206 'sext' 'sext_ln17_765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1207 [1/1] (0.00ns)   --->   "%mult_V_869 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2085, i32 5, i32 18"   --->   Operation 1207 'partselect' 'mult_V_869' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1208 [1/1] (0.00ns)   --->   "%sext_ln17_766 = sext i14 %mult_V_869" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1208 'sext' 'sext_ln17_766' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1209 [1/1] (0.79ns)   --->   "%r_V_2086 = sub i18 0, i18 %sext_ln1273_252"   --->   Operation 1209 'sub' 'r_V_2086' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1210 [1/1] (0.00ns)   --->   "%mult_V_870 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2086, i32 5, i32 17"   --->   Operation 1210 'partselect' 'mult_V_870' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1211 [1/1] (0.00ns)   --->   "%sext_ln17_767 = sext i13 %mult_V_870" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1211 'sext' 'sext_ln17_767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1212 [1/1] (0.00ns)   --->   "%mult_V_871 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2087, i32 5, i32 19"   --->   Operation 1212 'partselect' 'mult_V_871' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1213 [1/1] (0.00ns)   --->   "%sext_ln818_147 = sext i15 %mult_V_871"   --->   Operation 1213 'sext' 'sext_ln818_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1214 [1/1] (0.80ns)   --->   "%r_V_2088 = sub i20 %sext_ln1273_250, i20 %sext_ln1273_253"   --->   Operation 1214 'sub' 'r_V_2088' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1215 [1/1] (0.00ns)   --->   "%mult_V_872 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2088, i32 5, i32 19"   --->   Operation 1215 'partselect' 'mult_V_872' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1216 [1/1] (0.00ns)   --->   "%sext_ln818_148 = sext i15 %mult_V_872"   --->   Operation 1216 'sext' 'sext_ln818_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1217 [1/1] (0.00ns)   --->   "%mult_V_873 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_182, i32 4, i32 15"   --->   Operation 1217 'partselect' 'mult_V_873' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1218 [1/1] (0.00ns)   --->   "%sext_ln17_768 = sext i12 %mult_V_873" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1218 'sext' 'sext_ln17_768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1219 [1/1] (0.00ns)   --->   "%sext_ln1273_254 = sext i16 %p_read_181"   --->   Operation 1219 'sext' 'sext_ln1273_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1220 [1/1] (0.00ns)   --->   "%sext_ln1273_255 = sext i16 %p_read_181"   --->   Operation 1220 'sext' 'sext_ln1273_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1221 [1/1] (0.00ns)   --->   "%shl_ln1273_176 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_181, i2 0"   --->   Operation 1221 'bitconcatenate' 'shl_ln1273_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1222 [1/1] (0.00ns)   --->   "%sext_ln1273_257 = sext i18 %shl_ln1273_176"   --->   Operation 1222 'sext' 'sext_ln1273_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1223 [1/1] (0.79ns)   --->   "%r_V_2089 = sub i19 %sext_ln1273_255, i19 %sext_ln1273_257"   --->   Operation 1223 'sub' 'r_V_2089' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1224 [1/1] (0.00ns)   --->   "%mult_V_874 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2089, i32 5, i32 18"   --->   Operation 1224 'partselect' 'mult_V_874' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1225 [1/1] (0.00ns)   --->   "%mult_V_875 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_181, i32 4, i32 15"   --->   Operation 1225 'partselect' 'mult_V_875' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1226 [1/1] (0.00ns)   --->   "%sext_ln17_770 = sext i12 %mult_V_875" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1226 'sext' 'sext_ln17_770' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1227 [1/1] (0.00ns)   --->   "%sext_ln17_771 = sext i12 %mult_V_875" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1227 'sext' 'sext_ln17_771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1228 [1/1] (0.00ns)   --->   "%shl_ln1273_177 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_181, i3 0"   --->   Operation 1228 'bitconcatenate' 'shl_ln1273_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1229 [1/1] (0.00ns)   --->   "%sext_ln1273_258 = sext i19 %shl_ln1273_177"   --->   Operation 1229 'sext' 'sext_ln1273_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1230 [1/1] (0.80ns)   --->   "%r_V_2090 = sub i20 %sext_ln1273_258, i20 %sext_ln1273_254"   --->   Operation 1230 'sub' 'r_V_2090' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1231 [1/1] (0.00ns)   --->   "%mult_V_876 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2090, i32 5, i32 19"   --->   Operation 1231 'partselect' 'mult_V_876' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1232 [1/1] (0.00ns)   --->   "%sext_ln818_150 = sext i15 %mult_V_876"   --->   Operation 1232 'sext' 'sext_ln818_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1233 [1/1] (0.80ns)   --->   "%r_V_2091 = sub i20 0, i20 %sext_ln1273_258"   --->   Operation 1233 'sub' 'r_V_2091' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1234 [1/1] (0.00ns)   --->   "%mult_V_877 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2091, i32 5, i32 19"   --->   Operation 1234 'partselect' 'mult_V_877' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1235 [1/1] (0.00ns)   --->   "%sext_ln818_151 = sext i15 %mult_V_877"   --->   Operation 1235 'sext' 'sext_ln818_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1236 [1/1] (0.00ns)   --->   "%mult_V_878 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %p_read_181, i32 2, i32 15"   --->   Operation 1236 'partselect' 'mult_V_878' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1237 [1/1] (0.00ns)   --->   "%sext_ln17_772 = sext i14 %mult_V_878" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1237 'sext' 'sext_ln17_772' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1238 [1/1] (0.79ns)   --->   "%r_V_2092 = add i19 %sext_ln1273_257, i19 %sext_ln1273_255"   --->   Operation 1238 'add' 'r_V_2092' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1239 [1/1] (0.00ns)   --->   "%mult_V_879 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2092, i32 5, i32 18"   --->   Operation 1239 'partselect' 'mult_V_879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1240 [1/1] (0.00ns)   --->   "%sext_ln17_773 = sext i14 %mult_V_879" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1240 'sext' 'sext_ln17_773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1241 [1/1] (0.80ns)   --->   "%r_V_2093 = sub i20 %r_V_2091, i20 %sext_ln1273_254"   --->   Operation 1241 'sub' 'r_V_2093' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1242 [1/1] (0.00ns)   --->   "%mult_V_880 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2093, i32 5, i32 19"   --->   Operation 1242 'partselect' 'mult_V_880' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1243 [1/1] (0.00ns)   --->   "%sext_ln818_152 = sext i15 %mult_V_880"   --->   Operation 1243 'sext' 'sext_ln818_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1244 [1/1] (0.00ns)   --->   "%shl_ln1273_178 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_181, i1 0"   --->   Operation 1244 'bitconcatenate' 'shl_ln1273_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1245 [1/1] (0.00ns)   --->   "%sext_ln1273_259 = sext i17 %shl_ln1273_178"   --->   Operation 1245 'sext' 'sext_ln1273_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1246 [1/1] (0.00ns)   --->   "%sext_ln1273_260 = sext i17 %shl_ln1273_178"   --->   Operation 1246 'sext' 'sext_ln1273_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1247 [1/1] (0.80ns)   --->   "%r_V_2094 = sub i20 %sext_ln1273_260, i20 %sext_ln1273_258"   --->   Operation 1247 'sub' 'r_V_2094' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1248 [1/1] (0.00ns)   --->   "%mult_V_881 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2094, i32 5, i32 19"   --->   Operation 1248 'partselect' 'mult_V_881' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1249 [1/1] (0.00ns)   --->   "%sext_ln818_153 = sext i15 %mult_V_881"   --->   Operation 1249 'sext' 'sext_ln818_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1250 [1/1] (0.79ns)   --->   "%r_V_2095 = sub i18 0, i18 %sext_ln1273_259"   --->   Operation 1250 'sub' 'r_V_2095' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1251 [1/1] (0.00ns)   --->   "%mult_V_882 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2095, i32 5, i32 17"   --->   Operation 1251 'partselect' 'mult_V_882' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1252 [1/1] (0.00ns)   --->   "%sext_ln17_774 = sext i13 %mult_V_882" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1252 'sext' 'sext_ln17_774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1253 [1/1] (0.79ns)   --->   "%r_V_2098 = sub i19 0, i19 %sext_ln1273_257"   --->   Operation 1253 'sub' 'r_V_2098' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1254 [1/1] (0.80ns)   --->   "%r_V_2096 = sub i19 %r_V_2098, i19 %sext_ln1273_255"   --->   Operation 1254 'sub' 'r_V_2096' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1255 [1/1] (0.00ns)   --->   "%mult_V_883 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2096, i32 5, i32 18"   --->   Operation 1255 'partselect' 'mult_V_883' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1256 [1/1] (0.00ns)   --->   "%sext_ln17_775 = sext i14 %mult_V_883" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1256 'sext' 'sext_ln17_775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1257 [1/1] (0.80ns)   --->   "%r_V_2097 = add i20 %sext_ln1273_258, i20 %sext_ln1273_260"   --->   Operation 1257 'add' 'r_V_2097' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1258 [1/1] (0.00ns)   --->   "%mult_V_884 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2097, i32 5, i32 19"   --->   Operation 1258 'partselect' 'mult_V_884' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1259 [1/1] (0.00ns)   --->   "%sext_ln818_154 = sext i15 %mult_V_884"   --->   Operation 1259 'sext' 'sext_ln818_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1260 [1/1] (0.00ns)   --->   "%mult_V_885 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2098, i32 5, i32 18"   --->   Operation 1260 'partselect' 'mult_V_885' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1261 [1/1] (0.00ns)   --->   "%sext_ln17_776 = sext i14 %mult_V_885" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1261 'sext' 'sext_ln17_776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1262 [1/1] (0.80ns)   --->   "%r_V_2099 = sub i20 %sext_ln1273_258, i20 %sext_ln1273_260"   --->   Operation 1262 'sub' 'r_V_2099' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1263 [1/1] (0.00ns)   --->   "%mult_V_886 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2099, i32 5, i32 19"   --->   Operation 1263 'partselect' 'mult_V_886' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1264 [1/1] (0.00ns)   --->   "%mult_V_887 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_181, i32 3, i32 15"   --->   Operation 1264 'partselect' 'mult_V_887' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1265 [1/1] (0.00ns)   --->   "%sext_ln17_777 = sext i13 %mult_V_887" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1265 'sext' 'sext_ln17_777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1266 [1/1] (0.00ns)   --->   "%sext_ln1273_262 = sext i16 %p_read_180"   --->   Operation 1266 'sext' 'sext_ln1273_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1267 [1/1] (0.00ns)   --->   "%sext_ln1273_263 = sext i16 %p_read_180"   --->   Operation 1267 'sext' 'sext_ln1273_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1268 [1/1] (0.00ns)   --->   "%shl_ln1273_179 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_180, i2 0"   --->   Operation 1268 'bitconcatenate' 'shl_ln1273_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1269 [1/1] (0.00ns)   --->   "%sext_ln1273_265 = sext i18 %shl_ln1273_179"   --->   Operation 1269 'sext' 'sext_ln1273_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1270 [1/1] (0.79ns)   --->   "%r_V_2100 = sub i19 %sext_ln1273_265, i19 %sext_ln1273_263"   --->   Operation 1270 'sub' 'r_V_2100' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1271 [1/1] (0.00ns)   --->   "%mult_V_888 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2100, i32 5, i32 18"   --->   Operation 1271 'partselect' 'mult_V_888' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1272 [1/1] (0.00ns)   --->   "%sext_ln17_778 = sext i14 %mult_V_888" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1272 'sext' 'sext_ln17_778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1273 [1/1] (0.00ns)   --->   "%shl_ln1273_180 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_180, i1 0"   --->   Operation 1273 'bitconcatenate' 'shl_ln1273_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1274 [1/1] (0.00ns)   --->   "%sext_ln1273_266 = sext i17 %shl_ln1273_180"   --->   Operation 1274 'sext' 'sext_ln1273_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1275 [1/1] (0.79ns)   --->   "%r_V_2101 = sub i18 0, i18 %sext_ln1273_266"   --->   Operation 1275 'sub' 'r_V_2101' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1276 [1/1] (0.00ns)   --->   "%mult_V_889 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2101, i32 5, i32 17"   --->   Operation 1276 'partselect' 'mult_V_889' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1277 [1/1] (0.00ns)   --->   "%sext_ln17_779 = sext i13 %mult_V_889" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1277 'sext' 'sext_ln17_779' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1278 [1/1] (0.00ns)   --->   "%mult_V_890 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_180, i32 4, i32 15"   --->   Operation 1278 'partselect' 'mult_V_890' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1279 [1/1] (0.00ns)   --->   "%sext_ln17_780 = sext i12 %mult_V_890" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1279 'sext' 'sext_ln17_780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1280 [1/1] (0.00ns)   --->   "%sext_ln17_781 = sext i12 %mult_V_890" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1280 'sext' 'sext_ln17_781' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1281 [1/1] (0.79ns)   --->   "%r_V_2105 = sub i19 0, i19 %sext_ln1273_265"   --->   Operation 1281 'sub' 'r_V_2105' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1282 [1/1] (0.80ns)   --->   "%r_V_2102 = sub i19 %r_V_2105, i19 %sext_ln1273_263"   --->   Operation 1282 'sub' 'r_V_2102' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1283 [1/1] (0.00ns)   --->   "%mult_V_891 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2102, i32 5, i32 18"   --->   Operation 1283 'partselect' 'mult_V_891' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1284 [1/1] (0.00ns)   --->   "%sext_ln818_156 = sext i14 %mult_V_891"   --->   Operation 1284 'sext' 'sext_ln818_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1285 [1/1] (0.00ns)   --->   "%sext_ln17_782 = sext i14 %mult_V_891" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1285 'sext' 'sext_ln17_782' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1286 [1/1] (0.78ns)   --->   "%r_V_2103 = sub i17 0, i17 %sext_ln1273_262"   --->   Operation 1286 'sub' 'r_V_2103' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1287 [1/1] (0.00ns)   --->   "%mult_V_892 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2103, i32 5, i32 16"   --->   Operation 1287 'partselect' 'mult_V_892' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1288 [1/1] (0.00ns)   --->   "%sext_ln17_783 = sext i12 %mult_V_892" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1288 'sext' 'sext_ln17_783' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1289 [1/1] (0.79ns)   --->   "%r_V_2104 = sub i19 %sext_ln1273_263, i19 %sext_ln1273_265"   --->   Operation 1289 'sub' 'r_V_2104' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1290 [1/1] (0.00ns)   --->   "%mult_V_893 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2104, i32 5, i32 18"   --->   Operation 1290 'partselect' 'mult_V_893' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1291 [1/1] (0.00ns)   --->   "%mult_V_894 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_180, i32 3, i32 15"   --->   Operation 1291 'partselect' 'mult_V_894' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1292 [1/1] (0.00ns)   --->   "%sext_ln17_784 = sext i13 %mult_V_894" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1292 'sext' 'sext_ln17_784' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1293 [1/1] (0.00ns)   --->   "%mult_V_895 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2105, i32 5, i32 18"   --->   Operation 1293 'partselect' 'mult_V_895' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1294 [1/1] (0.00ns)   --->   "%sext_ln818_158 = sext i14 %mult_V_895"   --->   Operation 1294 'sext' 'sext_ln818_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1295 [1/1] (0.79ns)   --->   "%r_V_2106 = add i19 %sext_ln1273_265, i19 %sext_ln1273_263"   --->   Operation 1295 'add' 'r_V_2106' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1296 [1/1] (0.00ns)   --->   "%mult_V_896 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2106, i32 5, i32 18"   --->   Operation 1296 'partselect' 'mult_V_896' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1297 [1/1] (0.00ns)   --->   "%sext_ln1273_268 = sext i16 %p_read_179"   --->   Operation 1297 'sext' 'sext_ln1273_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1298 [1/1] (0.00ns)   --->   "%sext_ln1273_269 = sext i16 %p_read_179"   --->   Operation 1298 'sext' 'sext_ln1273_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1299 [1/1] (0.00ns)   --->   "%shl_ln1273_181 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_179, i2 0"   --->   Operation 1299 'bitconcatenate' 'shl_ln1273_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1300 [1/1] (0.00ns)   --->   "%sext_ln1273_271 = sext i18 %shl_ln1273_181"   --->   Operation 1300 'sext' 'sext_ln1273_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1301 [1/1] (0.79ns)   --->   "%r_V_2107 = sub i19 0, i19 %sext_ln1273_271"   --->   Operation 1301 'sub' 'r_V_2107' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1302 [1/1] (0.00ns)   --->   "%mult_V_897 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2107, i32 5, i32 18"   --->   Operation 1302 'partselect' 'mult_V_897' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1303 [1/1] (0.80ns)   --->   "%r_V_2108 = sub i19 %r_V_2107, i19 %sext_ln1273_269"   --->   Operation 1303 'sub' 'r_V_2108' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1304 [1/1] (0.00ns)   --->   "%mult_V_898 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2108, i32 5, i32 18"   --->   Operation 1304 'partselect' 'mult_V_898' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1305 [1/1] (0.00ns)   --->   "%sext_ln818_160 = sext i14 %mult_V_898"   --->   Operation 1305 'sext' 'sext_ln818_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1306 [1/1] (0.00ns)   --->   "%mult_V_899 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_179, i32 4, i32 15"   --->   Operation 1306 'partselect' 'mult_V_899' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1307 [1/1] (0.00ns)   --->   "%sext_ln17_787 = sext i12 %mult_V_899" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1307 'sext' 'sext_ln17_787' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1308 [1/1] (0.00ns)   --->   "%sext_ln17_788 = sext i12 %mult_V_899" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1308 'sext' 'sext_ln17_788' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1309 [1/1] (0.00ns)   --->   "%mult_V_900 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_179, i32 3, i32 15"   --->   Operation 1309 'partselect' 'mult_V_900' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1310 [1/1] (0.00ns)   --->   "%sext_ln17_789 = sext i13 %mult_V_900" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1310 'sext' 'sext_ln17_789' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1311 [1/1] (0.00ns)   --->   "%shl_ln1273_182 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_179, i3 0"   --->   Operation 1311 'bitconcatenate' 'shl_ln1273_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1312 [1/1] (0.00ns)   --->   "%sext_ln1273_272 = sext i19 %shl_ln1273_182"   --->   Operation 1312 'sext' 'sext_ln1273_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1313 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_559 = sub i20 0, i20 %sext_ln1273_272"   --->   Operation 1313 'sub' 'sub_ln1273_559' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1314 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2109 = sub i20 %sub_ln1273_559, i20 %sext_ln1273_268"   --->   Operation 1314 'sub' 'r_V_2109' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1315 [1/1] (0.00ns)   --->   "%mult_V_901 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2109, i32 5, i32 19"   --->   Operation 1315 'partselect' 'mult_V_901' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1316 [1/1] (0.00ns)   --->   "%sext_ln818_161 = sext i15 %mult_V_901"   --->   Operation 1316 'sext' 'sext_ln818_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1317 [1/1] (0.00ns)   --->   "%shl_ln1273_183 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_179, i1 0"   --->   Operation 1317 'bitconcatenate' 'shl_ln1273_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1318 [1/1] (0.00ns)   --->   "%sext_ln1273_273 = sext i17 %shl_ln1273_183"   --->   Operation 1318 'sext' 'sext_ln1273_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1319 [1/1] (0.00ns)   --->   "%sext_ln1273_274 = sext i17 %shl_ln1273_183"   --->   Operation 1319 'sext' 'sext_ln1273_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1320 [1/1] (0.79ns)   --->   "%r_V_2110 = sub i18 0, i18 %sext_ln1273_274"   --->   Operation 1320 'sub' 'r_V_2110' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1321 [1/1] (0.00ns)   --->   "%mult_V_902 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2110, i32 5, i32 17"   --->   Operation 1321 'partselect' 'mult_V_902' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1322 [1/1] (0.00ns)   --->   "%sext_ln17_790 = sext i13 %mult_V_902" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1322 'sext' 'sext_ln17_790' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1323 [1/1] (0.00ns)   --->   "%mult_V_903 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_179, i32 5, i32 15"   --->   Operation 1323 'partselect' 'mult_V_903' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1324 [1/1] (0.00ns)   --->   "%sext_ln17_791 = sext i11 %mult_V_903" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1324 'sext' 'sext_ln17_791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1325 [1/1] (0.80ns)   --->   "%r_V_2111 = sub i20 %sext_ln1273_273, i20 %sext_ln1273_272"   --->   Operation 1325 'sub' 'r_V_2111' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1326 [1/1] (0.00ns)   --->   "%mult_V_904 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2111, i32 5, i32 19"   --->   Operation 1326 'partselect' 'mult_V_904' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1327 [1/1] (0.00ns)   --->   "%sext_ln818_162 = sext i15 %mult_V_904"   --->   Operation 1327 'sext' 'sext_ln818_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1328 [1/1] (0.79ns)   --->   "%r_V_2112 = sub i19 %sext_ln1273_269, i19 %sext_ln1273_271"   --->   Operation 1328 'sub' 'r_V_2112' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1329 [1/1] (0.00ns)   --->   "%mult_V_905 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2112, i32 5, i32 18"   --->   Operation 1329 'partselect' 'mult_V_905' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1330 [1/1] (0.00ns)   --->   "%sext_ln17_792 = sext i14 %mult_V_905" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1330 'sext' 'sext_ln17_792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1331 [1/1] (0.79ns)   --->   "%r_V_2113 = add i19 %sext_ln1273_271, i19 %sext_ln1273_269"   --->   Operation 1331 'add' 'r_V_2113' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1332 [1/1] (0.00ns)   --->   "%mult_V_906 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2113, i32 5, i32 18"   --->   Operation 1332 'partselect' 'mult_V_906' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1333 [1/1] (0.00ns)   --->   "%sext_ln818_163 = sext i14 %mult_V_906"   --->   Operation 1333 'sext' 'sext_ln818_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1334 [1/1] (0.79ns)   --->   "%r_V_2114 = sub i19 %sext_ln1273_271, i19 %sext_ln1273_269"   --->   Operation 1334 'sub' 'r_V_2114' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1335 [1/1] (0.00ns)   --->   "%mult_V_907 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2114, i32 5, i32 18"   --->   Operation 1335 'partselect' 'mult_V_907' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1336 [1/1] (0.00ns)   --->   "%sext_ln17_793 = sext i14 %mult_V_907" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1336 'sext' 'sext_ln17_793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1337 [1/1] (0.00ns)   --->   "%sext_ln1273_275 = sext i16 %p_read30126"   --->   Operation 1337 'sext' 'sext_ln1273_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1338 [1/1] (0.00ns)   --->   "%sext_ln1273_276 = sext i16 %p_read30126"   --->   Operation 1338 'sext' 'sext_ln1273_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1339 [1/1] (0.00ns)   --->   "%sext_ln1273_277 = sext i16 %p_read30126"   --->   Operation 1339 'sext' 'sext_ln1273_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1340 [1/1] (0.00ns)   --->   "%shl_ln1273_184 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read30126, i2 0"   --->   Operation 1340 'bitconcatenate' 'shl_ln1273_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1341 [1/1] (0.00ns)   --->   "%sext_ln1273_279 = sext i18 %shl_ln1273_184"   --->   Operation 1341 'sext' 'sext_ln1273_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1342 [1/1] (0.79ns)   --->   "%r_V_2115 = sub i19 0, i19 %sext_ln1273_279"   --->   Operation 1342 'sub' 'r_V_2115' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1343 [1/1] (0.00ns)   --->   "%mult_V_908 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2115, i32 5, i32 18"   --->   Operation 1343 'partselect' 'mult_V_908' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1344 [1/1] (0.00ns)   --->   "%sext_ln818_164 = sext i14 %mult_V_908"   --->   Operation 1344 'sext' 'sext_ln818_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1345 [1/1] (0.00ns)   --->   "%shl_ln1273_185 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read30126, i3 0"   --->   Operation 1345 'bitconcatenate' 'shl_ln1273_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1346 [1/1] (0.00ns)   --->   "%sext_ln1273_280 = sext i19 %shl_ln1273_185"   --->   Operation 1346 'sext' 'sext_ln1273_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1347 [1/1] (0.80ns)   --->   "%r_V_2116 = sub i20 %sext_ln1273_280, i20 %sext_ln1273_276"   --->   Operation 1347 'sub' 'r_V_2116' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1348 [1/1] (0.00ns)   --->   "%mult_V_909 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2116, i32 5, i32 19"   --->   Operation 1348 'partselect' 'mult_V_909' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1349 [1/1] (0.00ns)   --->   "%sext_ln818_165 = sext i15 %mult_V_909"   --->   Operation 1349 'sext' 'sext_ln818_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1350 [1/1] (0.00ns)   --->   "%mult_V_910 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read30126, i32 3, i32 15"   --->   Operation 1350 'partselect' 'mult_V_910' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1351 [1/1] (0.00ns)   --->   "%sext_ln17_794 = sext i13 %mult_V_910" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1351 'sext' 'sext_ln17_794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1352 [1/1] (0.00ns)   --->   "%sext_ln17_795 = sext i13 %mult_V_910" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1352 'sext' 'sext_ln17_795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1353 [1/1] (0.79ns)   --->   "%r_V_2117 = sub i19 %sext_ln1273_279, i19 %sext_ln1273_277"   --->   Operation 1353 'sub' 'r_V_2117' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1354 [1/1] (0.00ns)   --->   "%mult_V_911 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2117, i32 5, i32 18"   --->   Operation 1354 'partselect' 'mult_V_911' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1355 [1/1] (0.00ns)   --->   "%sext_ln17_796 = sext i14 %mult_V_911" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1355 'sext' 'sext_ln17_796' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1356 [1/1] (0.79ns)   --->   "%r_V_2118 = add i19 %sext_ln1273_279, i19 %sext_ln1273_277"   --->   Operation 1356 'add' 'r_V_2118' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1357 [1/1] (0.00ns)   --->   "%mult_V_912 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2118, i32 5, i32 18"   --->   Operation 1357 'partselect' 'mult_V_912' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1358 [1/1] (0.00ns)   --->   "%sext_ln17_797 = sext i14 %mult_V_912" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1358 'sext' 'sext_ln17_797' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1359 [1/1] (0.00ns)   --->   "%mult_V_913 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read30126, i32 4, i32 15"   --->   Operation 1359 'partselect' 'mult_V_913' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1360 [1/1] (0.00ns)   --->   "%sext_ln17_798 = sext i12 %mult_V_913" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1360 'sext' 'sext_ln17_798' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1361 [1/1] (0.00ns)   --->   "%shl_ln1273_186 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read30126, i1 0"   --->   Operation 1361 'bitconcatenate' 'shl_ln1273_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1362 [1/1] (0.00ns)   --->   "%sext_ln1273_281 = sext i17 %shl_ln1273_186"   --->   Operation 1362 'sext' 'sext_ln1273_281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1363 [1/1] (0.80ns)   --->   "%r_V_2119 = sub i20 %sext_ln1273_281, i20 %sext_ln1273_280"   --->   Operation 1363 'sub' 'r_V_2119' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1364 [1/1] (0.00ns)   --->   "%mult_V_914 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2119, i32 5, i32 19"   --->   Operation 1364 'partselect' 'mult_V_914' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1365 [1/1] (0.00ns)   --->   "%sext_ln818_166 = sext i15 %mult_V_914"   --->   Operation 1365 'sext' 'sext_ln818_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1366 [1/1] (0.00ns)   --->   "%mult_V_915 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read30126, i32 5, i32 15"   --->   Operation 1366 'partselect' 'mult_V_915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1367 [1/1] (0.00ns)   --->   "%sext_ln17_799 = sext i11 %mult_V_915" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1367 'sext' 'sext_ln17_799' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1368 [1/1] (0.00ns)   --->   "%sext_ln17_800 = sext i11 %mult_V_915" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1368 'sext' 'sext_ln17_800' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1369 [1/1] (0.80ns)   --->   "%r_V_2120 = sub i19 %r_V_2115, i19 %sext_ln1273_277"   --->   Operation 1369 'sub' 'r_V_2120' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1370 [1/1] (0.00ns)   --->   "%mult_V_916 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2120, i32 5, i32 18"   --->   Operation 1370 'partselect' 'mult_V_916' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1371 [1/1] (0.00ns)   --->   "%sext_ln818_167 = sext i14 %mult_V_916"   --->   Operation 1371 'sext' 'sext_ln818_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1372 [1/1] (0.79ns)   --->   "%r_V_2121 = sub i19 %sext_ln1273_277, i19 %sext_ln1273_279"   --->   Operation 1372 'sub' 'r_V_2121' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1373 [1/1] (0.00ns)   --->   "%mult_V_917 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2121, i32 5, i32 18"   --->   Operation 1373 'partselect' 'mult_V_917' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1374 [1/1] (0.00ns)   --->   "%sext_ln818_168 = sext i14 %mult_V_917"   --->   Operation 1374 'sext' 'sext_ln818_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1375 [1/1] (0.00ns)   --->   "%sext_ln17_801 = sext i14 %mult_V_917" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1375 'sext' 'sext_ln17_801' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1376 [1/1] (0.78ns)   --->   "%r_V_2122 = sub i17 0, i17 %sext_ln1273_275"   --->   Operation 1376 'sub' 'r_V_2122' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1377 [1/1] (0.00ns)   --->   "%mult_V_918 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2122, i32 5, i32 16"   --->   Operation 1377 'partselect' 'mult_V_918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1378 [1/1] (0.00ns)   --->   "%sext_ln17_802 = sext i12 %mult_V_918" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1378 'sext' 'sext_ln17_802' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1379 [1/1] (0.00ns)   --->   "%sext_ln1273_283 = sext i16 %p_read_178"   --->   Operation 1379 'sext' 'sext_ln1273_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1380 [1/1] (0.00ns)   --->   "%sext_ln1273_284 = sext i16 %p_read_178"   --->   Operation 1380 'sext' 'sext_ln1273_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1381 [1/1] (0.00ns)   --->   "%shl_ln1273_187 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_178, i3 0"   --->   Operation 1381 'bitconcatenate' 'shl_ln1273_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1382 [1/1] (0.00ns)   --->   "%sext_ln1273_285 = sext i19 %shl_ln1273_187"   --->   Operation 1382 'sext' 'sext_ln1273_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1383 [1/1] (0.00ns)   --->   "%shl_ln1273_188 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_178, i1 0"   --->   Operation 1383 'bitconcatenate' 'shl_ln1273_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1384 [1/1] (0.00ns)   --->   "%sext_ln1273_286 = sext i17 %shl_ln1273_188"   --->   Operation 1384 'sext' 'sext_ln1273_286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1385 [1/1] (0.00ns)   --->   "%sext_ln1273_287 = sext i17 %shl_ln1273_188"   --->   Operation 1385 'sext' 'sext_ln1273_287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1386 [1/1] (0.80ns)   --->   "%r_V_2123 = sub i20 %sext_ln1273_285, i20 %sext_ln1273_287"   --->   Operation 1386 'sub' 'r_V_2123' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1387 [1/1] (0.00ns)   --->   "%mult_V_919 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2123, i32 5, i32 19"   --->   Operation 1387 'partselect' 'mult_V_919' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1388 [1/1] (0.00ns)   --->   "%sext_ln818_169 = sext i15 %mult_V_919"   --->   Operation 1388 'sext' 'sext_ln818_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1389 [1/1] (0.78ns)   --->   "%r_V_2124 = sub i17 0, i17 %sext_ln1273_283"   --->   Operation 1389 'sub' 'r_V_2124' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1390 [1/1] (0.00ns)   --->   "%mult_V_920 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2124, i32 5, i32 16"   --->   Operation 1390 'partselect' 'mult_V_920' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1391 [1/1] (0.00ns)   --->   "%sext_ln17_803 = sext i12 %mult_V_920" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1391 'sext' 'sext_ln17_803' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1392 [1/1] (0.00ns)   --->   "%mult_V_921 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_178, i32 3, i32 15"   --->   Operation 1392 'partselect' 'mult_V_921' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1393 [1/1] (0.00ns)   --->   "%sext_ln17_804 = sext i13 %mult_V_921" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1393 'sext' 'sext_ln17_804' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1394 [1/1] (0.00ns)   --->   "%sext_ln17_805 = sext i13 %mult_V_921" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1394 'sext' 'sext_ln17_805' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1395 [1/1] (0.00ns)   --->   "%shl_ln1273_189 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_178, i2 0"   --->   Operation 1395 'bitconcatenate' 'shl_ln1273_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1396 [1/1] (0.00ns)   --->   "%sext_ln1273_288 = sext i18 %shl_ln1273_189"   --->   Operation 1396 'sext' 'sext_ln1273_288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1397 [1/1] (0.79ns)   --->   "%r_V_2125 = sub i19 %sext_ln1273_288, i19 %sext_ln1273_284"   --->   Operation 1397 'sub' 'r_V_2125' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1398 [1/1] (0.00ns)   --->   "%mult_V_922 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2125, i32 5, i32 18"   --->   Operation 1398 'partselect' 'mult_V_922' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1399 [1/1] (0.00ns)   --->   "%sext_ln17_806 = sext i14 %mult_V_922" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1399 'sext' 'sext_ln17_806' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1400 [1/1] (0.79ns)   --->   "%r_V_2126 = sub i19 %sext_ln1273_284, i19 %sext_ln1273_288"   --->   Operation 1400 'sub' 'r_V_2126' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1401 [1/1] (0.00ns)   --->   "%mult_V_923 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2126, i32 5, i32 18"   --->   Operation 1401 'partselect' 'mult_V_923' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1402 [1/1] (0.00ns)   --->   "%sext_ln17_807 = sext i14 %mult_V_923" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1402 'sext' 'sext_ln17_807' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1403 [1/1] (0.79ns)   --->   "%r_V_2127 = sub i18 0, i18 %sext_ln1273_286"   --->   Operation 1403 'sub' 'r_V_2127' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1404 [1/1] (0.00ns)   --->   "%mult_V_924 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2127, i32 5, i32 17"   --->   Operation 1404 'partselect' 'mult_V_924' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1405 [1/1] (0.00ns)   --->   "%sext_ln17_808 = sext i13 %mult_V_924" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1405 'sext' 'sext_ln17_808' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1406 [1/1] (0.00ns)   --->   "%sext_ln17_809 = sext i13 %mult_V_924" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1406 'sext' 'sext_ln17_809' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1407 [1/1] (0.00ns)   --->   "%mult_V_925 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_178, i32 4, i32 15"   --->   Operation 1407 'partselect' 'mult_V_925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1408 [1/1] (0.00ns)   --->   "%sext_ln17_810 = sext i12 %mult_V_925" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1408 'sext' 'sext_ln17_810' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1409 [1/1] (0.79ns)   --->   "%r_V_2128 = add i19 %sext_ln1273_288, i19 %sext_ln1273_284"   --->   Operation 1409 'add' 'r_V_2128' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1410 [1/1] (0.00ns)   --->   "%mult_V_926 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2128, i32 5, i32 18"   --->   Operation 1410 'partselect' 'mult_V_926' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1411 [1/1] (0.00ns)   --->   "%sext_ln1273_289 = sext i16 %p_read_177"   --->   Operation 1411 'sext' 'sext_ln1273_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1412 [1/1] (0.00ns)   --->   "%sext_ln1273_290 = sext i16 %p_read_177"   --->   Operation 1412 'sext' 'sext_ln1273_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1413 [1/1] (0.00ns)   --->   "%sext_ln1273_292 = sext i16 %p_read_177"   --->   Operation 1413 'sext' 'sext_ln1273_292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1414 [1/1] (0.00ns)   --->   "%shl_ln1273_190 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_177, i4 0"   --->   Operation 1414 'bitconcatenate' 'shl_ln1273_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1415 [1/1] (0.00ns)   --->   "%sext_ln1273_293 = sext i20 %shl_ln1273_190"   --->   Operation 1415 'sext' 'sext_ln1273_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1416 [1/1] (0.00ns)   --->   "%shl_ln1273_191 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_177, i2 0"   --->   Operation 1416 'bitconcatenate' 'shl_ln1273_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1417 [1/1] (0.00ns)   --->   "%sext_ln1273_294 = sext i18 %shl_ln1273_191"   --->   Operation 1417 'sext' 'sext_ln1273_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1418 [1/1] (0.00ns)   --->   "%sext_ln1273_295 = sext i18 %shl_ln1273_191"   --->   Operation 1418 'sext' 'sext_ln1273_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1419 [1/1] (0.80ns)   --->   "%r_V_2129 = sub i21 %sext_ln1273_295, i21 %sext_ln1273_293"   --->   Operation 1419 'sub' 'r_V_2129' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1420 [1/1] (0.00ns)   --->   "%mult_V_927 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2129, i32 5, i32 20"   --->   Operation 1420 'partselect' 'mult_V_927' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1421 [1/1] (0.00ns)   --->   "%mult_V_928 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_177, i32 5, i32 15"   --->   Operation 1421 'partselect' 'mult_V_928' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1422 [1/1] (0.00ns)   --->   "%sext_ln17_812 = sext i11 %mult_V_928" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1422 'sext' 'sext_ln17_812' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1423 [1/1] (0.79ns)   --->   "%r_V_2130 = sub i19 0, i19 %sext_ln1273_294"   --->   Operation 1423 'sub' 'r_V_2130' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1424 [1/1] (0.00ns)   --->   "%mult_V_929 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2130, i32 5, i32 18"   --->   Operation 1424 'partselect' 'mult_V_929' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1425 [1/1] (0.00ns)   --->   "%shl_ln1273_192 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_177, i3 0"   --->   Operation 1425 'bitconcatenate' 'shl_ln1273_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1426 [1/1] (0.00ns)   --->   "%sext_ln1273_296 = sext i19 %shl_ln1273_192"   --->   Operation 1426 'sext' 'sext_ln1273_296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1427 [1/1] (0.00ns)   --->   "%shl_ln1273_193 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_177, i1 0"   --->   Operation 1427 'bitconcatenate' 'shl_ln1273_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1428 [1/1] (0.00ns)   --->   "%sext_ln1273_297 = sext i17 %shl_ln1273_193"   --->   Operation 1428 'sext' 'sext_ln1273_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1429 [1/1] (0.00ns)   --->   "%sext_ln1273_298 = sext i17 %shl_ln1273_193"   --->   Operation 1429 'sext' 'sext_ln1273_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1430 [1/1] (0.80ns)   --->   "%r_V_2131 = sub i20 %sext_ln1273_298, i20 %sext_ln1273_296"   --->   Operation 1430 'sub' 'r_V_2131' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1431 [1/1] (0.00ns)   --->   "%mult_V_930 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2131, i32 5, i32 19"   --->   Operation 1431 'partselect' 'mult_V_930' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1432 [1/1] (0.00ns)   --->   "%sext_ln818_171 = sext i15 %mult_V_930"   --->   Operation 1432 'sext' 'sext_ln818_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1433 [1/1] (1.94ns)   --->   "%r_V_2132 = mul i21 %sext_ln1273_289, i21 11"   --->   Operation 1433 'mul' 'r_V_2132' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1434 [1/1] (0.00ns)   --->   "%mult_V_931 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2132, i32 5, i32 20"   --->   Operation 1434 'partselect' 'mult_V_931' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1435 [1/1] (0.79ns)   --->   "%r_V_2133 = sub i18 0, i18 %sext_ln1273_297"   --->   Operation 1435 'sub' 'r_V_2133' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1436 [1/1] (0.00ns)   --->   "%mult_V_932 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2133, i32 5, i32 17"   --->   Operation 1436 'partselect' 'mult_V_932' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1437 [1/1] (0.00ns)   --->   "%sext_ln17_813 = sext i13 %mult_V_932" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1437 'sext' 'sext_ln17_813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1438 [1/1] (0.00ns)   --->   "%sext_ln17_814 = sext i13 %mult_V_932" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1438 'sext' 'sext_ln17_814' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1439 [1/1] (0.80ns)   --->   "%r_V_2134 = add i20 %sext_ln1273_296, i20 %sext_ln1273_292"   --->   Operation 1439 'add' 'r_V_2134' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1440 [1/1] (0.00ns)   --->   "%mult_V_933 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2134, i32 5, i32 19"   --->   Operation 1440 'partselect' 'mult_V_933' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1441 [1/1] (0.00ns)   --->   "%sext_ln818_172 = sext i15 %mult_V_933"   --->   Operation 1441 'sext' 'sext_ln818_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1442 [1/1] (0.00ns)   --->   "%mult_V_934 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_177, i32 4, i32 15"   --->   Operation 1442 'partselect' 'mult_V_934' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1443 [1/1] (0.00ns)   --->   "%sext_ln17_815 = sext i12 %mult_V_934" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1443 'sext' 'sext_ln17_815' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1444 [1/1] (0.80ns)   --->   "%r_V_2135 = sub i19 %r_V_2130, i19 %sext_ln1273_290"   --->   Operation 1444 'sub' 'r_V_2135' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1445 [1/1] (0.00ns)   --->   "%mult_V_935 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2135, i32 5, i32 18"   --->   Operation 1445 'partselect' 'mult_V_935' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1446 [1/1] (0.00ns)   --->   "%sext_ln17_816 = sext i14 %mult_V_935" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1446 'sext' 'sext_ln17_816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1447 [1/1] (0.00ns)   --->   "%mult_V_936 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_177, i32 3, i32 15"   --->   Operation 1447 'partselect' 'mult_V_936' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1448 [1/1] (0.00ns)   --->   "%sext_ln17_817 = sext i13 %mult_V_936" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1448 'sext' 'sext_ln17_817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1449 [1/1] (0.79ns)   --->   "%r_V_2136 = sub i19 %sext_ln1273_294, i19 %sext_ln1273_290"   --->   Operation 1449 'sub' 'r_V_2136' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1450 [1/1] (0.00ns)   --->   "%mult_V_937 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2136, i32 5, i32 18"   --->   Operation 1450 'partselect' 'mult_V_937' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1451 [1/1] (0.79ns)   --->   "%r_V_2137 = add i19 %sext_ln1273_294, i19 %sext_ln1273_290"   --->   Operation 1451 'add' 'r_V_2137' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1452 [1/1] (0.00ns)   --->   "%mult_V_938 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2137, i32 5, i32 18"   --->   Operation 1452 'partselect' 'mult_V_938' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1453 [1/1] (0.00ns)   --->   "%sext_ln818_173 = sext i14 %mult_V_938"   --->   Operation 1453 'sext' 'sext_ln818_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1454 [1/1] (0.79ns)   --->   "%r_V_2138 = sub i19 %sext_ln1273_290, i19 %sext_ln1273_294"   --->   Operation 1454 'sub' 'r_V_2138' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1455 [1/1] (0.00ns)   --->   "%mult_V_939 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2138, i32 5, i32 18"   --->   Operation 1455 'partselect' 'mult_V_939' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1456 [1/1] (0.00ns)   --->   "%sext_ln818_174 = sext i14 %mult_V_939"   --->   Operation 1456 'sext' 'sext_ln818_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1457 [1/1] (0.00ns)   --->   "%sext_ln17_819 = sext i14 %mult_V_939" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1457 'sext' 'sext_ln17_819' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1458 [1/1] (0.80ns)   --->   "%r_V_2139 = sub i20 %sext_ln1273_292, i20 %sext_ln1273_296"   --->   Operation 1458 'sub' 'r_V_2139' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1459 [1/1] (0.00ns)   --->   "%mult_V_940 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2139, i32 5, i32 19"   --->   Operation 1459 'partselect' 'mult_V_940' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1460 [1/1] (0.00ns)   --->   "%sext_ln818_175 = sext i15 %mult_V_940"   --->   Operation 1460 'sext' 'sext_ln818_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1461 [1/1] (0.80ns)   --->   "%r_V_2140 = sub i20 0, i20 %sext_ln1273_296"   --->   Operation 1461 'sub' 'r_V_2140' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1462 [1/1] (0.00ns)   --->   "%mult_V_941 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2140, i32 5, i32 19"   --->   Operation 1462 'partselect' 'mult_V_941' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1463 [1/1] (0.00ns)   --->   "%sext_ln818_176 = sext i15 %mult_V_941"   --->   Operation 1463 'sext' 'sext_ln818_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1464 [1/1] (0.80ns)   --->   "%r_V_2141 = sub i20 %sext_ln1273_296, i20 %sext_ln1273_298"   --->   Operation 1464 'sub' 'r_V_2141' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1465 [1/1] (0.00ns)   --->   "%mult_V_942 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2141, i32 5, i32 19"   --->   Operation 1465 'partselect' 'mult_V_942' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1466 [1/1] (0.00ns)   --->   "%sext_ln818_177 = sext i15 %mult_V_942"   --->   Operation 1466 'sext' 'sext_ln818_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1467 [1/1] (0.00ns)   --->   "%sext_ln1273_299 = sext i16 %p_read_176"   --->   Operation 1467 'sext' 'sext_ln1273_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1468 [1/1] (0.00ns)   --->   "%sext_ln1273_300 = sext i16 %p_read_176"   --->   Operation 1468 'sext' 'sext_ln1273_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1469 [1/1] (0.00ns)   --->   "%sext_ln1273_301 = sext i16 %p_read_176"   --->   Operation 1469 'sext' 'sext_ln1273_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1470 [1/1] (0.00ns)   --->   "%sext_ln1273_302 = sext i16 %p_read_176"   --->   Operation 1470 'sext' 'sext_ln1273_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1471 [1/1] (0.00ns)   --->   "%shl_ln1273_194 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_176, i2 0"   --->   Operation 1471 'bitconcatenate' 'shl_ln1273_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1472 [1/1] (0.00ns)   --->   "%sext_ln1273_304 = sext i18 %shl_ln1273_194"   --->   Operation 1472 'sext' 'sext_ln1273_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1473 [1/1] (0.79ns)   --->   "%r_V_2142 = sub i19 %sext_ln1273_302, i19 %sext_ln1273_304"   --->   Operation 1473 'sub' 'r_V_2142' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1474 [1/1] (0.00ns)   --->   "%mult_V_943 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2142, i32 5, i32 18"   --->   Operation 1474 'partselect' 'mult_V_943' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1475 [1/1] (0.00ns)   --->   "%sext_ln17_820 = sext i14 %mult_V_943" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1475 'sext' 'sext_ln17_820' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1476 [1/1] (0.79ns)   --->   "%r_V_2143 = sub i19 0, i19 %sext_ln1273_304"   --->   Operation 1476 'sub' 'r_V_2143' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1477 [1/1] (0.00ns)   --->   "%mult_V_944 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2143, i32 5, i32 18"   --->   Operation 1477 'partselect' 'mult_V_944' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1478 [1/1] (0.00ns)   --->   "%sext_ln17_821 = sext i14 %mult_V_944" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1478 'sext' 'sext_ln17_821' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1479 [1/1] (0.80ns)   --->   "%r_V_2144 = sub i19 %r_V_2143, i19 %sext_ln1273_302"   --->   Operation 1479 'sub' 'r_V_2144' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1480 [1/1] (0.00ns)   --->   "%mult_V_945 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2144, i32 5, i32 18"   --->   Operation 1480 'partselect' 'mult_V_945' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1481 [1/1] (0.00ns)   --->   "%sext_ln17_822 = sext i14 %mult_V_945" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1481 'sext' 'sext_ln17_822' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1482 [1/1] (0.79ns)   --->   "%r_V_2145 = sub i19 %sext_ln1273_304, i19 %sext_ln1273_302"   --->   Operation 1482 'sub' 'r_V_2145' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1483 [1/1] (0.00ns)   --->   "%mult_V_946 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2145, i32 5, i32 18"   --->   Operation 1483 'partselect' 'mult_V_946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1484 [1/1] (0.00ns)   --->   "%sext_ln17_823 = sext i14 %mult_V_946" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1484 'sext' 'sext_ln17_823' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1485 [1/1] (0.79ns)   --->   "%r_V_2146 = add i19 %sext_ln1273_304, i19 %sext_ln1273_302"   --->   Operation 1485 'add' 'r_V_2146' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1486 [1/1] (0.00ns)   --->   "%mult_V_947 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2146, i32 5, i32 18"   --->   Operation 1486 'partselect' 'mult_V_947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1487 [1/1] (0.00ns)   --->   "%sext_ln17_824 = sext i14 %mult_V_947" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1487 'sext' 'sext_ln17_824' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1488 [1/1] (0.00ns)   --->   "%mult_V_948 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_176, i32 3, i32 15"   --->   Operation 1488 'partselect' 'mult_V_948' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1489 [1/1] (0.00ns)   --->   "%sext_ln17_825 = sext i13 %mult_V_948" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1489 'sext' 'sext_ln17_825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1490 [1/1] (0.00ns)   --->   "%mult_V_949 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_176, i32 4, i32 15"   --->   Operation 1490 'partselect' 'mult_V_949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1491 [1/1] (0.00ns)   --->   "%sext_ln17_826 = sext i12 %mult_V_949" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1491 'sext' 'sext_ln17_826' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1492 [1/1] (0.00ns)   --->   "%sext_ln17_827 = sext i12 %mult_V_949" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1492 'sext' 'sext_ln17_827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1493 [1/1] (0.00ns)   --->   "%mult_V_950 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_176, i32 5, i32 15"   --->   Operation 1493 'partselect' 'mult_V_950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1494 [1/1] (0.00ns)   --->   "%sext_ln17_828 = sext i11 %mult_V_950" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1494 'sext' 'sext_ln17_828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1495 [1/1] (0.78ns)   --->   "%r_V_2147 = sub i17 0, i17 %sext_ln1273_301"   --->   Operation 1495 'sub' 'r_V_2147' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1496 [1/1] (0.00ns)   --->   "%mult_V_951 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2147, i32 5, i32 16"   --->   Operation 1496 'partselect' 'mult_V_951' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1497 [1/1] (0.00ns)   --->   "%sext_ln17_829 = sext i12 %mult_V_951" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1497 'sext' 'sext_ln17_829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1498 [1/1] (0.00ns)   --->   "%shl_ln1273_195 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_176, i3 0"   --->   Operation 1498 'bitconcatenate' 'shl_ln1273_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1499 [1/1] (0.00ns)   --->   "%sext_ln1273_305 = sext i19 %shl_ln1273_195"   --->   Operation 1499 'sext' 'sext_ln1273_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1500 [1/1] (0.80ns)   --->   "%r_V_2148 = sub i20 %sext_ln1273_305, i20 %sext_ln1273_300"   --->   Operation 1500 'sub' 'r_V_2148' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1501 [1/1] (0.00ns)   --->   "%mult_V_952 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2148, i32 5, i32 19"   --->   Operation 1501 'partselect' 'mult_V_952' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1502 [1/1] (0.00ns)   --->   "%sext_ln818_180 = sext i15 %mult_V_952"   --->   Operation 1502 'sext' 'sext_ln818_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1503 [1/1] (0.80ns)   --->   "%r_V_2149 = sub i20 %sext_ln1273_300, i20 %sext_ln1273_305"   --->   Operation 1503 'sub' 'r_V_2149' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1504 [1/1] (0.00ns)   --->   "%mult_V_953 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2149, i32 5, i32 19"   --->   Operation 1504 'partselect' 'mult_V_953' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1505 [1/1] (0.00ns)   --->   "%shl_ln1273_196 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_176, i1 0"   --->   Operation 1505 'bitconcatenate' 'shl_ln1273_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1506 [1/1] (0.00ns)   --->   "%sext_ln1273_306 = sext i17 %shl_ln1273_196"   --->   Operation 1506 'sext' 'sext_ln1273_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1507 [1/1] (0.80ns)   --->   "%r_V_2150 = sub i20 %sext_ln1273_306, i20 %sext_ln1273_305"   --->   Operation 1507 'sub' 'r_V_2150' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1508 [1/1] (0.00ns)   --->   "%mult_V_954 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2150, i32 5, i32 19"   --->   Operation 1508 'partselect' 'mult_V_954' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1509 [1/1] (0.00ns)   --->   "%sext_ln818_182 = sext i15 %mult_V_954"   --->   Operation 1509 'sext' 'sext_ln818_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1510 [1/1] (1.94ns)   --->   "%r_V_2151 = mul i21 %sext_ln1273_299, i21 2097141"   --->   Operation 1510 'mul' 'r_V_2151' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1511 [1/1] (0.00ns)   --->   "%mult_V_955 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2151, i32 5, i32 20"   --->   Operation 1511 'partselect' 'mult_V_955' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1512 [1/1] (0.00ns)   --->   "%sext_ln1273_307 = sext i16 %p_read_175"   --->   Operation 1512 'sext' 'sext_ln1273_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1513 [1/1] (0.00ns)   --->   "%sext_ln1273_308 = sext i16 %p_read_175"   --->   Operation 1513 'sext' 'sext_ln1273_308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1514 [1/1] (0.00ns)   --->   "%sext_ln1273_309 = sext i16 %p_read_175"   --->   Operation 1514 'sext' 'sext_ln1273_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1515 [1/1] (0.00ns)   --->   "%shl_ln1273_197 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_175, i2 0"   --->   Operation 1515 'bitconcatenate' 'shl_ln1273_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1516 [1/1] (0.00ns)   --->   "%sext_ln1273_311 = sext i18 %shl_ln1273_197"   --->   Operation 1516 'sext' 'sext_ln1273_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1517 [1/1] (0.79ns)   --->   "%r_V_2152 = sub i19 %sext_ln1273_311, i19 %sext_ln1273_309"   --->   Operation 1517 'sub' 'r_V_2152' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1518 [1/1] (0.00ns)   --->   "%mult_V_956 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2152, i32 5, i32 18"   --->   Operation 1518 'partselect' 'mult_V_956' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1519 [1/1] (0.00ns)   --->   "%sext_ln17_830 = sext i14 %mult_V_956" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1519 'sext' 'sext_ln17_830' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1520 [1/1] (0.79ns)   --->   "%r_V_2154 = sub i19 0, i19 %sext_ln1273_311"   --->   Operation 1520 'sub' 'r_V_2154' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1521 [1/1] (0.80ns)   --->   "%r_V_2153 = sub i19 %r_V_2154, i19 %sext_ln1273_309"   --->   Operation 1521 'sub' 'r_V_2153' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1522 [1/1] (0.00ns)   --->   "%mult_V_957 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2153, i32 5, i32 18"   --->   Operation 1522 'partselect' 'mult_V_957' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1523 [1/1] (0.00ns)   --->   "%sext_ln818_183 = sext i14 %mult_V_957"   --->   Operation 1523 'sext' 'sext_ln818_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1524 [1/1] (0.00ns)   --->   "%sext_ln17_831 = sext i14 %mult_V_957" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1524 'sext' 'sext_ln17_831' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1525 [1/1] (0.00ns)   --->   "%mult_V_958 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2154, i32 5, i32 18"   --->   Operation 1525 'partselect' 'mult_V_958' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1526 [1/1] (0.79ns)   --->   "%r_V_2155 = sub i19 %sext_ln1273_309, i19 %sext_ln1273_311"   --->   Operation 1526 'sub' 'r_V_2155' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1527 [1/1] (0.00ns)   --->   "%mult_V_959 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2155, i32 5, i32 18"   --->   Operation 1527 'partselect' 'mult_V_959' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1528 [1/1] (0.00ns)   --->   "%shl_ln1273_198 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_175, i1 0"   --->   Operation 1528 'bitconcatenate' 'shl_ln1273_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1529 [1/1] (0.00ns)   --->   "%sext_ln1273_313 = sext i17 %shl_ln1273_198"   --->   Operation 1529 'sext' 'sext_ln1273_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1530 [1/1] (0.00ns)   --->   "%sext_ln1273_314 = sext i17 %shl_ln1273_198"   --->   Operation 1530 'sext' 'sext_ln1273_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1531 [1/1] (0.79ns)   --->   "%r_V_2156 = sub i18 0, i18 %sext_ln1273_314"   --->   Operation 1531 'sub' 'r_V_2156' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1532 [1/1] (0.00ns)   --->   "%mult_V_960 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2156, i32 5, i32 17"   --->   Operation 1532 'partselect' 'mult_V_960' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1533 [1/1] (0.00ns)   --->   "%sext_ln17_832 = sext i13 %mult_V_960" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1533 'sext' 'sext_ln17_832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1534 [1/1] (0.00ns)   --->   "%shl_ln1273_199 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_175, i3 0"   --->   Operation 1534 'bitconcatenate' 'shl_ln1273_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1535 [1/1] (0.00ns)   --->   "%sext_ln1273_315 = sext i19 %shl_ln1273_199"   --->   Operation 1535 'sext' 'sext_ln1273_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1536 [1/1] (0.80ns)   --->   "%r_V_2157 = sub i20 %sext_ln1273_313, i20 %sext_ln1273_315"   --->   Operation 1536 'sub' 'r_V_2157' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1537 [1/1] (0.00ns)   --->   "%mult_V_961 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2157, i32 5, i32 19"   --->   Operation 1537 'partselect' 'mult_V_961' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1538 [1/1] (0.00ns)   --->   "%sext_ln818_186 = sext i15 %mult_V_961"   --->   Operation 1538 'sext' 'sext_ln818_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1539 [1/1] (0.78ns)   --->   "%r_V_2158 = sub i17 0, i17 %sext_ln1273_308"   --->   Operation 1539 'sub' 'r_V_2158' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1540 [1/1] (0.00ns)   --->   "%mult_V_962 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2158, i32 5, i32 16"   --->   Operation 1540 'partselect' 'mult_V_962' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1541 [1/1] (0.00ns)   --->   "%sext_ln17_833 = sext i12 %mult_V_962" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1541 'sext' 'sext_ln17_833' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1542 [1/1] (0.00ns)   --->   "%sext_ln17_834 = sext i12 %mult_V_962" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1542 'sext' 'sext_ln17_834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1543 [1/1] (0.00ns)   --->   "%mult_V_963 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_175, i32 5, i32 15"   --->   Operation 1543 'partselect' 'mult_V_963' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1544 [1/1] (0.00ns)   --->   "%sext_ln17_835 = sext i11 %mult_V_963" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1544 'sext' 'sext_ln17_835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1545 [1/1] (0.80ns)   --->   "%r_V_2159 = sub i20 %sext_ln1273_307, i20 %sext_ln1273_315"   --->   Operation 1545 'sub' 'r_V_2159' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1546 [1/1] (0.00ns)   --->   "%mult_V_964 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2159, i32 5, i32 19"   --->   Operation 1546 'partselect' 'mult_V_964' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1547 [1/1] (0.00ns)   --->   "%sext_ln818_187 = sext i15 %mult_V_964"   --->   Operation 1547 'sext' 'sext_ln818_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1548 [1/1] (0.00ns)   --->   "%mult_V_965 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %p_read_175, i32 2, i32 15"   --->   Operation 1548 'partselect' 'mult_V_965' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1549 [1/1] (0.00ns)   --->   "%sext_ln17_836 = sext i14 %mult_V_965" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1549 'sext' 'sext_ln17_836' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1550 [1/1] (0.00ns)   --->   "%sext_ln1273_316 = sext i16 %p_read_174"   --->   Operation 1550 'sext' 'sext_ln1273_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1551 [1/1] (0.00ns)   --->   "%sext_ln1273_317 = sext i16 %p_read_174"   --->   Operation 1551 'sext' 'sext_ln1273_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1552 [1/1] (0.00ns)   --->   "%shl_ln1273_200 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_174, i2 0"   --->   Operation 1552 'bitconcatenate' 'shl_ln1273_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1553 [1/1] (0.00ns)   --->   "%sext_ln1273_319 = sext i18 %shl_ln1273_200"   --->   Operation 1553 'sext' 'sext_ln1273_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1554 [1/1] (0.79ns)   --->   "%r_V_2160 = sub i19 0, i19 %sext_ln1273_319"   --->   Operation 1554 'sub' 'r_V_2160' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1555 [1/1] (0.00ns)   --->   "%mult_V_966 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2160, i32 5, i32 18"   --->   Operation 1555 'partselect' 'mult_V_966' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1556 [1/1] (0.00ns)   --->   "%sext_ln17_837 = sext i14 %mult_V_966" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1556 'sext' 'sext_ln17_837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1557 [1/1] (0.79ns)   --->   "%r_V_2161 = sub i19 %sext_ln1273_319, i19 %sext_ln1273_317"   --->   Operation 1557 'sub' 'r_V_2161' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1558 [1/1] (0.00ns)   --->   "%mult_V_967 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2161, i32 5, i32 18"   --->   Operation 1558 'partselect' 'mult_V_967' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1559 [1/1] (0.00ns)   --->   "%sext_ln17_838 = sext i14 %mult_V_967" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1559 'sext' 'sext_ln17_838' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1560 [1/1] (0.00ns)   --->   "%shl_ln1273_201 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_174, i3 0"   --->   Operation 1560 'bitconcatenate' 'shl_ln1273_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1561 [1/1] (0.00ns)   --->   "%sext_ln1273_320 = sext i19 %shl_ln1273_201"   --->   Operation 1561 'sext' 'sext_ln1273_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1562 [1/1] (0.80ns)   --->   "%r_V_2162 = sub i20 %sext_ln1273_316, i20 %sext_ln1273_320"   --->   Operation 1562 'sub' 'r_V_2162' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1563 [1/1] (0.00ns)   --->   "%mult_V_968 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2162, i32 5, i32 19"   --->   Operation 1563 'partselect' 'mult_V_968' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1564 [1/1] (0.00ns)   --->   "%sext_ln818_189 = sext i15 %mult_V_968"   --->   Operation 1564 'sext' 'sext_ln818_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1565 [1/1] (0.00ns)   --->   "%shl_ln1273_202 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_174, i1 0"   --->   Operation 1565 'bitconcatenate' 'shl_ln1273_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1566 [1/1] (0.00ns)   --->   "%sext_ln1273_321 = sext i17 %shl_ln1273_202"   --->   Operation 1566 'sext' 'sext_ln1273_321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1567 [1/1] (0.00ns)   --->   "%sext_ln1273_322 = sext i17 %shl_ln1273_202"   --->   Operation 1567 'sext' 'sext_ln1273_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1568 [1/1] (0.79ns)   --->   "%r_V_2163 = sub i18 0, i18 %sext_ln1273_322"   --->   Operation 1568 'sub' 'r_V_2163' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1569 [1/1] (0.00ns)   --->   "%mult_V_969 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2163, i32 5, i32 17"   --->   Operation 1569 'partselect' 'mult_V_969' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1570 [1/1] (0.00ns)   --->   "%sext_ln17_839 = sext i13 %mult_V_969" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1570 'sext' 'sext_ln17_839' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1571 [1/1] (0.79ns)   --->   "%r_V_2164 = add i19 %sext_ln1273_319, i19 %sext_ln1273_317"   --->   Operation 1571 'add' 'r_V_2164' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1572 [1/1] (0.00ns)   --->   "%mult_V_970 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2164, i32 5, i32 18"   --->   Operation 1572 'partselect' 'mult_V_970' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1573 [1/1] (0.00ns)   --->   "%sext_ln17_840 = sext i14 %mult_V_970" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1573 'sext' 'sext_ln17_840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1574 [1/1] (0.79ns)   --->   "%r_V_2165 = sub i19 %sext_ln1273_317, i19 %sext_ln1273_319"   --->   Operation 1574 'sub' 'r_V_2165' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1575 [1/1] (0.00ns)   --->   "%mult_V_971 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2165, i32 5, i32 18"   --->   Operation 1575 'partselect' 'mult_V_971' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1576 [1/1] (0.80ns)   --->   "%r_V_2166 = sub i20 %sext_ln1273_320, i20 %sext_ln1273_316"   --->   Operation 1576 'sub' 'r_V_2166' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1577 [1/1] (0.00ns)   --->   "%mult_V_972 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2166, i32 5, i32 19"   --->   Operation 1577 'partselect' 'mult_V_972' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1578 [1/1] (0.00ns)   --->   "%sext_ln818_191 = sext i15 %mult_V_972"   --->   Operation 1578 'sext' 'sext_ln818_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1579 [1/1] (0.00ns)   --->   "%mult_V_973 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_174, i32 3, i32 15"   --->   Operation 1579 'partselect' 'mult_V_973' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1580 [1/1] (0.00ns)   --->   "%sext_ln17_842 = sext i13 %mult_V_973" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1580 'sext' 'sext_ln17_842' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1581 [1/1] (0.00ns)   --->   "%mult_V_974 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %p_read_174, i32 2, i32 15"   --->   Operation 1581 'partselect' 'mult_V_974' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1582 [1/1] (0.80ns)   --->   "%r_V_2167 = sub i20 0, i20 %sext_ln1273_320"   --->   Operation 1582 'sub' 'r_V_2167' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1583 [1/1] (0.00ns)   --->   "%mult_V_975 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2167, i32 5, i32 19"   --->   Operation 1583 'partselect' 'mult_V_975' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1584 [1/1] (0.80ns)   --->   "%r_V_2168 = sub i20 %sext_ln1273_320, i20 %sext_ln1273_321"   --->   Operation 1584 'sub' 'r_V_2168' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1585 [1/1] (0.00ns)   --->   "%mult_V_976 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2168, i32 5, i32 19"   --->   Operation 1585 'partselect' 'mult_V_976' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1586 [1/1] (0.00ns)   --->   "%sext_ln818_194 = sext i15 %mult_V_976"   --->   Operation 1586 'sext' 'sext_ln818_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1587 [1/1] (0.80ns)   --->   "%r_V_2169 = add i20 %sext_ln1273_320, i20 %sext_ln1273_321"   --->   Operation 1587 'add' 'r_V_2169' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1588 [1/1] (0.00ns)   --->   "%mult_V_977 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2169, i32 5, i32 19"   --->   Operation 1588 'partselect' 'mult_V_977' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1589 [1/1] (0.00ns)   --->   "%sext_ln818_195 = sext i15 %mult_V_977"   --->   Operation 1589 'sext' 'sext_ln818_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1590 [1/1] (0.80ns)   --->   "%r_V_2170 = sub i19 %r_V_2160, i19 %sext_ln1273_317"   --->   Operation 1590 'sub' 'r_V_2170' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1591 [1/1] (0.00ns)   --->   "%mult_V_978 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2170, i32 5, i32 18"   --->   Operation 1591 'partselect' 'mult_V_978' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1592 [1/1] (0.00ns)   --->   "%sext_ln17_844 = sext i14 %mult_V_978" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1592 'sext' 'sext_ln17_844' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1593 [1/1] (0.00ns)   --->   "%sext_ln1273_324 = sext i16 %p_read_173"   --->   Operation 1593 'sext' 'sext_ln1273_324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1594 [1/1] (0.00ns)   --->   "%sext_ln1273_325 = sext i16 %p_read_173"   --->   Operation 1594 'sext' 'sext_ln1273_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1595 [1/1] (0.00ns)   --->   "%shl_ln1273_203 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_173, i3 0"   --->   Operation 1595 'bitconcatenate' 'shl_ln1273_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1596 [1/1] (0.00ns)   --->   "%sext_ln1273_326 = sext i19 %shl_ln1273_203"   --->   Operation 1596 'sext' 'sext_ln1273_326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1597 [1/1] (0.80ns)   --->   "%r_V_2171 = sub i20 %sext_ln1273_324, i20 %sext_ln1273_326"   --->   Operation 1597 'sub' 'r_V_2171' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1598 [1/1] (0.00ns)   --->   "%mult_V_979 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2171, i32 5, i32 19"   --->   Operation 1598 'partselect' 'mult_V_979' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1599 [1/1] (0.00ns)   --->   "%sext_ln818_197 = sext i15 %mult_V_979"   --->   Operation 1599 'sext' 'sext_ln818_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1600 [1/1] (0.00ns)   --->   "%shl_ln1273_204 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_173, i2 0"   --->   Operation 1600 'bitconcatenate' 'shl_ln1273_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1601 [1/1] (0.00ns)   --->   "%sext_ln1273_327 = sext i18 %shl_ln1273_204"   --->   Operation 1601 'sext' 'sext_ln1273_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1602 [1/1] (0.79ns)   --->   "%r_V_2172 = sub i19 %sext_ln1273_325, i19 %sext_ln1273_327"   --->   Operation 1602 'sub' 'r_V_2172' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1603 [1/1] (0.00ns)   --->   "%mult_V_980 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2172, i32 5, i32 18"   --->   Operation 1603 'partselect' 'mult_V_980' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1604 [1/1] (0.00ns)   --->   "%sext_ln818_198 = sext i14 %mult_V_980"   --->   Operation 1604 'sext' 'sext_ln818_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1605 [1/1] (0.00ns)   --->   "%sext_ln17_845 = sext i14 %mult_V_980" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1605 'sext' 'sext_ln17_845' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1606 [1/1] (0.00ns)   --->   "%shl_ln1273_205 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_173, i1 0"   --->   Operation 1606 'bitconcatenate' 'shl_ln1273_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1607 [1/1] (0.00ns)   --->   "%sext_ln1273_328 = sext i17 %shl_ln1273_205"   --->   Operation 1607 'sext' 'sext_ln1273_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1608 [1/1] (0.00ns)   --->   "%sext_ln1273_329 = sext i17 %shl_ln1273_205"   --->   Operation 1608 'sext' 'sext_ln1273_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1609 [1/1] (0.80ns)   --->   "%r_V_2173 = sub i20 %sext_ln1273_326, i20 %sext_ln1273_329"   --->   Operation 1609 'sub' 'r_V_2173' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1610 [1/1] (0.00ns)   --->   "%mult_V_981 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2173, i32 5, i32 19"   --->   Operation 1610 'partselect' 'mult_V_981' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1611 [1/1] (0.00ns)   --->   "%sext_ln818_199 = sext i15 %mult_V_981"   --->   Operation 1611 'sext' 'sext_ln818_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1612 [1/1] (0.79ns)   --->   "%r_V_2174 = sub i19 %sext_ln1273_327, i19 %sext_ln1273_325"   --->   Operation 1612 'sub' 'r_V_2174' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1613 [1/1] (0.00ns)   --->   "%mult_V_982 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2174, i32 5, i32 18"   --->   Operation 1613 'partselect' 'mult_V_982' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1614 [1/1] (0.00ns)   --->   "%sext_ln17_846 = sext i14 %mult_V_982" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1614 'sext' 'sext_ln17_846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1615 [1/1] (0.79ns)   --->   "%r_V_2175 = sub i18 0, i18 %sext_ln1273_328"   --->   Operation 1615 'sub' 'r_V_2175' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1616 [1/1] (0.00ns)   --->   "%mult_V_983 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2175, i32 5, i32 17"   --->   Operation 1616 'partselect' 'mult_V_983' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1617 [1/1] (0.00ns)   --->   "%sext_ln17_847 = sext i13 %mult_V_983" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1617 'sext' 'sext_ln17_847' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1618 [1/1] (0.00ns)   --->   "%sext_ln17_848 = sext i13 %mult_V_983" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1618 'sext' 'sext_ln17_848' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1619 [1/1] (0.79ns)   --->   "%r_V_2176 = add i19 %sext_ln1273_327, i19 %sext_ln1273_325"   --->   Operation 1619 'add' 'r_V_2176' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1620 [1/1] (0.00ns)   --->   "%mult_V_984 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2176, i32 5, i32 18"   --->   Operation 1620 'partselect' 'mult_V_984' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1621 [1/1] (0.00ns)   --->   "%sext_ln17_849 = sext i14 %mult_V_984" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1621 'sext' 'sext_ln17_849' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1622 [1/1] (0.79ns)   --->   "%r_V_2179 = sub i19 0, i19 %sext_ln1273_327"   --->   Operation 1622 'sub' 'r_V_2179' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1623 [1/1] (0.80ns)   --->   "%r_V_2177 = sub i19 %r_V_2179, i19 %sext_ln1273_325"   --->   Operation 1623 'sub' 'r_V_2177' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1624 [1/1] (0.00ns)   --->   "%mult_V_985 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2177, i32 5, i32 18"   --->   Operation 1624 'partselect' 'mult_V_985' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1625 [1/1] (0.80ns)   --->   "%r_V_2178 = sub i20 %sext_ln1273_326, i20 %sext_ln1273_324"   --->   Operation 1625 'sub' 'r_V_2178' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1626 [1/1] (0.00ns)   --->   "%mult_V_986 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2178, i32 5, i32 19"   --->   Operation 1626 'partselect' 'mult_V_986' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1627 [1/1] (0.00ns)   --->   "%sext_ln818_203 = sext i15 %mult_V_986"   --->   Operation 1627 'sext' 'sext_ln818_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1628 [1/1] (0.00ns)   --->   "%mult_V_987 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2179, i32 5, i32 18"   --->   Operation 1628 'partselect' 'mult_V_987' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1629 [1/1] (0.00ns)   --->   "%sext_ln17_851 = sext i14 %mult_V_987" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1629 'sext' 'sext_ln17_851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1630 [1/1] (0.00ns)   --->   "%mult_V_988 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_173, i32 4, i32 15"   --->   Operation 1630 'partselect' 'mult_V_988' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1631 [1/1] (0.00ns)   --->   "%sext_ln17_852 = sext i12 %mult_V_988" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1631 'sext' 'sext_ln17_852' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1632 [1/1] (0.00ns)   --->   "%sext_ln17_853 = sext i12 %mult_V_988" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1632 'sext' 'sext_ln17_853' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1633 [1/1] (0.00ns)   --->   "%mult_V_989 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_173, i32 3, i32 15"   --->   Operation 1633 'partselect' 'mult_V_989' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1634 [1/1] (0.00ns)   --->   "%sext_ln17_854 = sext i13 %mult_V_989" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1634 'sext' 'sext_ln17_854' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1635 [1/1] (0.80ns)   --->   "%r_V_2180 = add i20 %sext_ln1273_326, i20 %sext_ln1273_329"   --->   Operation 1635 'add' 'r_V_2180' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1636 [1/1] (0.00ns)   --->   "%mult_V_990 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2180, i32 5, i32 19"   --->   Operation 1636 'partselect' 'mult_V_990' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1637 [1/1] (0.00ns)   --->   "%sext_ln818_204 = sext i15 %mult_V_990"   --->   Operation 1637 'sext' 'sext_ln818_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1638 [1/1] (0.00ns)   --->   "%sext_ln1273_331 = sext i16 %p_read_172"   --->   Operation 1638 'sext' 'sext_ln1273_331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1639 [1/1] (0.00ns)   --->   "%sext_ln1273_332 = sext i16 %p_read_172"   --->   Operation 1639 'sext' 'sext_ln1273_332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1640 [1/1] (0.00ns)   --->   "%shl_ln1273_206 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_172, i2 0"   --->   Operation 1640 'bitconcatenate' 'shl_ln1273_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1641 [1/1] (0.00ns)   --->   "%sext_ln1273_334 = sext i18 %shl_ln1273_206"   --->   Operation 1641 'sext' 'sext_ln1273_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1642 [1/1] (0.79ns)   --->   "%r_V_2181 = sub i19 %sext_ln1273_334, i19 %sext_ln1273_332"   --->   Operation 1642 'sub' 'r_V_2181' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1643 [1/1] (0.00ns)   --->   "%mult_V_991 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2181, i32 5, i32 18"   --->   Operation 1643 'partselect' 'mult_V_991' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1644 [1/1] (0.79ns)   --->   "%r_V_2185 = sub i19 0, i19 %sext_ln1273_334"   --->   Operation 1644 'sub' 'r_V_2185' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1645 [1/1] (0.80ns)   --->   "%r_V_2182 = sub i19 %r_V_2185, i19 %sext_ln1273_332"   --->   Operation 1645 'sub' 'r_V_2182' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1646 [1/1] (0.00ns)   --->   "%mult_V_992 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2182, i32 5, i32 18"   --->   Operation 1646 'partselect' 'mult_V_992' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1647 [1/1] (0.00ns)   --->   "%mult_V_993 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_172, i32 4, i32 15"   --->   Operation 1647 'partselect' 'mult_V_993' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1648 [1/1] (0.00ns)   --->   "%sext_ln17_857 = sext i12 %mult_V_993" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1648 'sext' 'sext_ln17_857' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1649 [1/1] (0.79ns)   --->   "%r_V_2183 = add i19 %sext_ln1273_334, i19 %sext_ln1273_332"   --->   Operation 1649 'add' 'r_V_2183' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1650 [1/1] (0.00ns)   --->   "%mult_V_994 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2183, i32 5, i32 18"   --->   Operation 1650 'partselect' 'mult_V_994' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1651 [1/1] (0.79ns)   --->   "%r_V_2184 = sub i19 %sext_ln1273_332, i19 %sext_ln1273_334"   --->   Operation 1651 'sub' 'r_V_2184' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1652 [1/1] (0.00ns)   --->   "%mult_V_995 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2184, i32 5, i32 18"   --->   Operation 1652 'partselect' 'mult_V_995' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1653 [1/1] (0.00ns)   --->   "%mult_V_996 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2185, i32 5, i32 18"   --->   Operation 1653 'partselect' 'mult_V_996' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1654 [1/1] (0.00ns)   --->   "%sext_ln17_860 = sext i14 %mult_V_996" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1654 'sext' 'sext_ln17_860' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1655 [1/1] (0.00ns)   --->   "%shl_ln1273_207 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_172, i3 0"   --->   Operation 1655 'bitconcatenate' 'shl_ln1273_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1656 [1/1] (0.00ns)   --->   "%sext_ln1273_336 = sext i19 %shl_ln1273_207"   --->   Operation 1656 'sext' 'sext_ln1273_336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1657 [1/1] (0.00ns)   --->   "%shl_ln1273_208 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_172, i1 0"   --->   Operation 1657 'bitconcatenate' 'shl_ln1273_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1658 [1/1] (0.00ns)   --->   "%sext_ln1273_337 = sext i17 %shl_ln1273_208"   --->   Operation 1658 'sext' 'sext_ln1273_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1659 [1/1] (0.00ns)   --->   "%sext_ln1273_338 = sext i17 %shl_ln1273_208"   --->   Operation 1659 'sext' 'sext_ln1273_338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1660 [1/1] (0.80ns)   --->   "%r_V_2186 = sub i20 %sext_ln1273_338, i20 %sext_ln1273_336"   --->   Operation 1660 'sub' 'r_V_2186' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1661 [1/1] (0.00ns)   --->   "%mult_V_997 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2186, i32 5, i32 19"   --->   Operation 1661 'partselect' 'mult_V_997' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1662 [1/1] (0.00ns)   --->   "%sext_ln818_208 = sext i15 %mult_V_997"   --->   Operation 1662 'sext' 'sext_ln818_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1663 [1/1] (0.79ns)   --->   "%r_V_2187 = sub i18 0, i18 %sext_ln1273_337"   --->   Operation 1663 'sub' 'r_V_2187' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1664 [1/1] (0.00ns)   --->   "%mult_V_998 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2187, i32 5, i32 17"   --->   Operation 1664 'partselect' 'mult_V_998' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1665 [1/1] (0.00ns)   --->   "%sext_ln17_861 = sext i13 %mult_V_998" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1665 'sext' 'sext_ln17_861' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1666 [1/1] (0.00ns)   --->   "%mult_V_999 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_172, i32 3, i32 15"   --->   Operation 1666 'partselect' 'mult_V_999' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1667 [1/1] (0.00ns)   --->   "%sext_ln17_862 = sext i13 %mult_V_999" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1667 'sext' 'sext_ln17_862' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1668 [1/1] (0.80ns)   --->   "%r_V_2188 = add i20 %sext_ln1273_336, i20 %sext_ln1273_331"   --->   Operation 1668 'add' 'r_V_2188' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1669 [1/1] (0.00ns)   --->   "%mult_V_1000 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2188, i32 5, i32 19"   --->   Operation 1669 'partselect' 'mult_V_1000' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1670 [1/1] (0.00ns)   --->   "%sext_ln818_209 = sext i15 %mult_V_1000"   --->   Operation 1670 'sext' 'sext_ln818_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1671 [1/1] (0.00ns)   --->   "%sext_ln1273_339 = sext i16 %p_read_171"   --->   Operation 1671 'sext' 'sext_ln1273_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1672 [1/1] (0.00ns)   --->   "%sext_ln1273_340 = sext i16 %p_read_171"   --->   Operation 1672 'sext' 'sext_ln1273_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1673 [1/1] (0.00ns)   --->   "%shl_ln1273_209 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_171, i2 0"   --->   Operation 1673 'bitconcatenate' 'shl_ln1273_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1674 [1/1] (0.00ns)   --->   "%sext_ln1273_341 = sext i18 %shl_ln1273_209"   --->   Operation 1674 'sext' 'sext_ln1273_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1675 [1/1] (0.79ns)   --->   "%r_V_2189 = sub i19 0, i19 %sext_ln1273_341"   --->   Operation 1675 'sub' 'r_V_2189' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1676 [1/1] (0.00ns)   --->   "%mult_V_1001 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2189, i32 5, i32 18"   --->   Operation 1676 'partselect' 'mult_V_1001' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1677 [1/1] (0.80ns)   --->   "%r_V_2190 = sub i19 %r_V_2189, i19 %sext_ln1273_340"   --->   Operation 1677 'sub' 'r_V_2190' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1678 [1/1] (0.00ns)   --->   "%mult_V_1002 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2190, i32 5, i32 18"   --->   Operation 1678 'partselect' 'mult_V_1002' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1679 [1/1] (0.00ns)   --->   "%sext_ln17_864 = sext i14 %mult_V_1002" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1679 'sext' 'sext_ln17_864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1680 [1/1] (0.00ns)   --->   "%shl_ln1273_210 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_171, i3 0"   --->   Operation 1680 'bitconcatenate' 'shl_ln1273_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1681 [1/1] (0.00ns)   --->   "%sext_ln1273_342 = sext i19 %shl_ln1273_210"   --->   Operation 1681 'sext' 'sext_ln1273_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1682 [1/1] (0.80ns)   --->   "%r_V_2191 = add i20 %sext_ln1273_342, i20 %sext_ln1273_339"   --->   Operation 1682 'add' 'r_V_2191' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1683 [1/1] (0.00ns)   --->   "%mult_V_1003 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2191, i32 5, i32 19"   --->   Operation 1683 'partselect' 'mult_V_1003' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1684 [1/1] (0.00ns)   --->   "%sext_ln818_211 = sext i15 %mult_V_1003"   --->   Operation 1684 'sext' 'sext_ln818_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1685 [1/1] (0.00ns)   --->   "%shl_ln1273_211 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_171, i1 0"   --->   Operation 1685 'bitconcatenate' 'shl_ln1273_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1686 [1/1] (0.00ns)   --->   "%sext_ln1273_343 = sext i17 %shl_ln1273_211"   --->   Operation 1686 'sext' 'sext_ln1273_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1687 [1/1] (0.00ns)   --->   "%sext_ln1273_344 = sext i17 %shl_ln1273_211"   --->   Operation 1687 'sext' 'sext_ln1273_344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1688 [1/1] (0.79ns)   --->   "%r_V_2192 = sub i18 0, i18 %sext_ln1273_344"   --->   Operation 1688 'sub' 'r_V_2192' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1689 [1/1] (0.00ns)   --->   "%mult_V_1004 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2192, i32 5, i32 17"   --->   Operation 1689 'partselect' 'mult_V_1004' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1690 [1/1] (0.00ns)   --->   "%sext_ln17_865 = sext i13 %mult_V_1004" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1690 'sext' 'sext_ln17_865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1691 [1/1] (0.00ns)   --->   "%sext_ln17_866 = sext i13 %mult_V_1004" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1691 'sext' 'sext_ln17_866' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1692 [1/1] (0.80ns)   --->   "%r_V_2193 = sub i20 %sext_ln1273_342, i20 %sext_ln1273_343"   --->   Operation 1692 'sub' 'r_V_2193' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1693 [1/1] (0.00ns)   --->   "%mult_V_1005 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2193, i32 5, i32 19"   --->   Operation 1693 'partselect' 'mult_V_1005' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1694 [1/1] (0.00ns)   --->   "%sext_ln818_212 = sext i15 %mult_V_1005"   --->   Operation 1694 'sext' 'sext_ln818_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1695 [1/1] (0.00ns)   --->   "%mult_V_1006 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %p_read_171, i32 2, i32 15"   --->   Operation 1695 'partselect' 'mult_V_1006' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1696 [1/1] (0.00ns)   --->   "%sext_ln17_867 = sext i14 %mult_V_1006" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1696 'sext' 'sext_ln17_867' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1697 [1/1] (0.79ns)   --->   "%r_V_2194 = sub i19 %sext_ln1273_341, i19 %sext_ln1273_340"   --->   Operation 1697 'sub' 'r_V_2194' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1698 [1/1] (0.00ns)   --->   "%mult_V_1007 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2194, i32 5, i32 18"   --->   Operation 1698 'partselect' 'mult_V_1007' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1699 [1/1] (0.00ns)   --->   "%mult_V_1008 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_171, i32 4, i32 15"   --->   Operation 1699 'partselect' 'mult_V_1008' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1700 [1/1] (0.00ns)   --->   "%sext_ln17_869 = sext i12 %mult_V_1008" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1700 'sext' 'sext_ln17_869' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1701 [1/1] (0.00ns)   --->   "%mult_V_1009 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_171, i32 3, i32 15"   --->   Operation 1701 'partselect' 'mult_V_1009' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1702 [1/1] (0.00ns)   --->   "%sext_ln17_870 = sext i13 %mult_V_1009" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1702 'sext' 'sext_ln17_870' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1703 [1/1] (0.79ns)   --->   "%r_V_2195 = add i19 %sext_ln1273_341, i19 %sext_ln1273_340"   --->   Operation 1703 'add' 'r_V_2195' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1704 [1/1] (0.00ns)   --->   "%mult_V_1010 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2195, i32 5, i32 18"   --->   Operation 1704 'partselect' 'mult_V_1010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1705 [1/1] (0.00ns)   --->   "%sext_ln17_871 = sext i14 %mult_V_1010" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1705 'sext' 'sext_ln17_871' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1706 [1/1] (0.00ns)   --->   "%sext_ln1273_345 = sext i16 %p_read_170"   --->   Operation 1706 'sext' 'sext_ln1273_345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1707 [1/1] (0.00ns)   --->   "%sext_ln1273_346 = sext i16 %p_read_170"   --->   Operation 1707 'sext' 'sext_ln1273_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1708 [1/1] (0.00ns)   --->   "%sext_ln1273_347 = sext i16 %p_read_170"   --->   Operation 1708 'sext' 'sext_ln1273_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1709 [1/1] (0.00ns)   --->   "%shl_ln1273_212 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_170, i3 0"   --->   Operation 1709 'bitconcatenate' 'shl_ln1273_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1710 [1/1] (0.00ns)   --->   "%sext_ln1273_348 = sext i19 %shl_ln1273_212"   --->   Operation 1710 'sext' 'sext_ln1273_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1711 [1/1] (0.00ns)   --->   "%shl_ln1273_213 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_170, i1 0"   --->   Operation 1711 'bitconcatenate' 'shl_ln1273_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1712 [1/1] (0.00ns)   --->   "%sext_ln1273_349 = sext i17 %shl_ln1273_213"   --->   Operation 1712 'sext' 'sext_ln1273_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1713 [1/1] (0.00ns)   --->   "%sext_ln1273_350 = sext i17 %shl_ln1273_213"   --->   Operation 1713 'sext' 'sext_ln1273_350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1714 [1/1] (0.80ns)   --->   "%r_V_2196 = sub i20 %sext_ln1273_350, i20 %sext_ln1273_348"   --->   Operation 1714 'sub' 'r_V_2196' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1715 [1/1] (0.00ns)   --->   "%mult_V_1011 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2196, i32 5, i32 19"   --->   Operation 1715 'partselect' 'mult_V_1011' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1716 [1/1] (0.00ns)   --->   "%sext_ln818_214 = sext i15 %mult_V_1011"   --->   Operation 1716 'sext' 'sext_ln818_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1717 [1/1] (0.78ns)   --->   "%r_V_2197 = sub i17 0, i17 %sext_ln1273_346"   --->   Operation 1717 'sub' 'r_V_2197' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1718 [1/1] (0.00ns)   --->   "%mult_V_1012 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2197, i32 5, i32 16"   --->   Operation 1718 'partselect' 'mult_V_1012' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1719 [1/1] (0.00ns)   --->   "%sext_ln17_872 = sext i12 %mult_V_1012" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1719 'sext' 'sext_ln17_872' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1720 [1/1] (0.80ns)   --->   "%r_V_2198 = sub i20 %sext_ln1273_348, i20 %sext_ln1273_350"   --->   Operation 1720 'sub' 'r_V_2198' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1721 [1/1] (0.00ns)   --->   "%mult_V_1013 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2198, i32 5, i32 19"   --->   Operation 1721 'partselect' 'mult_V_1013' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1722 [1/1] (0.00ns)   --->   "%sext_ln818_215 = sext i15 %mult_V_1013"   --->   Operation 1722 'sext' 'sext_ln818_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1723 [1/1] (0.79ns)   --->   "%r_V_2199 = sub i18 0, i18 %sext_ln1273_349"   --->   Operation 1723 'sub' 'r_V_2199' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1724 [1/1] (0.00ns)   --->   "%mult_V_1014 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2199, i32 5, i32 17"   --->   Operation 1724 'partselect' 'mult_V_1014' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1725 [1/1] (0.00ns)   --->   "%sext_ln17_873 = sext i13 %mult_V_1014" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1725 'sext' 'sext_ln17_873' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1726 [1/1] (0.00ns)   --->   "%shl_ln1273_214 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_170, i2 0"   --->   Operation 1726 'bitconcatenate' 'shl_ln1273_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1727 [1/1] (0.00ns)   --->   "%sext_ln1273_351 = sext i18 %shl_ln1273_214"   --->   Operation 1727 'sext' 'sext_ln1273_351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1728 [1/1] (0.79ns)   --->   "%r_V_2200 = sub i19 %sext_ln1273_347, i19 %sext_ln1273_351"   --->   Operation 1728 'sub' 'r_V_2200' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1729 [1/1] (0.00ns)   --->   "%mult_V_1015 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2200, i32 5, i32 18"   --->   Operation 1729 'partselect' 'mult_V_1015' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1730 [1/1] (0.00ns)   --->   "%sext_ln17_874 = sext i14 %mult_V_1015" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1730 'sext' 'sext_ln17_874' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1731 [1/1] (0.00ns)   --->   "%mult_V_1016 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_170, i32 3, i32 15"   --->   Operation 1731 'partselect' 'mult_V_1016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1732 [1/1] (0.00ns)   --->   "%sext_ln17_875 = sext i13 %mult_V_1016" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1732 'sext' 'sext_ln17_875' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1733 [1/1] (0.00ns)   --->   "%sext_ln17_876 = sext i13 %mult_V_1016" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1733 'sext' 'sext_ln17_876' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1734 [1/1] (0.80ns)   --->   "%r_V_2201 = sub i20 0, i20 %sext_ln1273_348"   --->   Operation 1734 'sub' 'r_V_2201' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1735 [1/1] (0.00ns)   --->   "%mult_V_1017 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2201, i32 5, i32 19"   --->   Operation 1735 'partselect' 'mult_V_1017' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1736 [1/1] (0.00ns)   --->   "%sext_ln818_217 = sext i15 %mult_V_1017"   --->   Operation 1736 'sext' 'sext_ln818_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1737 [1/1] (0.80ns)   --->   "%r_V_2202 = sub i20 %sext_ln1273_348, i20 %sext_ln1273_345"   --->   Operation 1737 'sub' 'r_V_2202' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1738 [1/1] (0.00ns)   --->   "%mult_V_1018 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2202, i32 5, i32 19"   --->   Operation 1738 'partselect' 'mult_V_1018' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1739 [1/1] (0.00ns)   --->   "%sext_ln818_218 = sext i15 %mult_V_1018"   --->   Operation 1739 'sext' 'sext_ln818_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1740 [1/1] (0.79ns)   --->   "%r_V_2203 = sub i19 %sext_ln1273_351, i19 %sext_ln1273_347"   --->   Operation 1740 'sub' 'r_V_2203' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1741 [1/1] (0.00ns)   --->   "%mult_V_1019 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2203, i32 5, i32 18"   --->   Operation 1741 'partselect' 'mult_V_1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1742 [1/1] (0.00ns)   --->   "%sext_ln17_877 = sext i14 %mult_V_1019" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1742 'sext' 'sext_ln17_877' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1743 [1/1] (0.79ns)   --->   "%r_V_2204 = sub i19 0, i19 %sext_ln1273_351"   --->   Operation 1743 'sub' 'r_V_2204' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1744 [1/1] (0.00ns)   --->   "%mult_V_1020 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2204, i32 5, i32 18"   --->   Operation 1744 'partselect' 'mult_V_1020' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1745 [1/1] (0.00ns)   --->   "%sext_ln17_878 = sext i14 %mult_V_1020" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1745 'sext' 'sext_ln17_878' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1746 [1/1] (0.00ns)   --->   "%mult_V_1021 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %p_read_170, i32 2, i32 15"   --->   Operation 1746 'partselect' 'mult_V_1021' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1747 [1/1] (0.00ns)   --->   "%sext_ln818_220 = sext i16 %p_read40136"   --->   Operation 1747 'sext' 'sext_ln818_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1748 [1/1] (0.00ns)   --->   "%sext_ln818_221 = sext i16 %p_read40136"   --->   Operation 1748 'sext' 'sext_ln818_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1749 [1/1] (0.00ns)   --->   "%mult_V_1022 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read40136, i32 4, i32 15"   --->   Operation 1749 'partselect' 'mult_V_1022' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1750 [1/1] (0.00ns)   --->   "%sext_ln17_879 = sext i12 %mult_V_1022" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1750 'sext' 'sext_ln17_879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1751 [1/1] (0.00ns)   --->   "%shl_ln1273_215 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read40136, i2 0"   --->   Operation 1751 'bitconcatenate' 'shl_ln1273_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1752 [1/1] (0.00ns)   --->   "%sext_ln1273_352 = sext i18 %shl_ln1273_215"   --->   Operation 1752 'sext' 'sext_ln1273_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1753 [1/1] (0.79ns)   --->   "%r_V_2205 = sub i19 0, i19 %sext_ln1273_352"   --->   Operation 1753 'sub' 'r_V_2205' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1754 [1/1] (0.00ns)   --->   "%mult_V_1023 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2205, i32 5, i32 18"   --->   Operation 1754 'partselect' 'mult_V_1023' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1755 [1/1] (0.00ns)   --->   "%sext_ln17_880 = sext i14 %mult_V_1023" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1755 'sext' 'sext_ln17_880' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1756 [1/1] (0.79ns)   --->   "%r_V_2206 = add i19 %sext_ln1273_352, i19 %sext_ln818_221"   --->   Operation 1756 'add' 'r_V_2206' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1757 [1/1] (0.00ns)   --->   "%mult_V_1024 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2206, i32 5, i32 18"   --->   Operation 1757 'partselect' 'mult_V_1024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1758 [1/1] (0.00ns)   --->   "%mult_V_1025 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read40136, i32 3, i32 15"   --->   Operation 1758 'partselect' 'mult_V_1025' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1759 [1/1] (0.00ns)   --->   "%sext_ln17_882 = sext i13 %mult_V_1025" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1759 'sext' 'sext_ln17_882' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1760 [1/1] (0.00ns)   --->   "%mult_V_1026 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read40136, i32 5, i32 15"   --->   Operation 1760 'partselect' 'mult_V_1026' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1761 [1/1] (0.00ns)   --->   "%sext_ln17_883 = sext i11 %mult_V_1026" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1761 'sext' 'sext_ln17_883' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1762 [1/1] (0.79ns)   --->   "%r_V_2207 = sub i19 %sext_ln818_221, i19 %sext_ln1273_352"   --->   Operation 1762 'sub' 'r_V_2207' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1763 [1/1] (0.00ns)   --->   "%mult_V_1027 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2207, i32 5, i32 18"   --->   Operation 1763 'partselect' 'mult_V_1027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1764 [1/1] (0.00ns)   --->   "%sext_ln17_884 = sext i14 %mult_V_1027" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1764 'sext' 'sext_ln17_884' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1765 [1/1] (0.79ns)   --->   "%r_V_2208 = sub i19 %sext_ln1273_352, i19 %sext_ln818_221"   --->   Operation 1765 'sub' 'r_V_2208' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1766 [1/1] (0.00ns)   --->   "%mult_V_1028 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2208, i32 5, i32 18"   --->   Operation 1766 'partselect' 'mult_V_1028' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1767 [1/1] (0.00ns)   --->   "%sext_ln17_885 = sext i14 %mult_V_1028" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1767 'sext' 'sext_ln17_885' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1768 [1/1] (0.00ns)   --->   "%shl_ln1273_216 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read40136, i3 0"   --->   Operation 1768 'bitconcatenate' 'shl_ln1273_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1769 [1/1] (0.00ns)   --->   "%sext_ln1273_353 = sext i19 %shl_ln1273_216"   --->   Operation 1769 'sext' 'sext_ln1273_353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1770 [1/1] (0.00ns)   --->   "%shl_ln1273_217 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read40136, i1 0"   --->   Operation 1770 'bitconcatenate' 'shl_ln1273_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1771 [1/1] (0.00ns)   --->   "%sext_ln1273_354 = sext i17 %shl_ln1273_217"   --->   Operation 1771 'sext' 'sext_ln1273_354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1772 [1/1] (0.00ns)   --->   "%sext_ln1273_355 = sext i17 %shl_ln1273_217"   --->   Operation 1772 'sext' 'sext_ln1273_355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1773 [1/1] (0.80ns)   --->   "%r_V_2209 = sub i20 %sext_ln1273_353, i20 %sext_ln1273_355"   --->   Operation 1773 'sub' 'r_V_2209' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1774 [1/1] (0.00ns)   --->   "%mult_V_1029 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2209, i32 5, i32 19"   --->   Operation 1774 'partselect' 'mult_V_1029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1775 [1/1] (0.00ns)   --->   "%sext_ln818_222 = sext i15 %mult_V_1029"   --->   Operation 1775 'sext' 'sext_ln818_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1776 [1/1] (0.78ns)   --->   "%r_V_2210 = sub i17 0, i17 %sext_ln818_220"   --->   Operation 1776 'sub' 'r_V_2210' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1777 [1/1] (0.00ns)   --->   "%mult_V_1030 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2210, i32 5, i32 16"   --->   Operation 1777 'partselect' 'mult_V_1030' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1778 [1/1] (0.00ns)   --->   "%sext_ln17_886 = sext i12 %mult_V_1030" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1778 'sext' 'sext_ln17_886' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1779 [1/1] (0.80ns)   --->   "%r_V_2211 = sub i20 0, i20 %sext_ln1273_353"   --->   Operation 1779 'sub' 'r_V_2211' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1780 [1/1] (0.00ns)   --->   "%mult_V_1031 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2211, i32 5, i32 19"   --->   Operation 1780 'partselect' 'mult_V_1031' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1781 [1/1] (0.80ns)   --->   "%r_V_2212 = sub i19 %r_V_2205, i19 %sext_ln818_221"   --->   Operation 1781 'sub' 'r_V_2212' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1782 [1/1] (0.00ns)   --->   "%mult_V_1032 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2212, i32 5, i32 18"   --->   Operation 1782 'partselect' 'mult_V_1032' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1783 [1/1] (0.79ns)   --->   "%r_V_2213 = sub i18 0, i18 %sext_ln1273_354"   --->   Operation 1783 'sub' 'r_V_2213' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1784 [1/1] (0.00ns)   --->   "%mult_V_1033 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2213, i32 5, i32 17"   --->   Operation 1784 'partselect' 'mult_V_1033' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1785 [1/1] (0.00ns)   --->   "%sext_ln17_888 = sext i13 %mult_V_1033" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1785 'sext' 'sext_ln17_888' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1786 [1/1] (0.00ns)   --->   "%sext_ln1273_356 = sext i16 %p_read_169"   --->   Operation 1786 'sext' 'sext_ln1273_356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1787 [1/1] (0.00ns)   --->   "%sext_ln1273_357 = sext i16 %p_read_169"   --->   Operation 1787 'sext' 'sext_ln1273_357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1788 [1/1] (0.00ns)   --->   "%sext_ln1273_358 = sext i16 %p_read_169"   --->   Operation 1788 'sext' 'sext_ln1273_358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1789 [1/1] (0.00ns)   --->   "%shl_ln1273_218 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_169, i2 0"   --->   Operation 1789 'bitconcatenate' 'shl_ln1273_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1790 [1/1] (0.00ns)   --->   "%sext_ln1273_359 = sext i18 %shl_ln1273_218"   --->   Operation 1790 'sext' 'sext_ln1273_359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1791 [1/1] (0.79ns)   --->   "%r_V_2214 = sub i19 %sext_ln1273_359, i19 %sext_ln1273_358"   --->   Operation 1791 'sub' 'r_V_2214' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1792 [1/1] (0.00ns)   --->   "%mult_V_1034 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2214, i32 5, i32 18"   --->   Operation 1792 'partselect' 'mult_V_1034' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1793 [1/1] (0.00ns)   --->   "%mult_V_1035 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_169, i32 3, i32 15"   --->   Operation 1793 'partselect' 'mult_V_1035' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1794 [1/1] (0.00ns)   --->   "%sext_ln17_890 = sext i13 %mult_V_1035" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1794 'sext' 'sext_ln17_890' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1795 [1/1] (0.78ns)   --->   "%r_V_2215 = sub i17 0, i17 %sext_ln1273_357"   --->   Operation 1795 'sub' 'r_V_2215' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1796 [1/1] (0.00ns)   --->   "%mult_V_1036 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2215, i32 5, i32 16"   --->   Operation 1796 'partselect' 'mult_V_1036' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1797 [1/1] (0.00ns)   --->   "%sext_ln17_891 = sext i12 %mult_V_1036" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1797 'sext' 'sext_ln17_891' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1798 [1/1] (0.79ns)   --->   "%r_V_2216 = sub i19 %sext_ln1273_358, i19 %sext_ln1273_359"   --->   Operation 1798 'sub' 'r_V_2216' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1799 [1/1] (0.00ns)   --->   "%mult_V_1037 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2216, i32 5, i32 18"   --->   Operation 1799 'partselect' 'mult_V_1037' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1800 [1/1] (0.00ns)   --->   "%mult_V_1038 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_169, i32 4, i32 15"   --->   Operation 1800 'partselect' 'mult_V_1038' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1801 [1/1] (0.00ns)   --->   "%sext_ln17_893 = sext i12 %mult_V_1038" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1801 'sext' 'sext_ln17_893' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1802 [1/1] (0.00ns)   --->   "%sext_ln17_894 = sext i12 %mult_V_1038" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1802 'sext' 'sext_ln17_894' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1803 [1/1] (0.00ns)   --->   "%mult_V_1039 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_169, i32 5, i32 15"   --->   Operation 1803 'partselect' 'mult_V_1039' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1804 [1/1] (0.00ns)   --->   "%sext_ln17_895 = sext i11 %mult_V_1039" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1804 'sext' 'sext_ln17_895' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1805 [1/1] (0.00ns)   --->   "%shl_ln1273_219 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_169, i3 0"   --->   Operation 1805 'bitconcatenate' 'shl_ln1273_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1806 [1/1] (0.00ns)   --->   "%sext_ln1273_360 = sext i19 %shl_ln1273_219"   --->   Operation 1806 'sext' 'sext_ln1273_360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1807 [1/1] (0.00ns)   --->   "%shl_ln1273_220 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_169, i1 0"   --->   Operation 1807 'bitconcatenate' 'shl_ln1273_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1808 [1/1] (0.00ns)   --->   "%sext_ln1273_361 = sext i17 %shl_ln1273_220"   --->   Operation 1808 'sext' 'sext_ln1273_361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1809 [1/1] (0.00ns)   --->   "%sext_ln1273_362 = sext i17 %shl_ln1273_220"   --->   Operation 1809 'sext' 'sext_ln1273_362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1810 [1/1] (0.80ns)   --->   "%r_V_2217 = sub i20 %sext_ln1273_360, i20 %sext_ln1273_362"   --->   Operation 1810 'sub' 'r_V_2217' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1811 [1/1] (0.00ns)   --->   "%mult_V_1040 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2217, i32 5, i32 19"   --->   Operation 1811 'partselect' 'mult_V_1040' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1812 [1/1] (0.79ns)   --->   "%r_V_2218 = sub i19 0, i19 %sext_ln1273_359"   --->   Operation 1812 'sub' 'r_V_2218' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1813 [1/1] (0.00ns)   --->   "%mult_V_1041 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2218, i32 5, i32 18"   --->   Operation 1813 'partselect' 'mult_V_1041' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1814 [1/1] (0.80ns)   --->   "%r_V_2219 = sub i20 %sext_ln1273_362, i20 %sext_ln1273_360"   --->   Operation 1814 'sub' 'r_V_2219' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1815 [1/1] (0.00ns)   --->   "%mult_V_1042 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2219, i32 5, i32 19"   --->   Operation 1815 'partselect' 'mult_V_1042' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1816 [1/1] (0.00ns)   --->   "%sext_ln818_227 = sext i15 %mult_V_1042"   --->   Operation 1816 'sext' 'sext_ln818_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1817 [1/1] (0.79ns)   --->   "%r_V_2220 = add i19 %sext_ln1273_359, i19 %sext_ln1273_358"   --->   Operation 1817 'add' 'r_V_2220' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1818 [1/1] (0.00ns)   --->   "%mult_V_1043 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2220, i32 5, i32 18"   --->   Operation 1818 'partselect' 'mult_V_1043' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1819 [1/1] (0.00ns)   --->   "%sext_ln17_897 = sext i14 %mult_V_1043" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1819 'sext' 'sext_ln17_897' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1820 [1/1] (0.80ns)   --->   "%r_V_2221 = sub i19 %r_V_2218, i19 %sext_ln1273_358"   --->   Operation 1820 'sub' 'r_V_2221' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1821 [1/1] (0.00ns)   --->   "%mult_V_1044 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2221, i32 5, i32 18"   --->   Operation 1821 'partselect' 'mult_V_1044' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1822 [1/1] (0.00ns)   --->   "%sext_ln17_898 = sext i14 %mult_V_1044" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1822 'sext' 'sext_ln17_898' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1823 [1/1] (0.80ns)   --->   "%r_V_2222 = sub i20 %sext_ln1273_356, i20 %sext_ln1273_360"   --->   Operation 1823 'sub' 'r_V_2222' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1824 [1/1] (0.00ns)   --->   "%mult_V_1045 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2222, i32 5, i32 19"   --->   Operation 1824 'partselect' 'mult_V_1045' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1825 [1/1] (0.00ns)   --->   "%sext_ln818_228 = sext i15 %mult_V_1045"   --->   Operation 1825 'sext' 'sext_ln818_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1826 [1/1] (0.79ns)   --->   "%r_V_2223 = sub i18 0, i18 %sext_ln1273_361"   --->   Operation 1826 'sub' 'r_V_2223' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1827 [1/1] (0.00ns)   --->   "%mult_V_1046 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2223, i32 5, i32 17"   --->   Operation 1827 'partselect' 'mult_V_1046' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1828 [1/1] (0.00ns)   --->   "%sext_ln17_899 = sext i13 %mult_V_1046" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1828 'sext' 'sext_ln17_899' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1829 [1/1] (0.00ns)   --->   "%sext_ln818_229 = sext i16 %p_read_168"   --->   Operation 1829 'sext' 'sext_ln818_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1830 [1/1] (0.00ns)   --->   "%sext_ln818_230 = sext i16 %p_read_168"   --->   Operation 1830 'sext' 'sext_ln818_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1831 [1/1] (0.00ns)   --->   "%mult_V_1047 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_168, i32 3, i32 15"   --->   Operation 1831 'partselect' 'mult_V_1047' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1832 [1/1] (0.00ns)   --->   "%sext_ln17_900 = sext i13 %mult_V_1047" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1832 'sext' 'sext_ln17_900' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1833 [1/1] (0.00ns)   --->   "%sext_ln17_901 = sext i13 %mult_V_1047" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1833 'sext' 'sext_ln17_901' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1834 [1/1] (0.00ns)   --->   "%shl_ln1273_221 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_168, i2 0"   --->   Operation 1834 'bitconcatenate' 'shl_ln1273_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1835 [1/1] (0.00ns)   --->   "%sext_ln1273_363 = sext i18 %shl_ln1273_221"   --->   Operation 1835 'sext' 'sext_ln1273_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1836 [1/1] (0.79ns)   --->   "%r_V_2224 = sub i19 %sext_ln1273_363, i19 %sext_ln818_230"   --->   Operation 1836 'sub' 'r_V_2224' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1837 [1/1] (0.00ns)   --->   "%mult_V_1048 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2224, i32 5, i32 18"   --->   Operation 1837 'partselect' 'mult_V_1048' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1838 [1/1] (0.00ns)   --->   "%sext_ln17_902 = sext i14 %mult_V_1048" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1838 'sext' 'sext_ln17_902' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1839 [1/1] (0.00ns)   --->   "%shl_ln1273_222 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_168, i1 0"   --->   Operation 1839 'bitconcatenate' 'shl_ln1273_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1840 [1/1] (0.00ns)   --->   "%sext_ln1273_364 = sext i17 %shl_ln1273_222"   --->   Operation 1840 'sext' 'sext_ln1273_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1841 [1/1] (0.79ns)   --->   "%r_V_2225 = sub i18 0, i18 %sext_ln1273_364"   --->   Operation 1841 'sub' 'r_V_2225' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1842 [1/1] (0.00ns)   --->   "%mult_V_1049 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2225, i32 5, i32 17"   --->   Operation 1842 'partselect' 'mult_V_1049' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1843 [1/1] (0.00ns)   --->   "%sext_ln17_903 = sext i13 %mult_V_1049" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1843 'sext' 'sext_ln17_903' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1844 [1/1] (0.00ns)   --->   "%sext_ln17_904 = sext i13 %mult_V_1049" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1844 'sext' 'sext_ln17_904' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1845 [1/1] (0.79ns)   --->   "%r_V_2227 = sub i19 0, i19 %sext_ln1273_363"   --->   Operation 1845 'sub' 'r_V_2227' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1846 [1/1] (0.80ns)   --->   "%r_V_2226 = sub i19 %r_V_2227, i19 %sext_ln818_230"   --->   Operation 1846 'sub' 'r_V_2226' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1847 [1/1] (0.00ns)   --->   "%mult_V_1050 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2226, i32 5, i32 18"   --->   Operation 1847 'partselect' 'mult_V_1050' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1848 [1/1] (0.00ns)   --->   "%sext_ln17_905 = sext i14 %mult_V_1050" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1848 'sext' 'sext_ln17_905' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1849 [1/1] (0.00ns)   --->   "%mult_V_1051 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2227, i32 5, i32 18"   --->   Operation 1849 'partselect' 'mult_V_1051' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1850 [1/1] (0.00ns)   --->   "%sext_ln17_906 = sext i14 %mult_V_1051" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1850 'sext' 'sext_ln17_906' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1851 [1/1] (0.00ns)   --->   "%mult_V_1052 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_168, i32 4, i32 15"   --->   Operation 1851 'partselect' 'mult_V_1052' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1852 [1/1] (0.00ns)   --->   "%sext_ln17_907 = sext i12 %mult_V_1052" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1852 'sext' 'sext_ln17_907' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1853 [1/1] (0.00ns)   --->   "%sext_ln17_908 = sext i12 %mult_V_1052" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1853 'sext' 'sext_ln17_908' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1854 [1/1] (0.78ns)   --->   "%r_V_2228 = sub i17 0, i17 %sext_ln818_229"   --->   Operation 1854 'sub' 'r_V_2228' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1855 [1/1] (0.00ns)   --->   "%mult_V_1053 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2228, i32 5, i32 16"   --->   Operation 1855 'partselect' 'mult_V_1053' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1856 [1/1] (0.00ns)   --->   "%sext_ln17_909 = sext i12 %mult_V_1053" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1856 'sext' 'sext_ln17_909' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1857 [1/1] (0.00ns)   --->   "%sext_ln1273_365 = sext i16 %p_read_167"   --->   Operation 1857 'sext' 'sext_ln1273_365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1858 [1/1] (0.00ns)   --->   "%sext_ln1273_366 = sext i16 %p_read_167"   --->   Operation 1858 'sext' 'sext_ln1273_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1859 [1/1] (0.00ns)   --->   "%sext_ln1273_367 = sext i16 %p_read_167"   --->   Operation 1859 'sext' 'sext_ln1273_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1860 [1/1] (0.00ns)   --->   "%shl_ln1273_223 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_167, i2 0"   --->   Operation 1860 'bitconcatenate' 'shl_ln1273_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1861 [1/1] (0.00ns)   --->   "%sext_ln1273_368 = sext i18 %shl_ln1273_223"   --->   Operation 1861 'sext' 'sext_ln1273_368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1862 [1/1] (0.79ns)   --->   "%r_V_2229 = sub i19 %sext_ln1273_368, i19 %sext_ln1273_367"   --->   Operation 1862 'sub' 'r_V_2229' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1863 [1/1] (0.00ns)   --->   "%mult_V_1054 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2229, i32 5, i32 18"   --->   Operation 1863 'partselect' 'mult_V_1054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1864 [1/1] (0.00ns)   --->   "%sext_ln17_910 = sext i14 %mult_V_1054" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1864 'sext' 'sext_ln17_910' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1865 [1/1] (0.79ns)   --->   "%r_V_2230 = sub i19 0, i19 %sext_ln1273_368"   --->   Operation 1865 'sub' 'r_V_2230' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1866 [1/1] (0.00ns)   --->   "%mult_V_1055 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2230, i32 5, i32 18"   --->   Operation 1866 'partselect' 'mult_V_1055' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1867 [1/1] (0.00ns)   --->   "%sext_ln17_911 = sext i14 %mult_V_1055" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1867 'sext' 'sext_ln17_911' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1868 [1/1] (0.00ns)   --->   "%shl_ln1273_224 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_167, i1 0"   --->   Operation 1868 'bitconcatenate' 'shl_ln1273_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1869 [1/1] (0.00ns)   --->   "%sext_ln1273_369 = sext i17 %shl_ln1273_224"   --->   Operation 1869 'sext' 'sext_ln1273_369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1870 [1/1] (0.79ns)   --->   "%r_V_2231 = sub i18 0, i18 %sext_ln1273_369"   --->   Operation 1870 'sub' 'r_V_2231' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1871 [1/1] (0.00ns)   --->   "%mult_V_1056 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2231, i32 5, i32 17"   --->   Operation 1871 'partselect' 'mult_V_1056' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1872 [1/1] (0.00ns)   --->   "%sext_ln17_912 = sext i13 %mult_V_1056" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1872 'sext' 'sext_ln17_912' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1873 [1/1] (0.00ns)   --->   "%sext_ln17_913 = sext i13 %mult_V_1056" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1873 'sext' 'sext_ln17_913' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1874 [1/1] (0.00ns)   --->   "%mult_V_1057 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_167, i32 4, i32 15"   --->   Operation 1874 'partselect' 'mult_V_1057' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1875 [1/1] (0.00ns)   --->   "%sext_ln17_914 = sext i12 %mult_V_1057" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1875 'sext' 'sext_ln17_914' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1876 [1/1] (0.79ns)   --->   "%r_V_2232 = add i19 %sext_ln1273_368, i19 %sext_ln1273_367"   --->   Operation 1876 'add' 'r_V_2232' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1877 [1/1] (0.00ns)   --->   "%mult_V_1058 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2232, i32 5, i32 18"   --->   Operation 1877 'partselect' 'mult_V_1058' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1878 [1/1] (0.00ns)   --->   "%sext_ln17_915 = sext i14 %mult_V_1058" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1878 'sext' 'sext_ln17_915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1879 [1/1] (0.78ns)   --->   "%r_V_2233 = sub i17 0, i17 %sext_ln1273_366"   --->   Operation 1879 'sub' 'r_V_2233' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1880 [1/1] (0.00ns)   --->   "%mult_V_1059 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2233, i32 5, i32 16"   --->   Operation 1880 'partselect' 'mult_V_1059' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1881 [1/1] (0.00ns)   --->   "%sext_ln17_916 = sext i12 %mult_V_1059" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1881 'sext' 'sext_ln17_916' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1882 [1/1] (0.00ns)   --->   "%mult_V_1060 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_167, i32 5, i32 15"   --->   Operation 1882 'partselect' 'mult_V_1060' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1883 [1/1] (0.00ns)   --->   "%sext_ln17_917 = sext i11 %mult_V_1060" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1883 'sext' 'sext_ln17_917' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1884 [1/1] (0.00ns)   --->   "%shl_ln1273_225 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_167, i3 0"   --->   Operation 1884 'bitconcatenate' 'shl_ln1273_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1885 [1/1] (0.00ns)   --->   "%sext_ln1273_370 = sext i19 %shl_ln1273_225"   --->   Operation 1885 'sext' 'sext_ln1273_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1886 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_648 = sub i20 0, i20 %sext_ln1273_370"   --->   Operation 1886 'sub' 'sub_ln1273_648' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1887 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2234 = sub i20 %sub_ln1273_648, i20 %sext_ln1273_365"   --->   Operation 1887 'sub' 'r_V_2234' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1888 [1/1] (0.00ns)   --->   "%mult_V_1061 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2234, i32 5, i32 19"   --->   Operation 1888 'partselect' 'mult_V_1061' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1889 [1/1] (0.00ns)   --->   "%sext_ln818_234 = sext i15 %mult_V_1061"   --->   Operation 1889 'sext' 'sext_ln818_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1890 [1/1] (0.00ns)   --->   "%mult_V_1062 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %p_read_167, i32 2, i32 15"   --->   Operation 1890 'partselect' 'mult_V_1062' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1891 [1/1] (0.00ns)   --->   "%sext_ln17_918 = sext i14 %mult_V_1062" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1891 'sext' 'sext_ln17_918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1892 [1/1] (0.00ns)   --->   "%mult_V_1063 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_167, i32 3, i32 15"   --->   Operation 1892 'partselect' 'mult_V_1063' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1893 [1/1] (0.00ns)   --->   "%sext_ln17_919 = sext i13 %mult_V_1063" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1893 'sext' 'sext_ln17_919' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1894 [1/1] (0.00ns)   --->   "%sext_ln1273_371 = sext i16 %p_read_166"   --->   Operation 1894 'sext' 'sext_ln1273_371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1895 [1/1] (0.00ns)   --->   "%sext_ln1273_372 = sext i16 %p_read_166"   --->   Operation 1895 'sext' 'sext_ln1273_372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1896 [1/1] (0.00ns)   --->   "%shl_ln1273_226 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_166, i2 0"   --->   Operation 1896 'bitconcatenate' 'shl_ln1273_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1897 [1/1] (0.00ns)   --->   "%sext_ln1273_373 = sext i18 %shl_ln1273_226"   --->   Operation 1897 'sext' 'sext_ln1273_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1898 [1/1] (0.79ns)   --->   "%r_V_2235 = sub i19 0, i19 %sext_ln1273_373"   --->   Operation 1898 'sub' 'r_V_2235' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1899 [1/1] (0.00ns)   --->   "%mult_V_1064 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2235, i32 5, i32 18"   --->   Operation 1899 'partselect' 'mult_V_1064' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1900 [1/1] (0.00ns)   --->   "%sext_ln17_920 = sext i14 %mult_V_1064" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1900 'sext' 'sext_ln17_920' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1901 [1/1] (0.00ns)   --->   "%mult_V_1065 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_166, i32 4, i32 15"   --->   Operation 1901 'partselect' 'mult_V_1065' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1902 [1/1] (0.00ns)   --->   "%sext_ln17_921 = sext i12 %mult_V_1065" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1902 'sext' 'sext_ln17_921' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1903 [1/1] (0.78ns)   --->   "%r_V_2236 = sub i17 0, i17 %sext_ln1273_372"   --->   Operation 1903 'sub' 'r_V_2236' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1904 [1/1] (0.00ns)   --->   "%mult_V_1066 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2236, i32 5, i32 16"   --->   Operation 1904 'partselect' 'mult_V_1066' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1905 [1/1] (0.00ns)   --->   "%sext_ln17_922 = sext i12 %mult_V_1066" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1905 'sext' 'sext_ln17_922' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1906 [1/1] (0.79ns)   --->   "%r_V_2237 = sub i19 %sext_ln1273_371, i19 %sext_ln1273_373"   --->   Operation 1906 'sub' 'r_V_2237' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1907 [1/1] (0.00ns)   --->   "%mult_V_1067 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2237, i32 5, i32 18"   --->   Operation 1907 'partselect' 'mult_V_1067' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1908 [1/1] (0.00ns)   --->   "%shl_ln1273_227 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_166, i3 0"   --->   Operation 1908 'bitconcatenate' 'shl_ln1273_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1909 [1/1] (0.00ns)   --->   "%sext_ln1273_374 = sext i19 %shl_ln1273_227"   --->   Operation 1909 'sext' 'sext_ln1273_374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1910 [1/1] (0.00ns)   --->   "%shl_ln1273_228 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_166, i1 0"   --->   Operation 1910 'bitconcatenate' 'shl_ln1273_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1911 [1/1] (0.00ns)   --->   "%sext_ln1273_375 = sext i17 %shl_ln1273_228"   --->   Operation 1911 'sext' 'sext_ln1273_375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1912 [1/1] (0.80ns)   --->   "%r_V_2238 = sub i20 %sext_ln1273_374, i20 %sext_ln1273_375"   --->   Operation 1912 'sub' 'r_V_2238' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1913 [1/1] (0.00ns)   --->   "%mult_V_1068 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2238, i32 5, i32 19"   --->   Operation 1913 'partselect' 'mult_V_1068' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1914 [1/1] (0.00ns)   --->   "%sext_ln818_236 = sext i15 %mult_V_1068"   --->   Operation 1914 'sext' 'sext_ln818_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1915 [1/1] (0.80ns)   --->   "%r_V_2239 = sub i19 %r_V_2235, i19 %sext_ln1273_371"   --->   Operation 1915 'sub' 'r_V_2239' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1916 [1/1] (0.00ns)   --->   "%mult_V_1069 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2239, i32 5, i32 18"   --->   Operation 1916 'partselect' 'mult_V_1069' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1917 [1/1] (0.00ns)   --->   "%sext_ln818_237 = sext i14 %mult_V_1069"   --->   Operation 1917 'sext' 'sext_ln818_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1918 [1/1] (0.00ns)   --->   "%sext_ln17_923 = sext i14 %mult_V_1069" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1918 'sext' 'sext_ln17_923' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1919 [1/1] (0.00ns)   --->   "%sext_ln818_238 = sext i16 %p_read_165"   --->   Operation 1919 'sext' 'sext_ln818_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1920 [1/1] (0.00ns)   --->   "%sext_ln818_239 = sext i16 %p_read_165"   --->   Operation 1920 'sext' 'sext_ln818_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1921 [1/1] (0.00ns)   --->   "%mult_V_1070 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_165, i32 4, i32 15"   --->   Operation 1921 'partselect' 'mult_V_1070' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1922 [1/1] (0.00ns)   --->   "%sext_ln17_924 = sext i12 %mult_V_1070" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1922 'sext' 'sext_ln17_924' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1923 [1/1] (0.00ns)   --->   "%shl_ln1273_229 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_165, i3 0"   --->   Operation 1923 'bitconcatenate' 'shl_ln1273_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1924 [1/1] (0.00ns)   --->   "%sext_ln1273_376 = sext i19 %shl_ln1273_229"   --->   Operation 1924 'sext' 'sext_ln1273_376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1925 [1/1] (0.00ns)   --->   "%shl_ln1273_230 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_165, i1 0"   --->   Operation 1925 'bitconcatenate' 'shl_ln1273_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1926 [1/1] (0.00ns)   --->   "%sext_ln1273_377 = sext i17 %shl_ln1273_230"   --->   Operation 1926 'sext' 'sext_ln1273_377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1927 [1/1] (0.00ns)   --->   "%sext_ln1273_378 = sext i17 %shl_ln1273_230"   --->   Operation 1927 'sext' 'sext_ln1273_378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1928 [1/1] (0.80ns)   --->   "%r_V_2240 = sub i20 %sext_ln1273_376, i20 %sext_ln1273_378"   --->   Operation 1928 'sub' 'r_V_2240' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1929 [1/1] (0.00ns)   --->   "%mult_V_1071 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2240, i32 5, i32 19"   --->   Operation 1929 'partselect' 'mult_V_1071' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1930 [1/1] (0.00ns)   --->   "%sext_ln818_240 = sext i15 %mult_V_1071"   --->   Operation 1930 'sext' 'sext_ln818_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1931 [1/1] (0.79ns)   --->   "%r_V_2241 = sub i18 0, i18 %sext_ln1273_377"   --->   Operation 1931 'sub' 'r_V_2241' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1932 [1/1] (0.00ns)   --->   "%mult_V_1072 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2241, i32 5, i32 17"   --->   Operation 1932 'partselect' 'mult_V_1072' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1933 [1/1] (0.00ns)   --->   "%sext_ln17_925 = sext i13 %mult_V_1072" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1933 'sext' 'sext_ln17_925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1934 [1/1] (0.00ns)   --->   "%shl_ln1273_231 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_165, i2 0"   --->   Operation 1934 'bitconcatenate' 'shl_ln1273_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1935 [1/1] (0.00ns)   --->   "%sext_ln1273_379 = sext i18 %shl_ln1273_231"   --->   Operation 1935 'sext' 'sext_ln1273_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1936 [1/1] (0.79ns)   --->   "%r_V_2242 = sub i19 %sext_ln1273_379, i19 %sext_ln818_239"   --->   Operation 1936 'sub' 'r_V_2242' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1937 [1/1] (0.00ns)   --->   "%mult_V_1073 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2242, i32 5, i32 18"   --->   Operation 1937 'partselect' 'mult_V_1073' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1938 [1/1] (0.00ns)   --->   "%sext_ln17_926 = sext i14 %mult_V_1073" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1938 'sext' 'sext_ln17_926' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1939 [1/1] (0.79ns)   --->   "%r_V_2243 = add i19 %sext_ln1273_379, i19 %sext_ln818_239"   --->   Operation 1939 'add' 'r_V_2243' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1940 [1/1] (0.00ns)   --->   "%mult_V_1074 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2243, i32 5, i32 18"   --->   Operation 1940 'partselect' 'mult_V_1074' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1941 [1/1] (0.00ns)   --->   "%sext_ln17_927 = sext i14 %mult_V_1074" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1941 'sext' 'sext_ln17_927' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1942 [1/1] (0.79ns)   --->   "%r_V_2244 = sub i19 %sext_ln818_239, i19 %sext_ln1273_379"   --->   Operation 1942 'sub' 'r_V_2244' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1943 [1/1] (0.00ns)   --->   "%mult_V_1075 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2244, i32 5, i32 18"   --->   Operation 1943 'partselect' 'mult_V_1075' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1944 [1/1] (0.00ns)   --->   "%sext_ln818_242 = sext i14 %mult_V_1075"   --->   Operation 1944 'sext' 'sext_ln818_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1945 [1/1] (0.00ns)   --->   "%sext_ln17_928 = sext i14 %mult_V_1075" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1945 'sext' 'sext_ln17_928' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1946 [1/1] (0.80ns)   --->   "%r_V_2245 = sub i20 %sext_ln1273_378, i20 %sext_ln1273_376"   --->   Operation 1946 'sub' 'r_V_2245' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1947 [1/1] (0.00ns)   --->   "%mult_V_1076 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2245, i32 5, i32 19"   --->   Operation 1947 'partselect' 'mult_V_1076' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1948 [1/1] (0.00ns)   --->   "%sext_ln818_243 = sext i15 %mult_V_1076"   --->   Operation 1948 'sext' 'sext_ln818_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1949 [1/1] (0.79ns)   --->   "%r_V_2246 = sub i19 0, i19 %sext_ln1273_379"   --->   Operation 1949 'sub' 'r_V_2246' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1950 [1/1] (0.00ns)   --->   "%mult_V_1077 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2246, i32 5, i32 18"   --->   Operation 1950 'partselect' 'mult_V_1077' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1951 [1/1] (0.00ns)   --->   "%mult_V_1078 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_165, i32 3, i32 15"   --->   Operation 1951 'partselect' 'mult_V_1078' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1952 [1/1] (0.00ns)   --->   "%sext_ln17_929 = sext i13 %mult_V_1078" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1952 'sext' 'sext_ln17_929' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1953 [1/1] (0.78ns)   --->   "%r_V_2247 = sub i17 0, i17 %sext_ln818_238"   --->   Operation 1953 'sub' 'r_V_2247' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1954 [1/1] (0.00ns)   --->   "%mult_V_1079 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2247, i32 5, i32 16"   --->   Operation 1954 'partselect' 'mult_V_1079' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1955 [1/1] (0.00ns)   --->   "%sext_ln17_930 = sext i12 %mult_V_1079" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1955 'sext' 'sext_ln17_930' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1956 [1/1] (0.80ns)   --->   "%r_V_2248 = sub i19 %r_V_2246, i19 %sext_ln818_239"   --->   Operation 1956 'sub' 'r_V_2248' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1957 [1/1] (0.00ns)   --->   "%mult_V_1080 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2248, i32 5, i32 18"   --->   Operation 1957 'partselect' 'mult_V_1080' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1958 [1/1] (0.00ns)   --->   "%sext_ln818_245 = sext i14 %mult_V_1080"   --->   Operation 1958 'sext' 'sext_ln818_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1959 [1/1] (0.00ns)   --->   "%sext_ln1273_380 = sext i16 %p_read_164"   --->   Operation 1959 'sext' 'sext_ln1273_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1960 [1/1] (0.00ns)   --->   "%sext_ln1273_381 = sext i16 %p_read_164"   --->   Operation 1960 'sext' 'sext_ln1273_381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1961 [1/1] (0.00ns)   --->   "%shl_ln1273_232 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_164, i2 0"   --->   Operation 1961 'bitconcatenate' 'shl_ln1273_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1962 [1/1] (0.00ns)   --->   "%sext_ln1273_382 = sext i18 %shl_ln1273_232"   --->   Operation 1962 'sext' 'sext_ln1273_382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1963 [1/1] (0.79ns)   --->   "%r_V_2249 = add i19 %sext_ln1273_382, i19 %sext_ln1273_381"   --->   Operation 1963 'add' 'r_V_2249' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1964 [1/1] (0.00ns)   --->   "%mult_V_1081 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2249, i32 5, i32 18"   --->   Operation 1964 'partselect' 'mult_V_1081' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1965 [1/1] (0.00ns)   --->   "%sext_ln17_931 = sext i14 %mult_V_1081" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1965 'sext' 'sext_ln17_931' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1966 [1/1] (0.00ns)   --->   "%shl_ln1273_233 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_164, i3 0"   --->   Operation 1966 'bitconcatenate' 'shl_ln1273_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1967 [1/1] (0.00ns)   --->   "%sext_ln1273_383 = sext i19 %shl_ln1273_233"   --->   Operation 1967 'sext' 'sext_ln1273_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1968 [1/1] (0.00ns)   --->   "%shl_ln1273_234 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_164, i1 0"   --->   Operation 1968 'bitconcatenate' 'shl_ln1273_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1969 [1/1] (0.00ns)   --->   "%sext_ln1273_384 = sext i17 %shl_ln1273_234"   --->   Operation 1969 'sext' 'sext_ln1273_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1970 [1/1] (0.00ns)   --->   "%sext_ln1273_385 = sext i17 %shl_ln1273_234"   --->   Operation 1970 'sext' 'sext_ln1273_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1971 [1/1] (0.80ns)   --->   "%r_V_2250 = sub i20 %sext_ln1273_383, i20 %sext_ln1273_385"   --->   Operation 1971 'sub' 'r_V_2250' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1972 [1/1] (0.00ns)   --->   "%mult_V_1082 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2250, i32 5, i32 19"   --->   Operation 1972 'partselect' 'mult_V_1082' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1973 [1/1] (0.00ns)   --->   "%sext_ln818_246 = sext i15 %mult_V_1082"   --->   Operation 1973 'sext' 'sext_ln818_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1974 [1/1] (0.79ns)   --->   "%r_V_2251 = sub i18 0, i18 %sext_ln1273_384"   --->   Operation 1974 'sub' 'r_V_2251' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1975 [1/1] (0.00ns)   --->   "%mult_V_1083 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2251, i32 5, i32 17"   --->   Operation 1975 'partselect' 'mult_V_1083' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1976 [1/1] (0.00ns)   --->   "%sext_ln17_932 = sext i13 %mult_V_1083" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1976 'sext' 'sext_ln17_932' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1977 [1/1] (0.00ns)   --->   "%sext_ln17_933 = sext i13 %mult_V_1083" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1977 'sext' 'sext_ln17_933' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1978 [1/1] (0.79ns)   --->   "%r_V_2252 = sub i19 %sext_ln1273_381, i19 %sext_ln1273_382"   --->   Operation 1978 'sub' 'r_V_2252' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1979 [1/1] (0.00ns)   --->   "%mult_V_1084 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2252, i32 5, i32 18"   --->   Operation 1979 'partselect' 'mult_V_1084' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1980 [1/1] (0.79ns)   --->   "%r_V_2255 = sub i19 0, i19 %sext_ln1273_382"   --->   Operation 1980 'sub' 'r_V_2255' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1981 [1/1] (0.80ns)   --->   "%r_V_2253 = sub i19 %r_V_2255, i19 %sext_ln1273_381"   --->   Operation 1981 'sub' 'r_V_2253' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1982 [1/1] (0.00ns)   --->   "%mult_V_1085 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2253, i32 5, i32 18"   --->   Operation 1982 'partselect' 'mult_V_1085' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1983 [1/1] (0.00ns)   --->   "%sext_ln17_934 = sext i14 %mult_V_1085" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1983 'sext' 'sext_ln17_934' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1984 [1/1] (0.00ns)   --->   "%mult_V_1086 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %p_read_164, i32 2, i32 15"   --->   Operation 1984 'partselect' 'mult_V_1086' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1985 [1/1] (0.00ns)   --->   "%sext_ln17_935 = sext i14 %mult_V_1086" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1985 'sext' 'sext_ln17_935' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1986 [1/1] (0.78ns)   --->   "%r_V_2254 = sub i17 0, i17 %sext_ln1273_380"   --->   Operation 1986 'sub' 'r_V_2254' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1987 [1/1] (0.00ns)   --->   "%mult_V_1087 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2254, i32 5, i32 16"   --->   Operation 1987 'partselect' 'mult_V_1087' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1988 [1/1] (0.00ns)   --->   "%sext_ln17_936 = sext i12 %mult_V_1087" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1988 'sext' 'sext_ln17_936' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1989 [1/1] (0.00ns)   --->   "%mult_V_1088 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_164, i32 5, i32 15"   --->   Operation 1989 'partselect' 'mult_V_1088' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1990 [1/1] (0.00ns)   --->   "%sext_ln17_937 = sext i11 %mult_V_1088" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1990 'sext' 'sext_ln17_937' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1991 [1/1] (0.00ns)   --->   "%mult_V_1089 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2255, i32 5, i32 18"   --->   Operation 1991 'partselect' 'mult_V_1089' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1992 [1/1] (0.00ns)   --->   "%sext_ln17_938 = sext i14 %mult_V_1089" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1992 'sext' 'sext_ln17_938' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1993 [1/1] (0.79ns)   --->   "%r_V_2256 = sub i19 %sext_ln1273_382, i19 %sext_ln1273_381"   --->   Operation 1993 'sub' 'r_V_2256' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1994 [1/1] (0.00ns)   --->   "%mult_V_1090 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2256, i32 5, i32 18"   --->   Operation 1994 'partselect' 'mult_V_1090' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1995 [1/1] (0.00ns)   --->   "%sext_ln17_939 = sext i14 %mult_V_1090" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1995 'sext' 'sext_ln17_939' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1996 [1/1] (0.00ns)   --->   "%mult_V_1091 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_164, i32 4, i32 15"   --->   Operation 1996 'partselect' 'mult_V_1091' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1997 [1/1] (0.00ns)   --->   "%sext_ln17_940 = sext i12 %mult_V_1091" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1997 'sext' 'sext_ln17_940' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1998 [1/1] (0.00ns)   --->   "%mult_V_1092 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_164, i32 3, i32 15"   --->   Operation 1998 'partselect' 'mult_V_1092' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1999 [1/1] (0.00ns)   --->   "%sext_ln17_941 = sext i13 %mult_V_1092" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1999 'sext' 'sext_ln17_941' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2000 [1/1] (0.00ns)   --->   "%sext_ln818_248 = sext i16 %p_read_163"   --->   Operation 2000 'sext' 'sext_ln818_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2001 [1/1] (0.00ns)   --->   "%sext_ln818_249 = sext i16 %p_read_163"   --->   Operation 2001 'sext' 'sext_ln818_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2002 [1/1] (0.00ns)   --->   "%mult_V_1093 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_163, i32 3, i32 15"   --->   Operation 2002 'partselect' 'mult_V_1093' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2003 [1/1] (0.00ns)   --->   "%sext_ln17_942 = sext i13 %mult_V_1093" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2003 'sext' 'sext_ln17_942' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2004 [1/1] (0.00ns)   --->   "%sext_ln17_943 = sext i13 %mult_V_1093" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2004 'sext' 'sext_ln17_943' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2005 [1/1] (0.78ns)   --->   "%r_V_2257 = sub i17 0, i17 %sext_ln818_249"   --->   Operation 2005 'sub' 'r_V_2257' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2006 [1/1] (0.00ns)   --->   "%mult_V_1094 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2257, i32 5, i32 16"   --->   Operation 2006 'partselect' 'mult_V_1094' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2007 [1/1] (0.00ns)   --->   "%sext_ln17_944 = sext i12 %mult_V_1094" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2007 'sext' 'sext_ln17_944' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2008 [1/1] (0.00ns)   --->   "%sext_ln17_945 = sext i12 %mult_V_1094" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2008 'sext' 'sext_ln17_945' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2009 [1/1] (0.00ns)   --->   "%mult_V_1095 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_163, i32 5, i32 15"   --->   Operation 2009 'partselect' 'mult_V_1095' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2010 [1/1] (0.00ns)   --->   "%sext_ln17_946 = sext i11 %mult_V_1095" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2010 'sext' 'sext_ln17_946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2011 [1/1] (0.00ns)   --->   "%sext_ln17_947 = sext i11 %mult_V_1095" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2011 'sext' 'sext_ln17_947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2012 [1/1] (0.00ns)   --->   "%shl_ln1273_235 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_163, i1 0"   --->   Operation 2012 'bitconcatenate' 'shl_ln1273_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2013 [1/1] (0.00ns)   --->   "%sext_ln1273_386 = sext i17 %shl_ln1273_235"   --->   Operation 2013 'sext' 'sext_ln1273_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2014 [1/1] (0.00ns)   --->   "%sext_ln1273_387 = sext i17 %shl_ln1273_235"   --->   Operation 2014 'sext' 'sext_ln1273_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2015 [1/1] (0.79ns)   --->   "%r_V_2258 = sub i18 0, i18 %sext_ln1273_387"   --->   Operation 2015 'sub' 'r_V_2258' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2016 [1/1] (0.00ns)   --->   "%mult_V_1096 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2258, i32 5, i32 17"   --->   Operation 2016 'partselect' 'mult_V_1096' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2017 [1/1] (0.00ns)   --->   "%sext_ln17_948 = sext i13 %mult_V_1096" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2017 'sext' 'sext_ln17_948' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2018 [1/1] (0.00ns)   --->   "%mult_V_1097 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_163, i32 4, i32 15"   --->   Operation 2018 'partselect' 'mult_V_1097' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2019 [1/1] (0.00ns)   --->   "%sext_ln17_949 = sext i12 %mult_V_1097" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2019 'sext' 'sext_ln17_949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2020 [1/1] (0.00ns)   --->   "%sext_ln17_950 = sext i12 %mult_V_1097" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2020 'sext' 'sext_ln17_950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2021 [1/1] (0.00ns)   --->   "%shl_ln1273_236 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_163, i3 0"   --->   Operation 2021 'bitconcatenate' 'shl_ln1273_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2022 [1/1] (0.00ns)   --->   "%sext_ln1273_388 = sext i19 %shl_ln1273_236"   --->   Operation 2022 'sext' 'sext_ln1273_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2023 [1/1] (0.80ns)   --->   "%r_V_2259 = sub i20 %sext_ln1273_388, i20 %sext_ln1273_386"   --->   Operation 2023 'sub' 'r_V_2259' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2024 [1/1] (0.00ns)   --->   "%mult_V_1098 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2259, i32 5, i32 19"   --->   Operation 2024 'partselect' 'mult_V_1098' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2025 [1/1] (0.00ns)   --->   "%sext_ln818_250 = sext i15 %mult_V_1098"   --->   Operation 2025 'sext' 'sext_ln818_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2026 [1/1] (0.00ns)   --->   "%shl_ln1273_237 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_163, i2 0"   --->   Operation 2026 'bitconcatenate' 'shl_ln1273_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2027 [1/1] (0.00ns)   --->   "%sext_ln1273_389 = sext i18 %shl_ln1273_237"   --->   Operation 2027 'sext' 'sext_ln1273_389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2028 [1/1] (0.79ns)   --->   "%r_V_2260 = sub i19 %sext_ln818_248, i19 %sext_ln1273_389"   --->   Operation 2028 'sub' 'r_V_2260' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2029 [1/1] (0.00ns)   --->   "%mult_V_1099 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2260, i32 5, i32 18"   --->   Operation 2029 'partselect' 'mult_V_1099' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2030 [1/1] (0.00ns)   --->   "%sext_ln17_951 = sext i14 %mult_V_1099" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2030 'sext' 'sext_ln17_951' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2031 [1/1] (0.00ns)   --->   "%sext_ln1273_390 = sext i16 %p_read_162"   --->   Operation 2031 'sext' 'sext_ln1273_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2032 [1/1] (0.00ns)   --->   "%sext_ln1273_391 = sext i16 %p_read_162"   --->   Operation 2032 'sext' 'sext_ln1273_391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2033 [1/1] (0.00ns)   --->   "%shl_ln1273_238 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_162, i3 0"   --->   Operation 2033 'bitconcatenate' 'shl_ln1273_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2034 [1/1] (0.00ns)   --->   "%sext_ln1273_392 = sext i19 %shl_ln1273_238"   --->   Operation 2034 'sext' 'sext_ln1273_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2035 [1/1] (0.00ns)   --->   "%shl_ln1273_239 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_162, i1 0"   --->   Operation 2035 'bitconcatenate' 'shl_ln1273_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2036 [1/1] (0.00ns)   --->   "%sext_ln1273_393 = sext i17 %shl_ln1273_239"   --->   Operation 2036 'sext' 'sext_ln1273_393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2037 [1/1] (0.00ns)   --->   "%sext_ln1273_394 = sext i17 %shl_ln1273_239"   --->   Operation 2037 'sext' 'sext_ln1273_394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2038 [1/1] (0.80ns)   --->   "%r_V_2261 = sub i20 %sext_ln1273_394, i20 %sext_ln1273_392"   --->   Operation 2038 'sub' 'r_V_2261' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2039 [1/1] (0.00ns)   --->   "%mult_V_1100 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2261, i32 5, i32 19"   --->   Operation 2039 'partselect' 'mult_V_1100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2040 [1/1] (0.00ns)   --->   "%sext_ln818_251 = sext i15 %mult_V_1100"   --->   Operation 2040 'sext' 'sext_ln818_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2041 [1/1] (0.80ns)   --->   "%r_V_2262 = sub i20 %sext_ln1273_392, i20 %sext_ln1273_394"   --->   Operation 2041 'sub' 'r_V_2262' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2042 [1/1] (0.00ns)   --->   "%mult_V_1101 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2262, i32 5, i32 19"   --->   Operation 2042 'partselect' 'mult_V_1101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2043 [1/1] (0.00ns)   --->   "%sext_ln818_252 = sext i15 %mult_V_1101"   --->   Operation 2043 'sext' 'sext_ln818_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2044 [1/1] (0.00ns)   --->   "%mult_V_1102 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %p_read_162, i32 2, i32 15"   --->   Operation 2044 'partselect' 'mult_V_1102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2045 [1/1] (0.00ns)   --->   "%sext_ln17_952 = sext i14 %mult_V_1102" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2045 'sext' 'sext_ln17_952' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2046 [1/1] (0.80ns)   --->   "%r_V_2263 = sub i20 %sext_ln1273_392, i20 %sext_ln1273_390"   --->   Operation 2046 'sub' 'r_V_2263' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2047 [1/1] (0.00ns)   --->   "%mult_V_1103 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2263, i32 5, i32 19"   --->   Operation 2047 'partselect' 'mult_V_1103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2048 [1/1] (0.00ns)   --->   "%sext_ln818_253 = sext i15 %mult_V_1103"   --->   Operation 2048 'sext' 'sext_ln818_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2049 [1/1] (0.80ns)   --->   "%r_V_2264 = add i20 %sext_ln1273_392, i20 %sext_ln1273_390"   --->   Operation 2049 'add' 'r_V_2264' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2050 [1/1] (0.00ns)   --->   "%mult_V_1104 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2264, i32 5, i32 19"   --->   Operation 2050 'partselect' 'mult_V_1104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2051 [1/1] (0.00ns)   --->   "%sext_ln818_254 = sext i15 %mult_V_1104"   --->   Operation 2051 'sext' 'sext_ln818_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2052 [1/1] (0.00ns)   --->   "%shl_ln1273_240 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_162, i2 0"   --->   Operation 2052 'bitconcatenate' 'shl_ln1273_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2053 [1/1] (0.00ns)   --->   "%sext_ln1273_395 = sext i18 %shl_ln1273_240"   --->   Operation 2053 'sext' 'sext_ln1273_395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2054 [1/1] (0.79ns)   --->   "%r_V_2265 = sub i19 0, i19 %sext_ln1273_395"   --->   Operation 2054 'sub' 'r_V_2265' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2055 [1/1] (0.00ns)   --->   "%mult_V_1105 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2265, i32 5, i32 18"   --->   Operation 2055 'partselect' 'mult_V_1105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2056 [1/1] (0.00ns)   --->   "%sext_ln17_953 = sext i14 %mult_V_1105" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2056 'sext' 'sext_ln17_953' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2057 [1/1] (0.80ns)   --->   "%r_V_2266 = sub i19 %r_V_2265, i19 %sext_ln1273_391"   --->   Operation 2057 'sub' 'r_V_2266' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2058 [1/1] (0.00ns)   --->   "%mult_V_1106 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2266, i32 5, i32 18"   --->   Operation 2058 'partselect' 'mult_V_1106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2059 [1/1] (0.00ns)   --->   "%sext_ln17_954 = sext i14 %mult_V_1106" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2059 'sext' 'sext_ln17_954' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2060 [1/1] (0.00ns)   --->   "%mult_V_1107 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_162, i32 3, i32 15"   --->   Operation 2060 'partselect' 'mult_V_1107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2061 [1/1] (0.00ns)   --->   "%sext_ln17_955 = sext i13 %mult_V_1107" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2061 'sext' 'sext_ln17_955' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2062 [1/1] (0.79ns)   --->   "%r_V_2267 = sub i19 %sext_ln1273_391, i19 %sext_ln1273_395"   --->   Operation 2062 'sub' 'r_V_2267' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2063 [1/1] (0.00ns)   --->   "%mult_V_1108 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2267, i32 5, i32 18"   --->   Operation 2063 'partselect' 'mult_V_1108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2064 [1/1] (0.00ns)   --->   "%sext_ln17_956 = sext i14 %mult_V_1108" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2064 'sext' 'sext_ln17_956' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2065 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_675 = sub i20 0, i20 %sext_ln1273_392"   --->   Operation 2065 'sub' 'sub_ln1273_675' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2066 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2268 = sub i20 %sub_ln1273_675, i20 %sext_ln1273_390"   --->   Operation 2066 'sub' 'r_V_2268' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2067 [1/1] (0.00ns)   --->   "%mult_V_1109 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2268, i32 5, i32 19"   --->   Operation 2067 'partselect' 'mult_V_1109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2068 [1/1] (0.00ns)   --->   "%sext_ln818_255 = sext i15 %mult_V_1109"   --->   Operation 2068 'sext' 'sext_ln818_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2069 [1/1] (0.79ns)   --->   "%r_V_2269 = sub i18 0, i18 %sext_ln1273_393"   --->   Operation 2069 'sub' 'r_V_2269' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2070 [1/1] (0.00ns)   --->   "%mult_V_1110 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2269, i32 5, i32 17"   --->   Operation 2070 'partselect' 'mult_V_1110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2071 [1/1] (0.00ns)   --->   "%sext_ln17_957 = sext i13 %mult_V_1110" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2071 'sext' 'sext_ln17_957' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2072 [1/1] (0.00ns)   --->   "%sext_ln17_958 = sext i13 %mult_V_1110" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2072 'sext' 'sext_ln17_958' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2073 [1/1] (0.79ns)   --->   "%r_V_2270 = add i19 %sext_ln1273_395, i19 %sext_ln1273_391"   --->   Operation 2073 'add' 'r_V_2270' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2074 [1/1] (0.00ns)   --->   "%mult_V_1111 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2270, i32 5, i32 18"   --->   Operation 2074 'partselect' 'mult_V_1111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2075 [1/1] (0.00ns)   --->   "%sext_ln17_959 = sext i14 %mult_V_1111" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2075 'sext' 'sext_ln17_959' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2076 [1/1] (0.00ns)   --->   "%sext_ln1273_396 = sext i16 %p_read_161"   --->   Operation 2076 'sext' 'sext_ln1273_396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2077 [1/1] (0.00ns)   --->   "%sext_ln1273_397 = sext i16 %p_read_161"   --->   Operation 2077 'sext' 'sext_ln1273_397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2078 [1/1] (0.00ns)   --->   "%sext_ln1273_398 = sext i16 %p_read_161"   --->   Operation 2078 'sext' 'sext_ln1273_398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2079 [1/1] (0.00ns)   --->   "%shl_ln1273_241 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_161, i2 0"   --->   Operation 2079 'bitconcatenate' 'shl_ln1273_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2080 [1/1] (0.00ns)   --->   "%sext_ln1273_399 = sext i18 %shl_ln1273_241"   --->   Operation 2080 'sext' 'sext_ln1273_399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2081 [1/1] (0.79ns)   --->   "%r_V_2271 = sub i19 %sext_ln1273_399, i19 %sext_ln1273_398"   --->   Operation 2081 'sub' 'r_V_2271' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2082 [1/1] (0.00ns)   --->   "%mult_V_1112 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2271, i32 5, i32 18"   --->   Operation 2082 'partselect' 'mult_V_1112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2083 [1/1] (0.00ns)   --->   "%sext_ln17_960 = sext i14 %mult_V_1112" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2083 'sext' 'sext_ln17_960' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2084 [1/1] (0.79ns)   --->   "%r_V_2276 = sub i19 0, i19 %sext_ln1273_399"   --->   Operation 2084 'sub' 'r_V_2276' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2085 [1/1] (0.80ns)   --->   "%r_V_2272 = sub i19 %r_V_2276, i19 %sext_ln1273_398"   --->   Operation 2085 'sub' 'r_V_2272' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2086 [1/1] (0.00ns)   --->   "%mult_V_1113 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2272, i32 5, i32 18"   --->   Operation 2086 'partselect' 'mult_V_1113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2087 [1/1] (0.00ns)   --->   "%sext_ln818_257 = sext i14 %mult_V_1113"   --->   Operation 2087 'sext' 'sext_ln818_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2088 [1/1] (0.00ns)   --->   "%sext_ln17_961 = sext i14 %mult_V_1113" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2088 'sext' 'sext_ln17_961' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2089 [1/1] (0.00ns)   --->   "%shl_ln1273_242 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_161, i3 0"   --->   Operation 2089 'bitconcatenate' 'shl_ln1273_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2090 [1/1] (0.00ns)   --->   "%sext_ln1273_400 = sext i19 %shl_ln1273_242"   --->   Operation 2090 'sext' 'sext_ln1273_400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2091 [1/1] (0.80ns)   --->   "%r_V_2273 = sub i20 0, i20 %sext_ln1273_400"   --->   Operation 2091 'sub' 'r_V_2273' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2092 [1/1] (0.00ns)   --->   "%mult_V_1114 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2273, i32 5, i32 19"   --->   Operation 2092 'partselect' 'mult_V_1114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2093 [1/1] (0.00ns)   --->   "%sext_ln818_258 = sext i15 %mult_V_1114"   --->   Operation 2093 'sext' 'sext_ln818_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2094 [1/1] (0.00ns)   --->   "%mult_V_1115 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_161, i32 4, i32 15"   --->   Operation 2094 'partselect' 'mult_V_1115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2095 [1/1] (0.00ns)   --->   "%sext_ln17_962 = sext i12 %mult_V_1115" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2095 'sext' 'sext_ln17_962' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2096 [1/1] (0.00ns)   --->   "%sext_ln17_963 = sext i12 %mult_V_1115" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2096 'sext' 'sext_ln17_963' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2097 [1/1] (0.00ns)   --->   "%shl_ln1273_243 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_161, i1 0"   --->   Operation 2097 'bitconcatenate' 'shl_ln1273_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2098 [1/1] (0.00ns)   --->   "%sext_ln1273_401 = sext i17 %shl_ln1273_243"   --->   Operation 2098 'sext' 'sext_ln1273_401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2099 [1/1] (0.79ns)   --->   "%r_V_2274 = sub i18 0, i18 %sext_ln1273_401"   --->   Operation 2099 'sub' 'r_V_2274' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2100 [1/1] (0.00ns)   --->   "%mult_V_1116 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2274, i32 5, i32 17"   --->   Operation 2100 'partselect' 'mult_V_1116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2101 [1/1] (0.00ns)   --->   "%sext_ln17_964 = sext i13 %mult_V_1116" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2101 'sext' 'sext_ln17_964' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2102 [1/1] (0.00ns)   --->   "%sext_ln17_965 = sext i13 %mult_V_1116" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2102 'sext' 'sext_ln17_965' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2103 [1/1] (0.79ns)   --->   "%r_V_2275 = sub i19 %sext_ln1273_398, i19 %sext_ln1273_399"   --->   Operation 2103 'sub' 'r_V_2275' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2104 [1/1] (0.00ns)   --->   "%mult_V_1117 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2275, i32 5, i32 18"   --->   Operation 2104 'partselect' 'mult_V_1117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2105 [1/1] (0.00ns)   --->   "%sext_ln818_259 = sext i14 %mult_V_1117"   --->   Operation 2105 'sext' 'sext_ln818_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2106 [1/1] (0.00ns)   --->   "%sext_ln17_966 = sext i14 %mult_V_1117" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2106 'sext' 'sext_ln17_966' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2107 [1/1] (0.00ns)   --->   "%mult_V_1118 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2276, i32 5, i32 18"   --->   Operation 2107 'partselect' 'mult_V_1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2108 [1/1] (0.00ns)   --->   "%sext_ln17_967 = sext i14 %mult_V_1118" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2108 'sext' 'sext_ln17_967' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2109 [1/1] (0.78ns)   --->   "%r_V_2277 = sub i17 0, i17 %sext_ln1273_397"   --->   Operation 2109 'sub' 'r_V_2277' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2110 [1/1] (0.00ns)   --->   "%mult_V_1119 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2277, i32 5, i32 16"   --->   Operation 2110 'partselect' 'mult_V_1119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2111 [1/1] (0.00ns)   --->   "%sext_ln17_968 = sext i12 %mult_V_1119" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2111 'sext' 'sext_ln17_968' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2112 [1/1] (0.00ns)   --->   "%sext_ln17_969 = sext i12 %mult_V_1119" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2112 'sext' 'sext_ln17_969' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2113 [1/1] (0.79ns)   --->   "%r_V_2278 = add i19 %sext_ln1273_399, i19 %sext_ln1273_398"   --->   Operation 2113 'add' 'r_V_2278' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2114 [1/1] (0.00ns)   --->   "%mult_V_1120 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2278, i32 5, i32 18"   --->   Operation 2114 'partselect' 'mult_V_1120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2115 [1/1] (0.00ns)   --->   "%sext_ln17_970 = sext i14 %mult_V_1120" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2115 'sext' 'sext_ln17_970' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2116 [1/1] (0.00ns)   --->   "%mult_V_1121 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_161, i32 3, i32 15"   --->   Operation 2116 'partselect' 'mult_V_1121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2117 [1/1] (0.00ns)   --->   "%sext_ln17_971 = sext i13 %mult_V_1121" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2117 'sext' 'sext_ln17_971' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2118 [1/1] (1.94ns)   --->   "%r_V_2279 = mul i21 %sext_ln1273_396, i21 11"   --->   Operation 2118 'mul' 'r_V_2279' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2119 [1/1] (0.00ns)   --->   "%mult_V_1122 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2279, i32 5, i32 20"   --->   Operation 2119 'partselect' 'mult_V_1122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2120 [1/1] (0.00ns)   --->   "%mult_V_1123 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %p_read_161, i32 2, i32 15"   --->   Operation 2120 'partselect' 'mult_V_1123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2121 [1/1] (0.00ns)   --->   "%sext_ln17_972 = sext i14 %mult_V_1123" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2121 'sext' 'sext_ln17_972' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2122 [1/1] (0.00ns)   --->   "%sext_ln1273_402 = sext i16 %p_read50146"   --->   Operation 2122 'sext' 'sext_ln1273_402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2123 [1/1] (0.00ns)   --->   "%sext_ln1273_403 = sext i16 %p_read50146"   --->   Operation 2123 'sext' 'sext_ln1273_403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2124 [1/1] (0.00ns)   --->   "%shl_ln1273_244 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read50146, i2 0"   --->   Operation 2124 'bitconcatenate' 'shl_ln1273_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2125 [1/1] (0.00ns)   --->   "%sext_ln1273_404 = sext i18 %shl_ln1273_244"   --->   Operation 2125 'sext' 'sext_ln1273_404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2126 [1/1] (0.79ns)   --->   "%r_V_2280 = add i19 %sext_ln1273_404, i19 %sext_ln1273_403"   --->   Operation 2126 'add' 'r_V_2280' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2127 [1/1] (0.00ns)   --->   "%mult_V_1124 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2280, i32 5, i32 18"   --->   Operation 2127 'partselect' 'mult_V_1124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2128 [1/1] (0.00ns)   --->   "%sext_ln17_973 = sext i14 %mult_V_1124" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2128 'sext' 'sext_ln17_973' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2129 [1/1] (0.79ns)   --->   "%r_V_2281 = sub i19 %sext_ln1273_404, i19 %sext_ln1273_403"   --->   Operation 2129 'sub' 'r_V_2281' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2130 [1/1] (0.00ns)   --->   "%mult_V_1125 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2281, i32 5, i32 18"   --->   Operation 2130 'partselect' 'mult_V_1125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2131 [1/1] (0.00ns)   --->   "%sext_ln17_974 = sext i14 %mult_V_1125" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2131 'sext' 'sext_ln17_974' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2132 [1/1] (0.00ns)   --->   "%shl_ln1273_245 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read50146, i3 0"   --->   Operation 2132 'bitconcatenate' 'shl_ln1273_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2133 [1/1] (0.00ns)   --->   "%sext_ln1273_405 = sext i19 %shl_ln1273_245"   --->   Operation 2133 'sext' 'sext_ln1273_405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2134 [1/1] (0.00ns)   --->   "%shl_ln1273_246 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read50146, i1 0"   --->   Operation 2134 'bitconcatenate' 'shl_ln1273_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2135 [1/1] (0.00ns)   --->   "%sext_ln1273_406 = sext i17 %shl_ln1273_246"   --->   Operation 2135 'sext' 'sext_ln1273_406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2136 [1/1] (0.00ns)   --->   "%sext_ln1273_407 = sext i17 %shl_ln1273_246"   --->   Operation 2136 'sext' 'sext_ln1273_407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2137 [1/1] (0.80ns)   --->   "%r_V_2282 = sub i20 %sext_ln1273_405, i20 %sext_ln1273_407"   --->   Operation 2137 'sub' 'r_V_2282' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2138 [1/1] (0.00ns)   --->   "%mult_V_1126 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2282, i32 5, i32 19"   --->   Operation 2138 'partselect' 'mult_V_1126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2139 [1/1] (0.00ns)   --->   "%sext_ln818_262 = sext i15 %mult_V_1126"   --->   Operation 2139 'sext' 'sext_ln818_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2140 [1/1] (0.80ns)   --->   "%r_V_2283 = sub i20 %sext_ln1273_402, i20 %sext_ln1273_405"   --->   Operation 2140 'sub' 'r_V_2283' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2141 [1/1] (0.00ns)   --->   "%mult_V_1127 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2283, i32 5, i32 19"   --->   Operation 2141 'partselect' 'mult_V_1127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2142 [1/1] (0.00ns)   --->   "%sext_ln818_263 = sext i15 %mult_V_1127"   --->   Operation 2142 'sext' 'sext_ln818_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2143 [1/1] (0.79ns)   --->   "%r_V_2284 = sub i19 %sext_ln1273_403, i19 %sext_ln1273_404"   --->   Operation 2143 'sub' 'r_V_2284' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2144 [1/1] (0.00ns)   --->   "%mult_V_1128 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2284, i32 5, i32 18"   --->   Operation 2144 'partselect' 'mult_V_1128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2145 [1/1] (0.00ns)   --->   "%sext_ln17_975 = sext i14 %mult_V_1128" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2145 'sext' 'sext_ln17_975' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2146 [1/1] (0.79ns)   --->   "%r_V_2286 = sub i19 0, i19 %sext_ln1273_404"   --->   Operation 2146 'sub' 'r_V_2286' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2147 [1/1] (0.80ns)   --->   "%r_V_2285 = sub i19 %r_V_2286, i19 %sext_ln1273_403"   --->   Operation 2147 'sub' 'r_V_2285' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2148 [1/1] (0.00ns)   --->   "%mult_V_1129 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2285, i32 5, i32 18"   --->   Operation 2148 'partselect' 'mult_V_1129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2149 [1/1] (0.00ns)   --->   "%sext_ln17_976 = sext i14 %mult_V_1129" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2149 'sext' 'sext_ln17_976' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2150 [1/1] (0.00ns)   --->   "%mult_V_1130 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2286, i32 5, i32 18"   --->   Operation 2150 'partselect' 'mult_V_1130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2151 [1/1] (0.00ns)   --->   "%sext_ln17_977 = sext i14 %mult_V_1130" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2151 'sext' 'sext_ln17_977' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2152 [1/1] (0.00ns)   --->   "%mult_V_1131 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read50146, i32 4, i32 15"   --->   Operation 2152 'partselect' 'mult_V_1131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2153 [1/1] (0.00ns)   --->   "%sext_ln17_978 = sext i12 %mult_V_1131" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2153 'sext' 'sext_ln17_978' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2154 [1/1] (0.80ns)   --->   "%r_V_2287 = sub i20 %sext_ln1273_405, i20 %sext_ln1273_402"   --->   Operation 2154 'sub' 'r_V_2287' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2155 [1/1] (0.00ns)   --->   "%mult_V_1132 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2287, i32 5, i32 19"   --->   Operation 2155 'partselect' 'mult_V_1132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2156 [1/1] (0.00ns)   --->   "%sext_ln818_264 = sext i15 %mult_V_1132"   --->   Operation 2156 'sext' 'sext_ln818_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2157 [1/1] (0.00ns)   --->   "%mult_V_1133 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %p_read50146, i32 2, i32 15"   --->   Operation 2157 'partselect' 'mult_V_1133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2158 [1/1] (0.80ns)   --->   "%r_V_2288 = sub i20 0, i20 %sext_ln1273_405"   --->   Operation 2158 'sub' 'r_V_2288' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2159 [1/1] (0.00ns)   --->   "%mult_V_1134 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2288, i32 5, i32 19"   --->   Operation 2159 'partselect' 'mult_V_1134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2160 [1/1] (0.00ns)   --->   "%sext_ln818_266 = sext i15 %mult_V_1134"   --->   Operation 2160 'sext' 'sext_ln818_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2161 [1/1] (0.79ns)   --->   "%r_V_2289 = sub i18 0, i18 %sext_ln1273_406"   --->   Operation 2161 'sub' 'r_V_2289' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2162 [1/1] (0.00ns)   --->   "%mult_V_1135 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2289, i32 5, i32 17"   --->   Operation 2162 'partselect' 'mult_V_1135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2163 [1/1] (0.00ns)   --->   "%sext_ln17_980 = sext i13 %mult_V_1135" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2163 'sext' 'sext_ln17_980' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2164 [1/1] (0.00ns)   --->   "%mult_V_1136 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read50146, i32 3, i32 15"   --->   Operation 2164 'partselect' 'mult_V_1136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2165 [1/1] (0.00ns)   --->   "%sext_ln17_981 = sext i13 %mult_V_1136" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2165 'sext' 'sext_ln17_981' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2166 [1/1] (0.00ns)   --->   "%sext_ln1273_408 = sext i16 %p_read_160"   --->   Operation 2166 'sext' 'sext_ln1273_408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2167 [1/1] (0.00ns)   --->   "%sext_ln1273_409 = sext i16 %p_read_160"   --->   Operation 2167 'sext' 'sext_ln1273_409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2168 [1/1] (0.00ns)   --->   "%sext_ln1273_410 = sext i16 %p_read_160"   --->   Operation 2168 'sext' 'sext_ln1273_410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2169 [1/1] (0.00ns)   --->   "%shl_ln1273_247 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_160, i2 0"   --->   Operation 2169 'bitconcatenate' 'shl_ln1273_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2170 [1/1] (0.00ns)   --->   "%sext_ln1273_411 = sext i18 %shl_ln1273_247"   --->   Operation 2170 'sext' 'sext_ln1273_411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2171 [1/1] (0.79ns)   --->   "%r_V_2290 = sub i19 %sext_ln1273_410, i19 %sext_ln1273_411"   --->   Operation 2171 'sub' 'r_V_2290' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2172 [1/1] (0.00ns)   --->   "%mult_V_1137 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2290, i32 5, i32 18"   --->   Operation 2172 'partselect' 'mult_V_1137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2173 [1/1] (0.00ns)   --->   "%sext_ln818_267 = sext i14 %mult_V_1137"   --->   Operation 2173 'sext' 'sext_ln818_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2174 [1/1] (0.00ns)   --->   "%shl_ln1273_248 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_160, i3 0"   --->   Operation 2174 'bitconcatenate' 'shl_ln1273_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2175 [1/1] (0.00ns)   --->   "%sext_ln1273_412 = sext i19 %shl_ln1273_248"   --->   Operation 2175 'sext' 'sext_ln1273_412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2176 [1/1] (0.80ns)   --->   "%r_V_2291 = sub i20 %sext_ln1273_412, i20 %sext_ln1273_409"   --->   Operation 2176 'sub' 'r_V_2291' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2177 [1/1] (0.00ns)   --->   "%mult_V_1138 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2291, i32 5, i32 19"   --->   Operation 2177 'partselect' 'mult_V_1138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2178 [1/1] (0.00ns)   --->   "%sext_ln818_268 = sext i15 %mult_V_1138"   --->   Operation 2178 'sext' 'sext_ln818_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2179 [1/1] (0.79ns)   --->   "%r_V_2294 = sub i19 0, i19 %sext_ln1273_411"   --->   Operation 2179 'sub' 'r_V_2294' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2180 [1/1] (0.80ns)   --->   "%r_V_2292 = sub i19 %r_V_2294, i19 %sext_ln1273_410"   --->   Operation 2180 'sub' 'r_V_2292' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2181 [1/1] (0.00ns)   --->   "%mult_V_1139 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2292, i32 5, i32 18"   --->   Operation 2181 'partselect' 'mult_V_1139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2182 [1/1] (0.00ns)   --->   "%sext_ln818_269 = sext i14 %mult_V_1139"   --->   Operation 2182 'sext' 'sext_ln818_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2183 [1/1] (0.00ns)   --->   "%mult_V_1140 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_160, i32 4, i32 15"   --->   Operation 2183 'partselect' 'mult_V_1140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2184 [1/1] (0.00ns)   --->   "%sext_ln17_982 = sext i12 %mult_V_1140" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2184 'sext' 'sext_ln17_982' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2185 [1/1] (0.00ns)   --->   "%mult_V_1141 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %p_read_160, i32 2, i32 15"   --->   Operation 2185 'partselect' 'mult_V_1141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2186 [1/1] (0.00ns)   --->   "%sext_ln17_983 = sext i14 %mult_V_1141" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2186 'sext' 'sext_ln17_983' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2187 [1/1] (0.00ns)   --->   "%shl_ln1273_249 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_160, i1 0"   --->   Operation 2187 'bitconcatenate' 'shl_ln1273_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2188 [1/1] (0.00ns)   --->   "%sext_ln1273_413 = sext i17 %shl_ln1273_249"   --->   Operation 2188 'sext' 'sext_ln1273_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2189 [1/1] (0.79ns)   --->   "%r_V_2293 = sub i18 0, i18 %sext_ln1273_413"   --->   Operation 2189 'sub' 'r_V_2293' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2190 [1/1] (0.00ns)   --->   "%mult_V_1142 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2293, i32 5, i32 17"   --->   Operation 2190 'partselect' 'mult_V_1142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2191 [1/1] (0.00ns)   --->   "%sext_ln17_984 = sext i13 %mult_V_1142" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2191 'sext' 'sext_ln17_984' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2192 [1/1] (0.00ns)   --->   "%mult_V_1143 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2294, i32 5, i32 18"   --->   Operation 2192 'partselect' 'mult_V_1143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2193 [1/1] (0.00ns)   --->   "%sext_ln818_270 = sext i14 %mult_V_1143"   --->   Operation 2193 'sext' 'sext_ln818_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2194 [1/1] (0.00ns)   --->   "%sext_ln17_985 = sext i14 %mult_V_1143" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2194 'sext' 'sext_ln17_985' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2195 [1/1] (0.78ns)   --->   "%r_V_2295 = sub i17 0, i17 %sext_ln1273_408"   --->   Operation 2195 'sub' 'r_V_2295' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2196 [1/1] (0.00ns)   --->   "%mult_V_1144 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2295, i32 5, i32 16"   --->   Operation 2196 'partselect' 'mult_V_1144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2197 [1/1] (0.00ns)   --->   "%sext_ln17_986 = sext i12 %mult_V_1144" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2197 'sext' 'sext_ln17_986' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2198 [1/1] (0.80ns)   --->   "%r_V_2296 = sub i20 %sext_ln1273_409, i20 %sext_ln1273_412"   --->   Operation 2198 'sub' 'r_V_2296' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2199 [1/1] (0.00ns)   --->   "%mult_V_1145 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2296, i32 5, i32 19"   --->   Operation 2199 'partselect' 'mult_V_1145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2200 [1/1] (0.00ns)   --->   "%mult_V_1146 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_160, i32 3, i32 15"   --->   Operation 2200 'partselect' 'mult_V_1146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2201 [1/1] (0.00ns)   --->   "%sext_ln17_987 = sext i13 %mult_V_1146" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2201 'sext' 'sext_ln17_987' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2202 [1/1] (0.79ns)   --->   "%r_V_2297 = add i19 %sext_ln1273_411, i19 %sext_ln1273_410"   --->   Operation 2202 'add' 'r_V_2297' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2203 [1/1] (0.00ns)   --->   "%mult_V_1147 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2297, i32 5, i32 18"   --->   Operation 2203 'partselect' 'mult_V_1147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2204 [1/1] (0.00ns)   --->   "%sext_ln17_988 = sext i14 %mult_V_1147" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2204 'sext' 'sext_ln17_988' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2205 [1/1] (0.79ns)   --->   "%r_V_2298 = sub i19 %sext_ln1273_411, i19 %sext_ln1273_410"   --->   Operation 2205 'sub' 'r_V_2298' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2206 [1/1] (0.00ns)   --->   "%mult_V_1148 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2298, i32 5, i32 18"   --->   Operation 2206 'partselect' 'mult_V_1148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2207 [1/1] (0.00ns)   --->   "%sext_ln1273_414 = sext i16 %p_read_159"   --->   Operation 2207 'sext' 'sext_ln1273_414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2208 [1/1] (0.00ns)   --->   "%sext_ln1273_415 = sext i16 %p_read_159"   --->   Operation 2208 'sext' 'sext_ln1273_415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2209 [1/1] (0.00ns)   --->   "%sext_ln1273_416 = sext i16 %p_read_159"   --->   Operation 2209 'sext' 'sext_ln1273_416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2210 [1/1] (0.00ns)   --->   "%shl_ln1273_250 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_159, i2 0"   --->   Operation 2210 'bitconcatenate' 'shl_ln1273_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2211 [1/1] (0.00ns)   --->   "%sext_ln1273_417 = sext i18 %shl_ln1273_250"   --->   Operation 2211 'sext' 'sext_ln1273_417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2212 [1/1] (0.79ns)   --->   "%r_V_2299 = add i19 %sext_ln1273_417, i19 %sext_ln1273_416"   --->   Operation 2212 'add' 'r_V_2299' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2213 [1/1] (0.00ns)   --->   "%mult_V_1149 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2299, i32 5, i32 18"   --->   Operation 2213 'partselect' 'mult_V_1149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2214 [1/1] (0.00ns)   --->   "%sext_ln17_989 = sext i14 %mult_V_1149" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2214 'sext' 'sext_ln17_989' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2215 [1/1] (0.00ns)   --->   "%shl_ln1273_251 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_159, i3 0"   --->   Operation 2215 'bitconcatenate' 'shl_ln1273_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2216 [1/1] (0.00ns)   --->   "%sext_ln1273_418 = sext i19 %shl_ln1273_251"   --->   Operation 2216 'sext' 'sext_ln1273_418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2217 [1/1] (0.80ns)   --->   "%sub_ln1273_697 = sub i20 0, i20 %sext_ln1273_418"   --->   Operation 2217 'sub' 'sub_ln1273_697' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2218 [1/1] (0.00ns)   --->   "%shl_ln1273_252 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_159, i1 0"   --->   Operation 2218 'bitconcatenate' 'shl_ln1273_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2219 [1/1] (0.00ns)   --->   "%sext_ln1273_419 = sext i17 %shl_ln1273_252"   --->   Operation 2219 'sext' 'sext_ln1273_419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2220 [1/1] (0.80ns)   --->   "%r_V_2300 = sub i20 %sub_ln1273_697, i20 %sext_ln1273_419"   --->   Operation 2220 'sub' 'r_V_2300' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2221 [1/1] (0.00ns)   --->   "%mult_V_1150 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2300, i32 5, i32 19"   --->   Operation 2221 'partselect' 'mult_V_1150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2222 [1/1] (0.00ns)   --->   "%sext_ln818_273 = sext i15 %mult_V_1150"   --->   Operation 2222 'sext' 'sext_ln818_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2223 [1/1] (0.79ns)   --->   "%r_V_2305 = sub i19 0, i19 %sext_ln1273_417"   --->   Operation 2223 'sub' 'r_V_2305' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2224 [1/1] (0.80ns)   --->   "%r_V_2301 = sub i19 %r_V_2305, i19 %sext_ln1273_416"   --->   Operation 2224 'sub' 'r_V_2301' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2225 [1/1] (0.00ns)   --->   "%mult_V_1151 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2301, i32 5, i32 18"   --->   Operation 2225 'partselect' 'mult_V_1151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2226 [1/1] (0.00ns)   --->   "%sext_ln818_274 = sext i14 %mult_V_1151"   --->   Operation 2226 'sext' 'sext_ln818_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2227 [1/1] (0.00ns)   --->   "%sext_ln17_990 = sext i14 %mult_V_1151" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2227 'sext' 'sext_ln17_990' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2228 [1/1] (0.78ns)   --->   "%r_V_2302 = sub i17 0, i17 %sext_ln1273_415"   --->   Operation 2228 'sub' 'r_V_2302' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2229 [1/1] (0.00ns)   --->   "%mult_V_1152 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2302, i32 5, i32 16"   --->   Operation 2229 'partselect' 'mult_V_1152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2230 [1/1] (0.00ns)   --->   "%sext_ln17_991 = sext i12 %mult_V_1152" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2230 'sext' 'sext_ln17_991' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2231 [1/1] (0.79ns)   --->   "%r_V_2303 = sub i19 %sext_ln1273_416, i19 %sext_ln1273_417"   --->   Operation 2231 'sub' 'r_V_2303' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2232 [1/1] (0.00ns)   --->   "%mult_V_1153 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2303, i32 5, i32 18"   --->   Operation 2232 'partselect' 'mult_V_1153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2233 [1/1] (0.80ns)   --->   "%r_V_2304 = sub i20 %sub_ln1273_697, i20 %sext_ln1273_414"   --->   Operation 2233 'sub' 'r_V_2304' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2234 [1/1] (0.00ns)   --->   "%mult_V_1154 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2304, i32 5, i32 19"   --->   Operation 2234 'partselect' 'mult_V_1154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2235 [1/1] (0.00ns)   --->   "%sext_ln818_276 = sext i15 %mult_V_1154"   --->   Operation 2235 'sext' 'sext_ln818_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2236 [1/1] (0.00ns)   --->   "%mult_V_1155 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_159, i32 4, i32 15"   --->   Operation 2236 'partselect' 'mult_V_1155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2237 [1/1] (0.00ns)   --->   "%sext_ln17_993 = sext i12 %mult_V_1155" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2237 'sext' 'sext_ln17_993' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2238 [1/1] (0.00ns)   --->   "%sext_ln17_994 = sext i12 %mult_V_1155" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2238 'sext' 'sext_ln17_994' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2239 [1/1] (0.00ns)   --->   "%mult_V_1156 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2305, i32 5, i32 18"   --->   Operation 2239 'partselect' 'mult_V_1156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2240 [1/1] (0.00ns)   --->   "%sext_ln818_277 = sext i14 %mult_V_1156"   --->   Operation 2240 'sext' 'sext_ln818_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2241 [1/1] (0.79ns)   --->   "%r_V_2306 = sub i19 %sext_ln1273_417, i19 %sext_ln1273_416"   --->   Operation 2241 'sub' 'r_V_2306' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2242 [1/1] (0.00ns)   --->   "%mult_V_1157 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2306, i32 5, i32 18"   --->   Operation 2242 'partselect' 'mult_V_1157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2243 [1/1] (0.00ns)   --->   "%sext_ln17_995 = sext i14 %mult_V_1157" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2243 'sext' 'sext_ln17_995' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2244 [1/1] (0.80ns)   --->   "%r_V_2307 = sub i20 %sext_ln1273_418, i20 %sext_ln1273_414"   --->   Operation 2244 'sub' 'r_V_2307' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2245 [1/1] (0.00ns)   --->   "%mult_V_1158 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2307, i32 5, i32 19"   --->   Operation 2245 'partselect' 'mult_V_1158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2246 [1/1] (0.00ns)   --->   "%sext_ln818_279 = sext i15 %mult_V_1158"   --->   Operation 2246 'sext' 'sext_ln818_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2247 [1/1] (0.80ns)   --->   "%r_V_2308 = sub i20 %sext_ln1273_418, i20 %sext_ln1273_419"   --->   Operation 2247 'sub' 'r_V_2308' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2248 [1/1] (0.00ns)   --->   "%mult_V_1159 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2308, i32 5, i32 19"   --->   Operation 2248 'partselect' 'mult_V_1159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2249 [1/1] (0.00ns)   --->   "%sext_ln818_280 = sext i15 %mult_V_1159"   --->   Operation 2249 'sext' 'sext_ln818_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2250 [1/1] (0.00ns)   --->   "%mult_V_1160 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_159, i32 5, i32 15"   --->   Operation 2250 'partselect' 'mult_V_1160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2251 [1/1] (0.00ns)   --->   "%sext_ln17_996 = sext i11 %mult_V_1160" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2251 'sext' 'sext_ln17_996' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2252 [1/1] (0.80ns)   --->   "%r_V_2309 = sub i20 %sext_ln1273_419, i20 %sext_ln1273_418"   --->   Operation 2252 'sub' 'r_V_2309' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2253 [1/1] (0.00ns)   --->   "%mult_V_1161 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2309, i32 5, i32 19"   --->   Operation 2253 'partselect' 'mult_V_1161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2254 [1/1] (0.00ns)   --->   "%sext_ln818_281 = sext i15 %mult_V_1161"   --->   Operation 2254 'sext' 'sext_ln818_281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2255 [1/1] (0.00ns)   --->   "%sext_ln818_282 = sext i16 %p_read_158"   --->   Operation 2255 'sext' 'sext_ln818_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2256 [1/1] (0.00ns)   --->   "%sext_ln818_283 = sext i16 %p_read_158"   --->   Operation 2256 'sext' 'sext_ln818_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2257 [1/1] (0.00ns)   --->   "%mult_V_1162 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_158, i32 3, i32 15"   --->   Operation 2257 'partselect' 'mult_V_1162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2258 [1/1] (0.00ns)   --->   "%sext_ln17_997 = sext i13 %mult_V_1162" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2258 'sext' 'sext_ln17_997' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2259 [1/1] (0.00ns)   --->   "%sext_ln17_998 = sext i13 %mult_V_1162" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2259 'sext' 'sext_ln17_998' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2260 [1/1] (0.00ns)   --->   "%mult_V_1163 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_158, i32 4, i32 15"   --->   Operation 2260 'partselect' 'mult_V_1163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2261 [1/1] (0.00ns)   --->   "%sext_ln17_999 = sext i12 %mult_V_1163" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2261 'sext' 'sext_ln17_999' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2262 [1/1] (0.00ns)   --->   "%sext_ln17_1000 = sext i12 %mult_V_1163" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2262 'sext' 'sext_ln17_1000' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2263 [1/1] (0.00ns)   --->   "%shl_ln1273_253 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_158, i3 0"   --->   Operation 2263 'bitconcatenate' 'shl_ln1273_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2264 [1/1] (0.00ns)   --->   "%sext_ln1273_420 = sext i19 %shl_ln1273_253"   --->   Operation 2264 'sext' 'sext_ln1273_420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2265 [1/1] (0.80ns)   --->   "%r_V_2310 = sub i20 %sext_ln1273_420, i20 %sext_ln818_282"   --->   Operation 2265 'sub' 'r_V_2310' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2266 [1/1] (0.00ns)   --->   "%mult_V_1164 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2310, i32 5, i32 19"   --->   Operation 2266 'partselect' 'mult_V_1164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2267 [1/1] (0.00ns)   --->   "%sext_ln818_284 = sext i15 %mult_V_1164"   --->   Operation 2267 'sext' 'sext_ln818_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2268 [1/1] (0.00ns)   --->   "%shl_ln1273_254 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_158, i1 0"   --->   Operation 2268 'bitconcatenate' 'shl_ln1273_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2269 [1/1] (0.00ns)   --->   "%sext_ln1273_421 = sext i17 %shl_ln1273_254"   --->   Operation 2269 'sext' 'sext_ln1273_421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2270 [1/1] (0.00ns)   --->   "%sext_ln1273_422 = sext i17 %shl_ln1273_254"   --->   Operation 2270 'sext' 'sext_ln1273_422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2271 [1/1] (0.79ns)   --->   "%r_V_2311 = sub i18 0, i18 %sext_ln1273_422"   --->   Operation 2271 'sub' 'r_V_2311' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2272 [1/1] (0.00ns)   --->   "%mult_V_1165 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2311, i32 5, i32 17"   --->   Operation 2272 'partselect' 'mult_V_1165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2273 [1/1] (0.00ns)   --->   "%sext_ln17_1001 = sext i13 %mult_V_1165" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2273 'sext' 'sext_ln17_1001' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2274 [1/1] (0.00ns)   --->   "%shl_ln1273_255 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_158, i2 0"   --->   Operation 2274 'bitconcatenate' 'shl_ln1273_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2275 [1/1] (0.00ns)   --->   "%sext_ln1273_423 = sext i18 %shl_ln1273_255"   --->   Operation 2275 'sext' 'sext_ln1273_423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2276 [1/1] (0.79ns)   --->   "%r_V_2312 = add i19 %sext_ln1273_423, i19 %sext_ln818_283"   --->   Operation 2276 'add' 'r_V_2312' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2277 [1/1] (0.00ns)   --->   "%mult_V_1166 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2312, i32 5, i32 18"   --->   Operation 2277 'partselect' 'mult_V_1166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2278 [1/1] (0.00ns)   --->   "%sext_ln17_1002 = sext i14 %mult_V_1166" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2278 'sext' 'sext_ln17_1002' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2279 [1/1] (0.80ns)   --->   "%r_V_2313 = sub i20 %sext_ln1273_420, i20 %sext_ln1273_421"   --->   Operation 2279 'sub' 'r_V_2313' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2280 [1/1] (0.00ns)   --->   "%mult_V_1167 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2313, i32 5, i32 19"   --->   Operation 2280 'partselect' 'mult_V_1167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2281 [1/1] (0.00ns)   --->   "%sext_ln818_286 = sext i15 %mult_V_1167"   --->   Operation 2281 'sext' 'sext_ln818_286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2282 [1/1] (0.80ns)   --->   "%r_V_2314 = sub i20 %sext_ln1273_421, i20 %sext_ln1273_420"   --->   Operation 2282 'sub' 'r_V_2314' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2283 [1/1] (0.00ns)   --->   "%mult_V_1168 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2314, i32 5, i32 19"   --->   Operation 2283 'partselect' 'mult_V_1168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2284 [1/1] (0.00ns)   --->   "%sext_ln818_287 = sext i15 %mult_V_1168"   --->   Operation 2284 'sext' 'sext_ln818_287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2285 [1/1] (0.79ns)   --->   "%r_V_2315 = sub i19 %sext_ln1273_423, i19 %sext_ln818_283"   --->   Operation 2285 'sub' 'r_V_2315' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2286 [1/1] (0.00ns)   --->   "%mult_V_1169 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2315, i32 5, i32 18"   --->   Operation 2286 'partselect' 'mult_V_1169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2287 [1/1] (0.00ns)   --->   "%sext_ln17_1003 = sext i14 %mult_V_1169" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2287 'sext' 'sext_ln17_1003' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2288 [1/1] (0.00ns)   --->   "%sext_ln1273_424 = sext i16 %p_read_157"   --->   Operation 2288 'sext' 'sext_ln1273_424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2289 [1/1] (0.00ns)   --->   "%shl_ln1273_256 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_157, i1 0"   --->   Operation 2289 'bitconcatenate' 'shl_ln1273_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2290 [1/1] (0.00ns)   --->   "%sext_ln1273_425 = sext i17 %shl_ln1273_256"   --->   Operation 2290 'sext' 'sext_ln1273_425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2291 [1/1] (0.79ns)   --->   "%r_V_2316 = sub i18 0, i18 %sext_ln1273_425"   --->   Operation 2291 'sub' 'r_V_2316' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2292 [1/1] (0.00ns)   --->   "%mult_V_1170 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2316, i32 5, i32 17"   --->   Operation 2292 'partselect' 'mult_V_1170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2293 [1/1] (0.00ns)   --->   "%sext_ln17_1004 = sext i13 %mult_V_1170" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2293 'sext' 'sext_ln17_1004' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2294 [1/1] (0.00ns)   --->   "%shl_ln1273_257 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_157, i2 0"   --->   Operation 2294 'bitconcatenate' 'shl_ln1273_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2295 [1/1] (0.00ns)   --->   "%sext_ln1273_426 = sext i18 %shl_ln1273_257"   --->   Operation 2295 'sext' 'sext_ln1273_426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2296 [1/1] (0.79ns)   --->   "%r_V_2317 = sub i19 %sext_ln1273_424, i19 %sext_ln1273_426"   --->   Operation 2296 'sub' 'r_V_2317' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2297 [1/1] (0.00ns)   --->   "%mult_V_1171 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2317, i32 5, i32 18"   --->   Operation 2297 'partselect' 'mult_V_1171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2298 [1/1] (0.79ns)   --->   "%r_V_2318 = sub i19 0, i19 %sext_ln1273_426"   --->   Operation 2298 'sub' 'r_V_2318' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2299 [1/1] (0.00ns)   --->   "%mult_V_1172 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2318, i32 5, i32 18"   --->   Operation 2299 'partselect' 'mult_V_1172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2300 [1/1] (0.00ns)   --->   "%sext_ln17_1005 = sext i14 %mult_V_1172" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2300 'sext' 'sext_ln17_1005' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2301 [1/1] (0.00ns)   --->   "%mult_V_1173 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_157, i32 3, i32 15"   --->   Operation 2301 'partselect' 'mult_V_1173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2302 [1/1] (0.00ns)   --->   "%sext_ln17_1006 = sext i13 %mult_V_1173" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2302 'sext' 'sext_ln17_1006' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2303 [1/1] (0.00ns)   --->   "%sext_ln17_1007 = sext i13 %mult_V_1173" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2303 'sext' 'sext_ln17_1007' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2304 [1/1] (0.79ns)   --->   "%r_V_2319 = add i19 %sext_ln1273_426, i19 %sext_ln1273_424"   --->   Operation 2304 'add' 'r_V_2319' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2305 [1/1] (0.00ns)   --->   "%mult_V_1174 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2319, i32 5, i32 18"   --->   Operation 2305 'partselect' 'mult_V_1174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2306 [1/1] (0.00ns)   --->   "%sext_ln818_291 = sext i14 %mult_V_1174"   --->   Operation 2306 'sext' 'sext_ln818_291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2307 [1/1] (0.79ns)   --->   "%r_V_2320 = sub i19 %sext_ln1273_426, i19 %sext_ln1273_424"   --->   Operation 2307 'sub' 'r_V_2320' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2308 [1/1] (0.00ns)   --->   "%mult_V_1175 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2320, i32 5, i32 18"   --->   Operation 2308 'partselect' 'mult_V_1175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2309 [1/1] (0.00ns)   --->   "%sext_ln17_1008 = sext i14 %mult_V_1175" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2309 'sext' 'sext_ln17_1008' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2310 [1/1] (0.80ns)   --->   "%r_V_2321 = sub i19 %r_V_2318, i19 %sext_ln1273_424"   --->   Operation 2310 'sub' 'r_V_2321' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2311 [1/1] (0.00ns)   --->   "%mult_V_1176 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2321, i32 5, i32 18"   --->   Operation 2311 'partselect' 'mult_V_1176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2312 [1/1] (0.00ns)   --->   "%sext_ln818_292 = sext i14 %mult_V_1176"   --->   Operation 2312 'sext' 'sext_ln818_292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2313 [1/1] (0.00ns)   --->   "%mult_V_1177 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_157, i32 5, i32 15"   --->   Operation 2313 'partselect' 'mult_V_1177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2314 [1/1] (0.00ns)   --->   "%sext_ln17_1009 = sext i11 %mult_V_1177" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2314 'sext' 'sext_ln17_1009' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2315 [1/1] (0.00ns)   --->   "%mult_V_1178 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_157, i32 4, i32 15"   --->   Operation 2315 'partselect' 'mult_V_1178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2316 [1/1] (0.00ns)   --->   "%sext_ln17_1010 = sext i12 %mult_V_1178" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2316 'sext' 'sext_ln17_1010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2317 [1/1] (0.00ns)   --->   "%sext_ln1273_427 = sext i16 %p_read_156"   --->   Operation 2317 'sext' 'sext_ln1273_427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2318 [1/1] (0.00ns)   --->   "%shl_ln1273_258 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_156, i2 0"   --->   Operation 2318 'bitconcatenate' 'shl_ln1273_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2319 [1/1] (0.00ns)   --->   "%sext_ln1273_428 = sext i18 %shl_ln1273_258"   --->   Operation 2319 'sext' 'sext_ln1273_428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2320 [1/1] (0.79ns)   --->   "%r_V_2322 = sub i19 0, i19 %sext_ln1273_428"   --->   Operation 2320 'sub' 'r_V_2322' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2321 [1/1] (0.00ns)   --->   "%mult_V_1179 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2322, i32 5, i32 18"   --->   Operation 2321 'partselect' 'mult_V_1179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2322 [1/1] (0.00ns)   --->   "%sext_ln17_1011 = sext i14 %mult_V_1179" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2322 'sext' 'sext_ln17_1011' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2323 [1/1] (0.80ns)   --->   "%r_V_2323 = sub i19 %r_V_2322, i19 %sext_ln1273_427"   --->   Operation 2323 'sub' 'r_V_2323' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2324 [1/1] (0.00ns)   --->   "%mult_V_1180 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2323, i32 5, i32 18"   --->   Operation 2324 'partselect' 'mult_V_1180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2325 [1/1] (0.00ns)   --->   "%sext_ln17_1012 = sext i14 %mult_V_1180" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2325 'sext' 'sext_ln17_1012' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2326 [1/1] (0.79ns)   --->   "%r_V_2324 = sub i19 %sext_ln1273_427, i19 %sext_ln1273_428"   --->   Operation 2326 'sub' 'r_V_2324' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2327 [1/1] (0.00ns)   --->   "%mult_V_1181 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2324, i32 5, i32 18"   --->   Operation 2327 'partselect' 'mult_V_1181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2328 [1/1] (0.00ns)   --->   "%sext_ln17_1013 = sext i14 %mult_V_1181" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2328 'sext' 'sext_ln17_1013' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2329 [1/1] (0.00ns)   --->   "%mult_V_1182 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %p_read_156, i32 2, i32 15"   --->   Operation 2329 'partselect' 'mult_V_1182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2330 [1/1] (0.00ns)   --->   "%sext_ln17_1014 = sext i14 %mult_V_1182" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2330 'sext' 'sext_ln17_1014' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2331 [1/1] (0.00ns)   --->   "%shl_ln1273_259 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_156, i1 0"   --->   Operation 2331 'bitconcatenate' 'shl_ln1273_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2332 [1/1] (0.00ns)   --->   "%sext_ln1273_429 = sext i17 %shl_ln1273_259"   --->   Operation 2332 'sext' 'sext_ln1273_429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2333 [1/1] (0.00ns)   --->   "%sext_ln1273_430 = sext i17 %shl_ln1273_259"   --->   Operation 2333 'sext' 'sext_ln1273_430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2334 [1/1] (0.79ns)   --->   "%r_V_2325 = sub i18 0, i18 %sext_ln1273_430"   --->   Operation 2334 'sub' 'r_V_2325' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2335 [1/1] (0.00ns)   --->   "%mult_V_1183 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2325, i32 5, i32 17"   --->   Operation 2335 'partselect' 'mult_V_1183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2336 [1/1] (0.00ns)   --->   "%sext_ln17_1015 = sext i13 %mult_V_1183" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2336 'sext' 'sext_ln17_1015' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2337 [1/1] (0.00ns)   --->   "%sext_ln17_1016 = sext i13 %mult_V_1183" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2337 'sext' 'sext_ln17_1016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2338 [1/1] (0.00ns)   --->   "%shl_ln1273_260 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_156, i3 0"   --->   Operation 2338 'bitconcatenate' 'shl_ln1273_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2339 [1/1] (0.00ns)   --->   "%sext_ln1273_431 = sext i19 %shl_ln1273_260"   --->   Operation 2339 'sext' 'sext_ln1273_431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2340 [1/1] (0.80ns)   --->   "%r_V_2326 = sub i20 %sext_ln1273_429, i20 %sext_ln1273_431"   --->   Operation 2340 'sub' 'r_V_2326' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2341 [1/1] (0.00ns)   --->   "%mult_V_1184 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2326, i32 5, i32 19"   --->   Operation 2341 'partselect' 'mult_V_1184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2342 [1/1] (0.00ns)   --->   "%sext_ln818_293 = sext i15 %mult_V_1184"   --->   Operation 2342 'sext' 'sext_ln818_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2343 [1/1] (0.79ns)   --->   "%r_V_2327 = add i19 %sext_ln1273_428, i19 %sext_ln1273_427"   --->   Operation 2343 'add' 'r_V_2327' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2344 [1/1] (0.00ns)   --->   "%mult_V_1185 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2327, i32 5, i32 18"   --->   Operation 2344 'partselect' 'mult_V_1185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2345 [1/1] (0.00ns)   --->   "%sext_ln17_1017 = sext i14 %mult_V_1185" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2345 'sext' 'sext_ln17_1017' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2346 [1/1] (0.00ns)   --->   "%mult_V_1186 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_156, i32 4, i32 15"   --->   Operation 2346 'partselect' 'mult_V_1186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2347 [1/1] (0.00ns)   --->   "%sext_ln17_1018 = sext i12 %mult_V_1186" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2347 'sext' 'sext_ln17_1018' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2348 [1/1] (0.00ns)   --->   "%sext_ln17_1019 = sext i12 %mult_V_1186" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2348 'sext' 'sext_ln17_1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2349 [1/1] (0.00ns)   --->   "%mult_V_1187 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_156, i32 5, i32 15"   --->   Operation 2349 'partselect' 'mult_V_1187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2350 [1/1] (0.00ns)   --->   "%sext_ln17_1020 = sext i11 %mult_V_1187" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2350 'sext' 'sext_ln17_1020' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2351 [1/1] (0.79ns)   --->   "%r_V_2328 = sub i19 %sext_ln1273_428, i19 %sext_ln1273_427"   --->   Operation 2351 'sub' 'r_V_2328' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2352 [1/1] (0.00ns)   --->   "%mult_V_1188 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2328, i32 5, i32 18"   --->   Operation 2352 'partselect' 'mult_V_1188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2353 [1/1] (0.00ns)   --->   "%sext_ln17_1021 = sext i14 %mult_V_1188" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2353 'sext' 'sext_ln17_1021' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2354 [1/1] (0.00ns)   --->   "%mult_V_1189 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_156, i32 3, i32 15"   --->   Operation 2354 'partselect' 'mult_V_1189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2355 [1/1] (0.00ns)   --->   "%sext_ln17_1022 = sext i13 %mult_V_1189" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2355 'sext' 'sext_ln17_1022' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2356 [1/1] (0.00ns)   --->   "%sext_ln1273_432 = sext i16 %p_read_155"   --->   Operation 2356 'sext' 'sext_ln1273_432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2357 [1/1] (0.00ns)   --->   "%sext_ln1273_433 = sext i16 %p_read_155"   --->   Operation 2357 'sext' 'sext_ln1273_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2358 [1/1] (0.00ns)   --->   "%shl_ln1273_261 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_155, i3 0"   --->   Operation 2358 'bitconcatenate' 'shl_ln1273_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2359 [1/1] (0.00ns)   --->   "%sext_ln1273_434 = sext i19 %shl_ln1273_261"   --->   Operation 2359 'sext' 'sext_ln1273_434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2360 [1/1] (0.80ns)   --->   "%r_V_2329 = sub i20 %sext_ln1273_432, i20 %sext_ln1273_434"   --->   Operation 2360 'sub' 'r_V_2329' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2361 [1/1] (0.00ns)   --->   "%mult_V_1190 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2329, i32 5, i32 19"   --->   Operation 2361 'partselect' 'mult_V_1190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2362 [1/1] (0.00ns)   --->   "%sext_ln818_295 = sext i15 %mult_V_1190"   --->   Operation 2362 'sext' 'sext_ln818_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2363 [1/1] (0.00ns)   --->   "%shl_ln1273_262 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_155, i2 0"   --->   Operation 2363 'bitconcatenate' 'shl_ln1273_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2364 [1/1] (0.00ns)   --->   "%sext_ln1273_435 = sext i18 %shl_ln1273_262"   --->   Operation 2364 'sext' 'sext_ln1273_435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2365 [1/1] (0.79ns)   --->   "%r_V_2330 = add i19 %sext_ln1273_435, i19 %sext_ln1273_433"   --->   Operation 2365 'add' 'r_V_2330' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2366 [1/1] (0.00ns)   --->   "%mult_V_1191 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2330, i32 5, i32 18"   --->   Operation 2366 'partselect' 'mult_V_1191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2367 [1/1] (0.00ns)   --->   "%sext_ln17_1023 = sext i14 %mult_V_1191" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2367 'sext' 'sext_ln17_1023' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2368 [1/1] (0.00ns)   --->   "%shl_ln1273_263 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_155, i1 0"   --->   Operation 2368 'bitconcatenate' 'shl_ln1273_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2369 [1/1] (0.00ns)   --->   "%sext_ln1273_436 = sext i17 %shl_ln1273_263"   --->   Operation 2369 'sext' 'sext_ln1273_436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2370 [1/1] (0.00ns)   --->   "%sext_ln1273_437 = sext i17 %shl_ln1273_263"   --->   Operation 2370 'sext' 'sext_ln1273_437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2371 [1/1] (0.79ns)   --->   "%r_V_2331 = sub i18 0, i18 %sext_ln1273_437"   --->   Operation 2371 'sub' 'r_V_2331' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2372 [1/1] (0.00ns)   --->   "%mult_V_1192 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2331, i32 5, i32 17"   --->   Operation 2372 'partselect' 'mult_V_1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2373 [1/1] (0.00ns)   --->   "%sext_ln17_1024 = sext i13 %mult_V_1192" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2373 'sext' 'sext_ln17_1024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2374 [1/1] (0.00ns)   --->   "%mult_V_1193 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_155, i32 4, i32 15"   --->   Operation 2374 'partselect' 'mult_V_1193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2375 [1/1] (0.00ns)   --->   "%sext_ln17_1025 = sext i12 %mult_V_1193" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2375 'sext' 'sext_ln17_1025' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2376 [1/1] (0.79ns)   --->   "%r_V_2332 = sub i19 %sext_ln1273_433, i19 %sext_ln1273_435"   --->   Operation 2376 'sub' 'r_V_2332' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2377 [1/1] (0.00ns)   --->   "%mult_V_1194 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2332, i32 5, i32 18"   --->   Operation 2377 'partselect' 'mult_V_1194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2378 [1/1] (0.00ns)   --->   "%sext_ln17_1026 = sext i14 %mult_V_1194" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2378 'sext' 'sext_ln17_1026' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2379 [1/1] (0.79ns)   --->   "%r_V_2335 = sub i19 0, i19 %sext_ln1273_435"   --->   Operation 2379 'sub' 'r_V_2335' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2380 [1/1] (0.80ns)   --->   "%r_V_2333 = sub i19 %r_V_2335, i19 %sext_ln1273_433"   --->   Operation 2380 'sub' 'r_V_2333' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2381 [1/1] (0.00ns)   --->   "%mult_V_1195 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2333, i32 5, i32 18"   --->   Operation 2381 'partselect' 'mult_V_1195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2382 [1/1] (0.00ns)   --->   "%sext_ln17_1027 = sext i14 %mult_V_1195" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2382 'sext' 'sext_ln17_1027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2383 [1/1] (0.80ns)   --->   "%r_V_2334 = sub i20 %sext_ln1273_434, i20 %sext_ln1273_432"   --->   Operation 2383 'sub' 'r_V_2334' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2384 [1/1] (0.00ns)   --->   "%mult_V_1196 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2334, i32 5, i32 19"   --->   Operation 2384 'partselect' 'mult_V_1196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2385 [1/1] (0.00ns)   --->   "%sext_ln818_297 = sext i15 %mult_V_1196"   --->   Operation 2385 'sext' 'sext_ln818_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2386 [1/1] (0.00ns)   --->   "%mult_V_1197 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_155, i32 5, i32 15"   --->   Operation 2386 'partselect' 'mult_V_1197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2387 [1/1] (0.00ns)   --->   "%sext_ln17_1028 = sext i11 %mult_V_1197" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2387 'sext' 'sext_ln17_1028' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2388 [1/1] (0.00ns)   --->   "%mult_V_1198 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2335, i32 5, i32 18"   --->   Operation 2388 'partselect' 'mult_V_1198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2389 [1/1] (0.00ns)   --->   "%sext_ln17_1029 = sext i14 %mult_V_1198" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2389 'sext' 'sext_ln17_1029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2390 [1/1] (0.00ns)   --->   "%mult_V_1199 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_155, i32 3, i32 15"   --->   Operation 2390 'partselect' 'mult_V_1199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2391 [1/1] (0.00ns)   --->   "%sext_ln17_1030 = sext i13 %mult_V_1199" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2391 'sext' 'sext_ln17_1030' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2392 [1/1] (0.80ns)   --->   "%r_V_2336 = sub i20 %sext_ln1273_434, i20 %sext_ln1273_436"   --->   Operation 2392 'sub' 'r_V_2336' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2393 [1/1] (0.00ns)   --->   "%mult_V_1200 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2336, i32 5, i32 19"   --->   Operation 2393 'partselect' 'mult_V_1200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2394 [1/1] (0.00ns)   --->   "%sext_ln818_299 = sext i15 %mult_V_1200"   --->   Operation 2394 'sext' 'sext_ln818_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2395 [1/1] (0.00ns)   --->   "%sext_ln1273_438 = sext i16 %p_read_154"   --->   Operation 2395 'sext' 'sext_ln1273_438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2396 [1/1] (0.00ns)   --->   "%sext_ln1273_439 = sext i16 %p_read_154"   --->   Operation 2396 'sext' 'sext_ln1273_439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2397 [1/1] (0.00ns)   --->   "%sext_ln1273_440 = sext i16 %p_read_154"   --->   Operation 2397 'sext' 'sext_ln1273_440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2398 [1/1] (0.00ns)   --->   "%shl_ln1273_264 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_154, i3 0"   --->   Operation 2398 'bitconcatenate' 'shl_ln1273_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2399 [1/1] (0.00ns)   --->   "%sext_ln1273_441 = sext i19 %shl_ln1273_264"   --->   Operation 2399 'sext' 'sext_ln1273_441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2400 [1/1] (0.00ns)   --->   "%shl_ln1273_265 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_154, i1 0"   --->   Operation 2400 'bitconcatenate' 'shl_ln1273_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2401 [1/1] (0.00ns)   --->   "%sext_ln1273_442 = sext i17 %shl_ln1273_265"   --->   Operation 2401 'sext' 'sext_ln1273_442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2402 [1/1] (0.00ns)   --->   "%sext_ln1273_443 = sext i17 %shl_ln1273_265"   --->   Operation 2402 'sext' 'sext_ln1273_443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2403 [1/1] (0.80ns)   --->   "%r_V_2337 = sub i20 %sext_ln1273_441, i20 %sext_ln1273_443"   --->   Operation 2403 'sub' 'r_V_2337' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2404 [1/1] (0.00ns)   --->   "%mult_V_1201 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2337, i32 5, i32 19"   --->   Operation 2404 'partselect' 'mult_V_1201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2405 [1/1] (0.00ns)   --->   "%shl_ln1273_266 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_154, i2 0"   --->   Operation 2405 'bitconcatenate' 'shl_ln1273_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2406 [1/1] (0.00ns)   --->   "%sext_ln1273_444 = sext i18 %shl_ln1273_266"   --->   Operation 2406 'sext' 'sext_ln1273_444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2407 [1/1] (0.79ns)   --->   "%r_V_2338 = sub i19 %sext_ln1273_440, i19 %sext_ln1273_444"   --->   Operation 2407 'sub' 'r_V_2338' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2408 [1/1] (0.00ns)   --->   "%mult_V_1202 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2338, i32 5, i32 18"   --->   Operation 2408 'partselect' 'mult_V_1202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2409 [1/1] (0.00ns)   --->   "%sext_ln17_1031 = sext i14 %mult_V_1202" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2409 'sext' 'sext_ln17_1031' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2410 [1/1] (0.00ns)   --->   "%mult_V_1203 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_154, i32 5, i32 15"   --->   Operation 2410 'partselect' 'mult_V_1203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2411 [1/1] (0.00ns)   --->   "%sext_ln17_1032 = sext i11 %mult_V_1203" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2411 'sext' 'sext_ln17_1032' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2412 [1/1] (0.79ns)   --->   "%r_V_2339 = sub i19 0, i19 %sext_ln1273_444"   --->   Operation 2412 'sub' 'r_V_2339' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2413 [1/1] (0.00ns)   --->   "%mult_V_1204 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2339, i32 5, i32 18"   --->   Operation 2413 'partselect' 'mult_V_1204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2414 [1/1] (0.00ns)   --->   "%sext_ln17_1033 = sext i14 %mult_V_1204" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2414 'sext' 'sext_ln17_1033' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2415 [1/1] (0.00ns)   --->   "%mult_V_1205 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_154, i32 3, i32 15"   --->   Operation 2415 'partselect' 'mult_V_1205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2416 [1/1] (0.00ns)   --->   "%sext_ln17_1034 = sext i13 %mult_V_1205" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2416 'sext' 'sext_ln17_1034' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2417 [1/1] (0.80ns)   --->   "%r_V_2340 = sub i19 %r_V_2339, i19 %sext_ln1273_440"   --->   Operation 2417 'sub' 'r_V_2340' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2418 [1/1] (0.00ns)   --->   "%mult_V_1206 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2340, i32 5, i32 18"   --->   Operation 2418 'partselect' 'mult_V_1206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2419 [1/1] (0.00ns)   --->   "%sext_ln17_1035 = sext i14 %mult_V_1206" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2419 'sext' 'sext_ln17_1035' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2420 [1/1] (0.00ns)   --->   "%mult_V_1207 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_154, i32 4, i32 15"   --->   Operation 2420 'partselect' 'mult_V_1207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2421 [1/1] (0.00ns)   --->   "%sext_ln17_1036 = sext i12 %mult_V_1207" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2421 'sext' 'sext_ln17_1036' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2422 [1/1] (0.80ns)   --->   "%r_V_2341 = sub i20 %sext_ln1273_441, i20 %sext_ln1273_438"   --->   Operation 2422 'sub' 'r_V_2341' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2423 [1/1] (0.00ns)   --->   "%mult_V_1208 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2341, i32 5, i32 19"   --->   Operation 2423 'partselect' 'mult_V_1208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2424 [1/1] (0.00ns)   --->   "%sext_ln818_303 = sext i15 %mult_V_1208"   --->   Operation 2424 'sext' 'sext_ln818_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2425 [1/1] (0.78ns)   --->   "%r_V_2342 = sub i17 0, i17 %sext_ln1273_439"   --->   Operation 2425 'sub' 'r_V_2342' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2426 [1/1] (0.00ns)   --->   "%mult_V_1209 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2342, i32 5, i32 16"   --->   Operation 2426 'partselect' 'mult_V_1209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2427 [1/1] (0.00ns)   --->   "%sext_ln17_1037 = sext i12 %mult_V_1209" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2427 'sext' 'sext_ln17_1037' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2428 [1/1] (0.79ns)   --->   "%r_V_2343 = sub i19 %sext_ln1273_444, i19 %sext_ln1273_440"   --->   Operation 2428 'sub' 'r_V_2343' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2429 [1/1] (0.00ns)   --->   "%mult_V_1210 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2343, i32 5, i32 18"   --->   Operation 2429 'partselect' 'mult_V_1210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2430 [1/1] (0.00ns)   --->   "%sext_ln17_1038 = sext i14 %mult_V_1210" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2430 'sext' 'sext_ln17_1038' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2431 [1/1] (0.79ns)   --->   "%r_V_2344 = sub i18 0, i18 %sext_ln1273_442"   --->   Operation 2431 'sub' 'r_V_2344' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2432 [1/1] (0.00ns)   --->   "%mult_V_1211 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2344, i32 5, i32 17"   --->   Operation 2432 'partselect' 'mult_V_1211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2433 [1/1] (0.00ns)   --->   "%sext_ln17_1039 = sext i13 %mult_V_1211" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2433 'sext' 'sext_ln17_1039' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2434 [1/1] (0.79ns)   --->   "%r_V_2345 = add i19 %sext_ln1273_444, i19 %sext_ln1273_440"   --->   Operation 2434 'add' 'r_V_2345' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2435 [1/1] (0.00ns)   --->   "%mult_V_1212 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2345, i32 5, i32 18"   --->   Operation 2435 'partselect' 'mult_V_1212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2436 [1/1] (0.00ns)   --->   "%sext_ln17_1040 = sext i14 %mult_V_1212" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2436 'sext' 'sext_ln17_1040' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2437 [1/1] (0.80ns)   --->   "%r_V_2346 = sub i20 %sext_ln1273_438, i20 %sext_ln1273_441"   --->   Operation 2437 'sub' 'r_V_2346' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2438 [1/1] (0.00ns)   --->   "%mult_V_1213 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2346, i32 5, i32 19"   --->   Operation 2438 'partselect' 'mult_V_1213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2439 [1/1] (0.80ns)   --->   "%r_V_2347 = sub i20 %sext_ln1273_443, i20 %sext_ln1273_441"   --->   Operation 2439 'sub' 'r_V_2347' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2440 [1/1] (0.00ns)   --->   "%mult_V_1214 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2347, i32 5, i32 19"   --->   Operation 2440 'partselect' 'mult_V_1214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2441 [1/1] (0.00ns)   --->   "%sext_ln818_305 = sext i15 %mult_V_1214"   --->   Operation 2441 'sext' 'sext_ln818_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2442 [1/1] (0.00ns)   --->   "%sext_ln1273_445 = sext i16 %p_read_153"   --->   Operation 2442 'sext' 'sext_ln1273_445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2443 [1/1] (0.00ns)   --->   "%sext_ln1273_446 = sext i16 %p_read_153"   --->   Operation 2443 'sext' 'sext_ln1273_446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2444 [1/1] (0.00ns)   --->   "%shl_ln1273_267 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_153, i2 0"   --->   Operation 2444 'bitconcatenate' 'shl_ln1273_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2445 [1/1] (0.00ns)   --->   "%sext_ln1273_447 = sext i18 %shl_ln1273_267"   --->   Operation 2445 'sext' 'sext_ln1273_447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2446 [1/1] (0.79ns)   --->   "%r_V_2348 = sub i19 0, i19 %sext_ln1273_447"   --->   Operation 2446 'sub' 'r_V_2348' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2447 [1/1] (0.00ns)   --->   "%mult_V_1215 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2348, i32 5, i32 18"   --->   Operation 2447 'partselect' 'mult_V_1215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2448 [1/1] (0.00ns)   --->   "%sext_ln17_1041 = sext i14 %mult_V_1215" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2448 'sext' 'sext_ln17_1041' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2449 [1/1] (0.79ns)   --->   "%r_V_2349 = sub i19 %sext_ln1273_447, i19 %sext_ln1273_446"   --->   Operation 2449 'sub' 'r_V_2349' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2450 [1/1] (0.00ns)   --->   "%mult_V_1216 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2349, i32 5, i32 18"   --->   Operation 2450 'partselect' 'mult_V_1216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2451 [1/1] (0.00ns)   --->   "%sext_ln818_307 = sext i14 %mult_V_1216"   --->   Operation 2451 'sext' 'sext_ln818_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2452 [1/1] (0.00ns)   --->   "%sext_ln17_1042 = sext i14 %mult_V_1216" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2452 'sext' 'sext_ln17_1042' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2453 [1/1] (0.00ns)   --->   "%shl_ln1273_268 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_153, i3 0"   --->   Operation 2453 'bitconcatenate' 'shl_ln1273_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2454 [1/1] (0.00ns)   --->   "%sext_ln1273_448 = sext i19 %shl_ln1273_268"   --->   Operation 2454 'sext' 'sext_ln1273_448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2455 [1/1] (0.00ns)   --->   "%shl_ln1273_269 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_153, i1 0"   --->   Operation 2455 'bitconcatenate' 'shl_ln1273_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2456 [1/1] (0.00ns)   --->   "%sext_ln1273_449 = sext i17 %shl_ln1273_269"   --->   Operation 2456 'sext' 'sext_ln1273_449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2457 [1/1] (0.00ns)   --->   "%sext_ln1273_450 = sext i17 %shl_ln1273_269"   --->   Operation 2457 'sext' 'sext_ln1273_450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2458 [1/1] (0.80ns)   --->   "%r_V_2350 = sub i20 %sext_ln1273_450, i20 %sext_ln1273_448"   --->   Operation 2458 'sub' 'r_V_2350' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2459 [1/1] (0.00ns)   --->   "%mult_V_1217 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2350, i32 5, i32 19"   --->   Operation 2459 'partselect' 'mult_V_1217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2460 [1/1] (0.80ns)   --->   "%r_V_2351 = add i20 %sext_ln1273_448, i20 %sext_ln1273_450"   --->   Operation 2460 'add' 'r_V_2351' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2461 [1/1] (0.00ns)   --->   "%mult_V_1218 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2351, i32 5, i32 19"   --->   Operation 2461 'partselect' 'mult_V_1218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2462 [1/1] (0.80ns)   --->   "%r_V_2352 = sub i19 %r_V_2348, i19 %sext_ln1273_446"   --->   Operation 2462 'sub' 'r_V_2352' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2463 [1/1] (0.00ns)   --->   "%mult_V_1219 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2352, i32 5, i32 18"   --->   Operation 2463 'partselect' 'mult_V_1219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2464 [1/1] (0.00ns)   --->   "%sext_ln17_1043 = sext i14 %mult_V_1219" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2464 'sext' 'sext_ln17_1043' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2465 [1/1] (0.00ns)   --->   "%mult_V_1220 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_153, i32 5, i32 15"   --->   Operation 2465 'partselect' 'mult_V_1220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2466 [1/1] (0.00ns)   --->   "%sext_ln17_1044 = sext i11 %mult_V_1220" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2466 'sext' 'sext_ln17_1044' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2467 [1/1] (0.00ns)   --->   "%mult_V_1221 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_153, i32 4, i32 15"   --->   Operation 2467 'partselect' 'mult_V_1221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2468 [1/1] (0.00ns)   --->   "%sext_ln17_1045 = sext i12 %mult_V_1221" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2468 'sext' 'sext_ln17_1045' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2469 [1/1] (0.79ns)   --->   "%r_V_2353 = sub i19 %sext_ln1273_446, i19 %sext_ln1273_447"   --->   Operation 2469 'sub' 'r_V_2353' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2470 [1/1] (0.00ns)   --->   "%mult_V_1222 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2353, i32 5, i32 18"   --->   Operation 2470 'partselect' 'mult_V_1222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2471 [1/1] (0.00ns)   --->   "%sext_ln17_1046 = sext i14 %mult_V_1222" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2471 'sext' 'sext_ln17_1046' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2472 [1/1] (0.80ns)   --->   "%r_V_2354 = sub i20 %sext_ln1273_448, i20 %sext_ln1273_445"   --->   Operation 2472 'sub' 'r_V_2354' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2473 [1/1] (0.00ns)   --->   "%mult_V_1223 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2354, i32 5, i32 19"   --->   Operation 2473 'partselect' 'mult_V_1223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2474 [1/1] (0.00ns)   --->   "%sext_ln818_310 = sext i15 %mult_V_1223"   --->   Operation 2474 'sext' 'sext_ln818_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2475 [1/1] (0.79ns)   --->   "%r_V_2355 = sub i18 0, i18 %sext_ln1273_449"   --->   Operation 2475 'sub' 'r_V_2355' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2476 [1/1] (0.00ns)   --->   "%mult_V_1224 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2355, i32 5, i32 17"   --->   Operation 2476 'partselect' 'mult_V_1224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2477 [1/1] (0.00ns)   --->   "%sext_ln17_1047 = sext i13 %mult_V_1224" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2477 'sext' 'sext_ln17_1047' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2478 [1/1] (0.80ns)   --->   "%r_V_2356 = sub i20 %sext_ln1273_445, i20 %sext_ln1273_448"   --->   Operation 2478 'sub' 'r_V_2356' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2479 [1/1] (0.00ns)   --->   "%mult_V_1225 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2356, i32 5, i32 19"   --->   Operation 2479 'partselect' 'mult_V_1225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2480 [1/1] (0.00ns)   --->   "%sext_ln818_311 = sext i15 %mult_V_1225"   --->   Operation 2480 'sext' 'sext_ln818_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2481 [1/1] (0.80ns)   --->   "%r_V_2357 = sub i20 0, i20 %sext_ln1273_448"   --->   Operation 2481 'sub' 'r_V_2357' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2482 [1/1] (0.00ns)   --->   "%mult_V_1226 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2357, i32 5, i32 19"   --->   Operation 2482 'partselect' 'mult_V_1226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2483 [1/1] (0.00ns)   --->   "%sext_ln818_312 = sext i15 %mult_V_1226"   --->   Operation 2483 'sext' 'sext_ln818_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2484 [1/1] (0.80ns)   --->   "%r_V_2358 = sub i20 %r_V_2357, i20 %sext_ln1273_445"   --->   Operation 2484 'sub' 'r_V_2358' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2485 [1/1] (0.00ns)   --->   "%mult_V_1227 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2358, i32 5, i32 19"   --->   Operation 2485 'partselect' 'mult_V_1227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2486 [1/1] (0.00ns)   --->   "%sext_ln818_313 = sext i15 %mult_V_1227"   --->   Operation 2486 'sext' 'sext_ln818_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2487 [1/1] (0.00ns)   --->   "%sext_ln1273_451 = sext i16 %p_read_152"   --->   Operation 2487 'sext' 'sext_ln1273_451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2488 [1/1] (0.00ns)   --->   "%sext_ln1273_452 = sext i16 %p_read_152"   --->   Operation 2488 'sext' 'sext_ln1273_452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2489 [1/1] (0.00ns)   --->   "%sext_ln1273_453 = sext i16 %p_read_152"   --->   Operation 2489 'sext' 'sext_ln1273_453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2490 [1/1] (0.00ns)   --->   "%shl_ln1273_270 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_152, i3 0"   --->   Operation 2490 'bitconcatenate' 'shl_ln1273_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2491 [1/1] (0.00ns)   --->   "%sext_ln1273_454 = sext i19 %shl_ln1273_270"   --->   Operation 2491 'sext' 'sext_ln1273_454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2492 [1/1] (0.00ns)   --->   "%shl_ln1273_271 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_152, i1 0"   --->   Operation 2492 'bitconcatenate' 'shl_ln1273_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2493 [1/1] (0.00ns)   --->   "%sext_ln1273_455 = sext i17 %shl_ln1273_271"   --->   Operation 2493 'sext' 'sext_ln1273_455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2494 [1/1] (0.00ns)   --->   "%sext_ln1273_456 = sext i17 %shl_ln1273_271"   --->   Operation 2494 'sext' 'sext_ln1273_456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2495 [1/1] (0.80ns)   --->   "%r_V_2359 = sub i20 %sext_ln1273_456, i20 %sext_ln1273_454"   --->   Operation 2495 'sub' 'r_V_2359' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2496 [1/1] (0.00ns)   --->   "%mult_V_1228 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2359, i32 5, i32 19"   --->   Operation 2496 'partselect' 'mult_V_1228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2497 [1/1] (0.00ns)   --->   "%sext_ln818_314 = sext i15 %mult_V_1228"   --->   Operation 2497 'sext' 'sext_ln818_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2498 [1/1] (0.79ns)   --->   "%r_V_2360 = sub i18 0, i18 %sext_ln1273_455"   --->   Operation 2498 'sub' 'r_V_2360' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2499 [1/1] (0.00ns)   --->   "%mult_V_1229 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2360, i32 5, i32 17"   --->   Operation 2499 'partselect' 'mult_V_1229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2500 [1/1] (0.00ns)   --->   "%sext_ln17_1048 = sext i13 %mult_V_1229" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2500 'sext' 'sext_ln17_1048' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2501 [1/1] (0.80ns)   --->   "%r_V_2361 = sub i20 0, i20 %sext_ln1273_454"   --->   Operation 2501 'sub' 'r_V_2361' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2502 [1/1] (0.00ns)   --->   "%mult_V_1230 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2361, i32 5, i32 19"   --->   Operation 2502 'partselect' 'mult_V_1230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2503 [1/1] (0.00ns)   --->   "%sext_ln818_315 = sext i15 %mult_V_1230"   --->   Operation 2503 'sext' 'sext_ln818_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2504 [1/1] (0.00ns)   --->   "%mult_V_1231 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_152, i32 4, i32 15"   --->   Operation 2504 'partselect' 'mult_V_1231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2505 [1/1] (0.00ns)   --->   "%sext_ln17_1049 = sext i12 %mult_V_1231" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2505 'sext' 'sext_ln17_1049' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2506 [1/1] (0.00ns)   --->   "%shl_ln1273_272 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_152, i2 0"   --->   Operation 2506 'bitconcatenate' 'shl_ln1273_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2507 [1/1] (0.00ns)   --->   "%sext_ln1273_457 = sext i18 %shl_ln1273_272"   --->   Operation 2507 'sext' 'sext_ln1273_457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2508 [1/1] (0.79ns)   --->   "%r_V_2362 = sub i19 %sext_ln1273_457, i19 %sext_ln1273_453"   --->   Operation 2508 'sub' 'r_V_2362' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2509 [1/1] (0.00ns)   --->   "%mult_V_1232 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2362, i32 5, i32 18"   --->   Operation 2509 'partselect' 'mult_V_1232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2510 [1/1] (0.00ns)   --->   "%sext_ln17_1050 = sext i14 %mult_V_1232" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2510 'sext' 'sext_ln17_1050' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2511 [1/1] (0.00ns)   --->   "%mult_V_1233 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_152, i32 5, i32 15"   --->   Operation 2511 'partselect' 'mult_V_1233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2512 [1/1] (0.00ns)   --->   "%sext_ln17_1051 = sext i11 %mult_V_1233" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2512 'sext' 'sext_ln17_1051' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2513 [1/1] (0.00ns)   --->   "%mult_V_1234 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %p_read_152, i32 2, i32 15"   --->   Operation 2513 'partselect' 'mult_V_1234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2514 [1/1] (0.00ns)   --->   "%sext_ln17_1052 = sext i14 %mult_V_1234" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2514 'sext' 'sext_ln17_1052' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2515 [1/1] (0.79ns)   --->   "%r_V_2363 = sub i19 0, i19 %sext_ln1273_457"   --->   Operation 2515 'sub' 'r_V_2363' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2516 [1/1] (0.00ns)   --->   "%mult_V_1235 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2363, i32 5, i32 18"   --->   Operation 2516 'partselect' 'mult_V_1235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2517 [1/1] (0.00ns)   --->   "%sext_ln17_1053 = sext i14 %mult_V_1235" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2517 'sext' 'sext_ln17_1053' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2518 [1/1] (0.00ns)   --->   "%mult_V_1236 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_152, i32 3, i32 15"   --->   Operation 2518 'partselect' 'mult_V_1236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2519 [1/1] (0.00ns)   --->   "%sext_ln17_1054 = sext i13 %mult_V_1236" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2519 'sext' 'sext_ln17_1054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2520 [1/1] (0.79ns)   --->   "%r_V_2364 = add i19 %sext_ln1273_457, i19 %sext_ln1273_453"   --->   Operation 2520 'add' 'r_V_2364' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2521 [1/1] (0.00ns)   --->   "%mult_V_1237 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2364, i32 5, i32 18"   --->   Operation 2521 'partselect' 'mult_V_1237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2522 [1/1] (0.00ns)   --->   "%sext_ln17_1055 = sext i14 %mult_V_1237" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2522 'sext' 'sext_ln17_1055' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2523 [1/1] (0.79ns)   --->   "%r_V_2365 = sub i19 %sext_ln1273_453, i19 %sext_ln1273_457"   --->   Operation 2523 'sub' 'r_V_2365' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2524 [1/1] (0.00ns)   --->   "%mult_V_1238 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2365, i32 5, i32 18"   --->   Operation 2524 'partselect' 'mult_V_1238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2525 [1/1] (0.80ns)   --->   "%r_V_2366 = sub i20 %sext_ln1273_454, i20 %sext_ln1273_456"   --->   Operation 2525 'sub' 'r_V_2366' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2526 [1/1] (0.00ns)   --->   "%mult_V_1239 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2366, i32 5, i32 19"   --->   Operation 2526 'partselect' 'mult_V_1239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2527 [1/1] (0.00ns)   --->   "%sext_ln818_318 = sext i15 %mult_V_1239"   --->   Operation 2527 'sext' 'sext_ln818_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2528 [1/1] (0.80ns)   --->   "%r_V_2367 = add i20 %sext_ln1273_454, i20 %sext_ln1273_452"   --->   Operation 2528 'add' 'r_V_2367' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2529 [1/1] (0.00ns)   --->   "%mult_V_1240 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2367, i32 5, i32 19"   --->   Operation 2529 'partselect' 'mult_V_1240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2530 [1/1] (0.00ns)   --->   "%sext_ln818_319 = sext i15 %mult_V_1240"   --->   Operation 2530 'sext' 'sext_ln818_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2531 [1/1] (0.80ns)   --->   "%r_V_2368 = add i20 %sext_ln1273_454, i20 %sext_ln1273_456"   --->   Operation 2531 'add' 'r_V_2368' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2532 [1/1] (0.00ns)   --->   "%mult_V_1241 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2368, i32 5, i32 19"   --->   Operation 2532 'partselect' 'mult_V_1241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2533 [1/1] (0.00ns)   --->   "%sext_ln818_320 = sext i15 %mult_V_1241"   --->   Operation 2533 'sext' 'sext_ln818_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2534 [1/1] (0.80ns)   --->   "%r_V_2369 = sub i20 %sext_ln1273_452, i20 %sext_ln1273_454"   --->   Operation 2534 'sub' 'r_V_2369' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2535 [1/1] (0.00ns)   --->   "%mult_V_1242 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2369, i32 5, i32 19"   --->   Operation 2535 'partselect' 'mult_V_1242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2536 [1/1] (0.00ns)   --->   "%sext_ln818_321 = sext i15 %mult_V_1242"   --->   Operation 2536 'sext' 'sext_ln818_321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2537 [1/1] (1.94ns)   --->   "%r_V_2370 = mul i21 %sext_ln1273_451, i21 2097141"   --->   Operation 2537 'mul' 'r_V_2370' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2538 [1/1] (0.00ns)   --->   "%mult_V_1243 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2370, i32 5, i32 20"   --->   Operation 2538 'partselect' 'mult_V_1243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2539 [1/1] (0.00ns)   --->   "%sext_ln1273_458 = sext i16 %p_read_151"   --->   Operation 2539 'sext' 'sext_ln1273_458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2540 [1/1] (0.00ns)   --->   "%sext_ln1273_459 = sext i16 %p_read_151"   --->   Operation 2540 'sext' 'sext_ln1273_459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2541 [1/1] (0.00ns)   --->   "%shl_ln1273_273 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_151, i2 0"   --->   Operation 2541 'bitconcatenate' 'shl_ln1273_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2542 [1/1] (0.00ns)   --->   "%sext_ln1273_460 = sext i18 %shl_ln1273_273"   --->   Operation 2542 'sext' 'sext_ln1273_460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2543 [1/1] (0.79ns)   --->   "%r_V_2371 = sub i19 %sext_ln1273_460, i19 %sext_ln1273_459"   --->   Operation 2543 'sub' 'r_V_2371' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2544 [1/1] (0.00ns)   --->   "%mult_V_1244 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2371, i32 5, i32 18"   --->   Operation 2544 'partselect' 'mult_V_1244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2545 [1/1] (0.00ns)   --->   "%sext_ln17_1057 = sext i14 %mult_V_1244" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2545 'sext' 'sext_ln17_1057' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2546 [1/1] (0.00ns)   --->   "%shl_ln1273_274 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_151, i3 0"   --->   Operation 2546 'bitconcatenate' 'shl_ln1273_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2547 [1/1] (0.00ns)   --->   "%sext_ln1273_461 = sext i19 %shl_ln1273_274"   --->   Operation 2547 'sext' 'sext_ln1273_461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2548 [1/1] (0.00ns)   --->   "%shl_ln1273_275 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_151, i1 0"   --->   Operation 2548 'bitconcatenate' 'shl_ln1273_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2549 [1/1] (0.00ns)   --->   "%sext_ln1273_462 = sext i17 %shl_ln1273_275"   --->   Operation 2549 'sext' 'sext_ln1273_462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2550 [1/1] (0.00ns)   --->   "%sext_ln1273_463 = sext i17 %shl_ln1273_275"   --->   Operation 2550 'sext' 'sext_ln1273_463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2551 [1/1] (0.80ns)   --->   "%r_V_2372 = sub i20 %sext_ln1273_463, i20 %sext_ln1273_461"   --->   Operation 2551 'sub' 'r_V_2372' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2552 [1/1] (0.00ns)   --->   "%mult_V_1245 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2372, i32 5, i32 19"   --->   Operation 2552 'partselect' 'mult_V_1245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2553 [1/1] (0.00ns)   --->   "%sext_ln818_322 = sext i15 %mult_V_1245"   --->   Operation 2553 'sext' 'sext_ln818_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2554 [1/1] (0.00ns)   --->   "%mult_V_1246 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_151, i32 3, i32 15"   --->   Operation 2554 'partselect' 'mult_V_1246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2555 [1/1] (0.00ns)   --->   "%sext_ln17_1058 = sext i13 %mult_V_1246" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2555 'sext' 'sext_ln17_1058' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2556 [1/1] (0.80ns)   --->   "%r_V_2373 = sub i20 %sext_ln1273_461, i20 %sext_ln1273_458"   --->   Operation 2556 'sub' 'r_V_2373' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2557 [1/1] (0.00ns)   --->   "%mult_V_1247 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2373, i32 5, i32 19"   --->   Operation 2557 'partselect' 'mult_V_1247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2558 [1/1] (0.00ns)   --->   "%sext_ln818_323 = sext i15 %mult_V_1247"   --->   Operation 2558 'sext' 'sext_ln818_323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2559 [1/1] (0.79ns)   --->   "%r_V_2374 = sub i19 %sext_ln1273_459, i19 %sext_ln1273_460"   --->   Operation 2559 'sub' 'r_V_2374' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2560 [1/1] (0.00ns)   --->   "%mult_V_1248 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2374, i32 5, i32 18"   --->   Operation 2560 'partselect' 'mult_V_1248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2561 [1/1] (0.00ns)   --->   "%sext_ln17_1059 = sext i14 %mult_V_1248" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2561 'sext' 'sext_ln17_1059' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2562 [1/1] (0.00ns)   --->   "%mult_V_1249 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_151, i32 5, i32 15"   --->   Operation 2562 'partselect' 'mult_V_1249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2563 [1/1] (0.00ns)   --->   "%sext_ln17_1060 = sext i11 %mult_V_1249" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2563 'sext' 'sext_ln17_1060' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2564 [1/1] (0.79ns)   --->   "%r_V_2375 = add i19 %sext_ln1273_460, i19 %sext_ln1273_459"   --->   Operation 2564 'add' 'r_V_2375' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2565 [1/1] (0.00ns)   --->   "%mult_V_1250 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2375, i32 5, i32 18"   --->   Operation 2565 'partselect' 'mult_V_1250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2566 [1/1] (0.00ns)   --->   "%sext_ln17_1061 = sext i14 %mult_V_1250" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2566 'sext' 'sext_ln17_1061' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2567 [1/1] (0.80ns)   --->   "%r_V_2376 = add i20 %sext_ln1273_461, i20 %sext_ln1273_458"   --->   Operation 2567 'add' 'r_V_2376' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2568 [1/1] (0.00ns)   --->   "%mult_V_1251 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2376, i32 5, i32 19"   --->   Operation 2568 'partselect' 'mult_V_1251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2569 [1/1] (0.00ns)   --->   "%sext_ln818_325 = sext i15 %mult_V_1251"   --->   Operation 2569 'sext' 'sext_ln818_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2570 [1/1] (0.79ns)   --->   "%r_V_2379 = sub i19 0, i19 %sext_ln1273_460"   --->   Operation 2570 'sub' 'r_V_2379' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2571 [1/1] (0.80ns)   --->   "%r_V_2377 = sub i19 %r_V_2379, i19 %sext_ln1273_459"   --->   Operation 2571 'sub' 'r_V_2377' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2572 [1/1] (0.00ns)   --->   "%mult_V_1252 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2377, i32 5, i32 18"   --->   Operation 2572 'partselect' 'mult_V_1252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2573 [1/1] (0.00ns)   --->   "%sext_ln17_1062 = sext i14 %mult_V_1252" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2573 'sext' 'sext_ln17_1062' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2574 [1/1] (0.79ns)   --->   "%r_V_2378 = sub i18 0, i18 %sext_ln1273_462"   --->   Operation 2574 'sub' 'r_V_2378' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2575 [1/1] (0.00ns)   --->   "%mult_V_1253 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2378, i32 5, i32 17"   --->   Operation 2575 'partselect' 'mult_V_1253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2576 [1/1] (0.00ns)   --->   "%mult_V_1254 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2379, i32 5, i32 18"   --->   Operation 2576 'partselect' 'mult_V_1254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2577 [1/1] (0.00ns)   --->   "%mult_V_1255 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_151, i32 4, i32 15"   --->   Operation 2577 'partselect' 'mult_V_1255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2578 [1/1] (0.00ns)   --->   "%sext_ln17_1065 = sext i12 %mult_V_1255" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2578 'sext' 'sext_ln17_1065' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2579 [1/1] (0.00ns)   --->   "%sext_ln818_327 = sext i16 %p_read_150"   --->   Operation 2579 'sext' 'sext_ln818_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2580 [1/1] (0.00ns)   --->   "%sext_ln818_328 = sext i16 %p_read_150"   --->   Operation 2580 'sext' 'sext_ln818_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2581 [1/1] (0.00ns)   --->   "%mult_V_1256 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_150, i32 3, i32 15"   --->   Operation 2581 'partselect' 'mult_V_1256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2582 [1/1] (0.00ns)   --->   "%sext_ln17_1066 = sext i13 %mult_V_1256" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2582 'sext' 'sext_ln17_1066' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2583 [1/1] (0.00ns)   --->   "%sext_ln17_1067 = sext i13 %mult_V_1256" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2583 'sext' 'sext_ln17_1067' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2584 [1/1] (0.00ns)   --->   "%mult_V_1257 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_150, i32 4, i32 15"   --->   Operation 2584 'partselect' 'mult_V_1257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2585 [1/1] (0.00ns)   --->   "%sext_ln17_1068 = sext i12 %mult_V_1257" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2585 'sext' 'sext_ln17_1068' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2586 [1/1] (0.00ns)   --->   "%shl_ln1273_276 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_150, i2 0"   --->   Operation 2586 'bitconcatenate' 'shl_ln1273_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2587 [1/1] (0.00ns)   --->   "%sext_ln1273_464 = sext i18 %shl_ln1273_276"   --->   Operation 2587 'sext' 'sext_ln1273_464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2588 [1/1] (0.79ns)   --->   "%r_V_2380 = sub i19 %sext_ln818_328, i19 %sext_ln1273_464"   --->   Operation 2588 'sub' 'r_V_2380' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2589 [1/1] (0.00ns)   --->   "%mult_V_1258 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2380, i32 5, i32 18"   --->   Operation 2589 'partselect' 'mult_V_1258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2590 [1/1] (0.00ns)   --->   "%sext_ln17_1069 = sext i14 %mult_V_1258" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2590 'sext' 'sext_ln17_1069' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2591 [1/1] (0.00ns)   --->   "%shl_ln1273_277 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_150, i3 0"   --->   Operation 2591 'bitconcatenate' 'shl_ln1273_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2592 [1/1] (0.00ns)   --->   "%sext_ln1273_465 = sext i19 %shl_ln1273_277"   --->   Operation 2592 'sext' 'sext_ln1273_465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2593 [1/1] (0.80ns)   --->   "%r_V_2381 = sub i20 %sext_ln1273_465, i20 %sext_ln818_327"   --->   Operation 2593 'sub' 'r_V_2381' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2594 [1/1] (0.00ns)   --->   "%mult_V_1259 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2381, i32 5, i32 19"   --->   Operation 2594 'partselect' 'mult_V_1259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2595 [1/1] (0.00ns)   --->   "%sext_ln818_329 = sext i15 %mult_V_1259"   --->   Operation 2595 'sext' 'sext_ln818_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2596 [1/1] (0.80ns)   --->   "%r_V_2382 = sub i20 %sext_ln818_327, i20 %sext_ln1273_465"   --->   Operation 2596 'sub' 'r_V_2382' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2597 [1/1] (0.00ns)   --->   "%mult_V_1260 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2382, i32 5, i32 19"   --->   Operation 2597 'partselect' 'mult_V_1260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2598 [1/1] (0.00ns)   --->   "%sext_ln818_330 = sext i15 %mult_V_1260"   --->   Operation 2598 'sext' 'sext_ln818_330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2599 [1/1] (0.00ns)   --->   "%shl_ln1273_278 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_150, i1 0"   --->   Operation 2599 'bitconcatenate' 'shl_ln1273_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2600 [1/1] (0.00ns)   --->   "%sext_ln1273_466 = sext i17 %shl_ln1273_278"   --->   Operation 2600 'sext' 'sext_ln1273_466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2601 [1/1] (0.00ns)   --->   "%sext_ln1273_467 = sext i17 %shl_ln1273_278"   --->   Operation 2601 'sext' 'sext_ln1273_467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2602 [1/1] (0.79ns)   --->   "%r_V_2383 = sub i18 0, i18 %sext_ln1273_467"   --->   Operation 2602 'sub' 'r_V_2383' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2603 [1/1] (0.00ns)   --->   "%mult_V_1261 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2383, i32 5, i32 17"   --->   Operation 2603 'partselect' 'mult_V_1261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2604 [1/1] (0.00ns)   --->   "%sext_ln17_1070 = sext i13 %mult_V_1261" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2604 'sext' 'sext_ln17_1070' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2605 [1/1] (0.79ns)   --->   "%r_V_2387 = sub i19 0, i19 %sext_ln1273_464"   --->   Operation 2605 'sub' 'r_V_2387' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2606 [1/1] (0.80ns)   --->   "%r_V_2384 = sub i19 %r_V_2387, i19 %sext_ln818_328"   --->   Operation 2606 'sub' 'r_V_2384' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2607 [1/1] (0.00ns)   --->   "%mult_V_1262 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2384, i32 5, i32 18"   --->   Operation 2607 'partselect' 'mult_V_1262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2608 [1/1] (0.00ns)   --->   "%sext_ln17_1071 = sext i14 %mult_V_1262" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2608 'sext' 'sext_ln17_1071' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2609 [1/1] (0.00ns)   --->   "%mult_V_1263 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_150, i32 5, i32 15"   --->   Operation 2609 'partselect' 'mult_V_1263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2610 [1/1] (0.00ns)   --->   "%sext_ln17_1072 = sext i11 %mult_V_1263" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2610 'sext' 'sext_ln17_1072' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2611 [1/1] (0.80ns)   --->   "%r_V_2385 = sub i20 %sext_ln1273_465, i20 %sext_ln1273_466"   --->   Operation 2611 'sub' 'r_V_2385' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2612 [1/1] (0.00ns)   --->   "%mult_V_1264 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2385, i32 5, i32 19"   --->   Operation 2612 'partselect' 'mult_V_1264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2613 [1/1] (0.00ns)   --->   "%sext_ln818_331 = sext i15 %mult_V_1264"   --->   Operation 2613 'sext' 'sext_ln818_331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2614 [1/1] (0.79ns)   --->   "%r_V_2386 = add i19 %sext_ln1273_464, i19 %sext_ln818_328"   --->   Operation 2614 'add' 'r_V_2386' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2615 [1/1] (0.00ns)   --->   "%mult_V_1265 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2386, i32 5, i32 18"   --->   Operation 2615 'partselect' 'mult_V_1265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2616 [1/1] (0.00ns)   --->   "%sext_ln17_1073 = sext i14 %mult_V_1265" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2616 'sext' 'sext_ln17_1073' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2617 [1/1] (0.00ns)   --->   "%mult_V_1266 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2387, i32 5, i32 18"   --->   Operation 2617 'partselect' 'mult_V_1266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2618 [1/1] (0.00ns)   --->   "%sext_ln17_1074 = sext i14 %mult_V_1266" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2618 'sext' 'sext_ln17_1074' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2619 [1/1] (0.79ns)   --->   "%r_V_2388 = sub i19 %sext_ln1273_464, i19 %sext_ln818_328"   --->   Operation 2619 'sub' 'r_V_2388' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2620 [1/1] (0.00ns)   --->   "%mult_V_1267 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2388, i32 5, i32 18"   --->   Operation 2620 'partselect' 'mult_V_1267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2621 [1/1] (0.00ns)   --->   "%sext_ln17_1075 = sext i14 %mult_V_1267" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2621 'sext' 'sext_ln17_1075' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2622 [1/1] (0.80ns)   --->   "%r_V_2389 = sub i20 0, i20 %sext_ln1273_465"   --->   Operation 2622 'sub' 'r_V_2389' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2623 [1/1] (0.00ns)   --->   "%mult_V_1268 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2389, i32 5, i32 19"   --->   Operation 2623 'partselect' 'mult_V_1268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2624 [1/1] (0.00ns)   --->   "%sext_ln818_332 = sext i15 %mult_V_1268"   --->   Operation 2624 'sext' 'sext_ln818_332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2625 [1/1] (0.00ns)   --->   "%sext_ln1273_468 = sext i16 %p_read_149"   --->   Operation 2625 'sext' 'sext_ln1273_468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2626 [1/1] (0.00ns)   --->   "%shl_ln1273_279 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_149, i2 0"   --->   Operation 2626 'bitconcatenate' 'shl_ln1273_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2627 [1/1] (0.00ns)   --->   "%sext_ln1273_469 = sext i18 %shl_ln1273_279"   --->   Operation 2627 'sext' 'sext_ln1273_469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2628 [1/1] (0.79ns)   --->   "%r_V_2395 = sub i19 0, i19 %sext_ln1273_469"   --->   Operation 2628 'sub' 'r_V_2395' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2629 [1/1] (0.80ns)   --->   "%r_V_2390 = sub i19 %r_V_2395, i19 %sext_ln1273_468"   --->   Operation 2629 'sub' 'r_V_2390' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2630 [1/1] (0.00ns)   --->   "%mult_V_1269 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2390, i32 5, i32 18"   --->   Operation 2630 'partselect' 'mult_V_1269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2631 [1/1] (0.00ns)   --->   "%sext_ln17_1076 = sext i14 %mult_V_1269" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2631 'sext' 'sext_ln17_1076' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2632 [1/1] (0.79ns)   --->   "%r_V_2391 = sub i19 %sext_ln1273_469, i19 %sext_ln1273_468"   --->   Operation 2632 'sub' 'r_V_2391' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2633 [1/1] (0.00ns)   --->   "%mult_V_1270 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2391, i32 5, i32 18"   --->   Operation 2633 'partselect' 'mult_V_1270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2634 [1/1] (0.00ns)   --->   "%sext_ln17_1077 = sext i14 %mult_V_1270" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2634 'sext' 'sext_ln17_1077' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2635 [1/1] (0.00ns)   --->   "%shl_ln1273_280 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_149, i3 0"   --->   Operation 2635 'bitconcatenate' 'shl_ln1273_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2636 [1/1] (0.00ns)   --->   "%sext_ln1273_470 = sext i19 %shl_ln1273_280"   --->   Operation 2636 'sext' 'sext_ln1273_470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2637 [1/1] (0.80ns)   --->   "%r_V_2392 = sub i20 0, i20 %sext_ln1273_470"   --->   Operation 2637 'sub' 'r_V_2392' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2638 [1/1] (0.00ns)   --->   "%mult_V_1271 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2392, i32 5, i32 19"   --->   Operation 2638 'partselect' 'mult_V_1271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2639 [1/1] (0.00ns)   --->   "%sext_ln818_333 = sext i15 %mult_V_1271"   --->   Operation 2639 'sext' 'sext_ln818_333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2640 [1/1] (0.00ns)   --->   "%mult_V_1272 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_149, i32 3, i32 15"   --->   Operation 2640 'partselect' 'mult_V_1272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2641 [1/1] (0.00ns)   --->   "%sext_ln17_1078 = sext i13 %mult_V_1272" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2641 'sext' 'sext_ln17_1078' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2642 [1/1] (0.00ns)   --->   "%sext_ln17_1079 = sext i13 %mult_V_1272" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2642 'sext' 'sext_ln17_1079' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2643 [1/1] (0.00ns)   --->   "%mult_V_1273 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_149, i32 4, i32 15"   --->   Operation 2643 'partselect' 'mult_V_1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2644 [1/1] (0.00ns)   --->   "%sext_ln17_1080 = sext i12 %mult_V_1273" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2644 'sext' 'sext_ln17_1080' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2645 [1/1] (0.79ns)   --->   "%r_V_2393 = sub i19 %sext_ln1273_468, i19 %sext_ln1273_469"   --->   Operation 2645 'sub' 'r_V_2393' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2646 [1/1] (0.00ns)   --->   "%mult_V_1274 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2393, i32 5, i32 18"   --->   Operation 2646 'partselect' 'mult_V_1274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2647 [1/1] (0.00ns)   --->   "%sext_ln17_1081 = sext i14 %mult_V_1274" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2647 'sext' 'sext_ln17_1081' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2648 [1/1] (0.79ns)   --->   "%r_V_2394 = add i19 %sext_ln1273_469, i19 %sext_ln1273_468"   --->   Operation 2648 'add' 'r_V_2394' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2649 [1/1] (0.00ns)   --->   "%mult_V_1275 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2394, i32 5, i32 18"   --->   Operation 2649 'partselect' 'mult_V_1275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2650 [1/1] (0.00ns)   --->   "%mult_V_1276 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2395, i32 5, i32 18"   --->   Operation 2650 'partselect' 'mult_V_1276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2651 [1/1] (0.00ns)   --->   "%shl_ln1273_281 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_149, i1 0"   --->   Operation 2651 'bitconcatenate' 'shl_ln1273_281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2652 [1/1] (0.00ns)   --->   "%sext_ln1273_471 = sext i17 %shl_ln1273_281"   --->   Operation 2652 'sext' 'sext_ln1273_471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2653 [1/1] (0.79ns)   --->   "%r_V_2396 = sub i18 0, i18 %sext_ln1273_471"   --->   Operation 2653 'sub' 'r_V_2396' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2654 [1/1] (0.00ns)   --->   "%mult_V_1277 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2396, i32 5, i32 17"   --->   Operation 2654 'partselect' 'mult_V_1277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2655 [1/1] (0.00ns)   --->   "%sext_ln17_1082 = sext i13 %mult_V_1277" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2655 'sext' 'sext_ln17_1082' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2656 [1/1] (0.00ns)   --->   "%sext_ln1273_472 = sext i16 %p_read_148"   --->   Operation 2656 'sext' 'sext_ln1273_472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2657 [1/1] (0.00ns)   --->   "%sext_ln1273_473 = sext i16 %p_read_148"   --->   Operation 2657 'sext' 'sext_ln1273_473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2658 [1/1] (0.00ns)   --->   "%sext_ln1273_474 = sext i16 %p_read_148"   --->   Operation 2658 'sext' 'sext_ln1273_474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2659 [1/1] (0.00ns)   --->   "%shl_ln1273_282 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_148, i2 0"   --->   Operation 2659 'bitconcatenate' 'shl_ln1273_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2660 [1/1] (0.00ns)   --->   "%sext_ln1273_475 = sext i18 %shl_ln1273_282"   --->   Operation 2660 'sext' 'sext_ln1273_475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2661 [1/1] (0.79ns)   --->   "%r_V_2397 = sub i19 %sext_ln1273_474, i19 %sext_ln1273_475"   --->   Operation 2661 'sub' 'r_V_2397' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2662 [1/1] (0.00ns)   --->   "%mult_V_1278 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2397, i32 5, i32 18"   --->   Operation 2662 'partselect' 'mult_V_1278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2663 [1/1] (0.00ns)   --->   "%sext_ln17_1083 = sext i14 %mult_V_1278" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2663 'sext' 'sext_ln17_1083' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2664 [1/1] (0.00ns)   --->   "%mult_V_1279 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_148, i32 3, i32 15"   --->   Operation 2664 'partselect' 'mult_V_1279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2665 [1/1] (0.00ns)   --->   "%sext_ln17_1084 = sext i13 %mult_V_1279" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2665 'sext' 'sext_ln17_1084' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2666 [1/1] (0.00ns)   --->   "%shl_ln1273_283 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_148, i1 0"   --->   Operation 2666 'bitconcatenate' 'shl_ln1273_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2667 [1/1] (0.00ns)   --->   "%sext_ln1273_476 = sext i17 %shl_ln1273_283"   --->   Operation 2667 'sext' 'sext_ln1273_476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2668 [1/1] (0.00ns)   --->   "%sext_ln1273_477 = sext i17 %shl_ln1273_283"   --->   Operation 2668 'sext' 'sext_ln1273_477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2669 [1/1] (0.79ns)   --->   "%r_V_2398 = sub i18 0, i18 %sext_ln1273_477"   --->   Operation 2669 'sub' 'r_V_2398' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2670 [1/1] (0.00ns)   --->   "%mult_V_1280 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2398, i32 5, i32 17"   --->   Operation 2670 'partselect' 'mult_V_1280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2671 [1/1] (0.00ns)   --->   "%sext_ln17_1085 = sext i13 %mult_V_1280" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2671 'sext' 'sext_ln17_1085' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2672 [1/1] (0.79ns)   --->   "%r_V_2399 = sub i19 %sext_ln1273_475, i19 %sext_ln1273_474"   --->   Operation 2672 'sub' 'r_V_2399' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2673 [1/1] (0.00ns)   --->   "%mult_V_1281 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2399, i32 5, i32 18"   --->   Operation 2673 'partselect' 'mult_V_1281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2674 [1/1] (0.00ns)   --->   "%sext_ln17_1086 = sext i14 %mult_V_1281" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2674 'sext' 'sext_ln17_1086' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2675 [1/1] (0.79ns)   --->   "%r_V_2400 = sub i19 0, i19 %sext_ln1273_475"   --->   Operation 2675 'sub' 'r_V_2400' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2676 [1/1] (0.00ns)   --->   "%mult_V_1282 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2400, i32 5, i32 18"   --->   Operation 2676 'partselect' 'mult_V_1282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2677 [1/1] (0.00ns)   --->   "%sext_ln17_1087 = sext i14 %mult_V_1282" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2677 'sext' 'sext_ln17_1087' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2678 [1/1] (0.80ns)   --->   "%r_V_2401 = sub i19 %r_V_2400, i19 %sext_ln1273_474"   --->   Operation 2678 'sub' 'r_V_2401' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2679 [1/1] (0.00ns)   --->   "%mult_V_1283 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2401, i32 5, i32 18"   --->   Operation 2679 'partselect' 'mult_V_1283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2680 [1/1] (0.00ns)   --->   "%sext_ln818_336 = sext i14 %mult_V_1283"   --->   Operation 2680 'sext' 'sext_ln818_336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2681 [1/1] (0.00ns)   --->   "%mult_V_1284 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %p_read_148, i32 2, i32 15"   --->   Operation 2681 'partselect' 'mult_V_1284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2682 [1/1] (0.00ns)   --->   "%sext_ln17_1088 = sext i14 %mult_V_1284" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2682 'sext' 'sext_ln17_1088' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2683 [1/1] (0.78ns)   --->   "%r_V_2402 = sub i17 0, i17 %sext_ln1273_473"   --->   Operation 2683 'sub' 'r_V_2402' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2684 [1/1] (0.00ns)   --->   "%mult_V_1285 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2402, i32 5, i32 16"   --->   Operation 2684 'partselect' 'mult_V_1285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2685 [1/1] (0.00ns)   --->   "%sext_ln17_1089 = sext i12 %mult_V_1285" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2685 'sext' 'sext_ln17_1089' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2686 [1/1] (0.00ns)   --->   "%shl_ln1273_284 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_148, i3 0"   --->   Operation 2686 'bitconcatenate' 'shl_ln1273_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2687 [1/1] (0.00ns)   --->   "%sext_ln1273_478 = sext i19 %shl_ln1273_284"   --->   Operation 2687 'sext' 'sext_ln1273_478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2688 [1/1] (0.80ns)   --->   "%r_V_2403 = sub i20 %sext_ln1273_478, i20 %sext_ln1273_476"   --->   Operation 2688 'sub' 'r_V_2403' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2689 [1/1] (0.00ns)   --->   "%mult_V_1286 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2403, i32 5, i32 19"   --->   Operation 2689 'partselect' 'mult_V_1286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2690 [1/1] (0.00ns)   --->   "%sext_ln818_337 = sext i15 %mult_V_1286"   --->   Operation 2690 'sext' 'sext_ln818_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2691 [1/1] (0.00ns)   --->   "%mult_V_1287 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_148, i32 4, i32 15"   --->   Operation 2691 'partselect' 'mult_V_1287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2692 [1/1] (0.00ns)   --->   "%sext_ln17_1090 = sext i12 %mult_V_1287" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2692 'sext' 'sext_ln17_1090' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2693 [1/1] (0.79ns)   --->   "%r_V_2404 = add i19 %sext_ln1273_475, i19 %sext_ln1273_474"   --->   Operation 2693 'add' 'r_V_2404' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2694 [1/1] (0.00ns)   --->   "%mult_V_1288 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2404, i32 5, i32 18"   --->   Operation 2694 'partselect' 'mult_V_1288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2695 [1/1] (0.00ns)   --->   "%sext_ln17_1091 = sext i14 %mult_V_1288" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2695 'sext' 'sext_ln17_1091' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2696 [1/1] (0.80ns)   --->   "%r_V_2405 = sub i20 %sext_ln1273_472, i20 %sext_ln1273_478"   --->   Operation 2696 'sub' 'r_V_2405' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2697 [1/1] (0.00ns)   --->   "%mult_V_1289 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2405, i32 5, i32 19"   --->   Operation 2697 'partselect' 'mult_V_1289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2698 [1/1] (0.00ns)   --->   "%sext_ln818_338 = sext i15 %mult_V_1289"   --->   Operation 2698 'sext' 'sext_ln818_338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2699 [1/1] (0.80ns)   --->   "%r_V_2406 = sub i20 %sext_ln1273_476, i20 %sext_ln1273_478"   --->   Operation 2699 'sub' 'r_V_2406' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2700 [1/1] (0.00ns)   --->   "%mult_V_1290 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2406, i32 5, i32 19"   --->   Operation 2700 'partselect' 'mult_V_1290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2701 [1/1] (0.00ns)   --->   "%sext_ln818_339 = sext i15 %mult_V_1290"   --->   Operation 2701 'sext' 'sext_ln818_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2702 [1/1] (0.00ns)   --->   "%sext_ln1273_479 = sext i16 %p_read_147"   --->   Operation 2702 'sext' 'sext_ln1273_479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2703 [1/1] (0.00ns)   --->   "%sext_ln1273_480 = sext i16 %p_read_147"   --->   Operation 2703 'sext' 'sext_ln1273_480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2704 [1/1] (0.00ns)   --->   "%sext_ln1273_481 = sext i16 %p_read_147"   --->   Operation 2704 'sext' 'sext_ln1273_481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2705 [1/1] (0.00ns)   --->   "%shl_ln1273_285 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_147, i2 0"   --->   Operation 2705 'bitconcatenate' 'shl_ln1273_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2706 [1/1] (0.00ns)   --->   "%sext_ln1273_482 = sext i18 %shl_ln1273_285"   --->   Operation 2706 'sext' 'sext_ln1273_482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2707 [1/1] (0.79ns)   --->   "%r_V_2407 = add i19 %sext_ln1273_482, i19 %sext_ln1273_481"   --->   Operation 2707 'add' 'r_V_2407' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2708 [1/1] (0.00ns)   --->   "%mult_V_1291 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2407, i32 5, i32 18"   --->   Operation 2708 'partselect' 'mult_V_1291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2709 [1/1] (0.00ns)   --->   "%sext_ln17_1092 = sext i14 %mult_V_1291" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2709 'sext' 'sext_ln17_1092' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2710 [1/1] (0.79ns)   --->   "%r_V_2413 = sub i19 0, i19 %sext_ln1273_482"   --->   Operation 2710 'sub' 'r_V_2413' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2711 [1/1] (0.80ns)   --->   "%r_V_2408 = sub i19 %r_V_2413, i19 %sext_ln1273_481"   --->   Operation 2711 'sub' 'r_V_2408' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2712 [1/1] (0.00ns)   --->   "%mult_V_1292 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2408, i32 5, i32 18"   --->   Operation 2712 'partselect' 'mult_V_1292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2713 [1/1] (0.00ns)   --->   "%sext_ln17_1093 = sext i14 %mult_V_1292" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2713 'sext' 'sext_ln17_1093' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2714 [1/1] (0.00ns)   --->   "%shl_ln1273_286 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_147, i3 0"   --->   Operation 2714 'bitconcatenate' 'shl_ln1273_286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2715 [1/1] (0.00ns)   --->   "%sext_ln1273_483 = sext i19 %shl_ln1273_286"   --->   Operation 2715 'sext' 'sext_ln1273_483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2716 [1/1] (0.80ns)   --->   "%r_V_2409 = sub i20 %sext_ln1273_480, i20 %sext_ln1273_483"   --->   Operation 2716 'sub' 'r_V_2409' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2717 [1/1] (0.00ns)   --->   "%mult_V_1293 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2409, i32 5, i32 19"   --->   Operation 2717 'partselect' 'mult_V_1293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2718 [1/1] (0.00ns)   --->   "%sext_ln818_340 = sext i15 %mult_V_1293"   --->   Operation 2718 'sext' 'sext_ln818_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2719 [1/1] (0.79ns)   --->   "%r_V_2410 = sub i19 %sext_ln1273_482, i19 %sext_ln1273_481"   --->   Operation 2719 'sub' 'r_V_2410' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2720 [1/1] (0.00ns)   --->   "%mult_V_1294 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2410, i32 5, i32 18"   --->   Operation 2720 'partselect' 'mult_V_1294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2721 [1/1] (0.00ns)   --->   "%sext_ln17_1094 = sext i14 %mult_V_1294" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2721 'sext' 'sext_ln17_1094' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2722 [1/1] (0.00ns)   --->   "%mult_V_1295 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_147, i32 3, i32 15"   --->   Operation 2722 'partselect' 'mult_V_1295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2723 [1/1] (0.00ns)   --->   "%sext_ln17_1095 = sext i13 %mult_V_1295" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2723 'sext' 'sext_ln17_1095' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2724 [1/1] (0.00ns)   --->   "%shl_ln1273_287 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_147, i1 0"   --->   Operation 2724 'bitconcatenate' 'shl_ln1273_287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2725 [1/1] (0.00ns)   --->   "%sext_ln1273_484 = sext i17 %shl_ln1273_287"   --->   Operation 2725 'sext' 'sext_ln1273_484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2726 [1/1] (0.79ns)   --->   "%r_V_2411 = sub i18 0, i18 %sext_ln1273_484"   --->   Operation 2726 'sub' 'r_V_2411' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2727 [1/1] (0.00ns)   --->   "%mult_V_1296 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2411, i32 5, i32 17"   --->   Operation 2727 'partselect' 'mult_V_1296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2728 [1/1] (0.00ns)   --->   "%sext_ln17_1096 = sext i13 %mult_V_1296" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2728 'sext' 'sext_ln17_1096' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2729 [1/1] (0.78ns)   --->   "%r_V_2412 = sub i17 0, i17 %sext_ln1273_479"   --->   Operation 2729 'sub' 'r_V_2412' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2730 [1/1] (0.00ns)   --->   "%mult_V_1297 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2412, i32 5, i32 16"   --->   Operation 2730 'partselect' 'mult_V_1297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2731 [1/1] (0.00ns)   --->   "%sext_ln17_1097 = sext i12 %mult_V_1297" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2731 'sext' 'sext_ln17_1097' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2732 [1/1] (0.00ns)   --->   "%mult_V_1298 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2413, i32 5, i32 18"   --->   Operation 2732 'partselect' 'mult_V_1298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2733 [1/1] (0.00ns)   --->   "%sext_ln17_1098 = sext i14 %mult_V_1298" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2733 'sext' 'sext_ln17_1098' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2734 [1/1] (0.00ns)   --->   "%mult_V_1299 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_147, i32 4, i32 15"   --->   Operation 2734 'partselect' 'mult_V_1299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2735 [1/1] (0.00ns)   --->   "%sext_ln17_1099 = sext i12 %mult_V_1299" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2735 'sext' 'sext_ln17_1099' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2736 [1/1] (0.79ns)   --->   "%r_V_2414 = sub i19 %sext_ln1273_481, i19 %sext_ln1273_482"   --->   Operation 2736 'sub' 'r_V_2414' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2737 [1/1] (0.00ns)   --->   "%mult_V_1300 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2414, i32 5, i32 18"   --->   Operation 2737 'partselect' 'mult_V_1300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2738 [1/1] (0.00ns)   --->   "%sext_ln17_1100 = sext i14 %mult_V_1300" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2738 'sext' 'sext_ln17_1100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2739 [1/1] (0.00ns)   --->   "%sext_ln818_342 = sext i16 %p_read_146"   --->   Operation 2739 'sext' 'sext_ln818_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2740 [1/1] (0.00ns)   --->   "%sext_ln818_343 = sext i16 %p_read_146"   --->   Operation 2740 'sext' 'sext_ln818_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2741 [1/1] (0.00ns)   --->   "%sext_ln818_344 = sext i16 %p_read_146"   --->   Operation 2741 'sext' 'sext_ln818_344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2742 [1/1] (0.00ns)   --->   "%mult_V_1301 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_146, i32 4, i32 15"   --->   Operation 2742 'partselect' 'mult_V_1301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2743 [1/1] (0.00ns)   --->   "%sext_ln17_1101 = sext i12 %mult_V_1301" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2743 'sext' 'sext_ln17_1101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2744 [1/1] (0.00ns)   --->   "%sext_ln17_1102 = sext i12 %mult_V_1301" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2744 'sext' 'sext_ln17_1102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2745 [1/1] (0.00ns)   --->   "%shl_ln1273_288 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_146, i2 0"   --->   Operation 2745 'bitconcatenate' 'shl_ln1273_288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2746 [1/1] (0.00ns)   --->   "%sext_ln1273_485 = sext i18 %shl_ln1273_288"   --->   Operation 2746 'sext' 'sext_ln1273_485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2747 [1/1] (0.79ns)   --->   "%r_V_2417 = sub i19 0, i19 %sext_ln1273_485"   --->   Operation 2747 'sub' 'r_V_2417' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2748 [1/1] (0.80ns)   --->   "%r_V_2415 = sub i19 %r_V_2417, i19 %sext_ln818_344"   --->   Operation 2748 'sub' 'r_V_2415' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2749 [1/1] (0.00ns)   --->   "%mult_V_1302 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2415, i32 5, i32 18"   --->   Operation 2749 'partselect' 'mult_V_1302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2750 [1/1] (0.00ns)   --->   "%sext_ln17_1103 = sext i14 %mult_V_1302" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2750 'sext' 'sext_ln17_1103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2751 [1/1] (0.00ns)   --->   "%shl_ln1273_289 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_146, i3 0"   --->   Operation 2751 'bitconcatenate' 'shl_ln1273_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2752 [1/1] (0.00ns)   --->   "%sext_ln1273_486 = sext i19 %shl_ln1273_289"   --->   Operation 2752 'sext' 'sext_ln1273_486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2753 [1/1] (0.80ns)   --->   "%r_V_2416 = sub i20 %sext_ln818_343, i20 %sext_ln1273_486"   --->   Operation 2753 'sub' 'r_V_2416' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2754 [1/1] (0.00ns)   --->   "%mult_V_1303 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2416, i32 5, i32 19"   --->   Operation 2754 'partselect' 'mult_V_1303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2755 [1/1] (0.00ns)   --->   "%sext_ln818_345 = sext i15 %mult_V_1303"   --->   Operation 2755 'sext' 'sext_ln818_345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2756 [1/1] (0.00ns)   --->   "%mult_V_1304 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_146, i32 3, i32 15"   --->   Operation 2756 'partselect' 'mult_V_1304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2757 [1/1] (0.00ns)   --->   "%sext_ln17_1104 = sext i13 %mult_V_1304" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2757 'sext' 'sext_ln17_1104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2758 [1/1] (0.00ns)   --->   "%sext_ln17_1105 = sext i13 %mult_V_1304" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2758 'sext' 'sext_ln17_1105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2759 [1/1] (0.00ns)   --->   "%mult_V_1305 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2417, i32 5, i32 18"   --->   Operation 2759 'partselect' 'mult_V_1305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2760 [1/1] (0.00ns)   --->   "%sext_ln17_1106 = sext i14 %mult_V_1305" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2760 'sext' 'sext_ln17_1106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2761 [1/1] (0.79ns)   --->   "%r_V_2418 = sub i19 %sext_ln818_344, i19 %sext_ln1273_485"   --->   Operation 2761 'sub' 'r_V_2418' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2762 [1/1] (0.00ns)   --->   "%mult_V_1306 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2418, i32 5, i32 18"   --->   Operation 2762 'partselect' 'mult_V_1306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2763 [1/1] (0.00ns)   --->   "%sext_ln818_346 = sext i14 %mult_V_1306"   --->   Operation 2763 'sext' 'sext_ln818_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2764 [1/1] (0.00ns)   --->   "%sext_ln17_1107 = sext i14 %mult_V_1306" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2764 'sext' 'sext_ln17_1107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2765 [1/1] (0.00ns)   --->   "%shl_ln1273_290 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_146, i1 0"   --->   Operation 2765 'bitconcatenate' 'shl_ln1273_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2766 [1/1] (0.00ns)   --->   "%sext_ln1273_487 = sext i17 %shl_ln1273_290"   --->   Operation 2766 'sext' 'sext_ln1273_487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2767 [1/1] (0.00ns)   --->   "%sext_ln1273_488 = sext i17 %shl_ln1273_290"   --->   Operation 2767 'sext' 'sext_ln1273_488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2768 [1/1] (0.80ns)   --->   "%r_V_2419 = sub i20 %sext_ln1273_486, i20 %sext_ln1273_488"   --->   Operation 2768 'sub' 'r_V_2419' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2769 [1/1] (0.00ns)   --->   "%mult_V_1307 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2419, i32 5, i32 19"   --->   Operation 2769 'partselect' 'mult_V_1307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2770 [1/1] (0.00ns)   --->   "%sext_ln818_347 = sext i15 %mult_V_1307"   --->   Operation 2770 'sext' 'sext_ln818_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2771 [1/1] (0.79ns)   --->   "%r_V_2420 = sub i18 0, i18 %sext_ln1273_487"   --->   Operation 2771 'sub' 'r_V_2420' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2772 [1/1] (0.00ns)   --->   "%mult_V_1308 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2420, i32 5, i32 17"   --->   Operation 2772 'partselect' 'mult_V_1308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2773 [1/1] (0.00ns)   --->   "%sext_ln17_1108 = sext i13 %mult_V_1308" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2773 'sext' 'sext_ln17_1108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2774 [1/1] (0.79ns)   --->   "%r_V_2421 = sub i19 %sext_ln1273_485, i19 %sext_ln818_344"   --->   Operation 2774 'sub' 'r_V_2421' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2775 [1/1] (0.00ns)   --->   "%mult_V_1309 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2421, i32 5, i32 18"   --->   Operation 2775 'partselect' 'mult_V_1309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2776 [1/1] (0.00ns)   --->   "%sext_ln17_1109 = sext i14 %mult_V_1309" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2776 'sext' 'sext_ln17_1109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2777 [1/1] (0.79ns)   --->   "%r_V_2422 = add i19 %sext_ln1273_485, i19 %sext_ln818_344"   --->   Operation 2777 'add' 'r_V_2422' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2778 [1/1] (0.00ns)   --->   "%mult_V_1310 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2422, i32 5, i32 18"   --->   Operation 2778 'partselect' 'mult_V_1310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2779 [1/1] (0.80ns)   --->   "%r_V_2423 = sub i20 %sext_ln1273_488, i20 %sext_ln1273_486"   --->   Operation 2779 'sub' 'r_V_2423' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2780 [1/1] (0.00ns)   --->   "%mult_V_1311 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2423, i32 5, i32 19"   --->   Operation 2780 'partselect' 'mult_V_1311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2781 [1/1] (0.00ns)   --->   "%sext_ln818_350 = sext i15 %mult_V_1311"   --->   Operation 2781 'sext' 'sext_ln818_350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2782 [1/1] (0.78ns)   --->   "%r_V_2424 = sub i17 0, i17 %sext_ln818_342"   --->   Operation 2782 'sub' 'r_V_2424' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2783 [1/1] (0.00ns)   --->   "%mult_V_1312 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2424, i32 5, i32 16"   --->   Operation 2783 'partselect' 'mult_V_1312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2784 [1/1] (0.00ns)   --->   "%sext_ln17_1110 = sext i12 %mult_V_1312" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2784 'sext' 'sext_ln17_1110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2785 [1/1] (0.00ns)   --->   "%mult_V_1313 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_146, i32 5, i32 15"   --->   Operation 2785 'partselect' 'mult_V_1313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2786 [1/1] (0.00ns)   --->   "%sext_ln17_1111 = sext i11 %mult_V_1313" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2786 'sext' 'sext_ln17_1111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2787 [1/1] (0.00ns)   --->   "%sext_ln1273_489 = sext i16 %p_read_145"   --->   Operation 2787 'sext' 'sext_ln1273_489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2788 [1/1] (0.00ns)   --->   "%sext_ln1273_490 = sext i16 %p_read_145"   --->   Operation 2788 'sext' 'sext_ln1273_490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2789 [1/1] (0.00ns)   --->   "%sext_ln1273_491 = sext i16 %p_read_145"   --->   Operation 2789 'sext' 'sext_ln1273_491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2790 [1/1] (0.78ns)   --->   "%r_V_2425 = sub i17 0, i17 %sext_ln1273_491"   --->   Operation 2790 'sub' 'r_V_2425' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2791 [1/1] (0.00ns)   --->   "%mult_V_1314 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2425, i32 5, i32 16"   --->   Operation 2791 'partselect' 'mult_V_1314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2792 [1/1] (0.00ns)   --->   "%sext_ln17_1112 = sext i12 %mult_V_1314" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2792 'sext' 'sext_ln17_1112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2793 [1/1] (0.00ns)   --->   "%shl_ln1273_291 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_145, i2 0"   --->   Operation 2793 'bitconcatenate' 'shl_ln1273_291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2794 [1/1] (0.00ns)   --->   "%sext_ln1273_492 = sext i18 %shl_ln1273_291"   --->   Operation 2794 'sext' 'sext_ln1273_492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2795 [1/1] (0.79ns)   --->   "%r_V_2426 = sub i19 %sext_ln1273_490, i19 %sext_ln1273_492"   --->   Operation 2795 'sub' 'r_V_2426' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2796 [1/1] (0.00ns)   --->   "%mult_V_1315 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2426, i32 5, i32 18"   --->   Operation 2796 'partselect' 'mult_V_1315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2797 [1/1] (0.00ns)   --->   "%sext_ln818_351 = sext i14 %mult_V_1315"   --->   Operation 2797 'sext' 'sext_ln818_351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2798 [1/1] (0.00ns)   --->   "%sext_ln17_1113 = sext i14 %mult_V_1315" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2798 'sext' 'sext_ln17_1113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2799 [1/1] (0.00ns)   --->   "%mult_V_1316 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_145, i32 4, i32 15"   --->   Operation 2799 'partselect' 'mult_V_1316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2800 [1/1] (0.00ns)   --->   "%sext_ln17_1114 = sext i12 %mult_V_1316" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2800 'sext' 'sext_ln17_1114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2801 [1/1] (0.00ns)   --->   "%sext_ln17_1115 = sext i12 %mult_V_1316" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2801 'sext' 'sext_ln17_1115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2802 [1/1] (0.79ns)   --->   "%r_V_2427 = sub i19 %sext_ln1273_492, i19 %sext_ln1273_490"   --->   Operation 2802 'sub' 'r_V_2427' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2803 [1/1] (0.00ns)   --->   "%mult_V_1317 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2427, i32 5, i32 18"   --->   Operation 2803 'partselect' 'mult_V_1317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2804 [1/1] (0.00ns)   --->   "%sext_ln818_352 = sext i14 %mult_V_1317"   --->   Operation 2804 'sext' 'sext_ln818_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2805 [1/1] (0.00ns)   --->   "%sext_ln17_1116 = sext i14 %mult_V_1317" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2805 'sext' 'sext_ln17_1116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2806 [1/1] (0.00ns)   --->   "%shl_ln1273_292 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_145, i3 0"   --->   Operation 2806 'bitconcatenate' 'shl_ln1273_292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2807 [1/1] (0.00ns)   --->   "%sext_ln1273_493 = sext i19 %shl_ln1273_292"   --->   Operation 2807 'sext' 'sext_ln1273_493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2808 [1/1] (0.80ns)   --->   "%r_V_2428 = sub i20 %sext_ln1273_493, i20 %sext_ln1273_489"   --->   Operation 2808 'sub' 'r_V_2428' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2809 [1/1] (0.00ns)   --->   "%mult_V_1318 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2428, i32 5, i32 19"   --->   Operation 2809 'partselect' 'mult_V_1318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2810 [1/1] (0.00ns)   --->   "%sext_ln818_353 = sext i15 %mult_V_1318"   --->   Operation 2810 'sext' 'sext_ln818_353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2811 [1/1] (0.00ns)   --->   "%shl_ln1273_293 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_145, i1 0"   --->   Operation 2811 'bitconcatenate' 'shl_ln1273_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2812 [1/1] (0.00ns)   --->   "%sext_ln1273_494 = sext i17 %shl_ln1273_293"   --->   Operation 2812 'sext' 'sext_ln1273_494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2813 [1/1] (0.79ns)   --->   "%r_V_2429 = sub i18 0, i18 %sext_ln1273_494"   --->   Operation 2813 'sub' 'r_V_2429' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2814 [1/1] (0.00ns)   --->   "%mult_V_1319 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2429, i32 5, i32 17"   --->   Operation 2814 'partselect' 'mult_V_1319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2815 [1/1] (0.00ns)   --->   "%sext_ln17_1117 = sext i13 %mult_V_1319" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2815 'sext' 'sext_ln17_1117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2816 [1/1] (0.00ns)   --->   "%mult_V_1320 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_145, i32 3, i32 15"   --->   Operation 2816 'partselect' 'mult_V_1320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2817 [1/1] (0.00ns)   --->   "%sext_ln17_1118 = sext i13 %mult_V_1320" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2817 'sext' 'sext_ln17_1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2818 [1/1] (0.00ns)   --->   "%mult_V_1321 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_145, i32 5, i32 15"   --->   Operation 2818 'partselect' 'mult_V_1321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2819 [1/1] (0.00ns)   --->   "%sext_ln17_1119 = sext i11 %mult_V_1321" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2819 'sext' 'sext_ln17_1119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2820 [1/1] (0.00ns)   --->   "%sext_ln1273_495 = sext i16 %p_read_144"   --->   Operation 2820 'sext' 'sext_ln1273_495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2821 [1/1] (0.00ns)   --->   "%shl_ln1273_294 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_144, i1 0"   --->   Operation 2821 'bitconcatenate' 'shl_ln1273_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2822 [1/1] (0.00ns)   --->   "%sext_ln1273_496 = sext i17 %shl_ln1273_294"   --->   Operation 2822 'sext' 'sext_ln1273_496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2823 [1/1] (0.00ns)   --->   "%sext_ln1273_497 = sext i17 %shl_ln1273_294"   --->   Operation 2823 'sext' 'sext_ln1273_497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2824 [1/1] (0.79ns)   --->   "%r_V_2430 = sub i18 0, i18 %sext_ln1273_497"   --->   Operation 2824 'sub' 'r_V_2430' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2825 [1/1] (0.00ns)   --->   "%mult_V_1322 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2430, i32 5, i32 17"   --->   Operation 2825 'partselect' 'mult_V_1322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2826 [1/1] (0.00ns)   --->   "%sext_ln17_1120 = sext i13 %mult_V_1322" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2826 'sext' 'sext_ln17_1120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2827 [1/1] (0.00ns)   --->   "%mult_V_1323 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_144, i32 3, i32 15"   --->   Operation 2827 'partselect' 'mult_V_1323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2828 [1/1] (0.00ns)   --->   "%sext_ln17_1121 = sext i13 %mult_V_1323" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2828 'sext' 'sext_ln17_1121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2829 [1/1] (0.00ns)   --->   "%sext_ln17_1122 = sext i13 %mult_V_1323" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2829 'sext' 'sext_ln17_1122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2830 [1/1] (0.00ns)   --->   "%shl_ln1273_295 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_144, i3 0"   --->   Operation 2830 'bitconcatenate' 'shl_ln1273_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2831 [1/1] (0.00ns)   --->   "%sext_ln1273_498 = sext i19 %shl_ln1273_295"   --->   Operation 2831 'sext' 'sext_ln1273_498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2832 [1/1] (0.80ns)   --->   "%r_V_2431 = sub i20 %sext_ln1273_496, i20 %sext_ln1273_498"   --->   Operation 2832 'sub' 'r_V_2431' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2833 [1/1] (0.00ns)   --->   "%mult_V_1324 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2431, i32 5, i32 19"   --->   Operation 2833 'partselect' 'mult_V_1324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2834 [1/1] (0.00ns)   --->   "%sext_ln818_354 = sext i15 %mult_V_1324"   --->   Operation 2834 'sext' 'sext_ln818_354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2835 [1/1] (0.00ns)   --->   "%shl_ln1273_296 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_144, i2 0"   --->   Operation 2835 'bitconcatenate' 'shl_ln1273_296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2836 [1/1] (0.00ns)   --->   "%sext_ln1273_499 = sext i18 %shl_ln1273_296"   --->   Operation 2836 'sext' 'sext_ln1273_499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2837 [1/1] (0.79ns)   --->   "%r_V_2432 = add i19 %sext_ln1273_499, i19 %sext_ln1273_495"   --->   Operation 2837 'add' 'r_V_2432' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2838 [1/1] (0.00ns)   --->   "%mult_V_1325 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2432, i32 5, i32 18"   --->   Operation 2838 'partselect' 'mult_V_1325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2839 [1/1] (0.00ns)   --->   "%sext_ln17_1123 = sext i14 %mult_V_1325" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2839 'sext' 'sext_ln17_1123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2840 [1/1] (0.00ns)   --->   "%mult_V_1326 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %p_read_144, i32 2, i32 15"   --->   Operation 2840 'partselect' 'mult_V_1326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2841 [1/1] (0.00ns)   --->   "%sext_ln17_1124 = sext i14 %mult_V_1326" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2841 'sext' 'sext_ln17_1124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2842 [1/1] (0.79ns)   --->   "%r_V_2433 = sub i19 %sext_ln1273_495, i19 %sext_ln1273_499"   --->   Operation 2842 'sub' 'r_V_2433' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2843 [1/1] (0.00ns)   --->   "%mult_V_1327 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2433, i32 5, i32 18"   --->   Operation 2843 'partselect' 'mult_V_1327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2844 [1/1] (0.00ns)   --->   "%sext_ln17_1125 = sext i14 %mult_V_1327" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2844 'sext' 'sext_ln17_1125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2845 [1/1] (0.79ns)   --->   "%r_V_2434 = sub i19 %sext_ln1273_499, i19 %sext_ln1273_495"   --->   Operation 2845 'sub' 'r_V_2434' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2846 [1/1] (0.00ns)   --->   "%mult_V_1328 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2434, i32 5, i32 18"   --->   Operation 2846 'partselect' 'mult_V_1328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2847 [1/1] (0.00ns)   --->   "%sext_ln17_1126 = sext i14 %mult_V_1328" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2847 'sext' 'sext_ln17_1126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2848 [1/1] (0.79ns)   --->   "%r_V_2435 = sub i19 0, i19 %sext_ln1273_499"   --->   Operation 2848 'sub' 'r_V_2435' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2849 [1/1] (0.00ns)   --->   "%mult_V_1329 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2435, i32 5, i32 18"   --->   Operation 2849 'partselect' 'mult_V_1329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2850 [1/1] (0.00ns)   --->   "%sext_ln17_1127 = sext i14 %mult_V_1329" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2850 'sext' 'sext_ln17_1127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2851 [1/1] (0.00ns)   --->   "%sext_ln1273_500 = sext i16 %p_read_143"   --->   Operation 2851 'sext' 'sext_ln1273_500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2852 [1/1] (0.00ns)   --->   "%sext_ln1273_501 = sext i16 %p_read_143"   --->   Operation 2852 'sext' 'sext_ln1273_501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2853 [1/1] (0.78ns)   --->   "%r_V_2436 = sub i17 0, i17 %sext_ln1273_501"   --->   Operation 2853 'sub' 'r_V_2436' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2854 [1/1] (0.00ns)   --->   "%mult_V_1330 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2436, i32 5, i32 16"   --->   Operation 2854 'partselect' 'mult_V_1330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2855 [1/1] (0.00ns)   --->   "%sext_ln17_1128 = sext i12 %mult_V_1330" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2855 'sext' 'sext_ln17_1128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2856 [1/1] (0.00ns)   --->   "%shl_ln1273_297 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_143, i2 0"   --->   Operation 2856 'bitconcatenate' 'shl_ln1273_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2857 [1/1] (0.00ns)   --->   "%sext_ln1273_502 = sext i18 %shl_ln1273_297"   --->   Operation 2857 'sext' 'sext_ln1273_502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2858 [1/1] (0.79ns)   --->   "%r_V_2437 = sub i19 0, i19 %sext_ln1273_502"   --->   Operation 2858 'sub' 'r_V_2437' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2859 [1/1] (0.00ns)   --->   "%mult_V_1331 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2437, i32 5, i32 18"   --->   Operation 2859 'partselect' 'mult_V_1331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2860 [1/1] (0.79ns)   --->   "%r_V_2438 = add i19 %sext_ln1273_502, i19 %sext_ln1273_500"   --->   Operation 2860 'add' 'r_V_2438' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2861 [1/1] (0.00ns)   --->   "%mult_V_1332 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2438, i32 5, i32 18"   --->   Operation 2861 'partselect' 'mult_V_1332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2862 [1/1] (0.00ns)   --->   "%sext_ln17_1129 = sext i14 %mult_V_1332" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2862 'sext' 'sext_ln17_1129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2863 [1/1] (0.00ns)   --->   "%shl_ln1273_298 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_143, i1 0"   --->   Operation 2863 'bitconcatenate' 'shl_ln1273_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2864 [1/1] (0.00ns)   --->   "%sext_ln1273_503 = sext i17 %shl_ln1273_298"   --->   Operation 2864 'sext' 'sext_ln1273_503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2865 [1/1] (0.00ns)   --->   "%sext_ln1273_504 = sext i17 %shl_ln1273_298"   --->   Operation 2865 'sext' 'sext_ln1273_504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2866 [1/1] (0.79ns)   --->   "%r_V_2439 = sub i18 0, i18 %sext_ln1273_504"   --->   Operation 2866 'sub' 'r_V_2439' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2867 [1/1] (0.00ns)   --->   "%mult_V_1333 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2439, i32 5, i32 17"   --->   Operation 2867 'partselect' 'mult_V_1333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2868 [1/1] (0.00ns)   --->   "%sext_ln17_1130 = sext i13 %mult_V_1333" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2868 'sext' 'sext_ln17_1130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2869 [1/1] (0.00ns)   --->   "%mult_V_1334 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_143, i32 4, i32 15"   --->   Operation 2869 'partselect' 'mult_V_1334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2870 [1/1] (0.00ns)   --->   "%sext_ln17_1131 = sext i12 %mult_V_1334" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2870 'sext' 'sext_ln17_1131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2871 [1/1] (0.00ns)   --->   "%shl_ln1273_299 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_143, i3 0"   --->   Operation 2871 'bitconcatenate' 'shl_ln1273_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2872 [1/1] (0.00ns)   --->   "%sext_ln1273_505 = sext i19 %shl_ln1273_299"   --->   Operation 2872 'sext' 'sext_ln1273_505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2873 [1/1] (0.80ns)   --->   "%r_V_2440 = sub i20 %sext_ln1273_503, i20 %sext_ln1273_505"   --->   Operation 2873 'sub' 'r_V_2440' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2874 [1/1] (0.00ns)   --->   "%mult_V_1335 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2440, i32 5, i32 19"   --->   Operation 2874 'partselect' 'mult_V_1335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2875 [1/1] (0.00ns)   --->   "%sext_ln818_358 = sext i15 %mult_V_1335"   --->   Operation 2875 'sext' 'sext_ln818_358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2876 [1/1] (0.00ns)   --->   "%mult_V_1336 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_142, i32 5, i32 15"   --->   Operation 2876 'partselect' 'mult_V_1336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2877 [1/1] (0.00ns)   --->   "%sext_ln17_1132 = sext i11 %mult_V_1336" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2877 'sext' 'sext_ln17_1132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2878 [1/1] (0.00ns)   --->   "%sext_ln17_1133 = sext i11 %mult_V_1336" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2878 'sext' 'sext_ln17_1133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2879 [1/1] (0.00ns)   --->   "%sext_ln1273_506 = sext i16 %p_read_142"   --->   Operation 2879 'sext' 'sext_ln1273_506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2880 [1/1] (0.00ns)   --->   "%sext_ln1273_507 = sext i16 %p_read_142"   --->   Operation 2880 'sext' 'sext_ln1273_507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2881 [1/1] (0.00ns)   --->   "%sext_ln1273_508 = sext i16 %p_read_142"   --->   Operation 2881 'sext' 'sext_ln1273_508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2882 [1/1] (0.00ns)   --->   "%shl_ln1273_300 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_142, i3 0"   --->   Operation 2882 'bitconcatenate' 'shl_ln1273_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2883 [1/1] (0.00ns)   --->   "%sext_ln1273_509 = sext i19 %shl_ln1273_300"   --->   Operation 2883 'sext' 'sext_ln1273_509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2884 [1/1] (0.00ns)   --->   "%shl_ln1273_301 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_142, i1 0"   --->   Operation 2884 'bitconcatenate' 'shl_ln1273_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2885 [1/1] (0.00ns)   --->   "%sext_ln1273_510 = sext i17 %shl_ln1273_301"   --->   Operation 2885 'sext' 'sext_ln1273_510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2886 [1/1] (0.00ns)   --->   "%sext_ln1273_511 = sext i17 %shl_ln1273_301"   --->   Operation 2886 'sext' 'sext_ln1273_511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2887 [1/1] (0.80ns)   --->   "%r_V_2441 = sub i20 %sext_ln1273_509, i20 %sext_ln1273_511"   --->   Operation 2887 'sub' 'r_V_2441' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2888 [1/1] (0.00ns)   --->   "%mult_V_1337 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2441, i32 5, i32 19"   --->   Operation 2888 'partselect' 'mult_V_1337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2889 [1/1] (0.00ns)   --->   "%sext_ln818_359 = sext i15 %mult_V_1337"   --->   Operation 2889 'sext' 'sext_ln818_359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2890 [1/1] (0.00ns)   --->   "%shl_ln1273_302 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_142, i2 0"   --->   Operation 2890 'bitconcatenate' 'shl_ln1273_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2891 [1/1] (0.00ns)   --->   "%sext_ln1273_512 = sext i18 %shl_ln1273_302"   --->   Operation 2891 'sext' 'sext_ln1273_512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2892 [1/1] (0.79ns)   --->   "%r_V_2442 = sub i19 0, i19 %sext_ln1273_512"   --->   Operation 2892 'sub' 'r_V_2442' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2893 [1/1] (0.00ns)   --->   "%mult_V_1338 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2442, i32 5, i32 18"   --->   Operation 2893 'partselect' 'mult_V_1338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2894 [1/1] (0.00ns)   --->   "%sext_ln17_1134 = sext i14 %mult_V_1338" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2894 'sext' 'sext_ln17_1134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2895 [1/1] (0.80ns)   --->   "%r_V_2443 = sub i20 %sext_ln1273_509, i20 %sext_ln1273_506"   --->   Operation 2895 'sub' 'r_V_2443' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2896 [1/1] (0.00ns)   --->   "%mult_V_1339 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2443, i32 5, i32 19"   --->   Operation 2896 'partselect' 'mult_V_1339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2897 [1/1] (0.00ns)   --->   "%sext_ln818_360 = sext i15 %mult_V_1339"   --->   Operation 2897 'sext' 'sext_ln818_360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2898 [1/1] (0.79ns)   --->   "%r_V_2444 = sub i19 %sext_ln1273_512, i19 %sext_ln1273_508"   --->   Operation 2898 'sub' 'r_V_2444' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2899 [1/1] (0.00ns)   --->   "%mult_V_1340 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2444, i32 5, i32 18"   --->   Operation 2899 'partselect' 'mult_V_1340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2900 [1/1] (0.00ns)   --->   "%sext_ln17_1135 = sext i14 %mult_V_1340" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2900 'sext' 'sext_ln17_1135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2901 [1/1] (0.00ns)   --->   "%mult_V_1341 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_142, i32 3, i32 15"   --->   Operation 2901 'partselect' 'mult_V_1341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2902 [1/1] (0.00ns)   --->   "%sext_ln17_1136 = sext i13 %mult_V_1341" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2902 'sext' 'sext_ln17_1136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2903 [1/1] (0.00ns)   --->   "%sext_ln17_1137 = sext i13 %mult_V_1341" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2903 'sext' 'sext_ln17_1137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2904 [1/1] (0.80ns)   --->   "%r_V_2445 = sub i20 0, i20 %sext_ln1273_509"   --->   Operation 2904 'sub' 'r_V_2445' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2905 [1/1] (0.00ns)   --->   "%mult_V_1342 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2445, i32 5, i32 19"   --->   Operation 2905 'partselect' 'mult_V_1342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2906 [1/1] (0.00ns)   --->   "%sext_ln818_361 = sext i15 %mult_V_1342"   --->   Operation 2906 'sext' 'sext_ln818_361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2907 [1/1] (0.79ns)   --->   "%r_V_2446 = sub i19 %sext_ln1273_508, i19 %sext_ln1273_512"   --->   Operation 2907 'sub' 'r_V_2446' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2908 [1/1] (0.00ns)   --->   "%mult_V_1343 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2446, i32 5, i32 18"   --->   Operation 2908 'partselect' 'mult_V_1343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2909 [1/1] (0.00ns)   --->   "%sext_ln17_1138 = sext i14 %mult_V_1343" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2909 'sext' 'sext_ln17_1138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2910 [1/1] (0.80ns)   --->   "%r_V_2447 = sub i20 %sext_ln1273_506, i20 %sext_ln1273_509"   --->   Operation 2910 'sub' 'r_V_2447' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2911 [1/1] (0.00ns)   --->   "%mult_V_1344 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2447, i32 5, i32 19"   --->   Operation 2911 'partselect' 'mult_V_1344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2912 [1/1] (0.00ns)   --->   "%sext_ln818_362 = sext i15 %mult_V_1344"   --->   Operation 2912 'sext' 'sext_ln818_362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2913 [1/1] (0.80ns)   --->   "%r_V_2448 = sub i19 %r_V_2442, i19 %sext_ln1273_508"   --->   Operation 2913 'sub' 'r_V_2448' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2914 [1/1] (0.00ns)   --->   "%mult_V_1345 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2448, i32 5, i32 18"   --->   Operation 2914 'partselect' 'mult_V_1345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2915 [1/1] (0.00ns)   --->   "%sext_ln17_1139 = sext i14 %mult_V_1345" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2915 'sext' 'sext_ln17_1139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2916 [1/1] (0.79ns)   --->   "%r_V_2449 = sub i18 0, i18 %sext_ln1273_510"   --->   Operation 2916 'sub' 'r_V_2449' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2917 [1/1] (0.00ns)   --->   "%mult_V_1346 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2449, i32 5, i32 17"   --->   Operation 2917 'partselect' 'mult_V_1346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2918 [1/1] (0.00ns)   --->   "%sext_ln17_1140 = sext i13 %mult_V_1346" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2918 'sext' 'sext_ln17_1140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2919 [1/1] (0.78ns)   --->   "%r_V_2450 = sub i17 0, i17 %sext_ln1273_507"   --->   Operation 2919 'sub' 'r_V_2450' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2920 [1/1] (0.00ns)   --->   "%mult_V_1347 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2450, i32 5, i32 16"   --->   Operation 2920 'partselect' 'mult_V_1347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2921 [1/1] (0.00ns)   --->   "%sext_ln17_1141 = sext i12 %mult_V_1347" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2921 'sext' 'sext_ln17_1141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2922 [1/1] (0.00ns)   --->   "%sext_ln818_363 = sext i16 %p_read_141"   --->   Operation 2922 'sext' 'sext_ln818_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2923 [1/1] (0.00ns)   --->   "%sext_ln818_364 = sext i16 %p_read_141"   --->   Operation 2923 'sext' 'sext_ln818_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2924 [1/1] (0.00ns)   --->   "%mult_V_1348 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_141, i32 4, i32 15"   --->   Operation 2924 'partselect' 'mult_V_1348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2925 [1/1] (0.00ns)   --->   "%sext_ln17_1142 = sext i12 %mult_V_1348" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2925 'sext' 'sext_ln17_1142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2926 [1/1] (0.00ns)   --->   "%sext_ln17_1143 = sext i12 %mult_V_1348" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2926 'sext' 'sext_ln17_1143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2927 [1/1] (0.00ns)   --->   "%mult_V_1349 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_141, i32 5, i32 15"   --->   Operation 2927 'partselect' 'mult_V_1349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2928 [1/1] (0.00ns)   --->   "%sext_ln17_1144 = sext i11 %mult_V_1349" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2928 'sext' 'sext_ln17_1144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2929 [1/1] (0.00ns)   --->   "%mult_V_1350 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_141, i32 3, i32 15"   --->   Operation 2929 'partselect' 'mult_V_1350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2930 [1/1] (0.00ns)   --->   "%sext_ln17_1145 = sext i13 %mult_V_1350" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2930 'sext' 'sext_ln17_1145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2931 [1/1] (0.78ns)   --->   "%r_V_2451 = sub i17 0, i17 %sext_ln818_364"   --->   Operation 2931 'sub' 'r_V_2451' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2932 [1/1] (0.00ns)   --->   "%mult_V_1351 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2451, i32 5, i32 16"   --->   Operation 2932 'partselect' 'mult_V_1351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2933 [1/1] (0.00ns)   --->   "%sext_ln17_1146 = sext i12 %mult_V_1351" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2933 'sext' 'sext_ln17_1146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2934 [1/1] (0.00ns)   --->   "%shl_ln1273_303 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_141, i2 0"   --->   Operation 2934 'bitconcatenate' 'shl_ln1273_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2935 [1/1] (0.00ns)   --->   "%sext_ln1273_513 = sext i18 %shl_ln1273_303"   --->   Operation 2935 'sext' 'sext_ln1273_513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2936 [1/1] (0.79ns)   --->   "%r_V_2452 = sub i19 0, i19 %sext_ln1273_513"   --->   Operation 2936 'sub' 'r_V_2452' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2937 [1/1] (0.00ns)   --->   "%mult_V_1352 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2452, i32 5, i32 18"   --->   Operation 2937 'partselect' 'mult_V_1352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2938 [1/1] (0.00ns)   --->   "%shl_ln1273_304 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_141, i3 0"   --->   Operation 2938 'bitconcatenate' 'shl_ln1273_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2939 [1/1] (0.00ns)   --->   "%sext_ln1273_514 = sext i19 %shl_ln1273_304"   --->   Operation 2939 'sext' 'sext_ln1273_514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2940 [1/1] (0.00ns)   --->   "%shl_ln1273_305 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_141, i1 0"   --->   Operation 2940 'bitconcatenate' 'shl_ln1273_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2941 [1/1] (0.00ns)   --->   "%sext_ln1273_515 = sext i17 %shl_ln1273_305"   --->   Operation 2941 'sext' 'sext_ln1273_515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2942 [1/1] (0.00ns)   --->   "%sext_ln1273_516 = sext i17 %shl_ln1273_305"   --->   Operation 2942 'sext' 'sext_ln1273_516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2943 [1/1] (0.80ns)   --->   "%r_V_2453 = sub i20 %sext_ln1273_516, i20 %sext_ln1273_514"   --->   Operation 2943 'sub' 'r_V_2453' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2944 [1/1] (0.00ns)   --->   "%mult_V_1353 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2453, i32 5, i32 19"   --->   Operation 2944 'partselect' 'mult_V_1353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2945 [1/1] (0.00ns)   --->   "%sext_ln818_366 = sext i15 %mult_V_1353"   --->   Operation 2945 'sext' 'sext_ln818_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2946 [1/1] (0.80ns)   --->   "%r_V_2454 = sub i20 %sext_ln1273_514, i20 %sext_ln1273_516"   --->   Operation 2946 'sub' 'r_V_2454' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2947 [1/1] (0.00ns)   --->   "%mult_V_1354 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2454, i32 5, i32 19"   --->   Operation 2947 'partselect' 'mult_V_1354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2948 [1/1] (0.00ns)   --->   "%sext_ln818_367 = sext i15 %mult_V_1354"   --->   Operation 2948 'sext' 'sext_ln818_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2949 [1/1] (0.79ns)   --->   "%r_V_2455 = add i19 %sext_ln1273_513, i19 %sext_ln818_363"   --->   Operation 2949 'add' 'r_V_2455' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2950 [1/1] (0.00ns)   --->   "%mult_V_1355 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2455, i32 5, i32 18"   --->   Operation 2950 'partselect' 'mult_V_1355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2951 [1/1] (0.00ns)   --->   "%sext_ln17_1148 = sext i14 %mult_V_1355" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2951 'sext' 'sext_ln17_1148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2952 [1/1] (0.79ns)   --->   "%r_V_2456 = sub i18 0, i18 %sext_ln1273_515"   --->   Operation 2952 'sub' 'r_V_2456' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2953 [1/1] (0.00ns)   --->   "%mult_V_1356 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2456, i32 5, i32 17"   --->   Operation 2953 'partselect' 'mult_V_1356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2954 [1/1] (0.00ns)   --->   "%sext_ln17_1149 = sext i13 %mult_V_1356" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2954 'sext' 'sext_ln17_1149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2955 [1/1] (0.80ns)   --->   "%r_V_2457 = sub i19 %r_V_2452, i19 %sext_ln818_363"   --->   Operation 2955 'sub' 'r_V_2457' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2956 [1/1] (0.00ns)   --->   "%mult_V_1357 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2457, i32 5, i32 18"   --->   Operation 2956 'partselect' 'mult_V_1357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2957 [1/1] (0.00ns)   --->   "%sext_ln17_1150 = sext i14 %mult_V_1357" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2957 'sext' 'sext_ln17_1150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2958 [1/1] (0.79ns)   --->   "%r_V_2458 = sub i19 %sext_ln818_363, i19 %sext_ln1273_513"   --->   Operation 2958 'sub' 'r_V_2458' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2959 [1/1] (0.00ns)   --->   "%mult_V_1358 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2458, i32 5, i32 18"   --->   Operation 2959 'partselect' 'mult_V_1358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2960 [1/1] (0.00ns)   --->   "%sext_ln818_368 = sext i14 %mult_V_1358"   --->   Operation 2960 'sext' 'sext_ln818_368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2961 [1/1] (0.00ns)   --->   "%sext_ln17_1151 = sext i14 %mult_V_1358" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2961 'sext' 'sext_ln17_1151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2962 [1/1] (0.79ns)   --->   "%r_V_2459 = sub i19 %sext_ln1273_513, i19 %sext_ln818_363"   --->   Operation 2962 'sub' 'r_V_2459' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2963 [1/1] (0.00ns)   --->   "%mult_V_1359 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2459, i32 5, i32 18"   --->   Operation 2963 'partselect' 'mult_V_1359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2964 [1/1] (0.00ns)   --->   "%sext_ln17_1152 = sext i14 %mult_V_1359" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2964 'sext' 'sext_ln17_1152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2965 [1/1] (0.00ns)   --->   "%sext_ln818_369 = sext i16 %p_read_140"   --->   Operation 2965 'sext' 'sext_ln818_369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2966 [1/1] (0.00ns)   --->   "%sext_ln818_370 = sext i16 %p_read_140"   --->   Operation 2966 'sext' 'sext_ln818_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2967 [1/1] (0.00ns)   --->   "%mult_V_1360 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_140, i32 3, i32 15"   --->   Operation 2967 'partselect' 'mult_V_1360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2968 [1/1] (0.00ns)   --->   "%sext_ln17_1153 = sext i13 %mult_V_1360" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2968 'sext' 'sext_ln17_1153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2969 [1/1] (0.00ns)   --->   "%shl_ln1273_306 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_140, i3 0"   --->   Operation 2969 'bitconcatenate' 'shl_ln1273_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2970 [1/1] (0.00ns)   --->   "%sext_ln1273_517 = sext i19 %shl_ln1273_306"   --->   Operation 2970 'sext' 'sext_ln1273_517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2971 [1/1] (0.80ns)   --->   "%r_V_2460 = sub i20 %sext_ln1273_517, i20 %sext_ln818_369"   --->   Operation 2971 'sub' 'r_V_2460' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2972 [1/1] (0.00ns)   --->   "%mult_V_1361 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2460, i32 5, i32 19"   --->   Operation 2972 'partselect' 'mult_V_1361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2973 [1/1] (0.00ns)   --->   "%sext_ln818_371 = sext i15 %mult_V_1361"   --->   Operation 2973 'sext' 'sext_ln818_371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2974 [1/1] (0.00ns)   --->   "%shl_ln1273_307 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_140, i1 0"   --->   Operation 2974 'bitconcatenate' 'shl_ln1273_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2975 [1/1] (0.00ns)   --->   "%sext_ln1273_518 = sext i17 %shl_ln1273_307"   --->   Operation 2975 'sext' 'sext_ln1273_518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2976 [1/1] (0.79ns)   --->   "%r_V_2461 = sub i18 0, i18 %sext_ln1273_518"   --->   Operation 2976 'sub' 'r_V_2461' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2977 [1/1] (0.00ns)   --->   "%mult_V_1362 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2461, i32 5, i32 17"   --->   Operation 2977 'partselect' 'mult_V_1362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2978 [1/1] (0.00ns)   --->   "%sext_ln17_1154 = sext i13 %mult_V_1362" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2978 'sext' 'sext_ln17_1154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2979 [1/1] (0.00ns)   --->   "%sext_ln17_1155 = sext i13 %mult_V_1362" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2979 'sext' 'sext_ln17_1155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2980 [1/1] (0.00ns)   --->   "%shl_ln1273_308 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_140, i2 0"   --->   Operation 2980 'bitconcatenate' 'shl_ln1273_308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2981 [1/1] (0.00ns)   --->   "%sext_ln1273_519 = sext i18 %shl_ln1273_308"   --->   Operation 2981 'sext' 'sext_ln1273_519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2982 [1/1] (0.79ns)   --->   "%r_V_2462 = sub i19 %sext_ln818_370, i19 %sext_ln1273_519"   --->   Operation 2982 'sub' 'r_V_2462' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2983 [1/1] (0.00ns)   --->   "%mult_V_1363 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2462, i32 5, i32 18"   --->   Operation 2983 'partselect' 'mult_V_1363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2984 [1/1] (0.00ns)   --->   "%mult_V_1364 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_140, i32 5, i32 15"   --->   Operation 2984 'partselect' 'mult_V_1364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2985 [1/1] (0.00ns)   --->   "%sext_ln17_1156 = sext i11 %mult_V_1364" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2985 'sext' 'sext_ln17_1156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2986 [1/1] (0.79ns)   --->   "%r_V_2465 = sub i19 0, i19 %sext_ln1273_519"   --->   Operation 2986 'sub' 'r_V_2465' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2987 [1/1] (0.80ns)   --->   "%r_V_2463 = sub i19 %r_V_2465, i19 %sext_ln818_370"   --->   Operation 2987 'sub' 'r_V_2463' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2988 [1/1] (0.00ns)   --->   "%mult_V_1365 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2463, i32 5, i32 18"   --->   Operation 2988 'partselect' 'mult_V_1365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2989 [1/1] (0.00ns)   --->   "%sext_ln17_1157 = sext i14 %mult_V_1365" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2989 'sext' 'sext_ln17_1157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2990 [1/1] (0.00ns)   --->   "%mult_V_1366 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_140, i32 4, i32 15"   --->   Operation 2990 'partselect' 'mult_V_1366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2991 [1/1] (0.00ns)   --->   "%sext_ln17_1158 = sext i12 %mult_V_1366" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2991 'sext' 'sext_ln17_1158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2992 [1/1] (0.79ns)   --->   "%r_V_2464 = sub i19 %sext_ln1273_519, i19 %sext_ln818_370"   --->   Operation 2992 'sub' 'r_V_2464' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2993 [1/1] (0.00ns)   --->   "%mult_V_1367 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2464, i32 5, i32 18"   --->   Operation 2993 'partselect' 'mult_V_1367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2994 [1/1] (0.00ns)   --->   "%sext_ln17_1159 = sext i14 %mult_V_1367" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2994 'sext' 'sext_ln17_1159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2995 [1/1] (0.00ns)   --->   "%mult_V_1368 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2465, i32 5, i32 18"   --->   Operation 2995 'partselect' 'mult_V_1368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2996 [1/1] (0.00ns)   --->   "%sext_ln1273_520 = sext i16 %p_read_139"   --->   Operation 2996 'sext' 'sext_ln1273_520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2997 [1/1] (0.00ns)   --->   "%sext_ln1273_521 = sext i16 %p_read_139"   --->   Operation 2997 'sext' 'sext_ln1273_521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2998 [1/1] (0.00ns)   --->   "%sext_ln1273_522 = sext i16 %p_read_139"   --->   Operation 2998 'sext' 'sext_ln1273_522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2999 [1/1] (0.00ns)   --->   "%shl_ln1273_309 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_139, i2 0"   --->   Operation 2999 'bitconcatenate' 'shl_ln1273_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3000 [1/1] (0.00ns)   --->   "%sext_ln1273_523 = sext i18 %shl_ln1273_309"   --->   Operation 3000 'sext' 'sext_ln1273_523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3001 [1/1] (0.79ns)   --->   "%r_V_2466 = sub i19 %sext_ln1273_523, i19 %sext_ln1273_522"   --->   Operation 3001 'sub' 'r_V_2466' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3002 [1/1] (0.00ns)   --->   "%mult_V_1369 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2466, i32 5, i32 18"   --->   Operation 3002 'partselect' 'mult_V_1369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3003 [1/1] (0.00ns)   --->   "%sext_ln818_374 = sext i14 %mult_V_1369"   --->   Operation 3003 'sext' 'sext_ln818_374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3004 [1/1] (0.00ns)   --->   "%sext_ln17_1160 = sext i14 %mult_V_1369" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3004 'sext' 'sext_ln17_1160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3005 [1/1] (0.00ns)   --->   "%mult_V_1370 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_139, i32 4, i32 15"   --->   Operation 3005 'partselect' 'mult_V_1370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3006 [1/1] (0.00ns)   --->   "%sext_ln17_1161 = sext i12 %mult_V_1370" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3006 'sext' 'sext_ln17_1161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3007 [1/1] (0.78ns)   --->   "%r_V_2467 = sub i17 0, i17 %sext_ln1273_521"   --->   Operation 3007 'sub' 'r_V_2467' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3008 [1/1] (0.00ns)   --->   "%mult_V_1371 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2467, i32 5, i32 16"   --->   Operation 3008 'partselect' 'mult_V_1371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3009 [1/1] (0.00ns)   --->   "%sext_ln17_1162 = sext i12 %mult_V_1371" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3009 'sext' 'sext_ln17_1162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3010 [1/1] (0.79ns)   --->   "%r_V_2468 = add i19 %sext_ln1273_523, i19 %sext_ln1273_522"   --->   Operation 3010 'add' 'r_V_2468' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3011 [1/1] (0.00ns)   --->   "%mult_V_1372 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2468, i32 5, i32 18"   --->   Operation 3011 'partselect' 'mult_V_1372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3012 [1/1] (0.00ns)   --->   "%sext_ln17_1163 = sext i14 %mult_V_1372" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3012 'sext' 'sext_ln17_1163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3013 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_819 = sub i19 0, i19 %sext_ln1273_523"   --->   Operation 3013 'sub' 'sub_ln1273_819' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3014 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2469 = sub i19 %sub_ln1273_819, i19 %sext_ln1273_522"   --->   Operation 3014 'sub' 'r_V_2469' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3015 [1/1] (0.00ns)   --->   "%mult_V_1373 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2469, i32 5, i32 18"   --->   Operation 3015 'partselect' 'mult_V_1373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3016 [1/1] (0.00ns)   --->   "%sext_ln17_1164 = sext i14 %mult_V_1373" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3016 'sext' 'sext_ln17_1164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3017 [1/1] (0.00ns)   --->   "%shl_ln1273_310 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_139, i3 0"   --->   Operation 3017 'bitconcatenate' 'shl_ln1273_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3018 [1/1] (0.00ns)   --->   "%sext_ln1273_524 = sext i19 %shl_ln1273_310"   --->   Operation 3018 'sext' 'sext_ln1273_524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3019 [1/1] (0.00ns)   --->   "%shl_ln1273_311 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_139, i1 0"   --->   Operation 3019 'bitconcatenate' 'shl_ln1273_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3020 [1/1] (0.00ns)   --->   "%sext_ln1273_525 = sext i17 %shl_ln1273_311"   --->   Operation 3020 'sext' 'sext_ln1273_525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3021 [1/1] (0.80ns)   --->   "%r_V_2470 = sub i20 %sext_ln1273_525, i20 %sext_ln1273_524"   --->   Operation 3021 'sub' 'r_V_2470' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3022 [1/1] (0.00ns)   --->   "%mult_V_1374 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2470, i32 5, i32 19"   --->   Operation 3022 'partselect' 'mult_V_1374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3023 [1/1] (0.00ns)   --->   "%sext_ln818_375 = sext i15 %mult_V_1374"   --->   Operation 3023 'sext' 'sext_ln818_375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3024 [1/1] (0.80ns)   --->   "%r_V_2471 = sub i20 0, i20 %sext_ln1273_524"   --->   Operation 3024 'sub' 'r_V_2471' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3025 [1/1] (0.00ns)   --->   "%mult_V_1375 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2471, i32 5, i32 19"   --->   Operation 3025 'partselect' 'mult_V_1375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3026 [1/1] (0.00ns)   --->   "%sext_ln818_376 = sext i15 %mult_V_1375"   --->   Operation 3026 'sext' 'sext_ln818_376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3027 [1/1] (0.00ns)   --->   "%mult_V_1376 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_139, i32 5, i32 15"   --->   Operation 3027 'partselect' 'mult_V_1376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3028 [1/1] (0.00ns)   --->   "%sext_ln17_1165 = sext i11 %mult_V_1376" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3028 'sext' 'sext_ln17_1165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3029 [1/1] (0.80ns)   --->   "%r_V_2472 = sub i20 %sext_ln1273_520, i20 %sext_ln1273_524"   --->   Operation 3029 'sub' 'r_V_2472' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3030 [1/1] (0.00ns)   --->   "%mult_V_1377 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2472, i32 5, i32 19"   --->   Operation 3030 'partselect' 'mult_V_1377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3031 [1/1] (0.00ns)   --->   "%sext_ln818_377 = sext i15 %mult_V_1377"   --->   Operation 3031 'sext' 'sext_ln818_377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3032 [1/1] (0.00ns)   --->   "%mult_V_1378 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_139, i32 3, i32 15"   --->   Operation 3032 'partselect' 'mult_V_1378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3033 [1/1] (0.00ns)   --->   "%sext_ln17_1166 = sext i13 %mult_V_1378" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3033 'sext' 'sext_ln17_1166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3034 [1/1] (0.80ns)   --->   "%r_V_2473 = sub i20 %r_V_2471, i20 %sext_ln1273_520"   --->   Operation 3034 'sub' 'r_V_2473' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3035 [1/1] (0.00ns)   --->   "%mult_V_1379 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2473, i32 5, i32 19"   --->   Operation 3035 'partselect' 'mult_V_1379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3036 [1/1] (0.00ns)   --->   "%sext_ln818_378 = sext i15 %mult_V_1379"   --->   Operation 3036 'sext' 'sext_ln818_378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3037 [1/1] (0.00ns)   --->   "%sext_ln1273_526 = sext i16 %p_read_138"   --->   Operation 3037 'sext' 'sext_ln1273_526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3038 [1/1] (0.00ns)   --->   "%sext_ln1273_527 = sext i16 %p_read_138"   --->   Operation 3038 'sext' 'sext_ln1273_527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3039 [1/1] (0.00ns)   --->   "%shl_ln1273_312 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_138, i2 0"   --->   Operation 3039 'bitconcatenate' 'shl_ln1273_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3040 [1/1] (0.00ns)   --->   "%sext_ln1273_528 = sext i18 %shl_ln1273_312"   --->   Operation 3040 'sext' 'sext_ln1273_528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3041 [1/1] (0.79ns)   --->   "%r_V_2474 = sub i19 %sext_ln1273_527, i19 %sext_ln1273_528"   --->   Operation 3041 'sub' 'r_V_2474' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3042 [1/1] (0.00ns)   --->   "%mult_V_1380 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2474, i32 5, i32 18"   --->   Operation 3042 'partselect' 'mult_V_1380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3043 [1/1] (0.00ns)   --->   "%sext_ln17_1167 = sext i14 %mult_V_1380" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3043 'sext' 'sext_ln17_1167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3044 [1/1] (0.00ns)   --->   "%shl_ln1273_313 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_138, i3 0"   --->   Operation 3044 'bitconcatenate' 'shl_ln1273_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3045 [1/1] (0.00ns)   --->   "%sext_ln1273_529 = sext i19 %shl_ln1273_313"   --->   Operation 3045 'sext' 'sext_ln1273_529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3046 [1/1] (0.80ns)   --->   "%r_V_2475 = sub i20 0, i20 %sext_ln1273_529"   --->   Operation 3046 'sub' 'r_V_2475' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3047 [1/1] (0.00ns)   --->   "%mult_V_1381 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2475, i32 5, i32 19"   --->   Operation 3047 'partselect' 'mult_V_1381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3048 [1/1] (0.00ns)   --->   "%sext_ln818_379 = sext i15 %mult_V_1381"   --->   Operation 3048 'sext' 'sext_ln818_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3049 [1/1] (0.00ns)   --->   "%mult_V_1382 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_138, i32 3, i32 15"   --->   Operation 3049 'partselect' 'mult_V_1382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3050 [1/1] (0.00ns)   --->   "%sext_ln17_1168 = sext i13 %mult_V_1382" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3050 'sext' 'sext_ln17_1168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3051 [1/1] (0.79ns)   --->   "%r_V_2476 = add i19 %sext_ln1273_528, i19 %sext_ln1273_527"   --->   Operation 3051 'add' 'r_V_2476' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3052 [1/1] (0.00ns)   --->   "%mult_V_1383 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2476, i32 5, i32 18"   --->   Operation 3052 'partselect' 'mult_V_1383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3053 [1/1] (0.00ns)   --->   "%sext_ln17_1169 = sext i14 %mult_V_1383" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3053 'sext' 'sext_ln17_1169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3054 [1/1] (0.00ns)   --->   "%shl_ln1273_314 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_138, i1 0"   --->   Operation 3054 'bitconcatenate' 'shl_ln1273_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3055 [1/1] (0.00ns)   --->   "%sext_ln1273_530 = sext i17 %shl_ln1273_314"   --->   Operation 3055 'sext' 'sext_ln1273_530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3056 [1/1] (0.00ns)   --->   "%sext_ln1273_531 = sext i17 %shl_ln1273_314"   --->   Operation 3056 'sext' 'sext_ln1273_531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3057 [1/1] (0.80ns)   --->   "%r_V_2477 = sub i20 %sext_ln1273_529, i20 %sext_ln1273_531"   --->   Operation 3057 'sub' 'r_V_2477' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3058 [1/1] (0.00ns)   --->   "%mult_V_1384 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2477, i32 5, i32 19"   --->   Operation 3058 'partselect' 'mult_V_1384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3059 [1/1] (0.00ns)   --->   "%sext_ln818_380 = sext i15 %mult_V_1384"   --->   Operation 3059 'sext' 'sext_ln818_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3060 [1/1] (0.00ns)   --->   "%mult_V_1385 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_138, i32 4, i32 15"   --->   Operation 3060 'partselect' 'mult_V_1385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3061 [1/1] (0.00ns)   --->   "%sext_ln17_1170 = sext i12 %mult_V_1385" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3061 'sext' 'sext_ln17_1170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3062 [1/1] (0.79ns)   --->   "%r_V_2478 = sub i19 %sext_ln1273_528, i19 %sext_ln1273_527"   --->   Operation 3062 'sub' 'r_V_2478' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3063 [1/1] (0.00ns)   --->   "%mult_V_1386 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2478, i32 5, i32 18"   --->   Operation 3063 'partselect' 'mult_V_1386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3064 [1/1] (0.00ns)   --->   "%sext_ln17_1171 = sext i14 %mult_V_1386" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3064 'sext' 'sext_ln17_1171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3065 [1/1] (0.79ns)   --->   "%r_V_2479 = sub i18 0, i18 %sext_ln1273_530"   --->   Operation 3065 'sub' 'r_V_2479' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3066 [1/1] (0.00ns)   --->   "%mult_V_1387 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2479, i32 5, i32 17"   --->   Operation 3066 'partselect' 'mult_V_1387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3067 [1/1] (0.00ns)   --->   "%sext_ln17_1172 = sext i13 %mult_V_1387" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3067 'sext' 'sext_ln17_1172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3068 [1/1] (0.78ns)   --->   "%r_V_2480 = sub i17 0, i17 %sext_ln1273_526"   --->   Operation 3068 'sub' 'r_V_2480' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3069 [1/1] (0.00ns)   --->   "%mult_V_1388 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2480, i32 5, i32 16"   --->   Operation 3069 'partselect' 'mult_V_1388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3070 [1/1] (0.00ns)   --->   "%sext_ln17_1173 = sext i12 %mult_V_1388" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3070 'sext' 'sext_ln17_1173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3071 [1/1] (0.00ns)   --->   "%sext_ln1273_532 = sext i16 %p_read_137"   --->   Operation 3071 'sext' 'sext_ln1273_532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3072 [1/1] (0.00ns)   --->   "%sext_ln1273_533 = sext i16 %p_read_137"   --->   Operation 3072 'sext' 'sext_ln1273_533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3073 [1/1] (0.00ns)   --->   "%sext_ln1273_534 = sext i16 %p_read_137"   --->   Operation 3073 'sext' 'sext_ln1273_534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3074 [1/1] (0.00ns)   --->   "%shl_ln1273_315 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_137, i2 0"   --->   Operation 3074 'bitconcatenate' 'shl_ln1273_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3075 [1/1] (0.00ns)   --->   "%sext_ln1273_535 = sext i18 %shl_ln1273_315"   --->   Operation 3075 'sext' 'sext_ln1273_535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3076 [1/1] (0.79ns)   --->   "%r_V_2481 = sub i19 0, i19 %sext_ln1273_535"   --->   Operation 3076 'sub' 'r_V_2481' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3077 [1/1] (0.00ns)   --->   "%mult_V_1389 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2481, i32 5, i32 18"   --->   Operation 3077 'partselect' 'mult_V_1389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3078 [1/1] (0.00ns)   --->   "%sext_ln17_1174 = sext i14 %mult_V_1389" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3078 'sext' 'sext_ln17_1174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3079 [1/1] (0.00ns)   --->   "%shl_ln1273_316 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_137, i3 0"   --->   Operation 3079 'bitconcatenate' 'shl_ln1273_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3080 [1/1] (0.00ns)   --->   "%sext_ln1273_536 = sext i19 %shl_ln1273_316"   --->   Operation 3080 'sext' 'sext_ln1273_536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3081 [1/1] (0.00ns)   --->   "%shl_ln1273_317 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_137, i1 0"   --->   Operation 3081 'bitconcatenate' 'shl_ln1273_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3082 [1/1] (0.00ns)   --->   "%sext_ln1273_537 = sext i17 %shl_ln1273_317"   --->   Operation 3082 'sext' 'sext_ln1273_537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3083 [1/1] (0.80ns)   --->   "%r_V_2482 = sub i20 %sext_ln1273_537, i20 %sext_ln1273_536"   --->   Operation 3083 'sub' 'r_V_2482' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3084 [1/1] (0.00ns)   --->   "%mult_V_1390 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2482, i32 5, i32 19"   --->   Operation 3084 'partselect' 'mult_V_1390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3085 [1/1] (0.00ns)   --->   "%sext_ln818_383 = sext i15 %mult_V_1390"   --->   Operation 3085 'sext' 'sext_ln818_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3086 [1/1] (0.80ns)   --->   "%r_V_2483 = sub i20 %sext_ln1273_532, i20 %sext_ln1273_536"   --->   Operation 3086 'sub' 'r_V_2483' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3087 [1/1] (0.00ns)   --->   "%mult_V_1391 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2483, i32 5, i32 19"   --->   Operation 3087 'partselect' 'mult_V_1391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3088 [1/1] (0.00ns)   --->   "%mult_V_1392 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %p_read_137, i32 2, i32 15"   --->   Operation 3088 'partselect' 'mult_V_1392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3089 [1/1] (0.79ns)   --->   "%r_V_2484 = sub i19 %sext_ln1273_534, i19 %sext_ln1273_535"   --->   Operation 3089 'sub' 'r_V_2484' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3090 [1/1] (0.00ns)   --->   "%mult_V_1393 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2484, i32 5, i32 18"   --->   Operation 3090 'partselect' 'mult_V_1393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3091 [1/1] (0.00ns)   --->   "%sext_ln818_386 = sext i14 %mult_V_1393"   --->   Operation 3091 'sext' 'sext_ln818_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3092 [1/1] (0.00ns)   --->   "%sext_ln17_1175 = sext i14 %mult_V_1393" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3092 'sext' 'sext_ln17_1175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3093 [1/1] (0.00ns)   --->   "%mult_V_1394 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_137, i32 5, i32 15"   --->   Operation 3093 'partselect' 'mult_V_1394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3094 [1/1] (0.00ns)   --->   "%sext_ln17_1176 = sext i11 %mult_V_1394" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3094 'sext' 'sext_ln17_1176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3095 [1/1] (0.80ns)   --->   "%r_V_2485 = sub i20 %sext_ln1273_536, i20 %sext_ln1273_537"   --->   Operation 3095 'sub' 'r_V_2485' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3096 [1/1] (0.00ns)   --->   "%mult_V_1395 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2485, i32 5, i32 19"   --->   Operation 3096 'partselect' 'mult_V_1395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3097 [1/1] (0.00ns)   --->   "%sext_ln818_387 = sext i15 %mult_V_1395"   --->   Operation 3097 'sext' 'sext_ln818_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3098 [1/1] (0.79ns)   --->   "%r_V_2486 = add i19 %sext_ln1273_535, i19 %sext_ln1273_534"   --->   Operation 3098 'add' 'r_V_2486' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3099 [1/1] (0.00ns)   --->   "%mult_V_1396 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2486, i32 5, i32 18"   --->   Operation 3099 'partselect' 'mult_V_1396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3100 [1/1] (0.00ns)   --->   "%sext_ln17_1177 = sext i14 %mult_V_1396" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3100 'sext' 'sext_ln17_1177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3101 [1/1] (0.80ns)   --->   "%r_V_2487 = sub i19 %r_V_2481, i19 %sext_ln1273_534"   --->   Operation 3101 'sub' 'r_V_2487' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3102 [1/1] (0.00ns)   --->   "%mult_V_1397 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2487, i32 5, i32 18"   --->   Operation 3102 'partselect' 'mult_V_1397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3103 [1/1] (0.00ns)   --->   "%sext_ln17_1178 = sext i14 %mult_V_1397" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3103 'sext' 'sext_ln17_1178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3104 [1/1] (0.79ns)   --->   "%r_V_2488 = sub i19 %sext_ln1273_535, i19 %sext_ln1273_534"   --->   Operation 3104 'sub' 'r_V_2488' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3105 [1/1] (0.00ns)   --->   "%mult_V_1398 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2488, i32 5, i32 18"   --->   Operation 3105 'partselect' 'mult_V_1398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3106 [1/1] (0.00ns)   --->   "%sext_ln818_388 = sext i14 %mult_V_1398"   --->   Operation 3106 'sext' 'sext_ln818_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3107 [1/1] (0.00ns)   --->   "%sext_ln17_1179 = sext i14 %mult_V_1398" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3107 'sext' 'sext_ln17_1179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3108 [1/1] (0.80ns)   --->   "%r_V_2489 = add i20 %sext_ln1273_536, i20 %sext_ln1273_532"   --->   Operation 3108 'add' 'r_V_2489' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3109 [1/1] (0.00ns)   --->   "%mult_V_1399 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2489, i32 5, i32 19"   --->   Operation 3109 'partselect' 'mult_V_1399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3110 [1/1] (0.00ns)   --->   "%sext_ln818_389 = sext i15 %mult_V_1399"   --->   Operation 3110 'sext' 'sext_ln818_389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3111 [1/1] (0.00ns)   --->   "%mult_V_1400 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_137, i32 4, i32 15"   --->   Operation 3111 'partselect' 'mult_V_1400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3112 [1/1] (0.00ns)   --->   "%sext_ln17_1180 = sext i12 %mult_V_1400" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3112 'sext' 'sext_ln17_1180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3113 [1/1] (0.00ns)   --->   "%mult_V_1401 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_137, i32 3, i32 15"   --->   Operation 3113 'partselect' 'mult_V_1401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3114 [1/1] (0.00ns)   --->   "%sext_ln17_1181 = sext i13 %mult_V_1401" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3114 'sext' 'sext_ln17_1181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3115 [1/1] (0.78ns)   --->   "%r_V_2490 = sub i17 0, i17 %sext_ln1273_533"   --->   Operation 3115 'sub' 'r_V_2490' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3116 [1/1] (0.00ns)   --->   "%mult_V_1402 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2490, i32 5, i32 16"   --->   Operation 3116 'partselect' 'mult_V_1402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3117 [1/1] (0.00ns)   --->   "%sext_ln17_1182 = sext i12 %mult_V_1402" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3117 'sext' 'sext_ln17_1182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3118 [1/1] (0.00ns)   --->   "%sext_ln1273_538 = sext i16 %p_read_136"   --->   Operation 3118 'sext' 'sext_ln1273_538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3119 [1/1] (0.00ns)   --->   "%sext_ln1273_539 = sext i16 %p_read_136"   --->   Operation 3119 'sext' 'sext_ln1273_539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3120 [1/1] (0.00ns)   --->   "%sext_ln1273_540 = sext i16 %p_read_136"   --->   Operation 3120 'sext' 'sext_ln1273_540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3121 [1/1] (0.00ns)   --->   "%sext_ln1273_541 = sext i16 %p_read_136"   --->   Operation 3121 'sext' 'sext_ln1273_541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3122 [1/1] (0.00ns)   --->   "%shl_ln1273_318 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_136, i3 0"   --->   Operation 3122 'bitconcatenate' 'shl_ln1273_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3123 [1/1] (0.00ns)   --->   "%sext_ln1273_542 = sext i19 %shl_ln1273_318"   --->   Operation 3123 'sext' 'sext_ln1273_542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3124 [1/1] (0.80ns)   --->   "%r_V_2491 = add i20 %sext_ln1273_542, i20 %sext_ln1273_540"   --->   Operation 3124 'add' 'r_V_2491' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3125 [1/1] (0.00ns)   --->   "%mult_V_1403 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2491, i32 5, i32 19"   --->   Operation 3125 'partselect' 'mult_V_1403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3126 [1/1] (0.00ns)   --->   "%sext_ln818_390 = sext i15 %mult_V_1403"   --->   Operation 3126 'sext' 'sext_ln818_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3127 [1/1] (0.00ns)   --->   "%mult_V_1404 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_136, i32 3, i32 15"   --->   Operation 3127 'partselect' 'mult_V_1404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3128 [1/1] (0.00ns)   --->   "%sext_ln17_1183 = sext i13 %mult_V_1404" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3128 'sext' 'sext_ln17_1183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3129 [1/1] (0.00ns)   --->   "%shl_ln1273_319 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_136, i2 0"   --->   Operation 3129 'bitconcatenate' 'shl_ln1273_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3130 [1/1] (0.00ns)   --->   "%sext_ln1273_543 = sext i18 %shl_ln1273_319"   --->   Operation 3130 'sext' 'sext_ln1273_543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3131 [1/1] (0.79ns)   --->   "%r_V_2492 = add i19 %sext_ln1273_543, i19 %sext_ln1273_541"   --->   Operation 3131 'add' 'r_V_2492' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3132 [1/1] (0.00ns)   --->   "%mult_V_1405 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2492, i32 5, i32 18"   --->   Operation 3132 'partselect' 'mult_V_1405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3133 [1/1] (0.00ns)   --->   "%sext_ln17_1184 = sext i14 %mult_V_1405" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3133 'sext' 'sext_ln17_1184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3134 [1/1] (0.00ns)   --->   "%shl_ln1273_320 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_136, i1 0"   --->   Operation 3134 'bitconcatenate' 'shl_ln1273_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3135 [1/1] (0.00ns)   --->   "%sext_ln1273_544 = sext i17 %shl_ln1273_320"   --->   Operation 3135 'sext' 'sext_ln1273_544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3136 [1/1] (0.00ns)   --->   "%sext_ln1273_545 = sext i17 %shl_ln1273_320"   --->   Operation 3136 'sext' 'sext_ln1273_545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3137 [1/1] (0.80ns)   --->   "%r_V_2493 = sub i20 %sext_ln1273_542, i20 %sext_ln1273_545"   --->   Operation 3137 'sub' 'r_V_2493' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3138 [1/1] (0.00ns)   --->   "%mult_V_1406 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2493, i32 5, i32 19"   --->   Operation 3138 'partselect' 'mult_V_1406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3139 [1/1] (0.00ns)   --->   "%sext_ln818_391 = sext i15 %mult_V_1406"   --->   Operation 3139 'sext' 'sext_ln818_391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3140 [1/1] (0.79ns)   --->   "%r_V_2494 = sub i19 %sext_ln1273_543, i19 %sext_ln1273_541"   --->   Operation 3140 'sub' 'r_V_2494' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3141 [1/1] (0.00ns)   --->   "%mult_V_1407 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2494, i32 5, i32 18"   --->   Operation 3141 'partselect' 'mult_V_1407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3142 [1/1] (0.00ns)   --->   "%sext_ln17_1185 = sext i14 %mult_V_1407" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3142 'sext' 'sext_ln17_1185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3143 [1/1] (0.80ns)   --->   "%r_V_2495 = sub i20 %sext_ln1273_545, i20 %sext_ln1273_542"   --->   Operation 3143 'sub' 'r_V_2495' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3144 [1/1] (0.00ns)   --->   "%mult_V_1408 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2495, i32 5, i32 19"   --->   Operation 3144 'partselect' 'mult_V_1408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3145 [1/1] (0.00ns)   --->   "%sext_ln818_392 = sext i15 %mult_V_1408"   --->   Operation 3145 'sext' 'sext_ln818_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3146 [1/1] (0.80ns)   --->   "%r_V_2496 = sub i20 %sext_ln1273_542, i20 %sext_ln1273_540"   --->   Operation 3146 'sub' 'r_V_2496' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3147 [1/1] (0.00ns)   --->   "%mult_V_1409 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2496, i32 5, i32 19"   --->   Operation 3147 'partselect' 'mult_V_1409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3148 [1/1] (0.00ns)   --->   "%sext_ln818_393 = sext i15 %mult_V_1409"   --->   Operation 3148 'sext' 'sext_ln818_393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3149 [1/1] (0.79ns)   --->   "%r_V_2497 = sub i18 0, i18 %sext_ln1273_544"   --->   Operation 3149 'sub' 'r_V_2497' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3150 [1/1] (0.00ns)   --->   "%mult_V_1410 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2497, i32 5, i32 17"   --->   Operation 3150 'partselect' 'mult_V_1410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3151 [1/1] (0.00ns)   --->   "%sext_ln17_1186 = sext i13 %mult_V_1410" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3151 'sext' 'sext_ln17_1186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3152 [1/1] (0.79ns)   --->   "%r_V_2498 = sub i19 %sext_ln1273_541, i19 %sext_ln1273_543"   --->   Operation 3152 'sub' 'r_V_2498' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3153 [1/1] (0.00ns)   --->   "%mult_V_1411 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2498, i32 5, i32 18"   --->   Operation 3153 'partselect' 'mult_V_1411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3154 [1/1] (0.00ns)   --->   "%sext_ln818_394 = sext i14 %mult_V_1411"   --->   Operation 3154 'sext' 'sext_ln818_394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3155 [1/1] (0.00ns)   --->   "%sext_ln17_1187 = sext i14 %mult_V_1411" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3155 'sext' 'sext_ln17_1187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3156 [1/1] (0.00ns)   --->   "%mult_V_1412 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_136, i32 4, i32 15"   --->   Operation 3156 'partselect' 'mult_V_1412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3157 [1/1] (0.00ns)   --->   "%sext_ln17_1188 = sext i12 %mult_V_1412" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3157 'sext' 'sext_ln17_1188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3158 [1/1] (1.94ns)   --->   "%r_V_2499 = mul i21 %sext_ln1273_538, i21 2097139"   --->   Operation 3158 'mul' 'r_V_2499' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3159 [1/1] (0.00ns)   --->   "%mult_V_1413 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2499, i32 5, i32 20"   --->   Operation 3159 'partselect' 'mult_V_1413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3160 [1/1] (0.79ns)   --->   "%r_V_2500 = sub i19 0, i19 %sext_ln1273_543"   --->   Operation 3160 'sub' 'r_V_2500' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3161 [1/1] (0.00ns)   --->   "%mult_V_1414 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2500, i32 5, i32 18"   --->   Operation 3161 'partselect' 'mult_V_1414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3162 [1/1] (0.00ns)   --->   "%sext_ln17_1189 = sext i14 %mult_V_1414" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3162 'sext' 'sext_ln17_1189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3163 [1/1] (0.78ns)   --->   "%r_V_2501 = sub i17 0, i17 %sext_ln1273_539"   --->   Operation 3163 'sub' 'r_V_2501' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3164 [1/1] (0.00ns)   --->   "%mult_V_1415 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2501, i32 5, i32 16"   --->   Operation 3164 'partselect' 'mult_V_1415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3165 [1/1] (0.00ns)   --->   "%sext_ln17_1190 = sext i12 %mult_V_1415" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3165 'sext' 'sext_ln17_1190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3166 [1/1] (0.80ns)   --->   "%r_V_2502 = sub i19 %r_V_2500, i19 %sext_ln1273_541"   --->   Operation 3166 'sub' 'r_V_2502' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3167 [1/1] (0.00ns)   --->   "%mult_V_1416 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2502, i32 5, i32 18"   --->   Operation 3167 'partselect' 'mult_V_1416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3168 [1/1] (0.00ns)   --->   "%sext_ln1273_546 = sext i16 %p_read_135"   --->   Operation 3168 'sext' 'sext_ln1273_546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3169 [1/1] (0.00ns)   --->   "%sext_ln1273_547 = sext i16 %p_read_135"   --->   Operation 3169 'sext' 'sext_ln1273_547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3170 [1/1] (0.00ns)   --->   "%shl_ln1273_321 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_135, i1 0"   --->   Operation 3170 'bitconcatenate' 'shl_ln1273_321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3171 [1/1] (0.00ns)   --->   "%sext_ln1273_548 = sext i17 %shl_ln1273_321"   --->   Operation 3171 'sext' 'sext_ln1273_548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3172 [1/1] (0.00ns)   --->   "%sext_ln1273_549 = sext i17 %shl_ln1273_321"   --->   Operation 3172 'sext' 'sext_ln1273_549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3173 [1/1] (0.79ns)   --->   "%r_V_2503 = sub i18 0, i18 %sext_ln1273_549"   --->   Operation 3173 'sub' 'r_V_2503' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3174 [1/1] (0.00ns)   --->   "%mult_V_1417 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2503, i32 5, i32 17"   --->   Operation 3174 'partselect' 'mult_V_1417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3175 [1/1] (0.00ns)   --->   "%sext_ln17_1191 = sext i13 %mult_V_1417" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3175 'sext' 'sext_ln17_1191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3176 [1/1] (0.00ns)   --->   "%shl_ln1273_322 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_135, i2 0"   --->   Operation 3176 'bitconcatenate' 'shl_ln1273_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3177 [1/1] (0.00ns)   --->   "%sext_ln1273_550 = sext i18 %shl_ln1273_322"   --->   Operation 3177 'sext' 'sext_ln1273_550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3178 [1/1] (0.79ns)   --->   "%r_V_2509 = sub i19 0, i19 %sext_ln1273_550"   --->   Operation 3178 'sub' 'r_V_2509' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3179 [1/1] (0.80ns)   --->   "%r_V_2504 = sub i19 %r_V_2509, i19 %sext_ln1273_547"   --->   Operation 3179 'sub' 'r_V_2504' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3180 [1/1] (0.00ns)   --->   "%mult_V_1418 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2504, i32 5, i32 18"   --->   Operation 3180 'partselect' 'mult_V_1418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3181 [1/1] (0.00ns)   --->   "%sext_ln17_1192 = sext i14 %mult_V_1418" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3181 'sext' 'sext_ln17_1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3182 [1/1] (0.79ns)   --->   "%r_V_2505 = sub i19 %sext_ln1273_547, i19 %sext_ln1273_550"   --->   Operation 3182 'sub' 'r_V_2505' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3183 [1/1] (0.00ns)   --->   "%mult_V_1419 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2505, i32 5, i32 18"   --->   Operation 3183 'partselect' 'mult_V_1419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3184 [1/1] (0.79ns)   --->   "%r_V_2506 = add i19 %sext_ln1273_550, i19 %sext_ln1273_547"   --->   Operation 3184 'add' 'r_V_2506' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3185 [1/1] (0.00ns)   --->   "%mult_V_1420 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2506, i32 5, i32 18"   --->   Operation 3185 'partselect' 'mult_V_1420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3186 [1/1] (0.00ns)   --->   "%sext_ln818_398 = sext i14 %mult_V_1420"   --->   Operation 3186 'sext' 'sext_ln818_398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3187 [1/1] (0.00ns)   --->   "%sext_ln17_1194 = sext i14 %mult_V_1420" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3187 'sext' 'sext_ln17_1194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3188 [1/1] (0.79ns)   --->   "%r_V_2507 = sub i19 %sext_ln1273_550, i19 %sext_ln1273_547"   --->   Operation 3188 'sub' 'r_V_2507' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3189 [1/1] (0.00ns)   --->   "%mult_V_1421 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2507, i32 5, i32 18"   --->   Operation 3189 'partselect' 'mult_V_1421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3190 [1/1] (0.00ns)   --->   "%sext_ln818_399 = sext i14 %mult_V_1421"   --->   Operation 3190 'sext' 'sext_ln818_399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3191 [1/1] (0.00ns)   --->   "%sext_ln17_1195 = sext i14 %mult_V_1421" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3191 'sext' 'sext_ln17_1195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3192 [1/1] (0.00ns)   --->   "%shl_ln1273_323 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_135, i3 0"   --->   Operation 3192 'bitconcatenate' 'shl_ln1273_323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3193 [1/1] (0.00ns)   --->   "%sext_ln1273_551 = sext i19 %shl_ln1273_323"   --->   Operation 3193 'sext' 'sext_ln1273_551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3194 [1/1] (0.80ns)   --->   "%r_V_2508 = sub i20 %sext_ln1273_551, i20 %sext_ln1273_546"   --->   Operation 3194 'sub' 'r_V_2508' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3195 [1/1] (0.00ns)   --->   "%mult_V_1422 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2508, i32 5, i32 19"   --->   Operation 3195 'partselect' 'mult_V_1422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3196 [1/1] (0.00ns)   --->   "%sext_ln818_400 = sext i15 %mult_V_1422"   --->   Operation 3196 'sext' 'sext_ln818_400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3197 [1/1] (0.00ns)   --->   "%mult_V_1423 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2509, i32 5, i32 18"   --->   Operation 3197 'partselect' 'mult_V_1423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3198 [1/1] (0.00ns)   --->   "%sext_ln818_401 = sext i14 %mult_V_1423"   --->   Operation 3198 'sext' 'sext_ln818_401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3199 [1/1] (0.00ns)   --->   "%mult_V_1424 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_135, i32 4, i32 15"   --->   Operation 3199 'partselect' 'mult_V_1424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3200 [1/1] (0.00ns)   --->   "%sext_ln17_1197 = sext i12 %mult_V_1424" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3200 'sext' 'sext_ln17_1197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3201 [1/1] (0.00ns)   --->   "%mult_V_1425 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_135, i32 3, i32 15"   --->   Operation 3201 'partselect' 'mult_V_1425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3202 [1/1] (0.00ns)   --->   "%sext_ln17_1198 = sext i13 %mult_V_1425" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3202 'sext' 'sext_ln17_1198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3203 [1/1] (0.80ns)   --->   "%r_V_2510 = sub i20 %sext_ln1273_551, i20 %sext_ln1273_548"   --->   Operation 3203 'sub' 'r_V_2510' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3204 [1/1] (0.00ns)   --->   "%mult_V_1426 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2510, i32 5, i32 19"   --->   Operation 3204 'partselect' 'mult_V_1426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3205 [1/1] (0.00ns)   --->   "%sext_ln818_402 = sext i15 %mult_V_1426"   --->   Operation 3205 'sext' 'sext_ln818_402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3206 [1/1] (0.80ns)   --->   "%r_V_2511 = sub i20 0, i20 %sext_ln1273_551"   --->   Operation 3206 'sub' 'r_V_2511' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3207 [1/1] (0.00ns)   --->   "%mult_V_1427 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2511, i32 5, i32 19"   --->   Operation 3207 'partselect' 'mult_V_1427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3208 [1/1] (0.00ns)   --->   "%sext_ln818_403 = sext i15 %mult_V_1427"   --->   Operation 3208 'sext' 'sext_ln818_403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3209 [1/1] (0.80ns)   --->   "%r_V_2512 = sub i20 %sext_ln1273_548, i20 %sext_ln1273_551"   --->   Operation 3209 'sub' 'r_V_2512' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3210 [1/1] (0.00ns)   --->   "%mult_V_1428 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2512, i32 5, i32 19"   --->   Operation 3210 'partselect' 'mult_V_1428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3211 [1/1] (0.00ns)   --->   "%sext_ln818_405 = sext i16 %p_read_134"   --->   Operation 3211 'sext' 'sext_ln818_405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3212 [1/1] (0.00ns)   --->   "%sext_ln818_406 = sext i16 %p_read_134"   --->   Operation 3212 'sext' 'sext_ln818_406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3213 [1/1] (0.00ns)   --->   "%sext_ln818_407 = sext i16 %p_read_134"   --->   Operation 3213 'sext' 'sext_ln818_407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3214 [1/1] (0.00ns)   --->   "%mult_V_1429 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_134, i32 4, i32 15"   --->   Operation 3214 'partselect' 'mult_V_1429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3215 [1/1] (0.00ns)   --->   "%sext_ln17_1199 = sext i12 %mult_V_1429" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3215 'sext' 'sext_ln17_1199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3216 [1/1] (0.00ns)   --->   "%sext_ln17_1200 = sext i12 %mult_V_1429" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3216 'sext' 'sext_ln17_1200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3217 [1/1] (0.78ns)   --->   "%r_V_2513 = sub i17 0, i17 %sext_ln818_407"   --->   Operation 3217 'sub' 'r_V_2513' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3218 [1/1] (0.00ns)   --->   "%mult_V_1430 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2513, i32 5, i32 16"   --->   Operation 3218 'partselect' 'mult_V_1430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3219 [1/1] (0.00ns)   --->   "%sext_ln17_1201 = sext i12 %mult_V_1430" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3219 'sext' 'sext_ln17_1201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3220 [1/1] (0.00ns)   --->   "%shl_ln1273_324 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_134, i2 0"   --->   Operation 3220 'bitconcatenate' 'shl_ln1273_324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3221 [1/1] (0.00ns)   --->   "%sext_ln1273_552 = sext i18 %shl_ln1273_324"   --->   Operation 3221 'sext' 'sext_ln1273_552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3222 [1/1] (0.79ns)   --->   "%r_V_2514 = sub i19 %sext_ln1273_552, i19 %sext_ln818_406"   --->   Operation 3222 'sub' 'r_V_2514' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3223 [1/1] (0.00ns)   --->   "%mult_V_1431 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2514, i32 5, i32 18"   --->   Operation 3223 'partselect' 'mult_V_1431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3224 [1/1] (0.00ns)   --->   "%sext_ln17_1202 = sext i14 %mult_V_1431" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3224 'sext' 'sext_ln17_1202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3225 [1/1] (0.00ns)   --->   "%shl_ln1273_325 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_134, i3 0"   --->   Operation 3225 'bitconcatenate' 'shl_ln1273_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3226 [1/1] (0.00ns)   --->   "%sext_ln1273_553 = sext i19 %shl_ln1273_325"   --->   Operation 3226 'sext' 'sext_ln1273_553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3227 [1/1] (0.00ns)   --->   "%shl_ln1273_326 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_134, i1 0"   --->   Operation 3227 'bitconcatenate' 'shl_ln1273_326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3228 [1/1] (0.00ns)   --->   "%sext_ln1273_554 = sext i17 %shl_ln1273_326"   --->   Operation 3228 'sext' 'sext_ln1273_554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3229 [1/1] (0.00ns)   --->   "%sext_ln1273_555 = sext i17 %shl_ln1273_326"   --->   Operation 3229 'sext' 'sext_ln1273_555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3230 [1/1] (0.80ns)   --->   "%r_V_2515 = sub i20 %sext_ln1273_555, i20 %sext_ln1273_553"   --->   Operation 3230 'sub' 'r_V_2515' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3231 [1/1] (0.00ns)   --->   "%mult_V_1432 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2515, i32 5, i32 19"   --->   Operation 3231 'partselect' 'mult_V_1432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3232 [1/1] (0.00ns)   --->   "%sext_ln818_408 = sext i15 %mult_V_1432"   --->   Operation 3232 'sext' 'sext_ln818_408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3233 [1/1] (0.80ns)   --->   "%r_V_2516 = sub i20 %sext_ln1273_553, i20 %sext_ln1273_555"   --->   Operation 3233 'sub' 'r_V_2516' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3234 [1/1] (0.00ns)   --->   "%mult_V_1433 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2516, i32 5, i32 19"   --->   Operation 3234 'partselect' 'mult_V_1433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3235 [1/1] (0.00ns)   --->   "%sext_ln818_409 = sext i15 %mult_V_1433"   --->   Operation 3235 'sext' 'sext_ln818_409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3236 [1/1] (0.79ns)   --->   "%r_V_2517 = sub i19 %sext_ln818_406, i19 %sext_ln1273_552"   --->   Operation 3236 'sub' 'r_V_2517' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3237 [1/1] (0.00ns)   --->   "%mult_V_1434 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2517, i32 5, i32 18"   --->   Operation 3237 'partselect' 'mult_V_1434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3238 [1/1] (0.00ns)   --->   "%sext_ln17_1203 = sext i14 %mult_V_1434" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3238 'sext' 'sext_ln17_1203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3239 [1/1] (0.00ns)   --->   "%mult_V_1435 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_134, i32 3, i32 15"   --->   Operation 3239 'partselect' 'mult_V_1435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3240 [1/1] (0.00ns)   --->   "%sext_ln17_1204 = sext i13 %mult_V_1435" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3240 'sext' 'sext_ln17_1204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3241 [1/1] (0.00ns)   --->   "%sext_ln17_1205 = sext i13 %mult_V_1435" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3241 'sext' 'sext_ln17_1205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3242 [1/1] (0.79ns)   --->   "%r_V_2521 = sub i19 0, i19 %sext_ln1273_552"   --->   Operation 3242 'sub' 'r_V_2521' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3243 [1/1] (0.80ns)   --->   "%r_V_2518 = sub i19 %r_V_2521, i19 %sext_ln818_406"   --->   Operation 3243 'sub' 'r_V_2518' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3244 [1/1] (0.00ns)   --->   "%mult_V_1436 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2518, i32 5, i32 18"   --->   Operation 3244 'partselect' 'mult_V_1436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3245 [1/1] (0.00ns)   --->   "%sext_ln17_1206 = sext i14 %mult_V_1436" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3245 'sext' 'sext_ln17_1206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3246 [1/1] (0.79ns)   --->   "%r_V_2519 = sub i18 0, i18 %sext_ln1273_554"   --->   Operation 3246 'sub' 'r_V_2519' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3247 [1/1] (0.00ns)   --->   "%mult_V_1437 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2519, i32 5, i32 17"   --->   Operation 3247 'partselect' 'mult_V_1437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3248 [1/1] (0.00ns)   --->   "%sext_ln17_1207 = sext i13 %mult_V_1437" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3248 'sext' 'sext_ln17_1207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3249 [1/1] (0.00ns)   --->   "%sext_ln17_1208 = sext i13 %mult_V_1437" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3249 'sext' 'sext_ln17_1208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3250 [1/1] (0.80ns)   --->   "%r_V_2520 = sub i20 %sext_ln1273_553, i20 %sext_ln818_405"   --->   Operation 3250 'sub' 'r_V_2520' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3251 [1/1] (0.00ns)   --->   "%mult_V_1438 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2520, i32 5, i32 19"   --->   Operation 3251 'partselect' 'mult_V_1438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3252 [1/1] (0.00ns)   --->   "%sext_ln818_410 = sext i15 %mult_V_1438"   --->   Operation 3252 'sext' 'sext_ln818_410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3253 [1/1] (0.00ns)   --->   "%mult_V_1439 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2521, i32 5, i32 18"   --->   Operation 3253 'partselect' 'mult_V_1439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3254 [1/1] (0.00ns)   --->   "%sext_ln17_1209 = sext i14 %mult_V_1439" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3254 'sext' 'sext_ln17_1209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3255 [1/1] (0.00ns)   --->   "%sext_ln1273_556 = sext i16 %p_read_133"   --->   Operation 3255 'sext' 'sext_ln1273_556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3256 [1/1] (0.00ns)   --->   "%sext_ln1273_557 = sext i16 %p_read_133"   --->   Operation 3256 'sext' 'sext_ln1273_557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3257 [1/1] (0.00ns)   --->   "%shl_ln1273_327 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_133, i2 0"   --->   Operation 3257 'bitconcatenate' 'shl_ln1273_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3258 [1/1] (0.00ns)   --->   "%sext_ln1273_558 = sext i18 %shl_ln1273_327"   --->   Operation 3258 'sext' 'sext_ln1273_558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3259 [1/1] (0.79ns)   --->   "%r_V_2522 = sub i19 %sext_ln1273_557, i19 %sext_ln1273_558"   --->   Operation 3259 'sub' 'r_V_2522' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3260 [1/1] (0.00ns)   --->   "%mult_V_1440 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2522, i32 5, i32 18"   --->   Operation 3260 'partselect' 'mult_V_1440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3261 [1/1] (0.00ns)   --->   "%sext_ln17_1210 = sext i14 %mult_V_1440" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3261 'sext' 'sext_ln17_1210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3262 [1/1] (0.79ns)   --->   "%r_V_2526 = sub i19 0, i19 %sext_ln1273_558"   --->   Operation 3262 'sub' 'r_V_2526' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3263 [1/1] (0.80ns)   --->   "%r_V_2523 = sub i19 %r_V_2526, i19 %sext_ln1273_557"   --->   Operation 3263 'sub' 'r_V_2523' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3264 [1/1] (0.00ns)   --->   "%mult_V_1441 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2523, i32 5, i32 18"   --->   Operation 3264 'partselect' 'mult_V_1441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3265 [1/1] (0.00ns)   --->   "%sext_ln17_1211 = sext i14 %mult_V_1441" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3265 'sext' 'sext_ln17_1211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3266 [1/1] (0.00ns)   --->   "%shl_ln1273_328 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_133, i1 0"   --->   Operation 3266 'bitconcatenate' 'shl_ln1273_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3267 [1/1] (0.00ns)   --->   "%sext_ln1273_559 = sext i17 %shl_ln1273_328"   --->   Operation 3267 'sext' 'sext_ln1273_559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3268 [1/1] (0.79ns)   --->   "%r_V_2524 = sub i18 0, i18 %sext_ln1273_559"   --->   Operation 3268 'sub' 'r_V_2524' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3269 [1/1] (0.00ns)   --->   "%mult_V_1442 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2524, i32 5, i32 17"   --->   Operation 3269 'partselect' 'mult_V_1442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3270 [1/1] (0.00ns)   --->   "%sext_ln17_1212 = sext i13 %mult_V_1442" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3270 'sext' 'sext_ln17_1212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3271 [1/1] (0.00ns)   --->   "%sext_ln17_1213 = sext i13 %mult_V_1442" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3271 'sext' 'sext_ln17_1213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3272 [1/1] (0.79ns)   --->   "%r_V_2525 = sub i19 %sext_ln1273_558, i19 %sext_ln1273_557"   --->   Operation 3272 'sub' 'r_V_2525' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3273 [1/1] (0.00ns)   --->   "%mult_V_1443 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2525, i32 5, i32 18"   --->   Operation 3273 'partselect' 'mult_V_1443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3274 [1/1] (0.00ns)   --->   "%sext_ln17_1214 = sext i14 %mult_V_1443" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3274 'sext' 'sext_ln17_1214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3275 [1/1] (0.00ns)   --->   "%mult_V_1444 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_133, i32 4, i32 15"   --->   Operation 3275 'partselect' 'mult_V_1444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3276 [1/1] (0.00ns)   --->   "%sext_ln17_1215 = sext i12 %mult_V_1444" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3276 'sext' 'sext_ln17_1215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3277 [1/1] (0.00ns)   --->   "%mult_V_1445 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2526, i32 5, i32 18"   --->   Operation 3277 'partselect' 'mult_V_1445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3278 [1/1] (0.00ns)   --->   "%sext_ln17_1216 = sext i14 %mult_V_1445" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3278 'sext' 'sext_ln17_1216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3279 [1/1] (0.79ns)   --->   "%r_V_2527 = add i19 %sext_ln1273_558, i19 %sext_ln1273_557"   --->   Operation 3279 'add' 'r_V_2527' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3280 [1/1] (0.00ns)   --->   "%mult_V_1446 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2527, i32 5, i32 18"   --->   Operation 3280 'partselect' 'mult_V_1446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3281 [1/1] (0.00ns)   --->   "%sext_ln17_1217 = sext i14 %mult_V_1446" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3281 'sext' 'sext_ln17_1217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3282 [1/1] (0.78ns)   --->   "%r_V_2528 = sub i17 0, i17 %sext_ln1273_556"   --->   Operation 3282 'sub' 'r_V_2528' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3283 [1/1] (0.00ns)   --->   "%mult_V_1447 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2528, i32 5, i32 16"   --->   Operation 3283 'partselect' 'mult_V_1447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3284 [1/1] (0.00ns)   --->   "%sext_ln17_1218 = sext i12 %mult_V_1447" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3284 'sext' 'sext_ln17_1218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3285 [1/1] (0.00ns)   --->   "%shl_ln1273_329 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_133, i3 0"   --->   Operation 3285 'bitconcatenate' 'shl_ln1273_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3286 [1/1] (0.00ns)   --->   "%sext_ln1273_560 = sext i19 %shl_ln1273_329"   --->   Operation 3286 'sext' 'sext_ln1273_560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3287 [1/1] (0.80ns)   --->   "%r_V_2529 = sub i20 0, i20 %sext_ln1273_560"   --->   Operation 3287 'sub' 'r_V_2529' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3288 [1/1] (0.00ns)   --->   "%mult_V_1448 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2529, i32 5, i32 19"   --->   Operation 3288 'partselect' 'mult_V_1448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3289 [1/1] (0.00ns)   --->   "%sext_ln818_414 = sext i15 %mult_V_1448"   --->   Operation 3289 'sext' 'sext_ln818_414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3290 [1/1] (0.00ns)   --->   "%sext_ln1273_561 = sext i16 %p_read_132"   --->   Operation 3290 'sext' 'sext_ln1273_561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3291 [1/1] (0.00ns)   --->   "%sext_ln1273_562 = sext i16 %p_read_132"   --->   Operation 3291 'sext' 'sext_ln1273_562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3292 [1/1] (0.00ns)   --->   "%shl_ln1273_330 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_132, i1 0"   --->   Operation 3292 'bitconcatenate' 'shl_ln1273_330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3293 [1/1] (0.00ns)   --->   "%sext_ln1273_563 = sext i17 %shl_ln1273_330"   --->   Operation 3293 'sext' 'sext_ln1273_563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3294 [1/1] (0.00ns)   --->   "%sext_ln1273_564 = sext i17 %shl_ln1273_330"   --->   Operation 3294 'sext' 'sext_ln1273_564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3295 [1/1] (0.79ns)   --->   "%r_V_2530 = sub i18 0, i18 %sext_ln1273_564"   --->   Operation 3295 'sub' 'r_V_2530' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3296 [1/1] (0.00ns)   --->   "%mult_V_1449 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2530, i32 5, i32 17"   --->   Operation 3296 'partselect' 'mult_V_1449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3297 [1/1] (0.00ns)   --->   "%sext_ln17_1219 = sext i13 %mult_V_1449" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3297 'sext' 'sext_ln17_1219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3298 [1/1] (0.00ns)   --->   "%sext_ln17_1220 = sext i13 %mult_V_1449" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3298 'sext' 'sext_ln17_1220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3299 [1/1] (0.00ns)   --->   "%shl_ln1273_331 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_132, i2 0"   --->   Operation 3299 'bitconcatenate' 'shl_ln1273_331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3300 [1/1] (0.00ns)   --->   "%sext_ln1273_565 = sext i18 %shl_ln1273_331"   --->   Operation 3300 'sext' 'sext_ln1273_565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3301 [1/1] (0.79ns)   --->   "%r_V_2531 = sub i19 0, i19 %sext_ln1273_565"   --->   Operation 3301 'sub' 'r_V_2531' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3302 [1/1] (0.00ns)   --->   "%mult_V_1450 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2531, i32 5, i32 18"   --->   Operation 3302 'partselect' 'mult_V_1450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3303 [1/1] (0.00ns)   --->   "%sext_ln17_1221 = sext i14 %mult_V_1450" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3303 'sext' 'sext_ln17_1221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3304 [1/1] (0.79ns)   --->   "%r_V_2532 = add i19 %sext_ln1273_565, i19 %sext_ln1273_562"   --->   Operation 3304 'add' 'r_V_2532' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3305 [1/1] (0.00ns)   --->   "%mult_V_1451 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2532, i32 5, i32 18"   --->   Operation 3305 'partselect' 'mult_V_1451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3306 [1/1] (0.00ns)   --->   "%sext_ln17_1222 = sext i14 %mult_V_1451" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3306 'sext' 'sext_ln17_1222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3307 [1/1] (0.79ns)   --->   "%r_V_2533 = sub i19 %sext_ln1273_562, i19 %sext_ln1273_565"   --->   Operation 3307 'sub' 'r_V_2533' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3308 [1/1] (0.00ns)   --->   "%mult_V_1452 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2533, i32 5, i32 18"   --->   Operation 3308 'partselect' 'mult_V_1452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3309 [1/1] (0.00ns)   --->   "%sext_ln17_1223 = sext i14 %mult_V_1452" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3309 'sext' 'sext_ln17_1223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3310 [1/1] (0.00ns)   --->   "%mult_V_1453 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_132, i32 3, i32 15"   --->   Operation 3310 'partselect' 'mult_V_1453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3311 [1/1] (0.00ns)   --->   "%sext_ln17_1224 = sext i13 %mult_V_1453" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3311 'sext' 'sext_ln17_1224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3312 [1/1] (0.00ns)   --->   "%mult_V_1454 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_132, i32 5, i32 15"   --->   Operation 3312 'partselect' 'mult_V_1454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3313 [1/1] (0.00ns)   --->   "%sext_ln17_1225 = sext i11 %mult_V_1454" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3313 'sext' 'sext_ln17_1225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3314 [1/1] (0.00ns)   --->   "%shl_ln1273_332 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_132, i3 0"   --->   Operation 3314 'bitconcatenate' 'shl_ln1273_332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3315 [1/1] (0.00ns)   --->   "%sext_ln1273_566 = sext i19 %shl_ln1273_332"   --->   Operation 3315 'sext' 'sext_ln1273_566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3316 [1/1] (0.80ns)   --->   "%r_V_2534 = sub i20 %sext_ln1273_561, i20 %sext_ln1273_566"   --->   Operation 3316 'sub' 'r_V_2534' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3317 [1/1] (0.00ns)   --->   "%mult_V_1455 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2534, i32 5, i32 19"   --->   Operation 3317 'partselect' 'mult_V_1455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3318 [1/1] (0.00ns)   --->   "%sext_ln818_415 = sext i15 %mult_V_1455"   --->   Operation 3318 'sext' 'sext_ln818_415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3319 [1/1] (0.00ns)   --->   "%mult_V_1456 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_132, i32 4, i32 15"   --->   Operation 3319 'partselect' 'mult_V_1456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3320 [1/1] (0.00ns)   --->   "%sext_ln17_1226 = sext i12 %mult_V_1456" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3320 'sext' 'sext_ln17_1226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3321 [1/1] (0.80ns)   --->   "%r_V_2535 = sub i20 %sext_ln1273_563, i20 %sext_ln1273_566"   --->   Operation 3321 'sub' 'r_V_2535' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3322 [1/1] (0.00ns)   --->   "%mult_V_1457 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2535, i32 5, i32 19"   --->   Operation 3322 'partselect' 'mult_V_1457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3323 [1/1] (0.00ns)   --->   "%sext_ln818_416 = sext i15 %mult_V_1457"   --->   Operation 3323 'sext' 'sext_ln818_416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3324 [1/1] (0.00ns)   --->   "%mult_V_1458 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %p_read_132, i32 2, i32 15"   --->   Operation 3324 'partselect' 'mult_V_1458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3325 [1/1] (0.00ns)   --->   "%sext_ln17_1227 = sext i14 %mult_V_1458" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3325 'sext' 'sext_ln17_1227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3326 [1/1] (0.80ns)   --->   "%r_V_2536 = sub i19 %r_V_2531, i19 %sext_ln1273_562"   --->   Operation 3326 'sub' 'r_V_2536' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3327 [1/1] (0.00ns)   --->   "%mult_V_1459 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2536, i32 5, i32 18"   --->   Operation 3327 'partselect' 'mult_V_1459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3328 [1/1] (0.00ns)   --->   "%sext_ln17_1228 = sext i14 %mult_V_1459" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3328 'sext' 'sext_ln17_1228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3329 [1/1] (0.79ns)   --->   "%r_V_2537 = sub i19 %sext_ln1273_565, i19 %sext_ln1273_562"   --->   Operation 3329 'sub' 'r_V_2537' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3330 [1/1] (0.00ns)   --->   "%mult_V_1460 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2537, i32 5, i32 18"   --->   Operation 3330 'partselect' 'mult_V_1460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3331 [1/1] (0.00ns)   --->   "%sext_ln17_1229 = sext i14 %mult_V_1460" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3331 'sext' 'sext_ln17_1229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3332 [1/1] (0.00ns)   --->   "%sext_ln1273_567 = sext i16 %p_read_131"   --->   Operation 3332 'sext' 'sext_ln1273_567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3333 [1/1] (0.00ns)   --->   "%sext_ln1273_568 = sext i16 %p_read_131"   --->   Operation 3333 'sext' 'sext_ln1273_568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3334 [1/1] (0.00ns)   --->   "%shl_ln1273_333 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_131, i2 0"   --->   Operation 3334 'bitconcatenate' 'shl_ln1273_333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3335 [1/1] (0.00ns)   --->   "%sext_ln1273_569 = sext i18 %shl_ln1273_333"   --->   Operation 3335 'sext' 'sext_ln1273_569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3336 [1/1] (0.79ns)   --->   "%r_V_2538 = sub i19 %sext_ln1273_569, i19 %sext_ln1273_568"   --->   Operation 3336 'sub' 'r_V_2538' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3337 [1/1] (0.00ns)   --->   "%mult_V_1461 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2538, i32 5, i32 18"   --->   Operation 3337 'partselect' 'mult_V_1461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3338 [1/1] (0.00ns)   --->   "%mult_V_1462 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_131, i32 3, i32 15"   --->   Operation 3338 'partselect' 'mult_V_1462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3339 [1/1] (0.00ns)   --->   "%sext_ln17_1231 = sext i13 %mult_V_1462" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3339 'sext' 'sext_ln17_1231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3340 [1/1] (0.00ns)   --->   "%shl_ln1273_334 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_131, i3 0"   --->   Operation 3340 'bitconcatenate' 'shl_ln1273_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3341 [1/1] (0.00ns)   --->   "%sext_ln1273_570 = sext i19 %shl_ln1273_334"   --->   Operation 3341 'sext' 'sext_ln1273_570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3342 [1/1] (0.00ns)   --->   "%shl_ln1273_335 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_131, i1 0"   --->   Operation 3342 'bitconcatenate' 'shl_ln1273_335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3343 [1/1] (0.00ns)   --->   "%sext_ln1273_571 = sext i17 %shl_ln1273_335"   --->   Operation 3343 'sext' 'sext_ln1273_571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3344 [1/1] (0.00ns)   --->   "%sext_ln1273_572 = sext i17 %shl_ln1273_335"   --->   Operation 3344 'sext' 'sext_ln1273_572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3345 [1/1] (0.80ns)   --->   "%r_V_2539 = sub i20 %sext_ln1273_572, i20 %sext_ln1273_570"   --->   Operation 3345 'sub' 'r_V_2539' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3346 [1/1] (0.00ns)   --->   "%mult_V_1463 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2539, i32 5, i32 19"   --->   Operation 3346 'partselect' 'mult_V_1463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3347 [1/1] (0.00ns)   --->   "%sext_ln818_419 = sext i15 %mult_V_1463"   --->   Operation 3347 'sext' 'sext_ln818_419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3348 [1/1] (0.00ns)   --->   "%mult_V_1464 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_131, i32 4, i32 15"   --->   Operation 3348 'partselect' 'mult_V_1464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3349 [1/1] (0.00ns)   --->   "%sext_ln17_1232 = sext i12 %mult_V_1464" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3349 'sext' 'sext_ln17_1232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3350 [1/1] (0.79ns)   --->   "%r_V_2540 = sub i19 %sext_ln1273_568, i19 %sext_ln1273_569"   --->   Operation 3350 'sub' 'r_V_2540' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3351 [1/1] (0.00ns)   --->   "%mult_V_1465 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2540, i32 5, i32 18"   --->   Operation 3351 'partselect' 'mult_V_1465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3352 [1/1] (0.80ns)   --->   "%r_V_2541 = add i20 %sext_ln1273_570, i20 %sext_ln1273_572"   --->   Operation 3352 'add' 'r_V_2541' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3353 [1/1] (0.00ns)   --->   "%mult_V_1466 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2541, i32 5, i32 19"   --->   Operation 3353 'partselect' 'mult_V_1466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3354 [1/1] (0.00ns)   --->   "%sext_ln818_420 = sext i15 %mult_V_1466"   --->   Operation 3354 'sext' 'sext_ln818_420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3355 [1/1] (0.79ns)   --->   "%r_V_2542 = sub i19 0, i19 %sext_ln1273_569"   --->   Operation 3355 'sub' 'r_V_2542' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3356 [1/1] (0.00ns)   --->   "%mult_V_1467 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2542, i32 5, i32 18"   --->   Operation 3356 'partselect' 'mult_V_1467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3357 [1/1] (0.00ns)   --->   "%sext_ln818_421 = sext i14 %mult_V_1467"   --->   Operation 3357 'sext' 'sext_ln818_421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3358 [1/1] (0.79ns)   --->   "%r_V_2543 = add i19 %sext_ln1273_569, i19 %sext_ln1273_568"   --->   Operation 3358 'add' 'r_V_2543' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3359 [1/1] (0.00ns)   --->   "%mult_V_1468 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2543, i32 5, i32 18"   --->   Operation 3359 'partselect' 'mult_V_1468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3360 [1/1] (0.00ns)   --->   "%sext_ln17_1234 = sext i14 %mult_V_1468" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3360 'sext' 'sext_ln17_1234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3361 [1/1] (0.80ns)   --->   "%r_V_2544 = sub i19 %r_V_2542, i19 %sext_ln1273_568"   --->   Operation 3361 'sub' 'r_V_2544' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3362 [1/1] (0.00ns)   --->   "%mult_V_1469 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2544, i32 5, i32 18"   --->   Operation 3362 'partselect' 'mult_V_1469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3363 [1/1] (0.00ns)   --->   "%mult_V_1470 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_131, i32 5, i32 15"   --->   Operation 3363 'partselect' 'mult_V_1470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3364 [1/1] (0.00ns)   --->   "%sext_ln17_1236 = sext i11 %mult_V_1470" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3364 'sext' 'sext_ln17_1236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3365 [1/1] (0.78ns)   --->   "%r_V_2545 = sub i17 0, i17 %sext_ln1273_567"   --->   Operation 3365 'sub' 'r_V_2545' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3366 [1/1] (0.00ns)   --->   "%mult_V_1471 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2545, i32 5, i32 16"   --->   Operation 3366 'partselect' 'mult_V_1471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3367 [1/1] (0.00ns)   --->   "%sext_ln17_1237 = sext i12 %mult_V_1471" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3367 'sext' 'sext_ln17_1237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3368 [1/1] (0.79ns)   --->   "%r_V_2546 = sub i18 0, i18 %sext_ln1273_571"   --->   Operation 3368 'sub' 'r_V_2546' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3369 [1/1] (0.00ns)   --->   "%mult_V_1472 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2546, i32 5, i32 17"   --->   Operation 3369 'partselect' 'mult_V_1472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3370 [1/1] (0.00ns)   --->   "%sext_ln17_1238 = sext i13 %mult_V_1472" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3370 'sext' 'sext_ln17_1238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3371 [1/1] (0.00ns)   --->   "%mult_V_1473 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %p_read_131, i32 2, i32 15"   --->   Operation 3371 'partselect' 'mult_V_1473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3372 [1/1] (0.00ns)   --->   "%sext_ln17_1239 = sext i14 %mult_V_1473" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3372 'sext' 'sext_ln17_1239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3373 [1/1] (0.00ns)   --->   "%sext_ln1273_573 = sext i16 %p_read_130"   --->   Operation 3373 'sext' 'sext_ln1273_573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3374 [1/1] (0.00ns)   --->   "%sext_ln1273_574 = sext i16 %p_read_130"   --->   Operation 3374 'sext' 'sext_ln1273_574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3375 [1/1] (0.00ns)   --->   "%shl_ln1273_336 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_130, i2 0"   --->   Operation 3375 'bitconcatenate' 'shl_ln1273_336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3376 [1/1] (0.00ns)   --->   "%sext_ln1273_575 = sext i18 %shl_ln1273_336"   --->   Operation 3376 'sext' 'sext_ln1273_575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3377 [1/1] (0.79ns)   --->   "%r_V_2547 = add i19 %sext_ln1273_575, i19 %sext_ln1273_574"   --->   Operation 3377 'add' 'r_V_2547' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3378 [1/1] (0.00ns)   --->   "%mult_V_1474 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2547, i32 5, i32 18"   --->   Operation 3378 'partselect' 'mult_V_1474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3379 [1/1] (0.00ns)   --->   "%sext_ln17_1240 = sext i14 %mult_V_1474" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3379 'sext' 'sext_ln17_1240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3380 [1/1] (0.79ns)   --->   "%r_V_2548 = sub i19 %sext_ln1273_574, i19 %sext_ln1273_575"   --->   Operation 3380 'sub' 'r_V_2548' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3381 [1/1] (0.00ns)   --->   "%mult_V_1475 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2548, i32 5, i32 18"   --->   Operation 3381 'partselect' 'mult_V_1475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3382 [1/1] (0.00ns)   --->   "%shl_ln1273_337 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_130, i1 0"   --->   Operation 3382 'bitconcatenate' 'shl_ln1273_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3383 [1/1] (0.00ns)   --->   "%sext_ln1273_576 = sext i17 %shl_ln1273_337"   --->   Operation 3383 'sext' 'sext_ln1273_576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3384 [1/1] (0.00ns)   --->   "%sext_ln1273_577 = sext i17 %shl_ln1273_337"   --->   Operation 3384 'sext' 'sext_ln1273_577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3385 [1/1] (0.79ns)   --->   "%r_V_2549 = sub i18 0, i18 %sext_ln1273_577"   --->   Operation 3385 'sub' 'r_V_2549' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3386 [1/1] (0.00ns)   --->   "%mult_V_1476 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2549, i32 5, i32 17"   --->   Operation 3386 'partselect' 'mult_V_1476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3387 [1/1] (0.00ns)   --->   "%sext_ln17_1242 = sext i13 %mult_V_1476" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3387 'sext' 'sext_ln17_1242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3388 [1/1] (0.79ns)   --->   "%r_V_2550 = sub i19 %sext_ln1273_575, i19 %sext_ln1273_574"   --->   Operation 3388 'sub' 'r_V_2550' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3389 [1/1] (0.00ns)   --->   "%mult_V_1477 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2550, i32 5, i32 18"   --->   Operation 3389 'partselect' 'mult_V_1477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3390 [1/1] (0.00ns)   --->   "%sext_ln17_1243 = sext i14 %mult_V_1477" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3390 'sext' 'sext_ln17_1243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3391 [1/1] (0.00ns)   --->   "%mult_V_1478 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %p_read_130, i32 2, i32 15"   --->   Operation 3391 'partselect' 'mult_V_1478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3392 [1/1] (0.00ns)   --->   "%sext_ln17_1244 = sext i14 %mult_V_1478" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3392 'sext' 'sext_ln17_1244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3393 [1/1] (0.00ns)   --->   "%shl_ln1273_338 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_130, i3 0"   --->   Operation 3393 'bitconcatenate' 'shl_ln1273_338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3394 [1/1] (0.00ns)   --->   "%sext_ln1273_578 = sext i19 %shl_ln1273_338"   --->   Operation 3394 'sext' 'sext_ln1273_578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3395 [1/1] (0.80ns)   --->   "%r_V_2551 = sub i20 %sext_ln1273_578, i20 %sext_ln1273_573"   --->   Operation 3395 'sub' 'r_V_2551' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3396 [1/1] (0.00ns)   --->   "%mult_V_1479 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2551, i32 5, i32 19"   --->   Operation 3396 'partselect' 'mult_V_1479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3397 [1/1] (0.00ns)   --->   "%sext_ln818_425 = sext i15 %mult_V_1479"   --->   Operation 3397 'sext' 'sext_ln818_425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3398 [1/1] (0.00ns)   --->   "%mult_V_1480 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_130, i32 4, i32 15"   --->   Operation 3398 'partselect' 'mult_V_1480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3399 [1/1] (0.00ns)   --->   "%sext_ln17_1245 = sext i12 %mult_V_1480" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3399 'sext' 'sext_ln17_1245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3400 [1/1] (0.79ns)   --->   "%r_V_2552 = sub i19 0, i19 %sext_ln1273_575"   --->   Operation 3400 'sub' 'r_V_2552' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3401 [1/1] (0.00ns)   --->   "%mult_V_1481 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2552, i32 5, i32 18"   --->   Operation 3401 'partselect' 'mult_V_1481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3402 [1/1] (0.00ns)   --->   "%sext_ln17_1246 = sext i14 %mult_V_1481" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3402 'sext' 'sext_ln17_1246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3403 [1/1] (0.80ns)   --->   "%r_V_2553 = sub i20 %sext_ln1273_573, i20 %sext_ln1273_578"   --->   Operation 3403 'sub' 'r_V_2553' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3404 [1/1] (0.00ns)   --->   "%mult_V_1482 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2553, i32 5, i32 19"   --->   Operation 3404 'partselect' 'mult_V_1482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3405 [1/1] (0.80ns)   --->   "%r_V_2554 = sub i19 %r_V_2552, i19 %sext_ln1273_574"   --->   Operation 3405 'sub' 'r_V_2554' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3406 [1/1] (0.00ns)   --->   "%mult_V_1483 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2554, i32 5, i32 18"   --->   Operation 3406 'partselect' 'mult_V_1483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3407 [1/1] (0.00ns)   --->   "%sext_ln17_1247 = sext i14 %mult_V_1483" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3407 'sext' 'sext_ln17_1247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3408 [1/1] (0.80ns)   --->   "%r_V_2555 = sub i20 %sext_ln1273_576, i20 %sext_ln1273_578"   --->   Operation 3408 'sub' 'r_V_2555' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3409 [1/1] (0.00ns)   --->   "%mult_V_1484 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2555, i32 5, i32 19"   --->   Operation 3409 'partselect' 'mult_V_1484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3410 [1/1] (0.00ns)   --->   "%sext_ln818_427 = sext i15 %mult_V_1484"   --->   Operation 3410 'sext' 'sext_ln818_427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3411 [1/1] (0.80ns)   --->   "%r_V_2556 = sub i20 %sext_ln1273_578, i20 %sext_ln1273_576"   --->   Operation 3411 'sub' 'r_V_2556' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3412 [1/1] (0.00ns)   --->   "%mult_V_1485 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2556, i32 5, i32 19"   --->   Operation 3412 'partselect' 'mult_V_1485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3413 [1/1] (0.00ns)   --->   "%sext_ln818_428 = sext i15 %mult_V_1485"   --->   Operation 3413 'sext' 'sext_ln818_428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3414 [1/1] (0.00ns)   --->   "%mult_V_1486 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_130, i32 5, i32 15"   --->   Operation 3414 'partselect' 'mult_V_1486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3415 [1/1] (0.00ns)   --->   "%sext_ln17_1248 = sext i11 %mult_V_1486" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3415 'sext' 'sext_ln17_1248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3416 [1/1] (0.00ns)   --->   "%sext_ln1273_579 = sext i16 %p_read_129"   --->   Operation 3416 'sext' 'sext_ln1273_579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3417 [1/1] (0.00ns)   --->   "%sext_ln1273_580 = sext i16 %p_read_129"   --->   Operation 3417 'sext' 'sext_ln1273_580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3418 [1/1] (0.00ns)   --->   "%shl_ln1273_339 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_129, i3 0"   --->   Operation 3418 'bitconcatenate' 'shl_ln1273_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3419 [1/1] (0.00ns)   --->   "%sext_ln1273_581 = sext i19 %shl_ln1273_339"   --->   Operation 3419 'sext' 'sext_ln1273_581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3420 [1/1] (0.80ns)   --->   "%r_V_2557 = sub i20 0, i20 %sext_ln1273_581"   --->   Operation 3420 'sub' 'r_V_2557' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3421 [1/1] (0.00ns)   --->   "%mult_V_1487 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2557, i32 5, i32 19"   --->   Operation 3421 'partselect' 'mult_V_1487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3422 [1/1] (0.00ns)   --->   "%sext_ln818_429 = sext i15 %mult_V_1487"   --->   Operation 3422 'sext' 'sext_ln818_429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3423 [1/1] (0.00ns)   --->   "%shl_ln1273_340 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_129, i2 0"   --->   Operation 3423 'bitconcatenate' 'shl_ln1273_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3424 [1/1] (0.00ns)   --->   "%sext_ln1273_582 = sext i18 %shl_ln1273_340"   --->   Operation 3424 'sext' 'sext_ln1273_582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3425 [1/1] (0.79ns)   --->   "%r_V_2558 = sub i19 %sext_ln1273_580, i19 %sext_ln1273_582"   --->   Operation 3425 'sub' 'r_V_2558' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3426 [1/1] (0.00ns)   --->   "%mult_V_1488 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2558, i32 5, i32 18"   --->   Operation 3426 'partselect' 'mult_V_1488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3427 [1/1] (0.00ns)   --->   "%sext_ln17_1249 = sext i14 %mult_V_1488" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3427 'sext' 'sext_ln17_1249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3428 [1/1] (0.00ns)   --->   "%mult_V_1489 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_129, i32 3, i32 15"   --->   Operation 3428 'partselect' 'mult_V_1489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3429 [1/1] (0.00ns)   --->   "%sext_ln17_1250 = sext i13 %mult_V_1489" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3429 'sext' 'sext_ln17_1250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3430 [1/1] (0.00ns)   --->   "%sext_ln17_1251 = sext i13 %mult_V_1489" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3430 'sext' 'sext_ln17_1251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3431 [1/1] (0.00ns)   --->   "%mult_V_1490 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_129, i32 5, i32 15"   --->   Operation 3431 'partselect' 'mult_V_1490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3432 [1/1] (0.00ns)   --->   "%sext_ln17_1252 = sext i11 %mult_V_1490" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3432 'sext' 'sext_ln17_1252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3433 [1/1] (0.79ns)   --->   "%r_V_2559 = sub i19 %sext_ln1273_582, i19 %sext_ln1273_580"   --->   Operation 3433 'sub' 'r_V_2559' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3434 [1/1] (0.00ns)   --->   "%mult_V_1491 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2559, i32 5, i32 18"   --->   Operation 3434 'partselect' 'mult_V_1491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3435 [1/1] (0.80ns)   --->   "%r_V_2560 = add i20 %sext_ln1273_581, i20 %sext_ln1273_579"   --->   Operation 3435 'add' 'r_V_2560' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3436 [1/1] (0.00ns)   --->   "%mult_V_1492 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2560, i32 5, i32 19"   --->   Operation 3436 'partselect' 'mult_V_1492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3437 [1/1] (0.00ns)   --->   "%sext_ln818_431 = sext i15 %mult_V_1492"   --->   Operation 3437 'sext' 'sext_ln818_431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3438 [1/1] (0.00ns)   --->   "%mult_V_1493 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %p_read_129, i32 2, i32 15"   --->   Operation 3438 'partselect' 'mult_V_1493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3439 [1/1] (0.00ns)   --->   "%sext_ln17_1254 = sext i14 %mult_V_1493" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3439 'sext' 'sext_ln17_1254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3440 [1/1] (0.80ns)   --->   "%r_V_2561 = sub i20 %sext_ln1273_581, i20 %sext_ln1273_579"   --->   Operation 3440 'sub' 'r_V_2561' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3441 [1/1] (0.00ns)   --->   "%mult_V_1494 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2561, i32 5, i32 19"   --->   Operation 3441 'partselect' 'mult_V_1494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3442 [1/1] (0.00ns)   --->   "%sext_ln818_432 = sext i15 %mult_V_1494"   --->   Operation 3442 'sext' 'sext_ln818_432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3443 [1/1] (0.00ns)   --->   "%shl_ln1273_341 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_129, i1 0"   --->   Operation 3443 'bitconcatenate' 'shl_ln1273_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3444 [1/1] (0.00ns)   --->   "%sext_ln1273_583 = sext i17 %shl_ln1273_341"   --->   Operation 3444 'sext' 'sext_ln1273_583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3445 [1/1] (0.80ns)   --->   "%r_V_2562 = sub i20 %sext_ln1273_583, i20 %sext_ln1273_581"   --->   Operation 3445 'sub' 'r_V_2562' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3446 [1/1] (0.00ns)   --->   "%mult_V_1495 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2562, i32 5, i32 19"   --->   Operation 3446 'partselect' 'mult_V_1495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3447 [1/1] (0.00ns)   --->   "%sext_ln818_433 = sext i15 %mult_V_1495"   --->   Operation 3447 'sext' 'sext_ln818_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3448 [1/1] (0.79ns)   --->   "%r_V_2563 = sub i19 0, i19 %sext_ln1273_582"   --->   Operation 3448 'sub' 'r_V_2563' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3449 [1/1] (0.00ns)   --->   "%mult_V_1496 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2563, i32 5, i32 18"   --->   Operation 3449 'partselect' 'mult_V_1496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3450 [1/1] (0.00ns)   --->   "%sext_ln818_434 = sext i14 %mult_V_1496"   --->   Operation 3450 'sext' 'sext_ln818_434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3451 [1/1] (0.00ns)   --->   "%sext_ln818_435 = sext i16 %p_read_128"   --->   Operation 3451 'sext' 'sext_ln818_435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3452 [1/1] (0.00ns)   --->   "%sext_ln818_436 = sext i16 %p_read_128"   --->   Operation 3452 'sext' 'sext_ln818_436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3453 [1/1] (0.00ns)   --->   "%sext_ln818_437 = sext i16 %p_read_128"   --->   Operation 3453 'sext' 'sext_ln818_437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3454 [1/1] (0.00ns)   --->   "%mult_V_1497 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_128, i32 4, i32 15"   --->   Operation 3454 'partselect' 'mult_V_1497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3455 [1/1] (0.00ns)   --->   "%sext_ln17_1255 = sext i12 %mult_V_1497" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3455 'sext' 'sext_ln17_1255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3456 [1/1] (0.00ns)   --->   "%shl_ln1273_342 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_128, i2 0"   --->   Operation 3456 'bitconcatenate' 'shl_ln1273_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3457 [1/1] (0.00ns)   --->   "%sext_ln1273_584 = sext i18 %shl_ln1273_342"   --->   Operation 3457 'sext' 'sext_ln1273_584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3458 [1/1] (0.79ns)   --->   "%r_V_2564 = sub i19 %sext_ln1273_584, i19 %sext_ln818_437"   --->   Operation 3458 'sub' 'r_V_2564' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3459 [1/1] (0.00ns)   --->   "%mult_V_1498 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2564, i32 5, i32 18"   --->   Operation 3459 'partselect' 'mult_V_1498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3460 [1/1] (0.00ns)   --->   "%sext_ln17_1256 = sext i14 %mult_V_1498" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3460 'sext' 'sext_ln17_1256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3461 [1/1] (0.00ns)   --->   "%shl_ln1273_343 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_128, i3 0"   --->   Operation 3461 'bitconcatenate' 'shl_ln1273_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3462 [1/1] (0.00ns)   --->   "%sext_ln1273_585 = sext i19 %shl_ln1273_343"   --->   Operation 3462 'sext' 'sext_ln1273_585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3463 [1/1] (0.80ns)   --->   "%r_V_2565 = sub i20 %sext_ln818_436, i20 %sext_ln1273_585"   --->   Operation 3463 'sub' 'r_V_2565' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3464 [1/1] (0.00ns)   --->   "%mult_V_1499 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2565, i32 5, i32 19"   --->   Operation 3464 'partselect' 'mult_V_1499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3465 [1/1] (0.00ns)   --->   "%sext_ln818_438 = sext i15 %mult_V_1499"   --->   Operation 3465 'sext' 'sext_ln818_438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3466 [1/1] (0.00ns)   --->   "%mult_V_1500 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_128, i32 3, i32 15"   --->   Operation 3466 'partselect' 'mult_V_1500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3467 [1/1] (0.00ns)   --->   "%sext_ln17_1257 = sext i13 %mult_V_1500" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3467 'sext' 'sext_ln17_1257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3468 [1/1] (0.00ns)   --->   "%shl_ln1273_344 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_128, i1 0"   --->   Operation 3468 'bitconcatenate' 'shl_ln1273_344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3469 [1/1] (0.00ns)   --->   "%sext_ln1273_586 = sext i17 %shl_ln1273_344"   --->   Operation 3469 'sext' 'sext_ln1273_586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3470 [1/1] (0.00ns)   --->   "%sext_ln1273_587 = sext i17 %shl_ln1273_344"   --->   Operation 3470 'sext' 'sext_ln1273_587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3471 [1/1] (0.79ns)   --->   "%r_V_2566 = sub i18 0, i18 %sext_ln1273_587"   --->   Operation 3471 'sub' 'r_V_2566' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3472 [1/1] (0.00ns)   --->   "%mult_V_1501 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2566, i32 5, i32 17"   --->   Operation 3472 'partselect' 'mult_V_1501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3473 [1/1] (0.00ns)   --->   "%sext_ln17_1258 = sext i13 %mult_V_1501" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3473 'sext' 'sext_ln17_1258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3474 [1/1] (0.80ns)   --->   "%r_V_2567 = sub i20 %sext_ln1273_585, i20 %sext_ln1273_586"   --->   Operation 3474 'sub' 'r_V_2567' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3475 [1/1] (0.00ns)   --->   "%mult_V_1502 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2567, i32 5, i32 19"   --->   Operation 3475 'partselect' 'mult_V_1502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3476 [1/1] (0.00ns)   --->   "%sext_ln818_439 = sext i15 %mult_V_1502"   --->   Operation 3476 'sext' 'sext_ln818_439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3477 [1/1] (0.79ns)   --->   "%r_V_2568 = add i19 %sext_ln1273_584, i19 %sext_ln818_437"   --->   Operation 3477 'add' 'r_V_2568' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3478 [1/1] (0.00ns)   --->   "%mult_V_1503 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2568, i32 5, i32 18"   --->   Operation 3478 'partselect' 'mult_V_1503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3479 [1/1] (0.79ns)   --->   "%r_V_2569 = sub i19 %sext_ln818_437, i19 %sext_ln1273_584"   --->   Operation 3479 'sub' 'r_V_2569' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3480 [1/1] (0.00ns)   --->   "%mult_V_1504 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2569, i32 5, i32 18"   --->   Operation 3480 'partselect' 'mult_V_1504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3481 [1/1] (0.00ns)   --->   "%sext_ln17_1260 = sext i14 %mult_V_1504" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3481 'sext' 'sext_ln17_1260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3482 [1/1] (0.79ns)   --->   "%r_V_2573 = sub i19 0, i19 %sext_ln1273_584"   --->   Operation 3482 'sub' 'r_V_2573' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3483 [1/1] (0.80ns)   --->   "%r_V_2570 = sub i19 %r_V_2573, i19 %sext_ln818_437"   --->   Operation 3483 'sub' 'r_V_2570' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3484 [1/1] (0.00ns)   --->   "%mult_V_1505 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2570, i32 5, i32 18"   --->   Operation 3484 'partselect' 'mult_V_1505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3485 [1/1] (0.78ns)   --->   "%r_V_2571 = sub i17 0, i17 %sext_ln818_435"   --->   Operation 3485 'sub' 'r_V_2571' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3486 [1/1] (0.00ns)   --->   "%mult_V_1506 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2571, i32 5, i32 16"   --->   Operation 3486 'partselect' 'mult_V_1506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3487 [1/1] (0.00ns)   --->   "%sext_ln17_1261 = sext i12 %mult_V_1506" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3487 'sext' 'sext_ln17_1261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3488 [1/1] (0.80ns)   --->   "%r_V_2572 = sub i20 %sext_ln1273_586, i20 %sext_ln1273_585"   --->   Operation 3488 'sub' 'r_V_2572' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3489 [1/1] (0.00ns)   --->   "%mult_V_1507 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2572, i32 5, i32 19"   --->   Operation 3489 'partselect' 'mult_V_1507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3490 [1/1] (0.00ns)   --->   "%mult_V_1508 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2573, i32 5, i32 18"   --->   Operation 3490 'partselect' 'mult_V_1508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3491 [1/1] (0.00ns)   --->   "%sext_ln17_1262 = sext i14 %mult_V_1508" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3491 'sext' 'sext_ln17_1262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3492 [1/1] (0.00ns)   --->   "%sext_ln1273_588 = sext i16 %p_read_127"   --->   Operation 3492 'sext' 'sext_ln1273_588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3493 [1/1] (0.00ns)   --->   "%sext_ln1273_589 = sext i16 %p_read_127"   --->   Operation 3493 'sext' 'sext_ln1273_589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3494 [1/1] (0.00ns)   --->   "%sext_ln1273_590 = sext i16 %p_read_127"   --->   Operation 3494 'sext' 'sext_ln1273_590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3495 [1/1] (0.00ns)   --->   "%sext_ln1273_591 = sext i16 %p_read_127"   --->   Operation 3495 'sext' 'sext_ln1273_591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3496 [1/1] (0.00ns)   --->   "%shl_ln1273_345 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_127, i3 0"   --->   Operation 3496 'bitconcatenate' 'shl_ln1273_345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3497 [1/1] (0.00ns)   --->   "%sext_ln1273_592 = sext i19 %shl_ln1273_345"   --->   Operation 3497 'sext' 'sext_ln1273_592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3498 [1/1] (0.00ns)   --->   "%shl_ln1273_346 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_127, i1 0"   --->   Operation 3498 'bitconcatenate' 'shl_ln1273_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3499 [1/1] (0.00ns)   --->   "%sext_ln1273_593 = sext i17 %shl_ln1273_346"   --->   Operation 3499 'sext' 'sext_ln1273_593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3500 [1/1] (0.00ns)   --->   "%sext_ln1273_594 = sext i17 %shl_ln1273_346"   --->   Operation 3500 'sext' 'sext_ln1273_594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3501 [1/1] (0.80ns)   --->   "%r_V_2574 = sub i20 %sext_ln1273_592, i20 %sext_ln1273_594"   --->   Operation 3501 'sub' 'r_V_2574' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3502 [1/1] (0.00ns)   --->   "%mult_V_1509 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2574, i32 5, i32 19"   --->   Operation 3502 'partselect' 'mult_V_1509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3503 [1/1] (0.00ns)   --->   "%sext_ln818_443 = sext i15 %mult_V_1509"   --->   Operation 3503 'sext' 'sext_ln818_443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3504 [1/1] (0.00ns)   --->   "%shl_ln1273_347 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_127, i2 0"   --->   Operation 3504 'bitconcatenate' 'shl_ln1273_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3505 [1/1] (0.00ns)   --->   "%sext_ln1273_595 = sext i18 %shl_ln1273_347"   --->   Operation 3505 'sext' 'sext_ln1273_595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3506 [1/1] (0.79ns)   --->   "%r_V_2575 = sub i19 %sext_ln1273_595, i19 %sext_ln1273_591"   --->   Operation 3506 'sub' 'r_V_2575' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3507 [1/1] (0.00ns)   --->   "%mult_V_1510 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2575, i32 5, i32 18"   --->   Operation 3507 'partselect' 'mult_V_1510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3508 [1/1] (0.80ns)   --->   "%r_V_2576 = add i20 %sext_ln1273_592, i20 %sext_ln1273_589"   --->   Operation 3508 'add' 'r_V_2576' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3509 [1/1] (0.00ns)   --->   "%mult_V_1511 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2576, i32 5, i32 19"   --->   Operation 3509 'partselect' 'mult_V_1511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3510 [1/1] (0.00ns)   --->   "%sext_ln818_445 = sext i15 %mult_V_1511"   --->   Operation 3510 'sext' 'sext_ln818_445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3511 [1/1] (0.80ns)   --->   "%r_V_2577 = sub i20 %sext_ln1273_592, i20 %sext_ln1273_589"   --->   Operation 3511 'sub' 'r_V_2577' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3512 [1/1] (0.00ns)   --->   "%mult_V_1512 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2577, i32 5, i32 19"   --->   Operation 3512 'partselect' 'mult_V_1512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3513 [1/1] (0.00ns)   --->   "%sext_ln818_446 = sext i15 %mult_V_1512"   --->   Operation 3513 'sext' 'sext_ln818_446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3514 [1/1] (0.79ns)   --->   "%r_V_2578 = add i19 %sext_ln1273_595, i19 %sext_ln1273_591"   --->   Operation 3514 'add' 'r_V_2578' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3515 [1/1] (0.00ns)   --->   "%mult_V_1513 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2578, i32 5, i32 18"   --->   Operation 3515 'partselect' 'mult_V_1513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3516 [1/1] (0.00ns)   --->   "%sext_ln818_447 = sext i14 %mult_V_1513"   --->   Operation 3516 'sext' 'sext_ln818_447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3517 [1/1] (0.00ns)   --->   "%sext_ln17_1263 = sext i14 %mult_V_1513" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3517 'sext' 'sext_ln17_1263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3518 [1/1] (0.00ns)   --->   "%mult_V_1514 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_127, i32 3, i32 15"   --->   Operation 3518 'partselect' 'mult_V_1514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3519 [1/1] (0.00ns)   --->   "%sext_ln17_1264 = sext i13 %mult_V_1514" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3519 'sext' 'sext_ln17_1264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3520 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_898 = sub i19 0, i19 %sext_ln1273_595"   --->   Operation 3520 'sub' 'sub_ln1273_898' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3521 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2579 = sub i19 %sub_ln1273_898, i19 %sext_ln1273_591"   --->   Operation 3521 'sub' 'r_V_2579' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3522 [1/1] (0.00ns)   --->   "%mult_V_1515 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2579, i32 5, i32 18"   --->   Operation 3522 'partselect' 'mult_V_1515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3523 [1/1] (0.00ns)   --->   "%sext_ln818_448 = sext i14 %mult_V_1515"   --->   Operation 3523 'sext' 'sext_ln818_448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3524 [1/1] (0.00ns)   --->   "%sext_ln17_1265 = sext i14 %mult_V_1515" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3524 'sext' 'sext_ln17_1265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3525 [1/1] (0.78ns)   --->   "%r_V_2580 = sub i17 0, i17 %sext_ln1273_590"   --->   Operation 3525 'sub' 'r_V_2580' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3526 [1/1] (0.00ns)   --->   "%mult_V_1516 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2580, i32 5, i32 16"   --->   Operation 3526 'partselect' 'mult_V_1516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3527 [1/1] (0.00ns)   --->   "%sext_ln17_1266 = sext i12 %mult_V_1516" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3527 'sext' 'sext_ln17_1266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3528 [1/1] (0.79ns)   --->   "%r_V_2581 = sub i18 0, i18 %sext_ln1273_593"   --->   Operation 3528 'sub' 'r_V_2581' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3529 [1/1] (0.00ns)   --->   "%mult_V_1517 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2581, i32 5, i32 17"   --->   Operation 3529 'partselect' 'mult_V_1517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3530 [1/1] (0.00ns)   --->   "%sext_ln17_1267 = sext i13 %mult_V_1517" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3530 'sext' 'sext_ln17_1267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3531 [1/1] (1.94ns)   --->   "%r_V_2582 = mul i21 %sext_ln1273_588, i21 2097141"   --->   Operation 3531 'mul' 'r_V_2582' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3532 [1/1] (0.00ns)   --->   "%mult_V_1518 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2582, i32 5, i32 20"   --->   Operation 3532 'partselect' 'mult_V_1518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3533 [1/1] (0.00ns)   --->   "%mult_V_1519 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_127, i32 4, i32 15"   --->   Operation 3533 'partselect' 'mult_V_1519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3534 [1/1] (0.00ns)   --->   "%sext_ln17_1268 = sext i12 %mult_V_1519" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3534 'sext' 'sext_ln17_1268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3535 [1/1] (0.00ns)   --->   "%sext_ln818_449 = sext i16 %p_read_126"   --->   Operation 3535 'sext' 'sext_ln818_449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3536 [1/1] (0.00ns)   --->   "%sext_ln818_450 = sext i16 %p_read_126"   --->   Operation 3536 'sext' 'sext_ln818_450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3537 [1/1] (0.00ns)   --->   "%mult_V_1520 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_126, i32 4, i32 15"   --->   Operation 3537 'partselect' 'mult_V_1520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3538 [1/1] (0.00ns)   --->   "%sext_ln17_1269 = sext i12 %mult_V_1520" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3538 'sext' 'sext_ln17_1269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3539 [1/1] (0.00ns)   --->   "%shl_ln1273_348 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_126, i1 0"   --->   Operation 3539 'bitconcatenate' 'shl_ln1273_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3540 [1/1] (0.00ns)   --->   "%sext_ln1273_596 = sext i17 %shl_ln1273_348"   --->   Operation 3540 'sext' 'sext_ln1273_596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3541 [1/1] (0.00ns)   --->   "%sext_ln1273_597 = sext i17 %shl_ln1273_348"   --->   Operation 3541 'sext' 'sext_ln1273_597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3542 [1/1] (0.79ns)   --->   "%r_V_2583 = sub i18 0, i18 %sext_ln1273_597"   --->   Operation 3542 'sub' 'r_V_2583' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3543 [1/1] (0.00ns)   --->   "%mult_V_1521 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2583, i32 5, i32 17"   --->   Operation 3543 'partselect' 'mult_V_1521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3544 [1/1] (0.00ns)   --->   "%sext_ln17_1270 = sext i13 %mult_V_1521" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3544 'sext' 'sext_ln17_1270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3545 [1/1] (0.00ns)   --->   "%mult_V_1522 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_126, i32 3, i32 15"   --->   Operation 3545 'partselect' 'mult_V_1522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3546 [1/1] (0.00ns)   --->   "%sext_ln17_1272 = sext i13 %mult_V_1522" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3546 'sext' 'sext_ln17_1272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3547 [1/1] (0.00ns)   --->   "%shl_ln1273_349 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_126, i2 0"   --->   Operation 3547 'bitconcatenate' 'shl_ln1273_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3548 [1/1] (0.00ns)   --->   "%sext_ln1273_598 = sext i18 %shl_ln1273_349"   --->   Operation 3548 'sext' 'sext_ln1273_598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3549 [1/1] (0.79ns)   --->   "%r_V_2584 = sub i19 0, i19 %sext_ln1273_598"   --->   Operation 3549 'sub' 'r_V_2584' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3550 [1/1] (0.00ns)   --->   "%mult_V_1523 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2584, i32 5, i32 18"   --->   Operation 3550 'partselect' 'mult_V_1523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3551 [1/1] (0.00ns)   --->   "%sext_ln17_1273 = sext i14 %mult_V_1523" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3551 'sext' 'sext_ln17_1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3552 [1/1] (0.78ns)   --->   "%r_V_2585 = sub i17 0, i17 %sext_ln818_450"   --->   Operation 3552 'sub' 'r_V_2585' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3553 [1/1] (0.00ns)   --->   "%mult_V_1524 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2585, i32 5, i32 16"   --->   Operation 3553 'partselect' 'mult_V_1524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3554 [1/1] (0.00ns)   --->   "%sext_ln17_1274 = sext i12 %mult_V_1524" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3554 'sext' 'sext_ln17_1274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3555 [1/1] (0.79ns)   --->   "%r_V_2586 = sub i19 %sext_ln818_449, i19 %sext_ln1273_598"   --->   Operation 3555 'sub' 'r_V_2586' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3556 [1/1] (0.00ns)   --->   "%mult_V_1525 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2586, i32 5, i32 18"   --->   Operation 3556 'partselect' 'mult_V_1525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3557 [1/1] (0.00ns)   --->   "%sext_ln818_451 = sext i14 %mult_V_1525"   --->   Operation 3557 'sext' 'sext_ln818_451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3558 [1/1] (0.00ns)   --->   "%sext_ln17_1275 = sext i14 %mult_V_1525" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3558 'sext' 'sext_ln17_1275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3559 [1/1] (0.00ns)   --->   "%mult_V_1526 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_126, i32 5, i32 15"   --->   Operation 3559 'partselect' 'mult_V_1526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3560 [1/1] (0.00ns)   --->   "%sext_ln17_1276 = sext i11 %mult_V_1526" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3560 'sext' 'sext_ln17_1276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3561 [1/1] (0.79ns)   --->   "%r_V_2587 = sub i19 %sext_ln1273_598, i19 %sext_ln818_449"   --->   Operation 3561 'sub' 'r_V_2587' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3562 [1/1] (0.00ns)   --->   "%mult_V_1527 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2587, i32 5, i32 18"   --->   Operation 3562 'partselect' 'mult_V_1527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3563 [1/1] (0.00ns)   --->   "%shl_ln1273_350 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_126, i3 0"   --->   Operation 3563 'bitconcatenate' 'shl_ln1273_350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3564 [1/1] (0.00ns)   --->   "%sext_ln1273_599 = sext i19 %shl_ln1273_350"   --->   Operation 3564 'sext' 'sext_ln1273_599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3565 [1/1] (0.80ns)   --->   "%r_V_2588 = sub i20 %sext_ln1273_599, i20 %sext_ln1273_596"   --->   Operation 3565 'sub' 'r_V_2588' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3566 [1/1] (0.00ns)   --->   "%mult_V_1528 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2588, i32 5, i32 19"   --->   Operation 3566 'partselect' 'mult_V_1528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3567 [1/1] (0.00ns)   --->   "%sext_ln818_452 = sext i15 %mult_V_1528"   --->   Operation 3567 'sext' 'sext_ln818_452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3568 [1/1] (0.00ns)   --->   "%sext_ln1273_600 = sext i16 %p_read_125"   --->   Operation 3568 'sext' 'sext_ln1273_600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3569 [1/1] (0.00ns)   --->   "%sext_ln1273_601 = sext i16 %p_read_125"   --->   Operation 3569 'sext' 'sext_ln1273_601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3570 [1/1] (0.00ns)   --->   "%sext_ln1273_602 = sext i16 %p_read_125"   --->   Operation 3570 'sext' 'sext_ln1273_602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3571 [1/1] (0.00ns)   --->   "%shl_ln1273_351 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_125, i3 0"   --->   Operation 3571 'bitconcatenate' 'shl_ln1273_351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3572 [1/1] (0.00ns)   --->   "%sext_ln1273_603 = sext i19 %shl_ln1273_351"   --->   Operation 3572 'sext' 'sext_ln1273_603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3573 [1/1] (0.00ns)   --->   "%shl_ln1273_352 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_125, i1 0"   --->   Operation 3573 'bitconcatenate' 'shl_ln1273_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3574 [1/1] (0.00ns)   --->   "%sext_ln1273_604 = sext i17 %shl_ln1273_352"   --->   Operation 3574 'sext' 'sext_ln1273_604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3575 [1/1] (0.00ns)   --->   "%sext_ln1273_605 = sext i17 %shl_ln1273_352"   --->   Operation 3575 'sext' 'sext_ln1273_605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3576 [1/1] (0.80ns)   --->   "%r_V_2589 = sub i20 %sext_ln1273_603, i20 %sext_ln1273_605"   --->   Operation 3576 'sub' 'r_V_2589' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3577 [1/1] (0.00ns)   --->   "%mult_V_1529 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2589, i32 5, i32 19"   --->   Operation 3577 'partselect' 'mult_V_1529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3578 [1/1] (0.00ns)   --->   "%sext_ln818_453 = sext i15 %mult_V_1529"   --->   Operation 3578 'sext' 'sext_ln818_453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3579 [1/1] (0.80ns)   --->   "%r_V_2594 = sub i20 0, i20 %sext_ln1273_603"   --->   Operation 3579 'sub' 'r_V_2594' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3580 [1/1] (0.80ns)   --->   "%r_V_2590 = sub i20 %r_V_2594, i20 %sext_ln1273_600"   --->   Operation 3580 'sub' 'r_V_2590' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3581 [1/1] (0.00ns)   --->   "%mult_V_1530 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2590, i32 5, i32 19"   --->   Operation 3581 'partselect' 'mult_V_1530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3582 [1/1] (0.00ns)   --->   "%sext_ln818_454 = sext i15 %mult_V_1530"   --->   Operation 3582 'sext' 'sext_ln818_454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3583 [1/1] (0.00ns)   --->   "%mult_V_1531 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_125, i32 5, i32 15"   --->   Operation 3583 'partselect' 'mult_V_1531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3584 [1/1] (0.00ns)   --->   "%sext_ln17_1278 = sext i11 %mult_V_1531" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3584 'sext' 'sext_ln17_1278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3585 [1/1] (0.00ns)   --->   "%mult_V_1532 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_125, i32 4, i32 15"   --->   Operation 3585 'partselect' 'mult_V_1532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3586 [1/1] (0.00ns)   --->   "%sext_ln17_1279 = sext i12 %mult_V_1532" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3586 'sext' 'sext_ln17_1279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3587 [1/1] (0.00ns)   --->   "%shl_ln1273_353 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_125, i2 0"   --->   Operation 3587 'bitconcatenate' 'shl_ln1273_353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3588 [1/1] (0.00ns)   --->   "%sext_ln1273_606 = sext i18 %shl_ln1273_353"   --->   Operation 3588 'sext' 'sext_ln1273_606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3589 [1/1] (0.79ns)   --->   "%r_V_2591 = add i19 %sext_ln1273_606, i19 %sext_ln1273_602"   --->   Operation 3589 'add' 'r_V_2591' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3590 [1/1] (0.00ns)   --->   "%mult_V_1533 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2591, i32 5, i32 18"   --->   Operation 3590 'partselect' 'mult_V_1533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3591 [1/1] (0.00ns)   --->   "%sext_ln17_1280 = sext i14 %mult_V_1533" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3591 'sext' 'sext_ln17_1280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3592 [1/1] (0.79ns)   --->   "%r_V_2592 = sub i18 0, i18 %sext_ln1273_604"   --->   Operation 3592 'sub' 'r_V_2592' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3593 [1/1] (0.00ns)   --->   "%mult_V_1534 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2592, i32 5, i32 17"   --->   Operation 3593 'partselect' 'mult_V_1534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3594 [1/1] (0.00ns)   --->   "%sext_ln17_1281 = sext i13 %mult_V_1534" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3594 'sext' 'sext_ln17_1281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3595 [1/1] (0.79ns)   --->   "%r_V_2593 = sub i19 %sext_ln1273_606, i19 %sext_ln1273_602"   --->   Operation 3595 'sub' 'r_V_2593' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3596 [1/1] (0.00ns)   --->   "%mult_V_1535 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2593, i32 5, i32 18"   --->   Operation 3596 'partselect' 'mult_V_1535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3597 [1/1] (0.00ns)   --->   "%sext_ln818_455 = sext i14 %mult_V_1535"   --->   Operation 3597 'sext' 'sext_ln818_455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3598 [1/1] (0.00ns)   --->   "%sext_ln17_1282 = sext i14 %mult_V_1535" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3598 'sext' 'sext_ln17_1282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3599 [1/1] (0.00ns)   --->   "%mult_V_1536 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2594, i32 5, i32 19"   --->   Operation 3599 'partselect' 'mult_V_1536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3600 [1/1] (0.00ns)   --->   "%sext_ln818_456 = sext i15 %mult_V_1536"   --->   Operation 3600 'sext' 'sext_ln818_456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3601 [1/1] (0.79ns)   --->   "%r_V_2595 = sub i19 %sext_ln1273_602, i19 %sext_ln1273_606"   --->   Operation 3601 'sub' 'r_V_2595' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3602 [1/1] (0.00ns)   --->   "%mult_V_1537 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2595, i32 5, i32 18"   --->   Operation 3602 'partselect' 'mult_V_1537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3603 [1/1] (0.00ns)   --->   "%sext_ln17_1283 = sext i14 %mult_V_1537" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3603 'sext' 'sext_ln17_1283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3604 [1/1] (0.00ns)   --->   "%mult_V_1538 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_125, i32 3, i32 15"   --->   Operation 3604 'partselect' 'mult_V_1538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3605 [1/1] (0.78ns)   --->   "%r_V_2596 = sub i17 0, i17 %sext_ln1273_601"   --->   Operation 3605 'sub' 'r_V_2596' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3606 [1/1] (0.00ns)   --->   "%mult_V_1539 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2596, i32 5, i32 16"   --->   Operation 3606 'partselect' 'mult_V_1539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3607 [1/1] (0.00ns)   --->   "%sext_ln17_1285 = sext i12 %mult_V_1539" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3607 'sext' 'sext_ln17_1285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3608 [1/1] (0.00ns)   --->   "%mult_V_1540 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_124, i32 5, i32 15"   --->   Operation 3608 'partselect' 'mult_V_1540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3609 [1/1] (0.00ns)   --->   "%sext_ln17_1286 = sext i11 %mult_V_1540" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3609 'sext' 'sext_ln17_1286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3610 [1/1] (0.00ns)   --->   "%sext_ln17_1287 = sext i11 %mult_V_1540" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3610 'sext' 'sext_ln17_1287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3611 [1/1] (0.00ns)   --->   "%sext_ln1273_607 = sext i16 %p_read_124"   --->   Operation 3611 'sext' 'sext_ln1273_607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3612 [1/1] (0.00ns)   --->   "%sext_ln1273_608 = sext i16 %p_read_124"   --->   Operation 3612 'sext' 'sext_ln1273_608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3613 [1/1] (0.78ns)   --->   "%r_V_2597 = sub i17 0, i17 %sext_ln1273_608"   --->   Operation 3613 'sub' 'r_V_2597' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3614 [1/1] (0.00ns)   --->   "%mult_V_1541 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2597, i32 5, i32 16"   --->   Operation 3614 'partselect' 'mult_V_1541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3615 [1/1] (0.00ns)   --->   "%sext_ln17_1288 = sext i12 %mult_V_1541" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3615 'sext' 'sext_ln17_1288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3616 [1/1] (0.00ns)   --->   "%mult_V_1542 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_124, i32 3, i32 15"   --->   Operation 3616 'partselect' 'mult_V_1542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3617 [1/1] (0.00ns)   --->   "%sext_ln17_1289 = sext i13 %mult_V_1542" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3617 'sext' 'sext_ln17_1289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3618 [1/1] (0.00ns)   --->   "%sext_ln17_1290 = sext i13 %mult_V_1542" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3618 'sext' 'sext_ln17_1290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3619 [1/1] (0.00ns)   --->   "%shl_ln1273_354 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_124, i1 0"   --->   Operation 3619 'bitconcatenate' 'shl_ln1273_354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3620 [1/1] (0.00ns)   --->   "%sext_ln1273_609 = sext i17 %shl_ln1273_354"   --->   Operation 3620 'sext' 'sext_ln1273_609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3621 [1/1] (0.00ns)   --->   "%sext_ln1273_610 = sext i17 %shl_ln1273_354"   --->   Operation 3621 'sext' 'sext_ln1273_610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3622 [1/1] (0.79ns)   --->   "%r_V_2598 = sub i18 0, i18 %sext_ln1273_610"   --->   Operation 3622 'sub' 'r_V_2598' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3623 [1/1] (0.00ns)   --->   "%mult_V_1543 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2598, i32 5, i32 17"   --->   Operation 3623 'partselect' 'mult_V_1543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3624 [1/1] (0.00ns)   --->   "%sext_ln17_1291 = sext i13 %mult_V_1543" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3624 'sext' 'sext_ln17_1291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3625 [1/1] (0.00ns)   --->   "%shl_ln1273_355 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_124, i2 0"   --->   Operation 3625 'bitconcatenate' 'shl_ln1273_355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3626 [1/1] (0.00ns)   --->   "%sext_ln1273_611 = sext i18 %shl_ln1273_355"   --->   Operation 3626 'sext' 'sext_ln1273_611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3627 [1/1] (0.79ns)   --->   "%r_V_2599 = sub i19 %sext_ln1273_607, i19 %sext_ln1273_611"   --->   Operation 3627 'sub' 'r_V_2599' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3628 [1/1] (0.00ns)   --->   "%mult_V_1544 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2599, i32 5, i32 18"   --->   Operation 3628 'partselect' 'mult_V_1544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3629 [1/1] (0.00ns)   --->   "%sext_ln17_1292 = sext i14 %mult_V_1544" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3629 'sext' 'sext_ln17_1292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3630 [1/1] (0.00ns)   --->   "%mult_V_1545 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %p_read_124, i32 2, i32 15"   --->   Operation 3630 'partselect' 'mult_V_1545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3631 [1/1] (0.00ns)   --->   "%sext_ln17_1293 = sext i14 %mult_V_1545" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3631 'sext' 'sext_ln17_1293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3632 [1/1] (0.79ns)   --->   "%r_V_2600 = sub i19 %sext_ln1273_611, i19 %sext_ln1273_607"   --->   Operation 3632 'sub' 'r_V_2600' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3633 [1/1] (0.00ns)   --->   "%mult_V_1546 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2600, i32 5, i32 18"   --->   Operation 3633 'partselect' 'mult_V_1546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3634 [1/1] (0.00ns)   --->   "%sext_ln17_1294 = sext i14 %mult_V_1546" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3634 'sext' 'sext_ln17_1294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3635 [1/1] (0.79ns)   --->   "%r_V_2601 = sub i19 0, i19 %sext_ln1273_611"   --->   Operation 3635 'sub' 'r_V_2601' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3636 [1/1] (0.00ns)   --->   "%mult_V_1547 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2601, i32 5, i32 18"   --->   Operation 3636 'partselect' 'mult_V_1547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3637 [1/1] (0.00ns)   --->   "%sext_ln17_1295 = sext i14 %mult_V_1547" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3637 'sext' 'sext_ln17_1295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3638 [1/1] (0.80ns)   --->   "%r_V_2602 = sub i19 %r_V_2601, i19 %sext_ln1273_607"   --->   Operation 3638 'sub' 'r_V_2602' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3639 [1/1] (0.00ns)   --->   "%mult_V_1548 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2602, i32 5, i32 18"   --->   Operation 3639 'partselect' 'mult_V_1548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3640 [1/1] (0.00ns)   --->   "%sext_ln17_1296 = sext i14 %mult_V_1548" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3640 'sext' 'sext_ln17_1296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3641 [1/1] (0.00ns)   --->   "%shl_ln1273_356 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_124, i3 0"   --->   Operation 3641 'bitconcatenate' 'shl_ln1273_356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3642 [1/1] (0.00ns)   --->   "%sext_ln1273_612 = sext i19 %shl_ln1273_356"   --->   Operation 3642 'sext' 'sext_ln1273_612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3643 [1/1] (0.80ns)   --->   "%r_V_2603 = sub i20 %sext_ln1273_612, i20 %sext_ln1273_609"   --->   Operation 3643 'sub' 'r_V_2603' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3644 [1/1] (0.00ns)   --->   "%mult_V_1549 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2603, i32 5, i32 19"   --->   Operation 3644 'partselect' 'mult_V_1549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3645 [1/1] (0.00ns)   --->   "%sext_ln818_459 = sext i15 %mult_V_1549"   --->   Operation 3645 'sext' 'sext_ln818_459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3646 [1/1] (0.00ns)   --->   "%sext_ln1273_613 = sext i16 %p_read_123"   --->   Operation 3646 'sext' 'sext_ln1273_613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3647 [1/1] (0.00ns)   --->   "%sext_ln1273_614 = sext i16 %p_read_123"   --->   Operation 3647 'sext' 'sext_ln1273_614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3648 [1/1] (0.00ns)   --->   "%sext_ln1273_615 = sext i16 %p_read_123"   --->   Operation 3648 'sext' 'sext_ln1273_615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3649 [1/1] (0.00ns)   --->   "%shl_ln1273_357 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_123, i2 0"   --->   Operation 3649 'bitconcatenate' 'shl_ln1273_357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3650 [1/1] (0.00ns)   --->   "%sext_ln1273_616 = sext i18 %shl_ln1273_357"   --->   Operation 3650 'sext' 'sext_ln1273_616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3651 [1/1] (0.79ns)   --->   "%r_V_2604 = sub i19 %sext_ln1273_616, i19 %sext_ln1273_615"   --->   Operation 3651 'sub' 'r_V_2604' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3652 [1/1] (0.00ns)   --->   "%mult_V_1550 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2604, i32 5, i32 18"   --->   Operation 3652 'partselect' 'mult_V_1550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3653 [1/1] (0.00ns)   --->   "%sext_ln17_1297 = sext i14 %mult_V_1550" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3653 'sext' 'sext_ln17_1297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3654 [1/1] (0.00ns)   --->   "%shl_ln1273_358 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_123, i3 0"   --->   Operation 3654 'bitconcatenate' 'shl_ln1273_358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3655 [1/1] (0.00ns)   --->   "%sext_ln1273_617 = sext i19 %shl_ln1273_358"   --->   Operation 3655 'sext' 'sext_ln1273_617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3656 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_920 = sub i20 0, i20 %sext_ln1273_617"   --->   Operation 3656 'sub' 'sub_ln1273_920' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3657 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2605 = sub i20 %sub_ln1273_920, i20 %sext_ln1273_614"   --->   Operation 3657 'sub' 'r_V_2605' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3658 [1/1] (0.00ns)   --->   "%mult_V_1551 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2605, i32 5, i32 19"   --->   Operation 3658 'partselect' 'mult_V_1551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3659 [1/1] (0.00ns)   --->   "%sext_ln818_460 = sext i15 %mult_V_1551"   --->   Operation 3659 'sext' 'sext_ln818_460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3660 [1/1] (0.00ns)   --->   "%shl_ln1273_359 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_123, i1 0"   --->   Operation 3660 'bitconcatenate' 'shl_ln1273_359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3661 [1/1] (0.00ns)   --->   "%sext_ln1273_618 = sext i17 %shl_ln1273_359"   --->   Operation 3661 'sext' 'sext_ln1273_618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3662 [1/1] (0.00ns)   --->   "%sext_ln1273_619 = sext i17 %shl_ln1273_359"   --->   Operation 3662 'sext' 'sext_ln1273_619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3663 [1/1] (0.80ns)   --->   "%r_V_2606 = sub i20 %sext_ln1273_619, i20 %sext_ln1273_617"   --->   Operation 3663 'sub' 'r_V_2606' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3664 [1/1] (0.00ns)   --->   "%mult_V_1552 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2606, i32 5, i32 19"   --->   Operation 3664 'partselect' 'mult_V_1552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3665 [1/1] (0.00ns)   --->   "%sext_ln818_461 = sext i15 %mult_V_1552"   --->   Operation 3665 'sext' 'sext_ln818_461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3666 [1/1] (0.79ns)   --->   "%r_V_2607 = sub i19 %sext_ln1273_615, i19 %sext_ln1273_616"   --->   Operation 3666 'sub' 'r_V_2607' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3667 [1/1] (0.00ns)   --->   "%mult_V_1553 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2607, i32 5, i32 18"   --->   Operation 3667 'partselect' 'mult_V_1553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3668 [1/1] (0.00ns)   --->   "%sext_ln17_1298 = sext i14 %mult_V_1553" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3668 'sext' 'sext_ln17_1298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3669 [1/1] (0.00ns)   --->   "%mult_V_1554 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_123, i32 4, i32 15"   --->   Operation 3669 'partselect' 'mult_V_1554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3670 [1/1] (0.00ns)   --->   "%sext_ln17_1299 = sext i12 %mult_V_1554" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3670 'sext' 'sext_ln17_1299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3671 [1/1] (0.80ns)   --->   "%r_V_2608 = add i20 %sext_ln1273_617, i20 %sext_ln1273_614"   --->   Operation 3671 'add' 'r_V_2608' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3672 [1/1] (0.00ns)   --->   "%mult_V_1555 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2608, i32 5, i32 19"   --->   Operation 3672 'partselect' 'mult_V_1555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3673 [1/1] (0.00ns)   --->   "%sext_ln818_462 = sext i15 %mult_V_1555"   --->   Operation 3673 'sext' 'sext_ln818_462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3674 [1/1] (0.79ns)   --->   "%r_V_2609 = add i19 %sext_ln1273_616, i19 %sext_ln1273_615"   --->   Operation 3674 'add' 'r_V_2609' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3675 [1/1] (0.00ns)   --->   "%mult_V_1556 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2609, i32 5, i32 18"   --->   Operation 3675 'partselect' 'mult_V_1556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3676 [1/1] (0.00ns)   --->   "%sext_ln17_1300 = sext i14 %mult_V_1556" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3676 'sext' 'sext_ln17_1300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3677 [1/1] (0.00ns)   --->   "%mult_V_1557 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_123, i32 3, i32 15"   --->   Operation 3677 'partselect' 'mult_V_1557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3678 [1/1] (0.00ns)   --->   "%sext_ln17_1301 = sext i13 %mult_V_1557" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3678 'sext' 'sext_ln17_1301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3679 [1/1] (0.80ns)   --->   "%r_V_2610 = add i20 %sext_ln1273_617, i20 %sext_ln1273_619"   --->   Operation 3679 'add' 'r_V_2610' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3680 [1/1] (0.00ns)   --->   "%mult_V_1558 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2610, i32 5, i32 19"   --->   Operation 3680 'partselect' 'mult_V_1558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3681 [1/1] (0.80ns)   --->   "%r_V_2611 = sub i20 %sext_ln1273_617, i20 %sext_ln1273_614"   --->   Operation 3681 'sub' 'r_V_2611' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3682 [1/1] (0.00ns)   --->   "%mult_V_1559 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2611, i32 5, i32 19"   --->   Operation 3682 'partselect' 'mult_V_1559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3683 [1/1] (0.00ns)   --->   "%sext_ln818_464 = sext i15 %mult_V_1559"   --->   Operation 3683 'sext' 'sext_ln818_464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3684 [1/1] (0.79ns)   --->   "%r_V_2614 = sub i19 0, i19 %sext_ln1273_616"   --->   Operation 3684 'sub' 'r_V_2614' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3685 [1/1] (0.80ns)   --->   "%r_V_2612 = sub i19 %r_V_2614, i19 %sext_ln1273_615"   --->   Operation 3685 'sub' 'r_V_2612' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3686 [1/1] (0.00ns)   --->   "%mult_V_1560 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2612, i32 5, i32 18"   --->   Operation 3686 'partselect' 'mult_V_1560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3687 [1/1] (0.00ns)   --->   "%sext_ln17_1302 = sext i14 %mult_V_1560" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3687 'sext' 'sext_ln17_1302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3688 [1/1] (0.80ns)   --->   "%r_V_2613 = sub i20 %sext_ln1273_614, i20 %sext_ln1273_617"   --->   Operation 3688 'sub' 'r_V_2613' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3689 [1/1] (0.00ns)   --->   "%mult_V_1561 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2613, i32 5, i32 19"   --->   Operation 3689 'partselect' 'mult_V_1561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3690 [1/1] (0.00ns)   --->   "%sext_ln818_465 = sext i15 %mult_V_1561"   --->   Operation 3690 'sext' 'sext_ln818_465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3691 [1/1] (0.00ns)   --->   "%mult_V_1562 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2614, i32 5, i32 18"   --->   Operation 3691 'partselect' 'mult_V_1562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3692 [1/1] (0.00ns)   --->   "%sext_ln17_1303 = sext i14 %mult_V_1562" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3692 'sext' 'sext_ln17_1303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3693 [1/1] (0.78ns)   --->   "%r_V_2615 = sub i17 0, i17 %sext_ln1273_613"   --->   Operation 3693 'sub' 'r_V_2615' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3694 [1/1] (0.00ns)   --->   "%mult_V_1563 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2615, i32 5, i32 16"   --->   Operation 3694 'partselect' 'mult_V_1563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3695 [1/1] (0.00ns)   --->   "%sext_ln17_1304 = sext i12 %mult_V_1563" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3695 'sext' 'sext_ln17_1304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3696 [1/1] (0.79ns)   --->   "%r_V_2616 = sub i18 0, i18 %sext_ln1273_618"   --->   Operation 3696 'sub' 'r_V_2616' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3697 [1/1] (0.00ns)   --->   "%mult_V_1564 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2616, i32 5, i32 17"   --->   Operation 3697 'partselect' 'mult_V_1564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3698 [1/1] (0.00ns)   --->   "%sext_ln17_1305 = sext i13 %mult_V_1564" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3698 'sext' 'sext_ln17_1305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3699 [1/1] (0.00ns)   --->   "%sext_ln1273_620 = sext i16 %p_read_122"   --->   Operation 3699 'sext' 'sext_ln1273_620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3700 [1/1] (0.00ns)   --->   "%sext_ln1273_621 = sext i16 %p_read_122"   --->   Operation 3700 'sext' 'sext_ln1273_621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3701 [1/1] (0.00ns)   --->   "%shl_ln1273_360 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_122, i3 0"   --->   Operation 3701 'bitconcatenate' 'shl_ln1273_360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3702 [1/1] (0.00ns)   --->   "%sext_ln1273_622 = sext i19 %shl_ln1273_360"   --->   Operation 3702 'sext' 'sext_ln1273_622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3703 [1/1] (0.00ns)   --->   "%shl_ln1273_361 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_122, i1 0"   --->   Operation 3703 'bitconcatenate' 'shl_ln1273_361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3704 [1/1] (0.00ns)   --->   "%sext_ln1273_623 = sext i17 %shl_ln1273_361"   --->   Operation 3704 'sext' 'sext_ln1273_623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3705 [1/1] (0.80ns)   --->   "%r_V_2617 = sub i20 %sext_ln1273_623, i20 %sext_ln1273_622"   --->   Operation 3705 'sub' 'r_V_2617' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3706 [1/1] (0.00ns)   --->   "%mult_V_1565 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2617, i32 5, i32 19"   --->   Operation 3706 'partselect' 'mult_V_1565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3707 [1/1] (0.00ns)   --->   "%sext_ln818_466 = sext i15 %mult_V_1565"   --->   Operation 3707 'sext' 'sext_ln818_466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3708 [1/1] (0.00ns)   --->   "%mult_V_1566 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_122, i32 3, i32 15"   --->   Operation 3708 'partselect' 'mult_V_1566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3709 [1/1] (0.00ns)   --->   "%sext_ln17_1306 = sext i13 %mult_V_1566" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3709 'sext' 'sext_ln17_1306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3710 [1/1] (0.00ns)   --->   "%shl_ln1273_362 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_122, i2 0"   --->   Operation 3710 'bitconcatenate' 'shl_ln1273_362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3711 [1/1] (0.00ns)   --->   "%sext_ln1273_624 = sext i18 %shl_ln1273_362"   --->   Operation 3711 'sext' 'sext_ln1273_624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3712 [1/1] (0.00ns)   --->   "%sext_ln1273_625 = sext i18 %shl_ln1273_362"   --->   Operation 3712 'sext' 'sext_ln1273_625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3713 [1/1] (0.79ns)   --->   "%r_V_2619 = sub i19 0, i19 %sext_ln1273_625"   --->   Operation 3713 'sub' 'r_V_2619' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3714 [1/1] (0.80ns)   --->   "%r_V_2618 = sub i19 %r_V_2619, i19 %sext_ln1273_621"   --->   Operation 3714 'sub' 'r_V_2618' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3715 [1/1] (0.00ns)   --->   "%mult_V_1567 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2618, i32 5, i32 18"   --->   Operation 3715 'partselect' 'mult_V_1567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3716 [1/1] (0.00ns)   --->   "%sext_ln17_1307 = sext i14 %mult_V_1567" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3716 'sext' 'sext_ln17_1307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3717 [1/1] (0.00ns)   --->   "%mult_V_1568 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2619, i32 5, i32 18"   --->   Operation 3717 'partselect' 'mult_V_1568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3718 [1/1] (0.00ns)   --->   "%sext_ln17_1308 = sext i14 %mult_V_1568" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3718 'sext' 'sext_ln17_1308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3719 [1/1] (0.79ns)   --->   "%r_V_2620 = add i19 %sext_ln1273_625, i19 %sext_ln1273_621"   --->   Operation 3719 'add' 'r_V_2620' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3720 [1/1] (0.00ns)   --->   "%mult_V_1569 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2620, i32 5, i32 18"   --->   Operation 3720 'partselect' 'mult_V_1569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3721 [1/1] (0.00ns)   --->   "%sext_ln17_1309 = sext i14 %mult_V_1569" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3721 'sext' 'sext_ln17_1309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3722 [1/1] (0.80ns)   --->   "%r_V_2621 = sub i20 %sext_ln1273_622, i20 %sext_ln1273_620"   --->   Operation 3722 'sub' 'r_V_2621' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3723 [1/1] (0.00ns)   --->   "%mult_V_1570 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2621, i32 5, i32 19"   --->   Operation 3723 'partselect' 'mult_V_1570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3724 [1/1] (0.00ns)   --->   "%mult_V_1571 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_122, i32 4, i32 15"   --->   Operation 3724 'partselect' 'mult_V_1571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3725 [1/1] (0.00ns)   --->   "%sext_ln17_1310 = sext i12 %mult_V_1571" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3725 'sext' 'sext_ln17_1310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3726 [1/1] (0.00ns)   --->   "%shl_ln1273_363 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_122, i4 0"   --->   Operation 3726 'bitconcatenate' 'shl_ln1273_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3727 [1/1] (0.00ns)   --->   "%sext_ln1273_626 = sext i20 %shl_ln1273_363"   --->   Operation 3727 'sext' 'sext_ln1273_626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3728 [1/1] (0.80ns)   --->   "%r_V_2622 = sub i21 %sext_ln1273_624, i21 %sext_ln1273_626"   --->   Operation 3728 'sub' 'r_V_2622' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3729 [1/1] (0.00ns)   --->   "%mult_V_1572 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2622, i32 5, i32 20"   --->   Operation 3729 'partselect' 'mult_V_1572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3730 [1/1] (0.80ns)   --->   "%r_V_2623 = sub i20 %sext_ln1273_622, i20 %sext_ln1273_623"   --->   Operation 3730 'sub' 'r_V_2623' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3731 [1/1] (0.00ns)   --->   "%mult_V_1573 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2623, i32 5, i32 19"   --->   Operation 3731 'partselect' 'mult_V_1573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3732 [1/1] (0.00ns)   --->   "%sext_ln818_468 = sext i15 %mult_V_1573"   --->   Operation 3732 'sext' 'sext_ln818_468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3733 [1/1] (0.79ns)   --->   "%r_V_2624 = sub i19 %sext_ln1273_621, i19 %sext_ln1273_625"   --->   Operation 3733 'sub' 'r_V_2624' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3734 [1/1] (0.00ns)   --->   "%mult_V_1574 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2624, i32 5, i32 18"   --->   Operation 3734 'partselect' 'mult_V_1574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3735 [1/1] (0.00ns)   --->   "%sext_ln17_1311 = sext i14 %mult_V_1574" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3735 'sext' 'sext_ln17_1311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3736 [1/1] (0.80ns)   --->   "%r_V_2625 = sub i20 %sext_ln1273_620, i20 %sext_ln1273_622"   --->   Operation 3736 'sub' 'r_V_2625' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3737 [1/1] (0.00ns)   --->   "%mult_V_1575 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2625, i32 5, i32 19"   --->   Operation 3737 'partselect' 'mult_V_1575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3738 [1/1] (0.00ns)   --->   "%sext_ln818_470 = sext i15 %mult_V_1575"   --->   Operation 3738 'sext' 'sext_ln818_470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3739 [1/1] (0.00ns)   --->   "%sext_ln1273_627 = sext i16 %p_read_121"   --->   Operation 3739 'sext' 'sext_ln1273_627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3740 [1/1] (0.00ns)   --->   "%sext_ln1273_628 = sext i16 %p_read_121"   --->   Operation 3740 'sext' 'sext_ln1273_628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3741 [1/1] (0.00ns)   --->   "%shl_ln1273_364 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_121, i3 0"   --->   Operation 3741 'bitconcatenate' 'shl_ln1273_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3742 [1/1] (0.00ns)   --->   "%sext_ln1273_629 = sext i19 %shl_ln1273_364"   --->   Operation 3742 'sext' 'sext_ln1273_629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3743 [1/1] (0.80ns)   --->   "%r_V_2626 = sub i20 %sext_ln1273_627, i20 %sext_ln1273_629"   --->   Operation 3743 'sub' 'r_V_2626' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3744 [1/1] (0.00ns)   --->   "%mult_V_1576 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2626, i32 5, i32 19"   --->   Operation 3744 'partselect' 'mult_V_1576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3745 [1/1] (0.00ns)   --->   "%sext_ln818_471 = sext i15 %mult_V_1576"   --->   Operation 3745 'sext' 'sext_ln818_471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3746 [1/1] (0.00ns)   --->   "%mult_V_1577 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_121, i32 4, i32 15"   --->   Operation 3746 'partselect' 'mult_V_1577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3747 [1/1] (0.00ns)   --->   "%sext_ln17_1312 = sext i12 %mult_V_1577" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3747 'sext' 'sext_ln17_1312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3748 [1/1] (0.00ns)   --->   "%shl_ln1273_365 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_121, i2 0"   --->   Operation 3748 'bitconcatenate' 'shl_ln1273_365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3749 [1/1] (0.00ns)   --->   "%sext_ln1273_630 = sext i18 %shl_ln1273_365"   --->   Operation 3749 'sext' 'sext_ln1273_630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3750 [1/1] (0.79ns)   --->   "%r_V_2627 = sub i19 %sext_ln1273_628, i19 %sext_ln1273_630"   --->   Operation 3750 'sub' 'r_V_2627' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3751 [1/1] (0.00ns)   --->   "%mult_V_1578 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2627, i32 5, i32 18"   --->   Operation 3751 'partselect' 'mult_V_1578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3752 [1/1] (0.00ns)   --->   "%sext_ln17_1313 = sext i14 %mult_V_1578" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3752 'sext' 'sext_ln17_1313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3753 [1/1] (0.00ns)   --->   "%mult_V_1579 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_121, i32 3, i32 15"   --->   Operation 3753 'partselect' 'mult_V_1579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3754 [1/1] (0.00ns)   --->   "%sext_ln17_1314 = sext i13 %mult_V_1579" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3754 'sext' 'sext_ln17_1314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3755 [1/1] (0.79ns)   --->   "%r_V_2630 = sub i19 0, i19 %sext_ln1273_630"   --->   Operation 3755 'sub' 'r_V_2630' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3756 [1/1] (0.80ns)   --->   "%r_V_2628 = sub i19 %r_V_2630, i19 %sext_ln1273_628"   --->   Operation 3756 'sub' 'r_V_2628' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3757 [1/1] (0.00ns)   --->   "%mult_V_1580 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2628, i32 5, i32 18"   --->   Operation 3757 'partselect' 'mult_V_1580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3758 [1/1] (0.00ns)   --->   "%sext_ln17_1315 = sext i14 %mult_V_1580" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3758 'sext' 'sext_ln17_1315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3759 [1/1] (0.00ns)   --->   "%mult_V_1581 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %p_read_121, i32 2, i32 15"   --->   Operation 3759 'partselect' 'mult_V_1581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3760 [1/1] (0.00ns)   --->   "%sext_ln17_1316 = sext i14 %mult_V_1581" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3760 'sext' 'sext_ln17_1316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3761 [1/1] (0.79ns)   --->   "%r_V_2629 = add i19 %sext_ln1273_630, i19 %sext_ln1273_628"   --->   Operation 3761 'add' 'r_V_2629' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3762 [1/1] (0.00ns)   --->   "%mult_V_1582 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2629, i32 5, i32 18"   --->   Operation 3762 'partselect' 'mult_V_1582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3763 [1/1] (0.00ns)   --->   "%sext_ln818_472 = sext i14 %mult_V_1582"   --->   Operation 3763 'sext' 'sext_ln818_472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3764 [1/1] (0.00ns)   --->   "%mult_V_1583 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2630, i32 5, i32 18"   --->   Operation 3764 'partselect' 'mult_V_1583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3765 [1/1] (0.00ns)   --->   "%sext_ln17_1317 = sext i14 %mult_V_1583" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3765 'sext' 'sext_ln17_1317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3766 [1/1] (0.79ns)   --->   "%r_V_2631 = sub i19 %sext_ln1273_630, i19 %sext_ln1273_628"   --->   Operation 3766 'sub' 'r_V_2631' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3767 [1/1] (0.00ns)   --->   "%mult_V_1584 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2631, i32 5, i32 18"   --->   Operation 3767 'partselect' 'mult_V_1584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3768 [1/1] (0.00ns)   --->   "%sext_ln17_1318 = sext i14 %mult_V_1584" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3768 'sext' 'sext_ln17_1318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3769 [1/1] (0.00ns)   --->   "%mult_V_1585 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_121, i32 5, i32 15"   --->   Operation 3769 'partselect' 'mult_V_1585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3770 [1/1] (0.00ns)   --->   "%sext_ln17_1319 = sext i11 %mult_V_1585" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3770 'sext' 'sext_ln17_1319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3771 [1/1] (0.00ns)   --->   "%sext_ln1273_631 = sext i16 %p_read_120"   --->   Operation 3771 'sext' 'sext_ln1273_631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3772 [1/1] (0.00ns)   --->   "%sext_ln1273_632 = sext i16 %p_read_120"   --->   Operation 3772 'sext' 'sext_ln1273_632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3773 [1/1] (0.00ns)   --->   "%shl_ln1273_366 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_120, i2 0"   --->   Operation 3773 'bitconcatenate' 'shl_ln1273_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3774 [1/1] (0.00ns)   --->   "%sext_ln1273_633 = sext i18 %shl_ln1273_366"   --->   Operation 3774 'sext' 'sext_ln1273_633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3775 [1/1] (0.79ns)   --->   "%r_V_2632 = sub i19 0, i19 %sext_ln1273_633"   --->   Operation 3775 'sub' 'r_V_2632' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3776 [1/1] (0.00ns)   --->   "%mult_V_1586 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2632, i32 5, i32 18"   --->   Operation 3776 'partselect' 'mult_V_1586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3777 [1/1] (0.00ns)   --->   "%sext_ln17_1320 = sext i14 %mult_V_1586" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3777 'sext' 'sext_ln17_1320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3778 [1/1] (0.00ns)   --->   "%mult_V_1587 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_120, i32 4, i32 15"   --->   Operation 3778 'partselect' 'mult_V_1587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3779 [1/1] (0.00ns)   --->   "%sext_ln17_1321 = sext i12 %mult_V_1587" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3779 'sext' 'sext_ln17_1321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3780 [1/1] (0.79ns)   --->   "%r_V_2633 = sub i19 %sext_ln1273_633, i19 %sext_ln1273_632"   --->   Operation 3780 'sub' 'r_V_2633' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3781 [1/1] (0.00ns)   --->   "%mult_V_1588 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2633, i32 5, i32 18"   --->   Operation 3781 'partselect' 'mult_V_1588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3782 [1/1] (0.00ns)   --->   "%sext_ln17_1322 = sext i14 %mult_V_1588" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3782 'sext' 'sext_ln17_1322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3783 [1/1] (0.00ns)   --->   "%mult_V_1589 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_120, i32 5, i32 15"   --->   Operation 3783 'partselect' 'mult_V_1589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3784 [1/1] (0.00ns)   --->   "%sext_ln17_1323 = sext i11 %mult_V_1589" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3784 'sext' 'sext_ln17_1323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3785 [1/1] (0.00ns)   --->   "%sext_ln17_1324 = sext i11 %mult_V_1589" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3785 'sext' 'sext_ln17_1324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3786 [1/1] (0.00ns)   --->   "%shl_ln1273_367 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_120, i3 0"   --->   Operation 3786 'bitconcatenate' 'shl_ln1273_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3787 [1/1] (0.00ns)   --->   "%sext_ln1273_634 = sext i19 %shl_ln1273_367"   --->   Operation 3787 'sext' 'sext_ln1273_634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3788 [1/1] (0.80ns)   --->   "%r_V_2634 = sub i20 0, i20 %sext_ln1273_634"   --->   Operation 3788 'sub' 'r_V_2634' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3789 [1/1] (0.00ns)   --->   "%mult_V_1590 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2634, i32 5, i32 19"   --->   Operation 3789 'partselect' 'mult_V_1590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3790 [1/1] (0.78ns)   --->   "%r_V_2635 = sub i17 0, i17 %sext_ln1273_631"   --->   Operation 3790 'sub' 'r_V_2635' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3791 [1/1] (0.00ns)   --->   "%mult_V_1591 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2635, i32 5, i32 16"   --->   Operation 3791 'partselect' 'mult_V_1591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3792 [1/1] (0.00ns)   --->   "%sext_ln17_1325 = sext i12 %mult_V_1591" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3792 'sext' 'sext_ln17_1325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3793 [1/1] (0.00ns)   --->   "%shl_ln1273_368 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_120, i1 0"   --->   Operation 3793 'bitconcatenate' 'shl_ln1273_368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3794 [1/1] (0.00ns)   --->   "%sext_ln1273_635 = sext i17 %shl_ln1273_368"   --->   Operation 3794 'sext' 'sext_ln1273_635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3795 [1/1] (0.00ns)   --->   "%sext_ln1273_636 = sext i17 %shl_ln1273_368"   --->   Operation 3795 'sext' 'sext_ln1273_636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3796 [1/1] (0.80ns)   --->   "%r_V_2636 = sub i20 %sext_ln1273_636, i20 %sext_ln1273_634"   --->   Operation 3796 'sub' 'r_V_2636' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3797 [1/1] (0.00ns)   --->   "%mult_V_1592 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2636, i32 5, i32 19"   --->   Operation 3797 'partselect' 'mult_V_1592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3798 [1/1] (0.00ns)   --->   "%sext_ln818_475 = sext i15 %mult_V_1592"   --->   Operation 3798 'sext' 'sext_ln818_475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3799 [1/1] (0.79ns)   --->   "%r_V_2637 = add i19 %sext_ln1273_633, i19 %sext_ln1273_632"   --->   Operation 3799 'add' 'r_V_2637' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3800 [1/1] (0.00ns)   --->   "%mult_V_1593 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2637, i32 5, i32 18"   --->   Operation 3800 'partselect' 'mult_V_1593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3801 [1/1] (0.00ns)   --->   "%sext_ln17_1326 = sext i14 %mult_V_1593" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3801 'sext' 'sext_ln17_1326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3802 [1/1] (0.79ns)   --->   "%r_V_2638 = sub i19 %sext_ln1273_632, i19 %sext_ln1273_633"   --->   Operation 3802 'sub' 'r_V_2638' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3803 [1/1] (0.00ns)   --->   "%mult_V_1594 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2638, i32 5, i32 18"   --->   Operation 3803 'partselect' 'mult_V_1594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3804 [1/1] (0.00ns)   --->   "%sext_ln17_1327 = sext i14 %mult_V_1594" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3804 'sext' 'sext_ln17_1327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3805 [1/1] (0.79ns)   --->   "%r_V_2639 = sub i18 0, i18 %sext_ln1273_635"   --->   Operation 3805 'sub' 'r_V_2639' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3806 [1/1] (0.00ns)   --->   "%mult_V_1595 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2639, i32 5, i32 17"   --->   Operation 3806 'partselect' 'mult_V_1595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3807 [1/1] (0.00ns)   --->   "%sext_ln17_1328 = sext i13 %mult_V_1595" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3807 'sext' 'sext_ln17_1328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3808 [1/1] (0.00ns)   --->   "%sext_ln17_1329 = sext i13 %mult_V_1595" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3808 'sext' 'sext_ln17_1329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3809 [1/1] (0.00ns)   --->   "%mult_V_1596 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %p_read_120, i32 2, i32 15"   --->   Operation 3809 'partselect' 'mult_V_1596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3810 [1/1] (0.00ns)   --->   "%sext_ln17_1330 = sext i14 %mult_V_1596" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3810 'sext' 'sext_ln17_1330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3811 [1/1] (0.00ns)   --->   "%mult_V_1597 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_119, i32 5, i32 15"   --->   Operation 3811 'partselect' 'mult_V_1597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3812 [1/1] (0.00ns)   --->   "%sext_ln17_1331 = sext i11 %mult_V_1597" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3812 'sext' 'sext_ln17_1331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3813 [1/1] (0.00ns)   --->   "%sext_ln818_476 = sext i16 %p_read_119"   --->   Operation 3813 'sext' 'sext_ln818_476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3814 [1/1] (0.00ns)   --->   "%mult_V_1598 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_119, i32 4, i32 15"   --->   Operation 3814 'partselect' 'mult_V_1598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3815 [1/1] (0.00ns)   --->   "%sext_ln17_1332 = sext i12 %mult_V_1598" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3815 'sext' 'sext_ln17_1332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3816 [1/1] (0.00ns)   --->   "%shl_ln1273_369 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_119, i1 0"   --->   Operation 3816 'bitconcatenate' 'shl_ln1273_369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3817 [1/1] (0.00ns)   --->   "%sext_ln1273_637 = sext i17 %shl_ln1273_369"   --->   Operation 3817 'sext' 'sext_ln1273_637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3818 [1/1] (0.79ns)   --->   "%r_V_2640 = sub i18 0, i18 %sext_ln1273_637"   --->   Operation 3818 'sub' 'r_V_2640' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3819 [1/1] (0.00ns)   --->   "%mult_V_1599 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2640, i32 5, i32 17"   --->   Operation 3819 'partselect' 'mult_V_1599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3820 [1/1] (0.00ns)   --->   "%sext_ln17_1333 = sext i13 %mult_V_1599" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3820 'sext' 'sext_ln17_1333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3821 [1/1] (0.00ns)   --->   "%sext_ln17_1334 = sext i13 %mult_V_1599" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3821 'sext' 'sext_ln17_1334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3822 [1/1] (0.78ns)   --->   "%r_V_2641 = sub i17 0, i17 %sext_ln818_476"   --->   Operation 3822 'sub' 'r_V_2641' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3823 [1/1] (0.00ns)   --->   "%mult_V_1600 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2641, i32 5, i32 16"   --->   Operation 3823 'partselect' 'mult_V_1600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3824 [1/1] (0.00ns)   --->   "%sext_ln17_1335 = sext i12 %mult_V_1600" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3824 'sext' 'sext_ln17_1335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3825 [1/1] (0.00ns)   --->   "%sext_ln1273_638 = sext i16 %p_read_118"   --->   Operation 3825 'sext' 'sext_ln1273_638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3826 [1/1] (0.00ns)   --->   "%sext_ln1273_639 = sext i16 %p_read_118"   --->   Operation 3826 'sext' 'sext_ln1273_639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3827 [1/1] (0.00ns)   --->   "%shl_ln1273_370 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_118, i1 0"   --->   Operation 3827 'bitconcatenate' 'shl_ln1273_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3828 [1/1] (0.00ns)   --->   "%sext_ln1273_640 = sext i17 %shl_ln1273_370"   --->   Operation 3828 'sext' 'sext_ln1273_640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3829 [1/1] (0.00ns)   --->   "%sext_ln1273_641 = sext i17 %shl_ln1273_370"   --->   Operation 3829 'sext' 'sext_ln1273_641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3830 [1/1] (0.79ns)   --->   "%r_V_2642 = sub i18 0, i18 %sext_ln1273_641"   --->   Operation 3830 'sub' 'r_V_2642' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3831 [1/1] (0.00ns)   --->   "%mult_V_1601 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2642, i32 5, i32 17"   --->   Operation 3831 'partselect' 'mult_V_1601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3832 [1/1] (0.00ns)   --->   "%sext_ln17_1336 = sext i13 %mult_V_1601" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3832 'sext' 'sext_ln17_1336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3833 [1/1] (0.00ns)   --->   "%shl_ln1273_371 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_118, i3 0"   --->   Operation 3833 'bitconcatenate' 'shl_ln1273_371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3834 [1/1] (0.00ns)   --->   "%sext_ln1273_642 = sext i19 %shl_ln1273_371"   --->   Operation 3834 'sext' 'sext_ln1273_642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3835 [1/1] (0.80ns)   --->   "%r_V_2643 = sub i20 %sext_ln1273_638, i20 %sext_ln1273_642"   --->   Operation 3835 'sub' 'r_V_2643' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3836 [1/1] (0.00ns)   --->   "%mult_V_1602 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2643, i32 5, i32 19"   --->   Operation 3836 'partselect' 'mult_V_1602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3837 [1/1] (0.00ns)   --->   "%sext_ln818_477 = sext i15 %mult_V_1602"   --->   Operation 3837 'sext' 'sext_ln818_477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3838 [1/1] (0.00ns)   --->   "%shl_ln1273_372 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_118, i2 0"   --->   Operation 3838 'bitconcatenate' 'shl_ln1273_372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3839 [1/1] (0.00ns)   --->   "%sext_ln1273_643 = sext i18 %shl_ln1273_372"   --->   Operation 3839 'sext' 'sext_ln1273_643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3840 [1/1] (0.79ns)   --->   "%r_V_2649 = sub i19 0, i19 %sext_ln1273_643"   --->   Operation 3840 'sub' 'r_V_2649' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3841 [1/1] (0.80ns)   --->   "%r_V_2644 = sub i19 %r_V_2649, i19 %sext_ln1273_639"   --->   Operation 3841 'sub' 'r_V_2644' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3842 [1/1] (0.00ns)   --->   "%mult_V_1603 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2644, i32 5, i32 18"   --->   Operation 3842 'partselect' 'mult_V_1603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3843 [1/1] (0.00ns)   --->   "%mult_V_1604 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_118, i32 5, i32 15"   --->   Operation 3843 'partselect' 'mult_V_1604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3844 [1/1] (0.00ns)   --->   "%sext_ln17_1337 = sext i11 %mult_V_1604" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3844 'sext' 'sext_ln17_1337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3845 [1/1] (0.00ns)   --->   "%mult_V_1605 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_118, i32 4, i32 15"   --->   Operation 3845 'partselect' 'mult_V_1605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3846 [1/1] (0.00ns)   --->   "%sext_ln17_1338 = sext i12 %mult_V_1605" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3846 'sext' 'sext_ln17_1338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3847 [1/1] (0.79ns)   --->   "%r_V_2645 = sub i19 %sext_ln1273_639, i19 %sext_ln1273_643"   --->   Operation 3847 'sub' 'r_V_2645' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3848 [1/1] (0.00ns)   --->   "%mult_V_1606 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2645, i32 5, i32 18"   --->   Operation 3848 'partselect' 'mult_V_1606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3849 [1/1] (0.00ns)   --->   "%sext_ln17_1339 = sext i14 %mult_V_1606" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3849 'sext' 'sext_ln17_1339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3850 [1/1] (0.79ns)   --->   "%r_V_2646 = sub i19 %sext_ln1273_643, i19 %sext_ln1273_639"   --->   Operation 3850 'sub' 'r_V_2646' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3851 [1/1] (0.00ns)   --->   "%mult_V_1607 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2646, i32 5, i32 18"   --->   Operation 3851 'partselect' 'mult_V_1607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3852 [1/1] (0.00ns)   --->   "%sext_ln818_479 = sext i14 %mult_V_1607"   --->   Operation 3852 'sext' 'sext_ln818_479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3853 [1/1] (0.00ns)   --->   "%sext_ln17_1340 = sext i14 %mult_V_1607" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3853 'sext' 'sext_ln17_1340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3854 [1/1] (0.00ns)   --->   "%mult_V_1608 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_118, i32 3, i32 15"   --->   Operation 3854 'partselect' 'mult_V_1608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3855 [1/1] (0.00ns)   --->   "%sext_ln17_1341 = sext i13 %mult_V_1608" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3855 'sext' 'sext_ln17_1341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3856 [1/1] (0.79ns)   --->   "%r_V_2647 = add i19 %sext_ln1273_643, i19 %sext_ln1273_639"   --->   Operation 3856 'add' 'r_V_2647' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3857 [1/1] (0.00ns)   --->   "%mult_V_1609 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2647, i32 5, i32 18"   --->   Operation 3857 'partselect' 'mult_V_1609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3858 [1/1] (0.00ns)   --->   "%sext_ln17_1342 = sext i14 %mult_V_1609" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3858 'sext' 'sext_ln17_1342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3859 [1/1] (0.80ns)   --->   "%r_V_2648 = sub i20 %sext_ln1273_642, i20 %sext_ln1273_638"   --->   Operation 3859 'sub' 'r_V_2648' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3860 [1/1] (0.00ns)   --->   "%mult_V_1610 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2648, i32 5, i32 19"   --->   Operation 3860 'partselect' 'mult_V_1610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3861 [1/1] (0.00ns)   --->   "%mult_V_1611 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2649, i32 5, i32 18"   --->   Operation 3861 'partselect' 'mult_V_1611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3862 [1/1] (0.00ns)   --->   "%sext_ln17_1343 = sext i14 %mult_V_1611" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3862 'sext' 'sext_ln17_1343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3863 [1/1] (0.80ns)   --->   "%r_V_2650 = sub i20 %sext_ln1273_642, i20 %sext_ln1273_640"   --->   Operation 3863 'sub' 'r_V_2650' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3864 [1/1] (0.00ns)   --->   "%mult_V_1612 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2650, i32 5, i32 19"   --->   Operation 3864 'partselect' 'mult_V_1612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3865 [1/1] (0.00ns)   --->   "%sext_ln818_482 = sext i16 %p_read_117"   --->   Operation 3865 'sext' 'sext_ln818_482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3866 [1/1] (0.00ns)   --->   "%sext_ln818_483 = sext i16 %p_read_117"   --->   Operation 3866 'sext' 'sext_ln818_483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3867 [1/1] (0.00ns)   --->   "%mult_V_1613 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_117, i32 4, i32 15"   --->   Operation 3867 'partselect' 'mult_V_1613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3868 [1/1] (0.00ns)   --->   "%sext_ln17_1344 = sext i12 %mult_V_1613" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3868 'sext' 'sext_ln17_1344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3869 [1/1] (0.00ns)   --->   "%sext_ln17_1345 = sext i12 %mult_V_1613" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3869 'sext' 'sext_ln17_1345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3870 [1/1] (0.00ns)   --->   "%shl_ln1273_373 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_117, i2 0"   --->   Operation 3870 'bitconcatenate' 'shl_ln1273_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3871 [1/1] (0.00ns)   --->   "%sext_ln1273_644 = sext i18 %shl_ln1273_373"   --->   Operation 3871 'sext' 'sext_ln1273_644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3872 [1/1] (0.79ns)   --->   "%r_V_2651 = sub i19 0, i19 %sext_ln1273_644"   --->   Operation 3872 'sub' 'r_V_2651' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3873 [1/1] (0.00ns)   --->   "%mult_V_1614 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2651, i32 5, i32 18"   --->   Operation 3873 'partselect' 'mult_V_1614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3874 [1/1] (0.00ns)   --->   "%sext_ln17_1346 = sext i14 %mult_V_1614" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3874 'sext' 'sext_ln17_1346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3875 [1/1] (0.00ns)   --->   "%mult_V_1615 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_117, i32 3, i32 15"   --->   Operation 3875 'partselect' 'mult_V_1615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3876 [1/1] (0.00ns)   --->   "%sext_ln17_1347 = sext i13 %mult_V_1615" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3876 'sext' 'sext_ln17_1347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3877 [1/1] (0.00ns)   --->   "%mult_V_1616 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %p_read_117, i32 2, i32 15"   --->   Operation 3877 'partselect' 'mult_V_1616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3878 [1/1] (0.00ns)   --->   "%sext_ln17_1348 = sext i14 %mult_V_1616" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3878 'sext' 'sext_ln17_1348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3879 [1/1] (0.79ns)   --->   "%r_V_2652 = sub i19 %sext_ln1273_644, i19 %sext_ln818_483"   --->   Operation 3879 'sub' 'r_V_2652' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3880 [1/1] (0.00ns)   --->   "%mult_V_1617 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2652, i32 5, i32 18"   --->   Operation 3880 'partselect' 'mult_V_1617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3881 [1/1] (0.00ns)   --->   "%sext_ln17_1349 = sext i14 %mult_V_1617" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3881 'sext' 'sext_ln17_1349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3882 [1/1] (0.79ns)   --->   "%r_V_2653 = add i19 %sext_ln1273_644, i19 %sext_ln818_483"   --->   Operation 3882 'add' 'r_V_2653' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3883 [1/1] (0.00ns)   --->   "%mult_V_1618 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2653, i32 5, i32 18"   --->   Operation 3883 'partselect' 'mult_V_1618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3884 [1/1] (0.00ns)   --->   "%sext_ln818_484 = sext i14 %mult_V_1618"   --->   Operation 3884 'sext' 'sext_ln818_484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3885 [1/1] (0.00ns)   --->   "%sext_ln17_1350 = sext i14 %mult_V_1618" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3885 'sext' 'sext_ln17_1350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3886 [1/1] (0.00ns)   --->   "%shl_ln1273_374 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_117, i3 0"   --->   Operation 3886 'bitconcatenate' 'shl_ln1273_374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3887 [1/1] (0.00ns)   --->   "%sext_ln1273_645 = sext i19 %shl_ln1273_374"   --->   Operation 3887 'sext' 'sext_ln1273_645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3888 [1/1] (0.00ns)   --->   "%shl_ln1273_375 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_117, i1 0"   --->   Operation 3888 'bitconcatenate' 'shl_ln1273_375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3889 [1/1] (0.00ns)   --->   "%sext_ln1273_646 = sext i17 %shl_ln1273_375"   --->   Operation 3889 'sext' 'sext_ln1273_646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3890 [1/1] (0.00ns)   --->   "%sext_ln1273_647 = sext i17 %shl_ln1273_375"   --->   Operation 3890 'sext' 'sext_ln1273_647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3891 [1/1] (0.80ns)   --->   "%r_V_2654 = sub i20 %sext_ln1273_647, i20 %sext_ln1273_645"   --->   Operation 3891 'sub' 'r_V_2654' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3892 [1/1] (0.00ns)   --->   "%mult_V_1619 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2654, i32 5, i32 19"   --->   Operation 3892 'partselect' 'mult_V_1619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3893 [1/1] (0.00ns)   --->   "%sext_ln818_485 = sext i15 %mult_V_1619"   --->   Operation 3893 'sext' 'sext_ln818_485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3894 [1/1] (0.80ns)   --->   "%r_V_2655 = sub i20 %sext_ln1273_645, i20 %sext_ln1273_647"   --->   Operation 3894 'sub' 'r_V_2655' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3895 [1/1] (0.00ns)   --->   "%mult_V_1620 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2655, i32 5, i32 19"   --->   Operation 3895 'partselect' 'mult_V_1620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3896 [1/1] (0.00ns)   --->   "%sext_ln818_486 = sext i15 %mult_V_1620"   --->   Operation 3896 'sext' 'sext_ln818_486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3897 [1/1] (0.79ns)   --->   "%r_V_2656 = sub i18 0, i18 %sext_ln1273_646"   --->   Operation 3897 'sub' 'r_V_2656' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3898 [1/1] (0.00ns)   --->   "%mult_V_1621 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2656, i32 5, i32 17"   --->   Operation 3898 'partselect' 'mult_V_1621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3899 [1/1] (0.00ns)   --->   "%sext_ln17_1351 = sext i13 %mult_V_1621" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3899 'sext' 'sext_ln17_1351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3900 [1/1] (0.80ns)   --->   "%r_V_2657 = sub i20 %sext_ln818_482, i20 %sext_ln1273_645"   --->   Operation 3900 'sub' 'r_V_2657' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3901 [1/1] (0.00ns)   --->   "%mult_V_1622 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2657, i32 5, i32 19"   --->   Operation 3901 'partselect' 'mult_V_1622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3902 [1/1] (0.00ns)   --->   "%sext_ln818_487 = sext i15 %mult_V_1622"   --->   Operation 3902 'sext' 'sext_ln818_487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3903 [1/1] (0.79ns)   --->   "%r_V_2658 = sub i19 %sext_ln818_483, i19 %sext_ln1273_644"   --->   Operation 3903 'sub' 'r_V_2658' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3904 [1/1] (0.00ns)   --->   "%mult_V_1623 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2658, i32 5, i32 18"   --->   Operation 3904 'partselect' 'mult_V_1623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3905 [1/1] (0.00ns)   --->   "%sext_ln17_1352 = sext i14 %mult_V_1623" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3905 'sext' 'sext_ln17_1352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3906 [1/1] (0.80ns)   --->   "%r_V_2659 = sub i19 %r_V_2651, i19 %sext_ln818_483"   --->   Operation 3906 'sub' 'r_V_2659' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3907 [1/1] (0.00ns)   --->   "%mult_V_1624 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2659, i32 5, i32 18"   --->   Operation 3907 'partselect' 'mult_V_1624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3908 [1/1] (0.00ns)   --->   "%sext_ln818_488 = sext i14 %mult_V_1624"   --->   Operation 3908 'sext' 'sext_ln818_488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3909 [1/1] (0.00ns)   --->   "%sext_ln1273_648 = sext i16 %p_read_116"   --->   Operation 3909 'sext' 'sext_ln1273_648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3910 [1/1] (0.00ns)   --->   "%sext_ln1273_649 = sext i16 %p_read_116"   --->   Operation 3910 'sext' 'sext_ln1273_649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3911 [1/1] (0.78ns)   --->   "%r_V_2660 = sub i17 0, i17 %sext_ln1273_649"   --->   Operation 3911 'sub' 'r_V_2660' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3912 [1/1] (0.00ns)   --->   "%mult_V_1625 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2660, i32 5, i32 16"   --->   Operation 3912 'partselect' 'mult_V_1625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3913 [1/1] (0.00ns)   --->   "%sext_ln17_1353 = sext i12 %mult_V_1625" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3913 'sext' 'sext_ln17_1353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3914 [1/1] (0.00ns)   --->   "%shl_ln1273_376 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_116, i2 0"   --->   Operation 3914 'bitconcatenate' 'shl_ln1273_376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3915 [1/1] (0.00ns)   --->   "%sext_ln1273_650 = sext i18 %shl_ln1273_376"   --->   Operation 3915 'sext' 'sext_ln1273_650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3916 [1/1] (0.79ns)   --->   "%r_V_2661 = sub i19 0, i19 %sext_ln1273_650"   --->   Operation 3916 'sub' 'r_V_2661' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3917 [1/1] (0.00ns)   --->   "%mult_V_1626 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2661, i32 5, i32 18"   --->   Operation 3917 'partselect' 'mult_V_1626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3918 [1/1] (0.00ns)   --->   "%sext_ln17_1354 = sext i14 %mult_V_1626" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3918 'sext' 'sext_ln17_1354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3919 [1/1] (0.00ns)   --->   "%shl_ln1273_377 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_116, i1 0"   --->   Operation 3919 'bitconcatenate' 'shl_ln1273_377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3920 [1/1] (0.00ns)   --->   "%sext_ln1273_651 = sext i17 %shl_ln1273_377"   --->   Operation 3920 'sext' 'sext_ln1273_651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3921 [1/1] (0.79ns)   --->   "%r_V_2662 = sub i18 0, i18 %sext_ln1273_651"   --->   Operation 3921 'sub' 'r_V_2662' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3922 [1/1] (0.00ns)   --->   "%mult_V_1627 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2662, i32 5, i32 17"   --->   Operation 3922 'partselect' 'mult_V_1627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3923 [1/1] (0.00ns)   --->   "%sext_ln17_1355 = sext i13 %mult_V_1627" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3923 'sext' 'sext_ln17_1355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3924 [1/1] (0.79ns)   --->   "%r_V_2663 = sub i19 %sext_ln1273_648, i19 %sext_ln1273_650"   --->   Operation 3924 'sub' 'r_V_2663' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3925 [1/1] (0.00ns)   --->   "%mult_V_1628 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2663, i32 5, i32 18"   --->   Operation 3925 'partselect' 'mult_V_1628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3926 [1/1] (0.00ns)   --->   "%sext_ln17_1356 = sext i14 %mult_V_1628" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3926 'sext' 'sext_ln17_1356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3927 [1/1] (0.79ns)   --->   "%r_V_2664 = sub i19 %sext_ln1273_650, i19 %sext_ln1273_648"   --->   Operation 3927 'sub' 'r_V_2664' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3928 [1/1] (0.00ns)   --->   "%mult_V_1629 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2664, i32 5, i32 18"   --->   Operation 3928 'partselect' 'mult_V_1629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3929 [1/1] (0.00ns)   --->   "%sext_ln17_1357 = sext i14 %mult_V_1629" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3929 'sext' 'sext_ln17_1357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3930 [1/1] (0.80ns)   --->   "%r_V_2665 = sub i19 %r_V_2661, i19 %sext_ln1273_648"   --->   Operation 3930 'sub' 'r_V_2665' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3931 [1/1] (0.00ns)   --->   "%mult_V_1630 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2665, i32 5, i32 18"   --->   Operation 3931 'partselect' 'mult_V_1630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3932 [1/1] (0.00ns)   --->   "%sext_ln17_1358 = sext i14 %mult_V_1630" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3932 'sext' 'sext_ln17_1358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3933 [1/1] (0.00ns)   --->   "%mult_V_1631 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_116, i32 4, i32 15"   --->   Operation 3933 'partselect' 'mult_V_1631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3934 [1/1] (0.00ns)   --->   "%sext_ln17_1359 = sext i12 %mult_V_1631" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3934 'sext' 'sext_ln17_1359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3935 [1/1] (0.79ns)   --->   "%r_V_2666 = add i19 %sext_ln1273_650, i19 %sext_ln1273_648"   --->   Operation 3935 'add' 'r_V_2666' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3936 [1/1] (0.00ns)   --->   "%mult_V_1632 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2666, i32 5, i32 18"   --->   Operation 3936 'partselect' 'mult_V_1632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3937 [1/1] (0.00ns)   --->   "%sext_ln17_1360 = sext i14 %mult_V_1632" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3937 'sext' 'sext_ln17_1360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3938 [1/1] (0.00ns)   --->   "%mult_V_1633 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_116, i32 3, i32 15"   --->   Operation 3938 'partselect' 'mult_V_1633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3939 [1/1] (0.00ns)   --->   "%sext_ln17_1361 = sext i13 %mult_V_1633" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3939 'sext' 'sext_ln17_1361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3940 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813 = add i16 %sext_ln818_147, i16 %sext_ln818_162"   --->   Operation 3940 'add' 'add_ln813' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3941 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1914 = add i16 %add_ln813, i16 %sext_ln818_44"   --->   Operation 3941 'add' 'add_ln813_1914' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3942 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1915 = add i16 %sext_ln818_204, i16 %sext_ln818_318"   --->   Operation 3942 'add' 'add_ln813_1915' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3943 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1916 = add i16 %add_ln813_1915, i16 %sext_ln818_177"   --->   Operation 3943 'add' 'add_ln813_1916' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3944 [1/1] (0.77ns)   --->   "%add_ln813_1918 = add i16 %sext_ln818_446, i16 %sext_ln818_465"   --->   Operation 3944 'add' 'add_ln813_1918' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3945 [1/1] (0.76ns)   --->   "%add_ln813_1920 = add i15 %sext_ln17_552, i15 %sext_ln17_581"   --->   Operation 3945 'add' 'add_ln813_1920' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3946 [1/1] (0.00ns)   --->   "%sext_ln813_1130 = sext i15 %add_ln813_1920"   --->   Operation 3946 'sext' 'sext_ln813_1130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3947 [1/1] (0.76ns)   --->   "%add_ln813_1921 = add i15 %sext_ln17_629, i15 %sext_ln17_684"   --->   Operation 3947 'add' 'add_ln813_1921' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3948 [1/1] (0.00ns)   --->   "%sext_ln813_1131 = sext i15 %add_ln813_1921"   --->   Operation 3948 'sext' 'sext_ln813_1131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3949 [1/1] (0.77ns)   --->   "%add_ln813_1922 = add i16 %sext_ln813_1131, i16 %sext_ln813_1130"   --->   Operation 3949 'add' 'add_ln813_1922' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3950 [1/1] (0.76ns)   --->   "%add_ln813_1925 = add i15 %sext_ln17_801, i15 %sext_ln17_830"   --->   Operation 3950 'add' 'add_ln813_1925' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3951 [1/1] (0.00ns)   --->   "%sext_ln813_1132 = sext i15 %add_ln813_1925"   --->   Operation 3951 'sext' 'sext_ln813_1132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3952 [1/1] (0.77ns)   --->   "%add_ln813_1926 = add i16 %sext_ln813_1132, i16 %sext_ln818_158"   --->   Operation 3952 'add' 'add_ln813_1926' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3953 [1/1] (0.76ns)   --->   "%add_ln813_1930 = add i15 %sext_ln17_954, i15 %sext_ln17_1075"   --->   Operation 3953 'add' 'add_ln813_1930' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3954 [1/1] (0.76ns)   --->   "%add_ln813_1932 = add i15 %sext_ln17_1077, i15 %sext_ln17_1091"   --->   Operation 3954 'add' 'add_ln813_1932' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3955 [1/1] (0.00ns)   --->   "%sext_ln813_1135 = sext i15 %add_ln813_1932"   --->   Operation 3955 'sext' 'sext_ln813_1135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3956 [1/1] (0.76ns)   --->   "%add_ln813_1933 = add i15 %sext_ln17_1109, i15 %sext_ln17_1113"   --->   Operation 3956 'add' 'add_ln813_1933' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3957 [1/1] (0.00ns)   --->   "%sext_ln813_1136 = sext i15 %add_ln813_1933"   --->   Operation 3957 'sext' 'sext_ln813_1136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3958 [1/1] (0.77ns)   --->   "%add_ln813_1934 = add i16 %sext_ln813_1136, i16 %sext_ln813_1135"   --->   Operation 3958 'add' 'add_ln813_1934' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3959 [1/1] (0.76ns)   --->   "%add_ln813_1938 = add i15 %sext_ln17_1160, i15 %sext_ln17_1223"   --->   Operation 3959 'add' 'add_ln813_1938' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3960 [1/1] (0.75ns)   --->   "%add_ln813_1940 = add i14 %sext_ln17_543, i14 %sext_ln17_540"   --->   Operation 3960 'add' 'add_ln813_1940' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3961 [1/1] (0.75ns)   --->   "%add_ln813_1943 = add i14 %sext_ln17_661, i14 %sext_ln17_674"   --->   Operation 3961 'add' 'add_ln813_1943' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3962 [1/1] (0.00ns)   --->   "%sext_ln813_1140 = sext i14 %add_ln813_1943"   --->   Operation 3962 'sext' 'sext_ln813_1140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3963 [1/1] (0.76ns)   --->   "%add_ln813_1944 = add i15 %sext_ln813_1140, i15 %sext_ln17_641"   --->   Operation 3963 'add' 'add_ln813_1944' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3964 [1/1] (0.75ns)   --->   "%add_ln813_1945 = add i14 %sext_ln17_698, i14 %sext_ln17_809"   --->   Operation 3964 'add' 'add_ln813_1945' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3965 [1/1] (0.00ns)   --->   "%sext_ln813_1142 = sext i14 %add_ln813_1945"   --->   Operation 3965 'sext' 'sext_ln813_1142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3966 [1/1] (0.75ns)   --->   "%add_ln813_1946 = add i14 %sext_ln17_876, i14 %sext_ln17_984"   --->   Operation 3966 'add' 'add_ln813_1946' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3967 [1/1] (0.00ns)   --->   "%sext_ln813_1143 = sext i14 %add_ln813_1946"   --->   Operation 3967 'sext' 'sext_ln813_1143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3968 [1/1] (0.76ns)   --->   "%add_ln813_1947 = add i15 %sext_ln813_1143, i15 %sext_ln813_1142"   --->   Operation 3968 'add' 'add_ln813_1947' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3969 [1/1] (0.75ns)   --->   "%add_ln813_1950 = add i14 %sext_ln17_1198, i14 %sext_ln17_570"   --->   Operation 3969 'add' 'add_ln813_1950' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3970 [1/1] (0.74ns)   --->   "%add_ln813_1952 = add i13 %sext_ln17_657, i13 %sext_ln17_869"   --->   Operation 3970 'add' 'add_ln813_1952' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3971 [1/1] (0.00ns)   --->   "%sext_ln813_1146 = sext i13 %add_ln813_1952"   --->   Operation 3971 'sext' 'sext_ln813_1146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3972 [1/1] (0.75ns)   --->   "%add_ln813_1953 = add i14 %sext_ln813_1146, i14 %sext_ln17_602"   --->   Operation 3972 'add' 'add_ln813_1953' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3973 [1/1] (0.74ns)   --->   "%add_ln813_1955 = add i13 %sext_ln17_1173, i13 %sext_ln17_1200"   --->   Operation 3973 'add' 'add_ln813_1955' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3974 [1/1] (0.00ns)   --->   "%sext_ln813_1149 = sext i13 %add_ln813_1955"   --->   Operation 3974 'sext' 'sext_ln813_1149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3975 [1/1] (0.75ns)   --->   "%add_ln813_1956 = add i14 %sext_ln813_1149, i14 %sext_ln17_1019"   --->   Operation 3975 'add' 'add_ln813_1956' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3976 [1/1] (0.74ns)   --->   "%add_ln813_1957 = add i13 %sext_ln17_1261, i13 %sext_ln17_1279"   --->   Operation 3976 'add' 'add_ln813_1957' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3977 [1/1] (0.00ns)   --->   "%sext_ln813_1151 = sext i13 %add_ln813_1957"   --->   Operation 3977 'sext' 'sext_ln813_1151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3978 [1/1] (0.73ns)   --->   "%add_ln813_1958 = add i12 %sext_ln17_749, i12 %sext_ln17_1236"   --->   Operation 3978 'add' 'add_ln813_1958' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3979 [1/1] (0.00ns)   --->   "%sext_ln813_1152 = sext i12 %add_ln813_1958"   --->   Operation 3979 'sext' 'sext_ln813_1152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3980 [1/1] (0.75ns)   --->   "%add_ln813_1959 = add i14 %sext_ln813_1152, i14 %sext_ln813_1151"   --->   Operation 3980 'add' 'add_ln813_1959' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3981 [1/1] (0.77ns)   --->   "%add_ln813_1964 = add i16 %sext_ln818_46, i16 %sext_ln818_152"   --->   Operation 3981 'add' 'add_ln813_1964' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3982 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1965 = add i16 %sext_ln818_391, i16 %sext_ln818_420"   --->   Operation 3982 'add' 'add_ln813_1965' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3983 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1966 = add i16 %add_ln813_1965, i16 %sext_ln818_340"   --->   Operation 3983 'add' 'add_ln813_1966' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3984 [1/1] (0.76ns)   --->   "%add_ln813_1968 = add i15 %sext_ln17_565, i15 %sext_ln17_527"   --->   Operation 3984 'add' 'add_ln813_1968' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3985 [1/1] (0.76ns)   --->   "%add_ln813_1970 = add i15 %sext_ln17_714, i15 %sext_ln17_721"   --->   Operation 3985 'add' 'add_ln813_1970' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3986 [1/1] (0.76ns)   --->   "%add_ln813_1976 = add i15 %sext_ln17_975, i15 %sext_ln17_1035"   --->   Operation 3986 'add' 'add_ln813_1976' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3987 [1/1] (0.76ns)   --->   "%add_ln813_1979 = add i15 %sext_ln17_1163, i15 %sext_ln17_1167"   --->   Operation 3987 'add' 'add_ln813_1979' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3988 [1/1] (0.76ns)   --->   "%add_ln813_1981 = add i15 %sext_ln17_1194, i15 %sext_ln17_1202"   --->   Operation 3988 'add' 'add_ln813_1981' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3989 [1/1] (0.76ns)   --->   "%add_ln813_1986 = add i15 %sext_ln17_1244, i15 %sext_ln17_1297"   --->   Operation 3989 'add' 'add_ln813_1986' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3990 [1/1] (0.75ns)   --->   "%add_ln813_1987 = add i14 %sext_ln17_630, i14 %sext_ln17_682"   --->   Operation 3990 'add' 'add_ln813_1987' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3991 [1/1] (0.00ns)   --->   "%sext_ln813_1162 = sext i14 %add_ln813_1987"   --->   Operation 3991 'sext' 'sext_ln813_1162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3992 [1/1] (0.76ns)   --->   "%add_ln813_1988 = add i15 %sext_ln813_1162, i15 %sext_ln17_610"   --->   Operation 3992 'add' 'add_ln813_1988' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3993 [1/1] (0.75ns)   --->   "%add_ln813_1990 = add i14 %sext_ln17_839, i14 %sext_ln17_965"   --->   Operation 3993 'add' 'add_ln813_1990' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3994 [1/1] (0.00ns)   --->   "%sext_ln813_1164 = sext i14 %add_ln813_1990"   --->   Operation 3994 'sext' 'sext_ln813_1164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3995 [1/1] (0.76ns)   --->   "%add_ln813_1991 = add i15 %sext_ln813_1164, i15 %sext_ln17_742"   --->   Operation 3995 'add' 'add_ln813_1991' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3996 [1/1] (0.75ns)   --->   "%add_ln813_1992 = add i14 %sext_ln17_1264, i14 %sext_ln17_1291"   --->   Operation 3996 'add' 'add_ln813_1992' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3997 [1/1] (0.00ns)   --->   "%sext_ln813_1166 = sext i14 %add_ln813_1992"   --->   Operation 3997 'sext' 'sext_ln813_1166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3998 [1/1] (0.76ns)   --->   "%add_ln813_1993 = add i15 %sext_ln813_1166, i15 %sext_ln17_1079"   --->   Operation 3998 'add' 'add_ln813_1993' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3999 [1/1] (0.74ns)   --->   "%add_ln813_1996 = add i13 %sext_ln17_788, i13 %sext_ln17_803"   --->   Operation 3999 'add' 'add_ln813_1996' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4000 [1/1] (0.00ns)   --->   "%sext_ln813_1168 = sext i13 %add_ln813_1996"   --->   Operation 4000 'sext' 'sext_ln813_1168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4001 [1/1] (0.75ns)   --->   "%add_ln813_1997 = add i14 %sext_ln813_1168, i14 %sext_ln17_781"   --->   Operation 4001 'add' 'add_ln813_1997' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4002 [1/1] (0.74ns)   --->   "%add_ln813_1998 = add i13 %sext_ln17_922, i13 %sext_ln17_982"   --->   Operation 4002 'add' 'add_ln813_1998' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4003 [1/1] (0.00ns)   --->   "%sext_ln813_1170 = sext i13 %add_ln813_1998"   --->   Operation 4003 'sext' 'sext_ln813_1170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4004 [1/1] (0.75ns)   --->   "%add_ln813_1999 = add i14 %sext_ln813_1170, i14 %sext_ln17_914"   --->   Operation 4004 'add' 'add_ln813_1999' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4005 [1/1] (0.74ns)   --->   "%add_ln813_2001 = add i13 %sext_ln17_1255, i13 %sext_ln17_1279"   --->   Operation 4005 'add' 'add_ln813_2001' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4006 [1/1] (0.00ns)   --->   "%sext_ln813_1173 = sext i13 %add_ln813_2001"   --->   Operation 4006 'sext' 'sext_ln813_1173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4007 [1/1] (0.75ns)   --->   "%add_ln813_2002 = add i14 %sext_ln813_1173, i14 %sext_ln17_1143"   --->   Operation 4007 'add' 'add_ln813_2002' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4008 [1/1] (0.00ns)   --->   "%sext_ln813_1174 = sext i14 %add_ln813_2002"   --->   Operation 4008 'sext' 'sext_ln813_1174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4009 [1/1] (0.73ns)   --->   "%add_ln813_2003 = add i12 %sext_ln17_624, i12 %sext_ln17_1156"   --->   Operation 4009 'add' 'add_ln813_2003' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4010 [1/1] (0.00ns)   --->   "%sext_ln813_1175 = sext i12 %add_ln813_2003"   --->   Operation 4010 'sext' 'sext_ln813_1175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4011 [1/1] (0.74ns)   --->   "%add_ln813_2004 = add i13 %sext_ln813_1175, i13 %sext_ln17_620"   --->   Operation 4011 'add' 'add_ln813_2004' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4012 [1/1] (0.00ns)   --->   "%sext_ln813_1176 = sext i13 %add_ln813_2004"   --->   Operation 4012 'sext' 'sext_ln813_1176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4013 [1/1] (0.76ns)   --->   "%add_ln813_2005 = add i15 %sext_ln813_1176, i15 %sext_ln813_1174"   --->   Operation 4013 'add' 'add_ln813_2005' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4014 [1/1] (0.77ns)   --->   "%add_ln813_2009 = add i16 %sext_ln818_150, i16 %sext_ln818_189"   --->   Operation 4014 'add' 'add_ln813_2009' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4015 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2010 = add i16 %sext_ln818_214, i16 %sext_ln818_252"   --->   Operation 4015 'add' 'add_ln813_2010' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4016 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2011 = add i16 %add_ln813_2010, i16 %sext_ln818_199"   --->   Operation 4016 'add' 'add_ln813_2011' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4017 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2013 = add i16 %sext_ln818_322, i16 %sext_ln818_329"   --->   Operation 4017 'add' 'add_ln813_2013' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4018 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2014 = add i16 %sext_ln818_466, i16 %sext_ln818_22"   --->   Operation 4018 'add' 'add_ln813_2014' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4019 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2015 = add i16 %add_ln813_2014, i16 %sext_ln818_383"   --->   Operation 4019 'add' 'add_ln813_2015' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4020 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2016 = add i16 %add_ln813_2015, i16 %add_ln813_2013"   --->   Operation 4020 'add' 'add_ln813_2016' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4021 [1/1] (0.76ns)   --->   "%add_ln813_2018 = add i15 %sext_ln17_597, i15 %sext_ln17_605"   --->   Operation 4021 'add' 'add_ln813_2018' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4022 [1/1] (0.76ns)   --->   "%add_ln813_2019 = add i15 %sext_ln17_679, i15 %sext_ln17_689"   --->   Operation 4022 'add' 'add_ln813_2019' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4023 [1/1] (0.00ns)   --->   "%sext_ln813_1179 = sext i15 %add_ln813_2019"   --->   Operation 4023 'sext' 'sext_ln813_1179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4024 [1/1] (0.77ns)   --->   "%add_ln813_2020 = add i16 %sext_ln813_1179, i16 %sext_ln818_82"   --->   Operation 4024 'add' 'add_ln813_2020' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4025 [1/1] (0.76ns)   --->   "%add_ln813_2022 = add i15 %sext_ln17_740, i15 %sext_ln17_821"   --->   Operation 4025 'add' 'add_ln813_2022' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4026 [1/1] (0.76ns)   --->   "%add_ln813_2024 = add i15 %sext_ln17_1013, i15 %sext_ln17_1023"   --->   Operation 4026 'add' 'add_ln813_2024' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4027 [1/1] (0.00ns)   --->   "%sext_ln813_1181 = sext i15 %add_ln813_2024"   --->   Operation 4027 'sext' 'sext_ln813_1181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4028 [1/1] (0.77ns)   --->   "%add_ln813_2025 = add i16 %sext_ln813_1181, i16 %sext_ln818_257"   --->   Operation 4028 'add' 'add_ln813_2025' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4029 [1/1] (0.76ns)   --->   "%add_ln813_2029 = add i15 %sext_ln17_1076, i15 %sext_ln17_1221"   --->   Operation 4029 'add' 'add_ln813_2029' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4030 [1/1] (0.76ns)   --->   "%add_ln813_2030 = add i15 %sext_ln17_1256, i15 %sext_ln17_542"   --->   Operation 4030 'add' 'add_ln813_2030' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4031 [1/1] (0.75ns)   --->   "%add_ln813_2033 = add i14 %sext_ln17_619, i14 %sext_ln17_630"   --->   Operation 4031 'add' 'add_ln813_2033' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4032 [1/1] (0.00ns)   --->   "%sext_ln813_1184 = sext i14 %add_ln813_2033"   --->   Operation 4032 'sext' 'sext_ln813_1184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4033 [1/1] (0.76ns)   --->   "%add_ln813_2034 = add i15 %sext_ln813_1184, i15 %sext_ln17_563"   --->   Operation 4033 'add' 'add_ln813_2034' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4034 [1/1] (0.75ns)   --->   "%add_ln813_2035 = add i14 %sext_ln17_700, i14 %sext_ln17_1122"   --->   Operation 4034 'add' 'add_ln813_2035' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4035 [1/1] (0.00ns)   --->   "%sext_ln813_1186 = sext i14 %add_ln813_2035"   --->   Operation 4035 'sext' 'sext_ln813_1186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4036 [1/1] (0.76ns)   --->   "%add_ln813_2036 = add i15 %sext_ln813_1186, i15 %sext_ln17_641"   --->   Operation 4036 'add' 'add_ln813_2036' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4037 [1/1] (0.75ns)   --->   "%add_ln813_2039 = add i14 %sext_ln17_1191, i14 %sext_ln17_945"   --->   Operation 4037 'add' 'add_ln813_2039' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4038 [1/1] (0.00ns)   --->   "%sext_ln813_1188 = sext i14 %add_ln813_2039"   --->   Operation 4038 'sext' 'sext_ln813_1188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4039 [1/1] (0.74ns)   --->   "%add_ln813_2040 = add i13 %sext_ln17_1269, i13 %sext_ln17_1312"   --->   Operation 4039 'add' 'add_ln813_2040' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4040 [1/1] (0.00ns)   --->   "%sext_ln813_1189 = sext i13 %add_ln813_2040"   --->   Operation 4040 'sext' 'sext_ln813_1189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4041 [1/1] (0.75ns)   --->   "%add_ln813_2041 = add i14 %sext_ln813_1189, i14 %sext_ln17_1000"   --->   Operation 4041 'add' 'add_ln813_2041' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4042 [1/1] (0.00ns)   --->   "%sext_ln813_1190 = sext i14 %add_ln813_2041"   --->   Operation 4042 'sext' 'sext_ln813_1190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4043 [1/1] (0.76ns)   --->   "%add_ln813_2042 = add i15 %sext_ln813_1190, i15 %sext_ln813_1188"   --->   Operation 4043 'add' 'add_ln813_2042' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4044 [1/1] (0.73ns)   --->   "%add_ln813_2043 = add i12 %sext_ln17_753, i12 %sext_ln17_812"   --->   Operation 4044 'add' 'add_ln813_2043' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4045 [1/1] (0.00ns)   --->   "%sext_ln813_1192 = sext i12 %add_ln813_2043"   --->   Operation 4045 'sext' 'sext_ln813_1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4046 [1/1] (0.74ns)   --->   "%add_ln813_2044 = add i13 %sext_ln813_1192, i13 %sext_ln17_535"   --->   Operation 4046 'add' 'add_ln813_2044' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4047 [1/1] (0.00ns)   --->   "%sext_ln813_1193 = sext i13 %add_ln813_2044"   --->   Operation 4047 'sext' 'sext_ln813_1193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4048 [1/1] (0.73ns)   --->   "%add_ln813_2045 = add i12 %sext_ln17_1133, i12 %sext_ln17_1144"   --->   Operation 4048 'add' 'add_ln813_2045' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4049 [1/1] (0.00ns)   --->   "%sext_ln813_1194 = sext i12 %add_ln813_2045"   --->   Operation 4049 'sext' 'sext_ln813_1194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4050 [1/1] (0.74ns)   --->   "%add_ln813_2046 = add i13 %sext_ln813_1194, i13 %sext_ln17_1032"   --->   Operation 4050 'add' 'add_ln813_2046' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4051 [1/1] (0.00ns)   --->   "%sext_ln813_1195 = sext i13 %add_ln813_2046"   --->   Operation 4051 'sext' 'sext_ln813_1195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4052 [1/1] (0.75ns)   --->   "%add_ln813_2047 = add i14 %sext_ln813_1195, i14 %sext_ln813_1193"   --->   Operation 4052 'add' 'add_ln813_2047' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4053 [1/1] (0.77ns)   --->   "%add_ln813_2051 = add i16 %sext_ln818_34, i16 %sext_ln818_151"   --->   Operation 4053 'add' 'add_ln813_2051' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4054 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2052 = add i16 %sext_ln818_315, i16 %sext_ln818_330"   --->   Operation 4054 'add' 'add_ln813_2052' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4055 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2053 = add i16 %add_ln813_2052, i16 %sext_ln818_268"   --->   Operation 4055 'add' 'add_ln813_2053' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4056 [1/1] (0.77ns)   --->   "%add_ln813_2055 = add i16 %sext_ln818_419, i16 %sext_ln818_438"   --->   Operation 4056 'add' 'add_ln813_2055' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4057 [1/1] (0.76ns)   --->   "%add_ln813_2057 = add i15 %sext_ln17_536, i15 %sext_ln17_527"   --->   Operation 4057 'add' 'add_ln813_2057' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4058 [1/1] (0.00ns)   --->   "%sext_ln813_1197 = sext i15 %add_ln813_2057"   --->   Operation 4058 'sext' 'sext_ln813_1197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4059 [1/1] (0.77ns)   --->   "%add_ln813_2058 = add i16 %sext_ln813_1197, i16 %sext_ln818_461"   --->   Operation 4059 'add' 'add_ln813_2058' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4060 [1/1] (0.76ns)   --->   "%add_ln813_2061 = add i15 %sext_ln17_552, i15 %sext_ln17_564"   --->   Operation 4060 'add' 'add_ln813_2061' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4061 [1/1] (0.76ns)   --->   "%add_ln813_2062 = add i15 %sext_ln17_722, i15 %sext_ln17_778"   --->   Operation 4061 'add' 'add_ln813_2062' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4062 [1/1] (0.76ns)   --->   "%add_ln813_2065 = add i15 %sext_ln17_820, i15 %sext_ln17_952"   --->   Operation 4062 'add' 'add_ln813_2065' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4063 [1/1] (0.76ns)   --->   "%add_ln813_2067 = add i15 %sext_ln17_1033, i15 %sext_ln17_1077"   --->   Operation 4063 'add' 'add_ln813_2067' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4064 [1/1] (0.00ns)   --->   "%sext_ln813_1201 = sext i15 %add_ln813_2067"   --->   Operation 4064 'sext' 'sext_ln813_1201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4065 [1/1] (0.77ns)   --->   "%add_ln813_2068 = add i16 %sext_ln813_1201, i16 %sext_ln818_274"   --->   Operation 4065 'add' 'add_ln813_2068' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4066 [1/1] (0.76ns)   --->   "%add_ln813_2072 = add i15 %sext_ln17_1103, i15 %sext_ln17_1184"   --->   Operation 4066 'add' 'add_ln813_2072' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4067 [1/1] (0.76ns)   --->   "%add_ln813_2073 = add i15 %sext_ln17_1313, i15 %sext_ln17_544"   --->   Operation 4067 'add' 'add_ln813_2073' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4068 [1/1] (0.75ns)   --->   "%add_ln813_2076 = add i14 %sext_ln17_623, i14 %sext_ln17_681"   --->   Operation 4068 'add' 'add_ln813_2076' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4069 [1/1] (0.00ns)   --->   "%sext_ln813_1204 = sext i14 %add_ln813_2076"   --->   Operation 4069 'sext' 'sext_ln813_1204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4070 [1/1] (0.76ns)   --->   "%add_ln813_2077 = add i15 %sext_ln813_1204, i15 %sext_ln17_618"   --->   Operation 4070 'add' 'add_ln813_2077' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4071 [1/1] (0.00ns)   --->   "%sext_ln813_1205 = sext i15 %add_ln813_2077"   --->   Operation 4071 'sext' 'sext_ln813_1205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4072 [1/1] (0.75ns)   --->   "%add_ln813_2078 = add i14 %sext_ln17_1058, i14 %sext_ln17_1084"   --->   Operation 4072 'add' 'add_ln813_2078' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4073 [1/1] (0.00ns)   --->   "%sext_ln813_1206 = sext i14 %add_ln813_2078"   --->   Operation 4073 'sext' 'sext_ln813_1206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4074 [1/1] (0.76ns)   --->   "%add_ln813_2079 = add i15 %sext_ln813_1206, i15 %sext_ln17_805"   --->   Operation 4074 'add' 'add_ln813_2079' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4075 [1/1] (0.00ns)   --->   "%sext_ln813_1207 = sext i15 %add_ln813_2079"   --->   Operation 4075 'sext' 'sext_ln813_1207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4076 [1/1] (0.77ns)   --->   "%add_ln813_2080 = add i16 %sext_ln813_1207, i16 %sext_ln813_1205"   --->   Operation 4076 'add' 'add_ln813_2080' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4077 [1/1] (0.75ns)   --->   "%add_ln813_2082 = add i14 %sext_ln17_1242, i14 %sext_ln17_1306"   --->   Operation 4077 'add' 'add_ln813_2082' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4078 [1/1] (0.00ns)   --->   "%sext_ln813_1208 = sext i14 %add_ln813_2082"   --->   Operation 4078 'sext' 'sext_ln813_1208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4079 [1/1] (0.74ns)   --->   "%add_ln813_2083 = add i13 %sext_ln17_640, i13 %sext_ln17_788"   --->   Operation 4079 'add' 'add_ln813_2083' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4080 [1/1] (0.00ns)   --->   "%sext_ln813_1209 = sext i13 %add_ln813_2083"   --->   Operation 4080 'sext' 'sext_ln813_1209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4081 [1/1] (0.75ns)   --->   "%add_ln813_2084 = add i14 %sext_ln813_1209, i14 %sext_ln17_580"   --->   Operation 4081 'add' 'add_ln813_2084' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4082 [1/1] (0.00ns)   --->   "%sext_ln813_1210 = sext i14 %add_ln813_2084"   --->   Operation 4082 'sext' 'sext_ln813_1210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4083 [1/1] (0.76ns)   --->   "%add_ln813_2085 = add i15 %sext_ln813_1210, i15 %sext_ln813_1208"   --->   Operation 4083 'add' 'add_ln813_2085' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4084 [1/1] (0.74ns)   --->   "%add_ln813_2086 = add i13 %sext_ln17_921, i13 %sext_ln17_924"   --->   Operation 4084 'add' 'add_ln813_2086' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4085 [1/1] (0.00ns)   --->   "%sext_ln813_1212 = sext i13 %add_ln813_2086"   --->   Operation 4085 'sext' 'sext_ln813_1212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4086 [1/1] (0.75ns)   --->   "%add_ln813_2087 = add i14 %sext_ln813_1212, i14 %sext_ln17_891"   --->   Operation 4086 'add' 'add_ln813_2087' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4087 [1/1] (0.00ns)   --->   "%sext_ln813_1213 = sext i14 %add_ln813_2087"   --->   Operation 4087 'sext' 'sext_ln813_1213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4088 [1/1] (0.74ns)   --->   "%add_ln813_2088 = add i13 %sext_ln17_1269, i13 %sext_ln17_607"   --->   Operation 4088 'add' 'add_ln813_2088' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4089 [1/1] (0.00ns)   --->   "%sext_ln813_1214 = sext i13 %add_ln813_2088"   --->   Operation 4089 'sext' 'sext_ln813_1214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4090 [1/1] (0.75ns)   --->   "%add_ln813_2089 = add i14 %sext_ln813_1214, i14 %sext_ln17_1201"   --->   Operation 4090 'add' 'add_ln813_2089' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4091 [1/1] (0.00ns)   --->   "%sext_ln813_1215 = sext i14 %add_ln813_2089"   --->   Operation 4091 'sext' 'sext_ln813_1215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4092 [1/1] (0.76ns)   --->   "%add_ln813_2090 = add i15 %sext_ln813_1215, i15 %sext_ln813_1213"   --->   Operation 4092 'add' 'add_ln813_2090' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4093 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2094 = add i16 %sext_ln818_66, i16 %sext_ln818_100"   --->   Operation 4093 'add' 'add_ln813_2094' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4094 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2095 = add i16 %add_ln813_2094, i16 %sext_ln818_41"   --->   Operation 4094 'add' 'add_ln813_2095' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4095 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2096 = add i16 %sext_ln818_153, i16 %sext_ln818_254"   --->   Operation 4095 'add' 'add_ln813_2096' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4096 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2097 = add i16 %add_ln813_2096, i16 %sext_ln818_138"   --->   Operation 4096 'add' 'add_ln813_2097' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4097 [1/1] (0.77ns)   --->   "%add_ln813_2099 = add i16 %sext_ln818_323, i16 %sext_ln818_366"   --->   Operation 4097 'add' 'add_ln813_2099' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4098 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2100 = add i16 %add_ln813_2099, i16 %sext_ln818_276"   --->   Operation 4098 'add' 'add_ln813_2100' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4099 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2101 = add i16 %sext_ln818_461, i16 %sext_ln818_471"   --->   Operation 4099 'add' 'add_ln813_2101' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4100 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2102 = add i16 %add_ln813_2101, i16 %sext_ln818_408"   --->   Operation 4100 'add' 'add_ln813_2102' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4101 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2103 = add i16 %add_ln813_2102, i16 %add_ln813_2100"   --->   Operation 4101 'add' 'add_ln813_2103' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4102 [1/1] (0.76ns)   --->   "%add_ln813_2105 = add i15 %sext_ln17_528, i15 %sext_ln17_605"   --->   Operation 4102 'add' 'add_ln813_2105' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4103 [1/1] (0.76ns)   --->   "%add_ln813_2107 = add i15 %sext_ln17_664, i15 %sext_ln17_690"   --->   Operation 4103 'add' 'add_ln813_2107' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4104 [1/1] (0.00ns)   --->   "%sext_ln813_1218 = sext i15 %add_ln813_2107"   --->   Operation 4104 'sext' 'sext_ln813_1218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4105 [1/1] (0.77ns)   --->   "%add_ln813_2108 = add i16 %sext_ln813_1218, i16 %sext_ln818_72"   --->   Operation 4105 'add' 'add_ln813_2108' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4106 [1/1] (0.76ns)   --->   "%add_ln813_2110 = add i15 %sext_ln17_743, i15 %sext_ln17_778"   --->   Operation 4106 'add' 'add_ln813_2110' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4107 [1/1] (0.76ns)   --->   "%add_ln813_2112 = add i15 %sext_ln17_796, i15 %sext_ln17_806"   --->   Operation 4107 'add' 'add_ln813_2112' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4108 [1/1] (0.76ns)   --->   "%add_ln813_2113 = add i15 %sext_ln17_845, i15 %sext_ln17_864"   --->   Operation 4108 'add' 'add_ln813_2113' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4109 [1/1] (0.76ns)   --->   "%add_ln813_2118 = add i15 %sext_ln17_983, i15 %sext_ln17_1026"   --->   Operation 4109 'add' 'add_ln813_2118' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4110 [1/1] (0.76ns)   --->   "%add_ln813_2120 = add i15 %sext_ln17_1043, i15 %sext_ln17_1124"   --->   Operation 4110 'add' 'add_ln813_2120' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4111 [1/1] (0.76ns)   --->   "%add_ln813_2123 = add i15 %sext_ln17_1175, i15 %sext_ln17_1192"   --->   Operation 4111 'add' 'add_ln813_2123' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4112 [1/1] (0.76ns)   --->   "%add_ln813_2125 = add i15 %sext_ln17_1263, i15 %sext_ln17_563"   --->   Operation 4112 'add' 'add_ln813_2125' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4113 [1/1] (0.00ns)   --->   "%sext_ln813_1225 = sext i15 %add_ln813_2125"   --->   Operation 4113 'sext' 'sext_ln813_1225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4114 [1/1] (0.75ns)   --->   "%add_ln813_2126 = add i14 %sext_ln17_617, i14 %sext_ln17_904"   --->   Operation 4114 'add' 'add_ln813_2126' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4115 [1/1] (0.00ns)   --->   "%sext_ln813_1226 = sext i14 %add_ln813_2126"   --->   Operation 4115 'sext' 'sext_ln813_1226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4116 [1/1] (0.77ns)   --->   "%add_ln813_2127 = add i16 %sext_ln813_1226, i16 %sext_ln813_1225"   --->   Operation 4116 'add' 'add_ln813_2127' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4117 [1/1] (0.75ns)   --->   "%add_ln813_2130 = add i14 %sext_ln17_1168, i14 %sext_ln17_1220"   --->   Operation 4117 'add' 'add_ln813_2130' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4118 [1/1] (0.00ns)   --->   "%sext_ln813_1227 = sext i14 %add_ln813_2130"   --->   Operation 4118 'sext' 'sext_ln813_1227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4119 [1/1] (0.76ns)   --->   "%add_ln813_2131 = add i15 %sext_ln813_1227, i15 %sext_ln17_913"   --->   Operation 4119 'add' 'add_ln813_2131' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4120 [1/1] (0.74ns)   --->   "%add_ln813_2132 = add i13 %sext_ln17_549, i13 %sext_ln17_556"   --->   Operation 4120 'add' 'add_ln813_2132' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4121 [1/1] (0.00ns)   --->   "%sext_ln813_1229 = sext i13 %add_ln813_2132"   --->   Operation 4121 'sext' 'sext_ln813_1229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4122 [1/1] (0.75ns)   --->   "%add_ln813_2133 = add i14 %sext_ln813_1229, i14 %sext_ln17_1281"   --->   Operation 4122 'add' 'add_ln813_2133' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4123 [1/1] (0.74ns)   --->   "%add_ln813_2135 = add i13 %sext_ln17_879, i13 %sext_ln17_1080"   --->   Operation 4123 'add' 'add_ln813_2135' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4124 [1/1] (0.00ns)   --->   "%sext_ln813_1231 = sext i13 %add_ln813_2135"   --->   Operation 4124 'sext' 'sext_ln813_1231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4125 [1/1] (0.75ns)   --->   "%add_ln813_2136 = add i14 %sext_ln813_1231, i14 %sext_ln17_709"   --->   Operation 4125 'add' 'add_ln813_2136' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4126 [1/1] (0.00ns)   --->   "%sext_ln813_1232 = sext i14 %add_ln813_2136"   --->   Operation 4126 'sext' 'sext_ln813_1232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4127 [1/1] (0.74ns)   --->   "%add_ln813_2137 = add i13 %sext_ln17_1245, i13 %sext_ln17_1269"   --->   Operation 4127 'add' 'add_ln813_2137' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4128 [1/1] (0.00ns)   --->   "%sext_ln813_1233 = sext i13 %add_ln813_2137"   --->   Operation 4128 'sext' 'sext_ln813_1233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4129 [1/1] (0.73ns)   --->   "%add_ln813_2138 = add i12 %sext_ln17_895, i12 %sext_ln17_1051"   --->   Operation 4129 'add' 'add_ln813_2138' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4130 [1/1] (0.00ns)   --->   "%sext_ln813_1234 = sext i12 %add_ln813_2138"   --->   Operation 4130 'sext' 'sext_ln813_1234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4131 [1/1] (0.75ns)   --->   "%add_ln813_2139 = add i14 %sext_ln813_1234, i14 %sext_ln813_1233"   --->   Operation 4131 'add' 'add_ln813_2139' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4132 [1/1] (0.00ns)   --->   "%sext_ln813_1235 = sext i14 %add_ln813_2139"   --->   Operation 4132 'sext' 'sext_ln813_1235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4133 [1/1] (0.76ns)   --->   "%add_ln813_2140 = add i15 %sext_ln813_1235, i15 %sext_ln813_1232"   --->   Operation 4133 'add' 'add_ln813_2140' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4134 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2146 = add i16 %sext_ln818_103, i16 %sext_ln818_120"   --->   Operation 4134 'add' 'add_ln813_2146' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4135 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2147 = add i16 %add_ln813_2146, i16 %sext_ln818_62"   --->   Operation 4135 'add' 'add_ln813_2147' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4136 [1/1] (0.77ns)   --->   "%add_ln813_2149 = add i16 %sext_ln818_138, i16 %sext_ln818_169"   --->   Operation 4136 'add' 'add_ln813_2149' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4137 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2150 = add i16 %add_ln813_2149, i16 %sext_ln818_130"   --->   Operation 4137 'add' 'add_ln813_2150' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4138 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2151 = add i16 %sext_ln818_314, i16 %sext_ln818_333"   --->   Operation 4138 'add' 'add_ln813_2151' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4139 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2152 = add i16 %add_ln813_2151, i16 %sext_ln818_211"   --->   Operation 4139 'add' 'add_ln813_2152' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4140 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2153 = add i16 %add_ln813_2152, i16 %add_ln813_2150"   --->   Operation 4140 'add' 'add_ln813_2153' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4141 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2155 = add i16 %sext_ln818_371, i16 %sext_ln818_35"   --->   Operation 4141 'add' 'add_ln813_2155' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4142 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2156 = add i16 %add_ln813_2155, i16 %sext_ln818_345"   --->   Operation 4142 'add' 'add_ln813_2156' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4143 [1/1] (0.76ns)   --->   "%add_ln813_2157 = add i15 %sext_ln17_668, i15 %sext_ln17_701"   --->   Operation 4143 'add' 'add_ln813_2157' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4144 [1/1] (0.00ns)   --->   "%sext_ln813_1237 = sext i15 %add_ln813_2157"   --->   Operation 4144 'sext' 'sext_ln813_1237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4145 [1/1] (0.77ns)   --->   "%add_ln813_2158 = add i16 %sext_ln813_1237, i16 %sext_ln818_77"   --->   Operation 4145 'add' 'add_ln813_2158' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4146 [1/1] (0.76ns)   --->   "%add_ln813_2160 = add i15 %sext_ln17_772, i15 %sext_ln17_778"   --->   Operation 4146 'add' 'add_ln813_2160' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4147 [1/1] (0.76ns)   --->   "%add_ln813_2162 = add i15 %sext_ln17_820, i15 %sext_ln17_846"   --->   Operation 4147 'add' 'add_ln813_2162' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4148 [1/1] (0.00ns)   --->   "%sext_ln813_1239 = sext i15 %add_ln813_2162"   --->   Operation 4148 'sext' 'sext_ln813_1239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4149 [1/1] (0.77ns)   --->   "%add_ln813_2163 = add i16 %sext_ln813_1239, i16 %sext_ln818_164"   --->   Operation 4149 'add' 'add_ln813_2163' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4150 [1/1] (0.76ns)   --->   "%add_ln813_2167 = add i15 %sext_ln17_880, i15 %sext_ln17_974"   --->   Operation 4150 'add' 'add_ln813_2167' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4151 [1/1] (0.00ns)   --->   "%sext_ln813_1240 = sext i15 %add_ln813_2167"   --->   Operation 4151 'sext' 'sext_ln813_1240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4152 [1/1] (0.76ns)   --->   "%add_ln813_2168 = add i15 %sext_ln17_1014, i15 %sext_ln17_1033"   --->   Operation 4152 'add' 'add_ln813_2168' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4153 [1/1] (0.00ns)   --->   "%sext_ln813_1241 = sext i15 %add_ln813_2168"   --->   Operation 4153 'sext' 'sext_ln813_1241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4154 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2169 = add i16 %sext_ln813_1241, i16 %sext_ln818_269"   --->   Operation 4154 'add' 'add_ln813_2169' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4155 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2170 = add i16 %add_ln813_2169, i16 %sext_ln813_1240"   --->   Operation 4155 'add' 'add_ln813_2170' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4156 [1/1] (0.76ns)   --->   "%add_ln813_2171 = add i15 %sext_ln17_1202, i15 %sext_ln17_1222"   --->   Operation 4156 'add' 'add_ln813_2171' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4157 [1/1] (0.76ns)   --->   "%add_ln813_2173 = add i15 %sext_ln17_1307, i15 %sext_ln17_1322"   --->   Operation 4157 'add' 'add_ln813_2173' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4158 [1/1] (0.75ns)   --->   "%add_ln813_2177 = add i14 %sext_ln17_659, i14 %sext_ln17_839"   --->   Operation 4158 'add' 'add_ln813_2177' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4159 [1/1] (0.00ns)   --->   "%sext_ln813_1244 = sext i14 %add_ln813_2177"   --->   Operation 4159 'sext' 'sext_ln813_1244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4160 [1/1] (0.76ns)   --->   "%add_ln813_2178 = add i15 %sext_ln813_1244, i15 %sext_ln17_651"   --->   Operation 4160 'add' 'add_ln813_2178' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4161 [1/1] (0.75ns)   --->   "%add_ln813_2179 = add i14 %sext_ln17_1070, i14 %sext_ln17_1145"   --->   Operation 4161 'add' 'add_ln813_2179' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4162 [1/1] (0.00ns)   --->   "%sext_ln813_1246 = sext i14 %add_ln813_2179"   --->   Operation 4162 'sext' 'sext_ln813_1246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4163 [1/1] (0.76ns)   --->   "%add_ln813_2180 = add i15 %sext_ln813_1246, i15 %sext_ln17_901"   --->   Operation 4163 'add' 'add_ln813_2180' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4164 [1/1] (0.74ns)   --->   "%add_ln813_2182 = add i13 %sext_ln17_608, i13 %sext_ln17_857"   --->   Operation 4164 'add' 'add_ln813_2182' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4165 [1/1] (0.00ns)   --->   "%sext_ln813_1248 = sext i13 %add_ln813_2182"   --->   Operation 4165 'sext' 'sext_ln813_1248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4166 [1/1] (0.75ns)   --->   "%add_ln813_2183 = add i14 %sext_ln813_1248, i14 %sext_ln17_1257"   --->   Operation 4166 'add' 'add_ln813_2183' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4167 [1/1] (0.74ns)   --->   "%add_ln813_2184 = add i13 %sext_ln17_991, i13 %sext_ln17_999"   --->   Operation 4167 'add' 'add_ln813_2184' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4168 [1/1] (0.00ns)   --->   "%sext_ln813_1250 = sext i13 %add_ln813_2184"   --->   Operation 4168 'sext' 'sext_ln813_1250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4169 [1/1] (0.75ns)   --->   "%add_ln813_2185 = add i14 %sext_ln813_1250, i14 %sext_ln17_872"   --->   Operation 4169 'add' 'add_ln813_2185' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4170 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2192 = add i16 %sext_ln818_121, i16 %sext_ln818_263"   --->   Operation 4170 'add' 'add_ln813_2192' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4171 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2193 = add i16 %add_ln813_2192, i16 %sext_ln818_99"   --->   Operation 4171 'add' 'add_ln813_2193' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4172 [1/1] (0.77ns)   --->   "%add_ln813_2195 = add i16 %sext_ln818_315, i16 %sext_ln818_323"   --->   Operation 4172 'add' 'add_ln813_2195' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4173 [1/1] (0.76ns)   --->   "%add_ln813_2197 = add i15 %sext_ln17_528, i15 %sext_ln17_546"   --->   Operation 4173 'add' 'add_ln813_2197' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4174 [1/1] (0.76ns)   --->   "%add_ln813_2201 = add i15 %sext_ln17_598, i15 %sext_ln17_643"   --->   Operation 4174 'add' 'add_ln813_2201' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4175 [1/1] (0.76ns)   --->   "%add_ln813_2203 = add i15 %sext_ln17_773, i15 %sext_ln17_823"   --->   Operation 4175 'add' 'add_ln813_2203' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4176 [1/1] (0.00ns)   --->   "%sext_ln813_1255 = sext i15 %add_ln813_2203"   --->   Operation 4176 'sext' 'sext_ln813_1255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4177 [1/1] (0.77ns)   --->   "%add_ln813_2204 = add i16 %sext_ln813_1255, i16 %sext_ln818_139"   --->   Operation 4177 'add' 'add_ln813_2204' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4178 [1/1] (0.76ns)   --->   "%add_ln813_2208 = add i15 %sext_ln17_1035, i15 %sext_ln17_1106"   --->   Operation 4178 'add' 'add_ln813_2208' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4179 [1/1] (0.75ns)   --->   "%add_ln813_2215 = add i14 %sext_ln17_634, i14 %sext_ln17_670"   --->   Operation 4179 'add' 'add_ln813_2215' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4180 [1/1] (0.00ns)   --->   "%sext_ln813_1259 = sext i14 %add_ln813_2215"   --->   Operation 4180 'sext' 'sext_ln813_1259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4181 [1/1] (0.76ns)   --->   "%add_ln813_2216 = add i15 %sext_ln813_1259, i15 %sext_ln17_1309"   --->   Operation 4181 'add' 'add_ln813_2216' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4182 [1/1] (0.75ns)   --->   "%add_ln813_2218 = add i14 %sext_ln17_789, i14 %sext_ln17_866"   --->   Operation 4182 'add' 'add_ln813_2218' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4183 [1/1] (0.00ns)   --->   "%sext_ln813_1261 = sext i14 %add_ln813_2218"   --->   Operation 4183 'sext' 'sext_ln813_1261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4184 [1/1] (0.76ns)   --->   "%add_ln813_2219 = add i15 %sext_ln813_1261, i15 %sext_ln17_702"   --->   Operation 4184 'add' 'add_ln813_2219' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4185 [1/1] (0.75ns)   --->   "%add_ln813_2220 = add i14 %sext_ln17_1016, i14 %sext_ln17_1024"   --->   Operation 4185 'add' 'add_ln813_2220' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4186 [1/1] (0.00ns)   --->   "%sext_ln813_1263 = sext i14 %add_ln813_2220"   --->   Operation 4186 'sext' 'sext_ln813_1263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4187 [1/1] (0.76ns)   --->   "%add_ln813_2221 = add i15 %sext_ln813_1263, i15 %sext_ln17_1007"   --->   Operation 4187 'add' 'add_ln813_2221' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4188 [1/1] (0.75ns)   --->   "%add_ln813_2224 = add i14 %sext_ln17_1290, i14 %sext_ln17_538"   --->   Operation 4188 'add' 'add_ln813_2224' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4189 [1/1] (0.74ns)   --->   "%add_ln813_2226 = add i13 %sext_ln17_708, i13 %sext_ln17_780"   --->   Operation 4189 'add' 'add_ln813_2226' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4190 [1/1] (0.00ns)   --->   "%sext_ln813_1266 = sext i13 %add_ln813_2226"   --->   Operation 4190 'sext' 'sext_ln813_1266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4191 [1/1] (0.75ns)   --->   "%add_ln813_2227 = add i14 %sext_ln813_1266, i14 %sext_ln17_662"   --->   Operation 4191 'add' 'add_ln813_2227' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4192 [1/1] (0.74ns)   --->   "%add_ln813_2229 = add i13 %sext_ln17_1115, i13 %sext_ln17_1162"   --->   Operation 4192 'add' 'add_ln813_2229' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4193 [1/1] (0.00ns)   --->   "%sext_ln813_1269 = sext i13 %add_ln813_2229"   --->   Operation 4193 'sext' 'sext_ln813_1269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4194 [1/1] (0.75ns)   --->   "%add_ln813_2230 = add i14 %sext_ln813_1269, i14 %sext_ln17_963"   --->   Operation 4194 'add' 'add_ln813_2230' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4195 [1/1] (0.73ns)   --->   "%add_ln813_2231 = add i12 %sext_ln17_947, i12 %sext_ln17_1324"   --->   Operation 4195 'add' 'add_ln813_2231' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4196 [1/1] (0.00ns)   --->   "%sext_ln813_1271 = sext i12 %add_ln813_2231"   --->   Operation 4196 'sext' 'sext_ln813_1271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4197 [1/1] (0.74ns)   --->   "%add_ln813_2232 = add i13 %sext_ln813_1271, i13 %sext_ln17_1299"   --->   Operation 4197 'add' 'add_ln813_2232' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4198 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2237 = add i16 %sext_ln818_65, i16 %sext_ln818_90"   --->   Operation 4198 'add' 'add_ln813_2237' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4199 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2238 = add i16 %add_ln813_2237, i16 %sext_ln818_13"   --->   Operation 4199 'add' 'add_ln813_2238' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4200 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2239 = add i16 %sext_ln818_287, i16 %sext_ln818_400"   --->   Operation 4200 'add' 'add_ln813_2239' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4201 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2240 = add i16 %add_ln813_2239, i16 %sext_ln818_218"   --->   Operation 4201 'add' 'add_ln813_2240' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4202 [1/1] (0.76ns)   --->   "%add_ln813_2242 = add i15 %sext_ln17_652, i15 %sext_ln17_719"   --->   Operation 4202 'add' 'add_ln813_2242' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4203 [1/1] (0.76ns)   --->   "%add_ln813_2244 = add i15 %sext_ln17_754, i15 %sext_ln17_761"   --->   Operation 4203 'add' 'add_ln813_2244' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4204 [1/1] (0.76ns)   --->   "%add_ln813_2245 = add i15 %sext_ln17_796, i15 %sext_ln17_807"   --->   Operation 4204 'add' 'add_ln813_2245' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4205 [1/1] (0.76ns)   --->   "%add_ln813_2249 = add i15 %sext_ln17_860, i15 %sext_ln17_897"   --->   Operation 4205 'add' 'add_ln813_2249' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4206 [1/1] (0.00ns)   --->   "%sext_ln813_1277 = sext i15 %add_ln813_2249"   --->   Operation 4206 'sext' 'sext_ln813_1277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4207 [1/1] (0.77ns)   --->   "%add_ln813_2250 = add i16 %sext_ln813_1277, i16 %sext_ln818_173"   --->   Operation 4207 'add' 'add_ln813_2250' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4208 [1/1] (0.76ns)   --->   "%add_ln813_2251 = add i15 %sext_ln17_931, i15 %sext_ln17_960"   --->   Operation 4208 'add' 'add_ln813_2251' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4209 [1/1] (0.00ns)   --->   "%sext_ln813_1278 = sext i15 %add_ln813_2251"   --->   Operation 4209 'sext' 'sext_ln813_1278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4210 [1/1] (0.77ns)   --->   "%add_ln813_2252 = add i16 %sext_ln813_1278, i16 %sext_ln818_242"   --->   Operation 4210 'add' 'add_ln813_2252' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4211 [1/1] (0.76ns)   --->   "%add_ln813_2254 = add i15 %sext_ln17_1011, i15 %sext_ln17_1059"   --->   Operation 4211 'add' 'add_ln813_2254' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4212 [1/1] (0.76ns)   --->   "%add_ln813_2256 = add i15 %sext_ln17_1077, i15 %sext_ln17_1216"   --->   Operation 4212 'add' 'add_ln813_2256' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4213 [1/1] (0.00ns)   --->   "%sext_ln813_1280 = sext i15 %add_ln813_2256"   --->   Operation 4213 'sext' 'sext_ln813_1280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4214 [1/1] (0.76ns)   --->   "%add_ln813_2257 = add i15 %sext_ln17_1244, i15 %sext_ln17_1265"   --->   Operation 4214 'add' 'add_ln813_2257' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4215 [1/1] (0.00ns)   --->   "%sext_ln813_1281 = sext i15 %add_ln813_2257"   --->   Operation 4215 'sext' 'sext_ln813_1281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4216 [1/1] (0.77ns)   --->   "%add_ln813_2258 = add i16 %sext_ln813_1281, i16 %sext_ln813_1280"   --->   Operation 4216 'add' 'add_ln813_2258' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4217 [1/1] (0.76ns)   --->   "%add_ln813_2262 = add i15 %sext_ln17_1311, i15 %sext_ln17_1316"   --->   Operation 4217 'add' 'add_ln813_2262' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4218 [1/1] (0.75ns)   --->   "%add_ln813_2264 = add i14 %sext_ln17_560, i14 %sext_ln17_748"   --->   Operation 4218 'add' 'add_ln813_2264' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4219 [1/1] (0.00ns)   --->   "%sext_ln813_1283 = sext i14 %add_ln813_2264"   --->   Operation 4219 'sext' 'sext_ln813_1283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4220 [1/1] (0.76ns)   --->   "%add_ln813_2265 = add i15 %sext_ln813_1283, i15 %sext_ln17_1327"   --->   Operation 4220 'add' 'add_ln813_2265' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4221 [1/1] (0.75ns)   --->   "%add_ln813_2267 = add i14 %sext_ln17_984, i14 %sext_ln17_1054"   --->   Operation 4221 'add' 'add_ln813_2267' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4222 [1/1] (0.00ns)   --->   "%sext_ln813_1285 = sext i14 %add_ln813_2267"   --->   Operation 4222 'sext' 'sext_ln813_1285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4223 [1/1] (0.76ns)   --->   "%add_ln813_2268 = add i15 %sext_ln813_1285, i15 %sext_ln17_865"   --->   Operation 4223 'add' 'add_ln813_2268' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4224 [1/1] (0.75ns)   --->   "%add_ln813_2269 = add i14 %sext_ln17_1105, i14 %sext_ln17_1118"   --->   Operation 4224 'add' 'add_ln813_2269' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4225 [1/1] (0.00ns)   --->   "%sext_ln813_1287 = sext i14 %add_ln813_2269"   --->   Operation 4225 'sext' 'sext_ln813_1287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4226 [1/1] (0.75ns)   --->   "%add_ln813_2270 = add i14 %sext_ln17_1120, i14 %sext_ln17_1153"   --->   Operation 4226 'add' 'add_ln813_2270' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4227 [1/1] (0.00ns)   --->   "%sext_ln813_1288 = sext i14 %add_ln813_2270"   --->   Operation 4227 'sext' 'sext_ln813_1288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4228 [1/1] (0.76ns)   --->   "%add_ln813_2271 = add i15 %sext_ln813_1288, i15 %sext_ln813_1287"   --->   Operation 4228 'add' 'add_ln813_2271' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4229 [1/1] (0.75ns)   --->   "%add_ln813_2274 = add i14 %sext_ln17_1258, i14 %sext_ln17_568"   --->   Operation 4229 'add' 'add_ln813_2274' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4230 [1/1] (0.00ns)   --->   "%sext_ln813_1290 = sext i14 %add_ln813_2274"   --->   Operation 4230 'sext' 'sext_ln813_1290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4231 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2275 = add i15 %sext_ln813_1290, i15 %sext_ln17_1208"   --->   Operation 4231 'add' 'add_ln813_2275' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4232 [1/1] (0.74ns)   --->   "%add_ln813_2276 = add i13 %sext_ln17_601, i13 %sext_ln17_695"   --->   Operation 4232 'add' 'add_ln813_2276' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4233 [1/1] (0.00ns)   --->   "%sext_ln813_1291 = sext i13 %add_ln813_2276"   --->   Operation 4233 'sext' 'sext_ln813_1291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4234 [1/1] (0.75ns)   --->   "%add_ln813_2277 = add i14 %sext_ln813_1291, i14 %sext_ln17_580"   --->   Operation 4234 'add' 'add_ln813_2277' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4235 [1/1] (0.00ns)   --->   "%sext_ln813_1292 = sext i14 %add_ln813_2277"   --->   Operation 4235 'sext' 'sext_ln813_1292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4236 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_2278 = add i15 %sext_ln813_1292, i15 %add_ln813_2275"   --->   Operation 4236 'add' 'add_ln813_2278' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4237 [1/1] (0.73ns)   --->   "%add_ln813_2279 = add i12 %sext_ln17_578, i12 %sext_ln17_729"   --->   Operation 4237 'add' 'add_ln813_2279' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4238 [1/1] (0.00ns)   --->   "%sext_ln813_1294 = sext i12 %add_ln813_2279"   --->   Operation 4238 'sext' 'sext_ln813_1294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4239 [1/1] (0.74ns)   --->   "%add_ln813_2280 = add i13 %sext_ln813_1294, i13 %sext_ln17_1332"   --->   Operation 4239 'add' 'add_ln813_2280' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4240 [1/1] (0.00ns)   --->   "%sext_ln813_1295 = sext i13 %add_ln813_2280"   --->   Operation 4240 'sext' 'sext_ln813_1295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4241 [1/1] (0.73ns)   --->   "%add_ln813_2281 = add i12 %sext_ln17_835, i12 %sext_ln17_1009"   --->   Operation 4241 'add' 'add_ln813_2281' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4242 [1/1] (0.00ns)   --->   "%sext_ln813_1296 = sext i12 %add_ln813_2281"   --->   Operation 4242 'sext' 'sext_ln813_1296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4243 [1/1] (0.73ns)   --->   "%add_ln813_2282 = add i12 %sext_ln17_1165, i12 %sext_ln17_1252"   --->   Operation 4243 'add' 'add_ln813_2282' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4244 [1/1] (0.00ns)   --->   "%sext_ln813_1297 = sext i12 %add_ln813_2282"   --->   Operation 4244 'sext' 'sext_ln813_1297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4245 [1/1] (0.74ns)   --->   "%add_ln813_2283 = add i13 %sext_ln813_1297, i13 %sext_ln813_1296"   --->   Operation 4245 'add' 'add_ln813_2283' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4246 [1/1] (0.00ns)   --->   "%sext_ln813_1298 = sext i13 %add_ln813_2283"   --->   Operation 4246 'sext' 'sext_ln813_1298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4247 [1/1] (0.75ns)   --->   "%add_ln813_2284 = add i14 %sext_ln813_1298, i14 %sext_ln813_1295"   --->   Operation 4247 'add' 'add_ln813_2284' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4248 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2290 = add i16 %sext_ln818_387, i16 %sext_ln818_15"   --->   Operation 4248 'add' 'add_ln813_2290' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4249 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2291 = add i16 %add_ln813_2290, i16 %sext_ln818_228"   --->   Operation 4249 'add' 'add_ln813_2291' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4250 [1/1] (0.76ns)   --->   "%add_ln813_2293 = add i15 %sext_ln17_614, i15 %sext_ln17_637"   --->   Operation 4250 'add' 'add_ln813_2293' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4251 [1/1] (0.76ns)   --->   "%add_ln813_2295 = add i15 %sext_ln17_701, i15 %sext_ln17_750"   --->   Operation 4251 'add' 'add_ln813_2295' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4252 [1/1] (0.00ns)   --->   "%sext_ln813_1301 = sext i15 %add_ln813_2295"   --->   Operation 4252 'sext' 'sext_ln813_1301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4253 [1/1] (0.77ns)   --->   "%add_ln813_2296 = add i16 %sext_ln813_1301, i16 %sext_ln818_101"   --->   Operation 4253 'add' 'add_ln813_2296' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4254 [1/1] (0.76ns)   --->   "%add_ln813_2299 = add i15 %sext_ln17_766, i15 %sext_ln17_837"   --->   Operation 4254 'add' 'add_ln813_2299' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4255 [1/1] (0.00ns)   --->   "%sext_ln813_1302 = sext i15 %add_ln813_2299"   --->   Operation 4255 'sext' 'sext_ln813_1302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4256 [1/1] (0.77ns)   --->   "%add_ln813_2300 = add i16 %sext_ln813_1302, i16 %sext_ln818_141"   --->   Operation 4256 'add' 'add_ln813_2300' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4257 [1/1] (0.76ns)   --->   "%add_ln813_2301 = add i15 %sext_ln17_927, i15 %sext_ln17_938"   --->   Operation 4257 'add' 'add_ln813_2301' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4258 [1/1] (0.76ns)   --->   "%add_ln813_2306 = add i15 %sext_ln17_1062, i15 %sext_ln17_1086"   --->   Operation 4258 'add' 'add_ln813_2306' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4259 [1/1] (0.76ns)   --->   "%add_ln813_2311 = add i15 %sext_ln17_1187, i15 %sext_ln17_1192"   --->   Operation 4259 'add' 'add_ln813_2311' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4260 [1/1] (0.76ns)   --->   "%add_ln813_2313 = add i15 %sext_ln17_1229, i15 %sext_ln17_1247"   --->   Operation 4260 'add' 'add_ln813_2313' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4261 [1/1] (0.76ns)   --->   "%add_ln813_2318 = add i15 %sext_ln17_1302, i15 %sext_ln17_1311"   --->   Operation 4261 'add' 'add_ln813_2318' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4262 [1/1] (0.75ns)   --->   "%add_ln813_2322 = add i14 %sext_ln17_603, i14 %sext_ln17_661"   --->   Operation 4262 'add' 'add_ln813_2322' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4263 [1/1] (0.00ns)   --->   "%sext_ln813_1310 = sext i14 %add_ln813_2322"   --->   Operation 4263 'sext' 'sext_ln813_1310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4264 [1/1] (0.76ns)   --->   "%add_ln813_2323 = add i15 %sext_ln813_1310, i15 %sext_ln17_542"   --->   Operation 4264 'add' 'add_ln813_2323' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4265 [1/1] (0.75ns)   --->   "%add_ln813_2324 = add i14 %sext_ln17_1039, i14 %sext_ln17_1047"   --->   Operation 4265 'add' 'add_ln813_2324' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4266 [1/1] (0.00ns)   --->   "%sext_ln813_1312 = sext i14 %add_ln813_2324"   --->   Operation 4266 'sext' 'sext_ln813_1312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4267 [1/1] (0.76ns)   --->   "%add_ln813_2325 = add i15 %sext_ln813_1312, i15 %sext_ln17_697"   --->   Operation 4267 'add' 'add_ln813_2325' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4268 [1/1] (0.74ns)   --->   "%add_ln813_2327 = add i13 %sext_ln17_853, i13 %sext_ln17_869"   --->   Operation 4268 'add' 'add_ln813_2327' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4269 [1/1] (0.00ns)   --->   "%sext_ln813_1314 = sext i13 %add_ln813_2327"   --->   Operation 4269 'sext' 'sext_ln813_1314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4270 [1/1] (0.75ns)   --->   "%add_ln813_2328 = add i14 %sext_ln813_1314, i14 %sext_ln17_1334"   --->   Operation 4270 'add' 'add_ln813_2328' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4271 [1/1] (0.74ns)   --->   "%add_ln813_2329 = add i13 %sext_ln17_962, i13 %sext_ln17_1131"   --->   Operation 4271 'add' 'add_ln813_2329' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4272 [1/1] (0.00ns)   --->   "%sext_ln813_1316 = sext i13 %add_ln813_2329"   --->   Operation 4272 'sext' 'sext_ln813_1316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4273 [1/1] (0.74ns)   --->   "%add_ln813_2330 = add i13 %sext_ln17_1237, i13 %sext_ln17_1323"   --->   Operation 4273 'add' 'add_ln813_2330' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4274 [1/1] (0.00ns)   --->   "%sext_ln813_1317 = sext i13 %add_ln813_2330"   --->   Operation 4274 'sext' 'sext_ln813_1317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4275 [1/1] (0.75ns)   --->   "%add_ln813_2331 = add i14 %sext_ln813_1317, i14 %sext_ln813_1316"   --->   Operation 4275 'add' 'add_ln813_2331' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4276 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2336 = add i16 %sext_ln818_96, i16 %sext_ln818_446"   --->   Operation 4276 'add' 'add_ln813_2336' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4277 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2337 = add i16 %add_ln813_2336, i16 %sext_ln818_47"   --->   Operation 4277 'add' 'add_ln813_2337' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4278 [1/1] (0.76ns)   --->   "%add_ln813_2338 = add i15 %sext_ln17_534, i15 %sext_ln17_611"   --->   Operation 4278 'add' 'add_ln813_2338' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4279 [1/1] (0.76ns)   --->   "%add_ln813_2341 = add i15 %sext_ln17_625, i15 %sext_ln17_636"   --->   Operation 4279 'add' 'add_ln813_2341' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4280 [1/1] (0.76ns)   --->   "%add_ln813_2343 = add i15 %sext_ln17_668, i15 %sext_ln17_689"   --->   Operation 4280 'add' 'add_ln813_2343' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4281 [1/1] (0.00ns)   --->   "%sext_ln813_1322 = sext i15 %add_ln813_2343"   --->   Operation 4281 'sext' 'sext_ln813_1322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4282 [1/1] (0.77ns)   --->   "%add_ln813_2344 = add i16 %sext_ln813_1322, i16 %sext_ln818_79"   --->   Operation 4282 'add' 'add_ln813_2344' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4283 [1/1] (0.76ns)   --->   "%add_ln813_2347 = add i15 %sext_ln17_755, i15 %sext_ln17_782"   --->   Operation 4283 'add' 'add_ln813_2347' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4284 [1/1] (0.76ns)   --->   "%add_ln813_2349 = add i15 %sext_ln17_797, i15 %sext_ln17_807"   --->   Operation 4284 'add' 'add_ln813_2349' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4285 [1/1] (0.00ns)   --->   "%sext_ln813_1324 = sext i15 %add_ln813_2349"   --->   Operation 4285 'sext' 'sext_ln813_1324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4286 [1/1] (0.77ns)   --->   "%add_ln813_2350 = add i16 %sext_ln813_1324, i16 %sext_ln818_160"   --->   Operation 4286 'add' 'add_ln813_2350' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4287 [1/1] (0.76ns)   --->   "%add_ln813_2352 = add i15 %sext_ln17_927, i15 %sext_ln17_953"   --->   Operation 4287 'add' 'add_ln813_2352' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4288 [1/1] (0.76ns)   --->   "%add_ln813_2354 = add i15 %sext_ln17_976, i15 %sext_ln17_1017"   --->   Operation 4288 'add' 'add_ln813_2354' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4289 [1/1] (0.76ns)   --->   "%add_ln813_2359 = add i15 %sext_ln17_1086, i15 %sext_ln17_1094"   --->   Operation 4289 'add' 'add_ln813_2359' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4290 [1/1] (0.76ns)   --->   "%add_ln813_2361 = add i15 %sext_ln17_1129, i15 %sext_ln17_1134"   --->   Operation 4290 'add' 'add_ln813_2361' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4291 [1/1] (0.00ns)   --->   "%sext_ln813_1328 = sext i15 %add_ln813_2361"   --->   Operation 4291 'sext' 'sext_ln813_1328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4292 [1/1] (0.77ns)   --->   "%add_ln813_2362 = add i16 %sext_ln813_1328, i16 %sext_ln818_346"   --->   Operation 4292 'add' 'add_ln813_2362' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4293 [1/1] (0.76ns)   --->   "%add_ln813_2364 = add i15 %sext_ln17_1157, i15 %sext_ln17_1160"   --->   Operation 4293 'add' 'add_ln813_2364' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4294 [1/1] (0.76ns)   --->   "%add_ln813_2366 = add i15 %sext_ln17_1214, i15 %sext_ln17_1339"   --->   Operation 4294 'add' 'add_ln813_2366' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4295 [1/1] (0.00ns)   --->   "%sext_ln813_1330 = sext i15 %add_ln813_2366"   --->   Operation 4295 'sext' 'sext_ln813_1330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4296 [1/1] (0.77ns)   --->   "%add_ln813_2367 = add i16 %sext_ln813_1330, i16 %sext_ln818_399"   --->   Operation 4296 'add' 'add_ln813_2367' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4297 [1/1] (0.75ns)   --->   "%add_ln813_2370 = add i14 %sext_ln17_649, i14 %sext_ln17_774"   --->   Operation 4297 'add' 'add_ln813_2370' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4298 [1/1] (0.00ns)   --->   "%sext_ln813_1331 = sext i14 %add_ln813_2370"   --->   Operation 4298 'sext' 'sext_ln813_1331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4299 [1/1] (0.76ns)   --->   "%add_ln813_2371 = add i15 %sext_ln813_1331, i15 %sext_ln17_584"   --->   Operation 4299 'add' 'add_ln813_2371' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4300 [1/1] (0.75ns)   --->   "%add_ln813_2372 = add i14 %sext_ln17_1078, i14 %sext_ln17_1224"   --->   Operation 4300 'add' 'add_ln813_2372' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4301 [1/1] (0.00ns)   --->   "%sext_ln813_1333 = sext i14 %add_ln813_2372"   --->   Operation 4301 'sext' 'sext_ln813_1333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4302 [1/1] (0.76ns)   --->   "%add_ln813_2373 = add i15 %sext_ln813_1333, i15 %sext_ln17_903"   --->   Operation 4302 'add' 'add_ln813_2373' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4303 [1/1] (0.75ns)   --->   "%add_ln813_2375 = add i14 %sext_ln17_1258, i14 %sext_ln17_1314"   --->   Operation 4303 'add' 'add_ln813_2375' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4304 [1/1] (0.00ns)   --->   "%sext_ln813_1335 = sext i14 %add_ln813_2375"   --->   Operation 4304 'sext' 'sext_ln813_1335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4305 [1/1] (0.76ns)   --->   "%add_ln813_2376 = add i15 %sext_ln813_1335, i15 %sext_ln17_1251"   --->   Operation 4305 'add' 'add_ln813_2376' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4306 [1/1] (0.74ns)   --->   "%add_ln813_2377 = add i13 %sext_ln17_950, i13 %sext_ln17_982"   --->   Operation 4306 'add' 'add_ln813_2377' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4307 [1/1] (0.00ns)   --->   "%sext_ln813_1337 = sext i13 %add_ln813_2377"   --->   Operation 4307 'sext' 'sext_ln813_1337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4308 [1/1] (0.74ns)   --->   "%add_ln813_2378 = add i13 %sext_ln17_1325, i13 %sext_ln17_1176"   --->   Operation 4308 'add' 'add_ln813_2378' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4309 [1/1] (0.00ns)   --->   "%sext_ln813_1338 = sext i13 %add_ln813_2378"   --->   Operation 4309 'sext' 'sext_ln813_1338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4310 [1/1] (0.75ns)   --->   "%add_ln813_2379 = add i14 %sext_ln813_1338, i14 %sext_ln813_1337"   --->   Operation 4310 'add' 'add_ln813_2379' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4311 [1/1] (0.76ns)   --->   "%add_ln813_2384 = add i15 %sext_ln17_527, i15 %sext_ln17_548"   --->   Operation 4311 'add' 'add_ln813_2384' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4312 [1/1] (0.00ns)   --->   "%sext_ln813_1340 = sext i15 %add_ln813_2384"   --->   Operation 4312 'sext' 'sext_ln813_1340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4313 [1/1] (0.77ns)   --->   "%add_ln813_2385 = add i16 %sext_ln813_1340, i16 %sext_ln818_227"   --->   Operation 4313 'add' 'add_ln813_2385' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4314 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2386 = add i16 %sext_ln818_366, i16 %sext_ln818_389"   --->   Operation 4314 'add' 'add_ln813_2386' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4315 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2387 = add i16 %add_ln813_2386, i16 %sext_ln818_361"   --->   Operation 4315 'add' 'add_ln813_2387' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4316 [1/1] (0.76ns)   --->   "%add_ln813_2390 = add i15 %sext_ln17_586, i15 %sext_ln17_593"   --->   Operation 4316 'add' 'add_ln813_2390' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4317 [1/1] (0.76ns)   --->   "%add_ln813_2394 = add i15 %sext_ln17_615, i15 %sext_ln17_616"   --->   Operation 4317 'add' 'add_ln813_2394' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4318 [1/1] (0.76ns)   --->   "%add_ln813_2395 = add i15 %sext_ln17_668, i15 %sext_ln17_685"   --->   Operation 4318 'add' 'add_ln813_2395' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4319 [1/1] (0.76ns)   --->   "%add_ln813_2400 = add i15 %sext_ln17_874, i15 %sext_ln17_885"   --->   Operation 4319 'add' 'add_ln813_2400' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4320 [1/1] (0.76ns)   --->   "%add_ln813_2405 = add i15 %sext_ln17_906, i15 %sext_ln17_910"   --->   Operation 4320 'add' 'add_ln813_2405' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4321 [1/1] (0.00ns)   --->   "%sext_ln813_1346 = sext i15 %add_ln813_2405"   --->   Operation 4321 'sext' 'sext_ln813_1346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4322 [1/1] (0.76ns)   --->   "%add_ln813_2406 = add i15 %sext_ln17_1106, i15 %sext_ln17_1164"   --->   Operation 4322 'add' 'add_ln813_2406' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4323 [1/1] (0.00ns)   --->   "%sext_ln813_1347 = sext i15 %add_ln813_2406"   --->   Operation 4323 'sext' 'sext_ln813_1347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4324 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2407 = add i16 %sext_ln813_1347, i16 %sext_ln818_259"   --->   Operation 4324 'add' 'add_ln813_2407' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4325 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2408 = add i16 %add_ln813_2407, i16 %sext_ln813_1346"   --->   Operation 4325 'add' 'add_ln813_2408' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4326 [1/1] (0.75ns)   --->   "%add_ln813_2411 = add i14 %sext_ln17_661, i14 %sext_ln17_727"   --->   Operation 4326 'add' 'add_ln813_2411' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4327 [1/1] (0.00ns)   --->   "%sext_ln813_1349 = sext i14 %add_ln813_2411"   --->   Operation 4327 'sext' 'sext_ln813_1349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4328 [1/1] (0.76ns)   --->   "%add_ln813_2412 = add i15 %sext_ln813_1349, i15 %sext_ln17_1342"   --->   Operation 4328 'add' 'add_ln813_2412' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4329 [1/1] (0.75ns)   --->   "%add_ln813_2415 = add i14 %sext_ln17_817, i14 %sext_ln17_943"   --->   Operation 4329 'add' 'add_ln813_2415' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4330 [1/1] (0.00ns)   --->   "%sext_ln813_1351 = sext i14 %add_ln813_2415"   --->   Operation 4330 'sext' 'sext_ln813_1351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4331 [1/1] (0.74ns)   --->   "%add_ln813_2416 = add i13 %sext_ln17_640, i13 %sext_ln17_771"   --->   Operation 4331 'add' 'add_ln813_2416' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4332 [1/1] (0.00ns)   --->   "%sext_ln813_1352 = sext i13 %add_ln813_2416"   --->   Operation 4332 'sext' 'sext_ln813_1352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4333 [1/1] (0.75ns)   --->   "%add_ln813_2417 = add i14 %sext_ln813_1352, i14 %sext_ln17_1314"   --->   Operation 4333 'add' 'add_ln813_2417' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4334 [1/1] (0.00ns)   --->   "%sext_ln813_1353 = sext i14 %add_ln813_2417"   --->   Operation 4334 'sext' 'sext_ln813_1353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4335 [1/1] (0.76ns)   --->   "%add_ln813_2418 = add i15 %sext_ln813_1353, i15 %sext_ln813_1351"   --->   Operation 4335 'add' 'add_ln813_2418' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4336 [1/1] (0.74ns)   --->   "%add_ln813_2419 = add i13 %sext_ln17_986, i13 %sext_ln17_994"   --->   Operation 4336 'add' 'add_ln813_2419' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4337 [1/1] (0.00ns)   --->   "%sext_ln813_1355 = sext i13 %add_ln813_2419"   --->   Operation 4337 'sext' 'sext_ln813_1355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4338 [1/1] (0.75ns)   --->   "%add_ln813_2420 = add i14 %sext_ln813_1355, i14 %sext_ln17_834"   --->   Operation 4338 'add' 'add_ln813_2420' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4339 [1/1] (0.74ns)   --->   "%add_ln813_2421 = add i13 %sext_ln17_1325, i13 %sext_ln17_1287"   --->   Operation 4339 'add' 'add_ln813_2421' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4340 [1/1] (0.00ns)   --->   "%sext_ln813_1357 = sext i13 %add_ln813_2421"   --->   Operation 4340 'sext' 'sext_ln813_1357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4341 [1/1] (0.75ns)   --->   "%add_ln813_2422 = add i14 %sext_ln813_1357, i14 %sext_ln17_1266"   --->   Operation 4341 'add' 'add_ln813_2422' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4342 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2427 = add i16 %sext_ln818_55, i16 %sext_ln818_59"   --->   Operation 4342 'add' 'add_ln813_2427' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4343 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2428 = add i16 %add_ln813_2427, i16 %sext_ln818_48"   --->   Operation 4343 'add' 'add_ln813_2428' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4344 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2429 = add i16 %sext_ln818_85, i16 %sext_ln818_222"   --->   Operation 4344 'add' 'add_ln813_2429' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4345 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2430 = add i16 %add_ln813_2429, i16 %sext_ln818_68"   --->   Operation 4345 'add' 'add_ln813_2430' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4346 [1/1] (0.77ns)   --->   "%add_ln813_2432 = add i16 %sext_ln818_286, i16 %sext_ln818_31"   --->   Operation 4346 'add' 'add_ln813_2432' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4347 [1/1] (0.76ns)   --->   "%add_ln813_2434 = add i15 %sext_ln17_527, i15 %sext_ln17_665"   --->   Operation 4347 'add' 'add_ln813_2434' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4348 [1/1] (0.00ns)   --->   "%sext_ln813_1360 = sext i15 %add_ln813_2434"   --->   Operation 4348 'sext' 'sext_ln813_1360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4349 [1/1] (0.76ns)   --->   "%add_ln813_2435 = add i15 %sext_ln17_679, i15 %sext_ln17_703"   --->   Operation 4349 'add' 'add_ln813_2435' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4350 [1/1] (0.00ns)   --->   "%sext_ln813_1361 = sext i15 %add_ln813_2435"   --->   Operation 4350 'sext' 'sext_ln813_1361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4351 [1/1] (0.77ns)   --->   "%add_ln813_2436 = add i16 %sext_ln813_1361, i16 %sext_ln813_1360"   --->   Operation 4351 'add' 'add_ln813_2436' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4352 [1/1] (0.76ns)   --->   "%add_ln813_2439 = add i15 %sext_ln17_747, i15 %sext_ln17_759"   --->   Operation 4352 'add' 'add_ln813_2439' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4353 [1/1] (0.00ns)   --->   "%sext_ln813_1362 = sext i15 %add_ln813_2439"   --->   Operation 4353 'sext' 'sext_ln813_1362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4354 [1/1] (0.77ns)   --->   "%add_ln813_2440 = add i16 %sext_ln813_1362, i16 %sext_ln818_126"   --->   Operation 4354 'add' 'add_ln813_2440' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4355 [1/1] (0.76ns)   --->   "%add_ln813_2444 = add i15 %sext_ln17_956, i15 %sext_ln17_1023"   --->   Operation 4355 'add' 'add_ln813_2444' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4356 [1/1] (0.76ns)   --->   "%add_ln813_2446 = add i15 %sext_ln17_1092, i15 %sext_ln17_1138"   --->   Operation 4356 'add' 'add_ln813_2446' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4357 [1/1] (0.76ns)   --->   "%add_ln813_2447 = add i15 %sext_ln17_1206, i15 %sext_ln17_1223"   --->   Operation 4357 'add' 'add_ln813_2447' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4358 [1/1] (0.76ns)   --->   "%add_ln813_2452 = add i15 %sext_ln17_1249, i15 %sext_ln17_1294"   --->   Operation 4358 'add' 'add_ln813_2452' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4359 [1/1] (0.76ns)   --->   "%add_ln813_2454 = add i15 %sext_ln17_1315, i15 %sext_ln17_673"   --->   Operation 4359 'add' 'add_ln813_2454' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4360 [1/1] (0.75ns)   --->   "%add_ln813_2457 = add i14 %sext_ln17_971, i14 %sext_ln17_1058"   --->   Operation 4360 'add' 'add_ln813_2457' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4361 [1/1] (0.00ns)   --->   "%sext_ln813_1369 = sext i14 %add_ln813_2457"   --->   Operation 4361 'sext' 'sext_ln813_1369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4362 [1/1] (0.76ns)   --->   "%add_ln813_2458 = add i15 %sext_ln813_1369, i15 %sext_ln17_814"   --->   Operation 4362 'add' 'add_ln813_2458' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4363 [1/1] (0.75ns)   --->   "%add_ln813_2459 = add i14 %sext_ln17_1120, i14 %sext_ln17_1149"   --->   Operation 4363 'add' 'add_ln813_2459' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4364 [1/1] (0.00ns)   --->   "%sext_ln813_1371 = sext i14 %add_ln813_2459"   --->   Operation 4364 'sext' 'sext_ln813_1371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4365 [1/1] (0.75ns)   --->   "%add_ln813_2460 = add i14 %sext_ln17_1198, i14 %sext_ln17_580"   --->   Operation 4365 'add' 'add_ln813_2460' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4366 [1/1] (0.00ns)   --->   "%sext_ln813_1372 = sext i14 %add_ln813_2460"   --->   Operation 4366 'sext' 'sext_ln813_1372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4367 [1/1] (0.76ns)   --->   "%add_ln813_2461 = add i15 %sext_ln813_1372, i15 %sext_ln813_1371"   --->   Operation 4367 'add' 'add_ln813_2461' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4368 [1/1] (0.74ns)   --->   "%add_ln813_2464 = add i13 %sext_ln17_916, i13 %sext_ln17_994"   --->   Operation 4368 'add' 'add_ln813_2464' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4369 [1/1] (0.00ns)   --->   "%sext_ln813_1374 = sext i13 %add_ln813_2464"   --->   Operation 4369 'sext' 'sext_ln813_1374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4370 [1/1] (0.75ns)   --->   "%add_ln813_2465 = add i14 %sext_ln813_1374, i14 %sext_ln17_908"   --->   Operation 4370 'add' 'add_ln813_2465' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4371 [1/1] (0.74ns)   --->   "%add_ln813_2466 = add i13 %sext_ln17_1170, i13 %sext_ln17_1180"   --->   Operation 4371 'add' 'add_ln813_2466' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4372 [1/1] (0.00ns)   --->   "%sext_ln813_1376 = sext i13 %add_ln813_2466"   --->   Operation 4372 'sext' 'sext_ln813_1376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4373 [1/1] (0.75ns)   --->   "%add_ln813_2467 = add i14 %sext_ln813_1376, i14 %sext_ln17_1102"   --->   Operation 4373 'add' 'add_ln813_2467' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4374 [1/1] (0.74ns)   --->   "%add_ln813_2469 = add i13 %sext_ln17_1338, i13 %sext_ln17_696"   --->   Operation 4374 'add' 'add_ln813_2469' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4375 [1/1] (0.00ns)   --->   "%sext_ln813_1379 = sext i13 %add_ln813_2469"   --->   Operation 4375 'sext' 'sext_ln813_1379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4376 [1/1] (0.75ns)   --->   "%add_ln813_2470 = add i14 %sext_ln813_1379, i14 %sext_ln17_1188"   --->   Operation 4376 'add' 'add_ln813_2470' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4377 [1/1] (0.00ns)   --->   "%sext_ln813_1380 = sext i14 %add_ln813_2470"   --->   Operation 4377 'sext' 'sext_ln813_1380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4378 [1/1] (0.73ns)   --->   "%add_ln813_2471 = add i12 %sext_ln17_800, i12 %sext_ln17_828"   --->   Operation 4378 'add' 'add_ln813_2471' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4379 [1/1] (0.00ns)   --->   "%sext_ln813_1381 = sext i12 %add_ln813_2471"   --->   Operation 4379 'sext' 'sext_ln813_1381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4380 [1/1] (0.73ns)   --->   "%add_ln813_2472 = add i12 %sext_ln17_1044, i12 %sext_ln17_1236"   --->   Operation 4380 'add' 'add_ln813_2472' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4381 [1/1] (0.00ns)   --->   "%sext_ln813_1382 = sext i12 %add_ln813_2472"   --->   Operation 4381 'sext' 'sext_ln813_1382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4382 [1/1] (0.74ns)   --->   "%add_ln813_2473 = add i13 %sext_ln813_1382, i13 %sext_ln813_1381"   --->   Operation 4382 'add' 'add_ln813_2473' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4383 [1/1] (0.00ns)   --->   "%sext_ln813_1383 = sext i13 %add_ln813_2473"   --->   Operation 4383 'sext' 'sext_ln813_1383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4384 [1/1] (0.76ns)   --->   "%add_ln813_2474 = add i15 %sext_ln813_1383, i15 %sext_ln813_1380"   --->   Operation 4384 'add' 'add_ln813_2474' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4385 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2478 = add i16 %sext_ln818_46, i16 %sext_ln818_60"   --->   Operation 4385 'add' 'add_ln813_2478' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4386 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2479 = add i16 %add_ln813_2478, i16 %sext_ln813_1340"   --->   Operation 4386 'add' 'add_ln813_2479' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4387 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2480 = add i16 %sext_ln818_195, i16 %sext_ln818_215"   --->   Operation 4387 'add' 'add_ln813_2480' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4388 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2481 = add i16 %add_ln813_2480, i16 %sext_ln818_96"   --->   Operation 4388 'add' 'add_ln813_2481' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4389 [1/1] (0.76ns)   --->   "%add_ln813_2485 = add i15 %sext_ln17_541, i15 %sext_ln17_632"   --->   Operation 4389 'add' 'add_ln813_2485' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4390 [1/1] (0.76ns)   --->   "%add_ln813_2489 = add i15 %sext_ln17_664, i15 %sext_ln17_762"   --->   Operation 4390 'add' 'add_ln813_2489' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4391 [1/1] (0.00ns)   --->   "%sext_ln813_1386 = sext i15 %add_ln813_2489"   --->   Operation 4391 'sext' 'sext_ln813_1386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4392 [1/1] (0.77ns)   --->   "%add_ln813_2490 = add i16 %sext_ln813_1386, i16 %sext_ln818_78"   --->   Operation 4392 'add' 'add_ln813_2490' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4393 [1/1] (0.76ns)   --->   "%add_ln813_2494 = add i15 %sext_ln17_915, i15 %sext_ln17_928"   --->   Operation 4393 'add' 'add_ln813_2494' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4394 [1/1] (0.76ns)   --->   "%add_ln813_2496 = add i15 %sext_ln17_939, i15 %sext_ln17_953"   --->   Operation 4394 'add' 'add_ln813_2496' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4395 [1/1] (0.00ns)   --->   "%sext_ln813_1389 = sext i15 %add_ln813_2496"   --->   Operation 4395 'sext' 'sext_ln813_1389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4396 [1/1] (0.76ns)   --->   "%add_ln813_2497 = add i15 %sext_ln17_966, i15 %sext_ln17_1021"   --->   Operation 4396 'add' 'add_ln813_2497' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4397 [1/1] (0.00ns)   --->   "%sext_ln813_1390 = sext i15 %add_ln813_2497"   --->   Operation 4397 'sext' 'sext_ln813_1390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4398 [1/1] (0.77ns)   --->   "%add_ln813_2498 = add i16 %sext_ln813_1390, i16 %sext_ln813_1389"   --->   Operation 4398 'add' 'add_ln813_2498' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4399 [1/1] (0.76ns)   --->   "%add_ln813_2504 = add i15 %sext_ln17_1098, i15 %sext_ln17_1103"   --->   Operation 4399 'add' 'add_ln813_2504' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4400 [1/1] (0.76ns)   --->   "%add_ln813_2507 = add i15 %sext_ln17_1157, i15 %sext_ln17_1163"   --->   Operation 4400 'add' 'add_ln813_2507' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4401 [1/1] (0.76ns)   --->   "%add_ln813_2509 = add i15 %sext_ln17_1189, i15 %sext_ln17_1209"   --->   Operation 4401 'add' 'add_ln813_2509' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4402 [1/1] (0.00ns)   --->   "%sext_ln813_1394 = sext i15 %add_ln813_2509"   --->   Operation 4402 'sext' 'sext_ln813_1394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4403 [1/1] (0.77ns)   --->   "%add_ln813_2510 = add i16 %sext_ln813_1394, i16 %sext_ln818_388"   --->   Operation 4403 'add' 'add_ln813_2510' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4404 [1/1] (0.76ns)   --->   "%add_ln813_2513 = add i15 %sext_ln17_1296, i15 %sext_ln17_1298"   --->   Operation 4404 'add' 'add_ln813_2513' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4405 [1/1] (0.75ns)   --->   "%add_ln813_2515 = add i14 %sext_ln17_623, i14 %sext_ln17_741"   --->   Operation 4405 'add' 'add_ln813_2515' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4406 [1/1] (0.00ns)   --->   "%sext_ln813_1396 = sext i14 %add_ln813_2515"   --->   Operation 4406 'sext' 'sext_ln813_1396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4407 [1/1] (0.76ns)   --->   "%add_ln813_2516 = add i15 %sext_ln813_1396, i15 %sext_ln17_559"   --->   Operation 4407 'add' 'add_ln813_2516' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4408 [1/1] (0.75ns)   --->   "%add_ln813_2518 = add i14 %sext_ln17_1004, i14 %sext_ln17_1250"   --->   Operation 4408 'add' 'add_ln813_2518' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4409 [1/1] (0.00ns)   --->   "%sext_ln813_1398 = sext i14 %add_ln813_2518"   --->   Operation 4409 'sext' 'sext_ln813_1398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4410 [1/1] (0.76ns)   --->   "%add_ln813_2519 = add i15 %sext_ln813_1398, i15 %sext_ln17_998"   --->   Operation 4410 'add' 'add_ln813_2519' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4411 [1/1] (0.74ns)   --->   "%add_ln813_2520 = add i13 %sext_ln17_579, i13 %sext_ln17_827"   --->   Operation 4411 'add' 'add_ln813_2520' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4412 [1/1] (0.00ns)   --->   "%sext_ln813_1400 = sext i13 %add_ln813_2520"   --->   Operation 4412 'sext' 'sext_ln813_1400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4413 [1/1] (0.74ns)   --->   "%add_ln813_2521 = add i13 %sext_ln17_1197, i13 %sext_ln17_1226"   --->   Operation 4413 'add' 'add_ln813_2521' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4414 [1/1] (0.00ns)   --->   "%sext_ln813_1401 = sext i13 %add_ln813_2521"   --->   Operation 4414 'sext' 'sext_ln813_1401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4415 [1/1] (0.75ns)   --->   "%add_ln813_2522 = add i14 %sext_ln813_1401, i14 %sext_ln813_1400"   --->   Operation 4415 'add' 'add_ln813_2522' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4416 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2527 = add i16 %sext_ln818_313, i16 %sext_ln818_319"   --->   Operation 4416 'add' 'add_ln813_2527' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4417 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2528 = add i16 %add_ln813_2527, i16 %sext_ln818_148"   --->   Operation 4417 'add' 'add_ln813_2528' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4418 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2529 = add i16 %sext_ln818_378, i16 %sext_ln818_380"   --->   Operation 4418 'add' 'add_ln813_2529' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4419 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2530 = add i16 %add_ln813_2529, i16 %sext_ln818_362"   --->   Operation 4419 'add' 'add_ln813_2530' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4420 [1/1] (0.76ns)   --->   "%add_ln813_2533 = add i15 %sext_ln17_569, i15 %sext_ln17_637"   --->   Operation 4420 'add' 'add_ln813_2533' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4421 [1/1] (0.00ns)   --->   "%sext_ln813_1403 = sext i15 %add_ln813_2533"   --->   Operation 4421 'sext' 'sext_ln813_1403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4422 [1/1] (0.77ns)   --->   "%add_ln813_2534 = add i16 %sext_ln813_1403, i16 %sext_ln818_470"   --->   Operation 4422 'add' 'add_ln813_2534' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4423 [1/1] (0.76ns)   --->   "%add_ln813_2537 = add i15 %sext_ln17_716, i15 %sext_ln17_740"   --->   Operation 4423 'add' 'add_ln813_2537' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4424 [1/1] (0.00ns)   --->   "%sext_ln813_1404 = sext i15 %add_ln813_2537"   --->   Operation 4424 'sext' 'sext_ln813_1404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4425 [1/1] (0.77ns)   --->   "%add_ln813_2538 = add i16 %sext_ln813_1404, i16 %sext_ln818_93"   --->   Operation 4425 'add' 'add_ln813_2538' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4426 [1/1] (0.76ns)   --->   "%add_ln813_2539 = add i15 %sext_ln17_797, i15 %sext_ln17_871"   --->   Operation 4426 'add' 'add_ln813_2539' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4427 [1/1] (0.00ns)   --->   "%sext_ln813_1405 = sext i15 %add_ln813_2539"   --->   Operation 4427 'sext' 'sext_ln813_1405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4428 [1/1] (0.77ns)   --->   "%add_ln813_2540 = add i16 %sext_ln813_1405, i16 %sext_ln818_163"   --->   Operation 4428 'add' 'add_ln813_2540' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4429 [1/1] (0.76ns)   --->   "%add_ln813_2542 = add i15 %sext_ln17_990, i15 %sext_ln17_1005"   --->   Operation 4429 'add' 'add_ln813_2542' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4430 [1/1] (0.76ns)   --->   "%add_ln813_2544 = add i15 %sext_ln17_1098, i15 %sext_ln17_1150"   --->   Operation 4430 'add' 'add_ln813_2544' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4431 [1/1] (0.76ns)   --->   "%add_ln813_2549 = add i15 %sext_ln17_1247, i15 %sext_ln17_1275"   --->   Operation 4431 'add' 'add_ln813_2549' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4432 [1/1] (0.75ns)   --->   "%add_ln813_2551 = add i14 %sext_ln17_540, i14 %sext_ln17_712"   --->   Operation 4432 'add' 'add_ln813_2551' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4433 [1/1] (0.00ns)   --->   "%sext_ln813_1409 = sext i14 %add_ln813_2551"   --->   Operation 4433 'sext' 'sext_ln813_1409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4434 [1/1] (0.76ns)   --->   "%add_ln813_2552 = add i15 %sext_ln813_1409, i15 %sext_ln17_1339"   --->   Operation 4434 'add' 'add_ln813_2552' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4435 [1/1] (0.75ns)   --->   "%add_ln813_2554 = add i14 %sext_ln17_987, i14 %sext_ln17_1022"   --->   Operation 4435 'add' 'add_ln813_2554' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4436 [1/1] (0.00ns)   --->   "%sext_ln813_1411 = sext i14 %add_ln813_2554"   --->   Operation 4436 'sext' 'sext_ln813_1411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4437 [1/1] (0.76ns)   --->   "%add_ln813_2555 = add i15 %sext_ln813_1411, i15 %sext_ln17_808"   --->   Operation 4437 'add' 'add_ln813_2555' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4438 [1/1] (0.75ns)   --->   "%add_ln813_2556 = add i14 %sext_ln17_1034, i14 %sext_ln17_1070"   --->   Operation 4438 'add' 'add_ln813_2556' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4439 [1/1] (0.00ns)   --->   "%sext_ln813_1413 = sext i14 %add_ln813_2556"   --->   Operation 4439 'sext' 'sext_ln813_1413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4440 [1/1] (0.76ns)   --->   "%add_ln813_2557 = add i15 %sext_ln813_1413, i15 %sext_ln17_1030"   --->   Operation 4440 'add' 'add_ln813_2557' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4441 [1/1] (0.75ns)   --->   "%add_ln813_2560 = add i14 %sext_ln17_1155, i14 %sext_ln17_1207"   --->   Operation 4441 'add' 'add_ln813_2560' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4442 [1/1] (0.00ns)   --->   "%sext_ln813_1415 = sext i14 %add_ln813_2560"   --->   Operation 4442 'sext' 'sext_ln813_1415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4443 [1/1] (0.76ns)   --->   "%add_ln813_2561 = add i15 %sext_ln813_1415, i15 %sext_ln17_1121"   --->   Operation 4443 'add' 'add_ln813_2561' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4444 [1/1] (0.74ns)   --->   "%add_ln813_2562 = add i13 %sext_ln17_532, i13 %sext_ln17_621"   --->   Operation 4444 'add' 'add_ln813_2562' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4445 [1/1] (0.00ns)   --->   "%sext_ln813_1417 = sext i13 %add_ln813_2562"   --->   Operation 4445 'sext' 'sext_ln813_1417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4446 [1/1] (0.75ns)   --->   "%add_ln813_2563 = add i14 %sext_ln813_1417, i14 %sext_ln17_1213"   --->   Operation 4446 'add' 'add_ln813_2563' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4447 [1/1] (0.74ns)   --->   "%add_ln813_2565 = add i13 %sext_ln17_658, i13 %sext_ln17_760"   --->   Operation 4447 'add' 'add_ln813_2565' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4448 [1/1] (0.00ns)   --->   "%sext_ln813_1419 = sext i13 %add_ln813_2565"   --->   Operation 4448 'sext' 'sext_ln813_1419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4449 [1/1] (0.75ns)   --->   "%add_ln813_2566 = add i14 %sext_ln813_1419, i14 %sext_ln17_656"   --->   Operation 4449 'add' 'add_ln813_2566' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4450 [1/1] (0.74ns)   --->   "%add_ln813_2567 = add i13 %sext_ln17_924, i13 %sext_ln17_940"   --->   Operation 4450 'add' 'add_ln813_2567' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4451 [1/1] (0.00ns)   --->   "%sext_ln813_1421 = sext i13 %add_ln813_2567"   --->   Operation 4451 'sext' 'sext_ln813_1421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4452 [1/1] (0.74ns)   --->   "%add_ln813_2568 = add i13 %sext_ln17_950, i13 %sext_ln17_1304"   --->   Operation 4452 'add' 'add_ln813_2568' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4453 [1/1] (0.00ns)   --->   "%sext_ln813_1422 = sext i13 %add_ln813_2568"   --->   Operation 4453 'sext' 'sext_ln813_1422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4454 [1/1] (0.75ns)   --->   "%add_ln813_2569 = add i14 %sext_ln813_1422, i14 %sext_ln813_1421"   --->   Operation 4454 'add' 'add_ln813_2569' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4455 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2575 = add i16 %sext_ln818_253, i16 %sext_ln818_263"   --->   Operation 4455 'add' 'add_ln813_2575' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4456 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2576 = add i16 %add_ln813_2575, i16 %sext_ln818_106"   --->   Operation 4456 'add' 'add_ln813_2576' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4457 [1/1] (0.76ns)   --->   "%add_ln813_2580 = add i15 %sext_ln17_545, i15 %sext_ln17_575"   --->   Operation 4457 'add' 'add_ln813_2580' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4458 [1/1] (0.00ns)   --->   "%sext_ln813_1425 = sext i15 %add_ln813_2580"   --->   Operation 4458 'sext' 'sext_ln813_1425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4459 [1/1] (0.77ns)   --->   "%add_ln813_2581 = add i16 %sext_ln813_1425, i16 %sext_ln818_360"   --->   Operation 4459 'add' 'add_ln813_2581' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4460 [1/1] (0.76ns)   --->   "%add_ln813_2584 = add i15 %sext_ln17_652, i15 %sext_ln17_713"   --->   Operation 4460 'add' 'add_ln813_2584' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4461 [1/1] (0.00ns)   --->   "%sext_ln813_1426 = sext i15 %add_ln813_2584"   --->   Operation 4461 'sext' 'sext_ln813_1426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4462 [1/1] (0.77ns)   --->   "%add_ln813_2585 = add i16 %sext_ln813_1426, i16 %sext_ln818_39"   --->   Operation 4462 'add' 'add_ln813_2585' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4463 [1/1] (0.76ns)   --->   "%add_ln813_2591 = add i15 %sext_ln17_1071, i15 %sext_ln17_1093"   --->   Operation 4463 'add' 'add_ln813_2591' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4464 [1/1] (0.76ns)   --->   "%add_ln813_2600 = add i15 %sext_ln17_1263, i15 %sext_ln17_1298"   --->   Operation 4464 'add' 'add_ln813_2600' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4465 [1/1] (0.75ns)   --->   "%add_ln813_2602 = add i14 %sext_ln17_562, i14 %sext_ln17_661"   --->   Operation 4465 'add' 'add_ln813_2602' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4466 [1/1] (0.00ns)   --->   "%sext_ln813_1433 = sext i14 %add_ln813_2602"   --->   Operation 4466 'sext' 'sext_ln813_1433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4467 [1/1] (0.76ns)   --->   "%add_ln813_2603 = add i15 %sext_ln813_1433, i15 %sext_ln17_537"   --->   Operation 4467 'add' 'add_ln813_2603' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4468 [1/1] (0.75ns)   --->   "%add_ln813_2606 = add i14 %sext_ln17_912, i14 %sext_ln17_925"   --->   Operation 4468 'add' 'add_ln813_2606' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4469 [1/1] (0.00ns)   --->   "%sext_ln813_1435 = sext i14 %add_ln813_2606"   --->   Operation 4469 'sext' 'sext_ln813_1435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4470 [1/1] (0.76ns)   --->   "%add_ln813_2607 = add i15 %sext_ln813_1435, i15 %sext_ln17_742"   --->   Operation 4470 'add' 'add_ln813_2607' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4471 [1/1] (0.75ns)   --->   "%add_ln813_2608 = add i14 %sext_ln17_1078, i14 %sext_ln17_1183"   --->   Operation 4471 'add' 'add_ln813_2608' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4472 [1/1] (0.00ns)   --->   "%sext_ln813_1437 = sext i14 %add_ln813_2608"   --->   Operation 4472 'sext' 'sext_ln813_1437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4473 [1/1] (0.76ns)   --->   "%add_ln813_2609 = add i15 %sext_ln813_1437, i15 %sext_ln17_933"   --->   Operation 4473 'add' 'add_ln813_2609' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4474 [1/1] (0.75ns)   --->   "%add_ln813_2611 = add i14 %sext_ln17_1347, i14 %sext_ln17_724"   --->   Operation 4474 'add' 'add_ln813_2611' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4475 [1/1] (0.00ns)   --->   "%sext_ln813_1439 = sext i14 %add_ln813_2611"   --->   Operation 4475 'sext' 'sext_ln813_1439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4476 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2612 = add i15 %sext_ln813_1439, i15 %sext_ln17_1219"   --->   Operation 4476 'add' 'add_ln813_2612' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4477 [1/1] (0.73ns)   --->   "%add_ln813_2613 = add i12 %sext_ln17_1278, i12 %sext_ln17_1337"   --->   Operation 4477 'add' 'add_ln813_2613' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4478 [1/1] (0.00ns)   --->   "%sext_ln813_1440 = sext i12 %add_ln813_2613"   --->   Operation 4478 'sext' 'sext_ln813_1440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4479 [1/1] (0.74ns)   --->   "%add_ln813_2614 = add i13 %sext_ln813_1440, i13 %sext_ln17_1288"   --->   Operation 4479 'add' 'add_ln813_2614' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4480 [1/1] (0.00ns)   --->   "%sext_ln813_1441 = sext i13 %add_ln813_2614"   --->   Operation 4480 'sext' 'sext_ln813_1441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4481 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_2615 = add i15 %sext_ln813_1441, i15 %add_ln813_2612"   --->   Operation 4481 'add' 'add_ln813_2615' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4482 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2619 = add i16 %sext_ln818_379, i16 %sext_ln818_409"   --->   Operation 4482 'add' 'add_ln813_2619' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4483 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2620 = add i16 %add_ln813_2619, i16 %sext_ln818_293"   --->   Operation 4483 'add' 'add_ln813_2620' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4484 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2621 = add i16 %sext_ln818_443, i16 %sext_ln818_462"   --->   Operation 4484 'add' 'add_ln813_2621' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4485 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2622 = add i16 %add_ln813_2621, i16 %sext_ln818_425"   --->   Operation 4485 'add' 'add_ln813_2622' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4486 [1/1] (0.76ns)   --->   "%add_ln813_2624 = add i15 %sext_ln17_650, i15 %sext_ln17_663"   --->   Operation 4486 'add' 'add_ln813_2624' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4487 [1/1] (0.76ns)   --->   "%add_ln813_2626 = add i15 %sext_ln17_703, i15 %sext_ln17_725"   --->   Operation 4487 'add' 'add_ln813_2626' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4488 [1/1] (0.00ns)   --->   "%sext_ln813_1444 = sext i15 %add_ln813_2626"   --->   Operation 4488 'sext' 'sext_ln813_1444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4489 [1/1] (0.76ns)   --->   "%add_ln813_2627 = add i15 %sext_ln17_734, i15 %sext_ln17_824"   --->   Operation 4489 'add' 'add_ln813_2627' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4490 [1/1] (0.00ns)   --->   "%sext_ln813_1445 = sext i15 %add_ln813_2627"   --->   Operation 4490 'sext' 'sext_ln813_1445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4491 [1/1] (0.77ns)   --->   "%add_ln813_2628 = add i16 %sext_ln813_1445, i16 %sext_ln813_1444"   --->   Operation 4491 'add' 'add_ln813_2628' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4492 [1/1] (0.76ns)   --->   "%add_ln813_2631 = add i15 %sext_ln17_902, i15 %sext_ln17_966"   --->   Operation 4492 'add' 'add_ln813_2631' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4493 [1/1] (0.00ns)   --->   "%sext_ln813_1446 = sext i15 %add_ln813_2631"   --->   Operation 4493 'sext' 'sext_ln813_1446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4494 [1/1] (0.77ns)   --->   "%add_ln813_2632 = add i16 %sext_ln813_1446, i16 %sext_ln818_183"   --->   Operation 4494 'add' 'add_ln813_2632' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4495 [1/1] (0.76ns)   --->   "%add_ln813_2633 = add i15 %sext_ln17_1135, i15 %sext_ln17_1195"   --->   Operation 4495 'add' 'add_ln813_2633' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4496 [1/1] (0.76ns)   --->   "%add_ln813_2636 = add i15 %sext_ln17_1223, i15 %sext_ln17_1280"   --->   Operation 4496 'add' 'add_ln813_2636' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4497 [1/1] (0.76ns)   --->   "%add_ln813_2638 = add i15 %sext_ln17_1348, i15 %sext_ln17_590"   --->   Operation 4497 'add' 'add_ln813_2638' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4498 [1/1] (0.00ns)   --->   "%sext_ln813_1449 = sext i15 %add_ln813_2638"   --->   Operation 4498 'sext' 'sext_ln813_1449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4499 [1/1] (0.75ns)   --->   "%add_ln813_2639 = add i14 %sext_ln17_617, i14 %sext_ln17_623"   --->   Operation 4499 'add' 'add_ln813_2639' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4500 [1/1] (0.00ns)   --->   "%sext_ln813_1450 = sext i14 %add_ln813_2639"   --->   Operation 4500 'sext' 'sext_ln813_1450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4501 [1/1] (0.77ns)   --->   "%add_ln813_2640 = add i16 %sext_ln813_1450, i16 %sext_ln813_1449"   --->   Operation 4501 'add' 'add_ln813_2640' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4502 [1/1] (0.75ns)   --->   "%add_ln813_2644 = add i14 %sext_ln17_795, i14 %sext_ln17_839"   --->   Operation 4502 'add' 'add_ln813_2644' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4503 [1/1] (0.00ns)   --->   "%sext_ln813_1451 = sext i14 %add_ln813_2644"   --->   Operation 4503 'sext' 'sext_ln813_1451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4504 [1/1] (0.76ns)   --->   "%add_ln813_2645 = add i15 %sext_ln813_1451, i15 %sext_ln17_645"   --->   Operation 4504 'add' 'add_ln813_2645' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4505 [1/1] (0.75ns)   --->   "%add_ln813_2646 = add i14 %sext_ln17_873, i14 %sext_ln17_882"   --->   Operation 4505 'add' 'add_ln813_2646' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4506 [1/1] (0.00ns)   --->   "%sext_ln813_1453 = sext i14 %add_ln813_2646"   --->   Operation 4506 'sext' 'sext_ln813_1453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4507 [1/1] (0.76ns)   --->   "%add_ln813_2647 = add i15 %sext_ln813_1453, i15 %sext_ln17_848"   --->   Operation 4507 'add' 'add_ln813_2647' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4508 [1/1] (0.75ns)   --->   "%add_ln813_2649 = add i14 %sext_ln17_1006, i14 %sext_ln17_1067"   --->   Operation 4508 'add' 'add_ln813_2649' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4509 [1/1] (0.00ns)   --->   "%sext_ln813_1455 = sext i14 %add_ln813_2649"   --->   Operation 4509 'sext' 'sext_ln813_1455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4510 [1/1] (0.76ns)   --->   "%add_ln813_2650 = add i15 %sext_ln813_1455, i15 %sext_ln17_948"   --->   Operation 4510 'add' 'add_ln813_2650' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4511 [1/1] (0.75ns)   --->   "%add_ln813_2651 = add i14 %sext_ln17_1078, i14 %sext_ln17_1085"   --->   Operation 4511 'add' 'add_ln813_2651' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4512 [1/1] (0.00ns)   --->   "%sext_ln813_1457 = sext i14 %add_ln813_2651"   --->   Operation 4512 'sext' 'sext_ln813_1457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4513 [1/1] (0.75ns)   --->   "%add_ln813_2652 = add i14 %sext_ln17_1272, i14 %sext_ln17_1314"   --->   Operation 4513 'add' 'add_ln813_2652' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4514 [1/1] (0.00ns)   --->   "%sext_ln813_1458 = sext i14 %add_ln813_2652"   --->   Operation 4514 'sext' 'sext_ln813_1458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4515 [1/1] (0.76ns)   --->   "%add_ln813_2653 = add i15 %sext_ln813_1458, i15 %sext_ln813_1457"   --->   Operation 4515 'add' 'add_ln813_2653' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4516 [1/1] (0.74ns)   --->   "%add_ln813_2656 = add i13 %sext_ln17_688, i13 %sext_ln17_708"   --->   Operation 4516 'add' 'add_ln813_2656' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4517 [1/1] (0.00ns)   --->   "%sext_ln813_1460 = sext i13 %add_ln813_2656"   --->   Operation 4517 'sext' 'sext_ln813_1460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4518 [1/1] (0.75ns)   --->   "%add_ln813_2657 = add i14 %sext_ln813_1460, i14 %sext_ln17_683"   --->   Operation 4518 'add' 'add_ln813_2657' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4519 [1/1] (0.74ns)   --->   "%add_ln813_2658 = add i13 %sext_ln17_894, i13 %sext_ln17_1025"   --->   Operation 4519 'add' 'add_ln813_2658' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4520 [1/1] (0.00ns)   --->   "%sext_ln813_1462 = sext i13 %add_ln813_2658"   --->   Operation 4520 'sext' 'sext_ln813_1462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4521 [1/1] (0.75ns)   --->   "%add_ln813_2659 = add i14 %sext_ln813_1462, i14 %sext_ln17_787"   --->   Operation 4521 'add' 'add_ln813_2659' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4522 [1/1] (0.74ns)   --->   "%add_ln813_2661 = add i13 %sext_ln17_1142, i13 %sext_ln17_1232"   --->   Operation 4522 'add' 'add_ln813_2661' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4523 [1/1] (0.00ns)   --->   "%sext_ln813_1465 = sext i13 %add_ln813_2661"   --->   Operation 4523 'sext' 'sext_ln813_1465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4524 [1/1] (0.75ns)   --->   "%add_ln813_2662 = add i14 %sext_ln813_1465, i14 %sext_ln17_1114"   --->   Operation 4524 'add' 'add_ln813_2662' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4525 [1/1] (0.00ns)   --->   "%sext_ln813_1466 = sext i14 %add_ln813_2662"   --->   Operation 4525 'sext' 'sext_ln813_1466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4526 [1/1] (0.74ns)   --->   "%add_ln813_2663 = add i13 %sext_ln17_1255, i13 %sext_ln17_1310"   --->   Operation 4526 'add' 'add_ln813_2663' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4527 [1/1] (0.00ns)   --->   "%sext_ln813_1467 = sext i13 %add_ln813_2663"   --->   Operation 4527 'sext' 'sext_ln813_1467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4528 [1/1] (0.74ns)   --->   "%add_ln813_2664 = add i13 %sext_ln17_1338, i13 %sext_ln17_554"   --->   Operation 4528 'add' 'add_ln813_2664' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4529 [1/1] (0.00ns)   --->   "%sext_ln813_1468 = sext i13 %add_ln813_2664"   --->   Operation 4529 'sext' 'sext_ln813_1468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4530 [1/1] (0.75ns)   --->   "%add_ln813_2665 = add i14 %sext_ln813_1468, i14 %sext_ln813_1467"   --->   Operation 4530 'add' 'add_ln813_2665' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4531 [1/1] (0.00ns)   --->   "%sext_ln813_1469 = sext i14 %add_ln813_2665"   --->   Operation 4531 'sext' 'sext_ln813_1469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4532 [1/1] (0.76ns)   --->   "%add_ln813_2666 = add i15 %sext_ln813_1469, i15 %sext_ln813_1466"   --->   Operation 4532 'add' 'add_ln813_2666' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4533 [1/1] (0.78ns)   --->   "%add_ln813_2670 = add i16 %mult_V_657, i16 %sext_ln818_24"   --->   Operation 4533 'add' 'add_ln813_2670' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4534 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2671 = add i16 %sext_ln818_84, i16 %sext_ln818_98"   --->   Operation 4534 'add' 'add_ln813_2671' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4535 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2672 = add i16 %add_ln813_2671, i16 %sext_ln818_80"   --->   Operation 4535 'add' 'add_ln813_2672' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4536 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2674 = add i16 %sext_ln818_110, i16 %sext_ln818_293"   --->   Operation 4536 'add' 'add_ln813_2674' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4537 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2675 = add i16 %sext_ln818_409, i16 %sext_ln818_415"   --->   Operation 4537 'add' 'add_ln813_2675' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4538 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2676 = add i16 %add_ln813_2675, i16 %sext_ln818_347"   --->   Operation 4538 'add' 'add_ln813_2676' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4539 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2677 = add i16 %add_ln813_2676, i16 %add_ln813_2674"   --->   Operation 4539 'add' 'add_ln813_2677' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4540 [1/1] (0.76ns)   --->   "%add_ln813_2683 = add i15 %sext_ln17_880, i15 %sext_ln17_989"   --->   Operation 4540 'add' 'add_ln813_2683' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4541 [1/1] (0.76ns)   --->   "%add_ln813_2685 = add i15 %sext_ln17_1052, i15 %sext_ln17_1076"   --->   Operation 4541 'add' 'add_ln813_2685' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4542 [1/1] (0.76ns)   --->   "%add_ln813_2690 = add i15 %sext_ln17_1094, i15 %sext_ln17_1169"   --->   Operation 4542 'add' 'add_ln813_2690' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4543 [1/1] (0.00ns)   --->   "%sext_ln813_1475 = sext i15 %add_ln813_2690"   --->   Operation 4543 'sext' 'sext_ln813_1475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4544 [1/1] (0.76ns)   --->   "%add_ln813_2691 = add i15 %sext_ln17_1185, i15 %sext_ln17_1246"   --->   Operation 4544 'add' 'add_ln813_2691' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4545 [1/1] (0.00ns)   --->   "%sext_ln813_1476 = sext i15 %add_ln813_2691"   --->   Operation 4545 'sext' 'sext_ln813_1476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4546 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2692 = add i16 %sext_ln813_1476, i16 %sext_ln818_386"   --->   Operation 4546 'add' 'add_ln813_2692' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4547 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2693 = add i16 %add_ln813_2692, i16 %sext_ln813_1475"   --->   Operation 4547 'add' 'add_ln813_2693' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4548 [1/1] (0.75ns)   --->   "%add_ln813_2694 = add i14 %sext_ln17_623, i14 %sext_ln17_630"   --->   Operation 4548 'add' 'add_ln813_2694' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4549 [1/1] (0.00ns)   --->   "%sext_ln813_1477 = sext i14 %add_ln813_2694"   --->   Operation 4549 'sext' 'sext_ln813_1477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4550 [1/1] (0.76ns)   --->   "%add_ln813_2695 = add i15 %sext_ln813_1477, i15 %sext_ln17_1292"   --->   Operation 4550 'add' 'add_ln813_2695' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4551 [1/1] (0.75ns)   --->   "%add_ln813_2696 = add i14 %sext_ln17_813, i14 %sext_ln17_832"   --->   Operation 4551 'add' 'add_ln813_2696' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4552 [1/1] (0.00ns)   --->   "%sext_ln813_1479 = sext i14 %add_ln813_2696"   --->   Operation 4552 'sext' 'sext_ln813_1479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4553 [1/1] (0.76ns)   --->   "%add_ln813_2697 = add i15 %sext_ln813_1479, i15 %sext_ln17_808"   --->   Operation 4553 'add' 'add_ln813_2697' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4554 [1/1] (0.75ns)   --->   "%add_ln813_2700 = add i14 %sext_ln17_925, i14 %sext_ln17_932"   --->   Operation 4554 'add' 'add_ln813_2700' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4555 [1/1] (0.75ns)   --->   "%add_ln813_2701 = add i14 %sext_ln17_1001, i14 %sext_ln17_1347"   --->   Operation 4555 'add' 'add_ln813_2701' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4556 [1/1] (0.00ns)   --->   "%sext_ln813_1482 = sext i14 %add_ln813_2701"   --->   Operation 4556 'sext' 'sext_ln813_1482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4557 [1/1] (0.76ns)   --->   "%add_ln813_2702 = add i15 %sext_ln813_1482, i15 %sext_ln17_955"   --->   Operation 4557 'add' 'add_ln813_2702' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4558 [1/1] (0.74ns)   --->   "%add_ln813_2704 = add i13 %sext_ln17_1279, i13 %sext_ln17_1299"   --->   Operation 4558 'add' 'add_ln813_2704' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4559 [1/1] (0.00ns)   --->   "%sext_ln813_1484 = sext i13 %add_ln813_2704"   --->   Operation 4559 'sext' 'sext_ln813_1484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4560 [1/1] (0.75ns)   --->   "%add_ln813_2705 = add i14 %sext_ln813_1484, i14 %sext_ln17_891"   --->   Operation 4560 'add' 'add_ln813_2705' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4561 [1/1] (0.00ns)   --->   "%sext_ln813_1485 = sext i14 %add_ln813_2705"   --->   Operation 4561 'sext' 'sext_ln813_1485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4562 [1/1] (0.73ns)   --->   "%add_ln813_2706 = add i12 %sext_ln17_1252, i12 %sext_ln17_1331"   --->   Operation 4562 'add' 'add_ln813_2706' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4563 [1/1] (0.00ns)   --->   "%sext_ln813_1486 = sext i12 %add_ln813_2706"   --->   Operation 4563 'sext' 'sext_ln813_1486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4564 [1/1] (0.74ns)   --->   "%add_ln813_2707 = add i13 %sext_ln813_1486, i13 %sext_ln17_1060"   --->   Operation 4564 'add' 'add_ln813_2707' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4565 [1/1] (0.00ns)   --->   "%sext_ln813_1487 = sext i13 %add_ln813_2707"   --->   Operation 4565 'sext' 'sext_ln813_1487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4566 [1/1] (0.76ns)   --->   "%add_ln813_2708 = add i15 %sext_ln813_1487, i15 %sext_ln813_1485"   --->   Operation 4566 'add' 'add_ln813_2708' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4567 [1/1] (0.78ns)   --->   "%add_ln813_2712 = add i16 %mult_V_1572, i16 %sext_ln818_118"   --->   Operation 4567 'add' 'add_ln813_2712' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4568 [1/1] (0.77ns)   --->   "%add_ln813_2713 = add i16 %sext_ln818_154, i16 %sext_ln818_166"   --->   Operation 4568 'add' 'add_ln813_2713' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4569 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2715 = add i16 %sext_ln818_172, i16 %sext_ln818_203"   --->   Operation 4569 'add' 'add_ln813_2715' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4570 [1/1] (0.77ns)   --->   "%add_ln813_2716 = add i16 %sext_ln818_212, i16 %sext_ln818_243"   --->   Operation 4570 'add' 'add_ln813_2716' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4571 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2717 = add i16 %add_ln813_2716, i16 %add_ln813_2715"   --->   Operation 4571 'add' 'add_ln813_2717' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4572 [1/1] (0.77ns)   --->   "%add_ln813_2719 = add i16 %sext_ln818_375, i16 %sext_ln818_387"   --->   Operation 4572 'add' 'add_ln813_2719' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4573 [1/1] (0.77ns)   --->   "%add_ln813_2720 = add i16 %sext_ln818_392, i16 %sext_ln818_456"   --->   Operation 4573 'add' 'add_ln813_2720' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4574 [1/1] (0.76ns)   --->   "%add_ln813_2722 = add i15 %sext_ln17_546, i15 %sext_ln17_626"   --->   Operation 4574 'add' 'add_ln813_2722' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4575 [1/1] (0.76ns)   --->   "%add_ln813_2723 = add i15 %sext_ln17_902, i15 %sext_ln17_1053"   --->   Operation 4575 'add' 'add_ln813_2723' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4576 [1/1] (0.76ns)   --->   "%add_ln813_2728 = add i15 %sext_ln17_1076, i15 %sext_ln17_1087"   --->   Operation 4576 'add' 'add_ln813_2728' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4577 [1/1] (0.76ns)   --->   "%add_ln813_2729 = add i15 %sext_ln17_1159, i15 %sext_ln17_1211"   --->   Operation 4577 'add' 'add_ln813_2729' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4578 [1/1] (0.76ns)   --->   "%add_ln813_2731 = add i15 %sext_ln17_1293, i15 %sext_ln17_1326"   --->   Operation 4578 'add' 'add_ln813_2731' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4579 [1/1] (0.75ns)   --->   "%add_ln813_2732 = add i14 %sext_ln17_577, i14 %sext_ln17_609"   --->   Operation 4579 'add' 'add_ln813_2732' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4580 [1/1] (0.00ns)   --->   "%sext_ln813_1494 = sext i14 %add_ln813_2732"   --->   Operation 4580 'sext' 'sext_ln813_1494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4581 [1/1] (0.76ns)   --->   "%add_ln813_2733 = add i15 %sext_ln813_1494, i15 %sext_ln17_1349"   --->   Operation 4581 'add' 'add_ln813_2733' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4582 [1/1] (0.75ns)   --->   "%add_ln813_2736 = add i14 %sext_ln17_727, i14 %sext_ln17_839"   --->   Operation 4582 'add' 'add_ln813_2736' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4583 [1/1] (0.00ns)   --->   "%sext_ln813_1496 = sext i14 %add_ln813_2736"   --->   Operation 4583 'sext' 'sext_ln813_1496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4584 [1/1] (0.75ns)   --->   "%add_ln813_2737 = add i14 %sext_ln17_1120, i14 %sext_ln17_826"   --->   Operation 4584 'add' 'add_ln813_2737' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4585 [1/1] (0.00ns)   --->   "%sext_ln813_1497 = sext i14 %add_ln813_2737"   --->   Operation 4585 'sext' 'sext_ln813_1497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4586 [1/1] (0.76ns)   --->   "%add_ln813_2738 = add i15 %sext_ln813_1497, i15 %sext_ln813_1496"   --->   Operation 4586 'add' 'add_ln813_2738' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4587 [1/1] (0.74ns)   --->   "%add_ln813_2739 = add i13 %sext_ln17_894, i13 %sext_ln17_950"   --->   Operation 4587 'add' 'add_ln813_2739' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4588 [1/1] (0.00ns)   --->   "%sext_ln813_1499 = sext i13 %add_ln813_2739"   --->   Operation 4588 'sext' 'sext_ln813_1499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4589 [1/1] (0.74ns)   --->   "%add_ln813_2740 = add i13 %sext_ln17_1255, i13 %sext_ln17_672"   --->   Operation 4589 'add' 'add_ln813_2740' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4590 [1/1] (0.00ns)   --->   "%sext_ln813_1500 = sext i13 %add_ln813_2740"   --->   Operation 4590 'sext' 'sext_ln813_1500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4591 [1/1] (0.75ns)   --->   "%add_ln813_2741 = add i14 %sext_ln813_1500, i14 %sext_ln17_978"   --->   Operation 4591 'add' 'add_ln813_2741' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4592 [1/1] (0.00ns)   --->   "%sext_ln813_1501 = sext i14 %add_ln813_2741"   --->   Operation 4592 'sext' 'sext_ln813_1501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4593 [1/1] (0.76ns)   --->   "%add_ln813_2742 = add i15 %sext_ln813_1501, i15 %sext_ln813_1499"   --->   Operation 4593 'add' 'add_ln813_2742' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4594 [1/1] (0.77ns)   --->   "%add_ln813_2746 = add i16 %sext_ln818_25, i16 %sext_ln818_12"   --->   Operation 4594 'add' 'add_ln813_2746' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4595 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2747 = add i16 %sext_ln818_129, i16 %sext_ln818_217"   --->   Operation 4595 'add' 'add_ln813_2747' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4596 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2748 = add i16 %add_ln813_2747, i16 %sext_ln818_111"   --->   Operation 4596 'add' 'add_ln813_2748' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4597 [1/1] (0.77ns)   --->   "%add_ln813_2750 = add i16 %sext_ln818_353, i16 %sext_ln818_367"   --->   Operation 4597 'add' 'add_ln813_2750' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4598 [1/1] (0.76ns)   --->   "%add_ln813_2752 = add i15 %sext_ln17_627, i15 %sext_ln17_646"   --->   Operation 4598 'add' 'add_ln813_2752' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4599 [1/1] (0.00ns)   --->   "%sext_ln813_1503 = sext i15 %add_ln813_2752"   --->   Operation 4599 'sext' 'sext_ln813_1503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4600 [1/1] (0.77ns)   --->   "%add_ln813_2753 = add i16 %sext_ln813_1503, i16 %sext_ln818_380"   --->   Operation 4600 'add' 'add_ln813_2753' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4601 [1/1] (0.76ns)   --->   "%add_ln813_2756 = add i15 %sext_ln17_756, i15 %sext_ln17_773"   --->   Operation 4601 'add' 'add_ln813_2756' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4602 [1/1] (0.00ns)   --->   "%sext_ln813_1504 = sext i15 %add_ln813_2756"   --->   Operation 4602 'sext' 'sext_ln813_1504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4603 [1/1] (0.77ns)   --->   "%add_ln813_2757 = add i16 %sext_ln813_1504, i16 %sext_ln818_102"   --->   Operation 4603 'add' 'add_ln813_2757' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4604 [1/1] (0.76ns)   --->   "%add_ln813_2758 = add i15 %sext_ln17_867, i15 %sext_ln17_905"   --->   Operation 4604 'add' 'add_ln813_2758' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4605 [1/1] (0.76ns)   --->   "%add_ln813_2761 = add i15 %sext_ln17_934, i15 %sext_ln17_974"   --->   Operation 4605 'add' 'add_ln813_2761' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4606 [1/1] (0.76ns)   --->   "%add_ln813_2763 = add i15 %sext_ln17_1042, i15 %sext_ln17_1081"   --->   Operation 4606 'add' 'add_ln813_2763' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4607 [1/1] (0.00ns)   --->   "%sext_ln813_1507 = sext i15 %add_ln813_2763"   --->   Operation 4607 'sext' 'sext_ln813_1507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4608 [1/1] (0.77ns)   --->   "%add_ln813_2764 = add i16 %sext_ln813_1507, i16 %sext_ln818_277"   --->   Operation 4608 'add' 'add_ln813_2764' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4609 [1/1] (0.76ns)   --->   "%add_ln813_2768 = add i15 %sext_ln17_1123, i15 %sext_ln17_1177"   --->   Operation 4609 'add' 'add_ln813_2768' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4610 [1/1] (0.00ns)   --->   "%sext_ln813_1508 = sext i15 %add_ln813_2768"   --->   Operation 4610 'sext' 'sext_ln813_1508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4611 [1/1] (0.76ns)   --->   "%add_ln813_2769 = add i15 %sext_ln17_1210, i15 %sext_ln17_1234"   --->   Operation 4611 'add' 'add_ln813_2769' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4612 [1/1] (0.00ns)   --->   "%sext_ln813_1509 = sext i15 %add_ln813_2769"   --->   Operation 4612 'sext' 'sext_ln813_1509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4613 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2770 = add i16 %sext_ln813_1509, i16 %sext_ln818_401"   --->   Operation 4613 'add' 'add_ln813_2770' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4614 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2771 = add i16 %add_ln813_2770, i16 %sext_ln813_1508"   --->   Operation 4614 'add' 'add_ln813_2771' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4615 [1/1] (0.76ns)   --->   "%add_ln813_2772 = add i15 %sext_ln17_1273, i15 %sext_ln17_1308"   --->   Operation 4615 'add' 'add_ln813_2772' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4616 [1/1] (0.76ns)   --->   "%add_ln813_2774 = add i15 %sext_ln17_1346, i15 %sext_ln17_563"   --->   Operation 4616 'add' 'add_ln813_2774' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4617 [1/1] (0.00ns)   --->   "%sext_ln813_1511 = sext i15 %add_ln813_2774"   --->   Operation 4617 'sext' 'sext_ln813_1511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4618 [1/1] (0.77ns)   --->   "%add_ln813_2775 = add i16 %sext_ln813_1511, i16 %sext_ln818_479"   --->   Operation 4618 'add' 'add_ln813_2775' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4619 [1/1] (0.75ns)   --->   "%add_ln813_2778 = add i14 %sext_ln17_839, i14 %sext_ln17_1095"   --->   Operation 4619 'add' 'add_ln813_2778' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4620 [1/1] (0.00ns)   --->   "%sext_ln813_1512 = sext i14 %add_ln813_2778"   --->   Operation 4620 'sext' 'sext_ln813_1512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4621 [1/1] (0.76ns)   --->   "%add_ln813_2779 = add i15 %sext_ln813_1512, i15 %sext_ln17_660"   --->   Operation 4621 'add' 'add_ln813_2779' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4622 [1/1] (0.75ns)   --->   "%add_ln813_2780 = add i14 %sext_ln17_1281, i14 %sext_ln17_1314"   --->   Operation 4622 'add' 'add_ln813_2780' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4623 [1/1] (0.00ns)   --->   "%sext_ln813_1514 = sext i14 %add_ln813_2780"   --->   Operation 4623 'sext' 'sext_ln813_1514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4624 [1/1] (0.76ns)   --->   "%add_ln813_2781 = add i15 %sext_ln813_1514, i15 %sext_ln17_1137"   --->   Operation 4624 'add' 'add_ln813_2781' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4625 [1/1] (0.74ns)   --->   "%add_ln813_2783 = add i13 %sext_ln17_827, i13 %sext_ln17_950"   --->   Operation 4625 'add' 'add_ln813_2783' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4626 [1/1] (0.00ns)   --->   "%sext_ln813_1516 = sext i13 %add_ln813_2783"   --->   Operation 4626 'sext' 'sext_ln813_1516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4627 [1/1] (0.75ns)   --->   "%add_ln813_2784 = add i14 %sext_ln813_1516, i14 %sext_ln17_815"   --->   Operation 4627 'add' 'add_ln813_2784' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4628 [1/1] (0.00ns)   --->   "%sext_ln813_1517 = sext i14 %add_ln813_2784"   --->   Operation 4628 'sext' 'sext_ln813_1517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4629 [1/1] (0.74ns)   --->   "%add_ln813_2785 = add i13 %sext_ln17_1226, i13 %sext_ln17_1321"   --->   Operation 4629 'add' 'add_ln813_2785' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4630 [1/1] (0.00ns)   --->   "%sext_ln813_1518 = sext i13 %add_ln813_2785"   --->   Operation 4630 'sext' 'sext_ln813_1518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4631 [1/1] (0.75ns)   --->   "%add_ln813_2786 = add i14 %sext_ln813_1518, i14 %sext_ln17_963"   --->   Operation 4631 'add' 'add_ln813_2786' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4632 [1/1] (0.00ns)   --->   "%sext_ln813_1519 = sext i14 %add_ln813_2786"   --->   Operation 4632 'sext' 'sext_ln813_1519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4633 [1/1] (0.76ns)   --->   "%add_ln813_2787 = add i15 %sext_ln813_1519, i15 %sext_ln813_1517"   --->   Operation 4633 'add' 'add_ln813_2787' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4634 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2792 = add i16 %sext_ln818_303, i16 %sext_ln818_322"   --->   Operation 4634 'add' 'add_ln813_2792' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4635 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2793 = add i16 %add_ln813_2792, i16 %sext_ln818_297"   --->   Operation 4635 'add' 'add_ln813_2793' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4636 [1/1] (0.77ns)   --->   "%add_ln813_2795 = add i16 %sext_ln818_376, i16 %sext_ln818_408"   --->   Operation 4636 'add' 'add_ln813_2795' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4637 [1/1] (0.76ns)   --->   "%add_ln813_2797 = add i15 %sext_ln17_566, i15 %sext_ln17_575"   --->   Operation 4637 'add' 'add_ln813_2797' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4638 [1/1] (0.00ns)   --->   "%sext_ln813_1521 = sext i15 %add_ln813_2797"   --->   Operation 4638 'sext' 'sext_ln813_1521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4639 [1/1] (0.77ns)   --->   "%add_ln813_2798 = add i16 %sext_ln813_1521, i16 %sext_ln818_485"   --->   Operation 4639 'add' 'add_ln813_2798' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4640 [1/1] (0.76ns)   --->   "%add_ln813_2801 = add i15 %sext_ln17_716, i15 %sext_ln17_762"   --->   Operation 4640 'add' 'add_ln813_2801' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4641 [1/1] (0.76ns)   --->   "%add_ln813_2803 = add i15 %sext_ln17_849, i15 %sext_ln17_884"   --->   Operation 4641 'add' 'add_ln813_2803' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4642 [1/1] (0.00ns)   --->   "%sext_ln813_1523 = sext i15 %add_ln813_2803"   --->   Operation 4642 'sext' 'sext_ln813_1523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4643 [1/1] (0.77ns)   --->   "%add_ln813_2804 = add i16 %sext_ln813_1523, i16 %sext_ln818_156"   --->   Operation 4643 'add' 'add_ln813_2804' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4644 [1/1] (0.76ns)   --->   "%add_ln813_2806 = add i15 %sext_ln17_956, i15 %sext_ln17_1002"   --->   Operation 4644 'add' 'add_ln813_2806' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4645 [1/1] (0.76ns)   --->   "%add_ln813_2808 = add i15 %sext_ln17_1046, i15 %sext_ln17_1050"   --->   Operation 4645 'add' 'add_ln813_2808' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4646 [1/1] (0.00ns)   --->   "%sext_ln813_1525 = sext i15 %add_ln813_2808"   --->   Operation 4646 'sext' 'sext_ln813_1525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4647 [1/1] (0.77ns)   --->   "%add_ln813_2809 = add i16 %sext_ln813_1525, i16 %sext_ln818_292"   --->   Operation 4647 'add' 'add_ln813_2809' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4648 [1/1] (0.76ns)   --->   "%add_ln813_2813 = add i15 %sext_ln17_1125, i15 %sext_ln17_1179"   --->   Operation 4648 'add' 'add_ln813_2813' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4649 [1/1] (0.76ns)   --->   "%add_ln813_2815 = add i15 %sext_ln17_1311, i15 %sext_ln17_539"   --->   Operation 4649 'add' 'add_ln813_2815' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4650 [1/1] (0.00ns)   --->   "%sext_ln813_1527 = sext i15 %add_ln813_2815"   --->   Operation 4650 'sext' 'sext_ln813_1527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4651 [1/1] (0.77ns)   --->   "%add_ln813_2816 = add i16 %sext_ln813_1527, i16 %sext_ln818_448"   --->   Operation 4651 'add' 'add_ln813_2816' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4652 [1/1] (0.75ns)   --->   "%add_ln813_2818 = add i14 %sext_ln17_649, i14 %sext_ln17_681"   --->   Operation 4652 'add' 'add_ln813_2818' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4653 [1/1] (0.00ns)   --->   "%sext_ln813_1528 = sext i14 %add_ln813_2818"   --->   Operation 4653 'sext' 'sext_ln813_1528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4654 [1/1] (0.76ns)   --->   "%add_ln813_2819 = add i15 %sext_ln813_1528, i15 %sext_ln17_641"   --->   Operation 4654 'add' 'add_ln813_2819' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4655 [1/1] (0.75ns)   --->   "%add_ln813_2820 = add i14 %sext_ln17_758, i14 %sext_ln17_842"   --->   Operation 4655 'add' 'add_ln813_2820' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4656 [1/1] (0.00ns)   --->   "%sext_ln813_1530 = sext i14 %add_ln813_2820"   --->   Operation 4656 'sext' 'sext_ln813_1530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4657 [1/1] (0.76ns)   --->   "%add_ln813_2821 = add i15 %sext_ln813_1530, i15 %sext_ln17_728"   --->   Operation 4657 'add' 'add_ln813_2821' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4658 [1/1] (0.75ns)   --->   "%add_ln813_2824 = add i14 %sext_ln17_1096, i14 %sext_ln17_1168"   --->   Operation 4658 'add' 'add_ln813_2824' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4659 [1/1] (0.00ns)   --->   "%sext_ln813_1532 = sext i14 %add_ln813_2824"   --->   Operation 4659 'sext' 'sext_ln813_1532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4660 [1/1] (0.76ns)   --->   "%add_ln813_2825 = add i15 %sext_ln813_1532, i15 %sext_ln17_964"   --->   Operation 4660 'add' 'add_ln813_2825' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4661 [1/1] (0.75ns)   --->   "%add_ln813_2826 = add i14 %sext_ln17_1270, i14 %sext_ln17_555"   --->   Operation 4661 'add' 'add_ln813_2826' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4662 [1/1] (0.00ns)   --->   "%sext_ln813_1534 = sext i14 %add_ln813_2826"   --->   Operation 4662 'sext' 'sext_ln813_1534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4663 [1/1] (0.76ns)   --->   "%add_ln813_2827 = add i15 %sext_ln813_1534, i15 %sext_ln17_1186"   --->   Operation 4663 'add' 'add_ln813_2827' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4664 [1/1] (0.74ns)   --->   "%add_ln813_2829 = add i13 %sext_ln17_676, i13 %sext_ln17_869"   --->   Operation 4664 'add' 'add_ln813_2829' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4665 [1/1] (0.00ns)   --->   "%sext_ln813_1536 = sext i13 %add_ln813_2829"   --->   Operation 4665 'sext' 'sext_ln813_1536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4666 [1/1] (0.75ns)   --->   "%add_ln813_2830 = add i14 %sext_ln813_1536, i14 %sext_ln17_662"   --->   Operation 4666 'add' 'add_ln813_2830' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4667 [1/1] (0.00ns)   --->   "%sext_ln813_1537 = sext i14 %add_ln813_2830"   --->   Operation 4667 'sext' 'sext_ln813_1537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4668 [1/1] (0.73ns)   --->   "%add_ln813_2831 = add i12 %sext_ln17_600, i12 %sext_ln17_1020"   --->   Operation 4668 'add' 'add_ln813_2831' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4669 [1/1] (0.00ns)   --->   "%sext_ln813_1538 = sext i12 %add_ln813_2831"   --->   Operation 4669 'sext' 'sext_ln813_1538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4670 [1/1] (0.74ns)   --->   "%add_ln813_2832 = add i13 %sext_ln813_1538, i13 %sext_ln17_1215"   --->   Operation 4670 'add' 'add_ln813_2832' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4671 [1/1] (0.00ns)   --->   "%sext_ln813_1539 = sext i13 %add_ln813_2832"   --->   Operation 4671 'sext' 'sext_ln813_1539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4672 [1/1] (0.76ns)   --->   "%add_ln813_2833 = add i15 %sext_ln813_1539, i15 %sext_ln813_1537"   --->   Operation 4672 'add' 'add_ln813_2833' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4673 [1/1] (0.77ns)   --->   "%add_ln813_2837 = add i16 %sext_ln818_17, i16 %sext_ln818_64"   --->   Operation 4673 'add' 'add_ln813_2837' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4674 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2838 = add i16 %sext_ln818_145, i16 %sext_ln818_180"   --->   Operation 4674 'add' 'add_ln813_2838' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4675 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2839 = add i16 %add_ln813_2838, i16 %sext_ln818_92"   --->   Operation 4675 'add' 'add_ln813_2839' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4676 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2841 = add i16 %sext_ln818_208, i16 %sext_ln818_279"   --->   Operation 4676 'add' 'add_ln813_2841' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4677 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2842 = add i16 %sext_ln818_486, i16 %sext_ln818_20"   --->   Operation 4677 'add' 'add_ln813_2842' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4678 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2843 = add i16 %add_ln813_2842, i16 %sext_ln818_325"   --->   Operation 4678 'add' 'add_ln813_2843' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4679 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2844 = add i16 %add_ln813_2843, i16 %add_ln813_2841"   --->   Operation 4679 'add' 'add_ln813_2844' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4680 [1/1] (0.76ns)   --->   "%add_ln813_2846 = add i15 %sext_ln17_566, i15 %sext_ln17_614"   --->   Operation 4680 'add' 'add_ln813_2846' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4681 [1/1] (0.76ns)   --->   "%add_ln813_2847 = add i15 %sext_ln17_663, i15 %sext_ln17_722"   --->   Operation 4681 'add' 'add_ln813_2847' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4682 [1/1] (0.00ns)   --->   "%sext_ln813_1542 = sext i15 %add_ln813_2847"   --->   Operation 4682 'sext' 'sext_ln813_1542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4683 [1/1] (0.77ns)   --->   "%add_ln813_2848 = add i16 %sext_ln813_1542, i16 %sext_ln818_72"   --->   Operation 4683 'add' 'add_ln813_2848' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4684 [1/1] (0.76ns)   --->   "%add_ln813_2852 = add i15 %sext_ln17_977, i15 %sext_ln17_1027"   --->   Operation 4684 'add' 'add_ln813_2852' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4685 [1/1] (0.76ns)   --->   "%add_ln813_2857 = add i15 %sext_ln17_1033, i15 %sext_ln17_1088"   --->   Operation 4685 'add' 'add_ln813_2857' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4686 [1/1] (0.00ns)   --->   "%sext_ln813_1545 = sext i15 %add_ln813_2857"   --->   Operation 4686 'sext' 'sext_ln813_1545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4687 [1/1] (0.76ns)   --->   "%add_ln813_2858 = add i15 %sext_ln17_1123, i15 %sext_ln17_1227"   --->   Operation 4687 'add' 'add_ln813_2858' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4688 [1/1] (0.00ns)   --->   "%sext_ln813_1546 = sext i15 %add_ln813_2858"   --->   Operation 4688 'sext' 'sext_ln813_1546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4689 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2859 = add i16 %sext_ln813_1546, i16 %sext_ln818_351"   --->   Operation 4689 'add' 'add_ln813_2859' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4690 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2860 = add i16 %add_ln813_2859, i16 %sext_ln813_1545"   --->   Operation 4690 'add' 'add_ln813_2860' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4691 [1/1] (0.76ns)   --->   "%add_ln813_2861 = add i15 %sext_ln17_1322, i15 %sext_ln17_574"   --->   Operation 4691 'add' 'add_ln813_2861' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4692 [1/1] (0.76ns)   --->   "%add_ln813_2863 = add i15 %sext_ln813_1396, i15 %sext_ln17_592"   --->   Operation 4692 'add' 'add_ln813_2863' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4693 [1/1] (0.75ns)   --->   "%add_ln813_2866 = add i14 %sext_ln17_790, i14 %sext_ln17_839"   --->   Operation 4693 'add' 'add_ln813_2866' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4694 [1/1] (0.75ns)   --->   "%add_ln813_2867 = add i14 %sext_ln17_1341, i14 %sext_ln17_639"   --->   Operation 4694 'add' 'add_ln813_2867' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4695 [1/1] (0.00ns)   --->   "%sext_ln813_1550 = sext i14 %add_ln813_2867"   --->   Operation 4695 'sext' 'sext_ln813_1550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4696 [1/1] (0.76ns)   --->   "%add_ln813_2868 = add i15 %sext_ln813_1550, i15 %sext_ln17_1007"   --->   Operation 4696 'add' 'add_ln813_2868' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4697 [1/1] (0.74ns)   --->   "%add_ln813_2870 = add i13 %sext_ln17_944, i13 %sext_ln17_1097"   --->   Operation 4697 'add' 'add_ln813_2870' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4698 [1/1] (0.00ns)   --->   "%sext_ln813_1552 = sext i13 %add_ln813_2870"   --->   Operation 4698 'sext' 'sext_ln813_1552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4699 [1/1] (0.75ns)   --->   "%add_ln813_2871 = add i14 %sext_ln813_1552, i14 %sext_ln17_694"   --->   Operation 4699 'add' 'add_ln813_2871' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4700 [1/1] (0.73ns)   --->   "%add_ln813_2872 = add i12 %sext_ln17_600, i12 %sext_ln17_735"   --->   Operation 4700 'add' 'add_ln813_2872' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4701 [1/1] (0.00ns)   --->   "%sext_ln813_1554 = sext i12 %add_ln813_2872"   --->   Operation 4701 'sext' 'sext_ln813_1554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4702 [1/1] (0.74ns)   --->   "%add_ln813_2873 = add i13 %sext_ln813_1554, i13 %sext_ln17_1197"   --->   Operation 4702 'add' 'add_ln813_2873' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4703 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2880 = add i16 %sext_ln818_468, i16 %sext_ln818_16"   --->   Operation 4703 'add' 'add_ln813_2880' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4704 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2881 = add i16 %add_ln813_2880, i16 %sext_ln818_464"   --->   Operation 4704 'add' 'add_ln813_2881' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4705 [1/1] (0.76ns)   --->   "%add_ln813_2883 = add i15 %sext_ln17_586, i15 %sext_ln17_594"   --->   Operation 4705 'add' 'add_ln813_2883' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4706 [1/1] (0.76ns)   --->   "%add_ln813_2885 = add i15 %sext_ln17_613, i15 %sext_ln17_685"   --->   Operation 4706 'add' 'add_ln813_2885' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4707 [1/1] (0.76ns)   --->   "%add_ln813_2886 = add i15 %sext_ln17_690, i15 %sext_ln17_726"   --->   Operation 4707 'add' 'add_ln813_2886' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4708 [1/1] (0.76ns)   --->   "%add_ln813_2890 = add i15 %sext_ln17_764, i15 %sext_ln17_775"   --->   Operation 4708 'add' 'add_ln813_2890' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4709 [1/1] (0.76ns)   --->   "%add_ln813_2892 = add i15 %sext_ln17_819, i15 %sext_ln17_830"   --->   Operation 4709 'add' 'add_ln813_2892' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4710 [1/1] (0.00ns)   --->   "%sext_ln813_1561 = sext i15 %add_ln813_2892"   --->   Operation 4710 'sext' 'sext_ln813_1561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4711 [1/1] (0.77ns)   --->   "%add_ln813_2893 = add i16 %sext_ln813_1561, i16 %sext_ln818_167"   --->   Operation 4711 'add' 'add_ln813_2893' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4712 [1/1] (0.76ns)   --->   "%add_ln813_2895 = add i15 %sext_ln17_877, i15 %sext_ln17_898"   --->   Operation 4712 'add' 'add_ln813_2895' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4713 [1/1] (0.76ns)   --->   "%add_ln813_2897 = add i15 %sext_ln17_1003, i15 %sext_ln17_1042"   --->   Operation 4713 'add' 'add_ln813_2897' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4714 [1/1] (0.00ns)   --->   "%sext_ln813_1563 = sext i15 %add_ln813_2897"   --->   Operation 4714 'sext' 'sext_ln813_1563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4715 [1/1] (0.76ns)   --->   "%add_ln813_2898 = add i15 %sext_ln17_1050, i15 %sext_ln17_1061"   --->   Operation 4715 'add' 'add_ln813_2898' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4716 [1/1] (0.00ns)   --->   "%sext_ln813_1564 = sext i15 %add_ln813_2898"   --->   Operation 4716 'sext' 'sext_ln813_1564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4717 [1/1] (0.77ns)   --->   "%add_ln813_2899 = add i16 %sext_ln813_1564, i16 %sext_ln813_1563"   --->   Operation 4717 'add' 'add_ln813_2899' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4718 [1/1] (0.76ns)   --->   "%add_ln813_2905 = add i15 %sext_ln17_1320, i15 %sext_ln17_1340"   --->   Operation 4718 'add' 'add_ln813_2905' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4719 [1/1] (0.00ns)   --->   "%sext_ln813_1566 = sext i15 %add_ln813_2905"   --->   Operation 4719 'sext' 'sext_ln813_1566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4720 [1/1] (0.77ns)   --->   "%add_ln813_2906 = add i16 %sext_ln813_1566, i16 %sext_ln818_472"   --->   Operation 4720 'add' 'add_ln813_2906' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4721 [1/1] (0.75ns)   --->   "%add_ln813_2908 = add i14 %sext_ln17_670, i14 %sext_ln17_752"   --->   Operation 4721 'add' 'add_ln813_2908' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4722 [1/1] (0.00ns)   --->   "%sext_ln813_1567 = sext i14 %add_ln813_2908"   --->   Operation 4722 'sext' 'sext_ln813_1567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4723 [1/1] (0.76ns)   --->   "%add_ln813_2909 = add i15 %sext_ln813_1567, i15 %sext_ln17_530"   --->   Operation 4723 'add' 'add_ln813_2909' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4724 [1/1] (0.75ns)   --->   "%add_ln813_2910 = add i14 %sext_ln17_882, i14 %sext_ln17_929"   --->   Operation 4724 'add' 'add_ln813_2910' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4725 [1/1] (0.00ns)   --->   "%sext_ln813_1569 = sext i14 %add_ln813_2910"   --->   Operation 4725 'sext' 'sext_ln813_1569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4726 [1/1] (0.75ns)   --->   "%add_ln813_2911 = add i14 %sext_ln17_1153, i14 %sext_ln17_1181"   --->   Operation 4726 'add' 'add_ln813_2911' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4727 [1/1] (0.00ns)   --->   "%sext_ln813_1570 = sext i14 %add_ln813_2911"   --->   Operation 4727 'sext' 'sext_ln813_1570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4728 [1/1] (0.76ns)   --->   "%add_ln813_2912 = add i15 %sext_ln813_1570, i15 %sext_ln813_1569"   --->   Operation 4728 'add' 'add_ln813_2912' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4729 [1/1] (0.75ns)   --->   "%add_ln813_2915 = add i14 %sext_ln17_1224, i14 %sext_ln17_1250"   --->   Operation 4729 'add' 'add_ln813_2915' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4730 [1/1] (0.00ns)   --->   "%sext_ln813_1572 = sext i14 %add_ln813_2915"   --->   Operation 4730 'sext' 'sext_ln813_1572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4731 [1/1] (0.76ns)   --->   "%add_ln813_2916 = add i15 %sext_ln813_1572, i15 %sext_ln17_1186"   --->   Operation 4731 'add' 'add_ln813_2916' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4732 [1/1] (0.75ns)   --->   "%add_ln813_2917 = add i14 %sext_ln17_1270, i14 %sext_ln17_1290"   --->   Operation 4732 'add' 'add_ln813_2917' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4733 [1/1] (0.00ns)   --->   "%sext_ln813_1574 = sext i14 %add_ln813_2917"   --->   Operation 4733 'sext' 'sext_ln813_1574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4734 [1/1] (0.76ns)   --->   "%add_ln813_2918 = add i15 %sext_ln813_1574, i15 %sext_ln17_1267"   --->   Operation 4734 'add' 'add_ln813_2918' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4735 [1/1] (0.74ns)   --->   "%add_ln813_2920 = add i13 %sext_ln17_944, i13 %sext_ln17_1010"   --->   Operation 4735 'add' 'add_ln813_2920' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4736 [1/1] (0.00ns)   --->   "%sext_ln813_1576 = sext i13 %add_ln813_2920"   --->   Operation 4736 'sext' 'sext_ln813_1576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4737 [1/1] (0.75ns)   --->   "%add_ln813_2921 = add i14 %sext_ln813_1576, i14 %sext_ln17_568"   --->   Operation 4737 'add' 'add_ln813_2921' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4738 [1/1] (0.74ns)   --->   "%add_ln813_2922 = add i13 %sext_ln17_1037, i13 %sext_ln17_1080"   --->   Operation 4738 'add' 'add_ln813_2922' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4739 [1/1] (0.00ns)   --->   "%sext_ln813_1578 = sext i13 %add_ln813_2922"   --->   Operation 4739 'sext' 'sext_ln813_1578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4740 [1/1] (0.74ns)   --->   "%add_ln813_2923 = add i13 %sext_ln17_1089, i13 %sext_ln17_1345"   --->   Operation 4740 'add' 'add_ln813_2923' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4741 [1/1] (0.00ns)   --->   "%sext_ln813_1579 = sext i13 %add_ln813_2923"   --->   Operation 4741 'sext' 'sext_ln813_1579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4742 [1/1] (0.75ns)   --->   "%add_ln813_2924 = add i14 %sext_ln813_1579, i14 %sext_ln813_1578"   --->   Operation 4742 'add' 'add_ln813_2924' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4743 [1/1] (0.77ns)   --->   "%add_ln813_2929 = add i16 %sext_ln818_69, i16 %sext_ln818_84"   --->   Operation 4743 'add' 'add_ln813_2929' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4744 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2930 = add i16 %sext_ln818_111, i16 %sext_ln818_114"   --->   Operation 4744 'add' 'add_ln813_2930' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4745 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2931 = add i16 %add_ln813_2930, i16 %sext_ln818_90"   --->   Operation 4745 'add' 'add_ln813_2931' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4746 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2933 = add i16 %sext_ln818_175, i16 %sext_ln818_180"   --->   Operation 4746 'add' 'add_ln813_2933' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4747 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2934 = add i16 %sext_ln818_314, i16 %sext_ln818_347"   --->   Operation 4747 'add' 'add_ln813_2934' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4748 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2935 = add i16 %add_ln813_2934, i16 %sext_ln818_234"   --->   Operation 4748 'add' 'add_ln813_2935' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4749 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2936 = add i16 %add_ln813_2935, i16 %add_ln813_2933"   --->   Operation 4749 'add' 'add_ln813_2936' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4750 [1/1] (0.76ns)   --->   "%add_ln813_2938 = add i15 %sext_ln17_569, i15 %sext_ln17_531"   --->   Operation 4750 'add' 'add_ln813_2938' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4751 [1/1] (0.76ns)   --->   "%add_ln813_2939 = add i15 %sext_ln17_597, i15 %sext_ln17_615"   --->   Operation 4751 'add' 'add_ln813_2939' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4752 [1/1] (0.00ns)   --->   "%sext_ln813_1583 = sext i15 %add_ln813_2939"   --->   Operation 4752 'sext' 'sext_ln813_1583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4753 [1/1] (0.77ns)   --->   "%add_ln813_2940 = add i16 %sext_ln813_1583, i16 %sext_ln818_49"   --->   Operation 4753 'add' 'add_ln813_2940' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4754 [1/1] (0.76ns)   --->   "%add_ln813_2942 = add i15 %sext_ln17_642, i15 %sext_ln17_776"   --->   Operation 4754 'add' 'add_ln813_2942' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4755 [1/1] (0.76ns)   --->   "%add_ln813_2943 = add i15 %sext_ln17_851, i15 %sext_ln17_960"   --->   Operation 4755 'add' 'add_ln813_2943' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4756 [1/1] (0.76ns)   --->   "%add_ln813_2948 = add i15 %sext_ln17_990, i15 %sext_ln17_1012"   --->   Operation 4756 'add' 'add_ln813_2948' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4757 [1/1] (0.76ns)   --->   "%add_ln813_2949 = add i15 %sext_ln17_1038, i15 %sext_ln17_1113"   --->   Operation 4757 'add' 'add_ln813_2949' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4758 [1/1] (0.76ns)   --->   "%add_ln813_2952 = add i15 %sext_ln17_1159, i15 %sext_ln17_1192"   --->   Operation 4758 'add' 'add_ln813_2952' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4759 [1/1] (0.76ns)   --->   "%add_ln813_2953 = add i15 %sext_ln17_1283, i15 %sext_ln17_1308"   --->   Operation 4759 'add' 'add_ln813_2953' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4760 [1/1] (0.76ns)   --->   "%add_ln813_2957 = add i15 %sext_ln17_1322, i15 %sext_ln17_1343"   --->   Operation 4760 'add' 'add_ln813_2957' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4761 [1/1] (0.75ns)   --->   "%add_ln813_2958 = add i14 %sext_ln17_1122, i14 %sext_ln17_1351"   --->   Operation 4761 'add' 'add_ln813_2958' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4762 [1/1] (0.00ns)   --->   "%sext_ln813_1591 = sext i14 %add_ln813_2958"   --->   Operation 4762 'sext' 'sext_ln813_1591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4763 [1/1] (0.76ns)   --->   "%add_ln813_2959 = add i15 %sext_ln813_1591, i15 %sext_ln17_669"   --->   Operation 4763 'add' 'add_ln813_2959' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4764 [1/1] (0.73ns)   --->   "%add_ln813_2961 = add i12 %sext_ln17_791, i12 %sext_ln17_883"   --->   Operation 4764 'add' 'add_ln813_2961' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4765 [1/1] (0.00ns)   --->   "%sext_ln813_1593 = sext i12 %add_ln813_2961"   --->   Operation 4765 'sext' 'sext_ln813_1593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4766 [1/1] (0.74ns)   --->   "%add_ln813_2962 = add i13 %sext_ln813_1593, i13 %sext_ln17_765"   --->   Operation 4766 'add' 'add_ln813_2962' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4767 [1/1] (0.00ns)   --->   "%sext_ln813_1594 = sext i13 %add_ln813_2962"   --->   Operation 4767 'sext' 'sext_ln813_1594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4768 [1/1] (0.73ns)   --->   "%add_ln813_2963 = add i12 %sext_ln17_1276, i12 %sext_ln17_1286"   --->   Operation 4768 'add' 'add_ln813_2963' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4769 [1/1] (0.00ns)   --->   "%sext_ln813_1595 = sext i12 %add_ln813_2963"   --->   Operation 4769 'sext' 'sext_ln813_1595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4770 [1/1] (0.74ns)   --->   "%add_ln813_2964 = add i13 %sext_ln813_1595, i13 %sext_ln17_946"   --->   Operation 4770 'add' 'add_ln813_2964' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4771 [1/1] (0.00ns)   --->   "%sext_ln813_1596 = sext i13 %add_ln813_2964"   --->   Operation 4771 'sext' 'sext_ln813_1596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4772 [1/1] (0.75ns)   --->   "%add_ln813_2965 = add i14 %sext_ln813_1596, i14 %sext_ln813_1594"   --->   Operation 4772 'add' 'add_ln813_2965' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4773 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2969 = add i16 %sext_ln818_14, i16 %sext_ln818_70"   --->   Operation 4773 'add' 'add_ln813_2969' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4774 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2970 = add i16 %add_ln813_2969, i16 %sext_ln818_50"   --->   Operation 4774 'add' 'add_ln813_2970' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4775 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2971 = add i16 %sext_ln818_182, i16 %sext_ln818_236"   --->   Operation 4775 'add' 'add_ln813_2971' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4776 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2972 = add i16 %add_ln813_2971, i16 %sext_ln818_74"   --->   Operation 4776 'add' 'add_ln813_2972' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4777 [1/1] (0.77ns)   --->   "%add_ln813_2974 = add i16 %sext_ln818_410, i16 %sext_ln818_487"   --->   Operation 4777 'add' 'add_ln813_2974' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4778 [1/1] (0.76ns)   --->   "%add_ln813_2976 = add i15 %sext_ln17_643, i15 %sext_ln17_677"   --->   Operation 4778 'add' 'add_ln813_2976' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4779 [1/1] (0.76ns)   --->   "%add_ln813_2977 = add i15 %sext_ln17_706, i15 %sext_ln17_816"   --->   Operation 4779 'add' 'add_ln813_2977' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4780 [1/1] (0.76ns)   --->   "%add_ln813_2986 = add i15 %sext_ln17_1055, i15 %sext_ln17_1059"   --->   Operation 4780 'add' 'add_ln813_2986' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4781 [1/1] (0.76ns)   --->   "%add_ln813_2988 = add i15 %sext_ln17_1073, i15 %sext_ln17_1126"   --->   Operation 4781 'add' 'add_ln813_2988' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4782 [1/1] (0.00ns)   --->   "%sext_ln813_1603 = sext i15 %add_ln813_2988"   --->   Operation 4782 'sext' 'sext_ln813_1603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4783 [1/1] (0.76ns)   --->   "%add_ln813_2989 = add i15 %sext_ln17_1164, i15 %sext_ln17_1217"   --->   Operation 4783 'add' 'add_ln813_2989' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4784 [1/1] (0.00ns)   --->   "%sext_ln813_1604 = sext i15 %add_ln813_2989"   --->   Operation 4784 'sext' 'sext_ln813_1604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4785 [1/1] (0.77ns)   --->   "%add_ln813_2990 = add i16 %sext_ln813_1604, i16 %sext_ln813_1603"   --->   Operation 4785 'add' 'add_ln813_2990' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4786 [1/1] (0.76ns)   --->   "%add_ln813_2994 = add i15 %sext_ln17_1260, i15 %sext_ln17_1297"   --->   Operation 4786 'add' 'add_ln813_2994' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4787 [1/1] (0.75ns)   --->   "%add_ln813_2996 = add i14 %sext_ln17_682, i14 %sext_ln17_720"   --->   Operation 4787 'add' 'add_ln813_2996' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4788 [1/1] (0.00ns)   --->   "%sext_ln813_1606 = sext i14 %add_ln813_2996"   --->   Operation 4788 'sext' 'sext_ln813_1606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4789 [1/1] (0.76ns)   --->   "%add_ln813_2997 = add i15 %sext_ln813_1606, i15 %sext_ln17_1340"   --->   Operation 4789 'add' 'add_ln813_2997' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4790 [1/1] (0.75ns)   --->   "%add_ln813_2999 = add i14 %sext_ln17_809, i14 %sext_ln17_971"   --->   Operation 4790 'add' 'add_ln813_2999' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4791 [1/1] (0.00ns)   --->   "%sext_ln813_1608 = sext i14 %add_ln813_2999"   --->   Operation 4791 'sext' 'sext_ln813_1608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4792 [1/1] (0.76ns)   --->   "%add_ln813_3000 = add i15 %sext_ln813_1608, i15 %sext_ln17_794"   --->   Operation 4792 'add' 'add_ln813_3000' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4793 [1/1] (0.75ns)   --->   "%add_ln813_3001 = add i14 %sext_ln17_984, i14 %sext_ln17_1096"   --->   Operation 4793 'add' 'add_ln813_3001' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4794 [1/1] (0.00ns)   --->   "%sext_ln813_1610 = sext i14 %add_ln813_3001"   --->   Operation 4794 'sext' 'sext_ln813_1610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4795 [1/1] (0.75ns)   --->   "%add_ln813_3002 = add i14 %sext_ln17_1117, i14 %sext_ln17_1149"   --->   Operation 4795 'add' 'add_ln813_3002' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4796 [1/1] (0.00ns)   --->   "%sext_ln813_1611 = sext i14 %add_ln813_3002"   --->   Operation 4796 'sext' 'sext_ln813_1611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4797 [1/1] (0.76ns)   --->   "%add_ln813_3003 = add i15 %sext_ln813_1611, i15 %sext_ln813_1610"   --->   Operation 4797 'add' 'add_ln813_3003' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4798 [1/1] (0.75ns)   --->   "%add_ln813_3006 = add i14 %sext_ln17_1172, i14 %sext_ln17_1183"   --->   Operation 4798 'add' 'add_ln813_3006' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4799 [1/1] (0.00ns)   --->   "%sext_ln813_1613 = sext i14 %add_ln813_3006"   --->   Operation 4799 'sext' 'sext_ln813_1613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4800 [1/1] (0.76ns)   --->   "%add_ln813_3007 = add i15 %sext_ln813_1613, i15 %sext_ln17_1154"   --->   Operation 4800 'add' 'add_ln813_3007' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4801 [1/1] (0.74ns)   --->   "%add_ln813_3008 = add i13 %sext_ln17_658, i13 %sext_ln17_723"   --->   Operation 4801 'add' 'add_ln813_3008' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4802 [1/1] (0.00ns)   --->   "%sext_ln813_1615 = sext i13 %add_ln813_3008"   --->   Operation 4802 'sext' 'sext_ln813_1615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4803 [1/1] (0.74ns)   --->   "%add_ln813_3009 = add i13 %sext_ln17_783, i13 %sext_ln17_930"   --->   Operation 4803 'add' 'add_ln813_3009' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4804 [1/1] (0.00ns)   --->   "%sext_ln813_1616 = sext i13 %add_ln813_3009"   --->   Operation 4804 'sext' 'sext_ln813_1616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4805 [1/1] (0.75ns)   --->   "%add_ln813_3010 = add i14 %sext_ln813_1616, i14 %sext_ln813_1615"   --->   Operation 4805 'add' 'add_ln813_3010' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4806 [1/1] (0.74ns)   --->   "%add_ln813_3012 = add i13 %sext_ln17_994, i13 %sext_ln17_999"   --->   Operation 4806 'add' 'add_ln813_3012' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4807 [1/1] (0.00ns)   --->   "%sext_ln813_1618 = sext i13 %add_ln813_3012"   --->   Operation 4807 'sext' 'sext_ln813_1618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4808 [1/1] (0.75ns)   --->   "%add_ln813_3013 = add i14 %sext_ln813_1618, i14 %sext_ln17_949"   --->   Operation 4808 'add' 'add_ln813_3013' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4809 [1/1] (0.74ns)   --->   "%add_ln813_3014 = add i13 %sext_ln17_1182, i13 %sext_ln17_1279"   --->   Operation 4809 'add' 'add_ln813_3014' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4810 [1/1] (0.00ns)   --->   "%sext_ln813_1620 = sext i13 %add_ln813_3014"   --->   Operation 4810 'sext' 'sext_ln813_1620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4811 [1/1] (0.73ns)   --->   "%add_ln813_3015 = add i12 %sext_ln17_749, i12 %sext_ln17_1044"   --->   Operation 4811 'add' 'add_ln813_3015' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4812 [1/1] (0.00ns)   --->   "%sext_ln813_1621 = sext i12 %add_ln813_3015"   --->   Operation 4812 'sext' 'sext_ln813_1621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4813 [1/1] (0.75ns)   --->   "%add_ln813_3016 = add i14 %sext_ln813_1621, i14 %sext_ln813_1620"   --->   Operation 4813 'add' 'add_ln813_3016' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4814 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3021 = add i16 %sext_ln818_252, i16 %sext_ln818_266"   --->   Operation 4814 'add' 'add_ln813_3021' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4815 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3022 = add i16 %add_ln813_3021, i16 %sext_ln818_194"   --->   Operation 4815 'add' 'add_ln813_3022' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4816 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3023 = add i16 %sext_ln818_315, i16 %sext_ln818_337"   --->   Operation 4816 'add' 'add_ln813_3023' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4817 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3024 = add i16 %add_ln813_3023, i16 %sext_ln818_311"   --->   Operation 4817 'add' 'add_ln813_3024' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4818 [1/1] (0.77ns)   --->   "%add_ln813_3026 = add i16 %sext_ln818_377, i16 %sext_ln818_51"   --->   Operation 4818 'add' 'add_ln813_3026' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4819 [1/1] (0.76ns)   --->   "%add_ln813_3028 = add i15 %sext_ln17_655, i15 %sext_ln17_704"   --->   Operation 4819 'add' 'add_ln813_3028' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4820 [1/1] (0.00ns)   --->   "%sext_ln813_1624 = sext i15 %add_ln813_3028"   --->   Operation 4820 'sext' 'sext_ln813_1624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4821 [1/1] (0.77ns)   --->   "%add_ln813_3029 = add i16 %sext_ln813_1624, i16 %sext_ln818_67"   --->   Operation 4821 'add' 'add_ln813_3029' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4822 [1/1] (0.76ns)   --->   "%add_ln813_3032 = add i15 %sext_ln17_931, i15 %sext_ln17_967"   --->   Operation 4822 'add' 'add_ln813_3032' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4823 [1/1] (0.00ns)   --->   "%sext_ln813_1625 = sext i15 %add_ln813_3032"   --->   Operation 4823 'sext' 'sext_ln813_1625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4824 [1/1] (0.77ns)   --->   "%add_ln813_3033 = add i16 %sext_ln813_1625, i16 %sext_ln818_119"   --->   Operation 4824 'add' 'add_ln813_3033' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4825 [1/1] (0.76ns)   --->   "%add_ln813_3034 = add i15 %sext_ln17_1061, i15 %sext_ln17_1074"   --->   Operation 4825 'add' 'add_ln813_3034' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4826 [1/1] (0.76ns)   --->   "%add_ln813_3037 = add i15 %sext_ln17_1124, i15 %sext_ln17_1150"   --->   Operation 4826 'add' 'add_ln813_3037' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4827 [1/1] (0.76ns)   --->   "%add_ln813_3039 = add i15 %sext_ln17_1194, i15 %sext_ln17_1206"   --->   Operation 4827 'add' 'add_ln813_3039' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4828 [1/1] (0.76ns)   --->   "%add_ln813_3046 = add i15 %sext_ln17_1295, i15 %sext_ln17_1317"   --->   Operation 4828 'add' 'add_ln813_3046' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4829 [1/1] (0.00ns)   --->   "%sext_ln813_1630 = sext i15 %add_ln813_3046"   --->   Operation 4829 'sext' 'sext_ln813_1630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4830 [1/1] (0.77ns)   --->   "%add_ln813_3047 = add i16 %sext_ln813_1630, i16 %sext_ln818_455"   --->   Operation 4830 'add' 'add_ln813_3047' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4831 [1/1] (0.76ns)   --->   "%add_ln813_3049 = add i15 %sext_ln17_1352, i15 %sext_ln17_537"   --->   Operation 4831 'add' 'add_ln813_3049' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4832 [1/1] (0.00ns)   --->   "%sext_ln813_1631 = sext i15 %add_ln813_3049"   --->   Operation 4832 'sext' 'sext_ln813_1631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4833 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3050 = add i16 %sext_ln813_1631, i16 %sext_ln818_479"   --->   Operation 4833 'add' 'add_ln813_3050' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4834 [1/1] (0.75ns)   --->   "%add_ln813_3051 = add i14 %sext_ln17_784, i14 %sext_ln17_789"   --->   Operation 4834 'add' 'add_ln813_3051' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4835 [1/1] (0.00ns)   --->   "%sext_ln813_1632 = sext i14 %add_ln813_3051"   --->   Operation 4835 'sext' 'sext_ln813_1632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4836 [1/1] (0.76ns)   --->   "%add_ln813_3052 = add i15 %sext_ln813_1632, i15 %sext_ln17_777"   --->   Operation 4836 'add' 'add_ln813_3052' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4837 [1/1] (0.00ns)   --->   "%sext_ln813_1633 = sext i15 %add_ln813_3052"   --->   Operation 4837 'sext' 'sext_ln813_1633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4838 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3053 = add i16 %sext_ln813_1633, i16 %add_ln813_3050"   --->   Operation 4838 'add' 'add_ln813_3053' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4839 [1/1] (0.75ns)   --->   "%add_ln813_3055 = add i14 %sext_ln17_904, i14 %sext_ln17_987"   --->   Operation 4839 'add' 'add_ln813_3055' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4840 [1/1] (0.00ns)   --->   "%sext_ln813_1634 = sext i14 %add_ln813_3055"   --->   Operation 4840 'sext' 'sext_ln813_1634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4841 [1/1] (0.76ns)   --->   "%add_ln813_3056 = add i15 %sext_ln813_1634, i15 %sext_ln17_854"   --->   Operation 4841 'add' 'add_ln813_3056' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4842 [1/1] (0.75ns)   --->   "%add_ln813_3057 = add i14 %sext_ln17_1238, i14 %sext_ln17_558"   --->   Operation 4842 'add' 'add_ln813_3057' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4843 [1/1] (0.00ns)   --->   "%sext_ln813_1636 = sext i14 %add_ln813_3057"   --->   Operation 4843 'sext' 'sext_ln813_1636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4844 [1/1] (0.76ns)   --->   "%add_ln813_3058 = add i15 %sext_ln813_1636, i15 %sext_ln17_1015"   --->   Operation 4844 'add' 'add_ln813_3058' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4845 [1/1] (0.74ns)   --->   "%add_ln813_3060 = add i13 %sext_ln17_894, i13 %sext_ln17_1036"   --->   Operation 4845 'add' 'add_ln813_3060' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4846 [1/1] (0.00ns)   --->   "%sext_ln813_1638 = sext i13 %add_ln813_3060"   --->   Operation 4846 'sext' 'sext_ln813_1638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4847 [1/1] (0.75ns)   --->   "%add_ln813_3061 = add i14 %sext_ln813_1638, i14 %sext_ln17_638"   --->   Operation 4847 'add' 'add_ln813_3061' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4848 [1/1] (0.00ns)   --->   "%sext_ln813_1639 = sext i14 %add_ln813_3061"   --->   Operation 4848 'sext' 'sext_ln813_1639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4849 [1/1] (0.73ns)   --->   "%add_ln813_3062 = add i12 %sext_ln17_666, i12 %sext_ln17_710"   --->   Operation 4849 'add' 'add_ln813_3062' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4850 [1/1] (0.00ns)   --->   "%sext_ln813_1640 = sext i12 %add_ln813_3062"   --->   Operation 4850 'sext' 'sext_ln813_1640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4851 [1/1] (0.74ns)   --->   "%add_ln813_3063 = add i13 %sext_ln813_1640, i13 %sext_ln17_1180"   --->   Operation 4851 'add' 'add_ln813_3063' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4852 [1/1] (0.00ns)   --->   "%sext_ln813_1641 = sext i13 %add_ln813_3063"   --->   Operation 4852 'sext' 'sext_ln813_1641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4853 [1/1] (0.76ns)   --->   "%add_ln813_3064 = add i15 %sext_ln813_1641, i15 %sext_ln813_1639"   --->   Operation 4853 'add' 'add_ln813_3064' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4854 [1/1] (0.74ns)   --->   "%add_ln813_3068 = add i13 %sext_ln17_588, i13 %sext_ln17_549"   --->   Operation 4854 'add' 'add_ln813_3068' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4855 [1/1] (0.00ns)   --->   "%sext_ln813_1643 = sext i13 %add_ln813_3068"   --->   Operation 4855 'sext' 'sext_ln813_1643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4856 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3070 = add i16 %sext_ln818_305, i16 %sext_ln818_339"   --->   Operation 4856 'add' 'add_ln813_3070' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4857 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3071 = add i16 %add_ln813_3070, i16 %sext_ln818_162"   --->   Operation 4857 'add' 'add_ln813_3071' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4858 [1/1] (0.77ns)   --->   "%add_ln813_3073 = add i16 %sext_ln818_414, i16 %sext_ln818_428"   --->   Operation 4858 'add' 'add_ln813_3073' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4859 [1/1] (0.76ns)   --->   "%add_ln813_3075 = add i15 %sext_ln17_598, i15 %sext_ln17_652"   --->   Operation 4859 'add' 'add_ln813_3075' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4860 [1/1] (0.76ns)   --->   "%add_ln813_3079 = add i15 %sext_ln17_736, i15 %sext_ln17_840"   --->   Operation 4860 'add' 'add_ln813_3079' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4861 [1/1] (0.76ns)   --->   "%add_ln813_3080 = add i15 %sext_ln17_878, i15 %sext_ln17_902"   --->   Operation 4861 'add' 'add_ln813_3080' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4862 [1/1] (0.00ns)   --->   "%sext_ln813_1646 = sext i15 %add_ln813_3080"   --->   Operation 4862 'sext' 'sext_ln813_1646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4863 [1/1] (0.77ns)   --->   "%add_ln813_3081 = add i16 %sext_ln813_1646, i16 %sext_ln818_198"   --->   Operation 4863 'add' 'add_ln813_3081' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4864 [1/1] (0.76ns)   --->   "%add_ln813_3085 = add i15 %sext_ln17_1125, i15 %sext_ln17_1151"   --->   Operation 4864 'add' 'add_ln813_3085' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4865 [1/1] (0.00ns)   --->   "%sext_ln813_1648 = sext i15 %add_ln813_3085"   --->   Operation 4865 'sext' 'sext_ln813_1648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4866 [1/1] (0.77ns)   --->   "%add_ln813_3086 = add i16 %sext_ln813_1648, i16 %sext_ln818_352"   --->   Operation 4866 'add' 'add_ln813_3086' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4867 [1/1] (0.76ns)   --->   "%add_ln813_3090 = add i15 %sext_ln17_1175, i15 %sext_ln17_1239"   --->   Operation 4867 'add' 'add_ln813_3090' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4868 [1/1] (0.00ns)   --->   "%sext_ln813_1649 = sext i15 %add_ln813_3090"   --->   Operation 4868 'sext' 'sext_ln813_1649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4869 [1/1] (0.76ns)   --->   "%add_ln813_3091 = add i15 %sext_ln17_1343, i15 %sext_ln813_1643"   --->   Operation 4869 'add' 'add_ln813_3091' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4870 [1/1] (0.00ns)   --->   "%sext_ln813_1650 = sext i15 %add_ln813_3091"   --->   Operation 4870 'sext' 'sext_ln813_1650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4871 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3092 = add i16 %sext_ln813_1650, i16 %sext_ln818_447"   --->   Operation 4871 'add' 'add_ln813_3092' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4872 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3093 = add i16 %add_ln813_3092, i16 %sext_ln813_1649"   --->   Operation 4872 'add' 'add_ln813_3093' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4873 [1/1] (0.75ns)   --->   "%add_ln813_3094 = add i14 %sext_ln17_659, i14 %sext_ln17_817"   --->   Operation 4873 'add' 'add_ln813_3094' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4874 [1/1] (0.00ns)   --->   "%sext_ln813_1651 = sext i14 %add_ln813_3094"   --->   Operation 4874 'sext' 'sext_ln813_1651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4875 [1/1] (0.76ns)   --->   "%add_ln813_3095 = add i15 %sext_ln813_1651, i15 %sext_ln17_641"   --->   Operation 4875 'add' 'add_ln813_3095' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4876 [1/1] (0.00ns)   --->   "%sext_ln813_1652 = sext i15 %add_ln813_3095"   --->   Operation 4876 'sext' 'sext_ln813_1652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4877 [1/1] (0.75ns)   --->   "%add_ln813_3096 = add i14 %sext_ln17_987, i14 %sext_ln17_1136"   --->   Operation 4877 'add' 'add_ln813_3096' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4878 [1/1] (0.00ns)   --->   "%sext_ln813_1653 = sext i14 %add_ln813_3096"   --->   Operation 4878 'sext' 'sext_ln813_1653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4879 [1/1] (0.76ns)   --->   "%add_ln813_3097 = add i15 %sext_ln813_1653, i15 %sext_ln17_888"   --->   Operation 4879 'add' 'add_ln813_3097' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4880 [1/1] (0.00ns)   --->   "%sext_ln813_1654 = sext i15 %add_ln813_3097"   --->   Operation 4880 'sext' 'sext_ln813_1654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4881 [1/1] (0.77ns)   --->   "%add_ln813_3098 = add i16 %sext_ln813_1654, i16 %sext_ln813_1652"   --->   Operation 4881 'add' 'add_ln813_3098' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4882 [1/1] (0.75ns)   --->   "%add_ln813_3100 = add i14 %sext_ln17_1191, i14 %sext_ln17_1257"   --->   Operation 4882 'add' 'add_ln813_3100' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4883 [1/1] (0.75ns)   --->   "%add_ln813_3101 = add i14 %sext_ln17_1347, i14 %sext_ln17_730"   --->   Operation 4883 'add' 'add_ln813_3101' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4884 [1/1] (0.00ns)   --->   "%sext_ln813_1656 = sext i14 %add_ln813_3101"   --->   Operation 4884 'sext' 'sext_ln813_1656' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4885 [1/1] (0.76ns)   --->   "%add_ln813_3102 = add i15 %sext_ln813_1656, i15 %sext_ln17_1329"   --->   Operation 4885 'add' 'add_ln813_3102' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4886 [1/1] (0.74ns)   --->   "%add_ln813_3104 = add i13 %sext_ln17_780, i13 %sext_ln17_1099"   --->   Operation 4886 'add' 'add_ln813_3104' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4887 [1/1] (0.00ns)   --->   "%sext_ln813_1658 = sext i13 %add_ln813_3104"   --->   Operation 4887 'sext' 'sext_ln813_1658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4888 [1/1] (0.75ns)   --->   "%add_ln813_3105 = add i14 %sext_ln813_1658, i14 %sext_ln17_746"   --->   Operation 4888 'add' 'add_ln813_3105' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4889 [1/1] (0.00ns)   --->   "%sext_ln813_1659 = sext i14 %add_ln813_3105"   --->   Operation 4889 'sext' 'sext_ln813_1659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4890 [1/1] (0.73ns)   --->   "%add_ln813_3106 = add i12 %sext_ln17_715, i12 %sext_ln17_1044"   --->   Operation 4890 'add' 'add_ln813_3106' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4891 [1/1] (0.00ns)   --->   "%sext_ln813_1660 = sext i12 %add_ln813_3106"   --->   Operation 4891 'sext' 'sext_ln813_1660' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4892 [1/1] (0.74ns)   --->   "%add_ln813_3107 = add i13 %sext_ln813_1660, i13 %sext_ln17_1200"   --->   Operation 4892 'add' 'add_ln813_3107' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4893 [1/1] (0.00ns)   --->   "%sext_ln813_1661 = sext i13 %add_ln813_3107"   --->   Operation 4893 'sext' 'sext_ln813_1661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4894 [1/1] (0.76ns)   --->   "%add_ln813_3108 = add i15 %sext_ln813_1661, i15 %sext_ln813_1659"   --->   Operation 4894 'add' 'add_ln813_3108' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4895 [1/1] (0.78ns)   --->   "%add_ln813_3112 = add i16 %mult_V_927, i16 %sext_ln818_27"   --->   Operation 4895 'add' 'add_ln813_3112' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4896 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3113 = add i16 %sext_ln818_169, i16 %sext_ln818_197"   --->   Operation 4896 'add' 'add_ln813_3113' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4897 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3114 = add i16 %add_ln813_3113, i16 %sext_ln818_116"   --->   Operation 4897 'add' 'add_ln813_3114' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4898 [1/1] (0.77ns)   --->   "%add_ln813_3116 = add i16 %sext_ln818_443, i16 %sext_ln818_453"   --->   Operation 4898 'add' 'add_ln813_3116' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4899 [1/1] (0.76ns)   --->   "%add_ln813_3118 = add i15 %sext_ln17_533, i15 %sext_ln17_526"   --->   Operation 4899 'add' 'add_ln813_3118' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4900 [1/1] (0.00ns)   --->   "%sext_ln813_1663 = sext i15 %add_ln813_3118"   --->   Operation 4900 'sext' 'sext_ln813_1663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4901 [1/1] (0.77ns)   --->   "%add_ln813_3119 = add i16 %sext_ln813_1663, i16 %sext_ln818_471"   --->   Operation 4901 'add' 'add_ln813_3119' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4902 [1/1] (0.76ns)   --->   "%add_ln813_3122 = add i15 %sext_ln17_572, i15 %sext_ln17_648"   --->   Operation 4902 'add' 'add_ln813_3122' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4903 [1/1] (0.76ns)   --->   "%add_ln813_3124 = add i15 %sext_ln17_687, i15 %sext_ln17_721"   --->   Operation 4903 'add' 'add_ln813_3124' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4904 [1/1] (0.76ns)   --->   "%add_ln813_3134 = add i15 %sext_ln17_931, i15 %sext_ln17_973"   --->   Operation 4904 'add' 'add_ln813_3134' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4905 [1/1] (0.76ns)   --->   "%add_ln813_3136 = add i15 %sext_ln17_989, i15 %sext_ln17_1041"   --->   Operation 4905 'add' 'add_ln813_3136' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4906 [1/1] (0.00ns)   --->   "%sext_ln813_1669 = sext i15 %add_ln813_3136"   --->   Operation 4906 'sext' 'sext_ln813_1669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4907 [1/1] (0.77ns)   --->   "%add_ln813_3137 = add i16 %sext_ln813_1669, i16 %sext_ln818_267"   --->   Operation 4907 'add' 'add_ln813_3137' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4908 [1/1] (0.75ns)   --->   "%add_ln813_3141 = add i14 %sext_ln17_622, i14 %sext_ln17_630"   --->   Operation 4908 'add' 'add_ln813_3141' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4909 [1/1] (0.00ns)   --->   "%sext_ln813_1671 = sext i14 %add_ln813_3141"   --->   Operation 4909 'sext' 'sext_ln813_1671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4910 [1/1] (0.76ns)   --->   "%add_ln813_3142 = add i15 %sext_ln813_1671, i15 %sext_ln17_1320"   --->   Operation 4910 'add' 'add_ln813_3142' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4911 [1/1] (0.75ns)   --->   "%add_ln813_3145 = add i14 %sext_ln17_752, i14 %sext_ln17_1004"   --->   Operation 4911 'add' 'add_ln813_3145' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4912 [1/1] (0.00ns)   --->   "%sext_ln813_1673 = sext i14 %add_ln813_3145"   --->   Operation 4912 'sext' 'sext_ln813_1673' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4913 [1/1] (0.76ns)   --->   "%add_ln813_3146 = add i15 %sext_ln813_1673, i15 %sext_ln17_732"   --->   Operation 4913 'add' 'add_ln813_3146' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4914 [1/1] (0.76ns)   --->   "%add_ln813_3147 = add i15 %sext_ln813_1288, i15 %sext_ln17_1066"   --->   Operation 4914 'add' 'add_ln813_3147' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4915 [1/1] (0.74ns)   --->   "%add_ln813_3149 = add i13 %sext_ln17_640, i13 %sext_ln17_1255"   --->   Operation 4915 'add' 'add_ln813_3149' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4916 [1/1] (0.00ns)   --->   "%sext_ln813_1676 = sext i13 %add_ln813_3149"   --->   Operation 4916 'sext' 'sext_ln813_1676' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4917 [1/1] (0.75ns)   --->   "%add_ln813_3150 = add i14 %sext_ln813_1676, i14 %sext_ln17_1336"   --->   Operation 4917 'add' 'add_ln813_3150' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4918 [1/1] (0.74ns)   --->   "%add_ln813_3151 = add i13 %sext_ln17_1353, i13 %sext_ln17_1132"   --->   Operation 4918 'add' 'add_ln813_3151' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4919 [1/1] (0.00ns)   --->   "%sext_ln813_1678 = sext i13 %add_ln813_3151"   --->   Operation 4919 'sext' 'sext_ln813_1678' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4920 [1/1] (0.75ns)   --->   "%add_ln813_3152 = add i14 %sext_ln813_1678, i14 %sext_ln17_1344"   --->   Operation 4920 'add' 'add_ln813_3152' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4921 [1/1] (0.77ns)   --->   "%add_ln813_3157 = add i16 %sext_ln818_43, i16 %sext_ln818_53"   --->   Operation 4921 'add' 'add_ln813_3157' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4922 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3158 = add i16 %sext_ln818_104, i16 %sext_ln818_129"   --->   Operation 4922 'add' 'add_ln813_3158' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4923 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3159 = add i16 %add_ln813_3158, i16 %sext_ln818_57"   --->   Operation 4923 'add' 'add_ln813_3159' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4924 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3161 = add i16 %sext_ln818_246, i16 %sext_ln818_273"   --->   Operation 4924 'add' 'add_ln813_3161' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4925 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3162 = add i16 %sext_ln818_359, i16 %sext_ln818_390"   --->   Operation 4925 'add' 'add_ln813_3162' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4926 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3163 = add i16 %add_ln813_3162, i16 %sext_ln818_314"   --->   Operation 4926 'add' 'add_ln813_3163' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4927 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3164 = add i16 %add_ln813_3163, i16 %add_ln813_3161"   --->   Operation 4927 'add' 'add_ln813_3164' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4928 [1/1] (0.77ns)   --->   "%add_ln813_3166 = add i16 %sext_ln818_429, i16 %sext_ln818_33"   --->   Operation 4928 'add' 'add_ln813_3166' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4929 [1/1] (0.76ns)   --->   "%add_ln813_3167 = add i15 %sext_ln17_616, i15 %sext_ln17_631"   --->   Operation 4929 'add' 'add_ln813_3167' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4930 [1/1] (0.00ns)   --->   "%sext_ln813_1681 = sext i15 %add_ln813_3167"   --->   Operation 4930 'sext' 'sext_ln813_1681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4931 [1/1] (0.77ns)   --->   "%add_ln813_3168 = add i16 %sext_ln813_1681, i16 %sext_ln818"   --->   Operation 4931 'add' 'add_ln813_3168' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4932 [1/1] (0.76ns)   --->   "%add_ln813_3170 = add i15 %sext_ln17_678, i15 %sext_ln17_837"   --->   Operation 4932 'add' 'add_ln813_3170' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4933 [1/1] (0.00ns)   --->   "%sext_ln813_1682 = sext i15 %add_ln813_3170"   --->   Operation 4933 'sext' 'sext_ln813_1682' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4934 [1/1] (0.76ns)   --->   "%add_ln813_3171 = add i15 %sext_ln17_911, i15 %sext_ln17_920"   --->   Operation 4934 'add' 'add_ln813_3171' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4935 [1/1] (0.00ns)   --->   "%sext_ln813_1683 = sext i15 %add_ln813_3171"   --->   Operation 4935 'sext' 'sext_ln813_1683' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4936 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3172 = add i16 %sext_ln813_1683, i16 %sext_ln818_198"   --->   Operation 4936 'add' 'add_ln813_3172' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4937 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3173 = add i16 %add_ln813_3172, i16 %sext_ln813_1682"   --->   Operation 4937 'add' 'add_ln813_3173' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4938 [1/1] (0.76ns)   --->   "%add_ln813_3176 = add i15 %sext_ln17_1011, i15 %sext_ln17_1031"   --->   Operation 4938 'add' 'add_ln813_3176' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4939 [1/1] (0.00ns)   --->   "%sext_ln813_1684 = sext i15 %add_ln813_3176"   --->   Operation 4939 'sext' 'sext_ln813_1684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4940 [1/1] (0.76ns)   --->   "%add_ln813_3177 = add i15 %sext_ln17_1057, i15 %sext_ln17_1092"   --->   Operation 4940 'add' 'add_ln813_3177' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4941 [1/1] (0.00ns)   --->   "%sext_ln813_1685 = sext i15 %add_ln813_3177"   --->   Operation 4941 'sext' 'sext_ln813_1685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4942 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3178 = add i16 %sext_ln813_1685, i16 %sext_ln818_307"   --->   Operation 4942 'add' 'add_ln813_3178' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4943 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3179 = add i16 %add_ln813_3178, i16 %sext_ln813_1684"   --->   Operation 4943 'add' 'add_ln813_3179' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4944 [1/1] (0.76ns)   --->   "%add_ln813_3180 = add i15 %sext_ln17_1211, i15 %sext_ln17_1240"   --->   Operation 4944 'add' 'add_ln813_3180' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4945 [1/1] (0.76ns)   --->   "%add_ln813_3181 = add i15 %sext_ln17_1297, i15 %sext_ln17_1354"   --->   Operation 4945 'add' 'add_ln813_3181' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4946 [1/1] (0.75ns)   --->   "%add_ln813_3185 = add i14 %sext_ln17_649, i14 %sext_ln17_890"   --->   Operation 4946 'add' 'add_ln813_3185' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4947 [1/1] (0.00ns)   --->   "%sext_ln813_1688 = sext i14 %add_ln813_3185"   --->   Operation 4947 'sext' 'sext_ln813_1688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4948 [1/1] (0.74ns)   --->   "%add_ln813_3186 = add i13 %sext_ln17_658, i13 %sext_ln17_879"   --->   Operation 4948 'add' 'add_ln813_3186' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4949 [1/1] (0.00ns)   --->   "%sext_ln813_1689 = sext i13 %add_ln813_3186"   --->   Operation 4949 'sext' 'sext_ln813_1689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4950 [1/1] (0.75ns)   --->   "%add_ln813_3187 = add i14 %sext_ln813_1689, i14 %sext_ln17_1220"   --->   Operation 4950 'add' 'add_ln813_3187' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4951 [1/1] (0.00ns)   --->   "%sext_ln813_1690 = sext i14 %add_ln813_3187"   --->   Operation 4951 'sext' 'sext_ln813_1690' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4952 [1/1] (0.76ns)   --->   "%add_ln813_3188 = add i15 %sext_ln813_1690, i15 %sext_ln813_1688"   --->   Operation 4952 'add' 'add_ln813_3188' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4953 [1/1] (0.74ns)   --->   "%add_ln813_3189 = add i13 %sext_ln17_1068, i13 %sext_ln17_1112"   --->   Operation 4953 'add' 'add_ln813_3189' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4954 [1/1] (0.00ns)   --->   "%sext_ln813_1692 = sext i13 %add_ln813_3189"   --->   Operation 4954 'sext' 'sext_ln813_1692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4955 [1/1] (0.74ns)   --->   "%add_ln813_3190 = add i13 %sext_ln17_1312, i13 %sext_ln17_1321"   --->   Operation 4955 'add' 'add_ln813_3190' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4956 [1/1] (0.00ns)   --->   "%sext_ln813_1693 = sext i13 %add_ln813_3190"   --->   Operation 4956 'sext' 'sext_ln813_1693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4957 [1/1] (0.75ns)   --->   "%add_ln813_3191 = add i14 %sext_ln813_1693, i14 %sext_ln17_1199"   --->   Operation 4957 'add' 'add_ln813_3191' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4958 [1/1] (0.00ns)   --->   "%sext_ln813_1694 = sext i14 %add_ln813_3191"   --->   Operation 4958 'sext' 'sext_ln813_1694' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4959 [1/1] (0.76ns)   --->   "%add_ln813_3192 = add i15 %sext_ln813_1694, i15 %sext_ln813_1692"   --->   Operation 4959 'add' 'add_ln813_3192' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4960 [1/1] (0.77ns)   --->   "%add_ln813_3196 = add i16 %sext_ln818_65, i16 %sext_ln818_96"   --->   Operation 4960 'add' 'add_ln813_3196' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4961 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3197 = add i16 %sext_ln818_251, i16 %sext_ln818_295"   --->   Operation 4961 'add' 'add_ln813_3197' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4962 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3198 = add i16 %add_ln813_3197, i16 %sext_ln818_137"   --->   Operation 4962 'add' 'add_ln813_3198' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4963 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3200 = add i16 %sext_ln818_445, i16 %sext_ln818_454"   --->   Operation 4963 'add' 'add_ln813_3200' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4964 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3201 = add i16 %sext_ln818_477, i16 %sext_ln818_21"   --->   Operation 4964 'add' 'add_ln813_3201' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4965 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3202 = add i16 %add_ln813_3201, i16 %sext_ln818_460"   --->   Operation 4965 'add' 'add_ln813_3202' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4966 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3203 = add i16 %add_ln813_3202, i16 %add_ln813_3200"   --->   Operation 4966 'add' 'add_ln813_3203' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4967 [1/1] (0.76ns)   --->   "%add_ln813_3205 = add i15 %sext_ln17_534, i15 %sext_ln17_632"   --->   Operation 4967 'add' 'add_ln813_3205' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4968 [1/1] (0.76ns)   --->   "%add_ln813_3206 = add i15 %sext_ln17_820, i15 %sext_ln17_838"   --->   Operation 4968 'add' 'add_ln813_3206' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4969 [1/1] (0.00ns)   --->   "%sext_ln813_1697 = sext i15 %add_ln813_3206"   --->   Operation 4969 'sext' 'sext_ln813_1697' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4970 [1/1] (0.77ns)   --->   "%add_ln813_3207 = add i16 %sext_ln813_1697, i16 %sext_ln818_160"   --->   Operation 4970 'add' 'add_ln813_3207' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4971 [1/1] (0.76ns)   --->   "%add_ln813_3209 = add i15 %sext_ln17_864, i15 %sext_ln17_960"   --->   Operation 4971 'add' 'add_ln813_3209' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4972 [1/1] (0.76ns)   --->   "%add_ln813_3211 = add i15 %sext_ln17_1012, i15 %sext_ln17_1069"   --->   Operation 4972 'add' 'add_ln813_3211' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4973 [1/1] (0.76ns)   --->   "%add_ln813_3216 = add i15 %sext_ln17_1083, i15 %sext_ln17_1113"   --->   Operation 4973 'add' 'add_ln813_3216' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4974 [1/1] (0.00ns)   --->   "%sext_ln813_1700 = sext i15 %add_ln813_3216"   --->   Operation 4974 'sext' 'sext_ln813_1700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4975 [1/1] (0.76ns)   --->   "%add_ln813_3217 = add i15 %sext_ln17_1167, i15 %sext_ln17_1249"   --->   Operation 4975 'add' 'add_ln813_3217' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4976 [1/1] (0.00ns)   --->   "%sext_ln813_1701 = sext i15 %add_ln813_3217"   --->   Operation 4976 'sext' 'sext_ln813_1701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4977 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3218 = add i16 %sext_ln813_1701, i16 %sext_ln818_374"   --->   Operation 4977 'add' 'add_ln813_3218' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4978 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3219 = add i16 %add_ln813_3218, i16 %sext_ln813_1700"   --->   Operation 4978 'add' 'add_ln813_3219' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4979 [1/1] (0.75ns)   --->   "%add_ln813_3220 = add i14 %sext_ln17_573, i14 %sext_ln17_617"   --->   Operation 4979 'add' 'add_ln813_3220' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4980 [1/1] (0.00ns)   --->   "%sext_ln813_1702 = sext i14 %add_ln813_3220"   --->   Operation 4980 'sext' 'sext_ln813_1702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4981 [1/1] (0.76ns)   --->   "%add_ln813_3221 = add i15 %sext_ln813_1702, i15 %sext_ln17_1313"   --->   Operation 4981 'add' 'add_ln813_3221' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4982 [1/1] (0.75ns)   --->   "%add_ln813_3222 = add i14 %sext_ln17_997, i14 %sext_ln17_1048"   --->   Operation 4982 'add' 'add_ln813_3222' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4983 [1/1] (0.00ns)   --->   "%sext_ln813_1704 = sext i14 %add_ln813_3222"   --->   Operation 4983 'sext' 'sext_ln813_1704' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4984 [1/1] (0.76ns)   --->   "%add_ln813_3223 = add i15 %sext_ln813_1704, i15 %sext_ln17_942"   --->   Operation 4984 'add' 'add_ln813_3223' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4985 [1/1] (0.75ns)   --->   "%add_ln813_3226 = add i14 %sext_ln17_1183, i14 %sext_ln17_1231"   --->   Operation 4985 'add' 'add_ln813_3226' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4986 [1/1] (0.74ns)   --->   "%add_ln813_3227 = add i13 %sext_ln17_588, i13 %sext_ln17_688"   --->   Operation 4986 'add' 'add_ln813_3227' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4987 [1/1] (0.00ns)   --->   "%sext_ln813_1707 = sext i13 %add_ln813_3227"   --->   Operation 4987 'sext' 'sext_ln813_1707' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4988 [1/1] (0.75ns)   --->   "%add_ln813_3228 = add i14 %sext_ln813_1707, i14 %sext_ln17_1355"   --->   Operation 4988 'add' 'add_ln813_3228' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4989 [1/1] (0.74ns)   --->   "%add_ln813_3230 = add i13 %sext_ln17_803, i13 %sext_ln17_1101"   --->   Operation 4989 'add' 'add_ln813_3230' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4990 [1/1] (0.00ns)   --->   "%sext_ln813_1710 = sext i13 %add_ln813_3230"   --->   Operation 4990 'sext' 'sext_ln813_1710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4991 [1/1] (0.75ns)   --->   "%add_ln813_3231 = add i14 %sext_ln813_1710, i14 %sext_ln17_770"   --->   Operation 4991 'add' 'add_ln813_3231' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4992 [1/1] (0.73ns)   --->   "%add_ln813_3232 = add i12 %sext_ln17_699, i12 %sext_ln17_1286"   --->   Operation 4992 'add' 'add_ln813_3232' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4993 [1/1] (0.00ns)   --->   "%sext_ln813_1712 = sext i12 %add_ln813_3232"   --->   Operation 4993 'sext' 'sext_ln813_1712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4994 [1/1] (0.74ns)   --->   "%add_ln813_3233 = add i13 %sext_ln813_1712, i13 %sext_ln17_1142"   --->   Operation 4994 'add' 'add_ln813_3233' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4995 [1/1] (0.75ns)   --->   "%add_ln813_3238 = add i14 %sext_ln17_308, i14 %sext_ln17"   --->   Operation 4995 'add' 'add_ln813_3238' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4996 [1/1] (0.00ns)   --->   "%sext_ln813_230 = sext i14 %add_ln813_3238"   --->   Operation 4996 'sext' 'sext_ln813_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4997 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3240 = add i16 %sext_ln818_171, i16 %sext_ln818_215"   --->   Operation 4997 'add' 'add_ln813_3240' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4998 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3241 = add i16 %add_ln813_3240, i16 %sext_ln818_165"   --->   Operation 4998 'add' 'add_ln813_3241' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4999 [1/1] (0.77ns)   --->   "%add_ln813_3243 = add i16 %sext_ln818_258, i16 %sext_ln818_262"   --->   Operation 4999 'add' 'add_ln813_3243' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5000 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3244 = add i16 %add_ln813_3243, i16 %sext_ln818_240"   --->   Operation 5000 'add' 'add_ln813_3244' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5001 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3245 = add i16 %sext_ln818_330, i16 %sext_ln818_354"   --->   Operation 5001 'add' 'add_ln813_3245' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5002 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3246 = add i16 %add_ln813_3245, i16 %sext_ln818_284"   --->   Operation 5002 'add' 'add_ln813_3246' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5003 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3247 = add i16 %add_ln813_3246, i16 %add_ln813_3244"   --->   Operation 5003 'add' 'add_ln813_3247' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5004 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3249 = add i16 %sext_ln818_453, i16 %sext_ln818_461"   --->   Operation 5004 'add' 'add_ln813_3249' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5005 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3250 = add i16 %add_ln813_3249, i16 %sext_ln818_446"   --->   Operation 5005 'add' 'add_ln813_3250' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5006 [1/1] (0.76ns)   --->   "%add_ln813_3251 = add i15 %sext_ln17_576, i15 %sext_ln17_589"   --->   Operation 5006 'add' 'add_ln813_3251' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5007 [1/1] (0.00ns)   --->   "%sext_ln813_1715 = sext i15 %add_ln813_3251"   --->   Operation 5007 'sext' 'sext_ln813_1715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5008 [1/1] (0.77ns)   --->   "%add_ln813_3252 = add i16 %sext_ln813_1715, i16 %sext_ln813_230"   --->   Operation 5008 'add' 'add_ln813_3252' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5009 [1/1] (0.76ns)   --->   "%add_ln813_3256 = add i15 %sext_ln17_822, i15 %sext_ln17_840"   --->   Operation 5009 'add' 'add_ln813_3256' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5010 [1/1] (0.76ns)   --->   "%add_ln813_3262 = add i15 %sext_ln17_1134, i15 %sext_ln17_1308"   --->   Operation 5010 'add' 'add_ln813_3262' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5011 [1/1] (0.76ns)   --->   "%add_ln813_3265 = add i15 %sext_ln17_1346, i15 %sext_ln17_660"   --->   Operation 5011 'add' 'add_ln813_3265' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5012 [1/1] (0.75ns)   --->   "%add_ln813_3267 = add i14 %sext_ln17_847, i14 %sext_ln17_1034"   --->   Operation 5012 'add' 'add_ln813_3267' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5013 [1/1] (0.00ns)   --->   "%sext_ln813_1721 = sext i14 %add_ln813_3267"   --->   Operation 5013 'sext' 'sext_ln813_1721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5014 [1/1] (0.76ns)   --->   "%add_ln813_3268 = add i15 %sext_ln813_1721, i15 %sext_ln17_779"   --->   Operation 5014 'add' 'add_ln813_3268' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5015 [1/1] (0.75ns)   --->   "%add_ln813_3271 = add i14 %sext_ln17_1155, i14 %sext_ln17_1183"   --->   Operation 5015 'add' 'add_ln813_3271' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5016 [1/1] (0.00ns)   --->   "%sext_ln813_1723 = sext i14 %add_ln813_3271"   --->   Operation 5016 'sext' 'sext_ln813_1723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5017 [1/1] (0.76ns)   --->   "%add_ln813_3272 = add i15 %sext_ln813_1723, i15 %sext_ln17_1104"   --->   Operation 5017 'add' 'add_ln813_3272' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5018 [1/1] (0.75ns)   --->   "%add_ln813_3273 = add i14 %sext_ln17_1355, i14 %sext_ln17_709"   --->   Operation 5018 'add' 'add_ln813_3273' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5019 [1/1] (0.00ns)   --->   "%sext_ln813_1725 = sext i14 %add_ln813_3273"   --->   Operation 5019 'sext' 'sext_ln813_1725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5020 [1/1] (0.76ns)   --->   "%add_ln813_3274 = add i15 %sext_ln813_1725, i15 %sext_ln17_1212"   --->   Operation 5020 'add' 'add_ln813_3274' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5021 [1/1] (0.74ns)   --->   "%add_ln813_3276 = add i13 %sext_ln17_1049, i13 %sext_ln17_1128"   --->   Operation 5021 'add' 'add_ln813_3276' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5022 [1/1] (0.00ns)   --->   "%sext_ln813_1727 = sext i13 %add_ln813_3276"   --->   Operation 5022 'sext' 'sext_ln813_1727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5023 [1/1] (0.75ns)   --->   "%add_ln813_3277 = add i14 %sext_ln813_1727, i14 %sext_ln17_733"   --->   Operation 5023 'add' 'add_ln813_3277' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5024 [1/1] (0.74ns)   --->   "%add_ln813_3278 = add i13 %sext_ln17_1161, i13 %sext_ln17_1232"   --->   Operation 5024 'add' 'add_ln813_3278' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5025 [1/1] (0.00ns)   --->   "%sext_ln813_1729 = sext i13 %add_ln813_3278"   --->   Operation 5025 'sext' 'sext_ln813_1729' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5026 [1/1] (0.75ns)   --->   "%add_ln813_3279 = add i14 %sext_ln813_1729, i14 %sext_ln17_1146"   --->   Operation 5026 'add' 'add_ln813_3279' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5027 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3284 = add i16 %sext_ln818_36, i16 %sext_ln818_100"   --->   Operation 5027 'add' 'add_ln813_3284' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5028 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3285 = add i16 %add_ln813_3284, i16 %sext_ln818_29"   --->   Operation 5028 'add' 'add_ln813_3285' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5029 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3286 = add i16 %sext_ln818_161, i16 %sext_ln818_191"   --->   Operation 5029 'add' 'add_ln813_3286' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5030 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3287 = add i16 %add_ln813_3286, i16 %sext_ln818_109"   --->   Operation 5030 'add' 'add_ln813_3287' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5031 [1/1] (0.77ns)   --->   "%add_ln813_3289 = add i16 %sext_ln818_400, i16 %sext_ln818_475"   --->   Operation 5031 'add' 'add_ln813_3289' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5032 [1/1] (0.76ns)   --->   "%add_ln813_3291 = add i15 %sext_ln17_591, i15 %sext_ln17_612"   --->   Operation 5032 'add' 'add_ln813_3291' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5033 [1/1] (0.76ns)   --->   "%add_ln813_3292 = add i15 %sext_ln17_626, i15 %sext_ln17_691"   --->   Operation 5033 'add' 'add_ln813_3292' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5034 [1/1] (0.76ns)   --->   "%add_ln813_3296 = add i15 %sext_ln17_756, i15 %sext_ln17_775"   --->   Operation 5034 'add' 'add_ln813_3296' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5035 [1/1] (0.76ns)   --->   "%add_ln813_3301 = add i15 %sext_ln17_928, i15 %sext_ln17_954"   --->   Operation 5035 'add' 'add_ln813_3301' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5036 [1/1] (0.76ns)   --->   "%add_ln813_3303 = add i15 %sext_ln17_977, i15 %sext_ln17_1059"   --->   Operation 5036 'add' 'add_ln813_3303' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5037 [1/1] (0.00ns)   --->   "%sext_ln813_1737 = sext i15 %add_ln813_3303"   --->   Operation 5037 'sext' 'sext_ln813_1737' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5038 [1/1] (0.76ns)   --->   "%add_ln813_3304 = add i15 %sext_ln17_1107, i15 %sext_ln17_1116"   --->   Operation 5038 'add' 'add_ln813_3304' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5039 [1/1] (0.00ns)   --->   "%sext_ln813_1738 = sext i15 %add_ln813_3304"   --->   Operation 5039 'sext' 'sext_ln813_1738' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5040 [1/1] (0.77ns)   --->   "%add_ln813_3305 = add i16 %sext_ln813_1738, i16 %sext_ln813_1737"   --->   Operation 5040 'add' 'add_ln813_3305' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5041 [1/1] (0.76ns)   --->   "%add_ln813_3309 = add i15 %sext_ln17_1129, i15 %sext_ln17_1164"   --->   Operation 5041 'add' 'add_ln813_3309' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5042 [1/1] (0.76ns)   --->   "%add_ln813_3311 = add i15 %sext_ln17_1282, i15 %sext_ln17_1300"   --->   Operation 5042 'add' 'add_ln813_3311' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5043 [1/1] (0.00ns)   --->   "%sext_ln813_1740 = sext i15 %add_ln813_3311"   --->   Operation 5043 'sext' 'sext_ln813_1740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5044 [1/1] (0.77ns)   --->   "%add_ln813_3312 = add i16 %sext_ln813_1740, i16 %sext_ln818_421"   --->   Operation 5044 'add' 'add_ln813_3312' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5045 [1/1] (0.75ns)   --->   "%add_ln813_3314 = add i14 %sext_ln17_659, i14 %sext_ln17_731"   --->   Operation 5045 'add' 'add_ln813_3314' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5046 [1/1] (0.00ns)   --->   "%sext_ln813_1741 = sext i14 %add_ln813_3314"   --->   Operation 5046 'sext' 'sext_ln813_1741' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5047 [1/1] (0.76ns)   --->   "%add_ln813_3315 = add i15 %sext_ln813_1741, i15 %sext_ln17_1356"   --->   Operation 5047 'add' 'add_ln813_3315' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5048 [1/1] (0.75ns)   --->   "%add_ln813_3316 = add i14 %sext_ln17_825, i14 %sext_ln17_876"   --->   Operation 5048 'add' 'add_ln813_3316' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5049 [1/1] (0.00ns)   --->   "%sext_ln813_1743 = sext i14 %add_ln813_3316"   --->   Operation 5049 'sext' 'sext_ln813_1743' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5050 [1/1] (0.75ns)   --->   "%add_ln813_3317 = add i14 %sext_ln17_1183, i14 %sext_ln17_1242"   --->   Operation 5050 'add' 'add_ln813_3317' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5051 [1/1] (0.00ns)   --->   "%sext_ln813_1744 = sext i14 %add_ln813_3317"   --->   Operation 5051 'sext' 'sext_ln813_1744' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5052 [1/1] (0.76ns)   --->   "%add_ln813_3318 = add i15 %sext_ln813_1744, i15 %sext_ln813_1743"   --->   Operation 5052 'add' 'add_ln813_3318' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5053 [1/1] (0.74ns)   --->   "%add_ln813_3321 = add i13 %sext_ln17_557, i13 %sext_ln17_798"   --->   Operation 5053 'add' 'add_ln813_3321' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5054 [1/1] (0.00ns)   --->   "%sext_ln813_1746 = sext i13 %add_ln813_3321"   --->   Operation 5054 'sext' 'sext_ln813_1746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5055 [1/1] (0.75ns)   --->   "%add_ln813_3322 = add i14 %sext_ln813_1746, i14 %sext_ln17_1270"   --->   Operation 5055 'add' 'add_ln813_3322' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5056 [1/1] (0.74ns)   --->   "%add_ln813_3323 = add i13 %sext_ln17_1018, i13 %sext_ln17_1049"   --->   Operation 5056 'add' 'add_ln813_3323' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5057 [1/1] (0.00ns)   --->   "%sext_ln813_1748 = sext i13 %add_ln813_3323"   --->   Operation 5057 'sext' 'sext_ln813_1748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5058 [1/1] (0.75ns)   --->   "%add_ln813_3324 = add i14 %sext_ln813_1748, i14 %sext_ln17_993"   --->   Operation 5058 'add' 'add_ln813_3324' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5059 [1/1] (0.73ns)   --->   "%add_ln813_3326 = add i12 %sext_ln17_653, i12 %sext_ln17_715"   --->   Operation 5059 'add' 'add_ln813_3326' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5060 [1/1] (0.00ns)   --->   "%sext_ln813_1751 = sext i12 %add_ln813_3326"   --->   Operation 5060 'sext' 'sext_ln813_1751' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5061 [1/1] (0.74ns)   --->   "%add_ln813_3327 = add i13 %sext_ln813_1751, i13 %sext_ln17_1158"   --->   Operation 5061 'add' 'add_ln813_3327' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5062 [1/1] (0.00ns)   --->   "%sext_ln813_1752 = sext i13 %add_ln813_3327"   --->   Operation 5062 'sext' 'sext_ln813_1752' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5063 [1/1] (0.73ns)   --->   "%add_ln813_3328 = add i12 %sext_ln17_1044, i12 %sext_ln17_1225"   --->   Operation 5063 'add' 'add_ln813_3328' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5064 [1/1] (0.00ns)   --->   "%sext_ln813_1753 = sext i12 %add_ln813_3328"   --->   Operation 5064 'sext' 'sext_ln813_1753' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5065 [1/1] (0.74ns)   --->   "%add_ln813_3329 = add i13 %sext_ln813_1486, i13 %sext_ln813_1753"   --->   Operation 5065 'add' 'add_ln813_3329' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5066 [1/1] (0.00ns)   --->   "%sext_ln813_1754 = sext i13 %add_ln813_3329"   --->   Operation 5066 'sext' 'sext_ln813_1754' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5067 [1/1] (0.75ns)   --->   "%add_ln813_3330 = add i14 %sext_ln813_1754, i14 %sext_ln813_1752"   --->   Operation 5067 'add' 'add_ln813_3330' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5068 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3334 = add i16 %sext_ln818_46, i16 %sext_ln818_186"   --->   Operation 5068 'add' 'add_ln813_3334' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5069 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3335 = add i16 %add_ln813_3334, i16 %sext_ln818_30"   --->   Operation 5069 'add' 'add_ln813_3335' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5070 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3336 = add i16 %sext_ln818_262, i16 %sext_ln818_393"   --->   Operation 5070 'add' 'add_ln813_3336' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5071 [1/1] (0.77ns)   --->   "%add_ln813_3337 = add i16 %sext_ln818_439, i16 %sext_ln818_468"   --->   Operation 5071 'add' 'add_ln813_3337' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5072 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3338 = add i16 %add_ln813_3337, i16 %add_ln813_3336"   --->   Operation 5072 'add' 'add_ln813_3338' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5073 [1/1] (0.76ns)   --->   "%add_ln813_3340 = add i15 %sext_ln17_533, i15 %sext_ln17_616"   --->   Operation 5073 'add' 'add_ln813_3340' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5074 [1/1] (0.76ns)   --->   "%add_ln813_3341 = add i15 %sext_ln17_652, i15 %sext_ln17_734"   --->   Operation 5074 'add' 'add_ln813_3341' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5075 [1/1] (0.76ns)   --->   "%add_ln813_3343 = add i15 %sext_ln17_776, i15 %sext_ln17_915"   --->   Operation 5075 'add' 'add_ln813_3343' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5076 [1/1] (0.00ns)   --->   "%sext_ln813_1758 = sext i15 %add_ln813_3343"   --->   Operation 5076 'sext' 'sext_ln813_1758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5077 [1/1] (0.76ns)   --->   "%add_ln813_3344 = add i15 %sext_ln17_935, i15 %sext_ln17_995"   --->   Operation 5077 'add' 'add_ln813_3344' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5078 [1/1] (0.00ns)   --->   "%sext_ln813_1759 = sext i15 %add_ln813_3344"   --->   Operation 5078 'sext' 'sext_ln813_1759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5079 [1/1] (0.77ns)   --->   "%add_ln813_3345 = add i16 %sext_ln813_1759, i16 %sext_ln813_1758"   --->   Operation 5079 'add' 'add_ln813_3345' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5080 [1/1] (0.76ns)   --->   "%add_ln813_3348 = add i15 %sext_ln17_1061, i15 %sext_ln17_1086"   --->   Operation 5080 'add' 'add_ln813_3348' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5081 [1/1] (0.00ns)   --->   "%sext_ln813_1760 = sext i15 %add_ln813_3348"   --->   Operation 5081 'sext' 'sext_ln813_1760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5082 [1/1] (0.77ns)   --->   "%add_ln813_3349 = add i16 %sext_ln813_1760, i16 %sext_ln818_291"   --->   Operation 5082 'add' 'add_ln813_3349' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5083 [1/1] (0.76ns)   --->   "%add_ln813_3350 = add i15 %sext_ln17_1113, i15 %sext_ln17_1178"   --->   Operation 5083 'add' 'add_ln813_3350' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5084 [1/1] (0.76ns)   --->   "%add_ln813_3351 = add i15 %sext_ln17_1203, i15 %sext_ln17_1283"   --->   Operation 5084 'add' 'add_ln813_3351' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5085 [1/1] (0.76ns)   --->   "%add_ln813_3354 = add i15 %sext_ln17_1294, i15 %sext_ln17_1350"   --->   Operation 5085 'add' 'add_ln813_3354' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5086 [1/1] (0.76ns)   --->   "%add_ln813_3355 = add i15 %sext_ln17_1357, i15 %sext_ln17_559"   --->   Operation 5086 'add' 'add_ln813_3355' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5087 [1/1] (0.75ns)   --->   "%add_ln813_3357 = add i14 %sext_ln17_583, i14 %sext_ln17_644"   --->   Operation 5087 'add' 'add_ln813_3357' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5088 [1/1] (0.00ns)   --->   "%sext_ln813_1765 = sext i14 %add_ln813_3357"   --->   Operation 5088 'sext' 'sext_ln813_1765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5089 [1/1] (0.76ns)   --->   "%add_ln813_3358 = add i15 %sext_ln813_1140, i15 %sext_ln813_1765"   --->   Operation 5089 'add' 'add_ln813_3358' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5090 [1/1] (0.75ns)   --->   "%add_ln813_3362 = add i14 %sext_ln17_693, i14 %sext_ln17_790"   --->   Operation 5090 'add' 'add_ln813_3362' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5091 [1/1] (0.00ns)   --->   "%sext_ln813_1767 = sext i14 %add_ln813_3362"   --->   Operation 5091 'sext' 'sext_ln813_1767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5092 [1/1] (0.76ns)   --->   "%add_ln813_3363 = add i15 %sext_ln813_1767, i15 %sext_ln17_680"   --->   Operation 5092 'add' 'add_ln813_3363' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5093 [1/1] (0.75ns)   --->   "%add_ln813_3364 = add i14 %sext_ln17_804, i14 %sext_ln17_842"   --->   Operation 5093 'add' 'add_ln813_3364' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5094 [1/1] (0.00ns)   --->   "%sext_ln813_1769 = sext i14 %add_ln813_3364"   --->   Operation 5094 'sext' 'sext_ln813_1769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5095 [1/1] (0.75ns)   --->   "%add_ln813_3365 = add i14 %sext_ln17_876, i14 %sext_ln17_900"   --->   Operation 5095 'add' 'add_ln813_3365' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5096 [1/1] (0.00ns)   --->   "%sext_ln813_1770 = sext i14 %add_ln813_3365"   --->   Operation 5096 'sext' 'sext_ln813_1770' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5097 [1/1] (0.76ns)   --->   "%add_ln813_3366 = add i15 %sext_ln813_1770, i15 %sext_ln813_1769"   --->   Operation 5097 'add' 'add_ln813_3366' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5098 [1/1] (0.75ns)   --->   "%add_ln813_3368 = add i14 %sext_ln17_984, i14 %sext_ln17_1070"   --->   Operation 5098 'add' 'add_ln813_3368' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5099 [1/1] (0.00ns)   --->   "%sext_ln813_1772 = sext i14 %add_ln813_3368"   --->   Operation 5099 'sext' 'sext_ln813_1772' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5100 [1/1] (0.75ns)   --->   "%add_ln813_3369 = add i14 %sext_ln17_1108, i14 %sext_ln17_1120"   --->   Operation 5100 'add' 'add_ln813_3369' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5101 [1/1] (0.00ns)   --->   "%sext_ln813_1773 = sext i14 %add_ln813_3369"   --->   Operation 5101 'sext' 'sext_ln813_1773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5102 [1/1] (0.76ns)   --->   "%add_ln813_3370 = add i15 %sext_ln813_1773, i15 %sext_ln813_1772"   --->   Operation 5102 'add' 'add_ln813_3370' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5103 [1/1] (0.75ns)   --->   "%add_ln813_3371 = add i14 %sext_ln17_1220, i14 %sext_ln17_628"   --->   Operation 5103 'add' 'add_ln813_3371' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5104 [1/1] (0.00ns)   --->   "%sext_ln813_1775 = sext i14 %add_ln813_3371"   --->   Operation 5104 'sext' 'sext_ln813_1775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5105 [1/1] (0.74ns)   --->   "%add_ln813_3372 = add i13 %sext_ln17_705, i13 %sext_ln17_745"   --->   Operation 5105 'add' 'add_ln813_3372' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5106 [1/1] (0.00ns)   --->   "%sext_ln813_1776 = sext i13 %add_ln813_3372"   --->   Operation 5106 'sext' 'sext_ln813_1776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5107 [1/1] (0.76ns)   --->   "%add_ln813_3373 = add i15 %sext_ln813_1776, i15 %sext_ln813_1775"   --->   Operation 5107 'add' 'add_ln813_3373' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5108 [1/1] (0.74ns)   --->   "%add_ln813_3376 = add i13 %sext_ln17_783, i13 %sext_ln17_924"   --->   Operation 5108 'add' 'add_ln813_3376' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5109 [1/1] (0.00ns)   --->   "%sext_ln813_1778 = sext i13 %add_ln813_3376"   --->   Operation 5109 'sext' 'sext_ln813_1778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5110 [1/1] (0.75ns)   --->   "%add_ln813_3377 = add i14 %sext_ln813_1778, i14 %sext_ln17_757"   --->   Operation 5110 'add' 'add_ln813_3377' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5111 [1/1] (0.74ns)   --->   "%add_ln813_3378 = add i13 %sext_ln17_969, i13 %sext_ln17_1036"   --->   Operation 5111 'add' 'add_ln813_3378' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5112 [1/1] (0.00ns)   --->   "%sext_ln813_1780 = sext i13 %add_ln813_3378"   --->   Operation 5112 'sext' 'sext_ln813_1780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5113 [1/1] (0.74ns)   --->   "%add_ln813_3379 = add i13 %sext_ln17_1045, i13 %sext_ln17_1049"   --->   Operation 5113 'add' 'add_ln813_3379' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5114 [1/1] (0.00ns)   --->   "%sext_ln813_1781 = sext i13 %add_ln813_3379"   --->   Operation 5114 'sext' 'sext_ln813_1781' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5115 [1/1] (0.75ns)   --->   "%add_ln813_3380 = add i14 %sext_ln813_1781, i14 %sext_ln813_1780"   --->   Operation 5115 'add' 'add_ln813_3380' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5116 [1/1] (0.74ns)   --->   "%add_ln813_3382 = add i13 %sext_ln17_1161, i13 %sext_ln17_1197"   --->   Operation 5116 'add' 'add_ln813_3382' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5117 [1/1] (0.00ns)   --->   "%sext_ln813_1784 = sext i13 %add_ln813_3382"   --->   Operation 5117 'sext' 'sext_ln813_1784' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5118 [1/1] (0.74ns)   --->   "%add_ln813_3383 = add i13 %sext_ln17_1274, i13 %sext_ln17_1332"   --->   Operation 5118 'add' 'add_ln813_3383' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5119 [1/1] (0.00ns)   --->   "%sext_ln813_1785 = sext i13 %add_ln813_3383"   --->   Operation 5119 'sext' 'sext_ln813_1785' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5120 [1/1] (0.75ns)   --->   "%add_ln813_3384 = add i14 %sext_ln813_1785, i14 %sext_ln813_1784"   --->   Operation 5120 'add' 'add_ln813_3384' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5121 [1/1] (0.73ns)   --->   "%add_ln813_3385 = add i12 %sext_ln17_550, i12 %sext_ln17_710"   --->   Operation 5121 'add' 'add_ln813_3385' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5122 [1/1] (0.00ns)   --->   "%sext_ln813_1787 = sext i12 %add_ln813_3385"   --->   Operation 5122 'sext' 'sext_ln813_1787' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5123 [1/1] (0.73ns)   --->   "%add_ln813_3386 = add i12 %sext_ln17_828, i12 %sext_ln17_883"   --->   Operation 5123 'add' 'add_ln813_3386' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5124 [1/1] (0.00ns)   --->   "%sext_ln813_1788 = sext i12 %add_ln813_3386"   --->   Operation 5124 'sext' 'sext_ln813_1788' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5125 [1/1] (0.74ns)   --->   "%add_ln813_3387 = add i13 %sext_ln813_1788, i13 %sext_ln813_1787"   --->   Operation 5125 'add' 'add_ln813_3387' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3392 = add i16 %sext_ln818_208, i16 %sext_ln818_264"   --->   Operation 5126 'add' 'add_ln813_3392' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5127 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3393 = add i16 %add_ln813_3392, i16 %sext_ln818_46"   --->   Operation 5127 'add' 'add_ln813_3393' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5128 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3394 = add i16 %sext_ln818_416, i16 %sext_ln818_22"   --->   Operation 5128 'add' 'add_ln813_3394' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5129 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3395 = add i16 %add_ln813_3394, i16 %sext_ln818_393"   --->   Operation 5129 'add' 'add_ln813_3395' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5130 [1/1] (0.76ns)   --->   "%add_ln813_3397 = add i15 %sext_ln17_636, i15 %sext_ln17_664"   --->   Operation 5130 'add' 'add_ln813_3397' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5131 [1/1] (0.76ns)   --->   "%add_ln813_3399 = add i15 %sext_ln17_675, i15 %sext_ln17_684"   --->   Operation 5131 'add' 'add_ln813_3399' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5132 [1/1] (0.00ns)   --->   "%sext_ln813_1792 = sext i15 %add_ln813_3399"   --->   Operation 5132 'sext' 'sext_ln813_1792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5133 [1/1] (0.76ns)   --->   "%add_ln813_3400 = add i15 %sext_ln17_690, i15 %sext_ln17_701"   --->   Operation 5133 'add' 'add_ln813_3400' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5134 [1/1] (0.00ns)   --->   "%sext_ln813_1793 = sext i15 %add_ln813_3400"   --->   Operation 5134 'sext' 'sext_ln813_1793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5135 [1/1] (0.77ns)   --->   "%add_ln813_3401 = add i16 %sext_ln813_1793, i16 %sext_ln813_1792"   --->   Operation 5135 'add' 'add_ln813_3401' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5136 [1/1] (0.76ns)   --->   "%add_ln813_3404 = add i15 %sext_ln17_726, i15 %sext_ln17_744"   --->   Operation 5136 'add' 'add_ln813_3404' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5137 [1/1] (0.00ns)   --->   "%sext_ln813_1794 = sext i15 %add_ln813_3404"   --->   Operation 5137 'sext' 'sext_ln813_1794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5138 [1/1] (0.77ns)   --->   "%add_ln813_3405 = add i16 %sext_ln813_1794, i16 %sext_ln818_117"   --->   Operation 5138 'add' 'add_ln813_3405' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5139 [1/1] (0.76ns)   --->   "%add_ln813_3411 = add i15 %sext_ln17_910, i15 %sext_ln17_926"   --->   Operation 5139 'add' 'add_ln813_3411' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5140 [1/1] (0.76ns)   --->   "%add_ln813_3412 = add i15 %sext_ln17_961, i15 %sext_ln17_985"   --->   Operation 5140 'add' 'add_ln813_3412' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5141 [1/1] (0.76ns)   --->   "%add_ln813_3417 = add i15 %sext_ln17_1008, i15 %sext_ln17_1081"   --->   Operation 5141 'add' 'add_ln813_3417' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5142 [1/1] (0.76ns)   --->   "%add_ln813_3419 = add i15 %sext_ln17_1109, i15 %sext_ln17_1148"   --->   Operation 5142 'add' 'add_ln813_3419' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5143 [1/1] (0.00ns)   --->   "%sext_ln813_1800 = sext i15 %add_ln813_3419"   --->   Operation 5143 'sext' 'sext_ln813_1800' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5144 [1/1] (0.77ns)   --->   "%add_ln813_3420 = add i16 %sext_ln813_1800, i16 %sext_ln818_336"   --->   Operation 5144 'add' 'add_ln813_3420' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5145 [1/1] (0.76ns)   --->   "%add_ln813_3422 = add i15 %sext_ln17_1240, i15 %sext_ln17_1263"   --->   Operation 5145 'add' 'add_ln813_3422' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5146 [1/1] (0.75ns)   --->   "%add_ln813_3424 = add i14 %sext_ln17_529, i14 %sext_ln17_585"   --->   Operation 5146 'add' 'add_ln813_3424' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5147 [1/1] (0.00ns)   --->   "%sext_ln813_1802 = sext i14 %add_ln813_3424"   --->   Operation 5147 'sext' 'sext_ln813_1802' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5148 [1/1] (0.77ns)   --->   "%add_ln813_3425 = add i16 %sext_ln813_1802, i16 %sext_ln813_1527"   --->   Operation 5148 'add' 'add_ln813_3425' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5149 [1/1] (0.75ns)   --->   "%add_ln813_3428 = add i14 %sext_ln17_1130, i14 %sext_ln17_1205"   --->   Operation 5149 'add' 'add_ln813_3428' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5150 [1/1] (0.00ns)   --->   "%sext_ln813_1803 = sext i14 %add_ln813_3428"   --->   Operation 5150 'sext' 'sext_ln813_1803' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5151 [1/1] (0.76ns)   --->   "%add_ln813_3429 = add i15 %sext_ln813_1803, i15 %sext_ln17_875"   --->   Operation 5151 'add' 'add_ln813_3429' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5152 [1/1] (0.75ns)   --->   "%add_ln813_3430 = add i14 %sext_ln17_1290, i14 %sext_ln17_1347"   --->   Operation 5152 'add' 'add_ln813_3430' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5153 [1/1] (0.00ns)   --->   "%sext_ln813_1805 = sext i14 %add_ln813_3430"   --->   Operation 5153 'sext' 'sext_ln813_1805' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5154 [1/1] (0.75ns)   --->   "%add_ln813_3431 = add i14 %sext_ln17_1355, i14 %sext_ln17_547"   --->   Operation 5154 'add' 'add_ln813_3431' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5155 [1/1] (0.00ns)   --->   "%sext_ln813_1806 = sext i14 %add_ln813_3431"   --->   Operation 5155 'sext' 'sext_ln813_1806' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5156 [1/1] (0.76ns)   --->   "%add_ln813_3432 = add i15 %sext_ln813_1806, i15 %sext_ln813_1805"   --->   Operation 5156 'add' 'add_ln813_3432' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5157 [1/1] (0.74ns)   --->   "%add_ln813_3434 = add i13 %sext_ln17_829, i13 %sext_ln17_833"   --->   Operation 5157 'add' 'add_ln813_3434' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5158 [1/1] (0.00ns)   --->   "%sext_ln813_1808 = sext i13 %add_ln813_3434"   --->   Operation 5158 'sext' 'sext_ln813_1808' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5159 [1/1] (0.75ns)   --->   "%add_ln813_3435 = add i14 %sext_ln813_1808, i14 %sext_ln17_654"   --->   Operation 5159 'add' 'add_ln813_3435' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5160 [1/1] (0.74ns)   --->   "%add_ln813_3436 = add i13 %sext_ln17_936, i13 %sext_ln17_1025"   --->   Operation 5160 'add' 'add_ln813_3436' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5161 [1/1] (0.00ns)   --->   "%sext_ln813_1810 = sext i13 %add_ln813_3436"   --->   Operation 5161 'sext' 'sext_ln813_1810' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5162 [1/1] (0.74ns)   --->   "%add_ln813_3437 = add i13 %sext_ln17_1170, i13 %sext_ln17_1072"   --->   Operation 5162 'add' 'add_ln813_3437' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5163 [1/1] (0.00ns)   --->   "%sext_ln813_1811 = sext i13 %add_ln813_3437"   --->   Operation 5163 'sext' 'sext_ln813_1811' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5164 [1/1] (0.75ns)   --->   "%add_ln813_3438 = add i14 %sext_ln813_1811, i14 %sext_ln813_1810"   --->   Operation 5164 'add' 'add_ln813_3438' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5165 [1/1] (0.77ns)   --->   "%add_ln813_3443 = add i16 %sext_ln818_120, i16 %sext_ln818_129"   --->   Operation 5165 'add' 'add_ln813_3443' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5166 [1/1] (0.77ns)   --->   "%add_ln813_3447 = add i16 %sext_ln818_280, i16 %sext_ln818_310"   --->   Operation 5166 'add' 'add_ln813_3447' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5167 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3448 = add i16 %add_ln813_3447, i16 %sext_ln818_255"   --->   Operation 5167 'add' 'add_ln813_3448' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5168 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3449 = add i16 %sext_ln818_362, i16 %sext_ln818_402"   --->   Operation 5168 'add' 'add_ln813_3449' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5169 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3450 = add i16 %add_ln813_3449, i16 %sext_ln818_331"   --->   Operation 5169 'add' 'add_ln813_3450' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5170 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3451 = add i16 %add_ln813_3450, i16 %add_ln813_3448"   --->   Operation 5170 'add' 'add_ln813_3451' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5171 [1/1] (0.76ns)   --->   "%add_ln813_3453 = add i15 %sext_ln17_587, i15 %sext_ln17_646"   --->   Operation 5171 'add' 'add_ln813_3453' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5172 [1/1] (0.76ns)   --->   "%add_ln813_3458 = add i15 %sext_ln17_966, i15 %sext_ln17_974"   --->   Operation 5172 'add' 'add_ln813_3458' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5173 [1/1] (0.76ns)   --->   "%add_ln813_3460 = add i15 %sext_ln17_1081, i15 %sext_ln17_1125"   --->   Operation 5173 'add' 'add_ln813_3460' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5174 [1/1] (0.00ns)   --->   "%sext_ln813_1817 = sext i15 %add_ln813_3460"   --->   Operation 5174 'sext' 'sext_ln813_1817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5175 [1/1] (0.77ns)   --->   "%add_ln813_3461 = add i16 %sext_ln813_1817, i16 %sext_ln818_270"   --->   Operation 5175 'add' 'add_ln813_3461' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5176 [1/1] (0.76ns)   --->   "%add_ln813_3465 = add i15 %sext_ln17_1159, i15 %sext_ln17_1171"   --->   Operation 5176 'add' 'add_ln813_3465' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5177 [1/1] (0.00ns)   --->   "%sext_ln813_1818 = sext i15 %add_ln813_3465"   --->   Operation 5177 'sext' 'sext_ln813_1818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5178 [1/1] (0.76ns)   --->   "%add_ln813_3466 = add i15 %sext_ln17_1214, i15 %sext_ln17_1243"   --->   Operation 5178 'add' 'add_ln813_3466' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5179 [1/1] (0.00ns)   --->   "%sext_ln813_1819 = sext i15 %add_ln813_3466"   --->   Operation 5179 'sext' 'sext_ln813_1819' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5180 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3467 = add i16 %sext_ln813_1819, i16 %sext_ln818_394"   --->   Operation 5180 'add' 'add_ln813_3467' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5181 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3468 = add i16 %add_ln813_3467, i16 %sext_ln813_1818"   --->   Operation 5181 'add' 'add_ln813_3468' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5182 [1/1] (0.76ns)   --->   "%add_ln813_3469 = add i15 %sext_ln813_1512, i15 %sext_ln17_1358"   --->   Operation 5182 'add' 'add_ln813_3469' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5183 [1/1] (0.75ns)   --->   "%add_ln813_3470 = add i14 %sext_ln17_1117, i14 %sext_ln17_1220"   --->   Operation 5183 'add' 'add_ln813_3470' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5184 [1/1] (0.00ns)   --->   "%sext_ln813_1821 = sext i14 %add_ln813_3470"   --->   Operation 5184 'sext' 'sext_ln813_1821' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5185 [1/1] (0.76ns)   --->   "%add_ln813_3471 = add i15 %sext_ln813_1821, i15 %sext_ln17_1104"   --->   Operation 5185 'add' 'add_ln813_3471' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5186 [1/1] (0.75ns)   --->   "%add_ln813_3474 = add i14 %sext_ln17_1301, i14 %sext_ln17_602"   --->   Operation 5186 'add' 'add_ln813_3474' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5187 [1/1] (0.74ns)   --->   "%add_ln813_3476 = add i13 %sext_ln17_886, i13 %sext_ln17_909"   --->   Operation 5187 'add' 'add_ln813_3476' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5188 [1/1] (0.00ns)   --->   "%sext_ln813_1824 = sext i13 %add_ln813_3476"   --->   Operation 5188 'sext' 'sext_ln813_1824' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5189 [1/1] (0.75ns)   --->   "%add_ln813_3477 = add i14 %sext_ln813_1824, i14 %sext_ln17_718"   --->   Operation 5189 'add' 'add_ln813_3477' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5190 [1/1] (0.74ns)   --->   "%add_ln813_3479 = add i13 %sext_ln17_1142, i13 %sext_ln17_1200"   --->   Operation 5190 'add' 'add_ln813_3479' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5191 [1/1] (0.00ns)   --->   "%sext_ln813_1827 = sext i13 %add_ln813_3479"   --->   Operation 5191 'sext' 'sext_ln813_1827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5192 [1/1] (0.75ns)   --->   "%add_ln813_3480 = add i14 %sext_ln813_1827, i14 %sext_ln17_949"   --->   Operation 5192 'add' 'add_ln813_3480' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5193 [1/1] (0.00ns)   --->   "%sext_ln813_1828 = sext i14 %add_ln813_3480"   --->   Operation 5193 'sext' 'sext_ln813_1828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5194 [1/1] (0.73ns)   --->   "%add_ln813_3481 = add i12 %sext_ln17_917, i12 %sext_ln17_937"   --->   Operation 5194 'add' 'add_ln813_3481' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5195 [1/1] (0.00ns)   --->   "%sext_ln813_1829 = sext i12 %add_ln813_3481"   --->   Operation 5195 'sext' 'sext_ln813_1829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5196 [1/1] (0.74ns)   --->   "%add_ln813_3482 = add i13 %sext_ln813_1829, i13 %sext_ln17_686"   --->   Operation 5196 'add' 'add_ln813_3482' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5197 [1/1] (0.00ns)   --->   "%sext_ln813_1830 = sext i13 %add_ln813_3482"   --->   Operation 5197 'sext' 'sext_ln813_1830' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5198 [1/1] (0.76ns)   --->   "%add_ln813_3483 = add i15 %sext_ln813_1830, i15 %sext_ln813_1828"   --->   Operation 5198 'add' 'add_ln813_3483' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5199 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3488 = add i16 %sext_ln818_350, i16 %sext_ln818_431"   --->   Operation 5199 'add' 'add_ln813_3488' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5200 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3489 = add i16 %add_ln813_3488, i16 %sext_ln818_337"   --->   Operation 5200 'add' 'add_ln813_3489' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5201 [1/1] (0.76ns)   --->   "%add_ln813_3491 = add i15 %sext_ln17_561, i15 %sext_ln17_595"   --->   Operation 5201 'add' 'add_ln813_3491' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5202 [1/1] (0.76ns)   --->   "%add_ln813_3493 = add i15 %sext_ln17_743, i15 %sext_ln17_756"   --->   Operation 5202 'add' 'add_ln813_3493' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5203 [1/1] (0.00ns)   --->   "%sext_ln813_1833 = sext i15 %add_ln813_3493"   --->   Operation 5203 'sext' 'sext_ln813_1833' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5204 [1/1] (0.77ns)   --->   "%add_ln813_3494 = add i16 %sext_ln813_1833, i16 %sext_ln818_107"   --->   Operation 5204 'add' 'add_ln813_3494' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5205 [1/1] (0.76ns)   --->   "%add_ln813_3497 = add i15 %sext_ln17_801, i15 %sext_ln17_905"   --->   Operation 5205 'add' 'add_ln813_3497' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5206 [1/1] (0.76ns)   --->   "%add_ln813_3498 = add i15 %sext_ln17_970, i15 %sext_ln17_977"   --->   Operation 5206 'add' 'add_ln813_3498' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5207 [1/1] (0.00ns)   --->   "%sext_ln813_1835 = sext i15 %add_ln813_3498"   --->   Operation 5207 'sext' 'sext_ln813_1835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5208 [1/1] (0.77ns)   --->   "%add_ln813_3499 = add i16 %sext_ln813_1835, i16 %sext_ln818_237"   --->   Operation 5208 'add' 'add_ln813_3499' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5209 [1/1] (0.76ns)   --->   "%add_ln813_3501 = add i15 %sext_ln17_1040, i15 %sext_ln17_1113"   --->   Operation 5209 'add' 'add_ln813_3501' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5210 [1/1] (0.76ns)   --->   "%add_ln813_3503 = add i15 %sext_ln17_1139, i15 %sext_ln17_1150"   --->   Operation 5210 'add' 'add_ln813_3503' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5211 [1/1] (0.76ns)   --->   "%add_ln813_3508 = add i15 %sext_ln17_1179, i15 %sext_ln17_1247"   --->   Operation 5211 'add' 'add_ln813_3508' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5212 [1/1] (0.76ns)   --->   "%add_ln813_3509 = add i15 %sext_ln17_1283, i15 %sext_ln17_1318"   --->   Operation 5212 'add' 'add_ln813_3509' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5213 [1/1] (0.75ns)   --->   "%add_ln813_3512 = add i14 %sext_ln17_604, i14 %sext_ln17_630"   --->   Operation 5213 'add' 'add_ln813_3512' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5214 [1/1] (0.00ns)   --->   "%sext_ln813_1840 = sext i14 %add_ln813_3512"   --->   Operation 5214 'sext' 'sext_ln813_1840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5215 [1/1] (0.76ns)   --->   "%add_ln813_3513 = add i15 %sext_ln813_1840, i15 %sext_ln17_530"   --->   Operation 5215 'add' 'add_ln813_3513' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5216 [1/1] (0.75ns)   --->   "%add_ln813_3514 = add i14 %sext_ln17_861, i14 %sext_ln17_890"   --->   Operation 5216 'add' 'add_ln813_3514' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5217 [1/1] (0.00ns)   --->   "%sext_ln813_1842 = sext i14 %add_ln813_3514"   --->   Operation 5217 'sext' 'sext_ln813_1842' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5218 [1/1] (0.76ns)   --->   "%add_ln813_3515 = add i15 %sext_ln813_1842, i15 %sext_ln17_738"   --->   Operation 5218 'add' 'add_ln813_3515' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5219 [1/1] (0.75ns)   --->   "%add_ln813_3518 = add i14 %sext_ln17_1048, i14 %sext_ln17_1168"   --->   Operation 5219 'add' 'add_ln813_3518' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5220 [1/1] (0.00ns)   --->   "%sext_ln813_1844 = sext i14 %add_ln813_3518"   --->   Operation 5220 'sext' 'sext_ln813_1844' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5221 [1/1] (0.76ns)   --->   "%add_ln813_3519 = add i15 %sext_ln813_1844, i15 %sext_ln17_958"   --->   Operation 5221 'add' 'add_ln813_3519' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5222 [1/1] (0.74ns)   --->   "%add_ln813_3520 = add i13 %sext_ln17_676, i13 %sext_ln17_717"   --->   Operation 5222 'add' 'add_ln813_3520' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5223 [1/1] (0.00ns)   --->   "%sext_ln813_1846 = sext i13 %add_ln813_3520"   --->   Operation 5223 'sext' 'sext_ln813_1846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5224 [1/1] (0.75ns)   --->   "%add_ln813_3521 = add i14 %sext_ln813_1846, i14 %sext_ln17_1207"   --->   Operation 5224 'add' 'add_ln813_3521' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5225 [1/1] (0.74ns)   --->   "%add_ln813_3523 = add i13 %sext_ln17_994, i13 %sext_ln17_1359"   --->   Operation 5225 'add' 'add_ln813_3523' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5226 [1/1] (0.00ns)   --->   "%sext_ln813_1848 = sext i13 %add_ln813_3523"   --->   Operation 5226 'sext' 'sext_ln813_1848' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5227 [1/1] (0.75ns)   --->   "%add_ln813_3524 = add i14 %sext_ln813_1848, i14 %sext_ln17_724"   --->   Operation 5227 'add' 'add_ln813_3524' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5228 [1/1] (0.00ns)   --->   "%sext_ln813_1849 = sext i14 %add_ln813_3524"   --->   Operation 5228 'sext' 'sext_ln813_1849' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5229 [1/1] (0.73ns)   --->   "%add_ln813_3525 = add i12 %sext_ln17_937, i12 %sext_ln17_1028"   --->   Operation 5229 'add' 'add_ln813_3525' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5230 [1/1] (0.00ns)   --->   "%sext_ln813_1850 = sext i12 %add_ln813_3525"   --->   Operation 5230 'sext' 'sext_ln813_1850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5231 [1/1] (0.74ns)   --->   "%add_ln813_3526 = add i13 %sext_ln813_1850, i13 %sext_ln17_620"   --->   Operation 5231 'add' 'add_ln813_3526' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5232 [1/1] (0.00ns)   --->   "%sext_ln813_1851 = sext i13 %add_ln813_3526"   --->   Operation 5232 'sext' 'sext_ln813_1851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5233 [1/1] (0.76ns)   --->   "%add_ln813_3527 = add i15 %sext_ln813_1851, i15 %sext_ln813_1849"   --->   Operation 5233 'add' 'add_ln813_3527' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5234 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3531 = add i16 %sext_ln818_10, i16 %sext_ln818_150"   --->   Operation 5234 'add' 'add_ln813_3531' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5235 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3532 = add i16 %add_ln813_3531, i16 %sext_ln818_18"   --->   Operation 5235 'add' 'add_ln813_3532' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5236 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3533 = add i16 %sext_ln818_227, i16 %sext_ln818_250"   --->   Operation 5236 'add' 'add_ln813_3533' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5237 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3534 = add i16 %add_ln813_3533, i16 %sext_ln818_176"   --->   Operation 5237 'add' 'add_ln813_3534' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5238 [1/1] (0.77ns)   --->   "%add_ln813_3536 = add i16 %sext_ln818_312, i16 %sext_ln818_427"   --->   Operation 5238 'add' 'add_ln813_3536' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5239 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3537 = add i16 %add_ln813_3536, i16 %sext_ln818_252"   --->   Operation 5239 'add' 'add_ln813_3537' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5240 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3538 = add i16 %sext_ln818_466, i16 %sext_ln818_21"   --->   Operation 5240 'add' 'add_ln813_3538' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5241 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3539 = add i16 %add_ln813_3538, i16 %sext_ln818_452"   --->   Operation 5241 'add' 'add_ln813_3539' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5242 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3540 = add i16 %add_ln813_3539, i16 %add_ln813_3537"   --->   Operation 5242 'add' 'add_ln813_3540' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5243 [1/1] (0.76ns)   --->   "%add_ln813_3542 = add i15 %sext_ln17_714, i15 %sext_ln17_782"   --->   Operation 5243 'add' 'add_ln813_3542' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5244 [1/1] (0.76ns)   --->   "%add_ln813_3544 = add i15 %sext_ln17_821, i15 %sext_ln17_884"   --->   Operation 5244 'add' 'add_ln813_3544' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5245 [1/1] (0.00ns)   --->   "%sext_ln813_1854 = sext i15 %add_ln813_3544"   --->   Operation 5245 'sext' 'sext_ln813_1854' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5246 [1/1] (0.77ns)   --->   "%add_ln813_3545 = add i16 %sext_ln813_1854, i16 %sext_ln818_168"   --->   Operation 5246 'add' 'add_ln813_3545' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5247 [1/1] (0.76ns)   --->   "%add_ln813_3547 = add i15 %sext_ln17_988, i15 %sext_ln17_1077"   --->   Operation 5247 'add' 'add_ln813_3547' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5248 [1/1] (0.76ns)   --->   "%add_ln813_3549 = add i15 %sext_ln17_1138, i15 %sext_ln17_1187"   --->   Operation 5248 'add' 'add_ln813_3549' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5249 [1/1] (0.76ns)   --->   "%add_ln813_3554 = add i15 %sext_ln17_1221, i15 %sext_ln17_1254"   --->   Operation 5249 'add' 'add_ln813_3554' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5250 [1/1] (0.76ns)   --->   "%add_ln813_3556 = add i15 %sext_ln17_1282, i15 %sext_ln17_1346"   --->   Operation 5250 'add' 'add_ln813_3556' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5251 [1/1] (0.75ns)   --->   "%add_ln813_3559 = add i14 %sext_ln17_682, i14 %sext_ln17_767"   --->   Operation 5251 'add' 'add_ln813_3559' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5252 [1/1] (0.00ns)   --->   "%sext_ln813_1859 = sext i14 %add_ln813_3559"   --->   Operation 5252 'sext' 'sext_ln813_1859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5253 [1/1] (0.76ns)   --->   "%add_ln813_3560 = add i15 %sext_ln813_1859, i15 %sext_ln17_1357"   --->   Operation 5253 'add' 'add_ln813_3560' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5254 [1/1] (0.75ns)   --->   "%add_ln813_3561 = add i14 %sext_ln17_929, i14 %sext_ln17_980"   --->   Operation 5254 'add' 'add_ln813_3561' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5255 [1/1] (0.00ns)   --->   "%sext_ln813_1861 = sext i14 %add_ln813_3561"   --->   Operation 5255 'sext' 'sext_ln813_1861' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5256 [1/1] (0.76ns)   --->   "%add_ln813_3562 = add i15 %sext_ln813_1861, i15 %sext_ln17_865"   --->   Operation 5256 'add' 'add_ln813_3562' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5257 [1/1] (0.74ns)   --->   "%add_ln813_3565 = add i13 %sext_ln17_739, i13 %sext_ln17_751"   --->   Operation 5257 'add' 'add_ln813_3565' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5258 [1/1] (0.00ns)   --->   "%sext_ln813_1863 = sext i13 %add_ln813_3565"   --->   Operation 5258 'sext' 'sext_ln813_1863' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5259 [1/1] (0.75ns)   --->   "%add_ln813_3566 = add i14 %sext_ln813_1863, i14 %sext_ln17_656"   --->   Operation 5259 'add' 'add_ln813_3566' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5260 [1/1] (0.74ns)   --->   "%add_ln813_3567 = add i13 %sext_ln17_907, i13 %sext_ln17_1036"   --->   Operation 5260 'add' 'add_ln813_3567' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5261 [1/1] (0.00ns)   --->   "%sext_ln813_1865 = sext i13 %add_ln813_3567"   --->   Operation 5261 'sext' 'sext_ln813_1865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5262 [1/1] (0.75ns)   --->   "%add_ln813_3568 = add i14 %sext_ln813_1865, i14 %sext_ln17_852"   --->   Operation 5262 'add' 'add_ln813_3568' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5263 [1/1] (0.74ns)   --->   "%add_ln813_3570 = add i13 %sext_ln17_1115, i13 %sext_ln17_1180"   --->   Operation 5263 'add' 'add_ln813_3570' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5264 [1/1] (0.00ns)   --->   "%sext_ln813_1868 = sext i13 %add_ln813_3570"   --->   Operation 5264 'sext' 'sext_ln813_1868' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5265 [1/1] (0.75ns)   --->   "%add_ln813_3571 = add i14 %sext_ln813_1868, i14 %sext_ln17_1090"   --->   Operation 5265 'add' 'add_ln813_3571' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5266 [1/1] (0.74ns)   --->   "%add_ln813_3572 = add i13 %sext_ln17_1335, i13 %sext_ln17_1060"   --->   Operation 5266 'add' 'add_ln813_3572' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5267 [1/1] (0.00ns)   --->   "%sext_ln813_1870 = sext i13 %add_ln813_3572"   --->   Operation 5267 'sext' 'sext_ln813_1870' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5268 [1/1] (0.75ns)   --->   "%add_ln813_3573 = add i14 %sext_ln813_1870, i14 %sext_ln17_1199"   --->   Operation 5268 'add' 'add_ln813_3573' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5269 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3578 = add i16 %sext_ln818_118, i16 %sext_ln818_133"   --->   Operation 5269 'add' 'add_ln813_3578' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5270 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3579 = add i16 %add_ln813_3578, i16 %sext_ln818_85"   --->   Operation 5270 'add' 'add_ln813_3579' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5271 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3580 = add i16 %sext_ln818_191, i16 %sext_ln818_279"   --->   Operation 5271 'add' 'add_ln813_3580' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5272 [1/1] (0.77ns)   --->   "%add_ln813_3581 = add i16 %sext_ln818_390, i16 %sext_ln818_428"   --->   Operation 5272 'add' 'add_ln813_3581' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5273 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3582 = add i16 %add_ln813_3581, i16 %add_ln813_3580"   --->   Operation 5273 'add' 'add_ln813_3582' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5274 [1/1] (0.76ns)   --->   "%add_ln813_3584 = add i15 %sext_ln17_551, i15 %sext_ln17_567"   --->   Operation 5274 'add' 'add_ln813_3584' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5275 [1/1] (0.76ns)   --->   "%add_ln813_3586 = add i15 %sext_ln17_594, i15 %sext_ln17_635"   --->   Operation 5275 'add' 'add_ln813_3586' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5276 [1/1] (0.76ns)   --->   "%add_ln813_3587 = add i15 %sext_ln17_675, i15 %sext_ln17_679"   --->   Operation 5276 'add' 'add_ln813_3587' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5277 [1/1] (0.76ns)   --->   "%add_ln813_3591 = add i15 %sext_ln17_775, i15 %sext_ln17_792"   --->   Operation 5277 'add' 'add_ln813_3591' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5278 [1/1] (0.76ns)   --->   "%add_ln813_3593 = add i15 %sext_ln17_831, i15 %sext_ln17_845"   --->   Operation 5278 'add' 'add_ln813_3593' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5279 [1/1] (0.76ns)   --->   "%add_ln813_3597 = add i15 %sext_ln17_902, i15 %sext_ln17_918"   --->   Operation 5279 'add' 'add_ln813_3597' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5280 [1/1] (0.76ns)   --->   "%add_ln813_3599 = add i15 %sext_ln17_951, i15 %sext_ln17_956"   --->   Operation 5280 'add' 'add_ln813_3599' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5281 [1/1] (0.76ns)   --->   "%add_ln813_3600 = add i15 %sext_ln17_1021, i15 %sext_ln17_1035"   --->   Operation 5281 'add' 'add_ln813_3600' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5282 [1/1] (0.76ns)   --->   "%add_ln813_3605 = add i15 %sext_ln17_1135, i15 %sext_ln17_1167"   --->   Operation 5282 'add' 'add_ln813_3605' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5283 [1/1] (0.76ns)   --->   "%add_ln813_3607 = add i15 %sext_ln17_1174, i15 %sext_ln17_1195"   --->   Operation 5283 'add' 'add_ln813_3607' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5284 [1/1] (0.00ns)   --->   "%sext_ln813_1883 = sext i15 %add_ln813_3607"   --->   Operation 5284 'sext' 'sext_ln813_1883' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5285 [1/1] (0.76ns)   --->   "%add_ln813_3608 = add i15 %sext_ln17_1202, i15 %sext_ln17_1262"   --->   Operation 5285 'add' 'add_ln813_3608' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5286 [1/1] (0.00ns)   --->   "%sext_ln813_1884 = sext i15 %add_ln813_3608"   --->   Operation 5286 'sext' 'sext_ln813_1884' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5287 [1/1] (0.77ns)   --->   "%add_ln813_3609 = add i16 %sext_ln813_1884, i16 %sext_ln813_1883"   --->   Operation 5287 'add' 'add_ln813_3609' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5288 [1/1] (0.76ns)   --->   "%add_ln813_3611 = add i15 %sext_ln17_1343, i15 %sext_ln17_530"   --->   Operation 5288 'add' 'add_ln813_3611' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5289 [1/1] (0.75ns)   --->   "%add_ln813_3613 = add i14 %sext_ln17_619, i14 %sext_ln17_731"   --->   Operation 5289 'add' 'add_ln813_3613' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5290 [1/1] (0.00ns)   --->   "%sext_ln813_1886 = sext i14 %add_ln813_3613"   --->   Operation 5290 'sext' 'sext_ln813_1886' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5291 [1/1] (0.75ns)   --->   "%add_ln813_3614 = add i14 %sext_ln17_932, i14 %sext_ln17_1166"   --->   Operation 5291 'add' 'add_ln813_3614' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5292 [1/1] (0.00ns)   --->   "%sext_ln813_1887 = sext i14 %add_ln813_3614"   --->   Operation 5292 'sext' 'sext_ln813_1887' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5293 [1/1] (0.76ns)   --->   "%add_ln813_3615 = add i15 %sext_ln813_1887, i15 %sext_ln813_1886"   --->   Operation 5293 'add' 'add_ln813_3615' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5294 [1/1] (0.75ns)   --->   "%add_ln813_3618 = add i14 %sext_ln17_1264, i14 %sext_ln17_580"   --->   Operation 5294 'add' 'add_ln813_3618' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5295 [1/1] (0.00ns)   --->   "%sext_ln813_1889 = sext i14 %add_ln813_3618"   --->   Operation 5295 'sext' 'sext_ln813_1889' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5296 [1/1] (0.76ns)   --->   "%add_ln813_3619 = add i15 %sext_ln813_1889, i15 %sext_ln17_1219"   --->   Operation 5296 'add' 'add_ln813_3619' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5297 [1/1] (0.74ns)   --->   "%add_ln813_3620 = add i13 %sext_ln17_723, i13 %sext_ln17_780"   --->   Operation 5297 'add' 'add_ln813_3620' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5298 [1/1] (0.00ns)   --->   "%sext_ln813_1891 = sext i13 %add_ln813_3620"   --->   Operation 5298 'sext' 'sext_ln813_1891' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5299 [1/1] (0.74ns)   --->   "%add_ln813_3621 = add i13 %sext_ln17_879, i13 %sext_ln17_894"   --->   Operation 5299 'add' 'add_ln813_3621' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5300 [1/1] (0.00ns)   --->   "%sext_ln813_1892 = sext i13 %add_ln813_3621"   --->   Operation 5300 'sext' 'sext_ln813_1892' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5301 [1/1] (0.75ns)   --->   "%add_ln813_3622 = add i14 %sext_ln813_1892, i14 %sext_ln813_1891"   --->   Operation 5301 'add' 'add_ln813_3622' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5302 [1/1] (0.74ns)   --->   "%add_ln813_3624 = add i13 %sext_ln17_1010, i13 %sext_ln17_1218"   --->   Operation 5302 'add' 'add_ln813_3624' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5303 [1/1] (0.00ns)   --->   "%sext_ln813_1894 = sext i13 %add_ln813_3624"   --->   Operation 5303 'sext' 'sext_ln813_1894' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5304 [1/1] (0.75ns)   --->   "%add_ln813_3625 = add i14 %sext_ln813_1894, i14 %sext_ln17_968"   --->   Operation 5304 'add' 'add_ln813_3625' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5305 [1/1] (0.74ns)   --->   "%add_ln813_3626 = add i13 %sext_ln17_1359, i13 %sext_ln17_599"   --->   Operation 5305 'add' 'add_ln813_3626' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5306 [1/1] (0.00ns)   --->   "%sext_ln813_1896 = sext i13 %add_ln813_3626"   --->   Operation 5306 'sext' 'sext_ln813_1896' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5307 [1/1] (0.73ns)   --->   "%add_ln813_3627 = add i12 %sext_ln17_606, i12 %sext_ln17_1319"   --->   Operation 5307 'add' 'add_ln813_3627' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5308 [1/1] (0.00ns)   --->   "%sext_ln813_1897 = sext i12 %add_ln813_3627"   --->   Operation 5308 'sext' 'sext_ln813_1897' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5309 [1/1] (0.75ns)   --->   "%add_ln813_3628 = add i14 %sext_ln813_1897, i14 %sext_ln813_1896"   --->   Operation 5309 'add' 'add_ln813_3628' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5310 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3635 = add i16 %sext_ln818_254, i16 %sext_ln818_332"   --->   Operation 5310 'add' 'add_ln813_3635' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5311 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3636 = add i16 %add_ln813_3635, i16 %sext_ln818_212"   --->   Operation 5311 'add' 'add_ln813_3636' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5312 [1/1] (0.77ns)   --->   "%add_ln813_3638 = add i16 %sext_ln818_403, i16 %sext_ln818_432"   --->   Operation 5312 'add' 'add_ln813_3638' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5313 [1/1] (0.76ns)   --->   "%add_ln813_3640 = add i15 %sext_ln17_642, i15 %sext_ln17_759"   --->   Operation 5313 'add' 'add_ln813_3640' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5314 [1/1] (0.76ns)   --->   "%add_ln813_3646 = add i15 %sext_ln17_966, i15 %sext_ln17_988"   --->   Operation 5314 'add' 'add_ln813_3646' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5315 [1/1] (0.00ns)   --->   "%sext_ln813_1902 = sext i15 %add_ln813_3646"   --->   Operation 5315 'sext' 'sext_ln813_1902' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5316 [1/1] (0.77ns)   --->   "%add_ln813_3647 = add i16 %sext_ln813_1902, i16 %sext_ln818_245"   --->   Operation 5316 'add' 'add_ln813_3647' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5317 [1/1] (0.76ns)   --->   "%add_ln813_3649 = add i15 %sext_ln17_1012, i15 %sext_ln17_1050"   --->   Operation 5317 'add' 'add_ln813_3649' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5318 [1/1] (0.76ns)   --->   "%add_ln813_3651 = add i15 %sext_ln17_1214, i15 %sext_ln17_1228"   --->   Operation 5318 'add' 'add_ln813_3651' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5319 [1/1] (0.76ns)   --->   "%add_ln813_3656 = add i15 %sext_ln17_1303, i15 %sext_ln17_1340"   --->   Operation 5319 'add' 'add_ln813_3656' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5320 [1/1] (0.76ns)   --->   "%add_ln813_3658 = add i15 %sext_ln17_1360, i15 %sext_ln17_544"   --->   Operation 5320 'add' 'add_ln813_3658' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5321 [1/1] (0.00ns)   --->   "%sext_ln813_1906 = sext i15 %add_ln813_3658"   --->   Operation 5321 'sext' 'sext_ln813_1906' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5322 [1/1] (0.77ns)   --->   "%add_ln813_3659 = add i16 %sext_ln813_1906, i16 %sext_ln818_488"   --->   Operation 5322 'add' 'add_ln813_3659' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5323 [1/1] (0.75ns)   --->   "%add_ln813_3661 = add i14 %sext_ln17_813, i14 %sext_ln17_899"   --->   Operation 5323 'add' 'add_ln813_3661' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5324 [1/1] (0.00ns)   --->   "%sext_ln813_1907 = sext i14 %add_ln813_3661"   --->   Operation 5324 'sext' 'sext_ln813_1907' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5325 [1/1] (0.76ns)   --->   "%add_ln813_3662 = add i15 %sext_ln813_1907, i15 %sext_ln17_680"   --->   Operation 5325 'add' 'add_ln813_3662' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5326 [1/1] (0.75ns)   --->   "%add_ln813_3663 = add i14 %sext_ln17_1140, i14 %sext_ln17_1149"   --->   Operation 5326 'add' 'add_ln813_3663' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5327 [1/1] (0.00ns)   --->   "%sext_ln813_1909 = sext i14 %add_ln813_3663"   --->   Operation 5327 'sext' 'sext_ln813_1909' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5328 [1/1] (0.76ns)   --->   "%add_ln813_3664 = add i15 %sext_ln813_1909, i15 %sext_ln17_1079"   --->   Operation 5328 'add' 'add_ln813_3664' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5329 [1/1] (0.75ns)   --->   "%add_ln813_3667 = add i14 %sext_ln17_1272, i14 %sext_ln17_1328"   --->   Operation 5329 'add' 'add_ln813_3667' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5330 [1/1] (0.00ns)   --->   "%sext_ln813_1911 = sext i14 %add_ln813_3667"   --->   Operation 5330 'sext' 'sext_ln813_1911' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5331 [1/1] (0.76ns)   --->   "%add_ln813_3668 = add i15 %sext_ln813_1911, i15 %sext_ln17_1204"   --->   Operation 5331 'add' 'add_ln813_3668' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5332 [1/1] (0.74ns)   --->   "%add_ln813_3669 = add i13 %sext_ln17_676, i13 %sext_ln17_708"   --->   Operation 5332 'add' 'add_ln813_3669' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5333 [1/1] (0.00ns)   --->   "%sext_ln813_1913 = sext i13 %add_ln813_3669"   --->   Operation 5333 'sext' 'sext_ln813_1913' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5334 [1/1] (0.75ns)   --->   "%add_ln813_3670 = add i14 %sext_ln813_1913, i14 %sext_ln17_1334"   --->   Operation 5334 'add' 'add_ln813_3670' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5335 [1/1] (0.74ns)   --->   "%add_ln813_3672 = add i13 %sext_ln17_751, i13 %sext_ln17_907"   --->   Operation 5335 'add' 'add_ln813_3672' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5336 [1/1] (0.00ns)   --->   "%sext_ln813_1915 = sext i13 %add_ln813_3672"   --->   Operation 5336 'sext' 'sext_ln813_1915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5337 [1/1] (0.75ns)   --->   "%add_ln813_3673 = add i14 %sext_ln813_1915, i14 %sext_ln17_724"   --->   Operation 5337 'add' 'add_ln813_3673' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5338 [1/1] (0.74ns)   --->   "%add_ln813_3674 = add i13 %sext_ln17_1110, i13 %sext_ln17_1268"   --->   Operation 5338 'add' 'add_ln813_3674' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5339 [1/1] (0.00ns)   --->   "%sext_ln813_1917 = sext i13 %add_ln813_3674"   --->   Operation 5339 'sext' 'sext_ln813_1917' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5340 [1/1] (0.73ns)   --->   "%add_ln813_3675 = add i12 %sext_ln17_571, i12 %sext_ln17_1248"   --->   Operation 5340 'add' 'add_ln813_3675' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5341 [1/1] (0.00ns)   --->   "%sext_ln813_1918 = sext i12 %add_ln813_3675"   --->   Operation 5341 'sext' 'sext_ln813_1918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5342 [1/1] (0.75ns)   --->   "%add_ln813_3676 = add i14 %sext_ln813_1918, i14 %sext_ln813_1917"   --->   Operation 5342 'add' 'add_ln813_3676' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5343 [1/1] (0.75ns)   --->   "%add_ln813_3681 = add i14 %sext_ln17_553, i14 %sext_ln17_580"   --->   Operation 5343 'add' 'add_ln813_3681' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5344 [1/1] (0.77ns)   --->   "%add_ln813_3682 = add i16 %sext_ln818_65, i16 %sext_ln818_86"   --->   Operation 5344 'add' 'add_ln813_3682' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5345 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3683 = add i16 %sext_ln818_162, i16 %sext_ln818_180"   --->   Operation 5345 'add' 'add_ln813_3683' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5346 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3684 = add i16 %add_ln813_3683, i16 %sext_ln818_128"   --->   Operation 5346 'add' 'add_ln813_3684' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5347 [1/1] (0.77ns)   --->   "%add_ln813_3686 = add i16 %sext_ln818_191, i16 %sext_ln818_338"   --->   Operation 5347 'add' 'add_ln813_3686' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5348 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3687 = add i16 %add_ln813_3686, i16 %sext_ln818_187"   --->   Operation 5348 'add' 'add_ln813_3687' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5349 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3688 = add i16 %sext_ln818_459, i16 %sext_ln818_464"   --->   Operation 5349 'add' 'add_ln813_3688' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5350 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3689 = add i16 %add_ln813_3688, i16 %sext_ln818_375"   --->   Operation 5350 'add' 'add_ln813_3689' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5351 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3690 = add i16 %add_ln813_3689, i16 %add_ln813_3687"   --->   Operation 5351 'add' 'add_ln813_3690' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5352 [1/1] (0.76ns)   --->   "%add_ln813_3692 = add i15 %sext_ln17_598, i15 %sext_ln17_667"   --->   Operation 5352 'add' 'add_ln813_3692' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5353 [1/1] (0.76ns)   --->   "%add_ln813_3694 = add i15 %sext_ln17_762, i15 %sext_ln17_801"   --->   Operation 5353 'add' 'add_ln813_3694' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5354 [1/1] (0.00ns)   --->   "%sext_ln813_1922 = sext i15 %add_ln813_3694"   --->   Operation 5354 'sext' 'sext_ln813_1922' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5355 [1/1] (0.77ns)   --->   "%add_ln813_3695 = add i16 %sext_ln813_1922, i16 %sext_ln818_112"   --->   Operation 5355 'add' 'add_ln813_3695' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5356 [1/1] (0.76ns)   --->   "%add_ln813_3697 = add i15 %sext_ln17_961, i15 %sext_ln17_976"   --->   Operation 5356 'add' 'add_ln813_3697' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5357 [1/1] (0.76ns)   --->   "%add_ln813_3699 = add i15 %sext_ln17_1012, i15 %sext_ln17_1029"   --->   Operation 5357 'add' 'add_ln813_3699' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5358 [1/1] (0.76ns)   --->   "%add_ln813_3704 = add i15 %sext_ln17_1077, i15 %sext_ln17_1127"   --->   Operation 5358 'add' 'add_ln813_3704' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5359 [1/1] (0.00ns)   --->   "%sext_ln813_1925 = sext i15 %add_ln813_3704"   --->   Operation 5359 'sext' 'sext_ln813_1925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5360 [1/1] (0.76ns)   --->   "%add_ln813_3705 = add i15 %sext_ln17_1240, i15 %sext_ln17_1262"   --->   Operation 5360 'add' 'add_ln813_3705' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5361 [1/1] (0.00ns)   --->   "%sext_ln813_1926 = sext i15 %add_ln813_3705"   --->   Operation 5361 'sext' 'sext_ln813_1926' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5362 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3706 = add i16 %sext_ln813_1926, i16 %sext_ln818_368"   --->   Operation 5362 'add' 'add_ln813_3706' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5363 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3707 = add i16 %add_ln813_3706, i16 %sext_ln813_1925"   --->   Operation 5363 'add' 'add_ln813_3707' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5364 [1/1] (0.76ns)   --->   "%add_ln813_3708 = add i15 %sext_ln17_1356, i15 %sext_ln17_641"   --->   Operation 5364 'add' 'add_ln813_3708' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5365 [1/1] (0.00ns)   --->   "%sext_ln813_1927 = sext i15 %add_ln813_3708"   --->   Operation 5365 'sext' 'sext_ln813_1927' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5366 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3709 = add i16 %sext_ln813_1927, i16 %sext_ln818_451"   --->   Operation 5366 'add' 'add_ln813_3709' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5367 [1/1] (0.75ns)   --->   "%add_ln813_3710 = add i14 %sext_ln17_817, i14 %sext_ln17_870"   --->   Operation 5367 'add' 'add_ln813_3710' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5368 [1/1] (0.00ns)   --->   "%sext_ln813_1928 = sext i14 %add_ln813_3710"   --->   Operation 5368 'sext' 'sext_ln813_1928' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5369 [1/1] (0.76ns)   --->   "%add_ln813_3711 = add i15 %sext_ln813_1928, i15 %sext_ln17_680"   --->   Operation 5369 'add' 'add_ln813_3711' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5370 [1/1] (0.00ns)   --->   "%sext_ln813_1929 = sext i15 %add_ln813_3711"   --->   Operation 5370 'sext' 'sext_ln813_1929' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5371 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3712 = add i16 %sext_ln813_1929, i16 %add_ln813_3709"   --->   Operation 5371 'add' 'add_ln813_3712' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5372 [1/1] (0.75ns)   --->   "%add_ln813_3714 = add i14 %sext_ln17_957, i14 %sext_ln17_1001"   --->   Operation 5372 'add' 'add_ln813_3714' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5373 [1/1] (0.00ns)   --->   "%sext_ln813_1930 = sext i14 %add_ln813_3714"   --->   Operation 5373 'sext' 'sext_ln813_1930' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5374 [1/1] (0.76ns)   --->   "%add_ln813_3715 = add i15 %sext_ln813_1930, i15 %sext_ln17_919"   --->   Operation 5374 'add' 'add_ln813_3715' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5375 [1/1] (0.74ns)   --->   "%add_ln813_3716 = add i13 %sext_ln17_596, i13 %sext_ln17_810"   --->   Operation 5375 'add' 'add_ln813_3716' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5376 [1/1] (0.00ns)   --->   "%sext_ln813_1932 = sext i13 %add_ln813_3716"   --->   Operation 5376 'sext' 'sext_ln813_1932' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5377 [1/1] (0.75ns)   --->   "%add_ln813_3717 = add i14 %sext_ln813_1932, i14 %sext_ln17_1136"   --->   Operation 5377 'add' 'add_ln813_3717' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5378 [1/1] (0.74ns)   --->   "%add_ln813_3719 = add i13 %sext_ln17_1099, i13 %sext_ln17_1190"   --->   Operation 5378 'add' 'add_ln813_3719' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5379 [1/1] (0.00ns)   --->   "%sext_ln813_1934 = sext i13 %add_ln813_3719"   --->   Operation 5379 'sext' 'sext_ln813_1934' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5380 [1/1] (0.75ns)   --->   "%add_ln813_3720 = add i14 %sext_ln813_1934, i14 %sext_ln17_993"   --->   Operation 5380 'add' 'add_ln813_3720' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5381 [1/1] (0.73ns)   --->   "%add_ln813_3721 = add i12 %sext_ln17_1319, i12 %sext_ln17_1324"   --->   Operation 5381 'add' 'add_ln813_3721' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5382 [1/1] (0.00ns)   --->   "%sext_ln813_1936 = sext i12 %add_ln813_3721"   --->   Operation 5382 'sext' 'sext_ln813_1936' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5383 [1/1] (0.74ns)   --->   "%add_ln813_3722 = add i13 %sext_ln813_1936, i13 %sext_ln17_1111"   --->   Operation 5383 'add' 'add_ln813_3722' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5384 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3727 = add i16 %sext_ln818_52, i16 %sext_ln818_180"   --->   Operation 5384 'add' 'add_ln813_3727' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5385 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3728 = add i16 %add_ln813_3727, i16 %sext_ln818_42"   --->   Operation 5385 'add' 'add_ln813_3728' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5386 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3729 = add i16 %sext_ln818_222, i16 %sext_ln818_318"   --->   Operation 5386 'add' 'add_ln813_3729' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5387 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3730 = add i16 %add_ln813_3729, i16 %sext_ln818_208"   --->   Operation 5387 'add' 'add_ln813_3730' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5388 [1/1] (0.77ns)   --->   "%add_ln813_3732 = add i16 %sext_ln818_392, i16 %sext_ln818_433"   --->   Operation 5388 'add' 'add_ln813_3732' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5389 [1/1] (0.76ns)   --->   "%add_ln813_3734 = add i15 %sext_ln17_565, i15 %sext_ln17_647"   --->   Operation 5389 'add' 'add_ln813_3734' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5390 [1/1] (0.00ns)   --->   "%sext_ln813_1939 = sext i15 %add_ln813_3734"   --->   Operation 5390 'sext' 'sext_ln813_1939' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5391 [1/1] (0.77ns)   --->   "%add_ln813_3735 = add i16 %sext_ln813_1939, i16 %sext_ln818_32"   --->   Operation 5391 'add' 'add_ln813_3735' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5392 [1/1] (0.76ns)   --->   "%add_ln813_3738 = add i15 %sext_ln17_793, i15 %sext_ln17_806"   --->   Operation 5392 'add' 'add_ln813_3738' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5393 [1/1] (0.00ns)   --->   "%sext_ln813_1940 = sext i15 %add_ln813_3738"   --->   Operation 5393 'sext' 'sext_ln813_1940' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5394 [1/1] (0.77ns)   --->   "%add_ln813_3739 = add i16 %sext_ln813_1940, i16 %sext_ln818_94"   --->   Operation 5394 'add' 'add_ln813_3739' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5395 [1/1] (0.76ns)   --->   "%add_ln813_3743 = add i15 %sext_ln17_951, i15 %sext_ln17_972"   --->   Operation 5395 'add' 'add_ln813_3743' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5396 [1/1] (0.76ns)   --->   "%add_ln813_3745 = add i15 %sext_ln17_1013, i15 %sext_ln17_1109"   --->   Operation 5396 'add' 'add_ln813_3745' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5397 [1/1] (0.76ns)   --->   "%add_ln813_3746 = add i15 %sext_ln17_1209, i15 %sext_ln17_1247"   --->   Operation 5397 'add' 'add_ln813_3746' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5398 [1/1] (0.76ns)   --->   "%add_ln813_3751 = add i15 %sext_ln17_1307, i15 %sext_ln17_1315"   --->   Operation 5398 'add' 'add_ln813_3751' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5399 [1/1] (0.76ns)   --->   "%add_ln813_3753 = add i15 %sext_ln17_1357, i15 %sext_ln17_633"   --->   Operation 5399 'add' 'add_ln813_3753' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5400 [1/1] (0.00ns)   --->   "%sext_ln813_1946 = sext i15 %add_ln813_3753"   --->   Operation 5400 'sext' 'sext_ln813_1946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5401 [1/1] (0.77ns)   --->   "%add_ln813_3754 = add i16 %sext_ln813_1946, i16 %sext_ln818_484"   --->   Operation 5401 'add' 'add_ln813_3754' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5402 [1/1] (0.75ns)   --->   "%add_ln813_3756 = add i14 %sext_ln17_748, i14 %sext_ln17_941"   --->   Operation 5402 'add' 'add_ln813_3756' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5403 [1/1] (0.00ns)   --->   "%sext_ln813_1947 = sext i14 %add_ln813_3756"   --->   Operation 5403 'sext' 'sext_ln813_1947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5404 [1/1] (0.76ns)   --->   "%add_ln813_3757 = add i15 %sext_ln813_1947, i15 %sext_ln17_692"   --->   Operation 5404 'add' 'add_ln813_3757' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5405 [1/1] (0.75ns)   --->   "%add_ln813_3758 = add i14 %sext_ln17_1096, i14 %sext_ln17_1130"   --->   Operation 5405 'add' 'add_ln813_3758' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5406 [1/1] (0.00ns)   --->   "%sext_ln813_1949 = sext i14 %add_ln813_3758"   --->   Operation 5406 'sext' 'sext_ln813_1949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5407 [1/1] (0.75ns)   --->   "%add_ln813_3759 = add i14 %sext_ln17_1168, i14 %sext_ln17_1181"   --->   Operation 5407 'add' 'add_ln813_3759' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5408 [1/1] (0.00ns)   --->   "%sext_ln813_1950 = sext i14 %add_ln813_3759"   --->   Operation 5408 'sext' 'sext_ln813_1950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5409 [1/1] (0.76ns)   --->   "%add_ln813_3760 = add i15 %sext_ln813_1950, i15 %sext_ln813_1949"   --->   Operation 5409 'add' 'add_ln813_3760' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5410 [1/1] (0.74ns)   --->   "%add_ln813_3763 = add i13 %sext_ln17_707, i13 %sext_ln17_780"   --->   Operation 5410 'add' 'add_ln813_3763' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5411 [1/1] (0.00ns)   --->   "%sext_ln813_1952 = sext i13 %add_ln813_3763"   --->   Operation 5411 'sext' 'sext_ln813_1952' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5412 [1/1] (0.75ns)   --->   "%add_ln813_3764 = add i14 %sext_ln813_1952, i14 %sext_ln17_1198"   --->   Operation 5412 'add' 'add_ln813_3764' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5413 [1/1] (0.74ns)   --->   "%add_ln813_3765 = add i13 %sext_ln17_1065, i13 %sext_ln17_1141"   --->   Operation 5413 'add' 'add_ln813_3765' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5414 [1/1] (0.00ns)   --->   "%sext_ln813_1954 = sext i13 %add_ln813_3765"   --->   Operation 5414 'sext' 'sext_ln813_1954' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5415 [1/1] (0.75ns)   --->   "%add_ln813_3766 = add i14 %sext_ln813_1954, i14 %sext_ln17_893"   --->   Operation 5415 'add' 'add_ln813_3766' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5416 [1/1] (0.74ns)   --->   "%add_ln813_3768 = add i13 %sext_ln813_1554, i13 %sext_ln17_1237"   --->   Operation 5416 'add' 'add_ln813_3768' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5417 [1/1] (0.00ns)   --->   "%sext_ln813_1957 = sext i13 %add_ln813_3768"   --->   Operation 5417 'sext' 'sext_ln813_1957' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5418 [1/1] (0.73ns)   --->   "%add_ln813_3769 = add i12 %sext_ln17_996, i12 %sext_ln17_1144"   --->   Operation 5418 'add' 'add_ln813_3769' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5419 [1/1] (0.00ns)   --->   "%sext_ln813_1958 = sext i12 %add_ln813_3769"   --->   Operation 5419 'sext' 'sext_ln813_1958' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5420 [1/1] (0.73ns)   --->   "%add_ln813_3770 = add i12 %sext_ln17_1286, i12 %sext_ln17_1337"   --->   Operation 5420 'add' 'add_ln813_3770' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5421 [1/1] (0.00ns)   --->   "%sext_ln813_1959 = sext i12 %add_ln813_3770"   --->   Operation 5421 'sext' 'sext_ln813_1959' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5422 [1/1] (0.74ns)   --->   "%add_ln813_3771 = add i13 %sext_ln813_1959, i13 %sext_ln813_1958"   --->   Operation 5422 'add' 'add_ln813_3771' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5423 [1/1] (0.00ns)   --->   "%sext_ln813_1960 = sext i13 %add_ln813_3771"   --->   Operation 5423 'sext' 'sext_ln813_1960' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5424 [1/1] (0.75ns)   --->   "%add_ln813_3772 = add i14 %sext_ln813_1960, i14 %sext_ln813_1957"   --->   Operation 5424 'add' 'add_ln813_3772' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5425 [1/1] (0.77ns)   --->   "%add_ln813_3776 = add i16 %sext_ln818_26, i16 %sext_ln818_13"   --->   Operation 5425 'add' 'add_ln813_3776' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5426 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3777 = add i16 %sext_ln818_56, i16 %sext_ln818_299"   --->   Operation 5426 'add' 'add_ln813_3777' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5427 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3778 = add i16 %add_ln813_3777, i16 %sext_ln818_29"   --->   Operation 5427 'add' 'add_ln813_3778' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5428 [1/1] (0.77ns)   --->   "%add_ln813_3780 = add i16 %sext_ln818_358, i16 %sext_ln818_361"   --->   Operation 5428 'add' 'add_ln813_3780' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5429 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3781 = add i16 %add_ln813_3780, i16 %sext_ln818_320"   --->   Operation 5429 'add' 'add_ln813_3781' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5430 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3782 = add i16 %sext_ln818_380, i16 %sext_ln818_459"   --->   Operation 5430 'add' 'add_ln813_3782' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5431 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3783 = add i16 %add_ln813_3782, i16 %sext_ln818_375"   --->   Operation 5431 'add' 'add_ln813_3783' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5432 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3784 = add i16 %add_ln813_3783, i16 %add_ln813_3781"   --->   Operation 5432 'add' 'add_ln813_3784' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5433 [1/1] (0.76ns)   --->   "%add_ln813_3786 = add i15 %sext_ln17_611, i15 %sext_ln17_626"   --->   Operation 5433 'add' 'add_ln813_3786' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5434 [1/1] (0.00ns)   --->   "%sext_ln813_1962 = sext i15 %add_ln813_3786"   --->   Operation 5434 'sext' 'sext_ln813_1962' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5435 [1/1] (0.77ns)   --->   "%add_ln813_3787 = add i16 %sext_ln813_1962, i16 %sext_ln818_49"   --->   Operation 5435 'add' 'add_ln813_3787' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5436 [1/1] (0.76ns)   --->   "%add_ln813_3788 = add i15 %sext_ln17_685, i15 %sext_ln17_711"   --->   Operation 5436 'add' 'add_ln813_3788' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5437 [1/1] (0.76ns)   --->   "%add_ln813_3793 = add i15 %sext_ln17_844, i15 %sext_ln17_851"   --->   Operation 5437 'add' 'add_ln813_3793' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5438 [1/1] (0.76ns)   --->   "%add_ln813_3798 = add i15 %sext_ln17_923, i15 %sext_ln17_931"   --->   Operation 5438 'add' 'add_ln813_3798' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5439 [1/1] (0.76ns)   --->   "%add_ln813_3799 = add i15 %sext_ln17_1062, i15 %sext_ln17_1187"   --->   Operation 5439 'add' 'add_ln813_3799' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5440 [1/1] (0.76ns)   --->   "%add_ln813_3802 = add i15 %sext_ln17_1209, i15 %sext_ln17_1311"   --->   Operation 5440 'add' 'add_ln813_3802' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5441 [1/1] (0.00ns)   --->   "%sext_ln813_1968 = sext i15 %add_ln813_3802"   --->   Operation 5441 'sext' 'sext_ln813_1968' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5442 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3803 = add i16 %sext_ln813_1968, i16 %sext_ln818_398"   --->   Operation 5442 'add' 'add_ln813_3803' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5443 [1/1] (0.75ns)   --->   "%add_ln813_3804 = add i14 %sext_ln17_573, i14 %sext_ln17_619"   --->   Operation 5443 'add' 'add_ln813_3804' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5444 [1/1] (0.00ns)   --->   "%sext_ln813_1969 = sext i14 %add_ln813_3804"   --->   Operation 5444 'sext' 'sext_ln813_1969' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5445 [1/1] (0.76ns)   --->   "%add_ln813_3805 = add i15 %sext_ln813_1969, i15 %sext_ln17_1330"   --->   Operation 5445 'add' 'add_ln813_3805' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5446 [1/1] (0.00ns)   --->   "%sext_ln813_1970 = sext i15 %add_ln813_3805"   --->   Operation 5446 'sext' 'sext_ln813_1970' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5447 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3806 = add i16 %sext_ln813_1970, i16 %add_ln813_3803"   --->   Operation 5447 'add' 'add_ln813_3806' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5448 [1/1] (0.75ns)   --->   "%add_ln813_3808 = add i14 %sext_ln17_981, i14 %sext_ln17_1006"   --->   Operation 5448 'add' 'add_ln813_3808' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5449 [1/1] (0.00ns)   --->   "%sext_ln813_1971 = sext i14 %add_ln813_3808"   --->   Operation 5449 'sext' 'sext_ln813_1971' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5450 [1/1] (0.76ns)   --->   "%add_ln813_3809 = add i15 %sext_ln813_1971, i15 %sext_ln17_862"   --->   Operation 5450 'add' 'add_ln813_3809' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5451 [1/1] (0.75ns)   --->   "%add_ln813_3810 = add i14 %sext_ln17_1361, i14 %sext_ln17_768"   --->   Operation 5451 'add' 'add_ln813_3810' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5452 [1/1] (0.00ns)   --->   "%sext_ln813_1973 = sext i14 %add_ln813_3810"   --->   Operation 5452 'sext' 'sext_ln813_1973' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5453 [1/1] (0.76ns)   --->   "%add_ln813_3811 = add i15 %sext_ln813_1973, i15 %sext_ln17_1333"   --->   Operation 5453 'add' 'add_ln813_3811' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5454 [1/1] (0.74ns)   --->   "%add_ln813_3813 = add i13 %sext_ln17_1285, i13 %sext_ln17_696"   --->   Operation 5454 'add' 'add_ln813_3813' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5455 [1/1] (0.00ns)   --->   "%sext_ln813_1975 = sext i13 %add_ln813_3813"   --->   Operation 5455 'sext' 'sext_ln813_1975' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5456 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3814 = add i14 %sext_ln813_1975, i14 %sext_ln17_834"   --->   Operation 5456 'add' 'add_ln813_3814' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5457 [1/1] (0.73ns)   --->   "%add_ln813_3815 = add i12 %sext_ln17_1044, i12 %sext_ln17_1319"   --->   Operation 5457 'add' 'add_ln813_3815' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5458 [1/1] (0.00ns)   --->   "%sext_ln813_1976 = sext i12 %add_ln813_3815"   --->   Operation 5458 'sext' 'sext_ln813_1976' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5459 [1/1] (0.74ns)   --->   "%add_ln813_3816 = add i13 %sext_ln813_1976, i13 %sext_ln17_799"   --->   Operation 5459 'add' 'add_ln813_3816' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5460 [1/1] (0.00ns)   --->   "%sext_ln813_1977 = sext i13 %add_ln813_3816"   --->   Operation 5460 'sext' 'sext_ln813_1977' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5461 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_3817 = add i14 %sext_ln813_1977, i14 %add_ln813_3814"   --->   Operation 5461 'add' 'add_ln813_3817' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5462 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3821 = add i16 %sext_ln818_98, i16 %sext_ln818_115"   --->   Operation 5462 'add' 'add_ln813_3821' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5463 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3822 = add i16 %add_ln813_3821, i16 %sext_ln818_37"   --->   Operation 5463 'add' 'add_ln813_3822' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5464 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3823 = add i16 %sext_ln818_209, i16 %sext_ln818_281"   --->   Operation 5464 'add' 'add_ln813_3823' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5465 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3824 = add i16 %add_ln813_3823, i16 %sext_ln818_148"   --->   Operation 5465 'add' 'add_ln813_3824' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5466 [1/1] (0.77ns)   --->   "%add_ln813_3826 = add i16 %sext_ln818_321, i16 %sext_ln818_19"   --->   Operation 5466 'add' 'add_ln813_3826' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5467 [1/1] (0.76ns)   --->   "%add_ln813_3828 = add i15 %sext_ln17_528, i15 %sext_ln17_569"   --->   Operation 5467 'add' 'add_ln813_3828' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5468 [1/1] (0.76ns)   --->   "%add_ln813_3829 = add i15 %sext_ln17_581, i15 %sext_ln17_597"   --->   Operation 5468 'add' 'add_ln813_3829' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5469 [1/1] (0.76ns)   --->   "%add_ln813_3835 = add i15 %sext_ln17_821, i15 %sext_ln17_836"   --->   Operation 5469 'add' 'add_ln813_3835' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5470 [1/1] (0.00ns)   --->   "%sext_ln813_1982 = sext i15 %add_ln813_3835"   --->   Operation 5470 'sext' 'sext_ln813_1982' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5471 [1/1] (0.77ns)   --->   "%add_ln813_3836 = add i16 %sext_ln813_1982, i16 %sext_ln818_174"   --->   Operation 5471 'add' 'add_ln813_3836' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5472 [1/1] (0.76ns)   --->   "%add_ln813_3838 = add i15 %sext_ln17_878, i15 %sext_ln17_911"   --->   Operation 5472 'add' 'add_ln813_3838' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5473 [1/1] (0.76ns)   --->   "%add_ln813_3840 = add i15 %sext_ln17_923, i15 %sext_ln17_959"   --->   Operation 5473 'add' 'add_ln813_3840' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5474 [1/1] (0.76ns)   --->   "%add_ln813_3841 = add i15 %sext_ln17_985, i15 %sext_ln17_1100"   --->   Operation 5474 'add' 'add_ln813_3841' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5475 [1/1] (0.76ns)   --->   "%add_ln813_3846 = add i15 %sext_ln17_1152, i15 %sext_ln17_1167"   --->   Operation 5475 'add' 'add_ln813_3846' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5476 [1/1] (0.76ns)   --->   "%add_ln813_3848 = add i15 %sext_ln17_1318, i15 %sext_ln17_1349"   --->   Operation 5476 'add' 'add_ln813_3848' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5477 [1/1] (0.00ns)   --->   "%sext_ln813_1987 = sext i15 %add_ln813_3848"   --->   Operation 5477 'sext' 'sext_ln813_1987' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5478 [1/1] (0.77ns)   --->   "%add_ln813_3849 = add i16 %sext_ln813_1987, i16 %sext_ln818_434"   --->   Operation 5478 'add' 'add_ln813_3849' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5479 [1/1] (0.75ns)   --->   "%add_ln813_3851 = add i14 %sext_ln17_553, i14 %sext_ln17_622"   --->   Operation 5479 'add' 'add_ln813_3851' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5480 [1/1] (0.00ns)   --->   "%sext_ln813_1988 = sext i14 %add_ln813_3851"   --->   Operation 5480 'sext' 'sext_ln813_1988' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5481 [1/1] (0.76ns)   --->   "%add_ln813_3852 = add i15 %sext_ln813_1988, i15 %sext_ln17_1357"   --->   Operation 5481 'add' 'add_ln813_3852' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5482 [1/1] (0.75ns)   --->   "%add_ln813_3853 = add i14 %sext_ln17_630, i14 %sext_ln17_737"   --->   Operation 5482 'add' 'add_ln813_3853' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5483 [1/1] (0.00ns)   --->   "%sext_ln813_1990 = sext i14 %add_ln813_3853"   --->   Operation 5483 'sext' 'sext_ln813_1990' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5484 [1/1] (0.75ns)   --->   "%add_ln813_3854 = add i14 %sext_ln17_932, i14 %sext_ln17_1067"   --->   Operation 5484 'add' 'add_ln813_3854' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5485 [1/1] (0.00ns)   --->   "%sext_ln813_1991 = sext i14 %add_ln813_3854"   --->   Operation 5485 'sext' 'sext_ln813_1991' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5486 [1/1] (0.76ns)   --->   "%add_ln813_3855 = add i15 %sext_ln813_1991, i15 %sext_ln813_1990"   --->   Operation 5486 'add' 'add_ln813_3855' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5487 [1/1] (0.75ns)   --->   "%add_ln813_3858 = add i14 %sext_ln17_1085, i14 %sext_ln17_1108"   --->   Operation 5487 'add' 'add_ln813_3858' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5488 [1/1] (0.00ns)   --->   "%sext_ln813_1993 = sext i14 %add_ln813_3858"   --->   Operation 5488 'sext' 'sext_ln813_1993' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5489 [1/1] (0.76ns)   --->   "%add_ln813_3859 = add i15 %sext_ln813_1993, i15 %sext_ln17_1082"   --->   Operation 5489 'add' 'add_ln813_3859' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5490 [1/1] (0.75ns)   --->   "%add_ln813_3860 = add i14 %sext_ln17_1305, i14 %sext_ln17_1341"   --->   Operation 5490 'add' 'add_ln813_3860' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5491 [1/1] (0.00ns)   --->   "%sext_ln813_1995 = sext i14 %add_ln813_3860"   --->   Operation 5491 'sext' 'sext_ln813_1995' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5492 [1/1] (0.76ns)   --->   "%add_ln813_3861 = add i15 %sext_ln813_1995, i15 %sext_ln17_1289"   --->   Operation 5492 'add' 'add_ln813_3861' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5493 [1/1] (0.74ns)   --->   "%add_ln813_3863 = add i13 %sext_ln17_802, i13 %sext_ln17_1158"   --->   Operation 5493 'add' 'add_ln813_3863' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5494 [1/1] (0.00ns)   --->   "%sext_ln813_1997 = sext i13 %add_ln813_3863"   --->   Operation 5494 'sext' 'sext_ln813_1997' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5495 [1/1] (0.75ns)   --->   "%add_ln813_3864 = add i14 %sext_ln813_1997, i14 %sext_ln17_694"   --->   Operation 5495 'add' 'add_ln813_3864' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5496 [1/1] (0.74ns)   --->   "%add_ln813_3865 = add i13 %sext_ln17_1245, i13 %sext_ln17_1274"   --->   Operation 5496 'add' 'add_ln813_3865' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5497 [1/1] (0.00ns)   --->   "%sext_ln813_1999 = sext i13 %add_ln813_3865"   --->   Operation 5497 'sext' 'sext_ln813_1999' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5498 [1/1] (0.74ns)   --->   "%add_ln813_3866 = add i13 %sext_ln17_1285, i13 %sext_ln17_1119"   --->   Operation 5498 'add' 'add_ln813_3866' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5499 [1/1] (0.00ns)   --->   "%sext_ln813_2000 = sext i13 %add_ln813_3866"   --->   Operation 5499 'sext' 'sext_ln813_2000' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5500 [1/1] (0.75ns)   --->   "%add_ln813_3867 = add i14 %sext_ln813_2000, i14 %sext_ln813_1999"   --->   Operation 5500 'add' 'add_ln813_3867' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.21>
ST_2 : Operation 5501 [1/1] (0.00ns)   --->   "%sext_ln818_11 = sext i14 %mult_V_582"   --->   Operation 5501 'sext' 'sext_ln818_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5502 [1/1] (0.00ns)   --->   "%sext_ln17_311 = sext i13 %mult_V_605" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 5502 'sext' 'sext_ln17_311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5503 [1/1] (0.00ns)   --->   "%sext_ln818_23 = sext i15 %mult_V_606"   --->   Operation 5503 'sext' 'sext_ln818_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5504 [1/1] (0.00ns)   --->   "%sext_ln818_28 = sext i14 %mult_V_618"   --->   Operation 5504 'sext' 'sext_ln818_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5505 [1/1] (0.00ns)   --->   "%sext_ln17_312 = sext i14 %mult_V_618" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 5505 'sext' 'sext_ln17_312' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5506 [1/1] (0.00ns)   --->   "%sext_ln818_40 = sext i14 %mult_V_641"   --->   Operation 5506 'sext' 'sext_ln818_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5507 [1/1] (0.00ns)   --->   "%sext_ln17_582 = sext i14 %mult_V_641" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 5507 'sext' 'sext_ln17_582' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5508 [1/1] (0.00ns)   --->   "%sext_ln818_45 = sext i15 %mult_V_652"   --->   Operation 5508 'sext' 'sext_ln818_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5509 [1/1] (0.00ns)   --->   "%sext_ln818_54 = sext i14 %mult_V_671"   --->   Operation 5509 'sext' 'sext_ln818_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5510 [1/1] (0.00ns)   --->   "%sext_ln818_58 = sext i14 %mult_V_685"   --->   Operation 5510 'sext' 'sext_ln818_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5511 [1/1] (0.00ns)   --->   "%sext_ln818_61 = sext i15 %mult_V_690"   --->   Operation 5511 'sext' 'sext_ln818_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5512 [1/1] (0.00ns)   --->   "%sext_ln818_63 = sext i14 %mult_V_696"   --->   Operation 5512 'sext' 'sext_ln818_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5513 [1/1] (0.00ns)   --->   "%sext_ln818_71 = sext i15 %mult_V_715"   --->   Operation 5513 'sext' 'sext_ln818_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5514 [1/1] (0.00ns)   --->   "%sext_ln818_73 = sext i14 %mult_V_719"   --->   Operation 5514 'sext' 'sext_ln818_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5515 [1/1] (0.00ns)   --->   "%sext_ln818_81 = sext i14 %mult_V_729"   --->   Operation 5515 'sext' 'sext_ln818_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5516 [1/1] (0.00ns)   --->   "%sext_ln818_83 = sext i15 %mult_V_735"   --->   Operation 5516 'sext' 'sext_ln818_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5517 [1/1] (0.00ns)   --->   "%sext_ln818_91 = sext i14 %mult_V_756"   --->   Operation 5517 'sext' 'sext_ln818_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5518 [1/1] (0.00ns)   --->   "%sext_ln17_671 = sext i14 %mult_V_756" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 5518 'sext' 'sext_ln17_671' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5519 [1/1] (0.00ns)   --->   "%sext_ln818_95 = sext i14 %mult_V_764"   --->   Operation 5519 'sext' 'sext_ln818_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5520 [1/1] (0.00ns)   --->   "%sext_ln818_97 = sext i14 %mult_V_768"   --->   Operation 5520 'sext' 'sext_ln818_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5521 [1/1] (0.00ns)   --->   "%sext_ln818_105 = sext i14 %mult_V_790"   --->   Operation 5521 'sext' 'sext_ln818_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5522 [1/1] (0.00ns)   --->   "%sext_ln818_108 = sext i14 %mult_V_794"   --->   Operation 5522 'sext' 'sext_ln818_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5523 [1/1] (0.00ns)   --->   "%sext_ln818_113 = sext i14 %mult_V_804"   --->   Operation 5523 'sext' 'sext_ln818_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5524 [1/1] (0.00ns)   --->   "%sext_ln818_122 = sext i14 %mult_V_823"   --->   Operation 5524 'sext' 'sext_ln818_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5525 [1/1] (0.00ns)   --->   "%sext_ln818_125 = sext i14 %mult_V_829"   --->   Operation 5525 'sext' 'sext_ln818_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5526 [1/1] (0.00ns)   --->   "%sext_ln818_127 = sext i14 %mult_V_833"   --->   Operation 5526 'sext' 'sext_ln818_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5527 [1/1] (0.00ns)   --->   "%sext_ln818_131 = sext i14 %mult_V_842"   --->   Operation 5527 'sext' 'sext_ln818_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5528 [1/1] (0.00ns)   --->   "%sext_ln818_132 = sext i14 %mult_V_844"   --->   Operation 5528 'sext' 'sext_ln818_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5529 [1/1] (0.00ns)   --->   "%sext_ln818_140 = sext i14 %mult_V_856"   --->   Operation 5529 'sext' 'sext_ln818_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5530 [1/1] (0.00ns)   --->   "%sext_ln818_142 = sext i14 %mult_V_862"   --->   Operation 5530 'sext' 'sext_ln818_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5531 [1/1] (0.00ns)   --->   "%sext_ln818_143 = sext i14 %mult_V_863"   --->   Operation 5531 'sext' 'sext_ln818_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5532 [1/1] (0.00ns)   --->   "%sext_ln818_144 = sext i14 %mult_V_864"   --->   Operation 5532 'sext' 'sext_ln818_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5533 [1/1] (0.00ns)   --->   "%sext_ln17_763 = sext i14 %mult_V_864" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 5533 'sext' 'sext_ln17_763' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5534 [1/1] (0.00ns)   --->   "%sext_ln818_146 = sext i15 %mult_V_866"   --->   Operation 5534 'sext' 'sext_ln818_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5535 [1/1] (0.00ns)   --->   "%sext_ln818_149 = sext i14 %mult_V_874"   --->   Operation 5535 'sext' 'sext_ln818_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5536 [1/1] (0.00ns)   --->   "%sext_ln17_769 = sext i14 %mult_V_874" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 5536 'sext' 'sext_ln17_769' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5537 [1/1] (0.00ns)   --->   "%sext_ln818_155 = sext i15 %mult_V_886"   --->   Operation 5537 'sext' 'sext_ln818_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5538 [1/1] (0.00ns)   --->   "%sext_ln818_157 = sext i14 %mult_V_893"   --->   Operation 5538 'sext' 'sext_ln818_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5539 [1/1] (0.00ns)   --->   "%sext_ln17_785 = sext i14 %mult_V_896" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 5539 'sext' 'sext_ln17_785' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5540 [1/1] (0.00ns)   --->   "%sext_ln818_159 = sext i14 %mult_V_897"   --->   Operation 5540 'sext' 'sext_ln818_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5541 [1/1] (0.00ns)   --->   "%sext_ln17_786 = sext i14 %mult_V_897" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 5541 'sext' 'sext_ln17_786' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5542 [1/1] (0.00ns)   --->   "%sext_ln17_811 = sext i14 %mult_V_926" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 5542 'sext' 'sext_ln17_811' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5543 [1/1] (0.00ns)   --->   "%sext_ln818_170 = sext i14 %mult_V_929"   --->   Operation 5543 'sext' 'sext_ln818_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5544 [1/1] (0.00ns)   --->   "%sext_ln17_818 = sext i14 %mult_V_937" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 5544 'sext' 'sext_ln17_818' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5545 [1/1] (0.00ns)   --->   "%sext_ln818_178 = sext i14 %mult_V_945"   --->   Operation 5545 'sext' 'sext_ln818_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5546 [1/1] (0.00ns)   --->   "%sext_ln818_179 = sext i14 %mult_V_947"   --->   Operation 5546 'sext' 'sext_ln818_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5547 [1/1] (0.00ns)   --->   "%sext_ln818_181 = sext i15 %mult_V_953"   --->   Operation 5547 'sext' 'sext_ln818_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5548 [1/1] (0.00ns)   --->   "%sext_ln818_184 = sext i14 %mult_V_958"   --->   Operation 5548 'sext' 'sext_ln818_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5549 [1/1] (0.00ns)   --->   "%sext_ln818_185 = sext i14 %mult_V_959"   --->   Operation 5549 'sext' 'sext_ln818_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5550 [1/1] (0.00ns)   --->   "%sext_ln818_188 = sext i14 %mult_V_966"   --->   Operation 5550 'sext' 'sext_ln818_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5551 [1/1] (0.00ns)   --->   "%sext_ln818_190 = sext i14 %mult_V_971"   --->   Operation 5551 'sext' 'sext_ln818_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5552 [1/1] (0.00ns)   --->   "%sext_ln17_841 = sext i14 %mult_V_971" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 5552 'sext' 'sext_ln17_841' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5553 [1/1] (0.00ns)   --->   "%sext_ln818_192 = sext i14 %mult_V_974"   --->   Operation 5553 'sext' 'sext_ln818_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5554 [1/1] (0.00ns)   --->   "%sext_ln17_843 = sext i14 %mult_V_974" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 5554 'sext' 'sext_ln17_843' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5555 [1/1] (0.00ns)   --->   "%sext_ln818_193 = sext i15 %mult_V_975"   --->   Operation 5555 'sext' 'sext_ln818_193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5556 [1/1] (0.00ns)   --->   "%sext_ln818_196 = sext i14 %mult_V_978"   --->   Operation 5556 'sext' 'sext_ln818_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5557 [1/1] (0.00ns)   --->   "%sext_ln818_200 = sext i14 %mult_V_982"   --->   Operation 5557 'sext' 'sext_ln818_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5558 [1/1] (0.00ns)   --->   "%sext_ln818_201 = sext i14 %mult_V_984"   --->   Operation 5558 'sext' 'sext_ln818_201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5559 [1/1] (0.00ns)   --->   "%sext_ln818_202 = sext i14 %mult_V_985"   --->   Operation 5559 'sext' 'sext_ln818_202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5560 [1/1] (0.00ns)   --->   "%sext_ln17_850 = sext i14 %mult_V_985" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 5560 'sext' 'sext_ln17_850' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5561 [1/1] (0.00ns)   --->   "%sext_ln818_205 = sext i14 %mult_V_991"   --->   Operation 5561 'sext' 'sext_ln818_205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5562 [1/1] (0.00ns)   --->   "%sext_ln17_855 = sext i14 %mult_V_991" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 5562 'sext' 'sext_ln17_855' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5563 [1/1] (0.00ns)   --->   "%sext_ln818_206 = sext i14 %mult_V_992"   --->   Operation 5563 'sext' 'sext_ln818_206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5564 [1/1] (0.00ns)   --->   "%sext_ln17_856 = sext i14 %mult_V_992" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 5564 'sext' 'sext_ln17_856' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5565 [1/1] (0.00ns)   --->   "%sext_ln17_858 = sext i14 %mult_V_994" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 5565 'sext' 'sext_ln17_858' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5566 [1/1] (0.00ns)   --->   "%sext_ln17_859 = sext i14 %mult_V_995" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 5566 'sext' 'sext_ln17_859' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5567 [1/1] (0.00ns)   --->   "%sext_ln818_207 = sext i14 %mult_V_996"   --->   Operation 5567 'sext' 'sext_ln818_207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5568 [1/1] (0.00ns)   --->   "%sext_ln818_210 = sext i14 %mult_V_1001"   --->   Operation 5568 'sext' 'sext_ln818_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5569 [1/1] (0.00ns)   --->   "%sext_ln17_863 = sext i14 %mult_V_1001" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 5569 'sext' 'sext_ln17_863' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5570 [1/1] (0.00ns)   --->   "%sext_ln818_213 = sext i14 %mult_V_1007"   --->   Operation 5570 'sext' 'sext_ln818_213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5571 [1/1] (0.00ns)   --->   "%sext_ln17_868 = sext i14 %mult_V_1007" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 5571 'sext' 'sext_ln17_868' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5572 [1/1] (0.00ns)   --->   "%sext_ln818_216 = sext i14 %mult_V_1015"   --->   Operation 5572 'sext' 'sext_ln818_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5573 [1/1] (0.00ns)   --->   "%sext_ln818_219 = sext i14 %mult_V_1021"   --->   Operation 5573 'sext' 'sext_ln818_219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5574 [1/1] (0.00ns)   --->   "%sext_ln17_881 = sext i14 %mult_V_1024" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 5574 'sext' 'sext_ln17_881' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5575 [1/1] (0.00ns)   --->   "%sext_ln818_223 = sext i15 %mult_V_1031"   --->   Operation 5575 'sext' 'sext_ln818_223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5576 [1/1] (0.00ns)   --->   "%sext_ln17_887 = sext i14 %mult_V_1032" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 5576 'sext' 'sext_ln17_887' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5577 [1/1] (0.00ns)   --->   "%sext_ln818_224 = sext i14 %mult_V_1034"   --->   Operation 5577 'sext' 'sext_ln818_224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5578 [1/1] (0.00ns)   --->   "%sext_ln17_889 = sext i14 %mult_V_1034" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 5578 'sext' 'sext_ln17_889' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5579 [1/1] (0.00ns)   --->   "%sext_ln17_892 = sext i14 %mult_V_1037" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 5579 'sext' 'sext_ln17_892' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5580 [1/1] (0.00ns)   --->   "%sext_ln818_225 = sext i15 %mult_V_1040"   --->   Operation 5580 'sext' 'sext_ln818_225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5581 [1/1] (0.00ns)   --->   "%sext_ln818_226 = sext i14 %mult_V_1041"   --->   Operation 5581 'sext' 'sext_ln818_226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5582 [1/1] (0.00ns)   --->   "%sext_ln17_896 = sext i14 %mult_V_1041" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 5582 'sext' 'sext_ln17_896' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5583 [1/1] (0.00ns)   --->   "%sext_ln818_231 = sext i14 %mult_V_1048"   --->   Operation 5583 'sext' 'sext_ln818_231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5584 [1/1] (0.00ns)   --->   "%sext_ln818_232 = sext i14 %mult_V_1054"   --->   Operation 5584 'sext' 'sext_ln818_232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5585 [1/1] (0.00ns)   --->   "%sext_ln818_233 = sext i14 %mult_V_1055"   --->   Operation 5585 'sext' 'sext_ln818_233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5586 [1/1] (0.00ns)   --->   "%sext_ln818_235 = sext i14 %mult_V_1067"   --->   Operation 5586 'sext' 'sext_ln818_235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5587 [1/1] (0.00ns)   --->   "%sext_ln818_241 = sext i14 %mult_V_1073"   --->   Operation 5587 'sext' 'sext_ln818_241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5588 [1/1] (0.00ns)   --->   "%sext_ln818_244 = sext i14 %mult_V_1077"   --->   Operation 5588 'sext' 'sext_ln818_244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5589 [1/1] (0.00ns)   --->   "%sext_ln818_247 = sext i14 %mult_V_1084"   --->   Operation 5589 'sext' 'sext_ln818_247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5590 [1/1] (0.00ns)   --->   "%sext_ln818_256 = sext i14 %mult_V_1111"   --->   Operation 5590 'sext' 'sext_ln818_256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5591 [1/1] (0.00ns)   --->   "%sext_ln818_260 = sext i14 %mult_V_1118"   --->   Operation 5591 'sext' 'sext_ln818_260' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5592 [1/1] (0.00ns)   --->   "%sext_ln818_261 = sext i14 %mult_V_1120"   --->   Operation 5592 'sext' 'sext_ln818_261' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5593 [1/1] (0.00ns)   --->   "%sext_ln818_265 = sext i14 %mult_V_1133"   --->   Operation 5593 'sext' 'sext_ln818_265' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5594 [1/1] (0.00ns)   --->   "%sext_ln17_979 = sext i14 %mult_V_1133" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 5594 'sext' 'sext_ln17_979' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5595 [1/1] (0.00ns)   --->   "%sext_ln818_271 = sext i15 %mult_V_1145"   --->   Operation 5595 'sext' 'sext_ln818_271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5596 [1/1] (0.00ns)   --->   "%sext_ln818_272 = sext i14 %mult_V_1148"   --->   Operation 5596 'sext' 'sext_ln818_272' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5597 [1/1] (0.00ns)   --->   "%sext_ln818_275 = sext i14 %mult_V_1153"   --->   Operation 5597 'sext' 'sext_ln818_275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5598 [1/1] (0.00ns)   --->   "%sext_ln17_992 = sext i14 %mult_V_1153" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 5598 'sext' 'sext_ln17_992' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5599 [1/1] (0.00ns)   --->   "%sext_ln818_278 = sext i14 %mult_V_1157"   --->   Operation 5599 'sext' 'sext_ln818_278' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5600 [1/1] (0.00ns)   --->   "%sext_ln818_285 = sext i14 %mult_V_1166"   --->   Operation 5600 'sext' 'sext_ln818_285' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5601 [1/1] (0.00ns)   --->   "%sext_ln818_288 = sext i14 %mult_V_1169"   --->   Operation 5601 'sext' 'sext_ln818_288' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5602 [1/1] (0.00ns)   --->   "%sext_ln818_289 = sext i14 %mult_V_1171"   --->   Operation 5602 'sext' 'sext_ln818_289' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5603 [1/1] (0.00ns)   --->   "%sext_ln818_290 = sext i14 %mult_V_1172"   --->   Operation 5603 'sext' 'sext_ln818_290' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5604 [1/1] (0.00ns)   --->   "%sext_ln818_294 = sext i14 %mult_V_1188"   --->   Operation 5604 'sext' 'sext_ln818_294' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5605 [1/1] (0.00ns)   --->   "%sext_ln818_296 = sext i14 %mult_V_1195"   --->   Operation 5605 'sext' 'sext_ln818_296' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5606 [1/1] (0.00ns)   --->   "%sext_ln818_298 = sext i14 %mult_V_1198"   --->   Operation 5606 'sext' 'sext_ln818_298' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5607 [1/1] (0.00ns)   --->   "%sext_ln818_300 = sext i15 %mult_V_1201"   --->   Operation 5607 'sext' 'sext_ln818_300' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5608 [1/1] (0.00ns)   --->   "%sext_ln818_301 = sext i14 %mult_V_1204"   --->   Operation 5608 'sext' 'sext_ln818_301' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5609 [1/1] (0.00ns)   --->   "%sext_ln818_302 = sext i14 %mult_V_1206"   --->   Operation 5609 'sext' 'sext_ln818_302' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5610 [1/1] (0.00ns)   --->   "%sext_ln818_304 = sext i15 %mult_V_1213"   --->   Operation 5610 'sext' 'sext_ln818_304' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5611 [1/1] (0.00ns)   --->   "%sext_ln818_306 = sext i14 %mult_V_1215"   --->   Operation 5611 'sext' 'sext_ln818_306' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5612 [1/1] (0.00ns)   --->   "%sext_ln818_308 = sext i15 %mult_V_1217"   --->   Operation 5612 'sext' 'sext_ln818_308' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5613 [1/1] (0.00ns)   --->   "%sext_ln818_309 = sext i15 %mult_V_1218"   --->   Operation 5613 'sext' 'sext_ln818_309' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5614 [1/1] (0.00ns)   --->   "%sext_ln818_316 = sext i14 %mult_V_1232"   --->   Operation 5614 'sext' 'sext_ln818_316' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5615 [1/1] (0.00ns)   --->   "%sext_ln818_317 = sext i14 %mult_V_1238"   --->   Operation 5615 'sext' 'sext_ln818_317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5616 [1/1] (0.00ns)   --->   "%sext_ln17_1056 = sext i14 %mult_V_1238" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 5616 'sext' 'sext_ln17_1056' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5617 [1/1] (0.00ns)   --->   "%sext_ln818_324 = sext i14 %mult_V_1248"   --->   Operation 5617 'sext' 'sext_ln818_324' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5618 [1/1] (0.00ns)   --->   "%sext_ln818_326 = sext i14 %mult_V_1252"   --->   Operation 5618 'sext' 'sext_ln818_326' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5619 [1/1] (0.00ns)   --->   "%sext_ln17_1063 = sext i13 %mult_V_1253" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 5619 'sext' 'sext_ln17_1063' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5620 [1/1] (0.00ns)   --->   "%sext_ln17_1064 = sext i14 %mult_V_1254" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 5620 'sext' 'sext_ln17_1064' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5621 [1/1] (0.00ns)   --->   "%sext_ln818_334 = sext i14 %mult_V_1275"   --->   Operation 5621 'sext' 'sext_ln818_334' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5622 [1/1] (0.00ns)   --->   "%sext_ln818_335 = sext i14 %mult_V_1276"   --->   Operation 5622 'sext' 'sext_ln818_335' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5623 [1/1] (0.00ns)   --->   "%sext_ln818_341 = sext i14 %mult_V_1298"   --->   Operation 5623 'sext' 'sext_ln818_341' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5624 [1/1] (0.00ns)   --->   "%sext_ln818_348 = sext i14 %mult_V_1309"   --->   Operation 5624 'sext' 'sext_ln818_348' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5625 [1/1] (0.00ns)   --->   "%sext_ln818_349 = sext i14 %mult_V_1310"   --->   Operation 5625 'sext' 'sext_ln818_349' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5626 [1/1] (0.00ns)   --->   "%sext_ln818_355 = sext i14 %mult_V_1325"   --->   Operation 5626 'sext' 'sext_ln818_355' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5627 [1/1] (0.00ns)   --->   "%sext_ln818_356 = sext i14 %mult_V_1327"   --->   Operation 5627 'sext' 'sext_ln818_356' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5628 [1/1] (0.00ns)   --->   "%sext_ln818_357 = sext i14 %mult_V_1331"   --->   Operation 5628 'sext' 'sext_ln818_357' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5629 [1/1] (0.00ns)   --->   "%sext_ln818_365 = sext i14 %mult_V_1352"   --->   Operation 5629 'sext' 'sext_ln818_365' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5630 [1/1] (0.00ns)   --->   "%sext_ln17_1147 = sext i14 %mult_V_1352" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 5630 'sext' 'sext_ln17_1147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5631 [1/1] (0.00ns)   --->   "%sext_ln818_372 = sext i14 %mult_V_1363"   --->   Operation 5631 'sext' 'sext_ln818_372' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5632 [1/1] (0.00ns)   --->   "%sext_ln818_373 = sext i14 %mult_V_1368"   --->   Operation 5632 'sext' 'sext_ln818_373' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5633 [1/1] (0.00ns)   --->   "%sext_ln818_381 = sext i14 %mult_V_1386"   --->   Operation 5633 'sext' 'sext_ln818_381' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5634 [1/1] (0.00ns)   --->   "%sext_ln818_382 = sext i14 %mult_V_1389"   --->   Operation 5634 'sext' 'sext_ln818_382' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5635 [1/1] (0.00ns)   --->   "%sext_ln818_384 = sext i15 %mult_V_1391"   --->   Operation 5635 'sext' 'sext_ln818_384' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5636 [1/1] (0.00ns)   --->   "%sext_ln818_385 = sext i14 %mult_V_1392"   --->   Operation 5636 'sext' 'sext_ln818_385' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5637 [1/1] (0.00ns)   --->   "%sext_ln818_395 = sext i14 %mult_V_1416"   --->   Operation 5637 'sext' 'sext_ln818_395' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5638 [1/1] (0.00ns)   --->   "%sext_ln818_396 = sext i14 %mult_V_1418"   --->   Operation 5638 'sext' 'sext_ln818_396' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5639 [1/1] (0.00ns)   --->   "%sext_ln818_397 = sext i14 %mult_V_1419"   --->   Operation 5639 'sext' 'sext_ln818_397' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5640 [1/1] (0.00ns)   --->   "%sext_ln17_1193 = sext i14 %mult_V_1419" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 5640 'sext' 'sext_ln17_1193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5641 [1/1] (0.00ns)   --->   "%sext_ln17_1196 = sext i14 %mult_V_1423" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 5641 'sext' 'sext_ln17_1196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5642 [1/1] (0.00ns)   --->   "%sext_ln818_404 = sext i15 %mult_V_1428"   --->   Operation 5642 'sext' 'sext_ln818_404' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5643 [1/1] (0.00ns)   --->   "%sext_ln818_411 = sext i14 %mult_V_1440"   --->   Operation 5643 'sext' 'sext_ln818_411' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5644 [1/1] (0.00ns)   --->   "%sext_ln818_412 = sext i14 %mult_V_1443"   --->   Operation 5644 'sext' 'sext_ln818_412' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5645 [1/1] (0.00ns)   --->   "%sext_ln818_413 = sext i14 %mult_V_1446"   --->   Operation 5645 'sext' 'sext_ln818_413' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5646 [1/1] (0.00ns)   --->   "%sext_ln818_417 = sext i14 %mult_V_1459"   --->   Operation 5646 'sext' 'sext_ln818_417' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5647 [1/1] (0.00ns)   --->   "%sext_ln818_418 = sext i14 %mult_V_1461"   --->   Operation 5647 'sext' 'sext_ln818_418' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5648 [1/1] (0.00ns)   --->   "%sext_ln17_1230 = sext i14 %mult_V_1461" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 5648 'sext' 'sext_ln17_1230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5649 [1/1] (0.00ns)   --->   "%sext_ln17_1233 = sext i14 %mult_V_1465" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 5649 'sext' 'sext_ln17_1233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5650 [1/1] (0.00ns)   --->   "%sext_ln818_422 = sext i14 %mult_V_1469"   --->   Operation 5650 'sext' 'sext_ln818_422' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5651 [1/1] (0.00ns)   --->   "%sext_ln17_1235 = sext i14 %mult_V_1469" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 5651 'sext' 'sext_ln17_1235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5652 [1/1] (0.00ns)   --->   "%sext_ln818_423 = sext i14 %mult_V_1475"   --->   Operation 5652 'sext' 'sext_ln818_423' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5653 [1/1] (0.00ns)   --->   "%sext_ln17_1241 = sext i14 %mult_V_1475" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 5653 'sext' 'sext_ln17_1241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5654 [1/1] (0.00ns)   --->   "%sext_ln818_424 = sext i14 %mult_V_1477"   --->   Operation 5654 'sext' 'sext_ln818_424' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5655 [1/1] (0.00ns)   --->   "%sext_ln818_426 = sext i15 %mult_V_1482"   --->   Operation 5655 'sext' 'sext_ln818_426' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5656 [1/1] (0.00ns)   --->   "%sext_ln818_430 = sext i14 %mult_V_1491"   --->   Operation 5656 'sext' 'sext_ln818_430' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5657 [1/1] (0.00ns)   --->   "%sext_ln17_1253 = sext i14 %mult_V_1491" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 5657 'sext' 'sext_ln17_1253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5658 [1/1] (0.00ns)   --->   "%sext_ln818_440 = sext i14 %mult_V_1503"   --->   Operation 5658 'sext' 'sext_ln818_440' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5659 [1/1] (0.00ns)   --->   "%sext_ln17_1259 = sext i14 %mult_V_1503" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 5659 'sext' 'sext_ln17_1259' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5660 [1/1] (0.00ns)   --->   "%sext_ln818_441 = sext i14 %mult_V_1505"   --->   Operation 5660 'sext' 'sext_ln818_441' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5661 [1/1] (0.00ns)   --->   "%sext_ln818_442 = sext i15 %mult_V_1507"   --->   Operation 5661 'sext' 'sext_ln818_442' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5662 [1/1] (0.00ns)   --->   "%sext_ln818_444 = sext i14 %mult_V_1510"   --->   Operation 5662 'sext' 'sext_ln818_444' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5663 [1/1] (0.00ns)   --->   "%sext_ln17_1271 = sext i13 %mult_V_1521" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 5663 'sext' 'sext_ln17_1271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5664 [1/1] (0.00ns)   --->   "%sext_ln17_1277 = sext i14 %mult_V_1527" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 5664 'sext' 'sext_ln17_1277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5665 [1/1] (0.00ns)   --->   "%sext_ln17_1284 = sext i13 %mult_V_1538" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 5665 'sext' 'sext_ln17_1284' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5666 [1/1] (0.00ns)   --->   "%sext_ln818_457 = sext i14 %mult_V_1547"   --->   Operation 5666 'sext' 'sext_ln818_457' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5667 [1/1] (0.00ns)   --->   "%sext_ln818_458 = sext i14 %mult_V_1548"   --->   Operation 5667 'sext' 'sext_ln818_458' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5668 [1/1] (0.00ns)   --->   "%sext_ln818_463 = sext i15 %mult_V_1558"   --->   Operation 5668 'sext' 'sext_ln818_463' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5669 [1/1] (0.00ns)   --->   "%sext_ln818_467 = sext i15 %mult_V_1570"   --->   Operation 5669 'sext' 'sext_ln818_467' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5670 [1/1] (0.00ns)   --->   "%sext_ln818_469 = sext i14 %mult_V_1574"   --->   Operation 5670 'sext' 'sext_ln818_469' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5671 [1/1] (0.00ns)   --->   "%sext_ln818_473 = sext i14 %mult_V_1586"   --->   Operation 5671 'sext' 'sext_ln818_473' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5672 [1/1] (0.00ns)   --->   "%sext_ln818_474 = sext i15 %mult_V_1590"   --->   Operation 5672 'sext' 'sext_ln818_474' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5673 [1/1] (0.00ns)   --->   "%sext_ln818_478 = sext i14 %mult_V_1603"   --->   Operation 5673 'sext' 'sext_ln818_478' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5674 [1/1] (0.00ns)   --->   "%sext_ln818_480 = sext i15 %mult_V_1610"   --->   Operation 5674 'sext' 'sext_ln818_480' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5675 [1/1] (0.00ns)   --->   "%sext_ln818_481 = sext i15 %mult_V_1612"   --->   Operation 5675 'sext' 'sext_ln818_481' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5676 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1917 = add i16 %add_ln813_1916, i16 %add_ln813_1914"   --->   Operation 5676 'add' 'add_ln813_1917' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5677 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1919 = add i16 %add_ln813_1918, i16 %sext_ln818_384"   --->   Operation 5677 'add' 'add_ln813_1919' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5678 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1923 = add i16 %add_ln813_1922, i16 %add_ln813_1919"   --->   Operation 5678 'add' 'add_ln813_1923' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5679 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1924 = add i16 %add_ln813_1923, i16 %add_ln813_1917"   --->   Operation 5679 'add' 'add_ln813_1924' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5680 [1/1] (0.76ns)   --->   "%add_ln813_1927 = add i15 %sext_ln17_859, i15 %sext_ln17_887"   --->   Operation 5680 'add' 'add_ln813_1927' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5681 [1/1] (0.00ns)   --->   "%sext_ln813_1133 = sext i15 %add_ln813_1927"   --->   Operation 5681 'sext' 'sext_ln813_1133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5682 [1/1] (0.77ns)   --->   "%add_ln813_1928 = add i16 %sext_ln813_1133, i16 %sext_ln818_190"   --->   Operation 5682 'add' 'add_ln813_1928' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5683 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1929 = add i16 %add_ln813_1928, i16 %add_ln813_1926"   --->   Operation 5683 'add' 'add_ln813_1929' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5684 [1/1] (0.00ns)   --->   "%sext_ln813_1134 = sext i15 %add_ln813_1930"   --->   Operation 5684 'sext' 'sext_ln813_1134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5685 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1931 = add i16 %sext_ln813_1134, i16 %sext_ln818_241"   --->   Operation 5685 'add' 'add_ln813_1931' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5686 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1935 = add i16 %add_ln813_1934, i16 %add_ln813_1931"   --->   Operation 5686 'add' 'add_ln813_1935' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5687 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1936 = add i16 %add_ln813_1935, i16 %add_ln813_1929"   --->   Operation 5687 'add' 'add_ln813_1936' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5688 [1/1] (0.00ns)   --->   "%sext_ln813_1137 = sext i15 %add_ln813_1938"   --->   Operation 5688 'sext' 'sext_ln813_1137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5689 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1939 = add i16 %sext_ln813_1137, i16 %sext_ln818_365"   --->   Operation 5689 'add' 'add_ln813_1939' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5690 [1/1] (0.00ns)   --->   "%sext_ln813_1138 = sext i14 %add_ln813_1940"   --->   Operation 5690 'sext' 'sext_ln813_1138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5691 [1/1] (0.76ns)   --->   "%add_ln813_1941 = add i15 %sext_ln813_1138, i15 %sext_ln17_1241"   --->   Operation 5691 'add' 'add_ln813_1941' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5692 [1/1] (0.00ns)   --->   "%sext_ln813_1139 = sext i15 %add_ln813_1941"   --->   Operation 5692 'sext' 'sext_ln813_1139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5693 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1942 = add i16 %sext_ln813_1139, i16 %add_ln813_1939"   --->   Operation 5693 'add' 'add_ln813_1942' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5694 [1/1] (0.00ns)   --->   "%sext_ln813_1141 = sext i15 %add_ln813_1944"   --->   Operation 5694 'sext' 'sext_ln813_1141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5695 [1/1] (0.00ns)   --->   "%sext_ln813_1144 = sext i15 %add_ln813_1947"   --->   Operation 5695 'sext' 'sext_ln813_1144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5696 [1/1] (0.77ns)   --->   "%add_ln813_1948 = add i16 %sext_ln813_1144, i16 %sext_ln813_1141"   --->   Operation 5696 'add' 'add_ln813_1948' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5697 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1949 = add i16 %add_ln813_1948, i16 %add_ln813_1942"   --->   Operation 5697 'add' 'add_ln813_1949' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5698 [1/1] (0.00ns)   --->   "%sext_ln813_1145 = sext i14 %add_ln813_1950"   --->   Operation 5698 'sext' 'sext_ln813_1145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5699 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1951 = add i15 %sext_ln813_1145, i15 %sext_ln17_1063"   --->   Operation 5699 'add' 'add_ln813_1951' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5700 [1/1] (0.00ns)   --->   "%sext_ln813_1147 = sext i14 %add_ln813_1953"   --->   Operation 5700 'sext' 'sext_ln813_1147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5701 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1954 = add i15 %sext_ln813_1147, i15 %add_ln813_1951"   --->   Operation 5701 'add' 'add_ln813_1954' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5702 [1/1] (0.00ns)   --->   "%sext_ln813_1148 = sext i15 %add_ln813_1954"   --->   Operation 5702 'sext' 'sext_ln813_1148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5703 [1/1] (0.00ns)   --->   "%sext_ln813_1150 = sext i14 %add_ln813_1956"   --->   Operation 5703 'sext' 'sext_ln813_1150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5704 [1/1] (0.00ns)   --->   "%sext_ln813_1153 = sext i14 %add_ln813_1959"   --->   Operation 5704 'sext' 'sext_ln813_1153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5705 [1/1] (0.76ns)   --->   "%add_ln813_1960 = add i15 %sext_ln813_1153, i15 %sext_ln813_1150"   --->   Operation 5705 'add' 'add_ln813_1960' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5706 [1/1] (0.00ns)   --->   "%sext_ln813_1154 = sext i15 %add_ln813_1960"   --->   Operation 5706 'sext' 'sext_ln813_1154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5707 [1/1] (0.77ns)   --->   "%add_ln813_1961 = add i16 %sext_ln813_1154, i16 %sext_ln813_1148"   --->   Operation 5707 'add' 'add_ln813_1961' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5708 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1962 = add i16 %add_ln813_1961, i16 %add_ln813_1949"   --->   Operation 5708 'add' 'add_ln813_1962' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5709 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1967 = add i16 %add_ln813_1966, i16 %add_ln813_1964"   --->   Operation 5709 'add' 'add_ln813_1967' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5710 [1/1] (0.00ns)   --->   "%sext_ln813_1155 = sext i15 %add_ln813_1968"   --->   Operation 5710 'sext' 'sext_ln813_1155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5711 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1969 = add i16 %sext_ln813_1155, i16 %sext_ln818_467"   --->   Operation 5711 'add' 'add_ln813_1969' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5712 [1/1] (0.00ns)   --->   "%sext_ln813_1156 = sext i15 %add_ln813_1970"   --->   Operation 5712 'sext' 'sext_ln813_1156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5713 [1/1] (0.77ns)   --->   "%add_ln813_1971 = add i16 %sext_ln813_1156, i16 %sext_ln818_40"   --->   Operation 5713 'add' 'add_ln813_1971' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5714 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1972 = add i16 %add_ln813_1971, i16 %add_ln813_1969"   --->   Operation 5714 'add' 'add_ln813_1972' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5715 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1973 = add i16 %add_ln813_1972, i16 %add_ln813_1967"   --->   Operation 5715 'add' 'add_ln813_1973' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5716 [1/1] (0.76ns)   --->   "%add_ln813_1974 = add i15 %sext_ln17_864, i15 %sext_ln17_926"   --->   Operation 5716 'add' 'add_ln813_1974' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5717 [1/1] (0.00ns)   --->   "%sext_ln813_1157 = sext i15 %add_ln813_1974"   --->   Operation 5717 'sext' 'sext_ln813_1157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5718 [1/1] (0.77ns)   --->   "%add_ln813_1975 = add i16 %sext_ln813_1157, i16 %sext_ln818_202"   --->   Operation 5718 'add' 'add_ln813_1975' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5719 [1/1] (0.00ns)   --->   "%sext_ln813_1158 = sext i15 %add_ln813_1976"   --->   Operation 5719 'sext' 'sext_ln813_1158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5720 [1/1] (0.77ns)   --->   "%add_ln813_1977 = add i16 %sext_ln813_1158, i16 %sext_ln818_247"   --->   Operation 5720 'add' 'add_ln813_1977' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5721 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1978 = add i16 %add_ln813_1977, i16 %add_ln813_1975"   --->   Operation 5721 'add' 'add_ln813_1978' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5722 [1/1] (0.00ns)   --->   "%sext_ln813_1159 = sext i15 %add_ln813_1979"   --->   Operation 5722 'sext' 'sext_ln813_1159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5723 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1980 = add i16 %sext_ln813_1159, i16 %sext_ln818_316"   --->   Operation 5723 'add' 'add_ln813_1980' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5724 [1/1] (0.00ns)   --->   "%sext_ln813_1160 = sext i15 %add_ln813_1981"   --->   Operation 5724 'sext' 'sext_ln813_1160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5725 [1/1] (0.77ns)   --->   "%add_ln813_1982 = add i16 %sext_ln813_1160, i16 %sext_ln818_382"   --->   Operation 5725 'add' 'add_ln813_1982' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5726 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1983 = add i16 %add_ln813_1982, i16 %add_ln813_1980"   --->   Operation 5726 'add' 'add_ln813_1983' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5727 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1984 = add i16 %add_ln813_1983, i16 %add_ln813_1978"   --->   Operation 5727 'add' 'add_ln813_1984' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5728 [1/1] (0.00ns)   --->   "%sext_ln813_1161 = sext i15 %add_ln813_1986"   --->   Operation 5728 'sext' 'sext_ln813_1161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5729 [1/1] (0.00ns)   --->   "%sext_ln813_1163 = sext i15 %add_ln813_1988"   --->   Operation 5729 'sext' 'sext_ln813_1163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5730 [1/1] (0.77ns)   --->   "%add_ln813_1989 = add i16 %sext_ln813_1163, i16 %sext_ln813_1161"   --->   Operation 5730 'add' 'add_ln813_1989' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5731 [1/1] (0.00ns)   --->   "%sext_ln813_1165 = sext i15 %add_ln813_1991"   --->   Operation 5731 'sext' 'sext_ln813_1165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5732 [1/1] (0.00ns)   --->   "%sext_ln813_1167 = sext i15 %add_ln813_1993"   --->   Operation 5732 'sext' 'sext_ln813_1167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5733 [1/1] (0.77ns)   --->   "%add_ln813_1994 = add i16 %sext_ln813_1167, i16 %sext_ln813_1165"   --->   Operation 5733 'add' 'add_ln813_1994' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5734 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1995 = add i16 %add_ln813_1994, i16 %add_ln813_1989"   --->   Operation 5734 'add' 'add_ln813_1995' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5735 [1/1] (0.00ns)   --->   "%sext_ln813_1169 = sext i14 %add_ln813_1997"   --->   Operation 5735 'sext' 'sext_ln813_1169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5736 [1/1] (0.00ns)   --->   "%sext_ln813_1171 = sext i14 %add_ln813_1999"   --->   Operation 5736 'sext' 'sext_ln813_1171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5737 [1/1] (0.76ns)   --->   "%add_ln813_2000 = add i15 %sext_ln813_1171, i15 %sext_ln813_1169"   --->   Operation 5737 'add' 'add_ln813_2000' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5738 [1/1] (0.00ns)   --->   "%sext_ln813_1172 = sext i15 %add_ln813_2000"   --->   Operation 5738 'sext' 'sext_ln813_1172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5739 [1/1] (0.00ns)   --->   "%sext_ln813_1177 = sext i15 %add_ln813_2005"   --->   Operation 5739 'sext' 'sext_ln813_1177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5740 [1/1] (0.77ns)   --->   "%add_ln813_2006 = add i16 %sext_ln813_1177, i16 %sext_ln813_1172"   --->   Operation 5740 'add' 'add_ln813_2006' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5741 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2007 = add i16 %add_ln813_2006, i16 %add_ln813_1995"   --->   Operation 5741 'add' 'add_ln813_2007' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5742 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2012 = add i16 %add_ln813_2011, i16 %add_ln813_2009"   --->   Operation 5742 'add' 'add_ln813_2012' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5743 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2017 = add i16 %add_ln813_2016, i16 %add_ln813_2012"   --->   Operation 5743 'add' 'add_ln813_2017' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5744 [1/1] (0.00ns)   --->   "%sext_ln813_1178 = sext i15 %add_ln813_2018"   --->   Operation 5744 'sext' 'sext_ln813_1178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5745 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2021 = add i16 %add_ln813_2020, i16 %sext_ln813_1178"   --->   Operation 5745 'add' 'add_ln813_2021' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5746 [1/1] (0.00ns)   --->   "%sext_ln813_1180 = sext i15 %add_ln813_2022"   --->   Operation 5746 'sext' 'sext_ln813_1180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5747 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2023 = add i16 %sext_ln813_1180, i16 %sext_ln818_125"   --->   Operation 5747 'add' 'add_ln813_2023' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5748 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2026 = add i16 %add_ln813_2025, i16 %add_ln813_2023"   --->   Operation 5748 'add' 'add_ln813_2026' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5749 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2027 = add i16 %add_ln813_2026, i16 %add_ln813_2021"   --->   Operation 5749 'add' 'add_ln813_2027' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5750 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2028 = add i16 %add_ln813_2027, i16 %add_ln813_2017"   --->   Operation 5750 'add' 'add_ln813_2028' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5751 [1/1] (0.00ns)   --->   "%sext_ln813_1182 = sext i15 %add_ln813_2029"   --->   Operation 5751 'sext' 'sext_ln813_1182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5752 [1/1] (0.00ns)   --->   "%sext_ln813_1183 = sext i15 %add_ln813_2030"   --->   Operation 5752 'sext' 'sext_ln813_1183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5753 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2031 = add i16 %sext_ln813_1183, i16 %sext_ln818_423"   --->   Operation 5753 'add' 'add_ln813_2031' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5754 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2032 = add i16 %add_ln813_2031, i16 %sext_ln813_1182"   --->   Operation 5754 'add' 'add_ln813_2032' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5755 [1/1] (0.00ns)   --->   "%sext_ln813_1185 = sext i15 %add_ln813_2034"   --->   Operation 5755 'sext' 'sext_ln813_1185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5756 [1/1] (0.00ns)   --->   "%sext_ln813_1187 = sext i15 %add_ln813_2036"   --->   Operation 5756 'sext' 'sext_ln813_1187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5757 [1/1] (0.77ns)   --->   "%add_ln813_2037 = add i16 %sext_ln813_1187, i16 %sext_ln813_1185"   --->   Operation 5757 'add' 'add_ln813_2037' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5758 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2038 = add i16 %add_ln813_2037, i16 %add_ln813_2032"   --->   Operation 5758 'add' 'add_ln813_2038' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5759 [1/1] (0.00ns)   --->   "%sext_ln813_1191 = sext i15 %add_ln813_2042"   --->   Operation 5759 'sext' 'sext_ln813_1191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5760 [1/1] (0.00ns)   --->   "%sext_ln813_1196 = sext i14 %add_ln813_2047"   --->   Operation 5760 'sext' 'sext_ln813_1196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5761 [1/1] (0.77ns)   --->   "%add_ln813_2048 = add i16 %sext_ln813_1196, i16 %sext_ln813_1191"   --->   Operation 5761 'add' 'add_ln813_2048' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5762 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2049 = add i16 %add_ln813_2048, i16 %add_ln813_2038"   --->   Operation 5762 'add' 'add_ln813_2049' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5763 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2050 = add i16 %add_ln813_2049, i16 %add_ln813_2028"   --->   Operation 5763 'add' 'add_ln813_2050' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5764 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2054 = add i16 %add_ln813_2053, i16 %add_ln813_2051"   --->   Operation 5764 'add' 'add_ln813_2054' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5765 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2056 = add i16 %add_ln813_2055, i16 %sext_ln818_384"   --->   Operation 5765 'add' 'add_ln813_2056' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5766 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2059 = add i16 %add_ln813_2058, i16 %add_ln813_2056"   --->   Operation 5766 'add' 'add_ln813_2059' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5767 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2060 = add i16 %add_ln813_2059, i16 %add_ln813_2054"   --->   Operation 5767 'add' 'add_ln813_2060' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5768 [1/1] (0.00ns)   --->   "%sext_ln813_1198 = sext i15 %add_ln813_2061"   --->   Operation 5768 'sext' 'sext_ln813_1198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5769 [1/1] (0.00ns)   --->   "%sext_ln813_1199 = sext i15 %add_ln813_2062"   --->   Operation 5769 'sext' 'sext_ln813_1199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5770 [1/1] (0.77ns)   --->   "%add_ln813_2063 = add i16 %sext_ln813_1199, i16 %sext_ln818_105"   --->   Operation 5770 'add' 'add_ln813_2063' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5771 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2064 = add i16 %add_ln813_2063, i16 %sext_ln813_1198"   --->   Operation 5771 'add' 'add_ln813_2064' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5772 [1/1] (0.00ns)   --->   "%sext_ln813_1200 = sext i15 %add_ln813_2065"   --->   Operation 5772 'sext' 'sext_ln813_1200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5773 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2066 = add i16 %sext_ln813_1200, i16 %sext_ln818_170"   --->   Operation 5773 'add' 'add_ln813_2066' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5774 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2069 = add i16 %add_ln813_2068, i16 %add_ln813_2066"   --->   Operation 5774 'add' 'add_ln813_2069' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5775 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2070 = add i16 %add_ln813_2069, i16 %add_ln813_2064"   --->   Operation 5775 'add' 'add_ln813_2070' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5776 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2071 = add i16 %add_ln813_2070, i16 %add_ln813_2060"   --->   Operation 5776 'add' 'add_ln813_2071' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5777 [1/1] (0.00ns)   --->   "%sext_ln813_1202 = sext i15 %add_ln813_2072"   --->   Operation 5777 'sext' 'sext_ln813_1202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5778 [1/1] (0.00ns)   --->   "%sext_ln813_1203 = sext i15 %add_ln813_2073"   --->   Operation 5778 'sext' 'sext_ln813_1203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5779 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2074 = add i16 %sext_ln813_1203, i16 %sext_ln818_411"   --->   Operation 5779 'add' 'add_ln813_2074' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5780 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2075 = add i16 %add_ln813_2074, i16 %sext_ln813_1202"   --->   Operation 5780 'add' 'add_ln813_2075' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5781 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2081 = add i16 %add_ln813_2080, i16 %add_ln813_2075"   --->   Operation 5781 'add' 'add_ln813_2081' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5782 [1/1] (0.00ns)   --->   "%sext_ln813_1211 = sext i15 %add_ln813_2085"   --->   Operation 5782 'sext' 'sext_ln813_1211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5783 [1/1] (0.00ns)   --->   "%sext_ln813_1216 = sext i15 %add_ln813_2090"   --->   Operation 5783 'sext' 'sext_ln813_1216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5784 [1/1] (0.77ns)   --->   "%add_ln813_2091 = add i16 %sext_ln813_1216, i16 %sext_ln813_1211"   --->   Operation 5784 'add' 'add_ln813_2091' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5785 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2092 = add i16 %add_ln813_2091, i16 %add_ln813_2081"   --->   Operation 5785 'add' 'add_ln813_2092' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5786 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2093 = add i16 %add_ln813_2092, i16 %add_ln813_2071"   --->   Operation 5786 'add' 'add_ln813_2093' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5787 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2098 = add i16 %add_ln813_2097, i16 %add_ln813_2095"   --->   Operation 5787 'add' 'add_ln813_2098' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5788 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2104 = add i16 %add_ln813_2103, i16 %add_ln813_2098"   --->   Operation 5788 'add' 'add_ln813_2104' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5789 [1/1] (0.00ns)   --->   "%sext_ln813_1217 = sext i15 %add_ln813_2105"   --->   Operation 5789 'sext' 'sext_ln813_1217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5790 [1/1] (0.77ns)   --->   "%add_ln813_2106 = add i16 %sext_ln813_1217, i16 %sext_ln818_11"   --->   Operation 5790 'add' 'add_ln813_2106' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5791 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2109 = add i16 %add_ln813_2108, i16 %add_ln813_2106"   --->   Operation 5791 'add' 'add_ln813_2109' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5792 [1/1] (0.00ns)   --->   "%sext_ln813_1219 = sext i15 %add_ln813_2110"   --->   Operation 5792 'sext' 'sext_ln813_1219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5793 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2111 = add i16 %sext_ln813_1219, i16 %sext_ln818_108"   --->   Operation 5793 'add' 'add_ln813_2111' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5794 [1/1] (0.00ns)   --->   "%sext_ln813_1220 = sext i15 %add_ln813_2112"   --->   Operation 5794 'sext' 'sext_ln813_1220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5795 [1/1] (0.00ns)   --->   "%sext_ln813_1221 = sext i15 %add_ln813_2113"   --->   Operation 5795 'sext' 'sext_ln813_1221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5796 [1/1] (0.77ns)   --->   "%add_ln813_2114 = add i16 %sext_ln813_1221, i16 %sext_ln813_1220"   --->   Operation 5796 'add' 'add_ln813_2114' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5797 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2115 = add i16 %add_ln813_2114, i16 %add_ln813_2111"   --->   Operation 5797 'add' 'add_ln813_2115' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5798 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2116 = add i16 %add_ln813_2115, i16 %add_ln813_2109"   --->   Operation 5798 'add' 'add_ln813_2116' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5799 [1/1] (0.00ns)   --->   "%sext_ln813_1222 = sext i15 %add_ln813_2118"   --->   Operation 5799 'sext' 'sext_ln813_1222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5800 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2119 = add i16 %sext_ln813_1222, i16 %sext_ln818_216"   --->   Operation 5800 'add' 'add_ln813_2119' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5801 [1/1] (0.00ns)   --->   "%sext_ln813_1223 = sext i15 %add_ln813_2120"   --->   Operation 5801 'sext' 'sext_ln813_1223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5802 [1/1] (0.77ns)   --->   "%add_ln813_2121 = add i16 %sext_ln813_1223, i16 %sext_ln818_302"   --->   Operation 5802 'add' 'add_ln813_2121' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5803 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2122 = add i16 %add_ln813_2121, i16 %add_ln813_2119"   --->   Operation 5803 'add' 'add_ln813_2122' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5804 [1/1] (0.00ns)   --->   "%sext_ln813_1224 = sext i15 %add_ln813_2123"   --->   Operation 5804 'sext' 'sext_ln813_1224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5805 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2124 = add i16 %sext_ln813_1224, i16 %sext_ln818_372"   --->   Operation 5805 'add' 'add_ln813_2124' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5806 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2128 = add i16 %add_ln813_2127, i16 %add_ln813_2124"   --->   Operation 5806 'add' 'add_ln813_2128' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5807 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2129 = add i16 %add_ln813_2128, i16 %add_ln813_2122"   --->   Operation 5807 'add' 'add_ln813_2129' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5808 [1/1] (0.00ns)   --->   "%sext_ln813_1228 = sext i15 %add_ln813_2131"   --->   Operation 5808 'sext' 'sext_ln813_1228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5809 [1/1] (0.00ns)   --->   "%sext_ln813_1230 = sext i14 %add_ln813_2133"   --->   Operation 5809 'sext' 'sext_ln813_1230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5810 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2134 = add i16 %sext_ln813_1230, i16 %sext_ln813_1228"   --->   Operation 5810 'add' 'add_ln813_2134' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5811 [1/1] (0.00ns)   --->   "%sext_ln813_1236 = sext i15 %add_ln813_2140"   --->   Operation 5811 'sext' 'sext_ln813_1236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5812 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2141 = add i16 %sext_ln813_1236, i16 %add_ln813_2134"   --->   Operation 5812 'add' 'add_ln813_2141' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5813 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2142 = add i16 %add_ln813_2141, i16 %add_ln813_2129"   --->   Operation 5813 'add' 'add_ln813_2142' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5814 [1/1] (0.76ns)   --->   "%add_ln813_2144 = add i15 %sext_ln17_312, i15 %sext_ln17_311"   --->   Operation 5814 'add' 'add_ln813_2144' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5815 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i15 %add_ln813_2144"   --->   Operation 5815 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5816 [1/1] (0.77ns)   --->   "%add_ln813_2145 = add i16 %sext_ln813, i16 %sext_ln818_44"   --->   Operation 5816 'add' 'add_ln813_2145' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5817 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2148 = add i16 %add_ln813_2147, i16 %add_ln813_2145"   --->   Operation 5817 'add' 'add_ln813_2148' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5818 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2154 = add i16 %add_ln813_2153, i16 %add_ln813_2148"   --->   Operation 5818 'add' 'add_ln813_2154' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5819 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2159 = add i16 %add_ln813_2158, i16 %add_ln813_2156"   --->   Operation 5819 'add' 'add_ln813_2159' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5820 [1/1] (0.00ns)   --->   "%sext_ln813_1238 = sext i15 %add_ln813_2160"   --->   Operation 5820 'sext' 'sext_ln813_1238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5821 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2161 = add i16 %sext_ln813_1238, i16 %sext_ln818_143"   --->   Operation 5821 'add' 'add_ln813_2161' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5822 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2164 = add i16 %add_ln813_2163, i16 %add_ln813_2161"   --->   Operation 5822 'add' 'add_ln813_2164' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5823 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2165 = add i16 %add_ln813_2164, i16 %add_ln813_2159"   --->   Operation 5823 'add' 'add_ln813_2165' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5824 [1/1] (0.00ns)   --->   "%sext_ln813_1242 = sext i15 %add_ln813_2171"   --->   Operation 5824 'sext' 'sext_ln813_1242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5825 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2172 = add i16 %sext_ln813_1242, i16 %sext_ln818_396"   --->   Operation 5825 'add' 'add_ln813_2172' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5826 [1/1] (0.00ns)   --->   "%sext_ln813_1243 = sext i15 %add_ln813_2173"   --->   Operation 5826 'sext' 'sext_ln813_1243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5827 [1/1] (0.77ns)   --->   "%add_ln813_2174 = add i16 %sext_ln813_1243, i16 %sext_ln818_418"   --->   Operation 5827 'add' 'add_ln813_2174' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5828 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2175 = add i16 %add_ln813_2174, i16 %add_ln813_2172"   --->   Operation 5828 'add' 'add_ln813_2175' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5829 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2176 = add i16 %add_ln813_2175, i16 %add_ln813_2170"   --->   Operation 5829 'add' 'add_ln813_2176' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5830 [1/1] (0.00ns)   --->   "%sext_ln813_1245 = sext i15 %add_ln813_2178"   --->   Operation 5830 'sext' 'sext_ln813_1245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5831 [1/1] (0.00ns)   --->   "%sext_ln813_1247 = sext i15 %add_ln813_2180"   --->   Operation 5831 'sext' 'sext_ln813_1247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5832 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2181 = add i16 %sext_ln813_1247, i16 %sext_ln813_1245"   --->   Operation 5832 'add' 'add_ln813_2181' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5833 [1/1] (0.00ns)   --->   "%sext_ln813_1249 = sext i14 %add_ln813_2183"   --->   Operation 5833 'sext' 'sext_ln813_1249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5834 [1/1] (0.00ns)   --->   "%sext_ln813_1251 = sext i14 %add_ln813_2185"   --->   Operation 5834 'sext' 'sext_ln813_1251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5835 [1/1] (0.76ns)   --->   "%add_ln813_2186 = add i15 %sext_ln813_1251, i15 %sext_ln813_1249"   --->   Operation 5835 'add' 'add_ln813_2186' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5836 [1/1] (0.00ns)   --->   "%sext_ln813_1252 = sext i15 %add_ln813_2186"   --->   Operation 5836 'sext' 'sext_ln813_1252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5837 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2187 = add i16 %sext_ln813_1252, i16 %add_ln813_2181"   --->   Operation 5837 'add' 'add_ln813_2187' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5838 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2188 = add i16 %add_ln813_2187, i16 %add_ln813_2176"   --->   Operation 5838 'add' 'add_ln813_2188' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5839 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2190 = add i16 %sext_ln818_23, i16 %sext_ln818_45"   --->   Operation 5839 'add' 'add_ln813_2190' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5840 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2191 = add i16 %add_ln813_2190, i16 %mult_V_931"   --->   Operation 5840 'add' 'add_ln813_2191' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5841 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2194 = add i16 %add_ln813_2193, i16 %add_ln813_2191"   --->   Operation 5841 'add' 'add_ln813_2194' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5842 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2196 = add i16 %add_ln813_2195, i16 %sext_ln818_309"   --->   Operation 5842 'add' 'add_ln813_2196' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5843 [1/1] (0.00ns)   --->   "%sext_ln813_1253 = sext i15 %add_ln813_2197"   --->   Operation 5843 'sext' 'sext_ln813_1253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5844 [1/1] (0.77ns)   --->   "%add_ln813_2198 = add i16 %sext_ln813_1253, i16 %sext_ln818_408"   --->   Operation 5844 'add' 'add_ln813_2198' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5845 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2199 = add i16 %add_ln813_2198, i16 %add_ln813_2196"   --->   Operation 5845 'add' 'add_ln813_2199' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5846 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2200 = add i16 %add_ln813_2199, i16 %add_ln813_2194"   --->   Operation 5846 'add' 'add_ln813_2200' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5847 [1/1] (0.00ns)   --->   "%sext_ln813_1254 = sext i15 %add_ln813_2201"   --->   Operation 5847 'sext' 'sext_ln813_1254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5848 [1/1] (0.77ns)   --->   "%add_ln813_2202 = add i16 %sext_ln813_1254, i16 %sext_ln818_28"   --->   Operation 5848 'add' 'add_ln813_2202' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5849 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2205 = add i16 %add_ln813_2204, i16 %add_ln813_2202"   --->   Operation 5849 'add' 'add_ln813_2205' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5850 [1/1] (0.76ns)   --->   "%add_ln813_2206 = add i15 %sext_ln17_881, i15 %sext_ln17_892"   --->   Operation 5850 'add' 'add_ln813_2206' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5851 [1/1] (0.00ns)   --->   "%sext_ln813_1256 = sext i15 %add_ln813_2206"   --->   Operation 5851 'sext' 'sext_ln813_1256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5852 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2207 = add i16 %sext_ln813_1256, i16 %sext_ln818_188"   --->   Operation 5852 'add' 'add_ln813_2207' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5853 [1/1] (0.00ns)   --->   "%sext_ln813_1257 = sext i15 %add_ln813_2208"   --->   Operation 5853 'sext' 'sext_ln813_1257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5854 [1/1] (0.77ns)   --->   "%add_ln813_2209 = add i16 %sext_ln813_1257, i16 %sext_ln818_275"   --->   Operation 5854 'add' 'add_ln813_2209' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5855 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2210 = add i16 %add_ln813_2209, i16 %add_ln813_2207"   --->   Operation 5855 'add' 'add_ln813_2210' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5856 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2211 = add i16 %add_ln813_2210, i16 %add_ln813_2205"   --->   Operation 5856 'add' 'add_ln813_2211' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5857 [1/1] (0.76ns)   --->   "%add_ln813_2213 = add i15 %sext_ln17_1233, i15 %sext_ln17_1241"   --->   Operation 5857 'add' 'add_ln813_2213' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5858 [1/1] (0.00ns)   --->   "%sext_ln813_1258 = sext i15 %add_ln813_2213"   --->   Operation 5858 'sext' 'sext_ln813_1258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5859 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2214 = add i16 %sext_ln813_1258, i16 %sext_ln818_385"   --->   Operation 5859 'add' 'add_ln813_2214' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5860 [1/1] (0.00ns)   --->   "%sext_ln813_1260 = sext i15 %add_ln813_2216"   --->   Operation 5860 'sext' 'sext_ln813_1260' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5861 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2217 = add i16 %sext_ln813_1260, i16 %add_ln813_2214"   --->   Operation 5861 'add' 'add_ln813_2217' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5862 [1/1] (0.00ns)   --->   "%sext_ln813_1262 = sext i15 %add_ln813_2219"   --->   Operation 5862 'sext' 'sext_ln813_1262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5863 [1/1] (0.00ns)   --->   "%sext_ln813_1264 = sext i15 %add_ln813_2221"   --->   Operation 5863 'sext' 'sext_ln813_1264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5864 [1/1] (0.77ns)   --->   "%add_ln813_2222 = add i16 %sext_ln813_1264, i16 %sext_ln813_1262"   --->   Operation 5864 'add' 'add_ln813_2222' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5865 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2223 = add i16 %add_ln813_2222, i16 %add_ln813_2217"   --->   Operation 5865 'add' 'add_ln813_2223' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5866 [1/1] (0.00ns)   --->   "%sext_ln813_1265 = sext i14 %add_ln813_2224"   --->   Operation 5866 'sext' 'sext_ln813_1265' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5867 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2225 = add i15 %sext_ln813_1265, i15 %sext_ln17_1271"   --->   Operation 5867 'add' 'add_ln813_2225' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5868 [1/1] (0.00ns)   --->   "%sext_ln813_1267 = sext i14 %add_ln813_2227"   --->   Operation 5868 'sext' 'sext_ln813_1267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5869 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_2228 = add i15 %sext_ln813_1267, i15 %add_ln813_2225"   --->   Operation 5869 'add' 'add_ln813_2228' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5870 [1/1] (0.00ns)   --->   "%sext_ln813_1268 = sext i15 %add_ln813_2228"   --->   Operation 5870 'sext' 'sext_ln813_1268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5871 [1/1] (0.00ns)   --->   "%sext_ln813_1270 = sext i14 %add_ln813_2230"   --->   Operation 5871 'sext' 'sext_ln813_1270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5872 [1/1] (0.00ns)   --->   "%sext_ln813_1272 = sext i13 %add_ln813_2232"   --->   Operation 5872 'sext' 'sext_ln813_1272' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5873 [1/1] (0.76ns)   --->   "%add_ln813_2233 = add i15 %sext_ln813_1272, i15 %sext_ln813_1270"   --->   Operation 5873 'add' 'add_ln813_2233' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5874 [1/1] (0.00ns)   --->   "%sext_ln813_1273 = sext i15 %add_ln813_2233"   --->   Operation 5874 'sext' 'sext_ln813_1273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5875 [1/1] (0.77ns)   --->   "%add_ln813_2234 = add i16 %sext_ln813_1273, i16 %sext_ln813_1268"   --->   Operation 5875 'add' 'add_ln813_2234' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5876 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2235 = add i16 %add_ln813_2234, i16 %add_ln813_2223"   --->   Operation 5876 'add' 'add_ln813_2235' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5877 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2241 = add i16 %add_ln813_2240, i16 %add_ln813_2238"   --->   Operation 5877 'add' 'add_ln813_2241' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5878 [1/1] (0.00ns)   --->   "%sext_ln813_1274 = sext i15 %add_ln813_2242"   --->   Operation 5878 'sext' 'sext_ln813_1274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5879 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2243 = add i16 %sext_ln813_1274, i16 %sext_ln818_463"   --->   Operation 5879 'add' 'add_ln813_2243' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5880 [1/1] (0.00ns)   --->   "%sext_ln813_1275 = sext i15 %add_ln813_2244"   --->   Operation 5880 'sext' 'sext_ln813_1275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5881 [1/1] (0.00ns)   --->   "%sext_ln813_1276 = sext i15 %add_ln813_2245"   --->   Operation 5881 'sext' 'sext_ln813_1276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5882 [1/1] (0.77ns)   --->   "%add_ln813_2246 = add i16 %sext_ln813_1276, i16 %sext_ln813_1275"   --->   Operation 5882 'add' 'add_ln813_2246' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5883 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2247 = add i16 %add_ln813_2246, i16 %add_ln813_2243"   --->   Operation 5883 'add' 'add_ln813_2247' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5884 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2248 = add i16 %add_ln813_2247, i16 %add_ln813_2241"   --->   Operation 5884 'add' 'add_ln813_2248' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5885 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2253 = add i16 %add_ln813_2252, i16 %add_ln813_2250"   --->   Operation 5885 'add' 'add_ln813_2253' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5886 [1/1] (0.00ns)   --->   "%sext_ln813_1279 = sext i15 %add_ln813_2254"   --->   Operation 5886 'sext' 'sext_ln813_1279' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5887 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2255 = add i16 %sext_ln813_1279, i16 %sext_ln818_278"   --->   Operation 5887 'add' 'add_ln813_2255' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5888 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2259 = add i16 %add_ln813_2258, i16 %add_ln813_2255"   --->   Operation 5888 'add' 'add_ln813_2259' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5889 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2260 = add i16 %add_ln813_2259, i16 %add_ln813_2253"   --->   Operation 5889 'add' 'add_ln813_2260' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5890 [1/1] (0.00ns)   --->   "%sext_ln813_1282 = sext i15 %add_ln813_2262"   --->   Operation 5890 'sext' 'sext_ln813_1282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5891 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2263 = add i16 %sext_ln813_1282, i16 %sext_ln818_451"   --->   Operation 5891 'add' 'add_ln813_2263' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5892 [1/1] (0.00ns)   --->   "%sext_ln813_1284 = sext i15 %add_ln813_2265"   --->   Operation 5892 'sext' 'sext_ln813_1284' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5893 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2266 = add i16 %sext_ln813_1284, i16 %add_ln813_2263"   --->   Operation 5893 'add' 'add_ln813_2266' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5894 [1/1] (0.00ns)   --->   "%sext_ln813_1286 = sext i15 %add_ln813_2268"   --->   Operation 5894 'sext' 'sext_ln813_1286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5895 [1/1] (0.00ns)   --->   "%sext_ln813_1289 = sext i15 %add_ln813_2271"   --->   Operation 5895 'sext' 'sext_ln813_1289' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5896 [1/1] (0.77ns)   --->   "%add_ln813_2272 = add i16 %sext_ln813_1289, i16 %sext_ln813_1286"   --->   Operation 5896 'add' 'add_ln813_2272' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5897 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2273 = add i16 %add_ln813_2272, i16 %add_ln813_2266"   --->   Operation 5897 'add' 'add_ln813_2273' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5898 [1/1] (0.00ns)   --->   "%sext_ln813_1293 = sext i15 %add_ln813_2278"   --->   Operation 5898 'sext' 'sext_ln813_1293' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5899 [1/1] (0.00ns)   --->   "%sext_ln813_1299 = sext i14 %add_ln813_2284"   --->   Operation 5899 'sext' 'sext_ln813_1299' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5900 [1/1] (0.77ns)   --->   "%add_ln813_2285 = add i16 %sext_ln813_1299, i16 %sext_ln813_1293"   --->   Operation 5900 'add' 'add_ln813_2285' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5901 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2286 = add i16 %add_ln813_2285, i16 %add_ln813_2273"   --->   Operation 5901 'add' 'add_ln813_2286' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5902 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2288 = add i16 %sext_ln818_44, i16 %sext_ln818_223"   --->   Operation 5902 'add' 'add_ln813_2288' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5903 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2289 = add i16 %add_ln813_2288, i16 %mult_V_955"   --->   Operation 5903 'add' 'add_ln813_2289' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5904 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2292 = add i16 %add_ln813_2291, i16 %add_ln813_2289"   --->   Operation 5904 'add' 'add_ln813_2292' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5905 [1/1] (0.00ns)   --->   "%sext_ln813_1300 = sext i15 %add_ln813_2293"   --->   Operation 5905 'sext' 'sext_ln813_1300' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5906 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2294 = add i16 %sext_ln813_1300, i16 %sext_ln818_35"   --->   Operation 5906 'add' 'add_ln813_2294' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5907 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2297 = add i16 %add_ln813_2296, i16 %add_ln813_2294"   --->   Operation 5907 'add' 'add_ln813_2297' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5908 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2298 = add i16 %add_ln813_2297, i16 %add_ln813_2292"   --->   Operation 5908 'add' 'add_ln813_2298' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5909 [1/1] (0.00ns)   --->   "%sext_ln813_1303 = sext i15 %add_ln813_2301"   --->   Operation 5909 'sext' 'sext_ln813_1303' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5910 [1/1] (0.77ns)   --->   "%add_ln813_2302 = add i16 %sext_ln813_1303, i16 %sext_ln818_205"   --->   Operation 5910 'add' 'add_ln813_2302' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5911 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2303 = add i16 %add_ln813_2302, i16 %add_ln813_2300"   --->   Operation 5911 'add' 'add_ln813_2303' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5912 [1/1] (0.76ns)   --->   "%add_ln813_2304 = add i15 %sext_ln17_985, i15 %sext_ln17_992"   --->   Operation 5912 'add' 'add_ln813_2304' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5913 [1/1] (0.00ns)   --->   "%sext_ln813_1304 = sext i15 %add_ln813_2304"   --->   Operation 5913 'sext' 'sext_ln813_1304' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5914 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2305 = add i16 %sext_ln813_1304, i16 %sext_ln818_265"   --->   Operation 5914 'add' 'add_ln813_2305' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5915 [1/1] (0.00ns)   --->   "%sext_ln813_1305 = sext i15 %add_ln813_2306"   --->   Operation 5915 'sext' 'sext_ln813_1305' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5916 [1/1] (0.77ns)   --->   "%add_ln813_2307 = add i16 %sext_ln813_1305, i16 %sext_ln818_317"   --->   Operation 5916 'add' 'add_ln813_2307' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5917 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2308 = add i16 %add_ln813_2307, i16 %add_ln813_2305"   --->   Operation 5917 'add' 'add_ln813_2308' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5918 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2309 = add i16 %add_ln813_2308, i16 %add_ln813_2303"   --->   Operation 5918 'add' 'add_ln813_2309' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5919 [1/1] (0.00ns)   --->   "%sext_ln813_1306 = sext i15 %add_ln813_2311"   --->   Operation 5919 'sext' 'sext_ln813_1306' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5920 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2312 = add i16 %sext_ln813_1306, i16 %sext_ln818_341"   --->   Operation 5920 'add' 'add_ln813_2312' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5921 [1/1] (0.00ns)   --->   "%sext_ln813_1307 = sext i15 %add_ln813_2313"   --->   Operation 5921 'sext' 'sext_ln813_1307' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5922 [1/1] (0.77ns)   --->   "%add_ln813_2314 = add i16 %sext_ln813_1307, i16 %sext_ln818_413"   --->   Operation 5922 'add' 'add_ln813_2314' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5923 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2315 = add i16 %add_ln813_2314, i16 %add_ln813_2312"   --->   Operation 5923 'add' 'add_ln813_2315' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5924 [1/1] (0.76ns)   --->   "%add_ln813_2316 = add i15 %sext_ln17_1273, i15 %sext_ln17_1282"   --->   Operation 5924 'add' 'add_ln813_2316' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5925 [1/1] (0.00ns)   --->   "%sext_ln813_1308 = sext i15 %add_ln813_2316"   --->   Operation 5925 'sext' 'sext_ln813_1308' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5926 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2317 = add i16 %sext_ln813_1308, i16 %sext_ln818_430"   --->   Operation 5926 'add' 'add_ln813_2317' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5927 [1/1] (0.00ns)   --->   "%sext_ln813_1309 = sext i15 %add_ln813_2318"   --->   Operation 5927 'sext' 'sext_ln813_1309' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5928 [1/1] (0.77ns)   --->   "%add_ln813_2319 = add i16 %sext_ln813_1309, i16 %sext_ln818_457"   --->   Operation 5928 'add' 'add_ln813_2319' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5929 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2320 = add i16 %add_ln813_2319, i16 %add_ln813_2317"   --->   Operation 5929 'add' 'add_ln813_2320' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5930 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2321 = add i16 %add_ln813_2320, i16 %add_ln813_2315"   --->   Operation 5930 'add' 'add_ln813_2321' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5931 [1/1] (0.00ns)   --->   "%sext_ln813_1311 = sext i15 %add_ln813_2323"   --->   Operation 5931 'sext' 'sext_ln813_1311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5932 [1/1] (0.00ns)   --->   "%sext_ln813_1313 = sext i15 %add_ln813_2325"   --->   Operation 5932 'sext' 'sext_ln813_1313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5933 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2326 = add i16 %sext_ln813_1313, i16 %sext_ln813_1311"   --->   Operation 5933 'add' 'add_ln813_2326' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5934 [1/1] (0.00ns)   --->   "%sext_ln813_1315 = sext i14 %add_ln813_2328"   --->   Operation 5934 'sext' 'sext_ln813_1315' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5935 [1/1] (0.00ns)   --->   "%sext_ln813_1318 = sext i14 %add_ln813_2331"   --->   Operation 5935 'sext' 'sext_ln813_1318' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5936 [1/1] (0.76ns)   --->   "%add_ln813_2332 = add i15 %sext_ln813_1318, i15 %sext_ln813_1315"   --->   Operation 5936 'add' 'add_ln813_2332' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5937 [1/1] (0.00ns)   --->   "%sext_ln813_1319 = sext i15 %add_ln813_2332"   --->   Operation 5937 'sext' 'sext_ln813_1319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5938 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2333 = add i16 %sext_ln813_1319, i16 %add_ln813_2326"   --->   Operation 5938 'add' 'add_ln813_2333' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5939 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2334 = add i16 %add_ln813_2333, i16 %add_ln813_2321"   --->   Operation 5939 'add' 'add_ln813_2334' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5940 [1/1] (0.00ns)   --->   "%sext_ln813_1320 = sext i15 %add_ln813_2338"   --->   Operation 5940 'sext' 'sext_ln813_1320' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5941 [1/1] (0.77ns)   --->   "%add_ln813_2339 = add i16 %sext_ln813_1320, i16 %sext_ln818_20"   --->   Operation 5941 'add' 'add_ln813_2339' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5942 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2340 = add i16 %add_ln813_2339, i16 %add_ln813_2337"   --->   Operation 5942 'add' 'add_ln813_2340' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5943 [1/1] (0.00ns)   --->   "%sext_ln813_1321 = sext i15 %add_ln813_2341"   --->   Operation 5943 'sext' 'sext_ln813_1321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5944 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2342 = add i16 %sext_ln813_1321, i16 %sext_ln818_63"   --->   Operation 5944 'add' 'add_ln813_2342' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5945 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2345 = add i16 %add_ln813_2344, i16 %add_ln813_2342"   --->   Operation 5945 'add' 'add_ln813_2345' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5946 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2346 = add i16 %add_ln813_2345, i16 %add_ln813_2340"   --->   Operation 5946 'add' 'add_ln813_2346' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5947 [1/1] (0.00ns)   --->   "%sext_ln813_1323 = sext i15 %add_ln813_2347"   --->   Operation 5947 'sext' 'sext_ln813_1323' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5948 [1/1] (0.77ns)   --->   "%add_ln813_2348 = add i16 %sext_ln813_1323, i16 %sext_ln818_122"   --->   Operation 5948 'add' 'add_ln813_2348' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5949 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2351 = add i16 %add_ln813_2350, i16 %add_ln813_2348"   --->   Operation 5949 'add' 'add_ln813_2351' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5950 [1/1] (0.00ns)   --->   "%sext_ln813_1325 = sext i15 %add_ln813_2352"   --->   Operation 5950 'sext' 'sext_ln813_1325' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5951 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2353 = add i16 %sext_ln813_1325, i16 %sext_ln818_184"   --->   Operation 5951 'add' 'add_ln813_2353' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5952 [1/1] (0.00ns)   --->   "%sext_ln813_1326 = sext i15 %add_ln813_2354"   --->   Operation 5952 'sext' 'sext_ln813_1326' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5953 [1/1] (0.77ns)   --->   "%add_ln813_2355 = add i16 %sext_ln813_1326, i16 %sext_ln818_260"   --->   Operation 5953 'add' 'add_ln813_2355' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5954 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2356 = add i16 %add_ln813_2355, i16 %add_ln813_2353"   --->   Operation 5954 'add' 'add_ln813_2356' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5955 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2357 = add i16 %add_ln813_2356, i16 %add_ln813_2351"   --->   Operation 5955 'add' 'add_ln813_2357' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5956 [1/1] (0.00ns)   --->   "%sext_ln813_1327 = sext i15 %add_ln813_2359"   --->   Operation 5956 'sext' 'sext_ln813_1327' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5957 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2360 = add i16 %sext_ln813_1327, i16 %sext_ln818_296"   --->   Operation 5957 'add' 'add_ln813_2360' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5958 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2363 = add i16 %add_ln813_2362, i16 %add_ln813_2360"   --->   Operation 5958 'add' 'add_ln813_2363' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5959 [1/1] (0.00ns)   --->   "%sext_ln813_1329 = sext i15 %add_ln813_2364"   --->   Operation 5959 'sext' 'sext_ln813_1329' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5960 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2365 = add i16 %sext_ln813_1329, i16 %sext_ln818_365"   --->   Operation 5960 'add' 'add_ln813_2365' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5961 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2368 = add i16 %add_ln813_2367, i16 %add_ln813_2365"   --->   Operation 5961 'add' 'add_ln813_2368' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5962 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2369 = add i16 %add_ln813_2368, i16 %add_ln813_2363"   --->   Operation 5962 'add' 'add_ln813_2369' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5963 [1/1] (0.00ns)   --->   "%sext_ln813_1332 = sext i15 %add_ln813_2371"   --->   Operation 5963 'sext' 'sext_ln813_1332' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5964 [1/1] (0.00ns)   --->   "%sext_ln813_1334 = sext i15 %add_ln813_2373"   --->   Operation 5964 'sext' 'sext_ln813_1334' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5965 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2374 = add i16 %sext_ln813_1334, i16 %sext_ln813_1332"   --->   Operation 5965 'add' 'add_ln813_2374' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5966 [1/1] (0.00ns)   --->   "%sext_ln813_1336 = sext i15 %add_ln813_2376"   --->   Operation 5966 'sext' 'sext_ln813_1336' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5967 [1/1] (0.00ns)   --->   "%sext_ln813_1339 = sext i14 %add_ln813_2379"   --->   Operation 5967 'sext' 'sext_ln813_1339' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5968 [1/1] (0.77ns)   --->   "%add_ln813_2380 = add i16 %sext_ln813_1339, i16 %sext_ln813_1336"   --->   Operation 5968 'add' 'add_ln813_2380' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5969 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2381 = add i16 %add_ln813_2380, i16 %add_ln813_2374"   --->   Operation 5969 'add' 'add_ln813_2381' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5970 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2382 = add i16 %add_ln813_2381, i16 %add_ln813_2369"   --->   Operation 5970 'add' 'add_ln813_2382' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5971 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2388 = add i16 %add_ln813_2387, i16 %add_ln813_2385"   --->   Operation 5971 'add' 'add_ln813_2388' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5972 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2389 = add i16 %sext_ln818_426, i16 %sext_ln818_461"   --->   Operation 5972 'add' 'add_ln813_2389' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5973 [1/1] (0.00ns)   --->   "%sext_ln813_1341 = sext i15 %add_ln813_2390"   --->   Operation 5973 'sext' 'sext_ln813_1341' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5974 [1/1] (0.77ns)   --->   "%add_ln813_2391 = add i16 %sext_ln813_1341, i16 %sext_ln818_466"   --->   Operation 5974 'add' 'add_ln813_2391' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5975 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2392 = add i16 %add_ln813_2391, i16 %add_ln813_2389"   --->   Operation 5975 'add' 'add_ln813_2392' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5976 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2393 = add i16 %add_ln813_2392, i16 %add_ln813_2388"   --->   Operation 5976 'add' 'add_ln813_2393' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5977 [1/1] (0.00ns)   --->   "%sext_ln813_1342 = sext i15 %add_ln813_2394"   --->   Operation 5977 'sext' 'sext_ln813_1342' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5978 [1/1] (0.00ns)   --->   "%sext_ln813_1343 = sext i15 %add_ln813_2395"   --->   Operation 5978 'sext' 'sext_ln813_1343' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5979 [1/1] (0.77ns)   --->   "%add_ln813_2396 = add i16 %sext_ln813_1343, i16 %sext_ln818_73"   --->   Operation 5979 'add' 'add_ln813_2396' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5980 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2397 = add i16 %add_ln813_2396, i16 %sext_ln813_1342"   --->   Operation 5980 'add' 'add_ln813_2397' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5981 [1/1] (0.76ns)   --->   "%add_ln813_2398 = add i15 %sext_ln17_763, i15 %sext_ln17_843"   --->   Operation 5981 'add' 'add_ln813_2398' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5982 [1/1] (0.00ns)   --->   "%sext_ln813_1344 = sext i15 %add_ln813_2398"   --->   Operation 5982 'sext' 'sext_ln813_1344' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5983 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2399 = add i16 %sext_ln813_1344, i16 %sext_ln818_132"   --->   Operation 5983 'add' 'add_ln813_2399' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5984 [1/1] (0.00ns)   --->   "%sext_ln813_1345 = sext i15 %add_ln813_2400"   --->   Operation 5984 'sext' 'sext_ln813_1345' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5985 [1/1] (0.77ns)   --->   "%add_ln813_2401 = add i16 %sext_ln813_1345, i16 %sext_ln818_213"   --->   Operation 5985 'add' 'add_ln813_2401' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5986 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2402 = add i16 %add_ln813_2401, i16 %add_ln813_2399"   --->   Operation 5986 'add' 'add_ln813_2402' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5987 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2403 = add i16 %add_ln813_2402, i16 %add_ln813_2397"   --->   Operation 5987 'add' 'add_ln813_2403' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5988 [1/1] (0.76ns)   --->   "%add_ln813_2409 = add i15 %sext_ln17_1196, i15 %sext_ln17_1235"   --->   Operation 5988 'add' 'add_ln813_2409' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5989 [1/1] (0.00ns)   --->   "%sext_ln813_1348 = sext i15 %add_ln813_2409"   --->   Operation 5989 'sext' 'sext_ln813_1348' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5990 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2410 = add i16 %sext_ln813_1348, i16 %sext_ln818_394"   --->   Operation 5990 'add' 'add_ln813_2410' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5991 [1/1] (0.00ns)   --->   "%sext_ln813_1350 = sext i15 %add_ln813_2412"   --->   Operation 5991 'sext' 'sext_ln813_1350' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5992 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2413 = add i16 %sext_ln813_1350, i16 %add_ln813_2410"   --->   Operation 5992 'add' 'add_ln813_2413' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5993 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2414 = add i16 %add_ln813_2413, i16 %add_ln813_2408"   --->   Operation 5993 'add' 'add_ln813_2414' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5994 [1/1] (0.00ns)   --->   "%sext_ln813_1354 = sext i15 %add_ln813_2418"   --->   Operation 5994 'sext' 'sext_ln813_1354' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5995 [1/1] (0.00ns)   --->   "%sext_ln813_1356 = sext i14 %add_ln813_2420"   --->   Operation 5995 'sext' 'sext_ln813_1356' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5996 [1/1] (0.00ns)   --->   "%sext_ln813_1358 = sext i14 %add_ln813_2422"   --->   Operation 5996 'sext' 'sext_ln813_1358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5997 [1/1] (0.76ns)   --->   "%add_ln813_2423 = add i15 %sext_ln813_1358, i15 %sext_ln813_1356"   --->   Operation 5997 'add' 'add_ln813_2423' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5998 [1/1] (0.00ns)   --->   "%sext_ln813_1359 = sext i15 %add_ln813_2423"   --->   Operation 5998 'sext' 'sext_ln813_1359' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5999 [1/1] (0.77ns)   --->   "%add_ln813_2424 = add i16 %sext_ln813_1359, i16 %sext_ln813_1354"   --->   Operation 5999 'add' 'add_ln813_2424' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6000 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2425 = add i16 %add_ln813_2424, i16 %add_ln813_2414"   --->   Operation 6000 'add' 'add_ln813_2425' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6001 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2431 = add i16 %add_ln813_2430, i16 %add_ln813_2428"   --->   Operation 6001 'add' 'add_ln813_2431' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6002 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2433 = add i16 %add_ln813_2432, i16 %sext_ln818_271"   --->   Operation 6002 'add' 'add_ln813_2433' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6003 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2437 = add i16 %add_ln813_2436, i16 %add_ln813_2433"   --->   Operation 6003 'add' 'add_ln813_2437' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6004 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2438 = add i16 %add_ln813_2437, i16 %add_ln813_2431"   --->   Operation 6004 'add' 'add_ln813_2438' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6005 [1/1] (0.76ns)   --->   "%add_ln813_2441 = add i15 %sext_ln17_841, i15 %sext_ln17_889"   --->   Operation 6005 'add' 'add_ln813_2441' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6006 [1/1] (0.00ns)   --->   "%sext_ln813_1363 = sext i15 %add_ln813_2441"   --->   Operation 6006 'sext' 'sext_ln813_1363' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6007 [1/1] (0.77ns)   --->   "%add_ln813_2442 = add i16 %sext_ln813_1363, i16 %sext_ln818_184"   --->   Operation 6007 'add' 'add_ln813_2442' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6008 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2443 = add i16 %add_ln813_2442, i16 %add_ln813_2440"   --->   Operation 6008 'add' 'add_ln813_2443' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6009 [1/1] (0.00ns)   --->   "%sext_ln813_1364 = sext i15 %add_ln813_2444"   --->   Operation 6009 'sext' 'sext_ln813_1364' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6010 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2445 = add i16 %sext_ln813_1364, i16 %sext_ln818_244"   --->   Operation 6010 'add' 'add_ln813_2445' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6011 [1/1] (0.00ns)   --->   "%sext_ln813_1365 = sext i15 %add_ln813_2446"   --->   Operation 6011 'sext' 'sext_ln813_1365' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6012 [1/1] (0.00ns)   --->   "%sext_ln813_1366 = sext i15 %add_ln813_2447"   --->   Operation 6012 'sext' 'sext_ln813_1366' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6013 [1/1] (0.77ns)   --->   "%add_ln813_2448 = add i16 %sext_ln813_1366, i16 %sext_ln813_1365"   --->   Operation 6013 'add' 'add_ln813_2448' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6014 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2449 = add i16 %add_ln813_2448, i16 %add_ln813_2445"   --->   Operation 6014 'add' 'add_ln813_2449' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6015 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2450 = add i16 %add_ln813_2449, i16 %add_ln813_2443"   --->   Operation 6015 'add' 'add_ln813_2450' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6016 [1/1] (0.00ns)   --->   "%sext_ln813_1367 = sext i15 %add_ln813_2452"   --->   Operation 6016 'sext' 'sext_ln813_1367' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6017 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2453 = add i16 %sext_ln813_1367, i16 %sext_ln818_424"   --->   Operation 6017 'add' 'add_ln813_2453' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6018 [1/1] (0.00ns)   --->   "%sext_ln813_1368 = sext i15 %add_ln813_2454"   --->   Operation 6018 'sext' 'sext_ln813_1368' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6019 [1/1] (0.77ns)   --->   "%add_ln813_2455 = add i16 %sext_ln813_1368, i16 %sext_ln818_469"   --->   Operation 6019 'add' 'add_ln813_2455' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6020 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2456 = add i16 %add_ln813_2455, i16 %add_ln813_2453"   --->   Operation 6020 'add' 'add_ln813_2456' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6021 [1/1] (0.00ns)   --->   "%sext_ln813_1370 = sext i15 %add_ln813_2458"   --->   Operation 6021 'sext' 'sext_ln813_1370' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6022 [1/1] (0.00ns)   --->   "%sext_ln813_1373 = sext i15 %add_ln813_2461"   --->   Operation 6022 'sext' 'sext_ln813_1373' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6023 [1/1] (0.77ns)   --->   "%add_ln813_2462 = add i16 %sext_ln813_1373, i16 %sext_ln813_1370"   --->   Operation 6023 'add' 'add_ln813_2462' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6024 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2463 = add i16 %add_ln813_2462, i16 %add_ln813_2456"   --->   Operation 6024 'add' 'add_ln813_2463' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6025 [1/1] (0.00ns)   --->   "%sext_ln813_1375 = sext i14 %add_ln813_2465"   --->   Operation 6025 'sext' 'sext_ln813_1375' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6026 [1/1] (0.00ns)   --->   "%sext_ln813_1377 = sext i14 %add_ln813_2467"   --->   Operation 6026 'sext' 'sext_ln813_1377' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6027 [1/1] (0.76ns)   --->   "%add_ln813_2468 = add i15 %sext_ln813_1377, i15 %sext_ln813_1375"   --->   Operation 6027 'add' 'add_ln813_2468' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6028 [1/1] (0.00ns)   --->   "%sext_ln813_1378 = sext i15 %add_ln813_2468"   --->   Operation 6028 'sext' 'sext_ln813_1378' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6029 [1/1] (0.00ns)   --->   "%sext_ln813_1384 = sext i15 %add_ln813_2474"   --->   Operation 6029 'sext' 'sext_ln813_1384' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6030 [1/1] (0.77ns)   --->   "%add_ln813_2475 = add i16 %sext_ln813_1384, i16 %sext_ln813_1378"   --->   Operation 6030 'add' 'add_ln813_2475' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6031 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2476 = add i16 %add_ln813_2475, i16 %add_ln813_2463"   --->   Operation 6031 'add' 'add_ln813_2476' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6032 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2482 = add i16 %add_ln813_2481, i16 %add_ln813_2479"   --->   Operation 6032 'add' 'add_ln813_2482' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6033 [1/1] (0.77ns)   --->   "%add_ln813_2483 = add i16 %sext_ln818_442, i16 %sext_ln818_466"   --->   Operation 6033 'add' 'add_ln813_2483' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6034 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2484 = add i16 %add_ln813_2483, i16 %sext_ln818_427"   --->   Operation 6034 'add' 'add_ln813_2484' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6035 [1/1] (0.00ns)   --->   "%sext_ln813_1385 = sext i15 %add_ln813_2485"   --->   Operation 6035 'sext' 'sext_ln813_1385' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6036 [1/1] (0.77ns)   --->   "%add_ln813_2486 = add i16 %sext_ln813_1385, i16 %sext_ln818_480"   --->   Operation 6036 'add' 'add_ln813_2486' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6037 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2487 = add i16 %add_ln813_2486, i16 %add_ln813_2484"   --->   Operation 6037 'add' 'add_ln813_2487' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6038 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2488 = add i16 %add_ln813_2487, i16 %add_ln813_2482"   --->   Operation 6038 'add' 'add_ln813_2488' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6039 [1/1] (0.76ns)   --->   "%add_ln813_2491 = add i15 %sext_ln17_859, i15 %sext_ln17_892"   --->   Operation 6039 'add' 'add_ln813_2491' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6040 [1/1] (0.00ns)   --->   "%sext_ln813_1387 = sext i15 %add_ln813_2491"   --->   Operation 6040 'sext' 'sext_ln813_1387' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6041 [1/1] (0.77ns)   --->   "%add_ln813_2492 = add i16 %sext_ln813_1387, i16 %sext_ln818_159"   --->   Operation 6041 'add' 'add_ln813_2492' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6042 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2493 = add i16 %add_ln813_2492, i16 %add_ln813_2490"   --->   Operation 6042 'add' 'add_ln813_2493' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6043 [1/1] (0.00ns)   --->   "%sext_ln813_1388 = sext i15 %add_ln813_2494"   --->   Operation 6043 'sext' 'sext_ln813_1388' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6044 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2495 = add i16 %sext_ln813_1388, i16 %sext_ln818_231"   --->   Operation 6044 'add' 'add_ln813_2495' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6045 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2499 = add i16 %add_ln813_2498, i16 %add_ln813_2495"   --->   Operation 6045 'add' 'add_ln813_2499' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6046 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2500 = add i16 %add_ln813_2499, i16 %add_ln813_2493"   --->   Operation 6046 'add' 'add_ln813_2500' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6047 [1/1] (0.76ns)   --->   "%add_ln813_2502 = add i15 %sext_ln17_1056, i15 %sext_ln17_1064"   --->   Operation 6047 'add' 'add_ln813_2502' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6048 [1/1] (0.00ns)   --->   "%sext_ln813_1391 = sext i15 %add_ln813_2502"   --->   Operation 6048 'sext' 'sext_ln813_1391' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6049 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2503 = add i16 %sext_ln813_1391, i16 %sext_ln818_298"   --->   Operation 6049 'add' 'add_ln813_2503' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6050 [1/1] (0.00ns)   --->   "%sext_ln813_1392 = sext i15 %add_ln813_2504"   --->   Operation 6050 'sext' 'sext_ln813_1392' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6051 [1/1] (0.77ns)   --->   "%add_ln813_2505 = add i16 %sext_ln813_1392, i16 %sext_ln818_335"   --->   Operation 6051 'add' 'add_ln813_2505' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6052 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2506 = add i16 %add_ln813_2505, i16 %add_ln813_2503"   --->   Operation 6052 'add' 'add_ln813_2506' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6053 [1/1] (0.00ns)   --->   "%sext_ln813_1393 = sext i15 %add_ln813_2507"   --->   Operation 6053 'sext' 'sext_ln813_1393' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6054 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2508 = add i16 %sext_ln813_1393, i16 %sext_ln818_368"   --->   Operation 6054 'add' 'add_ln813_2508' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6055 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2511 = add i16 %add_ln813_2510, i16 %add_ln813_2508"   --->   Operation 6055 'add' 'add_ln813_2511' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6056 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2512 = add i16 %add_ln813_2511, i16 %add_ln813_2506"   --->   Operation 6056 'add' 'add_ln813_2512' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6057 [1/1] (0.00ns)   --->   "%sext_ln813_1395 = sext i15 %add_ln813_2513"   --->   Operation 6057 'sext' 'sext_ln813_1395' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6058 [1/1] (0.77ns)   --->   "%add_ln813_2514 = add i16 %sext_ln813_1395, i16 %sext_ln818_444"   --->   Operation 6058 'add' 'add_ln813_2514' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6059 [1/1] (0.00ns)   --->   "%sext_ln813_1397 = sext i15 %add_ln813_2516"   --->   Operation 6059 'sext' 'sext_ln813_1397' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6060 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2517 = add i16 %sext_ln813_1397, i16 %add_ln813_2514"   --->   Operation 6060 'add' 'add_ln813_2517' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6061 [1/1] (0.00ns)   --->   "%sext_ln813_1399 = sext i15 %add_ln813_2519"   --->   Operation 6061 'sext' 'sext_ln813_1399' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6062 [1/1] (0.00ns)   --->   "%sext_ln813_1402 = sext i14 %add_ln813_2522"   --->   Operation 6062 'sext' 'sext_ln813_1402' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6063 [1/1] (0.77ns)   --->   "%add_ln813_2523 = add i16 %sext_ln813_1402, i16 %sext_ln813_1399"   --->   Operation 6063 'add' 'add_ln813_2523' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6064 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2524 = add i16 %add_ln813_2523, i16 %add_ln813_2517"   --->   Operation 6064 'add' 'add_ln813_2524' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6065 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2525 = add i16 %add_ln813_2524, i16 %add_ln813_2512"   --->   Operation 6065 'add' 'add_ln813_2525' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6066 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2531 = add i16 %add_ln813_2530, i16 %add_ln813_2528"   --->   Operation 6066 'add' 'add_ln813_2531' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6067 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2532 = add i16 %add_ln813_2055, i16 %sext_ln818_404"   --->   Operation 6067 'add' 'add_ln813_2532' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6068 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2535 = add i16 %add_ln813_2534, i16 %add_ln813_2532"   --->   Operation 6068 'add' 'add_ln813_2535' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6069 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2536 = add i16 %add_ln813_2535, i16 %add_ln813_2531"   --->   Operation 6069 'add' 'add_ln813_2536' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6070 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2541 = add i16 %add_ln813_2540, i16 %add_ln813_2538"   --->   Operation 6070 'add' 'add_ln813_2541' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6071 [1/1] (0.00ns)   --->   "%sext_ln813_1406 = sext i15 %add_ln813_2542"   --->   Operation 6071 'sext' 'sext_ln813_1406' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6072 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2543 = add i16 %sext_ln813_1406, i16 %sext_ln818_256"   --->   Operation 6072 'add' 'add_ln813_2543' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6073 [1/1] (0.00ns)   --->   "%sext_ln813_1407 = sext i15 %add_ln813_2544"   --->   Operation 6073 'sext' 'sext_ln813_1407' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6074 [1/1] (0.77ns)   --->   "%add_ln813_2545 = add i16 %sext_ln813_1407, i16 %sext_ln818_326"   --->   Operation 6074 'add' 'add_ln813_2545' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6075 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2546 = add i16 %add_ln813_2545, i16 %add_ln813_2543"   --->   Operation 6075 'add' 'add_ln813_2546' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6076 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2547 = add i16 %add_ln813_2546, i16 %add_ln813_2541"   --->   Operation 6076 'add' 'add_ln813_2547' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6077 [1/1] (0.00ns)   --->   "%sext_ln813_1408 = sext i15 %add_ln813_2549"   --->   Operation 6077 'sext' 'sext_ln813_1408' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6078 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2550 = add i16 %sext_ln813_1408, i16 %sext_ln818_395"   --->   Operation 6078 'add' 'add_ln813_2550' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6079 [1/1] (0.00ns)   --->   "%sext_ln813_1410 = sext i15 %add_ln813_2552"   --->   Operation 6079 'sext' 'sext_ln813_1410' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6080 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2553 = add i16 %sext_ln813_1410, i16 %add_ln813_2550"   --->   Operation 6080 'add' 'add_ln813_2553' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6081 [1/1] (0.00ns)   --->   "%sext_ln813_1412 = sext i15 %add_ln813_2555"   --->   Operation 6081 'sext' 'sext_ln813_1412' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6082 [1/1] (0.00ns)   --->   "%sext_ln813_1414 = sext i15 %add_ln813_2557"   --->   Operation 6082 'sext' 'sext_ln813_1414' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6083 [1/1] (0.77ns)   --->   "%add_ln813_2558 = add i16 %sext_ln813_1414, i16 %sext_ln813_1412"   --->   Operation 6083 'add' 'add_ln813_2558' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6084 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2559 = add i16 %add_ln813_2558, i16 %add_ln813_2553"   --->   Operation 6084 'add' 'add_ln813_2559' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6085 [1/1] (0.00ns)   --->   "%sext_ln813_1416 = sext i15 %add_ln813_2561"   --->   Operation 6085 'sext' 'sext_ln813_1416' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6086 [1/1] (0.00ns)   --->   "%sext_ln813_1418 = sext i14 %add_ln813_2563"   --->   Operation 6086 'sext' 'sext_ln813_1418' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6087 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2564 = add i16 %sext_ln813_1418, i16 %sext_ln813_1416"   --->   Operation 6087 'add' 'add_ln813_2564' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6088 [1/1] (0.00ns)   --->   "%sext_ln813_1420 = sext i14 %add_ln813_2566"   --->   Operation 6088 'sext' 'sext_ln813_1420' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6089 [1/1] (0.00ns)   --->   "%sext_ln813_1423 = sext i14 %add_ln813_2569"   --->   Operation 6089 'sext' 'sext_ln813_1423' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6090 [1/1] (0.76ns)   --->   "%add_ln813_2570 = add i15 %sext_ln813_1423, i15 %sext_ln813_1420"   --->   Operation 6090 'add' 'add_ln813_2570' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6091 [1/1] (0.00ns)   --->   "%sext_ln813_1424 = sext i15 %add_ln813_2570"   --->   Operation 6091 'sext' 'sext_ln813_1424' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6092 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2571 = add i16 %sext_ln813_1424, i16 %add_ln813_2564"   --->   Operation 6092 'add' 'add_ln813_2571' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6093 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2572 = add i16 %add_ln813_2571, i16 %add_ln813_2559"   --->   Operation 6093 'add' 'add_ln813_2572' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6094 [1/1] (0.78ns)   --->   "%add_ln813_2574 = add i16 %mult_V_669, i16 %sext_ln818_98"   --->   Operation 6094 'add' 'add_ln813_2574' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6095 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2577 = add i16 %add_ln813_2576, i16 %add_ln813_2574"   --->   Operation 6095 'add' 'add_ln813_2577' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6096 [1/1] (0.77ns)   --->   "%add_ln813_2578 = add i16 %sext_ln818_308, i16 %sext_ln818_314"   --->   Operation 6096 'add' 'add_ln813_2578' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6097 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2579 = add i16 %add_ln813_2578, i16 %sext_ln818_268"   --->   Operation 6097 'add' 'add_ln813_2579' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6098 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2582 = add i16 %add_ln813_2581, i16 %add_ln813_2579"   --->   Operation 6098 'add' 'add_ln813_2582' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6099 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2583 = add i16 %add_ln813_2582, i16 %add_ln813_2577"   --->   Operation 6099 'add' 'add_ln813_2583' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6100 [1/1] (0.76ns)   --->   "%add_ln813_2586 = add i15 %sext_ln17_830, i15 %sext_ln17_841"   --->   Operation 6100 'add' 'add_ln813_2586' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6101 [1/1] (0.00ns)   --->   "%sext_ln813_1427 = sext i15 %add_ln813_2586"   --->   Operation 6101 'sext' 'sext_ln813_1427' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6102 [1/1] (0.77ns)   --->   "%add_ln813_2587 = add i16 %sext_ln813_1427, i16 %sext_ln818_149"   --->   Operation 6102 'add' 'add_ln813_2587' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6103 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2588 = add i16 %add_ln813_2587, i16 %add_ln813_2585"   --->   Operation 6103 'add' 'add_ln813_2588' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6104 [1/1] (0.76ns)   --->   "%add_ln813_2589 = add i15 %sext_ln17_863, i15 %sext_ln17_880"   --->   Operation 6104 'add' 'add_ln813_2589' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6105 [1/1] (0.00ns)   --->   "%sext_ln813_1428 = sext i15 %add_ln813_2589"   --->   Operation 6105 'sext' 'sext_ln813_1428' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6106 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2590 = add i16 %sext_ln813_1428, i16 %sext_ln818_201"   --->   Operation 6106 'add' 'add_ln813_2590' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6107 [1/1] (0.00ns)   --->   "%sext_ln813_1429 = sext i15 %add_ln813_2591"   --->   Operation 6107 'sext' 'sext_ln813_1429' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6108 [1/1] (0.77ns)   --->   "%add_ln813_2592 = add i16 %sext_ln813_1429, i16 %sext_ln818_290"   --->   Operation 6108 'add' 'add_ln813_2592' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6109 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2593 = add i16 %add_ln813_2592, i16 %add_ln813_2590"   --->   Operation 6109 'add' 'add_ln813_2593' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6110 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2594 = add i16 %add_ln813_2593, i16 %add_ln813_2588"   --->   Operation 6110 'add' 'add_ln813_2594' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6111 [1/1] (0.76ns)   --->   "%add_ln813_2596 = add i15 %sext_ln17_1123, i15 %sext_ln17_1147"   --->   Operation 6111 'add' 'add_ln813_2596' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6112 [1/1] (0.00ns)   --->   "%sext_ln813_1430 = sext i15 %add_ln813_2596"   --->   Operation 6112 'sext' 'sext_ln813_1430' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6113 [1/1] (0.76ns)   --->   "%add_ln813_2597 = add i15 %sext_ln17_1193, i15 %sext_ln17_1230"   --->   Operation 6113 'add' 'add_ln813_2597' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6114 [1/1] (0.00ns)   --->   "%sext_ln813_1431 = sext i15 %add_ln813_2597"   --->   Operation 6114 'sext' 'sext_ln813_1431' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2598 = add i16 %sext_ln813_1431, i16 %sext_ln818_372"   --->   Operation 6115 'add' 'add_ln813_2598' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6116 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2599 = add i16 %add_ln813_2598, i16 %sext_ln813_1430"   --->   Operation 6116 'add' 'add_ln813_2599' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6117 [1/1] (0.00ns)   --->   "%sext_ln813_1432 = sext i15 %add_ln813_2600"   --->   Operation 6117 'sext' 'sext_ln813_1432' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6118 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2601 = add i16 %sext_ln813_1432, i16 %sext_ln818_424"   --->   Operation 6118 'add' 'add_ln813_2601' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6119 [1/1] (0.00ns)   --->   "%sext_ln813_1434 = sext i15 %add_ln813_2603"   --->   Operation 6119 'sext' 'sext_ln813_1434' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6120 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2604 = add i16 %sext_ln813_1434, i16 %add_ln813_2601"   --->   Operation 6120 'add' 'add_ln813_2604' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2605 = add i16 %add_ln813_2604, i16 %add_ln813_2599"   --->   Operation 6121 'add' 'add_ln813_2605' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6122 [1/1] (0.00ns)   --->   "%sext_ln813_1436 = sext i15 %add_ln813_2607"   --->   Operation 6122 'sext' 'sext_ln813_1436' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6123 [1/1] (0.00ns)   --->   "%sext_ln813_1438 = sext i15 %add_ln813_2609"   --->   Operation 6123 'sext' 'sext_ln813_1438' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6124 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2610 = add i16 %sext_ln813_1438, i16 %sext_ln813_1436"   --->   Operation 6124 'add' 'add_ln813_2610' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6125 [1/1] (0.00ns)   --->   "%sext_ln813_1442 = sext i15 %add_ln813_2615"   --->   Operation 6125 'sext' 'sext_ln813_1442' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6126 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2616 = add i16 %sext_ln813_1442, i16 %add_ln813_2610"   --->   Operation 6126 'add' 'add_ln813_2616' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6127 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2617 = add i16 %add_ln813_2616, i16 %add_ln813_2605"   --->   Operation 6127 'add' 'add_ln813_2617' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6128 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2623 = add i16 %add_ln813_2622, i16 %add_ln813_2620"   --->   Operation 6128 'add' 'add_ln813_2623' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6129 [1/1] (0.00ns)   --->   "%sext_ln813_1443 = sext i15 %add_ln813_2624"   --->   Operation 6129 'sext' 'sext_ln813_1443' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6130 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2625 = add i16 %sext_ln813_1443, i16 %sext_ln818_474"   --->   Operation 6130 'add' 'add_ln813_2625' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6131 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2629 = add i16 %add_ln813_2628, i16 %add_ln813_2625"   --->   Operation 6131 'add' 'add_ln813_2629' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6132 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2630 = add i16 %add_ln813_2629, i16 %add_ln813_2623"   --->   Operation 6132 'add' 'add_ln813_2630' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6133 [1/1] (0.00ns)   --->   "%sext_ln813_1447 = sext i15 %add_ln813_2633"   --->   Operation 6133 'sext' 'sext_ln813_1447' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6134 [1/1] (0.77ns)   --->   "%add_ln813_2634 = add i16 %sext_ln813_1447, i16 %sext_ln818_357"   --->   Operation 6134 'add' 'add_ln813_2634' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6135 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2635 = add i16 %add_ln813_2634, i16 %add_ln813_2632"   --->   Operation 6135 'add' 'add_ln813_2635' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6136 [1/1] (0.00ns)   --->   "%sext_ln813_1448 = sext i15 %add_ln813_2636"   --->   Operation 6136 'sext' 'sext_ln813_1448' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6137 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2637 = add i16 %sext_ln813_1448, i16 %sext_ln818_412"   --->   Operation 6137 'add' 'add_ln813_2637' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6138 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2641 = add i16 %add_ln813_2640, i16 %add_ln813_2637"   --->   Operation 6138 'add' 'add_ln813_2641' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6139 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2642 = add i16 %add_ln813_2641, i16 %add_ln813_2635"   --->   Operation 6139 'add' 'add_ln813_2642' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6140 [1/1] (0.00ns)   --->   "%sext_ln813_1452 = sext i15 %add_ln813_2645"   --->   Operation 6140 'sext' 'sext_ln813_1452' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6141 [1/1] (0.00ns)   --->   "%sext_ln813_1454 = sext i15 %add_ln813_2647"   --->   Operation 6141 'sext' 'sext_ln813_1454' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6142 [1/1] (0.77ns)   --->   "%add_ln813_2648 = add i16 %sext_ln813_1454, i16 %sext_ln813_1452"   --->   Operation 6142 'add' 'add_ln813_2648' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6143 [1/1] (0.00ns)   --->   "%sext_ln813_1456 = sext i15 %add_ln813_2650"   --->   Operation 6143 'sext' 'sext_ln813_1456' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6144 [1/1] (0.00ns)   --->   "%sext_ln813_1459 = sext i15 %add_ln813_2653"   --->   Operation 6144 'sext' 'sext_ln813_1459' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6145 [1/1] (0.77ns)   --->   "%add_ln813_2654 = add i16 %sext_ln813_1459, i16 %sext_ln813_1456"   --->   Operation 6145 'add' 'add_ln813_2654' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6146 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2655 = add i16 %add_ln813_2654, i16 %add_ln813_2648"   --->   Operation 6146 'add' 'add_ln813_2655' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6147 [1/1] (0.00ns)   --->   "%sext_ln813_1461 = sext i14 %add_ln813_2657"   --->   Operation 6147 'sext' 'sext_ln813_1461' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6148 [1/1] (0.00ns)   --->   "%sext_ln813_1463 = sext i14 %add_ln813_2659"   --->   Operation 6148 'sext' 'sext_ln813_1463' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6149 [1/1] (0.76ns)   --->   "%add_ln813_2660 = add i15 %sext_ln813_1463, i15 %sext_ln813_1461"   --->   Operation 6149 'add' 'add_ln813_2660' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6150 [1/1] (0.00ns)   --->   "%sext_ln813_1464 = sext i15 %add_ln813_2660"   --->   Operation 6150 'sext' 'sext_ln813_1464' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6151 [1/1] (0.00ns)   --->   "%sext_ln813_1470 = sext i15 %add_ln813_2666"   --->   Operation 6151 'sext' 'sext_ln813_1470' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6152 [1/1] (0.77ns)   --->   "%add_ln813_2667 = add i16 %sext_ln813_1470, i16 %sext_ln813_1464"   --->   Operation 6152 'add' 'add_ln813_2667' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6153 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2668 = add i16 %add_ln813_2667, i16 %add_ln813_2655"   --->   Operation 6153 'add' 'add_ln813_2668' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6154 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2673 = add i16 %add_ln813_2672, i16 %add_ln813_2670"   --->   Operation 6154 'add' 'add_ln813_2673' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6155 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2678 = add i16 %add_ln813_2677, i16 %add_ln813_2673"   --->   Operation 6155 'add' 'add_ln813_2678' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6156 [1/1] (0.76ns)   --->   "%add_ln813_2679 = add i15 %sext_ln17_582, i15 %sext_ln17_671"   --->   Operation 6156 'add' 'add_ln813_2679' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6157 [1/1] (0.00ns)   --->   "%sext_ln813_1471 = sext i15 %add_ln813_2679"   --->   Operation 6157 'sext' 'sext_ln813_1471' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6158 [1/1] (0.76ns)   --->   "%add_ln813_2680 = add i15 %sext_ln17_769, i15 %sext_ln17_837"   --->   Operation 6158 'add' 'add_ln813_2680' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6159 [1/1] (0.00ns)   --->   "%sext_ln813_1472 = sext i15 %add_ln813_2680"   --->   Operation 6159 'sext' 'sext_ln813_1472' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6160 [1/1] (0.77ns)   --->   "%add_ln813_2681 = add i16 %sext_ln813_1472, i16 %sext_ln818_144"   --->   Operation 6160 'add' 'add_ln813_2681' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6161 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2682 = add i16 %add_ln813_2681, i16 %sext_ln813_1471"   --->   Operation 6161 'add' 'add_ln813_2682' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6162 [1/1] (0.00ns)   --->   "%sext_ln813_1473 = sext i15 %add_ln813_2683"   --->   Operation 6162 'sext' 'sext_ln813_1473' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6163 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2684 = add i16 %sext_ln813_1473, i16 %sext_ln818_207"   --->   Operation 6163 'add' 'add_ln813_2684' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6164 [1/1] (0.00ns)   --->   "%sext_ln813_1474 = sext i15 %add_ln813_2685"   --->   Operation 6164 'sext' 'sext_ln813_1474' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6165 [1/1] (0.77ns)   --->   "%add_ln813_2686 = add i16 %sext_ln813_1474, i16 %sext_ln818_306"   --->   Operation 6165 'add' 'add_ln813_2686' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6166 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2687 = add i16 %add_ln813_2686, i16 %add_ln813_2684"   --->   Operation 6166 'add' 'add_ln813_2687' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6167 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2688 = add i16 %add_ln813_2687, i16 %add_ln813_2682"   --->   Operation 6167 'add' 'add_ln813_2688' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6168 [1/1] (0.00ns)   --->   "%sext_ln813_1478 = sext i15 %add_ln813_2695"   --->   Operation 6168 'sext' 'sext_ln813_1478' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6169 [1/1] (0.00ns)   --->   "%sext_ln813_1480 = sext i15 %add_ln813_2697"   --->   Operation 6169 'sext' 'sext_ln813_1480' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6170 [1/1] (0.77ns)   --->   "%add_ln813_2698 = add i16 %sext_ln813_1480, i16 %sext_ln813_1478"   --->   Operation 6170 'add' 'add_ln813_2698' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6171 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2699 = add i16 %add_ln813_2698, i16 %add_ln813_2693"   --->   Operation 6171 'add' 'add_ln813_2699' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6172 [1/1] (0.00ns)   --->   "%sext_ln813_1481 = sext i14 %add_ln813_2700"   --->   Operation 6172 'sext' 'sext_ln813_1481' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6173 [1/1] (0.00ns)   --->   "%sext_ln813_1483 = sext i15 %add_ln813_2702"   --->   Operation 6173 'sext' 'sext_ln813_1483' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6174 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2703 = add i16 %sext_ln813_1483, i16 %sext_ln813_1481"   --->   Operation 6174 'add' 'add_ln813_2703' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6175 [1/1] (0.00ns)   --->   "%sext_ln813_1488 = sext i15 %add_ln813_2708"   --->   Operation 6175 'sext' 'sext_ln813_1488' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6176 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2709 = add i16 %sext_ln813_1488, i16 %add_ln813_2703"   --->   Operation 6176 'add' 'add_ln813_2709' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6177 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2710 = add i16 %add_ln813_2709, i16 %add_ln813_2699"   --->   Operation 6177 'add' 'add_ln813_2710' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6178 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2714 = add i16 %add_ln813_2713, i16 %add_ln813_2712"   --->   Operation 6178 'add' 'add_ln813_2714' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6179 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2718 = add i16 %add_ln813_2717, i16 %add_ln813_2714"   --->   Operation 6179 'add' 'add_ln813_2718' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6180 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2721 = add i16 %add_ln813_2720, i16 %add_ln813_2719"   --->   Operation 6180 'add' 'add_ln813_2721' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6181 [1/1] (0.00ns)   --->   "%sext_ln813_1489 = sext i15 %add_ln813_2722"   --->   Operation 6181 'sext' 'sext_ln813_1489' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6182 [1/1] (0.00ns)   --->   "%sext_ln813_1490 = sext i15 %add_ln813_2723"   --->   Operation 6182 'sext' 'sext_ln813_1490' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2724 = add i16 %sext_ln813_1490, i16 %sext_ln818_81"   --->   Operation 6183 'add' 'add_ln813_2724' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6184 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2725 = add i16 %add_ln813_2724, i16 %sext_ln813_1489"   --->   Operation 6184 'add' 'add_ln813_2725' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6185 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2726 = add i16 %add_ln813_2725, i16 %add_ln813_2721"   --->   Operation 6185 'add' 'add_ln813_2726' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6186 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2727 = add i16 %add_ln813_2726, i16 %add_ln813_2718"   --->   Operation 6186 'add' 'add_ln813_2727' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6187 [1/1] (0.00ns)   --->   "%sext_ln813_1491 = sext i15 %add_ln813_2728"   --->   Operation 6187 'sext' 'sext_ln813_1491' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6188 [1/1] (0.00ns)   --->   "%sext_ln813_1492 = sext i15 %add_ln813_2729"   --->   Operation 6188 'sext' 'sext_ln813_1492' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6189 [1/1] (0.77ns)   --->   "%add_ln813_2730 = add i16 %sext_ln813_1492, i16 %sext_ln813_1491"   --->   Operation 6189 'add' 'add_ln813_2730' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6190 [1/1] (0.00ns)   --->   "%sext_ln813_1493 = sext i15 %add_ln813_2731"   --->   Operation 6190 'sext' 'sext_ln813_1493' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6191 [1/1] (0.00ns)   --->   "%sext_ln813_1495 = sext i15 %add_ln813_2733"   --->   Operation 6191 'sext' 'sext_ln813_1495' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6192 [1/1] (0.77ns)   --->   "%add_ln813_2734 = add i16 %sext_ln813_1495, i16 %sext_ln813_1493"   --->   Operation 6192 'add' 'add_ln813_2734' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6193 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2735 = add i16 %add_ln813_2734, i16 %add_ln813_2730"   --->   Operation 6193 'add' 'add_ln813_2735' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6194 [1/1] (0.00ns)   --->   "%sext_ln813_1498 = sext i15 %add_ln813_2738"   --->   Operation 6194 'sext' 'sext_ln813_1498' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6195 [1/1] (0.00ns)   --->   "%sext_ln813_1502 = sext i15 %add_ln813_2742"   --->   Operation 6195 'sext' 'sext_ln813_1502' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6196 [1/1] (0.77ns)   --->   "%add_ln813_2743 = add i16 %sext_ln813_1502, i16 %sext_ln813_1498"   --->   Operation 6196 'add' 'add_ln813_2743' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6197 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2744 = add i16 %add_ln813_2743, i16 %add_ln813_2735"   --->   Operation 6197 'add' 'add_ln813_2744' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6198 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2745 = add i16 %add_ln813_2744, i16 %add_ln813_2727"   --->   Operation 6198 'add' 'add_ln813_2745' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6199 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2749 = add i16 %add_ln813_2748, i16 %add_ln813_2746"   --->   Operation 6199 'add' 'add_ln813_2749' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6200 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2751 = add i16 %add_ln813_2750, i16 %sext_ln818_314"   --->   Operation 6200 'add' 'add_ln813_2751' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6201 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2754 = add i16 %add_ln813_2753, i16 %add_ln813_2751"   --->   Operation 6201 'add' 'add_ln813_2754' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6202 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2755 = add i16 %add_ln813_2754, i16 %add_ln813_2749"   --->   Operation 6202 'add' 'add_ln813_2755' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6203 [1/1] (0.00ns)   --->   "%sext_ln813_1505 = sext i15 %add_ln813_2758"   --->   Operation 6203 'sext' 'sext_ln813_1505' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6204 [1/1] (0.77ns)   --->   "%add_ln813_2759 = add i16 %sext_ln813_1505, i16 %sext_ln818_200"   --->   Operation 6204 'add' 'add_ln813_2759' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6205 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2760 = add i16 %add_ln813_2759, i16 %add_ln813_2757"   --->   Operation 6205 'add' 'add_ln813_2760' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6206 [1/1] (0.00ns)   --->   "%sext_ln813_1506 = sext i15 %add_ln813_2761"   --->   Operation 6206 'sext' 'sext_ln813_1506' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6207 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2762 = add i16 %sext_ln813_1506, i16 %sext_ln818_233"   --->   Operation 6207 'add' 'add_ln813_2762' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6208 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2765 = add i16 %add_ln813_2764, i16 %add_ln813_2762"   --->   Operation 6208 'add' 'add_ln813_2765' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6209 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2766 = add i16 %add_ln813_2765, i16 %add_ln813_2760"   --->   Operation 6209 'add' 'add_ln813_2766' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2767 = add i16 %add_ln813_2766, i16 %add_ln813_2755"   --->   Operation 6210 'add' 'add_ln813_2767' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6211 [1/1] (0.00ns)   --->   "%sext_ln813_1510 = sext i15 %add_ln813_2772"   --->   Operation 6211 'sext' 'sext_ln813_1510' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2773 = add i16 %sext_ln813_1510, i16 %sext_ln818_430"   --->   Operation 6212 'add' 'add_ln813_2773' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6213 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2776 = add i16 %add_ln813_2775, i16 %add_ln813_2773"   --->   Operation 6213 'add' 'add_ln813_2776' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6214 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2777 = add i16 %add_ln813_2776, i16 %add_ln813_2771"   --->   Operation 6214 'add' 'add_ln813_2777' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6215 [1/1] (0.00ns)   --->   "%sext_ln813_1513 = sext i15 %add_ln813_2779"   --->   Operation 6215 'sext' 'sext_ln813_1513' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6216 [1/1] (0.00ns)   --->   "%sext_ln813_1515 = sext i15 %add_ln813_2781"   --->   Operation 6216 'sext' 'sext_ln813_1515' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6217 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2782 = add i16 %sext_ln813_1515, i16 %sext_ln813_1513"   --->   Operation 6217 'add' 'add_ln813_2782' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6218 [1/1] (0.00ns)   --->   "%sext_ln813_1520 = sext i15 %add_ln813_2787"   --->   Operation 6218 'sext' 'sext_ln813_1520' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6219 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2788 = add i16 %sext_ln813_1520, i16 %add_ln813_2782"   --->   Operation 6219 'add' 'add_ln813_2788' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6220 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2789 = add i16 %add_ln813_2788, i16 %add_ln813_2777"   --->   Operation 6220 'add' 'add_ln813_2789' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6221 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2790 = add i16 %add_ln813_2789, i16 %add_ln813_2767"   --->   Operation 6221 'add' 'add_ln813_2790' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6222 [1/1] (0.78ns)   --->   "%add_ln813_2791 = add i16 %mult_V_931, i16 %sext_ln818_155"   --->   Operation 6222 'add' 'add_ln813_2791' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6223 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2794 = add i16 %add_ln813_2793, i16 %add_ln813_2791"   --->   Operation 6223 'add' 'add_ln813_2794' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6224 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2796 = add i16 %add_ln813_2795, i16 %sext_ln818_361"   --->   Operation 6224 'add' 'add_ln813_2796' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6225 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2799 = add i16 %add_ln813_2798, i16 %add_ln813_2796"   --->   Operation 6225 'add' 'add_ln813_2799' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6226 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2800 = add i16 %add_ln813_2799, i16 %add_ln813_2794"   --->   Operation 6226 'add' 'add_ln813_2800' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6227 [1/1] (0.00ns)   --->   "%sext_ln813_1522 = sext i15 %add_ln813_2801"   --->   Operation 6227 'sext' 'sext_ln813_1522' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6228 [1/1] (0.77ns)   --->   "%add_ln813_2802 = add i16 %sext_ln813_1522, i16 %sext_ln818_58"   --->   Operation 6228 'add' 'add_ln813_2802' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6229 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2805 = add i16 %add_ln813_2804, i16 %add_ln813_2802"   --->   Operation 6229 'add' 'add_ln813_2805' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6230 [1/1] (0.00ns)   --->   "%sext_ln813_1524 = sext i15 %add_ln813_2806"   --->   Operation 6230 'sext' 'sext_ln813_1524' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6231 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2807 = add i16 %sext_ln813_1524, i16 %sext_ln818_232"   --->   Operation 6231 'add' 'add_ln813_2807' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6232 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2810 = add i16 %add_ln813_2809, i16 %add_ln813_2807"   --->   Operation 6232 'add' 'add_ln813_2810' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6233 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2811 = add i16 %add_ln813_2810, i16 %add_ln813_2805"   --->   Operation 6233 'add' 'add_ln813_2811' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6234 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2812 = add i16 %add_ln813_2811, i16 %add_ln813_2800"   --->   Operation 6234 'add' 'add_ln813_2812' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6235 [1/1] (0.00ns)   --->   "%sext_ln813_1526 = sext i15 %add_ln813_2813"   --->   Operation 6235 'sext' 'sext_ln813_1526' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6236 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2814 = add i16 %sext_ln813_1526, i16 %sext_ln818_349"   --->   Operation 6236 'add' 'add_ln813_2814' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6237 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2817 = add i16 %add_ln813_2816, i16 %add_ln813_2814"   --->   Operation 6237 'add' 'add_ln813_2817' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6238 [1/1] (0.00ns)   --->   "%sext_ln813_1529 = sext i15 %add_ln813_2819"   --->   Operation 6238 'sext' 'sext_ln813_1529' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6239 [1/1] (0.00ns)   --->   "%sext_ln813_1531 = sext i15 %add_ln813_2821"   --->   Operation 6239 'sext' 'sext_ln813_1531' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6240 [1/1] (0.77ns)   --->   "%add_ln813_2822 = add i16 %sext_ln813_1531, i16 %sext_ln813_1529"   --->   Operation 6240 'add' 'add_ln813_2822' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2823 = add i16 %add_ln813_2822, i16 %add_ln813_2817"   --->   Operation 6241 'add' 'add_ln813_2823' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6242 [1/1] (0.00ns)   --->   "%sext_ln813_1533 = sext i15 %add_ln813_2825"   --->   Operation 6242 'sext' 'sext_ln813_1533' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6243 [1/1] (0.00ns)   --->   "%sext_ln813_1535 = sext i15 %add_ln813_2827"   --->   Operation 6243 'sext' 'sext_ln813_1535' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6244 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2828 = add i16 %sext_ln813_1535, i16 %sext_ln813_1533"   --->   Operation 6244 'add' 'add_ln813_2828' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6245 [1/1] (0.00ns)   --->   "%sext_ln813_1540 = sext i15 %add_ln813_2833"   --->   Operation 6245 'sext' 'sext_ln813_1540' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6246 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2834 = add i16 %sext_ln813_1540, i16 %add_ln813_2828"   --->   Operation 6246 'add' 'add_ln813_2834' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6247 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2835 = add i16 %add_ln813_2834, i16 %add_ln813_2823"   --->   Operation 6247 'add' 'add_ln813_2835' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6248 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2836 = add i16 %add_ln813_2835, i16 %add_ln813_2812"   --->   Operation 6248 'add' 'add_ln813_2836' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6249 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2840 = add i16 %add_ln813_2839, i16 %add_ln813_2837"   --->   Operation 6249 'add' 'add_ln813_2840' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6250 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2845 = add i16 %add_ln813_2844, i16 %add_ln813_2840"   --->   Operation 6250 'add' 'add_ln813_2845' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6251 [1/1] (0.00ns)   --->   "%sext_ln813_1541 = sext i15 %add_ln813_2846"   --->   Operation 6251 'sext' 'sext_ln813_1541' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6252 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2849 = add i16 %add_ln813_2848, i16 %sext_ln813_1541"   --->   Operation 6252 'add' 'add_ln813_2849' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6253 [1/1] (0.76ns)   --->   "%add_ln813_2850 = add i15 %sext_ln17_896, i15 %sext_ln17_910"   --->   Operation 6253 'add' 'add_ln813_2850' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6254 [1/1] (0.00ns)   --->   "%sext_ln813_1543 = sext i15 %add_ln813_2850"   --->   Operation 6254 'sext' 'sext_ln813_1543' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6255 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2851 = add i16 %sext_ln813_1543, i16 %sext_ln818_201"   --->   Operation 6255 'add' 'add_ln813_2851' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6256 [1/1] (0.00ns)   --->   "%sext_ln813_1544 = sext i15 %add_ln813_2852"   --->   Operation 6256 'sext' 'sext_ln813_1544' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6257 [1/1] (0.77ns)   --->   "%add_ln813_2853 = add i16 %sext_ln813_1544, i16 %sext_ln818_261"   --->   Operation 6257 'add' 'add_ln813_2853' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6258 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2854 = add i16 %add_ln813_2853, i16 %add_ln813_2851"   --->   Operation 6258 'add' 'add_ln813_2854' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6259 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2855 = add i16 %add_ln813_2854, i16 %add_ln813_2849"   --->   Operation 6259 'add' 'add_ln813_2855' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6260 [1/1] (0.00ns)   --->   "%sext_ln813_1547 = sext i15 %add_ln813_2861"   --->   Operation 6260 'sext' 'sext_ln813_1547' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6261 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2862 = add i16 %sext_ln813_1547, i16 %sext_ln818_430"   --->   Operation 6261 'add' 'add_ln813_2862' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6262 [1/1] (0.00ns)   --->   "%sext_ln813_1548 = sext i15 %add_ln813_2863"   --->   Operation 6262 'sext' 'sext_ln813_1548' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6263 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2864 = add i16 %sext_ln813_1548, i16 %add_ln813_2862"   --->   Operation 6263 'add' 'add_ln813_2864' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6264 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2865 = add i16 %add_ln813_2864, i16 %add_ln813_2860"   --->   Operation 6264 'add' 'add_ln813_2865' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6265 [1/1] (0.00ns)   --->   "%sext_ln813_1549 = sext i14 %add_ln813_2866"   --->   Operation 6265 'sext' 'sext_ln813_1549' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6266 [1/1] (0.00ns)   --->   "%sext_ln813_1551 = sext i15 %add_ln813_2868"   --->   Operation 6266 'sext' 'sext_ln813_1551' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6267 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2869 = add i16 %sext_ln813_1551, i16 %sext_ln813_1549"   --->   Operation 6267 'add' 'add_ln813_2869' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6268 [1/1] (0.00ns)   --->   "%sext_ln813_1553 = sext i14 %add_ln813_2871"   --->   Operation 6268 'sext' 'sext_ln813_1553' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6269 [1/1] (0.00ns)   --->   "%sext_ln813_1555 = sext i13 %add_ln813_2873"   --->   Operation 6269 'sext' 'sext_ln813_1555' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6270 [1/1] (0.76ns)   --->   "%add_ln813_2874 = add i15 %sext_ln813_1555, i15 %sext_ln813_1553"   --->   Operation 6270 'add' 'add_ln813_2874' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6271 [1/1] (0.00ns)   --->   "%sext_ln813_1556 = sext i15 %add_ln813_2874"   --->   Operation 6271 'sext' 'sext_ln813_1556' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6272 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2875 = add i16 %sext_ln813_1556, i16 %add_ln813_2869"   --->   Operation 6272 'add' 'add_ln813_2875' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6273 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2876 = add i16 %add_ln813_2875, i16 %add_ln813_2865"   --->   Operation 6273 'add' 'add_ln813_2876' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6274 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2878 = add i16 %sext_ln818_181, i16 %sext_ln818_193"   --->   Operation 6274 'add' 'add_ln813_2878' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6275 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2879 = add i16 %add_ln813_2878, i16 %mult_V_1122"   --->   Operation 6275 'add' 'add_ln813_2879' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6276 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2882 = add i16 %add_ln813_2881, i16 %add_ln813_2879"   --->   Operation 6276 'add' 'add_ln813_2882' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6277 [1/1] (0.00ns)   --->   "%sext_ln813_1557 = sext i15 %add_ln813_2883"   --->   Operation 6277 'sext' 'sext_ln813_1557' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6278 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2884 = add i16 %sext_ln813_1557, i16 %sext_ln818_35"   --->   Operation 6278 'add' 'add_ln813_2884' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6279 [1/1] (0.00ns)   --->   "%sext_ln813_1558 = sext i15 %add_ln813_2885"   --->   Operation 6279 'sext' 'sext_ln813_1558' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6280 [1/1] (0.00ns)   --->   "%sext_ln813_1559 = sext i15 %add_ln813_2886"   --->   Operation 6280 'sext' 'sext_ln813_1559' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6281 [1/1] (0.77ns)   --->   "%add_ln813_2887 = add i16 %sext_ln813_1559, i16 %sext_ln813_1558"   --->   Operation 6281 'add' 'add_ln813_2887' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6282 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2888 = add i16 %add_ln813_2887, i16 %add_ln813_2884"   --->   Operation 6282 'add' 'add_ln813_2888' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6283 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2889 = add i16 %add_ln813_2888, i16 %add_ln813_2882"   --->   Operation 6283 'add' 'add_ln813_2889' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6284 [1/1] (0.00ns)   --->   "%sext_ln813_1560 = sext i15 %add_ln813_2890"   --->   Operation 6284 'sext' 'sext_ln813_1560' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6285 [1/1] (0.77ns)   --->   "%add_ln813_2891 = add i16 %sext_ln813_1560, i16 %sext_ln818_127"   --->   Operation 6285 'add' 'add_ln813_2891' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6286 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2894 = add i16 %add_ln813_2893, i16 %add_ln813_2891"   --->   Operation 6286 'add' 'add_ln813_2894' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6287 [1/1] (0.00ns)   --->   "%sext_ln813_1562 = sext i15 %add_ln813_2895"   --->   Operation 6287 'sext' 'sext_ln813_1562' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6288 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2896 = add i16 %sext_ln813_1562, i16 %sext_ln818_210"   --->   Operation 6288 'add' 'add_ln813_2896' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6289 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2900 = add i16 %add_ln813_2899, i16 %add_ln813_2896"   --->   Operation 6289 'add' 'add_ln813_2900' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6290 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2901 = add i16 %add_ln813_2900, i16 %add_ln813_2894"   --->   Operation 6290 'add' 'add_ln813_2901' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6291 [1/1] (0.76ns)   --->   "%add_ln813_2903 = add i15 %sext_ln17_1259, i15 %sext_ln17_1282"   --->   Operation 6291 'add' 'add_ln813_2903' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6292 [1/1] (0.00ns)   --->   "%sext_ln813_1565 = sext i15 %add_ln813_2903"   --->   Operation 6292 'sext' 'sext_ln813_1565' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6293 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2904 = add i16 %sext_ln813_1565, i16 %sext_ln818_348"   --->   Operation 6293 'add' 'add_ln813_2904' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6294 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2907 = add i16 %add_ln813_2906, i16 %add_ln813_2904"   --->   Operation 6294 'add' 'add_ln813_2907' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6295 [1/1] (0.00ns)   --->   "%sext_ln813_1568 = sext i15 %add_ln813_2909"   --->   Operation 6295 'sext' 'sext_ln813_1568' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6296 [1/1] (0.00ns)   --->   "%sext_ln813_1571 = sext i15 %add_ln813_2912"   --->   Operation 6296 'sext' 'sext_ln813_1571' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6297 [1/1] (0.77ns)   --->   "%add_ln813_2913 = add i16 %sext_ln813_1571, i16 %sext_ln813_1568"   --->   Operation 6297 'add' 'add_ln813_2913' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6298 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2914 = add i16 %add_ln813_2913, i16 %add_ln813_2907"   --->   Operation 6298 'add' 'add_ln813_2914' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6299 [1/1] (0.00ns)   --->   "%sext_ln813_1573 = sext i15 %add_ln813_2916"   --->   Operation 6299 'sext' 'sext_ln813_1573' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6300 [1/1] (0.00ns)   --->   "%sext_ln813_1575 = sext i15 %add_ln813_2918"   --->   Operation 6300 'sext' 'sext_ln813_1575' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6301 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2919 = add i16 %sext_ln813_1575, i16 %sext_ln813_1573"   --->   Operation 6301 'add' 'add_ln813_2919' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6302 [1/1] (0.00ns)   --->   "%sext_ln813_1577 = sext i14 %add_ln813_2921"   --->   Operation 6302 'sext' 'sext_ln813_1577' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6303 [1/1] (0.00ns)   --->   "%sext_ln813_1580 = sext i14 %add_ln813_2924"   --->   Operation 6303 'sext' 'sext_ln813_1580' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6304 [1/1] (0.76ns)   --->   "%add_ln813_2925 = add i15 %sext_ln813_1580, i15 %sext_ln813_1577"   --->   Operation 6304 'add' 'add_ln813_2925' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6305 [1/1] (0.00ns)   --->   "%sext_ln813_1581 = sext i15 %add_ln813_2925"   --->   Operation 6305 'sext' 'sext_ln813_1581' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6306 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2926 = add i16 %sext_ln813_1581, i16 %add_ln813_2919"   --->   Operation 6306 'add' 'add_ln813_2926' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6307 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2927 = add i16 %add_ln813_2926, i16 %add_ln813_2914"   --->   Operation 6307 'add' 'add_ln813_2927' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6308 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2932 = add i16 %add_ln813_2931, i16 %add_ln813_2929"   --->   Operation 6308 'add' 'add_ln813_2932' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6309 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2937 = add i16 %add_ln813_2936, i16 %add_ln813_2932"   --->   Operation 6309 'add' 'add_ln813_2937' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6310 [1/1] (0.00ns)   --->   "%sext_ln813_1582 = sext i15 %add_ln813_2938"   --->   Operation 6310 'sext' 'sext_ln813_1582' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6311 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2941 = add i16 %add_ln813_2940, i16 %sext_ln813_1582"   --->   Operation 6311 'add' 'add_ln813_2941' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6312 [1/1] (0.00ns)   --->   "%sext_ln813_1584 = sext i15 %add_ln813_2942"   --->   Operation 6312 'sext' 'sext_ln813_1584' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6313 [1/1] (0.00ns)   --->   "%sext_ln813_1585 = sext i15 %add_ln813_2943"   --->   Operation 6313 'sext' 'sext_ln813_1585' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6314 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2944 = add i16 %sext_ln813_1585, i16 %sext_ln818_185"   --->   Operation 6314 'add' 'add_ln813_2944' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6315 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2945 = add i16 %add_ln813_2944, i16 %sext_ln813_1584"   --->   Operation 6315 'add' 'add_ln813_2945' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6316 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2946 = add i16 %add_ln813_2945, i16 %add_ln813_2941"   --->   Operation 6316 'add' 'add_ln813_2946' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6317 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2947 = add i16 %add_ln813_2946, i16 %add_ln813_2937"   --->   Operation 6317 'add' 'add_ln813_2947' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6318 [1/1] (0.00ns)   --->   "%sext_ln813_1586 = sext i15 %add_ln813_2948"   --->   Operation 6318 'sext' 'sext_ln813_1586' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6319 [1/1] (0.00ns)   --->   "%sext_ln813_1587 = sext i15 %add_ln813_2949"   --->   Operation 6319 'sext' 'sext_ln813_1587' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6320 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2950 = add i16 %sext_ln813_1587, i16 %sext_ln818_296"   --->   Operation 6320 'add' 'add_ln813_2950' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6321 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2951 = add i16 %add_ln813_2950, i16 %sext_ln813_1586"   --->   Operation 6321 'add' 'add_ln813_2951' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6322 [1/1] (0.00ns)   --->   "%sext_ln813_1588 = sext i15 %add_ln813_2952"   --->   Operation 6322 'sext' 'sext_ln813_1588' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6323 [1/1] (0.00ns)   --->   "%sext_ln813_1589 = sext i15 %add_ln813_2953"   --->   Operation 6323 'sext' 'sext_ln813_1589' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6324 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2954 = add i16 %sext_ln813_1589, i16 %sext_ln818_440"   --->   Operation 6324 'add' 'add_ln813_2954' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6325 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2955 = add i16 %add_ln813_2954, i16 %sext_ln813_1588"   --->   Operation 6325 'add' 'add_ln813_2955' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6326 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2956 = add i16 %add_ln813_2955, i16 %add_ln813_2951"   --->   Operation 6326 'add' 'add_ln813_2956' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6327 [1/1] (0.00ns)   --->   "%sext_ln813_1590 = sext i15 %add_ln813_2957"   --->   Operation 6327 'sext' 'sext_ln813_1590' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6328 [1/1] (0.00ns)   --->   "%sext_ln813_1592 = sext i15 %add_ln813_2959"   --->   Operation 6328 'sext' 'sext_ln813_1592' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6329 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2960 = add i16 %sext_ln813_1592, i16 %sext_ln813_1590"   --->   Operation 6329 'add' 'add_ln813_2960' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6330 [1/1] (0.00ns)   --->   "%sext_ln813_1597 = sext i14 %add_ln813_2965"   --->   Operation 6330 'sext' 'sext_ln813_1597' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6331 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2966 = add i16 %sext_ln813_1597, i16 %add_ln813_2960"   --->   Operation 6331 'add' 'add_ln813_2966' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6332 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2967 = add i16 %add_ln813_2966, i16 %add_ln813_2956"   --->   Operation 6332 'add' 'add_ln813_2967' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6333 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2968 = add i16 %add_ln813_2967, i16 %add_ln813_2947"   --->   Operation 6333 'add' 'add_ln813_2968' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6334 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2973 = add i16 %add_ln813_2972, i16 %add_ln813_2970"   --->   Operation 6334 'add' 'add_ln813_2973' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6335 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2975 = add i16 %add_ln813_2974, i16 %sext_ln818_297"   --->   Operation 6335 'add' 'add_ln813_2975' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6336 [1/1] (0.00ns)   --->   "%sext_ln813_1598 = sext i15 %add_ln813_2976"   --->   Operation 6336 'sext' 'sext_ln813_1598' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6337 [1/1] (0.00ns)   --->   "%sext_ln813_1599 = sext i15 %add_ln813_2977"   --->   Operation 6337 'sext' 'sext_ln813_1599' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6338 [1/1] (0.77ns)   --->   "%add_ln813_2978 = add i16 %sext_ln813_1599, i16 %sext_ln813_1598"   --->   Operation 6338 'add' 'add_ln813_2978' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6339 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2979 = add i16 %add_ln813_2978, i16 %add_ln813_2975"   --->   Operation 6339 'add' 'add_ln813_2979' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6340 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2980 = add i16 %add_ln813_2979, i16 %add_ln813_2973"   --->   Operation 6340 'add' 'add_ln813_2980' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6341 [1/1] (0.76ns)   --->   "%add_ln813_2981 = add i15 %sext_ln17_878, i15 %sext_ln17_880"   --->   Operation 6341 'add' 'add_ln813_2981' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6342 [1/1] (0.00ns)   --->   "%sext_ln813_1600 = sext i15 %add_ln813_2981"   --->   Operation 6342 'sext' 'sext_ln813_1600' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6343 [1/1] (0.77ns)   --->   "%add_ln813_2982 = add i16 %sext_ln813_1600, i16 %sext_ln818_188"   --->   Operation 6343 'add' 'add_ln813_2982' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6344 [1/1] (0.76ns)   --->   "%add_ln813_2983 = add i15 %sext_ln17_979, i15 %sext_ln17_1012"   --->   Operation 6344 'add' 'add_ln813_2983' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6345 [1/1] (0.00ns)   --->   "%sext_ln813_1601 = sext i15 %add_ln813_2983"   --->   Operation 6345 'sext' 'sext_ln813_1601' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6346 [1/1] (0.77ns)   --->   "%add_ln813_2984 = add i16 %sext_ln813_1601, i16 %sext_ln818_226"   --->   Operation 6346 'add' 'add_ln813_2984' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6347 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2985 = add i16 %add_ln813_2984, i16 %add_ln813_2982"   --->   Operation 6347 'add' 'add_ln813_2985' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6348 [1/1] (0.00ns)   --->   "%sext_ln813_1602 = sext i15 %add_ln813_2986"   --->   Operation 6348 'sext' 'sext_ln813_1602' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6349 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2987 = add i16 %sext_ln813_1602, i16 %sext_ln818_301"   --->   Operation 6349 'add' 'add_ln813_2987' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6350 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2991 = add i16 %add_ln813_2990, i16 %add_ln813_2987"   --->   Operation 6350 'add' 'add_ln813_2991' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6351 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2992 = add i16 %add_ln813_2991, i16 %add_ln813_2985"   --->   Operation 6351 'add' 'add_ln813_2992' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6352 [1/1] (0.00ns)   --->   "%sext_ln813_1605 = sext i15 %add_ln813_2994"   --->   Operation 6352 'sext' 'sext_ln813_1605' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6353 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2995 = add i16 %sext_ln813_1605, i16 %sext_ln818_417"   --->   Operation 6353 'add' 'add_ln813_2995' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6354 [1/1] (0.00ns)   --->   "%sext_ln813_1607 = sext i15 %add_ln813_2997"   --->   Operation 6354 'sext' 'sext_ln813_1607' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6355 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2998 = add i16 %sext_ln813_1607, i16 %add_ln813_2995"   --->   Operation 6355 'add' 'add_ln813_2998' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6356 [1/1] (0.00ns)   --->   "%sext_ln813_1609 = sext i15 %add_ln813_3000"   --->   Operation 6356 'sext' 'sext_ln813_1609' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6357 [1/1] (0.00ns)   --->   "%sext_ln813_1612 = sext i15 %add_ln813_3003"   --->   Operation 6357 'sext' 'sext_ln813_1612' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6358 [1/1] (0.77ns)   --->   "%add_ln813_3004 = add i16 %sext_ln813_1612, i16 %sext_ln813_1609"   --->   Operation 6358 'add' 'add_ln813_3004' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6359 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3005 = add i16 %add_ln813_3004, i16 %add_ln813_2998"   --->   Operation 6359 'add' 'add_ln813_3005' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6360 [1/1] (0.00ns)   --->   "%sext_ln813_1614 = sext i15 %add_ln813_3007"   --->   Operation 6360 'sext' 'sext_ln813_1614' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6361 [1/1] (0.00ns)   --->   "%sext_ln813_1617 = sext i14 %add_ln813_3010"   --->   Operation 6361 'sext' 'sext_ln813_1617' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6362 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3011 = add i16 %sext_ln813_1617, i16 %sext_ln813_1614"   --->   Operation 6362 'add' 'add_ln813_3011' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6363 [1/1] (0.00ns)   --->   "%sext_ln813_1619 = sext i14 %add_ln813_3013"   --->   Operation 6363 'sext' 'sext_ln813_1619' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6364 [1/1] (0.00ns)   --->   "%sext_ln813_1622 = sext i14 %add_ln813_3016"   --->   Operation 6364 'sext' 'sext_ln813_1622' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6365 [1/1] (0.76ns)   --->   "%add_ln813_3017 = add i15 %sext_ln813_1622, i15 %sext_ln813_1619"   --->   Operation 6365 'add' 'add_ln813_3017' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6366 [1/1] (0.00ns)   --->   "%sext_ln813_1623 = sext i15 %add_ln813_3017"   --->   Operation 6366 'sext' 'sext_ln813_1623' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6367 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3018 = add i16 %sext_ln813_1623, i16 %add_ln813_3011"   --->   Operation 6367 'add' 'add_ln813_3018' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6368 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3019 = add i16 %add_ln813_3018, i16 %add_ln813_3005"   --->   Operation 6368 'add' 'add_ln813_3019' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6369 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3025 = add i16 %add_ln813_3024, i16 %add_ln813_3022"   --->   Operation 6369 'add' 'add_ln813_3025' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6370 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3027 = add i16 %add_ln813_3026, i16 %sext_ln818_350"   --->   Operation 6370 'add' 'add_ln813_3027' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6371 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3030 = add i16 %add_ln813_3029, i16 %add_ln813_3027"   --->   Operation 6371 'add' 'add_ln813_3030' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6372 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3031 = add i16 %add_ln813_3030, i16 %add_ln813_3025"   --->   Operation 6372 'add' 'add_ln813_3031' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6373 [1/1] (0.00ns)   --->   "%sext_ln813_1626 = sext i15 %add_ln813_3034"   --->   Operation 6373 'sext' 'sext_ln813_1626' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6374 [1/1] (0.77ns)   --->   "%add_ln813_3035 = add i16 %sext_ln813_1626, i16 %sext_ln818_275"   --->   Operation 6374 'add' 'add_ln813_3035' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6375 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3036 = add i16 %add_ln813_3035, i16 %add_ln813_3033"   --->   Operation 6375 'add' 'add_ln813_3036' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6376 [1/1] (0.00ns)   --->   "%sext_ln813_1627 = sext i15 %add_ln813_3037"   --->   Operation 6376 'sext' 'sext_ln813_1627' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6377 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3038 = add i16 %sext_ln813_1627, i16 %sext_ln818_334"   --->   Operation 6377 'add' 'add_ln813_3038' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6378 [1/1] (0.00ns)   --->   "%sext_ln813_1628 = sext i15 %add_ln813_3039"   --->   Operation 6378 'sext' 'sext_ln813_1628' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6379 [1/1] (0.77ns)   --->   "%add_ln813_3040 = add i16 %sext_ln813_1628, i16 %sext_ln818_381"   --->   Operation 6379 'add' 'add_ln813_3040' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6380 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3041 = add i16 %add_ln813_3040, i16 %add_ln813_3038"   --->   Operation 6380 'add' 'add_ln813_3041' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6381 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3042 = add i16 %add_ln813_3041, i16 %add_ln813_3036"   --->   Operation 6381 'add' 'add_ln813_3042' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6382 [1/1] (0.76ns)   --->   "%add_ln813_3044 = add i15 %sext_ln17_1253, i15 %sext_ln17_1277"   --->   Operation 6382 'add' 'add_ln813_3044' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6383 [1/1] (0.00ns)   --->   "%sext_ln813_1629 = sext i15 %add_ln813_3044"   --->   Operation 6383 'sext' 'sext_ln813_1629' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6384 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3045 = add i16 %sext_ln813_1629, i16 %sext_ln818_411"   --->   Operation 6384 'add' 'add_ln813_3045' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6385 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3048 = add i16 %add_ln813_3047, i16 %add_ln813_3045"   --->   Operation 6385 'add' 'add_ln813_3048' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6386 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3054 = add i16 %add_ln813_3053, i16 %add_ln813_3048"   --->   Operation 6386 'add' 'add_ln813_3054' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6387 [1/1] (0.00ns)   --->   "%sext_ln813_1635 = sext i15 %add_ln813_3056"   --->   Operation 6387 'sext' 'sext_ln813_1635' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6388 [1/1] (0.00ns)   --->   "%sext_ln813_1637 = sext i15 %add_ln813_3058"   --->   Operation 6388 'sext' 'sext_ln813_1637' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6389 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3059 = add i16 %sext_ln813_1637, i16 %sext_ln813_1635"   --->   Operation 6389 'add' 'add_ln813_3059' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6390 [1/1] (0.00ns)   --->   "%sext_ln813_1642 = sext i15 %add_ln813_3064"   --->   Operation 6390 'sext' 'sext_ln813_1642' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6391 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3065 = add i16 %sext_ln813_1642, i16 %add_ln813_3059"   --->   Operation 6391 'add' 'add_ln813_3065' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6392 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3066 = add i16 %add_ln813_3065, i16 %add_ln813_3054"   --->   Operation 6392 'add' 'add_ln813_3066' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6393 [1/1] (0.78ns)   --->   "%add_ln813_3069 = add i16 %mult_V_1243, i16 %sext_ln818_71"   --->   Operation 6393 'add' 'add_ln813_3069' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6394 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3072 = add i16 %add_ln813_3071, i16 %add_ln813_3069"   --->   Operation 6394 'add' 'add_ln813_3072' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6395 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3074 = add i16 %add_ln813_3073, i16 %sext_ln818_350"   --->   Operation 6395 'add' 'add_ln813_3074' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6396 [1/1] (0.00ns)   --->   "%sext_ln813_1644 = sext i15 %add_ln813_3075"   --->   Operation 6396 'sext' 'sext_ln813_1644' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6397 [1/1] (0.77ns)   --->   "%add_ln813_3076 = add i16 %sext_ln813_1644, i16 %sext_ln818_464"   --->   Operation 6397 'add' 'add_ln813_3076' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6398 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3077 = add i16 %add_ln813_3076, i16 %add_ln813_3074"   --->   Operation 6398 'add' 'add_ln813_3077' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6399 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3078 = add i16 %add_ln813_3077, i16 %add_ln813_3072"   --->   Operation 6399 'add' 'add_ln813_3078' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6400 [1/1] (0.00ns)   --->   "%sext_ln813_1645 = sext i15 %add_ln813_3079"   --->   Operation 6400 'sext' 'sext_ln813_1645' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6401 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3082 = add i16 %add_ln813_3081, i16 %sext_ln813_1645"   --->   Operation 6401 'add' 'add_ln813_3082' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6402 [1/1] (0.76ns)   --->   "%add_ln813_3083 = add i15 %sext_ln17_959, i15 %sext_ln17_992"   --->   Operation 6402 'add' 'add_ln813_3083' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6403 [1/1] (0.00ns)   --->   "%sext_ln813_1647 = sext i15 %add_ln813_3083"   --->   Operation 6403 'sext' 'sext_ln813_1647' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6404 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3084 = add i16 %sext_ln813_1647, i16 %sext_ln818_232"   --->   Operation 6404 'add' 'add_ln813_3084' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6405 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3087 = add i16 %add_ln813_3086, i16 %add_ln813_3084"   --->   Operation 6405 'add' 'add_ln813_3087' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6406 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3088 = add i16 %add_ln813_3087, i16 %add_ln813_3082"   --->   Operation 6406 'add' 'add_ln813_3088' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6407 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3099 = add i16 %add_ln813_3098, i16 %add_ln813_3093"   --->   Operation 6407 'add' 'add_ln813_3099' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6408 [1/1] (0.00ns)   --->   "%sext_ln813_1655 = sext i14 %add_ln813_3100"   --->   Operation 6408 'sext' 'sext_ln813_1655' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6409 [1/1] (0.00ns)   --->   "%sext_ln813_1657 = sext i15 %add_ln813_3102"   --->   Operation 6409 'sext' 'sext_ln813_1657' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6410 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3103 = add i16 %sext_ln813_1657, i16 %sext_ln813_1655"   --->   Operation 6410 'add' 'add_ln813_3103' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6411 [1/1] (0.00ns)   --->   "%sext_ln813_1662 = sext i15 %add_ln813_3108"   --->   Operation 6411 'sext' 'sext_ln813_1662' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6412 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3109 = add i16 %sext_ln813_1662, i16 %add_ln813_3103"   --->   Operation 6412 'add' 'add_ln813_3109' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6413 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3110 = add i16 %add_ln813_3109, i16 %add_ln813_3099"   --->   Operation 6413 'add' 'add_ln813_3110' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6414 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3115 = add i16 %add_ln813_3114, i16 %add_ln813_3112"   --->   Operation 6414 'add' 'add_ln813_3115' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6415 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3117 = add i16 %add_ln813_3116, i16 %sext_ln818_300"   --->   Operation 6415 'add' 'add_ln813_3117' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6416 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3120 = add i16 %add_ln813_3119, i16 %add_ln813_3117"   --->   Operation 6416 'add' 'add_ln813_3120' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6417 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3121 = add i16 %add_ln813_3120, i16 %add_ln813_3115"   --->   Operation 6417 'add' 'add_ln813_3121' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6418 [1/1] (0.00ns)   --->   "%sext_ln813_1664 = sext i15 %add_ln813_3122"   --->   Operation 6418 'sext' 'sext_ln813_1664' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6419 [1/1] (0.77ns)   --->   "%add_ln813_3123 = add i16 %sext_ln813_1664, i16 %sext_ln818_20"   --->   Operation 6419 'add' 'add_ln813_3123' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6420 [1/1] (0.00ns)   --->   "%sext_ln813_1665 = sext i15 %add_ln813_3124"   --->   Operation 6420 'sext' 'sext_ln813_1665' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6421 [1/1] (0.77ns)   --->   "%add_ln813_3125 = add i16 %sext_ln813_1665, i16 %sext_ln818_95"   --->   Operation 6421 'add' 'add_ln813_3125' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6422 [1/1] (0.76ns)   --->   "%add_ln813_3127 = add i15 %sext_ln17_769, i15 %sext_ln17_786"   --->   Operation 6422 'add' 'add_ln813_3127' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6423 [1/1] (0.00ns)   --->   "%sext_ln813_1666 = sext i15 %add_ln813_3127"   --->   Operation 6423 'sext' 'sext_ln813_1666' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6424 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3128 = add i16 %sext_ln813_1666, i16 %sext_ln818_142"   --->   Operation 6424 'add' 'add_ln813_3128' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6425 [1/1] (0.76ns)   --->   "%add_ln813_3129 = add i15 %sext_ln17_863, i15 %sext_ln17_889"   --->   Operation 6425 'add' 'add_ln813_3129' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6426 [1/1] (0.00ns)   --->   "%sext_ln813_1667 = sext i15 %add_ln813_3129"   --->   Operation 6426 'sext' 'sext_ln813_1667' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6427 [1/1] (0.77ns)   --->   "%add_ln813_3130 = add i16 %sext_ln813_1667, i16 %sext_ln818_205"   --->   Operation 6427 'add' 'add_ln813_3130' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6428 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3131 = add i16 %add_ln813_3130, i16 %add_ln813_3128"   --->   Operation 6428 'add' 'add_ln813_3131' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6429 [1/1] (0.00ns)   --->   "%sext_ln813_1668 = sext i15 %add_ln813_3134"   --->   Operation 6429 'sext' 'sext_ln813_1668' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6430 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3135 = add i16 %sext_ln813_1668, i16 %sext_ln818_232"   --->   Operation 6430 'add' 'add_ln813_3135' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6431 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3138 = add i16 %add_ln813_3137, i16 %add_ln813_3135"   --->   Operation 6431 'add' 'add_ln813_3138' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6432 [1/1] (0.76ns)   --->   "%add_ln813_3139 = add i15 %sext_ln17_1210, i15 %sext_ln17_1230"   --->   Operation 6432 'add' 'add_ln813_3139' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6433 [1/1] (0.00ns)   --->   "%sext_ln813_1670 = sext i15 %add_ln813_3139"   --->   Operation 6433 'sext' 'sext_ln813_1670' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6434 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3140 = add i16 %sext_ln813_1670, i16 %sext_ln818_382"   --->   Operation 6434 'add' 'add_ln813_3140' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6435 [1/1] (0.00ns)   --->   "%sext_ln813_1672 = sext i15 %add_ln813_3142"   --->   Operation 6435 'sext' 'sext_ln813_1672' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6436 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3143 = add i16 %sext_ln813_1672, i16 %add_ln813_3140"   --->   Operation 6436 'add' 'add_ln813_3143' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6437 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3144 = add i16 %add_ln813_3143, i16 %add_ln813_3138"   --->   Operation 6437 'add' 'add_ln813_3144' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6438 [1/1] (0.00ns)   --->   "%sext_ln813_1674 = sext i15 %add_ln813_3146"   --->   Operation 6438 'sext' 'sext_ln813_1674' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6439 [1/1] (0.00ns)   --->   "%sext_ln813_1675 = sext i15 %add_ln813_3147"   --->   Operation 6439 'sext' 'sext_ln813_1675' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6440 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3148 = add i16 %sext_ln813_1675, i16 %sext_ln813_1674"   --->   Operation 6440 'add' 'add_ln813_3148' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6441 [1/1] (0.00ns)   --->   "%sext_ln813_1677 = sext i14 %add_ln813_3150"   --->   Operation 6441 'sext' 'sext_ln813_1677' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6442 [1/1] (0.00ns)   --->   "%sext_ln813_1679 = sext i14 %add_ln813_3152"   --->   Operation 6442 'sext' 'sext_ln813_1679' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6443 [1/1] (0.76ns)   --->   "%add_ln813_3153 = add i15 %sext_ln813_1679, i15 %sext_ln813_1677"   --->   Operation 6443 'add' 'add_ln813_3153' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6444 [1/1] (0.00ns)   --->   "%sext_ln813_1680 = sext i15 %add_ln813_3153"   --->   Operation 6444 'sext' 'sext_ln813_1680' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6445 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3154 = add i16 %sext_ln813_1680, i16 %add_ln813_3148"   --->   Operation 6445 'add' 'add_ln813_3154' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6446 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3155 = add i16 %add_ln813_3154, i16 %add_ln813_3144"   --->   Operation 6446 'add' 'add_ln813_3155' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6447 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3160 = add i16 %add_ln813_3159, i16 %add_ln813_3157"   --->   Operation 6447 'add' 'add_ln813_3160' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6448 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3165 = add i16 %add_ln813_3164, i16 %add_ln813_3160"   --->   Operation 6448 'add' 'add_ln813_3165' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6449 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3169 = add i16 %add_ln813_3168, i16 %add_ln813_3166"   --->   Operation 6449 'add' 'add_ln813_3169' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6450 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3174 = add i16 %add_ln813_3173, i16 %add_ln813_3169"   --->   Operation 6450 'add' 'add_ln813_3174' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6451 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3175 = add i16 %add_ln813_3174, i16 %add_ln813_3165"   --->   Operation 6451 'add' 'add_ln813_3175' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6452 [1/1] (0.00ns)   --->   "%sext_ln813_1686 = sext i15 %add_ln813_3180"   --->   Operation 6452 'sext' 'sext_ln813_1686' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6453 [1/1] (0.00ns)   --->   "%sext_ln813_1687 = sext i15 %add_ln813_3181"   --->   Operation 6453 'sext' 'sext_ln813_1687' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6454 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3182 = add i16 %sext_ln813_1687, i16 %sext_ln818_444"   --->   Operation 6454 'add' 'add_ln813_3182' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6455 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3183 = add i16 %add_ln813_3182, i16 %sext_ln813_1686"   --->   Operation 6455 'add' 'add_ln813_3183' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6456 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3184 = add i16 %add_ln813_3183, i16 %add_ln813_3179"   --->   Operation 6456 'add' 'add_ln813_3184' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6457 [1/1] (0.00ns)   --->   "%sext_ln813_1691 = sext i15 %add_ln813_3188"   --->   Operation 6457 'sext' 'sext_ln813_1691' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6458 [1/1] (0.00ns)   --->   "%sext_ln813_1695 = sext i15 %add_ln813_3192"   --->   Operation 6458 'sext' 'sext_ln813_1695' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6459 [1/1] (0.77ns)   --->   "%add_ln813_3193 = add i16 %sext_ln813_1695, i16 %sext_ln813_1691"   --->   Operation 6459 'add' 'add_ln813_3193' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6460 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3194 = add i16 %add_ln813_3193, i16 %add_ln813_3184"   --->   Operation 6460 'add' 'add_ln813_3194' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6461 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3195 = add i16 %add_ln813_3194, i16 %add_ln813_3175"   --->   Operation 6461 'add' 'add_ln813_3195' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6462 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3199 = add i16 %add_ln813_3198, i16 %add_ln813_3196"   --->   Operation 6462 'add' 'add_ln813_3199' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6463 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3204 = add i16 %add_ln813_3203, i16 %add_ln813_3199"   --->   Operation 6463 'add' 'add_ln813_3204' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6464 [1/1] (0.00ns)   --->   "%sext_ln813_1696 = sext i15 %add_ln813_3205"   --->   Operation 6464 'sext' 'sext_ln813_1696' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6465 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3208 = add i16 %add_ln813_3207, i16 %sext_ln813_1696"   --->   Operation 6465 'add' 'add_ln813_3208' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6466 [1/1] (0.00ns)   --->   "%sext_ln813_1698 = sext i15 %add_ln813_3209"   --->   Operation 6466 'sext' 'sext_ln813_1698' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6467 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3210 = add i16 %sext_ln813_1698, i16 %sext_ln818_206"   --->   Operation 6467 'add' 'add_ln813_3210' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6468 [1/1] (0.00ns)   --->   "%sext_ln813_1699 = sext i15 %add_ln813_3211"   --->   Operation 6468 'sext' 'sext_ln813_1699' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6469 [1/1] (0.77ns)   --->   "%add_ln813_3212 = add i16 %sext_ln813_1699, i16 %sext_ln818_289"   --->   Operation 6469 'add' 'add_ln813_3212' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6470 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3213 = add i16 %add_ln813_3212, i16 %add_ln813_3210"   --->   Operation 6470 'add' 'add_ln813_3213' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6471 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3214 = add i16 %add_ln813_3213, i16 %add_ln813_3208"   --->   Operation 6471 'add' 'add_ln813_3214' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6472 [1/1] (0.00ns)   --->   "%sext_ln813_1703 = sext i15 %add_ln813_3221"   --->   Operation 6472 'sext' 'sext_ln813_1703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6473 [1/1] (0.00ns)   --->   "%sext_ln813_1705 = sext i15 %add_ln813_3223"   --->   Operation 6473 'sext' 'sext_ln813_1705' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6474 [1/1] (0.77ns)   --->   "%add_ln813_3224 = add i16 %sext_ln813_1705, i16 %sext_ln813_1703"   --->   Operation 6474 'add' 'add_ln813_3224' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6475 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3225 = add i16 %add_ln813_3224, i16 %add_ln813_3219"   --->   Operation 6475 'add' 'add_ln813_3225' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6476 [1/1] (0.00ns)   --->   "%sext_ln813_1706 = sext i14 %add_ln813_3226"   --->   Operation 6476 'sext' 'sext_ln813_1706' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6477 [1/1] (0.00ns)   --->   "%sext_ln813_1708 = sext i14 %add_ln813_3228"   --->   Operation 6477 'sext' 'sext_ln813_1708' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6478 [1/1] (0.76ns)   --->   "%add_ln813_3229 = add i15 %sext_ln813_1708, i15 %sext_ln813_1706"   --->   Operation 6478 'add' 'add_ln813_3229' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6479 [1/1] (0.00ns)   --->   "%sext_ln813_1709 = sext i15 %add_ln813_3229"   --->   Operation 6479 'sext' 'sext_ln813_1709' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6480 [1/1] (0.00ns)   --->   "%sext_ln813_1711 = sext i14 %add_ln813_3231"   --->   Operation 6480 'sext' 'sext_ln813_1711' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6481 [1/1] (0.00ns)   --->   "%sext_ln813_1713 = sext i13 %add_ln813_3233"   --->   Operation 6481 'sext' 'sext_ln813_1713' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6482 [1/1] (0.76ns)   --->   "%add_ln813_3234 = add i15 %sext_ln813_1713, i15 %sext_ln813_1711"   --->   Operation 6482 'add' 'add_ln813_3234' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6483 [1/1] (0.00ns)   --->   "%sext_ln813_1714 = sext i15 %add_ln813_3234"   --->   Operation 6483 'sext' 'sext_ln813_1714' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6484 [1/1] (0.77ns)   --->   "%add_ln813_3235 = add i16 %sext_ln813_1714, i16 %sext_ln813_1709"   --->   Operation 6484 'add' 'add_ln813_3235' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6485 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3236 = add i16 %add_ln813_3235, i16 %add_ln813_3225"   --->   Operation 6485 'add' 'add_ln813_3236' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6486 [1/1] (0.77ns)   --->   "%add_ln813_3239 = add i16 %sext_ln818_71, i16 %sext_ln818_83"   --->   Operation 6486 'add' 'add_ln813_3239' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6487 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3242 = add i16 %add_ln813_3241, i16 %add_ln813_3239"   --->   Operation 6487 'add' 'add_ln813_3242' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6488 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3248 = add i16 %add_ln813_3247, i16 %add_ln813_3242"   --->   Operation 6488 'add' 'add_ln813_3248' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6489 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3253 = add i16 %add_ln813_3252, i16 %add_ln813_3250"   --->   Operation 6489 'add' 'add_ln813_3253' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6490 [1/1] (0.76ns)   --->   "%add_ln813_3254 = add i15 %sext_ln17_761, i15 %sext_ln17_769"   --->   Operation 6490 'add' 'add_ln813_3254' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6491 [1/1] (0.00ns)   --->   "%sext_ln813_1716 = sext i15 %add_ln813_3254"   --->   Operation 6491 'sext' 'sext_ln813_1716' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6492 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3255 = add i16 %sext_ln813_1716, i16 %sext_ln818_97"   --->   Operation 6492 'add' 'add_ln813_3255' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6493 [1/1] (0.00ns)   --->   "%sext_ln813_1717 = sext i15 %add_ln813_3256"   --->   Operation 6493 'sext' 'sext_ln813_1717' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6494 [1/1] (0.77ns)   --->   "%add_ln813_3257 = add i16 %sext_ln813_1717, i16 %sext_ln818_159"   --->   Operation 6494 'add' 'add_ln813_3257' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6495 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3258 = add i16 %add_ln813_3257, i16 %add_ln813_3255"   --->   Operation 6495 'add' 'add_ln813_3258' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6496 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3259 = add i16 %add_ln813_3258, i16 %add_ln813_3253"   --->   Operation 6496 'add' 'add_ln813_3259' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6497 [1/1] (0.76ns)   --->   "%add_ln813_3261 = add i15 %sext_ln17_858, i15 %sext_ln17_880"   --->   Operation 6497 'add' 'add_ln813_3261' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6498 [1/1] (0.00ns)   --->   "%sext_ln813_1718 = sext i15 %add_ln813_3261"   --->   Operation 6498 'sext' 'sext_ln813_1718' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6499 [1/1] (0.00ns)   --->   "%sext_ln813_1719 = sext i15 %add_ln813_3262"   --->   Operation 6499 'sext' 'sext_ln813_1719' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6500 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3263 = add i16 %sext_ln813_1719, i16 %sext_ln818_290"   --->   Operation 6500 'add' 'add_ln813_3263' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6501 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3264 = add i16 %add_ln813_3263, i16 %sext_ln813_1718"   --->   Operation 6501 'add' 'add_ln813_3264' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6502 [1/1] (0.00ns)   --->   "%sext_ln813_1720 = sext i15 %add_ln813_3265"   --->   Operation 6502 'sext' 'sext_ln813_1720' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6503 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3266 = add i16 %sext_ln813_1720, i16 %sext_ln818_478"   --->   Operation 6503 'add' 'add_ln813_3266' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6504 [1/1] (0.00ns)   --->   "%sext_ln813_1722 = sext i15 %add_ln813_3268"   --->   Operation 6504 'sext' 'sext_ln813_1722' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6505 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3269 = add i16 %sext_ln813_1722, i16 %add_ln813_3266"   --->   Operation 6505 'add' 'add_ln813_3269' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6506 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3270 = add i16 %add_ln813_3269, i16 %add_ln813_3264"   --->   Operation 6506 'add' 'add_ln813_3270' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6507 [1/1] (0.00ns)   --->   "%sext_ln813_1724 = sext i15 %add_ln813_3272"   --->   Operation 6507 'sext' 'sext_ln813_1724' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6508 [1/1] (0.00ns)   --->   "%sext_ln813_1726 = sext i15 %add_ln813_3274"   --->   Operation 6508 'sext' 'sext_ln813_1726' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6509 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3275 = add i16 %sext_ln813_1726, i16 %sext_ln813_1724"   --->   Operation 6509 'add' 'add_ln813_3275' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6510 [1/1] (0.00ns)   --->   "%sext_ln813_1728 = sext i14 %add_ln813_3277"   --->   Operation 6510 'sext' 'sext_ln813_1728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6511 [1/1] (0.00ns)   --->   "%sext_ln813_1730 = sext i14 %add_ln813_3279"   --->   Operation 6511 'sext' 'sext_ln813_1730' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6512 [1/1] (0.76ns)   --->   "%add_ln813_3280 = add i15 %sext_ln813_1730, i15 %sext_ln813_1728"   --->   Operation 6512 'add' 'add_ln813_3280' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6513 [1/1] (0.00ns)   --->   "%sext_ln813_1731 = sext i15 %add_ln813_3280"   --->   Operation 6513 'sext' 'sext_ln813_1731' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6514 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3281 = add i16 %sext_ln813_1731, i16 %add_ln813_3275"   --->   Operation 6514 'add' 'add_ln813_3281' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6515 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3282 = add i16 %add_ln813_3281, i16 %add_ln813_3270"   --->   Operation 6515 'add' 'add_ln813_3282' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6516 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3288 = add i16 %add_ln813_3287, i16 %add_ln813_3285"   --->   Operation 6516 'add' 'add_ln813_3288' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6517 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3290 = add i16 %add_ln813_3289, i16 %sext_ln818_225"   --->   Operation 6517 'add' 'add_ln813_3290' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6518 [1/1] (0.00ns)   --->   "%sext_ln813_1732 = sext i15 %add_ln813_3291"   --->   Operation 6518 'sext' 'sext_ln813_1732' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6519 [1/1] (0.00ns)   --->   "%sext_ln813_1733 = sext i15 %add_ln813_3292"   --->   Operation 6519 'sext' 'sext_ln813_1733' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6520 [1/1] (0.77ns)   --->   "%add_ln813_3293 = add i16 %sext_ln813_1733, i16 %sext_ln813_1732"   --->   Operation 6520 'add' 'add_ln813_3293' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6521 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3294 = add i16 %add_ln813_3293, i16 %add_ln813_3290"   --->   Operation 6521 'add' 'add_ln813_3294' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6522 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3295 = add i16 %add_ln813_3294, i16 %add_ln813_3288"   --->   Operation 6522 'add' 'add_ln813_3295' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6523 [1/1] (0.00ns)   --->   "%sext_ln813_1734 = sext i15 %add_ln813_3296"   --->   Operation 6523 'sext' 'sext_ln813_1734' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6524 [1/1] (0.77ns)   --->   "%add_ln813_3297 = add i16 %sext_ln813_1734, i16 %sext_ln818_131"   --->   Operation 6524 'add' 'add_ln813_3297' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6525 [1/1] (0.76ns)   --->   "%add_ln813_3298 = add i15 %sext_ln17_850, i15 %sext_ln17_859"   --->   Operation 6525 'add' 'add_ln813_3298' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6526 [1/1] (0.00ns)   --->   "%sext_ln813_1735 = sext i15 %add_ln813_3298"   --->   Operation 6526 'sext' 'sext_ln813_1735' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6527 [1/1] (0.77ns)   --->   "%add_ln813_3299 = add i16 %sext_ln813_1735, i16 %sext_ln818_185"   --->   Operation 6527 'add' 'add_ln813_3299' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6528 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3300 = add i16 %add_ln813_3299, i16 %add_ln813_3297"   --->   Operation 6528 'add' 'add_ln813_3300' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6529 [1/1] (0.00ns)   --->   "%sext_ln813_1736 = sext i15 %add_ln813_3301"   --->   Operation 6529 'sext' 'sext_ln813_1736' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6530 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3302 = add i16 %sext_ln813_1736, i16 %sext_ln818_235"   --->   Operation 6530 'add' 'add_ln813_3302' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6531 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3306 = add i16 %add_ln813_3305, i16 %add_ln813_3302"   --->   Operation 6531 'add' 'add_ln813_3306' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6532 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3307 = add i16 %add_ln813_3306, i16 %add_ln813_3300"   --->   Operation 6532 'add' 'add_ln813_3307' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6533 [1/1] (0.00ns)   --->   "%sext_ln813_1739 = sext i15 %add_ln813_3309"   --->   Operation 6533 'sext' 'sext_ln813_1739' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6534 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3310 = add i16 %sext_ln813_1739, i16 %sext_ln818_356"   --->   Operation 6534 'add' 'add_ln813_3310' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6535 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3313 = add i16 %add_ln813_3312, i16 %add_ln813_3310"   --->   Operation 6535 'add' 'add_ln813_3313' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6536 [1/1] (0.00ns)   --->   "%sext_ln813_1742 = sext i15 %add_ln813_3315"   --->   Operation 6536 'sext' 'sext_ln813_1742' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6537 [1/1] (0.00ns)   --->   "%sext_ln813_1745 = sext i15 %add_ln813_3318"   --->   Operation 6537 'sext' 'sext_ln813_1745' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6538 [1/1] (0.77ns)   --->   "%add_ln813_3319 = add i16 %sext_ln813_1745, i16 %sext_ln813_1742"   --->   Operation 6538 'add' 'add_ln813_3319' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6539 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3320 = add i16 %add_ln813_3319, i16 %add_ln813_3313"   --->   Operation 6539 'add' 'add_ln813_3320' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6540 [1/1] (0.00ns)   --->   "%sext_ln813_1747 = sext i14 %add_ln813_3322"   --->   Operation 6540 'sext' 'sext_ln813_1747' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6541 [1/1] (0.00ns)   --->   "%sext_ln813_1749 = sext i14 %add_ln813_3324"   --->   Operation 6541 'sext' 'sext_ln813_1749' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6542 [1/1] (0.76ns)   --->   "%add_ln813_3325 = add i15 %sext_ln813_1749, i15 %sext_ln813_1747"   --->   Operation 6542 'add' 'add_ln813_3325' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6543 [1/1] (0.00ns)   --->   "%sext_ln813_1750 = sext i15 %add_ln813_3325"   --->   Operation 6543 'sext' 'sext_ln813_1750' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6544 [1/1] (0.00ns)   --->   "%sext_ln813_1755 = sext i14 %add_ln813_3330"   --->   Operation 6544 'sext' 'sext_ln813_1755' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6545 [1/1] (0.77ns)   --->   "%add_ln813_3331 = add i16 %sext_ln813_1755, i16 %sext_ln813_1750"   --->   Operation 6545 'add' 'add_ln813_3331' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6546 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3332 = add i16 %add_ln813_3331, i16 %add_ln813_3320"   --->   Operation 6546 'add' 'add_ln813_3332' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6547 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3339 = add i16 %add_ln813_3338, i16 %add_ln813_3335"   --->   Operation 6547 'add' 'add_ln813_3339' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6548 [1/1] (0.00ns)   --->   "%sext_ln813_1756 = sext i15 %add_ln813_3340"   --->   Operation 6548 'sext' 'sext_ln813_1756' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6549 [1/1] (0.00ns)   --->   "%sext_ln813_1757 = sext i15 %add_ln813_3341"   --->   Operation 6549 'sext' 'sext_ln813_1757' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6550 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3342 = add i16 %sext_ln813_1757, i16 %sext_ln813_1756"   --->   Operation 6550 'add' 'add_ln813_3342' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6551 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3346 = add i16 %add_ln813_3345, i16 %add_ln813_3342"   --->   Operation 6551 'add' 'add_ln813_3346' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6552 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3347 = add i16 %add_ln813_3346, i16 %add_ln813_3339"   --->   Operation 6552 'add' 'add_ln813_3347' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6553 [1/1] (0.00ns)   --->   "%sext_ln813_1761 = sext i15 %add_ln813_3350"   --->   Operation 6553 'sext' 'sext_ln813_1761' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6554 [1/1] (0.00ns)   --->   "%sext_ln813_1762 = sext i15 %add_ln813_3351"   --->   Operation 6554 'sext' 'sext_ln813_1762' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6555 [1/1] (0.77ns)   --->   "%add_ln813_3352 = add i16 %sext_ln813_1762, i16 %sext_ln813_1761"   --->   Operation 6555 'add' 'add_ln813_3352' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6556 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3353 = add i16 %add_ln813_3352, i16 %add_ln813_3349"   --->   Operation 6556 'add' 'add_ln813_3353' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6557 [1/1] (0.00ns)   --->   "%sext_ln813_1763 = sext i15 %add_ln813_3354"   --->   Operation 6557 'sext' 'sext_ln813_1763' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6558 [1/1] (0.00ns)   --->   "%sext_ln813_1764 = sext i15 %add_ln813_3355"   --->   Operation 6558 'sext' 'sext_ln813_1764' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6559 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3356 = add i16 %sext_ln813_1764, i16 %sext_ln813_1763"   --->   Operation 6559 'add' 'add_ln813_3356' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6560 [1/1] (0.00ns)   --->   "%sext_ln813_1766 = sext i15 %add_ln813_3358"   --->   Operation 6560 'sext' 'sext_ln813_1766' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6561 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3359 = add i16 %sext_ln813_1766, i16 %add_ln813_3356"   --->   Operation 6561 'add' 'add_ln813_3359' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6562 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3360 = add i16 %add_ln813_3359, i16 %add_ln813_3353"   --->   Operation 6562 'add' 'add_ln813_3360' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6563 [1/1] (0.00ns)   --->   "%sext_ln813_1768 = sext i15 %add_ln813_3363"   --->   Operation 6563 'sext' 'sext_ln813_1768' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6564 [1/1] (0.00ns)   --->   "%sext_ln813_1771 = sext i15 %add_ln813_3366"   --->   Operation 6564 'sext' 'sext_ln813_1771' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6565 [1/1] (0.77ns)   --->   "%add_ln813_3367 = add i16 %sext_ln813_1771, i16 %sext_ln813_1768"   --->   Operation 6565 'add' 'add_ln813_3367' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6566 [1/1] (0.00ns)   --->   "%sext_ln813_1774 = sext i15 %add_ln813_3370"   --->   Operation 6566 'sext' 'sext_ln813_1774' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6567 [1/1] (0.00ns)   --->   "%sext_ln813_1777 = sext i15 %add_ln813_3373"   --->   Operation 6567 'sext' 'sext_ln813_1777' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6568 [1/1] (0.77ns)   --->   "%add_ln813_3374 = add i16 %sext_ln813_1777, i16 %sext_ln813_1774"   --->   Operation 6568 'add' 'add_ln813_3374' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6569 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3375 = add i16 %add_ln813_3374, i16 %add_ln813_3367"   --->   Operation 6569 'add' 'add_ln813_3375' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6570 [1/1] (0.00ns)   --->   "%sext_ln813_1779 = sext i14 %add_ln813_3377"   --->   Operation 6570 'sext' 'sext_ln813_1779' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6571 [1/1] (0.00ns)   --->   "%sext_ln813_1782 = sext i14 %add_ln813_3380"   --->   Operation 6571 'sext' 'sext_ln813_1782' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6572 [1/1] (0.76ns)   --->   "%add_ln813_3381 = add i15 %sext_ln813_1782, i15 %sext_ln813_1779"   --->   Operation 6572 'add' 'add_ln813_3381' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6573 [1/1] (0.00ns)   --->   "%sext_ln813_1783 = sext i15 %add_ln813_3381"   --->   Operation 6573 'sext' 'sext_ln813_1783' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6574 [1/1] (0.00ns)   --->   "%sext_ln813_1786 = sext i14 %add_ln813_3384"   --->   Operation 6574 'sext' 'sext_ln813_1786' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6575 [1/1] (0.00ns)   --->   "%sext_ln813_1789 = sext i13 %add_ln813_3387"   --->   Operation 6575 'sext' 'sext_ln813_1789' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6576 [1/1] (0.76ns)   --->   "%add_ln813_3388 = add i15 %sext_ln813_1789, i15 %sext_ln813_1786"   --->   Operation 6576 'add' 'add_ln813_3388' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6577 [1/1] (0.00ns)   --->   "%sext_ln813_1790 = sext i15 %add_ln813_3388"   --->   Operation 6577 'sext' 'sext_ln813_1790' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6578 [1/1] (0.77ns)   --->   "%add_ln813_3389 = add i16 %sext_ln813_1790, i16 %sext_ln813_1783"   --->   Operation 6578 'add' 'add_ln813_3389' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6579 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3390 = add i16 %add_ln813_3389, i16 %add_ln813_3375"   --->   Operation 6579 'add' 'add_ln813_3390' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6580 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3396 = add i16 %add_ln813_3395, i16 %add_ln813_3393"   --->   Operation 6580 'add' 'add_ln813_3396' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6581 [1/1] (0.00ns)   --->   "%sext_ln813_1791 = sext i15 %add_ln813_3397"   --->   Operation 6581 'sext' 'sext_ln813_1791' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6582 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3398 = add i16 %sext_ln813_1791, i16 %sext_ln818_54"   --->   Operation 6582 'add' 'add_ln813_3398' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6583 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3402 = add i16 %add_ln813_3401, i16 %add_ln813_3398"   --->   Operation 6583 'add' 'add_ln813_3402' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6584 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3403 = add i16 %add_ln813_3402, i16 %add_ln813_3396"   --->   Operation 6584 'add' 'add_ln813_3403' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6585 [1/1] (0.76ns)   --->   "%add_ln813_3406 = add i15 %sext_ln17_786, i15 %sext_ln17_816"   --->   Operation 6585 'add' 'add_ln813_3406' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6586 [1/1] (0.00ns)   --->   "%sext_ln813_1795 = sext i15 %add_ln813_3406"   --->   Operation 6586 'sext' 'sext_ln813_1795' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6587 [1/1] (0.77ns)   --->   "%add_ln813_3407 = add i16 %sext_ln813_1795, i16 %sext_ln818_157"   --->   Operation 6587 'add' 'add_ln813_3407' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6588 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3408 = add i16 %add_ln813_3407, i16 %add_ln813_3405"   --->   Operation 6588 'add' 'add_ln813_3408' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6589 [1/1] (0.76ns)   --->   "%add_ln813_3409 = add i15 %sext_ln17_868, i15 %sext_ln17_889"   --->   Operation 6589 'add' 'add_ln813_3409' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6590 [1/1] (0.00ns)   --->   "%sext_ln813_1796 = sext i15 %add_ln813_3409"   --->   Operation 6590 'sext' 'sext_ln813_1796' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6591 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3410 = add i16 %sext_ln813_1796, i16 %sext_ln818_192"   --->   Operation 6591 'add' 'add_ln813_3410' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6592 [1/1] (0.00ns)   --->   "%sext_ln813_1797 = sext i15 %add_ln813_3411"   --->   Operation 6592 'sext' 'sext_ln813_1797' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6593 [1/1] (0.00ns)   --->   "%sext_ln813_1798 = sext i15 %add_ln813_3412"   --->   Operation 6593 'sext' 'sext_ln813_1798' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6594 [1/1] (0.77ns)   --->   "%add_ln813_3413 = add i16 %sext_ln813_1798, i16 %sext_ln813_1797"   --->   Operation 6594 'add' 'add_ln813_3413' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6595 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3414 = add i16 %add_ln813_3413, i16 %add_ln813_3410"   --->   Operation 6595 'add' 'add_ln813_3414' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6596 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3415 = add i16 %add_ln813_3414, i16 %add_ln813_3408"   --->   Operation 6596 'add' 'add_ln813_3415' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6597 [1/1] (0.00ns)   --->   "%sext_ln813_1799 = sext i15 %add_ln813_3417"   --->   Operation 6597 'sext' 'sext_ln813_1799' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6598 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3418 = add i16 %sext_ln813_1799, i16 %sext_ln818_285"   --->   Operation 6598 'add' 'add_ln813_3418' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6599 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3421 = add i16 %add_ln813_3420, i16 %add_ln813_3418"   --->   Operation 6599 'add' 'add_ln813_3421' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6600 [1/1] (0.00ns)   --->   "%sext_ln813_1801 = sext i15 %add_ln813_3422"   --->   Operation 6600 'sext' 'sext_ln813_1801' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6601 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3423 = add i16 %sext_ln813_1801, i16 %sext_ln818_422"   --->   Operation 6601 'add' 'add_ln813_3423' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6602 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3426 = add i16 %add_ln813_3425, i16 %add_ln813_3423"   --->   Operation 6602 'add' 'add_ln813_3426' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6603 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3427 = add i16 %add_ln813_3426, i16 %add_ln813_3421"   --->   Operation 6603 'add' 'add_ln813_3427' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6604 [1/1] (0.00ns)   --->   "%sext_ln813_1804 = sext i15 %add_ln813_3429"   --->   Operation 6604 'sext' 'sext_ln813_1804' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6605 [1/1] (0.00ns)   --->   "%sext_ln813_1807 = sext i15 %add_ln813_3432"   --->   Operation 6605 'sext' 'sext_ln813_1807' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6606 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3433 = add i16 %sext_ln813_1807, i16 %sext_ln813_1804"   --->   Operation 6606 'add' 'add_ln813_3433' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6607 [1/1] (0.00ns)   --->   "%sext_ln813_1809 = sext i14 %add_ln813_3435"   --->   Operation 6607 'sext' 'sext_ln813_1809' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6608 [1/1] (0.00ns)   --->   "%sext_ln813_1812 = sext i14 %add_ln813_3438"   --->   Operation 6608 'sext' 'sext_ln813_1812' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6609 [1/1] (0.76ns)   --->   "%add_ln813_3439 = add i15 %sext_ln813_1812, i15 %sext_ln813_1809"   --->   Operation 6609 'add' 'add_ln813_3439' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6610 [1/1] (0.00ns)   --->   "%sext_ln813_1813 = sext i15 %add_ln813_3439"   --->   Operation 6610 'sext' 'sext_ln813_1813' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6611 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3440 = add i16 %sext_ln813_1813, i16 %add_ln813_3433"   --->   Operation 6611 'add' 'add_ln813_3440' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6612 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3441 = add i16 %add_ln813_3440, i16 %add_ln813_3427"   --->   Operation 6612 'add' 'add_ln813_3441' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6613 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3444 = add i16 %sext_ln818_155, i16 %sext_ln818_225"   --->   Operation 6613 'add' 'add_ln813_3444' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6614 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3445 = add i16 %add_ln813_3444, i16 %sext_ln818_146"   --->   Operation 6614 'add' 'add_ln813_3445' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6615 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3446 = add i16 %add_ln813_3445, i16 %add_ln813_3443"   --->   Operation 6615 'add' 'add_ln813_3446' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6616 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3452 = add i16 %add_ln813_3451, i16 %add_ln813_3446"   --->   Operation 6616 'add' 'add_ln813_3452' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6617 [1/1] (0.00ns)   --->   "%sext_ln813_1814 = sext i15 %add_ln813_3453"   --->   Operation 6617 'sext' 'sext_ln813_1814' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6618 [1/1] (0.77ns)   --->   "%add_ln813_3454 = add i16 %sext_ln813_1814, i16 %sext_ln818_480"   --->   Operation 6618 'add' 'add_ln813_3454' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6619 [1/1] (0.76ns)   --->   "%add_ln813_3455 = add i15 %sext_ln17_818, i15 %sext_ln17_856"   --->   Operation 6619 'add' 'add_ln813_3455' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6620 [1/1] (0.00ns)   --->   "%sext_ln813_1815 = sext i15 %add_ln813_3455"   --->   Operation 6620 'sext' 'sext_ln813_1815' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6621 [1/1] (0.77ns)   --->   "%add_ln813_3456 = add i16 %sext_ln813_1815, i16 %sext_ln818_113"   --->   Operation 6621 'add' 'add_ln813_3456' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6622 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3457 = add i16 %add_ln813_3456, i16 %add_ln813_3454"   --->   Operation 6622 'add' 'add_ln813_3457' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6623 [1/1] (0.00ns)   --->   "%sext_ln813_1816 = sext i15 %add_ln813_3458"   --->   Operation 6623 'sext' 'sext_ln813_1816' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6624 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3459 = add i16 %sext_ln813_1816, i16 %sext_ln818_213"   --->   Operation 6624 'add' 'add_ln813_3459' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6625 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3462 = add i16 %add_ln813_3461, i16 %add_ln813_3459"   --->   Operation 6625 'add' 'add_ln813_3462' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6626 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3463 = add i16 %add_ln813_3462, i16 %add_ln813_3457"   --->   Operation 6626 'add' 'add_ln813_3463' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6627 [1/1] (0.00ns)   --->   "%sext_ln813_1820 = sext i15 %add_ln813_3469"   --->   Operation 6627 'sext' 'sext_ln813_1820' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6628 [1/1] (0.00ns)   --->   "%sext_ln813_1822 = sext i15 %add_ln813_3471"   --->   Operation 6628 'sext' 'sext_ln813_1822' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6629 [1/1] (0.77ns)   --->   "%add_ln813_3472 = add i16 %sext_ln813_1822, i16 %sext_ln813_1820"   --->   Operation 6629 'add' 'add_ln813_3472' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6630 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3473 = add i16 %add_ln813_3472, i16 %add_ln813_3468"   --->   Operation 6630 'add' 'add_ln813_3473' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6631 [1/1] (0.00ns)   --->   "%sext_ln813_1823 = sext i14 %add_ln813_3474"   --->   Operation 6631 'sext' 'sext_ln813_1823' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6632 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3475 = add i15 %sext_ln813_1823, i15 %sext_ln17_1284"   --->   Operation 6632 'add' 'add_ln813_3475' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6633 [1/1] (0.00ns)   --->   "%sext_ln813_1825 = sext i14 %add_ln813_3477"   --->   Operation 6633 'sext' 'sext_ln813_1825' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6634 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_3478 = add i15 %sext_ln813_1825, i15 %add_ln813_3475"   --->   Operation 6634 'add' 'add_ln813_3478' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6635 [1/1] (0.00ns)   --->   "%sext_ln813_1826 = sext i15 %add_ln813_3478"   --->   Operation 6635 'sext' 'sext_ln813_1826' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6636 [1/1] (0.00ns)   --->   "%sext_ln813_1831 = sext i15 %add_ln813_3483"   --->   Operation 6636 'sext' 'sext_ln813_1831' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6637 [1/1] (0.77ns)   --->   "%add_ln813_3484 = add i16 %sext_ln813_1831, i16 %sext_ln813_1826"   --->   Operation 6637 'add' 'add_ln813_3484' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6638 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3485 = add i16 %add_ln813_3484, i16 %add_ln813_3473"   --->   Operation 6638 'add' 'add_ln813_3485' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6639 [1/1] (0.78ns)   --->   "%add_ln813_3487 = add i16 %mult_V_1413, i16 %mult_V_1518"   --->   Operation 6639 'add' 'add_ln813_3487' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6640 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3490 = add i16 %add_ln813_3489, i16 %add_ln813_3487"   --->   Operation 6640 'add' 'add_ln813_3490' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6641 [1/1] (0.00ns)   --->   "%sext_ln813_1832 = sext i15 %add_ln813_3491"   --->   Operation 6641 'sext' 'sext_ln813_1832' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6642 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3492 = add i16 %sext_ln813_1832, i16 %sext_ln818_481"   --->   Operation 6642 'add' 'add_ln813_3492' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6643 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3495 = add i16 %add_ln813_3494, i16 %add_ln813_3492"   --->   Operation 6643 'add' 'add_ln813_3495' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6644 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3496 = add i16 %add_ln813_3495, i16 %add_ln813_3490"   --->   Operation 6644 'add' 'add_ln813_3496' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6645 [1/1] (0.00ns)   --->   "%sext_ln813_1834 = sext i15 %add_ln813_3497"   --->   Operation 6645 'sext' 'sext_ln813_1834' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6646 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3500 = add i16 %add_ln813_3499, i16 %sext_ln813_1834"   --->   Operation 6646 'add' 'add_ln813_3500' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6647 [1/1] (0.00ns)   --->   "%sext_ln813_1836 = sext i15 %add_ln813_3501"   --->   Operation 6647 'sext' 'sext_ln813_1836' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6648 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3502 = add i16 %sext_ln813_1836, i16 %sext_ln818_294"   --->   Operation 6648 'add' 'add_ln813_3502' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6649 [1/1] (0.00ns)   --->   "%sext_ln813_1837 = sext i15 %add_ln813_3503"   --->   Operation 6649 'sext' 'sext_ln813_1837' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6650 [1/1] (0.77ns)   --->   "%add_ln813_3504 = add i16 %sext_ln813_1837, i16 %sext_ln818_355"   --->   Operation 6650 'add' 'add_ln813_3504' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6651 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3505 = add i16 %add_ln813_3504, i16 %add_ln813_3502"   --->   Operation 6651 'add' 'add_ln813_3505' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6652 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3506 = add i16 %add_ln813_3505, i16 %add_ln813_3500"   --->   Operation 6652 'add' 'add_ln813_3506' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6653 [1/1] (0.00ns)   --->   "%sext_ln813_1838 = sext i15 %add_ln813_3508"   --->   Operation 6653 'sext' 'sext_ln813_1838' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6654 [1/1] (0.00ns)   --->   "%sext_ln813_1839 = sext i15 %add_ln813_3509"   --->   Operation 6654 'sext' 'sext_ln813_1839' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6655 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3510 = add i16 %sext_ln813_1839, i16 %sext_ln818_441"   --->   Operation 6655 'add' 'add_ln813_3510' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6656 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3511 = add i16 %add_ln813_3510, i16 %sext_ln813_1838"   --->   Operation 6656 'add' 'add_ln813_3511' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6657 [1/1] (0.00ns)   --->   "%sext_ln813_1841 = sext i15 %add_ln813_3513"   --->   Operation 6657 'sext' 'sext_ln813_1841' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6658 [1/1] (0.00ns)   --->   "%sext_ln813_1843 = sext i15 %add_ln813_3515"   --->   Operation 6658 'sext' 'sext_ln813_1843' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6659 [1/1] (0.77ns)   --->   "%add_ln813_3516 = add i16 %sext_ln813_1843, i16 %sext_ln813_1841"   --->   Operation 6659 'add' 'add_ln813_3516' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6660 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3517 = add i16 %add_ln813_3516, i16 %add_ln813_3511"   --->   Operation 6660 'add' 'add_ln813_3517' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6661 [1/1] (0.00ns)   --->   "%sext_ln813_1845 = sext i15 %add_ln813_3519"   --->   Operation 6661 'sext' 'sext_ln813_1845' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6662 [1/1] (0.00ns)   --->   "%sext_ln813_1847 = sext i14 %add_ln813_3521"   --->   Operation 6662 'sext' 'sext_ln813_1847' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6663 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3522 = add i16 %sext_ln813_1847, i16 %sext_ln813_1845"   --->   Operation 6663 'add' 'add_ln813_3522' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6664 [1/1] (0.00ns)   --->   "%sext_ln813_1852 = sext i15 %add_ln813_3527"   --->   Operation 6664 'sext' 'sext_ln813_1852' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6665 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3528 = add i16 %sext_ln813_1852, i16 %add_ln813_3522"   --->   Operation 6665 'add' 'add_ln813_3528' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6666 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3529 = add i16 %add_ln813_3528, i16 %add_ln813_3517"   --->   Operation 6666 'add' 'add_ln813_3529' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6667 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3535 = add i16 %add_ln813_3534, i16 %add_ln813_3532"   --->   Operation 6667 'add' 'add_ln813_3535' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6668 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3541 = add i16 %add_ln813_3540, i16 %add_ln813_3535"   --->   Operation 6668 'add' 'add_ln813_3541' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6669 [1/1] (0.00ns)   --->   "%sext_ln813_1853 = sext i15 %add_ln813_3542"   --->   Operation 6669 'sext' 'sext_ln813_1853' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6670 [1/1] (0.77ns)   --->   "%add_ln813_3543 = add i16 %sext_ln813_1853, i16 %sext_ln818_105"   --->   Operation 6670 'add' 'add_ln813_3543' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6671 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3546 = add i16 %add_ln813_3545, i16 %add_ln813_3543"   --->   Operation 6671 'add' 'add_ln813_3546' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6672 [1/1] (0.00ns)   --->   "%sext_ln813_1855 = sext i15 %add_ln813_3547"   --->   Operation 6672 'sext' 'sext_ln813_1855' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6673 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3548 = add i16 %sext_ln813_1855, i16 %sext_ln818_260"   --->   Operation 6673 'add' 'add_ln813_3548' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6674 [1/1] (0.00ns)   --->   "%sext_ln813_1856 = sext i15 %add_ln813_3549"   --->   Operation 6674 'sext' 'sext_ln813_1856' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6675 [1/1] (0.77ns)   --->   "%add_ln813_3550 = add i16 %sext_ln813_1856, i16 %sext_ln818_341"   --->   Operation 6675 'add' 'add_ln813_3550' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6676 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3551 = add i16 %add_ln813_3550, i16 %add_ln813_3548"   --->   Operation 6676 'add' 'add_ln813_3551' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6677 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3552 = add i16 %add_ln813_3551, i16 %add_ln813_3546"   --->   Operation 6677 'add' 'add_ln813_3552' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6678 [1/1] (0.00ns)   --->   "%sext_ln813_1857 = sext i15 %add_ln813_3554"   --->   Operation 6678 'sext' 'sext_ln813_1857' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6679 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3555 = add i16 %sext_ln813_1857, i16 %sext_ln818_397"   --->   Operation 6679 'add' 'add_ln813_3555' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6680 [1/1] (0.00ns)   --->   "%sext_ln813_1858 = sext i15 %add_ln813_3556"   --->   Operation 6680 'sext' 'sext_ln813_1858' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6681 [1/1] (0.77ns)   --->   "%add_ln813_3557 = add i16 %sext_ln813_1858, i16 %sext_ln818_441"   --->   Operation 6681 'add' 'add_ln813_3557' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6682 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3558 = add i16 %add_ln813_3557, i16 %add_ln813_3555"   --->   Operation 6682 'add' 'add_ln813_3558' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6683 [1/1] (0.00ns)   --->   "%sext_ln813_1860 = sext i15 %add_ln813_3560"   --->   Operation 6683 'sext' 'sext_ln813_1860' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6684 [1/1] (0.00ns)   --->   "%sext_ln813_1862 = sext i15 %add_ln813_3562"   --->   Operation 6684 'sext' 'sext_ln813_1862' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6685 [1/1] (0.77ns)   --->   "%add_ln813_3563 = add i16 %sext_ln813_1862, i16 %sext_ln813_1860"   --->   Operation 6685 'add' 'add_ln813_3563' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6686 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3564 = add i16 %add_ln813_3563, i16 %add_ln813_3558"   --->   Operation 6686 'add' 'add_ln813_3564' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6687 [1/1] (0.00ns)   --->   "%sext_ln813_1864 = sext i14 %add_ln813_3566"   --->   Operation 6687 'sext' 'sext_ln813_1864' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6688 [1/1] (0.00ns)   --->   "%sext_ln813_1866 = sext i14 %add_ln813_3568"   --->   Operation 6688 'sext' 'sext_ln813_1866' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6689 [1/1] (0.76ns)   --->   "%add_ln813_3569 = add i15 %sext_ln813_1866, i15 %sext_ln813_1864"   --->   Operation 6689 'add' 'add_ln813_3569' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6690 [1/1] (0.00ns)   --->   "%sext_ln813_1867 = sext i15 %add_ln813_3569"   --->   Operation 6690 'sext' 'sext_ln813_1867' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6691 [1/1] (0.00ns)   --->   "%sext_ln813_1869 = sext i14 %add_ln813_3571"   --->   Operation 6691 'sext' 'sext_ln813_1869' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6692 [1/1] (0.00ns)   --->   "%sext_ln813_1871 = sext i14 %add_ln813_3573"   --->   Operation 6692 'sext' 'sext_ln813_1871' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6693 [1/1] (0.76ns)   --->   "%add_ln813_3574 = add i15 %sext_ln813_1871, i15 %sext_ln813_1869"   --->   Operation 6693 'add' 'add_ln813_3574' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6694 [1/1] (0.00ns)   --->   "%sext_ln813_1872 = sext i15 %add_ln813_3574"   --->   Operation 6694 'sext' 'sext_ln813_1872' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6695 [1/1] (0.77ns)   --->   "%add_ln813_3575 = add i16 %sext_ln813_1872, i16 %sext_ln813_1867"   --->   Operation 6695 'add' 'add_ln813_3575' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6696 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3576 = add i16 %add_ln813_3575, i16 %add_ln813_3564"   --->   Operation 6696 'add' 'add_ln813_3576' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6697 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3583 = add i16 %add_ln813_3582, i16 %add_ln813_3579"   --->   Operation 6697 'add' 'add_ln813_3583' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6698 [1/1] (0.00ns)   --->   "%sext_ln813_1873 = sext i15 %add_ln813_3584"   --->   Operation 6698 'sext' 'sext_ln813_1873' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6699 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3585 = add i16 %sext_ln813_1873, i16 %sext_ln818_467"   --->   Operation 6699 'add' 'add_ln813_3585' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6700 [1/1] (0.00ns)   --->   "%sext_ln813_1874 = sext i15 %add_ln813_3586"   --->   Operation 6700 'sext' 'sext_ln813_1874' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6701 [1/1] (0.00ns)   --->   "%sext_ln813_1875 = sext i15 %add_ln813_3587"   --->   Operation 6701 'sext' 'sext_ln813_1875' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6702 [1/1] (0.77ns)   --->   "%add_ln813_3588 = add i16 %sext_ln813_1875, i16 %sext_ln813_1874"   --->   Operation 6702 'add' 'add_ln813_3588' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6703 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3589 = add i16 %add_ln813_3588, i16 %add_ln813_3585"   --->   Operation 6703 'add' 'add_ln813_3589' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6704 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3590 = add i16 %add_ln813_3589, i16 %add_ln813_3583"   --->   Operation 6704 'add' 'add_ln813_3590' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6705 [1/1] (0.00ns)   --->   "%sext_ln813_1876 = sext i15 %add_ln813_3591"   --->   Operation 6705 'sext' 'sext_ln813_1876' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6706 [1/1] (0.77ns)   --->   "%add_ln813_3592 = add i16 %sext_ln813_1876, i16 %sext_ln818_108"   --->   Operation 6706 'add' 'add_ln813_3592' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6707 [1/1] (0.00ns)   --->   "%sext_ln813_1877 = sext i15 %add_ln813_3593"   --->   Operation 6707 'sext' 'sext_ln813_1877' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6708 [1/1] (0.76ns)   --->   "%add_ln813_3594 = add i15 %sext_ln17_855, i15 %sext_ln17_864"   --->   Operation 6708 'add' 'add_ln813_3594' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6709 [1/1] (0.00ns)   --->   "%sext_ln813_1878 = sext i15 %add_ln813_3594"   --->   Operation 6709 'sext' 'sext_ln813_1878' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6710 [1/1] (0.77ns)   --->   "%add_ln813_3595 = add i16 %sext_ln813_1878, i16 %sext_ln813_1877"   --->   Operation 6710 'add' 'add_ln813_3595' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6711 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3596 = add i16 %add_ln813_3595, i16 %add_ln813_3592"   --->   Operation 6711 'add' 'add_ln813_3596' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6712 [1/1] (0.00ns)   --->   "%sext_ln813_1879 = sext i15 %add_ln813_3597"   --->   Operation 6712 'sext' 'sext_ln813_1879' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6713 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3598 = add i16 %sext_ln813_1879, i16 %sext_ln818_219"   --->   Operation 6713 'add' 'add_ln813_3598' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6714 [1/1] (0.00ns)   --->   "%sext_ln813_1880 = sext i15 %add_ln813_3599"   --->   Operation 6714 'sext' 'sext_ln813_1880' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6715 [1/1] (0.00ns)   --->   "%sext_ln813_1881 = sext i15 %add_ln813_3600"   --->   Operation 6715 'sext' 'sext_ln813_1881' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6716 [1/1] (0.77ns)   --->   "%add_ln813_3601 = add i16 %sext_ln813_1881, i16 %sext_ln813_1880"   --->   Operation 6716 'add' 'add_ln813_3601' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6717 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3602 = add i16 %add_ln813_3601, i16 %add_ln813_3598"   --->   Operation 6717 'add' 'add_ln813_3602' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6718 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3603 = add i16 %add_ln813_3602, i16 %add_ln813_3596"   --->   Operation 6718 'add' 'add_ln813_3603' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6719 [1/1] (0.00ns)   --->   "%sext_ln813_1882 = sext i15 %add_ln813_3605"   --->   Operation 6719 'sext' 'sext_ln813_1882' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6720 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3606 = add i16 %sext_ln813_1882, i16 %sext_ln818_324"   --->   Operation 6720 'add' 'add_ln813_3606' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6721 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3610 = add i16 %add_ln813_3609, i16 %add_ln813_3606"   --->   Operation 6721 'add' 'add_ln813_3610' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6722 [1/1] (0.00ns)   --->   "%sext_ln813_1885 = sext i15 %add_ln813_3611"   --->   Operation 6722 'sext' 'sext_ln813_1885' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6723 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3612 = add i16 %sext_ln813_1885, i16 %sext_ln818_473"   --->   Operation 6723 'add' 'add_ln813_3612' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6724 [1/1] (0.00ns)   --->   "%sext_ln813_1888 = sext i15 %add_ln813_3615"   --->   Operation 6724 'sext' 'sext_ln813_1888' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6725 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3616 = add i16 %sext_ln813_1888, i16 %add_ln813_3612"   --->   Operation 6725 'add' 'add_ln813_3616' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6726 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3617 = add i16 %add_ln813_3616, i16 %add_ln813_3610"   --->   Operation 6726 'add' 'add_ln813_3617' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6727 [1/1] (0.00ns)   --->   "%sext_ln813_1890 = sext i15 %add_ln813_3619"   --->   Operation 6727 'sext' 'sext_ln813_1890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6728 [1/1] (0.00ns)   --->   "%sext_ln813_1893 = sext i14 %add_ln813_3622"   --->   Operation 6728 'sext' 'sext_ln813_1893' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6729 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3623 = add i16 %sext_ln813_1893, i16 %sext_ln813_1890"   --->   Operation 6729 'add' 'add_ln813_3623' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6730 [1/1] (0.00ns)   --->   "%sext_ln813_1895 = sext i14 %add_ln813_3625"   --->   Operation 6730 'sext' 'sext_ln813_1895' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6731 [1/1] (0.00ns)   --->   "%sext_ln813_1898 = sext i14 %add_ln813_3628"   --->   Operation 6731 'sext' 'sext_ln813_1898' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6732 [1/1] (0.76ns)   --->   "%add_ln813_3629 = add i15 %sext_ln813_1898, i15 %sext_ln813_1895"   --->   Operation 6732 'add' 'add_ln813_3629' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6733 [1/1] (0.00ns)   --->   "%sext_ln813_1899 = sext i15 %add_ln813_3629"   --->   Operation 6733 'sext' 'sext_ln813_1899' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6734 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3630 = add i16 %sext_ln813_1899, i16 %add_ln813_3623"   --->   Operation 6734 'add' 'add_ln813_3630' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6735 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3631 = add i16 %add_ln813_3630, i16 %add_ln813_3617"   --->   Operation 6735 'add' 'add_ln813_3631' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6736 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3633 = add i16 %sext_ln818_83, i16 %sext_ln818_155"   --->   Operation 6736 'add' 'add_ln813_3633' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6737 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3634 = add i16 %add_ln813_3633, i16 %sext_ln818_61"   --->   Operation 6737 'add' 'add_ln813_3634' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6738 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3637 = add i16 %add_ln813_3636, i16 %add_ln813_3634"   --->   Operation 6738 'add' 'add_ln813_3637' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6739 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3639 = add i16 %add_ln813_3638, i16 %sext_ln818_391"   --->   Operation 6739 'add' 'add_ln813_3639' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6740 [1/1] (0.00ns)   --->   "%sext_ln813_1900 = sext i15 %add_ln813_3640"   --->   Operation 6740 'sext' 'sext_ln813_1900' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6741 [1/1] (0.77ns)   --->   "%add_ln813_3641 = add i16 %sext_ln813_1900, i16 %sext_ln818_15"   --->   Operation 6741 'add' 'add_ln813_3641' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6742 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3642 = add i16 %add_ln813_3641, i16 %add_ln813_3639"   --->   Operation 6742 'add' 'add_ln813_3642' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6743 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3643 = add i16 %add_ln813_3642, i16 %add_ln813_3637"   --->   Operation 6743 'add' 'add_ln813_3643' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6744 [1/1] (0.76ns)   --->   "%add_ln813_3644 = add i15 %sext_ln17_841, i15 %sext_ln17_858"   --->   Operation 6744 'add' 'add_ln813_3644' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6745 [1/1] (0.00ns)   --->   "%sext_ln813_1901 = sext i15 %add_ln813_3644"   --->   Operation 6745 'sext' 'sext_ln813_1901' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6746 [1/1] (0.77ns)   --->   "%add_ln813_3645 = add i16 %sext_ln813_1901, i16 %sext_ln818_178"   --->   Operation 6746 'add' 'add_ln813_3645' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6747 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3648 = add i16 %add_ln813_3647, i16 %add_ln813_3645"   --->   Operation 6747 'add' 'add_ln813_3648' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6748 [1/1] (0.00ns)   --->   "%sext_ln813_1903 = sext i15 %add_ln813_3649"   --->   Operation 6748 'sext' 'sext_ln813_1903' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6749 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3650 = add i16 %sext_ln813_1903, i16 %sext_ln818_290"   --->   Operation 6749 'add' 'add_ln813_3650' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6750 [1/1] (0.00ns)   --->   "%sext_ln813_1904 = sext i15 %add_ln813_3651"   --->   Operation 6750 'sext' 'sext_ln813_1904' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6751 [1/1] (0.77ns)   --->   "%add_ln813_3652 = add i16 %sext_ln813_1904, i16 %sext_ln818_373"   --->   Operation 6751 'add' 'add_ln813_3652' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6752 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3653 = add i16 %add_ln813_3652, i16 %add_ln813_3650"   --->   Operation 6752 'add' 'add_ln813_3653' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6753 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3654 = add i16 %add_ln813_3653, i16 %add_ln813_3648"   --->   Operation 6753 'add' 'add_ln813_3654' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6754 [1/1] (0.00ns)   --->   "%sext_ln813_1905 = sext i15 %add_ln813_3656"   --->   Operation 6754 'sext' 'sext_ln813_1905' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6755 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3657 = add i16 %sext_ln813_1905, i16 %sext_ln818_458"   --->   Operation 6755 'add' 'add_ln813_3657' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6756 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3660 = add i16 %add_ln813_3659, i16 %add_ln813_3657"   --->   Operation 6756 'add' 'add_ln813_3660' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6757 [1/1] (0.00ns)   --->   "%sext_ln813_1908 = sext i15 %add_ln813_3662"   --->   Operation 6757 'sext' 'sext_ln813_1908' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6758 [1/1] (0.00ns)   --->   "%sext_ln813_1910 = sext i15 %add_ln813_3664"   --->   Operation 6758 'sext' 'sext_ln813_1910' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6759 [1/1] (0.77ns)   --->   "%add_ln813_3665 = add i16 %sext_ln813_1910, i16 %sext_ln813_1908"   --->   Operation 6759 'add' 'add_ln813_3665' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6760 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3666 = add i16 %add_ln813_3665, i16 %add_ln813_3660"   --->   Operation 6760 'add' 'add_ln813_3666' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6761 [1/1] (0.00ns)   --->   "%sext_ln813_1912 = sext i15 %add_ln813_3668"   --->   Operation 6761 'sext' 'sext_ln813_1912' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6762 [1/1] (0.00ns)   --->   "%sext_ln813_1914 = sext i14 %add_ln813_3670"   --->   Operation 6762 'sext' 'sext_ln813_1914' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6763 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3671 = add i16 %sext_ln813_1914, i16 %sext_ln813_1912"   --->   Operation 6763 'add' 'add_ln813_3671' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6764 [1/1] (0.00ns)   --->   "%sext_ln813_1916 = sext i14 %add_ln813_3673"   --->   Operation 6764 'sext' 'sext_ln813_1916' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6765 [1/1] (0.00ns)   --->   "%sext_ln813_1919 = sext i14 %add_ln813_3676"   --->   Operation 6765 'sext' 'sext_ln813_1919' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6766 [1/1] (0.76ns)   --->   "%add_ln813_3677 = add i15 %sext_ln813_1919, i15 %sext_ln813_1916"   --->   Operation 6766 'add' 'add_ln813_3677' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6767 [1/1] (0.00ns)   --->   "%sext_ln813_1920 = sext i15 %add_ln813_3677"   --->   Operation 6767 'sext' 'sext_ln813_1920' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6768 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3678 = add i16 %sext_ln813_1920, i16 %add_ln813_3671"   --->   Operation 6768 'add' 'add_ln813_3678' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6769 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3679 = add i16 %add_ln813_3678, i16 %add_ln813_3666"   --->   Operation 6769 'add' 'add_ln813_3679' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6770 [1/1] (0.00ns)   --->   "%sext_ln813_231 = sext i14 %add_ln813_3681"   --->   Operation 6770 'sext' 'sext_ln813_231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6771 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3685 = add i16 %add_ln813_3684, i16 %add_ln813_3682"   --->   Operation 6771 'add' 'add_ln813_3685' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6772 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3691 = add i16 %add_ln813_3690, i16 %add_ln813_3685"   --->   Operation 6772 'add' 'add_ln813_3691' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6773 [1/1] (0.00ns)   --->   "%sext_ln813_1921 = sext i15 %add_ln813_3692"   --->   Operation 6773 'sext' 'sext_ln813_1921' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6774 [1/1] (0.77ns)   --->   "%add_ln813_3693 = add i16 %sext_ln813_1921, i16 %sext_ln813_231"   --->   Operation 6774 'add' 'add_ln813_3693' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6775 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3696 = add i16 %add_ln813_3695, i16 %add_ln813_3693"   --->   Operation 6775 'add' 'add_ln813_3696' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6776 [1/1] (0.00ns)   --->   "%sext_ln813_1923 = sext i15 %add_ln813_3697"   --->   Operation 6776 'sext' 'sext_ln813_1923' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6777 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3698 = add i16 %sext_ln813_1923, i16 %sext_ln818_224"   --->   Operation 6777 'add' 'add_ln813_3698' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6778 [1/1] (0.00ns)   --->   "%sext_ln813_1924 = sext i15 %add_ln813_3699"   --->   Operation 6778 'sext' 'sext_ln813_1924' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6779 [1/1] (0.77ns)   --->   "%add_ln813_3700 = add i16 %sext_ln813_1924, i16 %sext_ln818_272"   --->   Operation 6779 'add' 'add_ln813_3700' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6780 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3701 = add i16 %add_ln813_3700, i16 %add_ln813_3698"   --->   Operation 6780 'add' 'add_ln813_3701' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6781 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3702 = add i16 %add_ln813_3701, i16 %add_ln813_3696"   --->   Operation 6781 'add' 'add_ln813_3702' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6782 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3713 = add i16 %add_ln813_3712, i16 %add_ln813_3707"   --->   Operation 6782 'add' 'add_ln813_3713' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6783 [1/1] (0.00ns)   --->   "%sext_ln813_1931 = sext i15 %add_ln813_3715"   --->   Operation 6783 'sext' 'sext_ln813_1931' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6784 [1/1] (0.00ns)   --->   "%sext_ln813_1933 = sext i14 %add_ln813_3717"   --->   Operation 6784 'sext' 'sext_ln813_1933' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6785 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3718 = add i16 %sext_ln813_1933, i16 %sext_ln813_1931"   --->   Operation 6785 'add' 'add_ln813_3718' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6786 [1/1] (0.00ns)   --->   "%sext_ln813_1935 = sext i14 %add_ln813_3720"   --->   Operation 6786 'sext' 'sext_ln813_1935' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6787 [1/1] (0.00ns)   --->   "%sext_ln813_1937 = sext i13 %add_ln813_3722"   --->   Operation 6787 'sext' 'sext_ln813_1937' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6788 [1/1] (0.76ns)   --->   "%add_ln813_3723 = add i15 %sext_ln813_1937, i15 %sext_ln813_1935"   --->   Operation 6788 'add' 'add_ln813_3723' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6789 [1/1] (0.00ns)   --->   "%sext_ln813_1938 = sext i15 %add_ln813_3723"   --->   Operation 6789 'sext' 'sext_ln813_1938' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6790 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3724 = add i16 %sext_ln813_1938, i16 %add_ln813_3718"   --->   Operation 6790 'add' 'add_ln813_3724' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6791 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3725 = add i16 %add_ln813_3724, i16 %add_ln813_3713"   --->   Operation 6791 'add' 'add_ln813_3725' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6792 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3731 = add i16 %add_ln813_3730, i16 %add_ln813_3728"   --->   Operation 6792 'add' 'add_ln813_3731' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6793 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3733 = add i16 %add_ln813_3732, i16 %sext_ln818_331"   --->   Operation 6793 'add' 'add_ln813_3733' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6794 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3736 = add i16 %add_ln813_3735, i16 %add_ln813_3733"   --->   Operation 6794 'add' 'add_ln813_3736' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6795 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3737 = add i16 %add_ln813_3736, i16 %add_ln813_3731"   --->   Operation 6795 'add' 'add_ln813_3737' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6796 [1/1] (0.76ns)   --->   "%add_ln813_3740 = add i15 %sext_ln17_841, i15 %sext_ln17_863"   --->   Operation 6796 'add' 'add_ln813_3740' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6797 [1/1] (0.00ns)   --->   "%sext_ln813_1941 = sext i15 %add_ln813_3740"   --->   Operation 6797 'sext' 'sext_ln813_1941' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6798 [1/1] (0.77ns)   --->   "%add_ln813_3741 = add i16 %sext_ln813_1941, i16 %sext_ln818_185"   --->   Operation 6798 'add' 'add_ln813_3741' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6799 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3742 = add i16 %add_ln813_3741, i16 %add_ln813_3739"   --->   Operation 6799 'add' 'add_ln813_3742' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6800 [1/1] (0.00ns)   --->   "%sext_ln813_1942 = sext i15 %add_ln813_3743"   --->   Operation 6800 'sext' 'sext_ln813_1942' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6801 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3744 = add i16 %sext_ln813_1942, i16 %sext_ln818_244"   --->   Operation 6801 'add' 'add_ln813_3744' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6802 [1/1] (0.00ns)   --->   "%sext_ln813_1943 = sext i15 %add_ln813_3745"   --->   Operation 6802 'sext' 'sext_ln813_1943' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6803 [1/1] (0.00ns)   --->   "%sext_ln813_1944 = sext i15 %add_ln813_3746"   --->   Operation 6803 'sext' 'sext_ln813_1944' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6804 [1/1] (0.77ns)   --->   "%add_ln813_3747 = add i16 %sext_ln813_1944, i16 %sext_ln813_1943"   --->   Operation 6804 'add' 'add_ln813_3747' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6805 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3748 = add i16 %add_ln813_3747, i16 %add_ln813_3744"   --->   Operation 6805 'add' 'add_ln813_3748' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6806 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3749 = add i16 %add_ln813_3748, i16 %add_ln813_3742"   --->   Operation 6806 'add' 'add_ln813_3749' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6807 [1/1] (0.00ns)   --->   "%sext_ln813_1945 = sext i15 %add_ln813_3751"   --->   Operation 6807 'sext' 'sext_ln813_1945' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6808 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3752 = add i16 %sext_ln813_1945, i16 %sext_ln818_444"   --->   Operation 6808 'add' 'add_ln813_3752' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6809 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3755 = add i16 %add_ln813_3754, i16 %add_ln813_3752"   --->   Operation 6809 'add' 'add_ln813_3755' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6810 [1/1] (0.00ns)   --->   "%sext_ln813_1948 = sext i15 %add_ln813_3757"   --->   Operation 6810 'sext' 'sext_ln813_1948' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6811 [1/1] (0.00ns)   --->   "%sext_ln813_1951 = sext i15 %add_ln813_3760"   --->   Operation 6811 'sext' 'sext_ln813_1951' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6812 [1/1] (0.77ns)   --->   "%add_ln813_3761 = add i16 %sext_ln813_1951, i16 %sext_ln813_1948"   --->   Operation 6812 'add' 'add_ln813_3761' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6813 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3762 = add i16 %add_ln813_3761, i16 %add_ln813_3755"   --->   Operation 6813 'add' 'add_ln813_3762' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6814 [1/1] (0.00ns)   --->   "%sext_ln813_1953 = sext i14 %add_ln813_3764"   --->   Operation 6814 'sext' 'sext_ln813_1953' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6815 [1/1] (0.00ns)   --->   "%sext_ln813_1955 = sext i14 %add_ln813_3766"   --->   Operation 6815 'sext' 'sext_ln813_1955' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6816 [1/1] (0.76ns)   --->   "%add_ln813_3767 = add i15 %sext_ln813_1955, i15 %sext_ln813_1953"   --->   Operation 6816 'add' 'add_ln813_3767' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6817 [1/1] (0.00ns)   --->   "%sext_ln813_1956 = sext i15 %add_ln813_3767"   --->   Operation 6817 'sext' 'sext_ln813_1956' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6818 [1/1] (0.00ns)   --->   "%sext_ln813_1961 = sext i14 %add_ln813_3772"   --->   Operation 6818 'sext' 'sext_ln813_1961' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6819 [1/1] (0.77ns)   --->   "%add_ln813_3773 = add i16 %sext_ln813_1961, i16 %sext_ln813_1956"   --->   Operation 6819 'add' 'add_ln813_3773' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6820 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3774 = add i16 %add_ln813_3773, i16 %add_ln813_3762"   --->   Operation 6820 'add' 'add_ln813_3774' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6821 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3779 = add i16 %add_ln813_3778, i16 %add_ln813_3776"   --->   Operation 6821 'add' 'add_ln813_3779' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6822 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3785 = add i16 %add_ln813_3784, i16 %add_ln813_3779"   --->   Operation 6822 'add' 'add_ln813_3785' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6823 [1/1] (0.00ns)   --->   "%sext_ln813_1963 = sext i15 %add_ln813_3788"   --->   Operation 6823 'sext' 'sext_ln813_1963' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6824 [1/1] (0.77ns)   --->   "%add_ln813_3789 = add i16 %sext_ln813_1963, i16 %sext_ln818_91"   --->   Operation 6824 'add' 'add_ln813_3789' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6825 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3790 = add i16 %add_ln813_3789, i16 %add_ln813_3787"   --->   Operation 6825 'add' 'add_ln813_3790' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6826 [1/1] (0.76ns)   --->   "%add_ln813_3791 = add i15 %sext_ln17_769, i15 %sext_ln17_811"   --->   Operation 6826 'add' 'add_ln813_3791' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6827 [1/1] (0.00ns)   --->   "%sext_ln813_1964 = sext i15 %add_ln813_3791"   --->   Operation 6827 'sext' 'sext_ln813_1964' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6828 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3792 = add i16 %sext_ln813_1964, i16 %sext_ln818_140"   --->   Operation 6828 'add' 'add_ln813_3792' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6829 [1/1] (0.00ns)   --->   "%sext_ln813_1965 = sext i15 %add_ln813_3793"   --->   Operation 6829 'sext' 'sext_ln813_1965' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6830 [1/1] (0.77ns)   --->   "%add_ln813_3794 = add i16 %sext_ln813_1965, i16 %sext_ln818_179"   --->   Operation 6830 'add' 'add_ln813_3794' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6831 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3795 = add i16 %add_ln813_3794, i16 %add_ln813_3792"   --->   Operation 6831 'add' 'add_ln813_3795' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6832 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3796 = add i16 %add_ln813_3795, i16 %add_ln813_3790"   --->   Operation 6832 'add' 'add_ln813_3796' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6833 [1/1] (0.00ns)   --->   "%sext_ln813_1966 = sext i15 %add_ln813_3798"   --->   Operation 6833 'sext' 'sext_ln813_1966' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6834 [1/1] (0.00ns)   --->   "%sext_ln813_1967 = sext i15 %add_ln813_3799"   --->   Operation 6834 'sext' 'sext_ln813_1967' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6835 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3800 = add i16 %sext_ln813_1967, i16 %sext_ln818_288"   --->   Operation 6835 'add' 'add_ln813_3800' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6836 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3801 = add i16 %add_ln813_3800, i16 %sext_ln813_1966"   --->   Operation 6836 'add' 'add_ln813_3801' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6837 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3807 = add i16 %add_ln813_3806, i16 %add_ln813_3801"   --->   Operation 6837 'add' 'add_ln813_3807' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6838 [1/1] (0.00ns)   --->   "%sext_ln813_1972 = sext i15 %add_ln813_3809"   --->   Operation 6838 'sext' 'sext_ln813_1972' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6839 [1/1] (0.00ns)   --->   "%sext_ln813_1974 = sext i15 %add_ln813_3811"   --->   Operation 6839 'sext' 'sext_ln813_1974' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6840 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3812 = add i16 %sext_ln813_1974, i16 %sext_ln813_1972"   --->   Operation 6840 'add' 'add_ln813_3812' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6841 [1/1] (0.00ns)   --->   "%sext_ln813_1978 = sext i14 %add_ln813_3817"   --->   Operation 6841 'sext' 'sext_ln813_1978' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6842 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3818 = add i16 %sext_ln813_1978, i16 %add_ln813_3812"   --->   Operation 6842 'add' 'add_ln813_3818' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6843 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3819 = add i16 %add_ln813_3818, i16 %add_ln813_3807"   --->   Operation 6843 'add' 'add_ln813_3819' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6844 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3825 = add i16 %add_ln813_3824, i16 %add_ln813_3822"   --->   Operation 6844 'add' 'add_ln813_3825' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6845 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3827 = add i16 %add_ln813_3826, i16 %sext_ln818_304"   --->   Operation 6845 'add' 'add_ln813_3827' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6846 [1/1] (0.00ns)   --->   "%sext_ln813_1979 = sext i15 %add_ln813_3828"   --->   Operation 6846 'sext' 'sext_ln813_1979' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6847 [1/1] (0.00ns)   --->   "%sext_ln813_1980 = sext i15 %add_ln813_3829"   --->   Operation 6847 'sext' 'sext_ln813_1980' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6848 [1/1] (0.77ns)   --->   "%add_ln813_3830 = add i16 %sext_ln813_1980, i16 %sext_ln813_1979"   --->   Operation 6848 'add' 'add_ln813_3830' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6849 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3831 = add i16 %add_ln813_3830, i16 %add_ln813_3827"   --->   Operation 6849 'add' 'add_ln813_3831' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6850 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3832 = add i16 %add_ln813_3831, i16 %add_ln813_3825"   --->   Operation 6850 'add' 'add_ln813_3832' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6851 [1/1] (0.76ns)   --->   "%add_ln813_3833 = add i15 %sext_ln17_671, i15 %sext_ln17_785"   --->   Operation 6851 'add' 'add_ln813_3833' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6852 [1/1] (0.00ns)   --->   "%sext_ln813_1981 = sext i15 %add_ln813_3833"   --->   Operation 6852 'sext' 'sext_ln813_1981' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6853 [1/1] (0.77ns)   --->   "%add_ln813_3834 = add i16 %sext_ln813_1981, i16 %sext_ln818_58"   --->   Operation 6853 'add' 'add_ln813_3834' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6854 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3837 = add i16 %add_ln813_3836, i16 %add_ln813_3834"   --->   Operation 6854 'add' 'add_ln813_3837' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6855 [1/1] (0.00ns)   --->   "%sext_ln813_1983 = sext i15 %add_ln813_3838"   --->   Operation 6855 'sext' 'sext_ln813_1983' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6856 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3839 = add i16 %sext_ln813_1983, i16 %sext_ln818_196"   --->   Operation 6856 'add' 'add_ln813_3839' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6857 [1/1] (0.00ns)   --->   "%sext_ln813_1984 = sext i15 %add_ln813_3840"   --->   Operation 6857 'sext' 'sext_ln813_1984' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6858 [1/1] (0.00ns)   --->   "%sext_ln813_1985 = sext i15 %add_ln813_3841"   --->   Operation 6858 'sext' 'sext_ln813_1985' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6859 [1/1] (0.77ns)   --->   "%add_ln813_3842 = add i16 %sext_ln813_1985, i16 %sext_ln813_1984"   --->   Operation 6859 'add' 'add_ln813_3842' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6860 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3843 = add i16 %add_ln813_3842, i16 %add_ln813_3839"   --->   Operation 6860 'add' 'add_ln813_3843' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6861 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3844 = add i16 %add_ln813_3843, i16 %add_ln813_3837"   --->   Operation 6861 'add' 'add_ln813_3844' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6862 [1/1] (0.00ns)   --->   "%sext_ln813_1986 = sext i15 %add_ln813_3846"   --->   Operation 6862 'sext' 'sext_ln813_1986' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6863 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3847 = add i16 %sext_ln813_1986, i16 %sext_ln818_357"   --->   Operation 6863 'add' 'add_ln813_3847' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6864 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3850 = add i16 %add_ln813_3849, i16 %add_ln813_3847"   --->   Operation 6864 'add' 'add_ln813_3850' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6865 [1/1] (0.00ns)   --->   "%sext_ln813_1989 = sext i15 %add_ln813_3852"   --->   Operation 6865 'sext' 'sext_ln813_1989' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6866 [1/1] (0.00ns)   --->   "%sext_ln813_1992 = sext i15 %add_ln813_3855"   --->   Operation 6866 'sext' 'sext_ln813_1992' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6867 [1/1] (0.77ns)   --->   "%add_ln813_3856 = add i16 %sext_ln813_1992, i16 %sext_ln813_1989"   --->   Operation 6867 'add' 'add_ln813_3856' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6868 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3857 = add i16 %add_ln813_3856, i16 %add_ln813_3850"   --->   Operation 6868 'add' 'add_ln813_3857' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6869 [1/1] (0.00ns)   --->   "%sext_ln813_1994 = sext i15 %add_ln813_3859"   --->   Operation 6869 'sext' 'sext_ln813_1994' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6870 [1/1] (0.00ns)   --->   "%sext_ln813_1996 = sext i15 %add_ln813_3861"   --->   Operation 6870 'sext' 'sext_ln813_1996' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6871 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3862 = add i16 %sext_ln813_1996, i16 %sext_ln813_1994"   --->   Operation 6871 'add' 'add_ln813_3862' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6872 [1/1] (0.00ns)   --->   "%sext_ln813_1998 = sext i14 %add_ln813_3864"   --->   Operation 6872 'sext' 'sext_ln813_1998' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6873 [1/1] (0.00ns)   --->   "%sext_ln813_2001 = sext i14 %add_ln813_3867"   --->   Operation 6873 'sext' 'sext_ln813_2001' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6874 [1/1] (0.76ns)   --->   "%add_ln813_3868 = add i15 %sext_ln813_2001, i15 %sext_ln813_1998"   --->   Operation 6874 'add' 'add_ln813_3868' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6875 [1/1] (0.00ns)   --->   "%sext_ln813_2002 = sext i15 %add_ln813_3868"   --->   Operation 6875 'sext' 'sext_ln813_2002' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6876 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3869 = add i16 %sext_ln813_2002, i16 %add_ln813_3862"   --->   Operation 6876 'add' 'add_ln813_3869' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 6877 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3870 = add i16 %add_ln813_3869, i16 %add_ln813_3857"   --->   Operation 6877 'add' 'add_ln813_3870' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 6878 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 2010, void @empty_11, void @empty_7, void @empty_7, void @empty_7" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:33->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 6878 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6879 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1937 = add i16 %add_ln813_1936, i16 %add_ln813_1924"   --->   Operation 6879 'add' 'add_ln813_1937' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6880 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1963 = add i16 %add_ln813_1962, i16 %add_ln813_1937"   --->   Operation 6880 'add' 'add_ln813_1963' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6881 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1985 = add i16 %add_ln813_1984, i16 %add_ln813_1973"   --->   Operation 6881 'add' 'add_ln813_1985' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6882 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2008 = add i16 %add_ln813_2007, i16 %add_ln813_1985"   --->   Operation 6882 'add' 'add_ln813_2008' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6883 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2117 = add i16 %add_ln813_2116, i16 %add_ln813_2104"   --->   Operation 6883 'add' 'add_ln813_2117' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6884 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2143 = add i16 %add_ln813_2142, i16 %add_ln813_2117"   --->   Operation 6884 'add' 'add_ln813_2143' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6885 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2166 = add i16 %add_ln813_2165, i16 %add_ln813_2154"   --->   Operation 6885 'add' 'add_ln813_2166' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6886 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2189 = add i16 %add_ln813_2188, i16 %add_ln813_2166"   --->   Operation 6886 'add' 'add_ln813_2189' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6887 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2212 = add i16 %add_ln813_2211, i16 %add_ln813_2200"   --->   Operation 6887 'add' 'add_ln813_2212' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6888 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2236 = add i16 %add_ln813_2235, i16 %add_ln813_2212"   --->   Operation 6888 'add' 'add_ln813_2236' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6889 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2261 = add i16 %add_ln813_2260, i16 %add_ln813_2248"   --->   Operation 6889 'add' 'add_ln813_2261' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6890 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2287 = add i16 %add_ln813_2286, i16 %add_ln813_2261"   --->   Operation 6890 'add' 'add_ln813_2287' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6891 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2310 = add i16 %add_ln813_2309, i16 %add_ln813_2298"   --->   Operation 6891 'add' 'add_ln813_2310' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6892 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2335 = add i16 %add_ln813_2334, i16 %add_ln813_2310"   --->   Operation 6892 'add' 'add_ln813_2335' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6893 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2358 = add i16 %add_ln813_2357, i16 %add_ln813_2346"   --->   Operation 6893 'add' 'add_ln813_2358' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6894 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2383 = add i16 %add_ln813_2382, i16 %add_ln813_2358"   --->   Operation 6894 'add' 'add_ln813_2383' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6895 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2404 = add i16 %add_ln813_2403, i16 %add_ln813_2393"   --->   Operation 6895 'add' 'add_ln813_2404' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6896 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2426 = add i16 %add_ln813_2425, i16 %add_ln813_2404"   --->   Operation 6896 'add' 'add_ln813_2426' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6897 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2451 = add i16 %add_ln813_2450, i16 %add_ln813_2438"   --->   Operation 6897 'add' 'add_ln813_2451' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6898 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2477 = add i16 %add_ln813_2476, i16 %add_ln813_2451"   --->   Operation 6898 'add' 'add_ln813_2477' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6899 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2501 = add i16 %add_ln813_2500, i16 %add_ln813_2488"   --->   Operation 6899 'add' 'add_ln813_2501' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6900 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2526 = add i16 %add_ln813_2525, i16 %add_ln813_2501"   --->   Operation 6900 'add' 'add_ln813_2526' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6901 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2548 = add i16 %add_ln813_2547, i16 %add_ln813_2536"   --->   Operation 6901 'add' 'add_ln813_2548' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6902 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2573 = add i16 %add_ln813_2572, i16 %add_ln813_2548"   --->   Operation 6902 'add' 'add_ln813_2573' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6903 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2595 = add i16 %add_ln813_2594, i16 %add_ln813_2583"   --->   Operation 6903 'add' 'add_ln813_2595' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6904 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2618 = add i16 %add_ln813_2617, i16 %add_ln813_2595"   --->   Operation 6904 'add' 'add_ln813_2618' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6905 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2643 = add i16 %add_ln813_2642, i16 %add_ln813_2630"   --->   Operation 6905 'add' 'add_ln813_2643' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6906 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2669 = add i16 %add_ln813_2668, i16 %add_ln813_2643"   --->   Operation 6906 'add' 'add_ln813_2669' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6907 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2689 = add i16 %add_ln813_2688, i16 %add_ln813_2678"   --->   Operation 6907 'add' 'add_ln813_2689' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6908 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2711 = add i16 %add_ln813_2710, i16 %add_ln813_2689"   --->   Operation 6908 'add' 'add_ln813_2711' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6909 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2856 = add i16 %add_ln813_2855, i16 %add_ln813_2845"   --->   Operation 6909 'add' 'add_ln813_2856' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6910 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2877 = add i16 %add_ln813_2876, i16 %add_ln813_2856"   --->   Operation 6910 'add' 'add_ln813_2877' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6911 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2902 = add i16 %add_ln813_2901, i16 %add_ln813_2889"   --->   Operation 6911 'add' 'add_ln813_2902' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6912 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2928 = add i16 %add_ln813_2927, i16 %add_ln813_2902"   --->   Operation 6912 'add' 'add_ln813_2928' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6913 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2993 = add i16 %add_ln813_2992, i16 %add_ln813_2980"   --->   Operation 6913 'add' 'add_ln813_2993' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6914 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3020 = add i16 %add_ln813_3019, i16 %add_ln813_2993"   --->   Operation 6914 'add' 'add_ln813_3020' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6915 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3043 = add i16 %add_ln813_3042, i16 %add_ln813_3031"   --->   Operation 6915 'add' 'add_ln813_3043' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6916 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3067 = add i16 %add_ln813_3066, i16 %add_ln813_3043"   --->   Operation 6916 'add' 'add_ln813_3067' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6917 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3089 = add i16 %add_ln813_3088, i16 %add_ln813_3078"   --->   Operation 6917 'add' 'add_ln813_3089' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6918 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3111 = add i16 %add_ln813_3110, i16 %add_ln813_3089"   --->   Operation 6918 'add' 'add_ln813_3111' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6919 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3126 = add i16 %add_ln813_3125, i16 %add_ln813_3123"   --->   Operation 6919 'add' 'add_ln813_3126' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6920 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3132 = add i16 %add_ln813_3131, i16 %add_ln813_3126"   --->   Operation 6920 'add' 'add_ln813_3132' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6921 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3133 = add i16 %add_ln813_3132, i16 %add_ln813_3121"   --->   Operation 6921 'add' 'add_ln813_3133' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6922 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3156 = add i16 %add_ln813_3155, i16 %add_ln813_3133"   --->   Operation 6922 'add' 'add_ln813_3156' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6923 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3215 = add i16 %add_ln813_3214, i16 %add_ln813_3204"   --->   Operation 6923 'add' 'add_ln813_3215' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6924 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3237 = add i16 %add_ln813_3236, i16 %add_ln813_3215"   --->   Operation 6924 'add' 'add_ln813_3237' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6925 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3260 = add i16 %add_ln813_3259, i16 %add_ln813_3248"   --->   Operation 6925 'add' 'add_ln813_3260' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6926 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3283 = add i16 %add_ln813_3282, i16 %add_ln813_3260"   --->   Operation 6926 'add' 'add_ln813_3283' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6927 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3308 = add i16 %add_ln813_3307, i16 %add_ln813_3295"   --->   Operation 6927 'add' 'add_ln813_3308' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6928 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3333 = add i16 %add_ln813_3332, i16 %add_ln813_3308"   --->   Operation 6928 'add' 'add_ln813_3333' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6929 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3361 = add i16 %add_ln813_3360, i16 %add_ln813_3347"   --->   Operation 6929 'add' 'add_ln813_3361' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6930 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3391 = add i16 %add_ln813_3390, i16 %add_ln813_3361"   --->   Operation 6930 'add' 'add_ln813_3391' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6931 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3416 = add i16 %add_ln813_3415, i16 %add_ln813_3403"   --->   Operation 6931 'add' 'add_ln813_3416' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6932 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3442 = add i16 %add_ln813_3441, i16 %add_ln813_3416"   --->   Operation 6932 'add' 'add_ln813_3442' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6933 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3464 = add i16 %add_ln813_3463, i16 %add_ln813_3452"   --->   Operation 6933 'add' 'add_ln813_3464' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6934 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3486 = add i16 %add_ln813_3485, i16 %add_ln813_3464"   --->   Operation 6934 'add' 'add_ln813_3486' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6935 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3507 = add i16 %add_ln813_3506, i16 %add_ln813_3496"   --->   Operation 6935 'add' 'add_ln813_3507' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6936 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3530 = add i16 %add_ln813_3529, i16 %add_ln813_3507"   --->   Operation 6936 'add' 'add_ln813_3530' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6937 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3553 = add i16 %add_ln813_3552, i16 %add_ln813_3541"   --->   Operation 6937 'add' 'add_ln813_3553' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6938 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3577 = add i16 %add_ln813_3576, i16 %add_ln813_3553"   --->   Operation 6938 'add' 'add_ln813_3577' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6939 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3604 = add i16 %add_ln813_3603, i16 %add_ln813_3590"   --->   Operation 6939 'add' 'add_ln813_3604' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6940 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3632 = add i16 %add_ln813_3631, i16 %add_ln813_3604"   --->   Operation 6940 'add' 'add_ln813_3632' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6941 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3655 = add i16 %add_ln813_3654, i16 %add_ln813_3643"   --->   Operation 6941 'add' 'add_ln813_3655' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6942 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3680 = add i16 %add_ln813_3679, i16 %add_ln813_3655"   --->   Operation 6942 'add' 'add_ln813_3680' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6943 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3703 = add i16 %add_ln813_3702, i16 %add_ln813_3691"   --->   Operation 6943 'add' 'add_ln813_3703' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6944 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3726 = add i16 %add_ln813_3725, i16 %add_ln813_3703"   --->   Operation 6944 'add' 'add_ln813_3726' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6945 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3750 = add i16 %add_ln813_3749, i16 %add_ln813_3737"   --->   Operation 6945 'add' 'add_ln813_3750' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6946 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3775 = add i16 %add_ln813_3774, i16 %add_ln813_3750"   --->   Operation 6946 'add' 'add_ln813_3775' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6947 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3797 = add i16 %add_ln813_3796, i16 %add_ln813_3785"   --->   Operation 6947 'add' 'add_ln813_3797' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6948 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3820 = add i16 %add_ln813_3819, i16 %add_ln813_3797"   --->   Operation 6948 'add' 'add_ln813_3820' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6949 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3845 = add i16 %add_ln813_3844, i16 %add_ln813_3832"   --->   Operation 6949 'add' 'add_ln813_3845' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6950 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3871 = add i16 %add_ln813_3870, i16 %add_ln813_3845"   --->   Operation 6950 'add' 'add_ln813_3871' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6951 [1/1] (0.00ns)   --->   "%mrv = insertvalue i672 <undef>, i16 %add_ln813_3156" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 6951 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6952 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i672 %mrv, i16 %add_ln813_3195" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 6952 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6953 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i672 %mrv_1, i16 %add_ln813_3237" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 6953 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6954 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i672 %mrv_2, i16 %add_ln813_2050" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 6954 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6955 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i672 %mrv_3, i16 %add_ln813_2093" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 6955 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6956 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i672 %mrv_4, i16 %add_ln813_2189" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 6956 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6957 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i672 %mrv_5, i16 %add_ln813_3283" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 6957 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6958 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i672 %mrv_6, i16 %add_ln813_2618" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 6958 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6959 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i672 %mrv_7, i16 %add_ln813_2236" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 6959 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6960 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i672 %mrv_8, i16 %add_ln813_2008" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 6960 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6961 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i672 %mrv_9, i16 %add_ln813_2669" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 6961 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6962 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i672 %mrv_10, i16 %add_ln813_2143" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 6962 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6963 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i672 %mrv_11, i16 %add_ln813_2383" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 6963 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6964 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i672 %mrv_12, i16 %add_ln813_3333" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 6964 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6965 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i672 %mrv_13, i16 %add_ln813_2711" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 6965 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6966 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i672 %mrv_14, i16 %add_ln813_2745" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 6966 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6967 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i672 %mrv_15, i16 %add_ln813_2790" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 6967 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6968 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i672 %mrv_16, i16 %add_ln813_3391" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 6968 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6969 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i672 %mrv_17, i16 %add_ln813_3442" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 6969 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6970 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue i672 %mrv_18, i16 %add_ln813_2836" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 6970 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6971 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue i672 %mrv_19, i16 %add_ln813_2877" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 6971 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6972 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue i672 %mrv_20, i16 %add_ln813_2426" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 6972 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6973 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue i672 %mrv_21, i16 %add_ln813_2477" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 6973 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6974 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue i672 %mrv_22, i16 %add_ln813_3486" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 6974 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6975 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue i672 %mrv_23, i16 %add_ln813_2287" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 6975 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6976 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue i672 %mrv_24, i16 %add_ln813_2928" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 6976 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6977 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue i672 %mrv_25, i16 %add_ln813_2968" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 6977 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6978 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue i672 %mrv_26, i16 %add_ln813_3020" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 6978 'insertvalue' 'mrv_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6979 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue i672 %mrv_27, i16 %add_ln813_2335" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 6979 'insertvalue' 'mrv_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6980 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue i672 %mrv_28, i16 %add_ln813_3067" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 6980 'insertvalue' 'mrv_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6981 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue i672 %mrv_29, i16 %add_ln813_3530" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 6981 'insertvalue' 'mrv_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6982 [1/1] (0.00ns)   --->   "%mrv_31 = insertvalue i672 %mrv_30, i16 %add_ln813_3577" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 6982 'insertvalue' 'mrv_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6983 [1/1] (0.00ns)   --->   "%mrv_32 = insertvalue i672 %mrv_31, i16 %add_ln813_1963" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 6983 'insertvalue' 'mrv_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6984 [1/1] (0.00ns)   --->   "%mrv_33 = insertvalue i672 %mrv_32, i16 %add_ln813_2526" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 6984 'insertvalue' 'mrv_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6985 [1/1] (0.00ns)   --->   "%mrv_34 = insertvalue i672 %mrv_33, i16 %add_ln813_3632" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 6985 'insertvalue' 'mrv_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6986 [1/1] (0.00ns)   --->   "%mrv_35 = insertvalue i672 %mrv_34, i16 %add_ln813_3680" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 6986 'insertvalue' 'mrv_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6987 [1/1] (0.00ns)   --->   "%mrv_36 = insertvalue i672 %mrv_35, i16 %add_ln813_3726" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 6987 'insertvalue' 'mrv_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6988 [1/1] (0.00ns)   --->   "%mrv_37 = insertvalue i672 %mrv_36, i16 %add_ln813_2573" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 6988 'insertvalue' 'mrv_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6989 [1/1] (0.00ns)   --->   "%mrv_38 = insertvalue i672 %mrv_37, i16 %add_ln813_3775" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 6989 'insertvalue' 'mrv_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6990 [1/1] (0.00ns)   --->   "%mrv_39 = insertvalue i672 %mrv_38, i16 %add_ln813_3820" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 6990 'insertvalue' 'mrv_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6991 [1/1] (0.00ns)   --->   "%mrv_40 = insertvalue i672 %mrv_39, i16 %add_ln813_3871" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 6991 'insertvalue' 'mrv_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6992 [1/1] (0.00ns)   --->   "%mrv_41 = insertvalue i672 %mrv_40, i16 %add_ln813_3111" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 6992 'insertvalue' 'mrv_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6993 [1/1] (0.00ns)   --->   "%ret_ln23 = ret i672 %mrv_41" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 6993 'ret' 'ret_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 2.4ns
The critical path consists of the following:
	wire read operation ('p_read4100', /home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70) on port 'p_read4' (/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70) [189]  (0 ns)
	'sub' operation ('sub_ln1273') [361]  (0.803 ns)
	'sub' operation ('r.V') [364]  (0.809 ns)
	'add' operation ('add_ln813_3112') [5942]  (0.785 ns)

 <State 2>: 2.21ns
The critical path consists of the following:
	'add' operation ('add_ln813_1927') [4226]  (0.765 ns)
	'add' operation ('add_ln813_1928') [4228]  (0.775 ns)
	'add' operation ('add_ln813_1929') [4229]  (0 ns)
	'add' operation ('add_ln813_1936') [4239]  (0.675 ns)

 <State 3>: 1.35ns
The critical path consists of the following:
	'add' operation ('add_ln813_3126') [5959]  (0 ns)
	'add' operation ('add_ln813_3132') [5967]  (0.675 ns)
	'add' operation ('add_ln813_3133') [5968]  (0 ns)
	'add' operation ('add_ln813_3156') [6004]  (0.675 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
