// Seed: 2898914335
module module_0 (
    input  tri0 id_0,
    output tri0 id_1
);
  reg id_3, id_4;
  assign id_1 = 1;
  always id_4 <= 1;
  wire id_5;
  reg  id_6;
  id_7(
      id_6
  );
  always begin : LABEL_0
    @(id_3) begin : LABEL_0
      id_4 <= id_6;
    end
  end
endmodule
module module_1 (
    output wand  id_0,
    output tri0  id_1,
    output uwire id_2,
    input  tri0  id_3,
    output wire  id_4,
    output uwire id_5,
    input  tri0  id_6,
    output wand  id_7
);
  assign id_7 = id_6;
  module_0 modCall_1 (
      id_6,
      id_5
  );
  assign modCall_1.type_0 = 0;
endmodule
