CAPI=1
[main]
name = opensocdebug:modules:debug_processor
depend =
  opensocdebug:interfaces:dii_channel
  opensocdebug:interfaces:mor1kx_trace_exec
  opensocdebug:blocks:timestamp
  opensocdebug:blocks:tracesample
  opensocdebug:blocks:tracepacket

[fileset src_files]
file_type = systemVerilogSource
usage = sim synth
files =
  common/osd_debug_processor.sv
  common/debug_packets_conversion.v
