digraph "CFG for '_Z17histogram_gpu_sonPhPjii' function" {
	label="CFG for '_Z17histogram_gpu_sonPhPjii' function";

	Node0x54c5510 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !5, !invariant.load !6\l  %10 = zext i16 %9 to i32\l  %11 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %12 = mul i32 %11, %10\l  %13 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @aa, i32 0,\l... i32 %5\l  store i32 0, i32 addrspace(3)* %13, align 4, !tbaa !7\l  %14 = add nuw nsw i32 %5, 256\l  %15 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @aa, i32 0,\l... i32 %14\l  store i32 0, i32 addrspace(3)* %15, align 4, !tbaa !7\l  %16 = add nuw nsw i32 %5, 512\l  %17 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @aa, i32 0,\l... i32 %16\l  store i32 0, i32 addrspace(3)* %17, align 4, !tbaa !7\l  %18 = add nuw nsw i32 %5, 768\l  %19 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @aa, i32 0,\l... i32 %18\l  store i32 0, i32 addrspace(3)* %19, align 4, !tbaa !7\l  %20 = or i32 %5, 1024\l  %21 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @aa, i32 0,\l... i32 %20\l  store i32 0, i32 addrspace(3)* %21, align 4, !tbaa !7\l  %22 = add nuw nsw i32 %5, 1280\l  %23 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @aa, i32 0,\l... i32 %22\l  store i32 0, i32 addrspace(3)* %23, align 4, !tbaa !7\l  %24 = add nuw nsw i32 %5, 1536\l  %25 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @aa, i32 0,\l... i32 %24\l  store i32 0, i32 addrspace(3)* %25, align 4, !tbaa !7\l  %26 = add nuw nsw i32 %5, 1792\l  %27 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @aa, i32 0,\l... i32 %26\l  store i32 0, i32 addrspace(3)* %27, align 4, !tbaa !7\l  %28 = or i32 %5, 2048\l  %29 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @aa, i32 0,\l... i32 %28\l  store i32 0, i32 addrspace(3)* %29, align 4, !tbaa !7\l  %30 = add nuw nsw i32 %5, 2304\l  %31 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @aa, i32 0,\l... i32 %30\l  store i32 0, i32 addrspace(3)* %31, align 4, !tbaa !7\l  %32 = add nuw nsw i32 %5, 2560\l  %33 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @aa, i32 0,\l... i32 %32\l  store i32 0, i32 addrspace(3)* %33, align 4, !tbaa !7\l  %34 = add nuw nsw i32 %5, 2816\l  %35 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @aa, i32 0,\l... i32 %34\l  store i32 0, i32 addrspace(3)* %35, align 4, !tbaa !7\l  %36 = or i32 %5, 3072\l  %37 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @aa, i32 0,\l... i32 %36\l  store i32 0, i32 addrspace(3)* %37, align 4, !tbaa !7\l  %38 = add nuw nsw i32 %5, 3328\l  %39 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @aa, i32 0,\l... i32 %38\l  store i32 0, i32 addrspace(3)* %39, align 4, !tbaa !7\l  %40 = add nuw nsw i32 %5, 3584\l  %41 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @aa, i32 0,\l... i32 %40\l  store i32 0, i32 addrspace(3)* %41, align 4, !tbaa !7\l  %42 = add nuw nsw i32 %5, 3840\l  %43 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @aa, i32 0,\l... i32 %42\l  store i32 0, i32 addrspace(3)* %43, align 4, !tbaa !7\l  %44 = add i32 %12, %5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %45 = add nsw i32 %44, 1\l  %46 = mul nsw i32 %45, %3\l  %47 = tail call i32 @llvm.smin.i32(i32 %46, i32 %2)\l  %48 = mul nsw i32 %44, %3\l  %49 = icmp slt i32 %48, %47\l  br i1 %49, label %50, label %64\l|{<s0>T|<s1>F}}"];
	Node0x54c5510:s0 -> Node0x54ca420;
	Node0x54c5510:s1 -> Node0x54ca4b0;
	Node0x54ca420 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%50:\l50:                                               \l  %51 = shl nuw nsw i32 %5, 4\l  %52 = and i32 %51, 16128\l  br label %53\l}"];
	Node0x54ca420 -> Node0x54ca770;
	Node0x54ca770 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%53:\l53:                                               \l  %54 = phi i32 [ %48, %50 ], [ %62, %53 ]\l  %55 = sext i32 %54 to i64\l  %56 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %55\l  %57 = load i8, i8 addrspace(1)* %56, align 1, !tbaa !11, !amdgpu.noclobber !6\l  %58 = zext i8 %57 to i32\l  %59 = or i32 %52, %58\l  %60 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @aa, i32 0,\l... i32 %59\l  %61 = atomicrmw add i32 addrspace(3)* %60, i32 1 syncscope(\"agent-one-as\")\l... monotonic, align 4\l  %62 = add nsw i32 %54, 1\l  %63 = icmp slt i32 %62, %47\l  br i1 %63, label %53, label %64, !llvm.loop !12\l|{<s0>T|<s1>F}}"];
	Node0x54ca770:s0 -> Node0x54ca770;
	Node0x54ca770:s1 -> Node0x54ca4b0;
	Node0x54ca4b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%64:\l64:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %65 = load i32, i32 addrspace(3)* %29, align 4, !tbaa !7\l  %66 = load i32, i32 addrspace(3)* %13, align 4, !tbaa !7\l  %67 = add i32 %66, %65\l  store i32 %67, i32 addrspace(3)* %13, align 4, !tbaa !7\l  %68 = load i32, i32 addrspace(3)* %31, align 4, !tbaa !7\l  %69 = load i32, i32 addrspace(3)* %15, align 4, !tbaa !7\l  %70 = add i32 %69, %68\l  store i32 %70, i32 addrspace(3)* %15, align 4, !tbaa !7\l  %71 = load i32, i32 addrspace(3)* %33, align 4, !tbaa !7\l  %72 = load i32, i32 addrspace(3)* %17, align 4, !tbaa !7\l  %73 = add i32 %72, %71\l  store i32 %73, i32 addrspace(3)* %17, align 4, !tbaa !7\l  %74 = load i32, i32 addrspace(3)* %35, align 4, !tbaa !7\l  %75 = load i32, i32 addrspace(3)* %19, align 4, !tbaa !7\l  %76 = add i32 %75, %74\l  store i32 %76, i32 addrspace(3)* %19, align 4, !tbaa !7\l  %77 = load i32, i32 addrspace(3)* %37, align 4, !tbaa !7\l  %78 = load i32, i32 addrspace(3)* %21, align 4, !tbaa !7\l  %79 = add i32 %78, %77\l  store i32 %79, i32 addrspace(3)* %21, align 4, !tbaa !7\l  %80 = load i32, i32 addrspace(3)* %39, align 4, !tbaa !7\l  %81 = load i32, i32 addrspace(3)* %23, align 4, !tbaa !7\l  %82 = add i32 %81, %80\l  store i32 %82, i32 addrspace(3)* %23, align 4, !tbaa !7\l  %83 = load i32, i32 addrspace(3)* %41, align 4, !tbaa !7\l  %84 = load i32, i32 addrspace(3)* %25, align 4, !tbaa !7\l  %85 = add i32 %84, %83\l  store i32 %85, i32 addrspace(3)* %25, align 4, !tbaa !7\l  %86 = load i32, i32 addrspace(3)* %43, align 4, !tbaa !7\l  %87 = load i32, i32 addrspace(3)* %27, align 4, !tbaa !7\l  %88 = add i32 %87, %86\l  store i32 %88, i32 addrspace(3)* %27, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %89 = load i32, i32 addrspace(3)* %21, align 4, !tbaa !7\l  %90 = load i32, i32 addrspace(3)* %13, align 4, !tbaa !7\l  %91 = add i32 %90, %89\l  store i32 %91, i32 addrspace(3)* %13, align 4, !tbaa !7\l  %92 = load i32, i32 addrspace(3)* %23, align 4, !tbaa !7\l  %93 = load i32, i32 addrspace(3)* %15, align 4, !tbaa !7\l  %94 = add i32 %93, %92\l  store i32 %94, i32 addrspace(3)* %15, align 4, !tbaa !7\l  %95 = load i32, i32 addrspace(3)* %25, align 4, !tbaa !7\l  %96 = load i32, i32 addrspace(3)* %17, align 4, !tbaa !7\l  %97 = add i32 %96, %95\l  store i32 %97, i32 addrspace(3)* %17, align 4, !tbaa !7\l  %98 = load i32, i32 addrspace(3)* %27, align 4, !tbaa !7\l  %99 = load i32, i32 addrspace(3)* %19, align 4, !tbaa !7\l  %100 = add i32 %99, %98\l  store i32 %100, i32 addrspace(3)* %19, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %101 = load i32, i32 addrspace(3)* %17, align 4, !tbaa !7\l  %102 = load i32, i32 addrspace(3)* %13, align 4, !tbaa !7\l  %103 = add i32 %102, %101\l  store i32 %103, i32 addrspace(3)* %13, align 4, !tbaa !7\l  %104 = load i32, i32 addrspace(3)* %19, align 4, !tbaa !7\l  %105 = load i32, i32 addrspace(3)* %15, align 4, !tbaa !7\l  %106 = add i32 %105, %104\l  store i32 %106, i32 addrspace(3)* %15, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %107 = load i32, i32 addrspace(3)* %15, align 4, !tbaa !7\l  %108 = load i32, i32 addrspace(3)* %13, align 4, !tbaa !7\l  %109 = add i32 %108, %107\l  store i32 %109, i32 addrspace(3)* %13, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %110 = zext i32 %5 to i64\l  %111 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %110\l  %112 = load i32, i32 addrspace(3)* %13, align 4, !tbaa !7\l  %113 = atomicrmw add i32 addrspace(1)* %111, i32 %112\l... syncscope(\"agent-one-as\") monotonic, align 4\l  ret void\l}"];
}
