# do {matrix_tb_simulate.do}
# vsim -voptargs=""+acc"" -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L xbip_pipe_v3_0_10 -L xbip_dsp48_wrapper_v3_0_6 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.matrix_tb xil_defaultlib.glbl 
# Start time: 22:44:11 on Oct 30,2025
# Loading xil_defaultlib.matrix_tb
# Loading xil_defaultlib.RMSnormv2_wrapper
# Loading xil_defaultlib.RMSnormv2
# Loading xil_defaultlib.RMSnormv2_rms_norm_top_0_0
# Loading xil_defaultlib.rms_norm_top
# Loading xil_defaultlib.inv_sqrt_top
# Loading xil_defaultlib.inv_fifo
# Loading xil_defaultlib.bf_add
# Loading xil_defaultlib.inv_sqrt
# Loading xil_defaultlib.bf_mul
# Loading xil_defaultlib.bf_sub
# Loading xil_defaultlib.bf_fifo
# Loading xil_defaultlib.RMSnormv2_rms_sum_topv2_0_0
# Loading xil_defaultlib.rms_sum_topv2
# Loading xil_defaultlib.parallel_squarev2
# Loading xil_defaultlib.squaresum_acc
# Loading xil_defaultlib.add8
# Loading xil_defaultlib.floating_point_1
# Loading xil_defaultlib.gen_tlast
# Loading xil_defaultlib.floating_point_2
# Loading xil_defaultlib.sum_keep
# Loading xil_defaultlib.sum_align
# Loading xil_defaultlib.glbl
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading xil_defaultlib.c_shift_ram_3(c_shift_ram_3_arch)
# Loading ieee.math_real(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.std_logic_unsigned(body)
# Loading unisims_ver.LUT1
# Loading unisim.muxcy(muxcy_v)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.fde(fde_v)
# Loading unisim.fdre(fdre_v)
# Loading unisim.xorcy(xorcy_v)
# Loading unisim.dsp48e2(dsp48e2_v)
# Loading unisim.dsp48e1(dsp48e1_v)
# Loading unisim.lut4(lut4_v)
# Loading xil_defaultlib.c_shift_ram_0(c_shift_ram_0_arch)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'u_inv_fifo'.  Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /matrix_tb/wrapper_u/RMSnormv2_i/rms_norm_top_0/inst/u_inv_sqrt_top/u_inv_fifo File: ../../../../RMSnorm.srcs/sources_1/new/inv_sqrt_top.v Line: 72
# ** Warning: (vsim-3722) ../../../../RMSnorm.srcs/sources_1/new/inv_sqrt_top.v(72): [TFMPC] - Missing connection for port 'M_AXIS_TLAST'.
# Loading unisims_ver.x_lut1_mux2
# ** Warning: Design size of 89048 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /matrix_tb/wrapper_u/RMSnormv2_i/rms_norm_top_0/inst/u_inv_sqrt_top/u_epsilon/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /matrix_tb/wrapper_u/RMSnormv2_i/rms_norm_top_0/inst/u_inv_sqrt_top/u_inv_sqrt/u_newton3/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /matrix_tb/wrapper_u/RMSnormv2_i/rms_sum_topv2_0/inst/u_accumulatorv2/add8_u1/STAGE2[1]/add_s2/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /matrix_tb/wrapper_u/RMSnormv2_i/rms_sum_topv2_0/inst/u_accumulatorv2/add8_u1/STAGE2[0]/add_s2/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /matrix_tb/wrapper_u/RMSnormv2_i/rms_sum_topv2_0/inst/u_accumulatorv2/add8_u1/STAGE1[3]/add_s1/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /matrix_tb/wrapper_u/RMSnormv2_i/rms_sum_topv2_0/inst/u_accumulatorv2/add8_u1/STAGE1[2]/add_s1/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /matrix_tb/wrapper_u/RMSnormv2_i/rms_sum_topv2_0/inst/u_accumulatorv2/add8_u1/STAGE1[1]/add_s1/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /matrix_tb/wrapper_u/RMSnormv2_i/rms_sum_topv2_0/inst/u_accumulatorv2/add8_u1/STAGE1[0]/add_s1/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /matrix_tb/wrapper_u/RMSnormv2_i/rms_sum_topv2_0/inst/u_accumulatorv2/add8_u1/add_s3/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> has no driver.
# This port will contribute value (U) to the signal network.
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#       98304 byte data has been loaded
# result file has been opened
run -all
# Now in batch           0
# Now in batch           1
# Now in batch           2
# Now in batch           3
# Now in batch           4
# Now in batch           5
# Now in batch           6
# Now in batch           7
# Now in batch           8
# Now in batch           9
# Now in batch          10
# Now in batch          11
# Now in batch          12
# Now in batch          13
# Now in batch          14
# Now in batch          15
# Now in batch          16
# Now in batch          17
# Now in batch          18
# Now in batch          19
# Now in batch          20
# Now in batch          21
# Now in batch          22
# Now in batch          23
# Now in batch          24
# Now in batch          25
# Now in batch          26
# Now in batch          27
# Now in batch          28
# Now in batch          29
# Now in batch          30
# Now in batch          31
# Now in batch          32
# Now in batch          33
# Now in batch          34
# Now in batch          35
# Now in batch          36
# Now in batch          37
# Now in batch          38
# Now in batch          39
# Now in batch          40
# Now in batch          41
# Now in batch          42
# Now in batch          43
# Now in batch          44
# Now in batch          45
# Now in batch          46
# Now in batch          47
# Now in batch          48
# Now in batch          49
# Now in batch          50
# Now in batch          51
# Now in batch          52
# Now in batch          53
# Now in batch          54
# Now in batch          55
# Now in batch          56
# Now in batch          57
# Now in batch          58
# Now in batch          59
# Now in batch          60
# Now in batch          61
# Simulation completed successfully
# Now in batch          62
# Now in batch          63
# ** Note: $stop    : ../../../../RMSnorm.srcs/sim_1/new/RMS_matrix_tb.v(150)
#    Time: 63665 ns  Iteration: 7  Instance: /matrix_tb
# Break in Module matrix_tb at ../../../../RMSnorm.srcs/sim_1/new/RMS_matrix_tb.v line 150
# End time: 22:58:11 on Oct 30,2025, Elapsed time: 0:14:00
# Errors: 0, Warnings: 12
