[
  {
    "S.No.": 1,
    "Experiment Short Name": "half-full-subtractor",
    "Discipline Name": "Electronics and Communication Engineering",
    "Insitute Name": "IITR",
    "Experiment URL": "de-iitr.vlabs.ac.in/exp/half-full-subtractor",
    "Lab Name": "Digital Electronics IITR",
    "Experiment Name": "To Study and Verify Half and Full Subtractor",
    "Image": "",
    "Description": "",
    "Tags": "",
    "Last Updated on": "20/03/2023",
    "Host name": "de-iitr.vlabs.ac.in"
  },
  {
    "S.No.": 2,
    "Experiment Short Name": "truth-tables-flip-flops",
    "Discipline Name": "Electronics and Communication Engineering",
    "Insitute Name": "IITR",
    "Experiment URL": "de-iitr.vlabs.ac.in/exp/truth-tables-flip-flops",
    "Lab Name": "Digital Electronics IITR",
    "Experiment Name": "Verify the truth table of RS, JK, T and D flip-flops using NAND and NOR gates",
    "Image": "",
    "Description": "",
    "Tags": "",
    "Last Updated on": "20/03/2023",
    "Host name": "de-iitr.vlabs.ac.in"
  },
  {
    "S.No.": 3,
    "Experiment Short Name": "realization-of-logic-functions",
    "Discipline Name": "Electronics and Communication Engineering",
    "Insitute Name": "IITR",
    "Experiment URL": "de-iitr.vlabs.ac.in/exp/realization-of-logic-functions",
    "Lab Name": "Digital Electronics IITR",
    "Experiment Name": "Realization of logic functions with the help of Universal Gates (NAND, NOR)",
    "Image": "",
    "Description": "",
    "Tags": "",
    "Last Updated on": "20/03/2023",
    "Host name": "de-iitr.vlabs.ac.in"
  },
  {
    "S.No.": 4,
    "Experiment Short Name": "truth-table-gates",
    "Discipline Name": "Electronics and Communication Engineering",
    "Insitute Name": "IITR",
    "Experiment URL": "de-iitr.vlabs.ac.in/exp/truth-table-gates",
    "Lab Name": "Digital Electronics IITR",
    "Experiment Name": "Verification and interpretation of truth table for AND, OR, NOT, NAND, NOR, Ex-OR, Ex-NOR gates",
    "Image": "",
    "Description": "",
    "Tags": "",
    "Last Updated on": "20/03/2023",
    "Host name": "de-iitr.vlabs.ac.in"
  },
  {
    "S.No.": 5,
    "Experiment Short Name": "half-full-adder",
    "Discipline Name": "Electronics and Communication Engineering",
    "Insitute Name": "IITR",
    "Experiment URL": "de-iitr.vlabs.ac.in/exp/half-full-adder",
    "Lab Name": "Digital Electronics IITR",
    "Experiment Name": "Construction of half and full adder using XOR and NAND gates and verification of its operation",
    "Image": "",
    "Description": "",
    "Tags": "",
    "Last Updated on": "20/03/2023",
    "Host name": "de-iitr.vlabs.ac.in"
  },
  {
    "S.No.": 6,
    "Experiment Short Name": "comparator-using-logic-gates",
    "Discipline Name": "Electronics and Communication Engineering",
    "Insitute Name": "IITR",
    "Experiment URL": "de-iitr.vlabs.ac.in/exp/comparator-using-logic-gates",
    "Lab Name": "Digital Electronics IITR",
    "Experiment Name": "Verify the truth table of one bit and two bit comparator using logic gates",
    "Image": "",
    "Description": "",
    "Tags": "",
    "Last Updated on": "20/03/2023",
    "Host name": "de-iitr.vlabs.ac.in"
  },
  {
    "S.No.": 7,
    "Experiment Short Name": "tensile-test-mild-steel",
    "Discipline Name": "Civil Engineering",
    "Insitute Name": "NITK",
    "Experiment URL": "sm-nitk.vlabs.ac.in/exp/tensile-test-mild-steel",
    "Lab Name": "Virtual Strength of Materials Lab",
    "Experiment Name": "Tensile Test on Mild Steel",
    "Image": "",
    "Description": "",
    "Tags": "",
    "Last Updated on": "20/03/2023",
    "Host name": "sm-nitk.vlabs.ac.in"
  },
  {
    "S.No.": 8,
    "Experiment Short Name": "multiplexer-demultiplexer",
    "Discipline Name": "Electronics and Communication Engineering",
    "Insitute Name": "IITR",
    "Experiment URL": "de-iitr.vlabs.ac.in/exp/multiplexer-demultiplexer",
    "Lab Name": "Digital Electronics IITR",
    "Experiment Name": "Implementation of 4x1 multiplexer and 1x4 demultiplexer using logic gates",
    "Image": "",
    "Description": "",
    "Tags": "",
    "Last Updated on": "20/03/2023",
    "Host name": "de-iitr.vlabs.ac.in"
  },
  {
    "S.No.": 9,
    "Experiment Short Name": "decoder-demultiplexer-encoder",
    "Discipline Name": "Electronics and Communication Engineering",
    "Insitute Name": "IITR",
    "Experiment URL": "de-iitr.vlabs.ac.in/exp/decoder-demultiplexer-encoder",
    "Lab Name": "Digital Electronics IITR",
    "Experiment Name": "Implementation and verification of decoder or de-multiplexer and encoder using logic gates",
    "Image": "",
    "Description": "",
    "Tags": "",
    "Last Updated on": "20/03/2023",
    "Host name": "de-iitr.vlabs.ac.in"
  },
  {
    "S.No.": 10,
    "Experiment Short Name": "izod-impact-test",
    "Discipline Name": "Civil Engineering",
    "Insitute Name": "NITK",
    "Experiment URL": "sm-nitk.vlabs.ac.in/exp/izod-impact-test",
    "Lab Name": "Virtual Strength of Materials Lab",
    "Experiment Name": "Izod Impact Test",
    "Image": "",
    "Description": "",
    "Tags": "",
    "Last Updated on": "20/03/2023",
    "Host name": "sm-nitk.vlabs.ac.in"
  },
  {
    "S.No.": 11,
    "Experiment Short Name": "characterize-temperature-sensor",
    "Discipline Name": "Electrical Engineering",
    "Insitute Name": "COEP",
    "Experiment URL": "sl-coep.vlabs.ac.in/exp/characterize-temperature-sensor",
    "Lab Name": "Virtual Sensor Lab",
    "Experiment Name": "Characterize the temperature sensor (RTD)",
    "Image": "",
    "Description": "",
    "Tags": "",
    "Last Updated on": "20/03/2023",
    "Host name": "sl-coep.vlabs.ac.in"
  },
  {
    "S.No.": 12,
    "Experiment Short Name": "nor-gate-latch",
    "Discipline Name": "Electronics and Communication Engineering",
    "Insitute Name": "IITR",
    "Experiment URL": "de-iitr.vlabs.ac.in/exp/nor-gate-latch",
    "Lab Name": "Digital Electronics IITR",
    "Experiment Name": "Construction of a NOR gate latch and verification of its operation",
    "Image": "",
    "Description": "",
    "Tags": "",
    "Last Updated on": "20/03/2023",
    "Host name": "de-iitr.vlabs.ac.in"
  },
  {
    "S.No.": 13,
    "Experiment Short Name": "direct-shear-test-steel-rod",
    "Discipline Name": "Civil Engineering",
    "Insitute Name": "NITK",
    "Experiment URL": "sm-nitk.vlabs.ac.in/exp/direct-shear-test-steel-rod",
    "Lab Name": "Virtual Strength of Materials Lab",
    "Experiment Name": "Direct Shear Test on Mild Steel Rod",
    "Image": "",
    "Description": "",
    "Tags": "",
    "Last Updated on": "20/03/2023",
    "Host name": "sm-nitk.vlabs.ac.in"
  },
  {
    "S.No.": 14,
    "Experiment Short Name": "arithmetic-operations",
    "Discipline Name": "Computer Science and Engineering",
    "Insitute Name": "IITK",
    "Experiment URL": "python-iitk.vlabs.ac.in/exp/arithmetic-operations",
    "Lab Name": "Python Programming Lab",
    "Experiment Name": "Arithmetic Operations",
    "Image": "",
    "Description": "",
    "Tags": "",
    "Last Updated on": "20/03/2023",
    "Host name": "python-iitk.vlabs.ac.in"
  },
  {
    "S.No.": 15,
    "Experiment Short Name": "4bit-synchronous-asynchronous-counter",
    "Discipline Name": "Electronics and Communication Engineering",
    "Insitute Name": "IITR",
    "Experiment URL": "de-iitr.vlabs.ac.in/exp/4bit-synchronous-asynchronous-counter",
    "Lab Name": "Digital Electronics IITR",
    "Experiment Name": "Design and verify the 4- Bit Synchronous or Asynchronous Counter using JK Flip Flop",
    "Image": "",
    "Description": "",
    "Tags": "",
    "Last Updated on": "20/03/2023",
    "Host name": "de-iitr.vlabs.ac.in"
  },
  {
    "S.No.": 16,
    "Experiment Short Name": "energy-band-gap",
    "Discipline Name": "Physical Sciences",
    "Insitute Name": "IITK",
    "Experiment URL": "bop-iitk.vlabs.ac.in/exp/energy-band-gap",
    "Lab Name": "Basics of Physics",
    "Experiment Name": "Energy Band Gap of Semiconductor",
    "Image": "",
    "Description": "",
    "Tags": "",
    "Last Updated on": "20/03/2023",
    "Host name": "bop-iitk.vlabs.ac.in"
  },
  {
    "S.No.": 17,
    "Experiment Short Name": "breadth-first-search",
    "Discipline Name": "Computer Science and Engineering",
    "Insitute Name": "IIITH",
    "Experiment URL": "ds1-iiith.vlabs.ac.in/exp/breadth-first-search",
    "Lab Name": "Data Structures – 1",
    "Experiment Name": "Breadth First Search",
    "Image": "",
    "Description": "",
    "Tags": "",
    "Last Updated on": "20/03/2023",
    "Host name": "ds1-iiith.vlabs.ac.in"
  },
  {
    "S.No.": 18,
    "Experiment Short Name": "bubble-sort",
    "Discipline Name": "Computer Science and Engineering",
    "Insitute Name": "IIITH",
    "Experiment URL": "ds1-iiith.vlabs.ac.in/exp/bubble-sort",
    "Lab Name": "Data Structures – 1",
    "Experiment Name": "Bubble Sort",
    "Image": "",
    "Description": "",
    "Tags": "",
    "Last Updated on": "20/03/2023",
    "Host name": "ds1-iiith.vlabs.ac.in"
  },
  {
    "S.No.": 19,
    "Experiment Short Name": "impact-test",
    "Discipline Name": "Civil Engineering",
    "Insitute Name": "NITK",
    "Experiment URL": "ts-nitk.vlabs.ac.in/exp/impact-test",
    "Lab Name": "Transportation Engineering",
    "Experiment Name": "Impact Test on Aggregate",
    "Image": "",
    "Description": "",
    "Tags": "",
    "Last Updated on": "20/03/2023",
    "Host name": "ts-nitk.vlabs.ac.in"
  },
  {
    "S.No.": 20,
    "Experiment Short Name": "brinell-hardness-test",
    "Discipline Name": "Civil Engineering",
    "Insitute Name": "NITK",
    "Experiment URL": "sm-nitk.vlabs.ac.in/exp/brinell-hardness-test",
    "Lab Name": "Virtual Strength of Materials Lab",
    "Experiment Name": "Brinell Hardness Test",
    "Image": "",
    "Description": "",
    "Tags": "",
    "Last Updated on": "20/03/2023",
    "Host name": "sm-nitk.vlabs.ac.in"
  },
  {
    "S.No.": 21,
    "Experiment Short Name": "load-characteristics-dc-shunt",
    "Discipline Name": "Electrical Engineering",
    "Insitute Name": "IITR",
    "Experiment URL": "ems-iitr.vlabs.ac.in/exp/load-characteristics-dc-shunt",
    "Lab Name": "Electrical Machines (Simulation)",
    "Experiment Name": "To study the Load Characteristics of DC shunt generator",
    "Image": "",
    "Description": "",
    "Tags": "",
    "Last Updated on": "20/03/2023",
    "Host name": "ems-iitr.vlabs.ac.in"
  },
  {
    "S.No.": 22,
    "Experiment Short Name": "torsion-test-mild-steel",
    "Discipline Name": "Civil Engineering",
    "Insitute Name": "NITK",
    "Experiment URL": "sm-nitk.vlabs.ac.in/exp/torsion-test-mild-steel",
    "Lab Name": "Virtual Strength of Materials Lab",
    "Experiment Name": "Torsion Test on Mild Steel",
    "Image": "",
    "Description": "",
    "Tags": "",
    "Last Updated on": "20/03/2023",
    "Host name": "sm-nitk.vlabs.ac.in"
  },
  {
    "S.No.": 23,
    "Experiment Short Name": "dcmotor-field-resistance-control",
    "Discipline Name": "Electrical Engineering",
    "Insitute Name": "IITR",
    "Experiment URL": "ems-iitr.vlabs.ac.in/exp/dcmotor-field-resistance-control",
    "Lab Name": "Electrical Machines (Simulation)",
    "Experiment Name": "Speed Control of DC motor by field resistance control",
    "Image": "",
    "Description": "",
    "Tags": "",
    "Last Updated on": "20/03/2023",
    "Host name": "ems-iitr.vlabs.ac.in"
  },
  {
    "S.No.": 24,
    "Experiment Short Name": "lvdt",
    "Discipline Name": "Electrical Engineering",
    "Insitute Name": "COEP",
    "Experiment URL": "sl-coep.vlabs.ac.in/exp/lvdt",
    "Lab Name": "Virtual Sensor Lab",
    "Experiment Name": "Characterize the LVDT",
    "Image": "",
    "Description": "",
    "Tags": "",
    "Last Updated on": "20/03/2023",
    "Host name": "sl-coep.vlabs.ac.in"
  }
]