//IP Functional Simulation Model
//VERSION_BEGIN 12.0SP1 cbx_mgl 2012:06:07:20:58:14:PN cbx_simgen 2012:06:07:20:09:47:PN  VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463



// Copyright (C) 1991-2012 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// You may only use these simulation model output files for simulation
// purposes and expressly not for synthesis or any other purposes (in which
// event Altera disclaims all warranties of any kind).


//synopsys translate_off

//synthesis_resources = altera_std_synchronizer 3 altpll 1 cycloneiv_hssi_calibration_block 1 cycloneiv_hssi_cmu 1 cycloneiv_hssi_tx_pcs 1 cycloneiv_hssi_tx_pma 1 dcfifo 1 lut 290 mux21 712 oper_add 2 oper_less_than 1 oper_mux 20 oper_selector 8 
`timescale 1 ps / 1 ps
module  trsdi_tx
	( 
	enable_crc,
	enable_ln,
	gxb4_cal_clk,
	gxb_tx_clkout,
	rst_tx,
	sdi_gxb_powerdown,
	sdi_reconfig_clk,
	sdi_reconfig_fromgxb,
	sdi_reconfig_togxb,
	sdi_tx,
	tx_ln,
	tx_pclk,
	tx_serial_refclk,
	tx_status,
	tx_std,
	tx_trs,
	txdata) /* synthesis synthesis_clearbox=1 */;
	input   [0:0]  enable_crc;
	input   [0:0]  enable_ln;
	input   gxb4_cal_clk;
	output   [0:0]  gxb_tx_clkout;
	input   rst_tx;
	input   sdi_gxb_powerdown;
	input   sdi_reconfig_clk;
	output   [16:0]  sdi_reconfig_fromgxb;
	input   [3:0]  sdi_reconfig_togxb;
	output   [0:0]  sdi_tx;
	input   [21:0]  tx_ln;
	input   tx_pclk;
	input   tx_serial_refclk;
	output   [0:0]  tx_status;
	input   [1:0]  tx_std;
	input   [0:0]  tx_trs;
	input   [19:0]  txdata;

	wire  wire_n00l0l_dout;
	wire  wire_n00llO_dout;
	wire  [5:0]   wire_n00l0O_clk;
	wire  wire_n00l0O_locked;
	wire  wire_n00lli_nonusertocmu;
	wire  wire_n00liO_dpriodisableout;
	wire  wire_n00liO_dprioout;
	wire  wire_n00liO_quadresetout;
	wire  [3:0]   wire_n00liO_txanalogresetout;
	wire  [3:0]   wire_n00liO_txdetectrxpowerdown;
	wire  [3:0]   wire_n00liO_txdigitalresetout;
	wire  [3:0]   wire_n00liO_txdividerpowerdown;
	wire  [3:0]   wire_n00liO_txobpowerdown;
	wire  [599:0]   wire_n00liO_txpcsdprioout;
	wire  [1199:0]   wire_n00liO_txpmadprioout;
	wire  wire_n00lil_clkout;
	wire  [9:0]   wire_n00lil_dataout;
	wire  [149:0]   wire_n00lil_dprioout;
	wire  wire_n00lil_txdetectrx;
	wire  wire_n00lii_clockout;
	wire  wire_n00lii_dataout;
	wire  [299:0]   wire_n00lii_dprioout;
	wire  [19:0]   wire_n00lll_q;
	wire  [3:0]   wire_n00lll_rdusedw;
	reg	n0001O19;
	reg	n0001O20;
	reg	n000iO17;
	reg	n000iO18;
	reg	n000ll15;
	reg	n000ll16;
	reg	n000OO13;
	reg	n000OO14;
	reg	n0010i27;
	reg	n0010i28;
	reg	n0011l29;
	reg	n0011l30;
	reg	n001il25;
	reg	n001il26;
	reg	n001ll23;
	reg	n001ll24;
	reg	n001OO21;
	reg	n001OO22;
	reg	n00i0l10;
	reg	n00i0l9;
	reg	n00i1l11;
	reg	n00i1l12;
	reg	n00iil7;
	reg	n00iil8;
	reg	n00iOi5;
	reg	n00iOi6;
	reg	n00iOl3;
	reg	n00iOl4;
	reg	n00l1l1;
	reg	n00l1l2;
	reg	n010lO47;
	reg	n010lO48;
	reg	n010Oi45;
	reg	n010Oi46;
	reg	n0111l49;
	reg	n0111l50;
	reg	n01lil43;
	reg	n01lil44;
	reg	n01lli41;
	reg	n01lli42;
	reg	n01lOi39;
	reg	n01lOi40;
	reg	n01O0O35;
	reg	n01O0O36;
	reg	n01O1l37;
	reg	n01O1l38;
	reg	n01Oll33;
	reg	n01Oll34;
	reg	n01OOl31;
	reg	n01OOl32;
	reg	n1OiOO63;
	reg	n1OiOO64;
	reg	n1Ol0i57;
	reg	n1Ol0i58;
	reg	n1Ol0l55;
	reg	n1Ol0l56;
	reg	n1Ol0O53;
	reg	n1Ol0O54;
	reg	n1Ol1i61;
	reg	n1Ol1i62;
	reg	n1Ol1O59;
	reg	n1Ol1O60;
	reg	n1Olii51;
	reg	n1Olii52;
	reg	n100i;
	reg	n100l;
	reg	n100O;
	reg	n101i;
	reg	n101l;
	reg	n101O;
	reg	n10ii;
	reg	n10il;
	reg	n10iO;
	reg	n10li;
	reg	n10ll;
	reg	n10lO;
	reg	n10Oi;
	reg	n10Ol;
	reg	n10OO;
	reg	n11ii;
	reg	n11il;
	reg	n11iO;
	reg	n11li;
	reg	n11ll;
	reg	n11lO;
	reg	n11Oi;
	reg	n11Ol;
	reg	n11OO;
	reg	n1i0l;
	reg	n1i1i;
	reg	n1i1l;
	reg	n1i1O;
	reg	nllill;
	reg	nllilO;
	reg	nlliOi;
	reg	nlliOl;
	reg	nlliOO;
	reg	nlll0i;
	reg	nlll0l;
	reg	nlll0O;
	reg	nlll1i;
	reg	nlll1l;
	reg	nlll1O;
	reg	nlllii;
	reg	nlllil;
	reg	nllliO;
	reg	nlllli;
	reg	nlllll;
	reg	nllllO;
	reg	nlllOi;
	reg	nlllOl;
	reg	nlllOO;
	reg	nllO0i;
	reg	nllO0l;
	reg	nllO0O;
	reg	nllO1i;
	reg	nllO1l;
	reg	nllO1O;
	reg	nllOii;
	reg	nllOil;
	reg	n1i0i_clk_prev;
	wire	wire_n1i0i_CLRN;
	wire	wire_n1i0i_PRN;
	reg	n0l00i;
	reg	n0l00l;
	reg	n0l00O;
	reg	n0l01i;
	reg	n0l01l;
	reg	n0l01O;
	reg	n0l0ii;
	reg	n0l0il;
	reg	n0l0iO;
	reg	n0l0li;
	reg	n0l0ll;
	reg	n0l0lO;
	reg	n0l0Oi;
	reg	n0l0Ol;
	reg	n0l0OO;
	reg	n0l1ii;
	reg	n0l1il;
	reg	n0l1iO;
	reg	n0l1li;
	reg	n0l1ll;
	reg	n0l1lO;
	reg	n0l1Oi;
	reg	n0l1Ol;
	reg	n0l1OO;
	reg	niiO0O;
	reg	niiOii;
	reg	niiOil;
	reg	niiOiO;
	reg	niiOli;
	reg	niiOll;
	reg	niiOlO;
	reg	niiOOi;
	reg	niiOOl;
	reg	niiOOO;
	reg	nil00l;
	reg	nil01i;
	reg	nil01l;
	reg	nil10i;
	reg	nil10l;
	reg	nil10O;
	reg	nil11i;
	reg	nil11l;
	reg	nil11O;
	reg	nil1ii;
	reg	nil1il;
	reg	nil1iO;
	reg	nil1li;
	reg	nil1ll;
	reg	nil1lO;
	reg	nil1Oi;
	reg	nil1Ol;
	reg	nil1OO;
	reg	nil00i_clk_prev;
	wire	wire_nil00i_CLRN;
	wire	wire_nil00i_PRN;
	reg	niO00i;
	reg	niO00l;
	reg	niO00O;
	reg	niO01i;
	reg	niO01l;
	reg	niO01O;
	reg	niO0ii;
	reg	niO0il;
	reg	niO0li;
	reg	niO1OO;
	reg	nil0ll;
	reg	niO10l;
	reg	niO10O;
	reg	niO1ii;
	reg	niO1il;
	reg	niO1iO;
	reg	niO1li;
	reg	niO1ll;
	reg	niO1lO;
	reg	niO1Ol;
	reg	niO1Oi_clk_prev;
	wire	wire_niO1Oi_PRN;
	reg	niO0lO;
	reg	niO0Oi;
	reg	niO0Ol;
	reg	niO0OO;
	reg	niOi0l;
	reg	niOi1i;
	reg	niOi1l;
	reg	niOi1O;
	reg	niOi0i_clk_prev;
	wire	wire_niOi0i_CLRN;
	wire	wire_niOi0i_PRN;
	reg	niOiii;
	reg	niOi0O_clk_prev;
	wire	wire_niOi0O_CLRN;
	wire	wire_niOi0O_PRN;
	reg	nl0OOl;
	reg	nl0OOO;
	reg	nl1i0i;
	reg	nl1i0l;
	reg	nl1i0O;
	reg	nl1i1O;
	reg	nl1iii;
	reg	nl1iil;
	reg	nl1iiO;
	reg	nl1ili;
	reg	nl1ill;
	reg	nl1ilO;
	reg	nl1iOi;
	reg	nl1iOl;
	reg	nl1iOO;
	reg	nl1l0i;
	reg	nl1l0l;
	reg	nl1l0O;
	reg	nl1l1i;
	reg	nl1l1l;
	reg	nl1l1O;
	reg	nl1lii;
	reg	nl1lil;
	reg	nl1liO;
	reg	nl1lli;
	reg	nl1lll;
	reg	nl1llO;
	reg	nl1lOi;
	reg	nl1lOl;
	reg	nl1lOO;
	reg	nli00i;
	reg	nli00l;
	reg	nli00O;
	reg	nli01i;
	reg	nli01l;
	reg	nli01O;
	reg	nli0ii;
	reg	nli0il;
	reg	nli0iO;
	reg	nli0li;
	reg	nli0lO;
	reg	nli10i;
	reg	nli10l;
	reg	nli10O;
	reg	nli11i;
	reg	nli11l;
	reg	nli11O;
	reg	nli1ii;
	reg	nli1il;
	reg	nli1iO;
	reg	nli1li;
	reg	nli1ll;
	reg	nli1lO;
	reg	nli1Oi;
	reg	nli1Ol;
	reg	nli1OO;
	wire	wire_nli0ll_CLRN;
	reg	nlO0O;
	wire	wire_nlO0l_PRN;
	reg	n0l0i;
	reg	n0l0l;
	reg	n0l0O;
	reg	n0lii;
	reg	n0lil;
	reg	n0liO;
	reg	n0lli;
	reg	n0lll;
	reg	n0llO;
	reg	n0lOi;
	reg	n0lOl;
	reg	n0lOO;
	reg	n0O0i;
	reg	n0O0l;
	reg	n0O0O;
	reg	n0O1i;
	reg	n0O1l;
	reg	n0O1O;
	reg	n0Oii;
	reg	n0Oil;
	reg	n0OiO;
	reg	n0Oli;
	reg	n0Oll;
	reg	n0OlO;
	reg	n0OOi;
	reg	n0OOl;
	reg	n0OOO;
	reg	ni11i;
	reg	ni11l;
	reg	ni11O;
	reg	niO0ll;
	reg	nlOll;
	wire	wire_nlOli_CLRN;
	wire	wire_n001i_dataout;
	wire	wire_n001l_dataout;
	wire	wire_n001O_dataout;
	wire	wire_n010i_dataout;
	wire	wire_n010l_dataout;
	wire	wire_n010O_dataout;
	wire	wire_n011i_dataout;
	wire	wire_n011l_dataout;
	wire	wire_n011O_dataout;
	wire	wire_n01ii_dataout;
	wire	wire_n01il_dataout;
	wire	wire_n01iO_dataout;
	wire	wire_n01li_dataout;
	wire	wire_n01ll_dataout;
	wire	wire_n01lO_dataout;
	wire	wire_n01Oi_dataout;
	wire	wire_n01Ol_dataout;
	wire	wire_n01OO_dataout;
	wire	wire_n0li0i_dataout;
	wire	wire_n0li0l_dataout;
	wire	wire_n0li0O_dataout;
	wire	wire_n0li1i_dataout;
	wire	wire_n0li1l_dataout;
	wire	wire_n0li1O_dataout;
	wire	wire_n0liii_dataout;
	wire	wire_n0liil_dataout;
	wire	wire_n0liiO_dataout;
	wire	wire_n0lili_dataout;
	wire	wire_n0lill_dataout;
	wire	wire_n0lilO_dataout;
	wire	wire_n0liOi_dataout;
	wire	wire_n0liOl_dataout;
	wire	wire_n0liOO_dataout;
	wire	wire_n0ll0i_dataout;
	wire	wire_n0ll0l_dataout;
	wire	wire_n0ll0O_dataout;
	wire	wire_n0ll1i_dataout;
	wire	wire_n0ll1l_dataout;
	wire	wire_n0ll1O_dataout;
	wire	wire_n0llii_dataout;
	wire	wire_n0llil_dataout;
	wire	wire_n0lliO_dataout;
	wire	wire_n0llli_dataout;
	wire	wire_n0llll_dataout;
	wire	wire_n0lllO_dataout;
	wire	wire_n0llOi_dataout;
	wire	wire_n0llOl_dataout;
	wire	wire_n0llOO_dataout;
	wire	wire_n0lO0i_dataout;
	wire	wire_n0lO0l_dataout;
	wire	wire_n0lO0O_dataout;
	wire	wire_n0lO1i_dataout;
	wire	wire_n0lO1l_dataout;
	wire	wire_n0lO1O_dataout;
	wire	wire_n0lOii_dataout;
	wire	wire_n0lOil_dataout;
	wire	wire_n0lOiO_dataout;
	wire	wire_n0lOli_dataout;
	wire	wire_n0lOll_dataout;
	wire	wire_n0lOlO_dataout;
	wire	wire_n0lOOi_dataout;
	wire	wire_n0lOOl_dataout;
	wire	wire_n0lOOO_dataout;
	wire	wire_n0O00i_dataout;
	wire	wire_n0O00l_dataout;
	wire	wire_n0O00O_dataout;
	wire	wire_n0O01i_dataout;
	wire	wire_n0O01l_dataout;
	wire	wire_n0O01O_dataout;
	wire	wire_n0O0ii_dataout;
	wire	wire_n0O0il_dataout;
	wire	wire_n0O0iO_dataout;
	wire	wire_n0O0li_dataout;
	wire	wire_n0O0ll_dataout;
	wire	wire_n0O0lO_dataout;
	wire	wire_n0O10i_dataout;
	wire	wire_n0O10l_dataout;
	wire	wire_n0O10O_dataout;
	wire	wire_n0O11i_dataout;
	wire	wire_n0O11l_dataout;
	wire	wire_n0O11O_dataout;
	wire	wire_n0O1ii_dataout;
	wire	wire_n0O1il_dataout;
	wire	wire_n0O1iO_dataout;
	wire	wire_n0O1li_dataout;
	wire	wire_n0O1ll_dataout;
	wire	wire_n0O1lO_dataout;
	wire	wire_n0O1Oi_dataout;
	wire	wire_n0O1Ol_dataout;
	wire	wire_n0O1OO_dataout;
	wire	wire_n0Ol0l_dataout;
	wire	wire_n0Ol0O_dataout;
	wire	wire_n0Olii_dataout;
	wire	wire_n0Olil_dataout;
	wire	wire_n0OliO_dataout;
	wire	wire_n0Olli_dataout;
	wire	wire_n0Olll_dataout;
	wire	wire_n0OllO_dataout;
	wire	wire_n0OlOi_dataout;
	wire	wire_n0OlOl_dataout;
	wire	wire_n0OlOO_dataout;
	wire	wire_n0OO0i_dataout;
	wire	wire_n0OO0l_dataout;
	wire	wire_n0OO0O_dataout;
	wire	wire_n0OO1i_dataout;
	wire	wire_n0OO1l_dataout;
	wire	wire_n0OO1O_dataout;
	wire	wire_n0OOii_dataout;
	wire	wire_n0OOil_dataout;
	wire	wire_n0OOiO_dataout;
	wire	wire_n0OOli_dataout;
	wire	wire_n0OOll_dataout;
	wire	wire_n0OOlO_dataout;
	wire	wire_n0OOOi_dataout;
	wire	wire_n0OOOl_dataout;
	wire	wire_n0OOOO_dataout;
	wire	wire_n1i0O_dataout;
	wire	wire_n1iii_dataout;
	wire	wire_n1iil_dataout;
	wire	wire_n1iiO_dataout;
	wire	wire_n1ili_dataout;
	wire	wire_n1ill_dataout;
	wire	wire_n1ilO_dataout;
	wire	wire_n1iOi_dataout;
	wire	wire_n1iOl_dataout;
	wire	wire_n1iOO_dataout;
	wire	wire_n1l0i_dataout;
	wire	wire_n1l0l_dataout;
	wire	wire_n1l0O_dataout;
	wire	wire_n1l1i_dataout;
	wire	wire_n1l1l_dataout;
	wire	wire_n1l1O_dataout;
	wire	wire_n1lii_dataout;
	wire	wire_n1lil_dataout;
	wire	wire_n1liO_dataout;
	wire	wire_n1lli_dataout;
	wire	wire_n1lll_dataout;
	wire	wire_n1llO_dataout;
	wire	wire_n1lOi_dataout;
	wire	wire_n1lOl_dataout;
	wire	wire_n1lOO_dataout;
	wire	wire_n1O0i_dataout;
	wire	wire_n1O0l_dataout;
	wire	wire_n1O0O_dataout;
	wire	wire_n1O1i_dataout;
	wire	wire_n1O1l_dataout;
	wire	wire_n1O1O_dataout;
	wire	wire_n1Oii_dataout;
	wire	wire_n1Oil_dataout;
	wire	wire_n1OiO_dataout;
	wire	wire_n1Oli_dataout;
	wire	wire_n1Oll_dataout;
	wire	wire_n1OlO_dataout;
	wire	wire_n1OOi_dataout;
	wire	wire_ni000i_dataout;
	wire	wire_ni000l_dataout;
	wire	wire_ni000O_dataout;
	wire	wire_ni001i_dataout;
	wire	wire_ni001l_dataout;
	wire	wire_ni001O_dataout;
	wire	wire_ni00i_dataout;
	wire	wire_ni00ii_dataout;
	wire	wire_ni00il_dataout;
	wire	wire_ni00iO_dataout;
	wire	wire_ni00l_dataout;
	wire	wire_ni00li_dataout;
	wire	wire_ni00ll_dataout;
	wire	wire_ni00lO_dataout;
	wire	wire_ni00O_dataout;
	wire	wire_ni00Oi_dataout;
	wire	wire_ni00Ol_dataout;
	wire	wire_ni00OO_dataout;
	wire	wire_ni010i_dataout;
	wire	wire_ni010l_dataout;
	wire	wire_ni010O_dataout;
	wire	wire_ni011i_dataout;
	wire	wire_ni011l_dataout;
	wire	wire_ni011O_dataout;
	wire	wire_ni01i_dataout;
	wire	wire_ni01ii_dataout;
	wire	wire_ni01il_dataout;
	wire	wire_ni01iO_dataout;
	wire	wire_ni01l_dataout;
	wire	wire_ni01li_dataout;
	wire	wire_ni01ll_dataout;
	wire	wire_ni01lO_dataout;
	wire	wire_ni01O_dataout;
	wire	wire_ni01Oi_dataout;
	wire	wire_ni01Ol_dataout;
	wire	wire_ni01OO_dataout;
	wire	wire_ni0i0i_dataout;
	wire	wire_ni0i0l_dataout;
	wire	wire_ni0i0O_dataout;
	wire	wire_ni0i1i_dataout;
	wire	wire_ni0i1l_dataout;
	wire	wire_ni0i1O_dataout;
	wire	wire_ni0ii_dataout;
	wire	wire_ni0iii_dataout;
	wire	wire_ni0iil_dataout;
	wire	wire_ni0iiO_dataout;
	wire	wire_ni0il_dataout;
	wire	wire_ni0ili_dataout;
	wire	wire_ni0ill_dataout;
	wire	wire_ni0ilO_dataout;
	wire	wire_ni0iOi_dataout;
	wire	wire_ni0iOl_dataout;
	wire	wire_ni0iOO_dataout;
	wire	wire_ni0l0i_dataout;
	wire	wire_ni0l0l_dataout;
	wire	wire_ni0l0O_dataout;
	wire	wire_ni0l1i_dataout;
	wire	wire_ni0l1l_dataout;
	wire	wire_ni0l1O_dataout;
	wire	wire_ni0lii_dataout;
	wire	wire_ni0lil_dataout;
	wire	wire_ni0liO_dataout;
	wire	wire_ni0lli_dataout;
	wire	wire_ni0lll_dataout;
	wire	wire_ni0llO_dataout;
	wire	wire_ni0lOi_dataout;
	wire	wire_ni0lOl_dataout;
	wire	wire_ni0lOO_dataout;
	wire	wire_ni0O0i_dataout;
	wire	wire_ni0O0l_dataout;
	wire	wire_ni0O0O_dataout;
	wire	wire_ni0O1i_dataout;
	wire	wire_ni0O1l_dataout;
	wire	wire_ni0O1O_dataout;
	wire	wire_ni0Oii_dataout;
	wire	wire_ni0Oil_dataout;
	wire	wire_ni0OiO_dataout;
	wire	wire_ni0Oli_dataout;
	wire	wire_ni0Oll_dataout;
	wire	wire_ni0OlO_dataout;
	wire	wire_ni0OOi_dataout;
	wire	wire_ni0OOl_dataout;
	wire	wire_ni0OOO_dataout;
	wire	wire_ni100i_dataout;
	wire	wire_ni100l_dataout;
	wire	wire_ni100O_dataout;
	wire	wire_ni101i_dataout;
	wire	wire_ni101l_dataout;
	wire	wire_ni101O_dataout;
	wire	wire_ni10i_dataout;
	wire	wire_ni10ii_dataout;
	wire	wire_ni10il_dataout;
	wire	wire_ni10iO_dataout;
	wire	wire_ni10l_dataout;
	wire	wire_ni10li_dataout;
	wire	wire_ni10ll_dataout;
	wire	wire_ni10lO_dataout;
	wire	wire_ni10O_dataout;
	wire	wire_ni10Oi_dataout;
	wire	wire_ni10Ol_dataout;
	wire	wire_ni10OO_dataout;
	wire	wire_ni110i_dataout;
	wire	wire_ni110l_dataout;
	wire	wire_ni110O_dataout;
	wire	wire_ni111i_dataout;
	wire	wire_ni111l_dataout;
	wire	wire_ni111O_dataout;
	wire	wire_ni11ii_dataout;
	wire	wire_ni11il_dataout;
	wire	wire_ni11iO_dataout;
	wire	wire_ni11li_dataout;
	wire	wire_ni11ll_dataout;
	wire	wire_ni11lO_dataout;
	wire	wire_ni11Oi_dataout;
	wire	wire_ni11Ol_dataout;
	wire	wire_ni11OO_dataout;
	wire	wire_ni1i0i_dataout;
	wire	wire_ni1i0l_dataout;
	wire	wire_ni1i0O_dataout;
	wire	wire_ni1i1i_dataout;
	wire	wire_ni1i1l_dataout;
	wire	wire_ni1i1O_dataout;
	wire	wire_ni1ii_dataout;
	wire	wire_ni1iii_dataout;
	wire	wire_ni1iil_dataout;
	wire	wire_ni1iiO_dataout;
	wire	wire_ni1il_dataout;
	wire	wire_ni1ili_dataout;
	wire	wire_ni1ill_dataout;
	wire	wire_ni1ilO_dataout;
	wire	wire_ni1iO_dataout;
	wire	wire_ni1iOi_dataout;
	wire	wire_ni1iOl_dataout;
	wire	wire_ni1iOO_dataout;
	wire	wire_ni1l0i_dataout;
	wire	wire_ni1l0l_dataout;
	wire	wire_ni1l0O_dataout;
	wire	wire_ni1l1i_dataout;
	wire	wire_ni1l1l_dataout;
	wire	wire_ni1l1O_dataout;
	wire	wire_ni1li_dataout;
	wire	wire_ni1lii_dataout;
	wire	wire_ni1lil_dataout;
	wire	wire_ni1liO_dataout;
	wire	wire_ni1ll_dataout;
	wire	wire_ni1lli_dataout;
	wire	wire_ni1lll_dataout;
	wire	wire_ni1llO_dataout;
	wire	wire_ni1lO_dataout;
	wire	wire_ni1lOi_dataout;
	wire	wire_ni1lOl_dataout;
	wire	wire_ni1lOO_dataout;
	wire	wire_ni1O0i_dataout;
	wire	wire_ni1O0l_dataout;
	wire	wire_ni1O0O_dataout;
	wire	wire_ni1O1i_dataout;
	wire	wire_ni1O1l_dataout;
	wire	wire_ni1O1O_dataout;
	wire	wire_ni1Oi_dataout;
	wire	wire_ni1Oii_dataout;
	wire	wire_ni1Oil_dataout;
	wire	wire_ni1OiO_dataout;
	wire	wire_ni1Ol_dataout;
	wire	wire_ni1Oli_dataout;
	wire	wire_ni1Oll_dataout;
	wire	wire_ni1OlO_dataout;
	wire	wire_ni1OO_dataout;
	wire	wire_ni1OOi_dataout;
	wire	wire_ni1OOl_dataout;
	wire	wire_ni1OOO_dataout;
	wire	wire_nii00i_dataout;
	wire	wire_nii00l_dataout;
	wire	wire_nii00O_dataout;
	wire	wire_nii01i_dataout;
	wire	wire_nii01l_dataout;
	wire	wire_nii01O_dataout;
	wire	wire_nii0ii_dataout;
	wire	wire_nii0il_dataout;
	wire	wire_nii0iO_dataout;
	wire	wire_nii0li_dataout;
	wire	wire_nii0ll_dataout;
	wire	wire_nii0lO_dataout;
	wire	wire_nii0Oi_dataout;
	wire	wire_nii0Ol_dataout;
	wire	wire_nii0OO_dataout;
	wire	wire_nii10i_dataout;
	wire	wire_nii10l_dataout;
	wire	wire_nii10O_dataout;
	wire	wire_nii11i_dataout;
	wire	wire_nii11l_dataout;
	wire	wire_nii11O_dataout;
	wire	wire_nii1ii_dataout;
	wire	wire_nii1il_dataout;
	wire	wire_nii1iO_dataout;
	wire	wire_nii1li_dataout;
	wire	wire_nii1ll_dataout;
	wire	wire_nii1lO_dataout;
	wire	wire_nii1Oi_dataout;
	wire	wire_nii1Ol_dataout;
	wire	wire_nii1OO_dataout;
	wire	wire_niii0i_dataout;
	wire	wire_niii0l_dataout;
	wire	wire_niii0O_dataout;
	wire	wire_niii1i_dataout;
	wire	wire_niii1l_dataout;
	wire	wire_niii1O_dataout;
	wire	wire_niiiii_dataout;
	wire	wire_niiiil_dataout;
	wire	wire_niiiiO_dataout;
	wire	wire_niiili_dataout;
	wire	wire_niiill_dataout;
	wire	wire_niiilO_dataout;
	wire	wire_niil0i_dataout;
	wire	wire_niil0l_dataout;
	wire	wire_niil0O_dataout;
	wire	wire_niil1i_dataout;
	wire	wire_niil1l_dataout;
	wire	wire_niil1O_dataout;
	wire	wire_niilii_dataout;
	wire	wire_niilil_dataout;
	wire	wire_niiliO_dataout;
	wire	wire_niilli_dataout;
	wire	wire_niilll_dataout;
	wire	wire_niillO_dataout;
	wire	wire_niilOi_dataout;
	wire	wire_niilOl_dataout;
	wire	wire_niilOO_dataout;
	wire	wire_niiO0i_dataout;
	wire	wire_niiO0l_dataout;
	wire	wire_niiO1i_dataout;
	wire	wire_niiO1l_dataout;
	wire	wire_niiO1O_dataout;
	wire	wire_nil00O_dataout;
	wire	wire_nil01O_dataout;
	wire	wire_nil0ii_dataout;
	wire	wire_nil0il_dataout;
	wire	wire_nil0iO_dataout;
	wire	wire_nil0li_dataout;
	wire	wire_nil0lO_dataout;
	wire	wire_nil0Oi_dataout;
	wire	wire_nil0Ol_dataout;
	wire	wire_nil0OO_dataout;
	wire	wire_niliii_dataout;
	wire	wire_niliil_dataout;
	wire	wire_niliiO_dataout;
	wire	wire_nilili_dataout;
	wire	wire_nilill_dataout;
	wire	wire_nililO_dataout;
	wire	wire_niliOi_dataout;
	wire	wire_niliOl_dataout;
	wire	wire_niliOO_dataout;
	wire	wire_nill0i_dataout;
	wire	wire_nill0l_dataout;
	wire	wire_nill0O_dataout;
	wire	wire_nill1i_dataout;
	wire	wire_nill1l_dataout;
	wire	wire_nill1O_dataout;
	wire	wire_nillii_dataout;
	wire	wire_nillil_dataout;
	wire	wire_nilliO_dataout;
	wire	wire_nillli_dataout;
	wire	wire_nillll_dataout;
	wire	wire_nilllO_dataout;
	wire	wire_nillOi_dataout;
	wire	wire_nillOl_dataout;
	wire	wire_nillOO_dataout;
	wire	wire_nilO0i_dataout;
	wire	wire_nilO0l_dataout;
	wire	wire_nilO0O_dataout;
	wire	wire_nilO1i_dataout;
	wire	wire_nilO1l_dataout;
	wire	wire_nilO1O_dataout;
	wire	wire_nilOii_dataout;
	wire	wire_nilOil_dataout;
	wire	wire_nilOiO_dataout;
	wire	wire_nilOli_dataout;
	wire	wire_nilOll_dataout;
	wire	wire_nilOlO_dataout;
	wire	wire_nilOOi_dataout;
	wire	wire_nilOOl_dataout;
	wire	wire_nilOOO_dataout;
	wire	wire_niO10i_dataout;
	wire	wire_niO11i_dataout;
	wire	wire_niO11l_dataout;
	wire	wire_niO11O_dataout;
	wire	wire_niOlii_dataout;
	wire	wire_niOlli_dataout;
	wire	wire_niOlll_dataout;
	wire	wire_niOllO_dataout;
	wire	wire_niOlOi_dataout;
	wire	wire_niOlOl_dataout;
	wire	wire_niOlOO_dataout;
	wire	wire_niOO0i_dataout;
	wire	wire_niOO0l_dataout;
	wire	wire_niOO0O_dataout;
	wire	wire_niOO1i_dataout;
	wire	wire_niOO1l_dataout;
	wire	wire_niOO1O_dataout;
	wire	wire_niOOii_dataout;
	wire	wire_niOOil_dataout;
	wire	wire_niOOiO_dataout;
	wire	wire_niOOli_dataout;
	wire	wire_niOOll_dataout;
	wire	wire_niOOlO_dataout;
	wire	wire_niOOOi_dataout;
	wire	wire_niOOOl_dataout;
	wire	wire_niOOOO_dataout;
	wire	wire_nl000i_dataout;
	wire	wire_nl000l_dataout;
	wire	wire_nl000O_dataout;
	wire	wire_nl001i_dataout;
	wire	wire_nl001l_dataout;
	wire	wire_nl001O_dataout;
	wire	wire_nl00i_dataout;
	wire	wire_nl00ii_dataout;
	wire	wire_nl00il_dataout;
	wire	wire_nl00l_dataout;
	wire	wire_nl00ll_dataout;
	wire	wire_nl00lO_dataout;
	wire	wire_nl00O_dataout;
	wire	wire_nl00Oi_dataout;
	wire	wire_nl00Ol_dataout;
	wire	wire_nl00OO_dataout;
	wire	wire_nl010i_dataout;
	wire	wire_nl010l_dataout;
	wire	wire_nl010O_dataout;
	wire	wire_nl011i_dataout;
	wire	wire_nl011l_dataout;
	wire	wire_nl011O_dataout;
	wire	wire_nl01i_dataout;
	wire	wire_nl01ii_dataout;
	wire	wire_nl01il_dataout;
	wire	wire_nl01iO_dataout;
	wire	wire_nl01l_dataout;
	wire	wire_nl01li_dataout;
	wire	wire_nl01ll_dataout;
	wire	wire_nl01lO_dataout;
	wire	wire_nl01O_dataout;
	wire	wire_nl01Oi_dataout;
	wire	wire_nl01Ol_dataout;
	wire	wire_nl01OO_dataout;
	wire	wire_nl0i0i_dataout;
	wire	wire_nl0i0l_dataout;
	wire	wire_nl0i0O_dataout;
	wire	wire_nl0i1i_dataout;
	wire	wire_nl0i1l_dataout;
	wire	wire_nl0i1O_dataout;
	wire	wire_nl0ii_dataout;
	wire	wire_nl0iii_dataout;
	wire	wire_nl0iil_dataout;
	wire	wire_nl0iiO_dataout;
	wire	wire_nl0il_dataout;
	wire	wire_nl0ili_dataout;
	wire	wire_nl0ill_dataout;
	wire	wire_nl0ilO_dataout;
	wire	wire_nl0iO_dataout;
	wire	wire_nl0iOi_dataout;
	wire	wire_nl0li_dataout;
	wire	wire_nl0ll_dataout;
	wire	wire_nl0lO_dataout;
	wire	wire_nl0Oi_dataout;
	wire	wire_nl0Ol_dataout;
	wire	wire_nl0OO_dataout;
	wire	wire_nl100i_dataout;
	wire	wire_nl100l_dataout;
	wire	wire_nl100O_dataout;
	wire	wire_nl101i_dataout;
	wire	wire_nl101l_dataout;
	wire	wire_nl101O_dataout;
	wire	wire_nl10ii_dataout;
	wire	wire_nl10il_dataout;
	wire	wire_nl10iO_dataout;
	wire	wire_nl10li_dataout;
	wire	wire_nl10ll_dataout;
	wire	wire_nl10lO_dataout;
	wire	wire_nl10Oi_dataout;
	wire	wire_nl10Ol_dataout;
	wire	wire_nl10OO_dataout;
	wire	wire_nl110i_dataout;
	wire	wire_nl110l_dataout;
	wire	wire_nl110O_dataout;
	wire	wire_nl111i_dataout;
	wire	wire_nl111l_dataout;
	wire	wire_nl111O_dataout;
	wire	wire_nl11ii_dataout;
	wire	wire_nl11il_dataout;
	wire	wire_nl11ll_dataout;
	wire	wire_nl11lO_dataout;
	wire	wire_nl11Oi_dataout;
	wire	wire_nl11Ol_dataout;
	wire	wire_nl11OO_dataout;
	wire	wire_nl1iO_dataout;
	wire	wire_nl1li_dataout;
	wire	wire_nl1ll_dataout;
	wire	wire_nl1lO_dataout;
	wire	wire_nl1O0i_dataout;
	wire	wire_nl1O0l_dataout;
	wire	wire_nl1O0O_dataout;
	wire	wire_nl1O1i_dataout;
	wire	wire_nl1O1l_dataout;
	wire	wire_nl1O1O_dataout;
	wire	wire_nl1Oi_dataout;
	wire	wire_nl1Oii_dataout;
	wire	wire_nl1Oil_dataout;
	wire	wire_nl1OiO_dataout;
	wire	wire_nl1Ol_dataout;
	wire	wire_nl1Oli_dataout;
	wire	wire_nl1Oll_dataout;
	wire	wire_nl1OlO_dataout;
	wire	wire_nl1OO_dataout;
	wire	wire_nl1OOi_dataout;
	wire	wire_nl1OOl_dataout;
	wire	wire_nl1OOO_dataout;
	wire	wire_nli0i_dataout;
	wire	wire_nli0l_dataout;
	wire	wire_nli0O_dataout;
	wire	wire_nli0Oi_dataout;
	wire	wire_nli0Ol_dataout;
	wire	wire_nli0OO_dataout;
	wire	wire_nli1i_dataout;
	wire	wire_nli1l_dataout;
	wire	wire_nli1O_dataout;
	wire	wire_nlii0i_dataout;
	wire	wire_nlii0l_dataout;
	wire	wire_nlii0O_dataout;
	wire	wire_nlii1i_dataout;
	wire	wire_nlii1l_dataout;
	wire	wire_nlii1O_dataout;
	wire	wire_nliii_dataout;
	wire	wire_nliiii_dataout;
	wire	wire_nliiil_dataout;
	wire	wire_nliiiO_dataout;
	wire	wire_nliil_dataout;
	wire	wire_nliili_dataout;
	wire	wire_nliill_dataout;
	wire	wire_nliilO_dataout;
	wire	wire_nliiO_dataout;
	wire	wire_nliiOi_dataout;
	wire	wire_nliiOl_dataout;
	wire	wire_nliiOO_dataout;
	wire	wire_nlil0i_dataout;
	wire	wire_nlil0l_dataout;
	wire	wire_nlil0O_dataout;
	wire	wire_nlil1i_dataout;
	wire	wire_nlil1l_dataout;
	wire	wire_nlil1O_dataout;
	wire	wire_nlili_dataout;
	wire	wire_nlilii_dataout;
	wire	wire_nlilil_dataout;
	wire	wire_nliliO_dataout;
	wire	wire_nlill_dataout;
	wire	wire_nlilli_dataout;
	wire	wire_nlilll_dataout;
	wire	wire_nlillO_dataout;
	wire	wire_nlilO_dataout;
	wire	wire_nlilOi_dataout;
	wire	wire_nlilOl_dataout;
	wire	wire_nlilOO_dataout;
	wire	wire_nliO0i_dataout;
	wire	wire_nliO0l_dataout;
	wire	wire_nliO1i_dataout;
	wire	wire_nliO1l_dataout;
	wire	wire_nliO1O_dataout;
	wire	wire_nliOi_dataout;
	wire	wire_nliOil_dataout;
	wire	wire_nliOiO_dataout;
	wire	wire_nliOl_dataout;
	wire	wire_nliOli_dataout;
	wire	wire_nliOll_dataout;
	wire	wire_nliOlO_dataout;
	wire	wire_nliOO_dataout;
	wire	wire_nliOOi_dataout;
	wire	wire_nliOOl_dataout;
	wire	wire_nliOOO_dataout;
	wire	wire_nll10i_dataout;
	wire	wire_nll10l_dataout;
	wire	wire_nll10O_dataout;
	wire	wire_nll11i_dataout;
	wire	wire_nll11l_dataout;
	wire	wire_nll11O_dataout;
	wire	wire_nll1i_dataout;
	wire	wire_nll1ii_dataout;
	wire	wire_nll1il_dataout;
	wire	wire_nll1iO_dataout;
	wire	wire_nll1l_dataout;
	wire	wire_nll1li_dataout;
	wire	wire_nll1O_dataout;
	wire	wire_nllil_dataout;
	wire	wire_nlliO_dataout;
	wire	wire_nllli_dataout;
	wire	wire_nllll_dataout;
	wire	wire_nlllO_dataout;
	wire	wire_nllOi_dataout;
	wire	wire_nllOiO_dataout;
	wire	wire_nllOl_dataout;
	wire	wire_nllOli_dataout;
	wire	wire_nllOll_dataout;
	wire	wire_nllOlO_dataout;
	wire	wire_nllOO_dataout;
	wire	wire_nllOOi_dataout;
	wire	wire_nllOOl_dataout;
	wire	wire_nllOOO_dataout;
	wire	wire_nlO00i_dataout;
	wire	wire_nlO00l_dataout;
	wire	wire_nlO00O_dataout;
	wire	wire_nlO01i_dataout;
	wire	wire_nlO01l_dataout;
	wire	wire_nlO01O_dataout;
	wire	wire_nlO0i_dataout;
	wire	wire_nlO0ii_dataout;
	wire	wire_nlO0il_dataout;
	wire	wire_nlO0iO_dataout;
	wire	wire_nlO0li_dataout;
	wire	wire_nlO0ll_dataout;
	wire	wire_nlO0lO_dataout;
	wire	wire_nlO0Oi_dataout;
	wire	wire_nlO0Ol_dataout;
	wire	wire_nlO0OO_dataout;
	wire	wire_nlO10i_dataout;
	wire	wire_nlO10l_dataout;
	wire	wire_nlO10O_dataout;
	wire	wire_nlO11i_dataout;
	wire	wire_nlO11l_dataout;
	wire	wire_nlO11O_dataout;
	wire	wire_nlO1i_dataout;
	wire	wire_nlO1ii_dataout;
	wire	wire_nlO1il_dataout;
	wire	wire_nlO1iO_dataout;
	wire	wire_nlO1l_dataout;
	wire	wire_nlO1li_dataout;
	wire	wire_nlO1ll_dataout;
	wire	wire_nlO1lO_dataout;
	wire	wire_nlO1O_dataout;
	wire	wire_nlO1Oi_dataout;
	wire	wire_nlO1Ol_dataout;
	wire	wire_nlO1OO_dataout;
	wire	wire_nlOi0i_dataout;
	wire	wire_nlOi0l_dataout;
	wire	wire_nlOi0O_dataout;
	wire	wire_nlOi1i_dataout;
	wire	wire_nlOii_dataout;
	wire	wire_nlOiii_dataout;
	wire	wire_nlOiil_dataout;
	wire	wire_nlOiiO_dataout;
	wire	wire_nlOil_dataout;
	wire	wire_nlOili_dataout;
	wire	wire_nlOill_dataout;
	wire	wire_nlOilO_dataout;
	wire	wire_nlOiOi_dataout;
	wire	wire_nlOiOl_dataout;
	wire	wire_nlOiOO_dataout;
	wire	wire_nlOl0i_dataout;
	wire	wire_nlOl0l_dataout;
	wire	wire_nlOl0O_dataout;
	wire	wire_nlOl1i_dataout;
	wire	wire_nlOl1l_dataout;
	wire	wire_nlOl1O_dataout;
	wire	wire_nlOOi_dataout;
	wire  [3:0]   wire_n0O0Oi_o;
	wire  [3:0]   wire_nili1i_o;
	wire  wire_n0Ol0i_o;
	wire  wire_n0O0Ol_o;
	wire  wire_n0O0OO_o;
	wire  wire_n0Oi0i_o;
	wire  wire_n0Oi0l_o;
	wire  wire_n0Oi0O_o;
	wire  wire_n0Oi1i_o;
	wire  wire_n0Oi1l_o;
	wire  wire_n0Oi1O_o;
	wire  wire_n0Oiii_o;
	wire  wire_n0Oiil_o;
	wire  wire_n0OiiO_o;
	wire  wire_n0Oili_o;
	wire  wire_n0Oill_o;
	wire  wire_n0OilO_o;
	wire  wire_n0OiOi_o;
	wire  wire_n0OiOl_o;
	wire  wire_n0OiOO_o;
	wire  wire_n0Ol1i_o;
	wire  wire_n0Ol1l_o;
	wire  wire_n0Ol1O_o;
	wire  wire_niOiil_o;
	wire  wire_niOili_o;
	wire  wire_niOilO_o;
	wire  wire_niOiOl_o;
	wire  wire_niOl0l_o;
	wire  wire_niOl1i_o;
	wire  wire_niOl1O_o;
	wire  wire_niOlil_o;
	wire  n0000l;
	wire  n0000O;
	wire  n0001l;
	wire  n000ii;
	wire  n000il;
	wire  n000Oi;
	wire  n000Ol;
	wire  n0010O;
	wire  n0011i;
	wire  n001ii;
	wire  n001li;
	wire  n001Oi;
	wire  n001Ol;
	wire  n00i0i;
	wire  n00iii;
	wire  n00ili;
	wire  n00ill;
	wire  n00ilO;
	wire  n00l1i;
	wire  n00l1O;
	wire  n0100i;
	wire  n0100l;
	wire  n0100O;
	wire  n0101i;
	wire  n0101l;
	wire  n0101O;
	wire  n010ii;
	wire  n010il;
	wire  n010iO;
	wire  n010li;
	wire  n010ll;
	wire  n010Ol;
	wire  n010OO;
	wire  n0110i;
	wire  n0110l;
	wire  n0110O;
	wire  n0111i;
	wire  n0111O;
	wire  n011ii;
	wire  n011il;
	wire  n011iO;
	wire  n011li;
	wire  n011ll;
	wire  n011lO;
	wire  n011Oi;
	wire  n011Ol;
	wire  n011OO;
	wire  n01i0i;
	wire  n01i0l;
	wire  n01i0O;
	wire  n01i1i;
	wire  n01i1l;
	wire  n01i1O;
	wire  n01iii;
	wire  n01iil;
	wire  n01iiO;
	wire  n01ili;
	wire  n01ill;
	wire  n01ilO;
	wire  n01iOi;
	wire  n01iOl;
	wire  n01iOO;
	wire  n01l0i;
	wire  n01l0l;
	wire  n01l0O;
	wire  n01l1i;
	wire  n01l1l;
	wire  n01l1O;
	wire  n01lii;
	wire  n01llO;
	wire  n01lOO;
	wire  n01O0i;
	wire  n01O0l;
	wire  n01O1i;
	wire  n01Oil;
	wire  n01OiO;
	wire  n01Oli;
	wire  n01OOi;
	wire  n1Ol1l;
	wire  n1Olil;
	wire  n1OliO;
	wire  n1Olli;
	wire  n1Olll;
	wire  n1OllO;
	wire  n1OlOi;
	wire  n1OlOl;
	wire  n1OlOO;
	wire  n1OO0i;
	wire  n1OO0l;
	wire  n1OO0O;
	wire  n1OO1i;
	wire  n1OO1l;
	wire  n1OO1O;
	wire  n1OOii;
	wire  n1OOil;
	wire  n1OOiO;
	wire  n1OOli;
	wire  n1OOll;
	wire  n1OOlO;
	wire  n1OOOi;
	wire  n1OOOl;
	wire  n1OOOO;

	altera_std_synchronizer   n00l0l
	( 
	.clk(tx_pclk),
	.din(rst_tx),
	.dout(wire_n00l0l_dout),
	.reset_n(1'b1));
	defparam
		n00l0l.depth = 4;
	altera_std_synchronizer   n00llO
	( 
	.clk(wire_n00lil_clkout),
	.din(wire_n00l0l_dout),
	.dout(wire_n00llO_dout),
	.reset_n(1'b1));
	defparam
		n00llO.depth = 3;
	altera_std_synchronizer   nlOlO
	( 
	.clk(1'b0),
	.din(1'b0),
	.dout(),
	.reset_n(1'b1));
	defparam
		nlOlO.depth = 2;
	altpll   n00l0O
	( 
	.activeclock(),
	.areset(1'b0),
	.clk(wire_n00l0O_clk),
	.clkbad(),
	.clkloss(),
	.configupdate(1'b0),
	.enable0(),
	.enable1(),
	.extclk(),
	.fbout(),
	.fref(),
	.icdrclk(),
	.inclk({1'b0, tx_serial_refclk}),
	.locked(wire_n00l0O_locked),
	.phasedone(),
	.scanclk(1'b0),
	.scanclkena(1'b0),
	.scandata(1'b0),
	.scandataout(),
	.scandone(),
	.sclkout0(),
	.sclkout1(),
	.vcooverrange(),
	.vcounderrange(),
	.clkena(),
	.clkswitch(),
	.extclkena(),
	.fbin(),
	.pfdena(),
	.phasecounterselect(),
	.phasestep(),
	.phaseupdown(),
	.pllena(),
	.scanaclr(),
	.scanread(),
	.scanwrite()
	);
	defparam
		n00l0O.bandwidth = 0,
		n00l0O.bandwidth_type = "AUTO",
		n00l0O.c0_high = 0,
		n00l0O.c0_initial = 0,
		n00l0O.c0_low = 0,
		n00l0O.c0_mode = "BYPASS",
		n00l0O.c0_ph = 0,
		n00l0O.c0_test_source = 5,
		n00l0O.c1_high = 0,
		n00l0O.c1_initial = 0,
		n00l0O.c1_low = 0,
		n00l0O.c1_mode = "BYPASS",
		n00l0O.c1_ph = 0,
		n00l0O.c1_test_source = 5,
		n00l0O.c1_use_casc_in = "OFF",
		n00l0O.c2_high = 0,
		n00l0O.c2_initial = 0,
		n00l0O.c2_low = 0,
		n00l0O.c2_mode = "BYPASS",
		n00l0O.c2_ph = 0,
		n00l0O.c2_test_source = 5,
		n00l0O.c2_use_casc_in = "OFF",
		n00l0O.c3_high = 0,
		n00l0O.c3_initial = 0,
		n00l0O.c3_low = 0,
		n00l0O.c3_mode = "BYPASS",
		n00l0O.c3_ph = 0,
		n00l0O.c3_test_source = 5,
		n00l0O.c3_use_casc_in = "OFF",
		n00l0O.c4_high = 0,
		n00l0O.c4_initial = 0,
		n00l0O.c4_low = 0,
		n00l0O.c4_mode = "BYPASS",
		n00l0O.c4_ph = 0,
		n00l0O.c4_test_source = 5,
		n00l0O.c4_use_casc_in = "OFF",
		n00l0O.c5_high = 0,
		n00l0O.c5_initial = 0,
		n00l0O.c5_low = 0,
		n00l0O.c5_mode = "BYPASS",
		n00l0O.c5_ph = 0,
		n00l0O.c5_test_source = 5,
		n00l0O.c5_use_casc_in = "OFF",
		n00l0O.c6_high = 0,
		n00l0O.c6_initial = 0,
		n00l0O.c6_low = 0,
		n00l0O.c6_mode = "BYPASS",
		n00l0O.c6_ph = 0,
		n00l0O.c6_test_source = 5,
		n00l0O.c6_use_casc_in = "OFF",
		n00l0O.c7_high = 0,
		n00l0O.c7_initial = 0,
		n00l0O.c7_low = 0,
		n00l0O.c7_mode = "BYPASS",
		n00l0O.c7_ph = 0,
		n00l0O.c7_test_source = 5,
		n00l0O.c7_use_casc_in = "OFF",
		n00l0O.c8_high = 0,
		n00l0O.c8_initial = 0,
		n00l0O.c8_low = 0,
		n00l0O.c8_mode = "BYPASS",
		n00l0O.c8_ph = 0,
		n00l0O.c8_test_source = 5,
		n00l0O.c8_use_casc_in = "OFF",
		n00l0O.c9_high = 0,
		n00l0O.c9_initial = 0,
		n00l0O.c9_low = 0,
		n00l0O.c9_mode = "BYPASS",
		n00l0O.c9_ph = 0,
		n00l0O.c9_test_source = 5,
		n00l0O.c9_use_casc_in = "OFF",
		n00l0O.charge_pump_current = 2,
		n00l0O.charge_pump_current_bits = 9999,
		n00l0O.clk0_counter = "G0",
		n00l0O.clk0_divide_by = 1,
		n00l0O.clk0_duty_cycle = 50,
		n00l0O.clk0_multiply_by = 10,
		n00l0O.clk0_output_frequency = 0,
		n00l0O.clk0_phase_shift = "0",
		n00l0O.clk0_time_delay = "0",
		n00l0O.clk0_use_even_counter_mode = "OFF",
		n00l0O.clk0_use_even_counter_value = "OFF",
		n00l0O.clk1_counter = "G0",
		n00l0O.clk1_divide_by = 5,
		n00l0O.clk1_duty_cycle = 50,
		n00l0O.clk1_multiply_by = 10,
		n00l0O.clk1_output_frequency = 0,
		n00l0O.clk1_phase_shift = "0",
		n00l0O.clk1_time_delay = "0",
		n00l0O.clk1_use_even_counter_mode = "OFF",
		n00l0O.clk1_use_even_counter_value = "OFF",
		n00l0O.clk2_counter = "G0",
		n00l0O.clk2_divide_by = 5,
		n00l0O.clk2_duty_cycle = 20,
		n00l0O.clk2_multiply_by = 10,
		n00l0O.clk2_output_frequency = 0,
		n00l0O.clk2_phase_shift = "0",
		n00l0O.clk2_time_delay = "0",
		n00l0O.clk2_use_even_counter_mode = "OFF",
		n00l0O.clk2_use_even_counter_value = "OFF",
		n00l0O.clk3_counter = "G0",
		n00l0O.clk3_divide_by = 1,
		n00l0O.clk3_duty_cycle = 50,
		n00l0O.clk3_multiply_by = 1,
		n00l0O.clk3_phase_shift = "0",
		n00l0O.clk3_time_delay = "0",
		n00l0O.clk3_use_even_counter_mode = "OFF",
		n00l0O.clk3_use_even_counter_value = "OFF",
		n00l0O.clk4_counter = "G0",
		n00l0O.clk4_divide_by = 1,
		n00l0O.clk4_duty_cycle = 50,
		n00l0O.clk4_multiply_by = 1,
		n00l0O.clk4_phase_shift = "0",
		n00l0O.clk4_time_delay = "0",
		n00l0O.clk4_use_even_counter_mode = "OFF",
		n00l0O.clk4_use_even_counter_value = "OFF",
		n00l0O.clk5_counter = "G0",
		n00l0O.clk5_divide_by = 1,
		n00l0O.clk5_duty_cycle = 50,
		n00l0O.clk5_multiply_by = 1,
		n00l0O.clk5_phase_shift = "0",
		n00l0O.clk5_time_delay = "0",
		n00l0O.clk5_use_even_counter_mode = "OFF",
		n00l0O.clk5_use_even_counter_value = "OFF",
		n00l0O.clk6_counter = "E0",
		n00l0O.clk6_divide_by = 0,
		n00l0O.clk6_duty_cycle = 50,
		n00l0O.clk6_multiply_by = 0,
		n00l0O.clk6_phase_shift = "0",
		n00l0O.clk6_use_even_counter_mode = "OFF",
		n00l0O.clk6_use_even_counter_value = "OFF",
		n00l0O.clk7_counter = "E1",
		n00l0O.clk7_divide_by = 0,
		n00l0O.clk7_duty_cycle = 50,
		n00l0O.clk7_multiply_by = 0,
		n00l0O.clk7_phase_shift = "0",
		n00l0O.clk7_use_even_counter_mode = "OFF",
		n00l0O.clk7_use_even_counter_value = "OFF",
		n00l0O.clk8_counter = "E2",
		n00l0O.clk8_divide_by = 0,
		n00l0O.clk8_duty_cycle = 50,
		n00l0O.clk8_multiply_by = 0,
		n00l0O.clk8_phase_shift = "0",
		n00l0O.clk8_use_even_counter_mode = "OFF",
		n00l0O.clk8_use_even_counter_value = "OFF",
		n00l0O.clk9_counter = "E3",
		n00l0O.clk9_divide_by = 0,
		n00l0O.clk9_duty_cycle = 50,
		n00l0O.clk9_multiply_by = 0,
		n00l0O.clk9_phase_shift = "0",
		n00l0O.clk9_use_even_counter_mode = "OFF",
		n00l0O.clk9_use_even_counter_value = "OFF",
		n00l0O.compensate_clock = "CLK0",
		n00l0O.down_spread = "0",
		n00l0O.dpa_divide_by = 1,
		n00l0O.dpa_divider = 0,
		n00l0O.dpa_multiply_by = 10,
		n00l0O.e0_high = 1,
		n00l0O.e0_initial = 1,
		n00l0O.e0_low = 1,
		n00l0O.e0_mode = "BYPASS",
		n00l0O.e0_ph = 0,
		n00l0O.e0_time_delay = 0,
		n00l0O.e1_high = 1,
		n00l0O.e1_initial = 1,
		n00l0O.e1_low = 1,
		n00l0O.e1_mode = "BYPASS",
		n00l0O.e1_ph = 0,
		n00l0O.e1_time_delay = 0,
		n00l0O.e2_high = 1,
		n00l0O.e2_initial = 1,
		n00l0O.e2_low = 1,
		n00l0O.e2_mode = "BYPASS",
		n00l0O.e2_ph = 0,
		n00l0O.e2_time_delay = 0,
		n00l0O.e3_high = 1,
		n00l0O.e3_initial = 1,
		n00l0O.e3_low = 1,
		n00l0O.e3_mode = "BYPASS",
		n00l0O.e3_ph = 0,
		n00l0O.e3_time_delay = 0,
		n00l0O.enable0_counter = "L0",
		n00l0O.enable1_counter = "L0",
		n00l0O.enable_switch_over_counter = "OFF",
		n00l0O.extclk0_counter = "E0",
		n00l0O.extclk0_divide_by = 1,
		n00l0O.extclk0_duty_cycle = 50,
		n00l0O.extclk0_multiply_by = 1,
		n00l0O.extclk0_phase_shift = "0",
		n00l0O.extclk0_time_delay = "0",
		n00l0O.extclk1_counter = "E1",
		n00l0O.extclk1_divide_by = 1,
		n00l0O.extclk1_duty_cycle = 50,
		n00l0O.extclk1_multiply_by = 1,
		n00l0O.extclk1_phase_shift = "0",
		n00l0O.extclk1_time_delay = "0",
		n00l0O.extclk2_counter = "E2",
		n00l0O.extclk2_divide_by = 1,
		n00l0O.extclk2_duty_cycle = 50,
		n00l0O.extclk2_multiply_by = 1,
		n00l0O.extclk2_phase_shift = "0",
		n00l0O.extclk2_time_delay = "0",
		n00l0O.extclk3_counter = "E3",
		n00l0O.extclk3_divide_by = 1,
		n00l0O.extclk3_duty_cycle = 50,
		n00l0O.extclk3_multiply_by = 1,
		n00l0O.extclk3_phase_shift = "0",
		n00l0O.extclk3_time_delay = "0",
		n00l0O.feedback_source = "EXTCLK0",
		n00l0O.g0_high = 1,
		n00l0O.g0_initial = 1,
		n00l0O.g0_low = 1,
		n00l0O.g0_mode = "BYPASS",
		n00l0O.g0_ph = 0,
		n00l0O.g0_time_delay = 0,
		n00l0O.g1_high = 1,
		n00l0O.g1_initial = 1,
		n00l0O.g1_low = 1,
		n00l0O.g1_mode = "BYPASS",
		n00l0O.g1_ph = 0,
		n00l0O.g1_time_delay = 0,
		n00l0O.g2_high = 1,
		n00l0O.g2_initial = 1,
		n00l0O.g2_low = 1,
		n00l0O.g2_mode = "BYPASS",
		n00l0O.g2_ph = 0,
		n00l0O.g2_time_delay = 0,
		n00l0O.g3_high = 1,
		n00l0O.g3_initial = 1,
		n00l0O.g3_low = 1,
		n00l0O.g3_mode = "BYPASS",
		n00l0O.g3_ph = 0,
		n00l0O.g3_time_delay = 0,
		n00l0O.gate_lock_counter = 0,
		n00l0O.gate_lock_signal = "NO",
		n00l0O.inclk0_input_frequency = 6734,
		n00l0O.inclk1_input_frequency = 0,
		n00l0O.intended_device_family = "Cyclone IV GX",
		n00l0O.invalid_lock_multiplier = 5,
		n00l0O.l0_high = 1,
		n00l0O.l0_initial = 1,
		n00l0O.l0_low = 1,
		n00l0O.l0_mode = "BYPASS",
		n00l0O.l0_ph = 0,
		n00l0O.l0_time_delay = 0,
		n00l0O.l1_high = 1,
		n00l0O.l1_initial = 1,
		n00l0O.l1_low = 1,
		n00l0O.l1_mode = "BYPASS",
		n00l0O.l1_ph = 0,
		n00l0O.l1_time_delay = 0,
		n00l0O.lock_high = 1,
		n00l0O.lock_low = 1,
		n00l0O.lock_window_ui = " 0.05",
		n00l0O.loop_filter_c = 5,
		n00l0O.loop_filter_c_bits = 9999,
		n00l0O.loop_filter_r = " 1.000000",
		n00l0O.loop_filter_r_bits = 9999,
		n00l0O.m = 0,
		n00l0O.m2 = 1,
		n00l0O.m_initial = 0,
		n00l0O.m_ph = 0,
		n00l0O.m_test_source = 5,
		n00l0O.m_time_delay = 0,
		n00l0O.n = 1,
		n00l0O.n2 = 1,
		n00l0O.n_time_delay = 0,
		n00l0O.operation_mode = "no_compensation",
		n00l0O.pfd_max = 0,
		n00l0O.pfd_min = 0,
		n00l0O.pll_type = "AUTO",
		n00l0O.port_activeclock = "PORT_CONNECTIVITY",
		n00l0O.port_areset = "PORT_CONNECTIVITY",
		n00l0O.port_clk0 = "PORT_CONNECTIVITY",
		n00l0O.port_clk1 = "PORT_CONNECTIVITY",
		n00l0O.port_clk2 = "PORT_CONNECTIVITY",
		n00l0O.port_clk3 = "PORT_CONNECTIVITY",
		n00l0O.port_clk4 = "PORT_CONNECTIVITY",
		n00l0O.port_clk5 = "PORT_CONNECTIVITY",
		n00l0O.port_clk6 = "PORT_UNUSED",
		n00l0O.port_clk7 = "PORT_UNUSED",
		n00l0O.port_clk8 = "PORT_UNUSED",
		n00l0O.port_clk9 = "PORT_UNUSED",
		n00l0O.port_clkbad0 = "PORT_CONNECTIVITY",
		n00l0O.port_clkbad1 = "PORT_CONNECTIVITY",
		n00l0O.port_clkena0 = "PORT_CONNECTIVITY",
		n00l0O.port_clkena1 = "PORT_CONNECTIVITY",
		n00l0O.port_clkena2 = "PORT_CONNECTIVITY",
		n00l0O.port_clkena3 = "PORT_CONNECTIVITY",
		n00l0O.port_clkena4 = "PORT_CONNECTIVITY",
		n00l0O.port_clkena5 = "PORT_CONNECTIVITY",
		n00l0O.port_clkloss = "PORT_CONNECTIVITY",
		n00l0O.port_clkswitch = "PORT_CONNECTIVITY",
		n00l0O.port_configupdate = "PORT_CONNECTIVITY",
		n00l0O.port_enable0 = "PORT_CONNECTIVITY",
		n00l0O.port_enable1 = "PORT_CONNECTIVITY",
		n00l0O.port_extclk0 = "PORT_CONNECTIVITY",
		n00l0O.port_extclk1 = "PORT_CONNECTIVITY",
		n00l0O.port_extclk2 = "PORT_CONNECTIVITY",
		n00l0O.port_extclk3 = "PORT_CONNECTIVITY",
		n00l0O.port_extclkena0 = "PORT_CONNECTIVITY",
		n00l0O.port_extclkena1 = "PORT_CONNECTIVITY",
		n00l0O.port_extclkena2 = "PORT_CONNECTIVITY",
		n00l0O.port_extclkena3 = "PORT_CONNECTIVITY",
		n00l0O.port_fbin = "PORT_CONNECTIVITY",
		n00l0O.port_fbout = "PORT_CONNECTIVITY",
		n00l0O.port_inclk0 = "PORT_CONNECTIVITY",
		n00l0O.port_inclk1 = "PORT_CONNECTIVITY",
		n00l0O.port_locked = "PORT_CONNECTIVITY",
		n00l0O.port_pfdena = "PORT_CONNECTIVITY",
		n00l0O.port_phasecounterselect = "PORT_CONNECTIVITY",
		n00l0O.port_phasedone = "PORT_CONNECTIVITY",
		n00l0O.port_phasestep = "PORT_CONNECTIVITY",
		n00l0O.port_phaseupdown = "PORT_CONNECTIVITY",
		n00l0O.port_pllena = "PORT_CONNECTIVITY",
		n00l0O.port_scanaclr = "PORT_CONNECTIVITY",
		n00l0O.port_scanclk = "PORT_CONNECTIVITY",
		n00l0O.port_scanclkena = "PORT_CONNECTIVITY",
		n00l0O.port_scandata = "PORT_CONNECTIVITY",
		n00l0O.port_scandataout = "PORT_CONNECTIVITY",
		n00l0O.port_scandone = "PORT_CONNECTIVITY",
		n00l0O.port_scanread = "PORT_CONNECTIVITY",
		n00l0O.port_scanwrite = "PORT_CONNECTIVITY",
		n00l0O.port_sclkout0 = "PORT_CONNECTIVITY",
		n00l0O.port_sclkout1 = "PORT_CONNECTIVITY",
		n00l0O.port_vcooverrange = "PORT_CONNECTIVITY",
		n00l0O.port_vcounderrange = "PORT_CONNECTIVITY",
		n00l0O.primary_clock = "INCLK0",
		n00l0O.qualify_conf_done = "OFF",
		n00l0O.scan_chain = "LONG",
		n00l0O.scan_chain_mif_file = "DPRIO_ONLY_pll0.mif",
		n00l0O.sclkout0_phase_shift = "0",
		n00l0O.sclkout1_phase_shift = "0",
		n00l0O.self_reset_on_gated_loss_lock = "OFF",
		n00l0O.self_reset_on_loss_lock = "OFF",
		n00l0O.sim_gate_lock_device_behavior = "OFF",
		n00l0O.skip_vco = "OFF",
		n00l0O.spread_frequency = 0,
		n00l0O.ss = 1,
		n00l0O.switch_over_counter = 0,
		n00l0O.switch_over_on_gated_lock = "OFF",
		n00l0O.switch_over_on_lossclk = "OFF",
		n00l0O.switch_over_type = "AUTO",
		n00l0O.using_fbmimicbidir_port = "OFF",
		n00l0O.valid_lock_multiplier = 1,
		n00l0O.vco_center = 0,
		n00l0O.vco_divide_by = 0,
		n00l0O.vco_frequency_control = "AUTO",
		n00l0O.vco_max = 0,
		n00l0O.vco_min = 0,
		n00l0O.vco_multiply_by = 0,
		n00l0O.vco_phase_shift_step = 0,
		n00l0O.vco_post_scale = 0,
		n00l0O.width_clock = 6,
		n00l0O.width_phasecounterselect = 4,
		n00l0O.lpm_hint = "time_resolution=100fs";
	cycloneiv_hssi_calibration_block   n00lli
	( 
	.calibrationstatus(),
	.clk(gxb4_cal_clk),
	.nonusertocmu(wire_n00lli_nonusertocmu),
	.powerdn(1'b0),
	.testctrl()
	);
	cycloneiv_hssi_cmu   n00liO
	( 
	.adet({4{1'b0}}),
	.alignstatus(),
	.coreclkout(),
	.digitaltestout(),
	.dpclk(sdi_reconfig_clk),
	.dpriodisable(sdi_reconfig_togxb[1]),
	.dpriodisableout(wire_n00liO_dpriodisableout),
	.dprioin(sdi_reconfig_togxb[0]),
	.dprioload(sdi_reconfig_togxb[2]),
	.dpriooe(),
	.dprioout(wire_n00liO_dprioout),
	.enabledeskew(),
	.fiforesetrd(),
	.nonuserfromcal(wire_n00lli_nonusertocmu),
	.quadreset(sdi_gxb_powerdown),
	.quadresetout(wire_n00liO_quadresetout),
	.rdalign({4{1'b0}}),
	.rdenablesync(1'b0),
	.recovclk(1'b0),
	.refclkout(),
	.rxanalogresetout(),
	.rxcrupowerdown(),
	.rxctrl({4{1'b0}}),
	.rxctrlout(),
	.rxdatain({32{1'b0}}),
	.rxdataout(),
	.rxdatavalid({4{1'b0}}),
	.rxdigitalresetout(),
	.rxibpowerdown(),
	.rxpcsdprioout(),
	.rxphfifox4byteselout(),
	.rxphfifox4rdenableout(),
	.rxphfifox4wrclkout(),
	.rxphfifox4wrenableout(),
	.rxpmadprioout(),
	.rxrunningdisp({4{1'b0}}),
	.syncstatus({4{1'b0}}),
	.testout(),
	.txanalogresetout(wire_n00liO_txanalogresetout),
	.txctrl({4{1'b0}}),
	.txctrlout(),
	.txdatain({32{1'b0}}),
	.txdataout(),
	.txdetectrxpowerdown(wire_n00liO_txdetectrxpowerdown),
	.txdigitalreset({{3{1'b0}}, wire_n00l0l_dout}),
	.txdigitalresetout(wire_n00liO_txdigitalresetout),
	.txdividerpowerdown(wire_n00liO_txdividerpowerdown),
	.txobpowerdown(wire_n00liO_txobpowerdown),
	.txpcsdprioin({{450{1'b0}}, wire_n00lil_dprioout[149:0]}),
	.txpcsdprioout(wire_n00liO_txpcsdprioout),
	.txphfifox4byteselout(),
	.txphfifox4rdclkout(),
	.txphfifox4rdenableout(),
	.txphfifox4wrenableout(),
	.txpmadprioin({{900{1'b0}}, wire_n00lii_dprioout[299:0]}),
	.txpmadprioout(wire_n00liO_txpmadprioout),
	.fixedclk(),
	.pmacramtest(),
	.refclkdig(),
	.rxanalogreset(),
	.rxcoreclk(),
	.rxdigitalreset(),
	.rxpcsdprioin(),
	.rxphfifordenable(),
	.rxphfiforeset(),
	.rxphfifowrdisable(),
	.rxpmadprioin(),
	.rxpowerdown(),
	.scanclk(),
	.scanmode(),
	.scanshift(),
	.testin(),
	.txclk(),
	.txcoreclk(),
	.txphfiforddisable(),
	.txphfiforeset(),
	.txphfifowrenable()
	);
	defparam
		n00liO.auto_spd_deassert_ph_fifo_rst_count = 8,
		n00liO.auto_spd_phystatus_notify_count = 14,
		n00liO.devaddr = 1,
		n00liO.dprio_config_mode = 6'h12,
		n00liO.in_xaui_mode = "false",
		n00liO.lpm_type = "cycloneiv_hssi_cmu",
		n00liO.portaddr = 1,
		n00liO.rx0_ph_fifo_reg_mode = "false",
		n00liO.tx0_channel_bonding = "none",
		n00liO.tx0_rd_clk_mux_select = "central",
		n00liO.tx0_reset_clock_output_during_digital_reset = "false",
		n00liO.tx0_use_double_data_mode = "true",
		n00liO.tx0_wr_clk_mux_select = "core_clk",
		n00liO.use_coreclk_out_post_divider = "false",
		n00liO.use_deskew_fifo = "false";
	cycloneiv_hssi_tx_pcs   n00lil
	( 
	.clkout(wire_n00lil_clkout),
	.coreclk(wire_n00lil_clkout),
	.coreclkout(),
	.ctrlenable({2{1'b0}}),
	.datain({wire_niiO0l_dataout, wire_niiO0i_dataout, wire_niiO1O_dataout, wire_niiO1l_dataout, wire_niiO1i_dataout, wire_niilOO_dataout, wire_niilOl_dataout, wire_niilOi_dataout, wire_niillO_dataout, wire_niilll_dataout, wire_niilli_dataout, wire_niiliO_dataout, wire_niilil_dataout, wire_niilii_dataout, wire_niil0O_dataout, wire_niil0l_dataout, wire_niil0i_dataout, wire_niil1O_dataout, wire_niil1l_dataout, wire_niil1i_dataout}),
	.datainfull({22{1'b0}}),
	.dataout(wire_n00lil_dataout),
	.detectrxloop(1'b0),
	.digitalreset(wire_n00liO_txdigitalresetout[0]),
	.dpriodisable(wire_n00liO_dpriodisableout),
	.dprioin({wire_n00liO_txpcsdprioout[149:0]}),
	.dprioout(wire_n00lil_dprioout),
	.enrevparallellpbk(1'b0),
	.forcedisp({2{1'b0}}),
	.forceelecidleout(),
	.grayelecidleinferselout(),
	.hiptxclkout(),
	.invpol(1'b0),
	.localrefclk(wire_n00lii_clockout),
	.parallelfdbkout(),
	.phfifooverflow(),
	.phfiforddisable(1'b0),
	.phfiforddisableout(),
	.phfiforeset(1'b0),
	.phfiforesetout(),
	.phfifounderflow(),
	.phfifowrenable(1'b1),
	.phfifowrenableout(),
	.pipeenrevparallellpbkout(),
	.pipepowerdownout(),
	.pipepowerstateout(),
	.pipestatetransdone(1'b0),
	.powerdn({2{1'b0}}),
	.quadreset(wire_n00liO_quadresetout),
	.rdenablesync(),
	.revparallelfdbk({20{1'b0}}),
	.txdetectrx(wire_n00lil_txdetectrx),
	.xgmctrlenable(),
	.xgmdataout(),
	.bitslipboundaryselect(),
	.dispval(),
	.elecidleinfersel(),
	.forceelecidle(),
	.hipdatain(),
	.hipdetectrxloop(),
	.hipelecidleinfersel(),
	.hipforceelecidle(),
	.hippowerdn(),
	.phfifox4bytesel(),
	.phfifox4rdclk(),
	.phfifox4rdenable(),
	.phfifox4wrenable(),
	.pipetxswing(),
	.prbscidenable(),
	.refclk(),
	.xgmctrl(),
	.xgmdatain()
	);
	defparam
		n00lil.allow_polarity_inversion = "false",
		n00lil.bitslip_enable = "false",
		n00lil.channel_bonding = "none",
		n00lil.channel_number = 0,
		n00lil.channel_width = 20,
		n00lil.core_clock_0ppm = "false",
		n00lil.datapath_low_latency_mode = "false",
		n00lil.datapath_protocol = "basic",
		n00lil.disable_ph_low_latency_mode = "false",
		n00lil.disparity_mode = "none",
		n00lil.dprio_config_mode = 6'h12,
		n00lil.elec_idle_delay = 6,
		n00lil.enable_bit_reversal = "false",
		n00lil.enable_idle_selection = "false",
		n00lil.enable_reverse_parallel_loopback = "false",
		n00lil.enable_self_test_mode = "false",
		n00lil.enc_8b_10b_compatibility_mode = "true",
		n00lil.enc_8b_10b_mode = "none",
		n00lil.hip_enable = "false",
		n00lil.lpm_type = "cycloneiv_hssi_tx_pcs",
		n00lil.ph_fifo_reg_mode = "false",
		n00lil.prbs_cid_pattern = "false",
		n00lil.protocol_hint = "basic",
		n00lil.refclk_select = "local",
		n00lil.self_test_mode = "incremental",
		n00lil.use_double_data_mode = "true",
		n00lil.wr_clk_mux_select = "core_clk";
	cycloneiv_hssi_tx_pma   n00lii
	( 
	.cgbpowerdn(wire_n00liO_txdividerpowerdown[0]),
	.clockout(wire_n00lii_clockout),
	.datain({wire_n00lil_dataout[9:0]}),
	.dataout(wire_n00lii_dataout),
	.detectrxpowerdown(wire_n00liO_txdetectrxpowerdown[0]),
	.diagnosticlpbkin(1'b0),
	.dpriodisable(wire_n00liO_dpriodisableout),
	.dprioin({wire_n00liO_txpmadprioout[299:0]}),
	.dprioout(wire_n00lii_dprioout),
	.fastrefclk0in(wire_n00l0O_clk[0]),
	.forceelecidle(1'b0),
	.powerdn(wire_n00liO_txobpowerdown[0]),
	.refclk0in(wire_n00l0O_clk[1]),
	.refclk0inpulse(wire_n00l0O_clk[2]),
	.rxdetecten(wire_n00lil_txdetectrx),
	.rxdetectvalidout(),
	.rxfoundout(),
	.seriallpbkout(),
	.txpmareset(wire_n00liO_txanalogresetout[0]),
	.reverselpbkin(),
	.rxdetectclk()
	);
	defparam
		n00lii.channel_number = 0,
		n00lii.common_mode = "0.65V",
		n00lii.dprio_config_mode = 6'h12,
		n00lii.effective_data_rate = "2970 Mbps",
		n00lii.enable_diagnostic_loopback = "false",
		n00lii.enable_reverse_serial_loopback = "false",
		n00lii.logical_channel_address = 0,
		n00lii.lpm_type = "cycloneiv_hssi_tx_pma",
		n00lii.preemp_tap_1 = 0,
		n00lii.protocol_hint = "basic",
		n00lii.rx_detect = 0,
		n00lii.serialization_factor = 10,
		n00lii.slew_rate = "off",
		n00lii.termination = "OCT 100 Ohms",
		n00lii.use_external_termination = "false",
		n00lii.use_rx_detect = "false",
		n00lii.vod_selection = 3;
	dcfifo   n00lll
	( 
	.aclr(wire_n00l0l_dout),
	.data({wire_nilllO_dataout, wire_nillll_dataout, wire_nillli_dataout, wire_nilliO_dataout, wire_nillil_dataout, wire_nillii_dataout, wire_nill0O_dataout, wire_nill0l_dataout, wire_nill0i_dataout, wire_nill1O_dataout, wire_nill1l_dataout, wire_nill1i_dataout, wire_niliOO_dataout, wire_niliOl_dataout, wire_niliOi_dataout, wire_nililO_dataout, wire_nilill_dataout, wire_nilili_dataout, wire_niliiO_dataout, wire_niliil_dataout}),
	.q(wire_n00lll_q),
	.rdclk(wire_n00lil_clkout),
	.rdempty(),
	.rdfull(),
	.rdreq(nil1lO),
	.rdusedw(wire_n00lll_rdusedw),
	.wrclk(tx_pclk),
	.wrempty(),
	.wrfull(),
	.wrreq(wire_niO11O_dataout),
	.wrusedw());
	defparam
		n00lll.add_ram_output_register = "OFF",
		n00lll.add_usedw_msb_bit = "OFF",
		n00lll.clocks_are_synchronized = "FALSE",
		n00lll.delay_rdusedw = 1,
		n00lll.delay_wrusedw = 1,
		n00lll.intended_device_family = "Cyclone IV GX",
		n00lll.lpm_numwords = 16,
		n00lll.lpm_showahead = "OFF",
		n00lll.lpm_width = 20,
		n00lll.lpm_widthu = 4,
		n00lll.overflow_checking = "ON",
		n00lll.rdsync_delaypipe = 5,
		n00lll.read_aclr_synch = "OFF",
		n00lll.underflow_checking = "ON",
		n00lll.use_eab = "ON",
		n00lll.write_aclr_synch = "OFF",
		n00lll.wrsync_delaypipe = 5,
		n00lll.lpm_hint = "MAXIMIZE_SPEED=5, WIDTH_BYTEENA=1";
	initial
		n0001O19 = 0;
	always @ ( posedge tx_pclk)
		  n0001O19 <= n0001O20;
	event n0001O19_event;
	initial
		#1 ->n0001O19_event;
	always @(n0001O19_event)
		n0001O19 <= {1{1'b1}};
	initial
		n0001O20 = 0;
	always @ ( posedge tx_pclk)
		  n0001O20 <= n0001O19;
	initial
		n000iO17 = 0;
	always @ ( posedge tx_pclk)
		  n000iO17 <= n000iO18;
	event n000iO17_event;
	initial
		#1 ->n000iO17_event;
	always @(n000iO17_event)
		n000iO17 <= {1{1'b1}};
	initial
		n000iO18 = 0;
	always @ ( posedge tx_pclk)
		  n000iO18 <= n000iO17;
	initial
		n000ll15 = 0;
	always @ ( posedge tx_pclk)
		  n000ll15 <= n000ll16;
	event n000ll15_event;
	initial
		#1 ->n000ll15_event;
	always @(n000ll15_event)
		n000ll15 <= {1{1'b1}};
	initial
		n000ll16 = 0;
	always @ ( posedge tx_pclk)
		  n000ll16 <= n000ll15;
	initial
		n000OO13 = 0;
	always @ ( posedge tx_pclk)
		  n000OO13 <= n000OO14;
	event n000OO13_event;
	initial
		#1 ->n000OO13_event;
	always @(n000OO13_event)
		n000OO13 <= {1{1'b1}};
	initial
		n000OO14 = 0;
	always @ ( posedge tx_pclk)
		  n000OO14 <= n000OO13;
	initial
		n0010i27 = 0;
	always @ ( posedge tx_pclk)
		  n0010i27 <= n0010i28;
	event n0010i27_event;
	initial
		#1 ->n0010i27_event;
	always @(n0010i27_event)
		n0010i27 <= {1{1'b1}};
	initial
		n0010i28 = 0;
	always @ ( posedge tx_pclk)
		  n0010i28 <= n0010i27;
	initial
		n0011l29 = 0;
	always @ ( posedge tx_pclk)
		  n0011l29 <= n0011l30;
	event n0011l29_event;
	initial
		#1 ->n0011l29_event;
	always @(n0011l29_event)
		n0011l29 <= {1{1'b1}};
	initial
		n0011l30 = 0;
	always @ ( posedge tx_pclk)
		  n0011l30 <= n0011l29;
	initial
		n001il25 = 0;
	always @ ( posedge tx_pclk)
		  n001il25 <= n001il26;
	event n001il25_event;
	initial
		#1 ->n001il25_event;
	always @(n001il25_event)
		n001il25 <= {1{1'b1}};
	initial
		n001il26 = 0;
	always @ ( posedge tx_pclk)
		  n001il26 <= n001il25;
	initial
		n001ll23 = 0;
	always @ ( posedge tx_pclk)
		  n001ll23 <= n001ll24;
	event n001ll23_event;
	initial
		#1 ->n001ll23_event;
	always @(n001ll23_event)
		n001ll23 <= {1{1'b1}};
	initial
		n001ll24 = 0;
	always @ ( posedge tx_pclk)
		  n001ll24 <= n001ll23;
	initial
		n001OO21 = 0;
	always @ ( posedge tx_pclk)
		  n001OO21 <= n001OO22;
	event n001OO21_event;
	initial
		#1 ->n001OO21_event;
	always @(n001OO21_event)
		n001OO21 <= {1{1'b1}};
	initial
		n001OO22 = 0;
	always @ ( posedge tx_pclk)
		  n001OO22 <= n001OO21;
	initial
		n00i0l10 = 0;
	always @ ( posedge tx_pclk)
		  n00i0l10 <= n00i0l9;
	initial
		n00i0l9 = 0;
	always @ ( posedge tx_pclk)
		  n00i0l9 <= n00i0l10;
	event n00i0l9_event;
	initial
		#1 ->n00i0l9_event;
	always @(n00i0l9_event)
		n00i0l9 <= {1{1'b1}};
	initial
		n00i1l11 = 0;
	always @ ( posedge tx_pclk)
		  n00i1l11 <= n00i1l12;
	event n00i1l11_event;
	initial
		#1 ->n00i1l11_event;
	always @(n00i1l11_event)
		n00i1l11 <= {1{1'b1}};
	initial
		n00i1l12 = 0;
	always @ ( posedge tx_pclk)
		  n00i1l12 <= n00i1l11;
	initial
		n00iil7 = 0;
	always @ ( posedge tx_pclk)
		  n00iil7 <= n00iil8;
	event n00iil7_event;
	initial
		#1 ->n00iil7_event;
	always @(n00iil7_event)
		n00iil7 <= {1{1'b1}};
	initial
		n00iil8 = 0;
	always @ ( posedge tx_pclk)
		  n00iil8 <= n00iil7;
	initial
		n00iOi5 = 0;
	always @ ( posedge tx_pclk)
		  n00iOi5 <= n00iOi6;
	event n00iOi5_event;
	initial
		#1 ->n00iOi5_event;
	always @(n00iOi5_event)
		n00iOi5 <= {1{1'b1}};
	initial
		n00iOi6 = 0;
	always @ ( posedge tx_pclk)
		  n00iOi6 <= n00iOi5;
	initial
		n00iOl3 = 0;
	always @ ( posedge tx_pclk)
		  n00iOl3 <= n00iOl4;
	event n00iOl3_event;
	initial
		#1 ->n00iOl3_event;
	always @(n00iOl3_event)
		n00iOl3 <= {1{1'b1}};
	initial
		n00iOl4 = 0;
	always @ ( posedge tx_pclk)
		  n00iOl4 <= n00iOl3;
	initial
		n00l1l1 = 0;
	always @ ( posedge tx_pclk)
		  n00l1l1 <= n00l1l2;
	event n00l1l1_event;
	initial
		#1 ->n00l1l1_event;
	always @(n00l1l1_event)
		n00l1l1 <= {1{1'b1}};
	initial
		n00l1l2 = 0;
	always @ ( posedge tx_pclk)
		  n00l1l2 <= n00l1l1;
	initial
		n010lO47 = 0;
	always @ ( posedge tx_pclk)
		  n010lO47 <= n010lO48;
	event n010lO47_event;
	initial
		#1 ->n010lO47_event;
	always @(n010lO47_event)
		n010lO47 <= {1{1'b1}};
	initial
		n010lO48 = 0;
	always @ ( posedge tx_pclk)
		  n010lO48 <= n010lO47;
	initial
		n010Oi45 = 0;
	always @ ( posedge tx_pclk)
		  n010Oi45 <= n010Oi46;
	event n010Oi45_event;
	initial
		#1 ->n010Oi45_event;
	always @(n010Oi45_event)
		n010Oi45 <= {1{1'b1}};
	initial
		n010Oi46 = 0;
	always @ ( posedge tx_pclk)
		  n010Oi46 <= n010Oi45;
	initial
		n0111l49 = 0;
	always @ ( posedge tx_pclk)
		  n0111l49 <= n0111l50;
	event n0111l49_event;
	initial
		#1 ->n0111l49_event;
	always @(n0111l49_event)
		n0111l49 <= {1{1'b1}};
	initial
		n0111l50 = 0;
	always @ ( posedge tx_pclk)
		  n0111l50 <= n0111l49;
	initial
		n01lil43 = 0;
	always @ ( posedge tx_pclk)
		  n01lil43 <= n01lil44;
	event n01lil43_event;
	initial
		#1 ->n01lil43_event;
	always @(n01lil43_event)
		n01lil43 <= {1{1'b1}};
	initial
		n01lil44 = 0;
	always @ ( posedge tx_pclk)
		  n01lil44 <= n01lil43;
	initial
		n01lli41 = 0;
	always @ ( posedge tx_pclk)
		  n01lli41 <= n01lli42;
	event n01lli41_event;
	initial
		#1 ->n01lli41_event;
	always @(n01lli41_event)
		n01lli41 <= {1{1'b1}};
	initial
		n01lli42 = 0;
	always @ ( posedge tx_pclk)
		  n01lli42 <= n01lli41;
	initial
		n01lOi39 = 0;
	always @ ( posedge tx_pclk)
		  n01lOi39 <= n01lOi40;
	event n01lOi39_event;
	initial
		#1 ->n01lOi39_event;
	always @(n01lOi39_event)
		n01lOi39 <= {1{1'b1}};
	initial
		n01lOi40 = 0;
	always @ ( posedge tx_pclk)
		  n01lOi40 <= n01lOi39;
	initial
		n01O0O35 = 0;
	always @ ( posedge tx_pclk)
		  n01O0O35 <= n01O0O36;
	event n01O0O35_event;
	initial
		#1 ->n01O0O35_event;
	always @(n01O0O35_event)
		n01O0O35 <= {1{1'b1}};
	initial
		n01O0O36 = 0;
	always @ ( posedge tx_pclk)
		  n01O0O36 <= n01O0O35;
	initial
		n01O1l37 = 0;
	always @ ( posedge tx_pclk)
		  n01O1l37 <= n01O1l38;
	event n01O1l37_event;
	initial
		#1 ->n01O1l37_event;
	always @(n01O1l37_event)
		n01O1l37 <= {1{1'b1}};
	initial
		n01O1l38 = 0;
	always @ ( posedge tx_pclk)
		  n01O1l38 <= n01O1l37;
	initial
		n01Oll33 = 0;
	always @ ( posedge tx_pclk)
		  n01Oll33 <= n01Oll34;
	event n01Oll33_event;
	initial
		#1 ->n01Oll33_event;
	always @(n01Oll33_event)
		n01Oll33 <= {1{1'b1}};
	initial
		n01Oll34 = 0;
	always @ ( posedge tx_pclk)
		  n01Oll34 <= n01Oll33;
	initial
		n01OOl31 = 0;
	always @ ( posedge tx_pclk)
		  n01OOl31 <= n01OOl32;
	event n01OOl31_event;
	initial
		#1 ->n01OOl31_event;
	always @(n01OOl31_event)
		n01OOl31 <= {1{1'b1}};
	initial
		n01OOl32 = 0;
	always @ ( posedge tx_pclk)
		  n01OOl32 <= n01OOl31;
	initial
		n1OiOO63 = 0;
	always @ ( posedge tx_pclk)
		  n1OiOO63 <= n1OiOO64;
	event n1OiOO63_event;
	initial
		#1 ->n1OiOO63_event;
	always @(n1OiOO63_event)
		n1OiOO63 <= {1{1'b1}};
	initial
		n1OiOO64 = 0;
	always @ ( posedge tx_pclk)
		  n1OiOO64 <= n1OiOO63;
	initial
		n1Ol0i57 = 0;
	always @ ( posedge tx_pclk)
		  n1Ol0i57 <= n1Ol0i58;
	event n1Ol0i57_event;
	initial
		#1 ->n1Ol0i57_event;
	always @(n1Ol0i57_event)
		n1Ol0i57 <= {1{1'b1}};
	initial
		n1Ol0i58 = 0;
	always @ ( posedge tx_pclk)
		  n1Ol0i58 <= n1Ol0i57;
	initial
		n1Ol0l55 = 0;
	always @ ( posedge tx_pclk)
		  n1Ol0l55 <= n1Ol0l56;
	event n1Ol0l55_event;
	initial
		#1 ->n1Ol0l55_event;
	always @(n1Ol0l55_event)
		n1Ol0l55 <= {1{1'b1}};
	initial
		n1Ol0l56 = 0;
	always @ ( posedge tx_pclk)
		  n1Ol0l56 <= n1Ol0l55;
	initial
		n1Ol0O53 = 0;
	always @ ( posedge tx_pclk)
		  n1Ol0O53 <= n1Ol0O54;
	event n1Ol0O53_event;
	initial
		#1 ->n1Ol0O53_event;
	always @(n1Ol0O53_event)
		n1Ol0O53 <= {1{1'b1}};
	initial
		n1Ol0O54 = 0;
	always @ ( posedge tx_pclk)
		  n1Ol0O54 <= n1Ol0O53;
	initial
		n1Ol1i61 = 0;
	always @ ( posedge tx_pclk)
		  n1Ol1i61 <= n1Ol1i62;
	event n1Ol1i61_event;
	initial
		#1 ->n1Ol1i61_event;
	always @(n1Ol1i61_event)
		n1Ol1i61 <= {1{1'b1}};
	initial
		n1Ol1i62 = 0;
	always @ ( posedge tx_pclk)
		  n1Ol1i62 <= n1Ol1i61;
	initial
		n1Ol1O59 = 0;
	always @ ( posedge tx_pclk)
		  n1Ol1O59 <= n1Ol1O60;
	event n1Ol1O59_event;
	initial
		#1 ->n1Ol1O59_event;
	always @(n1Ol1O59_event)
		n1Ol1O59 <= {1{1'b1}};
	initial
		n1Ol1O60 = 0;
	always @ ( posedge tx_pclk)
		  n1Ol1O60 <= n1Ol1O59;
	initial
		n1Olii51 = 0;
	always @ ( posedge tx_pclk)
		  n1Olii51 <= n1Olii52;
	event n1Olii51_event;
	initial
		#1 ->n1Olii51_event;
	always @(n1Olii51_event)
		n1Olii51 <= {1{1'b1}};
	initial
		n1Olii52 = 0;
	always @ ( posedge tx_pclk)
		  n1Olii52 <= n1Olii51;
	initial
	begin
		n100i = 0;
		n100l = 0;
		n100O = 0;
		n101i = 0;
		n101l = 0;
		n101O = 0;
		n10ii = 0;
		n10il = 0;
		n10iO = 0;
		n10li = 0;
		n10ll = 0;
		n10lO = 0;
		n10Oi = 0;
		n10Ol = 0;
		n10OO = 0;
		n11ii = 0;
		n11il = 0;
		n11iO = 0;
		n11li = 0;
		n11ll = 0;
		n11lO = 0;
		n11Oi = 0;
		n11Ol = 0;
		n11OO = 0;
		n1i0l = 0;
		n1i1i = 0;
		n1i1l = 0;
		n1i1O = 0;
		nllill = 0;
		nllilO = 0;
		nlliOi = 0;
		nlliOl = 0;
		nlliOO = 0;
		nlll0i = 0;
		nlll0l = 0;
		nlll0O = 0;
		nlll1i = 0;
		nlll1l = 0;
		nlll1O = 0;
		nlllii = 0;
		nlllil = 0;
		nllliO = 0;
		nlllli = 0;
		nlllll = 0;
		nllllO = 0;
		nlllOi = 0;
		nlllOl = 0;
		nlllOO = 0;
		nllO0i = 0;
		nllO0l = 0;
		nllO0O = 0;
		nllO1i = 0;
		nllO1l = 0;
		nllO1O = 0;
		nllOii = 0;
		nllOil = 0;
	end
	always @ (tx_pclk or wire_n1i0i_PRN or wire_n1i0i_CLRN)
	begin
		if (wire_n1i0i_PRN == 1'b0) 
		begin
			n100i <= 1;
			n100l <= 1;
			n100O <= 1;
			n101i <= 1;
			n101l <= 1;
			n101O <= 1;
			n10ii <= 1;
			n10il <= 1;
			n10iO <= 1;
			n10li <= 1;
			n10ll <= 1;
			n10lO <= 1;
			n10Oi <= 1;
			n10Ol <= 1;
			n10OO <= 1;
			n11ii <= 1;
			n11il <= 1;
			n11iO <= 1;
			n11li <= 1;
			n11ll <= 1;
			n11lO <= 1;
			n11Oi <= 1;
			n11Ol <= 1;
			n11OO <= 1;
			n1i0l <= 1;
			n1i1i <= 1;
			n1i1l <= 1;
			n1i1O <= 1;
			nllill <= 1;
			nllilO <= 1;
			nlliOi <= 1;
			nlliOl <= 1;
			nlliOO <= 1;
			nlll0i <= 1;
			nlll0l <= 1;
			nlll0O <= 1;
			nlll1i <= 1;
			nlll1l <= 1;
			nlll1O <= 1;
			nlllii <= 1;
			nlllil <= 1;
			nllliO <= 1;
			nlllli <= 1;
			nlllll <= 1;
			nllllO <= 1;
			nlllOi <= 1;
			nlllOl <= 1;
			nlllOO <= 1;
			nllO0i <= 1;
			nllO0l <= 1;
			nllO0O <= 1;
			nllO1i <= 1;
			nllO1l <= 1;
			nllO1O <= 1;
			nllOii <= 1;
			nllOil <= 1;
		end
		else if  (wire_n1i0i_CLRN == 1'b0) 
		begin
			n100i <= 0;
			n100l <= 0;
			n100O <= 0;
			n101i <= 0;
			n101l <= 0;
			n101O <= 0;
			n10ii <= 0;
			n10il <= 0;
			n10iO <= 0;
			n10li <= 0;
			n10ll <= 0;
			n10lO <= 0;
			n10Oi <= 0;
			n10Ol <= 0;
			n10OO <= 0;
			n11ii <= 0;
			n11il <= 0;
			n11iO <= 0;
			n11li <= 0;
			n11ll <= 0;
			n11lO <= 0;
			n11Oi <= 0;
			n11Ol <= 0;
			n11OO <= 0;
			n1i0l <= 0;
			n1i1i <= 0;
			n1i1l <= 0;
			n1i1O <= 0;
			nllill <= 0;
			nllilO <= 0;
			nlliOi <= 0;
			nlliOl <= 0;
			nlliOO <= 0;
			nlll0i <= 0;
			nlll0l <= 0;
			nlll0O <= 0;
			nlll1i <= 0;
			nlll1l <= 0;
			nlll1O <= 0;
			nlllii <= 0;
			nlllil <= 0;
			nllliO <= 0;
			nlllli <= 0;
			nlllll <= 0;
			nllllO <= 0;
			nlllOi <= 0;
			nlllOl <= 0;
			nlllOO <= 0;
			nllO0i <= 0;
			nllO0l <= 0;
			nllO0O <= 0;
			nllO1i <= 0;
			nllO1l <= 0;
			nllO1O <= 0;
			nllOii <= 0;
			nllOil <= 0;
		end
		else if  (nlO0O == 1'b0) 
		if (tx_pclk != n1i0i_clk_prev && tx_pclk == 1'b1) 
		begin
			n100i <= wire_n1iil_dataout;
			n100l <= wire_n1iiO_dataout;
			n100O <= wire_n1ili_dataout;
			n101i <= wire_n1O1O_dataout;
			n101l <= wire_n1i0O_dataout;
			n101O <= wire_n1iii_dataout;
			n10ii <= wire_n1ill_dataout;
			n10il <= wire_n1ilO_dataout;
			n10iO <= wire_n1iOi_dataout;
			n10li <= wire_n1iOl_dataout;
			n10ll <= wire_n1iOO_dataout;
			n10lO <= wire_n1l1i_dataout;
			n10Oi <= wire_n1l1l_dataout;
			n10Ol <= wire_n1l1O_dataout;
			n10OO <= wire_n1l0i_dataout;
			n11ii <= wire_n1liO_dataout;
			n11il <= wire_n1lli_dataout;
			n11iO <= wire_n1lll_dataout;
			n11li <= wire_n1llO_dataout;
			n11ll <= wire_n1lOi_dataout;
			n11lO <= wire_n1lOl_dataout;
			n11Oi <= wire_n1lOO_dataout;
			n11Ol <= wire_n1O1i_dataout;
			n11OO <= wire_n1O1l_dataout;
			n1i0l <= wire_n1lil_dataout;
			n1i1i <= wire_n1l0l_dataout;
			n1i1l <= wire_n1l0O_dataout;
			n1i1O <= wire_n1lii_dataout;
			nllill <= wire_nlO1lO_dataout;
			nllilO <= wire_nlO1Oi_dataout;
			nlliOi <= wire_nlO1Ol_dataout;
			nlliOl <= wire_nlO1OO_dataout;
			nlliOO <= wire_nlO01i_dataout;
			nlll0i <= wire_nlO00l_dataout;
			nlll0l <= wire_nlO00O_dataout;
			nlll0O <= wire_nllOiO_dataout;
			nlll1i <= wire_nlO01l_dataout;
			nlll1l <= wire_nlO01O_dataout;
			nlll1O <= wire_nlO00i_dataout;
			nlllii <= wire_nllOli_dataout;
			nlllil <= wire_nllOll_dataout;
			nllliO <= wire_nllOlO_dataout;
			nlllli <= wire_nllOOi_dataout;
			nlllll <= wire_nllOOl_dataout;
			nllllO <= wire_nllOOO_dataout;
			nlllOi <= wire_nlO11i_dataout;
			nlllOl <= wire_nlO11l_dataout;
			nlllOO <= wire_nlO11O_dataout;
			nllO0i <= wire_nlO1ii_dataout;
			nllO0l <= wire_nlO1il_dataout;
			nllO0O <= wire_nlO1iO_dataout;
			nllO1i <= wire_nlO10i_dataout;
			nllO1l <= wire_nlO10l_dataout;
			nllO1O <= wire_nlO10O_dataout;
			nllOii <= wire_nlO1li_dataout;
			nllOil <= wire_nlO1ll_dataout;
		end
		n1i0i_clk_prev <= tx_pclk;
	end
	assign
		wire_n1i0i_CLRN = ((n010Oi46 ^ n010Oi45) & (~ wire_n00l0l_dout)),
		wire_n1i0i_PRN = (n010lO48 ^ n010lO47);
	initial
	begin
		n0l00i = 0;
		n0l00l = 0;
		n0l00O = 0;
		n0l01i = 0;
		n0l01l = 0;
		n0l01O = 0;
		n0l0ii = 0;
		n0l0il = 0;
		n0l0iO = 0;
		n0l0li = 0;
		n0l0ll = 0;
		n0l0lO = 0;
		n0l0Oi = 0;
		n0l0Ol = 0;
		n0l0OO = 0;
		n0l1ii = 0;
		n0l1il = 0;
		n0l1iO = 0;
		n0l1li = 0;
		n0l1ll = 0;
		n0l1lO = 0;
		n0l1Oi = 0;
		n0l1Ol = 0;
		n0l1OO = 0;
		niiO0O = 0;
		niiOii = 0;
		niiOil = 0;
		niiOiO = 0;
		niiOli = 0;
		niiOll = 0;
		niiOlO = 0;
		niiOOi = 0;
		niiOOl = 0;
		niiOOO = 0;
		nil00l = 0;
		nil01i = 0;
		nil01l = 0;
		nil10i = 0;
		nil10l = 0;
		nil10O = 0;
		nil11i = 0;
		nil11l = 0;
		nil11O = 0;
		nil1ii = 0;
		nil1il = 0;
		nil1iO = 0;
		nil1li = 0;
		nil1ll = 0;
		nil1lO = 0;
		nil1Oi = 0;
		nil1Ol = 0;
		nil1OO = 0;
	end
	always @ (wire_n00lil_clkout or wire_nil00i_PRN or wire_nil00i_CLRN)
	begin
		if (wire_nil00i_PRN == 1'b0) 
		begin
			n0l00i <= 1;
			n0l00l <= 1;
			n0l00O <= 1;
			n0l01i <= 1;
			n0l01l <= 1;
			n0l01O <= 1;
			n0l0ii <= 1;
			n0l0il <= 1;
			n0l0iO <= 1;
			n0l0li <= 1;
			n0l0ll <= 1;
			n0l0lO <= 1;
			n0l0Oi <= 1;
			n0l0Ol <= 1;
			n0l0OO <= 1;
			n0l1ii <= 1;
			n0l1il <= 1;
			n0l1iO <= 1;
			n0l1li <= 1;
			n0l1ll <= 1;
			n0l1lO <= 1;
			n0l1Oi <= 1;
			n0l1Ol <= 1;
			n0l1OO <= 1;
			niiO0O <= 1;
			niiOii <= 1;
			niiOil <= 1;
			niiOiO <= 1;
			niiOli <= 1;
			niiOll <= 1;
			niiOlO <= 1;
			niiOOi <= 1;
			niiOOl <= 1;
			niiOOO <= 1;
			nil00l <= 1;
			nil01i <= 1;
			nil01l <= 1;
			nil10i <= 1;
			nil10l <= 1;
			nil10O <= 1;
			nil11i <= 1;
			nil11l <= 1;
			nil11O <= 1;
			nil1ii <= 1;
			nil1il <= 1;
			nil1iO <= 1;
			nil1li <= 1;
			nil1ll <= 1;
			nil1lO <= 1;
			nil1Oi <= 1;
			nil1Ol <= 1;
			nil1OO <= 1;
		end
		else if  (wire_nil00i_CLRN == 1'b0) 
		begin
			n0l00i <= 0;
			n0l00l <= 0;
			n0l00O <= 0;
			n0l01i <= 0;
			n0l01l <= 0;
			n0l01O <= 0;
			n0l0ii <= 0;
			n0l0il <= 0;
			n0l0iO <= 0;
			n0l0li <= 0;
			n0l0ll <= 0;
			n0l0lO <= 0;
			n0l0Oi <= 0;
			n0l0Ol <= 0;
			n0l0OO <= 0;
			n0l1ii <= 0;
			n0l1il <= 0;
			n0l1iO <= 0;
			n0l1li <= 0;
			n0l1ll <= 0;
			n0l1lO <= 0;
			n0l1Oi <= 0;
			n0l1Ol <= 0;
			n0l1OO <= 0;
			niiO0O <= 0;
			niiOii <= 0;
			niiOil <= 0;
			niiOiO <= 0;
			niiOli <= 0;
			niiOll <= 0;
			niiOlO <= 0;
			niiOOi <= 0;
			niiOOl <= 0;
			niiOOO <= 0;
			nil00l <= 0;
			nil01i <= 0;
			nil01l <= 0;
			nil10i <= 0;
			nil10l <= 0;
			nil10O <= 0;
			nil11i <= 0;
			nil11l <= 0;
			nil11O <= 0;
			nil1ii <= 0;
			nil1il <= 0;
			nil1iO <= 0;
			nil1li <= 0;
			nil1ll <= 0;
			nil1lO <= 0;
			nil1Oi <= 0;
			nil1Ol <= 0;
			nil1OO <= 0;
		end
		else 
		if (wire_n00lil_clkout != nil00i_clk_prev && wire_n00lil_clkout == 1'b1) 
		begin
			n0l00i <= wire_n0ll1O_dataout;
			n0l00l <= wire_n0ll0i_dataout;
			n0l00O <= wire_n0ll0l_dataout;
			n0l01i <= wire_n0liOO_dataout;
			n0l01l <= wire_n0ll1i_dataout;
			n0l01O <= wire_n0ll1l_dataout;
			n0l0ii <= wire_n0ll0O_dataout;
			n0l0il <= wire_n0llii_dataout;
			n0l0iO <= wire_n0llil_dataout;
			n0l0li <= wire_n0lliO_dataout;
			n0l0ll <= wire_n0li1i_dataout;
			n0l0lO <= wire_n0li1l_dataout;
			n0l0Oi <= wire_n0li1O_dataout;
			n0l0Ol <= wire_n0li0i_dataout;
			n0l0OO <= wire_n0li0l_dataout;
			n0l1ii <= wire_n0li0O_dataout;
			n0l1il <= wire_n0liii_dataout;
			n0l1iO <= wire_n0liil_dataout;
			n0l1li <= wire_n0liiO_dataout;
			n0l1ll <= wire_n0lili_dataout;
			n0l1lO <= wire_n0lill_dataout;
			n0l1Oi <= wire_n0lilO_dataout;
			n0l1Ol <= wire_n0liOi_dataout;
			n0l1OO <= wire_n0liOl_dataout;
			niiO0O <= wire_n00lll_q[0];
			niiOii <= wire_n00lll_q[1];
			niiOil <= wire_n00lll_q[2];
			niiOiO <= wire_n00lll_q[3];
			niiOli <= wire_n00lll_q[4];
			niiOll <= wire_n00lll_q[5];
			niiOlO <= wire_n00lll_q[6];
			niiOOi <= wire_n00lll_q[7];
			niiOOl <= wire_n00lll_q[8];
			niiOOO <= wire_n00lll_q[9];
			nil00l <= nil1ll;
			nil01i <= wire_nil0il_dataout;
			nil01l <= wire_nil0iO_dataout;
			nil10i <= wire_n00lll_q[13];
			nil10l <= wire_n00lll_q[14];
			nil10O <= wire_n00lll_q[15];
			nil11i <= wire_n00lll_q[10];
			nil11l <= wire_n00lll_q[11];
			nil11O <= wire_n00lll_q[12];
			nil1ii <= wire_n00lll_q[16];
			nil1il <= wire_n00lll_q[17];
			nil1iO <= wire_n00lll_q[18];
			nil1li <= wire_n00lll_q[19];
			nil1ll <= nil1lO;
			nil1lO <= wire_nil01O_dataout;
			nil1Oi <= wire_niliii_dataout;
			nil1Ol <= wire_nil00O_dataout;
			nil1OO <= wire_nil0ii_dataout;
		end
		nil00i_clk_prev <= wire_n00lil_clkout;
	end
	assign
		wire_nil00i_CLRN = ((n1Ol1i62 ^ n1Ol1i61) & (~ wire_n00llO_dout)),
		wire_nil00i_PRN = (n1OiOO64 ^ n1OiOO63);
	initial
	begin
		niO00i = 0;
		niO00l = 0;
		niO00O = 0;
		niO01i = 0;
		niO01l = 0;
		niO01O = 0;
		niO0ii = 0;
		niO0il = 0;
		niO0li = 0;
		niO1OO = 0;
	end
	always @ ( posedge tx_pclk or  posedge wire_n00l0l_dout)
	begin
		if (wire_n00l0l_dout == 1'b1) 
		begin
			niO00i <= 0;
			niO00l <= 0;
			niO00O <= 0;
			niO01i <= 0;
			niO01l <= 0;
			niO01O <= 0;
			niO0ii <= 0;
			niO0il <= 0;
			niO0li <= 0;
			niO1OO <= 0;
		end
		else if  (niO0ll == 1'b0) 
		begin
			niO00i <= n0lil;
			niO00l <= n0liO;
			niO00O <= n0lli;
			niO01i <= n0l0l;
			niO01l <= n0l0O;
			niO01O <= n0lii;
			niO0ii <= n0lll;
			niO0il <= n0llO;
			niO0li <= n0lOi;
			niO1OO <= n0l0i;
		end
	end
	event niO00i_event;
	event niO00l_event;
	event niO00O_event;
	event niO01i_event;
	event niO01l_event;
	event niO01O_event;
	event niO0ii_event;
	event niO0il_event;
	event niO0li_event;
	event niO1OO_event;
	initial
		#1 ->niO00i_event;
	initial
		#1 ->niO00l_event;
	initial
		#1 ->niO00O_event;
	initial
		#1 ->niO01i_event;
	initial
		#1 ->niO01l_event;
	initial
		#1 ->niO01O_event;
	initial
		#1 ->niO0ii_event;
	initial
		#1 ->niO0il_event;
	initial
		#1 ->niO0li_event;
	initial
		#1 ->niO1OO_event;
	always @(niO00i_event)
		niO00i <= 1;
	always @(niO00l_event)
		niO00l <= 1;
	always @(niO00O_event)
		niO00O <= 1;
	always @(niO01i_event)
		niO01i <= 1;
	always @(niO01l_event)
		niO01l <= 1;
	always @(niO01O_event)
		niO01O <= 1;
	always @(niO0ii_event)
		niO0ii <= 1;
	always @(niO0il_event)
		niO0il <= 1;
	always @(niO0li_event)
		niO0li <= 1;
	always @(niO1OO_event)
		niO1OO <= 1;
	initial
	begin
		nil0ll = 0;
		niO10l = 0;
		niO10O = 0;
		niO1ii = 0;
		niO1il = 0;
		niO1iO = 0;
		niO1li = 0;
		niO1ll = 0;
		niO1lO = 0;
		niO1Ol = 0;
	end
	always @ (tx_pclk or wire_niO1Oi_PRN or wire_n00l0l_dout)
	begin
		if (wire_niO1Oi_PRN == 1'b0) 
		begin
			nil0ll <= 1;
			niO10l <= 1;
			niO10O <= 1;
			niO1ii <= 1;
			niO1il <= 1;
			niO1iO <= 1;
			niO1li <= 1;
			niO1ll <= 1;
			niO1lO <= 1;
			niO1Ol <= 1;
		end
		else if  (wire_n00l0l_dout == 1'b1) 
		begin
			nil0ll <= 0;
			niO10l <= 0;
			niO10O <= 0;
			niO1ii <= 0;
			niO1il <= 0;
			niO1iO <= 0;
			niO1li <= 0;
			niO1ll <= 0;
			niO1lO <= 0;
			niO1Ol <= 0;
		end
		else if  (niO0ll == 1'b1) 
		if (tx_pclk != niO1Oi_clk_prev && tx_pclk == 1'b1) 
		begin
			nil0ll <= n0l0i;
			niO10l <= n0l0l;
			niO10O <= n0l0O;
			niO1ii <= n0lii;
			niO1il <= n0lil;
			niO1iO <= n0liO;
			niO1li <= n0lli;
			niO1ll <= n0lll;
			niO1lO <= n0llO;
			niO1Ol <= n0lOi;
		end
		niO1Oi_clk_prev <= tx_pclk;
	end
	assign
		wire_niO1Oi_PRN = (n1Ol1O60 ^ n1Ol1O59);
	initial
	begin
		niO0lO = 0;
		niO0Oi = 0;
		niO0Ol = 0;
		niO0OO = 0;
		niOi0l = 0;
		niOi1i = 0;
		niOi1l = 0;
		niOi1O = 0;
	end
	always @ (tx_pclk or wire_niOi0i_PRN or wire_niOi0i_CLRN)
	begin
		if (wire_niOi0i_PRN == 1'b0) 
		begin
			niO0lO <= 1;
			niO0Oi <= 1;
			niO0Ol <= 1;
			niO0OO <= 1;
			niOi0l <= 1;
			niOi1i <= 1;
			niOi1l <= 1;
			niOi1O <= 1;
		end
		else if  (wire_niOi0i_CLRN == 1'b0) 
		begin
			niO0lO <= 0;
			niO0Oi <= 0;
			niO0Ol <= 0;
			niO0OO <= 0;
			niOi0l <= 0;
			niOi1i <= 0;
			niOi1l <= 0;
			niOi1O <= 0;
		end
		else if  (wire_nlO0i_dataout == 1'b1) 
		if (tx_pclk != niOi0i_clk_prev && tx_pclk == 1'b1) 
		begin
			niO0lO <= wire_niOiil_o;
			niO0Oi <= wire_niOili_o;
			niO0Ol <= wire_niOilO_o;
			niO0OO <= wire_niOiOl_o;
			niOi0l <= wire_niOlii_dataout;
			niOi1i <= wire_niOl1i_o;
			niOi1l <= wire_niOl1O_o;
			niOi1O <= wire_niOl0l_o;
		end
		niOi0i_clk_prev <= tx_pclk;
	end
	assign
		wire_niOi0i_CLRN = ((n1Ol0l56 ^ n1Ol0l55) & (~ wire_n00l0l_dout)),
		wire_niOi0i_PRN = (n1Ol0i58 ^ n1Ol0i57);
	initial
	begin
		niOiii = 0;
	end
	always @ (tx_pclk or wire_niOi0O_PRN or wire_niOi0O_CLRN)
	begin
		if (wire_niOi0O_PRN == 1'b0) 
		begin
			niOiii <= 1;
		end
		else if  (wire_niOi0O_CLRN == 1'b0) 
		begin
			niOiii <= 0;
		end
		else if  (wire_nlO0i_dataout == 1'b1) 
		if (tx_pclk != niOi0O_clk_prev && tx_pclk == 1'b1) 
		begin
			niOiii <= wire_niOlil_o;
		end
		niOi0O_clk_prev <= tx_pclk;
	end
	assign
		wire_niOi0O_CLRN = (n1Olii52 ^ n1Olii51),
		wire_niOi0O_PRN = ((n1Ol0O54 ^ n1Ol0O53) & (~ wire_n00l0l_dout));
	event niOiii_event;
	initial
		#1 ->niOiii_event;
	always @(niOiii_event)
		niOiii <= 1;
	initial
	begin
		nl0OOl = 0;
		nl0OOO = 0;
		nl1i0i = 0;
		nl1i0l = 0;
		nl1i0O = 0;
		nl1i1O = 0;
		nl1iii = 0;
		nl1iil = 0;
		nl1iiO = 0;
		nl1ili = 0;
		nl1ill = 0;
		nl1ilO = 0;
		nl1iOi = 0;
		nl1iOl = 0;
		nl1iOO = 0;
		nl1l0i = 0;
		nl1l0l = 0;
		nl1l0O = 0;
		nl1l1i = 0;
		nl1l1l = 0;
		nl1l1O = 0;
		nl1lii = 0;
		nl1lil = 0;
		nl1liO = 0;
		nl1lli = 0;
		nl1lll = 0;
		nl1llO = 0;
		nl1lOi = 0;
		nl1lOl = 0;
		nl1lOO = 0;
		nli00i = 0;
		nli00l = 0;
		nli00O = 0;
		nli01i = 0;
		nli01l = 0;
		nli01O = 0;
		nli0ii = 0;
		nli0il = 0;
		nli0iO = 0;
		nli0li = 0;
		nli0lO = 0;
		nli10i = 0;
		nli10l = 0;
		nli10O = 0;
		nli11i = 0;
		nli11l = 0;
		nli11O = 0;
		nli1ii = 0;
		nli1il = 0;
		nli1iO = 0;
		nli1li = 0;
		nli1ll = 0;
		nli1lO = 0;
		nli1Oi = 0;
		nli1Ol = 0;
		nli1OO = 0;
	end
	always @ ( posedge tx_pclk or  negedge wire_nli0ll_CLRN)
	begin
		if (wire_nli0ll_CLRN == 1'b0) 
		begin
			nl0OOl <= 0;
			nl0OOO <= 0;
			nl1i0i <= 0;
			nl1i0l <= 0;
			nl1i0O <= 0;
			nl1i1O <= 0;
			nl1iii <= 0;
			nl1iil <= 0;
			nl1iiO <= 0;
			nl1ili <= 0;
			nl1ill <= 0;
			nl1ilO <= 0;
			nl1iOi <= 0;
			nl1iOl <= 0;
			nl1iOO <= 0;
			nl1l0i <= 0;
			nl1l0l <= 0;
			nl1l0O <= 0;
			nl1l1i <= 0;
			nl1l1l <= 0;
			nl1l1O <= 0;
			nl1lii <= 0;
			nl1lil <= 0;
			nl1liO <= 0;
			nl1lli <= 0;
			nl1lll <= 0;
			nl1llO <= 0;
			nl1lOi <= 0;
			nl1lOl <= 0;
			nl1lOO <= 0;
			nli00i <= 0;
			nli00l <= 0;
			nli00O <= 0;
			nli01i <= 0;
			nli01l <= 0;
			nli01O <= 0;
			nli0ii <= 0;
			nli0il <= 0;
			nli0iO <= 0;
			nli0li <= 0;
			nli0lO <= 0;
			nli10i <= 0;
			nli10l <= 0;
			nli10O <= 0;
			nli11i <= 0;
			nli11l <= 0;
			nli11O <= 0;
			nli1ii <= 0;
			nli1il <= 0;
			nli1iO <= 0;
			nli1li <= 0;
			nli1ll <= 0;
			nli1lO <= 0;
			nli1Oi <= 0;
			nli1Ol <= 0;
			nli1OO <= 0;
		end
		else if  (nlO0O == 1'b1) 
		begin
			nl0OOl <= wire_nlil1i_dataout;
			nl0OOO <= wire_nlil1l_dataout;
			nl1i0i <= wire_nl010l_dataout;
			nl1i0l <= wire_nl010O_dataout;
			nl1i0O <= wire_nl01ii_dataout;
			nl1i1O <= wire_nl010i_dataout;
			nl1iii <= wire_nl01il_dataout;
			nl1iil <= wire_nl01iO_dataout;
			nl1iiO <= wire_nl01li_dataout;
			nl1ili <= wire_nl01ll_dataout;
			nl1ill <= wire_nl01lO_dataout;
			nl1ilO <= wire_nl01Oi_dataout;
			nl1iOi <= wire_nl1O1i_dataout;
			nl1iOl <= wire_nl1O1l_dataout;
			nl1iOO <= wire_nl1O1O_dataout;
			nl1l0i <= wire_nl1Oii_dataout;
			nl1l0l <= wire_nl1Oil_dataout;
			nl1l0O <= wire_nl1OiO_dataout;
			nl1l1i <= wire_nl1O0i_dataout;
			nl1l1l <= wire_nl1O0l_dataout;
			nl1l1O <= wire_nl1O0O_dataout;
			nl1lii <= wire_nl1Oli_dataout;
			nl1lil <= wire_nl1Oll_dataout;
			nl1liO <= wire_nl1OlO_dataout;
			nl1lli <= wire_nl1OOi_dataout;
			nl1lll <= wire_nl1OOl_dataout;
			nl1llO <= wire_nl1OOO_dataout;
			nl1lOi <= wire_nl011i_dataout;
			nl1lOl <= wire_nl011l_dataout;
			nl1lOO <= wire_nl011O_dataout;
			nli00i <= wire_nliiil_dataout;
			nli00l <= wire_nliiiO_dataout;
			nli00O <= wire_nliili_dataout;
			nli01i <= wire_nlii0l_dataout;
			nli01l <= wire_nlii0O_dataout;
			nli01O <= wire_nliiii_dataout;
			nli0ii <= wire_nliill_dataout;
			nli0il <= wire_nliilO_dataout;
			nli0iO <= wire_nliiOi_dataout;
			nli0li <= wire_nliiOl_dataout;
			nli0lO <= wire_nliiOO_dataout;
			nli10i <= wire_nlil0O_dataout;
			nli10l <= wire_nlilii_dataout;
			nli10O <= wire_nlilil_dataout;
			nli11i <= wire_nlil1O_dataout;
			nli11l <= wire_nlil0i_dataout;
			nli11O <= wire_nlil0l_dataout;
			nli1ii <= wire_nliliO_dataout;
			nli1il <= wire_nlilli_dataout;
			nli1iO <= wire_nli0Oi_dataout;
			nli1li <= wire_nli0Ol_dataout;
			nli1ll <= wire_nli0OO_dataout;
			nli1lO <= wire_nlii1i_dataout;
			nli1Oi <= wire_nlii1l_dataout;
			nli1Ol <= wire_nlii1O_dataout;
			nli1OO <= wire_nlii0i_dataout;
		end
	end
	assign
		wire_nli0ll_CLRN = ((n0111l50 ^ n0111l49) & (~ wire_n00l0l_dout));
	event nl0OOl_event;
	event nl0OOO_event;
	event nl1i0i_event;
	event nl1i0l_event;
	event nl1i0O_event;
	event nl1i1O_event;
	event nl1iii_event;
	event nl1iil_event;
	event nl1iiO_event;
	event nl1ili_event;
	event nl1ill_event;
	event nl1ilO_event;
	event nl1iOi_event;
	event nl1iOl_event;
	event nl1iOO_event;
	event nl1l0i_event;
	event nl1l0l_event;
	event nl1l0O_event;
	event nl1l1i_event;
	event nl1l1l_event;
	event nl1l1O_event;
	event nl1lii_event;
	event nl1lil_event;
	event nl1liO_event;
	event nl1lli_event;
	event nl1lll_event;
	event nl1llO_event;
	event nl1lOi_event;
	event nl1lOl_event;
	event nl1lOO_event;
	event nli00i_event;
	event nli00l_event;
	event nli00O_event;
	event nli01i_event;
	event nli01l_event;
	event nli01O_event;
	event nli0ii_event;
	event nli0il_event;
	event nli0iO_event;
	event nli0li_event;
	event nli0lO_event;
	event nli10i_event;
	event nli10l_event;
	event nli10O_event;
	event nli11i_event;
	event nli11l_event;
	event nli11O_event;
	event nli1ii_event;
	event nli1il_event;
	event nli1iO_event;
	event nli1li_event;
	event nli1ll_event;
	event nli1lO_event;
	event nli1Oi_event;
	event nli1Ol_event;
	event nli1OO_event;
	initial
		#1 ->nl0OOl_event;
	initial
		#1 ->nl0OOO_event;
	initial
		#1 ->nl1i0i_event;
	initial
		#1 ->nl1i0l_event;
	initial
		#1 ->nl1i0O_event;
	initial
		#1 ->nl1i1O_event;
	initial
		#1 ->nl1iii_event;
	initial
		#1 ->nl1iil_event;
	initial
		#1 ->nl1iiO_event;
	initial
		#1 ->nl1ili_event;
	initial
		#1 ->nl1ill_event;
	initial
		#1 ->nl1ilO_event;
	initial
		#1 ->nl1iOi_event;
	initial
		#1 ->nl1iOl_event;
	initial
		#1 ->nl1iOO_event;
	initial
		#1 ->nl1l0i_event;
	initial
		#1 ->nl1l0l_event;
	initial
		#1 ->nl1l0O_event;
	initial
		#1 ->nl1l1i_event;
	initial
		#1 ->nl1l1l_event;
	initial
		#1 ->nl1l1O_event;
	initial
		#1 ->nl1lii_event;
	initial
		#1 ->nl1lil_event;
	initial
		#1 ->nl1liO_event;
	initial
		#1 ->nl1lli_event;
	initial
		#1 ->nl1lll_event;
	initial
		#1 ->nl1llO_event;
	initial
		#1 ->nl1lOi_event;
	initial
		#1 ->nl1lOl_event;
	initial
		#1 ->nl1lOO_event;
	initial
		#1 ->nli00i_event;
	initial
		#1 ->nli00l_event;
	initial
		#1 ->nli00O_event;
	initial
		#1 ->nli01i_event;
	initial
		#1 ->nli01l_event;
	initial
		#1 ->nli01O_event;
	initial
		#1 ->nli0ii_event;
	initial
		#1 ->nli0il_event;
	initial
		#1 ->nli0iO_event;
	initial
		#1 ->nli0li_event;
	initial
		#1 ->nli0lO_event;
	initial
		#1 ->nli10i_event;
	initial
		#1 ->nli10l_event;
	initial
		#1 ->nli10O_event;
	initial
		#1 ->nli11i_event;
	initial
		#1 ->nli11l_event;
	initial
		#1 ->nli11O_event;
	initial
		#1 ->nli1ii_event;
	initial
		#1 ->nli1il_event;
	initial
		#1 ->nli1iO_event;
	initial
		#1 ->nli1li_event;
	initial
		#1 ->nli1ll_event;
	initial
		#1 ->nli1lO_event;
	initial
		#1 ->nli1Oi_event;
	initial
		#1 ->nli1Ol_event;
	initial
		#1 ->nli1OO_event;
	always @(nl0OOl_event)
		nl0OOl <= 1;
	always @(nl0OOO_event)
		nl0OOO <= 1;
	always @(nl1i0i_event)
		nl1i0i <= 1;
	always @(nl1i0l_event)
		nl1i0l <= 1;
	always @(nl1i0O_event)
		nl1i0O <= 1;
	always @(nl1i1O_event)
		nl1i1O <= 1;
	always @(nl1iii_event)
		nl1iii <= 1;
	always @(nl1iil_event)
		nl1iil <= 1;
	always @(nl1iiO_event)
		nl1iiO <= 1;
	always @(nl1ili_event)
		nl1ili <= 1;
	always @(nl1ill_event)
		nl1ill <= 1;
	always @(nl1ilO_event)
		nl1ilO <= 1;
	always @(nl1iOi_event)
		nl1iOi <= 1;
	always @(nl1iOl_event)
		nl1iOl <= 1;
	always @(nl1iOO_event)
		nl1iOO <= 1;
	always @(nl1l0i_event)
		nl1l0i <= 1;
	always @(nl1l0l_event)
		nl1l0l <= 1;
	always @(nl1l0O_event)
		nl1l0O <= 1;
	always @(nl1l1i_event)
		nl1l1i <= 1;
	always @(nl1l1l_event)
		nl1l1l <= 1;
	always @(nl1l1O_event)
		nl1l1O <= 1;
	always @(nl1lii_event)
		nl1lii <= 1;
	always @(nl1lil_event)
		nl1lil <= 1;
	always @(nl1liO_event)
		nl1liO <= 1;
	always @(nl1lli_event)
		nl1lli <= 1;
	always @(nl1lll_event)
		nl1lll <= 1;
	always @(nl1llO_event)
		nl1llO <= 1;
	always @(nl1lOi_event)
		nl1lOi <= 1;
	always @(nl1lOl_event)
		nl1lOl <= 1;
	always @(nl1lOO_event)
		nl1lOO <= 1;
	always @(nli00i_event)
		nli00i <= 1;
	always @(nli00l_event)
		nli00l <= 1;
	always @(nli00O_event)
		nli00O <= 1;
	always @(nli01i_event)
		nli01i <= 1;
	always @(nli01l_event)
		nli01l <= 1;
	always @(nli01O_event)
		nli01O <= 1;
	always @(nli0ii_event)
		nli0ii <= 1;
	always @(nli0il_event)
		nli0il <= 1;
	always @(nli0iO_event)
		nli0iO <= 1;
	always @(nli0li_event)
		nli0li <= 1;
	always @(nli0lO_event)
		nli0lO <= 1;
	always @(nli10i_event)
		nli10i <= 1;
	always @(nli10l_event)
		nli10l <= 1;
	always @(nli10O_event)
		nli10O <= 1;
	always @(nli11i_event)
		nli11i <= 1;
	always @(nli11l_event)
		nli11l <= 1;
	always @(nli11O_event)
		nli11O <= 1;
	always @(nli1ii_event)
		nli1ii <= 1;
	always @(nli1il_event)
		nli1il <= 1;
	always @(nli1iO_event)
		nli1iO <= 1;
	always @(nli1li_event)
		nli1li <= 1;
	always @(nli1ll_event)
		nli1ll <= 1;
	always @(nli1lO_event)
		nli1lO <= 1;
	always @(nli1Oi_event)
		nli1Oi <= 1;
	always @(nli1Ol_event)
		nli1Ol <= 1;
	always @(nli1OO_event)
		nli1OO <= 1;
	initial
	begin
		nlO0O = 0;
	end
	always @ ( posedge tx_pclk or  negedge wire_nlO0l_PRN)
	begin
		if (wire_nlO0l_PRN == 1'b0) 
		begin
			nlO0O <= 1;
		end
		else 
		begin
			nlO0O <= wire_nlOii_dataout;
		end
	end
	assign
		wire_nlO0l_PRN = ((n00iOi6 ^ n00iOi5) & (~ wire_n00l0l_dout));
	event nlO0O_event;
	initial
		#1 ->nlO0O_event;
	always @(nlO0O_event)
		nlO0O <= 1;
	initial
	begin
		n0l0i = 0;
		n0l0l = 0;
		n0l0O = 0;
		n0lii = 0;
		n0lil = 0;
		n0liO = 0;
		n0lli = 0;
		n0lll = 0;
		n0llO = 0;
		n0lOi = 0;
		n0lOl = 0;
		n0lOO = 0;
		n0O0i = 0;
		n0O0l = 0;
		n0O0O = 0;
		n0O1i = 0;
		n0O1l = 0;
		n0O1O = 0;
		n0Oii = 0;
		n0Oil = 0;
		n0OiO = 0;
		n0Oli = 0;
		n0Oll = 0;
		n0OlO = 0;
		n0OOi = 0;
		n0OOl = 0;
		n0OOO = 0;
		ni11i = 0;
		ni11l = 0;
		ni11O = 0;
		niO0ll = 0;
		nlOll = 0;
	end
	always @ ( posedge tx_pclk or  negedge wire_nlOli_CLRN)
	begin
		if (wire_nlOli_CLRN == 1'b0) 
		begin
			n0l0i <= 0;
			n0l0l <= 0;
			n0l0O <= 0;
			n0lii <= 0;
			n0lil <= 0;
			n0liO <= 0;
			n0lli <= 0;
			n0lll <= 0;
			n0llO <= 0;
			n0lOi <= 0;
			n0lOl <= 0;
			n0lOO <= 0;
			n0O0i <= 0;
			n0O0l <= 0;
			n0O0O <= 0;
			n0O1i <= 0;
			n0O1l <= 0;
			n0O1O <= 0;
			n0Oii <= 0;
			n0Oil <= 0;
			n0OiO <= 0;
			n0Oli <= 0;
			n0Oll <= 0;
			n0OlO <= 0;
			n0OOi <= 0;
			n0OOl <= 0;
			n0OOO <= 0;
			ni11i <= 0;
			ni11l <= 0;
			ni11O <= 0;
			niO0ll <= 0;
			nlOll <= 0;
		end
		else 
		begin
			n0l0i <= n00i0i;
			n0l0l <= n000Oi;
			n0l0O <= n000ii;
			n0lii <= n0000l;
			n0lil <= n001Ol;
			n0liO <= n001li;
			n0lli <= n0010O;
			n0lll <= n01OOi;
			n0llO <= n01OiO;
			n0lOi <= n01O0l;
			n0lOl <= wire_ni10i_dataout;
			n0lOO <= wire_ni10l_dataout;
			n0O0i <= wire_ni1iO_dataout;
			n0O0l <= wire_ni1li_dataout;
			n0O0O <= wire_ni1ll_dataout;
			n0O1i <= wire_ni10O_dataout;
			n0O1l <= wire_ni1ii_dataout;
			n0O1O <= wire_ni1il_dataout;
			n0Oii <= wire_ni1lO_dataout;
			n0Oil <= wire_ni1Oi_dataout;
			n0OiO <= wire_ni0il_dataout;
			n0Oli <= wire_ni1Ol_dataout;
			n0Oll <= wire_ni1OO_dataout;
			n0OlO <= wire_ni01i_dataout;
			n0OOi <= wire_ni01l_dataout;
			n0OOl <= wire_ni01O_dataout;
			n0OOO <= wire_ni00i_dataout;
			ni11i <= wire_ni00l_dataout;
			ni11l <= wire_ni00O_dataout;
			ni11O <= wire_ni0ii_dataout;
			niO0ll <= (~ niO0ll);
			nlOll <= tx_trs[0];
		end
	end
	assign
		wire_nlOli_CLRN = ((n00l1l2 ^ n00l1l1) & (~ wire_n00l0l_dout));
	assign		wire_n001i_dataout = (niO0lO === 1'b1) ? n01i1O : n1i1l;
	assign		wire_n001l_dataout = (niO0lO === 1'b1) ? n01i1l : n1i1O;
	assign		wire_n001O_dataout = (niO0lO === 1'b1) ? n01i1i : n1i0l;
	assign		wire_n010i_dataout = (niO0lO === 1'b1) ? (n01ili ^ n10OO) : n100l;
	assign		wire_n010l_dataout = (niO0lO === 1'b1) ? ((n01ili ^ n1i1i) ^ n01iiO) : n100O;
	assign		wire_n010O_dataout = (niO0lO === 1'b1) ? ((n01iiO ^ n1i1l) ^ n01iil) : n10ii;
	assign		wire_n011i_dataout = (niO0lO === 1'b1) ? n10lO : n101l;
	assign		wire_n011l_dataout = (niO0lO === 1'b1) ? n10Oi : n101O;
	assign		wire_n011O_dataout = (niO0lO === 1'b1) ? n10Ol : n100i;
	assign		wire_n01ii_dataout = (niO0lO === 1'b1) ? ((n01iil ^ n1i1O) ^ n01iii) : n10il;
	assign		wire_n01il_dataout = (niO0lO === 1'b1) ? ((n01iii ^ n1i0l) ^ n01i0O) : n10iO;
	assign		wire_n01iO_dataout = (niO0lO === 1'b1) ? ((n01ili ^ n01i0O) ^ n01i0l) : n10li;
	assign		wire_n01li_dataout = (niO0lO === 1'b1) ? ((n01iiO ^ n01i0l) ^ n01i0i) : n10ll;
	assign		wire_n01ll_dataout = (niO0lO === 1'b1) ? ((n01iil ^ n01i0i) ^ n01i1O) : n10lO;
	assign		wire_n01lO_dataout = (niO0lO === 1'b1) ? ((n01iii ^ n01i1O) ^ n01i1l) : n10Oi;
	assign		wire_n01Oi_dataout = (niO0lO === 1'b1) ? ((n01i0O ^ n01i1l) ^ n01i1i) : n10Ol;
	assign		wire_n01Ol_dataout = (niO0lO === 1'b1) ? (n01i0l ^ n01i1i) : n10OO;
	assign		wire_n01OO_dataout = (niO0lO === 1'b1) ? n01i0i : n1i1i;
	and(wire_n0li0i_dataout, wire_n0llOi_dataout, ~(nil00l));
	assign		wire_n0li0l_dataout = (nil00l === 1'b1) ? niiO0O : wire_n0llOl_dataout;
	assign		wire_n0li0O_dataout = (nil00l === 1'b1) ? niiO0O : wire_n0llOO_dataout;
	or(wire_n0li1i_dataout, wire_n0llli_dataout, nil00l);
	and(wire_n0li1l_dataout, wire_n0llll_dataout, ~(nil00l));
	and(wire_n0li1O_dataout, wire_n0lllO_dataout, ~(nil00l));
	assign		wire_n0liii_dataout = (nil00l === 1'b1) ? wire_n0Ol0l_dataout : wire_n0lO1i_dataout;
	assign		wire_n0liil_dataout = (nil00l === 1'b1) ? wire_n0Ol0O_dataout : wire_n0lO1l_dataout;
	assign		wire_n0liiO_dataout = (nil00l === 1'b1) ? wire_n0Olii_dataout : wire_n0lO1O_dataout;
	assign		wire_n0lili_dataout = (nil00l === 1'b1) ? wire_n0Olil_dataout : wire_n0lO0i_dataout;
	assign		wire_n0lill_dataout = (nil00l === 1'b1) ? wire_n0OliO_dataout : wire_n0lO0l_dataout;
	assign		wire_n0lilO_dataout = (nil00l === 1'b1) ? wire_n0Olli_dataout : wire_n0lO0O_dataout;
	assign		wire_n0liOi_dataout = (nil00l === 1'b1) ? wire_n0Olll_dataout : wire_n0lOii_dataout;
	assign		wire_n0liOl_dataout = (nil00l === 1'b1) ? wire_n0OllO_dataout : wire_n0lOil_dataout;
	assign		wire_n0liOO_dataout = (nil00l === 1'b1) ? wire_n0OlOi_dataout : wire_n0lOiO_dataout;
	assign		wire_n0ll0i_dataout = (nil00l === 1'b1) ? wire_n0OO1l_dataout : wire_n0lOOi_dataout;
	assign		wire_n0ll0l_dataout = (nil00l === 1'b1) ? wire_n0OO1O_dataout : wire_n0lOOl_dataout;
	assign		wire_n0ll0O_dataout = (nil00l === 1'b1) ? wire_n0OO0i_dataout : wire_n0lOOO_dataout;
	assign		wire_n0ll1i_dataout = (nil00l === 1'b1) ? wire_n0OlOl_dataout : wire_n0lOli_dataout;
	assign		wire_n0ll1l_dataout = (nil00l === 1'b1) ? wire_n0OlOO_dataout : wire_n0lOll_dataout;
	assign		wire_n0ll1O_dataout = (nil00l === 1'b1) ? wire_n0OO1i_dataout : wire_n0lOlO_dataout;
	assign		wire_n0llii_dataout = (nil00l === 1'b1) ? wire_n0OO0l_dataout : wire_n0O11i_dataout;
	assign		wire_n0llil_dataout = (nil00l === 1'b1) ? wire_n0OO0O_dataout : wire_n0O11l_dataout;
	assign		wire_n0lliO_dataout = (nil00l === 1'b1) ? wire_n0OOii_dataout : wire_n0O11O_dataout;
	assign		wire_n0llli_dataout = (tx_std[0] === 1'b1) ? n0l0ll : wire_n0O10i_dataout;
	assign		wire_n0llll_dataout = (tx_std[0] === 1'b1) ? n0l0lO : wire_n0O10l_dataout;
	assign		wire_n0lllO_dataout = (tx_std[0] === 1'b1) ? n0l0Oi : wire_n0O10O_dataout;
	assign		wire_n0llOi_dataout = (tx_std[0] === 1'b1) ? n0l0Ol : wire_n0O1ii_dataout;
	assign		wire_n0llOl_dataout = (tx_std[0] === 1'b1) ? wire_n0OOil_dataout : wire_n0O1il_dataout;
	assign		wire_n0llOO_dataout = (tx_std[0] === 1'b1) ? wire_n0OOiO_dataout : wire_n0O1iO_dataout;
	assign		wire_n0lO0i_dataout = (tx_std[0] === 1'b1) ? wire_n0OOOi_dataout : wire_n0O1Oi_dataout;
	assign		wire_n0lO0l_dataout = (tx_std[0] === 1'b1) ? wire_n0OOOl_dataout : wire_n0O1Ol_dataout;
	assign		wire_n0lO0O_dataout = (tx_std[0] === 1'b1) ? wire_n0OOOO_dataout : wire_n0O1OO_dataout;
	assign		wire_n0lO1i_dataout = (tx_std[0] === 1'b1) ? wire_n0OOli_dataout : wire_n0O1li_dataout;
	assign		wire_n0lO1l_dataout = (tx_std[0] === 1'b1) ? wire_n0OOll_dataout : wire_n0O1ll_dataout;
	assign		wire_n0lO1O_dataout = (tx_std[0] === 1'b1) ? wire_n0OOlO_dataout : wire_n0O1lO_dataout;
	assign		wire_n0lOii_dataout = (tx_std[0] === 1'b1) ? wire_ni111i_dataout : wire_n0O01i_dataout;
	assign		wire_n0lOil_dataout = (tx_std[0] === 1'b1) ? wire_ni111l_dataout : wire_n0O01l_dataout;
	assign		wire_n0lOiO_dataout = (tx_std[0] === 1'b1) ? wire_ni111O_dataout : wire_n0O01O_dataout;
	assign		wire_n0lOli_dataout = (tx_std[0] === 1'b1) ? wire_ni110i_dataout : wire_n0O00i_dataout;
	assign		wire_n0lOll_dataout = (tx_std[0] === 1'b1) ? wire_ni110l_dataout : wire_n0O00l_dataout;
	assign		wire_n0lOlO_dataout = (tx_std[0] === 1'b1) ? wire_ni110O_dataout : wire_n0O00O_dataout;
	assign		wire_n0lOOi_dataout = (tx_std[0] === 1'b1) ? wire_ni11ii_dataout : wire_n0O0ii_dataout;
	assign		wire_n0lOOl_dataout = (tx_std[0] === 1'b1) ? wire_ni11il_dataout : wire_n0O0il_dataout;
	assign		wire_n0lOOO_dataout = (tx_std[0] === 1'b1) ? wire_ni11iO_dataout : wire_n0O0iO_dataout;
	assign		wire_n0O00i_dataout = (wire_n0Ol0i_o === 1'b1) ? wire_n0Oili_o : n0l01l;
	assign		wire_n0O00l_dataout = (wire_n0Ol0i_o === 1'b1) ? wire_n0Oill_o : n0l01O;
	assign		wire_n0O00O_dataout = (wire_n0Ol0i_o === 1'b1) ? wire_n0OilO_o : n0l00i;
	assign		wire_n0O01i_dataout = (wire_n0Ol0i_o === 1'b1) ? wire_n0Oiii_o : n0l1Ol;
	assign		wire_n0O01l_dataout = (wire_n0Ol0i_o === 1'b1) ? wire_n0Oiil_o : n0l1OO;
	assign		wire_n0O01O_dataout = (wire_n0Ol0i_o === 1'b1) ? wire_n0OiiO_o : n0l01i;
	assign		wire_n0O0ii_dataout = (wire_n0Ol0i_o === 1'b1) ? wire_n0OiOi_o : n0l00l;
	assign		wire_n0O0il_dataout = (wire_n0Ol0i_o === 1'b1) ? wire_n0OiOl_o : n0l00O;
	assign		wire_n0O0iO_dataout = (wire_n0Ol0i_o === 1'b1) ? wire_n0OiOO_o : n0l0ii;
	assign		wire_n0O0li_dataout = (wire_n0Ol0i_o === 1'b1) ? wire_n0Ol1i_o : n0l0il;
	assign		wire_n0O0ll_dataout = (wire_n0Ol0i_o === 1'b1) ? wire_n0Ol1l_o : n0l0iO;
	assign		wire_n0O0lO_dataout = (wire_n0Ol0i_o === 1'b1) ? wire_n0Ol1O_o : n0l0li;
	assign		wire_n0O10i_dataout = (wire_n0Ol0i_o === 1'b1) ? wire_n0O0Oi_o[0] : n0l0ll;
	assign		wire_n0O10l_dataout = (wire_n0Ol0i_o === 1'b1) ? wire_n0O0Oi_o[1] : n0l0lO;
	assign		wire_n0O10O_dataout = (wire_n0Ol0i_o === 1'b1) ? wire_n0O0Oi_o[2] : n0l0Oi;
	assign		wire_n0O11i_dataout = (tx_std[0] === 1'b1) ? wire_ni11li_dataout : wire_n0O0li_dataout;
	assign		wire_n0O11l_dataout = (tx_std[0] === 1'b1) ? wire_ni11ll_dataout : wire_n0O0ll_dataout;
	assign		wire_n0O11O_dataout = (tx_std[0] === 1'b1) ? wire_ni11lO_dataout : wire_n0O0lO_dataout;
	assign		wire_n0O1ii_dataout = (wire_n0Ol0i_o === 1'b1) ? wire_n0O0Oi_o[3] : n0l0Ol;
	assign		wire_n0O1il_dataout = (wire_n0Ol0i_o === 1'b1) ? wire_n0O0Ol_o : n0l0OO;
	assign		wire_n0O1iO_dataout = (wire_n0Ol0i_o === 1'b1) ? wire_n0O0OO_o : n0l1ii;
	assign		wire_n0O1li_dataout = (wire_n0Ol0i_o === 1'b1) ? wire_n0Oi1i_o : n0l1il;
	assign		wire_n0O1ll_dataout = (wire_n0Ol0i_o === 1'b1) ? wire_n0Oi1l_o : n0l1iO;
	assign		wire_n0O1lO_dataout = (wire_n0Ol0i_o === 1'b1) ? wire_n0Oi1O_o : n0l1li;
	assign		wire_n0O1Oi_dataout = (wire_n0Ol0i_o === 1'b1) ? wire_n0Oi0i_o : n0l1ll;
	assign		wire_n0O1Ol_dataout = (wire_n0Ol0i_o === 1'b1) ? wire_n0Oi0l_o : n0l1lO;
	assign		wire_n0O1OO_dataout = (wire_n0Ol0i_o === 1'b1) ? wire_n0Oi0O_o : n0l1Oi;
	assign		wire_n0Ol0l_dataout = (tx_std[0] === 1'b1) ? niiOii : niiO0O;
	assign		wire_n0Ol0O_dataout = (tx_std[0] === 1'b1) ? niiOii : niiO0O;
	assign		wire_n0Olii_dataout = (tx_std[0] === 1'b1) ? niiOil : niiO0O;
	assign		wire_n0Olil_dataout = (tx_std[0] === 1'b1) ? niiOil : niiO0O;
	assign		wire_n0OliO_dataout = (tx_std[0] === 1'b1) ? niiOiO : niiO0O;
	assign		wire_n0Olli_dataout = (tx_std[0] === 1'b1) ? niiOiO : niiO0O;
	assign		wire_n0Olll_dataout = (tx_std[0] === 1'b1) ? niiOli : niiO0O;
	assign		wire_n0OllO_dataout = (tx_std[0] === 1'b1) ? niiOli : niiO0O;
	assign		wire_n0OlOi_dataout = (tx_std[0] === 1'b1) ? niiOll : niiO0O;
	assign		wire_n0OlOl_dataout = (tx_std[0] === 1'b1) ? niiOll : niiOii;
	assign		wire_n0OlOO_dataout = (tx_std[0] === 1'b1) ? niiOlO : niiOii;
	assign		wire_n0OO0i_dataout = (tx_std[0] === 1'b1) ? niiOOl : niiOii;
	assign		wire_n0OO0l_dataout = (tx_std[0] === 1'b1) ? niiOOl : niiOii;
	assign		wire_n0OO0O_dataout = (tx_std[0] === 1'b1) ? niiOOO : niiOii;
	assign		wire_n0OO1i_dataout = (tx_std[0] === 1'b1) ? niiOlO : niiOii;
	assign		wire_n0OO1l_dataout = (tx_std[0] === 1'b1) ? niiOOi : niiOii;
	assign		wire_n0OO1O_dataout = (tx_std[0] === 1'b1) ? niiOOi : niiOii;
	assign		wire_n0OOii_dataout = (tx_std[0] === 1'b1) ? niiOOO : niiOii;
	assign		wire_n0OOil_dataout = (tx_std[0] === 1'b1) ? nil11i : niiOii;
	assign		wire_n0OOiO_dataout = (tx_std[0] === 1'b1) ? nil11i : niiOii;
	assign		wire_n0OOli_dataout = (tx_std[0] === 1'b1) ? nil11l : niiOil;
	assign		wire_n0OOll_dataout = (tx_std[0] === 1'b1) ? nil11l : niiOil;
	assign		wire_n0OOlO_dataout = (tx_std[0] === 1'b1) ? nil11O : niiOil;
	assign		wire_n0OOOi_dataout = (tx_std[0] === 1'b1) ? nil11O : niiOil;
	assign		wire_n0OOOl_dataout = (tx_std[0] === 1'b1) ? nil10i : niiOil;
	assign		wire_n0OOOO_dataout = (tx_std[0] === 1'b1) ? nil10i : niiOil;
	and(wire_n1i0O_dataout, wire_n011i_dataout, ~(niO0Oi));
	and(wire_n1iii_dataout, wire_n011l_dataout, ~(niO0Oi));
	and(wire_n1iil_dataout, wire_n011O_dataout, ~(niO0Oi));
	and(wire_n1iiO_dataout, wire_n010i_dataout, ~(niO0Oi));
	and(wire_n1ili_dataout, wire_n010l_dataout, ~(niO0Oi));
	and(wire_n1ill_dataout, wire_n010O_dataout, ~(niO0Oi));
	and(wire_n1ilO_dataout, wire_n01ii_dataout, ~(niO0Oi));
	and(wire_n1iOi_dataout, wire_n01il_dataout, ~(niO0Oi));
	and(wire_n1iOl_dataout, wire_n01iO_dataout, ~(niO0Oi));
	and(wire_n1iOO_dataout, wire_n01li_dataout, ~(niO0Oi));
	and(wire_n1l0i_dataout, wire_n01Ol_dataout, ~(niO0Oi));
	and(wire_n1l0l_dataout, wire_n01OO_dataout, ~(niO0Oi));
	and(wire_n1l0O_dataout, wire_n001i_dataout, ~(niO0Oi));
	and(wire_n1l1i_dataout, wire_n01ll_dataout, ~(niO0Oi));
	and(wire_n1l1l_dataout, wire_n01lO_dataout, ~(niO0Oi));
	and(wire_n1l1O_dataout, wire_n01Oi_dataout, ~(niO0Oi));
	and(wire_n1lii_dataout, wire_n001l_dataout, ~(niO0Oi));
	and(wire_n1lil_dataout, wire_n001O_dataout, ~(niO0Oi));
	assign		wire_n1liO_dataout = (n010OO === 1'b1) ? wire_n011i_dataout : wire_n1O0i_dataout;
	assign		wire_n1lli_dataout = (n010OO === 1'b1) ? wire_n011l_dataout : wire_n1O0l_dataout;
	assign		wire_n1lll_dataout = (n010OO === 1'b1) ? wire_n011O_dataout : wire_n1O0O_dataout;
	assign		wire_n1llO_dataout = (n010OO === 1'b1) ? wire_n010i_dataout : wire_n1Oii_dataout;
	assign		wire_n1lOi_dataout = (n010OO === 1'b1) ? wire_n010l_dataout : wire_n1Oil_dataout;
	assign		wire_n1lOl_dataout = (n010OO === 1'b1) ? wire_n010O_dataout : wire_n1OiO_dataout;
	assign		wire_n1lOO_dataout = (n010OO === 1'b1) ? wire_n01ii_dataout : wire_n1Oli_dataout;
	assign		wire_n1O0i_dataout = (n010Ol === 1'b1) ? wire_n01li_dataout : wire_nl11ll_dataout;
	assign		wire_n1O0l_dataout = (n010Ol === 1'b1) ? wire_n01ll_dataout : wire_nl11lO_dataout;
	assign		wire_n1O0O_dataout = (n010Ol === 1'b1) ? wire_n01lO_dataout : wire_nl11Oi_dataout;
	assign		wire_n1O1i_dataout = (n010OO === 1'b1) ? wire_n01il_dataout : wire_n1Oll_dataout;
	assign		wire_n1O1l_dataout = (n010OO === 1'b1) ? wire_n01iO_dataout : wire_n1OlO_dataout;
	assign		wire_n1O1O_dataout = (n010OO === 1'b1) ? (~ wire_n01iO_dataout) : wire_n1OOi_dataout;
	assign		wire_n1Oii_dataout = (n010Ol === 1'b1) ? wire_n01Oi_dataout : wire_nl11Ol_dataout;
	assign		wire_n1Oil_dataout = (n010Ol === 1'b1) ? wire_n01Ol_dataout : wire_nl11OO_dataout;
	assign		wire_n1OiO_dataout = (n010Ol === 1'b1) ? wire_n01OO_dataout : wire_nl101i_dataout;
	assign		wire_n1Oli_dataout = (n010Ol === 1'b1) ? wire_n001i_dataout : wire_nl101l_dataout;
	assign		wire_n1Oll_dataout = (n010Ol === 1'b1) ? wire_n001l_dataout : wire_nl101O_dataout;
	assign		wire_n1OlO_dataout = (n010Ol === 1'b1) ? wire_n001O_dataout : wire_nl100i_dataout;
	assign		wire_n1OOi_dataout = (n010Ol === 1'b1) ? (~ wire_n001O_dataout) : wire_nl100l_dataout;
	and(wire_ni000i_dataout, nil11l, ~(tx_std[0]));
	and(wire_ni000l_dataout, nil11l, ~(tx_std[0]));
	and(wire_ni000O_dataout, nil11l, ~(tx_std[0]));
	and(wire_ni001i_dataout, nil11i, ~(tx_std[0]));
	and(wire_ni001l_dataout, nil11i, ~(tx_std[0]));
	and(wire_ni001O_dataout, nil11i, ~(tx_std[0]));
	assign		wire_ni00i_dataout = (wire_nlOOi_dataout === 1'b1) ? n01l1i : n001Oi;
	and(wire_ni00ii_dataout, nil11l, ~(tx_std[0]));
	and(wire_ni00il_dataout, nil11l, ~(tx_std[0]));
	and(wire_ni00iO_dataout, nil11l, ~(tx_std[0]));
	assign		wire_ni00l_dataout = (wire_nlOOi_dataout === 1'b1) ? n01l1O : n0001l;
	and(wire_ni00li_dataout, nil11l, ~(tx_std[0]));
	and(wire_ni00ll_dataout, nil11l, ~(tx_std[0]));
	and(wire_ni00lO_dataout, nil11l, ~(tx_std[0]));
	assign		wire_ni00O_dataout = (wire_nlOOi_dataout === 1'b1) ? n01l0l : n0000O;
	and(wire_ni00Oi_dataout, nil11l, ~(tx_std[0]));
	and(wire_ni00Ol_dataout, nil11l, ~(tx_std[0]));
	and(wire_ni00OO_dataout, nil11O, ~(tx_std[0]));
	and(wire_ni010i_dataout, niiOOO, ~(tx_std[0]));
	and(wire_ni010l_dataout, niiOOO, ~(tx_std[0]));
	and(wire_ni010O_dataout, niiOOO, ~(tx_std[0]));
	and(wire_ni011i_dataout, niiOOO, ~(tx_std[0]));
	and(wire_ni011l_dataout, niiOOO, ~(tx_std[0]));
	and(wire_ni011O_dataout, niiOOO, ~(tx_std[0]));
	assign		wire_ni01i_dataout = (wire_nlOOi_dataout === 1'b1) ? (n01Oil ^ (wire_nl0ll_dataout ^ n01l0l)) : n01Oli;
	and(wire_ni01ii_dataout, niiOOO, ~(tx_std[0]));
	and(wire_ni01il_dataout, nil11i, ~(tx_std[0]));
	and(wire_ni01iO_dataout, nil11i, ~(tx_std[0]));
	assign		wire_ni01l_dataout = (wire_nlOOi_dataout === 1'b1) ? (n01Oli ^ (wire_nl0li_dataout ^ n01lii)) : n0011i;
	and(wire_ni01li_dataout, nil11i, ~(tx_std[0]));
	and(wire_ni01ll_dataout, nil11i, ~(tx_std[0]));
	and(wire_ni01lO_dataout, nil11i, ~(tx_std[0]));
	assign		wire_ni01O_dataout = (wire_nlOOi_dataout === 1'b1) ? (n0011i ^ (wire_nl0iO_dataout ^ n01lOO)) : n001ii;
	and(wire_ni01Oi_dataout, nil11i, ~(tx_std[0]));
	and(wire_ni01Ol_dataout, nil11i, ~(tx_std[0]));
	and(wire_ni01OO_dataout, nil11i, ~(tx_std[0]));
	and(wire_ni0i0i_dataout, nil11O, ~(tx_std[0]));
	and(wire_ni0i0l_dataout, nil11O, ~(tx_std[0]));
	and(wire_ni0i0O_dataout, nil11O, ~(tx_std[0]));
	and(wire_ni0i1i_dataout, nil11O, ~(tx_std[0]));
	and(wire_ni0i1l_dataout, nil11O, ~(tx_std[0]));
	and(wire_ni0i1O_dataout, nil11O, ~(tx_std[0]));
	assign		wire_ni0ii_dataout = (wire_nlOOi_dataout === 1'b1) ? n01lii : n000il;
	and(wire_ni0iii_dataout, nil11O, ~(tx_std[0]));
	and(wire_ni0iil_dataout, nil11O, ~(tx_std[0]));
	and(wire_ni0iiO_dataout, nil11O, ~(tx_std[0]));
	assign		wire_ni0il_dataout = (wire_nlOOi_dataout === 1'b1) ? n01ill : n01O0l;
	and(wire_ni0ili_dataout, nil11O, ~(tx_std[0]));
	and(wire_ni0ill_dataout, nil10i, ~(tx_std[0]));
	and(wire_ni0ilO_dataout, nil10i, ~(tx_std[0]));
	and(wire_ni0iOi_dataout, nil10i, ~(tx_std[0]));
	and(wire_ni0iOl_dataout, nil10i, ~(tx_std[0]));
	and(wire_ni0iOO_dataout, nil10i, ~(tx_std[0]));
	and(wire_ni0l0i_dataout, nil10i, ~(tx_std[0]));
	and(wire_ni0l0l_dataout, nil10i, ~(tx_std[0]));
	and(wire_ni0l0O_dataout, nil10i, ~(tx_std[0]));
	and(wire_ni0l1i_dataout, nil10i, ~(tx_std[0]));
	and(wire_ni0l1l_dataout, nil10i, ~(tx_std[0]));
	and(wire_ni0l1O_dataout, nil10i, ~(tx_std[0]));
	and(wire_ni0lii_dataout, nil10l, ~(tx_std[0]));
	and(wire_ni0lil_dataout, nil10l, ~(tx_std[0]));
	and(wire_ni0liO_dataout, nil10l, ~(tx_std[0]));
	and(wire_ni0lli_dataout, nil10l, ~(tx_std[0]));
	and(wire_ni0lll_dataout, nil10l, ~(tx_std[0]));
	and(wire_ni0llO_dataout, nil10l, ~(tx_std[0]));
	and(wire_ni0lOi_dataout, nil10l, ~(tx_std[0]));
	and(wire_ni0lOl_dataout, nil10l, ~(tx_std[0]));
	and(wire_ni0lOO_dataout, nil10l, ~(tx_std[0]));
	and(wire_ni0O0i_dataout, nil10O, ~(tx_std[0]));
	and(wire_ni0O0l_dataout, nil10O, ~(tx_std[0]));
	and(wire_ni0O0O_dataout, nil10O, ~(tx_std[0]));
	and(wire_ni0O1i_dataout, nil10l, ~(tx_std[0]));
	and(wire_ni0O1l_dataout, nil10l, ~(tx_std[0]));
	and(wire_ni0O1O_dataout, nil10O, ~(tx_std[0]));
	and(wire_ni0Oii_dataout, nil10O, ~(tx_std[0]));
	and(wire_ni0Oil_dataout, nil10O, ~(tx_std[0]));
	and(wire_ni0OiO_dataout, nil10O, ~(tx_std[0]));
	and(wire_ni0Oli_dataout, nil10O, ~(tx_std[0]));
	and(wire_ni0Oll_dataout, nil10O, ~(tx_std[0]));
	and(wire_ni0OlO_dataout, nil10O, ~(tx_std[0]));
	and(wire_ni0OOi_dataout, nil10O, ~(tx_std[0]));
	and(wire_ni0OOl_dataout, nil1ii, ~(tx_std[0]));
	and(wire_ni0OOO_dataout, nil1ii, ~(tx_std[0]));
	and(wire_ni100i_dataout, niiOli, ~(tx_std[0]));
	and(wire_ni100l_dataout, niiOli, ~(tx_std[0]));
	and(wire_ni100O_dataout, niiOli, ~(tx_std[0]));
	and(wire_ni101i_dataout, niiOiO, ~(tx_std[0]));
	and(wire_ni101l_dataout, niiOli, ~(tx_std[0]));
	and(wire_ni101O_dataout, niiOli, ~(tx_std[0]));
	assign		wire_ni10i_dataout = (wire_nlOOi_dataout === 1'b1) ? n01O1i : n0lOl;
	and(wire_ni10ii_dataout, niiOli, ~(tx_std[0]));
	and(wire_ni10il_dataout, niiOli, ~(tx_std[0]));
	and(wire_ni10iO_dataout, niiOli, ~(tx_std[0]));
	assign		wire_ni10l_dataout = (wire_nlOOi_dataout === 1'b1) ? n01llO : n0lOO;
	and(wire_ni10li_dataout, niiOli, ~(tx_std[0]));
	and(wire_ni10ll_dataout, niiOli, ~(tx_std[0]));
	and(wire_ni10lO_dataout, niiOli, ~(tx_std[0]));
	assign		wire_ni10O_dataout = (wire_nlOOi_dataout === 1'b1) ? n01l0O : n0O1i;
	and(wire_ni10Oi_dataout, niiOll, ~(tx_std[0]));
	and(wire_ni10Ol_dataout, niiOll, ~(tx_std[0]));
	and(wire_ni10OO_dataout, niiOll, ~(tx_std[0]));
	assign		wire_ni110i_dataout = (tx_std[0] === 1'b1) ? nil10O : niiOil;
	assign		wire_ni110l_dataout = (tx_std[0] === 1'b1) ? nil1ii : niiOil;
	assign		wire_ni110O_dataout = (tx_std[0] === 1'b1) ? nil1ii : niiOiO;
	assign		wire_ni111i_dataout = (tx_std[0] === 1'b1) ? nil10l : niiOil;
	assign		wire_ni111l_dataout = (tx_std[0] === 1'b1) ? nil10l : niiOil;
	assign		wire_ni111O_dataout = (tx_std[0] === 1'b1) ? nil10O : niiOil;
	assign		wire_ni11ii_dataout = (tx_std[0] === 1'b1) ? nil1il : niiOiO;
	assign		wire_ni11il_dataout = (tx_std[0] === 1'b1) ? nil1il : niiOiO;
	assign		wire_ni11iO_dataout = (tx_std[0] === 1'b1) ? nil1iO : niiOiO;
	assign		wire_ni11li_dataout = (tx_std[0] === 1'b1) ? nil1iO : niiOiO;
	assign		wire_ni11ll_dataout = (tx_std[0] === 1'b1) ? nil1li : niiOiO;
	assign		wire_ni11lO_dataout = (tx_std[0] === 1'b1) ? nil1li : niiOiO;
	and(wire_ni11Oi_dataout, niiOiO, ~(tx_std[0]));
	and(wire_ni11Ol_dataout, niiOiO, ~(tx_std[0]));
	and(wire_ni11OO_dataout, niiOiO, ~(tx_std[0]));
	and(wire_ni1i0i_dataout, niiOll, ~(tx_std[0]));
	and(wire_ni1i0l_dataout, niiOll, ~(tx_std[0]));
	and(wire_ni1i0O_dataout, niiOll, ~(tx_std[0]));
	and(wire_ni1i1i_dataout, niiOll, ~(tx_std[0]));
	and(wire_ni1i1l_dataout, niiOll, ~(tx_std[0]));
	and(wire_ni1i1O_dataout, niiOll, ~(tx_std[0]));
	assign		wire_ni1ii_dataout = (wire_nlOOi_dataout === 1'b1) ? n01l0i : n0O1l;
	and(wire_ni1iii_dataout, niiOll, ~(tx_std[0]));
	and(wire_ni1iil_dataout, niiOll, ~(tx_std[0]));
	and(wire_ni1iiO_dataout, niiOlO, ~(tx_std[0]));
	assign		wire_ni1il_dataout = (wire_nlOOi_dataout === 1'b1) ? n01l1l : n0O1O;
	and(wire_ni1ili_dataout, niiOlO, ~(tx_std[0]));
	and(wire_ni1ill_dataout, niiOlO, ~(tx_std[0]));
	and(wire_ni1ilO_dataout, niiOlO, ~(tx_std[0]));
	assign		wire_ni1iO_dataout = (wire_nlOOi_dataout === 1'b1) ? n01iOO : n0O0i;
	and(wire_ni1iOi_dataout, niiOlO, ~(tx_std[0]));
	and(wire_ni1iOl_dataout, niiOlO, ~(tx_std[0]));
	and(wire_ni1iOO_dataout, niiOlO, ~(tx_std[0]));
	and(wire_ni1l0i_dataout, niiOlO, ~(tx_std[0]));
	and(wire_ni1l0l_dataout, niiOOi, ~(tx_std[0]));
	and(wire_ni1l0O_dataout, niiOOi, ~(tx_std[0]));
	and(wire_ni1l1i_dataout, niiOlO, ~(tx_std[0]));
	and(wire_ni1l1l_dataout, niiOlO, ~(tx_std[0]));
	and(wire_ni1l1O_dataout, niiOlO, ~(tx_std[0]));
	assign		wire_ni1li_dataout = (wire_nlOOi_dataout === 1'b1) ? n01iOl : n0O0l;
	and(wire_ni1lii_dataout, niiOOi, ~(tx_std[0]));
	and(wire_ni1lil_dataout, niiOOi, ~(tx_std[0]));
	and(wire_ni1liO_dataout, niiOOi, ~(tx_std[0]));
	assign		wire_ni1ll_dataout = (wire_nlOOi_dataout === 1'b1) ? n01iOi : n0O0O;
	and(wire_ni1lli_dataout, niiOOi, ~(tx_std[0]));
	and(wire_ni1lll_dataout, niiOOi, ~(tx_std[0]));
	and(wire_ni1llO_dataout, niiOOi, ~(tx_std[0]));
	assign		wire_ni1lO_dataout = (wire_nlOOi_dataout === 1'b1) ? n01ilO : n0Oii;
	and(wire_ni1lOi_dataout, niiOOi, ~(tx_std[0]));
	and(wire_ni1lOl_dataout, niiOOi, ~(tx_std[0]));
	and(wire_ni1lOO_dataout, niiOOi, ~(tx_std[0]));
	and(wire_ni1O0i_dataout, niiOOl, ~(tx_std[0]));
	and(wire_ni1O0l_dataout, niiOOl, ~(tx_std[0]));
	and(wire_ni1O0O_dataout, niiOOl, ~(tx_std[0]));
	and(wire_ni1O1i_dataout, niiOOl, ~(tx_std[0]));
	and(wire_ni1O1l_dataout, niiOOl, ~(tx_std[0]));
	and(wire_ni1O1O_dataout, niiOOl, ~(tx_std[0]));
	assign		wire_ni1Oi_dataout = (wire_nlOOi_dataout === 1'b1) ? n01ill : n0Oil;
	and(wire_ni1Oii_dataout, niiOOl, ~(tx_std[0]));
	and(wire_ni1Oil_dataout, niiOOl, ~(tx_std[0]));
	and(wire_ni1OiO_dataout, niiOOl, ~(tx_std[0]));
	assign		wire_ni1Ol_dataout = (wire_nlOOi_dataout === 1'b1) ? (n01lOO ^ (wire_nl0Oi_dataout ^ n01l1i)) : n01O0i;
	and(wire_ni1Oli_dataout, niiOOl, ~(tx_std[0]));
	and(wire_ni1Oll_dataout, niiOOl, ~(tx_std[0]));
	and(wire_ni1OlO_dataout, niiOOO, ~(tx_std[0]));
	assign		wire_ni1OO_dataout = (wire_nlOOi_dataout === 1'b1) ? (n01O0i ^ (wire_nl0lO_dataout ^ n01l1O)) : n01Oil;
	and(wire_ni1OOi_dataout, niiOOO, ~(tx_std[0]));
	and(wire_ni1OOl_dataout, niiOOO, ~(tx_std[0]));
	and(wire_ni1OOO_dataout, niiOOO, ~(tx_std[0]));
	and(wire_nii00i_dataout, nil1il, ~(tx_std[0]));
	and(wire_nii00l_dataout, nil1il, ~(tx_std[0]));
	and(wire_nii00O_dataout, nil1iO, ~(tx_std[0]));
	and(wire_nii01i_dataout, nil1il, ~(tx_std[0]));
	and(wire_nii01l_dataout, nil1il, ~(tx_std[0]));
	and(wire_nii01O_dataout, nil1il, ~(tx_std[0]));
	and(wire_nii0ii_dataout, nil1iO, ~(tx_std[0]));
	and(wire_nii0il_dataout, nil1iO, ~(tx_std[0]));
	and(wire_nii0iO_dataout, nil1iO, ~(tx_std[0]));
	and(wire_nii0li_dataout, nil1iO, ~(tx_std[0]));
	and(wire_nii0ll_dataout, nil1iO, ~(tx_std[0]));
	and(wire_nii0lO_dataout, nil1iO, ~(tx_std[0]));
	and(wire_nii0Oi_dataout, nil1iO, ~(tx_std[0]));
	and(wire_nii0Ol_dataout, nil1iO, ~(tx_std[0]));
	and(wire_nii0OO_dataout, nil1iO, ~(tx_std[0]));
	and(wire_nii10i_dataout, nil1ii, ~(tx_std[0]));
	and(wire_nii10l_dataout, nil1ii, ~(tx_std[0]));
	and(wire_nii10O_dataout, nil1ii, ~(tx_std[0]));
	and(wire_nii11i_dataout, nil1ii, ~(tx_std[0]));
	and(wire_nii11l_dataout, nil1ii, ~(tx_std[0]));
	and(wire_nii11O_dataout, nil1ii, ~(tx_std[0]));
	and(wire_nii1ii_dataout, nil1ii, ~(tx_std[0]));
	and(wire_nii1il_dataout, nil1ii, ~(tx_std[0]));
	and(wire_nii1iO_dataout, nil1ii, ~(tx_std[0]));
	and(wire_nii1li_dataout, nil1il, ~(tx_std[0]));
	and(wire_nii1ll_dataout, nil1il, ~(tx_std[0]));
	and(wire_nii1lO_dataout, nil1il, ~(tx_std[0]));
	and(wire_nii1Oi_dataout, nil1il, ~(tx_std[0]));
	and(wire_nii1Ol_dataout, nil1il, ~(tx_std[0]));
	and(wire_nii1OO_dataout, nil1il, ~(tx_std[0]));
	and(wire_niii0i_dataout, nil1li, ~(tx_std[0]));
	and(wire_niii0l_dataout, nil1li, ~(tx_std[0]));
	and(wire_niii0O_dataout, nil1li, ~(tx_std[0]));
	and(wire_niii1i_dataout, nil1iO, ~(tx_std[0]));
	and(wire_niii1l_dataout, nil1li, ~(tx_std[0]));
	and(wire_niii1O_dataout, nil1li, ~(tx_std[0]));
	and(wire_niiiii_dataout, nil1li, ~(tx_std[0]));
	and(wire_niiiil_dataout, nil1li, ~(tx_std[0]));
	and(wire_niiiiO_dataout, nil1li, ~(tx_std[0]));
	and(wire_niiili_dataout, nil1li, ~(tx_std[0]));
	and(wire_niiill_dataout, nil1li, ~(tx_std[0]));
	and(wire_niiilO_dataout, nil1li, ~(tx_std[0]));
	assign		wire_niil0i_dataout = (tx_std[1] === 1'b1) ? niiOiO : n0l1iO;
	assign		wire_niil0l_dataout = (tx_std[1] === 1'b1) ? niiOli : n0l1li;
	assign		wire_niil0O_dataout = (tx_std[1] === 1'b1) ? niiOll : n0l1ll;
	assign		wire_niil1i_dataout = (tx_std[1] === 1'b1) ? niiO0O : n0l0OO;
	assign		wire_niil1l_dataout = (tx_std[1] === 1'b1) ? niiOii : n0l1ii;
	assign		wire_niil1O_dataout = (tx_std[1] === 1'b1) ? niiOil : n0l1il;
	assign		wire_niilii_dataout = (tx_std[1] === 1'b1) ? niiOlO : n0l1lO;
	assign		wire_niilil_dataout = (tx_std[1] === 1'b1) ? niiOOi : n0l1Oi;
	assign		wire_niiliO_dataout = (tx_std[1] === 1'b1) ? niiOOl : n0l1Ol;
	assign		wire_niilli_dataout = (tx_std[1] === 1'b1) ? niiOOO : n0l1OO;
	assign		wire_niilll_dataout = (tx_std[1] === 1'b1) ? nil11i : n0l01i;
	assign		wire_niillO_dataout = (tx_std[1] === 1'b1) ? nil11l : n0l01l;
	assign		wire_niilOi_dataout = (tx_std[1] === 1'b1) ? nil11O : n0l01O;
	assign		wire_niilOl_dataout = (tx_std[1] === 1'b1) ? nil10i : n0l00i;
	assign		wire_niilOO_dataout = (tx_std[1] === 1'b1) ? nil10l : n0l00l;
	assign		wire_niiO0i_dataout = (tx_std[1] === 1'b1) ? nil1iO : n0l0iO;
	assign		wire_niiO0l_dataout = (tx_std[1] === 1'b1) ? nil1li : n0l0li;
	assign		wire_niiO1i_dataout = (tx_std[1] === 1'b1) ? nil10O : n0l00O;
	assign		wire_niiO1l_dataout = (tx_std[1] === 1'b1) ? nil1ii : n0l0ii;
	assign		wire_niiO1O_dataout = (tx_std[1] === 1'b1) ? nil1il : n0l0il;
	and(wire_nil00O_dataout, wire_nil0lO_dataout, ~(n1Ol1l));
	or(wire_nil01O_dataout, wire_nil0li_dataout, n1Ol1l);
	and(wire_nil0ii_dataout, wire_nil0Oi_dataout, ~(n1Ol1l));
	and(wire_nil0il_dataout, wire_nil0Ol_dataout, ~(n1Ol1l));
	and(wire_nil0iO_dataout, wire_nil0OO_dataout, ~(n1Ol1l));
	and(wire_nil0li_dataout, nil1lO, ~(wire_niliii_dataout));
	assign		wire_nil0lO_dataout = (wire_niliii_dataout === 1'b1) ? wire_nili1i_o[0] : nil1Ol;
	assign		wire_nil0Oi_dataout = (wire_niliii_dataout === 1'b1) ? wire_nili1i_o[1] : nil1OO;
	assign		wire_nil0Ol_dataout = (wire_niliii_dataout === 1'b1) ? wire_nili1i_o[2] : nil01i;
	assign		wire_nil0OO_dataout = (wire_niliii_dataout === 1'b1) ? wire_nili1i_o[3] : nil01l;
	or(wire_niliii_dataout, nil1Oi, wire_n00lll_rdusedw[3]);
	assign		wire_niliil_dataout = (tx_std[1] === 1'b1) ? n0l0i : wire_nillOi_dataout;
	assign		wire_niliiO_dataout = (tx_std[1] === 1'b1) ? n0l0l : wire_nillOl_dataout;
	assign		wire_nilili_dataout = (tx_std[1] === 1'b1) ? n0l0O : wire_nillOO_dataout;
	assign		wire_nilill_dataout = (tx_std[1] === 1'b1) ? n0lii : wire_nilO1i_dataout;
	assign		wire_nililO_dataout = (tx_std[1] === 1'b1) ? n0lil : wire_nilO1l_dataout;
	assign		wire_niliOi_dataout = (tx_std[1] === 1'b1) ? n0liO : wire_nilO1O_dataout;
	assign		wire_niliOl_dataout = (tx_std[1] === 1'b1) ? n0lli : wire_nilO0i_dataout;
	assign		wire_niliOO_dataout = (tx_std[1] === 1'b1) ? n0lll : wire_nilO0l_dataout;
	assign		wire_nill0i_dataout = (tx_std[1] === 1'b1) ? n0lOO : wire_nilOiO_dataout;
	assign		wire_nill0l_dataout = (tx_std[1] === 1'b1) ? n0O1i : wire_nilOli_dataout;
	assign		wire_nill0O_dataout = (tx_std[1] === 1'b1) ? n0O1l : wire_nilOll_dataout;
	assign		wire_nill1i_dataout = (tx_std[1] === 1'b1) ? n0llO : wire_nilO0O_dataout;
	assign		wire_nill1l_dataout = (tx_std[1] === 1'b1) ? n0lOi : wire_nilOii_dataout;
	assign		wire_nill1O_dataout = (tx_std[1] === 1'b1) ? n0lOl : wire_nilOil_dataout;
	assign		wire_nillii_dataout = (tx_std[1] === 1'b1) ? n0O1O : wire_nilOlO_dataout;
	assign		wire_nillil_dataout = (tx_std[1] === 1'b1) ? n0O0i : wire_nilOOi_dataout;
	assign		wire_nilliO_dataout = (tx_std[1] === 1'b1) ? n0O0l : wire_nilOOl_dataout;
	assign		wire_nillli_dataout = (tx_std[1] === 1'b1) ? n0O0O : wire_nilOOO_dataout;
	assign		wire_nillll_dataout = (tx_std[1] === 1'b1) ? n0Oii : wire_niO11i_dataout;
	assign		wire_nilllO_dataout = (tx_std[1] === 1'b1) ? n0Oil : wire_niO11l_dataout;
	assign		wire_nillOi_dataout = (tx_std[0] === 1'b1) ? n0l0i : nil0ll;
	assign		wire_nillOl_dataout = (tx_std[0] === 1'b1) ? n0l0l : niO10l;
	assign		wire_nillOO_dataout = (tx_std[0] === 1'b1) ? n0l0O : niO10O;
	assign		wire_nilO0i_dataout = (tx_std[0] === 1'b1) ? n0lli : niO1li;
	assign		wire_nilO0l_dataout = (tx_std[0] === 1'b1) ? n0lll : niO1ll;
	assign		wire_nilO0O_dataout = (tx_std[0] === 1'b1) ? n0llO : niO1lO;
	assign		wire_nilO1i_dataout = (tx_std[0] === 1'b1) ? n0lii : niO1ii;
	assign		wire_nilO1l_dataout = (tx_std[0] === 1'b1) ? n0lil : niO1il;
	assign		wire_nilO1O_dataout = (tx_std[0] === 1'b1) ? n0liO : niO1iO;
	assign		wire_nilOii_dataout = (tx_std[0] === 1'b1) ? n0lOi : niO1Ol;
	assign		wire_nilOil_dataout = (tx_std[0] === 1'b1) ? n0lOl : niO1OO;
	assign		wire_nilOiO_dataout = (tx_std[0] === 1'b1) ? n0lOO : niO01i;
	assign		wire_nilOli_dataout = (tx_std[0] === 1'b1) ? n0O1i : niO01l;
	assign		wire_nilOll_dataout = (tx_std[0] === 1'b1) ? n0O1l : niO01O;
	assign		wire_nilOlO_dataout = (tx_std[0] === 1'b1) ? n0O1O : niO00i;
	assign		wire_nilOOi_dataout = (tx_std[0] === 1'b1) ? n0O0i : niO00l;
	assign		wire_nilOOl_dataout = (tx_std[0] === 1'b1) ? n0O0l : niO00O;
	assign		wire_nilOOO_dataout = (tx_std[0] === 1'b1) ? n0O0O : niO0ii;
	or(wire_niO10i_dataout, niO0ll, tx_std[0]);
	assign		wire_niO11i_dataout = (tx_std[0] === 1'b1) ? n0Oii : niO0il;
	assign		wire_niO11l_dataout = (tx_std[0] === 1'b1) ? n0Oil : niO0li;
	or(wire_niO11O_dataout, wire_niO10i_dataout, tx_std[1]);
	and(wire_niOlii_dataout, wire_niOO1l_dataout, niOiii);
	or(wire_niOlli_dataout, niO0lO, ~(txdata[6]));
	and(wire_niOlll_dataout, niO0Oi, ~(tx_trs[0]));
	and(wire_niOllO_dataout, niO0Ol, ~(tx_trs[0]));
	and(wire_niOlOi_dataout, niO0OO, ~(tx_trs[0]));
	and(wire_niOlOl_dataout, niOi1i, ~(tx_trs[0]));
	and(wire_niOlOO_dataout, niOi1l, ~(tx_trs[0]));
	and(wire_niOO0i_dataout, wire_niOOOl_dataout, ~(n1OO1l));
	and(wire_niOO0l_dataout, wire_niOOOO_dataout, ~(n1OO1l));
	assign		wire_niOO0O_dataout = (n1OO1l === 1'b1) ? tx_ln[0] : wire_nl111i_dataout;
	and(wire_niOO1i_dataout, niOi1O, ~(tx_trs[0]));
	or(wire_niOO1l_dataout, niOi0l, tx_trs[0]);
	and(wire_niOO1O_dataout, niOiii, ~(tx_trs[0]));
	assign		wire_niOOii_dataout = (n1OO1l === 1'b1) ? tx_ln[1] : wire_nl111l_dataout;
	assign		wire_niOOil_dataout = (n1OO1l === 1'b1) ? tx_ln[2] : wire_nl111O_dataout;
	assign		wire_niOOiO_dataout = (n1OO1l === 1'b1) ? tx_ln[3] : wire_nl110i_dataout;
	assign		wire_niOOli_dataout = (n1OO1l === 1'b1) ? tx_ln[4] : wire_nl110l_dataout;
	assign		wire_niOOll_dataout = (n1OO1l === 1'b1) ? tx_ln[5] : wire_nl110O_dataout;
	assign		wire_niOOlO_dataout = (n1OO1l === 1'b1) ? tx_ln[6] : wire_nl11ii_dataout;
	assign		wire_niOOOi_dataout = (n1OO1l === 1'b1) ? (~ tx_ln[6]) : wire_nl11il_dataout;
	and(wire_niOOOl_dataout, txdata[0], ~(n1OO1i));
	and(wire_niOOOO_dataout, txdata[1], ~(n1OO1i));
	assign		wire_nl000i_dataout = (n1OO0l === 1'b1) ? wire_nl0ili_dataout : wire_niOOiO_dataout;
	assign		wire_nl000l_dataout = (n1OO0l === 1'b1) ? wire_nl0ill_dataout : wire_niOOli_dataout;
	assign		wire_nl000O_dataout = (n1OO0l === 1'b1) ? wire_nl0ilO_dataout : wire_niOOll_dataout;
	assign		wire_nl001i_dataout = (n1OO0l === 1'b1) ? wire_nl0iii_dataout : wire_niOO0O_dataout;
	assign		wire_nl001l_dataout = (n1OO0l === 1'b1) ? wire_nl0iil_dataout : wire_niOOii_dataout;
	assign		wire_nl001O_dataout = (n1OO0l === 1'b1) ? wire_nl0iiO_dataout : wire_niOOil_dataout;
	assign		wire_nl00i_dataout = (wire_nlOOi_dataout === 1'b1) ? wire_nl0Ol_dataout : txdata[10];
	assign		wire_nl00ii_dataout = (n1OO0l === 1'b1) ? wire_nl0iOi_dataout : wire_niOOlO_dataout;
	assign		wire_nl00il_dataout = (n1OO0l === 1'b1) ? (~ wire_nl0iOi_dataout) : wire_niOOOi_dataout;
	assign		wire_nl00l_dataout = (wire_nlOOi_dataout === 1'b1) ? wire_nl0OO_dataout : txdata[11];
	assign		wire_nl00ll_dataout = (niO0lO === 1'b1) ? nl1lil : nl1iOi;
	assign		wire_nl00lO_dataout = (niO0lO === 1'b1) ? nl1liO : nl1iOl;
	assign		wire_nl00O_dataout = (wire_nlOOi_dataout === 1'b1) ? wire_nli1i_dataout : txdata[12];
	assign		wire_nl00Oi_dataout = (niO0lO === 1'b1) ? nl1lli : nl1iOO;
	assign		wire_nl00Ol_dataout = (niO0lO === 1'b1) ? (n0111i ^ nl1lll) : nl1l1i;
	assign		wire_nl00OO_dataout = (niO0lO === 1'b1) ? ((n0111i ^ nl1llO) ^ n1OOOO) : nl1l1l;
	assign		wire_nl010i_dataout = (n1OO0O === 1'b1) ? wire_nl00ll_dataout : wire_nl01Ol_dataout;
	assign		wire_nl010l_dataout = (n1OO0O === 1'b1) ? wire_nl00lO_dataout : wire_nl01OO_dataout;
	assign		wire_nl010O_dataout = (n1OO0O === 1'b1) ? wire_nl00Oi_dataout : wire_nl001i_dataout;
	and(wire_nl011i_dataout, wire_nl0ill_dataout, ~(niO0Oi));
	and(wire_nl011l_dataout, wire_nl0ilO_dataout, ~(niO0Oi));
	and(wire_nl011O_dataout, wire_nl0iOi_dataout, ~(niO0Oi));
	assign		wire_nl01i_dataout = (wire_nlOOi_dataout === 1'b1) ? wire_nll1i_dataout : txdata[7];
	assign		wire_nl01ii_dataout = (n1OO0O === 1'b1) ? wire_nl00Ol_dataout : wire_nl001l_dataout;
	assign		wire_nl01il_dataout = (n1OO0O === 1'b1) ? wire_nl00OO_dataout : wire_nl001O_dataout;
	assign		wire_nl01iO_dataout = (n1OO0O === 1'b1) ? wire_nl0i1i_dataout : wire_nl000i_dataout;
	assign		wire_nl01l_dataout = (wire_nlOOi_dataout === 1'b1) ? wire_nll1l_dataout : txdata[8];
	assign		wire_nl01li_dataout = (n1OO0O === 1'b1) ? wire_nl0i1l_dataout : wire_nl000l_dataout;
	assign		wire_nl01ll_dataout = (n1OO0O === 1'b1) ? wire_nl0i1O_dataout : wire_nl000O_dataout;
	assign		wire_nl01lO_dataout = (n1OO0O === 1'b1) ? wire_nl0i0i_dataout : wire_nl00ii_dataout;
	assign		wire_nl01O_dataout = (wire_nlOOi_dataout === 1'b1) ? wire_nll1O_dataout : txdata[9];
	assign		wire_nl01Oi_dataout = (n1OO0O === 1'b1) ? (~ wire_nl0i0i_dataout) : wire_nl00il_dataout;
	assign		wire_nl01Ol_dataout = (n1OO0l === 1'b1) ? wire_nl0i0l_dataout : wire_niOO0i_dataout;
	assign		wire_nl01OO_dataout = (n1OO0l === 1'b1) ? wire_nl0i0O_dataout : wire_niOO0l_dataout;
	assign		wire_nl0i0i_dataout = (niO0lO === 1'b1) ? ((n0111i ^ n1OOlO) ^ n1OOll) : nl1l0O;
	assign		wire_nl0i0l_dataout = (niO0lO === 1'b1) ? ((n1OOOO ^ n1OOll) ^ n1OOli) : nl1lii;
	assign		wire_nl0i0O_dataout = (niO0lO === 1'b1) ? ((n1OOOl ^ n1OOli) ^ n1OOiO) : nl1lil;
	assign		wire_nl0i1i_dataout = (niO0lO === 1'b1) ? ((n1OOOO ^ nl1lOi) ^ n1OOOl) : nl1l1O;
	assign		wire_nl0i1l_dataout = (niO0lO === 1'b1) ? ((n1OOOl ^ nl1lOl) ^ n1OOOi) : nl1l0i;
	assign		wire_nl0i1O_dataout = (niO0lO === 1'b1) ? ((n1OOOi ^ nl1lOO) ^ n1OOlO) : nl1l0l;
	assign		wire_nl0ii_dataout = (wire_nlOOi_dataout === 1'b1) ? wire_nli1l_dataout : txdata[13];
	assign		wire_nl0iii_dataout = (niO0lO === 1'b1) ? ((n1OOOi ^ n1OOiO) ^ n1OOil) : nl1liO;
	assign		wire_nl0iil_dataout = (niO0lO === 1'b1) ? ((n1OOlO ^ n1OOil) ^ n1OOii) : nl1lli;
	assign		wire_nl0iiO_dataout = (niO0lO === 1'b1) ? (n1OOll ^ n1OOii) : nl1lll;
	assign		wire_nl0il_dataout = (wire_nlOOi_dataout === 1'b1) ? wire_nli1O_dataout : txdata[14];
	assign		wire_nl0ili_dataout = (niO0lO === 1'b1) ? n1OOli : nl1llO;
	assign		wire_nl0ill_dataout = (niO0lO === 1'b1) ? n1OOiO : nl1lOi;
	assign		wire_nl0ilO_dataout = (niO0lO === 1'b1) ? n1OOil : nl1lOl;
	assign		wire_nl0iO_dataout = (wire_nlOOi_dataout === 1'b1) ? wire_nli0i_dataout : txdata[15];
	assign		wire_nl0iOi_dataout = (niO0lO === 1'b1) ? n1OOii : nl1lOO;
	assign		wire_nl0li_dataout = (wire_nlOOi_dataout === 1'b1) ? wire_nli0l_dataout : txdata[16];
	assign		wire_nl0ll_dataout = (wire_nlOOi_dataout === 1'b1) ? wire_nli0O_dataout : txdata[17];
	assign		wire_nl0lO_dataout = (wire_nlOOi_dataout === 1'b1) ? wire_nliii_dataout : txdata[18];
	assign		wire_nl0Oi_dataout = (wire_nlOOi_dataout === 1'b1) ? wire_nliil_dataout : txdata[19];
	assign		wire_nl0Ol_dataout = (nlO0O === 1'b1) ? nl0OOl : n11ii;
	assign		wire_nl0OO_dataout = (nlO0O === 1'b1) ? nl0OOO : n11il;
	assign		wire_nl100i_dataout = (n1OO0i === 1'b1) ? wire_nllOl_dataout : wire_nl10Ol_dataout;
	assign		wire_nl100l_dataout = (n1OO0i === 1'b1) ? (~ wire_nllOl_dataout) : wire_nl10OO_dataout;
	and(wire_nl100O_dataout, txdata[10], ~(n1OO1O));
	assign		wire_nl101i_dataout = (n1OO0i === 1'b1) ? wire_nllll_dataout : wire_nl10ll_dataout;
	assign		wire_nl101l_dataout = (n1OO0i === 1'b1) ? wire_nlllO_dataout : wire_nl10lO_dataout;
	assign		wire_nl101O_dataout = (n1OO0i === 1'b1) ? wire_nllOi_dataout : wire_nl10Oi_dataout;
	and(wire_nl10ii_dataout, txdata[11], ~(n1OO1O));
	assign		wire_nl10il_dataout = (n1OO1O === 1'b1) ? wire_nllOO_dataout : txdata[12];
	assign		wire_nl10iO_dataout = (n1OO1O === 1'b1) ? wire_nlO1i_dataout : txdata[13];
	assign		wire_nl10li_dataout = (n1OO1O === 1'b1) ? wire_nlO1l_dataout : txdata[14];
	assign		wire_nl10ll_dataout = (n1OO1O === 1'b1) ? wire_nlO1O_dataout : txdata[15];
	and(wire_nl10lO_dataout, txdata[16], ~(n1OO1O));
	and(wire_nl10Oi_dataout, txdata[17], ~(n1OO1O));
	and(wire_nl10Ol_dataout, txdata[18], ~(n1OO1O));
	or(wire_nl10OO_dataout, txdata[19], n1OO1O);
	assign		wire_nl110i_dataout = (n1OO1i === 1'b1) ? tx_ln[10] : txdata[5];
	and(wire_nl110l_dataout, txdata[6], ~(n1OO1i));
	and(wire_nl110O_dataout, txdata[7], ~(n1OO1i));
	assign		wire_nl111i_dataout = (n1OO1i === 1'b1) ? tx_ln[7] : txdata[2];
	assign		wire_nl111l_dataout = (n1OO1i === 1'b1) ? tx_ln[8] : txdata[3];
	assign		wire_nl111O_dataout = (n1OO1i === 1'b1) ? tx_ln[9] : txdata[4];
	and(wire_nl11ii_dataout, txdata[8], ~(n1OO1i));
	or(wire_nl11il_dataout, txdata[9], n1OO1i);
	and(wire_nl11ll_dataout, wire_nl100O_dataout, ~(n1OO0i));
	and(wire_nl11lO_dataout, wire_nl10ii_dataout, ~(n1OO0i));
	assign		wire_nl11Oi_dataout = (n1OO0i === 1'b1) ? wire_nllil_dataout : wire_nl10il_dataout;
	assign		wire_nl11Ol_dataout = (n1OO0i === 1'b1) ? wire_nlliO_dataout : wire_nl10iO_dataout;
	assign		wire_nl11OO_dataout = (n1OO0i === 1'b1) ? wire_nllli_dataout : wire_nl10li_dataout;
	assign		wire_nl1iO_dataout = (wire_nlOOi_dataout === 1'b1) ? wire_nliiO_dataout : txdata[0];
	assign		wire_nl1li_dataout = (wire_nlOOi_dataout === 1'b1) ? wire_nlili_dataout : txdata[1];
	assign		wire_nl1ll_dataout = (wire_nlOOi_dataout === 1'b1) ? wire_nlill_dataout : txdata[2];
	assign		wire_nl1lO_dataout = (wire_nlOOi_dataout === 1'b1) ? wire_nlilO_dataout : txdata[3];
	and(wire_nl1O0i_dataout, wire_nl00Ol_dataout, ~(niO0Oi));
	and(wire_nl1O0l_dataout, wire_nl00OO_dataout, ~(niO0Oi));
	and(wire_nl1O0O_dataout, wire_nl0i1i_dataout, ~(niO0Oi));
	and(wire_nl1O1i_dataout, wire_nl00ll_dataout, ~(niO0Oi));
	and(wire_nl1O1l_dataout, wire_nl00lO_dataout, ~(niO0Oi));
	and(wire_nl1O1O_dataout, wire_nl00Oi_dataout, ~(niO0Oi));
	assign		wire_nl1Oi_dataout = (wire_nlOOi_dataout === 1'b1) ? wire_nliOi_dataout : txdata[4];
	and(wire_nl1Oii_dataout, wire_nl0i1l_dataout, ~(niO0Oi));
	and(wire_nl1Oil_dataout, wire_nl0i1O_dataout, ~(niO0Oi));
	and(wire_nl1OiO_dataout, wire_nl0i0i_dataout, ~(niO0Oi));
	assign		wire_nl1Ol_dataout = (wire_nlOOi_dataout === 1'b1) ? wire_nliOl_dataout : txdata[5];
	and(wire_nl1Oli_dataout, wire_nl0i0l_dataout, ~(niO0Oi));
	and(wire_nl1Oll_dataout, wire_nl0i0O_dataout, ~(niO0Oi));
	and(wire_nl1OlO_dataout, wire_nl0iii_dataout, ~(niO0Oi));
	assign		wire_nl1OO_dataout = (wire_nlOOi_dataout === 1'b1) ? wire_nliOO_dataout : txdata[6];
	and(wire_nl1OOi_dataout, wire_nl0iil_dataout, ~(niO0Oi));
	and(wire_nl1OOl_dataout, wire_nl0iiO_dataout, ~(niO0Oi));
	and(wire_nl1OOO_dataout, wire_nl0ili_dataout, ~(niO0Oi));
	assign		wire_nli0i_dataout = (nlO0O === 1'b1) ? nli10i : n11lO;
	assign		wire_nli0l_dataout = (nlO0O === 1'b1) ? nli10l : n11Oi;
	assign		wire_nli0O_dataout = (nlO0O === 1'b1) ? nli10O : n11Ol;
	and(wire_nli0Oi_dataout, wire_nliOil_dataout, ~(niO0Oi));
	and(wire_nli0Ol_dataout, wire_nliOiO_dataout, ~(niO0Oi));
	and(wire_nli0OO_dataout, wire_nliOli_dataout, ~(niO0Oi));
	assign		wire_nli1i_dataout = (nlO0O === 1'b1) ? nli11i : n11iO;
	assign		wire_nli1l_dataout = (nlO0O === 1'b1) ? nli11l : n11li;
	assign		wire_nli1O_dataout = (nlO0O === 1'b1) ? nli11O : n11ll;
	and(wire_nlii0i_dataout, wire_nliOOl_dataout, ~(niO0Oi));
	and(wire_nlii0l_dataout, wire_nliOOO_dataout, ~(niO0Oi));
	and(wire_nlii0O_dataout, wire_nll11i_dataout, ~(niO0Oi));
	and(wire_nlii1i_dataout, wire_nliOll_dataout, ~(niO0Oi));
	and(wire_nlii1l_dataout, wire_nliOlO_dataout, ~(niO0Oi));
	and(wire_nlii1O_dataout, wire_nliOOi_dataout, ~(niO0Oi));
	assign		wire_nliii_dataout = (nlO0O === 1'b1) ? nli1ii : n11OO;
	and(wire_nliiii_dataout, wire_nll11l_dataout, ~(niO0Oi));
	and(wire_nliiil_dataout, wire_nll11O_dataout, ~(niO0Oi));
	and(wire_nliiiO_dataout, wire_nll10i_dataout, ~(niO0Oi));
	assign		wire_nliil_dataout = (nlO0O === 1'b1) ? nli1il : n101i;
	and(wire_nliili_dataout, wire_nll10l_dataout, ~(niO0Oi));
	and(wire_nliill_dataout, wire_nll10O_dataout, ~(niO0Oi));
	and(wire_nliilO_dataout, wire_nll1ii_dataout, ~(niO0Oi));
	assign		wire_nliiO_dataout = (nlO0O === 1'b1) ? nl1i1O : nllill;
	and(wire_nliiOi_dataout, wire_nll1il_dataout, ~(niO0Oi));
	and(wire_nliiOl_dataout, wire_nll1iO_dataout, ~(niO0Oi));
	and(wire_nliiOO_dataout, wire_nll1li_dataout, ~(niO0Oi));
	assign		wire_nlil0i_dataout = (n0110i === 1'b1) ? wire_nliOll_dataout : wire_nlilOl_dataout;
	assign		wire_nlil0l_dataout = (n0110i === 1'b1) ? wire_nliOlO_dataout : wire_nlilOO_dataout;
	assign		wire_nlil0O_dataout = (n0110i === 1'b1) ? wire_nliOOi_dataout : wire_nliO1i_dataout;
	assign		wire_nlil1i_dataout = (n0110i === 1'b1) ? wire_nliOil_dataout : wire_nlilll_dataout;
	assign		wire_nlil1l_dataout = (n0110i === 1'b1) ? wire_nliOiO_dataout : wire_nlillO_dataout;
	assign		wire_nlil1O_dataout = (n0110i === 1'b1) ? wire_nliOli_dataout : wire_nlilOi_dataout;
	assign		wire_nlili_dataout = (nlO0O === 1'b1) ? nl1i0i : nllilO;
	assign		wire_nlilii_dataout = (n0110i === 1'b1) ? wire_nliOOl_dataout : wire_nliO1l_dataout;
	assign		wire_nlilil_dataout = (n0110i === 1'b1) ? wire_nliOOO_dataout : wire_nliO1O_dataout;
	assign		wire_nliliO_dataout = (n0110i === 1'b1) ? wire_nll11i_dataout : wire_nliO0i_dataout;
	assign		wire_nlill_dataout = (nlO0O === 1'b1) ? nl1i0l : nlliOi;
	assign		wire_nlilli_dataout = (n0110i === 1'b1) ? (~ wire_nll11i_dataout) : wire_nliO0l_dataout;
	assign		wire_nlilll_dataout = (n0111O === 1'b1) ? wire_nll11l_dataout : wire_nl11ll_dataout;
	assign		wire_nlillO_dataout = (n0111O === 1'b1) ? wire_nll11O_dataout : wire_nl11lO_dataout;
	assign		wire_nlilO_dataout = (nlO0O === 1'b1) ? nl1i0O : nlliOl;
	assign		wire_nlilOi_dataout = (n0111O === 1'b1) ? wire_nll10i_dataout : wire_nl11Oi_dataout;
	assign		wire_nlilOl_dataout = (n0111O === 1'b1) ? wire_nll10l_dataout : wire_nl11Ol_dataout;
	assign		wire_nlilOO_dataout = (n0111O === 1'b1) ? wire_nll10O_dataout : wire_nl11OO_dataout;
	assign		wire_nliO0i_dataout = (n0111O === 1'b1) ? wire_nll1li_dataout : wire_nl100i_dataout;
	assign		wire_nliO0l_dataout = (n0111O === 1'b1) ? (~ wire_nll1li_dataout) : wire_nl100l_dataout;
	assign		wire_nliO1i_dataout = (n0111O === 1'b1) ? wire_nll1ii_dataout : wire_nl101i_dataout;
	assign		wire_nliO1l_dataout = (n0111O === 1'b1) ? wire_nll1il_dataout : wire_nl101l_dataout;
	assign		wire_nliO1O_dataout = (n0111O === 1'b1) ? wire_nll1iO_dataout : wire_nl101O_dataout;
	assign		wire_nliOi_dataout = (nlO0O === 1'b1) ? nl1iii : nlliOO;
	assign		wire_nliOil_dataout = (niO0lO === 1'b1) ? nli00i : nli1iO;
	assign		wire_nliOiO_dataout = (niO0lO === 1'b1) ? nli00l : nli1li;
	assign		wire_nliOl_dataout = (nlO0O === 1'b1) ? nl1iil : nlll1i;
	assign		wire_nliOli_dataout = (niO0lO === 1'b1) ? nli00O : nli1ll;
	assign		wire_nliOll_dataout = (niO0lO === 1'b1) ? (n011Ol ^ nli0ii) : nli1lO;
	assign		wire_nliOlO_dataout = (niO0lO === 1'b1) ? ((n011Ol ^ nli0il) ^ n011Oi) : nli1Oi;
	assign		wire_nliOO_dataout = (nlO0O === 1'b1) ? nl1iiO : nlll1l;
	assign		wire_nliOOi_dataout = (niO0lO === 1'b1) ? ((n011Oi ^ nli0iO) ^ n011lO) : nli1Ol;
	assign		wire_nliOOl_dataout = (niO0lO === 1'b1) ? ((n011lO ^ nli0li) ^ n011ll) : nli1OO;
	assign		wire_nliOOO_dataout = (niO0lO === 1'b1) ? ((n011ll ^ nli0lO) ^ n011li) : nli01i;
	assign		wire_nll10i_dataout = (niO0lO === 1'b1) ? ((n011ll ^ n011ii) ^ n0110O) : nli00l;
	assign		wire_nll10l_dataout = (niO0lO === 1'b1) ? ((n011li ^ n0110O) ^ n0110l) : nli00O;
	assign		wire_nll10O_dataout = (niO0lO === 1'b1) ? (n011iO ^ n0110l) : nli0ii;
	assign		wire_nll11i_dataout = (niO0lO === 1'b1) ? ((n011Ol ^ n011li) ^ n011iO) : nli01l;
	assign		wire_nll11l_dataout = (niO0lO === 1'b1) ? ((n011Oi ^ n011iO) ^ n011il) : nli01O;
	assign		wire_nll11O_dataout = (niO0lO === 1'b1) ? ((n011lO ^ n011il) ^ n011ii) : nli00i;
	assign		wire_nll1i_dataout = (nlO0O === 1'b1) ? nl1ili : nlll1O;
	assign		wire_nll1ii_dataout = (niO0lO === 1'b1) ? n011il : nli0il;
	assign		wire_nll1il_dataout = (niO0lO === 1'b1) ? n011ii : nli0iO;
	assign		wire_nll1iO_dataout = (niO0lO === 1'b1) ? n0110O : nli0li;
	assign		wire_nll1l_dataout = (nlO0O === 1'b1) ? nl1ill : nlll0i;
	assign		wire_nll1li_dataout = (niO0lO === 1'b1) ? n0110l : nli0lO;
	assign		wire_nll1O_dataout = (nlO0O === 1'b1) ? nl1ilO : nlll0l;
	assign		wire_nllil_dataout = (tx_std[0] === 1'b1) ? tx_ln[0] : tx_ln[11];
	assign		wire_nlliO_dataout = (tx_std[0] === 1'b1) ? tx_ln[1] : tx_ln[12];
	assign		wire_nllli_dataout = (tx_std[0] === 1'b1) ? tx_ln[2] : tx_ln[13];
	assign		wire_nllll_dataout = (tx_std[0] === 1'b1) ? tx_ln[3] : tx_ln[14];
	assign		wire_nlllO_dataout = (tx_std[0] === 1'b1) ? tx_ln[4] : tx_ln[15];
	assign		wire_nllOi_dataout = (tx_std[0] === 1'b1) ? tx_ln[5] : tx_ln[16];
	and(wire_nllOiO_dataout, wire_nlOi0i_dataout, ~(niO0Oi));
	assign		wire_nllOl_dataout = (tx_std[0] === 1'b1) ? tx_ln[6] : tx_ln[17];
	and(wire_nllOli_dataout, wire_nlOi0l_dataout, ~(niO0Oi));
	and(wire_nllOll_dataout, wire_nlOi0O_dataout, ~(niO0Oi));
	and(wire_nllOlO_dataout, wire_nlOiii_dataout, ~(niO0Oi));
	assign		wire_nllOO_dataout = (tx_std[0] === 1'b1) ? tx_ln[7] : tx_ln[18];
	and(wire_nllOOi_dataout, wire_nlOiil_dataout, ~(niO0Oi));
	and(wire_nllOOl_dataout, wire_nlOiiO_dataout, ~(niO0Oi));
	and(wire_nllOOO_dataout, wire_nlOili_dataout, ~(niO0Oi));
	assign		wire_nlO00i_dataout = (n0101i === 1'b1) ? wire_nlOill_dataout : wire_nlO0Ol_dataout;
	assign		wire_nlO00l_dataout = (n0101i === 1'b1) ? wire_nlOilO_dataout : wire_nlO0OO_dataout;
	assign		wire_nlO00O_dataout = (n0101i === 1'b1) ? (~ wire_nlOilO_dataout) : wire_nlOi1i_dataout;
	assign		wire_nlO01i_dataout = (n0101i === 1'b1) ? wire_nlOiil_dataout : wire_nlO0ll_dataout;
	assign		wire_nlO01l_dataout = (n0101i === 1'b1) ? wire_nlOiiO_dataout : wire_nlO0lO_dataout;
	assign		wire_nlO01O_dataout = (n0101i === 1'b1) ? wire_nlOili_dataout : wire_nlO0Oi_dataout;
	or(wire_nlO0i_dataout, (~ nlO0O), tx_std[0]);
	assign		wire_nlO0ii_dataout = (n011OO === 1'b1) ? wire_nlOiOi_dataout : wire_niOO0i_dataout;
	assign		wire_nlO0il_dataout = (n011OO === 1'b1) ? wire_nlOiOl_dataout : wire_niOO0l_dataout;
	assign		wire_nlO0iO_dataout = (n011OO === 1'b1) ? wire_nlOiOO_dataout : wire_niOO0O_dataout;
	assign		wire_nlO0li_dataout = (n011OO === 1'b1) ? wire_nlOl1i_dataout : wire_niOOii_dataout;
	assign		wire_nlO0ll_dataout = (n011OO === 1'b1) ? wire_nlOl1l_dataout : wire_niOOil_dataout;
	assign		wire_nlO0lO_dataout = (n011OO === 1'b1) ? wire_nlOl1O_dataout : wire_niOOiO_dataout;
	assign		wire_nlO0Oi_dataout = (n011OO === 1'b1) ? wire_nlOl0i_dataout : wire_niOOli_dataout;
	assign		wire_nlO0Ol_dataout = (n011OO === 1'b1) ? wire_nlOl0l_dataout : wire_niOOll_dataout;
	assign		wire_nlO0OO_dataout = (n011OO === 1'b1) ? wire_nlOl0O_dataout : wire_niOOlO_dataout;
	and(wire_nlO10i_dataout, wire_nlOiOl_dataout, ~(niO0Oi));
	and(wire_nlO10l_dataout, wire_nlOiOO_dataout, ~(niO0Oi));
	and(wire_nlO10O_dataout, wire_nlOl1i_dataout, ~(niO0Oi));
	and(wire_nlO11i_dataout, wire_nlOill_dataout, ~(niO0Oi));
	and(wire_nlO11l_dataout, wire_nlOilO_dataout, ~(niO0Oi));
	and(wire_nlO11O_dataout, wire_nlOiOi_dataout, ~(niO0Oi));
	assign		wire_nlO1i_dataout = (tx_std[0] === 1'b1) ? tx_ln[8] : tx_ln[19];
	and(wire_nlO1ii_dataout, wire_nlOl1l_dataout, ~(niO0Oi));
	and(wire_nlO1il_dataout, wire_nlOl1O_dataout, ~(niO0Oi));
	and(wire_nlO1iO_dataout, wire_nlOl0i_dataout, ~(niO0Oi));
	assign		wire_nlO1l_dataout = (tx_std[0] === 1'b1) ? tx_ln[9] : tx_ln[20];
	and(wire_nlO1li_dataout, wire_nlOl0l_dataout, ~(niO0Oi));
	and(wire_nlO1ll_dataout, wire_nlOl0O_dataout, ~(niO0Oi));
	assign		wire_nlO1lO_dataout = (n0101i === 1'b1) ? wire_nlOi0i_dataout : wire_nlO0ii_dataout;
	assign		wire_nlO1O_dataout = (tx_std[0] === 1'b1) ? tx_ln[10] : tx_ln[21];
	assign		wire_nlO1Oi_dataout = (n0101i === 1'b1) ? wire_nlOi0l_dataout : wire_nlO0il_dataout;
	assign		wire_nlO1Ol_dataout = (n0101i === 1'b1) ? wire_nlOi0O_dataout : wire_nlO0iO_dataout;
	assign		wire_nlO1OO_dataout = (n0101i === 1'b1) ? wire_nlOiii_dataout : wire_nlO0li_dataout;
	assign		wire_nlOi0i_dataout = (niO0lO === 1'b1) ? nllO1i : nlll0O;
	assign		wire_nlOi0l_dataout = (niO0lO === 1'b1) ? nllO1l : nlllii;
	assign		wire_nlOi0O_dataout = (niO0lO === 1'b1) ? nllO1O : nlllil;
	assign		wire_nlOi1i_dataout = (n011OO === 1'b1) ? (~ wire_nlOl0O_dataout) : wire_niOOOi_dataout;
	or(wire_nlOii_dataout, wire_nlOil_dataout, tx_std[0]);
	assign		wire_nlOiii_dataout = (niO0lO === 1'b1) ? (n010ll ^ nllO0i) : nllliO;
	assign		wire_nlOiil_dataout = (niO0lO === 1'b1) ? ((n010ll ^ nllO0l) ^ n010li) : nlllli;
	assign		wire_nlOiiO_dataout = (niO0lO === 1'b1) ? ((n010li ^ nllO0O) ^ n010iO) : nlllll;
	and(wire_nlOil_dataout, (~ nlO0O), ~(((tx_trs[0] & (~ nlOll)) & (n00iOl4 ^ n00iOl3))));
	assign		wire_nlOili_dataout = (niO0lO === 1'b1) ? ((n010iO ^ nllOii) ^ n010il) : nllllO;
	assign		wire_nlOill_dataout = (niO0lO === 1'b1) ? ((n010il ^ nllOil) ^ n010ii) : nlllOi;
	assign		wire_nlOilO_dataout = (niO0lO === 1'b1) ? ((n010ll ^ n010ii) ^ n0100O) : nlllOl;
	assign		wire_nlOiOi_dataout = (niO0lO === 1'b1) ? ((n010li ^ n0100O) ^ n0100l) : nlllOO;
	assign		wire_nlOiOl_dataout = (niO0lO === 1'b1) ? ((n010iO ^ n0100l) ^ n0100i) : nllO1i;
	assign		wire_nlOiOO_dataout = (niO0lO === 1'b1) ? ((n010il ^ n0100i) ^ n0101O) : nllO1l;
	assign		wire_nlOl0i_dataout = (niO0lO === 1'b1) ? n0100i : nllO0O;
	assign		wire_nlOl0l_dataout = (niO0lO === 1'b1) ? n0101O : nllOii;
	assign		wire_nlOl0O_dataout = (niO0lO === 1'b1) ? n0101l : nllOil;
	assign		wire_nlOl1i_dataout = (niO0lO === 1'b1) ? ((n010ii ^ n0101O) ^ n0101l) : nllO1O;
	assign		wire_nlOl1l_dataout = (niO0lO === 1'b1) ? (n0100O ^ n0101l) : nllO0i;
	assign		wire_nlOl1O_dataout = (niO0lO === 1'b1) ? n0100l : nllO0l;
	or(wire_nlOOi_dataout, tx_std[0], tx_std[1]);
	oper_add   n0O0Oi
	( 
	.a({n0l0Ol, n0l0Oi, n0l0lO, n0l0ll}),
	.b({{3{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_n0O0Oi_o));
	defparam
		n0O0Oi.sgate_representation = 0,
		n0O0Oi.width_a = 4,
		n0O0Oi.width_b = 4,
		n0O0Oi.width_o = 4;
	oper_add   nili1i
	( 
	.a({nil01l, nil01i, nil1OO, nil1Ol}),
	.b({{3{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_nili1i_o));
	defparam
		nili1i.sgate_representation = 0,
		nili1i.width_a = 4,
		nili1i.width_b = 4,
		nili1i.width_o = 4;
	oper_less_than   n0Ol0i
	( 
	.a({4{1'b0}}),
	.b({n0l0Ol, n0l0Oi, n0l0lO, n0l0ll}),
	.cin(1'b0),
	.o(wire_n0Ol0i_o));
	defparam
		n0Ol0i.sgate_representation = 0,
		n0Ol0i.width_a = 4,
		n0Ol0i.width_b = 4;
	oper_mux   n0O0Ol
	( 
	.data({{5{n00l1O}}, wire_nii0il_dataout, wire_nii11O_dataout, wire_ni0lOi_dataout, wire_ni0iil_dataout, wire_ni001O_dataout, wire_ni1OOi_dataout, wire_ni1lil_dataout, wire_ni1i1O_dataout, wire_ni11Oi_dataout, wire_n0OOil_dataout, niiO0O}),
	.o(wire_n0O0Ol_o),
	.sel({n0l0Ol, n0l0Oi, n0l0lO, n0l0ll}));
	defparam
		n0O0Ol.width_data = 16,
		n0O0Ol.width_sel = 4;
	oper_mux   n0O0OO
	( 
	.data({{5{n00l1O}}, wire_nii0iO_dataout, wire_nii10i_dataout, wire_ni0lOl_dataout, wire_ni0iiO_dataout, wire_ni000i_dataout, wire_ni1OOl_dataout, wire_ni1liO_dataout, wire_ni1i0i_dataout, wire_ni11Ol_dataout, wire_n0OOiO_dataout, niiO0O}),
	.o(wire_n0O0OO_o),
	.sel({n0l0Ol, n0l0Oi, n0l0lO, n0l0ll}));
	defparam
		n0O0OO.width_data = 16,
		n0O0OO.width_sel = 4;
	oper_mux   n0Oi0i
	( 
	.data({{5{n00l1O}}, wire_nii0Oi_dataout, wire_nii1il_dataout, wire_ni0O1O_dataout, wire_ni0iOi_dataout, wire_ni00il_dataout, wire_ni011O_dataout, wire_ni1lOi_dataout, wire_ni1iil_dataout, wire_ni101O_dataout, wire_n0OOOi_dataout, wire_n0Olil_dataout}),
	.o(wire_n0Oi0i_o),
	.sel({n0l0Ol, n0l0Oi, n0l0lO, n0l0ll}));
	defparam
		n0Oi0i.width_data = 16,
		n0Oi0i.width_sel = 4;
	oper_mux   n0Oi0l
	( 
	.data({{5{n00l1O}}, wire_nii0Ol_dataout, wire_nii1iO_dataout, wire_ni0O0i_dataout, wire_ni0iOl_dataout, wire_ni00iO_dataout, wire_ni010i_dataout, wire_ni1lOl_dataout, wire_ni1iiO_dataout, wire_ni100i_dataout, wire_n0OOOl_dataout, wire_n0OliO_dataout}),
	.o(wire_n0Oi0l_o),
	.sel({n0l0Ol, n0l0Oi, n0l0lO, n0l0ll}));
	defparam
		n0Oi0l.width_data = 16,
		n0Oi0l.width_sel = 4;
	oper_mux   n0Oi0O
	( 
	.data({{5{n00l1O}}, wire_nii0OO_dataout, wire_nii1li_dataout, wire_ni0O0l_dataout, wire_ni0iOO_dataout, wire_ni00li_dataout, wire_ni010l_dataout, wire_ni1lOO_dataout, wire_ni1ili_dataout, wire_ni100l_dataout, wire_n0OOOO_dataout, wire_n0Olli_dataout}),
	.o(wire_n0Oi0O_o),
	.sel({n0l0Ol, n0l0Oi, n0l0lO, n0l0ll}));
	defparam
		n0Oi0O.width_data = 16,
		n0Oi0O.width_sel = 4;
	oper_mux   n0Oi1i
	( 
	.data({{5{n00l1O}}, wire_nii0li_dataout, wire_nii10l_dataout, wire_ni0lOO_dataout, wire_ni0ili_dataout, wire_ni000l_dataout, wire_ni1OOO_dataout, wire_ni1lli_dataout, wire_ni1i0l_dataout, wire_ni11OO_dataout, wire_n0OOli_dataout, wire_n0Ol0l_dataout}),
	.o(wire_n0Oi1i_o),
	.sel({n0l0Ol, n0l0Oi, n0l0lO, n0l0ll}));
	defparam
		n0Oi1i.width_data = 16,
		n0Oi1i.width_sel = 4;
	oper_mux   n0Oi1l
	( 
	.data({{5{n00l1O}}, wire_nii0ll_dataout, wire_nii10O_dataout, wire_ni0O1i_dataout, wire_ni0ill_dataout, wire_ni000O_dataout, wire_ni011i_dataout, wire_ni1lll_dataout, wire_ni1i0O_dataout, wire_ni101i_dataout, wire_n0OOll_dataout, wire_n0Ol0O_dataout}),
	.o(wire_n0Oi1l_o),
	.sel({n0l0Ol, n0l0Oi, n0l0lO, n0l0ll}));
	defparam
		n0Oi1l.width_data = 16,
		n0Oi1l.width_sel = 4;
	oper_mux   n0Oi1O
	( 
	.data({{5{n00l1O}}, wire_nii0lO_dataout, wire_nii1ii_dataout, wire_ni0O1l_dataout, wire_ni0ilO_dataout, wire_ni00ii_dataout, wire_ni011l_dataout, wire_ni1llO_dataout, wire_ni1iii_dataout, wire_ni101l_dataout, wire_n0OOlO_dataout, wire_n0Olii_dataout}),
	.o(wire_n0Oi1O_o),
	.sel({n0l0Ol, n0l0Oi, n0l0lO, n0l0ll}));
	defparam
		n0Oi1O.width_data = 16,
		n0Oi1O.width_sel = 4;
	oper_mux   n0Oiii
	( 
	.data({{5{n00l1O}}, wire_niii1i_dataout, wire_nii1ll_dataout, wire_ni0O0O_dataout, wire_ni0l1i_dataout, wire_ni00ll_dataout, wire_ni010O_dataout, wire_ni1O1i_dataout, wire_ni1ill_dataout, wire_ni100O_dataout, wire_ni111i_dataout, wire_n0Olll_dataout}),
	.o(wire_n0Oiii_o),
	.sel({n0l0Ol, n0l0Oi, n0l0lO, n0l0ll}));
	defparam
		n0Oiii.width_data = 16,
		n0Oiii.width_sel = 4;
	oper_mux   n0Oiil
	( 
	.data({{5{n00l1O}}, wire_niii1l_dataout, wire_nii1lO_dataout, wire_ni0Oii_dataout, wire_ni0l1l_dataout, wire_ni00lO_dataout, wire_ni01ii_dataout, wire_ni1O1l_dataout, wire_ni1ilO_dataout, wire_ni10ii_dataout, wire_ni111l_dataout, wire_n0OllO_dataout}),
	.o(wire_n0Oiil_o),
	.sel({n0l0Ol, n0l0Oi, n0l0lO, n0l0ll}));
	defparam
		n0Oiil.width_data = 16,
		n0Oiil.width_sel = 4;
	oper_mux   n0OiiO
	( 
	.data({{5{n00l1O}}, wire_niii1O_dataout, wire_nii1Oi_dataout, wire_ni0Oil_dataout, wire_ni0l1O_dataout, wire_ni00Oi_dataout, wire_ni01il_dataout, wire_ni1O1O_dataout, wire_ni1iOi_dataout, wire_ni10il_dataout, wire_ni111O_dataout, wire_n0OlOi_dataout}),
	.o(wire_n0OiiO_o),
	.sel({n0l0Ol, n0l0Oi, n0l0lO, n0l0ll}));
	defparam
		n0OiiO.width_data = 16,
		n0OiiO.width_sel = 4;
	oper_mux   n0Oili
	( 
	.data({{5{n00l1O}}, wire_niii0i_dataout, wire_nii1Ol_dataout, wire_ni0OiO_dataout, wire_ni0l0i_dataout, wire_ni00Ol_dataout, wire_ni01iO_dataout, wire_ni1O0i_dataout, wire_ni1iOl_dataout, wire_ni10iO_dataout, wire_ni110i_dataout, wire_n0OlOl_dataout}),
	.o(wire_n0Oili_o),
	.sel({n0l0Ol, n0l0Oi, n0l0lO, n0l0ll}));
	defparam
		n0Oili.width_data = 16,
		n0Oili.width_sel = 4;
	oper_mux   n0Oill
	( 
	.data({{5{n00l1O}}, wire_niii0l_dataout, wire_nii1OO_dataout, wire_ni0Oli_dataout, wire_ni0l0l_dataout, wire_ni00OO_dataout, wire_ni01li_dataout, wire_ni1O0l_dataout, wire_ni1iOO_dataout, wire_ni10li_dataout, wire_ni110l_dataout, wire_n0OlOO_dataout}),
	.o(wire_n0Oill_o),
	.sel({n0l0Ol, n0l0Oi, n0l0lO, n0l0ll}));
	defparam
		n0Oill.width_data = 16,
		n0Oill.width_sel = 4;
	oper_mux   n0OilO
	( 
	.data({{5{n00l1O}}, wire_niii0O_dataout, wire_nii01i_dataout, wire_ni0Oll_dataout, wire_ni0l0O_dataout, wire_ni0i1i_dataout, wire_ni01ll_dataout, wire_ni1O0O_dataout, wire_ni1l1i_dataout, wire_ni10ll_dataout, wire_ni110O_dataout, wire_n0OO1i_dataout}),
	.o(wire_n0OilO_o),
	.sel({n0l0Ol, n0l0Oi, n0l0lO, n0l0ll}));
	defparam
		n0OilO.width_data = 16,
		n0OilO.width_sel = 4;
	oper_mux   n0OiOi
	( 
	.data({{5{n00l1O}}, wire_niiiii_dataout, wire_nii01l_dataout, wire_ni0OlO_dataout, wire_ni0lii_dataout, wire_ni0i1l_dataout, wire_ni01lO_dataout, wire_ni1Oii_dataout, wire_ni1l1l_dataout, wire_ni10lO_dataout, wire_ni11ii_dataout, wire_n0OO1l_dataout}),
	.o(wire_n0OiOi_o),
	.sel({n0l0Ol, n0l0Oi, n0l0lO, n0l0ll}));
	defparam
		n0OiOi.width_data = 16,
		n0OiOi.width_sel = 4;
	oper_mux   n0OiOl
	( 
	.data({{5{n00l1O}}, wire_niiiil_dataout, wire_nii01O_dataout, wire_ni0OOi_dataout, wire_ni0lil_dataout, wire_ni0i1O_dataout, wire_ni01Oi_dataout, wire_ni1Oil_dataout, wire_ni1l1O_dataout, wire_ni10Oi_dataout, wire_ni11il_dataout, wire_n0OO1O_dataout}),
	.o(wire_n0OiOl_o),
	.sel({n0l0Ol, n0l0Oi, n0l0lO, n0l0ll}));
	defparam
		n0OiOl.width_data = 16,
		n0OiOl.width_sel = 4;
	oper_mux   n0OiOO
	( 
	.data({{5{n00l1O}}, wire_niiiiO_dataout, wire_nii00i_dataout, wire_ni0OOl_dataout, wire_ni0liO_dataout, wire_ni0i0i_dataout, wire_ni01Ol_dataout, wire_ni1OiO_dataout, wire_ni1l0i_dataout, wire_ni10Ol_dataout, wire_ni11iO_dataout, wire_n0OO0i_dataout}),
	.o(wire_n0OiOO_o),
	.sel({n0l0Ol, n0l0Oi, n0l0lO, n0l0ll}));
	defparam
		n0OiOO.width_data = 16,
		n0OiOO.width_sel = 4;
	oper_mux   n0Ol1i
	( 
	.data({{5{n00l1O}}, wire_niiili_dataout, wire_nii00l_dataout, wire_ni0OOO_dataout, wire_ni0lli_dataout, wire_ni0i0l_dataout, wire_ni01OO_dataout, wire_ni1Oli_dataout, wire_ni1l0l_dataout, wire_ni10OO_dataout, wire_ni11li_dataout, wire_n0OO0l_dataout}),
	.o(wire_n0Ol1i_o),
	.sel({n0l0Ol, n0l0Oi, n0l0lO, n0l0ll}));
	defparam
		n0Ol1i.width_data = 16,
		n0Ol1i.width_sel = 4;
	oper_mux   n0Ol1l
	( 
	.data({{5{n00l1O}}, wire_niiill_dataout, wire_nii00O_dataout, wire_nii11i_dataout, wire_ni0lll_dataout, wire_ni0i0O_dataout, wire_ni001i_dataout, wire_ni1Oll_dataout, wire_ni1l0O_dataout, wire_ni1i1i_dataout, wire_ni11ll_dataout, wire_n0OO0O_dataout}),
	.o(wire_n0Ol1l_o),
	.sel({n0l0Ol, n0l0Oi, n0l0lO, n0l0ll}));
	defparam
		n0Ol1l.width_data = 16,
		n0Ol1l.width_sel = 4;
	oper_mux   n0Ol1O
	( 
	.data({{5{n00l1O}}, wire_niiilO_dataout, wire_nii0ii_dataout, wire_nii11l_dataout, wire_ni0llO_dataout, wire_ni0iii_dataout, wire_ni001l_dataout, wire_ni1OlO_dataout, wire_ni1lii_dataout, wire_ni1i1l_dataout, wire_ni11lO_dataout, wire_n0OOii_dataout}),
	.o(wire_n0Ol1O_o),
	.sel({n0l0Ol, n0l0Oi, n0l0lO, n0l0ll}));
	defparam
		n0Ol1O.width_data = 16,
		n0Ol1O.width_sel = 4;
	oper_selector   niOiil
	( 
	.data({niO0lO, wire_niOlli_dataout, 1'b0}),
	.o(wire_niOiil_o),
	.sel({n1Olil, niOi1l, niO0OO}));
	defparam
		niOiil.width_data = 3,
		niOiil.width_sel = 3;
	oper_selector   niOili
	( 
	.data({wire_niOlll_dataout, 1'b0, 1'b1}),
	.o(wire_niOili_o),
	.sel({niOiii, n1OliO, niO0Ol}));
	defparam
		niOili.width_data = 3,
		niOili.width_sel = 3;
	oper_selector   niOilO
	( 
	.data({wire_niOllO_dataout, 1'b0, 1'b1}),
	.o(wire_niOilO_o),
	.sel({niOiii, n1Olli, niO0OO}));
	defparam
		niOilO.width_data = 3,
		niOilO.width_sel = 3;
	oper_selector   niOiOl
	( 
	.data({wire_niOlOi_dataout, 1'b0, 1'b1}),
	.o(wire_niOiOl_o),
	.sel({niOiii, n1Olll, niOi1i}));
	defparam
		niOiOl.width_data = 3,
		niOiOl.width_sel = 3;
	oper_selector   niOl0l
	( 
	.data({wire_niOO1i_dataout, 1'b1, 1'b0}),
	.o(wire_niOl0l_o),
	.sel({niOiii, niOi0l, n1OlOl}));
	defparam
		niOl0l.width_data = 3,
		niOl0l.width_sel = 3;
	oper_selector   niOl1i
	( 
	.data({wire_niOlOl_dataout, 1'b0, txdata[6]}),
	.o(wire_niOl1i_o),
	.sel({niOiii, n1OllO, niOi1l}));
	defparam
		niOl1i.width_data = 3,
		niOl1i.width_sel = 3;
	oper_selector   niOl1O
	( 
	.data({wire_niOlOO_dataout, 1'b0, 1'b1}),
	.o(wire_niOl1O_o),
	.sel({niOiii, n1OlOi, niOi1O}));
	defparam
		niOl1O.width_data = 3,
		niOl1O.width_sel = 3;
	oper_selector   niOlil
	( 
	.data({wire_niOO1O_dataout, 1'b0, (~ txdata[6]), 1'b1}),
	.o(wire_niOlil_o),
	.sel({niOiii, n1OlOO, niOi1l, niO0Oi}));
	defparam
		niOlil.width_data = 4,
		niOlil.width_sel = 4;
	assign
		gxb_tx_clkout = {wire_n00lil_clkout},
		n0000l = (n000ii ^ n0OOO),
		n0000O = ((wire_nl1ll_dataout ^ n0OlO) ^ ni11i),
		n0001l = (((wire_nl1lO_dataout ^ n0Oll) ^ (~ (n0001O20 ^ n0001O19))) ^ n0OOO),
		n000ii = (n000Oi ^ ni11i),
		n000il = ((((wire_nl1li_dataout ^ n0OOi) ^ (~ (n000ll16 ^ n000ll15))) ^ ni11l) ^ (~ (n000iO18 ^ n000iO17))),
		n000Oi = (n00i0i ^ ni11l),
		n000Ol = ((((wire_nl1iO_dataout ^ n0OOl) ^ (~ (n00i1l12 ^ n00i1l11))) ^ ni11O) ^ (~ (n000OO14 ^ n000OO13))),
		n0010O = (n001li ^ n0OlO),
		n0011i = ((((wire_nl1OO_dataout ^ n000il) ^ (~ (n0010i28 ^ n0010i27))) ^ n0OlO) ^ (~ (n0011l30 ^ n0011l29))),
		n001ii = (((wire_nl1Ol_dataout ^ n000Ol) ^ (~ (n001il26 ^ n001il25))) ^ n0OOi),
		n001li = ((n001Ol ^ n0OOi) ^ (~ (n001ll24 ^ n001ll23))),
		n001Oi = ((wire_nl1Oi_dataout ^ n0Oli) ^ n0OOl),
		n001Ol = ((n0000l ^ n0OOl) ^ (~ (n001OO22 ^ n001OO21))),
		n00i0i = ((ni11O ^ n0OiO) ^ (~ (n00i0l10 ^ n00i0l9))),
		n00iii = ((enable_crc[0] & wire_nlOOi_dataout) & (n00iil8 ^ n00iil7)),
		n00ili = (enable_crc[0] & wire_nlOOi_dataout),
		n00ill = (enable_crc[0] & wire_nlOOi_dataout),
		n00ilO = (enable_crc[0] & wire_nlOOi_dataout),
		n00l1i = 1'b1,
		n00l1O = 1'b0,
		n0100i = (wire_niOOll_dataout ^ nlllOi),
		n0100l = (wire_niOOli_dataout ^ nllllO),
		n0100O = (wire_niOOiO_dataout ^ nlllll),
		n0101i = (n00ili & niO0Ol),
		n0101l = (wire_niOOOi_dataout ^ nlllOO),
		n0101O = (wire_niOOlO_dataout ^ nlllOl),
		n010ii = (wire_niOOil_dataout ^ nlllli),
		n010il = (wire_niOOii_dataout ^ nllliO),
		n010iO = (wire_niOO0O_dataout ^ nlllil),
		n010li = (wire_niOO0l_dataout ^ nlllii),
		n010ll = (wire_niOO0i_dataout ^ nlll0O),
		n010Ol = (n00iii & niO0Oi),
		n010OO = (n00iii & niO0Ol),
		n0110i = (n00ill & niO0Ol),
		n0110l = (wire_nl100l_dataout ^ nli01O),
		n0110O = (wire_nl100i_dataout ^ nli01l),
		n0111i = (wire_niOO0i_dataout ^ nl1iOi),
		n0111O = (n00ill & niO0Oi),
		n011ii = (wire_nl101O_dataout ^ nli01i),
		n011il = (wire_nl101l_dataout ^ nli1OO),
		n011iO = (wire_nl101i_dataout ^ nli1Ol),
		n011li = (wire_nl11OO_dataout ^ nli1Oi),
		n011ll = (wire_nl11Ol_dataout ^ nli1lO),
		n011lO = (wire_nl11Oi_dataout ^ nli1ll),
		n011Oi = (wire_nl11lO_dataout ^ nli1li),
		n011Ol = (wire_nl11ll_dataout ^ nli1iO),
		n011OO = (n00ili & niO0Oi),
		n01i0i = (wire_nl101l_dataout ^ n10il),
		n01i0l = (wire_nl101i_dataout ^ n10ii),
		n01i0O = (wire_nl11OO_dataout ^ n100O),
		n01i1i = (wire_nl100l_dataout ^ n10ll),
		n01i1l = (wire_nl100i_dataout ^ n10li),
		n01i1O = (wire_nl101O_dataout ^ n10iO),
		n01iii = (wire_nl11Ol_dataout ^ n100l),
		n01iil = (wire_nl11Oi_dataout ^ n100i),
		n01iiO = (wire_nl11lO_dataout ^ n101O),
		n01ili = (wire_nl11ll_dataout ^ n101l),
		n01ill = (n01lOO ^ n01ilO),
		n01ilO = (n01O0i ^ n01iOi),
		n01iOi = (n01Oil ^ n01iOl),
		n01iOl = (n01Oli ^ n01iOO),
		n01iOO = (n0011i ^ n01l1l),
		n01l0i = (n001Oi ^ n01l0O),
		n01l0l = (n0001l ^ (wire_nl00O_dataout ^ n01Oli)),
		n01l0O = (n0001l ^ n01llO),
		n01l1i = (n001ii ^ (wire_nl0il_dataout ^ n01O0i)),
		n01l1l = (n001ii ^ n01l0i),
		n01l1O = (n001Oi ^ (wire_nl0ii_dataout ^ n01Oil)),
		n01lii = ((n0000O ^ ((wire_nl00l_dataout ^ n0011i) ^ (~ (n01lli42 ^ n01lli41)))) ^ (~ (n01lil44 ^ n01lil43))),
		n01llO = ((n0000O ^ n01O1i) ^ (~ (n01lOi40 ^ n01lOi39))),
		n01lOO = (n000il ^ (wire_nl00i_dataout ^ n001ii)),
		n01O0i = (n000Ol ^ (wire_nl01O_dataout ^ n001Oi)),
		n01O0l = ((n000Ol ^ n01OiO) ^ (~ (n01O0O36 ^ n01O0O35))),
		n01O1i = ((n000il ^ n01O0l) ^ (~ (n01O1l38 ^ n01O1l37))),
		n01Oil = ((wire_nl01l_dataout ^ n0001l) ^ n0Oli),
		n01OiO = (n01OOi ^ n0Oli),
		n01Oli = (((wire_nl01i_dataout ^ n0000O) ^ (~ (n01Oll34 ^ n01Oll33))) ^ n0Oll),
		n01OOi = ((n0010O ^ n0Oll) ^ (~ (n01OOl32 ^ n01OOl31))),
		n1Ol1l = (((tx_std[1] & wire_niliii_dataout) | (tx_std[0] & ((((~ nil01l) & (~ nil01i)) & (~ nil1OO)) & nil1Ol))) | ((~ tx_std[0]) & (((nil01l & (~ nil01i)) & nil1OO) & (~ nil1Ol)))),
		n1Olil = (((((niOiii | niOi0l) | niOi1O) | niOi1i) | niO0Ol) | niO0Oi),
		n1OliO = (((((niOi0l | niOi1O) | niOi1l) | niOi1i) | niO0OO) | niO0Oi),
		n1Olli = (((((niOi0l | niOi1O) | niOi1l) | niOi1i) | niO0Ol) | niO0Oi),
		n1Olll = (((((niOi0l | niOi1O) | niOi1l) | niO0OO) | niO0Ol) | niO0Oi),
		n1OllO = (((((niOi0l | niOi1O) | niOi1i) | niO0OO) | niO0Ol) | niO0Oi),
		n1OlOi = (((((niOi0l | niOi1l) | niOi1i) | niO0OO) | niO0Ol) | niO0Oi),
		n1OlOl = (((((niOi1O | niOi1l) | niOi1i) | niO0OO) | niO0Ol) | niO0Oi),
		n1OlOO = ((((niOi0l | niOi1O) | niOi1i) | niO0OO) | niO0Ol),
		n1OO0i = (enable_ln[0] & niOi1i),
		n1OO0l = (n00ilO & niO0Oi),
		n1OO0O = (n00ilO & niO0Ol),
		n1OO1i = (enable_ln[0] & niO0OO),
		n1OO1l = (enable_ln[0] & niOi1i),
		n1OO1O = (enable_ln[0] & niO0OO),
		n1OOii = (wire_niOOOi_dataout ^ nl1lii),
		n1OOil = (wire_niOOlO_dataout ^ nl1l0O),
		n1OOiO = (wire_niOOll_dataout ^ nl1l0l),
		n1OOli = (wire_niOOli_dataout ^ nl1l0i),
		n1OOll = (wire_niOOiO_dataout ^ nl1l1O),
		n1OOlO = (wire_niOOil_dataout ^ nl1l1l),
		n1OOOi = (wire_niOOii_dataout ^ nl1l1i),
		n1OOOl = (wire_niOO0O_dataout ^ nl1iOO),
		n1OOOO = (wire_niOO0l_dataout ^ nl1iOl),
		sdi_reconfig_fromgxb = {{16{1'b0}}, wire_n00liO_dprioout},
		sdi_tx = {wire_n00lii_dataout},
		tx_status = {(~ wire_n00l0O_locked)};
endmodule //trsdi_tx
//synopsys translate_on
//VALID FILE
