
x1z_c21.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004010  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000078  20000000  00004010  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00002784  20000080  00004090  00020078  2**4
                  ALLOC
  3 .stack        00002004  20002804  00006814  00020078  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
  6 .debug_info   000372a8  00000000  00000000  000200f9  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000053a8  00000000  00000000  000573a1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000101ff  00000000  00000000  0005c749  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000e88  00000000  00000000  0006c948  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000013f0  00000000  00000000  0006d7d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0002354c  00000000  00000000  0006ebc0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001b482  00000000  00000000  0009210c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00099b4d  00000000  00000000  000ad58e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002850  00000000  00000000  001470dc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	08 48 00 20 2d 01 00 00 29 01 00 00 29 01 00 00     .H. -...)...)...
	...
      2c:	29 01 00 00 00 00 00 00 00 00 00 00 29 01 00 00     )...........)...
      3c:	29 01 00 00 29 01 00 00 29 01 00 00 29 01 00 00     )...)...)...)...
      4c:	69 25 00 00 29 01 00 00 29 01 00 00 29 01 00 00     i%..)...)...)...
      5c:	51 24 00 00 29 01 00 00 29 01 00 00 29 01 00 00     Q$..)...)...)...
      6c:	c5 29 00 00 d9 29 00 00 00 00 00 00 00 00 00 00     .)...)..........
      7c:	25 22 00 00 00 00 00 00 29 01 00 00 29 01 00 00     %"......)...)...
      8c:	29 01 00 00 21 2c 00 00 29 01 00 00 29 01 00 00     )...!,..)...)...
      9c:	29 01 00 00 29 01 00 00 29 01 00 00 29 01 00 00     )...)...)...)...
      ac:	29 01 00 00 29 01 00 00 29 01 00 00 29 01 00 00     )...)...)...)...

000000bc <__do_global_dtors_aux>:
      bc:	b510      	push	{r4, lr}
      be:	4c06      	ldr	r4, [pc, #24]	; (d8 <__do_global_dtors_aux+0x1c>)
      c0:	7823      	ldrb	r3, [r4, #0]
      c2:	2b00      	cmp	r3, #0
      c4:	d107      	bne.n	d6 <__do_global_dtors_aux+0x1a>
      c6:	4b05      	ldr	r3, [pc, #20]	; (dc <__do_global_dtors_aux+0x20>)
      c8:	2b00      	cmp	r3, #0
      ca:	d002      	beq.n	d2 <__do_global_dtors_aux+0x16>
      cc:	4804      	ldr	r0, [pc, #16]	; (e0 <__do_global_dtors_aux+0x24>)
      ce:	e000      	b.n	d2 <__do_global_dtors_aux+0x16>
      d0:	bf00      	nop
      d2:	2301      	movs	r3, #1
      d4:	7023      	strb	r3, [r4, #0]
      d6:	bd10      	pop	{r4, pc}
      d8:	20000080 	.word	0x20000080
      dc:	00000000 	.word	0x00000000
      e0:	00004010 	.word	0x00004010

000000e4 <frame_dummy>:
      e4:	4b08      	ldr	r3, [pc, #32]	; (108 <frame_dummy+0x24>)
      e6:	b510      	push	{r4, lr}
      e8:	2b00      	cmp	r3, #0
      ea:	d003      	beq.n	f4 <frame_dummy+0x10>
      ec:	4907      	ldr	r1, [pc, #28]	; (10c <frame_dummy+0x28>)
      ee:	4808      	ldr	r0, [pc, #32]	; (110 <frame_dummy+0x2c>)
      f0:	e000      	b.n	f4 <frame_dummy+0x10>
      f2:	bf00      	nop
      f4:	4807      	ldr	r0, [pc, #28]	; (114 <frame_dummy+0x30>)
      f6:	6803      	ldr	r3, [r0, #0]
      f8:	2b00      	cmp	r3, #0
      fa:	d100      	bne.n	fe <frame_dummy+0x1a>
      fc:	bd10      	pop	{r4, pc}
      fe:	4b06      	ldr	r3, [pc, #24]	; (118 <frame_dummy+0x34>)
     100:	2b00      	cmp	r3, #0
     102:	d0fb      	beq.n	fc <frame_dummy+0x18>
     104:	4798      	blx	r3
     106:	e7f9      	b.n	fc <frame_dummy+0x18>
     108:	00000000 	.word	0x00000000
     10c:	20000084 	.word	0x20000084
     110:	00004010 	.word	0x00004010
     114:	00004010 	.word	0x00004010
     118:	00000000 	.word	0x00000000

0000011c <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
     11c:	b510      	push	{r4, lr}
	system_init();
     11e:	4b01      	ldr	r3, [pc, #4]	; (124 <atmel_start_init+0x8>)
     120:	4798      	blx	r3
}
     122:	bd10      	pop	{r4, pc}
     124:	000012d5 	.word	0x000012d5

00000128 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     128:	e7fe      	b.n	128 <Dummy_Handler>
	...

0000012c <Reset_Handler>:
{
     12c:	b510      	push	{r4, lr}
        if (pSrc != pDest) {
     12e:	4a17      	ldr	r2, [pc, #92]	; (18c <Reset_Handler+0x60>)
     130:	4b17      	ldr	r3, [pc, #92]	; (190 <Reset_Handler+0x64>)
     132:	429a      	cmp	r2, r3
     134:	d011      	beq.n	15a <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
     136:	001a      	movs	r2, r3
     138:	4b16      	ldr	r3, [pc, #88]	; (194 <Reset_Handler+0x68>)
     13a:	429a      	cmp	r2, r3
     13c:	d20d      	bcs.n	15a <Reset_Handler+0x2e>
     13e:	4a16      	ldr	r2, [pc, #88]	; (198 <Reset_Handler+0x6c>)
     140:	3303      	adds	r3, #3
     142:	1a9b      	subs	r3, r3, r2
     144:	089b      	lsrs	r3, r3, #2
     146:	3301      	adds	r3, #1
     148:	009b      	lsls	r3, r3, #2
     14a:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
     14c:	4810      	ldr	r0, [pc, #64]	; (190 <Reset_Handler+0x64>)
     14e:	490f      	ldr	r1, [pc, #60]	; (18c <Reset_Handler+0x60>)
     150:	588c      	ldr	r4, [r1, r2]
     152:	5084      	str	r4, [r0, r2]
     154:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
     156:	429a      	cmp	r2, r3
     158:	d1fa      	bne.n	150 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
     15a:	4a10      	ldr	r2, [pc, #64]	; (19c <Reset_Handler+0x70>)
     15c:	4b10      	ldr	r3, [pc, #64]	; (1a0 <Reset_Handler+0x74>)
     15e:	429a      	cmp	r2, r3
     160:	d20a      	bcs.n	178 <Reset_Handler+0x4c>
     162:	43d3      	mvns	r3, r2
     164:	490e      	ldr	r1, [pc, #56]	; (1a0 <Reset_Handler+0x74>)
     166:	185b      	adds	r3, r3, r1
     168:	2103      	movs	r1, #3
     16a:	438b      	bics	r3, r1
     16c:	3304      	adds	r3, #4
     16e:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
     170:	2100      	movs	r1, #0
     172:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
     174:	4293      	cmp	r3, r2
     176:	d1fc      	bne.n	172 <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     178:	4a0a      	ldr	r2, [pc, #40]	; (1a4 <Reset_Handler+0x78>)
     17a:	21ff      	movs	r1, #255	; 0xff
     17c:	4b0a      	ldr	r3, [pc, #40]	; (1a8 <Reset_Handler+0x7c>)
     17e:	438b      	bics	r3, r1
     180:	6093      	str	r3, [r2, #8]
        __libc_init_array();
     182:	4b0a      	ldr	r3, [pc, #40]	; (1ac <Reset_Handler+0x80>)
     184:	4798      	blx	r3
        main();
     186:	4b0a      	ldr	r3, [pc, #40]	; (1b0 <Reset_Handler+0x84>)
     188:	4798      	blx	r3
     18a:	e7fe      	b.n	18a <Reset_Handler+0x5e>
     18c:	00004010 	.word	0x00004010
     190:	20000000 	.word	0x20000000
     194:	20000078 	.word	0x20000078
     198:	20000004 	.word	0x20000004
     19c:	20000080 	.word	0x20000080
     1a0:	20002804 	.word	0x20002804
     1a4:	e000ed00 	.word	0xe000ed00
     1a8:	00000000 	.word	0x00000000
     1ac:	00003019 	.word	0x00003019
     1b0:	00002ea1 	.word	0x00002ea1

000001b4 <can_0_rx_callback>:
};



static void can_0_rx_callback(struct can_async_descriptor *const descr)
{
     1b4:	b5f0      	push	{r4, r5, r6, r7, lr}
     1b6:	46d6      	mov	lr, sl
     1b8:	464f      	mov	r7, r9
     1ba:	4646      	mov	r6, r8
     1bc:	b5c0      	push	{r6, r7, lr}
     1be:	b086      	sub	sp, #24
     1c0:	0004      	movs	r4, r0
	struct can_message msg;
	uint8_t            data[8];
	uint32_t index, cnt;
	//char str[100];
	
	msg.data = data;
     1c2:	466b      	mov	r3, sp
     1c4:	9304      	str	r3, [sp, #16]
	return (((Can *)hw)->RXF0S.reg & CAN_RXF0S_F0FL(mask)) >> CAN_RXF0S_F0FL_Pos;
}

static inline hri_can_rxf0s_reg_t hri_can_read_RXF0S_F0FL_bf(const void *const hw)
{
	return (((Can *)hw)->RXF0S.reg & CAN_RXF0S_F0FL_Msk) >> CAN_RXF0S_F0FL_Pos;
     1c6:	23a4      	movs	r3, #164	; 0xa4
     1c8:	6802      	ldr	r2, [r0, #0]
     1ca:	58d3      	ldr	r3, [r2, r3]
     1cc:	277f      	movs	r7, #127	; 0x7f
     1ce:	401f      	ands	r7, r3
	
	cnt = hri_can_read_RXF0S_F0FL_bf((&descr->dev)->hw);
	for (int i = 0; i < cnt; i++)
     1d0:	d026      	beq.n	220 <can_0_rx_callback+0x6c>
     1d2:	2500      	movs	r5, #0
	{
		index = hri_can_read_RXF0S_F0GI_bf((&descr->dev)->hw);
		can_async_read(descr, &msg);
     1d4:	4b2c      	ldr	r3, [pc, #176]	; (288 <can_0_rx_callback+0xd4>)
     1d6:	4699      	mov	r9, r3
		can_rcv_total_cnt += 1;
     1d8:	4e2c      	ldr	r6, [pc, #176]	; (28c <can_0_rx_callback+0xd8>)
		//sprintf(str, "can0-rcv: id=0x%lX, dlc=%d, data=%02X %02X %02X %02X %02X %02X %02X %02X\r\n", msg.id, msg.len, msg.data[0], msg.data[1], msg.data[2], msg.data[3], msg.data[4], msg.data[5], msg.data[6], msg.data[7]);
		//elog_print_string(str);
		hri_can_write_RXF0A_F0AI_bf((&descr->dev)->hw, index);
		if (sys_config.can_2_fpga)
     1da:	4b2d      	ldr	r3, [pc, #180]	; (290 <can_0_rx_callback+0xdc>)
     1dc:	4698      	mov	r8, r3
     1de:	e002      	b.n	1e6 <can_0_rx_callback+0x32>
	for (int i = 0; i < cnt; i++)
     1e0:	3501      	adds	r5, #1
     1e2:	42bd      	cmp	r5, r7
     1e4:	d01c      	beq.n	220 <can_0_rx_callback+0x6c>
	return (((Can *)hw)->RXF0S.reg & CAN_RXF0S_F0GI(mask)) >> CAN_RXF0S_F0GI_Pos;
}

static inline hri_can_rxf0s_reg_t hri_can_read_RXF0S_F0GI_bf(const void *const hw)
{
	return (((Can *)hw)->RXF0S.reg & CAN_RXF0S_F0GI_Msk) >> CAN_RXF0S_F0GI_Pos;
     1e6:	23a4      	movs	r3, #164	; 0xa4
     1e8:	6822      	ldr	r2, [r4, #0]
     1ea:	58d3      	ldr	r3, [r2, r3]
     1ec:	469a      	mov	sl, r3
		can_async_read(descr, &msg);
     1ee:	a902      	add	r1, sp, #8
     1f0:	0020      	movs	r0, r4
     1f2:	47c8      	blx	r9
		can_rcv_total_cnt += 1;
     1f4:	6833      	ldr	r3, [r6, #0]
     1f6:	3301      	adds	r3, #1
     1f8:	6033      	str	r3, [r6, #0]

static inline void hri_can_write_RXF0A_F0AI_bf(const void *const hw, hri_can_rxf0a_reg_t data)
{
	uint32_t tmp;
	CAN_CRITICAL_SECTION_ENTER();
	tmp = ((Can *)hw)->RXF0A.reg;
     1fa:	20a8      	movs	r0, #168	; 0xa8
     1fc:	6823      	ldr	r3, [r4, #0]
     1fe:	5819      	ldr	r1, [r3, r0]
	tmp &= ~CAN_RXF0A_F0AI_Msk;
     200:	233f      	movs	r3, #63	; 0x3f
     202:	4399      	bics	r1, r3
	return (((Can *)hw)->RXF0S.reg & CAN_RXF0S_F0GI_Msk) >> CAN_RXF0S_F0GI_Pos;
     204:	4652      	mov	r2, sl
     206:	0a12      	lsrs	r2, r2, #8
     208:	4013      	ands	r3, r2
	tmp |= CAN_RXF0A_F0AI(data);
     20a:	430b      	orrs	r3, r1
	((Can *)hw)->RXF0A.reg = tmp;
     20c:	6822      	ldr	r2, [r4, #0]
     20e:	5013      	str	r3, [r2, r0]
		if (sys_config.can_2_fpga)
     210:	4643      	mov	r3, r8
     212:	795b      	ldrb	r3, [r3, #5]
     214:	2b00      	cmp	r3, #0
     216:	d0e3      	beq.n	1e0 <can_0_rx_callback+0x2c>
		{
			can_rcv_2_fpga_send(&msg);
     218:	a802      	add	r0, sp, #8
     21a:	4b1e      	ldr	r3, [pc, #120]	; (294 <can_0_rx_callback+0xe0>)
     21c:	4798      	blx	r3
     21e:	e7df      	b.n	1e0 <can_0_rx_callback+0x2c>
	return (((Can *)hw)->RXF1S.reg & CAN_RXF1S_F1FL_Msk) >> CAN_RXF1S_F1FL_Pos;
     220:	23b4      	movs	r3, #180	; 0xb4
     222:	6822      	ldr	r2, [r4, #0]
     224:	58d3      	ldr	r3, [r2, r3]
     226:	277f      	movs	r7, #127	; 0x7f
     228:	401f      	ands	r7, r3
		}
	}
	
	cnt = hri_can_read_RXF1S_F1FL_bf((&descr->dev)->hw);
	for (int i = 0; i < cnt; i++)
     22a:	d026      	beq.n	27a <can_0_rx_callback+0xc6>
     22c:	2500      	movs	r5, #0
	{
		index = hri_can_read_RXF1S_F1GI_bf((&descr->dev)->hw);
		can_async_read(descr, &msg);
     22e:	4b16      	ldr	r3, [pc, #88]	; (288 <can_0_rx_callback+0xd4>)
     230:	4699      	mov	r9, r3
		can_rcv_total_cnt += 1;
     232:	4e16      	ldr	r6, [pc, #88]	; (28c <can_0_rx_callback+0xd8>)
		//sprintf(str, "can0-rcv: id=0x%lX, dlc=%d, data=%02X %02X %02X %02X %02X %02X %02X %02X\r\n", msg.id, msg.len, msg.data[0], msg.data[1], msg.data[2], msg.data[3], msg.data[4], msg.data[5], msg.data[6], msg.data[7]);
		//elog_print_string(str);
		hri_can_write_RXF1A_F1AI_bf((&descr->dev)->hw, index);
		if (sys_config.can_2_fpga)
     234:	4b16      	ldr	r3, [pc, #88]	; (290 <can_0_rx_callback+0xdc>)
     236:	4698      	mov	r8, r3
     238:	e002      	b.n	240 <can_0_rx_callback+0x8c>
	for (int i = 0; i < cnt; i++)
     23a:	3501      	adds	r5, #1
     23c:	42bd      	cmp	r5, r7
     23e:	d01c      	beq.n	27a <can_0_rx_callback+0xc6>
	return (((Can *)hw)->RXF1S.reg & CAN_RXF1S_F1GI_Msk) >> CAN_RXF1S_F1GI_Pos;
     240:	23b4      	movs	r3, #180	; 0xb4
     242:	6822      	ldr	r2, [r4, #0]
     244:	58d3      	ldr	r3, [r2, r3]
     246:	469a      	mov	sl, r3
		can_async_read(descr, &msg);
     248:	a902      	add	r1, sp, #8
     24a:	0020      	movs	r0, r4
     24c:	47c8      	blx	r9
		can_rcv_total_cnt += 1;
     24e:	6833      	ldr	r3, [r6, #0]
     250:	3301      	adds	r3, #1
     252:	6033      	str	r3, [r6, #0]

static inline void hri_can_write_RXF1A_F1AI_bf(const void *const hw, hri_can_rxf1a_reg_t data)
{
	uint32_t tmp;
	CAN_CRITICAL_SECTION_ENTER();
	tmp = ((Can *)hw)->RXF1A.reg;
     254:	20b8      	movs	r0, #184	; 0xb8
     256:	6823      	ldr	r3, [r4, #0]
     258:	5819      	ldr	r1, [r3, r0]
	tmp &= ~CAN_RXF1A_F1AI_Msk;
     25a:	233f      	movs	r3, #63	; 0x3f
     25c:	4399      	bics	r1, r3
	return (((Can *)hw)->RXF1S.reg & CAN_RXF1S_F1GI_Msk) >> CAN_RXF1S_F1GI_Pos;
     25e:	4652      	mov	r2, sl
     260:	0a12      	lsrs	r2, r2, #8
     262:	4013      	ands	r3, r2
	tmp |= CAN_RXF1A_F1AI(data);
     264:	430b      	orrs	r3, r1
	((Can *)hw)->RXF1A.reg = tmp;
     266:	6822      	ldr	r2, [r4, #0]
     268:	5013      	str	r3, [r2, r0]
		if (sys_config.can_2_fpga)
     26a:	4643      	mov	r3, r8
     26c:	795b      	ldrb	r3, [r3, #5]
     26e:	2b00      	cmp	r3, #0
     270:	d0e3      	beq.n	23a <can_0_rx_callback+0x86>
		{
			can_rcv_2_fpga_send(&msg);
     272:	a802      	add	r0, sp, #8
     274:	4b07      	ldr	r3, [pc, #28]	; (294 <can_0_rx_callback+0xe0>)
     276:	4798      	blx	r3
     278:	e7df      	b.n	23a <can_0_rx_callback+0x86>
		}
	}
	
	
	return;
}
     27a:	b006      	add	sp, #24
     27c:	bc1c      	pop	{r2, r3, r4}
     27e:	4690      	mov	r8, r2
     280:	4699      	mov	r9, r3
     282:	46a2      	mov	sl, r4
     284:	bdf0      	pop	{r4, r5, r6, r7, pc}
     286:	46c0      	nop			; (mov r8, r8)
     288:	00001425 	.word	0x00001425
     28c:	20002400 	.word	0x20002400
     290:	20002504 	.word	0x20002504
     294:	00000d05 	.word	0x00000d05

00000298 <can_drv_init>:
	filter.mask = 0x0;
	can_async_set_filter(&CAN_0, 1, CAN_FMT_EXTID, &filter);
}

void can_drv_init(void)
{
     298:	b570      	push	{r4, r5, r6, lr}
     29a:	b082      	sub	sp, #8
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = ~data;
}

static inline void hri_port_clear_OUT_reg(const void *const hw, uint8_t submodule_index, hri_port_out_reg_t mask)
{
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     29c:	23c0      	movs	r3, #192	; 0xc0
     29e:	05db      	lsls	r3, r3, #23
     2a0:	2280      	movs	r2, #128	; 0x80
     2a2:	00d2      	lsls	r2, r2, #3
     2a4:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     2a6:	609a      	str	r2, [r3, #8]

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     2a8:	2382      	movs	r3, #130	; 0x82
     2aa:	05db      	lsls	r3, r3, #23
     2ac:	4a10      	ldr	r2, [pc, #64]	; (2f0 <can_drv_init+0x58>)
     2ae:	629a      	str	r2, [r3, #40]	; 0x28
     2b0:	22c0      	movs	r2, #192	; 0xc0
     2b2:	0612      	lsls	r2, r2, #24
     2b4:	629a      	str	r2, [r3, #40]	; 0x28
	filter.id = 0x7df;
     2b6:	4b0f      	ldr	r3, [pc, #60]	; (2f4 <can_drv_init+0x5c>)
     2b8:	9300      	str	r3, [sp, #0]
	filter.mask = 0x0;
     2ba:	2600      	movs	r6, #0
     2bc:	9601      	str	r6, [sp, #4]
	can_async_set_filter(&CAN_0, 0, CAN_FMT_STDID, &filter);
     2be:	4c0e      	ldr	r4, [pc, #56]	; (2f8 <can_drv_init+0x60>)
     2c0:	466b      	mov	r3, sp
     2c2:	2200      	movs	r2, #0
     2c4:	2100      	movs	r1, #0
     2c6:	0020      	movs	r0, r4
     2c8:	4d0c      	ldr	r5, [pc, #48]	; (2fc <can_drv_init+0x64>)
     2ca:	47a8      	blx	r5
	filter.id = 0x1fffffff;
     2cc:	4b0c      	ldr	r3, [pc, #48]	; (300 <can_drv_init+0x68>)
     2ce:	9300      	str	r3, [sp, #0]
	filter.mask = 0x0;
     2d0:	9601      	str	r6, [sp, #4]
	can_async_set_filter(&CAN_0, 1, CAN_FMT_EXTID, &filter);
     2d2:	466b      	mov	r3, sp
     2d4:	2201      	movs	r2, #1
     2d6:	2101      	movs	r1, #1
     2d8:	0020      	movs	r0, r4
     2da:	47a8      	blx	r5
	gpio_set_pin_level(PIN_CAN_MODE, false);	// 低电平，使能CAN0
	gpio_set_pin_direction(PIN_CAN_MODE, GPIO_DIRECTION_OUT);
	
	can_filter_set();
	can_async_register_callback(&CAN_0, CAN_ASYNC_RX_CB, (FUNC_PTR)can_0_rx_callback);
     2dc:	4a09      	ldr	r2, [pc, #36]	; (304 <can_drv_init+0x6c>)
     2de:	2100      	movs	r1, #0
     2e0:	0020      	movs	r0, r4
     2e2:	4b09      	ldr	r3, [pc, #36]	; (308 <can_drv_init+0x70>)
     2e4:	4798      	blx	r3
	
	can_async_enable(&CAN_0);
     2e6:	0020      	movs	r0, r4
     2e8:	4b08      	ldr	r3, [pc, #32]	; (30c <can_drv_init+0x74>)
     2ea:	4798      	blx	r3
}
     2ec:	b002      	add	sp, #8
     2ee:	bd70      	pop	{r4, r5, r6, pc}
     2f0:	40000400 	.word	0x40000400
     2f4:	000007df 	.word	0x000007df
     2f8:	20002550 	.word	0x20002550
     2fc:	000014dd 	.word	0x000014dd
     300:	1fffffff 	.word	0x1fffffff
     304:	000001b5 	.word	0x000001b5
     308:	0000148d 	.word	0x0000148d
     30c:	000013d5 	.word	0x000013d5

00000310 <elog_keep_online_cb>:

static struct timer_task elog_online_task;

static void elog_keep_online_cb(const struct timer_task *const timer_task)
{
	sys_config.elog_print = 0;
     310:	2200      	movs	r2, #0
     312:	4b01      	ldr	r3, [pc, #4]	; (318 <elog_keep_online_cb+0x8>)
     314:	701a      	strb	r2, [r3, #0]
}
     316:	4770      	bx	lr
     318:	20002504 	.word	0x20002504

0000031c <can_wakeup_cb>:

uint8_t wakeup_flag = 0;

void can_wakeup_cb(void)
{
	wakeup_flag = 1;	
     31c:	2201      	movs	r2, #1
     31e:	4b01      	ldr	r3, [pc, #4]	; (324 <can_wakeup_cb+0x8>)
     320:	701a      	strb	r2, [r3, #0]
}
     322:	4770      	bx	lr
     324:	2000009c 	.word	0x2000009c

00000328 <elog_tx_cb>:



static void elog_tx_cb(const struct usart_async_descriptor *const descr)
{
	elog_tx_unfinish = 0;
     328:	2200      	movs	r2, #0
     32a:	4b01      	ldr	r3, [pc, #4]	; (330 <elog_tx_cb+0x8>)
     32c:	705a      	strb	r2, [r3, #1]
}
     32e:	4770      	bx	lr
     330:	2000009c 	.word	0x2000009c

00000334 <sys_config_set_default>:
	sys_config.elog_print = 1;
     334:	4b04      	ldr	r3, [pc, #16]	; (348 <sys_config_set_default+0x14>)
     336:	2201      	movs	r2, #1
     338:	701a      	strb	r2, [r3, #0]
	sys_config.can_2_fpga = 1;
     33a:	715a      	strb	r2, [r3, #5]
	sys_config.fpga_2_can = 1;
     33c:	711a      	strb	r2, [r3, #4]
	sys_config.elog_2_fpga = 0;
     33e:	2200      	movs	r2, #0
     340:	709a      	strb	r2, [r3, #2]
	sys_config.fpga_2_elog = 0;
     342:	70da      	strb	r2, [r3, #3]
	sys_config.fpga_lookback = 0;
     344:	705a      	strb	r2, [r3, #1]
}
     346:	4770      	bx	lr
     348:	20002504 	.word	0x20002504

0000034c <elog_print_dataes>:



// 此函数实现FPGA-TO-ELOG强制转发，故不判断sys_config.elog_print
void elog_print_dataes(char *str, uint8_t len)	
{
     34c:	b510      	push	{r4, lr}
	if (str == NULL || len == 0)
     34e:	2800      	cmp	r0, #0
     350:	d001      	beq.n	356 <elog_print_dataes+0xa>
     352:	2900      	cmp	r1, #0
     354:	d100      	bne.n	358 <elog_print_dataes+0xc>
	return;
	//if (sys_config.elog_print)	
	tx_fifo_write(&pElog_head, str, len);
	elog_list_deep++;
}
     356:	bd10      	pop	{r4, pc}
	tx_fifo_write(&pElog_head, str, len);
     358:	4c05      	ldr	r4, [pc, #20]	; (370 <elog_print_dataes+0x24>)
     35a:	1d23      	adds	r3, r4, #4
     35c:	000a      	movs	r2, r1
     35e:	0001      	movs	r1, r0
     360:	0018      	movs	r0, r3
     362:	4b04      	ldr	r3, [pc, #16]	; (374 <elog_print_dataes+0x28>)
     364:	4798      	blx	r3
	elog_list_deep++;
     366:	6923      	ldr	r3, [r4, #16]
     368:	3301      	adds	r3, #1
     36a:	6123      	str	r3, [r4, #16]
     36c:	e7f3      	b.n	356 <elog_print_dataes+0xa>
     36e:	46c0      	nop			; (mov r8, r8)
     370:	2000009c 	.word	0x2000009c
     374:	00001071 	.word	0x00001071

00000378 <elog_print_string>:

void elog_print_string(char *str)
{
     378:	b570      	push	{r4, r5, r6, lr}
     37a:	1e04      	subs	r4, r0, #0
	if (str == NULL)
     37c:	d003      	beq.n	386 <elog_print_string+0xe>
		return;
	if (sys_config.elog_print)
     37e:	4b08      	ldr	r3, [pc, #32]	; (3a0 <elog_print_string+0x28>)
     380:	781b      	ldrb	r3, [r3, #0]
     382:	2b00      	cmp	r3, #0
     384:	d100      	bne.n	388 <elog_print_string+0x10>
	{
		tx_fifo_write(&pElog_head, str, strlen(str));
		elog_list_deep++;
	}
}
     386:	bd70      	pop	{r4, r5, r6, pc}
		tx_fifo_write(&pElog_head, str, strlen(str));
     388:	4b06      	ldr	r3, [pc, #24]	; (3a4 <elog_print_string+0x2c>)
     38a:	4798      	blx	r3
     38c:	0002      	movs	r2, r0
     38e:	4d06      	ldr	r5, [pc, #24]	; (3a8 <elog_print_string+0x30>)
     390:	1d28      	adds	r0, r5, #4
     392:	0021      	movs	r1, r4
     394:	4b05      	ldr	r3, [pc, #20]	; (3ac <elog_print_string+0x34>)
     396:	4798      	blx	r3
		elog_list_deep++;
     398:	692b      	ldr	r3, [r5, #16]
     39a:	3301      	adds	r3, #1
     39c:	612b      	str	r3, [r5, #16]
     39e:	e7f2      	b.n	386 <elog_print_string+0xe>
     3a0:	20002504 	.word	0x20002504
     3a4:	00003211 	.word	0x00003211
     3a8:	2000009c 	.word	0x2000009c
     3ac:	00001071 	.word	0x00001071

000003b0 <elog_init>:
		fpga_print_dataes((char *)buf, read_len);
	}
}

void elog_init(void)
{
     3b0:	b530      	push	{r4, r5, lr}
     3b2:	b083      	sub	sp, #12
	struct io_descriptor *io;
	
	loop_array_init(&array_elog, (uint8_t *)elog_rx_buf, USART_RX_LENGTH);
     3b4:	2280      	movs	r2, #128	; 0x80
     3b6:	0152      	lsls	r2, r2, #5
     3b8:	490b      	ldr	r1, [pc, #44]	; (3e8 <elog_init+0x38>)
     3ba:	3114      	adds	r1, #20
     3bc:	480b      	ldr	r0, [pc, #44]	; (3ec <elog_init+0x3c>)
     3be:	4b0c      	ldr	r3, [pc, #48]	; (3f0 <elog_init+0x40>)
     3c0:	4798      	blx	r3
	
	usart_async_get_io_descriptor(USART_ELOG, &io);
     3c2:	4c0c      	ldr	r4, [pc, #48]	; (3f4 <elog_init+0x44>)
     3c4:	a901      	add	r1, sp, #4
     3c6:	0020      	movs	r0, r4
     3c8:	4b0b      	ldr	r3, [pc, #44]	; (3f8 <elog_init+0x48>)
     3ca:	4798      	blx	r3
	usart_async_register_callback(USART_ELOG, USART_ASYNC_RXC_CB, elog_rx_cb);
     3cc:	4a0b      	ldr	r2, [pc, #44]	; (3fc <elog_init+0x4c>)
     3ce:	2100      	movs	r1, #0
     3d0:	0020      	movs	r0, r4
     3d2:	4d0b      	ldr	r5, [pc, #44]	; (400 <elog_init+0x50>)
     3d4:	47a8      	blx	r5
	usart_async_register_callback(USART_ELOG, USART_ASYNC_TXC_CB, elog_tx_cb);
     3d6:	4a0b      	ldr	r2, [pc, #44]	; (404 <elog_init+0x54>)
     3d8:	2101      	movs	r1, #1
     3da:	0020      	movs	r0, r4
     3dc:	47a8      	blx	r5
	usart_async_enable(USART_ELOG);
     3de:	0020      	movs	r0, r4
     3e0:	4b09      	ldr	r3, [pc, #36]	; (408 <elog_init+0x58>)
     3e2:	4798      	blx	r3
}
     3e4:	b003      	add	sp, #12
     3e6:	bd30      	pop	{r4, r5, pc}
     3e8:	2000009c 	.word	0x2000009c
     3ec:	2000251c 	.word	0x2000251c
     3f0:	00000a79 	.word	0x00000a79
     3f4:	2000257c 	.word	0x2000257c
     3f8:	00001bb1 	.word	0x00001bb1
     3fc:	00000a09 	.word	0x00000a09
     400:	00001bdd 	.word	0x00001bdd
     404:	00000329 	.word	0x00000329
     408:	00001b85 	.word	0x00001b85

0000040c <elog_printf>:

void elog_printf(const char *fmt, ...)
{
     40c:	b40f      	push	{r0, r1, r2, r3}
     40e:	b500      	push	{lr}
     410:	b0c3      	sub	sp, #268	; 0x10c
     412:	aa44      	add	r2, sp, #272	; 0x110
     414:	ca02      	ldmia	r2!, {r1}
	char str[256];
	va_list argp;
	va_start(argp, fmt);
     416:	9201      	str	r2, [sp, #4]
	vsprintf(str, fmt, argp);
     418:	a802      	add	r0, sp, #8
     41a:	4b04      	ldr	r3, [pc, #16]	; (42c <elog_printf+0x20>)
     41c:	4798      	blx	r3
	va_end(argp);
	elog_print_string(str);
     41e:	a802      	add	r0, sp, #8
     420:	4b03      	ldr	r3, [pc, #12]	; (430 <elog_printf+0x24>)
     422:	4798      	blx	r3
     424:	b043      	add	sp, #268	; 0x10c
     426:	bc08      	pop	{r3}
     428:	b004      	add	sp, #16
     42a:	4718      	bx	r3
     42c:	00003281 	.word	0x00003281
     430:	00000379 	.word	0x00000379

00000434 <fpga_reboot_cb>:
{
     434:	b510      	push	{r4, lr}
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     436:	2280      	movs	r2, #128	; 0x80
     438:	0512      	lsls	r2, r2, #20
     43a:	23c0      	movs	r3, #192	; 0xc0
     43c:	05db      	lsls	r3, r3, #23
     43e:	619a      	str	r2, [r3, #24]
	elog_printf("fpga_reboot success\r\n");
     440:	4801      	ldr	r0, [pc, #4]	; (448 <fpga_reboot_cb+0x14>)
     442:	4b02      	ldr	r3, [pc, #8]	; (44c <fpga_reboot_cb+0x18>)
     444:	4798      	blx	r3
}
     446:	bd10      	pop	{r4, pc}
     448:	0000392c 	.word	0x0000392c
     44c:	0000040d 	.word	0x0000040d

00000450 <fpga_reboot_f>:
{
     450:	b510      	push	{r4, lr}
	if (delay <= 10)
     452:	280a      	cmp	r0, #10
     454:	d909      	bls.n	46a <fpga_reboot_f+0x1a>
	fpga_reboot_tt.mode = TIMER_TASK_ONE_SHOT;
     456:	4907      	ldr	r1, [pc, #28]	; (474 <fpga_reboot_f+0x24>)
     458:	2300      	movs	r3, #0
     45a:	740b      	strb	r3, [r1, #16]
	fpga_reboot_tt.cb = fpga_reboot_cb;
     45c:	4b06      	ldr	r3, [pc, #24]	; (478 <fpga_reboot_f+0x28>)
     45e:	60cb      	str	r3, [r1, #12]
	fpga_reboot_tt.interval = delay;
     460:	6088      	str	r0, [r1, #8]
	timer_add_task(&TIMER_0, &fpga_reboot_tt);
     462:	4806      	ldr	r0, [pc, #24]	; (47c <fpga_reboot_f+0x2c>)
     464:	4b06      	ldr	r3, [pc, #24]	; (480 <fpga_reboot_f+0x30>)
     466:	4798      	blx	r3
}
     468:	bd10      	pop	{r4, pc}
		elog_printf("fpga_reboot failed: delay time too low\r\n");	
     46a:	4806      	ldr	r0, [pc, #24]	; (484 <fpga_reboot_f+0x34>)
     46c:	4b06      	ldr	r3, [pc, #24]	; (488 <fpga_reboot_f+0x38>)
     46e:	4798      	blx	r3
		return;
     470:	e7fa      	b.n	468 <fpga_reboot_f+0x18>
     472:	46c0      	nop			; (mov r8, r8)
     474:	2000252c 	.word	0x2000252c
     478:	00000435 	.word	0x00000435
     47c:	2000261c 	.word	0x2000261c
     480:	000017d9 	.word	0x000017d9
     484:	00003944 	.word	0x00003944
     488:	0000040d 	.word	0x0000040d

0000048c <elog_process>:
{
     48c:	b5f0      	push	{r4, r5, r6, r7, lr}
     48e:	46de      	mov	lr, fp
     490:	4657      	mov	r7, sl
     492:	464e      	mov	r6, r9
     494:	4645      	mov	r5, r8
     496:	b5e0      	push	{r5, r6, r7, lr}
     498:	b0c9      	sub	sp, #292	; 0x124
	CRITICAL_SECTION_ENTER();
     49a:	a806      	add	r0, sp, #24
     49c:	4bce      	ldr	r3, [pc, #824]	; (7d8 <elog_process+0x34c>)
     49e:	4798      	blx	r3
	if (pElog_head.next != NULL && !elog_tx_unfinish)
     4a0:	4bce      	ldr	r3, [pc, #824]	; (7dc <elog_process+0x350>)
     4a2:	685b      	ldr	r3, [r3, #4]
     4a4:	2b00      	cmp	r3, #0
     4a6:	d003      	beq.n	4b0 <elog_process+0x24>
     4a8:	4bcc      	ldr	r3, [pc, #816]	; (7dc <elog_process+0x350>)
     4aa:	785b      	ldrb	r3, [r3, #1]
     4ac:	2b00      	cmp	r3, #0
     4ae:	d017      	beq.n	4e0 <elog_process+0x54>
	CRITICAL_SECTION_LEAVE();
     4b0:	a806      	add	r0, sp, #24
     4b2:	4bcb      	ldr	r3, [pc, #812]	; (7e0 <elog_process+0x354>)
     4b4:	4798      	blx	r3
	int32_t read_len = loop_array_read(&array_elog, buf, 256);
     4b6:	2280      	movs	r2, #128	; 0x80
     4b8:	0052      	lsls	r2, r2, #1
     4ba:	a908      	add	r1, sp, #32
     4bc:	48c9      	ldr	r0, [pc, #804]	; (7e4 <elog_process+0x358>)
     4be:	4bca      	ldr	r3, [pc, #808]	; (7e8 <elog_process+0x35c>)
     4c0:	4798      	blx	r3
     4c2:	4683      	mov	fp, r0
	if (read_len < 0)
     4c4:	2800      	cmp	r0, #0
     4c6:	db26      	blt.n	516 <elog_process+0x8a>
     4c8:	ac08      	add	r4, sp, #32
     4ca:	1827      	adds	r7, r4, r0
	for (int32_t i = 0; i < read_len; i++)
     4cc:	2800      	cmp	r0, #0
     4ce:	dc00      	bgt.n	4d2 <elog_process+0x46>
     4d0:	e256      	b.n	980 <elog_process+0x4f4>
		cur_rcv_data[cur_rcv_off] = buf[i];
     4d2:	4dc6      	ldr	r5, [pc, #792]	; (7ec <elog_process+0x360>)
				cur_rcv_off = 0;
     4d4:	002b      	movs	r3, r5
     4d6:	46aa      	mov	sl, r5
	if (strstr(dat, "fl=en"))
     4d8:	3318      	adds	r3, #24
     4da:	9304      	str	r3, [sp, #16]
	if (strstr(dat, "fl=dis"))
     4dc:	9305      	str	r3, [sp, #20]
     4de:	e04d      	b.n	57c <elog_process+0xf0>
		usart_async_get_io_descriptor(USART_ELOG, &io);
     4e0:	a907      	add	r1, sp, #28
     4e2:	48c3      	ldr	r0, [pc, #780]	; (7f0 <elog_process+0x364>)
     4e4:	4bc3      	ldr	r3, [pc, #780]	; (7f4 <elog_process+0x368>)
     4e6:	4798      	blx	r3
		elog_tx_unfinish = 1;
     4e8:	4bbc      	ldr	r3, [pc, #752]	; (7dc <elog_process+0x350>)
     4ea:	2201      	movs	r2, #1
     4ec:	705a      	strb	r2, [r3, #1]
		if (pElog_head.next->len != io_write(io, (uint8_t *)(pElog_head.next->dat), pElog_head.next->len))
     4ee:	685b      	ldr	r3, [r3, #4]
     4f0:	685c      	ldr	r4, [r3, #4]
     4f2:	b2a2      	uxth	r2, r4
     4f4:	6899      	ldr	r1, [r3, #8]
     4f6:	9807      	ldr	r0, [sp, #28]
     4f8:	4bbf      	ldr	r3, [pc, #764]	; (7f8 <elog_process+0x36c>)
     4fa:	4798      	blx	r3
     4fc:	4284      	cmp	r4, r0
     4fe:	d002      	beq.n	506 <elog_process+0x7a>
			elog_printf("elog write error\r\n");	// 发送出现异常
     500:	48be      	ldr	r0, [pc, #760]	; (7fc <elog_process+0x370>)
     502:	4bbf      	ldr	r3, [pc, #764]	; (800 <elog_process+0x374>)
     504:	4798      	blx	r3
		tx_fifo_dec(&pElog_head);
     506:	4cb5      	ldr	r4, [pc, #724]	; (7dc <elog_process+0x350>)
     508:	1d20      	adds	r0, r4, #4
     50a:	4bbe      	ldr	r3, [pc, #760]	; (804 <elog_process+0x378>)
     50c:	4798      	blx	r3
		elog_list_deep--;
     50e:	6923      	ldr	r3, [r4, #16]
     510:	3b01      	subs	r3, #1
     512:	6123      	str	r3, [r4, #16]
     514:	e7cc      	b.n	4b0 <elog_process+0x24>
		elog_printf("elog_process error:read err=%d\r\n", read_len);
     516:	0001      	movs	r1, r0
     518:	48bb      	ldr	r0, [pc, #748]	; (808 <elog_process+0x37c>)
     51a:	4bb9      	ldr	r3, [pc, #740]	; (800 <elog_process+0x374>)
     51c:	4798      	blx	r3
     51e:	e233      	b.n	988 <elog_process+0x4fc>
			cur_rcv_data[cur_rcv_off + 1] = '\0';
     520:	4ab2      	ldr	r2, [pc, #712]	; (7ec <elog_process+0x360>)
     522:	18d2      	adds	r2, r2, r3
     524:	2100      	movs	r1, #0
     526:	7651      	strb	r1, [r2, #25]
	if (len <= 0)
     528:	2b00      	cmp	r3, #0
     52a:	d020      	beq.n	56e <elog_process+0xe2>
	if ((sys_config.elog_print == 0) && (strstr(dat, "elogstart") != NULL))
     52c:	4bb7      	ldr	r3, [pc, #732]	; (80c <elog_process+0x380>)
     52e:	781e      	ldrb	r6, [r3, #0]
     530:	2e00      	cmp	r6, #0
     532:	d132      	bne.n	59a <elog_process+0x10e>
     534:	49b6      	ldr	r1, [pc, #728]	; (810 <elog_process+0x384>)
     536:	48ad      	ldr	r0, [pc, #692]	; (7ec <elog_process+0x360>)
     538:	3018      	adds	r0, #24
     53a:	4bb6      	ldr	r3, [pc, #728]	; (814 <elog_process+0x388>)
     53c:	4798      	blx	r3
     53e:	2800      	cmp	r0, #0
     540:	d03e      	beq.n	5c0 <elog_process+0x134>
	timer_remove_task(&TIMER_0, &elog_online_task);
     542:	4eb5      	ldr	r6, [pc, #724]	; (818 <elog_process+0x38c>)
     544:	49b5      	ldr	r1, [pc, #724]	; (81c <elog_process+0x390>)
     546:	48b6      	ldr	r0, [pc, #728]	; (820 <elog_process+0x394>)
     548:	4bb6      	ldr	r3, [pc, #728]	; (824 <elog_process+0x398>)
     54a:	4798      	blx	r3
	elog_online_task.mode = TIMER_TASK_ONE_SHOT;
     54c:	2200      	movs	r2, #0
     54e:	232c      	movs	r3, #44	; 0x2c
     550:	54f2      	strb	r2, [r6, r3]
	elog_online_task.interval = delay;
     552:	4bb5      	ldr	r3, [pc, #724]	; (828 <elog_process+0x39c>)
     554:	6273      	str	r3, [r6, #36]	; 0x24
	elog_online_task.cb = elog_keep_online_cb;
     556:	4bb5      	ldr	r3, [pc, #724]	; (82c <elog_process+0x3a0>)
     558:	62b3      	str	r3, [r6, #40]	; 0x28
	return timer_add_task(&TIMER_0, &elog_online_task);
     55a:	49b0      	ldr	r1, [pc, #704]	; (81c <elog_process+0x390>)
     55c:	48b0      	ldr	r0, [pc, #704]	; (820 <elog_process+0x394>)
     55e:	4bb4      	ldr	r3, [pc, #720]	; (830 <elog_process+0x3a4>)
     560:	4798      	blx	r3
		sys_config.elog_print = 1;
     562:	2201      	movs	r2, #1
     564:	4ba9      	ldr	r3, [pc, #676]	; (80c <elog_process+0x380>)
     566:	701a      	strb	r2, [r3, #0]
		elog_printf("elog start\r\n");
     568:	48b2      	ldr	r0, [pc, #712]	; (834 <elog_process+0x3a8>)
     56a:	4ba5      	ldr	r3, [pc, #660]	; (800 <elog_process+0x374>)
     56c:	4798      	blx	r3
			cur_rcv_off = 0;
     56e:	2200      	movs	r2, #0
     570:	4b9e      	ldr	r3, [pc, #632]	; (7ec <elog_process+0x360>)
     572:	615a      	str	r2, [r3, #20]
     574:	3401      	adds	r4, #1
	for (int32_t i = 0; i < read_len; i++)
     576:	42a7      	cmp	r7, r4
     578:	d100      	bne.n	57c <elog_process+0xf0>
     57a:	e201      	b.n	980 <elog_process+0x4f4>
		cur_rcv_data[cur_rcv_off] = buf[i];
     57c:	696b      	ldr	r3, [r5, #20]
     57e:	7822      	ldrb	r2, [r4, #0]
     580:	18e9      	adds	r1, r5, r3
     582:	760a      	strb	r2, [r1, #24]
		if (buf[i] == USART_RX_END_WORD || buf[i] == '\n')
     584:	2a24      	cmp	r2, #36	; 0x24
     586:	d0cb      	beq.n	520 <elog_process+0x94>
     588:	2a0a      	cmp	r2, #10
     58a:	d0c9      	beq.n	520 <elog_process+0x94>
			cur_rcv_data[cur_rcv_off++] = buf[i];
     58c:	3301      	adds	r3, #1
			if (cur_rcv_off >= 256)
     58e:	2bff      	cmp	r3, #255	; 0xff
     590:	d900      	bls.n	594 <elog_process+0x108>
     592:	e1ee      	b.n	972 <elog_process+0x4e6>
			cur_rcv_data[cur_rcv_off++] = buf[i];
     594:	4a95      	ldr	r2, [pc, #596]	; (7ec <elog_process+0x360>)
     596:	6153      	str	r3, [r2, #20]
     598:	e7ec      	b.n	574 <elog_process+0xe8>
	if ((sys_config.elog_print != 0) && (strstr(dat, "elogstop") != NULL))
     59a:	49a7      	ldr	r1, [pc, #668]	; (838 <elog_process+0x3ac>)
     59c:	4893      	ldr	r0, [pc, #588]	; (7ec <elog_process+0x360>)
     59e:	3018      	adds	r0, #24
     5a0:	4b9c      	ldr	r3, [pc, #624]	; (814 <elog_process+0x388>)
     5a2:	4798      	blx	r3
     5a4:	2800      	cmp	r0, #0
     5a6:	d00b      	beq.n	5c0 <elog_process+0x134>
		elog_printf("elog stop\r\n");
     5a8:	48a4      	ldr	r0, [pc, #656]	; (83c <elog_process+0x3b0>)
     5aa:	4b95      	ldr	r3, [pc, #596]	; (800 <elog_process+0x374>)
     5ac:	4798      	blx	r3
		timer_remove_task(&TIMER_0, &elog_online_task);
     5ae:	499a      	ldr	r1, [pc, #616]	; (818 <elog_process+0x38c>)
     5b0:	311c      	adds	r1, #28
     5b2:	489b      	ldr	r0, [pc, #620]	; (820 <elog_process+0x394>)
     5b4:	4b9b      	ldr	r3, [pc, #620]	; (824 <elog_process+0x398>)
     5b6:	4798      	blx	r3
		sys_config.elog_print = 0;
     5b8:	2200      	movs	r2, #0
     5ba:	4b94      	ldr	r3, [pc, #592]	; (80c <elog_process+0x380>)
     5bc:	701a      	strb	r2, [r3, #0]
     5be:	e7d6      	b.n	56e <elog_process+0xe2>
	if (strstr(dat, "fl=en"))
     5c0:	499f      	ldr	r1, [pc, #636]	; (840 <elog_process+0x3b4>)
     5c2:	9804      	ldr	r0, [sp, #16]
     5c4:	4b93      	ldr	r3, [pc, #588]	; (814 <elog_process+0x388>)
     5c6:	4798      	blx	r3
     5c8:	2800      	cmp	r0, #0
     5ca:	d006      	beq.n	5da <elog_process+0x14e>
		sys_config.fpga_lookback = 1;
     5cc:	2201      	movs	r2, #1
     5ce:	4b8f      	ldr	r3, [pc, #572]	; (80c <elog_process+0x380>)
     5d0:	705a      	strb	r2, [r3, #1]
		elog_printf("config fpga-loopback:enable\r\n");
     5d2:	489c      	ldr	r0, [pc, #624]	; (844 <elog_process+0x3b8>)
     5d4:	4b8a      	ldr	r3, [pc, #552]	; (800 <elog_process+0x374>)
     5d6:	4798      	blx	r3
     5d8:	e7c9      	b.n	56e <elog_process+0xe2>
	if (strstr(dat, "fl=dis"))
     5da:	499b      	ldr	r1, [pc, #620]	; (848 <elog_process+0x3bc>)
     5dc:	9805      	ldr	r0, [sp, #20]
     5de:	4b8d      	ldr	r3, [pc, #564]	; (814 <elog_process+0x388>)
     5e0:	4798      	blx	r3
     5e2:	2800      	cmp	r0, #0
     5e4:	d006      	beq.n	5f4 <elog_process+0x168>
		sys_config.fpga_lookback = 0;
     5e6:	2200      	movs	r2, #0
     5e8:	4b88      	ldr	r3, [pc, #544]	; (80c <elog_process+0x380>)
     5ea:	705a      	strb	r2, [r3, #1]
		elog_printf("config fpga-loopback:disable\r\n");
     5ec:	4897      	ldr	r0, [pc, #604]	; (84c <elog_process+0x3c0>)
     5ee:	4b84      	ldr	r3, [pc, #528]	; (800 <elog_process+0x374>)
     5f0:	4798      	blx	r3
     5f2:	e7bc      	b.n	56e <elog_process+0xe2>
	if (strstr(dat, "c2f=en"))
     5f4:	4996      	ldr	r1, [pc, #600]	; (850 <elog_process+0x3c4>)
     5f6:	487d      	ldr	r0, [pc, #500]	; (7ec <elog_process+0x360>)
     5f8:	3018      	adds	r0, #24
     5fa:	4b86      	ldr	r3, [pc, #536]	; (814 <elog_process+0x388>)
     5fc:	4798      	blx	r3
     5fe:	2800      	cmp	r0, #0
     600:	d006      	beq.n	610 <elog_process+0x184>
		sys_config.can_2_fpga = 1;
     602:	2201      	movs	r2, #1
     604:	4b81      	ldr	r3, [pc, #516]	; (80c <elog_process+0x380>)
     606:	715a      	strb	r2, [r3, #5]
		elog_printf("config can-to-fpga:enable\r\n");
     608:	4892      	ldr	r0, [pc, #584]	; (854 <elog_process+0x3c8>)
     60a:	4b7d      	ldr	r3, [pc, #500]	; (800 <elog_process+0x374>)
     60c:	4798      	blx	r3
     60e:	e7ae      	b.n	56e <elog_process+0xe2>
	if (strstr(dat, "c2f=dis"))
     610:	4991      	ldr	r1, [pc, #580]	; (858 <elog_process+0x3cc>)
     612:	4876      	ldr	r0, [pc, #472]	; (7ec <elog_process+0x360>)
     614:	3018      	adds	r0, #24
     616:	4b7f      	ldr	r3, [pc, #508]	; (814 <elog_process+0x388>)
     618:	4798      	blx	r3
     61a:	2800      	cmp	r0, #0
     61c:	d006      	beq.n	62c <elog_process+0x1a0>
		sys_config.can_2_fpga = 0;
     61e:	2200      	movs	r2, #0
     620:	4b7a      	ldr	r3, [pc, #488]	; (80c <elog_process+0x380>)
     622:	715a      	strb	r2, [r3, #5]
		elog_printf("config can-to-fpga:disable\r\n");
     624:	488d      	ldr	r0, [pc, #564]	; (85c <elog_process+0x3d0>)
     626:	4b76      	ldr	r3, [pc, #472]	; (800 <elog_process+0x374>)
     628:	4798      	blx	r3
     62a:	e7a0      	b.n	56e <elog_process+0xe2>
	if (strstr(dat, "f2c=en"))
     62c:	498c      	ldr	r1, [pc, #560]	; (860 <elog_process+0x3d4>)
     62e:	486f      	ldr	r0, [pc, #444]	; (7ec <elog_process+0x360>)
     630:	3018      	adds	r0, #24
     632:	4b78      	ldr	r3, [pc, #480]	; (814 <elog_process+0x388>)
     634:	4798      	blx	r3
     636:	2800      	cmp	r0, #0
     638:	d006      	beq.n	648 <elog_process+0x1bc>
		sys_config.fpga_2_can = 1;
     63a:	2201      	movs	r2, #1
     63c:	4b73      	ldr	r3, [pc, #460]	; (80c <elog_process+0x380>)
     63e:	711a      	strb	r2, [r3, #4]
		elog_printf("config fpga-to-can:enable\r\n");
     640:	4888      	ldr	r0, [pc, #544]	; (864 <elog_process+0x3d8>)
     642:	4b6f      	ldr	r3, [pc, #444]	; (800 <elog_process+0x374>)
     644:	4798      	blx	r3
     646:	e792      	b.n	56e <elog_process+0xe2>
	if (strstr(dat, "f2c=dis"))
     648:	4987      	ldr	r1, [pc, #540]	; (868 <elog_process+0x3dc>)
     64a:	4868      	ldr	r0, [pc, #416]	; (7ec <elog_process+0x360>)
     64c:	3018      	adds	r0, #24
     64e:	4b71      	ldr	r3, [pc, #452]	; (814 <elog_process+0x388>)
     650:	4798      	blx	r3
     652:	2800      	cmp	r0, #0
     654:	d006      	beq.n	664 <elog_process+0x1d8>
		sys_config.fpga_2_can = 0;
     656:	2200      	movs	r2, #0
     658:	4b6c      	ldr	r3, [pc, #432]	; (80c <elog_process+0x380>)
     65a:	711a      	strb	r2, [r3, #4]
		elog_printf("config fpga-to-can:disable\r\n");
     65c:	4883      	ldr	r0, [pc, #524]	; (86c <elog_process+0x3e0>)
     65e:	4b68      	ldr	r3, [pc, #416]	; (800 <elog_process+0x374>)
     660:	4798      	blx	r3
     662:	e784      	b.n	56e <elog_process+0xe2>
	if (strstr(dat, "f2e=en"))
     664:	4982      	ldr	r1, [pc, #520]	; (870 <elog_process+0x3e4>)
     666:	4861      	ldr	r0, [pc, #388]	; (7ec <elog_process+0x360>)
     668:	3018      	adds	r0, #24
     66a:	4b6a      	ldr	r3, [pc, #424]	; (814 <elog_process+0x388>)
     66c:	4798      	blx	r3
     66e:	2800      	cmp	r0, #0
     670:	d006      	beq.n	680 <elog_process+0x1f4>
		sys_config.fpga_2_elog = 1;
     672:	2201      	movs	r2, #1
     674:	4b65      	ldr	r3, [pc, #404]	; (80c <elog_process+0x380>)
     676:	70da      	strb	r2, [r3, #3]
		elog_printf("config fpga-to-elog:enable\r\n");
     678:	487e      	ldr	r0, [pc, #504]	; (874 <elog_process+0x3e8>)
     67a:	4b61      	ldr	r3, [pc, #388]	; (800 <elog_process+0x374>)
     67c:	4798      	blx	r3
     67e:	e776      	b.n	56e <elog_process+0xe2>
	if (strstr(dat, "f2e=dis"))
     680:	497d      	ldr	r1, [pc, #500]	; (878 <elog_process+0x3ec>)
     682:	485a      	ldr	r0, [pc, #360]	; (7ec <elog_process+0x360>)
     684:	3018      	adds	r0, #24
     686:	4b63      	ldr	r3, [pc, #396]	; (814 <elog_process+0x388>)
     688:	4798      	blx	r3
     68a:	2800      	cmp	r0, #0
     68c:	d006      	beq.n	69c <elog_process+0x210>
		sys_config.fpga_2_elog = 0;
     68e:	2200      	movs	r2, #0
     690:	4b5e      	ldr	r3, [pc, #376]	; (80c <elog_process+0x380>)
     692:	70da      	strb	r2, [r3, #3]
		elog_printf("config fpga-to-elog:disable\r\n");
     694:	4879      	ldr	r0, [pc, #484]	; (87c <elog_process+0x3f0>)
     696:	4b5a      	ldr	r3, [pc, #360]	; (800 <elog_process+0x374>)
     698:	4798      	blx	r3
     69a:	e768      	b.n	56e <elog_process+0xe2>
	if (strstr(dat, "getsyscfg"))
     69c:	4978      	ldr	r1, [pc, #480]	; (880 <elog_process+0x3f4>)
     69e:	4853      	ldr	r0, [pc, #332]	; (7ec <elog_process+0x360>)
     6a0:	3018      	adds	r0, #24
     6a2:	4b5c      	ldr	r3, [pc, #368]	; (814 <elog_process+0x388>)
     6a4:	4798      	blx	r3
     6a6:	2800      	cmp	r0, #0
     6a8:	d034      	beq.n	714 <elog_process+0x288>
		elog_printf("fl=%s, f2c=%s, c2f=%s, f2e=%s\r\n", 
     6aa:	2e00      	cmp	r6, #0
     6ac:	d124      	bne.n	6f8 <elog_process+0x26c>
     6ae:	4975      	ldr	r1, [pc, #468]	; (884 <elog_process+0x3f8>)
			    sys_config.fpga_lookback ? "enable" : "disable", 
     6b0:	4b56      	ldr	r3, [pc, #344]	; (80c <elog_process+0x380>)
		elog_printf("fl=%s, f2c=%s, c2f=%s, f2e=%s\r\n", 
     6b2:	785b      	ldrb	r3, [r3, #1]
     6b4:	2b00      	cmp	r3, #0
     6b6:	d121      	bne.n	6fc <elog_process+0x270>
     6b8:	4a72      	ldr	r2, [pc, #456]	; (884 <elog_process+0x3f8>)
				sys_config.fpga_2_can ? "enable" : "disable", 
     6ba:	4b54      	ldr	r3, [pc, #336]	; (80c <elog_process+0x380>)
		elog_printf("fl=%s, f2c=%s, c2f=%s, f2e=%s\r\n", 
     6bc:	791b      	ldrb	r3, [r3, #4]
     6be:	2b00      	cmp	r3, #0
     6c0:	d11e      	bne.n	700 <elog_process+0x274>
     6c2:	4b70      	ldr	r3, [pc, #448]	; (884 <elog_process+0x3f8>)
     6c4:	4698      	mov	r8, r3
				sys_config.can_2_fpga ? "enable" : "disable", 
     6c6:	4851      	ldr	r0, [pc, #324]	; (80c <elog_process+0x380>)
		elog_printf("fl=%s, f2c=%s, c2f=%s, f2e=%s\r\n", 
     6c8:	7940      	ldrb	r0, [r0, #5]
     6ca:	2800      	cmp	r0, #0
     6cc:	d11b      	bne.n	706 <elog_process+0x27a>
     6ce:	486d      	ldr	r0, [pc, #436]	; (884 <elog_process+0x3f8>)
				sys_config.elog_2_fpga ? "enable" : "disable", 
     6d0:	4e4e      	ldr	r6, [pc, #312]	; (80c <elog_process+0x380>)
		elog_printf("fl=%s, f2c=%s, c2f=%s, f2e=%s\r\n", 
     6d2:	78b6      	ldrb	r6, [r6, #2]
     6d4:	2e00      	cmp	r6, #0
     6d6:	d118      	bne.n	70a <elog_process+0x27e>
     6d8:	4e6a      	ldr	r6, [pc, #424]	; (884 <elog_process+0x3f8>)
				sys_config.fpga_2_elog ? "enable" : "disable");
     6da:	4b4c      	ldr	r3, [pc, #304]	; (80c <elog_process+0x380>)
		elog_printf("fl=%s, f2c=%s, c2f=%s, f2e=%s\r\n", 
     6dc:	78db      	ldrb	r3, [r3, #3]
     6de:	2b00      	cmp	r3, #0
     6e0:	d115      	bne.n	70e <elog_process+0x282>
     6e2:	4b68      	ldr	r3, [pc, #416]	; (884 <elog_process+0x3f8>)
     6e4:	469c      	mov	ip, r3
     6e6:	4663      	mov	r3, ip
     6e8:	9302      	str	r3, [sp, #8]
     6ea:	9601      	str	r6, [sp, #4]
     6ec:	9000      	str	r0, [sp, #0]
     6ee:	4643      	mov	r3, r8
     6f0:	4865      	ldr	r0, [pc, #404]	; (888 <elog_process+0x3fc>)
     6f2:	4e43      	ldr	r6, [pc, #268]	; (800 <elog_process+0x374>)
     6f4:	47b0      	blx	r6
     6f6:	e73a      	b.n	56e <elog_process+0xe2>
     6f8:	4964      	ldr	r1, [pc, #400]	; (88c <elog_process+0x400>)
     6fa:	e7d9      	b.n	6b0 <elog_process+0x224>
     6fc:	4a63      	ldr	r2, [pc, #396]	; (88c <elog_process+0x400>)
     6fe:	e7dc      	b.n	6ba <elog_process+0x22e>
     700:	4b62      	ldr	r3, [pc, #392]	; (88c <elog_process+0x400>)
     702:	4698      	mov	r8, r3
     704:	e7df      	b.n	6c6 <elog_process+0x23a>
     706:	4861      	ldr	r0, [pc, #388]	; (88c <elog_process+0x400>)
     708:	e7e2      	b.n	6d0 <elog_process+0x244>
     70a:	4e60      	ldr	r6, [pc, #384]	; (88c <elog_process+0x400>)
     70c:	e7e5      	b.n	6da <elog_process+0x24e>
     70e:	4b5f      	ldr	r3, [pc, #380]	; (88c <elog_process+0x400>)
     710:	469c      	mov	ip, r3
     712:	e7e8      	b.n	6e6 <elog_process+0x25a>
	if (strstr(dat, "fpga-poweron"))
     714:	495e      	ldr	r1, [pc, #376]	; (890 <elog_process+0x404>)
     716:	4835      	ldr	r0, [pc, #212]	; (7ec <elog_process+0x360>)
     718:	3018      	adds	r0, #24
     71a:	4b3e      	ldr	r3, [pc, #248]	; (814 <elog_process+0x388>)
     71c:	4798      	blx	r3
     71e:	2800      	cmp	r0, #0
     720:	d008      	beq.n	734 <elog_process+0x2a8>
     722:	2280      	movs	r2, #128	; 0x80
     724:	0512      	lsls	r2, r2, #20
     726:	23c0      	movs	r3, #192	; 0xc0
     728:	05db      	lsls	r3, r3, #23
     72a:	619a      	str	r2, [r3, #24]
		elog_printf("poweronfpga\r\n");
     72c:	4859      	ldr	r0, [pc, #356]	; (894 <elog_process+0x408>)
     72e:	4b34      	ldr	r3, [pc, #208]	; (800 <elog_process+0x374>)
     730:	4798      	blx	r3
     732:	e71c      	b.n	56e <elog_process+0xe2>
	if (strstr(dat, "fpga-poweroff"))
     734:	4958      	ldr	r1, [pc, #352]	; (898 <elog_process+0x40c>)
     736:	482d      	ldr	r0, [pc, #180]	; (7ec <elog_process+0x360>)
     738:	3018      	adds	r0, #24
     73a:	4b36      	ldr	r3, [pc, #216]	; (814 <elog_process+0x388>)
     73c:	4798      	blx	r3
     73e:	2800      	cmp	r0, #0
     740:	d008      	beq.n	754 <elog_process+0x2c8>
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     742:	2280      	movs	r2, #128	; 0x80
     744:	0512      	lsls	r2, r2, #20
     746:	23c0      	movs	r3, #192	; 0xc0
     748:	05db      	lsls	r3, r3, #23
     74a:	615a      	str	r2, [r3, #20]
		elog_printf("poweroff fpga\r\n");
     74c:	4853      	ldr	r0, [pc, #332]	; (89c <elog_process+0x410>)
     74e:	4b2c      	ldr	r3, [pc, #176]	; (800 <elog_process+0x374>)
     750:	4798      	blx	r3
     752:	e70c      	b.n	56e <elog_process+0xe2>
	if (strstr(dat, "fpga-reboot"))
     754:	4952      	ldr	r1, [pc, #328]	; (8a0 <elog_process+0x414>)
     756:	4825      	ldr	r0, [pc, #148]	; (7ec <elog_process+0x360>)
     758:	3018      	adds	r0, #24
     75a:	4b2e      	ldr	r3, [pc, #184]	; (814 <elog_process+0x388>)
     75c:	4798      	blx	r3
     75e:	2800      	cmp	r0, #0
     760:	d00c      	beq.n	77c <elog_process+0x2f0>
		elog_printf("fpga powerdown...\r\n");
     762:	4850      	ldr	r0, [pc, #320]	; (8a4 <elog_process+0x418>)
     764:	4b26      	ldr	r3, [pc, #152]	; (800 <elog_process+0x374>)
     766:	4798      	blx	r3
     768:	2280      	movs	r2, #128	; 0x80
     76a:	0512      	lsls	r2, r2, #20
     76c:	23c0      	movs	r3, #192	; 0xc0
     76e:	05db      	lsls	r3, r3, #23
     770:	615a      	str	r2, [r3, #20]
		fpga_reboot_f(1000);
     772:	20fa      	movs	r0, #250	; 0xfa
     774:	0080      	lsls	r0, r0, #2
     776:	4b4c      	ldr	r3, [pc, #304]	; (8a8 <elog_process+0x41c>)
     778:	4798      	blx	r3
     77a:	e6f8      	b.n	56e <elog_process+0xe2>
	if (strstr(dat, "get-can-cnt"))
     77c:	494b      	ldr	r1, [pc, #300]	; (8ac <elog_process+0x420>)
     77e:	481b      	ldr	r0, [pc, #108]	; (7ec <elog_process+0x360>)
     780:	3018      	adds	r0, #24
     782:	4b24      	ldr	r3, [pc, #144]	; (814 <elog_process+0x388>)
     784:	4798      	blx	r3
     786:	2800      	cmp	r0, #0
     788:	d007      	beq.n	79a <elog_process+0x30e>
		elog_printf("[CAN]rcv:%d, send:%d\r\n", can_rcv_total_cnt, can_send_total_cnt);
     78a:	4b49      	ldr	r3, [pc, #292]	; (8b0 <elog_process+0x424>)
     78c:	6819      	ldr	r1, [r3, #0]
     78e:	4b49      	ldr	r3, [pc, #292]	; (8b4 <elog_process+0x428>)
     790:	681a      	ldr	r2, [r3, #0]
     792:	4849      	ldr	r0, [pc, #292]	; (8b8 <elog_process+0x42c>)
     794:	4b1a      	ldr	r3, [pc, #104]	; (800 <elog_process+0x374>)
     796:	4798      	blx	r3
     798:	e6e9      	b.n	56e <elog_process+0xe2>
	if (strstr(dat, "get-fpga-cnt"))
     79a:	4948      	ldr	r1, [pc, #288]	; (8bc <elog_process+0x430>)
     79c:	4813      	ldr	r0, [pc, #76]	; (7ec <elog_process+0x360>)
     79e:	3018      	adds	r0, #24
     7a0:	4b1c      	ldr	r3, [pc, #112]	; (814 <elog_process+0x388>)
     7a2:	4798      	blx	r3
     7a4:	2800      	cmp	r0, #0
     7a6:	d007      	beq.n	7b8 <elog_process+0x32c>
		elog_printf("[FPGA]:rcv:%d, send:%d\r\n", fpga_rcv_total_cnt, fpga_send_total_cnt);
     7a8:	4b45      	ldr	r3, [pc, #276]	; (8c0 <elog_process+0x434>)
     7aa:	6819      	ldr	r1, [r3, #0]
     7ac:	4b45      	ldr	r3, [pc, #276]	; (8c4 <elog_process+0x438>)
     7ae:	681a      	ldr	r2, [r3, #0]
     7b0:	4845      	ldr	r0, [pc, #276]	; (8c8 <elog_process+0x43c>)
     7b2:	4b13      	ldr	r3, [pc, #76]	; (800 <elog_process+0x374>)
     7b4:	4798      	blx	r3
     7b6:	e6da      	b.n	56e <elog_process+0xe2>
	if (strstr(dat, "get-list-deep"))
     7b8:	4944      	ldr	r1, [pc, #272]	; (8cc <elog_process+0x440>)
     7ba:	480c      	ldr	r0, [pc, #48]	; (7ec <elog_process+0x360>)
     7bc:	3018      	adds	r0, #24
     7be:	4b15      	ldr	r3, [pc, #84]	; (814 <elog_process+0x388>)
     7c0:	4798      	blx	r3
     7c2:	2800      	cmp	r0, #0
     7c4:	d100      	bne.n	7c8 <elog_process+0x33c>
     7c6:	e087      	b.n	8d8 <elog_process+0x44c>
		elog_printf("[DEEP]fpga:%ld, elog:%ld\r\n", elog_list_deep, fpga_list_deep);
     7c8:	4b41      	ldr	r3, [pc, #260]	; (8d0 <elog_process+0x444>)
     7ca:	681a      	ldr	r2, [r3, #0]
     7cc:	4b03      	ldr	r3, [pc, #12]	; (7dc <elog_process+0x350>)
     7ce:	6919      	ldr	r1, [r3, #16]
     7d0:	4840      	ldr	r0, [pc, #256]	; (8d4 <elog_process+0x448>)
     7d2:	4b0b      	ldr	r3, [pc, #44]	; (800 <elog_process+0x374>)
     7d4:	4798      	blx	r3
     7d6:	e6ca      	b.n	56e <elog_process+0xe2>
     7d8:	00001345 	.word	0x00001345
     7dc:	2000009c 	.word	0x2000009c
     7e0:	00001353 	.word	0x00001353
     7e4:	2000251c 	.word	0x2000251c
     7e8:	00000b45 	.word	0x00000b45
     7ec:	2000109c 	.word	0x2000109c
     7f0:	2000257c 	.word	0x2000257c
     7f4:	00001bb1 	.word	0x00001bb1
     7f8:	000015d5 	.word	0x000015d5
     7fc:	00003980 	.word	0x00003980
     800:	0000040d 	.word	0x0000040d
     804:	00001055 	.word	0x00001055
     808:	00003994 	.word	0x00003994
     80c:	20002504 	.word	0x20002504
     810:	000039b8 	.word	0x000039b8
     814:	0000321f 	.word	0x0000321f
     818:	2000119c 	.word	0x2000119c
     81c:	200011b8 	.word	0x200011b8
     820:	2000261c 	.word	0x2000261c
     824:	00001885 	.word	0x00001885
     828:	00007530 	.word	0x00007530
     82c:	00000311 	.word	0x00000311
     830:	000017d9 	.word	0x000017d9
     834:	000039c4 	.word	0x000039c4
     838:	000039d4 	.word	0x000039d4
     83c:	000039e0 	.word	0x000039e0
     840:	000039ec 	.word	0x000039ec
     844:	000039f4 	.word	0x000039f4
     848:	00003a14 	.word	0x00003a14
     84c:	00003a1c 	.word	0x00003a1c
     850:	00003a3c 	.word	0x00003a3c
     854:	00003a44 	.word	0x00003a44
     858:	00003a60 	.word	0x00003a60
     85c:	00003a68 	.word	0x00003a68
     860:	00003a88 	.word	0x00003a88
     864:	00003a90 	.word	0x00003a90
     868:	00003aac 	.word	0x00003aac
     86c:	00003ab4 	.word	0x00003ab4
     870:	00003ad4 	.word	0x00003ad4
     874:	00003adc 	.word	0x00003adc
     878:	00003afc 	.word	0x00003afc
     87c:	00003b04 	.word	0x00003b04
     880:	00003b24 	.word	0x00003b24
     884:	00003978 	.word	0x00003978
     888:	00003b30 	.word	0x00003b30
     88c:	00003970 	.word	0x00003970
     890:	00003b50 	.word	0x00003b50
     894:	00003b60 	.word	0x00003b60
     898:	00003b70 	.word	0x00003b70
     89c:	00003b80 	.word	0x00003b80
     8a0:	00003b90 	.word	0x00003b90
     8a4:	00003b9c 	.word	0x00003b9c
     8a8:	00000451 	.word	0x00000451
     8ac:	00003bb0 	.word	0x00003bb0
     8b0:	20002400 	.word	0x20002400
     8b4:	200012e4 	.word	0x200012e4
     8b8:	00003bbc 	.word	0x00003bbc
     8bc:	00003bd4 	.word	0x00003bd4
     8c0:	200012e0 	.word	0x200012e0
     8c4:	200013fc 	.word	0x200013fc
     8c8:	00003be4 	.word	0x00003be4
     8cc:	00003c00 	.word	0x00003c00
     8d0:	200012f4 	.word	0x200012f4
     8d4:	00003c10 	.word	0x00003c10
	if (strstr(dat, "sys-reset"))
     8d8:	4933      	ldr	r1, [pc, #204]	; (9a8 <elog_process+0x51c>)
     8da:	4834      	ldr	r0, [pc, #208]	; (9ac <elog_process+0x520>)
     8dc:	3018      	adds	r0, #24
     8de:	4b34      	ldr	r3, [pc, #208]	; (9b0 <elog_process+0x524>)
     8e0:	4798      	blx	r3
     8e2:	2800      	cmp	r0, #0
     8e4:	d002      	beq.n	8ec <elog_process+0x460>
		_reset_mcu();
     8e6:	4b33      	ldr	r3, [pc, #204]	; (9b4 <elog_process+0x528>)
     8e8:	4798      	blx	r3
     8ea:	e7fe      	b.n	8ea <elog_process+0x45e>
	if (strstr(dat, "gosleep"))
     8ec:	4932      	ldr	r1, [pc, #200]	; (9b8 <elog_process+0x52c>)
     8ee:	482f      	ldr	r0, [pc, #188]	; (9ac <elog_process+0x520>)
     8f0:	3018      	adds	r0, #24
     8f2:	4b2f      	ldr	r3, [pc, #188]	; (9b0 <elog_process+0x524>)
     8f4:	4798      	blx	r3
     8f6:	2800      	cmp	r0, #0
     8f8:	d02d      	beq.n	956 <elog_process+0x4ca>
 * \retval 0  Completed sucessfully.
 * \retval -1 Always on, can't disable.
 */
static inline int32_t wdt_disable(struct wdt_descriptor *const wdt)
{
	ASSERT(wdt && wdt->dev.hw);
     8fa:	4e30      	ldr	r6, [pc, #192]	; (9bc <elog_process+0x530>)
     8fc:	6830      	ldr	r0, [r6, #0]
     8fe:	1e43      	subs	r3, r0, #1
     900:	4198      	sbcs	r0, r3
     902:	b2c0      	uxtb	r0, r0
     904:	229b      	movs	r2, #155	; 0x9b
     906:	492e      	ldr	r1, [pc, #184]	; (9c0 <elog_process+0x534>)
     908:	4b2e      	ldr	r3, [pc, #184]	; (9c4 <elog_process+0x538>)
     90a:	4798      	blx	r3

	return _wdt_disable(&wdt->dev);
     90c:	0030      	movs	r0, r6
     90e:	4b2e      	ldr	r3, [pc, #184]	; (9c8 <elog_process+0x53c>)
     910:	4798      	blx	r3
		can_async_disable(&CAN_0);
     912:	482e      	ldr	r0, [pc, #184]	; (9cc <elog_process+0x540>)
     914:	4b2e      	ldr	r3, [pc, #184]	; (9d0 <elog_process+0x544>)
     916:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     918:	26c0      	movs	r6, #192	; 0xc0
     91a:	05f6      	lsls	r6, r6, #23
     91c:	2380      	movs	r3, #128	; 0x80
     91e:	00db      	lsls	r3, r3, #3
     920:	4699      	mov	r9, r3
     922:	61b3      	str	r3, [r6, #24]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     924:	2380      	movs	r3, #128	; 0x80
     926:	051b      	lsls	r3, r3, #20
     928:	4698      	mov	r8, r3
     92a:	6173      	str	r3, [r6, #20]
		ext_irq_register(PIN_PA25, &can_wakeup_cb);
     92c:	4929      	ldr	r1, [pc, #164]	; (9d4 <elog_process+0x548>)
     92e:	2019      	movs	r0, #25
     930:	4b29      	ldr	r3, [pc, #164]	; (9d8 <elog_process+0x54c>)
     932:	4798      	blx	r3
		ext_irq_enable(PIN_PA25);
     934:	2019      	movs	r0, #25
     936:	4b29      	ldr	r3, [pc, #164]	; (9dc <elog_process+0x550>)
     938:	4798      	blx	r3
			sleep(4);
     93a:	2004      	movs	r0, #4
     93c:	4b28      	ldr	r3, [pc, #160]	; (9e0 <elog_process+0x554>)
     93e:	4798      	blx	r3
		can_async_enable(&CAN_0);
     940:	4822      	ldr	r0, [pc, #136]	; (9cc <elog_process+0x540>)
     942:	4b28      	ldr	r3, [pc, #160]	; (9e4 <elog_process+0x558>)
     944:	4798      	blx	r3
		ext_irq_disable(PIN_PA25);
     946:	2019      	movs	r0, #25
     948:	4b27      	ldr	r3, [pc, #156]	; (9e8 <elog_process+0x55c>)
     94a:	4798      	blx	r3
     94c:	464b      	mov	r3, r9
     94e:	6173      	str	r3, [r6, #20]
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     950:	4643      	mov	r3, r8
     952:	61b3      	str	r3, [r6, #24]
     954:	e60b      	b.n	56e <elog_process+0xe2>
	if (strstr(dat, "get-wakesrc"))
     956:	4925      	ldr	r1, [pc, #148]	; (9ec <elog_process+0x560>)
     958:	4814      	ldr	r0, [pc, #80]	; (9ac <elog_process+0x520>)
     95a:	3018      	adds	r0, #24
     95c:	4b14      	ldr	r3, [pc, #80]	; (9b0 <elog_process+0x524>)
     95e:	4798      	blx	r3
     960:	2800      	cmp	r0, #0
     962:	d100      	bne.n	966 <elog_process+0x4da>
     964:	e603      	b.n	56e <elog_process+0xe2>
		elog_printf("wakeup flag:%d\r\n", wakeup_flag);
     966:	4b22      	ldr	r3, [pc, #136]	; (9f0 <elog_process+0x564>)
     968:	7819      	ldrb	r1, [r3, #0]
     96a:	4822      	ldr	r0, [pc, #136]	; (9f4 <elog_process+0x568>)
     96c:	4b22      	ldr	r3, [pc, #136]	; (9f8 <elog_process+0x56c>)
     96e:	4798      	blx	r3
     970:	e5fd      	b.n	56e <elog_process+0xe2>
				cur_rcv_off = 0;
     972:	2300      	movs	r3, #0
     974:	4652      	mov	r2, sl
     976:	6153      	str	r3, [r2, #20]
				elog_printf("elog_process error:over flow\r\n");
     978:	4820      	ldr	r0, [pc, #128]	; (9fc <elog_process+0x570>)
     97a:	4b1f      	ldr	r3, [pc, #124]	; (9f8 <elog_process+0x56c>)
     97c:	4798      	blx	r3
     97e:	e5f9      	b.n	574 <elog_process+0xe8>
	if (sys_config.elog_2_fpga)
     980:	4b1f      	ldr	r3, [pc, #124]	; (a00 <elog_process+0x574>)
     982:	789b      	ldrb	r3, [r3, #2]
     984:	2b00      	cmp	r3, #0
     986:	d106      	bne.n	996 <elog_process+0x50a>
}
     988:	b049      	add	sp, #292	; 0x124
     98a:	bc3c      	pop	{r2, r3, r4, r5}
     98c:	4690      	mov	r8, r2
     98e:	4699      	mov	r9, r3
     990:	46a2      	mov	sl, r4
     992:	46ab      	mov	fp, r5
     994:	bdf0      	pop	{r4, r5, r6, r7, pc}
		fpga_print_dataes((char *)buf, read_len);
     996:	465b      	mov	r3, fp
     998:	466a      	mov	r2, sp
     99a:	7413      	strb	r3, [r2, #16]
     99c:	7c11      	ldrb	r1, [r2, #16]
     99e:	a808      	add	r0, sp, #32
     9a0:	4b18      	ldr	r3, [pc, #96]	; (a04 <elog_process+0x578>)
     9a2:	4798      	blx	r3
     9a4:	e7f0      	b.n	988 <elog_process+0x4fc>
     9a6:	46c0      	nop			; (mov r8, r8)
     9a8:	00003c2c 	.word	0x00003c2c
     9ac:	2000109c 	.word	0x2000109c
     9b0:	0000321f 	.word	0x0000321f
     9b4:	00002291 	.word	0x00002291
     9b8:	00003c38 	.word	0x00003c38
     9bc:	20002578 	.word	0x20002578
     9c0:	00003910 	.word	0x00003910
     9c4:	00001c85 	.word	0x00001c85
     9c8:	00002df9 	.word	0x00002df9
     9cc:	20002550 	.word	0x20002550
     9d0:	000013fd 	.word	0x000013fd
     9d4:	0000031d 	.word	0x0000031d
     9d8:	0000156d 	.word	0x0000156d
     9dc:	000015b5 	.word	0x000015b5
     9e0:	0000163d 	.word	0x0000163d
     9e4:	000013d5 	.word	0x000013d5
     9e8:	000015c5 	.word	0x000015c5
     9ec:	00003c40 	.word	0x00003c40
     9f0:	2000009c 	.word	0x2000009c
     9f4:	00003c4c 	.word	0x00003c4c
     9f8:	0000040d 	.word	0x0000040d
     9fc:	00003c60 	.word	0x00003c60
     a00:	20002504 	.word	0x20002504
     a04:	00000cd9 	.word	0x00000cd9

00000a08 <elog_rx_cb>:
{
     a08:	b5f0      	push	{r4, r5, r6, r7, lr}
     a0a:	46c6      	mov	lr, r8
     a0c:	b500      	push	{lr}
     a0e:	b092      	sub	sp, #72	; 0x48
	int32_t i = 0, len = usart_async_is_rx_not_empty(USART_ELOG);//usart_async_is_tx_empty(USART_ELOG);
     a10:	4811      	ldr	r0, [pc, #68]	; (a58 <elog_rx_cb+0x50>)
     a12:	4b12      	ldr	r3, [pc, #72]	; (a5c <elog_rx_cb+0x54>)
     a14:	4798      	blx	r3
     a16:	1e06      	subs	r6, r0, #0
	if (len > 0)
     a18:	dd1a      	ble.n	a50 <elog_rx_cb+0x48>
		usart_async_get_io_descriptor(USART_ELOG, &io);
     a1a:	a901      	add	r1, sp, #4
     a1c:	480e      	ldr	r0, [pc, #56]	; (a58 <elog_rx_cb+0x50>)
     a1e:	4b10      	ldr	r3, [pc, #64]	; (a60 <elog_rx_cb+0x58>)
     a20:	4798      	blx	r3
     a22:	2500      	movs	r5, #0
			int32_t rd_len = io_read(io, buf, 64);
     a24:	4f0f      	ldr	r7, [pc, #60]	; (a64 <elog_rx_cb+0x5c>)
			int32_t ret = loop_array_write(&array_elog, buf, rd_len);
     a26:	4b10      	ldr	r3, [pc, #64]	; (a68 <elog_rx_cb+0x60>)
     a28:	4698      	mov	r8, r3
			int32_t rd_len = io_read(io, buf, 64);
     a2a:	2240      	movs	r2, #64	; 0x40
     a2c:	a902      	add	r1, sp, #8
     a2e:	9801      	ldr	r0, [sp, #4]
     a30:	47b8      	blx	r7
     a32:	1e04      	subs	r4, r0, #0
			if (rd_len <= 0)
     a34:	dd0c      	ble.n	a50 <elog_rx_cb+0x48>
			int32_t ret = loop_array_write(&array_elog, buf, rd_len);
     a36:	0002      	movs	r2, r0
     a38:	a902      	add	r1, sp, #8
     a3a:	480c      	ldr	r0, [pc, #48]	; (a6c <elog_rx_cb+0x64>)
     a3c:	47c0      	blx	r8
			if (ret == ERR_NO_MEMORY)
     a3e:	300c      	adds	r0, #12
     a40:	d003      	beq.n	a4a <elog_rx_cb+0x42>
			i += rd_len;
     a42:	192d      	adds	r5, r5, r4
		while (i < len)
     a44:	42ae      	cmp	r6, r5
     a46:	dcf0      	bgt.n	a2a <elog_rx_cb+0x22>
     a48:	e002      	b.n	a50 <elog_rx_cb+0x48>
				elog_printf("elog: write loop-array error, exit\r\n");
     a4a:	4809      	ldr	r0, [pc, #36]	; (a70 <elog_rx_cb+0x68>)
     a4c:	4b09      	ldr	r3, [pc, #36]	; (a74 <elog_rx_cb+0x6c>)
     a4e:	4798      	blx	r3
}
     a50:	b012      	add	sp, #72	; 0x48
     a52:	bc04      	pop	{r2}
     a54:	4690      	mov	r8, r2
     a56:	bdf0      	pop	{r4, r5, r6, r7, pc}
     a58:	2000257c 	.word	0x2000257c
     a5c:	00001c55 	.word	0x00001c55
     a60:	00001bb1 	.word	0x00001bb1
     a64:	00001609 	.word	0x00001609
     a68:	00000aa5 	.word	0x00000aa5
     a6c:	2000251c 	.word	0x2000251c
     a70:	00003c80 	.word	0x00003c80
     a74:	0000040d 	.word	0x0000040d

00000a78 <loop_array_init>:
#include "loop_array.h"
#include "elog_drv.h"

int32_t loop_array_init(struct loop_array_t *la, uint8_t *buf, uint32_t buf_len)
{
	if (la == NULL || buf == NULL)
     a78:	2800      	cmp	r0, #0
     a7a:	d00a      	beq.n	a92 <loop_array_init+0x1a>
     a7c:	2900      	cmp	r1, #0
     a7e:	d00b      	beq.n	a98 <loop_array_init+0x20>
		return ERR_BAD_ADDRESS;
	if (buf_len == 0)
     a80:	2a00      	cmp	r2, #0
     a82:	d00c      	beq.n	a9e <loop_array_init+0x26>
		return ERR_WRONG_LENGTH;
		
	la->data = buf;
     a84:	60c1      	str	r1, [r0, #12]
	la->size = buf_len;
     a86:	6082      	str	r2, [r0, #8]
	la->rd = 0;
     a88:	2300      	movs	r3, #0
     a8a:	6003      	str	r3, [r0, #0]
	la->wr = 0;
     a8c:	6043      	str	r3, [r0, #4]
	return ERR_NONE;
     a8e:	2000      	movs	r0, #0
}
     a90:	4770      	bx	lr
		return ERR_BAD_ADDRESS;
     a92:	200e      	movs	r0, #14
     a94:	4240      	negs	r0, r0
     a96:	e7fb      	b.n	a90 <loop_array_init+0x18>
     a98:	200e      	movs	r0, #14
     a9a:	4240      	negs	r0, r0
     a9c:	e7f8      	b.n	a90 <loop_array_init+0x18>
		return ERR_WRONG_LENGTH;
     a9e:	201f      	movs	r0, #31
     aa0:	4240      	negs	r0, r0
     aa2:	e7f5      	b.n	a90 <loop_array_init+0x18>

00000aa4 <loop_array_write>:

int32_t loop_array_write(struct loop_array_t *la, uint8_t *src, uint32_t len)
{
     aa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     aa6:	46ce      	mov	lr, r9
     aa8:	4647      	mov	r7, r8
     aaa:	b580      	push	{r7, lr}
     aac:	0004      	movs	r4, r0
     aae:	000e      	movs	r6, r1
     ab0:	0015      	movs	r5, r2
	if (la == NULL || src == NULL || len == 0)
     ab2:	2800      	cmp	r0, #0
     ab4:	d03a      	beq.n	b2c <loop_array_write+0x88>
     ab6:	2900      	cmp	r1, #0
     ab8:	d03a      	beq.n	b30 <loop_array_write+0x8c>
		return ERR_NONE;
     aba:	2000      	movs	r0, #0
	if (la == NULL || src == NULL || len == 0)
     abc:	2a00      	cmp	r2, #0
     abe:	d026      	beq.n	b0e <loop_array_write+0x6a>
		
	//uart_rcv_total += len;

	// 以下方式暂未考虑数据溢出情况
	uint32_t len1,len2;
	len1 = ((len + la->wr) <= la->size) ? len : (la->size - la->wr);
     ac0:	6860      	ldr	r0, [r4, #4]
     ac2:	1813      	adds	r3, r2, r0
     ac4:	68a2      	ldr	r2, [r4, #8]
     ac6:	002f      	movs	r7, r5
     ac8:	4293      	cmp	r3, r2
     aca:	d900      	bls.n	ace <loop_array_write+0x2a>
     acc:	1a17      	subs	r7, r2, r0
	len2 = len - len1;
     ace:	1bea      	subs	r2, r5, r7
     ad0:	4690      	mov	r8, r2

	// 缓存区数据溢出
	if (((la->wr > la->rd) && (len2 >= la->rd && len2 != 0))
     ad2:	6821      	ldr	r1, [r4, #0]
     ad4:	4288      	cmp	r0, r1
     ad6:	d903      	bls.n	ae0 <loop_array_write+0x3c>
     ad8:	428a      	cmp	r2, r1
     ada:	d301      	bcc.n	ae0 <loop_array_write+0x3c>
     adc:	2a00      	cmp	r2, #0
     ade:	d11a      	bne.n	b16 <loop_array_write+0x72>
		|| ((la->wr < la->rd) && (la->wr + len > la->rd)))
     ae0:	4288      	cmp	r0, r1
     ae2:	d201      	bcs.n	ae8 <loop_array_write+0x44>
     ae4:	428b      	cmp	r3, r1
     ae6:	d816      	bhi.n	b16 <loop_array_write+0x72>
		la->wr = 0;
		len1 = len;
		len2 = 0;
		return ERR_NO_MEMORY;
	}
	memcpy(&(la->data[la->wr]), src, len1);
     ae8:	68e3      	ldr	r3, [r4, #12]
     aea:	469c      	mov	ip, r3
     aec:	4460      	add	r0, ip
     aee:	003a      	movs	r2, r7
     af0:	0031      	movs	r1, r6
     af2:	4b10      	ldr	r3, [pc, #64]	; (b34 <loop_array_write+0x90>)
     af4:	4699      	mov	r9, r3
     af6:	4798      	blx	r3
	memcpy(la->data, &src[len1], len2);
     af8:	19f1      	adds	r1, r6, r7
     afa:	4642      	mov	r2, r8
     afc:	68e0      	ldr	r0, [r4, #12]
     afe:	47c8      	blx	r9

	la->wr = (la->wr + len) % la->size;
     b00:	6863      	ldr	r3, [r4, #4]
     b02:	18e8      	adds	r0, r5, r3
     b04:	68a1      	ldr	r1, [r4, #8]
     b06:	4b0c      	ldr	r3, [pc, #48]	; (b38 <loop_array_write+0x94>)
     b08:	4798      	blx	r3
     b0a:	6061      	str	r1, [r4, #4]
	return len;
     b0c:	0028      	movs	r0, r5
}
     b0e:	bc0c      	pop	{r2, r3}
     b10:	4690      	mov	r8, r2
     b12:	4699      	mov	r9, r3
     b14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		elog_printf("loop-array read over flow:rd=%ld, wr=%ld, len = %ld\r\n", la->rd, la->wr, len);
     b16:	002b      	movs	r3, r5
     b18:	0002      	movs	r2, r0
     b1a:	4808      	ldr	r0, [pc, #32]	; (b3c <loop_array_write+0x98>)
     b1c:	4d08      	ldr	r5, [pc, #32]	; (b40 <loop_array_write+0x9c>)
     b1e:	47a8      	blx	r5
		la->rd = 0;
     b20:	2300      	movs	r3, #0
     b22:	6023      	str	r3, [r4, #0]
		la->wr = 0;
     b24:	6063      	str	r3, [r4, #4]
		return ERR_NO_MEMORY;
     b26:	200c      	movs	r0, #12
     b28:	4240      	negs	r0, r0
     b2a:	e7f0      	b.n	b0e <loop_array_write+0x6a>
		return ERR_NONE;
     b2c:	2000      	movs	r0, #0
     b2e:	e7ee      	b.n	b0e <loop_array_write+0x6a>
     b30:	2000      	movs	r0, #0
     b32:	e7ec      	b.n	b0e <loop_array_write+0x6a>
     b34:	00003089 	.word	0x00003089
     b38:	0000236d 	.word	0x0000236d
     b3c:	00003ca8 	.word	0x00003ca8
     b40:	0000040d 	.word	0x0000040d

00000b44 <loop_array_read>:

int32_t loop_array_read(struct loop_array_t *la, uint8_t *dest, uint32_t max_len)
{
     b44:	b5f0      	push	{r4, r5, r6, r7, lr}
     b46:	46c6      	mov	lr, r8
     b48:	b500      	push	{lr}
     b4a:	b082      	sub	sp, #8
     b4c:	0005      	movs	r5, r0
     b4e:	000e      	movs	r6, r1
     b50:	0017      	movs	r7, r2
	if (la == NULL || dest == NULL || max_len == 0)
     b52:	2800      	cmp	r0, #0
     b54:	d043      	beq.n	bde <loop_array_read+0x9a>
     b56:	2900      	cmp	r1, #0
     b58:	d043      	beq.n	be2 <loop_array_read+0x9e>
	return ERR_NONE;
     b5a:	2000      	movs	r0, #0
	if (la == NULL || dest == NULL || max_len == 0)
     b5c:	2a00      	cmp	r2, #0
     b5e:	d103      	bne.n	b68 <loop_array_read+0x24>
	{
		;
	}
	CRITICAL_SECTION_LEAVE();
	return ret_cnt;
     b60:	b002      	add	sp, #8
     b62:	bc04      	pop	{r2}
     b64:	4690      	mov	r8, r2
     b66:	bdf0      	pop	{r4, r5, r6, r7, pc}
	CRITICAL_SECTION_ENTER();
     b68:	a801      	add	r0, sp, #4
     b6a:	4b1f      	ldr	r3, [pc, #124]	; (be8 <loop_array_read+0xa4>)
     b6c:	4798      	blx	r3
	if (la->rd < la->wr)
     b6e:	6829      	ldr	r1, [r5, #0]
     b70:	6868      	ldr	r0, [r5, #4]
     b72:	4281      	cmp	r1, r0
     b74:	d307      	bcc.n	b86 <loop_array_read+0x42>
	uint32_t ret_cnt = 0;
     b76:	2400      	movs	r4, #0
	else if (la->rd > la->wr)
     b78:	4281      	cmp	r1, r0
     b7a:	d813      	bhi.n	ba4 <loop_array_read+0x60>
	CRITICAL_SECTION_LEAVE();
     b7c:	a801      	add	r0, sp, #4
     b7e:	4b1b      	ldr	r3, [pc, #108]	; (bec <loop_array_read+0xa8>)
     b80:	4798      	blx	r3
	return ret_cnt;
     b82:	0020      	movs	r0, r4
     b84:	e7ec      	b.n	b60 <loop_array_read+0x1c>
		ret_cnt = min(la->wr - la->rd, max_len);
     b86:	1a44      	subs	r4, r0, r1
     b88:	42bc      	cmp	r4, r7
     b8a:	d900      	bls.n	b8e <loop_array_read+0x4a>
     b8c:	003c      	movs	r4, r7
		memcpy(dest, &(la->data[la->rd]), ret_cnt);
     b8e:	68eb      	ldr	r3, [r5, #12]
     b90:	469c      	mov	ip, r3
     b92:	4461      	add	r1, ip
     b94:	0022      	movs	r2, r4
     b96:	0030      	movs	r0, r6
     b98:	4b15      	ldr	r3, [pc, #84]	; (bf0 <loop_array_read+0xac>)
     b9a:	4798      	blx	r3
		la->rd += ret_cnt;
     b9c:	682b      	ldr	r3, [r5, #0]
     b9e:	191b      	adds	r3, r3, r4
     ba0:	602b      	str	r3, [r5, #0]
     ba2:	e7eb      	b.n	b7c <loop_array_read+0x38>
		ret_cnt = min(la->wr + la->size - la->rd, max_len);
     ba4:	68aa      	ldr	r2, [r5, #8]
     ba6:	1880      	adds	r0, r0, r2
     ba8:	1a44      	subs	r4, r0, r1
     baa:	42bc      	cmp	r4, r7
     bac:	d900      	bls.n	bb0 <loop_array_read+0x6c>
     bae:	003c      	movs	r4, r7
		int len1 = min(la->size - la->rd, ret_cnt);
     bb0:	1a57      	subs	r7, r2, r1
     bb2:	42a7      	cmp	r7, r4
     bb4:	d900      	bls.n	bb8 <loop_array_read+0x74>
     bb6:	0027      	movs	r7, r4
		memcpy(dest, &(la->data[la->rd]), len1);
     bb8:	68eb      	ldr	r3, [r5, #12]
     bba:	469c      	mov	ip, r3
     bbc:	4461      	add	r1, ip
     bbe:	003a      	movs	r2, r7
     bc0:	0030      	movs	r0, r6
     bc2:	4b0b      	ldr	r3, [pc, #44]	; (bf0 <loop_array_read+0xac>)
     bc4:	4698      	mov	r8, r3
     bc6:	4798      	blx	r3
		memcpy(&dest[len1], la->data, ret_cnt - len1);
     bc8:	19f0      	adds	r0, r6, r7
     bca:	1be2      	subs	r2, r4, r7
     bcc:	68e9      	ldr	r1, [r5, #12]
     bce:	47c0      	blx	r8
		la->rd = (la->rd + ret_cnt) % la->size;
     bd0:	682b      	ldr	r3, [r5, #0]
     bd2:	18e0      	adds	r0, r4, r3
     bd4:	68a9      	ldr	r1, [r5, #8]
     bd6:	4b07      	ldr	r3, [pc, #28]	; (bf4 <loop_array_read+0xb0>)
     bd8:	4798      	blx	r3
     bda:	6029      	str	r1, [r5, #0]
     bdc:	e7ce      	b.n	b7c <loop_array_read+0x38>
	return ERR_NONE;
     bde:	2000      	movs	r0, #0
     be0:	e7be      	b.n	b60 <loop_array_read+0x1c>
     be2:	2000      	movs	r0, #0
     be4:	e7bc      	b.n	b60 <loop_array_read+0x1c>
     be6:	46c0      	nop			; (mov r8, r8)
     be8:	00001345 	.word	0x00001345
     bec:	00001353 	.word	0x00001353
     bf0:	00003089 	.word	0x00003089
     bf4:	0000236d 	.word	0x0000236d

00000bf8 <uart_fpga_tx_cb>:
	}
}

static void uart_fpga_tx_cb(const struct usart_async_descriptor *const descr)
{
	uart_fpga_tx_unifinish = 0;
     bf8:	2200      	movs	r2, #0
     bfa:	4b01      	ldr	r3, [pc, #4]	; (c00 <uart_fpga_tx_cb+0x8>)
     bfc:	701a      	strb	r2, [r3, #0]
}
     bfe:	4770      	bx	lr
     c00:	200011cc 	.word	0x200011cc

00000c04 <uart_fpga_rcv_init>:
}


static void uart_fpga_rcv_init(void)
{
	cur_rcv_info.all_cnt = 0;
     c04:	4b04      	ldr	r3, [pc, #16]	; (c18 <uart_fpga_rcv_init+0x14>)
     c06:	2200      	movs	r2, #0
     c08:	609a      	str	r2, [r3, #8]
	cur_rcv_info.index = 0;
     c0a:	60da      	str	r2, [r3, #12]
	cur_rcv_info.crc = 0;
     c0c:	2188      	movs	r1, #136	; 0x88
     c0e:	0049      	lsls	r1, r1, #1
     c10:	545a      	strb	r2, [r3, r1]
	cur_rcv_info.sta = RX_HEAD;
     c12:	715a      	strb	r2, [r3, #5]
	cur_rcv_info.type = RCV_NONE;
     c14:	711a      	strb	r2, [r3, #4]
}
     c16:	4770      	bx	lr
     c18:	200011cc 	.word	0x200011cc

00000c1c <uart_fpga_rx_cb>:
{
     c1c:	b510      	push	{r4, lr}
     c1e:	b08e      	sub	sp, #56	; 0x38
	uint32_t len = usart_async_is_rx_not_empty(USART_FPGA);
     c20:	480f      	ldr	r0, [pc, #60]	; (c60 <uart_fpga_rx_cb+0x44>)
     c22:	4b10      	ldr	r3, [pc, #64]	; (c64 <uart_fpga_rx_cb+0x48>)
     c24:	4798      	blx	r3
     c26:	1e04      	subs	r4, r0, #0
	if (0 < len)
     c28:	d101      	bne.n	c2e <uart_fpga_rx_cb+0x12>
}
     c2a:	b00e      	add	sp, #56	; 0x38
     c2c:	bd10      	pop	{r4, pc}
		usart_async_get_io_descriptor(USART_FPGA, &io);
     c2e:	4669      	mov	r1, sp
     c30:	480b      	ldr	r0, [pc, #44]	; (c60 <uart_fpga_rx_cb+0x44>)
     c32:	4b0d      	ldr	r3, [pc, #52]	; (c68 <uart_fpga_rx_cb+0x4c>)
     c34:	4798      	blx	r3
		len = io_read(io, buff, len);
     c36:	b2a2      	uxth	r2, r4
     c38:	a901      	add	r1, sp, #4
     c3a:	9800      	ldr	r0, [sp, #0]
     c3c:	4b0b      	ldr	r3, [pc, #44]	; (c6c <uart_fpga_rx_cb+0x50>)
     c3e:	4798      	blx	r3
     c40:	0002      	movs	r2, r0
		fpga_rcv_total_cnt += len;
     c42:	490b      	ldr	r1, [pc, #44]	; (c70 <uart_fpga_rx_cb+0x54>)
     c44:	694b      	ldr	r3, [r1, #20]
     c46:	18c3      	adds	r3, r0, r3
     c48:	614b      	str	r3, [r1, #20]
		int32_t ret = loop_array_write(&fpga_array, buff, len);
     c4a:	a901      	add	r1, sp, #4
     c4c:	4809      	ldr	r0, [pc, #36]	; (c74 <uart_fpga_rx_cb+0x58>)
     c4e:	4b0a      	ldr	r3, [pc, #40]	; (c78 <uart_fpga_rx_cb+0x5c>)
     c50:	4798      	blx	r3
		if (ret == ERR_NO_MEMORY)
     c52:	300c      	adds	r0, #12
     c54:	d1e9      	bne.n	c2a <uart_fpga_rx_cb+0xe>
			elog_printf("fpga_uart: write loop-array error\r\n");
     c56:	4809      	ldr	r0, [pc, #36]	; (c7c <uart_fpga_rx_cb+0x60>)
     c58:	4b09      	ldr	r3, [pc, #36]	; (c80 <uart_fpga_rx_cb+0x64>)
     c5a:	4798      	blx	r3
}
     c5c:	e7e5      	b.n	c2a <uart_fpga_rx_cb+0xe>
     c5e:	46c0      	nop			; (mov r8, r8)
     c60:	200025cc 	.word	0x200025cc
     c64:	00001c55 	.word	0x00001c55
     c68:	00001bb1 	.word	0x00001bb1
     c6c:	00001609 	.word	0x00001609
     c70:	200012cc 	.word	0x200012cc
     c74:	20002540 	.word	0x20002540
     c78:	00000aa5 	.word	0x00000aa5
     c7c:	00003cf8 	.word	0x00003cf8
     c80:	0000040d 	.word	0x0000040d

00000c84 <uart_fpga_rcv_canframe>:
{
     c84:	b500      	push	{lr}
     c86:	b085      	sub	sp, #20
	msg.id = frame->can_id & 0x1fffffff;
     c88:	6803      	ldr	r3, [r0, #0]
     c8a:	00da      	lsls	r2, r3, #3
     c8c:	08d2      	lsrs	r2, r2, #3
     c8e:	9200      	str	r2, [sp, #0]
	msg.type = (frame->can_id & CAN_RTR_FLAG) ? CAN_TYPE_REMOTE : CAN_TYPE_DATA;
     c90:	005a      	lsls	r2, r3, #1
     c92:	0fd2      	lsrs	r2, r2, #31
     c94:	4669      	mov	r1, sp
     c96:	710a      	strb	r2, [r1, #4]
	msg.fmt  = (frame->can_id & CAN_EFF_FLAG) ? CAN_FMT_EXTID : CAN_FMT_STDID;
     c98:	0fdb      	lsrs	r3, r3, #31
     c9a:	734b      	strb	r3, [r1, #13]
	msg.len = frame->can_dlc;
     c9c:	7903      	ldrb	r3, [r0, #4]
     c9e:	730b      	strb	r3, [r1, #12]
	msg.data = frame->data;
     ca0:	3005      	adds	r0, #5
     ca2:	9002      	str	r0, [sp, #8]
	int32_t err = can_async_write(&CAN_0, &msg);
     ca4:	4807      	ldr	r0, [pc, #28]	; (cc4 <uart_fpga_rcv_canframe+0x40>)
     ca6:	4b08      	ldr	r3, [pc, #32]	; (cc8 <uart_fpga_rcv_canframe+0x44>)
     ca8:	4798      	blx	r3
	if (ERR_NONE != err)
     caa:	2800      	cmp	r0, #0
     cac:	d105      	bne.n	cba <uart_fpga_rcv_canframe+0x36>
		can_send_total_cnt += 1;
     cae:	4a07      	ldr	r2, [pc, #28]	; (ccc <uart_fpga_rcv_canframe+0x48>)
     cb0:	6993      	ldr	r3, [r2, #24]
     cb2:	3301      	adds	r3, #1
     cb4:	6193      	str	r3, [r2, #24]
}
     cb6:	b005      	add	sp, #20
     cb8:	bd00      	pop	{pc}
		elog_printf("can_async_write error:%d\r\n", err);
     cba:	0001      	movs	r1, r0
     cbc:	4804      	ldr	r0, [pc, #16]	; (cd0 <uart_fpga_rcv_canframe+0x4c>)
     cbe:	4b05      	ldr	r3, [pc, #20]	; (cd4 <uart_fpga_rcv_canframe+0x50>)
     cc0:	4798      	blx	r3
     cc2:	e7f8      	b.n	cb6 <uart_fpga_rcv_canframe+0x32>
     cc4:	20002550 	.word	0x20002550
     cc8:	00001459 	.word	0x00001459
     ccc:	200012cc 	.word	0x200012cc
     cd0:	00003d1c 	.word	0x00003d1c
     cd4:	0000040d 	.word	0x0000040d

00000cd8 <fpga_print_dataes>:
	uart_fpga_rx_handler();
	uart_fpga_tx_handler();
}

void fpga_print_dataes(char *data, uint8_t len)
{
     cd8:	b510      	push	{r4, lr}
	if (data == NULL || len == 0)
     cda:	2800      	cmp	r0, #0
     cdc:	d001      	beq.n	ce2 <fpga_print_dataes+0xa>
     cde:	2900      	cmp	r1, #0
     ce0:	d100      	bne.n	ce4 <fpga_print_dataes+0xc>
	return;
	
	tx_fifo_write(&phead_fpga_tx, data, len);
	fpga_list_deep++;
}
     ce2:	bd10      	pop	{r4, pc}
	tx_fifo_write(&phead_fpga_tx, data, len);
     ce4:	4c05      	ldr	r4, [pc, #20]	; (cfc <fpga_print_dataes+0x24>)
     ce6:	0023      	movs	r3, r4
     ce8:	331c      	adds	r3, #28
     cea:	000a      	movs	r2, r1
     cec:	0001      	movs	r1, r0
     cee:	0018      	movs	r0, r3
     cf0:	4b03      	ldr	r3, [pc, #12]	; (d00 <fpga_print_dataes+0x28>)
     cf2:	4798      	blx	r3
	fpga_list_deep++;
     cf4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
     cf6:	3301      	adds	r3, #1
     cf8:	62a3      	str	r3, [r4, #40]	; 0x28
     cfa:	e7f2      	b.n	ce2 <fpga_print_dataes+0xa>
     cfc:	200012cc 	.word	0x200012cc
     d00:	00001071 	.word	0x00001071

00000d04 <can_rcv_2_fpga_send>:
{
     d04:	b5f0      	push	{r4, r5, r6, r7, lr}
     d06:	b087      	sub	sp, #28
     d08:	1e05      	subs	r5, r0, #0
	if (msg == NULL) return;
     d0a:	d030      	beq.n	d6e <can_rcv_2_fpga_send+0x6a>
	data[0] = 0x0C;
     d0c:	220c      	movs	r2, #12
     d0e:	ab02      	add	r3, sp, #8
     d10:	701a      	strb	r2, [r3, #0]
	uint32_t id = msg->id;
     d12:	6803      	ldr	r3, [r0, #0]
     d14:	9301      	str	r3, [sp, #4]
	if (msg->fmt == CAN_FMT_EXTID)
     d16:	7b42      	ldrb	r2, [r0, #13]
     d18:	2a01      	cmp	r2, #1
     d1a:	d02a      	beq.n	d72 <can_rcv_2_fpga_send+0x6e>
	if (msg->type == CAN_TYPE_REMOTE)
     d1c:	792b      	ldrb	r3, [r5, #4]
     d1e:	2b01      	cmp	r3, #1
     d20:	d02c      	beq.n	d7c <can_rcv_2_fpga_send+0x78>
	data[1] = 4 + 1 + msg->len + 1;
     d22:	7b2c      	ldrb	r4, [r5, #12]
     d24:	af02      	add	r7, sp, #8
     d26:	1da3      	adds	r3, r4, #6
     d28:	707b      	strb	r3, [r7, #1]
	memcpy(&data[2], (uint8_t *)&id, 4);
     d2a:	2204      	movs	r2, #4
     d2c:	a901      	add	r1, sp, #4
     d2e:	200a      	movs	r0, #10
     d30:	4468      	add	r0, sp
     d32:	4e15      	ldr	r6, [pc, #84]	; (d88 <can_rcv_2_fpga_send+0x84>)
     d34:	47b0      	blx	r6
	data[6] = msg->len;
     d36:	71bc      	strb	r4, [r7, #6]
	memcpy(&data[7], msg->data, msg->len);
     d38:	68a9      	ldr	r1, [r5, #8]
     d3a:	0022      	movs	r2, r4
     d3c:	200f      	movs	r0, #15
     d3e:	4468      	add	r0, sp
     d40:	47b0      	blx	r6
	for (uint8_t i = 0; i < (5 + msg->len); i++)
     d42:	1d60      	adds	r0, r4, #5
     d44:	2200      	movs	r2, #0
     d46:	2300      	movs	r3, #0
     d48:	2100      	movs	r1, #0
		crc ^= data[i + 2];
     d4a:	ad02      	add	r5, sp, #8
     d4c:	46ac      	mov	ip, r5
     d4e:	4462      	add	r2, ip
     d50:	7892      	ldrb	r2, [r2, #2]
     d52:	4051      	eors	r1, r2
	for (uint8_t i = 0; i < (5 + msg->len); i++)
     d54:	3301      	adds	r3, #1
     d56:	b2db      	uxtb	r3, r3
     d58:	001a      	movs	r2, r3
     d5a:	4283      	cmp	r3, r0
     d5c:	dbf5      	blt.n	d4a <can_rcv_2_fpga_send+0x46>
	data[1+1+4+1+ msg->len] = crc;
     d5e:	192b      	adds	r3, r5, r4
     d60:	71d9      	strb	r1, [r3, #7]
	fpga_print_dataes((char *)data, 1+1+4+1+ msg->len + 1);
     d62:	0021      	movs	r1, r4
     d64:	3108      	adds	r1, #8
     d66:	b2c9      	uxtb	r1, r1
     d68:	0028      	movs	r0, r5
     d6a:	4b08      	ldr	r3, [pc, #32]	; (d8c <can_rcv_2_fpga_send+0x88>)
     d6c:	4798      	blx	r3
}
     d6e:	b007      	add	sp, #28
     d70:	bdf0      	pop	{r4, r5, r6, r7, pc}
	id |= CAN_EFF_FLAG;
     d72:	2280      	movs	r2, #128	; 0x80
     d74:	0612      	lsls	r2, r2, #24
     d76:	4313      	orrs	r3, r2
     d78:	9301      	str	r3, [sp, #4]
     d7a:	e7cf      	b.n	d1c <can_rcv_2_fpga_send+0x18>
	id |= CAN_RTR_FLAG;
     d7c:	2380      	movs	r3, #128	; 0x80
     d7e:	05db      	lsls	r3, r3, #23
     d80:	9a01      	ldr	r2, [sp, #4]
     d82:	4313      	orrs	r3, r2
     d84:	9301      	str	r3, [sp, #4]
     d86:	e7cc      	b.n	d22 <can_rcv_2_fpga_send+0x1e>
     d88:	00003089 	.word	0x00003089
     d8c:	00000cd9 	.word	0x00000cd9

00000d90 <uart_fpga_loopback_pack>:
{
     d90:	b500      	push	{lr}
     d92:	b085      	sub	sp, #20
	msg.id = frame->can_id & 0x1fffffff;
     d94:	6803      	ldr	r3, [r0, #0]
     d96:	00da      	lsls	r2, r3, #3
     d98:	08d2      	lsrs	r2, r2, #3
     d9a:	9200      	str	r2, [sp, #0]
	msg.fmt = (frame->can_id & CAN_EFF_FLAG) ? CAN_FMT_EXTID : CAN_FMT_STDID;
     d9c:	0fda      	lsrs	r2, r3, #31
     d9e:	4669      	mov	r1, sp
     da0:	734a      	strb	r2, [r1, #13]
	msg.type = (frame->can_id & CAN_RTR_FLAG) ? CAN_TYPE_REMOTE : CAN_TYPE_DATA;
     da2:	005b      	lsls	r3, r3, #1
     da4:	0fdb      	lsrs	r3, r3, #31
     da6:	710b      	strb	r3, [r1, #4]
	msg.len = frame->can_dlc;
     da8:	7903      	ldrb	r3, [r0, #4]
     daa:	730b      	strb	r3, [r1, #12]
	msg.data = frame->data;
     dac:	3005      	adds	r0, #5
     dae:	9002      	str	r0, [sp, #8]
	can_rcv_2_fpga_send(&msg);
     db0:	4668      	mov	r0, sp
     db2:	4b02      	ldr	r3, [pc, #8]	; (dbc <uart_fpga_loopback_pack+0x2c>)
     db4:	4798      	blx	r3
}
     db6:	b005      	add	sp, #20
     db8:	bd00      	pop	{pc}
     dba:	46c0      	nop			; (mov r8, r8)
     dbc:	00000d05 	.word	0x00000d05

00000dc0 <uart_fpga_process>:
{
     dc0:	b5f0      	push	{r4, r5, r6, r7, lr}
     dc2:	46c6      	mov	lr, r8
     dc4:	b500      	push	{lr}
     dc6:	b086      	sub	sp, #24
	int32_t len = loop_array_read(&fpga_array, buf, 256);
     dc8:	2280      	movs	r2, #128	; 0x80
     dca:	0052      	lsls	r2, r2, #1
     dcc:	4964      	ldr	r1, [pc, #400]	; (f60 <uart_fpga_process+0x1a0>)
     dce:	312c      	adds	r1, #44	; 0x2c
     dd0:	4864      	ldr	r0, [pc, #400]	; (f64 <uart_fpga_process+0x1a4>)
     dd2:	4b65      	ldr	r3, [pc, #404]	; (f68 <uart_fpga_process+0x1a8>)
     dd4:	4798      	blx	r3
     dd6:	1e07      	subs	r7, r0, #0
	if (len <= 0)
     dd8:	dd08      	ble.n	dec <uart_fpga_process+0x2c>
	delay = 0;
     dda:	2200      	movs	r2, #0
     ddc:	4b63      	ldr	r3, [pc, #396]	; (f6c <uart_fpga_process+0x1ac>)
     dde:	62da      	str	r2, [r3, #44]	; 0x2c
     de0:	2400      	movs	r4, #0
     de2:	2300      	movs	r3, #0
		uart_fpga_rx_unpack(buf[i]);
     de4:	4a5e      	ldr	r2, [pc, #376]	; (f60 <uart_fpga_process+0x1a0>)
     de6:	4690      	mov	r8, r2
	switch(cur_rcv_info.sta)
     de8:	4e61      	ldr	r6, [pc, #388]	; (f70 <uart_fpga_process+0x1b0>)
     dea:	e058      	b.n	e9e <uart_fpga_process+0xde>
		if (cur_rcv_info.sta != RX_HEAD)
     dec:	4b60      	ldr	r3, [pc, #384]	; (f70 <uart_fpga_process+0x1b0>)
     dee:	795b      	ldrb	r3, [r3, #5]
     df0:	2b00      	cmp	r3, #0
     df2:	d003      	beq.n	dfc <uart_fpga_process+0x3c>
			delay++;
     df4:	4a5d      	ldr	r2, [pc, #372]	; (f6c <uart_fpga_process+0x1ac>)
     df6:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
     df8:	3301      	adds	r3, #1
     dfa:	62d3      	str	r3, [r2, #44]	; 0x2c
		if (delay >= 1000)
     dfc:	4b5d      	ldr	r3, [pc, #372]	; (f74 <uart_fpga_process+0x1b4>)
     dfe:	4a5b      	ldr	r2, [pc, #364]	; (f6c <uart_fpga_process+0x1ac>)
     e00:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
     e02:	429a      	cmp	r2, r3
     e04:	d970      	bls.n	ee8 <uart_fpga_process+0x128>
			delay = 0;
     e06:	2200      	movs	r2, #0
     e08:	4b58      	ldr	r3, [pc, #352]	; (f6c <uart_fpga_process+0x1ac>)
     e0a:	62da      	str	r2, [r3, #44]	; 0x2c
			uart_fpga_rcv_init();
     e0c:	4b5a      	ldr	r3, [pc, #360]	; (f78 <uart_fpga_process+0x1b8>)
     e0e:	4798      	blx	r3
     e10:	e06a      	b.n	ee8 <uart_fpga_process+0x128>
			if (data == UART_FPGA_RX_CAN_FLAG)
     e12:	2a0c      	cmp	r2, #12
     e14:	d13e      	bne.n	e94 <uart_fpga_process+0xd4>
				cur_rcv_info.type = RCV_CAN_FRAME;
     e16:	4b56      	ldr	r3, [pc, #344]	; (f70 <uart_fpga_process+0x1b0>)
     e18:	3a0b      	subs	r2, #11
     e1a:	711a      	strb	r2, [r3, #4]
				cur_rcv_info.sta = RX_TOTAL_CNT;
     e1c:	715a      	strb	r2, [r3, #5]
				cur_rcv_info.all_cnt = 0;
     e1e:	2200      	movs	r2, #0
     e20:	609a      	str	r2, [r3, #8]
     e22:	e037      	b.n	e94 <uart_fpga_process+0xd4>
			if (data > 1)
     e24:	2a01      	cmp	r2, #1
     e26:	d907      	bls.n	e38 <uart_fpga_process+0x78>
				cur_rcv_info.sta = RX_DATA;
     e28:	4b51      	ldr	r3, [pc, #324]	; (f70 <uart_fpga_process+0x1b0>)
     e2a:	2102      	movs	r1, #2
     e2c:	7159      	strb	r1, [r3, #5]
				cur_rcv_info.all_cnt = data - 1;	
     e2e:	3a01      	subs	r2, #1
     e30:	609a      	str	r2, [r3, #8]
				cur_rcv_info.index   = 0;
     e32:	2200      	movs	r2, #0
     e34:	60da      	str	r2, [r3, #12]
     e36:	e02d      	b.n	e94 <uart_fpga_process+0xd4>
				uart_fpga_rcv_init();
     e38:	4b4f      	ldr	r3, [pc, #316]	; (f78 <uart_fpga_process+0x1b8>)
     e3a:	4798      	blx	r3
     e3c:	e020      	b.n	e80 <uart_fpga_process+0xc0>
			cur_rcv_info.data[cur_rcv_info.index] = data;
     e3e:	4b4c      	ldr	r3, [pc, #304]	; (f70 <uart_fpga_process+0x1b0>)
     e40:	68d9      	ldr	r1, [r3, #12]
     e42:	1858      	adds	r0, r3, r1
     e44:	7402      	strb	r2, [r0, #16]
			cur_rcv_info.crc ^= data;
     e46:	2188      	movs	r1, #136	; 0x88
     e48:	0049      	lsls	r1, r1, #1
     e4a:	5c58      	ldrb	r0, [r3, r1]
     e4c:	4042      	eors	r2, r0
     e4e:	545a      	strb	r2, [r3, r1]
			if (++cur_rcv_info.index >= cur_rcv_info.all_cnt)
     e50:	68da      	ldr	r2, [r3, #12]
     e52:	1c51      	adds	r1, r2, #1
     e54:	60d9      	str	r1, [r3, #12]
     e56:	689b      	ldr	r3, [r3, #8]
     e58:	4299      	cmp	r1, r3
     e5a:	d31b      	bcc.n	e94 <uart_fpga_process+0xd4>
				cur_rcv_info.sta = RX_CALIBRATION;
     e5c:	2203      	movs	r2, #3
     e5e:	4b44      	ldr	r3, [pc, #272]	; (f70 <uart_fpga_process+0x1b0>)
     e60:	715a      	strb	r2, [r3, #5]
     e62:	e017      	b.n	e94 <uart_fpga_process+0xd4>
			if(cur_rcv_info.crc == data)
     e64:	2388      	movs	r3, #136	; 0x88
     e66:	005b      	lsls	r3, r3, #1
     e68:	4941      	ldr	r1, [pc, #260]	; (f70 <uart_fpga_process+0x1b0>)
     e6a:	5ccb      	ldrb	r3, [r1, r3]
     e6c:	4293      	cmp	r3, r2
     e6e:	d002      	beq.n	e76 <uart_fpga_process+0xb6>
				uart_fpga_rcv_init();	// 当前的操作是将接收到的数据全部抛弃，后续可以在已接收到的数据中重新定位数据
     e70:	4b41      	ldr	r3, [pc, #260]	; (f78 <uart_fpga_process+0x1b8>)
     e72:	4798      	blx	r3
     e74:	e004      	b.n	e80 <uart_fpga_process+0xc0>
				cur_rcv_info.sta = RX_FINISHED;
     e76:	2204      	movs	r2, #4
     e78:	714a      	strb	r2, [r1, #5]
     e7a:	e005      	b.n	e88 <uart_fpga_process+0xc8>
			uart_fpga_rcv_init();
     e7c:	4b3e      	ldr	r3, [pc, #248]	; (f78 <uart_fpga_process+0x1b8>)
     e7e:	4798      	blx	r3
		if (cur_rcv_info.sta == RX_FINISHED)	//一组数据接收完成
     e80:	4b3b      	ldr	r3, [pc, #236]	; (f70 <uart_fpga_process+0x1b0>)
     e82:	795b      	ldrb	r3, [r3, #5]
     e84:	2b04      	cmp	r3, #4
     e86:	d105      	bne.n	e94 <uart_fpga_process+0xd4>
			if (cur_rcv_info.type == RCV_CAN_FRAME)
     e88:	4b39      	ldr	r3, [pc, #228]	; (f70 <uart_fpga_process+0x1b0>)
     e8a:	791b      	ldrb	r3, [r3, #4]
     e8c:	2b01      	cmp	r3, #1
     e8e:	d010      	beq.n	eb2 <uart_fpga_process+0xf2>
	uart_fpga_rcv_init();
     e90:	4b39      	ldr	r3, [pc, #228]	; (f78 <uart_fpga_process+0x1b8>)
     e92:	4798      	blx	r3
	for (uint8_t i = 0; i < len; i++)
     e94:	3401      	adds	r4, #1
     e96:	b2e4      	uxtb	r4, r4
     e98:	0023      	movs	r3, r4
     e9a:	42a7      	cmp	r7, r4
     e9c:	dd20      	ble.n	ee0 <uart_fpga_process+0x120>
		uart_fpga_rx_unpack(buf[i]);
     e9e:	4443      	add	r3, r8
     ea0:	222c      	movs	r2, #44	; 0x2c
     ea2:	5c9a      	ldrb	r2, [r3, r2]
	switch(cur_rcv_info.sta)
     ea4:	7973      	ldrb	r3, [r6, #5]
     ea6:	2b04      	cmp	r3, #4
     ea8:	d8e8      	bhi.n	e7c <uart_fpga_process+0xbc>
     eaa:	009b      	lsls	r3, r3, #2
     eac:	4933      	ldr	r1, [pc, #204]	; (f7c <uart_fpga_process+0x1bc>)
     eae:	58cb      	ldr	r3, [r1, r3]
     eb0:	469f      	mov	pc, r3
				memcpy(&frame, cur_rcv_info.data, sizeof(frame));
     eb2:	aa02      	add	r2, sp, #8
     eb4:	4b2e      	ldr	r3, [pc, #184]	; (f70 <uart_fpga_process+0x1b0>)
     eb6:	3310      	adds	r3, #16
     eb8:	cb23      	ldmia	r3!, {r0, r1, r5}
     eba:	c223      	stmia	r2!, {r0, r1, r5}
     ebc:	681b      	ldr	r3, [r3, #0]
     ebe:	6013      	str	r3, [r2, #0]
				if (sys_config.fpga_2_can)
     ec0:	4b2f      	ldr	r3, [pc, #188]	; (f80 <uart_fpga_process+0x1c0>)
     ec2:	791b      	ldrb	r3, [r3, #4]
     ec4:	2b00      	cmp	r3, #0
     ec6:	d107      	bne.n	ed8 <uart_fpga_process+0x118>
				if (sys_config.fpga_lookback)
     ec8:	4b2d      	ldr	r3, [pc, #180]	; (f80 <uart_fpga_process+0x1c0>)
     eca:	785b      	ldrb	r3, [r3, #1]
     ecc:	2b00      	cmp	r3, #0
     ece:	d0df      	beq.n	e90 <uart_fpga_process+0xd0>
					uart_fpga_loopback_pack(&frame);	//转发	
     ed0:	a802      	add	r0, sp, #8
     ed2:	4b2c      	ldr	r3, [pc, #176]	; (f84 <uart_fpga_process+0x1c4>)
     ed4:	4798      	blx	r3
     ed6:	e7db      	b.n	e90 <uart_fpga_process+0xd0>
					uart_fpga_rcv_canframe(&frame/*(struct can_frame *)cur_rcv_info.data*/);	//直接解析成CAN报文转发	
     ed8:	a802      	add	r0, sp, #8
     eda:	4b2b      	ldr	r3, [pc, #172]	; (f88 <uart_fpga_process+0x1c8>)
     edc:	4798      	blx	r3
     ede:	e7f3      	b.n	ec8 <uart_fpga_process+0x108>
	if (sys_config.fpga_2_elog)
     ee0:	4b27      	ldr	r3, [pc, #156]	; (f80 <uart_fpga_process+0x1c0>)
     ee2:	78db      	ldrb	r3, [r3, #3]
     ee4:	2b00      	cmp	r3, #0
     ee6:	d111      	bne.n	f0c <uart_fpga_process+0x14c>
	CRITICAL_SECTION_ENTER();
     ee8:	a801      	add	r0, sp, #4
     eea:	4b28      	ldr	r3, [pc, #160]	; (f8c <uart_fpga_process+0x1cc>)
     eec:	4798      	blx	r3
	if (phead_fpga_tx.next != NULL && !uart_fpga_tx_unifinish)
     eee:	4b1c      	ldr	r3, [pc, #112]	; (f60 <uart_fpga_process+0x1a0>)
     ef0:	69db      	ldr	r3, [r3, #28]
     ef2:	2b00      	cmp	r3, #0
     ef4:	d003      	beq.n	efe <uart_fpga_process+0x13e>
     ef6:	4b1e      	ldr	r3, [pc, #120]	; (f70 <uart_fpga_process+0x1b0>)
     ef8:	781b      	ldrb	r3, [r3, #0]
     efa:	2b00      	cmp	r3, #0
     efc:	d00c      	beq.n	f18 <uart_fpga_process+0x158>
	CRITICAL_SECTION_LEAVE();
     efe:	a801      	add	r0, sp, #4
     f00:	4b23      	ldr	r3, [pc, #140]	; (f90 <uart_fpga_process+0x1d0>)
     f02:	4798      	blx	r3
}
     f04:	b006      	add	sp, #24
     f06:	bc04      	pop	{r2}
     f08:	4690      	mov	r8, r2
     f0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		elog_print_dataes((char*)buf, len);	// 将接收到的adas-uart数据直接通过elog-uart输出，仅用于测试
     f0c:	b2f9      	uxtb	r1, r7
     f0e:	4814      	ldr	r0, [pc, #80]	; (f60 <uart_fpga_process+0x1a0>)
     f10:	302c      	adds	r0, #44	; 0x2c
     f12:	4b20      	ldr	r3, [pc, #128]	; (f94 <uart_fpga_process+0x1d4>)
     f14:	4798      	blx	r3
     f16:	e7e7      	b.n	ee8 <uart_fpga_process+0x128>
		usart_async_get_io_descriptor(USART_FPGA, &io);
     f18:	a902      	add	r1, sp, #8
     f1a:	481f      	ldr	r0, [pc, #124]	; (f98 <uart_fpga_process+0x1d8>)
     f1c:	4b1f      	ldr	r3, [pc, #124]	; (f9c <uart_fpga_process+0x1dc>)
     f1e:	4798      	blx	r3
		uart_fpga_tx_unifinish = 1;
     f20:	2201      	movs	r2, #1
     f22:	4b13      	ldr	r3, [pc, #76]	; (f70 <uart_fpga_process+0x1b0>)
     f24:	701a      	strb	r2, [r3, #0]
		if (phead_fpga_tx.next->len != io_write(io, (uint8_t *)(phead_fpga_tx.next->dat), phead_fpga_tx.next->len))
     f26:	4b0e      	ldr	r3, [pc, #56]	; (f60 <uart_fpga_process+0x1a0>)
     f28:	69db      	ldr	r3, [r3, #28]
     f2a:	685c      	ldr	r4, [r3, #4]
     f2c:	b2a2      	uxth	r2, r4
     f2e:	6899      	ldr	r1, [r3, #8]
     f30:	9802      	ldr	r0, [sp, #8]
     f32:	4b1b      	ldr	r3, [pc, #108]	; (fa0 <uart_fpga_process+0x1e0>)
     f34:	4798      	blx	r3
     f36:	4284      	cmp	r4, r0
     f38:	d002      	beq.n	f40 <uart_fpga_process+0x180>
			elog_printf("transmit fpga data failed\r\n");
     f3a:	481a      	ldr	r0, [pc, #104]	; (fa4 <uart_fpga_process+0x1e4>)
     f3c:	4b1a      	ldr	r3, [pc, #104]	; (fa8 <uart_fpga_process+0x1e8>)
     f3e:	4798      	blx	r3
		fpga_send_total_cnt += phead_fpga_tx.next->len;
     f40:	4a0a      	ldr	r2, [pc, #40]	; (f6c <uart_fpga_process+0x1ac>)
     f42:	6b13      	ldr	r3, [r2, #48]	; 0x30
     f44:	4c06      	ldr	r4, [pc, #24]	; (f60 <uart_fpga_process+0x1a0>)
     f46:	69e1      	ldr	r1, [r4, #28]
     f48:	6849      	ldr	r1, [r1, #4]
     f4a:	185b      	adds	r3, r3, r1
     f4c:	6313      	str	r3, [r2, #48]	; 0x30
		tx_fifo_dec(&phead_fpga_tx);
     f4e:	0020      	movs	r0, r4
     f50:	301c      	adds	r0, #28
     f52:	4b16      	ldr	r3, [pc, #88]	; (fac <uart_fpga_process+0x1ec>)
     f54:	4798      	blx	r3
		fpga_list_deep--;
     f56:	6aa3      	ldr	r3, [r4, #40]	; 0x28
     f58:	3b01      	subs	r3, #1
     f5a:	62a3      	str	r3, [r4, #40]	; 0x28
     f5c:	e7cf      	b.n	efe <uart_fpga_process+0x13e>
     f5e:	46c0      	nop			; (mov r8, r8)
     f60:	200012cc 	.word	0x200012cc
     f64:	20002540 	.word	0x20002540
     f68:	00000b45 	.word	0x00000b45
     f6c:	200013cc 	.word	0x200013cc
     f70:	200011cc 	.word	0x200011cc
     f74:	000003e7 	.word	0x000003e7
     f78:	00000c05 	.word	0x00000c05
     f7c:	00003ce0 	.word	0x00003ce0
     f80:	20002504 	.word	0x20002504
     f84:	00000d91 	.word	0x00000d91
     f88:	00000c85 	.word	0x00000c85
     f8c:	00001345 	.word	0x00001345
     f90:	00001353 	.word	0x00001353
     f94:	0000034d 	.word	0x0000034d
     f98:	200025cc 	.word	0x200025cc
     f9c:	00001bb1 	.word	0x00001bb1
     fa0:	000015d5 	.word	0x000015d5
     fa4:	00003d38 	.word	0x00003d38
     fa8:	0000040d 	.word	0x0000040d
     fac:	00001055 	.word	0x00001055

00000fb0 <uart_fpga_init>:


void uart_fpga_init(void)
{
     fb0:	b530      	push	{r4, r5, lr}
     fb2:	b089      	sub	sp, #36	; 0x24
	struct io_descriptor *io;
	
	loop_array_init(&fpga_array, (uint8_t *)uart_fpga_rx_fifo, USART_FPGA_RX_LENGTH);
     fb4:	2280      	movs	r2, #128	; 0x80
     fb6:	0152      	lsls	r2, r2, #5
     fb8:	4913      	ldr	r1, [pc, #76]	; (1008 <uart_fpga_init+0x58>)
     fba:	3134      	adds	r1, #52	; 0x34
     fbc:	4813      	ldr	r0, [pc, #76]	; (100c <uart_fpga_init+0x5c>)
     fbe:	4b14      	ldr	r3, [pc, #80]	; (1010 <uart_fpga_init+0x60>)
     fc0:	4798      	blx	r3
	
	usart_async_get_io_descriptor(USART_FPGA, &io);
     fc2:	4c14      	ldr	r4, [pc, #80]	; (1014 <uart_fpga_init+0x64>)
     fc4:	a907      	add	r1, sp, #28
     fc6:	0020      	movs	r0, r4
     fc8:	4b13      	ldr	r3, [pc, #76]	; (1018 <uart_fpga_init+0x68>)
     fca:	4798      	blx	r3
	usart_async_register_callback(USART_FPGA, USART_ASYNC_RXC_CB, uart_fpga_rx_cb);
     fcc:	4a13      	ldr	r2, [pc, #76]	; (101c <uart_fpga_init+0x6c>)
     fce:	2100      	movs	r1, #0
     fd0:	0020      	movs	r0, r4
     fd2:	4d13      	ldr	r5, [pc, #76]	; (1020 <uart_fpga_init+0x70>)
     fd4:	47a8      	blx	r5
	usart_async_register_callback(USART_FPGA, USART_ASYNC_TXC_CB, uart_fpga_tx_cb);
     fd6:	4a13      	ldr	r2, [pc, #76]	; (1024 <uart_fpga_init+0x74>)
     fd8:	2101      	movs	r1, #1
     fda:	0020      	movs	r0, r4
     fdc:	47a8      	blx	r5
	usart_async_enable(USART_FPGA);
     fde:	0020      	movs	r0, r4
     fe0:	4b11      	ldr	r3, [pc, #68]	; (1028 <uart_fpga_init+0x78>)
     fe2:	4798      	blx	r3
	
	
	while (usart_async_is_rx_not_empty(USART_FPGA))
     fe4:	4c0b      	ldr	r4, [pc, #44]	; (1014 <uart_fpga_init+0x64>)
     fe6:	4d11      	ldr	r5, [pc, #68]	; (102c <uart_fpga_init+0x7c>)
     fe8:	e008      	b.n	ffc <uart_fpga_init+0x4c>
	{
		struct io_descriptor *io;
		usart_async_get_io_descriptor(USART_FPGA, &io);
     fea:	a901      	add	r1, sp, #4
     fec:	4809      	ldr	r0, [pc, #36]	; (1014 <uart_fpga_init+0x64>)
     fee:	4b0a      	ldr	r3, [pc, #40]	; (1018 <uart_fpga_init+0x68>)
     ff0:	4798      	blx	r3
		uint8_t dummy[20];
		io_read(io, dummy, 20);
     ff2:	2214      	movs	r2, #20
     ff4:	a902      	add	r1, sp, #8
     ff6:	9801      	ldr	r0, [sp, #4]
     ff8:	4b0d      	ldr	r3, [pc, #52]	; (1030 <uart_fpga_init+0x80>)
     ffa:	4798      	blx	r3
	while (usart_async_is_rx_not_empty(USART_FPGA))
     ffc:	0020      	movs	r0, r4
     ffe:	47a8      	blx	r5
    1000:	2800      	cmp	r0, #0
    1002:	d1f2      	bne.n	fea <uart_fpga_init+0x3a>
	}
}
    1004:	b009      	add	sp, #36	; 0x24
    1006:	bd30      	pop	{r4, r5, pc}
    1008:	200013cc 	.word	0x200013cc
    100c:	20002540 	.word	0x20002540
    1010:	00000a79 	.word	0x00000a79
    1014:	200025cc 	.word	0x200025cc
    1018:	00001bb1 	.word	0x00001bb1
    101c:	00000c1d 	.word	0x00000c1d
    1020:	00001bdd 	.word	0x00001bdd
    1024:	00000bf9 	.word	0x00000bf9
    1028:	00001b85 	.word	0x00001b85
    102c:	00001c55 	.word	0x00001c55
    1030:	00001609 	.word	0x00001609

00001034 <tx_fifo_add>:


void tx_fifo_add(struct uart_tx_type *phead, struct uart_tx_type *node)
{
	struct uart_tx_type *ptmp;
	if (NULL == node || phead == NULL)
    1034:	2900      	cmp	r1, #0
    1036:	d00b      	beq.n	1050 <tx_fifo_add+0x1c>
    1038:	2800      	cmp	r0, #0
    103a:	d009      	beq.n	1050 <tx_fifo_add+0x1c>
	return;
	
	//node->next = NULL;
	if (phead->next == NULL)
    103c:	6802      	ldr	r2, [r0, #0]
    103e:	2a00      	cmp	r2, #0
    1040:	d102      	bne.n	1048 <tx_fifo_add+0x14>
	{
		phead->next = node;
    1042:	6001      	str	r1, [r0, #0]
		return;
    1044:	e004      	b.n	1050 <tx_fifo_add+0x1c>
	}
	ptmp = phead->next;
	while (ptmp->next != NULL)
	{
		ptmp = ptmp->next;	
    1046:	001a      	movs	r2, r3
	while (ptmp->next != NULL)
    1048:	6813      	ldr	r3, [r2, #0]
    104a:	2b00      	cmp	r3, #0
    104c:	d1fb      	bne.n	1046 <tx_fifo_add+0x12>
	}
	ptmp->next = node;
    104e:	6011      	str	r1, [r2, #0]
	return;
}
    1050:	4770      	bx	lr
	...

00001054 <tx_fifo_dec>:

void tx_fifo_dec(struct uart_tx_type *phead)
{
    1054:	b510      	push	{r4, lr}
	if (phead == NULL || phead->next == NULL)  return;
    1056:	2800      	cmp	r0, #0
    1058:	d007      	beq.n	106a <tx_fifo_dec+0x16>
    105a:	6803      	ldr	r3, [r0, #0]
    105c:	2b00      	cmp	r3, #0
    105e:	d004      	beq.n	106a <tx_fifo_dec+0x16>
	struct uart_tx_type *ptmp = phead->next;
	
	phead->next = ptmp->next;
    1060:	681a      	ldr	r2, [r3, #0]
    1062:	6002      	str	r2, [r0, #0]

	free(ptmp);
    1064:	0018      	movs	r0, r3
    1066:	4b01      	ldr	r3, [pc, #4]	; (106c <tx_fifo_dec+0x18>)
    1068:	4798      	blx	r3
}
    106a:	bd10      	pop	{r4, pc}
    106c:	00003075 	.word	0x00003075

00001070 <tx_fifo_write>:

uint32_t tx_fifo_write(struct uart_tx_type *phead, char *dat, uint32_t len)
{
    1070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1072:	0006      	movs	r6, r0
    1074:	000f      	movs	r7, r1
    1076:	0014      	movs	r4, r2
	struct uart_tx_type *prt = malloc(sizeof(struct uart_tx_type) + len);
    1078:	0010      	movs	r0, r2
    107a:	300c      	adds	r0, #12
    107c:	4b0a      	ldr	r3, [pc, #40]	; (10a8 <tx_fifo_write+0x38>)
    107e:	4798      	blx	r3
    1080:	1e05      	subs	r5, r0, #0
	if (prt == NULL)
    1082:	d00e      	beq.n	10a2 <tx_fifo_write+0x32>
	return 0;
	
	prt->next = NULL;
    1084:	2300      	movs	r3, #0
    1086:	6003      	str	r3, [r0, #0]
	prt->len = len;
    1088:	6044      	str	r4, [r0, #4]
	prt->dat = ((char *)prt + sizeof(struct uart_tx_type));
    108a:	300c      	adds	r0, #12
    108c:	60a8      	str	r0, [r5, #8]
	memcpy(prt->dat, dat, len);
    108e:	0022      	movs	r2, r4
    1090:	0039      	movs	r1, r7
    1092:	4b06      	ldr	r3, [pc, #24]	; (10ac <tx_fifo_write+0x3c>)
    1094:	4798      	blx	r3
	tx_fifo_add(phead, prt);
    1096:	0029      	movs	r1, r5
    1098:	0030      	movs	r0, r6
    109a:	4b05      	ldr	r3, [pc, #20]	; (10b0 <tx_fifo_write+0x40>)
    109c:	4798      	blx	r3
	return len;
    109e:	0020      	movs	r0, r4
}
    10a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return 0;
    10a2:	2000      	movs	r0, #0
    10a4:	e7fc      	b.n	10a0 <tx_fifo_write+0x30>
    10a6:	46c0      	nop			; (mov r8, r8)
    10a8:	00003061 	.word	0x00003061
    10ac:	00003089 	.word	0x00003089
    10b0:	00001035 	.word	0x00001035

000010b4 <EXTERNAL_IRQ_0_init>:
static uint8_t USART_1_buffer[USART_1_BUFFER_SIZE];

struct wdt_descriptor WDT_0;

void EXTERNAL_IRQ_0_init(void)
{
    10b4:	b510      	push	{r4, lr}
}

static inline void hri_gclk_write_PCHCTRL_reg(const void *const hw, uint8_t index, hri_gclk_pchctrl_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->PCHCTRL[index].reg = data;
    10b6:	2140      	movs	r1, #64	; 0x40
    10b8:	2388      	movs	r3, #136	; 0x88
    10ba:	4a05      	ldr	r2, [pc, #20]	; (10d0 <EXTERNAL_IRQ_0_init+0x1c>)
    10bc:	50d1      	str	r1, [r2, r3]
}

static inline void hri_mclk_set_APBAMASK_EIC_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_EIC;
    10be:	4a05      	ldr	r2, [pc, #20]	; (10d4 <EXTERNAL_IRQ_0_init+0x20>)
    10c0:	6951      	ldr	r1, [r2, #20]
    10c2:	2380      	movs	r3, #128	; 0x80
    10c4:	00db      	lsls	r3, r3, #3
    10c6:	430b      	orrs	r3, r1
    10c8:	6153      	str	r3, [r2, #20]
	hri_gclk_write_PCHCTRL_reg(GCLK, EIC_GCLK_ID, CONF_GCLK_EIC_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_mclk_set_APBAMASK_EIC_bit(MCLK);

	ext_irq_init();
    10ca:	4b03      	ldr	r3, [pc, #12]	; (10d8 <EXTERNAL_IRQ_0_init+0x24>)
    10cc:	4798      	blx	r3
}
    10ce:	bd10      	pop	{r4, pc}
    10d0:	40001c00 	.word	0x40001c00
    10d4:	40000800 	.word	0x40000800
    10d8:	00001549 	.word	0x00001549

000010dc <USART_0_CLOCK_init>:
    10dc:	4b05      	ldr	r3, [pc, #20]	; (10f4 <USART_0_CLOCK_init+0x18>)
    10de:	2241      	movs	r2, #65	; 0x41
    10e0:	21d4      	movs	r1, #212	; 0xd4
    10e2:	505a      	str	r2, [r3, r1]
    10e4:	390c      	subs	r1, #12
    10e6:	505a      	str	r2, [r3, r1]
}

static inline void hri_mclk_set_APBCMASK_SERCOM2_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_SERCOM2;
    10e8:	4a03      	ldr	r2, [pc, #12]	; (10f8 <USART_0_CLOCK_init+0x1c>)
    10ea:	69d3      	ldr	r3, [r2, #28]
    10ec:	39c0      	subs	r1, #192	; 0xc0
    10ee:	430b      	orrs	r3, r1
    10f0:	61d3      	str	r3, [r2, #28]
{

	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM2_GCLK_ID_CORE, CONF_GCLK_SERCOM2_CORE_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM2_GCLK_ID_SLOW, CONF_GCLK_SERCOM2_SLOW_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_mclk_set_APBCMASK_SERCOM2_bit(MCLK);
}
    10f2:	4770      	bx	lr
    10f4:	40001c00 	.word	0x40001c00
    10f8:	40000800 	.word	0x40000800

000010fc <USART_0_PORT_init>:
 * \brief USART pinmux initialization function
 *
 * Set each required pin to USART functionality
 */
void USART_0_PORT_init()
{
    10fc:	b530      	push	{r4, r5, lr}
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    10fe:	2382      	movs	r3, #130	; 0x82
    1100:	05db      	lsls	r3, r3, #23
    1102:	2248      	movs	r2, #72	; 0x48
    1104:	5c99      	ldrb	r1, [r3, r2]
	tmp &= ~PORT_PINCFG_PMUXEN;
    1106:	2501      	movs	r5, #1
    1108:	43a9      	bics	r1, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    110a:	2401      	movs	r4, #1
    110c:	4321      	orrs	r1, r4
    110e:	b2c9      	uxtb	r1, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    1110:	5499      	strb	r1, [r3, r2]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    1112:	2034      	movs	r0, #52	; 0x34
    1114:	5c19      	ldrb	r1, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    1116:	3a39      	subs	r2, #57	; 0x39
    1118:	4391      	bics	r1, r2
	tmp |= PORT_PMUX_PMUXE(data);
    111a:	3a0c      	subs	r2, #12
    111c:	4311      	orrs	r1, r2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    111e:	5419      	strb	r1, [r3, r0]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    1120:	2149      	movs	r1, #73	; 0x49
    1122:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PINCFG_PMUXEN;
    1124:	43aa      	bics	r2, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    1126:	4322      	orrs	r2, r4
    1128:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    112a:	545a      	strb	r2, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    112c:	5c1a      	ldrb	r2, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    112e:	393a      	subs	r1, #58	; 0x3a
    1130:	400a      	ands	r2, r1
	tmp |= PORT_PMUX_PMUXO(data);
    1132:	3121      	adds	r1, #33	; 0x21
    1134:	430a      	orrs	r2, r1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    1136:	541a      	strb	r2, [r3, r0]

	gpio_set_pin_function(PA08, PINMUX_PA08D_SERCOM2_PAD0);

	gpio_set_pin_function(PA09, PINMUX_PA09D_SERCOM2_PAD1);
}
    1138:	bd30      	pop	{r4, r5, pc}
	...

0000113c <USART_0_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void USART_0_init(void)
{
    113c:	b510      	push	{r4, lr}
    113e:	b082      	sub	sp, #8
	USART_0_CLOCK_init();
    1140:	4b06      	ldr	r3, [pc, #24]	; (115c <USART_0_init+0x20>)
    1142:	4798      	blx	r3
	usart_async_init(&USART_0, SERCOM2, USART_0_buffer, USART_0_BUFFER_SIZE, (void *)NULL);
    1144:	2300      	movs	r3, #0
    1146:	9300      	str	r3, [sp, #0]
    1148:	3310      	adds	r3, #16
    114a:	4a05      	ldr	r2, [pc, #20]	; (1160 <USART_0_init+0x24>)
    114c:	4905      	ldr	r1, [pc, #20]	; (1164 <USART_0_init+0x28>)
    114e:	4806      	ldr	r0, [pc, #24]	; (1168 <USART_0_init+0x2c>)
    1150:	4c06      	ldr	r4, [pc, #24]	; (116c <USART_0_init+0x30>)
    1152:	47a0      	blx	r4
	USART_0_PORT_init();
    1154:	4b06      	ldr	r3, [pc, #24]	; (1170 <USART_0_init+0x34>)
    1156:	4798      	blx	r3
}
    1158:	b002      	add	sp, #8
    115a:	bd10      	pop	{r4, pc}
    115c:	000010dd 	.word	0x000010dd
    1160:	20002404 	.word	0x20002404
    1164:	42000c00 	.word	0x42000c00
    1168:	2000257c 	.word	0x2000257c
    116c:	00001aed 	.word	0x00001aed
    1170:	000010fd 	.word	0x000010fd

00001174 <USART_1_CLOCK_init>:
    1174:	4b05      	ldr	r3, [pc, #20]	; (118c <USART_1_CLOCK_init+0x18>)
    1176:	2241      	movs	r2, #65	; 0x41
    1178:	21d8      	movs	r1, #216	; 0xd8
    117a:	505a      	str	r2, [r3, r1]
    117c:	3910      	subs	r1, #16
    117e:	505a      	str	r2, [r3, r1]
}

static inline void hri_mclk_set_APBCMASK_SERCOM3_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_SERCOM3;
    1180:	4a03      	ldr	r2, [pc, #12]	; (1190 <USART_1_CLOCK_init+0x1c>)
    1182:	69d3      	ldr	r3, [r2, #28]
    1184:	39b8      	subs	r1, #184	; 0xb8
    1186:	430b      	orrs	r3, r1
    1188:	61d3      	str	r3, [r2, #28]
{

	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM3_GCLK_ID_CORE, CONF_GCLK_SERCOM3_CORE_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM3_GCLK_ID_SLOW, CONF_GCLK_SERCOM3_SLOW_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_mclk_set_APBCMASK_SERCOM3_bit(MCLK);
}
    118a:	4770      	bx	lr
    118c:	40001c00 	.word	0x40001c00
    1190:	40000800 	.word	0x40000800

00001194 <USART_1_PORT_init>:
 * \brief USART pinmux initialization function
 *
 * Set each required pin to USART functionality
 */
void USART_1_PORT_init()
{
    1194:	b530      	push	{r4, r5, lr}
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    1196:	2382      	movs	r3, #130	; 0x82
    1198:	05db      	lsls	r3, r3, #23
    119a:	2250      	movs	r2, #80	; 0x50
    119c:	5c99      	ldrb	r1, [r3, r2]
	tmp &= ~PORT_PINCFG_PMUXEN;
    119e:	2501      	movs	r5, #1
    11a0:	43a9      	bics	r1, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    11a2:	2401      	movs	r4, #1
    11a4:	4321      	orrs	r1, r4
    11a6:	b2c9      	uxtb	r1, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    11a8:	5499      	strb	r1, [r3, r2]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    11aa:	2038      	movs	r0, #56	; 0x38
    11ac:	5c19      	ldrb	r1, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    11ae:	3a41      	subs	r2, #65	; 0x41
    11b0:	4391      	bics	r1, r2
	tmp |= PORT_PMUX_PMUXE(data);
    11b2:	3a0c      	subs	r2, #12
    11b4:	4311      	orrs	r1, r2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    11b6:	5419      	strb	r1, [r3, r0]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    11b8:	2151      	movs	r1, #81	; 0x51
    11ba:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PINCFG_PMUXEN;
    11bc:	43aa      	bics	r2, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    11be:	4322      	orrs	r2, r4
    11c0:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    11c2:	545a      	strb	r2, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    11c4:	5c1a      	ldrb	r2, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    11c6:	3942      	subs	r1, #66	; 0x42
    11c8:	400a      	ands	r2, r1
	tmp |= PORT_PMUX_PMUXO(data);
    11ca:	3121      	adds	r1, #33	; 0x21
    11cc:	430a      	orrs	r2, r1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    11ce:	541a      	strb	r2, [r3, r0]

	gpio_set_pin_function(PA16, PINMUX_PA16D_SERCOM3_PAD0);

	gpio_set_pin_function(PA17, PINMUX_PA17D_SERCOM3_PAD1);
}
    11d0:	bd30      	pop	{r4, r5, pc}
	...

000011d4 <USART_1_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void USART_1_init(void)
{
    11d4:	b510      	push	{r4, lr}
    11d6:	b082      	sub	sp, #8
	USART_1_CLOCK_init();
    11d8:	4b07      	ldr	r3, [pc, #28]	; (11f8 <USART_1_init+0x24>)
    11da:	4798      	blx	r3
	usart_async_init(&USART_1, SERCOM3, USART_1_buffer, USART_1_BUFFER_SIZE, (void *)NULL);
    11dc:	2300      	movs	r3, #0
    11de:	9300      	str	r3, [sp, #0]
    11e0:	3310      	adds	r3, #16
    11e2:	4a06      	ldr	r2, [pc, #24]	; (11fc <USART_1_init+0x28>)
    11e4:	3210      	adds	r2, #16
    11e6:	4906      	ldr	r1, [pc, #24]	; (1200 <USART_1_init+0x2c>)
    11e8:	4806      	ldr	r0, [pc, #24]	; (1204 <USART_1_init+0x30>)
    11ea:	4c07      	ldr	r4, [pc, #28]	; (1208 <USART_1_init+0x34>)
    11ec:	47a0      	blx	r4
	USART_1_PORT_init();
    11ee:	4b07      	ldr	r3, [pc, #28]	; (120c <USART_1_init+0x38>)
    11f0:	4798      	blx	r3
}
    11f2:	b002      	add	sp, #8
    11f4:	bd10      	pop	{r4, pc}
    11f6:	46c0      	nop			; (mov r8, r8)
    11f8:	00001175 	.word	0x00001175
    11fc:	20002404 	.word	0x20002404
    1200:	42001000 	.word	0x42001000
    1204:	200025cc 	.word	0x200025cc
    1208:	00001aed 	.word	0x00001aed
    120c:	00001195 	.word	0x00001195

00001210 <WDT_0_CLOCK_init>:
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_WDT;
    1210:	4a03      	ldr	r2, [pc, #12]	; (1220 <WDT_0_CLOCK_init+0x10>)
    1212:	6951      	ldr	r1, [r2, #20]
    1214:	2380      	movs	r3, #128	; 0x80
    1216:	005b      	lsls	r3, r3, #1
    1218:	430b      	orrs	r3, r1
    121a:	6153      	str	r3, [r2, #20]
}

void WDT_0_CLOCK_init(void)
{
	hri_mclk_set_APBAMASK_WDT_bit(MCLK);
}
    121c:	4770      	bx	lr
    121e:	46c0      	nop			; (mov r8, r8)
    1220:	40000800 	.word	0x40000800

00001224 <WDT_0_init>:

void WDT_0_init(void)
{
    1224:	b510      	push	{r4, lr}
	WDT_0_CLOCK_init();
    1226:	4b06      	ldr	r3, [pc, #24]	; (1240 <WDT_0_init+0x1c>)
    1228:	4798      	blx	r3
	ASSERT(wdt && hw);
    122a:	2248      	movs	r2, #72	; 0x48
    122c:	4905      	ldr	r1, [pc, #20]	; (1244 <WDT_0_init+0x20>)
    122e:	2001      	movs	r0, #1
    1230:	4b05      	ldr	r3, [pc, #20]	; (1248 <WDT_0_init+0x24>)
    1232:	4798      	blx	r3
	wdt->dev.hw = (void *)hw;
    1234:	4805      	ldr	r0, [pc, #20]	; (124c <WDT_0_init+0x28>)
    1236:	4b06      	ldr	r3, [pc, #24]	; (1250 <WDT_0_init+0x2c>)
    1238:	6003      	str	r3, [r0, #0]
	return _wdt_init(&wdt->dev);
    123a:	4b06      	ldr	r3, [pc, #24]	; (1254 <WDT_0_init+0x30>)
    123c:	4798      	blx	r3
	wdt_init(&WDT_0, WDT);
}
    123e:	bd10      	pop	{r4, pc}
    1240:	00001211 	.word	0x00001211
    1244:	00003910 	.word	0x00003910
    1248:	00001c85 	.word	0x00001c85
    124c:	20002578 	.word	0x20002578
    1250:	40002000 	.word	0x40002000
    1254:	00002c41 	.word	0x00002c41

00001258 <CAN_0_PORT_init>:

void CAN_0_PORT_init(void)
{
    1258:	b530      	push	{r4, r5, lr}
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    125a:	2382      	movs	r3, #130	; 0x82
    125c:	05db      	lsls	r3, r3, #23
    125e:	2259      	movs	r2, #89	; 0x59
    1260:	5c99      	ldrb	r1, [r3, r2]
	tmp &= ~PORT_PINCFG_PMUXEN;
    1262:	2501      	movs	r5, #1
    1264:	43a9      	bics	r1, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    1266:	2401      	movs	r4, #1
    1268:	4321      	orrs	r1, r4
    126a:	b2c9      	uxtb	r1, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    126c:	5499      	strb	r1, [r3, r2]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    126e:	203c      	movs	r0, #60	; 0x3c
    1270:	5c19      	ldrb	r1, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    1272:	3a4a      	subs	r2, #74	; 0x4a
    1274:	4011      	ands	r1, r2
	tmp |= PORT_PMUX_PMUXO(data);
    1276:	3251      	adds	r2, #81	; 0x51
    1278:	4311      	orrs	r1, r2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    127a:	5419      	strb	r1, [r3, r0]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    127c:	2158      	movs	r1, #88	; 0x58
    127e:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PINCFG_PMUXEN;
    1280:	43aa      	bics	r2, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    1282:	4322      	orrs	r2, r4
    1284:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    1286:	545a      	strb	r2, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    1288:	5c1a      	ldrb	r2, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    128a:	3949      	subs	r1, #73	; 0x49
    128c:	438a      	bics	r2, r1
	tmp |= PORT_PMUX_PMUXE(data);
    128e:	3909      	subs	r1, #9
    1290:	430a      	orrs	r2, r1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    1292:	541a      	strb	r2, [r3, r0]

	gpio_set_pin_function(PA25, PINMUX_PA25G_CAN0_RX);

	gpio_set_pin_function(PA24, PINMUX_PA24G_CAN0_TX);
}
    1294:	bd30      	pop	{r4, r5, pc}
	...

00001298 <CAN_0_init>:
 * \brief CAN initialization function
 *
 * Enables CAN peripheral, clocks and initializes CAN driver
 */
void CAN_0_init(void)
{
    1298:	b510      	push	{r4, lr}
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_CAN0;
    129a:	4a08      	ldr	r2, [pc, #32]	; (12bc <CAN_0_init+0x24>)
    129c:	6911      	ldr	r1, [r2, #16]
    129e:	2380      	movs	r3, #128	; 0x80
    12a0:	005b      	lsls	r3, r3, #1
    12a2:	430b      	orrs	r3, r1
    12a4:	6113      	str	r3, [r2, #16]
    12a6:	2143      	movs	r1, #67	; 0x43
    12a8:	23e8      	movs	r3, #232	; 0xe8
    12aa:	4a05      	ldr	r2, [pc, #20]	; (12c0 <CAN_0_init+0x28>)
    12ac:	50d1      	str	r1, [r2, r3]
	hri_mclk_set_AHBMASK_CAN0_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, CAN0_GCLK_ID, CONF_GCLK_CAN0_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	can_async_init(&CAN_0, CAN0);
    12ae:	4905      	ldr	r1, [pc, #20]	; (12c4 <CAN_0_init+0x2c>)
    12b0:	4805      	ldr	r0, [pc, #20]	; (12c8 <CAN_0_init+0x30>)
    12b2:	4b06      	ldr	r3, [pc, #24]	; (12cc <CAN_0_init+0x34>)
    12b4:	4798      	blx	r3
	CAN_0_PORT_init();
    12b6:	4b06      	ldr	r3, [pc, #24]	; (12d0 <CAN_0_init+0x38>)
    12b8:	4798      	blx	r3
}
    12ba:	bd10      	pop	{r4, pc}
    12bc:	40000800 	.word	0x40000800
    12c0:	40001c00 	.word	0x40001c00
    12c4:	42001c00 	.word	0x42001c00
    12c8:	20002550 	.word	0x20002550
    12cc:	00001385 	.word	0x00001385
    12d0:	00001259 	.word	0x00001259

000012d4 <system_init>:

void system_init(void)
{
    12d4:	b510      	push	{r4, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
    12d6:	4b0f      	ldr	r3, [pc, #60]	; (1314 <system_init+0x40>)
    12d8:	4798      	blx	r3
	init_mcu();

	EXTERNAL_IRQ_0_init();
    12da:	4b0f      	ldr	r3, [pc, #60]	; (1318 <system_init+0x44>)
    12dc:	4798      	blx	r3

	USART_0_init();
    12de:	4b0f      	ldr	r3, [pc, #60]	; (131c <system_init+0x48>)
    12e0:	4798      	blx	r3
	USART_1_init();
    12e2:	4b0f      	ldr	r3, [pc, #60]	; (1320 <system_init+0x4c>)
    12e4:	4798      	blx	r3
}

static inline void hri_mclk_set_APBCMASK_TC0_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_TC0;
    12e6:	4a0f      	ldr	r2, [pc, #60]	; (1324 <system_init+0x50>)
    12e8:	69d1      	ldr	r1, [r2, #28]
    12ea:	2380      	movs	r3, #128	; 0x80
    12ec:	015b      	lsls	r3, r3, #5
    12ee:	430b      	orrs	r3, r1
    12f0:	61d3      	str	r3, [r2, #28]
    12f2:	2142      	movs	r1, #66	; 0x42
    12f4:	23f8      	movs	r3, #248	; 0xf8
    12f6:	4a0c      	ldr	r2, [pc, #48]	; (1328 <system_init+0x54>)
    12f8:	50d1      	str	r1, [r2, r3]
	timer_init(&TIMER_0, TC0, _tc_get_timer());
    12fa:	4b0c      	ldr	r3, [pc, #48]	; (132c <system_init+0x58>)
    12fc:	4798      	blx	r3
    12fe:	0002      	movs	r2, r0
    1300:	490b      	ldr	r1, [pc, #44]	; (1330 <system_init+0x5c>)
    1302:	480c      	ldr	r0, [pc, #48]	; (1334 <system_init+0x60>)
    1304:	4b0c      	ldr	r3, [pc, #48]	; (1338 <system_init+0x64>)
    1306:	4798      	blx	r3

	TIMER_0_init();
	WDT_0_init();
    1308:	4b0c      	ldr	r3, [pc, #48]	; (133c <system_init+0x68>)
    130a:	4798      	blx	r3
	CAN_0_init();
    130c:	4b0c      	ldr	r3, [pc, #48]	; (1340 <system_init+0x6c>)
    130e:	4798      	blx	r3
}
    1310:	bd10      	pop	{r4, pc}
    1312:	46c0      	nop			; (mov r8, r8)
    1314:	000022d1 	.word	0x000022d1
    1318:	000010b5 	.word	0x000010b5
    131c:	0000113d 	.word	0x0000113d
    1320:	000011d5 	.word	0x000011d5
    1324:	40000800 	.word	0x40000800
    1328:	40001c00 	.word	0x40001c00
    132c:	00002bdf 	.word	0x00002bdf
    1330:	42003000 	.word	0x42003000
    1334:	2000261c 	.word	0x2000261c
    1338:	00001759 	.word	0x00001759
    133c:	00001225 	.word	0x00001225
    1340:	00001299 	.word	0x00001299

00001344 <atomic_enter_critical>:
 */
__attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    1344:	f3ef 8310 	mrs	r3, PRIMASK
/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
	*atomic = __get_PRIMASK();
    1348:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
    134a:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
    134c:	f3bf 8f5f 	dmb	sy
	__disable_irq();
	__DMB();
}
    1350:	4770      	bx	lr

00001352 <atomic_leave_critical>:
    1352:	f3bf 8f5f 	dmb	sy
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
	__DMB();
	__set_PRIMASK(*atomic);
    1356:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
    1358:	f383 8810 	msr	PRIMASK, r3
}
    135c:	4770      	bx	lr

0000135e <can_tx_done>:

/**
 * \internal Callback of CAN Message Write finished
 */
static void can_tx_done(struct _can_async_device *dev)
{
    135e:	b510      	push	{r4, lr}
	struct can_async_descriptor *const descr = CONTAINER_OF(dev, struct can_async_descriptor, dev);

	if (descr->cb.tx_done) {
    1360:	69c3      	ldr	r3, [r0, #28]
    1362:	2b00      	cmp	r3, #0
    1364:	d000      	beq.n	1368 <can_tx_done+0xa>
		descr->cb.tx_done(descr);
    1366:	4798      	blx	r3
	}
}
    1368:	bd10      	pop	{r4, pc}

0000136a <can_rx_done>:

/**
 * \internal Callback of CAN Message Read finished
 */
static void can_rx_done(struct _can_async_device *dev)
{
    136a:	b510      	push	{r4, lr}
	struct can_async_descriptor *const descr = CONTAINER_OF(dev, struct can_async_descriptor, dev);

	if (descr->cb.rx_done) {
    136c:	6a03      	ldr	r3, [r0, #32]
    136e:	2b00      	cmp	r3, #0
    1370:	d000      	beq.n	1374 <can_rx_done+0xa>
		descr->cb.rx_done(descr);
    1372:	4798      	blx	r3
	}
}
    1374:	bd10      	pop	{r4, pc}

00001376 <can_irq_handler>:

/**
 * \internal Callback of CAN Interrupt
 */
static void can_irq_handler(struct _can_async_device *dev, enum can_async_interrupt_type type)
{
    1376:	b510      	push	{r4, lr}
	struct can_async_descriptor *const descr = CONTAINER_OF(dev, struct can_async_descriptor, dev);

	if (descr->cb.irq_handler) {
    1378:	6a43      	ldr	r3, [r0, #36]	; 0x24
    137a:	2b00      	cmp	r3, #0
    137c:	d000      	beq.n	1380 <can_irq_handler+0xa>
		descr->cb.irq_handler(descr, type);
    137e:	4798      	blx	r3
	}
}
    1380:	bd10      	pop	{r4, pc}
	...

00001384 <can_async_init>:
{
    1384:	b570      	push	{r4, r5, r6, lr}
    1386:	0005      	movs	r5, r0
    1388:	000c      	movs	r4, r1
	ASSERT(descr && hw);
    138a:	2800      	cmp	r0, #0
    138c:	d014      	beq.n	13b8 <can_async_init+0x34>
    138e:	0008      	movs	r0, r1
    1390:	1e43      	subs	r3, r0, #1
    1392:	4198      	sbcs	r0, r3
    1394:	b2c0      	uxtb	r0, r0
    1396:	2241      	movs	r2, #65	; 0x41
    1398:	4908      	ldr	r1, [pc, #32]	; (13bc <can_async_init+0x38>)
    139a:	4b09      	ldr	r3, [pc, #36]	; (13c0 <can_async_init+0x3c>)
    139c:	4798      	blx	r3
	rc = _can_async_init(&descr->dev, hw);
    139e:	0021      	movs	r1, r4
    13a0:	0028      	movs	r0, r5
    13a2:	4b08      	ldr	r3, [pc, #32]	; (13c4 <can_async_init+0x40>)
    13a4:	4798      	blx	r3
	if (rc) {
    13a6:	2800      	cmp	r0, #0
    13a8:	d105      	bne.n	13b6 <can_async_init+0x32>
	descr->dev.cb.tx_done     = can_tx_done;
    13aa:	4b07      	ldr	r3, [pc, #28]	; (13c8 <can_async_init+0x44>)
    13ac:	606b      	str	r3, [r5, #4]
	descr->dev.cb.rx_done     = can_rx_done;
    13ae:	4b07      	ldr	r3, [pc, #28]	; (13cc <can_async_init+0x48>)
    13b0:	60ab      	str	r3, [r5, #8]
	descr->dev.cb.irq_handler = can_irq_handler;
    13b2:	4b07      	ldr	r3, [pc, #28]	; (13d0 <can_async_init+0x4c>)
    13b4:	60eb      	str	r3, [r5, #12]
}
    13b6:	bd70      	pop	{r4, r5, r6, pc}
    13b8:	2000      	movs	r0, #0
    13ba:	e7ec      	b.n	1396 <can_async_init+0x12>
    13bc:	00003d54 	.word	0x00003d54
    13c0:	00001c85 	.word	0x00001c85
    13c4:	00001e59 	.word	0x00001e59
    13c8:	0000135f 	.word	0x0000135f
    13cc:	0000136b 	.word	0x0000136b
    13d0:	00001377 	.word	0x00001377

000013d4 <can_async_enable>:
{
    13d4:	b510      	push	{r4, lr}
    13d6:	0004      	movs	r4, r0
	ASSERT(descr);
    13d8:	1e43      	subs	r3, r0, #1
    13da:	4198      	sbcs	r0, r3
    13dc:	b2c0      	uxtb	r0, r0
    13de:	225c      	movs	r2, #92	; 0x5c
    13e0:	4903      	ldr	r1, [pc, #12]	; (13f0 <can_async_enable+0x1c>)
    13e2:	4b04      	ldr	r3, [pc, #16]	; (13f4 <can_async_enable+0x20>)
    13e4:	4798      	blx	r3
	return _can_async_enable(&descr->dev);
    13e6:	0020      	movs	r0, r4
    13e8:	4b03      	ldr	r3, [pc, #12]	; (13f8 <can_async_enable+0x24>)
    13ea:	4798      	blx	r3
}
    13ec:	bd10      	pop	{r4, pc}
    13ee:	46c0      	nop			; (mov r8, r8)
    13f0:	00003d54 	.word	0x00003d54
    13f4:	00001c85 	.word	0x00001c85
    13f8:	00001f71 	.word	0x00001f71

000013fc <can_async_disable>:
{
    13fc:	b510      	push	{r4, lr}
    13fe:	0004      	movs	r4, r0
	ASSERT(descr);
    1400:	1e43      	subs	r3, r0, #1
    1402:	4198      	sbcs	r0, r3
    1404:	b2c0      	uxtb	r0, r0
    1406:	2265      	movs	r2, #101	; 0x65
    1408:	4903      	ldr	r1, [pc, #12]	; (1418 <can_async_disable+0x1c>)
    140a:	4b04      	ldr	r3, [pc, #16]	; (141c <can_async_disable+0x20>)
    140c:	4798      	blx	r3
	return _can_async_disable(&descr->dev);
    140e:	0020      	movs	r0, r4
    1410:	4b03      	ldr	r3, [pc, #12]	; (1420 <can_async_disable+0x24>)
    1412:	4798      	blx	r3
}
    1414:	bd10      	pop	{r4, pc}
    1416:	46c0      	nop			; (mov r8, r8)
    1418:	00003d54 	.word	0x00003d54
    141c:	00001c85 	.word	0x00001c85
    1420:	00001f7f 	.word	0x00001f7f

00001424 <can_async_read>:
{
    1424:	b570      	push	{r4, r5, r6, lr}
    1426:	0004      	movs	r4, r0
    1428:	000d      	movs	r5, r1
	ASSERT(descr && msg);
    142a:	2800      	cmp	r0, #0
    142c:	d00c      	beq.n	1448 <can_async_read+0x24>
    142e:	0008      	movs	r0, r1
    1430:	1e43      	subs	r3, r0, #1
    1432:	4198      	sbcs	r0, r3
    1434:	b2c0      	uxtb	r0, r0
    1436:	226e      	movs	r2, #110	; 0x6e
    1438:	4904      	ldr	r1, [pc, #16]	; (144c <can_async_read+0x28>)
    143a:	4b05      	ldr	r3, [pc, #20]	; (1450 <can_async_read+0x2c>)
    143c:	4798      	blx	r3
	return _can_async_read(&descr->dev, msg);
    143e:	0029      	movs	r1, r5
    1440:	0020      	movs	r0, r4
    1442:	4b04      	ldr	r3, [pc, #16]	; (1454 <can_async_read+0x30>)
    1444:	4798      	blx	r3
}
    1446:	bd70      	pop	{r4, r5, r6, pc}
    1448:	2000      	movs	r0, #0
    144a:	e7f4      	b.n	1436 <can_async_read+0x12>
    144c:	00003d54 	.word	0x00003d54
    1450:	00001c85 	.word	0x00001c85
    1454:	00001f8d 	.word	0x00001f8d

00001458 <can_async_write>:
{
    1458:	b570      	push	{r4, r5, r6, lr}
    145a:	0004      	movs	r4, r0
    145c:	000d      	movs	r5, r1
	ASSERT(descr && msg);
    145e:	2800      	cmp	r0, #0
    1460:	d00c      	beq.n	147c <can_async_write+0x24>
    1462:	0008      	movs	r0, r1
    1464:	1e43      	subs	r3, r0, #1
    1466:	4198      	sbcs	r0, r3
    1468:	b2c0      	uxtb	r0, r0
    146a:	2277      	movs	r2, #119	; 0x77
    146c:	4904      	ldr	r1, [pc, #16]	; (1480 <can_async_write+0x28>)
    146e:	4b05      	ldr	r3, [pc, #20]	; (1484 <can_async_write+0x2c>)
    1470:	4798      	blx	r3
	return _can_async_write(&descr->dev, msg);
    1472:	0029      	movs	r1, r5
    1474:	0020      	movs	r0, r4
    1476:	4b04      	ldr	r3, [pc, #16]	; (1488 <can_async_write+0x30>)
    1478:	4798      	blx	r3
}
    147a:	bd70      	pop	{r4, r5, r6, pc}
    147c:	2000      	movs	r0, #0
    147e:	e7f4      	b.n	146a <can_async_write+0x12>
    1480:	00003d54 	.word	0x00003d54
    1484:	00001c85 	.word	0x00001c85
    1488:	00002029 	.word	0x00002029

0000148c <can_async_register_callback>:
{
    148c:	b570      	push	{r4, r5, r6, lr}
    148e:	0006      	movs	r6, r0
    1490:	000d      	movs	r5, r1
    1492:	0014      	movs	r4, r2
	ASSERT(descr);
    1494:	1e43      	subs	r3, r0, #1
    1496:	4198      	sbcs	r0, r3
    1498:	b2c0      	uxtb	r0, r0
    149a:	2281      	movs	r2, #129	; 0x81
    149c:	490c      	ldr	r1, [pc, #48]	; (14d0 <can_async_register_callback+0x44>)
    149e:	4b0d      	ldr	r3, [pc, #52]	; (14d4 <can_async_register_callback+0x48>)
    14a0:	4798      	blx	r3
	switch (type) {
    14a2:	2d01      	cmp	r5, #1
    14a4:	d010      	beq.n	14c8 <can_async_register_callback+0x3c>
    14a6:	2d00      	cmp	r5, #0
    14a8:	d004      	beq.n	14b4 <can_async_register_callback+0x28>
    14aa:	2d02      	cmp	r5, #2
    14ac:	d00e      	beq.n	14cc <can_async_register_callback+0x40>
		return ERR_INVALID_ARG;
    14ae:	200d      	movs	r0, #13
    14b0:	4240      	negs	r0, r0
    14b2:	e008      	b.n	14c6 <can_async_register_callback+0x3a>
		descr->cb.rx_done = (cb != NULL) ? (can_cb_t)cb : NULL;
    14b4:	6234      	str	r4, [r6, #32]
	_can_async_set_irq_state(&descr->dev, type, NULL != cb);
    14b6:	1e62      	subs	r2, r4, #1
    14b8:	4194      	sbcs	r4, r2
    14ba:	b2e2      	uxtb	r2, r4
    14bc:	0029      	movs	r1, r5
    14be:	0030      	movs	r0, r6
    14c0:	4b05      	ldr	r3, [pc, #20]	; (14d8 <can_async_register_callback+0x4c>)
    14c2:	4798      	blx	r3
	return ERR_NONE;
    14c4:	2000      	movs	r0, #0
}
    14c6:	bd70      	pop	{r4, r5, r6, pc}
		descr->cb.tx_done = (cb != NULL) ? (can_cb_t)cb : NULL;
    14c8:	61f4      	str	r4, [r6, #28]
		break;
    14ca:	e7f4      	b.n	14b6 <can_async_register_callback+0x2a>
		    = (cb != NULL) ? (void (*)(struct can_async_descriptor *const, enum can_async_interrupt_type))cb : NULL;
    14cc:	6274      	str	r4, [r6, #36]	; 0x24
		break;
    14ce:	e7f2      	b.n	14b6 <can_async_register_callback+0x2a>
    14d0:	00003d54 	.word	0x00003d54
    14d4:	00001c85 	.word	0x00001c85
    14d8:	00002151 	.word	0x00002151

000014dc <can_async_set_filter>:
{
    14dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    14de:	0004      	movs	r4, r0
    14e0:	000d      	movs	r5, r1
    14e2:	0016      	movs	r6, r2
    14e4:	001f      	movs	r7, r3
	ASSERT(descr);
    14e6:	1e43      	subs	r3, r0, #1
    14e8:	4198      	sbcs	r0, r3
    14ea:	b2c0      	uxtb	r0, r0
    14ec:	22b8      	movs	r2, #184	; 0xb8
    14ee:	4905      	ldr	r1, [pc, #20]	; (1504 <can_async_set_filter+0x28>)
    14f0:	4b05      	ldr	r3, [pc, #20]	; (1508 <can_async_set_filter+0x2c>)
    14f2:	4798      	blx	r3
	return _can_async_set_filter(&descr->dev, index, fmt, filter);
    14f4:	003b      	movs	r3, r7
    14f6:	0032      	movs	r2, r6
    14f8:	0029      	movs	r1, r5
    14fa:	0020      	movs	r0, r4
    14fc:	4c03      	ldr	r4, [pc, #12]	; (150c <can_async_set_filter+0x30>)
    14fe:	47a0      	blx	r4
}
    1500:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1502:	46c0      	nop			; (mov r8, r8)
    1504:	00003d54 	.word	0x00003d54
    1508:	00001c85 	.word	0x00001c85
    150c:	0000219d 	.word	0x0000219d

00001510 <process_ext_irq>:
 * \brief Interrupt processing routine
 *
 * \param[in] pin The pin which triggered the interrupt
 */
static void process_ext_irq(const uint32_t pin)
{
    1510:	b570      	push	{r4, r5, r6, lr}
		middle = (upper + lower) >> 1;
		if (middle >= EXT_IRQ_AMOUNT) {
			return;
		}

		if (ext_irqs[middle].pin == pin) {
    1512:	4b0c      	ldr	r3, [pc, #48]	; (1544 <process_ext_irq+0x34>)
    1514:	685c      	ldr	r4, [r3, #4]
    1516:	42a0      	cmp	r0, r4
    1518:	d00e      	beq.n	1538 <process_ext_irq+0x28>
    151a:	2201      	movs	r2, #1
    151c:	2100      	movs	r1, #0
			}
			return;
		}

		if (ext_irqs[middle].pin < pin) {
			lower = middle + 1;
    151e:	2601      	movs	r6, #1
		} else {
			upper = middle - 1;
    1520:	25ff      	movs	r5, #255	; 0xff
    1522:	e003      	b.n	152c <process_ext_irq+0x1c>
    1524:	002a      	movs	r2, r5
		middle = (upper + lower) >> 1;
    1526:	1853      	adds	r3, r2, r1
		if (middle >= EXT_IRQ_AMOUNT) {
    1528:	085b      	lsrs	r3, r3, #1
    152a:	d10a      	bne.n	1542 <process_ext_irq+0x32>
		if (ext_irqs[middle].pin < pin) {
    152c:	42a0      	cmp	r0, r4
    152e:	d9f9      	bls.n	1524 <process_ext_irq+0x14>
	while (upper >= lower) {
    1530:	2a00      	cmp	r2, #0
    1532:	d006      	beq.n	1542 <process_ext_irq+0x32>
			lower = middle + 1;
    1534:	0031      	movs	r1, r6
    1536:	e7f6      	b.n	1526 <process_ext_irq+0x16>
			if (ext_irqs[middle].cb) {
    1538:	4b02      	ldr	r3, [pc, #8]	; (1544 <process_ext_irq+0x34>)
    153a:	681b      	ldr	r3, [r3, #0]
    153c:	2b00      	cmp	r3, #0
    153e:	d000      	beq.n	1542 <process_ext_irq+0x32>
				ext_irqs[middle].cb();
    1540:	4798      	blx	r3
		}
	}
}
    1542:	bd70      	pop	{r4, r5, r6, pc}
    1544:	20002424 	.word	0x20002424

00001548 <ext_irq_init>:
{
    1548:	b510      	push	{r4, lr}
		ext_irqs[i].pin = 0xFFFFFFFF;
    154a:	4b05      	ldr	r3, [pc, #20]	; (1560 <ext_irq_init+0x18>)
    154c:	2201      	movs	r2, #1
    154e:	4252      	negs	r2, r2
    1550:	605a      	str	r2, [r3, #4]
		ext_irqs[i].cb  = NULL;
    1552:	2200      	movs	r2, #0
    1554:	601a      	str	r2, [r3, #0]
	return _ext_irq_init(process_ext_irq);
    1556:	4803      	ldr	r0, [pc, #12]	; (1564 <ext_irq_init+0x1c>)
    1558:	4b03      	ldr	r3, [pc, #12]	; (1568 <ext_irq_init+0x20>)
    155a:	4798      	blx	r3
}
    155c:	bd10      	pop	{r4, pc}
    155e:	46c0      	nop			; (mov r8, r8)
    1560:	20002424 	.word	0x20002424
    1564:	00001511 	.word	0x00001511
    1568:	000024a9 	.word	0x000024a9

0000156c <ext_irq_register>:
{
    156c:	b510      	push	{r4, lr}
		if (ext_irqs[i].pin == pin) {
    156e:	4b0f      	ldr	r3, [pc, #60]	; (15ac <ext_irq_register+0x40>)
    1570:	685b      	ldr	r3, [r3, #4]
    1572:	4298      	cmp	r0, r3
    1574:	d008      	beq.n	1588 <ext_irq_register+0x1c>
	if (NULL == cb) {
    1576:	2900      	cmp	r1, #0
    1578:	d014      	beq.n	15a4 <ext_irq_register+0x38>
			if (NULL == ext_irqs[i].cb) {
    157a:	4b0c      	ldr	r3, [pc, #48]	; (15ac <ext_irq_register+0x40>)
    157c:	681b      	ldr	r3, [r3, #0]
    157e:	2b00      	cmp	r3, #0
    1580:	d009      	beq.n	1596 <ext_irq_register+0x2a>
		return ERR_INVALID_ARG;
    1582:	200d      	movs	r0, #13
    1584:	4240      	negs	r0, r0
    1586:	e00c      	b.n	15a2 <ext_irq_register+0x36>
			ext_irqs[i].cb = cb;
    1588:	4b08      	ldr	r3, [pc, #32]	; (15ac <ext_irq_register+0x40>)
    158a:	6019      	str	r1, [r3, #0]
	if (NULL == cb) {
    158c:	2900      	cmp	r1, #0
    158e:	d105      	bne.n	159c <ext_irq_register+0x30>
		return _ext_irq_enable(pin, false);
    1590:	4b07      	ldr	r3, [pc, #28]	; (15b0 <ext_irq_register+0x44>)
    1592:	4798      	blx	r3
    1594:	e005      	b.n	15a2 <ext_irq_register+0x36>
				ext_irqs[i].cb  = cb;
    1596:	4b05      	ldr	r3, [pc, #20]	; (15ac <ext_irq_register+0x40>)
    1598:	6019      	str	r1, [r3, #0]
				ext_irqs[i].pin = pin;
    159a:	6058      	str	r0, [r3, #4]
	return _ext_irq_enable(pin, true);
    159c:	2101      	movs	r1, #1
    159e:	4b04      	ldr	r3, [pc, #16]	; (15b0 <ext_irq_register+0x44>)
    15a0:	4798      	blx	r3
}
    15a2:	bd10      	pop	{r4, pc}
			return ERR_INVALID_ARG;
    15a4:	200d      	movs	r0, #13
    15a6:	4240      	negs	r0, r0
    15a8:	e7fb      	b.n	15a2 <ext_irq_register+0x36>
    15aa:	46c0      	nop			; (mov r8, r8)
    15ac:	20002424 	.word	0x20002424
    15b0:	00002561 	.word	0x00002561

000015b4 <ext_irq_enable>:
{
    15b4:	b510      	push	{r4, lr}
	return _ext_irq_enable(pin, true);
    15b6:	2101      	movs	r1, #1
    15b8:	4b01      	ldr	r3, [pc, #4]	; (15c0 <ext_irq_enable+0xc>)
    15ba:	4798      	blx	r3
}
    15bc:	bd10      	pop	{r4, pc}
    15be:	46c0      	nop			; (mov r8, r8)
    15c0:	00002561 	.word	0x00002561

000015c4 <ext_irq_disable>:
{
    15c4:	b510      	push	{r4, lr}
	return _ext_irq_enable(pin, false);
    15c6:	2100      	movs	r1, #0
    15c8:	4b01      	ldr	r3, [pc, #4]	; (15d0 <ext_irq_disable+0xc>)
    15ca:	4798      	blx	r3
}
    15cc:	bd10      	pop	{r4, pc}
    15ce:	46c0      	nop			; (mov r8, r8)
    15d0:	00002561 	.word	0x00002561

000015d4 <io_write>:

/**
 * \brief I/O write interface
 */
int32_t io_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
    15d4:	b570      	push	{r4, r5, r6, lr}
    15d6:	0006      	movs	r6, r0
    15d8:	000c      	movs	r4, r1
    15da:	0015      	movs	r5, r2
	ASSERT(io_descr && buf);
    15dc:	2800      	cmp	r0, #0
    15de:	d00d      	beq.n	15fc <io_write+0x28>
    15e0:	0008      	movs	r0, r1
    15e2:	1e43      	subs	r3, r0, #1
    15e4:	4198      	sbcs	r0, r3
    15e6:	b2c0      	uxtb	r0, r0
    15e8:	2234      	movs	r2, #52	; 0x34
    15ea:	4905      	ldr	r1, [pc, #20]	; (1600 <io_write+0x2c>)
    15ec:	4b05      	ldr	r3, [pc, #20]	; (1604 <io_write+0x30>)
    15ee:	4798      	blx	r3
	return io_descr->write(io_descr, buf, length);
    15f0:	6833      	ldr	r3, [r6, #0]
    15f2:	002a      	movs	r2, r5
    15f4:	0021      	movs	r1, r4
    15f6:	0030      	movs	r0, r6
    15f8:	4798      	blx	r3
}
    15fa:	bd70      	pop	{r4, r5, r6, pc}
    15fc:	2000      	movs	r0, #0
    15fe:	e7f3      	b.n	15e8 <io_write+0x14>
    1600:	00003d70 	.word	0x00003d70
    1604:	00001c85 	.word	0x00001c85

00001608 <io_read>:

/**
 * \brief I/O read interface
 */
int32_t io_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
    1608:	b570      	push	{r4, r5, r6, lr}
    160a:	0006      	movs	r6, r0
    160c:	000c      	movs	r4, r1
    160e:	0015      	movs	r5, r2
	ASSERT(io_descr && buf);
    1610:	2800      	cmp	r0, #0
    1612:	d00d      	beq.n	1630 <io_read+0x28>
    1614:	0008      	movs	r0, r1
    1616:	1e43      	subs	r3, r0, #1
    1618:	4198      	sbcs	r0, r3
    161a:	b2c0      	uxtb	r0, r0
    161c:	223d      	movs	r2, #61	; 0x3d
    161e:	4905      	ldr	r1, [pc, #20]	; (1634 <io_read+0x2c>)
    1620:	4b05      	ldr	r3, [pc, #20]	; (1638 <io_read+0x30>)
    1622:	4798      	blx	r3
	return io_descr->read(io_descr, buf, length);
    1624:	6873      	ldr	r3, [r6, #4]
    1626:	002a      	movs	r2, r5
    1628:	0021      	movs	r1, r4
    162a:	0030      	movs	r0, r6
    162c:	4798      	blx	r3
}
    162e:	bd70      	pop	{r4, r5, r6, pc}
    1630:	2000      	movs	r0, #0
    1632:	e7f3      	b.n	161c <io_read+0x14>
    1634:	00003d70 	.word	0x00003d70
    1638:	00001c85 	.word	0x00001c85

0000163c <sleep>:
 * \retval -1 The requested sleep mode was invalid or not available
 * \retval  0 The operation completed successfully, returned after leaving the
 *            sleep
 */
int sleep(const uint8_t mode)
{
    163c:	b510      	push	{r4, lr}
	if (ERR_NONE != _set_sleep_mode(mode))
    163e:	4b05      	ldr	r3, [pc, #20]	; (1654 <sleep+0x18>)
    1640:	4798      	blx	r3
    1642:	2800      	cmp	r0, #0
    1644:	d103      	bne.n	164e <sleep+0x12>
		return ERR_INVALID_ARG;

	_go_to_sleep();
    1646:	4b04      	ldr	r3, [pc, #16]	; (1658 <sleep+0x1c>)
    1648:	4798      	blx	r3

	return ERR_NONE;
    164a:	2000      	movs	r0, #0
}
    164c:	bd10      	pop	{r4, pc}
		return ERR_INVALID_ARG;
    164e:	200d      	movs	r0, #13
    1650:	4240      	negs	r0, r0
    1652:	e7fb      	b.n	164c <sleep+0x10>
    1654:	000026d9 	.word	0x000026d9
    1658:	000022ad 	.word	0x000022ad

0000165c <timer_add_timer_task>:
 * \param[in] head The pointer to the head of timer task list
 * \param[in] task The pointer to task to add
 * \param[in] time Current timer time
 */
static void timer_add_timer_task(struct list_descriptor *list, struct timer_task *const new_task, const uint32_t time)
{
    165c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    165e:	46ce      	mov	lr, r9
    1660:	4647      	mov	r7, r8
    1662:	b580      	push	{r7, lr}
    1664:	4681      	mov	r9, r0
 * \return A pointer to the head of the given list or NULL if the list is
 * empty
 */
static inline void *list_get_head(const struct list_descriptor *const list)
{
	return (void *)list->head;
    1666:	6803      	ldr	r3, [r0, #0]
    1668:	469c      	mov	ip, r3
	struct timer_task *it, *prev = NULL, *head = (struct timer_task *)list_get_head(list);

	if (!head) {
    166a:	2b00      	cmp	r3, #0
    166c:	d005      	beq.n	167a <timer_add_timer_task+0x1e>
		if (it->time_label <= time) {
			time_left = it->interval - (time - it->time_label);
		} else {
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
		}
		if (time_left >= new_task->interval)
    166e:	688e      	ldr	r6, [r1, #8]
    1670:	001c      	movs	r4, r3
    1672:	2500      	movs	r5, #0
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
    1674:	2701      	movs	r7, #1
    1676:	1abf      	subs	r7, r7, r2
    1678:	e00d      	b.n	1696 <timer_add_timer_task+0x3a>
		list_insert_as_head(list, new_task);
    167a:	4b12      	ldr	r3, [pc, #72]	; (16c4 <timer_add_timer_task+0x68>)
    167c:	4798      	blx	r3
		return;
    167e:	e018      	b.n	16b2 <timer_add_timer_task+0x56>
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
    1680:	18fb      	adds	r3, r7, r3
    1682:	68a0      	ldr	r0, [r4, #8]
    1684:	4680      	mov	r8, r0
    1686:	4443      	add	r3, r8
		if (time_left >= new_task->interval)
    1688:	42b3      	cmp	r3, r6
    168a:	d20c      	bcs.n	16a6 <timer_add_timer_task+0x4a>
 * \return A pointer to the next list element or NULL if there is not next
 * element
 */
static inline void *list_get_next_element(const void *const element)
{
	return element ? ((struct list_element *)element)->next : NULL;
    168c:	6823      	ldr	r3, [r4, #0]
    168e:	0025      	movs	r5, r4
	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
    1690:	2b00      	cmp	r3, #0
    1692:	d00b      	beq.n	16ac <timer_add_timer_task+0x50>
    1694:	001c      	movs	r4, r3
		if (it->time_label <= time) {
    1696:	6863      	ldr	r3, [r4, #4]
    1698:	4293      	cmp	r3, r2
    169a:	d8f1      	bhi.n	1680 <timer_add_timer_task+0x24>
			time_left = it->interval - (time - it->time_label);
    169c:	68a0      	ldr	r0, [r4, #8]
    169e:	4680      	mov	r8, r0
    16a0:	4443      	add	r3, r8
    16a2:	1a9b      	subs	r3, r3, r2
    16a4:	e7f0      	b.n	1688 <timer_add_timer_task+0x2c>
			break;
		prev = it;
	}

	if (it == head) {
    16a6:	45a4      	cmp	ip, r4
    16a8:	d007      	beq.n	16ba <timer_add_timer_task+0x5e>
    16aa:	002c      	movs	r4, r5
		list_insert_as_head(list, new_task);
	} else {
		list_insert_after(prev, new_task);
    16ac:	0020      	movs	r0, r4
    16ae:	4b06      	ldr	r3, [pc, #24]	; (16c8 <timer_add_timer_task+0x6c>)
    16b0:	4798      	blx	r3
	}
}
    16b2:	bc0c      	pop	{r2, r3}
    16b4:	4690      	mov	r8, r2
    16b6:	4699      	mov	r9, r3
    16b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		list_insert_as_head(list, new_task);
    16ba:	4648      	mov	r0, r9
    16bc:	4b01      	ldr	r3, [pc, #4]	; (16c4 <timer_add_timer_task+0x68>)
    16be:	4798      	blx	r3
    16c0:	e7f7      	b.n	16b2 <timer_add_timer_task+0x56>
    16c2:	46c0      	nop			; (mov r8, r8)
    16c4:	00001cb1 	.word	0x00001cb1
    16c8:	00001cdd 	.word	0x00001cdd

000016cc <timer_process_counted>:

/**
 * \internal Process interrupts
 */
static void timer_process_counted(struct _timer_device *device)
{
    16cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    16ce:	46c6      	mov	lr, r8
    16d0:	b500      	push	{lr}
    16d2:	b082      	sub	sp, #8
    16d4:	0007      	movs	r7, r0
	return (void *)list->head;
    16d6:	6944      	ldr	r4, [r0, #20]
	struct timer_descriptor *timer = CONTAINER_OF(device, struct timer_descriptor, device);
	struct timer_task *      it    = (struct timer_task *)list_get_head(&timer->tasks);
	uint32_t                 time  = ++timer->time;
    16d8:	6903      	ldr	r3, [r0, #16]
    16da:	3301      	adds	r3, #1
    16dc:	4698      	mov	r8, r3
    16de:	6103      	str	r3, [r0, #16]

	if ((timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN) || (timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED)) {
    16e0:	7e03      	ldrb	r3, [r0, #24]
    16e2:	07db      	lsls	r3, r3, #31
    16e4:	d411      	bmi.n	170a <timer_process_counted+0x3e>
    16e6:	7e03      	ldrb	r3, [r0, #24]
    16e8:	079b      	lsls	r3, r3, #30
    16ea:	d40e      	bmi.n	170a <timer_process_counted+0x3e>
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
		return;
	}

	while (it && ((time - it->time_label) >= it->interval)) {
    16ec:	2c00      	cmp	r4, #0
    16ee:	d010      	beq.n	1712 <timer_process_counted+0x46>
    16f0:	4643      	mov	r3, r8
    16f2:	6862      	ldr	r2, [r4, #4]
    16f4:	1a9b      	subs	r3, r3, r2
    16f6:	68a2      	ldr	r2, [r4, #8]
    16f8:	4293      	cmp	r3, r2
    16fa:	d30a      	bcc.n	1712 <timer_process_counted+0x46>
		struct timer_task *tmp = it;

		list_remove_head(&timer->tasks);
    16fc:	2314      	movs	r3, #20
    16fe:	469c      	mov	ip, r3
    1700:	4484      	add	ip, r0
    1702:	4663      	mov	r3, ip
    1704:	9301      	str	r3, [sp, #4]
    1706:	4e12      	ldr	r6, [pc, #72]	; (1750 <timer_process_counted+0x84>)
    1708:	e014      	b.n	1734 <timer_process_counted+0x68>
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
    170a:	7e3b      	ldrb	r3, [r7, #24]
    170c:	2202      	movs	r2, #2
    170e:	4313      	orrs	r3, r2
    1710:	763b      	strb	r3, [r7, #24]
		}
		it = (struct timer_task *)list_get_head(&timer->tasks);

		tmp->cb(tmp);
	}
}
    1712:	b002      	add	sp, #8
    1714:	bc04      	pop	{r2}
    1716:	4690      	mov	r8, r2
    1718:	bdf0      	pop	{r4, r5, r6, r7, pc}
    171a:	697d      	ldr	r5, [r7, #20]
		tmp->cb(tmp);
    171c:	68e3      	ldr	r3, [r4, #12]
    171e:	0020      	movs	r0, r4
    1720:	4798      	blx	r3
	while (it && ((time - it->time_label) >= it->interval)) {
    1722:	2d00      	cmp	r5, #0
    1724:	d0f5      	beq.n	1712 <timer_process_counted+0x46>
		it = (struct timer_task *)list_get_head(&timer->tasks);
    1726:	002c      	movs	r4, r5
	while (it && ((time - it->time_label) >= it->interval)) {
    1728:	4643      	mov	r3, r8
    172a:	686a      	ldr	r2, [r5, #4]
    172c:	1a9b      	subs	r3, r3, r2
    172e:	68aa      	ldr	r2, [r5, #8]
    1730:	4293      	cmp	r3, r2
    1732:	d3ee      	bcc.n	1712 <timer_process_counted+0x46>
		list_remove_head(&timer->tasks);
    1734:	9801      	ldr	r0, [sp, #4]
    1736:	47b0      	blx	r6
		if (TIMER_TASK_REPEAT == tmp->mode) {
    1738:	7c23      	ldrb	r3, [r4, #16]
    173a:	2b01      	cmp	r3, #1
    173c:	d1ed      	bne.n	171a <timer_process_counted+0x4e>
			tmp->time_label = time;
    173e:	4643      	mov	r3, r8
    1740:	6063      	str	r3, [r4, #4]
			timer_add_timer_task(&timer->tasks, tmp, time);
    1742:	4642      	mov	r2, r8
    1744:	0021      	movs	r1, r4
    1746:	9801      	ldr	r0, [sp, #4]
    1748:	4b02      	ldr	r3, [pc, #8]	; (1754 <timer_process_counted+0x88>)
    174a:	4798      	blx	r3
    174c:	e7e5      	b.n	171a <timer_process_counted+0x4e>
    174e:	46c0      	nop			; (mov r8, r8)
    1750:	00001ce5 	.word	0x00001ce5
    1754:	0000165d 	.word	0x0000165d

00001758 <timer_init>:
{
    1758:	b570      	push	{r4, r5, r6, lr}
    175a:	0005      	movs	r5, r0
    175c:	000c      	movs	r4, r1
	ASSERT(descr && hw);
    175e:	2800      	cmp	r0, #0
    1760:	d011      	beq.n	1786 <timer_init+0x2e>
    1762:	0008      	movs	r0, r1
    1764:	1e43      	subs	r3, r0, #1
    1766:	4198      	sbcs	r0, r3
    1768:	b2c0      	uxtb	r0, r0
    176a:	223b      	movs	r2, #59	; 0x3b
    176c:	4907      	ldr	r1, [pc, #28]	; (178c <timer_init+0x34>)
    176e:	4b08      	ldr	r3, [pc, #32]	; (1790 <timer_init+0x38>)
    1770:	4798      	blx	r3
	_timer_init(&descr->device, hw);
    1772:	0021      	movs	r1, r4
    1774:	0028      	movs	r0, r5
    1776:	4b07      	ldr	r3, [pc, #28]	; (1794 <timer_init+0x3c>)
    1778:	4798      	blx	r3
	descr->time                           = 0;
    177a:	2300      	movs	r3, #0
    177c:	612b      	str	r3, [r5, #16]
	descr->device.timer_cb.period_expired = timer_process_counted;
    177e:	4b06      	ldr	r3, [pc, #24]	; (1798 <timer_init+0x40>)
    1780:	602b      	str	r3, [r5, #0]
}
    1782:	2000      	movs	r0, #0
    1784:	bd70      	pop	{r4, r5, r6, pc}
    1786:	2000      	movs	r0, #0
    1788:	e7ef      	b.n	176a <timer_init+0x12>
    178a:	46c0      	nop			; (mov r8, r8)
    178c:	00003d84 	.word	0x00003d84
    1790:	00001c85 	.word	0x00001c85
    1794:	00002a25 	.word	0x00002a25
    1798:	000016cd 	.word	0x000016cd

0000179c <timer_start>:
{
    179c:	b510      	push	{r4, lr}
    179e:	0004      	movs	r4, r0
	ASSERT(descr);
    17a0:	1e43      	subs	r3, r0, #1
    17a2:	4198      	sbcs	r0, r3
    17a4:	b2c0      	uxtb	r0, r0
    17a6:	2253      	movs	r2, #83	; 0x53
    17a8:	4907      	ldr	r1, [pc, #28]	; (17c8 <timer_start+0x2c>)
    17aa:	4b08      	ldr	r3, [pc, #32]	; (17cc <timer_start+0x30>)
    17ac:	4798      	blx	r3
	if (_timer_is_started(&descr->device)) {
    17ae:	0020      	movs	r0, r4
    17b0:	4b07      	ldr	r3, [pc, #28]	; (17d0 <timer_start+0x34>)
    17b2:	4798      	blx	r3
    17b4:	2800      	cmp	r0, #0
    17b6:	d104      	bne.n	17c2 <timer_start+0x26>
	_timer_start(&descr->device);
    17b8:	0020      	movs	r0, r4
    17ba:	4b06      	ldr	r3, [pc, #24]	; (17d4 <timer_start+0x38>)
    17bc:	4798      	blx	r3
	return ERR_NONE;
    17be:	2000      	movs	r0, #0
}
    17c0:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
    17c2:	2011      	movs	r0, #17
    17c4:	4240      	negs	r0, r0
    17c6:	e7fb      	b.n	17c0 <timer_start+0x24>
    17c8:	00003d84 	.word	0x00003d84
    17cc:	00001c85 	.word	0x00001c85
    17d0:	00002bcd 	.word	0x00002bcd
    17d4:	00002bb9 	.word	0x00002bb9

000017d8 <timer_add_task>:
{
    17d8:	b570      	push	{r4, r5, r6, lr}
    17da:	b082      	sub	sp, #8
    17dc:	0004      	movs	r4, r0
    17de:	000d      	movs	r5, r1
	ASSERT(descr && task);
    17e0:	2800      	cmp	r0, #0
    17e2:	d024      	beq.n	182e <timer_add_task+0x56>
    17e4:	0008      	movs	r0, r1
    17e6:	1e43      	subs	r3, r0, #1
    17e8:	4198      	sbcs	r0, r3
    17ea:	b2c0      	uxtb	r0, r0
    17ec:	227a      	movs	r2, #122	; 0x7a
    17ee:	491e      	ldr	r1, [pc, #120]	; (1868 <timer_add_task+0x90>)
    17f0:	4b1e      	ldr	r3, [pc, #120]	; (186c <timer_add_task+0x94>)
    17f2:	4798      	blx	r3
	descr->flags |= TIMER_FLAG_QUEUE_IS_TAKEN;
    17f4:	7e23      	ldrb	r3, [r4, #24]
    17f6:	2201      	movs	r2, #1
    17f8:	4313      	orrs	r3, r2
    17fa:	7623      	strb	r3, [r4, #24]
	if (is_list_element(&descr->tasks, task)) {
    17fc:	0026      	movs	r6, r4
    17fe:	3614      	adds	r6, #20
    1800:	0029      	movs	r1, r5
    1802:	0030      	movs	r0, r6
    1804:	4b1a      	ldr	r3, [pc, #104]	; (1870 <timer_add_task+0x98>)
    1806:	4798      	blx	r3
    1808:	2800      	cmp	r0, #0
    180a:	d112      	bne.n	1832 <timer_add_task+0x5a>
	task->time_label = descr->time;
    180c:	6923      	ldr	r3, [r4, #16]
    180e:	606b      	str	r3, [r5, #4]
	timer_add_timer_task(&descr->tasks, task, descr->time);
    1810:	6922      	ldr	r2, [r4, #16]
    1812:	0029      	movs	r1, r5
    1814:	0030      	movs	r0, r6
    1816:	4b17      	ldr	r3, [pc, #92]	; (1874 <timer_add_task+0x9c>)
    1818:	4798      	blx	r3
	descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
    181a:	7e23      	ldrb	r3, [r4, #24]
    181c:	2201      	movs	r2, #1
    181e:	4393      	bics	r3, r2
    1820:	7623      	strb	r3, [r4, #24]
	if (descr->flags & TIMER_FLAG_INTERRUPT_TRIGERRED) {
    1822:	7e23      	ldrb	r3, [r4, #24]
	return ERR_NONE;
    1824:	2000      	movs	r0, #0
	if (descr->flags & TIMER_FLAG_INTERRUPT_TRIGERRED) {
    1826:	079b      	lsls	r3, r3, #30
    1828:	d40f      	bmi.n	184a <timer_add_task+0x72>
}
    182a:	b002      	add	sp, #8
    182c:	bd70      	pop	{r4, r5, r6, pc}
    182e:	2000      	movs	r0, #0
    1830:	e7dc      	b.n	17ec <timer_add_task+0x14>
		descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
    1832:	7e23      	ldrb	r3, [r4, #24]
    1834:	2201      	movs	r2, #1
    1836:	4393      	bics	r3, r2
    1838:	7623      	strb	r3, [r4, #24]
		ASSERT(false);
    183a:	327e      	adds	r2, #126	; 0x7e
    183c:	490a      	ldr	r1, [pc, #40]	; (1868 <timer_add_task+0x90>)
    183e:	2000      	movs	r0, #0
    1840:	4b0a      	ldr	r3, [pc, #40]	; (186c <timer_add_task+0x94>)
    1842:	4798      	blx	r3
		return ERR_ALREADY_INITIALIZED;
    1844:	2012      	movs	r0, #18
    1846:	4240      	negs	r0, r0
    1848:	e7ef      	b.n	182a <timer_add_task+0x52>
		CRITICAL_SECTION_ENTER()
    184a:	a801      	add	r0, sp, #4
    184c:	4b0a      	ldr	r3, [pc, #40]	; (1878 <timer_add_task+0xa0>)
    184e:	4798      	blx	r3
		descr->flags &= ~TIMER_FLAG_INTERRUPT_TRIGERRED;
    1850:	7e23      	ldrb	r3, [r4, #24]
    1852:	2202      	movs	r2, #2
    1854:	4393      	bics	r3, r2
    1856:	7623      	strb	r3, [r4, #24]
		_timer_set_irq(&descr->device);
    1858:	0020      	movs	r0, r4
    185a:	4b08      	ldr	r3, [pc, #32]	; (187c <timer_add_task+0xa4>)
    185c:	4798      	blx	r3
		CRITICAL_SECTION_LEAVE()
    185e:	a801      	add	r0, sp, #4
    1860:	4b07      	ldr	r3, [pc, #28]	; (1880 <timer_add_task+0xa8>)
    1862:	4798      	blx	r3
	return ERR_NONE;
    1864:	2000      	movs	r0, #0
    1866:	e7e0      	b.n	182a <timer_add_task+0x52>
    1868:	00003d84 	.word	0x00003d84
    186c:	00001c85 	.word	0x00001c85
    1870:	00001c8d 	.word	0x00001c8d
    1874:	0000165d 	.word	0x0000165d
    1878:	00001345 	.word	0x00001345
    187c:	00002be5 	.word	0x00002be5
    1880:	00001353 	.word	0x00001353

00001884 <timer_remove_task>:
{
    1884:	b570      	push	{r4, r5, r6, lr}
    1886:	b082      	sub	sp, #8
    1888:	0004      	movs	r4, r0
    188a:	000d      	movs	r5, r1
	ASSERT(descr && task);
    188c:	2800      	cmp	r0, #0
    188e:	d021      	beq.n	18d4 <timer_remove_task+0x50>
    1890:	0008      	movs	r0, r1
    1892:	1e43      	subs	r3, r0, #1
    1894:	4198      	sbcs	r0, r3
    1896:	b2c0      	uxtb	r0, r0
    1898:	2295      	movs	r2, #149	; 0x95
    189a:	491c      	ldr	r1, [pc, #112]	; (190c <timer_remove_task+0x88>)
    189c:	4b1c      	ldr	r3, [pc, #112]	; (1910 <timer_remove_task+0x8c>)
    189e:	4798      	blx	r3
	descr->flags |= TIMER_FLAG_QUEUE_IS_TAKEN;
    18a0:	7e23      	ldrb	r3, [r4, #24]
    18a2:	2201      	movs	r2, #1
    18a4:	4313      	orrs	r3, r2
    18a6:	7623      	strb	r3, [r4, #24]
	if (!is_list_element(&descr->tasks, task)) {
    18a8:	0026      	movs	r6, r4
    18aa:	3614      	adds	r6, #20
    18ac:	0029      	movs	r1, r5
    18ae:	0030      	movs	r0, r6
    18b0:	4b18      	ldr	r3, [pc, #96]	; (1914 <timer_remove_task+0x90>)
    18b2:	4798      	blx	r3
    18b4:	2800      	cmp	r0, #0
    18b6:	d00f      	beq.n	18d8 <timer_remove_task+0x54>
	list_delete_element(&descr->tasks, task);
    18b8:	0029      	movs	r1, r5
    18ba:	0030      	movs	r0, r6
    18bc:	4b16      	ldr	r3, [pc, #88]	; (1918 <timer_remove_task+0x94>)
    18be:	4798      	blx	r3
	descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
    18c0:	7e23      	ldrb	r3, [r4, #24]
    18c2:	2201      	movs	r2, #1
    18c4:	4393      	bics	r3, r2
    18c6:	7623      	strb	r3, [r4, #24]
	if (descr->flags & TIMER_FLAG_INTERRUPT_TRIGERRED) {
    18c8:	7e23      	ldrb	r3, [r4, #24]
	return ERR_NONE;
    18ca:	2000      	movs	r0, #0
	if (descr->flags & TIMER_FLAG_INTERRUPT_TRIGERRED) {
    18cc:	079b      	lsls	r3, r3, #30
    18ce:	d40e      	bmi.n	18ee <timer_remove_task+0x6a>
}
    18d0:	b002      	add	sp, #8
    18d2:	bd70      	pop	{r4, r5, r6, pc}
    18d4:	2000      	movs	r0, #0
    18d6:	e7df      	b.n	1898 <timer_remove_task+0x14>
		descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
    18d8:	7e23      	ldrb	r3, [r4, #24]
    18da:	2201      	movs	r2, #1
    18dc:	4393      	bics	r3, r2
    18de:	7623      	strb	r3, [r4, #24]
		ASSERT(false);
    18e0:	3299      	adds	r2, #153	; 0x99
    18e2:	490a      	ldr	r1, [pc, #40]	; (190c <timer_remove_task+0x88>)
    18e4:	4b0a      	ldr	r3, [pc, #40]	; (1910 <timer_remove_task+0x8c>)
    18e6:	4798      	blx	r3
		return ERR_NOT_FOUND;
    18e8:	200a      	movs	r0, #10
    18ea:	4240      	negs	r0, r0
    18ec:	e7f0      	b.n	18d0 <timer_remove_task+0x4c>
		CRITICAL_SECTION_ENTER()
    18ee:	a801      	add	r0, sp, #4
    18f0:	4b0a      	ldr	r3, [pc, #40]	; (191c <timer_remove_task+0x98>)
    18f2:	4798      	blx	r3
		descr->flags &= ~TIMER_FLAG_INTERRUPT_TRIGERRED;
    18f4:	7e23      	ldrb	r3, [r4, #24]
    18f6:	2202      	movs	r2, #2
    18f8:	4393      	bics	r3, r2
    18fa:	7623      	strb	r3, [r4, #24]
		_timer_set_irq(&descr->device);
    18fc:	0020      	movs	r0, r4
    18fe:	4b08      	ldr	r3, [pc, #32]	; (1920 <timer_remove_task+0x9c>)
    1900:	4798      	blx	r3
		CRITICAL_SECTION_LEAVE()
    1902:	a801      	add	r0, sp, #4
    1904:	4b07      	ldr	r3, [pc, #28]	; (1924 <timer_remove_task+0xa0>)
    1906:	4798      	blx	r3
	return ERR_NONE;
    1908:	2000      	movs	r0, #0
    190a:	e7e1      	b.n	18d0 <timer_remove_task+0x4c>
    190c:	00003d84 	.word	0x00003d84
    1910:	00001c85 	.word	0x00001c85
    1914:	00001c8d 	.word	0x00001c8d
    1918:	00001cf3 	.word	0x00001cf3
    191c:	00001345 	.word	0x00001345
    1920:	00002be5 	.word	0x00002be5
    1924:	00001353 	.word	0x00001353

00001928 <usart_transmission_complete>:
 * \brief Process completion of data sending
 *
 * \param[in] device The pointer to device structure
 */
static void usart_transmission_complete(struct _usart_async_device *device)
{
    1928:	b510      	push	{r4, lr}
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);
    192a:	3808      	subs	r0, #8

	descr->stat = 0;
    192c:	2300      	movs	r3, #0
    192e:	6303      	str	r3, [r0, #48]	; 0x30
	if (descr->usart_cb.tx_done) {
    1930:	6a43      	ldr	r3, [r0, #36]	; 0x24
    1932:	2b00      	cmp	r3, #0
    1934:	d000      	beq.n	1938 <usart_transmission_complete+0x10>
		descr->usart_cb.tx_done(descr);
    1936:	4798      	blx	r3
	}
}
    1938:	bd10      	pop	{r4, pc}

0000193a <usart_error>:
 * \brief Process error interrupt
 *
 * \param[in] device The pointer to device structure
 */
static void usart_error(struct _usart_async_device *device)
{
    193a:	b510      	push	{r4, lr}
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);
    193c:	3808      	subs	r0, #8

	descr->stat = 0;
    193e:	2300      	movs	r3, #0
    1940:	6303      	str	r3, [r0, #48]	; 0x30
	if (descr->usart_cb.error) {
    1942:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    1944:	2b00      	cmp	r3, #0
    1946:	d000      	beq.n	194a <usart_error+0x10>
		descr->usart_cb.error(descr);
    1948:	4798      	blx	r3
	}
}
    194a:	bd10      	pop	{r4, pc}

0000194c <usart_fill_rx_buffer>:
{
    194c:	b510      	push	{r4, lr}
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);
    194e:	0004      	movs	r4, r0
	ringbuffer_put(&descr->rx, data);
    1950:	302c      	adds	r0, #44	; 0x2c
    1952:	4b04      	ldr	r3, [pc, #16]	; (1964 <usart_fill_rx_buffer+0x18>)
    1954:	4798      	blx	r3
	if (descr->usart_cb.rx_done) {
    1956:	6a23      	ldr	r3, [r4, #32]
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);
    1958:	3c08      	subs	r4, #8
	if (descr->usart_cb.rx_done) {
    195a:	2b00      	cmp	r3, #0
    195c:	d001      	beq.n	1962 <usart_fill_rx_buffer+0x16>
		descr->usart_cb.rx_done(descr);
    195e:	0020      	movs	r0, r4
    1960:	4798      	blx	r3
}
    1962:	bd10      	pop	{r4, pc}
    1964:	00001dd1 	.word	0x00001dd1

00001968 <usart_async_write>:
{
    1968:	b570      	push	{r4, r5, r6, lr}
    196a:	0004      	movs	r4, r0
    196c:	000e      	movs	r6, r1
    196e:	0015      	movs	r5, r2
	ASSERT(descr && buf && length);
    1970:	2800      	cmp	r0, #0
    1972:	d01d      	beq.n	19b0 <usart_async_write+0x48>
    1974:	2900      	cmp	r1, #0
    1976:	d01d      	beq.n	19b4 <usart_async_write+0x4c>
    1978:	0010      	movs	r0, r2
    197a:	1e43      	subs	r3, r0, #1
    197c:	4198      	sbcs	r0, r3
    197e:	223c      	movs	r2, #60	; 0x3c
    1980:	32ff      	adds	r2, #255	; 0xff
    1982:	490f      	ldr	r1, [pc, #60]	; (19c0 <usart_async_write+0x58>)
    1984:	4b0f      	ldr	r3, [pc, #60]	; (19c4 <usart_async_write+0x5c>)
    1986:	4798      	blx	r3
	if (descr->tx_por != descr->tx_buffer_length) {
    1988:	2344      	movs	r3, #68	; 0x44
    198a:	5ae2      	ldrh	r2, [r4, r3]
    198c:	3308      	adds	r3, #8
    198e:	5ae3      	ldrh	r3, [r4, r3]
    1990:	429a      	cmp	r2, r3
    1992:	d111      	bne.n	19b8 <usart_async_write+0x50>
	descr->tx_buffer        = (uint8_t *)buf;
    1994:	64a6      	str	r6, [r4, #72]	; 0x48
	descr->tx_buffer_length = length;
    1996:	234c      	movs	r3, #76	; 0x4c
    1998:	52e5      	strh	r5, [r4, r3]
	descr->tx_por           = 0;
    199a:	2200      	movs	r2, #0
    199c:	3b08      	subs	r3, #8
    199e:	52e2      	strh	r2, [r4, r3]
	descr->stat             = USART_ASYNC_STATUS_BUSY;
    19a0:	3b43      	subs	r3, #67	; 0x43
    19a2:	6323      	str	r3, [r4, #48]	; 0x30
	_usart_async_enable_byte_sent_irq(&descr->device);
    19a4:	0020      	movs	r0, r4
    19a6:	3008      	adds	r0, #8
    19a8:	4b07      	ldr	r3, [pc, #28]	; (19c8 <usart_async_write+0x60>)
    19aa:	4798      	blx	r3
	return (int32_t)length;
    19ac:	0028      	movs	r0, r5
}
    19ae:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && buf && length);
    19b0:	2000      	movs	r0, #0
    19b2:	e7e4      	b.n	197e <usart_async_write+0x16>
    19b4:	2000      	movs	r0, #0
    19b6:	e7e2      	b.n	197e <usart_async_write+0x16>
		return ERR_NO_RESOURCE;
    19b8:	201c      	movs	r0, #28
    19ba:	4240      	negs	r0, r0
    19bc:	e7f7      	b.n	19ae <usart_async_write+0x46>
    19be:	46c0      	nop			; (mov r8, r8)
    19c0:	00003d9c 	.word	0x00003d9c
    19c4:	00001c85 	.word	0x00001c85
    19c8:	00002941 	.word	0x00002941

000019cc <usart_process_byte_sent>:
{
    19cc:	b570      	push	{r4, r5, r6, lr}
    19ce:	0004      	movs	r4, r0
	if (descr->tx_por != descr->tx_buffer_length) {
    19d0:	0001      	movs	r1, r0
    19d2:	3908      	subs	r1, #8
    19d4:	8f83      	ldrh	r3, [r0, #60]	; 0x3c
    19d6:	224c      	movs	r2, #76	; 0x4c
    19d8:	5a8a      	ldrh	r2, [r1, r2]
    19da:	429a      	cmp	r2, r3
    19dc:	d00c      	beq.n	19f8 <usart_process_byte_sent+0x2c>
		_usart_async_write_byte(&descr->device, descr->tx_buffer[descr->tx_por++]);
    19de:	000a      	movs	r2, r1
    19e0:	6c89      	ldr	r1, [r1, #72]	; 0x48
    19e2:	1c5d      	adds	r5, r3, #1
    19e4:	2044      	movs	r0, #68	; 0x44
    19e6:	5215      	strh	r5, [r2, r0]
    19e8:	5cc9      	ldrb	r1, [r1, r3]
    19ea:	0020      	movs	r0, r4
    19ec:	4b04      	ldr	r3, [pc, #16]	; (1a00 <usart_process_byte_sent+0x34>)
    19ee:	4798      	blx	r3
		_usart_async_enable_byte_sent_irq(&descr->device);
    19f0:	0020      	movs	r0, r4
    19f2:	4b04      	ldr	r3, [pc, #16]	; (1a04 <usart_process_byte_sent+0x38>)
    19f4:	4798      	blx	r3
}
    19f6:	bd70      	pop	{r4, r5, r6, pc}
		_usart_async_enable_tx_done_irq(&descr->device);
    19f8:	4b03      	ldr	r3, [pc, #12]	; (1a08 <usart_process_byte_sent+0x3c>)
    19fa:	4798      	blx	r3
}
    19fc:	e7fb      	b.n	19f6 <usart_process_byte_sent+0x2a>
    19fe:	46c0      	nop			; (mov r8, r8)
    1a00:	00002939 	.word	0x00002939
    1a04:	00002941 	.word	0x00002941
    1a08:	00002949 	.word	0x00002949

00001a0c <usart_async_read>:
{
    1a0c:	b5f0      	push	{r4, r5, r6, r7, lr}
    1a0e:	46ce      	mov	lr, r9
    1a10:	4647      	mov	r7, r8
    1a12:	b580      	push	{r7, lr}
    1a14:	b085      	sub	sp, #20
    1a16:	0005      	movs	r5, r0
    1a18:	000e      	movs	r6, r1
    1a1a:	0017      	movs	r7, r2
	ASSERT(descr && buf && length);
    1a1c:	2800      	cmp	r0, #0
    1a1e:	d015      	beq.n	1a4c <usart_async_read+0x40>
    1a20:	2900      	cmp	r1, #0
    1a22:	d013      	beq.n	1a4c <usart_async_read+0x40>
    1a24:	2a00      	cmp	r2, #0
    1a26:	d12a      	bne.n	1a7e <usart_async_read+0x72>
    1a28:	22ac      	movs	r2, #172	; 0xac
    1a2a:	0052      	lsls	r2, r2, #1
    1a2c:	4929      	ldr	r1, [pc, #164]	; (1ad4 <usart_async_read+0xc8>)
    1a2e:	2000      	movs	r0, #0
    1a30:	4b29      	ldr	r3, [pc, #164]	; (1ad8 <usart_async_read+0xcc>)
    1a32:	4798      	blx	r3
	CRITICAL_SECTION_ENTER()
    1a34:	a803      	add	r0, sp, #12
    1a36:	4b29      	ldr	r3, [pc, #164]	; (1adc <usart_async_read+0xd0>)
    1a38:	4798      	blx	r3
	num = ringbuffer_num(&descr->rx);
    1a3a:	0028      	movs	r0, r5
    1a3c:	3034      	adds	r0, #52	; 0x34
    1a3e:	4b28      	ldr	r3, [pc, #160]	; (1ae0 <usart_async_read+0xd4>)
    1a40:	4798      	blx	r3
	CRITICAL_SECTION_LEAVE()
    1a42:	a803      	add	r0, sp, #12
    1a44:	4b27      	ldr	r3, [pc, #156]	; (1ae4 <usart_async_read+0xd8>)
    1a46:	4798      	blx	r3
	uint16_t                       was_read = 0;
    1a48:	2500      	movs	r5, #0
	return (int32_t)was_read;
    1a4a:	e03c      	b.n	1ac6 <usart_async_read+0xba>
	ASSERT(descr && buf && length);
    1a4c:	22ac      	movs	r2, #172	; 0xac
    1a4e:	0052      	lsls	r2, r2, #1
    1a50:	4920      	ldr	r1, [pc, #128]	; (1ad4 <usart_async_read+0xc8>)
    1a52:	2000      	movs	r0, #0
    1a54:	4b20      	ldr	r3, [pc, #128]	; (1ad8 <usart_async_read+0xcc>)
    1a56:	4798      	blx	r3
	CRITICAL_SECTION_ENTER()
    1a58:	a803      	add	r0, sp, #12
    1a5a:	4b20      	ldr	r3, [pc, #128]	; (1adc <usart_async_read+0xd0>)
    1a5c:	4798      	blx	r3
	num = ringbuffer_num(&descr->rx);
    1a5e:	3534      	adds	r5, #52	; 0x34
    1a60:	0028      	movs	r0, r5
    1a62:	9501      	str	r5, [sp, #4]
    1a64:	4b1e      	ldr	r3, [pc, #120]	; (1ae0 <usart_async_read+0xd4>)
    1a66:	4798      	blx	r3
    1a68:	4680      	mov	r8, r0
	CRITICAL_SECTION_LEAVE()
    1a6a:	a803      	add	r0, sp, #12
    1a6c:	4b1d      	ldr	r3, [pc, #116]	; (1ae4 <usart_async_read+0xd8>)
    1a6e:	4798      	blx	r3
	uint16_t                       was_read = 0;
    1a70:	2500      	movs	r5, #0
	while ((was_read < num) && (was_read < length)) {
    1a72:	4643      	mov	r3, r8
    1a74:	2b00      	cmp	r3, #0
    1a76:	d026      	beq.n	1ac6 <usart_async_read+0xba>
    1a78:	2f00      	cmp	r7, #0
    1a7a:	d116      	bne.n	1aaa <usart_async_read+0x9e>
    1a7c:	e023      	b.n	1ac6 <usart_async_read+0xba>
	ASSERT(descr && buf && length);
    1a7e:	22ac      	movs	r2, #172	; 0xac
    1a80:	0052      	lsls	r2, r2, #1
    1a82:	4914      	ldr	r1, [pc, #80]	; (1ad4 <usart_async_read+0xc8>)
    1a84:	2001      	movs	r0, #1
    1a86:	4b14      	ldr	r3, [pc, #80]	; (1ad8 <usart_async_read+0xcc>)
    1a88:	4798      	blx	r3
	CRITICAL_SECTION_ENTER()
    1a8a:	a803      	add	r0, sp, #12
    1a8c:	4b13      	ldr	r3, [pc, #76]	; (1adc <usart_async_read+0xd0>)
    1a8e:	4798      	blx	r3
	num = ringbuffer_num(&descr->rx);
    1a90:	3534      	adds	r5, #52	; 0x34
    1a92:	0028      	movs	r0, r5
    1a94:	9501      	str	r5, [sp, #4]
    1a96:	4b12      	ldr	r3, [pc, #72]	; (1ae0 <usart_async_read+0xd4>)
    1a98:	4798      	blx	r3
    1a9a:	4680      	mov	r8, r0
	CRITICAL_SECTION_LEAVE()
    1a9c:	a803      	add	r0, sp, #12
    1a9e:	4b11      	ldr	r3, [pc, #68]	; (1ae4 <usart_async_read+0xd8>)
    1aa0:	4798      	blx	r3
	while ((was_read < num) && (was_read < length)) {
    1aa2:	4643      	mov	r3, r8
	uint16_t                       was_read = 0;
    1aa4:	2500      	movs	r5, #0
	while ((was_read < num) && (was_read < length)) {
    1aa6:	2b00      	cmp	r3, #0
    1aa8:	d00d      	beq.n	1ac6 <usart_async_read+0xba>
{
    1aaa:	2400      	movs	r4, #0
		ringbuffer_get(&descr->rx, &buf[was_read++]);
    1aac:	4b0e      	ldr	r3, [pc, #56]	; (1ae8 <usart_async_read+0xdc>)
    1aae:	4699      	mov	r9, r3
    1ab0:	1c65      	adds	r5, r4, #1
    1ab2:	b2ad      	uxth	r5, r5
    1ab4:	1931      	adds	r1, r6, r4
    1ab6:	9801      	ldr	r0, [sp, #4]
    1ab8:	47c8      	blx	r9
    1aba:	3401      	adds	r4, #1
	while ((was_read < num) && (was_read < length)) {
    1abc:	4544      	cmp	r4, r8
    1abe:	d202      	bcs.n	1ac6 <usart_async_read+0xba>
    1ac0:	b2a3      	uxth	r3, r4
    1ac2:	429f      	cmp	r7, r3
    1ac4:	d8f4      	bhi.n	1ab0 <usart_async_read+0xa4>
}
    1ac6:	0028      	movs	r0, r5
    1ac8:	b005      	add	sp, #20
    1aca:	bc0c      	pop	{r2, r3}
    1acc:	4690      	mov	r8, r2
    1ace:	4699      	mov	r9, r3
    1ad0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1ad2:	46c0      	nop			; (mov r8, r8)
    1ad4:	00003d9c 	.word	0x00003d9c
    1ad8:	00001c85 	.word	0x00001c85
    1adc:	00001345 	.word	0x00001345
    1ae0:	00001e11 	.word	0x00001e11
    1ae4:	00001353 	.word	0x00001353
    1ae8:	00001d89 	.word	0x00001d89

00001aec <usart_async_init>:
{
    1aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1aee:	0004      	movs	r4, r0
    1af0:	000d      	movs	r5, r1
    1af2:	0016      	movs	r6, r2
    1af4:	001f      	movs	r7, r3
	ASSERT(descr && hw && rx_buffer && rx_buffer_length);
    1af6:	2800      	cmp	r0, #0
    1af8:	d026      	beq.n	1b48 <usart_async_init+0x5c>
    1afa:	2900      	cmp	r1, #0
    1afc:	d026      	beq.n	1b4c <usart_async_init+0x60>
    1afe:	2a00      	cmp	r2, #0
    1b00:	d026      	beq.n	1b50 <usart_async_init+0x64>
    1b02:	0018      	movs	r0, r3
    1b04:	1e43      	subs	r3, r0, #1
    1b06:	4198      	sbcs	r0, r3
    1b08:	223a      	movs	r2, #58	; 0x3a
    1b0a:	4914      	ldr	r1, [pc, #80]	; (1b5c <usart_async_init+0x70>)
    1b0c:	4b14      	ldr	r3, [pc, #80]	; (1b60 <usart_async_init+0x74>)
    1b0e:	4798      	blx	r3
	if (ERR_NONE != ringbuffer_init(&descr->rx, rx_buffer, rx_buffer_length)) {
    1b10:	0020      	movs	r0, r4
    1b12:	3034      	adds	r0, #52	; 0x34
    1b14:	003a      	movs	r2, r7
    1b16:	0031      	movs	r1, r6
    1b18:	4b12      	ldr	r3, [pc, #72]	; (1b64 <usart_async_init+0x78>)
    1b1a:	4798      	blx	r3
    1b1c:	2800      	cmp	r0, #0
    1b1e:	d119      	bne.n	1b54 <usart_async_init+0x68>
	init_status = _usart_async_init(&descr->device, hw);
    1b20:	0020      	movs	r0, r4
    1b22:	3008      	adds	r0, #8
    1b24:	0029      	movs	r1, r5
    1b26:	4b10      	ldr	r3, [pc, #64]	; (1b68 <usart_async_init+0x7c>)
    1b28:	4798      	blx	r3
	if (init_status) {
    1b2a:	2800      	cmp	r0, #0
    1b2c:	d10b      	bne.n	1b46 <usart_async_init+0x5a>
	descr->io.read  = usart_async_read;
    1b2e:	4b0f      	ldr	r3, [pc, #60]	; (1b6c <usart_async_init+0x80>)
    1b30:	6063      	str	r3, [r4, #4]
	descr->io.write = usart_async_write;
    1b32:	4b0f      	ldr	r3, [pc, #60]	; (1b70 <usart_async_init+0x84>)
    1b34:	6023      	str	r3, [r4, #0]
	descr->device.usart_cb.tx_byte_sent = usart_process_byte_sent;
    1b36:	4b0f      	ldr	r3, [pc, #60]	; (1b74 <usart_async_init+0x88>)
    1b38:	60a3      	str	r3, [r4, #8]
	descr->device.usart_cb.rx_done_cb   = usart_fill_rx_buffer;
    1b3a:	4b0f      	ldr	r3, [pc, #60]	; (1b78 <usart_async_init+0x8c>)
    1b3c:	60e3      	str	r3, [r4, #12]
	descr->device.usart_cb.tx_done_cb   = usart_transmission_complete;
    1b3e:	4b0f      	ldr	r3, [pc, #60]	; (1b7c <usart_async_init+0x90>)
    1b40:	6123      	str	r3, [r4, #16]
	descr->device.usart_cb.error_cb     = usart_error;
    1b42:	4b0f      	ldr	r3, [pc, #60]	; (1b80 <usart_async_init+0x94>)
    1b44:	6163      	str	r3, [r4, #20]
}
    1b46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	ASSERT(descr && hw && rx_buffer && rx_buffer_length);
    1b48:	2000      	movs	r0, #0
    1b4a:	e7dd      	b.n	1b08 <usart_async_init+0x1c>
    1b4c:	2000      	movs	r0, #0
    1b4e:	e7db      	b.n	1b08 <usart_async_init+0x1c>
    1b50:	2000      	movs	r0, #0
    1b52:	e7d9      	b.n	1b08 <usart_async_init+0x1c>
		return ERR_INVALID_ARG;
    1b54:	200d      	movs	r0, #13
    1b56:	4240      	negs	r0, r0
    1b58:	e7f5      	b.n	1b46 <usart_async_init+0x5a>
    1b5a:	46c0      	nop			; (mov r8, r8)
    1b5c:	00003d9c 	.word	0x00003d9c
    1b60:	00001c85 	.word	0x00001c85
    1b64:	00001d35 	.word	0x00001d35
    1b68:	000028b1 	.word	0x000028b1
    1b6c:	00001a0d 	.word	0x00001a0d
    1b70:	00001969 	.word	0x00001969
    1b74:	000019cd 	.word	0x000019cd
    1b78:	0000194d 	.word	0x0000194d
    1b7c:	00001929 	.word	0x00001929
    1b80:	0000193b 	.word	0x0000193b

00001b84 <usart_async_enable>:
{
    1b84:	b510      	push	{r4, lr}
    1b86:	0004      	movs	r4, r0
	ASSERT(descr);
    1b88:	1e43      	subs	r3, r0, #1
    1b8a:	4198      	sbcs	r0, r3
    1b8c:	b2c0      	uxtb	r0, r0
    1b8e:	2261      	movs	r2, #97	; 0x61
    1b90:	4904      	ldr	r1, [pc, #16]	; (1ba4 <usart_async_enable+0x20>)
    1b92:	4b05      	ldr	r3, [pc, #20]	; (1ba8 <usart_async_enable+0x24>)
    1b94:	4798      	blx	r3
	_usart_async_enable(&descr->device);
    1b96:	0020      	movs	r0, r4
    1b98:	3008      	adds	r0, #8
    1b9a:	4b04      	ldr	r3, [pc, #16]	; (1bac <usart_async_enable+0x28>)
    1b9c:	4798      	blx	r3
}
    1b9e:	2000      	movs	r0, #0
    1ba0:	bd10      	pop	{r4, pc}
    1ba2:	46c0      	nop			; (mov r8, r8)
    1ba4:	00003d9c 	.word	0x00003d9c
    1ba8:	00001c85 	.word	0x00001c85
    1bac:	00002925 	.word	0x00002925

00001bb0 <usart_async_get_io_descriptor>:
{
    1bb0:	b570      	push	{r4, r5, r6, lr}
    1bb2:	0004      	movs	r4, r0
    1bb4:	000d      	movs	r5, r1
	ASSERT(descr && io);
    1bb6:	2800      	cmp	r0, #0
    1bb8:	d00a      	beq.n	1bd0 <usart_async_get_io_descriptor+0x20>
    1bba:	0008      	movs	r0, r1
    1bbc:	1e43      	subs	r3, r0, #1
    1bbe:	4198      	sbcs	r0, r3
    1bc0:	b2c0      	uxtb	r0, r0
    1bc2:	2277      	movs	r2, #119	; 0x77
    1bc4:	4903      	ldr	r1, [pc, #12]	; (1bd4 <usart_async_get_io_descriptor+0x24>)
    1bc6:	4b04      	ldr	r3, [pc, #16]	; (1bd8 <usart_async_get_io_descriptor+0x28>)
    1bc8:	4798      	blx	r3
	*io = &descr->io;
    1bca:	602c      	str	r4, [r5, #0]
}
    1bcc:	2000      	movs	r0, #0
    1bce:	bd70      	pop	{r4, r5, r6, pc}
    1bd0:	2000      	movs	r0, #0
    1bd2:	e7f6      	b.n	1bc2 <usart_async_get_io_descriptor+0x12>
    1bd4:	00003d9c 	.word	0x00003d9c
    1bd8:	00001c85 	.word	0x00001c85

00001bdc <usart_async_register_callback>:
{
    1bdc:	b570      	push	{r4, r5, r6, lr}
    1bde:	0005      	movs	r5, r0
    1be0:	000e      	movs	r6, r1
    1be2:	0014      	movs	r4, r2
	ASSERT(descr);
    1be4:	1e43      	subs	r3, r0, #1
    1be6:	4198      	sbcs	r0, r3
    1be8:	b2c0      	uxtb	r0, r0
    1bea:	2283      	movs	r2, #131	; 0x83
    1bec:	4916      	ldr	r1, [pc, #88]	; (1c48 <usart_async_register_callback+0x6c>)
    1bee:	4b17      	ldr	r3, [pc, #92]	; (1c4c <usart_async_register_callback+0x70>)
    1bf0:	4798      	blx	r3
	switch (type) {
    1bf2:	2e01      	cmp	r6, #1
    1bf4:	d011      	beq.n	1c1a <usart_async_register_callback+0x3e>
    1bf6:	2e00      	cmp	r6, #0
    1bf8:	d004      	beq.n	1c04 <usart_async_register_callback+0x28>
    1bfa:	2e02      	cmp	r6, #2
    1bfc:	d018      	beq.n	1c30 <usart_async_register_callback+0x54>
		return ERR_INVALID_ARG;
    1bfe:	200d      	movs	r0, #13
    1c00:	4240      	negs	r0, r0
    1c02:	e009      	b.n	1c18 <usart_async_register_callback+0x3c>
		descr->usart_cb.rx_done = cb;
    1c04:	62ac      	str	r4, [r5, #40]	; 0x28
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_RX_DONE, NULL != cb);
    1c06:	1e62      	subs	r2, r4, #1
    1c08:	4194      	sbcs	r4, r2
    1c0a:	b2e2      	uxtb	r2, r4
    1c0c:	0028      	movs	r0, r5
    1c0e:	3008      	adds	r0, #8
    1c10:	2101      	movs	r1, #1
    1c12:	4b0f      	ldr	r3, [pc, #60]	; (1c50 <usart_async_register_callback+0x74>)
    1c14:	4798      	blx	r3
	return ERR_NONE;
    1c16:	2000      	movs	r0, #0
}
    1c18:	bd70      	pop	{r4, r5, r6, pc}
		descr->usart_cb.tx_done = cb;
    1c1a:	626c      	str	r4, [r5, #36]	; 0x24
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_TX_DONE, NULL != cb);
    1c1c:	1e62      	subs	r2, r4, #1
    1c1e:	4194      	sbcs	r4, r2
    1c20:	b2e2      	uxtb	r2, r4
    1c22:	0028      	movs	r0, r5
    1c24:	3008      	adds	r0, #8
    1c26:	2102      	movs	r1, #2
    1c28:	4b09      	ldr	r3, [pc, #36]	; (1c50 <usart_async_register_callback+0x74>)
    1c2a:	4798      	blx	r3
	return ERR_NONE;
    1c2c:	2000      	movs	r0, #0
		break;
    1c2e:	e7f3      	b.n	1c18 <usart_async_register_callback+0x3c>
		descr->usart_cb.error = cb;
    1c30:	62ec      	str	r4, [r5, #44]	; 0x2c
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_ERROR, NULL != cb);
    1c32:	1e62      	subs	r2, r4, #1
    1c34:	4194      	sbcs	r4, r2
    1c36:	b2e2      	uxtb	r2, r4
    1c38:	0028      	movs	r0, r5
    1c3a:	3008      	adds	r0, #8
    1c3c:	2103      	movs	r1, #3
    1c3e:	4b04      	ldr	r3, [pc, #16]	; (1c50 <usart_async_register_callback+0x74>)
    1c40:	4798      	blx	r3
	return ERR_NONE;
    1c42:	2000      	movs	r0, #0
		break;
    1c44:	e7e8      	b.n	1c18 <usart_async_register_callback+0x3c>
    1c46:	46c0      	nop			; (mov r8, r8)
    1c48:	00003d9c 	.word	0x00003d9c
    1c4c:	00001c85 	.word	0x00001c85
    1c50:	00002951 	.word	0x00002951

00001c54 <usart_async_is_rx_not_empty>:
{
    1c54:	b510      	push	{r4, lr}
    1c56:	0004      	movs	r4, r0
	ASSERT(descr);
    1c58:	1e43      	subs	r3, r0, #1
    1c5a:	4198      	sbcs	r0, r3
    1c5c:	b2c0      	uxtb	r0, r0
    1c5e:	2202      	movs	r2, #2
    1c60:	32ff      	adds	r2, #255	; 0xff
    1c62:	4905      	ldr	r1, [pc, #20]	; (1c78 <usart_async_is_rx_not_empty+0x24>)
    1c64:	4b05      	ldr	r3, [pc, #20]	; (1c7c <usart_async_is_rx_not_empty+0x28>)
    1c66:	4798      	blx	r3
	return ringbuffer_num(&descr->rx) > 0;
    1c68:	0020      	movs	r0, r4
    1c6a:	3034      	adds	r0, #52	; 0x34
    1c6c:	4b04      	ldr	r3, [pc, #16]	; (1c80 <usart_async_is_rx_not_empty+0x2c>)
    1c6e:	4798      	blx	r3
    1c70:	1e43      	subs	r3, r0, #1
    1c72:	4198      	sbcs	r0, r3
}
    1c74:	bd10      	pop	{r4, pc}
    1c76:	46c0      	nop			; (mov r8, r8)
    1c78:	00003d9c 	.word	0x00003d9c
    1c7c:	00001c85 	.word	0x00001c85
    1c80:	00001e11 	.word	0x00001e11

00001c84 <assert>:
/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
	if (!(condition)) {
    1c84:	2800      	cmp	r0, #0
    1c86:	d100      	bne.n	1c8a <assert+0x6>
		__asm("BKPT #0");
    1c88:	be00      	bkpt	0x0000
	}
	(void)file;
	(void)line;
}
    1c8a:	4770      	bx	lr

00001c8c <is_list_element>:
 * \brief Check whether element belongs to list
 */
bool is_list_element(const struct list_descriptor *const list, const void *const element)
{
	struct list_element *it;
	for (it = list->head; it; it = it->next) {
    1c8c:	6803      	ldr	r3, [r0, #0]
    1c8e:	2b00      	cmp	r3, #0
    1c90:	d00a      	beq.n	1ca8 <is_list_element+0x1c>
		if (it == element) {
    1c92:	428b      	cmp	r3, r1
    1c94:	d00a      	beq.n	1cac <is_list_element+0x20>
	for (it = list->head; it; it = it->next) {
    1c96:	681b      	ldr	r3, [r3, #0]
    1c98:	2b00      	cmp	r3, #0
    1c9a:	d003      	beq.n	1ca4 <is_list_element+0x18>
		if (it == element) {
    1c9c:	4299      	cmp	r1, r3
    1c9e:	d1fa      	bne.n	1c96 <is_list_element+0xa>
			return true;
    1ca0:	2001      	movs	r0, #1
    1ca2:	e000      	b.n	1ca6 <is_list_element+0x1a>
		}
	}

	return false;
    1ca4:	2000      	movs	r0, #0
}
    1ca6:	4770      	bx	lr
	return false;
    1ca8:	2000      	movs	r0, #0
    1caa:	e7fc      	b.n	1ca6 <is_list_element+0x1a>
			return true;
    1cac:	2001      	movs	r0, #1
    1cae:	e7fa      	b.n	1ca6 <is_list_element+0x1a>

00001cb0 <list_insert_as_head>:

/**
 * \brief Insert an element as list head
 */
void list_insert_as_head(struct list_descriptor *const list, void *const element)
{
    1cb0:	b570      	push	{r4, r5, r6, lr}
    1cb2:	0004      	movs	r4, r0
    1cb4:	000d      	movs	r5, r1
	ASSERT(!is_list_element(list, element));
    1cb6:	4b06      	ldr	r3, [pc, #24]	; (1cd0 <list_insert_as_head+0x20>)
    1cb8:	4798      	blx	r3
    1cba:	2301      	movs	r3, #1
    1cbc:	4058      	eors	r0, r3
    1cbe:	b2c0      	uxtb	r0, r0
    1cc0:	2239      	movs	r2, #57	; 0x39
    1cc2:	4904      	ldr	r1, [pc, #16]	; (1cd4 <list_insert_as_head+0x24>)
    1cc4:	4b04      	ldr	r3, [pc, #16]	; (1cd8 <list_insert_as_head+0x28>)
    1cc6:	4798      	blx	r3

	((struct list_element *)element)->next = list->head;
    1cc8:	6823      	ldr	r3, [r4, #0]
    1cca:	602b      	str	r3, [r5, #0]
	list->head                             = (struct list_element *)element;
    1ccc:	6025      	str	r5, [r4, #0]
}
    1cce:	bd70      	pop	{r4, r5, r6, pc}
    1cd0:	00001c8d 	.word	0x00001c8d
    1cd4:	00003dbc 	.word	0x00003dbc
    1cd8:	00001c85 	.word	0x00001c85

00001cdc <list_insert_after>:
/**
 * \brief Insert an element after the given list element
 */
void list_insert_after(void *const after, void *const element)
{
	((struct list_element *)element)->next = ((struct list_element *)after)->next;
    1cdc:	6803      	ldr	r3, [r0, #0]
    1cde:	600b      	str	r3, [r1, #0]
	((struct list_element *)after)->next   = (struct list_element *)element;
    1ce0:	6001      	str	r1, [r0, #0]
}
    1ce2:	4770      	bx	lr

00001ce4 <list_remove_head>:
/**
 * \brief Removes list head
 */
void *list_remove_head(struct list_descriptor *const list)
{
	if (list->head) {
    1ce4:	6803      	ldr	r3, [r0, #0]
    1ce6:	2b00      	cmp	r3, #0
    1ce8:	d001      	beq.n	1cee <list_remove_head+0xa>
		struct list_element *tmp = list->head;

		list->head = list->head->next;
    1cea:	681a      	ldr	r2, [r3, #0]
    1cec:	6002      	str	r2, [r0, #0]
		return (void *)tmp;
	}

	return NULL;
}
    1cee:	0018      	movs	r0, r3
    1cf0:	4770      	bx	lr

00001cf2 <list_delete_element>:
/**
 * \brief Removes list element
 */
bool list_delete_element(struct list_descriptor *const list, const void *const element)
{
	if (!element) {
    1cf2:	2900      	cmp	r1, #0
    1cf4:	d019      	beq.n	1d2a <list_delete_element+0x38>
		return false;
	}

	if (list->head == element) {
    1cf6:	6802      	ldr	r2, [r0, #0]
    1cf8:	4291      	cmp	r1, r2
    1cfa:	d00b      	beq.n	1d14 <list_delete_element+0x22>
		list->head = list->head->next;
		return true;
	} else {
		struct list_element *it = list->head;

		while (it && it->next != element) {
    1cfc:	2a00      	cmp	r2, #0
    1cfe:	d016      	beq.n	1d2e <list_delete_element+0x3c>
    1d00:	6813      	ldr	r3, [r2, #0]
    1d02:	4299      	cmp	r1, r3
    1d04:	d00a      	beq.n	1d1c <list_delete_element+0x2a>
    1d06:	2b00      	cmp	r3, #0
    1d08:	d00d      	beq.n	1d26 <list_delete_element+0x34>
    1d0a:	681a      	ldr	r2, [r3, #0]
    1d0c:	4291      	cmp	r1, r2
    1d0e:	d006      	beq.n	1d1e <list_delete_element+0x2c>
    1d10:	0013      	movs	r3, r2
    1d12:	e7f8      	b.n	1d06 <list_delete_element+0x14>
		list->head = list->head->next;
    1d14:	6813      	ldr	r3, [r2, #0]
    1d16:	6003      	str	r3, [r0, #0]
		return true;
    1d18:	2001      	movs	r0, #1
    1d1a:	e003      	b.n	1d24 <list_delete_element+0x32>
		while (it && it->next != element) {
    1d1c:	0013      	movs	r3, r2
			it = it->next;
		}
		if (it) {
			it->next = ((struct list_element *)element)->next;
    1d1e:	680a      	ldr	r2, [r1, #0]
    1d20:	601a      	str	r2, [r3, #0]
			return true;
    1d22:	2001      	movs	r0, #1
		}
	}

	return false;
}
    1d24:	4770      	bx	lr
	return false;
    1d26:	2000      	movs	r0, #0
    1d28:	e7fc      	b.n	1d24 <list_delete_element+0x32>
		return false;
    1d2a:	2000      	movs	r0, #0
    1d2c:	e7fa      	b.n	1d24 <list_delete_element+0x32>
	return false;
    1d2e:	2000      	movs	r0, #0
    1d30:	e7f8      	b.n	1d24 <list_delete_element+0x32>
	...

00001d34 <ringbuffer_init>:

/**
 * \brief Ringbuffer init
 */
int32_t ringbuffer_init(struct ringbuffer *const rb, void *buf, uint32_t size)
{
    1d34:	b570      	push	{r4, r5, r6, lr}
    1d36:	0004      	movs	r4, r0
    1d38:	000e      	movs	r6, r1
    1d3a:	0015      	movs	r5, r2
	ASSERT(rb && buf && size);
    1d3c:	2800      	cmp	r0, #0
    1d3e:	d00b      	beq.n	1d58 <ringbuffer_init+0x24>
    1d40:	2900      	cmp	r1, #0
    1d42:	d018      	beq.n	1d76 <ringbuffer_init+0x42>
    1d44:	2001      	movs	r0, #1
    1d46:	2a00      	cmp	r2, #0
    1d48:	d107      	bne.n	1d5a <ringbuffer_init+0x26>
    1d4a:	2228      	movs	r2, #40	; 0x28
    1d4c:	490c      	ldr	r1, [pc, #48]	; (1d80 <ringbuffer_init+0x4c>)
    1d4e:	2000      	movs	r0, #0
    1d50:	4b0c      	ldr	r3, [pc, #48]	; (1d84 <ringbuffer_init+0x50>)
    1d52:	4798      	blx	r3

	/*
	 * buf size must be aligned to power of 2
	 */
	if ((size & (size - 1)) != 0) {
    1d54:	1e6b      	subs	r3, r5, #1
    1d56:	e007      	b.n	1d68 <ringbuffer_init+0x34>
	ASSERT(rb && buf && size);
    1d58:	2000      	movs	r0, #0
    1d5a:	2228      	movs	r2, #40	; 0x28
    1d5c:	4908      	ldr	r1, [pc, #32]	; (1d80 <ringbuffer_init+0x4c>)
    1d5e:	4b09      	ldr	r3, [pc, #36]	; (1d84 <ringbuffer_init+0x50>)
    1d60:	4798      	blx	r3
	if ((size & (size - 1)) != 0) {
    1d62:	1e6b      	subs	r3, r5, #1
    1d64:	422b      	tst	r3, r5
    1d66:	d108      	bne.n	1d7a <ringbuffer_init+0x46>
		return ERR_INVALID_ARG;
	}

	/* size - 1 is faster in calculation */
	rb->size        = size - 1;
    1d68:	6063      	str	r3, [r4, #4]
	rb->read_index  = 0;
    1d6a:	2300      	movs	r3, #0
    1d6c:	60a3      	str	r3, [r4, #8]
	rb->write_index = rb->read_index;
    1d6e:	60e3      	str	r3, [r4, #12]
	rb->buf         = (uint8_t *)buf;
    1d70:	6026      	str	r6, [r4, #0]

	return ERR_NONE;
    1d72:	2000      	movs	r0, #0
}
    1d74:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(rb && buf && size);
    1d76:	2000      	movs	r0, #0
    1d78:	e7ef      	b.n	1d5a <ringbuffer_init+0x26>
		return ERR_INVALID_ARG;
    1d7a:	200d      	movs	r0, #13
    1d7c:	4240      	negs	r0, r0
    1d7e:	e7f9      	b.n	1d74 <ringbuffer_init+0x40>
    1d80:	00003ddc 	.word	0x00003ddc
    1d84:	00001c85 	.word	0x00001c85

00001d88 <ringbuffer_get>:
/**
 * \brief Get one byte from ringbuffer
 *
 */
int32_t ringbuffer_get(struct ringbuffer *const rb, uint8_t *data)
{
    1d88:	b570      	push	{r4, r5, r6, lr}
    1d8a:	0004      	movs	r4, r0
    1d8c:	000d      	movs	r5, r1
	ASSERT(rb && data);
    1d8e:	2800      	cmp	r0, #0
    1d90:	d015      	beq.n	1dbe <ringbuffer_get+0x36>
    1d92:	0008      	movs	r0, r1
    1d94:	1e43      	subs	r3, r0, #1
    1d96:	4198      	sbcs	r0, r3
    1d98:	b2c0      	uxtb	r0, r0
    1d9a:	2240      	movs	r2, #64	; 0x40
    1d9c:	490a      	ldr	r1, [pc, #40]	; (1dc8 <ringbuffer_get+0x40>)
    1d9e:	4b0b      	ldr	r3, [pc, #44]	; (1dcc <ringbuffer_get+0x44>)
    1da0:	4798      	blx	r3

	if (rb->write_index != rb->read_index) {
    1da2:	68a3      	ldr	r3, [r4, #8]
    1da4:	68e2      	ldr	r2, [r4, #12]
    1da6:	429a      	cmp	r2, r3
    1da8:	d00b      	beq.n	1dc2 <ringbuffer_get+0x3a>
		*data = rb->buf[rb->read_index & rb->size];
    1daa:	6862      	ldr	r2, [r4, #4]
    1dac:	4013      	ands	r3, r2
    1dae:	6822      	ldr	r2, [r4, #0]
    1db0:	5cd3      	ldrb	r3, [r2, r3]
    1db2:	702b      	strb	r3, [r5, #0]
		rb->read_index++;
    1db4:	68a3      	ldr	r3, [r4, #8]
    1db6:	3301      	adds	r3, #1
    1db8:	60a3      	str	r3, [r4, #8]
		return ERR_NONE;
    1dba:	2000      	movs	r0, #0
	}

	return ERR_NOT_FOUND;
}
    1dbc:	bd70      	pop	{r4, r5, r6, pc}
    1dbe:	2000      	movs	r0, #0
    1dc0:	e7eb      	b.n	1d9a <ringbuffer_get+0x12>
	return ERR_NOT_FOUND;
    1dc2:	200a      	movs	r0, #10
    1dc4:	4240      	negs	r0, r0
    1dc6:	e7f9      	b.n	1dbc <ringbuffer_get+0x34>
    1dc8:	00003ddc 	.word	0x00003ddc
    1dcc:	00001c85 	.word	0x00001c85

00001dd0 <ringbuffer_put>:
/**
 * \brief Put one byte to ringbuffer
 *
 */
int32_t ringbuffer_put(struct ringbuffer *const rb, uint8_t data)
{
    1dd0:	b570      	push	{r4, r5, r6, lr}
    1dd2:	0004      	movs	r4, r0
    1dd4:	000d      	movs	r5, r1
	ASSERT(rb);
    1dd6:	1e43      	subs	r3, r0, #1
    1dd8:	4198      	sbcs	r0, r3
    1dda:	b2c0      	uxtb	r0, r0
    1ddc:	2251      	movs	r2, #81	; 0x51
    1dde:	490a      	ldr	r1, [pc, #40]	; (1e08 <ringbuffer_put+0x38>)
    1de0:	4b0a      	ldr	r3, [pc, #40]	; (1e0c <ringbuffer_put+0x3c>)
    1de2:	4798      	blx	r3

	rb->buf[rb->write_index & rb->size] = data;
    1de4:	6863      	ldr	r3, [r4, #4]
    1de6:	68e2      	ldr	r2, [r4, #12]
    1de8:	4013      	ands	r3, r2
    1dea:	6822      	ldr	r2, [r4, #0]
    1dec:	54d5      	strb	r5, [r2, r3]

	/*
	 * buffer full strategy: new data will overwrite the oldest data in
	 * the buffer
	 */
	if ((rb->write_index - rb->read_index) > rb->size) {
    1dee:	68e3      	ldr	r3, [r4, #12]
    1df0:	6861      	ldr	r1, [r4, #4]
    1df2:	68a2      	ldr	r2, [r4, #8]
    1df4:	1a9a      	subs	r2, r3, r2
    1df6:	428a      	cmp	r2, r1
    1df8:	d901      	bls.n	1dfe <ringbuffer_put+0x2e>
		rb->read_index = rb->write_index - rb->size;
    1dfa:	1a59      	subs	r1, r3, r1
    1dfc:	60a1      	str	r1, [r4, #8]
	}

	rb->write_index++;
    1dfe:	3301      	adds	r3, #1
    1e00:	60e3      	str	r3, [r4, #12]

	return ERR_NONE;
}
    1e02:	2000      	movs	r0, #0
    1e04:	bd70      	pop	{r4, r5, r6, pc}
    1e06:	46c0      	nop			; (mov r8, r8)
    1e08:	00003ddc 	.word	0x00003ddc
    1e0c:	00001c85 	.word	0x00001c85

00001e10 <ringbuffer_num>:

/**
 * \brief Return the element number of ringbuffer
 */
uint32_t ringbuffer_num(const struct ringbuffer *const rb)
{
    1e10:	b510      	push	{r4, lr}
    1e12:	0004      	movs	r4, r0
	ASSERT(rb);
    1e14:	1e43      	subs	r3, r0, #1
    1e16:	4198      	sbcs	r0, r3
    1e18:	b2c0      	uxtb	r0, r0
    1e1a:	2267      	movs	r2, #103	; 0x67
    1e1c:	4903      	ldr	r1, [pc, #12]	; (1e2c <ringbuffer_num+0x1c>)
    1e1e:	4b04      	ldr	r3, [pc, #16]	; (1e30 <ringbuffer_num+0x20>)
    1e20:	4798      	blx	r3

	return rb->write_index - rb->read_index;
    1e22:	68e0      	ldr	r0, [r4, #12]
    1e24:	68a3      	ldr	r3, [r4, #8]
    1e26:	1ac0      	subs	r0, r0, r3
}
    1e28:	bd10      	pop	{r4, pc}
    1e2a:	46c0      	nop			; (mov r8, r8)
    1e2c:	00003ddc 	.word	0x00003ddc
    1e30:	00001c85 	.word	0x00001c85

00001e34 <_sbrk>:

/**
 * \brief Replacement of C library of _sbrk
 */
extern caddr_t _sbrk(int incr)
{
    1e34:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *       prev_heap;

	if (heap == NULL) {
    1e36:	4a06      	ldr	r2, [pc, #24]	; (1e50 <_sbrk+0x1c>)
    1e38:	6812      	ldr	r2, [r2, #0]
    1e3a:	2a00      	cmp	r2, #0
    1e3c:	d004      	beq.n	1e48 <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    1e3e:	4a04      	ldr	r2, [pc, #16]	; (1e50 <_sbrk+0x1c>)
    1e40:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    1e42:	18c3      	adds	r3, r0, r3
    1e44:	6013      	str	r3, [r2, #0]

	return (caddr_t)prev_heap;
}
    1e46:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    1e48:	4902      	ldr	r1, [pc, #8]	; (1e54 <_sbrk+0x20>)
    1e4a:	4a01      	ldr	r2, [pc, #4]	; (1e50 <_sbrk+0x1c>)
    1e4c:	6011      	str	r1, [r2, #0]
    1e4e:	e7f6      	b.n	1e3e <_sbrk+0xa>
    1e50:	2000242c 	.word	0x2000242c
    1e54:	20004808 	.word	0x20004808

00001e58 <_can_async_init>:

/**
 * \brief Initialize CAN.
 */
int32_t _can_async_init(struct _can_async_device *const dev, void *const hw)
{
    1e58:	b5f0      	push	{r4, r5, r6, r7, lr}
	dev->hw = hw;
    1e5a:	6001      	str	r1, [r0, #0]
	((Can *)hw)->CCCR.reg |= CAN_CCCR_INIT;
    1e5c:	698b      	ldr	r3, [r1, #24]
    1e5e:	2201      	movs	r2, #1
    1e60:	4313      	orrs	r3, r2
    1e62:	618b      	str	r3, [r1, #24]
	hri_can_set_CCCR_INIT_bit(dev->hw);
	while (hri_can_get_CCCR_INIT_bit(dev->hw) == 0)
    1e64:	6802      	ldr	r2, [r0, #0]
	tmp = (tmp & CAN_CCCR_INIT) >> CAN_CCCR_INIT_Pos;
    1e66:	2401      	movs	r4, #1
	tmp = ((Can *)hw)->CCCR.reg;
    1e68:	6993      	ldr	r3, [r2, #24]
    1e6a:	421c      	tst	r4, r3
    1e6c:	d0fc      	beq.n	1e68 <_can_async_init+0x10>
	((Can *)hw)->CCCR.reg |= CAN_CCCR_CCE;
    1e6e:	6993      	ldr	r3, [r2, #24]
    1e70:	2402      	movs	r4, #2
    1e72:	4323      	orrs	r3, r4
    1e74:	6193      	str	r3, [r2, #24]
		;
	hri_can_set_CCCR_CCE_bit(dev->hw);

#ifdef CONF_CAN0_ENABLED
	if (hw == CAN0) {
    1e76:	4b35      	ldr	r3, [pc, #212]	; (1f4c <_can_async_init+0xf4>)
    1e78:	4299      	cmp	r1, r3
    1e7a:	d010      	beq.n	1e9e <_can_async_init+0x46>
		hri_can_write_ILE_reg(dev->hw, CAN_ILE_EINT0);
	}
#endif

	/* Disable CCE to prevent Configuration Change */
	hri_can_clear_CCCR_CCE_bit(dev->hw);
    1e7c:	6802      	ldr	r2, [r0, #0]
	((Can *)hw)->CCCR.reg &= ~CAN_CCCR_CCE;
    1e7e:	6993      	ldr	r3, [r2, #24]
    1e80:	2102      	movs	r1, #2
    1e82:	438b      	bics	r3, r1
    1e84:	6193      	str	r3, [r2, #24]
	hri_can_clear_CCCR_INIT_bit(dev->hw);
    1e86:	6802      	ldr	r2, [r0, #0]
	((Can *)hw)->CCCR.reg &= ~CAN_CCCR_INIT;
    1e88:	6993      	ldr	r3, [r2, #24]
    1e8a:	3901      	subs	r1, #1
    1e8c:	438b      	bics	r3, r1
    1e8e:	6193      	str	r3, [r2, #24]
	while (hri_can_get_CCCR_INIT_bit(dev->hw)) {
    1e90:	6801      	ldr	r1, [r0, #0]
	tmp = (tmp & CAN_CCCR_INIT) >> CAN_CCCR_INIT_Pos;
    1e92:	2201      	movs	r2, #1
	tmp = ((Can *)hw)->CCCR.reg;
    1e94:	698b      	ldr	r3, [r1, #24]
    1e96:	421a      	tst	r2, r3
    1e98:	d1fc      	bne.n	1e94 <_can_async_init+0x3c>
	};

	return ERR_NONE;
}
    1e9a:	2000      	movs	r0, #0
    1e9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		_can0_dev    = dev;
    1e9e:	4b2c      	ldr	r3, [pc, #176]	; (1f50 <_can_async_init+0xf8>)
    1ea0:	001a      	movs	r2, r3
    1ea2:	c201      	stmia	r2!, {r0}
		dev->context = (void *)&_can0_context;
    1ea4:	492b      	ldr	r1, [pc, #172]	; (1f54 <_can_async_init+0xfc>)
    1ea6:	6181      	str	r1, [r0, #24]
		hri_can_set_CCCR_reg(dev->hw, CONF_CAN0_CCCR_REG);
    1ea8:	6801      	ldr	r1, [r0, #0]
	((Can *)hw)->CCCR.reg |= mask;
    1eaa:	698c      	ldr	r4, [r1, #24]
    1eac:	618c      	str	r4, [r1, #24]
		hri_can_write_MRCFG_reg(dev->hw, CONF_CAN0_MRCFG_REG);
    1eae:	6801      	ldr	r1, [r0, #0]
	((Can *)hw)->MRCFG.reg = data;
    1eb0:	2440      	movs	r4, #64	; 0x40
    1eb2:	608c      	str	r4, [r1, #8]
		hri_can_write_NBTP_reg(dev->hw, CONF_CAN0_BTP_REG);
    1eb4:	6801      	ldr	r1, [r0, #0]
	((Can *)hw)->NBTP.reg = data;
    1eb6:	4c28      	ldr	r4, [pc, #160]	; (1f58 <_can_async_init+0x100>)
    1eb8:	61cc      	str	r4, [r1, #28]
		hri_can_write_DBTP_reg(dev->hw, CONF_CAN0_DBTP_REG);
    1eba:	6801      	ldr	r1, [r0, #0]
	((Can *)hw)->DBTP.reg = data;
    1ebc:	4c27      	ldr	r4, [pc, #156]	; (1f5c <_can_async_init+0x104>)
    1ebe:	60cc      	str	r4, [r1, #12]
		hri_can_write_RXF0C_reg(dev->hw, CONF_CAN0_RXF0C_REG | CAN_RXF0C_F0SA((uint32_t)can0_rx_fifo));
    1ec0:	4927      	ldr	r1, [pc, #156]	; (1f60 <_can_async_init+0x108>)
    1ec2:	0409      	lsls	r1, r1, #16
    1ec4:	0c09      	lsrs	r1, r1, #16
    1ec6:	4c27      	ldr	r4, [pc, #156]	; (1f64 <_can_async_init+0x10c>)
    1ec8:	4321      	orrs	r1, r4
	((Can *)hw)->RXF0C.reg = data;
    1eca:	24a0      	movs	r4, #160	; 0xa0
    1ecc:	6805      	ldr	r5, [r0, #0]
    1ece:	5129      	str	r1, [r5, r4]
}

static inline void hri_can_write_RXESC_reg(const void *const hw, hri_can_rxesc_reg_t data)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->RXESC.reg = data;
    1ed0:	2100      	movs	r1, #0
    1ed2:	341c      	adds	r4, #28
    1ed4:	6805      	ldr	r5, [r0, #0]
    1ed6:	5129      	str	r1, [r5, r4]
}

static inline void hri_can_write_TXESC_reg(const void *const hw, hri_can_txesc_reg_t data)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->TXESC.reg = data;
    1ed8:	340c      	adds	r4, #12
    1eda:	6805      	ldr	r5, [r0, #0]
    1edc:	5129      	str	r1, [r5, r4]
		hri_can_write_TXBC_reg(dev->hw, CONF_CAN0_TXBC_REG | CAN_TXBC_TBSA((uint32_t)can0_tx_fifo));
    1ede:	4c22      	ldr	r4, [pc, #136]	; (1f68 <_can_async_init+0x110>)
    1ee0:	0424      	lsls	r4, r4, #16
    1ee2:	0c24      	lsrs	r4, r4, #16
    1ee4:	2580      	movs	r5, #128	; 0x80
    1ee6:	04ad      	lsls	r5, r5, #18
    1ee8:	432c      	orrs	r4, r5
	((Can *)hw)->TXBC.reg = data;
    1eea:	25c0      	movs	r5, #192	; 0xc0
    1eec:	6806      	ldr	r6, [r0, #0]
    1eee:	5174      	str	r4, [r6, r5]
		hri_can_write_TXEFC_reg(dev->hw, CONF_CAN0_TXEFC_REG | CAN_TXEFC_EFSA((uint32_t)can0_tx_event_fifo));
    1ef0:	0412      	lsls	r2, r2, #16
    1ef2:	0c12      	lsrs	r2, r2, #16
    1ef4:	2480      	movs	r4, #128	; 0x80
    1ef6:	02a4      	lsls	r4, r4, #10
    1ef8:	4322      	orrs	r2, r4
}

static inline void hri_can_write_TXEFC_reg(const void *const hw, hri_can_txefc_reg_t data)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->TXEFC.reg = data;
    1efa:	3530      	adds	r5, #48	; 0x30
    1efc:	6806      	ldr	r6, [r0, #0]
    1efe:	5172      	str	r2, [r6, r5]
	((Can *)hw)->GFC.reg = data;
    1f00:	3d70      	subs	r5, #112	; 0x70
    1f02:	2228      	movs	r2, #40	; 0x28
    1f04:	6806      	ldr	r6, [r0, #0]
    1f06:	5172      	str	r2, [r6, r5]
		hri_can_write_SIDFC_reg(dev->hw, CONF_CAN0_SIDFC_REG | CAN_SIDFC_FLSSA((uint32_t)can0_rx_std_filter));
    1f08:	001a      	movs	r2, r3
    1f0a:	3214      	adds	r2, #20
    1f0c:	0412      	lsls	r2, r2, #16
    1f0e:	0c12      	lsrs	r2, r2, #16
    1f10:	4322      	orrs	r2, r4
	((Can *)hw)->SIDFC.reg = data;
    1f12:	2684      	movs	r6, #132	; 0x84
    1f14:	6807      	ldr	r7, [r0, #0]
    1f16:	51ba      	str	r2, [r7, r6]
		hri_can_write_XIDFC_reg(dev->hw, CONF_CAN0_XIDFC_REG | CAN_XIDFC_FLESA((uint32_t)can0_rx_ext_filter));
    1f18:	331c      	adds	r3, #28
    1f1a:	041b      	lsls	r3, r3, #16
    1f1c:	0c1b      	lsrs	r3, r3, #16
    1f1e:	4323      	orrs	r3, r4
	((Can *)hw)->XIDFC.reg = data;
    1f20:	2288      	movs	r2, #136	; 0x88
    1f22:	6804      	ldr	r4, [r0, #0]
    1f24:	50a3      	str	r3, [r4, r2]
	((Can *)hw)->XIDAM.reg = data;
    1f26:	2390      	movs	r3, #144	; 0x90
    1f28:	6802      	ldr	r2, [r0, #0]
    1f2a:	50d1      	str	r1, [r2, r3]
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    1f2c:	4b0f      	ldr	r3, [pc, #60]	; (1f6c <_can_async_init+0x114>)
    1f2e:	2280      	movs	r2, #128	; 0x80
    1f30:	0212      	lsls	r2, r2, #8
    1f32:	515a      	str	r2, [r3, r5]
  __ASM volatile ("dsb 0xF":::"memory");
    1f34:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1f38:	f3bf 8f6f 	isb	sy
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    1f3c:	3181      	adds	r1, #129	; 0x81
    1f3e:	31ff      	adds	r1, #255	; 0xff
    1f40:	505a      	str	r2, [r3, r1]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    1f42:	601a      	str	r2, [r3, #0]
		hri_can_write_ILE_reg(dev->hw, CAN_ILE_EINT0);
    1f44:	6803      	ldr	r3, [r0, #0]
	((Can *)hw)->ILE.reg = data;
    1f46:	2201      	movs	r2, #1
    1f48:	65da      	str	r2, [r3, #92]	; 0x5c
    1f4a:	e797      	b.n	1e7c <_can_async_init+0x24>
    1f4c:	42001c00 	.word	0x42001c00
    1f50:	20002430 	.word	0x20002430
    1f54:	20000000 	.word	0x20000000
    1f58:	06030a03 	.word	0x06030a03
    1f5c:	00000a33 	.word	0x00000a33
    1f60:	20002638 	.word	0x20002638
    1f64:	80020000 	.word	0x80020000
    1f68:	20002658 	.word	0x20002658
    1f6c:	e000e100 	.word	0xe000e100

00001f70 <_can_async_enable>:
/**
 * \brief Enable CAN
 */
int32_t _can_async_enable(struct _can_async_device *const dev)
{
	hri_can_clear_CCCR_INIT_bit(dev->hw);
    1f70:	6802      	ldr	r2, [r0, #0]
	((Can *)hw)->CCCR.reg &= ~CAN_CCCR_INIT;
    1f72:	6993      	ldr	r3, [r2, #24]
    1f74:	2101      	movs	r1, #1
    1f76:	438b      	bics	r3, r1
    1f78:	6193      	str	r3, [r2, #24]
	return ERR_NONE;
}
    1f7a:	2000      	movs	r0, #0
    1f7c:	4770      	bx	lr

00001f7e <_can_async_disable>:
/**
 * \brief Disable CAN
 */
int32_t _can_async_disable(struct _can_async_device *const dev)
{
	hri_can_set_CCCR_INIT_bit(dev->hw);
    1f7e:	6802      	ldr	r2, [r0, #0]
	((Can *)hw)->CCCR.reg |= CAN_CCCR_INIT;
    1f80:	6993      	ldr	r3, [r2, #24]
    1f82:	2101      	movs	r1, #1
    1f84:	430b      	orrs	r3, r1
    1f86:	6193      	str	r3, [r2, #24]
	return ERR_NONE;
}
    1f88:	2000      	movs	r0, #0
    1f8a:	4770      	bx	lr

00001f8c <_can_async_read>:

/**
 * \brief Read a CAN message
 */
int32_t _can_async_read(struct _can_async_device *const dev, struct can_message *msg)
{
    1f8c:	b5f0      	push	{r4, r5, r6, r7, lr}
    1f8e:	b085      	sub	sp, #20
	struct _can_rx_fifo_entry *f = NULL;

	if (!hri_can_read_RXF0S_F0FL_bf(dev->hw)) {
    1f90:	6803      	ldr	r3, [r0, #0]
	return (((Can *)hw)->RXF0S.reg & CAN_RXF0S_F0FL_Msk) >> CAN_RXF0S_F0FL_Pos;
    1f92:	22a4      	movs	r2, #164	; 0xa4
    1f94:	589a      	ldr	r2, [r3, r2]
    1f96:	0652      	lsls	r2, r2, #25
    1f98:	d038      	beq.n	200c <STACK_SIZE+0xc>
		return ERR_NOT_FOUND;
	}

#ifdef CONF_CAN0_ENABLED
	if (dev->hw == CAN0) {
    1f9a:	4a1f      	ldr	r2, [pc, #124]	; (2018 <STACK_SIZE+0x18>)
    1f9c:	4293      	cmp	r3, r2
    1f9e:	d002      	beq.n	1fa6 <_can_async_read+0x1a>
		f = (struct _can_rx_fifo_entry *)(can1_rx_fifo + hri_can_read_RXF0S_F0GI_bf(dev->hw) * CONF_CAN1_F0DS);
	}
#endif

	if (f == NULL) {
		return ERR_NO_RESOURCE;
    1fa0:	201c      	movs	r0, #28
    1fa2:	4240      	negs	r0, r0
    1fa4:	e026      	b.n	1ff4 <_can_async_read+0x68>
	return (((Can *)hw)->RXF0S.reg & CAN_RXF0S_F0GI_Msk) >> CAN_RXF0S_F0GI_Pos;
    1fa6:	23a4      	movs	r3, #164	; 0xa4
    1fa8:	58d3      	ldr	r3, [r2, r3]
    1faa:	049b      	lsls	r3, r3, #18
    1fac:	0e9b      	lsrs	r3, r3, #26
		f = (struct _can_rx_fifo_entry *)(can0_rx_fifo + hri_can_read_RXF0S_F0GI_bf(dev->hw) * CONF_CAN0_F0DS);
    1fae:	011b      	lsls	r3, r3, #4
    1fb0:	4a1a      	ldr	r2, [pc, #104]	; (201c <STACK_SIZE+0x1c>)
    1fb2:	189b      	adds	r3, r3, r2
	if (f == NULL) {
    1fb4:	2b00      	cmp	r3, #0
    1fb6:	d02c      	beq.n	2012 <STACK_SIZE+0x12>
	}

	if (f->R0.bit.XTD == 1) {
    1fb8:	681a      	ldr	r2, [r3, #0]
    1fba:	0052      	lsls	r2, r2, #1
    1fbc:	d41c      	bmi.n	1ff8 <_can_async_read+0x6c>
		msg->fmt = CAN_FMT_EXTID;
		msg->id  = f->R0.bit.ID;
	} else {
		msg->fmt = CAN_FMT_STDID;
    1fbe:	2200      	movs	r2, #0
    1fc0:	734a      	strb	r2, [r1, #13]
		/* A standard identifier is stored into ID[28:18] */
		msg->id = f->R0.bit.ID >> 18;
    1fc2:	681a      	ldr	r2, [r3, #0]
    1fc4:	00d2      	lsls	r2, r2, #3
    1fc6:	0d52      	lsrs	r2, r2, #21
    1fc8:	600a      	str	r2, [r1, #0]
	}

	if (f->R0.bit.RTR == 1) {
    1fca:	681a      	ldr	r2, [r3, #0]
    1fcc:	0092      	lsls	r2, r2, #2
    1fce:	d41a      	bmi.n	2006 <STACK_SIZE+0x6>
		msg->type = CAN_TYPE_REMOTE;
	}

	const uint8_t dlc2len[] = {0, 1, 2, 3, 4, 5, 6, 7, 8, 12, 16, 20, 24, 32, 48, 64};
    1fd0:	4668      	mov	r0, sp
    1fd2:	4a13      	ldr	r2, [pc, #76]	; (2020 <STACK_SIZE+0x20>)
    1fd4:	466c      	mov	r4, sp
    1fd6:	cae0      	ldmia	r2!, {r5, r6, r7}
    1fd8:	c4e0      	stmia	r4!, {r5, r6, r7}
    1fda:	6812      	ldr	r2, [r2, #0]
    1fdc:	6022      	str	r2, [r4, #0]
	msg->len                = dlc2len[f->R1.bit.DLC];
    1fde:	685a      	ldr	r2, [r3, #4]
    1fe0:	0312      	lsls	r2, r2, #12
    1fe2:	0f12      	lsrs	r2, r2, #28
    1fe4:	5c82      	ldrb	r2, [r0, r2]
    1fe6:	730a      	strb	r2, [r1, #12]

	memcpy(msg->data, f->data, msg->len);
    1fe8:	6888      	ldr	r0, [r1, #8]
    1fea:	3308      	adds	r3, #8
    1fec:	0019      	movs	r1, r3
    1fee:	4b0d      	ldr	r3, [pc, #52]	; (2024 <STACK_SIZE+0x24>)
    1ff0:	4798      	blx	r3
	return ERR_NONE;
    1ff2:	2000      	movs	r0, #0
}
    1ff4:	b005      	add	sp, #20
    1ff6:	bdf0      	pop	{r4, r5, r6, r7, pc}
		msg->fmt = CAN_FMT_EXTID;
    1ff8:	2201      	movs	r2, #1
    1ffa:	734a      	strb	r2, [r1, #13]
		msg->id  = f->R0.bit.ID;
    1ffc:	681a      	ldr	r2, [r3, #0]
    1ffe:	00d2      	lsls	r2, r2, #3
    2000:	08d2      	lsrs	r2, r2, #3
    2002:	600a      	str	r2, [r1, #0]
    2004:	e7e1      	b.n	1fca <_can_async_read+0x3e>
		msg->type = CAN_TYPE_REMOTE;
    2006:	2201      	movs	r2, #1
    2008:	710a      	strb	r2, [r1, #4]
    200a:	e7e1      	b.n	1fd0 <_can_async_read+0x44>
		return ERR_NOT_FOUND;
    200c:	200a      	movs	r0, #10
    200e:	4240      	negs	r0, r0
    2010:	e7f0      	b.n	1ff4 <_can_async_read+0x68>
		return ERR_NO_RESOURCE;
    2012:	201c      	movs	r0, #28
    2014:	4240      	negs	r0, r0
    2016:	e7ed      	b.n	1ff4 <_can_async_read+0x68>
    2018:	42001c00 	.word	0x42001c00
    201c:	20002638 	.word	0x20002638
    2020:	00003e00 	.word	0x00003e00
    2024:	00003089 	.word	0x00003089

00002028 <_can_async_write>:

/**
 * \brief Write a CAN message
 */
int32_t _can_async_write(struct _can_async_device *const dev, struct can_message *msg)
{
    2028:	b570      	push	{r4, r5, r6, lr}
    202a:	0004      	movs	r4, r0
	struct _can_tx_fifo_entry *f = NULL;
	if (hri_can_get_TXFQS_TFQF_bit(dev->hw)) {
    202c:	6803      	ldr	r3, [r0, #0]
	return (((Can *)hw)->TXFQS.reg & CAN_TXFQS_TFQF) >> CAN_TXFQS_TFQF_Pos;
    202e:	22c4      	movs	r2, #196	; 0xc4
    2030:	589a      	ldr	r2, [r3, r2]
    2032:	0292      	lsls	r2, r2, #10
    2034:	d500      	bpl.n	2038 <_can_async_write+0x10>
    2036:	e07d      	b.n	2134 <_can_async_write+0x10c>
		return ERR_NO_RESOURCE;
	}
#ifdef CONF_CAN0_ENABLED
	if (dev->hw == CAN0) {
    2038:	4a41      	ldr	r2, [pc, #260]	; (2140 <_can_async_write+0x118>)
    203a:	4293      	cmp	r3, r2
    203c:	d002      	beq.n	2044 <_can_async_write+0x1c>
	if (dev->hw == CAN1) {
		f = (struct _can_tx_fifo_entry *)(can1_tx_fifo + hri_can_read_TXFQS_TFQPI_bf(dev->hw) * CONF_CAN1_TBDS);
	}
#endif
	if (f == NULL) {
		return ERR_NO_RESOURCE;
    203e:	201c      	movs	r0, #28
    2040:	4240      	negs	r0, r0
    2042:	e02a      	b.n	209a <_can_async_write+0x72>
	return (((Can *)hw)->TXFQS.reg & CAN_TXFQS_TFQPI_Msk) >> CAN_TXFQS_TFQPI_Pos;
    2044:	23c4      	movs	r3, #196	; 0xc4
    2046:	58d0      	ldr	r0, [r2, r3]
    2048:	02c0      	lsls	r0, r0, #11
    204a:	0ec0      	lsrs	r0, r0, #27
		f = (struct _can_tx_fifo_entry *)(can0_tx_fifo + hri_can_read_TXFQS_TFQPI_bf(dev->hw) * CONF_CAN0_TBDS);
    204c:	0100      	lsls	r0, r0, #4
    204e:	4b3d      	ldr	r3, [pc, #244]	; (2144 <_can_async_write+0x11c>)
    2050:	18c0      	adds	r0, r0, r3
	if (f == NULL) {
    2052:	2800      	cmp	r0, #0
    2054:	d100      	bne.n	2058 <_can_async_write+0x30>
    2056:	e070      	b.n	213a <_can_async_write+0x112>
	}

	if (msg->fmt == CAN_FMT_EXTID) {
    2058:	7b4b      	ldrb	r3, [r1, #13]
    205a:	2b01      	cmp	r3, #1
    205c:	d01e      	beq.n	209c <_can_async_write+0x74>
		f->R0.val     = msg->id;
		f->R0.bit.XTD = 1;
	} else {
		/* A standard identifier is stored into ID[28:18] */
		f->R0.val = msg->id << 18;
    205e:	680b      	ldr	r3, [r1, #0]
    2060:	049b      	lsls	r3, r3, #18
    2062:	6003      	str	r3, [r0, #0]
	}

	if (msg->len <= 8) {
    2064:	7b0b      	ldrb	r3, [r1, #12]
    2066:	2b08      	cmp	r3, #8
    2068:	d820      	bhi.n	20ac <_can_async_write+0x84>
		f->R1.bit.DLC = msg->len;
    206a:	6842      	ldr	r2, [r0, #4]
    206c:	250f      	movs	r5, #15
    206e:	401d      	ands	r5, r3
    2070:	042d      	lsls	r5, r5, #16
    2072:	4b35      	ldr	r3, [pc, #212]	; (2148 <_can_async_write+0x120>)
    2074:	4013      	ands	r3, r2
    2076:	432b      	orrs	r3, r5
    2078:	6043      	str	r3, [r0, #4]
		f->R1.bit.DLC = 0xE;
	} else if (msg->len <= 64) {
		f->R1.bit.DLC = 0xF;
	}

	memcpy(f->data, msg->data, msg->len);
    207a:	3008      	adds	r0, #8
    207c:	7b0a      	ldrb	r2, [r1, #12]
    207e:	6889      	ldr	r1, [r1, #8]
    2080:	4b32      	ldr	r3, [pc, #200]	; (214c <_can_async_write+0x124>)
    2082:	4798      	blx	r3

	hri_can_write_TXBAR_reg(dev->hw, 1 << hri_can_read_TXFQS_TFQPI_bf(dev->hw));
    2084:	6821      	ldr	r1, [r4, #0]
    2086:	23c4      	movs	r3, #196	; 0xc4
    2088:	58cb      	ldr	r3, [r1, r3]
    208a:	02db      	lsls	r3, r3, #11
    208c:	0edb      	lsrs	r3, r3, #27
    208e:	2201      	movs	r2, #1
    2090:	409a      	lsls	r2, r3
    2092:	0013      	movs	r3, r2
	((Can *)hw)->TXBAR.reg = data;
    2094:	22d0      	movs	r2, #208	; 0xd0
    2096:	508b      	str	r3, [r1, r2]
	return ERR_NONE;
    2098:	2000      	movs	r0, #0
}
    209a:	bd70      	pop	{r4, r5, r6, pc}
		f->R0.val     = msg->id;
    209c:	680b      	ldr	r3, [r1, #0]
    209e:	6003      	str	r3, [r0, #0]
		f->R0.bit.XTD = 1;
    20a0:	6802      	ldr	r2, [r0, #0]
    20a2:	2380      	movs	r3, #128	; 0x80
    20a4:	05db      	lsls	r3, r3, #23
    20a6:	4313      	orrs	r3, r2
    20a8:	6003      	str	r3, [r0, #0]
    20aa:	e7db      	b.n	2064 <_can_async_write+0x3c>
	} else if (msg->len <= 12) {
    20ac:	2b0c      	cmp	r3, #12
    20ae:	d807      	bhi.n	20c0 <_can_async_write+0x98>
		f->R1.bit.DLC = 0x9;
    20b0:	6843      	ldr	r3, [r0, #4]
    20b2:	4a25      	ldr	r2, [pc, #148]	; (2148 <_can_async_write+0x120>)
    20b4:	401a      	ands	r2, r3
    20b6:	2390      	movs	r3, #144	; 0x90
    20b8:	031b      	lsls	r3, r3, #12
    20ba:	4313      	orrs	r3, r2
    20bc:	6043      	str	r3, [r0, #4]
    20be:	e7dc      	b.n	207a <_can_async_write+0x52>
	} else if (msg->len <= 16) {
    20c0:	2b10      	cmp	r3, #16
    20c2:	d807      	bhi.n	20d4 <_can_async_write+0xac>
		f->R1.bit.DLC = 0xA;
    20c4:	6843      	ldr	r3, [r0, #4]
    20c6:	4a20      	ldr	r2, [pc, #128]	; (2148 <_can_async_write+0x120>)
    20c8:	401a      	ands	r2, r3
    20ca:	23a0      	movs	r3, #160	; 0xa0
    20cc:	031b      	lsls	r3, r3, #12
    20ce:	4313      	orrs	r3, r2
    20d0:	6043      	str	r3, [r0, #4]
    20d2:	e7d2      	b.n	207a <_can_async_write+0x52>
	} else if (msg->len <= 20) {
    20d4:	2b14      	cmp	r3, #20
    20d6:	d807      	bhi.n	20e8 <_can_async_write+0xc0>
		f->R1.bit.DLC = 0xB;
    20d8:	6843      	ldr	r3, [r0, #4]
    20da:	4a1b      	ldr	r2, [pc, #108]	; (2148 <_can_async_write+0x120>)
    20dc:	401a      	ands	r2, r3
    20de:	23b0      	movs	r3, #176	; 0xb0
    20e0:	031b      	lsls	r3, r3, #12
    20e2:	4313      	orrs	r3, r2
    20e4:	6043      	str	r3, [r0, #4]
    20e6:	e7c8      	b.n	207a <_can_async_write+0x52>
	} else if (msg->len <= 24) {
    20e8:	2b18      	cmp	r3, #24
    20ea:	d807      	bhi.n	20fc <_can_async_write+0xd4>
		f->R1.bit.DLC = 0xC;
    20ec:	6843      	ldr	r3, [r0, #4]
    20ee:	4a16      	ldr	r2, [pc, #88]	; (2148 <_can_async_write+0x120>)
    20f0:	401a      	ands	r2, r3
    20f2:	23c0      	movs	r3, #192	; 0xc0
    20f4:	031b      	lsls	r3, r3, #12
    20f6:	4313      	orrs	r3, r2
    20f8:	6043      	str	r3, [r0, #4]
    20fa:	e7be      	b.n	207a <_can_async_write+0x52>
	} else if (msg->len <= 32) {
    20fc:	2b20      	cmp	r3, #32
    20fe:	d807      	bhi.n	2110 <_can_async_write+0xe8>
		f->R1.bit.DLC = 0xD;
    2100:	6843      	ldr	r3, [r0, #4]
    2102:	4a11      	ldr	r2, [pc, #68]	; (2148 <_can_async_write+0x120>)
    2104:	401a      	ands	r2, r3
    2106:	23d0      	movs	r3, #208	; 0xd0
    2108:	031b      	lsls	r3, r3, #12
    210a:	4313      	orrs	r3, r2
    210c:	6043      	str	r3, [r0, #4]
    210e:	e7b4      	b.n	207a <_can_async_write+0x52>
	} else if (msg->len <= 48) {
    2110:	2b30      	cmp	r3, #48	; 0x30
    2112:	d807      	bhi.n	2124 <_can_async_write+0xfc>
		f->R1.bit.DLC = 0xE;
    2114:	6843      	ldr	r3, [r0, #4]
    2116:	4a0c      	ldr	r2, [pc, #48]	; (2148 <_can_async_write+0x120>)
    2118:	401a      	ands	r2, r3
    211a:	23e0      	movs	r3, #224	; 0xe0
    211c:	031b      	lsls	r3, r3, #12
    211e:	4313      	orrs	r3, r2
    2120:	6043      	str	r3, [r0, #4]
    2122:	e7aa      	b.n	207a <_can_async_write+0x52>
	} else if (msg->len <= 64) {
    2124:	2b40      	cmp	r3, #64	; 0x40
    2126:	d8a8      	bhi.n	207a <_can_async_write+0x52>
		f->R1.bit.DLC = 0xF;
    2128:	6842      	ldr	r2, [r0, #4]
    212a:	23f0      	movs	r3, #240	; 0xf0
    212c:	031b      	lsls	r3, r3, #12
    212e:	4313      	orrs	r3, r2
    2130:	6043      	str	r3, [r0, #4]
    2132:	e7a2      	b.n	207a <_can_async_write+0x52>
		return ERR_NO_RESOURCE;
    2134:	201c      	movs	r0, #28
    2136:	4240      	negs	r0, r0
    2138:	e7af      	b.n	209a <_can_async_write+0x72>
		return ERR_NO_RESOURCE;
    213a:	201c      	movs	r0, #28
    213c:	4240      	negs	r0, r0
    213e:	e7ac      	b.n	209a <_can_async_write+0x72>
    2140:	42001c00 	.word	0x42001c00
    2144:	20002658 	.word	0x20002658
    2148:	fff0ffff 	.word	0xfff0ffff
    214c:	00003089 	.word	0x00003089

00002150 <_can_async_set_irq_state>:

/**
 * \brief Set CAN Interrupt State
 */
void _can_async_set_irq_state(struct _can_async_device *const dev, enum can_async_callback_type type, bool state)
{
    2150:	b510      	push	{r4, lr}
	uint32_t ie;

	if (type == CAN_ASYNC_RX_CB) {
    2152:	2900      	cmp	r1, #0
    2154:	d009      	beq.n	216a <_can_async_set_irq_state+0x1a>
		hri_can_write_IE_RF0NE_bit(dev->hw, state);
	} else if (type == CAN_ASYNC_TX_CB) {
    2156:	2901      	cmp	r1, #1
    2158:	d00e      	beq.n	2178 <_can_async_set_irq_state+0x28>
		hri_can_write_IE_TCE_bit(dev->hw, state);
		hri_can_write_TXBTIE_reg(dev->hw, CAN_TXBTIE_MASK);
	} else if (type == CAN_ASYNC_IRQ_CB) {
    215a:	2902      	cmp	r1, #2
    215c:	d10b      	bne.n	2176 <_can_async_set_irq_state+0x26>
		ie = hri_can_get_IE_reg(dev->hw, CAN_IE_RF0NE | CAN_IE_TCE);
    215e:	6802      	ldr	r2, [r0, #0]
	tmp = ((Can *)hw)->IE.reg;
    2160:	6d53      	ldr	r3, [r2, #84]	; 0x54
	tmp &= mask;
    2162:	490c      	ldr	r1, [pc, #48]	; (2194 <_can_async_set_irq_state+0x44>)
    2164:	400b      	ands	r3, r1
	((Can *)hw)->IE.reg = data;
    2166:	6553      	str	r3, [r2, #84]	; 0x54
		hri_can_write_IE_reg(dev->hw, ie | CONF_CAN0_IE_REG);
	}

	return;
    2168:	e005      	b.n	2176 <_can_async_set_irq_state+0x26>
		hri_can_write_IE_RF0NE_bit(dev->hw, state);
    216a:	6801      	ldr	r1, [r0, #0]
	tmp = ((Can *)hw)->IE.reg;
    216c:	6d4b      	ldr	r3, [r1, #84]	; 0x54
	tmp &= ~CAN_IE_RF0NE;
    216e:	2001      	movs	r0, #1
    2170:	4383      	bics	r3, r0
	tmp |= value << CAN_IE_RF0NE_Pos;
    2172:	431a      	orrs	r2, r3
	((Can *)hw)->IE.reg = tmp;
    2174:	654a      	str	r2, [r1, #84]	; 0x54
}
    2176:	bd10      	pop	{r4, pc}
		hri_can_write_IE_TCE_bit(dev->hw, state);
    2178:	6801      	ldr	r1, [r0, #0]
	tmp = ((Can *)hw)->IE.reg;
    217a:	6d4b      	ldr	r3, [r1, #84]	; 0x54
	tmp &= ~CAN_IE_TCE;
    217c:	4c06      	ldr	r4, [pc, #24]	; (2198 <_can_async_set_irq_state+0x48>)
    217e:	4023      	ands	r3, r4
	tmp |= value << CAN_IE_TCE_Pos;
    2180:	0252      	lsls	r2, r2, #9
    2182:	431a      	orrs	r2, r3
	((Can *)hw)->IE.reg = tmp;
    2184:	654a      	str	r2, [r1, #84]	; 0x54
		hri_can_write_TXBTIE_reg(dev->hw, CAN_TXBTIE_MASK);
    2186:	6802      	ldr	r2, [r0, #0]
	((Can *)hw)->TXBTIE.reg = data;
    2188:	2101      	movs	r1, #1
    218a:	4249      	negs	r1, r1
    218c:	23e0      	movs	r3, #224	; 0xe0
    218e:	50d1      	str	r1, [r2, r3]
    2190:	e7f1      	b.n	2176 <_can_async_set_irq_state+0x26>
    2192:	46c0      	nop			; (mov r8, r8)
    2194:	00000201 	.word	0x00000201
    2198:	fffffdff 	.word	0xfffffdff

0000219c <_can_async_set_filter>:
                              struct can_filter *filter)
{
	struct _can_standard_message_filter_element *sf;
	struct _can_extended_message_filter_element *ef;

	sf = &((struct _can_context *)dev->context)->rx_std_filter[index];
    219c:	6980      	ldr	r0, [r0, #24]
	ef = &((struct _can_context *)dev->context)->rx_ext_filter[index];

	if (fmt == CAN_FMT_STDID) {
    219e:	2a00      	cmp	r2, #0
    21a0:	d120      	bne.n	21e4 <_can_async_set_filter+0x48>
	sf = &((struct _can_context *)dev->context)->rx_std_filter[index];
    21a2:	0089      	lsls	r1, r1, #2
    21a4:	68c2      	ldr	r2, [r0, #12]
    21a6:	1851      	adds	r1, r2, r1
		if (filter == NULL) {
    21a8:	2b00      	cmp	r3, #0
    21aa:	d019      	beq.n	21e0 <_can_async_set_filter+0x44>
			sf->S0.val = 0;
			return ERR_NONE;
		}
		sf->S0.val       = filter->mask;
    21ac:	685a      	ldr	r2, [r3, #4]
    21ae:	600a      	str	r2, [r1, #0]
		sf->S0.bit.SFID1 = filter->id;
    21b0:	681a      	ldr	r2, [r3, #0]
    21b2:	680b      	ldr	r3, [r1, #0]
    21b4:	0552      	lsls	r2, r2, #21
    21b6:	0952      	lsrs	r2, r2, #5
    21b8:	4818      	ldr	r0, [pc, #96]	; (221c <_can_async_set_filter+0x80>)
    21ba:	4003      	ands	r3, r0
    21bc:	4313      	orrs	r3, r2
    21be:	600b      	str	r3, [r1, #0]
		sf->S0.bit.SFT   = _CAN_SFT_CLASSIC;
    21c0:	680b      	ldr	r3, [r1, #0]
    21c2:	009b      	lsls	r3, r3, #2
    21c4:	089b      	lsrs	r3, r3, #2
    21c6:	2280      	movs	r2, #128	; 0x80
    21c8:	0612      	lsls	r2, r2, #24
    21ca:	4313      	orrs	r3, r2
    21cc:	600b      	str	r3, [r1, #0]
		sf->S0.bit.SFEC  = _CAN_SFEC_STF0M;
    21ce:	680b      	ldr	r3, [r1, #0]
    21d0:	4a13      	ldr	r2, [pc, #76]	; (2220 <_can_async_set_filter+0x84>)
    21d2:	401a      	ands	r2, r3
    21d4:	2380      	movs	r3, #128	; 0x80
    21d6:	051b      	lsls	r3, r3, #20
    21d8:	4313      	orrs	r3, r2
    21da:	600b      	str	r3, [r1, #0]
		ef->F1.val      = filter->mask;
		ef->F1.bit.EFT  = _CAN_EFT_CLASSIC;
	}

	return ERR_NONE;
}
    21dc:	2000      	movs	r0, #0
    21de:	4770      	bx	lr
			sf->S0.val = 0;
    21e0:	600b      	str	r3, [r1, #0]
			return ERR_NONE;
    21e2:	e7fb      	b.n	21dc <_can_async_set_filter+0x40>
	} else if (fmt == CAN_FMT_EXTID) {
    21e4:	2a01      	cmp	r2, #1
    21e6:	d1f9      	bne.n	21dc <_can_async_set_filter+0x40>
	ef = &((struct _can_context *)dev->context)->rx_ext_filter[index];
    21e8:	00c9      	lsls	r1, r1, #3
    21ea:	6902      	ldr	r2, [r0, #16]
    21ec:	1851      	adds	r1, r2, r1
		if (filter == NULL) {
    21ee:	2b00      	cmp	r3, #0
    21f0:	d012      	beq.n	2218 <_can_async_set_filter+0x7c>
		ef->F0.val      = filter->id;
    21f2:	681a      	ldr	r2, [r3, #0]
    21f4:	600a      	str	r2, [r1, #0]
		ef->F0.bit.EFEC = _CAN_EFEC_STF0M;
    21f6:	680a      	ldr	r2, [r1, #0]
    21f8:	00d2      	lsls	r2, r2, #3
    21fa:	08d2      	lsrs	r2, r2, #3
    21fc:	2080      	movs	r0, #128	; 0x80
    21fe:	0580      	lsls	r0, r0, #22
    2200:	4302      	orrs	r2, r0
    2202:	600a      	str	r2, [r1, #0]
		ef->F1.val      = filter->mask;
    2204:	685b      	ldr	r3, [r3, #4]
    2206:	604b      	str	r3, [r1, #4]
		ef->F1.bit.EFT  = _CAN_EFT_CLASSIC;
    2208:	684b      	ldr	r3, [r1, #4]
    220a:	009b      	lsls	r3, r3, #2
    220c:	089b      	lsrs	r3, r3, #2
    220e:	2280      	movs	r2, #128	; 0x80
    2210:	0612      	lsls	r2, r2, #24
    2212:	4313      	orrs	r3, r2
    2214:	604b      	str	r3, [r1, #4]
    2216:	e7e1      	b.n	21dc <_can_async_set_filter+0x40>
			ef->F0.val = 0;
    2218:	600b      	str	r3, [r1, #0]
			return ERR_NONE;
    221a:	e7df      	b.n	21dc <_can_async_set_filter+0x40>
    221c:	f800ffff 	.word	0xf800ffff
    2220:	c7ffffff 	.word	0xc7ffffff

00002224 <CAN0_Handler>:

/*
 * \brief CAN interrupt handler
 */
void CAN0_Handler(void)
{
    2224:	b570      	push	{r4, r5, r6, lr}
	struct _can_async_device *dev = _can0_dev;
    2226:	4b19      	ldr	r3, [pc, #100]	; (228c <CAN0_Handler+0x68>)
    2228:	681d      	ldr	r5, [r3, #0]
	uint32_t                  ir;
	ir = hri_can_read_IR_reg(dev->hw);
    222a:	682b      	ldr	r3, [r5, #0]
	return ((Can *)hw)->IR.reg;
    222c:	6d1c      	ldr	r4, [r3, #80]	; 0x50

	if (ir & CAN_IR_RF0N) {
    222e:	07e3      	lsls	r3, r4, #31
    2230:	d414      	bmi.n	225c <CAN0_Handler+0x38>
		dev->cb.rx_done(dev);
	}

	if (ir & CAN_IR_TC) {
    2232:	05a3      	lsls	r3, r4, #22
    2234:	d416      	bmi.n	2264 <CAN0_Handler+0x40>
		dev->cb.tx_done(dev);
	}

	if (ir & CAN_IR_BO) {
    2236:	01a3      	lsls	r3, r4, #6
    2238:	d418      	bmi.n	226c <CAN0_Handler+0x48>
		dev->cb.irq_handler(dev, CAN_IRQ_BO);
	}

	if (ir & CAN_IR_EW) {
    223a:	01e3      	lsls	r3, r4, #7
    223c:	d41b      	bmi.n	2276 <CAN0_Handler+0x52>
		dev->cb.irq_handler(dev, CAN_IRQ_EW);
	}

	if (ir & CAN_IR_EP) {
    223e:	0223      	lsls	r3, r4, #8
    2240:	d507      	bpl.n	2252 <CAN0_Handler+0x2e>
		dev->cb.irq_handler(dev, hri_can_get_PSR_EP_bit(dev->hw) ? CAN_IRQ_EP : CAN_IRQ_EA);
    2242:	682b      	ldr	r3, [r5, #0]
	return (((Can *)hw)->PSR.reg & CAN_PSR_EP) >> CAN_PSR_EP_Pos;
    2244:	6c59      	ldr	r1, [r3, #68]	; 0x44
    2246:	0689      	lsls	r1, r1, #26
    2248:	0fc9      	lsrs	r1, r1, #31
    224a:	3101      	adds	r1, #1
    224c:	0028      	movs	r0, r5
    224e:	68eb      	ldr	r3, [r5, #12]
    2250:	4798      	blx	r3
	}

	if (ir & CAN_IR_RF0L) {
    2252:	0723      	lsls	r3, r4, #28
    2254:	d414      	bmi.n	2280 <CAN0_Handler+0x5c>
		dev->cb.irq_handler(dev, CAN_IRQ_DO);
	}

	hri_can_write_IR_reg(dev->hw, ir);
    2256:	682b      	ldr	r3, [r5, #0]
	((Can *)hw)->IR.reg = data;
    2258:	651c      	str	r4, [r3, #80]	; 0x50
}
    225a:	bd70      	pop	{r4, r5, r6, pc}
		dev->cb.rx_done(dev);
    225c:	0028      	movs	r0, r5
    225e:	68ab      	ldr	r3, [r5, #8]
    2260:	4798      	blx	r3
    2262:	e7e6      	b.n	2232 <CAN0_Handler+0xe>
		dev->cb.tx_done(dev);
    2264:	0028      	movs	r0, r5
    2266:	686b      	ldr	r3, [r5, #4]
    2268:	4798      	blx	r3
    226a:	e7e4      	b.n	2236 <CAN0_Handler+0x12>
		dev->cb.irq_handler(dev, CAN_IRQ_BO);
    226c:	2103      	movs	r1, #3
    226e:	0028      	movs	r0, r5
    2270:	68eb      	ldr	r3, [r5, #12]
    2272:	4798      	blx	r3
    2274:	e7e1      	b.n	223a <CAN0_Handler+0x16>
		dev->cb.irq_handler(dev, CAN_IRQ_EW);
    2276:	2100      	movs	r1, #0
    2278:	0028      	movs	r0, r5
    227a:	68eb      	ldr	r3, [r5, #12]
    227c:	4798      	blx	r3
    227e:	e7de      	b.n	223e <CAN0_Handler+0x1a>
		dev->cb.irq_handler(dev, CAN_IRQ_DO);
    2280:	2104      	movs	r1, #4
    2282:	0028      	movs	r0, r5
    2284:	68eb      	ldr	r3, [r5, #12]
    2286:	4798      	blx	r3
    2288:	e7e5      	b.n	2256 <CAN0_Handler+0x32>
    228a:	46c0      	nop			; (mov r8, r8)
    228c:	20002430 	.word	0x20002430

00002290 <_reset_mcu>:
  __ASM volatile ("dsb 0xF":::"memory");
    2290:	f3bf 8f4f 	dsb	sy
 */
__STATIC_INLINE void NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
    2294:	4a03      	ldr	r2, [pc, #12]	; (22a4 <_reset_mcu+0x14>)
    2296:	4b04      	ldr	r3, [pc, #16]	; (22a8 <_reset_mcu+0x18>)
    2298:	60da      	str	r2, [r3, #12]
    229a:	f3bf 8f4f 	dsb	sy
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    229e:	46c0      	nop			; (mov r8, r8)
    22a0:	e7fd      	b.n	229e <_reset_mcu+0xe>
    22a2:	46c0      	nop			; (mov r8, r8)
    22a4:	05fa0004 	.word	0x05fa0004
    22a8:	e000ed00 	.word	0xe000ed00

000022ac <_go_to_sleep>:
    22ac:	f3bf 8f4f 	dsb	sy
 * \brief Put MCU to sleep
 */
void _go_to_sleep(void)
{
	__DSB();
	__WFI();
    22b0:	bf30      	wfi
}
    22b2:	4770      	bx	lr

000022b4 <_irq_set>:
  if ((int32_t)(IRQn) >= 0)
    22b4:	b243      	sxtb	r3, r0
    22b6:	2b00      	cmp	r3, #0
    22b8:	db07      	blt.n	22ca <_irq_set+0x16>
    NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    22ba:	231f      	movs	r3, #31
    22bc:	4018      	ands	r0, r3
    22be:	3b1e      	subs	r3, #30
    22c0:	4083      	lsls	r3, r0
    22c2:	2280      	movs	r2, #128	; 0x80
    22c4:	0052      	lsls	r2, r2, #1
    22c6:	4901      	ldr	r1, [pc, #4]	; (22cc <_irq_set+0x18>)
    22c8:	508b      	str	r3, [r1, r2]
 * \brief Set the given IRQ
 */
void _irq_set(uint8_t n)
{
	NVIC_SetPendingIRQ((IRQn_Type)n);
}
    22ca:	4770      	bx	lr
    22cc:	e000e100 	.word	0xe000e100

000022d0 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
    22d0:	b510      	push	{r4, lr}
}

static inline void hri_nvmctrl_set_CTRLB_RWS_bf(const void *const hw, hri_nvmctrl_ctrlb_reg_t mask)
{
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLB.reg |= NVMCTRL_CTRLB_RWS(mask);
    22d2:	4b0c      	ldr	r3, [pc, #48]	; (2304 <_init_chip+0x34>)
    22d4:	685a      	ldr	r2, [r3, #4]
    22d6:	605a      	str	r2, [r3, #4]
	hri_nvmctrl_set_CTRLB_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);

	_osc32kctrl_init_sources();
    22d8:	4b0b      	ldr	r3, [pc, #44]	; (2308 <_init_chip+0x38>)
    22da:	4798      	blx	r3
	_oscctrl_init_sources();
    22dc:	4b0b      	ldr	r3, [pc, #44]	; (230c <_init_chip+0x3c>)
    22de:	4798      	blx	r3
	_mclk_init();
    22e0:	4b0b      	ldr	r3, [pc, #44]	; (2310 <_init_chip+0x40>)
    22e2:	4798      	blx	r3
#if _GCLK_INIT_1ST
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
#endif
	_oscctrl_init_referenced_generators();
    22e4:	4b0b      	ldr	r3, [pc, #44]	; (2314 <_init_chip+0x44>)
    22e6:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_LAST);
    22e8:	20ff      	movs	r0, #255	; 0xff
    22ea:	4b0b      	ldr	r3, [pc, #44]	; (2318 <_init_chip+0x48>)
    22ec:	4798      	blx	r3

	_div_init();
    22ee:	4b0b      	ldr	r3, [pc, #44]	; (231c <_init_chip+0x4c>)
    22f0:	4798      	blx	r3
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_DMAC;
    22f2:	4a0b      	ldr	r2, [pc, #44]	; (2320 <_init_chip+0x50>)
    22f4:	6913      	ldr	r3, [r2, #16]
    22f6:	2180      	movs	r1, #128	; 0x80
    22f8:	430b      	orrs	r3, r1
    22fa:	6113      	str	r3, [r2, #16]

#if CONF_DMAC_ENABLE
	hri_mclk_set_AHBMASK_DMAC_bit(MCLK);
	_dma_init();
    22fc:	4b09      	ldr	r3, [pc, #36]	; (2324 <_init_chip+0x54>)
    22fe:	4798      	blx	r3
#endif
}
    2300:	bd10      	pop	{r4, pc}
    2302:	46c0      	nop			; (mov r8, r8)
    2304:	41004000 	.word	0x41004000
    2308:	00002695 	.word	0x00002695
    230c:	000026a1 	.word	0x000026a1
    2310:	00002689 	.word	0x00002689
    2314:	000026d5 	.word	0x000026d5
    2318:	00002629 	.word	0x00002629
    231c:	00002329 	.word	0x00002329
    2320:	40000800 	.word	0x40000800
    2324:	000023a5 	.word	0x000023a5

00002328 <_div_init>:

static inline void hri_divas_write_CTRLA_DLZ_bit(const void *const hw, bool value)
{
	uint8_t tmp;
	DIVAS_CRITICAL_SECTION_ENTER();
	tmp = ((Divas *)hw)->CTRLA.reg;
    2328:	2290      	movs	r2, #144	; 0x90
    232a:	05d2      	lsls	r2, r2, #23
    232c:	7813      	ldrb	r3, [r2, #0]
	tmp &= ~DIVAS_CTRLA_DLZ;
    232e:	2102      	movs	r1, #2
    2330:	438b      	bics	r3, r1
	tmp |= value << DIVAS_CTRLA_DLZ_Pos;
	((Divas *)hw)->CTRLA.reg = tmp;
    2332:	7013      	strb	r3, [r2, #0]
 * \brief Initialize hardware for division operation
 */
void _div_init(void)
{
	hri_divas_write_CTRLA_DLZ_bit(DIVAS, CONF_DIVAS_DLZ);
}
    2334:	4770      	bx	lr

00002336 <__aeabi_uidiv>:

/**
 * \brief Do unsigned division
 */
uint32_t __aeabi_uidiv(uint32_t numerator, uint32_t denominator)
{
    2336:	b510      	push	{r4, lr}
    2338:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    233a:	f3ef 8310 	mrs	r3, PRIMASK
	uint32_t res;
	_DIVAS_CRITICAL_ENTER();
    233e:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    2340:	b672      	cpsid	i
	DIVAS->CTRLA.bit.SIGNED = s;
    2342:	2390      	movs	r3, #144	; 0x90
    2344:	05db      	lsls	r3, r3, #23
    2346:	781a      	ldrb	r2, [r3, #0]
    2348:	2401      	movs	r4, #1
    234a:	43a2      	bics	r2, r4
    234c:	701a      	strb	r2, [r3, #0]
	DIVAS->DIVIDEND.reg     = n;
    234e:	6098      	str	r0, [r3, #8]
	DIVAS->DIVISOR.reg      = d;
    2350:	60d9      	str	r1, [r3, #12]
	while (DIVAS->STATUS.bit.BUSY) {
    2352:	001a      	movs	r2, r3
    2354:	7913      	ldrb	r3, [r2, #4]
    2356:	07db      	lsls	r3, r3, #31
    2358:	d4fc      	bmi.n	2354 <__aeabi_uidiv+0x1e>
	_divas_div(0, numerator, denominator);
	res = _divas_result32();
    235a:	2390      	movs	r3, #144	; 0x90
    235c:	05db      	lsls	r3, r3, #23
    235e:	6918      	ldr	r0, [r3, #16]
	_DIVAS_CRITICAL_LEAVE();
    2360:	9b01      	ldr	r3, [sp, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
    2362:	f383 8810 	msr	PRIMASK, r3
	return res;
}
    2366:	b002      	add	sp, #8
    2368:	bd10      	pop	{r4, pc}
	...

0000236c <__aeabi_uidivmod>:

/**
 * \brief Do unsigned division, return result and remainder
 */
uint64_t __aeabi_uidivmod(unsigned numerator, unsigned denominator)
{
    236c:	b510      	push	{r4, lr}
    236e:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    2370:	f3ef 8310 	mrs	r3, PRIMASK
	uint64_t res;
	_DIVAS_CRITICAL_ENTER();
    2374:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    2376:	b672      	cpsid	i
	DIVAS->CTRLA.bit.SIGNED = s;
    2378:	2390      	movs	r3, #144	; 0x90
    237a:	05db      	lsls	r3, r3, #23
    237c:	781a      	ldrb	r2, [r3, #0]
    237e:	2401      	movs	r4, #1
    2380:	43a2      	bics	r2, r4
    2382:	701a      	strb	r2, [r3, #0]
	DIVAS->DIVIDEND.reg     = n;
    2384:	6098      	str	r0, [r3, #8]
	DIVAS->DIVISOR.reg      = d;
    2386:	60d9      	str	r1, [r3, #12]
	while (DIVAS->STATUS.bit.BUSY) {
    2388:	001a      	movs	r2, r3
    238a:	7913      	ldrb	r3, [r2, #4]
    238c:	07db      	lsls	r3, r3, #31
    238e:	d4fc      	bmi.n	238a <__aeabi_uidivmod+0x1e>
	_divas_div(0, numerator, denominator);
	res = _divas_result64();
    2390:	4b03      	ldr	r3, [pc, #12]	; (23a0 <__aeabi_uidivmod+0x34>)
    2392:	6818      	ldr	r0, [r3, #0]
    2394:	6859      	ldr	r1, [r3, #4]
	_DIVAS_CRITICAL_LEAVE();
    2396:	9b01      	ldr	r3, [sp, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
    2398:	f383 8810 	msr	PRIMASK, r3
	return res;
}
    239c:	b002      	add	sp, #8
    239e:	bd10      	pop	{r4, pc}
    23a0:	48000010 	.word	0x48000010

000023a4 <_dma_init>:

/**
 * \brief Initialize DMAC
 */
int32_t _dma_init(void)
{
    23a4:	b5f0      	push	{r4, r5, r6, r7, lr}
}

static inline void hri_dmac_clear_CTRL_DMAENABLE_bit(const void *const hw)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->CTRL.reg &= ~DMAC_CTRL_DMAENABLE;
    23a6:	4b25      	ldr	r3, [pc, #148]	; (243c <_dma_init+0x98>)
    23a8:	881a      	ldrh	r2, [r3, #0]
    23aa:	2102      	movs	r1, #2
    23ac:	438a      	bics	r2, r1
    23ae:	801a      	strh	r2, [r3, #0]
}

static inline void hri_dmac_clear_CTRL_CRCENABLE_bit(const void *const hw)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->CTRL.reg &= ~DMAC_CTRL_CRCENABLE;
    23b0:	881a      	ldrh	r2, [r3, #0]
    23b2:	3102      	adds	r1, #2
    23b4:	438a      	bics	r2, r1
    23b6:	801a      	strh	r2, [r3, #0]
}

static inline void hri_dmac_set_CHCTRLA_SWRST_bit(const void *const hw)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->CHCTRLA.reg |= DMAC_CHCTRLA_SWRST;
    23b8:	313c      	adds	r1, #60	; 0x3c
    23ba:	5c5a      	ldrb	r2, [r3, r1]
    23bc:	2001      	movs	r0, #1
    23be:	4302      	orrs	r2, r0
    23c0:	545a      	strb	r2, [r3, r1]
	((Dmac *)hw)->CTRL.reg = data;
    23c2:	22f0      	movs	r2, #240	; 0xf0
    23c4:	0112      	lsls	r2, r2, #4
    23c6:	801a      	strh	r2, [r3, #0]
	tmp = ((Dmac *)hw)->DBGCTRL.reg;
    23c8:	7b5a      	ldrb	r2, [r3, #13]
	tmp &= ~DMAC_DBGCTRL_DBGRUN;
    23ca:	393f      	subs	r1, #63	; 0x3f
    23cc:	438a      	bics	r2, r1
	((Dmac *)hw)->DBGCTRL.reg = tmp;
    23ce:	735a      	strb	r2, [r3, #13]
	((Dmac *)hw)->QOSCTRL.reg = data;
    23d0:	2200      	movs	r2, #0
    23d2:	739a      	strb	r2, [r3, #14]
	((Dmac *)hw)->PRICTRL0.reg = data;
    23d4:	615a      	str	r2, [r3, #20]
	    DMAC,
	    DMAC_PRICTRL0_LVLPRI0(CONF_DMAC_LVLPRI0) | DMAC_PRICTRL0_LVLPRI1(CONF_DMAC_LVLPRI1)
	        | DMAC_PRICTRL0_LVLPRI2(CONF_DMAC_LVLPRI2) | DMAC_PRICTRL0_LVLPRI3(CONF_DMAC_LVLPRI3)
	        | (CONF_DMAC_RRLVLEN0 << DMAC_PRICTRL0_RRLVLEN0_Pos) | (CONF_DMAC_RRLVLEN1 << DMAC_PRICTRL0_RRLVLEN1_Pos)
	        | (CONF_DMAC_RRLVLEN2 << DMAC_PRICTRL0_RRLVLEN2_Pos) | (CONF_DMAC_RRLVLEN3 << DMAC_PRICTRL0_RRLVLEN3_Pos));
	hri_dmac_write_BASEADDR_reg(DMAC, (uint32_t)_descriptor_section);
    23d6:	4a1a      	ldr	r2, [pc, #104]	; (2440 <_dma_init+0x9c>)
	((Dmac *)hw)->BASEADDR.reg = data;
    23d8:	635a      	str	r2, [r3, #52]	; 0x34
	hri_dmac_write_WRBADDR_reg(DMAC, (uint32_t)_write_back_section);
    23da:	4a1a      	ldr	r2, [pc, #104]	; (2444 <_dma_init+0xa0>)
	((Dmac *)hw)->WRBADDR.reg = data;
    23dc:	639a      	str	r2, [r3, #56]	; 0x38
    23de:	491a      	ldr	r1, [pc, #104]	; (2448 <_dma_init+0xa4>)
    23e0:	2200      	movs	r2, #0
	((Dmac *)hw)->CHID.reg = data;
    23e2:	0018      	movs	r0, r3
    23e4:	233f      	movs	r3, #63	; 0x3f
    23e6:	469c      	mov	ip, r3

static inline void hri_dmac_write_CHCTRLA_RUNSTDBY_bit(const void *const hw, bool value)
{
	uint8_t tmp;
	DMAC_CRITICAL_SECTION_ENTER();
	tmp = ((Dmac *)hw)->CHCTRLA.reg;
    23e8:	2540      	movs	r5, #64	; 0x40

	for (; i < DMAC_CH_NUM; i++) {
		hri_dmac_write_CHID_reg(DMAC, i);

		hri_dmac_write_CHCTRLA_RUNSTDBY_bit(DMAC, _cfgs[i].ctrla & DMAC_CHCTRLA_RUNSTDBY);
    23ea:	2701      	movs	r7, #1
}

static inline void hri_dmacdescriptor_write_BTCTRL_reg(const void *const hw, hri_dmacdescriptor_btctrl_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((DmacDescriptor *)hw)->BTCTRL.reg = data;
    23ec:	4e14      	ldr	r6, [pc, #80]	; (2440 <_dma_init+0x9c>)
    23ee:	b2d3      	uxtb	r3, r2
	((Dmac *)hw)->CHID.reg = data;
    23f0:	4664      	mov	r4, ip
    23f2:	5503      	strb	r3, [r0, r4]
	tmp = ((Dmac *)hw)->CHCTRLA.reg;
    23f4:	5d44      	ldrb	r4, [r0, r5]
    23f6:	780b      	ldrb	r3, [r1, #0]
    23f8:	099b      	lsrs	r3, r3, #6
    23fa:	403b      	ands	r3, r7
	tmp |= value << DMAC_CHCTRLA_RUNSTDBY_Pos;
    23fc:	019b      	lsls	r3, r3, #6
	tmp &= ~DMAC_CHCTRLA_RUNSTDBY;
    23fe:	43ac      	bics	r4, r5
	tmp |= value << DMAC_CHCTRLA_RUNSTDBY_Pos;
    2400:	4323      	orrs	r3, r4
	((Dmac *)hw)->CHCTRLA.reg = tmp;
    2402:	5543      	strb	r3, [r0, r5]
	((Dmac *)hw)->CHCTRLB.reg = data;
    2404:	684b      	ldr	r3, [r1, #4]
    2406:	6443      	str	r3, [r0, #68]	; 0x44

		hri_dmac_write_CHCTRLB_reg(DMAC, _cfgs[i].ctrlb);
		hri_dmacdescriptor_write_BTCTRL_reg(&_descriptor_section[i], _cfgs[i].btctrl);
    2408:	890c      	ldrh	r4, [r1, #8]
	((DmacDescriptor *)hw)->BTCTRL.reg = data;
    240a:	0113      	lsls	r3, r2, #4
    240c:	539c      	strh	r4, [r3, r6]
    240e:	3201      	adds	r2, #1
    2410:	310c      	adds	r1, #12
	for (; i < DMAC_CH_NUM; i++) {
    2412:	2a0c      	cmp	r2, #12
    2414:	d1eb      	bne.n	23ee <_dma_init+0x4a>
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2416:	4a0d      	ldr	r2, [pc, #52]	; (244c <_dma_init+0xa8>)
    2418:	2380      	movs	r3, #128	; 0x80
    241a:	50d3      	str	r3, [r2, r3]
  __ASM volatile ("dsb 0xF":::"memory");
    241c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2420:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2424:	21c0      	movs	r1, #192	; 0xc0
    2426:	0049      	lsls	r1, r1, #1
    2428:	5053      	str	r3, [r2, r1]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    242a:	6013      	str	r3, [r2, #0]
	((Dmac *)hw)->CTRL.reg |= DMAC_CTRL_DMAENABLE;
    242c:	4a03      	ldr	r2, [pc, #12]	; (243c <_dma_init+0x98>)
    242e:	8813      	ldrh	r3, [r2, #0]
    2430:	397f      	subs	r1, #127	; 0x7f
    2432:	39ff      	subs	r1, #255	; 0xff
    2434:	430b      	orrs	r3, r1
    2436:	8013      	strh	r3, [r2, #0]
	NVIC_EnableIRQ(DMAC_IRQn);

	hri_dmac_set_CTRL_DMAENABLE_bit(DMAC);

	return ERR_NONE;
}
    2438:	2000      	movs	r0, #0
    243a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    243c:	41006000 	.word	0x41006000
    2440:	20002680 	.word	0x20002680
    2444:	20002740 	.word	0x20002740
    2448:	00003e10 	.word	0x00003e10
    244c:	e000e100 	.word	0xe000e100

00002450 <DMAC_Handler>:

/**
 * \brief DMAC interrupt handler
 */
void DMAC_Handler(void)
{
    2450:	b510      	push	{r4, lr}
	tmp = ((Dmac *)hw)->INTPEND.reg;
    2452:	4a13      	ldr	r2, [pc, #76]	; (24a0 <DMAC_Handler+0x50>)
    2454:	8c11      	ldrh	r1, [r2, #32]
	uint8_t               channel      = hri_dmac_read_INTPEND_ID_bf(DMAC);
    2456:	230f      	movs	r3, #15
    2458:	400b      	ands	r3, r1
	struct _dma_resource *tmp_resource = &_resources[channel];
    245a:	0058      	lsls	r0, r3, #1
    245c:	18c0      	adds	r0, r0, r3
    245e:	0080      	lsls	r0, r0, #2
    2460:	4910      	ldr	r1, [pc, #64]	; (24a4 <DMAC_Handler+0x54>)
    2462:	1808      	adds	r0, r1, r0
	((Dmac *)hw)->CHID.reg = data;
    2464:	213f      	movs	r1, #63	; 0x3f
    2466:	5453      	strb	r3, [r2, r1]
	return (((Dmac *)hw)->CHINTFLAG.reg & DMAC_CHINTFLAG_TERR) >> DMAC_CHINTFLAG_TERR_Pos;
    2468:	310f      	adds	r1, #15
    246a:	5c52      	ldrb	r2, [r2, r1]
	if (hri_dmac_get_CHINTFLAG_TERR_bit(DMAC)) {
    246c:	07d2      	lsls	r2, r2, #31
    246e:	d405      	bmi.n	247c <DMAC_Handler+0x2c>
	return (((Dmac *)hw)->CHINTFLAG.reg & DMAC_CHINTFLAG_TCMPL) >> DMAC_CHINTFLAG_TCMPL_Pos;
    2470:	224e      	movs	r2, #78	; 0x4e
    2472:	490b      	ldr	r1, [pc, #44]	; (24a0 <DMAC_Handler+0x50>)
    2474:	5c8a      	ldrb	r2, [r1, r2]
	} else if (hri_dmac_get_CHINTFLAG_TCMPL_bit(DMAC)) {
    2476:	0792      	lsls	r2, r2, #30
    2478:	d407      	bmi.n	248a <DMAC_Handler+0x3a>
	_dmac_handler();
}
    247a:	bd10      	pop	{r4, pc}
	((Dmac *)hw)->CHINTFLAG.reg = DMAC_CHINTFLAG_TERR;
    247c:	2401      	movs	r4, #1
    247e:	224e      	movs	r2, #78	; 0x4e
    2480:	4907      	ldr	r1, [pc, #28]	; (24a0 <DMAC_Handler+0x50>)
    2482:	548c      	strb	r4, [r1, r2]
		tmp_resource->dma_cb.error(tmp_resource);
    2484:	6843      	ldr	r3, [r0, #4]
    2486:	4798      	blx	r3
    2488:	e7f7      	b.n	247a <DMAC_Handler+0x2a>
	((Dmac *)hw)->CHINTFLAG.reg = DMAC_CHINTFLAG_TCMPL;
    248a:	2402      	movs	r4, #2
    248c:	224e      	movs	r2, #78	; 0x4e
    248e:	548c      	strb	r4, [r1, r2]
		tmp_resource->dma_cb.transfer_done(tmp_resource);
    2490:	005a      	lsls	r2, r3, #1
    2492:	18d3      	adds	r3, r2, r3
    2494:	009b      	lsls	r3, r3, #2
    2496:	4a03      	ldr	r2, [pc, #12]	; (24a4 <DMAC_Handler+0x54>)
    2498:	589b      	ldr	r3, [r3, r2]
    249a:	4798      	blx	r3
}
    249c:	e7ed      	b.n	247a <DMAC_Handler+0x2a>
    249e:	46c0      	nop			; (mov r8, r8)
    24a0:	41006000 	.word	0x41006000
    24a4:	2000245c 	.word	0x2000245c

000024a8 <_ext_irq_init>:
	};
}

static inline bool hri_eic_is_syncing(const void *const hw, hri_eic_syncbusy_reg_t reg)
{
	return ((Eic *)hw)->SYNCBUSY.reg & reg;
    24a8:	4b2a      	ldr	r3, [pc, #168]	; (2554 <_ext_irq_init+0xac>)
    24aa:	685b      	ldr	r3, [r3, #4]
/**
 * \brief Initialize external interrupt module
 */
int32_t _ext_irq_init(void (*cb)(const uint32_t pin))
{
	if (!hri_eic_is_syncing(EIC, EIC_SYNCBUSY_SWRST)) {
    24ac:	07db      	lsls	r3, r3, #31
    24ae:	d41f      	bmi.n	24f0 <_ext_irq_init+0x48>
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    24b0:	4928      	ldr	r1, [pc, #160]	; (2554 <_ext_irq_init+0xac>)
    24b2:	2203      	movs	r2, #3
    24b4:	684b      	ldr	r3, [r1, #4]
    24b6:	421a      	tst	r2, r3
    24b8:	d1fc      	bne.n	24b4 <_ext_irq_init+0xc>

static inline hri_eic_ctrla_reg_t hri_eic_get_CTRLA_reg(const void *const hw, hri_eic_ctrla_reg_t mask)
{
	uint8_t tmp;
	hri_eic_wait_for_sync(hw, EIC_SYNCBUSY_MASK);
	tmp = ((Eic *)hw)->CTRLA.reg;
    24ba:	4b26      	ldr	r3, [pc, #152]	; (2554 <_ext_irq_init+0xac>)
    24bc:	781b      	ldrb	r3, [r3, #0]
		if (hri_eic_get_CTRLA_reg(EIC, EIC_CTRLA_ENABLE)) {
    24be:	079b      	lsls	r3, r3, #30
    24c0:	d50e      	bpl.n	24e0 <_ext_irq_init+0x38>
	((Eic *)hw)->CTRLA.reg &= ~EIC_CTRLA_ENABLE;
    24c2:	4a24      	ldr	r2, [pc, #144]	; (2554 <_ext_irq_init+0xac>)
    24c4:	7813      	ldrb	r3, [r2, #0]
    24c6:	2102      	movs	r1, #2
    24c8:	438b      	bics	r3, r1
    24ca:	7013      	strb	r3, [r2, #0]
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    24cc:	0011      	movs	r1, r2
    24ce:	2203      	movs	r2, #3
    24d0:	684b      	ldr	r3, [r1, #4]
    24d2:	421a      	tst	r2, r3
    24d4:	d1fc      	bne.n	24d0 <_ext_irq_init+0x28>
    24d6:	491f      	ldr	r1, [pc, #124]	; (2554 <_ext_irq_init+0xac>)
    24d8:	2202      	movs	r2, #2
    24da:	684b      	ldr	r3, [r1, #4]
    24dc:	421a      	tst	r2, r3
    24de:	d1fc      	bne.n	24da <_ext_irq_init+0x32>
}

static inline void hri_eic_write_CTRLA_reg(const void *const hw, hri_eic_ctrla_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->CTRLA.reg = data;
    24e0:	2201      	movs	r2, #1
    24e2:	4b1c      	ldr	r3, [pc, #112]	; (2554 <_ext_irq_init+0xac>)
    24e4:	701a      	strb	r2, [r3, #0]
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    24e6:	0019      	movs	r1, r3
    24e8:	3202      	adds	r2, #2
    24ea:	684b      	ldr	r3, [r1, #4]
    24ec:	421a      	tst	r2, r3
    24ee:	d1fc      	bne.n	24ea <_ext_irq_init+0x42>
    24f0:	4918      	ldr	r1, [pc, #96]	; (2554 <_ext_irq_init+0xac>)
    24f2:	2201      	movs	r2, #1
    24f4:	684b      	ldr	r3, [r1, #4]
    24f6:	421a      	tst	r2, r3
    24f8:	d1fc      	bne.n	24f4 <_ext_irq_init+0x4c>
	tmp = ((Eic *)hw)->CTRLA.reg;
    24fa:	4a16      	ldr	r2, [pc, #88]	; (2554 <_ext_irq_init+0xac>)
    24fc:	7813      	ldrb	r3, [r2, #0]
	tmp &= ~EIC_CTRLA_CKSEL;
    24fe:	2110      	movs	r1, #16
    2500:	438b      	bics	r3, r1
	((Eic *)hw)->CTRLA.reg = tmp;
    2502:	7013      	strb	r3, [r2, #0]
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    2504:	0011      	movs	r1, r2
    2506:	2203      	movs	r2, #3
    2508:	684b      	ldr	r3, [r1, #4]
    250a:	421a      	tst	r2, r3
    250c:	d1fc      	bne.n	2508 <_ext_irq_init+0x60>
}

static inline void hri_eic_write_NMICTRL_reg(const void *const hw, hri_eic_nmictrl_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->NMICTRL.reg = data;
    250e:	4b11      	ldr	r3, [pc, #68]	; (2554 <_ext_irq_init+0xac>)
    2510:	2200      	movs	r2, #0
    2512:	705a      	strb	r2, [r3, #1]
}

static inline void hri_eic_write_EVCTRL_reg(const void *const hw, hri_eic_evctrl_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->EVCTRL.reg = data;
    2514:	609a      	str	r2, [r3, #8]
}

static inline void hri_eic_write_ASYNCH_reg(const void *const hw, hri_eic_asynch_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->ASYNCH.reg = data;
    2516:	619a      	str	r2, [r3, #24]
}

static inline void hri_eic_write_CONFIG_reg(const void *const hw, uint8_t index, hri_eic_config_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->CONFIG[index].reg = data;
    2518:	61da      	str	r2, [r3, #28]
    251a:	22a0      	movs	r2, #160	; 0xa0
    251c:	0412      	lsls	r2, r2, #16
    251e:	621a      	str	r2, [r3, #32]
	((Eic *)hw)->CTRLA.reg |= EIC_CTRLA_ENABLE;
    2520:	781a      	ldrb	r2, [r3, #0]
    2522:	2102      	movs	r1, #2
    2524:	430a      	orrs	r2, r1
    2526:	701a      	strb	r2, [r3, #0]
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    2528:	0019      	movs	r1, r3
    252a:	2203      	movs	r2, #3
    252c:	684b      	ldr	r3, [r1, #4]
    252e:	421a      	tst	r2, r3
    2530:	d1fc      	bne.n	252c <_ext_irq_init+0x84>
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2532:	4b09      	ldr	r3, [pc, #36]	; (2558 <_ext_irq_init+0xb0>)
    2534:	2208      	movs	r2, #8
    2536:	2180      	movs	r1, #128	; 0x80
    2538:	505a      	str	r2, [r3, r1]
  __ASM volatile ("dsb 0xF":::"memory");
    253a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    253e:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2542:	3101      	adds	r1, #1
    2544:	31ff      	adds	r1, #255	; 0xff
    2546:	505a      	str	r2, [r3, r1]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2548:	601a      	str	r2, [r3, #0]
	hri_eic_set_CTRLA_ENABLE_bit(EIC);
	NVIC_DisableIRQ(EIC_IRQn);
	NVIC_ClearPendingIRQ(EIC_IRQn);
	NVIC_EnableIRQ(EIC_IRQn);

	callback = cb;
    254a:	4b04      	ldr	r3, [pc, #16]	; (255c <_ext_irq_init+0xb4>)
    254c:	6018      	str	r0, [r3, #0]

	return ERR_NONE;
}
    254e:	2000      	movs	r0, #0
    2550:	4770      	bx	lr
    2552:	46c0      	nop			; (mov r8, r8)
    2554:	40002800 	.word	0x40002800
    2558:	e000e100 	.word	0xe000e100
    255c:	200024ec 	.word	0x200024ec

00002560 <_ext_irq_enable>:
		hri_eic_clear_INTEN_reg(EIC, 1ul << extint);
		hri_eic_clear_INTFLAG_reg(EIC, 1ul << extint);
	}

	return ERR_NONE;
}
    2560:	2001      	movs	r0, #1
    2562:	4240      	negs	r0, r0
    2564:	4770      	bx	lr
	...

00002568 <EIC_Handler>:

/**
 * \brief EIC interrupt handler
 */
void EIC_Handler(void)
{
    2568:	b5f0      	push	{r4, r5, r6, r7, lr}
    256a:	46d6      	mov	lr, sl
    256c:	4647      	mov	r7, r8
    256e:	b580      	push	{r7, lr}
    2570:	b085      	sub	sp, #20
	return ((Eic *)hw)->INTFLAG.reg;
    2572:	4b27      	ldr	r3, [pc, #156]	; (2610 <EIC_Handler+0xa8>)
    2574:	695a      	ldr	r2, [r3, #20]
	volatile uint32_t flags = hri_eic_read_INTFLAG_reg(EIC);
    2576:	9203      	str	r2, [sp, #12]
	hri_eic_clear_INTFLAG_reg(EIC, flags);
    2578:	9a03      	ldr	r2, [sp, #12]
	((Eic *)hw)->INTFLAG.reg = mask;
    257a:	615a      	str	r2, [r3, #20]
	ASSERT(callback);
    257c:	4b25      	ldr	r3, [pc, #148]	; (2614 <EIC_Handler+0xac>)
    257e:	6818      	ldr	r0, [r3, #0]
    2580:	1e43      	subs	r3, r0, #1
    2582:	4198      	sbcs	r0, r3
    2584:	b2c0      	uxtb	r0, r0
    2586:	22da      	movs	r2, #218	; 0xda
    2588:	4923      	ldr	r1, [pc, #140]	; (2618 <EIC_Handler+0xb0>)
    258a:	4b24      	ldr	r3, [pc, #144]	; (261c <EIC_Handler+0xb4>)
    258c:	4798      	blx	r3
	while (flags) {
    258e:	9b03      	ldr	r3, [sp, #12]
    2590:	2b00      	cmp	r3, #0
    2592:	d037      	beq.n	2604 <EIC_Handler+0x9c>
		pos = ffs(flags) - 1;
    2594:	4b22      	ldr	r3, [pc, #136]	; (2620 <EIC_Handler+0xb8>)
    2596:	469a      	mov	sl, r3
				if (_map[middle].extint == pos) {
    2598:	24ff      	movs	r4, #255	; 0xff
    259a:	4f22      	ldr	r7, [pc, #136]	; (2624 <EIC_Handler+0xbc>)
    259c:	9401      	str	r4, [sp, #4]
			pos = ffs(flags) - 1;
    259e:	4698      	mov	r8, r3
    25a0:	e028      	b.n	25f4 <EIC_Handler+0x8c>
					upper = middle - 1;
    25a2:	3e01      	subs	r6, #1
    25a4:	b2f2      	uxtb	r2, r6
			while (upper >= lower) {
    25a6:	4291      	cmp	r1, r2
    25a8:	d80c      	bhi.n	25c4 <EIC_Handler+0x5c>
				middle = (upper + lower) >> 1;
    25aa:	1853      	adds	r3, r2, r1
    25ac:	105b      	asrs	r3, r3, #1
    25ae:	b2de      	uxtb	r6, r3
				if (_map[middle].extint == pos) {
    25b0:	4023      	ands	r3, r4
    25b2:	00db      	lsls	r3, r3, #3
    25b4:	5ddb      	ldrb	r3, [r3, r7]
    25b6:	4283      	cmp	r3, r0
    25b8:	d004      	beq.n	25c4 <EIC_Handler+0x5c>
				if (_map[middle].extint < pos) {
    25ba:	4298      	cmp	r0, r3
    25bc:	ddf1      	ble.n	25a2 <EIC_Handler+0x3a>
					lower = middle + 1;
    25be:	3601      	adds	r6, #1
    25c0:	b2f1      	uxtb	r1, r6
    25c2:	e7f0      	b.n	25a6 <EIC_Handler+0x3e>
			flags &= ~(1ul << pos);
    25c4:	9b03      	ldr	r3, [sp, #12]
    25c6:	002a      	movs	r2, r5
    25c8:	4082      	lsls	r2, r0
    25ca:	4393      	bics	r3, r2
    25cc:	9303      	str	r3, [sp, #12]
			pos = ffs(flags) - 1;
    25ce:	9803      	ldr	r0, [sp, #12]
    25d0:	47c0      	blx	r8
    25d2:	3801      	subs	r0, #1
    25d4:	b240      	sxtb	r0, r0
		while (-1 != pos) {
    25d6:	1c43      	adds	r3, r0, #1
    25d8:	d004      	beq.n	25e4 <EIC_Handler+0x7c>
				if (_map[middle].extint == pos) {
    25da:	9b01      	ldr	r3, [sp, #4]
    25dc:	2600      	movs	r6, #0
    25de:	2100      	movs	r1, #0
    25e0:	2200      	movs	r2, #0
    25e2:	e7ea      	b.n	25ba <EIC_Handler+0x52>
	return ((Eic *)hw)->INTFLAG.reg;
    25e4:	4b0a      	ldr	r3, [pc, #40]	; (2610 <EIC_Handler+0xa8>)
    25e6:	695a      	ldr	r2, [r3, #20]
		flags = hri_eic_read_INTFLAG_reg(EIC);
    25e8:	9203      	str	r2, [sp, #12]
		hri_eic_clear_INTFLAG_reg(EIC, flags);
    25ea:	9a03      	ldr	r2, [sp, #12]
	((Eic *)hw)->INTFLAG.reg = mask;
    25ec:	615a      	str	r2, [r3, #20]
	while (flags) {
    25ee:	9b03      	ldr	r3, [sp, #12]
    25f0:	2b00      	cmp	r3, #0
    25f2:	d007      	beq.n	2604 <EIC_Handler+0x9c>
		pos = ffs(flags) - 1;
    25f4:	9803      	ldr	r0, [sp, #12]
    25f6:	47d0      	blx	sl
    25f8:	3801      	subs	r0, #1
    25fa:	b240      	sxtb	r0, r0
			flags &= ~(1ul << pos);
    25fc:	2501      	movs	r5, #1
		while (-1 != pos) {
    25fe:	1c43      	adds	r3, r0, #1
    2600:	d1eb      	bne.n	25da <EIC_Handler+0x72>
    2602:	e7ef      	b.n	25e4 <EIC_Handler+0x7c>
	_ext_irq_handler();
}
    2604:	b005      	add	sp, #20
    2606:	bc0c      	pop	{r2, r3}
    2608:	4690      	mov	r8, r2
    260a:	469a      	mov	sl, r3
    260c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    260e:	46c0      	nop			; (mov r8, r8)
    2610:	40002800 	.word	0x40002800
    2614:	200024ec 	.word	0x200024ec
    2618:	00003ea8 	.word	0x00003ea8
    261c:	00001c85 	.word	0x00001c85
    2620:	00002fc5 	.word	0x00002fc5
    2624:	00003ea0 	.word	0x00003ea0

00002628 <_gclk_init_generators_by_fref>:

void _gclk_init_generators_by_fref(uint32_t bm)
{

#if CONF_GCLK_GENERATOR_0_CONFIG == 1
	if (bm & (1ul << 0)) {
    2628:	07c3      	lsls	r3, r0, #31
    262a:	d507      	bpl.n	263c <_gclk_init_generators_by_fref+0x14>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    262c:	4a13      	ldr	r2, [pc, #76]	; (267c <_gclk_init_generators_by_fref+0x54>)
    262e:	4b14      	ldr	r3, [pc, #80]	; (2680 <_gclk_init_generators_by_fref+0x58>)
    2630:	621a      	str	r2, [r3, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    2632:	0019      	movs	r1, r3
    2634:	4a13      	ldr	r2, [pc, #76]	; (2684 <_gclk_init_generators_by_fref+0x5c>)
    2636:	684b      	ldr	r3, [r1, #4]
    2638:	4213      	tst	r3, r2
    263a:	d1fc      	bne.n	2636 <_gclk_init_generators_by_fref+0xe>
		        | (CONF_GCLK_GENERATOR_0_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_0_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_1_CONFIG == 1
	if (bm & (1ul << 1)) {
    263c:	0783      	lsls	r3, r0, #30
    263e:	d507      	bpl.n	2650 <_gclk_init_generators_by_fref+0x28>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    2640:	4a0e      	ldr	r2, [pc, #56]	; (267c <_gclk_init_generators_by_fref+0x54>)
    2642:	4b0f      	ldr	r3, [pc, #60]	; (2680 <_gclk_init_generators_by_fref+0x58>)
    2644:	625a      	str	r2, [r3, #36]	; 0x24
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    2646:	0019      	movs	r1, r3
    2648:	4a0e      	ldr	r2, [pc, #56]	; (2684 <_gclk_init_generators_by_fref+0x5c>)
    264a:	684b      	ldr	r3, [r1, #4]
    264c:	4213      	tst	r3, r2
    264e:	d1fc      	bne.n	264a <_gclk_init_generators_by_fref+0x22>
		        | (CONF_GCLK_GENERATOR_1_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_1_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_2_CONFIG == 1
	if (bm & (1ul << 2)) {
    2650:	0743      	lsls	r3, r0, #29
    2652:	d507      	bpl.n	2664 <_gclk_init_generators_by_fref+0x3c>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    2654:	4a09      	ldr	r2, [pc, #36]	; (267c <_gclk_init_generators_by_fref+0x54>)
    2656:	4b0a      	ldr	r3, [pc, #40]	; (2680 <_gclk_init_generators_by_fref+0x58>)
    2658:	629a      	str	r2, [r3, #40]	; 0x28
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    265a:	0019      	movs	r1, r3
    265c:	4a09      	ldr	r2, [pc, #36]	; (2684 <_gclk_init_generators_by_fref+0x5c>)
    265e:	684b      	ldr	r3, [r1, #4]
    2660:	4213      	tst	r3, r2
    2662:	d1fc      	bne.n	265e <_gclk_init_generators_by_fref+0x36>
		        | (CONF_GCLK_GENERATOR_2_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_2_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_3_CONFIG == 1
	if (bm & (1ul << 3)) {
    2664:	0703      	lsls	r3, r0, #28
    2666:	d507      	bpl.n	2678 <_gclk_init_generators_by_fref+0x50>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    2668:	4a04      	ldr	r2, [pc, #16]	; (267c <_gclk_init_generators_by_fref+0x54>)
    266a:	4b05      	ldr	r3, [pc, #20]	; (2680 <_gclk_init_generators_by_fref+0x58>)
    266c:	62da      	str	r2, [r3, #44]	; 0x2c
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    266e:	0019      	movs	r1, r3
    2670:	4a04      	ldr	r2, [pc, #16]	; (2684 <_gclk_init_generators_by_fref+0x5c>)
    2672:	684b      	ldr	r3, [r1, #4]
    2674:	4213      	tst	r3, r2
    2676:	d1fc      	bne.n	2672 <_gclk_init_generators_by_fref+0x4a>
		        | (CONF_GCLK_GEN_8_DIVSEL << GCLK_GENCTRL_DIVSEL_Pos) | (CONF_GCLK_GEN_8_OE << GCLK_GENCTRL_OE_Pos)
		        | (CONF_GCLK_GEN_8_OOV << GCLK_GENCTRL_OOV_Pos) | (CONF_GCLK_GEN_8_IDC << GCLK_GENCTRL_IDC_Pos)
		        | (CONF_GCLK_GENERATOR_8_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_8_SOURCE);
	}
#endif
}
    2678:	4770      	bx	lr
    267a:	46c0      	nop			; (mov r8, r8)
    267c:	00010100 	.word	0x00010100
    2680:	40001c00 	.word	0x40001c00
    2684:	000007fd 	.word	0x000007fd

00002688 <_mclk_init>:
	((Mclk *)hw)->CPUDIV.reg = data;
    2688:	2201      	movs	r2, #1
    268a:	4b01      	ldr	r3, [pc, #4]	; (2690 <_mclk_init+0x8>)
    268c:	711a      	strb	r2, [r3, #4]
 */
void _mclk_init(void)
{
	void *hw = (void *)MCLK;
	hri_mclk_write_CPUDIV_reg(hw, MCLK_CPUDIV_CPUDIV(CONF_MCLK_CPUDIV));
}
    268e:	4770      	bx	lr
    2690:	40000800 	.word	0x40000800

00002694 <_osc32kctrl_init_sources>:
}

static inline void hri_osc32kctrl_write_RTCCTRL_reg(const void *const hw, hri_osc32kctrl_rtcctrl_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->RTCCTRL.reg = data;
    2694:	2201      	movs	r2, #1
    2696:	4b01      	ldr	r3, [pc, #4]	; (269c <_osc32kctrl_init_sources+0x8>)
    2698:	611a      	str	r2, [r3, #16]
		;
#endif
#endif
	hri_osc32kctrl_write_RTCCTRL_reg(hw, OSC32KCTRL_RTCCTRL_RTCSEL(CONF_RTCCTRL));
	(void)calib;
}
    269a:	4770      	bx	lr
    269c:	40001400 	.word	0x40001400

000026a0 <_oscctrl_init_sources>:
}

static inline void hri_oscctrl_write_XOSCCTRL_reg(const void *const hw, hri_oscctrl_xoscctrl_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->XOSCCTRL.reg = data;
    26a0:	4b0a      	ldr	r3, [pc, #40]	; (26cc <_oscctrl_init_sources+0x2c>)
    26a2:	4a0b      	ldr	r2, [pc, #44]	; (26d0 <_oscctrl_init_sources+0x30>)
    26a4:	821a      	strh	r2, [r3, #16]
}

static inline void hri_oscctrl_write_EVCTRL_reg(const void *const hw, hri_oscctrl_evctrl_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->EVCTRL.reg = data;
    26a6:	2200      	movs	r2, #0
    26a8:	74da      	strb	r2, [r3, #19]
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_XOSCRDY) >> OSCCTRL_STATUS_XOSCRDY_Pos;
    26aa:	0019      	movs	r1, r3
    26ac:	3201      	adds	r2, #1
    26ae:	68cb      	ldr	r3, [r1, #12]
	hri_oscctrl_write_OSC48MSTUP_reg(hw, OSCCTRL_OSC48MSTUP_STARTUP(CONF_OSC48M_STARTUP));
#endif

#if CONF_XOSC_CONFIG == 1
#if CONF_XOSC_ENABLE == 1
	while (!hri_oscctrl_get_STATUS_XOSCRDY_bit(hw))
    26b0:	421a      	tst	r2, r3
    26b2:	d0fc      	beq.n	26ae <_oscctrl_init_sources+0xe>
	((Oscctrl *)hw)->XOSCCTRL.reg |= OSCCTRL_XOSCCTRL_AMPGC;
    26b4:	4b05      	ldr	r3, [pc, #20]	; (26cc <_oscctrl_init_sources+0x2c>)
    26b6:	8a1a      	ldrh	r2, [r3, #16]
    26b8:	2180      	movs	r1, #128	; 0x80
    26ba:	0109      	lsls	r1, r1, #4
    26bc:	430a      	orrs	r2, r1
    26be:	821a      	strh	r2, [r3, #16]
	((Oscctrl *)hw)->XOSCCTRL.reg |= OSCCTRL_XOSCCTRL_ONDEMAND;
    26c0:	8a1a      	ldrh	r2, [r3, #16]
    26c2:	2180      	movs	r1, #128	; 0x80
    26c4:	430a      	orrs	r2, r1
    26c6:	821a      	strh	r2, [r3, #16]
#if CONF_OSC48M_ONDEMAND == 1
	hri_oscctrl_set_OSC48MCTRL_ONDEMAND_bit(hw);
#endif
#endif
	(void)hw;
}
    26c8:	4770      	bx	lr
    26ca:	46c0      	nop			; (mov r8, r8)
    26cc:	40001000 	.word	0x40001000
    26d0:	00000306 	.word	0x00000306

000026d4 <_oscctrl_init_referenced_generators>:
#if CONF_DPLL_ONDEMAND == 1
	hri_oscctrl_set_DPLLCTRLA_ONDEMAND_bit(hw);
#endif
#endif
	(void)hw;
}
    26d4:	4770      	bx	lr
	...

000026d8 <_set_sleep_mode>:
/**
 * \brief Set the sleep mode for the device
 */
int32_t _set_sleep_mode(const uint8_t mode)
{
	switch (mode) {
    26d8:	2802      	cmp	r0, #2
    26da:	d003      	beq.n	26e4 <_set_sleep_mode+0xc>
    26dc:	d30b      	bcc.n	26f6 <_set_sleep_mode+0x1e>
    26de:	1f03      	subs	r3, r0, #4
    26e0:	2b02      	cmp	r3, #2
    26e2:	d808      	bhi.n	26f6 <_set_sleep_mode+0x1e>

static inline void hri_pm_write_SLEEPCFG_SLEEPMODE_bf(const void *const hw, hri_pm_sleepcfg_reg_t data)
{
	uint8_t tmp;
	PM_CRITICAL_SECTION_ENTER();
	tmp = ((Pm *)hw)->SLEEPCFG.reg;
    26e4:	4905      	ldr	r1, [pc, #20]	; (26fc <_set_sleep_mode+0x24>)
    26e6:	784b      	ldrb	r3, [r1, #1]
	tmp &= ~PM_SLEEPCFG_SLEEPMODE_Msk;
    26e8:	2207      	movs	r2, #7
    26ea:	4393      	bics	r3, r2
	tmp |= PM_SLEEPCFG_SLEEPMODE(data);
    26ec:	4010      	ands	r0, r2
    26ee:	4318      	orrs	r0, r3
	((Pm *)hw)->SLEEPCFG.reg = tmp;
    26f0:	7048      	strb	r0, [r1, #1]
		break;
	default:
		return ERR_INVALID_ARG;
	}

	return ERR_NONE;
    26f2:	2000      	movs	r0, #0
}
    26f4:	4770      	bx	lr
		return ERR_INVALID_ARG;
    26f6:	200d      	movs	r0, #13
    26f8:	4240      	negs	r0, r0
    26fa:	e7fb      	b.n	26f4 <_set_sleep_mode+0x1c>
    26fc:	40000400 	.word	0x40000400

00002700 <_sercom_usart_interrupt_handler>:
 * \internal Sercom interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _sercom_usart_interrupt_handler(struct _usart_async_device *device)
{
    2700:	b510      	push	{r4, lr}
	void *hw = device->hw;
    2702:	6984      	ldr	r4, [r0, #24]
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
}

static inline bool hri_sercomusart_get_interrupt_DRE_bit(const void *const hw)
{
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
    2704:	7e23      	ldrb	r3, [r4, #24]

	if (hri_sercomusart_get_interrupt_DRE_bit(hw) && hri_sercomusart_get_INTEN_DRE_bit(hw)) {
    2706:	07db      	lsls	r3, r3, #31
    2708:	d502      	bpl.n	2710 <_sercom_usart_interrupt_handler+0x10>
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
}

static inline bool hri_sercomusart_get_INTEN_DRE_bit(const void *const hw)
{
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_DRE) >> SERCOM_USART_INTENSET_DRE_Pos;
    270a:	7da3      	ldrb	r3, [r4, #22]
    270c:	07db      	lsls	r3, r3, #31
    270e:	d40f      	bmi.n	2730 <_sercom_usart_interrupt_handler+0x30>
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) >> SERCOM_USART_INTFLAG_TXC_Pos;
    2710:	7e23      	ldrb	r3, [r4, #24]
		hri_sercomusart_clear_INTEN_DRE_bit(hw);
		device->usart_cb.tx_byte_sent(device);
	} else if (hri_sercomusart_get_interrupt_TXC_bit(hw) && hri_sercomusart_get_INTEN_TXC_bit(hw)) {
    2712:	079b      	lsls	r3, r3, #30
    2714:	d502      	bpl.n	271c <_sercom_usart_interrupt_handler+0x1c>
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
}

static inline bool hri_sercomusart_get_INTEN_TXC_bit(const void *const hw)
{
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_TXC) >> SERCOM_USART_INTENSET_TXC_Pos;
    2716:	7da3      	ldrb	r3, [r4, #22]
    2718:	079b      	lsls	r3, r3, #30
    271a:	d40e      	bmi.n	273a <_sercom_usart_interrupt_handler+0x3a>
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
    271c:	7e23      	ldrb	r3, [r4, #24]
		hri_sercomusart_clear_INTEN_TXC_bit(hw);
		device->usart_cb.tx_done_cb(device);
	} else if (hri_sercomusart_get_interrupt_RXC_bit(hw)) {
    271e:	075b      	lsls	r3, r3, #29
    2720:	d515      	bpl.n	274e <_sercom_usart_interrupt_handler+0x4e>
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomusart_status_reg_t hri_sercomusart_read_STATUS_reg(const void *const hw)
{
	return ((Sercom *)hw)->USART.STATUS.reg;
    2722:	8b62      	ldrh	r2, [r4, #26]
		if (hri_sercomusart_read_STATUS_reg(hw)
    2724:	2337      	movs	r3, #55	; 0x37
    2726:	421a      	tst	r2, r3
    2728:	d00c      	beq.n	2744 <_sercom_usart_interrupt_handler+0x44>
	((Sercom *)hw)->USART.STATUS.reg = mask;
    272a:	3348      	adds	r3, #72	; 0x48
    272c:	8363      	strh	r3, [r4, #26]
		hri_sercomusart_clear_interrupt_ERROR_bit(hw);
		device->usart_cb.error_cb(device);
		status = hri_sercomusart_read_STATUS_reg(hw);
		hri_sercomusart_clear_STATUS_reg(hw, status);
	}
}
    272e:	bd10      	pop	{r4, pc}
	((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_DRE;
    2730:	2301      	movs	r3, #1
    2732:	7523      	strb	r3, [r4, #20]
		device->usart_cb.tx_byte_sent(device);
    2734:	6803      	ldr	r3, [r0, #0]
    2736:	4798      	blx	r3
    2738:	e7f9      	b.n	272e <_sercom_usart_interrupt_handler+0x2e>
	((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_TXC;
    273a:	2302      	movs	r3, #2
    273c:	7523      	strb	r3, [r4, #20]
		device->usart_cb.tx_done_cb(device);
    273e:	6883      	ldr	r3, [r0, #8]
    2740:	4798      	blx	r3
    2742:	e7f4      	b.n	272e <_sercom_usart_interrupt_handler+0x2e>
	return ((Sercom *)hw)->USART.DATA.reg;
    2744:	8d21      	ldrh	r1, [r4, #40]	; 0x28
		device->usart_cb.rx_done_cb(device, hri_sercomusart_read_DATA_reg(hw));
    2746:	b2c9      	uxtb	r1, r1
    2748:	6843      	ldr	r3, [r0, #4]
    274a:	4798      	blx	r3
    274c:	e7ef      	b.n	272e <_sercom_usart_interrupt_handler+0x2e>
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_ERROR) >> SERCOM_USART_INTFLAG_ERROR_Pos;
    274e:	7e23      	ldrb	r3, [r4, #24]
	} else if (hri_sercomusart_get_interrupt_ERROR_bit(hw)) {
    2750:	09db      	lsrs	r3, r3, #7
    2752:	d0ec      	beq.n	272e <_sercom_usart_interrupt_handler+0x2e>
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
    2754:	2380      	movs	r3, #128	; 0x80
    2756:	7623      	strb	r3, [r4, #24]
		device->usart_cb.error_cb(device);
    2758:	68c3      	ldr	r3, [r0, #12]
    275a:	4798      	blx	r3
	return ((Sercom *)hw)->USART.STATUS.reg;
    275c:	8b63      	ldrh	r3, [r4, #26]
    275e:	b29b      	uxth	r3, r3
	((Sercom *)hw)->USART.STATUS.reg = mask;
    2760:	8363      	strh	r3, [r4, #26]
    2762:	e7e4      	b.n	272e <_sercom_usart_interrupt_handler+0x2e>

00002764 <_sercom_init_irq_param>:
 * \brief Init irq param with the given sercom hardware instance
 */
static void _sercom_init_irq_param(const void *const hw, void *dev)
{

	if (hw == SERCOM2) {
    2764:	4b06      	ldr	r3, [pc, #24]	; (2780 <_sercom_init_irq_param+0x1c>)
    2766:	4298      	cmp	r0, r3
    2768:	d003      	beq.n	2772 <_sercom_init_irq_param+0xe>
		_sercom2_dev = (struct _usart_async_device *)dev;
	}

	if (hw == SERCOM3) {
    276a:	4b06      	ldr	r3, [pc, #24]	; (2784 <_sercom_init_irq_param+0x20>)
    276c:	4298      	cmp	r0, r3
    276e:	d003      	beq.n	2778 <_sercom_init_irq_param+0x14>
		_sercom3_dev = (struct _usart_async_device *)dev;
	}
}
    2770:	4770      	bx	lr
		_sercom2_dev = (struct _usart_async_device *)dev;
    2772:	4b05      	ldr	r3, [pc, #20]	; (2788 <_sercom_init_irq_param+0x24>)
    2774:	6019      	str	r1, [r3, #0]
    2776:	e7fb      	b.n	2770 <_sercom_init_irq_param+0xc>
		_sercom3_dev = (struct _usart_async_device *)dev;
    2778:	4b03      	ldr	r3, [pc, #12]	; (2788 <_sercom_init_irq_param+0x24>)
    277a:	6059      	str	r1, [r3, #4]
}
    277c:	e7f8      	b.n	2770 <_sercom_init_irq_param+0xc>
    277e:	46c0      	nop			; (mov r8, r8)
    2780:	42000c00 	.word	0x42000c00
    2784:	42001000 	.word	0x42001000
    2788:	200024f0 	.word	0x200024f0

0000278c <_usart_init>:
 * \param[in] hw The pointer to hardware instance
 *
 * \return The status of initialization
 */
static int32_t _usart_init(void *const hw)
{
    278c:	b510      	push	{r4, lr}
    278e:	0004      	movs	r4, r0
	return ((uint32_t)hw - (uint32_t)SERCOM0) >> 10;
    2790:	4b42      	ldr	r3, [pc, #264]	; (289c <_usart_init+0x110>)
    2792:	18c3      	adds	r3, r0, r3
    2794:	0a9b      	lsrs	r3, r3, #10
    2796:	b2db      	uxtb	r3, r3
		if (_usarts[i].number == sercom_offset) {
    2798:	2b02      	cmp	r3, #2
    279a:	d053      	beq.n	2844 <_usart_init+0xb8>
    279c:	2b03      	cmp	r3, #3
    279e:	d053      	beq.n	2848 <_usart_init+0xbc>
	ASSERT(false);
    27a0:	4a3f      	ldr	r2, [pc, #252]	; (28a0 <_usart_init+0x114>)
    27a2:	4940      	ldr	r1, [pc, #256]	; (28a4 <_usart_init+0x118>)
    27a4:	2000      	movs	r0, #0
    27a6:	4b40      	ldr	r3, [pc, #256]	; (28a8 <_usart_init+0x11c>)
    27a8:	4798      	blx	r3
	return 0;
    27aa:	2000      	movs	r0, #0
	return ((Sercom *)hw)->USART.SYNCBUSY.reg & reg;
    27ac:	69e3      	ldr	r3, [r4, #28]
	uint8_t i = _get_sercom_index(hw);

	if (!hri_sercomusart_is_syncing(hw, SERCOM_USART_SYNCBUSY_SWRST)) {
    27ae:	07db      	lsls	r3, r3, #31
    27b0:	d421      	bmi.n	27f6 <_usart_init+0x6a>
		uint32_t mode = _usarts[i].ctrl_a & SERCOM_USART_CTRLA_MODE_Msk;
    27b2:	0083      	lsls	r3, r0, #2
    27b4:	181b      	adds	r3, r3, r0
    27b6:	009b      	lsls	r3, r3, #2
    27b8:	4a3c      	ldr	r2, [pc, #240]	; (28ac <_usart_init+0x120>)
    27ba:	18d3      	adds	r3, r2, r3
    27bc:	69d9      	ldr	r1, [r3, #28]
    27be:	231c      	movs	r3, #28
    27c0:	4019      	ands	r1, r3
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    27c2:	2203      	movs	r2, #3
    27c4:	69e3      	ldr	r3, [r4, #28]
    27c6:	421a      	tst	r2, r3
    27c8:	d1fc      	bne.n	27c4 <_usart_init+0x38>
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    27ca:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomusart_get_CTRLA_reg(hw, SERCOM_USART_CTRLA_ENABLE)) {
    27cc:	079b      	lsls	r3, r3, #30
    27ce:	d50b      	bpl.n	27e8 <_usart_init+0x5c>
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    27d0:	6823      	ldr	r3, [r4, #0]
    27d2:	2202      	movs	r2, #2
    27d4:	4393      	bics	r3, r2
    27d6:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    27d8:	2303      	movs	r3, #3
    27da:	69e2      	ldr	r2, [r4, #28]
    27dc:	4213      	tst	r3, r2
    27de:	d1fc      	bne.n	27da <_usart_init+0x4e>
    27e0:	2302      	movs	r3, #2
    27e2:	69e2      	ldr	r2, [r4, #28]
    27e4:	4213      	tst	r3, r2
    27e6:	d1fc      	bne.n	27e2 <_usart_init+0x56>
			hri_sercomusart_clear_CTRLA_ENABLE_bit(hw);
			hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_ENABLE);
		}
		hri_sercomusart_write_CTRLA_reg(hw, SERCOM_USART_CTRLA_SWRST | mode);
    27e8:	2301      	movs	r3, #1
    27ea:	430b      	orrs	r3, r1
	((Sercom *)hw)->USART.CTRLA.reg = data;
    27ec:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    27ee:	2203      	movs	r2, #3
    27f0:	69e3      	ldr	r3, [r4, #28]
    27f2:	421a      	tst	r2, r3
    27f4:	d1fc      	bne.n	27f0 <_usart_init+0x64>
    27f6:	2201      	movs	r2, #1
    27f8:	69e3      	ldr	r3, [r4, #28]
    27fa:	421a      	tst	r2, r3
    27fc:	d1fc      	bne.n	27f8 <_usart_init+0x6c>
	}
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST);

	hri_sercomusart_write_CTRLA_reg(hw, _usarts[i].ctrl_a);
    27fe:	0001      	movs	r1, r0
    2800:	0083      	lsls	r3, r0, #2
    2802:	181b      	adds	r3, r3, r0
    2804:	009b      	lsls	r3, r3, #2
    2806:	4a29      	ldr	r2, [pc, #164]	; (28ac <_usart_init+0x120>)
    2808:	18d3      	adds	r3, r2, r3
    280a:	69d8      	ldr	r0, [r3, #28]
	((Sercom *)hw)->USART.CTRLA.reg = data;
    280c:	6020      	str	r0, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    280e:	2203      	movs	r2, #3
    2810:	69e3      	ldr	r3, [r4, #28]
    2812:	421a      	tst	r2, r3
    2814:	d1fc      	bne.n	2810 <_usart_init+0x84>
	hri_sercomusart_write_CTRLB_reg(hw, _usarts[i].ctrl_b);
    2816:	008b      	lsls	r3, r1, #2
    2818:	185b      	adds	r3, r3, r1
    281a:	009b      	lsls	r3, r3, #2
    281c:	4a23      	ldr	r2, [pc, #140]	; (28ac <_usart_init+0x120>)
    281e:	18d3      	adds	r3, r2, r3
    2820:	6a1b      	ldr	r3, [r3, #32]
	((Sercom *)hw)->USART.CTRLB.reg = data;
    2822:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    2824:	2207      	movs	r2, #7
    2826:	69e3      	ldr	r3, [r4, #28]
    2828:	421a      	tst	r2, r3
    282a:	d1fc      	bne.n	2826 <_usart_init+0x9a>
	if ((_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x1)) || (_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x3))) {
    282c:	23c0      	movs	r3, #192	; 0xc0
    282e:	01db      	lsls	r3, r3, #7
    2830:	4218      	tst	r0, r3
    2832:	d10b      	bne.n	284c <_usart_init+0xc0>
		((Sercom *)hw)->USART.BAUD.FRAC.BAUD = _usarts[i].baud;
		((Sercom *)hw)->USART.BAUD.FRAC.FP   = _usarts[i].fractional;
	} else {
		hri_sercomusart_write_BAUD_reg(hw, _usarts[i].baud);
    2834:	008b      	lsls	r3, r1, #2
    2836:	185b      	adds	r3, r3, r1
    2838:	009b      	lsls	r3, r3, #2
    283a:	4a1c      	ldr	r2, [pc, #112]	; (28ac <_usart_init+0x120>)
    283c:	18d3      	adds	r3, r2, r3
    283e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
	((Sercom *)hw)->USART.BAUD.reg = data;
    2840:	81a3      	strh	r3, [r4, #12]
    2842:	e01a      	b.n	287a <_usart_init+0xee>
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    2844:	2000      	movs	r0, #0
    2846:	e7b1      	b.n	27ac <_usart_init+0x20>
		if (_usarts[i].number == sercom_offset) {
    2848:	2001      	movs	r0, #1
    284a:	e7af      	b.n	27ac <_usart_init+0x20>
		((Sercom *)hw)->USART.BAUD.FRAC.BAUD = _usarts[i].baud;
    284c:	008a      	lsls	r2, r1, #2
    284e:	1852      	adds	r2, r2, r1
    2850:	0093      	lsls	r3, r2, #2
    2852:	4a16      	ldr	r2, [pc, #88]	; (28ac <_usart_init+0x120>)
    2854:	18d2      	adds	r2, r2, r3
    2856:	8c90      	ldrh	r0, [r2, #36]	; 0x24
    2858:	89a3      	ldrh	r3, [r4, #12]
    285a:	04c0      	lsls	r0, r0, #19
    285c:	0cc0      	lsrs	r0, r0, #19
    285e:	0b5b      	lsrs	r3, r3, #13
    2860:	035b      	lsls	r3, r3, #13
    2862:	4303      	orrs	r3, r0
    2864:	81a3      	strh	r3, [r4, #12]
		((Sercom *)hw)->USART.BAUD.FRAC.FP   = _usarts[i].fractional;
    2866:	3226      	adds	r2, #38	; 0x26
    2868:	7813      	ldrb	r3, [r2, #0]
    286a:	2207      	movs	r2, #7
    286c:	401a      	ands	r2, r3
    286e:	89a3      	ldrh	r3, [r4, #12]
    2870:	0352      	lsls	r2, r2, #13
    2872:	04db      	lsls	r3, r3, #19
    2874:	0cdb      	lsrs	r3, r3, #19
    2876:	4313      	orrs	r3, r2
    2878:	81a3      	strh	r3, [r4, #12]
	}

	hri_sercomusart_write_RXPL_reg(hw, _usarts[i].rxpl);
    287a:	4a0c      	ldr	r2, [pc, #48]	; (28ac <_usart_init+0x120>)
    287c:	0088      	lsls	r0, r1, #2
    287e:	1843      	adds	r3, r0, r1
    2880:	009b      	lsls	r3, r3, #2
    2882:	18d3      	adds	r3, r2, r3
    2884:	3327      	adds	r3, #39	; 0x27
    2886:	781b      	ldrb	r3, [r3, #0]
	((Sercom *)hw)->USART.RXPL.reg = data;
    2888:	73a3      	strb	r3, [r4, #14]
	hri_sercomusart_write_DBGCTRL_reg(hw, _usarts[i].debug_ctrl);
    288a:	1841      	adds	r1, r0, r1
    288c:	0089      	lsls	r1, r1, #2
    288e:	1852      	adds	r2, r2, r1
    2890:	3228      	adds	r2, #40	; 0x28
    2892:	7812      	ldrb	r2, [r2, #0]
	((Sercom *)hw)->USART.DBGCTRL.reg = data;
    2894:	2330      	movs	r3, #48	; 0x30
    2896:	54e2      	strb	r2, [r4, r3]

	return ERR_NONE;
}
    2898:	2000      	movs	r0, #0
    289a:	bd10      	pop	{r4, pc}
    289c:	bdfffc00 	.word	0xbdfffc00
    28a0:	00000267 	.word	0x00000267
    28a4:	00003f00 	.word	0x00003f00
    28a8:	00001c85 	.word	0x00001c85
    28ac:	00003ec0 	.word	0x00003ec0

000028b0 <_usart_async_init>:
{
    28b0:	b570      	push	{r4, r5, r6, lr}
    28b2:	0006      	movs	r6, r0
    28b4:	000c      	movs	r4, r1
	ASSERT(device);
    28b6:	1e43      	subs	r3, r0, #1
    28b8:	4198      	sbcs	r0, r3
    28ba:	b2c0      	uxtb	r0, r0
    28bc:	22c6      	movs	r2, #198	; 0xc6
    28be:	4913      	ldr	r1, [pc, #76]	; (290c <_usart_async_init+0x5c>)
    28c0:	4b13      	ldr	r3, [pc, #76]	; (2910 <_usart_async_init+0x60>)
    28c2:	4798      	blx	r3
	init_status = _usart_init(hw);
    28c4:	0020      	movs	r0, r4
    28c6:	4b13      	ldr	r3, [pc, #76]	; (2914 <_usart_async_init+0x64>)
    28c8:	4798      	blx	r3
    28ca:	1e05      	subs	r5, r0, #0
	if (init_status) {
    28cc:	d001      	beq.n	28d2 <_usart_async_init+0x22>
}
    28ce:	0028      	movs	r0, r5
    28d0:	bd70      	pop	{r4, r5, r6, pc}
	device->hw = hw;
    28d2:	61b4      	str	r4, [r6, #24]
	_sercom_init_irq_param(hw, (void *)device);
    28d4:	0031      	movs	r1, r6
    28d6:	0020      	movs	r0, r4
    28d8:	4b0f      	ldr	r3, [pc, #60]	; (2918 <_usart_async_init+0x68>)
    28da:	4798      	blx	r3
	return ((uint32_t)hw - (uint32_t)SERCOM0) >> 10;
    28dc:	4b0f      	ldr	r3, [pc, #60]	; (291c <_usart_async_init+0x6c>)
    28de:	469c      	mov	ip, r3
    28e0:	4464      	add	r4, ip
    28e2:	0aa4      	lsrs	r4, r4, #10
/**
 * \brief Retrieve IRQ number for the given hardware instance
 */
static uint8_t _sercom_get_irq_num(const void *const hw)
{
	return SERCOM0_IRQn + _sercom_get_hardware_index(hw);
    28e4:	3409      	adds	r4, #9
  if ((int32_t)(IRQn) >= 0)
    28e6:	b2e3      	uxtb	r3, r4
    28e8:	0622      	lsls	r2, r4, #24
    28ea:	d4f0      	bmi.n	28ce <_usart_async_init+0x1e>
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    28ec:	221f      	movs	r2, #31
    28ee:	401a      	ands	r2, r3
    28f0:	2301      	movs	r3, #1
    28f2:	4093      	lsls	r3, r2
    28f4:	4a0a      	ldr	r2, [pc, #40]	; (2920 <_usart_async_init+0x70>)
    28f6:	2180      	movs	r1, #128	; 0x80
    28f8:	5053      	str	r3, [r2, r1]
  __ASM volatile ("dsb 0xF":::"memory");
    28fa:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    28fe:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2902:	3101      	adds	r1, #1
    2904:	31ff      	adds	r1, #255	; 0xff
    2906:	5053      	str	r3, [r2, r1]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2908:	6013      	str	r3, [r2, #0]
    290a:	e7e0      	b.n	28ce <_usart_async_init+0x1e>
    290c:	00003f00 	.word	0x00003f00
    2910:	00001c85 	.word	0x00001c85
    2914:	0000278d 	.word	0x0000278d
    2918:	00002765 	.word	0x00002765
    291c:	bdfffc00 	.word	0xbdfffc00
    2920:	e000e100 	.word	0xe000e100

00002924 <_usart_async_enable>:
	hri_sercomusart_set_CTRLA_ENABLE_bit(device->hw);
    2924:	6982      	ldr	r2, [r0, #24]
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    2926:	6813      	ldr	r3, [r2, #0]
    2928:	2102      	movs	r1, #2
    292a:	430b      	orrs	r3, r1
    292c:	6013      	str	r3, [r2, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    292e:	3101      	adds	r1, #1
    2930:	69d3      	ldr	r3, [r2, #28]
    2932:	4219      	tst	r1, r3
    2934:	d1fc      	bne.n	2930 <_usart_async_enable+0xc>
}
    2936:	4770      	bx	lr

00002938 <_usart_async_write_byte>:
	hri_sercomusart_write_DATA_reg(device->hw, data);
    2938:	6983      	ldr	r3, [r0, #24]
    293a:	b289      	uxth	r1, r1
	((Sercom *)hw)->USART.DATA.reg = data;
    293c:	8519      	strh	r1, [r3, #40]	; 0x28
}
    293e:	4770      	bx	lr

00002940 <_usart_async_enable_byte_sent_irq>:
	hri_sercomusart_set_INTEN_DRE_bit(device->hw);
    2940:	6983      	ldr	r3, [r0, #24]
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
    2942:	2201      	movs	r2, #1
    2944:	759a      	strb	r2, [r3, #22]
}
    2946:	4770      	bx	lr

00002948 <_usart_async_enable_tx_done_irq>:
	hri_sercomusart_set_INTEN_TXC_bit(device->hw);
    2948:	6983      	ldr	r3, [r0, #24]
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
    294a:	2202      	movs	r2, #2
    294c:	759a      	strb	r2, [r3, #22]
}
    294e:	4770      	bx	lr

00002950 <_usart_async_set_irq_state>:
{
    2950:	b570      	push	{r4, r5, r6, lr}
    2952:	0004      	movs	r4, r0
    2954:	000d      	movs	r5, r1
    2956:	0016      	movs	r6, r2
	ASSERT(device);
    2958:	1e43      	subs	r3, r0, #1
    295a:	4198      	sbcs	r0, r3
    295c:	b2c0      	uxtb	r0, r0
    295e:	4a16      	ldr	r2, [pc, #88]	; (29b8 <_usart_async_set_irq_state+0x68>)
    2960:	4916      	ldr	r1, [pc, #88]	; (29bc <_usart_async_set_irq_state+0x6c>)
    2962:	4b17      	ldr	r3, [pc, #92]	; (29c0 <_usart_async_set_irq_state+0x70>)
    2964:	4798      	blx	r3
	if (USART_ASYNC_BYTE_SENT == type || USART_ASYNC_TX_DONE == type) {
    2966:	2302      	movs	r3, #2
    2968:	002a      	movs	r2, r5
    296a:	439a      	bics	r2, r3
    296c:	d10e      	bne.n	298c <_usart_async_set_irq_state+0x3c>
		hri_sercomusart_write_INTEN_DRE_bit(device->hw, state);
    296e:	69a3      	ldr	r3, [r4, #24]
	if (value == 0x0) {
    2970:	2e00      	cmp	r6, #0
    2972:	d105      	bne.n	2980 <_usart_async_set_irq_state+0x30>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_DRE;
    2974:	2201      	movs	r2, #1
    2976:	751a      	strb	r2, [r3, #20]
		hri_sercomusart_write_INTEN_TXC_bit(device->hw, state);
    2978:	69a3      	ldr	r3, [r4, #24]
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_TXC;
    297a:	3201      	adds	r2, #1
    297c:	751a      	strb	r2, [r3, #20]
}
    297e:	bd70      	pop	{r4, r5, r6, pc}
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
    2980:	2201      	movs	r2, #1
    2982:	759a      	strb	r2, [r3, #22]
		hri_sercomusart_write_INTEN_TXC_bit(device->hw, state);
    2984:	69a3      	ldr	r3, [r4, #24]
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
    2986:	3201      	adds	r2, #1
    2988:	759a      	strb	r2, [r3, #22]
    298a:	e7f8      	b.n	297e <_usart_async_set_irq_state+0x2e>
	} else if (USART_ASYNC_RX_DONE == type) {
    298c:	2d01      	cmp	r5, #1
    298e:	d007      	beq.n	29a0 <_usart_async_set_irq_state+0x50>
	} else if (USART_ASYNC_ERROR == type) {
    2990:	2d03      	cmp	r5, #3
    2992:	d1f4      	bne.n	297e <_usart_async_set_irq_state+0x2e>
		hri_sercomusart_write_INTEN_ERROR_bit(device->hw, state);
    2994:	69a3      	ldr	r3, [r4, #24]
	if (value == 0x0) {
    2996:	2e00      	cmp	r6, #0
    2998:	d00b      	beq.n	29b2 <_usart_async_set_irq_state+0x62>
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_ERROR;
    299a:	2280      	movs	r2, #128	; 0x80
    299c:	759a      	strb	r2, [r3, #22]
}
    299e:	e7ee      	b.n	297e <_usart_async_set_irq_state+0x2e>
		hri_sercomusart_write_INTEN_RXC_bit(device->hw, state);
    29a0:	69a3      	ldr	r3, [r4, #24]
	if (value == 0x0) {
    29a2:	2e00      	cmp	r6, #0
    29a4:	d102      	bne.n	29ac <_usart_async_set_irq_state+0x5c>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_RXC;
    29a6:	2204      	movs	r2, #4
    29a8:	751a      	strb	r2, [r3, #20]
    29aa:	e7e8      	b.n	297e <_usart_async_set_irq_state+0x2e>
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_RXC;
    29ac:	2204      	movs	r2, #4
    29ae:	759a      	strb	r2, [r3, #22]
    29b0:	e7e5      	b.n	297e <_usart_async_set_irq_state+0x2e>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_ERROR;
    29b2:	2280      	movs	r2, #128	; 0x80
    29b4:	751a      	strb	r2, [r3, #20]
    29b6:	e7e2      	b.n	297e <_usart_async_set_irq_state+0x2e>
    29b8:	00000227 	.word	0x00000227
    29bc:	00003f00 	.word	0x00003f00
    29c0:	00001c85 	.word	0x00001c85

000029c4 <SERCOM2_Handler>:

	return NULL;
}

void SERCOM2_Handler(void)
{
    29c4:	b510      	push	{r4, lr}
	_sercom_usart_interrupt_handler(_sercom2_dev);
    29c6:	4b02      	ldr	r3, [pc, #8]	; (29d0 <SERCOM2_Handler+0xc>)
    29c8:	6818      	ldr	r0, [r3, #0]
    29ca:	4b02      	ldr	r3, [pc, #8]	; (29d4 <SERCOM2_Handler+0x10>)
    29cc:	4798      	blx	r3
}
    29ce:	bd10      	pop	{r4, pc}
    29d0:	200024f0 	.word	0x200024f0
    29d4:	00002701 	.word	0x00002701

000029d8 <SERCOM3_Handler>:

void SERCOM3_Handler(void)
{
    29d8:	b510      	push	{r4, lr}
	_sercom_usart_interrupt_handler(_sercom3_dev);
    29da:	4b02      	ldr	r3, [pc, #8]	; (29e4 <SERCOM3_Handler+0xc>)
    29dc:	6858      	ldr	r0, [r3, #4]
    29de:	4b02      	ldr	r3, [pc, #8]	; (29e8 <SERCOM3_Handler+0x10>)
    29e0:	4798      	blx	r3
}
    29e2:	bd10      	pop	{r4, pc}
    29e4:	200024f0 	.word	0x200024f0
    29e8:	00002701 	.word	0x00002701

000029ec <get_tc_index>:
 * \param[in] hw The pointer to hardware instance
 *
 * \return The index of TC configuration
 */
static int8_t get_tc_index(const void *const hw)
{
    29ec:	b510      	push	{r4, lr}
 *
 * \param[in] hw The pointer to hardware instance
 */
static inline uint8_t _get_hardware_offset(const void *const hw)
{
	if ((uint32_t)TC4 == (uint32_t)hw) {
    29ee:	4b09      	ldr	r3, [pc, #36]	; (2a14 <get_tc_index+0x28>)
    29f0:	4298      	cmp	r0, r3
    29f2:	d006      	beq.n	2a02 <get_tc_index+0x16>
		return 4;
	}
	return (((uint32_t)hw - (uint32_t)TC0) >> 10);
    29f4:	4b08      	ldr	r3, [pc, #32]	; (2a18 <get_tc_index+0x2c>)
    29f6:	469c      	mov	ip, r3
    29f8:	4460      	add	r0, ip
    29fa:	0a80      	lsrs	r0, r0, #10
		if (_tcs[i].number == index) {
    29fc:	b2c0      	uxtb	r0, r0
    29fe:	2800      	cmp	r0, #0
    2a00:	d007      	beq.n	2a12 <get_tc_index+0x26>
	ASSERT(false);
    2a02:	229e      	movs	r2, #158	; 0x9e
    2a04:	0052      	lsls	r2, r2, #1
    2a06:	4905      	ldr	r1, [pc, #20]	; (2a1c <get_tc_index+0x30>)
    2a08:	2000      	movs	r0, #0
    2a0a:	4b05      	ldr	r3, [pc, #20]	; (2a20 <get_tc_index+0x34>)
    2a0c:	4798      	blx	r3
	return -1;
    2a0e:	2001      	movs	r0, #1
    2a10:	4240      	negs	r0, r0
}
    2a12:	bd10      	pop	{r4, pc}
    2a14:	42004000 	.word	0x42004000
    2a18:	bdffd000 	.word	0xbdffd000
    2a1c:	00003f30 	.word	0x00003f30
    2a20:	00001c85 	.word	0x00001c85

00002a24 <_timer_init>:
{
    2a24:	b570      	push	{r4, r5, r6, lr}
    2a26:	0006      	movs	r6, r0
    2a28:	000c      	movs	r4, r1
	int8_t i = get_tc_index(hw);
    2a2a:	0008      	movs	r0, r1
    2a2c:	4b5b      	ldr	r3, [pc, #364]	; (2b9c <_timer_init+0x178>)
    2a2e:	4798      	blx	r3
    2a30:	0005      	movs	r5, r0
	device->hw = hw;
    2a32:	60f4      	str	r4, [r6, #12]
	ASSERT(ARRAY_SIZE(_tcs));
    2a34:	228d      	movs	r2, #141	; 0x8d
    2a36:	495a      	ldr	r1, [pc, #360]	; (2ba0 <_timer_init+0x17c>)
    2a38:	2001      	movs	r0, #1
    2a3a:	4b5a      	ldr	r3, [pc, #360]	; (2ba4 <_timer_init+0x180>)
    2a3c:	4798      	blx	r3
	};
}

static inline bool hri_tc_is_syncing(const void *const hw, hri_tc_syncbusy_reg_t reg)
{
	return ((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg;
    2a3e:	6923      	ldr	r3, [r4, #16]
	if (!hri_tc_is_syncing(hw, TC_SYNCBUSY_SWRST)) {
    2a40:	07db      	lsls	r3, r3, #31
    2a42:	d418      	bmi.n	2a76 <_timer_init+0x52>
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2a44:	2203      	movs	r2, #3
    2a46:	6923      	ldr	r3, [r4, #16]
    2a48:	421a      	tst	r2, r3
    2a4a:	d1fc      	bne.n	2a46 <_timer_init+0x22>

static inline hri_tc_ctrla_reg_t hri_tc_get_CTRLA_reg(const void *const hw, hri_tc_ctrla_reg_t mask)
{
	uint32_t tmp;
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    2a4c:	6823      	ldr	r3, [r4, #0]
		if (hri_tc_get_CTRLA_reg(hw, TC_CTRLA_ENABLE)) {
    2a4e:	079b      	lsls	r3, r3, #30
    2a50:	d50b      	bpl.n	2a6a <_timer_init+0x46>
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    2a52:	6823      	ldr	r3, [r4, #0]
    2a54:	2202      	movs	r2, #2
    2a56:	4393      	bics	r3, r2
    2a58:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2a5a:	3201      	adds	r2, #1
    2a5c:	6923      	ldr	r3, [r4, #16]
    2a5e:	421a      	tst	r2, r3
    2a60:	d1fc      	bne.n	2a5c <_timer_init+0x38>
    2a62:	2202      	movs	r2, #2
    2a64:	6923      	ldr	r3, [r4, #16]
    2a66:	421a      	tst	r2, r3
    2a68:	d1fc      	bne.n	2a64 <_timer_init+0x40>
}

static inline void hri_tc_write_CTRLA_reg(const void *const hw, hri_tc_ctrla_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    2a6a:	2301      	movs	r3, #1
    2a6c:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2a6e:	2203      	movs	r2, #3
    2a70:	6923      	ldr	r3, [r4, #16]
    2a72:	421a      	tst	r2, r3
    2a74:	d1fc      	bne.n	2a70 <_timer_init+0x4c>
    2a76:	2201      	movs	r2, #1
    2a78:	6923      	ldr	r3, [r4, #16]
    2a7a:	421a      	tst	r2, r3
    2a7c:	d1fc      	bne.n	2a78 <_timer_init+0x54>
	hri_tc_write_CTRLA_reg(hw, _tcs[i].ctrl_a);
    2a7e:	00ab      	lsls	r3, r5, #2
    2a80:	195b      	adds	r3, r3, r5
    2a82:	009b      	lsls	r3, r3, #2
    2a84:	4a48      	ldr	r2, [pc, #288]	; (2ba8 <_timer_init+0x184>)
    2a86:	18d3      	adds	r3, r2, r3
    2a88:	6859      	ldr	r1, [r3, #4]
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    2a8a:	6021      	str	r1, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2a8c:	2203      	movs	r2, #3
    2a8e:	6923      	ldr	r3, [r4, #16]
    2a90:	421a      	tst	r2, r3
    2a92:	d1fc      	bne.n	2a8e <_timer_init+0x6a>
	hri_tc_write_DBGCTRL_reg(hw, _tcs[i].dbg_ctrl);
    2a94:	00ab      	lsls	r3, r5, #2
    2a96:	195b      	adds	r3, r3, r5
    2a98:	009b      	lsls	r3, r3, #2
    2a9a:	4a43      	ldr	r2, [pc, #268]	; (2ba8 <_timer_init+0x184>)
    2a9c:	18d3      	adds	r3, r2, r3
    2a9e:	7a9a      	ldrb	r2, [r3, #10]
}

static inline void hri_tc_write_DBGCTRL_reg(const void *const hw, hri_tc_dbgctrl_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.DBGCTRL.reg = data;
    2aa0:	73e2      	strb	r2, [r4, #15]
	hri_tc_write_EVCTRL_reg(hw, _tcs[i].event_ctrl);
    2aa2:	891b      	ldrh	r3, [r3, #8]
	((Tc *)hw)->COUNT16.EVCTRL.reg = data;
    2aa4:	80e3      	strh	r3, [r4, #6]
	((Tc *)hw)->COUNT16.WAVE.reg = data;
    2aa6:	2301      	movs	r3, #1
    2aa8:	7323      	strb	r3, [r4, #12]
	if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT32) {
    2aaa:	330b      	adds	r3, #11
    2aac:	400b      	ands	r3, r1
    2aae:	2b08      	cmp	r3, #8
    2ab0:	d03f      	beq.n	2b32 <_timer_init+0x10e>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT16) {
    2ab2:	2b00      	cmp	r3, #0
    2ab4:	d14f      	bne.n	2b56 <_timer_init+0x132>
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)_tcs[i].cc0);
    2ab6:	00ab      	lsls	r3, r5, #2
    2ab8:	195b      	adds	r3, r3, r5
    2aba:	009b      	lsls	r3, r3, #2
    2abc:	4a3a      	ldr	r2, [pc, #232]	; (2ba8 <_timer_init+0x184>)
    2abe:	18d3      	adds	r3, r2, r3
    2ac0:	899b      	ldrh	r3, [r3, #12]
}

static inline void hri_tccount16_write_CC_reg(const void *const hw, uint8_t index, hri_tccount16_cc_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    2ac2:	83a3      	strh	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2ac4:	22c0      	movs	r2, #192	; 0xc0
    2ac6:	6923      	ldr	r3, [r4, #16]
    2ac8:	421a      	tst	r2, r3
    2aca:	d1fc      	bne.n	2ac6 <_timer_init+0xa2>
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    2acc:	2300      	movs	r3, #0
    2ace:	83e3      	strh	r3, [r4, #30]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2ad0:	22c0      	movs	r2, #192	; 0xc0
    2ad2:	6923      	ldr	r3, [r4, #16]
    2ad4:	421a      	tst	r2, r3
    2ad6:	d1fc      	bne.n	2ad2 <_timer_init+0xae>
	((Tc *)hw)->COUNT16.INTENSET.reg = TC_INTENSET_OVF;
    2ad8:	2301      	movs	r3, #1
    2ada:	7263      	strb	r3, [r4, #9]
	if (hw == TC0) {
    2adc:	4b33      	ldr	r3, [pc, #204]	; (2bac <_timer_init+0x188>)
    2ade:	429c      	cmp	r4, r3
    2ae0:	d058      	beq.n	2b94 <_timer_init+0x170>
	NVIC_DisableIRQ(_tcs[i].irq);
    2ae2:	00ab      	lsls	r3, r5, #2
    2ae4:	195b      	adds	r3, r3, r5
    2ae6:	009b      	lsls	r3, r3, #2
    2ae8:	4a2f      	ldr	r2, [pc, #188]	; (2ba8 <_timer_init+0x184>)
    2aea:	18d3      	adds	r3, r2, r3
    2aec:	785b      	ldrb	r3, [r3, #1]
    2aee:	b25b      	sxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
    2af0:	2b00      	cmp	r3, #0
    2af2:	db1c      	blt.n	2b2e <_timer_init+0x10a>
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2af4:	221f      	movs	r2, #31
    2af6:	401a      	ands	r2, r3
    2af8:	2301      	movs	r3, #1
    2afa:	4093      	lsls	r3, r2
    2afc:	2280      	movs	r2, #128	; 0x80
    2afe:	492c      	ldr	r1, [pc, #176]	; (2bb0 <_timer_init+0x18c>)
    2b00:	508b      	str	r3, [r1, r2]
  __ASM volatile ("dsb 0xF":::"memory");
    2b02:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2b06:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_tcs[i].irq);
    2b0a:	00ab      	lsls	r3, r5, #2
    2b0c:	195d      	adds	r5, r3, r5
    2b0e:	00ad      	lsls	r5, r5, #2
    2b10:	4b25      	ldr	r3, [pc, #148]	; (2ba8 <_timer_init+0x184>)
    2b12:	195d      	adds	r5, r3, r5
    2b14:	2301      	movs	r3, #1
    2b16:	56eb      	ldrsb	r3, [r5, r3]
  if ((int32_t)(IRQn) >= 0)
    2b18:	2b00      	cmp	r3, #0
    2b1a:	db08      	blt.n	2b2e <_timer_init+0x10a>
    NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2b1c:	3a61      	subs	r2, #97	; 0x61
    2b1e:	401a      	ands	r2, r3
    2b20:	2301      	movs	r3, #1
    2b22:	4093      	lsls	r3, r2
    2b24:	000a      	movs	r2, r1
    2b26:	21c0      	movs	r1, #192	; 0xc0
    2b28:	0049      	lsls	r1, r1, #1
    2b2a:	5053      	str	r3, [r2, r1]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2b2c:	6013      	str	r3, [r2, #0]
}
    2b2e:	2000      	movs	r0, #0
    2b30:	bd70      	pop	{r4, r5, r6, pc}
		hri_tccount32_write_CC_reg(hw, 0, _tcs[i].cc0);
    2b32:	00ab      	lsls	r3, r5, #2
    2b34:	195b      	adds	r3, r3, r5
    2b36:	009b      	lsls	r3, r3, #2
    2b38:	4a1b      	ldr	r2, [pc, #108]	; (2ba8 <_timer_init+0x184>)
    2b3a:	18d3      	adds	r3, r2, r3
    2b3c:	68db      	ldr	r3, [r3, #12]
}

static inline void hri_tccount32_write_CC_reg(const void *const hw, uint8_t index, hri_tccount32_cc_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    2b3e:	61e3      	str	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2b40:	22c0      	movs	r2, #192	; 0xc0
    2b42:	6923      	ldr	r3, [r4, #16]
    2b44:	421a      	tst	r2, r3
    2b46:	d1fc      	bne.n	2b42 <_timer_init+0x11e>
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    2b48:	2300      	movs	r3, #0
    2b4a:	6223      	str	r3, [r4, #32]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2b4c:	22c0      	movs	r2, #192	; 0xc0
    2b4e:	6923      	ldr	r3, [r4, #16]
    2b50:	421a      	tst	r2, r3
    2b52:	d1fc      	bne.n	2b4e <_timer_init+0x12a>
    2b54:	e7c0      	b.n	2ad8 <_timer_init+0xb4>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT8) {
    2b56:	2b04      	cmp	r3, #4
    2b58:	d1be      	bne.n	2ad8 <_timer_init+0xb4>
		hri_tccount8_write_CC_reg(hw, 0, (uint8_t)_tcs[i].cc0);
    2b5a:	00ab      	lsls	r3, r5, #2
    2b5c:	195b      	adds	r3, r3, r5
    2b5e:	009b      	lsls	r3, r3, #2
    2b60:	4a11      	ldr	r2, [pc, #68]	; (2ba8 <_timer_init+0x184>)
    2b62:	18d3      	adds	r3, r2, r3
    2b64:	7b1b      	ldrb	r3, [r3, #12]
	((Tc *)hw)->COUNT8.CC[index].reg = data;
    2b66:	7723      	strb	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2b68:	22c0      	movs	r2, #192	; 0xc0
    2b6a:	6923      	ldr	r3, [r4, #16]
    2b6c:	421a      	tst	r2, r3
    2b6e:	d1fc      	bne.n	2b6a <_timer_init+0x146>
	((Tc *)hw)->COUNT8.CC[index].reg = data;
    2b70:	2300      	movs	r3, #0
    2b72:	7763      	strb	r3, [r4, #29]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2b74:	22c0      	movs	r2, #192	; 0xc0
    2b76:	6923      	ldr	r3, [r4, #16]
    2b78:	421a      	tst	r2, r3
    2b7a:	d1fc      	bne.n	2b76 <_timer_init+0x152>
		hri_tccount8_write_PER_reg(hw, _tcs[i].per);
    2b7c:	00ab      	lsls	r3, r5, #2
    2b7e:	195b      	adds	r3, r3, r5
    2b80:	009b      	lsls	r3, r3, #2
    2b82:	4a09      	ldr	r2, [pc, #36]	; (2ba8 <_timer_init+0x184>)
    2b84:	18d3      	adds	r3, r2, r3
    2b86:	7adb      	ldrb	r3, [r3, #11]
	((Tc *)hw)->COUNT8.PER.reg = data;
    2b88:	76e3      	strb	r3, [r4, #27]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2b8a:	2220      	movs	r2, #32
    2b8c:	6923      	ldr	r3, [r4, #16]
    2b8e:	421a      	tst	r2, r3
    2b90:	d1fc      	bne.n	2b8c <_timer_init+0x168>
    2b92:	e7a1      	b.n	2ad8 <_timer_init+0xb4>
		_tc0_dev = (struct _timer_device *)dev;
    2b94:	4b07      	ldr	r3, [pc, #28]	; (2bb4 <_timer_init+0x190>)
    2b96:	601e      	str	r6, [r3, #0]
    2b98:	e7a3      	b.n	2ae2 <_timer_init+0xbe>
    2b9a:	46c0      	nop			; (mov r8, r8)
    2b9c:	000029ed 	.word	0x000029ed
    2ba0:	00003f30 	.word	0x00003f30
    2ba4:	00001c85 	.word	0x00001c85
    2ba8:	00003f1c 	.word	0x00003f1c
    2bac:	42003000 	.word	0x42003000
    2bb0:	e000e100 	.word	0xe000e100
    2bb4:	200024f8 	.word	0x200024f8

00002bb8 <_timer_start>:
	hri_tc_set_CTRLA_ENABLE_bit(device->hw);
    2bb8:	68c2      	ldr	r2, [r0, #12]
	((Tc *)hw)->COUNT16.CTRLA.reg |= TC_CTRLA_ENABLE;
    2bba:	6813      	ldr	r3, [r2, #0]
    2bbc:	2102      	movs	r1, #2
    2bbe:	430b      	orrs	r3, r1
    2bc0:	6013      	str	r3, [r2, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2bc2:	3101      	adds	r1, #1
    2bc4:	6913      	ldr	r3, [r2, #16]
    2bc6:	4219      	tst	r1, r3
    2bc8:	d1fc      	bne.n	2bc4 <_timer_start+0xc>
}
    2bca:	4770      	bx	lr

00002bcc <_timer_is_started>:
	return hri_tc_get_CTRLA_ENABLE_bit(device->hw);
    2bcc:	68c2      	ldr	r2, [r0, #12]
    2bce:	2103      	movs	r1, #3
    2bd0:	6913      	ldr	r3, [r2, #16]
    2bd2:	4219      	tst	r1, r3
    2bd4:	d1fc      	bne.n	2bd0 <_timer_is_started+0x4>
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    2bd6:	6810      	ldr	r0, [r2, #0]
	return (bool)tmp;
    2bd8:	0780      	lsls	r0, r0, #30
    2bda:	0fc0      	lsrs	r0, r0, #31
}
    2bdc:	4770      	bx	lr

00002bde <_tc_get_timer>:
}
    2bde:	2000      	movs	r0, #0
    2be0:	4770      	bx	lr
	...

00002be4 <_timer_set_irq>:
{
    2be4:	b510      	push	{r4, lr}
	int8_t      i  = get_tc_index(hw);
    2be6:	68c0      	ldr	r0, [r0, #12]
    2be8:	4b08      	ldr	r3, [pc, #32]	; (2c0c <_timer_set_irq+0x28>)
    2bea:	4798      	blx	r3
    2bec:	0004      	movs	r4, r0
	ASSERT(ARRAY_SIZE(_tcs));
    2bee:	2210      	movs	r2, #16
    2bf0:	32ff      	adds	r2, #255	; 0xff
    2bf2:	4907      	ldr	r1, [pc, #28]	; (2c10 <_timer_set_irq+0x2c>)
    2bf4:	2001      	movs	r0, #1
    2bf6:	4b07      	ldr	r3, [pc, #28]	; (2c14 <_timer_set_irq+0x30>)
    2bf8:	4798      	blx	r3
	_irq_set(_tcs[i].irq);
    2bfa:	00a0      	lsls	r0, r4, #2
    2bfc:	1900      	adds	r0, r0, r4
    2bfe:	0080      	lsls	r0, r0, #2
    2c00:	4b05      	ldr	r3, [pc, #20]	; (2c18 <_timer_set_irq+0x34>)
    2c02:	1818      	adds	r0, r3, r0
    2c04:	7840      	ldrb	r0, [r0, #1]
    2c06:	4b05      	ldr	r3, [pc, #20]	; (2c1c <_timer_set_irq+0x38>)
    2c08:	4798      	blx	r3
}
    2c0a:	bd10      	pop	{r4, pc}
    2c0c:	000029ed 	.word	0x000029ed
    2c10:	00003f30 	.word	0x00003f30
    2c14:	00001c85 	.word	0x00001c85
    2c18:	00003f1c 	.word	0x00003f1c
    2c1c:	000022b5 	.word	0x000022b5

00002c20 <TC0_Handler>:
{
    2c20:	b510      	push	{r4, lr}
	tc_interrupt_handler(_tc0_dev);
    2c22:	4b06      	ldr	r3, [pc, #24]	; (2c3c <TC0_Handler+0x1c>)
    2c24:	6818      	ldr	r0, [r3, #0]
	void *const hw = device->hw;
    2c26:	68c3      	ldr	r3, [r0, #12]
	return (((Tc *)hw)->COUNT16.INTFLAG.reg & TC_INTFLAG_OVF) >> TC_INTFLAG_OVF_Pos;
    2c28:	7a9a      	ldrb	r2, [r3, #10]
	if (hri_tc_get_interrupt_OVF_bit(hw)) {
    2c2a:	07d2      	lsls	r2, r2, #31
    2c2c:	d400      	bmi.n	2c30 <TC0_Handler+0x10>
}
    2c2e:	bd10      	pop	{r4, pc}
	((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_OVF;
    2c30:	2201      	movs	r2, #1
    2c32:	729a      	strb	r2, [r3, #10]
		device->timer_cb.period_expired(device);
    2c34:	6803      	ldr	r3, [r0, #0]
    2c36:	4798      	blx	r3
}
    2c38:	e7f9      	b.n	2c2e <TC0_Handler+0xe>
    2c3a:	46c0      	nop			; (mov r8, r8)
    2c3c:	200024f8 	.word	0x200024f8

00002c40 <_wdt_init>:

/**
 * \brief WDT initialization function
 */
int32_t _wdt_init(struct wdt_dev *const dev)
{
    2c40:	b510      	push	{r4, lr}
    2c42:	1e04      	subs	r4, r0, #0
	/* Sanity check arguments */
	ASSERT(dev && dev->hw);
    2c44:	d025      	beq.n	2c92 <_wdt_init+0x52>
    2c46:	6800      	ldr	r0, [r0, #0]
    2c48:	1e43      	subs	r3, r0, #1
    2c4a:	4198      	sbcs	r0, r3
    2c4c:	b2c0      	uxtb	r0, r0
    2c4e:	2250      	movs	r2, #80	; 0x50
    2c50:	4914      	ldr	r1, [pc, #80]	; (2ca4 <_wdt_init+0x64>)
    2c52:	4b15      	ldr	r3, [pc, #84]	; (2ca8 <_wdt_init+0x68>)
    2c54:	4798      	blx	r3

	if (hri_wdt_get_CTRLA_ALWAYSON_bit(dev->hw) || hri_wdt_get_CTRLA_ENABLE_bit(dev->hw)) {
    2c56:	6823      	ldr	r3, [r4, #0]
typedef uint8_t  hri_wdt_intenset_reg_t;
typedef uint8_t  hri_wdt_intflag_reg_t;

static inline void hri_wdt_wait_for_sync(const void *const hw, hri_wdt_syncbusy_reg_t reg)
{
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    2c58:	210e      	movs	r1, #14
    2c5a:	689a      	ldr	r2, [r3, #8]
    2c5c:	4211      	tst	r1, r2
    2c5e:	d1fc      	bne.n	2c5a <_wdt_init+0x1a>

static inline bool hri_wdt_get_CTRLA_ALWAYSON_bit(const void *const hw)
{
	uint8_t tmp;
	hri_wdt_wait_for_sync(hw, WDT_SYNCBUSY_ENABLE | WDT_SYNCBUSY_WEN | WDT_SYNCBUSY_ALWAYSON);
	tmp = ((Wdt *)hw)->CTRLA.reg;
    2c60:	781a      	ldrb	r2, [r3, #0]
    2c62:	09d2      	lsrs	r2, r2, #7
    2c64:	d117      	bne.n	2c96 <_wdt_init+0x56>
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    2c66:	210e      	movs	r1, #14
    2c68:	689a      	ldr	r2, [r3, #8]
    2c6a:	4211      	tst	r1, r2
    2c6c:	d1fc      	bne.n	2c68 <_wdt_init+0x28>
	tmp = ((Wdt *)hw)->CTRLA.reg;
    2c6e:	781a      	ldrb	r2, [r3, #0]
    2c70:	0792      	lsls	r2, r2, #30
    2c72:	d413      	bmi.n	2c9c <_wdt_init+0x5c>
	((Wdt *)hw)->CTRLA.reg &= ~WDT_CTRLA_WEN;
    2c74:	781a      	ldrb	r2, [r3, #0]
    2c76:	2104      	movs	r1, #4
    2c78:	438a      	bics	r2, r1
    2c7a:	701a      	strb	r2, [r3, #0]
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    2c7c:	310a      	adds	r1, #10
    2c7e:	689a      	ldr	r2, [r3, #8]
    2c80:	4211      	tst	r1, r2
    2c82:	d1fc      	bne.n	2c7e <_wdt_init+0x3e>
			hri_wdt_write_CONFIG_WINDOW_bf(dev->hw, CONF_WDT_WINDOW);
		} else {
			hri_wdt_clear_CTRLA_WEN_bit(dev->hw);
		}

		hri_wdt_write_CONFIG_PER_bf(dev->hw, CONF_WDT_PER);
    2c84:	6822      	ldr	r2, [r4, #0]

static inline void hri_wdt_write_CONFIG_PER_bf(const void *const hw, hri_wdt_config_reg_t data)
{
	uint8_t tmp;
	WDT_CRITICAL_SECTION_ENTER();
	tmp = ((Wdt *)hw)->CONFIG.reg;
    2c86:	7853      	ldrb	r3, [r2, #1]
	tmp &= ~WDT_CONFIG_PER_Msk;
    2c88:	210f      	movs	r1, #15
    2c8a:	438b      	bics	r3, r1
	tmp |= WDT_CONFIG_PER(data);
	((Wdt *)hw)->CONFIG.reg = tmp;
    2c8c:	7053      	strb	r3, [r2, #1]
	}

	return ERR_NONE;
    2c8e:	2000      	movs	r0, #0
}
    2c90:	bd10      	pop	{r4, pc}
    2c92:	2000      	movs	r0, #0
    2c94:	e7db      	b.n	2c4e <_wdt_init+0xe>
		return ERR_DENIED;
    2c96:	2011      	movs	r0, #17
    2c98:	4240      	negs	r0, r0
    2c9a:	e7f9      	b.n	2c90 <_wdt_init+0x50>
    2c9c:	2011      	movs	r0, #17
    2c9e:	4240      	negs	r0, r0
    2ca0:	e7f6      	b.n	2c90 <_wdt_init+0x50>
    2ca2:	46c0      	nop			; (mov r8, r8)
    2ca4:	00003f44 	.word	0x00003f44
    2ca8:	00001c85 	.word	0x00001c85

00002cac <_wdt_set_timeout_period>:

/**
 * \brief set timeout period for WDT instance
 */
int32_t _wdt_set_timeout_period(struct wdt_dev *const dev, const uint32_t clk_rate, const uint16_t timeout_period)
{
    2cac:	b570      	push	{r4, r5, r6, lr}
    2cae:	0004      	movs	r4, r0
    2cb0:	000e      	movs	r6, r1
    2cb2:	0015      	movs	r5, r2
	uint64_t            tmp;
	uint32_t            period_cycles;
	enum wdt_period_reg timeout_period_reg;
	/* Sanity check arguments */
	ASSERT(dev && dev->hw);
    2cb4:	2800      	cmp	r0, #0
    2cb6:	d037      	beq.n	2d28 <_wdt_set_timeout_period+0x7c>
    2cb8:	6800      	ldr	r0, [r0, #0]
    2cba:	1e43      	subs	r3, r0, #1
    2cbc:	4198      	sbcs	r0, r3
    2cbe:	b2c0      	uxtb	r0, r0
    2cc0:	227a      	movs	r2, #122	; 0x7a
    2cc2:	493c      	ldr	r1, [pc, #240]	; (2db4 <_wdt_set_timeout_period+0x108>)
    2cc4:	4b3c      	ldr	r3, [pc, #240]	; (2db8 <_wdt_set_timeout_period+0x10c>)
    2cc6:	4798      	blx	r3

	if (hri_wdt_get_CTRLA_ALWAYSON_bit(dev->hw) || hri_wdt_get_CTRLA_ENABLE_bit(dev->hw)) {
    2cc8:	6824      	ldr	r4, [r4, #0]
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    2cca:	220e      	movs	r2, #14
    2ccc:	68a3      	ldr	r3, [r4, #8]
    2cce:	421a      	tst	r2, r3
    2cd0:	d1fc      	bne.n	2ccc <_wdt_set_timeout_period+0x20>
	tmp = ((Wdt *)hw)->CTRLA.reg;
    2cd2:	7823      	ldrb	r3, [r4, #0]
    2cd4:	09db      	lsrs	r3, r3, #7
    2cd6:	d164      	bne.n	2da2 <_wdt_set_timeout_period+0xf6>
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    2cd8:	220e      	movs	r2, #14
    2cda:	68a3      	ldr	r3, [r4, #8]
    2cdc:	421a      	tst	r2, r3
    2cde:	d1fc      	bne.n	2cda <_wdt_set_timeout_period+0x2e>
	tmp = ((Wdt *)hw)->CTRLA.reg;
    2ce0:	7823      	ldrb	r3, [r4, #0]
    2ce2:	079b      	lsls	r3, r3, #30
    2ce4:	d460      	bmi.n	2da8 <_wdt_set_timeout_period+0xfc>
		return ERR_DENIED;
	} else {
		/* calc the period cycles corresponding to timeout period */
		tmp = (uint64_t)timeout_period * clk_rate;
    2ce6:	0032      	movs	r2, r6
    2ce8:	2300      	movs	r3, #0
    2cea:	0028      	movs	r0, r5
    2cec:	2100      	movs	r1, #0
    2cee:	4d33      	ldr	r5, [pc, #204]	; (2dbc <_wdt_set_timeout_period+0x110>)
    2cf0:	47a8      	blx	r5

		/* check whether overflow*/
		if (tmp >> 32) {
    2cf2:	2900      	cmp	r1, #0
    2cf4:	d15b      	bne.n	2dae <_wdt_set_timeout_period+0x102>
			return ERR_INVALID_ARG;
		}

		period_cycles = (uint32_t)tmp;
		/* calc the register value corresponding to period cysles */
		switch (period_cycles) {
    2cf6:	23fa      	movs	r3, #250	; 0xfa
    2cf8:	029b      	lsls	r3, r3, #10
    2cfa:	4298      	cmp	r0, r3
    2cfc:	d043      	beq.n	2d86 <_wdt_set_timeout_period+0xda>
    2cfe:	d915      	bls.n	2d2c <_wdt_set_timeout_period+0x80>
    2d00:	23fa      	movs	r3, #250	; 0xfa
    2d02:	035b      	lsls	r3, r3, #13
    2d04:	4298      	cmp	r0, r3
    2d06:	d042      	beq.n	2d8e <_wdt_set_timeout_period+0xe2>
    2d08:	d92f      	bls.n	2d6a <_wdt_set_timeout_period+0xbe>
    2d0a:	23fa      	movs	r3, #250	; 0xfa
    2d0c:	03db      	lsls	r3, r3, #15
    2d0e:	4298      	cmp	r0, r3
    2d10:	d041      	beq.n	2d96 <_wdt_set_timeout_period+0xea>
    2d12:	23fa      	movs	r3, #250	; 0xfa
    2d14:	041b      	lsls	r3, r3, #16
    2d16:	4298      	cmp	r0, r3
    2d18:	d03f      	beq.n	2d9a <_wdt_set_timeout_period+0xee>
    2d1a:	23fa      	movs	r3, #250	; 0xfa
    2d1c:	039b      	lsls	r3, r3, #14
    2d1e:	4298      	cmp	r0, r3
    2d20:	d037      	beq.n	2d92 <_wdt_set_timeout_period+0xe6>
			break;
		case WDT_CLK_16384CYCLE *WDT_PERIOD_RATE:
			timeout_period_reg = WDT_PERIOD_16384CYCLE;
			break;
		default:
			return ERR_INVALID_ARG;
    2d22:	200d      	movs	r0, #13
    2d24:	4240      	negs	r0, r0
    2d26:	e015      	b.n	2d54 <_wdt_set_timeout_period+0xa8>
    2d28:	2000      	movs	r0, #0
    2d2a:	e7c9      	b.n	2cc0 <_wdt_set_timeout_period+0x14>
		switch (period_cycles) {
    2d2c:	23fa      	movs	r3, #250	; 0xfa
    2d2e:	01db      	lsls	r3, r3, #7
    2d30:	4298      	cmp	r0, r3
    2d32:	d024      	beq.n	2d7e <_wdt_set_timeout_period+0xd2>
    2d34:	d80f      	bhi.n	2d56 <_wdt_set_timeout_period+0xaa>
    2d36:	23fa      	movs	r3, #250	; 0xfa
    2d38:	015b      	lsls	r3, r3, #5
    2d3a:	4298      	cmp	r0, r3
    2d3c:	d02f      	beq.n	2d9e <_wdt_set_timeout_period+0xf2>
    2d3e:	23fa      	movs	r3, #250	; 0xfa
    2d40:	019b      	lsls	r3, r3, #6
			timeout_period_reg = WDT_PERIOD_16CYCLE;
    2d42:	2201      	movs	r2, #1
		switch (period_cycles) {
    2d44:	4298      	cmp	r0, r3
    2d46:	d1ec      	bne.n	2d22 <_wdt_set_timeout_period+0x76>
	tmp = ((Wdt *)hw)->CONFIG.reg;
    2d48:	7863      	ldrb	r3, [r4, #1]
	tmp &= ~WDT_CONFIG_PER_Msk;
    2d4a:	210f      	movs	r1, #15
    2d4c:	438b      	bics	r3, r1
	tmp |= WDT_CONFIG_PER(data);
    2d4e:	4313      	orrs	r3, r2
	((Wdt *)hw)->CONFIG.reg = tmp;
    2d50:	7063      	strb	r3, [r4, #1]
		}
	}

	hri_wdt_write_CONFIG_PER_bf(dev->hw, (uint8_t)timeout_period_reg);

	return ERR_NONE;
    2d52:	2000      	movs	r0, #0
}
    2d54:	bd70      	pop	{r4, r5, r6, pc}
		switch (period_cycles) {
    2d56:	23fa      	movs	r3, #250	; 0xfa
    2d58:	021b      	lsls	r3, r3, #8
    2d5a:	4298      	cmp	r0, r3
    2d5c:	d011      	beq.n	2d82 <_wdt_set_timeout_period+0xd6>
    2d5e:	23fa      	movs	r3, #250	; 0xfa
    2d60:	025b      	lsls	r3, r3, #9
			timeout_period_reg = WDT_PERIOD_128CYCLE;
    2d62:	2204      	movs	r2, #4
		switch (period_cycles) {
    2d64:	4298      	cmp	r0, r3
    2d66:	d0ef      	beq.n	2d48 <_wdt_set_timeout_period+0x9c>
    2d68:	e7db      	b.n	2d22 <_wdt_set_timeout_period+0x76>
    2d6a:	23fa      	movs	r3, #250	; 0xfa
    2d6c:	02db      	lsls	r3, r3, #11
    2d6e:	4298      	cmp	r0, r3
    2d70:	d00b      	beq.n	2d8a <_wdt_set_timeout_period+0xde>
    2d72:	23fa      	movs	r3, #250	; 0xfa
    2d74:	031b      	lsls	r3, r3, #12
			timeout_period_reg = WDT_PERIOD_1024CYCLE;
    2d76:	2207      	movs	r2, #7
		switch (period_cycles) {
    2d78:	4298      	cmp	r0, r3
    2d7a:	d0e5      	beq.n	2d48 <_wdt_set_timeout_period+0x9c>
    2d7c:	e7d1      	b.n	2d22 <_wdt_set_timeout_period+0x76>
			timeout_period_reg = WDT_PERIOD_32CYCLE;
    2d7e:	2202      	movs	r2, #2
			break;
    2d80:	e7e2      	b.n	2d48 <_wdt_set_timeout_period+0x9c>
			timeout_period_reg = WDT_PERIOD_64CYCLE;
    2d82:	2203      	movs	r2, #3
			break;
    2d84:	e7e0      	b.n	2d48 <_wdt_set_timeout_period+0x9c>
			timeout_period_reg = WDT_PERIOD_256CYCLE;
    2d86:	2205      	movs	r2, #5
			break;
    2d88:	e7de      	b.n	2d48 <_wdt_set_timeout_period+0x9c>
			timeout_period_reg = WDT_PERIOD_512CYCLE;
    2d8a:	2206      	movs	r2, #6
			break;
    2d8c:	e7dc      	b.n	2d48 <_wdt_set_timeout_period+0x9c>
			timeout_period_reg = WDT_PERIOD_2048CYCLE;
    2d8e:	2208      	movs	r2, #8
			break;
    2d90:	e7da      	b.n	2d48 <_wdt_set_timeout_period+0x9c>
			timeout_period_reg = WDT_PERIOD_4096CYCLE;
    2d92:	2209      	movs	r2, #9
			break;
    2d94:	e7d8      	b.n	2d48 <_wdt_set_timeout_period+0x9c>
			timeout_period_reg = WDT_PERIOD_8192CYCLE;
    2d96:	220a      	movs	r2, #10
			break;
    2d98:	e7d6      	b.n	2d48 <_wdt_set_timeout_period+0x9c>
			timeout_period_reg = WDT_PERIOD_16384CYCLE;
    2d9a:	220b      	movs	r2, #11
			break;
    2d9c:	e7d4      	b.n	2d48 <_wdt_set_timeout_period+0x9c>
			timeout_period_reg = WDT_PERIOD_8CYCLE;
    2d9e:	2200      	movs	r2, #0
    2da0:	e7d2      	b.n	2d48 <_wdt_set_timeout_period+0x9c>
		return ERR_DENIED;
    2da2:	2011      	movs	r0, #17
    2da4:	4240      	negs	r0, r0
    2da6:	e7d5      	b.n	2d54 <_wdt_set_timeout_period+0xa8>
    2da8:	2011      	movs	r0, #17
    2daa:	4240      	negs	r0, r0
    2dac:	e7d2      	b.n	2d54 <_wdt_set_timeout_period+0xa8>
			return ERR_INVALID_ARG;
    2dae:	200d      	movs	r0, #13
    2db0:	4240      	negs	r0, r0
    2db2:	e7cf      	b.n	2d54 <_wdt_set_timeout_period+0xa8>
    2db4:	00003f44 	.word	0x00003f44
    2db8:	00001c85 	.word	0x00001c85
    2dbc:	00002f71 	.word	0x00002f71

00002dc0 <_wdt_enable>:

/**
 * \brief enbale watchdog timer
 */
int32_t _wdt_enable(struct wdt_dev *const dev)
{
    2dc0:	b510      	push	{r4, lr}
    2dc2:	1e04      	subs	r4, r0, #0
	/* Sanity check arguments */
	ASSERT(dev && dev->hw);
    2dc4:	d012      	beq.n	2dec <_wdt_enable+0x2c>
    2dc6:	6800      	ldr	r0, [r0, #0]
    2dc8:	1e43      	subs	r3, r0, #1
    2dca:	4198      	sbcs	r0, r3
    2dcc:	b2c0      	uxtb	r0, r0
    2dce:	22fb      	movs	r2, #251	; 0xfb
    2dd0:	4907      	ldr	r1, [pc, #28]	; (2df0 <_wdt_enable+0x30>)
    2dd2:	4b08      	ldr	r3, [pc, #32]	; (2df4 <_wdt_enable+0x34>)
    2dd4:	4798      	blx	r3

	hri_wdt_set_CTRLA_ENABLE_bit(dev->hw);
    2dd6:	6822      	ldr	r2, [r4, #0]
	((Wdt *)hw)->CTRLA.reg |= WDT_CTRLA_ENABLE;
    2dd8:	7813      	ldrb	r3, [r2, #0]
    2dda:	2102      	movs	r1, #2
    2ddc:	430b      	orrs	r3, r1
    2dde:	7013      	strb	r3, [r2, #0]
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    2de0:	310c      	adds	r1, #12
    2de2:	6893      	ldr	r3, [r2, #8]
    2de4:	4219      	tst	r1, r3
    2de6:	d1fc      	bne.n	2de2 <_wdt_enable+0x22>

	return ERR_NONE;
}
    2de8:	2000      	movs	r0, #0
    2dea:	bd10      	pop	{r4, pc}
    2dec:	2000      	movs	r0, #0
    2dee:	e7ee      	b.n	2dce <_wdt_enable+0xe>
    2df0:	00003f44 	.word	0x00003f44
    2df4:	00001c85 	.word	0x00001c85

00002df8 <_wdt_disable>:

/**
 * \brief disable watchdog timer
 */
int32_t _wdt_disable(struct wdt_dev *const dev)
{
    2df8:	b510      	push	{r4, lr}
    2dfa:	1e04      	subs	r4, r0, #0
	/* Sanity check arguments */
	ASSERT(dev && dev->hw);
    2dfc:	d01a      	beq.n	2e34 <_wdt_disable+0x3c>
    2dfe:	6800      	ldr	r0, [r0, #0]
    2e00:	1e43      	subs	r3, r0, #1
    2e02:	4198      	sbcs	r0, r3
    2e04:	b2c0      	uxtb	r0, r0
    2e06:	2284      	movs	r2, #132	; 0x84
    2e08:	0052      	lsls	r2, r2, #1
    2e0a:	490d      	ldr	r1, [pc, #52]	; (2e40 <_wdt_disable+0x48>)
    2e0c:	4b0d      	ldr	r3, [pc, #52]	; (2e44 <_wdt_disable+0x4c>)
    2e0e:	4798      	blx	r3

	if (hri_wdt_get_CTRLA_ALWAYSON_bit(dev->hw)) {
    2e10:	6823      	ldr	r3, [r4, #0]
    2e12:	210e      	movs	r1, #14
    2e14:	689a      	ldr	r2, [r3, #8]
    2e16:	4211      	tst	r1, r2
    2e18:	d1fc      	bne.n	2e14 <_wdt_disable+0x1c>
	tmp = ((Wdt *)hw)->CTRLA.reg;
    2e1a:	781a      	ldrb	r2, [r3, #0]
    2e1c:	09d2      	lsrs	r2, r2, #7
    2e1e:	d10b      	bne.n	2e38 <_wdt_disable+0x40>
	((Wdt *)hw)->CTRLA.reg &= ~WDT_CTRLA_ENABLE;
    2e20:	781a      	ldrb	r2, [r3, #0]
    2e22:	2102      	movs	r1, #2
    2e24:	438a      	bics	r2, r1
    2e26:	701a      	strb	r2, [r3, #0]
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    2e28:	310c      	adds	r1, #12
    2e2a:	689a      	ldr	r2, [r3, #8]
    2e2c:	4211      	tst	r1, r2
    2e2e:	d1fc      	bne.n	2e2a <_wdt_disable+0x32>
		return ERR_DENIED;
	} else {
		hri_wdt_clear_CTRLA_ENABLE_bit(dev->hw);
	}

	return ERR_NONE;
    2e30:	2000      	movs	r0, #0
}
    2e32:	bd10      	pop	{r4, pc}
    2e34:	2000      	movs	r0, #0
    2e36:	e7e6      	b.n	2e06 <_wdt_disable+0xe>
		return ERR_DENIED;
    2e38:	2011      	movs	r0, #17
    2e3a:	4240      	negs	r0, r0
    2e3c:	e7f9      	b.n	2e32 <_wdt_disable+0x3a>
    2e3e:	46c0      	nop			; (mov r8, r8)
    2e40:	00003f44 	.word	0x00003f44
    2e44:	00001c85 	.word	0x00001c85

00002e48 <_wdt_feed>:

/**
 * \brief reset watchdog timer to make wdt work from start
 */
int32_t _wdt_feed(struct wdt_dev *const dev)
{
    2e48:	b510      	push	{r4, lr}
    2e4a:	1e04      	subs	r4, r0, #0
	/* Sanity check arguments */
	ASSERT(dev && dev->hw);
    2e4c:	d011      	beq.n	2e72 <_wdt_feed+0x2a>
    2e4e:	6800      	ldr	r0, [r0, #0]
    2e50:	1e43      	subs	r3, r0, #1
    2e52:	4198      	sbcs	r0, r3
    2e54:	b2c0      	uxtb	r0, r0
    2e56:	221a      	movs	r2, #26
    2e58:	32ff      	adds	r2, #255	; 0xff
    2e5a:	4907      	ldr	r1, [pc, #28]	; (2e78 <_wdt_feed+0x30>)
    2e5c:	4b07      	ldr	r3, [pc, #28]	; (2e7c <_wdt_feed+0x34>)
    2e5e:	4798      	blx	r3

	hri_wdt_write_CLEAR_reg(dev->hw, WDT_CLEAR_CLEAR_KEY);
    2e60:	6822      	ldr	r2, [r4, #0]
}

static inline void hri_wdt_write_CLEAR_reg(const void *const hw, hri_wdt_clear_reg_t data)
{
	WDT_CRITICAL_SECTION_ENTER();
	((Wdt *)hw)->CLEAR.reg = data;
    2e62:	23a5      	movs	r3, #165	; 0xa5
    2e64:	7313      	strb	r3, [r2, #12]
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    2e66:	2110      	movs	r1, #16
    2e68:	6893      	ldr	r3, [r2, #8]
    2e6a:	4219      	tst	r1, r3
    2e6c:	d1fc      	bne.n	2e68 <_wdt_feed+0x20>

	return ERR_NONE;
}
    2e6e:	2000      	movs	r0, #0
    2e70:	bd10      	pop	{r4, pc}
    2e72:	2000      	movs	r0, #0
    2e74:	e7ef      	b.n	2e56 <_wdt_feed+0xe>
    2e76:	46c0      	nop			; (mov r8, r8)
    2e78:	00003f44 	.word	0x00003f44
    2e7c:	00001c85 	.word	0x00001c85

00002e80 <adas_power_enable>:
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    2e80:	23c0      	movs	r3, #192	; 0xc0
    2e82:	05db      	lsls	r3, r3, #23
    2e84:	2280      	movs	r2, #128	; 0x80
    2e86:	0512      	lsls	r2, r2, #20
    2e88:	619a      	str	r2, [r3, #24]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    2e8a:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    2e8c:	2382      	movs	r3, #130	; 0x82
    2e8e:	05db      	lsls	r3, r3, #23
    2e90:	2280      	movs	r2, #128	; 0x80
    2e92:	05d2      	lsls	r2, r2, #23
    2e94:	629a      	str	r2, [r3, #40]	; 0x28
    2e96:	4a01      	ldr	r2, [pc, #4]	; (2e9c <adas_power_enable+0x1c>)
    2e98:	629a      	str	r2, [r3, #40]	; 0x28

void adas_power_enable(void)
{
	gpio_set_pin_level(PIN_FPGA_POWER, true);
	gpio_set_pin_direction(PIN_FPGA_POWER, GPIO_DIRECTION_OUT);
}
    2e9a:	4770      	bx	lr
    2e9c:	c0000800 	.word	0xc0000800

00002ea0 <main>:




int main(void)
{
    2ea0:	b570      	push	{r4, r5, r6, lr}
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
    2ea2:	4b23      	ldr	r3, [pc, #140]	; (2f30 <main+0x90>)
    2ea4:	4798      	blx	r3

	
	//TIMER_0_example();
	elog_init();
    2ea6:	4b23      	ldr	r3, [pc, #140]	; (2f34 <main+0x94>)
    2ea8:	4798      	blx	r3
	uart_fpga_init();
    2eaa:	4b23      	ldr	r3, [pc, #140]	; (2f38 <main+0x98>)
    2eac:	4798      	blx	r3
	
	timer_start(&TIMER_0);
    2eae:	4823      	ldr	r0, [pc, #140]	; (2f3c <main+0x9c>)
    2eb0:	4b23      	ldr	r3, [pc, #140]	; (2f40 <main+0xa0>)
    2eb2:	4798      	blx	r3
	adas_power_enable();
    2eb4:	4b23      	ldr	r3, [pc, #140]	; (2f44 <main+0xa4>)
    2eb6:	4798      	blx	r3
	can_drv_init();
    2eb8:	4b23      	ldr	r3, [pc, #140]	; (2f48 <main+0xa8>)
    2eba:	4798      	blx	r3
	ASSERT(wdt && wdt->dev.hw);
    2ebc:	4d23      	ldr	r5, [pc, #140]	; (2f4c <main+0xac>)
    2ebe:	4c24      	ldr	r4, [pc, #144]	; (2f50 <main+0xb0>)
    2ec0:	6820      	ldr	r0, [r4, #0]
    2ec2:	1e43      	subs	r3, r0, #1
    2ec4:	4198      	sbcs	r0, r3
    2ec6:	b2c0      	uxtb	r0, r0
    2ec8:	226f      	movs	r2, #111	; 0x6f
    2eca:	0029      	movs	r1, r5
    2ecc:	4e21      	ldr	r6, [pc, #132]	; (2f54 <main+0xb4>)
    2ece:	47b0      	blx	r6
	return _wdt_set_timeout_period(&wdt->dev, clk_rate, timeout_period);
    2ed0:	2280      	movs	r2, #128	; 0x80
    2ed2:	0152      	lsls	r2, r2, #5
    2ed4:	21fa      	movs	r1, #250	; 0xfa
    2ed6:	0089      	lsls	r1, r1, #2
    2ed8:	0020      	movs	r0, r4
    2eda:	4b1f      	ldr	r3, [pc, #124]	; (2f58 <main+0xb8>)
    2edc:	4798      	blx	r3
	ASSERT(wdt && wdt->dev.hw);
    2ede:	6820      	ldr	r0, [r4, #0]
    2ee0:	1e43      	subs	r3, r0, #1
    2ee2:	4198      	sbcs	r0, r3
    2ee4:	b2c0      	uxtb	r0, r0
    2ee6:	228c      	movs	r2, #140	; 0x8c
    2ee8:	0029      	movs	r1, r5
    2eea:	47b0      	blx	r6
	return _wdt_enable(&wdt->dev);
    2eec:	0020      	movs	r0, r4
    2eee:	4b1b      	ldr	r3, [pc, #108]	; (2f5c <main+0xbc>)
    2ef0:	4798      	blx	r3
 * \return Operation status of init
 * \retval 0 Completed sucessfully.
 */
static inline int32_t wdt_feed(struct wdt_descriptor *const wdt)
{
	ASSERT(wdt && wdt->dev.hw);
    2ef2:	6820      	ldr	r0, [r4, #0]
    2ef4:	1e43      	subs	r3, r0, #1
    2ef6:	4198      	sbcs	r0, r3
    2ef8:	b2c0      	uxtb	r0, r0
    2efa:	22a9      	movs	r2, #169	; 0xa9
    2efc:	0029      	movs	r1, r5
    2efe:	47b0      	blx	r6

	return _wdt_feed(&wdt->dev);
    2f00:	0020      	movs	r0, r4
    2f02:	4b17      	ldr	r3, [pc, #92]	; (2f60 <main+0xc0>)
    2f04:	4798      	blx	r3
	wdt_set_timeout_period(&WDT_0, 1000, 4096);
	wdt_enable(&WDT_0);
	wdt_feed(&WDT_0);
	sys_config_set_default();
    2f06:	4b17      	ldr	r3, [pc, #92]	; (2f64 <main+0xc4>)
    2f08:	4798      	blx	r3
	ASSERT(wdt && wdt->dev.hw);
    2f0a:	4d10      	ldr	r5, [pc, #64]	; (2f4c <main+0xac>)
    2f0c:	4c10      	ldr	r4, [pc, #64]	; (2f50 <main+0xb0>)
    2f0e:	4e11      	ldr	r6, [pc, #68]	; (2f54 <main+0xb4>)
    2f10:	6820      	ldr	r0, [r4, #0]
    2f12:	1e43      	subs	r3, r0, #1
    2f14:	4198      	sbcs	r0, r3
    2f16:	b2c0      	uxtb	r0, r0
    2f18:	22a9      	movs	r2, #169	; 0xa9
    2f1a:	0029      	movs	r1, r5
    2f1c:	47b0      	blx	r6
	return _wdt_feed(&wdt->dev);
    2f1e:	0020      	movs	r0, r4
    2f20:	4b0f      	ldr	r3, [pc, #60]	; (2f60 <main+0xc0>)
    2f22:	4798      	blx	r3

	//can0_send_test();

	while (1) {
		wdt_feed(&WDT_0);
		elog_process();
    2f24:	4b10      	ldr	r3, [pc, #64]	; (2f68 <main+0xc8>)
    2f26:	4798      	blx	r3
		uart_fpga_process();
    2f28:	4b10      	ldr	r3, [pc, #64]	; (2f6c <main+0xcc>)
    2f2a:	4798      	blx	r3
    2f2c:	e7f0      	b.n	2f10 <main+0x70>
    2f2e:	46c0      	nop			; (mov r8, r8)
    2f30:	0000011d 	.word	0x0000011d
    2f34:	000003b1 	.word	0x000003b1
    2f38:	00000fb1 	.word	0x00000fb1
    2f3c:	2000261c 	.word	0x2000261c
    2f40:	0000179d 	.word	0x0000179d
    2f44:	00002e81 	.word	0x00002e81
    2f48:	00000299 	.word	0x00000299
    2f4c:	00003910 	.word	0x00003910
    2f50:	20002578 	.word	0x20002578
    2f54:	00001c85 	.word	0x00001c85
    2f58:	00002cad 	.word	0x00002cad
    2f5c:	00002dc1 	.word	0x00002dc1
    2f60:	00002e49 	.word	0x00002e49
    2f64:	00000335 	.word	0x00000335
    2f68:	0000048d 	.word	0x0000048d
    2f6c:	00000dc1 	.word	0x00000dc1

00002f70 <__aeabi_lmul>:
    2f70:	b5f0      	push	{r4, r5, r6, r7, lr}
    2f72:	46ce      	mov	lr, r9
    2f74:	4647      	mov	r7, r8
    2f76:	0415      	lsls	r5, r2, #16
    2f78:	0c2d      	lsrs	r5, r5, #16
    2f7a:	002e      	movs	r6, r5
    2f7c:	b580      	push	{r7, lr}
    2f7e:	0407      	lsls	r7, r0, #16
    2f80:	0c14      	lsrs	r4, r2, #16
    2f82:	0c3f      	lsrs	r7, r7, #16
    2f84:	4699      	mov	r9, r3
    2f86:	0c03      	lsrs	r3, r0, #16
    2f88:	437e      	muls	r6, r7
    2f8a:	435d      	muls	r5, r3
    2f8c:	4367      	muls	r7, r4
    2f8e:	4363      	muls	r3, r4
    2f90:	197f      	adds	r7, r7, r5
    2f92:	0c34      	lsrs	r4, r6, #16
    2f94:	19e4      	adds	r4, r4, r7
    2f96:	469c      	mov	ip, r3
    2f98:	42a5      	cmp	r5, r4
    2f9a:	d903      	bls.n	2fa4 <__aeabi_lmul+0x34>
    2f9c:	2380      	movs	r3, #128	; 0x80
    2f9e:	025b      	lsls	r3, r3, #9
    2fa0:	4698      	mov	r8, r3
    2fa2:	44c4      	add	ip, r8
    2fa4:	464b      	mov	r3, r9
    2fa6:	4351      	muls	r1, r2
    2fa8:	4343      	muls	r3, r0
    2faa:	0436      	lsls	r6, r6, #16
    2fac:	0c36      	lsrs	r6, r6, #16
    2fae:	0c25      	lsrs	r5, r4, #16
    2fb0:	0424      	lsls	r4, r4, #16
    2fb2:	4465      	add	r5, ip
    2fb4:	19a4      	adds	r4, r4, r6
    2fb6:	1859      	adds	r1, r3, r1
    2fb8:	1949      	adds	r1, r1, r5
    2fba:	0020      	movs	r0, r4
    2fbc:	bc0c      	pop	{r2, r3}
    2fbe:	4690      	mov	r8, r2
    2fc0:	4699      	mov	r9, r3
    2fc2:	bdf0      	pop	{r4, r5, r6, r7, pc}

00002fc4 <__ffssi2>:
    2fc4:	b510      	push	{r4, lr}
    2fc6:	2300      	movs	r3, #0
    2fc8:	2800      	cmp	r0, #0
    2fca:	d002      	beq.n	2fd2 <__ffssi2+0xe>
    2fcc:	f000 f804 	bl	2fd8 <__ctzsi2>
    2fd0:	1c43      	adds	r3, r0, #1
    2fd2:	0018      	movs	r0, r3
    2fd4:	bd10      	pop	{r4, pc}
    2fd6:	46c0      	nop			; (mov r8, r8)

00002fd8 <__ctzsi2>:
    2fd8:	4241      	negs	r1, r0
    2fda:	4008      	ands	r0, r1
    2fdc:	211c      	movs	r1, #28
    2fde:	2301      	movs	r3, #1
    2fe0:	041b      	lsls	r3, r3, #16
    2fe2:	4298      	cmp	r0, r3
    2fe4:	d301      	bcc.n	2fea <__ctzsi2+0x12>
    2fe6:	0c00      	lsrs	r0, r0, #16
    2fe8:	3910      	subs	r1, #16
    2fea:	0a1b      	lsrs	r3, r3, #8
    2fec:	4298      	cmp	r0, r3
    2fee:	d301      	bcc.n	2ff4 <__ctzsi2+0x1c>
    2ff0:	0a00      	lsrs	r0, r0, #8
    2ff2:	3908      	subs	r1, #8
    2ff4:	091b      	lsrs	r3, r3, #4
    2ff6:	4298      	cmp	r0, r3
    2ff8:	d301      	bcc.n	2ffe <__ctzsi2+0x26>
    2ffa:	0900      	lsrs	r0, r0, #4
    2ffc:	3904      	subs	r1, #4
    2ffe:	a202      	add	r2, pc, #8	; (adr r2, 3008 <__ctzsi2+0x30>)
    3000:	5c10      	ldrb	r0, [r2, r0]
    3002:	1a40      	subs	r0, r0, r1
    3004:	4770      	bx	lr
    3006:	46c0      	nop			; (mov r8, r8)
    3008:	1d1d1c1b 	.word	0x1d1d1c1b
    300c:	1e1e1e1e 	.word	0x1e1e1e1e
    3010:	1f1f1f1f 	.word	0x1f1f1f1f
    3014:	1f1f1f1f 	.word	0x1f1f1f1f

00003018 <__libc_init_array>:
    3018:	b570      	push	{r4, r5, r6, lr}
    301a:	2600      	movs	r6, #0
    301c:	4d0c      	ldr	r5, [pc, #48]	; (3050 <__libc_init_array+0x38>)
    301e:	4c0d      	ldr	r4, [pc, #52]	; (3054 <__libc_init_array+0x3c>)
    3020:	1b64      	subs	r4, r4, r5
    3022:	10a4      	asrs	r4, r4, #2
    3024:	42a6      	cmp	r6, r4
    3026:	d109      	bne.n	303c <__libc_init_array+0x24>
    3028:	2600      	movs	r6, #0
    302a:	f000 ffe1 	bl	3ff0 <_init>
    302e:	4d0a      	ldr	r5, [pc, #40]	; (3058 <__libc_init_array+0x40>)
    3030:	4c0a      	ldr	r4, [pc, #40]	; (305c <__libc_init_array+0x44>)
    3032:	1b64      	subs	r4, r4, r5
    3034:	10a4      	asrs	r4, r4, #2
    3036:	42a6      	cmp	r6, r4
    3038:	d105      	bne.n	3046 <__libc_init_array+0x2e>
    303a:	bd70      	pop	{r4, r5, r6, pc}
    303c:	00b3      	lsls	r3, r6, #2
    303e:	58eb      	ldr	r3, [r5, r3]
    3040:	4798      	blx	r3
    3042:	3601      	adds	r6, #1
    3044:	e7ee      	b.n	3024 <__libc_init_array+0xc>
    3046:	00b3      	lsls	r3, r6, #2
    3048:	58eb      	ldr	r3, [r5, r3]
    304a:	4798      	blx	r3
    304c:	3601      	adds	r6, #1
    304e:	e7f2      	b.n	3036 <__libc_init_array+0x1e>
    3050:	00003ffc 	.word	0x00003ffc
    3054:	00003ffc 	.word	0x00003ffc
    3058:	00003ffc 	.word	0x00003ffc
    305c:	00004000 	.word	0x00004000

00003060 <malloc>:
    3060:	b510      	push	{r4, lr}
    3062:	4b03      	ldr	r3, [pc, #12]	; (3070 <malloc+0x10>)
    3064:	0001      	movs	r1, r0
    3066:	6818      	ldr	r0, [r3, #0]
    3068:	f000 f862 	bl	3130 <_malloc_r>
    306c:	bd10      	pop	{r4, pc}
    306e:	46c0      	nop			; (mov r8, r8)
    3070:	20000014 	.word	0x20000014

00003074 <free>:
    3074:	b510      	push	{r4, lr}
    3076:	4b03      	ldr	r3, [pc, #12]	; (3084 <free+0x10>)
    3078:	0001      	movs	r1, r0
    307a:	6818      	ldr	r0, [r3, #0]
    307c:	f000 f80e 	bl	309c <_free_r>
    3080:	bd10      	pop	{r4, pc}
    3082:	46c0      	nop			; (mov r8, r8)
    3084:	20000014 	.word	0x20000014

00003088 <memcpy>:
    3088:	2300      	movs	r3, #0
    308a:	b510      	push	{r4, lr}
    308c:	429a      	cmp	r2, r3
    308e:	d100      	bne.n	3092 <memcpy+0xa>
    3090:	bd10      	pop	{r4, pc}
    3092:	5ccc      	ldrb	r4, [r1, r3]
    3094:	54c4      	strb	r4, [r0, r3]
    3096:	3301      	adds	r3, #1
    3098:	e7f8      	b.n	308c <memcpy+0x4>
	...

0000309c <_free_r>:
    309c:	b570      	push	{r4, r5, r6, lr}
    309e:	0005      	movs	r5, r0
    30a0:	2900      	cmp	r1, #0
    30a2:	d010      	beq.n	30c6 <_free_r+0x2a>
    30a4:	1f0c      	subs	r4, r1, #4
    30a6:	6823      	ldr	r3, [r4, #0]
    30a8:	2b00      	cmp	r3, #0
    30aa:	da00      	bge.n	30ae <_free_r+0x12>
    30ac:	18e4      	adds	r4, r4, r3
    30ae:	0028      	movs	r0, r5
    30b0:	f000 f8f2 	bl	3298 <__malloc_lock>
    30b4:	4a1d      	ldr	r2, [pc, #116]	; (312c <_free_r+0x90>)
    30b6:	6813      	ldr	r3, [r2, #0]
    30b8:	2b00      	cmp	r3, #0
    30ba:	d105      	bne.n	30c8 <_free_r+0x2c>
    30bc:	6063      	str	r3, [r4, #4]
    30be:	6014      	str	r4, [r2, #0]
    30c0:	0028      	movs	r0, r5
    30c2:	f000 f8ea 	bl	329a <__malloc_unlock>
    30c6:	bd70      	pop	{r4, r5, r6, pc}
    30c8:	42a3      	cmp	r3, r4
    30ca:	d909      	bls.n	30e0 <_free_r+0x44>
    30cc:	6821      	ldr	r1, [r4, #0]
    30ce:	1860      	adds	r0, r4, r1
    30d0:	4283      	cmp	r3, r0
    30d2:	d1f3      	bne.n	30bc <_free_r+0x20>
    30d4:	6818      	ldr	r0, [r3, #0]
    30d6:	685b      	ldr	r3, [r3, #4]
    30d8:	1841      	adds	r1, r0, r1
    30da:	6021      	str	r1, [r4, #0]
    30dc:	e7ee      	b.n	30bc <_free_r+0x20>
    30de:	0013      	movs	r3, r2
    30e0:	685a      	ldr	r2, [r3, #4]
    30e2:	2a00      	cmp	r2, #0
    30e4:	d001      	beq.n	30ea <_free_r+0x4e>
    30e6:	42a2      	cmp	r2, r4
    30e8:	d9f9      	bls.n	30de <_free_r+0x42>
    30ea:	6819      	ldr	r1, [r3, #0]
    30ec:	1858      	adds	r0, r3, r1
    30ee:	42a0      	cmp	r0, r4
    30f0:	d10b      	bne.n	310a <_free_r+0x6e>
    30f2:	6820      	ldr	r0, [r4, #0]
    30f4:	1809      	adds	r1, r1, r0
    30f6:	1858      	adds	r0, r3, r1
    30f8:	6019      	str	r1, [r3, #0]
    30fa:	4282      	cmp	r2, r0
    30fc:	d1e0      	bne.n	30c0 <_free_r+0x24>
    30fe:	6810      	ldr	r0, [r2, #0]
    3100:	6852      	ldr	r2, [r2, #4]
    3102:	1841      	adds	r1, r0, r1
    3104:	6019      	str	r1, [r3, #0]
    3106:	605a      	str	r2, [r3, #4]
    3108:	e7da      	b.n	30c0 <_free_r+0x24>
    310a:	42a0      	cmp	r0, r4
    310c:	d902      	bls.n	3114 <_free_r+0x78>
    310e:	230c      	movs	r3, #12
    3110:	602b      	str	r3, [r5, #0]
    3112:	e7d5      	b.n	30c0 <_free_r+0x24>
    3114:	6821      	ldr	r1, [r4, #0]
    3116:	1860      	adds	r0, r4, r1
    3118:	4282      	cmp	r2, r0
    311a:	d103      	bne.n	3124 <_free_r+0x88>
    311c:	6810      	ldr	r0, [r2, #0]
    311e:	6852      	ldr	r2, [r2, #4]
    3120:	1841      	adds	r1, r0, r1
    3122:	6021      	str	r1, [r4, #0]
    3124:	6062      	str	r2, [r4, #4]
    3126:	605c      	str	r4, [r3, #4]
    3128:	e7ca      	b.n	30c0 <_free_r+0x24>
    312a:	46c0      	nop			; (mov r8, r8)
    312c:	200024fc 	.word	0x200024fc

00003130 <_malloc_r>:
    3130:	2303      	movs	r3, #3
    3132:	b570      	push	{r4, r5, r6, lr}
    3134:	1ccd      	adds	r5, r1, #3
    3136:	439d      	bics	r5, r3
    3138:	3508      	adds	r5, #8
    313a:	0006      	movs	r6, r0
    313c:	2d0c      	cmp	r5, #12
    313e:	d21e      	bcs.n	317e <_malloc_r+0x4e>
    3140:	250c      	movs	r5, #12
    3142:	42a9      	cmp	r1, r5
    3144:	d81d      	bhi.n	3182 <_malloc_r+0x52>
    3146:	0030      	movs	r0, r6
    3148:	f000 f8a6 	bl	3298 <__malloc_lock>
    314c:	4a25      	ldr	r2, [pc, #148]	; (31e4 <_malloc_r+0xb4>)
    314e:	6814      	ldr	r4, [r2, #0]
    3150:	0021      	movs	r1, r4
    3152:	2900      	cmp	r1, #0
    3154:	d119      	bne.n	318a <_malloc_r+0x5a>
    3156:	4c24      	ldr	r4, [pc, #144]	; (31e8 <_malloc_r+0xb8>)
    3158:	6823      	ldr	r3, [r4, #0]
    315a:	2b00      	cmp	r3, #0
    315c:	d103      	bne.n	3166 <_malloc_r+0x36>
    315e:	0030      	movs	r0, r6
    3160:	f000 f844 	bl	31ec <_sbrk_r>
    3164:	6020      	str	r0, [r4, #0]
    3166:	0029      	movs	r1, r5
    3168:	0030      	movs	r0, r6
    316a:	f000 f83f 	bl	31ec <_sbrk_r>
    316e:	1c43      	adds	r3, r0, #1
    3170:	d12c      	bne.n	31cc <_malloc_r+0x9c>
    3172:	230c      	movs	r3, #12
    3174:	0030      	movs	r0, r6
    3176:	6033      	str	r3, [r6, #0]
    3178:	f000 f88f 	bl	329a <__malloc_unlock>
    317c:	e003      	b.n	3186 <_malloc_r+0x56>
    317e:	2d00      	cmp	r5, #0
    3180:	dadf      	bge.n	3142 <_malloc_r+0x12>
    3182:	230c      	movs	r3, #12
    3184:	6033      	str	r3, [r6, #0]
    3186:	2000      	movs	r0, #0
    3188:	bd70      	pop	{r4, r5, r6, pc}
    318a:	680b      	ldr	r3, [r1, #0]
    318c:	1b5b      	subs	r3, r3, r5
    318e:	d41a      	bmi.n	31c6 <_malloc_r+0x96>
    3190:	2b0b      	cmp	r3, #11
    3192:	d903      	bls.n	319c <_malloc_r+0x6c>
    3194:	600b      	str	r3, [r1, #0]
    3196:	18cc      	adds	r4, r1, r3
    3198:	6025      	str	r5, [r4, #0]
    319a:	e003      	b.n	31a4 <_malloc_r+0x74>
    319c:	428c      	cmp	r4, r1
    319e:	d10e      	bne.n	31be <_malloc_r+0x8e>
    31a0:	6863      	ldr	r3, [r4, #4]
    31a2:	6013      	str	r3, [r2, #0]
    31a4:	0030      	movs	r0, r6
    31a6:	f000 f878 	bl	329a <__malloc_unlock>
    31aa:	0020      	movs	r0, r4
    31ac:	2207      	movs	r2, #7
    31ae:	300b      	adds	r0, #11
    31b0:	1d23      	adds	r3, r4, #4
    31b2:	4390      	bics	r0, r2
    31b4:	1ac3      	subs	r3, r0, r3
    31b6:	d0e7      	beq.n	3188 <_malloc_r+0x58>
    31b8:	425a      	negs	r2, r3
    31ba:	50e2      	str	r2, [r4, r3]
    31bc:	e7e4      	b.n	3188 <_malloc_r+0x58>
    31be:	684b      	ldr	r3, [r1, #4]
    31c0:	6063      	str	r3, [r4, #4]
    31c2:	000c      	movs	r4, r1
    31c4:	e7ee      	b.n	31a4 <_malloc_r+0x74>
    31c6:	000c      	movs	r4, r1
    31c8:	6849      	ldr	r1, [r1, #4]
    31ca:	e7c2      	b.n	3152 <_malloc_r+0x22>
    31cc:	2303      	movs	r3, #3
    31ce:	1cc4      	adds	r4, r0, #3
    31d0:	439c      	bics	r4, r3
    31d2:	42a0      	cmp	r0, r4
    31d4:	d0e0      	beq.n	3198 <_malloc_r+0x68>
    31d6:	1a21      	subs	r1, r4, r0
    31d8:	0030      	movs	r0, r6
    31da:	f000 f807 	bl	31ec <_sbrk_r>
    31de:	1c43      	adds	r3, r0, #1
    31e0:	d1da      	bne.n	3198 <_malloc_r+0x68>
    31e2:	e7c6      	b.n	3172 <_malloc_r+0x42>
    31e4:	200024fc 	.word	0x200024fc
    31e8:	20002500 	.word	0x20002500

000031ec <_sbrk_r>:
    31ec:	2300      	movs	r3, #0
    31ee:	b570      	push	{r4, r5, r6, lr}
    31f0:	4c06      	ldr	r4, [pc, #24]	; (320c <_sbrk_r+0x20>)
    31f2:	0005      	movs	r5, r0
    31f4:	0008      	movs	r0, r1
    31f6:	6023      	str	r3, [r4, #0]
    31f8:	f7fe fe1c 	bl	1e34 <_sbrk>
    31fc:	1c43      	adds	r3, r0, #1
    31fe:	d103      	bne.n	3208 <_sbrk_r+0x1c>
    3200:	6823      	ldr	r3, [r4, #0]
    3202:	2b00      	cmp	r3, #0
    3204:	d000      	beq.n	3208 <_sbrk_r+0x1c>
    3206:	602b      	str	r3, [r5, #0]
    3208:	bd70      	pop	{r4, r5, r6, pc}
    320a:	46c0      	nop			; (mov r8, r8)
    320c:	20002800 	.word	0x20002800

00003210 <strlen>:
    3210:	2300      	movs	r3, #0
    3212:	5cc2      	ldrb	r2, [r0, r3]
    3214:	3301      	adds	r3, #1
    3216:	2a00      	cmp	r2, #0
    3218:	d1fb      	bne.n	3212 <strlen+0x2>
    321a:	1e58      	subs	r0, r3, #1
    321c:	4770      	bx	lr

0000321e <strstr>:
    321e:	b510      	push	{r4, lr}
    3220:	0002      	movs	r2, r0
    3222:	7800      	ldrb	r0, [r0, #0]
    3224:	2800      	cmp	r0, #0
    3226:	d104      	bne.n	3232 <strstr+0x14>
    3228:	7809      	ldrb	r1, [r1, #0]
    322a:	2900      	cmp	r1, #0
    322c:	d00d      	beq.n	324a <strstr+0x2c>
    322e:	bd10      	pop	{r4, pc}
    3230:	3201      	adds	r2, #1
    3232:	7810      	ldrb	r0, [r2, #0]
    3234:	2800      	cmp	r0, #0
    3236:	d0fa      	beq.n	322e <strstr+0x10>
    3238:	2300      	movs	r3, #0
    323a:	5cc8      	ldrb	r0, [r1, r3]
    323c:	2800      	cmp	r0, #0
    323e:	d004      	beq.n	324a <strstr+0x2c>
    3240:	5cd4      	ldrb	r4, [r2, r3]
    3242:	4284      	cmp	r4, r0
    3244:	d1f4      	bne.n	3230 <strstr+0x12>
    3246:	3301      	adds	r3, #1
    3248:	e7f7      	b.n	323a <strstr+0x1c>
    324a:	0010      	movs	r0, r2
    324c:	e7ef      	b.n	322e <strstr+0x10>
	...

00003250 <_vsiprintf_r>:
    3250:	b530      	push	{r4, r5, lr}
    3252:	b09b      	sub	sp, #108	; 0x6c
    3254:	9100      	str	r1, [sp, #0]
    3256:	9104      	str	r1, [sp, #16]
    3258:	4908      	ldr	r1, [pc, #32]	; (327c <_vsiprintf_r+0x2c>)
    325a:	466d      	mov	r5, sp
    325c:	9102      	str	r1, [sp, #8]
    325e:	9105      	str	r1, [sp, #20]
    3260:	2101      	movs	r1, #1
    3262:	2482      	movs	r4, #130	; 0x82
    3264:	4249      	negs	r1, r1
    3266:	81e9      	strh	r1, [r5, #14]
    3268:	00a4      	lsls	r4, r4, #2
    326a:	4669      	mov	r1, sp
    326c:	81ac      	strh	r4, [r5, #12]
    326e:	f000 f877 	bl	3360 <_svfiprintf_r>
    3272:	2300      	movs	r3, #0
    3274:	9a00      	ldr	r2, [sp, #0]
    3276:	7013      	strb	r3, [r2, #0]
    3278:	b01b      	add	sp, #108	; 0x6c
    327a:	bd30      	pop	{r4, r5, pc}
    327c:	7fffffff 	.word	0x7fffffff

00003280 <vsiprintf>:
    3280:	b510      	push	{r4, lr}
    3282:	0013      	movs	r3, r2
    3284:	000a      	movs	r2, r1
    3286:	0001      	movs	r1, r0
    3288:	4802      	ldr	r0, [pc, #8]	; (3294 <vsiprintf+0x14>)
    328a:	6800      	ldr	r0, [r0, #0]
    328c:	f7ff ffe0 	bl	3250 <_vsiprintf_r>
    3290:	bd10      	pop	{r4, pc}
    3292:	46c0      	nop			; (mov r8, r8)
    3294:	20000014 	.word	0x20000014

00003298 <__malloc_lock>:
    3298:	4770      	bx	lr

0000329a <__malloc_unlock>:
    329a:	4770      	bx	lr

0000329c <__ssputs_r>:
    329c:	b5f0      	push	{r4, r5, r6, r7, lr}
    329e:	688e      	ldr	r6, [r1, #8]
    32a0:	b085      	sub	sp, #20
    32a2:	0007      	movs	r7, r0
    32a4:	000c      	movs	r4, r1
    32a6:	9203      	str	r2, [sp, #12]
    32a8:	9301      	str	r3, [sp, #4]
    32aa:	429e      	cmp	r6, r3
    32ac:	d839      	bhi.n	3322 <__ssputs_r+0x86>
    32ae:	2390      	movs	r3, #144	; 0x90
    32b0:	898a      	ldrh	r2, [r1, #12]
    32b2:	00db      	lsls	r3, r3, #3
    32b4:	421a      	tst	r2, r3
    32b6:	d034      	beq.n	3322 <__ssputs_r+0x86>
    32b8:	2503      	movs	r5, #3
    32ba:	6909      	ldr	r1, [r1, #16]
    32bc:	6823      	ldr	r3, [r4, #0]
    32be:	1a5b      	subs	r3, r3, r1
    32c0:	9302      	str	r3, [sp, #8]
    32c2:	6963      	ldr	r3, [r4, #20]
    32c4:	9802      	ldr	r0, [sp, #8]
    32c6:	435d      	muls	r5, r3
    32c8:	0feb      	lsrs	r3, r5, #31
    32ca:	195d      	adds	r5, r3, r5
    32cc:	9b01      	ldr	r3, [sp, #4]
    32ce:	106d      	asrs	r5, r5, #1
    32d0:	3301      	adds	r3, #1
    32d2:	181b      	adds	r3, r3, r0
    32d4:	42ab      	cmp	r3, r5
    32d6:	d900      	bls.n	32da <__ssputs_r+0x3e>
    32d8:	001d      	movs	r5, r3
    32da:	0553      	lsls	r3, r2, #21
    32dc:	d532      	bpl.n	3344 <__ssputs_r+0xa8>
    32de:	0029      	movs	r1, r5
    32e0:	0038      	movs	r0, r7
    32e2:	f7ff ff25 	bl	3130 <_malloc_r>
    32e6:	1e06      	subs	r6, r0, #0
    32e8:	d109      	bne.n	32fe <__ssputs_r+0x62>
    32ea:	230c      	movs	r3, #12
    32ec:	603b      	str	r3, [r7, #0]
    32ee:	2340      	movs	r3, #64	; 0x40
    32f0:	2001      	movs	r0, #1
    32f2:	89a2      	ldrh	r2, [r4, #12]
    32f4:	4240      	negs	r0, r0
    32f6:	4313      	orrs	r3, r2
    32f8:	81a3      	strh	r3, [r4, #12]
    32fa:	b005      	add	sp, #20
    32fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    32fe:	9a02      	ldr	r2, [sp, #8]
    3300:	6921      	ldr	r1, [r4, #16]
    3302:	f7ff fec1 	bl	3088 <memcpy>
    3306:	89a3      	ldrh	r3, [r4, #12]
    3308:	4a14      	ldr	r2, [pc, #80]	; (335c <__ssputs_r+0xc0>)
    330a:	401a      	ands	r2, r3
    330c:	2380      	movs	r3, #128	; 0x80
    330e:	4313      	orrs	r3, r2
    3310:	81a3      	strh	r3, [r4, #12]
    3312:	9b02      	ldr	r3, [sp, #8]
    3314:	6126      	str	r6, [r4, #16]
    3316:	18f6      	adds	r6, r6, r3
    3318:	6026      	str	r6, [r4, #0]
    331a:	6165      	str	r5, [r4, #20]
    331c:	9e01      	ldr	r6, [sp, #4]
    331e:	1aed      	subs	r5, r5, r3
    3320:	60a5      	str	r5, [r4, #8]
    3322:	9b01      	ldr	r3, [sp, #4]
    3324:	42b3      	cmp	r3, r6
    3326:	d200      	bcs.n	332a <__ssputs_r+0x8e>
    3328:	001e      	movs	r6, r3
    332a:	0032      	movs	r2, r6
    332c:	9903      	ldr	r1, [sp, #12]
    332e:	6820      	ldr	r0, [r4, #0]
    3330:	f000 faad 	bl	388e <memmove>
    3334:	68a3      	ldr	r3, [r4, #8]
    3336:	2000      	movs	r0, #0
    3338:	1b9b      	subs	r3, r3, r6
    333a:	60a3      	str	r3, [r4, #8]
    333c:	6823      	ldr	r3, [r4, #0]
    333e:	199e      	adds	r6, r3, r6
    3340:	6026      	str	r6, [r4, #0]
    3342:	e7da      	b.n	32fa <__ssputs_r+0x5e>
    3344:	002a      	movs	r2, r5
    3346:	0038      	movs	r0, r7
    3348:	f000 fab3 	bl	38b2 <_realloc_r>
    334c:	1e06      	subs	r6, r0, #0
    334e:	d1e0      	bne.n	3312 <__ssputs_r+0x76>
    3350:	6921      	ldr	r1, [r4, #16]
    3352:	0038      	movs	r0, r7
    3354:	f7ff fea2 	bl	309c <_free_r>
    3358:	e7c7      	b.n	32ea <__ssputs_r+0x4e>
    335a:	46c0      	nop			; (mov r8, r8)
    335c:	fffffb7f 	.word	0xfffffb7f

00003360 <_svfiprintf_r>:
    3360:	b5f0      	push	{r4, r5, r6, r7, lr}
    3362:	b09f      	sub	sp, #124	; 0x7c
    3364:	9002      	str	r0, [sp, #8]
    3366:	9305      	str	r3, [sp, #20]
    3368:	898b      	ldrh	r3, [r1, #12]
    336a:	000f      	movs	r7, r1
    336c:	0016      	movs	r6, r2
    336e:	061b      	lsls	r3, r3, #24
    3370:	d511      	bpl.n	3396 <_svfiprintf_r+0x36>
    3372:	690b      	ldr	r3, [r1, #16]
    3374:	2b00      	cmp	r3, #0
    3376:	d10e      	bne.n	3396 <_svfiprintf_r+0x36>
    3378:	2140      	movs	r1, #64	; 0x40
    337a:	f7ff fed9 	bl	3130 <_malloc_r>
    337e:	6038      	str	r0, [r7, #0]
    3380:	6138      	str	r0, [r7, #16]
    3382:	2800      	cmp	r0, #0
    3384:	d105      	bne.n	3392 <_svfiprintf_r+0x32>
    3386:	230c      	movs	r3, #12
    3388:	9a02      	ldr	r2, [sp, #8]
    338a:	3801      	subs	r0, #1
    338c:	6013      	str	r3, [r2, #0]
    338e:	b01f      	add	sp, #124	; 0x7c
    3390:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3392:	2340      	movs	r3, #64	; 0x40
    3394:	617b      	str	r3, [r7, #20]
    3396:	2300      	movs	r3, #0
    3398:	ad06      	add	r5, sp, #24
    339a:	616b      	str	r3, [r5, #20]
    339c:	3320      	adds	r3, #32
    339e:	766b      	strb	r3, [r5, #25]
    33a0:	3310      	adds	r3, #16
    33a2:	76ab      	strb	r3, [r5, #26]
    33a4:	0034      	movs	r4, r6
    33a6:	7823      	ldrb	r3, [r4, #0]
    33a8:	2b00      	cmp	r3, #0
    33aa:	d147      	bne.n	343c <_svfiprintf_r+0xdc>
    33ac:	1ba3      	subs	r3, r4, r6
    33ae:	9304      	str	r3, [sp, #16]
    33b0:	d00d      	beq.n	33ce <_svfiprintf_r+0x6e>
    33b2:	1ba3      	subs	r3, r4, r6
    33b4:	0032      	movs	r2, r6
    33b6:	0039      	movs	r1, r7
    33b8:	9802      	ldr	r0, [sp, #8]
    33ba:	f7ff ff6f 	bl	329c <__ssputs_r>
    33be:	1c43      	adds	r3, r0, #1
    33c0:	d100      	bne.n	33c4 <_svfiprintf_r+0x64>
    33c2:	e0b5      	b.n	3530 <_svfiprintf_r+0x1d0>
    33c4:	696a      	ldr	r2, [r5, #20]
    33c6:	9b04      	ldr	r3, [sp, #16]
    33c8:	4694      	mov	ip, r2
    33ca:	4463      	add	r3, ip
    33cc:	616b      	str	r3, [r5, #20]
    33ce:	7823      	ldrb	r3, [r4, #0]
    33d0:	2b00      	cmp	r3, #0
    33d2:	d100      	bne.n	33d6 <_svfiprintf_r+0x76>
    33d4:	e0ac      	b.n	3530 <_svfiprintf_r+0x1d0>
    33d6:	2201      	movs	r2, #1
    33d8:	2300      	movs	r3, #0
    33da:	4252      	negs	r2, r2
    33dc:	606a      	str	r2, [r5, #4]
    33de:	a902      	add	r1, sp, #8
    33e0:	3254      	adds	r2, #84	; 0x54
    33e2:	1852      	adds	r2, r2, r1
    33e4:	3401      	adds	r4, #1
    33e6:	602b      	str	r3, [r5, #0]
    33e8:	60eb      	str	r3, [r5, #12]
    33ea:	60ab      	str	r3, [r5, #8]
    33ec:	7013      	strb	r3, [r2, #0]
    33ee:	65ab      	str	r3, [r5, #88]	; 0x58
    33f0:	4e58      	ldr	r6, [pc, #352]	; (3554 <_svfiprintf_r+0x1f4>)
    33f2:	2205      	movs	r2, #5
    33f4:	7821      	ldrb	r1, [r4, #0]
    33f6:	0030      	movs	r0, r6
    33f8:	f000 fa3e 	bl	3878 <memchr>
    33fc:	1c62      	adds	r2, r4, #1
    33fe:	2800      	cmp	r0, #0
    3400:	d120      	bne.n	3444 <_svfiprintf_r+0xe4>
    3402:	6829      	ldr	r1, [r5, #0]
    3404:	06cb      	lsls	r3, r1, #27
    3406:	d504      	bpl.n	3412 <_svfiprintf_r+0xb2>
    3408:	2353      	movs	r3, #83	; 0x53
    340a:	ae02      	add	r6, sp, #8
    340c:	3020      	adds	r0, #32
    340e:	199b      	adds	r3, r3, r6
    3410:	7018      	strb	r0, [r3, #0]
    3412:	070b      	lsls	r3, r1, #28
    3414:	d504      	bpl.n	3420 <_svfiprintf_r+0xc0>
    3416:	2353      	movs	r3, #83	; 0x53
    3418:	202b      	movs	r0, #43	; 0x2b
    341a:	ae02      	add	r6, sp, #8
    341c:	199b      	adds	r3, r3, r6
    341e:	7018      	strb	r0, [r3, #0]
    3420:	7823      	ldrb	r3, [r4, #0]
    3422:	2b2a      	cmp	r3, #42	; 0x2a
    3424:	d016      	beq.n	3454 <_svfiprintf_r+0xf4>
    3426:	2000      	movs	r0, #0
    3428:	210a      	movs	r1, #10
    342a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    342c:	7822      	ldrb	r2, [r4, #0]
    342e:	3a30      	subs	r2, #48	; 0x30
    3430:	2a09      	cmp	r2, #9
    3432:	d955      	bls.n	34e0 <_svfiprintf_r+0x180>
    3434:	2800      	cmp	r0, #0
    3436:	d015      	beq.n	3464 <_svfiprintf_r+0x104>
    3438:	9309      	str	r3, [sp, #36]	; 0x24
    343a:	e013      	b.n	3464 <_svfiprintf_r+0x104>
    343c:	2b25      	cmp	r3, #37	; 0x25
    343e:	d0b5      	beq.n	33ac <_svfiprintf_r+0x4c>
    3440:	3401      	adds	r4, #1
    3442:	e7b0      	b.n	33a6 <_svfiprintf_r+0x46>
    3444:	2301      	movs	r3, #1
    3446:	1b80      	subs	r0, r0, r6
    3448:	4083      	lsls	r3, r0
    344a:	6829      	ldr	r1, [r5, #0]
    344c:	0014      	movs	r4, r2
    344e:	430b      	orrs	r3, r1
    3450:	602b      	str	r3, [r5, #0]
    3452:	e7cd      	b.n	33f0 <_svfiprintf_r+0x90>
    3454:	9b05      	ldr	r3, [sp, #20]
    3456:	1d18      	adds	r0, r3, #4
    3458:	681b      	ldr	r3, [r3, #0]
    345a:	9005      	str	r0, [sp, #20]
    345c:	2b00      	cmp	r3, #0
    345e:	db39      	blt.n	34d4 <_svfiprintf_r+0x174>
    3460:	9309      	str	r3, [sp, #36]	; 0x24
    3462:	0014      	movs	r4, r2
    3464:	7823      	ldrb	r3, [r4, #0]
    3466:	2b2e      	cmp	r3, #46	; 0x2e
    3468:	d10b      	bne.n	3482 <_svfiprintf_r+0x122>
    346a:	7863      	ldrb	r3, [r4, #1]
    346c:	1c62      	adds	r2, r4, #1
    346e:	2b2a      	cmp	r3, #42	; 0x2a
    3470:	d13e      	bne.n	34f0 <_svfiprintf_r+0x190>
    3472:	9b05      	ldr	r3, [sp, #20]
    3474:	3402      	adds	r4, #2
    3476:	1d1a      	adds	r2, r3, #4
    3478:	681b      	ldr	r3, [r3, #0]
    347a:	9205      	str	r2, [sp, #20]
    347c:	2b00      	cmp	r3, #0
    347e:	db34      	blt.n	34ea <_svfiprintf_r+0x18a>
    3480:	9307      	str	r3, [sp, #28]
    3482:	4e35      	ldr	r6, [pc, #212]	; (3558 <_svfiprintf_r+0x1f8>)
    3484:	7821      	ldrb	r1, [r4, #0]
    3486:	2203      	movs	r2, #3
    3488:	0030      	movs	r0, r6
    348a:	f000 f9f5 	bl	3878 <memchr>
    348e:	2800      	cmp	r0, #0
    3490:	d006      	beq.n	34a0 <_svfiprintf_r+0x140>
    3492:	2340      	movs	r3, #64	; 0x40
    3494:	1b80      	subs	r0, r0, r6
    3496:	4083      	lsls	r3, r0
    3498:	682a      	ldr	r2, [r5, #0]
    349a:	3401      	adds	r4, #1
    349c:	4313      	orrs	r3, r2
    349e:	602b      	str	r3, [r5, #0]
    34a0:	7821      	ldrb	r1, [r4, #0]
    34a2:	2206      	movs	r2, #6
    34a4:	482d      	ldr	r0, [pc, #180]	; (355c <_svfiprintf_r+0x1fc>)
    34a6:	1c66      	adds	r6, r4, #1
    34a8:	7629      	strb	r1, [r5, #24]
    34aa:	f000 f9e5 	bl	3878 <memchr>
    34ae:	2800      	cmp	r0, #0
    34b0:	d046      	beq.n	3540 <_svfiprintf_r+0x1e0>
    34b2:	4b2b      	ldr	r3, [pc, #172]	; (3560 <_svfiprintf_r+0x200>)
    34b4:	2b00      	cmp	r3, #0
    34b6:	d12f      	bne.n	3518 <_svfiprintf_r+0x1b8>
    34b8:	6829      	ldr	r1, [r5, #0]
    34ba:	9b05      	ldr	r3, [sp, #20]
    34bc:	2207      	movs	r2, #7
    34be:	05c9      	lsls	r1, r1, #23
    34c0:	d528      	bpl.n	3514 <_svfiprintf_r+0x1b4>
    34c2:	189b      	adds	r3, r3, r2
    34c4:	4393      	bics	r3, r2
    34c6:	3308      	adds	r3, #8
    34c8:	9305      	str	r3, [sp, #20]
    34ca:	696b      	ldr	r3, [r5, #20]
    34cc:	9a03      	ldr	r2, [sp, #12]
    34ce:	189b      	adds	r3, r3, r2
    34d0:	616b      	str	r3, [r5, #20]
    34d2:	e767      	b.n	33a4 <_svfiprintf_r+0x44>
    34d4:	425b      	negs	r3, r3
    34d6:	60eb      	str	r3, [r5, #12]
    34d8:	2302      	movs	r3, #2
    34da:	430b      	orrs	r3, r1
    34dc:	602b      	str	r3, [r5, #0]
    34de:	e7c0      	b.n	3462 <_svfiprintf_r+0x102>
    34e0:	434b      	muls	r3, r1
    34e2:	3401      	adds	r4, #1
    34e4:	189b      	adds	r3, r3, r2
    34e6:	2001      	movs	r0, #1
    34e8:	e7a0      	b.n	342c <_svfiprintf_r+0xcc>
    34ea:	2301      	movs	r3, #1
    34ec:	425b      	negs	r3, r3
    34ee:	e7c7      	b.n	3480 <_svfiprintf_r+0x120>
    34f0:	2300      	movs	r3, #0
    34f2:	0014      	movs	r4, r2
    34f4:	200a      	movs	r0, #10
    34f6:	001a      	movs	r2, r3
    34f8:	606b      	str	r3, [r5, #4]
    34fa:	7821      	ldrb	r1, [r4, #0]
    34fc:	3930      	subs	r1, #48	; 0x30
    34fe:	2909      	cmp	r1, #9
    3500:	d903      	bls.n	350a <_svfiprintf_r+0x1aa>
    3502:	2b00      	cmp	r3, #0
    3504:	d0bd      	beq.n	3482 <_svfiprintf_r+0x122>
    3506:	9207      	str	r2, [sp, #28]
    3508:	e7bb      	b.n	3482 <_svfiprintf_r+0x122>
    350a:	4342      	muls	r2, r0
    350c:	3401      	adds	r4, #1
    350e:	1852      	adds	r2, r2, r1
    3510:	2301      	movs	r3, #1
    3512:	e7f2      	b.n	34fa <_svfiprintf_r+0x19a>
    3514:	3307      	adds	r3, #7
    3516:	e7d5      	b.n	34c4 <_svfiprintf_r+0x164>
    3518:	ab05      	add	r3, sp, #20
    351a:	9300      	str	r3, [sp, #0]
    351c:	003a      	movs	r2, r7
    351e:	4b11      	ldr	r3, [pc, #68]	; (3564 <_svfiprintf_r+0x204>)
    3520:	0029      	movs	r1, r5
    3522:	9802      	ldr	r0, [sp, #8]
    3524:	e000      	b.n	3528 <_svfiprintf_r+0x1c8>
    3526:	bf00      	nop
    3528:	9003      	str	r0, [sp, #12]
    352a:	9b03      	ldr	r3, [sp, #12]
    352c:	3301      	adds	r3, #1
    352e:	d1cc      	bne.n	34ca <_svfiprintf_r+0x16a>
    3530:	89bb      	ldrh	r3, [r7, #12]
    3532:	980b      	ldr	r0, [sp, #44]	; 0x2c
    3534:	065b      	lsls	r3, r3, #25
    3536:	d400      	bmi.n	353a <_svfiprintf_r+0x1da>
    3538:	e729      	b.n	338e <_svfiprintf_r+0x2e>
    353a:	2001      	movs	r0, #1
    353c:	4240      	negs	r0, r0
    353e:	e726      	b.n	338e <_svfiprintf_r+0x2e>
    3540:	ab05      	add	r3, sp, #20
    3542:	9300      	str	r3, [sp, #0]
    3544:	003a      	movs	r2, r7
    3546:	4b07      	ldr	r3, [pc, #28]	; (3564 <_svfiprintf_r+0x204>)
    3548:	0029      	movs	r1, r5
    354a:	9802      	ldr	r0, [sp, #8]
    354c:	f000 f87a 	bl	3644 <_printf_i>
    3550:	e7ea      	b.n	3528 <_svfiprintf_r+0x1c8>
    3552:	46c0      	nop			; (mov r8, r8)
    3554:	00003fbc 	.word	0x00003fbc
    3558:	00003fc2 	.word	0x00003fc2
    355c:	00003fc6 	.word	0x00003fc6
    3560:	00000000 	.word	0x00000000
    3564:	0000329d 	.word	0x0000329d

00003568 <_printf_common>:
    3568:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    356a:	0015      	movs	r5, r2
    356c:	9301      	str	r3, [sp, #4]
    356e:	688a      	ldr	r2, [r1, #8]
    3570:	690b      	ldr	r3, [r1, #16]
    3572:	9000      	str	r0, [sp, #0]
    3574:	000c      	movs	r4, r1
    3576:	4293      	cmp	r3, r2
    3578:	da00      	bge.n	357c <_printf_common+0x14>
    357a:	0013      	movs	r3, r2
    357c:	0022      	movs	r2, r4
    357e:	602b      	str	r3, [r5, #0]
    3580:	3243      	adds	r2, #67	; 0x43
    3582:	7812      	ldrb	r2, [r2, #0]
    3584:	2a00      	cmp	r2, #0
    3586:	d001      	beq.n	358c <_printf_common+0x24>
    3588:	3301      	adds	r3, #1
    358a:	602b      	str	r3, [r5, #0]
    358c:	6823      	ldr	r3, [r4, #0]
    358e:	069b      	lsls	r3, r3, #26
    3590:	d502      	bpl.n	3598 <_printf_common+0x30>
    3592:	682b      	ldr	r3, [r5, #0]
    3594:	3302      	adds	r3, #2
    3596:	602b      	str	r3, [r5, #0]
    3598:	2706      	movs	r7, #6
    359a:	6823      	ldr	r3, [r4, #0]
    359c:	401f      	ands	r7, r3
    359e:	d027      	beq.n	35f0 <_printf_common+0x88>
    35a0:	0023      	movs	r3, r4
    35a2:	3343      	adds	r3, #67	; 0x43
    35a4:	781b      	ldrb	r3, [r3, #0]
    35a6:	1e5a      	subs	r2, r3, #1
    35a8:	4193      	sbcs	r3, r2
    35aa:	6822      	ldr	r2, [r4, #0]
    35ac:	0692      	lsls	r2, r2, #26
    35ae:	d430      	bmi.n	3612 <_printf_common+0xaa>
    35b0:	0022      	movs	r2, r4
    35b2:	9901      	ldr	r1, [sp, #4]
    35b4:	3243      	adds	r2, #67	; 0x43
    35b6:	9800      	ldr	r0, [sp, #0]
    35b8:	9e08      	ldr	r6, [sp, #32]
    35ba:	47b0      	blx	r6
    35bc:	1c43      	adds	r3, r0, #1
    35be:	d025      	beq.n	360c <_printf_common+0xa4>
    35c0:	2306      	movs	r3, #6
    35c2:	6820      	ldr	r0, [r4, #0]
    35c4:	682a      	ldr	r2, [r5, #0]
    35c6:	68e1      	ldr	r1, [r4, #12]
    35c8:	4003      	ands	r3, r0
    35ca:	2500      	movs	r5, #0
    35cc:	2b04      	cmp	r3, #4
    35ce:	d103      	bne.n	35d8 <_printf_common+0x70>
    35d0:	1a8d      	subs	r5, r1, r2
    35d2:	43eb      	mvns	r3, r5
    35d4:	17db      	asrs	r3, r3, #31
    35d6:	401d      	ands	r5, r3
    35d8:	68a3      	ldr	r3, [r4, #8]
    35da:	6922      	ldr	r2, [r4, #16]
    35dc:	4293      	cmp	r3, r2
    35de:	dd01      	ble.n	35e4 <_printf_common+0x7c>
    35e0:	1a9b      	subs	r3, r3, r2
    35e2:	18ed      	adds	r5, r5, r3
    35e4:	2700      	movs	r7, #0
    35e6:	42bd      	cmp	r5, r7
    35e8:	d120      	bne.n	362c <_printf_common+0xc4>
    35ea:	2000      	movs	r0, #0
    35ec:	e010      	b.n	3610 <_printf_common+0xa8>
    35ee:	3701      	adds	r7, #1
    35f0:	68e3      	ldr	r3, [r4, #12]
    35f2:	682a      	ldr	r2, [r5, #0]
    35f4:	1a9b      	subs	r3, r3, r2
    35f6:	429f      	cmp	r7, r3
    35f8:	dad2      	bge.n	35a0 <_printf_common+0x38>
    35fa:	0022      	movs	r2, r4
    35fc:	2301      	movs	r3, #1
    35fe:	3219      	adds	r2, #25
    3600:	9901      	ldr	r1, [sp, #4]
    3602:	9800      	ldr	r0, [sp, #0]
    3604:	9e08      	ldr	r6, [sp, #32]
    3606:	47b0      	blx	r6
    3608:	1c43      	adds	r3, r0, #1
    360a:	d1f0      	bne.n	35ee <_printf_common+0x86>
    360c:	2001      	movs	r0, #1
    360e:	4240      	negs	r0, r0
    3610:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    3612:	2030      	movs	r0, #48	; 0x30
    3614:	18e1      	adds	r1, r4, r3
    3616:	3143      	adds	r1, #67	; 0x43
    3618:	7008      	strb	r0, [r1, #0]
    361a:	0021      	movs	r1, r4
    361c:	1c5a      	adds	r2, r3, #1
    361e:	3145      	adds	r1, #69	; 0x45
    3620:	7809      	ldrb	r1, [r1, #0]
    3622:	18a2      	adds	r2, r4, r2
    3624:	3243      	adds	r2, #67	; 0x43
    3626:	3302      	adds	r3, #2
    3628:	7011      	strb	r1, [r2, #0]
    362a:	e7c1      	b.n	35b0 <_printf_common+0x48>
    362c:	0022      	movs	r2, r4
    362e:	2301      	movs	r3, #1
    3630:	321a      	adds	r2, #26
    3632:	9901      	ldr	r1, [sp, #4]
    3634:	9800      	ldr	r0, [sp, #0]
    3636:	9e08      	ldr	r6, [sp, #32]
    3638:	47b0      	blx	r6
    363a:	1c43      	adds	r3, r0, #1
    363c:	d0e6      	beq.n	360c <_printf_common+0xa4>
    363e:	3701      	adds	r7, #1
    3640:	e7d1      	b.n	35e6 <_printf_common+0x7e>
	...

00003644 <_printf_i>:
    3644:	b5f0      	push	{r4, r5, r6, r7, lr}
    3646:	b08b      	sub	sp, #44	; 0x2c
    3648:	9206      	str	r2, [sp, #24]
    364a:	000a      	movs	r2, r1
    364c:	3243      	adds	r2, #67	; 0x43
    364e:	9307      	str	r3, [sp, #28]
    3650:	9005      	str	r0, [sp, #20]
    3652:	9204      	str	r2, [sp, #16]
    3654:	7e0a      	ldrb	r2, [r1, #24]
    3656:	000c      	movs	r4, r1
    3658:	9b10      	ldr	r3, [sp, #64]	; 0x40
    365a:	2a6e      	cmp	r2, #110	; 0x6e
    365c:	d100      	bne.n	3660 <_printf_i+0x1c>
    365e:	e08f      	b.n	3780 <_printf_i+0x13c>
    3660:	d817      	bhi.n	3692 <_printf_i+0x4e>
    3662:	2a63      	cmp	r2, #99	; 0x63
    3664:	d02c      	beq.n	36c0 <_printf_i+0x7c>
    3666:	d808      	bhi.n	367a <_printf_i+0x36>
    3668:	2a00      	cmp	r2, #0
    366a:	d100      	bne.n	366e <_printf_i+0x2a>
    366c:	e099      	b.n	37a2 <_printf_i+0x15e>
    366e:	2a58      	cmp	r2, #88	; 0x58
    3670:	d054      	beq.n	371c <_printf_i+0xd8>
    3672:	0026      	movs	r6, r4
    3674:	3642      	adds	r6, #66	; 0x42
    3676:	7032      	strb	r2, [r6, #0]
    3678:	e029      	b.n	36ce <_printf_i+0x8a>
    367a:	2a64      	cmp	r2, #100	; 0x64
    367c:	d001      	beq.n	3682 <_printf_i+0x3e>
    367e:	2a69      	cmp	r2, #105	; 0x69
    3680:	d1f7      	bne.n	3672 <_printf_i+0x2e>
    3682:	6821      	ldr	r1, [r4, #0]
    3684:	681a      	ldr	r2, [r3, #0]
    3686:	0608      	lsls	r0, r1, #24
    3688:	d523      	bpl.n	36d2 <_printf_i+0x8e>
    368a:	1d11      	adds	r1, r2, #4
    368c:	6019      	str	r1, [r3, #0]
    368e:	6815      	ldr	r5, [r2, #0]
    3690:	e025      	b.n	36de <_printf_i+0x9a>
    3692:	2a73      	cmp	r2, #115	; 0x73
    3694:	d100      	bne.n	3698 <_printf_i+0x54>
    3696:	e088      	b.n	37aa <_printf_i+0x166>
    3698:	d808      	bhi.n	36ac <_printf_i+0x68>
    369a:	2a6f      	cmp	r2, #111	; 0x6f
    369c:	d029      	beq.n	36f2 <_printf_i+0xae>
    369e:	2a70      	cmp	r2, #112	; 0x70
    36a0:	d1e7      	bne.n	3672 <_printf_i+0x2e>
    36a2:	2220      	movs	r2, #32
    36a4:	6809      	ldr	r1, [r1, #0]
    36a6:	430a      	orrs	r2, r1
    36a8:	6022      	str	r2, [r4, #0]
    36aa:	e003      	b.n	36b4 <_printf_i+0x70>
    36ac:	2a75      	cmp	r2, #117	; 0x75
    36ae:	d020      	beq.n	36f2 <_printf_i+0xae>
    36b0:	2a78      	cmp	r2, #120	; 0x78
    36b2:	d1de      	bne.n	3672 <_printf_i+0x2e>
    36b4:	0022      	movs	r2, r4
    36b6:	2178      	movs	r1, #120	; 0x78
    36b8:	3245      	adds	r2, #69	; 0x45
    36ba:	7011      	strb	r1, [r2, #0]
    36bc:	4a6c      	ldr	r2, [pc, #432]	; (3870 <_printf_i+0x22c>)
    36be:	e030      	b.n	3722 <_printf_i+0xde>
    36c0:	000e      	movs	r6, r1
    36c2:	681a      	ldr	r2, [r3, #0]
    36c4:	3642      	adds	r6, #66	; 0x42
    36c6:	1d11      	adds	r1, r2, #4
    36c8:	6019      	str	r1, [r3, #0]
    36ca:	6813      	ldr	r3, [r2, #0]
    36cc:	7033      	strb	r3, [r6, #0]
    36ce:	2301      	movs	r3, #1
    36d0:	e079      	b.n	37c6 <_printf_i+0x182>
    36d2:	0649      	lsls	r1, r1, #25
    36d4:	d5d9      	bpl.n	368a <_printf_i+0x46>
    36d6:	1d11      	adds	r1, r2, #4
    36d8:	6019      	str	r1, [r3, #0]
    36da:	2300      	movs	r3, #0
    36dc:	5ed5      	ldrsh	r5, [r2, r3]
    36de:	2d00      	cmp	r5, #0
    36e0:	da03      	bge.n	36ea <_printf_i+0xa6>
    36e2:	232d      	movs	r3, #45	; 0x2d
    36e4:	9a04      	ldr	r2, [sp, #16]
    36e6:	426d      	negs	r5, r5
    36e8:	7013      	strb	r3, [r2, #0]
    36ea:	4b62      	ldr	r3, [pc, #392]	; (3874 <_printf_i+0x230>)
    36ec:	270a      	movs	r7, #10
    36ee:	9303      	str	r3, [sp, #12]
    36f0:	e02f      	b.n	3752 <_printf_i+0x10e>
    36f2:	6820      	ldr	r0, [r4, #0]
    36f4:	6819      	ldr	r1, [r3, #0]
    36f6:	0605      	lsls	r5, r0, #24
    36f8:	d503      	bpl.n	3702 <_printf_i+0xbe>
    36fa:	1d08      	adds	r0, r1, #4
    36fc:	6018      	str	r0, [r3, #0]
    36fe:	680d      	ldr	r5, [r1, #0]
    3700:	e005      	b.n	370e <_printf_i+0xca>
    3702:	0640      	lsls	r0, r0, #25
    3704:	d5f9      	bpl.n	36fa <_printf_i+0xb6>
    3706:	680d      	ldr	r5, [r1, #0]
    3708:	1d08      	adds	r0, r1, #4
    370a:	6018      	str	r0, [r3, #0]
    370c:	b2ad      	uxth	r5, r5
    370e:	4b59      	ldr	r3, [pc, #356]	; (3874 <_printf_i+0x230>)
    3710:	2708      	movs	r7, #8
    3712:	9303      	str	r3, [sp, #12]
    3714:	2a6f      	cmp	r2, #111	; 0x6f
    3716:	d018      	beq.n	374a <_printf_i+0x106>
    3718:	270a      	movs	r7, #10
    371a:	e016      	b.n	374a <_printf_i+0x106>
    371c:	3145      	adds	r1, #69	; 0x45
    371e:	700a      	strb	r2, [r1, #0]
    3720:	4a54      	ldr	r2, [pc, #336]	; (3874 <_printf_i+0x230>)
    3722:	9203      	str	r2, [sp, #12]
    3724:	681a      	ldr	r2, [r3, #0]
    3726:	6821      	ldr	r1, [r4, #0]
    3728:	1d10      	adds	r0, r2, #4
    372a:	6018      	str	r0, [r3, #0]
    372c:	6815      	ldr	r5, [r2, #0]
    372e:	0608      	lsls	r0, r1, #24
    3730:	d522      	bpl.n	3778 <_printf_i+0x134>
    3732:	07cb      	lsls	r3, r1, #31
    3734:	d502      	bpl.n	373c <_printf_i+0xf8>
    3736:	2320      	movs	r3, #32
    3738:	4319      	orrs	r1, r3
    373a:	6021      	str	r1, [r4, #0]
    373c:	2710      	movs	r7, #16
    373e:	2d00      	cmp	r5, #0
    3740:	d103      	bne.n	374a <_printf_i+0x106>
    3742:	2320      	movs	r3, #32
    3744:	6822      	ldr	r2, [r4, #0]
    3746:	439a      	bics	r2, r3
    3748:	6022      	str	r2, [r4, #0]
    374a:	0023      	movs	r3, r4
    374c:	2200      	movs	r2, #0
    374e:	3343      	adds	r3, #67	; 0x43
    3750:	701a      	strb	r2, [r3, #0]
    3752:	6863      	ldr	r3, [r4, #4]
    3754:	60a3      	str	r3, [r4, #8]
    3756:	2b00      	cmp	r3, #0
    3758:	db5c      	blt.n	3814 <_printf_i+0x1d0>
    375a:	2204      	movs	r2, #4
    375c:	6821      	ldr	r1, [r4, #0]
    375e:	4391      	bics	r1, r2
    3760:	6021      	str	r1, [r4, #0]
    3762:	2d00      	cmp	r5, #0
    3764:	d158      	bne.n	3818 <_printf_i+0x1d4>
    3766:	9e04      	ldr	r6, [sp, #16]
    3768:	2b00      	cmp	r3, #0
    376a:	d064      	beq.n	3836 <_printf_i+0x1f2>
    376c:	0026      	movs	r6, r4
    376e:	9b03      	ldr	r3, [sp, #12]
    3770:	3642      	adds	r6, #66	; 0x42
    3772:	781b      	ldrb	r3, [r3, #0]
    3774:	7033      	strb	r3, [r6, #0]
    3776:	e05e      	b.n	3836 <_printf_i+0x1f2>
    3778:	0648      	lsls	r0, r1, #25
    377a:	d5da      	bpl.n	3732 <_printf_i+0xee>
    377c:	b2ad      	uxth	r5, r5
    377e:	e7d8      	b.n	3732 <_printf_i+0xee>
    3780:	6809      	ldr	r1, [r1, #0]
    3782:	681a      	ldr	r2, [r3, #0]
    3784:	0608      	lsls	r0, r1, #24
    3786:	d505      	bpl.n	3794 <_printf_i+0x150>
    3788:	1d11      	adds	r1, r2, #4
    378a:	6019      	str	r1, [r3, #0]
    378c:	6813      	ldr	r3, [r2, #0]
    378e:	6962      	ldr	r2, [r4, #20]
    3790:	601a      	str	r2, [r3, #0]
    3792:	e006      	b.n	37a2 <_printf_i+0x15e>
    3794:	0649      	lsls	r1, r1, #25
    3796:	d5f7      	bpl.n	3788 <_printf_i+0x144>
    3798:	1d11      	adds	r1, r2, #4
    379a:	6019      	str	r1, [r3, #0]
    379c:	6813      	ldr	r3, [r2, #0]
    379e:	8aa2      	ldrh	r2, [r4, #20]
    37a0:	801a      	strh	r2, [r3, #0]
    37a2:	2300      	movs	r3, #0
    37a4:	9e04      	ldr	r6, [sp, #16]
    37a6:	6123      	str	r3, [r4, #16]
    37a8:	e054      	b.n	3854 <_printf_i+0x210>
    37aa:	681a      	ldr	r2, [r3, #0]
    37ac:	1d11      	adds	r1, r2, #4
    37ae:	6019      	str	r1, [r3, #0]
    37b0:	6816      	ldr	r6, [r2, #0]
    37b2:	2100      	movs	r1, #0
    37b4:	6862      	ldr	r2, [r4, #4]
    37b6:	0030      	movs	r0, r6
    37b8:	f000 f85e 	bl	3878 <memchr>
    37bc:	2800      	cmp	r0, #0
    37be:	d001      	beq.n	37c4 <_printf_i+0x180>
    37c0:	1b80      	subs	r0, r0, r6
    37c2:	6060      	str	r0, [r4, #4]
    37c4:	6863      	ldr	r3, [r4, #4]
    37c6:	6123      	str	r3, [r4, #16]
    37c8:	2300      	movs	r3, #0
    37ca:	9a04      	ldr	r2, [sp, #16]
    37cc:	7013      	strb	r3, [r2, #0]
    37ce:	e041      	b.n	3854 <_printf_i+0x210>
    37d0:	6923      	ldr	r3, [r4, #16]
    37d2:	0032      	movs	r2, r6
    37d4:	9906      	ldr	r1, [sp, #24]
    37d6:	9805      	ldr	r0, [sp, #20]
    37d8:	9d07      	ldr	r5, [sp, #28]
    37da:	47a8      	blx	r5
    37dc:	1c43      	adds	r3, r0, #1
    37de:	d043      	beq.n	3868 <_printf_i+0x224>
    37e0:	6823      	ldr	r3, [r4, #0]
    37e2:	2500      	movs	r5, #0
    37e4:	079b      	lsls	r3, r3, #30
    37e6:	d40f      	bmi.n	3808 <_printf_i+0x1c4>
    37e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
    37ea:	68e0      	ldr	r0, [r4, #12]
    37ec:	4298      	cmp	r0, r3
    37ee:	da3d      	bge.n	386c <_printf_i+0x228>
    37f0:	0018      	movs	r0, r3
    37f2:	e03b      	b.n	386c <_printf_i+0x228>
    37f4:	0022      	movs	r2, r4
    37f6:	2301      	movs	r3, #1
    37f8:	3219      	adds	r2, #25
    37fa:	9906      	ldr	r1, [sp, #24]
    37fc:	9805      	ldr	r0, [sp, #20]
    37fe:	9e07      	ldr	r6, [sp, #28]
    3800:	47b0      	blx	r6
    3802:	1c43      	adds	r3, r0, #1
    3804:	d030      	beq.n	3868 <_printf_i+0x224>
    3806:	3501      	adds	r5, #1
    3808:	68e3      	ldr	r3, [r4, #12]
    380a:	9a09      	ldr	r2, [sp, #36]	; 0x24
    380c:	1a9b      	subs	r3, r3, r2
    380e:	429d      	cmp	r5, r3
    3810:	dbf0      	blt.n	37f4 <_printf_i+0x1b0>
    3812:	e7e9      	b.n	37e8 <_printf_i+0x1a4>
    3814:	2d00      	cmp	r5, #0
    3816:	d0a9      	beq.n	376c <_printf_i+0x128>
    3818:	9e04      	ldr	r6, [sp, #16]
    381a:	0028      	movs	r0, r5
    381c:	0039      	movs	r1, r7
    381e:	f7fe fda5 	bl	236c <__aeabi_uidivmod>
    3822:	9b03      	ldr	r3, [sp, #12]
    3824:	3e01      	subs	r6, #1
    3826:	5c5b      	ldrb	r3, [r3, r1]
    3828:	0028      	movs	r0, r5
    382a:	7033      	strb	r3, [r6, #0]
    382c:	0039      	movs	r1, r7
    382e:	f7fe fd82 	bl	2336 <__aeabi_uidiv>
    3832:	1e05      	subs	r5, r0, #0
    3834:	d1f1      	bne.n	381a <_printf_i+0x1d6>
    3836:	2f08      	cmp	r7, #8
    3838:	d109      	bne.n	384e <_printf_i+0x20a>
    383a:	6823      	ldr	r3, [r4, #0]
    383c:	07db      	lsls	r3, r3, #31
    383e:	d506      	bpl.n	384e <_printf_i+0x20a>
    3840:	6863      	ldr	r3, [r4, #4]
    3842:	6922      	ldr	r2, [r4, #16]
    3844:	4293      	cmp	r3, r2
    3846:	dc02      	bgt.n	384e <_printf_i+0x20a>
    3848:	2330      	movs	r3, #48	; 0x30
    384a:	3e01      	subs	r6, #1
    384c:	7033      	strb	r3, [r6, #0]
    384e:	9b04      	ldr	r3, [sp, #16]
    3850:	1b9b      	subs	r3, r3, r6
    3852:	6123      	str	r3, [r4, #16]
    3854:	9b07      	ldr	r3, [sp, #28]
    3856:	aa09      	add	r2, sp, #36	; 0x24
    3858:	9300      	str	r3, [sp, #0]
    385a:	0021      	movs	r1, r4
    385c:	9b06      	ldr	r3, [sp, #24]
    385e:	9805      	ldr	r0, [sp, #20]
    3860:	f7ff fe82 	bl	3568 <_printf_common>
    3864:	1c43      	adds	r3, r0, #1
    3866:	d1b3      	bne.n	37d0 <_printf_i+0x18c>
    3868:	2001      	movs	r0, #1
    386a:	4240      	negs	r0, r0
    386c:	b00b      	add	sp, #44	; 0x2c
    386e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3870:	00003fde 	.word	0x00003fde
    3874:	00003fcd 	.word	0x00003fcd

00003878 <memchr>:
    3878:	b2c9      	uxtb	r1, r1
    387a:	1882      	adds	r2, r0, r2
    387c:	4290      	cmp	r0, r2
    387e:	d101      	bne.n	3884 <memchr+0xc>
    3880:	2000      	movs	r0, #0
    3882:	4770      	bx	lr
    3884:	7803      	ldrb	r3, [r0, #0]
    3886:	428b      	cmp	r3, r1
    3888:	d0fb      	beq.n	3882 <memchr+0xa>
    388a:	3001      	adds	r0, #1
    388c:	e7f6      	b.n	387c <memchr+0x4>

0000388e <memmove>:
    388e:	b510      	push	{r4, lr}
    3890:	4288      	cmp	r0, r1
    3892:	d902      	bls.n	389a <memmove+0xc>
    3894:	188b      	adds	r3, r1, r2
    3896:	4298      	cmp	r0, r3
    3898:	d308      	bcc.n	38ac <memmove+0x1e>
    389a:	2300      	movs	r3, #0
    389c:	429a      	cmp	r2, r3
    389e:	d007      	beq.n	38b0 <memmove+0x22>
    38a0:	5ccc      	ldrb	r4, [r1, r3]
    38a2:	54c4      	strb	r4, [r0, r3]
    38a4:	3301      	adds	r3, #1
    38a6:	e7f9      	b.n	389c <memmove+0xe>
    38a8:	5c8b      	ldrb	r3, [r1, r2]
    38aa:	5483      	strb	r3, [r0, r2]
    38ac:	3a01      	subs	r2, #1
    38ae:	d2fb      	bcs.n	38a8 <memmove+0x1a>
    38b0:	bd10      	pop	{r4, pc}

000038b2 <_realloc_r>:
    38b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    38b4:	0007      	movs	r7, r0
    38b6:	000d      	movs	r5, r1
    38b8:	0016      	movs	r6, r2
    38ba:	2900      	cmp	r1, #0
    38bc:	d105      	bne.n	38ca <_realloc_r+0x18>
    38be:	0011      	movs	r1, r2
    38c0:	f7ff fc36 	bl	3130 <_malloc_r>
    38c4:	0004      	movs	r4, r0
    38c6:	0020      	movs	r0, r4
    38c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    38ca:	2a00      	cmp	r2, #0
    38cc:	d103      	bne.n	38d6 <_realloc_r+0x24>
    38ce:	f7ff fbe5 	bl	309c <_free_r>
    38d2:	0034      	movs	r4, r6
    38d4:	e7f7      	b.n	38c6 <_realloc_r+0x14>
    38d6:	f000 f812 	bl	38fe <_malloc_usable_size_r>
    38da:	002c      	movs	r4, r5
    38dc:	4286      	cmp	r6, r0
    38de:	d9f2      	bls.n	38c6 <_realloc_r+0x14>
    38e0:	0031      	movs	r1, r6
    38e2:	0038      	movs	r0, r7
    38e4:	f7ff fc24 	bl	3130 <_malloc_r>
    38e8:	1e04      	subs	r4, r0, #0
    38ea:	d0ec      	beq.n	38c6 <_realloc_r+0x14>
    38ec:	0029      	movs	r1, r5
    38ee:	0032      	movs	r2, r6
    38f0:	f7ff fbca 	bl	3088 <memcpy>
    38f4:	0029      	movs	r1, r5
    38f6:	0038      	movs	r0, r7
    38f8:	f7ff fbd0 	bl	309c <_free_r>
    38fc:	e7e3      	b.n	38c6 <_realloc_r+0x14>

000038fe <_malloc_usable_size_r>:
    38fe:	1f0b      	subs	r3, r1, #4
    3900:	681b      	ldr	r3, [r3, #0]
    3902:	1f18      	subs	r0, r3, #4
    3904:	2b00      	cmp	r3, #0
    3906:	da01      	bge.n	390c <_malloc_usable_size_r+0xe>
    3908:	580b      	ldr	r3, [r1, r0]
    390a:	18c0      	adds	r0, r0, r3
    390c:	4770      	bx	lr
    390e:	0000      	movs	r0, r0
    3910:	682f2e2e 	.word	0x682f2e2e
    3914:	692f6c61 	.word	0x692f6c61
    3918:	756c636e 	.word	0x756c636e
    391c:	682f6564 	.word	0x682f6564
    3920:	775f6c61 	.word	0x775f6c61
    3924:	682e7464 	.word	0x682e7464
    3928:	00000000 	.word	0x00000000
    392c:	61677066 	.word	0x61677066
    3930:	6265725f 	.word	0x6265725f
    3934:	20746f6f 	.word	0x20746f6f
    3938:	63637573 	.word	0x63637573
    393c:	0d737365 	.word	0x0d737365
    3940:	0000000a 	.word	0x0000000a
    3944:	61677066 	.word	0x61677066
    3948:	6265725f 	.word	0x6265725f
    394c:	20746f6f 	.word	0x20746f6f
    3950:	6c696166 	.word	0x6c696166
    3954:	203a6465 	.word	0x203a6465
    3958:	616c6564 	.word	0x616c6564
    395c:	69742079 	.word	0x69742079
    3960:	7420656d 	.word	0x7420656d
    3964:	6c206f6f 	.word	0x6c206f6f
    3968:	0a0d776f 	.word	0x0a0d776f
    396c:	00000000 	.word	0x00000000
    3970:	62616e65 	.word	0x62616e65
    3974:	0000656c 	.word	0x0000656c
    3978:	61736964 	.word	0x61736964
    397c:	00656c62 	.word	0x00656c62
    3980:	676f6c65 	.word	0x676f6c65
    3984:	69727720 	.word	0x69727720
    3988:	65206574 	.word	0x65206574
    398c:	726f7272 	.word	0x726f7272
    3990:	00000a0d 	.word	0x00000a0d
    3994:	676f6c65 	.word	0x676f6c65
    3998:	6f72705f 	.word	0x6f72705f
    399c:	73736563 	.word	0x73736563
    39a0:	72726520 	.word	0x72726520
    39a4:	723a726f 	.word	0x723a726f
    39a8:	20646165 	.word	0x20646165
    39ac:	3d727265 	.word	0x3d727265
    39b0:	0a0d6425 	.word	0x0a0d6425
    39b4:	00000000 	.word	0x00000000
    39b8:	676f6c65 	.word	0x676f6c65
    39bc:	72617473 	.word	0x72617473
    39c0:	00000074 	.word	0x00000074
    39c4:	676f6c65 	.word	0x676f6c65
    39c8:	61747320 	.word	0x61747320
    39cc:	0a0d7472 	.word	0x0a0d7472
    39d0:	00000000 	.word	0x00000000
    39d4:	676f6c65 	.word	0x676f6c65
    39d8:	706f7473 	.word	0x706f7473
    39dc:	00000000 	.word	0x00000000
    39e0:	676f6c65 	.word	0x676f6c65
    39e4:	6f747320 	.word	0x6f747320
    39e8:	000a0d70 	.word	0x000a0d70
    39ec:	653d6c66 	.word	0x653d6c66
    39f0:	0000006e 	.word	0x0000006e
    39f4:	666e6f63 	.word	0x666e6f63
    39f8:	66206769 	.word	0x66206769
    39fc:	2d616770 	.word	0x2d616770
    3a00:	706f6f6c 	.word	0x706f6f6c
    3a04:	6b636162 	.word	0x6b636162
    3a08:	616e653a 	.word	0x616e653a
    3a0c:	0d656c62 	.word	0x0d656c62
    3a10:	0000000a 	.word	0x0000000a
    3a14:	643d6c66 	.word	0x643d6c66
    3a18:	00007369 	.word	0x00007369
    3a1c:	666e6f63 	.word	0x666e6f63
    3a20:	66206769 	.word	0x66206769
    3a24:	2d616770 	.word	0x2d616770
    3a28:	706f6f6c 	.word	0x706f6f6c
    3a2c:	6b636162 	.word	0x6b636162
    3a30:	7369643a 	.word	0x7369643a
    3a34:	656c6261 	.word	0x656c6261
    3a38:	00000a0d 	.word	0x00000a0d
    3a3c:	3d663263 	.word	0x3d663263
    3a40:	00006e65 	.word	0x00006e65
    3a44:	666e6f63 	.word	0x666e6f63
    3a48:	63206769 	.word	0x63206769
    3a4c:	742d6e61 	.word	0x742d6e61
    3a50:	70662d6f 	.word	0x70662d6f
    3a54:	653a6167 	.word	0x653a6167
    3a58:	6c62616e 	.word	0x6c62616e
    3a5c:	000a0d65 	.word	0x000a0d65
    3a60:	3d663263 	.word	0x3d663263
    3a64:	00736964 	.word	0x00736964
    3a68:	666e6f63 	.word	0x666e6f63
    3a6c:	63206769 	.word	0x63206769
    3a70:	742d6e61 	.word	0x742d6e61
    3a74:	70662d6f 	.word	0x70662d6f
    3a78:	643a6167 	.word	0x643a6167
    3a7c:	62617369 	.word	0x62617369
    3a80:	0a0d656c 	.word	0x0a0d656c
    3a84:	00000000 	.word	0x00000000
    3a88:	3d633266 	.word	0x3d633266
    3a8c:	00006e65 	.word	0x00006e65
    3a90:	666e6f63 	.word	0x666e6f63
    3a94:	66206769 	.word	0x66206769
    3a98:	2d616770 	.word	0x2d616770
    3a9c:	632d6f74 	.word	0x632d6f74
    3aa0:	653a6e61 	.word	0x653a6e61
    3aa4:	6c62616e 	.word	0x6c62616e
    3aa8:	000a0d65 	.word	0x000a0d65
    3aac:	3d633266 	.word	0x3d633266
    3ab0:	00736964 	.word	0x00736964
    3ab4:	666e6f63 	.word	0x666e6f63
    3ab8:	66206769 	.word	0x66206769
    3abc:	2d616770 	.word	0x2d616770
    3ac0:	632d6f74 	.word	0x632d6f74
    3ac4:	643a6e61 	.word	0x643a6e61
    3ac8:	62617369 	.word	0x62617369
    3acc:	0a0d656c 	.word	0x0a0d656c
    3ad0:	00000000 	.word	0x00000000
    3ad4:	3d653266 	.word	0x3d653266
    3ad8:	00006e65 	.word	0x00006e65
    3adc:	666e6f63 	.word	0x666e6f63
    3ae0:	66206769 	.word	0x66206769
    3ae4:	2d616770 	.word	0x2d616770
    3ae8:	652d6f74 	.word	0x652d6f74
    3aec:	3a676f6c 	.word	0x3a676f6c
    3af0:	62616e65 	.word	0x62616e65
    3af4:	0a0d656c 	.word	0x0a0d656c
    3af8:	00000000 	.word	0x00000000
    3afc:	3d653266 	.word	0x3d653266
    3b00:	00736964 	.word	0x00736964
    3b04:	666e6f63 	.word	0x666e6f63
    3b08:	66206769 	.word	0x66206769
    3b0c:	2d616770 	.word	0x2d616770
    3b10:	652d6f74 	.word	0x652d6f74
    3b14:	3a676f6c 	.word	0x3a676f6c
    3b18:	61736964 	.word	0x61736964
    3b1c:	0d656c62 	.word	0x0d656c62
    3b20:	0000000a 	.word	0x0000000a
    3b24:	73746567 	.word	0x73746567
    3b28:	66637379 	.word	0x66637379
    3b2c:	00000067 	.word	0x00000067
    3b30:	253d6c66 	.word	0x253d6c66
    3b34:	66202c73 	.word	0x66202c73
    3b38:	253d6332 	.word	0x253d6332
    3b3c:	63202c73 	.word	0x63202c73
    3b40:	253d6632 	.word	0x253d6632
    3b44:	66202c73 	.word	0x66202c73
    3b48:	253d6532 	.word	0x253d6532
    3b4c:	000a0d73 	.word	0x000a0d73
    3b50:	61677066 	.word	0x61677066
    3b54:	776f702d 	.word	0x776f702d
    3b58:	6e6f7265 	.word	0x6e6f7265
    3b5c:	00000000 	.word	0x00000000
    3b60:	65776f70 	.word	0x65776f70
    3b64:	666e6f72 	.word	0x666e6f72
    3b68:	0d616770 	.word	0x0d616770
    3b6c:	0000000a 	.word	0x0000000a
    3b70:	61677066 	.word	0x61677066
    3b74:	776f702d 	.word	0x776f702d
    3b78:	666f7265 	.word	0x666f7265
    3b7c:	00000066 	.word	0x00000066
    3b80:	65776f70 	.word	0x65776f70
    3b84:	66666f72 	.word	0x66666f72
    3b88:	67706620 	.word	0x67706620
    3b8c:	000a0d61 	.word	0x000a0d61
    3b90:	61677066 	.word	0x61677066
    3b94:	6265722d 	.word	0x6265722d
    3b98:	00746f6f 	.word	0x00746f6f
    3b9c:	61677066 	.word	0x61677066
    3ba0:	776f7020 	.word	0x776f7020
    3ba4:	6f647265 	.word	0x6f647265
    3ba8:	2e2e6e77 	.word	0x2e2e6e77
    3bac:	000a0d2e 	.word	0x000a0d2e
    3bb0:	2d746567 	.word	0x2d746567
    3bb4:	2d6e6163 	.word	0x2d6e6163
    3bb8:	00746e63 	.word	0x00746e63
    3bbc:	4e41435b 	.word	0x4e41435b
    3bc0:	7663725d 	.word	0x7663725d
    3bc4:	2c64253a 	.word	0x2c64253a
    3bc8:	6e657320 	.word	0x6e657320
    3bcc:	64253a64 	.word	0x64253a64
    3bd0:	00000a0d 	.word	0x00000a0d
    3bd4:	2d746567 	.word	0x2d746567
    3bd8:	61677066 	.word	0x61677066
    3bdc:	746e632d 	.word	0x746e632d
    3be0:	00000000 	.word	0x00000000
    3be4:	4750465b 	.word	0x4750465b
    3be8:	723a5d41 	.word	0x723a5d41
    3bec:	253a7663 	.word	0x253a7663
    3bf0:	73202c64 	.word	0x73202c64
    3bf4:	3a646e65 	.word	0x3a646e65
    3bf8:	0a0d6425 	.word	0x0a0d6425
    3bfc:	00000000 	.word	0x00000000
    3c00:	2d746567 	.word	0x2d746567
    3c04:	7473696c 	.word	0x7473696c
    3c08:	6565642d 	.word	0x6565642d
    3c0c:	00000070 	.word	0x00000070
    3c10:	4545445b 	.word	0x4545445b
    3c14:	70665d50 	.word	0x70665d50
    3c18:	253a6167 	.word	0x253a6167
    3c1c:	202c646c 	.word	0x202c646c
    3c20:	676f6c65 	.word	0x676f6c65
    3c24:	646c253a 	.word	0x646c253a
    3c28:	00000a0d 	.word	0x00000a0d
    3c2c:	2d737973 	.word	0x2d737973
    3c30:	65736572 	.word	0x65736572
    3c34:	00000074 	.word	0x00000074
    3c38:	6c736f67 	.word	0x6c736f67
    3c3c:	00706565 	.word	0x00706565
    3c40:	2d746567 	.word	0x2d746567
    3c44:	656b6177 	.word	0x656b6177
    3c48:	00637273 	.word	0x00637273
    3c4c:	656b6177 	.word	0x656b6177
    3c50:	66207075 	.word	0x66207075
    3c54:	3a67616c 	.word	0x3a67616c
    3c58:	0a0d6425 	.word	0x0a0d6425
    3c5c:	00000000 	.word	0x00000000
    3c60:	676f6c65 	.word	0x676f6c65
    3c64:	6f72705f 	.word	0x6f72705f
    3c68:	73736563 	.word	0x73736563
    3c6c:	72726520 	.word	0x72726520
    3c70:	6f3a726f 	.word	0x6f3a726f
    3c74:	20726576 	.word	0x20726576
    3c78:	776f6c66 	.word	0x776f6c66
    3c7c:	00000a0d 	.word	0x00000a0d
    3c80:	676f6c65 	.word	0x676f6c65
    3c84:	7277203a 	.word	0x7277203a
    3c88:	20657469 	.word	0x20657469
    3c8c:	706f6f6c 	.word	0x706f6f6c
    3c90:	7272612d 	.word	0x7272612d
    3c94:	65207961 	.word	0x65207961
    3c98:	726f7272 	.word	0x726f7272
    3c9c:	7865202c 	.word	0x7865202c
    3ca0:	0a0d7469 	.word	0x0a0d7469
    3ca4:	00000000 	.word	0x00000000
    3ca8:	706f6f6c 	.word	0x706f6f6c
    3cac:	7272612d 	.word	0x7272612d
    3cb0:	72207961 	.word	0x72207961
    3cb4:	20646165 	.word	0x20646165
    3cb8:	7265766f 	.word	0x7265766f
    3cbc:	6f6c6620 	.word	0x6f6c6620
    3cc0:	64723a77 	.word	0x64723a77
    3cc4:	646c253d 	.word	0x646c253d
    3cc8:	7277202c 	.word	0x7277202c
    3ccc:	646c253d 	.word	0x646c253d
    3cd0:	656c202c 	.word	0x656c202c
    3cd4:	203d206e 	.word	0x203d206e
    3cd8:	0d646c25 	.word	0x0d646c25
    3cdc:	0000000a 	.word	0x0000000a
    3ce0:	00000e12 	.word	0x00000e12
    3ce4:	00000e24 	.word	0x00000e24
    3ce8:	00000e3e 	.word	0x00000e3e
    3cec:	00000e64 	.word	0x00000e64
    3cf0:	00000e80 	.word	0x00000e80

00003cf4 <USART_FPGA>:
    3cf4:	200025cc 61677066 7261755f 77203a74     .%. fpga_uart: w
    3d04:	65746972 6f6f6c20 72612d70 20796172     rite loop-array 
    3d14:	6f727265 000a0d72 5f6e6163 6e797361     error...can_asyn
    3d24:	72775f63 20657469 6f727265 64253a72     c_write error:%d
    3d34:	00000a0d 6e617274 74696d73 67706620     ....transmit fpg
    3d44:	61642061 66206174 656c6961 000a0d64     a data failed...
    3d54:	682f2e2e 732f6c61 682f6372 635f6c61     ../hal/src/hal_c
    3d64:	615f6e61 636e7973 0000632e 682f2e2e     an_async.c..../h
    3d74:	732f6c61 682f6372 695f6c61 00632e6f     al/src/hal_io.c.
    3d84:	682f2e2e 732f6c61 682f6372 745f6c61     ../hal/src/hal_t
    3d94:	72656d69 0000632e 682f2e2e 732f6c61     imer.c..../hal/s
    3da4:	682f6372 755f6c61 74726173 7973615f     rc/hal_usart_asy
    3db4:	632e636e 00000000 682f2e2e 752f6c61     nc.c....../hal/u
    3dc4:	736c6974 6372732f 6974752f 6c5f736c     tils/src/utils_l
    3dd4:	2e747369 00000063 682f2e2e 752f6c61     ist.c...../hal/u
    3de4:	736c6974 6372732f 6974752f 725f736c     tils/src/utils_r
    3df4:	62676e69 65666675 00632e72 03020100     ingbuffer.c.....
    3e04:	07060504 14100c08 40302018              ......... 0@

00003e10 <_cfgs>:
    3e10:	00000002 00000860 00000800 00000002     ....`...........
    3e20:	00000900 00000400 00000000 00000000     ................
	...

00003ea0 <_map>:
    3ea0:	000000ff ffffffff 682f2e2e 652f6c70     ........../hpl/e
    3eb0:	682f6369 655f6c70 632e6369 00000000     ic/hpl_eic.c....

00003ec0 <_i2cms>:
	...

00003ed8 <_usarts>:
    3ed8:	00000002 40100004 00030000 0000e282     .......@........
    3ee8:	00000000 00000003 40100004 00030000     ...........@....
    3ef8:	0000e282 00000000 682f2e2e 732f6c70     ........../hpl/s
    3f08:	6f637265 70682f6d 65735f6c 6d6f6372     ercom/hpl_sercom
    3f18:	0000632e                                .c..

00003f1c <_tcs>:
    3f1c:	00001400 00000418 00000104 000003e8     ................
    3f2c:	00000000 682f2e2e 742f6c70 70682f63     ....../hpl/tc/hp
    3f3c:	63745f6c 0000632e 682f2e2e 772f6c70     l_tc.c..../hpl/w
    3f4c:	682f7464 775f6c70 632e7464 00000000     dt/hpl_wdt.c....

00003f5c <__sf_fake_stderr>:
	...

00003f7c <__sf_fake_stdin>:
	...

00003f9c <__sf_fake_stdout>:
	...
    3fbc:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    3fcc:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    3fdc:	31300046 35343332 39383736 64636261     F.0123456789abcd
    3fec:	00006665                                ef..

00003ff0 <_init>:
    3ff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3ff2:	46c0      	nop			; (mov r8, r8)
    3ff4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    3ff6:	bc08      	pop	{r3}
    3ff8:	469e      	mov	lr, r3
    3ffa:	4770      	bx	lr

00003ffc <__init_array_start>:
    3ffc:	000000e5 	.word	0x000000e5

00004000 <_fini>:
    4000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4002:	46c0      	nop			; (mov r8, r8)
    4004:	bcf8      	pop	{r3, r4, r5, r6, r7}
    4006:	bc08      	pop	{r3}
    4008:	469e      	mov	lr, r3
    400a:	4770      	bx	lr

0000400c <__fini_array_start>:
    400c:	000000bd 	.word	0x000000bd
