WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

helo
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500083 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 01 min 08 sec)
Warmup finished CPU 0 instructions: 10000002 cycles: 2500084 cumulative IPC: 4 (Simulation time: 00 hr 01 min 08 sec)
Warmup complete CPU 0 instructions: 10000002 cycles: 2500084 cumulative IPC: 4 (Simulation time: 00 hr 01 min 08 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 18173343 heartbeat IPC: 0.638 cumulative IPC: 0.638 (Simulation time: 00 hr 03 min 11 sec)
Simulation finished CPU 0 instructions: 10000002 cycles: 15673261 cumulative IPC: 0.638 (Simulation time: 00 hr 03 min 11 sec)
Simulation complete CPU 0 instructions: 10000002 cycles: 15673261 cumulative IPC: 0.638 (Simulation time: 00 hr 03 min 11 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/astar_163B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.638 instructions: 10000002 cycles: 15673261
CPU 0 Branch Prediction Accuracy: 61.05% MPKI: 56.84 Average ROB Occupancy at Mispredict: 25.81
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 56.8
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:      53753 HIT:      25307 MISS:      28446
LLC LOAD         ACCESS:      30705 HIT:       4592 MISS:      26113
LLC RFO          ACCESS:       2354 HIT:        267 MISS:       2087
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      19599 HIT:      19597 MISS:          2
LLC TRANSLATION  ACCESS:       1095 HIT:        851 MISS:        244
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 195.5 cycles
cpu0_DTLB TOTAL        ACCESS:    2648972 HIT:    2598854 MISS:      50118
cpu0_DTLB LOAD         ACCESS:    2648972 HIT:    2598854 MISS:      50118
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 14.5 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    3060073 HIT:    2941490 MISS:     118583
cpu0_L1D LOAD         ACCESS:    2001444 HIT:    1909681 MISS:      91763
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    1050719 HIT:    1028937 MISS:      21782
cpu0_L1D TRANSLATION  ACCESS:       7910 HIT:       2872 MISS:       5038
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 57.11 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     114304 HIT:      80144 MISS:      34160
cpu0_L2C LOAD         ACCESS:      74566 HIT:      43861 MISS:      30705
cpu0_L2C RFO          ACCESS:       8249 HIT:       5895 MISS:       2354
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      26452 HIT:      26446 MISS:          6
cpu0_L2C TRANSLATION  ACCESS:       5037 HIT:       3942 MISS:       1095
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 183.6 cycles
cpu0_STLB TOTAL        ACCESS:      49410 HIT:      41500 MISS:       7910
cpu0_STLB LOAD         ACCESS:      49410 HIT:      41500 MISS:       7910
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 44.27 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4129
  ROW_BUFFER_MISS:      24315
 AVG DBUS CONGESTED CYCLE: 3.821
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       2976
  FULL:      10738
