Release 7.1.03i - netgen H.41
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: netgen -intstyle ise -ar Structure -w -ofmt vhdl -sim
audio_clk.ngc audio_clk_synthesis.vhd  

Reading design 'audio_clk.ngc' ...
Flattening design ...
Processing design ... 
  Preping design's networks ...
  Preping design's macros ...

WARNING:NetListWriters:306 - Signal bus _n0246( 22 downto 2 ) on block audio_clk
   is not reconstructed, because there are some missing bus signals.

WARNING:NetListWriters:306 - Signal bus _n0271( 12 downto 0 ) on block audio_clk
   is not reconstructed, because there are some missing bus signals.
Writing VHDL netlist 'audio_clk_synthesis.vhd' ...
INFO:NetListWriters:635 - The generated VHDL netlist contains Xilinx UNISIM
   simulation primitives and has to be used with UNISIM library for correct
   compilation and simulation. 
Number of warnings: 2
Number of info messages: 1
Total memory usage is 42696 kilobytes
