#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002b8e713ffd0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000002b8e71b8b20_0 .net "PC", 31 0, v000002b8e717a200_0;  1 drivers
v000002b8e71b8080_0 .var "clk", 0 0;
v000002b8e71b8120_0 .net "clkout", 0 0, L_000002b8e717e3f0;  1 drivers
v000002b8e71b7400_0 .net "cycles_consumed", 31 0, v000002b8e71b7220_0;  1 drivers
v000002b8e71b6c80_0 .var "rst", 0 0;
S_000002b8e71402f0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000002b8e713ffd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000002b8e7154920 .param/l "RType" 0 4 2, C4<000000>;
P_000002b8e7154958 .param/l "add" 0 4 5, C4<100000>;
P_000002b8e7154990 .param/l "addi" 0 4 8, C4<001000>;
P_000002b8e71549c8 .param/l "addu" 0 4 5, C4<100001>;
P_000002b8e7154a00 .param/l "and_" 0 4 5, C4<100100>;
P_000002b8e7154a38 .param/l "andi" 0 4 8, C4<001100>;
P_000002b8e7154a70 .param/l "beq" 0 4 10, C4<000100>;
P_000002b8e7154aa8 .param/l "bne" 0 4 10, C4<000101>;
P_000002b8e7154ae0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002b8e7154b18 .param/l "j" 0 4 12, C4<000010>;
P_000002b8e7154b50 .param/l "jal" 0 4 12, C4<000011>;
P_000002b8e7154b88 .param/l "jr" 0 4 6, C4<001000>;
P_000002b8e7154bc0 .param/l "lw" 0 4 8, C4<100011>;
P_000002b8e7154bf8 .param/l "nor_" 0 4 5, C4<100111>;
P_000002b8e7154c30 .param/l "or_" 0 4 5, C4<100101>;
P_000002b8e7154c68 .param/l "ori" 0 4 8, C4<001101>;
P_000002b8e7154ca0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002b8e7154cd8 .param/l "sll" 0 4 6, C4<000000>;
P_000002b8e7154d10 .param/l "slt" 0 4 5, C4<101010>;
P_000002b8e7154d48 .param/l "slti" 0 4 8, C4<101010>;
P_000002b8e7154d80 .param/l "srl" 0 4 6, C4<000010>;
P_000002b8e7154db8 .param/l "sub" 0 4 5, C4<100010>;
P_000002b8e7154df0 .param/l "subu" 0 4 5, C4<100011>;
P_000002b8e7154e28 .param/l "sw" 0 4 8, C4<101011>;
P_000002b8e7154e60 .param/l "xor_" 0 4 5, C4<100110>;
P_000002b8e7154e98 .param/l "xori" 0 4 8, C4<001110>;
L_000002b8e717ea80 .functor NOT 1, v000002b8e71b6c80_0, C4<0>, C4<0>, C4<0>;
L_000002b8e717eb60 .functor NOT 1, v000002b8e71b6c80_0, C4<0>, C4<0>, C4<0>;
L_000002b8e717e000 .functor NOT 1, v000002b8e71b6c80_0, C4<0>, C4<0>, C4<0>;
L_000002b8e717e310 .functor NOT 1, v000002b8e71b6c80_0, C4<0>, C4<0>, C4<0>;
L_000002b8e717e070 .functor NOT 1, v000002b8e71b6c80_0, C4<0>, C4<0>, C4<0>;
L_000002b8e717e1c0 .functor NOT 1, v000002b8e71b6c80_0, C4<0>, C4<0>, C4<0>;
L_000002b8e717e770 .functor NOT 1, v000002b8e71b6c80_0, C4<0>, C4<0>, C4<0>;
L_000002b8e717e620 .functor NOT 1, v000002b8e71b6c80_0, C4<0>, C4<0>, C4<0>;
L_000002b8e717e3f0 .functor OR 1, v000002b8e71b8080_0, v000002b8e7147c80_0, C4<0>, C4<0>;
L_000002b8e717e4d0 .functor OR 1, L_000002b8e7212a00, L_000002b8e72125a0, C4<0>, C4<0>;
L_000002b8e717e460 .functor AND 1, L_000002b8e7212dc0, L_000002b8e72114c0, C4<1>, C4<1>;
L_000002b8e717e230 .functor NOT 1, v000002b8e71b6c80_0, C4<0>, C4<0>, C4<0>;
L_000002b8e717e690 .functor OR 1, L_000002b8e7211d80, L_000002b8e7211e20, C4<0>, C4<0>;
L_000002b8e717e0e0 .functor OR 1, L_000002b8e717e690, L_000002b8e7211ec0, C4<0>, C4<0>;
L_000002b8e717e700 .functor OR 1, L_000002b8e7212280, L_000002b8e7212320, C4<0>, C4<0>;
L_000002b8e717e7e0 .functor AND 1, L_000002b8e7212fa0, L_000002b8e717e700, C4<1>, C4<1>;
L_000002b8e717e2a0 .functor OR 1, L_000002b8e7214150, L_000002b8e7214a10, C4<0>, C4<0>;
L_000002b8e717e850 .functor AND 1, L_000002b8e72148d0, L_000002b8e717e2a0, C4<1>, C4<1>;
L_000002b8e717e8c0 .functor NOT 1, L_000002b8e717e3f0, C4<0>, C4<0>, C4<0>;
v000002b8e717a520_0 .net "ALUOp", 3 0, v000002b8e7149080_0;  1 drivers
v000002b8e717aac0_0 .net "ALUResult", 31 0, v000002b8e717ade0_0;  1 drivers
v000002b8e717b100_0 .net "ALUSrc", 0 0, v000002b8e7147be0_0;  1 drivers
v000002b8e717ab60_0 .net "ALUin2", 31 0, L_000002b8e7214dd0;  1 drivers
v000002b8e71b6110_0 .net "MemReadEn", 0 0, v000002b8e7149260_0;  1 drivers
v000002b8e71b61b0_0 .net "MemWriteEn", 0 0, v000002b8e7147640_0;  1 drivers
v000002b8e71b6b10_0 .net "MemtoReg", 0 0, v000002b8e71478c0_0;  1 drivers
v000002b8e71b6890_0 .net "PC", 31 0, v000002b8e717a200_0;  alias, 1 drivers
v000002b8e71b5490_0 .net "PCPlus1", 31 0, L_000002b8e7212960;  1 drivers
v000002b8e71b67f0_0 .net "PCsrc", 0 0, v000002b8e717aa20_0;  1 drivers
v000002b8e71b4c70_0 .net "RegDst", 0 0, v000002b8e71480e0_0;  1 drivers
v000002b8e71b5530_0 .net "RegWriteEn", 0 0, v000002b8e7148180_0;  1 drivers
v000002b8e71b6430_0 .net "WriteRegister", 4 0, L_000002b8e7211f60;  1 drivers
v000002b8e71b6610_0 .net *"_ivl_0", 0 0, L_000002b8e717ea80;  1 drivers
L_000002b8e71b94a0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002b8e71b4d10_0 .net/2u *"_ivl_10", 4 0, L_000002b8e71b94a0;  1 drivers
L_000002b8e71b9890 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b8e71b6070_0 .net *"_ivl_101", 15 0, L_000002b8e71b9890;  1 drivers
v000002b8e71b66b0_0 .net *"_ivl_102", 31 0, L_000002b8e7212640;  1 drivers
L_000002b8e71b98d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b8e71b69d0_0 .net *"_ivl_105", 25 0, L_000002b8e71b98d8;  1 drivers
L_000002b8e71b9920 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b8e71b4db0_0 .net/2u *"_ivl_106", 31 0, L_000002b8e71b9920;  1 drivers
v000002b8e71b4e50_0 .net *"_ivl_108", 0 0, L_000002b8e7212dc0;  1 drivers
L_000002b8e71b9968 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002b8e71b53f0_0 .net/2u *"_ivl_110", 5 0, L_000002b8e71b9968;  1 drivers
v000002b8e71b55d0_0 .net *"_ivl_112", 0 0, L_000002b8e72114c0;  1 drivers
v000002b8e71b5030_0 .net *"_ivl_115", 0 0, L_000002b8e717e460;  1 drivers
v000002b8e71b5710_0 .net *"_ivl_116", 47 0, L_000002b8e72121e0;  1 drivers
L_000002b8e71b99b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b8e71b57b0_0 .net *"_ivl_119", 15 0, L_000002b8e71b99b0;  1 drivers
L_000002b8e71b94e8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002b8e71b50d0_0 .net/2u *"_ivl_12", 5 0, L_000002b8e71b94e8;  1 drivers
v000002b8e71b5210_0 .net *"_ivl_120", 47 0, L_000002b8e7212aa0;  1 drivers
L_000002b8e71b99f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b8e71b6930_0 .net *"_ivl_123", 15 0, L_000002b8e71b99f8;  1 drivers
v000002b8e71b5e90_0 .net *"_ivl_125", 0 0, L_000002b8e7211600;  1 drivers
v000002b8e71b5c10_0 .net *"_ivl_126", 31 0, L_000002b8e7211880;  1 drivers
v000002b8e71b6750_0 .net *"_ivl_128", 47 0, L_000002b8e7211920;  1 drivers
v000002b8e71b6a70_0 .net *"_ivl_130", 47 0, L_000002b8e72119c0;  1 drivers
v000002b8e71b5fd0_0 .net *"_ivl_132", 47 0, L_000002b8e7213220;  1 drivers
v000002b8e71b6250_0 .net *"_ivl_134", 47 0, L_000002b8e7211a60;  1 drivers
v000002b8e71b5670_0 .net *"_ivl_14", 0 0, L_000002b8e71b83a0;  1 drivers
v000002b8e71b4ef0_0 .net *"_ivl_140", 0 0, L_000002b8e717e230;  1 drivers
L_000002b8e71b9a88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b8e71b52b0_0 .net/2u *"_ivl_142", 31 0, L_000002b8e71b9a88;  1 drivers
L_000002b8e71b9b60 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002b8e71b4f90_0 .net/2u *"_ivl_146", 5 0, L_000002b8e71b9b60;  1 drivers
v000002b8e71b5850_0 .net *"_ivl_148", 0 0, L_000002b8e7211d80;  1 drivers
L_000002b8e71b9ba8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002b8e71b5170_0 .net/2u *"_ivl_150", 5 0, L_000002b8e71b9ba8;  1 drivers
v000002b8e71b5350_0 .net *"_ivl_152", 0 0, L_000002b8e7211e20;  1 drivers
v000002b8e71b58f0_0 .net *"_ivl_155", 0 0, L_000002b8e717e690;  1 drivers
L_000002b8e71b9bf0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002b8e71b5990_0 .net/2u *"_ivl_156", 5 0, L_000002b8e71b9bf0;  1 drivers
v000002b8e71b5a30_0 .net *"_ivl_158", 0 0, L_000002b8e7211ec0;  1 drivers
L_000002b8e71b9530 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002b8e71b5ad0_0 .net/2u *"_ivl_16", 4 0, L_000002b8e71b9530;  1 drivers
v000002b8e71b6390_0 .net *"_ivl_161", 0 0, L_000002b8e717e0e0;  1 drivers
L_000002b8e71b9c38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b8e71b5b70_0 .net/2u *"_ivl_162", 15 0, L_000002b8e71b9c38;  1 drivers
v000002b8e71b5cb0_0 .net *"_ivl_164", 31 0, L_000002b8e72120a0;  1 drivers
v000002b8e71b5d50_0 .net *"_ivl_167", 0 0, L_000002b8e7212d20;  1 drivers
v000002b8e71b5df0_0 .net *"_ivl_168", 15 0, L_000002b8e7212000;  1 drivers
v000002b8e71b5f30_0 .net *"_ivl_170", 31 0, L_000002b8e7212e60;  1 drivers
v000002b8e71b62f0_0 .net *"_ivl_174", 31 0, L_000002b8e7212f00;  1 drivers
L_000002b8e71b9c80 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b8e71b64d0_0 .net *"_ivl_177", 25 0, L_000002b8e71b9c80;  1 drivers
L_000002b8e71b9cc8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b8e71b6570_0 .net/2u *"_ivl_178", 31 0, L_000002b8e71b9cc8;  1 drivers
v000002b8e717bc70_0 .net *"_ivl_180", 0 0, L_000002b8e7212fa0;  1 drivers
L_000002b8e71b9d10 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002b8e717bef0_0 .net/2u *"_ivl_182", 5 0, L_000002b8e71b9d10;  1 drivers
v000002b8e717c170_0 .net *"_ivl_184", 0 0, L_000002b8e7212280;  1 drivers
L_000002b8e71b9d58 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002b8e717bf90_0 .net/2u *"_ivl_186", 5 0, L_000002b8e71b9d58;  1 drivers
v000002b8e717d6b0_0 .net *"_ivl_188", 0 0, L_000002b8e7212320;  1 drivers
v000002b8e717da70_0 .net *"_ivl_19", 4 0, L_000002b8e71b6e60;  1 drivers
v000002b8e717bd10_0 .net *"_ivl_191", 0 0, L_000002b8e717e700;  1 drivers
v000002b8e717c990_0 .net *"_ivl_193", 0 0, L_000002b8e717e7e0;  1 drivers
L_000002b8e71b9da0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002b8e717d430_0 .net/2u *"_ivl_194", 5 0, L_000002b8e71b9da0;  1 drivers
v000002b8e717c530_0 .net *"_ivl_196", 0 0, L_000002b8e7215230;  1 drivers
L_000002b8e71b9de8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002b8e717c030_0 .net/2u *"_ivl_198", 31 0, L_000002b8e71b9de8;  1 drivers
L_000002b8e71b9458 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002b8e717db10_0 .net/2u *"_ivl_2", 5 0, L_000002b8e71b9458;  1 drivers
v000002b8e717d250_0 .net *"_ivl_20", 4 0, L_000002b8e71b6f00;  1 drivers
v000002b8e717ca30_0 .net *"_ivl_200", 31 0, L_000002b8e7213b10;  1 drivers
v000002b8e717c350_0 .net *"_ivl_204", 31 0, L_000002b8e72134d0;  1 drivers
L_000002b8e71b9e30 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b8e717cd50_0 .net *"_ivl_207", 25 0, L_000002b8e71b9e30;  1 drivers
L_000002b8e71b9e78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b8e717d570_0 .net/2u *"_ivl_208", 31 0, L_000002b8e71b9e78;  1 drivers
v000002b8e717cc10_0 .net *"_ivl_210", 0 0, L_000002b8e72148d0;  1 drivers
L_000002b8e71b9ec0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002b8e717c850_0 .net/2u *"_ivl_212", 5 0, L_000002b8e71b9ec0;  1 drivers
v000002b8e717c5d0_0 .net *"_ivl_214", 0 0, L_000002b8e7214150;  1 drivers
L_000002b8e71b9f08 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002b8e717be50_0 .net/2u *"_ivl_216", 5 0, L_000002b8e71b9f08;  1 drivers
v000002b8e717c0d0_0 .net *"_ivl_218", 0 0, L_000002b8e7214a10;  1 drivers
v000002b8e717cdf0_0 .net *"_ivl_221", 0 0, L_000002b8e717e2a0;  1 drivers
v000002b8e717c210_0 .net *"_ivl_223", 0 0, L_000002b8e717e850;  1 drivers
L_000002b8e71b9f50 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002b8e717ce90_0 .net/2u *"_ivl_224", 5 0, L_000002b8e71b9f50;  1 drivers
v000002b8e717cf30_0 .net *"_ivl_226", 0 0, L_000002b8e72137f0;  1 drivers
v000002b8e717c7b0_0 .net *"_ivl_228", 31 0, L_000002b8e7214830;  1 drivers
v000002b8e717d2f0_0 .net *"_ivl_24", 0 0, L_000002b8e717e000;  1 drivers
L_000002b8e71b9578 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002b8e717c8f0_0 .net/2u *"_ivl_26", 4 0, L_000002b8e71b9578;  1 drivers
v000002b8e717d110_0 .net *"_ivl_29", 4 0, L_000002b8e71b6fa0;  1 drivers
v000002b8e717d9d0_0 .net *"_ivl_32", 0 0, L_000002b8e717e310;  1 drivers
L_000002b8e71b95c0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002b8e717d390_0 .net/2u *"_ivl_34", 4 0, L_000002b8e71b95c0;  1 drivers
v000002b8e717d750_0 .net *"_ivl_37", 4 0, L_000002b8e71b70e0;  1 drivers
v000002b8e717cfd0_0 .net *"_ivl_40", 0 0, L_000002b8e717e070;  1 drivers
L_000002b8e71b9608 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b8e717c670_0 .net/2u *"_ivl_42", 15 0, L_000002b8e71b9608;  1 drivers
v000002b8e717cad0_0 .net *"_ivl_45", 15 0, L_000002b8e72117e0;  1 drivers
v000002b8e717d4d0_0 .net *"_ivl_48", 0 0, L_000002b8e717e1c0;  1 drivers
v000002b8e717d7f0_0 .net *"_ivl_5", 5 0, L_000002b8e71b8300;  1 drivers
L_000002b8e71b9650 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b8e717d890_0 .net/2u *"_ivl_50", 36 0, L_000002b8e71b9650;  1 drivers
L_000002b8e71b9698 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b8e717d1b0_0 .net/2u *"_ivl_52", 31 0, L_000002b8e71b9698;  1 drivers
v000002b8e717d070_0 .net *"_ivl_55", 4 0, L_000002b8e72130e0;  1 drivers
v000002b8e717c710_0 .net *"_ivl_56", 36 0, L_000002b8e72132c0;  1 drivers
v000002b8e717cb70_0 .net *"_ivl_58", 36 0, L_000002b8e7212460;  1 drivers
v000002b8e717ccb0_0 .net *"_ivl_62", 0 0, L_000002b8e717e770;  1 drivers
L_000002b8e71b96e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002b8e717d610_0 .net/2u *"_ivl_64", 5 0, L_000002b8e71b96e0;  1 drivers
v000002b8e717d930_0 .net *"_ivl_67", 5 0, L_000002b8e7211560;  1 drivers
v000002b8e717c2b0_0 .net *"_ivl_70", 0 0, L_000002b8e717e620;  1 drivers
L_000002b8e71b9728 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b8e717bdb0_0 .net/2u *"_ivl_72", 57 0, L_000002b8e71b9728;  1 drivers
L_000002b8e71b9770 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b8e717c3f0_0 .net/2u *"_ivl_74", 31 0, L_000002b8e71b9770;  1 drivers
v000002b8e717c490_0 .net *"_ivl_77", 25 0, L_000002b8e7211740;  1 drivers
v000002b8e71b7f40_0 .net *"_ivl_78", 57 0, L_000002b8e7211ba0;  1 drivers
v000002b8e71b8440_0 .net *"_ivl_8", 0 0, L_000002b8e717eb60;  1 drivers
v000002b8e71b7e00_0 .net *"_ivl_80", 57 0, L_000002b8e7211ce0;  1 drivers
L_000002b8e71b97b8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002b8e71b8620_0 .net/2u *"_ivl_84", 31 0, L_000002b8e71b97b8;  1 drivers
L_000002b8e71b9800 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002b8e71b84e0_0 .net/2u *"_ivl_88", 5 0, L_000002b8e71b9800;  1 drivers
v000002b8e71b7900_0 .net *"_ivl_90", 0 0, L_000002b8e7212a00;  1 drivers
L_000002b8e71b9848 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002b8e71b72c0_0 .net/2u *"_ivl_92", 5 0, L_000002b8e71b9848;  1 drivers
v000002b8e71b8580_0 .net *"_ivl_94", 0 0, L_000002b8e72125a0;  1 drivers
v000002b8e71b6d20_0 .net *"_ivl_97", 0 0, L_000002b8e717e4d0;  1 drivers
v000002b8e71b7720_0 .net *"_ivl_98", 47 0, L_000002b8e7212be0;  1 drivers
v000002b8e71b7a40_0 .net "adderResult", 31 0, L_000002b8e7212780;  1 drivers
v000002b8e71b79a0_0 .net "address", 31 0, L_000002b8e7212500;  1 drivers
v000002b8e71b7ae0_0 .net "clk", 0 0, L_000002b8e717e3f0;  alias, 1 drivers
v000002b8e71b7220_0 .var "cycles_consumed", 31 0;
v000002b8e71b7c20_0 .net "extImm", 31 0, L_000002b8e7212140;  1 drivers
v000002b8e71b86c0_0 .net "funct", 5 0, L_000002b8e72116a0;  1 drivers
v000002b8e71b7b80_0 .net "hlt", 0 0, v000002b8e7147c80_0;  1 drivers
v000002b8e71b77c0_0 .net "imm", 15 0, L_000002b8e72128c0;  1 drivers
v000002b8e71b7360_0 .net "immediate", 31 0, L_000002b8e7214970;  1 drivers
v000002b8e71b7cc0_0 .net "input_clk", 0 0, v000002b8e71b8080_0;  1 drivers
v000002b8e71b89e0_0 .net "instruction", 31 0, L_000002b8e72123c0;  1 drivers
v000002b8e71b8800_0 .net "memoryReadData", 31 0, v000002b8e7179f80_0;  1 drivers
v000002b8e71b7fe0_0 .net "nextPC", 31 0, L_000002b8e7213180;  1 drivers
v000002b8e71b7d60_0 .net "opcode", 5 0, L_000002b8e71b7680;  1 drivers
v000002b8e71b7ea0_0 .net "rd", 4 0, L_000002b8e71b7180;  1 drivers
v000002b8e71b8760_0 .net "readData1", 31 0, L_000002b8e717e150;  1 drivers
v000002b8e71b8940_0 .net "readData1_w", 31 0, L_000002b8e7214510;  1 drivers
v000002b8e71b7860_0 .net "readData2", 31 0, L_000002b8e717df20;  1 drivers
v000002b8e71b6dc0_0 .net "rs", 4 0, L_000002b8e71b7040;  1 drivers
v000002b8e71b75e0_0 .net "rst", 0 0, v000002b8e71b6c80_0;  1 drivers
v000002b8e71b88a0_0 .net "rt", 4 0, L_000002b8e71b74a0;  1 drivers
v000002b8e71b81c0_0 .net "shamt", 31 0, L_000002b8e7213360;  1 drivers
v000002b8e71b8260_0 .net "wire_instruction", 31 0, L_000002b8e717e540;  1 drivers
v000002b8e71b7540_0 .net "writeData", 31 0, L_000002b8e72136b0;  1 drivers
v000002b8e71b8a80_0 .net "zero", 0 0, L_000002b8e7215190;  1 drivers
L_000002b8e71b8300 .part L_000002b8e72123c0, 26, 6;
L_000002b8e71b7680 .functor MUXZ 6, L_000002b8e71b8300, L_000002b8e71b9458, L_000002b8e717ea80, C4<>;
L_000002b8e71b83a0 .cmp/eq 6, L_000002b8e71b7680, L_000002b8e71b94e8;
L_000002b8e71b6e60 .part L_000002b8e72123c0, 11, 5;
L_000002b8e71b6f00 .functor MUXZ 5, L_000002b8e71b6e60, L_000002b8e71b9530, L_000002b8e71b83a0, C4<>;
L_000002b8e71b7180 .functor MUXZ 5, L_000002b8e71b6f00, L_000002b8e71b94a0, L_000002b8e717eb60, C4<>;
L_000002b8e71b6fa0 .part L_000002b8e72123c0, 21, 5;
L_000002b8e71b7040 .functor MUXZ 5, L_000002b8e71b6fa0, L_000002b8e71b9578, L_000002b8e717e000, C4<>;
L_000002b8e71b70e0 .part L_000002b8e72123c0, 16, 5;
L_000002b8e71b74a0 .functor MUXZ 5, L_000002b8e71b70e0, L_000002b8e71b95c0, L_000002b8e717e310, C4<>;
L_000002b8e72117e0 .part L_000002b8e72123c0, 0, 16;
L_000002b8e72128c0 .functor MUXZ 16, L_000002b8e72117e0, L_000002b8e71b9608, L_000002b8e717e070, C4<>;
L_000002b8e72130e0 .part L_000002b8e72123c0, 6, 5;
L_000002b8e72132c0 .concat [ 5 32 0 0], L_000002b8e72130e0, L_000002b8e71b9698;
L_000002b8e7212460 .functor MUXZ 37, L_000002b8e72132c0, L_000002b8e71b9650, L_000002b8e717e1c0, C4<>;
L_000002b8e7213360 .part L_000002b8e7212460, 0, 32;
L_000002b8e7211560 .part L_000002b8e72123c0, 0, 6;
L_000002b8e72116a0 .functor MUXZ 6, L_000002b8e7211560, L_000002b8e71b96e0, L_000002b8e717e770, C4<>;
L_000002b8e7211740 .part L_000002b8e72123c0, 0, 26;
L_000002b8e7211ba0 .concat [ 26 32 0 0], L_000002b8e7211740, L_000002b8e71b9770;
L_000002b8e7211ce0 .functor MUXZ 58, L_000002b8e7211ba0, L_000002b8e71b9728, L_000002b8e717e620, C4<>;
L_000002b8e7212500 .part L_000002b8e7211ce0, 0, 32;
L_000002b8e7212960 .arith/sum 32, v000002b8e717a200_0, L_000002b8e71b97b8;
L_000002b8e7212a00 .cmp/eq 6, L_000002b8e71b7680, L_000002b8e71b9800;
L_000002b8e72125a0 .cmp/eq 6, L_000002b8e71b7680, L_000002b8e71b9848;
L_000002b8e7212be0 .concat [ 32 16 0 0], L_000002b8e7212500, L_000002b8e71b9890;
L_000002b8e7212640 .concat [ 6 26 0 0], L_000002b8e71b7680, L_000002b8e71b98d8;
L_000002b8e7212dc0 .cmp/eq 32, L_000002b8e7212640, L_000002b8e71b9920;
L_000002b8e72114c0 .cmp/eq 6, L_000002b8e72116a0, L_000002b8e71b9968;
L_000002b8e72121e0 .concat [ 32 16 0 0], L_000002b8e717e150, L_000002b8e71b99b0;
L_000002b8e7212aa0 .concat [ 32 16 0 0], v000002b8e717a200_0, L_000002b8e71b99f8;
L_000002b8e7211600 .part L_000002b8e72128c0, 15, 1;
LS_000002b8e7211880_0_0 .concat [ 1 1 1 1], L_000002b8e7211600, L_000002b8e7211600, L_000002b8e7211600, L_000002b8e7211600;
LS_000002b8e7211880_0_4 .concat [ 1 1 1 1], L_000002b8e7211600, L_000002b8e7211600, L_000002b8e7211600, L_000002b8e7211600;
LS_000002b8e7211880_0_8 .concat [ 1 1 1 1], L_000002b8e7211600, L_000002b8e7211600, L_000002b8e7211600, L_000002b8e7211600;
LS_000002b8e7211880_0_12 .concat [ 1 1 1 1], L_000002b8e7211600, L_000002b8e7211600, L_000002b8e7211600, L_000002b8e7211600;
LS_000002b8e7211880_0_16 .concat [ 1 1 1 1], L_000002b8e7211600, L_000002b8e7211600, L_000002b8e7211600, L_000002b8e7211600;
LS_000002b8e7211880_0_20 .concat [ 1 1 1 1], L_000002b8e7211600, L_000002b8e7211600, L_000002b8e7211600, L_000002b8e7211600;
LS_000002b8e7211880_0_24 .concat [ 1 1 1 1], L_000002b8e7211600, L_000002b8e7211600, L_000002b8e7211600, L_000002b8e7211600;
LS_000002b8e7211880_0_28 .concat [ 1 1 1 1], L_000002b8e7211600, L_000002b8e7211600, L_000002b8e7211600, L_000002b8e7211600;
LS_000002b8e7211880_1_0 .concat [ 4 4 4 4], LS_000002b8e7211880_0_0, LS_000002b8e7211880_0_4, LS_000002b8e7211880_0_8, LS_000002b8e7211880_0_12;
LS_000002b8e7211880_1_4 .concat [ 4 4 4 4], LS_000002b8e7211880_0_16, LS_000002b8e7211880_0_20, LS_000002b8e7211880_0_24, LS_000002b8e7211880_0_28;
L_000002b8e7211880 .concat [ 16 16 0 0], LS_000002b8e7211880_1_0, LS_000002b8e7211880_1_4;
L_000002b8e7211920 .concat [ 16 32 0 0], L_000002b8e72128c0, L_000002b8e7211880;
L_000002b8e72119c0 .arith/sum 48, L_000002b8e7212aa0, L_000002b8e7211920;
L_000002b8e7213220 .functor MUXZ 48, L_000002b8e72119c0, L_000002b8e72121e0, L_000002b8e717e460, C4<>;
L_000002b8e7211a60 .functor MUXZ 48, L_000002b8e7213220, L_000002b8e7212be0, L_000002b8e717e4d0, C4<>;
L_000002b8e7212780 .part L_000002b8e7211a60, 0, 32;
L_000002b8e7213180 .functor MUXZ 32, L_000002b8e7212960, L_000002b8e7212780, v000002b8e717aa20_0, C4<>;
L_000002b8e72123c0 .functor MUXZ 32, L_000002b8e717e540, L_000002b8e71b9a88, L_000002b8e717e230, C4<>;
L_000002b8e7211d80 .cmp/eq 6, L_000002b8e71b7680, L_000002b8e71b9b60;
L_000002b8e7211e20 .cmp/eq 6, L_000002b8e71b7680, L_000002b8e71b9ba8;
L_000002b8e7211ec0 .cmp/eq 6, L_000002b8e71b7680, L_000002b8e71b9bf0;
L_000002b8e72120a0 .concat [ 16 16 0 0], L_000002b8e72128c0, L_000002b8e71b9c38;
L_000002b8e7212d20 .part L_000002b8e72128c0, 15, 1;
LS_000002b8e7212000_0_0 .concat [ 1 1 1 1], L_000002b8e7212d20, L_000002b8e7212d20, L_000002b8e7212d20, L_000002b8e7212d20;
LS_000002b8e7212000_0_4 .concat [ 1 1 1 1], L_000002b8e7212d20, L_000002b8e7212d20, L_000002b8e7212d20, L_000002b8e7212d20;
LS_000002b8e7212000_0_8 .concat [ 1 1 1 1], L_000002b8e7212d20, L_000002b8e7212d20, L_000002b8e7212d20, L_000002b8e7212d20;
LS_000002b8e7212000_0_12 .concat [ 1 1 1 1], L_000002b8e7212d20, L_000002b8e7212d20, L_000002b8e7212d20, L_000002b8e7212d20;
L_000002b8e7212000 .concat [ 4 4 4 4], LS_000002b8e7212000_0_0, LS_000002b8e7212000_0_4, LS_000002b8e7212000_0_8, LS_000002b8e7212000_0_12;
L_000002b8e7212e60 .concat [ 16 16 0 0], L_000002b8e72128c0, L_000002b8e7212000;
L_000002b8e7212140 .functor MUXZ 32, L_000002b8e7212e60, L_000002b8e72120a0, L_000002b8e717e0e0, C4<>;
L_000002b8e7212f00 .concat [ 6 26 0 0], L_000002b8e71b7680, L_000002b8e71b9c80;
L_000002b8e7212fa0 .cmp/eq 32, L_000002b8e7212f00, L_000002b8e71b9cc8;
L_000002b8e7212280 .cmp/eq 6, L_000002b8e72116a0, L_000002b8e71b9d10;
L_000002b8e7212320 .cmp/eq 6, L_000002b8e72116a0, L_000002b8e71b9d58;
L_000002b8e7215230 .cmp/eq 6, L_000002b8e71b7680, L_000002b8e71b9da0;
L_000002b8e7213b10 .functor MUXZ 32, L_000002b8e7212140, L_000002b8e71b9de8, L_000002b8e7215230, C4<>;
L_000002b8e7214970 .functor MUXZ 32, L_000002b8e7213b10, L_000002b8e7213360, L_000002b8e717e7e0, C4<>;
L_000002b8e72134d0 .concat [ 6 26 0 0], L_000002b8e71b7680, L_000002b8e71b9e30;
L_000002b8e72148d0 .cmp/eq 32, L_000002b8e72134d0, L_000002b8e71b9e78;
L_000002b8e7214150 .cmp/eq 6, L_000002b8e72116a0, L_000002b8e71b9ec0;
L_000002b8e7214a10 .cmp/eq 6, L_000002b8e72116a0, L_000002b8e71b9f08;
L_000002b8e72137f0 .cmp/eq 6, L_000002b8e71b7680, L_000002b8e71b9f50;
L_000002b8e7214830 .functor MUXZ 32, L_000002b8e717e150, v000002b8e717a200_0, L_000002b8e72137f0, C4<>;
L_000002b8e7214510 .functor MUXZ 32, L_000002b8e7214830, L_000002b8e717df20, L_000002b8e717e850, C4<>;
S_000002b8e7154ee0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000002b8e71402f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002b8e7137280 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002b8e717e380 .functor NOT 1, v000002b8e7147be0_0, C4<0>, C4<0>, C4<0>;
v000002b8e7148fe0_0 .net *"_ivl_0", 0 0, L_000002b8e717e380;  1 drivers
v000002b8e71493a0_0 .net "in1", 31 0, L_000002b8e717df20;  alias, 1 drivers
v000002b8e7147e60_0 .net "in2", 31 0, L_000002b8e7214970;  alias, 1 drivers
v000002b8e7148680_0 .net "out", 31 0, L_000002b8e7214dd0;  alias, 1 drivers
v000002b8e71484a0_0 .net "s", 0 0, v000002b8e7147be0_0;  alias, 1 drivers
L_000002b8e7214dd0 .functor MUXZ 32, L_000002b8e7214970, L_000002b8e717df20, L_000002b8e717e380, C4<>;
S_000002b8e7140480 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000002b8e71402f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002b8e71b0090 .param/l "RType" 0 4 2, C4<000000>;
P_000002b8e71b00c8 .param/l "add" 0 4 5, C4<100000>;
P_000002b8e71b0100 .param/l "addi" 0 4 8, C4<001000>;
P_000002b8e71b0138 .param/l "addu" 0 4 5, C4<100001>;
P_000002b8e71b0170 .param/l "and_" 0 4 5, C4<100100>;
P_000002b8e71b01a8 .param/l "andi" 0 4 8, C4<001100>;
P_000002b8e71b01e0 .param/l "beq" 0 4 10, C4<000100>;
P_000002b8e71b0218 .param/l "bne" 0 4 10, C4<000101>;
P_000002b8e71b0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002b8e71b0288 .param/l "j" 0 4 12, C4<000010>;
P_000002b8e71b02c0 .param/l "jal" 0 4 12, C4<000011>;
P_000002b8e71b02f8 .param/l "jr" 0 4 6, C4<001000>;
P_000002b8e71b0330 .param/l "lw" 0 4 8, C4<100011>;
P_000002b8e71b0368 .param/l "nor_" 0 4 5, C4<100111>;
P_000002b8e71b03a0 .param/l "or_" 0 4 5, C4<100101>;
P_000002b8e71b03d8 .param/l "ori" 0 4 8, C4<001101>;
P_000002b8e71b0410 .param/l "sgt" 0 4 6, C4<101011>;
P_000002b8e71b0448 .param/l "sll" 0 4 6, C4<000000>;
P_000002b8e71b0480 .param/l "slt" 0 4 5, C4<101010>;
P_000002b8e71b04b8 .param/l "slti" 0 4 8, C4<101010>;
P_000002b8e71b04f0 .param/l "srl" 0 4 6, C4<000010>;
P_000002b8e71b0528 .param/l "sub" 0 4 5, C4<100010>;
P_000002b8e71b0560 .param/l "subu" 0 4 5, C4<100011>;
P_000002b8e71b0598 .param/l "sw" 0 4 8, C4<101011>;
P_000002b8e71b05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002b8e71b0608 .param/l "xori" 0 4 8, C4<001110>;
v000002b8e7149080_0 .var "ALUOp", 3 0;
v000002b8e7147be0_0 .var "ALUSrc", 0 0;
v000002b8e7149260_0 .var "MemReadEn", 0 0;
v000002b8e7147640_0 .var "MemWriteEn", 0 0;
v000002b8e71478c0_0 .var "MemtoReg", 0 0;
v000002b8e71480e0_0 .var "RegDst", 0 0;
v000002b8e7148180_0 .var "RegWriteEn", 0 0;
v000002b8e7148220_0 .net "funct", 5 0, L_000002b8e72116a0;  alias, 1 drivers
v000002b8e7147c80_0 .var "hlt", 0 0;
v000002b8e7148720_0 .net "opcode", 5 0, L_000002b8e71b7680;  alias, 1 drivers
v000002b8e7147500_0 .net "rst", 0 0, v000002b8e71b6c80_0;  alias, 1 drivers
E_000002b8e7136c80 .event anyedge, v000002b8e7147500_0, v000002b8e7148720_0, v000002b8e7148220_0;
S_000002b8e70e63b0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000002b8e71402f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002b8e7136d80 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000002b8e717e540 .functor BUFZ 32, L_000002b8e72126e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002b8e71487c0_0 .net "Data_Out", 31 0, L_000002b8e717e540;  alias, 1 drivers
v000002b8e7148ae0 .array "InstMem", 0 1023, 31 0;
v000002b8e71475a0_0 .net *"_ivl_0", 31 0, L_000002b8e72126e0;  1 drivers
v000002b8e7148860_0 .net *"_ivl_3", 9 0, L_000002b8e7212820;  1 drivers
v000002b8e7147820_0 .net *"_ivl_4", 11 0, L_000002b8e7212b40;  1 drivers
L_000002b8e71b9a40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002b8e71476e0_0 .net *"_ivl_7", 1 0, L_000002b8e71b9a40;  1 drivers
v000002b8e7147960_0 .net "addr", 31 0, v000002b8e717a200_0;  alias, 1 drivers
v000002b8e7147780_0 .var/i "i", 31 0;
L_000002b8e72126e0 .array/port v000002b8e7148ae0, L_000002b8e7212b40;
L_000002b8e7212820 .part v000002b8e717a200_0, 0, 10;
L_000002b8e7212b40 .concat [ 10 2 0 0], L_000002b8e7212820, L_000002b8e71b9a40;
S_000002b8e70e6540 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000002b8e71402f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000002b8e717e150 .functor BUFZ 32, L_000002b8e7213040, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002b8e717df20 .functor BUFZ 32, L_000002b8e7212c80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002b8e7147f00_0 .net *"_ivl_0", 31 0, L_000002b8e7213040;  1 drivers
v000002b8e7147fa0_0 .net *"_ivl_10", 6 0, L_000002b8e7211c40;  1 drivers
L_000002b8e71b9b18 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002b8e7148040_0 .net *"_ivl_13", 1 0, L_000002b8e71b9b18;  1 drivers
v000002b8e71247e0_0 .net *"_ivl_2", 6 0, L_000002b8e7211b00;  1 drivers
L_000002b8e71b9ad0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002b8e7124880_0 .net *"_ivl_5", 1 0, L_000002b8e71b9ad0;  1 drivers
v000002b8e717ac00_0 .net *"_ivl_8", 31 0, L_000002b8e7212c80;  1 drivers
v000002b8e717b420_0 .net "clk", 0 0, L_000002b8e717e3f0;  alias, 1 drivers
v000002b8e717b7e0_0 .var/i "i", 31 0;
v000002b8e717b060_0 .net "readData1", 31 0, L_000002b8e717e150;  alias, 1 drivers
v000002b8e717a020_0 .net "readData2", 31 0, L_000002b8e717df20;  alias, 1 drivers
v000002b8e717a3e0_0 .net "readRegister1", 4 0, L_000002b8e71b7040;  alias, 1 drivers
v000002b8e717aca0_0 .net "readRegister2", 4 0, L_000002b8e71b74a0;  alias, 1 drivers
v000002b8e717a840 .array "registers", 31 0, 31 0;
v000002b8e717b560_0 .net "rst", 0 0, v000002b8e71b6c80_0;  alias, 1 drivers
v000002b8e717afc0_0 .net "we", 0 0, v000002b8e7148180_0;  alias, 1 drivers
v000002b8e717b880_0 .net "writeData", 31 0, L_000002b8e72136b0;  alias, 1 drivers
v000002b8e717ba60_0 .net "writeRegister", 4 0, L_000002b8e7211f60;  alias, 1 drivers
E_000002b8e7137440/0 .event negedge, v000002b8e7147500_0;
E_000002b8e7137440/1 .event posedge, v000002b8e717b420_0;
E_000002b8e7137440 .event/or E_000002b8e7137440/0, E_000002b8e7137440/1;
L_000002b8e7213040 .array/port v000002b8e717a840, L_000002b8e7211b00;
L_000002b8e7211b00 .concat [ 5 2 0 0], L_000002b8e71b7040, L_000002b8e71b9ad0;
L_000002b8e7212c80 .array/port v000002b8e717a840, L_000002b8e7211c40;
L_000002b8e7211c40 .concat [ 5 2 0 0], L_000002b8e71b74a0, L_000002b8e71b9b18;
S_000002b8e70769a0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000002b8e70e6540;
 .timescale 0 0;
v000002b8e7148b80_0 .var/i "i", 31 0;
S_000002b8e7076b30 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000002b8e71402f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002b8e7136e80 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002b8e717e5b0 .functor NOT 1, v000002b8e71480e0_0, C4<0>, C4<0>, C4<0>;
v000002b8e717a0c0_0 .net *"_ivl_0", 0 0, L_000002b8e717e5b0;  1 drivers
v000002b8e717af20_0 .net "in1", 4 0, L_000002b8e71b74a0;  alias, 1 drivers
v000002b8e717b4c0_0 .net "in2", 4 0, L_000002b8e71b7180;  alias, 1 drivers
v000002b8e717a8e0_0 .net "out", 4 0, L_000002b8e7211f60;  alias, 1 drivers
v000002b8e7179c60_0 .net "s", 0 0, v000002b8e71480e0_0;  alias, 1 drivers
L_000002b8e7211f60 .functor MUXZ 5, L_000002b8e71b7180, L_000002b8e71b74a0, L_000002b8e717e5b0, C4<>;
S_000002b8e70e49a0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000002b8e71402f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002b8e7136ec0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002b8e717dc80 .functor NOT 1, v000002b8e71478c0_0, C4<0>, C4<0>, C4<0>;
v000002b8e717b9c0_0 .net *"_ivl_0", 0 0, L_000002b8e717dc80;  1 drivers
v000002b8e717ad40_0 .net "in1", 31 0, v000002b8e717ade0_0;  alias, 1 drivers
v000002b8e717a5c0_0 .net "in2", 31 0, v000002b8e7179f80_0;  alias, 1 drivers
v000002b8e717a7a0_0 .net "out", 31 0, L_000002b8e72136b0;  alias, 1 drivers
v000002b8e717a2a0_0 .net "s", 0 0, v000002b8e71478c0_0;  alias, 1 drivers
L_000002b8e72136b0 .functor MUXZ 32, v000002b8e7179f80_0, v000002b8e717ade0_0, L_000002b8e717dc80, C4<>;
S_000002b8e70e4b30 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000002b8e71402f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002b8e70cdb90 .param/l "ADD" 0 9 12, C4<0000>;
P_000002b8e70cdbc8 .param/l "AND" 0 9 12, C4<0010>;
P_000002b8e70cdc00 .param/l "NOR" 0 9 12, C4<0101>;
P_000002b8e70cdc38 .param/l "OR" 0 9 12, C4<0011>;
P_000002b8e70cdc70 .param/l "SGT" 0 9 12, C4<0111>;
P_000002b8e70cdca8 .param/l "SLL" 0 9 12, C4<1000>;
P_000002b8e70cdce0 .param/l "SLT" 0 9 12, C4<0110>;
P_000002b8e70cdd18 .param/l "SRL" 0 9 12, C4<1001>;
P_000002b8e70cdd50 .param/l "SUB" 0 9 12, C4<0001>;
P_000002b8e70cdd88 .param/l "XOR" 0 9 12, C4<0100>;
P_000002b8e70cddc0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002b8e70cddf8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002b8e71b9f98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b8e717a980_0 .net/2u *"_ivl_0", 31 0, L_000002b8e71b9f98;  1 drivers
v000002b8e717b6a0_0 .net "opSel", 3 0, v000002b8e7149080_0;  alias, 1 drivers
v000002b8e717bb00_0 .net "operand1", 31 0, L_000002b8e7214510;  alias, 1 drivers
v000002b8e717a340_0 .net "operand2", 31 0, L_000002b8e7214dd0;  alias, 1 drivers
v000002b8e717ade0_0 .var "result", 31 0;
v000002b8e717ae80_0 .net "zero", 0 0, L_000002b8e7215190;  alias, 1 drivers
E_000002b8e7136f00 .event anyedge, v000002b8e7149080_0, v000002b8e717bb00_0, v000002b8e7148680_0;
L_000002b8e7215190 .cmp/eq 32, v000002b8e717ade0_0, L_000002b8e71b9f98;
S_000002b8e70cde40 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000002b8e71402f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000002b8e71b0650 .param/l "RType" 0 4 2, C4<000000>;
P_000002b8e71b0688 .param/l "add" 0 4 5, C4<100000>;
P_000002b8e71b06c0 .param/l "addi" 0 4 8, C4<001000>;
P_000002b8e71b06f8 .param/l "addu" 0 4 5, C4<100001>;
P_000002b8e71b0730 .param/l "and_" 0 4 5, C4<100100>;
P_000002b8e71b0768 .param/l "andi" 0 4 8, C4<001100>;
P_000002b8e71b07a0 .param/l "beq" 0 4 10, C4<000100>;
P_000002b8e71b07d8 .param/l "bne" 0 4 10, C4<000101>;
P_000002b8e71b0810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002b8e71b0848 .param/l "j" 0 4 12, C4<000010>;
P_000002b8e71b0880 .param/l "jal" 0 4 12, C4<000011>;
P_000002b8e71b08b8 .param/l "jr" 0 4 6, C4<001000>;
P_000002b8e71b08f0 .param/l "lw" 0 4 8, C4<100011>;
P_000002b8e71b0928 .param/l "nor_" 0 4 5, C4<100111>;
P_000002b8e71b0960 .param/l "or_" 0 4 5, C4<100101>;
P_000002b8e71b0998 .param/l "ori" 0 4 8, C4<001101>;
P_000002b8e71b09d0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002b8e71b0a08 .param/l "sll" 0 4 6, C4<000000>;
P_000002b8e71b0a40 .param/l "slt" 0 4 5, C4<101010>;
P_000002b8e71b0a78 .param/l "slti" 0 4 8, C4<101010>;
P_000002b8e71b0ab0 .param/l "srl" 0 4 6, C4<000010>;
P_000002b8e71b0ae8 .param/l "sub" 0 4 5, C4<100010>;
P_000002b8e71b0b20 .param/l "subu" 0 4 5, C4<100011>;
P_000002b8e71b0b58 .param/l "sw" 0 4 8, C4<101011>;
P_000002b8e71b0b90 .param/l "xor_" 0 4 5, C4<100110>;
P_000002b8e71b0bc8 .param/l "xori" 0 4 8, C4<001110>;
v000002b8e717aa20_0 .var "PCsrc", 0 0;
v000002b8e717b2e0_0 .net "funct", 5 0, L_000002b8e72116a0;  alias, 1 drivers
v000002b8e717b1a0_0 .net "opcode", 5 0, L_000002b8e71b7680;  alias, 1 drivers
v000002b8e7179d00_0 .net "operand1", 31 0, L_000002b8e717e150;  alias, 1 drivers
v000002b8e717b600_0 .net "operand2", 31 0, L_000002b8e7214dd0;  alias, 1 drivers
v000002b8e717a660_0 .net "rst", 0 0, v000002b8e71b6c80_0;  alias, 1 drivers
E_000002b8e7138140/0 .event anyedge, v000002b8e7147500_0, v000002b8e7148720_0, v000002b8e717b060_0, v000002b8e7148680_0;
E_000002b8e7138140/1 .event anyedge, v000002b8e7148220_0;
E_000002b8e7138140 .event/or E_000002b8e7138140/0, E_000002b8e7138140/1;
S_000002b8e71147e0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000002b8e71402f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002b8e717b920 .array "DataMem", 0 1023, 31 0;
v000002b8e717b240_0 .net "address", 31 0, v000002b8e717ade0_0;  alias, 1 drivers
v000002b8e7179da0_0 .net "clock", 0 0, L_000002b8e717e8c0;  1 drivers
v000002b8e7179e40_0 .net "data", 31 0, L_000002b8e717df20;  alias, 1 drivers
v000002b8e717b380_0 .var/i "i", 31 0;
v000002b8e7179f80_0 .var "q", 31 0;
v000002b8e717b740_0 .net "rden", 0 0, v000002b8e7149260_0;  alias, 1 drivers
v000002b8e7179ee0_0 .net "wren", 0 0, v000002b8e7147640_0;  alias, 1 drivers
E_000002b8e7138800 .event posedge, v000002b8e7179da0_0;
S_000002b8e7114970 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000002b8e71402f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002b8e7136f40 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002b8e717a160_0 .net "PCin", 31 0, L_000002b8e7213180;  alias, 1 drivers
v000002b8e717a200_0 .var "PCout", 31 0;
v000002b8e717a700_0 .net "clk", 0 0, L_000002b8e717e3f0;  alias, 1 drivers
v000002b8e717a480_0 .net "rst", 0 0, v000002b8e71b6c80_0;  alias, 1 drivers
    .scope S_000002b8e70cde40;
T_0 ;
    %wait E_000002b8e7138140;
    %load/vec4 v000002b8e717a660_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b8e717aa20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002b8e717b1a0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000002b8e7179d00_0;
    %load/vec4 v000002b8e717b600_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000002b8e717b1a0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000002b8e7179d00_0;
    %load/vec4 v000002b8e717b600_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000002b8e717b1a0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000002b8e717b1a0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000002b8e717b1a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000002b8e717b2e0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000002b8e717aa20_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002b8e7114970;
T_1 ;
    %wait E_000002b8e7137440;
    %load/vec4 v000002b8e717a480_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002b8e717a200_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002b8e717a160_0;
    %assign/vec4 v000002b8e717a200_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002b8e70e63b0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b8e7147780_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002b8e7147780_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002b8e7147780_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b8e7148ae0, 0, 4;
    %load/vec4 v000002b8e7147780_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b8e7147780_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b8e7148ae0, 0, 4;
    %pushi/vec4 536936450, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b8e7148ae0, 0, 4;
    %pushi/vec4 538378239, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b8e7148ae0, 0, 4;
    %pushi/vec4 3471394, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b8e7148ae0, 0, 4;
    %pushi/vec4 65075242, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b8e7148ae0, 0, 4;
    %pushi/vec4 333447185, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b8e7148ae0, 0, 4;
    %pushi/vec4 2351431680, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b8e7148ae0, 0, 4;
    %pushi/vec4 539164671, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b8e7148ae0, 0, 4;
    %pushi/vec4 5642283, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b8e7148ae0, 0, 4;
    %pushi/vec4 274726921, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b8e7148ae0, 0, 4;
    %pushi/vec4 2353332224, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b8e7148ae0, 0, 4;
    %pushi/vec4 11018283, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b8e7148ae0, 0, 4;
    %pushi/vec4 6567972, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b8e7148ae0, 0, 4;
    %pushi/vec4 283115525, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b8e7148ae0, 0, 4;
    %pushi/vec4 541458433, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b8e7148ae0, 0, 4;
    %pushi/vec4 2898591744, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b8e7148ae0, 0, 4;
    %pushi/vec4 541261823, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b8e7148ae0, 0, 4;
    %pushi/vec4 134217736, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b8e7148ae0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b8e7148ae0, 0, 4;
    %pushi/vec4 2890399744, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b8e7148ae0, 0, 4;
    %pushi/vec4 539033601, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b8e7148ae0, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b8e7148ae0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b8e7148ae0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b8e7148ae0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b8e7148ae0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b8e7148ae0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002b8e7140480;
T_3 ;
    %wait E_000002b8e7136c80;
    %load/vec4 v000002b8e7147500_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002b8e7147c80_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002b8e7149080_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002b8e7147be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002b8e7148180_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002b8e7147640_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002b8e71478c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002b8e7149260_0, 0;
    %assign/vec4 v000002b8e71480e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002b8e7147c80_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002b8e7149080_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002b8e7147be0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002b8e7148180_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002b8e7147640_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002b8e71478c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002b8e7149260_0, 0, 1;
    %store/vec4 v000002b8e71480e0_0, 0, 1;
    %load/vec4 v000002b8e7148720_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b8e7147c80_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b8e71480e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b8e7148180_0, 0;
    %load/vec4 v000002b8e7148220_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002b8e7149080_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002b8e7149080_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002b8e7149080_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002b8e7149080_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002b8e7149080_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002b8e7149080_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002b8e7149080_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002b8e7149080_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002b8e7149080_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002b8e7149080_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b8e7147be0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002b8e7149080_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b8e7147be0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002b8e7149080_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002b8e7149080_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b8e7148180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b8e71480e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b8e7147be0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b8e7148180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b8e71480e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b8e7147be0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002b8e7149080_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b8e7148180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b8e7147be0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002b8e7149080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b8e7148180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b8e7147be0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002b8e7149080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b8e7148180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b8e7147be0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002b8e7149080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b8e7148180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b8e7147be0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b8e7149260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b8e7148180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b8e7147be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b8e71478c0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b8e7147640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b8e7147be0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002b8e7149080_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002b8e7149080_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002b8e70e6540;
T_4 ;
    %wait E_000002b8e7137440;
    %fork t_1, S_000002b8e70769a0;
    %jmp t_0;
    .scope S_000002b8e70769a0;
t_1 ;
    %load/vec4 v000002b8e717b560_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b8e7148b80_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002b8e7148b80_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002b8e7148b80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b8e717a840, 0, 4;
    %load/vec4 v000002b8e7148b80_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b8e7148b80_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002b8e717afc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002b8e717b880_0;
    %load/vec4 v000002b8e717ba60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b8e717a840, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b8e717a840, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002b8e70e6540;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002b8e70e6540;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b8e717b7e0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002b8e717b7e0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002b8e717b7e0_0;
    %ix/getv/s 4, v000002b8e717b7e0_0;
    %load/vec4a v000002b8e717a840, 4;
    %ix/getv/s 4, v000002b8e717b7e0_0;
    %load/vec4a v000002b8e717a840, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002b8e717b7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b8e717b7e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002b8e70e4b30;
T_6 ;
    %wait E_000002b8e7136f00;
    %load/vec4 v000002b8e717b6a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002b8e717ade0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002b8e717bb00_0;
    %load/vec4 v000002b8e717a340_0;
    %add;
    %assign/vec4 v000002b8e717ade0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002b8e717bb00_0;
    %load/vec4 v000002b8e717a340_0;
    %sub;
    %assign/vec4 v000002b8e717ade0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002b8e717bb00_0;
    %load/vec4 v000002b8e717a340_0;
    %and;
    %assign/vec4 v000002b8e717ade0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002b8e717bb00_0;
    %load/vec4 v000002b8e717a340_0;
    %or;
    %assign/vec4 v000002b8e717ade0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002b8e717bb00_0;
    %load/vec4 v000002b8e717a340_0;
    %xor;
    %assign/vec4 v000002b8e717ade0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002b8e717bb00_0;
    %load/vec4 v000002b8e717a340_0;
    %or;
    %inv;
    %assign/vec4 v000002b8e717ade0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002b8e717bb00_0;
    %load/vec4 v000002b8e717a340_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002b8e717ade0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002b8e717a340_0;
    %load/vec4 v000002b8e717bb00_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002b8e717ade0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002b8e717bb00_0;
    %ix/getv 4, v000002b8e717a340_0;
    %shiftl 4;
    %assign/vec4 v000002b8e717ade0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002b8e717bb00_0;
    %ix/getv 4, v000002b8e717a340_0;
    %shiftr 4;
    %assign/vec4 v000002b8e717ade0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002b8e71147e0;
T_7 ;
    %wait E_000002b8e7138800;
    %load/vec4 v000002b8e717b740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002b8e717b240_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002b8e717b920, 4;
    %assign/vec4 v000002b8e7179f80_0, 0;
T_7.0 ;
    %load/vec4 v000002b8e7179ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002b8e7179e40_0;
    %ix/getv 3, v000002b8e717b240_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b8e717b920, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002b8e71147e0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b8e717b380_0, 0, 32;
T_8.0 ;
    %load/vec4 v000002b8e717b380_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002b8e717b380_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b8e717b920, 0, 4;
    %load/vec4 v000002b8e717b380_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b8e717b380_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b8e717b920, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b8e717b920, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b8e717b920, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b8e717b920, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b8e717b920, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b8e717b920, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b8e717b920, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b8e717b920, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b8e717b920, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b8e717b920, 0, 4;
    %end;
    .thread T_8;
    .scope S_000002b8e71147e0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b8e717b380_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002b8e717b380_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002b8e717b380_0;
    %load/vec4a v000002b8e717b920, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000002b8e717b380_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002b8e717b380_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b8e717b380_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002b8e71402f0;
T_10 ;
    %wait E_000002b8e7137440;
    %load/vec4 v000002b8e71b75e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b8e71b7220_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002b8e71b7220_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002b8e71b7220_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002b8e713ffd0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b8e71b8080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b8e71b6c80_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002b8e713ffd0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002b8e71b8080_0;
    %inv;
    %assign/vec4 v000002b8e71b8080_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002b8e713ffd0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./InsertionSort(SiliCore_version)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b8e71b6c80_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b8e71b6c80_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000002b8e71b7400_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
