$date
	Wed Aug 21 09:46:57 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Solved_tb $end
$var wire 4 ! f [0:3] $end
$var reg 1 " En $end
$var reg 2 # w [1:0] $end
$var integer 32 $ i [31:0] $end
$scope module func $end
$var wire 1 " En $end
$var wire 2 % W [1:0] $end
$var reg 4 & Y [0:3] $end
$var integer 32 ' k [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 '
b0 &
b0 %
b0 $
b0 #
0"
b0 !
$end
#20
b100 '
b1 #
b1 %
b1 $
#40
b100 '
b10 #
b10 %
b10 $
#60
b100 '
b11 #
b11 %
b11 $
#80
b1000 !
b1000 &
b100 '
1"
b0 #
b0 %
b100 $
#100
b100 !
b100 &
b100 '
b1 #
b1 %
b101 $
#120
b10 !
b10 &
b100 '
b10 #
b10 %
b110 $
#140
b1 !
b1 &
b100 '
b11 #
b11 %
b111 $
#160
b1000 $
