#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55ce7f404b90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55ce7f409c20 .scope module, "spi_tb" "spi_tb" 3 27;
 .timescale -9 -12;
v0x55ce7f444ee0_0 .var "clk", 0 0;
v0x55ce7f444fa0_0 .var "cpha", 0 0;
v0x55ce7f4450b0_0 .var "cpol", 0 0;
v0x55ce7f4451a0_0 .net "cs_n", 0 0, v0x55ce7f441c40_0;  1 drivers
v0x55ce7f445290_0 .net "m_rx_data", 7 0, L_0x55ce7f3b7ab0;  1 drivers
v0x55ce7f445380_0 .net "m_rx_valid", 0 0, v0x55ce7f4422c0_0;  1 drivers
v0x55ce7f445420_0 .var "m_tx_data", 7 0;
v0x55ce7f4454c0_0 .net "m_tx_ready", 0 0, v0x55ce7f4429a0_0;  1 drivers
v0x55ce7f445560_0 .var "m_tx_valid", 0 0;
v0x55ce7f445630_0 .net "miso", 0 0, L_0x55ce7f446ba0;  1 drivers
v0x55ce7f4456d0_0 .net "mosi", 0 0, L_0x55ce7f446030;  1 drivers
v0x55ce7f4457c0_0 .var "rst_n", 0 0;
v0x55ce7f4458b0_0 .net "s_rx_data", 7 0, L_0x55ce7f446c90;  1 drivers
v0x55ce7f445950_0 .net "s_rx_valid", 0 0, v0x55ce7f4443f0_0;  1 drivers
v0x55ce7f4459f0_0 .var "s_tx_data", 7 0;
v0x55ce7f445a90_0 .net "s_tx_ready", 0 0, L_0x55ce7f446d50;  1 drivers
v0x55ce7f445b60_0 .var "s_tx_valid", 0 0;
v0x55ce7f445c30_0 .net "sclk", 0 0, L_0x55ce7f4023a0;  1 drivers
S_0x55ce7f3fe9a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 280, 3 280 0, S_0x55ce7f409c20;
 .timescale -9 -12;
v0x55ce7f400210_0 .var/2s "i", 31 0;
E_0x55ce7f3b5d80 .event posedge, v0x55ce7f4237e0_0;
E_0x55ce7f3b7ff0 .event anyedge, v0x55ce7f4422c0_0;
E_0x55ce7f3a1720 .event anyedge, v0x55ce7f4429a0_0;
S_0x55ce7f441480 .scope module, "master" "spi_master" 3 68, 4 25 0, S_0x55ce7f409c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "tx_data";
    .port_info 3 /INPUT 1 "tx_valid";
    .port_info 4 /OUTPUT 1 "tx_ready";
    .port_info 5 /OUTPUT 8 "rx_data";
    .port_info 6 /OUTPUT 1 "rx_valid";
    .port_info 7 /OUTPUT 1 "sclk";
    .port_info 8 /OUTPUT 1 "mosi";
    .port_info 9 /INPUT 1 "miso";
    .port_info 10 /OUTPUT 1 "cs_n";
    .port_info 11 /INPUT 1 "cpol";
    .port_info 12 /INPUT 1 "cpha";
P_0x55ce7f40c890 .param/l "CLK_DIV" 0 4 27, +C4<00000000000000000000000000000100>;
P_0x55ce7f40c8d0 .param/l "DATA_WIDTH" 0 4 26, +C4<00000000000000000000000000001000>;
enum0x55ce7f3a1620 .enum4 (2)
   "IDLE" 2'b00,
   "TRANSFER" 2'b01,
   "DONE" 2'b10
 ;
L_0x55ce7f4023a0 .functor BUFZ 1, v0x55ce7f442680_0, C4<0>, C4<0>, C4<0>;
L_0x55ce7f3cb9f0 .functor AND 1, L_0x55ce7f445d20, v0x55ce7f442680_0, C4<1>, C4<1>;
L_0x55ce7f3b7df0 .functor AND 1, v0x55ce7f442740_0, L_0x55ce7f445ef0, C4<1>, C4<1>;
L_0x55ce7f3b7ab0 .functor BUFZ 8, v0x55ce7f4421e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55ce7f402540_0 .net *"_ivl_3", 0 0, L_0x55ce7f445d20;  1 drivers
v0x55ce7f4025e0_0 .net *"_ivl_7", 0 0, L_0x55ce7f445ef0;  1 drivers
v0x55ce7f403330_0 .var "bit_counter", 2 0;
v0x55ce7f4033d0_0 .var "change_edge", 0 0;
v0x55ce7f4237e0_0 .net "clk", 0 0, v0x55ce7f444ee0_0;  1 drivers
v0x55ce7f407340_0 .var "clk_counter", 1 0;
v0x55ce7f441ac0_0 .net "cpha", 0 0, v0x55ce7f444fa0_0;  1 drivers
v0x55ce7f441b80_0 .net "cpol", 0 0, v0x55ce7f4450b0_0;  1 drivers
v0x55ce7f441c40_0 .var "cs_n", 0 0;
v0x55ce7f441d00_0 .var "current_state", 1 0;
v0x55ce7f441de0_0 .net "miso", 0 0, L_0x55ce7f446ba0;  alias, 1 drivers
v0x55ce7f441ea0_0 .net "mosi", 0 0, L_0x55ce7f446030;  alias, 1 drivers
v0x55ce7f441f60_0 .var "next_state", 1 0;
v0x55ce7f442040_0 .net "rst_n", 0 0, v0x55ce7f4457c0_0;  1 drivers
v0x55ce7f442100_0 .net "rx_data", 7 0, L_0x55ce7f3b7ab0;  alias, 1 drivers
v0x55ce7f4421e0_0 .var "rx_shift_reg", 7 0;
v0x55ce7f4422c0_0 .var "rx_valid", 0 0;
v0x55ce7f442380_0 .var "sample_edge", 0 0;
v0x55ce7f442440_0 .net "sclk", 0 0, L_0x55ce7f4023a0;  alias, 1 drivers
v0x55ce7f442500_0 .var "sclk_enable", 0 0;
v0x55ce7f4425c0_0 .net "sclk_falling_edge", 0 0, L_0x55ce7f3b7df0;  1 drivers
v0x55ce7f442680_0 .var "sclk_int", 0 0;
v0x55ce7f442740_0 .var "sclk_prev", 0 0;
v0x55ce7f442800_0 .net "sclk_rising_edge", 0 0, L_0x55ce7f3cb9f0;  1 drivers
v0x55ce7f4428c0_0 .net "tx_data", 7 0, v0x55ce7f445420_0;  1 drivers
v0x55ce7f4429a0_0 .var "tx_ready", 0 0;
v0x55ce7f442a60_0 .var "tx_shift_reg", 7 0;
v0x55ce7f442b40_0 .net "tx_valid", 0 0, v0x55ce7f445560_0;  1 drivers
E_0x55ce7f3a1590/0 .event negedge, v0x55ce7f442040_0;
E_0x55ce7f3a1590/1 .event posedge, v0x55ce7f4237e0_0;
E_0x55ce7f3a1590 .event/or E_0x55ce7f3a1590/0, E_0x55ce7f3a1590/1;
E_0x55ce7f3a0800 .event anyedge, v0x55ce7f441d00_0;
E_0x55ce7f426440/0 .event anyedge, v0x55ce7f441d00_0, v0x55ce7f442b40_0, v0x55ce7f4429a0_0, v0x55ce7f403330_0;
E_0x55ce7f426440/1 .event anyedge, v0x55ce7f442380_0;
E_0x55ce7f426440 .event/or E_0x55ce7f426440/0, E_0x55ce7f426440/1;
E_0x55ce7f4418d0 .event anyedge, v0x55ce7f441ac0_0, v0x55ce7f441b80_0, v0x55ce7f4425c0_0, v0x55ce7f442800_0;
L_0x55ce7f445d20 .reduce/nor v0x55ce7f442740_0;
L_0x55ce7f445ef0 .reduce/nor v0x55ce7f442680_0;
L_0x55ce7f446030 .part v0x55ce7f442a60_0, 7, 1;
S_0x55ce7f442da0 .scope module, "slave" "spi_slave" 3 90, 5 11 0, S_0x55ce7f409c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "tx_data";
    .port_info 3 /INPUT 1 "tx_valid";
    .port_info 4 /OUTPUT 1 "tx_ready";
    .port_info 5 /OUTPUT 8 "rx_data";
    .port_info 6 /OUTPUT 1 "rx_valid";
    .port_info 7 /INPUT 1 "sclk";
    .port_info 8 /INPUT 1 "mosi";
    .port_info 9 /OUTPUT 1 "miso";
    .port_info 10 /INPUT 1 "cs_n";
    .port_info 11 /INPUT 1 "cpol";
    .port_info 12 /INPUT 1 "cpha";
P_0x55ce7f442f30 .param/l "DATA_WIDTH" 0 5 12, +C4<00000000000000000000000000001000>;
L_0x55ce7f3b7930 .functor AND 1, L_0x55ce7f446420, L_0x55ce7f446150, C4<1>, C4<1>;
L_0x55ce7f4466c0 .functor AND 1, v0x55ce7f4447a0_0, L_0x55ce7f446620, C4<1>, C4<1>;
L_0x55ce7f446900 .functor AND 1, v0x55ce7f443ba0_0, L_0x55ce7f4467d0, C4<1>, C4<1>;
L_0x55ce7f446ab0 .functor AND 1, L_0x55ce7f4469c0, L_0x55ce7f446220, C4<1>, C4<1>;
L_0x55ce7f446c90 .functor BUFZ 8, v0x55ce7f444310_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55ce7f446d50 .functor BUFZ 1, v0x55ce7f441c40_0, C4<0>, C4<0>, C4<0>;
v0x55ce7f443180_0 .net *"_ivl_11", 0 0, L_0x55ce7f446620;  1 drivers
v0x55ce7f443260_0 .net *"_ivl_15", 0 0, L_0x55ce7f4467d0;  1 drivers
v0x55ce7f443320_0 .net *"_ivl_19", 0 0, L_0x55ce7f4469c0;  1 drivers
o0x7edf28aa6888 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55ce7f4433c0_0 name=_ivl_22
v0x55ce7f4434a0_0 .net *"_ivl_7", 0 0, L_0x55ce7f446420;  1 drivers
v0x55ce7f4435b0_0 .var "bit_counter", 2 0;
v0x55ce7f443690_0 .var "change_edge", 0 0;
v0x55ce7f443750_0 .net "clk", 0 0, v0x55ce7f444ee0_0;  alias, 1 drivers
v0x55ce7f4437f0_0 .net "cpha", 0 0, v0x55ce7f444fa0_0;  alias, 1 drivers
v0x55ce7f4438c0_0 .net "cpol", 0 0, v0x55ce7f4450b0_0;  alias, 1 drivers
v0x55ce7f443990_0 .net "cs_n", 0 0, v0x55ce7f441c40_0;  alias, 1 drivers
v0x55ce7f443a60_0 .net "cs_n_falling_edge", 0 0, L_0x55ce7f446900;  1 drivers
v0x55ce7f443b00_0 .net "cs_n_int", 0 0, L_0x55ce7f446220;  1 drivers
v0x55ce7f443ba0_0 .var "cs_n_prev", 0 0;
v0x55ce7f443c40_0 .net "cs_n_rising_edge", 0 0, L_0x55ce7f446ab0;  1 drivers
v0x55ce7f443ce0_0 .var "cs_n_sync", 1 0;
v0x55ce7f443dc0_0 .net "miso", 0 0, L_0x55ce7f446ba0;  alias, 1 drivers
v0x55ce7f443e90_0 .var "miso_reg", 0 0;
v0x55ce7f443f30_0 .net "mosi", 0 0, L_0x55ce7f446030;  alias, 1 drivers
v0x55ce7f444000_0 .net "mosi_int", 0 0, L_0x55ce7f446320;  1 drivers
v0x55ce7f4440a0_0 .var "mosi_sync", 1 0;
v0x55ce7f444180_0 .net "rst_n", 0 0, v0x55ce7f4457c0_0;  alias, 1 drivers
v0x55ce7f444250_0 .net "rx_data", 7 0, L_0x55ce7f446c90;  alias, 1 drivers
v0x55ce7f444310_0 .var "rx_shift_reg", 7 0;
v0x55ce7f4443f0_0 .var "rx_valid", 0 0;
v0x55ce7f4444b0_0 .var "sample_edge", 0 0;
v0x55ce7f444570_0 .net "sclk", 0 0, L_0x55ce7f4023a0;  alias, 1 drivers
v0x55ce7f444640_0 .net "sclk_falling_edge", 0 0, L_0x55ce7f4466c0;  1 drivers
v0x55ce7f4446e0_0 .net "sclk_int", 0 0, L_0x55ce7f446150;  1 drivers
v0x55ce7f4447a0_0 .var "sclk_prev", 0 0;
v0x55ce7f444860_0 .net "sclk_rising_edge", 0 0, L_0x55ce7f3b7930;  1 drivers
v0x55ce7f444920_0 .var "sclk_sync", 1 0;
v0x55ce7f444a00_0 .net "tx_data", 7 0, v0x55ce7f4459f0_0;  1 drivers
v0x55ce7f444ae0_0 .net "tx_ready", 0 0, L_0x55ce7f446d50;  alias, 1 drivers
v0x55ce7f444ba0_0 .var "tx_shift_reg", 7 0;
v0x55ce7f444c80_0 .net "tx_valid", 0 0, v0x55ce7f445b60_0;  1 drivers
E_0x55ce7f443110 .event anyedge, v0x55ce7f441ac0_0, v0x55ce7f441b80_0, v0x55ce7f444640_0, v0x55ce7f444860_0;
L_0x55ce7f446150 .part v0x55ce7f444920_0, 1, 1;
L_0x55ce7f446220 .part v0x55ce7f443ce0_0, 1, 1;
L_0x55ce7f446320 .part v0x55ce7f4440a0_0, 1, 1;
L_0x55ce7f446420 .reduce/nor v0x55ce7f4447a0_0;
L_0x55ce7f446620 .reduce/nor L_0x55ce7f446150;
L_0x55ce7f4467d0 .reduce/nor L_0x55ce7f446220;
L_0x55ce7f4469c0 .reduce/nor v0x55ce7f443ba0_0;
L_0x55ce7f446ba0 .functor MUXZ 1, v0x55ce7f443e90_0, o0x7edf28aa6888, v0x55ce7f441c40_0, C4<>;
    .scope S_0x55ce7f441480;
T_0 ;
    %wait E_0x55ce7f3a1590;
    %load/vec4 v0x55ce7f442040_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55ce7f407340_0, 0;
    %load/vec4 v0x55ce7f441b80_0;
    %assign/vec4 v0x55ce7f442680_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55ce7f442500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55ce7f407340_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55ce7f407340_0, 0;
    %load/vec4 v0x55ce7f442680_0;
    %inv;
    %assign/vec4 v0x55ce7f442680_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x55ce7f407340_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55ce7f407340_0, 0;
T_0.5 ;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55ce7f407340_0, 0;
    %load/vec4 v0x55ce7f441b80_0;
    %assign/vec4 v0x55ce7f442680_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55ce7f441480;
T_1 ;
    %wait E_0x55ce7f3a1590;
    %load/vec4 v0x55ce7f442040_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55ce7f441b80_0;
    %assign/vec4 v0x55ce7f442740_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55ce7f442680_0;
    %assign/vec4 v0x55ce7f442740_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55ce7f441480;
T_2 ;
Ewait_0 .event/or E_0x55ce7f4418d0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x55ce7f441ac0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x55ce7f441b80_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.2, 8;
    %load/vec4 v0x55ce7f4425c0_0;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %load/vec4 v0x55ce7f442800_0;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %store/vec4 v0x55ce7f442380_0, 0, 1;
    %load/vec4 v0x55ce7f441b80_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.4, 8;
    %load/vec4 v0x55ce7f442800_0;
    %jmp/1 T_2.5, 8;
T_2.4 ; End of true expr.
    %load/vec4 v0x55ce7f4425c0_0;
    %jmp/0 T_2.5, 8;
 ; End of false expr.
    %blend;
T_2.5;
    %store/vec4 v0x55ce7f4033d0_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55ce7f441b80_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.6, 8;
    %load/vec4 v0x55ce7f442800_0;
    %jmp/1 T_2.7, 8;
T_2.6 ; End of true expr.
    %load/vec4 v0x55ce7f4425c0_0;
    %jmp/0 T_2.7, 8;
 ; End of false expr.
    %blend;
T_2.7;
    %store/vec4 v0x55ce7f442380_0, 0, 1;
    %load/vec4 v0x55ce7f441b80_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.8, 8;
    %load/vec4 v0x55ce7f4425c0_0;
    %jmp/1 T_2.9, 8;
T_2.8 ; End of true expr.
    %load/vec4 v0x55ce7f442800_0;
    %jmp/0 T_2.9, 8;
 ; End of false expr.
    %blend;
T_2.9;
    %store/vec4 v0x55ce7f4033d0_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55ce7f441480;
T_3 ;
    %wait E_0x55ce7f3a1590;
    %load/vec4 v0x55ce7f442040_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55ce7f441d00_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55ce7f441f60_0;
    %assign/vec4 v0x55ce7f441d00_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55ce7f441480;
T_4 ;
Ewait_1 .event/or E_0x55ce7f426440, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x55ce7f441d00_0;
    %store/vec4 v0x55ce7f441f60_0, 0, 2;
    %load/vec4 v0x55ce7f441d00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v0x55ce7f442b40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.6, 9;
    %load/vec4 v0x55ce7f4429a0_0;
    %and;
T_4.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55ce7f441f60_0, 0, 2;
T_4.4 ;
    %jmp T_4.3;
T_4.1 ;
    %load/vec4 v0x55ce7f403330_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.9, 4;
    %load/vec4 v0x55ce7f442380_0;
    %and;
T_4.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55ce7f441f60_0, 0, 2;
T_4.7 ;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ce7f441f60_0, 0, 2;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55ce7f441480;
T_5 ;
Ewait_2 .event/or E_0x55ce7f3a0800, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x55ce7f441d00_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55ce7f4429a0_0, 0, 1;
    %load/vec4 v0x55ce7f441d00_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55ce7f4422c0_0, 0, 1;
    %load/vec4 v0x55ce7f441d00_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55ce7f442500_0, 0, 1;
    %load/vec4 v0x55ce7f441d00_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55ce7f441c40_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55ce7f441480;
T_6 ;
    %wait E_0x55ce7f3a1590;
    %load/vec4 v0x55ce7f442040_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55ce7f403330_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55ce7f441d00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55ce7f403330_0, 0;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0x55ce7f442380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0x55ce7f403330_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55ce7f403330_0, 0;
T_6.5 ;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55ce7f441480;
T_7 ;
    %wait E_0x55ce7f3a1590;
    %load/vec4 v0x55ce7f442040_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ce7f442a60_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55ce7f441d00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x55ce7f442b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0x55ce7f4428c0_0;
    %assign/vec4 v0x55ce7f442a60_0, 0;
T_7.5 ;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0x55ce7f4033d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0x55ce7f442a60_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x55ce7f442a60_0, 0;
T_7.7 ;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55ce7f441480;
T_8 ;
    %wait E_0x55ce7f3a1590;
    %load/vec4 v0x55ce7f442040_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ce7f4421e0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55ce7f441d00_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_8.4, 4;
    %load/vec4 v0x55ce7f442380_0;
    %and;
T_8.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x55ce7f4421e0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55ce7f441de0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55ce7f4421e0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55ce7f442da0;
T_9 ;
    %wait E_0x55ce7f3a1590;
    %load/vec4 v0x55ce7f444180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x55ce7f4438c0_0;
    %replicate 2;
    %assign/vec4 v0x55ce7f444920_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55ce7f443ce0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55ce7f4440a0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55ce7f444920_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x55ce7f444570_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55ce7f444920_0, 0;
    %load/vec4 v0x55ce7f443ce0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x55ce7f443990_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55ce7f443ce0_0, 0;
    %load/vec4 v0x55ce7f4440a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x55ce7f443f30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55ce7f4440a0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55ce7f442da0;
T_10 ;
    %wait E_0x55ce7f3a1590;
    %load/vec4 v0x55ce7f444180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x55ce7f4438c0_0;
    %assign/vec4 v0x55ce7f4447a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ce7f443ba0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55ce7f4446e0_0;
    %assign/vec4 v0x55ce7f4447a0_0, 0;
    %load/vec4 v0x55ce7f443b00_0;
    %assign/vec4 v0x55ce7f443ba0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55ce7f442da0;
T_11 ;
Ewait_3 .event/or E_0x55ce7f443110, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x55ce7f4437f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x55ce7f4438c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.2, 8;
    %load/vec4 v0x55ce7f444640_0;
    %jmp/1 T_11.3, 8;
T_11.2 ; End of true expr.
    %load/vec4 v0x55ce7f444860_0;
    %jmp/0 T_11.3, 8;
 ; End of false expr.
    %blend;
T_11.3;
    %store/vec4 v0x55ce7f4444b0_0, 0, 1;
    %load/vec4 v0x55ce7f4438c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.4, 8;
    %load/vec4 v0x55ce7f444860_0;
    %jmp/1 T_11.5, 8;
T_11.4 ; End of true expr.
    %load/vec4 v0x55ce7f444640_0;
    %jmp/0 T_11.5, 8;
 ; End of false expr.
    %blend;
T_11.5;
    %store/vec4 v0x55ce7f443690_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55ce7f4438c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.6, 8;
    %load/vec4 v0x55ce7f444860_0;
    %jmp/1 T_11.7, 8;
T_11.6 ; End of true expr.
    %load/vec4 v0x55ce7f444640_0;
    %jmp/0 T_11.7, 8;
 ; End of false expr.
    %blend;
T_11.7;
    %store/vec4 v0x55ce7f4444b0_0, 0, 1;
    %load/vec4 v0x55ce7f4438c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.8, 8;
    %load/vec4 v0x55ce7f444640_0;
    %jmp/1 T_11.9, 8;
T_11.8 ; End of true expr.
    %load/vec4 v0x55ce7f444860_0;
    %jmp/0 T_11.9, 8;
 ; End of false expr.
    %blend;
T_11.9;
    %store/vec4 v0x55ce7f443690_0, 0, 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55ce7f442da0;
T_12 ;
    %wait E_0x55ce7f3a1590;
    %load/vec4 v0x55ce7f444180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55ce7f4435b0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55ce7f443b00_0;
    %flag_set/vec4 8;
    %jmp/1 T_12.4, 8;
    %load/vec4 v0x55ce7f443c40_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_12.4;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55ce7f4435b0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x55ce7f4444b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.5, 8;
    %load/vec4 v0x55ce7f4435b0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55ce7f4435b0_0, 0;
T_12.5 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55ce7f442da0;
T_13 ;
    %wait E_0x55ce7f3a1590;
    %load/vec4 v0x55ce7f444180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ce7f444ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ce7f443e90_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55ce7f443a60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.4, 9;
    %load/vec4 v0x55ce7f444c80_0;
    %and;
T_13.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x55ce7f444a00_0;
    %assign/vec4 v0x55ce7f444ba0_0, 0;
    %load/vec4 v0x55ce7f444a00_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x55ce7f443e90_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x55ce7f443b00_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.7, 9;
    %load/vec4 v0x55ce7f443690_0;
    %and;
T_13.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.5, 8;
    %load/vec4 v0x55ce7f444ba0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x55ce7f444ba0_0, 0;
    %load/vec4 v0x55ce7f444ba0_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0x55ce7f443e90_0, 0;
    %jmp T_13.6;
T_13.5 ;
    %load/vec4 v0x55ce7f443b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ce7f443e90_0, 0;
T_13.8 ;
T_13.6 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55ce7f442da0;
T_14 ;
    %wait E_0x55ce7f3a1590;
    %load/vec4 v0x55ce7f444180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ce7f444310_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55ce7f443b00_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.4, 9;
    %load/vec4 v0x55ce7f4444b0_0;
    %and;
T_14.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x55ce7f444310_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55ce7f444000_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55ce7f444310_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55ce7f442da0;
T_15 ;
    %wait E_0x55ce7f3a1590;
    %load/vec4 v0x55ce7f444180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ce7f4443f0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55ce7f443c40_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_15.2, 8;
    %load/vec4 v0x55ce7f4435b0_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.2;
    %assign/vec4 v0x55ce7f4443f0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55ce7f409c20;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce7f4450b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce7f444fa0_0, 0, 1;
    %end;
    .thread T_16, $init;
    .scope S_0x55ce7f409c20;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce7f444ee0_0, 0, 1;
T_17.0 ;
    %delay 5000, 0;
    %load/vec4 v0x55ce7f444ee0_0;
    %inv;
    %store/vec4 v0x55ce7f444ee0_0, 0, 1;
    %jmp T_17.0;
    %end;
    .thread T_17;
    .scope S_0x55ce7f409c20;
T_18 ;
    %vpi_call/w 3 122 "$dumpfile", "spi_tb.vcd" {0 0 0};
    %vpi_call/w 3 123 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55ce7f409c20 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce7f4457c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce7f445560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce7f445b60_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55ce7f445420_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55ce7f4459f0_0, 0, 8;
    %vpi_call/w 3 133 "$display", "\012========================================" {0 0 0};
    %vpi_call/w 3 134 "$display", "SPI Master-Slave Testbench Starting" {0 0 0};
    %vpi_call/w 3 135 "$display", "========================================\012" {0 0 0};
    %pushi/vec4 2, 0, 32;
T_18.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.1, 5;
    %jmp/1 T_18.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55ce7f3b5d80;
    %jmp T_18.0;
T_18.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce7f4457c0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_18.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.3, 5;
    %jmp/1 T_18.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55ce7f3b5d80;
    %jmp T_18.2;
T_18.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 144 "$display", "----------------------------------------" {0 0 0};
    %vpi_call/w 3 145 "$display", "Test 1: SPI Mode 0 (CPOL=0, CPHA=0)" {0 0 0};
    %vpi_call/w 3 146 "$display", "----------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce7f4450b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce7f444fa0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_18.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.5, 5;
    %jmp/1 T_18.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55ce7f3b5d80;
    %jmp T_18.4;
T_18.5 ;
    %pop/vec4 1;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v0x55ce7f445420_0, 0, 8;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v0x55ce7f4459f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce7f445560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce7f445b60_0, 0, 1;
    %wait E_0x55ce7f3b5d80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce7f445560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce7f445b60_0, 0, 1;
T_18.6 ;
    %load/vec4 v0x55ce7f445380_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_18.7, 6;
    %wait E_0x55ce7f3b7ff0;
    %jmp T_18.6;
T_18.7 ;
    %wait E_0x55ce7f3b5d80;
    %load/vec4 v0x55ce7f445290_0;
    %cmpi/e 90, 0, 8;
    %flag_get/vec4 4;
    %jmp/0 T_18.10, 4;
    %load/vec4 v0x55ce7f4458b0_0;
    %pushi/vec4 165, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.8, 8;
    %vpi_call/w 3 166 "$display", "[PASS] Master RX: 0x%h (expected 0x5A)", v0x55ce7f445290_0 {0 0 0};
    %vpi_call/w 3 167 "$display", "[PASS] Slave RX:  0x%h (expected 0xA5)", v0x55ce7f4458b0_0 {0 0 0};
    %jmp T_18.9;
T_18.8 ;
    %vpi_call/w 3 169 "$display", "[FAIL] Master RX: 0x%h (expected 0x5A)", v0x55ce7f445290_0 {0 0 0};
    %vpi_call/w 3 170 "$display", "[FAIL] Slave RX:  0x%h (expected 0xA5)", v0x55ce7f4458b0_0 {0 0 0};
T_18.9 ;
    %pushi/vec4 10, 0, 32;
T_18.11 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.12, 5;
    %jmp/1 T_18.12, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55ce7f3b5d80;
    %jmp T_18.11;
T_18.12 ;
    %pop/vec4 1;
    %vpi_call/w 3 178 "$display", "\012----------------------------------------" {0 0 0};
    %vpi_call/w 3 179 "$display", "Test 2: SPI Mode 1 (CPOL=0, CPHA=1)" {0 0 0};
    %vpi_call/w 3 180 "$display", "----------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce7f4450b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce7f444fa0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_18.13 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.14, 5;
    %jmp/1 T_18.14, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55ce7f3b5d80;
    %jmp T_18.13;
T_18.14 ;
    %pop/vec4 1;
    %pushi/vec4 60, 0, 8;
    %store/vec4 v0x55ce7f445420_0, 0, 8;
    %pushi/vec4 195, 0, 8;
    %store/vec4 v0x55ce7f4459f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce7f445560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce7f445b60_0, 0, 1;
    %wait E_0x55ce7f3b5d80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce7f445560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce7f445b60_0, 0, 1;
T_18.15 ;
    %load/vec4 v0x55ce7f445380_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_18.16, 6;
    %wait E_0x55ce7f3b7ff0;
    %jmp T_18.15;
T_18.16 ;
    %wait E_0x55ce7f3b5d80;
    %load/vec4 v0x55ce7f445290_0;
    %cmpi/e 195, 0, 8;
    %flag_get/vec4 4;
    %jmp/0 T_18.19, 4;
    %load/vec4 v0x55ce7f4458b0_0;
    %pushi/vec4 60, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.17, 8;
    %vpi_call/w 3 199 "$display", "[PASS] Master RX: 0x%h (expected 0xC3)", v0x55ce7f445290_0 {0 0 0};
    %vpi_call/w 3 200 "$display", "[PASS] Slave RX:  0x%h (expected 0x3C)", v0x55ce7f4458b0_0 {0 0 0};
    %jmp T_18.18;
T_18.17 ;
    %vpi_call/w 3 202 "$display", "[FAIL] Master RX: 0x%h (expected 0xC3)", v0x55ce7f445290_0 {0 0 0};
    %vpi_call/w 3 203 "$display", "[FAIL] Slave RX:  0x%h (expected 0x3C)", v0x55ce7f4458b0_0 {0 0 0};
T_18.18 ;
    %pushi/vec4 10, 0, 32;
T_18.20 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.21, 5;
    %jmp/1 T_18.21, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55ce7f3b5d80;
    %jmp T_18.20;
T_18.21 ;
    %pop/vec4 1;
    %vpi_call/w 3 211 "$display", "\012----------------------------------------" {0 0 0};
    %vpi_call/w 3 212 "$display", "Test 3: SPI Mode 2 (CPOL=1, CPHA=0)" {0 0 0};
    %vpi_call/w 3 213 "$display", "----------------------------------------" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce7f4450b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce7f444fa0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_18.22 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.23, 5;
    %jmp/1 T_18.23, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55ce7f3b5d80;
    %jmp T_18.22;
T_18.23 ;
    %pop/vec4 1;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0x55ce7f445420_0, 0, 8;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x55ce7f4459f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce7f445560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce7f445b60_0, 0, 1;
    %wait E_0x55ce7f3b5d80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce7f445560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce7f445b60_0, 0, 1;
T_18.24 ;
    %load/vec4 v0x55ce7f445380_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_18.25, 6;
    %wait E_0x55ce7f3b7ff0;
    %jmp T_18.24;
T_18.25 ;
    %wait E_0x55ce7f3b5d80;
    %load/vec4 v0x55ce7f445290_0;
    %cmpi/e 15, 0, 8;
    %flag_get/vec4 4;
    %jmp/0 T_18.28, 4;
    %load/vec4 v0x55ce7f4458b0_0;
    %pushi/vec4 240, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.26, 8;
    %vpi_call/w 3 230 "$display", "[PASS] Master RX: 0x%h (expected 0x0F)", v0x55ce7f445290_0 {0 0 0};
    %vpi_call/w 3 231 "$display", "[PASS] Slave RX:  0x%h (expected 0xF0)", v0x55ce7f4458b0_0 {0 0 0};
    %jmp T_18.27;
T_18.26 ;
    %vpi_call/w 3 233 "$display", "[FAIL] Master RX: 0x%h (expected 0x0F)", v0x55ce7f445290_0 {0 0 0};
    %vpi_call/w 3 234 "$display", "[FAIL] Slave RX:  0x%h (expected 0xF0)", v0x55ce7f4458b0_0 {0 0 0};
T_18.27 ;
    %pushi/vec4 10, 0, 32;
T_18.29 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.30, 5;
    %jmp/1 T_18.30, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55ce7f3b5d80;
    %jmp T_18.29;
T_18.30 ;
    %pop/vec4 1;
    %vpi_call/w 3 242 "$display", "\012----------------------------------------" {0 0 0};
    %vpi_call/w 3 243 "$display", "Test 4: SPI Mode 3 (CPOL=1, CPHA=1)" {0 0 0};
    %vpi_call/w 3 244 "$display", "----------------------------------------" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce7f4450b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce7f444fa0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_18.31 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.32, 5;
    %jmp/1 T_18.32, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55ce7f3b5d80;
    %jmp T_18.31;
T_18.32 ;
    %pop/vec4 1;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x55ce7f445420_0, 0, 8;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x55ce7f4459f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce7f445560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce7f445b60_0, 0, 1;
    %wait E_0x55ce7f3b5d80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce7f445560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce7f445b60_0, 0, 1;
T_18.33 ;
    %load/vec4 v0x55ce7f445380_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_18.34, 6;
    %wait E_0x55ce7f3b7ff0;
    %jmp T_18.33;
T_18.34 ;
    %wait E_0x55ce7f3b5d80;
    %load/vec4 v0x55ce7f445290_0;
    %cmpi/e 170, 0, 8;
    %flag_get/vec4 4;
    %jmp/0 T_18.37, 4;
    %load/vec4 v0x55ce7f4458b0_0;
    %pushi/vec4 85, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.37;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.35, 8;
    %vpi_call/w 3 261 "$display", "[PASS] Master RX: 0x%h (expected 0xAA)", v0x55ce7f445290_0 {0 0 0};
    %vpi_call/w 3 262 "$display", "[PASS] Slave RX:  0x%h (expected 0x55)", v0x55ce7f4458b0_0 {0 0 0};
    %jmp T_18.36;
T_18.35 ;
    %vpi_call/w 3 264 "$display", "[FAIL] Master RX: 0x%h (expected 0xAA)", v0x55ce7f445290_0 {0 0 0};
    %vpi_call/w 3 265 "$display", "[FAIL] Slave RX:  0x%h (expected 0x55)", v0x55ce7f4458b0_0 {0 0 0};
T_18.36 ;
    %pushi/vec4 10, 0, 32;
T_18.38 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.39, 5;
    %jmp/1 T_18.39, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55ce7f3b5d80;
    %jmp T_18.38;
T_18.39 ;
    %pop/vec4 1;
    %vpi_call/w 3 273 "$display", "\012----------------------------------------" {0 0 0};
    %vpi_call/w 3 274 "$display", "Test 5: Multiple Consecutive Transfers" {0 0 0};
    %vpi_call/w 3 275 "$display", "----------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce7f4450b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce7f444fa0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_18.40 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.41, 5;
    %jmp/1 T_18.41, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55ce7f3b5d80;
    %jmp T_18.40;
T_18.41 ;
    %pop/vec4 1;
    %fork t_1, S_0x55ce7f3fe9a0;
    %jmp t_0;
    .scope S_0x55ce7f3fe9a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ce7f400210_0, 0, 32;
T_18.42 ;
    %load/vec4 v0x55ce7f400210_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_18.43, 5;
T_18.44 ;
    %load/vec4 v0x55ce7f4454c0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_18.45, 6;
    %wait E_0x55ce7f3a1720;
    %jmp T_18.44;
T_18.45 ;
    %load/vec4 v0x55ce7f400210_0;
    %pad/s 8;
    %store/vec4 v0x55ce7f445420_0, 0, 8;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0x55ce7f400210_0;
    %sub;
    %pad/u 8;
    %store/vec4 v0x55ce7f4459f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce7f445560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce7f445b60_0, 0, 1;
    %wait E_0x55ce7f3b5d80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce7f445560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce7f445b60_0, 0, 1;
T_18.46 ;
    %load/vec4 v0x55ce7f445380_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_18.47, 6;
    %wait E_0x55ce7f3b7ff0;
    %jmp T_18.46;
T_18.47 ;
    %wait E_0x55ce7f3b5d80;
    %load/vec4 v0x55ce7f445290_0;
    %pad/u 32;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0x55ce7f400210_0;
    %sub;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_18.50, 4;
    %load/vec4 v0x55ce7f4458b0_0;
    %pad/u 32;
    %load/vec4 v0x55ce7f400210_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.50;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.48, 8;
    %vpi_call/w 3 294 "$display", "[PASS] Transfer %0d: M_RX=0x%h, S_RX=0x%h", v0x55ce7f400210_0, v0x55ce7f445290_0, v0x55ce7f4458b0_0 {0 0 0};
    %jmp T_18.49;
T_18.48 ;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0x55ce7f400210_0;
    %sub;
    %vpi_call/w 3 297 "$display", "[FAIL] Transfer %0d: M_RX=0x%h (exp 0x%h), S_RX=0x%h (exp 0x%h)", v0x55ce7f400210_0, v0x55ce7f445290_0, S<0,vec4,u32>, v0x55ce7f4458b0_0, v0x55ce7f400210_0 {1 0 0};
T_18.49 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55ce7f400210_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55ce7f400210_0, 0, 32;
    %jmp T_18.42;
T_18.43 ;
    %end;
    .scope S_0x55ce7f409c20;
t_0 %join;
    %pushi/vec4 20, 0, 32;
T_18.51 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.52, 5;
    %jmp/1 T_18.52, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55ce7f3b5d80;
    %jmp T_18.51;
T_18.52 ;
    %pop/vec4 1;
    %vpi_call/w 3 307 "$display", "\012========================================" {0 0 0};
    %vpi_call/w 3 308 "$display", "SPI Testbench Complete" {0 0 0};
    %vpi_call/w 3 309 "$display", "========================================\012" {0 0 0};
    %vpi_call/w 3 311 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x55ce7f409c20;
T_19 ;
    %delay 50000000, 0;
    %vpi_call/w 3 321 "$display", "\012[ERROR] Simulation timeout!" {0 0 0};
    %vpi_call/w 3 322 "$finish" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "spi_tb.sv";
    "spi_master.sv";
    "spi_slave_fixed.sv";
