Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Feb  9 15:25:38 2025
| Host         : Ariqfadhh running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/fast_ip_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_93_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/dark_cont_12_reg_9783_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.065ns  (logic 3.426ns (56.491%)  route 2.639ns (43.509%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_93_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_93_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     3.427 f  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_93_U/ram_reg/DOADO[0]
                         net (fo=1, unplaced)         0.800     4.227    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U/bright_cont_12_reg_9772[0]_i_11_0[0]
                         LUT6 (Prop_lut6_I5_O)        0.124     4.351 f  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U/bright_cont_12_reg_9772[0]_i_43/O
                         net (fo=2, unplaced)         0.913     5.264    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U/bright_cont_12_reg_9772[0]_i_9_4
                         LUT6 (Prop_lut6_I1_O)        0.124     5.388 f  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U/bright_cont_12_reg_9772[0]_i_16/O
                         net (fo=4, unplaced)         0.926     6.314    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U/bright_cont_12_reg_9772[0]_i_16_n_0
                         LUT4 (Prop_lut4_I1_O)        0.148     6.462 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U/dark_cont_12_reg_9783[0]_i_5/O
                         net (fo=1, unplaced)         0.000     6.462    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U/dark_cont_12_reg_9783[0]_i_5_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     7.038 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U/dark_cont_12_reg_9783_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.038    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/dark_cont_12_fu_6190_p2
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/dark_cont_12_reg_9783_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/dark_cont_12_reg_9783_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)       -0.150    10.739    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/dark_cont_12_reg_9783_reg[0]
  -------------------------------------------------------------------
                         required time                         10.739    
                         arrival time                          -7.038    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_83_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/dark_cont_20_reg_9871_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.065ns  (logic 3.426ns (56.491%)  route 2.639ns (43.509%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_83_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_83_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     3.427 f  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_83_U/ram_reg/DOADO[0]
                         net (fo=1, unplaced)         0.800     4.227    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U/bright_cont_20_reg_9860[0]_i_11_0[0]
                         LUT6 (Prop_lut6_I5_O)        0.124     4.351 f  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U/bright_cont_12_reg_9772[0]_i_44/O
                         net (fo=2, unplaced)         0.913     5.264    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U/bright_cont_20_reg_9860[0]_i_9_4
                         LUT6 (Prop_lut6_I1_O)        0.124     5.388 f  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U/bright_cont_20_reg_9860[0]_i_16/O
                         net (fo=4, unplaced)         0.926     6.314    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U/bright_cont_20_reg_9860[0]_i_16_n_0
                         LUT4 (Prop_lut4_I1_O)        0.148     6.462 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U/dark_cont_20_reg_9871[0]_i_5/O
                         net (fo=1, unplaced)         0.000     6.462    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U/dark_cont_20_reg_9871[0]_i_5_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     7.038 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U/dark_cont_20_reg_9871_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.038    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/dark_cont_20_fu_6236_p2
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/dark_cont_20_reg_9871_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/dark_cont_20_reg_9871_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)       -0.150    10.739    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/dark_cont_20_reg_9871_reg[0]
  -------------------------------------------------------------------
                         required time                         10.739    
                         arrival time                          -7.038    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/dark_cont_28_reg_9959_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.065ns  (logic 3.426ns (56.491%)  route 2.639ns (43.509%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     3.427 f  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_U/ram_reg/DOADO[0]
                         net (fo=1, unplaced)         0.800     4.227    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U/dark_cont_28_reg_9959[0]_i_11_0[0]
                         LUT6 (Prop_lut6_I5_O)        0.124     4.351 f  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U/bright_cont_4_reg_9684[0]_i_44/O
                         net (fo=2, unplaced)         0.913     5.264    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U/dark_cont_28_reg_9959[0]_i_9_3
                         LUT6 (Prop_lut6_I1_O)        0.124     5.388 f  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U/dark_cont_28_reg_9959[0]_i_16/O
                         net (fo=4, unplaced)         0.926     6.314    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U/dark_cont_28_reg_9959[0]_i_16_n_0
                         LUT4 (Prop_lut4_I1_O)        0.148     6.462 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U/dark_cont_28_reg_9959[0]_i_5/O
                         net (fo=1, unplaced)         0.000     6.462    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U/dark_cont_28_reg_9959[0]_i_5_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     7.038 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U/dark_cont_28_reg_9959_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.038    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/dark_cont_28_fu_6284_p2
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/dark_cont_28_reg_9959_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/dark_cont_28_reg_9959_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)       -0.150    10.739    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/dark_cont_28_reg_9959_reg[0]
  -------------------------------------------------------------------
                         required time                         10.739    
                         arrival time                          -7.038    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/dark_cont_4_reg_9695_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.065ns  (logic 3.426ns (56.491%)  route 2.639ns (43.509%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     3.427 f  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_U/ram_reg/DOADO[0]
                         net (fo=1, unplaced)         0.800     4.227    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U/bright_cont_4_reg_9684[0]_i_11_0[0]
                         LUT6 (Prop_lut6_I5_O)        0.124     4.351 f  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U/bright_cont_4_reg_9684[0]_i_43/O
                         net (fo=2, unplaced)         0.913     5.264    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U/bright_cont_4_reg_9684[0]_i_9_3
                         LUT6 (Prop_lut6_I1_O)        0.124     5.388 f  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U/bright_cont_4_reg_9684[0]_i_16/O
                         net (fo=4, unplaced)         0.926     6.314    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U/bright_cont_4_reg_9684[0]_i_16_n_0
                         LUT4 (Prop_lut4_I1_O)        0.148     6.462 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U/dark_cont_4_reg_9695[0]_i_5/O
                         net (fo=1, unplaced)         0.000     6.462    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U/dark_cont_4_reg_9695[0]_i_5_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     7.038 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U/dark_cont_4_reg_9695_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.038    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/dark_cont_4_fu_6142_p2
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/dark_cont_4_reg_9695_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/dark_cont_4_reg_9695_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)       -0.150    10.739    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/dark_cont_4_reg_9695_reg[0]
  -------------------------------------------------------------------
                         required time                         10.739    
                         arrival time                          -7.038    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.840ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_93_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/bright_cont_12_reg_9772_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.926ns  (logic 3.287ns (55.470%)  route 2.639ns (44.530%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_93_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_93_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_93_U/ram_reg/DOADO[5]
                         net (fo=1, unplaced)         0.800     4.227    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U/bright_cont_12_reg_9772[0]_i_11_0[5]
                         LUT6 (Prop_lut6_I5_O)        0.124     4.351 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U/bright_cont_12_reg_9772[0]_i_31/O
                         net (fo=2, unplaced)         0.913     5.264    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U/bright_cont_12_reg_9772[0]_i_7_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.388 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U/bright_cont_12_reg_9772[0]_i_13/O
                         net (fo=4, unplaced)         0.926     6.314    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U/bright_cont_12_reg_9772[0]_i_13_n_0
                         LUT4 (Prop_lut4_I3_O)        0.153     6.467 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U/bright_cont_12_reg_9772[0]_i_3/O
                         net (fo=1, unplaced)         0.000     6.467    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U/bright_cont_12_reg_9772[0]_i_3_n_0
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.432     6.899 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U/bright_cont_12_reg_9772_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.899    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/bright_cont_12_fu_6184_p2
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/bright_cont_12_reg_9772_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/bright_cont_12_reg_9772_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)       -0.150    10.739    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/bright_cont_12_reg_9772_reg[0]
  -------------------------------------------------------------------
                         required time                         10.739    
                         arrival time                          -6.899    
  -------------------------------------------------------------------
                         slack                                  3.840    

Slack (MET) :             3.840ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_83_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/bright_cont_20_reg_9860_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.926ns  (logic 3.287ns (55.470%)  route 2.639ns (44.530%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_83_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_83_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_83_U/ram_reg/DOADO[5]
                         net (fo=1, unplaced)         0.800     4.227    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U/bright_cont_20_reg_9860[0]_i_11_0[5]
                         LUT6 (Prop_lut6_I5_O)        0.124     4.351 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U/bright_cont_12_reg_9772[0]_i_32/O
                         net (fo=2, unplaced)         0.913     5.264    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U/bright_cont_20_reg_9860[0]_i_7_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.388 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U/bright_cont_20_reg_9860[0]_i_13/O
                         net (fo=4, unplaced)         0.926     6.314    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U/bright_cont_20_reg_9860[0]_i_13_n_0
                         LUT4 (Prop_lut4_I3_O)        0.153     6.467 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U/bright_cont_20_reg_9860[0]_i_3/O
                         net (fo=1, unplaced)         0.000     6.467    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U/bright_cont_20_reg_9860[0]_i_3_n_0
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.432     6.899 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U/bright_cont_20_reg_9860_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.899    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/bright_cont_20_fu_6230_p2
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/bright_cont_20_reg_9860_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/bright_cont_20_reg_9860_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)       -0.150    10.739    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/bright_cont_20_reg_9860_reg[0]
  -------------------------------------------------------------------
                         required time                         10.739    
                         arrival time                          -6.899    
  -------------------------------------------------------------------
                         slack                                  3.840    

Slack (MET) :             3.840ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/bright_cont_28_reg_9948_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.926ns  (logic 3.287ns (55.470%)  route 2.639ns (44.530%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_U/ram_reg/DOADO[5]
                         net (fo=1, unplaced)         0.800     4.227    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U/dark_cont_28_reg_9959[0]_i_11_0[5]
                         LUT6 (Prop_lut6_I5_O)        0.124     4.351 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U/bright_cont_4_reg_9684[0]_i_32/O
                         net (fo=2, unplaced)         0.913     5.264    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U/dark_cont_28_reg_9959[0]_i_7_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.388 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U/dark_cont_28_reg_9959[0]_i_13/O
                         net (fo=4, unplaced)         0.926     6.314    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U/dark_cont_28_reg_9959[0]_i_13_n_0
                         LUT4 (Prop_lut4_I3_O)        0.153     6.467 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U/bright_cont_28_reg_9948[0]_i_3/O
                         net (fo=1, unplaced)         0.000     6.467    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U/bright_cont_28_reg_9948[0]_i_3_n_0
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.432     6.899 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U/bright_cont_28_reg_9948_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.899    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/bright_cont_28_fu_6278_p2
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/bright_cont_28_reg_9948_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/bright_cont_28_reg_9948_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)       -0.150    10.739    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/bright_cont_28_reg_9948_reg[0]
  -------------------------------------------------------------------
                         required time                         10.739    
                         arrival time                          -6.899    
  -------------------------------------------------------------------
                         slack                                  3.840    

Slack (MET) :             3.840ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/bright_cont_4_reg_9684_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.926ns  (logic 3.287ns (55.470%)  route 2.639ns (44.530%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_U/ram_reg/DOADO[5]
                         net (fo=1, unplaced)         0.800     4.227    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U/bright_cont_4_reg_9684[0]_i_11_0[5]
                         LUT6 (Prop_lut6_I5_O)        0.124     4.351 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U/bright_cont_4_reg_9684[0]_i_31/O
                         net (fo=2, unplaced)         0.913     5.264    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U/bright_cont_4_reg_9684[0]_i_7_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.388 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U/bright_cont_4_reg_9684[0]_i_13/O
                         net (fo=4, unplaced)         0.926     6.314    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U/bright_cont_4_reg_9684[0]_i_13_n_0
                         LUT4 (Prop_lut4_I3_O)        0.153     6.467 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U/bright_cont_4_reg_9684[0]_i_3/O
                         net (fo=1, unplaced)         0.000     6.467    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U/bright_cont_4_reg_9684[0]_i_3_n_0
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.432     6.899 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U/bright_cont_4_reg_9684_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.899    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/bright_cont_4_fu_6136_p2
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/bright_cont_4_reg_9684_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/bright_cont_4_reg_9684_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)       -0.150    10.739    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/bright_cont_4_reg_9684_reg[0]
  -------------------------------------------------------------------
                         required time                         10.739    
                         arrival time                          -6.899    
  -------------------------------------------------------------------
                         slack                                  3.840    

Slack (MET) :             4.176ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/img_width_read_reg_669_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/x_fu_356_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.216ns  (logic 1.800ns (34.509%)  route 3.416ns (65.491%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/img_width_read_reg_669_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/img_width_read_reg_669_reg[3]/Q
                         net (fo=2, unplaced)         0.976     2.467    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/flow_control_loop_pipe_sequential_init_U/x_fu_356_reg[30]_i_4_0[3]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.762 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/flow_control_loop_pipe_sequential_init_U/x_fu_356[30]_i_36/O
                         net (fo=1, unplaced)         0.639     3.401    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/flow_control_loop_pipe_sequential_init_U/x_fu_356[30]_i_36_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.921 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/flow_control_loop_pipe_sequential_init_U/x_fu_356_reg[30]_i_25/CO[3]
                         net (fo=1, unplaced)         0.009     3.930    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/flow_control_loop_pipe_sequential_init_U/x_fu_356_reg[30]_i_25_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.047 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/flow_control_loop_pipe_sequential_init_U/x_fu_356_reg[30]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.047    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/flow_control_loop_pipe_sequential_init_U/x_fu_356_reg[30]_i_16_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.164 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/flow_control_loop_pipe_sequential_init_U/x_fu_356_reg[30]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     4.164    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/flow_control_loop_pipe_sequential_init_U/x_fu_356_reg[30]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.281 f  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/flow_control_loop_pipe_sequential_init_U/x_fu_356_reg[30]_i_4/CO[3]
                         net (fo=5, unplaced)         0.946     5.227    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/flow_control_loop_pipe_sequential_init_U/icmp_ln29_fu_4076_p2
                         LUT4 (Prop_lut4_I1_O)        0.116     5.343 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/flow_control_loop_pipe_sequential_init_U/x_fu_356[30]_i_1/O
                         net (fo=31, unplaced)        0.846     6.189    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/flow_control_loop_pipe_sequential_init_U_n_48
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/x_fu_356_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/x_fu_356_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/x_fu_356_reg[0]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.189    
  -------------------------------------------------------------------
                         slack                                  4.176    

Slack (MET) :             4.176ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/img_width_read_reg_669_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/x_fu_356_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.216ns  (logic 1.800ns (34.509%)  route 3.416ns (65.491%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/img_width_read_reg_669_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/img_width_read_reg_669_reg[3]/Q
                         net (fo=2, unplaced)         0.976     2.467    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/flow_control_loop_pipe_sequential_init_U/x_fu_356_reg[30]_i_4_0[3]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.762 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/flow_control_loop_pipe_sequential_init_U/x_fu_356[30]_i_36/O
                         net (fo=1, unplaced)         0.639     3.401    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/flow_control_loop_pipe_sequential_init_U/x_fu_356[30]_i_36_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.921 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/flow_control_loop_pipe_sequential_init_U/x_fu_356_reg[30]_i_25/CO[3]
                         net (fo=1, unplaced)         0.009     3.930    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/flow_control_loop_pipe_sequential_init_U/x_fu_356_reg[30]_i_25_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.047 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/flow_control_loop_pipe_sequential_init_U/x_fu_356_reg[30]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.047    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/flow_control_loop_pipe_sequential_init_U/x_fu_356_reg[30]_i_16_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.164 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/flow_control_loop_pipe_sequential_init_U/x_fu_356_reg[30]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     4.164    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/flow_control_loop_pipe_sequential_init_U/x_fu_356_reg[30]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.281 f  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/flow_control_loop_pipe_sequential_init_U/x_fu_356_reg[30]_i_4/CO[3]
                         net (fo=5, unplaced)         0.946     5.227    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/flow_control_loop_pipe_sequential_init_U/icmp_ln29_fu_4076_p2
                         LUT4 (Prop_lut4_I1_O)        0.116     5.343 r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/flow_control_loop_pipe_sequential_init_U/x_fu_356[30]_i_1/O
                         net (fo=31, unplaced)        0.846     6.189    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/flow_control_loop_pipe_sequential_init_U_n_48
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/x_fu_356_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=868, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/x_fu_356_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/grp_fast_ip_Pipeline_col_loop_fu_328/x_fu_356_reg[10]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.189    
  -------------------------------------------------------------------
                         slack                                  4.176    




