

================================================================
== Vivado HLS Report for 'polyveck_pointwise_p'
================================================================
* Date:           Tue Apr  4 22:25:21 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        crypto_sign
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 us | 29.182 ns |   1.25 us  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2057|     2057| 20.570 ms | 20.570 ms |  2057|  2057|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |     2056|     2056|       514|          -|          -|     4|    no    |
        | + Loop 1.1  |      512|      512|         2|          -|          -|   256|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 5 [1/1] (1.35ns)   --->   "br label %poly_pointwise_montgomery.2.exit" [polyvec.c:305]   --->   Operation 5 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %poly_pointwise_montgomery.2.exit.loopexit ]"   --->   Operation 6 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (1.00ns)   --->   "%icmp_ln305 = icmp eq i3 %i_0, -4" [polyvec.c:305]   --->   Operation 7 'icmp' 'icmp_ln305' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 8 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.34ns)   --->   "%i = add i3 %i_0, 1" [polyvec.c:305]   --->   Operation 9 'add' 'i' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %icmp_ln305, label %4, label %1" [polyvec.c:305]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0, i8 0)" [poly.c:181->polyvec.c:306]   --->   Operation 11 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln305)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i11 %tmp to i12" [poly.c:176->polyvec.c:306]   --->   Operation 12 'zext' 'zext_ln176' <Predicate = (!icmp_ln305)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.35ns)   --->   "br label %2" [poly.c:180->polyvec.c:306]   --->   Operation 13 'br' <Predicate = (!icmp_ln305)> <Delay = 1.35>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "ret void" [polyvec.c:307]   --->   Operation 14 'ret' <Predicate = (icmp_ln305)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.53>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%i_0_i = phi i9 [ 0, %1 ], [ %i_18, %3 ]"   --->   Operation 15 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (1.34ns)   --->   "%icmp_ln180 = icmp eq i9 %i_0_i, -256" [poly.c:180->polyvec.c:306]   --->   Operation 16 'icmp' 'icmp_ln180' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 17 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (1.73ns)   --->   "%i_18 = add i9 %i_0_i, 1" [poly.c:180->polyvec.c:306]   --->   Operation 18 'add' 'i_18' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln180, label %poly_pointwise_montgomery.2.exit.loopexit, label %3" [poly.c:180->polyvec.c:306]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i9 %i_0_i to i64" [poly.c:181->polyvec.c:306]   --->   Operation 20 'zext' 'zext_ln181' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln181_13 = zext i9 %i_0_i to i12" [poly.c:181->polyvec.c:306]   --->   Operation 21 'zext' 'zext_ln181_13' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.76ns)   --->   "%add_ln181 = add i12 %zext_ln181_13, %zext_ln176" [poly.c:181->polyvec.c:306]   --->   Operation 22 'add' 'add_ln181' <Predicate = (!icmp_ln180)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln181_14 = zext i12 %add_ln181 to i64" [poly.c:181->polyvec.c:306]   --->   Operation 23 'zext' 'zext_ln181_14' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%v_vec_coeffs_addr = getelementptr [1024 x i32]* %v_vec_coeffs, i64 0, i64 %zext_ln181_14" [poly.c:181->polyvec.c:306]   --->   Operation 24 'getelementptr' 'v_vec_coeffs_addr' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%a_coeffs_addr = getelementptr [256 x i32]* %a_coeffs, i64 0, i64 %zext_ln181" [poly.c:181->polyvec.c:306]   --->   Operation 25 'getelementptr' 'a_coeffs_addr' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_3 : Operation 26 [2/2] (2.77ns)   --->   "%a_coeffs_load = load i32* %a_coeffs_addr, align 4" [poly.c:181->polyvec.c:306]   --->   Operation 26 'load' 'a_coeffs_load' <Predicate = (!icmp_ln180)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 27 [2/2] (2.77ns)   --->   "%v_vec_coeffs_load = load i32* %v_vec_coeffs_addr, align 4" [poly.c:181->polyvec.c:306]   --->   Operation 27 'load' 'v_vec_coeffs_load' <Predicate = (!icmp_ln180)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br label %poly_pointwise_montgomery.2.exit"   --->   Operation 28 'br' <Predicate = (icmp_ln180)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 29.1>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%r_vec_coeffs_addr = getelementptr [1024 x i32]* %r_vec_coeffs, i64 0, i64 %zext_ln181_14" [poly.c:181->polyvec.c:306]   --->   Operation 29 'getelementptr' 'r_vec_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/2] (2.77ns)   --->   "%a_coeffs_load = load i32* %a_coeffs_addr, align 4" [poly.c:181->polyvec.c:306]   --->   Operation 30 'load' 'a_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln181 = sext i32 %a_coeffs_load to i64" [poly.c:181->polyvec.c:306]   --->   Operation 31 'sext' 'sext_ln181' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/2] (2.77ns)   --->   "%v_vec_coeffs_load = load i32* %v_vec_coeffs_addr, align 4" [poly.c:181->polyvec.c:306]   --->   Operation 32 'load' 'v_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln181_4 = sext i32 %v_vec_coeffs_load to i64" [poly.c:181->polyvec.c:306]   --->   Operation 33 'sext' 'sext_ln181_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (6.88ns)   --->   "%mul_ln181 = mul nsw i64 %sext_ln181_4, %sext_ln181" [poly.c:181->polyvec.c:306]   --->   Operation 34 'mul' 'mul_ln181' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i64 %mul_ln181 to i32" [reduce.c:18->poly.c:181->polyvec.c:306]   --->   Operation 35 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (6.88ns)   --->   "%t = mul nsw i32 58728449, %trunc_ln18" [reduce.c:18->poly.c:181->polyvec.c:306]   --->   Operation 36 'mul' 't' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i32 %t to i55" [reduce.c:19->poly.c:181->polyvec.c:306]   --->   Operation 37 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (6.88ns)   --->   "%mul_ln19 = mul i55 -8380417, %sext_ln19" [reduce.c:19->poly.c:181->polyvec.c:306]   --->   Operation 38 'mul' 'mul_ln19' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln19_4 = sext i55 %mul_ln19 to i64" [reduce.c:19->poly.c:181->polyvec.c:306]   --->   Operation 39 'sext' 'sext_ln19_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (2.99ns)   --->   "%add_ln19 = add i64 %sext_ln19_4, %mul_ln181" [reduce.c:19->poly.c:181->polyvec.c:306]   --->   Operation 40 'add' 'add_ln19' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%t_5 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %add_ln19, i32 32, i32 63)" [reduce.c:19->poly.c:181->polyvec.c:306]   --->   Operation 41 'partselect' 't_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (2.77ns)   --->   "store i32 %t_5, i32* %r_vec_coeffs_addr, align 4" [poly.c:181->polyvec.c:306]   --->   Operation 42 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "br label %2" [poly.c:180->polyvec.c:306]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 1e+04ns, clock uncertainty: 1.25e+03ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', polyvec.c:305) [6]  (1.35 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', poly.c:180->polyvec.c:306) [16]  (1.35 ns)

 <State 3>: 4.54ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:180->polyvec.c:306) [16]  (0 ns)
	'add' operation ('add_ln181', poly.c:181->polyvec.c:306) [24]  (1.76 ns)
	'getelementptr' operation ('v_vec_coeffs_addr', poly.c:181->polyvec.c:306) [27]  (0 ns)
	'load' operation ('v_vec_coeffs_load', poly.c:181->polyvec.c:306) on array 'v_vec_coeffs' [31]  (2.77 ns)

 <State 4>: 29.2ns
The critical path consists of the following:
	'load' operation ('a_coeffs_load', poly.c:181->polyvec.c:306) on array 'a_coeffs' [29]  (2.77 ns)
	'mul' operation ('a', poly.c:181->polyvec.c:306) [33]  (6.88 ns)
	'mul' operation ('t', reduce.c:18->poly.c:181->polyvec.c:306) [35]  (6.88 ns)
	'mul' operation ('mul_ln19', reduce.c:19->poly.c:181->polyvec.c:306) [37]  (6.88 ns)
	'add' operation ('add_ln19', reduce.c:19->poly.c:181->polyvec.c:306) [39]  (3 ns)
	'store' operation ('store_ln181', poly.c:181->polyvec.c:306) of variable 't', reduce.c:19->poly.c:181->polyvec.c:306 on array 'r_vec_coeffs' [41]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
