# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../SSC_Proj.srcs/sources_1/imports/Homework1-2024/addr_mux.sv" \
"../../../../SSC_Proj.srcs/sources_1/imports/Homework1-2024/amux.sv" \
"../../../../../comparator.sv" \
"../../../../SSC_Proj.srcs/sources_1/imports/Homework1-2024/counter_1.sv" \
"../../../../SSC_Proj.srcs/sources_1/imports/Homework1-2024/counter_2.sv" \
"../../../../SSC_Proj.srcs/sources_1/imports/Homework1-2024/data_mux.sv" \
"../../../../SSC_Proj.srcs/sources_1/imports/Homework1-2024/mem_buffer.sv" \
"../../../../../min_reg.sv" \
"../../../../../minaddr_reg.sv" \
"../../../../SSC_Proj.srcs/sources_1/imports/Homework1-2024/ssc_controller.sv" \
"../../../../SSC_Proj.srcs/sources_1/imports/Homework1-2024/ssc_datapath.sv" \
"../../../../SSC_Proj.srcs/sources_1/imports/Homework1-2024/ssc_wrapper.sv" \
"../../../../../temp_reg.sv" \
"../../../../SSC_Proj.srcs/sim_1/imports/Homework1-2024/ssc_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
