// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
// Date        : Sun Jul 11 14:29:47 2021
// Host        : Nick running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_edgeDetection_0_0_sim_netlist.v
// Design      : design_1_edgeDetection_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7vx485tffg1157-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CRC
   (\axi_araddr_reg[3] ,
    s00_axi_aclk,
    Q,
    ecc_clken,
    D,
    \axi_rdata_reg[15] ,
    sel0,
    \axi_rdata_reg[14] ,
    \axi_rdata_reg[13] ,
    \axi_rdata_reg[12] ,
    \axi_rdata_reg[11] ,
    \axi_rdata_reg[10] ,
    \axi_rdata_reg[9] ,
    \axi_rdata_reg[8] );
  output [7:0]\axi_araddr_reg[3] ;
  input s00_axi_aclk;
  input [8:0]Q;
  input ecc_clken;
  input [7:0]D;
  input \axi_rdata_reg[15] ;
  input [2:0]sel0;
  input \axi_rdata_reg[14] ;
  input \axi_rdata_reg[13] ;
  input \axi_rdata_reg[12] ;
  input \axi_rdata_reg[11] ;
  input \axi_rdata_reg[10] ;
  input \axi_rdata_reg[9] ;
  input \axi_rdata_reg[8] ;

  wire [7:0]D;
  wire [8:0]Q;
  wire [7:0]\axi_araddr_reg[3] ;
  wire \axi_rdata_reg[10] ;
  wire \axi_rdata_reg[11] ;
  wire \axi_rdata_reg[12] ;
  wire \axi_rdata_reg[13] ;
  wire \axi_rdata_reg[14] ;
  wire \axi_rdata_reg[15] ;
  wire \axi_rdata_reg[8] ;
  wire \axi_rdata_reg[9] ;
  wire crc_out0;
  wire [15:8]data4;
  wire din;
  wire din_i_1_n_0;
  wire din_i_2_n_0;
  wire din_reg_n_0;
  wire ecc_clken;
  wire \i[3]_i_1_n_0 ;
  wire \i[3]_i_2_n_0 ;
  wire [3:0]i_reg;
  wire [3:0]k;
  wire \k[0]_i_1_n_0 ;
  wire \k[1]_i_1_n_0 ;
  wire \k[2]_i_1_n_0 ;
  wire \k[3]_i_1_n_0 ;
  wire \k[3]_i_2_n_0 ;
  wire \k[3]_i_3_n_0 ;
  wire [3:0]p_0_in__0;
  wire p_10_in;
  wire [7:0]p_13_out;
  wire p_1_in;
  wire p_2_in;
  wire p_4_in;
  wire p_6_in;
  wire p_8_in;
  wire s00_axi_aclk;
  wire [2:0]sel0;
  wire \x[0]_i_3_n_0 ;
  wire \x[0]_i_4_n_0 ;
  wire \x[7]_i_1_n_0 ;
  wire \x[7]_i_2_n_0 ;
  wire \x_reg_n_0_[0] ;
  wire \x_reg_n_0_[6] ;

  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \axi_rdata[10]_i_1 
       (.I0(\axi_rdata_reg[10] ),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(data4[10]),
        .I4(sel0[0]),
        .O(\axi_araddr_reg[3] [2]));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \axi_rdata[11]_i_1 
       (.I0(\axi_rdata_reg[11] ),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(data4[11]),
        .I4(sel0[0]),
        .O(\axi_araddr_reg[3] [3]));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \axi_rdata[12]_i_1 
       (.I0(\axi_rdata_reg[12] ),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(data4[12]),
        .I4(sel0[0]),
        .O(\axi_araddr_reg[3] [4]));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \axi_rdata[13]_i_1 
       (.I0(\axi_rdata_reg[13] ),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(data4[13]),
        .I4(sel0[0]),
        .O(\axi_araddr_reg[3] [5]));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \axi_rdata[14]_i_1 
       (.I0(\axi_rdata_reg[14] ),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(data4[14]),
        .I4(sel0[0]),
        .O(\axi_araddr_reg[3] [6]));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \axi_rdata[15]_i_1 
       (.I0(\axi_rdata_reg[15] ),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(data4[15]),
        .I4(sel0[0]),
        .O(\axi_araddr_reg[3] [7]));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \axi_rdata[8]_i_1 
       (.I0(\axi_rdata_reg[8] ),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(data4[8]),
        .I4(sel0[0]),
        .O(\axi_araddr_reg[3] [0]));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \axi_rdata[9]_i_1 
       (.I0(\axi_rdata_reg[9] ),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(data4[9]),
        .I4(sel0[0]),
        .O(\axi_araddr_reg[3] [1]));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \crc_out[7]_i_1 
       (.I0(ecc_clken),
        .I1(Q[8]),
        .I2(k[2]),
        .I3(k[1]),
        .I4(k[3]),
        .I5(k[0]),
        .O(crc_out0));
  FDRE \crc_out_reg[0] 
       (.C(s00_axi_aclk),
        .CE(crc_out0),
        .D(\x_reg_n_0_[0] ),
        .Q(data4[8]),
        .R(1'b0));
  FDRE \crc_out_reg[1] 
       (.C(s00_axi_aclk),
        .CE(crc_out0),
        .D(p_2_in),
        .Q(data4[9]),
        .R(1'b0));
  FDRE \crc_out_reg[2] 
       (.C(s00_axi_aclk),
        .CE(crc_out0),
        .D(p_4_in),
        .Q(data4[10]),
        .R(1'b0));
  FDRE \crc_out_reg[3] 
       (.C(s00_axi_aclk),
        .CE(crc_out0),
        .D(p_6_in),
        .Q(data4[11]),
        .R(1'b0));
  FDRE \crc_out_reg[4] 
       (.C(s00_axi_aclk),
        .CE(crc_out0),
        .D(p_8_in),
        .Q(data4[12]),
        .R(1'b0));
  FDRE \crc_out_reg[5] 
       (.C(s00_axi_aclk),
        .CE(crc_out0),
        .D(p_10_in),
        .Q(data4[13]),
        .R(1'b0));
  FDRE \crc_out_reg[6] 
       (.C(s00_axi_aclk),
        .CE(crc_out0),
        .D(\x_reg_n_0_[6] ),
        .Q(data4[14]),
        .R(1'b0));
  FDRE \crc_out_reg[7] 
       (.C(s00_axi_aclk),
        .CE(crc_out0),
        .D(p_1_in),
        .Q(data4[15]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    din_i_1
       (.I0(din),
        .I1(ecc_clken),
        .I2(Q[8]),
        .I3(din_i_2_n_0),
        .I4(din_reg_n_0),
        .O(din_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    din_i_2
       (.I0(k[2]),
        .I1(k[1]),
        .I2(k[3]),
        .I3(k[0]),
        .O(din_i_2_n_0));
  FDRE din_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(din_i_1_n_0),
        .Q(din_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i[0]_i_1 
       (.I0(i_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i[1]_i_1 
       (.I0(i_reg[0]),
        .I1(i_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i[2]_i_1 
       (.I0(i_reg[0]),
        .I1(i_reg[1]),
        .I2(i_reg[2]),
        .O(p_0_in__0[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAA02000000)) 
    \i[3]_i_1 
       (.I0(ecc_clken),
        .I1(k[2]),
        .I2(k[1]),
        .I3(k[3]),
        .I4(k[0]),
        .I5(Q[8]),
        .O(\i[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \i[3]_i_2 
       (.I0(ecc_clken),
        .I1(i_reg[3]),
        .O(\i[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \i[3]_i_3 
       (.I0(i_reg[1]),
        .I1(i_reg[0]),
        .I2(i_reg[2]),
        .O(p_0_in__0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\i[3]_i_2_n_0 ),
        .D(p_0_in__0[0]),
        .Q(i_reg[0]),
        .R(\i[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\i[3]_i_2_n_0 ),
        .D(p_0_in__0[1]),
        .Q(i_reg[1]),
        .R(\i[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\i[3]_i_2_n_0 ),
        .D(p_0_in__0[2]),
        .Q(i_reg[2]),
        .R(\i[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\i[3]_i_2_n_0 ),
        .D(p_0_in__0[3]),
        .Q(i_reg[3]),
        .R(\i[3]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k[0]_i_1 
       (.I0(k[0]),
        .O(\k[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \k[1]_i_1 
       (.I0(k[0]),
        .I1(k[1]),
        .O(\k[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \k[2]_i_1 
       (.I0(k[0]),
        .I1(k[1]),
        .I2(k[2]),
        .O(\k[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \k[3]_i_1 
       (.I0(Q[8]),
        .I1(ecc_clken),
        .I2(k[2]),
        .I3(k[1]),
        .I4(k[3]),
        .I5(k[0]),
        .O(\k[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \k[3]_i_2 
       (.I0(ecc_clken),
        .I1(Q[8]),
        .O(\k[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \k[3]_i_3 
       (.I0(k[1]),
        .I1(k[0]),
        .I2(k[2]),
        .I3(k[3]),
        .O(\k[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \k_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\k[3]_i_2_n_0 ),
        .D(\k[0]_i_1_n_0 ),
        .Q(k[0]),
        .R(\k[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \k_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\k[3]_i_2_n_0 ),
        .D(\k[1]_i_1_n_0 ),
        .Q(k[1]),
        .R(\k[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \k_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\k[3]_i_2_n_0 ),
        .D(\k[2]_i_1_n_0 ),
        .Q(k[2]),
        .R(\k[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \k_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\k[3]_i_2_n_0 ),
        .D(\k[3]_i_3_n_0 ),
        .Q(k[3]),
        .R(\k[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \x[0]_i_1 
       (.I0(din),
        .I1(Q[0]),
        .I2(p_1_in),
        .O(p_13_out[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \x[0]_i_2 
       (.I0(din_reg_n_0),
        .I1(i_reg[3]),
        .I2(\x[0]_i_3_n_0 ),
        .I3(i_reg[2]),
        .I4(\x[0]_i_4_n_0 ),
        .O(din));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x[0]_i_3 
       (.I0(D[7]),
        .I1(D[6]),
        .I2(i_reg[1]),
        .I3(D[5]),
        .I4(i_reg[0]),
        .I5(D[4]),
        .O(\x[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x[0]_i_4 
       (.I0(D[3]),
        .I1(D[2]),
        .I2(i_reg[1]),
        .I3(D[1]),
        .I4(i_reg[0]),
        .I5(D[0]),
        .O(\x[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \x[1]_i_1 
       (.I0(\x_reg_n_0_[0] ),
        .I1(Q[1]),
        .I2(p_1_in),
        .O(p_13_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \x[2]_i_1 
       (.I0(p_2_in),
        .I1(Q[2]),
        .I2(p_1_in),
        .O(p_13_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \x[3]_i_1 
       (.I0(p_4_in),
        .I1(Q[3]),
        .I2(p_1_in),
        .O(p_13_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \x[4]_i_1 
       (.I0(p_6_in),
        .I1(Q[4]),
        .I2(p_1_in),
        .O(p_13_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \x[5]_i_1 
       (.I0(p_8_in),
        .I1(Q[5]),
        .I2(p_1_in),
        .O(p_13_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \x[6]_i_1 
       (.I0(p_10_in),
        .I1(Q[6]),
        .I2(p_1_in),
        .O(p_13_out[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \x[7]_i_1 
       (.I0(ecc_clken),
        .I1(Q[8]),
        .O(\x[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \x[7]_i_2 
       (.I0(ecc_clken),
        .I1(k[0]),
        .I2(k[3]),
        .I3(k[1]),
        .I4(k[2]),
        .O(\x[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \x[7]_i_3 
       (.I0(\x_reg_n_0_[6] ),
        .I1(Q[7]),
        .I2(p_1_in),
        .O(p_13_out[7]));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\x[7]_i_2_n_0 ),
        .D(p_13_out[0]),
        .Q(\x_reg_n_0_[0] ),
        .R(\x[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\x[7]_i_2_n_0 ),
        .D(p_13_out[1]),
        .Q(p_2_in),
        .R(\x[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\x[7]_i_2_n_0 ),
        .D(p_13_out[2]),
        .Q(p_4_in),
        .R(\x[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\x[7]_i_2_n_0 ),
        .D(p_13_out[3]),
        .Q(p_6_in),
        .R(\x[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\x[7]_i_2_n_0 ),
        .D(p_13_out[4]),
        .Q(p_8_in),
        .R(\x[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\x[7]_i_2_n_0 ),
        .D(p_13_out[5]),
        .Q(p_10_in),
        .R(\x[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\x[7]_i_2_n_0 ),
        .D(p_13_out[6]),
        .Q(\x_reg_n_0_[6] ),
        .R(\x[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\x[7]_i_2_n_0 ),
        .D(p_13_out[7]),
        .Q(p_1_in),
        .R(\x[7]_i_1_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HECC
   (ecc_clk,
    ecc_reset,
    ecc_clken,
    ecc_data_in,
    ecc_data_out,
    ecc_chkbits_out);
  input ecc_clk;
  input ecc_reset;
  input ecc_clken;
  input [7:0]ecc_data_in;
  output [7:0]ecc_data_out;
  output [4:0]ecc_chkbits_out;


endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adder
   (\xy_reg[31]_0 ,
    Q,
    S,
    \xy_reg[7]_0 ,
    \xy_reg[11]_0 ,
    \xy_reg[15]_0 ,
    \xy_reg[19]_0 ,
    \xy_reg[23]_0 ,
    \xy_reg[27]_0 ,
    \xy_reg[31]_1 ,
    E,
    s00_axi_aclk);
  output [31:0]\xy_reg[31]_0 ;
  input [30:0]Q;
  input [3:0]S;
  input [3:0]\xy_reg[7]_0 ;
  input [3:0]\xy_reg[11]_0 ;
  input [3:0]\xy_reg[15]_0 ;
  input [3:0]\xy_reg[19]_0 ;
  input [3:0]\xy_reg[23]_0 ;
  input [3:0]\xy_reg[27]_0 ;
  input [3:0]\xy_reg[31]_1 ;
  input [0:0]E;
  input s00_axi_aclk;

  wire [0:0]E;
  wire [30:0]Q;
  wire [3:0]S;
  wire s00_axi_aclk;
  wire xy0_carry__0_n_0;
  wire xy0_carry__0_n_1;
  wire xy0_carry__0_n_2;
  wire xy0_carry__0_n_3;
  wire xy0_carry__0_n_4;
  wire xy0_carry__0_n_5;
  wire xy0_carry__0_n_6;
  wire xy0_carry__0_n_7;
  wire xy0_carry__1_n_0;
  wire xy0_carry__1_n_1;
  wire xy0_carry__1_n_2;
  wire xy0_carry__1_n_3;
  wire xy0_carry__1_n_4;
  wire xy0_carry__1_n_5;
  wire xy0_carry__1_n_6;
  wire xy0_carry__1_n_7;
  wire xy0_carry__2_n_0;
  wire xy0_carry__2_n_1;
  wire xy0_carry__2_n_2;
  wire xy0_carry__2_n_3;
  wire xy0_carry__2_n_4;
  wire xy0_carry__2_n_5;
  wire xy0_carry__2_n_6;
  wire xy0_carry__2_n_7;
  wire xy0_carry__3_n_0;
  wire xy0_carry__3_n_1;
  wire xy0_carry__3_n_2;
  wire xy0_carry__3_n_3;
  wire xy0_carry__3_n_4;
  wire xy0_carry__3_n_5;
  wire xy0_carry__3_n_6;
  wire xy0_carry__3_n_7;
  wire xy0_carry__4_n_0;
  wire xy0_carry__4_n_1;
  wire xy0_carry__4_n_2;
  wire xy0_carry__4_n_3;
  wire xy0_carry__4_n_4;
  wire xy0_carry__4_n_5;
  wire xy0_carry__4_n_6;
  wire xy0_carry__4_n_7;
  wire xy0_carry__5_n_0;
  wire xy0_carry__5_n_1;
  wire xy0_carry__5_n_2;
  wire xy0_carry__5_n_3;
  wire xy0_carry__5_n_4;
  wire xy0_carry__5_n_5;
  wire xy0_carry__5_n_6;
  wire xy0_carry__5_n_7;
  wire xy0_carry__6_n_1;
  wire xy0_carry__6_n_2;
  wire xy0_carry__6_n_3;
  wire xy0_carry__6_n_4;
  wire xy0_carry__6_n_5;
  wire xy0_carry__6_n_6;
  wire xy0_carry__6_n_7;
  wire xy0_carry_n_0;
  wire xy0_carry_n_1;
  wire xy0_carry_n_2;
  wire xy0_carry_n_3;
  wire xy0_carry_n_4;
  wire xy0_carry_n_5;
  wire xy0_carry_n_6;
  wire xy0_carry_n_7;
  wire [3:0]\xy_reg[11]_0 ;
  wire [3:0]\xy_reg[15]_0 ;
  wire [3:0]\xy_reg[19]_0 ;
  wire [3:0]\xy_reg[23]_0 ;
  wire [3:0]\xy_reg[27]_0 ;
  wire [31:0]\xy_reg[31]_0 ;
  wire [3:0]\xy_reg[31]_1 ;
  wire [3:0]\xy_reg[7]_0 ;
  wire [3:3]NLW_xy0_carry__6_CO_UNCONNECTED;

  CARRY4 xy0_carry
       (.CI(1'b0),
        .CO({xy0_carry_n_0,xy0_carry_n_1,xy0_carry_n_2,xy0_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O({xy0_carry_n_4,xy0_carry_n_5,xy0_carry_n_6,xy0_carry_n_7}),
        .S(S));
  CARRY4 xy0_carry__0
       (.CI(xy0_carry_n_0),
        .CO({xy0_carry__0_n_0,xy0_carry__0_n_1,xy0_carry__0_n_2,xy0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O({xy0_carry__0_n_4,xy0_carry__0_n_5,xy0_carry__0_n_6,xy0_carry__0_n_7}),
        .S(\xy_reg[7]_0 ));
  CARRY4 xy0_carry__1
       (.CI(xy0_carry__0_n_0),
        .CO({xy0_carry__1_n_0,xy0_carry__1_n_1,xy0_carry__1_n_2,xy0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O({xy0_carry__1_n_4,xy0_carry__1_n_5,xy0_carry__1_n_6,xy0_carry__1_n_7}),
        .S(\xy_reg[11]_0 ));
  CARRY4 xy0_carry__2
       (.CI(xy0_carry__1_n_0),
        .CO({xy0_carry__2_n_0,xy0_carry__2_n_1,xy0_carry__2_n_2,xy0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(Q[15:12]),
        .O({xy0_carry__2_n_4,xy0_carry__2_n_5,xy0_carry__2_n_6,xy0_carry__2_n_7}),
        .S(\xy_reg[15]_0 ));
  CARRY4 xy0_carry__3
       (.CI(xy0_carry__2_n_0),
        .CO({xy0_carry__3_n_0,xy0_carry__3_n_1,xy0_carry__3_n_2,xy0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(Q[19:16]),
        .O({xy0_carry__3_n_4,xy0_carry__3_n_5,xy0_carry__3_n_6,xy0_carry__3_n_7}),
        .S(\xy_reg[19]_0 ));
  CARRY4 xy0_carry__4
       (.CI(xy0_carry__3_n_0),
        .CO({xy0_carry__4_n_0,xy0_carry__4_n_1,xy0_carry__4_n_2,xy0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(Q[23:20]),
        .O({xy0_carry__4_n_4,xy0_carry__4_n_5,xy0_carry__4_n_6,xy0_carry__4_n_7}),
        .S(\xy_reg[23]_0 ));
  CARRY4 xy0_carry__5
       (.CI(xy0_carry__4_n_0),
        .CO({xy0_carry__5_n_0,xy0_carry__5_n_1,xy0_carry__5_n_2,xy0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(Q[27:24]),
        .O({xy0_carry__5_n_4,xy0_carry__5_n_5,xy0_carry__5_n_6,xy0_carry__5_n_7}),
        .S(\xy_reg[27]_0 ));
  CARRY4 xy0_carry__6
       (.CI(xy0_carry__5_n_0),
        .CO({NLW_xy0_carry__6_CO_UNCONNECTED[3],xy0_carry__6_n_1,xy0_carry__6_n_2,xy0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[30:28]}),
        .O({xy0_carry__6_n_4,xy0_carry__6_n_5,xy0_carry__6_n_6,xy0_carry__6_n_7}),
        .S(\xy_reg[31]_1 ));
  FDRE \xy_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(xy0_carry_n_7),
        .Q(\xy_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \xy_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(xy0_carry__1_n_5),
        .Q(\xy_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \xy_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(xy0_carry__1_n_4),
        .Q(\xy_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \xy_reg[12] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(xy0_carry__2_n_7),
        .Q(\xy_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \xy_reg[13] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(xy0_carry__2_n_6),
        .Q(\xy_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \xy_reg[14] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(xy0_carry__2_n_5),
        .Q(\xy_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \xy_reg[15] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(xy0_carry__2_n_4),
        .Q(\xy_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \xy_reg[16] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(xy0_carry__3_n_7),
        .Q(\xy_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \xy_reg[17] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(xy0_carry__3_n_6),
        .Q(\xy_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \xy_reg[18] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(xy0_carry__3_n_5),
        .Q(\xy_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \xy_reg[19] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(xy0_carry__3_n_4),
        .Q(\xy_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \xy_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(xy0_carry_n_6),
        .Q(\xy_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \xy_reg[20] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(xy0_carry__4_n_7),
        .Q(\xy_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \xy_reg[21] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(xy0_carry__4_n_6),
        .Q(\xy_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \xy_reg[22] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(xy0_carry__4_n_5),
        .Q(\xy_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \xy_reg[23] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(xy0_carry__4_n_4),
        .Q(\xy_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \xy_reg[24] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(xy0_carry__5_n_7),
        .Q(\xy_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \xy_reg[25] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(xy0_carry__5_n_6),
        .Q(\xy_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \xy_reg[26] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(xy0_carry__5_n_5),
        .Q(\xy_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \xy_reg[27] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(xy0_carry__5_n_4),
        .Q(\xy_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \xy_reg[28] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(xy0_carry__6_n_7),
        .Q(\xy_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \xy_reg[29] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(xy0_carry__6_n_6),
        .Q(\xy_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \xy_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(xy0_carry_n_5),
        .Q(\xy_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \xy_reg[30] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(xy0_carry__6_n_5),
        .Q(\xy_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \xy_reg[31] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(xy0_carry__6_n_4),
        .Q(\xy_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \xy_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(xy0_carry_n_4),
        .Q(\xy_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \xy_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(xy0_carry__0_n_7),
        .Q(\xy_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \xy_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(xy0_carry__0_n_6),
        .Q(\xy_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \xy_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(xy0_carry__0_n_5),
        .Q(\xy_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \xy_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(xy0_carry__0_n_4),
        .Q(\xy_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \xy_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(xy0_carry__1_n_7),
        .Q(\xy_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \xy_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(xy0_carry__1_n_6),
        .Q(\xy_reg[31]_0 [9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cordic_0
   (aclk,
    aclken,
    s_axis_cartesian_tvalid,
    s_axis_cartesian_tdata,
    m_axis_dout_tvalid,
    m_axis_dout_tdata);
  input aclk;
  input aclken;
  input s_axis_cartesian_tvalid;
  input [15:0]s_axis_cartesian_tdata;
  output m_axis_dout_tvalid;
  output [7:0]m_axis_dout_tdata;


endmodule

(* CHECK_LICENSE_TYPE = "design_1_edgeDetection_0_0,edgeDetection_v1_0,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "edgeDetection_v1_0,Vivado 2019.1" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s00_axi_awaddr,
    s00_axi_awprot,
    s00_axi_awvalid,
    s00_axi_awready,
    s00_axi_wdata,
    s00_axi_wstrb,
    s00_axi_wvalid,
    s00_axi_wready,
    s00_axi_bresp,
    s00_axi_bvalid,
    s00_axi_bready,
    s00_axi_araddr,
    s00_axi_arprot,
    s00_axi_arvalid,
    s00_axi_arready,
    s00_axi_rdata,
    s00_axi_rresp,
    s00_axi_rvalid,
    s00_axi_rready,
    s00_axi_aclk,
    s00_axi_aresetn);
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 5, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 5, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_1_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [4:0]s00_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT" *) input [2:0]s00_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID" *) input s00_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY" *) output s00_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI WDATA" *) input [31:0]s00_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB" *) input [3:0]s00_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI WVALID" *) input s00_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI WREADY" *) output s00_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI BRESP" *) output [1:0]s00_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI BVALID" *) output s00_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI BREADY" *) input s00_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR" *) input [4:0]s00_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT" *) input [2:0]s00_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID" *) input s00_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY" *) output s00_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI RDATA" *) output [31:0]s00_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI RRESP" *) output [1:0]s00_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI RVALID" *) output s00_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI RREADY" *) input s00_axi_rready;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_1_0_clk_out1, INSERT_VIP 0" *) input s00_axi_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 S00_AXI_RST RST" *) (* x_interface_parameter = "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s00_axi_aresetn;

  wire \<const0> ;
  wire s00_axi_aclk;
  wire [4:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire [4:0]s00_axi_awaddr;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wready;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;

  assign s00_axi_bresp[1] = \<const0> ;
  assign s00_axi_bresp[0] = \<const0> ;
  assign s00_axi_rresp[1] = \<const0> ;
  assign s00_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edgeDetection_v1_0 U0
       (.S_AXI_ARREADY(s00_axi_arready),
        .S_AXI_AWREADY(s00_axi_awready),
        .S_AXI_WREADY(s00_axi_wready),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr[4:2]),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr[4:2]),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edgeDetection_v1_0
   (S_AXI_AWREADY,
    S_AXI_WREADY,
    S_AXI_ARREADY,
    s00_axi_rdata,
    s00_axi_rvalid,
    s00_axi_bvalid,
    s00_axi_aclk,
    s00_axi_awaddr,
    s00_axi_wvalid,
    s00_axi_awvalid,
    s00_axi_wdata,
    s00_axi_araddr,
    s00_axi_arvalid,
    s00_axi_wstrb,
    s00_axi_aresetn,
    s00_axi_bready,
    s00_axi_rready);
  output S_AXI_AWREADY;
  output S_AXI_WREADY;
  output S_AXI_ARREADY;
  output [31:0]s00_axi_rdata;
  output s00_axi_rvalid;
  output s00_axi_bvalid;
  input s00_axi_aclk;
  input [2:0]s00_axi_awaddr;
  input s00_axi_wvalid;
  input s00_axi_awvalid;
  input [31:0]s00_axi_wdata;
  input [2:0]s00_axi_araddr;
  input s00_axi_arvalid;
  input [3:0]s00_axi_wstrb;
  input s00_axi_aresetn;
  input s00_axi_bready;
  input s00_axi_rready;

  wire S_AXI_ARREADY;
  wire S_AXI_AWREADY;
  wire S_AXI_WREADY;
  wire s00_axi_aclk;
  wire [2:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire [2:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edgeDetection_v1_0_S00_AXI edgeDetection_v1_0_S00_AXI_inst
       (.S_AXI_ARREADY(S_AXI_ARREADY),
        .S_AXI_AWREADY(S_AXI_AWREADY),
        .S_AXI_WREADY(S_AXI_WREADY),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edgeDetection_v1_0_S00_AXI
   (S_AXI_AWREADY,
    S_AXI_WREADY,
    S_AXI_ARREADY,
    s00_axi_rdata,
    s00_axi_rvalid,
    s00_axi_bvalid,
    s00_axi_aclk,
    s00_axi_awaddr,
    s00_axi_wvalid,
    s00_axi_awvalid,
    s00_axi_wdata,
    s00_axi_araddr,
    s00_axi_arvalid,
    s00_axi_wstrb,
    s00_axi_aresetn,
    s00_axi_bready,
    s00_axi_rready);
  output S_AXI_AWREADY;
  output S_AXI_WREADY;
  output S_AXI_ARREADY;
  output [31:0]s00_axi_rdata;
  output s00_axi_rvalid;
  output s00_axi_bvalid;
  input s00_axi_aclk;
  input [2:0]s00_axi_awaddr;
  input s00_axi_wvalid;
  input s00_axi_awvalid;
  input [31:0]s00_axi_wdata;
  input [2:0]s00_axi_araddr;
  input s00_axi_arvalid;
  input [3:0]s00_axi_wstrb;
  input s00_axi_aresetn;
  input s00_axi_bready;
  input s00_axi_rready;

  wire [7:0]GCRC;
  wire S_AXI_ARREADY;
  wire S_AXI_AWREADY;
  wire S_AXI_WREADY;
  wire aw_en_i_1_n_0;
  wire aw_en_reg_n_0;
  wire \axi_araddr[2]_i_1_n_0 ;
  wire \axi_araddr[3]_i_1_n_0 ;
  wire \axi_araddr[4]_i_1_n_0 ;
  wire axi_arready0;
  wire \axi_awaddr[2]_i_1_n_0 ;
  wire \axi_awaddr[3]_i_1_n_0 ;
  wire \axi_awaddr[4]_i_1_n_0 ;
  wire axi_awready0;
  wire axi_awready_i_1_n_0;
  wire axi_bvalid_i_1_n_0;
  wire \axi_rdata[0]_i_2_n_0 ;
  wire \axi_rdata[10]_i_2_n_0 ;
  wire \axi_rdata[11]_i_2_n_0 ;
  wire \axi_rdata[12]_i_2_n_0 ;
  wire \axi_rdata[13]_i_2_n_0 ;
  wire \axi_rdata[14]_i_2_n_0 ;
  wire \axi_rdata[15]_i_2_n_0 ;
  wire \axi_rdata[16]_i_2_n_0 ;
  wire \axi_rdata[17]_i_2_n_0 ;
  wire \axi_rdata[18]_i_2_n_0 ;
  wire \axi_rdata[19]_i_2_n_0 ;
  wire \axi_rdata[1]_i_2_n_0 ;
  wire \axi_rdata[20]_i_2_n_0 ;
  wire \axi_rdata[21]_i_2_n_0 ;
  wire \axi_rdata[22]_i_2_n_0 ;
  wire \axi_rdata[23]_i_2_n_0 ;
  wire \axi_rdata[24]_i_2_n_0 ;
  wire \axi_rdata[25]_i_2_n_0 ;
  wire \axi_rdata[26]_i_2_n_0 ;
  wire \axi_rdata[27]_i_2_n_0 ;
  wire \axi_rdata[28]_i_2_n_0 ;
  wire \axi_rdata[29]_i_2_n_0 ;
  wire \axi_rdata[2]_i_2_n_0 ;
  wire \axi_rdata[30]_i_2_n_0 ;
  wire \axi_rdata[31]_i_3_n_0 ;
  wire \axi_rdata[3]_i_2_n_0 ;
  wire \axi_rdata[4]_i_2_n_0 ;
  wire \axi_rdata[5]_i_2_n_0 ;
  wire \axi_rdata[6]_i_2_n_0 ;
  wire \axi_rdata[7]_i_2_n_0 ;
  wire \axi_rdata[8]_i_2_n_0 ;
  wire \axi_rdata[9]_i_2_n_0 ;
  wire axi_rvalid_i_1_n_0;
  wire axi_wready0;
  wire [2:0]p_0_in;
  wire [31:7]p_1_in;
  wire [31:0]reg_data_out;
  wire rst;
  wire s00_axi_aclk;
  wire [2:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire [2:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire [2:0]sel0;
  wire \slv_reg0_reg_n_0_[0] ;
  wire \slv_reg0_reg_n_0_[17] ;
  wire \slv_reg0_reg_n_0_[18] ;
  wire \slv_reg0_reg_n_0_[19] ;
  wire \slv_reg0_reg_n_0_[1] ;
  wire \slv_reg0_reg_n_0_[20] ;
  wire \slv_reg0_reg_n_0_[21] ;
  wire \slv_reg0_reg_n_0_[22] ;
  wire \slv_reg0_reg_n_0_[23] ;
  wire \slv_reg0_reg_n_0_[24] ;
  wire \slv_reg0_reg_n_0_[25] ;
  wire \slv_reg0_reg_n_0_[26] ;
  wire \slv_reg0_reg_n_0_[27] ;
  wire \slv_reg0_reg_n_0_[28] ;
  wire \slv_reg0_reg_n_0_[29] ;
  wire \slv_reg0_reg_n_0_[2] ;
  wire \slv_reg0_reg_n_0_[30] ;
  wire \slv_reg0_reg_n_0_[31] ;
  wire \slv_reg0_reg_n_0_[3] ;
  wire \slv_reg0_reg_n_0_[4] ;
  wire \slv_reg0_reg_n_0_[5] ;
  wire \slv_reg0_reg_n_0_[6] ;
  wire \slv_reg0_reg_n_0_[7] ;
  wire [31:0]slv_reg1;
  wire \slv_reg1[15]_i_1_n_0 ;
  wire \slv_reg1[23]_i_1_n_0 ;
  wire \slv_reg1[31]_i_1_n_0 ;
  wire \slv_reg1[7]_i_1_n_0 ;
  wire [31:0]slv_reg2;
  wire \slv_reg2[15]_i_1_n_0 ;
  wire \slv_reg2[23]_i_1_n_0 ;
  wire \slv_reg2[31]_i_1_n_0 ;
  wire \slv_reg2[7]_i_1_n_0 ;
  wire [31:0]slv_reg3;
  wire \slv_reg3[15]_i_1_n_0 ;
  wire \slv_reg3[23]_i_1_n_0 ;
  wire \slv_reg3[31]_i_1_n_0 ;
  wire \slv_reg3[7]_i_1_n_0 ;
  wire slv_reg_rden;
  wire slv_reg_wren__2;

  LUT6 #(
    .INIT(64'hBFFFBF00BF00BF00)) 
    aw_en_i_1
       (.I0(S_AXI_AWREADY),
        .I1(s00_axi_awvalid),
        .I2(s00_axi_wvalid),
        .I3(aw_en_reg_n_0),
        .I4(s00_axi_bready),
        .I5(s00_axi_bvalid),
        .O(aw_en_i_1_n_0));
  FDSE aw_en_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(aw_en_i_1_n_0),
        .Q(aw_en_reg_n_0),
        .S(axi_awready_i_1_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[2]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(s00_axi_arvalid),
        .I2(S_AXI_ARREADY),
        .I3(sel0[0]),
        .O(\axi_araddr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[3]_i_1 
       (.I0(s00_axi_araddr[1]),
        .I1(s00_axi_arvalid),
        .I2(S_AXI_ARREADY),
        .I3(sel0[1]),
        .O(\axi_araddr[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[4]_i_1 
       (.I0(s00_axi_araddr[2]),
        .I1(s00_axi_arvalid),
        .I2(S_AXI_ARREADY),
        .I3(sel0[2]),
        .O(\axi_araddr[4]_i_1_n_0 ));
  FDSE \axi_araddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_araddr[2]_i_1_n_0 ),
        .Q(sel0[0]),
        .S(axi_awready_i_1_n_0));
  FDSE \axi_araddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_araddr[3]_i_1_n_0 ),
        .Q(sel0[1]),
        .S(axi_awready_i_1_n_0));
  FDSE \axi_araddr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_araddr[4]_i_1_n_0 ),
        .Q(sel0[2]),
        .S(axi_awready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(s00_axi_arvalid),
        .I1(S_AXI_ARREADY),
        .O(axi_arready0));
  FDRE axi_arready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_arready0),
        .Q(S_AXI_ARREADY),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_awaddr[2]_i_1 
       (.I0(s00_axi_awaddr[0]),
        .I1(aw_en_reg_n_0),
        .I2(s00_axi_wvalid),
        .I3(s00_axi_awvalid),
        .I4(S_AXI_AWREADY),
        .I5(p_0_in[0]),
        .O(\axi_awaddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_awaddr[3]_i_1 
       (.I0(s00_axi_awaddr[1]),
        .I1(aw_en_reg_n_0),
        .I2(s00_axi_wvalid),
        .I3(s00_axi_awvalid),
        .I4(S_AXI_AWREADY),
        .I5(p_0_in[1]),
        .O(\axi_awaddr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_awaddr[4]_i_1 
       (.I0(s00_axi_awaddr[2]),
        .I1(aw_en_reg_n_0),
        .I2(s00_axi_wvalid),
        .I3(s00_axi_awvalid),
        .I4(S_AXI_AWREADY),
        .I5(p_0_in[2]),
        .O(\axi_awaddr[4]_i_1_n_0 ));
  FDRE \axi_awaddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr[2]_i_1_n_0 ),
        .Q(p_0_in[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr[3]_i_1_n_0 ),
        .Q(p_0_in[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr[4]_i_1_n_0 ),
        .Q(p_0_in[2]),
        .R(axi_awready_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    axi_awready_i_1
       (.I0(s00_axi_aresetn),
        .O(axi_awready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    axi_awready_i_2
       (.I0(aw_en_reg_n_0),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(S_AXI_AWREADY),
        .O(axi_awready0));
  FDRE axi_awready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_awready0),
        .Q(S_AXI_AWREADY),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF80008000)) 
    axi_bvalid_i_1
       (.I0(s00_axi_awvalid),
        .I1(S_AXI_AWREADY),
        .I2(S_AXI_WREADY),
        .I3(s00_axi_wvalid),
        .I4(s00_axi_bready),
        .I5(s00_axi_bvalid),
        .O(axi_bvalid_i_1_n_0));
  FDRE axi_bvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(s00_axi_bvalid),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_2 
       (.I0(slv_reg3[0]),
        .I1(slv_reg2[0]),
        .I2(sel0[1]),
        .I3(slv_reg1[0]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[0] ),
        .O(\axi_rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_2 
       (.I0(slv_reg3[10]),
        .I1(slv_reg2[10]),
        .I2(sel0[1]),
        .I3(slv_reg1[10]),
        .I4(sel0[0]),
        .I5(GCRC[2]),
        .O(\axi_rdata[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_2 
       (.I0(slv_reg3[11]),
        .I1(slv_reg2[11]),
        .I2(sel0[1]),
        .I3(slv_reg1[11]),
        .I4(sel0[0]),
        .I5(GCRC[3]),
        .O(\axi_rdata[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_2 
       (.I0(slv_reg3[12]),
        .I1(slv_reg2[12]),
        .I2(sel0[1]),
        .I3(slv_reg1[12]),
        .I4(sel0[0]),
        .I5(GCRC[4]),
        .O(\axi_rdata[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_2 
       (.I0(slv_reg3[13]),
        .I1(slv_reg2[13]),
        .I2(sel0[1]),
        .I3(slv_reg1[13]),
        .I4(sel0[0]),
        .I5(GCRC[5]),
        .O(\axi_rdata[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_2 
       (.I0(slv_reg3[14]),
        .I1(slv_reg2[14]),
        .I2(sel0[1]),
        .I3(slv_reg1[14]),
        .I4(sel0[0]),
        .I5(GCRC[6]),
        .O(\axi_rdata[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_2 
       (.I0(slv_reg3[15]),
        .I1(slv_reg2[15]),
        .I2(sel0[1]),
        .I3(slv_reg1[15]),
        .I4(sel0[0]),
        .I5(GCRC[7]),
        .O(\axi_rdata[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_2 
       (.I0(slv_reg3[16]),
        .I1(slv_reg2[16]),
        .I2(sel0[1]),
        .I3(slv_reg1[16]),
        .I4(sel0[0]),
        .I5(rst),
        .O(\axi_rdata[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_2 
       (.I0(slv_reg3[17]),
        .I1(slv_reg2[17]),
        .I2(sel0[1]),
        .I3(slv_reg1[17]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[17] ),
        .O(\axi_rdata[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_2 
       (.I0(slv_reg3[18]),
        .I1(slv_reg2[18]),
        .I2(sel0[1]),
        .I3(slv_reg1[18]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[18] ),
        .O(\axi_rdata[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_2 
       (.I0(slv_reg3[19]),
        .I1(slv_reg2[19]),
        .I2(sel0[1]),
        .I3(slv_reg1[19]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[19] ),
        .O(\axi_rdata[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_2 
       (.I0(slv_reg3[1]),
        .I1(slv_reg2[1]),
        .I2(sel0[1]),
        .I3(slv_reg1[1]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[1] ),
        .O(\axi_rdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_2 
       (.I0(slv_reg3[20]),
        .I1(slv_reg2[20]),
        .I2(sel0[1]),
        .I3(slv_reg1[20]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[20] ),
        .O(\axi_rdata[20]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi_rdata[21]_i_1 
       (.I0(\axi_rdata[21]_i_2_n_0 ),
        .I1(sel0[2]),
        .O(reg_data_out[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_2 
       (.I0(slv_reg3[21]),
        .I1(slv_reg2[21]),
        .I2(sel0[1]),
        .I3(slv_reg1[21]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[21] ),
        .O(\axi_rdata[21]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi_rdata[22]_i_1 
       (.I0(\axi_rdata[22]_i_2_n_0 ),
        .I1(sel0[2]),
        .O(reg_data_out[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_2 
       (.I0(slv_reg3[22]),
        .I1(slv_reg2[22]),
        .I2(sel0[1]),
        .I3(slv_reg1[22]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[22] ),
        .O(\axi_rdata[22]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi_rdata[23]_i_1 
       (.I0(\axi_rdata[23]_i_2_n_0 ),
        .I1(sel0[2]),
        .O(reg_data_out[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_2 
       (.I0(slv_reg3[23]),
        .I1(slv_reg2[23]),
        .I2(sel0[1]),
        .I3(slv_reg1[23]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[23] ),
        .O(\axi_rdata[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_2 
       (.I0(slv_reg3[24]),
        .I1(slv_reg2[24]),
        .I2(sel0[1]),
        .I3(slv_reg1[24]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[24] ),
        .O(\axi_rdata[24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi_rdata[25]_i_1 
       (.I0(\axi_rdata[25]_i_2_n_0 ),
        .I1(sel0[2]),
        .O(reg_data_out[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_2 
       (.I0(slv_reg3[25]),
        .I1(slv_reg2[25]),
        .I2(sel0[1]),
        .I3(slv_reg1[25]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[25] ),
        .O(\axi_rdata[25]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi_rdata[26]_i_1 
       (.I0(\axi_rdata[26]_i_2_n_0 ),
        .I1(sel0[2]),
        .O(reg_data_out[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_2 
       (.I0(slv_reg3[26]),
        .I1(slv_reg2[26]),
        .I2(sel0[1]),
        .I3(slv_reg1[26]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[26] ),
        .O(\axi_rdata[26]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi_rdata[27]_i_1 
       (.I0(\axi_rdata[27]_i_2_n_0 ),
        .I1(sel0[2]),
        .O(reg_data_out[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_2 
       (.I0(slv_reg3[27]),
        .I1(slv_reg2[27]),
        .I2(sel0[1]),
        .I3(slv_reg1[27]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[27] ),
        .O(\axi_rdata[27]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi_rdata[28]_i_1 
       (.I0(\axi_rdata[28]_i_2_n_0 ),
        .I1(sel0[2]),
        .O(reg_data_out[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_2 
       (.I0(slv_reg3[28]),
        .I1(slv_reg2[28]),
        .I2(sel0[1]),
        .I3(slv_reg1[28]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[28] ),
        .O(\axi_rdata[28]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi_rdata[29]_i_1 
       (.I0(\axi_rdata[29]_i_2_n_0 ),
        .I1(sel0[2]),
        .O(reg_data_out[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_2 
       (.I0(slv_reg3[29]),
        .I1(slv_reg2[29]),
        .I2(sel0[1]),
        .I3(slv_reg1[29]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[29] ),
        .O(\axi_rdata[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_2 
       (.I0(slv_reg3[2]),
        .I1(slv_reg2[2]),
        .I2(sel0[1]),
        .I3(slv_reg1[2]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[2] ),
        .O(\axi_rdata[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi_rdata[30]_i_1 
       (.I0(\axi_rdata[30]_i_2_n_0 ),
        .I1(sel0[2]),
        .O(reg_data_out[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_2 
       (.I0(slv_reg3[30]),
        .I1(slv_reg2[30]),
        .I2(sel0[1]),
        .I3(slv_reg1[30]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[30] ),
        .O(\axi_rdata[30]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \axi_rdata[31]_i_1 
       (.I0(S_AXI_ARREADY),
        .I1(s00_axi_arvalid),
        .I2(s00_axi_rvalid),
        .O(slv_reg_rden));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi_rdata[31]_i_2 
       (.I0(\axi_rdata[31]_i_3_n_0 ),
        .I1(sel0[2]),
        .O(reg_data_out[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_3 
       (.I0(slv_reg3[31]),
        .I1(slv_reg2[31]),
        .I2(sel0[1]),
        .I3(slv_reg1[31]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[31] ),
        .O(\axi_rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_2 
       (.I0(slv_reg3[3]),
        .I1(slv_reg2[3]),
        .I2(sel0[1]),
        .I3(slv_reg1[3]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[3] ),
        .O(\axi_rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_2 
       (.I0(slv_reg3[4]),
        .I1(slv_reg2[4]),
        .I2(sel0[1]),
        .I3(slv_reg1[4]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[4] ),
        .O(\axi_rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_2 
       (.I0(slv_reg3[5]),
        .I1(slv_reg2[5]),
        .I2(sel0[1]),
        .I3(slv_reg1[5]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[5] ),
        .O(\axi_rdata[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_2 
       (.I0(slv_reg3[6]),
        .I1(slv_reg2[6]),
        .I2(sel0[1]),
        .I3(slv_reg1[6]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[6] ),
        .O(\axi_rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_2 
       (.I0(slv_reg3[7]),
        .I1(slv_reg2[7]),
        .I2(sel0[1]),
        .I3(slv_reg1[7]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[7] ),
        .O(\axi_rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_2 
       (.I0(slv_reg3[8]),
        .I1(slv_reg2[8]),
        .I2(sel0[1]),
        .I3(slv_reg1[8]),
        .I4(sel0[0]),
        .I5(GCRC[0]),
        .O(\axi_rdata[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_2 
       (.I0(slv_reg3[9]),
        .I1(slv_reg2[9]),
        .I2(sel0[1]),
        .I3(slv_reg1[9]),
        .I4(sel0[0]),
        .I5(GCRC[1]),
        .O(\axi_rdata[9]_i_2_n_0 ));
  FDRE \axi_rdata_reg[0] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[0]),
        .Q(s00_axi_rdata[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[10] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[10]),
        .Q(s00_axi_rdata[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[11] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[11]),
        .Q(s00_axi_rdata[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[12] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[12]),
        .Q(s00_axi_rdata[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[13] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[13]),
        .Q(s00_axi_rdata[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[14] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[14]),
        .Q(s00_axi_rdata[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[15] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[15]),
        .Q(s00_axi_rdata[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[16] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[16]),
        .Q(s00_axi_rdata[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[17] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[17]),
        .Q(s00_axi_rdata[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[18] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[18]),
        .Q(s00_axi_rdata[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[19] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[19]),
        .Q(s00_axi_rdata[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[1] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[1]),
        .Q(s00_axi_rdata[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[20] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[20]),
        .Q(s00_axi_rdata[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[21] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[21]),
        .Q(s00_axi_rdata[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[22] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[22]),
        .Q(s00_axi_rdata[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[23] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[23]),
        .Q(s00_axi_rdata[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[24] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[24]),
        .Q(s00_axi_rdata[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[25] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[25]),
        .Q(s00_axi_rdata[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[26] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[26]),
        .Q(s00_axi_rdata[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[27] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[27]),
        .Q(s00_axi_rdata[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[28] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[28]),
        .Q(s00_axi_rdata[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[29] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[29]),
        .Q(s00_axi_rdata[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[2] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[2]),
        .Q(s00_axi_rdata[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[30] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[30]),
        .Q(s00_axi_rdata[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[31] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[31]),
        .Q(s00_axi_rdata[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[3] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[3]),
        .Q(s00_axi_rdata[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[4] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[4]),
        .Q(s00_axi_rdata[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[5] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[5]),
        .Q(s00_axi_rdata[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[6] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[6]),
        .Q(s00_axi_rdata[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[7] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[7]),
        .Q(s00_axi_rdata[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[8] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[8]),
        .Q(s00_axi_rdata[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[9] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[9]),
        .Q(s00_axi_rdata[9]),
        .R(axi_awready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h08F8)) 
    axi_rvalid_i_1
       (.I0(s00_axi_arvalid),
        .I1(S_AXI_ARREADY),
        .I2(s00_axi_rvalid),
        .I3(s00_axi_rready),
        .O(axi_rvalid_i_1_n_0));
  FDRE axi_rvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_rvalid_i_1_n_0),
        .Q(s00_axi_rvalid),
        .R(axi_awready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    axi_wready_i_1
       (.I0(aw_en_reg_n_0),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(S_AXI_WREADY),
        .O(axi_wready0));
  FDRE axi_wready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_wready0),
        .Q(S_AXI_WREADY),
        .R(axi_awready_i_1_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_px filter
       (.D({reg_data_out[24],reg_data_out[20:0]}),
        .Q({rst,GCRC}),
        .\axi_rdata_reg[0] (\axi_rdata[0]_i_2_n_0 ),
        .\axi_rdata_reg[10] (\axi_rdata[10]_i_2_n_0 ),
        .\axi_rdata_reg[11] (\axi_rdata[11]_i_2_n_0 ),
        .\axi_rdata_reg[12] (\axi_rdata[12]_i_2_n_0 ),
        .\axi_rdata_reg[13] (\axi_rdata[13]_i_2_n_0 ),
        .\axi_rdata_reg[14] (\axi_rdata[14]_i_2_n_0 ),
        .\axi_rdata_reg[15] (\axi_rdata[15]_i_2_n_0 ),
        .\axi_rdata_reg[16] (\axi_rdata[16]_i_2_n_0 ),
        .\axi_rdata_reg[17] (\axi_rdata[17]_i_2_n_0 ),
        .\axi_rdata_reg[18] (\axi_rdata[18]_i_2_n_0 ),
        .\axi_rdata_reg[19] (\axi_rdata[19]_i_2_n_0 ),
        .\axi_rdata_reg[1] (\axi_rdata[1]_i_2_n_0 ),
        .\axi_rdata_reg[20] (\axi_rdata[20]_i_2_n_0 ),
        .\axi_rdata_reg[24] (\axi_rdata[24]_i_2_n_0 ),
        .\axi_rdata_reg[2] (\axi_rdata[2]_i_2_n_0 ),
        .\axi_rdata_reg[3] (\axi_rdata[3]_i_2_n_0 ),
        .\axi_rdata_reg[4] (\axi_rdata[4]_i_2_n_0 ),
        .\axi_rdata_reg[5] (\axi_rdata[5]_i_2_n_0 ),
        .\axi_rdata_reg[6] (\axi_rdata[6]_i_2_n_0 ),
        .\axi_rdata_reg[7] (\axi_rdata[7]_i_2_n_0 ),
        .\axi_rdata_reg[8] (\axi_rdata[8]_i_2_n_0 ),
        .\axi_rdata_reg[9] (\axi_rdata[9]_i_2_n_0 ),
        .f2_carry__0(slv_reg3[23:0]),
        .\f2_inferred__0/i___234_carry__1 ({slv_reg2[23:16],slv_reg2[7:0]}),
        .\f2_inferred__0/i___70_carry__0 (slv_reg1[23:0]),
        .s00_axi_aclk(s00_axi_aclk),
        .sel0(sel0));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_reg0[15]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(s00_axi_wstrb[1]),
        .O(p_1_in[15]));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_reg0[23]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(s00_axi_wstrb[2]),
        .O(p_1_in[23]));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_reg0[31]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(s00_axi_wstrb[3]),
        .O(p_1_in[31]));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg0[31]_i_2 
       (.I0(s00_axi_awvalid),
        .I1(S_AXI_AWREADY),
        .I2(S_AXI_WREADY),
        .I3(s00_axi_wvalid),
        .O(slv_reg_wren__2));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_reg0[7]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(s00_axi_wstrb[0]),
        .O(p_1_in[7]));
  FDRE \slv_reg0_reg[0] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg0_reg_n_0_[0] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[10]),
        .Q(GCRC[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[11]),
        .Q(GCRC[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[12] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[12]),
        .Q(GCRC[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[13] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[13]),
        .Q(GCRC[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[14] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[14]),
        .Q(GCRC[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[15] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[15]),
        .Q(GCRC[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[16] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[16]),
        .Q(rst),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[17] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg0_reg_n_0_[17] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[18] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg0_reg_n_0_[18] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[19] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg0_reg_n_0_[19] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[1] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg0_reg_n_0_[1] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[20] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg0_reg_n_0_[20] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[21] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg0_reg_n_0_[21] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[22] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg0_reg_n_0_[22] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[23] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg0_reg_n_0_[23] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[24] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg0_reg_n_0_[24] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[25] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg0_reg_n_0_[25] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[26] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg0_reg_n_0_[26] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[27] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg0_reg_n_0_[27] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[28] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg0_reg_n_0_[28] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[29] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg0_reg_n_0_[29] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[2] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg0_reg_n_0_[2] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[30] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg0_reg_n_0_[30] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[31] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg0_reg_n_0_[31] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[3] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg0_reg_n_0_[3] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg0_reg_n_0_[4] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg0_reg_n_0_[5] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg0_reg_n_0_[6] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg0_reg_n_0_[7] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[8]),
        .Q(GCRC[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[9]),
        .Q(GCRC[1]),
        .R(axi_awready_i_1_n_0));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg1[15]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[2]),
        .I2(p_0_in[1]),
        .I3(s00_axi_wstrb[1]),
        .I4(p_0_in[0]),
        .O(\slv_reg1[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg1[23]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[2]),
        .I2(p_0_in[1]),
        .I3(s00_axi_wstrb[2]),
        .I4(p_0_in[0]),
        .O(\slv_reg1[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg1[31]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[2]),
        .I2(p_0_in[1]),
        .I3(s00_axi_wstrb[3]),
        .I4(p_0_in[0]),
        .O(\slv_reg1[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg1[7]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[2]),
        .I2(p_0_in[1]),
        .I3(s00_axi_wstrb[0]),
        .I4(p_0_in[0]),
        .O(\slv_reg1[7]_i_1_n_0 ));
  FDRE \slv_reg1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg1[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg1[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg1[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg1[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg1[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg1[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg1[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg1[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg1[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg1[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg1[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg1[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg1[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg1[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg1[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg1[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg1[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg1[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg1[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg1[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg1[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg1[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg1[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg1[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg1[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg1[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg1[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg1[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg1[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg1[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg1[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg1[9]),
        .R(axi_awready_i_1_n_0));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg2[15]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[2]),
        .I2(p_0_in[0]),
        .I3(s00_axi_wstrb[1]),
        .I4(p_0_in[1]),
        .O(\slv_reg2[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg2[23]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[2]),
        .I2(p_0_in[0]),
        .I3(s00_axi_wstrb[2]),
        .I4(p_0_in[1]),
        .O(\slv_reg2[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg2[31]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[2]),
        .I2(p_0_in[0]),
        .I3(s00_axi_wstrb[3]),
        .I4(p_0_in[1]),
        .O(\slv_reg2[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg2[7]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[2]),
        .I2(p_0_in[0]),
        .I3(s00_axi_wstrb[0]),
        .I4(p_0_in[1]),
        .O(\slv_reg2[7]_i_1_n_0 ));
  FDRE \slv_reg2_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg2[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg2[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg2[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg2[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg2[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg2[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg2[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg2[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg2[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg2[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg2[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg2[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg2[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg2[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg2[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg2[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg2[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg2[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg2[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg2[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg2[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg2[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg2[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg2[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg2[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg2[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg2[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg2[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg2[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg2[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg2[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg2[9]),
        .R(axi_awready_i_1_n_0));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg3[15]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[2]),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .I4(s00_axi_wstrb[1]),
        .O(\slv_reg3[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg3[23]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[2]),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .I4(s00_axi_wstrb[2]),
        .O(\slv_reg3[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg3[31]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[2]),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .I4(s00_axi_wstrb[3]),
        .O(\slv_reg3[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg3[7]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[2]),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .I4(s00_axi_wstrb[0]),
        .O(\slv_reg3[7]_i_1_n_0 ));
  FDRE \slv_reg3_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg3[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg3[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg3[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg3[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg3[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg3[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg3[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg3[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg3[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg3[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg3[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg3[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg3[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg3[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg3[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg3[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg3[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg3[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg3[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg3[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg3[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg3[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg3[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg3[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg3[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg3[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg3[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg3[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg3[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg3[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg3[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg3[9]),
        .R(axi_awready_i_1_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_applier
   (\slv_reg3_reg[23] ,
    CO,
    \slv_reg1_reg[4] ,
    \slv_reg1_reg[15] ,
    \slv_reg1_reg[14] ,
    \slv_reg1_reg[10] ,
    DI,
    D,
    f2_carry__1_0,
    Q,
    f2_carry__0_0,
    \f2_inferred__0/i___70_carry__0_0 ,
    S,
    f2_carry__0_1,
    \f2_inferred__0/i___234_carry__1_0 ,
    f2_carry__0_2,
    f2_carry__0_3,
    O,
    f2__31_carry__1,
    \f_reg[31]_0 ,
    s00_axi_aclk);
  output [8:0]\slv_reg3_reg[23] ;
  output [0:0]CO;
  output \slv_reg1_reg[4] ;
  output [2:0]\slv_reg1_reg[15] ;
  output [3:0]\slv_reg1_reg[14] ;
  output [2:0]\slv_reg1_reg[10] ;
  output [0:0]DI;
  output [31:0]D;
  output [0:0]f2_carry__1_0;
  output [31:0]Q;
  input [14:0]f2_carry__0_0;
  input [23:0]\f2_inferred__0/i___70_carry__0_0 ;
  input [3:0]S;
  input [3:0]f2_carry__0_1;
  input [15:0]\f2_inferred__0/i___234_carry__1_0 ;
  input f2_carry__0_2;
  input f2_carry__0_3;
  input [1:0]O;
  input [0:0]f2__31_carry__1;
  input \f_reg[31]_0 ;
  input s00_axi_aclk;

  wire [23:1]C;
  wire [0:0]CO;
  wire [31:0]D;
  wire [0:0]DI;
  wire [1:0]O;
  wire [31:0]Q;
  wire [3:0]S;
  wire [31:0]f0;
  wire f0_carry__0_i_1__0_n_0;
  wire f0_carry__0_i_2__0_n_0;
  wire f0_carry__0_i_3__0_n_0;
  wire f0_carry__0_i_4__0_n_0;
  wire f0_carry__0_n_0;
  wire f0_carry__0_n_1;
  wire f0_carry__0_n_2;
  wire f0_carry__0_n_3;
  wire f0_carry__1_i_1__0_n_0;
  wire f0_carry__1_i_2__0_n_0;
  wire f0_carry__1_i_3__0_n_0;
  wire f0_carry__1_i_4__0_n_0;
  wire f0_carry__1_n_0;
  wire f0_carry__1_n_1;
  wire f0_carry__1_n_2;
  wire f0_carry__1_n_3;
  wire f0_carry__2_i_1__0_n_0;
  wire f0_carry__2_i_2__0_n_0;
  wire f0_carry__2_i_3__0_n_0;
  wire f0_carry__2_i_4__0_n_0;
  wire f0_carry__2_n_0;
  wire f0_carry__2_n_1;
  wire f0_carry__2_n_2;
  wire f0_carry__2_n_3;
  wire f0_carry__3_i_1__0_n_0;
  wire f0_carry__3_i_2__0_n_0;
  wire f0_carry__3_i_3__0_n_0;
  wire f0_carry__3_i_4__0_n_0;
  wire f0_carry__3_n_0;
  wire f0_carry__3_n_1;
  wire f0_carry__3_n_2;
  wire f0_carry__3_n_3;
  wire f0_carry__4_i_1__0_n_0;
  wire f0_carry__4_i_2__0_n_0;
  wire f0_carry__4_i_3__0_n_0;
  wire f0_carry__4_i_4__0_n_0;
  wire f0_carry__4_n_0;
  wire f0_carry__4_n_1;
  wire f0_carry__4_n_2;
  wire f0_carry__4_n_3;
  wire f0_carry__5_i_1__0_n_0;
  wire f0_carry__5_i_2__0_n_0;
  wire f0_carry__5_i_3__0_n_0;
  wire f0_carry__5_i_4__0_n_0;
  wire f0_carry__5_n_0;
  wire f0_carry__5_n_1;
  wire f0_carry__5_n_2;
  wire f0_carry__5_n_3;
  wire f0_carry__6_i_1__0_n_0;
  wire f0_carry__6_i_2__0_n_0;
  wire f0_carry__6_i_3__0_n_0;
  wire f0_carry__6_i_4__0_n_0;
  wire f0_carry__6_n_1;
  wire f0_carry__6_n_2;
  wire f0_carry__6_n_3;
  wire f0_carry_i_1__0_n_0;
  wire f0_carry_i_2__0_n_0;
  wire f0_carry_i_3__0_n_0;
  wire f0_carry_n_0;
  wire f0_carry_n_1;
  wire f0_carry_n_2;
  wire f0_carry_n_3;
  wire [31:0]f2;
  wire [0:0]f2__31_carry__1;
  wire [14:0]f2_carry__0_0;
  wire [3:0]f2_carry__0_1;
  wire f2_carry__0_2;
  wire f2_carry__0_3;
  wire f2_carry__0_n_0;
  wire f2_carry__0_n_1;
  wire f2_carry__0_n_2;
  wire f2_carry__0_n_3;
  wire [0:0]f2_carry__1_0;
  wire f2_carry__1_i_1__0_n_0;
  wire f2_carry__1_i_2__0_n_0;
  wire f2_carry__1_n_3;
  wire f2_carry_n_0;
  wire f2_carry_n_1;
  wire f2_carry_n_2;
  wire f2_carry_n_3;
  wire \f2_inferred__0/i___163_carry__0_n_0 ;
  wire \f2_inferred__0/i___163_carry__0_n_1 ;
  wire \f2_inferred__0/i___163_carry__0_n_2 ;
  wire \f2_inferred__0/i___163_carry__0_n_3 ;
  wire \f2_inferred__0/i___163_carry__0_n_4 ;
  wire \f2_inferred__0/i___163_carry__0_n_5 ;
  wire \f2_inferred__0/i___163_carry__0_n_6 ;
  wire \f2_inferred__0/i___163_carry__0_n_7 ;
  wire \f2_inferred__0/i___163_carry__1_n_0 ;
  wire \f2_inferred__0/i___163_carry__1_n_1 ;
  wire \f2_inferred__0/i___163_carry__1_n_2 ;
  wire \f2_inferred__0/i___163_carry__1_n_3 ;
  wire \f2_inferred__0/i___163_carry__1_n_4 ;
  wire \f2_inferred__0/i___163_carry__1_n_5 ;
  wire \f2_inferred__0/i___163_carry__1_n_6 ;
  wire \f2_inferred__0/i___163_carry__1_n_7 ;
  wire \f2_inferred__0/i___163_carry__2_n_0 ;
  wire \f2_inferred__0/i___163_carry__2_n_1 ;
  wire \f2_inferred__0/i___163_carry__2_n_2 ;
  wire \f2_inferred__0/i___163_carry__2_n_3 ;
  wire \f2_inferred__0/i___163_carry__2_n_4 ;
  wire \f2_inferred__0/i___163_carry__2_n_5 ;
  wire \f2_inferred__0/i___163_carry__2_n_6 ;
  wire \f2_inferred__0/i___163_carry__2_n_7 ;
  wire \f2_inferred__0/i___163_carry__3_n_0 ;
  wire \f2_inferred__0/i___163_carry__3_n_1 ;
  wire \f2_inferred__0/i___163_carry__3_n_2 ;
  wire \f2_inferred__0/i___163_carry__3_n_3 ;
  wire \f2_inferred__0/i___163_carry__3_n_4 ;
  wire \f2_inferred__0/i___163_carry__3_n_5 ;
  wire \f2_inferred__0/i___163_carry__3_n_6 ;
  wire \f2_inferred__0/i___163_carry__3_n_7 ;
  wire \f2_inferred__0/i___163_carry__4_n_0 ;
  wire \f2_inferred__0/i___163_carry__4_n_1 ;
  wire \f2_inferred__0/i___163_carry__4_n_2 ;
  wire \f2_inferred__0/i___163_carry__4_n_3 ;
  wire \f2_inferred__0/i___163_carry__4_n_4 ;
  wire \f2_inferred__0/i___163_carry__4_n_5 ;
  wire \f2_inferred__0/i___163_carry__4_n_6 ;
  wire \f2_inferred__0/i___163_carry__4_n_7 ;
  wire \f2_inferred__0/i___163_carry__5_n_0 ;
  wire \f2_inferred__0/i___163_carry__5_n_1 ;
  wire \f2_inferred__0/i___163_carry__5_n_2 ;
  wire \f2_inferred__0/i___163_carry__5_n_3 ;
  wire \f2_inferred__0/i___163_carry__5_n_4 ;
  wire \f2_inferred__0/i___163_carry__5_n_5 ;
  wire \f2_inferred__0/i___163_carry__5_n_6 ;
  wire \f2_inferred__0/i___163_carry__5_n_7 ;
  wire \f2_inferred__0/i___163_carry__6_n_1 ;
  wire \f2_inferred__0/i___163_carry__6_n_2 ;
  wire \f2_inferred__0/i___163_carry__6_n_3 ;
  wire \f2_inferred__0/i___163_carry__6_n_4 ;
  wire \f2_inferred__0/i___163_carry__6_n_5 ;
  wire \f2_inferred__0/i___163_carry__6_n_6 ;
  wire \f2_inferred__0/i___163_carry__6_n_7 ;
  wire \f2_inferred__0/i___163_carry_n_0 ;
  wire \f2_inferred__0/i___163_carry_n_1 ;
  wire \f2_inferred__0/i___163_carry_n_2 ;
  wire \f2_inferred__0/i___163_carry_n_3 ;
  wire \f2_inferred__0/i___163_carry_n_4 ;
  wire \f2_inferred__0/i___163_carry_n_5 ;
  wire \f2_inferred__0/i___163_carry_n_6 ;
  wire \f2_inferred__0/i___163_carry_n_7 ;
  wire \f2_inferred__0/i___234_carry__0_n_0 ;
  wire \f2_inferred__0/i___234_carry__0_n_1 ;
  wire \f2_inferred__0/i___234_carry__0_n_2 ;
  wire \f2_inferred__0/i___234_carry__0_n_3 ;
  wire [15:0]\f2_inferred__0/i___234_carry__1_0 ;
  wire \f2_inferred__0/i___234_carry__1_n_0 ;
  wire \f2_inferred__0/i___234_carry__1_n_1 ;
  wire \f2_inferred__0/i___234_carry__1_n_2 ;
  wire \f2_inferred__0/i___234_carry__1_n_3 ;
  wire \f2_inferred__0/i___234_carry__2_n_0 ;
  wire \f2_inferred__0/i___234_carry__2_n_1 ;
  wire \f2_inferred__0/i___234_carry__2_n_2 ;
  wire \f2_inferred__0/i___234_carry__2_n_3 ;
  wire \f2_inferred__0/i___234_carry__3_n_0 ;
  wire \f2_inferred__0/i___234_carry__3_n_1 ;
  wire \f2_inferred__0/i___234_carry__3_n_2 ;
  wire \f2_inferred__0/i___234_carry__3_n_3 ;
  wire \f2_inferred__0/i___234_carry__4_n_0 ;
  wire \f2_inferred__0/i___234_carry__4_n_1 ;
  wire \f2_inferred__0/i___234_carry__4_n_2 ;
  wire \f2_inferred__0/i___234_carry__4_n_3 ;
  wire \f2_inferred__0/i___234_carry__5_n_0 ;
  wire \f2_inferred__0/i___234_carry__5_n_1 ;
  wire \f2_inferred__0/i___234_carry__5_n_2 ;
  wire \f2_inferred__0/i___234_carry__5_n_3 ;
  wire \f2_inferred__0/i___234_carry__6_n_1 ;
  wire \f2_inferred__0/i___234_carry__6_n_2 ;
  wire \f2_inferred__0/i___234_carry__6_n_3 ;
  wire \f2_inferred__0/i___234_carry_n_0 ;
  wire \f2_inferred__0/i___234_carry_n_1 ;
  wire \f2_inferred__0/i___234_carry_n_2 ;
  wire \f2_inferred__0/i___234_carry_n_3 ;
  wire [23:0]\f2_inferred__0/i___70_carry__0_0 ;
  wire \f2_inferred__0/i___70_carry__0_n_0 ;
  wire \f2_inferred__0/i___70_carry__0_n_1 ;
  wire \f2_inferred__0/i___70_carry__0_n_2 ;
  wire \f2_inferred__0/i___70_carry__0_n_3 ;
  wire \f2_inferred__0/i___70_carry__0_n_4 ;
  wire \f2_inferred__0/i___70_carry__0_n_5 ;
  wire \f2_inferred__0/i___70_carry__0_n_6 ;
  wire \f2_inferred__0/i___70_carry__0_n_7 ;
  wire \f2_inferred__0/i___70_carry__1_n_0 ;
  wire \f2_inferred__0/i___70_carry__1_n_1 ;
  wire \f2_inferred__0/i___70_carry__1_n_2 ;
  wire \f2_inferred__0/i___70_carry__1_n_3 ;
  wire \f2_inferred__0/i___70_carry__1_n_4 ;
  wire \f2_inferred__0/i___70_carry__1_n_5 ;
  wire \f2_inferred__0/i___70_carry__1_n_6 ;
  wire \f2_inferred__0/i___70_carry__1_n_7 ;
  wire \f2_inferred__0/i___70_carry__2_n_0 ;
  wire \f2_inferred__0/i___70_carry__2_n_1 ;
  wire \f2_inferred__0/i___70_carry__2_n_2 ;
  wire \f2_inferred__0/i___70_carry__2_n_3 ;
  wire \f2_inferred__0/i___70_carry__2_n_4 ;
  wire \f2_inferred__0/i___70_carry__2_n_5 ;
  wire \f2_inferred__0/i___70_carry__2_n_6 ;
  wire \f2_inferred__0/i___70_carry__2_n_7 ;
  wire \f2_inferred__0/i___70_carry__3_n_0 ;
  wire \f2_inferred__0/i___70_carry__3_n_1 ;
  wire \f2_inferred__0/i___70_carry__3_n_2 ;
  wire \f2_inferred__0/i___70_carry__3_n_3 ;
  wire \f2_inferred__0/i___70_carry__3_n_4 ;
  wire \f2_inferred__0/i___70_carry__3_n_5 ;
  wire \f2_inferred__0/i___70_carry__3_n_6 ;
  wire \f2_inferred__0/i___70_carry__3_n_7 ;
  wire \f2_inferred__0/i___70_carry__4_n_0 ;
  wire \f2_inferred__0/i___70_carry__4_n_1 ;
  wire \f2_inferred__0/i___70_carry__4_n_2 ;
  wire \f2_inferred__0/i___70_carry__4_n_3 ;
  wire \f2_inferred__0/i___70_carry__4_n_4 ;
  wire \f2_inferred__0/i___70_carry__4_n_5 ;
  wire \f2_inferred__0/i___70_carry__4_n_6 ;
  wire \f2_inferred__0/i___70_carry__4_n_7 ;
  wire \f2_inferred__0/i___70_carry__5_n_0 ;
  wire \f2_inferred__0/i___70_carry__5_n_1 ;
  wire \f2_inferred__0/i___70_carry__5_n_2 ;
  wire \f2_inferred__0/i___70_carry__5_n_3 ;
  wire \f2_inferred__0/i___70_carry__5_n_4 ;
  wire \f2_inferred__0/i___70_carry__5_n_5 ;
  wire \f2_inferred__0/i___70_carry__5_n_6 ;
  wire \f2_inferred__0/i___70_carry__5_n_7 ;
  wire \f2_inferred__0/i___70_carry__6_n_1 ;
  wire \f2_inferred__0/i___70_carry__6_n_2 ;
  wire \f2_inferred__0/i___70_carry__6_n_3 ;
  wire \f2_inferred__0/i___70_carry__6_n_4 ;
  wire \f2_inferred__0/i___70_carry__6_n_5 ;
  wire \f2_inferred__0/i___70_carry__6_n_6 ;
  wire \f2_inferred__0/i___70_carry__6_n_7 ;
  wire \f2_inferred__0/i___70_carry_n_0 ;
  wire \f2_inferred__0/i___70_carry_n_1 ;
  wire \f2_inferred__0/i___70_carry_n_2 ;
  wire \f2_inferred__0/i___70_carry_n_3 ;
  wire \f2_inferred__0/i___70_carry_n_4 ;
  wire \f2_inferred__0/i___70_carry_n_5 ;
  wire \f2_inferred__0/i___70_carry_n_6 ;
  wire \f2_inferred__0/i___70_carry_n_7 ;
  wire \f2_inferred__0/i__carry__0_n_0 ;
  wire \f2_inferred__0/i__carry__0_n_1 ;
  wire \f2_inferred__0/i__carry__0_n_2 ;
  wire \f2_inferred__0/i__carry__0_n_3 ;
  wire \f2_inferred__0/i__carry__0_n_4 ;
  wire \f2_inferred__0/i__carry__0_n_5 ;
  wire \f2_inferred__0/i__carry__0_n_6 ;
  wire \f2_inferred__0/i__carry__0_n_7 ;
  wire \f2_inferred__0/i__carry__1_n_0 ;
  wire \f2_inferred__0/i__carry__1_n_1 ;
  wire \f2_inferred__0/i__carry__1_n_2 ;
  wire \f2_inferred__0/i__carry__1_n_3 ;
  wire \f2_inferred__0/i__carry__1_n_4 ;
  wire \f2_inferred__0/i__carry__1_n_5 ;
  wire \f2_inferred__0/i__carry__1_n_6 ;
  wire \f2_inferred__0/i__carry__1_n_7 ;
  wire \f2_inferred__0/i__carry__2_n_0 ;
  wire \f2_inferred__0/i__carry__2_n_1 ;
  wire \f2_inferred__0/i__carry__2_n_2 ;
  wire \f2_inferred__0/i__carry__2_n_3 ;
  wire \f2_inferred__0/i__carry__2_n_4 ;
  wire \f2_inferred__0/i__carry__2_n_5 ;
  wire \f2_inferred__0/i__carry__2_n_6 ;
  wire \f2_inferred__0/i__carry__2_n_7 ;
  wire \f2_inferred__0/i__carry__3_n_0 ;
  wire \f2_inferred__0/i__carry__3_n_1 ;
  wire \f2_inferred__0/i__carry__3_n_2 ;
  wire \f2_inferred__0/i__carry__3_n_3 ;
  wire \f2_inferred__0/i__carry__3_n_4 ;
  wire \f2_inferred__0/i__carry__3_n_5 ;
  wire \f2_inferred__0/i__carry__3_n_6 ;
  wire \f2_inferred__0/i__carry__3_n_7 ;
  wire \f2_inferred__0/i__carry__4_n_0 ;
  wire \f2_inferred__0/i__carry__4_n_1 ;
  wire \f2_inferred__0/i__carry__4_n_2 ;
  wire \f2_inferred__0/i__carry__4_n_3 ;
  wire \f2_inferred__0/i__carry__4_n_4 ;
  wire \f2_inferred__0/i__carry__4_n_5 ;
  wire \f2_inferred__0/i__carry__4_n_6 ;
  wire \f2_inferred__0/i__carry__4_n_7 ;
  wire \f2_inferred__0/i__carry__5_n_0 ;
  wire \f2_inferred__0/i__carry__5_n_1 ;
  wire \f2_inferred__0/i__carry__5_n_2 ;
  wire \f2_inferred__0/i__carry__5_n_3 ;
  wire \f2_inferred__0/i__carry__5_n_4 ;
  wire \f2_inferred__0/i__carry__5_n_5 ;
  wire \f2_inferred__0/i__carry__5_n_6 ;
  wire \f2_inferred__0/i__carry__5_n_7 ;
  wire \f2_inferred__0/i__carry__6_n_1 ;
  wire \f2_inferred__0/i__carry__6_n_2 ;
  wire \f2_inferred__0/i__carry__6_n_3 ;
  wire \f2_inferred__0/i__carry__6_n_4 ;
  wire \f2_inferred__0/i__carry__6_n_5 ;
  wire \f2_inferred__0/i__carry__6_n_6 ;
  wire \f2_inferred__0/i__carry__6_n_7 ;
  wire \f2_inferred__0/i__carry_n_0 ;
  wire \f2_inferred__0/i__carry_n_1 ;
  wire \f2_inferred__0/i__carry_n_2 ;
  wire \f2_inferred__0/i__carry_n_3 ;
  wire \f2_inferred__0/i__carry_n_4 ;
  wire \f2_inferred__0/i__carry_n_5 ;
  wire \f2_inferred__0/i__carry_n_6 ;
  wire \f2_inferred__0/i__carry_n_7 ;
  wire \f_reg[31]_0 ;
  wire i___163_carry__0_i_1_n_0;
  wire i___163_carry__0_i_2_n_0;
  wire i___163_carry__0_i_3_n_0;
  wire i___163_carry__0_i_4_n_0;
  wire i___163_carry__1_i_1_n_0;
  wire i___163_carry_i_1_n_0;
  wire i___163_carry_i_2_n_0;
  wire i___163_carry_i_3_n_0;
  wire i___234_carry__0_i_1_n_0;
  wire i___234_carry__0_i_2_n_0;
  wire i___234_carry__0_i_3_n_0;
  wire i___234_carry__0_i_4_n_0;
  wire i___234_carry__0_i_5_n_0;
  wire i___234_carry__0_i_6_n_0;
  wire i___234_carry__1_i_1_n_0;
  wire i___234_carry__1_i_2_n_0;
  wire i___234_carry__1_i_3_n_0;
  wire i___234_carry__1_i_4_n_0;
  wire i___234_carry__1_i_5_n_0;
  wire i___234_carry__2_i_1_n_0;
  wire i___234_carry__2_i_2_n_0;
  wire i___234_carry__2_i_3_n_0;
  wire i___234_carry__2_i_4_n_0;
  wire i___234_carry__3_i_1_n_0;
  wire i___234_carry__3_i_2_n_0;
  wire i___234_carry__3_i_3_n_0;
  wire i___234_carry__3_i_4_n_0;
  wire i___234_carry__4_i_1_n_0;
  wire i___234_carry__4_i_2_n_0;
  wire i___234_carry__4_i_3_n_0;
  wire i___234_carry__4_i_4_n_0;
  wire i___234_carry__5_i_1_n_0;
  wire i___234_carry__5_i_2_n_0;
  wire i___234_carry__5_i_3_n_0;
  wire i___234_carry__5_i_4_n_0;
  wire i___234_carry__6_i_1_n_0;
  wire i___234_carry__6_i_2_n_0;
  wire i___234_carry__6_i_3_n_0;
  wire i___234_carry__6_i_4_n_0;
  wire i___234_carry_i_1_n_0;
  wire i___234_carry_i_2_n_0;
  wire i___234_carry_i_3_n_0;
  wire i___234_carry_i_4_n_0;
  wire i___70_carry__0_i_1_n_0;
  wire i___70_carry__0_i_2_n_0;
  wire i___70_carry__0_i_3_n_0;
  wire i___70_carry__0_i_4_n_0;
  wire i___70_carry__0_i_5_n_0;
  wire i___70_carry__0_i_6_n_0;
  wire i___70_carry__1_i_1_n_0;
  wire i___70_carry__1_i_2_n_0;
  wire i___70_carry__1_i_3_n_0;
  wire i___70_carry__1_i_4_n_0;
  wire i___70_carry__1_i_5_n_0;
  wire i___70_carry__2_i_1_n_0;
  wire i___70_carry__2_i_2_n_0;
  wire i___70_carry__2_i_3_n_0;
  wire i___70_carry__2_i_4_n_0;
  wire i___70_carry__3_i_1_n_0;
  wire i___70_carry__3_i_2_n_0;
  wire i___70_carry__3_i_3_n_0;
  wire i___70_carry__3_i_4_n_0;
  wire i___70_carry__4_i_1_n_0;
  wire i___70_carry__4_i_2_n_0;
  wire i___70_carry__4_i_3_n_0;
  wire i___70_carry__4_i_4_n_0;
  wire i___70_carry__5_i_1_n_0;
  wire i___70_carry__5_i_2_n_0;
  wire i___70_carry__5_i_3_n_0;
  wire i___70_carry__5_i_4_n_0;
  wire i___70_carry__6_i_1_n_0;
  wire i___70_carry__6_i_2_n_0;
  wire i___70_carry__6_i_3_n_0;
  wire i___70_carry__6_i_4_n_0;
  wire i___70_carry_i_1_n_0;
  wire i___70_carry_i_2_n_0;
  wire i___70_carry_i_3_n_0;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__1_i_1_n_0;
  wire i__carry__1_i_2_n_0;
  wire i__carry__2_i_1_n_0;
  wire i__carry__2_i_2_n_0;
  wire i__carry__2_i_3_n_0;
  wire i__carry__2_i_4_n_0;
  wire i__carry__3_i_1_n_0;
  wire i__carry__3_i_2_n_0;
  wire i__carry__3_i_3_n_0;
  wire i__carry__3_i_4_n_0;
  wire i__carry__4_i_1_n_0;
  wire i__carry__4_i_2_n_0;
  wire i__carry__4_i_3_n_0;
  wire i__carry__4_i_4_n_0;
  wire i__carry__5_i_1_n_0;
  wire i__carry__5_i_2_n_0;
  wire i__carry__5_i_3_n_0;
  wire i__carry__5_i_4_n_0;
  wire i__carry__6_i_2_n_0;
  wire i__carry__6_i_3_n_0;
  wire i__carry__6_i_4_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4_n_0;
  wire s00_axi_aclk;
  wire [2:0]\slv_reg1_reg[10] ;
  wire [3:0]\slv_reg1_reg[14] ;
  wire [2:0]\slv_reg1_reg[15] ;
  wire \slv_reg1_reg[4] ;
  wire [8:0]\slv_reg3_reg[23] ;
  wire [3:3]NLW_f0_carry__6_CO_UNCONNECTED;
  wire [3:1]NLW_f2_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_f2_carry__1_O_UNCONNECTED;
  wire [3:3]\NLW_f2_inferred__0/i___163_carry__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_f2_inferred__0/i___234_carry__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_f2_inferred__0/i___70_carry__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_f2_inferred__0/i__carry__6_CO_UNCONNECTED ;

  CARRY4 f0_carry
       (.CI(1'b0),
        .CO({f0_carry_n_0,f0_carry_n_1,f0_carry_n_2,f0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(f0[3:0]),
        .S({f0_carry_i_1__0_n_0,f0_carry_i_2__0_n_0,f0_carry_i_3__0_n_0,f2[0]}));
  CARRY4 f0_carry__0
       (.CI(f0_carry_n_0),
        .CO({f0_carry__0_n_0,f0_carry__0_n_1,f0_carry__0_n_2,f0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(f0[7:4]),
        .S({f0_carry__0_i_1__0_n_0,f0_carry__0_i_2__0_n_0,f0_carry__0_i_3__0_n_0,f0_carry__0_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__0_i_1__0
       (.I0(f2[7]),
        .O(f0_carry__0_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__0_i_2__0
       (.I0(f2[6]),
        .O(f0_carry__0_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__0_i_3__0
       (.I0(f2[5]),
        .O(f0_carry__0_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__0_i_4__0
       (.I0(f2[4]),
        .O(f0_carry__0_i_4__0_n_0));
  CARRY4 f0_carry__1
       (.CI(f0_carry__0_n_0),
        .CO({f0_carry__1_n_0,f0_carry__1_n_1,f0_carry__1_n_2,f0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(f0[11:8]),
        .S({f0_carry__1_i_1__0_n_0,f0_carry__1_i_2__0_n_0,f0_carry__1_i_3__0_n_0,f0_carry__1_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__1_i_1__0
       (.I0(f2[11]),
        .O(f0_carry__1_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__1_i_2__0
       (.I0(f2[10]),
        .O(f0_carry__1_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__1_i_3__0
       (.I0(f2[9]),
        .O(f0_carry__1_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__1_i_4__0
       (.I0(f2[8]),
        .O(f0_carry__1_i_4__0_n_0));
  CARRY4 f0_carry__2
       (.CI(f0_carry__1_n_0),
        .CO({f0_carry__2_n_0,f0_carry__2_n_1,f0_carry__2_n_2,f0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(f0[15:12]),
        .S({f0_carry__2_i_1__0_n_0,f0_carry__2_i_2__0_n_0,f0_carry__2_i_3__0_n_0,f0_carry__2_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__2_i_1__0
       (.I0(f2[15]),
        .O(f0_carry__2_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__2_i_2__0
       (.I0(f2[14]),
        .O(f0_carry__2_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__2_i_3__0
       (.I0(f2[13]),
        .O(f0_carry__2_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__2_i_4__0
       (.I0(f2[12]),
        .O(f0_carry__2_i_4__0_n_0));
  CARRY4 f0_carry__3
       (.CI(f0_carry__2_n_0),
        .CO({f0_carry__3_n_0,f0_carry__3_n_1,f0_carry__3_n_2,f0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(f0[19:16]),
        .S({f0_carry__3_i_1__0_n_0,f0_carry__3_i_2__0_n_0,f0_carry__3_i_3__0_n_0,f0_carry__3_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__3_i_1__0
       (.I0(f2[19]),
        .O(f0_carry__3_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__3_i_2__0
       (.I0(f2[18]),
        .O(f0_carry__3_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__3_i_3__0
       (.I0(f2[17]),
        .O(f0_carry__3_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__3_i_4__0
       (.I0(f2[16]),
        .O(f0_carry__3_i_4__0_n_0));
  CARRY4 f0_carry__4
       (.CI(f0_carry__3_n_0),
        .CO({f0_carry__4_n_0,f0_carry__4_n_1,f0_carry__4_n_2,f0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(f0[23:20]),
        .S({f0_carry__4_i_1__0_n_0,f0_carry__4_i_2__0_n_0,f0_carry__4_i_3__0_n_0,f0_carry__4_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__4_i_1__0
       (.I0(f2[23]),
        .O(f0_carry__4_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__4_i_2__0
       (.I0(f2[22]),
        .O(f0_carry__4_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__4_i_3__0
       (.I0(f2[21]),
        .O(f0_carry__4_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__4_i_4__0
       (.I0(f2[20]),
        .O(f0_carry__4_i_4__0_n_0));
  CARRY4 f0_carry__5
       (.CI(f0_carry__4_n_0),
        .CO({f0_carry__5_n_0,f0_carry__5_n_1,f0_carry__5_n_2,f0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(f0[27:24]),
        .S({f0_carry__5_i_1__0_n_0,f0_carry__5_i_2__0_n_0,f0_carry__5_i_3__0_n_0,f0_carry__5_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__5_i_1__0
       (.I0(f2[27]),
        .O(f0_carry__5_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__5_i_2__0
       (.I0(f2[26]),
        .O(f0_carry__5_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__5_i_3__0
       (.I0(f2[25]),
        .O(f0_carry__5_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__5_i_4__0
       (.I0(f2[24]),
        .O(f0_carry__5_i_4__0_n_0));
  CARRY4 f0_carry__6
       (.CI(f0_carry__5_n_0),
        .CO({NLW_f0_carry__6_CO_UNCONNECTED[3],f0_carry__6_n_1,f0_carry__6_n_2,f0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(f0[31:28]),
        .S({f0_carry__6_i_1__0_n_0,f0_carry__6_i_2__0_n_0,f0_carry__6_i_3__0_n_0,f0_carry__6_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__6_i_1__0
       (.I0(f2[31]),
        .O(f0_carry__6_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__6_i_2__0
       (.I0(f2[30]),
        .O(f0_carry__6_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__6_i_3__0
       (.I0(f2[29]),
        .O(f0_carry__6_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__6_i_4__0
       (.I0(f2[28]),
        .O(f0_carry__6_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry_i_1__0
       (.I0(f2[3]),
        .O(f0_carry_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry_i_2__0
       (.I0(f2[2]),
        .O(f0_carry_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry_i_3__0
       (.I0(f2[1]),
        .O(f0_carry_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    f2__31_carry__1_i_1
       (.I0(O[0]),
        .O(DI));
  LUT2 #(
    .INIT(4'h6)) 
    f2__31_carry__1_i_2
       (.I0(O[1]),
        .I1(f2__31_carry__1),
        .O(f2_carry__1_0));
  CARRY4 f2_carry
       (.CI(1'b0),
        .CO({f2_carry_n_0,f2_carry_n_1,f2_carry_n_2,f2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({f2_carry__0_0[10:8],\f2_inferred__0/i___70_carry__0_0 [0]}),
        .O({\slv_reg3_reg[23] [2:1],C[1],\slv_reg3_reg[23] [0]}),
        .S(S));
  CARRY4 f2_carry__0
       (.CI(f2_carry_n_0),
        .CO({f2_carry__0_n_0,f2_carry__0_n_1,f2_carry__0_n_2,f2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(f2_carry__0_0[14:11]),
        .O(\slv_reg3_reg[23] [6:3]),
        .S(f2_carry__0_1));
  LUT3 #(
    .INIT(8'h69)) 
    f2_carry__0_i_1__0
       (.I0(\f2_inferred__0/i___70_carry__0_0 [14]),
        .I1(f2_carry__0_2),
        .I2(\slv_reg3_reg[23] [6]),
        .O(\slv_reg1_reg[14] [3]));
  LUT3 #(
    .INIT(8'h69)) 
    f2_carry__0_i_2__0
       (.I0(\f2_inferred__0/i___70_carry__0_0 [13]),
        .I1(f2_carry__0_3),
        .I2(\slv_reg3_reg[23] [5]),
        .O(\slv_reg1_reg[14] [2]));
  LUT6 #(
    .INIT(64'hAAAAAAA955555556)) 
    f2_carry__0_i_3__0
       (.I0(\f2_inferred__0/i___70_carry__0_0 [12]),
        .I1(\f2_inferred__0/i___70_carry__0_0 [10]),
        .I2(\f2_inferred__0/i___70_carry__0_0 [8]),
        .I3(\f2_inferred__0/i___70_carry__0_0 [9]),
        .I4(\f2_inferred__0/i___70_carry__0_0 [11]),
        .I5(\slv_reg3_reg[23] [4]),
        .O(\slv_reg1_reg[14] [1]));
  LUT5 #(
    .INIT(32'hAAA95556)) 
    f2_carry__0_i_4__0
       (.I0(\f2_inferred__0/i___70_carry__0_0 [11]),
        .I1(\f2_inferred__0/i___70_carry__0_0 [9]),
        .I2(\f2_inferred__0/i___70_carry__0_0 [8]),
        .I3(\f2_inferred__0/i___70_carry__0_0 [10]),
        .I4(\slv_reg3_reg[23] [3]),
        .O(\slv_reg1_reg[14] [0]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    f2_carry__0_i_5
       (.I0(\f2_inferred__0/i___70_carry__0_0 [4]),
        .I1(\f2_inferred__0/i___70_carry__0_0 [2]),
        .I2(\f2_inferred__0/i___70_carry__0_0 [0]),
        .I3(\f2_inferred__0/i___70_carry__0_0 [1]),
        .I4(\f2_inferred__0/i___70_carry__0_0 [3]),
        .I5(\f2_inferred__0/i___70_carry__0_0 [5]),
        .O(\slv_reg1_reg[4] ));
  CARRY4 f2_carry__1
       (.CI(f2_carry__0_n_0),
        .CO({NLW_f2_carry__1_CO_UNCONNECTED[3],CO,NLW_f2_carry__1_CO_UNCONNECTED[1],f2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b0}),
        .O({NLW_f2_carry__1_O_UNCONNECTED[3:2],\slv_reg3_reg[23] [8:7]}),
        .S({1'b0,1'b1,f2_carry__1_i_1__0_n_0,f2_carry__1_i_2__0_n_0}));
  LUT4 #(
    .INIT(16'hAA9A)) 
    f2_carry__1_i_1
       (.I0(CO),
        .I1(\f2_inferred__0/i___70_carry__0_0 [15]),
        .I2(f2_carry__0_2),
        .I3(\f2_inferred__0/i___70_carry__0_0 [14]),
        .O(\slv_reg1_reg[15] [2]));
  LUT3 #(
    .INIT(8'hEF)) 
    f2_carry__1_i_1__0
       (.I0(\f2_inferred__0/i___70_carry__0_0 [7]),
        .I1(\f2_inferred__0/i___70_carry__0_0 [6]),
        .I2(\slv_reg1_reg[4] ),
        .O(f2_carry__1_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h04FB)) 
    f2_carry__1_i_2
       (.I0(\f2_inferred__0/i___70_carry__0_0 [15]),
        .I1(f2_carry__0_2),
        .I2(\f2_inferred__0/i___70_carry__0_0 [14]),
        .I3(\slv_reg3_reg[23] [8]),
        .O(\slv_reg1_reg[15] [1]));
  LUT3 #(
    .INIT(8'hEF)) 
    f2_carry__1_i_2__0
       (.I0(\f2_inferred__0/i___70_carry__0_0 [7]),
        .I1(\f2_inferred__0/i___70_carry__0_0 [6]),
        .I2(\slv_reg1_reg[4] ),
        .O(f2_carry__1_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hA659)) 
    f2_carry__1_i_3
       (.I0(\f2_inferred__0/i___70_carry__0_0 [15]),
        .I1(f2_carry__0_2),
        .I2(\f2_inferred__0/i___70_carry__0_0 [14]),
        .I3(\slv_reg3_reg[23] [7]),
        .O(\slv_reg1_reg[15] [0]));
  LUT4 #(
    .INIT(16'hA956)) 
    f2_carry_i_1__0
       (.I0(\f2_inferred__0/i___70_carry__0_0 [10]),
        .I1(\f2_inferred__0/i___70_carry__0_0 [8]),
        .I2(\f2_inferred__0/i___70_carry__0_0 [9]),
        .I3(\slv_reg3_reg[23] [2]),
        .O(\slv_reg1_reg[10] [2]));
  LUT3 #(
    .INIT(8'h96)) 
    f2_carry_i_2__0
       (.I0(\f2_inferred__0/i___70_carry__0_0 [9]),
        .I1(\f2_inferred__0/i___70_carry__0_0 [8]),
        .I2(\slv_reg3_reg[23] [1]),
        .O(\slv_reg1_reg[10] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    f2_carry_i_3
       (.I0(\f2_inferred__0/i___70_carry__0_0 [8]),
        .I1(C[1]),
        .O(\slv_reg1_reg[10] [0]));
  CARRY4 \f2_inferred__0/i___163_carry 
       (.CI(1'b0),
        .CO({\f2_inferred__0/i___163_carry_n_0 ,\f2_inferred__0/i___163_carry_n_1 ,\f2_inferred__0/i___163_carry_n_2 ,\f2_inferred__0/i___163_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({\f2_inferred__0/i___234_carry__1_0 [10:8],1'b0}),
        .O({\f2_inferred__0/i___163_carry_n_4 ,\f2_inferred__0/i___163_carry_n_5 ,\f2_inferred__0/i___163_carry_n_6 ,\f2_inferred__0/i___163_carry_n_7 }),
        .S({i___163_carry_i_1_n_0,i___163_carry_i_2_n_0,i___163_carry_i_3_n_0,\f2_inferred__0/i___70_carry_n_7 }));
  CARRY4 \f2_inferred__0/i___163_carry__0 
       (.CI(\f2_inferred__0/i___163_carry_n_0 ),
        .CO({\f2_inferred__0/i___163_carry__0_n_0 ,\f2_inferred__0/i___163_carry__0_n_1 ,\f2_inferred__0/i___163_carry__0_n_2 ,\f2_inferred__0/i___163_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\f2_inferred__0/i___234_carry__1_0 [14:11]),
        .O({\f2_inferred__0/i___163_carry__0_n_4 ,\f2_inferred__0/i___163_carry__0_n_5 ,\f2_inferred__0/i___163_carry__0_n_6 ,\f2_inferred__0/i___163_carry__0_n_7 }),
        .S({i___163_carry__0_i_1_n_0,i___163_carry__0_i_2_n_0,i___163_carry__0_i_3_n_0,i___163_carry__0_i_4_n_0}));
  CARRY4 \f2_inferred__0/i___163_carry__1 
       (.CI(\f2_inferred__0/i___163_carry__0_n_0 ),
        .CO({\f2_inferred__0/i___163_carry__1_n_0 ,\f2_inferred__0/i___163_carry__1_n_1 ,\f2_inferred__0/i___163_carry__1_n_2 ,\f2_inferred__0/i___163_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\f2_inferred__0/i___234_carry__1_0 [15]}),
        .O({\f2_inferred__0/i___163_carry__1_n_4 ,\f2_inferred__0/i___163_carry__1_n_5 ,\f2_inferred__0/i___163_carry__1_n_6 ,\f2_inferred__0/i___163_carry__1_n_7 }),
        .S({\f2_inferred__0/i___70_carry__1_n_4 ,\f2_inferred__0/i___70_carry__1_n_5 ,\f2_inferred__0/i___70_carry__1_n_6 ,i___163_carry__1_i_1_n_0}));
  CARRY4 \f2_inferred__0/i___163_carry__2 
       (.CI(\f2_inferred__0/i___163_carry__1_n_0 ),
        .CO({\f2_inferred__0/i___163_carry__2_n_0 ,\f2_inferred__0/i___163_carry__2_n_1 ,\f2_inferred__0/i___163_carry__2_n_2 ,\f2_inferred__0/i___163_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\f2_inferred__0/i___163_carry__2_n_4 ,\f2_inferred__0/i___163_carry__2_n_5 ,\f2_inferred__0/i___163_carry__2_n_6 ,\f2_inferred__0/i___163_carry__2_n_7 }),
        .S({\f2_inferred__0/i___70_carry__2_n_4 ,\f2_inferred__0/i___70_carry__2_n_5 ,\f2_inferred__0/i___70_carry__2_n_6 ,\f2_inferred__0/i___70_carry__2_n_7 }));
  CARRY4 \f2_inferred__0/i___163_carry__3 
       (.CI(\f2_inferred__0/i___163_carry__2_n_0 ),
        .CO({\f2_inferred__0/i___163_carry__3_n_0 ,\f2_inferred__0/i___163_carry__3_n_1 ,\f2_inferred__0/i___163_carry__3_n_2 ,\f2_inferred__0/i___163_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\f2_inferred__0/i___163_carry__3_n_4 ,\f2_inferred__0/i___163_carry__3_n_5 ,\f2_inferred__0/i___163_carry__3_n_6 ,\f2_inferred__0/i___163_carry__3_n_7 }),
        .S({\f2_inferred__0/i___70_carry__3_n_4 ,\f2_inferred__0/i___70_carry__3_n_5 ,\f2_inferred__0/i___70_carry__3_n_6 ,\f2_inferred__0/i___70_carry__3_n_7 }));
  CARRY4 \f2_inferred__0/i___163_carry__4 
       (.CI(\f2_inferred__0/i___163_carry__3_n_0 ),
        .CO({\f2_inferred__0/i___163_carry__4_n_0 ,\f2_inferred__0/i___163_carry__4_n_1 ,\f2_inferred__0/i___163_carry__4_n_2 ,\f2_inferred__0/i___163_carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\f2_inferred__0/i___163_carry__4_n_4 ,\f2_inferred__0/i___163_carry__4_n_5 ,\f2_inferred__0/i___163_carry__4_n_6 ,\f2_inferred__0/i___163_carry__4_n_7 }),
        .S({\f2_inferred__0/i___70_carry__4_n_4 ,\f2_inferred__0/i___70_carry__4_n_5 ,\f2_inferred__0/i___70_carry__4_n_6 ,\f2_inferred__0/i___70_carry__4_n_7 }));
  CARRY4 \f2_inferred__0/i___163_carry__5 
       (.CI(\f2_inferred__0/i___163_carry__4_n_0 ),
        .CO({\f2_inferred__0/i___163_carry__5_n_0 ,\f2_inferred__0/i___163_carry__5_n_1 ,\f2_inferred__0/i___163_carry__5_n_2 ,\f2_inferred__0/i___163_carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\f2_inferred__0/i___163_carry__5_n_4 ,\f2_inferred__0/i___163_carry__5_n_5 ,\f2_inferred__0/i___163_carry__5_n_6 ,\f2_inferred__0/i___163_carry__5_n_7 }),
        .S({\f2_inferred__0/i___70_carry__5_n_4 ,\f2_inferred__0/i___70_carry__5_n_5 ,\f2_inferred__0/i___70_carry__5_n_6 ,\f2_inferred__0/i___70_carry__5_n_7 }));
  CARRY4 \f2_inferred__0/i___163_carry__6 
       (.CI(\f2_inferred__0/i___163_carry__5_n_0 ),
        .CO({\NLW_f2_inferred__0/i___163_carry__6_CO_UNCONNECTED [3],\f2_inferred__0/i___163_carry__6_n_1 ,\f2_inferred__0/i___163_carry__6_n_2 ,\f2_inferred__0/i___163_carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\f2_inferred__0/i___163_carry__6_n_4 ,\f2_inferred__0/i___163_carry__6_n_5 ,\f2_inferred__0/i___163_carry__6_n_6 ,\f2_inferred__0/i___163_carry__6_n_7 }),
        .S({\f2_inferred__0/i___70_carry__6_n_4 ,\f2_inferred__0/i___70_carry__6_n_5 ,\f2_inferred__0/i___70_carry__6_n_6 ,\f2_inferred__0/i___70_carry__6_n_7 }));
  CARRY4 \f2_inferred__0/i___234_carry 
       (.CI(1'b0),
        .CO({\f2_inferred__0/i___234_carry_n_0 ,\f2_inferred__0/i___234_carry_n_1 ,\f2_inferred__0/i___234_carry_n_2 ,\f2_inferred__0/i___234_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({\f2_inferred__0/i___163_carry_n_4 ,\f2_inferred__0/i___163_carry_n_5 ,\f2_inferred__0/i___163_carry_n_6 ,f2_carry__0_0[0]}),
        .O(f2[3:0]),
        .S({i___234_carry_i_1_n_0,i___234_carry_i_2_n_0,i___234_carry_i_3_n_0,i___234_carry_i_4_n_0}));
  CARRY4 \f2_inferred__0/i___234_carry__0 
       (.CI(\f2_inferred__0/i___234_carry_n_0 ),
        .CO({\f2_inferred__0/i___234_carry__0_n_0 ,\f2_inferred__0/i___234_carry__0_n_1 ,\f2_inferred__0/i___234_carry__0_n_2 ,\f2_inferred__0/i___234_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\f2_inferred__0/i___163_carry__0_n_4 ,\f2_inferred__0/i___163_carry__0_n_5 ,\f2_inferred__0/i___163_carry__0_n_6 ,\f2_inferred__0/i___163_carry__0_n_7 }),
        .O(f2[7:4]),
        .S({i___234_carry__0_i_1_n_0,i___234_carry__0_i_2_n_0,i___234_carry__0_i_3_n_0,i___234_carry__0_i_4_n_0}));
  CARRY4 \f2_inferred__0/i___234_carry__1 
       (.CI(\f2_inferred__0/i___234_carry__0_n_0 ),
        .CO({\f2_inferred__0/i___234_carry__1_n_0 ,\f2_inferred__0/i___234_carry__1_n_1 ,\f2_inferred__0/i___234_carry__1_n_2 ,\f2_inferred__0/i___234_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\f2_inferred__0/i___163_carry__1_n_5 ,\f2_inferred__0/i___163_carry__1_n_6 ,i___234_carry__1_i_1_n_0,\f2_inferred__0/i___163_carry__1_n_7 }),
        .O(f2[11:8]),
        .S({i___234_carry__1_i_2_n_0,i___234_carry__1_i_3_n_0,i___234_carry__1_i_4_n_0,i___234_carry__1_i_5_n_0}));
  CARRY4 \f2_inferred__0/i___234_carry__2 
       (.CI(\f2_inferred__0/i___234_carry__1_n_0 ),
        .CO({\f2_inferred__0/i___234_carry__2_n_0 ,\f2_inferred__0/i___234_carry__2_n_1 ,\f2_inferred__0/i___234_carry__2_n_2 ,\f2_inferred__0/i___234_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\f2_inferred__0/i___163_carry__2_n_5 ,\f2_inferred__0/i___163_carry__2_n_6 ,\f2_inferred__0/i___163_carry__2_n_7 ,\f2_inferred__0/i___163_carry__1_n_4 }),
        .O(f2[15:12]),
        .S({i___234_carry__2_i_1_n_0,i___234_carry__2_i_2_n_0,i___234_carry__2_i_3_n_0,i___234_carry__2_i_4_n_0}));
  CARRY4 \f2_inferred__0/i___234_carry__3 
       (.CI(\f2_inferred__0/i___234_carry__2_n_0 ),
        .CO({\f2_inferred__0/i___234_carry__3_n_0 ,\f2_inferred__0/i___234_carry__3_n_1 ,\f2_inferred__0/i___234_carry__3_n_2 ,\f2_inferred__0/i___234_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\f2_inferred__0/i___163_carry__3_n_5 ,\f2_inferred__0/i___163_carry__3_n_6 ,\f2_inferred__0/i___163_carry__3_n_7 ,\f2_inferred__0/i___163_carry__2_n_4 }),
        .O(f2[19:16]),
        .S({i___234_carry__3_i_1_n_0,i___234_carry__3_i_2_n_0,i___234_carry__3_i_3_n_0,i___234_carry__3_i_4_n_0}));
  CARRY4 \f2_inferred__0/i___234_carry__4 
       (.CI(\f2_inferred__0/i___234_carry__3_n_0 ),
        .CO({\f2_inferred__0/i___234_carry__4_n_0 ,\f2_inferred__0/i___234_carry__4_n_1 ,\f2_inferred__0/i___234_carry__4_n_2 ,\f2_inferred__0/i___234_carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\f2_inferred__0/i___163_carry__4_n_5 ,\f2_inferred__0/i___163_carry__4_n_6 ,\f2_inferred__0/i___163_carry__4_n_7 ,\f2_inferred__0/i___163_carry__3_n_4 }),
        .O(f2[23:20]),
        .S({i___234_carry__4_i_1_n_0,i___234_carry__4_i_2_n_0,i___234_carry__4_i_3_n_0,i___234_carry__4_i_4_n_0}));
  CARRY4 \f2_inferred__0/i___234_carry__5 
       (.CI(\f2_inferred__0/i___234_carry__4_n_0 ),
        .CO({\f2_inferred__0/i___234_carry__5_n_0 ,\f2_inferred__0/i___234_carry__5_n_1 ,\f2_inferred__0/i___234_carry__5_n_2 ,\f2_inferred__0/i___234_carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\f2_inferred__0/i___163_carry__5_n_5 ,\f2_inferred__0/i___163_carry__5_n_6 ,\f2_inferred__0/i___163_carry__5_n_7 ,\f2_inferred__0/i___163_carry__4_n_4 }),
        .O(f2[27:24]),
        .S({i___234_carry__5_i_1_n_0,i___234_carry__5_i_2_n_0,i___234_carry__5_i_3_n_0,i___234_carry__5_i_4_n_0}));
  CARRY4 \f2_inferred__0/i___234_carry__6 
       (.CI(\f2_inferred__0/i___234_carry__5_n_0 ),
        .CO({\NLW_f2_inferred__0/i___234_carry__6_CO_UNCONNECTED [3],\f2_inferred__0/i___234_carry__6_n_1 ,\f2_inferred__0/i___234_carry__6_n_2 ,\f2_inferred__0/i___234_carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\f2_inferred__0/i___163_carry__6_n_6 ,\f2_inferred__0/i___163_carry__6_n_7 ,\f2_inferred__0/i___163_carry__5_n_4 }),
        .O(f2[31:28]),
        .S({i___234_carry__6_i_1_n_0,i___234_carry__6_i_2_n_0,i___234_carry__6_i_3_n_0,i___234_carry__6_i_4_n_0}));
  CARRY4 \f2_inferred__0/i___70_carry 
       (.CI(1'b0),
        .CO({\f2_inferred__0/i___70_carry_n_0 ,\f2_inferred__0/i___70_carry_n_1 ,\f2_inferred__0/i___70_carry_n_2 ,\f2_inferred__0/i___70_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({\f2_inferred__0/i__carry_n_4 ,\f2_inferred__0/i__carry_n_5 ,\f2_inferred__0/i___234_carry__1_0 [0],1'b0}),
        .O({\f2_inferred__0/i___70_carry_n_4 ,\f2_inferred__0/i___70_carry_n_5 ,\f2_inferred__0/i___70_carry_n_6 ,\f2_inferred__0/i___70_carry_n_7 }),
        .S({i___70_carry_i_1_n_0,i___70_carry_i_2_n_0,i___70_carry_i_3_n_0,\f2_inferred__0/i__carry_n_7 }));
  CARRY4 \f2_inferred__0/i___70_carry__0 
       (.CI(\f2_inferred__0/i___70_carry_n_0 ),
        .CO({\f2_inferred__0/i___70_carry__0_n_0 ,\f2_inferred__0/i___70_carry__0_n_1 ,\f2_inferred__0/i___70_carry__0_n_2 ,\f2_inferred__0/i___70_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\f2_inferred__0/i__carry__0_n_4 ,\f2_inferred__0/i__carry__0_n_5 ,\f2_inferred__0/i__carry__0_n_6 ,\f2_inferred__0/i__carry__0_n_7 }),
        .O({\f2_inferred__0/i___70_carry__0_n_4 ,\f2_inferred__0/i___70_carry__0_n_5 ,\f2_inferred__0/i___70_carry__0_n_6 ,\f2_inferred__0/i___70_carry__0_n_7 }),
        .S({i___70_carry__0_i_1_n_0,i___70_carry__0_i_2_n_0,i___70_carry__0_i_3_n_0,i___70_carry__0_i_4_n_0}));
  CARRY4 \f2_inferred__0/i___70_carry__1 
       (.CI(\f2_inferred__0/i___70_carry__0_n_0 ),
        .CO({\f2_inferred__0/i___70_carry__1_n_0 ,\f2_inferred__0/i___70_carry__1_n_1 ,\f2_inferred__0/i___70_carry__1_n_2 ,\f2_inferred__0/i___70_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\f2_inferred__0/i__carry__1_n_5 ,i___70_carry__1_i_1_n_0,\f2_inferred__0/i__carry__1_n_6 ,\f2_inferred__0/i__carry__1_n_7 }),
        .O({\f2_inferred__0/i___70_carry__1_n_4 ,\f2_inferred__0/i___70_carry__1_n_5 ,\f2_inferred__0/i___70_carry__1_n_6 ,\f2_inferred__0/i___70_carry__1_n_7 }),
        .S({i___70_carry__1_i_2_n_0,i___70_carry__1_i_3_n_0,i___70_carry__1_i_4_n_0,i___70_carry__1_i_5_n_0}));
  CARRY4 \f2_inferred__0/i___70_carry__2 
       (.CI(\f2_inferred__0/i___70_carry__1_n_0 ),
        .CO({\f2_inferred__0/i___70_carry__2_n_0 ,\f2_inferred__0/i___70_carry__2_n_1 ,\f2_inferred__0/i___70_carry__2_n_2 ,\f2_inferred__0/i___70_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\f2_inferred__0/i__carry__2_n_5 ,\f2_inferred__0/i__carry__2_n_6 ,\f2_inferred__0/i__carry__2_n_7 ,\f2_inferred__0/i__carry__1_n_4 }),
        .O({\f2_inferred__0/i___70_carry__2_n_4 ,\f2_inferred__0/i___70_carry__2_n_5 ,\f2_inferred__0/i___70_carry__2_n_6 ,\f2_inferred__0/i___70_carry__2_n_7 }),
        .S({i___70_carry__2_i_1_n_0,i___70_carry__2_i_2_n_0,i___70_carry__2_i_3_n_0,i___70_carry__2_i_4_n_0}));
  CARRY4 \f2_inferred__0/i___70_carry__3 
       (.CI(\f2_inferred__0/i___70_carry__2_n_0 ),
        .CO({\f2_inferred__0/i___70_carry__3_n_0 ,\f2_inferred__0/i___70_carry__3_n_1 ,\f2_inferred__0/i___70_carry__3_n_2 ,\f2_inferred__0/i___70_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\f2_inferred__0/i__carry__3_n_5 ,\f2_inferred__0/i__carry__3_n_6 ,\f2_inferred__0/i__carry__3_n_7 ,\f2_inferred__0/i__carry__2_n_4 }),
        .O({\f2_inferred__0/i___70_carry__3_n_4 ,\f2_inferred__0/i___70_carry__3_n_5 ,\f2_inferred__0/i___70_carry__3_n_6 ,\f2_inferred__0/i___70_carry__3_n_7 }),
        .S({i___70_carry__3_i_1_n_0,i___70_carry__3_i_2_n_0,i___70_carry__3_i_3_n_0,i___70_carry__3_i_4_n_0}));
  CARRY4 \f2_inferred__0/i___70_carry__4 
       (.CI(\f2_inferred__0/i___70_carry__3_n_0 ),
        .CO({\f2_inferred__0/i___70_carry__4_n_0 ,\f2_inferred__0/i___70_carry__4_n_1 ,\f2_inferred__0/i___70_carry__4_n_2 ,\f2_inferred__0/i___70_carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\f2_inferred__0/i__carry__4_n_5 ,\f2_inferred__0/i__carry__4_n_6 ,\f2_inferred__0/i__carry__4_n_7 ,\f2_inferred__0/i__carry__3_n_4 }),
        .O({\f2_inferred__0/i___70_carry__4_n_4 ,\f2_inferred__0/i___70_carry__4_n_5 ,\f2_inferred__0/i___70_carry__4_n_6 ,\f2_inferred__0/i___70_carry__4_n_7 }),
        .S({i___70_carry__4_i_1_n_0,i___70_carry__4_i_2_n_0,i___70_carry__4_i_3_n_0,i___70_carry__4_i_4_n_0}));
  CARRY4 \f2_inferred__0/i___70_carry__5 
       (.CI(\f2_inferred__0/i___70_carry__4_n_0 ),
        .CO({\f2_inferred__0/i___70_carry__5_n_0 ,\f2_inferred__0/i___70_carry__5_n_1 ,\f2_inferred__0/i___70_carry__5_n_2 ,\f2_inferred__0/i___70_carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\f2_inferred__0/i__carry__5_n_5 ,\f2_inferred__0/i__carry__5_n_6 ,\f2_inferred__0/i__carry__5_n_7 ,\f2_inferred__0/i__carry__4_n_4 }),
        .O({\f2_inferred__0/i___70_carry__5_n_4 ,\f2_inferred__0/i___70_carry__5_n_5 ,\f2_inferred__0/i___70_carry__5_n_6 ,\f2_inferred__0/i___70_carry__5_n_7 }),
        .S({i___70_carry__5_i_1_n_0,i___70_carry__5_i_2_n_0,i___70_carry__5_i_3_n_0,i___70_carry__5_i_4_n_0}));
  CARRY4 \f2_inferred__0/i___70_carry__6 
       (.CI(\f2_inferred__0/i___70_carry__5_n_0 ),
        .CO({\NLW_f2_inferred__0/i___70_carry__6_CO_UNCONNECTED [3],\f2_inferred__0/i___70_carry__6_n_1 ,\f2_inferred__0/i___70_carry__6_n_2 ,\f2_inferred__0/i___70_carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\f2_inferred__0/i__carry__6_n_6 ,\f2_inferred__0/i__carry__6_n_7 ,\f2_inferred__0/i__carry__5_n_4 }),
        .O({\f2_inferred__0/i___70_carry__6_n_4 ,\f2_inferred__0/i___70_carry__6_n_5 ,\f2_inferred__0/i___70_carry__6_n_6 ,\f2_inferred__0/i___70_carry__6_n_7 }),
        .S({i___70_carry__6_i_1_n_0,i___70_carry__6_i_2_n_0,i___70_carry__6_i_3_n_0,i___70_carry__6_i_4_n_0}));
  CARRY4 \f2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\f2_inferred__0/i__carry_n_0 ,\f2_inferred__0/i__carry_n_1 ,\f2_inferred__0/i__carry_n_2 ,\f2_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI(\f2_inferred__0/i___70_carry__0_0 [19:16]),
        .O({\f2_inferred__0/i__carry_n_4 ,\f2_inferred__0/i__carry_n_5 ,\f2_inferred__0/i__carry_n_6 ,\f2_inferred__0/i__carry_n_7 }),
        .S({i__carry_i_1_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0}));
  CARRY4 \f2_inferred__0/i__carry__0 
       (.CI(\f2_inferred__0/i__carry_n_0 ),
        .CO({\f2_inferred__0/i__carry__0_n_0 ,\f2_inferred__0/i__carry__0_n_1 ,\f2_inferred__0/i__carry__0_n_2 ,\f2_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\f2_inferred__0/i___70_carry__0_0 [23:20]),
        .O({\f2_inferred__0/i__carry__0_n_4 ,\f2_inferred__0/i__carry__0_n_5 ,\f2_inferred__0/i__carry__0_n_6 ,\f2_inferred__0/i__carry__0_n_7 }),
        .S({i__carry__0_i_1_n_0,i__carry__0_i_2_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0}));
  CARRY4 \f2_inferred__0/i__carry__1 
       (.CI(\f2_inferred__0/i__carry__0_n_0 ),
        .CO({\f2_inferred__0/i__carry__1_n_0 ,\f2_inferred__0/i__carry__1_n_1 ,\f2_inferred__0/i__carry__1_n_2 ,\f2_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\f2_inferred__0/i__carry__1_n_4 ,\f2_inferred__0/i__carry__1_n_5 ,\f2_inferred__0/i__carry__1_n_6 ,\f2_inferred__0/i__carry__1_n_7 }),
        .S({i__carry__1_i_1_n_0,i__carry__1_i_2_n_0,\slv_reg3_reg[23] [8:7]}));
  CARRY4 \f2_inferred__0/i__carry__2 
       (.CI(\f2_inferred__0/i__carry__1_n_0 ),
        .CO({\f2_inferred__0/i__carry__2_n_0 ,\f2_inferred__0/i__carry__2_n_1 ,\f2_inferred__0/i__carry__2_n_2 ,\f2_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\f2_inferred__0/i__carry__2_n_4 ,\f2_inferred__0/i__carry__2_n_5 ,\f2_inferred__0/i__carry__2_n_6 ,\f2_inferred__0/i__carry__2_n_7 }),
        .S({i__carry__2_i_1_n_0,i__carry__2_i_2_n_0,i__carry__2_i_3_n_0,i__carry__2_i_4_n_0}));
  CARRY4 \f2_inferred__0/i__carry__3 
       (.CI(\f2_inferred__0/i__carry__2_n_0 ),
        .CO({\f2_inferred__0/i__carry__3_n_0 ,\f2_inferred__0/i__carry__3_n_1 ,\f2_inferred__0/i__carry__3_n_2 ,\f2_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\f2_inferred__0/i__carry__3_n_4 ,\f2_inferred__0/i__carry__3_n_5 ,\f2_inferred__0/i__carry__3_n_6 ,\f2_inferred__0/i__carry__3_n_7 }),
        .S({i__carry__3_i_1_n_0,i__carry__3_i_2_n_0,i__carry__3_i_3_n_0,i__carry__3_i_4_n_0}));
  CARRY4 \f2_inferred__0/i__carry__4 
       (.CI(\f2_inferred__0/i__carry__3_n_0 ),
        .CO({\f2_inferred__0/i__carry__4_n_0 ,\f2_inferred__0/i__carry__4_n_1 ,\f2_inferred__0/i__carry__4_n_2 ,\f2_inferred__0/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\f2_inferred__0/i__carry__4_n_4 ,\f2_inferred__0/i__carry__4_n_5 ,\f2_inferred__0/i__carry__4_n_6 ,\f2_inferred__0/i__carry__4_n_7 }),
        .S({i__carry__4_i_1_n_0,i__carry__4_i_2_n_0,i__carry__4_i_3_n_0,i__carry__4_i_4_n_0}));
  CARRY4 \f2_inferred__0/i__carry__5 
       (.CI(\f2_inferred__0/i__carry__4_n_0 ),
        .CO({\f2_inferred__0/i__carry__5_n_0 ,\f2_inferred__0/i__carry__5_n_1 ,\f2_inferred__0/i__carry__5_n_2 ,\f2_inferred__0/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\f2_inferred__0/i__carry__5_n_4 ,\f2_inferred__0/i__carry__5_n_5 ,\f2_inferred__0/i__carry__5_n_6 ,\f2_inferred__0/i__carry__5_n_7 }),
        .S({i__carry__5_i_1_n_0,i__carry__5_i_2_n_0,i__carry__5_i_3_n_0,i__carry__5_i_4_n_0}));
  CARRY4 \f2_inferred__0/i__carry__6 
       (.CI(\f2_inferred__0/i__carry__5_n_0 ),
        .CO({\NLW_f2_inferred__0/i__carry__6_CO_UNCONNECTED [3],\f2_inferred__0/i__carry__6_n_1 ,\f2_inferred__0/i__carry__6_n_2 ,\f2_inferred__0/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\f2_inferred__0/i__carry__6_n_4 ,\f2_inferred__0/i__carry__6_n_5 ,\f2_inferred__0/i__carry__6_n_6 ,\f2_inferred__0/i__carry__6_n_7 }),
        .S({C[23],i__carry__6_i_2_n_0,i__carry__6_i_3_n_0,i__carry__6_i_4_n_0}));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[31]_0 ),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[31]_0 ),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[31]_0 ),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[31]_0 ),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[31]_0 ),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[31]_0 ),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[31]_0 ),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[31]_0 ),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[31]_0 ),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[31]_0 ),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[31]_0 ),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[31]_0 ),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[31]_0 ),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[31]_0 ),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[31]_0 ),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[31]_0 ),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[31]_0 ),
        .D(D[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[31]_0 ),
        .D(D[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[31]_0 ),
        .D(D[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[31]_0 ),
        .D(D[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[31]_0 ),
        .D(D[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[31]_0 ),
        .D(D[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[31]_0 ),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[31]_0 ),
        .D(D[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[31]_0 ),
        .D(D[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[31]_0 ),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[31]_0 ),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[31]_0 ),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[31]_0 ),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[31]_0 ),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[31]_0 ),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[31]_0 ),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    i___163_carry__0_i_1
       (.I0(\f2_inferred__0/i___234_carry__1_0 [14]),
        .I1(\f2_inferred__0/i___70_carry__0_n_4 ),
        .O(i___163_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___163_carry__0_i_2
       (.I0(\f2_inferred__0/i___234_carry__1_0 [13]),
        .I1(\f2_inferred__0/i___70_carry__0_n_5 ),
        .O(i___163_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___163_carry__0_i_3
       (.I0(\f2_inferred__0/i___234_carry__1_0 [12]),
        .I1(\f2_inferred__0/i___70_carry__0_n_6 ),
        .O(i___163_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___163_carry__0_i_4
       (.I0(\f2_inferred__0/i___234_carry__1_0 [11]),
        .I1(\f2_inferred__0/i___70_carry__0_n_7 ),
        .O(i___163_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___163_carry__1_i_1
       (.I0(\f2_inferred__0/i___234_carry__1_0 [15]),
        .I1(\f2_inferred__0/i___70_carry__1_n_7 ),
        .O(i___163_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___163_carry_i_1
       (.I0(\f2_inferred__0/i___234_carry__1_0 [10]),
        .I1(\f2_inferred__0/i___70_carry_n_4 ),
        .O(i___163_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___163_carry_i_2
       (.I0(\f2_inferred__0/i___234_carry__1_0 [9]),
        .I1(\f2_inferred__0/i___70_carry_n_5 ),
        .O(i___163_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___163_carry_i_3
       (.I0(\f2_inferred__0/i___234_carry__1_0 [8]),
        .I1(\f2_inferred__0/i___70_carry_n_6 ),
        .O(i___163_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'hA659)) 
    i___234_carry__0_i_1
       (.I0(f2_carry__0_0[7]),
        .I1(i___234_carry__0_i_5_n_0),
        .I2(f2_carry__0_0[6]),
        .I3(\f2_inferred__0/i___163_carry__0_n_4 ),
        .O(i___234_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    i___234_carry__0_i_2
       (.I0(f2_carry__0_0[6]),
        .I1(i___234_carry__0_i_5_n_0),
        .I2(\f2_inferred__0/i___163_carry__0_n_5 ),
        .O(i___234_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    i___234_carry__0_i_3
       (.I0(f2_carry__0_0[5]),
        .I1(i___234_carry__0_i_6_n_0),
        .I2(\f2_inferred__0/i___163_carry__0_n_6 ),
        .O(i___234_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAA955555556)) 
    i___234_carry__0_i_4
       (.I0(f2_carry__0_0[4]),
        .I1(f2_carry__0_0[2]),
        .I2(f2_carry__0_0[0]),
        .I3(f2_carry__0_0[1]),
        .I4(f2_carry__0_0[3]),
        .I5(\f2_inferred__0/i___163_carry__0_n_7 ),
        .O(i___234_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    i___234_carry__0_i_5
       (.I0(f2_carry__0_0[4]),
        .I1(f2_carry__0_0[2]),
        .I2(f2_carry__0_0[0]),
        .I3(f2_carry__0_0[1]),
        .I4(f2_carry__0_0[3]),
        .I5(f2_carry__0_0[5]),
        .O(i___234_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    i___234_carry__0_i_6
       (.I0(f2_carry__0_0[3]),
        .I1(f2_carry__0_0[1]),
        .I2(f2_carry__0_0[0]),
        .I3(f2_carry__0_0[2]),
        .I4(f2_carry__0_0[4]),
        .O(i___234_carry__0_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i___234_carry__1_i_1
       (.I0(\f2_inferred__0/i___163_carry__1_n_6 ),
        .O(i___234_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___234_carry__1_i_2
       (.I0(\f2_inferred__0/i___163_carry__1_n_5 ),
        .I1(\f2_inferred__0/i___163_carry__1_n_4 ),
        .O(i___234_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___234_carry__1_i_3
       (.I0(\f2_inferred__0/i___163_carry__1_n_6 ),
        .I1(\f2_inferred__0/i___163_carry__1_n_5 ),
        .O(i___234_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h5565)) 
    i___234_carry__1_i_4
       (.I0(\f2_inferred__0/i___163_carry__1_n_6 ),
        .I1(f2_carry__0_0[7]),
        .I2(i___234_carry__0_i_5_n_0),
        .I3(f2_carry__0_0[6]),
        .O(i___234_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h04FB)) 
    i___234_carry__1_i_5
       (.I0(f2_carry__0_0[7]),
        .I1(i___234_carry__0_i_5_n_0),
        .I2(f2_carry__0_0[6]),
        .I3(\f2_inferred__0/i___163_carry__1_n_7 ),
        .O(i___234_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___234_carry__2_i_1
       (.I0(\f2_inferred__0/i___163_carry__2_n_5 ),
        .I1(\f2_inferred__0/i___163_carry__2_n_4 ),
        .O(i___234_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___234_carry__2_i_2
       (.I0(\f2_inferred__0/i___163_carry__2_n_6 ),
        .I1(\f2_inferred__0/i___163_carry__2_n_5 ),
        .O(i___234_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___234_carry__2_i_3
       (.I0(\f2_inferred__0/i___163_carry__2_n_7 ),
        .I1(\f2_inferred__0/i___163_carry__2_n_6 ),
        .O(i___234_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___234_carry__2_i_4
       (.I0(\f2_inferred__0/i___163_carry__1_n_4 ),
        .I1(\f2_inferred__0/i___163_carry__2_n_7 ),
        .O(i___234_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___234_carry__3_i_1
       (.I0(\f2_inferred__0/i___163_carry__3_n_5 ),
        .I1(\f2_inferred__0/i___163_carry__3_n_4 ),
        .O(i___234_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___234_carry__3_i_2
       (.I0(\f2_inferred__0/i___163_carry__3_n_6 ),
        .I1(\f2_inferred__0/i___163_carry__3_n_5 ),
        .O(i___234_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___234_carry__3_i_3
       (.I0(\f2_inferred__0/i___163_carry__3_n_7 ),
        .I1(\f2_inferred__0/i___163_carry__3_n_6 ),
        .O(i___234_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___234_carry__3_i_4
       (.I0(\f2_inferred__0/i___163_carry__2_n_4 ),
        .I1(\f2_inferred__0/i___163_carry__3_n_7 ),
        .O(i___234_carry__3_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___234_carry__4_i_1
       (.I0(\f2_inferred__0/i___163_carry__4_n_5 ),
        .I1(\f2_inferred__0/i___163_carry__4_n_4 ),
        .O(i___234_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___234_carry__4_i_2
       (.I0(\f2_inferred__0/i___163_carry__4_n_6 ),
        .I1(\f2_inferred__0/i___163_carry__4_n_5 ),
        .O(i___234_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___234_carry__4_i_3
       (.I0(\f2_inferred__0/i___163_carry__4_n_7 ),
        .I1(\f2_inferred__0/i___163_carry__4_n_6 ),
        .O(i___234_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___234_carry__4_i_4
       (.I0(\f2_inferred__0/i___163_carry__3_n_4 ),
        .I1(\f2_inferred__0/i___163_carry__4_n_7 ),
        .O(i___234_carry__4_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___234_carry__5_i_1
       (.I0(\f2_inferred__0/i___163_carry__5_n_5 ),
        .I1(\f2_inferred__0/i___163_carry__5_n_4 ),
        .O(i___234_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___234_carry__5_i_2
       (.I0(\f2_inferred__0/i___163_carry__5_n_6 ),
        .I1(\f2_inferred__0/i___163_carry__5_n_5 ),
        .O(i___234_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___234_carry__5_i_3
       (.I0(\f2_inferred__0/i___163_carry__5_n_7 ),
        .I1(\f2_inferred__0/i___163_carry__5_n_6 ),
        .O(i___234_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___234_carry__5_i_4
       (.I0(\f2_inferred__0/i___163_carry__4_n_4 ),
        .I1(\f2_inferred__0/i___163_carry__5_n_7 ),
        .O(i___234_carry__5_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___234_carry__6_i_1
       (.I0(\f2_inferred__0/i___163_carry__6_n_5 ),
        .I1(\f2_inferred__0/i___163_carry__6_n_4 ),
        .O(i___234_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___234_carry__6_i_2
       (.I0(\f2_inferred__0/i___163_carry__6_n_6 ),
        .I1(\f2_inferred__0/i___163_carry__6_n_5 ),
        .O(i___234_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___234_carry__6_i_3
       (.I0(\f2_inferred__0/i___163_carry__6_n_7 ),
        .I1(\f2_inferred__0/i___163_carry__6_n_6 ),
        .O(i___234_carry__6_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___234_carry__6_i_4
       (.I0(\f2_inferred__0/i___163_carry__5_n_4 ),
        .I1(\f2_inferred__0/i___163_carry__6_n_7 ),
        .O(i___234_carry__6_i_4_n_0));
  LUT5 #(
    .INIT(32'hAAA95556)) 
    i___234_carry_i_1
       (.I0(f2_carry__0_0[3]),
        .I1(f2_carry__0_0[1]),
        .I2(f2_carry__0_0[0]),
        .I3(f2_carry__0_0[2]),
        .I4(\f2_inferred__0/i___163_carry_n_4 ),
        .O(i___234_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'hA956)) 
    i___234_carry_i_2
       (.I0(f2_carry__0_0[2]),
        .I1(f2_carry__0_0[0]),
        .I2(f2_carry__0_0[1]),
        .I3(\f2_inferred__0/i___163_carry_n_5 ),
        .O(i___234_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    i___234_carry_i_3
       (.I0(f2_carry__0_0[1]),
        .I1(f2_carry__0_0[0]),
        .I2(\f2_inferred__0/i___163_carry_n_6 ),
        .O(i___234_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___234_carry_i_4
       (.I0(f2_carry__0_0[0]),
        .I1(\f2_inferred__0/i___163_carry_n_7 ),
        .O(i___234_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    i___70_carry__0_i_1
       (.I0(\f2_inferred__0/i___234_carry__1_0 [6]),
        .I1(i___70_carry__0_i_5_n_0),
        .I2(\f2_inferred__0/i__carry__0_n_4 ),
        .O(i___70_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    i___70_carry__0_i_2
       (.I0(\f2_inferred__0/i___234_carry__1_0 [5]),
        .I1(i___70_carry__0_i_6_n_0),
        .I2(\f2_inferred__0/i__carry__0_n_5 ),
        .O(i___70_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAA955555556)) 
    i___70_carry__0_i_3
       (.I0(\f2_inferred__0/i___234_carry__1_0 [4]),
        .I1(\f2_inferred__0/i___234_carry__1_0 [2]),
        .I2(\f2_inferred__0/i___234_carry__1_0 [0]),
        .I3(\f2_inferred__0/i___234_carry__1_0 [1]),
        .I4(\f2_inferred__0/i___234_carry__1_0 [3]),
        .I5(\f2_inferred__0/i__carry__0_n_6 ),
        .O(i___70_carry__0_i_3_n_0));
  LUT5 #(
    .INIT(32'hAAA95556)) 
    i___70_carry__0_i_4
       (.I0(\f2_inferred__0/i___234_carry__1_0 [3]),
        .I1(\f2_inferred__0/i___234_carry__1_0 [1]),
        .I2(\f2_inferred__0/i___234_carry__1_0 [0]),
        .I3(\f2_inferred__0/i___234_carry__1_0 [2]),
        .I4(\f2_inferred__0/i__carry__0_n_7 ),
        .O(i___70_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    i___70_carry__0_i_5
       (.I0(\f2_inferred__0/i___234_carry__1_0 [4]),
        .I1(\f2_inferred__0/i___234_carry__1_0 [2]),
        .I2(\f2_inferred__0/i___234_carry__1_0 [0]),
        .I3(\f2_inferred__0/i___234_carry__1_0 [1]),
        .I4(\f2_inferred__0/i___234_carry__1_0 [3]),
        .I5(\f2_inferred__0/i___234_carry__1_0 [5]),
        .O(i___70_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    i___70_carry__0_i_6
       (.I0(\f2_inferred__0/i___234_carry__1_0 [3]),
        .I1(\f2_inferred__0/i___234_carry__1_0 [1]),
        .I2(\f2_inferred__0/i___234_carry__1_0 [0]),
        .I3(\f2_inferred__0/i___234_carry__1_0 [2]),
        .I4(\f2_inferred__0/i___234_carry__1_0 [4]),
        .O(i___70_carry__0_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i___70_carry__1_i_1
       (.I0(\f2_inferred__0/i__carry__1_n_5 ),
        .O(i___70_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___70_carry__1_i_2
       (.I0(\f2_inferred__0/i__carry__1_n_5 ),
        .I1(\f2_inferred__0/i__carry__1_n_4 ),
        .O(i___70_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h5565)) 
    i___70_carry__1_i_3
       (.I0(\f2_inferred__0/i__carry__1_n_5 ),
        .I1(\f2_inferred__0/i___234_carry__1_0 [7]),
        .I2(i___70_carry__0_i_5_n_0),
        .I3(\f2_inferred__0/i___234_carry__1_0 [6]),
        .O(i___70_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h04FB)) 
    i___70_carry__1_i_4
       (.I0(\f2_inferred__0/i___234_carry__1_0 [7]),
        .I1(i___70_carry__0_i_5_n_0),
        .I2(\f2_inferred__0/i___234_carry__1_0 [6]),
        .I3(\f2_inferred__0/i__carry__1_n_6 ),
        .O(i___70_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'hA659)) 
    i___70_carry__1_i_5
       (.I0(\f2_inferred__0/i___234_carry__1_0 [7]),
        .I1(i___70_carry__0_i_5_n_0),
        .I2(\f2_inferred__0/i___234_carry__1_0 [6]),
        .I3(\f2_inferred__0/i__carry__1_n_7 ),
        .O(i___70_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___70_carry__2_i_1
       (.I0(\f2_inferred__0/i__carry__2_n_5 ),
        .I1(\f2_inferred__0/i__carry__2_n_4 ),
        .O(i___70_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___70_carry__2_i_2
       (.I0(\f2_inferred__0/i__carry__2_n_6 ),
        .I1(\f2_inferred__0/i__carry__2_n_5 ),
        .O(i___70_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___70_carry__2_i_3
       (.I0(\f2_inferred__0/i__carry__2_n_7 ),
        .I1(\f2_inferred__0/i__carry__2_n_6 ),
        .O(i___70_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___70_carry__2_i_4
       (.I0(\f2_inferred__0/i__carry__1_n_4 ),
        .I1(\f2_inferred__0/i__carry__2_n_7 ),
        .O(i___70_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___70_carry__3_i_1
       (.I0(\f2_inferred__0/i__carry__3_n_5 ),
        .I1(\f2_inferred__0/i__carry__3_n_4 ),
        .O(i___70_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___70_carry__3_i_2
       (.I0(\f2_inferred__0/i__carry__3_n_6 ),
        .I1(\f2_inferred__0/i__carry__3_n_5 ),
        .O(i___70_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___70_carry__3_i_3
       (.I0(\f2_inferred__0/i__carry__3_n_7 ),
        .I1(\f2_inferred__0/i__carry__3_n_6 ),
        .O(i___70_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___70_carry__3_i_4
       (.I0(\f2_inferred__0/i__carry__2_n_4 ),
        .I1(\f2_inferred__0/i__carry__3_n_7 ),
        .O(i___70_carry__3_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___70_carry__4_i_1
       (.I0(\f2_inferred__0/i__carry__4_n_5 ),
        .I1(\f2_inferred__0/i__carry__4_n_4 ),
        .O(i___70_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___70_carry__4_i_2
       (.I0(\f2_inferred__0/i__carry__4_n_6 ),
        .I1(\f2_inferred__0/i__carry__4_n_5 ),
        .O(i___70_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___70_carry__4_i_3
       (.I0(\f2_inferred__0/i__carry__4_n_7 ),
        .I1(\f2_inferred__0/i__carry__4_n_6 ),
        .O(i___70_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___70_carry__4_i_4
       (.I0(\f2_inferred__0/i__carry__3_n_4 ),
        .I1(\f2_inferred__0/i__carry__4_n_7 ),
        .O(i___70_carry__4_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___70_carry__5_i_1
       (.I0(\f2_inferred__0/i__carry__5_n_5 ),
        .I1(\f2_inferred__0/i__carry__5_n_4 ),
        .O(i___70_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___70_carry__5_i_2
       (.I0(\f2_inferred__0/i__carry__5_n_6 ),
        .I1(\f2_inferred__0/i__carry__5_n_5 ),
        .O(i___70_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___70_carry__5_i_3
       (.I0(\f2_inferred__0/i__carry__5_n_7 ),
        .I1(\f2_inferred__0/i__carry__5_n_6 ),
        .O(i___70_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___70_carry__5_i_4
       (.I0(\f2_inferred__0/i__carry__4_n_4 ),
        .I1(\f2_inferred__0/i__carry__5_n_7 ),
        .O(i___70_carry__5_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___70_carry__6_i_1
       (.I0(\f2_inferred__0/i__carry__6_n_5 ),
        .I1(\f2_inferred__0/i__carry__6_n_4 ),
        .O(i___70_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___70_carry__6_i_2
       (.I0(\f2_inferred__0/i__carry__6_n_6 ),
        .I1(\f2_inferred__0/i__carry__6_n_5 ),
        .O(i___70_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___70_carry__6_i_3
       (.I0(\f2_inferred__0/i__carry__6_n_7 ),
        .I1(\f2_inferred__0/i__carry__6_n_6 ),
        .O(i___70_carry__6_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___70_carry__6_i_4
       (.I0(\f2_inferred__0/i__carry__5_n_4 ),
        .I1(\f2_inferred__0/i__carry__6_n_7 ),
        .O(i___70_carry__6_i_4_n_0));
  LUT4 #(
    .INIT(16'hA956)) 
    i___70_carry_i_1
       (.I0(\f2_inferred__0/i___234_carry__1_0 [2]),
        .I1(\f2_inferred__0/i___234_carry__1_0 [0]),
        .I2(\f2_inferred__0/i___234_carry__1_0 [1]),
        .I3(\f2_inferred__0/i__carry_n_4 ),
        .O(i___70_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    i___70_carry_i_2
       (.I0(\f2_inferred__0/i___234_carry__1_0 [1]),
        .I1(\f2_inferred__0/i___234_carry__1_0 [0]),
        .I2(\f2_inferred__0/i__carry_n_5 ),
        .O(i___70_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___70_carry_i_3
       (.I0(\f2_inferred__0/i___234_carry__1_0 [0]),
        .I1(\f2_inferred__0/i__carry_n_6 ),
        .O(i___70_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_1
       (.I0(\f2_inferred__0/i___70_carry__0_0 [23]),
        .I1(\slv_reg3_reg[23] [6]),
        .O(i__carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_2
       (.I0(\f2_inferred__0/i___70_carry__0_0 [22]),
        .I1(\slv_reg3_reg[23] [5]),
        .O(i__carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_3
       (.I0(\f2_inferred__0/i___70_carry__0_0 [21]),
        .I1(\slv_reg3_reg[23] [4]),
        .O(i__carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_4
       (.I0(\f2_inferred__0/i___70_carry__0_0 [20]),
        .I1(\slv_reg3_reg[23] [3]),
        .O(i__carry__0_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1
       (.I0(CO),
        .O(i__carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2
       (.I0(CO),
        .O(i__carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1
       (.I0(CO),
        .O(i__carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2
       (.I0(CO),
        .O(i__carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3
       (.I0(CO),
        .O(i__carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4
       (.I0(CO),
        .O(i__carry__2_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1
       (.I0(CO),
        .O(i__carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2
       (.I0(CO),
        .O(i__carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3
       (.I0(CO),
        .O(i__carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4
       (.I0(CO),
        .O(i__carry__3_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1
       (.I0(CO),
        .O(i__carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2
       (.I0(CO),
        .O(i__carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3
       (.I0(CO),
        .O(i__carry__4_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4
       (.I0(CO),
        .O(i__carry__4_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1
       (.I0(CO),
        .O(i__carry__5_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2
       (.I0(CO),
        .O(i__carry__5_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3
       (.I0(CO),
        .O(i__carry__5_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4
       (.I0(CO),
        .O(i__carry__5_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1
       (.I0(CO),
        .O(C[23]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2
       (.I0(CO),
        .O(i__carry__6_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_3
       (.I0(CO),
        .O(i__carry__6_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_4
       (.I0(CO),
        .O(i__carry__6_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_1
       (.I0(\f2_inferred__0/i___70_carry__0_0 [19]),
        .I1(\slv_reg3_reg[23] [2]),
        .O(i__carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_2
       (.I0(\f2_inferred__0/i___70_carry__0_0 [18]),
        .I1(\slv_reg3_reg[23] [1]),
        .O(i__carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_3
       (.I0(\f2_inferred__0/i___70_carry__0_0 [17]),
        .I1(C[1]),
        .O(i__carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4
       (.I0(\f2_inferred__0/i___70_carry__0_0 [16]),
        .I1(\slv_reg3_reg[23] [0]),
        .O(i__carry_i_4_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_10__0
       (.I0(f0[22]),
        .I1(f2[22]),
        .I2(f2[31]),
        .O(D[22]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_11__0
       (.I0(f0[21]),
        .I1(f2[21]),
        .I2(f2[31]),
        .O(D[21]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_12__0
       (.I0(f0[20]),
        .I1(f2[20]),
        .I2(f2[31]),
        .O(D[20]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_13__0
       (.I0(f0[19]),
        .I1(f2[19]),
        .I2(f2[31]),
        .O(D[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_14__0
       (.I0(f0[18]),
        .I1(f2[18]),
        .I2(f2[31]),
        .O(D[18]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_15__0
       (.I0(f0[17]),
        .I1(f2[17]),
        .I2(f2[31]),
        .O(D[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_16__0
       (.I0(f0[16]),
        .I1(f2[16]),
        .I2(f2[31]),
        .O(D[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_17__0
       (.I0(f0[15]),
        .I1(f2[15]),
        .I2(f2[31]),
        .O(D[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_18__0
       (.I0(f0[14]),
        .I1(f2[14]),
        .I2(f2[31]),
        .O(D[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_19__0
       (.I0(f0[13]),
        .I1(f2[13]),
        .I2(f2[31]),
        .O(D[13]));
  LUT2 #(
    .INIT(4'h8)) 
    mm0_i_1__0
       (.I0(f0[31]),
        .I1(f2[31]),
        .O(D[31]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_20__0
       (.I0(f0[12]),
        .I1(f2[12]),
        .I2(f2[31]),
        .O(D[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_21__0
       (.I0(f0[11]),
        .I1(f2[11]),
        .I2(f2[31]),
        .O(D[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_22__0
       (.I0(f0[10]),
        .I1(f2[10]),
        .I2(f2[31]),
        .O(D[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_23__0
       (.I0(f0[9]),
        .I1(f2[9]),
        .I2(f2[31]),
        .O(D[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_24__0
       (.I0(f0[8]),
        .I1(f2[8]),
        .I2(f2[31]),
        .O(D[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_25__0
       (.I0(f0[7]),
        .I1(f2[7]),
        .I2(f2[31]),
        .O(D[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_26__0
       (.I0(f0[6]),
        .I1(f2[6]),
        .I2(f2[31]),
        .O(D[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_27__0
       (.I0(f0[5]),
        .I1(f2[5]),
        .I2(f2[31]),
        .O(D[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_28__0
       (.I0(f0[4]),
        .I1(f2[4]),
        .I2(f2[31]),
        .O(D[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_29__0
       (.I0(f0[3]),
        .I1(f2[3]),
        .I2(f2[31]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_2__0
       (.I0(f0[30]),
        .I1(f2[30]),
        .I2(f2[31]),
        .O(D[30]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_30__0
       (.I0(f0[2]),
        .I1(f2[2]),
        .I2(f2[31]),
        .O(D[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_31__0
       (.I0(f0[1]),
        .I1(f2[1]),
        .I2(f2[31]),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_32__0
       (.I0(f0[0]),
        .I1(f2[0]),
        .I2(f2[31]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_3__0
       (.I0(f0[29]),
        .I1(f2[29]),
        .I2(f2[31]),
        .O(D[29]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_4__0
       (.I0(f0[28]),
        .I1(f2[28]),
        .I2(f2[31]),
        .O(D[28]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_5__0
       (.I0(f0[27]),
        .I1(f2[27]),
        .I2(f2[31]),
        .O(D[27]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_6__0
       (.I0(f0[26]),
        .I1(f2[26]),
        .I2(f2[31]),
        .O(D[26]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_7__0
       (.I0(f0[25]),
        .I1(f2[25]),
        .I2(f2[31]),
        .O(D[25]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_8__0
       (.I0(f0[24]),
        .I1(f2[24]),
        .I2(f2[31]),
        .O(D[24]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_9__0
       (.I0(f0[23]),
        .I1(f2[23]),
        .I2(f2[31]),
        .O(D[23]));
endmodule

(* ORIG_REF_NAME = "filter_applier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_applier_0
   (\slv_reg1_reg[15] ,
    O,
    \slv_reg1_reg[7] ,
    S,
    \slv_reg1_reg[12] ,
    \slv_reg1_reg[11] ,
    D,
    Q,
    f2__31_carry__1_0,
    f2__31_carry__1_1,
    f2__31_carry_i_4_0,
    f2__31_carry__0_0,
    CO,
    f2__31_carry__1_2,
    DI,
    f2__67_carry__1_0,
    f2_carry__0_0,
    f2_carry__0_1,
    \f_reg[0]_0 ,
    s00_axi_aclk);
  output [0:0]\slv_reg1_reg[15] ;
  output [1:0]O;
  output [3:0]\slv_reg1_reg[7] ;
  output [3:0]S;
  output \slv_reg1_reg[12] ;
  output \slv_reg1_reg[11] ;
  output [31:0]D;
  output [31:0]Q;
  input [8:0]f2__31_carry__1_0;
  input [21:0]f2__31_carry__1_1;
  input [2:0]f2__31_carry_i_4_0;
  input [3:0]f2__31_carry__0_0;
  input [0:0]CO;
  input [2:0]f2__31_carry__1_2;
  input [0:0]DI;
  input [0:0]f2__67_carry__1_0;
  input [23:0]f2_carry__0_0;
  input f2_carry__0_1;
  input \f_reg[0]_0 ;
  input s00_axi_aclk;

  wire [0:0]CO;
  wire [31:0]D;
  wire [0:0]DI;
  wire [1:0]O;
  wire [31:0]Q;
  wire [3:0]S;
  wire f0_carry__0_i_1_n_0;
  wire f0_carry__0_i_2_n_0;
  wire f0_carry__0_i_3_n_0;
  wire f0_carry__0_i_4_n_0;
  wire f0_carry__0_n_0;
  wire f0_carry__0_n_1;
  wire f0_carry__0_n_2;
  wire f0_carry__0_n_3;
  wire f0_carry__0_n_4;
  wire f0_carry__0_n_5;
  wire f0_carry__0_n_6;
  wire f0_carry__0_n_7;
  wire f0_carry__1_i_1_n_0;
  wire f0_carry__1_i_2_n_0;
  wire f0_carry__1_i_3_n_0;
  wire f0_carry__1_i_4_n_0;
  wire f0_carry__1_n_0;
  wire f0_carry__1_n_1;
  wire f0_carry__1_n_2;
  wire f0_carry__1_n_3;
  wire f0_carry__1_n_4;
  wire f0_carry__1_n_5;
  wire f0_carry__1_n_6;
  wire f0_carry__1_n_7;
  wire f0_carry__2_i_1_n_0;
  wire f0_carry__2_i_2_n_0;
  wire f0_carry__2_i_3_n_0;
  wire f0_carry__2_i_4_n_0;
  wire f0_carry__2_n_0;
  wire f0_carry__2_n_1;
  wire f0_carry__2_n_2;
  wire f0_carry__2_n_3;
  wire f0_carry__2_n_4;
  wire f0_carry__2_n_5;
  wire f0_carry__2_n_6;
  wire f0_carry__2_n_7;
  wire f0_carry__3_i_1_n_0;
  wire f0_carry__3_i_2_n_0;
  wire f0_carry__3_i_3_n_0;
  wire f0_carry__3_i_4_n_0;
  wire f0_carry__3_n_0;
  wire f0_carry__3_n_1;
  wire f0_carry__3_n_2;
  wire f0_carry__3_n_3;
  wire f0_carry__3_n_4;
  wire f0_carry__3_n_5;
  wire f0_carry__3_n_6;
  wire f0_carry__3_n_7;
  wire f0_carry__4_i_1_n_0;
  wire f0_carry__4_i_2_n_0;
  wire f0_carry__4_i_3_n_0;
  wire f0_carry__4_i_4_n_0;
  wire f0_carry__4_n_0;
  wire f0_carry__4_n_1;
  wire f0_carry__4_n_2;
  wire f0_carry__4_n_3;
  wire f0_carry__4_n_4;
  wire f0_carry__4_n_5;
  wire f0_carry__4_n_6;
  wire f0_carry__4_n_7;
  wire f0_carry__5_i_1_n_0;
  wire f0_carry__5_i_2_n_0;
  wire f0_carry__5_i_3_n_0;
  wire f0_carry__5_i_4_n_0;
  wire f0_carry__5_n_0;
  wire f0_carry__5_n_1;
  wire f0_carry__5_n_2;
  wire f0_carry__5_n_3;
  wire f0_carry__5_n_4;
  wire f0_carry__5_n_5;
  wire f0_carry__5_n_6;
  wire f0_carry__5_n_7;
  wire f0_carry__6_i_1_n_0;
  wire f0_carry__6_i_2_n_0;
  wire f0_carry__6_i_3_n_0;
  wire f0_carry__6_i_4_n_0;
  wire f0_carry__6_n_1;
  wire f0_carry__6_n_2;
  wire f0_carry__6_n_3;
  wire f0_carry__6_n_4;
  wire f0_carry__6_n_5;
  wire f0_carry__6_n_6;
  wire f0_carry__6_n_7;
  wire f0_carry_i_1_n_0;
  wire f0_carry_i_2_n_0;
  wire f0_carry_i_3_n_0;
  wire f0_carry_n_0;
  wire f0_carry_n_1;
  wire f0_carry_n_2;
  wire f0_carry_n_3;
  wire f0_carry_n_4;
  wire f0_carry_n_5;
  wire f0_carry_n_6;
  wire f0_carry_n_7;
  wire f2__138_carry__0_i_1_n_0;
  wire f2__138_carry__0_i_2_n_0;
  wire f2__138_carry__0_i_3_n_0;
  wire f2__138_carry__0_i_4_n_0;
  wire f2__138_carry__0_n_0;
  wire f2__138_carry__0_n_1;
  wire f2__138_carry__0_n_2;
  wire f2__138_carry__0_n_3;
  wire f2__138_carry__0_n_4;
  wire f2__138_carry__0_n_5;
  wire f2__138_carry__0_n_6;
  wire f2__138_carry__0_n_7;
  wire f2__138_carry__1_i_1_n_0;
  wire f2__138_carry__1_n_0;
  wire f2__138_carry__1_n_1;
  wire f2__138_carry__1_n_2;
  wire f2__138_carry__1_n_3;
  wire f2__138_carry__1_n_4;
  wire f2__138_carry__1_n_5;
  wire f2__138_carry__1_n_6;
  wire f2__138_carry__1_n_7;
  wire f2__138_carry__2_n_0;
  wire f2__138_carry__2_n_1;
  wire f2__138_carry__2_n_2;
  wire f2__138_carry__2_n_3;
  wire f2__138_carry__2_n_4;
  wire f2__138_carry__2_n_5;
  wire f2__138_carry__2_n_6;
  wire f2__138_carry__2_n_7;
  wire f2__138_carry__3_n_0;
  wire f2__138_carry__3_n_1;
  wire f2__138_carry__3_n_2;
  wire f2__138_carry__3_n_3;
  wire f2__138_carry__3_n_4;
  wire f2__138_carry__3_n_5;
  wire f2__138_carry__3_n_6;
  wire f2__138_carry__3_n_7;
  wire f2__138_carry__4_n_0;
  wire f2__138_carry__4_n_1;
  wire f2__138_carry__4_n_2;
  wire f2__138_carry__4_n_3;
  wire f2__138_carry__4_n_4;
  wire f2__138_carry__4_n_5;
  wire f2__138_carry__4_n_6;
  wire f2__138_carry__4_n_7;
  wire f2__138_carry__5_n_0;
  wire f2__138_carry__5_n_1;
  wire f2__138_carry__5_n_2;
  wire f2__138_carry__5_n_3;
  wire f2__138_carry__5_n_4;
  wire f2__138_carry__5_n_5;
  wire f2__138_carry__5_n_6;
  wire f2__138_carry__5_n_7;
  wire f2__138_carry__6_n_1;
  wire f2__138_carry__6_n_2;
  wire f2__138_carry__6_n_3;
  wire f2__138_carry__6_n_4;
  wire f2__138_carry__6_n_5;
  wire f2__138_carry__6_n_6;
  wire f2__138_carry__6_n_7;
  wire f2__138_carry_i_1_n_0;
  wire f2__138_carry_i_2_n_0;
  wire f2__138_carry_i_3_n_0;
  wire f2__138_carry_n_0;
  wire f2__138_carry_n_1;
  wire f2__138_carry_n_2;
  wire f2__138_carry_n_3;
  wire f2__138_carry_n_4;
  wire f2__138_carry_n_5;
  wire f2__138_carry_n_6;
  wire f2__138_carry_n_7;
  wire [3:0]f2__31_carry__0_0;
  wire f2__31_carry__0_i_1_n_0;
  wire f2__31_carry__0_i_2_n_0;
  wire f2__31_carry__0_i_3_n_0;
  wire f2__31_carry__0_i_4_n_0;
  wire f2__31_carry__0_i_5_n_0;
  wire f2__31_carry__0_i_6_n_0;
  wire f2__31_carry__0_n_0;
  wire f2__31_carry__0_n_1;
  wire f2__31_carry__0_n_2;
  wire f2__31_carry__0_n_3;
  wire f2__31_carry__0_n_4;
  wire f2__31_carry__0_n_5;
  wire f2__31_carry__0_n_6;
  wire f2__31_carry__0_n_7;
  wire [8:0]f2__31_carry__1_0;
  wire [21:0]f2__31_carry__1_1;
  wire [2:0]f2__31_carry__1_2;
  wire f2__31_carry__1_i_3_n_0;
  wire f2__31_carry__1_i_4_n_0;
  wire f2__31_carry__1_i_5_n_0;
  wire f2__31_carry__1_n_0;
  wire f2__31_carry__1_n_1;
  wire f2__31_carry__1_n_2;
  wire f2__31_carry__1_n_3;
  wire f2__31_carry__1_n_4;
  wire f2__31_carry__1_n_5;
  wire f2__31_carry__1_n_6;
  wire f2__31_carry__1_n_7;
  wire f2__31_carry__2_n_7;
  wire f2__31_carry_i_1_n_0;
  wire f2__31_carry_i_2_n_0;
  wire f2__31_carry_i_3_n_0;
  wire [2:0]f2__31_carry_i_4_0;
  wire f2__31_carry_i_4_n_0;
  wire f2__31_carry_n_0;
  wire f2__31_carry_n_1;
  wire f2__31_carry_n_2;
  wire f2__31_carry_n_3;
  wire f2__31_carry_n_4;
  wire f2__31_carry_n_5;
  wire f2__31_carry_n_6;
  wire f2__31_carry_n_7;
  wire f2__67_carry__0_i_1_n_0;
  wire f2__67_carry__0_i_2_n_0;
  wire f2__67_carry__0_i_3_n_0;
  wire f2__67_carry__0_i_4_n_0;
  wire f2__67_carry__0_n_0;
  wire f2__67_carry__0_n_1;
  wire f2__67_carry__0_n_2;
  wire f2__67_carry__0_n_3;
  wire f2__67_carry__0_n_4;
  wire f2__67_carry__0_n_5;
  wire f2__67_carry__0_n_6;
  wire f2__67_carry__0_n_7;
  wire [0:0]f2__67_carry__1_0;
  wire f2__67_carry__1_n_0;
  wire f2__67_carry__1_n_1;
  wire f2__67_carry__1_n_2;
  wire f2__67_carry__1_n_3;
  wire f2__67_carry__1_n_4;
  wire f2__67_carry__1_n_5;
  wire f2__67_carry__1_n_6;
  wire f2__67_carry__1_n_7;
  wire f2__67_carry__2_n_0;
  wire f2__67_carry__2_n_1;
  wire f2__67_carry__2_n_2;
  wire f2__67_carry__2_n_3;
  wire f2__67_carry__2_n_4;
  wire f2__67_carry__2_n_5;
  wire f2__67_carry__2_n_6;
  wire f2__67_carry__2_n_7;
  wire f2__67_carry__3_n_0;
  wire f2__67_carry__3_n_1;
  wire f2__67_carry__3_n_2;
  wire f2__67_carry__3_n_3;
  wire f2__67_carry__3_n_4;
  wire f2__67_carry__3_n_5;
  wire f2__67_carry__3_n_6;
  wire f2__67_carry__3_n_7;
  wire f2__67_carry__4_n_0;
  wire f2__67_carry__4_n_1;
  wire f2__67_carry__4_n_2;
  wire f2__67_carry__4_n_3;
  wire f2__67_carry__4_n_4;
  wire f2__67_carry__4_n_5;
  wire f2__67_carry__4_n_6;
  wire f2__67_carry__4_n_7;
  wire f2__67_carry__5_n_0;
  wire f2__67_carry__5_n_1;
  wire f2__67_carry__5_n_2;
  wire f2__67_carry__5_n_3;
  wire f2__67_carry__5_n_4;
  wire f2__67_carry__5_n_5;
  wire f2__67_carry__5_n_6;
  wire f2__67_carry__5_n_7;
  wire f2__67_carry__6_n_1;
  wire f2__67_carry__6_n_2;
  wire f2__67_carry__6_n_3;
  wire f2__67_carry__6_n_4;
  wire f2__67_carry__6_n_5;
  wire f2__67_carry__6_n_6;
  wire f2__67_carry__6_n_7;
  wire f2__67_carry_i_1_n_0;
  wire f2__67_carry_i_2_n_0;
  wire f2__67_carry_i_3_n_0;
  wire f2__67_carry_i_4_n_0;
  wire f2__67_carry_n_0;
  wire f2__67_carry_n_1;
  wire f2__67_carry_n_2;
  wire f2__67_carry_n_3;
  wire f2__67_carry_n_4;
  wire f2__67_carry_n_5;
  wire f2__67_carry_n_6;
  wire f2__67_carry_n_7;
  wire [23:0]f2_carry__0_0;
  wire f2_carry__0_1;
  wire f2_carry__0_i_6_n_0;
  wire f2_carry__0_n_0;
  wire f2_carry__0_n_1;
  wire f2_carry__0_n_2;
  wire f2_carry__0_n_3;
  wire f2_carry__0_n_4;
  wire f2_carry__0_n_5;
  wire f2_carry__0_n_6;
  wire f2_carry__0_n_7;
  wire f2_carry__1_n_2;
  wire f2_carry__1_n_3;
  wire f2_carry__1_n_7;
  wire f2_carry_n_0;
  wire f2_carry_n_1;
  wire f2_carry_n_2;
  wire f2_carry_n_3;
  wire f2_carry_n_4;
  wire f2_carry_n_5;
  wire f2_carry_n_6;
  wire f2_carry_n_7;
  wire \f_reg[0]_0 ;
  wire s00_axi_aclk;
  wire \slv_reg1_reg[11] ;
  wire \slv_reg1_reg[12] ;
  wire [0:0]\slv_reg1_reg[15] ;
  wire [3:0]\slv_reg1_reg[7] ;
  wire [3:3]NLW_f0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_f2__138_carry__6_CO_UNCONNECTED;
  wire [3:0]NLW_f2__31_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_f2__31_carry__2_O_UNCONNECTED;
  wire [3:3]NLW_f2__67_carry__6_CO_UNCONNECTED;
  wire [2:2]NLW_f2_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_f2_carry__1_O_UNCONNECTED;

  CARRY4 f0_carry
       (.CI(1'b0),
        .CO({f0_carry_n_0,f0_carry_n_1,f0_carry_n_2,f0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({f0_carry_n_4,f0_carry_n_5,f0_carry_n_6,f0_carry_n_7}),
        .S({f0_carry_i_1_n_0,f0_carry_i_2_n_0,f0_carry_i_3_n_0,f2__138_carry_n_7}));
  CARRY4 f0_carry__0
       (.CI(f0_carry_n_0),
        .CO({f0_carry__0_n_0,f0_carry__0_n_1,f0_carry__0_n_2,f0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({f0_carry__0_n_4,f0_carry__0_n_5,f0_carry__0_n_6,f0_carry__0_n_7}),
        .S({f0_carry__0_i_1_n_0,f0_carry__0_i_2_n_0,f0_carry__0_i_3_n_0,f0_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__0_i_1
       (.I0(f2__138_carry__0_n_4),
        .O(f0_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__0_i_2
       (.I0(f2__138_carry__0_n_5),
        .O(f0_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__0_i_3
       (.I0(f2__138_carry__0_n_6),
        .O(f0_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__0_i_4
       (.I0(f2__138_carry__0_n_7),
        .O(f0_carry__0_i_4_n_0));
  CARRY4 f0_carry__1
       (.CI(f0_carry__0_n_0),
        .CO({f0_carry__1_n_0,f0_carry__1_n_1,f0_carry__1_n_2,f0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({f0_carry__1_n_4,f0_carry__1_n_5,f0_carry__1_n_6,f0_carry__1_n_7}),
        .S({f0_carry__1_i_1_n_0,f0_carry__1_i_2_n_0,f0_carry__1_i_3_n_0,f0_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__1_i_1
       (.I0(f2__138_carry__1_n_4),
        .O(f0_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__1_i_2
       (.I0(f2__138_carry__1_n_5),
        .O(f0_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__1_i_3
       (.I0(f2__138_carry__1_n_6),
        .O(f0_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__1_i_4
       (.I0(f2__138_carry__1_n_7),
        .O(f0_carry__1_i_4_n_0));
  CARRY4 f0_carry__2
       (.CI(f0_carry__1_n_0),
        .CO({f0_carry__2_n_0,f0_carry__2_n_1,f0_carry__2_n_2,f0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({f0_carry__2_n_4,f0_carry__2_n_5,f0_carry__2_n_6,f0_carry__2_n_7}),
        .S({f0_carry__2_i_1_n_0,f0_carry__2_i_2_n_0,f0_carry__2_i_3_n_0,f0_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__2_i_1
       (.I0(f2__138_carry__2_n_4),
        .O(f0_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__2_i_2
       (.I0(f2__138_carry__2_n_5),
        .O(f0_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__2_i_3
       (.I0(f2__138_carry__2_n_6),
        .O(f0_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__2_i_4
       (.I0(f2__138_carry__2_n_7),
        .O(f0_carry__2_i_4_n_0));
  CARRY4 f0_carry__3
       (.CI(f0_carry__2_n_0),
        .CO({f0_carry__3_n_0,f0_carry__3_n_1,f0_carry__3_n_2,f0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({f0_carry__3_n_4,f0_carry__3_n_5,f0_carry__3_n_6,f0_carry__3_n_7}),
        .S({f0_carry__3_i_1_n_0,f0_carry__3_i_2_n_0,f0_carry__3_i_3_n_0,f0_carry__3_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__3_i_1
       (.I0(f2__138_carry__3_n_4),
        .O(f0_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__3_i_2
       (.I0(f2__138_carry__3_n_5),
        .O(f0_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__3_i_3
       (.I0(f2__138_carry__3_n_6),
        .O(f0_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__3_i_4
       (.I0(f2__138_carry__3_n_7),
        .O(f0_carry__3_i_4_n_0));
  CARRY4 f0_carry__4
       (.CI(f0_carry__3_n_0),
        .CO({f0_carry__4_n_0,f0_carry__4_n_1,f0_carry__4_n_2,f0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({f0_carry__4_n_4,f0_carry__4_n_5,f0_carry__4_n_6,f0_carry__4_n_7}),
        .S({f0_carry__4_i_1_n_0,f0_carry__4_i_2_n_0,f0_carry__4_i_3_n_0,f0_carry__4_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__4_i_1
       (.I0(f2__138_carry__4_n_4),
        .O(f0_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__4_i_2
       (.I0(f2__138_carry__4_n_5),
        .O(f0_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__4_i_3
       (.I0(f2__138_carry__4_n_6),
        .O(f0_carry__4_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__4_i_4
       (.I0(f2__138_carry__4_n_7),
        .O(f0_carry__4_i_4_n_0));
  CARRY4 f0_carry__5
       (.CI(f0_carry__4_n_0),
        .CO({f0_carry__5_n_0,f0_carry__5_n_1,f0_carry__5_n_2,f0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({f0_carry__5_n_4,f0_carry__5_n_5,f0_carry__5_n_6,f0_carry__5_n_7}),
        .S({f0_carry__5_i_1_n_0,f0_carry__5_i_2_n_0,f0_carry__5_i_3_n_0,f0_carry__5_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__5_i_1
       (.I0(f2__138_carry__5_n_4),
        .O(f0_carry__5_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__5_i_2
       (.I0(f2__138_carry__5_n_5),
        .O(f0_carry__5_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__5_i_3
       (.I0(f2__138_carry__5_n_6),
        .O(f0_carry__5_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__5_i_4
       (.I0(f2__138_carry__5_n_7),
        .O(f0_carry__5_i_4_n_0));
  CARRY4 f0_carry__6
       (.CI(f0_carry__5_n_0),
        .CO({NLW_f0_carry__6_CO_UNCONNECTED[3],f0_carry__6_n_1,f0_carry__6_n_2,f0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({f0_carry__6_n_4,f0_carry__6_n_5,f0_carry__6_n_6,f0_carry__6_n_7}),
        .S({f0_carry__6_i_1_n_0,f0_carry__6_i_2_n_0,f0_carry__6_i_3_n_0,f0_carry__6_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__6_i_1
       (.I0(f2__138_carry__6_n_4),
        .O(f0_carry__6_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__6_i_2
       (.I0(f2__138_carry__6_n_5),
        .O(f0_carry__6_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__6_i_3
       (.I0(f2__138_carry__6_n_6),
        .O(f0_carry__6_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry__6_i_4
       (.I0(f2__138_carry__6_n_7),
        .O(f0_carry__6_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry_i_1
       (.I0(f2__138_carry_n_4),
        .O(f0_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry_i_2
       (.I0(f2__138_carry_n_5),
        .O(f0_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    f0_carry_i_3
       (.I0(f2__138_carry_n_6),
        .O(f0_carry_i_3_n_0));
  CARRY4 f2__138_carry
       (.CI(1'b0),
        .CO({f2__138_carry_n_0,f2__138_carry_n_1,f2__138_carry_n_2,f2__138_carry_n_3}),
        .CYINIT(1'b0),
        .DI({f2_carry__0_0[10:8],1'b0}),
        .O({f2__138_carry_n_4,f2__138_carry_n_5,f2__138_carry_n_6,f2__138_carry_n_7}),
        .S({f2__138_carry_i_1_n_0,f2__138_carry_i_2_n_0,f2__138_carry_i_3_n_0,f2__67_carry_n_7}));
  CARRY4 f2__138_carry__0
       (.CI(f2__138_carry_n_0),
        .CO({f2__138_carry__0_n_0,f2__138_carry__0_n_1,f2__138_carry__0_n_2,f2__138_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(f2_carry__0_0[14:11]),
        .O({f2__138_carry__0_n_4,f2__138_carry__0_n_5,f2__138_carry__0_n_6,f2__138_carry__0_n_7}),
        .S({f2__138_carry__0_i_1_n_0,f2__138_carry__0_i_2_n_0,f2__138_carry__0_i_3_n_0,f2__138_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    f2__138_carry__0_i_1
       (.I0(f2_carry__0_0[14]),
        .I1(f2__67_carry__0_n_4),
        .O(f2__138_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    f2__138_carry__0_i_2
       (.I0(f2_carry__0_0[13]),
        .I1(f2__67_carry__0_n_5),
        .O(f2__138_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    f2__138_carry__0_i_3
       (.I0(f2_carry__0_0[12]),
        .I1(f2__67_carry__0_n_6),
        .O(f2__138_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    f2__138_carry__0_i_4
       (.I0(f2_carry__0_0[11]),
        .I1(f2__67_carry__0_n_7),
        .O(f2__138_carry__0_i_4_n_0));
  CARRY4 f2__138_carry__1
       (.CI(f2__138_carry__0_n_0),
        .CO({f2__138_carry__1_n_0,f2__138_carry__1_n_1,f2__138_carry__1_n_2,f2__138_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,f2_carry__0_0[15]}),
        .O({f2__138_carry__1_n_4,f2__138_carry__1_n_5,f2__138_carry__1_n_6,f2__138_carry__1_n_7}),
        .S({f2__67_carry__1_n_4,f2__67_carry__1_n_5,f2__67_carry__1_n_6,f2__138_carry__1_i_1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    f2__138_carry__1_i_1
       (.I0(f2_carry__0_0[15]),
        .I1(f2__67_carry__1_n_7),
        .O(f2__138_carry__1_i_1_n_0));
  CARRY4 f2__138_carry__2
       (.CI(f2__138_carry__1_n_0),
        .CO({f2__138_carry__2_n_0,f2__138_carry__2_n_1,f2__138_carry__2_n_2,f2__138_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({f2__138_carry__2_n_4,f2__138_carry__2_n_5,f2__138_carry__2_n_6,f2__138_carry__2_n_7}),
        .S({f2__67_carry__2_n_4,f2__67_carry__2_n_5,f2__67_carry__2_n_6,f2__67_carry__2_n_7}));
  CARRY4 f2__138_carry__3
       (.CI(f2__138_carry__2_n_0),
        .CO({f2__138_carry__3_n_0,f2__138_carry__3_n_1,f2__138_carry__3_n_2,f2__138_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({f2__138_carry__3_n_4,f2__138_carry__3_n_5,f2__138_carry__3_n_6,f2__138_carry__3_n_7}),
        .S({f2__67_carry__3_n_4,f2__67_carry__3_n_5,f2__67_carry__3_n_6,f2__67_carry__3_n_7}));
  CARRY4 f2__138_carry__4
       (.CI(f2__138_carry__3_n_0),
        .CO({f2__138_carry__4_n_0,f2__138_carry__4_n_1,f2__138_carry__4_n_2,f2__138_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({f2__138_carry__4_n_4,f2__138_carry__4_n_5,f2__138_carry__4_n_6,f2__138_carry__4_n_7}),
        .S({f2__67_carry__4_n_4,f2__67_carry__4_n_5,f2__67_carry__4_n_6,f2__67_carry__4_n_7}));
  CARRY4 f2__138_carry__5
       (.CI(f2__138_carry__4_n_0),
        .CO({f2__138_carry__5_n_0,f2__138_carry__5_n_1,f2__138_carry__5_n_2,f2__138_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({f2__138_carry__5_n_4,f2__138_carry__5_n_5,f2__138_carry__5_n_6,f2__138_carry__5_n_7}),
        .S({f2__67_carry__5_n_4,f2__67_carry__5_n_5,f2__67_carry__5_n_6,f2__67_carry__5_n_7}));
  CARRY4 f2__138_carry__6
       (.CI(f2__138_carry__5_n_0),
        .CO({NLW_f2__138_carry__6_CO_UNCONNECTED[3],f2__138_carry__6_n_1,f2__138_carry__6_n_2,f2__138_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({f2__138_carry__6_n_4,f2__138_carry__6_n_5,f2__138_carry__6_n_6,f2__138_carry__6_n_7}),
        .S({f2__67_carry__6_n_4,f2__67_carry__6_n_5,f2__67_carry__6_n_6,f2__67_carry__6_n_7}));
  LUT2 #(
    .INIT(4'h6)) 
    f2__138_carry_i_1
       (.I0(f2_carry__0_0[10]),
        .I1(f2__67_carry_n_4),
        .O(f2__138_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    f2__138_carry_i_2
       (.I0(f2_carry__0_0[9]),
        .I1(f2__67_carry_n_5),
        .O(f2__138_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    f2__138_carry_i_3
       (.I0(f2_carry__0_0[8]),
        .I1(f2__67_carry_n_6),
        .O(f2__138_carry_i_3_n_0));
  CARRY4 f2__31_carry
       (.CI(1'b0),
        .CO({f2__31_carry_n_0,f2__31_carry_n_1,f2__31_carry_n_2,f2__31_carry_n_3}),
        .CYINIT(1'b0),
        .DI({f2_carry_n_4,f2_carry_n_5,f2_carry_n_6,f2__31_carry__1_1[14]}),
        .O({f2__31_carry_n_4,f2__31_carry_n_5,f2__31_carry_n_6,f2__31_carry_n_7}),
        .S({f2__31_carry_i_1_n_0,f2__31_carry_i_2_n_0,f2__31_carry_i_3_n_0,f2__31_carry_i_4_n_0}));
  CARRY4 f2__31_carry__0
       (.CI(f2__31_carry_n_0),
        .CO({f2__31_carry__0_n_0,f2__31_carry__0_n_1,f2__31_carry__0_n_2,f2__31_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({f2_carry__0_n_4,f2_carry__0_n_5,f2_carry__0_n_6,f2_carry__0_n_7}),
        .O({f2__31_carry__0_n_4,f2__31_carry__0_n_5,f2__31_carry__0_n_6,f2__31_carry__0_n_7}),
        .S({f2__31_carry__0_i_1_n_0,f2__31_carry__0_i_2_n_0,f2__31_carry__0_i_3_n_0,f2__31_carry__0_i_4_n_0}));
  LUT4 #(
    .INIT(16'hA659)) 
    f2__31_carry__0_i_1
       (.I0(f2__31_carry__1_1[21]),
        .I1(f2__31_carry__0_i_5_n_0),
        .I2(f2__31_carry__1_1[20]),
        .I3(f2_carry__0_n_4),
        .O(f2__31_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    f2__31_carry__0_i_2
       (.I0(f2__31_carry__1_1[20]),
        .I1(f2__31_carry__0_i_5_n_0),
        .I2(f2_carry__0_n_5),
        .O(f2__31_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    f2__31_carry__0_i_3
       (.I0(f2__31_carry__1_1[19]),
        .I1(f2__31_carry__0_i_6_n_0),
        .I2(f2_carry__0_n_6),
        .O(f2__31_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAA955555556)) 
    f2__31_carry__0_i_4
       (.I0(f2__31_carry__1_1[18]),
        .I1(f2__31_carry__1_1[16]),
        .I2(f2__31_carry__1_1[14]),
        .I3(f2__31_carry__1_1[15]),
        .I4(f2__31_carry__1_1[17]),
        .I5(f2_carry__0_n_7),
        .O(f2__31_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    f2__31_carry__0_i_5
       (.I0(f2__31_carry__1_1[18]),
        .I1(f2__31_carry__1_1[16]),
        .I2(f2__31_carry__1_1[14]),
        .I3(f2__31_carry__1_1[15]),
        .I4(f2__31_carry__1_1[17]),
        .I5(f2__31_carry__1_1[19]),
        .O(f2__31_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    f2__31_carry__0_i_6
       (.I0(f2__31_carry__1_1[17]),
        .I1(f2__31_carry__1_1[15]),
        .I2(f2__31_carry__1_1[14]),
        .I3(f2__31_carry__1_1[16]),
        .I4(f2__31_carry__1_1[18]),
        .O(f2__31_carry__0_i_6_n_0));
  CARRY4 f2__31_carry__1
       (.CI(f2__31_carry__0_n_0),
        .CO({f2__31_carry__1_n_0,f2__31_carry__1_n_1,f2__31_carry__1_n_2,f2__31_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({O,DI,f2_carry__1_n_7}),
        .O({f2__31_carry__1_n_4,f2__31_carry__1_n_5,f2__31_carry__1_n_6,f2__31_carry__1_n_7}),
        .S({f2__67_carry__1_0,f2__31_carry__1_i_3_n_0,f2__31_carry__1_i_4_n_0,f2__31_carry__1_i_5_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    f2__31_carry__1_i_3
       (.I0(O[0]),
        .I1(O[1]),
        .O(f2__31_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h5565)) 
    f2__31_carry__1_i_4
       (.I0(O[0]),
        .I1(f2__31_carry__1_1[21]),
        .I2(f2__31_carry__0_i_5_n_0),
        .I3(f2__31_carry__1_1[20]),
        .O(f2__31_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h04FB)) 
    f2__31_carry__1_i_5
       (.I0(f2__31_carry__1_1[21]),
        .I1(f2__31_carry__0_i_5_n_0),
        .I2(f2__31_carry__1_1[20]),
        .I3(f2_carry__1_n_7),
        .O(f2__31_carry__1_i_5_n_0));
  CARRY4 f2__31_carry__2
       (.CI(f2__31_carry__1_n_0),
        .CO(NLW_f2__31_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_f2__31_carry__2_O_UNCONNECTED[3:1],f2__31_carry__2_n_7}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT5 #(
    .INIT(32'hAAA95556)) 
    f2__31_carry_i_1
       (.I0(f2__31_carry__1_1[17]),
        .I1(f2__31_carry__1_1[15]),
        .I2(f2__31_carry__1_1[14]),
        .I3(f2__31_carry__1_1[16]),
        .I4(f2_carry_n_4),
        .O(f2__31_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'hA956)) 
    f2__31_carry_i_2
       (.I0(f2__31_carry__1_1[16]),
        .I1(f2__31_carry__1_1[14]),
        .I2(f2__31_carry__1_1[15]),
        .I3(f2_carry_n_5),
        .O(f2__31_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    f2__31_carry_i_3
       (.I0(f2__31_carry__1_1[15]),
        .I1(f2__31_carry__1_1[14]),
        .I2(f2_carry_n_6),
        .O(f2__31_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    f2__31_carry_i_4
       (.I0(f2__31_carry__1_1[14]),
        .I1(f2_carry_n_7),
        .O(f2__31_carry_i_4_n_0));
  CARRY4 f2__67_carry
       (.CI(1'b0),
        .CO({f2__67_carry_n_0,f2__67_carry_n_1,f2__67_carry_n_2,f2__67_carry_n_3}),
        .CYINIT(1'b0),
        .DI(f2_carry__0_0[3:0]),
        .O({f2__67_carry_n_4,f2__67_carry_n_5,f2__67_carry_n_6,f2__67_carry_n_7}),
        .S({f2__67_carry_i_1_n_0,f2__67_carry_i_2_n_0,f2__67_carry_i_3_n_0,f2__67_carry_i_4_n_0}));
  CARRY4 f2__67_carry__0
       (.CI(f2__67_carry_n_0),
        .CO({f2__67_carry__0_n_0,f2__67_carry__0_n_1,f2__67_carry__0_n_2,f2__67_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(f2_carry__0_0[7:4]),
        .O({f2__67_carry__0_n_4,f2__67_carry__0_n_5,f2__67_carry__0_n_6,f2__67_carry__0_n_7}),
        .S({f2__67_carry__0_i_1_n_0,f2__67_carry__0_i_2_n_0,f2__67_carry__0_i_3_n_0,f2__67_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    f2__67_carry__0_i_1
       (.I0(f2_carry__0_0[7]),
        .I1(f2__31_carry__0_n_4),
        .O(f2__67_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    f2__67_carry__0_i_2
       (.I0(f2_carry__0_0[6]),
        .I1(f2__31_carry__0_n_5),
        .O(f2__67_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    f2__67_carry__0_i_3
       (.I0(f2_carry__0_0[5]),
        .I1(f2__31_carry__0_n_6),
        .O(f2__67_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    f2__67_carry__0_i_4
       (.I0(f2_carry__0_0[4]),
        .I1(f2__31_carry__0_n_7),
        .O(f2__67_carry__0_i_4_n_0));
  CARRY4 f2__67_carry__1
       (.CI(f2__67_carry__0_n_0),
        .CO({f2__67_carry__1_n_0,f2__67_carry__1_n_1,f2__67_carry__1_n_2,f2__67_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({f2__67_carry__1_n_4,f2__67_carry__1_n_5,f2__67_carry__1_n_6,f2__67_carry__1_n_7}),
        .S({f2__31_carry__1_n_4,f2__31_carry__1_n_5,f2__31_carry__1_n_6,f2__31_carry__1_n_7}));
  CARRY4 f2__67_carry__2
       (.CI(f2__67_carry__1_n_0),
        .CO({f2__67_carry__2_n_0,f2__67_carry__2_n_1,f2__67_carry__2_n_2,f2__67_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({f2__67_carry__2_n_4,f2__67_carry__2_n_5,f2__67_carry__2_n_6,f2__67_carry__2_n_7}),
        .S({f2__31_carry__2_n_7,f2__31_carry__2_n_7,f2__31_carry__2_n_7,f2__31_carry__2_n_7}));
  CARRY4 f2__67_carry__3
       (.CI(f2__67_carry__2_n_0),
        .CO({f2__67_carry__3_n_0,f2__67_carry__3_n_1,f2__67_carry__3_n_2,f2__67_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({f2__67_carry__3_n_4,f2__67_carry__3_n_5,f2__67_carry__3_n_6,f2__67_carry__3_n_7}),
        .S({f2__31_carry__2_n_7,f2__31_carry__2_n_7,f2__31_carry__2_n_7,f2__31_carry__2_n_7}));
  CARRY4 f2__67_carry__4
       (.CI(f2__67_carry__3_n_0),
        .CO({f2__67_carry__4_n_0,f2__67_carry__4_n_1,f2__67_carry__4_n_2,f2__67_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({f2__67_carry__4_n_4,f2__67_carry__4_n_5,f2__67_carry__4_n_6,f2__67_carry__4_n_7}),
        .S({f2__31_carry__2_n_7,f2__31_carry__2_n_7,f2__31_carry__2_n_7,f2__31_carry__2_n_7}));
  CARRY4 f2__67_carry__5
       (.CI(f2__67_carry__4_n_0),
        .CO({f2__67_carry__5_n_0,f2__67_carry__5_n_1,f2__67_carry__5_n_2,f2__67_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({f2__67_carry__5_n_4,f2__67_carry__5_n_5,f2__67_carry__5_n_6,f2__67_carry__5_n_7}),
        .S({f2__31_carry__2_n_7,f2__31_carry__2_n_7,f2__31_carry__2_n_7,f2__31_carry__2_n_7}));
  CARRY4 f2__67_carry__6
       (.CI(f2__67_carry__5_n_0),
        .CO({NLW_f2__67_carry__6_CO_UNCONNECTED[3],f2__67_carry__6_n_1,f2__67_carry__6_n_2,f2__67_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({f2__67_carry__6_n_4,f2__67_carry__6_n_5,f2__67_carry__6_n_6,f2__67_carry__6_n_7}),
        .S({f2__31_carry__2_n_7,f2__31_carry__2_n_7,f2__31_carry__2_n_7,f2__31_carry__2_n_7}));
  LUT2 #(
    .INIT(4'h6)) 
    f2__67_carry_i_1
       (.I0(f2_carry__0_0[3]),
        .I1(f2__31_carry_n_4),
        .O(f2__67_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    f2__67_carry_i_2
       (.I0(f2_carry__0_0[2]),
        .I1(f2__31_carry_n_5),
        .O(f2__67_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    f2__67_carry_i_3
       (.I0(f2_carry__0_0[1]),
        .I1(f2__31_carry_n_6),
        .O(f2__67_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    f2__67_carry_i_4
       (.I0(f2_carry__0_0[0]),
        .I1(f2__31_carry_n_7),
        .O(f2__67_carry_i_4_n_0));
  CARRY4 f2_carry
       (.CI(1'b0),
        .CO({f2_carry_n_0,f2_carry_n_1,f2_carry_n_2,f2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({f2__31_carry__1_0[2:1],f2__31_carry__1_1[8],1'b0}),
        .O({f2_carry_n_4,f2_carry_n_5,f2_carry_n_6,f2_carry_n_7}),
        .S({f2__31_carry_i_4_0,f2__31_carry__1_0[0]}));
  CARRY4 f2_carry__0
       (.CI(f2_carry_n_0),
        .CO({f2_carry__0_n_0,f2_carry__0_n_1,f2_carry__0_n_2,f2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(f2__31_carry__1_0[6:3]),
        .O({f2_carry__0_n_4,f2_carry__0_n_5,f2_carry__0_n_6,f2_carry__0_n_7}),
        .S(f2__31_carry__0_0));
  LUT4 #(
    .INIT(16'hA659)) 
    f2_carry__0_i_1
       (.I0(f2__31_carry__1_1[7]),
        .I1(f2_carry__0_1),
        .I2(f2__31_carry__1_1[6]),
        .I3(f2_carry__0_0[23]),
        .O(\slv_reg1_reg[7] [3]));
  LUT3 #(
    .INIT(8'h69)) 
    f2_carry__0_i_2
       (.I0(f2__31_carry__1_1[6]),
        .I1(f2_carry__0_1),
        .I2(f2_carry__0_0[22]),
        .O(\slv_reg1_reg[7] [2]));
  LUT3 #(
    .INIT(8'h69)) 
    f2_carry__0_i_3
       (.I0(f2__31_carry__1_1[5]),
        .I1(f2_carry__0_i_6_n_0),
        .I2(f2_carry__0_0[21]),
        .O(\slv_reg1_reg[7] [1]));
  LUT6 #(
    .INIT(64'hAAAAAAA955555556)) 
    f2_carry__0_i_4
       (.I0(f2__31_carry__1_1[4]),
        .I1(f2__31_carry__1_1[2]),
        .I2(f2__31_carry__1_1[0]),
        .I3(f2__31_carry__1_1[1]),
        .I4(f2__31_carry__1_1[3]),
        .I5(f2_carry__0_0[20]),
        .O(\slv_reg1_reg[7] [0]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    f2_carry__0_i_5__0
       (.I0(f2__31_carry__1_1[12]),
        .I1(f2__31_carry__1_1[10]),
        .I2(f2__31_carry__1_1[8]),
        .I3(f2__31_carry__1_1[9]),
        .I4(f2__31_carry__1_1[11]),
        .I5(f2__31_carry__1_1[13]),
        .O(\slv_reg1_reg[12] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    f2_carry__0_i_6
       (.I0(f2__31_carry__1_1[3]),
        .I1(f2__31_carry__1_1[1]),
        .I2(f2__31_carry__1_1[0]),
        .I3(f2__31_carry__1_1[2]),
        .I4(f2__31_carry__1_1[4]),
        .O(f2_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    f2_carry__0_i_6__0
       (.I0(f2__31_carry__1_1[11]),
        .I1(f2__31_carry__1_1[9]),
        .I2(f2__31_carry__1_1[8]),
        .I3(f2__31_carry__1_1[10]),
        .I4(f2__31_carry__1_1[12]),
        .O(\slv_reg1_reg[11] ));
  CARRY4 f2_carry__1
       (.CI(f2_carry__0_n_0),
        .CO({\slv_reg1_reg[15] ,NLW_f2_carry__1_CO_UNCONNECTED[2],f2_carry__1_n_2,f2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,CO,f2__31_carry__1_0[8:7]}),
        .O({NLW_f2_carry__1_O_UNCONNECTED[3],O,f2_carry__1_n_7}),
        .S({1'b1,f2__31_carry__1_2}));
  LUT5 #(
    .INIT(32'hAAA95556)) 
    f2_carry_i_1
       (.I0(f2__31_carry__1_1[3]),
        .I1(f2__31_carry__1_1[1]),
        .I2(f2__31_carry__1_1[0]),
        .I3(f2__31_carry__1_1[2]),
        .I4(f2_carry__0_0[19]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'hA956)) 
    f2_carry_i_2
       (.I0(f2__31_carry__1_1[2]),
        .I1(f2__31_carry__1_1[0]),
        .I2(f2__31_carry__1_1[1]),
        .I3(f2_carry__0_0[18]),
        .O(S[2]));
  LUT3 #(
    .INIT(8'h96)) 
    f2_carry_i_3__0
       (.I0(f2__31_carry__1_1[1]),
        .I1(f2__31_carry__1_1[0]),
        .I2(f2_carry__0_0[17]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    f2_carry_i_4
       (.I0(f2__31_carry__1_1[0]),
        .I1(f2_carry__0_0[16]),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[0]_0 ),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[0]_0 ),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[0]_0 ),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[0]_0 ),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[0]_0 ),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[0]_0 ),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[0]_0 ),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[0]_0 ),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[0]_0 ),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[0]_0 ),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[0]_0 ),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[0]_0 ),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[0]_0 ),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[0]_0 ),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[0]_0 ),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[0]_0 ),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[0]_0 ),
        .D(D[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[0]_0 ),
        .D(D[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[0]_0 ),
        .D(D[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[0]_0 ),
        .D(D[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[0]_0 ),
        .D(D[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[0]_0 ),
        .D(D[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[0]_0 ),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[0]_0 ),
        .D(D[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[0]_0 ),
        .D(D[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[0]_0 ),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[0]_0 ),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[0]_0 ),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[0]_0 ),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[0]_0 ),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[0]_0 ),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \f_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\f_reg[0]_0 ),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    mm0_i_1
       (.I0(f0_carry__6_n_4),
        .I1(f2__138_carry__6_n_4),
        .O(D[31]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_10
       (.I0(f0_carry__4_n_5),
        .I1(f2__138_carry__4_n_5),
        .I2(f2__138_carry__6_n_4),
        .O(D[22]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_11
       (.I0(f0_carry__4_n_6),
        .I1(f2__138_carry__4_n_6),
        .I2(f2__138_carry__6_n_4),
        .O(D[21]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_12
       (.I0(f0_carry__4_n_7),
        .I1(f2__138_carry__4_n_7),
        .I2(f2__138_carry__6_n_4),
        .O(D[20]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_13
       (.I0(f0_carry__3_n_4),
        .I1(f2__138_carry__3_n_4),
        .I2(f2__138_carry__6_n_4),
        .O(D[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_14
       (.I0(f0_carry__3_n_5),
        .I1(f2__138_carry__3_n_5),
        .I2(f2__138_carry__6_n_4),
        .O(D[18]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_15
       (.I0(f0_carry__3_n_6),
        .I1(f2__138_carry__3_n_6),
        .I2(f2__138_carry__6_n_4),
        .O(D[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_16
       (.I0(f0_carry__3_n_7),
        .I1(f2__138_carry__3_n_7),
        .I2(f2__138_carry__6_n_4),
        .O(D[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_17
       (.I0(f0_carry__2_n_4),
        .I1(f2__138_carry__2_n_4),
        .I2(f2__138_carry__6_n_4),
        .O(D[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_18
       (.I0(f0_carry__2_n_5),
        .I1(f2__138_carry__2_n_5),
        .I2(f2__138_carry__6_n_4),
        .O(D[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_19
       (.I0(f0_carry__2_n_6),
        .I1(f2__138_carry__2_n_6),
        .I2(f2__138_carry__6_n_4),
        .O(D[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_2
       (.I0(f0_carry__6_n_5),
        .I1(f2__138_carry__6_n_5),
        .I2(f2__138_carry__6_n_4),
        .O(D[30]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_20
       (.I0(f0_carry__2_n_7),
        .I1(f2__138_carry__2_n_7),
        .I2(f2__138_carry__6_n_4),
        .O(D[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_21
       (.I0(f0_carry__1_n_4),
        .I1(f2__138_carry__1_n_4),
        .I2(f2__138_carry__6_n_4),
        .O(D[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_22
       (.I0(f0_carry__1_n_5),
        .I1(f2__138_carry__1_n_5),
        .I2(f2__138_carry__6_n_4),
        .O(D[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_23
       (.I0(f0_carry__1_n_6),
        .I1(f2__138_carry__1_n_6),
        .I2(f2__138_carry__6_n_4),
        .O(D[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_24
       (.I0(f0_carry__1_n_7),
        .I1(f2__138_carry__1_n_7),
        .I2(f2__138_carry__6_n_4),
        .O(D[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_25
       (.I0(f0_carry__0_n_4),
        .I1(f2__138_carry__0_n_4),
        .I2(f2__138_carry__6_n_4),
        .O(D[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_26
       (.I0(f0_carry__0_n_5),
        .I1(f2__138_carry__0_n_5),
        .I2(f2__138_carry__6_n_4),
        .O(D[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_27
       (.I0(f0_carry__0_n_6),
        .I1(f2__138_carry__0_n_6),
        .I2(f2__138_carry__6_n_4),
        .O(D[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_28
       (.I0(f0_carry__0_n_7),
        .I1(f2__138_carry__0_n_7),
        .I2(f2__138_carry__6_n_4),
        .O(D[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_29
       (.I0(f0_carry_n_4),
        .I1(f2__138_carry_n_4),
        .I2(f2__138_carry__6_n_4),
        .O(D[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_3
       (.I0(f0_carry__6_n_6),
        .I1(f2__138_carry__6_n_6),
        .I2(f2__138_carry__6_n_4),
        .O(D[29]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_30
       (.I0(f0_carry_n_5),
        .I1(f2__138_carry_n_5),
        .I2(f2__138_carry__6_n_4),
        .O(D[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_31
       (.I0(f0_carry_n_6),
        .I1(f2__138_carry_n_6),
        .I2(f2__138_carry__6_n_4),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_32
       (.I0(f0_carry_n_7),
        .I1(f2__138_carry_n_7),
        .I2(f2__138_carry__6_n_4),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_4
       (.I0(f0_carry__6_n_7),
        .I1(f2__138_carry__6_n_7),
        .I2(f2__138_carry__6_n_4),
        .O(D[28]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_5
       (.I0(f0_carry__5_n_4),
        .I1(f2__138_carry__5_n_4),
        .I2(f2__138_carry__6_n_4),
        .O(D[27]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_6
       (.I0(f0_carry__5_n_5),
        .I1(f2__138_carry__5_n_5),
        .I2(f2__138_carry__6_n_4),
        .O(D[26]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_7
       (.I0(f0_carry__5_n_6),
        .I1(f2__138_carry__5_n_6),
        .I2(f2__138_carry__6_n_4),
        .O(D[25]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_8
       (.I0(f0_carry__5_n_7),
        .I1(f2__138_carry__5_n_7),
        .I2(f2__138_carry__6_n_4),
        .O(D[24]));
  LUT3 #(
    .INIT(8'hAC)) 
    mm0_i_9
       (.I0(f0_carry__4_n_4),
        .I1(f2__138_carry__4_n_4),
        .I2(f2__138_carry__6_n_4),
        .O(D[23]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_px
   (D,
    s00_axi_aclk,
    Q,
    f2_carry__0,
    \f2_inferred__0/i___70_carry__0 ,
    \f2_inferred__0/i___234_carry__1 ,
    \axi_rdata_reg[0] ,
    sel0,
    \axi_rdata_reg[24] ,
    \axi_rdata_reg[20] ,
    \axi_rdata_reg[19] ,
    \axi_rdata_reg[18] ,
    \axi_rdata_reg[17] ,
    \axi_rdata_reg[16] ,
    \axi_rdata_reg[15] ,
    \axi_rdata_reg[14] ,
    \axi_rdata_reg[13] ,
    \axi_rdata_reg[12] ,
    \axi_rdata_reg[11] ,
    \axi_rdata_reg[10] ,
    \axi_rdata_reg[9] ,
    \axi_rdata_reg[8] ,
    \axi_rdata_reg[7] ,
    \axi_rdata_reg[6] ,
    \axi_rdata_reg[5] ,
    \axi_rdata_reg[4] ,
    \axi_rdata_reg[3] ,
    \axi_rdata_reg[2] ,
    \axi_rdata_reg[1] );
  output [21:0]D;
  input s00_axi_aclk;
  input [8:0]Q;
  input [23:0]f2_carry__0;
  input [23:0]\f2_inferred__0/i___70_carry__0 ;
  input [15:0]\f2_inferred__0/i___234_carry__1 ;
  input \axi_rdata_reg[0] ;
  input [2:0]sel0;
  input \axi_rdata_reg[24] ;
  input \axi_rdata_reg[20] ;
  input \axi_rdata_reg[19] ;
  input \axi_rdata_reg[18] ;
  input \axi_rdata_reg[17] ;
  input \axi_rdata_reg[16] ;
  input \axi_rdata_reg[15] ;
  input \axi_rdata_reg[14] ;
  input \axi_rdata_reg[13] ;
  input \axi_rdata_reg[12] ;
  input \axi_rdata_reg[11] ;
  input \axi_rdata_reg[10] ;
  input \axi_rdata_reg[9] ;
  input \axi_rdata_reg[8] ;
  input \axi_rdata_reg[7] ;
  input \axi_rdata_reg[6] ;
  input \axi_rdata_reg[5] ;
  input \axi_rdata_reg[4] ;
  input \axi_rdata_reg[3] ;
  input \axi_rdata_reg[2] ;
  input \axi_rdata_reg[1] ;

  wire [9:0]C;
  wire [21:0]D;
  wire \FSM_sequential_STATE[0]_i_2_n_0 ;
  wire \FSM_sequential_STATE[0]_i_4_n_0 ;
  wire [8:0]Q;
  wire [2:0]STATE;
  wire aclken;
  wire add_n_0;
  wire add_n_1;
  wire add_n_10;
  wire add_n_11;
  wire add_n_12;
  wire add_n_13;
  wire add_n_14;
  wire add_n_15;
  wire add_n_16;
  wire add_n_17;
  wire add_n_18;
  wire add_n_19;
  wire add_n_2;
  wire add_n_20;
  wire add_n_21;
  wire add_n_22;
  wire add_n_23;
  wire add_n_24;
  wire add_n_25;
  wire add_n_26;
  wire add_n_27;
  wire add_n_28;
  wire add_n_29;
  wire add_n_3;
  wire add_n_30;
  wire add_n_31;
  wire add_n_4;
  wire add_n_5;
  wire add_n_6;
  wire add_n_7;
  wire add_n_8;
  wire add_n_9;
  wire \axi_rdata_reg[0] ;
  wire \axi_rdata_reg[10] ;
  wire \axi_rdata_reg[11] ;
  wire \axi_rdata_reg[12] ;
  wire \axi_rdata_reg[13] ;
  wire \axi_rdata_reg[14] ;
  wire \axi_rdata_reg[15] ;
  wire \axi_rdata_reg[16] ;
  wire \axi_rdata_reg[17] ;
  wire \axi_rdata_reg[18] ;
  wire \axi_rdata_reg[19] ;
  wire \axi_rdata_reg[1] ;
  wire \axi_rdata_reg[20] ;
  wire \axi_rdata_reg[24] ;
  wire \axi_rdata_reg[2] ;
  wire \axi_rdata_reg[3] ;
  wire \axi_rdata_reg[4] ;
  wire \axi_rdata_reg[5] ;
  wire \axi_rdata_reg[6] ;
  wire \axi_rdata_reg[7] ;
  wire \axi_rdata_reg[8] ;
  wire \axi_rdata_reg[9] ;
  wire [31:0]d;
  wire [24:0]data4;
  wire done_i_1_n_0;
  wire ecc_clken;
  wire [5:5]enables0_in;
  wire [4:4]enables1_in;
  wire \enables[1]_i_1_n_0 ;
  wire \enables[3]_i_1_n_0 ;
  wire \enables[4]_i_1_n_0 ;
  wire \enables[7]_i_1_n_0 ;
  wire \enables_reg_n_0_[1] ;
  wire \enables_reg_n_0_[3] ;
  wire \enables_reg_n_0_[4] ;
  wire f1_n_10;
  wire f1_n_11;
  wire f1_n_12;
  wire f1_n_13;
  wire f1_n_14;
  wire f1_n_15;
  wire f1_n_16;
  wire f1_n_17;
  wire f1_n_18;
  wire f1_n_19;
  wire f1_n_20;
  wire f1_n_21;
  wire f1_n_22;
  wire f1_n_23;
  wire f1_n_24;
  wire f1_n_25;
  wire f1_n_26;
  wire f1_n_27;
  wire f1_n_28;
  wire f1_n_29;
  wire f1_n_30;
  wire f1_n_31;
  wire f1_n_32;
  wire f1_n_33;
  wire f1_n_34;
  wire f1_n_35;
  wire f1_n_36;
  wire f1_n_37;
  wire f1_n_38;
  wire f1_n_39;
  wire f1_n_40;
  wire f1_n_41;
  wire f1_n_42;
  wire f1_n_43;
  wire f1_n_44;
  wire f1_n_45;
  wire f1_n_46;
  wire f1_n_47;
  wire f1_n_48;
  wire f1_n_49;
  wire f1_n_50;
  wire f1_n_51;
  wire f1_n_52;
  wire f1_n_53;
  wire f1_n_54;
  wire f1_n_9;
  wire [23:0]f2_carry__0;
  wire [15:0]\f2_inferred__0/i___234_carry__1 ;
  wire [23:0]\f2_inferred__0/i___70_carry__0 ;
  wire f2_n_0;
  wire f2_n_1;
  wire f2_n_10;
  wire f2_n_11;
  wire f2_n_12;
  wire f2_n_13;
  wire f2_n_14;
  wire f2_n_15;
  wire f2_n_16;
  wire f2_n_17;
  wire f2_n_18;
  wire f2_n_19;
  wire f2_n_2;
  wire f2_n_20;
  wire f2_n_21;
  wire f2_n_22;
  wire f2_n_23;
  wire f2_n_24;
  wire f2_n_25;
  wire f2_n_26;
  wire f2_n_27;
  wire f2_n_28;
  wire f2_n_29;
  wire f2_n_3;
  wire f2_n_30;
  wire f2_n_31;
  wire f2_n_32;
  wire f2_n_33;
  wire f2_n_34;
  wire f2_n_35;
  wire f2_n_36;
  wire f2_n_37;
  wire f2_n_38;
  wire f2_n_39;
  wire f2_n_4;
  wire f2_n_40;
  wire f2_n_41;
  wire f2_n_42;
  wire f2_n_43;
  wire f2_n_44;
  wire f2_n_45;
  wire f2_n_46;
  wire f2_n_47;
  wire f2_n_48;
  wire f2_n_49;
  wire f2_n_5;
  wire f2_n_50;
  wire f2_n_51;
  wire f2_n_52;
  wire f2_n_53;
  wire f2_n_54;
  wire f2_n_55;
  wire f2_n_56;
  wire f2_n_57;
  wire f2_n_58;
  wire f2_n_59;
  wire f2_n_6;
  wire f2_n_60;
  wire f2_n_61;
  wire f2_n_62;
  wire f2_n_63;
  wire f2_n_64;
  wire f2_n_65;
  wire f2_n_66;
  wire f2_n_67;
  wire f2_n_68;
  wire f2_n_69;
  wire f2_n_7;
  wire f2_n_70;
  wire f2_n_71;
  wire f2_n_72;
  wire f2_n_73;
  wire f2_n_74;
  wire f2_n_75;
  wire f2_n_76;
  wire f2_n_8;
  wire f2_n_9;
  wire [31:16]mm_reg__1;
  wire [31:16]mm_reg__1_0;
  wire multiplier1_n_16;
  wire multiplier1_n_17;
  wire multiplier1_n_18;
  wire multiplier1_n_19;
  wire multiplier1_n_20;
  wire multiplier1_n_21;
  wire multiplier1_n_22;
  wire multiplier1_n_23;
  wire multiplier1_n_24;
  wire multiplier1_n_25;
  wire multiplier1_n_26;
  wire multiplier1_n_27;
  wire multiplier1_n_28;
  wire multiplier1_n_29;
  wire multiplier1_n_30;
  wire multiplier1_n_31;
  wire multiplier2_n_16;
  wire multiplier2_n_17;
  wire multiplier2_n_18;
  wire multiplier2_n_19;
  wire multiplier2_n_20;
  wire multiplier2_n_21;
  wire multiplier2_n_22;
  wire multiplier2_n_23;
  wire multiplier2_n_24;
  wire multiplier2_n_25;
  wire multiplier2_n_26;
  wire multiplier2_n_27;
  wire multiplier2_n_28;
  wire multiplier2_n_29;
  wire multiplier2_n_30;
  wire multiplier2_n_31;
  wire \pixel[7]_i_1_n_0 ;
  wire [7:0]pixel_vector;
  wire [15:0]pxr;
  wire reg1_n_0;
  wire reg1_n_1;
  wire reg2_n_0;
  wire reg3_n_1;
  wire reg3_n_10;
  wire reg3_n_11;
  wire reg3_n_12;
  wire reg3_n_13;
  wire reg3_n_14;
  wire reg3_n_15;
  wire reg3_n_16;
  wire reg3_n_17;
  wire reg3_n_18;
  wire reg3_n_19;
  wire reg3_n_2;
  wire reg3_n_20;
  wire reg3_n_21;
  wire reg3_n_22;
  wire reg3_n_23;
  wire reg3_n_24;
  wire reg3_n_25;
  wire reg3_n_26;
  wire reg3_n_27;
  wire reg3_n_28;
  wire reg3_n_29;
  wire reg3_n_3;
  wire reg3_n_30;
  wire reg3_n_31;
  wire reg3_n_32;
  wire reg3_n_33;
  wire reg3_n_34;
  wire reg3_n_35;
  wire reg3_n_36;
  wire reg3_n_37;
  wire reg3_n_38;
  wire reg3_n_39;
  wire reg3_n_4;
  wire reg3_n_40;
  wire reg3_n_41;
  wire reg3_n_42;
  wire reg3_n_43;
  wire reg3_n_44;
  wire reg3_n_45;
  wire reg3_n_46;
  wire reg3_n_47;
  wire reg3_n_48;
  wire reg3_n_49;
  wire reg3_n_5;
  wire reg3_n_50;
  wire reg3_n_51;
  wire reg3_n_52;
  wire reg3_n_53;
  wire reg3_n_54;
  wire reg3_n_55;
  wire reg3_n_56;
  wire reg3_n_57;
  wire reg3_n_58;
  wire reg3_n_59;
  wire reg3_n_6;
  wire reg3_n_60;
  wire reg3_n_61;
  wire reg3_n_62;
  wire reg3_n_63;
  wire reg3_n_64;
  wire reg3_n_7;
  wire reg3_n_8;
  wire reg3_n_9;
  wire reg4_n_0;
  wire reg4_n_1;
  wire reg4_n_10;
  wire reg4_n_11;
  wire reg4_n_12;
  wire reg4_n_13;
  wire reg4_n_14;
  wire reg4_n_15;
  wire reg4_n_16;
  wire reg4_n_17;
  wire reg4_n_18;
  wire reg4_n_19;
  wire reg4_n_2;
  wire reg4_n_20;
  wire reg4_n_21;
  wire reg4_n_22;
  wire reg4_n_23;
  wire reg4_n_24;
  wire reg4_n_25;
  wire reg4_n_26;
  wire reg4_n_27;
  wire reg4_n_28;
  wire reg4_n_29;
  wire reg4_n_3;
  wire reg4_n_30;
  wire reg4_n_31;
  wire reg4_n_32;
  wire reg4_n_33;
  wire reg4_n_4;
  wire reg4_n_5;
  wire reg4_n_6;
  wire reg4_n_7;
  wire reg4_n_8;
  wire reg4_n_9;
  wire reg5_n_0;
  wire reg5_n_2;
  wire reg5_n_3;
  wire s00_axi_aclk;
  wire [2:0]sel0;
  wire [20:16]slv_reg4;
  wire [7:0]NLW_ecc_gen_ecc_data_out_UNCONNECTED;
  wire NLW_square_m_axis_dout_tvalid_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \FSM_sequential_STATE[0]_i_2 
       (.I0(pixel_vector[0]),
        .I1(pixel_vector[1]),
        .I2(pixel_vector[2]),
        .I3(pixel_vector[3]),
        .I4(\FSM_sequential_STATE[0]_i_4_n_0 ),
        .O(\FSM_sequential_STATE[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_STATE[0]_i_4 
       (.I0(pixel_vector[6]),
        .I1(pixel_vector[7]),
        .I2(pixel_vector[5]),
        .I3(pixel_vector[4]),
        .O(\FSM_sequential_STATE[0]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "initiate:000,s1:001,s2:010,s3:011,s4:100,finish:101" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_STATE_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(reg3_n_64),
        .Q(STATE[0]),
        .R(Q[8]));
  (* FSM_ENCODED_STATES = "initiate:000,s1:001,s2:010,s3:011,s4:100,finish:101" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_STATE_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(reg5_n_0),
        .Q(STATE[1]),
        .R(Q[8]));
  (* FSM_ENCODED_STATES = "initiate:000,s1:001,s2:010,s3:011,s4:100,finish:101" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_STATE_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(reg5_n_2),
        .Q(STATE[2]),
        .R(Q[8]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adder add
       (.E(\enables_reg_n_0_[4] ),
        .Q({reg3_n_5,reg3_n_6,reg3_n_7,reg3_n_8,reg3_n_9,reg3_n_10,reg3_n_11,reg3_n_12,reg3_n_13,reg3_n_14,reg3_n_15,reg3_n_16,reg3_n_17,reg3_n_18,reg3_n_19,reg3_n_20,reg3_n_21,reg3_n_22,reg3_n_23,reg3_n_24,reg3_n_25,reg3_n_26,reg3_n_27,reg3_n_28,reg3_n_29,reg3_n_30,reg3_n_31,reg3_n_32,reg3_n_33,reg3_n_34,reg3_n_35}),
        .S({reg3_n_36,reg3_n_37,reg3_n_38,reg3_n_39}),
        .s00_axi_aclk(s00_axi_aclk),
        .\xy_reg[11]_0 ({reg3_n_44,reg3_n_45,reg3_n_46,reg3_n_47}),
        .\xy_reg[15]_0 ({reg3_n_48,reg3_n_49,reg3_n_50,reg3_n_51}),
        .\xy_reg[19]_0 ({reg3_n_52,reg3_n_53,reg3_n_54,reg3_n_55}),
        .\xy_reg[23]_0 ({reg3_n_56,reg3_n_57,reg3_n_58,reg3_n_59}),
        .\xy_reg[27]_0 ({reg3_n_60,reg3_n_61,reg3_n_62,reg3_n_63}),
        .\xy_reg[31]_0 ({add_n_0,add_n_1,add_n_2,add_n_3,add_n_4,add_n_5,add_n_6,add_n_7,add_n_8,add_n_9,add_n_10,add_n_11,add_n_12,add_n_13,add_n_14,add_n_15,add_n_16,add_n_17,add_n_18,add_n_19,add_n_20,add_n_21,add_n_22,add_n_23,add_n_24,add_n_25,add_n_26,add_n_27,add_n_28,add_n_29,add_n_30,add_n_31}),
        .\xy_reg[31]_1 ({reg3_n_1,reg3_n_2,reg3_n_3,reg3_n_4}),
        .\xy_reg[7]_0 ({reg3_n_40,reg3_n_41,reg3_n_42,reg3_n_43}));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \axi_rdata[0]_i_1 
       (.I0(\axi_rdata_reg[0] ),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(data4[0]),
        .I4(sel0[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \axi_rdata[16]_i_1 
       (.I0(\axi_rdata_reg[16] ),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(slv_reg4[16]),
        .I4(sel0[0]),
        .O(D[16]));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \axi_rdata[17]_i_1 
       (.I0(\axi_rdata_reg[17] ),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(slv_reg4[17]),
        .I4(sel0[0]),
        .O(D[17]));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \axi_rdata[18]_i_1 
       (.I0(\axi_rdata_reg[18] ),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(slv_reg4[18]),
        .I4(sel0[0]),
        .O(D[18]));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \axi_rdata[19]_i_1 
       (.I0(\axi_rdata_reg[19] ),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(slv_reg4[19]),
        .I4(sel0[0]),
        .O(D[19]));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \axi_rdata[1]_i_1 
       (.I0(\axi_rdata_reg[1] ),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(data4[1]),
        .I4(sel0[0]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \axi_rdata[20]_i_1 
       (.I0(\axi_rdata_reg[20] ),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(slv_reg4[20]),
        .I4(sel0[0]),
        .O(D[20]));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \axi_rdata[24]_i_1 
       (.I0(\axi_rdata_reg[24] ),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(data4[24]),
        .I4(sel0[0]),
        .O(D[21]));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \axi_rdata[2]_i_1 
       (.I0(\axi_rdata_reg[2] ),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(data4[2]),
        .I4(sel0[0]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \axi_rdata[3]_i_1 
       (.I0(\axi_rdata_reg[3] ),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(data4[3]),
        .I4(sel0[0]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \axi_rdata[4]_i_1 
       (.I0(\axi_rdata_reg[4] ),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(data4[4]),
        .I4(sel0[0]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \axi_rdata[5]_i_1 
       (.I0(\axi_rdata_reg[5] ),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(data4[5]),
        .I4(sel0[0]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \axi_rdata[6]_i_1 
       (.I0(\axi_rdata_reg[6] ),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(data4[6]),
        .I4(sel0[0]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \axi_rdata[7]_i_1 
       (.I0(\axi_rdata_reg[7] ),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(data4[7]),
        .I4(sel0[0]),
        .O(D[7]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CRC crc_encoder
       (.D(pixel_vector),
        .Q(Q),
        .\axi_araddr_reg[3] (D[15:8]),
        .\axi_rdata_reg[10] (\axi_rdata_reg[10] ),
        .\axi_rdata_reg[11] (\axi_rdata_reg[11] ),
        .\axi_rdata_reg[12] (\axi_rdata_reg[12] ),
        .\axi_rdata_reg[13] (\axi_rdata_reg[13] ),
        .\axi_rdata_reg[14] (\axi_rdata_reg[14] ),
        .\axi_rdata_reg[15] (\axi_rdata_reg[15] ),
        .\axi_rdata_reg[8] (\axi_rdata_reg[8] ),
        .\axi_rdata_reg[9] (\axi_rdata_reg[9] ),
        .ecc_clken(ecc_clken),
        .s00_axi_aclk(s00_axi_aclk),
        .sel0(sel0));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    done_i_1
       (.I0(Q[8]),
        .I1(STATE[1]),
        .I2(STATE[0]),
        .I3(STATE[2]),
        .I4(data4[24]),
        .O(done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    done_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(done_i_1_n_0),
        .Q(data4[24]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HECC ecc_gen
       (.ecc_chkbits_out(slv_reg4),
        .ecc_clk(s00_axi_aclk),
        .ecc_clken(ecc_clken),
        .ecc_data_in(pixel_vector),
        .ecc_data_out(NLW_ecc_gen_ecc_data_out_UNCONNECTED[7:0]),
        .ecc_reset(Q[8]));
  LUT4 #(
    .INIT(16'hFF01)) 
    \enables[1]_i_1 
       (.I0(STATE[2]),
        .I1(STATE[1]),
        .I2(STATE[0]),
        .I3(\enables_reg_n_0_[1] ),
        .O(\enables[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF01)) 
    \enables[3]_i_1 
       (.I0(STATE[2]),
        .I1(reg2_n_0),
        .I2(STATE[1]),
        .I3(\enables_reg_n_0_[3] ),
        .O(\enables[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0400)) 
    \enables[4]_i_1 
       (.I0(STATE[2]),
        .I1(STATE[1]),
        .I2(STATE[0]),
        .I3(enables1_in),
        .I4(\enables_reg_n_0_[4] ),
        .O(\enables[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF20)) 
    \enables[7]_i_1 
       (.I0(STATE[2]),
        .I1(STATE[0]),
        .I2(\FSM_sequential_STATE[0]_i_2_n_0 ),
        .I3(ecc_clken),
        .O(\enables[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \enables_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\enables[1]_i_1_n_0 ),
        .Q(\enables_reg_n_0_[1] ),
        .R(Q[8]));
  FDRE #(
    .INIT(1'b0)) 
    \enables_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\enables[3]_i_1_n_0 ),
        .Q(\enables_reg_n_0_[3] ),
        .R(Q[8]));
  FDRE #(
    .INIT(1'b0)) 
    \enables_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\enables[4]_i_1_n_0 ),
        .Q(\enables_reg_n_0_[4] ),
        .R(Q[8]));
  FDRE #(
    .INIT(1'b0)) 
    \enables_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(reg5_n_3),
        .Q(aclken),
        .R(Q[8]));
  FDRE #(
    .INIT(1'b0)) 
    \enables_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\enables[7]_i_1_n_0 ),
        .Q(ecc_clken),
        .R(Q[8]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_applier f1
       (.CO(f1_n_9),
        .D({f1_n_22,f1_n_23,f1_n_24,f1_n_25,f1_n_26,f1_n_27,f1_n_28,f1_n_29,f1_n_30,f1_n_31,f1_n_32,f1_n_33,f1_n_34,f1_n_35,f1_n_36,f1_n_37,f1_n_38,f1_n_39,f1_n_40,f1_n_41,f1_n_42,f1_n_43,f1_n_44,f1_n_45,f1_n_46,f1_n_47,f1_n_48,f1_n_49,f1_n_50,f1_n_51,f1_n_52,f1_n_53}),
        .DI(f1_n_21),
        .O({f2_n_1,f2_n_2}),
        .Q(d),
        .S({f2_n_7,f2_n_8,f2_n_9,f2_n_10}),
        .f2__31_carry__1(f2_n_0),
        .f2_carry__0_0({f2_carry__0[23:17],f2_carry__0[7:0]}),
        .f2_carry__0_1({f2_n_3,f2_n_4,f2_n_5,f2_n_6}),
        .f2_carry__0_2(f2_n_11),
        .f2_carry__0_3(f2_n_12),
        .f2_carry__1_0(f1_n_54),
        .\f2_inferred__0/i___234_carry__1_0 (\f2_inferred__0/i___234_carry__1 ),
        .\f2_inferred__0/i___70_carry__0_0 (\f2_inferred__0/i___70_carry__0 ),
        .\f_reg[31]_0 (\enables_reg_n_0_[1] ),
        .s00_axi_aclk(s00_axi_aclk),
        .\slv_reg1_reg[10] ({f1_n_18,f1_n_19,f1_n_20}),
        .\slv_reg1_reg[14] ({f1_n_14,f1_n_15,f1_n_16,f1_n_17}),
        .\slv_reg1_reg[15] ({f1_n_11,f1_n_12,f1_n_13}),
        .\slv_reg1_reg[4] (f1_n_10),
        .\slv_reg3_reg[23] ({C[9:2],C[0]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_applier_0 f2
       (.CO(f1_n_9),
        .D({f2_n_13,f2_n_14,f2_n_15,f2_n_16,f2_n_17,f2_n_18,f2_n_19,f2_n_20,f2_n_21,f2_n_22,f2_n_23,f2_n_24,f2_n_25,f2_n_26,f2_n_27,f2_n_28,f2_n_29,f2_n_30,f2_n_31,f2_n_32,f2_n_33,f2_n_34,f2_n_35,f2_n_36,f2_n_37,f2_n_38,f2_n_39,f2_n_40,f2_n_41,f2_n_42,f2_n_43,f2_n_44}),
        .DI(f1_n_21),
        .O({f2_n_1,f2_n_2}),
        .Q({f2_n_45,f2_n_46,f2_n_47,f2_n_48,f2_n_49,f2_n_50,f2_n_51,f2_n_52,f2_n_53,f2_n_54,f2_n_55,f2_n_56,f2_n_57,f2_n_58,f2_n_59,f2_n_60,f2_n_61,f2_n_62,f2_n_63,f2_n_64,f2_n_65,f2_n_66,f2_n_67,f2_n_68,f2_n_69,f2_n_70,f2_n_71,f2_n_72,f2_n_73,f2_n_74,f2_n_75,f2_n_76}),
        .S({f2_n_7,f2_n_8,f2_n_9,f2_n_10}),
        .f2__31_carry__0_0({f1_n_14,f1_n_15,f1_n_16,f1_n_17}),
        .f2__31_carry__1_0({C[9:2],C[0]}),
        .f2__31_carry__1_1({\f2_inferred__0/i___70_carry__0 [23:16],\f2_inferred__0/i___70_carry__0 [13:0]}),
        .f2__31_carry__1_2({f1_n_11,f1_n_12,f1_n_13}),
        .f2__31_carry_i_4_0({f1_n_18,f1_n_19,f1_n_20}),
        .f2__67_carry__1_0(f1_n_54),
        .f2_carry__0_0(f2_carry__0),
        .f2_carry__0_1(f1_n_10),
        .\f_reg[0]_0 (\enables_reg_n_0_[1] ),
        .s00_axi_aclk(s00_axi_aclk),
        .\slv_reg1_reg[11] (f2_n_12),
        .\slv_reg1_reg[12] (f2_n_11),
        .\slv_reg1_reg[15] (f2_n_0),
        .\slv_reg1_reg[7] ({f2_n_3,f2_n_4,f2_n_5,f2_n_6}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiplier multiplier1
       (.D({f1_n_22,f1_n_23,f1_n_24,f1_n_25,f1_n_26,f1_n_27,f1_n_28,f1_n_29,f1_n_30,f1_n_31,f1_n_32,f1_n_33,f1_n_34,f1_n_35,f1_n_36,f1_n_37,f1_n_38,f1_n_39,f1_n_40,f1_n_41,f1_n_42,f1_n_43,f1_n_44,f1_n_45,f1_n_46,f1_n_47,f1_n_48,f1_n_49,f1_n_50,f1_n_51,f1_n_52,f1_n_53}),
        .mm_reg_0({mm_reg__1,multiplier1_n_16,multiplier1_n_17,multiplier1_n_18,multiplier1_n_19,multiplier1_n_20,multiplier1_n_21,multiplier1_n_22,multiplier1_n_23,multiplier1_n_24,multiplier1_n_25,multiplier1_n_26,multiplier1_n_27,multiplier1_n_28,multiplier1_n_29,multiplier1_n_30,multiplier1_n_31}),
        .mm_reg_1(\enables_reg_n_0_[1] ),
        .mm_reg_2(\enables_reg_n_0_[3] ),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiplier_1 multiplier2
       (.D({f2_n_13,f2_n_14,f2_n_15,f2_n_16,f2_n_17,f2_n_18,f2_n_19,f2_n_20,f2_n_21,f2_n_22,f2_n_23,f2_n_24,f2_n_25,f2_n_26,f2_n_27,f2_n_28,f2_n_29,f2_n_30,f2_n_31,f2_n_32,f2_n_33,f2_n_34,f2_n_35,f2_n_36,f2_n_37,f2_n_38,f2_n_39,f2_n_40,f2_n_41,f2_n_42,f2_n_43,f2_n_44}),
        .mm0__0_0(\enables_reg_n_0_[1] ),
        .\mm_reg[0]__0_0 (\enables_reg_n_0_[3] ),
        .mm_reg_0({mm_reg__1_0,multiplier2_n_16,multiplier2_n_17,multiplier2_n_18,multiplier2_n_19,multiplier2_n_20,multiplier2_n_21,multiplier2_n_22,multiplier2_n_23,multiplier2_n_24,multiplier2_n_25,multiplier2_n_26,multiplier2_n_27,multiplier2_n_28,multiplier2_n_29,multiplier2_n_30,multiplier2_n_31}),
        .s00_axi_aclk(s00_axi_aclk));
  LUT4 #(
    .INIT(16'h0008)) 
    \pixel[7]_i_1 
       (.I0(STATE[2]),
        .I1(STATE[0]),
        .I2(STATE[1]),
        .I3(Q[8]),
        .O(\pixel[7]_i_1_n_0 ));
  FDRE \pixel_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\pixel[7]_i_1_n_0 ),
        .D(pixel_vector[0]),
        .Q(data4[0]),
        .R(1'b0));
  FDRE \pixel_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\pixel[7]_i_1_n_0 ),
        .D(pixel_vector[1]),
        .Q(data4[1]),
        .R(1'b0));
  FDRE \pixel_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\pixel[7]_i_1_n_0 ),
        .D(pixel_vector[2]),
        .Q(data4[2]),
        .R(1'b0));
  FDRE \pixel_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\pixel[7]_i_1_n_0 ),
        .D(pixel_vector[3]),
        .Q(data4[3]),
        .R(1'b0));
  FDRE \pixel_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\pixel[7]_i_1_n_0 ),
        .D(pixel_vector[4]),
        .Q(data4[4]),
        .R(1'b0));
  FDRE \pixel_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\pixel[7]_i_1_n_0 ),
        .D(pixel_vector[5]),
        .Q(data4[5]),
        .R(1'b0));
  FDRE \pixel_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\pixel[7]_i_1_n_0 ),
        .D(pixel_vector[6]),
        .Q(data4[6]),
        .R(1'b0));
  FDRE \pixel_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\pixel[7]_i_1_n_0 ),
        .D(pixel_vector[7]),
        .Q(data4[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg reg1
       (.D(d),
        .\q_reg[24]_0 (reg1_n_1),
        .\q_reg[30]_0 (reg1_n_0),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_2 reg2
       (.D({f2_n_45,f2_n_46,f2_n_47,f2_n_48,f2_n_49,f2_n_50,f2_n_51,f2_n_52,f2_n_53,f2_n_54,f2_n_55,f2_n_56,f2_n_57,f2_n_58,f2_n_59,f2_n_60,f2_n_61,f2_n_62,f2_n_63,f2_n_64,f2_n_65,f2_n_66,f2_n_67,f2_n_68,f2_n_69,f2_n_70,f2_n_71,f2_n_72,f2_n_73,f2_n_74,f2_n_75,f2_n_76}),
        .\FSM_sequential_STATE_reg[0] (reg2_n_0),
        .\FSM_sequential_STATE_reg[1] (reg1_n_1),
        .\FSM_sequential_STATE_reg[1]_0 (reg1_n_0),
        .STATE(STATE[0]),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_3 reg3
       (.D({mm_reg__1,multiplier1_n_16,multiplier1_n_17,multiplier1_n_18,multiplier1_n_19,multiplier1_n_20,multiplier1_n_21,multiplier1_n_22,multiplier1_n_23,multiplier1_n_24,multiplier1_n_25,multiplier1_n_26,multiplier1_n_27,multiplier1_n_28,multiplier1_n_29,multiplier1_n_30,multiplier1_n_31}),
        .\FSM_sequential_STATE_reg[0] (reg4_n_0),
        .\FSM_sequential_STATE_reg[0]_0 (reg4_n_33),
        .\FSM_sequential_STATE_reg[0]_1 (\FSM_sequential_STATE[0]_i_2_n_0 ),
        .\FSM_sequential_STATE_reg[0]_2 (reg2_n_0),
        .\FSM_sequential_STATE_reg[2] (reg3_n_64),
        .Q({reg4_n_1,reg4_n_2,reg4_n_3,reg4_n_4,reg4_n_5,reg4_n_6,reg4_n_7,reg4_n_8,reg4_n_9,reg4_n_10,reg4_n_11,reg4_n_12,reg4_n_13,reg4_n_14,reg4_n_15,reg4_n_16,reg4_n_17,reg4_n_18,reg4_n_19,reg4_n_20,reg4_n_21,reg4_n_22,reg4_n_23,reg4_n_24,reg4_n_25,reg4_n_26,reg4_n_27,reg4_n_28,reg4_n_29,reg4_n_30,reg4_n_31,reg4_n_32}),
        .S({reg3_n_36,reg3_n_37,reg3_n_38,reg3_n_39}),
        .STATE(STATE),
        .enables0_in(enables0_in),
        .enables1_in(enables1_in),
        .\q_reg[11]_0 ({reg3_n_44,reg3_n_45,reg3_n_46,reg3_n_47}),
        .\q_reg[15]_0 ({reg3_n_48,reg3_n_49,reg3_n_50,reg3_n_51}),
        .\q_reg[19]_0 ({reg3_n_52,reg3_n_53,reg3_n_54,reg3_n_55}),
        .\q_reg[23]_0 ({reg3_n_56,reg3_n_57,reg3_n_58,reg3_n_59}),
        .\q_reg[27]_0 ({reg3_n_60,reg3_n_61,reg3_n_62,reg3_n_63}),
        .\q_reg[30]_0 ({reg3_n_5,reg3_n_6,reg3_n_7,reg3_n_8,reg3_n_9,reg3_n_10,reg3_n_11,reg3_n_12,reg3_n_13,reg3_n_14,reg3_n_15,reg3_n_16,reg3_n_17,reg3_n_18,reg3_n_19,reg3_n_20,reg3_n_21,reg3_n_22,reg3_n_23,reg3_n_24,reg3_n_25,reg3_n_26,reg3_n_27,reg3_n_28,reg3_n_29,reg3_n_30,reg3_n_31,reg3_n_32,reg3_n_33,reg3_n_34,reg3_n_35}),
        .\q_reg[31]_0 ({reg3_n_1,reg3_n_2,reg3_n_3,reg3_n_4}),
        .\q_reg[7]_0 ({reg3_n_40,reg3_n_41,reg3_n_42,reg3_n_43}),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_4 reg4
       (.D({mm_reg__1_0,multiplier2_n_16,multiplier2_n_17,multiplier2_n_18,multiplier2_n_19,multiplier2_n_20,multiplier2_n_21,multiplier2_n_22,multiplier2_n_23,multiplier2_n_24,multiplier2_n_25,multiplier2_n_26,multiplier2_n_27,multiplier2_n_28,multiplier2_n_29,multiplier2_n_30,multiplier2_n_31}),
        .Q({reg4_n_1,reg4_n_2,reg4_n_3,reg4_n_4,reg4_n_5,reg4_n_6,reg4_n_7,reg4_n_8,reg4_n_9,reg4_n_10,reg4_n_11,reg4_n_12,reg4_n_13,reg4_n_14,reg4_n_15,reg4_n_16,reg4_n_17,reg4_n_18,reg4_n_19,reg4_n_20,reg4_n_21,reg4_n_22,reg4_n_23,reg4_n_24,reg4_n_25,reg4_n_26,reg4_n_27,reg4_n_28,reg4_n_29,reg4_n_30,reg4_n_31,reg4_n_32}),
        .\q_reg[24]_0 (reg4_n_33),
        .\q_reg[30]_0 (reg4_n_0),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_5 reg5
       (.D({add_n_0,add_n_1,add_n_2,add_n_3,add_n_4,add_n_5,add_n_6,add_n_7,add_n_8,add_n_9,add_n_10,add_n_11,add_n_12,add_n_13,add_n_14,add_n_15,add_n_16,add_n_17,add_n_18,add_n_19,add_n_20,add_n_21,add_n_22,add_n_23,add_n_24,add_n_25,add_n_26,add_n_27,add_n_28,add_n_29,add_n_30,add_n_31}),
        .\FSM_sequential_STATE_reg[0] (reg5_n_0),
        .\FSM_sequential_STATE_reg[0]_0 (reg5_n_2),
        .\FSM_sequential_STATE_reg[0]_1 (reg5_n_3),
        .\FSM_sequential_STATE_reg[1] (reg2_n_0),
        .Q(pxr),
        .STATE(STATE),
        .aclken(aclken),
        .enables0_in(enables0_in),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cordic_0 square
       (.aclk(s00_axi_aclk),
        .aclken(aclken),
        .m_axis_dout_tdata(pixel_vector),
        .m_axis_dout_tvalid(NLW_square_m_axis_dout_tvalid_UNCONNECTED),
        .s_axis_cartesian_tdata(pxr),
        .s_axis_cartesian_tvalid(1'b1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiplier
   (mm_reg_0,
    mm_reg_1,
    mm_reg_2,
    s00_axi_aclk,
    D);
  output [31:0]mm_reg_0;
  input mm_reg_1;
  input mm_reg_2;
  input s00_axi_aclk;
  input [31:0]D;

  wire [31:0]D;
  wire mm0__0_n_100;
  wire mm0__0_n_101;
  wire mm0__0_n_102;
  wire mm0__0_n_103;
  wire mm0__0_n_104;
  wire mm0__0_n_105;
  wire mm0__0_n_106;
  wire mm0__0_n_107;
  wire mm0__0_n_108;
  wire mm0__0_n_109;
  wire mm0__0_n_110;
  wire mm0__0_n_111;
  wire mm0__0_n_112;
  wire mm0__0_n_113;
  wire mm0__0_n_114;
  wire mm0__0_n_115;
  wire mm0__0_n_116;
  wire mm0__0_n_117;
  wire mm0__0_n_118;
  wire mm0__0_n_119;
  wire mm0__0_n_120;
  wire mm0__0_n_121;
  wire mm0__0_n_122;
  wire mm0__0_n_123;
  wire mm0__0_n_124;
  wire mm0__0_n_125;
  wire mm0__0_n_126;
  wire mm0__0_n_127;
  wire mm0__0_n_128;
  wire mm0__0_n_129;
  wire mm0__0_n_130;
  wire mm0__0_n_131;
  wire mm0__0_n_132;
  wire mm0__0_n_133;
  wire mm0__0_n_134;
  wire mm0__0_n_135;
  wire mm0__0_n_136;
  wire mm0__0_n_137;
  wire mm0__0_n_138;
  wire mm0__0_n_139;
  wire mm0__0_n_140;
  wire mm0__0_n_141;
  wire mm0__0_n_142;
  wire mm0__0_n_143;
  wire mm0__0_n_144;
  wire mm0__0_n_145;
  wire mm0__0_n_146;
  wire mm0__0_n_147;
  wire mm0__0_n_148;
  wire mm0__0_n_149;
  wire mm0__0_n_150;
  wire mm0__0_n_151;
  wire mm0__0_n_152;
  wire mm0__0_n_153;
  wire mm0__0_n_58;
  wire mm0__0_n_59;
  wire mm0__0_n_60;
  wire mm0__0_n_61;
  wire mm0__0_n_62;
  wire mm0__0_n_63;
  wire mm0__0_n_64;
  wire mm0__0_n_65;
  wire mm0__0_n_66;
  wire mm0__0_n_67;
  wire mm0__0_n_68;
  wire mm0__0_n_69;
  wire mm0__0_n_70;
  wire mm0__0_n_71;
  wire mm0__0_n_72;
  wire mm0__0_n_73;
  wire mm0__0_n_74;
  wire mm0__0_n_75;
  wire mm0__0_n_76;
  wire mm0__0_n_77;
  wire mm0__0_n_78;
  wire mm0__0_n_79;
  wire mm0__0_n_80;
  wire mm0__0_n_81;
  wire mm0__0_n_82;
  wire mm0__0_n_83;
  wire mm0__0_n_84;
  wire mm0__0_n_85;
  wire mm0__0_n_86;
  wire mm0__0_n_87;
  wire mm0__0_n_88;
  wire mm0__0_n_89;
  wire mm0__0_n_90;
  wire mm0__0_n_91;
  wire mm0__0_n_92;
  wire mm0__0_n_93;
  wire mm0__0_n_94;
  wire mm0__0_n_95;
  wire mm0__0_n_96;
  wire mm0__0_n_97;
  wire mm0__0_n_98;
  wire mm0__0_n_99;
  wire mm0_n_100;
  wire mm0_n_101;
  wire mm0_n_102;
  wire mm0_n_103;
  wire mm0_n_104;
  wire mm0_n_105;
  wire mm0_n_106;
  wire mm0_n_107;
  wire mm0_n_108;
  wire mm0_n_109;
  wire mm0_n_110;
  wire mm0_n_111;
  wire mm0_n_112;
  wire mm0_n_113;
  wire mm0_n_114;
  wire mm0_n_115;
  wire mm0_n_116;
  wire mm0_n_117;
  wire mm0_n_118;
  wire mm0_n_119;
  wire mm0_n_120;
  wire mm0_n_121;
  wire mm0_n_122;
  wire mm0_n_123;
  wire mm0_n_124;
  wire mm0_n_125;
  wire mm0_n_126;
  wire mm0_n_127;
  wire mm0_n_128;
  wire mm0_n_129;
  wire mm0_n_130;
  wire mm0_n_131;
  wire mm0_n_132;
  wire mm0_n_133;
  wire mm0_n_134;
  wire mm0_n_135;
  wire mm0_n_136;
  wire mm0_n_137;
  wire mm0_n_138;
  wire mm0_n_139;
  wire mm0_n_140;
  wire mm0_n_141;
  wire mm0_n_142;
  wire mm0_n_143;
  wire mm0_n_144;
  wire mm0_n_145;
  wire mm0_n_146;
  wire mm0_n_147;
  wire mm0_n_148;
  wire mm0_n_149;
  wire mm0_n_150;
  wire mm0_n_151;
  wire mm0_n_152;
  wire mm0_n_153;
  wire mm0_n_58;
  wire mm0_n_59;
  wire mm0_n_60;
  wire mm0_n_61;
  wire mm0_n_62;
  wire mm0_n_63;
  wire mm0_n_64;
  wire mm0_n_65;
  wire mm0_n_66;
  wire mm0_n_67;
  wire mm0_n_68;
  wire mm0_n_69;
  wire mm0_n_70;
  wire mm0_n_71;
  wire mm0_n_72;
  wire mm0_n_73;
  wire mm0_n_74;
  wire mm0_n_75;
  wire mm0_n_76;
  wire mm0_n_77;
  wire mm0_n_78;
  wire mm0_n_79;
  wire mm0_n_80;
  wire mm0_n_81;
  wire mm0_n_82;
  wire mm0_n_83;
  wire mm0_n_84;
  wire mm0_n_85;
  wire mm0_n_86;
  wire mm0_n_87;
  wire mm0_n_88;
  wire mm0_n_89;
  wire mm0_n_90;
  wire mm0_n_91;
  wire mm0_n_92;
  wire mm0_n_93;
  wire mm0_n_94;
  wire mm0_n_95;
  wire mm0_n_96;
  wire mm0_n_97;
  wire mm0_n_98;
  wire mm0_n_99;
  wire \mm_reg[16]__0_n_0 ;
  wire [31:0]mm_reg_0;
  wire mm_reg_1;
  wire mm_reg_2;
  wire mm_reg_n_100;
  wire mm_reg_n_101;
  wire mm_reg_n_102;
  wire mm_reg_n_103;
  wire mm_reg_n_104;
  wire mm_reg_n_105;
  wire mm_reg_n_58;
  wire mm_reg_n_59;
  wire mm_reg_n_60;
  wire mm_reg_n_61;
  wire mm_reg_n_62;
  wire mm_reg_n_63;
  wire mm_reg_n_64;
  wire mm_reg_n_65;
  wire mm_reg_n_66;
  wire mm_reg_n_67;
  wire mm_reg_n_68;
  wire mm_reg_n_69;
  wire mm_reg_n_70;
  wire mm_reg_n_71;
  wire mm_reg_n_72;
  wire mm_reg_n_73;
  wire mm_reg_n_74;
  wire mm_reg_n_75;
  wire mm_reg_n_76;
  wire mm_reg_n_77;
  wire mm_reg_n_78;
  wire mm_reg_n_79;
  wire mm_reg_n_80;
  wire mm_reg_n_81;
  wire mm_reg_n_82;
  wire mm_reg_n_83;
  wire mm_reg_n_84;
  wire mm_reg_n_85;
  wire mm_reg_n_86;
  wire mm_reg_n_87;
  wire mm_reg_n_88;
  wire mm_reg_n_89;
  wire mm_reg_n_90;
  wire mm_reg_n_91;
  wire mm_reg_n_92;
  wire mm_reg_n_93;
  wire mm_reg_n_94;
  wire mm_reg_n_95;
  wire mm_reg_n_96;
  wire mm_reg_n_97;
  wire mm_reg_n_98;
  wire mm_reg_n_99;
  wire \q[19]_i_2_n_0 ;
  wire \q[19]_i_3_n_0 ;
  wire \q[19]_i_4_n_0 ;
  wire \q[23]_i_2_n_0 ;
  wire \q[23]_i_3_n_0 ;
  wire \q[23]_i_4_n_0 ;
  wire \q[23]_i_5_n_0 ;
  wire \q[27]_i_2_n_0 ;
  wire \q[27]_i_3_n_0 ;
  wire \q[27]_i_4_n_0 ;
  wire \q[27]_i_5_n_0 ;
  wire \q[31]_i_2_n_0 ;
  wire \q[31]_i_3_n_0 ;
  wire \q[31]_i_4_n_0 ;
  wire \q[31]_i_5_n_0 ;
  wire \q_reg[19]_i_1_n_0 ;
  wire \q_reg[19]_i_1_n_1 ;
  wire \q_reg[19]_i_1_n_2 ;
  wire \q_reg[19]_i_1_n_3 ;
  wire \q_reg[23]_i_1_n_0 ;
  wire \q_reg[23]_i_1_n_1 ;
  wire \q_reg[23]_i_1_n_2 ;
  wire \q_reg[23]_i_1_n_3 ;
  wire \q_reg[27]_i_1_n_0 ;
  wire \q_reg[27]_i_1_n_1 ;
  wire \q_reg[27]_i_1_n_2 ;
  wire \q_reg[27]_i_1_n_3 ;
  wire \q_reg[31]_i_1_n_1 ;
  wire \q_reg[31]_i_1_n_2 ;
  wire \q_reg[31]_i_1_n_3 ;
  wire s00_axi_aclk;
  wire NLW_mm0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mm0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mm0_OVERFLOW_UNCONNECTED;
  wire NLW_mm0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mm0_PATTERNDETECT_UNCONNECTED;
  wire NLW_mm0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mm0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mm0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mm0_CARRYOUT_UNCONNECTED;
  wire NLW_mm0__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mm0__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mm0__0_OVERFLOW_UNCONNECTED;
  wire NLW_mm0__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mm0__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_mm0__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mm0__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mm0__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mm0__0_CARRYOUT_UNCONNECTED;
  wire NLW_mm_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mm_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mm_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mm_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mm_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mm_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mm_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mm_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mm_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mm_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_q_reg[31]_i_1_CO_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mm0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mm0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({D[31],D[31],D[31],D[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mm0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mm0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mm0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(mm_reg_1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(mm_reg_1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(mm_reg_2),
        .CLK(s00_axi_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mm0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mm0_OVERFLOW_UNCONNECTED),
        .P({mm0_n_58,mm0_n_59,mm0_n_60,mm0_n_61,mm0_n_62,mm0_n_63,mm0_n_64,mm0_n_65,mm0_n_66,mm0_n_67,mm0_n_68,mm0_n_69,mm0_n_70,mm0_n_71,mm0_n_72,mm0_n_73,mm0_n_74,mm0_n_75,mm0_n_76,mm0_n_77,mm0_n_78,mm0_n_79,mm0_n_80,mm0_n_81,mm0_n_82,mm0_n_83,mm0_n_84,mm0_n_85,mm0_n_86,mm0_n_87,mm0_n_88,mm0_n_89,mm0_n_90,mm0_n_91,mm0_n_92,mm0_n_93,mm0_n_94,mm0_n_95,mm0_n_96,mm0_n_97,mm0_n_98,mm0_n_99,mm0_n_100,mm0_n_101,mm0_n_102,mm0_n_103,mm0_n_104,mm0_n_105}),
        .PATTERNBDETECT(NLW_mm0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mm0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mm0_n_106,mm0_n_107,mm0_n_108,mm0_n_109,mm0_n_110,mm0_n_111,mm0_n_112,mm0_n_113,mm0_n_114,mm0_n_115,mm0_n_116,mm0_n_117,mm0_n_118,mm0_n_119,mm0_n_120,mm0_n_121,mm0_n_122,mm0_n_123,mm0_n_124,mm0_n_125,mm0_n_126,mm0_n_127,mm0_n_128,mm0_n_129,mm0_n_130,mm0_n_131,mm0_n_132,mm0_n_133,mm0_n_134,mm0_n_135,mm0_n_136,mm0_n_137,mm0_n_138,mm0_n_139,mm0_n_140,mm0_n_141,mm0_n_142,mm0_n_143,mm0_n_144,mm0_n_145,mm0_n_146,mm0_n_147,mm0_n_148,mm0_n_149,mm0_n_150,mm0_n_151,mm0_n_152,mm0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mm0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mm0__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mm0__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,D[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mm0__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mm0__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mm0__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(mm_reg_1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(mm_reg_1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(s00_axi_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mm0__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mm0__0_OVERFLOW_UNCONNECTED),
        .P({mm0__0_n_58,mm0__0_n_59,mm0__0_n_60,mm0__0_n_61,mm0__0_n_62,mm0__0_n_63,mm0__0_n_64,mm0__0_n_65,mm0__0_n_66,mm0__0_n_67,mm0__0_n_68,mm0__0_n_69,mm0__0_n_70,mm0__0_n_71,mm0__0_n_72,mm0__0_n_73,mm0__0_n_74,mm0__0_n_75,mm0__0_n_76,mm0__0_n_77,mm0__0_n_78,mm0__0_n_79,mm0__0_n_80,mm0__0_n_81,mm0__0_n_82,mm0__0_n_83,mm0__0_n_84,mm0__0_n_85,mm0__0_n_86,mm0__0_n_87,mm0__0_n_88,mm0__0_n_89,mm0__0_n_90,mm0__0_n_91,mm0__0_n_92,mm0__0_n_93,mm0__0_n_94,mm0__0_n_95,mm0__0_n_96,mm0__0_n_97,mm0__0_n_98,mm0__0_n_99,mm0__0_n_100,mm0__0_n_101,mm0__0_n_102,mm0__0_n_103,mm0__0_n_104,mm0__0_n_105}),
        .PATTERNBDETECT(NLW_mm0__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mm0__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mm0__0_n_106,mm0__0_n_107,mm0__0_n_108,mm0__0_n_109,mm0__0_n_110,mm0__0_n_111,mm0__0_n_112,mm0__0_n_113,mm0__0_n_114,mm0__0_n_115,mm0__0_n_116,mm0__0_n_117,mm0__0_n_118,mm0__0_n_119,mm0__0_n_120,mm0__0_n_121,mm0__0_n_122,mm0__0_n_123,mm0__0_n_124,mm0__0_n_125,mm0__0_n_126,mm0__0_n_127,mm0__0_n_128,mm0__0_n_129,mm0__0_n_130,mm0__0_n_131,mm0__0_n_132,mm0__0_n_133,mm0__0_n_134,mm0__0_n_135,mm0__0_n_136,mm0__0_n_137,mm0__0_n_138,mm0__0_n_139,mm0__0_n_140,mm0__0_n_141,mm0__0_n_142,mm0__0_n_143,mm0__0_n_144,mm0__0_n_145,mm0__0_n_146,mm0__0_n_147,mm0__0_n_148,mm0__0_n_149,mm0__0_n_150,mm0__0_n_151,mm0__0_n_152,mm0__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mm0__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mm_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mm_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({D[31],D[31],D[31],D[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mm_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mm_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mm_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(mm_reg_1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(mm_reg_1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(mm_reg_2),
        .CLK(s00_axi_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mm_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mm_reg_OVERFLOW_UNCONNECTED),
        .P({mm_reg_n_58,mm_reg_n_59,mm_reg_n_60,mm_reg_n_61,mm_reg_n_62,mm_reg_n_63,mm_reg_n_64,mm_reg_n_65,mm_reg_n_66,mm_reg_n_67,mm_reg_n_68,mm_reg_n_69,mm_reg_n_70,mm_reg_n_71,mm_reg_n_72,mm_reg_n_73,mm_reg_n_74,mm_reg_n_75,mm_reg_n_76,mm_reg_n_77,mm_reg_n_78,mm_reg_n_79,mm_reg_n_80,mm_reg_n_81,mm_reg_n_82,mm_reg_n_83,mm_reg_n_84,mm_reg_n_85,mm_reg_n_86,mm_reg_n_87,mm_reg_n_88,mm_reg_n_89,mm_reg_n_90,mm_reg_n_91,mm_reg_n_92,mm_reg_n_93,mm_reg_n_94,mm_reg_n_95,mm_reg_n_96,mm_reg_n_97,mm_reg_n_98,mm_reg_n_99,mm_reg_n_100,mm_reg_n_101,mm_reg_n_102,mm_reg_n_103,mm_reg_n_104,mm_reg_n_105}),
        .PATTERNBDETECT(NLW_mm_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mm_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({mm0__0_n_106,mm0__0_n_107,mm0__0_n_108,mm0__0_n_109,mm0__0_n_110,mm0__0_n_111,mm0__0_n_112,mm0__0_n_113,mm0__0_n_114,mm0__0_n_115,mm0__0_n_116,mm0__0_n_117,mm0__0_n_118,mm0__0_n_119,mm0__0_n_120,mm0__0_n_121,mm0__0_n_122,mm0__0_n_123,mm0__0_n_124,mm0__0_n_125,mm0__0_n_126,mm0__0_n_127,mm0__0_n_128,mm0__0_n_129,mm0__0_n_130,mm0__0_n_131,mm0__0_n_132,mm0__0_n_133,mm0__0_n_134,mm0__0_n_135,mm0__0_n_136,mm0__0_n_137,mm0__0_n_138,mm0__0_n_139,mm0__0_n_140,mm0__0_n_141,mm0__0_n_142,mm0__0_n_143,mm0__0_n_144,mm0__0_n_145,mm0__0_n_146,mm0__0_n_147,mm0__0_n_148,mm0__0_n_149,mm0__0_n_150,mm0__0_n_151,mm0__0_n_152,mm0__0_n_153}),
        .PCOUT(NLW_mm_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mm_reg_UNDERFLOW_UNCONNECTED));
  FDRE \mm_reg[0]__0 
       (.C(s00_axi_aclk),
        .CE(mm_reg_2),
        .D(mm0__0_n_105),
        .Q(mm_reg_0[0]),
        .R(1'b0));
  FDRE \mm_reg[10]__0 
       (.C(s00_axi_aclk),
        .CE(mm_reg_2),
        .D(mm0__0_n_95),
        .Q(mm_reg_0[10]),
        .R(1'b0));
  FDRE \mm_reg[11]__0 
       (.C(s00_axi_aclk),
        .CE(mm_reg_2),
        .D(mm0__0_n_94),
        .Q(mm_reg_0[11]),
        .R(1'b0));
  FDRE \mm_reg[12]__0 
       (.C(s00_axi_aclk),
        .CE(mm_reg_2),
        .D(mm0__0_n_93),
        .Q(mm_reg_0[12]),
        .R(1'b0));
  FDRE \mm_reg[13]__0 
       (.C(s00_axi_aclk),
        .CE(mm_reg_2),
        .D(mm0__0_n_92),
        .Q(mm_reg_0[13]),
        .R(1'b0));
  FDRE \mm_reg[14]__0 
       (.C(s00_axi_aclk),
        .CE(mm_reg_2),
        .D(mm0__0_n_91),
        .Q(mm_reg_0[14]),
        .R(1'b0));
  FDRE \mm_reg[15]__0 
       (.C(s00_axi_aclk),
        .CE(mm_reg_2),
        .D(mm0__0_n_90),
        .Q(mm_reg_0[15]),
        .R(1'b0));
  FDRE \mm_reg[16]__0 
       (.C(s00_axi_aclk),
        .CE(mm_reg_2),
        .D(mm0__0_n_89),
        .Q(\mm_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \mm_reg[1]__0 
       (.C(s00_axi_aclk),
        .CE(mm_reg_2),
        .D(mm0__0_n_104),
        .Q(mm_reg_0[1]),
        .R(1'b0));
  FDRE \mm_reg[2]__0 
       (.C(s00_axi_aclk),
        .CE(mm_reg_2),
        .D(mm0__0_n_103),
        .Q(mm_reg_0[2]),
        .R(1'b0));
  FDRE \mm_reg[3]__0 
       (.C(s00_axi_aclk),
        .CE(mm_reg_2),
        .D(mm0__0_n_102),
        .Q(mm_reg_0[3]),
        .R(1'b0));
  FDRE \mm_reg[4]__0 
       (.C(s00_axi_aclk),
        .CE(mm_reg_2),
        .D(mm0__0_n_101),
        .Q(mm_reg_0[4]),
        .R(1'b0));
  FDRE \mm_reg[5]__0 
       (.C(s00_axi_aclk),
        .CE(mm_reg_2),
        .D(mm0__0_n_100),
        .Q(mm_reg_0[5]),
        .R(1'b0));
  FDRE \mm_reg[6]__0 
       (.C(s00_axi_aclk),
        .CE(mm_reg_2),
        .D(mm0__0_n_99),
        .Q(mm_reg_0[6]),
        .R(1'b0));
  FDRE \mm_reg[7]__0 
       (.C(s00_axi_aclk),
        .CE(mm_reg_2),
        .D(mm0__0_n_98),
        .Q(mm_reg_0[7]),
        .R(1'b0));
  FDRE \mm_reg[8]__0 
       (.C(s00_axi_aclk),
        .CE(mm_reg_2),
        .D(mm0__0_n_97),
        .Q(mm_reg_0[8]),
        .R(1'b0));
  FDRE \mm_reg[9]__0 
       (.C(s00_axi_aclk),
        .CE(mm_reg_2),
        .D(mm0__0_n_96),
        .Q(mm_reg_0[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \q[19]_i_2 
       (.I0(mm_reg_n_103),
        .I1(mm0_n_103),
        .O(\q[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[19]_i_3 
       (.I0(mm_reg_n_104),
        .I1(mm0_n_104),
        .O(\q[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[19]_i_4 
       (.I0(mm_reg_n_105),
        .I1(mm0_n_105),
        .O(\q[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[23]_i_2 
       (.I0(mm_reg_n_99),
        .I1(mm0_n_99),
        .O(\q[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[23]_i_3 
       (.I0(mm_reg_n_100),
        .I1(mm0_n_100),
        .O(\q[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[23]_i_4 
       (.I0(mm_reg_n_101),
        .I1(mm0_n_101),
        .O(\q[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[23]_i_5 
       (.I0(mm_reg_n_102),
        .I1(mm0_n_102),
        .O(\q[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[27]_i_2 
       (.I0(mm_reg_n_95),
        .I1(mm0_n_95),
        .O(\q[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[27]_i_3 
       (.I0(mm_reg_n_96),
        .I1(mm0_n_96),
        .O(\q[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[27]_i_4 
       (.I0(mm_reg_n_97),
        .I1(mm0_n_97),
        .O(\q[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[27]_i_5 
       (.I0(mm_reg_n_98),
        .I1(mm0_n_98),
        .O(\q[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[31]_i_2 
       (.I0(mm_reg_n_91),
        .I1(mm0_n_91),
        .O(\q[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[31]_i_3 
       (.I0(mm_reg_n_92),
        .I1(mm0_n_92),
        .O(\q[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[31]_i_4 
       (.I0(mm_reg_n_93),
        .I1(mm0_n_93),
        .O(\q[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[31]_i_5 
       (.I0(mm_reg_n_94),
        .I1(mm0_n_94),
        .O(\q[31]_i_5_n_0 ));
  CARRY4 \q_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\q_reg[19]_i_1_n_0 ,\q_reg[19]_i_1_n_1 ,\q_reg[19]_i_1_n_2 ,\q_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({mm_reg_n_103,mm_reg_n_104,mm_reg_n_105,1'b0}),
        .O(mm_reg_0[19:16]),
        .S({\q[19]_i_2_n_0 ,\q[19]_i_3_n_0 ,\q[19]_i_4_n_0 ,\mm_reg[16]__0_n_0 }));
  CARRY4 \q_reg[23]_i_1 
       (.CI(\q_reg[19]_i_1_n_0 ),
        .CO({\q_reg[23]_i_1_n_0 ,\q_reg[23]_i_1_n_1 ,\q_reg[23]_i_1_n_2 ,\q_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({mm_reg_n_99,mm_reg_n_100,mm_reg_n_101,mm_reg_n_102}),
        .O(mm_reg_0[23:20]),
        .S({\q[23]_i_2_n_0 ,\q[23]_i_3_n_0 ,\q[23]_i_4_n_0 ,\q[23]_i_5_n_0 }));
  CARRY4 \q_reg[27]_i_1 
       (.CI(\q_reg[23]_i_1_n_0 ),
        .CO({\q_reg[27]_i_1_n_0 ,\q_reg[27]_i_1_n_1 ,\q_reg[27]_i_1_n_2 ,\q_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({mm_reg_n_95,mm_reg_n_96,mm_reg_n_97,mm_reg_n_98}),
        .O(mm_reg_0[27:24]),
        .S({\q[27]_i_2_n_0 ,\q[27]_i_3_n_0 ,\q[27]_i_4_n_0 ,\q[27]_i_5_n_0 }));
  CARRY4 \q_reg[31]_i_1 
       (.CI(\q_reg[27]_i_1_n_0 ),
        .CO({\NLW_q_reg[31]_i_1_CO_UNCONNECTED [3],\q_reg[31]_i_1_n_1 ,\q_reg[31]_i_1_n_2 ,\q_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,mm_reg_n_92,mm_reg_n_93,mm_reg_n_94}),
        .O(mm_reg_0[31:28]),
        .S({\q[31]_i_2_n_0 ,\q[31]_i_3_n_0 ,\q[31]_i_4_n_0 ,\q[31]_i_5_n_0 }));
endmodule

(* ORIG_REF_NAME = "multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiplier_1
   (mm_reg_0,
    mm0__0_0,
    \mm_reg[0]__0_0 ,
    s00_axi_aclk,
    D);
  output [31:0]mm_reg_0;
  input mm0__0_0;
  input \mm_reg[0]__0_0 ;
  input s00_axi_aclk;
  input [31:0]D;

  wire [31:0]D;
  wire mm0__0_0;
  wire mm0__0_n_100;
  wire mm0__0_n_101;
  wire mm0__0_n_102;
  wire mm0__0_n_103;
  wire mm0__0_n_104;
  wire mm0__0_n_105;
  wire mm0__0_n_106;
  wire mm0__0_n_107;
  wire mm0__0_n_108;
  wire mm0__0_n_109;
  wire mm0__0_n_110;
  wire mm0__0_n_111;
  wire mm0__0_n_112;
  wire mm0__0_n_113;
  wire mm0__0_n_114;
  wire mm0__0_n_115;
  wire mm0__0_n_116;
  wire mm0__0_n_117;
  wire mm0__0_n_118;
  wire mm0__0_n_119;
  wire mm0__0_n_120;
  wire mm0__0_n_121;
  wire mm0__0_n_122;
  wire mm0__0_n_123;
  wire mm0__0_n_124;
  wire mm0__0_n_125;
  wire mm0__0_n_126;
  wire mm0__0_n_127;
  wire mm0__0_n_128;
  wire mm0__0_n_129;
  wire mm0__0_n_130;
  wire mm0__0_n_131;
  wire mm0__0_n_132;
  wire mm0__0_n_133;
  wire mm0__0_n_134;
  wire mm0__0_n_135;
  wire mm0__0_n_136;
  wire mm0__0_n_137;
  wire mm0__0_n_138;
  wire mm0__0_n_139;
  wire mm0__0_n_140;
  wire mm0__0_n_141;
  wire mm0__0_n_142;
  wire mm0__0_n_143;
  wire mm0__0_n_144;
  wire mm0__0_n_145;
  wire mm0__0_n_146;
  wire mm0__0_n_147;
  wire mm0__0_n_148;
  wire mm0__0_n_149;
  wire mm0__0_n_150;
  wire mm0__0_n_151;
  wire mm0__0_n_152;
  wire mm0__0_n_153;
  wire mm0__0_n_58;
  wire mm0__0_n_59;
  wire mm0__0_n_60;
  wire mm0__0_n_61;
  wire mm0__0_n_62;
  wire mm0__0_n_63;
  wire mm0__0_n_64;
  wire mm0__0_n_65;
  wire mm0__0_n_66;
  wire mm0__0_n_67;
  wire mm0__0_n_68;
  wire mm0__0_n_69;
  wire mm0__0_n_70;
  wire mm0__0_n_71;
  wire mm0__0_n_72;
  wire mm0__0_n_73;
  wire mm0__0_n_74;
  wire mm0__0_n_75;
  wire mm0__0_n_76;
  wire mm0__0_n_77;
  wire mm0__0_n_78;
  wire mm0__0_n_79;
  wire mm0__0_n_80;
  wire mm0__0_n_81;
  wire mm0__0_n_82;
  wire mm0__0_n_83;
  wire mm0__0_n_84;
  wire mm0__0_n_85;
  wire mm0__0_n_86;
  wire mm0__0_n_87;
  wire mm0__0_n_88;
  wire mm0__0_n_89;
  wire mm0__0_n_90;
  wire mm0__0_n_91;
  wire mm0__0_n_92;
  wire mm0__0_n_93;
  wire mm0__0_n_94;
  wire mm0__0_n_95;
  wire mm0__0_n_96;
  wire mm0__0_n_97;
  wire mm0__0_n_98;
  wire mm0__0_n_99;
  wire mm0_n_100;
  wire mm0_n_101;
  wire mm0_n_102;
  wire mm0_n_103;
  wire mm0_n_104;
  wire mm0_n_105;
  wire mm0_n_106;
  wire mm0_n_107;
  wire mm0_n_108;
  wire mm0_n_109;
  wire mm0_n_110;
  wire mm0_n_111;
  wire mm0_n_112;
  wire mm0_n_113;
  wire mm0_n_114;
  wire mm0_n_115;
  wire mm0_n_116;
  wire mm0_n_117;
  wire mm0_n_118;
  wire mm0_n_119;
  wire mm0_n_120;
  wire mm0_n_121;
  wire mm0_n_122;
  wire mm0_n_123;
  wire mm0_n_124;
  wire mm0_n_125;
  wire mm0_n_126;
  wire mm0_n_127;
  wire mm0_n_128;
  wire mm0_n_129;
  wire mm0_n_130;
  wire mm0_n_131;
  wire mm0_n_132;
  wire mm0_n_133;
  wire mm0_n_134;
  wire mm0_n_135;
  wire mm0_n_136;
  wire mm0_n_137;
  wire mm0_n_138;
  wire mm0_n_139;
  wire mm0_n_140;
  wire mm0_n_141;
  wire mm0_n_142;
  wire mm0_n_143;
  wire mm0_n_144;
  wire mm0_n_145;
  wire mm0_n_146;
  wire mm0_n_147;
  wire mm0_n_148;
  wire mm0_n_149;
  wire mm0_n_150;
  wire mm0_n_151;
  wire mm0_n_152;
  wire mm0_n_153;
  wire mm0_n_58;
  wire mm0_n_59;
  wire mm0_n_60;
  wire mm0_n_61;
  wire mm0_n_62;
  wire mm0_n_63;
  wire mm0_n_64;
  wire mm0_n_65;
  wire mm0_n_66;
  wire mm0_n_67;
  wire mm0_n_68;
  wire mm0_n_69;
  wire mm0_n_70;
  wire mm0_n_71;
  wire mm0_n_72;
  wire mm0_n_73;
  wire mm0_n_74;
  wire mm0_n_75;
  wire mm0_n_76;
  wire mm0_n_77;
  wire mm0_n_78;
  wire mm0_n_79;
  wire mm0_n_80;
  wire mm0_n_81;
  wire mm0_n_82;
  wire mm0_n_83;
  wire mm0_n_84;
  wire mm0_n_85;
  wire mm0_n_86;
  wire mm0_n_87;
  wire mm0_n_88;
  wire mm0_n_89;
  wire mm0_n_90;
  wire mm0_n_91;
  wire mm0_n_92;
  wire mm0_n_93;
  wire mm0_n_94;
  wire mm0_n_95;
  wire mm0_n_96;
  wire mm0_n_97;
  wire mm0_n_98;
  wire mm0_n_99;
  wire \mm_reg[0]__0_0 ;
  wire \mm_reg[16]__0_n_0 ;
  wire [31:0]mm_reg_0;
  wire mm_reg_n_100;
  wire mm_reg_n_101;
  wire mm_reg_n_102;
  wire mm_reg_n_103;
  wire mm_reg_n_104;
  wire mm_reg_n_105;
  wire mm_reg_n_58;
  wire mm_reg_n_59;
  wire mm_reg_n_60;
  wire mm_reg_n_61;
  wire mm_reg_n_62;
  wire mm_reg_n_63;
  wire mm_reg_n_64;
  wire mm_reg_n_65;
  wire mm_reg_n_66;
  wire mm_reg_n_67;
  wire mm_reg_n_68;
  wire mm_reg_n_69;
  wire mm_reg_n_70;
  wire mm_reg_n_71;
  wire mm_reg_n_72;
  wire mm_reg_n_73;
  wire mm_reg_n_74;
  wire mm_reg_n_75;
  wire mm_reg_n_76;
  wire mm_reg_n_77;
  wire mm_reg_n_78;
  wire mm_reg_n_79;
  wire mm_reg_n_80;
  wire mm_reg_n_81;
  wire mm_reg_n_82;
  wire mm_reg_n_83;
  wire mm_reg_n_84;
  wire mm_reg_n_85;
  wire mm_reg_n_86;
  wire mm_reg_n_87;
  wire mm_reg_n_88;
  wire mm_reg_n_89;
  wire mm_reg_n_90;
  wire mm_reg_n_91;
  wire mm_reg_n_92;
  wire mm_reg_n_93;
  wire mm_reg_n_94;
  wire mm_reg_n_95;
  wire mm_reg_n_96;
  wire mm_reg_n_97;
  wire mm_reg_n_98;
  wire mm_reg_n_99;
  wire \q[19]_i_2_n_0 ;
  wire \q[19]_i_3_n_0 ;
  wire \q[19]_i_4_n_0 ;
  wire \q[23]_i_2_n_0 ;
  wire \q[23]_i_3_n_0 ;
  wire \q[23]_i_4_n_0 ;
  wire \q[23]_i_5_n_0 ;
  wire \q[27]_i_2_n_0 ;
  wire \q[27]_i_3_n_0 ;
  wire \q[27]_i_4_n_0 ;
  wire \q[27]_i_5_n_0 ;
  wire \q[31]_i_2_n_0 ;
  wire \q[31]_i_3_n_0 ;
  wire \q[31]_i_4_n_0 ;
  wire \q[31]_i_5_n_0 ;
  wire \q_reg[19]_i_1_n_0 ;
  wire \q_reg[19]_i_1_n_1 ;
  wire \q_reg[19]_i_1_n_2 ;
  wire \q_reg[19]_i_1_n_3 ;
  wire \q_reg[23]_i_1_n_0 ;
  wire \q_reg[23]_i_1_n_1 ;
  wire \q_reg[23]_i_1_n_2 ;
  wire \q_reg[23]_i_1_n_3 ;
  wire \q_reg[27]_i_1_n_0 ;
  wire \q_reg[27]_i_1_n_1 ;
  wire \q_reg[27]_i_1_n_2 ;
  wire \q_reg[27]_i_1_n_3 ;
  wire \q_reg[31]_i_1_n_1 ;
  wire \q_reg[31]_i_1_n_2 ;
  wire \q_reg[31]_i_1_n_3 ;
  wire s00_axi_aclk;
  wire NLW_mm0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mm0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mm0_OVERFLOW_UNCONNECTED;
  wire NLW_mm0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mm0_PATTERNDETECT_UNCONNECTED;
  wire NLW_mm0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mm0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mm0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mm0_CARRYOUT_UNCONNECTED;
  wire NLW_mm0__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mm0__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mm0__0_OVERFLOW_UNCONNECTED;
  wire NLW_mm0__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mm0__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_mm0__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mm0__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mm0__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mm0__0_CARRYOUT_UNCONNECTED;
  wire NLW_mm_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mm_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mm_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mm_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mm_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mm_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mm_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mm_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mm_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mm_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_q_reg[31]_i_1_CO_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mm0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mm0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({D[31],D[31],D[31],D[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mm0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mm0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mm0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(mm0__0_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(mm0__0_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(\mm_reg[0]__0_0 ),
        .CLK(s00_axi_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mm0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mm0_OVERFLOW_UNCONNECTED),
        .P({mm0_n_58,mm0_n_59,mm0_n_60,mm0_n_61,mm0_n_62,mm0_n_63,mm0_n_64,mm0_n_65,mm0_n_66,mm0_n_67,mm0_n_68,mm0_n_69,mm0_n_70,mm0_n_71,mm0_n_72,mm0_n_73,mm0_n_74,mm0_n_75,mm0_n_76,mm0_n_77,mm0_n_78,mm0_n_79,mm0_n_80,mm0_n_81,mm0_n_82,mm0_n_83,mm0_n_84,mm0_n_85,mm0_n_86,mm0_n_87,mm0_n_88,mm0_n_89,mm0_n_90,mm0_n_91,mm0_n_92,mm0_n_93,mm0_n_94,mm0_n_95,mm0_n_96,mm0_n_97,mm0_n_98,mm0_n_99,mm0_n_100,mm0_n_101,mm0_n_102,mm0_n_103,mm0_n_104,mm0_n_105}),
        .PATTERNBDETECT(NLW_mm0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mm0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mm0_n_106,mm0_n_107,mm0_n_108,mm0_n_109,mm0_n_110,mm0_n_111,mm0_n_112,mm0_n_113,mm0_n_114,mm0_n_115,mm0_n_116,mm0_n_117,mm0_n_118,mm0_n_119,mm0_n_120,mm0_n_121,mm0_n_122,mm0_n_123,mm0_n_124,mm0_n_125,mm0_n_126,mm0_n_127,mm0_n_128,mm0_n_129,mm0_n_130,mm0_n_131,mm0_n_132,mm0_n_133,mm0_n_134,mm0_n_135,mm0_n_136,mm0_n_137,mm0_n_138,mm0_n_139,mm0_n_140,mm0_n_141,mm0_n_142,mm0_n_143,mm0_n_144,mm0_n_145,mm0_n_146,mm0_n_147,mm0_n_148,mm0_n_149,mm0_n_150,mm0_n_151,mm0_n_152,mm0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mm0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mm0__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mm0__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,D[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mm0__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mm0__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mm0__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(mm0__0_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(mm0__0_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(s00_axi_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mm0__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mm0__0_OVERFLOW_UNCONNECTED),
        .P({mm0__0_n_58,mm0__0_n_59,mm0__0_n_60,mm0__0_n_61,mm0__0_n_62,mm0__0_n_63,mm0__0_n_64,mm0__0_n_65,mm0__0_n_66,mm0__0_n_67,mm0__0_n_68,mm0__0_n_69,mm0__0_n_70,mm0__0_n_71,mm0__0_n_72,mm0__0_n_73,mm0__0_n_74,mm0__0_n_75,mm0__0_n_76,mm0__0_n_77,mm0__0_n_78,mm0__0_n_79,mm0__0_n_80,mm0__0_n_81,mm0__0_n_82,mm0__0_n_83,mm0__0_n_84,mm0__0_n_85,mm0__0_n_86,mm0__0_n_87,mm0__0_n_88,mm0__0_n_89,mm0__0_n_90,mm0__0_n_91,mm0__0_n_92,mm0__0_n_93,mm0__0_n_94,mm0__0_n_95,mm0__0_n_96,mm0__0_n_97,mm0__0_n_98,mm0__0_n_99,mm0__0_n_100,mm0__0_n_101,mm0__0_n_102,mm0__0_n_103,mm0__0_n_104,mm0__0_n_105}),
        .PATTERNBDETECT(NLW_mm0__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mm0__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mm0__0_n_106,mm0__0_n_107,mm0__0_n_108,mm0__0_n_109,mm0__0_n_110,mm0__0_n_111,mm0__0_n_112,mm0__0_n_113,mm0__0_n_114,mm0__0_n_115,mm0__0_n_116,mm0__0_n_117,mm0__0_n_118,mm0__0_n_119,mm0__0_n_120,mm0__0_n_121,mm0__0_n_122,mm0__0_n_123,mm0__0_n_124,mm0__0_n_125,mm0__0_n_126,mm0__0_n_127,mm0__0_n_128,mm0__0_n_129,mm0__0_n_130,mm0__0_n_131,mm0__0_n_132,mm0__0_n_133,mm0__0_n_134,mm0__0_n_135,mm0__0_n_136,mm0__0_n_137,mm0__0_n_138,mm0__0_n_139,mm0__0_n_140,mm0__0_n_141,mm0__0_n_142,mm0__0_n_143,mm0__0_n_144,mm0__0_n_145,mm0__0_n_146,mm0__0_n_147,mm0__0_n_148,mm0__0_n_149,mm0__0_n_150,mm0__0_n_151,mm0__0_n_152,mm0__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mm0__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mm_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mm_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({D[31],D[31],D[31],D[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mm_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mm_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mm_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(mm0__0_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(mm0__0_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(\mm_reg[0]__0_0 ),
        .CLK(s00_axi_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mm_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mm_reg_OVERFLOW_UNCONNECTED),
        .P({mm_reg_n_58,mm_reg_n_59,mm_reg_n_60,mm_reg_n_61,mm_reg_n_62,mm_reg_n_63,mm_reg_n_64,mm_reg_n_65,mm_reg_n_66,mm_reg_n_67,mm_reg_n_68,mm_reg_n_69,mm_reg_n_70,mm_reg_n_71,mm_reg_n_72,mm_reg_n_73,mm_reg_n_74,mm_reg_n_75,mm_reg_n_76,mm_reg_n_77,mm_reg_n_78,mm_reg_n_79,mm_reg_n_80,mm_reg_n_81,mm_reg_n_82,mm_reg_n_83,mm_reg_n_84,mm_reg_n_85,mm_reg_n_86,mm_reg_n_87,mm_reg_n_88,mm_reg_n_89,mm_reg_n_90,mm_reg_n_91,mm_reg_n_92,mm_reg_n_93,mm_reg_n_94,mm_reg_n_95,mm_reg_n_96,mm_reg_n_97,mm_reg_n_98,mm_reg_n_99,mm_reg_n_100,mm_reg_n_101,mm_reg_n_102,mm_reg_n_103,mm_reg_n_104,mm_reg_n_105}),
        .PATTERNBDETECT(NLW_mm_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mm_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({mm0__0_n_106,mm0__0_n_107,mm0__0_n_108,mm0__0_n_109,mm0__0_n_110,mm0__0_n_111,mm0__0_n_112,mm0__0_n_113,mm0__0_n_114,mm0__0_n_115,mm0__0_n_116,mm0__0_n_117,mm0__0_n_118,mm0__0_n_119,mm0__0_n_120,mm0__0_n_121,mm0__0_n_122,mm0__0_n_123,mm0__0_n_124,mm0__0_n_125,mm0__0_n_126,mm0__0_n_127,mm0__0_n_128,mm0__0_n_129,mm0__0_n_130,mm0__0_n_131,mm0__0_n_132,mm0__0_n_133,mm0__0_n_134,mm0__0_n_135,mm0__0_n_136,mm0__0_n_137,mm0__0_n_138,mm0__0_n_139,mm0__0_n_140,mm0__0_n_141,mm0__0_n_142,mm0__0_n_143,mm0__0_n_144,mm0__0_n_145,mm0__0_n_146,mm0__0_n_147,mm0__0_n_148,mm0__0_n_149,mm0__0_n_150,mm0__0_n_151,mm0__0_n_152,mm0__0_n_153}),
        .PCOUT(NLW_mm_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mm_reg_UNDERFLOW_UNCONNECTED));
  FDRE \mm_reg[0]__0 
       (.C(s00_axi_aclk),
        .CE(\mm_reg[0]__0_0 ),
        .D(mm0__0_n_105),
        .Q(mm_reg_0[0]),
        .R(1'b0));
  FDRE \mm_reg[10]__0 
       (.C(s00_axi_aclk),
        .CE(\mm_reg[0]__0_0 ),
        .D(mm0__0_n_95),
        .Q(mm_reg_0[10]),
        .R(1'b0));
  FDRE \mm_reg[11]__0 
       (.C(s00_axi_aclk),
        .CE(\mm_reg[0]__0_0 ),
        .D(mm0__0_n_94),
        .Q(mm_reg_0[11]),
        .R(1'b0));
  FDRE \mm_reg[12]__0 
       (.C(s00_axi_aclk),
        .CE(\mm_reg[0]__0_0 ),
        .D(mm0__0_n_93),
        .Q(mm_reg_0[12]),
        .R(1'b0));
  FDRE \mm_reg[13]__0 
       (.C(s00_axi_aclk),
        .CE(\mm_reg[0]__0_0 ),
        .D(mm0__0_n_92),
        .Q(mm_reg_0[13]),
        .R(1'b0));
  FDRE \mm_reg[14]__0 
       (.C(s00_axi_aclk),
        .CE(\mm_reg[0]__0_0 ),
        .D(mm0__0_n_91),
        .Q(mm_reg_0[14]),
        .R(1'b0));
  FDRE \mm_reg[15]__0 
       (.C(s00_axi_aclk),
        .CE(\mm_reg[0]__0_0 ),
        .D(mm0__0_n_90),
        .Q(mm_reg_0[15]),
        .R(1'b0));
  FDRE \mm_reg[16]__0 
       (.C(s00_axi_aclk),
        .CE(\mm_reg[0]__0_0 ),
        .D(mm0__0_n_89),
        .Q(\mm_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \mm_reg[1]__0 
       (.C(s00_axi_aclk),
        .CE(\mm_reg[0]__0_0 ),
        .D(mm0__0_n_104),
        .Q(mm_reg_0[1]),
        .R(1'b0));
  FDRE \mm_reg[2]__0 
       (.C(s00_axi_aclk),
        .CE(\mm_reg[0]__0_0 ),
        .D(mm0__0_n_103),
        .Q(mm_reg_0[2]),
        .R(1'b0));
  FDRE \mm_reg[3]__0 
       (.C(s00_axi_aclk),
        .CE(\mm_reg[0]__0_0 ),
        .D(mm0__0_n_102),
        .Q(mm_reg_0[3]),
        .R(1'b0));
  FDRE \mm_reg[4]__0 
       (.C(s00_axi_aclk),
        .CE(\mm_reg[0]__0_0 ),
        .D(mm0__0_n_101),
        .Q(mm_reg_0[4]),
        .R(1'b0));
  FDRE \mm_reg[5]__0 
       (.C(s00_axi_aclk),
        .CE(\mm_reg[0]__0_0 ),
        .D(mm0__0_n_100),
        .Q(mm_reg_0[5]),
        .R(1'b0));
  FDRE \mm_reg[6]__0 
       (.C(s00_axi_aclk),
        .CE(\mm_reg[0]__0_0 ),
        .D(mm0__0_n_99),
        .Q(mm_reg_0[6]),
        .R(1'b0));
  FDRE \mm_reg[7]__0 
       (.C(s00_axi_aclk),
        .CE(\mm_reg[0]__0_0 ),
        .D(mm0__0_n_98),
        .Q(mm_reg_0[7]),
        .R(1'b0));
  FDRE \mm_reg[8]__0 
       (.C(s00_axi_aclk),
        .CE(\mm_reg[0]__0_0 ),
        .D(mm0__0_n_97),
        .Q(mm_reg_0[8]),
        .R(1'b0));
  FDRE \mm_reg[9]__0 
       (.C(s00_axi_aclk),
        .CE(\mm_reg[0]__0_0 ),
        .D(mm0__0_n_96),
        .Q(mm_reg_0[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \q[19]_i_2 
       (.I0(mm_reg_n_103),
        .I1(mm0_n_103),
        .O(\q[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[19]_i_3 
       (.I0(mm_reg_n_104),
        .I1(mm0_n_104),
        .O(\q[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[19]_i_4 
       (.I0(mm_reg_n_105),
        .I1(mm0_n_105),
        .O(\q[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[23]_i_2 
       (.I0(mm_reg_n_99),
        .I1(mm0_n_99),
        .O(\q[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[23]_i_3 
       (.I0(mm_reg_n_100),
        .I1(mm0_n_100),
        .O(\q[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[23]_i_4 
       (.I0(mm_reg_n_101),
        .I1(mm0_n_101),
        .O(\q[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[23]_i_5 
       (.I0(mm_reg_n_102),
        .I1(mm0_n_102),
        .O(\q[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[27]_i_2 
       (.I0(mm_reg_n_95),
        .I1(mm0_n_95),
        .O(\q[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[27]_i_3 
       (.I0(mm_reg_n_96),
        .I1(mm0_n_96),
        .O(\q[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[27]_i_4 
       (.I0(mm_reg_n_97),
        .I1(mm0_n_97),
        .O(\q[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[27]_i_5 
       (.I0(mm_reg_n_98),
        .I1(mm0_n_98),
        .O(\q[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[31]_i_2 
       (.I0(mm_reg_n_91),
        .I1(mm0_n_91),
        .O(\q[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[31]_i_3 
       (.I0(mm_reg_n_92),
        .I1(mm0_n_92),
        .O(\q[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[31]_i_4 
       (.I0(mm_reg_n_93),
        .I1(mm0_n_93),
        .O(\q[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[31]_i_5 
       (.I0(mm_reg_n_94),
        .I1(mm0_n_94),
        .O(\q[31]_i_5_n_0 ));
  CARRY4 \q_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\q_reg[19]_i_1_n_0 ,\q_reg[19]_i_1_n_1 ,\q_reg[19]_i_1_n_2 ,\q_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({mm_reg_n_103,mm_reg_n_104,mm_reg_n_105,1'b0}),
        .O(mm_reg_0[19:16]),
        .S({\q[19]_i_2_n_0 ,\q[19]_i_3_n_0 ,\q[19]_i_4_n_0 ,\mm_reg[16]__0_n_0 }));
  CARRY4 \q_reg[23]_i_1 
       (.CI(\q_reg[19]_i_1_n_0 ),
        .CO({\q_reg[23]_i_1_n_0 ,\q_reg[23]_i_1_n_1 ,\q_reg[23]_i_1_n_2 ,\q_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({mm_reg_n_99,mm_reg_n_100,mm_reg_n_101,mm_reg_n_102}),
        .O(mm_reg_0[23:20]),
        .S({\q[23]_i_2_n_0 ,\q[23]_i_3_n_0 ,\q[23]_i_4_n_0 ,\q[23]_i_5_n_0 }));
  CARRY4 \q_reg[27]_i_1 
       (.CI(\q_reg[23]_i_1_n_0 ),
        .CO({\q_reg[27]_i_1_n_0 ,\q_reg[27]_i_1_n_1 ,\q_reg[27]_i_1_n_2 ,\q_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({mm_reg_n_95,mm_reg_n_96,mm_reg_n_97,mm_reg_n_98}),
        .O(mm_reg_0[27:24]),
        .S({\q[27]_i_2_n_0 ,\q[27]_i_3_n_0 ,\q[27]_i_4_n_0 ,\q[27]_i_5_n_0 }));
  CARRY4 \q_reg[31]_i_1 
       (.CI(\q_reg[27]_i_1_n_0 ),
        .CO({\NLW_q_reg[31]_i_1_CO_UNCONNECTED [3],\q_reg[31]_i_1_n_1 ,\q_reg[31]_i_1_n_2 ,\q_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,mm_reg_n_92,mm_reg_n_93,mm_reg_n_94}),
        .O(mm_reg_0[31:28]),
        .S({\q[31]_i_2_n_0 ,\q[31]_i_3_n_0 ,\q[31]_i_4_n_0 ,\q[31]_i_5_n_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg
   (\q_reg[30]_0 ,
    \q_reg[24]_0 ,
    D,
    s00_axi_aclk);
  output \q_reg[30]_0 ;
  output \q_reg[24]_0 ;
  input [31:0]D;
  input s00_axi_aclk;

  wire [31:0]D;
  wire \FSM_sequential_STATE[1]_i_11_n_0 ;
  wire \FSM_sequential_STATE[1]_i_12_n_0 ;
  wire \FSM_sequential_STATE[1]_i_13_n_0 ;
  wire \FSM_sequential_STATE[1]_i_14_n_0 ;
  wire \q_reg[24]_0 ;
  wire \q_reg[30]_0 ;
  wire \q_reg_n_0_[0] ;
  wire \q_reg_n_0_[10] ;
  wire \q_reg_n_0_[11] ;
  wire \q_reg_n_0_[12] ;
  wire \q_reg_n_0_[13] ;
  wire \q_reg_n_0_[14] ;
  wire \q_reg_n_0_[15] ;
  wire \q_reg_n_0_[16] ;
  wire \q_reg_n_0_[17] ;
  wire \q_reg_n_0_[18] ;
  wire \q_reg_n_0_[19] ;
  wire \q_reg_n_0_[1] ;
  wire \q_reg_n_0_[20] ;
  wire \q_reg_n_0_[21] ;
  wire \q_reg_n_0_[22] ;
  wire \q_reg_n_0_[23] ;
  wire \q_reg_n_0_[24] ;
  wire \q_reg_n_0_[25] ;
  wire \q_reg_n_0_[26] ;
  wire \q_reg_n_0_[27] ;
  wire \q_reg_n_0_[28] ;
  wire \q_reg_n_0_[29] ;
  wire \q_reg_n_0_[2] ;
  wire \q_reg_n_0_[30] ;
  wire \q_reg_n_0_[31] ;
  wire \q_reg_n_0_[3] ;
  wire \q_reg_n_0_[4] ;
  wire \q_reg_n_0_[5] ;
  wire \q_reg_n_0_[6] ;
  wire \q_reg_n_0_[7] ;
  wire \q_reg_n_0_[8] ;
  wire \q_reg_n_0_[9] ;
  wire s00_axi_aclk;

  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \FSM_sequential_STATE[1]_i_11 
       (.I0(\q_reg_n_0_[1] ),
        .I1(\q_reg_n_0_[2] ),
        .I2(\q_reg_n_0_[0] ),
        .I3(\q_reg_n_0_[3] ),
        .I4(\q_reg_n_0_[5] ),
        .I5(\q_reg_n_0_[4] ),
        .O(\FSM_sequential_STATE[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \FSM_sequential_STATE[1]_i_12 
       (.I0(\q_reg_n_0_[12] ),
        .I1(\q_reg_n_0_[13] ),
        .I2(\q_reg_n_0_[14] ),
        .I3(\q_reg_n_0_[15] ),
        .I4(\q_reg_n_0_[16] ),
        .I5(\q_reg_n_0_[17] ),
        .O(\FSM_sequential_STATE[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \FSM_sequential_STATE[1]_i_13 
       (.I0(\q_reg_n_0_[18] ),
        .I1(\q_reg_n_0_[19] ),
        .I2(\q_reg_n_0_[20] ),
        .I3(\q_reg_n_0_[21] ),
        .I4(\q_reg_n_0_[22] ),
        .I5(\q_reg_n_0_[23] ),
        .O(\FSM_sequential_STATE[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF)) 
    \FSM_sequential_STATE[1]_i_14 
       (.I0(\q_reg_n_0_[7] ),
        .I1(\q_reg_n_0_[8] ),
        .I2(\q_reg_n_0_[6] ),
        .I3(\q_reg_n_0_[10] ),
        .I4(\q_reg_n_0_[11] ),
        .I5(\q_reg_n_0_[9] ),
        .O(\FSM_sequential_STATE[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \FSM_sequential_STATE[1]_i_5 
       (.I0(\q_reg_n_0_[24] ),
        .I1(\q_reg_n_0_[25] ),
        .I2(\q_reg_n_0_[26] ),
        .I3(\q_reg_n_0_[27] ),
        .I4(\q_reg_n_0_[28] ),
        .I5(\q_reg_n_0_[29] ),
        .O(\q_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBF)) 
    \FSM_sequential_STATE[1]_i_6 
       (.I0(\FSM_sequential_STATE[1]_i_11_n_0 ),
        .I1(\q_reg_n_0_[30] ),
        .I2(\q_reg_n_0_[31] ),
        .I3(\FSM_sequential_STATE[1]_i_12_n_0 ),
        .I4(\FSM_sequential_STATE[1]_i_13_n_0 ),
        .I5(\FSM_sequential_STATE[1]_i_14_n_0 ),
        .O(\q_reg[30]_0 ));
  FDRE \q_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\q_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \q_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\q_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \q_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\q_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \q_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(\q_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \q_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[13]),
        .Q(\q_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \q_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[14]),
        .Q(\q_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \q_reg[15] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[15]),
        .Q(\q_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \q_reg[16] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[16]),
        .Q(\q_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \q_reg[17] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[17]),
        .Q(\q_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \q_reg[18] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[18]),
        .Q(\q_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \q_reg[19] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[19]),
        .Q(\q_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \q_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\q_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \q_reg[20] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[20]),
        .Q(\q_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \q_reg[21] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[21]),
        .Q(\q_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \q_reg[22] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[22]),
        .Q(\q_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \q_reg[23] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[23]),
        .Q(\q_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \q_reg[24] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[24]),
        .Q(\q_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \q_reg[25] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[25]),
        .Q(\q_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \q_reg[26] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[26]),
        .Q(\q_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \q_reg[27] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[27]),
        .Q(\q_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \q_reg[28] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[28]),
        .Q(\q_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \q_reg[29] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[29]),
        .Q(\q_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \q_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\q_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \q_reg[30] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[30]),
        .Q(\q_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \q_reg[31] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[31]),
        .Q(\q_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \q_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\q_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \q_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\q_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \q_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\q_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \q_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\q_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \q_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\q_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \q_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\q_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \q_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\q_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_2
   (\FSM_sequential_STATE_reg[0] ,
    STATE,
    \FSM_sequential_STATE_reg[1] ,
    \FSM_sequential_STATE_reg[1]_0 ,
    D,
    s00_axi_aclk);
  output \FSM_sequential_STATE_reg[0] ;
  input [0:0]STATE;
  input \FSM_sequential_STATE_reg[1] ;
  input \FSM_sequential_STATE_reg[1]_0 ;
  input [31:0]D;
  input s00_axi_aclk;

  wire [31:0]D;
  wire \FSM_sequential_STATE[1]_i_10_n_0 ;
  wire \FSM_sequential_STATE[1]_i_3_n_0 ;
  wire \FSM_sequential_STATE[1]_i_4_n_0 ;
  wire \FSM_sequential_STATE[1]_i_7_n_0 ;
  wire \FSM_sequential_STATE[1]_i_8_n_0 ;
  wire \FSM_sequential_STATE[1]_i_9_n_0 ;
  wire \FSM_sequential_STATE_reg[0] ;
  wire \FSM_sequential_STATE_reg[1] ;
  wire \FSM_sequential_STATE_reg[1]_0 ;
  wire [0:0]STATE;
  wire \q_reg_n_0_[0] ;
  wire \q_reg_n_0_[10] ;
  wire \q_reg_n_0_[11] ;
  wire \q_reg_n_0_[12] ;
  wire \q_reg_n_0_[13] ;
  wire \q_reg_n_0_[14] ;
  wire \q_reg_n_0_[15] ;
  wire \q_reg_n_0_[16] ;
  wire \q_reg_n_0_[17] ;
  wire \q_reg_n_0_[18] ;
  wire \q_reg_n_0_[19] ;
  wire \q_reg_n_0_[1] ;
  wire \q_reg_n_0_[20] ;
  wire \q_reg_n_0_[21] ;
  wire \q_reg_n_0_[22] ;
  wire \q_reg_n_0_[23] ;
  wire \q_reg_n_0_[24] ;
  wire \q_reg_n_0_[25] ;
  wire \q_reg_n_0_[26] ;
  wire \q_reg_n_0_[27] ;
  wire \q_reg_n_0_[28] ;
  wire \q_reg_n_0_[29] ;
  wire \q_reg_n_0_[2] ;
  wire \q_reg_n_0_[30] ;
  wire \q_reg_n_0_[31] ;
  wire \q_reg_n_0_[3] ;
  wire \q_reg_n_0_[4] ;
  wire \q_reg_n_0_[5] ;
  wire \q_reg_n_0_[6] ;
  wire \q_reg_n_0_[7] ;
  wire \q_reg_n_0_[8] ;
  wire \q_reg_n_0_[9] ;
  wire s00_axi_aclk;

  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF)) 
    \FSM_sequential_STATE[1]_i_10 
       (.I0(\q_reg_n_0_[7] ),
        .I1(\q_reg_n_0_[8] ),
        .I2(\q_reg_n_0_[6] ),
        .I3(\q_reg_n_0_[10] ),
        .I4(\q_reg_n_0_[11] ),
        .I5(\q_reg_n_0_[9] ),
        .O(\FSM_sequential_STATE[1]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h575757FF)) 
    \FSM_sequential_STATE[1]_i_2 
       (.I0(STATE),
        .I1(\FSM_sequential_STATE[1]_i_3_n_0 ),
        .I2(\FSM_sequential_STATE[1]_i_4_n_0 ),
        .I3(\FSM_sequential_STATE_reg[1] ),
        .I4(\FSM_sequential_STATE_reg[1]_0 ),
        .O(\FSM_sequential_STATE_reg[0] ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \FSM_sequential_STATE[1]_i_3 
       (.I0(\q_reg_n_0_[24] ),
        .I1(\q_reg_n_0_[25] ),
        .I2(\q_reg_n_0_[26] ),
        .I3(\q_reg_n_0_[27] ),
        .I4(\q_reg_n_0_[28] ),
        .I5(\q_reg_n_0_[29] ),
        .O(\FSM_sequential_STATE[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBF)) 
    \FSM_sequential_STATE[1]_i_4 
       (.I0(\FSM_sequential_STATE[1]_i_7_n_0 ),
        .I1(\q_reg_n_0_[30] ),
        .I2(\q_reg_n_0_[31] ),
        .I3(\FSM_sequential_STATE[1]_i_8_n_0 ),
        .I4(\FSM_sequential_STATE[1]_i_9_n_0 ),
        .I5(\FSM_sequential_STATE[1]_i_10_n_0 ),
        .O(\FSM_sequential_STATE[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \FSM_sequential_STATE[1]_i_7 
       (.I0(\q_reg_n_0_[1] ),
        .I1(\q_reg_n_0_[2] ),
        .I2(\q_reg_n_0_[0] ),
        .I3(\q_reg_n_0_[3] ),
        .I4(\q_reg_n_0_[5] ),
        .I5(\q_reg_n_0_[4] ),
        .O(\FSM_sequential_STATE[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \FSM_sequential_STATE[1]_i_8 
       (.I0(\q_reg_n_0_[12] ),
        .I1(\q_reg_n_0_[13] ),
        .I2(\q_reg_n_0_[14] ),
        .I3(\q_reg_n_0_[15] ),
        .I4(\q_reg_n_0_[16] ),
        .I5(\q_reg_n_0_[17] ),
        .O(\FSM_sequential_STATE[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \FSM_sequential_STATE[1]_i_9 
       (.I0(\q_reg_n_0_[18] ),
        .I1(\q_reg_n_0_[19] ),
        .I2(\q_reg_n_0_[20] ),
        .I3(\q_reg_n_0_[21] ),
        .I4(\q_reg_n_0_[22] ),
        .I5(\q_reg_n_0_[23] ),
        .O(\FSM_sequential_STATE[1]_i_9_n_0 ));
  FDRE \q_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\q_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \q_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\q_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \q_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\q_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \q_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(\q_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \q_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[13]),
        .Q(\q_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \q_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[14]),
        .Q(\q_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \q_reg[15] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[15]),
        .Q(\q_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \q_reg[16] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[16]),
        .Q(\q_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \q_reg[17] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[17]),
        .Q(\q_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \q_reg[18] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[18]),
        .Q(\q_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \q_reg[19] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[19]),
        .Q(\q_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \q_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\q_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \q_reg[20] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[20]),
        .Q(\q_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \q_reg[21] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[21]),
        .Q(\q_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \q_reg[22] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[22]),
        .Q(\q_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \q_reg[23] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[23]),
        .Q(\q_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \q_reg[24] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[24]),
        .Q(\q_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \q_reg[25] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[25]),
        .Q(\q_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \q_reg[26] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[26]),
        .Q(\q_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \q_reg[27] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[27]),
        .Q(\q_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \q_reg[28] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[28]),
        .Q(\q_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \q_reg[29] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[29]),
        .Q(\q_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \q_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\q_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \q_reg[30] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[30]),
        .Q(\q_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \q_reg[31] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[31]),
        .Q(\q_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \q_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\q_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \q_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\q_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \q_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\q_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \q_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\q_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \q_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\q_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \q_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\q_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \q_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\q_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_3
   (enables1_in,
    \q_reg[31]_0 ,
    \q_reg[30]_0 ,
    S,
    \q_reg[7]_0 ,
    \q_reg[11]_0 ,
    \q_reg[15]_0 ,
    \q_reg[19]_0 ,
    \q_reg[23]_0 ,
    \q_reg[27]_0 ,
    \FSM_sequential_STATE_reg[2] ,
    enables0_in,
    STATE,
    \FSM_sequential_STATE_reg[0] ,
    \FSM_sequential_STATE_reg[0]_0 ,
    Q,
    \FSM_sequential_STATE_reg[0]_1 ,
    \FSM_sequential_STATE_reg[0]_2 ,
    D,
    s00_axi_aclk);
  output [0:0]enables1_in;
  output [3:0]\q_reg[31]_0 ;
  output [30:0]\q_reg[30]_0 ;
  output [3:0]S;
  output [3:0]\q_reg[7]_0 ;
  output [3:0]\q_reg[11]_0 ;
  output [3:0]\q_reg[15]_0 ;
  output [3:0]\q_reg[19]_0 ;
  output [3:0]\q_reg[23]_0 ;
  output [3:0]\q_reg[27]_0 ;
  output \FSM_sequential_STATE_reg[2] ;
  input [0:0]enables0_in;
  input [2:0]STATE;
  input \FSM_sequential_STATE_reg[0] ;
  input \FSM_sequential_STATE_reg[0]_0 ;
  input [31:0]Q;
  input \FSM_sequential_STATE_reg[0]_1 ;
  input \FSM_sequential_STATE_reg[0]_2 ;
  input [31:0]D;
  input s00_axi_aclk;

  wire [31:0]D;
  wire \FSM_sequential_STATE[0]_i_10_n_0 ;
  wire \FSM_sequential_STATE[0]_i_11_n_0 ;
  wire \FSM_sequential_STATE[0]_i_12_n_0 ;
  wire \FSM_sequential_STATE[0]_i_3_n_0 ;
  wire \FSM_sequential_STATE[0]_i_5_n_0 ;
  wire \FSM_sequential_STATE[0]_i_6_n_0 ;
  wire \FSM_sequential_STATE[0]_i_9_n_0 ;
  wire \FSM_sequential_STATE_reg[0] ;
  wire \FSM_sequential_STATE_reg[0]_0 ;
  wire \FSM_sequential_STATE_reg[0]_1 ;
  wire \FSM_sequential_STATE_reg[0]_2 ;
  wire \FSM_sequential_STATE_reg[2] ;
  wire [31:0]Q;
  wire [3:0]S;
  wire [2:0]STATE;
  wire [0:0]enables0_in;
  wire [0:0]enables1_in;
  wire [3:0]\q_reg[11]_0 ;
  wire [3:0]\q_reg[15]_0 ;
  wire [3:0]\q_reg[19]_0 ;
  wire [3:0]\q_reg[23]_0 ;
  wire [3:0]\q_reg[27]_0 ;
  wire [30:0]\q_reg[30]_0 ;
  wire [3:0]\q_reg[31]_0 ;
  wire [3:0]\q_reg[7]_0 ;
  wire \q_reg_n_0_[31] ;
  wire s00_axi_aclk;

  LUT6 #(
    .INIT(64'hFFCCFFF000CCAAF0)) 
    \FSM_sequential_STATE[0]_i_1 
       (.I0(\FSM_sequential_STATE_reg[0]_1 ),
        .I1(\FSM_sequential_STATE[0]_i_3_n_0 ),
        .I2(\FSM_sequential_STATE_reg[0]_2 ),
        .I3(STATE[2]),
        .I4(STATE[1]),
        .I5(STATE[0]),
        .O(\FSM_sequential_STATE_reg[2] ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \FSM_sequential_STATE[0]_i_10 
       (.I0(\q_reg[30]_0 [12]),
        .I1(\q_reg[30]_0 [13]),
        .I2(\q_reg[30]_0 [14]),
        .I3(\q_reg[30]_0 [15]),
        .I4(\q_reg[30]_0 [16]),
        .I5(\q_reg[30]_0 [17]),
        .O(\FSM_sequential_STATE[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \FSM_sequential_STATE[0]_i_11 
       (.I0(\q_reg[30]_0 [18]),
        .I1(\q_reg[30]_0 [19]),
        .I2(\q_reg[30]_0 [20]),
        .I3(\q_reg[30]_0 [21]),
        .I4(\q_reg[30]_0 [22]),
        .I5(\q_reg[30]_0 [23]),
        .O(\FSM_sequential_STATE[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF)) 
    \FSM_sequential_STATE[0]_i_12 
       (.I0(\q_reg[30]_0 [7]),
        .I1(\q_reg[30]_0 [8]),
        .I2(\q_reg[30]_0 [6]),
        .I3(\q_reg[30]_0 [10]),
        .I4(\q_reg[30]_0 [11]),
        .I5(\q_reg[30]_0 [9]),
        .O(\FSM_sequential_STATE[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h7774777477744444)) 
    \FSM_sequential_STATE[0]_i_3 
       (.I0(enables0_in),
        .I1(STATE[0]),
        .I2(\FSM_sequential_STATE[0]_i_5_n_0 ),
        .I3(\FSM_sequential_STATE[0]_i_6_n_0 ),
        .I4(\FSM_sequential_STATE_reg[0] ),
        .I5(\FSM_sequential_STATE_reg[0]_0 ),
        .O(\FSM_sequential_STATE[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBF)) 
    \FSM_sequential_STATE[0]_i_5 
       (.I0(\FSM_sequential_STATE[0]_i_9_n_0 ),
        .I1(\q_reg[30]_0 [30]),
        .I2(\q_reg_n_0_[31] ),
        .I3(\FSM_sequential_STATE[0]_i_10_n_0 ),
        .I4(\FSM_sequential_STATE[0]_i_11_n_0 ),
        .I5(\FSM_sequential_STATE[0]_i_12_n_0 ),
        .O(\FSM_sequential_STATE[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \FSM_sequential_STATE[0]_i_6 
       (.I0(\q_reg[30]_0 [24]),
        .I1(\q_reg[30]_0 [25]),
        .I2(\q_reg[30]_0 [26]),
        .I3(\q_reg[30]_0 [27]),
        .I4(\q_reg[30]_0 [28]),
        .I5(\q_reg[30]_0 [29]),
        .O(\FSM_sequential_STATE[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \FSM_sequential_STATE[0]_i_9 
       (.I0(\q_reg[30]_0 [1]),
        .I1(\q_reg[30]_0 [2]),
        .I2(\q_reg[30]_0 [0]),
        .I3(\q_reg[30]_0 [3]),
        .I4(\q_reg[30]_0 [5]),
        .I5(\q_reg[30]_0 [4]),
        .O(\FSM_sequential_STATE[0]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hEEE0)) 
    \enables[4]_i_2 
       (.I0(\FSM_sequential_STATE[0]_i_5_n_0 ),
        .I1(\FSM_sequential_STATE[0]_i_6_n_0 ),
        .I2(\FSM_sequential_STATE_reg[0] ),
        .I3(\FSM_sequential_STATE_reg[0]_0 ),
        .O(enables1_in));
  FDRE \q_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\q_reg[30]_0 [0]),
        .R(1'b0));
  FDRE \q_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\q_reg[30]_0 [10]),
        .R(1'b0));
  FDRE \q_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\q_reg[30]_0 [11]),
        .R(1'b0));
  FDRE \q_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(\q_reg[30]_0 [12]),
        .R(1'b0));
  FDRE \q_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[13]),
        .Q(\q_reg[30]_0 [13]),
        .R(1'b0));
  FDRE \q_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[14]),
        .Q(\q_reg[30]_0 [14]),
        .R(1'b0));
  FDRE \q_reg[15] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[15]),
        .Q(\q_reg[30]_0 [15]),
        .R(1'b0));
  FDRE \q_reg[16] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[16]),
        .Q(\q_reg[30]_0 [16]),
        .R(1'b0));
  FDRE \q_reg[17] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[17]),
        .Q(\q_reg[30]_0 [17]),
        .R(1'b0));
  FDRE \q_reg[18] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[18]),
        .Q(\q_reg[30]_0 [18]),
        .R(1'b0));
  FDRE \q_reg[19] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[19]),
        .Q(\q_reg[30]_0 [19]),
        .R(1'b0));
  FDRE \q_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\q_reg[30]_0 [1]),
        .R(1'b0));
  FDRE \q_reg[20] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[20]),
        .Q(\q_reg[30]_0 [20]),
        .R(1'b0));
  FDRE \q_reg[21] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[21]),
        .Q(\q_reg[30]_0 [21]),
        .R(1'b0));
  FDRE \q_reg[22] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[22]),
        .Q(\q_reg[30]_0 [22]),
        .R(1'b0));
  FDRE \q_reg[23] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[23]),
        .Q(\q_reg[30]_0 [23]),
        .R(1'b0));
  FDRE \q_reg[24] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[24]),
        .Q(\q_reg[30]_0 [24]),
        .R(1'b0));
  FDRE \q_reg[25] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[25]),
        .Q(\q_reg[30]_0 [25]),
        .R(1'b0));
  FDRE \q_reg[26] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[26]),
        .Q(\q_reg[30]_0 [26]),
        .R(1'b0));
  FDRE \q_reg[27] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[27]),
        .Q(\q_reg[30]_0 [27]),
        .R(1'b0));
  FDRE \q_reg[28] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[28]),
        .Q(\q_reg[30]_0 [28]),
        .R(1'b0));
  FDRE \q_reg[29] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[29]),
        .Q(\q_reg[30]_0 [29]),
        .R(1'b0));
  FDRE \q_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\q_reg[30]_0 [2]),
        .R(1'b0));
  FDRE \q_reg[30] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[30]),
        .Q(\q_reg[30]_0 [30]),
        .R(1'b0));
  FDRE \q_reg[31] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[31]),
        .Q(\q_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \q_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\q_reg[30]_0 [3]),
        .R(1'b0));
  FDRE \q_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\q_reg[30]_0 [4]),
        .R(1'b0));
  FDRE \q_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\q_reg[30]_0 [5]),
        .R(1'b0));
  FDRE \q_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\q_reg[30]_0 [6]),
        .R(1'b0));
  FDRE \q_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\q_reg[30]_0 [7]),
        .R(1'b0));
  FDRE \q_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\q_reg[30]_0 [8]),
        .R(1'b0));
  FDRE \q_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\q_reg[30]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    xy0_carry__0_i_1
       (.I0(\q_reg[30]_0 [7]),
        .I1(Q[7]),
        .O(\q_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    xy0_carry__0_i_2
       (.I0(\q_reg[30]_0 [6]),
        .I1(Q[6]),
        .O(\q_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    xy0_carry__0_i_3
       (.I0(\q_reg[30]_0 [5]),
        .I1(Q[5]),
        .O(\q_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    xy0_carry__0_i_4
       (.I0(\q_reg[30]_0 [4]),
        .I1(Q[4]),
        .O(\q_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    xy0_carry__1_i_1
       (.I0(\q_reg[30]_0 [11]),
        .I1(Q[11]),
        .O(\q_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    xy0_carry__1_i_2
       (.I0(\q_reg[30]_0 [10]),
        .I1(Q[10]),
        .O(\q_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    xy0_carry__1_i_3
       (.I0(\q_reg[30]_0 [9]),
        .I1(Q[9]),
        .O(\q_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    xy0_carry__1_i_4
       (.I0(\q_reg[30]_0 [8]),
        .I1(Q[8]),
        .O(\q_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    xy0_carry__2_i_1
       (.I0(\q_reg[30]_0 [15]),
        .I1(Q[15]),
        .O(\q_reg[15]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    xy0_carry__2_i_2
       (.I0(\q_reg[30]_0 [14]),
        .I1(Q[14]),
        .O(\q_reg[15]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    xy0_carry__2_i_3
       (.I0(\q_reg[30]_0 [13]),
        .I1(Q[13]),
        .O(\q_reg[15]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    xy0_carry__2_i_4
       (.I0(\q_reg[30]_0 [12]),
        .I1(Q[12]),
        .O(\q_reg[15]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    xy0_carry__3_i_1
       (.I0(\q_reg[30]_0 [19]),
        .I1(Q[19]),
        .O(\q_reg[19]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    xy0_carry__3_i_2
       (.I0(\q_reg[30]_0 [18]),
        .I1(Q[18]),
        .O(\q_reg[19]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    xy0_carry__3_i_3
       (.I0(\q_reg[30]_0 [17]),
        .I1(Q[17]),
        .O(\q_reg[19]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    xy0_carry__3_i_4
       (.I0(\q_reg[30]_0 [16]),
        .I1(Q[16]),
        .O(\q_reg[19]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    xy0_carry__4_i_1
       (.I0(\q_reg[30]_0 [23]),
        .I1(Q[23]),
        .O(\q_reg[23]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    xy0_carry__4_i_2
       (.I0(\q_reg[30]_0 [22]),
        .I1(Q[22]),
        .O(\q_reg[23]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    xy0_carry__4_i_3
       (.I0(\q_reg[30]_0 [21]),
        .I1(Q[21]),
        .O(\q_reg[23]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    xy0_carry__4_i_4
       (.I0(\q_reg[30]_0 [20]),
        .I1(Q[20]),
        .O(\q_reg[23]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    xy0_carry__5_i_1
       (.I0(\q_reg[30]_0 [27]),
        .I1(Q[27]),
        .O(\q_reg[27]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    xy0_carry__5_i_2
       (.I0(\q_reg[30]_0 [26]),
        .I1(Q[26]),
        .O(\q_reg[27]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    xy0_carry__5_i_3
       (.I0(\q_reg[30]_0 [25]),
        .I1(Q[25]),
        .O(\q_reg[27]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    xy0_carry__5_i_4
       (.I0(\q_reg[30]_0 [24]),
        .I1(Q[24]),
        .O(\q_reg[27]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    xy0_carry__6_i_1
       (.I0(\q_reg_n_0_[31] ),
        .I1(Q[31]),
        .O(\q_reg[31]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    xy0_carry__6_i_2
       (.I0(\q_reg[30]_0 [30]),
        .I1(Q[30]),
        .O(\q_reg[31]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    xy0_carry__6_i_3
       (.I0(\q_reg[30]_0 [29]),
        .I1(Q[29]),
        .O(\q_reg[31]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    xy0_carry__6_i_4
       (.I0(\q_reg[30]_0 [28]),
        .I1(Q[28]),
        .O(\q_reg[31]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    xy0_carry_i_1
       (.I0(\q_reg[30]_0 [3]),
        .I1(Q[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xy0_carry_i_2
       (.I0(\q_reg[30]_0 [2]),
        .I1(Q[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xy0_carry_i_3
       (.I0(\q_reg[30]_0 [1]),
        .I1(Q[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xy0_carry_i_4
       (.I0(\q_reg[30]_0 [0]),
        .I1(Q[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_4
   (\q_reg[30]_0 ,
    Q,
    \q_reg[24]_0 ,
    D,
    s00_axi_aclk);
  output \q_reg[30]_0 ;
  output [31:0]Q;
  output \q_reg[24]_0 ;
  input [31:0]D;
  input s00_axi_aclk;

  wire [31:0]D;
  wire \FSM_sequential_STATE[0]_i_13_n_0 ;
  wire \FSM_sequential_STATE[0]_i_14_n_0 ;
  wire \FSM_sequential_STATE[0]_i_15_n_0 ;
  wire \FSM_sequential_STATE[0]_i_16_n_0 ;
  wire [31:0]Q;
  wire \q_reg[24]_0 ;
  wire \q_reg[30]_0 ;
  wire s00_axi_aclk;

  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \FSM_sequential_STATE[0]_i_13 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\FSM_sequential_STATE[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \FSM_sequential_STATE[0]_i_14 
       (.I0(Q[12]),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(Q[16]),
        .I5(Q[17]),
        .O(\FSM_sequential_STATE[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \FSM_sequential_STATE[0]_i_15 
       (.I0(Q[18]),
        .I1(Q[19]),
        .I2(Q[20]),
        .I3(Q[21]),
        .I4(Q[22]),
        .I5(Q[23]),
        .O(\FSM_sequential_STATE[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF)) 
    \FSM_sequential_STATE[0]_i_16 
       (.I0(Q[7]),
        .I1(Q[8]),
        .I2(Q[6]),
        .I3(Q[10]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\FSM_sequential_STATE[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBF)) 
    \FSM_sequential_STATE[0]_i_7 
       (.I0(\FSM_sequential_STATE[0]_i_13_n_0 ),
        .I1(Q[30]),
        .I2(Q[31]),
        .I3(\FSM_sequential_STATE[0]_i_14_n_0 ),
        .I4(\FSM_sequential_STATE[0]_i_15_n_0 ),
        .I5(\FSM_sequential_STATE[0]_i_16_n_0 ),
        .O(\q_reg[30]_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \FSM_sequential_STATE[0]_i_8 
       (.I0(Q[24]),
        .I1(Q[25]),
        .I2(Q[26]),
        .I3(Q[27]),
        .I4(Q[28]),
        .I5(Q[29]),
        .O(\q_reg[24]_0 ));
  FDRE \q_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \q_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \q_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \q_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \q_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \q_reg[15] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \q_reg[16] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \q_reg[17] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \q_reg[18] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \q_reg[19] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \q_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q_reg[20] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \q_reg[21] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \q_reg[22] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \q_reg[23] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \q_reg[24] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \q_reg[25] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \q_reg[26] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \q_reg[27] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \q_reg[28] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \q_reg[29] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \q_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \q_reg[30] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \q_reg[31] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \q_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \q_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \q_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \q_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \q_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \q_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \q_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_5
   (\FSM_sequential_STATE_reg[0] ,
    enables0_in,
    \FSM_sequential_STATE_reg[0]_0 ,
    \FSM_sequential_STATE_reg[0]_1 ,
    Q,
    STATE,
    \FSM_sequential_STATE_reg[1] ,
    aclken,
    D,
    s00_axi_aclk);
  output \FSM_sequential_STATE_reg[0] ;
  output [0:0]enables0_in;
  output \FSM_sequential_STATE_reg[0]_0 ;
  output \FSM_sequential_STATE_reg[0]_1 ;
  output [15:0]Q;
  input [2:0]STATE;
  input \FSM_sequential_STATE_reg[1] ;
  input aclken;
  input [31:0]D;
  input s00_axi_aclk;

  wire [31:0]D;
  wire \FSM_sequential_STATE[2]_i_3_n_0 ;
  wire \FSM_sequential_STATE[2]_i_4_n_0 ;
  wire \FSM_sequential_STATE[2]_i_5_n_0 ;
  wire \FSM_sequential_STATE[2]_i_6_n_0 ;
  wire \FSM_sequential_STATE[2]_i_7_n_0 ;
  wire \FSM_sequential_STATE[2]_i_8_n_0 ;
  wire \FSM_sequential_STATE_reg[0] ;
  wire \FSM_sequential_STATE_reg[0]_0 ;
  wire \FSM_sequential_STATE_reg[0]_1 ;
  wire \FSM_sequential_STATE_reg[1] ;
  wire [15:0]Q;
  wire [2:0]STATE;
  wire aclken;
  wire [0:0]enables0_in;
  wire \q_reg_n_0_[16] ;
  wire \q_reg_n_0_[17] ;
  wire \q_reg_n_0_[18] ;
  wire \q_reg_n_0_[19] ;
  wire \q_reg_n_0_[20] ;
  wire \q_reg_n_0_[21] ;
  wire \q_reg_n_0_[22] ;
  wire \q_reg_n_0_[23] ;
  wire \q_reg_n_0_[24] ;
  wire \q_reg_n_0_[25] ;
  wire \q_reg_n_0_[26] ;
  wire \q_reg_n_0_[27] ;
  wire \q_reg_n_0_[28] ;
  wire \q_reg_n_0_[29] ;
  wire \q_reg_n_0_[30] ;
  wire \q_reg_n_0_[31] ;
  wire s00_axi_aclk;

  LUT5 #(
    .INIT(32'hFF77000F)) 
    \FSM_sequential_STATE[1]_i_1 
       (.I0(STATE[0]),
        .I1(enables0_in),
        .I2(\FSM_sequential_STATE_reg[1] ),
        .I3(STATE[2]),
        .I4(STATE[1]),
        .O(\FSM_sequential_STATE_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hF8F0)) 
    \FSM_sequential_STATE[2]_i_1 
       (.I0(STATE[0]),
        .I1(enables0_in),
        .I2(STATE[2]),
        .I3(STATE[1]),
        .O(\FSM_sequential_STATE_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_STATE[2]_i_2 
       (.I0(\FSM_sequential_STATE[2]_i_3_n_0 ),
        .I1(\FSM_sequential_STATE[2]_i_4_n_0 ),
        .I2(\FSM_sequential_STATE[2]_i_5_n_0 ),
        .I3(\FSM_sequential_STATE[2]_i_6_n_0 ),
        .I4(\FSM_sequential_STATE[2]_i_7_n_0 ),
        .I5(\FSM_sequential_STATE[2]_i_8_n_0 ),
        .O(enables0_in));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \FSM_sequential_STATE[2]_i_3 
       (.I0(\q_reg_n_0_[24] ),
        .I1(\q_reg_n_0_[25] ),
        .I2(\q_reg_n_0_[26] ),
        .I3(\q_reg_n_0_[27] ),
        .I4(\q_reg_n_0_[28] ),
        .I5(\q_reg_n_0_[29] ),
        .O(\FSM_sequential_STATE[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF)) 
    \FSM_sequential_STATE[2]_i_4 
       (.I0(Q[7]),
        .I1(Q[8]),
        .I2(Q[6]),
        .I3(Q[10]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\FSM_sequential_STATE[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \FSM_sequential_STATE[2]_i_5 
       (.I0(\q_reg_n_0_[18] ),
        .I1(\q_reg_n_0_[19] ),
        .I2(\q_reg_n_0_[20] ),
        .I3(\q_reg_n_0_[21] ),
        .I4(\q_reg_n_0_[22] ),
        .I5(\q_reg_n_0_[23] ),
        .O(\FSM_sequential_STATE[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \FSM_sequential_STATE[2]_i_6 
       (.I0(Q[12]),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(\q_reg_n_0_[16] ),
        .I5(\q_reg_n_0_[17] ),
        .O(\FSM_sequential_STATE[2]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_sequential_STATE[2]_i_7 
       (.I0(\q_reg_n_0_[30] ),
        .I1(\q_reg_n_0_[31] ),
        .O(\FSM_sequential_STATE[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \FSM_sequential_STATE[2]_i_8 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\FSM_sequential_STATE[2]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hFFFF0800)) 
    \enables[5]_i_1 
       (.I0(STATE[0]),
        .I1(enables0_in),
        .I2(STATE[2]),
        .I3(STATE[1]),
        .I4(aclken),
        .O(\FSM_sequential_STATE_reg[0]_1 ));
  FDRE \q_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \q_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \q_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \q_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \q_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \q_reg[15] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \q_reg[16] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[16]),
        .Q(\q_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \q_reg[17] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[17]),
        .Q(\q_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \q_reg[18] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[18]),
        .Q(\q_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \q_reg[19] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[19]),
        .Q(\q_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \q_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q_reg[20] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[20]),
        .Q(\q_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \q_reg[21] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[21]),
        .Q(\q_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \q_reg[22] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[22]),
        .Q(\q_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \q_reg[23] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[23]),
        .Q(\q_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \q_reg[24] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[24]),
        .Q(\q_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \q_reg[25] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[25]),
        .Q(\q_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \q_reg[26] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[26]),
        .Q(\q_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \q_reg[27] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[27]),
        .Q(\q_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \q_reg[28] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[28]),
        .Q(\q_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \q_reg[29] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[29]),
        .Q(\q_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \q_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \q_reg[30] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[30]),
        .Q(\q_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \q_reg[31] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[31]),
        .Q(\q_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \q_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \q_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \q_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \q_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \q_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \q_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \q_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
