Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Nov 20 10:30:38 2024
| Host         : DESKTOP-2QNIQRH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TopModule_timing_summary_routed.rpt -pb TopModule_timing_summary_routed.pb -rpx TopModule_timing_summary_routed.rpx -warn_on_violation
| Design       : TopModule
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (14)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (22)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (14)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: ps2c (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: keyboardDriver_inst/ps2_rx_unit/rx_done_tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (22)
-------------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.179        0.000                      0                  117        0.123        0.000                      0                  117        1.500        0.000                       0                   100  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
clk_pin           {0.000 4.000}        8.000           125.000         
  DCM_TMDS_CLKFX  {0.000 2.000}        4.000           250.000         
  MMCM_pix_clock  {0.000 20.000}       40.000          25.000          
  clkfb_in        {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin                 6.908        0.000                      0                    3        0.263        0.000                      0                    3        2.000        0.000                       0                     9  
  DCM_TMDS_CLKFX        1.462        0.000                      0                   39        0.236        0.000                      0                   39        1.500        0.000                       0                    37  
  MMCM_pix_clock       36.137        0.000                      0                   75        0.154        0.000                      0                   75       19.500        0.000                       0                    51  
  clkfb_in                                                                                                                                                          5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
MMCM_pix_clock  DCM_TMDS_CLKFX        1.179        0.000                      0                   30        0.123        0.000                      0                   30  
clk_pin         MMCM_pix_clock        4.059        0.000                      0                   11        0.193        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group      From Clock      To Clock      
----------      ----------      --------      
(none)                                          
(none)          DCM_TMDS_CLKFX                  
(none)          MMCM_pix_clock                  
(none)          clkfb_in                        
(none)                          clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.908ns  (required time - arrival time)
  Source:                 keyboardDriver_inst/dispData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keyboardDriver_inst/dispData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.441%)  route 0.505ns (46.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 12.949 - 8.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.733     5.402    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X37Y86         FDRE                                         r  keyboardDriver_inst/dispData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456     5.858 r  keyboardDriver_inst/dispData_reg[3]/Q
                         net (fo=2, routed)           0.505     6.363    keyboardDriver_inst/screenMemory_inst/p_1_in[3]
    SLICE_X37Y86         LUT6 (Prop_lut6_I5_O)        0.124     6.487 r  keyboardDriver_inst/dispData[3]_i_1/O
                         net (fo=1, routed)           0.000     6.487    keyboardDriver_inst/dispData[3]_i_1_n_0
    SLICE_X37Y86         FDRE                                         r  keyboardDriver_inst/dispData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.557    12.949    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X37Y86         FDRE                                         r  keyboardDriver_inst/dispData_reg[3]/C
                         clock pessimism              0.453    13.402    
                         clock uncertainty           -0.035    13.366    
    SLICE_X37Y86         FDRE (Setup_fdre_C_D)        0.029    13.395    keyboardDriver_inst/dispData_reg[3]
  -------------------------------------------------------------------
                         required time                         13.395    
                         arrival time                          -6.487    
  -------------------------------------------------------------------
                         slack                                  6.908    

Slack (MET) :             6.908ns  (required time - arrival time)
  Source:                 keyboardDriver_inst/dispData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keyboardDriver_inst/dispData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.444%)  route 0.505ns (46.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 12.950 - 8.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.734     5.403    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X37Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.456     5.859 r  keyboardDriver_inst/dispData_reg[1]/Q
                         net (fo=2, routed)           0.505     6.364    keyboardDriver_inst/screenMemory_inst/p_1_in[1]
    SLICE_X37Y87         LUT6 (Prop_lut6_I5_O)        0.124     6.488 r  keyboardDriver_inst/dispData[1]_i_1/O
                         net (fo=1, routed)           0.000     6.488    keyboardDriver_inst/dispData[1]_i_1_n_0
    SLICE_X37Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.558    12.950    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X37Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[1]/C
                         clock pessimism              0.453    13.403    
                         clock uncertainty           -0.035    13.367    
    SLICE_X37Y87         FDRE (Setup_fdre_C_D)        0.029    13.396    keyboardDriver_inst/dispData_reg[1]
  -------------------------------------------------------------------
                         required time                         13.396    
                         arrival time                          -6.488    
  -------------------------------------------------------------------
                         slack                                  6.908    

Slack (MET) :             6.908ns  (required time - arrival time)
  Source:                 keyboardDriver_inst/dispData_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keyboardDriver_inst/dispData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.444%)  route 0.505ns (46.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 12.949 - 8.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.733     5.402    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X39Y86         FDRE                                         r  keyboardDriver_inst/dispData_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456     5.858 r  keyboardDriver_inst/dispData_reg[5]/Q
                         net (fo=2, routed)           0.505     6.363    keyboardDriver_inst/dispData_reg[6]_0[1]
    SLICE_X39Y86         LUT6 (Prop_lut6_I5_O)        0.124     6.487 r  keyboardDriver_inst/dispData[5]_i_1/O
                         net (fo=1, routed)           0.000     6.487    keyboardDriver_inst/dispData[5]_i_1_n_0
    SLICE_X39Y86         FDRE                                         r  keyboardDriver_inst/dispData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.557    12.949    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X39Y86         FDRE                                         r  keyboardDriver_inst/dispData_reg[5]/C
                         clock pessimism              0.453    13.402    
                         clock uncertainty           -0.035    13.366    
    SLICE_X39Y86         FDRE (Setup_fdre_C_D)        0.029    13.395    keyboardDriver_inst/dispData_reg[5]
  -------------------------------------------------------------------
                         required time                         13.395    
                         arrival time                          -6.487    
  -------------------------------------------------------------------
                         slack                                  6.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 keyboardDriver_inst/dispData_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keyboardDriver_inst/dispData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.582     1.494    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X39Y86         FDRE                                         r  keyboardDriver_inst/dispData_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  keyboardDriver_inst/dispData_reg[5]/Q
                         net (fo=2, routed)           0.168     1.804    keyboardDriver_inst/dispData_reg[6]_0[1]
    SLICE_X39Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.849 r  keyboardDriver_inst/dispData[5]_i_1/O
                         net (fo=1, routed)           0.000     1.849    keyboardDriver_inst/dispData[5]_i_1_n_0
    SLICE_X39Y86         FDRE                                         r  keyboardDriver_inst/dispData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.010    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X39Y86         FDRE                                         r  keyboardDriver_inst/dispData_reg[5]/C
                         clock pessimism             -0.516     1.494    
    SLICE_X39Y86         FDRE (Hold_fdre_C_D)         0.091     1.585    keyboardDriver_inst/dispData_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 keyboardDriver_inst/dispData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keyboardDriver_inst/dispData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.583     1.495    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X37Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  keyboardDriver_inst/dispData_reg[1]/Q
                         net (fo=2, routed)           0.168     1.805    keyboardDriver_inst/screenMemory_inst/p_1_in[1]
    SLICE_X37Y87         LUT6 (Prop_lut6_I5_O)        0.045     1.850 r  keyboardDriver_inst/dispData[1]_i_1/O
                         net (fo=1, routed)           0.000     1.850    keyboardDriver_inst/dispData[1]_i_1_n_0
    SLICE_X37Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.852     2.011    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X37Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[1]/C
                         clock pessimism             -0.516     1.495    
    SLICE_X37Y87         FDRE (Hold_fdre_C_D)         0.091     1.586    keyboardDriver_inst/dispData_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 keyboardDriver_inst/dispData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            keyboardDriver_inst/dispData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.582     1.494    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X37Y86         FDRE                                         r  keyboardDriver_inst/dispData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  keyboardDriver_inst/dispData_reg[3]/Q
                         net (fo=2, routed)           0.168     1.804    keyboardDriver_inst/screenMemory_inst/p_1_in[3]
    SLICE_X37Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.849 r  keyboardDriver_inst/dispData[3]_i_1/O
                         net (fo=1, routed)           0.000     1.849    keyboardDriver_inst/dispData[3]_i_1_n_0
    SLICE_X37Y86         FDRE                                         r  keyboardDriver_inst/dispData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.010    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X37Y86         FDRE                                         r  keyboardDriver_inst/dispData_reg[3]/C
                         clock pessimism             -0.516     1.494    
    SLICE_X37Y86         FDRE (Hold_fdre_C_D)         0.091     1.585    keyboardDriver_inst/dispData_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16   clk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  displayDriver_inst/MMCME2_BASE_INST/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X38Y87     keyboardDriver_inst/dispData_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X37Y87     keyboardDriver_inst/dispData_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X38Y87     keyboardDriver_inst/dispData_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X37Y86     keyboardDriver_inst/dispData_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X39Y87     keyboardDriver_inst/dispData_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X39Y86     keyboardDriver_inst/dispData_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X39Y87     keyboardDriver_inst/dispData_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  displayDriver_inst/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  displayDriver_inst/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  displayDriver_inst/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y87     keyboardDriver_inst/dispData_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y87     keyboardDriver_inst/dispData_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X37Y87     keyboardDriver_inst/dispData_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X37Y87     keyboardDriver_inst/dispData_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y87     keyboardDriver_inst/dispData_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y87     keyboardDriver_inst/dispData_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X37Y86     keyboardDriver_inst/dispData_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X37Y86     keyboardDriver_inst/dispData_reg[3]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  displayDriver_inst/MMCME2_BASE_INST/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  displayDriver_inst/MMCME2_BASE_INST/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y87     keyboardDriver_inst/dispData_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y87     keyboardDriver_inst/dispData_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X37Y87     keyboardDriver_inst/dispData_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X37Y87     keyboardDriver_inst/dispData_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y87     keyboardDriver_inst/dispData_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y87     keyboardDriver_inst/dispData_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X37Y86     keyboardDriver_inst/dispData_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X37Y86     keyboardDriver_inst/dispData_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  DCM_TMDS_CLKFX
  To Clock:  DCM_TMDS_CLKFX

Setup :            0  Failing Endpoints,  Worst Slack        1.462ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.462ns  (required time - arrival time)
  Source:                 displayDriver_inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            displayDriver_inst/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.642ns (32.961%)  route 1.306ns (67.039%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 8.958 - 4.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.680     5.349    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.740     5.412    displayDriver_inst/clk_TMDS
    SLICE_X42Y88         FDRE                                         r  displayDriver_inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     5.930 f  displayDriver_inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     6.647    displayDriver_inst/TMDS_mod10[2]
    SLICE_X42Y88         LUT4 (Prop_lut4_I0_O)        0.124     6.771 r  displayDriver_inst/_inferred__0/i_/O
                         net (fo=5, routed)           0.588     7.360    displayDriver_inst/_inferred__0/i__n_0
    SLICE_X42Y88         FDRE                                         r  displayDriver_inst/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.490     8.882    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     8.958    displayDriver_inst/clk_TMDS
    SLICE_X42Y88         FDRE                                         r  displayDriver_inst/TMDS_mod10_reg[0]/C
                         clock pessimism              0.454     9.412    
                         clock uncertainty           -0.066     9.346    
    SLICE_X42Y88         FDRE (Setup_fdre_C_R)       -0.524     8.822    displayDriver_inst/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          8.822    
                         arrival time                          -7.360    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.462ns  (required time - arrival time)
  Source:                 displayDriver_inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            displayDriver_inst/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.642ns (32.961%)  route 1.306ns (67.039%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 8.958 - 4.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.680     5.349    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.740     5.412    displayDriver_inst/clk_TMDS
    SLICE_X42Y88         FDRE                                         r  displayDriver_inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     5.930 f  displayDriver_inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     6.647    displayDriver_inst/TMDS_mod10[2]
    SLICE_X42Y88         LUT4 (Prop_lut4_I0_O)        0.124     6.771 r  displayDriver_inst/_inferred__0/i_/O
                         net (fo=5, routed)           0.588     7.360    displayDriver_inst/_inferred__0/i__n_0
    SLICE_X42Y88         FDRE                                         r  displayDriver_inst/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.490     8.882    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     8.958    displayDriver_inst/clk_TMDS
    SLICE_X42Y88         FDRE                                         r  displayDriver_inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.454     9.412    
                         clock uncertainty           -0.066     9.346    
    SLICE_X42Y88         FDRE (Setup_fdre_C_R)       -0.524     8.822    displayDriver_inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          8.822    
                         arrival time                          -7.360    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.462ns  (required time - arrival time)
  Source:                 displayDriver_inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            displayDriver_inst/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.642ns (32.961%)  route 1.306ns (67.039%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 8.958 - 4.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.680     5.349    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.740     5.412    displayDriver_inst/clk_TMDS
    SLICE_X42Y88         FDRE                                         r  displayDriver_inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     5.930 f  displayDriver_inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     6.647    displayDriver_inst/TMDS_mod10[2]
    SLICE_X42Y88         LUT4 (Prop_lut4_I0_O)        0.124     6.771 r  displayDriver_inst/_inferred__0/i_/O
                         net (fo=5, routed)           0.588     7.360    displayDriver_inst/_inferred__0/i__n_0
    SLICE_X42Y88         FDRE                                         r  displayDriver_inst/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.490     8.882    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     8.958    displayDriver_inst/clk_TMDS
    SLICE_X42Y88         FDRE                                         r  displayDriver_inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.454     9.412    
                         clock uncertainty           -0.066     9.346    
    SLICE_X42Y88         FDRE (Setup_fdre_C_R)       -0.524     8.822    displayDriver_inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          8.822    
                         arrival time                          -7.360    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.462ns  (required time - arrival time)
  Source:                 displayDriver_inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            displayDriver_inst/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.642ns (32.961%)  route 1.306ns (67.039%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 8.958 - 4.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.680     5.349    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.740     5.412    displayDriver_inst/clk_TMDS
    SLICE_X42Y88         FDRE                                         r  displayDriver_inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     5.930 f  displayDriver_inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     6.647    displayDriver_inst/TMDS_mod10[2]
    SLICE_X42Y88         LUT4 (Prop_lut4_I0_O)        0.124     6.771 r  displayDriver_inst/_inferred__0/i_/O
                         net (fo=5, routed)           0.588     7.360    displayDriver_inst/_inferred__0/i__n_0
    SLICE_X42Y88         FDRE                                         r  displayDriver_inst/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.490     8.882    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     8.958    displayDriver_inst/clk_TMDS
    SLICE_X42Y88         FDRE                                         r  displayDriver_inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.454     9.412    
                         clock uncertainty           -0.066     9.346    
    SLICE_X42Y88         FDRE (Setup_fdre_C_R)       -0.524     8.822    displayDriver_inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          8.822    
                         arrival time                          -7.360    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.903ns  (required time - arrival time)
  Source:                 displayDriver_inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            displayDriver_inst/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.642ns (31.511%)  route 1.395ns (68.489%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 8.956 - 4.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.680     5.349    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.739     5.411    displayDriver_inst/clk_TMDS
    SLICE_X42Y87         FDRE                                         r  displayDriver_inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.518     5.929 r  displayDriver_inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.395     7.324    displayDriver_inst/TMDS_shift_load
    SLICE_X40Y86         LUT3 (Prop_lut3_I1_O)        0.124     7.448 r  displayDriver_inst/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     7.448    displayDriver_inst/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X40Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.490     8.882    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.561     8.956    displayDriver_inst/clk_TMDS
    SLICE_X40Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.429     9.385    
                         clock uncertainty           -0.066     9.319    
    SLICE_X40Y86         FDRE (Setup_fdre_C_D)        0.032     9.351    displayDriver_inst/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          9.351    
                         arrival time                          -7.448    
  -------------------------------------------------------------------
                         slack                                  1.903    

Slack (MET) :             1.921ns  (required time - arrival time)
  Source:                 displayDriver_inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            displayDriver_inst/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.667ns (32.342%)  route 1.395ns (67.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 8.956 - 4.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.680     5.349    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.739     5.411    displayDriver_inst/clk_TMDS
    SLICE_X42Y87         FDRE                                         r  displayDriver_inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.518     5.929 r  displayDriver_inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.395     7.324    displayDriver_inst/TMDS_shift_load
    SLICE_X40Y86         LUT2 (Prop_lut2_I0_O)        0.149     7.473 r  displayDriver_inst/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     7.473    displayDriver_inst/TMDS_shift_blue[9]_i_1_n_0
    SLICE_X40Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.490     8.882    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.561     8.956    displayDriver_inst/clk_TMDS
    SLICE_X40Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.429     9.385    
                         clock uncertainty           -0.066     9.319    
    SLICE_X40Y86         FDRE (Setup_fdre_C_D)        0.075     9.394    displayDriver_inst/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          9.394    
                         arrival time                          -7.473    
  -------------------------------------------------------------------
                         slack                                  1.921    

Slack (MET) :             2.120ns  (required time - arrival time)
  Source:                 displayDriver_inst/TMDS_shift_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            displayDriver_inst/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.642ns (33.915%)  route 1.251ns (66.085%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 8.956 - 4.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.680     5.349    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.738     5.410    displayDriver_inst/clk_TMDS
    SLICE_X42Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.518     5.928 r  displayDriver_inst/TMDS_shift_green_reg[5]/Q
                         net (fo=1, routed)           1.251     7.179    displayDriver_inst/TMDS_shift_green_reg_n_0_[5]
    SLICE_X42Y86         LUT3 (Prop_lut3_I2_O)        0.124     7.303 r  displayDriver_inst/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     7.303    displayDriver_inst/TMDS_shift_green[4]_i_1_n_0
    SLICE_X42Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.490     8.882    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.561     8.956    displayDriver_inst/clk_TMDS
    SLICE_X42Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_green_reg[4]/C
                         clock pessimism              0.454     9.410    
                         clock uncertainty           -0.066     9.344    
    SLICE_X42Y86         FDRE (Setup_fdre_C_D)        0.079     9.423    displayDriver_inst/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          9.423    
                         arrival time                          -7.303    
  -------------------------------------------------------------------
                         slack                                  2.120    

Slack (MET) :             2.179ns  (required time - arrival time)
  Source:                 displayDriver_inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            displayDriver_inst/TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.642ns (37.744%)  route 1.059ns (62.256%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 8.957 - 4.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.680     5.349    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.740     5.412    displayDriver_inst/clk_TMDS
    SLICE_X42Y88         FDRE                                         r  displayDriver_inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     5.930 f  displayDriver_inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     6.647    displayDriver_inst/TMDS_mod10[2]
    SLICE_X42Y88         LUT4 (Prop_lut4_I0_O)        0.124     6.771 r  displayDriver_inst/_inferred__0/i_/O
                         net (fo=5, routed)           0.341     7.113    displayDriver_inst/_inferred__0/i__n_0
    SLICE_X42Y87         FDRE                                         r  displayDriver_inst/TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.490     8.882    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.562     8.957    displayDriver_inst/clk_TMDS
    SLICE_X42Y87         FDRE                                         r  displayDriver_inst/TMDS_shift_load_reg/C
                         clock pessimism              0.429     9.386    
                         clock uncertainty           -0.066     9.320    
    SLICE_X42Y87         FDRE (Setup_fdre_C_D)       -0.028     9.292    displayDriver_inst/TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          9.292    
                         arrival time                          -7.113    
  -------------------------------------------------------------------
                         slack                                  2.179    

Slack (MET) :             2.254ns  (required time - arrival time)
  Source:                 displayDriver_inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            displayDriver_inst/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.683ns  (logic 0.642ns (38.151%)  route 1.041ns (61.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 8.956 - 4.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.680     5.349    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.739     5.411    displayDriver_inst/clk_TMDS
    SLICE_X42Y87         FDRE                                         r  displayDriver_inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.518     5.929 r  displayDriver_inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.041     6.970    displayDriver_inst/TMDS_shift_load
    SLICE_X40Y86         LUT3 (Prop_lut3_I1_O)        0.124     7.094 r  displayDriver_inst/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     7.094    displayDriver_inst/TMDS_shift_blue[1]_i_1_n_0
    SLICE_X40Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.490     8.882    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.561     8.956    displayDriver_inst/clk_TMDS
    SLICE_X40Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.429     9.385    
                         clock uncertainty           -0.066     9.319    
    SLICE_X40Y86         FDRE (Setup_fdre_C_D)        0.029     9.348    displayDriver_inst/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          9.348    
                         arrival time                          -7.094    
  -------------------------------------------------------------------
                         slack                                  2.254    

Slack (MET) :             2.274ns  (required time - arrival time)
  Source:                 displayDriver_inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            displayDriver_inst/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.709ns  (logic 0.668ns (39.092%)  route 1.041ns (60.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 8.956 - 4.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.680     5.349    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.739     5.411    displayDriver_inst/clk_TMDS
    SLICE_X42Y87         FDRE                                         r  displayDriver_inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.518     5.929 r  displayDriver_inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.041     6.970    displayDriver_inst/TMDS_shift_load
    SLICE_X40Y86         LUT3 (Prop_lut3_I1_O)        0.150     7.120 r  displayDriver_inst/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     7.120    displayDriver_inst/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X40Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.490     8.882    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.561     8.956    displayDriver_inst/clk_TMDS
    SLICE_X40Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.429     9.385    
                         clock uncertainty           -0.066     9.319    
    SLICE_X40Y86         FDRE (Setup_fdre_C_D)        0.075     9.394    displayDriver_inst/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          9.394    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                  2.274    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 displayDriver_inst/TMDS_shift_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            displayDriver_inst/TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.305%)  route 0.157ns (45.695%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.548     1.460    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.586     1.500    displayDriver_inst/clk_TMDS
    SLICE_X40Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  displayDriver_inst/TMDS_shift_blue_reg[1]/Q
                         net (fo=1, routed)           0.157     1.798    displayDriver_inst/TMDS_shift_blue_reg_n_0_[1]
    SLICE_X40Y87         LUT3 (Prop_lut3_I2_O)        0.045     1.843 r  displayDriver_inst/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.843    displayDriver_inst/TMDS_shift_blue[0]_i_1_n_0
    SLICE_X40Y87         FDRE                                         r  displayDriver_inst/TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.814     1.973    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.856     2.017    displayDriver_inst/clk_TMDS
    SLICE_X40Y87         FDRE                                         r  displayDriver_inst/TMDS_shift_blue_reg[0]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X40Y87         FDRE (Hold_fdre_C_D)         0.091     1.607    displayDriver_inst/TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 displayDriver_inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            displayDriver_inst/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.330%)  route 0.174ns (45.670%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.548     1.460    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.588     1.502    displayDriver_inst/clk_TMDS
    SLICE_X42Y88         FDRE                                         r  displayDriver_inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  displayDriver_inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.174     1.840    displayDriver_inst/TMDS_mod10[0]
    SLICE_X42Y88         LUT4 (Prop_lut4_I1_O)        0.043     1.883 r  displayDriver_inst/TMDS_mod10[3]_i_1/O
                         net (fo=1, routed)           0.000     1.883    displayDriver_inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X42Y88         FDRE                                         r  displayDriver_inst/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.814     1.973    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.858     2.019    displayDriver_inst/clk_TMDS
    SLICE_X42Y88         FDRE                                         r  displayDriver_inst/TMDS_mod10_reg[3]/C
                         clock pessimism             -0.517     1.502    
    SLICE_X42Y88         FDRE (Hold_fdre_C_D)         0.131     1.633    displayDriver_inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 displayDriver_inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            displayDriver_inst/TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.548     1.460    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.588     1.502    displayDriver_inst/clk_TMDS
    SLICE_X42Y88         FDRE                                         r  displayDriver_inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  displayDriver_inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.174     1.840    displayDriver_inst/TMDS_mod10[0]
    SLICE_X42Y88         LUT3 (Prop_lut3_I0_O)        0.045     1.885 r  displayDriver_inst/TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000     1.885    displayDriver_inst/TMDS_mod10[2]_i_1_n_0
    SLICE_X42Y88         FDRE                                         r  displayDriver_inst/TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.814     1.973    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.858     2.019    displayDriver_inst/clk_TMDS
    SLICE_X42Y88         FDRE                                         r  displayDriver_inst/TMDS_mod10_reg[2]/C
                         clock pessimism             -0.517     1.502    
    SLICE_X42Y88         FDRE (Hold_fdre_C_D)         0.121     1.623    displayDriver_inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 displayDriver_inst/TMDS_shift_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            displayDriver_inst/TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.906%)  route 0.219ns (54.094%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.548     1.460    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.586     1.500    displayDriver_inst/clk_TMDS
    SLICE_X43Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  displayDriver_inst/TMDS_shift_green_reg[9]/Q
                         net (fo=1, routed)           0.219     1.860    displayDriver_inst/TMDS_shift_green_reg_n_0_[9]
    SLICE_X42Y87         LUT3 (Prop_lut3_I2_O)        0.045     1.905 r  displayDriver_inst/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     1.905    displayDriver_inst/TMDS_shift_green[8]_i_1_n_0
    SLICE_X42Y87         FDRE                                         r  displayDriver_inst/TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.814     1.973    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.856     2.017    displayDriver_inst/clk_TMDS
    SLICE_X42Y87         FDRE                                         r  displayDriver_inst/TMDS_shift_green_reg[8]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X42Y87         FDRE (Hold_fdre_C_D)         0.120     1.636    displayDriver_inst/TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 displayDriver_inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            displayDriver_inst/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.213ns (50.561%)  route 0.208ns (49.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.548     1.460    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.587     1.501    displayDriver_inst/clk_TMDS
    SLICE_X42Y87         FDRE                                         r  displayDriver_inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  displayDriver_inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.208     1.874    displayDriver_inst/TMDS_shift_load
    SLICE_X42Y86         LUT3 (Prop_lut3_I1_O)        0.049     1.923 r  displayDriver_inst/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     1.923    displayDriver_inst/TMDS_shift_green[6]_i_1_n_0
    SLICE_X42Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.814     1.973    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.855     2.016    displayDriver_inst/clk_TMDS
    SLICE_X42Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_green_reg[6]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X42Y86         FDRE (Hold_fdre_C_D)         0.131     1.646    displayDriver_inst/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 displayDriver_inst/TMDS_shift_red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            displayDriver_inst/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.226ns (60.847%)  route 0.145ns (39.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.548     1.460    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.586     1.500    displayDriver_inst/clk_TMDS
    SLICE_X43Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.128     1.628 r  displayDriver_inst/TMDS_shift_red_reg[5]/Q
                         net (fo=1, routed)           0.145     1.774    displayDriver_inst/TMDS_shift_red_reg_n_0_[5]
    SLICE_X43Y86         LUT3 (Prop_lut3_I2_O)        0.098     1.872 r  displayDriver_inst/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     1.872    displayDriver_inst/TMDS_shift_red[4]_i_1_n_0
    SLICE_X43Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.814     1.973    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.855     2.016    displayDriver_inst/clk_TMDS
    SLICE_X43Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_red_reg[4]/C
                         clock pessimism             -0.516     1.500    
    SLICE_X43Y86         FDRE (Hold_fdre_C_D)         0.092     1.592    displayDriver_inst/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 displayDriver_inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            displayDriver_inst/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.209ns (50.087%)  route 0.208ns (49.913%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.548     1.460    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.587     1.501    displayDriver_inst/clk_TMDS
    SLICE_X42Y87         FDRE                                         r  displayDriver_inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  displayDriver_inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.208     1.874    displayDriver_inst/TMDS_shift_load
    SLICE_X42Y86         LUT3 (Prop_lut3_I1_O)        0.045     1.919 r  displayDriver_inst/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     1.919    displayDriver_inst/TMDS_shift_green[4]_i_1_n_0
    SLICE_X42Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.814     1.973    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.855     2.016    displayDriver_inst/clk_TMDS
    SLICE_X42Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_green_reg[4]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X42Y86         FDRE (Hold_fdre_C_D)         0.121     1.636    displayDriver_inst/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 displayDriver_inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            displayDriver_inst/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.212ns (50.685%)  route 0.206ns (49.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.548     1.460    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.587     1.501    displayDriver_inst/clk_TMDS
    SLICE_X42Y87         FDRE                                         r  displayDriver_inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  displayDriver_inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.206     1.872    displayDriver_inst/TMDS_shift_load
    SLICE_X42Y87         LUT3 (Prop_lut3_I1_O)        0.048     1.920 r  displayDriver_inst/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     1.920    displayDriver_inst/TMDS_shift_red[8]_i_1_n_0
    SLICE_X42Y87         FDRE                                         r  displayDriver_inst/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.814     1.973    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.856     2.017    displayDriver_inst/clk_TMDS
    SLICE_X42Y87         FDRE                                         r  displayDriver_inst/TMDS_shift_red_reg[8]/C
                         clock pessimism             -0.516     1.501    
    SLICE_X42Y87         FDRE (Hold_fdre_C_D)         0.131     1.632    displayDriver_inst/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 displayDriver_inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            displayDriver_inst/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.212ns (50.205%)  route 0.210ns (49.795%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.548     1.460    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.587     1.501    displayDriver_inst/clk_TMDS
    SLICE_X42Y87         FDRE                                         r  displayDriver_inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  displayDriver_inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.210     1.876    displayDriver_inst/TMDS_shift_load
    SLICE_X42Y87         LUT2 (Prop_lut2_I0_O)        0.048     1.924 r  displayDriver_inst/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     1.924    displayDriver_inst/TMDS_shift_red[9]_i_1_n_0
    SLICE_X42Y87         FDRE                                         r  displayDriver_inst/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.814     1.973    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.856     2.017    displayDriver_inst/clk_TMDS
    SLICE_X42Y87         FDRE                                         r  displayDriver_inst/TMDS_shift_red_reg[9]/C
                         clock pessimism             -0.516     1.501    
    SLICE_X42Y87         FDRE (Hold_fdre_C_D)         0.131     1.632    displayDriver_inst/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 displayDriver_inst/TMDS_shift_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            displayDriver_inst/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.184ns (46.095%)  route 0.215ns (53.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.548     1.460    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.586     1.500    displayDriver_inst/clk_TMDS
    SLICE_X43Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  displayDriver_inst/TMDS_shift_red_reg[2]/Q
                         net (fo=1, routed)           0.215     1.856    displayDriver_inst/TMDS_shift_red_reg_n_0_[2]
    SLICE_X43Y86         LUT3 (Prop_lut3_I2_O)        0.043     1.899 r  displayDriver_inst/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.899    displayDriver_inst/TMDS_shift_red[1]_i_1_n_0
    SLICE_X43Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.814     1.973    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.855     2.016    displayDriver_inst/clk_TMDS
    SLICE_X43Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_red_reg[1]/C
                         clock pessimism             -0.516     1.500    
    SLICE_X43Y86         FDRE (Hold_fdre_C_D)         0.107     1.607    displayDriver_inst/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DCM_TMDS_CLKFX
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { displayDriver_inst/MMCME2_BASE_INST/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y1    displayDriver_inst/BUFG_TMDSp/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X42Y88     displayDriver_inst/TMDS_mod10_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X42Y88     displayDriver_inst/TMDS_mod10_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X42Y88     displayDriver_inst/TMDS_mod10_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X42Y88     displayDriver_inst/TMDS_mod10_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X40Y87     displayDriver_inst/TMDS_shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X40Y86     displayDriver_inst/TMDS_shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X40Y86     displayDriver_inst/TMDS_shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X40Y86     displayDriver_inst/TMDS_shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y88     displayDriver_inst/TMDS_mod10_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y88     displayDriver_inst/TMDS_mod10_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y88     displayDriver_inst/TMDS_mod10_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y88     displayDriver_inst/TMDS_mod10_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y88     displayDriver_inst/TMDS_mod10_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y88     displayDriver_inst/TMDS_mod10_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y88     displayDriver_inst/TMDS_mod10_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y88     displayDriver_inst/TMDS_mod10_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y87     displayDriver_inst/TMDS_shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y87     displayDriver_inst/TMDS_shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y88     displayDriver_inst/TMDS_mod10_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y88     displayDriver_inst/TMDS_mod10_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y88     displayDriver_inst/TMDS_mod10_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y88     displayDriver_inst/TMDS_mod10_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y88     displayDriver_inst/TMDS_mod10_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y88     displayDriver_inst/TMDS_mod10_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y88     displayDriver_inst/TMDS_mod10_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y88     displayDriver_inst/TMDS_mod10_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y87     displayDriver_inst/TMDS_shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y87     displayDriver_inst/TMDS_shift_blue_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  MMCM_pix_clock

Setup :            0  Failing Endpoints,  Worst Slack       36.137ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.137ns  (required time - arrival time)
  Source:                 displayDriver_inst/CounterX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            displayDriver_inst/CounterX_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.897ns (27.855%)  route 2.323ns (72.145%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 44.955 - 40.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.680     5.349    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          1.736     5.408    displayDriver_inst/pixclk
    SLICE_X38Y85         FDRE                                         r  displayDriver_inst/CounterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.478     5.886 r  displayDriver_inst/CounterX_reg[2]/Q
                         net (fo=8, routed)           0.680     6.565    displayDriver_inst/Q[1]
    SLICE_X39Y85         LUT5 (Prop_lut5_I3_O)        0.295     6.860 f  displayDriver_inst/CounterX[9]_i_3/O
                         net (fo=2, routed)           0.676     7.536    displayDriver_inst/CounterX[9]_i_3_n_0
    SLICE_X39Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.660 r  displayDriver_inst/CounterX[9]_i_1/O
                         net (fo=20, routed)          0.968     8.628    displayDriver_inst/CounterX[9]_i_1_n_0
    SLICE_X38Y86         FDRE                                         r  displayDriver_inst/CounterX_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.490    44.882    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          1.560    44.955    displayDriver_inst/pixclk
    SLICE_X38Y86         FDRE                                         r  displayDriver_inst/CounterX_reg[7]/C
                         clock pessimism              0.428    45.383    
                         clock uncertainty           -0.094    45.289    
    SLICE_X38Y86         FDRE (Setup_fdre_C_R)       -0.524    44.765    displayDriver_inst/CounterX_reg[7]
  -------------------------------------------------------------------
                         required time                         44.765    
                         arrival time                          -8.628    
  -------------------------------------------------------------------
                         slack                                 36.137    

Slack (MET) :             36.137ns  (required time - arrival time)
  Source:                 displayDriver_inst/CounterX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            displayDriver_inst/CounterX_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.897ns (27.855%)  route 2.323ns (72.145%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 44.955 - 40.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.680     5.349    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          1.736     5.408    displayDriver_inst/pixclk
    SLICE_X38Y85         FDRE                                         r  displayDriver_inst/CounterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.478     5.886 r  displayDriver_inst/CounterX_reg[2]/Q
                         net (fo=8, routed)           0.680     6.565    displayDriver_inst/Q[1]
    SLICE_X39Y85         LUT5 (Prop_lut5_I3_O)        0.295     6.860 f  displayDriver_inst/CounterX[9]_i_3/O
                         net (fo=2, routed)           0.676     7.536    displayDriver_inst/CounterX[9]_i_3_n_0
    SLICE_X39Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.660 r  displayDriver_inst/CounterX[9]_i_1/O
                         net (fo=20, routed)          0.968     8.628    displayDriver_inst/CounterX[9]_i_1_n_0
    SLICE_X38Y86         FDRE                                         r  displayDriver_inst/CounterX_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.490    44.882    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          1.560    44.955    displayDriver_inst/pixclk
    SLICE_X38Y86         FDRE                                         r  displayDriver_inst/CounterX_reg[8]/C
                         clock pessimism              0.428    45.383    
                         clock uncertainty           -0.094    45.289    
    SLICE_X38Y86         FDRE (Setup_fdre_C_R)       -0.524    44.765    displayDriver_inst/CounterX_reg[8]
  -------------------------------------------------------------------
                         required time                         44.765    
                         arrival time                          -8.628    
  -------------------------------------------------------------------
                         slack                                 36.137    

Slack (MET) :             36.244ns  (required time - arrival time)
  Source:                 displayDriver_inst/CounterY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            displayDriver_inst/CounterY_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 1.019ns (30.443%)  route 2.328ns (69.557%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 44.953 - 40.000 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.680     5.349    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          1.732     5.404    displayDriver_inst/pixclk
    SLICE_X38Y82         FDRE                                         r  displayDriver_inst/CounterY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518     5.922 f  displayDriver_inst/CounterY_reg[4]/Q
                         net (fo=5, routed)           1.144     7.066    displayDriver_inst/CounterY_reg_n_0_[4]
    SLICE_X38Y82         LUT5 (Prop_lut5_I4_O)        0.148     7.214 r  displayDriver_inst/CounterY[9]_i_2/O
                         net (fo=4, routed)           0.794     8.007    displayDriver_inst/CounterY[9]_i_2_n_0
    SLICE_X40Y82         LUT5 (Prop_lut5_I2_O)        0.353     8.360 r  displayDriver_inst/CounterY[8]_i_1/O
                         net (fo=1, routed)           0.391     8.751    displayDriver_inst/CounterY[8]_i_1_n_0
    SLICE_X40Y82         FDRE                                         r  displayDriver_inst/CounterY_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.490    44.882    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          1.558    44.953    displayDriver_inst/pixclk
    SLICE_X40Y82         FDRE                                         r  displayDriver_inst/CounterY_reg[8]/C
                         clock pessimism              0.391    45.344    
                         clock uncertainty           -0.094    45.250    
    SLICE_X40Y82         FDRE (Setup_fdre_C_D)       -0.255    44.995    displayDriver_inst/CounterY_reg[8]
  -------------------------------------------------------------------
                         required time                         44.995    
                         arrival time                          -8.751    
  -------------------------------------------------------------------
                         slack                                 36.244    

Slack (MET) :             36.323ns  (required time - arrival time)
  Source:                 displayDriver_inst/CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            displayDriver_inst/encode_R/genblk1.balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 0.828ns (23.316%)  route 2.723ns (76.684%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 44.956 - 40.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.680     5.349    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          1.736     5.408    displayDriver_inst/pixclk
    SLICE_X39Y85         FDRE                                         r  displayDriver_inst/CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  displayDriver_inst/CounterX_reg[3]/Q
                         net (fo=7, routed)           0.998     6.862    displayDriver_inst/encode_R/Q[2]
    SLICE_X39Y86         LUT6 (Prop_lut6_I0_O)        0.124     6.986 f  displayDriver_inst/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.590     7.576    displayDriver_inst/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.700 r  displayDriver_inst/encode_R/genblk1.balance_acc[0]_i_2/O
                         net (fo=11, routed)          1.135     8.835    displayDriver_inst/encode_R/CounterX_reg[3]
    SLICE_X41Y85         LUT4 (Prop_lut4_I3_O)        0.124     8.959 r  displayDriver_inst/encode_R/genblk1.balance_acc[0]_i_1/O
                         net (fo=1, routed)           0.000     8.959    displayDriver_inst/encode_R/genblk1.balance_acc[0]_i_1_n_0
    SLICE_X41Y85         FDRE                                         r  displayDriver_inst/encode_R/genblk1.balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.490    44.882    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          1.561    44.956    displayDriver_inst/encode_R/CLK
    SLICE_X41Y85         FDRE                                         r  displayDriver_inst/encode_R/genblk1.balance_acc_reg[0]/C
                         clock pessimism              0.391    45.347    
                         clock uncertainty           -0.094    45.253    
    SLICE_X41Y85         FDRE (Setup_fdre_C_D)        0.029    45.282    displayDriver_inst/encode_R/genblk1.balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         45.282    
                         arrival time                          -8.959    
  -------------------------------------------------------------------
                         slack                                 36.323    

Slack (MET) :             36.406ns  (required time - arrival time)
  Source:                 displayDriver_inst/CounterX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            displayDriver_inst/CounterX_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 0.897ns (29.450%)  route 2.149ns (70.550%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 44.955 - 40.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.680     5.349    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          1.736     5.408    displayDriver_inst/pixclk
    SLICE_X38Y85         FDRE                                         r  displayDriver_inst/CounterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.478     5.886 r  displayDriver_inst/CounterX_reg[2]/Q
                         net (fo=8, routed)           0.680     6.565    displayDriver_inst/Q[1]
    SLICE_X39Y85         LUT5 (Prop_lut5_I3_O)        0.295     6.860 f  displayDriver_inst/CounterX[9]_i_3/O
                         net (fo=2, routed)           0.676     7.536    displayDriver_inst/CounterX[9]_i_3_n_0
    SLICE_X39Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.660 r  displayDriver_inst/CounterX[9]_i_1/O
                         net (fo=20, routed)          0.794     8.454    displayDriver_inst/CounterX[9]_i_1_n_0
    SLICE_X37Y85         FDRE                                         r  displayDriver_inst/CounterX_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.490    44.882    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          1.560    44.955    displayDriver_inst/pixclk
    SLICE_X37Y85         FDRE                                         r  displayDriver_inst/CounterX_reg[0]/C
                         clock pessimism              0.428    45.383    
                         clock uncertainty           -0.094    45.289    
    SLICE_X37Y85         FDRE (Setup_fdre_C_R)       -0.429    44.860    displayDriver_inst/CounterX_reg[0]
  -------------------------------------------------------------------
                         required time                         44.860    
                         arrival time                          -8.454    
  -------------------------------------------------------------------
                         slack                                 36.406    

Slack (MET) :             36.456ns  (required time - arrival time)
  Source:                 displayDriver_inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            displayDriver_inst/CounterX_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.903ns  (logic 0.839ns (28.898%)  route 2.064ns (71.102%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 44.955 - 40.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.680     5.349    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          1.736     5.408    displayDriver_inst/pixclk
    SLICE_X39Y85         FDRE                                         r  displayDriver_inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.419     5.827 r  displayDriver_inst/CounterX_reg[4]/Q
                         net (fo=8, routed)           0.729     6.556    displayDriver_inst/CounterX[4]
    SLICE_X39Y85         LUT5 (Prop_lut5_I4_O)        0.296     6.852 f  displayDriver_inst/CounterX[9]_i_3/O
                         net (fo=2, routed)           0.676     7.528    displayDriver_inst/CounterX[9]_i_3_n_0
    SLICE_X39Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.652 r  displayDriver_inst/CounterX[9]_i_1/O
                         net (fo=20, routed)          0.659     8.311    displayDriver_inst/CounterX[9]_i_1_n_0
    SLICE_X38Y85         FDRE                                         r  displayDriver_inst/CounterX_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.490    44.882    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          1.560    44.955    displayDriver_inst/pixclk
    SLICE_X38Y85         FDRE                                         r  displayDriver_inst/CounterX_reg[1]/C
                         clock pessimism              0.431    45.386    
                         clock uncertainty           -0.094    45.292    
    SLICE_X38Y85         FDRE (Setup_fdre_C_R)       -0.524    44.768    displayDriver_inst/CounterX_reg[1]
  -------------------------------------------------------------------
                         required time                         44.768    
                         arrival time                          -8.311    
  -------------------------------------------------------------------
                         slack                                 36.456    

Slack (MET) :             36.456ns  (required time - arrival time)
  Source:                 displayDriver_inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            displayDriver_inst/CounterX_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.903ns  (logic 0.839ns (28.898%)  route 2.064ns (71.102%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 44.955 - 40.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.680     5.349    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          1.736     5.408    displayDriver_inst/pixclk
    SLICE_X39Y85         FDRE                                         r  displayDriver_inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.419     5.827 r  displayDriver_inst/CounterX_reg[4]/Q
                         net (fo=8, routed)           0.729     6.556    displayDriver_inst/CounterX[4]
    SLICE_X39Y85         LUT5 (Prop_lut5_I4_O)        0.296     6.852 f  displayDriver_inst/CounterX[9]_i_3/O
                         net (fo=2, routed)           0.676     7.528    displayDriver_inst/CounterX[9]_i_3_n_0
    SLICE_X39Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.652 r  displayDriver_inst/CounterX[9]_i_1/O
                         net (fo=20, routed)          0.659     8.311    displayDriver_inst/CounterX[9]_i_1_n_0
    SLICE_X38Y85         FDRE                                         r  displayDriver_inst/CounterX_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.490    44.882    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          1.560    44.955    displayDriver_inst/pixclk
    SLICE_X38Y85         FDRE                                         r  displayDriver_inst/CounterX_reg[2]/C
                         clock pessimism              0.431    45.386    
                         clock uncertainty           -0.094    45.292    
    SLICE_X38Y85         FDRE (Setup_fdre_C_R)       -0.524    44.768    displayDriver_inst/CounterX_reg[2]
  -------------------------------------------------------------------
                         required time                         44.768    
                         arrival time                          -8.311    
  -------------------------------------------------------------------
                         slack                                 36.456    

Slack (MET) :             36.456ns  (required time - arrival time)
  Source:                 displayDriver_inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            displayDriver_inst/CounterX_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.903ns  (logic 0.839ns (28.898%)  route 2.064ns (71.102%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 44.955 - 40.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.680     5.349    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          1.736     5.408    displayDriver_inst/pixclk
    SLICE_X39Y85         FDRE                                         r  displayDriver_inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.419     5.827 r  displayDriver_inst/CounterX_reg[4]/Q
                         net (fo=8, routed)           0.729     6.556    displayDriver_inst/CounterX[4]
    SLICE_X39Y85         LUT5 (Prop_lut5_I4_O)        0.296     6.852 f  displayDriver_inst/CounterX[9]_i_3/O
                         net (fo=2, routed)           0.676     7.528    displayDriver_inst/CounterX[9]_i_3_n_0
    SLICE_X39Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.652 r  displayDriver_inst/CounterX[9]_i_1/O
                         net (fo=20, routed)          0.659     8.311    displayDriver_inst/CounterX[9]_i_1_n_0
    SLICE_X38Y85         FDRE                                         r  displayDriver_inst/CounterX_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.490    44.882    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          1.560    44.955    displayDriver_inst/pixclk
    SLICE_X38Y85         FDRE                                         r  displayDriver_inst/CounterX_reg[5]/C
                         clock pessimism              0.431    45.386    
                         clock uncertainty           -0.094    45.292    
    SLICE_X38Y85         FDRE (Setup_fdre_C_R)       -0.524    44.768    displayDriver_inst/CounterX_reg[5]
  -------------------------------------------------------------------
                         required time                         44.768    
                         arrival time                          -8.311    
  -------------------------------------------------------------------
                         slack                                 36.456    

Slack (MET) :             36.456ns  (required time - arrival time)
  Source:                 displayDriver_inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            displayDriver_inst/CounterX_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.903ns  (logic 0.839ns (28.898%)  route 2.064ns (71.102%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 44.955 - 40.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.680     5.349    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          1.736     5.408    displayDriver_inst/pixclk
    SLICE_X39Y85         FDRE                                         r  displayDriver_inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.419     5.827 r  displayDriver_inst/CounterX_reg[4]/Q
                         net (fo=8, routed)           0.729     6.556    displayDriver_inst/CounterX[4]
    SLICE_X39Y85         LUT5 (Prop_lut5_I4_O)        0.296     6.852 f  displayDriver_inst/CounterX[9]_i_3/O
                         net (fo=2, routed)           0.676     7.528    displayDriver_inst/CounterX[9]_i_3_n_0
    SLICE_X39Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.652 r  displayDriver_inst/CounterX[9]_i_1/O
                         net (fo=20, routed)          0.659     8.311    displayDriver_inst/CounterX[9]_i_1_n_0
    SLICE_X38Y85         FDRE                                         r  displayDriver_inst/CounterX_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.490    44.882    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          1.560    44.955    displayDriver_inst/pixclk
    SLICE_X38Y85         FDRE                                         r  displayDriver_inst/CounterX_reg[9]/C
                         clock pessimism              0.431    45.386    
                         clock uncertainty           -0.094    45.292    
    SLICE_X38Y85         FDRE (Setup_fdre_C_R)       -0.524    44.768    displayDriver_inst/CounterX_reg[9]
  -------------------------------------------------------------------
                         required time                         44.768    
                         arrival time                          -8.311    
  -------------------------------------------------------------------
                         slack                                 36.456    

Slack (MET) :             36.543ns  (required time - arrival time)
  Source:                 displayDriver_inst/CounterX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            displayDriver_inst/CounterX_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.911ns  (logic 0.897ns (30.809%)  route 2.014ns (69.191%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 44.955 - 40.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.680     5.349    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          1.736     5.408    displayDriver_inst/pixclk
    SLICE_X38Y85         FDRE                                         r  displayDriver_inst/CounterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.478     5.886 r  displayDriver_inst/CounterX_reg[2]/Q
                         net (fo=8, routed)           0.680     6.565    displayDriver_inst/Q[1]
    SLICE_X39Y85         LUT5 (Prop_lut5_I3_O)        0.295     6.860 f  displayDriver_inst/CounterX[9]_i_3/O
                         net (fo=2, routed)           0.676     7.536    displayDriver_inst/CounterX[9]_i_3_n_0
    SLICE_X39Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.660 r  displayDriver_inst/CounterX[9]_i_1/O
                         net (fo=20, routed)          0.659     8.319    displayDriver_inst/CounterX[9]_i_1_n_0
    SLICE_X39Y85         FDRE                                         r  displayDriver_inst/CounterX_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.490    44.882    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          1.560    44.955    displayDriver_inst/pixclk
    SLICE_X39Y85         FDRE                                         r  displayDriver_inst/CounterX_reg[3]/C
                         clock pessimism              0.431    45.386    
                         clock uncertainty           -0.094    45.292    
    SLICE_X39Y85         FDRE (Setup_fdre_C_R)       -0.429    44.863    displayDriver_inst/CounterX_reg[3]
  -------------------------------------------------------------------
                         required time                         44.863    
                         arrival time                          -8.319    
  -------------------------------------------------------------------
                         slack                                 36.543    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 displayDriver_inst/encode_R/genblk1.balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            displayDriver_inst/encode_R/genblk1.balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.548     1.460    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          0.586     1.500    displayDriver_inst/encode_R/CLK
    SLICE_X41Y85         FDRE                                         r  displayDriver_inst/encode_R/genblk1.balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  displayDriver_inst/encode_R/genblk1.balance_acc_reg[2]/Q
                         net (fo=8, routed)           0.079     1.720    displayDriver_inst/encode_R/genblk1.balance_acc_reg_n_0_[2]
    SLICE_X41Y85         FDRE                                         r  displayDriver_inst/encode_R/genblk1.balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.814     1.973    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          0.855     2.016    displayDriver_inst/encode_R/CLK
    SLICE_X41Y85         FDRE                                         r  displayDriver_inst/encode_R/genblk1.balance_acc_reg[2]/C
                         clock pessimism             -0.516     1.500    
    SLICE_X41Y85         FDRE (Hold_fdre_C_D)         0.066     1.566    displayDriver_inst/encode_R/genblk1.balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 displayDriver_inst/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            displayDriver_inst/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.810%)  route 0.088ns (32.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.548     1.460    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          0.584     1.498    displayDriver_inst/pixclk
    SLICE_X40Y82         FDRE                                         r  displayDriver_inst/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y82         FDRE (Prop_fdre_C_Q)         0.141     1.639 f  displayDriver_inst/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.088     1.728    displayDriver_inst/CounterY_reg_n_0_[9]
    SLICE_X41Y82         LUT6 (Prop_lut6_I1_O)        0.045     1.773 r  displayDriver_inst/vSync_i_1/O
                         net (fo=1, routed)           0.000     1.773    displayDriver_inst/vSync0
    SLICE_X41Y82         FDRE                                         r  displayDriver_inst/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.814     1.973    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          0.852     2.013    displayDriver_inst/pixclk
    SLICE_X41Y82         FDRE                                         r  displayDriver_inst/vSync_reg/C
                         clock pessimism             -0.502     1.511    
    SLICE_X41Y82         FDRE (Hold_fdre_C_D)         0.091     1.602    displayDriver_inst/vSync_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 displayDriver_inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            displayDriver_inst/CounterX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.694%)  route 0.136ns (42.306%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.548     1.460    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          0.584     1.498    displayDriver_inst/pixclk
    SLICE_X37Y85         FDRE                                         r  displayDriver_inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  displayDriver_inst/CounterX_reg[0]/Q
                         net (fo=8, routed)           0.136     1.776    displayDriver_inst/CounterX[0]
    SLICE_X38Y85         LUT6 (Prop_lut6_I4_O)        0.045     1.821 r  displayDriver_inst/CounterX[5]_i_1/O
                         net (fo=1, routed)           0.000     1.821    displayDriver_inst/CounterX[5]_i_1_n_0
    SLICE_X38Y85         FDRE                                         r  displayDriver_inst/CounterX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.814     1.973    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          0.853     2.014    displayDriver_inst/pixclk
    SLICE_X38Y85         FDRE                                         r  displayDriver_inst/CounterX_reg[5]/C
                         clock pessimism             -0.501     1.513    
    SLICE_X38Y85         FDRE (Hold_fdre_C_D)         0.121     1.634    displayDriver_inst/CounterX_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 displayDriver_inst/CounterY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            displayDriver_inst/CounterY_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.548     1.460    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          0.582     1.496    displayDriver_inst/pixclk
    SLICE_X39Y82         FDRE                                         r  displayDriver_inst/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  displayDriver_inst/CounterY_reg[1]/Q
                         net (fo=9, routed)           0.134     1.771    displayDriver_inst/CounterY_reg_n_0_[1]
    SLICE_X38Y82         LUT5 (Prop_lut5_I2_O)        0.045     1.816 r  displayDriver_inst/CounterY[4]_i_1/O
                         net (fo=1, routed)           0.000     1.816    displayDriver_inst/CounterY[4]_i_1_n_0
    SLICE_X38Y82         FDRE                                         r  displayDriver_inst/CounterY_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.814     1.973    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          0.850     2.011    displayDriver_inst/pixclk
    SLICE_X38Y82         FDRE                                         r  displayDriver_inst/CounterY_reg[4]/C
                         clock pessimism             -0.502     1.509    
    SLICE_X38Y82         FDRE (Hold_fdre_C_D)         0.120     1.629    displayDriver_inst/CounterY_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 displayDriver_inst/encode_R/genblk1.balance_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            displayDriver_inst/encode_R/genblk1.balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.227ns (72.547%)  route 0.086ns (27.453%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.548     1.460    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          0.586     1.500    displayDriver_inst/encode_R/CLK
    SLICE_X41Y85         FDRE                                         r  displayDriver_inst/encode_R/genblk1.balance_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.128     1.628 f  displayDriver_inst/encode_R/genblk1.balance_acc_reg[1]/Q
                         net (fo=8, routed)           0.086     1.714    displayDriver_inst/encode_R/genblk1.balance_acc_reg_n_0_[1]
    SLICE_X41Y85         LUT4 (Prop_lut4_I1_O)        0.099     1.813 r  displayDriver_inst/encode_R/genblk1.balance_acc[0]_i_1/O
                         net (fo=1, routed)           0.000     1.813    displayDriver_inst/encode_R/genblk1.balance_acc[0]_i_1_n_0
    SLICE_X41Y85         FDRE                                         r  displayDriver_inst/encode_R/genblk1.balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.814     1.973    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          0.855     2.016    displayDriver_inst/encode_R/CLK
    SLICE_X41Y85         FDRE                                         r  displayDriver_inst/encode_R/genblk1.balance_acc_reg[0]/C
                         clock pessimism             -0.516     1.500    
    SLICE_X41Y85         FDRE (Hold_fdre_C_D)         0.091     1.591    displayDriver_inst/encode_R/genblk1.balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 displayDriver_inst/CounterY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            displayDriver_inst/CounterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.198%)  route 0.150ns (41.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.548     1.460    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          0.582     1.496    displayDriver_inst/pixclk
    SLICE_X38Y82         FDRE                                         r  displayDriver_inst/CounterY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.164     1.660 r  displayDriver_inst/CounterY_reg[4]/Q
                         net (fo=5, routed)           0.150     1.810    displayDriver_inst/CounterY_reg_n_0_[4]
    SLICE_X40Y82         LUT6 (Prop_lut6_I4_O)        0.045     1.855 r  displayDriver_inst/CounterY[5]_i_1/O
                         net (fo=1, routed)           0.000     1.855    displayDriver_inst/CounterY[5]_i_1_n_0
    SLICE_X40Y82         FDRE                                         r  displayDriver_inst/CounterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.814     1.973    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          0.852     2.013    displayDriver_inst/pixclk
    SLICE_X40Y82         FDRE                                         r  displayDriver_inst/CounterY_reg[5]/C
                         clock pessimism             -0.481     1.532    
    SLICE_X40Y82         FDRE (Hold_fdre_C_D)         0.091     1.623    displayDriver_inst/CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 displayDriver_inst/encode_R/genblk1.balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            displayDriver_inst/encode_R/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.189ns (53.053%)  route 0.167ns (46.947%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.548     1.460    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          0.586     1.500    displayDriver_inst/encode_R/CLK
    SLICE_X41Y85         FDRE                                         r  displayDriver_inst/encode_R/genblk1.balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  displayDriver_inst/encode_R/genblk1.balance_acc_reg[2]/Q
                         net (fo=8, routed)           0.167     1.809    displayDriver_inst/encode_R/genblk1.balance_acc_reg_n_0_[2]
    SLICE_X43Y85         LUT5 (Prop_lut5_I3_O)        0.048     1.857 r  displayDriver_inst/encode_R/genblk1.TMDS[2]_i_1/O
                         net (fo=1, routed)           0.000     1.857    displayDriver_inst/encode_R/TMDS0[2]
    SLICE_X43Y85         FDRE                                         r  displayDriver_inst/encode_R/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.814     1.973    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          0.855     2.016    displayDriver_inst/encode_R/CLK
    SLICE_X43Y85         FDRE                                         r  displayDriver_inst/encode_R/genblk1.TMDS_reg[2]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X43Y85         FDRE (Hold_fdre_C_D)         0.107     1.622    displayDriver_inst/encode_R/genblk1.TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 displayDriver_inst/encode_R/genblk1.balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            displayDriver_inst/encode_R/genblk1.TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.654%)  route 0.167ns (47.346%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.548     1.460    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          0.586     1.500    displayDriver_inst/encode_R/CLK
    SLICE_X41Y85         FDRE                                         r  displayDriver_inst/encode_R/genblk1.balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  displayDriver_inst/encode_R/genblk1.balance_acc_reg[2]/Q
                         net (fo=8, routed)           0.167     1.809    displayDriver_inst/encode_R/genblk1.balance_acc_reg_n_0_[2]
    SLICE_X43Y85         LUT5 (Prop_lut5_I1_O)        0.045     1.854 r  displayDriver_inst/encode_R/genblk1.TMDS[0]_i_1/O
                         net (fo=1, routed)           0.000     1.854    displayDriver_inst/encode_R/TMDS0[0]
    SLICE_X43Y85         FDRE                                         r  displayDriver_inst/encode_R/genblk1.TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.814     1.973    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          0.855     2.016    displayDriver_inst/encode_R/CLK
    SLICE_X43Y85         FDRE                                         r  displayDriver_inst/encode_R/genblk1.TMDS_reg[0]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X43Y85         FDRE (Hold_fdre_C_D)         0.091     1.606    displayDriver_inst/encode_R/genblk1.TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 displayDriver_inst/CounterY_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            displayDriver_inst/CounterY_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.227ns (60.876%)  route 0.146ns (39.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.548     1.460    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          0.584     1.498    displayDriver_inst/pixclk
    SLICE_X40Y82         FDRE                                         r  displayDriver_inst/CounterY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y82         FDRE (Prop_fdre_C_Q)         0.128     1.626 r  displayDriver_inst/CounterY_reg[8]/Q
                         net (fo=5, routed)           0.146     1.772    displayDriver_inst/CounterY_reg_n_0_[8]
    SLICE_X39Y82         LUT6 (Prop_lut6_I1_O)        0.099     1.871 r  displayDriver_inst/CounterY[0]_i_1/O
                         net (fo=1, routed)           0.000     1.871    displayDriver_inst/CounterY[0]_i_1_n_0
    SLICE_X39Y82         FDRE                                         r  displayDriver_inst/CounterY_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.814     1.973    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          0.850     2.011    displayDriver_inst/pixclk
    SLICE_X39Y82         FDRE                                         r  displayDriver_inst/CounterY_reg[0]/C
                         clock pessimism             -0.481     1.530    
    SLICE_X39Y82         FDRE (Hold_fdre_C_D)         0.092     1.622    displayDriver_inst/CounterY_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 displayDriver_inst/DrawArea_reg/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            displayDriver_inst/encode_B/genblk1.TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.189ns (50.798%)  route 0.183ns (49.202%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.548     1.460    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          0.586     1.500    displayDriver_inst/pixclk
    SLICE_X40Y85         FDRE                                         r  displayDriver_inst/DrawArea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  displayDriver_inst/DrawArea_reg/Q
                         net (fo=19, routed)          0.183     1.824    displayDriver_inst/encode_B/DrawArea
    SLICE_X41Y86         LUT3 (Prop_lut3_I0_O)        0.048     1.872 r  displayDriver_inst/encode_B/genblk1.TMDS[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.872    displayDriver_inst/encode_B/genblk1.TMDS[9]_i_1__0_n_0
    SLICE_X41Y86         FDRE                                         r  displayDriver_inst/encode_B/genblk1.TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.814     1.973    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          0.855     2.016    displayDriver_inst/encode_B/CLK
    SLICE_X41Y86         FDRE                                         r  displayDriver_inst/encode_B/genblk1.TMDS_reg[9]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X41Y86         FDRE (Hold_fdre_C_D)         0.107     1.622    displayDriver_inst/encode_B/genblk1.TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCM_pix_clock
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { displayDriver_inst/MMCME2_BASE_INST/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    displayDriver_inst/BUFG_pixclk/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y85     displayDriver_inst/CounterX_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y85     displayDriver_inst/CounterX_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y85     displayDriver_inst/CounterX_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y85     displayDriver_inst/CounterX_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y85     displayDriver_inst/CounterX_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y85     displayDriver_inst/CounterX_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y85     displayDriver_inst/CounterX_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y86     displayDriver_inst/CounterX_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y85     displayDriver_inst/CounterX_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y85     displayDriver_inst/CounterX_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y85     displayDriver_inst/CounterX_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y85     displayDriver_inst/CounterX_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y85     displayDriver_inst/CounterX_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y85     displayDriver_inst/CounterX_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y85     displayDriver_inst/CounterX_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y85     displayDriver_inst/CounterX_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y85     displayDriver_inst/CounterX_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y85     displayDriver_inst/CounterX_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y85     displayDriver_inst/CounterX_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y85     displayDriver_inst/CounterX_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y85     displayDriver_inst/CounterX_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y85     displayDriver_inst/CounterX_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y85     displayDriver_inst/CounterX_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y85     displayDriver_inst/CounterX_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y85     displayDriver_inst/CounterX_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y85     displayDriver_inst/CounterX_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y85     displayDriver_inst/CounterX_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y85     displayDriver_inst/CounterX_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_in
  To Clock:  clkfb_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { displayDriver_inst/MMCME2_BASE_INST/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    displayDriver_inst/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  displayDriver_inst/MMCME2_BASE_INST/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  displayDriver_inst/MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  displayDriver_inst/MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  displayDriver_inst/MMCME2_BASE_INST/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  DCM_TMDS_CLKFX

Setup :            0  Failing Endpoints,  Worst Slack        1.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.179ns  (required time - arrival time)
  Source:                 displayDriver_inst/encode_R/genblk1.TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            displayDriver_inst/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 0.667ns (28.583%)  route 1.667ns (71.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 8.956 - 4.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.680     5.349    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          1.738     5.410    displayDriver_inst/encode_R/CLK
    SLICE_X42Y85         FDRE                                         r  displayDriver_inst/encode_R/genblk1.TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.518     5.928 r  displayDriver_inst/encode_R/genblk1.TMDS_reg[5]/Q
                         net (fo=2, routed)           1.667     7.594    displayDriver_inst/TMDS[5]
    SLICE_X43Y86         LUT3 (Prop_lut3_I0_O)        0.149     7.743 r  displayDriver_inst/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     7.743    displayDriver_inst/TMDS_shift_red[5]_i_1_n_0
    SLICE_X43Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.490     8.882    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.561     8.956    displayDriver_inst/clk_TMDS
    SLICE_X43Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.106     9.062    
                         clock uncertainty           -0.214     8.847    
    SLICE_X43Y86         FDRE (Setup_fdre_C_D)        0.075     8.922    displayDriver_inst/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          8.922    
                         arrival time                          -7.743    
  -------------------------------------------------------------------
                         slack                                  1.179    

Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 displayDriver_inst/encode_G/genblk1.TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            displayDriver_inst/TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 0.773ns (33.920%)  route 1.506ns (66.080%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 8.956 - 4.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.680     5.349    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          1.738     5.410    displayDriver_inst/encode_G/CLK
    SLICE_X42Y85         FDRE                                         r  displayDriver_inst/encode_G/genblk1.TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.478     5.888 r  displayDriver_inst/encode_G/genblk1.TMDS_reg[4]/Q
                         net (fo=3, routed)           1.506     7.394    displayDriver_inst/encode_G_n_2
    SLICE_X43Y86         LUT2 (Prop_lut2_I1_O)        0.295     7.689 r  displayDriver_inst/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000     7.689    displayDriver_inst/TMDS_shift_green[9]_i_1_n_0
    SLICE_X43Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.490     8.882    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.561     8.956    displayDriver_inst/clk_TMDS
    SLICE_X43Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_green_reg[9]/C
                         clock pessimism              0.106     9.062    
                         clock uncertainty           -0.214     8.847    
    SLICE_X43Y86         FDRE (Setup_fdre_C_D)        0.029     8.876    displayDriver_inst/TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          8.876    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 displayDriver_inst/encode_R/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            displayDriver_inst/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 0.580ns (25.828%)  route 1.666ns (74.172%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 8.956 - 4.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.680     5.349    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          1.738     5.410    displayDriver_inst/encode_R/CLK
    SLICE_X43Y85         FDRE                                         r  displayDriver_inst/encode_R/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.456     5.866 r  displayDriver_inst/encode_R/genblk1.TMDS_reg[0]/Q
                         net (fo=2, routed)           1.666     7.531    displayDriver_inst/TMDS[0]
    SLICE_X43Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.655 r  displayDriver_inst/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     7.655    displayDriver_inst/TMDS_shift_red[0]_i_1_n_0
    SLICE_X43Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.490     8.882    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.561     8.956    displayDriver_inst/clk_TMDS
    SLICE_X43Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_red_reg[0]/C
                         clock pessimism              0.106     9.062    
                         clock uncertainty           -0.214     8.847    
    SLICE_X43Y86         FDRE (Setup_fdre_C_D)        0.031     8.878    displayDriver_inst/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          8.878    
                         arrival time                          -7.655    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.272ns  (required time - arrival time)
  Source:                 displayDriver_inst/encode_R/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            displayDriver_inst/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.241ns  (logic 0.575ns (25.662%)  route 1.666ns (74.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 8.956 - 4.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.680     5.349    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          1.738     5.410    displayDriver_inst/encode_R/CLK
    SLICE_X43Y85         FDRE                                         r  displayDriver_inst/encode_R/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.456     5.866 r  displayDriver_inst/encode_R/genblk1.TMDS_reg[0]/Q
                         net (fo=2, routed)           1.666     7.531    displayDriver_inst/TMDS[0]
    SLICE_X43Y86         LUT3 (Prop_lut3_I0_O)        0.119     7.650 r  displayDriver_inst/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     7.650    displayDriver_inst/TMDS_shift_red[1]_i_1_n_0
    SLICE_X43Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.490     8.882    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.561     8.956    displayDriver_inst/clk_TMDS
    SLICE_X43Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_red_reg[1]/C
                         clock pessimism              0.106     9.062    
                         clock uncertainty           -0.214     8.847    
    SLICE_X43Y86         FDRE (Setup_fdre_C_D)        0.075     8.922    displayDriver_inst/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          8.922    
                         arrival time                          -7.650    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 displayDriver_inst/encode_B/genblk1.TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            displayDriver_inst/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.580ns (26.551%)  route 1.604ns (73.449%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 8.956 - 4.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.680     5.349    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          1.738     5.410    displayDriver_inst/encode_B/CLK
    SLICE_X41Y86         FDRE                                         r  displayDriver_inst/encode_B/genblk1.TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.456     5.866 r  displayDriver_inst/encode_B/genblk1.TMDS_reg[3]/Q
                         net (fo=1, routed)           1.604     7.470    displayDriver_inst/encode_B_n_3
    SLICE_X40Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.594 r  displayDriver_inst/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     7.594    displayDriver_inst/TMDS_shift_blue[3]_i_1_n_0
    SLICE_X40Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.490     8.882    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.561     8.956    displayDriver_inst/clk_TMDS
    SLICE_X40Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.106     9.062    
                         clock uncertainty           -0.214     8.847    
    SLICE_X40Y86         FDRE (Setup_fdre_C_D)        0.031     8.878    displayDriver_inst/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          8.878    
                         arrival time                          -7.594    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.290ns  (required time - arrival time)
  Source:                 displayDriver_inst/encode_B/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            displayDriver_inst/TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.608ns (27.361%)  route 1.614ns (72.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 8.956 - 4.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.680     5.349    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          1.738     5.410    displayDriver_inst/encode_B/CLK
    SLICE_X40Y85         FDRE                                         r  displayDriver_inst/encode_B/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     5.866 r  displayDriver_inst/encode_B/genblk1.TMDS_reg[2]/Q
                         net (fo=3, routed)           1.614     7.480    displayDriver_inst/encode_B_n_4
    SLICE_X40Y86         LUT3 (Prop_lut3_I0_O)        0.152     7.632 r  displayDriver_inst/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     7.632    displayDriver_inst/TMDS_shift_blue[4]_i_1_n_0
    SLICE_X40Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.490     8.882    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.561     8.956    displayDriver_inst/clk_TMDS
    SLICE_X40Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.106     9.062    
                         clock uncertainty           -0.214     8.847    
    SLICE_X40Y86         FDRE (Setup_fdre_C_D)        0.075     8.922    displayDriver_inst/TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          8.922    
                         arrival time                          -7.632    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.328ns  (required time - arrival time)
  Source:                 displayDriver_inst/encode_R/genblk1.TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            displayDriver_inst/TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.187ns  (logic 0.580ns (26.522%)  route 1.607ns (73.478%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 8.957 - 4.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.680     5.349    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          1.739     5.411    displayDriver_inst/encode_R/CLK
    SLICE_X43Y87         FDRE                                         r  displayDriver_inst/encode_R/genblk1.TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.456     5.867 r  displayDriver_inst/encode_R/genblk1.TMDS_reg[8]/Q
                         net (fo=2, routed)           1.607     7.474    displayDriver_inst/TMDS[8]
    SLICE_X42Y87         LUT3 (Prop_lut3_I0_O)        0.124     7.598 r  displayDriver_inst/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     7.598    displayDriver_inst/TMDS_shift_green[8]_i_1_n_0
    SLICE_X42Y87         FDRE                                         r  displayDriver_inst/TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.490     8.882    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.562     8.957    displayDriver_inst/clk_TMDS
    SLICE_X42Y87         FDRE                                         r  displayDriver_inst/TMDS_shift_green_reg[8]/C
                         clock pessimism              0.106     9.063    
                         clock uncertainty           -0.214     8.848    
    SLICE_X42Y87         FDRE (Setup_fdre_C_D)        0.077     8.925    displayDriver_inst/TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          8.925    
                         arrival time                          -7.598    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.343ns  (required time - arrival time)
  Source:                 displayDriver_inst/encode_R/genblk1.TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            displayDriver_inst/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.606ns (27.385%)  route 1.607ns (72.615%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 8.957 - 4.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.680     5.349    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          1.739     5.411    displayDriver_inst/encode_R/CLK
    SLICE_X43Y87         FDRE                                         r  displayDriver_inst/encode_R/genblk1.TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.456     5.867 r  displayDriver_inst/encode_R/genblk1.TMDS_reg[8]/Q
                         net (fo=2, routed)           1.607     7.474    displayDriver_inst/TMDS[8]
    SLICE_X42Y87         LUT3 (Prop_lut3_I0_O)        0.150     7.624 r  displayDriver_inst/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     7.624    displayDriver_inst/TMDS_shift_red[8]_i_1_n_0
    SLICE_X42Y87         FDRE                                         r  displayDriver_inst/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.490     8.882    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.562     8.957    displayDriver_inst/clk_TMDS
    SLICE_X42Y87         FDRE                                         r  displayDriver_inst/TMDS_shift_red_reg[8]/C
                         clock pessimism              0.106     9.063    
                         clock uncertainty           -0.214     8.848    
    SLICE_X42Y87         FDRE (Setup_fdre_C_D)        0.118     8.966    displayDriver_inst/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          8.966    
                         arrival time                          -7.624    
  -------------------------------------------------------------------
                         slack                                  1.343    

Slack (MET) :             1.363ns  (required time - arrival time)
  Source:                 displayDriver_inst/encode_G/genblk1.TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            displayDriver_inst/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.779ns (36.179%)  route 1.374ns (63.821%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 8.956 - 4.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.680     5.349    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          1.738     5.410    displayDriver_inst/encode_G/CLK
    SLICE_X42Y85         FDRE                                         r  displayDriver_inst/encode_G/genblk1.TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.478     5.888 r  displayDriver_inst/encode_G/genblk1.TMDS_reg[5]/Q
                         net (fo=1, routed)           1.374     7.262    displayDriver_inst/encode_G_n_1
    SLICE_X42Y86         LUT3 (Prop_lut3_I0_O)        0.301     7.563 r  displayDriver_inst/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     7.563    displayDriver_inst/TMDS_shift_green[5]_i_1_n_0
    SLICE_X42Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.490     8.882    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.561     8.956    displayDriver_inst/clk_TMDS
    SLICE_X42Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.106     9.062    
                         clock uncertainty           -0.214     8.847    
    SLICE_X42Y86         FDRE (Setup_fdre_C_D)        0.079     8.926    displayDriver_inst/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          8.926    
                         arrival time                          -7.563    
  -------------------------------------------------------------------
                         slack                                  1.363    

Slack (MET) :             1.398ns  (required time - arrival time)
  Source:                 displayDriver_inst/encode_G/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            displayDriver_inst/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.642ns (30.331%)  route 1.475ns (69.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 8.956 - 4.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.680     5.349    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          1.738     5.410    displayDriver_inst/encode_G/CLK
    SLICE_X42Y85         FDRE                                         r  displayDriver_inst/encode_G/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.518     5.928 r  displayDriver_inst/encode_G/genblk1.TMDS_reg[0]/Q
                         net (fo=2, routed)           1.475     7.402    displayDriver_inst/encode_G_n_5
    SLICE_X42Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.526 r  displayDriver_inst/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     7.526    displayDriver_inst/TMDS_shift_green[0]_i_1_n_0
    SLICE_X42Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.490     8.882    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.561     8.956    displayDriver_inst/clk_TMDS
    SLICE_X42Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.106     9.062    
                         clock uncertainty           -0.214     8.847    
    SLICE_X42Y86         FDRE (Setup_fdre_C_D)        0.077     8.924    displayDriver_inst/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          8.924    
                         arrival time                          -7.526    
  -------------------------------------------------------------------
                         slack                                  1.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 displayDriver_inst/encode_R/genblk1.TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            displayDriver_inst/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.226ns (30.251%)  route 0.521ns (69.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.548     1.460    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          0.586     1.500    displayDriver_inst/encode_R/CLK
    SLICE_X43Y85         FDRE                                         r  displayDriver_inst/encode_R/genblk1.TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.128     1.628 r  displayDriver_inst/encode_R/genblk1.TMDS_reg[4]/Q
                         net (fo=1, routed)           0.521     2.149    displayDriver_inst/TMDS[4]
    SLICE_X43Y86         LUT3 (Prop_lut3_I0_O)        0.098     2.247 r  displayDriver_inst/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     2.247    displayDriver_inst/TMDS_shift_red[4]_i_1_n_0
    SLICE_X43Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.814     1.973    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.855     2.016    displayDriver_inst/clk_TMDS
    SLICE_X43Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_red_reg[4]/C
                         clock pessimism             -0.198     1.819    
                         clock uncertainty            0.214     2.033    
    SLICE_X43Y86         FDRE (Hold_fdre_C_D)         0.092     2.125    displayDriver_inst/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 displayDriver_inst/encode_R/genblk1.TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            displayDriver_inst/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.185ns (24.131%)  route 0.582ns (75.869%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.548     1.460    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          0.586     1.500    displayDriver_inst/encode_R/CLK
    SLICE_X43Y85         FDRE                                         r  displayDriver_inst/encode_R/genblk1.TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  displayDriver_inst/encode_R/genblk1.TMDS_reg[3]/Q
                         net (fo=1, routed)           0.582     2.223    displayDriver_inst/TMDS[3]
    SLICE_X43Y86         LUT3 (Prop_lut3_I0_O)        0.044     2.267 r  displayDriver_inst/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     2.267    displayDriver_inst/TMDS_shift_red[3]_i_1_n_0
    SLICE_X43Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.814     1.973    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.855     2.016    displayDriver_inst/clk_TMDS
    SLICE_X43Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_red_reg[3]/C
                         clock pessimism             -0.198     1.819    
                         clock uncertainty            0.214     2.033    
    SLICE_X43Y86         FDRE (Hold_fdre_C_D)         0.107     2.140    displayDriver_inst/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 displayDriver_inst/encode_B/genblk1.TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            displayDriver_inst/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.226ns (29.438%)  route 0.542ns (70.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.548     1.460    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          0.586     1.500    displayDriver_inst/encode_B/CLK
    SLICE_X41Y86         FDRE                                         r  displayDriver_inst/encode_B/genblk1.TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.128     1.628 r  displayDriver_inst/encode_B/genblk1.TMDS_reg[9]/Q
                         net (fo=1, routed)           0.542     2.170    displayDriver_inst/encode_B_n_0
    SLICE_X40Y86         LUT2 (Prop_lut2_I1_O)        0.098     2.268 r  displayDriver_inst/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     2.268    displayDriver_inst/TMDS_shift_blue[9]_i_1_n_0
    SLICE_X40Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.814     1.973    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.855     2.016    displayDriver_inst/clk_TMDS
    SLICE_X40Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_blue_reg[9]/C
                         clock pessimism             -0.198     1.819    
                         clock uncertainty            0.214     2.033    
    SLICE_X40Y86         FDRE (Hold_fdre_C_D)         0.107     2.140    displayDriver_inst/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 displayDriver_inst/encode_B/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            displayDriver_inst/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.187ns (24.256%)  route 0.584ns (75.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.548     1.460    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          0.586     1.500    displayDriver_inst/encode_B/CLK
    SLICE_X41Y86         FDRE                                         r  displayDriver_inst/encode_B/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  displayDriver_inst/encode_B/genblk1.TMDS_reg[0]/Q
                         net (fo=2, routed)           0.584     2.225    displayDriver_inst/encode_B_n_6
    SLICE_X40Y87         LUT3 (Prop_lut3_I0_O)        0.046     2.271 r  displayDriver_inst/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     2.271    displayDriver_inst/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X40Y87         FDRE                                         r  displayDriver_inst/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.814     1.973    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.856     2.017    displayDriver_inst/clk_TMDS
    SLICE_X40Y87         FDRE                                         r  displayDriver_inst/TMDS_shift_blue_reg[5]/C
                         clock pessimism             -0.198     1.820    
                         clock uncertainty            0.214     2.034    
    SLICE_X40Y87         FDRE (Hold_fdre_C_D)         0.107     2.141    displayDriver_inst/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 displayDriver_inst/encode_R/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            displayDriver_inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.233ns (30.093%)  route 0.541ns (69.907%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.548     1.460    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          0.586     1.500    displayDriver_inst/encode_R/CLK
    SLICE_X43Y85         FDRE                                         r  displayDriver_inst/encode_R/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.128     1.628 r  displayDriver_inst/encode_R/genblk1.TMDS_reg[2]/Q
                         net (fo=2, routed)           0.541     2.170    displayDriver_inst/TMDS[2]
    SLICE_X43Y86         LUT3 (Prop_lut3_I0_O)        0.105     2.275 r  displayDriver_inst/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     2.275    displayDriver_inst/TMDS_shift_red[6]_i_1_n_0
    SLICE_X43Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.814     1.973    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.855     2.016    displayDriver_inst/clk_TMDS
    SLICE_X43Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_red_reg[6]/C
                         clock pessimism             -0.198     1.819    
                         clock uncertainty            0.214     2.033    
    SLICE_X43Y86         FDRE (Hold_fdre_C_D)         0.107     2.140    displayDriver_inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 displayDriver_inst/encode_B/genblk1.TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            displayDriver_inst/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.225ns (29.023%)  route 0.550ns (70.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.548     1.460    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          0.586     1.500    displayDriver_inst/encode_B/CLK
    SLICE_X40Y85         FDRE                                         r  displayDriver_inst/encode_B/genblk1.TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.128     1.628 r  displayDriver_inst/encode_B/genblk1.TMDS_reg[7]/Q
                         net (fo=1, routed)           0.550     2.179    displayDriver_inst/encode_B_n_1
    SLICE_X40Y86         LUT3 (Prop_lut3_I0_O)        0.097     2.276 r  displayDriver_inst/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     2.276    displayDriver_inst/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X40Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.814     1.973    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.855     2.016    displayDriver_inst/clk_TMDS
    SLICE_X40Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_blue_reg[7]/C
                         clock pessimism             -0.198     1.819    
                         clock uncertainty            0.214     2.033    
    SLICE_X40Y86         FDRE (Hold_fdre_C_D)         0.107     2.140    displayDriver_inst/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 displayDriver_inst/encode_R/genblk1.TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            displayDriver_inst/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.244ns (30.382%)  route 0.559ns (69.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.548     1.460    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          0.586     1.500    displayDriver_inst/encode_R/CLK
    SLICE_X42Y85         FDRE                                         r  displayDriver_inst/encode_R/genblk1.TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.148     1.648 r  displayDriver_inst/encode_R/genblk1.TMDS_reg[9]/Q
                         net (fo=1, routed)           0.559     2.207    displayDriver_inst/TMDS[9]
    SLICE_X42Y87         LUT2 (Prop_lut2_I1_O)        0.096     2.303 r  displayDriver_inst/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     2.303    displayDriver_inst/TMDS_shift_red[9]_i_1_n_0
    SLICE_X42Y87         FDRE                                         r  displayDriver_inst/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.814     1.973    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.856     2.017    displayDriver_inst/clk_TMDS
    SLICE_X42Y87         FDRE                                         r  displayDriver_inst/TMDS_shift_red_reg[9]/C
                         clock pessimism             -0.198     1.820    
                         clock uncertainty            0.214     2.034    
    SLICE_X42Y87         FDRE (Hold_fdre_C_D)         0.131     2.165    displayDriver_inst/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 displayDriver_inst/encode_R/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            displayDriver_inst/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.227ns (29.547%)  route 0.541ns (70.453%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.548     1.460    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          0.586     1.500    displayDriver_inst/encode_R/CLK
    SLICE_X43Y85         FDRE                                         r  displayDriver_inst/encode_R/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.128     1.628 r  displayDriver_inst/encode_R/genblk1.TMDS_reg[2]/Q
                         net (fo=2, routed)           0.541     2.170    displayDriver_inst/TMDS[2]
    SLICE_X43Y86         LUT3 (Prop_lut3_I0_O)        0.099     2.269 r  displayDriver_inst/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     2.269    displayDriver_inst/TMDS_shift_red[2]_i_1_n_0
    SLICE_X43Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.814     1.973    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.855     2.016    displayDriver_inst/clk_TMDS
    SLICE_X43Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_red_reg[2]/C
                         clock pessimism             -0.198     1.819    
                         clock uncertainty            0.214     2.033    
    SLICE_X43Y86         FDRE (Hold_fdre_C_D)         0.092     2.125    displayDriver_inst/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 displayDriver_inst/encode_B/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            displayDriver_inst/TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.186ns (24.158%)  route 0.584ns (75.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.548     1.460    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          0.586     1.500    displayDriver_inst/encode_B/CLK
    SLICE_X41Y86         FDRE                                         r  displayDriver_inst/encode_B/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  displayDriver_inst/encode_B/genblk1.TMDS_reg[0]/Q
                         net (fo=2, routed)           0.584     2.225    displayDriver_inst/encode_B_n_6
    SLICE_X40Y87         LUT3 (Prop_lut3_I0_O)        0.045     2.270 r  displayDriver_inst/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     2.270    displayDriver_inst/TMDS_shift_blue[0]_i_1_n_0
    SLICE_X40Y87         FDRE                                         r  displayDriver_inst/TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.814     1.973    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.856     2.017    displayDriver_inst/clk_TMDS
    SLICE_X40Y87         FDRE                                         r  displayDriver_inst/TMDS_shift_blue_reg[0]/C
                         clock pessimism             -0.198     1.820    
                         clock uncertainty            0.214     2.034    
    SLICE_X40Y87         FDRE (Hold_fdre_C_D)         0.091     2.125    displayDriver_inst/TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 displayDriver_inst/encode_B/genblk1.TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            displayDriver_inst/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.186ns (24.101%)  route 0.586ns (75.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.548     1.460    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          0.586     1.500    displayDriver_inst/encode_B/CLK
    SLICE_X40Y85         FDRE                                         r  displayDriver_inst/encode_B/genblk1.TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  displayDriver_inst/encode_B/genblk1.TMDS_reg[1]/Q
                         net (fo=1, routed)           0.586     2.227    displayDriver_inst/encode_B_n_5
    SLICE_X40Y86         LUT3 (Prop_lut3_I0_O)        0.045     2.272 r  displayDriver_inst/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     2.272    displayDriver_inst/TMDS_shift_blue[1]_i_1_n_0
    SLICE_X40Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.814     1.973    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.855     2.016    displayDriver_inst/clk_TMDS
    SLICE_X40Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_blue_reg[1]/C
                         clock pessimism             -0.198     1.819    
                         clock uncertainty            0.214     2.033    
    SLICE_X40Y86         FDRE (Hold_fdre_C_D)         0.091     2.124    displayDriver_inst/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.124    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.148    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  MMCM_pix_clock

Setup :            0  Failing Endpoints,  Worst Slack        4.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.059ns  (required time - arrival time)
  Source:                 keyboardDriver_inst/dispData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            displayDriver_inst/encode_R/genblk1.balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        3.594ns  (logic 0.890ns (24.766%)  route 2.704ns (75.234%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 44.956 - 40.000 ) 
    Source Clock Delay      (SCD):    5.403ns = ( 37.403 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.734    37.403    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X38Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.518    37.921 r  keyboardDriver_inst/dispData_reg[2]/Q
                         net (fo=1, routed)           0.994    38.915    keyboardDriver_inst/screenMemory_inst/p_1_in[2]
    SLICE_X38Y86         LUT6 (Prop_lut6_I1_O)        0.124    39.039 r  keyboardDriver_inst/genblk1.balance_acc[0]_i_3/O
                         net (fo=1, routed)           0.574    39.613    displayDriver_inst/encode_R/genblk1.balance_acc_reg[0]_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I0_O)        0.124    39.737 r  displayDriver_inst/encode_R/genblk1.balance_acc[0]_i_2/O
                         net (fo=11, routed)          1.135    40.872    displayDriver_inst/encode_R/CounterX_reg[3]
    SLICE_X41Y85         LUT4 (Prop_lut4_I3_O)        0.124    40.996 r  displayDriver_inst/encode_R/genblk1.balance_acc[0]_i_1/O
                         net (fo=1, routed)           0.000    40.996    displayDriver_inst/encode_R/genblk1.balance_acc[0]_i_1_n_0
    SLICE_X41Y85         FDRE                                         r  displayDriver_inst/encode_R/genblk1.balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.490    44.882    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          1.561    44.956    displayDriver_inst/encode_R/CLK
    SLICE_X41Y85         FDRE                                         r  displayDriver_inst/encode_R/genblk1.balance_acc_reg[0]/C
                         clock pessimism              0.277    45.232    
                         clock uncertainty           -0.207    45.026    
    SLICE_X41Y85         FDRE (Setup_fdre_C_D)        0.029    45.055    displayDriver_inst/encode_R/genblk1.balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         45.055    
                         arrival time                         -40.996    
  -------------------------------------------------------------------
                         slack                                  4.059    

Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 keyboardDriver_inst/dispData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            displayDriver_inst/encode_R/genblk1.TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        3.319ns  (logic 0.890ns (26.813%)  route 2.429ns (73.187%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 44.956 - 40.000 ) 
    Source Clock Delay      (SCD):    5.403ns = ( 37.403 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.734    37.403    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X38Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.518    37.921 f  keyboardDriver_inst/dispData_reg[2]/Q
                         net (fo=1, routed)           0.994    38.915    keyboardDriver_inst/screenMemory_inst/p_1_in[2]
    SLICE_X38Y86         LUT6 (Prop_lut6_I1_O)        0.124    39.039 f  keyboardDriver_inst/genblk1.balance_acc[0]_i_3/O
                         net (fo=1, routed)           0.574    39.613    displayDriver_inst/encode_R/genblk1.balance_acc_reg[0]_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I0_O)        0.124    39.737 f  displayDriver_inst/encode_R/genblk1.balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.861    40.598    displayDriver_inst/encode_R/CounterX_reg[3]
    SLICE_X43Y85         LUT5 (Prop_lut5_I4_O)        0.124    40.722 r  displayDriver_inst/encode_R/genblk1.TMDS[0]_i_1/O
                         net (fo=1, routed)           0.000    40.722    displayDriver_inst/encode_R/TMDS0[0]
    SLICE_X43Y85         FDRE                                         r  displayDriver_inst/encode_R/genblk1.TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.490    44.882    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          1.561    44.956    displayDriver_inst/encode_R/CLK
    SLICE_X43Y85         FDRE                                         r  displayDriver_inst/encode_R/genblk1.TMDS_reg[0]/C
                         clock pessimism              0.277    45.232    
                         clock uncertainty           -0.207    45.026    
    SLICE_X43Y85         FDRE (Setup_fdre_C_D)        0.029    45.055    displayDriver_inst/encode_R/genblk1.TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                         45.055    
                         arrival time                         -40.722    
  -------------------------------------------------------------------
                         slack                                  4.333    

Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 keyboardDriver_inst/dispData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            displayDriver_inst/encode_R/genblk1.TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        3.321ns  (logic 0.890ns (26.797%)  route 2.431ns (73.203%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 44.956 - 40.000 ) 
    Source Clock Delay      (SCD):    5.403ns = ( 37.403 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.734    37.403    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X38Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.518    37.921 f  keyboardDriver_inst/dispData_reg[2]/Q
                         net (fo=1, routed)           0.994    38.915    keyboardDriver_inst/screenMemory_inst/p_1_in[2]
    SLICE_X38Y86         LUT6 (Prop_lut6_I1_O)        0.124    39.039 f  keyboardDriver_inst/genblk1.balance_acc[0]_i_3/O
                         net (fo=1, routed)           0.574    39.613    displayDriver_inst/encode_R/genblk1.balance_acc_reg[0]_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I0_O)        0.124    39.737 f  displayDriver_inst/encode_R/genblk1.balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.863    40.600    displayDriver_inst/encode_R/CounterX_reg[3]
    SLICE_X43Y85         LUT5 (Prop_lut5_I1_O)        0.124    40.724 r  displayDriver_inst/encode_R/genblk1.TMDS[3]_i_1/O
                         net (fo=1, routed)           0.000    40.724    displayDriver_inst/encode_R/TMDS0[3]
    SLICE_X43Y85         FDRE                                         r  displayDriver_inst/encode_R/genblk1.TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.490    44.882    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          1.561    44.956    displayDriver_inst/encode_R/CLK
    SLICE_X43Y85         FDRE                                         r  displayDriver_inst/encode_R/genblk1.TMDS_reg[3]/C
                         clock pessimism              0.277    45.232    
                         clock uncertainty           -0.207    45.026    
    SLICE_X43Y85         FDRE (Setup_fdre_C_D)        0.031    45.057    displayDriver_inst/encode_R/genblk1.TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                         45.057    
                         arrival time                         -40.724    
  -------------------------------------------------------------------
                         slack                                  4.333    

Slack (MET) :             4.349ns  (required time - arrival time)
  Source:                 keyboardDriver_inst/dispData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            displayDriver_inst/encode_R/genblk1.TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        3.349ns  (logic 0.918ns (27.409%)  route 2.431ns (72.591%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 44.956 - 40.000 ) 
    Source Clock Delay      (SCD):    5.403ns = ( 37.403 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.734    37.403    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X38Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.518    37.921 f  keyboardDriver_inst/dispData_reg[2]/Q
                         net (fo=1, routed)           0.994    38.915    keyboardDriver_inst/screenMemory_inst/p_1_in[2]
    SLICE_X38Y86         LUT6 (Prop_lut6_I1_O)        0.124    39.039 f  keyboardDriver_inst/genblk1.balance_acc[0]_i_3/O
                         net (fo=1, routed)           0.574    39.613    displayDriver_inst/encode_R/genblk1.balance_acc_reg[0]_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I0_O)        0.124    39.737 f  displayDriver_inst/encode_R/genblk1.balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.863    40.600    displayDriver_inst/encode_R/CounterX_reg[3]
    SLICE_X43Y85         LUT5 (Prop_lut5_I1_O)        0.152    40.752 r  displayDriver_inst/encode_R/genblk1.TMDS[4]_i_1/O
                         net (fo=1, routed)           0.000    40.752    displayDriver_inst/encode_R/TMDS0[4]
    SLICE_X43Y85         FDRE                                         r  displayDriver_inst/encode_R/genblk1.TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.490    44.882    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          1.561    44.956    displayDriver_inst/encode_R/CLK
    SLICE_X43Y85         FDRE                                         r  displayDriver_inst/encode_R/genblk1.TMDS_reg[4]/C
                         clock pessimism              0.277    45.232    
                         clock uncertainty           -0.207    45.026    
    SLICE_X43Y85         FDRE (Setup_fdre_C_D)        0.075    45.101    displayDriver_inst/encode_R/genblk1.TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                         45.101    
                         arrival time                         -40.752    
  -------------------------------------------------------------------
                         slack                                  4.349    

Slack (MET) :             4.351ns  (required time - arrival time)
  Source:                 keyboardDriver_inst/dispData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            displayDriver_inst/encode_R/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        3.347ns  (logic 0.918ns (27.425%)  route 2.429ns (72.575%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 44.956 - 40.000 ) 
    Source Clock Delay      (SCD):    5.403ns = ( 37.403 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.734    37.403    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X38Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.518    37.921 r  keyboardDriver_inst/dispData_reg[2]/Q
                         net (fo=1, routed)           0.994    38.915    keyboardDriver_inst/screenMemory_inst/p_1_in[2]
    SLICE_X38Y86         LUT6 (Prop_lut6_I1_O)        0.124    39.039 r  keyboardDriver_inst/genblk1.balance_acc[0]_i_3/O
                         net (fo=1, routed)           0.574    39.613    displayDriver_inst/encode_R/genblk1.balance_acc_reg[0]_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I0_O)        0.124    39.737 r  displayDriver_inst/encode_R/genblk1.balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.861    40.598    displayDriver_inst/encode_R/CounterX_reg[3]
    SLICE_X43Y85         LUT5 (Prop_lut5_I0_O)        0.152    40.750 r  displayDriver_inst/encode_R/genblk1.TMDS[2]_i_1/O
                         net (fo=1, routed)           0.000    40.750    displayDriver_inst/encode_R/TMDS0[2]
    SLICE_X43Y85         FDRE                                         r  displayDriver_inst/encode_R/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.490    44.882    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          1.561    44.956    displayDriver_inst/encode_R/CLK
    SLICE_X43Y85         FDRE                                         r  displayDriver_inst/encode_R/genblk1.TMDS_reg[2]/C
                         clock pessimism              0.277    45.232    
                         clock uncertainty           -0.207    45.026    
    SLICE_X43Y85         FDRE (Setup_fdre_C_D)        0.075    45.101    displayDriver_inst/encode_R/genblk1.TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         45.101    
                         arrival time                         -40.750    
  -------------------------------------------------------------------
                         slack                                  4.351    

Slack (MET) :             4.380ns  (required time - arrival time)
  Source:                 keyboardDriver_inst/dispData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            displayDriver_inst/encode_G/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        3.324ns  (logic 0.890ns (26.772%)  route 2.434ns (73.228%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 44.956 - 40.000 ) 
    Source Clock Delay      (SCD):    5.403ns = ( 37.403 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.734    37.403    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X38Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.518    37.921 r  keyboardDriver_inst/dispData_reg[2]/Q
                         net (fo=1, routed)           0.994    38.915    keyboardDriver_inst/screenMemory_inst/p_1_in[2]
    SLICE_X38Y86         LUT6 (Prop_lut6_I1_O)        0.124    39.039 r  keyboardDriver_inst/genblk1.balance_acc[0]_i_3/O
                         net (fo=1, routed)           0.574    39.613    displayDriver_inst/encode_R/genblk1.balance_acc_reg[0]_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I0_O)        0.124    39.737 r  displayDriver_inst/encode_R/genblk1.balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.866    40.603    displayDriver_inst/encode_G/genblk1.TMDS_reg[2]_0
    SLICE_X42Y85         LUT3 (Prop_lut3_I1_O)        0.124    40.727 r  displayDriver_inst/encode_G/genblk1.TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.000    40.727    displayDriver_inst/encode_G/genblk1.TMDS[2]_i_1__0_n_0
    SLICE_X42Y85         FDRE                                         r  displayDriver_inst/encode_G/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.490    44.882    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          1.561    44.956    displayDriver_inst/encode_G/CLK
    SLICE_X42Y85         FDRE                                         r  displayDriver_inst/encode_G/genblk1.TMDS_reg[2]/C
                         clock pessimism              0.277    45.232    
                         clock uncertainty           -0.207    45.026    
    SLICE_X42Y85         FDRE (Setup_fdre_C_D)        0.081    45.107    displayDriver_inst/encode_G/genblk1.TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         45.107    
                         arrival time                         -40.727    
  -------------------------------------------------------------------
                         slack                                  4.380    

Slack (MET) :             4.389ns  (required time - arrival time)
  Source:                 keyboardDriver_inst/dispData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            displayDriver_inst/encode_G/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        3.352ns  (logic 0.918ns (27.384%)  route 2.434ns (72.616%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 44.956 - 40.000 ) 
    Source Clock Delay      (SCD):    5.403ns = ( 37.403 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.734    37.403    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X38Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.518    37.921 r  keyboardDriver_inst/dispData_reg[2]/Q
                         net (fo=1, routed)           0.994    38.915    keyboardDriver_inst/screenMemory_inst/p_1_in[2]
    SLICE_X38Y86         LUT6 (Prop_lut6_I1_O)        0.124    39.039 r  keyboardDriver_inst/genblk1.balance_acc[0]_i_3/O
                         net (fo=1, routed)           0.574    39.613    displayDriver_inst/encode_R/genblk1.balance_acc_reg[0]_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I0_O)        0.124    39.737 r  displayDriver_inst/encode_R/genblk1.balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.866    40.603    displayDriver_inst/encode_G/genblk1.TMDS_reg[2]_0
    SLICE_X42Y85         LUT3 (Prop_lut3_I1_O)        0.152    40.755 r  displayDriver_inst/encode_G/genblk1.TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000    40.755    displayDriver_inst/encode_G/genblk1.TMDS[5]_i_1_n_0
    SLICE_X42Y85         FDRE                                         r  displayDriver_inst/encode_G/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.490    44.882    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          1.561    44.956    displayDriver_inst/encode_G/CLK
    SLICE_X42Y85         FDRE                                         r  displayDriver_inst/encode_G/genblk1.TMDS_reg[5]/C
                         clock pessimism              0.277    45.232    
                         clock uncertainty           -0.207    45.026    
    SLICE_X42Y85         FDRE (Setup_fdre_C_D)        0.118    45.144    displayDriver_inst/encode_G/genblk1.TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         45.144    
                         arrival time                         -40.755    
  -------------------------------------------------------------------
                         slack                                  4.389    

Slack (MET) :             4.594ns  (required time - arrival time)
  Source:                 keyboardDriver_inst/dispData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            displayDriver_inst/encode_B/genblk1.TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        3.060ns  (logic 0.890ns (29.083%)  route 2.170ns (70.917%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 44.956 - 40.000 ) 
    Source Clock Delay      (SCD):    5.403ns = ( 37.403 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.734    37.403    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X38Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.518    37.921 f  keyboardDriver_inst/dispData_reg[2]/Q
                         net (fo=1, routed)           0.994    38.915    keyboardDriver_inst/screenMemory_inst/p_1_in[2]
    SLICE_X38Y86         LUT6 (Prop_lut6_I1_O)        0.124    39.039 f  keyboardDriver_inst/genblk1.balance_acc[0]_i_3/O
                         net (fo=1, routed)           0.574    39.613    displayDriver_inst/encode_R/genblk1.balance_acc_reg[0]_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I0_O)        0.124    39.737 f  displayDriver_inst/encode_R/genblk1.balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.602    40.339    displayDriver_inst/encode_B/genblk1.TMDS_reg[7]_0
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.124    40.463 r  displayDriver_inst/encode_B/genblk1.TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000    40.463    displayDriver_inst/encode_B/genblk1.TMDS[1]_i_1_n_0
    SLICE_X40Y85         FDRE                                         r  displayDriver_inst/encode_B/genblk1.TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.490    44.882    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          1.561    44.956    displayDriver_inst/encode_B/CLK
    SLICE_X40Y85         FDRE                                         r  displayDriver_inst/encode_B/genblk1.TMDS_reg[1]/C
                         clock pessimism              0.277    45.232    
                         clock uncertainty           -0.207    45.026    
    SLICE_X40Y85         FDRE (Setup_fdre_C_D)        0.031    45.057    displayDriver_inst/encode_B/genblk1.TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                         45.057    
                         arrival time                         -40.463    
  -------------------------------------------------------------------
                         slack                                  4.594    

Slack (MET) :             4.612ns  (required time - arrival time)
  Source:                 keyboardDriver_inst/dispData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            displayDriver_inst/encode_B/genblk1.TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        3.086ns  (logic 0.916ns (29.680%)  route 2.170ns (70.320%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 44.956 - 40.000 ) 
    Source Clock Delay      (SCD):    5.403ns = ( 37.403 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.734    37.403    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X38Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.518    37.921 r  keyboardDriver_inst/dispData_reg[2]/Q
                         net (fo=1, routed)           0.994    38.915    keyboardDriver_inst/screenMemory_inst/p_1_in[2]
    SLICE_X38Y86         LUT6 (Prop_lut6_I1_O)        0.124    39.039 r  keyboardDriver_inst/genblk1.balance_acc[0]_i_3/O
                         net (fo=1, routed)           0.574    39.613    displayDriver_inst/encode_R/genblk1.balance_acc_reg[0]_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I0_O)        0.124    39.737 r  displayDriver_inst/encode_R/genblk1.balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.602    40.339    displayDriver_inst/encode_B/genblk1.TMDS_reg[7]_0
    SLICE_X40Y85         LUT3 (Prop_lut3_I1_O)        0.150    40.489 r  displayDriver_inst/encode_B/genblk1.TMDS[7]_i_1/O
                         net (fo=1, routed)           0.000    40.489    displayDriver_inst/encode_B/genblk1.TMDS[7]_i_1_n_0
    SLICE_X40Y85         FDRE                                         r  displayDriver_inst/encode_B/genblk1.TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.490    44.882    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          1.561    44.956    displayDriver_inst/encode_B/CLK
    SLICE_X40Y85         FDRE                                         r  displayDriver_inst/encode_B/genblk1.TMDS_reg[7]/C
                         clock pessimism              0.277    45.232    
                         clock uncertainty           -0.207    45.026    
    SLICE_X40Y85         FDRE (Setup_fdre_C_D)        0.075    45.101    displayDriver_inst/encode_B/genblk1.TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                         45.101    
                         arrival time                         -40.489    
  -------------------------------------------------------------------
                         slack                                  4.612    

Slack (MET) :             4.766ns  (required time - arrival time)
  Source:                 keyboardDriver_inst/dispData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            displayDriver_inst/encode_R/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        2.936ns  (logic 0.890ns (30.310%)  route 2.046ns (69.690%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 44.956 - 40.000 ) 
    Source Clock Delay      (SCD):    5.403ns = ( 37.403 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.734    37.403    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X38Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.518    37.921 r  keyboardDriver_inst/dispData_reg[2]/Q
                         net (fo=1, routed)           0.994    38.915    keyboardDriver_inst/screenMemory_inst/p_1_in[2]
    SLICE_X38Y86         LUT6 (Prop_lut6_I1_O)        0.124    39.039 r  keyboardDriver_inst/genblk1.balance_acc[0]_i_3/O
                         net (fo=1, routed)           0.574    39.613    displayDriver_inst/encode_R/genblk1.balance_acc_reg[0]_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I0_O)        0.124    39.737 r  displayDriver_inst/encode_R/genblk1.balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.478    40.215    displayDriver_inst/encode_R/CounterX_reg[3]
    SLICE_X42Y85         LUT5 (Prop_lut5_I3_O)        0.124    40.339 r  displayDriver_inst/encode_R/genblk1.TMDS[5]_i_1__0/O
                         net (fo=1, routed)           0.000    40.339    displayDriver_inst/encode_R/genblk1.TMDS[5]_i_1__0_n_0
    SLICE_X42Y85         FDRE                                         r  displayDriver_inst/encode_R/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.490    44.882    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          1.561    44.956    displayDriver_inst/encode_R/CLK
    SLICE_X42Y85         FDRE                                         r  displayDriver_inst/encode_R/genblk1.TMDS_reg[5]/C
                         clock pessimism              0.277    45.232    
                         clock uncertainty           -0.207    45.026    
    SLICE_X42Y85         FDRE (Setup_fdre_C_D)        0.079    45.105    displayDriver_inst/encode_R/genblk1.TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         45.105    
                         arrival time                         -40.339    
  -------------------------------------------------------------------
                         slack                                  4.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 keyboardDriver_inst/dispData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            displayDriver_inst/encode_R/genblk1.TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.303ns (37.640%)  route 0.502ns (62.360%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.583     1.495    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X38Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  keyboardDriver_inst/dispData_reg[0]/Q
                         net (fo=1, routed)           0.110     1.769    keyboardDriver_inst/screenMemory_inst/p_1_in[0]
    SLICE_X38Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.814 r  keyboardDriver_inst/genblk1.balance_acc[0]_i_3/O
                         net (fo=1, routed)           0.191     2.005    displayDriver_inst/encode_R/genblk1.balance_acc_reg[0]_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I0_O)        0.045     2.050 r  displayDriver_inst/encode_R/genblk1.balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.201     2.251    displayDriver_inst/encode_R/CounterX_reg[3]
    SLICE_X42Y85         LUT5 (Prop_lut5_I3_O)        0.049     2.300 r  displayDriver_inst/encode_R/genblk1.TMDS[9]_i_1/O
                         net (fo=1, routed)           0.000     2.300    displayDriver_inst/encode_R/genblk1.TMDS[9]_i_1_n_0
    SLICE_X42Y85         FDRE                                         r  displayDriver_inst/encode_R/genblk1.TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.814     1.973    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          0.855     2.016    displayDriver_inst/encode_R/CLK
    SLICE_X42Y85         FDRE                                         r  displayDriver_inst/encode_R/genblk1.TMDS_reg[9]/C
                         clock pessimism             -0.247     1.770    
                         clock uncertainty            0.207     1.976    
    SLICE_X42Y85         FDRE (Hold_fdre_C_D)         0.131     2.107    displayDriver_inst/encode_R/genblk1.TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 keyboardDriver_inst/dispData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            displayDriver_inst/encode_R/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.299ns (37.328%)  route 0.502ns (62.672%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.583     1.495    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X38Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  keyboardDriver_inst/dispData_reg[0]/Q
                         net (fo=1, routed)           0.110     1.769    keyboardDriver_inst/screenMemory_inst/p_1_in[0]
    SLICE_X38Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.814 r  keyboardDriver_inst/genblk1.balance_acc[0]_i_3/O
                         net (fo=1, routed)           0.191     2.005    displayDriver_inst/encode_R/genblk1.balance_acc_reg[0]_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I0_O)        0.045     2.050 r  displayDriver_inst/encode_R/genblk1.balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.201     2.251    displayDriver_inst/encode_R/CounterX_reg[3]
    SLICE_X42Y85         LUT5 (Prop_lut5_I3_O)        0.045     2.296 r  displayDriver_inst/encode_R/genblk1.TMDS[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.296    displayDriver_inst/encode_R/genblk1.TMDS[5]_i_1__0_n_0
    SLICE_X42Y85         FDRE                                         r  displayDriver_inst/encode_R/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.814     1.973    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          0.855     2.016    displayDriver_inst/encode_R/CLK
    SLICE_X42Y85         FDRE                                         r  displayDriver_inst/encode_R/genblk1.TMDS_reg[5]/C
                         clock pessimism             -0.247     1.770    
                         clock uncertainty            0.207     1.976    
    SLICE_X42Y85         FDRE (Hold_fdre_C_D)         0.121     2.097    displayDriver_inst/encode_R/genblk1.TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 keyboardDriver_inst/dispData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            displayDriver_inst/encode_B/genblk1.TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.299ns (36.556%)  route 0.519ns (63.444%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.583     1.495    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X38Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  keyboardDriver_inst/dispData_reg[0]/Q
                         net (fo=1, routed)           0.110     1.769    keyboardDriver_inst/screenMemory_inst/p_1_in[0]
    SLICE_X38Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.814 r  keyboardDriver_inst/genblk1.balance_acc[0]_i_3/O
                         net (fo=1, routed)           0.191     2.005    displayDriver_inst/encode_R/genblk1.balance_acc_reg[0]_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I0_O)        0.045     2.050 r  displayDriver_inst/encode_R/genblk1.balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.218     2.268    displayDriver_inst/encode_B/genblk1.TMDS_reg[7]_0
    SLICE_X40Y85         LUT3 (Prop_lut3_I1_O)        0.045     2.313 r  displayDriver_inst/encode_B/genblk1.TMDS[7]_i_1/O
                         net (fo=1, routed)           0.000     2.313    displayDriver_inst/encode_B/genblk1.TMDS[7]_i_1_n_0
    SLICE_X40Y85         FDRE                                         r  displayDriver_inst/encode_B/genblk1.TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.814     1.973    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          0.855     2.016    displayDriver_inst/encode_B/CLK
    SLICE_X40Y85         FDRE                                         r  displayDriver_inst/encode_B/genblk1.TMDS_reg[7]/C
                         clock pessimism             -0.247     1.770    
                         clock uncertainty            0.207     1.976    
    SLICE_X40Y85         FDRE (Hold_fdre_C_D)         0.107     2.083    displayDriver_inst/encode_B/genblk1.TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 keyboardDriver_inst/dispData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            displayDriver_inst/encode_B/genblk1.TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.299ns (36.556%)  route 0.519ns (63.444%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.583     1.495    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X38Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.164     1.659 f  keyboardDriver_inst/dispData_reg[0]/Q
                         net (fo=1, routed)           0.110     1.769    keyboardDriver_inst/screenMemory_inst/p_1_in[0]
    SLICE_X38Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.814 f  keyboardDriver_inst/genblk1.balance_acc[0]_i_3/O
                         net (fo=1, routed)           0.191     2.005    displayDriver_inst/encode_R/genblk1.balance_acc_reg[0]_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I0_O)        0.045     2.050 f  displayDriver_inst/encode_R/genblk1.balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.218     2.268    displayDriver_inst/encode_B/genblk1.TMDS_reg[7]_0
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.045     2.313 r  displayDriver_inst/encode_B/genblk1.TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000     2.313    displayDriver_inst/encode_B/genblk1.TMDS[1]_i_1_n_0
    SLICE_X40Y85         FDRE                                         r  displayDriver_inst/encode_B/genblk1.TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.814     1.973    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          0.855     2.016    displayDriver_inst/encode_B/CLK
    SLICE_X40Y85         FDRE                                         r  displayDriver_inst/encode_B/genblk1.TMDS_reg[1]/C
                         clock pessimism             -0.247     1.770    
                         clock uncertainty            0.207     1.976    
    SLICE_X40Y85         FDRE (Hold_fdre_C_D)         0.092     2.068    displayDriver_inst/encode_B/genblk1.TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 keyboardDriver_inst/dispData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            displayDriver_inst/encode_G/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.299ns (31.944%)  route 0.637ns (68.056%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.583     1.495    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X38Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  keyboardDriver_inst/dispData_reg[0]/Q
                         net (fo=1, routed)           0.110     1.769    keyboardDriver_inst/screenMemory_inst/p_1_in[0]
    SLICE_X38Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.814 r  keyboardDriver_inst/genblk1.balance_acc[0]_i_3/O
                         net (fo=1, routed)           0.191     2.005    displayDriver_inst/encode_R/genblk1.balance_acc_reg[0]_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I0_O)        0.045     2.050 r  displayDriver_inst/encode_R/genblk1.balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.336     2.386    displayDriver_inst/encode_G/genblk1.TMDS_reg[2]_0
    SLICE_X42Y85         LUT3 (Prop_lut3_I1_O)        0.045     2.431 r  displayDriver_inst/encode_G/genblk1.TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000     2.431    displayDriver_inst/encode_G/genblk1.TMDS[5]_i_1_n_0
    SLICE_X42Y85         FDRE                                         r  displayDriver_inst/encode_G/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.814     1.973    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          0.855     2.016    displayDriver_inst/encode_G/CLK
    SLICE_X42Y85         FDRE                                         r  displayDriver_inst/encode_G/genblk1.TMDS_reg[5]/C
                         clock pessimism             -0.247     1.770    
                         clock uncertainty            0.207     1.976    
    SLICE_X42Y85         FDRE (Hold_fdre_C_D)         0.131     2.107    displayDriver_inst/encode_G/genblk1.TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 keyboardDriver_inst/dispData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            displayDriver_inst/encode_G/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.299ns (31.944%)  route 0.637ns (68.056%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.583     1.495    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X38Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  keyboardDriver_inst/dispData_reg[0]/Q
                         net (fo=1, routed)           0.110     1.769    keyboardDriver_inst/screenMemory_inst/p_1_in[0]
    SLICE_X38Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.814 r  keyboardDriver_inst/genblk1.balance_acc[0]_i_3/O
                         net (fo=1, routed)           0.191     2.005    displayDriver_inst/encode_R/genblk1.balance_acc_reg[0]_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I0_O)        0.045     2.050 r  displayDriver_inst/encode_R/genblk1.balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.336     2.386    displayDriver_inst/encode_G/genblk1.TMDS_reg[2]_0
    SLICE_X42Y85         LUT3 (Prop_lut3_I1_O)        0.045     2.431 r  displayDriver_inst/encode_G/genblk1.TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.431    displayDriver_inst/encode_G/genblk1.TMDS[2]_i_1__0_n_0
    SLICE_X42Y85         FDRE                                         r  displayDriver_inst/encode_G/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.814     1.973    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          0.855     2.016    displayDriver_inst/encode_G/CLK
    SLICE_X42Y85         FDRE                                         r  displayDriver_inst/encode_G/genblk1.TMDS_reg[2]/C
                         clock pessimism             -0.247     1.770    
                         clock uncertainty            0.207     1.976    
    SLICE_X42Y85         FDRE (Hold_fdre_C_D)         0.121     2.097    displayDriver_inst/encode_G/genblk1.TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 keyboardDriver_inst/dispData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            displayDriver_inst/encode_R/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.298ns (31.974%)  route 0.634ns (68.026%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.583     1.495    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X38Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  keyboardDriver_inst/dispData_reg[0]/Q
                         net (fo=1, routed)           0.110     1.769    keyboardDriver_inst/screenMemory_inst/p_1_in[0]
    SLICE_X38Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.814 r  keyboardDriver_inst/genblk1.balance_acc[0]_i_3/O
                         net (fo=1, routed)           0.191     2.005    displayDriver_inst/encode_R/genblk1.balance_acc_reg[0]_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I0_O)        0.045     2.050 r  displayDriver_inst/encode_R/genblk1.balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.333     2.383    displayDriver_inst/encode_R/CounterX_reg[3]
    SLICE_X43Y85         LUT5 (Prop_lut5_I0_O)        0.044     2.427 r  displayDriver_inst/encode_R/genblk1.TMDS[2]_i_1/O
                         net (fo=1, routed)           0.000     2.427    displayDriver_inst/encode_R/TMDS0[2]
    SLICE_X43Y85         FDRE                                         r  displayDriver_inst/encode_R/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.814     1.973    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          0.855     2.016    displayDriver_inst/encode_R/CLK
    SLICE_X43Y85         FDRE                                         r  displayDriver_inst/encode_R/genblk1.TMDS_reg[2]/C
                         clock pessimism             -0.247     1.770    
                         clock uncertainty            0.207     1.976    
    SLICE_X43Y85         FDRE (Hold_fdre_C_D)         0.107     2.083    displayDriver_inst/encode_R/genblk1.TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 keyboardDriver_inst/dispData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            displayDriver_inst/encode_R/genblk1.TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.299ns (32.082%)  route 0.633ns (67.918%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.583     1.495    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X38Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.164     1.659 f  keyboardDriver_inst/dispData_reg[0]/Q
                         net (fo=1, routed)           0.110     1.769    keyboardDriver_inst/screenMemory_inst/p_1_in[0]
    SLICE_X38Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.814 f  keyboardDriver_inst/genblk1.balance_acc[0]_i_3/O
                         net (fo=1, routed)           0.191     2.005    displayDriver_inst/encode_R/genblk1.balance_acc_reg[0]_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I0_O)        0.045     2.050 f  displayDriver_inst/encode_R/genblk1.balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.332     2.382    displayDriver_inst/encode_R/CounterX_reg[3]
    SLICE_X43Y85         LUT5 (Prop_lut5_I1_O)        0.045     2.427 r  displayDriver_inst/encode_R/genblk1.TMDS[4]_i_1/O
                         net (fo=1, routed)           0.000     2.427    displayDriver_inst/encode_R/TMDS0[4]
    SLICE_X43Y85         FDRE                                         r  displayDriver_inst/encode_R/genblk1.TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.814     1.973    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          0.855     2.016    displayDriver_inst/encode_R/CLK
    SLICE_X43Y85         FDRE                                         r  displayDriver_inst/encode_R/genblk1.TMDS_reg[4]/C
                         clock pessimism             -0.247     1.770    
                         clock uncertainty            0.207     1.976    
    SLICE_X43Y85         FDRE (Hold_fdre_C_D)         0.107     2.083    displayDriver_inst/encode_R/genblk1.TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 keyboardDriver_inst/dispData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            displayDriver_inst/encode_R/genblk1.TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.299ns (32.082%)  route 0.633ns (67.918%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.583     1.495    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X38Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.164     1.659 f  keyboardDriver_inst/dispData_reg[0]/Q
                         net (fo=1, routed)           0.110     1.769    keyboardDriver_inst/screenMemory_inst/p_1_in[0]
    SLICE_X38Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.814 f  keyboardDriver_inst/genblk1.balance_acc[0]_i_3/O
                         net (fo=1, routed)           0.191     2.005    displayDriver_inst/encode_R/genblk1.balance_acc_reg[0]_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I0_O)        0.045     2.050 f  displayDriver_inst/encode_R/genblk1.balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.332     2.382    displayDriver_inst/encode_R/CounterX_reg[3]
    SLICE_X43Y85         LUT5 (Prop_lut5_I1_O)        0.045     2.427 r  displayDriver_inst/encode_R/genblk1.TMDS[3]_i_1/O
                         net (fo=1, routed)           0.000     2.427    displayDriver_inst/encode_R/TMDS0[3]
    SLICE_X43Y85         FDRE                                         r  displayDriver_inst/encode_R/genblk1.TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.814     1.973    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          0.855     2.016    displayDriver_inst/encode_R/CLK
    SLICE_X43Y85         FDRE                                         r  displayDriver_inst/encode_R/genblk1.TMDS_reg[3]/C
                         clock pessimism             -0.247     1.770    
                         clock uncertainty            0.207     1.976    
    SLICE_X43Y85         FDRE (Hold_fdre_C_D)         0.092     2.068    displayDriver_inst/encode_R/genblk1.TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 keyboardDriver_inst/dispData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            displayDriver_inst/encode_R/genblk1.TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.299ns (32.047%)  route 0.634ns (67.953%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.583     1.495    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X38Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.164     1.659 f  keyboardDriver_inst/dispData_reg[0]/Q
                         net (fo=1, routed)           0.110     1.769    keyboardDriver_inst/screenMemory_inst/p_1_in[0]
    SLICE_X38Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.814 f  keyboardDriver_inst/genblk1.balance_acc[0]_i_3/O
                         net (fo=1, routed)           0.191     2.005    displayDriver_inst/encode_R/genblk1.balance_acc_reg[0]_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I0_O)        0.045     2.050 f  displayDriver_inst/encode_R/genblk1.balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.333     2.383    displayDriver_inst/encode_R/CounterX_reg[3]
    SLICE_X43Y85         LUT5 (Prop_lut5_I4_O)        0.045     2.428 r  displayDriver_inst/encode_R/genblk1.TMDS[0]_i_1/O
                         net (fo=1, routed)           0.000     2.428    displayDriver_inst/encode_R/TMDS0[0]
    SLICE_X43Y85         FDRE                                         r  displayDriver_inst/encode_R/genblk1.TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.814     1.973    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          0.855     2.016    displayDriver_inst/encode_R/CLK
    SLICE_X43Y85         FDRE                                         r  displayDriver_inst/encode_R/genblk1.TMDS_reg[0]/C
                         clock pessimism             -0.247     1.770    
                         clock uncertainty            0.207     1.976    
    SLICE_X43Y85         FDRE (Hold_fdre_C_D)         0.091     2.067    displayDriver_inst/encode_R/genblk1.TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.361    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2d
                            (input port)
  Destination:            keyboardDriver_inst/ps2_rx_unit/rx_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.519ns  (logic 1.533ns (33.915%)  route 2.987ns (66.085%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  ps2d (IN)
                         net (fo=0)                   0.000     0.000    ps2d
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  ps2d_IBUF_inst/O
                         net (fo=8, routed)           2.987     4.519    keyboardDriver_inst/ps2_rx_unit/D[0]
    SLICE_X39Y89         FDRE                                         r  keyboardDriver_inst/ps2_rx_unit/rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2d
                            (input port)
  Destination:            keyboardDriver_inst/ps2_rx_unit/rx_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.367ns  (logic 1.533ns (35.096%)  route 2.834ns (64.904%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  ps2d (IN)
                         net (fo=0)                   0.000     0.000    ps2d
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  ps2d_IBUF_inst/O
                         net (fo=8, routed)           2.834     4.367    keyboardDriver_inst/ps2_rx_unit/D[0]
    SLICE_X40Y89         FDRE                                         r  keyboardDriver_inst/ps2_rx_unit/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2d
                            (input port)
  Destination:            keyboardDriver_inst/ps2_rx_unit/rx_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.330ns  (logic 1.533ns (35.397%)  route 2.797ns (64.603%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  ps2d (IN)
                         net (fo=0)                   0.000     0.000    ps2d
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  ps2d_IBUF_inst/O
                         net (fo=8, routed)           2.797     4.330    keyboardDriver_inst/ps2_rx_unit/D[0]
    SLICE_X38Y89         FDRE                                         r  keyboardDriver_inst/ps2_rx_unit/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2d
                            (input port)
  Destination:            keyboardDriver_inst/ps2_rx_unit/rx_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.313ns  (logic 1.533ns (35.538%)  route 2.780ns (64.462%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  ps2d (IN)
                         net (fo=0)                   0.000     0.000    ps2d
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  ps2d_IBUF_inst/O
                         net (fo=8, routed)           2.780     4.313    keyboardDriver_inst/ps2_rx_unit/D[0]
    SLICE_X41Y90         FDRE                                         r  keyboardDriver_inst/ps2_rx_unit/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2d
                            (input port)
  Destination:            keyboardDriver_inst/ps2_rx_unit/rx_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.203ns  (logic 1.533ns (36.470%)  route 2.670ns (63.530%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  ps2d (IN)
                         net (fo=0)                   0.000     0.000    ps2d
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  ps2d_IBUF_inst/O
                         net (fo=8, routed)           2.670     4.203    keyboardDriver_inst/ps2_rx_unit/D[0]
    SLICE_X41Y88         FDRE                                         r  keyboardDriver_inst/ps2_rx_unit/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2d
                            (input port)
  Destination:            keyboardDriver_inst/ps2_rx_unit/rx_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.172ns  (logic 1.533ns (36.738%)  route 2.639ns (63.262%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  ps2d (IN)
                         net (fo=0)                   0.000     0.000    ps2d
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  ps2d_IBUF_inst/O
                         net (fo=8, routed)           2.639     4.172    keyboardDriver_inst/ps2_rx_unit/D[0]
    SLICE_X41Y89         FDRE                                         r  keyboardDriver_inst/ps2_rx_unit/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2d
                            (input port)
  Destination:            keyboardDriver_inst/ps2_rx_unit/rx_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.019ns  (logic 1.533ns (38.134%)  route 2.486ns (61.866%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  ps2d (IN)
                         net (fo=0)                   0.000     0.000    ps2d
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  ps2d_IBUF_inst/O
                         net (fo=8, routed)           2.486     4.019    keyboardDriver_inst/ps2_rx_unit/D[0]
    SLICE_X40Y88         FDRE                                         r  keyboardDriver_inst/ps2_rx_unit/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2d
                            (input port)
  Destination:            keyboardDriver_inst/ps2_rx_unit/rx_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.862ns  (logic 1.533ns (39.689%)  route 2.329ns (60.311%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  ps2d (IN)
                         net (fo=0)                   0.000     0.000    ps2d
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  ps2d_IBUF_inst/O
                         net (fo=8, routed)           2.329     3.862    keyboardDriver_inst/ps2_rx_unit/D[0]
    SLICE_X43Y88         FDRE                                         r  keyboardDriver_inst/ps2_rx_unit/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboardDriver_inst/ps2_rx_unit/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboardDriver_inst/current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.705ns  (logic 0.707ns (26.137%)  route 1.998ns (73.863%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE                         0.000     0.000 r  keyboardDriver_inst/ps2_rx_unit/rx_data_reg[7]/C
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  keyboardDriver_inst/ps2_rx_unit/rx_data_reg[7]/Q
                         net (fo=5, routed)           1.565     2.024    keyboardDriver_inst/ps2_rx_unit/Q[1]
    SLICE_X39Y88         LUT4 (Prop_lut4_I2_O)        0.124     2.148 f  keyboardDriver_inst/ps2_rx_unit/current_state[0]_i_2/O
                         net (fo=1, routed)           0.433     2.581    keyboardDriver_inst/ps2_rx_unit/current_state[0]_i_2_n_0
    SLICE_X39Y88         LUT6 (Prop_lut6_I0_O)        0.124     2.705 r  keyboardDriver_inst/ps2_rx_unit/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.705    keyboardDriver_inst/ps2_rx_unit_n_3
    SLICE_X39Y88         FDRE                                         r  keyboardDriver_inst/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboardDriver_inst/ps2_rx_unit/b_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboardDriver_inst/ps2_rx_unit/rx_data_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.297ns  (logic 0.749ns (32.601%)  route 1.548ns (67.399%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE                         0.000     0.000 r  keyboardDriver_inst/ps2_rx_unit/b_reg[2]/C
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.422     0.422 f  keyboardDriver_inst/ps2_rx_unit/b_reg[2]/Q
                         net (fo=13, routed)          0.939     1.361    keyboardDriver_inst/ps2_rx_unit/b_reg[2]
    SLICE_X42Y89         LUT4 (Prop_lut4_I0_O)        0.327     1.688 r  keyboardDriver_inst/ps2_rx_unit/rx_data[1]_i_1/O
                         net (fo=1, routed)           0.610     2.297    keyboardDriver_inst/ps2_rx_unit/rx_data[1]_i_1_n_0
    SLICE_X41Y89         FDRE                                         r  keyboardDriver_inst/ps2_rx_unit/rx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keyboardDriver_inst/ps2_rx_unit/b_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboardDriver_inst/ps2_rx_unit/b_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.232ns (73.581%)  route 0.083ns (26.419%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE                         0.000     0.000 r  keyboardDriver_inst/ps2_rx_unit/b_reg[2]/C
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  keyboardDriver_inst/ps2_rx_unit/b_reg[2]/Q
                         net (fo=13, routed)          0.083     0.216    keyboardDriver_inst/ps2_rx_unit/b_reg[2]
    SLICE_X43Y89         LUT4 (Prop_lut4_I0_O)        0.099     0.315 r  keyboardDriver_inst/ps2_rx_unit/b[0]_i_1/O
                         net (fo=1, routed)           0.000     0.315    keyboardDriver_inst/ps2_rx_unit/b[0]_i_1_n_0
    SLICE_X43Y89         FDRE                                         r  keyboardDriver_inst/ps2_rx_unit/b_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboardDriver_inst/ps2_rx_unit/b_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboardDriver_inst/ps2_rx_unit/b_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.191ns (57.285%)  route 0.142ns (42.715%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE                         0.000     0.000 r  keyboardDriver_inst/ps2_rx_unit/b_reg[1]/C
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  keyboardDriver_inst/ps2_rx_unit/b_reg[1]/Q
                         net (fo=13, routed)          0.142     0.288    keyboardDriver_inst/ps2_rx_unit/b_reg[1]
    SLICE_X42Y89         LUT4 (Prop_lut4_I2_O)        0.045     0.333 r  keyboardDriver_inst/ps2_rx_unit/b[3]_i_1/O
                         net (fo=1, routed)           0.000     0.333    keyboardDriver_inst/ps2_rx_unit/b[3]_i_1_n_0
    SLICE_X42Y89         FDRE                                         r  keyboardDriver_inst/ps2_rx_unit/b_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboardDriver_inst/ps2_rx_unit/b_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboardDriver_inst/ps2_rx_unit/rx_done_tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.194ns (57.666%)  route 0.142ns (42.334%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE                         0.000     0.000 r  keyboardDriver_inst/ps2_rx_unit/b_reg[1]/C
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  keyboardDriver_inst/ps2_rx_unit/b_reg[1]/Q
                         net (fo=13, routed)          0.142     0.288    keyboardDriver_inst/ps2_rx_unit/b_reg[1]
    SLICE_X42Y89         LUT5 (Prop_lut5_I2_O)        0.048     0.336 r  keyboardDriver_inst/ps2_rx_unit/rx_done_tick_i_1/O
                         net (fo=1, routed)           0.000     0.336    keyboardDriver_inst/ps2_rx_unit/rx_done_tick_i_1_n_0
    SLICE_X42Y89         FDRE                                         r  keyboardDriver_inst/ps2_rx_unit/rx_done_tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboardDriver_inst/ps2_rx_unit/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboardDriver_inst/current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.191ns (51.764%)  route 0.178ns (48.236%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE                         0.000     0.000 r  keyboardDriver_inst/ps2_rx_unit/rx_data_reg[0]/C
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  keyboardDriver_inst/ps2_rx_unit/rx_data_reg[0]/Q
                         net (fo=15, routed)          0.178     0.324    keyboardDriver_inst/ps2_rx_unit/scan_out[0]
    SLICE_X39Y88         LUT6 (Prop_lut6_I1_O)        0.045     0.369 r  keyboardDriver_inst/ps2_rx_unit/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.369    keyboardDriver_inst/ps2_rx_unit_n_3
    SLICE_X39Y88         FDRE                                         r  keyboardDriver_inst/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboardDriver_inst/ps2_rx_unit/b_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboardDriver_inst/ps2_rx_unit/rx_data_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.191ns (43.582%)  route 0.247ns (56.418%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE                         0.000     0.000 r  keyboardDriver_inst/ps2_rx_unit/b_reg[1]/C
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  keyboardDriver_inst/ps2_rx_unit/b_reg[1]/Q
                         net (fo=13, routed)          0.146     0.292    keyboardDriver_inst/ps2_rx_unit/b_reg[1]
    SLICE_X42Y89         LUT4 (Prop_lut4_I1_O)        0.045     0.337 r  keyboardDriver_inst/ps2_rx_unit/rx_data[0]_i_1/O
                         net (fo=1, routed)           0.101     0.438    keyboardDriver_inst/ps2_rx_unit/rx_data[0]_i_1_n_0
    SLICE_X40Y89         FDRE                                         r  keyboardDriver_inst/ps2_rx_unit/rx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboardDriver_inst/ps2_rx_unit/b_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboardDriver_inst/ps2_rx_unit/b_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.190ns (41.914%)  route 0.263ns (58.086%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE                         0.000     0.000 r  keyboardDriver_inst/ps2_rx_unit/b_reg[0]/C
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  keyboardDriver_inst/ps2_rx_unit/b_reg[0]/Q
                         net (fo=13, routed)          0.263     0.409    keyboardDriver_inst/ps2_rx_unit/b_reg[0]
    SLICE_X43Y89         LUT4 (Prop_lut4_I3_O)        0.044     0.453 r  keyboardDriver_inst/ps2_rx_unit/b[2]_i_1/O
                         net (fo=1, routed)           0.000     0.453    keyboardDriver_inst/ps2_rx_unit/b[2]_i_1_n_0
    SLICE_X43Y89         FDRE                                         r  keyboardDriver_inst/ps2_rx_unit/b_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboardDriver_inst/ps2_rx_unit/b_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboardDriver_inst/ps2_rx_unit/b_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.191ns (42.128%)  route 0.262ns (57.872%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE                         0.000     0.000 r  keyboardDriver_inst/ps2_rx_unit/b_reg[1]/C
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  keyboardDriver_inst/ps2_rx_unit/b_reg[1]/Q
                         net (fo=13, routed)          0.262     0.408    keyboardDriver_inst/ps2_rx_unit/b_reg[1]
    SLICE_X43Y89         LUT4 (Prop_lut4_I2_O)        0.045     0.453 r  keyboardDriver_inst/ps2_rx_unit/b[1]_i_1/O
                         net (fo=1, routed)           0.000     0.453    keyboardDriver_inst/ps2_rx_unit/b[1]_i_1_n_0
    SLICE_X43Y89         FDRE                                         r  keyboardDriver_inst/ps2_rx_unit/b_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboardDriver_inst/ps2_rx_unit/b_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboardDriver_inst/ps2_rx_unit/rx_data_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.545ns  (logic 0.193ns (35.390%)  route 0.352ns (64.610%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE                         0.000     0.000 r  keyboardDriver_inst/ps2_rx_unit/b_reg[1]/C
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  keyboardDriver_inst/ps2_rx_unit/b_reg[1]/Q
                         net (fo=13, routed)          0.249     0.395    keyboardDriver_inst/ps2_rx_unit/b_reg[1]
    SLICE_X42Y89         LUT4 (Prop_lut4_I1_O)        0.047     0.442 r  keyboardDriver_inst/ps2_rx_unit/rx_data[7]_i_1/O
                         net (fo=1, routed)           0.103     0.545    keyboardDriver_inst/ps2_rx_unit/rx_data[7]
    SLICE_X41Y88         FDRE                                         r  keyboardDriver_inst/ps2_rx_unit/rx_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboardDriver_inst/ps2_rx_unit/b_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboardDriver_inst/ps2_rx_unit/rx_data_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.552ns  (logic 0.194ns (35.134%)  route 0.358ns (64.866%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE                         0.000     0.000 r  keyboardDriver_inst/ps2_rx_unit/b_reg[1]/C
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  keyboardDriver_inst/ps2_rx_unit/b_reg[1]/Q
                         net (fo=13, routed)          0.146     0.292    keyboardDriver_inst/ps2_rx_unit/b_reg[1]
    SLICE_X42Y89         LUT4 (Prop_lut4_I1_O)        0.048     0.340 r  keyboardDriver_inst/ps2_rx_unit/rx_data[1]_i_1/O
                         net (fo=1, routed)           0.212     0.552    keyboardDriver_inst/ps2_rx_unit/rx_data[1]_i_1_n_0
    SLICE_X41Y89         FDRE                                         r  keyboardDriver_inst/ps2_rx_unit/rx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboardDriver_inst/ps2_rx_unit/b_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboardDriver_inst/ps2_rx_unit/rx_data_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.562ns  (logic 0.232ns (41.302%)  route 0.330ns (58.698%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE                         0.000     0.000 r  keyboardDriver_inst/ps2_rx_unit/b_reg[2]/C
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  keyboardDriver_inst/ps2_rx_unit/b_reg[2]/Q
                         net (fo=13, routed)          0.229     0.362    keyboardDriver_inst/ps2_rx_unit/b_reg[2]
    SLICE_X42Y89         LUT4 (Prop_lut4_I0_O)        0.099     0.461 r  keyboardDriver_inst/ps2_rx_unit/rx_data[4]_i_1/O
                         net (fo=1, routed)           0.101     0.562    keyboardDriver_inst/ps2_rx_unit/rx_data[4]_i_1_n_0
    SLICE_X41Y90         FDRE                                         r  keyboardDriver_inst/ps2_rx_unit/rx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  DCM_TMDS_CLKFX
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 displayDriver_inst/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.434ns  (logic 2.377ns (53.609%)  route 2.057ns (46.391%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.680     5.349    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.738     5.410    displayDriver_inst/clk_TMDS
    SLICE_X42Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.518     5.928 r  displayDriver_inst/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           2.057     7.985    displayDriver_inst/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_OB)    1.859     9.844 r  displayDriver_inst/OBUFDS_green/OB
                         net (fo=0)                   0.000     9.844    TMDSn[1]
    B20                                                               r  TMDSn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayDriver_inst/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.433ns  (logic 2.376ns (53.599%)  route 2.057ns (46.401%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.680     5.349    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.738     5.410    displayDriver_inst/clk_TMDS
    SLICE_X42Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.518     5.928 r  displayDriver_inst/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           2.057     7.985    displayDriver_inst/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_O)     1.858     9.843 r  displayDriver_inst/OBUFDS_green/O
                         net (fo=0)                   0.000     9.843    TMDSp[1]
    C20                                                               r  TMDSp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayDriver_inst/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.381ns  (logic 2.320ns (52.950%)  route 2.061ns (47.050%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.680     5.349    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.738     5.410    displayDriver_inst/clk_TMDS
    SLICE_X43Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.456     5.866 r  displayDriver_inst/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           2.061     7.927    displayDriver_inst/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_OB)    1.864     9.791 r  displayDriver_inst/OBUFDS_red/OB
                         net (fo=0)                   0.000     9.791    TMDSn[2]
    A20                                                               r  TMDSn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayDriver_inst/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.380ns  (logic 2.319ns (52.940%)  route 2.061ns (47.060%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.680     5.349    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.738     5.410    displayDriver_inst/clk_TMDS
    SLICE_X43Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.456     5.866 r  displayDriver_inst/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           2.061     7.927    displayDriver_inst/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_O)     1.863     9.790 r  displayDriver_inst/OBUFDS_red/O
                         net (fo=0)                   0.000     9.790    TMDSp[2]
    B19                                                               r  TMDSp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayDriver_inst/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.189ns  (logic 2.317ns (55.312%)  route 1.872ns (44.688%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.680     5.349    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.739     5.411    displayDriver_inst/clk_TMDS
    SLICE_X40Y87         FDRE                                         r  displayDriver_inst/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.456     5.867 r  displayDriver_inst/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           1.872     7.739    displayDriver_inst/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_OB)    1.861     9.600 r  displayDriver_inst/OBUFDS_blue/OB
                         net (fo=0)                   0.000     9.600    TMDSn[0]
    D20                                                               r  TMDSn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayDriver_inst/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.188ns  (logic 2.316ns (55.301%)  route 1.872ns (44.699%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.680     5.349    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.739     5.411    displayDriver_inst/clk_TMDS
    SLICE_X40Y87         FDRE                                         r  displayDriver_inst/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.456     5.867 r  displayDriver_inst/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           1.872     7.739    displayDriver_inst/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_O)     1.860     9.599 r  displayDriver_inst/OBUFDS_blue/O
                         net (fo=0)                   0.000     9.599    TMDSp[0]
    D19                                                               r  TMDSp[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 displayDriver_inst/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.377ns  (logic 0.950ns (68.989%)  route 0.427ns (31.011%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.548     1.460    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.587     1.501    displayDriver_inst/clk_TMDS
    SLICE_X40Y87         FDRE                                         r  displayDriver_inst/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  displayDriver_inst/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           0.427     2.069    displayDriver_inst/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_O)     0.809     2.878 r  displayDriver_inst/OBUFDS_blue/O
                         net (fo=0)                   0.000     2.878    TMDSp[0]
    D19                                                               r  TMDSp[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayDriver_inst/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.951ns (69.012%)  route 0.427ns (30.988%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.548     1.460    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.587     1.501    displayDriver_inst/clk_TMDS
    SLICE_X40Y87         FDRE                                         r  displayDriver_inst/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  displayDriver_inst/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           0.427     2.069    displayDriver_inst/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_OB)    0.810     2.879 r  displayDriver_inst/OBUFDS_blue/OB
                         net (fo=0)                   0.000     2.879    TMDSn[0]
    D20                                                               r  TMDSn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayDriver_inst/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.440ns  (logic 0.953ns (66.157%)  route 0.487ns (33.843%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.548     1.460    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.586     1.500    displayDriver_inst/clk_TMDS
    SLICE_X43Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  displayDriver_inst/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           0.487     2.129    displayDriver_inst/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_O)     0.812     2.940 r  displayDriver_inst/OBUFDS_red/O
                         net (fo=0)                   0.000     2.940    TMDSp[2]
    B19                                                               r  TMDSp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayDriver_inst/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.441ns  (logic 0.954ns (66.180%)  route 0.487ns (33.820%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.548     1.460    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.586     1.500    displayDriver_inst/clk_TMDS
    SLICE_X43Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  displayDriver_inst/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           0.487     2.129    displayDriver_inst/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_OB)    0.813     2.941 r  displayDriver_inst/OBUFDS_red/OB
                         net (fo=0)                   0.000     2.941    TMDSn[2]
    A20                                                               r  TMDSn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayDriver_inst/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.469ns  (logic 0.971ns (66.100%)  route 0.498ns (33.900%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.548     1.460    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.586     1.500    displayDriver_inst/clk_TMDS
    SLICE_X42Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  displayDriver_inst/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           0.498     2.162    displayDriver_inst/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_O)     0.807     2.969 r  displayDriver_inst/OBUFDS_green/O
                         net (fo=0)                   0.000     2.969    TMDSp[1]
    C20                                                               r  TMDSp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayDriver_inst/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.470ns  (logic 0.972ns (66.123%)  route 0.498ns (33.877%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.548     1.460    displayDriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    displayDriver_inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  displayDriver_inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.586     1.500    displayDriver_inst/clk_TMDS
    SLICE_X42Y86         FDRE                                         r  displayDriver_inst/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  displayDriver_inst/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           0.498     2.162    displayDriver_inst/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_OB)    0.808     2.970 r  displayDriver_inst/OBUFDS_green/OB
                         net (fo=0)                   0.000     2.970    TMDSn[1]
    B20                                                               r  TMDSn[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  MMCM_pix_clock
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.728ns  (logic 1.942ns (28.866%)  route 4.786ns (71.134%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    23.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.680    25.349    displayDriver_inst/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    21.811 f  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    23.571    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.672 f  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          3.026    26.698    displayDriver_inst/pixclk
    H16                  OBUFDS (Prop_obufds_I_OB)    1.841    28.539 r  displayDriver_inst/OBUFDS_clock/OB
                         net (fo=0)                   0.000    28.539    TMDSn_clock
    H17                                                               r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.727ns  (logic 1.941ns (28.855%)  route 4.786ns (71.145%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    23.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.680    25.349    displayDriver_inst/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    21.811 f  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    23.571    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.672 f  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          3.026    26.698    displayDriver_inst/pixclk
    H16                  OBUFDS (Prop_obufds_I_O)     1.840    28.538 f  displayDriver_inst/OBUFDS_clock/O
                         net (fo=0)                   0.000    28.538    TMDSp_clock
    H16                                                               f  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 0.815ns (40.182%)  route 1.213ns (59.818%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.548     1.460    displayDriver_inst/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          0.731     1.646    displayDriver_inst/pixclk
    H16                  OBUFDS (Prop_obufds_I_O)     0.789     2.435 r  displayDriver_inst/OBUFDS_clock/O
                         net (fo=0)                   0.000     2.435    TMDSp_clock
    H16                                                               r  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.029ns  (logic 0.816ns (40.212%)  route 1.213ns (59.788%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.548     1.460    displayDriver_inst/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  displayDriver_inst/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    displayDriver_inst/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  displayDriver_inst/BUFG_pixclk/O
                         net (fo=50, routed)          0.731     1.646    displayDriver_inst/pixclk
    H16                  OBUFDS (Prop_obufds_I_OB)    0.790     2.436 r  displayDriver_inst/OBUFDS_clock/OB
                         net (fo=0)                   0.000     2.436    TMDSn_clock
    H17                                                               r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb_in
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 displayDriver_inst/MMCME2_BASE_INST/CLKFBOUT
                            (clock source 'clkfb_in'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            displayDriver_inst/MMCME2_BASE_INST/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb_in fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.680     9.349    displayDriver_inst/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     5.811 f  displayDriver_inst/MMCME2_BASE_INST/CLKFBOUT
                         net (fo=1, routed)           1.760     7.571    displayDriver_inst/clkfb_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     7.672 f  displayDriver_inst/BUFG_CLKFB/O
                         net (fo=1, routed)           1.677     9.349    displayDriver_inst/clkfb_out
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  displayDriver_inst/MMCME2_BASE_INST/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 displayDriver_inst/MMCME2_BASE_INST/CLKFBOUT
                            (clock source 'clkfb_in'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            displayDriver_inst/MMCME2_BASE_INST/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb_in rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.548     1.460    displayDriver_inst/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053     0.407 r  displayDriver_inst/MMCME2_BASE_INST/CLKFBOUT
                         net (fo=1, routed)           0.482     0.889    displayDriver_inst/clkfb_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.915 r  displayDriver_inst/BUFG_CLKFB/O
                         net (fo=1, routed)           0.546     1.460    displayDriver_inst/clkfb_out
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  displayDriver_inst/MMCME2_BASE_INST/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keyboardDriver_inst/ps2_rx_unit/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboardDriver_inst/dispData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.759ns  (logic 0.707ns (25.626%)  route 2.052ns (74.374%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE                         0.000     0.000 r  keyboardDriver_inst/ps2_rx_unit/rx_data_reg[0]/C
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  keyboardDriver_inst/ps2_rx_unit/rx_data_reg[0]/Q
                         net (fo=15, routed)          1.619     2.078    keyboardDriver_inst/ps2_rx_unit/scan_out[0]
    SLICE_X37Y87         LUT6 (Prop_lut6_I0_O)        0.124     2.202 r  keyboardDriver_inst/ps2_rx_unit/g0_b1/O
                         net (fo=1, routed)           0.433     2.635    keyboardDriver_inst/ps2_rx_unit_n_5
    SLICE_X37Y87         LUT6 (Prop_lut6_I1_O)        0.124     2.759 r  keyboardDriver_inst/dispData[1]_i_1/O
                         net (fo=1, routed)           0.000     2.759    keyboardDriver_inst/dispData[1]_i_1_n_0
    SLICE_X37Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.558     4.950    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X37Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[1]/C

Slack:                    inf
  Source:                 keyboardDriver_inst/ps2_rx_unit/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboardDriver_inst/dispData_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.718ns  (logic 0.611ns (22.483%)  route 2.107ns (77.517%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE                         0.000     0.000 r  keyboardDriver_inst/ps2_rx_unit/rx_data_reg[7]/C
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  keyboardDriver_inst/ps2_rx_unit/rx_data_reg[7]/Q
                         net (fo=5, routed)           1.565     2.024    keyboardDriver_inst/scan_out[7]
    SLICE_X39Y88         LUT2 (Prop_lut2_I0_O)        0.152     2.176 r  keyboardDriver_inst/dispData[6]_i_1/O
                         net (fo=4, routed)           0.542     2.718    keyboardDriver_inst/dispData[6]_i_1_n_0
    SLICE_X38Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.558     4.950    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X38Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[0]/C

Slack:                    inf
  Source:                 keyboardDriver_inst/ps2_rx_unit/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboardDriver_inst/dispData_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.718ns  (logic 0.611ns (22.483%)  route 2.107ns (77.517%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE                         0.000     0.000 r  keyboardDriver_inst/ps2_rx_unit/rx_data_reg[7]/C
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  keyboardDriver_inst/ps2_rx_unit/rx_data_reg[7]/Q
                         net (fo=5, routed)           1.565     2.024    keyboardDriver_inst/scan_out[7]
    SLICE_X39Y88         LUT2 (Prop_lut2_I0_O)        0.152     2.176 r  keyboardDriver_inst/dispData[6]_i_1/O
                         net (fo=4, routed)           0.542     2.718    keyboardDriver_inst/dispData[6]_i_1_n_0
    SLICE_X38Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.558     4.950    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X38Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[2]/C

Slack:                    inf
  Source:                 keyboardDriver_inst/ps2_rx_unit/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboardDriver_inst/dispData_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.718ns  (logic 0.611ns (22.483%)  route 2.107ns (77.517%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE                         0.000     0.000 r  keyboardDriver_inst/ps2_rx_unit/rx_data_reg[7]/C
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  keyboardDriver_inst/ps2_rx_unit/rx_data_reg[7]/Q
                         net (fo=5, routed)           1.565     2.024    keyboardDriver_inst/scan_out[7]
    SLICE_X39Y88         LUT2 (Prop_lut2_I0_O)        0.152     2.176 r  keyboardDriver_inst/dispData[6]_i_1/O
                         net (fo=4, routed)           0.542     2.718    keyboardDriver_inst/dispData[6]_i_1_n_0
    SLICE_X39Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.558     4.950    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X39Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[4]/C

Slack:                    inf
  Source:                 keyboardDriver_inst/ps2_rx_unit/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboardDriver_inst/dispData_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.718ns  (logic 0.611ns (22.483%)  route 2.107ns (77.517%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE                         0.000     0.000 r  keyboardDriver_inst/ps2_rx_unit/rx_data_reg[7]/C
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  keyboardDriver_inst/ps2_rx_unit/rx_data_reg[7]/Q
                         net (fo=5, routed)           1.565     2.024    keyboardDriver_inst/scan_out[7]
    SLICE_X39Y88         LUT2 (Prop_lut2_I0_O)        0.152     2.176 r  keyboardDriver_inst/dispData[6]_i_1/O
                         net (fo=4, routed)           0.542     2.718    keyboardDriver_inst/dispData[6]_i_1_n_0
    SLICE_X39Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.558     4.950    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X39Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[6]/C

Slack:                    inf
  Source:                 keyboardDriver_inst/ps2_rx_unit/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboardDriver_inst/dispData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.709ns  (logic 0.707ns (26.098%)  route 2.002ns (73.902%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE                         0.000     0.000 r  keyboardDriver_inst/ps2_rx_unit/rx_data_reg[0]/C
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  keyboardDriver_inst/ps2_rx_unit/rx_data_reg[0]/Q
                         net (fo=15, routed)          1.337     1.796    keyboardDriver_inst/ps2_rx_unit/scan_out[0]
    SLICE_X39Y86         LUT6 (Prop_lut6_I0_O)        0.124     1.920 r  keyboardDriver_inst/ps2_rx_unit/g1_b5/O
                         net (fo=1, routed)           0.665     2.585    keyboardDriver_inst/ps2_rx_unit_n_16
    SLICE_X39Y86         LUT6 (Prop_lut6_I3_O)        0.124     2.709 r  keyboardDriver_inst/dispData[5]_i_1/O
                         net (fo=1, routed)           0.000     2.709    keyboardDriver_inst/dispData[5]_i_1_n_0
    SLICE_X39Y86         FDRE                                         r  keyboardDriver_inst/dispData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.557     4.949    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X39Y86         FDRE                                         r  keyboardDriver_inst/dispData_reg[5]/C

Slack:                    inf
  Source:                 keyboardDriver_inst/ps2_rx_unit/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboardDriver_inst/dispData_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.448ns  (logic 0.797ns (32.563%)  route 1.651ns (67.437%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE                         0.000     0.000 r  keyboardDriver_inst/ps2_rx_unit/rx_data_reg[2]/C
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  keyboardDriver_inst/ps2_rx_unit/rx_data_reg[2]/Q
                         net (fo=15, routed)          1.651     2.110    keyboardDriver_inst/ps2_rx_unit/scan_out[2]
    SLICE_X38Y87         LUT6 (Prop_lut6_I2_O)        0.124     2.234 r  keyboardDriver_inst/ps2_rx_unit/g1_b0/O
                         net (fo=1, routed)           0.000     2.234    keyboardDriver_inst/scanToAscii_unit/dispData_reg[0]_0
    SLICE_X38Y87         MUXF7 (Prop_muxf7_I1_O)      0.214     2.448 r  keyboardDriver_inst/scanToAscii_unit/dispData_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.448    keyboardDriver_inst/scanToAscii_unit_n_0
    SLICE_X38Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.558     4.950    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X38Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[0]/C

Slack:                    inf
  Source:                 keyboardDriver_inst/ps2_rx_unit/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboardDriver_inst/dispData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.371ns  (logic 0.707ns (29.819%)  route 1.664ns (70.181%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE                         0.000     0.000 r  keyboardDriver_inst/ps2_rx_unit/rx_data_reg[4]/C
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  keyboardDriver_inst/ps2_rx_unit/rx_data_reg[4]/Q
                         net (fo=15, routed)          1.231     1.690    keyboardDriver_inst/ps2_rx_unit/scan_out[4]
    SLICE_X37Y86         LUT6 (Prop_lut6_I4_O)        0.124     1.814 r  keyboardDriver_inst/ps2_rx_unit/g0_b3/O
                         net (fo=1, routed)           0.433     2.247    keyboardDriver_inst/ps2_rx_unit_n_7
    SLICE_X37Y86         LUT6 (Prop_lut6_I1_O)        0.124     2.371 r  keyboardDriver_inst/dispData[3]_i_1/O
                         net (fo=1, routed)           0.000     2.371    keyboardDriver_inst/dispData[3]_i_1_n_0
    SLICE_X37Y86         FDRE                                         r  keyboardDriver_inst/dispData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.557     4.949    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X37Y86         FDRE                                         r  keyboardDriver_inst/dispData_reg[3]/C

Slack:                    inf
  Source:                 keyboardDriver_inst/ps2_rx_unit/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboardDriver_inst/dispData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.001ns  (logic 0.830ns (41.470%)  route 1.171ns (58.530%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE                         0.000     0.000 r  keyboardDriver_inst/ps2_rx_unit/rx_data_reg[4]/C
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  keyboardDriver_inst/ps2_rx_unit/rx_data_reg[4]/Q
                         net (fo=15, routed)          1.171     1.630    keyboardDriver_inst/ps2_rx_unit/scan_out[4]
    SLICE_X38Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.754 r  keyboardDriver_inst/ps2_rx_unit/g1_b2/O
                         net (fo=1, routed)           0.000     1.754    keyboardDriver_inst/scanToAscii_unit/dispData_reg[2]_0
    SLICE_X38Y87         MUXF7 (Prop_muxf7_I1_O)      0.247     2.001 r  keyboardDriver_inst/scanToAscii_unit/dispData_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.001    keyboardDriver_inst/scanToAscii_unit_n_1
    SLICE_X38Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.558     4.950    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X38Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[2]/C

Slack:                    inf
  Source:                 keyboardDriver_inst/ps2_rx_unit/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboardDriver_inst/dispData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.981ns  (logic 0.800ns (40.375%)  route 1.181ns (59.625%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE                         0.000     0.000 r  keyboardDriver_inst/ps2_rx_unit/rx_data_reg[4]/C
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  keyboardDriver_inst/ps2_rx_unit/rx_data_reg[4]/Q
                         net (fo=15, routed)          1.181     1.640    keyboardDriver_inst/ps2_rx_unit/scan_out[4]
    SLICE_X39Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.764 r  keyboardDriver_inst/ps2_rx_unit/g1_b4/O
                         net (fo=1, routed)           0.000     1.764    keyboardDriver_inst/scanToAscii_unit/dispData_reg[4]_0
    SLICE_X39Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     1.981 r  keyboardDriver_inst/scanToAscii_unit/dispData_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.981    keyboardDriver_inst/scanToAscii_unit_n_2
    SLICE_X39Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.558     4.950    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X39Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keyboardDriver_inst/ps2_rx_unit/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboardDriver_inst/dispData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.366ns  (logic 0.231ns (63.053%)  route 0.135ns (36.947%))
  Logic Levels:           2  (FDRE=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDRE                         0.000     0.000 r  keyboardDriver_inst/ps2_rx_unit/rx_data_reg[6]/C
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  keyboardDriver_inst/ps2_rx_unit/rx_data_reg[6]/Q
                         net (fo=8, routed)           0.135     0.281    keyboardDriver_inst/scanToAscii_unit/Q[0]
    SLICE_X39Y87         MUXF7 (Prop_muxf7_S_O)       0.085     0.366 r  keyboardDriver_inst/scanToAscii_unit/dispData_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.366    keyboardDriver_inst/scanToAscii_unit_n_2
    SLICE_X39Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.852     2.011    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X39Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[4]/C

Slack:                    inf
  Source:                 keyboardDriver_inst/ps2_rx_unit/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboardDriver_inst/dispData_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.236ns (63.550%)  route 0.135ns (36.450%))
  Logic Levels:           2  (FDRE=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDRE                         0.000     0.000 r  keyboardDriver_inst/ps2_rx_unit/rx_data_reg[6]/C
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  keyboardDriver_inst/ps2_rx_unit/rx_data_reg[6]/Q
                         net (fo=8, routed)           0.135     0.281    keyboardDriver_inst/scanToAscii_unit/Q[0]
    SLICE_X38Y87         MUXF7 (Prop_muxf7_S_O)       0.090     0.371 r  keyboardDriver_inst/scanToAscii_unit/dispData_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.371    keyboardDriver_inst/scanToAscii_unit_n_0
    SLICE_X38Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.852     2.011    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X38Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[0]/C

Slack:                    inf
  Source:                 keyboardDriver_inst/ps2_rx_unit/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboardDriver_inst/dispData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.399ns  (logic 0.191ns (47.845%)  route 0.208ns (52.155%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE                         0.000     0.000 r  keyboardDriver_inst/ps2_rx_unit/rx_data_reg[7]/C
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  keyboardDriver_inst/ps2_rx_unit/rx_data_reg[7]/Q
                         net (fo=5, routed)           0.208     0.354    keyboardDriver_inst/scan_out[7]
    SLICE_X37Y87         LUT6 (Prop_lut6_I0_O)        0.045     0.399 r  keyboardDriver_inst/dispData[1]_i_1/O
                         net (fo=1, routed)           0.000     0.399    keyboardDriver_inst/dispData[1]_i_1_n_0
    SLICE_X37Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.852     2.011    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X37Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[1]/C

Slack:                    inf
  Source:                 keyboardDriver_inst/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboardDriver_inst/dispData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.414ns  (logic 0.239ns (57.765%)  route 0.175ns (42.235%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE                         0.000     0.000 r  keyboardDriver_inst/current_state_reg[0]/C
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.194     0.194 r  keyboardDriver_inst/current_state_reg[0]/Q
                         net (fo=9, routed)           0.175     0.369    keyboardDriver_inst/current_state[0]
    SLICE_X39Y86         LUT6 (Prop_lut6_I4_O)        0.045     0.414 r  keyboardDriver_inst/dispData[5]_i_1/O
                         net (fo=1, routed)           0.000     0.414    keyboardDriver_inst/dispData[5]_i_1_n_0
    SLICE_X39Y86         FDRE                                         r  keyboardDriver_inst/dispData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.010    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X39Y86         FDRE                                         r  keyboardDriver_inst/dispData_reg[5]/C

Slack:                    inf
  Source:                 keyboardDriver_inst/ps2_rx_unit/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboardDriver_inst/dispData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.239ns (53.615%)  route 0.207ns (46.385%))
  Logic Levels:           2  (FDRE=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDRE                         0.000     0.000 r  keyboardDriver_inst/ps2_rx_unit/rx_data_reg[6]/C
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  keyboardDriver_inst/ps2_rx_unit/rx_data_reg[6]/Q
                         net (fo=8, routed)           0.207     0.353    keyboardDriver_inst/scanToAscii_unit/Q[0]
    SLICE_X39Y87         MUXF7 (Prop_muxf7_S_O)       0.093     0.446 r  keyboardDriver_inst/scanToAscii_unit/dispData_reg[6]_i_2/O
                         net (fo=1, routed)           0.000     0.446    keyboardDriver_inst/scanToAscii_unit_n_3
    SLICE_X39Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.852     2.011    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X39Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[6]/C

Slack:                    inf
  Source:                 keyboardDriver_inst/ps2_rx_unit/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboardDriver_inst/dispData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.520ns  (logic 0.242ns (46.510%)  route 0.278ns (53.490%))
  Logic Levels:           2  (FDRE=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDRE                         0.000     0.000 r  keyboardDriver_inst/ps2_rx_unit/rx_data_reg[6]/C
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  keyboardDriver_inst/ps2_rx_unit/rx_data_reg[6]/Q
                         net (fo=8, routed)           0.278     0.424    keyboardDriver_inst/scanToAscii_unit/Q[0]
    SLICE_X38Y87         MUXF7 (Prop_muxf7_S_O)       0.096     0.520 r  keyboardDriver_inst/scanToAscii_unit/dispData_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.520    keyboardDriver_inst/scanToAscii_unit_n_1
    SLICE_X38Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.852     2.011    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X38Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[2]/C

Slack:                    inf
  Source:                 keyboardDriver_inst/ps2_rx_unit/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboardDriver_inst/dispData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.579ns  (logic 0.236ns (40.756%)  route 0.343ns (59.244%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE                         0.000     0.000 r  keyboardDriver_inst/ps2_rx_unit/rx_data_reg[3]/C
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  keyboardDriver_inst/ps2_rx_unit/rx_data_reg[3]/Q
                         net (fo=15, routed)          0.292     0.438    keyboardDriver_inst/ps2_rx_unit/scan_out[3]
    SLICE_X37Y86         LUT6 (Prop_lut6_I3_O)        0.045     0.483 r  keyboardDriver_inst/ps2_rx_unit/g1_b3/O
                         net (fo=1, routed)           0.051     0.534    keyboardDriver_inst/ps2_rx_unit_n_14
    SLICE_X37Y86         LUT6 (Prop_lut6_I3_O)        0.045     0.579 r  keyboardDriver_inst/dispData[3]_i_1/O
                         net (fo=1, routed)           0.000     0.579    keyboardDriver_inst/dispData[3]_i_1_n_0
    SLICE_X37Y86         FDRE                                         r  keyboardDriver_inst/dispData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.010    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X37Y86         FDRE                                         r  keyboardDriver_inst/dispData_reg[3]/C

Slack:                    inf
  Source:                 keyboardDriver_inst/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboardDriver_inst/dispData_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.605ns  (logic 0.237ns (39.174%)  route 0.368ns (60.826%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE                         0.000     0.000 r  keyboardDriver_inst/current_state_reg[0]/C
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.194     0.194 r  keyboardDriver_inst/current_state_reg[0]/Q
                         net (fo=9, routed)           0.181     0.375    keyboardDriver_inst/current_state[0]
    SLICE_X39Y88         LUT2 (Prop_lut2_I1_O)        0.043     0.418 r  keyboardDriver_inst/dispData[6]_i_1/O
                         net (fo=4, routed)           0.187     0.605    keyboardDriver_inst/dispData[6]_i_1_n_0
    SLICE_X38Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.852     2.011    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X38Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[0]/C

Slack:                    inf
  Source:                 keyboardDriver_inst/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboardDriver_inst/dispData_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.605ns  (logic 0.237ns (39.174%)  route 0.368ns (60.826%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE                         0.000     0.000 r  keyboardDriver_inst/current_state_reg[0]/C
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.194     0.194 r  keyboardDriver_inst/current_state_reg[0]/Q
                         net (fo=9, routed)           0.181     0.375    keyboardDriver_inst/current_state[0]
    SLICE_X39Y88         LUT2 (Prop_lut2_I1_O)        0.043     0.418 r  keyboardDriver_inst/dispData[6]_i_1/O
                         net (fo=4, routed)           0.187     0.605    keyboardDriver_inst/dispData[6]_i_1_n_0
    SLICE_X38Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.852     2.011    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X38Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[2]/C

Slack:                    inf
  Source:                 keyboardDriver_inst/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboardDriver_inst/dispData_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.605ns  (logic 0.237ns (39.174%)  route 0.368ns (60.826%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE                         0.000     0.000 r  keyboardDriver_inst/current_state_reg[0]/C
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.194     0.194 r  keyboardDriver_inst/current_state_reg[0]/Q
                         net (fo=9, routed)           0.181     0.375    keyboardDriver_inst/current_state[0]
    SLICE_X39Y88         LUT2 (Prop_lut2_I1_O)        0.043     0.418 r  keyboardDriver_inst/dispData[6]_i_1/O
                         net (fo=4, routed)           0.187     0.605    keyboardDriver_inst/dispData[6]_i_1_n_0
    SLICE_X39Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.852     2.011    keyboardDriver_inst/clk_IBUF_BUFG
    SLICE_X39Y87         FDRE                                         r  keyboardDriver_inst/dispData_reg[4]/C





