#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Fri Nov 18 14:09:05 2022
# Process ID: 6268
# Current directory: C:/Users/ol1662le-s/Program/stop_watch/stop_watch.runs/synth_1
# Command line: vivado.exe -log stop_watch.vds -mode batch -messageDb vivado.pb -notrace -source stop_watch.tcl
# Log file: C:/Users/ol1662le-s/Program/stop_watch/stop_watch.runs/synth_1/stop_watch.vds
# Journal file: C:/Users/ol1662le-s/Program/stop_watch/stop_watch.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source stop_watch.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2016.1/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2016.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2016.1/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.0 available at C:/Xilinx/Vivado/2016.1/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
Command: synth_design -top stop_watch -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1680 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 328.387 ; gain = 121.355
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'stop_watch' [C:/Users/ol1662le-s/Program/stop_watch/stop_watch.srcs/sources_1/imports/vhdl/stop_watch.vhd:35]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/ol1662le-s/Program/stop_watch/stop_watch.srcs/sources_1/imports/vhdl/stop_watch_package.vhd:111' bound to instance 'debouncer_1' of component 'debouncer' [C:/Users/ol1662le-s/Program/stop_watch/stop_watch.srcs/sources_1/imports/vhdl/stop_watch.vhd:110]
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/Users/ol1662le-s/Program/stop_watch/stop_watch.srcs/sources_1/imports/vhdl/stop_watch_package.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (1#1) [C:/Users/ol1662le-s/Program/stop_watch/stop_watch.srcs/sources_1/imports/vhdl/stop_watch_package.vhd:120]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/ol1662le-s/Program/stop_watch/stop_watch.srcs/sources_1/imports/vhdl/stop_watch_package.vhd:111' bound to instance 'debouncer_2' of component 'debouncer' [C:/Users/ol1662le-s/Program/stop_watch/stop_watch.srcs/sources_1/imports/vhdl/stop_watch.vhd:117]
INFO: [Synth 8-3491] module 'edge_det' declared at 'C:/Users/ol1662le-s/Program/stop_watch/stop_watch.srcs/sources_1/imports/vhdl/edge_det.vhd:5' bound to instance 'edge_det_1' of component 'edge_det' [C:/Users/ol1662le-s/Program/stop_watch/stop_watch.srcs/sources_1/imports/vhdl/stop_watch.vhd:124]
INFO: [Synth 8-638] synthesizing module 'edge_det' [C:/Users/ol1662le-s/Program/stop_watch/stop_watch.srcs/sources_1/imports/vhdl/edge_det.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'edge_det' (2#1) [C:/Users/ol1662le-s/Program/stop_watch/stop_watch.srcs/sources_1/imports/vhdl/edge_det.vhd:14]
INFO: [Synth 8-3491] module 'edge_det' declared at 'C:/Users/ol1662le-s/Program/stop_watch/stop_watch.srcs/sources_1/imports/vhdl/edge_det.vhd:5' bound to instance 'edge_det_2' of component 'edge_det' [C:/Users/ol1662le-s/Program/stop_watch/stop_watch.srcs/sources_1/imports/vhdl/stop_watch.vhd:131]
INFO: [Synth 8-3491] module 'FSM' declared at 'C:/Users/ol1662le-s/Program/stop_watch/stop_watch.srcs/sources_1/imports/vhdl/fsm.vhd:24' bound to instance 'FSM_1' of component 'FSM' [C:/Users/ol1662le-s/Program/stop_watch/stop_watch.srcs/sources_1/imports/vhdl/stop_watch.vhd:138]
INFO: [Synth 8-638] synthesizing module 'FSM' [C:/Users/ol1662le-s/Program/stop_watch/stop_watch.srcs/sources_1/imports/vhdl/fsm.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'FSM' (3#1) [C:/Users/ol1662le-s/Program/stop_watch/stop_watch.srcs/sources_1/imports/vhdl/fsm.vhd:36]
INFO: [Synth 8-3491] module 'Counter' declared at 'C:/Users/ol1662le-s/Program/stop_watch/stop_watch.srcs/sources_1/imports/vhdl/counter.vhd:25' bound to instance 'Counter_1' of component 'Counter' [C:/Users/ol1662le-s/Program/stop_watch/stop_watch.srcs/sources_1/imports/vhdl/stop_watch.vhd:147]
INFO: [Synth 8-638] synthesizing module 'Counter' [C:/Users/ol1662le-s/Program/stop_watch/stop_watch.srcs/sources_1/imports/vhdl/counter.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Counter' (4#1) [C:/Users/ol1662le-s/Program/stop_watch/stop_watch.srcs/sources_1/imports/vhdl/counter.vhd:37]
INFO: [Synth 8-3491] module 'nbcd' declared at 'C:/Users/ol1662le-s/Program/stop_watch/stop_watch.srcs/sources_1/imports/vhdl/nbcd.vhd:25' bound to instance 'nbcd_1' of component 'nbcd' [C:/Users/ol1662le-s/Program/stop_watch/stop_watch.srcs/sources_1/imports/vhdl/stop_watch.vhd:156]
INFO: [Synth 8-638] synthesizing module 'nbcd' [C:/Users/ol1662le-s/Program/stop_watch/stop_watch.srcs/sources_1/imports/vhdl/nbcd.vhd:34]
INFO: [Synth 8-638] synthesizing module 'sub10' [C:/Users/ol1662le-s/Program/stop_watch/stop_watch.srcs/sources_1/imports/vhdl/stop_watch_package.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'sub10' (5#1) [C:/Users/ol1662le-s/Program/stop_watch/stop_watch.srcs/sources_1/imports/vhdl/stop_watch_package.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'nbcd' (6#1) [C:/Users/ol1662le-s/Program/stop_watch/stop_watch.srcs/sources_1/imports/vhdl/nbcd.vhd:34]
INFO: [Synth 8-3491] module 'nbcd' declared at 'C:/Users/ol1662le-s/Program/stop_watch/stop_watch.srcs/sources_1/imports/vhdl/nbcd.vhd:25' bound to instance 'nbcd_2' of component 'nbcd' [C:/Users/ol1662le-s/Program/stop_watch/stop_watch.srcs/sources_1/imports/vhdl/stop_watch.vhd:162]
INFO: [Synth 8-3491] module 'SevenSegment' declared at 'C:/Users/ol1662le-s/Program/stop_watch/stop_watch.srcs/sources_1/imports/vhdl/seven_segment.vhd:25' bound to instance 'SevenSegment_1' of component 'SevenSegment' [C:/Users/ol1662le-s/Program/stop_watch/stop_watch.srcs/sources_1/imports/vhdl/stop_watch.vhd:168]
INFO: [Synth 8-638] synthesizing module 'SevenSegment' [C:/Users/ol1662le-s/Program/stop_watch/stop_watch.srcs/sources_1/imports/vhdl/seven_segment.vhd:37]
INFO: [Synth 8-226] default block is never used [C:/Users/ol1662le-s/Program/stop_watch/stop_watch.srcs/sources_1/imports/vhdl/seven_segment.vhd:69]
INFO: [Synth 8-226] default block is never used [C:/Users/ol1662le-s/Program/stop_watch/stop_watch.srcs/sources_1/imports/vhdl/seven_segment.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'SevenSegment' (7#1) [C:/Users/ol1662le-s/Program/stop_watch/stop_watch.srcs/sources_1/imports/vhdl/seven_segment.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'stop_watch' (8#1) [C:/Users/ol1662le-s/Program/stop_watch/stop_watch.srcs/sources_1/imports/vhdl/stop_watch.vhd:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 365.652 ; gain = 158.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 365.652 ; gain = 158.621
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ol1662le-s/Program/stop_watch/stop_watch.srcs/constrs_1/imports/vhdl/top.xdc]
Finished Parsing XDC File [C:/Users/ol1662le-s/Program/stop_watch/stop_watch.srcs/constrs_1/imports/vhdl/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ol1662le-s/Program/stop_watch/stop_watch.srcs/constrs_1/imports/vhdl/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stop_watch_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stop_watch_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 669.000 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 669.000 ; gain = 461.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 669.000 ; gain = 461.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 669.000 ; gain = 461.969
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "button_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_int_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_frac_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "geq" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 669.000 ; gain = 461.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 3     
	  16 Input      7 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module edge_det 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FSM 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module Counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               20 Bit    Registers := 1     
	                7 Bit    Registers := 2     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module sub10 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      4 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
Module SevenSegment 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 669.000 ; gain = 461.969
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "debouncer_1/button_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debouncer_2/button_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Counter_1/cnt_frac_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Counter_1/cnt_int_in" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 669.000 ; gain = 461.969
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 669.000 ; gain = 461.969

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 669.000 ; gain = 461.969
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 669.000 ; gain = 461.969

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 669.000 ; gain = 461.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 669.000 ; gain = 461.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 669.000 ; gain = 461.969
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 669.000 ; gain = 461.969

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 669.000 ; gain = 461.969
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 669.000 ; gain = 461.969
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 669.000 ; gain = 461.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 669.000 ; gain = 461.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 669.000 ; gain = 461.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 669.000 ; gain = 461.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 669.000 ; gain = 461.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    20|
|3     |LUT1   |    78|
|4     |LUT2   |    26|
|5     |LUT3   |    22|
|6     |LUT4   |    39|
|7     |LUT5   |    32|
|8     |LUT6   |    38|
|9     |MUXF7  |     2|
|10    |MUXF8  |     1|
|11    |FDCE   |    98|
|12    |IBUF   |     4|
|13    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+-------------+------+
|      |Instance         |Module       |Cells |
+------+-----------------+-------------+------+
|1     |top              |             |   376|
|2     |  Counter_1      |Counter      |   142|
|3     |  FSM_1          |FSM          |     8|
|4     |  SevenSegment_1 |SevenSegment |    45|
|5     |  debouncer_1    |debouncer    |    77|
|6     |  debouncer_2    |debouncer_0  |    78|
|7     |  edge_det_1     |edge_det     |     2|
|8     |  edge_det_2     |edge_det_1   |     3|
+------+-----------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 669.000 ; gain = 461.969
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 669.000 ; gain = 115.441
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 669.000 ; gain = 461.969
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 669.000 ; gain = 418.930
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 669.000 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov 18 14:09:36 2022...
