`timescale 1ns / 1ps

module MUX_4_1(
    input IN_1,
    input IN_2,
    input IN_3,
    input IN_4,
    output OUT
    );
endmodule
