// Seed: 2602825887
module module_0 (
    input uwire id_0,
    output supply0 id_1,
    input uwire id_2,
    input supply1 id_3,
    input supply1 id_4,
    input tri0 id_5,
    input wire id_6,
    input wand id_7,
    output wand id_8,
    input uwire id_9,
    input tri0 id_10,
    input wor id_11,
    input tri id_12,
    output supply0 id_13,
    output wire id_14
);
  assign id_1  = id_6;
  assign id_14 = id_7 | 1;
  wire id_16;
  wire id_17 = 1;
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri1  id_1,
    output wor   id_2,
    input  uwire id_3,
    input  tri1  id_4
    , id_6
);
  assign id_2 = id_3;
  module_0(
      id_3, id_2, id_0, id_1, id_0, id_3, id_4, id_4, id_2, id_1, id_4, id_1, id_1, id_2, id_2
  );
endmodule
