$date
	Sat Mar 01 17:17:16 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sipo_tb $end
$var wire 8 ! dout [7:0] $end
$var reg 1 " clk $end
$var reg 1 # din $end
$var reg 1 $ load $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # din $end
$var wire 8 % dout [7:0] $end
$var wire 1 $ load $end
$var reg 3 & bit_index [2:0] $end
$var reg 8 ' temp [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx '
bx &
bx %
0$
0#
0"
bx !
$end
#1000
1"
#2000
0"
1$
