--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sun Aug 05 12:34:46 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     stepmotor1
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk2 [get_nets clk_c]
            34 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 996.784ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \u1/cnt_p_117__i1  (from clk_c +)
   Destination:    FD1S3IX    CD             \u1/cnt_p_117__i1  (to clk_c +)

   Delay:                   3.070ns  (27.7% logic, 72.3% route), 2 logic levels.

 Constraint Details:

      3.070ns data_path \u1/cnt_p_117__i1 to \u1/cnt_p_117__i1 meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 996.784ns

 Path Details: \u1/cnt_p_117__i1 to \u1/cnt_p_117__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \u1/cnt_p_117__i1 (from clk_c)
Route         4   e 1.168                                  \u1/cnt_p[1]
LUT4        ---     0.448              C to Z              \u1/i2_3_lut
Route         3   e 1.051                                  \u1/n327
                  --------
                    3.070  (27.7% logic, 72.3% route), 2 logic levels.


Passed:  The following path meets requirements by 996.784ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \u1/cnt_p_117__i1  (from clk_c +)
   Destination:    FD1S3IX    CD             \u1/cnt_p_117__i2  (to clk_c +)

   Delay:                   3.070ns  (27.7% logic, 72.3% route), 2 logic levels.

 Constraint Details:

      3.070ns data_path \u1/cnt_p_117__i1 to \u1/cnt_p_117__i2 meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 996.784ns

 Path Details: \u1/cnt_p_117__i1 to \u1/cnt_p_117__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \u1/cnt_p_117__i1 (from clk_c)
Route         4   e 1.168                                  \u1/cnt_p[1]
LUT4        ---     0.448              C to Z              \u1/i2_3_lut
Route         3   e 1.051                                  \u1/n327
                  --------
                    3.070  (27.7% logic, 72.3% route), 2 logic levels.


Passed:  The following path meets requirements by 996.784ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \u1/cnt_p_117__i1  (from clk_c +)
   Destination:    FD1S3IX    CD             \u1/cnt_p_117__i0  (to clk_c +)

   Delay:                   3.070ns  (27.7% logic, 72.3% route), 2 logic levels.

 Constraint Details:

      3.070ns data_path \u1/cnt_p_117__i1 to \u1/cnt_p_117__i0 meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 996.784ns

 Path Details: \u1/cnt_p_117__i1 to \u1/cnt_p_117__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \u1/cnt_p_117__i1 (from clk_c)
Route         4   e 1.168                                  \u1/cnt_p[1]
LUT4        ---     0.448              C to Z              \u1/i2_3_lut
Route         3   e 1.051                                  \u1/n327
                  --------
                    3.070  (27.7% logic, 72.3% route), 2 logic levels.

Report: 3.216 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk1 [get_nets next_state_1__N_23]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets clk1h]
            69 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 993.759ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             timecont_i1  (from clk1h +)
   Destination:    FD1S3JX    PD             timecont_i1  (to clk1h +)

   Delay:                   6.095ns  (28.7% logic, 71.3% route), 4 logic levels.

 Constraint Details:

      6.095ns data_path timecont_i1 to timecont_i1 meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 993.759ns

 Path Details: timecont_i1 to timecont_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              timecont_i1 (from clk1h)
Route         5   e 1.222                                  timecont[1]
LUT4        ---     0.448              C to Z              i359_3_lut
Route         1   e 0.788                                  n464
LUT4        ---     0.448              C to Z              i1_4_lut
Route         6   e 1.218                                  next_state_1__N_17[1]
LUT4        ---     0.448              A to Z              i177_3_lut
Route         4   e 1.120                                  n280
                  --------
                    6.095  (28.7% logic, 71.3% route), 4 logic levels.


Passed:  The following path meets requirements by 993.759ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             timecont_i1  (from clk1h +)
   Destination:    FD1S3JX    PD             timecont_i3  (to clk1h +)

   Delay:                   6.095ns  (28.7% logic, 71.3% route), 4 logic levels.

 Constraint Details:

      6.095ns data_path timecont_i1 to timecont_i3 meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 993.759ns

 Path Details: timecont_i1 to timecont_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              timecont_i1 (from clk1h)
Route         5   e 1.222                                  timecont[1]
LUT4        ---     0.448              C to Z              i359_3_lut
Route         1   e 0.788                                  n464
LUT4        ---     0.448              C to Z              i1_4_lut
Route         6   e 1.218                                  next_state_1__N_17[1]
LUT4        ---     0.448              A to Z              i177_3_lut
Route         4   e 1.120                                  n280
                  --------
                    6.095  (28.7% logic, 71.3% route), 4 logic levels.


Passed:  The following path meets requirements by 993.759ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             timecont_i1  (from clk1h +)
   Destination:    FD1S3IX    CD             timecont_i5  (to clk1h +)

   Delay:                   6.095ns  (28.7% logic, 71.3% route), 4 logic levels.

 Constraint Details:

      6.095ns data_path timecont_i1 to timecont_i5 meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 993.759ns

 Path Details: timecont_i1 to timecont_i5

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              timecont_i1 (from clk1h)
Route         5   e 1.222                                  timecont[1]
LUT4        ---     0.448              C to Z              i359_3_lut
Route         1   e 0.788                                  n464
LUT4        ---     0.448              C to Z              i1_4_lut
Route         6   e 1.218                                  next_state_1__N_17[1]
LUT4        ---     0.448              A to Z              i177_3_lut
Route         4   e 1.120                                  n280
                  --------
                    6.095  (28.7% logic, 71.3% route), 4 logic levels.

Report: 6.241 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk2 [get_nets clk_c]                   |  1000.000 ns|     3.216 ns|     2  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets next_state_1__N_23]      |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk1h]                   |  1000.000 ns|     6.241 ns|     4  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  103 paths, 36 nets, and 100 connections (75.8% coverage)


Peak memory: 57819136 bytes, TRCE: 1523712 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
