//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-23083092
// Cuda compilation tools, release 9.1, V9.1.85
// Based on LLVM 3.4svn
//

.version 6.1
.target sm_30
.address_size 64

	// .globl	_Z6oxMainv
.global .align 8 .b8 pixelID[8];
.global .align 8 .b8 resolution[8];
.global .align 4 .b8 normal[12];
.global .align 4 .b8 camPos[12];
.global .align 4 .b8 root[4];
.global .align 4 .u32 imageEnabled;
.global .texref lightmap;
.global .align 16 .b8 tileInfo[16];
.global .align 4 .u32 additive;
.global .align 1 .b8 image[1];
.global .align 1 .b8 image_HDR[1];
.global .align 1 .b8 image_HDR2[1];
.global .align 1 .b8 image_Mask[1];
.global .align 1 .b8 image_Dir[1];
.global .align 1 .b8 uvpos[1];
.global .align 1 .b8 uvnormal[1];
.global .align 4 .u32 ignoreNormal;
.global .align 1 .b8 localLights[1];
.global .align 4 .b8 _ZN21rti_internal_typeinfo7pixelIDE[8] = {82, 97, 121, 0, 8, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo10resolutionE[8] = {82, 97, 121, 0, 8, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo6normalE[8] = {82, 97, 121, 0, 12, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo6camPosE[8] = {82, 97, 121, 0, 12, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo4rootE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo12imageEnabledE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo8tileInfoE[8] = {82, 97, 121, 0, 16, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo8additiveE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo12ignoreNormalE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 8 .u64 _ZN21rti_internal_register20reg_bitness_detectorE;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail0E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail1E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail2E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail3E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail4E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail5E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail6E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail7E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail8E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail9E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail0E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail1E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail2E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail3E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail4E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail5E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail6E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail7E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail8E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail9E;
.global .align 4 .u32 _ZN21rti_internal_register14reg_rayIndex_xE;
.global .align 4 .u32 _ZN21rti_internal_register14reg_rayIndex_yE;
.global .align 4 .u32 _ZN21rti_internal_register14reg_rayIndex_zE;
.global .align 8 .b8 _ZN21rti_internal_typename7pixelIDE[6] = {117, 105, 110, 116, 50, 0};
.global .align 8 .b8 _ZN21rti_internal_typename10resolutionE[6] = {117, 105, 110, 116, 50, 0};
.global .align 8 .b8 _ZN21rti_internal_typename6normalE[7] = {102, 108, 111, 97, 116, 51, 0};
.global .align 8 .b8 _ZN21rti_internal_typename6camPosE[7] = {102, 108, 111, 97, 116, 51, 0};
.global .align 16 .b8 _ZN21rti_internal_typename4rootE[9] = {114, 116, 79, 98, 106, 101, 99, 116, 0};
.global .align 4 .b8 _ZN21rti_internal_typename12imageEnabledE[4] = {105, 110, 116, 0};
.global .align 8 .b8 _ZN21rti_internal_typename8tileInfoE[6] = {117, 105, 110, 116, 52, 0};
.global .align 4 .b8 _ZN21rti_internal_typename8additiveE[4] = {105, 110, 116, 0};
.global .align 4 .b8 _ZN21rti_internal_typename12ignoreNormalE[4] = {105, 110, 116, 0};
.global .align 4 .u32 _ZN21rti_internal_typeenum7pixelIDE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum10resolutionE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum6normalE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum6camPosE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum4rootE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum12imageEnabledE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum8tileInfoE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum8additiveE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum12ignoreNormalE = 4919;
.global .align 16 .b8 _ZN21rti_internal_semantic7pixelIDE[14] = {114, 116, 76, 97, 117, 110, 99, 104, 73, 110, 100, 101, 120, 0};
.global .align 16 .b8 _ZN21rti_internal_semantic10resolutionE[12] = {114, 116, 76, 97, 117, 110, 99, 104, 68, 105, 109, 0};
.global .align 16 .b8 _ZN21rti_internal_semantic6normalE[17] = {97, 116, 116, 114, 105, 98, 117, 116, 101, 32, 110, 111, 114, 109, 97, 108, 0};
.global .align 1 .b8 _ZN21rti_internal_semantic6camPosE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic4rootE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic12imageEnabledE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic8tileInfoE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic8additiveE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic12ignoreNormalE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation7pixelIDE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation10resolutionE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation6normalE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation6camPosE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation4rootE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation12imageEnabledE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation8tileInfoE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation8additiveE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation12ignoreNormalE[1];

.visible .entry _Z6oxMainv(

)
{
	.local .align 4 .b8 	__local_depot0[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<132>;
	.reg .b16 	%rs<59>;
	.reg .f32 	%f<1208>;
	.reg .b32 	%r<199>;
	.reg .b64 	%rd<126>;


	mov.u64 	%rd125, __local_depot0;
	cvta.local.u64 	%SP, %rd125;
	ld.global.v2.u32 	{%r29, %r30}, [pixelID];
	cvt.u64.u32	%rd10, %r29;
	cvt.u64.u32	%rd11, %r30;
	mov.u64 	%rd14, uvnormal;
	cvta.global.u64 	%rd9, %rd14;
	mov.u32 	%r27, 2;
	mov.u32 	%r28, 4;
	mov.u64 	%rd13, 0;
	// inline asm
	call (%rd8), _rt_buffer_get_64, (%rd9, %r27, %r28, %rd10, %rd11, %rd13, %rd13);
	// inline asm
	ld.u32 	%r1, [%rd8];
	shr.u32 	%r33, %r1, 16;
	cvt.u16.u32	%rs1, %r33;
	and.b16  	%rs3, %rs1, 255;
	cvt.u16.u32	%rs4, %r1;
	or.b16  	%rs5, %rs4, %rs3;
	setp.eq.s16	%p8, %rs5, 0;
	mov.f32 	%f1150, 0f00000000;
	mov.f32 	%f1151, %f1150;
	mov.f32 	%f1152, %f1150;
	@%p8 bra 	BB0_2;

	ld.u8 	%rs6, [%rd8+1];
	and.b16  	%rs8, %rs4, 255;
	cvt.rn.f32.u16	%f203, %rs8;
	div.rn.f32 	%f204, %f203, 0f437F0000;
	fma.rn.f32 	%f205, %f204, 0f40000000, 0fBF800000;
	cvt.rn.f32.u16	%f206, %rs6;
	div.rn.f32 	%f207, %f206, 0f437F0000;
	fma.rn.f32 	%f208, %f207, 0f40000000, 0fBF800000;
	cvt.rn.f32.u16	%f209, %rs3;
	div.rn.f32 	%f210, %f209, 0f437F0000;
	fma.rn.f32 	%f211, %f210, 0f40000000, 0fBF800000;
	mul.f32 	%f212, %f208, %f208;
	fma.rn.f32 	%f213, %f205, %f205, %f212;
	fma.rn.f32 	%f214, %f211, %f211, %f213;
	sqrt.rn.f32 	%f215, %f214;
	rcp.rn.f32 	%f216, %f215;
	mul.f32 	%f1150, %f205, %f216;
	mul.f32 	%f1151, %f208, %f216;
	mul.f32 	%f1152, %f211, %f216;

BB0_2:
	ld.global.v2.u32 	{%r34, %r35}, [pixelID];
	ld.global.v2.u32 	{%r37, %r38}, [tileInfo];
	add.s32 	%r2, %r34, %r37;
	add.s32 	%r3, %r35, %r38;
	setp.eq.f32	%p9, %f1151, 0f00000000;
	setp.eq.f32	%p10, %f1150, 0f00000000;
	and.pred  	%p11, %p10, %p9;
	setp.eq.f32	%p12, %f1152, 0f00000000;
	and.pred  	%p13, %p11, %p12;
	@%p13 bra 	BB0_96;
	bra.uni 	BB0_3;

BB0_96:
	ld.global.u32 	%r198, [imageEnabled];
	and.b32  	%r173, %r198, 1;
	setp.eq.b32	%p126, %r173, 1;
	@!%p126 bra 	BB0_98;
	bra.uni 	BB0_97;

BB0_97:
	cvt.u64.u32	%rd86, %r2;
	cvt.u64.u32	%rd87, %r3;
	mov.u64 	%rd90, image;
	cvta.global.u64 	%rd85, %rd90;
	// inline asm
	call (%rd84), _rt_buffer_get_64, (%rd85, %r27, %r28, %rd86, %rd87, %rd13, %rd13);
	// inline asm
	mov.u16 	%rs40, 0;
	st.v4.u8 	[%rd84], {%rs40, %rs40, %rs40, %rs40};
	ld.global.u32 	%r198, [imageEnabled];

BB0_98:
	and.b32  	%r176, %r198, 8;
	setp.eq.s32	%p127, %r176, 0;
	@%p127 bra 	BB0_100;

	cvt.u64.u32	%rd93, %r2;
	cvt.u64.u32	%rd94, %r3;
	mov.u64 	%rd97, image_Mask;
	cvta.global.u64 	%rd92, %rd97;
	// inline asm
	call (%rd91), _rt_buffer_get_64, (%rd92, %r27, %r27, %rd93, %rd94, %rd13, %rd13);
	// inline asm
	mov.f32 	%f1142, 0f00000000;
	cvt.rzi.u32.f32	%r179, %f1142;
	cvt.u16.u32	%rs41, %r179;
	mov.u16 	%rs42, 0;
	st.v2.u8 	[%rd91], {%rs41, %rs42};
	ld.global.u32 	%r198, [imageEnabled];

BB0_100:
	and.b32  	%r180, %r198, 4;
	setp.eq.s32	%p128, %r180, 0;
	@%p128 bra 	BB0_104;

	ld.global.u32 	%r181, [additive];
	setp.eq.s32	%p129, %r181, 0;
	cvt.u64.u32	%rd6, %r2;
	cvt.u64.u32	%rd7, %r3;
	@%p129 bra 	BB0_103;

	mov.u64 	%rd110, image_HDR;
	cvta.global.u64 	%rd99, %rd110;
	mov.u32 	%r185, 8;
	// inline asm
	call (%rd98), _rt_buffer_get_64, (%rd99, %r27, %r185, %rd6, %rd7, %rd13, %rd13);
	// inline asm
	ld.v4.u16 	{%rs49, %rs50, %rs51, %rs52}, [%rd98];
	// inline asm
	{  cvt.f32.f16 %f1143, %rs49;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f1144, %rs50;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f1145, %rs51;}

	// inline asm
	// inline asm
	call (%rd104), _rt_buffer_get_64, (%rd99, %r27, %r185, %rd6, %rd7, %rd13, %rd13);
	// inline asm
	add.f32 	%f1146, %f1143, 0f00000000;
	add.f32 	%f1147, %f1144, 0f00000000;
	add.f32 	%f1148, %f1145, 0f00000000;
	// inline asm
	{  cvt.rn.f16.f32 %rs48, %f1148;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs47, %f1147;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs46, %f1146;}

	// inline asm
	mov.u16 	%rs53, 0;
	st.v4.u16 	[%rd104], {%rs46, %rs47, %rs48, %rs53};
	bra.uni 	BB0_104;

BB0_3:
	ld.global.v2.u32 	{%r46, %r47}, [pixelID];
	cvt.u64.u32	%rd17, %r46;
	cvt.u64.u32	%rd18, %r47;
	mov.u64 	%rd26, uvpos;
	cvta.global.u64 	%rd16, %rd26;
	mov.u32 	%r43, 12;
	// inline asm
	call (%rd15), _rt_buffer_get_64, (%rd16, %r27, %r43, %rd17, %rd18, %rd13, %rd13);
	// inline asm
	ld.f32 	%f9, [%rd15+8];
	ld.f32 	%f8, [%rd15+4];
	ld.f32 	%f7, [%rd15];
	mul.f32 	%f224, %f7, 0f3456BF95;
	mul.f32 	%f225, %f8, 0f3456BF95;
	mul.f32 	%f226, %f9, 0f3456BF95;
	abs.f32 	%f227, %f1150;
	div.rn.f32 	%f228, %f224, %f227;
	abs.f32 	%f229, %f1151;
	div.rn.f32 	%f230, %f225, %f229;
	abs.f32 	%f231, %f1152;
	div.rn.f32 	%f232, %f226, %f231;
	abs.f32 	%f233, %f228;
	abs.f32 	%f234, %f230;
	abs.f32 	%f235, %f232;
	mov.f32 	%f236, 0f38D1B717;
	max.f32 	%f237, %f233, %f236;
	max.f32 	%f238, %f234, %f236;
	max.f32 	%f239, %f235, %f236;
	fma.rn.f32 	%f10, %f1150, %f237, %f7;
	fma.rn.f32 	%f11, %f1151, %f238, %f8;
	fma.rn.f32 	%f12, %f1152, %f239, %f9;
	mov.u64 	%rd27, localLights;
	cvta.global.u64 	%rd25, %rd27;
	mov.u32 	%r44, 1;
	mov.u32 	%r45, 96;
	// inline asm
	call (%rd21, %rd22, %rd23, %rd24), _rt_buffer_get_size_64, (%rd25, %r44, %r45);
	// inline asm
	cvt.u32.u64	%r4, %rd21;
	setp.eq.s32	%p14, %r4, 0;
	mov.f32 	%f1153, 0f00000000;
	mov.f32 	%f18, %f1153;
	mov.f32 	%f19, %f1153;
	mov.f32 	%f20, %f1153;
	mov.f32 	%f1157, %f1153;
	mov.f32 	%f1158, %f1153;
	mov.f32 	%f1159, %f1153;
	@%p14 bra 	BB0_42;

	mov.f32 	%f247, 0f40000000;
	cvt.rzi.f32.f32	%f248, %f247;
	add.f32 	%f249, %f248, %f248;
	mov.f32 	%f250, 0f40800000;
	sub.f32 	%f251, %f250, %f249;
	abs.f32 	%f13, %f251;
	mul.f32 	%f14, %f10, 0f3456BF95;
	mul.f32 	%f15, %f11, 0f3456BF95;
	mul.f32 	%f16, %f12, 0f3456BF95;
	mov.f32 	%f246, 0f00000000;
	mov.u32 	%r190, 0;
	abs.f32 	%f430, %f14;
	abs.f32 	%f431, %f15;
	max.f32 	%f432, %f430, %f431;
	abs.f32 	%f433, %f16;
	max.f32 	%f434, %f432, %f433;
	mov.f32 	%f1153, %f246;
	mov.f32 	%f18, %f246;
	mov.f32 	%f19, %f246;
	mov.f32 	%f20, %f246;
	mov.f32 	%f1157, %f246;
	mov.f32 	%f1158, %f246;
	mov.f32 	%f1159, %f246;

BB0_5:
	cvt.u64.u32	%rd30, %r190;
	// inline asm
	call (%rd28), _rt_buffer_get_64, (%rd25, %r44, %r45, %rd30, %rd13, %rd13, %rd13);
	// inline asm
	ld.v4.f32 	{%f254, %f255, %f256, %f257}, [%rd28+80];
	ld.v4.f32 	{%f258, %f259, %f260, %f261}, [%rd28+64];
	ld.v4.f32 	{%f262, %f263, %f264, %f265}, [%rd28+48];
	ld.v4.f32 	{%f1163, %f1164, %f1165, %f269}, [%rd28+32];
	ld.v4.f32 	{%f270, %f271, %f272, %f273}, [%rd28+16];
	ld.v4.f32 	{%f274, %f275, %f276, %f277}, [%rd28];
	mov.b32 	 %r6, %f257;
	sub.f32 	%f279, %f275, %f7;
	sub.f32 	%f280, %f276, %f8;
	sub.f32 	%f281, %f277, %f9;
	mul.f32 	%f282, %f280, %f280;
	fma.rn.f32 	%f283, %f279, %f279, %f282;
	fma.rn.f32 	%f284, %f281, %f281, %f283;
	sqrt.rn.f32 	%f50, %f284;
	rcp.rn.f32 	%f285, %f50;
	mul.f32 	%f51, %f279, %f285;
	mul.f32 	%f52, %f280, %f285;
	mul.f32 	%f53, %f281, %f285;
	mul.f32 	%f54, %f50, %f273;
	abs.f32 	%f55, %f54;
	setp.lt.f32	%p15, %f55, 0f00800000;
	mul.f32 	%f286, %f55, 0f4B800000;
	selp.f32	%f287, 0fC3170000, 0fC2FE0000, %p15;
	selp.f32	%f288, %f286, %f55, %p15;
	mov.b32 	 %r53, %f288;
	and.b32  	%r54, %r53, 8388607;
	or.b32  	%r55, %r54, 1065353216;
	mov.b32 	 %f289, %r55;
	shr.u32 	%r56, %r53, 23;
	cvt.rn.f32.u32	%f290, %r56;
	add.f32 	%f291, %f287, %f290;
	setp.gt.f32	%p16, %f289, 0f3FB504F3;
	mul.f32 	%f292, %f289, 0f3F000000;
	add.f32 	%f293, %f291, 0f3F800000;
	selp.f32	%f294, %f292, %f289, %p16;
	selp.f32	%f295, %f293, %f291, %p16;
	add.f32 	%f296, %f294, 0fBF800000;
	add.f32 	%f253, %f294, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f252,%f253;
	// inline asm
	add.f32 	%f297, %f296, %f296;
	mul.f32 	%f298, %f252, %f297;
	mul.f32 	%f299, %f298, %f298;
	mov.f32 	%f300, 0f3C4CAF63;
	mov.f32 	%f301, 0f3B18F0FE;
	fma.rn.f32 	%f302, %f301, %f299, %f300;
	mov.f32 	%f303, 0f3DAAAABD;
	fma.rn.f32 	%f304, %f302, %f299, %f303;
	mul.rn.f32 	%f305, %f304, %f299;
	mul.rn.f32 	%f306, %f305, %f298;
	sub.f32 	%f307, %f296, %f298;
	neg.f32 	%f308, %f298;
	add.f32 	%f309, %f307, %f307;
	fma.rn.f32 	%f310, %f308, %f296, %f309;
	mul.rn.f32 	%f311, %f252, %f310;
	add.f32 	%f312, %f306, %f298;
	sub.f32 	%f313, %f298, %f312;
	add.f32 	%f314, %f306, %f313;
	add.f32 	%f315, %f311, %f314;
	add.f32 	%f316, %f312, %f315;
	sub.f32 	%f317, %f312, %f316;
	add.f32 	%f318, %f315, %f317;
	mov.f32 	%f319, 0f3F317200;
	mul.rn.f32 	%f320, %f295, %f319;
	mov.f32 	%f321, 0f35BFBE8E;
	mul.rn.f32 	%f322, %f295, %f321;
	add.f32 	%f323, %f320, %f316;
	sub.f32 	%f324, %f320, %f323;
	add.f32 	%f325, %f316, %f324;
	add.f32 	%f326, %f318, %f325;
	add.f32 	%f327, %f322, %f326;
	add.f32 	%f328, %f323, %f327;
	sub.f32 	%f329, %f323, %f328;
	add.f32 	%f330, %f327, %f329;
	mul.rn.f32 	%f56, %f250, %f328;
	neg.f32 	%f332, %f56;
	fma.rn.f32 	%f333, %f250, %f328, %f332;
	fma.rn.f32 	%f334, %f250, %f330, %f333;
	fma.rn.f32 	%f57, %f246, %f328, %f334;
	add.rn.f32 	%f58, %f56, %f57;
	mov.b32 	 %r57, %f58;
	setp.eq.s32	%p1, %r57, 1118925336;
	add.s32 	%r58, %r57, -1;
	mov.b32 	 %f336, %r58;
	selp.f32	%f337, %f336, %f58, %p1;
	mul.f32 	%f338, %f337, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f339, %f338;
	mov.f32 	%f340, 0fBF317200;
	fma.rn.f32 	%f341, %f339, %f340, %f337;
	mov.f32 	%f342, 0fB5BFBE8E;
	fma.rn.f32 	%f343, %f339, %f342, %f341;
	mul.f32 	%f344, %f343, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f345, %f344;
	add.f32 	%f346, %f339, 0f00000000;
	ex2.approx.f32 	%f347, %f346;
	mul.f32 	%f348, %f345, %f347;
	setp.lt.f32	%p17, %f337, 0fC2D20000;
	selp.f32	%f349, 0f00000000, %f348, %p17;
	setp.gt.f32	%p18, %f337, 0f42D20000;
	selp.f32	%f1160, 0f7F800000, %f349, %p18;
	setp.eq.f32	%p19, %f1160, 0f7F800000;
	@%p19 bra 	BB0_7;

	neg.f32 	%f350, %f58;
	add.rn.f32 	%f351, %f56, %f350;
	add.rn.f32 	%f352, %f351, %f57;
	add.f32 	%f353, %f352, 0f37000000;
	selp.f32	%f354, %f353, %f352, %p1;
	fma.rn.f32 	%f1160, %f1160, %f354, %f1160;

BB0_7:
	setp.lt.f32	%p20, %f54, 0f00000000;
	setp.eq.f32	%p21, %f13, 0f3F800000;
	and.pred  	%p2, %p20, %p21;
	mov.b32 	 %r59, %f1160;
	xor.b32  	%r60, %r59, -2147483648;
	mov.b32 	 %f355, %r60;
	selp.f32	%f1162, %f355, %f1160, %p2;
	setp.eq.f32	%p22, %f54, 0f00000000;
	@%p22 bra 	BB0_10;
	bra.uni 	BB0_8;

BB0_10:
	add.f32 	%f358, %f54, %f54;
	selp.f32	%f1162, %f358, 0f00000000, %p21;
	bra.uni 	BB0_11;

BB0_8:
	setp.geu.f32	%p23, %f54, 0f00000000;
	@%p23 bra 	BB0_11;

	cvt.rzi.f32.f32	%f357, %f250;
	setp.neu.f32	%p24, %f357, 0f40800000;
	selp.f32	%f1162, 0f7FFFFFFF, %f1162, %p24;

BB0_11:
	add.f32 	%f359, %f55, 0f40800000;
	mov.b32 	 %r61, %f359;
	setp.lt.s32	%p26, %r61, 2139095040;
	@%p26 bra 	BB0_16;

	setp.gtu.f32	%p27, %f55, 0f7F800000;
	@%p27 bra 	BB0_15;
	bra.uni 	BB0_13;

BB0_15:
	add.f32 	%f1162, %f54, 0f40800000;
	bra.uni 	BB0_16;

BB0_13:
	setp.neu.f32	%p28, %f55, 0f7F800000;
	@%p28 bra 	BB0_16;

	selp.f32	%f1162, 0fFF800000, 0f7F800000, %p2;

BB0_16:
	mul.f32 	%f360, %f50, %f271;
	mov.f32 	%f1178, 0f3F800000;
	sub.f32 	%f362, %f1178, %f1162;
	setp.eq.f32	%p29, %f54, 0f3F800000;
	selp.f32	%f363, 0f00000000, %f362, %p29;
	cvt.sat.f32.f32	%f364, %f363;
	fma.rn.f32 	%f365, %f360, %f360, %f272;
	div.rn.f32 	%f1166, %f364, %f365;
	mul.f32 	%f366, %f1151, %f52;
	fma.rn.f32 	%f367, %f1150, %f51, %f366;
	fma.rn.f32 	%f368, %f1152, %f53, %f367;
	ld.global.u32 	%r62, [ignoreNormal];
	setp.eq.s32	%p30, %r62, 0;
	selp.f32	%f369, %f368, 0f3F800000, %p30;
	cvt.sat.f32.f32	%f85, %f369;
	setp.eq.f32	%p31, %f274, 0f3F800000;
	@%p31 bra 	BB0_22;
	bra.uni 	BB0_17;

BB0_22:
	setp.leu.f32	%p35, %f269, 0f00000000;
	@%p35 bra 	BB0_24;

	mul.f32 	%f400, %f254, %f51;
	mul.f32 	%f401, %f255, %f52;
	neg.f32 	%f402, %f401;
	sub.f32 	%f403, %f402, %f400;
	mul.f32 	%f404, %f256, %f53;
	sub.f32 	%f405, %f403, %f404;
	setp.gt.f32	%p36, %f405, 0f00000000;
	selp.f32	%f406, 0f3F800000, 0f00000000, %p36;
	mul.f32 	%f407, %f263, %f52;
	fma.rn.f32 	%f408, %f262, %f51, %f407;
	mul.f32 	%f409, %f259, %f52;
	fma.rn.f32 	%f410, %f258, %f51, %f409;
	fma.rn.f32 	%f411, %f264, %f53, %f408;
	fma.rn.f32 	%f412, %f260, %f53, %f410;
	fma.rn.f32 	%f413, %f265, %f411, 0f3F000000;
	mov.f32 	%f414, 0f3F800000;
	sub.f32 	%f396, %f414, %f413;
	fma.rn.f32 	%f397, %f265, %f412, 0f3F000000;
	cvt.rzi.s32.f32	%r66, %f269;
	mov.f32 	%f399, 0f00000000;
	// inline asm
	call (%f392, %f393, %f394, %f395), _rt_texture_get_f_id, (%r66, %r27, %f396, %f397, %f399, %f399);
	// inline asm
	mul.f32 	%f415, %f406, %f392;
	mul.f32 	%f416, %f406, %f393;
	mul.f32 	%f417, %f406, %f394;
	mul.f32 	%f1163, %f1163, %f415;
	mul.f32 	%f1164, %f1164, %f416;
	mul.f32 	%f1165, %f1165, %f417;
	bra.uni 	BB0_24;

BB0_17:
	setp.eq.f32	%p32, %f274, 0f40000000;
	@%p32 bra 	BB0_20;
	bra.uni 	BB0_18;

BB0_20:
	setp.leu.f32	%p34, %f269, 0f00000000;
	@%p34 bra 	BB0_24;

	mul.f32 	%f386, %f263, %f52;
	fma.rn.f32 	%f387, %f262, %f51, %f386;
	mul.f32 	%f388, %f259, %f52;
	fma.rn.f32 	%f389, %f258, %f51, %f388;
	mul.f32 	%f390, %f255, %f52;
	fma.rn.f32 	%f391, %f254, %f51, %f390;
	fma.rn.f32 	%f383, %f264, %f53, %f387;
	fma.rn.f32 	%f384, %f260, %f53, %f389;
	fma.rn.f32 	%f385, %f256, %f53, %f391;
	cvt.rzi.s32.f32	%r63, %f269;
	mov.u32 	%r64, 6;
	mov.u32 	%r65, 0;
	// inline asm
	call (%f379, %f380, %f381, %f382), _rt_texture_get_base_id, (%r63, %r64, %f383, %f384, %f385, %r65);
	// inline asm
	mul.f32 	%f1163, %f1163, %f379;
	mul.f32 	%f1164, %f1164, %f380;
	mul.f32 	%f1165, %f1165, %f381;
	bra.uni 	BB0_24;

BB0_18:
	setp.neu.f32	%p33, %f274, 0f40800000;
	@%p33 bra 	BB0_24;

	mul.f32 	%f370, %f254, %f51;
	mul.f32 	%f371, %f255, %f52;
	neg.f32 	%f372, %f371;
	sub.f32 	%f373, %f372, %f370;
	mul.f32 	%f374, %f256, %f53;
	sub.f32 	%f375, %f373, %f374;
	fma.rn.f32 	%f376, %f269, %f375, %f265;
	cvt.sat.f32.f32	%f377, %f376;
	mul.f32 	%f378, %f377, %f377;
	mul.f32 	%f1166, %f1166, %f378;

BB0_24:
	max.f32 	%f424, %f1163, %f1164;
	max.f32 	%f425, %f424, %f1165;
	mul.f32 	%f97, %f85, %f1166;
	mul.f32 	%f426, %f97, %f425;
	setp.lt.f32	%p38, %f426, 0f3727C5AC;
	mov.pred 	%p131, -1;
	mov.f32 	%f104, 0f00000000;
	mov.f32 	%f105, %f104;
	mov.f32 	%f106, %f104;
	mov.f32 	%f107, %f104;
	mov.f32 	%f108, %f104;
	mov.f32 	%f109, %f104;
	@%p38 bra 	BB0_26;

	mul.f32 	%f104, %f1163, %f97;
	mul.f32 	%f105, %f1164, %f97;
	mul.f32 	%f106, %f1165, %f97;
	ld.global.u8 	%rs10, [imageEnabled];
	and.b16  	%rs11, %rs10, 64;
	setp.eq.s16	%p40, %rs11, 0;
	selp.f32	%f107, 0f00000000, %f51, %p40;
	selp.f32	%f108, 0f00000000, %f52, %p40;
	selp.f32	%f109, 0f00000000, %f53, %p40;
	mov.pred 	%p131, 0;

BB0_26:
	@%p131 bra 	BB0_41;

	setp.eq.s32	%p41, %r6, 0;
	@%p41 bra 	BB0_38;

	mov.f32 	%f1177, 0f00000000;
	setp.lt.s32	%p42, %r6, 1;
	@%p42 bra 	BB0_37;

	max.f32 	%f111, %f434, %f236;
	and.b32  	%r8, %r6, 3;
	setp.eq.s32	%p43, %r8, 0;
	add.u64 	%rd35, %SP, 0;
	cvta.to.local.u64 	%rd2, %rd35;
	mov.f32 	%f1177, 0f00000000;
	mov.u32 	%r194, 0;
	@%p43 bra 	BB0_35;

	setp.eq.s32	%p44, %r8, 1;
	mov.f32 	%f1174, 0f00000000;
	mov.u32 	%r192, 0;
	@%p44 bra 	BB0_34;

	setp.eq.s32	%p45, %r8, 2;
	mov.f32 	%f1173, 0f00000000;
	mov.u32 	%r191, 0;
	@%p45 bra 	BB0_33;

	sub.f32 	%f446, %f275, %f270;
	sub.f32 	%f447, %f276, %f270;
	sub.f32 	%f448, %f277, %f270;
	sub.f32 	%f449, %f446, %f7;
	sub.f32 	%f450, %f447, %f8;
	sub.f32 	%f451, %f448, %f9;
	mul.f32 	%f452, %f450, %f450;
	fma.rn.f32 	%f453, %f449, %f449, %f452;
	fma.rn.f32 	%f454, %f451, %f451, %f453;
	sqrt.rn.f32 	%f445, %f454;
	rcp.rn.f32 	%f455, %f445;
	mul.f32 	%f441, %f455, %f449;
	mul.f32 	%f442, %f455, %f450;
	mul.f32 	%f443, %f455, %f451;
	ld.global.u32 	%r75, [imageEnabled];
	and.b32  	%r76, %r75, 32;
	setp.eq.s32	%p46, %r76, 0;
	selp.f32	%f456, 0f3F800000, 0f41200000, %p46;
	mul.f32 	%f444, %f456, %f111;
	mov.u32 	%r77, 1065353216;
	st.local.u32 	[%rd2], %r77;
	ld.global.u32 	%r71, [root];
	// inline asm
	call _rt_trace_64, (%r71, %f10, %f11, %f12, %f441, %f442, %f443, %r44, %f444, %f445, %rd35, %r28);
	// inline asm
	ld.local.f32 	%f457, [%rd2];
	add.f32 	%f1173, %f457, 0f00000000;
	mov.u32 	%r191, %r44;

BB0_33:
	cvt.rn.f32.s32	%f466, %r191;
	mul.f32 	%f467, %f466, 0f3DD32618;
	cvt.rmi.f32.f32	%f468, %f467;
	sub.f32 	%f469, %f467, %f468;
	mul.f32 	%f470, %f466, 0f3DD2F1AA;
	cvt.rmi.f32.f32	%f471, %f470;
	sub.f32 	%f472, %f470, %f471;
	mul.f32 	%f473, %f466, 0f3DC74539;
	cvt.rmi.f32.f32	%f474, %f473;
	sub.f32 	%f475, %f473, %f474;
	add.f32 	%f476, %f472, 0f4199851F;
	add.f32 	%f477, %f475, 0f4199851F;
	add.f32 	%f478, %f469, 0f4199851F;
	mul.f32 	%f479, %f472, %f477;
	fma.rn.f32 	%f480, %f469, %f476, %f479;
	fma.rn.f32 	%f481, %f478, %f475, %f480;
	add.f32 	%f482, %f469, %f481;
	add.f32 	%f483, %f472, %f481;
	add.f32 	%f484, %f475, %f481;
	add.f32 	%f485, %f482, %f483;
	mul.f32 	%f486, %f484, %f485;
	cvt.rmi.f32.f32	%f487, %f486;
	sub.f32 	%f488, %f486, %f487;
	add.f32 	%f489, %f482, %f484;
	mul.f32 	%f490, %f483, %f489;
	cvt.rmi.f32.f32	%f491, %f490;
	sub.f32 	%f492, %f490, %f491;
	add.f32 	%f493, %f483, %f484;
	mul.f32 	%f494, %f482, %f493;
	cvt.rmi.f32.f32	%f495, %f494;
	sub.f32 	%f496, %f494, %f495;
	fma.rn.f32 	%f497, %f488, 0f40000000, 0fBF800000;
	fma.rn.f32 	%f498, %f492, 0f40000000, 0fBF800000;
	fma.rn.f32 	%f499, %f496, 0f40000000, 0fBF800000;
	fma.rn.f32 	%f500, %f270, %f497, %f275;
	fma.rn.f32 	%f501, %f270, %f498, %f276;
	fma.rn.f32 	%f502, %f270, %f499, %f277;
	sub.f32 	%f503, %f500, %f7;
	sub.f32 	%f504, %f501, %f8;
	sub.f32 	%f505, %f502, %f9;
	mul.f32 	%f506, %f504, %f504;
	fma.rn.f32 	%f507, %f503, %f503, %f506;
	fma.rn.f32 	%f508, %f505, %f505, %f507;
	sqrt.rn.f32 	%f465, %f508;
	rcp.rn.f32 	%f509, %f465;
	mul.f32 	%f461, %f509, %f503;
	mul.f32 	%f462, %f509, %f504;
	mul.f32 	%f463, %f509, %f505;
	ld.global.u32 	%r81, [imageEnabled];
	and.b32  	%r82, %r81, 32;
	setp.eq.s32	%p47, %r82, 0;
	selp.f32	%f510, 0f3F800000, 0f41200000, %p47;
	mul.f32 	%f464, %f510, %f111;
	mov.u32 	%r83, 1065353216;
	st.local.u32 	[%rd2], %r83;
	ld.global.u32 	%r78, [root];
	// inline asm
	call _rt_trace_64, (%r78, %f10, %f11, %f12, %f461, %f462, %f463, %r44, %f464, %f465, %rd35, %r28);
	// inline asm
	ld.local.f32 	%f511, [%rd2];
	add.f32 	%f1174, %f1173, %f511;
	add.s32 	%r192, %r191, 1;

BB0_34:
	cvt.rn.f32.s32	%f520, %r192;
	mul.f32 	%f521, %f520, 0f3DD32618;
	cvt.rmi.f32.f32	%f522, %f521;
	sub.f32 	%f523, %f521, %f522;
	mul.f32 	%f524, %f520, 0f3DD2F1AA;
	cvt.rmi.f32.f32	%f525, %f524;
	sub.f32 	%f526, %f524, %f525;
	mul.f32 	%f527, %f520, 0f3DC74539;
	cvt.rmi.f32.f32	%f528, %f527;
	sub.f32 	%f529, %f527, %f528;
	add.f32 	%f530, %f526, 0f4199851F;
	add.f32 	%f531, %f529, 0f4199851F;
	add.f32 	%f532, %f523, 0f4199851F;
	mul.f32 	%f533, %f526, %f531;
	fma.rn.f32 	%f534, %f523, %f530, %f533;
	fma.rn.f32 	%f535, %f532, %f529, %f534;
	add.f32 	%f536, %f523, %f535;
	add.f32 	%f537, %f526, %f535;
	add.f32 	%f538, %f529, %f535;
	add.f32 	%f539, %f536, %f537;
	mul.f32 	%f540, %f538, %f539;
	cvt.rmi.f32.f32	%f541, %f540;
	sub.f32 	%f542, %f540, %f541;
	add.f32 	%f543, %f536, %f538;
	mul.f32 	%f544, %f537, %f543;
	cvt.rmi.f32.f32	%f545, %f544;
	sub.f32 	%f546, %f544, %f545;
	add.f32 	%f547, %f537, %f538;
	mul.f32 	%f548, %f536, %f547;
	cvt.rmi.f32.f32	%f549, %f548;
	sub.f32 	%f550, %f548, %f549;
	fma.rn.f32 	%f551, %f542, 0f40000000, 0fBF800000;
	fma.rn.f32 	%f552, %f546, 0f40000000, 0fBF800000;
	fma.rn.f32 	%f553, %f550, 0f40000000, 0fBF800000;
	fma.rn.f32 	%f554, %f270, %f551, %f275;
	fma.rn.f32 	%f555, %f270, %f552, %f276;
	fma.rn.f32 	%f556, %f270, %f553, %f277;
	sub.f32 	%f557, %f554, %f7;
	sub.f32 	%f558, %f555, %f8;
	sub.f32 	%f559, %f556, %f9;
	mul.f32 	%f560, %f558, %f558;
	fma.rn.f32 	%f561, %f557, %f557, %f560;
	fma.rn.f32 	%f562, %f559, %f559, %f561;
	sqrt.rn.f32 	%f519, %f562;
	rcp.rn.f32 	%f563, %f519;
	mul.f32 	%f515, %f563, %f557;
	mul.f32 	%f516, %f563, %f558;
	mul.f32 	%f517, %f563, %f559;
	ld.global.u32 	%r87, [imageEnabled];
	and.b32  	%r88, %r87, 32;
	setp.eq.s32	%p48, %r88, 0;
	selp.f32	%f564, 0f3F800000, 0f41200000, %p48;
	mul.f32 	%f518, %f564, %f111;
	mov.u32 	%r89, 1065353216;
	st.local.u32 	[%rd2], %r89;
	ld.global.u32 	%r84, [root];
	mov.u32 	%r85, 1;
	// inline asm
	call _rt_trace_64, (%r84, %f10, %f11, %f12, %f515, %f516, %f517, %r85, %f518, %f519, %rd35, %r28);
	// inline asm
	ld.local.f32 	%f565, [%rd2];
	add.f32 	%f1177, %f1174, %f565;
	add.s32 	%r194, %r192, 1;

BB0_35:
	setp.lt.u32	%p49, %r6, 4;
	@%p49 bra 	BB0_37;

BB0_36:
	cvt.rn.f32.s32	%f598, %r194;
	mul.f32 	%f599, %f598, 0f3DD32618;
	cvt.rmi.f32.f32	%f600, %f599;
	sub.f32 	%f601, %f599, %f600;
	mul.f32 	%f602, %f598, 0f3DD2F1AA;
	cvt.rmi.f32.f32	%f603, %f602;
	sub.f32 	%f604, %f602, %f603;
	mul.f32 	%f605, %f598, 0f3DC74539;
	cvt.rmi.f32.f32	%f606, %f605;
	sub.f32 	%f607, %f605, %f606;
	add.f32 	%f608, %f604, 0f4199851F;
	add.f32 	%f609, %f607, 0f4199851F;
	add.f32 	%f610, %f601, 0f4199851F;
	mul.f32 	%f611, %f604, %f609;
	fma.rn.f32 	%f612, %f601, %f608, %f611;
	fma.rn.f32 	%f613, %f610, %f607, %f612;
	add.f32 	%f614, %f601, %f613;
	add.f32 	%f615, %f604, %f613;
	add.f32 	%f616, %f607, %f613;
	add.f32 	%f617, %f614, %f615;
	mul.f32 	%f618, %f616, %f617;
	cvt.rmi.f32.f32	%f619, %f618;
	sub.f32 	%f620, %f618, %f619;
	add.f32 	%f621, %f614, %f616;
	mul.f32 	%f622, %f615, %f621;
	cvt.rmi.f32.f32	%f623, %f622;
	sub.f32 	%f624, %f622, %f623;
	add.f32 	%f625, %f615, %f616;
	mul.f32 	%f626, %f614, %f625;
	cvt.rmi.f32.f32	%f627, %f626;
	sub.f32 	%f628, %f626, %f627;
	fma.rn.f32 	%f629, %f620, 0f40000000, 0fBF800000;
	fma.rn.f32 	%f630, %f624, 0f40000000, 0fBF800000;
	fma.rn.f32 	%f631, %f628, 0f40000000, 0fBF800000;
	fma.rn.f32 	%f632, %f270, %f629, %f275;
	fma.rn.f32 	%f633, %f270, %f630, %f276;
	fma.rn.f32 	%f634, %f270, %f631, %f277;
	sub.f32 	%f635, %f632, %f7;
	sub.f32 	%f636, %f633, %f8;
	sub.f32 	%f637, %f634, %f9;
	mul.f32 	%f638, %f636, %f636;
	fma.rn.f32 	%f639, %f635, %f635, %f638;
	fma.rn.f32 	%f640, %f637, %f637, %f639;
	sqrt.rn.f32 	%f573, %f640;
	rcp.rn.f32 	%f641, %f573;
	mul.f32 	%f569, %f641, %f635;
	mul.f32 	%f570, %f641, %f636;
	mul.f32 	%f571, %f641, %f637;
	ld.global.u32 	%r102, [imageEnabled];
	and.b32  	%r103, %r102, 32;
	setp.eq.s32	%p50, %r103, 0;
	selp.f32	%f642, 0f3F800000, 0f41200000, %p50;
	mul.f32 	%f572, %f642, %f111;
	mov.u32 	%r104, 1065353216;
	st.local.u32 	[%rd2], %r104;
	ld.global.u32 	%r90, [root];
	mov.u32 	%r100, 1;
	// inline asm
	call _rt_trace_64, (%r90, %f10, %f11, %f12, %f569, %f570, %f571, %r100, %f572, %f573, %rd35, %r28);
	// inline asm
	ld.local.f32 	%f643, [%rd2];
	add.f32 	%f644, %f1177, %f643;
	add.s32 	%r105, %r194, 1;
	cvt.rn.f32.s32	%f645, %r105;
	mul.f32 	%f646, %f645, 0f3DD32618;
	cvt.rmi.f32.f32	%f647, %f646;
	sub.f32 	%f648, %f646, %f647;
	mul.f32 	%f649, %f645, 0f3DD2F1AA;
	cvt.rmi.f32.f32	%f650, %f649;
	sub.f32 	%f651, %f649, %f650;
	mul.f32 	%f652, %f645, 0f3DC74539;
	cvt.rmi.f32.f32	%f653, %f652;
	sub.f32 	%f654, %f652, %f653;
	add.f32 	%f655, %f651, 0f4199851F;
	add.f32 	%f656, %f654, 0f4199851F;
	add.f32 	%f657, %f648, 0f4199851F;
	mul.f32 	%f658, %f651, %f656;
	fma.rn.f32 	%f659, %f648, %f655, %f658;
	fma.rn.f32 	%f660, %f657, %f654, %f659;
	add.f32 	%f661, %f648, %f660;
	add.f32 	%f662, %f651, %f660;
	add.f32 	%f663, %f654, %f660;
	add.f32 	%f664, %f661, %f662;
	mul.f32 	%f665, %f663, %f664;
	cvt.rmi.f32.f32	%f666, %f665;
	sub.f32 	%f667, %f665, %f666;
	add.f32 	%f668, %f661, %f663;
	mul.f32 	%f669, %f662, %f668;
	cvt.rmi.f32.f32	%f670, %f669;
	sub.f32 	%f671, %f669, %f670;
	add.f32 	%f672, %f662, %f663;
	mul.f32 	%f673, %f661, %f672;
	cvt.rmi.f32.f32	%f674, %f673;
	sub.f32 	%f675, %f673, %f674;
	fma.rn.f32 	%f676, %f667, 0f40000000, 0fBF800000;
	fma.rn.f32 	%f677, %f671, 0f40000000, 0fBF800000;
	fma.rn.f32 	%f678, %f675, 0f40000000, 0fBF800000;
	fma.rn.f32 	%f679, %f270, %f676, %f275;
	fma.rn.f32 	%f680, %f270, %f677, %f276;
	fma.rn.f32 	%f681, %f270, %f678, %f277;
	sub.f32 	%f682, %f679, %f7;
	sub.f32 	%f683, %f680, %f8;
	sub.f32 	%f684, %f681, %f9;
	mul.f32 	%f685, %f683, %f683;
	fma.rn.f32 	%f686, %f682, %f682, %f685;
	fma.rn.f32 	%f687, %f684, %f684, %f686;
	sqrt.rn.f32 	%f581, %f687;
	rcp.rn.f32 	%f688, %f581;
	mul.f32 	%f577, %f688, %f682;
	mul.f32 	%f578, %f688, %f683;
	mul.f32 	%f579, %f688, %f684;
	ld.global.u32 	%r106, [imageEnabled];
	and.b32  	%r107, %r106, 32;
	setp.eq.s32	%p51, %r107, 0;
	selp.f32	%f689, 0f3F800000, 0f41200000, %p51;
	mul.f32 	%f580, %f689, %f111;
	st.local.u32 	[%rd2], %r104;
	ld.global.u32 	%r93, [root];
	// inline asm
	call _rt_trace_64, (%r93, %f10, %f11, %f12, %f577, %f578, %f579, %r100, %f580, %f581, %rd35, %r28);
	// inline asm
	ld.local.f32 	%f690, [%rd2];
	add.f32 	%f691, %f644, %f690;
	add.s32 	%r108, %r194, 2;
	cvt.rn.f32.s32	%f692, %r108;
	mul.f32 	%f693, %f692, 0f3DD32618;
	cvt.rmi.f32.f32	%f694, %f693;
	sub.f32 	%f695, %f693, %f694;
	mul.f32 	%f696, %f692, 0f3DD2F1AA;
	cvt.rmi.f32.f32	%f697, %f696;
	sub.f32 	%f698, %f696, %f697;
	mul.f32 	%f699, %f692, 0f3DC74539;
	cvt.rmi.f32.f32	%f700, %f699;
	sub.f32 	%f701, %f699, %f700;
	add.f32 	%f702, %f698, 0f4199851F;
	add.f32 	%f703, %f701, 0f4199851F;
	add.f32 	%f704, %f695, 0f4199851F;
	mul.f32 	%f705, %f698, %f703;
	fma.rn.f32 	%f706, %f695, %f702, %f705;
	fma.rn.f32 	%f707, %f704, %f701, %f706;
	add.f32 	%f708, %f695, %f707;
	add.f32 	%f709, %f698, %f707;
	add.f32 	%f710, %f701, %f707;
	add.f32 	%f711, %f708, %f709;
	mul.f32 	%f712, %f710, %f711;
	cvt.rmi.f32.f32	%f713, %f712;
	sub.f32 	%f714, %f712, %f713;
	add.f32 	%f715, %f708, %f710;
	mul.f32 	%f716, %f709, %f715;
	cvt.rmi.f32.f32	%f717, %f716;
	sub.f32 	%f718, %f716, %f717;
	add.f32 	%f719, %f709, %f710;
	mul.f32 	%f720, %f708, %f719;
	cvt.rmi.f32.f32	%f721, %f720;
	sub.f32 	%f722, %f720, %f721;
	fma.rn.f32 	%f723, %f714, 0f40000000, 0fBF800000;
	fma.rn.f32 	%f724, %f718, 0f40000000, 0fBF800000;
	fma.rn.f32 	%f725, %f722, 0f40000000, 0fBF800000;
	fma.rn.f32 	%f726, %f270, %f723, %f275;
	fma.rn.f32 	%f727, %f270, %f724, %f276;
	fma.rn.f32 	%f728, %f270, %f725, %f277;
	sub.f32 	%f729, %f726, %f7;
	sub.f32 	%f730, %f727, %f8;
	sub.f32 	%f731, %f728, %f9;
	mul.f32 	%f732, %f730, %f730;
	fma.rn.f32 	%f733, %f729, %f729, %f732;
	fma.rn.f32 	%f734, %f731, %f731, %f733;
	sqrt.rn.f32 	%f589, %f734;
	rcp.rn.f32 	%f735, %f589;
	mul.f32 	%f585, %f735, %f729;
	mul.f32 	%f586, %f735, %f730;
	mul.f32 	%f587, %f735, %f731;
	ld.global.u32 	%r109, [imageEnabled];
	and.b32  	%r110, %r109, 32;
	setp.eq.s32	%p52, %r110, 0;
	selp.f32	%f736, 0f3F800000, 0f41200000, %p52;
	mul.f32 	%f588, %f736, %f111;
	st.local.u32 	[%rd2], %r104;
	ld.global.u32 	%r96, [root];
	// inline asm
	call _rt_trace_64, (%r96, %f10, %f11, %f12, %f585, %f586, %f587, %r100, %f588, %f589, %rd35, %r28);
	// inline asm
	ld.local.f32 	%f737, [%rd2];
	add.f32 	%f738, %f691, %f737;
	add.s32 	%r111, %r194, 3;
	cvt.rn.f32.s32	%f739, %r111;
	mul.f32 	%f740, %f739, 0f3DD32618;
	cvt.rmi.f32.f32	%f741, %f740;
	sub.f32 	%f742, %f740, %f741;
	mul.f32 	%f743, %f739, 0f3DD2F1AA;
	cvt.rmi.f32.f32	%f744, %f743;
	sub.f32 	%f745, %f743, %f744;
	mul.f32 	%f746, %f739, 0f3DC74539;
	cvt.rmi.f32.f32	%f747, %f746;
	sub.f32 	%f748, %f746, %f747;
	add.f32 	%f749, %f745, 0f4199851F;
	add.f32 	%f750, %f748, 0f4199851F;
	add.f32 	%f751, %f742, 0f4199851F;
	mul.f32 	%f752, %f745, %f750;
	fma.rn.f32 	%f753, %f742, %f749, %f752;
	fma.rn.f32 	%f754, %f751, %f748, %f753;
	add.f32 	%f755, %f742, %f754;
	add.f32 	%f756, %f745, %f754;
	add.f32 	%f757, %f748, %f754;
	add.f32 	%f758, %f755, %f756;
	mul.f32 	%f759, %f757, %f758;
	cvt.rmi.f32.f32	%f760, %f759;
	sub.f32 	%f761, %f759, %f760;
	add.f32 	%f762, %f755, %f757;
	mul.f32 	%f763, %f756, %f762;
	cvt.rmi.f32.f32	%f764, %f763;
	sub.f32 	%f765, %f763, %f764;
	add.f32 	%f766, %f756, %f757;
	mul.f32 	%f767, %f755, %f766;
	cvt.rmi.f32.f32	%f768, %f767;
	sub.f32 	%f769, %f767, %f768;
	fma.rn.f32 	%f770, %f761, 0f40000000, 0fBF800000;
	fma.rn.f32 	%f771, %f765, 0f40000000, 0fBF800000;
	fma.rn.f32 	%f772, %f769, 0f40000000, 0fBF800000;
	fma.rn.f32 	%f773, %f270, %f770, %f275;
	fma.rn.f32 	%f774, %f270, %f771, %f276;
	fma.rn.f32 	%f775, %f270, %f772, %f277;
	sub.f32 	%f776, %f773, %f7;
	sub.f32 	%f777, %f774, %f8;
	sub.f32 	%f778, %f775, %f9;
	mul.f32 	%f779, %f777, %f777;
	fma.rn.f32 	%f780, %f776, %f776, %f779;
	fma.rn.f32 	%f781, %f778, %f778, %f780;
	sqrt.rn.f32 	%f597, %f781;
	rcp.rn.f32 	%f782, %f597;
	mul.f32 	%f593, %f782, %f776;
	mul.f32 	%f594, %f782, %f777;
	mul.f32 	%f595, %f782, %f778;
	ld.global.u32 	%r112, [imageEnabled];
	and.b32  	%r113, %r112, 32;
	setp.eq.s32	%p53, %r113, 0;
	selp.f32	%f783, 0f3F800000, 0f41200000, %p53;
	mul.f32 	%f596, %f783, %f111;
	st.local.u32 	[%rd2], %r104;
	ld.global.u32 	%r99, [root];
	// inline asm
	call _rt_trace_64, (%r99, %f10, %f11, %f12, %f593, %f594, %f595, %r100, %f596, %f597, %rd35, %r28);
	// inline asm
	ld.local.f32 	%f784, [%rd2];
	add.f32 	%f1177, %f738, %f784;
	add.s32 	%r194, %r194, 4;
	setp.lt.s32	%p54, %r194, %r6;
	@%p54 bra 	BB0_36;

BB0_37:
	cvt.rn.f32.s32	%f785, %r6;
	div.rn.f32 	%f1178, %f1177, %f785;

BB0_38:
	fma.rn.f32 	%f1159, %f104, %f1178, %f1159;
	fma.rn.f32 	%f1158, %f105, %f1178, %f1158;
	fma.rn.f32 	%f1157, %f106, %f1178, %f1157;
	ld.global.u8 	%rs12, [imageEnabled];
	and.b16  	%rs13, %rs12, 64;
	setp.eq.s16	%p55, %rs13, 0;
	@%p55 bra 	BB0_40;

	mul.f32 	%f786, %f105, 0f3F372474;
	fma.rn.f32 	%f787, %f104, 0f3E59999A, %f786;
	fma.rn.f32 	%f788, %f106, 0f3D93A92A, %f787;
	fma.rn.f32 	%f20, %f107, %f788, %f20;
	fma.rn.f32 	%f19, %f108, %f788, %f19;
	fma.rn.f32 	%f18, %f788, %f109, %f18;

BB0_40:
	add.f32 	%f1153, %f1153, %f1178;

BB0_41:
	add.s32 	%r190, %r190, 1;
	setp.lt.u32	%p56, %r190, %r4;
	@%p56 bra 	BB0_5;

BB0_42:
	ld.global.u32 	%r196, [imageEnabled];
	and.b32  	%r114, %r196, 8;
	setp.eq.s32	%p57, %r114, 0;
	@%p57 bra 	BB0_55;

	cvt.sat.f32.f32	%f147, %f1153;
	cvt.u64.u32	%rd46, %r3;
	cvt.u64.u32	%rd45, %r2;
	mov.u64 	%rd49, image_Mask;
	cvta.global.u64 	%rd44, %rd49;
	// inline asm
	call (%rd43), _rt_buffer_get_64, (%rd44, %r27, %r27, %rd45, %rd46, %rd13, %rd13);
	// inline asm
	mov.f32 	%f791, 0f3E68BA2E;
	cvt.rzi.f32.f32	%f792, %f791;
	fma.rn.f32 	%f793, %f792, 0fC0000000, 0f3EE8BA2E;
	abs.f32 	%f148, %f793;
	abs.f32 	%f149, %f147;
	setp.lt.f32	%p58, %f149, 0f00800000;
	mul.f32 	%f794, %f149, 0f4B800000;
	selp.f32	%f795, 0fC3170000, 0fC2FE0000, %p58;
	selp.f32	%f796, %f794, %f149, %p58;
	mov.b32 	 %r117, %f796;
	and.b32  	%r118, %r117, 8388607;
	or.b32  	%r119, %r118, 1065353216;
	mov.b32 	 %f797, %r119;
	shr.u32 	%r120, %r117, 23;
	cvt.rn.f32.u32	%f798, %r120;
	add.f32 	%f799, %f795, %f798;
	setp.gt.f32	%p59, %f797, 0f3FB504F3;
	mul.f32 	%f800, %f797, 0f3F000000;
	add.f32 	%f801, %f799, 0f3F800000;
	selp.f32	%f802, %f800, %f797, %p59;
	selp.f32	%f803, %f801, %f799, %p59;
	add.f32 	%f804, %f802, 0fBF800000;
	add.f32 	%f790, %f802, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f789,%f790;
	// inline asm
	add.f32 	%f805, %f804, %f804;
	mul.f32 	%f806, %f789, %f805;
	mul.f32 	%f807, %f806, %f806;
	mov.f32 	%f808, 0f3C4CAF63;
	mov.f32 	%f809, 0f3B18F0FE;
	fma.rn.f32 	%f810, %f809, %f807, %f808;
	mov.f32 	%f811, 0f3DAAAABD;
	fma.rn.f32 	%f812, %f810, %f807, %f811;
	mul.rn.f32 	%f813, %f812, %f807;
	mul.rn.f32 	%f814, %f813, %f806;
	sub.f32 	%f815, %f804, %f806;
	neg.f32 	%f816, %f806;
	add.f32 	%f817, %f815, %f815;
	fma.rn.f32 	%f818, %f816, %f804, %f817;
	mul.rn.f32 	%f819, %f789, %f818;
	add.f32 	%f820, %f814, %f806;
	sub.f32 	%f821, %f806, %f820;
	add.f32 	%f822, %f814, %f821;
	add.f32 	%f823, %f819, %f822;
	add.f32 	%f824, %f820, %f823;
	sub.f32 	%f825, %f820, %f824;
	add.f32 	%f826, %f823, %f825;
	mov.f32 	%f827, 0f3F317200;
	mul.rn.f32 	%f828, %f803, %f827;
	mov.f32 	%f829, 0f35BFBE8E;
	mul.rn.f32 	%f830, %f803, %f829;
	add.f32 	%f831, %f828, %f824;
	sub.f32 	%f832, %f828, %f831;
	add.f32 	%f833, %f824, %f832;
	add.f32 	%f834, %f826, %f833;
	add.f32 	%f835, %f830, %f834;
	add.f32 	%f836, %f831, %f835;
	sub.f32 	%f837, %f831, %f836;
	add.f32 	%f838, %f835, %f837;
	mov.f32 	%f839, 0f3EE8BA2E;
	mul.rn.f32 	%f840, %f839, %f836;
	neg.f32 	%f841, %f840;
	fma.rn.f32 	%f842, %f839, %f836, %f841;
	fma.rn.f32 	%f843, %f839, %f838, %f842;
	mov.f32 	%f844, 0f00000000;
	fma.rn.f32 	%f845, %f844, %f836, %f843;
	add.rn.f32 	%f846, %f840, %f845;
	neg.f32 	%f847, %f846;
	add.rn.f32 	%f848, %f840, %f847;
	add.rn.f32 	%f849, %f848, %f845;
	mov.b32 	 %r121, %f846;
	setp.eq.s32	%p60, %r121, 1118925336;
	add.s32 	%r122, %r121, -1;
	mov.b32 	 %f850, %r122;
	add.f32 	%f851, %f849, 0f37000000;
	selp.f32	%f852, %f850, %f846, %p60;
	selp.f32	%f150, %f851, %f849, %p60;
	mul.f32 	%f853, %f852, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f854, %f853;
	mov.f32 	%f855, 0fBF317200;
	fma.rn.f32 	%f856, %f854, %f855, %f852;
	mov.f32 	%f857, 0fB5BFBE8E;
	fma.rn.f32 	%f858, %f854, %f857, %f856;
	mul.f32 	%f859, %f858, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f860, %f859;
	add.f32 	%f861, %f854, 0f00000000;
	ex2.approx.f32 	%f862, %f861;
	mul.f32 	%f863, %f860, %f862;
	setp.lt.f32	%p61, %f852, 0fC2D20000;
	selp.f32	%f864, 0f00000000, %f863, %p61;
	setp.gt.f32	%p62, %f852, 0f42D20000;
	selp.f32	%f1196, 0f7F800000, %f864, %p62;
	setp.eq.f32	%p63, %f1196, 0f7F800000;
	@%p63 bra 	BB0_45;

	fma.rn.f32 	%f1196, %f1196, %f150, %f1196;

BB0_45:
	setp.lt.f32	%p64, %f147, 0f00000000;
	setp.eq.f32	%p65, %f148, 0f3F800000;
	and.pred  	%p4, %p64, %p65;
	mov.b32 	 %r123, %f1196;
	xor.b32  	%r124, %r123, -2147483648;
	mov.b32 	 %f865, %r124;
	selp.f32	%f1198, %f865, %f1196, %p4;
	setp.eq.f32	%p66, %f147, 0f00000000;
	@%p66 bra 	BB0_48;
	bra.uni 	BB0_46;

BB0_48:
	add.f32 	%f868, %f147, %f147;
	selp.f32	%f1198, %f868, 0f00000000, %p65;
	bra.uni 	BB0_49;

BB0_103:
	mov.u64 	%rd117, image_HDR;
	cvta.global.u64 	%rd112, %rd117;
	mov.u32 	%r187, 8;
	// inline asm
	call (%rd111), _rt_buffer_get_64, (%rd112, %r27, %r187, %rd6, %rd7, %rd13, %rd13);
	// inline asm
	mov.f32 	%f1149, 0f00000000;
	// inline asm
	{  cvt.rn.f16.f32 %rs54, %f1149;}

	// inline asm
	mov.u16 	%rs55, 0;
	st.v4.u16 	[%rd111], {%rs54, %rs54, %rs54, %rs55};

BB0_104:
	ld.global.u8 	%rs56, [imageEnabled];
	and.b16  	%rs57, %rs56, 64;
	setp.eq.s16	%p130, %rs57, 0;
	@%p130 bra 	BB0_106;

	cvt.u64.u32	%rd120, %r2;
	cvt.u64.u32	%rd121, %r3;
	mov.u64 	%rd124, image_Dir;
	cvta.global.u64 	%rd119, %rd124;
	// inline asm
	call (%rd118), _rt_buffer_get_64, (%rd119, %r27, %r28, %rd120, %rd121, %rd13, %rd13);
	// inline asm
	mov.u16 	%rs58, 0;
	st.v4.u8 	[%rd118], {%rs58, %rs58, %rs58, %rs58};
	bra.uni 	BB0_106;

BB0_46:
	setp.geu.f32	%p67, %f147, 0f00000000;
	@%p67 bra 	BB0_49;

	cvt.rzi.f32.f32	%f867, %f839;
	setp.neu.f32	%p68, %f867, 0f3EE8BA2E;
	selp.f32	%f1198, 0f7FFFFFFF, %f1198, %p68;

BB0_49:
	add.f32 	%f869, %f149, 0f3EE8BA2E;
	mov.b32 	 %r125, %f869;
	setp.lt.s32	%p70, %r125, 2139095040;
	@%p70 bra 	BB0_54;

	setp.gtu.f32	%p71, %f149, 0f7F800000;
	@%p71 bra 	BB0_53;
	bra.uni 	BB0_51;

BB0_53:
	add.f32 	%f1198, %f147, 0f3EE8BA2E;
	bra.uni 	BB0_54;

BB0_51:
	setp.neu.f32	%p72, %f149, 0f7F800000;
	@%p72 bra 	BB0_54;

	selp.f32	%f1198, 0fFF800000, 0f7F800000, %p4;

BB0_54:
	mul.f32 	%f870, %f1198, 0f437F0000;
	setp.eq.f32	%p73, %f147, 0f3F800000;
	selp.f32	%f871, 0f437F0000, %f870, %p73;
	cvt.rzi.u32.f32	%r126, %f871;
	cvt.u16.u32	%rs14, %r126;
	mov.u16 	%rs15, 255;
	st.v2.u8 	[%rd43], {%rs14, %rs15};
	ld.global.u32 	%r196, [imageEnabled];

BB0_55:
	and.b32  	%r127, %r196, 1;
	setp.eq.b32	%p74, %r127, 1;
	@!%p74 bra 	BB0_90;
	bra.uni 	BB0_56;

BB0_56:
	mov.f32 	%f874, 0f3E666666;
	cvt.rzi.f32.f32	%f875, %f874;
	fma.rn.f32 	%f876, %f875, 0fC0000000, 0f3EE66666;
	abs.f32 	%f161, %f876;
	abs.f32 	%f162, %f1159;
	setp.lt.f32	%p75, %f162, 0f00800000;
	mul.f32 	%f877, %f162, 0f4B800000;
	selp.f32	%f878, 0fC3170000, 0fC2FE0000, %p75;
	selp.f32	%f879, %f877, %f162, %p75;
	mov.b32 	 %r128, %f879;
	and.b32  	%r129, %r128, 8388607;
	or.b32  	%r130, %r129, 1065353216;
	mov.b32 	 %f880, %r130;
	shr.u32 	%r131, %r128, 23;
	cvt.rn.f32.u32	%f881, %r131;
	add.f32 	%f882, %f878, %f881;
	setp.gt.f32	%p76, %f880, 0f3FB504F3;
	mul.f32 	%f883, %f880, 0f3F000000;
	add.f32 	%f884, %f882, 0f3F800000;
	selp.f32	%f885, %f883, %f880, %p76;
	selp.f32	%f886, %f884, %f882, %p76;
	add.f32 	%f887, %f885, 0fBF800000;
	add.f32 	%f873, %f885, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f872,%f873;
	// inline asm
	add.f32 	%f888, %f887, %f887;
	mul.f32 	%f889, %f872, %f888;
	mul.f32 	%f890, %f889, %f889;
	mov.f32 	%f891, 0f3C4CAF63;
	mov.f32 	%f892, 0f3B18F0FE;
	fma.rn.f32 	%f893, %f892, %f890, %f891;
	mov.f32 	%f894, 0f3DAAAABD;
	fma.rn.f32 	%f895, %f893, %f890, %f894;
	mul.rn.f32 	%f896, %f895, %f890;
	mul.rn.f32 	%f897, %f896, %f889;
	sub.f32 	%f898, %f887, %f889;
	neg.f32 	%f899, %f889;
	add.f32 	%f900, %f898, %f898;
	fma.rn.f32 	%f901, %f899, %f887, %f900;
	mul.rn.f32 	%f902, %f872, %f901;
	add.f32 	%f903, %f897, %f889;
	sub.f32 	%f904, %f889, %f903;
	add.f32 	%f905, %f897, %f904;
	add.f32 	%f906, %f902, %f905;
	add.f32 	%f907, %f903, %f906;
	sub.f32 	%f908, %f903, %f907;
	add.f32 	%f909, %f906, %f908;
	mov.f32 	%f910, 0f3F317200;
	mul.rn.f32 	%f911, %f886, %f910;
	mov.f32 	%f912, 0f35BFBE8E;
	mul.rn.f32 	%f913, %f886, %f912;
	add.f32 	%f914, %f911, %f907;
	sub.f32 	%f915, %f911, %f914;
	add.f32 	%f916, %f907, %f915;
	add.f32 	%f917, %f909, %f916;
	add.f32 	%f918, %f913, %f917;
	add.f32 	%f919, %f914, %f918;
	sub.f32 	%f920, %f914, %f919;
	add.f32 	%f921, %f918, %f920;
	mov.f32 	%f922, 0f3EE66666;
	mul.rn.f32 	%f923, %f922, %f919;
	neg.f32 	%f924, %f923;
	fma.rn.f32 	%f925, %f922, %f919, %f924;
	fma.rn.f32 	%f926, %f922, %f921, %f925;
	mov.f32 	%f927, 0f00000000;
	fma.rn.f32 	%f928, %f927, %f919, %f926;
	add.rn.f32 	%f929, %f923, %f928;
	neg.f32 	%f930, %f929;
	add.rn.f32 	%f931, %f923, %f930;
	add.rn.f32 	%f932, %f931, %f928;
	mov.b32 	 %r132, %f929;
	setp.eq.s32	%p77, %r132, 1118925336;
	add.s32 	%r133, %r132, -1;
	mov.b32 	 %f933, %r133;
	add.f32 	%f934, %f932, 0f37000000;
	selp.f32	%f935, %f933, %f929, %p77;
	selp.f32	%f163, %f934, %f932, %p77;
	mul.f32 	%f936, %f935, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f937, %f936;
	mov.f32 	%f938, 0fBF317200;
	fma.rn.f32 	%f939, %f937, %f938, %f935;
	mov.f32 	%f940, 0fB5BFBE8E;
	fma.rn.f32 	%f941, %f937, %f940, %f939;
	mul.f32 	%f942, %f941, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f943, %f942;
	add.f32 	%f944, %f937, 0f00000000;
	ex2.approx.f32 	%f945, %f944;
	mul.f32 	%f946, %f943, %f945;
	setp.lt.f32	%p78, %f935, 0fC2D20000;
	selp.f32	%f947, 0f00000000, %f946, %p78;
	setp.gt.f32	%p79, %f935, 0f42D20000;
	selp.f32	%f1199, 0f7F800000, %f947, %p79;
	setp.eq.f32	%p80, %f1199, 0f7F800000;
	@%p80 bra 	BB0_58;

	fma.rn.f32 	%f1199, %f1199, %f163, %f1199;

BB0_58:
	setp.lt.f32	%p81, %f1159, 0f00000000;
	setp.eq.f32	%p82, %f161, 0f3F800000;
	and.pred  	%p5, %p81, %p82;
	mov.b32 	 %r134, %f1199;
	xor.b32  	%r135, %r134, -2147483648;
	mov.b32 	 %f948, %r135;
	selp.f32	%f1201, %f948, %f1199, %p5;
	setp.eq.f32	%p83, %f1159, 0f00000000;
	@%p83 bra 	BB0_61;
	bra.uni 	BB0_59;

BB0_61:
	add.f32 	%f951, %f1159, %f1159;
	selp.f32	%f1201, %f951, 0f00000000, %p82;
	bra.uni 	BB0_62;

BB0_59:
	setp.geu.f32	%p84, %f1159, 0f00000000;
	@%p84 bra 	BB0_62;

	cvt.rzi.f32.f32	%f950, %f922;
	setp.neu.f32	%p85, %f950, 0f3EE66666;
	selp.f32	%f1201, 0f7FFFFFFF, %f1201, %p85;

BB0_62:
	add.f32 	%f952, %f162, 0f3EE66666;
	mov.b32 	 %r136, %f952;
	setp.lt.s32	%p87, %r136, 2139095040;
	@%p87 bra 	BB0_67;

	setp.gtu.f32	%p88, %f162, 0f7F800000;
	@%p88 bra 	BB0_66;
	bra.uni 	BB0_64;

BB0_66:
	add.f32 	%f1201, %f1159, 0f3EE66666;
	bra.uni 	BB0_67;

BB0_64:
	setp.neu.f32	%p89, %f162, 0f7F800000;
	@%p89 bra 	BB0_67;

	selp.f32	%f1201, 0fFF800000, 0f7F800000, %p5;

BB0_67:
	setp.eq.f32	%p90, %f1159, 0f3F800000;
	selp.f32	%f174, 0f3F800000, %f1201, %p90;
	abs.f32 	%f175, %f1158;
	setp.lt.f32	%p91, %f175, 0f00800000;
	mul.f32 	%f955, %f175, 0f4B800000;
	selp.f32	%f956, 0fC3170000, 0fC2FE0000, %p91;
	selp.f32	%f957, %f955, %f175, %p91;
	mov.b32 	 %r137, %f957;
	and.b32  	%r138, %r137, 8388607;
	or.b32  	%r139, %r138, 1065353216;
	mov.b32 	 %f958, %r139;
	shr.u32 	%r140, %r137, 23;
	cvt.rn.f32.u32	%f959, %r140;
	add.f32 	%f960, %f956, %f959;
	setp.gt.f32	%p92, %f958, 0f3FB504F3;
	mul.f32 	%f961, %f958, 0f3F000000;
	add.f32 	%f962, %f960, 0f3F800000;
	selp.f32	%f963, %f961, %f958, %p92;
	selp.f32	%f964, %f962, %f960, %p92;
	add.f32 	%f965, %f963, 0fBF800000;
	add.f32 	%f954, %f963, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f953,%f954;
	// inline asm
	add.f32 	%f966, %f965, %f965;
	mul.f32 	%f967, %f953, %f966;
	mul.f32 	%f968, %f967, %f967;
	fma.rn.f32 	%f971, %f892, %f968, %f891;
	fma.rn.f32 	%f973, %f971, %f968, %f894;
	mul.rn.f32 	%f974, %f973, %f968;
	mul.rn.f32 	%f975, %f974, %f967;
	sub.f32 	%f976, %f965, %f967;
	neg.f32 	%f977, %f967;
	add.f32 	%f978, %f976, %f976;
	fma.rn.f32 	%f979, %f977, %f965, %f978;
	mul.rn.f32 	%f980, %f953, %f979;
	add.f32 	%f981, %f975, %f967;
	sub.f32 	%f982, %f967, %f981;
	add.f32 	%f983, %f975, %f982;
	add.f32 	%f984, %f980, %f983;
	add.f32 	%f985, %f981, %f984;
	sub.f32 	%f986, %f981, %f985;
	add.f32 	%f987, %f984, %f986;
	mul.rn.f32 	%f989, %f964, %f910;
	mul.rn.f32 	%f991, %f964, %f912;
	add.f32 	%f992, %f989, %f985;
	sub.f32 	%f993, %f989, %f992;
	add.f32 	%f994, %f985, %f993;
	add.f32 	%f995, %f987, %f994;
	add.f32 	%f996, %f991, %f995;
	add.f32 	%f997, %f992, %f996;
	sub.f32 	%f998, %f992, %f997;
	add.f32 	%f999, %f996, %f998;
	mul.rn.f32 	%f1001, %f922, %f997;
	neg.f32 	%f1002, %f1001;
	fma.rn.f32 	%f1003, %f922, %f997, %f1002;
	fma.rn.f32 	%f1004, %f922, %f999, %f1003;
	fma.rn.f32 	%f1006, %f927, %f997, %f1004;
	add.rn.f32 	%f1007, %f1001, %f1006;
	neg.f32 	%f1008, %f1007;
	add.rn.f32 	%f1009, %f1001, %f1008;
	add.rn.f32 	%f1010, %f1009, %f1006;
	mov.b32 	 %r141, %f1007;
	setp.eq.s32	%p93, %r141, 1118925336;
	add.s32 	%r142, %r141, -1;
	mov.b32 	 %f1011, %r142;
	add.f32 	%f1012, %f1010, 0f37000000;
	selp.f32	%f1013, %f1011, %f1007, %p93;
	selp.f32	%f176, %f1012, %f1010, %p93;
	mul.f32 	%f1014, %f1013, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1015, %f1014;
	fma.rn.f32 	%f1017, %f1015, %f938, %f1013;
	fma.rn.f32 	%f1019, %f1015, %f940, %f1017;
	mul.f32 	%f1020, %f1019, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1021, %f1020;
	add.f32 	%f1022, %f1015, 0f00000000;
	ex2.approx.f32 	%f1023, %f1022;
	mul.f32 	%f1024, %f1021, %f1023;
	setp.lt.f32	%p94, %f1013, 0fC2D20000;
	selp.f32	%f1025, 0f00000000, %f1024, %p94;
	setp.gt.f32	%p95, %f1013, 0f42D20000;
	selp.f32	%f1202, 0f7F800000, %f1025, %p95;
	setp.eq.f32	%p96, %f1202, 0f7F800000;
	@%p96 bra 	BB0_69;

	fma.rn.f32 	%f1202, %f1202, %f176, %f1202;

BB0_69:
	setp.lt.f32	%p97, %f1158, 0f00000000;
	and.pred  	%p6, %p97, %p82;
	mov.b32 	 %r143, %f1202;
	xor.b32  	%r144, %r143, -2147483648;
	mov.b32 	 %f1026, %r144;
	selp.f32	%f1204, %f1026, %f1202, %p6;
	setp.eq.f32	%p99, %f1158, 0f00000000;
	@%p99 bra 	BB0_72;
	bra.uni 	BB0_70;

BB0_72:
	add.f32 	%f1029, %f1158, %f1158;
	selp.f32	%f1204, %f1029, 0f00000000, %p82;
	bra.uni 	BB0_73;

BB0_70:
	setp.geu.f32	%p100, %f1158, 0f00000000;
	@%p100 bra 	BB0_73;

	cvt.rzi.f32.f32	%f1028, %f922;
	setp.neu.f32	%p101, %f1028, 0f3EE66666;
	selp.f32	%f1204, 0f7FFFFFFF, %f1204, %p101;

BB0_73:
	add.f32 	%f1030, %f175, 0f3EE66666;
	mov.b32 	 %r145, %f1030;
	setp.lt.s32	%p103, %r145, 2139095040;
	@%p103 bra 	BB0_78;

	setp.gtu.f32	%p104, %f175, 0f7F800000;
	@%p104 bra 	BB0_77;
	bra.uni 	BB0_75;

BB0_77:
	add.f32 	%f1204, %f1158, 0f3EE66666;
	bra.uni 	BB0_78;

BB0_75:
	setp.neu.f32	%p105, %f175, 0f7F800000;
	@%p105 bra 	BB0_78;

	selp.f32	%f1204, 0fFF800000, 0f7F800000, %p6;

BB0_78:
	setp.eq.f32	%p106, %f1158, 0f3F800000;
	selp.f32	%f187, 0f3F800000, %f1204, %p106;
	abs.f32 	%f188, %f1157;
	setp.lt.f32	%p107, %f188, 0f00800000;
	mul.f32 	%f1033, %f188, 0f4B800000;
	selp.f32	%f1034, 0fC3170000, 0fC2FE0000, %p107;
	selp.f32	%f1035, %f1033, %f188, %p107;
	mov.b32 	 %r146, %f1035;
	and.b32  	%r147, %r146, 8388607;
	or.b32  	%r148, %r147, 1065353216;
	mov.b32 	 %f1036, %r148;
	shr.u32 	%r149, %r146, 23;
	cvt.rn.f32.u32	%f1037, %r149;
	add.f32 	%f1038, %f1034, %f1037;
	setp.gt.f32	%p108, %f1036, 0f3FB504F3;
	mul.f32 	%f1039, %f1036, 0f3F000000;
	add.f32 	%f1040, %f1038, 0f3F800000;
	selp.f32	%f1041, %f1039, %f1036, %p108;
	selp.f32	%f1042, %f1040, %f1038, %p108;
	add.f32 	%f1043, %f1041, 0fBF800000;
	add.f32 	%f1032, %f1041, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1031,%f1032;
	// inline asm
	add.f32 	%f1044, %f1043, %f1043;
	mul.f32 	%f1045, %f1031, %f1044;
	mul.f32 	%f1046, %f1045, %f1045;
	fma.rn.f32 	%f1049, %f892, %f1046, %f891;
	fma.rn.f32 	%f1051, %f1049, %f1046, %f894;
	mul.rn.f32 	%f1052, %f1051, %f1046;
	mul.rn.f32 	%f1053, %f1052, %f1045;
	sub.f32 	%f1054, %f1043, %f1045;
	neg.f32 	%f1055, %f1045;
	add.f32 	%f1056, %f1054, %f1054;
	fma.rn.f32 	%f1057, %f1055, %f1043, %f1056;
	mul.rn.f32 	%f1058, %f1031, %f1057;
	add.f32 	%f1059, %f1053, %f1045;
	sub.f32 	%f1060, %f1045, %f1059;
	add.f32 	%f1061, %f1053, %f1060;
	add.f32 	%f1062, %f1058, %f1061;
	add.f32 	%f1063, %f1059, %f1062;
	sub.f32 	%f1064, %f1059, %f1063;
	add.f32 	%f1065, %f1062, %f1064;
	mul.rn.f32 	%f1067, %f1042, %f910;
	mul.rn.f32 	%f1069, %f1042, %f912;
	add.f32 	%f1070, %f1067, %f1063;
	sub.f32 	%f1071, %f1067, %f1070;
	add.f32 	%f1072, %f1063, %f1071;
	add.f32 	%f1073, %f1065, %f1072;
	add.f32 	%f1074, %f1069, %f1073;
	add.f32 	%f1075, %f1070, %f1074;
	sub.f32 	%f1076, %f1070, %f1075;
	add.f32 	%f1077, %f1074, %f1076;
	mul.rn.f32 	%f1079, %f922, %f1075;
	neg.f32 	%f1080, %f1079;
	fma.rn.f32 	%f1081, %f922, %f1075, %f1080;
	fma.rn.f32 	%f1082, %f922, %f1077, %f1081;
	fma.rn.f32 	%f1084, %f927, %f1075, %f1082;
	add.rn.f32 	%f1085, %f1079, %f1084;
	neg.f32 	%f1086, %f1085;
	add.rn.f32 	%f1087, %f1079, %f1086;
	add.rn.f32 	%f1088, %f1087, %f1084;
	mov.b32 	 %r150, %f1085;
	setp.eq.s32	%p109, %r150, 1118925336;
	add.s32 	%r151, %r150, -1;
	mov.b32 	 %f1089, %r151;
	add.f32 	%f1090, %f1088, 0f37000000;
	selp.f32	%f1091, %f1089, %f1085, %p109;
	selp.f32	%f189, %f1090, %f1088, %p109;
	mul.f32 	%f1092, %f1091, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1093, %f1092;
	fma.rn.f32 	%f1095, %f1093, %f938, %f1091;
	fma.rn.f32 	%f1097, %f1093, %f940, %f1095;
	mul.f32 	%f1098, %f1097, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1099, %f1098;
	add.f32 	%f1100, %f1093, 0f00000000;
	ex2.approx.f32 	%f1101, %f1100;
	mul.f32 	%f1102, %f1099, %f1101;
	setp.lt.f32	%p110, %f1091, 0fC2D20000;
	selp.f32	%f1103, 0f00000000, %f1102, %p110;
	setp.gt.f32	%p111, %f1091, 0f42D20000;
	selp.f32	%f1205, 0f7F800000, %f1103, %p111;
	setp.eq.f32	%p112, %f1205, 0f7F800000;
	@%p112 bra 	BB0_80;

	fma.rn.f32 	%f1205, %f1205, %f189, %f1205;

BB0_80:
	setp.lt.f32	%p113, %f1157, 0f00000000;
	and.pred  	%p7, %p113, %p82;
	mov.b32 	 %r152, %f1205;
	xor.b32  	%r153, %r152, -2147483648;
	mov.b32 	 %f1104, %r153;
	selp.f32	%f1207, %f1104, %f1205, %p7;
	setp.eq.f32	%p115, %f1157, 0f00000000;
	@%p115 bra 	BB0_83;
	bra.uni 	BB0_81;

BB0_83:
	add.f32 	%f1107, %f1157, %f1157;
	selp.f32	%f1207, %f1107, 0f00000000, %p82;
	bra.uni 	BB0_84;

BB0_81:
	setp.geu.f32	%p116, %f1157, 0f00000000;
	@%p116 bra 	BB0_84;

	cvt.rzi.f32.f32	%f1106, %f922;
	setp.neu.f32	%p117, %f1106, 0f3EE66666;
	selp.f32	%f1207, 0f7FFFFFFF, %f1207, %p117;

BB0_84:
	add.f32 	%f1108, %f188, 0f3EE66666;
	mov.b32 	 %r154, %f1108;
	setp.lt.s32	%p119, %r154, 2139095040;
	@%p119 bra 	BB0_89;

	setp.gtu.f32	%p120, %f188, 0f7F800000;
	@%p120 bra 	BB0_88;
	bra.uni 	BB0_86;

BB0_88:
	add.f32 	%f1207, %f1157, 0f3EE66666;
	bra.uni 	BB0_89;

BB0_86:
	setp.neu.f32	%p121, %f188, 0f7F800000;
	@%p121 bra 	BB0_89;

	selp.f32	%f1207, 0fFF800000, 0f7F800000, %p7;

BB0_89:
	setp.eq.f32	%p122, %f1157, 0f3F800000;
	selp.f32	%f1109, 0f3F800000, %f1207, %p122;
	cvt.u64.u32	%rd53, %r3;
	cvt.u64.u32	%rd52, %r2;
	mov.u64 	%rd56, image;
	cvta.global.u64 	%rd51, %rd56;
	// inline asm
	call (%rd50), _rt_buffer_get_64, (%rd51, %r27, %r28, %rd52, %rd53, %rd13, %rd13);
	// inline asm
	cvt.sat.f32.f32	%f1110, %f1109;
	mul.f32 	%f1111, %f1110, 0f437FFD71;
	cvt.rzi.u32.f32	%r157, %f1111;
	cvt.sat.f32.f32	%f1112, %f187;
	mul.f32 	%f1113, %f1112, 0f437FFD71;
	cvt.rzi.u32.f32	%r158, %f1113;
	cvt.sat.f32.f32	%f1114, %f174;
	mul.f32 	%f1115, %f1114, 0f437FFD71;
	cvt.rzi.u32.f32	%r159, %f1115;
	cvt.u16.u32	%rs16, %r157;
	cvt.u16.u32	%rs17, %r159;
	cvt.u16.u32	%rs18, %r158;
	mov.u16 	%rs19, 255;
	st.v4.u8 	[%rd50], {%rs16, %rs18, %rs17, %rs19};
	ld.global.u32 	%r196, [imageEnabled];

BB0_90:
	and.b32  	%r160, %r196, 4;
	setp.eq.s32	%p123, %r160, 0;
	@%p123 bra 	BB0_94;

	ld.global.u32 	%r161, [additive];
	setp.eq.s32	%p124, %r161, 0;
	cvt.u64.u32	%rd4, %r2;
	cvt.u64.u32	%rd5, %r3;
	mov.f32 	%f1116, 0f3F800000;
	// inline asm
	{  cvt.rn.f16.f32 %rs20, %f1116;}

	// inline asm
	@%p124 bra 	BB0_93;

	mov.u64 	%rd69, image_HDR;
	cvta.global.u64 	%rd58, %rd69;
	mov.u32 	%r165, 8;
	// inline asm
	call (%rd57), _rt_buffer_get_64, (%rd58, %r27, %r165, %rd4, %rd5, %rd13, %rd13);
	// inline asm
	ld.v4.u16 	{%rs27, %rs28, %rs29, %rs30}, [%rd57];
	// inline asm
	{  cvt.f32.f16 %f1117, %rs27;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f1118, %rs28;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f1119, %rs29;}

	// inline asm
	// inline asm
	call (%rd63), _rt_buffer_get_64, (%rd58, %r27, %r165, %rd4, %rd5, %rd13, %rd13);
	// inline asm
	add.f32 	%f1120, %f1159, %f1117;
	add.f32 	%f1121, %f1158, %f1118;
	add.f32 	%f1122, %f1157, %f1119;
	// inline asm
	{  cvt.rn.f16.f32 %rs26, %f1122;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs25, %f1121;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs24, %f1120;}

	// inline asm
	st.v4.u16 	[%rd63], {%rs24, %rs25, %rs26, %rs20};
	bra.uni 	BB0_94;

BB0_93:
	mov.u64 	%rd76, image_HDR;
	cvta.global.u64 	%rd71, %rd76;
	mov.u32 	%r167, 8;
	// inline asm
	call (%rd70), _rt_buffer_get_64, (%rd71, %r27, %r167, %rd4, %rd5, %rd13, %rd13);
	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs33, %f1157;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs32, %f1158;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs31, %f1159;}

	// inline asm
	st.v4.u16 	[%rd70], {%rs31, %rs32, %rs33, %rs20};

BB0_94:
	ld.global.u8 	%rs34, [imageEnabled];
	and.b16  	%rs35, %rs34, 64;
	setp.eq.s16	%p125, %rs35, 0;
	@%p125 bra 	BB0_106;

	mul.f32 	%f1126, %f19, %f19;
	fma.rn.f32 	%f1127, %f20, %f20, %f1126;
	fma.rn.f32 	%f1128, %f18, %f18, %f1127;
	sqrt.rn.f32 	%f1129, %f1128;
	rcp.rn.f32 	%f1130, %f1129;
	mul.f32 	%f1131, %f20, %f1130;
	mul.f32 	%f1132, %f19, %f1130;
	mul.f32 	%f1133, %f18, %f1130;
	cvt.u64.u32	%rd80, %r3;
	cvt.u64.u32	%rd79, %r2;
	mov.u64 	%rd83, image_Dir;
	cvta.global.u64 	%rd78, %rd83;
	// inline asm
	call (%rd77), _rt_buffer_get_64, (%rd78, %r27, %r28, %rd79, %rd80, %rd13, %rd13);
	// inline asm
	fma.rn.f32 	%f1134, %f1131, 0f3F000000, 0f3F000000;
	mul.f32 	%f1135, %f1134, 0f437F0000;
	cvt.rzi.u32.f32	%r170, %f1135;
	fma.rn.f32 	%f1136, %f1132, 0f3F000000, 0f3F000000;
	mul.f32 	%f1137, %f1136, 0f437F0000;
	cvt.rzi.u32.f32	%r171, %f1137;
	fma.rn.f32 	%f1138, %f1133, 0f3F000000, 0f3F000000;
	mul.f32 	%f1139, %f1138, 0f437F0000;
	cvt.rzi.u32.f32	%r172, %f1139;
	cvt.u16.u32	%rs36, %r172;
	cvt.u16.u32	%rs37, %r171;
	cvt.u16.u32	%rs38, %r170;
	mov.u16 	%rs39, 255;
	st.v4.u8 	[%rd77], {%rs38, %rs37, %rs36, %rs39};

BB0_106:
	ret;
}


