#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002508f5bf970 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 32;
 .timescale 0 0;
v000002508f635700_0 .net "PC", 31 0, v000002508f5f9d10_0;  1 drivers
v000002508f634760_0 .var "clk", 0 0;
v000002508f636560_0 .net "clkout", 0 0, L_000002508f637230;  1 drivers
v000002508f6358e0_0 .net "cycles_consumed", 31 0, v000002508f6352a0_0;  1 drivers
v000002508f634800_0 .var "rst", 0 0;
S_000002508f5bfc90 .scope module, "cpu" "SC_CPU" 2 38, 3 1 0, S_000002508f5bf970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000002508f5d4ac0 .param/l "RType" 0 4 2, C4<000000>;
P_000002508f5d4af8 .param/l "add" 0 4 5, C4<100000>;
P_000002508f5d4b30 .param/l "addi" 0 4 8, C4<001000>;
P_000002508f5d4b68 .param/l "addu" 0 4 5, C4<100001>;
P_000002508f5d4ba0 .param/l "and_" 0 4 5, C4<100100>;
P_000002508f5d4bd8 .param/l "andi" 0 4 8, C4<001100>;
P_000002508f5d4c10 .param/l "beq" 0 4 10, C4<000100>;
P_000002508f5d4c48 .param/l "bne" 0 4 10, C4<000101>;
P_000002508f5d4c80 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002508f5d4cb8 .param/l "j" 0 4 12, C4<000010>;
P_000002508f5d4cf0 .param/l "jal" 0 4 12, C4<000011>;
P_000002508f5d4d28 .param/l "jr" 0 4 6, C4<001000>;
P_000002508f5d4d60 .param/l "lw" 0 4 8, C4<100011>;
P_000002508f5d4d98 .param/l "nor_" 0 4 5, C4<100111>;
P_000002508f5d4dd0 .param/l "or_" 0 4 5, C4<100101>;
P_000002508f5d4e08 .param/l "ori" 0 4 8, C4<001101>;
P_000002508f5d4e40 .param/l "sgt" 0 4 6, C4<101011>;
P_000002508f5d4e78 .param/l "sll" 0 4 6, C4<000000>;
P_000002508f5d4eb0 .param/l "slt" 0 4 5, C4<101010>;
P_000002508f5d4ee8 .param/l "slti" 0 4 8, C4<101010>;
P_000002508f5d4f20 .param/l "srl" 0 4 6, C4<000010>;
P_000002508f5d4f58 .param/l "sub" 0 4 5, C4<100010>;
P_000002508f5d4f90 .param/l "subu" 0 4 5, C4<100011>;
P_000002508f5d4fc8 .param/l "sw" 0 4 8, C4<101011>;
P_000002508f5d5000 .param/l "xor_" 0 4 5, C4<100110>;
P_000002508f5d5038 .param/l "xori" 0 4 8, C4<001110>;
L_000002508f6366d0 .functor NOT 1, v000002508f634800_0, C4<0>, C4<0>, C4<0>;
L_000002508f6369e0 .functor NOT 1, v000002508f634800_0, C4<0>, C4<0>, C4<0>;
L_000002508f636f90 .functor NOT 1, v000002508f634800_0, C4<0>, C4<0>, C4<0>;
L_000002508f637380 .functor NOT 1, v000002508f634800_0, C4<0>, C4<0>, C4<0>;
L_000002508f636dd0 .functor NOT 1, v000002508f634800_0, C4<0>, C4<0>, C4<0>;
L_000002508f636a50 .functor NOT 1, v000002508f634800_0, C4<0>, C4<0>, C4<0>;
L_000002508f637310 .functor NOT 1, v000002508f634800_0, C4<0>, C4<0>, C4<0>;
L_000002508f636e40 .functor NOT 1, v000002508f634800_0, C4<0>, C4<0>, C4<0>;
L_000002508f637230 .functor OR 1, v000002508f634760_0, v000002508f5c9460_0, C4<0>, C4<0>;
L_000002508f6375b0 .functor OR 1, L_000002508f680190, L_000002508f6809b0, C4<0>, C4<0>;
L_000002508f6367b0 .functor AND 1, L_000002508f67fa10, L_000002508f680410, C4<1>, C4<1>;
L_000002508f6372a0 .functor NOT 1, v000002508f634800_0, C4<0>, C4<0>, C4<0>;
L_000002508f636740 .functor OR 1, L_000002508f6813b0, L_000002508f680af0, C4<0>, C4<0>;
L_000002508f636ac0 .functor OR 1, L_000002508f636740, L_000002508f67f6f0, C4<0>, C4<0>;
L_000002508f636cf0 .functor OR 1, L_000002508f680050, L_000002508f696d00, C4<0>, C4<0>;
L_000002508f637460 .functor AND 1, L_000002508f67ffb0, L_000002508f636cf0, C4<1>, C4<1>;
L_000002508f6374d0 .functor OR 1, L_000002508f696120, L_000002508f695b80, C4<0>, C4<0>;
L_000002508f636d60 .functor AND 1, L_000002508f695cc0, L_000002508f6374d0, C4<1>, C4<1>;
L_000002508f636820 .functor NOT 1, L_000002508f637230, C4<0>, C4<0>, C4<0>;
v000002508f5fa0d0_0 .net "ALUOp", 3 0, v000002508f5c86a0_0;  1 drivers
v000002508f5fa170_0 .net "ALUResult", 31 0, v000002508f5f9f90_0;  1 drivers
v000002508f5f8690_0 .net "ALUSrc", 0 0, v000002508f5c9a00_0;  1 drivers
v000002508f631140_0 .net "ALUin2", 31 0, L_000002508f696080;  1 drivers
v000002508f631d20_0 .net "MemReadEn", 0 0, v000002508f5c8740_0;  1 drivers
v000002508f6322c0_0 .net "MemWriteEn", 0 0, v000002508f5c9000_0;  1 drivers
v000002508f631640_0 .net "MemtoReg", 0 0, v000002508f5c9d20_0;  1 drivers
v000002508f631320_0 .net "PC", 31 0, v000002508f5f9d10_0;  alias, 1 drivers
v000002508f6310a0_0 .net "PCPlus1", 31 0, L_000002508f680230;  1 drivers
v000002508f630b00_0 .net "PCsrc", 0 0, v000002508f5fa030_0;  1 drivers
v000002508f6318c0_0 .net "RegDst", 0 0, v000002508f5ca2c0_0;  1 drivers
v000002508f631500_0 .net "RegWriteEn", 0 0, v000002508f5c9e60_0;  1 drivers
v000002508f6309c0_0 .net "WriteRegister", 4 0, L_000002508f680730;  1 drivers
v000002508f631960_0 .net *"_ivl_0", 0 0, L_000002508f6366d0;  1 drivers
L_000002508f6376e0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002508f6306a0_0 .net/2u *"_ivl_10", 4 0, L_000002508f6376e0;  1 drivers
L_000002508f637ad0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002508f630920_0 .net *"_ivl_101", 15 0, L_000002508f637ad0;  1 drivers
v000002508f631000_0 .net *"_ivl_102", 31 0, L_000002508f680370;  1 drivers
L_000002508f637b18 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002508f632540_0 .net *"_ivl_105", 25 0, L_000002508f637b18;  1 drivers
L_000002508f637b60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002508f630d80_0 .net/2u *"_ivl_106", 31 0, L_000002508f637b60;  1 drivers
v000002508f6324a0_0 .net *"_ivl_108", 0 0, L_000002508f67fa10;  1 drivers
L_000002508f637ba8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002508f6311e0_0 .net/2u *"_ivl_110", 5 0, L_000002508f637ba8;  1 drivers
v000002508f631dc0_0 .net *"_ivl_112", 0 0, L_000002508f680410;  1 drivers
v000002508f632040_0 .net *"_ivl_115", 0 0, L_000002508f6367b0;  1 drivers
v000002508f6320e0_0 .net *"_ivl_116", 47 0, L_000002508f680870;  1 drivers
L_000002508f637bf0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002508f632220_0 .net *"_ivl_119", 15 0, L_000002508f637bf0;  1 drivers
L_000002508f637728 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002508f630c40_0 .net/2u *"_ivl_12", 5 0, L_000002508f637728;  1 drivers
v000002508f631a00_0 .net *"_ivl_120", 47 0, L_000002508f6805f0;  1 drivers
L_000002508f637c38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002508f630ce0_0 .net *"_ivl_123", 15 0, L_000002508f637c38;  1 drivers
v000002508f631820_0 .net *"_ivl_125", 0 0, L_000002508f67fbf0;  1 drivers
v000002508f631aa0_0 .net *"_ivl_126", 31 0, L_000002508f681270;  1 drivers
v000002508f631be0_0 .net *"_ivl_128", 47 0, L_000002508f6814f0;  1 drivers
v000002508f630e20_0 .net *"_ivl_130", 47 0, L_000002508f67f8d0;  1 drivers
v000002508f631b40_0 .net *"_ivl_132", 47 0, L_000002508f67fc90;  1 drivers
v000002508f630ec0_0 .net *"_ivl_134", 47 0, L_000002508f681590;  1 drivers
v000002508f630f60_0 .net *"_ivl_14", 0 0, L_000002508f635ac0;  1 drivers
v000002508f631c80_0 .net *"_ivl_140", 0 0, L_000002508f6372a0;  1 drivers
L_000002508f637cc8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002508f631e60_0 .net/2u *"_ivl_142", 31 0, L_000002508f637cc8;  1 drivers
L_000002508f637da0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002508f631f00_0 .net/2u *"_ivl_146", 5 0, L_000002508f637da0;  1 drivers
v000002508f632180_0 .net *"_ivl_148", 0 0, L_000002508f6813b0;  1 drivers
L_000002508f637de8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002508f631fa0_0 .net/2u *"_ivl_150", 5 0, L_000002508f637de8;  1 drivers
v000002508f632360_0 .net *"_ivl_152", 0 0, L_000002508f680af0;  1 drivers
v000002508f6313c0_0 .net *"_ivl_155", 0 0, L_000002508f636740;  1 drivers
L_000002508f637e30 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002508f630ba0_0 .net/2u *"_ivl_156", 5 0, L_000002508f637e30;  1 drivers
v000002508f632400_0 .net *"_ivl_158", 0 0, L_000002508f67f6f0;  1 drivers
L_000002508f637770 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002508f631280_0 .net/2u *"_ivl_16", 4 0, L_000002508f637770;  1 drivers
v000002508f631460_0 .net *"_ivl_161", 0 0, L_000002508f636ac0;  1 drivers
L_000002508f637e78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002508f6315a0_0 .net/2u *"_ivl_162", 15 0, L_000002508f637e78;  1 drivers
v000002508f630a60_0 .net *"_ivl_164", 31 0, L_000002508f67f790;  1 drivers
v000002508f631780_0 .net *"_ivl_167", 0 0, L_000002508f680b90;  1 drivers
v000002508f6316e0_0 .net *"_ivl_168", 15 0, L_000002508f67f830;  1 drivers
v000002508f630740_0 .net *"_ivl_170", 31 0, L_000002508f67f970;  1 drivers
v000002508f6307e0_0 .net *"_ivl_174", 31 0, L_000002508f67ff10;  1 drivers
L_000002508f637ec0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002508f630880_0 .net *"_ivl_177", 25 0, L_000002508f637ec0;  1 drivers
L_000002508f637f08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002508f633f10_0 .net/2u *"_ivl_178", 31 0, L_000002508f637f08;  1 drivers
v000002508f634410_0 .net *"_ivl_180", 0 0, L_000002508f67ffb0;  1 drivers
L_000002508f637f50 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002508f632a70_0 .net/2u *"_ivl_182", 5 0, L_000002508f637f50;  1 drivers
v000002508f633830_0 .net *"_ivl_184", 0 0, L_000002508f680050;  1 drivers
L_000002508f637f98 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002508f632d90_0 .net/2u *"_ivl_186", 5 0, L_000002508f637f98;  1 drivers
v000002508f6326b0_0 .net *"_ivl_188", 0 0, L_000002508f696d00;  1 drivers
v000002508f633290_0 .net *"_ivl_19", 4 0, L_000002508f634940;  1 drivers
v000002508f633b50_0 .net *"_ivl_191", 0 0, L_000002508f636cf0;  1 drivers
v000002508f633510_0 .net *"_ivl_193", 0 0, L_000002508f637460;  1 drivers
L_000002508f637fe0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002508f632b10_0 .net/2u *"_ivl_194", 5 0, L_000002508f637fe0;  1 drivers
v000002508f6340f0_0 .net *"_ivl_196", 0 0, L_000002508f696300;  1 drivers
L_000002508f638028 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002508f633150_0 .net/2u *"_ivl_198", 31 0, L_000002508f638028;  1 drivers
L_000002508f637698 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002508f632750_0 .net/2u *"_ivl_2", 5 0, L_000002508f637698;  1 drivers
v000002508f633330_0 .net *"_ivl_20", 4 0, L_000002508f634c60;  1 drivers
v000002508f634190_0 .net *"_ivl_200", 31 0, L_000002508f696da0;  1 drivers
v000002508f6333d0_0 .net *"_ivl_204", 31 0, L_000002508f695fe0;  1 drivers
L_000002508f638070 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002508f633470_0 .net *"_ivl_207", 25 0, L_000002508f638070;  1 drivers
L_000002508f6380b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002508f6331f0_0 .net/2u *"_ivl_208", 31 0, L_000002508f6380b8;  1 drivers
v000002508f632cf0_0 .net *"_ivl_210", 0 0, L_000002508f695cc0;  1 drivers
L_000002508f638100 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002508f6342d0_0 .net/2u *"_ivl_212", 5 0, L_000002508f638100;  1 drivers
v000002508f633650_0 .net *"_ivl_214", 0 0, L_000002508f696120;  1 drivers
L_000002508f638148 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002508f632bb0_0 .net/2u *"_ivl_216", 5 0, L_000002508f638148;  1 drivers
v000002508f633ab0_0 .net *"_ivl_218", 0 0, L_000002508f695b80;  1 drivers
v000002508f6329d0_0 .net *"_ivl_221", 0 0, L_000002508f6374d0;  1 drivers
v000002508f6335b0_0 .net *"_ivl_223", 0 0, L_000002508f636d60;  1 drivers
L_000002508f638190 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002508f632c50_0 .net/2u *"_ivl_224", 5 0, L_000002508f638190;  1 drivers
v000002508f6330b0_0 .net *"_ivl_226", 0 0, L_000002508f696a80;  1 drivers
v000002508f6336f0_0 .net *"_ivl_228", 31 0, L_000002508f695ea0;  1 drivers
v000002508f632e30_0 .net *"_ivl_24", 0 0, L_000002508f636f90;  1 drivers
L_000002508f6377b8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002508f633790_0 .net/2u *"_ivl_26", 4 0, L_000002508f6377b8;  1 drivers
v000002508f6338d0_0 .net *"_ivl_29", 4 0, L_000002508f634a80;  1 drivers
v000002508f633fb0_0 .net *"_ivl_32", 0 0, L_000002508f637380;  1 drivers
L_000002508f637800 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002508f634230_0 .net/2u *"_ivl_34", 4 0, L_000002508f637800;  1 drivers
v000002508f634370_0 .net *"_ivl_37", 4 0, L_000002508f634bc0;  1 drivers
v000002508f632ed0_0 .net *"_ivl_40", 0 0, L_000002508f636dd0;  1 drivers
L_000002508f637848 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002508f633970_0 .net/2u *"_ivl_42", 15 0, L_000002508f637848;  1 drivers
v000002508f6344b0_0 .net *"_ivl_45", 15 0, L_000002508f67fab0;  1 drivers
v000002508f633a10_0 .net *"_ivl_48", 0 0, L_000002508f636a50;  1 drivers
v000002508f632f70_0 .net *"_ivl_5", 5 0, L_000002508f635a20;  1 drivers
L_000002508f637890 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002508f633dd0_0 .net/2u *"_ivl_50", 36 0, L_000002508f637890;  1 drivers
L_000002508f6378d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002508f633bf0_0 .net/2u *"_ivl_52", 31 0, L_000002508f6378d8;  1 drivers
v000002508f633c90_0 .net *"_ivl_55", 4 0, L_000002508f67fb50;  1 drivers
v000002508f633010_0 .net *"_ivl_56", 36 0, L_000002508f680ff0;  1 drivers
v000002508f633d30_0 .net *"_ivl_58", 36 0, L_000002508f67fd30;  1 drivers
v000002508f634550_0 .net *"_ivl_62", 0 0, L_000002508f637310;  1 drivers
L_000002508f637920 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002508f633e70_0 .net/2u *"_ivl_64", 5 0, L_000002508f637920;  1 drivers
v000002508f634050_0 .net *"_ivl_67", 5 0, L_000002508f67fdd0;  1 drivers
v000002508f6327f0_0 .net *"_ivl_70", 0 0, L_000002508f636e40;  1 drivers
L_000002508f637968 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002508f632890_0 .net/2u *"_ivl_72", 57 0, L_000002508f637968;  1 drivers
L_000002508f6379b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002508f632930_0 .net/2u *"_ivl_74", 31 0, L_000002508f6379b0;  1 drivers
v000002508f635980_0 .net *"_ivl_77", 25 0, L_000002508f6804b0;  1 drivers
v000002508f635160_0 .net *"_ivl_78", 57 0, L_000002508f680cd0;  1 drivers
v000002508f634d00_0 .net *"_ivl_8", 0 0, L_000002508f6369e0;  1 drivers
v000002508f636060_0 .net *"_ivl_80", 57 0, L_000002508f680550;  1 drivers
L_000002508f6379f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002508f635520_0 .net/2u *"_ivl_84", 31 0, L_000002508f6379f8;  1 drivers
L_000002508f637a40 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002508f6361a0_0 .net/2u *"_ivl_88", 5 0, L_000002508f637a40;  1 drivers
v000002508f635200_0 .net *"_ivl_90", 0 0, L_000002508f680190;  1 drivers
L_000002508f637a88 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002508f6357a0_0 .net/2u *"_ivl_92", 5 0, L_000002508f637a88;  1 drivers
v000002508f6346c0_0 .net *"_ivl_94", 0 0, L_000002508f6809b0;  1 drivers
v000002508f635c00_0 .net *"_ivl_97", 0 0, L_000002508f6375b0;  1 drivers
v000002508f635020_0 .net *"_ivl_98", 47 0, L_000002508f6802d0;  1 drivers
v000002508f636100_0 .net "adderResult", 31 0, L_000002508f681450;  1 drivers
v000002508f634da0_0 .net "address", 31 0, L_000002508f680d70;  1 drivers
v000002508f6362e0_0 .net "clk", 0 0, L_000002508f637230;  alias, 1 drivers
v000002508f6352a0_0 .var "cycles_consumed", 31 0;
v000002508f634e40_0 .net "extImm", 31 0, L_000002508f680c30;  1 drivers
v000002508f635340_0 .net "funct", 5 0, L_000002508f6800f0;  1 drivers
v000002508f635de0_0 .net "hlt", 0 0, v000002508f5c9460_0;  1 drivers
v000002508f635d40_0 .net "imm", 15 0, L_000002508f6811d0;  1 drivers
v000002508f635ca0_0 .net "immediate", 31 0, L_000002508f6966c0;  1 drivers
v000002508f635660_0 .net "input_clk", 0 0, v000002508f634760_0;  1 drivers
v000002508f636240_0 .net "instruction", 31 0, L_000002508f680e10;  1 drivers
v000002508f6353e0_0 .net "memoryReadData", 31 0, v000002508f5f99f0_0;  1 drivers
v000002508f635e80_0 .net "nextPC", 31 0, L_000002508f681090;  1 drivers
v000002508f6349e0_0 .net "opcode", 5 0, L_000002508f6348a0;  1 drivers
v000002508f6350c0_0 .net "rd", 4 0, L_000002508f635b60;  1 drivers
v000002508f636380_0 .net "readData1", 31 0, L_000002508f636c80;  1 drivers
v000002508f634ee0_0 .net "readData1_w", 31 0, L_000002508f6975c0;  1 drivers
v000002508f636420_0 .net "readData2", 31 0, L_000002508f6373f0;  1 drivers
v000002508f635480_0 .net "rs", 4 0, L_000002508f634b20;  1 drivers
v000002508f634f80_0 .net "rst", 0 0, v000002508f634800_0;  1 drivers
v000002508f635840_0 .net "rt", 4 0, L_000002508f6807d0;  1 drivers
v000002508f635f20_0 .net "shamt", 31 0, L_000002508f680eb0;  1 drivers
v000002508f6364c0_0 .net "wire_instruction", 31 0, L_000002508f636ba0;  1 drivers
v000002508f6355c0_0 .net "writeData", 31 0, L_000002508f695c20;  1 drivers
v000002508f635fc0_0 .net "zero", 0 0, L_000002508f696e40;  1 drivers
L_000002508f635a20 .part L_000002508f680e10, 26, 6;
L_000002508f6348a0 .functor MUXZ 6, L_000002508f635a20, L_000002508f637698, L_000002508f6366d0, C4<>;
L_000002508f635ac0 .cmp/eq 6, L_000002508f6348a0, L_000002508f637728;
L_000002508f634940 .part L_000002508f680e10, 11, 5;
L_000002508f634c60 .functor MUXZ 5, L_000002508f634940, L_000002508f637770, L_000002508f635ac0, C4<>;
L_000002508f635b60 .functor MUXZ 5, L_000002508f634c60, L_000002508f6376e0, L_000002508f6369e0, C4<>;
L_000002508f634a80 .part L_000002508f680e10, 21, 5;
L_000002508f634b20 .functor MUXZ 5, L_000002508f634a80, L_000002508f6377b8, L_000002508f636f90, C4<>;
L_000002508f634bc0 .part L_000002508f680e10, 16, 5;
L_000002508f6807d0 .functor MUXZ 5, L_000002508f634bc0, L_000002508f637800, L_000002508f637380, C4<>;
L_000002508f67fab0 .part L_000002508f680e10, 0, 16;
L_000002508f6811d0 .functor MUXZ 16, L_000002508f67fab0, L_000002508f637848, L_000002508f636dd0, C4<>;
L_000002508f67fb50 .part L_000002508f680e10, 6, 5;
L_000002508f680ff0 .concat [ 5 32 0 0], L_000002508f67fb50, L_000002508f6378d8;
L_000002508f67fd30 .functor MUXZ 37, L_000002508f680ff0, L_000002508f637890, L_000002508f636a50, C4<>;
L_000002508f680eb0 .part L_000002508f67fd30, 0, 32;
L_000002508f67fdd0 .part L_000002508f680e10, 0, 6;
L_000002508f6800f0 .functor MUXZ 6, L_000002508f67fdd0, L_000002508f637920, L_000002508f637310, C4<>;
L_000002508f6804b0 .part L_000002508f680e10, 0, 26;
L_000002508f680cd0 .concat [ 26 32 0 0], L_000002508f6804b0, L_000002508f6379b0;
L_000002508f680550 .functor MUXZ 58, L_000002508f680cd0, L_000002508f637968, L_000002508f636e40, C4<>;
L_000002508f680d70 .part L_000002508f680550, 0, 32;
L_000002508f680230 .arith/sum 32, v000002508f5f9d10_0, L_000002508f6379f8;
L_000002508f680190 .cmp/eq 6, L_000002508f6348a0, L_000002508f637a40;
L_000002508f6809b0 .cmp/eq 6, L_000002508f6348a0, L_000002508f637a88;
L_000002508f6802d0 .concat [ 32 16 0 0], L_000002508f680d70, L_000002508f637ad0;
L_000002508f680370 .concat [ 6 26 0 0], L_000002508f6348a0, L_000002508f637b18;
L_000002508f67fa10 .cmp/eq 32, L_000002508f680370, L_000002508f637b60;
L_000002508f680410 .cmp/eq 6, L_000002508f6800f0, L_000002508f637ba8;
L_000002508f680870 .concat [ 32 16 0 0], L_000002508f636c80, L_000002508f637bf0;
L_000002508f6805f0 .concat [ 32 16 0 0], v000002508f5f9d10_0, L_000002508f637c38;
L_000002508f67fbf0 .part L_000002508f6811d0, 15, 1;
LS_000002508f681270_0_0 .concat [ 1 1 1 1], L_000002508f67fbf0, L_000002508f67fbf0, L_000002508f67fbf0, L_000002508f67fbf0;
LS_000002508f681270_0_4 .concat [ 1 1 1 1], L_000002508f67fbf0, L_000002508f67fbf0, L_000002508f67fbf0, L_000002508f67fbf0;
LS_000002508f681270_0_8 .concat [ 1 1 1 1], L_000002508f67fbf0, L_000002508f67fbf0, L_000002508f67fbf0, L_000002508f67fbf0;
LS_000002508f681270_0_12 .concat [ 1 1 1 1], L_000002508f67fbf0, L_000002508f67fbf0, L_000002508f67fbf0, L_000002508f67fbf0;
LS_000002508f681270_0_16 .concat [ 1 1 1 1], L_000002508f67fbf0, L_000002508f67fbf0, L_000002508f67fbf0, L_000002508f67fbf0;
LS_000002508f681270_0_20 .concat [ 1 1 1 1], L_000002508f67fbf0, L_000002508f67fbf0, L_000002508f67fbf0, L_000002508f67fbf0;
LS_000002508f681270_0_24 .concat [ 1 1 1 1], L_000002508f67fbf0, L_000002508f67fbf0, L_000002508f67fbf0, L_000002508f67fbf0;
LS_000002508f681270_0_28 .concat [ 1 1 1 1], L_000002508f67fbf0, L_000002508f67fbf0, L_000002508f67fbf0, L_000002508f67fbf0;
LS_000002508f681270_1_0 .concat [ 4 4 4 4], LS_000002508f681270_0_0, LS_000002508f681270_0_4, LS_000002508f681270_0_8, LS_000002508f681270_0_12;
LS_000002508f681270_1_4 .concat [ 4 4 4 4], LS_000002508f681270_0_16, LS_000002508f681270_0_20, LS_000002508f681270_0_24, LS_000002508f681270_0_28;
L_000002508f681270 .concat [ 16 16 0 0], LS_000002508f681270_1_0, LS_000002508f681270_1_4;
L_000002508f6814f0 .concat [ 16 32 0 0], L_000002508f6811d0, L_000002508f681270;
L_000002508f67f8d0 .arith/sum 48, L_000002508f6805f0, L_000002508f6814f0;
L_000002508f67fc90 .functor MUXZ 48, L_000002508f67f8d0, L_000002508f680870, L_000002508f6367b0, C4<>;
L_000002508f681590 .functor MUXZ 48, L_000002508f67fc90, L_000002508f6802d0, L_000002508f6375b0, C4<>;
L_000002508f681450 .part L_000002508f681590, 0, 32;
L_000002508f681090 .functor MUXZ 32, L_000002508f680230, L_000002508f681450, v000002508f5fa030_0, C4<>;
L_000002508f680e10 .functor MUXZ 32, L_000002508f636ba0, L_000002508f637cc8, L_000002508f6372a0, C4<>;
L_000002508f6813b0 .cmp/eq 6, L_000002508f6348a0, L_000002508f637da0;
L_000002508f680af0 .cmp/eq 6, L_000002508f6348a0, L_000002508f637de8;
L_000002508f67f6f0 .cmp/eq 6, L_000002508f6348a0, L_000002508f637e30;
L_000002508f67f790 .concat [ 16 16 0 0], L_000002508f6811d0, L_000002508f637e78;
L_000002508f680b90 .part L_000002508f6811d0, 15, 1;
LS_000002508f67f830_0_0 .concat [ 1 1 1 1], L_000002508f680b90, L_000002508f680b90, L_000002508f680b90, L_000002508f680b90;
LS_000002508f67f830_0_4 .concat [ 1 1 1 1], L_000002508f680b90, L_000002508f680b90, L_000002508f680b90, L_000002508f680b90;
LS_000002508f67f830_0_8 .concat [ 1 1 1 1], L_000002508f680b90, L_000002508f680b90, L_000002508f680b90, L_000002508f680b90;
LS_000002508f67f830_0_12 .concat [ 1 1 1 1], L_000002508f680b90, L_000002508f680b90, L_000002508f680b90, L_000002508f680b90;
L_000002508f67f830 .concat [ 4 4 4 4], LS_000002508f67f830_0_0, LS_000002508f67f830_0_4, LS_000002508f67f830_0_8, LS_000002508f67f830_0_12;
L_000002508f67f970 .concat [ 16 16 0 0], L_000002508f6811d0, L_000002508f67f830;
L_000002508f680c30 .functor MUXZ 32, L_000002508f67f970, L_000002508f67f790, L_000002508f636ac0, C4<>;
L_000002508f67ff10 .concat [ 6 26 0 0], L_000002508f6348a0, L_000002508f637ec0;
L_000002508f67ffb0 .cmp/eq 32, L_000002508f67ff10, L_000002508f637f08;
L_000002508f680050 .cmp/eq 6, L_000002508f6800f0, L_000002508f637f50;
L_000002508f696d00 .cmp/eq 6, L_000002508f6800f0, L_000002508f637f98;
L_000002508f696300 .cmp/eq 6, L_000002508f6348a0, L_000002508f637fe0;
L_000002508f696da0 .functor MUXZ 32, L_000002508f680c30, L_000002508f638028, L_000002508f696300, C4<>;
L_000002508f6966c0 .functor MUXZ 32, L_000002508f696da0, L_000002508f680eb0, L_000002508f637460, C4<>;
L_000002508f695fe0 .concat [ 6 26 0 0], L_000002508f6348a0, L_000002508f638070;
L_000002508f695cc0 .cmp/eq 32, L_000002508f695fe0, L_000002508f6380b8;
L_000002508f696120 .cmp/eq 6, L_000002508f6800f0, L_000002508f638100;
L_000002508f695b80 .cmp/eq 6, L_000002508f6800f0, L_000002508f638148;
L_000002508f696a80 .cmp/eq 6, L_000002508f6348a0, L_000002508f638190;
L_000002508f695ea0 .functor MUXZ 32, L_000002508f636c80, v000002508f5f9d10_0, L_000002508f696a80, C4<>;
L_000002508f6975c0 .functor MUXZ 32, L_000002508f695ea0, L_000002508f6373f0, L_000002508f636d60, C4<>;
S_000002508f5bfe20 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000002508f5bfc90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002508f5b3db0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002508f636900 .functor NOT 1, v000002508f5c9a00_0, C4<0>, C4<0>, C4<0>;
v000002508f5c9320_0 .net *"_ivl_0", 0 0, L_000002508f636900;  1 drivers
v000002508f5c9aa0_0 .net "in1", 31 0, L_000002508f6373f0;  alias, 1 drivers
v000002508f5ca540_0 .net "in2", 31 0, L_000002508f6966c0;  alias, 1 drivers
v000002508f5c8880_0 .net "out", 31 0, L_000002508f696080;  alias, 1 drivers
v000002508f5c8ec0_0 .net "s", 0 0, v000002508f5c9a00_0;  alias, 1 drivers
L_000002508f696080 .functor MUXZ 32, L_000002508f6966c0, L_000002508f6373f0, L_000002508f636900, C4<>;
S_000002508f5675c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000002508f5bfc90;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002508f5f7d60 .param/l "RType" 0 4 2, C4<000000>;
P_000002508f5f7d98 .param/l "add" 0 4 5, C4<100000>;
P_000002508f5f7dd0 .param/l "addi" 0 4 8, C4<001000>;
P_000002508f5f7e08 .param/l "addu" 0 4 5, C4<100001>;
P_000002508f5f7e40 .param/l "and_" 0 4 5, C4<100100>;
P_000002508f5f7e78 .param/l "andi" 0 4 8, C4<001100>;
P_000002508f5f7eb0 .param/l "beq" 0 4 10, C4<000100>;
P_000002508f5f7ee8 .param/l "bne" 0 4 10, C4<000101>;
P_000002508f5f7f20 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002508f5f7f58 .param/l "j" 0 4 12, C4<000010>;
P_000002508f5f7f90 .param/l "jal" 0 4 12, C4<000011>;
P_000002508f5f7fc8 .param/l "jr" 0 4 6, C4<001000>;
P_000002508f5f8000 .param/l "lw" 0 4 8, C4<100011>;
P_000002508f5f8038 .param/l "nor_" 0 4 5, C4<100111>;
P_000002508f5f8070 .param/l "or_" 0 4 5, C4<100101>;
P_000002508f5f80a8 .param/l "ori" 0 4 8, C4<001101>;
P_000002508f5f80e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002508f5f8118 .param/l "sll" 0 4 6, C4<000000>;
P_000002508f5f8150 .param/l "slt" 0 4 5, C4<101010>;
P_000002508f5f8188 .param/l "slti" 0 4 8, C4<101010>;
P_000002508f5f81c0 .param/l "srl" 0 4 6, C4<000010>;
P_000002508f5f81f8 .param/l "sub" 0 4 5, C4<100010>;
P_000002508f5f8230 .param/l "subu" 0 4 5, C4<100011>;
P_000002508f5f8268 .param/l "sw" 0 4 8, C4<101011>;
P_000002508f5f82a0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002508f5f82d8 .param/l "xori" 0 4 8, C4<001110>;
v000002508f5c86a0_0 .var "ALUOp", 3 0;
v000002508f5c9a00_0 .var "ALUSrc", 0 0;
v000002508f5c8740_0 .var "MemReadEn", 0 0;
v000002508f5c9000_0 .var "MemWriteEn", 0 0;
v000002508f5c9d20_0 .var "MemtoReg", 0 0;
v000002508f5ca2c0_0 .var "RegDst", 0 0;
v000002508f5c9e60_0 .var "RegWriteEn", 0 0;
v000002508f5c90a0_0 .net "funct", 5 0, L_000002508f6800f0;  alias, 1 drivers
v000002508f5c9460_0 .var "hlt", 0 0;
v000002508f5c95a0_0 .net "opcode", 5 0, L_000002508f6348a0;  alias, 1 drivers
v000002508f5c9f00_0 .net "rst", 0 0, v000002508f634800_0;  alias, 1 drivers
E_000002508f5b3df0 .event anyedge, v000002508f5c9f00_0, v000002508f5c95a0_0, v000002508f5c90a0_0;
S_000002508f567750 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000002508f5bfc90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002508f5b4070 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000002508f636ba0 .functor BUFZ 32, L_000002508f681130, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002508f5c9fa0_0 .net "Data_Out", 31 0, L_000002508f636ba0;  alias, 1 drivers
v000002508f5ca0e0 .array "InstMem", 2047 0, 31 0;
v000002508f5c87e0_0 .net *"_ivl_0", 31 0, L_000002508f681130;  1 drivers
v000002508f5ca220_0 .net *"_ivl_3", 10 0, L_000002508f67fe70;  1 drivers
v000002508f5ca360_0 .net *"_ivl_4", 12 0, L_000002508f680690;  1 drivers
L_000002508f637c80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002508f5c8c40_0 .net *"_ivl_7", 1 0, L_000002508f637c80;  1 drivers
v000002508f5ca400_0 .net "addr", 31 0, v000002508f5f9d10_0;  alias, 1 drivers
v000002508f5c89c0_0 .var/i "i", 31 0;
L_000002508f681130 .array/port v000002508f5ca0e0, L_000002508f680690;
L_000002508f67fe70 .part v000002508f5f9d10_0, 0, 11;
L_000002508f680690 .concat [ 11 2 0 0], L_000002508f67fe70, L_000002508f637c80;
S_000002508f5129c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000002508f5bfc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000002508f636c80 .functor BUFZ 32, L_000002508f680f50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002508f6373f0 .functor BUFZ 32, L_000002508f680910, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002508f5c8ba0_0 .net *"_ivl_0", 31 0, L_000002508f680f50;  1 drivers
v000002508f5c8ce0_0 .net *"_ivl_10", 6 0, L_000002508f680a50;  1 drivers
L_000002508f637d58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002508f5a6050_0 .net *"_ivl_13", 1 0, L_000002508f637d58;  1 drivers
v000002508f5a6910_0 .net *"_ivl_2", 6 0, L_000002508f681310;  1 drivers
L_000002508f637d10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002508f5f9ef0_0 .net *"_ivl_5", 1 0, L_000002508f637d10;  1 drivers
v000002508f5f9db0_0 .net *"_ivl_8", 31 0, L_000002508f680910;  1 drivers
v000002508f5f93b0_0 .net "clk", 0 0, L_000002508f637230;  alias, 1 drivers
v000002508f5f9310_0 .var/i "i", 31 0;
v000002508f5f91d0_0 .net "readData1", 31 0, L_000002508f636c80;  alias, 1 drivers
v000002508f5f8cd0_0 .net "readData2", 31 0, L_000002508f6373f0;  alias, 1 drivers
v000002508f5f9a90_0 .net "readRegister1", 4 0, L_000002508f634b20;  alias, 1 drivers
v000002508f5f8730_0 .net "readRegister2", 4 0, L_000002508f6807d0;  alias, 1 drivers
v000002508f5fa210 .array "registers", 31 0, 31 0;
v000002508f5f8d70_0 .net "rst", 0 0, v000002508f634800_0;  alias, 1 drivers
v000002508f5f8af0_0 .net "we", 0 0, v000002508f5c9e60_0;  alias, 1 drivers
v000002508f5f9770_0 .net "writeData", 31 0, L_000002508f695c20;  alias, 1 drivers
v000002508f5f9590_0 .net "writeRegister", 4 0, L_000002508f680730;  alias, 1 drivers
E_000002508f5b3870/0 .event negedge, v000002508f5c9f00_0;
E_000002508f5b3870/1 .event posedge, v000002508f5f93b0_0;
E_000002508f5b3870 .event/or E_000002508f5b3870/0, E_000002508f5b3870/1;
L_000002508f680f50 .array/port v000002508f5fa210, L_000002508f681310;
L_000002508f681310 .concat [ 5 2 0 0], L_000002508f634b20, L_000002508f637d10;
L_000002508f680910 .array/port v000002508f5fa210, L_000002508f680a50;
L_000002508f680a50 .concat [ 5 2 0 0], L_000002508f6807d0, L_000002508f637d58;
S_000002508f512b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000002508f5129c0;
 .timescale 0 0;
v000002508f5c8b00_0 .var/i "i", 31 0;
S_000002508f565c70 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000002508f5bfc90;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002508f5b3b70 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002508f636890 .functor NOT 1, v000002508f5ca2c0_0, C4<0>, C4<0>, C4<0>;
v000002508f5f8e10_0 .net *"_ivl_0", 0 0, L_000002508f636890;  1 drivers
v000002508f5f8550_0 .net "in1", 4 0, L_000002508f6807d0;  alias, 1 drivers
v000002508f5f8b90_0 .net "in2", 4 0, L_000002508f635b60;  alias, 1 drivers
v000002508f5f8f50_0 .net "out", 4 0, L_000002508f680730;  alias, 1 drivers
v000002508f5f9b30_0 .net "s", 0 0, v000002508f5ca2c0_0;  alias, 1 drivers
L_000002508f680730 .functor MUXZ 5, L_000002508f635b60, L_000002508f6807d0, L_000002508f636890, C4<>;
S_000002508f565e00 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000002508f5bfc90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002508f5b4f30 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002508f636eb0 .functor NOT 1, v000002508f5c9d20_0, C4<0>, C4<0>, C4<0>;
v000002508f5f8ff0_0 .net *"_ivl_0", 0 0, L_000002508f636eb0;  1 drivers
v000002508f5f8eb0_0 .net "in1", 31 0, v000002508f5f9f90_0;  alias, 1 drivers
v000002508f5f8370_0 .net "in2", 31 0, v000002508f5f99f0_0;  alias, 1 drivers
v000002508f5f85f0_0 .net "out", 31 0, L_000002508f695c20;  alias, 1 drivers
v000002508f5f89b0_0 .net "s", 0 0, v000002508f5c9d20_0;  alias, 1 drivers
L_000002508f695c20 .functor MUXZ 32, v000002508f5f99f0_0, v000002508f5f9f90_0, L_000002508f636eb0, C4<>;
S_000002508f54f020 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000002508f5bfc90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002508f54f1b0 .param/l "ADD" 0 9 12, C4<0000>;
P_000002508f54f1e8 .param/l "AND" 0 9 12, C4<0010>;
P_000002508f54f220 .param/l "NOR" 0 9 12, C4<0101>;
P_000002508f54f258 .param/l "OR" 0 9 12, C4<0011>;
P_000002508f54f290 .param/l "SGT" 0 9 12, C4<0111>;
P_000002508f54f2c8 .param/l "SLL" 0 9 12, C4<1000>;
P_000002508f54f300 .param/l "SLT" 0 9 12, C4<0110>;
P_000002508f54f338 .param/l "SRL" 0 9 12, C4<1001>;
P_000002508f54f370 .param/l "SUB" 0 9 12, C4<0001>;
P_000002508f54f3a8 .param/l "XOR" 0 9 12, C4<0100>;
P_000002508f54f3e0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002508f54f418 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002508f6381d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002508f5f8410_0 .net/2u *"_ivl_0", 31 0, L_000002508f6381d8;  1 drivers
v000002508f5f9090_0 .net "opSel", 3 0, v000002508f5c86a0_0;  alias, 1 drivers
v000002508f5f9130_0 .net "operand1", 31 0, L_000002508f6975c0;  alias, 1 drivers
v000002508f5f84b0_0 .net "operand2", 31 0, L_000002508f696080;  alias, 1 drivers
v000002508f5f9f90_0 .var "result", 31 0;
v000002508f5f9270_0 .net "zero", 0 0, L_000002508f696e40;  alias, 1 drivers
E_000002508f5b54f0 .event anyedge, v000002508f5c86a0_0, v000002508f5f9130_0, v000002508f5c8880_0;
L_000002508f696e40 .cmp/eq 32, v000002508f5f9f90_0, L_000002508f6381d8;
S_000002508f595aa0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000002508f5bfc90;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000002508f630090 .param/l "RType" 0 4 2, C4<000000>;
P_000002508f6300c8 .param/l "add" 0 4 5, C4<100000>;
P_000002508f630100 .param/l "addi" 0 4 8, C4<001000>;
P_000002508f630138 .param/l "addu" 0 4 5, C4<100001>;
P_000002508f630170 .param/l "and_" 0 4 5, C4<100100>;
P_000002508f6301a8 .param/l "andi" 0 4 8, C4<001100>;
P_000002508f6301e0 .param/l "beq" 0 4 10, C4<000100>;
P_000002508f630218 .param/l "bne" 0 4 10, C4<000101>;
P_000002508f630250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002508f630288 .param/l "j" 0 4 12, C4<000010>;
P_000002508f6302c0 .param/l "jal" 0 4 12, C4<000011>;
P_000002508f6302f8 .param/l "jr" 0 4 6, C4<001000>;
P_000002508f630330 .param/l "lw" 0 4 8, C4<100011>;
P_000002508f630368 .param/l "nor_" 0 4 5, C4<100111>;
P_000002508f6303a0 .param/l "or_" 0 4 5, C4<100101>;
P_000002508f6303d8 .param/l "ori" 0 4 8, C4<001101>;
P_000002508f630410 .param/l "sgt" 0 4 6, C4<101011>;
P_000002508f630448 .param/l "sll" 0 4 6, C4<000000>;
P_000002508f630480 .param/l "slt" 0 4 5, C4<101010>;
P_000002508f6304b8 .param/l "slti" 0 4 8, C4<101010>;
P_000002508f6304f0 .param/l "srl" 0 4 6, C4<000010>;
P_000002508f630528 .param/l "sub" 0 4 5, C4<100010>;
P_000002508f630560 .param/l "subu" 0 4 5, C4<100011>;
P_000002508f630598 .param/l "sw" 0 4 8, C4<101011>;
P_000002508f6305d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002508f630608 .param/l "xori" 0 4 8, C4<001110>;
v000002508f5fa030_0 .var "PCsrc", 0 0;
v000002508f5f9450_0 .net "funct", 5 0, L_000002508f6800f0;  alias, 1 drivers
v000002508f5f8c30_0 .net "opcode", 5 0, L_000002508f6348a0;  alias, 1 drivers
v000002508f5f94f0_0 .net "operand1", 31 0, L_000002508f636c80;  alias, 1 drivers
v000002508f5f9630_0 .net "operand2", 31 0, L_000002508f696080;  alias, 1 drivers
v000002508f5f9bd0_0 .net "rst", 0 0, v000002508f634800_0;  alias, 1 drivers
E_000002508f5b6530/0 .event anyedge, v000002508f5c9f00_0, v000002508f5c95a0_0, v000002508f5f91d0_0, v000002508f5c8880_0;
E_000002508f5b6530/1 .event anyedge, v000002508f5c90a0_0;
E_000002508f5b6530 .event/or E_000002508f5b6530/0, E_000002508f5b6530/1;
S_000002508f595c30 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000002508f5bfc90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002508f5f96d0 .array "DataMem", 2047 0, 31 0;
v000002508f5f9810_0 .net "address", 31 0, v000002508f5f9f90_0;  alias, 1 drivers
v000002508f5f98b0_0 .net "clock", 0 0, L_000002508f636820;  1 drivers
v000002508f5f9950_0 .net "data", 31 0, L_000002508f6373f0;  alias, 1 drivers
v000002508f5f8870_0 .var/i "i", 31 0;
v000002508f5f99f0_0 .var "q", 31 0;
v000002508f5f87d0_0 .net "rden", 0 0, v000002508f5c8740_0;  alias, 1 drivers
v000002508f5f9c70_0 .net "wren", 0 0, v000002508f5c9000_0;  alias, 1 drivers
E_000002508f5b5cb0 .event posedge, v000002508f5f98b0_0;
S_000002508f57d130 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000002508f5bfc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002508f5b5b30 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002508f5f8910_0 .net "PCin", 31 0, L_000002508f681090;  alias, 1 drivers
v000002508f5f9d10_0 .var "PCout", 31 0;
v000002508f5f8a50_0 .net "clk", 0 0, L_000002508f637230;  alias, 1 drivers
v000002508f5f9e50_0 .net "rst", 0 0, v000002508f634800_0;  alias, 1 drivers
    .scope S_000002508f595aa0;
T_0 ;
    %wait E_000002508f5b6530;
    %load/vec4 v000002508f5f9bd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002508f5fa030_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002508f5f8c30_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000002508f5f94f0_0;
    %load/vec4 v000002508f5f9630_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000002508f5f8c30_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000002508f5f94f0_0;
    %load/vec4 v000002508f5f9630_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000002508f5f8c30_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000002508f5f8c30_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000002508f5f8c30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000002508f5f9450_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000002508f5fa030_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002508f57d130;
T_1 ;
    %wait E_000002508f5b3870;
    %load/vec4 v000002508f5f9e50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002508f5f9d10_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002508f5f8910_0;
    %assign/vec4 v000002508f5f9d10_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002508f567750;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002508f5c89c0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002508f5c89c0_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002508f5c89c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002508f5ca0e0, 0, 4;
    %load/vec4 v000002508f5c89c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002508f5c89c0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002508f5ca0e0, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002508f5ca0e0, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002508f5ca0e0, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002508f5ca0e0, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002508f5ca0e0, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002508f5ca0e0, 0, 4;
    %pushi/vec4 16779306, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002508f5ca0e0, 0, 4;
    %pushi/vec4 270532614, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002508f5ca0e0, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002508f5ca0e0, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002508f5ca0e0, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002508f5ca0e0, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002508f5ca0e0, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002508f5ca0e0, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002508f5ca0e0, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002508f5ca0e0, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002508f5ca0e0, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002508f5ca0e0, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002508f5ca0e0, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002508f5ca0e0, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002508f5ca0e0, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002508f5ca0e0, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002508f5ca0e0, 0, 4;
    %pushi/vec4 16779306, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002508f5ca0e0, 0, 4;
    %pushi/vec4 337641475, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002508f5ca0e0, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002508f5ca0e0, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002508f5ca0e0, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002508f5ca0e0, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002508f5ca0e0, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002508f5ca0e0, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002508f5ca0e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002508f5ca0e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002508f5ca0e0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002508f5ca0e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002508f5ca0e0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002508f5675c0;
T_3 ;
    %wait E_000002508f5b3df0;
    %load/vec4 v000002508f5c9f00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002508f5c9460_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002508f5c86a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002508f5c9a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002508f5c9e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002508f5c9000_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002508f5c9d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002508f5c8740_0, 0;
    %assign/vec4 v000002508f5ca2c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002508f5c9460_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002508f5c86a0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002508f5c9a00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002508f5c9e60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002508f5c9000_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002508f5c9d20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002508f5c8740_0, 0, 1;
    %store/vec4 v000002508f5ca2c0_0, 0, 1;
    %load/vec4 v000002508f5c95a0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002508f5c9460_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002508f5ca2c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002508f5c9e60_0, 0;
    %load/vec4 v000002508f5c90a0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002508f5c86a0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002508f5c86a0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002508f5c86a0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002508f5c86a0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002508f5c86a0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002508f5c86a0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002508f5c86a0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002508f5c86a0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002508f5c86a0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002508f5c86a0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002508f5c9a00_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002508f5c86a0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002508f5c9a00_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002508f5c86a0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002508f5c86a0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002508f5c9e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002508f5ca2c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002508f5c9a00_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002508f5c9e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002508f5ca2c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002508f5c9a00_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002508f5c86a0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002508f5c9e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002508f5c9a00_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002508f5c86a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002508f5c9e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002508f5c9a00_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002508f5c86a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002508f5c9e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002508f5c9a00_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002508f5c86a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002508f5c9e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002508f5c9a00_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002508f5c8740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002508f5c9e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002508f5c9a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002508f5c9d20_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002508f5c9000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002508f5c9a00_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002508f5c86a0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002508f5c86a0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002508f5129c0;
T_4 ;
    %wait E_000002508f5b3870;
    %fork t_1, S_000002508f512b50;
    %jmp t_0;
    .scope S_000002508f512b50;
t_1 ;
    %load/vec4 v000002508f5f8d70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002508f5c8b00_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002508f5c8b00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002508f5c8b00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002508f5fa210, 0, 4;
    %load/vec4 v000002508f5c8b00_0;
    %addi 1, 0, 32;
    %store/vec4 v000002508f5c8b00_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002508f5f8af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002508f5f9770_0;
    %load/vec4 v000002508f5f9590_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002508f5fa210, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002508f5fa210, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002508f5129c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002508f5129c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002508f5f9310_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002508f5f9310_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002508f5f9310_0;
    %ix/getv/s 4, v000002508f5f9310_0;
    %load/vec4a v000002508f5fa210, 4;
    %ix/getv/s 4, v000002508f5f9310_0;
    %load/vec4a v000002508f5fa210, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002508f5f9310_0;
    %addi 1, 0, 32;
    %store/vec4 v000002508f5f9310_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002508f54f020;
T_6 ;
    %wait E_000002508f5b54f0;
    %load/vec4 v000002508f5f9090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002508f5f9f90_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002508f5f9130_0;
    %load/vec4 v000002508f5f84b0_0;
    %add;
    %assign/vec4 v000002508f5f9f90_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002508f5f9130_0;
    %load/vec4 v000002508f5f84b0_0;
    %sub;
    %assign/vec4 v000002508f5f9f90_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002508f5f9130_0;
    %load/vec4 v000002508f5f84b0_0;
    %and;
    %assign/vec4 v000002508f5f9f90_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002508f5f9130_0;
    %load/vec4 v000002508f5f84b0_0;
    %or;
    %assign/vec4 v000002508f5f9f90_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002508f5f9130_0;
    %load/vec4 v000002508f5f84b0_0;
    %xor;
    %assign/vec4 v000002508f5f9f90_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002508f5f9130_0;
    %load/vec4 v000002508f5f84b0_0;
    %or;
    %inv;
    %assign/vec4 v000002508f5f9f90_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002508f5f9130_0;
    %load/vec4 v000002508f5f84b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002508f5f9f90_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002508f5f84b0_0;
    %load/vec4 v000002508f5f9130_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002508f5f9f90_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002508f5f9130_0;
    %ix/getv 4, v000002508f5f84b0_0;
    %shiftl 4;
    %assign/vec4 v000002508f5f9f90_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002508f5f9130_0;
    %ix/getv 4, v000002508f5f84b0_0;
    %shiftr 4;
    %assign/vec4 v000002508f5f9f90_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002508f595c30;
T_7 ;
    %wait E_000002508f5b5cb0;
    %load/vec4 v000002508f5f87d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002508f5f9810_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v000002508f5f96d0, 4;
    %assign/vec4 v000002508f5f99f0_0, 0;
T_7.0 ;
    %load/vec4 v000002508f5f9c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002508f5f9950_0;
    %ix/getv 3, v000002508f5f9810_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002508f5f96d0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002508f595c30;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002508f5f8870_0, 0, 32;
T_8.0 ;
    %load/vec4 v000002508f5f8870_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002508f5f8870_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002508f5f96d0, 0, 4;
    %load/vec4 v000002508f5f8870_0;
    %addi 1, 0, 32;
    %store/vec4 v000002508f5f8870_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000002508f595c30;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002508f5f8870_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002508f5f8870_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002508f5f8870_0;
    %load/vec4a v000002508f5f96d0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000002508f5f8870_0, 0, 11>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002508f5f8870_0;
    %addi 1, 0, 32;
    %store/vec4 v000002508f5f8870_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002508f5bfc90;
T_10 ;
    %wait E_000002508f5b3870;
    %load/vec4 v000002508f634f80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002508f6352a0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002508f6352a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002508f6352a0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002508f5bf970;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002508f634760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002508f634800_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002508f5bf970;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002508f634760_0;
    %inv;
    %assign/vec4 v000002508f634760_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002508f5bf970;
T_13 ;
    %vpi_call 2 46 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002508f634800_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002508f634800_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 60 "$display", "Number of cycles consumed: %d", v000002508f6358e0_0 {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
