Qflow static timing analysis logfile created on sob, 13 cze 2020, 12:58:42 CEST
Converting qrouter output to vesta delay format
Running rc2dly -r adder.rc -l /usr/local/share/qflow/tech/osu018/osu018_stdcells.lib -V /home/aleksandra/test/synthesis/adder.rtl.v
-d adder.dly
Converting qrouter output to SPEF delay format
Running rc2dly -D : -r adder.rc -l /usr/local/share/qflow/tech/osu018/osu018_stdcells.lib -V /home/aleksandra/test/synthesis/adder.rtl.v
-d adder.spef
Converting qrouter output to SDF delay format
Running rc2dly -r adder.rc -l /usr/local/share/qflow/tech/osu018/osu018_stdcells.lib -V /home/aleksandra/test/synthesis/adder.rtl.v
-d adder.sdf
Running vesta static timing analysis with back-annotated extracted wire delays
vesta -c -d adder.dly --long adder.rtlnopwr.v /usr/local/share/qflow/tech/osu018/osu018_stdcells.lib
----------------------------------------------
Vesta static timing analysis tool
for qflow 1.4.80
(c) 2013-2018 Tim Edwards, Open Circuit Design
----------------------------------------------

Parsing library "osu018_stdcells"
End of library at line 6141
Lib read /usr/local/share/qflow/tech/osu018/osu018_stdcells.lib:  Processed 6142 lines.
Parsing module "adder"
Verilog netlist read:  Processed 492 lines.
Number of paths analyzed:  0

Top 0 maximum delay paths:
-----------------------------------------

Number of paths analyzed:  0

Top 0 minimum delay paths:
Design meets minimum hold timing.
-----------------------------------------

Number of paths analyzed:  6

Top 6 maximum delay paths:
Path input pin Y[0] to output pin S[5] delay 1001.99 ps
      0.0 ps       Y[0]:        -> _66_/A
     40.2 ps       _16_: _66_/Y -> _64_/A
    153.8 ps  \G10x.Gb : _64_/Y -> _41_/A
    244.1 ps        _3_: _41_/Y -> _42_/B
    384.3 ps        G10: _42_/Y -> _47_/A
    484.5 ps        _7_: _47_/Y -> _48_/B
    626.5 ps        G30: _48_/Y -> _50_/A
    725.6 ps        _9_: _50_/Y -> _51_/B
    823.0 ps        G40: _51_/Y -> _32_/A
    920.4 ps     _0_[5]: _32_/Y -> _38_/A
   1002.0 ps       S[5]: _38_/Y -> S[5]

Path input pin Y[0] to output pin S[4] delay 813.422 ps
      0.0 ps       Y[0]:        -> _66_/A
     40.2 ps       _16_: _66_/Y -> _64_/A
    153.8 ps  \G10x.Gb : _64_/Y -> _41_/A
    244.1 ps        _3_: _41_/Y -> _42_/B
    384.3 ps        G10: _42_/Y -> _47_/A
    484.5 ps        _7_: _47_/Y -> _48_/B
    626.5 ps        G30: _48_/Y -> _31_/A
    731.8 ps     _0_[4]: _31_/Y -> _37_/A
    813.4 ps       S[4]: _37_/Y -> S[4]

Path input pin Y[0] to output pin S[3] delay 760.77 ps
      0.0 ps       Y[0]:        -> _66_/A
     40.2 ps       _16_: _66_/Y -> _64_/A
    153.8 ps  \G10x.Gb : _64_/Y -> _41_/A
    244.1 ps        _3_: _41_/Y -> _42_/B
    384.3 ps        G10: _42_/Y -> _44_/A
    483.3 ps        _5_: _44_/Y -> _45_/B
    581.1 ps        G20: _45_/Y -> _30_/A
    678.5 ps     _0_[3]: _30_/Y -> _36_/A
    760.8 ps       S[3]: _36_/Y -> S[3]

Path input pin Y[0] to output pin S[2] delay 570.678 ps
      0.0 ps       Y[0]:        -> _66_/A
     40.2 ps       _16_: _66_/Y -> _64_/A
    153.8 ps  \G10x.Gb : _64_/Y -> _41_/A
    244.1 ps        _3_: _41_/Y -> _42_/B
    384.3 ps        G10: _42_/Y -> _29_/A
    489.3 ps     _0_[2]: _29_/Y -> _35_/A
    570.7 ps       S[2]: _35_/Y -> S[2]

Path input pin X[1] to output pin S[1] delay 337.785 ps
      0.0 ps      X[1]:        -> _70_/B
    143.7 ps  \GPH1.H : _70_/Y -> _28_/B
    256.3 ps    _0_[1]: _28_/Y -> _34_/A
    337.8 ps      S[1]: _34_/Y -> S[1]

Path input pin X[0] to output pin S[0] delay 182.823 ps
      0.0 ps      X[0]:        -> _65_/B
    100.7 ps  \GPH0.H : _65_/Y -> _33_/A
    182.8 ps      S[0]: _33_/Y -> S[0]

-----------------------------------------

Number of paths analyzed:  6

Top 6 minimum delay paths:
Path input pin Y[0] to output pin S[0] delay 143.649 ps
      0.0 ps      Y[0]:        -> _65_/A
     74.4 ps  \GPH0.H : _65_/Y -> _33_/A
    143.6 ps      S[0]: _33_/Y -> S[0]

Path input pin Y[2] to output pin S[2] delay 276.899 ps
      0.0 ps      Y[2]:        -> _75_/A
    103.8 ps  \GPH2.H : _75_/Y -> _29_/B
    208.2 ps    _0_[2]: _29_/Y -> _35_/A
    276.9 ps      S[2]: _35_/Y -> S[2]

Path input pin Y[5] to output pin S[5] delay 277.729 ps
      0.0 ps      Y[5]:        -> _90_/A
    104.3 ps  \GPH5.H : _90_/Y -> _32_/B
    208.8 ps    _0_[5]: _32_/Y -> _38_/A
    277.7 ps      S[5]: _38_/Y -> S[5]

Path input pin Y[4] to output pin S[4] delay 277.829 ps
      0.0 ps      Y[4]:        -> _85_/A
    104.2 ps  \GPH4.H : _85_/Y -> _31_/B
    208.9 ps    _0_[4]: _31_/Y -> _37_/A
    277.8 ps      S[4]: _37_/Y -> S[4]

Path input pin Y[3] to output pin S[3] delay 278.272 ps
      0.0 ps      Y[3]:        -> _80_/A
    104.2 ps  \GPH3.H : _80_/Y -> _30_/B
    208.7 ps    _0_[3]: _30_/Y -> _36_/A
    278.3 ps      S[3]: _36_/Y -> S[3]

Path input pin Y[1] to output pin S[1] delay 278.519 ps
      0.0 ps      Y[1]:        -> _70_/A
    104.9 ps  \GPH1.H : _70_/Y -> _28_/B
    209.6 ps    _0_[1]: _28_/Y -> _34_/A
    278.5 ps      S[1]: _34_/Y -> S[1]

-----------------------------------------

