m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/users/ugrad/2018/winter/rmagdalu/eecs112l/Labs/helper/sim
vexample_1
Z1 DXx6 sv_std 3 std 0 22 WmjPaeP=7F5?QFXzJ>D[Q2
Z2 !s110 1549604103
!i10b 1
!s100 ike[9;a4ILCM:9RF@K;?:2
IA0l780lnI]HMK7R@E9zDW3
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 example_1_sv_unit
S1
R0
Z4 w1549307713
8/users/ugrad/2018/winter/rmagdalu/eecs112l/Labs/helper/verif/example_1.sv
F/users/ugrad/2018/winter/rmagdalu/eecs112l/Labs/helper/verif/example_1.sv
L0 2
Z5 OL;L;10.4c;61
r1
!s85 0
31
Z6 !s108 1549604103.000000
Z7 !s107 /users/ugrad/2018/winter/rmagdalu/eecs112l/Labs/helper/verif/example_1.sv|/users/ugrad/2018/winter/rmagdalu/eecs112l/Labs/helper/verif/full_adder_4bit_tb.sv|
Z8 !s90 -64|-sv|-f|/users/ugrad/2018/winter/rmagdalu/eecs112l/Labs/helper/verif/tb.cfg|-work|work|
!i113 0
Z9 o-sv -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
vfull_adder_4bit
R1
!s110 1549604102
!i10b 1
!s100 @DJ23zz2`4IA^ecIYCdQ^3
I2JOYeTZPDI5U=<`0N?7>F3
R3
!s105 full_adder_4bit_sv_unit
S1
R0
R4
8/users/ugrad/2018/winter/rmagdalu/eecs112l/Labs/helper/design/full_adder_4bit.sv
F/users/ugrad/2018/winter/rmagdalu/eecs112l/Labs/helper/design/full_adder_4bit.sv
L0 1
R5
r1
!s85 0
31
!s108 1549604102.000000
!s107 /users/ugrad/2018/winter/rmagdalu/eecs112l/Labs/helper/design/full_adder_4bit.sv|
!s90 -64|-sv|-f|/users/ugrad/2018/winter/rmagdalu/eecs112l/Labs/helper/design/rtl.cfg|
!i113 0
o-sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
vtb_top
R1
R2
!i10b 1
!s100 C0NgWV7@KNzf[NUz<@<;?3
IgRSkY6ol7V[5Ie5=GUYcI3
R3
!s105 full_adder_4bit_tb_sv_unit
S1
R0
R4
8/users/ugrad/2018/winter/rmagdalu/eecs112l/Labs/helper/verif/full_adder_4bit_tb.sv
F/users/ugrad/2018/winter/rmagdalu/eecs112l/Labs/helper/verif/full_adder_4bit_tb.sv
L0 2
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
Ttb_top_opt
R2
VR6dW_zPZ^?OQWAhGD_WjV2
04 6 4 work tb_top fast 0
o+acc -work work
ntb_top_opt
OL;O;10.4c;61
