<?xml version="1.0"?>
<dblpperson name="Mathias Soeken" pid="20/3466" n="183">
<person key="homepages/20/3466" mdate="2019-05-23">
<author pid="20/3466">Mathias Soeken</author>
<url>http://msoeken.github.io/</url>
<url>https://scholar.google.com/citations?user=_J9JPrAAAAAJ</url>
<url>https://github.com/msoeken</url>
<url>https://orcid.org/0000-0002-0229-8766</url>
<url>https://www.wikidata.org/entity/Q60013410</url>
<note type="affiliation">EPFL, Lausanne, Switzerland</note>
</person>
<r><article key="journals/access/TestaASMVGM20" mdate="2021-03-02">
<author orcid="0000-0003-1114-8476" pid="185/8771">Eleonora Testa</author>
<author pid="129/7719">Luca G. Amar&#249;</author>
<author orcid="0000-0002-0229-8766" pid="20/3466">Mathias Soeken</author>
<author pid="50/976">Alan Mishchenko</author>
<author pid="86/1604">Patrick Vuillod</author>
<author orcid="0000-0003-3634-3999" pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author orcid="0000-0002-7827-3215" pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Extending Boolean Methods for Scalable Logic Synthesis.</title>
<pages>226828-226844</pages>
<year>2020</year>
<volume>8</volume>
<journal>IEEE Access</journal>
<ee type="oa">https://doi.org/10.1109/ACCESS.2020.3045014</ee>
<url>db/journals/access/access8.html#TestaASMVGM20</url>
</article>
</r>
<r><article key="journals/mvl/MillerS20" mdate="2020-06-16">
<author pid="m/DMichaelMiller">D. Michael Miller</author>
<author pid="20/3466">Mathias Soeken</author>
<title>A Spectral Algorithm for 3-valued Function Equivalence Classification.</title>
<pages>203-221</pages>
<year>2020</year>
<volume>34</volume>
<journal>J. Multiple Valued Log. Soft Comput.</journal>
<number>3-4</number>
<ee>https://www.oldcitypublishing.com/journals/mvlsc-home/mvlsc-issue-contents/mvlsc-volume-34-number-3-4-2020/mvlsc-34-3-4-p-203-221/</ee>
<url>db/journals/mvl/mvl34.html#MillerS20</url>
</article>
</r>
<r><article key="journals/pacmpl/MeuliSRH20" mdate="2021-02-17">
<author pid="214/9886">Giulia Meuli</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="r/MartinRottler">Martin Roetteler</author>
<author pid="179/2494">Thomas H&#228;ner</author>
<title>Enabling accuracy-aware Quantum compilers using symbolic resource estimation.</title>
<pages>130:1-130:26</pages>
<year>2020</year>
<volume>4</volume>
<journal>Proc. ACM Program. Lang.</journal>
<number>OOPSLA</number>
<ee type="oa">https://doi.org/10.1145/3428198</ee>
<url>db/journals/pacmpl/pacmpl4.html#MeuliSRH20</url>
</article>
</r>
<r><article key="journals/tcad/HaaswijkSMM20" mdate="2020-09-24">
<author orcid="0000-0003-3784-5771" pid="166/7011">Winston Haaswijk</author>
<author orcid="0000-0002-0229-8766" pid="20/3466">Mathias Soeken</author>
<author pid="50/976">Alan Mishchenko</author>
<author orcid="0000-0002-7827-3215" pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>SAT-Based Exact Synthesis: Encodings, Topology Families, and Parallelism.</title>
<pages>871-884</pages>
<year>2020</year>
<volume>39</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>4</number>
<ee>https://doi.org/10.1109/TCAD.2019.2897703</ee>
<url>db/journals/tcad/tcad39.html#HaaswijkSMM20</url>
</article>
</r>
<r><article key="journals/tcad/ChuSXWM20" mdate="2020-09-24">
<author orcid="0000-0001-5718-4822" pid="90/8745">Zhufei Chu</author>
<author orcid="0000-0002-0229-8766" pid="20/3466">Mathias Soeken</author>
<author orcid="0000-0002-3831-3876" pid="59/2856">Yinshui Xia</author>
<author pid="40/354">Lun-Yao Wang</author>
<author orcid="0000-0002-7827-3215" pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Advanced Functional Decomposition Using Majority and Its Applications.</title>
<pages>1621-1634</pages>
<year>2020</year>
<volume>39</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>8</number>
<ee>https://doi.org/10.1109/TCAD.2019.2925392</ee>
<url>db/journals/tcad/tcad39.html#ChuSXWM20</url>
</article>
</r>
<r><inproceedings key="conf/date/TestaNZSCNM20" mdate="2020-06-25">
<author pid="185/8771">Eleonora Testa</author>
<author pid="268/1863">Samantha Lubaba Noor</author>
<author pid="149/4835">Odysseas Zografos</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="61/3302">Francky Catthoor</author>
<author pid="54/2495">Azad Naeemi</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Multiplier Architectures: Challenges and Opportunities with Plasmonic-based Logic : (Special Session Paper).</title>
<pages>133-138</pages>
<year>2020</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.23919/DATE48585.2020.9116490</ee>
<crossref>conf/date/2020</crossref>
<url>db/conf/date/date2020.html#TestaNZSCNM20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/TestaSRAM20" mdate="2020-06-25">
<author pid="185/8771">Eleonora Testa</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="117/2577">Heinz Riener</author>
<author pid="129/7719">Luca G. Amar&#249;</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>A Logic Synthesis Toolbox for Reducing the Multiplicative Complexity in Logic Networks.</title>
<pages>568-573</pages>
<year>2020</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.23919/DATE48585.2020.9116467</ee>
<crossref>conf/date/2020</crossref>
<url>db/conf/date/date2020.html#TestaSRAM20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/RienerMS20" mdate="2020-06-25">
<author pid="117/2577">Heinz Riener</author>
<author pid="50/976">Alan Mishchenko</author>
<author pid="20/3466">Mathias Soeken</author>
<title>Exact DAG-Aware Rewriting.</title>
<pages>732-737</pages>
<year>2020</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.23919/DATE48585.2020.9116379</ee>
<crossref>conf/date/2020</crossref>
<url>db/conf/date/date2020.html#RienerMS20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/MeuliSRM20" mdate="2021-01-18">
<author pid="214/9886">Giulia Meuli</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="r/MartinRottler">Martin Roetteler</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Enumerating Optimal Quantum Circuits using Spectral Classification.</title>
<pages>1-5</pages>
<year>2020</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS45731.2020.9180792</ee>
<crossref>conf/iscas/2020</crossref>
<url>db/conf/iscas/iscas2020.html#MeuliSRM20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ismvl/SchmittSM20" mdate="2021-01-15">
<author pid="195/4142">Bruno Schmitt</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Symbolic Algorithms for Token Swapping.</title>
<pages>28-33</pages>
<year>2020</year>
<booktitle>ISMVL</booktitle>
<ee>https://doi.org/10.1109/ISMVL49045.2020.00-34</ee>
<crossref>conf/ismvl/2020</crossref>
<url>db/conf/ismvl/ismvl2020.html#SchmittSM20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ismvl/MozafariSRM20" mdate="2021-01-15">
<author pid="217/1188">Fereshte Mozafari</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="117/2577">Heinz Riener</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Automatic Uniform Quantum State Preparation Using Decision Diagrams.</title>
<pages>170-175</pages>
<year>2020</year>
<booktitle>ISMVL</booktitle>
<ee>https://doi.org/10.1109/ISMVL49045.2020.00-10</ee>
<crossref>conf/ismvl/2020</crossref>
<url>db/conf/ismvl/ismvl2020.html#MozafariSRM20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/pqcrypto/HanerJNRS20" mdate="2020-04-15">
<author pid="179/2494">Thomas H&#228;ner</author>
<author pid="235/4839">Samuel Jaques</author>
<author pid="57/6968">Michael Naehrig</author>
<author pid="r/MartinRottler">Martin Roetteler</author>
<author pid="20/3466">Mathias Soeken</author>
<title>Improved Quantum Circuits for Elliptic Curve Discrete Logarithms.</title>
<pages>425-444</pages>
<year>2020</year>
<booktitle>PQCrypto</booktitle>
<ee>https://doi.org/10.1007/978-3-030-44223-1_23</ee>
<crossref>conf/pqcrypto/2020</crossref>
<url>db/conf/pqcrypto/pqcrypto2020.html#HanerJNRS20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/qce/SoekenR20" mdate="2020-12-22">
<author pid="20/3466">Mathias Soeken</author>
<author pid="r/MartinRottler">Martin Roetteler</author>
<title>Quantum Circuits for Functionally Controlled NOT Gates.</title>
<pages>366-371</pages>
<year>2020</year>
<booktitle>QCE</booktitle>
<ee>https://doi.org/10.1109/QCE49297.2020.00052</ee>
<crossref>conf/qce/2020</crossref>
<url>db/conf/qce/qce2020.html#SoekenR20</url>
</inproceedings>
</r>
<r><article publtype="informal" key="journals/corr/abs-2001-09580" mdate="2020-01-30">
<author pid="179/2494">Thomas H&#228;ner</author>
<author pid="235/4839">Samuel Jaques</author>
<author pid="57/6968">Michael Naehrig</author>
<author pid="r/MartinRottler">Martin Roetteler</author>
<author pid="20/3466">Mathias Soeken</author>
<title>Improved quantum circuits for elliptic curve discrete logarithms.</title>
<year>2020</year>
<volume>abs/2001.09580</volume>
<journal>CoRR</journal>
<ee type="oa">https://arxiv.org/abs/2001.09580</ee>
<url>db/journals/corr/corr2001.html#abs-2001-09580</url>
</article>
</r>
<r><article publtype="informal" key="journals/corr/abs-2003-08408" mdate="2020-03-24">
<author pid="214/9886">Giulia Meuli</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="r/MartinRottler">Martin Roetteler</author>
<author pid="179/2494">Thomas H&#228;ner</author>
<title>Automatic accuracy management of quantum programs via (near-)symbolic resource estimation.</title>
<year>2020</year>
<volume>abs/2003.08408</volume>
<journal>CoRR</journal>
<ee type="oa">https://arxiv.org/abs/2003.08408</ee>
<url>db/journals/corr/corr2003.html#abs-2003-08408</url>
</article>
</r>
<r><article publtype="informal" key="journals/corr/abs-2005-01778" mdate="2020-05-08">
<author pid="20/3466">Mathias Soeken</author>
<title>Determining the Multiplicative Complexity of Boolean Functions using SAT.</title>
<year>2020</year>
<volume>abs/2005.01778</volume>
<journal>CoRR</journal>
<ee type="oa">https://arxiv.org/abs/2005.01778</ee>
<url>db/journals/corr/corr2005.html#abs-2005-01778</url>
</article>
</r>
<r><article publtype="informal" key="journals/corr/abs-2005-12310" mdate="2020-05-29">
<author pid="20/3466">Mathias Soeken</author>
<author pid="r/MartinRottler">Martin Roetteler</author>
<title>Quantum Circuits for Functionally Controlled NOT Gates.</title>
<year>2020</year>
<volume>abs/2005.12310</volume>
<journal>CoRR</journal>
<ee type="oa">https://arxiv.org/abs/2005.12310</ee>
<url>db/journals/corr/corr2005.html#abs-2005-12310</url>
</article>
</r>
<r><article publtype="informal" key="journals/corr/abs-2006-03845" mdate="2020-06-12">
<author pid="179/2494">Thomas H&#228;ner</author>
<author pid="20/3466">Mathias Soeken</author>
<title>Lowering the T-depth of Quantum Circuits By Reducing the Multiplicative Depth Of Logic Networks.</title>
<year>2020</year>
<volume>abs/2006.03845</volume>
<journal>CoRR</journal>
<ee type="oa">https://arxiv.org/abs/2006.03845</ee>
<url>db/journals/corr/corr2006.html#abs-2006-03845</url>
</article>
</r>
<r><article publtype="informal" key="journals/iacr/HanerJNRS20" mdate="2020-05-11">
<author pid="179/2494">Thomas H&#228;ner</author>
<author pid="235/4839">Samuel Jaques</author>
<author pid="57/6968">Michael Naehrig</author>
<author pid="r/MartinRottler">Martin Roetteler</author>
<author pid="20/3466">Mathias Soeken</author>
<title>Improved Quantum Circuits for Elliptic Curve Discrete Logarithms.</title>
<pages>77</pages>
<year>2020</year>
<volume>2020</volume>
<journal>IACR Cryptol. ePrint Arch.</journal>
<ee type="oa">https://eprint.iacr.org/2020/077</ee>
<url>db/journals/iacr/iacr2020.html#HanerJNRS20</url>
</article>
</r>
<r><article publtype="informal" key="journals/iacr/Soeken20" mdate="2020-05-27">
<author pid="20/3466">Mathias Soeken</author>
<title>Determining the Multiplicative Complexity of Boolean Functions using SAT.</title>
<pages>530</pages>
<year>2020</year>
<volume>2020</volume>
<journal>IACR Cryptol. ePrint Arch.</journal>
<ee type="oa">https://eprint.iacr.org/2020/530</ee>
<url>db/journals/iacr/iacr2020.html#Soeken20</url>
</article>
</r>
<r><article publtype="informal" key="journals/iacr/TestaSRAM20" mdate="2020-06-30">
<author pid="185/8771">Eleonora Testa</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="117/2577">Heinz Riener</author>
<author pid="129/7719">Luca G. Amar&#249;</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>A Logic Synthesis Toolbox for Reducing the Multiplicative Complexity in Logic Networks.</title>
<pages>706</pages>
<year>2020</year>
<volume>2020</volume>
<journal>IACR Cryptol. ePrint Arch.</journal>
<ee type="oa">https://eprint.iacr.org/2020/706</ee>
<url>db/journals/iacr/iacr2020.html#TestaSRAM20</url>
</article>
</r>
<r><article key="journals/pieee/TestaSAM19" mdate="2020-10-02">
<author orcid="0000-0003-1114-8476" pid="185/8771">Eleonora Testa</author>
<author orcid="0000-0002-0229-8766" pid="20/3466">Mathias Soeken</author>
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author orcid="0000-0002-7827-3215" pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Logic Synthesis for Established and Emerging Computing.</title>
<pages>165-184</pages>
<year>2019</year>
<volume>107</volume>
<journal>Proc. IEEE</journal>
<number>1</number>
<ee type="oa">https://doi.org/10.1109/JPROC.2018.2869760</ee>
<ee>https://www.wikidata.org/entity/Q62594283</ee>
<url>db/journals/pieee/pieee107.html#TestaSAM19</url>
</article>
</r>
<r><article key="journals/tc/TestaSAHM19" mdate="2019-05-31">
<author orcid="0000-0003-1114-8476" pid="185/8771">Eleonora Testa</author>
<author orcid="0000-0002-0229-8766" pid="20/3466">Mathias Soeken</author>
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="166/7011">Winston Haaswijk</author>
<author orcid="0000-0002-7827-3215" pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Mapping Monotone Boolean Functions into Majority.</title>
<pages>791-797</pages>
<year>2019</year>
<volume>68</volume>
<journal>IEEE Trans. Computers</journal>
<number>5</number>
<ee>https://doi.org/10.1109/TC.2018.2881245</ee>
<url>db/journals/tc/tc68.html#TestaSAHM19</url>
</article>
</r>
<r><article key="journals/tcad/SoekenRWM19" mdate="2020-09-24">
<author orcid="0000-0002-0229-8766" pid="20/3466">Mathias Soeken</author>
<author orcid="0000-0003-0234-2496" pid="r/MartinRottler">Martin Roetteler</author>
<author pid="20/6168">Nathan Wiebe</author>
<author orcid="0000-0002-7827-3215" pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>LUT-Based Hierarchical Reversible Logic Synthesis.</title>
<pages>1675-1688</pages>
<year>2019</year>
<volume>38</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>9</number>
<ee>https://doi.org/10.1109/TCAD.2018.2859251</ee>
<url>db/journals/tcad/tcad38.html#SoekenRWM19</url>
</article>
</r>
<r><inproceedings key="conf/aspdac/ChuSXWM19" mdate="2019-01-20">
<author pid="90/8745">Zhufei Chu</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="59/2856">Yinshui Xia</author>
<author pid="40/354">Lun-Yao Wang</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Structural rewriting in XOR-majority graphs.</title>
<pages>663-668</pages>
<year>2019</year>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1145/3287624.3287671</ee>
<crossref>conf/aspdac/2019</crossref>
<url>db/conf/aspdac/aspdac2019.html#ChuSXWM19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/RienerTHMAMS19" mdate="2019-08-29">
<author pid="117/2577">Heinz Riener</author>
<author pid="185/8771">Eleonora Testa</author>
<author pid="166/7011">Winston Haaswijk</author>
<author pid="50/976">Alan Mishchenko</author>
<author pid="129/7719">Luca G. Amar&#249;</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<author pid="20/3466">Mathias Soeken</author>
<title>Scalable Generic Logic Synthesis: One Approach to Rule Them All.</title>
<pages>70</pages>
<year>2019</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/3316781.3317905</ee>
<ee>http://ieeexplore.ieee.org/document/8807039</ee>
<crossref>conf/dac/2019</crossref>
<url>db/conf/dac/dac2019.html#RienerTHMAMS19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/TestaSAM19" mdate="2019-08-29">
<author pid="185/8771">Eleonora Testa</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="129/7719">Luca G. Amar&#249;</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Reducing the Multiplicative Complexity in Logic Networks for Cryptography and Security Applications.</title>
<pages>74</pages>
<year>2019</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/3316781.3317893</ee>
<ee>http://ieeexplore.ieee.org/document/8806905</ee>
<crossref>conf/dac/2019</crossref>
<url>db/conf/dac/dac2019.html#TestaSAM19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/MeuliSRBM19" mdate="2019-05-20">
<author pid="214/9886">Giulia Meuli</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="r/MartinRottler">Martin Roetteler</author>
<author pid="51/912">Nikolaj Bj&#248;rner</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Reversible Pebbling Game for Quantum Memory Management.</title>
<pages>288-291</pages>
<year>2019</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.23919/DATE.2019.8715092</ee>
<crossref>conf/date/2019</crossref>
<url>db/conf/date/date2019.html#MeuliSRBM19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/SoekenMSM19" mdate="2019-05-20">
<author pid="20/3466">Mathias Soeken</author>
<author pid="217/1188">Fereshte Mozafari</author>
<author pid="195/4142">Bruno Schmitt</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Compiling Permutations for Superconducting QPUs.</title>
<pages>1349-1354</pages>
<year>2019</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.23919/DATE.2019.8715275</ee>
<crossref>conf/date/2019</crossref>
<url>db/conf/date/date2019.html#SoekenMSM19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/TestaASMVLCGM19" mdate="2019-07-11">
<author pid="185/8771">Eleonora Testa</author>
<author pid="129/7719">Luca G. Amar&#249;</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="50/976">Alan Mishchenko</author>
<author pid="86/1604">Patrick Vuillod</author>
<author pid="69/2626">Jiong Luo</author>
<author pid="241/1143">Christopher Casares</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Scalable Boolean Methods in a Modern Synthesis Flow.</title>
<pages>1643-1648</pages>
<year>2019</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.23919/DATE.2019.8714776</ee>
<crossref>conf/date/2019</crossref>
<url>db/conf/date/date2019.html#TestaASMVLCGM19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/RienerHMMS19" mdate="2019-05-20">
<author pid="117/2577">Heinz Riener</author>
<author pid="166/7011">Winston Haaswijk</author>
<author pid="50/976">Alan Mishchenko</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<author pid="20/3466">Mathias Soeken</author>
<title>On-the-fly and DAG-aware: Rewriting Boolean Networks with Exact Synthesis.</title>
<pages>1649-1654</pages>
<year>2019</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.23919/DATE.2019.8715185</ee>
<crossref>conf/date/2019</crossref>
<url>db/conf/date/date2019.html#RienerHMMS19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/MeuliSCRM19" mdate="2020-02-19">
<author pid="214/9886">Giulia Meuli</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="246/4656">Earl Campbell</author>
<author pid="r/MartinRottler">Martin Roetteler</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>The Role of Multiplicative Complexity in Compiling Low $T$-count Oracle Circuits.</title>
<pages>1-8</pages>
<year>2019</year>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1109/ICCAD45719.2019.8942093</ee>
<crossref>conf/iccad/2019</crossref>
<url>db/conf/iccad/iccad2019.html#MeuliSCRM19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/ChuHSXWM19" mdate="2019-07-14">
<author pid="90/8745">Zhufei Chu</author>
<author pid="166/7011">Winston Haaswijk</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="59/2856">Yinshui Xia</author>
<author pid="40/354">Lun-Yao Wang</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Exact Synthesis of Boolean Functions in Majority-of-Five Forms.</title>
<pages>1-5</pages>
<year>2019</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2019.8702141</ee>
<crossref>conf/iscas/2019</crossref>
<url>db/conf/iscas/iscas2019.html#ChuHSXWM19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ismvl/SchmittSMM19" mdate="2019-07-16">
<author pid="195/4142">Bruno Schmitt</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<author pid="50/976">Alan Mishchenko</author>
<title>Scaling-up ESOP Synthesis for Quantum Compilation.</title>
<pages>13-18</pages>
<year>2019</year>
<booktitle>ISMVL</booktitle>
<ee>https://doi.org/10.1109/ISMVL.2019.00011</ee>
<crossref>conf/ismvl/2019</crossref>
<url>db/conf/ismvl/ismvl2019.html#SchmittSMM19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ismvl/BhattacharjeeSD19" mdate="2020-06-15">
<author orcid="0000-0001-6561-8934" pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="220/3291">Srijit Dutta</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Reversible Pebble Games for Reducing Qubits in Hierarchical Quantum Circuit Synthesis.</title>
<pages>102-107</pages>
<year>2019</year>
<booktitle>ISMVL</booktitle>
<ee>https://doi.org/10.1109/ISMVL.2019.00026</ee>
<crossref>conf/ismvl/2019</crossref>
<url>db/conf/ismvl/ismvl2019.html#BhattacharjeeSD19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/mbmv/RienerTHMAMS19" mdate="2019-07-11">
<author pid="117/2577">Heinz Riener</author>
<author pid="185/8771">Eleonora Testa</author>
<author pid="166/7011">Winston Haaswijk</author>
<author pid="50/976">Alan Mishchenko</author>
<author pid="129/7719">Luca G. Amar&#249;</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<author pid="20/3466">Mathias Soeken</author>
<title>Logic Optimization of Majority-Inverter Graphs.</title>
<pages>1-4</pages>
<year>2019</year>
<booktitle>MBMV</booktitle>
<ee>https://ieeexplore.ieee.org/document/8727159/</ee>
<crossref>conf/mbmv/2019</crossref>
<url>db/conf/mbmv/mbmv2019.html#RienerTHMAMS19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/pacrim/SoekenTM19" mdate="2020-02-11">
<author pid="20/3466">Mathias Soeken</author>
<author pid="185/8771">Eleonora Testa</author>
<author pid="m/DMichaelMiller">D. Michael Miller</author>
<title>A Hybrid Method for Spectral Translation Equivalent Boolean Functions.</title>
<pages>1-6</pages>
<year>2019</year>
<booktitle>PACRIM</booktitle>
<ee>https://doi.org/10.1109/PACRIM47961.2019.8985048</ee>
<crossref>conf/pacrim/2019</crossref>
<url>db/conf/pacrim/pacrim2019.html#SoekenTM19</url>
</inproceedings>
</r>
<r><inproceedings key="journals/corr/abs-1901-02406" mdate="2020-07-03">
<author pid="20/3466">Mathias Soeken</author>
<title>Using ZDDs in the mapping of quantum circuits.</title>
<booktitle>QPL</booktitle>
<year>2019</year>
<pages>106-118</pages>
<crossref>journals/corr/abs-2004-14750</crossref>
<ee type="oa">https://doi.org/10.4204/EPTCS.318.7</ee>
<ee type="oa">http://arxiv.org/abs/1901.02406</ee>
<url>db/series/eptcs/eptcs318.html#abs-1901-02406</url>
</inproceedings>
</r>
<r><inproceedings key="journals/corr/abs-2005-00211" mdate="2020-07-03">
<author pid="214/9886">Giulia Meuli</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="r/MartinRottler">Martin Roetteler</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>ROS: Resource-constrained Oracle Synthesis for Quantum Computers.</title>
<booktitle>QPL</booktitle>
<year>2019</year>
<pages>119-130</pages>
<crossref>journals/corr/abs-2004-14750</crossref>
<ee type="oa">https://doi.org/10.4204/EPTCS.318.8</ee>
<ee type="oa">https://arxiv.org/abs/2005.00211</ee>
<url>db/series/eptcs/eptcs318.html#abs-2005-00211</url>
</inproceedings>
</r>
<r><proceedings key="conf/rc/2019" mdate="2019-06-17">
<editor pid="73/3598">Michael Kirkedal Thomsen</editor>
<editor pid="20/3466">Mathias Soeken</editor>
<title>Reversible Computation - 11th International Conference, RC 2019, Lausanne, Switzerland, June 24-25, 2019, Proceedings</title>
<booktitle>RC</booktitle>
<publisher>Springer</publisher>
<year>2019</year>
<series href="db/series/lncs/index.html">Lecture Notes in Computer Science</series>
<volume>11497</volume>
<isbn>978-3-030-21499-9</isbn>
<isbn>978-3-030-21500-2</isbn>
<ee>https://doi.org/10.1007/978-3-030-21500-2</ee>
<url>db/conf/rc/rc2019.html</url>
</proceedings>
</r>
<r><article publtype="informal" key="journals/corr/abs-1904-02121" mdate="2019-04-26">
<author pid="214/9886">Giulia Meuli</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="r/MartinRottler">Martin Roetteler</author>
<author pid="51/912">Nikolaj Bj&#248;rner</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Reversible Pebbling Game for Quantum Memory Management.</title>
<year>2019</year>
<volume>abs/1904.02121</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1904.02121</ee>
<url>db/journals/corr/corr1904.html#abs-1904-02121</url>
</article>
</r>
<r><article publtype="informal" key="journals/corr/abs-1908-01609" mdate="2019-08-09">
<author pid="214/9886">Giulia Meuli</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="246/4656">Earl Campbell</author>
<author pid="r/MartinRottler">Martin Roetteler</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>The Role of Multiplicative Complexity in Compiling Low T-count Oracle Circuits.</title>
<year>2019</year>
<volume>abs/1908.01609</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1908.01609</ee>
<url>db/journals/corr/corr1908.html#abs-1908-01609</url>
</article>
</r>
<r><article key="journals/ipl/KeszoczeSD18" mdate="2020-10-26">
<author orcid="0000-0003-2033-6153" pid="58/10052">Oliver Kesz&#246;cze</author>
<author pid="20/3466">Mathias Soeken</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>The complexity of error metrics.</title>
<pages>1-7</pages>
<year>2018</year>
<volume>139</volume>
<journal>Inf. Process. Lett.</journal>
<ee>https://doi.org/10.1016/j.ipl.2018.06.010</ee>
<ee>https://www.wikidata.org/entity/Q60373811</ee>
<url>db/journals/ipl/ipl139.html#KeszoczeSD18</url>
</article>
</r>
<r><article key="journals/ipl/SoekenTMM18" mdate="2019-06-02">
<author orcid="0000-0002-0229-8766" pid="20/3466">Mathias Soeken</author>
<author pid="185/8771">Eleonora Testa</author>
<author pid="50/976">Alan Mishchenko</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Pairs of majority-decomposing functions.</title>
<pages>35-38</pages>
<year>2018</year>
<volume>139</volume>
<journal>Inf. Process. Lett.</journal>
<ee>https://doi.org/10.1016/j.ipl.2018.07.004</ee>
<ee>https://www.wikidata.org/entity/Q62594284</ee>
<url>db/journals/ipl/ipl139.html#SoekenTMM18</url>
</article>
</r>
<r><article key="journals/ipsj/DiepenbeckKSGD18" mdate="2020-09-29">
<author pid="118/8315">Melanie Diepenbeck</author>
<author pid="91/6876">Ulrich K&#252;hne</author>
<author pid="20/3466">Mathias Soeken</author>
<author orcid="0000-0002-1490-6175" pid="68/758">Daniel Gro&#223;e</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Behaviour Driven Development for Hardware Design.</title>
<pages>29-45</pages>
<year>2018</year>
<volume>11</volume>
<journal>IPSJ Trans. Syst. LSI Des. Methodol.</journal>
<ee>https://doi.org/10.2197/ipsjtsldm.11.29</ee>
<url>db/journals/ipsj/ipsj11.html#DiepenbeckKSGD18</url>
</article>
</r>
<r><article key="journals/tcad/ShirinzadehSGD18" mdate="2020-09-24">
<author orcid="0000-0002-8824-1428" pid="134/0614">Saeideh Shirinzadeh</author>
<author orcid="0000-0002-0229-8766" pid="20/3466">Mathias Soeken</author>
<author orcid="0000-0003-3634-3999" pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Logic Synthesis for RRAM-Based In-Memory Computing.</title>
<pages>1422-1435</pages>
<year>2018</year>
<volume>37</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>7</number>
<ee>https://doi.org/10.1109/TCAD.2017.2750064</ee>
<ee>https://www.wikidata.org/entity/Q60373726</ee>
<url>db/journals/tcad/tcad37.html#ShirinzadehSGD18</url>
</article>
</r>
<r><inproceedings key="conf/aspdac/MeuliSRWM18" mdate="2018-11-02">
<author pid="214/9886">Giulia Meuli</author>
<author pid="20/3466">Mathias Soeken</author>
<author orcid="0000-0003-0234-2496" pid="r/MartinRottler">Martin Roetteler</author>
<author pid="20/6168">Nathan Wiebe</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>A best-fit mapping algorithm to facilitate ESOP-decomposition in Clifford+T quantum network synthesis.</title>
<pages>664-669</pages>
<year>2018</year>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1109/ASPDAC.2018.8297398</ee>
<ee>http://dl.acm.org/citation.cfm?id=3201760</ee>
<crossref>conf/aspdac/2018</crossref>
<url>db/conf/aspdac/aspdac2018.html#MeuliSRWM18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/aspdac/ChuSXM18" mdate="2018-04-09">
<author pid="90/8745">Zhufei Chu</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="59/2856">Yinshui Xia</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Functional decomposition using majority.</title>
<pages>676-681</pages>
<year>2018</year>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1109/ASPDAC.2018.8297400</ee>
<ee>http://dl.acm.org/citation.cfm?id=3201762</ee>
<crossref>conf/aspdac/2018</crossref>
<url>db/conf/aspdac/aspdac2018.html#ChuSXM18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/MishchenkoBPSAD18" mdate="2019-07-11">
<author pid="50/976">Alan Mishchenko</author>
<author pid="b/RobertKBrayton">Robert K. Brayton</author>
<author pid="154/3017">Ana Petkovska</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="129/7719">Luca G. Amar&#249;</author>
<author pid="05/968">Antun Domic</author>
<title>Canonical computation without canonical representation.</title>
<pages>52:1-52:6</pages>
<year>2018</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/3195970.3196006</ee>
<ee>https://doi.org/10.1109/DAC.2018.8465857</ee>
<crossref>conf/dac/2018</crossref>
<url>db/conf/dac/dac2018.html#MishchenkoBPSAD18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/HaaswijkMSM18" mdate="2018-11-21">
<author pid="166/7011">Winston Haaswijk</author>
<author pid="50/976">Alan Mishchenko</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>SAT based exact synthesis using DAG topology families.</title>
<pages>53:1-53:6</pages>
<year>2018</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/3195970.3196111</ee>
<ee>https://doi.org/10.1109/DAC.2018.8465888</ee>
<crossref>conf/dac/2018</crossref>
<url>db/conf/dac/dac2018.html#HaaswijkMSM18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/SoekenHR18" mdate="2018-11-02">
<author pid="20/3466">Mathias Soeken</author>
<author pid="179/2494">Thomas H&#228;ner</author>
<author orcid="0000-0003-0234-2496" pid="r/MartinRottler">Martin Roetteler</author>
<title>Programming quantum computers using design automation.</title>
<pages>137-146</pages>
<year>2018</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.23919/DATE.2018.8341993</ee>
<crossref>conf/date/2018</crossref>
<url>db/conf/date/date2018.html#SoekenHR18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/SoekenHTMABM18" mdate="2018-04-24">
<author pid="20/3466">Mathias Soeken</author>
<author pid="166/7011">Winston Haaswijk</author>
<author pid="185/8771">Eleonora Testa</author>
<author pid="50/976">Alan Mishchenko</author>
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="b/RobertKBrayton">Robert K. Brayton</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Practical exact synthesis.</title>
<pages>309-314</pages>
<year>2018</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.23919/DATE.2018.8342027</ee>
<crossref>conf/date/2018</crossref>
<url>db/conf/date/date2018.html#SoekenHTMABM18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/AmaruSVLMOBM18" mdate="2018-04-24">
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="86/1604">Patrick Vuillod</author>
<author pid="69/2626">Jiong Luo</author>
<author pid="50/976">Alan Mishchenko</author>
<author pid="199/8718">Janet Olson</author>
<author pid="b/RobertKBrayton">Robert K. Brayton</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Improvements to boolean resynthesis.</title>
<pages>755-760</pages>
<year>2018</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.23919/DATE.2018.8342108</ee>
<crossref>conf/date/2018</crossref>
<url>db/conf/date/date2018.html#AmaruSVLMOBM18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/AmaruTCZMS18" mdate="2019-12-27">
<author pid="129/7719">Luca G. Amar&#249;</author>
<author pid="185/8771">Eleonora Testa</author>
<author orcid="0000-0003-2316-7623" pid="90/3960">Miguel Couceiro</author>
<author pid="149/4835">Odysseas Zografos</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<author pid="20/3466">Mathias Soeken</author>
<title>Majority logic synthesis.</title>
<pages>79</pages>
<year>2018</year>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1145/3240765.3267501</ee>
<ee>http://ieeexplore.ieee.org/document/8587681/</ee>
<crossref>conf/iccad/2018</crossref>
<url>db/conf/iccad/iccad2018.html#AmaruTCZMS18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/icecsys/HaaswijkAVLSM18" mdate="2019-01-24">
<author pid="166/7011">Winston Haaswijk</author>
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="86/1604">Patrick Vuillod</author>
<author pid="69/2626">Jiong Luo</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Integrated ESOP Refactoring for Industrial Designs.</title>
<pages>369-372</pages>
<year>2018</year>
<booktitle>ICECS</booktitle>
<ee>https://doi.org/10.1109/ICECS.2018.8617963</ee>
<crossref>conf/icecsys/2018</crossref>
<url>db/conf/icecsys/icecsys2018.html#HaaswijkAVLSM18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/HaaswijkCSSKSM18" mdate="2018-10-24">
<author pid="166/7011">Winston Haaswijk</author>
<author pid="176/2794">Edo Collins</author>
<author pid="185/7910">Benoit Seguin</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="66/3345">Fr&#233;d&#233;ric Kaplan</author>
<author pid="s/SSusstrunk">Sabine S&#252;sstrunk</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Deep Learning for Logic Optimization Algorithms.</title>
<pages>1-4</pages>
<year>2018</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2018.8351885</ee>
<crossref>conf/iscas/2018</crossref>
<url>db/conf/iscas/iscas2018.html#HaaswijkCSSKSM18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ismvl/MillerS18" mdate="2018-08-08">
<author pid="m/DMichaelMiller">D. Michael Miller</author>
<author pid="20/3466">Mathias Soeken</author>
<title>A Spectral Algorithm for Ternary Function Classification.</title>
<pages>198-203</pages>
<year>2018</year>
<booktitle>ISMVL</booktitle>
<ee>https://doi.org/10.1109/ISMVL.2018.00042</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISMVL.2018.00042</ee>
<crossref>conf/ismvl/2018</crossref>
<url>db/conf/ismvl/ismvl2018.html#MillerS18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ismvl/CastryckDVKS18" mdate="2020-10-25">
<author orcid="0000-0002-0191-5216" pid="64/5019">Wouter Castryck</author>
<author pid="161/4386">Jeroen Demeyer</author>
<author pid="v/AlexisDeVos">Alexis De Vos</author>
<author orcid="0000-0003-2033-6153" pid="58/10052">Oliver Kesz&#246;cze</author>
<author pid="20/3466">Mathias Soeken</author>
<title>Translating Between the Roots of the Identity in Quantum Computers.</title>
<pages>254-259</pages>
<year>2018</year>
<booktitle>ISMVL</booktitle>
<ee>https://doi.org/10.1109/ISMVL.2018.00051</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISMVL.2018.00051</ee>
<crossref>conf/ismvl/2018</crossref>
<url>db/conf/ismvl/ismvl2018.html#CastryckDVKS18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/nanoarch/RienerTASM18" mdate="2019-07-11">
<author pid="117/2577">Heinz Riener</author>
<author pid="185/8771">Eleonora Testa</author>
<author pid="129/7719">Luca G. Amar&#249;</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Size Optimization of MIGs with an Application to QCA and STMG Technologies.</title>
<pages>157-162</pages>
<year>2018</year>
<booktitle>NANOARCH</booktitle>
<ee>https://doi.org/10.1145/3232195.3232202</ee>
<ee>http://ieeexplore.ieee.org/document/8604334</ee>
<crossref>conf/nanoarch/2018</crossref>
<url>db/conf/nanoarch/nanoarch2018.html#RienerTASM18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/rc/HanerSRS18" mdate="2018-08-30">
<author pid="179/2494">Thomas H&#228;ner</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="r/MartinRottler">Martin Roetteler</author>
<author pid="s/KMSvore">Krysta M. Svore</author>
<title>Quantum Circuits for Floating-Point Arithmetic.</title>
<pages>162-174</pages>
<year>2018</year>
<booktitle>RC</booktitle>
<ee>https://doi.org/10.1007/978-3-319-99498-7_11</ee>
<crossref>conf/rc/2018</crossref>
<url>db/conf/rc/rc2018.html#HanerSRS18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/rc/MeuliSM18" mdate="2018-08-30">
<author pid="214/9886">Giulia Meuli</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>SAT-based {CNOT, T} Quantum Circuit Synthesis.</title>
<pages>175-188</pages>
<year>2018</year>
<booktitle>RC</booktitle>
<ee>https://doi.org/10.1007/978-3-319-99498-7_12</ee>
<crossref>conf/rc/2018</crossref>
<url>db/conf/rc/rc2018.html#MeuliSM18</url>
</inproceedings>
</r>
<r><article publtype="informal" key="journals/corr/abs-1803-01022" mdate="2019-09-17">
<author pid="20/3466">Mathias Soeken</author>
<author pid="179/2494">Thomas H&#228;ner</author>
<author orcid="0000-0003-0234-2496" pid="r/MartinRottler">Martin Roetteler</author>
<title>Programming Quantum Computers Using Design Automation.</title>
<year>2018</year>
<volume>abs/1803.01022</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1803.01022</ee>
<url>db/journals/corr/corr1803.html#abs-1803-01022</url>
</article>
</r>
<r><article publtype="informal" key="journals/corr/abs-1805-05121" mdate="2018-08-13">
<author pid="20/3466">Mathias Soeken</author>
<author pid="117/2577">Heinz Riener</author>
<author pid="166/7011">Winston Haaswijk</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>The EPFL Logic Synthesis Libraries.</title>
<year>2018</year>
<volume>abs/1805.05121</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1805.05121</ee>
<url>db/journals/corr/corr1805.html#abs-1805-05121</url>
</article>
</r>
<r><article publtype="informal" key="journals/corr/abs-1807-02023" mdate="2018-08-13">
<author pid="179/2494">Thomas H&#228;ner</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="r/MartinRottler">Martin Roetteler</author>
<author pid="s/KMSvore">Krysta M. Svore</author>
<title>Quantum circuits for floating-point arithmetic.</title>
<year>2018</year>
<volume>abs/1807.02023</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1807.02023</ee>
<url>db/journals/corr/corr1807.html#abs-1807-02023</url>
</article>
</r>
<r><article key="journals/computer/SoekenGSDM17" mdate="2020-08-12">
<author pid="20/3466">Mathias Soeken</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="134/0614">Saeideh Shirinzadeh</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>A PLiM Computer for the Internet of Things.</title>
<pages>35-40</pages>
<year>2017</year>
<volume>50</volume>
<journal>Computer</journal>
<number>6</number>
<ee>https://doi.org/10.1109/MC.2017.173</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/MC.2017.173</ee>
<ee>https://www.wikidata.org/entity/Q60373858</ee>
<url>db/journals/computer/computer50.html#SoekenGSDM17</url>
</article>
</r>
<r><article key="journals/sttt/RienerHFSGDF17" mdate="2020-04-02">
<author orcid="0000-0003-1527-7160" pid="117/2577">Heinz Riener</author>
<author pid="75/8857">Finn Haedicke</author>
<author pid="06/7356">Stefan Frehse</author>
<author pid="20/3466">Mathias Soeken</author>
<author orcid="0000-0002-1490-6175" pid="68/758">Daniel Gro&#223;e</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<author orcid="0000-0001-6433-6265" pid="20/4776">G&#246;rschwin Fey</author>
<title>metaSMT: focus on your application and not on solver integration.</title>
<pages>605-621</pages>
<year>2017</year>
<volume>19</volume>
<journal>Int. J. Softw. Tools Technol. Transf.</journal>
<number>5</number>
<ee>https://doi.org/10.1007/s10009-016-0426-1</ee>
<ee>https://www.wikidata.org/entity/Q59242109</ee>
<url>db/journals/sttt/sttt19.html#RienerHFSGDF17</url>
</article>
</r>
<r><article key="journals/tcad/SoekenAGM17" mdate="2020-09-24">
<author orcid="0000-0002-0229-8766" pid="20/3466">Mathias Soeken</author>
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Exact Synthesis of Majority-Inverter Graphs and Its Applications.</title>
<pages>1842-1855</pages>
<year>2017</year>
<volume>36</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>11</number>
<ee>https://doi.org/10.1109/TCAD.2017.2664059</ee>
<ee>https://www.wikidata.org/entity/Q62594286</ee>
<url>db/journals/tcad/tcad36.html#SoekenAGM17</url>
</article>
</r>
<r><inproceedings key="conf/aspdac/HaaswijkSAGM17" mdate="2017-05-26">
<author pid="166/7011">Winston Haaswijk</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>A novel basis for logic rewriting.</title>
<pages>151-156</pages>
<year>2017</year>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1109/ASPDAC.2017.7858312</ee>
<crossref>conf/aspdac/2017</crossref>
<url>db/conf/aspdac/aspdac2017.html#HaaswijkSAGM17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/aspdac/AmaruSHTVLGM17" mdate="2017-05-26">
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="166/7011">Winston Haaswijk</author>
<author pid="185/8771">Eleonora Testa</author>
<author pid="86/1604">Patrick Vuillod</author>
<author pid="69/2626">Jiong Luo</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Multi-level logic benchmarks: An exactness study.</title>
<pages>157-162</pages>
<year>2017</year>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1109/ASPDAC.2017.7858313</ee>
<crossref>conf/aspdac/2017</crossref>
<url>db/conf/aspdac/aspdac2017.html#AmaruSHTVLGM17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/SoekenRWM17" mdate="2018-11-06">
<author pid="20/3466">Mathias Soeken</author>
<author orcid="0000-0003-0234-2496" pid="r/MartinRottler">Martin Roetteler</author>
<author pid="20/6168">Nathan Wiebe</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Hierarchical Reversible Logic Synthesis Using LUTs.</title>
<pages>78:1-78:6</pages>
<year>2017</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/3061639.3062261</ee>
<crossref>conf/dac/2017</crossref>
<url>db/conf/dac/dac2017.html#SoekenRWM17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/SoekenRWM17" mdate="2018-11-02">
<author pid="20/3466">Mathias Soeken</author>
<author orcid="0000-0003-0234-2496" pid="r/MartinRottler">Martin Roetteler</author>
<author pid="20/6168">Nathan Wiebe</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Design automation and design space exploration for quantum computers.</title>
<pages>470-475</pages>
<year>2017</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.23919/DATE.2017.7927035</ee>
<ee>http://dl.acm.org/citation.cfm?id=3130488</ee>
<crossref>conf/date/2017</crossref>
<url>db/conf/date/date2017.html#SoekenRWM17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/SoekenMM17" mdate="2017-08-14">
<author pid="20/3466">Mathias Soeken</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<author pid="50/976">Alan Mishchenko</author>
<title>Busy man's synthesis: Combinational delay optimization with SAT.</title>
<pages>830-835</pages>
<year>2017</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.23919/DATE.2017.7927103</ee>
<ee>http://dl.acm.org/citation.cfm?id=3130578</ee>
<crossref>conf/date/2017</crossref>
<url>db/conf/date/date2017.html#SoekenMM17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/ShirinzadehSGMD17" mdate="2019-09-16">
<author pid="134/0614">Saeideh Shirinzadeh</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Endurance management for resistive Logic-In-Memory computing architectures.</title>
<pages>1092-1097</pages>
<year>2017</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.23919/DATE.2017.7927152</ee>
<ee>http://dl.acm.org/citation.cfm?id=3130638</ee>
<ee>https://www.wikidata.org/entity/Q60373921</ee>
<crossref>conf/date/2017</crossref>
<url>db/conf/date/date2017.html#ShirinzadehSGMD17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/ZografosMTSGMAR17" mdate="2017-08-14">
<author pid="149/4835">Odysseas Zografos</author>
<author pid="199/8632">A. De Meester</author>
<author pid="185/8771">Eleonora Testa</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="61/4532">Praveen Raghavan</author>
<author pid="61/3302">Francky Catthoor</author>
<author pid="55/5766">Rudy Lauwereins</author>
<title>Wave pipelining for majority-based beyond-CMOS technologies.</title>
<pages>1306-1311</pages>
<year>2017</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.23919/DATE.2017.7927195</ee>
<ee>http://dl.acm.org/citation.cfm?id=3130688</ee>
<crossref>conf/date/2017</crossref>
<url>db/conf/date/date2017.html#ZografosMTSGMAR17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/gecco/ShirinzadehSGD17" mdate="2019-09-16">
<author pid="134/0614">Saeideh Shirinzadeh</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="68/758">Daniel Gro&#223;e</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>An adaptive prioritized <i>&#949;</i>-preferred evolutionary algorithm for approximate BDD optimization.</title>
<pages>1232-1239</pages>
<year>2017</year>
<booktitle>GECCO</booktitle>
<ee>https://doi.org/10.1145/3071178.3071281</ee>
<ee>https://www.wikidata.org/entity/Q60373867</ee>
<crossref>conf/gecco/2017</crossref>
<url>db/conf/gecco/gecco2017.html#ShirinzadehSGD17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/glvlsi/ChuTSPZAXIMG17" mdate="2018-11-06">
<author orcid="0000-0001-5718-4822" pid="90/8745">Zhufei Chu</author>
<author pid="133/5914">Xifan Tang</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="154/3017">Ana Petkovska</author>
<author pid="33/9240">Grace Zgheib</author>
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="59/2856">Yinshui Xia</author>
<author pid="i/PIenne">Paolo Ienne</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<title>Improving Circuit Mapping Performance Through MIG-based Synthesis for Carry Chains.</title>
<pages>131-136</pages>
<year>2017</year>
<booktitle>ACM Great Lakes Symposium on VLSI</booktitle>
<ee>https://doi.org/10.1145/3060403.3060432</ee>
<crossref>conf/glvlsi/2017</crossref>
<url>db/conf/glvlsi/glvlsi2017.html#ChuTSPZAXIMG17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/AmaruSVLMGOBM17" mdate="2018-04-09">
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="86/1604">Patrick Vuillod</author>
<author pid="69/2626">Jiong Luo</author>
<author pid="50/976">Alan Mishchenko</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="199/8718">Janet Olson</author>
<author pid="b/RobertKBrayton">Robert K. Brayton</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Enabling exact delay synthesis.</title>
<pages>352-359</pages>
<year>2017</year>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1109/ICCAD.2017.8203799</ee>
<ee>http://dl.acm.org/citation.cfm?id=3199747</ee>
<crossref>conf/iccad/2017</crossref>
<url>db/conf/iccad/iccad2017.html#AmaruSVLMGOBM17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/SoekenGM17" mdate="2017-10-07">
<author pid="20/3466">Mathias Soeken</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>RM3 based logic synthesis (Special session paper).</title>
<pages>1-4</pages>
<year>2017</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2017.8050223</ee>
<crossref>conf/iscas/2017</crossref>
<url>db/conf/iscas/iscas2017.html#SoekenGM17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ismvl/HaaswijkTSM17" mdate="2019-02-13">
<author pid="166/7011">Winston Haaswijk</author>
<author pid="185/8771">Eleonora Testa</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Classifying Functions with Exact Synthesis.</title>
<pages>272-277</pages>
<year>2017</year>
<booktitle>ISMVL</booktitle>
<ee>https://doi.org/10.1109/ISMVL.2017.44</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISMVL.2017.44</ee>
<crossref>conf/ismvl/2017</crossref>
<url>db/conf/ismvl/ismvl2017.html#HaaswijkTSM17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isvlsi/TestaZSVMLM17" mdate="2018-11-30">
<author pid="185/8771">Eleonora Testa</author>
<author pid="149/4835">Odysseas Zografos</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="179/9443">Adrien Vaysset</author>
<author orcid="0000-0003-3609-2042" pid="192/1355">Mauricio Manfrini</author>
<author pid="55/5766">Rudy Lauwereins</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Inverter Propagation and Fan-Out Constraints for Beyond-CMOS Majority-Based Technologies.</title>
<pages>164-169</pages>
<year>2017</year>
<booktitle>ISVLSI</booktitle>
<ee>https://doi.org/10.1109/ISVLSI.2017.37</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2017.37</ee>
<crossref>conf/isvlsi/2017</crossref>
<url>db/conf/isvlsi/isvlsi2017.html#TestaZSVMLM17</url>
</inproceedings>
</r>
<r><article publtype="informal" key="journals/corr/SoekenRWM17" mdate="2019-09-17">
<author pid="20/3466">Mathias Soeken</author>
<author orcid="0000-0003-0234-2496" pid="r/MartinRottler">Martin Roetteler</author>
<author pid="20/6168">Nathan Wiebe</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Logic Synthesis for Quantum Computing.</title>
<year>2017</year>
<volume>abs/1706.02721</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1706.02721</ee>
<url>db/journals/corr/corr1706.html#SoekenRWM17</url>
</article>
</r>
<r><article key="journals/iet-cps/PrzigodaSWD16" mdate="2019-05-22">
<author orcid="0000-0001-8947-3282" pid="54/11061">Nils Przigoda</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="98/1744">Robert Wille</author>
<author pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Verifying the structure and behavior in UML/OCL models using satisfiability solvers.</title>
<pages>49-59</pages>
<year>2016</year>
<volume>1</volume>
<journal>IET Cyper-Phys. Syst.: Theory &#38; Appl.</journal>
<number>1</number>
<ee type="oa">https://doi.org/10.1049/iet-cps.2016.0022</ee>
<url>db/journals/iet-cps/iet-cps1.html#PrzigodaSWD16</url>
</article>
</r>
<r><article key="journals/integration/WilleSSD16" mdate="2020-02-20">
<author orcid="0000-0002-4993-7860" pid="98/1744">Robert Wille</author>
<author pid="20/11523">Eleonora Sch&#246;nborn</author>
<author pid="20/3466">Mathias Soeken</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>SyReC: A hardware description language for the specification and synthesis of reversible circuits.</title>
<pages>39-53</pages>
<year>2016</year>
<volume>53</volume>
<journal>Integr.</journal>
<ee>https://doi.org/10.1016/j.vlsi.2015.10.001</ee>
<ee>https://www.wikidata.org/entity/Q59242088</ee>
<url>db/journals/integration/integration53.html#WilleSSD16</url>
</article>
</r>
<r><article key="journals/jetc/SoekenWKMD16" mdate="2020-10-26">
<author pid="20/3466">Mathias Soeken</author>
<author orcid="0000-0002-4993-7860" pid="98/1744">Robert Wille</author>
<author orcid="0000-0003-2033-6153" pid="58/10052">Oliver Kesz&#246;cze</author>
<author pid="m/DMichaelMiller">D. Michael Miller</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Embedding of Large Boolean Functions for Reversible Logic.</title>
<pages>41:1-41:26</pages>
<year>2016</year>
<volume>12</volume>
<journal>ACM J. Emerg. Technol. Comput. Syst.</journal>
<number>4</number>
<ee>https://doi.org/10.1145/2786982</ee>
<ee>https://www.wikidata.org/entity/Q59242199</ee>
<url>db/journals/jetc/jetc12.html#SoekenWKMD16</url>
</article>
</r>
<r><article key="journals/jsc/SoekenTDD16" mdate="2021-02-17">
<author pid="20/3466">Mathias Soeken</author>
<author pid="130/8443">Laura Tague</author>
<author pid="14/435">Gerhard W. Dueck</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Ancilla-free synthesis of large reversible functions using binary decision diagrams.</title>
<pages>1-26</pages>
<year>2016</year>
<volume>73</volume>
<journal>J. Symb. Comput.</journal>
<ee type="oa">https://doi.org/10.1016/j.jsc.2015.03.002</ee>
<ee>https://www.wikidata.org/entity/Q59242004</ee>
<url>db/journals/jsc/jsc73.html#SoekenTDD16</url>
</article>
</r>
<r><article key="journals/tcs/AbdessaiedADS16" mdate="2021-02-17">
<author pid="130/8423">Nabila Abdessaied</author>
<author pid="116/3046">Matthew Amy</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<author pid="20/3466">Mathias Soeken</author>
<title>Complexity of reversible circuits and their quantum implementations.</title>
<pages>85-106</pages>
<year>2016</year>
<volume>618</volume>
<journal>Theor. Comput. Sci.</journal>
<ee type="oa">https://doi.org/10.1016/j.tcs.2016.01.011</ee>
<ee>https://www.wikidata.org/entity/Q59242186</ee>
<url>db/journals/tcs/tcs618.html#AbdessaiedADS16</url>
</article>
</r>
<r><inproceedings key="conf/aspdac/SoekenGCD16" mdate="2019-06-02">
<author pid="20/3466">Mathias Soeken</author>
<author orcid="0000-0002-1490-6175" pid="68/758">Daniel Gro&#223;e</author>
<author pid="176/2494">Arun Chandrasekharan</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>BDD minimization for approximate computing.</title>
<pages>474-479</pages>
<year>2016</year>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1109/ASPDAC.2016.7428057</ee>
<ee>https://www.wikidata.org/entity/Q59242016</ee>
<crossref>conf/aspdac/2016</crossref>
<url>db/conf/aspdac/aspdac2016.html#SoekenGCD16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/SoekenSGADM16" mdate="2019-06-02">
<author pid="20/3466">Mathias Soeken</author>
<author pid="134/0614">Saeideh Shirinzadeh</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>An MIG-based compiler for programmable logic-in-memory architectures.</title>
<pages>117:1-117:6</pages>
<year>2016</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/2897937.2897985</ee>
<ee>https://www.wikidata.org/entity/Q59241998</ee>
<crossref>conf/dac/2016</crossref>
<url>db/conf/dac/dac2016.html#SoekenSGADM16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/Chandrasekharan16" mdate="2019-06-02">
<author pid="176/2494">Arun Chandrasekharan</author>
<author pid="20/3466">Mathias Soeken</author>
<author orcid="0000-0002-1490-6175" pid="68/758">Daniel Gro&#223;e</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Precise error determination of approximated components in sequential circuits with model checking.</title>
<pages>129:1-129:6</pages>
<year>2016</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/2897937.2898069</ee>
<ee>https://www.wikidata.org/entity/Q59242064</ee>
<crossref>conf/dac/2016</crossref>
<url>db/conf/dac/dac2016.html#Chandrasekharan16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/SoekenC16" mdate="2018-11-06">
<author pid="20/3466">Mathias Soeken</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<title>Unlocking efficiency and scalability of reversible logic synthesis using conventional logic synthesis.</title>
<pages>149:1-149:6</pages>
<year>2016</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/2897937.2898107</ee>
<crossref>conf/dac/2016</crossref>
<url>db/conf/dac/dac2016.html#SoekenC16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/ShirinzadehSGD16" mdate="2017-04-30">
<author pid="134/0614">Saeideh Shirinzadeh</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Fast logic synthesis for RRAM-based in-memory computing using Majority-Inverter Graphs.</title>
<pages>948-953</pages>
<year>2016</year>
<booktitle>DATE</booktitle>
<ee>http://ieeexplore.ieee.org/document/7459444/</ee>
<crossref>conf/date/2016</crossref>
<url>db/conf/date/date2016.html#ShirinzadehSGD16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/SoekenAGM16" mdate="2017-04-30">
<author pid="20/3466">Mathias Soeken</author>
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Optimizing Majority-Inverter Graphs with functional hashing.</title>
<pages>1030-1035</pages>
<year>2016</year>
<booktitle>DATE</booktitle>
<ee>http://ieeexplore.ieee.org/document/7459461/</ee>
<crossref>conf/date/2016</crossref>
<url>db/conf/date/date2016.html#SoekenAGM16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/Sayed-AhmedGKSD16" mdate="2017-04-30">
<author pid="87/10806">Amr A. R. Sayed-Ahmed</author>
<author pid="68/758">Daniel Gro&#223;e</author>
<author pid="91/6876">Ulrich K&#252;hne</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Formal verification of integer multipliers by combining Gr&#246;bner basis with logic reduction.</title>
<pages>1048-1053</pages>
<year>2016</year>
<booktitle>DATE</booktitle>
<ee>http://ieeexplore.ieee.org/document/7459464/</ee>
<crossref>conf/date/2016</crossref>
<url>db/conf/date/date2016.html#Sayed-AhmedGKSD16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ddecs/ShirinzadehSD16" mdate="2019-06-02">
<author pid="134/0614">Saeideh Shirinzadeh</author>
<author pid="20/3466">Mathias Soeken</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Multi-objective BDD optimization for RRAM based circuit design.</title>
<pages>46-51</pages>
<year>2016</year>
<booktitle>DDECS</booktitle>
<ee>https://doi.org/10.1109/DDECS.2016.7482461</ee>
<ee>https://www.wikidata.org/entity/Q59242053</ee>
<crossref>conf/ddecs/2016</crossref>
<url>db/conf/ddecs/ddecs2016.html#ShirinzadehSD16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/fmcad/Sayed-AhmedGSD16" mdate="2019-06-02">
<author pid="87/10806">Amr A. R. Sayed-Ahmed</author>
<author orcid="0000-0002-1490-6175" pid="68/758">Daniel Gro&#223;e</author>
<author pid="20/3466">Mathias Soeken</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Equivalence checking using Gr&#246;bner bases.</title>
<pages>169-176</pages>
<year>2016</year>
<booktitle>FMCAD</booktitle>
<ee>https://doi.org/10.1109/FMCAD.2016.7886676</ee>
<ee>https://www.wikidata.org/entity/Q59241980</ee>
<crossref>conf/fmcad/2016</crossref>
<url>db/conf/fmcad/fmcad2016.html#Sayed-AhmedGSD16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/fpl/PetkovskaSMIM16" mdate="2017-05-21">
<author pid="154/3017">Ana Petkovska</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<author pid="i/PIenne">Paolo Ienne</author>
<author pid="50/976">Alan Mishchenko</author>
<title>Fast hierarchical NPN classification.</title>
<pages>1-4</pages>
<year>2016</year>
<booktitle>FPL</booktitle>
<ee>https://doi.org/10.1109/FPL.2016.7577306</ee>
<crossref>conf/fpl/2016</crossref>
<url>db/conf/fpl/fpl2016.html#PetkovskaSMIM16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/gecco/ShirinzadehSGD16" mdate="2019-06-02">
<author pid="134/0614">Saeideh Shirinzadeh</author>
<author pid="20/3466">Mathias Soeken</author>
<author orcid="0000-0002-1490-6175" pid="68/758">Daniel Gro&#223;e</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Approximate BDD Optimization with Prioritized &#949;-Preferred Evolutionary Algorithm.</title>
<pages>79-80</pages>
<year>2016</year>
<booktitle>GECCO (Companion)</booktitle>
<ee>https://doi.org/10.1145/2908961.2908987</ee>
<ee>https://www.wikidata.org/entity/Q59242006</ee>
<crossref>conf/gecco/2016c</crossref>
<url>db/conf/gecco/gecco2016c.html#ShirinzadehSGD16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/hvc/SoekenRSBMS16" mdate="2018-11-02">
<author pid="20/3466">Mathias Soeken</author>
<author orcid="0000-0003-1630-5952" pid="188/6683">Pascal Raiola</author>
<author pid="67/5881">Baruch Sterin</author>
<author pid="b/BerndBecker">Bernd Becker 0001</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<author pid="74/1145-2">Matthias Sauer 0002</author>
<title>SAT-Based Combinational and Sequential Dependency Computation.</title>
<pages>1-17</pages>
<year>2016</year>
<booktitle>Haifa Verification Conference</booktitle>
<ee>https://doi.org/10.1007/978-3-319-49052-6_1</ee>
<crossref>conf/hvc/2016</crossref>
<url>db/conf/hvc/hvc2016.html#SoekenRSBMS16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/PetkovskaMSMBI16" mdate="2018-11-06">
<author pid="154/3017">Ana Petkovska</author>
<author pid="50/976">Alan Mishchenko</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<author pid="b/RobertKBrayton">Robert K. Brayton</author>
<author pid="i/PIenne">Paolo Ienne</author>
<title>Fast generation of lexicographic satisfiable assignments: enabling canonicity in SAT-based applications.</title>
<pages>4</pages>
<year>2016</year>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1145/2966986.2967040</ee>
<crossref>conf/iccad/2016</crossref>
<url>db/conf/iccad/iccad2016.html#PetkovskaMSMBI16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/Chandrasekharan16" mdate="2019-06-02">
<author pid="176/2494">Arun Chandrasekharan</author>
<author pid="20/3466">Mathias Soeken</author>
<author orcid="0000-0002-1490-6175" pid="68/758">Daniel Gro&#223;e</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Approximation-aware rewriting of AIGs for error tolerant applications.</title>
<pages>83</pages>
<year>2016</year>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1145/2966986.2967003</ee>
<ee>https://www.wikidata.org/entity/Q59242008</ee>
<crossref>conf/iccad/2016</crossref>
<url>db/conf/iccad/iccad2016.html#Chandrasekharan16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/RayHFS16" mdate="2018-11-06">
<author pid="61/14">Sandip Ray</author>
<author pid="99/4204">Ian G. Harris</author>
<author orcid="0000-0001-6433-6265" pid="20/4776">G&#246;rschwin Fey</author>
<author pid="20/3466">Mathias Soeken</author>
<title>Multilevel design understanding: from specification to logic (invited paper).</title>
<pages>133</pages>
<year>2016</year>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1145/2966986.2980093</ee>
<crossref>conf/iccad/2016</crossref>
<url>db/conf/iccad/iccad2016.html#RayHFS16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/SoekenDRM16" mdate="2017-05-26">
<author pid="20/3466">Mathias Soeken</author>
<author pid="14/435">Gerhard W. Dueck</author>
<author pid="59/4283">Md. Mazder Rahman</author>
<author pid="m/DMichaelMiller">D. Michael Miller</author>
<title>An extension of transformation-based reversible and quantum circuit synthesis.</title>
<pages>2290-2293</pages>
<year>2016</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2016.7539041</ee>
<crossref>conf/iscas/2016</crossref>
<url>db/conf/iscas/iscas2016.html#SoekenDRM16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ismvl/ChattopadhyayAS16" mdate="2017-05-26">
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Notes on Majority Boolean Algebra.</title>
<pages>50-55</pages>
<year>2016</year>
<booktitle>ISMVL</booktitle>
<ee>https://doi.org/10.1109/ISMVL.2016.21</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISMVL.2016.21</ee>
<crossref>conf/ismvl/2016</crossref>
<url>db/conf/ismvl/ismvl2016.html#ChattopadhyayAS16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ismvl/AbdessaiedASD16" mdate="2019-06-02">
<author pid="130/8423">Nabila Abdessaied</author>
<author pid="116/3046">Matthew Amy</author>
<author pid="20/3466">Mathias Soeken</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Technology Mapping of Reversible Circuits to Clifford+T Quantum Circuits.</title>
<pages>150-155</pages>
<year>2016</year>
<booktitle>ISMVL</booktitle>
<ee>https://doi.org/10.1109/ISMVL.2016.33</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISMVL.2016.33</ee>
<ee>https://www.wikidata.org/entity/Q59242091</ee>
<crossref>conf/ismvl/2016</crossref>
<url>db/conf/ismvl/ismvl2016.html#AbdessaiedASD16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/lascas/SepulvedaFSDG16" mdate="2017-05-25">
<author pid="89/8883">Johanna Sep&#250;lveda</author>
<author pid="159/2533">Daniel Florez</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="07/493">Jean-Philippe Diguet</author>
<author pid="96/7029">Guy Gogniat</author>
<title>Dynamic NoC buffer allocation for MPSoC timing side channel attack protection.</title>
<pages>91-94</pages>
<year>2016</year>
<booktitle>LASCAS</booktitle>
<ee>https://doi.org/10.1109/LASCAS.2016.7451017</ee>
<crossref>conf/lascas/2016</crossref>
<url>db/conf/lascas/lascas2016.html#SepulvedaFSDG16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/mbmv/Chandrasekharan16" mdate="2017-05-24">
<author pid="176/2494">Arun Chandrasekharan</author>
<author pid="68/758">Daniel Gro&#223;e</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Symbolic Error Metric Determination for Approximate Computing.</title>
<pages>75-76</pages>
<year>2016</year>
<booktitle>MBMV</booktitle>
<ee>https://doi.org/10.6094/UNIFR/10640</ee>
<crossref>conf/mbmv/2016</crossref>
<url>db/conf/mbmv/mbmv2016.html#Chandrasekharan16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/nanoarch/TestaSZARLGM16" mdate="2017-05-23">
<author pid="185/8771">Eleonora Testa</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="149/4835">Odysseas Zografos</author>
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author pid="61/4532">Praveen Raghavan</author>
<author pid="55/5766">Rudy Lauwereins</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Inversion optimization in Majority-Inverter Graphs.</title>
<pages>15-20</pages>
<year>2016</year>
<booktitle>NANOARCH</booktitle>
<ee>https://doi.org/10.1145/2950067.2950072</ee>
<crossref>conf/nanoarch/2016</crossref>
<url>db/conf/nanoarch/nanoarch2016.html#TestaSZARLGM16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/rc/SoekenAM16" mdate="2017-05-19">
<author pid="20/3466">Mathias Soeken</author>
<author pid="130/8423">Nabila Abdessaied</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Enumeration of Reversible Functions and Its Application to Circuit Complexity.</title>
<pages>255-270</pages>
<year>2016</year>
<booktitle>RC</booktitle>
<ee>https://doi.org/10.1007/978-3-319-40578-0_19</ee>
<crossref>conf/rc/2016</crossref>
<url>db/conf/rc/rc2016.html#SoekenAM16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/rc/SoekenDM16" mdate="2017-05-19">
<author pid="20/3466">Mathias Soeken</author>
<author pid="14/435">Gerhard W. Dueck</author>
<author pid="m/DMichaelMiller">D. Michael Miller</author>
<title>A Fast Symbolic Transformation Based Algorithm for Reversible Logic Synthesis.</title>
<pages>307-321</pages>
<year>2016</year>
<booktitle>RC</booktitle>
<ee>https://doi.org/10.1007/978-3-319-40578-0_22</ee>
<crossref>conf/rc/2016</crossref>
<url>db/conf/rc/rc2016.html#SoekenDM16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sat/SoekenMPSIBM16" mdate="2017-05-23">
<author pid="20/3466">Mathias Soeken</author>
<author pid="50/976">Alan Mishchenko</author>
<author pid="154/3017">Ana Petkovska</author>
<author pid="67/5881">Baruch Sterin</author>
<author pid="i/PIenne">Paolo Ienne</author>
<author pid="b/RobertKBrayton">Robert K. Brayton</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Heuristic NPN Classification for Large Functions Using AIGs and LEXSAT.</title>
<pages>212-227</pages>
<year>2016</year>
<booktitle>SAT</booktitle>
<ee>https://doi.org/10.1007/978-3-319-40970-2_14</ee>
<crossref>conf/sat/2016</crossref>
<url>db/conf/sat/sat2016.html#SoekenMPSIBM16</url>
</inproceedings>
</r>
<r><article publtype="informal" key="journals/corr/SoekenRWM16" mdate="2019-09-17">
<author pid="20/3466">Mathias Soeken</author>
<author orcid="0000-0003-0234-2496" pid="r/MartinRottler">Martin R&#246;tteler</author>
<author pid="20/6168">Nathan Wiebe</author>
<author pid="d/GDeMicheli">Giovanni De Micheli</author>
<title>Design Automation and Design Space Exploration for Quantum Computers.</title>
<year>2016</year>
<volume>abs/1612.00631</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1612.00631</ee>
<url>db/journals/corr/corr1612.html#SoekenRWM16</url>
</article>
</r>
<r><book key="books/daglib/0035594" mdate="2019-06-02">
<author pid="20/3466">Mathias Soeken</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Formal Specification Level - Concepts, Methods, and Algorithms.</title>
<pages>I-VIII, 1-138</pages>
<publisher>Springer</publisher>
<year>2015</year>
<isbn>978-3-319-08698-9</isbn>
<ee>https://doi.org/10.1007/978-3-319-08699-6</ee>
<ee>https://www.wikidata.org/entity/Q59242213</ee>
</book>
</r>
<r><article key="journals/sosym/GuerraS15" mdate="2020-09-18">
<author orcid="0000-0002-2818-2278" pid="75/4962">Esther Guerra</author>
<author orcid="0000-0002-0229-8766" pid="20/3466">Mathias Soeken</author>
<title>Specification-driven model transformation testing.</title>
<pages>623-644</pages>
<year>2015</year>
<volume>14</volume>
<journal>Softw. Syst. Model.</journal>
<number>2</number>
<ee>https://doi.org/10.1007/s10270-013-0369-x</ee>
<ee>https://www.wikidata.org/entity/Q62594288</ee>
<url>db/journals/sosym/sosym14.html#GuerraS15</url>
</article>
</r>
<r><inproceedings key="conf/ddecs/Allahyari-Abhari15" mdate="2019-06-02">
<author pid="167/1123">Arman Allahyari-Abhari</author>
<author pid="20/3466">Mathias Soeken</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Requirement Phrasing Assistance Using Automatic Quality Assessment.</title>
<pages>183-188</pages>
<year>2015</year>
<booktitle>DDECS</booktitle>
<ee>https://doi.org/10.1109/DDECS.2015.19</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/DDECS.2015.19</ee>
<ee>https://www.wikidata.org/entity/Q59242229</ee>
<crossref>conf/ddecs/2015</crossref>
<url>db/conf/ddecs/ddecs2015.html#Allahyari-Abhari15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/fmcad/SoekenSDB15" mdate="2016-01-07">
<author pid="20/3466">Mathias Soeken</author>
<author pid="67/5881">Baruch Sterin</author>
<author pid="d/RolfDrechsler">Rolf Drechsler</author>
<author pid="b/RobertKBrayton">Robert K. Brayton</author>
<title>Reverse Engineering with Simulation Graphs.</title>
<pages>152-159</pages>
<year>2015</year>
<booktitle>FMCAD</booktitle>
<crossref>conf/fmcad/2015</crossref>
<url>db/conf/fmcad/fmcad2015.html#SoekenSDB15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/gecco/ShirinzadehSD15" mdate="2019-06-02">
<author pid="134/0614">Saeideh Shirinzadeh</author>
<author pid="20/3466">Mathias Soeken</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Multi-Objective BDD Optimization with Evolutionary Algorithms.</title>
<pages>751-758</pages>
<year>2015</year>
<booktitle>GECCO</booktitle>
<ee>https://doi.org/10.1145/2739480.2754718</ee>
<ee>https://www.wikidata.org/entity/Q59242224</ee>
<crossref>conf/gecco/2015</crossref>
<url>db/conf/gecco/gecco2015.html#ShirinzadehSD15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ismvl/SoekenC15" mdate="2017-05-26">
<author pid="20/3466">Mathias Soeken</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<title>Fredkin-Enabled Transformation-Based Reversible Logic Synthesis.</title>
<pages>60-65</pages>
<year>2015</year>
<booktitle>ISMVL</booktitle>
<ee>https://doi.org/10.1109/ISMVL.2015.37</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISMVL.2015.37</ee>
<crossref>conf/ismvl/2015</crossref>
<url>db/conf/ismvl/ismvl2015.html#SoekenC15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ismvl/RahmanSD15" mdate="2017-05-26">
<author pid="59/4283">Md. Mazder Rahman</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="14/435">Gerhard W. Dueck</author>
<title>Dynamic Template Matching with Mixed-Polarity Toffoli Gates.</title>
<pages>72-77</pages>
<year>2015</year>
<booktitle>ISMVL</booktitle>
<ee>https://doi.org/10.1109/ISMVL.2015.44</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISMVL.2015.44</ee>
<crossref>conf/ismvl/2015</crossref>
<url>db/conf/ismvl/ismvl2015.html#RahmanSD15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/models/PrzigodaPSWD15" mdate="2019-05-28">
<author pid="54/11061">Nils Przigoda</author>
<author pid="117/6783">Judith Peters</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="98/1744">Robert Wille</author>
<author pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Towards an Automatic Approach for Restricting UML/OCL Invariability Clauses.</title>
<pages>44-47</pages>
<year>2015</year>
<booktitle>MoDeVVa@MoDELS</booktitle>
<ee type="oa">http://ceur-ws.org/Vol-1514/paper6.pdf</ee>
<crossref>conf/models/2015modevva</crossref>
<url>db/conf/models/modevva2015.html#PrzigodaPSWD15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/rc/ThomsenKS15" mdate="2017-06-05">
<author pid="73/3598">Michael Kirkedal Thomsen</author>
<author orcid="0000-0002-7672-799X" pid="163/9898">Robin Kaarsgaard</author>
<author pid="20/3466">Mathias Soeken</author>
<title>Ricercar: A Language for Describing and Rewriting Reversible Circuits with Ancillae and Its Permutation Semantics.</title>
<pages>200-215</pages>
<year>2015</year>
<booktitle>RC</booktitle>
<ee>https://doi.org/10.1007/978-3-319-20860-2_13</ee>
<crossref>conf/rc/2015</crossref>
<url>db/conf/rc/rc2015.html#ThomsenKS15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/rc/AbdessaiedSD15" mdate="2019-06-02">
<author pid="130/8423">Nabila Abdessaied</author>
<author pid="20/3466">Mathias Soeken</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Technology Mapping for Single Target Gate Based Circuits Using Boolean Functional Decomposition.</title>
<pages>219-232</pages>
<year>2015</year>
<booktitle>RC</booktitle>
<ee>https://doi.org/10.1007/978-3-319-20860-2_14</ee>
<ee>https://www.wikidata.org/entity/Q59242245</ee>
<crossref>conf/rc/2015</crossref>
<url>db/conf/rc/rc2015.html#AbdessaiedSD15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/tap/SoekenSD15" mdate="2020-06-23">
<author pid="20/3466">Mathias Soeken</author>
<author pid="118/8335">Julia Seiter</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Coverage of OCL Operation Specifications and Invariants.</title>
<pages>191-207</pages>
<year>2015</year>
<booktitle>TAP@STAF</booktitle>
<ee>https://doi.org/10.1007/978-3-319-21215-9_12</ee>
<ee>https://www.wikidata.org/entity/Q59242193</ee>
<crossref>conf/tap/2015</crossref>
<url>db/conf/tap/tap2015.html#SoekenSD15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsi/AbdessaiedSDD15" mdate="2019-06-02">
<author pid="130/8423">Nabila Abdessaied</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="14/435">Gerhard W. Dueck</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Reversible circuit rewriting with simulated annealing.</title>
<pages>286-291</pages>
<year>2015</year>
<booktitle>VLSI-SoC</booktitle>
<ee>https://doi.org/10.1109/VLSI-SoC.2015.7314431</ee>
<ee>https://www.wikidata.org/entity/Q59242236</ee>
<crossref>conf/vlsi/2015soc</crossref>
<url>db/conf/vlsi/vlsisoc2015.html#AbdessaiedSDD15</url>
</inproceedings>
</r>
<r><article publtype="informal" key="journals/corr/SoekenTDM15" mdate="2018-08-13">
<author pid="20/3466">Mathias Soeken</author>
<author pid="73/3598">Michael Kirkedal Thomsen</author>
<author pid="14/435">Gerhard W. Dueck</author>
<author pid="m/DMichaelMiller">D. Michael Miller</author>
<title>Self-Inverse Functions and Palindromic Circuits.</title>
<year>2015</year>
<volume>abs/1502.05825</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1502.05825</ee>
<url>db/journals/corr/corr1502.html#SoekenTDM15</url>
</article>
</r>
<r><article key="journals/integration/WilleSMD14" mdate="2020-02-20">
<author orcid="0000-0002-4993-7860" pid="98/1744">Robert Wille</author>
<author orcid="0000-0002-0229-8766" pid="20/3466">Mathias Soeken</author>
<author pid="m/DMichaelMiller">D. Michael Miller</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Trading off circuit lines and gate costs in the synthesis of reversible logic.</title>
<pages>284-294</pages>
<year>2014</year>
<volume>47</volume>
<journal>Integr.</journal>
<number>2</number>
<ee>https://doi.org/10.1016/j.vlsi.2013.08.002</ee>
<ee>https://www.wikidata.org/entity/Q59242324</ee>
<url>db/journals/integration/integration47.html#WilleSMD14</url>
</article>
</r>
<r><article key="journals/ipl/AbdessaiedSTD14" mdate="2019-06-02">
<author pid="130/8423">Nabila Abdessaied</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="73/3598">Michael Kirkedal Thomsen</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Upper bounds for reversible circuits based on Young subgroups.</title>
<pages>282-286</pages>
<year>2014</year>
<volume>114</volume>
<journal>Inf. Process. Lett.</journal>
<number>6</number>
<ee>https://doi.org/10.1016/j.ipl.2014.01.003</ee>
<ee>https://www.wikidata.org/entity/Q59242326</ee>
<url>db/journals/ipl/ipl114.html#AbdessaiedSTD14</url>
</article>
</r>
<r><inproceedings key="conf/fdl/RienerSWFD14" mdate="2019-06-02">
<author pid="117/2577">Heinz Riener</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="163/6829">Clemens Werther</author>
<author orcid="0000-0001-6433-6265" pid="20/4776">G&#246;rschwin Fey</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>MetaSMT: a unified interface to SMT-LIB2.</title>
<pages>1-6</pages>
<year>2014</year>
<booktitle>FDL</booktitle>
<ee>https://doi.org/10.1109/FDL.2014.7119353</ee>
<ee>https://www.wikidata.org/entity/Q59242221</ee>
<crossref>conf/fdl/2014</crossref>
<url>db/conf/fdl/fdl2014.html#RienerSWFD14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/fdl/SoekenHAHD14" mdate="2019-06-02">
<author pid="20/3466">Mathias Soeken</author>
<author pid="163/6911">Christopher B. Harris</author>
<author pid="130/8423">Nabila Abdessaied</author>
<author pid="99/4204">Ian G. Harris</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Automating the translation of assertions using natural language processing techniques.</title>
<pages>1-8</pages>
<year>2014</year>
<booktitle>FDL</booktitle>
<ee>https://doi.org/10.1109/FDL.2014.7119356</ee>
<ee>https://www.wikidata.org/entity/Q59242174</ee>
<crossref>conf/fdl/2014</crossref>
<url>db/conf/fdl/fdl2014.html#SoekenHAHD14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/DrechslerSW14" mdate="2019-06-02">
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<author pid="20/3466">Mathias Soeken</author>
<author orcid="0000-0002-4993-7860" pid="98/1744">Robert Wille</author>
<title>Automated and quality-driven requirements engineering.</title>
<pages>586-590</pages>
<year>2014</year>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1109/ICCAD.2014.7001410</ee>
<ee>http://dl.acm.org/citation.cfm?id=2691483</ee>
<ee>https://www.wikidata.org/entity/Q59242155</ee>
<crossref>conf/iccad/2014</crossref>
<url>db/conf/iccad/iccad2014.html#DrechslerSW14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ifip5-7/WiesnerGSTD14" mdate="2019-06-02">
<author pid="77/999">Stefan Wiesner</author>
<author pid="01/3230">Christian Gorldt</author>
<author pid="20/3466">Mathias Soeken</author>
<author orcid="0000-0002-5911-805X" pid="66/6259">Klaus-Dieter Thoben</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Requirements Engineering for Cyber-Physical Systems - Challenges in the Context of &#34;Industrie 4.0&#34;.</title>
<pages>281-288</pages>
<year>2014</year>
<booktitle>APMS (1)</booktitle>
<ee type="oa">https://doi.org/10.1007/978-3-662-44739-0_35</ee>
<ee>https://www.wikidata.org/entity/Q59242314</ee>
<crossref>conf/ifip5-7/2014apms1</crossref>
<url>db/conf/ifip5-7/apms2014-1.html#WiesnerGSTD14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/mbmv/SoekenND14" mdate="2014-03-13">
<author pid="20/3466">Mathias Soeken</author>
<author pid="142/7978">Max Nitze</author>
<author pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Formale Methoden f&#252;r Alle.</title>
<pages>213-216</pages>
<year>2014</year>
<booktitle>MBMV</booktitle>
<crossref>conf/mbmv/2014</crossref>
<url>db/conf/mbmv/mbmv2014.html#SoekenND14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/rc/AbdessaiedSD14" mdate="2019-06-02">
<author pid="130/8423">Nabila Abdessaied</author>
<author pid="20/3466">Mathias Soeken</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Quantum Circuit Optimization by Hadamard Gate Reduction.</title>
<pages>149-162</pages>
<year>2014</year>
<booktitle>RC</booktitle>
<ee>https://doi.org/10.1007/978-3-319-08494-7_12</ee>
<ee>https://www.wikidata.org/entity/Q59242312</ee>
<crossref>conf/rc/2014</crossref>
<url>db/conf/rc/rc2014.html#AbdessaiedSD14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/rc/MillerSD14" mdate="2019-06-02">
<author pid="m/DMichaelMiller">D. Michael Miller</author>
<author pid="20/3466">Mathias Soeken</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Mapping NCV Circuits to Optimized Clifford+T Circuits.</title>
<pages>163-175</pages>
<year>2014</year>
<booktitle>RC</booktitle>
<ee>https://doi.org/10.1007/978-3-319-08494-7_13</ee>
<ee>https://www.wikidata.org/entity/Q59242296</ee>
<crossref>conf/rc/2014</crossref>
<url>db/conf/rc/rc2014.html#MillerSD14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/DrechslerLS14" mdate="2019-06-02">
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<author pid="10/1634-1">Hoang Minh Le 0001</author>
<author pid="20/3466">Mathias Soeken</author>
<title>Self-Verification as the Key Technology for Next Generation Electronic Systems.</title>
<pages>15:1-15:4</pages>
<year>2014</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1145/2660540.2660983</ee>
<ee>https://www.wikidata.org/entity/Q59242320</ee>
<crossref>conf/sbcci/2014</crossref>
<url>db/conf/sbcci/sbcci2014.html#DrechslerLS14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/semeval/BornebuschCDDDF14" mdate="2020-01-28">
<author pid="153/1280">Fritjof Bornebusch</author>
<author pid="153/1004">Glaucia Cancino</author>
<author pid="118/8315">Melanie Diepenbeck</author>
<author pid="d/RolfDrechsler">Rolf Drechsler</author>
<author pid="153/0937">Smith Djomkam</author>
<author pid="153/0965">Alvine Nzeungang Fanseu</author>
<author pid="153/1039">Maryam Jalali</author>
<author pid="68/10459">Marc Michael</author>
<author pid="153/1203">Jamal Mohsen</author>
<author pid="142/7978">Max Nitze</author>
<author pid="153/1099">Christina Plump</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="153/1157">Hubert Fred Tchambo</author>
<author pid="132/7400">Toni</author>
<author pid="153/1137">Henning Ziegler</author>
<title>iTac: Aspect Based Sentiment Analysis using Sentiment Trees and Dictionaries.</title>
<pages>351-355</pages>
<year>2014</year>
<booktitle>SemEval@COLING</booktitle>
<ee type="oa">https://doi.org/10.3115/v1/s14-2059</ee>
<ee type="oa">https://www.aclweb.org/anthology/S14-2059/</ee>
<crossref>conf/semeval/2014</crossref>
<url>db/conf/semeval/semeval2014.html#BornebuschCDDDF14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/tap/DiepenbeckKSD14" mdate="2020-06-23">
<author pid="118/8315">Melanie Diepenbeck</author>
<author pid="91/6876">Ulrich K&#252;hne</author>
<author pid="20/3466">Mathias Soeken</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Behaviour Driven Development for Tests and Verification.</title>
<pages>61-77</pages>
<year>2014</year>
<booktitle>TAP@STAF</booktitle>
<ee>https://doi.org/10.1007/978-3-319-09099-3_5</ee>
<ee>https://www.wikidata.org/entity/Q59242262</ee>
<crossref>conf/tap/2014</crossref>
<url>db/conf/tap/tap2014.html#DiepenbeckKSD14</url>
</inproceedings>
</r>
<r><article publtype="informal" key="journals/corr/SoekenAD14" mdate="2018-08-13">
<author pid="20/3466">Mathias Soeken</author>
<author pid="130/8423">Nabila Abdessaied</author>
<author pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>A framework for reversible circuit complexity.</title>
<year>2014</year>
<volume>abs/1407.5878</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1407.5878</ee>
<url>db/journals/corr/corr1407.html#SoekenAD14</url>
</article>
</r>
<r><article publtype="informal" key="journals/corr/SoekenWKMD14" mdate="2018-08-13">
<author pid="20/3466">Mathias Soeken</author>
<author pid="98/1744">Robert Wille</author>
<author pid="58/10052">Oliver Kesz&#246;cze</author>
<author pid="m/DMichaelMiller">D. Michael Miller</author>
<author pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Embedding of Large Boolean Functions for Reversible Logic.</title>
<year>2014</year>
<volume>abs/1408.3586</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1408.3586</ee>
<url>db/journals/corr/corr1408.html#SoekenWKMD14</url>
</article>
</r>
<r><article publtype="informal" key="journals/corr/SoekenTDD14" mdate="2018-08-13">
<author pid="20/3466">Mathias Soeken</author>
<author pid="130/8443">Laura Tague</author>
<author pid="14/435">Gerhard W. Dueck</author>
<author pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Ancilla-free synthesis of large reversible functions using binary decision diagrams.</title>
<year>2014</year>
<volume>abs/1408.3955</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1408.3955</ee>
<url>db/journals/corr/corr1408.html#SoekenTDD14</url>
</article>
</r>
<r><phdthesis key="phd/dnb/Soeken13" mdate="2016-04-22">
<author pid="20/3466">Mathias Soeken</author>
<title>Formal specification level: concepts, methods, and algorithms.</title>
<year>2013</year>
<pages>1-128</pages>
<school>University of Bremen</school>
<ee>http://d-nb.info/104841096X</ee>
</phdthesis>
</r>
<r><article key="journals/mvl/WilleSPD13" mdate="2020-04-02">
<author pid="98/1744">Robert Wille</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="54/11061">Nils Przigoda</author>
<author pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Effect of Negative Control Lines on the Exact Synthesis of Reversible Circuits.</title>
<pages>627-640</pages>
<year>2013</year>
<volume>21</volume>
<journal>J. Multiple Valued Log. Soft Comput.</journal>
<number>5-6</number>
<ee>http://www.oldcitypublishing.com/journals/mvlsc-home/mvlsc-issue-contents/mvlsc-volume-21-number-5-6-2013/mvlsc-21-5-6-p-627-640/</ee>
<url>db/journals/mvl/mvl21.html#WilleSPD13</url>
</article>
</r>
<r><inproceedings key="conf/aspdac/WilleSOD13" mdate="2019-06-02">
<author orcid="0000-0002-4993-7860" pid="98/1744">Robert Wille</author>
<author orcid="0000-0002-0229-8766" pid="20/3466">Mathias Soeken</author>
<author pid="37/11525">Christian Otterstedt</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Improving the mapping of reversible circuits to quantum circuits using multiple target lines.</title>
<pages>145-150</pages>
<year>2013</year>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1109/ASPDAC.2013.6509587</ee>
<ee>https://www.wikidata.org/entity/Q59242365</ee>
<crossref>conf/aspdac/2013</crossref>
<url>db/conf/aspdac/aspdac2013.html#WilleSOD13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/SeiterWSD13" mdate="2019-06-02">
<author pid="118/8335">Julia Seiter</author>
<author orcid="0000-0002-4993-7860" pid="98/1744">Robert Wille</author>
<author orcid="0000-0002-0229-8766" pid="20/3466">Mathias Soeken</author>
<author pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Determining relevant model elements for the verification of UML/OCL specifications.</title>
<pages>1189-1192</pages>
<year>2013</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.7873/DATE.2013.247</ee>
<ee>http://dl.acm.org/citation.cfm?id=2485574</ee>
<ee>https://www.wikidata.org/entity/Q62513123</ee>
<crossref>conf/date/2013</crossref>
<url>db/conf/date/date2013.html#SeiterWSD13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/WilleGSKD13" mdate="2019-06-02">
<author orcid="0000-0002-4993-7860" pid="98/1744">Robert Wille</author>
<author pid="g/MartinGogolla">Martin Gogolla</author>
<author orcid="0000-0002-0229-8766" pid="20/3466">Mathias Soeken</author>
<author pid="68/491">Mirco Kuhlmann</author>
<author pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Towards a generic verification methodology for system models.</title>
<pages>1193-1196</pages>
<year>2013</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.7873/DATE.2013.248</ee>
<ee>http://dl.acm.org/citation.cfm?id=2485575</ee>
<ee>https://www.wikidata.org/entity/Q62513134</ee>
<crossref>conf/date/2013</crossref>
<url>db/conf/date/date2013.html#WilleGSKD13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ddecs/DrechslerS13" mdate="2019-06-02">
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<author orcid="0000-0002-0229-8766" pid="20/3466">Mathias Soeken</author>
<title>Hardware-Software Co-Visualization: Developing systems in the holodeck.</title>
<pages>1-4</pages>
<year>2013</year>
<booktitle>DDECS</booktitle>
<ee>https://doi.org/10.1109/DDECS.2013.6549775</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/DDECS.2013.6549775</ee>
<ee>https://www.wikidata.org/entity/Q59242357</ee>
<crossref>conf/ddecs/2013</crossref>
<url>db/conf/ddecs/ddecs2013.html#DrechslerS13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/gi/DrechslerW13" mdate="2021-01-13">
<author pid="d/RolfDrechsler">Rolf Drechsler</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="98/1744">Robert Wille</author>
<title>Text statt C++: Automatisierung des Systementwurfs mit Hilfe nat&#252;rlicher Sprachverarbeitung.</title>
<pages>151</pages>
<year>2013</year>
<booktitle>GI-Jahrestagung</booktitle>
<crossref>conf/gi/2013</crossref>
<url>db/conf/gi/gi2013.html#DrechslerW13</url>
<ee type="oa">https://dl.gi.de/20.500.12116/20699</ee>
</inproceedings>
</r>
<r><inproceedings key="conf/gi/Soeken13" mdate="2014-12-08">
<author pid="20/3466">Mathias Soeken</author>
<title>Formale Spezifikationsebene.</title>
<pages>241-250</pages>
<year>2013</year>
<booktitle>Ausgezeichnete Informatikdissertationen</booktitle>
<crossref>conf/gi/2013diss</crossref>
<url>db/conf/gi/diss2013.html#Soeken13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/icse/DiepenbeckSGD13" mdate="2019-06-02">
<author pid="118/8315">Melanie Diepenbeck</author>
<author orcid="0000-0002-0229-8766" pid="20/3466">Mathias Soeken</author>
<author pid="68/758">Daniel Gro&#223;e</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Towards automatic scenario generation from coverage information.</title>
<pages>82-88</pages>
<year>2013</year>
<booktitle>AST</booktitle>
<ee>https://doi.org/10.1109/IWAST.2013.6595796</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/IWAST.2013.6595796</ee>
<ee>http://dl.acm.org/citation.cfm?id=2662432</ee>
<ee>https://www.wikidata.org/entity/Q59242403</ee>
<crossref>conf/icse/2013ast</crossref>
<url>db/conf/icse/ast2013.html#DiepenbeckSGD13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/idt/SoekenD13" mdate="2019-06-02">
<author pid="20/3466">Mathias Soeken</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Grammar-based program generation based on model finding.</title>
<pages>1-5</pages>
<year>2013</year>
<booktitle>IDT</booktitle>
<ee>https://doi.org/10.1109/IDT.2013.6727084</ee>
<ee>https://www.wikidata.org/entity/Q59242352</ee>
<crossref>conf/idt/2013</crossref>
<url>db/conf/idt/idt2013.html#SoekenD13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ismvl/TagueSMD13" mdate="2019-06-02">
<author pid="130/8443">Laura Tague</author>
<author orcid="0000-0002-0229-8766" pid="20/3466">Mathias Soeken</author>
<author pid="27/3374">Shin-ichi Minato</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Debugging of Reversible Circuits Using pDDs.</title>
<pages>316-321</pages>
<year>2013</year>
<booktitle>ISMVL</booktitle>
<ee>https://doi.org/10.1109/ISMVL.2013.22</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISMVL.2013.22</ee>
<ee>https://www.wikidata.org/entity/Q59242341</ee>
<crossref>conf/ismvl/2013</crossref>
<url>db/conf/ismvl/ismvl2013.html#TagueSMD13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ismvl/AbdessaiedSWD13" mdate="2019-06-02">
<author pid="130/8423">Nabila Abdessaied</author>
<author orcid="0000-0002-0229-8766" pid="20/3466">Mathias Soeken</author>
<author orcid="0000-0002-4993-7860" pid="98/1744">Robert Wille</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Exact Template Matching Using Boolean Satisfiability.</title>
<pages>328-333</pages>
<year>2013</year>
<booktitle>ISMVL</booktitle>
<ee>https://doi.org/10.1109/ISMVL.2013.26</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISMVL.2013.26</ee>
<ee>https://www.wikidata.org/entity/Q59242343</ee>
<crossref>conf/ismvl/2013</crossref>
<url>db/conf/ismvl/ismvl2013.html#AbdessaiedSWD13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/mbmv/SoekenWKD13" mdate="2013-03-18">
<author pid="20/3466">Mathias Soeken</author>
<author pid="98/1744">Robert Wille</author>
<author pid="127/3873">Eugen Kuksa</author>
<author pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Generierung von OCL-Ausdr&#252;cken aus nat&#252;rlichsprachlichen Beschreibungen.</title>
<pages>99-103</pages>
<year>2013</year>
<booktitle>MBMV</booktitle>
<crossref>conf/mbmv/2013</crossref>
<url>db/conf/mbmv/mbmv2013.html#SoekenWKD13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/rc/SoekenT13" mdate="2017-06-05">
<author orcid="0000-0002-0229-8766" pid="20/3466">Mathias Soeken</author>
<author pid="73/3598">Michael Kirkedal Thomsen</author>
<title>White Dots do Matter: Rewriting Reversible Logic Circuits.</title>
<pages>196-208</pages>
<year>2013</year>
<booktitle>RC</booktitle>
<ee>https://doi.org/10.1007/978-3-642-38986-3_16</ee>
<crossref>conf/rc/2013</crossref>
<url>db/conf/rc/rc2013.html#SoekenT13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/rc/AbdessaiedWSD13" mdate="2017-06-05">
<author pid="130/8423">Nabila Abdessaied</author>
<author orcid="0000-0002-4993-7860" pid="98/1744">Robert Wille</author>
<author orcid="0000-0002-0229-8766" pid="20/3466">Mathias Soeken</author>
<author pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Reducing the Depth of Quantum Circuits Using Additional Circuit Lines.</title>
<pages>221-233</pages>
<year>2013</year>
<booktitle>RC</booktitle>
<ee>https://doi.org/10.1007/978-3-642-38986-3_18</ee>
<crossref>conf/rc/2013</crossref>
<url>db/conf/rc/rc2013.html#AbdessaiedWSD13</url>
</inproceedings>
</r>
<r><article publtype="informal" key="journals/corr/SoekenMD13" mdate="2018-08-13">
<author pid="20/3466">Mathias Soeken</author>
<author pid="m/DMichaelMiller">D. Michael Miller</author>
<author pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>On quantum circuits employing roots of the Pauli matrices.</title>
<year>2013</year>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1308.2493</ee>
<volume>abs/1308.2493</volume>
<url>db/journals/corr/corr1308.html#SoekenMD13</url>
</article>
</r>
<r><article key="journals/mvl/SoekenFWD12" mdate="2020-04-02">
<author pid="20/3466">Mathias Soeken</author>
<author pid="06/7356">Stefan Frehse</author>
<author pid="98/1744">Robert Wille</author>
<author pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>RevKit: A Toolkit for Reversible Circuit Design.</title>
<pages>55-65</pages>
<year>2012</year>
<volume>18</volume>
<journal>J. Multiple Valued Log. Soft Comput.</journal>
<number>1</number>
<ee>http://www.oldcitypublishing.com/journals/mvlsc-home/mvlsc-issue-contents/mvlsc-volume-18-number-1-2012/mvlsc-18-1-p-55-65/</ee>
<url>db/journals/mvl/mvl18.html#SoekenFWD12</url>
</article>
</r>
<r><inproceedings key="conf/aspdac/SoekenWHPD12" mdate="2019-06-02">
<author orcid="0000-0002-0229-8766" pid="20/3466">Mathias Soeken</author>
<author orcid="0000-0002-4993-7860" pid="98/1744">Robert Wille</author>
<author pid="82/11061">Christoph Hilken</author>
<author orcid="0000-0001-8947-3282" pid="54/11061">Nils Przigoda</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Synthesis of reversible circuits with minimal lines for large functions.</title>
<pages>85-92</pages>
<year>2012</year>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1109/ASPDAC.2012.6165069</ee>
<ee>https://www.wikidata.org/entity/Q59242509</ee>
<crossref>conf/aspdac/2012</crossref>
<url>db/conf/aspdac/aspdac2012.html#SoekenWHPD12</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/WilleSD12" mdate="2019-06-02">
<author pid="98/1744">Robert Wille</author>
<author orcid="0000-0002-0229-8766" pid="20/3466">Mathias Soeken</author>
<author pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Debugging of inconsistent UML/OCL models.</title>
<pages>1078-1083</pages>
<year>2012</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.1109/DATE.2012.6176655</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/DATE.2012.6176655</ee>
<ee>http://dl.acm.org/citation.cfm?id=2492974</ee>
<ee>https://www.wikidata.org/entity/Q62594290</ee>
<crossref>conf/date/2012</crossref>
<url>db/conf/date/date2012.html#WilleSD12</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/SoekenWD12" mdate="2019-06-02">
<author orcid="0000-0002-0229-8766" pid="20/3466">Mathias Soeken</author>
<author pid="98/1744">Robert Wille</author>
<author pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Eliminating invariants in UML/OCL models.</title>
<pages>1142-1145</pages>
<year>2012</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.1109/DATE.2012.6176669</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/DATE.2012.6176669</ee>
<ee>http://dl.acm.org/citation.cfm?id=2492990</ee>
<ee>https://www.wikidata.org/entity/Q62594291</ee>
<crossref>conf/date/2012</crossref>
<url>db/conf/date/date2012.html#SoekenWD12</url>
</inproceedings>
</r>
<r><inproceedings key="conf/fdl/DrechslerSW12a" mdate="2019-06-02">
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<author orcid="0000-0002-0229-8766" pid="20/3466">Mathias Soeken</author>
<author orcid="0000-0002-4993-7860" pid="98/1744">Robert Wille</author>
<title>Formal Specification Level.</title>
<pages>37-52</pages>
<year>2012</year>
<booktitle>FDL (Selected Papers)</booktitle>
<ee>https://doi.org/10.1007/978-3-319-01418-0_3</ee>
<ee>https://www.wikidata.org/entity/Q59242281</ee>
<crossref>conf/fdl/2012s</crossref>
<url>db/conf/fdl/fdl2012s.html#DrechslerSW12a</url>
</inproceedings>
</r>
<r><inproceedings key="conf/fdl/DrechslerSW12" mdate="2017-04-30">
<author pid="d/RolfDrechsler">Rolf Drechsler</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="98/1744">Robert Wille</author>
<title>Formal Specification Level: Towards verification-driven design based on natural language processing.</title>
<pages>53-58</pages>
<year>2012</year>
<booktitle>FDL</booktitle>
<ee>http://ieeexplore.ieee.org/document/6336984/</ee>
<crossref>conf/fdl/2012</crossref>
<url>db/conf/fdl/fdl2012.html#DrechslerSW12</url>
</inproceedings>
</r>
<r><inproceedings key="conf/gg/DrechslerDGKLSSW12" mdate="2019-06-02">
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<author pid="118/8315">Melanie Diepenbeck</author>
<author orcid="0000-0002-1490-6175" pid="68/758">Daniel Gro&#223;e</author>
<author pid="91/6876">Ulrich K&#252;hne</author>
<author pid="10/1634-1">Hoang Minh Le 0001</author>
<author pid="118/8335">Julia Seiter</author>
<author orcid="0000-0002-0229-8766" pid="20/3466">Mathias Soeken</author>
<author orcid="0000-0002-4993-7860" pid="98/1744">Robert Wille</author>
<title>Completeness-Driven Development.</title>
<pages>38-50</pages>
<year>2012</year>
<booktitle>ICGT</booktitle>
<ee>https://doi.org/10.1007/978-3-642-33654-6_3</ee>
<ee>https://www.wikidata.org/entity/Q59242457</ee>
<crossref>conf/gg/2012</crossref>
<url>db/conf/gg/icgt2012.html#DrechslerDGKLSSW12</url>
</inproceedings>
</r>
<r><inproceedings key="conf/hldvt/DiepenbeckSGD12" mdate="2019-06-02">
<author pid="118/8315">Melanie Diepenbeck</author>
<author orcid="0000-0002-0229-8766" pid="20/3466">Mathias Soeken</author>
<author pid="68/758">Daniel Gro&#223;e</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Behavior Driven Development for circuit design and verification.</title>
<pages>9-16</pages>
<year>2012</year>
<booktitle>HLDVT</booktitle>
<ee>https://doi.org/10.1109/HLDVT.2012.6418237</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/HLDVT.2012.6418237</ee>
<ee>https://www.wikidata.org/entity/Q59242443</ee>
<crossref>conf/hldvt/2012</crossref>
<url>db/conf/hldvt/hldvt2012.html#DiepenbeckSGD12</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ismvl/WilleSPD12" mdate="2019-06-02">
<author orcid="0000-0002-4993-7860" pid="98/1744">Robert Wille</author>
<author orcid="0000-0002-0229-8766" pid="20/3466">Mathias Soeken</author>
<author orcid="0000-0001-8947-3282" pid="54/11061">Nils Przigoda</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Exact Synthesis of Toffoli Gate Circuits with Negative Control Lines.</title>
<pages>69-74</pages>
<year>2012</year>
<booktitle>ISMVL</booktitle>
<ee>https://doi.org/10.1109/ISMVL.2012.71</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISMVL.2012.71</ee>
<ee>https://www.wikidata.org/entity/Q59242465</ee>
<crossref>conf/ismvl/2012</crossref>
<url>db/conf/ismvl/ismvl2012.html#WilleSPD12</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ismvl/SoekenSWMD12" mdate="2019-06-02">
<author orcid="0000-0002-0229-8766" pid="20/3466">Mathias Soeken</author>
<author pid="43/7127">Zahra Sasanian</author>
<author orcid="0000-0002-4993-7860" pid="98/1744">Robert Wille</author>
<author pid="m/DMichaelMiller">D. Michael Miller</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Optimizing the Mapping of Reversible Circuits to Four-Valued Quantum Gate Circuits.</title>
<pages>173-178</pages>
<year>2012</year>
<booktitle>ISMVL</booktitle>
<ee>https://doi.org/10.1109/ISMVL.2012.64</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISMVL.2012.64</ee>
<ee>https://www.wikidata.org/entity/Q59242485</ee>
<crossref>conf/ismvl/2012</crossref>
<url>db/conf/ismvl/ismvl2012.html#SoekenSWMD12</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ismvl/SoekenWOD12" mdate="2019-06-02">
<author orcid="0000-0002-0229-8766" pid="20/3466">Mathias Soeken</author>
<author orcid="0000-0002-4993-7860" pid="98/1744">Robert Wille</author>
<author pid="37/11525">Christian Otterstedt</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>A Synthesis Flow for Sequential Reversible Circuits.</title>
<pages>299-304</pages>
<year>2012</year>
<booktitle>ISMVL</booktitle>
<ee>https://doi.org/10.1109/ISMVL.2012.72</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISMVL.2012.72</ee>
<ee>https://www.wikidata.org/entity/Q59242426</ee>
<crossref>conf/ismvl/2012</crossref>
<url>db/conf/ismvl/ismvl2012.html#SoekenWOD12</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isvlsi/WilleSSD12" mdate="2019-06-02">
<author orcid="0000-0002-4993-7860" pid="98/1744">Robert Wille</author>
<author orcid="0000-0002-0229-8766" pid="20/3466">Mathias Soeken</author>
<author pid="20/11523">Eleonora Sch&#246;nborn</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Circuit Line Minimization in the HDL-Based Synthesis of Reversible Logic.</title>
<pages>213-218</pages>
<year>2012</year>
<booktitle>ISVLSI</booktitle>
<ee>https://doi.org/10.1109/ISVLSI.2012.43</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2012.43</ee>
<ee>https://www.wikidata.org/entity/Q59242452</ee>
<crossref>conf/isvlsi/2012</crossref>
<url>db/conf/isvlsi/isvlsi2012.html#WilleSSD12</url>
</inproceedings>
</r>
<r><inproceedings key="conf/rc/SeiterSWD12" mdate="2019-06-02">
<author pid="118/8335">Julia Seiter</author>
<author orcid="0000-0002-0229-8766" pid="20/3466">Mathias Soeken</author>
<author orcid="0000-0002-4993-7860" pid="98/1744">Robert Wille</author>
<author pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Property Checking of Quantum Circuits Using Quantum Multiple-Valued Decision Diagrams.</title>
<pages>183-196</pages>
<year>2012</year>
<booktitle>RC</booktitle>
<ee>https://doi.org/10.1007/978-3-642-36315-3_15</ee>
<ee>https://www.wikidata.org/entity/Q62513090</ee>
<crossref>conf/rc/2012</crossref>
<url>db/conf/rc/rc2012.html#SeiterSWD12</url>
</inproceedings>
</r>
<r><inproceedings key="conf/rc/SoekenWMD12" mdate="2017-06-05">
<author orcid="0000-0002-0229-8766" pid="20/3466">Mathias Soeken</author>
<author orcid="0000-0002-4993-7860" pid="98/1744">Robert Wille</author>
<author pid="27/3374">Shin-ichi Minato</author>
<author pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Using <i>&#960;</i>DDs in the Design of Reversible Circuits.</title>
<pages>197-203</pages>
<year>2012</year>
<booktitle>RC</booktitle>
<ee>https://doi.org/10.1007/978-3-642-36315-3_16</ee>
<crossref>conf/rc/2012</crossref>
<url>db/conf/rc/rc2012.html#SoekenWMD12</url>
</inproceedings>
</r>
<r><inproceedings key="conf/tools/SoekenWD12" mdate="2019-06-02">
<author orcid="0000-0002-0229-8766" pid="20/3466">Mathias Soeken</author>
<author orcid="0000-0002-4993-7860" pid="98/1744">Robert Wille</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Assisted Behavior Driven Development Using Natural Language Processing.</title>
<pages>269-287</pages>
<year>2012</year>
<booktitle>TOOLS (50)</booktitle>
<ee>https://doi.org/10.1007/978-3-642-30561-0_19</ee>
<ee>https://www.wikidata.org/entity/Q59242433</ee>
<crossref>conf/tools/50-2012</crossref>
<url>db/conf/tools/tools50-2012.html#SoekenWD12</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/SoekenWD11" mdate="2019-06-02">
<author orcid="0000-0002-0229-8766" pid="20/3466">Mathias Soeken</author>
<author pid="98/1744">Robert Wille</author>
<author pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Verifying dynamic aspects of UML models.</title>
<pages>1077-1082</pages>
<year>2011</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.1109/DATE.2011.5763177</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/DATE.2011.5763177</ee>
<ee>https://www.wikidata.org/entity/Q62594294</ee>
<crossref>conf/date/2011</crossref>
<url>db/conf/date/date2011.html#SoekenWD11</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ddecs/SoekenKFFD11" mdate="2019-06-02">
<author orcid="0000-0002-0229-8766" pid="20/3466">Mathias Soeken</author>
<author pid="91/6876">Ulrich K&#252;hne</author>
<author pid="06/4796">Martin Freibothe</author>
<author pid="20/4776">G&#246;rschwin Fey</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Automatic property generation for the formal verification of bus bridges.</title>
<pages>417-422</pages>
<year>2011</year>
<booktitle>DDECS</booktitle>
<ee>https://doi.org/10.1109/DDECS.2011.5783129</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/DDECS.2011.5783129</ee>
<ee>https://www.wikidata.org/entity/Q59242532</ee>
<crossref>conf/ddecs/2011</crossref>
<url>db/conf/ddecs/ddecs2011.html#SoekenKFFD11</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ismvl/WilleSGSD11" mdate="2019-06-02">
<author orcid="0000-0002-4993-7860" pid="98/1744">Robert Wille</author>
<author orcid="0000-0002-0229-8766" pid="20/3466">Mathias Soeken</author>
<author orcid="0000-0002-1490-6175" pid="68/758">Daniel Gro&#223;e</author>
<author pid="20/11523">Eleonora Sch&#246;nborn</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Designing a RISC CPU in Reversible Logic.</title>
<pages>170-175</pages>
<year>2011</year>
<booktitle>ISMVL</booktitle>
<ee>https://doi.org/10.1109/ISMVL.2011.39</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISMVL.2011.39</ee>
<ee>https://www.wikidata.org/entity/Q59242540</ee>
<crossref>conf/ismvl/2011</crossref>
<url>db/conf/ismvl/ismvl2011.html#WilleSGSD11</url>
</inproceedings>
</r>
<r><inproceedings key="conf/mbmv/SoekenKFFD11" mdate="2012-06-27">
<author pid="20/3466">Mathias Soeken</author>
<author pid="91/6876">Ulrich K&#252;hne</author>
<author pid="06/4796">Martin Freibothe</author>
<author pid="20/4776">G&#246;rschwin Fey</author>
<author pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Towards Automatic Property Generation for the Formal Verification of Bus Bridges.</title>
<pages>183-192</pages>
<year>2011</year>
<booktitle>MBMV</booktitle>
<crossref>conf/mbmv/2011</crossref>
<url>db/conf/mbmv/mbmv2011.html#SoekenKFFD11</url>
</inproceedings>
</r>
<r><inproceedings key="conf/mbmv/WilleSGSD11" mdate="2012-06-27">
<author pid="98/1744">Robert Wille</author>
<author pid="20/3466">Mathias Soeken</author>
<author pid="68/758">Daniel Gro&#223;e</author>
<author pid="20/11523">Eleonora Sch&#246;nborn</author>
<author pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Designing a RISC CPU in Reversible Logic.</title>
<pages>249-258</pages>
<year>2011</year>
<booktitle>MBMV</booktitle>
<crossref>conf/mbmv/2011</crossref>
<url>db/conf/mbmv/mbmv2011.html#WilleSGSD11</url>
</inproceedings>
</r>
<r><inproceedings key="conf/rc/SoekenFWD11" mdate="2019-06-02">
<author orcid="0000-0002-0229-8766" pid="20/3466">Mathias Soeken</author>
<author pid="06/7356">Stefan Frehse</author>
<author orcid="0000-0002-4993-7860" pid="98/1744">Robert Wille</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>RevKit: An Open Source Toolkit for the Design of Reversible Circuits.</title>
<pages>64-76</pages>
<year>2011</year>
<booktitle>RC</booktitle>
<ee>https://doi.org/10.1007/978-3-642-29517-1_6</ee>
<ee>https://www.wikidata.org/entity/Q59242492</ee>
<crossref>conf/rc/2011</crossref>
<url>db/conf/rc/rc2011.html#SoekenFWD11</url>
</inproceedings>
</r>
<r><inproceedings key="conf/tap/SoekenWD11" mdate="2020-06-23">
<author orcid="0000-0002-0229-8766" pid="20/3466">Mathias Soeken</author>
<author orcid="0000-0002-4993-7860" pid="98/1744">Robert Wille</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Encoding OCL Data Types for SAT-Based Verification of UML/OCL Models.</title>
<pages>152-170</pages>
<year>2011</year>
<booktitle>TAP@TOOLS</booktitle>
<ee>https://doi.org/10.1007/978-3-642-21768-5_12</ee>
<ee>https://www.wikidata.org/entity/Q59242557</ee>
<crossref>conf/tap/2011</crossref>
<url>db/conf/tap/tap2011.html#SoekenWD11</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/WilleSD10" mdate="2019-06-02">
<author orcid="0000-0002-4993-7860" pid="98/1744">Robert Wille</author>
<author orcid="0000-0002-0229-8766" pid="20/3466">Mathias Soeken</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Reducing the number of lines in reversible circuits.</title>
<pages>647-652</pages>
<year>2010</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/1837274.1837439</ee>
<ee>https://www.wikidata.org/entity/Q59242640</ee>
<crossref>conf/dac/2010</crossref>
<url>db/conf/dac/dac2010.html#WilleSD10</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/SoekenWKGD10" mdate="2019-06-02">
<author orcid="0000-0002-0229-8766" pid="20/3466">Mathias Soeken</author>
<author orcid="0000-0002-4993-7860" pid="98/1744">Robert Wille</author>
<author pid="68/491">Mirco Kuhlmann</author>
<author pid="g/MartinGogolla">Martin Gogolla</author>
<author pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Verifying UML/OCL models using Boolean satisfiability.</title>
<pages>1341-1344</pages>
<year>2010</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.1109/DATE.2010.5457017</ee>
<ee>http://dl.acm.org/citation.cfm?id=1871248</ee>
<ee>https://www.wikidata.org/entity/Q62513135</ee>
<crossref>conf/date/2010</crossref>
<url>db/conf/date/date2010.html#SoekenWKGD10</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ddecs/SoekenWDD10" mdate="2019-06-02">
<author orcid="0000-0002-0229-8766" pid="20/3466">Mathias Soeken</author>
<author orcid="0000-0002-4993-7860" pid="98/1744">Robert Wille</author>
<author pid="14/435">Gerhard W. Dueck</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Window optimization of reversible and quantum circuits.</title>
<pages>341-345</pages>
<year>2010</year>
<booktitle>DDECS</booktitle>
<ee>https://doi.org/10.1109/DDECS.2010.5491754</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/DDECS.2010.5491754</ee>
<ee>https://www.wikidata.org/entity/Q59242664</ee>
<crossref>conf/ddecs/2010</crossref>
<url>db/conf/ddecs/ddecs2010.html#SoekenWDD10</url>
</inproceedings>
</r>
<r><inproceedings key="conf/idt/SoekenWD10" mdate="2019-06-02">
<author orcid="0000-0002-0229-8766" pid="20/3466">Mathias Soeken</author>
<author orcid="0000-0002-4993-7860" pid="98/1744">Robert Wille</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Hierarchical synthesis of reversible circuits using positive and negative Davio decomposition.</title>
<pages>143-148</pages>
<year>2010</year>
<booktitle>IDT</booktitle>
<ee>https://doi.org/10.1109/IDT.2010.5724427</ee>
<ee>https://www.wikidata.org/entity/Q59242618</ee>
<crossref>conf/idt/2010</crossref>
<url>db/conf/idt/idt2010.html#SoekenWD10</url>
</inproceedings>
</r>
<r><inproceedings key="conf/mbmv/SoekenWKGD10" mdate="2012-06-28">
<author pid="20/3466">Mathias Soeken</author>
<author pid="98/1744">Robert Wille</author>
<author pid="68/491">Mirco Kuhlmann</author>
<author pid="g/MartinGogolla">Martin Gogolla</author>
<author pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Verifying UML/OCL Models Using Boolean Satisfiability.</title>
<pages>57-66</pages>
<year>2010</year>
<booktitle>MBMV</booktitle>
<crossref>conf/mbmv/2010</crossref>
<url>db/conf/mbmv/mbmv2010.html#SoekenWKGD10</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isvlsi/WilleGSD08" mdate="2019-06-02">
<author orcid="0000-0002-4993-7860" pid="98/1744">Robert Wille</author>
<author orcid="0000-0002-1490-6175" pid="68/758">Daniel Gro&#223;e</author>
<author orcid="0000-0002-0229-8766" pid="20/3466">Mathias Soeken</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Using Higher Levels of Abstraction for Solving Optimization Problems by Boolean Satisfiability.</title>
<pages>411-416</pages>
<year>2008</year>
<booktitle>ISVLSI</booktitle>
<ee>https://doi.org/10.1109/ISVLSI.2008.82</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2008.82</ee>
<ee>https://www.wikidata.org/entity/Q59242743</ee>
<crossref>conf/isvlsi/2008</crossref>
<url>db/conf/isvlsi/isvlsi2008.html#WilleGSD08</url>
</inproceedings>
</r>
<coauthors n="113" nc="1">
<co c="0"><na f="a/Abdessaied:Nabila" pid="130/8423">Nabila Abdessaied</na></co>
<co c="0"><na f="a/Allahyari=Abhari:Arman" pid="167/1123">Arman Allahyari-Abhari</na></co>
<co c="0" n="2"><na f="a/Amar=ugrave=:Luca_G=" pid="129/7719">Luca G. Amar&#249;</na><na>Luca Gaetano Amar&#249;</na></co>
<co c="0"><na f="a/Amy:Matthew" pid="116/3046">Matthew Amy</na></co>
<co c="0"><na f="b/Becker_0001:Bernd" pid="b/BerndBecker">Bernd Becker 0001</na></co>
<co c="0"><na f="b/Bhattacharjee:Debjyoti" pid="160/7918">Debjyoti Bhattacharjee</na></co>
<co c="0"><na f="b/Bj=oslash=rner:Nikolaj" pid="51/912">Nikolaj Bj&#248;rner</na></co>
<co c="0"><na f="b/Bornebusch:Fritjof" pid="153/1280">Fritjof Bornebusch</na></co>
<co c="0"><na f="b/Brayton:Robert_K=" pid="b/RobertKBrayton">Robert K. Brayton</na></co>
<co c="0"><na f="c/Campbell:Earl" pid="246/4656">Earl Campbell</na></co>
<co c="0"><na f="c/Cancino:Glaucia" pid="153/1004">Glaucia Cancino</na></co>
<co c="0"><na f="c/Casares:Christopher" pid="241/1143">Christopher Casares</na></co>
<co c="0"><na f="c/Castryck:Wouter" pid="64/5019">Wouter Castryck</na></co>
<co c="0"><na f="c/Catthoor:Francky" pid="61/3302">Francky Catthoor</na></co>
<co c="0"><na f="c/Chandrasekharan:Arun" pid="176/2494">Arun Chandrasekharan</na></co>
<co c="0"><na f="c/Chattopadhyay:Anupam" pid="99/4535">Anupam Chattopadhyay</na></co>
<co c="0"><na f="c/Chu:Zhufei" pid="90/8745">Zhufei Chu</na></co>
<co c="0"><na f="c/Collins:Edo" pid="176/2794">Edo Collins</na></co>
<co c="0"><na f="c/Couceiro:Miguel" pid="90/3960">Miguel Couceiro</na></co>
<co c="0"><na f="d/Demeyer:Jeroen" pid="161/4386">Jeroen Demeyer</na></co>
<co c="0"><na f="d/Diepenbeck:Melanie" pid="118/8315">Melanie Diepenbeck</na></co>
<co c="0"><na f="d/Diguet:Jean=Philippe" pid="07/493">Jean-Philippe Diguet</na></co>
<co c="0"><na f="d/Domic:Antun" pid="05/968">Antun Domic</na></co>
<co c="0"><na f="d/Drechsler:Rolf" pid="d/RolfDrechsler">Rolf Drechsler</na></co>
<co c="0"><na f="d/Dueck:Gerhard_W=" pid="14/435">Gerhard W. Dueck</na></co>
<co c="0"><na f="d/Dutta:Srijit" pid="220/3291">Srijit Dutta</na></co>
<co c="0"><na f="f/Fanseu:Alvine_Nzeungang" pid="153/0965">Alvine Nzeungang Fanseu</na></co>
<co c="0"><na f="f/Fey:G=ouml=rschwin" pid="20/4776">G&#246;rschwin Fey</na></co>
<co c="0"><na f="f/Florez:Daniel" pid="159/2533">Daniel Florez</na></co>
<co c="0"><na f="f/Frehse:Stefan" pid="06/7356">Stefan Frehse</na></co>
<co c="0"><na f="f/Freibothe:Martin" pid="06/4796">Martin Freibothe</na></co>
<co c="0"><na f="g/Gaillardon:Pierre=Emmanuel" pid="48/9513">Pierre-Emmanuel Gaillardon</na></co>
<co c="0"><na f="g/Gogniat:Guy" pid="96/7029">Guy Gogniat</na></co>
<co c="0"><na f="g/Gogolla:Martin" pid="g/MartinGogolla">Martin Gogolla</na></co>
<co c="0"><na f="g/Gorldt:Christian" pid="01/3230">Christian Gorldt</na></co>
<co c="0"><na f="g/Gro=szlig=e:Daniel" pid="68/758">Daniel Gro&#223;e</na></co>
<co c="0"><na f="g/Guerra:Esther" pid="75/4962">Esther Guerra</na></co>
<co c="0"><na f="h/Haaswijk:Winston" pid="166/7011">Winston Haaswijk</na></co>
<co c="0"><na f="h/Haedicke:Finn" pid="75/8857">Finn Haedicke</na></co>
<co c="0"><na f="h/H=auml=ner:Thomas" pid="179/2494">Thomas H&#228;ner</na></co>
<co c="0"><na f="h/Harris:Christopher_B=" pid="163/6911">Christopher B. Harris</na></co>
<co c="0"><na f="h/Harris:Ian_G=" pid="99/4204">Ian G. Harris</na></co>
<co c="0"><na f="h/Hilken:Christoph" pid="82/11061">Christoph Hilken</na></co>
<co c="0"><na f="i/Ienne:Paolo" pid="i/PIenne">Paolo Ienne</na></co>
<co c="0" n="2"><na f="j/Jalali:Maryam_Farajzadeh" pid="153/1039">Maryam Farajzadeh Jalali</na><na>Maryam Jalali</na></co>
<co c="0"><na f="j/Jaques:Samuel" pid="235/4839">Samuel Jaques</na></co>
<co c="0"><na f="k/Kaarsgaard:Robin" pid="163/9898">Robin Kaarsgaard</na></co>
<co c="0"><na f="k/Kaplan:Fr=eacute=d=eacute=ric" pid="66/3345">Fr&#233;d&#233;ric Kaplan</na></co>
<co c="0"><na f="k/Kesz=ouml=cze:Oliver" pid="58/10052">Oliver Kesz&#246;cze</na></co>
<co c="0"><na f="k/Kuhlmann:Mirco" pid="68/491">Mirco Kuhlmann</na></co>
<co c="0"><na f="k/K=uuml=hne:Ulrich" pid="91/6876">Ulrich K&#252;hne</na></co>
<co c="0"><na f="k/Kuksa:Eugen" pid="127/3873">Eugen Kuksa</na></co>
<co c="0"><na f="l/Lauwereins:Rudy" pid="55/5766">Rudy Lauwereins</na></co>
<co c="0"><na f="l/Le_0001:Hoang_Minh" pid="10/1634-1">Hoang Minh Le 0001</na></co>
<co c="0"><na f="l/Luo:Jiong" pid="69/2626">Jiong Luo</na></co>
<co c="0"><na f="m/Manfrini:Mauricio" pid="192/1355">Mauricio Manfrini</na></co>
<co c="0"><na f="m/Meester:A=_De" pid="199/8632">A. De Meester</na></co>
<co c="0"><na f="m/Meuli:Giulia" pid="214/9886">Giulia Meuli</na></co>
<co c="0"><na f="m/Michael:Marc" pid="68/10459">Marc Michael</na></co>
<co c="0"><na f="m/Micheli:Giovanni_De" pid="d/GDeMicheli">Giovanni De Micheli</na></co>
<co c="0"><na f="m/Miller:D=_Michael" pid="m/DMichaelMiller">D. Michael Miller</na></co>
<co c="0"><na f="m/Minato:Shin=ichi" pid="27/3374">Shin-ichi Minato</na></co>
<co c="0"><na f="m/Mishchenko:Alan" pid="50/976">Alan Mishchenko</na></co>
<co c="0"><na f="m/Mohsen:Jamal" pid="153/1203">Jamal Mohsen</na></co>
<co c="0"><na f="m/Mozafari:Fereshte" pid="217/1188">Fereshte Mozafari</na></co>
<co c="0"><na f="n/Naeemi:Azad" pid="54/2495">Azad Naeemi</na></co>
<co c="0"><na f="n/Naehrig:Michael" pid="57/6968">Michael Naehrig</na></co>
<co c="0"><na f="n/Nitze:Max" pid="142/7978">Max Nitze</na></co>
<co c="0"><na f="n/Noor:Samantha_Lubaba" pid="268/1863">Samantha Lubaba Noor</na></co>
<co c="0"><na f="o/Olson:Janet" pid="199/8718">Janet Olson</na></co>
<co c="0"><na f="o/Otterstedt:Christian" pid="37/11525">Christian Otterstedt</na></co>
<co c="0"><na f="p/Peters:Judith" pid="117/6783">Judith Peters</na></co>
<co c="0"><na f="p/Petkovska:Ana" pid="154/3017">Ana Petkovska</na></co>
<co c="0"><na f="p/Plump:Christina" pid="153/1099">Christina Plump</na></co>
<co c="0"><na f="p/Przigoda:Nils" pid="54/11061">Nils Przigoda</na></co>
<co c="0"><na f="r/Raghavan:Praveen" pid="61/4532">Praveen Raghavan</na></co>
<co c="0"><na f="r/Rahman:Md=_Mazder" pid="59/4283">Md. Mazder Rahman</na></co>
<co c="0"><na f="r/Raiola:Pascal" pid="188/6683">Pascal Raiola</na></co>
<co c="0"><na f="r/Ray:Sandip" pid="61/14">Sandip Ray</na></co>
<co c="0"><na f="r/Riener:Heinz" pid="117/2577">Heinz Riener</na></co>
<co c="0" n="2"><na f="r/R=ouml=tteler:Martin" pid="r/MartinRottler">Martin R&#246;tteler</na><na>Martin Roetteler</na></co>
<co c="0"><na f="s/Sasanian:Zahra" pid="43/7127">Zahra Sasanian</na></co>
<co c="0"><na f="s/Sauer_0002:Matthias" pid="74/1145-2">Matthias Sauer 0002</na></co>
<co c="0"><na f="s/Sayed=Ahmed:Amr_A=_R=" pid="87/10806">Amr A. R. Sayed-Ahmed</na></co>
<co c="0" n="2"><na f="s/Schmitt:Bruno_de_O=" pid="195/4142">Bruno de O. Schmitt</na><na>Bruno Schmitt</na></co>
<co c="0"><na f="s/Sch=ouml=nborn:Eleonora" pid="20/11523">Eleonora Sch&#246;nborn</na></co>
<co c="0"><na f="s/Seguin:Benoit" pid="185/7910">Benoit Seguin</na></co>
<co c="0"><na f="s/Seiter:Julia" pid="118/8335">Julia Seiter</na></co>
<co c="0" n="2"><na f="s/Sep=uacute=lveda:Martha_Johanna" pid="89/8883">Martha Johanna Sep&#250;lveda</na><na>Johanna Sep&#250;lveda</na></co>
<co c="0"><na f="s/Shirinzadeh:Saeideh" pid="134/0614">Saeideh Shirinzadeh</na></co>
<co c="0"><na f="s/Sterin:Baruch" pid="67/5881">Baruch Sterin</na></co>
<co c="0"><na f="s/S=uuml=sstrunk:Sabine" pid="s/SSusstrunk">Sabine S&#252;sstrunk</na></co>
<co c="0"><na f="s/Svore:Krysta_M=" pid="s/KMSvore">Krysta M. Svore</na></co>
<co c="0"><na f="t/Tague:Laura" pid="130/8443">Laura Tague</na></co>
<co c="0"><na f="t/Tang:Xifan" pid="133/5914">Xifan Tang</na></co>
<co c="0"><na f="t/Tchambo:Hubert_Fred" pid="153/1157">Hubert Fred Tchambo</na></co>
<co c="0"><na f="t/Testa:Eleonora" pid="185/8771">Eleonora Testa</na></co>
<co c="0"><na f="t/Thoben:Klaus=Dieter" pid="66/6259">Klaus-Dieter Thoben</na></co>
<co c="0"><na f="t/Thomsen:Michael_Kirkedal" pid="73/3598">Michael Kirkedal Thomsen</na></co>
<co c="0"><na f="t/Toni:" pid="132/7400">Toni</na></co>
<co c="0"><na f="v/Vaysset:Adrien" pid="179/9443">Adrien Vaysset</na></co>
<co c="0"><na f="v/Vos:Alexis_De" pid="v/AlexisDeVos">Alexis De Vos</na></co>
<co c="0"><na f="v/Vuillod:Patrick" pid="86/1604">Patrick Vuillod</na></co>
<co c="0"><na f="w/Wang:Lun=Yao" pid="40/354">Lun-Yao Wang</na></co>
<co c="0"><na f="w/Werther:Clemens" pid="163/6829">Clemens Werther</na></co>
<co c="0"><na f="w/Wiebe:Nathan" pid="20/6168">Nathan Wiebe</na></co>
<co c="0"><na f="w/Wiesner:Stefan" pid="77/999">Stefan Wiesner</na></co>
<co c="0"><na f="w/Wille:Robert" pid="98/1744">Robert Wille</na></co>
<co c="0"><na f="x/Xia:Yinshui" pid="59/2856">Yinshui Xia</na></co>
<co c="0" n="2"><na f="y/Yotedje:Djomkam" pid="153/0937">Djomkam Yotedje</na><na>Smith Djomkam</na></co>
<co c="0"><na f="z/Zgheib:Grace" pid="33/9240">Grace Zgheib</na></co>
<co c="0"><na f="z/Ziegler:Henning" pid="153/1137">Henning Ziegler</na></co>
<co c="0"><na f="z/Zografos:Odysseas" pid="149/4835">Odysseas Zografos</na></co>
</coauthors>
</dblpperson>

