OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/betulcagril/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/semi_cpu/runs/lab5_final/tmp/routing/25-fill.odb'…
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   semi_cpu
Die area:                 ( 0 0 ) ( 304755 315475 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     12441
Number of terminals:      52
Number of snets:          2
Number of nets:           4819

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 485.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 168703.
[INFO DRT-0033] mcon shape region query size = 38640.
[INFO DRT-0033] met1 shape region query size = 27183.
[INFO DRT-0033] via shape region query size = 1080.
[INFO DRT-0033] met2 shape region query size = 689.
[INFO DRT-0033] via2 shape region query size = 864.
[INFO DRT-0033] met3 shape region query size = 657.
[INFO DRT-0033] via3 shape region query size = 864.
[INFO DRT-0033] met4 shape region query size = 232.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1899 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0081]   Complete 467 unique inst patterns.
[INFO DRT-0084]   Complete 3076 groups.
#scanned instances     = 12441
#unique  instances     = 485
#stdCellGenAp          = 13883
#stdCellValidPlanarAp  = 54
#stdCellValidViaAp     = 10811
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 16593
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:50, elapsed time = 00:00:23, memory = 159.83 (MB), peak = 159.83 (MB)

Number of guides:     32619

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 44 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 45 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 12272.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 8924.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 4474.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 122.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 45.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 16791 vertical wires in 1 frboxes and 9046 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 1311 vertical wires in 1 frboxes and 2658 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 214.52 (MB), peak = 214.52 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 214.52 (MB), peak = 214.52 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 268.11 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:03, memory = 327.62 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:04, memory = 328.09 (MB).
    Completing 40% with 234 violations.
    elapsed time = 00:00:06, memory = 354.68 (MB).
    Completing 50% with 234 violations.
    elapsed time = 00:00:10, memory = 338.10 (MB).
    Completing 60% with 552 violations.
    elapsed time = 00:00:11, memory = 358.41 (MB).
    Completing 70% with 552 violations.
    elapsed time = 00:00:14, memory = 358.41 (MB).
    Completing 80% with 552 violations.
    elapsed time = 00:00:17, memory = 358.91 (MB).
    Completing 90% with 881 violations.
    elapsed time = 00:00:23, memory = 340.68 (MB).
    Completing 100% with 1211 violations.
    elapsed time = 00:00:27, memory = 349.20 (MB).
[INFO DRT-0199]   Number of violations = 1778.
Viol/Layer         li1   mcon   met1   met2   met3
Cut Spacing          0      5      0      0      0
Metal Spacing       40      0    328     31      2
Min Hole             0      0      1      0      0
Recheck              2      0    375    183      7
Short                0      0    764     40      0
[INFO DRT-0267] cpu time = 00:00:51, elapsed time = 00:00:27, memory = 637.16 (MB), peak = 637.16 (MB)
Total wire length = 106834 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 53633 um.
Total wire length on LAYER met2 = 49170 um.
Total wire length on LAYER met3 = 2344 um.
Total wire length on LAYER met4 = 1687 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 32534.
Up-via summary (total 32534):

------------------------
 FR_MASTERSLICE        0
            li1    16561
           met1    15669
           met2      225
           met3       79
           met4        0
------------------------
                   32534


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1778 violations.
    elapsed time = 00:00:00, memory = 649.66 (MB).
    Completing 20% with 1778 violations.
    elapsed time = 00:00:03, memory = 655.76 (MB).
    Completing 30% with 1778 violations.
    elapsed time = 00:00:03, memory = 655.76 (MB).
    Completing 40% with 1539 violations.
    elapsed time = 00:00:06, memory = 655.76 (MB).
    Completing 50% with 1539 violations.
    elapsed time = 00:00:07, memory = 655.76 (MB).
    Completing 60% with 1296 violations.
    elapsed time = 00:00:09, memory = 655.76 (MB).
    Completing 70% with 1296 violations.
    elapsed time = 00:00:11, memory = 655.76 (MB).
    Completing 80% with 1296 violations.
    elapsed time = 00:00:14, memory = 663.73 (MB).
    Completing 90% with 969 violations.
    elapsed time = 00:00:18, memory = 663.73 (MB).
    Completing 100% with 693 violations.
    elapsed time = 00:00:21, memory = 663.73 (MB).
[INFO DRT-0199]   Number of violations = 693.
Viol/Layer        mcon   met1   met2
Cut Spacing          1      0      0
Metal Spacing        0    145     16
Short                0    519     12
[INFO DRT-0267] cpu time = 00:00:42, elapsed time = 00:00:21, memory = 664.35 (MB), peak = 664.35 (MB)
Total wire length = 105831 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 53308 um.
Total wire length on LAYER met2 = 48665 um.
Total wire length on LAYER met3 = 2175 um.
Total wire length on LAYER met4 = 1681 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 32324.
Up-via summary (total 32324):

------------------------
 FR_MASTERSLICE        0
            li1    16544
           met1    15495
           met2      208
           met3       77
           met4        0
------------------------
                   32324


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 693 violations.
    elapsed time = 00:00:00, memory = 664.35 (MB).
    Completing 20% with 693 violations.
    elapsed time = 00:00:04, memory = 664.35 (MB).
    Completing 30% with 662 violations.
    elapsed time = 00:00:05, memory = 664.35 (MB).
    Completing 40% with 662 violations.
    elapsed time = 00:00:08, memory = 664.35 (MB).
    Completing 50% with 662 violations.
    elapsed time = 00:00:09, memory = 664.35 (MB).
    Completing 60% with 637 violations.
    elapsed time = 00:00:11, memory = 664.35 (MB).
    Completing 70% with 637 violations.
    elapsed time = 00:00:12, memory = 664.35 (MB).
    Completing 80% with 576 violations.
    elapsed time = 00:00:16, memory = 664.35 (MB).
    Completing 90% with 576 violations.
    elapsed time = 00:00:18, memory = 664.35 (MB).
    Completing 100% with 558 violations.
    elapsed time = 00:00:21, memory = 668.57 (MB).
[INFO DRT-0199]   Number of violations = 558.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          4      0      0      0
Metal Spacing        0    142     17      1
Short                0    389      5      0
[INFO DRT-0267] cpu time = 00:00:41, elapsed time = 00:00:21, memory = 669.35 (MB), peak = 669.35 (MB)
Total wire length = 105638 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 53323 um.
Total wire length on LAYER met2 = 48520 um.
Total wire length on LAYER met3 = 2101 um.
Total wire length on LAYER met4 = 1693 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 32274.
Up-via summary (total 32274):

------------------------
 FR_MASTERSLICE        0
            li1    16544
           met1    15454
           met2      199
           met3       77
           met4        0
------------------------
                   32274


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 558 violations.
    elapsed time = 00:00:01, memory = 669.35 (MB).
    Completing 20% with 558 violations.
    elapsed time = 00:00:01, memory = 669.35 (MB).
    Completing 30% with 558 violations.
    elapsed time = 00:00:02, memory = 669.35 (MB).
    Completing 40% with 492 violations.
    elapsed time = 00:00:04, memory = 669.35 (MB).
    Completing 50% with 492 violations.
    elapsed time = 00:00:05, memory = 669.35 (MB).
    Completing 60% with 343 violations.
    elapsed time = 00:00:06, memory = 669.35 (MB).
    Completing 70% with 343 violations.
    elapsed time = 00:00:07, memory = 669.35 (MB).
    Completing 80% with 343 violations.
    elapsed time = 00:00:10, memory = 669.66 (MB).
    Completing 90% with 187 violations.
    elapsed time = 00:00:12, memory = 671.38 (MB).
    Completing 100% with 35 violations.
    elapsed time = 00:00:13, memory = 671.38 (MB).
[INFO DRT-0199]   Number of violations = 35.
Viol/Layer        met1   met2
Metal Spacing       15      3
Short               17      0
[INFO DRT-0267] cpu time = 00:00:25, elapsed time = 00:00:13, memory = 671.38 (MB), peak = 671.38 (MB)
Total wire length = 105661 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 51989 um.
Total wire length on LAYER met2 = 48748 um.
Total wire length on LAYER met3 = 3267 um.
Total wire length on LAYER met4 = 1656 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 32662.
Up-via summary (total 32662):

------------------------
 FR_MASTERSLICE        0
            li1    16544
           met1    15666
           met2      376
           met3       76
           met4        0
------------------------
                   32662


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 35 violations.
    elapsed time = 00:00:00, memory = 671.38 (MB).
    Completing 20% with 35 violations.
    elapsed time = 00:00:00, memory = 671.38 (MB).
    Completing 30% with 35 violations.
    elapsed time = 00:00:00, memory = 671.38 (MB).
    Completing 40% with 26 violations.
    elapsed time = 00:00:00, memory = 671.38 (MB).
    Completing 50% with 26 violations.
    elapsed time = 00:00:00, memory = 671.38 (MB).
    Completing 60% with 20 violations.
    elapsed time = 00:00:00, memory = 671.38 (MB).
    Completing 70% with 20 violations.
    elapsed time = 00:00:00, memory = 671.38 (MB).
    Completing 80% with 20 violations.
    elapsed time = 00:00:01, memory = 671.38 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:01, memory = 671.38 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 671.38 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 671.38 (MB), peak = 671.38 (MB)
Total wire length = 105653 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 51960 um.
Total wire length on LAYER met2 = 48757 um.
Total wire length on LAYER met3 = 3278 um.
Total wire length on LAYER met4 = 1656 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 32668.
Up-via summary (total 32668):

------------------------
 FR_MASTERSLICE        0
            li1    16544
           met1    15675
           met2      373
           met3       76
           met4        0
------------------------
                   32668


[INFO DRT-0198] Complete detail routing.
Total wire length = 105653 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 51960 um.
Total wire length on LAYER met2 = 48757 um.
Total wire length on LAYER met3 = 3278 um.
Total wire length on LAYER met4 = 1656 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 32668.
Up-via summary (total 32668):

------------------------
 FR_MASTERSLICE        0
            li1    16544
           met1    15675
           met2      373
           met3       76
           met4        0
------------------------
                   32668


[INFO DRT-0267] cpu time = 00:02:43, elapsed time = 00:01:25, memory = 671.38 (MB), peak = 671.38 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/semi_cpu/runs/lab5_final/results/routing/semi_cpu.odb'…
Writing netlist to '/openlane/designs/semi_cpu/runs/lab5_final/results/routing/semi_cpu.nl.v'…
Writing powered netlist to '/openlane/designs/semi_cpu/runs/lab5_final/results/routing/semi_cpu.pnl.v'…
Writing layout to '/openlane/designs/semi_cpu/runs/lab5_final/results/routing/semi_cpu.def'…
