// Seed: 3750789673
module module_0 (
    output uwire id_0,
    input  tri0  id_1
    , id_3
);
  module_2 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.id_3 = 0;
  assign id_3 = id_3;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output tri1 id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_1,
      id_0
  );
  tri1 id_4;
  nor primCall (id_1, id_3, id_0);
  assign id_4 = id_4 ? 1 : 1;
endmodule
module module_2 (
    output supply0 id_0,
    input wor id_1,
    input tri0 id_2,
    input supply0 id_3,
    input supply0 id_4,
    input uwire id_5,
    output wand id_6
);
  wire id_8;
endmodule
