FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"UN$1$DS90LV019$I5$ROUT";
2"ECL_OUT\I";
3"VCC\G";
4"LVDS_OUT\I";
5"VTT\G";
6"VCC\G";
7"VCC\G";
8"UN$1$10H125$I10$Y";
9"ECL_IN\I";
10"VBB_TRANS\G";
11"LVDSH_IN\I";
12"LVDSL_IN\I";
%"10H125"
"1","(-525,3125)","0","ecl","I10";
SECTION"1";
$LOCATION"U127"
CDS_LOCATION"U127"
$SEC"2"
CDS_SEC"2"
PACK_TYPE"PLCC"
CDS_LIB"ecl";
"A <SIZE-1..0>"
$PN"14"9;
"B <SIZE-1..0>* \B"
$PN"13"10;
"V"
$PN"2"10;
"Y <SIZE-1..0>"
$PN"15"8;
%"MC10H124"
"1","(1075,2875)","0","ecl","I3";
;
$LOCATION"U40"
CDS_LOCATION"U40"
$SEC"2"
CDS_SEC"2"
PACK_TYPE"PLCC"
CDS_LMAN_SYM_OUTLINE"-125,100,25,-100"
CDS_LIB"ecl";
"IN"
$PN"9"1;
"OUT"
$PN"2"2;
"COMMON"
$PN"8"3;
"OUT* \B"
$PN"4"0;
%"DS90LV019"
"1","(200,3025)","0","misc","I5";
;
$LOCATION"U101"
CDS_LOCATION"U101"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,200,125,-175"
CDS_LIB"misc";
"ROUT"
$PN"4"1;
"RE"
$PN"8"7;
"RI* \B"
$PN"9"12;
"RI"
$PN"10"11;
"DOUT* \B"
$PN"11"0;
"DOUT"
$PN"12"4;
"DE"
$PN"1"6;
"DIN"
$PN"2"8;
%"RSMD0805"
"1","(-900,2625)","1","resistors","I7";
;
$LOCATION"R232"
CDS_LOCATION"R232"
$SEC"1"
CDS_SEC"1"
VALUE"50"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
PACKTYPE"0805"
TOL"1%"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1";
"A<0>"
$PN"1"5;
"B<0>"
$PN"2"9;
END.
