Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Fri Jun  9 08:16:34 2017
| Host         : W8-64-02 running 64-bit major release  (build 9200)
| Command      : report_ip_status
------------------------------------------------------------------------------------

IP Status Summary

1. Project IP Status
--------------------
Your project uses 6 IP. Some of these IP may have undergone changes in this release of the software. Please review the recommended actions.

More information on the Xilinx versioning policy is available at www.xilinx.com.

Project IP Instances
+-----------------------------+------------+---------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| Instance Name               | Status     | Recommendation      | Change    | IP Name            | IP      | New Version   | New        | Original Part        |
|                             |            |                     | Log       |                    | Version |               | License    |                      |
+-----------------------------+------------+---------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| zsys_axi_gpio_0_0           | Up-to-date | No changes required |  *(1)     | AXI GPIO           | 2.0     | 2.0 (Rev. 14) | Included   | xc7z010clg225-1      |
|                             |            |                     |           |                    | (Rev.   |               |            |                      |
|                             |            |                     |           |                    | 14)     |               |            |                      |
+-----------------------------+------------+---------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| zsys_axi_uartlite_0_0       | Up-to-date | No changes required |  *(2)     | AXI Uartlite       | 2.0     | 2.0 (Rev. 16) | Included   | xc7z010clg225-1      |
|                             |            |                     |           |                    | (Rev.   |               |            |                      |
|                             |            |                     |           |                    | 16)     |               |            |                      |
+-----------------------------+------------+---------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| zsys_processing_system7_0_0 | Up-to-date | No changes required |  *(3)     | ZYNQ7 Processing   | 5.5     | 5.5 (Rev. 5)  | Included   | xc7z010clg225-1      |
|                             |            |                     |           | System             | (Rev.   |               |            |                      |
|                             |            |                     |           |                    | 5)      |               |            |                      |
+-----------------------------+------------+---------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| zsys_ps7_0_axi_periph_0     | Up-to-date | No changes required |  *(4)     | AXI Interconnect   | 2.1     | 2.1 (Rev. 13) | Included   | xc7z010clg225-1      |
|                             |            |                     |           |                    | (Rev.   |               |            |                      |
|                             |            |                     |           |                    | 13)     |               |            |                      |
+-----------------------------+------------+---------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| zsys_rst_ps7_0_50M_0        | Up-to-date | No changes required |  *(5)     | Processor System   | 5.0     | 5.0 (Rev. 11) | Included   | xc7z010clg225-1      |
|                             |            |                     |           | Reset              | (Rev.   |               |            |                      |
|                             |            |                     |           |                    | 11)     |               |            |                      |
+-----------------------------+------------+---------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| zsys_xlconcat_0_0           | Up-to-date | No changes required |  *(6)     | Concat             | 2.1     | 2.1 (Rev. 1)  | Included   | xc7z010clg225-1      |
|                             |            |                     |           |                    | (Rev.   |               |            |                      |
|                             |            |                     |           |                    | 1)      |               |            |                      |
+-----------------------------+------------+---------------------+-----------+--------------------+---------+---------------+------------+----------------------+
*(1) c:/Xilinx/Vivado/2017.1/data/ip/xilinx/axi_gpio_v2_0/doc/axi_gpio_v2_0_changelog.txt
*(2) c:/Xilinx/Vivado/2017.1/data/ip/xilinx/axi_uartlite_v2_0/doc/axi_uartlite_v2_0_changelog.txt
*(3) c:/Xilinx/Vivado/2017.1/data/ip/xilinx/processing_system7_v5_5/doc/processing_system7_v5_5_changelog.txt
*(4) c:/Xilinx/Vivado/2017.1/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(5) c:/Xilinx/Vivado/2017.1/data/ip/xilinx/proc_sys_reset_v5_0/doc/proc_sys_reset_v5_0_changelog.txt
*(6) c:/Xilinx/Vivado/2017.1/data/ip/xilinx/xlconcat_v2_1/doc/xlconcat_v2_1_changelog.txt


