Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Mar  8 12:13:26 2025
| Host         : DESKTOP-T92VI6B running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file rapid_soc_control_sets_placed.rpt
| Design       : rapid_soc
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    22 |
|    Minimum number of control sets                        |    22 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    22 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    20 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              63 |           20 |
| No           | No                    | Yes                    |              33 |            9 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             757 |          378 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+--------------------------------------------------------+------------------+------------------+----------------+--------------+
|             Clock Signal            |                      Enable Signal                     | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+--------------------------------------------------------+------------------+------------------+----------------+--------------+
|  i_clk_IBUF_BUFG                    |                                                        | i_reset_IBUF     |                1 |              1 |         1.00 |
|  lcd/mux/selectClockDivider/out_clk |                                                        |                  |                1 |              2 |         2.00 |
|  n_0_2358_BUFG                      | cpu/ex_state/iv_control_signal_reg[uncond_branch]_0[0] | i_reset_IBUF     |               13 |             31 |         2.38 |
|  i_clk_IBUF_BUFG                    | cpu/ex_state/E[0]                                      | i_reset_IBUF     |               15 |             32 |         2.13 |
|  i_clk_IBUF_BUFG                    | cpu/ex_state/iv_control_signal_reg[iop]_11[0]          | i_reset_IBUF     |               14 |             32 |         2.29 |
|  i_clk_IBUF_BUFG                    | cpu/ex_state/iv_control_signal_reg[iop]_15[0]          | i_reset_IBUF     |               19 |             32 |         1.68 |
|  i_clk_IBUF_BUFG                    | cpu/ex_state/iv_control_signal_reg[iop]_14[0]          | i_reset_IBUF     |               21 |             32 |         1.52 |
|  i_clk_IBUF_BUFG                    | cpu/ex_state/iv_control_signal_reg[iop]_17[0]          | i_reset_IBUF     |                9 |             32 |         3.56 |
|  i_clk_IBUF_BUFG                    | cpu/ex_state/iv_control_signal_reg[iop]_5[0]           | i_reset_IBUF     |               22 |             32 |         1.45 |
|  i_clk_IBUF_BUFG                    | cpu/ex_state/iv_control_signal_reg[iop]_4[0]           | i_reset_IBUF     |               23 |             32 |         1.39 |
|  i_clk_IBUF_BUFG                    | cpu/ex_state/iv_control_signal_reg[iop]_6[0]           | i_reset_IBUF     |               20 |             32 |         1.60 |
|  i_clk_IBUF_BUFG                    | cpu/ex_state/iv_control_signal_reg[iop]_7[0]           | i_reset_IBUF     |               26 |             32 |         1.23 |
|  i_clk_IBUF_BUFG                    | cpu/ex_state/iv_control_signal_reg[iop]_10[0]          | i_reset_IBUF     |               18 |             32 |         1.78 |
|  i_clk_IBUF_BUFG                    | cpu/ex_state/iv_control_signal_reg[iop]_8[0]           | i_reset_IBUF     |               18 |             32 |         1.78 |
|  i_clk_IBUF_BUFG                    | cpu/ex_state/iv_control_signal_reg[iop]_9[0]           | i_reset_IBUF     |               22 |             32 |         1.45 |
|  i_clk_IBUF_BUFG                    | cpu/ex_state/iv_control_signal_reg[iop]_3[0]           | i_reset_IBUF     |               26 |             32 |         1.23 |
|  i_clk_IBUF_BUFG                    | cpu/ex_state/iv_control_signal_reg[iop]_2[0]           | i_reset_IBUF     |               15 |             32 |         2.13 |
|  i_clk_IBUF_BUFG                    | cpu/ex_state/iv_control_signal_reg[iop]_12[0]          | i_reset_IBUF     |               20 |             32 |         1.60 |
|  i_clk_IBUF_BUFG                    | cpu/ex_state/iv_control_signal_reg[iop]_13[0]          | i_reset_IBUF     |               15 |             32 |         2.13 |
|  n_0_2358_BUFG                      |                                                        | i_reset_IBUF     |                8 |             32 |         4.00 |
|  i_clk_IBUF_BUFG                    |                                                        |                  |               19 |             61 |         3.21 |
|  i_clk_IBUF_BUFG                    | cpu/memory_unit/mem_ready                              | i_reset_IBUF     |               62 |            214 |         3.45 |
+-------------------------------------+--------------------------------------------------------+------------------+------------------+----------------+--------------+


