

================================================================
== Vivado HLS Report for 'nn_top'
================================================================
* Date:           Sat Nov 29 23:54:23 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.584 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1| 5.000 ns | 5.000 ns |    1|    1|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------+-----------+---------+---------+----------+----------+-----+-----+----------+
        |                          |           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |         Instance         |   Module  |   min   |   max   |    min   |    max   | min | max |   Type   |
        +--------------------------+-----------+---------+---------+----------+----------+-----+-----+----------+
        |call_ret_myproject_fu_55  |myproject  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +--------------------------+-----------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        -|        -|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      1|        1|      102|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       15|     -|
|Register             |        -|      -|       34|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      1|       35|      117|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------------+-----------+---------+-------+---+-----+-----+
    |         Instance         |   Module  | BRAM_18K| DSP48E| FF| LUT | URAM|
    +--------------------------+-----------+---------+-------+---+-----+-----+
    |call_ret_myproject_fu_55  |myproject  |        0|      1|  1|  102|    0|
    +--------------------------+-----------+---------+-------+---+-----+-----+
    |Total                     |           |        0|      1|  1|  102|    0|
    +--------------------------+-----------+---------+-------+---+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +------------+----+----+-----+-----------+
    |    Name    | FF | LUT| Bits| Const Bits|
    +------------+----+----+-----+-----------+
    |ap_CS_fsm   |   2|   0|    2|          0|
    |in_V_fu_32  |  32|   0|   32|          0|
    +------------+----+----+-----+-----------+
    |Total       |  34|   0|   34|          0|
    +------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+--------------+--------------+--------------+
| RTL Ports| Dir | Bits|   Protocol   | Source Object|    C Type    |
+----------+-----+-----+--------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_none |    nn_top    | return value |
|ap_rst    |  in |    1| ap_ctrl_none |    nn_top    | return value |
|x0_V      |  in |   16|    ap_none   |     x0_V     |    scalar    |
|x1_V      |  in |   16|    ap_none   |     x1_V     |    scalar    |
|y_V       | out |   16|    ap_none   |      y_V     |    pointer   |
+----------+-----+-----+--------------+--------------+--------------+

