<!DOCTYPE html>
<html lang="zh-CN">
<head>
 <meta name="viewport" content="width=device-width, initial-scale=1" />
<title>Verilog HDL | 1/2顶点</title>	
</style>
<link rel="stylesheet" href="https://halftop.github.io/styles/main.css">
<script src="https://cdn.bootcss.com/jquery/3.4.1/jquery.min.js"></script>
<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.10.0/katex.min.css">
<script type='text/javascript' src='https://halftop.github.io/media/scripts/script.js'></script>

<style type="text/css">
header {
    text-align: center;
    padding: 120px 0px 40px 0px;
    background: #515865 center no-repeat;
    font-size: 16px;
    color: #fff;
    background-size: cover;
    background-image:url(
			https://i.loli.net/2019/07/20/5d32db1c0698f40809.jpg
			);
}
		</style>

</head>
<body class="home blog">
    <div id="wrapper">
        
		<header id="header headerimg" class="site-header" style="background-image:url(
			
			https://i.loli.net/2019/07/20/5d32db1c0698f40809.jpg
			
			)">
			<div class="site-branding">
									<h1 class="site-title"><a href="https://halftop.github.io" rel="home">1/2顶点</a></h1>
										
					<h2 class="site-description">    有输入有输出，才是正确的学习方式    </h2>
										
							</div>
			<nav id="nav-wrapper">
				<div class="container">
					<div class="nav-toggle">
						<div class="bars">
							<div class="bar"></div>
							<div class="bar"></div>
							<div class="bar"></div>
						</div>
					</div><!-- /nav-toggle -->
					<div class="clear"></div>
					<ul id="" class="vtmenu">
		 
     			
<li class="menu-item menu-item-type-post_type menu-item-object-page menu-item-12">
	 
	<a  href="/"> 首页</a></li>
	
    
     			
<li class="menu-item menu-item-type-post_type menu-item-object-page menu-item-12">
	 
	<a  href="/archives"> 归档</a></li>
	
    
     			
<li class="menu-item menu-item-type-post_type menu-item-object-page menu-item-12">
	 
	<a  href="/tags"> 标签</a></li>
	
    
     			
<li class="menu-item menu-item-type-post_type menu-item-object-page menu-item-12">
	 
	<a  href="/post/about"> 关于</a></li>
	
    

</ul>
</li>		
		
</ul>				</div>
			</nav><!-- #navigation -->
        </header><!-- #masthead -->

		<div id="content" class="container">
			<div class="row">
	<div class="col-md-8 site-main">
		
		<div class="archive-box">
			  <header class="page-header">
				  
				<h1 class="page-title">Verilog HDL</h1> 

</header>
			</div>	
 		
 						
<article class="post post-index  post-318 type-post status-publish format-standard hentry category-uncategorized tag-40 tag-39">
	
	 
	   
	<div class="entry-content">
		<h1 class="entry-title"><a href="https://halftop.github.io/post/Verilog_SPI" rel="bookmark">SPI协议及其Verilog实现</a></h1>
		<div class="entry-meta">
						<a href="https://halftop.github.io/post/Verilog_SPI">
							 <i class="fa fa-paint-brush"> 
							</i> 2019-06-16</a>  
			
		</div>

		<div class="entry-summary">
			<p><h2 id="简介">简介</h2>
<p>SPI(Serial Peripheral Interface)是一个串行的同步传输协议，不同于Uart和IIC，没有起始位和结束位而是以时钟沿来同步和传输；不同于采用数据包的形式，数据可以连续不中断地传输。是一种一对多的传输协议。4线SPI是全双工的接口，而3线SPI是半双工接口，本篇采用更通用的4线SPI来介绍。</p>
</p>
			<p class="readmore">
				<a href="https://halftop.github.io/post/Verilog_SPI" class="link-more">Read more</a>
			</p>
		</div><!-- .entry-summary -->
		
	</div><!-- entry-content -->
	
</article><!-- #post-## -->			
		
 						
<article class="post post-index  post-318 type-post status-publish format-standard hentry category-uncategorized tag-40 tag-39">
	
	 
	   
	<div class="entry-content">
		<h1 class="entry-title"><a href="https://halftop.github.io/post/Verilog-Uart" rel="bookmark">Uart的Verilog实现</a></h1>
		<div class="entry-meta">
						<a href="https://halftop.github.io/post/Verilog-Uart">
							 <i class="fa fa-paint-brush"> 
							</i> 2019-06-06</a>  
			
		</div>

		<div class="entry-summary">
			<p><h2 id="概述">概述</h2>
<p>Uart是个缩写，全称是通用异步收发传输器（Universal Asynchronous Receiver/Transmitter）。单向传输只需要单线。异步传输的意思是没有同步时钟来同步发送端和接受端的数据，所以在数据之前添加起始位，之后添加结束位，以此来判断传输过程的开始和结束。当接收端检测到开始位，即开始以特定的频率来接收输入的bit位，这个特定的频率称为波特率。发送端和接收端要在大致相同的波特率下工作，才可以保证传输的正确性（最多相差10%）。</p>
</p>
			<p class="readmore">
				<a href="https://halftop.github.io/post/Verilog-Uart" class="link-more">Read more</a>
			</p>
		</div><!-- .entry-summary -->
		
	</div><!-- entry-content -->
	
</article><!-- #post-## -->			
		
 						
<article class="post post-index  post-318 type-post status-publish format-standard hentry category-uncategorized tag-40 tag-39">
	
	 
	   
	<div class="entry-content">
		<h1 class="entry-title"><a href="https://halftop.github.io/post/verilog99_FIFO" rel="bookmark">Verilog99题-FIFO设计</a></h1>
		<div class="entry-meta">
						<a href="https://halftop.github.io/post/verilog99_FIFO">
							 <i class="fa fa-paint-brush"> 
							</i> 2019-06-03</a>  
			
		</div>

		<div class="entry-summary">
			<p><h2 id="前言">前言</h2>
<p><a href="https://mp.weixin.qq.com/s/prdZKHbKTFMH80eRnr7mLQ">不忘出芯veriloig99题</a>的58-61题是关于FIFO设计，包括同步FIFO，异步FIFO和FIFO最小深度计算等问题。</p>
</p>
			<p class="readmore">
				<a href="https://halftop.github.io/post/verilog99_FIFO" class="link-more">Read more</a>
			</p>
		</div><!-- .entry-summary -->
		
	</div><!-- entry-content -->
	
</article><!-- #post-## -->			
		
 						
<article class="post post-index  post-318 type-post status-publish format-standard hentry category-uncategorized tag-40 tag-39">
	
	 
	   
	<div class="entry-content">
		<h1 class="entry-title"><a href="https://halftop.github.io/post/verilog99-57" rel="bookmark">Verilog99题-57题</a></h1>
		<div class="entry-meta">
						<a href="https://halftop.github.io/post/verilog99-57">
							 <i class="fa fa-paint-brush"> 
							</i> 2019-05-27</a>  
			
		</div>

		<div class="entry-summary">
			<p><h2 id="题目">题目</h2>
<blockquote>
<p>在clk a时钟域的一个单周期脉冲信号，如何正确的传递到clk b时钟域? 要考虑clk a和b的各种不同频率/相位的场景。</p>
</blockquote>
</p>
			<p class="readmore">
				<a href="https://halftop.github.io/post/verilog99-57" class="link-more">Read more</a>
			</p>
		</div><!-- .entry-summary -->
		
	</div><!-- entry-content -->
	
</article><!-- #post-## -->			
		
 						
<article class="post post-index  post-318 type-post status-publish format-standard hentry category-uncategorized tag-40 tag-39">
	
	 
	   
	<div class="entry-content">
		<h1 class="entry-title"><a href="https://halftop.github.io/post/verilog99-50to52" rel="bookmark">Verilog99题-50-52题</a></h1>
		<div class="entry-meta">
						<a href="https://halftop.github.io/post/verilog99-50to52">
							 <i class="fa fa-paint-brush"> 
							</i> 2019-05-20</a>  
			
		</div>

		<div class="entry-summary">
			<p><h2 id="前言">前言</h2>
<p><a href="https://mp.weixin.qq.com/s/prdZKHbKTFMH80eRnr7mLQ">不忘出芯veriloig99题</a>的50-52题是关于亚稳态和复位亚稳态消除问题。</p>
</p>
			<p class="readmore">
				<a href="https://halftop.github.io/post/verilog99-50to52" class="link-more">Read more</a>
			</p>
		</div><!-- .entry-summary -->
		
	</div><!-- entry-content -->
	
</article><!-- #post-## -->			
		
 						
<article class="post post-index  post-318 type-post status-publish format-standard hentry category-uncategorized tag-40 tag-39">
	
	 
	   
	<div class="entry-content">
		<h1 class="entry-title"><a href="https://halftop.github.io/post/verilog-day13" rel="bookmark">Verilog没有葵花宝典——day13（存储器）</a></h1>
		<div class="entry-meta">
						<a href="https://halftop.github.io/post/verilog-day13">
							 <i class="fa fa-paint-brush"> 
							</i> 2019-05-16</a>  
			
		</div>

		<div class="entry-summary">
			<p><h2 id="题目">题目</h2>
<blockquote>
<ol>
<li>存储名词解释</li>
<li>用verilog实现一个深度为16，位宽8bit的单端口SRAM。搭建一个仿真环境，完成初始化，读取，写入的操作。</li>
<li>接第2题，如果同时对一个地址进行读和写操作，会怎样?实际中应该如何处理?</li>
<li>使用单端口SRAM构造一个双端口同步FIFO。</li>
</ol>
</blockquote>
</p>
			<p class="readmore">
				<a href="https://halftop.github.io/post/verilog-day13" class="link-more">Read more</a>
			</p>
		</div><!-- .entry-summary -->
		
	</div><!-- entry-content -->
	
</article><!-- #post-## -->			
		
 						
<article class="post post-index  post-318 type-post status-publish format-standard hentry category-uncategorized tag-40 tag-39">
	
	 
	   
	<div class="entry-content">
		<h1 class="entry-title"><a href="https://halftop.github.io/post/verilog99-47to49" rel="bookmark">Verilog99题-47-49题（时钟相关）</a></h1>
		<div class="entry-meta">
						<a href="https://halftop.github.io/post/verilog99-47to49">
							 <i class="fa fa-paint-brush"> 
							</i> 2019-05-14</a>  
			
		</div>

		<div class="entry-summary">
			<p><h2 id="前言">前言</h2>
<p><a href="https://mp.weixin.qq.com/s/prdZKHbKTFMH80eRnr7mLQ">不忘出芯veriloig99题</a>的47-49题是关于时钟。</p>
</p>
			<p class="readmore">
				<a href="https://halftop.github.io/post/verilog99-47to49" class="link-more">Read more</a>
			</p>
		</div><!-- .entry-summary -->
		
	</div><!-- entry-content -->
	
</article><!-- #post-## -->			
		
 						
<article class="post post-index  post-318 type-post status-publish format-standard hentry category-uncategorized tag-40 tag-39">
	
	 
	   
	<div class="entry-content">
		<h1 class="entry-title"><a href="https://halftop.github.io/post/verilog99-45to46" rel="bookmark">Verilog99题——45.46题（奇、偶分频）</a></h1>
		<div class="entry-meta">
						<a href="https://halftop.github.io/post/verilog99-45to46">
							 <i class="fa fa-paint-brush"> 
							</i> 2019-05-10</a>  
			
		</div>

		<div class="entry-summary">
			<p><h2 id="题目">题目</h2>
<blockquote>
<ol start="45">
<li>用verilog实现二分频。</li>
<li>用verilog实现三分频电路，要求输出50%占空比。</li>
</ol>
</blockquote>
</p>
			<p class="readmore">
				<a href="https://halftop.github.io/post/verilog99-45to46" class="link-more">Read more</a>
			</p>
		</div><!-- .entry-summary -->
		
	</div><!-- entry-content -->
	
</article><!-- #post-## -->			
		
 						
<article class="post post-index  post-318 type-post status-publish format-standard hentry category-uncategorized tag-40 tag-39">
	
	 
	   
	<div class="entry-content">
		<h1 class="entry-title"><a href="https://halftop.github.io/post/verilog99_43to44" rel="bookmark">Verilog99题——43、44题（两道算法题）</a></h1>
		<div class="entry-meta">
						<a href="https://halftop.github.io/post/verilog99_43to44">
							 <i class="fa fa-paint-brush"> 
							</i> 2019-05-10</a>  
			
		</div>

		<div class="entry-summary">
			<p><h2 id="题目">题目</h2>
<blockquote>
<ol start="43">
<li>用verilog实现 <code>y(n) = x(n) + x(n-1) + x(n-2) + x(n-3) + x(n-4)+ x(n-5)+ x(n-6)+ x(n-7)</code> 输入x是8bit无符号数。</li>
<li>用verilog实现 <code>y(n) = 0.75*x(n) + 0.25*y(n-1)</code> x, y是8bit无符号数。</li>
</ol>
</blockquote>
</p>
			<p class="readmore">
				<a href="https://halftop.github.io/post/verilog99_43to44" class="link-more">Read more</a>
			</p>
		</div><!-- .entry-summary -->
		
	</div><!-- entry-content -->
	
</article><!-- #post-## -->			
		
 						
<article class="post post-index  post-318 type-post status-publish format-standard hentry category-uncategorized tag-40 tag-39">
	
	 
	   
	<div class="entry-content">
		<h1 class="entry-title"><a href="https://halftop.github.io/post/verilog-day10" rel="bookmark">Verilog没有葵花宝典——day10（PWM）</a></h1>
		<div class="entry-meta">
						<a href="https://halftop.github.io/post/verilog-day10">
							 <i class="fa fa-paint-brush"> 
							</i> 2019-05-08</a>  
			
		</div>

		<div class="entry-summary">
			<p><h2 id="题目">题目</h2>
<blockquote>
<p>用verilog实现PWM控制呼吸灯。呼吸周期2秒：1秒逐渐变亮，1秒逐渐变暗。系统时钟24MHz，pwm周期1ms，精度1us。</p>
</blockquote>
</p>
			<p class="readmore">
				<a href="https://halftop.github.io/post/verilog-day10" class="link-more">Read more</a>
			</p>
		</div><!-- .entry-summary -->
		
	</div><!-- entry-content -->
	
</article><!-- #post-## -->			
		
 




							
	</div><!-- site-main -->
            


			</div><!-- #end row-->
													   
			<nav class="navigation pagination" role="navigation">
	
														   
		<div class="nav-links">
			
<a class="next page-numbers" href="https://halftop.github.io/tag/ADa051R6R//page/2/">点击查看更多</a></div>
		
	</nav>	
    	<script type="text/javascript">
//点击加载更多
jQuery(document).ready(function($) {
    //点击下一页的链接(即那个a标签)
    $(' .next').click(function() {
        $this = $(this);
        $this.addClass('loading').text('正在努力加载'); //给a标签加载一个loading的class属性，用来添加加载效果
        var href = $this.attr('href'); //获取下一页的链接地址
        if (href != undefined) { //如果地址存在
            $.ajax({ //发起ajax请求
                url: href,
                //请求的地址就是下一页的链接
                type: 'get',
                //请求类型是get
                error: function(request) {
                    //如果发生错误怎么处理
                },
                success: function(data) { //请求成功
                    $this.removeClass('loading').text('点击查看更多'); //移除loading属性
                    var $res = $(data).find('.post-318 '); //从数据中挑出文章数据，请根据实际情况更改
                    $('.col-md-8').append($res.fadeIn(500)); //将数据加载加进posts-loop的标签中。
                    var newhref = $(data).find(' .next').attr('href'); //找出新的下一页链接
                    if (newhref != undefined) {
                        $('.next').attr('href', newhref);
                    } else {
                        $('.next').remove(); //如果没有下一页了，隐藏
                    }
                }
            });
        }
        return false;
    });
});
</script>
													   
		</div><!-- #end container-->

		
	 	<footer id="colophon" class="site-footer">

			<div class="container">
	
				<div class="copyright"><center>
 <img src="https://i.loli.net/2019/05/11/5cd67babc54e9.gif" alt="fighting and confidence" title="fighting and confidence" width="300"> 
</center><br>Theme:   <a href="https://github.com/alterfang/gridea-theme-pan/tree/master" target="_blank" title="Pan"><span>Pan</span></a>. Powered by <a href="https://gridea.dev/" target="_blank" title="Gridea"><span>Gridea</span></a></div>		
			</div><!-- .container -->
		
		</footer><!-- #colophon -->

</div><!-- #end wrapper-->

<script src="https://cdn.bootcss.com/fitvids/1.2.0/jquery.fitvids.min.js"></script>
<script type='text/javascript' src='https://halftop.github.io/media/scripts/marlin-scripts.js'></script>

		
</body>
</html>
