<!DOCTYPE html>
<html lang="en-US" dir="ltr">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width,initial-scale=1">
    <title>Verilog HDL基础语法（上） | Herbert He's Blog</title>
    <meta name="description" content="Herbert He's Blog">
    <meta name="generator" content="VitePress v1.0.1">
    <link rel="preload stylesheet" href="/assets/style.BTEZQO2r.css" as="style">
    
    <script type="module" src="/assets/app.rrsrYL8l.js"></script>
    <link rel="preload" href="/assets/inter-roman-latin.Bu8hRsVA.woff2" as="font" type="font/woff2" crossorigin="">
    <link rel="modulepreload" href="/assets/chunks/framework.DqpHdag1.js">
    <link rel="modulepreload" href="/assets/chunks/theme.n23IluOV.js">
    <link rel="modulepreload" href="/assets/posts_zh_Verilog-HDL基础语法（上）.md.CdKalTI3.lean.js">
    <link rel="icon" type="image/jpeg" href="/avatar.jpeg">
    <meta name="author" content="Herbert He">
    <meta property="og:title" content="Home">
    <meta property="og:description" content="Herbert He&#39;s Blog">
    <script id="check-dark-mode">(()=>{const e=localStorage.getItem("vitepress-theme-appearance")||"auto",a=window.matchMedia("(prefers-color-scheme: dark)").matches;(!e||e==="auto"?a:e==="dark")&&document.documentElement.classList.add("dark")})();</script>
    <script id="check-mac-os">document.documentElement.classList.toggle("mac",/Mac|iPhone|iPod|iPad/i.test(navigator.platform));</script>
  </head>
  <body>
    <div id="app"><!--[--><div class="Layout" data-v-e786c91c data-v-d8b57b2d><!--[--><!--]--><!--[--><span tabindex="-1" data-v-c8291ffa></span><a href="#VPContent" class="VPSkipLink visually-hidden" data-v-c8291ffa> Skip to content </a><!--]--><!----><header class="VPNav" data-v-d8b57b2d data-v-7ad780c2><div class="VPNavBar top" data-v-7ad780c2 data-v-844edcde><div class="wrapper" data-v-844edcde><div class="container" data-v-844edcde><div class="title" data-v-844edcde><div class="VPNavBarTitle" data-v-844edcde data-v-0ad69264><a class="title" href="/" data-v-0ad69264><!--[--><!--]--><!--[--><img class="VPImage logo" src="/avatar.jpeg" alt data-v-ab19afbb><!--]--><span data-v-0ad69264>Herbert He&#39;s Blog</span><!--[--><!--]--></a></div></div><div class="content" data-v-844edcde><div class="content-body" data-v-844edcde><!--[--><!--]--><div class="VPNavBarSearch search" data-v-844edcde><!--[--><!----><div id="local-search"><button type="button" class="DocSearch DocSearch-Button" aria-label="Search"><span class="DocSearch-Button-Container"><span class="vp-icon DocSearch-Search-Icon"></span><span class="DocSearch-Button-Placeholder">Search</span></span><span class="DocSearch-Button-Keys"><kbd class="DocSearch-Button-Key"></kbd><kbd class="DocSearch-Button-Key">K</kbd></span></button></div><!--]--></div><nav aria-labelledby="main-nav-aria-label" class="VPNavBarMenu menu" data-v-844edcde data-v-f732b5d0><span id="main-nav-aria-label" class="visually-hidden" data-v-f732b5d0>Main Navigation</span><!--[--><!--[--><a class="VPLink link VPNavBarMenuLink" href="/" tabindex="0" data-v-f732b5d0 data-v-08fbf4b6><!--[--><span data-v-08fbf4b6>🏡Blogs</span><!--]--></a><!--]--><!--[--><a class="VPLink link VPNavBarMenuLink" href="/tags.html" tabindex="0" data-v-f732b5d0 data-v-08fbf4b6><!--[--><span data-v-08fbf4b6>🔖Tags</span><!--]--></a><!--]--><!--[--><a class="VPLink link VPNavBarMenuLink" href="/archives.html" tabindex="0" data-v-f732b5d0 data-v-08fbf4b6><!--[--><span data-v-08fbf4b6>📃Archives</span><!--]--></a><!--]--><!--[--><a class="VPLink link VPNavBarMenuLink" href="/tools.html" tabindex="0" data-v-f732b5d0 data-v-08fbf4b6><!--[--><span data-v-08fbf4b6>🔧Tools</span><!--]--></a><!--]--><!--[--><a class="VPLink link vp-external-link-icon VPNavBarMenuLink" href="https://idea.ibert.me" target="_blank" rel="noreferrer" tabindex="0" data-v-f732b5d0 data-v-08fbf4b6><!--[--><span data-v-08fbf4b6>💡Idea</span><!--]--></a><!--]--><!--[--><a class="VPLink link vp-external-link-icon VPNavBarMenuLink" href="https://resume.ibert.me" target="_blank" rel="noreferrer" tabindex="0" data-v-f732b5d0 data-v-08fbf4b6><!--[--><span data-v-08fbf4b6>📄Resume</span><!--]--></a><!--]--><!--[--><a class="VPLink link vp-external-link-icon VPNavBarMenuLink" href="https://sponsor.ibert.me" target="_blank" rel="noreferrer" tabindex="0" data-v-f732b5d0 data-v-08fbf4b6><!--[--><span data-v-08fbf4b6>⛽️Sponsor</span><!--]--></a><!--]--><!--[--><a class="VPLink link vp-external-link-icon VPNavBarMenuLink" href="https://ibert.me/feed.xml" target="_blank" rel="noreferrer" tabindex="0" data-v-f732b5d0 data-v-08fbf4b6><!--[--><span data-v-08fbf4b6>🔥RSS</span><!--]--></a><!--]--><!--]--></nav><!----><div class="VPNavBarAppearance appearance" data-v-844edcde data-v-283b26e9><button class="VPSwitch VPSwitchAppearance" type="button" role="switch" title="Switch to dark theme" aria-checked="false" data-v-283b26e9 data-v-7df97737 data-v-b4ccac88><span class="check" data-v-b4ccac88><span class="icon" data-v-b4ccac88><!--[--><span class="vpi-sun sun" data-v-7df97737></span><span class="vpi-moon moon" data-v-7df97737></span><!--]--></span></span></button></div><div class="VPSocialLinks VPNavBarSocialLinks social-links" data-v-844edcde data-v-ef6192dc data-v-e71e869c><!--[--><a class="VPSocialLink no-icon" href="https://github.com/HerbertHe" aria-label="github" target="_blank" rel="noopener" data-v-e71e869c data-v-358b6670><span class="vpi-social-github" /></a><a class="VPSocialLink no-icon" href="https://twitter.com/HerbertHe_" aria-label="twitter" target="_blank" rel="noopener" data-v-e71e869c data-v-358b6670><span class="vpi-social-twitter" /></a><a class="VPSocialLink no-icon" href="mailto:hi@ibert.me" aria-label target="_blank" rel="noopener" data-v-e71e869c data-v-358b6670><svg role="img" viewBox="0 0 1024 1024" xmlns="http://www.w3.org/2000/svg" width="20">
            <path d="M874.666667 375.189333V746.666667a64 64 0 0 1-64 64H213.333333a64 64 0 0 1-64-64V375.189333l266.090667 225.6a149.333333 149.333333 0 0 0 193.152 0L874.666667 375.189333zM810.666667 213.333333a64.789333 64.789333 0 0 1 22.826666 4.181334 63.616 63.616 0 0 1 26.794667 19.413333 64.32 64.32 0 0 1 9.344 15.466667c2.773333 6.570667 4.48 13.696 4.906667 21.184L874.666667 277.333333v21.333334L553.536 572.586667a64 64 0 0 1-79.893333 2.538666l-3.178667-2.56L149.333333 298.666667v-21.333334a63.786667 63.786667 0 0 1 35.136-57.130666A63.872 63.872 0 0 1 213.333333 213.333333h597.333334z" ></path>
            </svg></a><!--]--></div><div class="VPFlyout VPNavBarExtra extra" data-v-844edcde data-v-8e87c032 data-v-af5898d3><button type="button" class="button" aria-haspopup="true" aria-expanded="false" aria-label="extra navigation" data-v-af5898d3><span class="vpi-more-horizontal icon" data-v-af5898d3></span></button><div class="menu" data-v-af5898d3><div class="VPMenu" data-v-af5898d3 data-v-e42ed9b3><!----><!--[--><!--[--><!----><div class="group" data-v-8e87c032><div class="item appearance" data-v-8e87c032><p class="label" data-v-8e87c032>Appearance</p><div class="appearance-action" data-v-8e87c032><button class="VPSwitch VPSwitchAppearance" type="button" role="switch" title="Switch to dark theme" aria-checked="false" data-v-8e87c032 data-v-7df97737 data-v-b4ccac88><span class="check" data-v-b4ccac88><span class="icon" data-v-b4ccac88><!--[--><span class="vpi-sun sun" data-v-7df97737></span><span class="vpi-moon moon" data-v-7df97737></span><!--]--></span></span></button></div></div></div><div class="group" data-v-8e87c032><div class="item social-links" data-v-8e87c032><div class="VPSocialLinks social-links-list" data-v-8e87c032 data-v-e71e869c><!--[--><a class="VPSocialLink no-icon" href="https://github.com/HerbertHe" aria-label="github" target="_blank" rel="noopener" data-v-e71e869c data-v-358b6670><span class="vpi-social-github" /></a><a class="VPSocialLink no-icon" href="https://twitter.com/HerbertHe_" aria-label="twitter" target="_blank" rel="noopener" data-v-e71e869c data-v-358b6670><span class="vpi-social-twitter" /></a><a class="VPSocialLink no-icon" href="mailto:hi@ibert.me" aria-label target="_blank" rel="noopener" data-v-e71e869c data-v-358b6670><svg role="img" viewBox="0 0 1024 1024" xmlns="http://www.w3.org/2000/svg" width="20">
            <path d="M874.666667 375.189333V746.666667a64 64 0 0 1-64 64H213.333333a64 64 0 0 1-64-64V375.189333l266.090667 225.6a149.333333 149.333333 0 0 0 193.152 0L874.666667 375.189333zM810.666667 213.333333a64.789333 64.789333 0 0 1 22.826666 4.181334 63.616 63.616 0 0 1 26.794667 19.413333 64.32 64.32 0 0 1 9.344 15.466667c2.773333 6.570667 4.48 13.696 4.906667 21.184L874.666667 277.333333v21.333334L553.536 572.586667a64 64 0 0 1-79.893333 2.538666l-3.178667-2.56L149.333333 298.666667v-21.333334a63.786667 63.786667 0 0 1 35.136-57.130666A63.872 63.872 0 0 1 213.333333 213.333333h597.333334z" ></path>
            </svg></a><!--]--></div></div></div><!--]--><!--]--></div></div></div><!--[--><!--]--><button type="button" class="VPNavBarHamburger hamburger" aria-label="mobile navigation" aria-expanded="false" aria-controls="VPNavScreen" data-v-844edcde data-v-6bee1efd><span class="container" data-v-6bee1efd><span class="top" data-v-6bee1efd></span><span class="middle" data-v-6bee1efd></span><span class="bottom" data-v-6bee1efd></span></span></button></div></div></div></div><div class="divider" data-v-844edcde><div class="divider-line" data-v-844edcde></div></div></div><!----></header><div class="VPLocalNav empty fixed" data-v-d8b57b2d data-v-2488c25a><div class="container" data-v-2488c25a><!----><div class="VPLocalNavOutlineDropdown" style="--vp-vh:0px;" data-v-2488c25a data-v-0b5c97a1><button data-v-0b5c97a1>Return to top</button><!----></div></div></div><!----><div class="VPContent" id="VPContent" data-v-d8b57b2d data-v-9a6c75ad><div class="VPDoc" data-v-9a6c75ad data-v-e6f2a212><!--[--><!--]--><div class="container" data-v-e6f2a212><!----><div class="content" data-v-e6f2a212><div class="content-container" data-v-e6f2a212><!--[--><!--[--><!--[--><!--[--><h1 class="title" data-v-a918efe7>Verilog HDL基础语法（上）</h1><div class="date" data-v-a918efe7>🕒 Published at: </div><!--]--><!----><!--]--><!--]--><!--]--><main class="main" data-v-e6f2a212><div style="position:relative;" class="vp-doc _posts_zh_Verilog-HDL%E5%9F%BA%E7%A1%80%E8%AF%AD%E6%B3%95%EF%BC%88%E4%B8%8A%EF%BC%89" data-v-e6f2a212><div><h2 id="写在前面的" tabindex="-1">写在前面的 <a class="header-anchor" href="#写在前面的" aria-label="Permalink to &quot;写在前面的&quot;">​</a></h2><p>本博客是对于自己接触基于Verilog硬件开发学习的基础语法学习笔记！接触Verilog之前一定要有《数字电子技术》的基础！</p><p>Verilog HDL是一门硬件描述性语言，可以类似于软件开发一样去做硬件开发。符合“顶层设计”，与传统的搭电路是不一样的，学习过C之类的会更容易。</p><p>对于基础概念和简介在此跳过了！！<strong>Verilog大小写敏感！</strong></p><p>关于寄存器、锁存器、触发器可以参考 <a href="https://blog.csdn.net/hengzo/article/details/53164626" target="_blank" rel="noreferrer">锁存器与寄存器的区别</a></p><h2 id="verilog的注释" tabindex="-1">Verilog的注释 <a class="header-anchor" href="#verilog的注释" aria-label="Permalink to &quot;Verilog的注释&quot;">​</a></h2><p>和C一样，<code>//</code> 为单行注释，<code>/* */</code>为多行注释</p><h2 id="module初探" tabindex="-1">module初探 <a class="header-anchor" href="#module初探" aria-label="Permalink to &quot;module初探&quot;">​</a></h2><p>module模块由module和endmodule包裹</p><div class="language-verilog line-numbers-mode"><button title="Copy Code" class="copy"></button><span class="lang">verilog</span><pre class="shiki nord vp-code"><code><span class="line"><span style="color:#81A1C1;">module</span><span style="color:#81A1C1;"> &lt;</span><span style="color:#D8DEE9FF;">模块名</span><span style="color:#81A1C1;">&gt;</span><span style="color:#D8DEE9FF;">(</span><span style="color:#81A1C1;">&lt;</span><span style="color:#D8DEE9FF;">端口列表</span><span style="color:#81A1C1;">&gt;</span><span style="color:#D8DEE9FF;">)</span></span>
<span class="line"><span style="color:#81A1C1;">&lt;</span><span style="color:#D8DEE9FF;">端口说明</span><span style="color:#81A1C1;">&gt;</span></span>
<span class="line"><span style="color:#81A1C1;">&lt;</span><span style="color:#D8DEE9FF;">内部信号说明</span><span style="color:#81A1C1;">&gt;</span></span>
<span class="line"><span style="color:#81A1C1;">&lt;</span><span style="color:#D8DEE9FF;">功能定义</span><span style="color:#81A1C1;">&gt;</span></span>
<span class="line"><span style="color:#81A1C1;">endmodule</span></span></code></pre><div class="line-numbers-wrapper" aria-hidden="true"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br></div></div><ul><li>端口：相当于硬件的pin <strong>模块通过端口与外部通信</strong></li><li>端口说明：input和output（输入or输出）</li></ul><p><img src="/img/20170926191009923.png" alt="输入输出"></p><div class="language-verilog line-numbers-mode"><button title="Copy Code" class="copy"></button><span class="lang">verilog</span><pre class="shiki nord vp-code"><code><span class="line"><span style="color:#81A1C1;">module</span><span style="color:#D8DEE9FF;"> block(a,b,c,d);</span></span>
<span class="line"><span style="color:#616E88;">    // 端口说明</span></span>
<span class="line"><span style="color:#81A1C1;">    input</span><span style="color:#D8DEE9FF;"> a,b;</span></span>
<span class="line"><span style="color:#81A1C1;">    output</span><span style="color:#D8DEE9FF;"> c,d;</span></span>
<span class="line"></span>
<span class="line"><span style="color:#616E88;">    // 不指明内部信号说明，默认为wire</span></span>
<span class="line"></span>
<span class="line"><span style="color:#616E88;">    // 功能定义</span></span>
<span class="line"><span style="color:#81A1C1;">    assign</span><span style="color:#D8DEE9FF;"> c</span><span style="color:#81A1C1;">=</span><span style="color:#D8DEE9FF;">a </span><span style="color:#81A1C1;">|</span><span style="color:#D8DEE9FF;"> b;</span></span>
<span class="line"><span style="color:#81A1C1;">    assign</span><span style="color:#D8DEE9FF;"> d</span><span style="color:#81A1C1;">=</span><span style="color:#D8DEE9FF;">a </span><span style="color:#81A1C1;">&amp;</span><span style="color:#D8DEE9FF;"> b;</span></span>
<span class="line"><span style="color:#81A1C1;">endmodule</span></span></code></pre><div class="line-numbers-wrapper" aria-hidden="true"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br></div></div><h2 id="verilog基础" tabindex="-1">Verilog基础 <a class="header-anchor" href="#verilog基础" aria-label="Permalink to &quot;Verilog基础&quot;">​</a></h2><h3 id="术语" tabindex="-1">术语 <a class="header-anchor" href="#术语" aria-label="Permalink to &quot;术语&quot;">​</a></h3><ol><li>空白符：空格、tabs、换行</li><li>标识符：对象的名字</li><li>关键字：比如module之类的</li><li>LSB：最低有效位</li><li>MSB：最高有效位</li></ol><h3 id="verilog的四值逻辑系统" tabindex="-1">Verilog的四值逻辑系统 <a class="header-anchor" href="#verilog的四值逻辑系统" aria-label="Permalink to &quot;Verilog的四值逻辑系统&quot;">​</a></h3><table><thead><tr><th style="text-align:center;">逻辑值</th><th style="text-align:left;">含义</th></tr></thead><tbody><tr><td style="text-align:center;">0</td><td style="text-align:left;">低位，逻辑假</td></tr><tr><td style="text-align:center;">1</td><td style="text-align:left;">高位，逻辑真</td></tr><tr><td style="text-align:center;">x或X</td><td style="text-align:left;">不定态</td></tr><tr><td style="text-align:center;">z或Z</td><td style="text-align:left;">高阻态</td></tr></tbody></table><h3 id="常量及其表示" tabindex="-1">常量及其表示 <a class="header-anchor" href="#常量及其表示" aria-label="Permalink to &quot;常量及其表示&quot;">​</a></h3><p>常量分为整数型和实数型</p><ol><li><p>整数的大小可以定义也可不。表示为：</p><div class="language-verilog line-numbers-mode"><button title="Copy Code" class="copy"></button><span class="lang">verilog</span><pre class="shiki nord vp-code"><code><span class="line"><span style="color:#81A1C1;">&lt;</span><span style="color:#D8DEE9FF;">size</span><span style="color:#81A1C1;">&gt;</span><span style="color:#D8DEE9FF;">&#39;</span><span style="color:#81A1C1;">&lt;</span><span style="color:#D8DEE9FF;">base</span><span style="color:#81A1C1;">&gt;&lt;</span><span style="color:#D8DEE9FF;">value</span><span style="color:#81A1C1;">&gt;</span></span></code></pre><div class="line-numbers-wrapper" aria-hidden="true"><span class="line-number">1</span><br></div></div><ul><li>size：位数大小，由十进制数表示。<strong>缺省为32位</strong></li><li>base：数基，2(b),8(o),10(d),16(h)进制。<strong>缺省为10进制</strong></li><li>value：基内的有效数字</li></ul><blockquote><p>注意：规定了位数大小，如果值超过位数会舍掉超过的高位！</p></blockquote></li><li><p>实数常量可以用十进制数或科学计数法表示</p><table><thead><tr><th style="text-align:center;">实例</th><th style="text-align:left;">解释</th></tr></thead><tbody><tr><td style="text-align:center;">12</td><td style="text-align:left;">未规定大小的十进制数</td></tr><tr><td style="text-align:center;">&#39;h83a</td><td style="text-align:left;">未规定大小的十六进制数</td></tr><tr><td style="text-align:center;">8&#39;b1100 0001</td><td style="text-align:left;">八位二进制数</td></tr><tr><td style="text-align:center;">16&#39;hff01</td><td style="text-align:left;">十六位十六进制数</td></tr><tr><td style="text-align:center;">32&#39;bz01x</td><td style="text-align:left;">Z扩展至32位</td></tr><tr><td style="text-align:center;">3&#39;b1010 1101</td><td style="text-align:left;">3位数字，3&#39;b101</td></tr><tr><td style="text-align:center;"></td><td style="text-align:left;"></td></tr><tr><td style="text-align:center;">6.3</td><td style="text-align:left;">十进制数</td></tr><tr><td style="text-align:center;">32e-4</td><td style="text-align:left;">0.0032的科学计数法表示</td></tr><tr><td style="text-align:center;">4.1E3</td><td style="text-align:left;">4100的科学计数法表示</td></tr></tbody></table></li><li><p>注意的一些点</p><p>整数：</p><ul><li>size缺省即32位</li><li>数基缺省即10进制</li><li>数基和数字中字母无大小写之分</li><li>value大于指定大小时，截去高位2&#39;b1101 =&gt; 2&#39;b01</li></ul><p>实数：</p><ul><li>可以用十进制或者科学计数法表示</li><li>表示方法，略，见上面表格的例子</li></ul></li></ol><h3 id="字符串-仅用在测试中" tabindex="-1">字符串（仅用在测试中） <a class="header-anchor" href="#字符串-仅用在测试中" aria-label="Permalink to &quot;字符串（仅用在测试中）&quot;">​</a></h3><p>大多用于显示信息的命令中，由一对双引号包裹！</p><ul><li>不能跨行</li><li>可以使用格式符，比如：%b</li><li>可以使用转义符，比如：\t</li></ul><h3 id="标识符" tabindex="-1">标识符 <a class="header-anchor" href="#标识符" aria-label="Permalink to &quot;标识符&quot;">​</a></h3><ul><li>对象名字</li><li>必须以( a-z, A-Z )或( _ )开头，后面可以是字母、数字、( $ )或( _ )</li><li>最长1023个字符</li><li>区分大小写</li></ul><blockquote><p><strong>所有的Verilog的关键字都是小写字母！</strong></p></blockquote><h3 id="数据类型" tabindex="-1">数据类型 <a class="header-anchor" href="#数据类型" aria-label="Permalink to &quot;数据类型&quot;">​</a></h3><ol><li><p>线网类型（net type）：表示Verilog结构化元件间的物理连线。缺省为z。</p><p>需要被持续驱动，门或者模块都可以！net驱动器值变化时，新值被传送到net上。</p><table><thead><tr><th style="text-align:center;">net类型</th><th style="text-align:left;">功能</th></tr></thead><tbody><tr><td style="text-align:center;">wire, tri</td><td style="text-align:left;">标准内部连接线（缺省）</td></tr><tr><td style="text-align:center;">supply1, supply0</td><td style="text-align:left;">电源和地</td></tr><tr><td style="text-align:center;">wor, trior</td><td style="text-align:left;">多驱动源线或</td></tr><tr><td style="text-align:center;">wand, triand</td><td style="text-align:left;">多驱动源线与</td></tr><tr><td style="text-align:center;">trireg</td><td style="text-align:left;">能保存电荷的net</td></tr><tr><td style="text-align:center;">tri1, tri0</td><td style="text-align:left;">无驱动时上拉/下拉</td></tr></tbody></table><blockquote><p>可综合的线网数据类型：<strong>wire</strong>、wor、wand、tri、supply1、supply0。缺省默认为1位wire！！！</p></blockquote><p>使用语法：</p><div class="language-verilog line-numbers-mode"><button title="Copy Code" class="copy"></button><span class="lang">verilog</span><pre class="shiki nord vp-code"><code><span class="line"><span style="color:#81A1C1;">&lt;</span><span style="color:#D8DEE9FF;">net类型</span><span style="color:#81A1C1;">&gt;</span><span style="color:#D8DEE9FF;"> [msb:lsb] net1, net2, ..., netN</span></span></code></pre><div class="line-numbers-wrapper" aria-hidden="true"><span class="line-number">1</span><br></div></div></li><li><p>寄存器类型（register type）：表示一个抽象的数据存储单元，只能在always和initial等过程语句中被赋值，并且它的值从一个赋值到另一个赋值被保存下来。缺省为x。</p><table><thead><tr><th style="text-align:center;">寄存器类型</th><th style="text-align:left;">功能</th></tr></thead><tbody><tr><td style="text-align:center;">reg</td><td style="text-align:left;">最常用，无符号型</td></tr><tr><td style="text-align:center;">integer</td><td style="text-align:left;">32位有符号整型，算术操作产生二进制补码形式。通常不用于由硬件实现的数据处理</td></tr><tr><td style="text-align:center;">real</td><td style="text-align:left;">双精度的带符号的浮点变量，用法上同</td></tr><tr><td style="text-align:center;">time</td><td style="text-align:left;">64位无符号整数变量，用于<strong>仿真时间</strong>保存与处理</td></tr><tr><td style="text-align:center;">realtime</td><td style="text-align:left;">上同，但可以<strong>用于实数仿真时间</strong>保存与处理</td></tr></tbody></table><p>reg使用语法：</p><div class="language-verilog line-numbers-mode"><button title="Copy Code" class="copy"></button><span class="lang">verilog</span><pre class="shiki nord vp-code"><code><span class="line"><span style="color:#81A1C1;">reg</span><span style="color:#D8DEE9FF;"> [msb:lsb] reg1, reg2, ..., regN              </span><span style="color:#616E88;">// [msb:lsb]缺省即1位</span></span></code></pre><div class="line-numbers-wrapper" aria-hidden="true"><span class="line-number">1</span><br></div></div><p>integer使用语法：</p><div class="language-verilog line-numbers-mode"><button title="Copy Code" class="copy"></button><span class="lang">verilog</span><pre class="shiki nord vp-code"><code><span class="line"><span style="color:#81A1C1;">integer</span><span style="color:#D8DEE9FF;"> A, B, C;</span></span></code></pre><div class="line-numbers-wrapper" aria-hidden="true"><span class="line-number">1</span><br></div></div></li><li><p>参数</p><p>参数是一个常量，<strong>建议常量使用大写字母，变量使用小写字母</strong></p><p>定义语法：</p><div class="language-verilog line-numbers-mode"><button title="Copy Code" class="copy"></button><span class="lang">verilog</span><pre class="shiki nord vp-code"><code><span class="line"><span style="color:#81A1C1;">parameter</span><span style="color:#81A1C1;"> &lt;</span><span style="color:#D8DEE9FF;">list_of_assignment</span><span style="color:#81A1C1;">&gt;</span><span style="color:#D8DEE9FF;">;          </span><span style="color:#616E88;">// 多个使用逗号隔开</span></span>
<span class="line"></span>
<span class="line"><span style="color:#D8DEE9FF;">examples:</span></span>
<span class="line"><span style="color:#81A1C1;">parameter</span><span style="color:#D8DEE9FF;"> WIDTH </span><span style="color:#81A1C1;">=</span><span style="color:#B48EAD;"> 8&#39;h20</span><span style="color:#D8DEE9FF;">;</span></span>
<span class="line"></span>
<span class="line"><span style="color:#81A1C1;">parameter</span><span style="color:#D8DEE9FF;"> WORD_WIDTH </span><span style="color:#81A1C1;">=</span><span style="color:#B48EAD;"> 8</span><span style="color:#D8DEE9FF;">;</span></span>
<span class="line"><span style="color:#81A1C1;">wire</span><span style="color:#D8DEE9FF;">[WORD_WIDTH:</span><span style="color:#B48EAD;">0</span><span style="color:#D8DEE9FF;">] int1;</span></span>
<span class="line"></span>
<span class="line"><span style="color:#81A1C1;">parameter</span><span style="color:#D8DEE9FF;"> WORD_WIDTH </span><span style="color:#81A1C1;">=</span><span style="color:#B48EAD;"> 32</span><span style="color:#D8DEE9FF;">, ADDR_WIDTH </span><span style="color:#81A1C1;">=</span><span style="color:#B48EAD;"> 8</span><span style="color:#D8DEE9FF;">;</span></span></code></pre><div class="line-numbers-wrapper" aria-hidden="true"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br></div></div><blockquote><p>参数的定义是 <strong>局部的</strong>，只在 <strong>当前模块</strong> 有效。和 `define有区别 ！</p></blockquote></li><li><p>位选择</p><p>位选择从向量中抽取特定的位，整数不能作为位向量访问。</p></li><li><p>常见信号类型</p><ul><li>寄存器类型：reg（在always等过程快中被赋值的信号，往往代表触发器，但是不一定）<strong>时序逻辑电路中常常被综合为D触发器，纯组合逻辑电路中被组合为连线</strong></li><li>连线类型：wire：用assign关键字给指定连续/持续赋值所描述的组合逻辑信号或者连线。</li></ul></li></ol><p>Verilog中reg与wire不同点举例 <a href="https://max.book118.com/html/2017/0523/108520648.shtm" target="_blank" rel="noreferrer">参考PPT</a></p><p><img src="/img/20190718230151.png" alt="图片"></p><div class="language-verilog line-numbers-mode"><button title="Copy Code" class="copy"></button><span class="lang">verilog</span><pre class="shiki nord vp-code"><code><span class="line"><span style="color:#616E88;">// 用寄存器类型变量生成组合逻辑</span></span>
<span class="line"><span style="color:#81A1C1;">module</span><span style="color:#D8DEE9FF;"> rw1(a, b, out1, out2);</span></span>
<span class="line"><span style="color:#81A1C1;">    input</span><span style="color:#D8DEE9FF;"> a, b;</span></span>
<span class="line"><span style="color:#81A1C1;">    output</span><span style="color:#D8DEE9FF;"> out1, out2;</span></span>
<span class="line"><span style="color:#81A1C1;">    reg</span><span style="color:#D8DEE9FF;"> out1;</span></span>
<span class="line"><span style="color:#81A1C1;">    wire</span><span style="color:#D8DEE9FF;"> out2;</span></span>
<span class="line"></span>
<span class="line"><span style="color:#81A1C1;">    assign</span><span style="color:#D8DEE9FF;"> out2 </span><span style="color:#81A1C1;">=</span><span style="color:#D8DEE9FF;"> a;</span></span>
<span class="line"><span style="color:#81A1C1;">    always</span><span style="color:#D8DEE9FF;"> @(b) out1 </span><span style="color:#81A1C1;">=</span><span style="color:#81A1C1;"> ~</span><span style="color:#D8DEE9FF;">b;</span></span>
<span class="line"><span style="color:#81A1C1;">endmodule</span></span></code></pre><div class="line-numbers-wrapper" aria-hidden="true"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br></div></div><p><img src="/img/20190718230334.png" alt="图片"></p><div class="language-verilog line-numbers-mode"><button title="Copy Code" class="copy"></button><span class="lang">verilog</span><pre class="shiki nord vp-code"><code><span class="line"><span style="color:#616E88;">// 用寄存器生成触发器</span></span>
<span class="line"><span style="color:#81A1C1;">module</span><span style="color:#D8DEE9FF;"> rw2(clk, d, out1, out2);</span></span>
<span class="line"><span style="color:#81A1C1;">    input</span><span style="color:#D8DEE9FF;"> clk, b;</span></span>
<span class="line"><span style="color:#81A1C1;">    output</span><span style="color:#D8DEE9FF;"> out1, out2;</span></span>
<span class="line"><span style="color:#81A1C1;">    reg</span><span style="color:#D8DEE9FF;"> out1;</span></span>
<span class="line"><span style="color:#81A1C1;">    wire</span><span style="color:#D8DEE9FF;"> out2;</span></span>
<span class="line"></span>
<span class="line"><span style="color:#81A1C1;">    assign</span><span style="color:#D8DEE9FF;"> out2 </span><span style="color:#81A1C1;">=</span><span style="color:#D8DEE9FF;"> d </span><span style="color:#81A1C1;">&amp;</span><span style="color:#81A1C1;"> ~</span><span style="color:#D8DEE9FF;">out1;</span></span>
<span class="line"><span style="color:#81A1C1;">    always</span><span style="color:#D8DEE9FF;"> @(</span><span style="color:#81A1C1;">posedge</span><span style="color:#D8DEE9FF;"> clk)</span></span>
<span class="line"><span style="color:#D8DEE9FF;">        out1 </span><span style="color:#81A1C1;">&lt;=</span><span style="color:#D8DEE9FF;"> d;</span></span>
<span class="line"><span style="color:#81A1C1;">endmodule</span></span></code></pre><div class="line-numbers-wrapper" aria-hidden="true"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br></div></div><h3 id="verilog的运算符" tabindex="-1">Verilog的运算符 <a class="header-anchor" href="#verilog的运算符" aria-label="Permalink to &quot;Verilog的运算符&quot;">​</a></h3><p>不面向纯的编程小白，在此就不细解释了，和其他语言大都一样。</p><table><thead><tr><th style="text-align:center;">算术及逻辑运算符</th><th style="text-align:left;">功能</th></tr></thead><tbody><tr><td style="text-align:center;">+</td><td style="text-align:left;">加</td></tr><tr><td style="text-align:center;">-</td><td style="text-align:left;">减</td></tr><tr><td style="text-align:center;">*</td><td style="text-align:left;">乘</td></tr><tr><td style="text-align:center;">/</td><td style="text-align:left;">整除</td></tr><tr><td style="text-align:center;">%</td><td style="text-align:left;">取模</td></tr><tr><td style="text-align:center;">&amp;&amp;</td><td style="text-align:left;">逻辑与</td></tr><tr><td style="text-align:center;">丨丨</td><td style="text-align:left;">逻辑或</td></tr><tr><td style="text-align:center;">!</td><td style="text-align:left;">逻辑非</td></tr></tbody></table><p>注意：</p><ol><li>将负数赋值给reg或其他无符号变量，使用2的补码算术</li><li>如果一位操作数是x或z，则结果为x</li><li>模运算使用第一个操作数的符号</li><li>integer和reg算术有差异，一个有符号，一个没有</li></ol><table><thead><tr><th style="text-align:center;">按位操作运算符</th><th style="text-align:left;">功能</th></tr></thead><tbody><tr><td style="text-align:center;">~</td><td style="text-align:left;">一元非</td></tr><tr><td style="text-align:center;">&amp;</td><td style="text-align:left;">二元与</td></tr><tr><td style="text-align:center;">丨</td><td style="text-align:left;">二元或</td></tr><tr><td style="text-align:center;">^</td><td style="text-align:left;">二元异或</td></tr><tr><td style="text-align:center;">~^, ^~</td><td style="text-align:left;">二元异或非</td></tr></tbody></table><table><thead><tr><th style="text-align:center;">关系运算符</th><th style="text-align:left;">功能</th></tr></thead><tbody><tr><td style="text-align:center;">&gt;</td><td style="text-align:left;">大于</td></tr><tr><td style="text-align:center;">&lt;</td><td style="text-align:left;">小于</td></tr><tr><td style="text-align:center;">&gt;=</td><td style="text-align:left;">不小于</td></tr><tr><td style="text-align:center;">&lt;=</td><td style="text-align:left;">不大于</td></tr></tbody></table><table><thead><tr><th style="text-align:center;">相等操作符</th><th style="text-align:left;">功能</th></tr></thead><tbody><tr><td style="text-align:center;">==</td><td style="text-align:left;">逻辑等</td></tr><tr><td style="text-align:center;">!=</td><td style="text-align:left;">逻辑不等</td></tr><tr><td style="text-align:center;">===</td><td style="text-align:left;">相同（case等）</td></tr><tr><td style="text-align:center;">!==</td><td style="text-align:left;">不相同（case不等）</td></tr></tbody></table><p>注意：</p><ul><li>对于有值不确定的位，确定的位相等，结果为x</li><li>===左右值（包含x,z）相同为一，不可被综合！</li></ul><h4 id="条件操作符" tabindex="-1">条件操作符 <a class="header-anchor" href="#条件操作符" aria-label="Permalink to &quot;条件操作符&quot;">​</a></h4><div class="language-verilog line-numbers-mode"><button title="Copy Code" class="copy"></button><span class="lang">verilog</span><pre class="shiki nord vp-code"><code><span class="line"><span style="color:#81A1C1;">&lt;</span><span style="color:#D8DEE9FF;">LHS</span><span style="color:#81A1C1;">&gt;=&lt;</span><span style="color:#D8DEE9FF;">condition</span><span style="color:#81A1C1;">&gt;</span><span style="color:#D8DEE9FF;">?</span><span style="color:#81A1C1;">&lt;</span><span style="color:#D8DEE9FF;">true_expression</span><span style="color:#81A1C1;">&gt;</span><span style="color:#D8DEE9FF;">:</span><span style="color:#81A1C1;">&lt;</span><span style="color:#D8DEE9FF;">false_expression</span><span style="color:#81A1C1;">&gt;</span><span style="color:#D8DEE9FF;">;</span></span></code></pre><div class="line-numbers-wrapper" aria-hidden="true"><span class="line-number">1</span><br></div></div><p>与其他语言一样，缺少参数会出现错误！</p><table><thead><tr><th style="text-align:center;">移位操作符</th><th style="text-align:left;">功能</th></tr></thead><tbody><tr><td style="text-align:center;">&lt;&lt;</td><td style="text-align:left;">左移</td></tr><tr><td style="text-align:center;">&gt;&gt;</td><td style="text-align:left;">右移</td></tr></tbody></table><p>第二位操作数为无符号数！</p><h4 id="连接操作" tabindex="-1">连接操作 <a class="header-anchor" href="#连接操作" aria-label="Permalink to &quot;连接操作&quot;">​</a></h4><p>将小表达式合并成大表达式！</p><div class="language-verilog line-numbers-mode"><button title="Copy Code" class="copy"></button><span class="lang">verilog</span><pre class="shiki nord vp-code"><code><span class="line"><span style="color:#D8DEE9FF;">{expr1, expr2, expr3, ..., exprN}</span></span>
<span class="line"></span>
<span class="line"><span style="color:#616E88;">// 实例</span></span>
<span class="line"><span style="color:#81A1C1;">wire</span><span style="color:#D8DEE9FF;"> [</span><span style="color:#B48EAD;">9</span><span style="color:#ECEFF4;">:</span><span style="color:#B48EAD;">0</span><span style="color:#D8DEE9FF;">] d;</span></span>
<span class="line"><span style="color:#81A1C1;">wire</span><span style="color:#D8DEE9FF;"> [</span><span style="color:#B48EAD;">9</span><span style="color:#ECEFF4;">:</span><span style="color:#B48EAD;">0</span><span style="color:#D8DEE9FF;">] a;</span></span>
<span class="line"><span style="color:#81A1C1;">assign</span><span style="color:#D8DEE9FF;"> d[</span><span style="color:#B48EAD;">9</span><span style="color:#ECEFF4;">:</span><span style="color:#B48EAD;">5</span><span style="color:#D8DEE9FF;">] </span><span style="color:#81A1C1;">=</span><span style="color:#D8DEE9FF;"> {a[</span><span style="color:#B48EAD;">0</span><span style="color:#D8DEE9FF;">], a[</span><span style="color:#B48EAD;">1</span><span style="color:#D8DEE9FF;">], a[</span><span style="color:#B48EAD;">2</span><span style="color:#D8DEE9FF;">], a[</span><span style="color:#B48EAD;">3</span><span style="color:#D8DEE9FF;">], a[</span><span style="color:#B48EAD;">4</span><span style="color:#D8DEE9FF;">]};  </span><span style="color:#616E88;">// 以反转的顺序把a的低五位赋值给d的高五位</span></span>
<span class="line"></span>
<span class="line"><span style="color:#81A1C1;">assign</span><span style="color:#D8DEE9FF;"> d </span><span style="color:#81A1C1;">=</span><span style="color:#D8DEE9FF;"> {d[</span><span style="color:#B48EAD;">4</span><span style="color:#ECEFF4;">:</span><span style="color:#B48EAD;">0</span><span style="color:#D8DEE9FF;">], d[</span><span style="color:#B48EAD;">9</span><span style="color:#ECEFF4;">:</span><span style="color:#B48EAD;">5</span><span style="color:#D8DEE9FF;">]};  </span><span style="color:#616E88;">// 高五位与低五位交换</span></span></code></pre><div class="line-numbers-wrapper" aria-hidden="true"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br></div></div><p>！！不允许连接非定长常数！！</p><div class="language-verilog line-numbers-mode"><button title="Copy Code" class="copy"></button><span class="lang">verilog</span><pre class="shiki nord vp-code"><code><span class="line"><span style="color:#81A1C1;">reg</span><span style="color:#D8DEE9FF;"> [</span><span style="color:#B48EAD;">16</span><span style="color:#ECEFF4;">:</span><span style="color:#B48EAD;">0</span><span style="color:#D8DEE9FF;">] a;</span></span>
<span class="line"><span style="color:#81A1C1;">reg</span><span style="color:#D8DEE9FF;"> [</span><span style="color:#B48EAD;">31</span><span style="color:#ECEFF4;">:</span><span style="color:#B48EAD;">0</span><span style="color:#D8DEE9FF;">] d;</span></span>
<span class="line"><span style="color:#D8DEE9FF;">...</span></span>
<span class="line"><span style="color:#D8DEE9FF;">d </span><span style="color:#81A1C1;">=</span><span style="color:#D8DEE9FF;"> {a,</span><span style="color:#B48EAD;">5</span><span style="color:#D8DEE9FF;">};           </span><span style="color:#616E88;">// 不允许连接非定长常数</span></span>
<span class="line"><span style="color:#D8DEE9FF;">d </span><span style="color:#81A1C1;">=</span><span style="color:#D8DEE9FF;"> {a, </span><span style="color:#B48EAD;">16&#39;h0005</span><span style="color:#D8DEE9FF;">}    </span><span style="color:#616E88;">// 左边32位，右边33位，位宽不匹配，一样会报错</span></span></code></pre><div class="line-numbers-wrapper" aria-hidden="true"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br></div></div><h4 id="复制操作" tabindex="-1">复制操作 <a class="header-anchor" href="#复制操作" aria-label="Permalink to &quot;复制操作&quot;">​</a></h4><div class="language-verilog line-numbers-mode"><button title="Copy Code" class="copy"></button><span class="lang">verilog</span><pre class="shiki nord vp-code"><code><span class="line"><span style="color:#D8DEE9FF;">{repetition_number{expr1, expr2, ..., exprN}}</span></span></code></pre><div class="line-numbers-wrapper" aria-hidden="true"><span class="line-number">1</span><br></div></div><p>复制指定重复次数来执行操作</p><div class="language-verilog line-numbers-mode"><button title="Copy Code" class="copy"></button><span class="lang">verilog</span><pre class="shiki nord vp-code"><code><span class="line"><span style="color:#616E88;">// 实例</span></span>
<span class="line"><span style="color:#81A1C1;">wire</span><span style="color:#D8DEE9FF;"> [</span><span style="color:#B48EAD;">7</span><span style="color:#ECEFF4;">:</span><span style="color:#B48EAD;">0</span><span style="color:#D8DEE9FF;">] d;</span></span>
<span class="line"><span style="color:#81A1C1;">wire</span><span style="color:#D8DEE9FF;"> [</span><span style="color:#B48EAD;">11</span><span style="color:#ECEFF4;">:</span><span style="color:#B48EAD;">0</span><span style="color:#D8DEE9FF;">] a;</span></span>
<span class="line"><span style="color:#D8DEE9FF;">...</span></span>
<span class="line"><span style="color:#81A1C1;">assign</span><span style="color:#D8DEE9FF;"> d </span><span style="color:#81A1C1;">=</span><span style="color:#D8DEE9FF;"> {</span><span style="color:#B48EAD;">2</span><span style="color:#D8DEE9FF;">{</span><span style="color:#B48EAD;">4&#39;b1011</span><span style="color:#D8DEE9FF;">}};          </span><span style="color:#616E88;">// d =&gt; 8&#39;b1011 1011</span></span>
<span class="line"></span>
<span class="line"><span style="color:#616E88;">/* 符号扩展 */</span></span>
<span class="line"><span style="color:#D8DEE9FF;">{</span><span style="color:#B48EAD;">3</span><span style="color:#D8DEE9FF;">{</span><span style="color:#B48EAD;">1&#39;b1</span><span style="color:#D8DEE9FF;">}}   </span><span style="color:#616E88;">// 结果为3&#39;b111</span></span>
<span class="line"><span style="color:#D8DEE9FF;">{</span><span style="color:#B48EAD;">3</span><span style="color:#D8DEE9FF;">{Ack}}    </span><span style="color:#616E88;">// 和{Ack, Ack, Ack}相同</span></span></code></pre><div class="line-numbers-wrapper" aria-hidden="true"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br></div></div></div></div></main><footer class="VPDocFooter" data-v-e6f2a212 data-v-b77f9094><!--[--><!--]--><!----><!----></footer><!--[--><!--[--><!--[--><div data-v-e786c91c><button data-v-e786c91c>cd ··</button></div><!----><!--]--><!--]--><!--]--></div></div></div><!--[--><!--]--></div></div><!----><!--[--><!--]--></div><footer data-v-e786c91c data-v-3818cf78><div data-v-3818cf78><p xmlns:cc="http://creativecommons.org/ns#" class="cc-license" data-v-3818cf78><a rel="cc:attributionURL" href="https://ibert.me" data-v-3818cf78>The website content</a> by <a rel="cc:attributionURL dct:creator" property="cc:attributionName" href="https://ibert.me" data-v-3818cf78>Herbert He</a> is licensed under <a href="http://creativecommons.org/licenses/by-nc-sa/4.0/?ref=chooser-v1" target="_blank" rel="license noopener noreferrer" style="display:inline-flex;" data-v-3818cf78>CC BY-NC-SA 4.0<img style="height:22px!important;margin-left:3px;vertical-align:text-bottom;" src="https://mirrors.creativecommons.org/presskit/icons/cc.svg?ref=chooser-v1" data-v-3818cf78><img style="height:22px!important;margin-left:3px;vertical-align:text-bottom;" src="https://mirrors.creativecommons.org/presskit/icons/by.svg?ref=chooser-v1" data-v-3818cf78><img style="height:22px!important;margin-left:3px;vertical-align:text-bottom;" src="https://mirrors.creativecommons.org/presskit/icons/nc.svg?ref=chooser-v1" data-v-3818cf78><img style="height:22px!important;margin-left:3px;vertical-align:text-bottom;" src="https://mirrors.creativecommons.org/presskit/icons/sa.svg?ref=chooser-v1" data-v-3818cf78></a></p></div><div data-v-3818cf78> Copyright © 2018-2024 <a href="https://github.com/HerbertHe" target="_blank" title="作者" data-v-3818cf78>Herbert He</a> All Rights Reserved! | Powered by Vitepress with Theme developed with <a href="https://github.com/clark-cui/vitepress-blog-zaun" target="_blank" title="主题" data-v-3818cf78>vitepress-blog-zaun</a></div></footer><!--]--></div>
    <script>window.__VP_HASH_MAP__=JSON.parse("{\"archives.md\":\"DIeuiOpy\",\"readme.md\":\"Bou6NPKJ\",\"index.md\":\"C3TuX82C\",\"posts_zh_css中的position.md\":\"BhUFzXzC\",\"posts_zh_leetcode-206-反转链表.md\":\"BAnAJ_LL\",\"posts_zh_javascript中的arraybuffer.md\":\"N9wYhYrC\",\"posts_zh_为homeassistant创建一个自定义组件.md\":\"CG4ofJIZ\",\"posts_zh_ecmascript 中的 symbol 类型.md\":\"DyKmDThT\",\"posts_zh_nodejs安装若干问题避坑.md\":\"MVY12OQq\",\"posts_zh_emq试用log.md\":\"B3u_fgYi\",\"posts_zh_hexo基础搭建使用.md\":\"D3H47vqh\",\"posts_zh_verilog-hdl基础语法（上）.md\":\"CdKalTI3\",\"posts_zh_ebnf.md\":\"BK7Q_8dI\",\"posts_zh_markdown自定义的思考.md\":\"CnJzYU6t\",\"posts_zh_配置goland主题与工程环境.md\":\"DJNGKXYI\",\"posts_zh_如何构建一颗语法树.md\":\"BhYJ24bU\",\"posts_zh_基于canvas-editor的rtl实现的挑战.md\":\"B0vfgXgM\",\"posts_zh_leetcode-3-无重复字符的最长子串.md\":\"BdvXLCO1\",\"posts_zh_thetexbook知识点总结.md\":\"Mjk2uDBN\",\"posts_zh_前端样式优先级的问题.md\":\"DcPAYF9o\",\"posts_zh_前端隐藏元素的区别.md\":\"Dox-kVmW\",\"posts_zh_基于kodi打造家庭iptv.md\":\"7wZy5C7e\",\"posts_zh_快速用electron生成一个pc端应用.md\":\"BQB5JUi-\",\"posts_zh_提升国内github访问体验.md\":\"Dz_CTJG6\",\"posts_zh_有趣的javascript正则表达式.md\":\"BKIWuh8C\",\"posts_zh_环境部署参考.md\":\"b8FpOnu7\",\"posts_zh_创建一个unified插件.md\":\"DGerVdaY\",\"posts_zh_自制操作系统log.md\":\"DM9Ob1Ek\",\"posts_zh_记一次js线程问题.md\":\"mrD_C9Ni\",\"tools.md\":\"CpG6YmG-\",\"posts_zh_leetcode-160-相交链表.md\":\"BwCwqepS\",\"posts_zh_写给程序员的matlab快速上手教程.md\":\"F2sENJaD\",\"tags.md\":\"BUib-mre\",\"posts_zh_numpy的一些点.md\":\"CVfFdlWm\",\"posts_zh_leetcode-215-数组中的第k个最大元素.md\":\"CJ1XSNwZ\",\"posts_zh_windows下vim的安装与插件管理.md\":\"DOR8DBdM\",\"posts_zh_关于我和物理.md\":\"kN6gvVaX\",\"posts_zh_ubuntu环境安装docker记录.md\":\"BoXmeQSt\",\"posts_zh_从react视角学习svelte(一).md\":\"DyMKSFcR\",\"posts_zh_javascript的import语法.md\":\"BE_smE3p\",\"posts_zh_win10体验优化策略.md\":\"WAO0KHHs\",\"posts_zh_关于for-editor的扩展开发及markedjs语法扩展的心得.md\":\"3rzmgBQ5\",\"posts_zh_免费证书实现https(保姆级教程).md\":\"D9uHILCC\",\"posts_zh_promises a_ 规范.md\":\"G5OlhK-7\",\"posts_zh_实用书籍和项目参考.md\":\"DO0ryK1B\",\"posts_zh_如何使用typescript操作语法树.md\":\"QOvIpa3l\",\"posts_zh_verilog-hdl基础语法（下）.md\":\"0H6TJqXp\",\"posts_zh_基于ac_ap打造安全的家庭wifi网络.md\":\"DSxebHny\",\"posts_zh_dart之旅.md\":\"CK1PLCVD\",\"posts_zh_对已过去三年来大学生活的总结与建议.md\":\"B8z6Z5QG\"}");window.__VP_SITE_DATA__=JSON.parse("{\"lang\":\"en-US\",\"dir\":\"ltr\",\"title\":\"Herbert He's Blog\",\"description\":\"Herbert He's Blog\",\"base\":\"/\",\"head\":[],\"router\":{\"prefetchLinks\":true},\"appearance\":true,\"themeConfig\":{\"logo\":\"/avatar.jpeg\",\"avator\":\"/avatar.jpeg\",\"search\":{\"provider\":\"local\"},\"docsDir\":\"/\",\"posts\":[{\"frontMatter\":{\"title\":\"为HomeAssistant创建一个自定义组件\",\"date\":\"2024-03-24\",\"toc\":true,\"tags\":[\"homeassistant\",\"ha\",\"自定义组件\",\"教程\"]},\"regularPath\":\"/posts/zh/为HomeAssistant创建一个自定义组件.html\",\"pin\":true},{\"frontMatter\":{\"title\":\"markdown自定义的思考\",\"date\":\"2021-02-07\",\"toc\":true,\"tags\":[\"markdown\",\"marked.js\",\"vditor\",\"lute\",\"golang\",\"javascript\",\"react native\",\"codeblock-iframe\"]},\"regularPath\":\"/posts/zh/markdown自定义的思考.html\",\"pin\":true},{\"frontMatter\":{\"title\":\"Promises A+ 规范\",\"date\":\"2024-04-14\",\"toc\":true,\"tags\":[\"javascript\",\"promise\",\"规范\"]},\"regularPath\":\"/posts/zh/Promises A+ 规范.html\"},{\"frontMatter\":{\"title\":\"ECMAScript 中的 Symbol 类型\",\"date\":\"2024-04-14\",\"toc\":true,\"tags\":[\"ECMAScript\",\"规范\",\"symbol\",\"javascript\"]},\"regularPath\":\"/posts/zh/ECMAScript 中的 Symbol 类型.html\"},{\"frontMatter\":{\"title\":\"JavaScript的import语法\",\"date\":\"2024-04-12\",\"toc\":true,\"tags\":[\"javascript\",\"import\"]},\"regularPath\":\"/posts/zh/JavaScript的import语法.html\"},{\"frontMatter\":{\"title\":\"如何构建一颗语法树\",\"date\":\"2024-03-26\",\"toc\":true,\"tags\":[\"unified\",\"语法树\",\"mdast\",\"json\",\"hast\",\"xast\"]},\"regularPath\":\"/posts/zh/如何构建一颗语法树.html\"},{\"frontMatter\":{\"title\":\"如何使用TypeScript操作语法树\",\"date\":\"2024-03-26\",\"toc\":true,\"tags\":[\"unified\",\"语法树\",\"TypeScript\",\"unist\"]},\"regularPath\":\"/posts/zh/如何使用TypeScript操作语法树.html\"},{\"frontMatter\":{\"title\":\"创建一个unified插件\",\"date\":\"2024-03-23\",\"toc\":true,\"tags\":[\"unified\",\"plugin\",\"翻译\",\"教程\"]},\"regularPath\":\"/posts/zh/创建一个unified插件.html\"},{\"frontMatter\":{\"title\":\"基于 canvas-editor RTL 实现的挑战\",\"date\":\"2024-03-12\",\"toc\":true,\"tags\":[\"canvas-editor\",\"canvas\",\"RTL\"]},\"regularPath\":\"/posts/zh/基于canvas-editor的RTL实现的挑战.html\"},{\"frontMatter\":{\"title\":\"基于 AC+AP 打造安全的家庭 WiFi 网络\",\"date\":\"2023-11-27\",\"toc\":true,\"tags\":[\"锐捷\",\"wifi\",\"acap\",\"安全\",\"网络\"]},\"regularPath\":\"/posts/zh/基于AC+AP打造安全的家庭WiFi网络.html\"},{\"frontMatter\":{\"title\":\"基于 Kodi 打造家庭 IPTV\",\"date\":\"2023-11-26\",\"toc\":true,\"tags\":[\"Kodi\",\"iptv\",\"小米电视\"]},\"regularPath\":\"/posts/zh/基于Kodi打造家庭iptv.html\"},{\"frontMatter\":{\"title\":\"环境部署参考\",\"date\":\"2023-11-17\",\"toc\":true,\"tags\":[\"环境部署\",\"git\",\"docker\"]},\"regularPath\":\"/posts/zh/环境部署参考.html\"},{\"frontMatter\":{\"title\":\"实用书籍和项目参考\",\"date\":\"2023-11-17\",\"toc\":true,\"tags\":[\"书籍\",\"项目\",\"参考\"],\"categories\":[\"实用\"]},\"regularPath\":\"/posts/zh/实用书籍和项目参考.html\"},{\"frontMatter\":{\"title\":\"The TEXbook 知识点总结\",\"date\":\"2021-12-20\",\"tags\":[\"TeX\"],\"categories\":[],\"toc\":true},\"regularPath\":\"/posts/zh/TheTEXbook知识点总结.html\"},{\"frontMatter\":{\"title\":\"JavaScript中的ArrayBuffer\",\"toc\":true,\"tags\":[\"ArrayBuffer\",\"JavaScript\",\"ES6\"],\"categories\":[],\"date\":\"2021-11-16\"},\"regularPath\":\"/posts/zh/JavaScript中的ArrayBuffer.html\"},{\"frontMatter\":{\"title\":\"EBNF\",\"date\":\"2021-10-27\",\"tags\":[\"编译原理\",\"EBNF\"],\"toc\":true,\"categories\":[\"语言\"]},\"regularPath\":\"/posts/zh/EBNF.html\"},{\"frontMatter\":{\"title\":\"从React视角学习Svelte(一)\",\"date\":\"2021-05-21\",\"toc\":true,\"tags\":[\"Svelte\",\"前端框架\"]},\"regularPath\":\"/posts/zh/从React视角学习Svelte(一).html\"},{\"frontMatter\":{\"title\":\"有趣的JavaScript正则表达式\",\"date\":\"2021-04-11\",\"toc\":true,\"tags\":[\"JavaScript\"]},\"regularPath\":\"/posts/zh/有趣的JavaScript正则表达式.html\"},{\"frontMatter\":{\"title\":\"Leetcode-160-相交链表\",\"date\":\"2021-03-25\",\"toc\":true,\"tags\":[\"算法\",\"面试\"],\"categories\":[\"Leetcode\"]},\"regularPath\":\"/posts/zh/Leetcode-160-相交链表.html\"},{\"frontMatter\":{\"title\":\"Leetcode-3-无重复字符的最长子串\",\"date\":\"2021-03-23\",\"toc\":true,\"tags\":[\"算法\",\"面试\"],\"categories\":[\"Leetcode\"]},\"regularPath\":\"/posts/zh/Leetcode-3-无重复字符的最长子串.html\"},{\"frontMatter\":{\"title\":\"Leetcode-215-数组中的第K个最大元素\",\"date\":\"2021-03-23\",\"toc\":true,\"tags\":[\"算法\",\"面试\"],\"categories\":[\"Leetcode\"]},\"regularPath\":\"/posts/zh/Leetcode-215-数组中的第K个最大元素.html\"},{\"frontMatter\":{\"title\":\"Leetcode-206-反转链表\",\"date\":\"2021-03-23\",\"toc\":true,\"tags\":[\"算法\",\"面试\"],\"categories\":[\"Leetcode\"]},\"regularPath\":\"/posts/zh/Leetcode-206-反转链表.html\"},{\"frontMatter\":{\"title\":\"写给程序员的MATLAB快速上手教程\",\"date\":\"2021-03-21\",\"toc\":true,\"tags\":[\"MATLAB\",\"快速上手\",\"程序员\"]},\"regularPath\":\"/posts/zh/写给程序员的MATLAB快速上手教程.html\"},{\"frontMatter\":{\"title\":\"Win10体验优化策略\",\"date\":\"2021-02-02\",\"toc\":true,\"tags\":[\"Win10\",\"Windows\",\"C盘清理\"]},\"regularPath\":\"/posts/zh/Win10体验优化策略.html\"},{\"frontMatter\":{\"title\":\"提升国内GitHub访问体验\",\"date\":\"2021-01-21\",\"toc\":true,\"tags\":[\"GitHub\",\"github.io\"]},\"regularPath\":\"/posts/zh/提升国内GitHub访问体验.html\"},{\"frontMatter\":{\"title\":\"前端样式优先级的问题\",\"date\":\"2020-07-23\",\"toc\":true,\"tags\":[\"前端\",\"CSS\"]},\"regularPath\":\"/posts/zh/前端样式优先级的问题.html\"},{\"frontMatter\":{\"title\":\"前端隐藏元素的区别\",\"date\":\"2020-07-14\",\"toc\":true,\"tags\":[\"前端\",\"CSS\"]},\"regularPath\":\"/posts/zh/前端隐藏元素的区别.html\"},{\"frontMatter\":{\"title\":\"CSS中的position\",\"date\":\"2020-07-09\",\"toc\":true,\"tags\":[\"CSS\",\"前端\"]},\"regularPath\":\"/posts/zh/CSS中的position.html\"},{\"frontMatter\":{\"title\":\"关于for-editor的扩展开发及markedjs语法扩展的心得\",\"date\":\"2020-04-14\",\"toc\":true,\"tags\":[\"JavaScript\",\"TypeScript\",\"React\",\"marked\",\"markdown\",\"npm\"]},\"regularPath\":\"/posts/zh/关于for-editor的扩展开发及markedjs语法扩展的心得.html\"},{\"frontMatter\":{\"title\":\"对已过去三年来大学生活的总结与建议\",\"date\":\"2020-03-29\",\"toc\":true,\"tags\":[\"物理\",\"总结\",\"大学生活\"]},\"regularPath\":\"/posts/zh/对已过去三年来大学生活的总结与建议.html\"},{\"frontMatter\":{\"title\":\"快速用electron生成一个PC端应用\",\"date\":\"2020-03-17\",\"toc\":true,\"tags\":[\"React\",\"Electron\",\"PC端开发\",\"框架\"]},\"regularPath\":\"/posts/zh/快速用electron生成一个PC端应用.html\"},{\"frontMatter\":{\"title\":\"配置Goland主题与工程环境\",\"date\":\"2020-03-09\",\"toc\":true,\"tags\":[\"golang\",\"goland\",\"go\"]},\"regularPath\":\"/posts/zh/配置Goland主题与工程环境.html\"},{\"frontMatter\":{\"title\":\"Windows下Vim的安装与插件管理\",\"date\":\"2020-02-04\",\"toc\":true,\"tags\":[\"Vim\",\"Windows\",\"Vundle\"]},\"regularPath\":\"/posts/zh/Windows下Vim的安装与插件管理.html\"},{\"frontMatter\":{\"title\":\"记一次JS线程问题\",\"date\":\"2020-01-30\",\"toc\":true,\"tags\":[\"JavaScript\",\"Promise\",\"JS线程\",\"异步编程\"]},\"regularPath\":\"/posts/zh/记一次JS线程问题.html\"},{\"frontMatter\":{\"title\":\"Ubuntu环境安装docker记录\",\"date\":\"2020-01-28\",\"toc\":true,\"tags\":[\"docker\",\"Ubuntu19\",\"Linux\",\"记录\"]},\"regularPath\":\"/posts/zh/Ubuntu环境安装docker记录.html\"},{\"frontMatter\":{\"title\":\"Nodejs安装若干问题避坑\",\"date\":\"2020-01-26\",\"toc\":true,\"tags\":[\"Nodejs\",\"Frontend\",\"前端开发\",\"环境搭建\",\"nvm\"]},\"regularPath\":\"/posts/zh/Nodejs安装若干问题避坑.html\"},{\"frontMatter\":{\"title\":\"自制操作系统log\",\"date\":\"2019-09-15\",\"toc\":true,\"tags\":[\"OS\",\"操作系统\",\"自制\",\"记录\"]},\"regularPath\":\"/posts/zh/自制操作系统log.html\"},{\"frontMatter\":{\"title\":\"免费证书实现https(保姆级教程)\",\"date\":\"2019-08-01\",\"toc\":true,\"tags\":[\"domain\",\"https\",\"Ubuntu18\",\"nginx\",\"ssl\"],\"categories\":[\"Linux\",\"环境搭建\"]},\"regularPath\":\"/posts/zh/免费证书实现https(保姆级教程).html\"},{\"frontMatter\":{\"title\":\"Verilog-HDL基础语法（下）\",\"date\":\"2019-07-19\",\"toc\":true,\"tags\":[\"Verilog\",\"HDL\",\"硬件开发\",\"数字电子技术\",\"FPGA\"]},\"regularPath\":\"/posts/zh/Verilog-HDL基础语法（下）.html\"},{\"frontMatter\":{\"title\":\"Verilog HDL基础语法（上）\",\"date\":\"2019-07-18\",\"toc\":true,\"tags\":[\"Verilog\",\"HDL\",\"硬件开发\",\"数字电子技术\",\"FPGA\"]},\"regularPath\":\"/posts/zh/Verilog-HDL基础语法（上）.html\"},{\"frontMatter\":{\"title\":\"NumPy的一些点\",\"date\":\"2019-07-16\",\"toc\":true,\"tags\":[\"python\",\"numpy\",\"图像处理基础\"]},\"regularPath\":\"/posts/zh/NumPy的一些点.html\"},{\"frontMatter\":{\"title\":\"关于我和物理\",\"date\":\"2019-07-13\",\"toc\":true,\"tags\":[\"物理\",\"基础物理\",\"理论物理\",\"应用物理\"]},\"regularPath\":\"/posts/zh/关于我和物理.html\"},{\"frontMatter\":{\"title\":\"EMQ试用Log\",\"date\":\"2019-07-09\",\"toc\":true,\"tags\":[\"EMQ\",\"emqx\",\"物联网\",\"mqtt\"]},\"regularPath\":\"/posts/zh/EMQ试用Log.html\"},{\"frontMatter\":{\"title\":\"Hexo基础搭建使用\",\"date\":\"2019-07-02\",\"toc\":true,\"tags\":[\"Hexo\",\"nginx\"]},\"regularPath\":\"/posts/zh/Hexo基础搭建使用.html\"},{\"frontMatter\":{\"title\":\"Dart之旅\",\"date\":\"2018-12-02\",\"tags\":[\"Dart\",\"Flutter\"],\"toc\":true,\"categories\":[\"语言\"]},\"regularPath\":\"/posts/zh/Dart之旅.html\"}],\"pageSize\":5,\"postLength\":45,\"nav\":[{\"text\":\"🏡Blogs\",\"link\":\"/\"},{\"text\":\"🔖Tags\",\"link\":\"/tags\"},{\"text\":\"📃Archives\",\"link\":\"/archives\"},{\"text\":\"🔧Tools\",\"link\":\"/tools\"},{\"text\":\"💡Idea\",\"link\":\"https://idea.ibert.me\"},{\"text\":\"📄Resume\",\"link\":\"https://resume.ibert.me\"},{\"text\":\"⛽️Sponsor\",\"link\":\"https://sponsor.ibert.me\"},{\"text\":\"🔥RSS\",\"link\":\"https://ibert.me/feed.xml\"}],\"socialLinks\":[{\"icon\":\"github\",\"link\":\"https://github.com/HerbertHe\"},{\"icon\":\"twitter\",\"link\":\"https://twitter.com/HerbertHe_\"},{\"icon\":{\"svg\":\"<svg role=\\\"img\\\" viewBox=\\\"0 0 1024 1024\\\" xmlns=\\\"http://www.w3.org/2000/svg\\\" width=\\\"20\\\">\\n            <path d=\\\"M874.666667 375.189333V746.666667a64 64 0 0 1-64 64H213.333333a64 64 0 0 1-64-64V375.189333l266.090667 225.6a149.333333 149.333333 0 0 0 193.152 0L874.666667 375.189333zM810.666667 213.333333a64.789333 64.789333 0 0 1 22.826666 4.181334 63.616 63.616 0 0 1 26.794667 19.413333 64.32 64.32 0 0 1 9.344 15.466667c2.773333 6.570667 4.48 13.696 4.906667 21.184L874.666667 277.333333v21.333334L553.536 572.586667a64 64 0 0 1-79.893333 2.538666l-3.178667-2.56L149.333333 298.666667v-21.333334a63.786667 63.786667 0 0 1 35.136-57.130666A63.872 63.872 0 0 1 213.333333 213.333333h597.333334z\\\" ></path>\\n            </svg>\"},\"link\":\"mailto:hi@ibert.me\"}],\"aside\":false,\"showFireworksAnimation\":false},\"locales\":{},\"scrollOffset\":134,\"cleanUrls\":false}");</script>
    
  </body>
</html>