--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc7k325t,ffg900,C,-1 (PRODUCTION 1.07 2012-10-12)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<7>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<7>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<6>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<6>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<5>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<5>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<4>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<4>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<3>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<3>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<2>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<2>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<1>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<1>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<0>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<0>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_tx_en
WARNING:Timing:3225 - Timing constraint COMP "gmii_tx_en" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_tx_er
WARNING:Timing:3225 - Timing constraint COMP "gmii_tx_er" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2581 paths analyzed, 557 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.739ns.
--------------------------------------------------------------------------------
Slack (setup path):     4.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_27 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.656ns (Levels of Logic = 4)
  Clock Path Skew:      -0.048ns (0.694 - 0.742)
  Source Clock:         ftop/rxclk rising at 0.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_27 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y139.DQ     Tcko                  0.269   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_27
    SLICE_X40Y139.B2     net (fanout=16)       1.117   ftop/gbe0/gmac/rxRS_rxPipe<27>
    SLICE_X40Y139.COUT   Topcyb                0.377   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<3>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_lut<1>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<3>
    SLICE_X40Y140.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<3>
    SLICE_X40Y140.COUT   Tbyp                  0.058   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<7>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<7>
    SLICE_X40Y141.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<7>
    SLICE_X40Y141.CMUX   Tcinc                 0.240   ftop/gbe0/gmac/rxRS_crc/rRemainder$D_IN<5>2
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<10>
    SLICE_X23Y144.C4     net (fanout=1)        0.743   ftop/gbe0/gmac/MUX_rxRS_rxF$enq_1__VAL_1<9>
    SLICE_X23Y144.C      Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF$sD_IN101
    SLICE_X22Y147.CI     net (fanout=2)        0.667   ftop/gbe0/gmac/rxRS_rxF$sD_IN<9>
    SLICE_X22Y147.CLK    Tds                   0.132   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      3.656ns (1.129ns logic, 2.527ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_27 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.536ns (Levels of Logic = 4)
  Clock Path Skew:      -0.048ns (0.694 - 0.742)
  Source Clock:         ftop/rxclk rising at 0.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_27 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y139.DQ     Tcko                  0.269   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_27
    SLICE_X40Y139.B2     net (fanout=16)       1.117   ftop/gbe0/gmac/rxRS_rxPipe<27>
    SLICE_X40Y139.COUT   Topcyb                0.377   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<3>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_lut<1>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<3>
    SLICE_X40Y140.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<3>
    SLICE_X40Y140.COUT   Tbyp                  0.058   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<7>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<7>
    SLICE_X40Y141.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<7>
    SLICE_X40Y141.CMUX   Tcinc                 0.240   ftop/gbe0/gmac/rxRS_crc/rRemainder$D_IN<5>2
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<10>
    SLICE_X23Y144.C4     net (fanout=1)        0.743   ftop/gbe0/gmac/MUX_rxRS_rxF$enq_1__VAL_1<9>
    SLICE_X23Y144.C      Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF$sD_IN101
    SLICE_X22Y147.AI     net (fanout=2)        0.566   ftop/gbe0/gmac/rxRS_rxF$sD_IN<9>
    SLICE_X22Y147.CLK    Tds                   0.113   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP
    -------------------------------------------------  ---------------------------
    Total                                      3.536ns (1.110ns logic, 2.426ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_24 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.525ns (Levels of Logic = 4)
  Clock Path Skew:      -0.048ns (0.694 - 0.742)
  Source Clock:         ftop/rxclk rising at 0.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_24 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y139.AQ     Tcko                  0.269   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_24
    SLICE_X40Y139.A1     net (fanout=16)       0.997   ftop/gbe0/gmac/rxRS_rxPipe<24>
    SLICE_X40Y139.COUT   Topcya                0.366   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<3>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_lut<0>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<3>
    SLICE_X40Y140.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<3>
    SLICE_X40Y140.COUT   Tbyp                  0.058   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<7>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<7>
    SLICE_X40Y141.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<7>
    SLICE_X40Y141.CMUX   Tcinc                 0.240   ftop/gbe0/gmac/rxRS_crc/rRemainder$D_IN<5>2
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<10>
    SLICE_X23Y144.C4     net (fanout=1)        0.743   ftop/gbe0/gmac/MUX_rxRS_rxF$enq_1__VAL_1<9>
    SLICE_X23Y144.C      Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF$sD_IN101
    SLICE_X22Y147.CI     net (fanout=2)        0.667   ftop/gbe0/gmac/rxRS_rxF$sD_IN<9>
    SLICE_X22Y147.CLK    Tds                   0.132   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      3.525ns (1.118ns logic, 2.407ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_18 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.419ns (Levels of Logic = 4)
  Clock Path Skew:      -0.048ns (0.694 - 0.742)
  Source Clock:         ftop/rxclk rising at 0.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_18 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y140.CMUX   Tshcko                0.348   ftop/ctop/inf/dp1/wci_reqF_countReg$EN
                                                       ftop/gbe0/gmac/rxRS_rxPipe_18
    SLICE_X40Y139.D2     net (fanout=2)        0.892   ftop/gbe0/gmac/rxRS_rxPipe<18>
    SLICE_X40Y139.COUT   Topcyd                0.286   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<3>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_lut<3>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<3>
    SLICE_X40Y140.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<3>
    SLICE_X40Y140.COUT   Tbyp                  0.058   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<7>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<7>
    SLICE_X40Y141.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<7>
    SLICE_X40Y141.CMUX   Tcinc                 0.240   ftop/gbe0/gmac/rxRS_crc/rRemainder$D_IN<5>2
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<10>
    SLICE_X23Y144.C4     net (fanout=1)        0.743   ftop/gbe0/gmac/MUX_rxRS_rxF$enq_1__VAL_1<9>
    SLICE_X23Y144.C      Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF$sD_IN101
    SLICE_X22Y147.CI     net (fanout=2)        0.667   ftop/gbe0/gmac/rxRS_rxF$sD_IN<9>
    SLICE_X22Y147.CLK    Tds                   0.132   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      3.419ns (1.117ns logic, 2.302ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.411ns (Levels of Logic = 3)
  Clock Path Skew:      -0.050ns (0.694 - 0.744)
  Source Clock:         ftop/rxclk rising at 0.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y143.AQ     Tcko                  0.269   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X23Y145.B3     net (fanout=12)       0.793   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X23Y145.B      Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxRst$OUT_RST_inv
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X22Y145.A2     net (fanout=2)        0.453   ftop/gbe0/gmac/N2
    SLICE_X22Y145.A      Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF$enq_1__SEL_11
    SLICE_X23Y139.A1     net (fanout=11)       0.947   ftop/gbe0/gmac/MUX_rxRS_rxF$enq_1__SEL_1
    SLICE_X23Y139.A      Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxF$sD_IN<1>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF$sD_IN31
    SLICE_X22Y148.BI     net (fanout=1)        0.661   ftop/gbe0/gmac/rxRS_rxF$sD_IN<2>
    SLICE_X22Y148.CLK    Tds                   0.129   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      3.411ns (0.557ns logic, 2.854ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_24 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.405ns (Levels of Logic = 4)
  Clock Path Skew:      -0.048ns (0.694 - 0.742)
  Source Clock:         ftop/rxclk rising at 0.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_24 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y139.AQ     Tcko                  0.269   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_24
    SLICE_X40Y139.A1     net (fanout=16)       0.997   ftop/gbe0/gmac/rxRS_rxPipe<24>
    SLICE_X40Y139.COUT   Topcya                0.366   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<3>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_lut<0>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<3>
    SLICE_X40Y140.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<3>
    SLICE_X40Y140.COUT   Tbyp                  0.058   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<7>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<7>
    SLICE_X40Y141.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<7>
    SLICE_X40Y141.CMUX   Tcinc                 0.240   ftop/gbe0/gmac/rxRS_crc/rRemainder$D_IN<5>2
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<10>
    SLICE_X23Y144.C4     net (fanout=1)        0.743   ftop/gbe0/gmac/MUX_rxRS_rxF$enq_1__VAL_1<9>
    SLICE_X23Y144.C      Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF$sD_IN101
    SLICE_X22Y147.AI     net (fanout=2)        0.566   ftop/gbe0/gmac/rxRS_rxF$sD_IN<9>
    SLICE_X22Y147.CLK    Tds                   0.113   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP
    -------------------------------------------------  ---------------------------
    Total                                      3.405ns (1.099ns logic, 2.306ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crc/rRemainder_31 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.405ns (Levels of Logic = 4)
  Clock Path Skew:      -0.048ns (0.694 - 0.742)
  Source Clock:         ftop/rxclk rising at 0.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crc/rRemainder_31 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y139.DQ     Tcko                  0.308   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_31
    SLICE_X40Y139.A3     net (fanout=15)       0.838   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
    SLICE_X40Y139.COUT   Topcya                0.366   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<3>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_lut<0>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<3>
    SLICE_X40Y140.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<3>
    SLICE_X40Y140.COUT   Tbyp                  0.058   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<7>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<7>
    SLICE_X40Y141.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<7>
    SLICE_X40Y141.CMUX   Tcinc                 0.240   ftop/gbe0/gmac/rxRS_crc/rRemainder$D_IN<5>2
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<10>
    SLICE_X23Y144.C4     net (fanout=1)        0.743   ftop/gbe0/gmac/MUX_rxRS_rxF$enq_1__VAL_1<9>
    SLICE_X23Y144.C      Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF$sD_IN101
    SLICE_X22Y147.CI     net (fanout=2)        0.667   ftop/gbe0/gmac/rxRS_rxF$sD_IN<9>
    SLICE_X22Y147.CLK    Tds                   0.132   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      3.405ns (1.157ns logic, 2.248ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.382ns (Levels of Logic = 3)
  Clock Path Skew:      -0.050ns (0.694 - 0.744)
  Source Clock:         ftop/rxclk rising at 0.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxAPipe_5 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y145.BQ     Tcko                  0.269   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_5
    SLICE_X23Y145.B1     net (fanout=2)        0.764   ftop/gbe0/gmac/rxRS_rxAPipe<5>
    SLICE_X23Y145.B      Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxRst$OUT_RST_inv
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X22Y145.A2     net (fanout=2)        0.453   ftop/gbe0/gmac/N2
    SLICE_X22Y145.A      Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF$enq_1__SEL_11
    SLICE_X23Y139.A1     net (fanout=11)       0.947   ftop/gbe0/gmac/MUX_rxRS_rxF$enq_1__SEL_1
    SLICE_X23Y139.A      Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxF$sD_IN<1>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF$sD_IN31
    SLICE_X22Y148.BI     net (fanout=1)        0.661   ftop/gbe0/gmac/rxRS_rxF$sD_IN<2>
    SLICE_X22Y148.CLK    Tds                   0.129   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      3.382ns (0.557ns logic, 2.825ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.315ns (Levels of Logic = 3)
  Clock Path Skew:      -0.050ns (0.694 - 0.744)
  Source Clock:         ftop/rxclk rising at 0.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y143.AQ     Tcko                  0.269   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X23Y145.B3     net (fanout=12)       0.793   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X23Y145.B      Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxRst$OUT_RST_inv
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X22Y145.A2     net (fanout=2)        0.453   ftop/gbe0/gmac/N2
    SLICE_X22Y145.A      Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF$enq_1__SEL_11
    SLICE_X23Y141.A2     net (fanout=11)       0.815   ftop/gbe0/gmac/MUX_rxRS_rxF$enq_1__SEL_1
    SLICE_X23Y141.A      Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxF$sD_IN<6>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF$sD_IN81
    SLICE_X22Y147.DI     net (fanout=1)        0.652   ftop/gbe0/gmac/rxRS_rxF$sD_IN<7>
    SLICE_X22Y147.CLK    Tds                   0.174   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP
    -------------------------------------------------  ---------------------------
    Total                                      3.315ns (0.602ns logic, 2.713ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_18 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.299ns (Levels of Logic = 4)
  Clock Path Skew:      -0.048ns (0.694 - 0.742)
  Source Clock:         ftop/rxclk rising at 0.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_18 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y140.CMUX   Tshcko                0.348   ftop/ctop/inf/dp1/wci_reqF_countReg$EN
                                                       ftop/gbe0/gmac/rxRS_rxPipe_18
    SLICE_X40Y139.D2     net (fanout=2)        0.892   ftop/gbe0/gmac/rxRS_rxPipe<18>
    SLICE_X40Y139.COUT   Topcyd                0.286   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<3>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_lut<3>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<3>
    SLICE_X40Y140.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<3>
    SLICE_X40Y140.COUT   Tbyp                  0.058   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<7>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<7>
    SLICE_X40Y141.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<7>
    SLICE_X40Y141.CMUX   Tcinc                 0.240   ftop/gbe0/gmac/rxRS_crc/rRemainder$D_IN<5>2
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<10>
    SLICE_X23Y144.C4     net (fanout=1)        0.743   ftop/gbe0/gmac/MUX_rxRS_rxF$enq_1__VAL_1<9>
    SLICE_X23Y144.C      Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF$sD_IN101
    SLICE_X22Y147.AI     net (fanout=2)        0.566   ftop/gbe0/gmac/rxRS_rxF$sD_IN<9>
    SLICE_X22Y147.CLK    Tds                   0.113   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP
    -------------------------------------------------  ---------------------------
    Total                                      3.299ns (1.098ns logic, 2.201ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.286ns (Levels of Logic = 3)
  Clock Path Skew:      -0.050ns (0.694 - 0.744)
  Source Clock:         ftop/rxclk rising at 0.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxAPipe_5 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y145.BQ     Tcko                  0.269   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_5
    SLICE_X23Y145.B1     net (fanout=2)        0.764   ftop/gbe0/gmac/rxRS_rxAPipe<5>
    SLICE_X23Y145.B      Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxRst$OUT_RST_inv
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X22Y145.A2     net (fanout=2)        0.453   ftop/gbe0/gmac/N2
    SLICE_X22Y145.A      Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF$enq_1__SEL_11
    SLICE_X23Y141.A2     net (fanout=11)       0.815   ftop/gbe0/gmac/MUX_rxRS_rxF$enq_1__SEL_1
    SLICE_X23Y141.A      Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxF$sD_IN<6>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF$sD_IN81
    SLICE_X22Y147.DI     net (fanout=1)        0.652   ftop/gbe0/gmac/rxRS_rxF$sD_IN<7>
    SLICE_X22Y147.CLK    Tds                   0.174   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP
    -------------------------------------------------  ---------------------------
    Total                                      3.286ns (0.602ns logic, 2.684ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crc/rRemainder_31 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.285ns (Levels of Logic = 4)
  Clock Path Skew:      -0.048ns (0.694 - 0.742)
  Source Clock:         ftop/rxclk rising at 0.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crc/rRemainder_31 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y139.DQ     Tcko                  0.308   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_31
    SLICE_X40Y139.A3     net (fanout=15)       0.838   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
    SLICE_X40Y139.COUT   Topcya                0.366   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<3>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_lut<0>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<3>
    SLICE_X40Y140.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<3>
    SLICE_X40Y140.COUT   Tbyp                  0.058   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<7>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<7>
    SLICE_X40Y141.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<7>
    SLICE_X40Y141.CMUX   Tcinc                 0.240   ftop/gbe0/gmac/rxRS_crc/rRemainder$D_IN<5>2
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<10>
    SLICE_X23Y144.C4     net (fanout=1)        0.743   ftop/gbe0/gmac/MUX_rxRS_rxF$enq_1__VAL_1<9>
    SLICE_X23Y144.C      Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF$sD_IN101
    SLICE_X22Y147.AI     net (fanout=2)        0.566   ftop/gbe0/gmac/rxRS_rxF$sD_IN<9>
    SLICE_X22Y147.CLK    Tds                   0.113   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP
    -------------------------------------------------  ---------------------------
    Total                                      3.285ns (1.138ns logic, 2.147ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.316ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.693 - 0.708)
  Source Clock:         ftop/rxclk rising at 0.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y126.DQ      Tcko                  0.269   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X23Y140.B3     net (fanout=14)       1.185   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X23Y140.B      Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X21Y136.A5     net (fanout=11)       0.546   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X21Y136.A      Tilo                  0.053   ftop/gbe0/gmac/N0
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X21Y138.B3     net (fanout=2)        0.466   ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X21Y138.B      Tilo                  0.053   ftop/ctop/inf/noc_sm2/pktMerge/fo$D_IN<48>
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN2
    SLICE_X22Y141.CE     net (fanout=1)        0.472   ftop/gbe0/gmac/rxRS_rxActive$EN
    SLICE_X22Y141.CLK    Tceck                 0.219   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      3.316ns (0.647ns logic, 2.669ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.306ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.137 - 0.153)
  Source Clock:         ftop/rxclk rising at 0.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y136.BQ     Tcko                  0.308   ftop/gbe0/gmac/rxRS_rxPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_1
    SLICE_X40Y141.A2     net (fanout=2)        0.913   ftop/gbe0/gmac/rxRS_rxPipe<1>
    SLICE_X40Y141.CMUX   Topac                 0.490   ftop/gbe0/gmac/rxRS_crc/rRemainder$D_IN<5>2
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_lut<8>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<10>
    SLICE_X23Y144.C4     net (fanout=1)        0.743   ftop/gbe0/gmac/MUX_rxRS_rxF$enq_1__VAL_1<9>
    SLICE_X23Y144.C      Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF$sD_IN101
    SLICE_X22Y147.CI     net (fanout=2)        0.667   ftop/gbe0/gmac/rxRS_rxF$sD_IN<9>
    SLICE_X22Y147.CLK    Tds                   0.132   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      3.306ns (0.983ns logic, 2.323ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crc/rRemainder_14 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.266ns (Levels of Logic = 3)
  Clock Path Skew:      -0.049ns (0.694 - 0.743)
  Source Clock:         ftop/rxclk rising at 0.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crc/rRemainder_14 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y142.CQ     Tcko                  0.269   ftop/gbe0/gmac/rxRS_crc/rRemainder<14>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_14
    SLICE_X40Y140.B1     net (fanout=2)        0.785   ftop/gbe0/gmac/rxRS_crc/rRemainder<14>
    SLICE_X40Y140.COUT   Topcyb                0.377   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<7>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_lut<5>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<7>
    SLICE_X40Y141.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<7>
    SLICE_X40Y141.CMUX   Tcinc                 0.240   ftop/gbe0/gmac/rxRS_crc/rRemainder$D_IN<5>2
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<10>
    SLICE_X23Y144.C4     net (fanout=1)        0.743   ftop/gbe0/gmac/MUX_rxRS_rxF$enq_1__VAL_1<9>
    SLICE_X23Y144.C      Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF$sD_IN101
    SLICE_X22Y147.CI     net (fanout=2)        0.667   ftop/gbe0/gmac/rxRS_rxF$sD_IN<9>
    SLICE_X22Y147.CLK    Tds                   0.132   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      3.266ns (1.071ns logic, 2.195ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.260ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.694 - 0.745)
  Source Clock:         ftop/rxclk rising at 0.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y149.AQ     Tcko                  0.269   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X23Y145.B6     net (fanout=19)       0.642   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X23Y145.B      Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxRst$OUT_RST_inv
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X22Y145.A2     net (fanout=2)        0.453   ftop/gbe0/gmac/N2
    SLICE_X22Y145.A      Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF$enq_1__SEL_11
    SLICE_X23Y139.A1     net (fanout=11)       0.947   ftop/gbe0/gmac/MUX_rxRS_rxF$enq_1__SEL_1
    SLICE_X23Y139.A      Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxF$sD_IN<1>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF$sD_IN31
    SLICE_X22Y148.BI     net (fanout=1)        0.661   ftop/gbe0/gmac/rxRS_rxF$sD_IN<2>
    SLICE_X22Y148.CLK    Tds                   0.129   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      3.260ns (0.557ns logic, 2.703ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crc/rRemainder_17 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.262ns (Levels of Logic = 3)
  Clock Path Skew:      -0.048ns (0.694 - 0.742)
  Source Clock:         ftop/rxclk rising at 0.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crc/rRemainder_17 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y139.AQ     Tcko                  0.269   ftop/gbe0/gmac/rxRS_crc/rRemainder<18>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    SLICE_X40Y140.A1     net (fanout=2)        0.792   ftop/gbe0/gmac/rxRS_crc/rRemainder<17>
    SLICE_X40Y140.COUT   Topcya                0.366   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<7>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_lut<4>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<7>
    SLICE_X40Y141.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<7>
    SLICE_X40Y141.CMUX   Tcinc                 0.240   ftop/gbe0/gmac/rxRS_crc/rRemainder$D_IN<5>2
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<10>
    SLICE_X23Y144.C4     net (fanout=1)        0.743   ftop/gbe0/gmac/MUX_rxRS_rxF$enq_1__VAL_1<9>
    SLICE_X23Y144.C      Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF$sD_IN101
    SLICE_X22Y147.CI     net (fanout=2)        0.667   ftop/gbe0/gmac/rxRS_rxF$sD_IN<9>
    SLICE_X22Y147.CLK    Tds                   0.132   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      3.262ns (1.060ns logic, 2.202ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crc/rRemainder_12 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.261ns (Levels of Logic = 3)
  Clock Path Skew:      -0.049ns (0.694 - 0.743)
  Source Clock:         ftop/rxclk rising at 0.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crc/rRemainder_12 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y142.AQ     Tcko                  0.269   ftop/gbe0/gmac/rxRS_crc/rRemainder<14>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_12
    SLICE_X40Y140.C1     net (fanout=2)        0.869   ftop/gbe0/gmac/rxRS_crc/rRemainder<12>
    SLICE_X40Y140.COUT   Topcyc                0.288   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<7>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_lut<6>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<7>
    SLICE_X40Y141.CIN    net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<7>
    SLICE_X40Y141.CMUX   Tcinc                 0.240   ftop/gbe0/gmac/rxRS_crc/rRemainder$D_IN<5>2
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<10>
    SLICE_X23Y144.C4     net (fanout=1)        0.743   ftop/gbe0/gmac/MUX_rxRS_rxF$enq_1__VAL_1<9>
    SLICE_X23Y144.C      Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF$sD_IN101
    SLICE_X22Y147.CI     net (fanout=2)        0.667   ftop/gbe0/gmac/rxRS_rxF$sD_IN<9>
    SLICE_X22Y147.CLK    Tds                   0.132   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      3.261ns (0.982ns logic, 2.279ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.279ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.137 - 0.156)
  Source Clock:         ftop/rxclk rising at 0.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_5 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y140.BQ     Tcko                  0.269   ftop/gbe0/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_5
    SLICE_X40Y141.B4     net (fanout=2)        0.903   ftop/gbe0/gmac/rxRS_rxPipe<5>
    SLICE_X40Y141.CMUX   Topbc                 0.512   ftop/gbe0/gmac/rxRS_crc/rRemainder$D_IN<5>2
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_lut<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<10>
    SLICE_X23Y144.C4     net (fanout=1)        0.743   ftop/gbe0/gmac/MUX_rxRS_rxF$enq_1__VAL_1<9>
    SLICE_X23Y144.C      Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF$sD_IN101
    SLICE_X22Y147.CI     net (fanout=2)        0.667   ftop/gbe0/gmac/rxRS_rxF$sD_IN<9>
    SLICE_X22Y147.CLK    Tds                   0.132   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      3.279ns (0.966ns logic, 2.313ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.247ns (Levels of Logic = 3)
  Clock Path Skew:      -0.050ns (0.694 - 0.744)
  Source Clock:         ftop/rxclk rising at 0.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y143.AQ     Tcko                  0.269   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X23Y145.B3     net (fanout=12)       0.793   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X23Y145.B      Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxRst$OUT_RST_inv
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X22Y145.A2     net (fanout=2)        0.453   ftop/gbe0/gmac/N2
    SLICE_X22Y145.A      Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF$enq_1__SEL_11
    SLICE_X23Y139.D4     net (fanout=11)       0.798   ftop/gbe0/gmac/MUX_rxRS_rxF$enq_1__SEL_1
    SLICE_X23Y139.D      Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxF$sD_IN<1>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF$sD_IN21
    SLICE_X22Y148.AX     net (fanout=1)        0.609   ftop/gbe0/gmac/rxRS_rxF$sD_IN<1>
    SLICE_X22Y148.CLK    Tds                   0.166   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      3.247ns (0.594ns logic, 2.653ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_crc/rRemainder_13 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.162ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (0.359 - 0.319)
  Source Clock:         ftop/rxclk rising at 8.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_crc/rRemainder_13 to ftop/gbe0/gmac/rxRS_crc/rRemainder_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y142.BQ     Tcko                  0.100   ftop/gbe0/gmac/rxRS_crc/rRemainder<14>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_13
    SLICE_X38Y141.C6     net (fanout=2)        0.121   ftop/gbe0/gmac/rxRS_crc/rRemainder<13>
    SLICE_X38Y141.CLK    Tah         (-Th)     0.059   ftop/gbe0/gmac/rxRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$D_IN<21>1
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_21
    -------------------------------------------------  ---------------------------
    Total                                      0.162ns (0.041ns logic, 0.121ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.134ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_35 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.145ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         ftop/rxclk rising at 8.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_35 to ftop/gbe0/gmac/rxRS_rxPipe_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y139.DQ     Tcko                  0.100   ftop/gbe0/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_35
    SLICE_X37Y139.D5     net (fanout=2)        0.090   ftop/gbe0/gmac/rxRS_rxPipe<35>
    SLICE_X37Y139.CLK    Tah         (-Th)     0.045   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe<35>_rt
                                                       ftop/gbe0/gmac/rxRS_rxPipe_43
    -------------------------------------------------  ---------------------------
    Total                                      0.145ns (0.055ns logic, 0.090ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.136ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_32 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.147ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         ftop/rxclk rising at 8.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_32 to ftop/gbe0/gmac/rxRS_rxPipe_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y139.AQ     Tcko                  0.100   ftop/gbe0/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_32
    SLICE_X37Y139.A5     net (fanout=2)        0.092   ftop/gbe0/gmac/rxRS_rxPipe<32>
    SLICE_X37Y139.CLK    Tah         (-Th)     0.045   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe<32>_rt
                                                       ftop/gbe0/gmac/rxRS_rxPipe_40
    -------------------------------------------------  ---------------------------
    Total                                      0.147ns (0.055ns logic, 0.092ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.136ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.151ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.080 - 0.065)
  Source Clock:         ftop/rxclk rising at 8.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y144.AQ     Tcko                  0.100   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X22Y147.D1     net (fanout=3)        0.348   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X22Y147.CLK    Tah         (-Th)     0.297   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.151ns (-0.197ns logic, 0.348ns route)
                                                       (-130.5% logic, 230.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.136ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.151ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.080 - 0.065)
  Source Clock:         ftop/rxclk rising at 8.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y144.AQ     Tcko                  0.100   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X22Y147.D1     net (fanout=3)        0.348   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X22Y147.CLK    Tah         (-Th)     0.297   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.151ns (-0.197ns logic, 0.348ns route)
                                                       (-130.5% logic, 230.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.136ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.151ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.080 - 0.065)
  Source Clock:         ftop/rxclk rising at 8.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y144.AQ     Tcko                  0.100   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X22Y147.D1     net (fanout=3)        0.348   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X22Y147.CLK    Tah         (-Th)     0.297   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.151ns (-0.197ns logic, 0.348ns route)
                                                       (-130.5% logic, 230.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.136ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.151ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.080 - 0.065)
  Source Clock:         ftop/rxclk rising at 8.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y144.AQ     Tcko                  0.100   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X22Y147.D1     net (fanout=3)        0.348   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X22Y147.CLK    Tah         (-Th)     0.297   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.151ns (-0.197ns logic, 0.348ns route)
                                                       (-130.5% logic, 230.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.136ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.151ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.080 - 0.065)
  Source Clock:         ftop/rxclk rising at 8.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y144.AQ     Tcko                  0.100   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X22Y147.D1     net (fanout=3)        0.348   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X22Y147.CLK    Tah         (-Th)     0.297   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.151ns (-0.197ns logic, 0.348ns route)
                                                       (-130.5% logic, 230.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.136ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.151ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.080 - 0.065)
  Source Clock:         ftop/rxclk rising at 8.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y144.AQ     Tcko                  0.100   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X22Y147.D1     net (fanout=3)        0.348   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X22Y147.CLK    Tah         (-Th)     0.297   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.151ns (-0.197ns logic, 0.348ns route)
                                                       (-130.5% logic, 230.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.136ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.151ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.080 - 0.065)
  Source Clock:         ftop/rxclk rising at 8.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y144.AQ     Tcko                  0.100   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X22Y147.D1     net (fanout=3)        0.348   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X22Y147.CLK    Tah         (-Th)     0.297   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.151ns (-0.197ns logic, 0.348ns route)
                                                       (-130.5% logic, 230.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.136ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_27 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.147ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         ftop/rxclk rising at 8.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_27 to ftop/gbe0/gmac/rxRS_crc/rRemainder_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y139.DQ     Tcko                  0.100   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_27
    SLICE_X38Y139.C5     net (fanout=16)       0.106   ftop/gbe0/gmac/rxRS_rxPipe<27>
    SLICE_X38Y139.CLK    Tah         (-Th)     0.059   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$D_IN<30>1
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_30
    -------------------------------------------------  ---------------------------
    Total                                      0.147ns (0.041ns logic, 0.106ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.136ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.151ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.080 - 0.065)
  Source Clock:         ftop/rxclk rising at 8.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y144.AQ     Tcko                  0.100   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X22Y147.D1     net (fanout=3)        0.348   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X22Y147.CLK    Tah         (-Th)     0.297   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.151ns (-0.197ns logic, 0.348ns route)
                                                       (-130.5% logic, 230.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.146ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.160ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.079 - 0.065)
  Source Clock:         ftop/rxclk rising at 8.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y146.DQ     Tcko                  0.100   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3
    SLICE_X22Y145.DX     net (fanout=1)        0.100   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
    SLICE_X22Y145.CLK    Tckdi       (-Th)     0.040   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.160ns (0.060ns logic, 0.100ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.146ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.160ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.079 - 0.065)
  Source Clock:         ftop/rxclk rising at 8.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y146.CQ     Tcko                  0.100   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2
    SLICE_X22Y145.CX     net (fanout=1)        0.100   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<2>
    SLICE_X22Y145.CLK    Tckdi       (-Th)     0.040   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.160ns (0.060ns logic, 0.100ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.149ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.163ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.079 - 0.065)
  Source Clock:         ftop/rxclk rising at 8.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y146.AQ     Tcko                  0.100   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X22Y145.AX     net (fanout=1)        0.100   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X22Y145.CLK    Tckdi       (-Th)     0.037   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.163ns (0.063ns logic, 0.100ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.152ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.167ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.080 - 0.065)
  Source Clock:         ftop/rxclk rising at 8.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y144.AQ     Tcko                  0.100   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X22Y148.D1     net (fanout=3)        0.364   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X22Y148.CLK    Tah         (-Th)     0.297   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.167ns (-0.197ns logic, 0.364ns route)
                                                       (-118.0% logic, 218.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.152ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.167ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.080 - 0.065)
  Source Clock:         ftop/rxclk rising at 8.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y144.AQ     Tcko                  0.100   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X22Y148.D1     net (fanout=3)        0.364   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X22Y148.CLK    Tah         (-Th)     0.297   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.167ns (-0.197ns logic, 0.364ns route)
                                                       (-118.0% logic, 218.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.152ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.167ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.080 - 0.065)
  Source Clock:         ftop/rxclk rising at 8.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y144.AQ     Tcko                  0.100   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X22Y148.D1     net (fanout=3)        0.364   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X22Y148.CLK    Tah         (-Th)     0.297   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.167ns (-0.197ns logic, 0.364ns route)
                                                       (-118.0% logic, 218.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.152ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.167ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.080 - 0.065)
  Source Clock:         ftop/rxclk rising at 8.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y144.AQ     Tcko                  0.100   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X22Y148.D1     net (fanout=3)        0.364   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X22Y148.CLK    Tah         (-Th)     0.297   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.167ns (-0.197ns logic, 0.364ns route)
                                                       (-118.0% logic, 218.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.152ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.167ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.080 - 0.065)
  Source Clock:         ftop/rxclk rising at 8.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y144.AQ     Tcko                  0.100   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X22Y148.D1     net (fanout=3)        0.364   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X22Y148.CLK    Tah         (-Th)     0.297   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.167ns (-0.197ns logic, 0.364ns route)
                                                       (-118.0% logic, 218.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.779ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.221ns (450.248MHz) (Tbrper_I(Fmax))
  Physical resource: ftop/gbe0/gmac/rxClk_BUFR/I
  Logical resource: ftop/gbe0/gmac/rxClk_BUFR/I
  Location pin: BUFR_X0Y8.I
  Clock network: ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
--------------------------------------------------------------------------------
Slack: 6.180ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.910ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP/CLK
  Location pin: SLICE_X22Y147.CLK
  Clock network: ftop/rxclk
--------------------------------------------------------------------------------
Slack: 6.180ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.910ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP/CLK
  Location pin: SLICE_X22Y147.CLK
  Clock network: ftop/rxclk
--------------------------------------------------------------------------------
Slack: 6.180ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.910ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP/CLK
  Location pin: SLICE_X22Y147.CLK
  Clock network: ftop/rxclk
--------------------------------------------------------------------------------
Slack: 6.180ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.910ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP/CLK
  Location pin: SLICE_X22Y147.CLK
  Clock network: ftop/rxclk
--------------------------------------------------------------------------------
Slack: 6.180ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.910ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP/CLK
  Location pin: SLICE_X22Y147.CLK
  Clock network: ftop/rxclk
--------------------------------------------------------------------------------
Slack: 6.180ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.910ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP/CLK
  Location pin: SLICE_X22Y147.CLK
  Clock network: ftop/rxclk
--------------------------------------------------------------------------------
Slack: 6.180ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.910ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP/CLK
  Location pin: SLICE_X22Y147.CLK
  Clock network: ftop/rxclk
--------------------------------------------------------------------------------
Slack: 6.180ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.910ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP/CLK
  Location pin: SLICE_X22Y147.CLK
  Clock network: ftop/rxclk
--------------------------------------------------------------------------------
Slack: 6.180ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.910ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP/CLK
  Location pin: SLICE_X22Y147.CLK
  Clock network: ftop/rxclk
--------------------------------------------------------------------------------
Slack: 6.180ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.910ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP/CLK
  Location pin: SLICE_X22Y147.CLK
  Clock network: ftop/rxclk
--------------------------------------------------------------------------------
Slack: 6.180ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.910ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP/CLK
  Location pin: SLICE_X22Y147.CLK
  Clock network: ftop/rxclk
--------------------------------------------------------------------------------
Slack: 6.180ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.910ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP/CLK
  Location pin: SLICE_X22Y147.CLK
  Clock network: ftop/rxclk
--------------------------------------------------------------------------------
Slack: 6.180ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.910ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/SP/CLK
  Location pin: SLICE_X22Y147.CLK
  Clock network: ftop/rxclk
--------------------------------------------------------------------------------
Slack: 6.180ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.910ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/SP/CLK
  Location pin: SLICE_X22Y147.CLK
  Clock network: ftop/rxclk
--------------------------------------------------------------------------------
Slack: 6.180ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.910ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/SP/CLK
  Location pin: SLICE_X22Y147.CLK
  Clock network: ftop/rxclk
--------------------------------------------------------------------------------
Slack: 6.180ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.910ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/SP/CLK
  Location pin: SLICE_X22Y147.CLK
  Clock network: ftop/rxclk
--------------------------------------------------------------------------------
Slack: 6.180ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.910ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA/CLK
  Location pin: SLICE_X22Y148.CLK
  Clock network: ftop/rxclk
--------------------------------------------------------------------------------
Slack: 6.180ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.910ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA/CLK
  Location pin: SLICE_X22Y148.CLK
  Clock network: ftop/rxclk
--------------------------------------------------------------------------------
Slack: 6.180ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.910ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1/CLK
  Location pin: SLICE_X22Y148.CLK
  Clock network: ftop/rxclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7019 paths analyzed, 696 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.528ns.
--------------------------------------------------------------------------------
Slack (setup path):     3.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.463ns (Levels of Logic = 6)
  Clock Path Skew:      -0.030ns (0.791 - 0.821)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y202.BMUX    Tshcko                0.346   ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X0Y198.C2      net (fanout=27)       1.005   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
    SLICE_X0Y198.C       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X1Y203.A6      net (fanout=15)       0.528   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X1Y203.A       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X1Y206.A5      net (fanout=4)        0.441   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X1Y206.A       Tilo                  0.053   ftop/gbe0/gmac/_n0435_inv1
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
    SLICE_X0Y209.C1      net (fanout=8)        0.724   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X0Y209.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/N32
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X0Y214.B3      net (fanout=15)       0.827   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X0Y214.B       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>2
    SLICE_X0Y214.A4      net (fanout=1)        0.309   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>2
    SLICE_X0Y214.CLK     Tas                   0.018   ftop/gbe0/gmac/txRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      4.463ns (0.629ns logic, 3.834ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.435ns (Levels of Logic = 6)
  Clock Path Skew:      -0.035ns (0.786 - 0.821)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y202.BMUX    Tshcko                0.346   ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X0Y198.C2      net (fanout=27)       1.005   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
    SLICE_X0Y198.C       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X1Y203.A6      net (fanout=15)       0.528   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X1Y203.A       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X1Y206.A5      net (fanout=4)        0.441   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X1Y206.A       Tilo                  0.053   ftop/gbe0/gmac/_n0435_inv1
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
    SLICE_X1Y210.C1      net (fanout=8)        0.832   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X1Y210.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/N0
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data12
    SLICE_X1Y219.B6      net (fanout=14)       0.546   ftop/gbe0/gmac/txRS_crc$add_data<0>
    SLICE_X1Y219.B       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>41
    SLICE_X1Y219.C3      net (fanout=2)        0.454   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>_bdd2
    SLICE_X1Y219.CLK     Tas                   0.018   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>21
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      4.435ns (0.629ns logic, 3.806ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.372ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.790 - 0.821)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y202.BMUX    Tshcko                0.346   ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X0Y198.C2      net (fanout=27)       1.005   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
    SLICE_X0Y198.C       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X1Y203.A6      net (fanout=15)       0.528   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X1Y203.A       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X1Y206.A5      net (fanout=4)        0.441   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X1Y206.A       Tilo                  0.053   ftop/gbe0/gmac/_n0435_inv1
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
    SLICE_X0Y209.C1      net (fanout=8)        0.724   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X0Y209.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/N32
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X1Y215.B1      net (fanout=15)       1.097   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X1Y215.CLK     Tas                   0.019   ftop/gbe0/gmac/txRS_crc/rRemainder<28>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<28>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_28
    -------------------------------------------------  ---------------------------
    Total                                      4.372ns (0.577ns logic, 3.795ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.340ns (Levels of Logic = 6)
  Clock Path Skew:      -0.030ns (0.791 - 0.821)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y202.BMUX    Tshcko                0.346   ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X0Y198.C2      net (fanout=27)       1.005   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
    SLICE_X0Y198.C       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X1Y203.A6      net (fanout=15)       0.528   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X1Y203.A       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X1Y206.A5      net (fanout=4)        0.441   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X1Y206.A       Tilo                  0.053   ftop/gbe0/gmac/_n0435_inv1
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
    SLICE_X1Y210.C1      net (fanout=8)        0.832   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X1Y210.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/N0
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data12
    SLICE_X0Y214.B4      net (fanout=14)       0.596   ftop/gbe0/gmac/txRS_crc$add_data<0>
    SLICE_X0Y214.B       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>2
    SLICE_X0Y214.A4      net (fanout=1)        0.309   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>2
    SLICE_X0Y214.CLK     Tas                   0.018   ftop/gbe0/gmac/txRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      4.340ns (0.629ns logic, 3.711ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.331ns (Levels of Logic = 6)
  Clock Path Skew:      -0.029ns (0.792 - 0.821)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y202.BMUX    Tshcko                0.346   ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X0Y198.C2      net (fanout=27)       1.005   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
    SLICE_X0Y198.C       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X1Y203.A6      net (fanout=15)       0.528   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X1Y203.A       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X1Y206.A5      net (fanout=4)        0.441   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X1Y206.A       Tilo                  0.053   ftop/gbe0/gmac/_n0435_inv1
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
    SLICE_X0Y209.C1      net (fanout=8)        0.724   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X0Y209.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/N32
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X0Y209.D4      net (fanout=15)       0.328   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X0Y209.D       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/N32
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<4>1_SW0
    SLICE_X1Y212.B1      net (fanout=1)        0.675   ftop/gbe0/gmac/txRS_crc/N32
    SLICE_X1Y212.CLK     Tas                   0.019   ftop/gbe0/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<4>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      4.331ns (0.630ns logic, 3.701ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.309ns (Levels of Logic = 6)
  Clock Path Skew:      -0.035ns (0.786 - 0.821)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y202.BMUX    Tshcko                0.346   ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X0Y198.C2      net (fanout=27)       1.005   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
    SLICE_X0Y198.C       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X1Y203.A6      net (fanout=15)       0.528   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X1Y203.A       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X1Y206.A5      net (fanout=4)        0.441   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X1Y206.A       Tilo                  0.053   ftop/gbe0/gmac/_n0435_inv1
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
    SLICE_X0Y213.A5      net (fanout=8)        0.494   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X0Y213.A       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data81
    SLICE_X1Y219.B3      net (fanout=13)       0.758   ftop/gbe0/gmac/txRS_crc$add_data<7>
    SLICE_X1Y219.B       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>41
    SLICE_X1Y219.C3      net (fanout=2)        0.454   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>_bdd2
    SLICE_X1Y219.CLK     Tas                   0.018   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>21
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      4.309ns (0.629ns logic, 3.680ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.233ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.790 - 0.821)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y202.BMUX    Tshcko                0.346   ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X0Y198.C2      net (fanout=27)       1.005   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
    SLICE_X0Y198.C       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X1Y203.A6      net (fanout=15)       0.528   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X1Y203.A       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X1Y206.A5      net (fanout=4)        0.441   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X1Y206.A       Tilo                  0.053   ftop/gbe0/gmac/_n0435_inv1
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
    SLICE_X1Y210.C1      net (fanout=8)        0.832   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X1Y210.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/N0
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data12
    SLICE_X0Y215.C2      net (fanout=14)       0.851   ftop/gbe0/gmac/txRS_crc$add_data<0>
    SLICE_X0Y215.CLK     Tas                   0.018   ftop/gbe0/gmac/txRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<30>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_30
    -------------------------------------------------  ---------------------------
    Total                                      4.233ns (0.576ns logic, 3.657ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.229ns (Levels of Logic = 6)
  Clock Path Skew:      -0.029ns (0.792 - 0.821)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y202.BMUX    Tshcko                0.346   ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X0Y198.C2      net (fanout=27)       1.005   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
    SLICE_X0Y198.C       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X1Y203.A6      net (fanout=15)       0.528   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X1Y203.A       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X1Y206.A5      net (fanout=4)        0.441   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X1Y206.A       Tilo                  0.053   ftop/gbe0/gmac/_n0435_inv1
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
    SLICE_X1Y210.C1      net (fanout=8)        0.832   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X1Y210.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/N0
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data12
    SLICE_X1Y212.D2      net (fanout=14)       0.600   ftop/gbe0/gmac/txRS_crc$add_data<0>
    SLICE_X1Y212.D       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<5>1
    SLICE_X1Y212.C5      net (fanout=1)        0.194   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<5>1
    SLICE_X1Y212.CLK     Tas                   0.018   ftop/gbe0/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<5>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      4.229ns (0.629ns logic, 3.600ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.227ns (Levels of Logic = 6)
  Clock Path Skew:      -0.030ns (0.791 - 0.821)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y202.BMUX    Tshcko                0.346   ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X0Y198.C2      net (fanout=27)       1.005   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
    SLICE_X0Y198.C       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X1Y203.A6      net (fanout=15)       0.528   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X1Y203.A       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X1Y206.A5      net (fanout=4)        0.441   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X1Y206.A       Tilo                  0.053   ftop/gbe0/gmac/_n0435_inv1
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
    SLICE_X0Y210.B5      net (fanout=8)        0.577   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X0Y210.B       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data41
    SLICE_X0Y214.B2      net (fanout=14)       0.738   ftop/gbe0/gmac/txRS_crc$add_data<3>
    SLICE_X0Y214.B       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>2
    SLICE_X0Y214.A4      net (fanout=1)        0.309   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>2
    SLICE_X0Y214.CLK     Tas                   0.018   ftop/gbe0/gmac/txRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      4.227ns (0.629ns logic, 3.598ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.121ns (Levels of Logic = 6)
  Clock Path Skew:      -0.126ns (1.406 - 1.532)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/txRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y196.AQ      Tcko                  0.308   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    SLICE_X0Y198.C1      net (fanout=6)        0.701   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
    SLICE_X0Y198.C       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X1Y203.A6      net (fanout=15)       0.528   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X1Y203.A       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X1Y206.A5      net (fanout=4)        0.441   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X1Y206.A       Tilo                  0.053   ftop/gbe0/gmac/_n0435_inv1
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
    SLICE_X0Y209.C1      net (fanout=8)        0.724   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X0Y209.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/N32
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X0Y214.B3      net (fanout=15)       0.827   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X0Y214.B       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>2
    SLICE_X0Y214.A4      net (fanout=1)        0.309   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>2
    SLICE_X0Y214.CLK     Tas                   0.018   ftop/gbe0/gmac/txRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      4.121ns (0.591ns logic, 3.530ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.104ns (Levels of Logic = 6)
  Clock Path Skew:      -0.124ns (1.406 - 1.530)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/txRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y190.BQ      Tcko                  0.308   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    SLICE_X0Y198.C4      net (fanout=1)        0.684   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
    SLICE_X0Y198.C       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X1Y203.A6      net (fanout=15)       0.528   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X1Y203.A       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X1Y206.A5      net (fanout=4)        0.441   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X1Y206.A       Tilo                  0.053   ftop/gbe0/gmac/_n0435_inv1
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
    SLICE_X0Y209.C1      net (fanout=8)        0.724   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X0Y209.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/N32
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X0Y214.B3      net (fanout=15)       0.827   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X0Y214.B       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>2
    SLICE_X0Y214.A4      net (fanout=1)        0.309   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>2
    SLICE_X0Y214.CLK     Tas                   0.018   ftop/gbe0/gmac/txRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      4.104ns (0.591ns logic, 3.513ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.093ns (Levels of Logic = 6)
  Clock Path Skew:      -0.131ns (1.401 - 1.532)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/txRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y196.AQ      Tcko                  0.308   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    SLICE_X0Y198.C1      net (fanout=6)        0.701   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
    SLICE_X0Y198.C       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X1Y203.A6      net (fanout=15)       0.528   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X1Y203.A       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X1Y206.A5      net (fanout=4)        0.441   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X1Y206.A       Tilo                  0.053   ftop/gbe0/gmac/_n0435_inv1
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
    SLICE_X1Y210.C1      net (fanout=8)        0.832   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X1Y210.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/N0
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data12
    SLICE_X1Y219.B6      net (fanout=14)       0.546   ftop/gbe0/gmac/txRS_crc$add_data<0>
    SLICE_X1Y219.B       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>41
    SLICE_X1Y219.C3      net (fanout=2)        0.454   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>_bdd2
    SLICE_X1Y219.CLK     Tas                   0.018   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>21
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      4.093ns (0.591ns logic, 3.502ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.188ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (0.132 - 0.158)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_1 to ftop/gbe0/gmac/txRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y204.CQ      Tcko                  0.269   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    SLICE_X0Y198.C3      net (fanout=38)       0.807   ftop/gbe0/gmac/txRS_emitFCS<1>
    SLICE_X0Y198.C       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X1Y203.A6      net (fanout=15)       0.528   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X1Y203.A       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X1Y206.A5      net (fanout=4)        0.441   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X1Y206.A       Tilo                  0.053   ftop/gbe0/gmac/_n0435_inv1
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
    SLICE_X0Y209.C1      net (fanout=8)        0.724   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X0Y209.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/N32
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X0Y214.B3      net (fanout=15)       0.827   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X0Y214.B       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>2
    SLICE_X0Y214.A4      net (fanout=1)        0.309   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>2
    SLICE_X0Y214.CLK     Tas                   0.018   ftop/gbe0/gmac/txRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      4.188ns (0.552ns logic, 3.636ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.182ns (Levels of Logic = 6)
  Clock Path Skew:      -0.030ns (0.791 - 0.821)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y202.BMUX    Tshcko                0.346   ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X0Y198.C2      net (fanout=27)       1.005   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
    SLICE_X0Y198.C       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X1Y203.A6      net (fanout=15)       0.528   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X1Y203.A       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X1Y206.A5      net (fanout=4)        0.441   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X1Y206.A       Tilo                  0.053   ftop/gbe0/gmac/_n0435_inv1
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
    SLICE_X1Y210.C1      net (fanout=8)        0.832   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X1Y210.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/N0
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data12
    SLICE_X1Y210.D4      net (fanout=14)       0.328   ftop/gbe0/gmac/txRS_crc$add_data<0>
    SLICE_X1Y210.D       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/N0
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<7>_SW0
    SLICE_X1Y214.D5      net (fanout=1)        0.419   ftop/gbe0/gmac/txRS_crc/N0
    SLICE_X1Y214.CLK     Tas                   0.018   ftop/gbe0/gmac/txRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<7>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      4.182ns (0.629ns logic, 3.553ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.076ns (Levels of Logic = 6)
  Clock Path Skew:      -0.129ns (1.401 - 1.530)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/txRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y190.BQ      Tcko                  0.308   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    SLICE_X0Y198.C4      net (fanout=1)        0.684   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
    SLICE_X0Y198.C       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X1Y203.A6      net (fanout=15)       0.528   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X1Y203.A       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X1Y206.A5      net (fanout=4)        0.441   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X1Y206.A       Tilo                  0.053   ftop/gbe0/gmac/_n0435_inv1
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
    SLICE_X1Y210.C1      net (fanout=8)        0.832   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X1Y210.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/N0
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data12
    SLICE_X1Y219.B6      net (fanout=14)       0.546   ftop/gbe0/gmac/txRS_crc$add_data<0>
    SLICE_X1Y219.B       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>41
    SLICE_X1Y219.C3      net (fanout=2)        0.454   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>_bdd2
    SLICE_X1Y219.CLK     Tas                   0.018   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>21
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      4.076ns (0.591ns logic, 3.485ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.159ns (Levels of Logic = 5)
  Clock Path Skew:      -0.035ns (0.786 - 0.821)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y202.BMUX    Tshcko                0.346   ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X0Y198.C2      net (fanout=27)       1.005   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
    SLICE_X0Y198.C       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X1Y203.A6      net (fanout=15)       0.528   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X1Y203.A       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X1Y206.A5      net (fanout=4)        0.441   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X1Y206.A       Tilo                  0.053   ftop/gbe0/gmac/_n0435_inv1
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
    SLICE_X0Y209.C1      net (fanout=8)        0.724   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X0Y209.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/N32
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X1Y219.D2      net (fanout=15)       0.885   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X1Y219.CLK     Tas                   0.018   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<2>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      4.159ns (0.576ns logic, 3.583ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.160ns (Levels of Logic = 6)
  Clock Path Skew:      -0.031ns (0.127 - 0.158)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_1 to ftop/gbe0/gmac/txRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y204.CQ      Tcko                  0.269   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    SLICE_X0Y198.C3      net (fanout=38)       0.807   ftop/gbe0/gmac/txRS_emitFCS<1>
    SLICE_X0Y198.C       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X1Y203.A6      net (fanout=15)       0.528   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X1Y203.A       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X1Y206.A5      net (fanout=4)        0.441   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X1Y206.A       Tilo                  0.053   ftop/gbe0/gmac/_n0435_inv1
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
    SLICE_X1Y210.C1      net (fanout=8)        0.832   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X1Y210.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/N0
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data12
    SLICE_X1Y219.B6      net (fanout=14)       0.546   ftop/gbe0/gmac/txRS_crc$add_data<0>
    SLICE_X1Y219.B       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>41
    SLICE_X1Y219.C3      net (fanout=2)        0.454   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>_bdd2
    SLICE_X1Y219.CLK     Tas                   0.018   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>21
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      4.160ns (0.552ns logic, 3.608ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.158ns (Levels of Logic = 6)
  Clock Path Skew:      -0.030ns (0.791 - 0.821)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y202.BMUX    Tshcko                0.346   ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X0Y198.C2      net (fanout=27)       1.005   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
    SLICE_X0Y198.C       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X1Y203.A6      net (fanout=15)       0.528   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X1Y203.A       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X1Y206.A5      net (fanout=4)        0.441   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X1Y206.A       Tilo                  0.053   ftop/gbe0/gmac/_n0435_inv1
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
    SLICE_X1Y210.C1      net (fanout=8)        0.832   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X1Y210.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/N0
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data12
    SLICE_X1Y214.B6      net (fanout=14)       0.421   ftop/gbe0/gmac/txRS_crc$add_data<0>
    SLICE_X1Y214.B       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<6>1
    SLICE_X1Y214.A4      net (fanout=1)        0.302   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<6>1
    SLICE_X1Y214.CLK     Tas                   0.018   ftop/gbe0/gmac/txRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<6>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      4.158ns (0.629ns logic, 3.529ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.123ns (Levels of Logic = 6)
  Clock Path Skew:      -0.035ns (0.786 - 0.821)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y202.BMUX    Tshcko                0.346   ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X0Y198.C2      net (fanout=27)       1.005   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
    SLICE_X0Y198.C       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X1Y203.A6      net (fanout=15)       0.528   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X1Y203.A       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X1Y206.A5      net (fanout=4)        0.441   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X1Y206.A       Tilo                  0.053   ftop/gbe0/gmac/_n0435_inv1
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
    SLICE_X1Y210.C1      net (fanout=8)        0.832   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X1Y210.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/N0
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data12
    SLICE_X1Y219.B6      net (fanout=14)       0.546   ftop/gbe0/gmac/txRS_crc$add_data<0>
    SLICE_X1Y219.B       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>41
    SLICE_X1Y219.D6      net (fanout=2)        0.142   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<1>_bdd2
    SLICE_X1Y219.CLK     Tas                   0.018   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<2>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      4.123ns (0.629ns logic, 3.494ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.030ns (Levels of Logic = 5)
  Clock Path Skew:      -0.127ns (1.405 - 1.532)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/txRS_crc/rRemainder_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y196.AQ      Tcko                  0.308   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    SLICE_X0Y198.C1      net (fanout=6)        0.701   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
    SLICE_X0Y198.C       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X1Y203.A6      net (fanout=15)       0.528   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X1Y203.A       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X1Y206.A5      net (fanout=4)        0.441   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X1Y206.A       Tilo                  0.053   ftop/gbe0/gmac/_n0435_inv1
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
    SLICE_X0Y209.C1      net (fanout=8)        0.724   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X0Y209.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/N32
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X1Y215.B1      net (fanout=15)       1.097   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X1Y215.CLK     Tas                   0.019   ftop/gbe0/gmac/txRS_crc/rRemainder<28>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<28>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_28
    -------------------------------------------------  ---------------------------
    Total                                      4.030ns (0.539ns logic, 3.491ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.041ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txActive (FF)
  Destination:          ftop/gbe0/gmac/txRS_unfBit/sSyncReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.259ns (Levels of Logic = 1)
  Clock Path Skew:      0.218ns (0.827 - 0.609)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txActive to ftop/gbe0/gmac/txRS_unfBit/sSyncReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y201.BQ      Tcko                  0.100   ftop/gbe0/gmac/txRS_txActive
                                                       ftop/gbe0/gmac/txRS_txActive
    SLICE_X2Y198.D6      net (fanout=14)       0.218   ftop/gbe0/gmac/txRS_txActive
    SLICE_X2Y198.CLK     Tah         (-Th)     0.059   ftop/gbe0/gmac/txRS_unfBit/sSyncReg
                                                       ftop/gbe0/gmac/txRS_unfBit$sD_IN11
                                                       ftop/gbe0/gmac/txRS_unfBit/sSyncReg
    -------------------------------------------------  ---------------------------
    Total                                      0.259ns (0.041ns logic, 0.218ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txActive (FF)
  Destination:          ftop/gbe0/gmac/txRS_unfD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.284ns (Levels of Logic = 1)
  Clock Path Skew:      0.218ns (0.827 - 0.609)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txActive to ftop/gbe0/gmac/txRS_unfD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y201.BQ      Tcko                  0.100   ftop/gbe0/gmac/txRS_txActive
                                                       ftop/gbe0/gmac/txRS_txActive
    SLICE_X3Y198.D6      net (fanout=14)       0.217   ftop/gbe0/gmac/txRS_txActive
    SLICE_X3Y198.CLK     Tah         (-Th)     0.033   ftop/gbe0/gmac/txRS_unfD
                                                       ftop/gbe0/gmac/txRS_unfD$D_IN11
                                                       ftop/gbe0/gmac/txRS_unfD
    -------------------------------------------------  ---------------------------
    Total                                      0.284ns (0.067ns logic, 0.217ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_unfD (FF)
  Destination:          ftop/gbe0/gmac/txRS_unfBit/sSyncReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_unfD to ftop/gbe0/gmac/txRS_unfBit/sSyncReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y198.DQ      Tcko                  0.100   ftop/gbe0/gmac/txRS_unfD
                                                       ftop/gbe0/gmac/txRS_unfD
    SLICE_X2Y198.D5      net (fanout=1)        0.082   ftop/gbe0/gmac/txRS_unfD
    SLICE_X2Y198.CLK     Tah         (-Th)     0.059   ftop/gbe0/gmac/txRS_unfBit/sSyncReg
                                                       ftop/gbe0/gmac/txRS_unfBit$sD_IN11
                                                       ftop/gbe0/gmac/txRS_unfBit/sSyncReg
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.041ns logic, 0.082ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.131ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_isSOF (FF)
  Destination:          ftop/gbe0/gmac/txRS_txDV (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.349ns (Levels of Logic = 1)
  Clock Path Skew:      0.218ns (0.827 - 0.609)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_isSOF to ftop/gbe0/gmac/txRS_txDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y202.AQ      Tcko                  0.100   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_isSOF
    SLICE_X1Y198.A6      net (fanout=10)       0.281   ftop/gbe0/gmac/txRS_isSOF
    SLICE_X1Y198.CLK     Tah         (-Th)     0.032   ftop/gbe0/gmac/txRS_txDV
                                                       ftop/gbe0/gmac/txRS_txDV_1$whas1
                                                       ftop/gbe0/gmac/txRS_txDV
    -------------------------------------------------  ---------------------------
    Total                                      0.349ns (0.068ns logic, 0.281ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.134ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_preambleCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_preambleCnt_value_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.145ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_preambleCnt_value_2 to ftop/gbe0/gmac/txRS_preambleCnt_value_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y211.CQ      Tcko                  0.100   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_2
    SLICE_X1Y211.A6      net (fanout=5)        0.077   ftop/gbe0/gmac/txRS_preambleCnt_value<2>
    SLICE_X1Y211.CLK     Tah         (-Th)     0.032   ftop/gbe0/gmac/txRS_preambleCnt_value<4>
                                                       ftop/gbe0/gmac/Mcount_txRS_preambleCnt_value_xor<4>11
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_4
    -------------------------------------------------  ---------------------------
    Total                                      0.145ns (0.068ns logic, 0.077ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.145ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.159ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.077 - 0.063)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dSyncReg1_3 to ftop/gbe0/gmac/txRS_txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y188.DQ      Tcko                  0.100   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dSyncReg1_3
    SLICE_X3Y189.DX      net (fanout=1)        0.102   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
    SLICE_X3Y189.CLK     Tckdi       (-Th)     0.043   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.159ns (0.057ns logic, 0.102ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.146ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_11 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.157ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_crc/rRemainder_11 to ftop/gbe0/gmac/txRS_crc/rRemainder_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y218.DQ      Tcko                  0.100   ftop/gbe0/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_11
    SLICE_X1Y218.C5      net (fanout=2)        0.090   ftop/gbe0/gmac/txRS_crc/rRemainder<11>
    SLICE_X1Y218.CLK     Tah         (-Th)     0.033   ftop/gbe0/gmac/txRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<19>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_19
    -------------------------------------------------  ---------------------------
    Total                                      0.157ns (0.067ns logic, 0.090ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dSyncReg1_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dEnqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.161ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.077 - 0.063)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dSyncReg1_2 to ftop/gbe0/gmac/txRS_txF/dEnqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y188.CQ      Tcko                  0.100   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dSyncReg1_2
    SLICE_X3Y189.CX      net (fanout=1)        0.102   ftop/gbe0/gmac/txRS_txF/dSyncReg1<2>
    SLICE_X3Y189.CLK     Tckdi       (-Th)     0.041   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/dEnqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.161ns (0.059ns logic, 0.102ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dEnqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.161ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.077 - 0.063)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dSyncReg1_0 to ftop/gbe0/gmac/txRS_txF/dEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y188.AQ      Tcko                  0.100   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dSyncReg1_0
    SLICE_X3Y189.AX      net (fanout=1)        0.101   ftop/gbe0/gmac/txRS_txF/dSyncReg1<0>
    SLICE_X3Y189.CLK     Tckdi       (-Th)     0.040   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/dEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.161ns (0.060ns logic, 0.101ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.149ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.163ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.077 - 0.063)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dSyncReg1_1 to ftop/gbe0/gmac/txRS_txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y188.BQ      Tcko                  0.100   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dSyncReg1_1
    SLICE_X3Y189.BX      net (fanout=1)        0.101   ftop/gbe0/gmac/txRS_txF/dSyncReg1<1>
    SLICE_X3Y189.CLK     Tckdi       (-Th)     0.038   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.163ns (0.062ns logic, 0.101ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.152ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/phyRst/rstSync/reset_hold_0 (FF)
  Destination:          ftop/gbe0/phyRst/rstSync/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.165ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.079 - 0.066)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/phyRst/rstSync/reset_hold_0 to ftop/gbe0/phyRst/rstSync/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y197.AQ      Tcko                  0.100   ftop/gbe0/phyRst/rstSync/reset_hold<0>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_0
    SLICE_X0Y196.AX      net (fanout=1)        0.105   ftop/gbe0/phyRst/rstSync/reset_hold<0>
    SLICE_X0Y196.CLK     Tckdi       (-Th)     0.040   gmii_rstn_OBUF
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.165ns (0.060ns logic, 0.105ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.160ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_doPad (FF)
  Destination:          ftop/gbe0/gmac/txRS_unfBit/sSyncReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 1)
  Clock Path Skew:      0.219ns (0.827 - 0.608)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_doPad to ftop/gbe0/gmac/txRS_unfBit/sSyncReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y205.AQ      Tcko                  0.100   ftop/gbe0/gmac/txRS_doPad
                                                       ftop/gbe0/gmac/txRS_doPad
    SLICE_X2Y198.D3      net (fanout=5)        0.338   ftop/gbe0/gmac/txRS_doPad
    SLICE_X2Y198.CLK     Tah         (-Th)     0.059   ftop/gbe0/gmac/txRS_unfBit/sSyncReg
                                                       ftop/gbe0/gmac/txRS_unfBit$sD_IN11
                                                       ftop/gbe0/gmac/txRS_unfBit/sSyncReg
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.041ns logic, 0.338ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.160ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_29 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.171ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_crc/rRemainder_29 to ftop/gbe0/gmac/txRS_crc/rRemainder_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y215.AQ      Tcko                  0.100   ftop/gbe0/gmac/txRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_29
    SLICE_X1Y215.B5      net (fanout=15)       0.103   ftop/gbe0/gmac/txRS_crc/rRemainder<29>
    SLICE_X1Y215.CLK     Tah         (-Th)     0.032   ftop/gbe0/gmac/txRS_crc/rRemainder<28>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<28>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_28
    -------------------------------------------------  ---------------------------
    Total                                      0.171ns (0.068ns logic, 0.103ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.161ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_iobTxData_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.401ns (Levels of Logic = 1)
  Clock Path Skew:      0.240ns (0.849 - 0.609)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/txRS_iobTxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y200.AMUX    Tshcko                0.129   ftop/gbe0/gmac/txRS_txRst/reset_hold<0>
                                                       ftop/gbe0/gmac/txRS_txRst/reset_hold_1
    SLICE_X0Y197.D5      net (fanout=4)        0.364   ftop/gbe0/gmac/txRS_txRst$OUT_RST
    SLICE_X0Y197.D       Tilo                  0.028   ftop/gbe0/phyRst/rstSync/reset_hold<0>
                                                       ftop/gbe0/gmac/txRS_iobTxClk_reset/RESET_OUT1_INV_0
    OLOGIC_X0Y182.SR     net (fanout=11)       0.397   ftop/gbe0/gmac/txRS_iobTxClk_reset$RESET_OUT
    OLOGIC_X0Y182.CLK    Tocksr      (-Th)     0.517   gmii_txd_6_OBUF
                                                       ftop/gbe0/gmac/txRS_iobTxData_6
    -------------------------------------------------  ---------------------------
    Total                                      0.401ns (-0.360ns logic, 0.761ns route)
                                                       (-89.8% logic, 189.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.162ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txData_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.381ns (Levels of Logic = 1)
  Clock Path Skew:      0.219ns (0.827 - 0.608)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/txRS_txData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y204.DQ      Tcko                  0.100   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_2
    SLICE_X1Y199.D5      net (fanout=32)       0.314   ftop/gbe0/gmac/txRS_emitFCS<2>
    SLICE_X1Y199.CLK     Tah         (-Th)     0.033   ftop/gbe0/gmac/txRS_txData<3>
                                                       ftop/gbe0/gmac/Mmux_txRS_txData$D_IN4
                                                       ftop/gbe0/gmac/txRS_txData_3
    -------------------------------------------------  ---------------------------
    Total                                      0.381ns (0.067ns logic, 0.314ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.165ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.178ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.077 - 0.064)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y190.AQ      Tcko                  0.100   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    SLICE_X5Y189.DX      net (fanout=2)        0.121   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>
    SLICE_X5Y189.CLK     Tckdi       (-Th)     0.043   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.178ns (0.057ns logic, 0.121ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.165ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_14 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.178ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.074 - 0.061)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_crc/rRemainder_14 to ftop/gbe0/gmac/txRS_crc/rRemainder_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y214.AQ      Tcko                  0.100   ftop/gbe0/gmac/txRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_14
    SLICE_X0Y213.B6      net (fanout=2)        0.110   ftop/gbe0/gmac/txRS_crc/rRemainder<14>
    SLICE_X0Y213.CLK     Tah         (-Th)     0.032   ftop/gbe0/gmac/txRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<22>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_22
    -------------------------------------------------  ---------------------------
    Total                                      0.178ns (0.068ns logic, 0.110ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.168ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_7 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txData_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.355ns (Levels of Logic = 1)
  Clock Path Skew:      0.187ns (0.814 - 0.627)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_7 to ftop/gbe0/gmac/txRS_txData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y197.DQ      Tcko                  0.118   ftop/gbe0/gmac/txRS_txF$dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    SLICE_X0Y201.D6      net (fanout=2)        0.270   ftop/gbe0/gmac/txRS_txF$dD_OUT<7>
    SLICE_X0Y201.CLK     Tah         (-Th)     0.033   ftop/gbe0/gmac/txRS_txData<7>
                                                       ftop/gbe0/gmac/Mmux_txRS_txData$D_IN84
                                                       ftop/gbe0/gmac/txRS_txData_7
    -------------------------------------------------  ---------------------------
    Total                                      0.355ns (0.085ns logic, 0.270ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.170ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_24 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.181ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_crc/rRemainder_24 to ftop/gbe0/gmac/txRS_crc/rRemainder_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y219.AQ      Tcko                  0.100   ftop/gbe0/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_24
    SLICE_X1Y219.A5      net (fanout=14)       0.113   ftop/gbe0/gmac/txRS_crc/rRemainder<24>
    SLICE_X1Y219.CLK     Tah         (-Th)     0.032   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<0>11
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_0
    -------------------------------------------------  ---------------------------
    Total                                      0.181ns (0.068ns logic, 0.113ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.171ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.182ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y190.BQ      Tcko                  0.100   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    SLICE_X5Y190.BX      net (fanout=2)        0.120   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
    SLICE_X5Y190.CLK     Tckdi       (-Th)     0.038   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.182ns (0.062ns logic, 0.120ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.400ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.600ns (625.000MHz) (Tbcper_I(Fmax))
  Physical resource: ftop/sys1_clk/I0
  Logical resource: ftop/sys1_clk/I0
  Location pin: BUFGCTRL_X0Y30.I0
  Clock network: ftop/sys1_clki$O
--------------------------------------------------------------------------------
Slack: 6.462ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.538ns (650.195MHz) (Tibiper)
  Physical resource: ftop/sys1_clki/I
  Logical resource: ftop/sys1_clki/I
  Location pin: IBUFDS_GTE2_X0Y4.I
  Clock network: sys1_clkp_IBUF
--------------------------------------------------------------------------------
Slack: 6.462ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.538ns (650.195MHz) (Tibibper)
  Physical resource: ftop/sys1_clki/IB
  Logical resource: ftop/sys1_clki/IB
  Location pin: IBUFDS_GTE2_X0Y4.IB
  Clock network: sys1_clkn_IBUF
--------------------------------------------------------------------------------
Slack: 6.750ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.625ns (Tospwh)
  Physical resource: gmii_txd_7_OBUF/SR
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_7/SR
  Location pin: OLOGIC_X0Y183.SR
  Clock network: ftop/gbe0/gmac/txRS_iobTxClk_reset$RESET_OUT
--------------------------------------------------------------------------------
Slack: 6.750ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.625ns (Tospwh)
  Physical resource: gmii_txd_6_OBUF/SR
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_6/SR
  Location pin: OLOGIC_X0Y182.SR
  Clock network: ftop/gbe0/gmac/txRS_iobTxClk_reset$RESET_OUT
--------------------------------------------------------------------------------
Slack: 6.750ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.625ns (Tospwh)
  Physical resource: gmii_txd_5_OBUF/SR
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_5/SR
  Location pin: OLOGIC_X0Y180.SR
  Clock network: ftop/gbe0/gmac/txRS_iobTxClk_reset$RESET_OUT
--------------------------------------------------------------------------------
Slack: 6.750ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.625ns (Tospwh)
  Physical resource: gmii_txd_4_OBUF/SR
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_4/SR
  Location pin: OLOGIC_X0Y179.SR
  Clock network: ftop/gbe0/gmac/txRS_iobTxClk_reset$RESET_OUT
--------------------------------------------------------------------------------
Slack: 6.750ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.625ns (Tospwh)
  Physical resource: gmii_txd_3_OBUF/SR
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_3/SR
  Location pin: OLOGIC_X0Y171.SR
  Clock network: ftop/gbe0/gmac/txRS_iobTxClk_reset$RESET_OUT
--------------------------------------------------------------------------------
Slack: 6.750ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.625ns (Tospwh)
  Physical resource: gmii_txd_2_OBUF/SR
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_2/SR
  Location pin: OLOGIC_X0Y170.SR
  Clock network: ftop/gbe0/gmac/txRS_iobTxClk_reset$RESET_OUT
--------------------------------------------------------------------------------
Slack: 6.750ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.625ns (Tospwh)
  Physical resource: gmii_txd_1_OBUF/SR
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_1/SR
  Location pin: OLOGIC_X0Y164.SR
  Clock network: ftop/gbe0/gmac/txRS_iobTxClk_reset$RESET_OUT
--------------------------------------------------------------------------------
Slack: 6.750ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.625ns (Tospwh)
  Physical resource: gmii_txd_0_OBUF/SR
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData/SR
  Location pin: OLOGIC_X0Y168.SR
  Clock network: ftop/gbe0/gmac/txRS_iobTxClk_reset$RESET_OUT
--------------------------------------------------------------------------------
Slack: 6.750ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.625ns (Tospwh)
  Physical resource: gmii_tx_er_OBUF/SR
  Logical resource: ftop/gbe0/gmac/txRS_iobTxErr/SR
  Location pin: OLOGIC_X0Y166.SR
  Clock network: ftop/gbe0/gmac/txRS_iobTxClk_reset$RESET_OUT
--------------------------------------------------------------------------------
Slack: 6.750ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.625ns (Tospwh)
  Physical resource: gmii_tx_en_OBUF/SR
  Logical resource: ftop/gbe0/gmac/txRS_iobTxEna/SR
  Location pin: OLOGIC_X0Y167.SR
  Clock network: ftop/gbe0/gmac/txRS_iobTxClk_reset$RESET_OUT
--------------------------------------------------------------------------------
Slack: 6.750ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.625ns (Tospwh)
  Physical resource: gmii_gtx_clk_OBUF/SR
  Logical resource: ftop/gbe0/gmac/txRS_iobTxClk/SR
  Location pin: OLOGIC_X0Y181.SR
  Clock network: ftop/gbe0/gmac/txRS_iobTxClk_reset$RESET_OUT
--------------------------------------------------------------------------------
Slack: 6.751ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.249ns (800.641MHz) (Tockper)
  Physical resource: gmii_txd_7_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_7/CK
  Location pin: OLOGIC_X0Y183.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.751ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.249ns (800.641MHz) (Tockper)
  Physical resource: gmii_txd_6_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_6/CK
  Location pin: OLOGIC_X0Y182.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.751ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.249ns (800.641MHz) (Tockper)
  Physical resource: gmii_txd_5_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_5/CK
  Location pin: OLOGIC_X0Y180.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.751ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.249ns (800.641MHz) (Tockper)
  Physical resource: gmii_txd_4_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_4/CK
  Location pin: OLOGIC_X0Y179.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.751ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.249ns (800.641MHz) (Tockper)
  Physical resource: gmii_txd_3_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_3/CK
  Location pin: OLOGIC_X0Y171.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.751ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.249ns (800.641MHz) (Tockper)
  Physical resource: gmii_txd_2_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_2/CK
  Location pin: OLOGIC_X0Y170.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 67886 paths analyzed, 3392 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.761ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/lcd_ctrl/countdown_5 (FF)
  Destination:          ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd42 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.294ns (Levels of Logic = 7)
  Clock Path Skew:      -0.039ns (0.658 - 0.697)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/lcd_ctrl/countdown_5 to ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y87.BQ     Tcko                  0.308   ftop/lcd_ctrl/countdown<7>
                                                       ftop/lcd_ctrl/countdown_5
    SLICE_X106Y88.A4     net (fanout=2)        0.696   ftop/lcd_ctrl/countdown<5>
    SLICE_X106Y88.A      Tilo                  0.053   ftop/lcd_ctrl/countdown[23]_GND_89_o_equal_9_o<23>2
                                                       ftop/lcd_ctrl/countdown[23]_GND_89_o_equal_9_o<23>1
    SLICE_X104Y87.A3     net (fanout=1)        0.489   ftop/lcd_ctrl/countdown[23]_GND_89_o_equal_9_o<23>
    SLICE_X104Y87.A      Tilo                  0.053   ftop/lcd_ctrl/countdown[23]_GND_89_o_equal_9_o<23>3
                                                       ftop/lcd_ctrl/countdown[23]_GND_89_o_equal_9_o<23>5
    SLICE_X98Y84.D5      net (fanout=33)       0.530   ftop/lcd_ctrl/countdown[23]_GND_89_o_equal_9_o
    SLICE_X98Y84.D       Tilo                  0.053   ftop/lcd_ctrl/N62
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas14_SW0
    SLICE_X99Y82.C5      net (fanout=1)        0.306   ftop/lcd_ctrl/N62
    SLICE_X99Y82.C       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas14
    SLICE_X99Y82.D4      net (fanout=143)      0.420   ftop/lcd_ctrl/init_fsm_state_set_pw$whas
    SLICE_X99Y82.D       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In121
    SLICE_X91Y86.C5      net (fanout=3)        0.469   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X91Y86.C       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd14
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X92Y83.D6      net (fanout=72)       0.740   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In1
    SLICE_X92Y83.CLK     Tas                   0.018   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd42
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd42-In1
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd42
    -------------------------------------------------  ---------------------------
    Total                                      4.294ns (0.644ns logic, 3.650ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/lcd_ctrl/countdown_5 (FF)
  Destination:          ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd41 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.291ns (Levels of Logic = 7)
  Clock Path Skew:      -0.039ns (0.658 - 0.697)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/lcd_ctrl/countdown_5 to ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y87.BQ     Tcko                  0.308   ftop/lcd_ctrl/countdown<7>
                                                       ftop/lcd_ctrl/countdown_5
    SLICE_X106Y88.A4     net (fanout=2)        0.696   ftop/lcd_ctrl/countdown<5>
    SLICE_X106Y88.A      Tilo                  0.053   ftop/lcd_ctrl/countdown[23]_GND_89_o_equal_9_o<23>2
                                                       ftop/lcd_ctrl/countdown[23]_GND_89_o_equal_9_o<23>1
    SLICE_X104Y87.A3     net (fanout=1)        0.489   ftop/lcd_ctrl/countdown[23]_GND_89_o_equal_9_o<23>
    SLICE_X104Y87.A      Tilo                  0.053   ftop/lcd_ctrl/countdown[23]_GND_89_o_equal_9_o<23>3
                                                       ftop/lcd_ctrl/countdown[23]_GND_89_o_equal_9_o<23>5
    SLICE_X98Y84.D5      net (fanout=33)       0.530   ftop/lcd_ctrl/countdown[23]_GND_89_o_equal_9_o
    SLICE_X98Y84.D       Tilo                  0.053   ftop/lcd_ctrl/N62
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas14_SW0
    SLICE_X99Y82.C5      net (fanout=1)        0.306   ftop/lcd_ctrl/N62
    SLICE_X99Y82.C       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas14
    SLICE_X99Y82.D4      net (fanout=143)      0.420   ftop/lcd_ctrl/init_fsm_state_set_pw$whas
    SLICE_X99Y82.D       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In121
    SLICE_X91Y86.C5      net (fanout=3)        0.469   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X91Y86.C       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd14
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X92Y83.C6      net (fanout=72)       0.737   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In1
    SLICE_X92Y83.CLK     Tas                   0.018   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd42
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd41-In1
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd41
    -------------------------------------------------  ---------------------------
    Total                                      4.291ns (0.644ns logic, 3.647ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/lcd_ctrl/countdown_5 (FF)
  Destination:          ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd38 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.290ns (Levels of Logic = 7)
  Clock Path Skew:      -0.039ns (0.658 - 0.697)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/lcd_ctrl/countdown_5 to ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y87.BQ     Tcko                  0.308   ftop/lcd_ctrl/countdown<7>
                                                       ftop/lcd_ctrl/countdown_5
    SLICE_X106Y88.A4     net (fanout=2)        0.696   ftop/lcd_ctrl/countdown<5>
    SLICE_X106Y88.A      Tilo                  0.053   ftop/lcd_ctrl/countdown[23]_GND_89_o_equal_9_o<23>2
                                                       ftop/lcd_ctrl/countdown[23]_GND_89_o_equal_9_o<23>1
    SLICE_X104Y87.A3     net (fanout=1)        0.489   ftop/lcd_ctrl/countdown[23]_GND_89_o_equal_9_o<23>
    SLICE_X104Y87.A      Tilo                  0.053   ftop/lcd_ctrl/countdown[23]_GND_89_o_equal_9_o<23>3
                                                       ftop/lcd_ctrl/countdown[23]_GND_89_o_equal_9_o<23>5
    SLICE_X98Y84.D5      net (fanout=33)       0.530   ftop/lcd_ctrl/countdown[23]_GND_89_o_equal_9_o
    SLICE_X98Y84.D       Tilo                  0.053   ftop/lcd_ctrl/N62
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas14_SW0
    SLICE_X99Y82.C5      net (fanout=1)        0.306   ftop/lcd_ctrl/N62
    SLICE_X99Y82.C       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas14
    SLICE_X99Y82.D4      net (fanout=143)      0.420   ftop/lcd_ctrl/init_fsm_state_set_pw$whas
    SLICE_X99Y82.D       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In121
    SLICE_X91Y86.C5      net (fanout=3)        0.469   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X91Y86.C       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd14
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X93Y83.D6      net (fanout=72)       0.736   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In1
    SLICE_X93Y83.CLK     Tas                   0.018   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd38
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd38-In1
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd38
    -------------------------------------------------  ---------------------------
    Total                                      4.290ns (0.644ns logic, 3.646ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/lcd_ctrl/countdown_5 (FF)
  Destination:          ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd37 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.286ns (Levels of Logic = 7)
  Clock Path Skew:      -0.039ns (0.658 - 0.697)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/lcd_ctrl/countdown_5 to ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y87.BQ     Tcko                  0.308   ftop/lcd_ctrl/countdown<7>
                                                       ftop/lcd_ctrl/countdown_5
    SLICE_X106Y88.A4     net (fanout=2)        0.696   ftop/lcd_ctrl/countdown<5>
    SLICE_X106Y88.A      Tilo                  0.053   ftop/lcd_ctrl/countdown[23]_GND_89_o_equal_9_o<23>2
                                                       ftop/lcd_ctrl/countdown[23]_GND_89_o_equal_9_o<23>1
    SLICE_X104Y87.A3     net (fanout=1)        0.489   ftop/lcd_ctrl/countdown[23]_GND_89_o_equal_9_o<23>
    SLICE_X104Y87.A      Tilo                  0.053   ftop/lcd_ctrl/countdown[23]_GND_89_o_equal_9_o<23>3
                                                       ftop/lcd_ctrl/countdown[23]_GND_89_o_equal_9_o<23>5
    SLICE_X98Y84.D5      net (fanout=33)       0.530   ftop/lcd_ctrl/countdown[23]_GND_89_o_equal_9_o
    SLICE_X98Y84.D       Tilo                  0.053   ftop/lcd_ctrl/N62
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas14_SW0
    SLICE_X99Y82.C5      net (fanout=1)        0.306   ftop/lcd_ctrl/N62
    SLICE_X99Y82.C       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas14
    SLICE_X99Y82.D4      net (fanout=143)      0.420   ftop/lcd_ctrl/init_fsm_state_set_pw$whas
    SLICE_X99Y82.D       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In121
    SLICE_X91Y86.C5      net (fanout=3)        0.469   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X91Y86.C       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd14
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X93Y83.C6      net (fanout=72)       0.732   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In1
    SLICE_X93Y83.CLK     Tas                   0.018   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd38
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd37-In1
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd37
    -------------------------------------------------  ---------------------------
    Total                                      4.286ns (0.644ns logic, 3.642ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/lcd_ctrl/do_write_fsm_state_fired (FF)
  Destination:          ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd42 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.295ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.658 - 0.682)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/lcd_ctrl/do_write_fsm_state_fired to ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y74.AQ     Tcko                  0.269   ftop/lcd_ctrl/do_write_fsm_state_mkFSMstate_FSM_FFd11
                                                       ftop/lcd_ctrl/do_write_fsm_state_fired
    SLICE_X100Y71.D3     net (fanout=13)       0.692   ftop/lcd_ctrl/do_write_fsm_state_fired
    SLICE_X100Y71.D      Tilo                  0.053   ftop/lcd_ctrl/do_write_fsm_start_reg_1
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd84-In11
    SLICE_X97Y83.A1      net (fanout=73)       0.978   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd84-In1
    SLICE_X97Y83.A       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas231
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas57
    SLICE_X99Y82.C3      net (fanout=1)        0.444   ftop/lcd_ctrl/init_fsm_state_set_pw$whas5
    SLICE_X99Y82.C       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas14
    SLICE_X99Y82.D4      net (fanout=143)      0.420   ftop/lcd_ctrl/init_fsm_state_set_pw$whas
    SLICE_X99Y82.D       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In121
    SLICE_X91Y86.C5      net (fanout=3)        0.469   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X91Y86.C       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd14
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X92Y83.D6      net (fanout=72)       0.740   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In1
    SLICE_X92Y83.CLK     Tas                   0.018   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd42
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd42-In1
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd42
    -------------------------------------------------  ---------------------------
    Total                                      4.295ns (0.552ns logic, 3.743ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/lcd_ctrl/do_write_fsm_state_fired (FF)
  Destination:          ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd41 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.292ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.658 - 0.682)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/lcd_ctrl/do_write_fsm_state_fired to ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y74.AQ     Tcko                  0.269   ftop/lcd_ctrl/do_write_fsm_state_mkFSMstate_FSM_FFd11
                                                       ftop/lcd_ctrl/do_write_fsm_state_fired
    SLICE_X100Y71.D3     net (fanout=13)       0.692   ftop/lcd_ctrl/do_write_fsm_state_fired
    SLICE_X100Y71.D      Tilo                  0.053   ftop/lcd_ctrl/do_write_fsm_start_reg_1
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd84-In11
    SLICE_X97Y83.A1      net (fanout=73)       0.978   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd84-In1
    SLICE_X97Y83.A       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas231
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas57
    SLICE_X99Y82.C3      net (fanout=1)        0.444   ftop/lcd_ctrl/init_fsm_state_set_pw$whas5
    SLICE_X99Y82.C       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas14
    SLICE_X99Y82.D4      net (fanout=143)      0.420   ftop/lcd_ctrl/init_fsm_state_set_pw$whas
    SLICE_X99Y82.D       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In121
    SLICE_X91Y86.C5      net (fanout=3)        0.469   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X91Y86.C       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd14
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X92Y83.C6      net (fanout=72)       0.737   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In1
    SLICE_X92Y83.CLK     Tas                   0.018   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd42
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd41-In1
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd41
    -------------------------------------------------  ---------------------------
    Total                                      4.292ns (0.552ns logic, 3.740ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/lcd_ctrl/do_write_fsm_state_fired (FF)
  Destination:          ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd38 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.291ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.658 - 0.682)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/lcd_ctrl/do_write_fsm_state_fired to ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y74.AQ     Tcko                  0.269   ftop/lcd_ctrl/do_write_fsm_state_mkFSMstate_FSM_FFd11
                                                       ftop/lcd_ctrl/do_write_fsm_state_fired
    SLICE_X100Y71.D3     net (fanout=13)       0.692   ftop/lcd_ctrl/do_write_fsm_state_fired
    SLICE_X100Y71.D      Tilo                  0.053   ftop/lcd_ctrl/do_write_fsm_start_reg_1
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd84-In11
    SLICE_X97Y83.A1      net (fanout=73)       0.978   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd84-In1
    SLICE_X97Y83.A       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas231
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas57
    SLICE_X99Y82.C3      net (fanout=1)        0.444   ftop/lcd_ctrl/init_fsm_state_set_pw$whas5
    SLICE_X99Y82.C       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas14
    SLICE_X99Y82.D4      net (fanout=143)      0.420   ftop/lcd_ctrl/init_fsm_state_set_pw$whas
    SLICE_X99Y82.D       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In121
    SLICE_X91Y86.C5      net (fanout=3)        0.469   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X91Y86.C       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd14
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X93Y83.D6      net (fanout=72)       0.736   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In1
    SLICE_X93Y83.CLK     Tas                   0.018   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd38
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd38-In1
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd38
    -------------------------------------------------  ---------------------------
    Total                                      4.291ns (0.552ns logic, 3.739ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd89 (FF)
  Destination:          ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd42 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.288ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.658 - 0.682)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd89 to ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y80.BQ      Tcko                  0.308   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd91
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd89
    SLICE_X97Y82.D2      net (fanout=5)        0.811   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd89
    SLICE_X97Y82.D       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas53
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas53
    SLICE_X97Y83.B4      net (fanout=1)        0.446   ftop/lcd_ctrl/init_fsm_state_set_pw$whas53
    SLICE_X97Y83.B       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas231
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
    SLICE_X97Y83.A4      net (fanout=2)        0.314   ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
    SLICE_X97Y83.A       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas231
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas57
    SLICE_X99Y82.C3      net (fanout=1)        0.444   ftop/lcd_ctrl/init_fsm_state_set_pw$whas5
    SLICE_X99Y82.C       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas14
    SLICE_X99Y82.D4      net (fanout=143)      0.420   ftop/lcd_ctrl/init_fsm_state_set_pw$whas
    SLICE_X99Y82.D       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In121
    SLICE_X91Y86.C5      net (fanout=3)        0.469   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X91Y86.C       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd14
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X92Y83.D6      net (fanout=72)       0.740   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In1
    SLICE_X92Y83.CLK     Tas                   0.018   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd42
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd42-In1
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd42
    -------------------------------------------------  ---------------------------
    Total                                      4.288ns (0.644ns logic, 3.644ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/lcd_ctrl/do_write_fsm_state_fired (FF)
  Destination:          ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd37 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.287ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.658 - 0.682)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/lcd_ctrl/do_write_fsm_state_fired to ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y74.AQ     Tcko                  0.269   ftop/lcd_ctrl/do_write_fsm_state_mkFSMstate_FSM_FFd11
                                                       ftop/lcd_ctrl/do_write_fsm_state_fired
    SLICE_X100Y71.D3     net (fanout=13)       0.692   ftop/lcd_ctrl/do_write_fsm_state_fired
    SLICE_X100Y71.D      Tilo                  0.053   ftop/lcd_ctrl/do_write_fsm_start_reg_1
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd84-In11
    SLICE_X97Y83.A1      net (fanout=73)       0.978   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd84-In1
    SLICE_X97Y83.A       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas231
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas57
    SLICE_X99Y82.C3      net (fanout=1)        0.444   ftop/lcd_ctrl/init_fsm_state_set_pw$whas5
    SLICE_X99Y82.C       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas14
    SLICE_X99Y82.D4      net (fanout=143)      0.420   ftop/lcd_ctrl/init_fsm_state_set_pw$whas
    SLICE_X99Y82.D       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In121
    SLICE_X91Y86.C5      net (fanout=3)        0.469   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X91Y86.C       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd14
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X93Y83.C6      net (fanout=72)       0.732   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In1
    SLICE_X93Y83.CLK     Tas                   0.018   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd38
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd37-In1
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd37
    -------------------------------------------------  ---------------------------
    Total                                      4.287ns (0.552ns logic, 3.735ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/lcd_ctrl/do_write_fsm_state_mkFSMstate_FSM_FFd10 (FF)
  Destination:          ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd42 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.286ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.658 - 0.681)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/lcd_ctrl/do_write_fsm_state_mkFSMstate_FSM_FFd10 to ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y74.AQ     Tcko                  0.269   ftop/lcd_ctrl/do_write_fsm_state_mkFSMstate_FSM_FFd10
                                                       ftop/lcd_ctrl/do_write_fsm_state_mkFSMstate_FSM_FFd10
    SLICE_X100Y71.D5     net (fanout=12)       0.683   ftop/lcd_ctrl/do_write_fsm_state_mkFSMstate_FSM_FFd10
    SLICE_X100Y71.D      Tilo                  0.053   ftop/lcd_ctrl/do_write_fsm_start_reg_1
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd84-In11
    SLICE_X97Y83.A1      net (fanout=73)       0.978   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd84-In1
    SLICE_X97Y83.A       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas231
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas57
    SLICE_X99Y82.C3      net (fanout=1)        0.444   ftop/lcd_ctrl/init_fsm_state_set_pw$whas5
    SLICE_X99Y82.C       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas14
    SLICE_X99Y82.D4      net (fanout=143)      0.420   ftop/lcd_ctrl/init_fsm_state_set_pw$whas
    SLICE_X99Y82.D       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In121
    SLICE_X91Y86.C5      net (fanout=3)        0.469   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X91Y86.C       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd14
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X92Y83.D6      net (fanout=72)       0.740   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In1
    SLICE_X92Y83.CLK     Tas                   0.018   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd42
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd42-In1
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd42
    -------------------------------------------------  ---------------------------
    Total                                      4.286ns (0.552ns logic, 3.734ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd89 (FF)
  Destination:          ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd41 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.285ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.658 - 0.682)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd89 to ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y80.BQ      Tcko                  0.308   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd91
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd89
    SLICE_X97Y82.D2      net (fanout=5)        0.811   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd89
    SLICE_X97Y82.D       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas53
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas53
    SLICE_X97Y83.B4      net (fanout=1)        0.446   ftop/lcd_ctrl/init_fsm_state_set_pw$whas53
    SLICE_X97Y83.B       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas231
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
    SLICE_X97Y83.A4      net (fanout=2)        0.314   ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
    SLICE_X97Y83.A       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas231
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas57
    SLICE_X99Y82.C3      net (fanout=1)        0.444   ftop/lcd_ctrl/init_fsm_state_set_pw$whas5
    SLICE_X99Y82.C       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas14
    SLICE_X99Y82.D4      net (fanout=143)      0.420   ftop/lcd_ctrl/init_fsm_state_set_pw$whas
    SLICE_X99Y82.D       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In121
    SLICE_X91Y86.C5      net (fanout=3)        0.469   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X91Y86.C       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd14
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X92Y83.C6      net (fanout=72)       0.737   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In1
    SLICE_X92Y83.CLK     Tas                   0.018   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd42
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd41-In1
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd41
    -------------------------------------------------  ---------------------------
    Total                                      4.285ns (0.644ns logic, 3.641ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd89 (FF)
  Destination:          ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd38 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.284ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.658 - 0.682)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd89 to ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y80.BQ      Tcko                  0.308   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd91
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd89
    SLICE_X97Y82.D2      net (fanout=5)        0.811   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd89
    SLICE_X97Y82.D       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas53
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas53
    SLICE_X97Y83.B4      net (fanout=1)        0.446   ftop/lcd_ctrl/init_fsm_state_set_pw$whas53
    SLICE_X97Y83.B       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas231
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
    SLICE_X97Y83.A4      net (fanout=2)        0.314   ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
    SLICE_X97Y83.A       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas231
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas57
    SLICE_X99Y82.C3      net (fanout=1)        0.444   ftop/lcd_ctrl/init_fsm_state_set_pw$whas5
    SLICE_X99Y82.C       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas14
    SLICE_X99Y82.D4      net (fanout=143)      0.420   ftop/lcd_ctrl/init_fsm_state_set_pw$whas
    SLICE_X99Y82.D       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In121
    SLICE_X91Y86.C5      net (fanout=3)        0.469   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X91Y86.C       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd14
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X93Y83.D6      net (fanout=72)       0.736   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In1
    SLICE_X93Y83.CLK     Tas                   0.018   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd38
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd38-In1
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd38
    -------------------------------------------------  ---------------------------
    Total                                      4.284ns (0.644ns logic, 3.640ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/lcd_ctrl/do_write_fsm_state_mkFSMstate_FSM_FFd10 (FF)
  Destination:          ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd41 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.283ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.658 - 0.681)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/lcd_ctrl/do_write_fsm_state_mkFSMstate_FSM_FFd10 to ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y74.AQ     Tcko                  0.269   ftop/lcd_ctrl/do_write_fsm_state_mkFSMstate_FSM_FFd10
                                                       ftop/lcd_ctrl/do_write_fsm_state_mkFSMstate_FSM_FFd10
    SLICE_X100Y71.D5     net (fanout=12)       0.683   ftop/lcd_ctrl/do_write_fsm_state_mkFSMstate_FSM_FFd10
    SLICE_X100Y71.D      Tilo                  0.053   ftop/lcd_ctrl/do_write_fsm_start_reg_1
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd84-In11
    SLICE_X97Y83.A1      net (fanout=73)       0.978   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd84-In1
    SLICE_X97Y83.A       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas231
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas57
    SLICE_X99Y82.C3      net (fanout=1)        0.444   ftop/lcd_ctrl/init_fsm_state_set_pw$whas5
    SLICE_X99Y82.C       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas14
    SLICE_X99Y82.D4      net (fanout=143)      0.420   ftop/lcd_ctrl/init_fsm_state_set_pw$whas
    SLICE_X99Y82.D       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In121
    SLICE_X91Y86.C5      net (fanout=3)        0.469   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X91Y86.C       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd14
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X92Y83.C6      net (fanout=72)       0.737   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In1
    SLICE_X92Y83.CLK     Tas                   0.018   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd42
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd41-In1
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd41
    -------------------------------------------------  ---------------------------
    Total                                      4.283ns (0.552ns logic, 3.731ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/lcd_ctrl/do_write_fsm_state_mkFSMstate_FSM_FFd10 (FF)
  Destination:          ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd38 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.282ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.658 - 0.681)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/lcd_ctrl/do_write_fsm_state_mkFSMstate_FSM_FFd10 to ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y74.AQ     Tcko                  0.269   ftop/lcd_ctrl/do_write_fsm_state_mkFSMstate_FSM_FFd10
                                                       ftop/lcd_ctrl/do_write_fsm_state_mkFSMstate_FSM_FFd10
    SLICE_X100Y71.D5     net (fanout=12)       0.683   ftop/lcd_ctrl/do_write_fsm_state_mkFSMstate_FSM_FFd10
    SLICE_X100Y71.D      Tilo                  0.053   ftop/lcd_ctrl/do_write_fsm_start_reg_1
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd84-In11
    SLICE_X97Y83.A1      net (fanout=73)       0.978   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd84-In1
    SLICE_X97Y83.A       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas231
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas57
    SLICE_X99Y82.C3      net (fanout=1)        0.444   ftop/lcd_ctrl/init_fsm_state_set_pw$whas5
    SLICE_X99Y82.C       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas14
    SLICE_X99Y82.D4      net (fanout=143)      0.420   ftop/lcd_ctrl/init_fsm_state_set_pw$whas
    SLICE_X99Y82.D       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In121
    SLICE_X91Y86.C5      net (fanout=3)        0.469   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X91Y86.C       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd14
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X93Y83.D6      net (fanout=72)       0.736   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In1
    SLICE_X93Y83.CLK     Tas                   0.018   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd38
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd38-In1
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd38
    -------------------------------------------------  ---------------------------
    Total                                      4.282ns (0.552ns logic, 3.730ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd89 (FF)
  Destination:          ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd37 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.280ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.658 - 0.682)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd89 to ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y80.BQ      Tcko                  0.308   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd91
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd89
    SLICE_X97Y82.D2      net (fanout=5)        0.811   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd89
    SLICE_X97Y82.D       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas53
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas53
    SLICE_X97Y83.B4      net (fanout=1)        0.446   ftop/lcd_ctrl/init_fsm_state_set_pw$whas53
    SLICE_X97Y83.B       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas231
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
    SLICE_X97Y83.A4      net (fanout=2)        0.314   ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
    SLICE_X97Y83.A       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas231
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas57
    SLICE_X99Y82.C3      net (fanout=1)        0.444   ftop/lcd_ctrl/init_fsm_state_set_pw$whas5
    SLICE_X99Y82.C       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas14
    SLICE_X99Y82.D4      net (fanout=143)      0.420   ftop/lcd_ctrl/init_fsm_state_set_pw$whas
    SLICE_X99Y82.D       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In121
    SLICE_X91Y86.C5      net (fanout=3)        0.469   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X91Y86.C       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd14
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X93Y83.C6      net (fanout=72)       0.732   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In1
    SLICE_X93Y83.CLK     Tas                   0.018   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd38
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd37-In1
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd37
    -------------------------------------------------  ---------------------------
    Total                                      4.280ns (0.644ns logic, 3.636ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/lcd_ctrl/do_write_fsm_state_mkFSMstate_FSM_FFd10 (FF)
  Destination:          ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd37 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.278ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.658 - 0.681)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/lcd_ctrl/do_write_fsm_state_mkFSMstate_FSM_FFd10 to ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y74.AQ     Tcko                  0.269   ftop/lcd_ctrl/do_write_fsm_state_mkFSMstate_FSM_FFd10
                                                       ftop/lcd_ctrl/do_write_fsm_state_mkFSMstate_FSM_FFd10
    SLICE_X100Y71.D5     net (fanout=12)       0.683   ftop/lcd_ctrl/do_write_fsm_state_mkFSMstate_FSM_FFd10
    SLICE_X100Y71.D      Tilo                  0.053   ftop/lcd_ctrl/do_write_fsm_start_reg_1
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd84-In11
    SLICE_X97Y83.A1      net (fanout=73)       0.978   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd84-In1
    SLICE_X97Y83.A       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas231
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas57
    SLICE_X99Y82.C3      net (fanout=1)        0.444   ftop/lcd_ctrl/init_fsm_state_set_pw$whas5
    SLICE_X99Y82.C       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas14
    SLICE_X99Y82.D4      net (fanout=143)      0.420   ftop/lcd_ctrl/init_fsm_state_set_pw$whas
    SLICE_X99Y82.D       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In121
    SLICE_X91Y86.C5      net (fanout=3)        0.469   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X91Y86.C       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd14
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X93Y83.C6      net (fanout=72)       0.732   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In1
    SLICE_X93Y83.CLK     Tas                   0.018   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd38
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd37-In1
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd37
    -------------------------------------------------  ---------------------------
    Total                                      4.278ns (0.552ns logic, 3.726ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/lcd_ctrl/initialized (FF)
  Destination:          ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd42 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.258ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.658 - 0.678)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/lcd_ctrl/initialized to ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y77.DQ      Tcko                  0.308   ftop/lcd_ctrl/initialized
                                                       ftop/lcd_ctrl/initialized
    SLICE_X99Y80.B5      net (fanout=104)      0.628   ftop/lcd_ctrl/initialized
    SLICE_X99Y80.B       Tilo                  0.053   ftop/lcd_ctrl/N48
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd98-In31
    SLICE_X99Y80.A4      net (fanout=3)        0.323   ftop/lcd_ctrl/WILL_FIRE_RL_init_fsm_action_l142c18_6
    SLICE_X99Y80.A       Tilo                  0.053   ftop/lcd_ctrl/N48
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas22
    SLICE_X96Y83.B6      net (fanout=3)        0.517   ftop/lcd_ctrl/init_fsm_state_set_pw$whas22
    SLICE_X96Y83.B       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas21
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas26
    SLICE_X99Y82.C4      net (fanout=2)        0.517   ftop/lcd_ctrl/init_fsm_state_set_pw$whas2
    SLICE_X99Y82.C       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas14
    SLICE_X99Y82.D4      net (fanout=143)      0.420   ftop/lcd_ctrl/init_fsm_state_set_pw$whas
    SLICE_X99Y82.D       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In121
    SLICE_X91Y86.C5      net (fanout=3)        0.469   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X91Y86.C       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd14
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X92Y83.D6      net (fanout=72)       0.740   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In1
    SLICE_X92Y83.CLK     Tas                   0.018   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd42
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd42-In1
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd42
    -------------------------------------------------  ---------------------------
    Total                                      4.258ns (0.644ns logic, 3.614ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/lcd_ctrl/initialized (FF)
  Destination:          ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd41 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.255ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.658 - 0.678)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/lcd_ctrl/initialized to ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y77.DQ      Tcko                  0.308   ftop/lcd_ctrl/initialized
                                                       ftop/lcd_ctrl/initialized
    SLICE_X99Y80.B5      net (fanout=104)      0.628   ftop/lcd_ctrl/initialized
    SLICE_X99Y80.B       Tilo                  0.053   ftop/lcd_ctrl/N48
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd98-In31
    SLICE_X99Y80.A4      net (fanout=3)        0.323   ftop/lcd_ctrl/WILL_FIRE_RL_init_fsm_action_l142c18_6
    SLICE_X99Y80.A       Tilo                  0.053   ftop/lcd_ctrl/N48
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas22
    SLICE_X96Y83.B6      net (fanout=3)        0.517   ftop/lcd_ctrl/init_fsm_state_set_pw$whas22
    SLICE_X96Y83.B       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas21
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas26
    SLICE_X99Y82.C4      net (fanout=2)        0.517   ftop/lcd_ctrl/init_fsm_state_set_pw$whas2
    SLICE_X99Y82.C       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas14
    SLICE_X99Y82.D4      net (fanout=143)      0.420   ftop/lcd_ctrl/init_fsm_state_set_pw$whas
    SLICE_X99Y82.D       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In121
    SLICE_X91Y86.C5      net (fanout=3)        0.469   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X91Y86.C       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd14
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X92Y83.C6      net (fanout=72)       0.737   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In1
    SLICE_X92Y83.CLK     Tas                   0.018   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd42
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd41-In1
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd41
    -------------------------------------------------  ---------------------------
    Total                                      4.255ns (0.644ns logic, 3.611ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/lcd_ctrl/initialized (FF)
  Destination:          ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd38 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.254ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.658 - 0.678)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/lcd_ctrl/initialized to ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y77.DQ      Tcko                  0.308   ftop/lcd_ctrl/initialized
                                                       ftop/lcd_ctrl/initialized
    SLICE_X99Y80.B5      net (fanout=104)      0.628   ftop/lcd_ctrl/initialized
    SLICE_X99Y80.B       Tilo                  0.053   ftop/lcd_ctrl/N48
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd98-In31
    SLICE_X99Y80.A4      net (fanout=3)        0.323   ftop/lcd_ctrl/WILL_FIRE_RL_init_fsm_action_l142c18_6
    SLICE_X99Y80.A       Tilo                  0.053   ftop/lcd_ctrl/N48
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas22
    SLICE_X96Y83.B6      net (fanout=3)        0.517   ftop/lcd_ctrl/init_fsm_state_set_pw$whas22
    SLICE_X96Y83.B       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas21
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas26
    SLICE_X99Y82.C4      net (fanout=2)        0.517   ftop/lcd_ctrl/init_fsm_state_set_pw$whas2
    SLICE_X99Y82.C       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas14
    SLICE_X99Y82.D4      net (fanout=143)      0.420   ftop/lcd_ctrl/init_fsm_state_set_pw$whas
    SLICE_X99Y82.D       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In121
    SLICE_X91Y86.C5      net (fanout=3)        0.469   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X91Y86.C       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd14
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X93Y83.D6      net (fanout=72)       0.736   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In1
    SLICE_X93Y83.CLK     Tas                   0.018   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd38
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd38-In1
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd38
    -------------------------------------------------  ---------------------------
    Total                                      4.254ns (0.644ns logic, 3.610ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/lcd_ctrl/initialized (FF)
  Destination:          ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd37 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.250ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.658 - 0.678)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/lcd_ctrl/initialized to ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y77.DQ      Tcko                  0.308   ftop/lcd_ctrl/initialized
                                                       ftop/lcd_ctrl/initialized
    SLICE_X99Y80.B5      net (fanout=104)      0.628   ftop/lcd_ctrl/initialized
    SLICE_X99Y80.B       Tilo                  0.053   ftop/lcd_ctrl/N48
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd98-In31
    SLICE_X99Y80.A4      net (fanout=3)        0.323   ftop/lcd_ctrl/WILL_FIRE_RL_init_fsm_action_l142c18_6
    SLICE_X99Y80.A       Tilo                  0.053   ftop/lcd_ctrl/N48
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas22
    SLICE_X96Y83.B6      net (fanout=3)        0.517   ftop/lcd_ctrl/init_fsm_state_set_pw$whas22
    SLICE_X96Y83.B       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas21
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas26
    SLICE_X99Y82.C4      net (fanout=2)        0.517   ftop/lcd_ctrl/init_fsm_state_set_pw$whas2
    SLICE_X99Y82.C       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas14
    SLICE_X99Y82.D4      net (fanout=143)      0.420   ftop/lcd_ctrl/init_fsm_state_set_pw$whas
    SLICE_X99Y82.D       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In121
    SLICE_X91Y86.C5      net (fanout=3)        0.469   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X91Y86.C       Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd14
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X93Y83.C6      net (fanout=72)       0.732   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In1
    SLICE_X93Y83.CLK     Tas                   0.018   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd38
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd37-In1
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd37
    -------------------------------------------------  ---------------------------
    Total                                      4.250ns (0.644ns logic, 3.606ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.047ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_17 (FF)
  Destination:          ftop/ctop/inf/itc1/now/sDataSyncIn_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.185ns (0.656 - 0.471)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_17 to ftop/ctop/inf/itc1/now/sDataSyncIn_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y123.BQ     Tcko                  0.100   ftop/ctop/cpNow<19>
                                                       ftop/ctop/inf/cp/timeServ_now_17
    SLICE_X75Y123.CX     net (fanout=2)        0.173   ftop/ctop/cpNow<17>
    SLICE_X75Y123.CLK    Tckdi       (-Th)     0.041   ftop/ctop/inf/itc1/now/sDataSyncIn<16>
                                                       ftop/ctop/inf/itc1/now/sDataSyncIn_17
    -------------------------------------------------  ---------------------------
    Total                                      0.232ns (0.059ns logic, 0.173ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.052ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_19 (FF)
  Destination:          ftop/ctop/inf/itc1/now/sDataSyncIn_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.237ns (Levels of Logic = 0)
  Clock Path Skew:      0.185ns (0.656 - 0.471)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_19 to ftop/ctop/inf/itc1/now/sDataSyncIn_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y123.DQ     Tcko                  0.100   ftop/ctop/cpNow<19>
                                                       ftop/ctop/inf/cp/timeServ_now_19
    SLICE_X75Y123.AX     net (fanout=2)        0.177   ftop/ctop/cpNow<19>
    SLICE_X75Y123.CLK    Tckdi       (-Th)     0.040   ftop/ctop/inf/itc1/now/sDataSyncIn<16>
                                                       ftop/ctop/inf/itc1/now/sDataSyncIn_19
    -------------------------------------------------  ---------------------------
    Total                                      0.237ns (0.060ns logic, 0.177ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.052ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_15 (FF)
  Destination:          ftop/ctop/inf/itc1/now/sDataSyncIn_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.239ns (Levels of Logic = 0)
  Clock Path Skew:      0.187ns (0.660 - 0.473)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_15 to ftop/ctop/inf/itc1/now/sDataSyncIn_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y121.DQ     Tcko                  0.100   ftop/ctop/cpNow<15>
                                                       ftop/ctop/inf/cp/timeServ_now_15
    SLICE_X73Y121.DX     net (fanout=2)        0.182   ftop/ctop/cpNow<15>
    SLICE_X73Y121.CLK    Tckdi       (-Th)     0.043   ftop/ctop/inf/itc1/now/sDataSyncIn<15>
                                                       ftop/ctop/inf/itc1/now/sDataSyncIn_15
    -------------------------------------------------  ---------------------------
    Total                                      0.239ns (0.057ns logic, 0.182ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.053ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_10 (FF)
  Destination:          ftop/ctop/inf/itc1/now/sDataSyncIn_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.240ns (Levels of Logic = 0)
  Clock Path Skew:      0.187ns (0.660 - 0.473)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_10 to ftop/ctop/inf/itc1/now/sDataSyncIn_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y121.CQ     Tcko                  0.100   ftop/ctop/cpNow<11>
                                                       ftop/ctop/inf/cp/timeServ_now_10
    SLICE_X72Y121.CX     net (fanout=2)        0.181   ftop/ctop/cpNow<10>
    SLICE_X72Y121.CLK    Tckdi       (-Th)     0.041   ftop/ctop/inf/itc1/now/sDataSyncIn<11>
                                                       ftop/ctop/inf/itc1/now/sDataSyncIn_10
    -------------------------------------------------  ---------------------------
    Total                                      0.240ns (0.059ns logic, 0.181ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.056ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_2 (FF)
  Destination:          ftop/ctop/inf/itc1/now/sDataSyncIn_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.240ns (Levels of Logic = 0)
  Clock Path Skew:      0.184ns (0.664 - 0.480)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_2 to ftop/ctop/inf/itc1/now/sDataSyncIn_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y116.CQ     Tcko                  0.100   ftop/ctop/cpNow<3>
                                                       ftop/ctop/inf/cp/timeServ_now_2
    SLICE_X76Y116.CX     net (fanout=2)        0.181   ftop/ctop/cpNow<2>
    SLICE_X76Y116.CLK    Tckdi       (-Th)     0.041   ftop/ctop/inf/itc1/now/sDataSyncIn<3>
                                                       ftop/ctop/inf/itc1/now/sDataSyncIn_2
    -------------------------------------------------  ---------------------------
    Total                                      0.240ns (0.059ns logic, 0.181ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.057ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_20 (FF)
  Destination:          ftop/ctop/inf/itc1/now/sDataSyncIn_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.241ns (Levels of Logic = 0)
  Clock Path Skew:      0.184ns (0.659 - 0.475)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_20 to ftop/ctop/inf/itc1/now/sDataSyncIn_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y121.AQ     Tcko                  0.100   ftop/ctop/cpNow<23>
                                                       ftop/ctop/inf/cp/timeServ_now_20
    SLICE_X77Y121.AX     net (fanout=2)        0.181   ftop/ctop/cpNow<20>
    SLICE_X77Y121.CLK    Tckdi       (-Th)     0.040   ftop/ctop/inf/itc1/now/sDataSyncIn<23>
                                                       ftop/ctop/inf/itc1/now/sDataSyncIn_20
    -------------------------------------------------  ---------------------------
    Total                                      0.241ns (0.060ns logic, 0.181ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.061ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_0 (FF)
  Destination:          ftop/ctop/inf/itc1/now/sDataSyncIn_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.245ns (Levels of Logic = 0)
  Clock Path Skew:      0.184ns (0.664 - 0.480)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_0 to ftop/ctop/inf/itc1/now/sDataSyncIn_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y116.AQ     Tcko                  0.100   ftop/ctop/cpNow<3>
                                                       ftop/ctop/inf/cp/timeServ_now_0
    SLICE_X76Y116.AX     net (fanout=2)        0.185   ftop/ctop/cpNow<0>
    SLICE_X76Y116.CLK    Tckdi       (-Th)     0.040   ftop/ctop/inf/itc1/now/sDataSyncIn<3>
                                                       ftop/ctop/inf/itc1/now/sDataSyncIn_0
    -------------------------------------------------  ---------------------------
    Total                                      0.245ns (0.060ns logic, 0.185ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.072ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_4 (FF)
  Destination:          ftop/ctop/inf/itc1/now/sDataSyncIn_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.259ns (Levels of Logic = 0)
  Clock Path Skew:      0.187ns (0.661 - 0.474)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_4 to ftop/ctop/inf/itc1/now/sDataSyncIn_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y120.AQ     Tcko                  0.118   ftop/ctop/cpNow<7>
                                                       ftop/ctop/inf/cp/timeServ_now_4
    SLICE_X73Y120.AX     net (fanout=2)        0.181   ftop/ctop/cpNow<4>
    SLICE_X73Y120.CLK    Tckdi       (-Th)     0.040   ftop/ctop/inf/itc1/now/sDataSyncIn<7>
                                                       ftop/ctop/inf/itc1/now/sDataSyncIn_4
    -------------------------------------------------  ---------------------------
    Total                                      0.259ns (0.078ns logic, 0.181ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.074ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_47 (FF)
  Destination:          ftop/ctop/inf/itc1/now/sDataSyncIn_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.258ns (Levels of Logic = 0)
  Clock Path Skew:      0.184ns (0.659 - 0.475)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_47 to ftop/ctop/inf/itc1/now/sDataSyncIn_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y128.DQ     Tcko                  0.118   ftop/ctop/cpNow<47>
                                                       ftop/ctop/inf/cp/timeServ_now_47
    SLICE_X76Y128.DX     net (fanout=2)        0.183   ftop/ctop/cpNow<47>
    SLICE_X76Y128.CLK    Tckdi       (-Th)     0.043   ftop/ctop/inf/itc1/now/sDataSyncIn<47>
                                                       ftop/ctop/inf/itc1/now/sDataSyncIn_47
    -------------------------------------------------  ---------------------------
    Total                                      0.258ns (0.075ns logic, 0.183ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_45 (FF)
  Destination:          ftop/ctop/inf/itc1/now/sDataSyncIn_45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.261ns (Levels of Logic = 0)
  Clock Path Skew:      0.184ns (0.659 - 0.475)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_45 to ftop/ctop/inf/itc1/now/sDataSyncIn_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y128.BQ     Tcko                  0.118   ftop/ctop/cpNow<47>
                                                       ftop/ctop/inf/cp/timeServ_now_45
    SLICE_X76Y128.BX     net (fanout=2)        0.181   ftop/ctop/cpNow<45>
    SLICE_X76Y128.CLK    Tckdi       (-Th)     0.038   ftop/ctop/inf/itc1/now/sDataSyncIn<47>
                                                       ftop/ctop/inf/itc1/now/sDataSyncIn_45
    -------------------------------------------------  ---------------------------
    Total                                      0.261ns (0.080ns logic, 0.181ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.085ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_36 (FF)
  Destination:          ftop/ctop/inf/itc1/now/sDataSyncIn_36 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.180ns (0.654 - 0.474)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_36 to ftop/ctop/inf/itc1/now/sDataSyncIn_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y125.AQ     Tcko                  0.100   ftop/ctop/cpNow<39>
                                                       ftop/ctop/inf/cp/timeServ_now_36
    SLICE_X79Y125.AX     net (fanout=2)        0.205   ftop/ctop/cpNow<36>
    SLICE_X79Y125.CLK    Tckdi       (-Th)     0.040   ftop/ctop/inf/itc1/now/sDataSyncIn<39>
                                                       ftop/ctop/inf/itc1/now/sDataSyncIn_36
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.060ns logic, 0.205ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.085ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_16 (FF)
  Destination:          ftop/ctop/inf/itc1/now/sDataSyncIn_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      0.185ns (0.656 - 0.471)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_16 to ftop/ctop/inf/itc1/now/sDataSyncIn_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y123.AQ     Tcko                  0.100   ftop/ctop/cpNow<19>
                                                       ftop/ctop/inf/cp/timeServ_now_16
    SLICE_X75Y123.DX     net (fanout=2)        0.213   ftop/ctop/cpNow<16>
    SLICE_X75Y123.CLK    Tckdi       (-Th)     0.043   ftop/ctop/inf/itc1/now/sDataSyncIn<16>
                                                       ftop/ctop/inf/itc1/now/sDataSyncIn_16
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.057ns logic, 0.213ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_31 (FF)
  Destination:          ftop/ctop/inf/itc1/now/sDataSyncIn_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.269ns (Levels of Logic = 0)
  Clock Path Skew:      0.183ns (0.655 - 0.472)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_31 to ftop/ctop/inf/itc1/now/sDataSyncIn_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y124.DQ     Tcko                  0.100   ftop/ctop/cpNow<31>
                                                       ftop/ctop/inf/cp/timeServ_now_31
    SLICE_X77Y124.DX     net (fanout=2)        0.212   ftop/ctop/cpNow<31>
    SLICE_X77Y124.CLK    Tckdi       (-Th)     0.043   ftop/ctop/inf/itc1/now/sDataSyncIn<31>
                                                       ftop/ctop/inf/itc1/now/sDataSyncIn_31
    -------------------------------------------------  ---------------------------
    Total                                      0.269ns (0.057ns logic, 0.212ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_18 (FF)
  Destination:          ftop/ctop/inf/itc1/now/sDataSyncIn_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.273ns (Levels of Logic = 0)
  Clock Path Skew:      0.185ns (0.656 - 0.471)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_18 to ftop/ctop/inf/itc1/now/sDataSyncIn_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y123.CQ     Tcko                  0.100   ftop/ctop/cpNow<19>
                                                       ftop/ctop/inf/cp/timeServ_now_18
    SLICE_X75Y123.BX     net (fanout=2)        0.211   ftop/ctop/cpNow<18>
    SLICE_X75Y123.CLK    Tckdi       (-Th)     0.038   ftop/ctop/inf/itc1/now/sDataSyncIn<16>
                                                       ftop/ctop/inf/itc1/now/sDataSyncIn_18
    -------------------------------------------------  ---------------------------
    Total                                      0.273ns (0.062ns logic, 0.211ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_12 (FF)
  Destination:          ftop/ctop/inf/itc1/now/sDataSyncIn_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.280ns (Levels of Logic = 0)
  Clock Path Skew:      0.187ns (0.660 - 0.473)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_12 to ftop/ctop/inf/itc1/now/sDataSyncIn_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y121.AQ     Tcko                  0.100   ftop/ctop/cpNow<15>
                                                       ftop/ctop/inf/cp/timeServ_now_12
    SLICE_X73Y121.AX     net (fanout=2)        0.220   ftop/ctop/cpNow<12>
    SLICE_X73Y121.CLK    Tckdi       (-Th)     0.040   ftop/ctop/inf/itc1/now/sDataSyncIn<15>
                                                       ftop/ctop/inf/itc1/now/sDataSyncIn_12
    -------------------------------------------------  ---------------------------
    Total                                      0.280ns (0.060ns logic, 0.220ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_39 (FF)
  Destination:          ftop/ctop/inf/itc1/now/sDataSyncIn_39 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.275ns (Levels of Logic = 0)
  Clock Path Skew:      0.180ns (0.654 - 0.474)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_39 to ftop/ctop/inf/itc1/now/sDataSyncIn_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y125.DQ     Tcko                  0.100   ftop/ctop/cpNow<39>
                                                       ftop/ctop/inf/cp/timeServ_now_39
    SLICE_X79Y125.DX     net (fanout=2)        0.218   ftop/ctop/cpNow<39>
    SLICE_X79Y125.CLK    Tckdi       (-Th)     0.043   ftop/ctop/inf/itc1/now/sDataSyncIn<39>
                                                       ftop/ctop/inf/itc1/now/sDataSyncIn_39
    -------------------------------------------------  ---------------------------
    Total                                      0.275ns (0.057ns logic, 0.218ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_11 (FF)
  Destination:          ftop/ctop/inf/itc1/now/sDataSyncIn_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.282ns (Levels of Logic = 0)
  Clock Path Skew:      0.187ns (0.660 - 0.473)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_11 to ftop/ctop/inf/itc1/now/sDataSyncIn_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y121.DQ     Tcko                  0.100   ftop/ctop/cpNow<11>
                                                       ftop/ctop/inf/cp/timeServ_now_11
    SLICE_X72Y121.DX     net (fanout=2)        0.225   ftop/ctop/cpNow<11>
    SLICE_X72Y121.CLK    Tckdi       (-Th)     0.043   ftop/ctop/inf/itc1/now/sDataSyncIn<11>
                                                       ftop/ctop/inf/itc1/now/sDataSyncIn_11
    -------------------------------------------------  ---------------------------
    Total                                      0.282ns (0.057ns logic, 0.225ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.096ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_23 (FF)
  Destination:          ftop/ctop/inf/itc1/now/sDataSyncIn_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.280ns (Levels of Logic = 0)
  Clock Path Skew:      0.184ns (0.659 - 0.475)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_23 to ftop/ctop/inf/itc1/now/sDataSyncIn_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y121.DQ     Tcko                  0.100   ftop/ctop/cpNow<23>
                                                       ftop/ctop/inf/cp/timeServ_now_23
    SLICE_X77Y121.DX     net (fanout=2)        0.223   ftop/ctop/cpNow<23>
    SLICE_X77Y121.CLK    Tckdi       (-Th)     0.043   ftop/ctop/inf/itc1/now/sDataSyncIn<23>
                                                       ftop/ctop/inf/itc1/now/sDataSyncIn_23
    -------------------------------------------------  ---------------------------
    Total                                      0.280ns (0.057ns logic, 0.223ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.096ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_8 (FF)
  Destination:          ftop/ctop/inf/itc1/now/sDataSyncIn_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.283ns (Levels of Logic = 0)
  Clock Path Skew:      0.187ns (0.660 - 0.473)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_8 to ftop/ctop/inf/itc1/now/sDataSyncIn_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y121.AQ     Tcko                  0.100   ftop/ctop/cpNow<11>
                                                       ftop/ctop/inf/cp/timeServ_now_8
    SLICE_X72Y121.AX     net (fanout=2)        0.223   ftop/ctop/cpNow<8>
    SLICE_X72Y121.CLK    Tckdi       (-Th)     0.040   ftop/ctop/inf/itc1/now/sDataSyncIn<11>
                                                       ftop/ctop/inf/itc1/now/sDataSyncIn_8
    -------------------------------------------------  ---------------------------
    Total                                      0.283ns (0.060ns logic, 0.223ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.097ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_9 (FF)
  Destination:          ftop/ctop/inf/itc1/now/sDataSyncIn_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.284ns (Levels of Logic = 0)
  Clock Path Skew:      0.187ns (0.660 - 0.473)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_9 to ftop/ctop/inf/itc1/now/sDataSyncIn_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y121.BQ     Tcko                  0.100   ftop/ctop/cpNow<11>
                                                       ftop/ctop/inf/cp/timeServ_now_9
    SLICE_X72Y121.BX     net (fanout=2)        0.222   ftop/ctop/cpNow<9>
    SLICE_X72Y121.CLK    Tckdi       (-Th)     0.038   ftop/ctop/inf/itc1/now/sDataSyncIn<11>
                                                       ftop/ctop/inf/itc1/now/sDataSyncIn_9
    -------------------------------------------------  ---------------------------
    Total                                      0.284ns (0.062ns logic, 0.222ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/idc_MapLib_replicate1/REFCLK
  Logical resource: ftop/idc_MapLib_replicate1/REFCLK
  Location pin: IDELAYCTRL_X0Y2.REFCLK
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 0.264ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 5.264ns (189.970MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/idc_MapLib_replicate1/REFCLK
  Logical resource: ftop/idc_MapLib_replicate1/REFCLK
  Location pin: IDELAYCTRL_X0Y2.REFCLK
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 3.400ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.600ns (625.000MHz) (Tbcper_I(Fmax))
  Physical resource: ftop/sys0_clk$O_BUFG/I0
  Logical resource: ftop/sys0_clk$O_BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: ftop/sys0_clk$O
--------------------------------------------------------------------------------
Slack: 4.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ftop/ctop/inf/itc1/now/sDataSyncIn<11>/SR
  Logical resource: ftop/ctop/inf/itc1/now/sDataSyncIn_8/SR
  Location pin: SLICE_X72Y121.SR
  Clock network: ftop/ctop/inf/itc1/now/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ftop/ctop/inf/itc1/now/sDataSyncIn<11>/SR
  Logical resource: ftop/ctop/inf/itc1/now/sDataSyncIn_9/SR
  Location pin: SLICE_X72Y121.SR
  Clock network: ftop/ctop/inf/itc1/now/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ftop/ctop/inf/itc1/now/sDataSyncIn<11>/SR
  Logical resource: ftop/ctop/inf/itc1/now/sDataSyncIn_10/SR
  Location pin: SLICE_X72Y121.SR
  Clock network: ftop/ctop/inf/itc1/now/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ftop/ctop/inf/itc1/now/sDataSyncIn<11>/SR
  Logical resource: ftop/ctop/inf/itc1/now/sDataSyncIn_11/SR
  Location pin: SLICE_X72Y121.SR
  Clock network: ftop/ctop/inf/itc1/now/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ftop/ctop/inf/itc1/now/sDataSyncIn<7>/SR
  Logical resource: ftop/ctop/inf/itc1/now/sDataSyncIn_4/SR
  Location pin: SLICE_X73Y120.SR
  Clock network: ftop/ctop/inf/itc1/now/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ftop/ctop/inf/itc1/now/sDataSyncIn<7>/SR
  Logical resource: ftop/ctop/inf/itc1/now/sDataSyncIn_5/SR
  Location pin: SLICE_X73Y120.SR
  Clock network: ftop/ctop/inf/itc1/now/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ftop/ctop/inf/itc1/now/sDataSyncIn<7>/SR
  Logical resource: ftop/ctop/inf/itc1/now/sDataSyncIn_6/SR
  Location pin: SLICE_X73Y120.SR
  Clock network: ftop/ctop/inf/itc1/now/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ftop/ctop/inf/itc1/now/sDataSyncIn<7>/SR
  Logical resource: ftop/ctop/inf/itc1/now/sDataSyncIn_7/SR
  Location pin: SLICE_X73Y120.SR
  Clock network: ftop/ctop/inf/itc1/now/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ftop/ctop/inf/itc1/now/sDataSyncIn<15>/SR
  Logical resource: ftop/ctop/inf/itc1/now/sDataSyncIn_12/SR
  Location pin: SLICE_X73Y121.SR
  Clock network: ftop/ctop/inf/itc1/now/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ftop/ctop/inf/itc1/now/sDataSyncIn<15>/SR
  Logical resource: ftop/ctop/inf/itc1/now/sDataSyncIn_13/SR
  Location pin: SLICE_X73Y121.SR
  Clock network: ftop/ctop/inf/itc1/now/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ftop/ctop/inf/itc1/now/sDataSyncIn<15>/SR
  Logical resource: ftop/ctop/inf/itc1/now/sDataSyncIn_14/SR
  Location pin: SLICE_X73Y121.SR
  Clock network: ftop/ctop/inf/itc1/now/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ftop/ctop/inf/itc1/now/sDataSyncIn<15>/SR
  Logical resource: ftop/ctop/inf/itc1/now/sDataSyncIn_15/SR
  Location pin: SLICE_X73Y121.SR
  Clock network: ftop/ctop/inf/itc1/now/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ftop/ctop/inf/itc1/now/sDataSyncIn<63>/SR
  Logical resource: ftop/ctop/inf/itc1/now/sDataSyncIn_60/SR
  Location pin: SLICE_X73Y126.SR
  Clock network: ftop/ctop/inf/itc1/now/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ftop/ctop/inf/itc1/now/sDataSyncIn<63>/SR
  Logical resource: ftop/ctop/inf/itc1/now/sDataSyncIn_61/SR
  Location pin: SLICE_X73Y126.SR
  Clock network: ftop/ctop/inf/itc1/now/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ftop/ctop/inf/itc1/now/sDataSyncIn<63>/SR
  Logical resource: ftop/ctop/inf/itc1/now/sDataSyncIn_62/SR
  Location pin: SLICE_X73Y126.SR
  Clock network: ftop/ctop/inf/itc1/now/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ftop/ctop/inf/itc1/now/sDataSyncIn<63>/SR
  Logical resource: ftop/ctop/inf/itc1/now/sDataSyncIn_63/SR
  Location pin: SLICE_X73Y126.SR
  Clock network: ftop/ctop/inf/itc1/now/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ftop/ctop/inf/itc1/now/sDataSyncIn<16>/SR
  Logical resource: ftop/ctop/inf/itc1/now/sDataSyncIn_19/SR
  Location pin: SLICE_X75Y123.SR
  Clock network: ftop/ctop/inf/itc1/now/sRST_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.057ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.557ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<7> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_7 (FF)
  Destination Clock:    ftop/rxclk rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.430ns (Levels of Logic = 1)
  Clock Path Delay:     1.512ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<7> to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T28.I                Tiopi                 0.822   gmii_rxd<7>
                                                       gmii_rxd<7>
                                                       gmii_rxd_7_IBUF
    SLICE_X9Y136.DX      net (fanout=1)        0.617   gmii_rxd_7_IBUF
    SLICE_X9Y136.CLK     Tdick                -0.009   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_7
    -------------------------------------------------  ---------------------------
    Total                                      1.430ns (0.813ns logic, 0.617ns route)
                                                       (56.9% logic, 43.1% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 0.641   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IDELAY_X0Y124.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IDELAY_X0Y124.DATAOUTTiddo_IDATAIN         0.264   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X0Y8.I          net (fanout=1)        0.217   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y8.O          Tbrcko_O              0.090   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X9Y136.CLK     net (fanout=46)       0.300   ftop/rxclk
    -------------------------------------------------  ---------------------------
    Total                                      1.512ns (0.995ns logic, 0.517ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      0.815ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<7> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_7 (FF)
  Destination Clock:    ftop/rxclk rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      2.056ns (Levels of Logic = 1)
  Clock Path Delay:     3.716ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<7> to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T28.I                Tiopi                 1.308   gmii_rxd<7>
                                                       gmii_rxd<7>
                                                       gmii_rxd_7_IBUF
    SLICE_X9Y136.DX      net (fanout=1)        0.910   gmii_rxd_7_IBUF
    SLICE_X9Y136.CLK     Tckdi       (-Th)     0.162   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_7
    -------------------------------------------------  ---------------------------
    Total                                      2.056ns (1.146ns logic, 0.910ns route)
                                                       (55.7% logic, 44.3% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 1.414   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IDELAY_X0Y124.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IDELAY_X0Y124.DATAOUTTiddo_IDATAIN         0.715   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X0Y8.I          net (fanout=1)        0.490   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y8.O          Tbrcko_O              0.377   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X9Y136.CLK     net (fanout=46)       0.720   ftop/rxclk
    -------------------------------------------------  ---------------------------
    Total                                      3.716ns (2.506ns logic, 1.210ns route)
                                                       (67.4% logic, 32.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.016ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.516ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<6> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_6 (FF)
  Destination Clock:    ftop/rxclk rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.471ns (Levels of Logic = 1)
  Clock Path Delay:     1.512ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<6> to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T26.I                Tiopi                 0.807   gmii_rxd<6>
                                                       gmii_rxd<6>
                                                       gmii_rxd_6_IBUF
    SLICE_X9Y136.CX      net (fanout=1)        0.671   gmii_rxd_6_IBUF
    SLICE_X9Y136.CLK     Tdick                -0.007   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_6
    -------------------------------------------------  ---------------------------
    Total                                      1.471ns (0.800ns logic, 0.671ns route)
                                                       (54.4% logic, 45.6% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 0.641   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IDELAY_X0Y124.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IDELAY_X0Y124.DATAOUTTiddo_IDATAIN         0.264   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X0Y8.I          net (fanout=1)        0.217   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y8.O          Tbrcko_O              0.090   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X9Y136.CLK     net (fanout=46)       0.300   ftop/rxclk
    -------------------------------------------------  ---------------------------
    Total                                      1.512ns (0.995ns logic, 0.517ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      0.885ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<6> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_6 (FF)
  Destination Clock:    ftop/rxclk rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      2.126ns (Levels of Logic = 1)
  Clock Path Delay:     3.716ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<6> to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T26.I                Tiopi                 1.293   gmii_rxd<6>
                                                       gmii_rxd<6>
                                                       gmii_rxd_6_IBUF
    SLICE_X9Y136.CX      net (fanout=1)        0.995   gmii_rxd_6_IBUF
    SLICE_X9Y136.CLK     Tckdi       (-Th)     0.162   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_6
    -------------------------------------------------  ---------------------------
    Total                                      2.126ns (1.131ns logic, 0.995ns route)
                                                       (53.2% logic, 46.8% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 1.414   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IDELAY_X0Y124.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IDELAY_X0Y124.DATAOUTTiddo_IDATAIN         0.715   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X0Y8.I          net (fanout=1)        0.490   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y8.O          Tbrcko_O              0.377   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X9Y136.CLK     net (fanout=46)       0.720   ftop/rxclk
    -------------------------------------------------  ---------------------------
    Total                                      3.716ns (2.506ns logic, 1.210ns route)
                                                       (67.4% logic, 32.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.011ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.511ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<5> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_5 (FF)
  Destination Clock:    ftop/rxclk rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.476ns (Levels of Logic = 1)
  Clock Path Delay:     1.512ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<5> to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T27.I                Tiopi                 0.810   gmii_rxd<5>
                                                       gmii_rxd<5>
                                                       gmii_rxd_5_IBUF
    SLICE_X9Y136.BX      net (fanout=1)        0.669   gmii_rxd_5_IBUF
    SLICE_X9Y136.CLK     Tdick                -0.003   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_5
    -------------------------------------------------  ---------------------------
    Total                                      1.476ns (0.807ns logic, 0.669ns route)
                                                       (54.7% logic, 45.3% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 0.641   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IDELAY_X0Y124.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IDELAY_X0Y124.DATAOUTTiddo_IDATAIN         0.264   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X0Y8.I          net (fanout=1)        0.217   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y8.O          Tbrcko_O              0.090   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X9Y136.CLK     net (fanout=46)       0.300   ftop/rxclk
    -------------------------------------------------  ---------------------------
    Total                                      1.512ns (0.995ns logic, 0.517ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      0.897ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<5> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_5 (FF)
  Destination Clock:    ftop/rxclk rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      2.138ns (Levels of Logic = 1)
  Clock Path Delay:     3.716ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<5> to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T27.I                Tiopi                 1.296   gmii_rxd<5>
                                                       gmii_rxd<5>
                                                       gmii_rxd_5_IBUF
    SLICE_X9Y136.BX      net (fanout=1)        0.994   gmii_rxd_5_IBUF
    SLICE_X9Y136.CLK     Tckdi       (-Th)     0.152   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_5
    -------------------------------------------------  ---------------------------
    Total                                      2.138ns (1.144ns logic, 0.994ns route)
                                                       (53.5% logic, 46.5% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 1.414   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IDELAY_X0Y124.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IDELAY_X0Y124.DATAOUTTiddo_IDATAIN         0.715   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X0Y8.I          net (fanout=1)        0.490   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y8.O          Tbrcko_O              0.377   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X9Y136.CLK     net (fanout=46)       0.720   ftop/rxclk
    -------------------------------------------------  ---------------------------
    Total                                      3.716ns (2.506ns logic, 1.210ns route)
                                                       (67.4% logic, 32.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.103ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.603ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<4> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_4 (FF)
  Destination Clock:    ftop/rxclk rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.384ns (Levels of Logic = 1)
  Clock Path Delay:     1.512ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<4> to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.759   gmii_rxd<4>
                                                       gmii_rxd<4>
                                                       gmii_rxd_4_IBUF
    SLICE_X9Y136.AX      net (fanout=1)        0.631   gmii_rxd_4_IBUF
    SLICE_X9Y136.CLK     Tdick                -0.006   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_4
    -------------------------------------------------  ---------------------------
    Total                                      1.384ns (0.753ns logic, 0.631ns route)
                                                       (54.4% logic, 45.6% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 0.641   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IDELAY_X0Y124.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IDELAY_X0Y124.DATAOUTTiddo_IDATAIN         0.264   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X0Y8.I          net (fanout=1)        0.217   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y8.O          Tbrcko_O              0.090   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X9Y136.CLK     net (fanout=46)       0.300   ftop/rxclk
    -------------------------------------------------  ---------------------------
    Total                                      1.512ns (0.995ns logic, 0.517ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      0.776ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<4> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_4 (FF)
  Destination Clock:    ftop/rxclk rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      2.017ns (Levels of Logic = 1)
  Clock Path Delay:     3.716ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<4> to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.246   gmii_rxd<4>
                                                       gmii_rxd<4>
                                                       gmii_rxd_4_IBUF
    SLICE_X9Y136.AX      net (fanout=1)        0.932   gmii_rxd_4_IBUF
    SLICE_X9Y136.CLK     Tckdi       (-Th)     0.161   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_4
    -------------------------------------------------  ---------------------------
    Total                                      2.017ns (1.085ns logic, 0.932ns route)
                                                       (53.8% logic, 46.2% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 1.414   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IDELAY_X0Y124.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IDELAY_X0Y124.DATAOUTTiddo_IDATAIN         0.715   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X0Y8.I          net (fanout=1)        0.490   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y8.O          Tbrcko_O              0.377   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X9Y136.CLK     net (fanout=46)       0.720   ftop/rxclk
    -------------------------------------------------  ---------------------------
    Total                                      3.716ns (2.506ns logic, 1.210ns route)
                                                       (67.4% logic, 32.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.050ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.550ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<3> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_3 (FF)
  Destination Clock:    ftop/rxclk rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.432ns (Levels of Logic = 1)
  Clock Path Delay:     1.507ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<3> to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U28.I                Tiopi                 0.811   gmii_rxd<3>
                                                       gmii_rxd<3>
                                                       gmii_rxd_3_IBUF
    SLICE_X8Y129.DX      net (fanout=1)        0.617   gmii_rxd_3_IBUF
    SLICE_X8Y129.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_3
    -------------------------------------------------  ---------------------------
    Total                                      1.432ns (0.815ns logic, 0.617ns route)
                                                       (56.9% logic, 43.1% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 0.641   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IDELAY_X0Y124.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IDELAY_X0Y124.DATAOUTTiddo_IDATAIN         0.264   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X0Y8.I          net (fanout=1)        0.217   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y8.O          Tbrcko_O              0.090   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X8Y129.CLK     net (fanout=46)       0.295   ftop/rxclk
    -------------------------------------------------  ---------------------------
    Total                                      1.507ns (0.995ns logic, 0.512ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      0.784ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<3> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_3 (FF)
  Destination Clock:    ftop/rxclk rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      2.017ns (Levels of Logic = 1)
  Clock Path Delay:     3.708ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<3> to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U28.I                Tiopi                 1.297   gmii_rxd<3>
                                                       gmii_rxd<3>
                                                       gmii_rxd_3_IBUF
    SLICE_X8Y129.DX      net (fanout=1)        0.911   gmii_rxd_3_IBUF
    SLICE_X8Y129.CLK     Tckdi       (-Th)     0.191   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_3
    -------------------------------------------------  ---------------------------
    Total                                      2.017ns (1.106ns logic, 0.911ns route)
                                                       (54.8% logic, 45.2% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 1.414   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IDELAY_X0Y124.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IDELAY_X0Y124.DATAOUTTiddo_IDATAIN         0.715   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X0Y8.I          net (fanout=1)        0.490   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y8.O          Tbrcko_O              0.377   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X8Y129.CLK     net (fanout=46)       0.712   ftop/rxclk
    -------------------------------------------------  ---------------------------
    Total                                      3.708ns (2.506ns logic, 1.202ns route)
                                                       (67.6% logic, 32.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.076ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.576ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<2> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_2 (FF)
  Destination Clock:    ftop/rxclk rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.406ns (Levels of Logic = 1)
  Clock Path Delay:     1.507ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<2> to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T25.I                Tiopi                 0.795   gmii_rxd<2>
                                                       gmii_rxd<2>
                                                       gmii_rxd_2_IBUF
    SLICE_X8Y129.CX      net (fanout=1)        0.607   gmii_rxd_2_IBUF
    SLICE_X8Y129.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_2
    -------------------------------------------------  ---------------------------
    Total                                      1.406ns (0.799ns logic, 0.607ns route)
                                                       (56.8% logic, 43.2% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 0.641   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IDELAY_X0Y124.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IDELAY_X0Y124.DATAOUTTiddo_IDATAIN         0.264   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X0Y8.I          net (fanout=1)        0.217   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y8.O          Tbrcko_O              0.090   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X8Y129.CLK     net (fanout=46)       0.295   ftop/rxclk
    -------------------------------------------------  ---------------------------
    Total                                      1.507ns (0.995ns logic, 0.512ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      0.743ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<2> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_2 (FF)
  Destination Clock:    ftop/rxclk rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.976ns (Levels of Logic = 1)
  Clock Path Delay:     3.708ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<2> to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T25.I                Tiopi                 1.281   gmii_rxd<2>
                                                       gmii_rxd<2>
                                                       gmii_rxd_2_IBUF
    SLICE_X8Y129.CX      net (fanout=1)        0.886   gmii_rxd_2_IBUF
    SLICE_X8Y129.CLK     Tckdi       (-Th)     0.191   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_2
    -------------------------------------------------  ---------------------------
    Total                                      1.976ns (1.090ns logic, 0.886ns route)
                                                       (55.2% logic, 44.8% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 1.414   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IDELAY_X0Y124.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IDELAY_X0Y124.DATAOUTTiddo_IDATAIN         0.715   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X0Y8.I          net (fanout=1)        0.490   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y8.O          Tbrcko_O              0.377   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X8Y129.CLK     net (fanout=46)       0.712   ftop/rxclk
    -------------------------------------------------  ---------------------------
    Total                                      3.708ns (2.506ns logic, 1.202ns route)
                                                       (67.6% logic, 32.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.058ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.558ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<1> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_1 (FF)
  Destination Clock:    ftop/rxclk rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.424ns (Levels of Logic = 1)
  Clock Path Delay:     1.507ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<1> to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U25.I                Tiopi                 0.793   gmii_rxd<1>
                                                       gmii_rxd<1>
                                                       gmii_rxd_1_IBUF
    SLICE_X8Y129.BX      net (fanout=1)        0.617   gmii_rxd_1_IBUF
    SLICE_X8Y129.CLK     Tdick                 0.014   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_1
    -------------------------------------------------  ---------------------------
    Total                                      1.424ns (0.807ns logic, 0.617ns route)
                                                       (56.7% logic, 43.3% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 0.641   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IDELAY_X0Y124.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IDELAY_X0Y124.DATAOUTTiddo_IDATAIN         0.264   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X0Y8.I          net (fanout=1)        0.217   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y8.O          Tbrcko_O              0.090   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X8Y129.CLK     net (fanout=46)       0.295   ftop/rxclk
    -------------------------------------------------  ---------------------------
    Total                                      1.507ns (0.995ns logic, 0.512ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      0.761ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<1> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_1 (FF)
  Destination Clock:    ftop/rxclk rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.994ns (Levels of Logic = 1)
  Clock Path Delay:     3.708ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<1> to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U25.I                Tiopi                 1.279   gmii_rxd<1>
                                                       gmii_rxd<1>
                                                       gmii_rxd_1_IBUF
    SLICE_X8Y129.BX      net (fanout=1)        0.897   gmii_rxd_1_IBUF
    SLICE_X8Y129.CLK     Tckdi       (-Th)     0.182   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_1
    -------------------------------------------------  ---------------------------
    Total                                      1.994ns (1.097ns logic, 0.897ns route)
                                                       (55.0% logic, 45.0% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 1.414   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IDELAY_X0Y124.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IDELAY_X0Y124.DATAOUTTiddo_IDATAIN         0.715   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X0Y8.I          net (fanout=1)        0.490   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y8.O          Tbrcko_O              0.377   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X8Y129.CLK     net (fanout=46)       0.712   ftop/rxclk
    -------------------------------------------------  ---------------------------
    Total                                      3.708ns (2.506ns logic, 1.202ns route)
                                                       (67.6% logic, 32.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.010ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.510ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<0> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_0 (FF)
  Destination Clock:    ftop/rxclk rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.472ns (Levels of Logic = 1)
  Clock Path Delay:     1.507ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<0> to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U30.I                Tiopi                 0.830   gmii_rxd<0>
                                                       gmii_rxd<0>
                                                       gmii_rxd_0_IBUF
    SLICE_X8Y129.AX      net (fanout=1)        0.633   gmii_rxd_0_IBUF
    SLICE_X8Y129.CLK     Tdick                 0.009   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_0
    -------------------------------------------------  ---------------------------
    Total                                      1.472ns (0.839ns logic, 0.633ns route)
                                                       (57.0% logic, 43.0% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 0.641   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IDELAY_X0Y124.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IDELAY_X0Y124.DATAOUTTiddo_IDATAIN         0.264   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X0Y8.I          net (fanout=1)        0.217   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y8.O          Tbrcko_O              0.090   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X8Y129.CLK     net (fanout=46)       0.295   ftop/rxclk
    -------------------------------------------------  ---------------------------
    Total                                      1.507ns (0.995ns logic, 0.512ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      0.819ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<0> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_0 (FF)
  Destination Clock:    ftop/rxclk rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      2.052ns (Levels of Logic = 1)
  Clock Path Delay:     3.708ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<0> to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U30.I                Tiopi                 1.315   gmii_rxd<0>
                                                       gmii_rxd<0>
                                                       gmii_rxd_0_IBUF
    SLICE_X8Y129.AX      net (fanout=1)        0.926   gmii_rxd_0_IBUF
    SLICE_X8Y129.CLK     Tckdi       (-Th)     0.189   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_0
    -------------------------------------------------  ---------------------------
    Total                                      2.052ns (1.126ns logic, 0.926ns route)
                                                       (54.9% logic, 45.1% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 1.414   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IDELAY_X0Y124.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IDELAY_X0Y124.DATAOUTTiddo_IDATAIN         0.715   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X0Y8.I          net (fanout=1)        0.490   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y8.O          Tbrcko_O              0.377   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X8Y129.CLK     net (fanout=46)       0.712   ftop/rxclk
    -------------------------------------------------  ---------------------------
    Total                                      3.708ns (2.506ns logic, 1.202ns route)
                                                       (67.6% logic, 32.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.089ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.411ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rx_dv (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination Clock:    ftop/rxclk rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.584ns (Levels of Logic = 1)
  Clock Path Delay:     1.520ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rx_dv to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R28.I                Tiopi                 0.818   gmii_rx_dv
                                                       gmii_rx_dv
                                                       gmii_rx_dv_IBUF
    SLICE_X20Y136.DX     net (fanout=1)        0.762   gmii_rx_dv_IBUF
    SLICE_X20Y136.CLK    Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    -------------------------------------------------  ---------------------------
    Total                                      1.584ns (0.822ns logic, 0.762ns route)
                                                       (51.9% logic, 48.1% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 0.641   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IDELAY_X0Y124.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IDELAY_X0Y124.DATAOUTTiddo_IDATAIN         0.264   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X0Y8.I          net (fanout=1)        0.217   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y8.O          Tbrcko_O              0.090   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X20Y136.CLK    net (fanout=46)       0.308   ftop/rxclk
    -------------------------------------------------  ---------------------------
    Total                                      1.520ns (0.995ns logic, 0.525ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      0.997ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_dv (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination Clock:    ftop/rxclk rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      2.248ns (Levels of Logic = 1)
  Clock Path Delay:     3.726ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rx_dv to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R28.I                Tiopi                 1.304   gmii_rx_dv
                                                       gmii_rx_dv
                                                       gmii_rx_dv_IBUF
    SLICE_X20Y136.DX     net (fanout=1)        1.135   gmii_rx_dv_IBUF
    SLICE_X20Y136.CLK    Tckdi       (-Th)     0.191   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    -------------------------------------------------  ---------------------------
    Total                                      2.248ns (1.113ns logic, 1.135ns route)
                                                       (49.5% logic, 50.5% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 1.414   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IDELAY_X0Y124.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IDELAY_X0Y124.DATAOUTTiddo_IDATAIN         0.715   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X0Y8.I          net (fanout=1)        0.490   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y8.O          Tbrcko_O              0.377   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X20Y136.CLK    net (fanout=46)       0.730   ftop/rxclk
    -------------------------------------------------  ---------------------------
    Total                                      3.726ns (2.506ns logic, 1.220ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.075ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.575ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rx_er (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination Clock:    ftop/rxclk rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.404ns (Levels of Logic = 1)
  Clock Path Delay:     1.504ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rx_er to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V26.I                Tiopi                 0.796   gmii_rx_er
                                                       gmii_rx_er
                                                       gmii_rx_er_IBUF
    SLICE_X9Y126.DX      net (fanout=1)        0.617   gmii_rx_er_IBUF
    SLICE_X9Y126.CLK     Tdick                -0.009   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    -------------------------------------------------  ---------------------------
    Total                                      1.404ns (0.787ns logic, 0.617ns route)
                                                       (56.1% logic, 43.9% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 0.641   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IDELAY_X0Y124.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IDELAY_X0Y124.DATAOUTTiddo_IDATAIN         0.264   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X0Y8.I          net (fanout=1)        0.217   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y8.O          Tbrcko_O              0.090   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X9Y126.CLK     net (fanout=46)       0.292   ftop/rxclk
    -------------------------------------------------  ---------------------------
    Total                                      1.504ns (0.995ns logic, 0.509ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      0.802ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_er (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination Clock:    ftop/rxclk rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      2.031ns (Levels of Logic = 1)
  Clock Path Delay:     3.704ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rx_er to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V26.I                Tiopi                 1.282   gmii_rx_er
                                                       gmii_rx_er
                                                       gmii_rx_er_IBUF
    SLICE_X9Y126.DX      net (fanout=1)        0.911   gmii_rx_er_IBUF
    SLICE_X9Y126.CLK     Tckdi       (-Th)     0.162   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    -------------------------------------------------  ---------------------------
    Total                                      2.031ns (1.120ns logic, 0.911ns route)
                                                       (55.1% logic, 44.9% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 1.414   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IDELAY_X0Y124.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IDELAY_X0Y124.DATAOUTTiddo_IDATAIN         0.715   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X0Y8.I          net (fanout=1)        0.490   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y8.O          Tbrcko_O              0.377   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X9Y126.CLK     net (fanout=46)       0.708   ftop/rxclk
    -------------------------------------------------  ---------------------------
    Total                                      3.704ns (2.506ns logic, 1.198ns route)
                                                       (67.7% logic, 32.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<7>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<6>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<5>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<4>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<3>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<2>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<1>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<0>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_tx_en" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_tx_er" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock gmii_rx_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
gmii_rx_dv  |    0.089(R)|      FAST  |    1.503(R)|      SLOW  |ftop/rxclk        |   0.000|
gmii_rx_er  |   -0.075(R)|      FAST  |    1.698(R)|      SLOW  |ftop/rxclk        |   0.000|
gmii_rxd<0> |   -0.010(R)|      FAST  |    1.681(R)|      SLOW  |ftop/rxclk        |   0.000|
gmii_rxd<1> |   -0.058(R)|      FAST  |    1.739(R)|      SLOW  |ftop/rxclk        |   0.000|
gmii_rxd<2> |   -0.076(R)|      FAST  |    1.757(R)|      SLOW  |ftop/rxclk        |   0.000|
gmii_rxd<3> |   -0.050(R)|      FAST  |    1.716(R)|      SLOW  |ftop/rxclk        |   0.000|
gmii_rxd<4> |   -0.103(R)|      FAST  |    1.724(R)|      SLOW  |ftop/rxclk        |   0.000|
gmii_rxd<5> |   -0.011(R)|      FAST  |    1.603(R)|      SLOW  |ftop/rxclk        |   0.000|
gmii_rxd<6> |   -0.016(R)|      FAST  |    1.615(R)|      SLOW  |ftop/rxclk        |   0.000|
gmii_rxd<7> |   -0.057(R)|      FAST  |    1.685(R)|      SLOW  |ftop/rxclk        |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    3.739|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |    4.368|         |         |         |
sys0_clkp      |    4.368|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |    4.368|         |         |         |
sys0_clkp      |    4.368|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys1_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys1_clkn      |    4.528|         |         |         |
sys1_clkp      |    4.528|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys1_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys1_clkn      |    4.528|         |         |         |
sys1_clkp      |    4.528|         |         |         |
---------------+---------+---------+---------+---------+

COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 1.628; Ideal Clock Offset To Actual Clock 0.129; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<7>       |   -0.057(R)|      FAST  |    1.685(R)|      SLOW  |    0.557|    0.815|       -0.129|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.057|         -  |       1.685|         -  |    0.557|    0.815|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 1.599; Ideal Clock Offset To Actual Clock 0.185; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<6>       |   -0.016(R)|      FAST  |    1.615(R)|      SLOW  |    0.516|    0.885|       -0.185|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.016|         -  |       1.615|         -  |    0.516|    0.885|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 1.592; Ideal Clock Offset To Actual Clock 0.193; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<5>       |   -0.011(R)|      FAST  |    1.603(R)|      SLOW  |    0.511|    0.897|       -0.193|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.011|         -  |       1.603|         -  |    0.511|    0.897|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 1.621; Ideal Clock Offset To Actual Clock 0.087; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<4>       |   -0.103(R)|      FAST  |    1.724(R)|      SLOW  |    0.603|    0.776|       -0.087|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.103|         -  |       1.724|         -  |    0.603|    0.776|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 1.666; Ideal Clock Offset To Actual Clock 0.117; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<3>       |   -0.050(R)|      FAST  |    1.716(R)|      SLOW  |    0.550|    0.784|       -0.117|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.050|         -  |       1.716|         -  |    0.550|    0.784|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 1.681; Ideal Clock Offset To Actual Clock 0.084; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<2>       |   -0.076(R)|      FAST  |    1.757(R)|      SLOW  |    0.576|    0.743|       -0.084|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.076|         -  |       1.757|         -  |    0.576|    0.743|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 1.681; Ideal Clock Offset To Actual Clock 0.101; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<1>       |   -0.058(R)|      FAST  |    1.739(R)|      SLOW  |    0.558|    0.761|       -0.101|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.058|         -  |       1.739|         -  |    0.558|    0.761|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 1.671; Ideal Clock Offset To Actual Clock 0.154; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<0>       |   -0.010(R)|      FAST  |    1.681(R)|      SLOW  |    0.510|    0.819|       -0.154|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.010|         -  |       1.681|         -  |    0.510|    0.819|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 1.592; Ideal Clock Offset To Actual Clock 0.293; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_dv        |    0.089(R)|      FAST  |    1.503(R)|      SLOW  |    0.411|    0.997|       -0.293|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.089|         -  |       1.503|         -  |    0.411|    0.997|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 1.623; Ideal Clock Offset To Actual Clock 0.114; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_er        |   -0.075(R)|      FAST  |    1.698(R)|      SLOW  |    0.575|    0.802|       -0.114|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.075|         -  |       1.698|         -  |    0.575|    0.802|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 77496 paths, 0 nets, and 5230 connections

Design statistics:
   Minimum period:   4.761ns{1}   (Maximum frequency: 210.040MHz)
   Minimum input required time before clock:   0.089ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Oct 28 11:30:31 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1344 MB



