

================================================================
== Vitis HLS Report for 'matprod'
================================================================
* Date:           Wed Apr  3 20:46:18 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        first_accel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------------------+-----------+-------------+-----+---------------------+---------+
        |                                             |                                  |        Latency (cycles)       |    Latency (absolute)   |          Interval         | Pipeline|
        |                   Instance                  |              Module              |   min   |         max         |    min    |     max     | min |         max         |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------------------+-----------+-------------+-----+---------------------+---------+
        |grp_matprod_Pipeline_1_fu_189                |matprod_Pipeline_1                |        4|  4611686018427387904|  80.000 ns|  9.2e+10 sec|    4|  4611686018427387904|       no|
        |grp_matprod_Pipeline_2_fu_198                |matprod_Pipeline_2                |        4|  4611686018427387904|  80.000 ns|  9.2e+10 sec|    4|  4611686018427387904|       no|
        |grp_matprod_Pipeline_VITIS_LOOP_28_3_fu_207  |matprod_Pipeline_VITIS_LOOP_28_3  |        ?|                    ?|          ?|            ?|    ?|                    ?|       no|
        |grp_matprod_Pipeline_4_fu_219                |matprod_Pipeline_4                |        5|  4611686018427387904|   0.100 us|  9.2e+10 sec|    5|  4611686018427387904|       no|
        +---------------------------------------------+----------------------------------+---------+---------------------+-----------+-------------+-----+---------------------+---------+

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1_VITIS_LOOP_27_2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 10 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 19 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 24 31 
21 --> 22 
22 --> 23 
23 --> 20 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 11.9>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13" [first_accel/matprod.cpp:6]   --->   Operation 32 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 32, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m1, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m1, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m2, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m2, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m3, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m3, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %N1"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N1, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N1, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %N2"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N2, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N2, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %N3"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N3, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N3, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.00ns)   --->   "%N3_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %N3"   --->   Operation 51 'read' 'N3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 52 [1/1] (1.00ns)   --->   "%N2_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %N2"   --->   Operation 52 'read' 'N2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 53 [1/1] (1.00ns)   --->   "%N1_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %N1"   --->   Operation 53 'read' 'N1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 54 [1/1] (1.00ns)   --->   "%m3_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %m3"   --->   Operation 54 'read' 'm3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 55 [1/1] (1.00ns)   --->   "%m2_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %m2"   --->   Operation 55 'read' 'm2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 56 [1/1] (1.00ns)   --->   "%m1_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %m1"   --->   Operation 56 'read' 'm1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 57 [1/1] (3.25ns)   --->   "%m1_buffer = alloca i32 1" [first_accel/matprod.cpp:19]   --->   Operation 57 'alloca' 'm1_buffer' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 58 [1/1] (3.25ns)   --->   "%m2_buffer = alloca i32 1" [first_accel/matprod.cpp:20]   --->   Operation 58 'alloca' 'm2_buffer' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 59 [1/1] (3.25ns)   --->   "%m3_buffer = alloca i32 1" [first_accel/matprod.cpp:21]   --->   Operation 59 'alloca' 'm3_buffer' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 60 [1/1] (8.47ns)   --->   "%mul_ln23 = mul i32 %N2_read, i32 %N1_read" [first_accel/matprod.cpp:23]   --->   Operation 60 'mul' 'mul_ln23' <Predicate = true> <Delay = 8.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (2.43ns)   --->   "%icmp_ln23 = icmp_eq  i32 %mul_ln23, i32 0" [first_accel/matprod.cpp:23]   --->   Operation 61 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %loop-memcpy-expansion8.preheader, void %post-loop-memcpy-expansion7" [first_accel/matprod.cpp:23]   --->   Operation 62 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_cast = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %m1_read, i32 2, i32 31"   --->   Operation 63 'partselect' 'p_cast' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 14.6>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i30 %p_cast"   --->   Operation 64 'sext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i32 %p_cast_cast"   --->   Operation 65 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [7/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %mul_ln23" [first_accel/matprod.cpp:23]   --->   Operation 66 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 14.6>
ST_3 : Operation 67 [6/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %mul_ln23" [first_accel/matprod.cpp:23]   --->   Operation 67 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 14.6>
ST_4 : Operation 68 [5/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %mul_ln23" [first_accel/matprod.cpp:23]   --->   Operation 68 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 14.6>
ST_5 : Operation 69 [4/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %mul_ln23" [first_accel/matprod.cpp:23]   --->   Operation 69 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 14.6>
ST_6 : Operation 70 [3/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %mul_ln23" [first_accel/matprod.cpp:23]   --->   Operation 70 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 14.6>
ST_7 : Operation 71 [2/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %mul_ln23" [first_accel/matprod.cpp:23]   --->   Operation 71 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 14.6>
ST_8 : Operation 72 [1/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %mul_ln23" [first_accel/matprod.cpp:23]   --->   Operation 72 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 73 [2/2] (0.00ns)   --->   "%call_ln23 = call void @matprod_Pipeline_1, i32 %gmem, i30 %p_cast, i32 %m1_buffer, i32 %mul_ln23" [first_accel/matprod.cpp:23]   --->   Operation 73 'call' 'call_ln23' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 10.9>
ST_10 : Operation 74 [1/2] (0.00ns)   --->   "%call_ln23 = call void @matprod_Pipeline_1, i32 %gmem, i30 %p_cast, i32 %m1_buffer, i32 %mul_ln23" [first_accel/matprod.cpp:23]   --->   Operation 74 'call' 'call_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln0 = br void %post-loop-memcpy-expansion7"   --->   Operation 75 'br' 'br_ln0' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (8.47ns)   --->   "%mul_ln24 = mul i32 %N3_read, i32 %N2_read" [first_accel/matprod.cpp:24]   --->   Operation 76 'mul' 'mul_ln24' <Predicate = true> <Delay = 8.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 77 [1/1] (2.43ns)   --->   "%icmp_ln24 = icmp_eq  i32 %mul_ln24, i32 0" [first_accel/matprod.cpp:24]   --->   Operation 77 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %loop-memcpy-expansion2.preheader, void %VITIS_LOOP_26_1" [first_accel/matprod.cpp:24]   --->   Operation 78 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%p_cast1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %m2_read, i32 2, i32 31"   --->   Operation 79 'partselect' 'p_cast1' <Predicate = (!icmp_ln24)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 14.6>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%p_cast1_cast = sext i30 %p_cast1"   --->   Operation 80 'sext' 'p_cast1_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i32 %p_cast1_cast"   --->   Operation 81 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [7/7] (14.6ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %mul_ln24" [first_accel/matprod.cpp:24]   --->   Operation 82 'readreq' 'empty_30' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 14.6>
ST_12 : Operation 83 [6/7] (14.6ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %mul_ln24" [first_accel/matprod.cpp:24]   --->   Operation 83 'readreq' 'empty_30' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 14.6>
ST_13 : Operation 84 [5/7] (14.6ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %mul_ln24" [first_accel/matprod.cpp:24]   --->   Operation 84 'readreq' 'empty_30' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 14.6>
ST_14 : Operation 85 [4/7] (14.6ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %mul_ln24" [first_accel/matprod.cpp:24]   --->   Operation 85 'readreq' 'empty_30' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 14.6>
ST_15 : Operation 86 [3/7] (14.6ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %mul_ln24" [first_accel/matprod.cpp:24]   --->   Operation 86 'readreq' 'empty_30' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 14.6>
ST_16 : Operation 87 [2/7] (14.6ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %mul_ln24" [first_accel/matprod.cpp:24]   --->   Operation 87 'readreq' 'empty_30' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 14.6>
ST_17 : Operation 88 [1/7] (14.6ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %mul_ln24" [first_accel/matprod.cpp:24]   --->   Operation 88 'readreq' 'empty_30' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 89 [2/2] (0.00ns)   --->   "%call_ln24 = call void @matprod_Pipeline_2, i32 %gmem, i30 %p_cast1, i32 %m2_buffer, i32 %mul_ln24" [first_accel/matprod.cpp:24]   --->   Operation 89 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 8.47>
ST_19 : Operation 90 [1/2] (0.00ns)   --->   "%call_ln24 = call void @matprod_Pipeline_2, i32 %gmem, i30 %p_cast1, i32 %m2_buffer, i32 %mul_ln24" [first_accel/matprod.cpp:24]   --->   Operation 90 'call' 'call_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_26_1"   --->   Operation 91 'br' 'br_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_19 : Operation 92 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 92 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 93 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 93 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 94 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 94 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i32 %N3_read" [first_accel/matprod.cpp:26]   --->   Operation 95 'trunc' 'trunc_ln26' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = trunc i32 %N2_read" [first_accel/matprod.cpp:26]   --->   Operation 96 'trunc' 'trunc_ln26_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i32 %N1_read" [first_accel/matprod.cpp:26]   --->   Operation 97 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i32 %N3_read" [first_accel/matprod.cpp:26]   --->   Operation 98 'zext' 'zext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 99 [1/1] (8.47ns)   --->   "%mul_ln26 = mul i64 %zext_ln26, i64 %zext_ln26_1" [first_accel/matprod.cpp:26]   --->   Operation 99 'mul' 'mul_ln26' <Predicate = true> <Delay = 8.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 100 [1/1] (1.61ns)   --->   "%store_ln26 = store i64 0, i64 %indvar_flatten" [first_accel/matprod.cpp:26]   --->   Operation 100 'store' 'store_ln26' <Predicate = true> <Delay = 1.61>
ST_19 : Operation 101 [1/1] (1.61ns)   --->   "%store_ln26 = store i31 0, i31 %i" [first_accel/matprod.cpp:26]   --->   Operation 101 'store' 'store_ln26' <Predicate = true> <Delay = 1.61>
ST_19 : Operation 102 [1/1] (1.61ns)   --->   "%store_ln26 = store i31 0, i31 %j" [first_accel/matprod.cpp:26]   --->   Operation 102 'store' 'store_ln26' <Predicate = true> <Delay = 1.61>
ST_19 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln26 = br void %VITIS_LOOP_28_3" [first_accel/matprod.cpp:26]   --->   Operation 103 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 11.8>
ST_20 : Operation 104 [1/1] (0.00ns)   --->   "%j_1 = load i31 %j" [first_accel/matprod.cpp:27]   --->   Operation 104 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 105 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i64 %indvar_flatten" [first_accel/matprod.cpp:26]   --->   Operation 105 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i31 %j_1" [first_accel/matprod.cpp:27]   --->   Operation 106 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 107 [1/1] (2.43ns)   --->   "%icmp_ln27 = icmp_slt  i32 %zext_ln27, i32 %N3_read" [first_accel/matprod.cpp:27]   --->   Operation 107 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 108 [1/1] (2.83ns)   --->   "%icmp_ln26 = icmp_eq  i64 %indvar_flatten_load, i64 %mul_ln26" [first_accel/matprod.cpp:26]   --->   Operation 108 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 2.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 109 [1/1] (3.56ns)   --->   "%add_ln26 = add i64 %indvar_flatten_load, i64 1" [first_accel/matprod.cpp:26]   --->   Operation 109 'add' 'add_ln26' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.inc33.loopexit, void %for.end35.loopexit" [first_accel/matprod.cpp:26]   --->   Operation 110 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 111 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [first_accel/matprod.cpp:26]   --->   Operation 111 'load' 'i_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 112 [1/1] (0.94ns)   --->   "%select_ln26 = select i1 %icmp_ln27, i31 %j_1, i31 0" [first_accel/matprod.cpp:26]   --->   Operation 112 'select' 'select_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 113 [1/1] (2.66ns)   --->   "%add_ln26_1 = add i31 %i_load, i31 1" [first_accel/matprod.cpp:26]   --->   Operation 113 'add' 'add_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 114 [1/1] (0.94ns)   --->   "%select_ln26_1 = select i1 %icmp_ln27, i31 %i_load, i31 %add_ln26_1" [first_accel/matprod.cpp:26]   --->   Operation 114 'select' 'select_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln26_2 = trunc i31 %select_ln26_1" [first_accel/matprod.cpp:26]   --->   Operation 115 'trunc' 'trunc_ln26_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 116 [1/1] (4.73ns)   --->   "%mul_ln26_1 = mul i10 %trunc_ln26_2, i10 %trunc_ln26_1" [first_accel/matprod.cpp:26]   --->   Operation 116 'mul' 'mul_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 4.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 117 [3/3] (1.45ns) (grouped into DSP with root node add_ln33)   --->   "%mul_ln26_2 = mul i10 %trunc_ln26_2, i10 %trunc_ln26" [first_accel/matprod.cpp:26]   --->   Operation 117 'mul' 'mul_ln26_2' <Predicate = (!icmp_ln26)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i31 %select_ln26" [first_accel/matprod.cpp:27]   --->   Operation 118 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 119 [2/2] (0.00ns)   --->   "%call_ln26 = call void @matprod_Pipeline_VITIS_LOOP_28_3, i32 %N2_read, i10 %mul_ln26_1, i32 %m1_buffer, i10 %trunc_ln26, i10 %trunc_ln27, i32 %m2_buffer, i32 %regc" [first_accel/matprod.cpp:26]   --->   Operation 119 'call' 'call_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 120 [1/1] (2.66ns)   --->   "%add_ln27 = add i31 %select_ln26, i31 1" [first_accel/matprod.cpp:27]   --->   Operation 120 'add' 'add_ln27' <Predicate = (!icmp_ln26)> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 121 [1/1] (1.61ns)   --->   "%store_ln27 = store i64 %add_ln26, i64 %indvar_flatten" [first_accel/matprod.cpp:27]   --->   Operation 121 'store' 'store_ln27' <Predicate = (!icmp_ln26)> <Delay = 1.61>
ST_20 : Operation 122 [1/1] (1.61ns)   --->   "%store_ln27 = store i31 %select_ln26_1, i31 %i" [first_accel/matprod.cpp:27]   --->   Operation 122 'store' 'store_ln27' <Predicate = (!icmp_ln26)> <Delay = 1.61>
ST_20 : Operation 123 [1/1] (1.61ns)   --->   "%store_ln27 = store i31 %add_ln27, i31 %j" [first_accel/matprod.cpp:27]   --->   Operation 123 'store' 'store_ln27' <Predicate = (!icmp_ln26)> <Delay = 1.61>
ST_20 : Operation 124 [1/1] (8.47ns)   --->   "%mul_ln37 = mul i32 %N3_read, i32 %N1_read" [first_accel/matprod.cpp:37]   --->   Operation 124 'mul' 'mul_ln37' <Predicate = (icmp_ln26)> <Delay = 8.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 125 [1/1] (2.43ns)   --->   "%icmp_ln37 = icmp_eq  i32 %mul_ln37, i32 0" [first_accel/matprod.cpp:37]   --->   Operation 125 'icmp' 'icmp_ln37' <Predicate = (icmp_ln26)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %loop-memcpy-expansion.preheader, void %post-loop-memcpy-expansion" [first_accel/matprod.cpp:37]   --->   Operation 126 'br' 'br_ln37' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 127 [1/1] (0.00ns)   --->   "%p_cast3 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %m3_read, i32 2, i32 31"   --->   Operation 127 'partselect' 'p_cast3' <Predicate = (icmp_ln26 & !icmp_ln37)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 1.45>
ST_21 : Operation 128 [2/3] (1.45ns) (grouped into DSP with root node add_ln33)   --->   "%mul_ln26_2 = mul i10 %trunc_ln26_2, i10 %trunc_ln26" [first_accel/matprod.cpp:26]   --->   Operation 128 'mul' 'mul_ln26_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 129 [1/2] (0.00ns)   --->   "%call_ln26 = call void @matprod_Pipeline_VITIS_LOOP_28_3, i32 %N2_read, i10 %mul_ln26_1, i32 %m1_buffer, i10 %trunc_ln26, i10 %trunc_ln27, i32 %m2_buffer, i32 %regc" [first_accel/matprod.cpp:26]   --->   Operation 129 'call' 'call_ln26' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 2.10>
ST_22 : Operation 130 [1/3] (0.00ns) (grouped into DSP with root node add_ln33)   --->   "%mul_ln26_2 = mul i10 %trunc_ln26_2, i10 %trunc_ln26" [first_accel/matprod.cpp:26]   --->   Operation 130 'mul' 'mul_ln26_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 131 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33 = add i10 %trunc_ln27, i10 %mul_ln26_2" [first_accel/matprod.cpp:33]   --->   Operation 131 'add' 'add_ln33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 5.35>
ST_23 : Operation 132 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_26_1_VITIS_LOOP_27_2_str"   --->   Operation 132 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 133 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [first_accel/matprod.cpp:27]   --->   Operation 133 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 134 [1/1] (0.00ns)   --->   "%regc_load = load i32 %regc" [first_accel/matprod.cpp:33]   --->   Operation 134 'load' 'regc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 135 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33 = add i10 %trunc_ln27, i10 %mul_ln26_2" [first_accel/matprod.cpp:33]   --->   Operation 135 'add' 'add_ln33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i10 %add_ln33" [first_accel/matprod.cpp:33]   --->   Operation 136 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 137 [1/1] (0.00ns)   --->   "%m3_buffer_addr = getelementptr i32 %m3_buffer, i32 0, i32 %zext_ln33" [first_accel/matprod.cpp:33]   --->   Operation 137 'getelementptr' 'm3_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 138 [1/1] (3.25ns)   --->   "%store_ln33 = store i32 %regc_load, i10 %m3_buffer_addr" [first_accel/matprod.cpp:33]   --->   Operation 138 'store' 'store_ln33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln27 = br void %VITIS_LOOP_28_3" [first_accel/matprod.cpp:27]   --->   Operation 139 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>

State 24 <SV = 20> <Delay = 14.6>
ST_24 : Operation 140 [1/1] (0.00ns)   --->   "%p_cast3_cast = sext i30 %p_cast3"   --->   Operation 140 'sext' 'p_cast3_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 141 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i32 %p_cast3_cast"   --->   Operation 141 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 142 [1/1] (14.6ns)   --->   "%empty_31 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln37" [first_accel/matprod.cpp:37]   --->   Operation 142 'writereq' 'empty_31' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 21> <Delay = 0.00>
ST_25 : Operation 143 [2/2] (0.00ns)   --->   "%call_ln37 = call void @matprod_Pipeline_4, i32 %gmem, i30 %p_cast3, i32 %m3_buffer, i32 %mul_ln37" [first_accel/matprod.cpp:37]   --->   Operation 143 'call' 'call_ln37' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 22> <Delay = 0.00>
ST_26 : Operation 144 [1/2] (0.00ns)   --->   "%call_ln37 = call void @matprod_Pipeline_4, i32 %gmem, i30 %p_cast3, i32 %m3_buffer, i32 %mul_ln37" [first_accel/matprod.cpp:37]   --->   Operation 144 'call' 'call_ln37' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 23> <Delay = 14.6>
ST_27 : Operation 145 [5/5] (14.6ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [first_accel/matprod.cpp:38]   --->   Operation 145 'writeresp' 'empty_32' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 24> <Delay = 14.6>
ST_28 : Operation 146 [4/5] (14.6ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [first_accel/matprod.cpp:38]   --->   Operation 146 'writeresp' 'empty_32' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 25> <Delay = 14.6>
ST_29 : Operation 147 [3/5] (14.6ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [first_accel/matprod.cpp:38]   --->   Operation 147 'writeresp' 'empty_32' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 26> <Delay = 14.6>
ST_30 : Operation 148 [2/5] (14.6ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [first_accel/matprod.cpp:38]   --->   Operation 148 'writeresp' 'empty_32' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 27> <Delay = 14.6>
ST_31 : Operation 149 [1/5] (14.6ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [first_accel/matprod.cpp:38]   --->   Operation 149 'writeresp' 'empty_32' <Predicate = (!icmp_ln37)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln38 = br void %post-loop-memcpy-expansion" [first_accel/matprod.cpp:38]   --->   Operation 150 'br' 'br_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 151 [1/1] (0.00ns)   --->   "%ret_ln38 = ret" [first_accel/matprod.cpp:38]   --->   Operation 151 'ret' 'ret_ln38' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ m1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ N1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ N2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ N3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regc]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln6   (spectopmodule) [ 00000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000]
N3_read             (read         ) [ 00111111111111111111111100000000]
N2_read             (read         ) [ 00111111111111111111111100000000]
N1_read             (read         ) [ 00111111111111111111111100000000]
m3_read             (read         ) [ 00111111111111111111111100000000]
m2_read             (read         ) [ 00111111111000000000000000000000]
m1_read             (read         ) [ 00000000000000000000000000000000]
m1_buffer           (alloca       ) [ 00111111111111111111111100000000]
m2_buffer           (alloca       ) [ 00111111111111111111111100000000]
m3_buffer           (alloca       ) [ 00111111111111111111111111100000]
mul_ln23            (mul          ) [ 00111111111000000000000000000000]
icmp_ln23           (icmp         ) [ 01111111111000000000000000000000]
br_ln23             (br           ) [ 00000000000000000000000000000000]
p_cast              (partselect   ) [ 00111111111000000000000000000000]
p_cast_cast         (sext         ) [ 00000000000000000000000000000000]
gmem_addr           (getelementptr) [ 00011111100000000000000000000000]
empty               (readreq      ) [ 00000000000000000000000000000000]
call_ln23           (call         ) [ 00000000000000000000000000000000]
br_ln0              (br           ) [ 00000000000000000000000000000000]
mul_ln24            (mul          ) [ 00000000000111111111000000000000]
icmp_ln24           (icmp         ) [ 00000000001111111111000000000000]
br_ln24             (br           ) [ 00000000000000000000000000000000]
p_cast1             (partselect   ) [ 00000000000111111111000000000000]
p_cast1_cast        (sext         ) [ 00000000000000000000000000000000]
gmem_addr_1         (getelementptr) [ 00000000000011111100000000000000]
empty_30            (readreq      ) [ 00000000000000000000000000000000]
call_ln24           (call         ) [ 00000000000000000000000000000000]
br_ln0              (br           ) [ 00000000000000000000000000000000]
j                   (alloca       ) [ 00000000000000000001111100000000]
i                   (alloca       ) [ 00000000000000000001111100000000]
indvar_flatten      (alloca       ) [ 00000000000000000001111100000000]
trunc_ln26          (trunc        ) [ 00000000000000000000111100000000]
trunc_ln26_1        (trunc        ) [ 00000000000000000000111100000000]
zext_ln26           (zext         ) [ 00000000000000000000000000000000]
zext_ln26_1         (zext         ) [ 00000000000000000000000000000000]
mul_ln26            (mul          ) [ 00000000000000000000111100000000]
store_ln26          (store        ) [ 00000000000000000000000000000000]
store_ln26          (store        ) [ 00000000000000000000000000000000]
store_ln26          (store        ) [ 00000000000000000000000000000000]
br_ln26             (br           ) [ 00000000000000000000000000000000]
j_1                 (load         ) [ 00000000000000000000000000000000]
indvar_flatten_load (load         ) [ 00000000000000000000000000000000]
zext_ln27           (zext         ) [ 00000000000000000000000000000000]
icmp_ln27           (icmp         ) [ 00000000000000000000000000000000]
icmp_ln26           (icmp         ) [ 00000000000000000000111100000000]
add_ln26            (add          ) [ 00000000000000000000000000000000]
br_ln26             (br           ) [ 00000000000000000000000000000000]
i_load              (load         ) [ 00000000000000000000000000000000]
select_ln26         (select       ) [ 00000000000000000000000000000000]
add_ln26_1          (add          ) [ 00000000000000000000000000000000]
select_ln26_1       (select       ) [ 00000000000000000000000000000000]
trunc_ln26_2        (trunc        ) [ 00000000000000000000011000000000]
mul_ln26_1          (mul          ) [ 00000000000000000000010000000000]
trunc_ln27          (trunc        ) [ 00000000000000000000011100000000]
add_ln27            (add          ) [ 00000000000000000000000000000000]
store_ln27          (store        ) [ 00000000000000000000000000000000]
store_ln27          (store        ) [ 00000000000000000000000000000000]
store_ln27          (store        ) [ 00000000000000000000000000000000]
mul_ln37            (mul          ) [ 00000000000000000000000011100000]
icmp_ln37           (icmp         ) [ 00000000000000000000111111111111]
br_ln37             (br           ) [ 00000000000000000000000000000000]
p_cast3             (partselect   ) [ 00000000000000000000000011100000]
call_ln26           (call         ) [ 00000000000000000000000000000000]
mul_ln26_2          (mul          ) [ 00000000000000000000000100000000]
specloopname_ln0    (specloopname ) [ 00000000000000000000000000000000]
specloopname_ln27   (specloopname ) [ 00000000000000000000000000000000]
regc_load           (load         ) [ 00000000000000000000000000000000]
add_ln33            (add          ) [ 00000000000000000000000000000000]
zext_ln33           (zext         ) [ 00000000000000000000000000000000]
m3_buffer_addr      (getelementptr) [ 00000000000000000000000000000000]
store_ln33          (store        ) [ 00000000000000000000000000000000]
br_ln27             (br           ) [ 00000000000000000000000000000000]
p_cast3_cast        (sext         ) [ 00000000000000000000000000000000]
gmem_addr_2         (getelementptr) [ 00000000000000000000000001111111]
empty_31            (writereq     ) [ 00000000000000000000000000000000]
call_ln37           (call         ) [ 00000000000000000000000000000000]
empty_32            (writeresp    ) [ 00000000000000000000000000000000]
br_ln38             (br           ) [ 00000000000000000000000000000000]
ret_ln38            (ret          ) [ 00000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="N1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="N2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="N3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="regc">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regc"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matprod_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matprod_Pipeline_2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matprod_Pipeline_VITIS_LOOP_28_3"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_26_1_VITIS_LOOP_27_2_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matprod_Pipeline_4"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="m1_buffer_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m1_buffer/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="m2_buffer_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m2_buffer/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="m3_buffer_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m3_buffer/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="j_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/19 "/>
</bind>
</comp>

<comp id="114" class="1004" name="i_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/19 "/>
</bind>
</comp>

<comp id="118" class="1004" name="indvar_flatten_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/19 "/>
</bind>
</comp>

<comp id="122" class="1004" name="N3_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N3_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="N2_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N2_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="N1_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N1_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="m3_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m3_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="m2_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m2_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="m1_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m1_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_readreq_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="32" slack="1"/>
<pin id="162" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_readreq_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="32" slack="1"/>
<pin id="168" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_30/11 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_writeresp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="0" index="2" bw="32" slack="1"/>
<pin id="174" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_31/24 empty_32/27 "/>
</bind>
</comp>

<comp id="177" class="1004" name="m3_buffer_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="10" slack="0"/>
<pin id="181" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m3_buffer_addr/23 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln33_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="10" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/23 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_matprod_Pipeline_1_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="0" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="0" index="2" bw="30" slack="8"/>
<pin id="193" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="194" dir="0" index="4" bw="32" slack="8"/>
<pin id="195" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln23/9 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_matprod_Pipeline_2_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="0" index="2" bw="30" slack="8"/>
<pin id="202" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="203" dir="0" index="4" bw="32" slack="8"/>
<pin id="204" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln24/18 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_matprod_Pipeline_VITIS_LOOP_28_3_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="0" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="19"/>
<pin id="210" dir="0" index="2" bw="10" slack="0"/>
<pin id="211" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="212" dir="0" index="4" bw="10" slack="1"/>
<pin id="213" dir="0" index="5" bw="10" slack="0"/>
<pin id="214" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="215" dir="0" index="7" bw="32" slack="0"/>
<pin id="216" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln26/20 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_matprod_Pipeline_4_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="0" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="0" index="2" bw="30" slack="2"/>
<pin id="223" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="224" dir="0" index="4" bw="32" slack="2"/>
<pin id="225" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln37/25 "/>
</bind>
</comp>

<comp id="228" class="1004" name="mul_ln23_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln23/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="icmp_ln23_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_cast_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="30" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="0" index="2" bw="3" slack="0"/>
<pin id="244" dir="0" index="3" bw="6" slack="0"/>
<pin id="245" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="p_cast_cast_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="30" slack="1"/>
<pin id="252" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_cast/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="gmem_addr_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="30" slack="0"/>
<pin id="256" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="mul_ln24_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="9"/>
<pin id="262" dir="0" index="1" bw="32" slack="9"/>
<pin id="263" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln24/10 "/>
</bind>
</comp>

<comp id="264" class="1004" name="icmp_ln24_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/10 "/>
</bind>
</comp>

<comp id="270" class="1004" name="p_cast1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="30" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="9"/>
<pin id="273" dir="0" index="2" bw="3" slack="0"/>
<pin id="274" dir="0" index="3" bw="6" slack="0"/>
<pin id="275" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast1/10 "/>
</bind>
</comp>

<comp id="279" class="1004" name="p_cast1_cast_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="30" slack="1"/>
<pin id="281" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast1_cast/11 "/>
</bind>
</comp>

<comp id="282" class="1004" name="gmem_addr_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="30" slack="0"/>
<pin id="285" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/11 "/>
</bind>
</comp>

<comp id="289" class="1004" name="trunc_ln26_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="18"/>
<pin id="291" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/19 "/>
</bind>
</comp>

<comp id="292" class="1004" name="trunc_ln26_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="18"/>
<pin id="294" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26_1/19 "/>
</bind>
</comp>

<comp id="295" class="1004" name="zext_ln26_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="18"/>
<pin id="297" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/19 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln26_1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="18"/>
<pin id="300" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/19 "/>
</bind>
</comp>

<comp id="301" class="1004" name="mul_ln26_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln26/19 "/>
</bind>
</comp>

<comp id="307" class="1004" name="store_ln26_store_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="64" slack="0"/>
<pin id="310" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/19 "/>
</bind>
</comp>

<comp id="312" class="1004" name="store_ln26_store_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="31" slack="0"/>
<pin id="315" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/19 "/>
</bind>
</comp>

<comp id="317" class="1004" name="store_ln26_store_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="31" slack="0"/>
<pin id="320" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/19 "/>
</bind>
</comp>

<comp id="322" class="1004" name="j_1_load_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="31" slack="1"/>
<pin id="324" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/20 "/>
</bind>
</comp>

<comp id="325" class="1004" name="indvar_flatten_load_load_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="64" slack="1"/>
<pin id="327" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/20 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln27_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="31" slack="0"/>
<pin id="330" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/20 "/>
</bind>
</comp>

<comp id="332" class="1004" name="icmp_ln27_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="31" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="19"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/20 "/>
</bind>
</comp>

<comp id="337" class="1004" name="icmp_ln26_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="64" slack="0"/>
<pin id="339" dir="0" index="1" bw="64" slack="1"/>
<pin id="340" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/20 "/>
</bind>
</comp>

<comp id="342" class="1004" name="add_ln26_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="64" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/20 "/>
</bind>
</comp>

<comp id="348" class="1004" name="i_load_load_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="31" slack="1"/>
<pin id="350" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/20 "/>
</bind>
</comp>

<comp id="351" class="1004" name="select_ln26_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="31" slack="0"/>
<pin id="354" dir="0" index="2" bw="1" slack="0"/>
<pin id="355" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26/20 "/>
</bind>
</comp>

<comp id="359" class="1004" name="add_ln26_1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="31" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/20 "/>
</bind>
</comp>

<comp id="365" class="1004" name="select_ln26_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="31" slack="0"/>
<pin id="368" dir="0" index="2" bw="31" slack="0"/>
<pin id="369" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_1/20 "/>
</bind>
</comp>

<comp id="373" class="1004" name="trunc_ln26_2_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="31" slack="0"/>
<pin id="375" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26_2/20 "/>
</bind>
</comp>

<comp id="377" class="1004" name="mul_ln26_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="10" slack="0"/>
<pin id="379" dir="0" index="1" bw="10" slack="1"/>
<pin id="380" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln26_1/20 "/>
</bind>
</comp>

<comp id="383" class="1004" name="trunc_ln27_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="31" slack="0"/>
<pin id="385" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/20 "/>
</bind>
</comp>

<comp id="388" class="1004" name="add_ln27_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="31" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/20 "/>
</bind>
</comp>

<comp id="394" class="1004" name="store_ln27_store_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="64" slack="0"/>
<pin id="396" dir="0" index="1" bw="64" slack="1"/>
<pin id="397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/20 "/>
</bind>
</comp>

<comp id="399" class="1004" name="store_ln27_store_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="31" slack="0"/>
<pin id="401" dir="0" index="1" bw="31" slack="1"/>
<pin id="402" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/20 "/>
</bind>
</comp>

<comp id="404" class="1004" name="store_ln27_store_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="31" slack="0"/>
<pin id="406" dir="0" index="1" bw="31" slack="1"/>
<pin id="407" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/20 "/>
</bind>
</comp>

<comp id="409" class="1004" name="mul_ln37_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="19"/>
<pin id="411" dir="0" index="1" bw="32" slack="19"/>
<pin id="412" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37/20 "/>
</bind>
</comp>

<comp id="413" class="1004" name="icmp_ln37_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/20 "/>
</bind>
</comp>

<comp id="419" class="1004" name="p_cast3_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="30" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="19"/>
<pin id="422" dir="0" index="2" bw="3" slack="0"/>
<pin id="423" dir="0" index="3" bw="6" slack="0"/>
<pin id="424" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast3/20 "/>
</bind>
</comp>

<comp id="428" class="1004" name="regc_load_load_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="regc_load/23 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln33_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="10" slack="0"/>
<pin id="435" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/23 "/>
</bind>
</comp>

<comp id="437" class="1004" name="p_cast3_cast_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="30" slack="1"/>
<pin id="439" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast3_cast/24 "/>
</bind>
</comp>

<comp id="440" class="1004" name="gmem_addr_2_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="0" index="1" bw="30" slack="0"/>
<pin id="443" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/24 "/>
</bind>
</comp>

<comp id="447" class="1007" name="grp_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="10" slack="0"/>
<pin id="449" dir="0" index="1" bw="10" slack="1"/>
<pin id="450" dir="0" index="2" bw="10" slack="2147483647"/>
<pin id="451" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln26_2/20 add_ln33/22 "/>
</bind>
</comp>

<comp id="454" class="1005" name="N3_read_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="9"/>
<pin id="456" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="N3_read "/>
</bind>
</comp>

<comp id="463" class="1005" name="N2_read_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="9"/>
<pin id="465" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="N2_read "/>
</bind>
</comp>

<comp id="470" class="1005" name="N1_read_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="18"/>
<pin id="472" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opset="N1_read "/>
</bind>
</comp>

<comp id="476" class="1005" name="m3_read_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="19"/>
<pin id="478" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="m3_read "/>
</bind>
</comp>

<comp id="481" class="1005" name="m2_read_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="9"/>
<pin id="483" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="m2_read "/>
</bind>
</comp>

<comp id="486" class="1005" name="mul_ln23_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="1"/>
<pin id="488" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln23 "/>
</bind>
</comp>

<comp id="492" class="1005" name="icmp_ln23_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="9"/>
<pin id="494" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="496" class="1005" name="p_cast_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="30" slack="1"/>
<pin id="498" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="502" class="1005" name="gmem_addr_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="1"/>
<pin id="504" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="507" class="1005" name="mul_ln24_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="1"/>
<pin id="509" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln24 "/>
</bind>
</comp>

<comp id="513" class="1005" name="icmp_ln24_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="9"/>
<pin id="515" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

<comp id="517" class="1005" name="p_cast1_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="30" slack="1"/>
<pin id="519" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="p_cast1 "/>
</bind>
</comp>

<comp id="523" class="1005" name="gmem_addr_1_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="1"/>
<pin id="525" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="528" class="1005" name="j_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="31" slack="0"/>
<pin id="530" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="535" class="1005" name="i_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="31" slack="0"/>
<pin id="537" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="542" class="1005" name="indvar_flatten_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="64" slack="0"/>
<pin id="544" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="549" class="1005" name="trunc_ln26_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="10" slack="1"/>
<pin id="551" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln26 "/>
</bind>
</comp>

<comp id="555" class="1005" name="trunc_ln26_1_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="10" slack="1"/>
<pin id="557" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln26_1 "/>
</bind>
</comp>

<comp id="560" class="1005" name="mul_ln26_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="64" slack="1"/>
<pin id="562" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln26 "/>
</bind>
</comp>

<comp id="568" class="1005" name="trunc_ln26_2_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="10" slack="1"/>
<pin id="570" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln26_2 "/>
</bind>
</comp>

<comp id="573" class="1005" name="mul_ln26_1_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="10" slack="1"/>
<pin id="575" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln26_1 "/>
</bind>
</comp>

<comp id="578" class="1005" name="trunc_ln27_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="10" slack="1"/>
<pin id="580" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln27 "/>
</bind>
</comp>

<comp id="584" class="1005" name="mul_ln37_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="1"/>
<pin id="586" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln37 "/>
</bind>
</comp>

<comp id="590" class="1005" name="icmp_ln37_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="8"/>
<pin id="592" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln37 "/>
</bind>
</comp>

<comp id="594" class="1005" name="p_cast3_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="30" slack="1"/>
<pin id="596" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="p_cast3 "/>
</bind>
</comp>

<comp id="600" class="1005" name="gmem_addr_2_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="3"/>
<pin id="602" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="62" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="62" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="62" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="62" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="62" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="62" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="60" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="60" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="60" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="60" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="60" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="60" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="70" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="169"><net_src comp="70" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="92" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="96" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="182"><net_src comp="24" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="188"><net_src comp="177" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="196"><net_src comp="72" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="0" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="205"><net_src comp="74" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="0" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="217"><net_src comp="84" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="218"><net_src comp="14" pin="0"/><net_sink comp="207" pin=7"/></net>

<net id="226"><net_src comp="94" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="0" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="232"><net_src comp="128" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="134" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="228" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="24" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="64" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="152" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="66" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="249"><net_src comp="68" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="257"><net_src comp="0" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="250" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="259"><net_src comp="253" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="268"><net_src comp="260" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="24" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="64" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="66" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="278"><net_src comp="68" pin="0"/><net_sink comp="270" pin=3"/></net>

<net id="286"><net_src comp="0" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="279" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="288"><net_src comp="282" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="305"><net_src comp="295" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="298" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="76" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="78" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="321"><net_src comp="78" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="331"><net_src comp="322" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="328" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="325" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="325" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="80" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="356"><net_src comp="332" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="322" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="78" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="363"><net_src comp="348" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="82" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="370"><net_src comp="332" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="348" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="359" pin="2"/><net_sink comp="365" pin=2"/></net>

<net id="376"><net_src comp="365" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="373" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="377" pin="2"/><net_sink comp="207" pin=2"/></net>

<net id="386"><net_src comp="351" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="207" pin=5"/></net>

<net id="392"><net_src comp="351" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="82" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="342" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="365" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="388" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="417"><net_src comp="409" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="24" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="425"><net_src comp="64" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="66" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="427"><net_src comp="68" pin="0"/><net_sink comp="419" pin=3"/></net>

<net id="431"><net_src comp="14" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="436"><net_src comp="433" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="444"><net_src comp="0" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="437" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="446"><net_src comp="440" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="452"><net_src comp="373" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="447" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="457"><net_src comp="122" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="459"><net_src comp="454" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="460"><net_src comp="454" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="461"><net_src comp="454" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="462"><net_src comp="454" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="466"><net_src comp="128" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="468"><net_src comp="463" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="469"><net_src comp="463" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="473"><net_src comp="134" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="475"><net_src comp="470" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="479"><net_src comp="140" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="484"><net_src comp="146" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="489"><net_src comp="228" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="491"><net_src comp="486" pin="1"/><net_sink comp="189" pin=4"/></net>

<net id="495"><net_src comp="234" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="240" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="505"><net_src comp="253" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="510"><net_src comp="260" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="512"><net_src comp="507" pin="1"/><net_sink comp="198" pin=4"/></net>

<net id="516"><net_src comp="264" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="520"><net_src comp="270" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="522"><net_src comp="517" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="526"><net_src comp="282" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="531"><net_src comp="110" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="533"><net_src comp="528" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="534"><net_src comp="528" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="538"><net_src comp="114" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="540"><net_src comp="535" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="541"><net_src comp="535" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="545"><net_src comp="118" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="547"><net_src comp="542" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="548"><net_src comp="542" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="552"><net_src comp="289" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="554"><net_src comp="549" pin="1"/><net_sink comp="207" pin=4"/></net>

<net id="558"><net_src comp="292" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="563"><net_src comp="301" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="571"><net_src comp="373" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="576"><net_src comp="377" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="581"><net_src comp="383" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="207" pin=5"/></net>

<net id="583"><net_src comp="578" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="587"><net_src comp="409" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="589"><net_src comp="584" pin="1"/><net_sink comp="219" pin=4"/></net>

<net id="593"><net_src comp="413" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="597"><net_src comp="419" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="599"><net_src comp="594" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="603"><net_src comp="440" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="170" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {24 25 26 27 28 29 30 31 }
	Port: regc | {20 21 }
 - Input state : 
	Port: matprod : gmem | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
	Port: matprod : m1 | {1 }
	Port: matprod : m2 | {1 }
	Port: matprod : m3 | {1 }
	Port: matprod : N1 | {1 }
	Port: matprod : N2 | {1 }
	Port: matprod : N3 | {1 }
	Port: matprod : regc | {20 21 23 }
  - Chain level:
	State 1
		icmp_ln23 : 1
		br_ln23 : 2
	State 2
		gmem_addr : 1
		empty : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		icmp_ln24 : 1
		br_ln24 : 2
	State 11
		gmem_addr_1 : 1
		empty_30 : 2
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		mul_ln26 : 1
		store_ln26 : 1
		store_ln26 : 1
		store_ln26 : 1
	State 20
		zext_ln27 : 1
		icmp_ln27 : 2
		icmp_ln26 : 1
		add_ln26 : 1
		br_ln26 : 2
		select_ln26 : 3
		add_ln26_1 : 1
		select_ln26_1 : 3
		trunc_ln26_2 : 4
		mul_ln26_1 : 5
		mul_ln26_2 : 5
		trunc_ln27 : 4
		call_ln26 : 6
		add_ln27 : 4
		store_ln27 : 2
		store_ln27 : 4
		store_ln27 : 5
		icmp_ln37 : 1
		br_ln37 : 2
	State 21
	State 22
		add_ln33 : 1
	State 23
		zext_ln33 : 1
		m3_buffer_addr : 2
		store_ln33 : 3
	State 24
		gmem_addr_2 : 1
		empty_31 : 2
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |        grp_matprod_Pipeline_1_fu_189        |    0    |    0    |   199   |    97   |
|   call   |        grp_matprod_Pipeline_2_fu_198        |    0    |    0    |   199   |    97   |
|          | grp_matprod_Pipeline_VITIS_LOOP_28_3_fu_207 |    5    |   4.83  |   608   |   537   |
|          |        grp_matprod_Pipeline_4_fu_219        |    0    |   1.61  |   199   |   106   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               mul_ln23_fu_228               |    3    |    0    |    0    |    21   |
|          |               mul_ln24_fu_260               |    3    |    0    |    0    |    21   |
|    mul   |               mul_ln26_fu_301               |    3    |    0    |    0    |    21   |
|          |              mul_ln26_1_fu_377              |    0    |    0    |    0    |    63   |
|          |               mul_ln37_fu_409               |    3    |    0    |    0    |    21   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               add_ln26_fu_342               |    0    |    0    |    0    |    71   |
|    add   |              add_ln26_1_fu_359              |    0    |    0    |    0    |    38   |
|          |               add_ln27_fu_388               |    0    |    0    |    0    |    38   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               icmp_ln23_fu_234              |    0    |    0    |    0    |    18   |
|          |               icmp_ln24_fu_264              |    0    |    0    |    0    |    18   |
|   icmp   |               icmp_ln27_fu_332              |    0    |    0    |    0    |    18   |
|          |               icmp_ln26_fu_337              |    0    |    0    |    0    |    29   |
|          |               icmp_ln37_fu_413              |    0    |    0    |    0    |    18   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|  select  |              select_ln26_fu_351             |    0    |    0    |    0    |    31   |
|          |             select_ln26_1_fu_365            |    0    |    0    |    0    |    31   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|  muladd  |                  grp_fu_447                 |    1    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |             N3_read_read_fu_122             |    0    |    0    |    0    |    0    |
|          |             N2_read_read_fu_128             |    0    |    0    |    0    |    0    |
|   read   |             N1_read_read_fu_134             |    0    |    0    |    0    |    0    |
|          |             m3_read_read_fu_140             |    0    |    0    |    0    |    0    |
|          |             m2_read_read_fu_146             |    0    |    0    |    0    |    0    |
|          |             m1_read_read_fu_152             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|  readreq |              grp_readreq_fu_158             |    0    |    0    |    0    |    0    |
|          |              grp_readreq_fu_164             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
| writeresp|             grp_writeresp_fu_170            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                p_cast_fu_240                |    0    |    0    |    0    |    0    |
|partselect|                p_cast1_fu_270               |    0    |    0    |    0    |    0    |
|          |                p_cast3_fu_419               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              p_cast_cast_fu_250             |    0    |    0    |    0    |    0    |
|   sext   |             p_cast1_cast_fu_279             |    0    |    0    |    0    |    0    |
|          |             p_cast3_cast_fu_437             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              trunc_ln26_fu_289              |    0    |    0    |    0    |    0    |
|   trunc  |             trunc_ln26_1_fu_292             |    0    |    0    |    0    |    0    |
|          |             trunc_ln26_2_fu_373             |    0    |    0    |    0    |    0    |
|          |              trunc_ln27_fu_383              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               zext_ln26_fu_295              |    0    |    0    |    0    |    0    |
|   zext   |              zext_ln26_1_fu_298             |    0    |    0    |    0    |    0    |
|          |               zext_ln27_fu_328              |    0    |    0    |    0    |    0    |
|          |               zext_ln33_fu_433              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   Total  |                                             |    18   |   6.44  |   1205  |   1294  |
|----------|---------------------------------------------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|m1_buffer|    2   |    0   |    0   |    0   |
|m2_buffer|    2   |    0   |    0   |    0   |
|m3_buffer|    2   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    6   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    N1_read_reg_470   |   32   |
|    N2_read_reg_463   |   32   |
|    N3_read_reg_454   |   32   |
|  gmem_addr_1_reg_523 |   32   |
|  gmem_addr_2_reg_600 |   32   |
|   gmem_addr_reg_502  |   32   |
|       i_reg_535      |   31   |
|   icmp_ln23_reg_492  |    1   |
|   icmp_ln24_reg_513  |    1   |
|   icmp_ln37_reg_590  |    1   |
|indvar_flatten_reg_542|   64   |
|       j_reg_528      |   31   |
|    m2_read_reg_481   |   32   |
|    m3_read_reg_476   |   32   |
|   mul_ln23_reg_486   |   32   |
|   mul_ln24_reg_507   |   32   |
|  mul_ln26_1_reg_573  |   10   |
|   mul_ln26_reg_560   |   64   |
|   mul_ln37_reg_584   |   32   |
|    p_cast1_reg_517   |   30   |
|    p_cast3_reg_594   |   30   |
|    p_cast_reg_496    |   30   |
| trunc_ln26_1_reg_555 |   10   |
| trunc_ln26_2_reg_568 |   10   |
|  trunc_ln26_reg_549  |   10   |
|  trunc_ln27_reg_578  |   10   |
+----------------------+--------+
|         Total        |   685  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------|------|------|------|--------||---------||---------|
|              grp_readreq_fu_158             |  p1  |   2  |  32  |   64   ||    9    |
|              grp_readreq_fu_164             |  p1  |   2  |  32  |   64   ||    9    |
|             grp_writeresp_fu_170            |  p0  |   2  |   1  |    2   |
|             grp_writeresp_fu_170            |  p1  |   2  |  32  |   64   ||    9    |
| grp_matprod_Pipeline_VITIS_LOOP_28_3_fu_207 |  p2  |   2  |  10  |   20   ||    9    |
| grp_matprod_Pipeline_VITIS_LOOP_28_3_fu_207 |  p5  |   2  |  10  |   20   ||    9    |
|                  grp_fu_447                 |  p0  |   3  |  10  |   30   ||    13   |
|---------------------------------------------|------|------|------|--------||---------||---------|
|                    Total                    |      |      |      |   264  || 11.3024 ||    58   |
|---------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   18   |    6   |  1205  |  1294  |    -   |
|   Memory  |    6   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   11   |    -   |   58   |    -   |
|  Register |    -   |    -   |    -   |   685  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    6   |   18   |   17   |  1890  |  1352  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
