

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Mon Dec  2 09:46:49 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        mlp.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.670 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   189971|   189971| 1.900 ms | 1.900 ms |  189971|  189971|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+---------+---------+----------+----------+--------+--------+---------+
        |                     |          |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |       Instance      |  Module  |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +---------------------+----------+---------+---------+----------+----------+--------+--------+---------+
        |grp_mlp_xcel_fu_388  |mlp_xcel  |   189949|   189949| 1.899 ms | 1.899 ms |  189949|  189949|   none  |
        +---------------------+----------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       18|       18|         2|          -|          -|     9|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_V = alloca i27"   --->   Operation 7 'alloca' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_V_2 = alloca i27"   --->   Operation 8 'alloca' 'tmp_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_V_3 = alloca i27"   --->   Operation 9 'alloca' 'tmp_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_V_4 = alloca i27"   --->   Operation 10 'alloca' 'tmp_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_V_5 = alloca i27"   --->   Operation 11 'alloca' 'tmp_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_V_6 = alloca i27"   --->   Operation 12 'alloca' 'tmp_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_V_7 = alloca i27"   --->   Operation 13 'alloca' 'tmp_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_V_8 = alloca i27"   --->   Operation 14 'alloca' 'tmp_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_V_9 = alloca i27"   --->   Operation 15 'alloca' 'tmp_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i27* %strm_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str162, i32 0, i32 0, [1 x i8]* @p_str163, [1 x i8]* @p_str164, [1 x i8]* @p_str165, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str166, [1 x i8]* @p_str167)"   --->   Operation 16 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecInterface(i27* %strm_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str156, i32 0, i32 0, [1 x i8]* @p_str157, [1 x i8]* @p_str158, [1 x i8]* @p_str159, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str160, [1 x i8]* @p_str161)"   --->   Operation 17 'specinterface' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i27* %strm_in_V_V), !map !170"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i27* %strm_out_V_V), !map !174"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind"   --->   Operation 20 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.76ns)   --->   "br label %.preheader" [mlp.cpp:23]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %.preheader.preheader ], [ %i, %.preheader.backedge ]"   --->   Operation 22 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.30ns)   --->   "%icmp_ln23 = icmp eq i4 %i_0, -7" [mlp.cpp:23]   --->   Operation 23 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 24 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [mlp.cpp:23]   --->   Operation 25 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %1, label %0" [mlp.cpp:23]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (3.63ns)   --->   "%tmp_V_14 = call i27 @_ssdm_op_Read.ap_fifo.volatile.i27P(i27* %strm_in_V_V)" [mlp.cpp:25]   --->   Operation 27 'read' 'tmp_V_14' <Predicate = (!icmp_ln23)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 0> <FIFO>
ST_2 : Operation 28 [1/1] (1.36ns)   --->   "switch i4 %i_0, label %branch8 [
    i4 0, label %..preheader.backedge_crit_edge
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
  ]" [mlp.cpp:25]   --->   Operation 28 'switch' <Predicate = (!icmp_ln23)> <Delay = 1.36>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "store i27 %tmp_V_14, i27* %tmp_V_8" [mlp.cpp:25]   --->   Operation 29 'store' <Predicate = (!icmp_ln23 & i_0 == 7)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [mlp.cpp:25]   --->   Operation 30 'br' <Predicate = (!icmp_ln23 & i_0 == 7)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "store i27 %tmp_V_14, i27* %tmp_V_7" [mlp.cpp:25]   --->   Operation 31 'store' <Predicate = (!icmp_ln23 & i_0 == 6)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [mlp.cpp:25]   --->   Operation 32 'br' <Predicate = (!icmp_ln23 & i_0 == 6)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "store i27 %tmp_V_14, i27* %tmp_V_6" [mlp.cpp:25]   --->   Operation 33 'store' <Predicate = (!icmp_ln23 & i_0 == 5)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [mlp.cpp:25]   --->   Operation 34 'br' <Predicate = (!icmp_ln23 & i_0 == 5)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "store i27 %tmp_V_14, i27* %tmp_V_5" [mlp.cpp:25]   --->   Operation 35 'store' <Predicate = (!icmp_ln23 & i_0 == 4)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [mlp.cpp:25]   --->   Operation 36 'br' <Predicate = (!icmp_ln23 & i_0 == 4)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "store i27 %tmp_V_14, i27* %tmp_V_4" [mlp.cpp:25]   --->   Operation 37 'store' <Predicate = (!icmp_ln23 & i_0 == 3)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [mlp.cpp:25]   --->   Operation 38 'br' <Predicate = (!icmp_ln23 & i_0 == 3)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "store i27 %tmp_V_14, i27* %tmp_V_3" [mlp.cpp:25]   --->   Operation 39 'store' <Predicate = (!icmp_ln23 & i_0 == 2)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [mlp.cpp:25]   --->   Operation 40 'br' <Predicate = (!icmp_ln23 & i_0 == 2)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "store i27 %tmp_V_14, i27* %tmp_V_2" [mlp.cpp:25]   --->   Operation 41 'store' <Predicate = (!icmp_ln23 & i_0 == 1)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [mlp.cpp:25]   --->   Operation 42 'br' <Predicate = (!icmp_ln23 & i_0 == 1)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "store i27 %tmp_V_14, i27* %tmp_V" [mlp.cpp:25]   --->   Operation 43 'store' <Predicate = (!icmp_ln23 & i_0 == 0)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [mlp.cpp:25]   --->   Operation 44 'br' <Predicate = (!icmp_ln23 & i_0 == 0)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "store i27 %tmp_V_14, i27* %tmp_V_9" [mlp.cpp:25]   --->   Operation 45 'store' <Predicate = (!icmp_ln23 & i_0 != 0 & i_0 != 1 & i_0 != 2 & i_0 != 3 & i_0 != 4 & i_0 != 5 & i_0 != 6 & i_0 != 7)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [mlp.cpp:25]   --->   Operation 46 'br' <Predicate = (!icmp_ln23 & i_0 != 0 & i_0 != 1 & i_0 != 2 & i_0 != 3 & i_0 != 4 & i_0 != 5 & i_0 != 6 & i_0 != 7)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_V_load = load i27* %tmp_V" [mlp.cpp:29]   --->   Operation 47 'load' 'tmp_V_load' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_V_2_load = load i27* %tmp_V_2" [mlp.cpp:29]   --->   Operation 48 'load' 'tmp_V_2_load' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_V_3_load = load i27* %tmp_V_3" [mlp.cpp:29]   --->   Operation 49 'load' 'tmp_V_3_load' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_V_4_load = load i27* %tmp_V_4" [mlp.cpp:29]   --->   Operation 50 'load' 'tmp_V_4_load' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_V_5_load = load i27* %tmp_V_5" [mlp.cpp:29]   --->   Operation 51 'load' 'tmp_V_5_load' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_V_6_load = load i27* %tmp_V_6" [mlp.cpp:29]   --->   Operation 52 'load' 'tmp_V_6_load' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_V_7_load = load i27* %tmp_V_7" [mlp.cpp:29]   --->   Operation 53 'load' 'tmp_V_7_load' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_V_8_load = load i27* %tmp_V_8" [mlp.cpp:29]   --->   Operation 54 'load' 'tmp_V_8_load' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_V_9_load = load i27* %tmp_V_9" [mlp.cpp:29]   --->   Operation 55 'load' 'tmp_V_9_load' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (0.00ns)   --->   "%call_ret = call fastcc { i27, i27 } @mlp_xcel(i27 %tmp_V_load, i27 %tmp_V_2_load, i27 %tmp_V_3_load, i27 %tmp_V_4_load, i27 %tmp_V_5_load, i27 %tmp_V_6_load, i27 %tmp_V_7_load, i27 %tmp_V_8_load, i27 %tmp_V_9_load)" [mlp.cpp:29]   --->   Operation 56 'call' 'call_ret' <Predicate = (icmp_ln23)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 8.38>
ST_4 : Operation 58 [1/2] (8.38ns)   --->   "%call_ret = call fastcc { i27, i27 } @mlp_xcel(i27 %tmp_V_load, i27 %tmp_V_2_load, i27 %tmp_V_3_load, i27 %tmp_V_4_load, i27 %tmp_V_5_load, i27 %tmp_V_6_load, i27 %tmp_V_7_load, i27 %tmp_V_8_load, i27 %tmp_V_9_load)" [mlp.cpp:29]   --->   Operation 58 'call' 'call_ret' <Predicate = true> <Delay = 8.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%mean_output_V = extractvalue { i27, i27 } %call_ret, 0" [mlp.cpp:29]   --->   Operation 59 'extractvalue' 'mean_output_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%variance_output_V = extractvalue { i27, i27 } %call_ret, 1" [mlp.cpp:29]   --->   Operation 60 'extractvalue' 'variance_output_V' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 3.63>
ST_5 : Operation 61 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i27P(i27* %strm_out_V_V, i27 %mean_output_V)" [mlp.cpp:35]   --->   Operation 61 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 0> <FIFO>

State 6 <SV = 4> <Delay = 3.63>
ST_6 : Operation 62 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i27P(i27* %strm_out_V_V, i27 %variance_output_V)" [mlp.cpp:36]   --->   Operation 62 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 0> <FIFO>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "ret void" [mlp.cpp:37]   --->   Operation 63 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ strm_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ strm_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ global_lfsr_seed_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ b1_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w1_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w1_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w1_V_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w1_V_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w1_V_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w1_V_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w1_V_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w1_V_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w1_V_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ b2_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_24]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_25]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_26]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_28]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_29]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_30]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_31]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_63]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_62]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_61]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_60]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_59]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_58]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_57]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_56]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_55]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_54]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_53]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_52]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_51]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_50]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_49]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_48]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_47]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_46]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_45]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_44]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_43]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_42]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_41]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_40]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_39]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_38]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_37]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_36]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_35]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_34]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_33]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V_32]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ b3_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w3_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w3_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w3_V_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w3_V_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w3_V_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w3_V_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w3_V_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w3_V_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w3_V_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w3_V_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w3_V_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w3_V_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w3_V_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w3_V_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w3_V_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w3_V_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w3_V_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w3_V_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w3_V_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w3_V_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w3_V_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w3_V_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w3_V_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w3_V_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w3_V_24]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w3_V_25]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w3_V_26]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w3_V_27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w3_V_28]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w3_V_29]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w3_V_30]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w3_V_31]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ b4_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w4_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w4_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w4_V_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w4_V_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w4_V_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w4_V_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w4_V_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w4_V_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w4_V_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w4_V_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w4_V_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w4_V_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w4_V_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w4_V_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w4_V_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w4_V_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ outputs_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_V             (alloca           ) [ 0011000]
tmp_V_2           (alloca           ) [ 0011000]
tmp_V_3           (alloca           ) [ 0011000]
tmp_V_4           (alloca           ) [ 0011000]
tmp_V_5           (alloca           ) [ 0011000]
tmp_V_6           (alloca           ) [ 0011000]
tmp_V_7           (alloca           ) [ 0011000]
tmp_V_8           (alloca           ) [ 0011000]
tmp_V_9           (alloca           ) [ 0011000]
empty             (specinterface    ) [ 0000000]
empty_27          (specinterface    ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
spectopmodule_ln0 (spectopmodule    ) [ 0000000]
br_ln23           (br               ) [ 0111000]
i_0               (phi              ) [ 0011000]
icmp_ln23         (icmp             ) [ 0011000]
empty_28          (speclooptripcount) [ 0000000]
i                 (add              ) [ 0111000]
br_ln23           (br               ) [ 0000000]
tmp_V_14          (read             ) [ 0000000]
switch_ln25       (switch           ) [ 0000000]
store_ln25        (store            ) [ 0000000]
br_ln25           (br               ) [ 0000000]
store_ln25        (store            ) [ 0000000]
br_ln25           (br               ) [ 0000000]
store_ln25        (store            ) [ 0000000]
br_ln25           (br               ) [ 0000000]
store_ln25        (store            ) [ 0000000]
br_ln25           (br               ) [ 0000000]
store_ln25        (store            ) [ 0000000]
br_ln25           (br               ) [ 0000000]
store_ln25        (store            ) [ 0000000]
br_ln25           (br               ) [ 0000000]
store_ln25        (store            ) [ 0000000]
br_ln25           (br               ) [ 0000000]
store_ln25        (store            ) [ 0000000]
br_ln25           (br               ) [ 0000000]
store_ln25        (store            ) [ 0000000]
br_ln25           (br               ) [ 0000000]
tmp_V_load        (load             ) [ 0000100]
tmp_V_2_load      (load             ) [ 0000100]
tmp_V_3_load      (load             ) [ 0000100]
tmp_V_4_load      (load             ) [ 0000100]
tmp_V_5_load      (load             ) [ 0000100]
tmp_V_6_load      (load             ) [ 0000100]
tmp_V_7_load      (load             ) [ 0000100]
tmp_V_8_load      (load             ) [ 0000100]
tmp_V_9_load      (load             ) [ 0000100]
br_ln0            (br               ) [ 0111000]
call_ret          (call             ) [ 0000000]
mean_output_V     (extractvalue     ) [ 0000010]
variance_output_V (extractvalue     ) [ 0000011]
write_ln35        (write            ) [ 0000000]
write_ln36        (write            ) [ 0000000]
ret_ln37          (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="strm_in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="strm_out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="global_lfsr_seed_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="global_lfsr_seed_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b1_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w1_V_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1_V_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="w1_V_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1_V_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="w1_V_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1_V_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="w1_V_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1_V_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="w1_V_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1_V_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="w1_V_5">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1_V_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="w1_V_6">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1_V_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="w1_V_7">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1_V_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="w1_V_8">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1_V_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="b2_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="w2_V_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="w2_V_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="w2_V_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="w2_V_3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="w2_V_4">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="w2_V_5">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="w2_V_6">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="w2_V_7">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="w2_V_8">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="w2_V_9">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="w2_V_10">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="w2_V_11">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="w2_V_12">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="w2_V_13">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="w2_V_14">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="w2_V_15">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="w2_V_16">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_16"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="w2_V_17">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="w2_V_18">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_18"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="w2_V_19">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_19"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="w2_V_20">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_20"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="w2_V_21">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_21"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="w2_V_22">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_22"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="w2_V_23">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_23"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="w2_V_24">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_24"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="w2_V_25">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_25"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="w2_V_26">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_26"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="w2_V_27">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_27"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="w2_V_28">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_28"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="w2_V_29">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_29"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="w2_V_30">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_30"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="w2_V_31">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_31"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="w2_V_63">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_63"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="w2_V_62">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_62"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="w2_V_61">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_61"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="w2_V_60">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_60"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="w2_V_59">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_59"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="w2_V_58">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_58"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="w2_V_57">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_57"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="w2_V_56">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_56"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="w2_V_55">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_55"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="w2_V_54">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_54"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="w2_V_53">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_53"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="w2_V_52">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_52"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="w2_V_51">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_51"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="w2_V_50">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_50"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="w2_V_49">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_49"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="w2_V_48">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_48"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="w2_V_47">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_47"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="w2_V_46">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_46"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="w2_V_45">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_45"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="w2_V_44">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_44"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="w2_V_43">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_43"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="w2_V_42">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_42"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="w2_V_41">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_41"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="w2_V_40">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_40"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="w2_V_39">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_39"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="w2_V_38">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_38"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="w2_V_37">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_37"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="w2_V_36">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_36"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="w2_V_35">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_35"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="w2_V_34">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_34"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="w2_V_33">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_33"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="w2_V_32">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V_32"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="b3_V">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b3_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="w3_V_0">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3_V_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="w3_V_1">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3_V_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="w3_V_2">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3_V_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="w3_V_3">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3_V_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="w3_V_4">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3_V_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="w3_V_5">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3_V_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="170" class="1000" name="w3_V_6">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3_V_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="172" class="1000" name="w3_V_7">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3_V_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="174" class="1000" name="w3_V_8">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3_V_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="176" class="1000" name="w3_V_9">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3_V_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="178" class="1000" name="w3_V_10">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3_V_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="180" class="1000" name="w3_V_11">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3_V_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="182" class="1000" name="w3_V_12">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3_V_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="184" class="1000" name="w3_V_13">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3_V_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="186" class="1000" name="w3_V_14">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3_V_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="188" class="1000" name="w3_V_15">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3_V_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="190" class="1000" name="w3_V_16">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3_V_16"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="192" class="1000" name="w3_V_17">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3_V_17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="194" class="1000" name="w3_V_18">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3_V_18"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="196" class="1000" name="w3_V_19">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3_V_19"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="198" class="1000" name="w3_V_20">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3_V_20"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="200" class="1000" name="w3_V_21">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3_V_21"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="202" class="1000" name="w3_V_22">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3_V_22"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="204" class="1000" name="w3_V_23">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3_V_23"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="206" class="1000" name="w3_V_24">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3_V_24"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="208" class="1000" name="w3_V_25">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3_V_25"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="210" class="1000" name="w3_V_26">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3_V_26"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="212" class="1000" name="w3_V_27">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3_V_27"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="214" class="1000" name="w3_V_28">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3_V_28"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="216" class="1000" name="w3_V_29">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3_V_29"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="218" class="1000" name="w3_V_30">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3_V_30"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="220" class="1000" name="w3_V_31">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3_V_31"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="222" class="1000" name="b4_V">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b4_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="224" class="1000" name="w4_V_0">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w4_V_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="226" class="1000" name="w4_V_1">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w4_V_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="228" class="1000" name="w4_V_2">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w4_V_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="230" class="1000" name="w4_V_3">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w4_V_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="232" class="1000" name="w4_V_4">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w4_V_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="234" class="1000" name="w4_V_5">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w4_V_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="236" class="1000" name="w4_V_6">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w4_V_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="238" class="1000" name="w4_V_7">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w4_V_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="240" class="1000" name="w4_V_8">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w4_V_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="242" class="1000" name="w4_V_9">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w4_V_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="244" class="1000" name="w4_V_10">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w4_V_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="246" class="1000" name="w4_V_11">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w4_V_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="248" class="1000" name="w4_V_12">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w4_V_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="250" class="1000" name="w4_V_13">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w4_V_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="252" class="1000" name="w4_V_14">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w4_V_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="254" class="1000" name="w4_V_15">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w4_V_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="256" class="1000" name="outputs_V">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str162"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str163"/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str164"/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str165"/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str166"/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str167"/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str156"/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str157"/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str158"/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str159"/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str160"/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str161"/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_str"/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i27P"/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="314" class="1001" name="const_314">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="316" class="1001" name="const_316">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="318" class="1001" name="const_318">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="320" class="1001" name="const_320">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="322" class="1001" name="const_322">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="324" class="1001" name="const_324">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_xcel"/></StgValue>
</bind>
</comp>

<comp id="326" class="1001" name="const_326">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i27P"/></StgValue>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_V_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_V_2_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_2/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_V_3_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_3/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_V_4_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_4/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_V_5_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_5/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_V_6_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_6/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_V_7_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_7/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_V_8_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_8/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_V_9_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_9/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_V_14_read_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="27" slack="0"/>
<pin id="366" dir="0" index="1" bw="27" slack="0"/>
<pin id="367" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_14/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="grp_write_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="0" slack="0"/>
<pin id="372" dir="0" index="1" bw="27" slack="0"/>
<pin id="373" dir="0" index="2" bw="27" slack="1"/>
<pin id="374" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln35/5 write_ln36/6 "/>
</bind>
</comp>

<comp id="377" class="1005" name="i_0_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="4" slack="1"/>
<pin id="379" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="381" class="1004" name="i_0_phi_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="1"/>
<pin id="383" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="384" dir="0" index="2" bw="4" slack="0"/>
<pin id="385" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="386" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="grp_mlp_xcel_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="54" slack="0"/>
<pin id="390" dir="0" index="1" bw="27" slack="0"/>
<pin id="391" dir="0" index="2" bw="27" slack="0"/>
<pin id="392" dir="0" index="3" bw="27" slack="0"/>
<pin id="393" dir="0" index="4" bw="27" slack="0"/>
<pin id="394" dir="0" index="5" bw="27" slack="0"/>
<pin id="395" dir="0" index="6" bw="27" slack="0"/>
<pin id="396" dir="0" index="7" bw="27" slack="0"/>
<pin id="397" dir="0" index="8" bw="27" slack="0"/>
<pin id="398" dir="0" index="9" bw="27" slack="0"/>
<pin id="399" dir="0" index="10" bw="16" slack="0"/>
<pin id="400" dir="0" index="11" bw="16" slack="0"/>
<pin id="401" dir="0" index="12" bw="13" slack="0"/>
<pin id="402" dir="0" index="13" bw="10" slack="0"/>
<pin id="403" dir="0" index="14" bw="14" slack="0"/>
<pin id="404" dir="0" index="15" bw="15" slack="0"/>
<pin id="405" dir="0" index="16" bw="14" slack="0"/>
<pin id="406" dir="0" index="17" bw="12" slack="0"/>
<pin id="407" dir="0" index="18" bw="13" slack="0"/>
<pin id="408" dir="0" index="19" bw="13" slack="0"/>
<pin id="409" dir="0" index="20" bw="14" slack="0"/>
<pin id="410" dir="0" index="21" bw="15" slack="0"/>
<pin id="411" dir="0" index="22" bw="11" slack="0"/>
<pin id="412" dir="0" index="23" bw="12" slack="0"/>
<pin id="413" dir="0" index="24" bw="13" slack="0"/>
<pin id="414" dir="0" index="25" bw="9" slack="0"/>
<pin id="415" dir="0" index="26" bw="9" slack="0"/>
<pin id="416" dir="0" index="27" bw="11" slack="0"/>
<pin id="417" dir="0" index="28" bw="13" slack="0"/>
<pin id="418" dir="0" index="29" bw="13" slack="0"/>
<pin id="419" dir="0" index="30" bw="12" slack="0"/>
<pin id="420" dir="0" index="31" bw="12" slack="0"/>
<pin id="421" dir="0" index="32" bw="10" slack="0"/>
<pin id="422" dir="0" index="33" bw="10" slack="0"/>
<pin id="423" dir="0" index="34" bw="13" slack="0"/>
<pin id="424" dir="0" index="35" bw="12" slack="0"/>
<pin id="425" dir="0" index="36" bw="15" slack="0"/>
<pin id="426" dir="0" index="37" bw="11" slack="0"/>
<pin id="427" dir="0" index="38" bw="12" slack="0"/>
<pin id="428" dir="0" index="39" bw="12" slack="0"/>
<pin id="429" dir="0" index="40" bw="14" slack="0"/>
<pin id="430" dir="0" index="41" bw="9" slack="0"/>
<pin id="431" dir="0" index="42" bw="12" slack="0"/>
<pin id="432" dir="0" index="43" bw="13" slack="0"/>
<pin id="433" dir="0" index="44" bw="9" slack="0"/>
<pin id="434" dir="0" index="45" bw="11" slack="0"/>
<pin id="435" dir="0" index="46" bw="12" slack="0"/>
<pin id="436" dir="0" index="47" bw="13" slack="0"/>
<pin id="437" dir="0" index="48" bw="10" slack="0"/>
<pin id="438" dir="0" index="49" bw="12" slack="0"/>
<pin id="439" dir="0" index="50" bw="12" slack="0"/>
<pin id="440" dir="0" index="51" bw="11" slack="0"/>
<pin id="441" dir="0" index="52" bw="9" slack="0"/>
<pin id="442" dir="0" index="53" bw="9" slack="0"/>
<pin id="443" dir="0" index="54" bw="11" slack="0"/>
<pin id="444" dir="0" index="55" bw="12" slack="0"/>
<pin id="445" dir="0" index="56" bw="12" slack="0"/>
<pin id="446" dir="0" index="57" bw="9" slack="0"/>
<pin id="447" dir="0" index="58" bw="13" slack="0"/>
<pin id="448" dir="0" index="59" bw="11" slack="0"/>
<pin id="449" dir="0" index="60" bw="9" slack="0"/>
<pin id="450" dir="0" index="61" bw="12" slack="0"/>
<pin id="451" dir="0" index="62" bw="13" slack="0"/>
<pin id="452" dir="0" index="63" bw="11" slack="0"/>
<pin id="453" dir="0" index="64" bw="9" slack="0"/>
<pin id="454" dir="0" index="65" bw="9" slack="0"/>
<pin id="455" dir="0" index="66" bw="11" slack="0"/>
<pin id="456" dir="0" index="67" bw="11" slack="0"/>
<pin id="457" dir="0" index="68" bw="9" slack="0"/>
<pin id="458" dir="0" index="69" bw="12" slack="0"/>
<pin id="459" dir="0" index="70" bw="11" slack="0"/>
<pin id="460" dir="0" index="71" bw="11" slack="0"/>
<pin id="461" dir="0" index="72" bw="14" slack="0"/>
<pin id="462" dir="0" index="73" bw="11" slack="0"/>
<pin id="463" dir="0" index="74" bw="12" slack="0"/>
<pin id="464" dir="0" index="75" bw="12" slack="0"/>
<pin id="465" dir="0" index="76" bw="12" slack="0"/>
<pin id="466" dir="0" index="77" bw="11" slack="0"/>
<pin id="467" dir="0" index="78" bw="11" slack="0"/>
<pin id="468" dir="0" index="79" bw="13" slack="0"/>
<pin id="469" dir="0" index="80" bw="13" slack="0"/>
<pin id="470" dir="0" index="81" bw="11" slack="0"/>
<pin id="471" dir="0" index="82" bw="14" slack="0"/>
<pin id="472" dir="0" index="83" bw="12" slack="0"/>
<pin id="473" dir="0" index="84" bw="13" slack="0"/>
<pin id="474" dir="0" index="85" bw="14" slack="0"/>
<pin id="475" dir="0" index="86" bw="15" slack="0"/>
<pin id="476" dir="0" index="87" bw="13" slack="0"/>
<pin id="477" dir="0" index="88" bw="10" slack="0"/>
<pin id="478" dir="0" index="89" bw="12" slack="0"/>
<pin id="479" dir="0" index="90" bw="12" slack="0"/>
<pin id="480" dir="0" index="91" bw="12" slack="0"/>
<pin id="481" dir="0" index="92" bw="11" slack="0"/>
<pin id="482" dir="0" index="93" bw="10" slack="0"/>
<pin id="483" dir="0" index="94" bw="11" slack="0"/>
<pin id="484" dir="0" index="95" bw="10" slack="0"/>
<pin id="485" dir="0" index="96" bw="11" slack="0"/>
<pin id="486" dir="0" index="97" bw="12" slack="0"/>
<pin id="487" dir="0" index="98" bw="12" slack="0"/>
<pin id="488" dir="0" index="99" bw="10" slack="0"/>
<pin id="489" dir="0" index="100" bw="10" slack="0"/>
<pin id="490" dir="0" index="101" bw="12" slack="0"/>
<pin id="491" dir="0" index="102" bw="10" slack="0"/>
<pin id="492" dir="0" index="103" bw="12" slack="0"/>
<pin id="493" dir="0" index="104" bw="10" slack="0"/>
<pin id="494" dir="0" index="105" bw="11" slack="0"/>
<pin id="495" dir="0" index="106" bw="10" slack="0"/>
<pin id="496" dir="0" index="107" bw="11" slack="0"/>
<pin id="497" dir="0" index="108" bw="11" slack="0"/>
<pin id="498" dir="0" index="109" bw="11" slack="0"/>
<pin id="499" dir="0" index="110" bw="13" slack="0"/>
<pin id="500" dir="0" index="111" bw="12" slack="0"/>
<pin id="501" dir="0" index="112" bw="12" slack="0"/>
<pin id="502" dir="0" index="113" bw="10" slack="0"/>
<pin id="503" dir="0" index="114" bw="11" slack="0"/>
<pin id="504" dir="0" index="115" bw="10" slack="0"/>
<pin id="505" dir="0" index="116" bw="11" slack="0"/>
<pin id="506" dir="0" index="117" bw="10" slack="0"/>
<pin id="507" dir="0" index="118" bw="13" slack="0"/>
<pin id="508" dir="0" index="119" bw="15" slack="0"/>
<pin id="509" dir="0" index="120" bw="13" slack="0"/>
<pin id="510" dir="0" index="121" bw="12" slack="0"/>
<pin id="511" dir="0" index="122" bw="10" slack="0"/>
<pin id="512" dir="0" index="123" bw="10" slack="0"/>
<pin id="513" dir="0" index="124" bw="11" slack="0"/>
<pin id="514" dir="0" index="125" bw="10" slack="0"/>
<pin id="515" dir="0" index="126" bw="11" slack="0"/>
<pin id="516" dir="0" index="127" bw="12" slack="0"/>
<pin id="517" dir="0" index="128" bw="12" slack="0"/>
<pin id="518" dir="0" index="129" bw="10" slack="0"/>
<pin id="519" dir="0" index="130" bw="11" slack="0"/>
<pin id="520" dir="0" index="131" bw="10" slack="0"/>
<pin id="521" dir="0" index="132" bw="12" slack="0"/>
<pin id="522" dir="0" index="133" bw="12" slack="0"/>
<pin id="523" dir="0" index="134" bw="14" slack="0"/>
<pin id="524" dir="0" index="135" bw="11" slack="0"/>
<pin id="525" dir="0" index="136" bw="27" slack="0"/>
<pin id="526" dir="1" index="137" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/2 "/>
</bind>
</comp>

<comp id="655" class="1004" name="icmp_ln23_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="4" slack="0"/>
<pin id="657" dir="0" index="1" bw="4" slack="0"/>
<pin id="658" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="661" class="1004" name="i_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="4" slack="0"/>
<pin id="663" dir="0" index="1" bw="1" slack="0"/>
<pin id="664" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="667" class="1004" name="store_ln25_store_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="27" slack="0"/>
<pin id="669" dir="0" index="1" bw="27" slack="1"/>
<pin id="670" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="672" class="1004" name="store_ln25_store_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="27" slack="0"/>
<pin id="674" dir="0" index="1" bw="27" slack="1"/>
<pin id="675" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="677" class="1004" name="store_ln25_store_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="27" slack="0"/>
<pin id="679" dir="0" index="1" bw="27" slack="1"/>
<pin id="680" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="682" class="1004" name="store_ln25_store_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="27" slack="0"/>
<pin id="684" dir="0" index="1" bw="27" slack="1"/>
<pin id="685" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="687" class="1004" name="store_ln25_store_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="27" slack="0"/>
<pin id="689" dir="0" index="1" bw="27" slack="1"/>
<pin id="690" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="692" class="1004" name="store_ln25_store_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="27" slack="0"/>
<pin id="694" dir="0" index="1" bw="27" slack="1"/>
<pin id="695" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="697" class="1004" name="store_ln25_store_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="27" slack="0"/>
<pin id="699" dir="0" index="1" bw="27" slack="1"/>
<pin id="700" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="702" class="1004" name="store_ln25_store_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="27" slack="0"/>
<pin id="704" dir="0" index="1" bw="27" slack="1"/>
<pin id="705" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="707" class="1004" name="store_ln25_store_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="27" slack="0"/>
<pin id="709" dir="0" index="1" bw="27" slack="1"/>
<pin id="710" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp_V_load_load_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="27" slack="1"/>
<pin id="714" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_load/2 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_V_2_load_load_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="27" slack="1"/>
<pin id="718" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_2_load/2 "/>
</bind>
</comp>

<comp id="720" class="1004" name="tmp_V_3_load_load_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="27" slack="1"/>
<pin id="722" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_3_load/2 "/>
</bind>
</comp>

<comp id="724" class="1004" name="tmp_V_4_load_load_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="27" slack="1"/>
<pin id="726" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_4_load/2 "/>
</bind>
</comp>

<comp id="728" class="1004" name="tmp_V_5_load_load_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="27" slack="1"/>
<pin id="730" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_5_load/2 "/>
</bind>
</comp>

<comp id="732" class="1004" name="tmp_V_6_load_load_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="27" slack="1"/>
<pin id="734" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_6_load/2 "/>
</bind>
</comp>

<comp id="736" class="1004" name="tmp_V_7_load_load_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="27" slack="1"/>
<pin id="738" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_7_load/2 "/>
</bind>
</comp>

<comp id="740" class="1004" name="tmp_V_8_load_load_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="27" slack="1"/>
<pin id="742" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_8_load/2 "/>
</bind>
</comp>

<comp id="744" class="1004" name="tmp_V_9_load_load_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="27" slack="1"/>
<pin id="746" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_9_load/2 "/>
</bind>
</comp>

<comp id="748" class="1004" name="mean_output_V_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="54" slack="0"/>
<pin id="750" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="mean_output_V/4 "/>
</bind>
</comp>

<comp id="752" class="1004" name="variance_output_V_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="54" slack="0"/>
<pin id="754" dir="1" index="1" bw="27" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="variance_output_V/4 "/>
</bind>
</comp>

<comp id="756" class="1005" name="tmp_V_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="27" slack="1"/>
<pin id="758" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="762" class="1005" name="tmp_V_2_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="27" slack="1"/>
<pin id="764" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_2 "/>
</bind>
</comp>

<comp id="768" class="1005" name="tmp_V_3_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="27" slack="1"/>
<pin id="770" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_3 "/>
</bind>
</comp>

<comp id="774" class="1005" name="tmp_V_4_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="27" slack="1"/>
<pin id="776" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_4 "/>
</bind>
</comp>

<comp id="780" class="1005" name="tmp_V_5_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="27" slack="1"/>
<pin id="782" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_5 "/>
</bind>
</comp>

<comp id="786" class="1005" name="tmp_V_6_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="27" slack="1"/>
<pin id="788" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_6 "/>
</bind>
</comp>

<comp id="792" class="1005" name="tmp_V_7_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="27" slack="1"/>
<pin id="794" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_7 "/>
</bind>
</comp>

<comp id="798" class="1005" name="tmp_V_8_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="27" slack="1"/>
<pin id="800" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_8 "/>
</bind>
</comp>

<comp id="804" class="1005" name="tmp_V_9_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="27" slack="1"/>
<pin id="806" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_9 "/>
</bind>
</comp>

<comp id="813" class="1005" name="i_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="4" slack="0"/>
<pin id="815" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="818" class="1005" name="tmp_V_load_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="27" slack="1"/>
<pin id="820" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_load "/>
</bind>
</comp>

<comp id="823" class="1005" name="tmp_V_2_load_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="27" slack="1"/>
<pin id="825" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_2_load "/>
</bind>
</comp>

<comp id="828" class="1005" name="tmp_V_3_load_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="27" slack="1"/>
<pin id="830" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_3_load "/>
</bind>
</comp>

<comp id="833" class="1005" name="tmp_V_4_load_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="27" slack="1"/>
<pin id="835" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_4_load "/>
</bind>
</comp>

<comp id="838" class="1005" name="tmp_V_5_load_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="27" slack="1"/>
<pin id="840" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_5_load "/>
</bind>
</comp>

<comp id="843" class="1005" name="tmp_V_6_load_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="27" slack="1"/>
<pin id="845" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_6_load "/>
</bind>
</comp>

<comp id="848" class="1005" name="tmp_V_7_load_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="27" slack="1"/>
<pin id="850" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_7_load "/>
</bind>
</comp>

<comp id="853" class="1005" name="tmp_V_8_load_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="27" slack="1"/>
<pin id="855" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_8_load "/>
</bind>
</comp>

<comp id="858" class="1005" name="tmp_V_9_load_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="27" slack="1"/>
<pin id="860" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_9_load "/>
</bind>
</comp>

<comp id="863" class="1005" name="mean_output_V_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="27" slack="1"/>
<pin id="865" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="mean_output_V "/>
</bind>
</comp>

<comp id="868" class="1005" name="variance_output_V_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="27" slack="2"/>
<pin id="870" dir="1" index="1" bw="27" slack="2"/>
</pin_list>
<bind>
<opset="variance_output_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="331"><net_src comp="258" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="258" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="258" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="258" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="258" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="258" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="258" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="258" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="258" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="310" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="0" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="375"><net_src comp="326" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="2" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="300" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="387"><net_src comp="377" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="527"><net_src comp="324" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="528"><net_src comp="4" pin="0"/><net_sink comp="388" pin=10"/></net>

<net id="529"><net_src comp="6" pin="0"/><net_sink comp="388" pin=11"/></net>

<net id="530"><net_src comp="8" pin="0"/><net_sink comp="388" pin=12"/></net>

<net id="531"><net_src comp="10" pin="0"/><net_sink comp="388" pin=13"/></net>

<net id="532"><net_src comp="12" pin="0"/><net_sink comp="388" pin=14"/></net>

<net id="533"><net_src comp="14" pin="0"/><net_sink comp="388" pin=15"/></net>

<net id="534"><net_src comp="16" pin="0"/><net_sink comp="388" pin=16"/></net>

<net id="535"><net_src comp="18" pin="0"/><net_sink comp="388" pin=17"/></net>

<net id="536"><net_src comp="20" pin="0"/><net_sink comp="388" pin=18"/></net>

<net id="537"><net_src comp="22" pin="0"/><net_sink comp="388" pin=19"/></net>

<net id="538"><net_src comp="24" pin="0"/><net_sink comp="388" pin=20"/></net>

<net id="539"><net_src comp="26" pin="0"/><net_sink comp="388" pin=21"/></net>

<net id="540"><net_src comp="28" pin="0"/><net_sink comp="388" pin=22"/></net>

<net id="541"><net_src comp="30" pin="0"/><net_sink comp="388" pin=23"/></net>

<net id="542"><net_src comp="32" pin="0"/><net_sink comp="388" pin=24"/></net>

<net id="543"><net_src comp="34" pin="0"/><net_sink comp="388" pin=25"/></net>

<net id="544"><net_src comp="36" pin="0"/><net_sink comp="388" pin=26"/></net>

<net id="545"><net_src comp="38" pin="0"/><net_sink comp="388" pin=27"/></net>

<net id="546"><net_src comp="40" pin="0"/><net_sink comp="388" pin=28"/></net>

<net id="547"><net_src comp="42" pin="0"/><net_sink comp="388" pin=29"/></net>

<net id="548"><net_src comp="44" pin="0"/><net_sink comp="388" pin=30"/></net>

<net id="549"><net_src comp="46" pin="0"/><net_sink comp="388" pin=31"/></net>

<net id="550"><net_src comp="48" pin="0"/><net_sink comp="388" pin=32"/></net>

<net id="551"><net_src comp="50" pin="0"/><net_sink comp="388" pin=33"/></net>

<net id="552"><net_src comp="52" pin="0"/><net_sink comp="388" pin=34"/></net>

<net id="553"><net_src comp="54" pin="0"/><net_sink comp="388" pin=35"/></net>

<net id="554"><net_src comp="56" pin="0"/><net_sink comp="388" pin=36"/></net>

<net id="555"><net_src comp="58" pin="0"/><net_sink comp="388" pin=37"/></net>

<net id="556"><net_src comp="60" pin="0"/><net_sink comp="388" pin=38"/></net>

<net id="557"><net_src comp="62" pin="0"/><net_sink comp="388" pin=39"/></net>

<net id="558"><net_src comp="64" pin="0"/><net_sink comp="388" pin=40"/></net>

<net id="559"><net_src comp="66" pin="0"/><net_sink comp="388" pin=41"/></net>

<net id="560"><net_src comp="68" pin="0"/><net_sink comp="388" pin=42"/></net>

<net id="561"><net_src comp="70" pin="0"/><net_sink comp="388" pin=43"/></net>

<net id="562"><net_src comp="72" pin="0"/><net_sink comp="388" pin=44"/></net>

<net id="563"><net_src comp="74" pin="0"/><net_sink comp="388" pin=45"/></net>

<net id="564"><net_src comp="76" pin="0"/><net_sink comp="388" pin=46"/></net>

<net id="565"><net_src comp="78" pin="0"/><net_sink comp="388" pin=47"/></net>

<net id="566"><net_src comp="80" pin="0"/><net_sink comp="388" pin=48"/></net>

<net id="567"><net_src comp="82" pin="0"/><net_sink comp="388" pin=49"/></net>

<net id="568"><net_src comp="84" pin="0"/><net_sink comp="388" pin=50"/></net>

<net id="569"><net_src comp="86" pin="0"/><net_sink comp="388" pin=51"/></net>

<net id="570"><net_src comp="88" pin="0"/><net_sink comp="388" pin=52"/></net>

<net id="571"><net_src comp="90" pin="0"/><net_sink comp="388" pin=53"/></net>

<net id="572"><net_src comp="92" pin="0"/><net_sink comp="388" pin=54"/></net>

<net id="573"><net_src comp="94" pin="0"/><net_sink comp="388" pin=55"/></net>

<net id="574"><net_src comp="96" pin="0"/><net_sink comp="388" pin=56"/></net>

<net id="575"><net_src comp="98" pin="0"/><net_sink comp="388" pin=57"/></net>

<net id="576"><net_src comp="100" pin="0"/><net_sink comp="388" pin=58"/></net>

<net id="577"><net_src comp="102" pin="0"/><net_sink comp="388" pin=59"/></net>

<net id="578"><net_src comp="104" pin="0"/><net_sink comp="388" pin=60"/></net>

<net id="579"><net_src comp="106" pin="0"/><net_sink comp="388" pin=61"/></net>

<net id="580"><net_src comp="108" pin="0"/><net_sink comp="388" pin=62"/></net>

<net id="581"><net_src comp="110" pin="0"/><net_sink comp="388" pin=63"/></net>

<net id="582"><net_src comp="112" pin="0"/><net_sink comp="388" pin=64"/></net>

<net id="583"><net_src comp="114" pin="0"/><net_sink comp="388" pin=65"/></net>

<net id="584"><net_src comp="116" pin="0"/><net_sink comp="388" pin=66"/></net>

<net id="585"><net_src comp="118" pin="0"/><net_sink comp="388" pin=67"/></net>

<net id="586"><net_src comp="120" pin="0"/><net_sink comp="388" pin=68"/></net>

<net id="587"><net_src comp="122" pin="0"/><net_sink comp="388" pin=69"/></net>

<net id="588"><net_src comp="124" pin="0"/><net_sink comp="388" pin=70"/></net>

<net id="589"><net_src comp="126" pin="0"/><net_sink comp="388" pin=71"/></net>

<net id="590"><net_src comp="128" pin="0"/><net_sink comp="388" pin=72"/></net>

<net id="591"><net_src comp="130" pin="0"/><net_sink comp="388" pin=73"/></net>

<net id="592"><net_src comp="132" pin="0"/><net_sink comp="388" pin=74"/></net>

<net id="593"><net_src comp="134" pin="0"/><net_sink comp="388" pin=75"/></net>

<net id="594"><net_src comp="136" pin="0"/><net_sink comp="388" pin=76"/></net>

<net id="595"><net_src comp="138" pin="0"/><net_sink comp="388" pin=77"/></net>

<net id="596"><net_src comp="140" pin="0"/><net_sink comp="388" pin=78"/></net>

<net id="597"><net_src comp="142" pin="0"/><net_sink comp="388" pin=79"/></net>

<net id="598"><net_src comp="144" pin="0"/><net_sink comp="388" pin=80"/></net>

<net id="599"><net_src comp="146" pin="0"/><net_sink comp="388" pin=81"/></net>

<net id="600"><net_src comp="148" pin="0"/><net_sink comp="388" pin=82"/></net>

<net id="601"><net_src comp="150" pin="0"/><net_sink comp="388" pin=83"/></net>

<net id="602"><net_src comp="152" pin="0"/><net_sink comp="388" pin=84"/></net>

<net id="603"><net_src comp="154" pin="0"/><net_sink comp="388" pin=85"/></net>

<net id="604"><net_src comp="156" pin="0"/><net_sink comp="388" pin=86"/></net>

<net id="605"><net_src comp="158" pin="0"/><net_sink comp="388" pin=87"/></net>

<net id="606"><net_src comp="160" pin="0"/><net_sink comp="388" pin=88"/></net>

<net id="607"><net_src comp="162" pin="0"/><net_sink comp="388" pin=89"/></net>

<net id="608"><net_src comp="164" pin="0"/><net_sink comp="388" pin=90"/></net>

<net id="609"><net_src comp="166" pin="0"/><net_sink comp="388" pin=91"/></net>

<net id="610"><net_src comp="168" pin="0"/><net_sink comp="388" pin=92"/></net>

<net id="611"><net_src comp="170" pin="0"/><net_sink comp="388" pin=93"/></net>

<net id="612"><net_src comp="172" pin="0"/><net_sink comp="388" pin=94"/></net>

<net id="613"><net_src comp="174" pin="0"/><net_sink comp="388" pin=95"/></net>

<net id="614"><net_src comp="176" pin="0"/><net_sink comp="388" pin=96"/></net>

<net id="615"><net_src comp="178" pin="0"/><net_sink comp="388" pin=97"/></net>

<net id="616"><net_src comp="180" pin="0"/><net_sink comp="388" pin=98"/></net>

<net id="617"><net_src comp="182" pin="0"/><net_sink comp="388" pin=99"/></net>

<net id="618"><net_src comp="184" pin="0"/><net_sink comp="388" pin=100"/></net>

<net id="619"><net_src comp="186" pin="0"/><net_sink comp="388" pin=101"/></net>

<net id="620"><net_src comp="188" pin="0"/><net_sink comp="388" pin=102"/></net>

<net id="621"><net_src comp="190" pin="0"/><net_sink comp="388" pin=103"/></net>

<net id="622"><net_src comp="192" pin="0"/><net_sink comp="388" pin=104"/></net>

<net id="623"><net_src comp="194" pin="0"/><net_sink comp="388" pin=105"/></net>

<net id="624"><net_src comp="196" pin="0"/><net_sink comp="388" pin=106"/></net>

<net id="625"><net_src comp="198" pin="0"/><net_sink comp="388" pin=107"/></net>

<net id="626"><net_src comp="200" pin="0"/><net_sink comp="388" pin=108"/></net>

<net id="627"><net_src comp="202" pin="0"/><net_sink comp="388" pin=109"/></net>

<net id="628"><net_src comp="204" pin="0"/><net_sink comp="388" pin=110"/></net>

<net id="629"><net_src comp="206" pin="0"/><net_sink comp="388" pin=111"/></net>

<net id="630"><net_src comp="208" pin="0"/><net_sink comp="388" pin=112"/></net>

<net id="631"><net_src comp="210" pin="0"/><net_sink comp="388" pin=113"/></net>

<net id="632"><net_src comp="212" pin="0"/><net_sink comp="388" pin=114"/></net>

<net id="633"><net_src comp="214" pin="0"/><net_sink comp="388" pin=115"/></net>

<net id="634"><net_src comp="216" pin="0"/><net_sink comp="388" pin=116"/></net>

<net id="635"><net_src comp="218" pin="0"/><net_sink comp="388" pin=117"/></net>

<net id="636"><net_src comp="220" pin="0"/><net_sink comp="388" pin=118"/></net>

<net id="637"><net_src comp="222" pin="0"/><net_sink comp="388" pin=119"/></net>

<net id="638"><net_src comp="224" pin="0"/><net_sink comp="388" pin=120"/></net>

<net id="639"><net_src comp="226" pin="0"/><net_sink comp="388" pin=121"/></net>

<net id="640"><net_src comp="228" pin="0"/><net_sink comp="388" pin=122"/></net>

<net id="641"><net_src comp="230" pin="0"/><net_sink comp="388" pin=123"/></net>

<net id="642"><net_src comp="232" pin="0"/><net_sink comp="388" pin=124"/></net>

<net id="643"><net_src comp="234" pin="0"/><net_sink comp="388" pin=125"/></net>

<net id="644"><net_src comp="236" pin="0"/><net_sink comp="388" pin=126"/></net>

<net id="645"><net_src comp="238" pin="0"/><net_sink comp="388" pin=127"/></net>

<net id="646"><net_src comp="240" pin="0"/><net_sink comp="388" pin=128"/></net>

<net id="647"><net_src comp="242" pin="0"/><net_sink comp="388" pin=129"/></net>

<net id="648"><net_src comp="244" pin="0"/><net_sink comp="388" pin=130"/></net>

<net id="649"><net_src comp="246" pin="0"/><net_sink comp="388" pin=131"/></net>

<net id="650"><net_src comp="248" pin="0"/><net_sink comp="388" pin=132"/></net>

<net id="651"><net_src comp="250" pin="0"/><net_sink comp="388" pin=133"/></net>

<net id="652"><net_src comp="252" pin="0"/><net_sink comp="388" pin=134"/></net>

<net id="653"><net_src comp="254" pin="0"/><net_sink comp="388" pin=135"/></net>

<net id="654"><net_src comp="256" pin="0"/><net_sink comp="388" pin=136"/></net>

<net id="659"><net_src comp="381" pin="4"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="302" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="665"><net_src comp="381" pin="4"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="308" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="671"><net_src comp="364" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="676"><net_src comp="364" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="681"><net_src comp="364" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="686"><net_src comp="364" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="691"><net_src comp="364" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="696"><net_src comp="364" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="701"><net_src comp="364" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="706"><net_src comp="364" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="711"><net_src comp="364" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="715"><net_src comp="712" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="719"><net_src comp="716" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="723"><net_src comp="720" pin="1"/><net_sink comp="388" pin=3"/></net>

<net id="727"><net_src comp="724" pin="1"/><net_sink comp="388" pin=4"/></net>

<net id="731"><net_src comp="728" pin="1"/><net_sink comp="388" pin=5"/></net>

<net id="735"><net_src comp="732" pin="1"/><net_sink comp="388" pin=6"/></net>

<net id="739"><net_src comp="736" pin="1"/><net_sink comp="388" pin=7"/></net>

<net id="743"><net_src comp="740" pin="1"/><net_sink comp="388" pin=8"/></net>

<net id="747"><net_src comp="744" pin="1"/><net_sink comp="388" pin=9"/></net>

<net id="751"><net_src comp="388" pin="137"/><net_sink comp="748" pin=0"/></net>

<net id="755"><net_src comp="388" pin="137"/><net_sink comp="752" pin=0"/></net>

<net id="759"><net_src comp="328" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="761"><net_src comp="756" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="765"><net_src comp="332" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="767"><net_src comp="762" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="771"><net_src comp="336" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="773"><net_src comp="768" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="777"><net_src comp="340" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="779"><net_src comp="774" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="783"><net_src comp="344" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="785"><net_src comp="780" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="789"><net_src comp="348" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="791"><net_src comp="786" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="795"><net_src comp="352" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="797"><net_src comp="792" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="801"><net_src comp="356" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="803"><net_src comp="798" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="807"><net_src comp="360" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="809"><net_src comp="804" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="816"><net_src comp="661" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="821"><net_src comp="712" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="826"><net_src comp="716" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="831"><net_src comp="720" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="388" pin=3"/></net>

<net id="836"><net_src comp="724" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="388" pin=4"/></net>

<net id="841"><net_src comp="728" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="388" pin=5"/></net>

<net id="846"><net_src comp="732" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="388" pin=6"/></net>

<net id="851"><net_src comp="736" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="388" pin=7"/></net>

<net id="856"><net_src comp="740" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="388" pin=8"/></net>

<net id="861"><net_src comp="744" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="388" pin=9"/></net>

<net id="866"><net_src comp="748" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="871"><net_src comp="752" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="370" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: strm_out_V_V | {5 6 }
	Port: global_lfsr_seed_V | {2 4 }
	Port: outputs_V | {2 4 }
 - Input state : 
	Port: dut : strm_in_V_V | {2 }
	Port: dut : global_lfsr_seed_V | {2 4 }
	Port: dut : b1_V | {2 4 }
	Port: dut : w1_V_0 | {2 4 }
	Port: dut : w1_V_1 | {2 4 }
	Port: dut : w1_V_2 | {2 4 }
	Port: dut : w1_V_3 | {2 4 }
	Port: dut : w1_V_4 | {2 4 }
	Port: dut : w1_V_5 | {2 4 }
	Port: dut : w1_V_6 | {2 4 }
	Port: dut : w1_V_7 | {2 4 }
	Port: dut : w1_V_8 | {2 4 }
	Port: dut : b2_V | {2 4 }
	Port: dut : w2_V_0 | {2 4 }
	Port: dut : w2_V_1 | {2 4 }
	Port: dut : w2_V_2 | {2 4 }
	Port: dut : w2_V_3 | {2 4 }
	Port: dut : w2_V_4 | {2 4 }
	Port: dut : w2_V_5 | {2 4 }
	Port: dut : w2_V_6 | {2 4 }
	Port: dut : w2_V_7 | {2 4 }
	Port: dut : w2_V_8 | {2 4 }
	Port: dut : w2_V_9 | {2 4 }
	Port: dut : w2_V_10 | {2 4 }
	Port: dut : w2_V_11 | {2 4 }
	Port: dut : w2_V_12 | {2 4 }
	Port: dut : w2_V_13 | {2 4 }
	Port: dut : w2_V_14 | {2 4 }
	Port: dut : w2_V_15 | {2 4 }
	Port: dut : w2_V_16 | {2 4 }
	Port: dut : w2_V_17 | {2 4 }
	Port: dut : w2_V_18 | {2 4 }
	Port: dut : w2_V_19 | {2 4 }
	Port: dut : w2_V_20 | {2 4 }
	Port: dut : w2_V_21 | {2 4 }
	Port: dut : w2_V_22 | {2 4 }
	Port: dut : w2_V_23 | {2 4 }
	Port: dut : w2_V_24 | {2 4 }
	Port: dut : w2_V_25 | {2 4 }
	Port: dut : w2_V_26 | {2 4 }
	Port: dut : w2_V_27 | {2 4 }
	Port: dut : w2_V_28 | {2 4 }
	Port: dut : w2_V_29 | {2 4 }
	Port: dut : w2_V_30 | {2 4 }
	Port: dut : w2_V_31 | {2 4 }
	Port: dut : w2_V_63 | {2 4 }
	Port: dut : w2_V_62 | {2 4 }
	Port: dut : w2_V_61 | {2 4 }
	Port: dut : w2_V_60 | {2 4 }
	Port: dut : w2_V_59 | {2 4 }
	Port: dut : w2_V_58 | {2 4 }
	Port: dut : w2_V_57 | {2 4 }
	Port: dut : w2_V_56 | {2 4 }
	Port: dut : w2_V_55 | {2 4 }
	Port: dut : w2_V_54 | {2 4 }
	Port: dut : w2_V_53 | {2 4 }
	Port: dut : w2_V_52 | {2 4 }
	Port: dut : w2_V_51 | {2 4 }
	Port: dut : w2_V_50 | {2 4 }
	Port: dut : w2_V_49 | {2 4 }
	Port: dut : w2_V_48 | {2 4 }
	Port: dut : w2_V_47 | {2 4 }
	Port: dut : w2_V_46 | {2 4 }
	Port: dut : w2_V_45 | {2 4 }
	Port: dut : w2_V_44 | {2 4 }
	Port: dut : w2_V_43 | {2 4 }
	Port: dut : w2_V_42 | {2 4 }
	Port: dut : w2_V_41 | {2 4 }
	Port: dut : w2_V_40 | {2 4 }
	Port: dut : w2_V_39 | {2 4 }
	Port: dut : w2_V_38 | {2 4 }
	Port: dut : w2_V_37 | {2 4 }
	Port: dut : w2_V_36 | {2 4 }
	Port: dut : w2_V_35 | {2 4 }
	Port: dut : w2_V_34 | {2 4 }
	Port: dut : w2_V_33 | {2 4 }
	Port: dut : w2_V_32 | {2 4 }
	Port: dut : b3_V | {2 4 }
	Port: dut : w3_V_0 | {2 4 }
	Port: dut : w3_V_1 | {2 4 }
	Port: dut : w3_V_2 | {2 4 }
	Port: dut : w3_V_3 | {2 4 }
	Port: dut : w3_V_4 | {2 4 }
	Port: dut : w3_V_5 | {2 4 }
	Port: dut : w3_V_6 | {2 4 }
	Port: dut : w3_V_7 | {2 4 }
	Port: dut : w3_V_8 | {2 4 }
	Port: dut : w3_V_9 | {2 4 }
	Port: dut : w3_V_10 | {2 4 }
	Port: dut : w3_V_11 | {2 4 }
	Port: dut : w3_V_12 | {2 4 }
	Port: dut : w3_V_13 | {2 4 }
	Port: dut : w3_V_14 | {2 4 }
	Port: dut : w3_V_15 | {2 4 }
	Port: dut : w3_V_16 | {2 4 }
	Port: dut : w3_V_17 | {2 4 }
	Port: dut : w3_V_18 | {2 4 }
	Port: dut : w3_V_19 | {2 4 }
	Port: dut : w3_V_20 | {2 4 }
	Port: dut : w3_V_21 | {2 4 }
	Port: dut : w3_V_22 | {2 4 }
	Port: dut : w3_V_23 | {2 4 }
	Port: dut : w3_V_24 | {2 4 }
	Port: dut : w3_V_25 | {2 4 }
	Port: dut : w3_V_26 | {2 4 }
	Port: dut : w3_V_27 | {2 4 }
	Port: dut : w3_V_28 | {2 4 }
	Port: dut : w3_V_29 | {2 4 }
	Port: dut : w3_V_30 | {2 4 }
	Port: dut : w3_V_31 | {2 4 }
	Port: dut : b4_V | {2 4 }
	Port: dut : w4_V_0 | {2 4 }
	Port: dut : w4_V_1 | {2 4 }
	Port: dut : w4_V_2 | {2 4 }
	Port: dut : w4_V_3 | {2 4 }
	Port: dut : w4_V_4 | {2 4 }
	Port: dut : w4_V_5 | {2 4 }
	Port: dut : w4_V_6 | {2 4 }
	Port: dut : w4_V_7 | {2 4 }
	Port: dut : w4_V_8 | {2 4 }
	Port: dut : w4_V_9 | {2 4 }
	Port: dut : w4_V_10 | {2 4 }
	Port: dut : w4_V_11 | {2 4 }
	Port: dut : w4_V_12 | {2 4 }
	Port: dut : w4_V_13 | {2 4 }
	Port: dut : w4_V_14 | {2 4 }
	Port: dut : w4_V_15 | {2 4 }
	Port: dut : outputs_V | {2 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln23 : 1
		i : 1
		br_ln23 : 2
		switch_ln25 : 1
		call_ret : 1
	State 3
	State 4
		mean_output_V : 1
		variance_output_V : 1
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|---------|---------|---------|
| Operation|      Functional Unit     |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------|---------|---------|---------|---------|---------|---------|
|   call   |    grp_mlp_xcel_fu_388   |    0    |   198   | 861.595 |  40030  |  34646  |    0    |
|----------|--------------------------|---------|---------|---------|---------|---------|---------|
|    add   |         i_fu_661         |    0    |    0    |    0    |    0    |    13   |    0    |
|----------|--------------------------|---------|---------|---------|---------|---------|---------|
|   icmp   |     icmp_ln23_fu_655     |    0    |    0    |    0    |    0    |    9    |    0    |
|----------|--------------------------|---------|---------|---------|---------|---------|---------|
|   read   |   tmp_V_14_read_fu_364   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|---------|---------|
|   write  |     grp_write_fu_370     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|---------|---------|
|extractvalue|   mean_output_V_fu_748   |    0    |    0    |    0    |    0    |    0    |    0    |
|          | variance_output_V_fu_752 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                          |    0    |   198   | 861.595 |  40030  |  34668  |    0    |
|----------|--------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|   b1_V  |    1   |    0   |    0   |    -   |
|   b2_V  |    0   |   15   |    8   |    -   |
|   b3_V  |    0   |   15   |    4   |    -   |
|   b4_V  |    0   |   15   |    4   |    -   |
|outputs_V|    1   |    0   |    0   |    0   |
|  w1_V_0 |    0   |   13   |   13   |    -   |
|  w1_V_1 |    0   |   10   |   10   |    -   |
|  w1_V_2 |    0   |   14   |   14   |    -   |
|  w1_V_3 |    0   |   15   |   15   |    -   |
|  w1_V_4 |    0   |   14   |   14   |    -   |
|  w1_V_5 |    0   |   12   |   12   |    -   |
|  w1_V_6 |    0   |   13   |   13   |    -   |
|  w1_V_7 |    0   |   13   |   13   |    -   |
|  w1_V_8 |    0   |   14   |   14   |    -   |
|  w2_V_0 |    0   |   11   |    6   |    -   |
|  w2_V_1 |    0   |   12   |    6   |    -   |
| w2_V_10 |    0   |   10   |    5   |    -   |
| w2_V_11 |    0   |   10   |    5   |    -   |
| w2_V_12 |    0   |   13   |    7   |    -   |
| w2_V_13 |    0   |   12   |    6   |    -   |
| w2_V_14 |    0   |   15   |    8   |    -   |
| w2_V_15 |    0   |   11   |    6   |    -   |
| w2_V_16 |    0   |   12   |    6   |    -   |
| w2_V_17 |    0   |   12   |    6   |    -   |
| w2_V_18 |    0   |   14   |    7   |    -   |
| w2_V_19 |    0   |    9   |    5   |    -   |
|  w2_V_2 |    0   |   13   |    7   |    -   |
| w2_V_20 |    0   |   12   |    6   |    -   |
| w2_V_21 |    0   |   13   |    7   |    -   |
| w2_V_22 |    0   |    9   |    5   |    -   |
| w2_V_23 |    0   |   11   |    6   |    -   |
| w2_V_24 |    0   |   12   |    6   |    -   |
| w2_V_25 |    0   |   13   |    7   |    -   |
| w2_V_26 |    0   |   10   |    5   |    -   |
| w2_V_27 |    0   |   12   |    6   |    -   |
| w2_V_28 |    0   |   12   |    6   |    -   |
| w2_V_29 |    0   |   11   |    6   |    -   |
|  w2_V_3 |    0   |    9   |    5   |    -   |
| w2_V_30 |    0   |    9   |    5   |    -   |
| w2_V_31 |    0   |    9   |    5   |    -   |
| w2_V_32 |    0   |   14   |    7   |    -   |
| w2_V_33 |    0   |   13   |    7   |    -   |
| w2_V_34 |    0   |   12   |    6   |    -   |
| w2_V_35 |    0   |   14   |    7   |    -   |
| w2_V_36 |    0   |   11   |    6   |    -   |
| w2_V_37 |    0   |   13   |    7   |    -   |
| w2_V_38 |    0   |   13   |    7   |    -   |
| w2_V_39 |    0   |   11   |    6   |    -   |
|  w2_V_4 |    0   |    9   |    5   |    -   |
| w2_V_40 |    0   |   11   |    6   |    -   |
| w2_V_41 |    0   |   12   |    6   |    -   |
| w2_V_42 |    0   |   12   |    6   |    -   |
| w2_V_43 |    0   |   12   |    6   |    -   |
| w2_V_44 |    0   |   11   |    6   |    -   |
| w2_V_45 |    0   |   14   |    7   |    -   |
| w2_V_46 |    0   |   11   |    6   |    -   |
| w2_V_47 |    0   |   11   |    6   |    -   |
| w2_V_48 |    0   |   12   |    6   |    -   |
| w2_V_49 |    0   |    9   |    5   |    -   |
|  w2_V_5 |    0   |   11   |    6   |    -   |
| w2_V_50 |    0   |   11   |    6   |    -   |
| w2_V_51 |    0   |   11   |    6   |    -   |
| w2_V_52 |    0   |    9   |    5   |    -   |
| w2_V_53 |    0   |    9   |    5   |    -   |
| w2_V_54 |    0   |   11   |    6   |    -   |
| w2_V_55 |    0   |   13   |    7   |    -   |
| w2_V_56 |    0   |   12   |    6   |    -   |
| w2_V_57 |    0   |    9   |    5   |    -   |
| w2_V_58 |    0   |   11   |    6   |    -   |
| w2_V_59 |    0   |   13   |    7   |    -   |
|  w2_V_6 |    0   |   13   |    7   |    -   |
| w2_V_60 |    0   |    9   |    5   |    -   |
| w2_V_61 |    0   |   12   |    6   |    -   |
| w2_V_62 |    0   |   12   |    6   |    -   |
| w2_V_63 |    0   |   11   |    6   |    -   |
|  w2_V_7 |    0   |   13   |    7   |    -   |
|  w2_V_8 |    0   |   12   |    6   |    -   |
|  w2_V_9 |    0   |   12   |    6   |    -   |
|  w3_V_0 |    0   |   13   |    4   |    -   |
|  w3_V_1 |    0   |   10   |    3   |    -   |
| w3_V_10 |    0   |   12   |    3   |    -   |
| w3_V_11 |    0   |   12   |    3   |    -   |
| w3_V_12 |    0   |   10   |    3   |    -   |
| w3_V_13 |    0   |   10   |    3   |    -   |
| w3_V_14 |    0   |   12   |    3   |    -   |
| w3_V_15 |    0   |   10   |    3   |    -   |
| w3_V_16 |    0   |   12   |    3   |    -   |
| w3_V_17 |    0   |   10   |    3   |    -   |
| w3_V_18 |    0   |   11   |    3   |    -   |
| w3_V_19 |    0   |   10   |    3   |    -   |
|  w3_V_2 |    0   |   12   |    3   |    -   |
| w3_V_20 |    0   |   11   |    3   |    -   |
| w3_V_21 |    0   |   11   |    3   |    -   |
| w3_V_22 |    0   |   11   |    3   |    -   |
| w3_V_23 |    0   |   13   |    4   |    -   |
| w3_V_24 |    0   |   12   |    3   |    -   |
| w3_V_25 |    0   |   12   |    3   |    -   |
| w3_V_26 |    0   |   10   |    3   |    -   |
| w3_V_27 |    0   |   11   |    3   |    -   |
| w3_V_28 |    0   |   10   |    3   |    -   |
| w3_V_29 |    0   |   11   |    3   |    -   |
|  w3_V_3 |    0   |   12   |    3   |    -   |
| w3_V_30 |    0   |   10   |    3   |    -   |
| w3_V_31 |    0   |   13   |    4   |    -   |
|  w3_V_4 |    0   |   12   |    3   |    -   |
|  w3_V_5 |    0   |   11   |    3   |    -   |
|  w3_V_6 |    0   |   10   |    3   |    -   |
|  w3_V_7 |    0   |   11   |    3   |    -   |
|  w3_V_8 |    0   |   10   |    3   |    -   |
|  w3_V_9 |    0   |   11   |    3   |    -   |
|  w4_V_0 |    0   |   13   |    4   |    -   |
|  w4_V_1 |    0   |   12   |    3   |    -   |
| w4_V_10 |    0   |   11   |    3   |    -   |
| w4_V_11 |    0   |   10   |    3   |    -   |
| w4_V_12 |    0   |   12   |    3   |    -   |
| w4_V_13 |    0   |   12   |    3   |    -   |
| w4_V_14 |    0   |   14   |    4   |    -   |
| w4_V_15 |    0   |   11   |    3   |    -   |
|  w4_V_2 |    0   |   10   |    3   |    -   |
|  w4_V_3 |    0   |   10   |    3   |    -   |
|  w4_V_4 |    0   |   11   |    3   |    -   |
|  w4_V_5 |    0   |   10   |    3   |    -   |
|  w4_V_6 |    0   |   11   |    3   |    -   |
|  w4_V_7 |    0   |   12   |    3   |    -   |
|  w4_V_8 |    0   |   12   |    3   |    -   |
|  w4_V_9 |    0   |   10   |    3   |    -   |
+---------+--------+--------+--------+--------+
|  Total  |    2   |  1435  |   670  |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       i_0_reg_377       |    4   |
|        i_reg_813        |    4   |
|  mean_output_V_reg_863  |   27   |
|   tmp_V_2_load_reg_823  |   27   |
|     tmp_V_2_reg_762     |   27   |
|   tmp_V_3_load_reg_828  |   27   |
|     tmp_V_3_reg_768     |   27   |
|   tmp_V_4_load_reg_833  |   27   |
|     tmp_V_4_reg_774     |   27   |
|   tmp_V_5_load_reg_838  |   27   |
|     tmp_V_5_reg_780     |   27   |
|   tmp_V_6_load_reg_843  |   27   |
|     tmp_V_6_reg_786     |   27   |
|   tmp_V_7_load_reg_848  |   27   |
|     tmp_V_7_reg_792     |   27   |
|   tmp_V_8_load_reg_853  |   27   |
|     tmp_V_8_reg_798     |   27   |
|   tmp_V_9_load_reg_858  |   27   |
|     tmp_V_9_reg_804     |   27   |
|    tmp_V_load_reg_818   |   27   |
|      tmp_V_reg_756      |   27   |
|variance_output_V_reg_868|   27   |
+-------------------------+--------+
|          Total          |   548  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|   grp_write_fu_370  |  p2  |   2  |  27  |   54   ||    9    |
| grp_mlp_xcel_fu_388 |  p1  |   2  |  27  |   54   ||    9    |
| grp_mlp_xcel_fu_388 |  p2  |   2  |  27  |   54   ||    9    |
| grp_mlp_xcel_fu_388 |  p3  |   2  |  27  |   54   ||    9    |
| grp_mlp_xcel_fu_388 |  p4  |   2  |  27  |   54   ||    9    |
| grp_mlp_xcel_fu_388 |  p5  |   2  |  27  |   54   ||    9    |
| grp_mlp_xcel_fu_388 |  p6  |   2  |  27  |   54   ||    9    |
| grp_mlp_xcel_fu_388 |  p7  |   2  |  27  |   54   ||    9    |
| grp_mlp_xcel_fu_388 |  p8  |   2  |  27  |   54   ||    9    |
| grp_mlp_xcel_fu_388 |  p9  |   2  |  27  |   54   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   540  ||  17.69  ||    90   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   198  |   861  |  40030 |  34668 |    0   |
|   Memory  |    2   |    -   |    -   |  1435  |   670  |    0   |
|Multiplexer|    -   |    -   |   17   |    -   |   90   |    -   |
|  Register |    -   |    -   |    -   |   548  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |   198  |   879  |  42013 |  35428 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
