

================================================================
== Vitis HLS Report for 'Block_entry_proc_3'
================================================================
* Date:           Wed May 14 20:37:44 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        HLSEindoefening
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  8.510 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  24.000 ns|  24.000 ns|    2|    2|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    296|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    6|       0|     43|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     29|    -|
|Register         |        -|    -|     130|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    6|     130|    368|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_31s_31s_32_1_1_U47  |mul_31s_31s_32_1_1  |        0|   3|  0|  23|    0|
    |mul_32s_32s_32_1_1_U48  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   6|  0|  43|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |sub_ln88_1_fu_66_p2    |         -|   0|  0|  38|           1|          31|
    |sub_ln88_fu_50_p2      |         -|   0|  0|  39|           1|          32|
    |sub_ln89_1_fu_114_p2   |         -|   0|  0|  38|           1|          31|
    |sub_ln89_fu_98_p2      |         -|   0|  0|  39|           1|          32|
    |icmp_ln83_fu_146_p2    |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln91_fu_151_p2    |      icmp|   0|  0|  39|          32|           1|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    |select_ln88_fu_82_p3   |    select|   0|  0|  31|           1|          31|
    |select_ln89_fu_130_p3  |    select|   0|  0|  31|           1|          31|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 296|          71|         191|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  20|          4|    1|          4|
    |ap_done    |   9|          2|    1|          2|
    +-----------+----+-----------+-----+-----------+
    |Total      |  29|          6|    2|          6|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   3|   0|    3|          0|
    |ap_done_reg          |   1|   0|    1|          0|
    |mul10_out_0_reg_194  |  32|   0|   32|          0|
    |mul_out_0_reg_178    |  32|   0|   32|          0|
    |select_ln88_reg_184  |  31|   0|   31|          0|
    |select_ln89_reg_189  |  31|   0|   31|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 130|   0|  130|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-------------+-----+-----+------------+--------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  Block_entry_proc.3|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  Block_entry_proc.3|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  Block_entry_proc.3|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  Block_entry_proc.3|  return value|
|ap_continue  |   in|    1|  ap_ctrl_hs|  Block_entry_proc.3|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  Block_entry_proc.3|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  Block_entry_proc.3|  return value|
|ap_return_0  |  out|   32|  ap_ctrl_hs|  Block_entry_proc.3|  return value|
|ap_return_1  |  out|    1|  ap_ctrl_hs|  Block_entry_proc.3|  return value|
|ap_return_2  |  out|   32|  ap_ctrl_hs|  Block_entry_proc.3|  return value|
|ap_return_3  |  out|    1|  ap_ctrl_hs|  Block_entry_proc.3|  return value|
|img_height   |   in|   32|     ap_none|          img_height|        scalar|
|img_width    |   in|   32|     ap_none|           img_width|        scalar|
+-------------+-----+-----+------------+--------------------+--------------+

