$date
	Fri Jan 16 18:52:43 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_fir_filter $end
$var wire 16 ! y_out [15:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 16 $ sample_in [15:0] $end
$var reg 1 % sample_valid $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 16 & sample_in [15:0] $end
$var wire 1 % sample_valid $end
$var parameter 32 ' TAPS $end
$var reg 32 ( acc [31:0] $end
$var reg 16 ) y_out [15:0] $end
$var integer 32 * i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 '
$end
#0
$dumpvars
b100 *
bx )
bx (
b0 &
0%
b0 $
1#
0"
bx !
$end
#5000
b0 !
b0 )
b100 *
1"
#10000
0"
#15000
b100 *
1"
#20000
0"
0#
#25000
1"
#30000
0"
b111111111111111 $
b111111111111111 &
1%
#35000
b0 (
b100 *
1"
#40000
0"
b0 $
b0 &
#45000
b1111111111111 !
b1111111111111 )
b1111111111111110000000000000 (
b100 *
1"
#50000
0"
#55000
b1111111111111110000000000000 (
b100 *
1"
#60000
0"
#65000
b1111111111111110000000000000 (
b100 *
1"
#70000
0"
0%
#75000
1"
#80000
0"
#85000
1"
#90000
0"
#95000
1"
#100000
0"
#105000
1"
#110000
0"
#115000
1"
#120000
0"
b100000000000000 $
b100000000000000 &
1%
#125000
b1111111111111110000000000000 (
b100 *
1"
#130000
0"
#135000
b1000000000000 !
b1000000000000 )
b1000000000000000000000000000 (
b100 *
1"
#140000
0"
#145000
b10000000000000 !
b10000000000000 )
b10000000000000000000000000000 (
b100 *
1"
#150000
0"
#155000
b11000000000000 !
b11000000000000 )
b11000000000000000000000000000 (
b100 *
1"
#160000
0"
0%
#165000
1"
#170000
0"
#175000
1"
#180000
0"
#185000
1"
#190000
0"
#195000
1"
#200000
0"
#205000
1"
