VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN top ;
UNITS DISTANCE MICRONS 1000 ;

PROPERTYDEFINITIONS
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 0.000 ;
    DESIGN FE_CORE_BOX_UR_X REAL 139.944 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 0.000 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 140.000 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 139944 140000 ) ( 100 100 ) ( 100 0 );

ROW ROW_115 CORE12T 0 138000 N DO 1029 BY 1 STEP 136 0
 ;
ROW ROW_114 CORE12T 0 136800 FS DO 1029 BY 1 STEP 136 0
 ;
ROW ROW_113 CORE12T 0 135600 N DO 1029 BY 1 STEP 136 0
 ;
ROW ROW_112 CORE12T 0 134400 FS DO 1029 BY 1 STEP 136 0
 ;
ROW ROW_111 CORE12T 0 133200 N DO 1029 BY 1 STEP 136 0
 ;
ROW ROW_63 CORE12T 0 75600 N DO 1029 BY 1 STEP 136 0
 ;
ROW ROW_62 CORE12T 0 74400 FS DO 1029 BY 1 STEP 136 0
 ;

TRACKS Y 10000 DO 13 STEP 10000 LAYER LB ;
TRACKS X 10000 DO 13 STEP 10000 LAYER LB ;
TRACKS X 800 DO 174 STEP 800 LAYER IB ;
TRACKS X 68 DO 1029 STEP 136 LAYER M1 ;

GCELLGRID X -1 DO 2 STEP 1519 ;
GCELLGRID X 3018 DO 91 STEP 1500 ;
GCELLGRID Y 140001 DO 1 STEP 1951 ;

VIAS 16 ;
- NR_VIA1_VH
 + VIARULE VIA1_RULE
 + CUTSIZE 50 50
 + LAYERS M1 V1 M2
 + CUTSPACING 0 0
 + ENCLOSURE 0 14 32 0
 + ROWCOL 1 1
 ;
- NR_VIA1_HH
 + VIARULE VIA1_RULE
 + CUTSIZE 50 50
 + LAYERS M1 V1 M2
 + CUTSPACING 0 0
 + ENCLOSURE 14 0 32 0
 + ROWCOL 1 1
 ;
END VIAS

COMPONENTS 25203 ;
- dm_rsci/U1 OR2X8_P0 + PLACED ( 97240 138000 ) N
 ;
- top_core_inst/AZ_ccl_BUF_clk_G0_L3_22 BFX25_P0 + FIXED ( 52904 42000 ) N + WEIGHT 1
 ;
- top_core_inst/AZ_ccl_BUF_clk_G0_L3_21 BFX25_P0 + FIXED ( 42296 37200 ) N + WEIGHT 1
 ;
- top_core_inst/AZ_ccl_BUF_clk_G0_L3_20 BFX25_P0 + FIXED ( 51136 15600 ) N + WEIGHT 1
 ;
- top_core_inst/AZ_ccl_BUF_clk_G0_L3_19 BFX25_P0 + FIXED ( 52904 37200 ) N + WEIGHT 1
 ;
- top_core_inst/AZ_ccl_BUF_clk_G0_L2_8 BFX16_P0 + FIXED ( 49912 40800 ) S + WEIGHT 1
 ;
- top_core_inst/AZ_cdb_BUF_clk_G0_L1_8 BFX8_P0 + FIXED ( 44336 61200 ) N + WEIGHT 1
 ;
END COMPONENTS

PINS 165 ;
- clk + NET clk + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -25 0 ) ( 25 220 )
  + PLACED ( 0 81500 ) E 
;
- gnd + NET gnd + SPECIAL + DIRECTION INOUT + USE GROUND
 + PORT
  + LAYER M3 ( -1000 0 ) ( 1000 2000 )
  + FIXED ( 5944 0 ) N
 ;
- vdd + NET vdd + SPECIAL + DIRECTION INOUT + USE POWER
 + PORT
  + LAYER M3 ( -1000 0 ) ( 1000 2000 )
  + FIXED ( 8944 0 ) N
 + PORT
  + LAYER M3 ( -1000 0 ) ( 1000 2000 )
  + FIXED ( 8944 140000 ) S
 ;
END PINS


NETS 13417 ;
- im_rsc_CSN
  ( PIN im_rsc_CSN ) ( top_core_inst/U1470 Z )
  + VPIN M7K.v2 LAYER MET2 ( -10 -10 ) ( 10 10 ) FIXED ( 10 10 )
  + SUBNET M7K.2 ( VPIN M7K.v2 ) ( /PREG_CTRL/I$73/A I )
    NONDEFAULTRULE rule1
    ROUTED MET2 ( 27060 341440 ) ( 26880 * ) ( * 213280 )
    M1M2 ( 95040 * ) ( * 217600 ) ( 95280 * )
    NEW MET1 ( 1920 124960 ) ( 87840 * )
    COVER MET2 ( 27060 341440 ) ( 26880 * )
  + ROUTED M2 ( 87300 138600 ) ( 80462 * ) NR_VIA1_VH
    NEW M3 ( 80300 138600 ) ( * 139890 0 )
    NEW M2 ( 137428 114300 ) ( 138900 * ) M2V2M3_HV
 ;
- im_rsc_A[12]
  ( PIN im_rsc_A[12] ) ( top_core_inst/U3187 Z )
  ( top_core_inst/add_2222/U1_1_12 A0 )
  + ROUTED M2 ( 138900 115800 ) RECT ( -139 -25 25 25 )
    NEW M2 ( 138900 115000 ) ( 139800 * 0 )
    NEW M2 ( 137428 114300 ) ( 138900 * ) M2V2M3_HV
    NEW M2 ( 137428 114300 ) NR_VIA1_VH
 ;
END NETS


SPECIALNETS 2 ;
- vdds  ( WELLTAP_1 vdd ) ( WELLTAP_2 vdd ) ( WELLTAP_3 vdd ) ( WELLTAP_4 vdd )
  + ROUTED M2 208 + SHAPE FOLLOWPIN ( 0 0 ) ( 139944 * )
    NEW M3 2000 + SHAPE STRIPE ( 8944 0 ) ( * 140000 )
    NEW M4 0 + SHAPE FOLLOWPIN ( 8944 139200 ) VIA2_RULE_1
  + USE POWER
 ;
- gnds  ( WELLTAP_1 vdd ) ( WELLTAP_2 vdd ) ( WELLTAP_3 vdd ) ( WELLTAP_4 vdd )
  + ROUTED M2 208 + SHAPE FOLLOWPIN ( 0 0 ) ( 139944 * )
    NEW M3 2000 + SHAPE STRIPE ( 8944 0 ) ( * 140000 )
    NEW M4 0 + SHAPE FOLLOWPIN ( 8944 139200 ) VIA2_RULE_1
  + USE POWER
 ;
END SPECIALNETS

END DESIGN
