<profile>

<section name = "Vitis HLS Report for 'attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2'" level="0">
<item name = "Date">Tue May 27 19:57:04 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">hls_test</item>
<item name = "Solution">hls (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplusHBM</item>
<item name = "Target device">xcu50-fsvh2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.062 ns, 0.40 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">8, 8, 26.664 ns, 26.664 ns, 7, 7, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_7_1_VITIS_LOOP_8_2">6, 6, 2, 1, 1, 6, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 71, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 72, -</column>
<column name="Register">-, -, 13, -, -</column>
<specialColumn name="Available SLR">1344, 2976, 871680, 435840, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">2688, 5952, 1743360, 871680, 640</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln7_1_fu_109_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln7_fu_121_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln8_fu_204_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln9_1_fu_179_p2">+, 0, 0, 4, 3, 3</column>
<column name="add_ln9_fu_198_p2">+, 0, 0, 10, 3, 3</column>
<column name="sub_ln8_fu_169_p2">-, 0, 0, 4, 3, 3</column>
<column name="icmp_ln7_fu_103_p2">icmp, 0, 0, 10, 3, 3</column>
<column name="icmp_ln8_fu_127_p2">icmp, 0, 0, 9, 2, 2</column>
<column name="select_ln7_1_fu_141_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln7_fu_133_p3">select, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_load">9, 2, 2, 4</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 3, 6</column>
<column name="ap_sig_allocacmp_j_load">9, 2, 2, 4</column>
<column name="i_fu_50">9, 2, 2, 4</column>
<column name="indvar_flatten_fu_54">9, 2, 3, 6</column>
<column name="j_fu_46">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln9_reg_258">3, 0, 3, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_fu_50">2, 0, 2, 0</column>
<column name="indvar_flatten_fu_54">3, 0, 3, 0</column>
<column name="j_fu_46">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2, return value</column>
<column name="k_Addr_A">out, 32, bram, k, array</column>
<column name="k_EN_A">out, 1, bram, k, array</column>
<column name="k_WEN_A">out, 4, bram, k, array</column>
<column name="k_Din_A">out, 32, bram, k, array</column>
<column name="k_Dout_A">in, 32, bram, k, array</column>
<column name="k_t_address0">out, 3, ap_memory, k_t, array</column>
<column name="k_t_ce0">out, 1, ap_memory, k_t, array</column>
<column name="k_t_we0">out, 1, ap_memory, k_t, array</column>
<column name="k_t_d0">out, 32, ap_memory, k_t, array</column>
</table>
</item>
</section>
</profile>
