# Clock interconnect

{{tile machxo CLK_ROOT_0PLL}}
{{tile machxo CLK_ROOT_1PLL}}
{{tile machxo CLK_ROOT_2PLL}}
