<stg><name>Loop_row_loop_proc1</name>


<trans_list>

<trans id="457" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %y_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="17" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="3" op_3_bw="3" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
newFuncRoot:3 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i24 %output_stream_V_data_V, i3 %output_stream_V_keep_V, i3 %output_stream_V_strb_V, i1 %output_stream_V_user_V, i1 %output_stream_V_last_V, i1 %output_stream_V_id_V, i1 %output_stream_V_dest_V, void @empty_3

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="3" op_3_bw="3" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
newFuncRoot:4 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i24 %input_stream_V_data_V, i3 %input_stream_V_keep_V, i3 %input_stream_V_strb_V, i1 %input_stream_V_user_V, i1 %input_stream_V_last_V, i1 %input_stream_V_id_V, i1 %input_stream_V_dest_V, void @empty_6

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="3" op_6_bw="3" op_7_bw="24" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %output_stream_V_dest_V, i1 %output_stream_V_id_V, i1 %output_stream_V_last_V, i1 %output_stream_V_user_V, i3 %output_stream_V_strb_V, i3 %output_stream_V_keep_V, i24 %output_stream_V_data_V, void @empty_4, i32 1, i32 1, void @empty_8, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="3" op_6_bw="3" op_7_bw="24" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %input_stream_V_dest_V, i1 %input_stream_V_id_V, i1 %input_stream_V_last_V, i1 %input_stream_V_user_V, i3 %input_stream_V_strb_V, i3 %input_stream_V_keep_V, i24 %input_stream_V_data_V, void @empty_4, i32 1, i32 1, void @empty_8, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:7 %threshold_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %threshold

]]></Node>
<StgValue><ssdm name="threshold_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i17 0, i17 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i9 0, i9 %x

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %for.body19.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
for.body19.i.i:1 %indvar_flatten_load = load i17 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body19.i.i:24 %icmp_ln141 = icmp_eq  i17 %indvar_flatten_load, i17 76800

]]></Node>
<StgValue><ssdm name="icmp_ln141"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body19.i.i:25 %add_ln141 = add i17 %indvar_flatten_load, i17 1

]]></Node>
<StgValue><ssdm name="add_ln141"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body19.i.i:26 %br_ln141 = br i1 %icmp_ln141, void %for.inc158.i.i, void %BackGrRemovalStream_for.cond.i.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc158.i.i:0 %x_load = load i9 %x

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc158.i.i:3 %icmp_ln143 = icmp_eq  i9 %x_load, i9 320

]]></Node>
<StgValue><ssdm name="icmp_ln143"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc158.i.i:4 %select_ln141 = select i1 %icmp_ln143, i9 0, i9 %x_load

]]></Node>
<StgValue><ssdm name="select_ln141"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="9">
<![CDATA[
for.inc158.i.i:33 %zext_ln143 = zext i9 %select_ln141

]]></Node>
<StgValue><ssdm name="zext_ln143"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="34" op_0_bw="34" op_1_bw="24" op_2_bw="3" op_3_bw="3" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
for.inc158.i.i:36 %empty = read i34 @_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A.i1P0A.i1P0A, i24 %input_stream_V_data_V, i3 %input_stream_V_keep_V, i3 %input_stream_V_strb_V, i1 %input_stream_V_user_V, i1 %input_stream_V_last_V, i1 %input_stream_V_id_V, i1 %input_stream_V_dest_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="24" op_0_bw="34">
<![CDATA[
for.inc158.i.i:37 %pixel_in_data_V = extractvalue i34 %empty

]]></Node>
<StgValue><ssdm name="pixel_in_data_V"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc158.i.i:38 %px_r = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %pixel_in_data_V, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="px_r"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc158.i.i:39 %px_g = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %pixel_in_data_V, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="px_g"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="24">
<![CDATA[
for.inc158.i.i:40 %px_b = trunc i24 %pixel_in_data_V

]]></Node>
<StgValue><ssdm name="px_b"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc158.i.i:41 %icmp_ln9 = icmp_ult  i8 %px_g, i8 %px_b

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc158.i.i:42 %xor_ln9 = xor i1 %icmp_ln9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln9"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc158.i.i:43 %max_1 = select i1 %xor_ln9, i8 %px_g, i8 %px_b

]]></Node>
<StgValue><ssdm name="max_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc158.i.i:44 %icmp_ln10 = icmp_ult  i8 %px_r, i8 %max_1

]]></Node>
<StgValue><ssdm name="icmp_ln10"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc158.i.i:46 %icmp_ln17 = icmp_ult  i8 %px_b, i8 %px_g

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc158.i.i:47 %xor_ln17 = xor i1 %icmp_ln17, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln17"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc158.i.i:48 %min_1 = select i1 %xor_ln17, i8 %px_g, i8 %px_b

]]></Node>
<StgValue><ssdm name="min_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc158.i.i:49 %icmp_ln18 = icmp_ult  i8 %min_1, i8 %px_r

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end82.i.i_ifconv:7 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_8_addr = getelementptr i8 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_8, i64 0, i64 %zext_ln143

]]></Node>
<StgValue><ssdm name="BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_8_addr"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end82.i.i_ifconv:9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_addr = getelementptr i8 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7, i64 0, i64 %zext_ln143

]]></Node>
<StgValue><ssdm name="BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_addr"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end82.i.i_ifconv:10 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_addr = getelementptr i8 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6, i64 0, i64 %zext_ln143

]]></Node>
<StgValue><ssdm name="BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_addr"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end82.i.i_ifconv:11 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_addr = getelementptr i8 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5, i64 0, i64 %zext_ln143

]]></Node>
<StgValue><ssdm name="BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_addr"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end82.i.i_ifconv:12 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_addr = getelementptr i8 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4, i64 0, i64 %zext_ln143

]]></Node>
<StgValue><ssdm name="BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_addr"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end82.i.i_ifconv:13 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_addr = getelementptr i8 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3, i64 0, i64 %zext_ln143

]]></Node>
<StgValue><ssdm name="BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_addr"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end82.i.i_ifconv:14 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_addr = getelementptr i8 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2, i64 0, i64 %zext_ln143

]]></Node>
<StgValue><ssdm name="BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_addr"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end82.i.i_ifconv:15 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_addr = getelementptr i8 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1, i64 0, i64 %zext_ln143

]]></Node>
<StgValue><ssdm name="BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_addr"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end82.i.i_ifconv:16 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_addr = getelementptr i8 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line, i64 0, i64 %zext_ln143

]]></Node>
<StgValue><ssdm name="BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_addr"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end82.i.i_ifconv:17 %p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1 = getelementptr i8 %p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E, i64 0, i64 %zext_ln143

]]></Node>
<StgValue><ssdm name="p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="9">
<![CDATA[
if.end82.i.i_ifconv:18 %h_neighbor_1 = load i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_addr

]]></Node>
<StgValue><ssdm name="h_neighbor_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="9">
<![CDATA[
if.end82.i.i_ifconv:19 %h_neighbor_2 = load i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_addr

]]></Node>
<StgValue><ssdm name="h_neighbor_2"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="9">
<![CDATA[
if.end82.i.i_ifconv:20 %h_neighbor_3 = load i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_addr

]]></Node>
<StgValue><ssdm name="h_neighbor_3"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="9">
<![CDATA[
if.end82.i.i_ifconv:21 %h_neighbor_4 = load i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_addr

]]></Node>
<StgValue><ssdm name="h_neighbor_4"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="9">
<![CDATA[
if.end82.i.i_ifconv:22 %h_neighbor_5 = load i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_addr

]]></Node>
<StgValue><ssdm name="h_neighbor_5"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="9">
<![CDATA[
if.end82.i.i_ifconv:23 %h_neighbor_6 = load i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_addr

]]></Node>
<StgValue><ssdm name="h_neighbor_6"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="9">
<![CDATA[
if.end82.i.i_ifconv:24 %h_neighbor_7 = load i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_addr

]]></Node>
<StgValue><ssdm name="h_neighbor_7"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="9">
<![CDATA[
if.end82.i.i_ifconv:25 %h_neighbor_8 = load i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_addr

]]></Node>
<StgValue><ssdm name="h_neighbor_8"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="9">
<![CDATA[
if.end82.i.i_ifconv:26 %h_neighbor_9 = load i9 %p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1

]]></Node>
<StgValue><ssdm name="h_neighbor_9"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end82.i.i_ifconv:111 %add_ln143 = add i9 %select_ln141, i9 1

]]></Node>
<StgValue><ssdm name="add_ln143"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end82.i.i_ifconv:112 %store_ln143 = store i17 %add_ln141, i17 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end82.i.i_ifconv:114 %store_ln143 = store i9 %add_ln143, i9 %x

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="83" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc158.i.i:45 %max_3 = select i1 %icmp_ln10, i8 %max_1, i8 %px_r

]]></Node>
<StgValue><ssdm name="max_3"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc158.i.i:50 %xor_ln18 = xor i1 %icmp_ln18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc158.i.i:51 %min_3 = select i1 %xor_ln18, i8 %px_r, i8 %min_1

]]></Node>
<StgValue><ssdm name="min_3"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc158.i.i:52 %diff = sub i8 %max_3, i8 %min_3

]]></Node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc158.i.i:53 %icmp_ln160 = icmp_eq  i8 %max_3, i8 %min_3

]]></Node>
<StgValue><ssdm name="icmp_ln160"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc158.i.i:54 %br_ln160 = br i1 %icmp_ln160, void %if.else.i.i, void %if.end82.i.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else.i.i:0 %lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %diff, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.i:1 %br_ln161 = br i1 %icmp_ln10, void %if.then42.i.i, void %if.else52.i.i

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="9" op_0_bw="8">
<![CDATA[
if.then42.i.i:0 %zext_ln161_1 = zext i8 %px_b

]]></Node>
<StgValue><ssdm name="zext_ln161_1"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="9" op_0_bw="8">
<![CDATA[
if.then42.i.i:1 %zext_ln161 = zext i8 %px_g

]]></Node>
<StgValue><ssdm name="zext_ln161"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then42.i.i:2 %sub_ln161 = sub i9 %zext_ln161, i9 %zext_ln161_1

]]></Node>
<StgValue><ssdm name="sub_ln161"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="15" op_0_bw="15" op_1_bw="9" op_2_bw="6">
<![CDATA[
if.then42.i.i:3 %shl_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %sub_ln161, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="15">
<![CDATA[
if.then42.i.i:4 %sext_ln161 = sext i15 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln161"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
if.then42.i.i:5 %shl_ln161_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %sub_ln161, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln161_1"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="11">
<![CDATA[
if.then42.i.i:6 %sext_ln161_1 = sext i11 %shl_ln161_1

]]></Node>
<StgValue><ssdm name="sext_ln161_1"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then42.i.i:7 %sub_ln161_1 = sub i16 %sext_ln161, i16 %sext_ln161_1

]]></Node>
<StgValue><ssdm name="sub_ln161_1"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="7">
<![CDATA[
if.then42.i.i:8 %zext_ln161_2 = zext i7 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln161_2"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then42.i.i:9 %add_ln161 = add i16 %sub_ln161_1, i16 %zext_ln161_2

]]></Node>
<StgValue><ssdm name="add_ln161"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else52.i.i:0 %icmp_ln162 = icmp_eq  i8 %max_3, i8 %px_g

]]></Node>
<StgValue><ssdm name="icmp_ln162"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else52.i.i:1 %br_ln162 = br i1 %icmp_ln162, void %if.else68.i.i, void %if.then55.i.i

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="9" op_0_bw="8">
<![CDATA[
if.else68.i.i:0 %zext_ln163_1 = zext i8 %px_g

]]></Node>
<StgValue><ssdm name="zext_ln163_1"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="9" op_0_bw="8">
<![CDATA[
if.else68.i.i:1 %zext_ln163 = zext i8 %px_r

]]></Node>
<StgValue><ssdm name="zext_ln163"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.else68.i.i:2 %sub_ln163 = sub i9 %zext_ln163, i9 %zext_ln163_1

]]></Node>
<StgValue><ssdm name="sub_ln163"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="15" op_0_bw="15" op_1_bw="9" op_2_bw="6">
<![CDATA[
if.else68.i.i:3 %shl_ln2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %sub_ln163, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="15">
<![CDATA[
if.else68.i.i:4 %sext_ln163 = sext i15 %shl_ln2

]]></Node>
<StgValue><ssdm name="sext_ln163"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
if.else68.i.i:5 %shl_ln163_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %sub_ln163, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln163_1"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="11">
<![CDATA[
if.else68.i.i:6 %sext_ln163_1 = sext i11 %shl_ln163_1

]]></Node>
<StgValue><ssdm name="sext_ln163_1"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else68.i.i:7 %sub_ln163_1 = sub i16 %sext_ln163, i16 %sext_ln163_1

]]></Node>
<StgValue><ssdm name="sub_ln163_1"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="7">
<![CDATA[
if.else68.i.i:8 %zext_ln163_2 = zext i7 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln163_2"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else68.i.i:9 %add_ln163 = add i16 %sub_ln163_1, i16 %zext_ln163_2

]]></Node>
<StgValue><ssdm name="add_ln163"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="9" op_0_bw="8">
<![CDATA[
if.then55.i.i:0 %zext_ln162 = zext i8 %px_r

]]></Node>
<StgValue><ssdm name="zext_ln162"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="9" op_0_bw="8">
<![CDATA[
if.then55.i.i:1 %zext_ln162_1 = zext i8 %px_b

]]></Node>
<StgValue><ssdm name="zext_ln162_1"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then55.i.i:2 %sub_ln162 = sub i9 %zext_ln162_1, i9 %zext_ln162

]]></Node>
<StgValue><ssdm name="sub_ln162"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="15" op_0_bw="15" op_1_bw="9" op_2_bw="6">
<![CDATA[
if.then55.i.i:3 %shl_ln1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %sub_ln162, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="15">
<![CDATA[
if.then55.i.i:4 %sext_ln162 = sext i15 %shl_ln1

]]></Node>
<StgValue><ssdm name="sext_ln162"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
if.then55.i.i:5 %shl_ln162_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %sub_ln162, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln162_1"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="11">
<![CDATA[
if.then55.i.i:6 %sext_ln162_1 = sext i11 %shl_ln162_1

]]></Node>
<StgValue><ssdm name="sext_ln162_1"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then55.i.i:7 %sub_ln162_1 = sub i16 %sext_ln162, i16 %sext_ln162_1

]]></Node>
<StgValue><ssdm name="sub_ln162_1"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="7">
<![CDATA[
if.then55.i.i:8 %zext_ln162_2 = zext i7 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln162_2"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then55.i.i:9 %add_ln162 = add i16 %sub_ln162_1, i16 %zext_ln162_2

]]></Node>
<StgValue><ssdm name="add_ln162"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="9">
<![CDATA[
if.end82.i.i_ifconv:8 %h_neighbor = load i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_8_addr

]]></Node>
<StgValue><ssdm name="h_neighbor"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="9">
<![CDATA[
if.end82.i.i_ifconv:18 %h_neighbor_1 = load i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_addr

]]></Node>
<StgValue><ssdm name="h_neighbor_1"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="9">
<![CDATA[
if.end82.i.i_ifconv:19 %h_neighbor_2 = load i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_addr

]]></Node>
<StgValue><ssdm name="h_neighbor_2"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="9">
<![CDATA[
if.end82.i.i_ifconv:20 %h_neighbor_3 = load i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_addr

]]></Node>
<StgValue><ssdm name="h_neighbor_3"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="9">
<![CDATA[
if.end82.i.i_ifconv:21 %h_neighbor_4 = load i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_addr

]]></Node>
<StgValue><ssdm name="h_neighbor_4"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="9">
<![CDATA[
if.end82.i.i_ifconv:22 %h_neighbor_5 = load i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_addr

]]></Node>
<StgValue><ssdm name="h_neighbor_5"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="9">
<![CDATA[
if.end82.i.i_ifconv:23 %h_neighbor_6 = load i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_addr

]]></Node>
<StgValue><ssdm name="h_neighbor_6"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="9">
<![CDATA[
if.end82.i.i_ifconv:24 %h_neighbor_7 = load i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_addr

]]></Node>
<StgValue><ssdm name="h_neighbor_7"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="9">
<![CDATA[
if.end82.i.i_ifconv:25 %h_neighbor_8 = load i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_addr

]]></Node>
<StgValue><ssdm name="h_neighbor_8"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="9">
<![CDATA[
if.end82.i.i_ifconv:26 %h_neighbor_9 = load i9 %p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1

]]></Node>
<StgValue><ssdm name="h_neighbor_9"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.end82.i.i_ifconv:27 %store_ln172 = store i8 %h_neighbor_1, i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_8_addr

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.end82.i.i_ifconv:28 %store_ln172 = store i8 %h_neighbor_2, i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_addr

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.end82.i.i_ifconv:29 %store_ln172 = store i8 %h_neighbor_3, i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_addr

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.end82.i.i_ifconv:30 %store_ln172 = store i8 %h_neighbor_4, i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_addr

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.end82.i.i_ifconv:31 %store_ln172 = store i8 %h_neighbor_5, i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_addr

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.end82.i.i_ifconv:32 %store_ln172 = store i8 %h_neighbor_6, i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_addr

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.end82.i.i_ifconv:33 %store_ln172 = store i8 %h_neighbor_7, i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_addr

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.end82.i.i_ifconv:34 %store_ln172 = store i8 %h_neighbor_8, i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_addr

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.end82.i.i_ifconv:35 %store_ln172 = store i8 %h_neighbor_9, i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_addr

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end82.i.i_ifconv:40 %icmp_ln187 = icmp_ult  i8 %h_neighbor_1, i8 %threshold_read

]]></Node>
<StgValue><ssdm name="icmp_ln187"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end82.i.i_ifconv:46 %icmp_ln187_1 = icmp_ult  i8 %h_neighbor_2, i8 %threshold_read

]]></Node>
<StgValue><ssdm name="icmp_ln187_1"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end82.i.i_ifconv:54 %icmp_ln187_2 = icmp_ult  i8 %h_neighbor_3, i8 %threshold_read

]]></Node>
<StgValue><ssdm name="icmp_ln187_2"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end82.i.i_ifconv:60 %icmp_ln187_3 = icmp_ult  i8 %h_neighbor_4, i8 %threshold_read

]]></Node>
<StgValue><ssdm name="icmp_ln187_3"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end82.i.i_ifconv:65 %icmp_ln187_4 = icmp_ult  i8 %h_neighbor_5, i8 %threshold_read

]]></Node>
<StgValue><ssdm name="icmp_ln187_4"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end82.i.i_ifconv:68 %icmp_ln187_5 = icmp_ult  i8 %h_neighbor_6, i8 %threshold_read

]]></Node>
<StgValue><ssdm name="icmp_ln187_5"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end82.i.i_ifconv:77 %icmp_ln187_6 = icmp_ult  i8 %h_neighbor_7, i8 %threshold_read

]]></Node>
<StgValue><ssdm name="icmp_ln187_6"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end82.i.i_ifconv:83 %icmp_ln187_7 = icmp_ult  i8 %h_neighbor_8, i8 %threshold_read

]]></Node>
<StgValue><ssdm name="icmp_ln187_7"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end82.i.i_ifconv:89 %icmp_ln187_8 = icmp_ult  i8 %h_neighbor_9, i8 %threshold_read

]]></Node>
<StgValue><ssdm name="icmp_ln187_8"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i8 0, i8 %y_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body19.i.i:0 %y_3 = load i8 %y_1

]]></Node>
<StgValue><ssdm name="y_3"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="8">
<![CDATA[
for.body19.i.i:2 %zext_ln141 = zext i8 %y_3

]]></Node>
<StgValue><ssdm name="zext_ln141"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body19.i.i:3 %yy = add i9 %zext_ln141, i9 507

]]></Node>
<StgValue><ssdm name="yy"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body19.i.i:4 %empty_53 = icmp_ugt  i9 %yy, i9 239

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body19.i.i:5 %yy_1 = add i9 %zext_ln141, i9 508

]]></Node>
<StgValue><ssdm name="yy_1"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body19.i.i:6 %empty_54 = icmp_ugt  i9 %yy_1, i9 239

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body19.i.i:7 %yy_2 = add i9 %zext_ln141, i9 509

]]></Node>
<StgValue><ssdm name="yy_2"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body19.i.i:8 %empty_55 = icmp_ugt  i9 %yy_2, i9 239

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body19.i.i:9 %yy_3 = add i9 %zext_ln141, i9 510

]]></Node>
<StgValue><ssdm name="yy_3"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body19.i.i:10 %empty_56 = icmp_ugt  i9 %yy_3, i9 239

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body19.i.i:11 %yy_4 = add i9 %zext_ln141, i9 511

]]></Node>
<StgValue><ssdm name="yy_4"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body19.i.i:12 %empty_57 = icmp_ugt  i9 %yy_4, i9 239

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body19.i.i:13 %y = add i8 %y_3, i8 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body19.i.i:14 %empty_58 = icmp_ugt  i8 %y, i8 239

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body19.i.i:15 %yy_7 = add i8 %y_3, i8 2

]]></Node>
<StgValue><ssdm name="yy_7"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body19.i.i:16 %empty_59 = icmp_ugt  i8 %yy_7, i8 239

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body19.i.i:17 %yy_8 = add i8 %y_3, i8 3

]]></Node>
<StgValue><ssdm name="yy_8"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body19.i.i:18 %empty_60 = icmp_ugt  i8 %yy_8, i8 239

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body19.i.i:19 %yy_9 = add i8 %y_3, i8 4

]]></Node>
<StgValue><ssdm name="yy_9"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body19.i.i:20 %empty_61 = icmp_ugt  i8 %yy_9, i8 239

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body19.i.i:21 %yy_10 = add i8 %y_3, i8 5

]]></Node>
<StgValue><ssdm name="yy_10"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body19.i.i:22 %empty_62 = icmp_ugt  i8 %yy_10, i8 239

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.body19.i.i:23 %total = select i1 %empty_53, i2 1, i2 2

]]></Node>
<StgValue><ssdm name="total"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="8">
<![CDATA[
for.inc158.i.i:5 %zext_ln141_1 = zext i8 %y

]]></Node>
<StgValue><ssdm name="zext_ln141_1"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc158.i.i:6 %yy_mid1 = add i9 %zext_ln141_1, i9 507

]]></Node>
<StgValue><ssdm name="yy_mid1"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc158.i.i:7 %p_mid1 = icmp_ugt  i9 %yy_mid1, i9 239

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc158.i.i:8 %yy_1_mid1 = add i9 %zext_ln141_1, i9 508

]]></Node>
<StgValue><ssdm name="yy_1_mid1"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc158.i.i:9 %p_mid111 = icmp_ugt  i9 %yy_1_mid1, i9 239

]]></Node>
<StgValue><ssdm name="p_mid111"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc158.i.i:10 %select_ln141_1 = select i1 %icmp_ln143, i1 %p_mid111, i1 %empty_54

]]></Node>
<StgValue><ssdm name="select_ln141_1"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc158.i.i:11 %yy_2_mid1 = add i9 %zext_ln141_1, i9 509

]]></Node>
<StgValue><ssdm name="yy_2_mid1"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc158.i.i:12 %p_mid113 = icmp_ugt  i9 %yy_2_mid1, i9 239

]]></Node>
<StgValue><ssdm name="p_mid113"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc158.i.i:13 %select_ln141_2 = select i1 %icmp_ln143, i1 %p_mid113, i1 %empty_55

]]></Node>
<StgValue><ssdm name="select_ln141_2"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc158.i.i:14 %yy_3_mid1 = add i9 %zext_ln141_1, i9 510

]]></Node>
<StgValue><ssdm name="yy_3_mid1"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc158.i.i:15 %p_mid115 = icmp_ugt  i9 %yy_3_mid1, i9 239

]]></Node>
<StgValue><ssdm name="p_mid115"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc158.i.i:16 %select_ln141_3 = select i1 %icmp_ln143, i1 %p_mid115, i1 %empty_56

]]></Node>
<StgValue><ssdm name="select_ln141_3"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc158.i.i:17 %yy_4_mid1 = add i9 %zext_ln141_1, i9 511

]]></Node>
<StgValue><ssdm name="yy_4_mid1"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc158.i.i:18 %p_mid117 = icmp_ugt  i9 %yy_4_mid1, i9 239

]]></Node>
<StgValue><ssdm name="p_mid117"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc158.i.i:19 %select_ln141_4 = select i1 %icmp_ln143, i1 %p_mid117, i1 %empty_57

]]></Node>
<StgValue><ssdm name="select_ln141_4"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc158.i.i:20 %select_ln141_5 = select i1 %icmp_ln143, i1 %empty_59, i1 %empty_58

]]></Node>
<StgValue><ssdm name="select_ln141_5"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc158.i.i:21 %select_ln141_6 = select i1 %icmp_ln143, i1 %empty_60, i1 %empty_59

]]></Node>
<StgValue><ssdm name="select_ln141_6"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc158.i.i:22 %select_ln141_7 = select i1 %icmp_ln143, i1 %empty_61, i1 %empty_60

]]></Node>
<StgValue><ssdm name="select_ln141_7"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc158.i.i:23 %select_ln141_8 = select i1 %icmp_ln143, i1 %empty_62, i1 %empty_61

]]></Node>
<StgValue><ssdm name="select_ln141_8"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc158.i.i:24 %yy_10_mid1 = add i8 %y_3, i8 6

]]></Node>
<StgValue><ssdm name="yy_10_mid1"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc158.i.i:25 %p_mid127 = icmp_ugt  i8 %yy_10_mid1, i8 239

]]></Node>
<StgValue><ssdm name="p_mid127"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc158.i.i:26 %select_ln141_9 = select i1 %icmp_ln143, i1 %p_mid127, i1 %empty_62

]]></Node>
<StgValue><ssdm name="select_ln141_9"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc158.i.i:27 %select_ln141_10 = select i1 %icmp_ln143, i1 %p_mid1, i1 %empty_53

]]></Node>
<StgValue><ssdm name="select_ln141_10"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc158.i.i:28 %xor_ln141 = xor i1 %select_ln141_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln141"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc158.i.i:30 %total_1_mid1 = select i1 %p_mid1, i2 1, i2 2

]]></Node>
<StgValue><ssdm name="total_1_mid1"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc158.i.i:31 %select_ln141_11 = select i1 %icmp_ln143, i2 %total_1_mid1, i2 %total

]]></Node>
<StgValue><ssdm name="select_ln141_11"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc158.i.i:32 %select_ln141_12 = select i1 %icmp_ln143, i8 %y, i8 %y_3

]]></Node>
<StgValue><ssdm name="select_ln141_12"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="8">
<![CDATA[
if.then42.i.i:10 %zext_ln161_3 = zext i8 %diff

]]></Node>
<StgValue><ssdm name="zext_ln161_3"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="20" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then42.i.i:11 %tmp = sdiv i16 %add_ln161, i16 %zext_ln161_3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="8">
<![CDATA[
if.else68.i.i:10 %zext_ln163_3 = zext i8 %diff

]]></Node>
<StgValue><ssdm name="zext_ln163_3"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="20" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else68.i.i:11 %sdiv_ln163 = sdiv i16 %add_ln163, i16 %zext_ln163_3

]]></Node>
<StgValue><ssdm name="sdiv_ln163"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="8">
<![CDATA[
if.then55.i.i:10 %zext_ln162_3 = zext i8 %diff

]]></Node>
<StgValue><ssdm name="zext_ln162_3"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="20" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then55.i.i:11 %sdiv_ln162 = sdiv i16 %add_ln162, i16 %zext_ln162_3

]]></Node>
<StgValue><ssdm name="sdiv_ln162"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="9">
<![CDATA[
if.end82.i.i_ifconv:8 %h_neighbor = load i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_8_addr

]]></Node>
<StgValue><ssdm name="h_neighbor"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end82.i.i_ifconv:37 %count = icmp_ult  i8 %h_neighbor, i8 %threshold_read

]]></Node>
<StgValue><ssdm name="count"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end82.i.i_ifconv:113 %store_ln143 = store i8 %select_ln141_12, i8 %y_1

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc158.i.i:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @row_loop_col_loop_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc158.i.i:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 76800, i64 76800, i64 76800

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="select_ln141_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="1">
<![CDATA[
for.inc158.i.i:29 %zext_ln141_2 = zext i1 %xor_ln141

]]></Node>
<StgValue><ssdm name="zext_ln141_2"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc158.i.i:34 %specpipeline_ln144 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln144"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc158.i.i:35 %specloopname_ln143 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln143"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="19" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then42.i.i:11 %tmp = sdiv i16 %add_ln161, i16 %zext_ln161_3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="19" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else68.i.i:11 %sdiv_ln163 = sdiv i16 %add_ln163, i16 %zext_ln163_3

]]></Node>
<StgValue><ssdm name="sdiv_ln163"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="19" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then55.i.i:11 %sdiv_ln162 = sdiv i16 %add_ln162, i16 %zext_ln162_3

]]></Node>
<StgValue><ssdm name="sdiv_ln162"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end82.i.i_ifconv:38 %count_1 = and i1 %count, i1 %xor_ln141

]]></Node>
<StgValue><ssdm name="count_1"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="2" op_0_bw="1">
<![CDATA[
if.end82.i.i_ifconv:39 %zext_ln178 = zext i1 %count_1

]]></Node>
<StgValue><ssdm name="zext_ln178"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln141_1" val="0"/>
<literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
if.end82.i.i_ifconv:41 %count_2 = select i1 %count_1, i2 2, i2 1

]]></Node>
<StgValue><ssdm name="count_2"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln141_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
if.end82.i.i_ifconv:42 %count_3 = select i1 %icmp_ln187, i2 %count_2, i2 %zext_ln178

]]></Node>
<StgValue><ssdm name="count_3"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
if.end82.i.i_ifconv:43 %count_4 = select i1 %select_ln141_1, i2 %zext_ln178, i2 %count_3

]]></Node>
<StgValue><ssdm name="count_4"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
if.end82.i.i_ifconv:44 %total_1 = select i1 %select_ln141_1, i2 %zext_ln141_2, i2 %select_ln141_11

]]></Node>
<StgValue><ssdm name="total_1"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln141_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.end82.i.i_ifconv:45 %total_2 = add i2 %total_1, i2 1

]]></Node>
<StgValue><ssdm name="total_2"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln141_2" val="0"/>
<literal name="icmp_ln187_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.end82.i.i_ifconv:47 %count_5 = add i2 %count_4, i2 1

]]></Node>
<StgValue><ssdm name="count_5"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln141_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
if.end82.i.i_ifconv:48 %count_6 = select i1 %icmp_ln187_1, i2 %count_5, i2 %count_4

]]></Node>
<StgValue><ssdm name="count_6"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
if.end82.i.i_ifconv:49 %count_7 = select i1 %select_ln141_2, i2 %count_4, i2 %count_6

]]></Node>
<StgValue><ssdm name="count_7"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
if.end82.i.i_ifconv:50 %total_3 = select i1 %select_ln141_2, i2 %total_1, i2 %total_2

]]></Node>
<StgValue><ssdm name="total_3"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="3" op_0_bw="2">
<![CDATA[
if.end82.i.i_ifconv:52 %zext_ln178_2 = zext i2 %count_7

]]></Node>
<StgValue><ssdm name="zext_ln178_2"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln141_3" val="0"/>
<literal name="icmp_ln187_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.end82.i.i_ifconv:55 %count_8 = add i3 %zext_ln178_2, i3 1

]]></Node>
<StgValue><ssdm name="count_8"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln141_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
if.end82.i.i_ifconv:56 %count_9 = select i1 %icmp_ln187_2, i3 %count_8, i3 %zext_ln178_2

]]></Node>
<StgValue><ssdm name="count_9"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
if.end82.i.i_ifconv:57 %count_10 = select i1 %select_ln141_3, i3 %zext_ln178_2, i3 %count_9

]]></Node>
<StgValue><ssdm name="count_10"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="233" st_id="5" stage="18" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then42.i.i:11 %tmp = sdiv i16 %add_ln161, i16 %zext_ln161_3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="18" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else68.i.i:11 %sdiv_ln163 = sdiv i16 %add_ln163, i16 %zext_ln163_3

]]></Node>
<StgValue><ssdm name="sdiv_ln163"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="18" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then55.i.i:11 %sdiv_ln162 = sdiv i16 %add_ln162, i16 %zext_ln162_3

]]></Node>
<StgValue><ssdm name="sdiv_ln162"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="3" op_0_bw="2">
<![CDATA[
if.end82.i.i_ifconv:51 %zext_ln178_1 = zext i2 %total_3

]]></Node>
<StgValue><ssdm name="zext_ln178_1"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln141_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.end82.i.i_ifconv:53 %total_4 = add i3 %zext_ln178_1, i3 1

]]></Node>
<StgValue><ssdm name="total_4"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
if.end82.i.i_ifconv:58 %total_5 = select i1 %select_ln141_3, i3 %zext_ln178_1, i3 %total_4

]]></Node>
<StgValue><ssdm name="total_5"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln141_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.end82.i.i_ifconv:59 %total_6 = add i3 %total_5, i3 1

]]></Node>
<StgValue><ssdm name="total_6"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln141_4" val="0"/>
<literal name="icmp_ln187_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.end82.i.i_ifconv:61 %count_11 = add i3 %count_10, i3 1

]]></Node>
<StgValue><ssdm name="count_11"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln141_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
if.end82.i.i_ifconv:62 %count_12 = select i1 %icmp_ln187_3, i3 %count_11, i3 %count_10

]]></Node>
<StgValue><ssdm name="count_12"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
if.end82.i.i_ifconv:63 %count_13 = select i1 %select_ln141_4, i3 %count_10, i3 %count_12

]]></Node>
<StgValue><ssdm name="count_13"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
if.end82.i.i_ifconv:64 %total_7 = select i1 %select_ln141_4, i3 %total_5, i3 %total_6

]]></Node>
<StgValue><ssdm name="total_7"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.end82.i.i_ifconv:66 %count_14 = add i3 %count_13, i3 1

]]></Node>
<StgValue><ssdm name="count_14"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
if.end82.i.i_ifconv:67 %count_15 = select i1 %icmp_ln187_4, i3 %count_14, i3 %count_13

]]></Node>
<StgValue><ssdm name="count_15"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
if.end82.i.i_ifconv:72 %total_11_v_cast_cast = select i1 %select_ln141_5, i3 1, i3 2

]]></Node>
<StgValue><ssdm name="total_11_v_cast_cast"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.end82.i.i_ifconv:73 %total_8 = add i3 %total_7, i3 %total_11_v_cast_cast

]]></Node>
<StgValue><ssdm name="total_8"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="248" st_id="6" stage="17" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then42.i.i:11 %tmp = sdiv i16 %add_ln161, i16 %zext_ln161_3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="17" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else68.i.i:11 %sdiv_ln163 = sdiv i16 %add_ln163, i16 %zext_ln163_3

]]></Node>
<StgValue><ssdm name="sdiv_ln163"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="17" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then55.i.i:11 %sdiv_ln162 = sdiv i16 %add_ln162, i16 %zext_ln162_3

]]></Node>
<StgValue><ssdm name="sdiv_ln162"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln141_5" val="0"/>
<literal name="icmp_ln187_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.end82.i.i_ifconv:69 %count_16 = add i3 %count_15, i3 1

]]></Node>
<StgValue><ssdm name="count_16"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln141_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
if.end82.i.i_ifconv:70 %count_17 = select i1 %icmp_ln187_5, i3 %count_16, i3 %count_15

]]></Node>
<StgValue><ssdm name="count_17"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
if.end82.i.i_ifconv:71 %count_18 = select i1 %select_ln141_5, i3 %count_15, i3 %count_17

]]></Node>
<StgValue><ssdm name="count_18"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="4" op_0_bw="3">
<![CDATA[
if.end82.i.i_ifconv:74 %zext_ln178_3 = zext i3 %total_8

]]></Node>
<StgValue><ssdm name="zext_ln178_3"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="4" op_0_bw="3">
<![CDATA[
if.end82.i.i_ifconv:75 %zext_ln178_4 = zext i3 %count_18

]]></Node>
<StgValue><ssdm name="zext_ln178_4"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln141_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.end82.i.i_ifconv:76 %total_9 = add i4 %zext_ln178_3, i4 1

]]></Node>
<StgValue><ssdm name="total_9"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln141_6" val="0"/>
<literal name="icmp_ln187_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.end82.i.i_ifconv:78 %count_19 = add i4 %zext_ln178_4, i4 1

]]></Node>
<StgValue><ssdm name="count_19"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln141_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
if.end82.i.i_ifconv:79 %count_20 = select i1 %icmp_ln187_6, i4 %count_19, i4 %zext_ln178_4

]]></Node>
<StgValue><ssdm name="count_20"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
if.end82.i.i_ifconv:80 %count_21 = select i1 %select_ln141_6, i4 %zext_ln178_4, i4 %count_20

]]></Node>
<StgValue><ssdm name="count_21"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
if.end82.i.i_ifconv:81 %total_10 = select i1 %select_ln141_6, i4 %zext_ln178_3, i4 %total_9

]]></Node>
<StgValue><ssdm name="total_10"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln141_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.end82.i.i_ifconv:82 %total_11 = add i4 %total_10, i4 1

]]></Node>
<StgValue><ssdm name="total_11"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
if.end82.i.i_ifconv:87 %total_12 = select i1 %select_ln141_7, i4 %total_10, i4 %total_11

]]></Node>
<StgValue><ssdm name="total_12"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="263" st_id="7" stage="16" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then42.i.i:11 %tmp = sdiv i16 %add_ln161, i16 %zext_ln161_3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="16" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else68.i.i:11 %sdiv_ln163 = sdiv i16 %add_ln163, i16 %zext_ln163_3

]]></Node>
<StgValue><ssdm name="sdiv_ln163"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="16" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then55.i.i:11 %sdiv_ln162 = sdiv i16 %add_ln162, i16 %zext_ln162_3

]]></Node>
<StgValue><ssdm name="sdiv_ln162"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln141_7" val="0"/>
<literal name="icmp_ln187_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.end82.i.i_ifconv:84 %count_22 = add i4 %count_21, i4 1

]]></Node>
<StgValue><ssdm name="count_22"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln141_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
if.end82.i.i_ifconv:85 %count_23 = select i1 %icmp_ln187_7, i4 %count_22, i4 %count_21

]]></Node>
<StgValue><ssdm name="count_23"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
if.end82.i.i_ifconv:86 %count_24 = select i1 %select_ln141_7, i4 %count_21, i4 %count_23

]]></Node>
<StgValue><ssdm name="count_24"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln141_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.end82.i.i_ifconv:88 %total_13 = add i4 %total_12, i4 1

]]></Node>
<StgValue><ssdm name="total_13"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln141_8" val="0"/>
<literal name="icmp_ln187_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.end82.i.i_ifconv:90 %count_25 = add i4 %count_24, i4 1

]]></Node>
<StgValue><ssdm name="count_25"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln141_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
if.end82.i.i_ifconv:91 %count_26 = select i1 %icmp_ln187_8, i4 %count_25, i4 %count_24

]]></Node>
<StgValue><ssdm name="count_26"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
if.end82.i.i_ifconv:92 %count_27 = select i1 %select_ln141_8, i4 %count_24, i4 %count_26

]]></Node>
<StgValue><ssdm name="count_27"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
if.end82.i.i_ifconv:93 %total_14 = select i1 %select_ln141_8, i4 %total_12, i4 %total_13

]]></Node>
<StgValue><ssdm name="total_14"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="274" st_id="8" stage="15" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then42.i.i:11 %tmp = sdiv i16 %add_ln161, i16 %zext_ln161_3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="15" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else68.i.i:11 %sdiv_ln163 = sdiv i16 %add_ln163, i16 %zext_ln163_3

]]></Node>
<StgValue><ssdm name="sdiv_ln163"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="15" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then55.i.i:11 %sdiv_ln162 = sdiv i16 %add_ln162, i16 %zext_ln162_3

]]></Node>
<StgValue><ssdm name="sdiv_ln162"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="277" st_id="9" stage="14" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then42.i.i:11 %tmp = sdiv i16 %add_ln161, i16 %zext_ln161_3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="278" st_id="9" stage="14" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else68.i.i:11 %sdiv_ln163 = sdiv i16 %add_ln163, i16 %zext_ln163_3

]]></Node>
<StgValue><ssdm name="sdiv_ln163"/></StgValue>
</operation>

<operation id="279" st_id="9" stage="14" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then55.i.i:11 %sdiv_ln162 = sdiv i16 %add_ln162, i16 %zext_ln162_3

]]></Node>
<StgValue><ssdm name="sdiv_ln162"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="280" st_id="10" stage="13" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then42.i.i:11 %tmp = sdiv i16 %add_ln161, i16 %zext_ln161_3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="281" st_id="10" stage="13" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else68.i.i:11 %sdiv_ln163 = sdiv i16 %add_ln163, i16 %zext_ln163_3

]]></Node>
<StgValue><ssdm name="sdiv_ln163"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="13" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then55.i.i:11 %sdiv_ln162 = sdiv i16 %add_ln162, i16 %zext_ln162_3

]]></Node>
<StgValue><ssdm name="sdiv_ln162"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="283" st_id="11" stage="12" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then42.i.i:11 %tmp = sdiv i16 %add_ln161, i16 %zext_ln161_3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="284" st_id="11" stage="12" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else68.i.i:11 %sdiv_ln163 = sdiv i16 %add_ln163, i16 %zext_ln163_3

]]></Node>
<StgValue><ssdm name="sdiv_ln163"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="12" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then55.i.i:11 %sdiv_ln162 = sdiv i16 %add_ln162, i16 %zext_ln162_3

]]></Node>
<StgValue><ssdm name="sdiv_ln162"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="286" st_id="12" stage="11" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then42.i.i:11 %tmp = sdiv i16 %add_ln161, i16 %zext_ln161_3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="287" st_id="12" stage="11" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else68.i.i:11 %sdiv_ln163 = sdiv i16 %add_ln163, i16 %zext_ln163_3

]]></Node>
<StgValue><ssdm name="sdiv_ln163"/></StgValue>
</operation>

<operation id="288" st_id="12" stage="11" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then55.i.i:11 %sdiv_ln162 = sdiv i16 %add_ln162, i16 %zext_ln162_3

]]></Node>
<StgValue><ssdm name="sdiv_ln162"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="289" st_id="13" stage="10" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then42.i.i:11 %tmp = sdiv i16 %add_ln161, i16 %zext_ln161_3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="290" st_id="13" stage="10" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else68.i.i:11 %sdiv_ln163 = sdiv i16 %add_ln163, i16 %zext_ln163_3

]]></Node>
<StgValue><ssdm name="sdiv_ln163"/></StgValue>
</operation>

<operation id="291" st_id="13" stage="10" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then55.i.i:11 %sdiv_ln162 = sdiv i16 %add_ln162, i16 %zext_ln162_3

]]></Node>
<StgValue><ssdm name="sdiv_ln162"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="292" st_id="14" stage="9" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then42.i.i:11 %tmp = sdiv i16 %add_ln161, i16 %zext_ln161_3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="293" st_id="14" stage="9" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else68.i.i:11 %sdiv_ln163 = sdiv i16 %add_ln163, i16 %zext_ln163_3

]]></Node>
<StgValue><ssdm name="sdiv_ln163"/></StgValue>
</operation>

<operation id="294" st_id="14" stage="9" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then55.i.i:11 %sdiv_ln162 = sdiv i16 %add_ln162, i16 %zext_ln162_3

]]></Node>
<StgValue><ssdm name="sdiv_ln162"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="295" st_id="15" stage="8" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then42.i.i:11 %tmp = sdiv i16 %add_ln161, i16 %zext_ln161_3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="296" st_id="15" stage="8" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else68.i.i:11 %sdiv_ln163 = sdiv i16 %add_ln163, i16 %zext_ln163_3

]]></Node>
<StgValue><ssdm name="sdiv_ln163"/></StgValue>
</operation>

<operation id="297" st_id="15" stage="8" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then55.i.i:11 %sdiv_ln162 = sdiv i16 %add_ln162, i16 %zext_ln162_3

]]></Node>
<StgValue><ssdm name="sdiv_ln162"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="298" st_id="16" stage="7" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then42.i.i:11 %tmp = sdiv i16 %add_ln161, i16 %zext_ln161_3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="299" st_id="16" stage="7" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else68.i.i:11 %sdiv_ln163 = sdiv i16 %add_ln163, i16 %zext_ln163_3

]]></Node>
<StgValue><ssdm name="sdiv_ln163"/></StgValue>
</operation>

<operation id="300" st_id="16" stage="7" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then55.i.i:11 %sdiv_ln162 = sdiv i16 %add_ln162, i16 %zext_ln162_3

]]></Node>
<StgValue><ssdm name="sdiv_ln162"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="301" st_id="17" stage="6" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then42.i.i:11 %tmp = sdiv i16 %add_ln161, i16 %zext_ln161_3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="302" st_id="17" stage="6" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else68.i.i:11 %sdiv_ln163 = sdiv i16 %add_ln163, i16 %zext_ln163_3

]]></Node>
<StgValue><ssdm name="sdiv_ln163"/></StgValue>
</operation>

<operation id="303" st_id="17" stage="6" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then55.i.i:11 %sdiv_ln162 = sdiv i16 %add_ln162, i16 %zext_ln162_3

]]></Node>
<StgValue><ssdm name="sdiv_ln162"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="304" st_id="18" stage="5" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then42.i.i:11 %tmp = sdiv i16 %add_ln161, i16 %zext_ln161_3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="305" st_id="18" stage="5" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else68.i.i:11 %sdiv_ln163 = sdiv i16 %add_ln163, i16 %zext_ln163_3

]]></Node>
<StgValue><ssdm name="sdiv_ln163"/></StgValue>
</operation>

<operation id="306" st_id="18" stage="5" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then55.i.i:11 %sdiv_ln162 = sdiv i16 %add_ln162, i16 %zext_ln162_3

]]></Node>
<StgValue><ssdm name="sdiv_ln162"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="307" st_id="19" stage="4" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then42.i.i:11 %tmp = sdiv i16 %add_ln161, i16 %zext_ln161_3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="308" st_id="19" stage="4" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else68.i.i:11 %sdiv_ln163 = sdiv i16 %add_ln163, i16 %zext_ln163_3

]]></Node>
<StgValue><ssdm name="sdiv_ln163"/></StgValue>
</operation>

<operation id="309" st_id="19" stage="4" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then55.i.i:11 %sdiv_ln162 = sdiv i16 %add_ln162, i16 %zext_ln162_3

]]></Node>
<StgValue><ssdm name="sdiv_ln162"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="310" st_id="20" stage="3" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then42.i.i:11 %tmp = sdiv i16 %add_ln161, i16 %zext_ln161_3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="311" st_id="20" stage="3" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else68.i.i:11 %sdiv_ln163 = sdiv i16 %add_ln163, i16 %zext_ln163_3

]]></Node>
<StgValue><ssdm name="sdiv_ln163"/></StgValue>
</operation>

<operation id="312" st_id="20" stage="3" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then55.i.i:11 %sdiv_ln162 = sdiv i16 %add_ln162, i16 %zext_ln162_3

]]></Node>
<StgValue><ssdm name="sdiv_ln162"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="313" st_id="21" stage="2" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then42.i.i:11 %tmp = sdiv i16 %add_ln161, i16 %zext_ln161_3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="314" st_id="21" stage="2" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else68.i.i:11 %sdiv_ln163 = sdiv i16 %add_ln163, i16 %zext_ln163_3

]]></Node>
<StgValue><ssdm name="sdiv_ln163"/></StgValue>
</operation>

<operation id="315" st_id="21" stage="2" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then55.i.i:11 %sdiv_ln162 = sdiv i16 %add_ln162, i16 %zext_ln162_3

]]></Node>
<StgValue><ssdm name="sdiv_ln162"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="316" st_id="22" stage="1" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then42.i.i:11 %tmp = sdiv i16 %add_ln161, i16 %zext_ln161_3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="317" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="17" op_0_bw="16">
<![CDATA[
if.then42.i.i:12 %sext_ln158 = sext i16 %tmp

]]></Node>
<StgValue><ssdm name="sext_ln158"/></StgValue>
</operation>

<operation id="318" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
if.then42.i.i:13 %br_ln161 = br void %if.end82.i.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="319" st_id="22" stage="1" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else68.i.i:11 %sdiv_ln163 = sdiv i16 %add_ln163, i16 %zext_ln163_3

]]></Node>
<StgValue><ssdm name="sdiv_ln163"/></StgValue>
</operation>

<operation id="320" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="17" op_0_bw="16">
<![CDATA[
if.else68.i.i:12 %sext_ln163_2 = sext i16 %sdiv_ln163

]]></Node>
<StgValue><ssdm name="sext_ln163_2"/></StgValue>
</operation>

<operation id="321" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.else68.i.i:13 %tmp_2 = add i17 %sext_ln163_2, i17 240

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="322" st_id="22" stage="1" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then55.i.i:11 %sdiv_ln162 = sdiv i16 %add_ln162, i16 %zext_ln162_3

]]></Node>
<StgValue><ssdm name="sdiv_ln162"/></StgValue>
</operation>

<operation id="323" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="17" op_0_bw="16">
<![CDATA[
if.then55.i.i:12 %sext_ln162_2 = sext i16 %sdiv_ln162

]]></Node>
<StgValue><ssdm name="sext_ln162_2"/></StgValue>
</operation>

<operation id="324" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.then55.i.i:13 %tmp_1 = add i17 %sext_ln162_2, i17 120

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="325" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
if.else68.i.i:14 %br_ln0 = br void %if.end82.i.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="326" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="icmp_ln160" val="0"/>
<literal name="icmp_ln10" val="1"/>
<literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
if.then55.i.i:14 %br_ln162 = br void %if.end82.i.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>

<operation id="327" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0" op_4_bw="17" op_5_bw="0" op_6_bw="17" op_7_bw="0">
<![CDATA[
if.end82.i.i_ifconv:0 %tmp_3 = phi i17 %sext_ln158, void %if.then42.i.i, i17 %tmp_1, void %if.then55.i.i, i17 %tmp_2, void %if.else68.i.i, i17 0, void %for.inc158.i.i

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="328" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="9" op_0_bw="17">
<![CDATA[
if.end82.i.i_ifconv:1 %trunc_ln158 = trunc i17 %tmp_3

]]></Node>
<StgValue><ssdm name="trunc_ln158"/></StgValue>
</operation>

<operation id="329" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
if.end82.i.i_ifconv:2 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %tmp_3, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="330" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end82.i.i_ifconv:3 %add_ln165 = add i9 %trunc_ln158, i9 360

]]></Node>
<StgValue><ssdm name="add_ln165"/></StgValue>
</operation>

<operation id="331" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end82.i.i_ifconv:4 %tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %add_ln165, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="332" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end82.i.i_ifconv:5 %tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %tmp_3, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="333" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end82.i.i_ifconv:6 %h_neighbor_10 = select i1 %tmp_6, i8 %tmp_4, i8 %tmp_5

]]></Node>
<StgValue><ssdm name="h_neighbor_10"/></StgValue>
</operation>

<operation id="334" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln141_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end82.i.i_ifconv:95 %icmp_ln187_9 = icmp_ult  i8 %h_neighbor_10, i8 %threshold_read

]]></Node>
<StgValue><ssdm name="icmp_ln187_9"/></StgValue>
</operation>

<operation id="335" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln141_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.end82.i.i_ifconv:96 %count_28 = add i4 %count_27, i4 1

]]></Node>
<StgValue><ssdm name="count_28"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="336" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.end82.i.i_ifconv:36 %store_ln174 = store i8 %h_neighbor_10, i9 %p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1

]]></Node>
<StgValue><ssdm name="store_ln174"/></StgValue>
</operation>

<operation id="337" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln141_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.end82.i.i_ifconv:94 %total_15 = add i4 %total_14, i4 1

]]></Node>
<StgValue><ssdm name="total_15"/></StgValue>
</operation>

<operation id="338" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln141_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
if.end82.i.i_ifconv:97 %count_29 = select i1 %icmp_ln187_9, i4 %count_28, i4 %count_27

]]></Node>
<StgValue><ssdm name="count_29"/></StgValue>
</operation>

<operation id="339" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
if.end82.i.i_ifconv:98 %count_30 = select i1 %select_ln141_9, i4 %count_27, i4 %count_29

]]></Node>
<StgValue><ssdm name="count_30"/></StgValue>
</operation>

<operation id="340" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
if.end82.i.i_ifconv:99 %shl_ln3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %count_30, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="341" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
if.end82.i.i_ifconv:100 %shl_ln191_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %count_30, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln191_1"/></StgValue>
</operation>

<operation id="342" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="7" op_0_bw="5">
<![CDATA[
if.end82.i.i_ifconv:101 %zext_ln191 = zext i5 %shl_ln191_1

]]></Node>
<StgValue><ssdm name="zext_ln191"/></StgValue>
</operation>

<operation id="343" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.end82.i.i_ifconv:102 %add_ln191 = add i7 %shl_ln3, i7 %zext_ln191

]]></Node>
<StgValue><ssdm name="add_ln191"/></StgValue>
</operation>

<operation id="344" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
if.end82.i.i_ifconv:103 %empty_63 = select i1 %select_ln141_9, i4 %total_14, i4 %total_15

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="345" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
if.end82.i.i_ifconv:104 %shl_ln191_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %empty_63, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln191_2"/></StgValue>
</operation>

<operation id="346" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.end82.i.i_ifconv:105 %icmp_ln191 = icmp_ult  i7 %add_ln191, i7 %shl_ln191_2

]]></Node>
<StgValue><ssdm name="icmp_ln191"/></StgValue>
</operation>

<operation id="347" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end82.i.i_ifconv:106 %out_px_g_1 = select i1 %icmp_ln191, i8 %px_g, i8 255

]]></Node>
<StgValue><ssdm name="out_px_g_1"/></StgValue>
</operation>

<operation id="348" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end82.i.i_ifconv:107 %out_px_r_1 = select i1 %icmp_ln191, i8 %px_r, i8 255

]]></Node>
<StgValue><ssdm name="out_px_r_1"/></StgValue>
</operation>

<operation id="349" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end82.i.i_ifconv:108 %out_px_b_1 = select i1 %icmp_ln191, i8 %px_b, i8 255

]]></Node>
<StgValue><ssdm name="out_px_b_1"/></StgValue>
</operation>

<operation id="350" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
if.end82.i.i_ifconv:109 %pixel_out_data = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %out_px_r_1, i8 %out_px_g_1, i8 %out_px_b_1

]]></Node>
<StgValue><ssdm name="pixel_out_data"/></StgValue>
</operation>

<operation id="351" st_id="24" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="3" op_3_bw="3" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="24" op_9_bw="3" op_10_bw="3" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
if.end82.i.i_ifconv:110 %write_ln208 = write void @_ssdm_op_Write.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A.i1P0A.i1P0A, i24 %output_stream_V_data_V, i3 %output_stream_V_keep_V, i3 %output_stream_V_strb_V, i1 %output_stream_V_user_V, i1 %output_stream_V_last_V, i1 %output_stream_V_id_V, i1 %output_stream_V_dest_V, i24 %pixel_out_data, i3 7, i3 7, i1 0, i1 0, i1 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="354" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0">
<![CDATA[
BackGrRemovalStream_for.cond.i.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="352" st_id="25" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="3" op_3_bw="3" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="24" op_9_bw="3" op_10_bw="3" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
if.end82.i.i_ifconv:110 %write_ln208 = write void @_ssdm_op_Write.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A.i1P0A.i1P0A, i24 %output_stream_V_data_V, i3 %output_stream_V_keep_V, i3 %output_stream_V_strb_V, i1 %output_stream_V_user_V, i1 %output_stream_V_last_V, i1 %output_stream_V_id_V, i1 %output_stream_V_dest_V, i24 %pixel_out_data, i3 7, i3 7, i1 0, i1 0, i1 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="353" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
if.end82.i.i_ifconv:115 %br_ln143 = br void %for.body19.i.i

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
