@I [SIM-14] Instrumenting C test bench ...
@W [SIM-75] Fifo port 'counter' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'.
   Build using "/opt/Xilinx/Vivado_HLS/2014.4/lnx64/tools/gcc/bin/g++"
   Compiling apatb_axi_stream_counter.cpp
   Compiling axi_stream.cpp_pre.cpp.tb.cpp
   Compiling test.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
@I [SIM-302] Starting C TB testing ... 
@I [SIM-333] Generating C post check test bench ...
@I [SIM-12] Generating RTL test bench ...
   Build using "/opt/Xilinx/Vivado_HLS/2014.4/lnx64/tools/gcc/bin/g++"
   Compiling axi_stream_counter.autotb.cpp
   Compiling axi_stream_counter.cpp
   Generating cosim.sc.exe
@I [SIM-11] Starting SystemC simulation ...
@I [SIM-316] Starting C post checking ...

             SystemC 2.3.0-ASI --- May 15 2013 06:32:03
        Copyright (c) 1996-2012 by all Contributors,
        ALL RIGHTS RESERVED

Note: VCD trace timescale unit is set by user to 1.000000e-12 sec.

Info: /OSCI/SystemC: Simulation stopped by user.
@I [SIM-1000] *** C/RTL co-simulation finished: PASS ***
