<HTML>
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<!-- Created on 2003-09-18 by texi2html 1.64 -->
<!-- 
Written by: Lionel Cons <Lionel.Cons@cern.ch> (original author)
            Karl Berry  <karl@freefriends.org>
            Olaf Bachmann <obachman@mathematik.uni-kl.de>
            and many others.
Maintained by: Olaf Bachmann <obachman@mathematik.uni-kl.de>
Send bugs and suggestions to <texi2html@mathematik.uni-kl.de>
 
-->
<HEAD>
<TITLE>Using the GNU Compiler Collection: M680x0 Options</TITLE>

<META NAME="description" CONTENT="Using the GNU Compiler Collection: M680x0 Options">
<META NAME="keywords" CONTENT="Using the GNU Compiler Collection: M680x0 Options">
<META NAME="resource-type" CONTENT="document">
<META NAME="distribution" CONTENT="global">
<META NAME="Generator" CONTENT="texi2html 1.64">

</HEAD>

<BODY >

<A NAME="SEC17"></A>
<TABLE CELLPADDING=1 CELLSPACING=1 BORDER=0>
<TR><TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_16.html#SEC16"> &lt; </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_18.html#SEC18"> &gt; </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_4.html#SEC4"> &lt;&lt; </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_16.html#SEC16"> Up </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_43.html#SEC43"> &gt;&gt; </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc.html#SEC_Top">Top</A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_toc.html#SEC_Contents">Contents</A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_157.html#SEC157">Index</A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_abt.html#SEC_About"> ? </A>]</TD>
</TR></TABLE>
<HR SIZE=1>
<H3> 2.14.1 M680x0 Options </H3>
<!--docid::SEC17::-->
<P>

These are the <SAMP>`-m'</SAMP> options defined for the 68000 series.  The default
values for these options depends on which style of 68000 was selected when
the compiler was configured; the defaults for the most common choices are
given below.
</P><P>

<DL COMPACT>
<DT><CODE>-m68000</CODE>
<DD><DT><CODE>-mc68000</CODE>
<DD>Generate output for a 68000.  This is the default
when the compiler is configured for 68000-based systems.
<P>

Use this option for microcontrollers with a 68000 or EC000 core,
including the 68008, 68302, 68306, 68307, 68322, 68328 and 68356.
</P><P>

<DT><CODE>-m68020</CODE>
<DD><DT><CODE>-mc68020</CODE>
<DD>Generate output for a 68020.  This is the default
when the compiler is configured for 68020-based systems.
<P>

<DT><CODE>-m68881</CODE>
<DD>Generate output containing 68881 instructions for floating point.
This is the default for most 68020 systems unless <SAMP>`-nfp'</SAMP> was
specified when the compiler was configured.
<P>

<DT><CODE>-m68030</CODE>
<DD>Generate output for a 68030.  This is the default when the compiler is
configured for 68030-based systems.
<P>

<DT><CODE>-m68040</CODE>
<DD>Generate output for a 68040.  This is the default when the compiler is
configured for 68040-based systems.
<P>

This option inhibits the use of 68881/68882 instructions that have to be
emulated by software on the 68040.  Use this option if your 68040 does not
have code to emulate those instructions.
</P><P>

<DT><CODE>-m68060</CODE>
<DD>Generate output for a 68060.  This is the default when the compiler is
configured for 68060-based systems.
<P>

This option inhibits the use of 68020 and 68881/68882 instructions that
have to be emulated by software on the 68060.  Use this option if your 68060
does not have code to emulate those instructions.
</P><P>

<DT><CODE>-mcpu32</CODE>
<DD>Generate output for a CPU32. This is the default
when the compiler is configured for CPU32-based systems.
<P>

Use this option for microcontrollers with a
CPU32 or CPU32+ core, including the 68330, 68331, 68332, 68333, 68334,
68336, 68340, 68341, 68349 and 68360.
</P><P>

<DT><CODE>-m5200</CODE>
<DD>Generate output for a 520X "coldfire" family cpu.  This is the default
when the compiler is configured for 520X-based systems.
<P>

Use this option for microcontroller with a 5200 core, including 
the MCF5202, MCF5203, MCF5204 and MCF5202.
</P><P>

<DT><CODE>-m68020-40</CODE>
<DD>Generate output for a 68040, without using any of the new instructions.
This results in code which can run relatively efficiently on either a
68020/68881 or a 68030 or a 68040.  The generated code does use the
68881 instructions that are emulated on the 68040.
<P>

<DT><CODE>-m68020-60</CODE>
<DD>Generate output for a 68060, without using any of the new instructions.
This results in code which can run relatively efficiently on either a
68020/68881 or a 68030 or a 68040.  The generated code does use the
68881 instructions that are emulated on the 68060.
<P>

<DT><CODE>-mfpa</CODE>
<DD>Generate output containing Sun FPA instructions for floating point.
<P>

<DT><CODE>-msoft-float</CODE>
<DD>Generate output containing library calls for floating point.
<STRONG>Warning:</STRONG> the requisite libraries are not available for all m68k
targets.  Normally the facilities of the machine's usual C compiler are
used, but this can't be done directly in cross-compilation.  You must
make your own arrangements to provide suitable library functions for
cross-compilation.  The embedded targets <SAMP>`m68k-*-aout'</SAMP> and
<SAMP>`m68k-*-coff'</SAMP> do provide software floating point support.
<P>

<DT><CODE>-mshort</CODE>
<DD>Consider type <CODE>int</CODE> to be 16 bits wide, like <CODE>short int</CODE>.
<P>

<DT><CODE>-mnobitfield</CODE>
<DD>Do not use the bit-field instructions.  The <SAMP>`-m68000'</SAMP>, <SAMP>`-mcpu32'</SAMP>
and <SAMP>`-m5200'</SAMP> options imply <SAMP>`-mnobitfield'</SAMP>.
<P>

<DT><CODE>-mbitfield</CODE>
<DD>Do use the bit-field instructions.  The <SAMP>`-m68020'</SAMP> option implies
<SAMP>`-mbitfield'</SAMP>.  This is the default if you use a configuration
designed for a 68020.
<P>

<DT><CODE>-mrtd</CODE>
<DD>Use a different function-calling convention, in which functions
that take a fixed number of arguments return with the <CODE>rtd</CODE>
instruction, which pops their arguments while returning.  This
saves one instruction in the caller since there is no need to pop
the arguments there.
<P>

This calling convention is incompatible with the one normally
used on Unix, so you cannot use it if you need to call libraries
compiled with the Unix compiler.
</P><P>

Also, you must provide function prototypes for all functions that
take variable numbers of arguments (including <CODE>printf</CODE>);
otherwise incorrect code will be generated for calls to those
functions.
</P><P>

In addition, seriously incorrect code will result if you call a
function with too many arguments.  (Normally, extra arguments are
harmlessly ignored.)
</P><P>

The <CODE>rtd</CODE> instruction is supported by the 68010, 68020, 68030,
68040, 68060 and CPU32 processors, but not by the 68000 or 5200.
</P><P>

<DT><CODE>-malign-int</CODE>
<DD><DT><CODE>-mno-align-int</CODE>
<DD>Control whether GCC aligns <CODE>int</CODE>, <CODE>long</CODE>, <CODE>long long</CODE>, 
<CODE>float</CODE>, <CODE>double</CODE>, and <CODE>long double</CODE> variables on a 32-bit
boundary (<SAMP>`-malign-int'</SAMP>) or a 16-bit boundary (<SAMP>`-mno-align-int'</SAMP>).
Aligning variables on 32-bit boundaries produces code that runs somewhat
faster on processors with 32-bit busses at the expense of more memory.
<P>

<STRONG>Warning:</STRONG> if you use the <SAMP>`-malign-int'</SAMP> switch, GCC will
align structures containing the above types  differently than
most published application binary interface specifications for the m68k.
</P><P>

</DL>
<P>

<A NAME="VAX Options"></A>
<HR SIZE=1>
<TABLE CELLPADDING=1 CELLSPACING=1 BORDER=0>
<TR><TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_16.html#SEC16"> &lt; </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_18.html#SEC18"> &gt; </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_4.html#SEC4"> &lt;&lt; </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_16.html#SEC16"> Up </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_43.html#SEC43"> &gt;&gt; </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc.html#SEC_Top">Top</A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_toc.html#SEC_Contents">Contents</A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_157.html#SEC157">Index</A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_abt.html#SEC_About"> ? </A>]</TD>
</TR></TABLE>

</BODY>
</HTML>
