
test_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aeb0  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005d4  0800af70  0800af70  0001af70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b544  0800b544  000201d8  2**0
                  CONTENTS
  4 .ARM          00000000  0800b544  0800b544  000201d8  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b544  0800b544  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b544  0800b544  0001b544  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b548  0800b548  0001b548  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800b54c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000029c  200001d8  0800b724  000201d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000474  0800b724  00020474  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009e17  00000000  00000000  00020200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c8b  00000000  00000000  0002a017  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000af8  00000000  00000000  0002bca8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a00  00000000  00000000  0002c7a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000eba2  00000000  00000000  0002d1a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ce4f  00000000  00000000  0003bd42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0004a6d3  00000000  00000000  00048b91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00093264  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003ca4  00000000  00000000  000932b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001d8 	.word	0x200001d8
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800af58 	.word	0x0800af58

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001dc 	.word	0x200001dc
 8000104:	0800af58 	.word	0x0800af58

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 f9cd 	bl	80017dc <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 f91d 	bl	800168c <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 f9bf 	bl	80017dc <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 f9b5 	bl	80017dc <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 f945 	bl	8001710 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 f93b 	bl	8001710 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_cfrcmple>:
 80004a8:	4684      	mov	ip, r0
 80004aa:	0008      	movs	r0, r1
 80004ac:	4661      	mov	r1, ip
 80004ae:	e7ff      	b.n	80004b0 <__aeabi_cfcmpeq>

080004b0 <__aeabi_cfcmpeq>:
 80004b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004b2:	f000 fa27 	bl	8000904 <__lesf2>
 80004b6:	2800      	cmp	r0, #0
 80004b8:	d401      	bmi.n	80004be <__aeabi_cfcmpeq+0xe>
 80004ba:	2100      	movs	r1, #0
 80004bc:	42c8      	cmn	r0, r1
 80004be:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004c0 <__aeabi_fcmpeq>:
 80004c0:	b510      	push	{r4, lr}
 80004c2:	f000 f9b3 	bl	800082c <__eqsf2>
 80004c6:	4240      	negs	r0, r0
 80004c8:	3001      	adds	r0, #1
 80004ca:	bd10      	pop	{r4, pc}

080004cc <__aeabi_fcmplt>:
 80004cc:	b510      	push	{r4, lr}
 80004ce:	f000 fa19 	bl	8000904 <__lesf2>
 80004d2:	2800      	cmp	r0, #0
 80004d4:	db01      	blt.n	80004da <__aeabi_fcmplt+0xe>
 80004d6:	2000      	movs	r0, #0
 80004d8:	bd10      	pop	{r4, pc}
 80004da:	2001      	movs	r0, #1
 80004dc:	bd10      	pop	{r4, pc}
 80004de:	46c0      	nop			; (mov r8, r8)

080004e0 <__aeabi_fcmple>:
 80004e0:	b510      	push	{r4, lr}
 80004e2:	f000 fa0f 	bl	8000904 <__lesf2>
 80004e6:	2800      	cmp	r0, #0
 80004e8:	dd01      	ble.n	80004ee <__aeabi_fcmple+0xe>
 80004ea:	2000      	movs	r0, #0
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	2001      	movs	r0, #1
 80004f0:	bd10      	pop	{r4, pc}
 80004f2:	46c0      	nop			; (mov r8, r8)

080004f4 <__aeabi_fcmpgt>:
 80004f4:	b510      	push	{r4, lr}
 80004f6:	f000 f9bf 	bl	8000878 <__gesf2>
 80004fa:	2800      	cmp	r0, #0
 80004fc:	dc01      	bgt.n	8000502 <__aeabi_fcmpgt+0xe>
 80004fe:	2000      	movs	r0, #0
 8000500:	bd10      	pop	{r4, pc}
 8000502:	2001      	movs	r0, #1
 8000504:	bd10      	pop	{r4, pc}
 8000506:	46c0      	nop			; (mov r8, r8)

08000508 <__aeabi_fcmpge>:
 8000508:	b510      	push	{r4, lr}
 800050a:	f000 f9b5 	bl	8000878 <__gesf2>
 800050e:	2800      	cmp	r0, #0
 8000510:	da01      	bge.n	8000516 <__aeabi_fcmpge+0xe>
 8000512:	2000      	movs	r0, #0
 8000514:	bd10      	pop	{r4, pc}
 8000516:	2001      	movs	r0, #1
 8000518:	bd10      	pop	{r4, pc}
 800051a:	46c0      	nop			; (mov r8, r8)

0800051c <__aeabi_d2uiz>:
 800051c:	b570      	push	{r4, r5, r6, lr}
 800051e:	2200      	movs	r2, #0
 8000520:	4b0c      	ldr	r3, [pc, #48]	; (8000554 <__aeabi_d2uiz+0x38>)
 8000522:	0004      	movs	r4, r0
 8000524:	000d      	movs	r5, r1
 8000526:	f7ff ffb5 	bl	8000494 <__aeabi_dcmpge>
 800052a:	2800      	cmp	r0, #0
 800052c:	d104      	bne.n	8000538 <__aeabi_d2uiz+0x1c>
 800052e:	0020      	movs	r0, r4
 8000530:	0029      	movs	r1, r5
 8000532:	f001 ffd3 	bl	80024dc <__aeabi_d2iz>
 8000536:	bd70      	pop	{r4, r5, r6, pc}
 8000538:	4b06      	ldr	r3, [pc, #24]	; (8000554 <__aeabi_d2uiz+0x38>)
 800053a:	2200      	movs	r2, #0
 800053c:	0020      	movs	r0, r4
 800053e:	0029      	movs	r1, r5
 8000540:	f001 fc1c 	bl	8001d7c <__aeabi_dsub>
 8000544:	f001 ffca 	bl	80024dc <__aeabi_d2iz>
 8000548:	2380      	movs	r3, #128	; 0x80
 800054a:	061b      	lsls	r3, r3, #24
 800054c:	469c      	mov	ip, r3
 800054e:	4460      	add	r0, ip
 8000550:	e7f1      	b.n	8000536 <__aeabi_d2uiz+0x1a>
 8000552:	46c0      	nop			; (mov r8, r8)
 8000554:	41e00000 	.word	0x41e00000

08000558 <__aeabi_d2lz>:
 8000558:	b570      	push	{r4, r5, r6, lr}
 800055a:	0005      	movs	r5, r0
 800055c:	000c      	movs	r4, r1
 800055e:	2200      	movs	r2, #0
 8000560:	2300      	movs	r3, #0
 8000562:	0028      	movs	r0, r5
 8000564:	0021      	movs	r1, r4
 8000566:	f7ff ff77 	bl	8000458 <__aeabi_dcmplt>
 800056a:	2800      	cmp	r0, #0
 800056c:	d108      	bne.n	8000580 <__aeabi_d2lz+0x28>
 800056e:	0028      	movs	r0, r5
 8000570:	0021      	movs	r1, r4
 8000572:	f000 f80f 	bl	8000594 <__aeabi_d2ulz>
 8000576:	0002      	movs	r2, r0
 8000578:	000b      	movs	r3, r1
 800057a:	0010      	movs	r0, r2
 800057c:	0019      	movs	r1, r3
 800057e:	bd70      	pop	{r4, r5, r6, pc}
 8000580:	2380      	movs	r3, #128	; 0x80
 8000582:	061b      	lsls	r3, r3, #24
 8000584:	18e1      	adds	r1, r4, r3
 8000586:	0028      	movs	r0, r5
 8000588:	f000 f804 	bl	8000594 <__aeabi_d2ulz>
 800058c:	2300      	movs	r3, #0
 800058e:	4242      	negs	r2, r0
 8000590:	418b      	sbcs	r3, r1
 8000592:	e7f2      	b.n	800057a <__aeabi_d2lz+0x22>

08000594 <__aeabi_d2ulz>:
 8000594:	b570      	push	{r4, r5, r6, lr}
 8000596:	2200      	movs	r2, #0
 8000598:	4b0b      	ldr	r3, [pc, #44]	; (80005c8 <__aeabi_d2ulz+0x34>)
 800059a:	000d      	movs	r5, r1
 800059c:	0004      	movs	r4, r0
 800059e:	f001 f981 	bl	80018a4 <__aeabi_dmul>
 80005a2:	f7ff ffbb 	bl	800051c <__aeabi_d2uiz>
 80005a6:	0006      	movs	r6, r0
 80005a8:	f001 fffe 	bl	80025a8 <__aeabi_ui2d>
 80005ac:	2200      	movs	r2, #0
 80005ae:	4b07      	ldr	r3, [pc, #28]	; (80005cc <__aeabi_d2ulz+0x38>)
 80005b0:	f001 f978 	bl	80018a4 <__aeabi_dmul>
 80005b4:	0002      	movs	r2, r0
 80005b6:	000b      	movs	r3, r1
 80005b8:	0020      	movs	r0, r4
 80005ba:	0029      	movs	r1, r5
 80005bc:	f001 fbde 	bl	8001d7c <__aeabi_dsub>
 80005c0:	f7ff ffac 	bl	800051c <__aeabi_d2uiz>
 80005c4:	0031      	movs	r1, r6
 80005c6:	bd70      	pop	{r4, r5, r6, pc}
 80005c8:	3df00000 	.word	0x3df00000
 80005cc:	41f00000 	.word	0x41f00000

080005d0 <__aeabi_l2d>:
 80005d0:	b570      	push	{r4, r5, r6, lr}
 80005d2:	0006      	movs	r6, r0
 80005d4:	0008      	movs	r0, r1
 80005d6:	f001 ffb7 	bl	8002548 <__aeabi_i2d>
 80005da:	2200      	movs	r2, #0
 80005dc:	4b06      	ldr	r3, [pc, #24]	; (80005f8 <__aeabi_l2d+0x28>)
 80005de:	f001 f961 	bl	80018a4 <__aeabi_dmul>
 80005e2:	000d      	movs	r5, r1
 80005e4:	0004      	movs	r4, r0
 80005e6:	0030      	movs	r0, r6
 80005e8:	f001 ffde 	bl	80025a8 <__aeabi_ui2d>
 80005ec:	002b      	movs	r3, r5
 80005ee:	0022      	movs	r2, r4
 80005f0:	f000 fa1a 	bl	8000a28 <__aeabi_dadd>
 80005f4:	bd70      	pop	{r4, r5, r6, pc}
 80005f6:	46c0      	nop			; (mov r8, r8)
 80005f8:	41f00000 	.word	0x41f00000

080005fc <__aeabi_fdiv>:
 80005fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005fe:	464f      	mov	r7, r9
 8000600:	4646      	mov	r6, r8
 8000602:	46d6      	mov	lr, sl
 8000604:	0245      	lsls	r5, r0, #9
 8000606:	b5c0      	push	{r6, r7, lr}
 8000608:	0047      	lsls	r7, r0, #1
 800060a:	1c0c      	adds	r4, r1, #0
 800060c:	0a6d      	lsrs	r5, r5, #9
 800060e:	0e3f      	lsrs	r7, r7, #24
 8000610:	0fc6      	lsrs	r6, r0, #31
 8000612:	2f00      	cmp	r7, #0
 8000614:	d100      	bne.n	8000618 <__aeabi_fdiv+0x1c>
 8000616:	e070      	b.n	80006fa <__aeabi_fdiv+0xfe>
 8000618:	2fff      	cmp	r7, #255	; 0xff
 800061a:	d100      	bne.n	800061e <__aeabi_fdiv+0x22>
 800061c:	e075      	b.n	800070a <__aeabi_fdiv+0x10e>
 800061e:	00eb      	lsls	r3, r5, #3
 8000620:	2580      	movs	r5, #128	; 0x80
 8000622:	04ed      	lsls	r5, r5, #19
 8000624:	431d      	orrs	r5, r3
 8000626:	2300      	movs	r3, #0
 8000628:	4699      	mov	r9, r3
 800062a:	469a      	mov	sl, r3
 800062c:	3f7f      	subs	r7, #127	; 0x7f
 800062e:	0260      	lsls	r0, r4, #9
 8000630:	0a43      	lsrs	r3, r0, #9
 8000632:	4698      	mov	r8, r3
 8000634:	0063      	lsls	r3, r4, #1
 8000636:	0e1b      	lsrs	r3, r3, #24
 8000638:	0fe4      	lsrs	r4, r4, #31
 800063a:	2b00      	cmp	r3, #0
 800063c:	d04e      	beq.n	80006dc <__aeabi_fdiv+0xe0>
 800063e:	2bff      	cmp	r3, #255	; 0xff
 8000640:	d046      	beq.n	80006d0 <__aeabi_fdiv+0xd4>
 8000642:	4642      	mov	r2, r8
 8000644:	00d0      	lsls	r0, r2, #3
 8000646:	2280      	movs	r2, #128	; 0x80
 8000648:	04d2      	lsls	r2, r2, #19
 800064a:	4302      	orrs	r2, r0
 800064c:	4690      	mov	r8, r2
 800064e:	2200      	movs	r2, #0
 8000650:	3b7f      	subs	r3, #127	; 0x7f
 8000652:	0031      	movs	r1, r6
 8000654:	1aff      	subs	r7, r7, r3
 8000656:	464b      	mov	r3, r9
 8000658:	4061      	eors	r1, r4
 800065a:	b2c9      	uxtb	r1, r1
 800065c:	4313      	orrs	r3, r2
 800065e:	2b0f      	cmp	r3, #15
 8000660:	d900      	bls.n	8000664 <__aeabi_fdiv+0x68>
 8000662:	e0b5      	b.n	80007d0 <__aeabi_fdiv+0x1d4>
 8000664:	486e      	ldr	r0, [pc, #440]	; (8000820 <__aeabi_fdiv+0x224>)
 8000666:	009b      	lsls	r3, r3, #2
 8000668:	58c3      	ldr	r3, [r0, r3]
 800066a:	469f      	mov	pc, r3
 800066c:	2300      	movs	r3, #0
 800066e:	4698      	mov	r8, r3
 8000670:	0026      	movs	r6, r4
 8000672:	4645      	mov	r5, r8
 8000674:	4692      	mov	sl, r2
 8000676:	4653      	mov	r3, sl
 8000678:	2b02      	cmp	r3, #2
 800067a:	d100      	bne.n	800067e <__aeabi_fdiv+0x82>
 800067c:	e089      	b.n	8000792 <__aeabi_fdiv+0x196>
 800067e:	2b03      	cmp	r3, #3
 8000680:	d100      	bne.n	8000684 <__aeabi_fdiv+0x88>
 8000682:	e09e      	b.n	80007c2 <__aeabi_fdiv+0x1c6>
 8000684:	2b01      	cmp	r3, #1
 8000686:	d018      	beq.n	80006ba <__aeabi_fdiv+0xbe>
 8000688:	003b      	movs	r3, r7
 800068a:	337f      	adds	r3, #127	; 0x7f
 800068c:	2b00      	cmp	r3, #0
 800068e:	dd69      	ble.n	8000764 <__aeabi_fdiv+0x168>
 8000690:	076a      	lsls	r2, r5, #29
 8000692:	d004      	beq.n	800069e <__aeabi_fdiv+0xa2>
 8000694:	220f      	movs	r2, #15
 8000696:	402a      	ands	r2, r5
 8000698:	2a04      	cmp	r2, #4
 800069a:	d000      	beq.n	800069e <__aeabi_fdiv+0xa2>
 800069c:	3504      	adds	r5, #4
 800069e:	012a      	lsls	r2, r5, #4
 80006a0:	d503      	bpl.n	80006aa <__aeabi_fdiv+0xae>
 80006a2:	4b60      	ldr	r3, [pc, #384]	; (8000824 <__aeabi_fdiv+0x228>)
 80006a4:	401d      	ands	r5, r3
 80006a6:	003b      	movs	r3, r7
 80006a8:	3380      	adds	r3, #128	; 0x80
 80006aa:	2bfe      	cmp	r3, #254	; 0xfe
 80006ac:	dd00      	ble.n	80006b0 <__aeabi_fdiv+0xb4>
 80006ae:	e070      	b.n	8000792 <__aeabi_fdiv+0x196>
 80006b0:	01ad      	lsls	r5, r5, #6
 80006b2:	0a6d      	lsrs	r5, r5, #9
 80006b4:	b2d8      	uxtb	r0, r3
 80006b6:	e002      	b.n	80006be <__aeabi_fdiv+0xc2>
 80006b8:	000e      	movs	r6, r1
 80006ba:	2000      	movs	r0, #0
 80006bc:	2500      	movs	r5, #0
 80006be:	05c0      	lsls	r0, r0, #23
 80006c0:	4328      	orrs	r0, r5
 80006c2:	07f6      	lsls	r6, r6, #31
 80006c4:	4330      	orrs	r0, r6
 80006c6:	bce0      	pop	{r5, r6, r7}
 80006c8:	46ba      	mov	sl, r7
 80006ca:	46b1      	mov	r9, r6
 80006cc:	46a8      	mov	r8, r5
 80006ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006d0:	4643      	mov	r3, r8
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d13f      	bne.n	8000756 <__aeabi_fdiv+0x15a>
 80006d6:	2202      	movs	r2, #2
 80006d8:	3fff      	subs	r7, #255	; 0xff
 80006da:	e003      	b.n	80006e4 <__aeabi_fdiv+0xe8>
 80006dc:	4643      	mov	r3, r8
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d12d      	bne.n	800073e <__aeabi_fdiv+0x142>
 80006e2:	2201      	movs	r2, #1
 80006e4:	0031      	movs	r1, r6
 80006e6:	464b      	mov	r3, r9
 80006e8:	4061      	eors	r1, r4
 80006ea:	b2c9      	uxtb	r1, r1
 80006ec:	4313      	orrs	r3, r2
 80006ee:	2b0f      	cmp	r3, #15
 80006f0:	d834      	bhi.n	800075c <__aeabi_fdiv+0x160>
 80006f2:	484d      	ldr	r0, [pc, #308]	; (8000828 <__aeabi_fdiv+0x22c>)
 80006f4:	009b      	lsls	r3, r3, #2
 80006f6:	58c3      	ldr	r3, [r0, r3]
 80006f8:	469f      	mov	pc, r3
 80006fa:	2d00      	cmp	r5, #0
 80006fc:	d113      	bne.n	8000726 <__aeabi_fdiv+0x12a>
 80006fe:	2304      	movs	r3, #4
 8000700:	4699      	mov	r9, r3
 8000702:	3b03      	subs	r3, #3
 8000704:	2700      	movs	r7, #0
 8000706:	469a      	mov	sl, r3
 8000708:	e791      	b.n	800062e <__aeabi_fdiv+0x32>
 800070a:	2d00      	cmp	r5, #0
 800070c:	d105      	bne.n	800071a <__aeabi_fdiv+0x11e>
 800070e:	2308      	movs	r3, #8
 8000710:	4699      	mov	r9, r3
 8000712:	3b06      	subs	r3, #6
 8000714:	27ff      	movs	r7, #255	; 0xff
 8000716:	469a      	mov	sl, r3
 8000718:	e789      	b.n	800062e <__aeabi_fdiv+0x32>
 800071a:	230c      	movs	r3, #12
 800071c:	4699      	mov	r9, r3
 800071e:	3b09      	subs	r3, #9
 8000720:	27ff      	movs	r7, #255	; 0xff
 8000722:	469a      	mov	sl, r3
 8000724:	e783      	b.n	800062e <__aeabi_fdiv+0x32>
 8000726:	0028      	movs	r0, r5
 8000728:	f001 ffec 	bl	8002704 <__clzsi2>
 800072c:	2776      	movs	r7, #118	; 0x76
 800072e:	1f43      	subs	r3, r0, #5
 8000730:	409d      	lsls	r5, r3
 8000732:	2300      	movs	r3, #0
 8000734:	427f      	negs	r7, r7
 8000736:	4699      	mov	r9, r3
 8000738:	469a      	mov	sl, r3
 800073a:	1a3f      	subs	r7, r7, r0
 800073c:	e777      	b.n	800062e <__aeabi_fdiv+0x32>
 800073e:	4640      	mov	r0, r8
 8000740:	f001 ffe0 	bl	8002704 <__clzsi2>
 8000744:	4642      	mov	r2, r8
 8000746:	1f43      	subs	r3, r0, #5
 8000748:	409a      	lsls	r2, r3
 800074a:	2376      	movs	r3, #118	; 0x76
 800074c:	425b      	negs	r3, r3
 800074e:	4690      	mov	r8, r2
 8000750:	1a1b      	subs	r3, r3, r0
 8000752:	2200      	movs	r2, #0
 8000754:	e77d      	b.n	8000652 <__aeabi_fdiv+0x56>
 8000756:	23ff      	movs	r3, #255	; 0xff
 8000758:	2203      	movs	r2, #3
 800075a:	e77a      	b.n	8000652 <__aeabi_fdiv+0x56>
 800075c:	000e      	movs	r6, r1
 800075e:	20ff      	movs	r0, #255	; 0xff
 8000760:	2500      	movs	r5, #0
 8000762:	e7ac      	b.n	80006be <__aeabi_fdiv+0xc2>
 8000764:	2001      	movs	r0, #1
 8000766:	1ac0      	subs	r0, r0, r3
 8000768:	281b      	cmp	r0, #27
 800076a:	dca6      	bgt.n	80006ba <__aeabi_fdiv+0xbe>
 800076c:	379e      	adds	r7, #158	; 0x9e
 800076e:	002a      	movs	r2, r5
 8000770:	40bd      	lsls	r5, r7
 8000772:	40c2      	lsrs	r2, r0
 8000774:	1e6b      	subs	r3, r5, #1
 8000776:	419d      	sbcs	r5, r3
 8000778:	4315      	orrs	r5, r2
 800077a:	076b      	lsls	r3, r5, #29
 800077c:	d004      	beq.n	8000788 <__aeabi_fdiv+0x18c>
 800077e:	230f      	movs	r3, #15
 8000780:	402b      	ands	r3, r5
 8000782:	2b04      	cmp	r3, #4
 8000784:	d000      	beq.n	8000788 <__aeabi_fdiv+0x18c>
 8000786:	3504      	adds	r5, #4
 8000788:	016b      	lsls	r3, r5, #5
 800078a:	d544      	bpl.n	8000816 <__aeabi_fdiv+0x21a>
 800078c:	2001      	movs	r0, #1
 800078e:	2500      	movs	r5, #0
 8000790:	e795      	b.n	80006be <__aeabi_fdiv+0xc2>
 8000792:	20ff      	movs	r0, #255	; 0xff
 8000794:	2500      	movs	r5, #0
 8000796:	e792      	b.n	80006be <__aeabi_fdiv+0xc2>
 8000798:	2580      	movs	r5, #128	; 0x80
 800079a:	2600      	movs	r6, #0
 800079c:	20ff      	movs	r0, #255	; 0xff
 800079e:	03ed      	lsls	r5, r5, #15
 80007a0:	e78d      	b.n	80006be <__aeabi_fdiv+0xc2>
 80007a2:	2300      	movs	r3, #0
 80007a4:	4698      	mov	r8, r3
 80007a6:	2080      	movs	r0, #128	; 0x80
 80007a8:	03c0      	lsls	r0, r0, #15
 80007aa:	4205      	tst	r5, r0
 80007ac:	d009      	beq.n	80007c2 <__aeabi_fdiv+0x1c6>
 80007ae:	4643      	mov	r3, r8
 80007b0:	4203      	tst	r3, r0
 80007b2:	d106      	bne.n	80007c2 <__aeabi_fdiv+0x1c6>
 80007b4:	4645      	mov	r5, r8
 80007b6:	4305      	orrs	r5, r0
 80007b8:	026d      	lsls	r5, r5, #9
 80007ba:	0026      	movs	r6, r4
 80007bc:	20ff      	movs	r0, #255	; 0xff
 80007be:	0a6d      	lsrs	r5, r5, #9
 80007c0:	e77d      	b.n	80006be <__aeabi_fdiv+0xc2>
 80007c2:	2080      	movs	r0, #128	; 0x80
 80007c4:	03c0      	lsls	r0, r0, #15
 80007c6:	4305      	orrs	r5, r0
 80007c8:	026d      	lsls	r5, r5, #9
 80007ca:	20ff      	movs	r0, #255	; 0xff
 80007cc:	0a6d      	lsrs	r5, r5, #9
 80007ce:	e776      	b.n	80006be <__aeabi_fdiv+0xc2>
 80007d0:	4642      	mov	r2, r8
 80007d2:	016b      	lsls	r3, r5, #5
 80007d4:	0150      	lsls	r0, r2, #5
 80007d6:	4283      	cmp	r3, r0
 80007d8:	d219      	bcs.n	800080e <__aeabi_fdiv+0x212>
 80007da:	221b      	movs	r2, #27
 80007dc:	2500      	movs	r5, #0
 80007de:	3f01      	subs	r7, #1
 80007e0:	2601      	movs	r6, #1
 80007e2:	001c      	movs	r4, r3
 80007e4:	006d      	lsls	r5, r5, #1
 80007e6:	005b      	lsls	r3, r3, #1
 80007e8:	2c00      	cmp	r4, #0
 80007ea:	db01      	blt.n	80007f0 <__aeabi_fdiv+0x1f4>
 80007ec:	4298      	cmp	r0, r3
 80007ee:	d801      	bhi.n	80007f4 <__aeabi_fdiv+0x1f8>
 80007f0:	1a1b      	subs	r3, r3, r0
 80007f2:	4335      	orrs	r5, r6
 80007f4:	3a01      	subs	r2, #1
 80007f6:	2a00      	cmp	r2, #0
 80007f8:	d1f3      	bne.n	80007e2 <__aeabi_fdiv+0x1e6>
 80007fa:	1e5a      	subs	r2, r3, #1
 80007fc:	4193      	sbcs	r3, r2
 80007fe:	431d      	orrs	r5, r3
 8000800:	003b      	movs	r3, r7
 8000802:	337f      	adds	r3, #127	; 0x7f
 8000804:	000e      	movs	r6, r1
 8000806:	2b00      	cmp	r3, #0
 8000808:	dd00      	ble.n	800080c <__aeabi_fdiv+0x210>
 800080a:	e741      	b.n	8000690 <__aeabi_fdiv+0x94>
 800080c:	e7aa      	b.n	8000764 <__aeabi_fdiv+0x168>
 800080e:	221a      	movs	r2, #26
 8000810:	2501      	movs	r5, #1
 8000812:	1a1b      	subs	r3, r3, r0
 8000814:	e7e4      	b.n	80007e0 <__aeabi_fdiv+0x1e4>
 8000816:	01ad      	lsls	r5, r5, #6
 8000818:	2000      	movs	r0, #0
 800081a:	0a6d      	lsrs	r5, r5, #9
 800081c:	e74f      	b.n	80006be <__aeabi_fdiv+0xc2>
 800081e:	46c0      	nop			; (mov r8, r8)
 8000820:	0800af90 	.word	0x0800af90
 8000824:	f7ffffff 	.word	0xf7ffffff
 8000828:	0800afd0 	.word	0x0800afd0

0800082c <__eqsf2>:
 800082c:	b570      	push	{r4, r5, r6, lr}
 800082e:	0042      	lsls	r2, r0, #1
 8000830:	0245      	lsls	r5, r0, #9
 8000832:	024e      	lsls	r6, r1, #9
 8000834:	004c      	lsls	r4, r1, #1
 8000836:	0fc3      	lsrs	r3, r0, #31
 8000838:	0a6d      	lsrs	r5, r5, #9
 800083a:	2001      	movs	r0, #1
 800083c:	0e12      	lsrs	r2, r2, #24
 800083e:	0a76      	lsrs	r6, r6, #9
 8000840:	0e24      	lsrs	r4, r4, #24
 8000842:	0fc9      	lsrs	r1, r1, #31
 8000844:	2aff      	cmp	r2, #255	; 0xff
 8000846:	d006      	beq.n	8000856 <__eqsf2+0x2a>
 8000848:	2cff      	cmp	r4, #255	; 0xff
 800084a:	d003      	beq.n	8000854 <__eqsf2+0x28>
 800084c:	42a2      	cmp	r2, r4
 800084e:	d101      	bne.n	8000854 <__eqsf2+0x28>
 8000850:	42b5      	cmp	r5, r6
 8000852:	d006      	beq.n	8000862 <__eqsf2+0x36>
 8000854:	bd70      	pop	{r4, r5, r6, pc}
 8000856:	2d00      	cmp	r5, #0
 8000858:	d1fc      	bne.n	8000854 <__eqsf2+0x28>
 800085a:	2cff      	cmp	r4, #255	; 0xff
 800085c:	d1fa      	bne.n	8000854 <__eqsf2+0x28>
 800085e:	2e00      	cmp	r6, #0
 8000860:	d1f8      	bne.n	8000854 <__eqsf2+0x28>
 8000862:	428b      	cmp	r3, r1
 8000864:	d006      	beq.n	8000874 <__eqsf2+0x48>
 8000866:	2001      	movs	r0, #1
 8000868:	2a00      	cmp	r2, #0
 800086a:	d1f3      	bne.n	8000854 <__eqsf2+0x28>
 800086c:	0028      	movs	r0, r5
 800086e:	1e43      	subs	r3, r0, #1
 8000870:	4198      	sbcs	r0, r3
 8000872:	e7ef      	b.n	8000854 <__eqsf2+0x28>
 8000874:	2000      	movs	r0, #0
 8000876:	e7ed      	b.n	8000854 <__eqsf2+0x28>

08000878 <__gesf2>:
 8000878:	b570      	push	{r4, r5, r6, lr}
 800087a:	0042      	lsls	r2, r0, #1
 800087c:	0245      	lsls	r5, r0, #9
 800087e:	024e      	lsls	r6, r1, #9
 8000880:	004c      	lsls	r4, r1, #1
 8000882:	0fc3      	lsrs	r3, r0, #31
 8000884:	0a6d      	lsrs	r5, r5, #9
 8000886:	0e12      	lsrs	r2, r2, #24
 8000888:	0a76      	lsrs	r6, r6, #9
 800088a:	0e24      	lsrs	r4, r4, #24
 800088c:	0fc8      	lsrs	r0, r1, #31
 800088e:	2aff      	cmp	r2, #255	; 0xff
 8000890:	d01b      	beq.n	80008ca <__gesf2+0x52>
 8000892:	2cff      	cmp	r4, #255	; 0xff
 8000894:	d00e      	beq.n	80008b4 <__gesf2+0x3c>
 8000896:	2a00      	cmp	r2, #0
 8000898:	d11b      	bne.n	80008d2 <__gesf2+0x5a>
 800089a:	2c00      	cmp	r4, #0
 800089c:	d101      	bne.n	80008a2 <__gesf2+0x2a>
 800089e:	2e00      	cmp	r6, #0
 80008a0:	d01c      	beq.n	80008dc <__gesf2+0x64>
 80008a2:	2d00      	cmp	r5, #0
 80008a4:	d00c      	beq.n	80008c0 <__gesf2+0x48>
 80008a6:	4283      	cmp	r3, r0
 80008a8:	d01c      	beq.n	80008e4 <__gesf2+0x6c>
 80008aa:	2102      	movs	r1, #2
 80008ac:	1e58      	subs	r0, r3, #1
 80008ae:	4008      	ands	r0, r1
 80008b0:	3801      	subs	r0, #1
 80008b2:	bd70      	pop	{r4, r5, r6, pc}
 80008b4:	2e00      	cmp	r6, #0
 80008b6:	d122      	bne.n	80008fe <__gesf2+0x86>
 80008b8:	2a00      	cmp	r2, #0
 80008ba:	d1f4      	bne.n	80008a6 <__gesf2+0x2e>
 80008bc:	2d00      	cmp	r5, #0
 80008be:	d1f2      	bne.n	80008a6 <__gesf2+0x2e>
 80008c0:	2800      	cmp	r0, #0
 80008c2:	d1f6      	bne.n	80008b2 <__gesf2+0x3a>
 80008c4:	2001      	movs	r0, #1
 80008c6:	4240      	negs	r0, r0
 80008c8:	e7f3      	b.n	80008b2 <__gesf2+0x3a>
 80008ca:	2d00      	cmp	r5, #0
 80008cc:	d117      	bne.n	80008fe <__gesf2+0x86>
 80008ce:	2cff      	cmp	r4, #255	; 0xff
 80008d0:	d0f0      	beq.n	80008b4 <__gesf2+0x3c>
 80008d2:	2c00      	cmp	r4, #0
 80008d4:	d1e7      	bne.n	80008a6 <__gesf2+0x2e>
 80008d6:	2e00      	cmp	r6, #0
 80008d8:	d1e5      	bne.n	80008a6 <__gesf2+0x2e>
 80008da:	e7e6      	b.n	80008aa <__gesf2+0x32>
 80008dc:	2000      	movs	r0, #0
 80008de:	2d00      	cmp	r5, #0
 80008e0:	d0e7      	beq.n	80008b2 <__gesf2+0x3a>
 80008e2:	e7e2      	b.n	80008aa <__gesf2+0x32>
 80008e4:	42a2      	cmp	r2, r4
 80008e6:	dc05      	bgt.n	80008f4 <__gesf2+0x7c>
 80008e8:	dbea      	blt.n	80008c0 <__gesf2+0x48>
 80008ea:	42b5      	cmp	r5, r6
 80008ec:	d802      	bhi.n	80008f4 <__gesf2+0x7c>
 80008ee:	d3e7      	bcc.n	80008c0 <__gesf2+0x48>
 80008f0:	2000      	movs	r0, #0
 80008f2:	e7de      	b.n	80008b2 <__gesf2+0x3a>
 80008f4:	4243      	negs	r3, r0
 80008f6:	4158      	adcs	r0, r3
 80008f8:	0040      	lsls	r0, r0, #1
 80008fa:	3801      	subs	r0, #1
 80008fc:	e7d9      	b.n	80008b2 <__gesf2+0x3a>
 80008fe:	2002      	movs	r0, #2
 8000900:	4240      	negs	r0, r0
 8000902:	e7d6      	b.n	80008b2 <__gesf2+0x3a>

08000904 <__lesf2>:
 8000904:	b570      	push	{r4, r5, r6, lr}
 8000906:	0042      	lsls	r2, r0, #1
 8000908:	0245      	lsls	r5, r0, #9
 800090a:	024e      	lsls	r6, r1, #9
 800090c:	004c      	lsls	r4, r1, #1
 800090e:	0fc3      	lsrs	r3, r0, #31
 8000910:	0a6d      	lsrs	r5, r5, #9
 8000912:	0e12      	lsrs	r2, r2, #24
 8000914:	0a76      	lsrs	r6, r6, #9
 8000916:	0e24      	lsrs	r4, r4, #24
 8000918:	0fc8      	lsrs	r0, r1, #31
 800091a:	2aff      	cmp	r2, #255	; 0xff
 800091c:	d00b      	beq.n	8000936 <__lesf2+0x32>
 800091e:	2cff      	cmp	r4, #255	; 0xff
 8000920:	d00d      	beq.n	800093e <__lesf2+0x3a>
 8000922:	2a00      	cmp	r2, #0
 8000924:	d11f      	bne.n	8000966 <__lesf2+0x62>
 8000926:	2c00      	cmp	r4, #0
 8000928:	d116      	bne.n	8000958 <__lesf2+0x54>
 800092a:	2e00      	cmp	r6, #0
 800092c:	d114      	bne.n	8000958 <__lesf2+0x54>
 800092e:	2000      	movs	r0, #0
 8000930:	2d00      	cmp	r5, #0
 8000932:	d010      	beq.n	8000956 <__lesf2+0x52>
 8000934:	e009      	b.n	800094a <__lesf2+0x46>
 8000936:	2d00      	cmp	r5, #0
 8000938:	d10c      	bne.n	8000954 <__lesf2+0x50>
 800093a:	2cff      	cmp	r4, #255	; 0xff
 800093c:	d113      	bne.n	8000966 <__lesf2+0x62>
 800093e:	2e00      	cmp	r6, #0
 8000940:	d108      	bne.n	8000954 <__lesf2+0x50>
 8000942:	2a00      	cmp	r2, #0
 8000944:	d008      	beq.n	8000958 <__lesf2+0x54>
 8000946:	4283      	cmp	r3, r0
 8000948:	d012      	beq.n	8000970 <__lesf2+0x6c>
 800094a:	2102      	movs	r1, #2
 800094c:	1e58      	subs	r0, r3, #1
 800094e:	4008      	ands	r0, r1
 8000950:	3801      	subs	r0, #1
 8000952:	e000      	b.n	8000956 <__lesf2+0x52>
 8000954:	2002      	movs	r0, #2
 8000956:	bd70      	pop	{r4, r5, r6, pc}
 8000958:	2d00      	cmp	r5, #0
 800095a:	d1f4      	bne.n	8000946 <__lesf2+0x42>
 800095c:	2800      	cmp	r0, #0
 800095e:	d1fa      	bne.n	8000956 <__lesf2+0x52>
 8000960:	2001      	movs	r0, #1
 8000962:	4240      	negs	r0, r0
 8000964:	e7f7      	b.n	8000956 <__lesf2+0x52>
 8000966:	2c00      	cmp	r4, #0
 8000968:	d1ed      	bne.n	8000946 <__lesf2+0x42>
 800096a:	2e00      	cmp	r6, #0
 800096c:	d1eb      	bne.n	8000946 <__lesf2+0x42>
 800096e:	e7ec      	b.n	800094a <__lesf2+0x46>
 8000970:	42a2      	cmp	r2, r4
 8000972:	dc05      	bgt.n	8000980 <__lesf2+0x7c>
 8000974:	dbf2      	blt.n	800095c <__lesf2+0x58>
 8000976:	42b5      	cmp	r5, r6
 8000978:	d802      	bhi.n	8000980 <__lesf2+0x7c>
 800097a:	d3ef      	bcc.n	800095c <__lesf2+0x58>
 800097c:	2000      	movs	r0, #0
 800097e:	e7ea      	b.n	8000956 <__lesf2+0x52>
 8000980:	4243      	negs	r3, r0
 8000982:	4158      	adcs	r0, r3
 8000984:	0040      	lsls	r0, r0, #1
 8000986:	3801      	subs	r0, #1
 8000988:	e7e5      	b.n	8000956 <__lesf2+0x52>
 800098a:	46c0      	nop			; (mov r8, r8)

0800098c <__aeabi_i2f>:
 800098c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800098e:	2800      	cmp	r0, #0
 8000990:	d013      	beq.n	80009ba <__aeabi_i2f+0x2e>
 8000992:	17c3      	asrs	r3, r0, #31
 8000994:	18c6      	adds	r6, r0, r3
 8000996:	405e      	eors	r6, r3
 8000998:	0fc4      	lsrs	r4, r0, #31
 800099a:	0030      	movs	r0, r6
 800099c:	f001 feb2 	bl	8002704 <__clzsi2>
 80009a0:	239e      	movs	r3, #158	; 0x9e
 80009a2:	0005      	movs	r5, r0
 80009a4:	1a1b      	subs	r3, r3, r0
 80009a6:	2b96      	cmp	r3, #150	; 0x96
 80009a8:	dc0f      	bgt.n	80009ca <__aeabi_i2f+0x3e>
 80009aa:	2808      	cmp	r0, #8
 80009ac:	dd01      	ble.n	80009b2 <__aeabi_i2f+0x26>
 80009ae:	3d08      	subs	r5, #8
 80009b0:	40ae      	lsls	r6, r5
 80009b2:	0276      	lsls	r6, r6, #9
 80009b4:	0a76      	lsrs	r6, r6, #9
 80009b6:	b2d8      	uxtb	r0, r3
 80009b8:	e002      	b.n	80009c0 <__aeabi_i2f+0x34>
 80009ba:	2400      	movs	r4, #0
 80009bc:	2000      	movs	r0, #0
 80009be:	2600      	movs	r6, #0
 80009c0:	05c0      	lsls	r0, r0, #23
 80009c2:	4330      	orrs	r0, r6
 80009c4:	07e4      	lsls	r4, r4, #31
 80009c6:	4320      	orrs	r0, r4
 80009c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80009ca:	2b99      	cmp	r3, #153	; 0x99
 80009cc:	dd0c      	ble.n	80009e8 <__aeabi_i2f+0x5c>
 80009ce:	2205      	movs	r2, #5
 80009d0:	0031      	movs	r1, r6
 80009d2:	1a12      	subs	r2, r2, r0
 80009d4:	40d1      	lsrs	r1, r2
 80009d6:	000a      	movs	r2, r1
 80009d8:	0001      	movs	r1, r0
 80009da:	0030      	movs	r0, r6
 80009dc:	311b      	adds	r1, #27
 80009de:	4088      	lsls	r0, r1
 80009e0:	1e41      	subs	r1, r0, #1
 80009e2:	4188      	sbcs	r0, r1
 80009e4:	4302      	orrs	r2, r0
 80009e6:	0016      	movs	r6, r2
 80009e8:	2d05      	cmp	r5, #5
 80009ea:	dc12      	bgt.n	8000a12 <__aeabi_i2f+0x86>
 80009ec:	0031      	movs	r1, r6
 80009ee:	4f0d      	ldr	r7, [pc, #52]	; (8000a24 <__aeabi_i2f+0x98>)
 80009f0:	4039      	ands	r1, r7
 80009f2:	0772      	lsls	r2, r6, #29
 80009f4:	d009      	beq.n	8000a0a <__aeabi_i2f+0x7e>
 80009f6:	200f      	movs	r0, #15
 80009f8:	4030      	ands	r0, r6
 80009fa:	2804      	cmp	r0, #4
 80009fc:	d005      	beq.n	8000a0a <__aeabi_i2f+0x7e>
 80009fe:	3104      	adds	r1, #4
 8000a00:	014a      	lsls	r2, r1, #5
 8000a02:	d502      	bpl.n	8000a0a <__aeabi_i2f+0x7e>
 8000a04:	239f      	movs	r3, #159	; 0x9f
 8000a06:	4039      	ands	r1, r7
 8000a08:	1b5b      	subs	r3, r3, r5
 8000a0a:	0189      	lsls	r1, r1, #6
 8000a0c:	0a4e      	lsrs	r6, r1, #9
 8000a0e:	b2d8      	uxtb	r0, r3
 8000a10:	e7d6      	b.n	80009c0 <__aeabi_i2f+0x34>
 8000a12:	1f6a      	subs	r2, r5, #5
 8000a14:	4096      	lsls	r6, r2
 8000a16:	0031      	movs	r1, r6
 8000a18:	4f02      	ldr	r7, [pc, #8]	; (8000a24 <__aeabi_i2f+0x98>)
 8000a1a:	4039      	ands	r1, r7
 8000a1c:	0772      	lsls	r2, r6, #29
 8000a1e:	d0f4      	beq.n	8000a0a <__aeabi_i2f+0x7e>
 8000a20:	e7e9      	b.n	80009f6 <__aeabi_i2f+0x6a>
 8000a22:	46c0      	nop			; (mov r8, r8)
 8000a24:	fbffffff 	.word	0xfbffffff

08000a28 <__aeabi_dadd>:
 8000a28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a2a:	464f      	mov	r7, r9
 8000a2c:	4646      	mov	r6, r8
 8000a2e:	46d6      	mov	lr, sl
 8000a30:	000d      	movs	r5, r1
 8000a32:	0004      	movs	r4, r0
 8000a34:	b5c0      	push	{r6, r7, lr}
 8000a36:	001f      	movs	r7, r3
 8000a38:	0011      	movs	r1, r2
 8000a3a:	0328      	lsls	r0, r5, #12
 8000a3c:	0f62      	lsrs	r2, r4, #29
 8000a3e:	0a40      	lsrs	r0, r0, #9
 8000a40:	4310      	orrs	r0, r2
 8000a42:	007a      	lsls	r2, r7, #1
 8000a44:	0d52      	lsrs	r2, r2, #21
 8000a46:	00e3      	lsls	r3, r4, #3
 8000a48:	033c      	lsls	r4, r7, #12
 8000a4a:	4691      	mov	r9, r2
 8000a4c:	0a64      	lsrs	r4, r4, #9
 8000a4e:	0ffa      	lsrs	r2, r7, #31
 8000a50:	0f4f      	lsrs	r7, r1, #29
 8000a52:	006e      	lsls	r6, r5, #1
 8000a54:	4327      	orrs	r7, r4
 8000a56:	4692      	mov	sl, r2
 8000a58:	46b8      	mov	r8, r7
 8000a5a:	0d76      	lsrs	r6, r6, #21
 8000a5c:	0fed      	lsrs	r5, r5, #31
 8000a5e:	00c9      	lsls	r1, r1, #3
 8000a60:	4295      	cmp	r5, r2
 8000a62:	d100      	bne.n	8000a66 <__aeabi_dadd+0x3e>
 8000a64:	e099      	b.n	8000b9a <__aeabi_dadd+0x172>
 8000a66:	464c      	mov	r4, r9
 8000a68:	1b34      	subs	r4, r6, r4
 8000a6a:	46a4      	mov	ip, r4
 8000a6c:	2c00      	cmp	r4, #0
 8000a6e:	dc00      	bgt.n	8000a72 <__aeabi_dadd+0x4a>
 8000a70:	e07c      	b.n	8000b6c <__aeabi_dadd+0x144>
 8000a72:	464a      	mov	r2, r9
 8000a74:	2a00      	cmp	r2, #0
 8000a76:	d100      	bne.n	8000a7a <__aeabi_dadd+0x52>
 8000a78:	e0b8      	b.n	8000bec <__aeabi_dadd+0x1c4>
 8000a7a:	4ac5      	ldr	r2, [pc, #788]	; (8000d90 <__aeabi_dadd+0x368>)
 8000a7c:	4296      	cmp	r6, r2
 8000a7e:	d100      	bne.n	8000a82 <__aeabi_dadd+0x5a>
 8000a80:	e11c      	b.n	8000cbc <__aeabi_dadd+0x294>
 8000a82:	2280      	movs	r2, #128	; 0x80
 8000a84:	003c      	movs	r4, r7
 8000a86:	0412      	lsls	r2, r2, #16
 8000a88:	4314      	orrs	r4, r2
 8000a8a:	46a0      	mov	r8, r4
 8000a8c:	4662      	mov	r2, ip
 8000a8e:	2a38      	cmp	r2, #56	; 0x38
 8000a90:	dd00      	ble.n	8000a94 <__aeabi_dadd+0x6c>
 8000a92:	e161      	b.n	8000d58 <__aeabi_dadd+0x330>
 8000a94:	2a1f      	cmp	r2, #31
 8000a96:	dd00      	ble.n	8000a9a <__aeabi_dadd+0x72>
 8000a98:	e1cc      	b.n	8000e34 <__aeabi_dadd+0x40c>
 8000a9a:	4664      	mov	r4, ip
 8000a9c:	2220      	movs	r2, #32
 8000a9e:	1b12      	subs	r2, r2, r4
 8000aa0:	4644      	mov	r4, r8
 8000aa2:	4094      	lsls	r4, r2
 8000aa4:	000f      	movs	r7, r1
 8000aa6:	46a1      	mov	r9, r4
 8000aa8:	4664      	mov	r4, ip
 8000aaa:	4091      	lsls	r1, r2
 8000aac:	40e7      	lsrs	r7, r4
 8000aae:	464c      	mov	r4, r9
 8000ab0:	1e4a      	subs	r2, r1, #1
 8000ab2:	4191      	sbcs	r1, r2
 8000ab4:	433c      	orrs	r4, r7
 8000ab6:	4642      	mov	r2, r8
 8000ab8:	4321      	orrs	r1, r4
 8000aba:	4664      	mov	r4, ip
 8000abc:	40e2      	lsrs	r2, r4
 8000abe:	1a80      	subs	r0, r0, r2
 8000ac0:	1a5c      	subs	r4, r3, r1
 8000ac2:	42a3      	cmp	r3, r4
 8000ac4:	419b      	sbcs	r3, r3
 8000ac6:	425f      	negs	r7, r3
 8000ac8:	1bc7      	subs	r7, r0, r7
 8000aca:	023b      	lsls	r3, r7, #8
 8000acc:	d400      	bmi.n	8000ad0 <__aeabi_dadd+0xa8>
 8000ace:	e0d0      	b.n	8000c72 <__aeabi_dadd+0x24a>
 8000ad0:	027f      	lsls	r7, r7, #9
 8000ad2:	0a7f      	lsrs	r7, r7, #9
 8000ad4:	2f00      	cmp	r7, #0
 8000ad6:	d100      	bne.n	8000ada <__aeabi_dadd+0xb2>
 8000ad8:	e0ff      	b.n	8000cda <__aeabi_dadd+0x2b2>
 8000ada:	0038      	movs	r0, r7
 8000adc:	f001 fe12 	bl	8002704 <__clzsi2>
 8000ae0:	0001      	movs	r1, r0
 8000ae2:	3908      	subs	r1, #8
 8000ae4:	2320      	movs	r3, #32
 8000ae6:	0022      	movs	r2, r4
 8000ae8:	1a5b      	subs	r3, r3, r1
 8000aea:	408f      	lsls	r7, r1
 8000aec:	40da      	lsrs	r2, r3
 8000aee:	408c      	lsls	r4, r1
 8000af0:	4317      	orrs	r7, r2
 8000af2:	42b1      	cmp	r1, r6
 8000af4:	da00      	bge.n	8000af8 <__aeabi_dadd+0xd0>
 8000af6:	e0ff      	b.n	8000cf8 <__aeabi_dadd+0x2d0>
 8000af8:	1b89      	subs	r1, r1, r6
 8000afa:	1c4b      	adds	r3, r1, #1
 8000afc:	2b1f      	cmp	r3, #31
 8000afe:	dd00      	ble.n	8000b02 <__aeabi_dadd+0xda>
 8000b00:	e0a8      	b.n	8000c54 <__aeabi_dadd+0x22c>
 8000b02:	2220      	movs	r2, #32
 8000b04:	0039      	movs	r1, r7
 8000b06:	1ad2      	subs	r2, r2, r3
 8000b08:	0020      	movs	r0, r4
 8000b0a:	4094      	lsls	r4, r2
 8000b0c:	4091      	lsls	r1, r2
 8000b0e:	40d8      	lsrs	r0, r3
 8000b10:	1e62      	subs	r2, r4, #1
 8000b12:	4194      	sbcs	r4, r2
 8000b14:	40df      	lsrs	r7, r3
 8000b16:	2600      	movs	r6, #0
 8000b18:	4301      	orrs	r1, r0
 8000b1a:	430c      	orrs	r4, r1
 8000b1c:	0763      	lsls	r3, r4, #29
 8000b1e:	d009      	beq.n	8000b34 <__aeabi_dadd+0x10c>
 8000b20:	230f      	movs	r3, #15
 8000b22:	4023      	ands	r3, r4
 8000b24:	2b04      	cmp	r3, #4
 8000b26:	d005      	beq.n	8000b34 <__aeabi_dadd+0x10c>
 8000b28:	1d23      	adds	r3, r4, #4
 8000b2a:	42a3      	cmp	r3, r4
 8000b2c:	41a4      	sbcs	r4, r4
 8000b2e:	4264      	negs	r4, r4
 8000b30:	193f      	adds	r7, r7, r4
 8000b32:	001c      	movs	r4, r3
 8000b34:	023b      	lsls	r3, r7, #8
 8000b36:	d400      	bmi.n	8000b3a <__aeabi_dadd+0x112>
 8000b38:	e09e      	b.n	8000c78 <__aeabi_dadd+0x250>
 8000b3a:	4b95      	ldr	r3, [pc, #596]	; (8000d90 <__aeabi_dadd+0x368>)
 8000b3c:	3601      	adds	r6, #1
 8000b3e:	429e      	cmp	r6, r3
 8000b40:	d100      	bne.n	8000b44 <__aeabi_dadd+0x11c>
 8000b42:	e0b7      	b.n	8000cb4 <__aeabi_dadd+0x28c>
 8000b44:	4a93      	ldr	r2, [pc, #588]	; (8000d94 <__aeabi_dadd+0x36c>)
 8000b46:	08e4      	lsrs	r4, r4, #3
 8000b48:	4017      	ands	r7, r2
 8000b4a:	077b      	lsls	r3, r7, #29
 8000b4c:	0571      	lsls	r1, r6, #21
 8000b4e:	027f      	lsls	r7, r7, #9
 8000b50:	4323      	orrs	r3, r4
 8000b52:	0b3f      	lsrs	r7, r7, #12
 8000b54:	0d4a      	lsrs	r2, r1, #21
 8000b56:	0512      	lsls	r2, r2, #20
 8000b58:	433a      	orrs	r2, r7
 8000b5a:	07ed      	lsls	r5, r5, #31
 8000b5c:	432a      	orrs	r2, r5
 8000b5e:	0018      	movs	r0, r3
 8000b60:	0011      	movs	r1, r2
 8000b62:	bce0      	pop	{r5, r6, r7}
 8000b64:	46ba      	mov	sl, r7
 8000b66:	46b1      	mov	r9, r6
 8000b68:	46a8      	mov	r8, r5
 8000b6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b6c:	2c00      	cmp	r4, #0
 8000b6e:	d04b      	beq.n	8000c08 <__aeabi_dadd+0x1e0>
 8000b70:	464c      	mov	r4, r9
 8000b72:	1ba4      	subs	r4, r4, r6
 8000b74:	46a4      	mov	ip, r4
 8000b76:	2e00      	cmp	r6, #0
 8000b78:	d000      	beq.n	8000b7c <__aeabi_dadd+0x154>
 8000b7a:	e123      	b.n	8000dc4 <__aeabi_dadd+0x39c>
 8000b7c:	0004      	movs	r4, r0
 8000b7e:	431c      	orrs	r4, r3
 8000b80:	d100      	bne.n	8000b84 <__aeabi_dadd+0x15c>
 8000b82:	e1af      	b.n	8000ee4 <__aeabi_dadd+0x4bc>
 8000b84:	4662      	mov	r2, ip
 8000b86:	1e54      	subs	r4, r2, #1
 8000b88:	2a01      	cmp	r2, #1
 8000b8a:	d100      	bne.n	8000b8e <__aeabi_dadd+0x166>
 8000b8c:	e215      	b.n	8000fba <__aeabi_dadd+0x592>
 8000b8e:	4d80      	ldr	r5, [pc, #512]	; (8000d90 <__aeabi_dadd+0x368>)
 8000b90:	45ac      	cmp	ip, r5
 8000b92:	d100      	bne.n	8000b96 <__aeabi_dadd+0x16e>
 8000b94:	e1c8      	b.n	8000f28 <__aeabi_dadd+0x500>
 8000b96:	46a4      	mov	ip, r4
 8000b98:	e11b      	b.n	8000dd2 <__aeabi_dadd+0x3aa>
 8000b9a:	464a      	mov	r2, r9
 8000b9c:	1ab2      	subs	r2, r6, r2
 8000b9e:	4694      	mov	ip, r2
 8000ba0:	2a00      	cmp	r2, #0
 8000ba2:	dc00      	bgt.n	8000ba6 <__aeabi_dadd+0x17e>
 8000ba4:	e0ac      	b.n	8000d00 <__aeabi_dadd+0x2d8>
 8000ba6:	464a      	mov	r2, r9
 8000ba8:	2a00      	cmp	r2, #0
 8000baa:	d043      	beq.n	8000c34 <__aeabi_dadd+0x20c>
 8000bac:	4a78      	ldr	r2, [pc, #480]	; (8000d90 <__aeabi_dadd+0x368>)
 8000bae:	4296      	cmp	r6, r2
 8000bb0:	d100      	bne.n	8000bb4 <__aeabi_dadd+0x18c>
 8000bb2:	e1af      	b.n	8000f14 <__aeabi_dadd+0x4ec>
 8000bb4:	2280      	movs	r2, #128	; 0x80
 8000bb6:	003c      	movs	r4, r7
 8000bb8:	0412      	lsls	r2, r2, #16
 8000bba:	4314      	orrs	r4, r2
 8000bbc:	46a0      	mov	r8, r4
 8000bbe:	4662      	mov	r2, ip
 8000bc0:	2a38      	cmp	r2, #56	; 0x38
 8000bc2:	dc67      	bgt.n	8000c94 <__aeabi_dadd+0x26c>
 8000bc4:	2a1f      	cmp	r2, #31
 8000bc6:	dc00      	bgt.n	8000bca <__aeabi_dadd+0x1a2>
 8000bc8:	e15f      	b.n	8000e8a <__aeabi_dadd+0x462>
 8000bca:	4647      	mov	r7, r8
 8000bcc:	3a20      	subs	r2, #32
 8000bce:	40d7      	lsrs	r7, r2
 8000bd0:	4662      	mov	r2, ip
 8000bd2:	2a20      	cmp	r2, #32
 8000bd4:	d005      	beq.n	8000be2 <__aeabi_dadd+0x1ba>
 8000bd6:	4664      	mov	r4, ip
 8000bd8:	2240      	movs	r2, #64	; 0x40
 8000bda:	1b12      	subs	r2, r2, r4
 8000bdc:	4644      	mov	r4, r8
 8000bde:	4094      	lsls	r4, r2
 8000be0:	4321      	orrs	r1, r4
 8000be2:	1e4a      	subs	r2, r1, #1
 8000be4:	4191      	sbcs	r1, r2
 8000be6:	000c      	movs	r4, r1
 8000be8:	433c      	orrs	r4, r7
 8000bea:	e057      	b.n	8000c9c <__aeabi_dadd+0x274>
 8000bec:	003a      	movs	r2, r7
 8000bee:	430a      	orrs	r2, r1
 8000bf0:	d100      	bne.n	8000bf4 <__aeabi_dadd+0x1cc>
 8000bf2:	e105      	b.n	8000e00 <__aeabi_dadd+0x3d8>
 8000bf4:	0022      	movs	r2, r4
 8000bf6:	3a01      	subs	r2, #1
 8000bf8:	2c01      	cmp	r4, #1
 8000bfa:	d100      	bne.n	8000bfe <__aeabi_dadd+0x1d6>
 8000bfc:	e182      	b.n	8000f04 <__aeabi_dadd+0x4dc>
 8000bfe:	4c64      	ldr	r4, [pc, #400]	; (8000d90 <__aeabi_dadd+0x368>)
 8000c00:	45a4      	cmp	ip, r4
 8000c02:	d05b      	beq.n	8000cbc <__aeabi_dadd+0x294>
 8000c04:	4694      	mov	ip, r2
 8000c06:	e741      	b.n	8000a8c <__aeabi_dadd+0x64>
 8000c08:	4c63      	ldr	r4, [pc, #396]	; (8000d98 <__aeabi_dadd+0x370>)
 8000c0a:	1c77      	adds	r7, r6, #1
 8000c0c:	4227      	tst	r7, r4
 8000c0e:	d000      	beq.n	8000c12 <__aeabi_dadd+0x1ea>
 8000c10:	e0c4      	b.n	8000d9c <__aeabi_dadd+0x374>
 8000c12:	0004      	movs	r4, r0
 8000c14:	431c      	orrs	r4, r3
 8000c16:	2e00      	cmp	r6, #0
 8000c18:	d000      	beq.n	8000c1c <__aeabi_dadd+0x1f4>
 8000c1a:	e169      	b.n	8000ef0 <__aeabi_dadd+0x4c8>
 8000c1c:	2c00      	cmp	r4, #0
 8000c1e:	d100      	bne.n	8000c22 <__aeabi_dadd+0x1fa>
 8000c20:	e1bf      	b.n	8000fa2 <__aeabi_dadd+0x57a>
 8000c22:	4644      	mov	r4, r8
 8000c24:	430c      	orrs	r4, r1
 8000c26:	d000      	beq.n	8000c2a <__aeabi_dadd+0x202>
 8000c28:	e1d0      	b.n	8000fcc <__aeabi_dadd+0x5a4>
 8000c2a:	0742      	lsls	r2, r0, #29
 8000c2c:	08db      	lsrs	r3, r3, #3
 8000c2e:	4313      	orrs	r3, r2
 8000c30:	08c0      	lsrs	r0, r0, #3
 8000c32:	e029      	b.n	8000c88 <__aeabi_dadd+0x260>
 8000c34:	003a      	movs	r2, r7
 8000c36:	430a      	orrs	r2, r1
 8000c38:	d100      	bne.n	8000c3c <__aeabi_dadd+0x214>
 8000c3a:	e170      	b.n	8000f1e <__aeabi_dadd+0x4f6>
 8000c3c:	4662      	mov	r2, ip
 8000c3e:	4664      	mov	r4, ip
 8000c40:	3a01      	subs	r2, #1
 8000c42:	2c01      	cmp	r4, #1
 8000c44:	d100      	bne.n	8000c48 <__aeabi_dadd+0x220>
 8000c46:	e0e0      	b.n	8000e0a <__aeabi_dadd+0x3e2>
 8000c48:	4c51      	ldr	r4, [pc, #324]	; (8000d90 <__aeabi_dadd+0x368>)
 8000c4a:	45a4      	cmp	ip, r4
 8000c4c:	d100      	bne.n	8000c50 <__aeabi_dadd+0x228>
 8000c4e:	e161      	b.n	8000f14 <__aeabi_dadd+0x4ec>
 8000c50:	4694      	mov	ip, r2
 8000c52:	e7b4      	b.n	8000bbe <__aeabi_dadd+0x196>
 8000c54:	003a      	movs	r2, r7
 8000c56:	391f      	subs	r1, #31
 8000c58:	40ca      	lsrs	r2, r1
 8000c5a:	0011      	movs	r1, r2
 8000c5c:	2b20      	cmp	r3, #32
 8000c5e:	d003      	beq.n	8000c68 <__aeabi_dadd+0x240>
 8000c60:	2240      	movs	r2, #64	; 0x40
 8000c62:	1ad3      	subs	r3, r2, r3
 8000c64:	409f      	lsls	r7, r3
 8000c66:	433c      	orrs	r4, r7
 8000c68:	1e63      	subs	r3, r4, #1
 8000c6a:	419c      	sbcs	r4, r3
 8000c6c:	2700      	movs	r7, #0
 8000c6e:	2600      	movs	r6, #0
 8000c70:	430c      	orrs	r4, r1
 8000c72:	0763      	lsls	r3, r4, #29
 8000c74:	d000      	beq.n	8000c78 <__aeabi_dadd+0x250>
 8000c76:	e753      	b.n	8000b20 <__aeabi_dadd+0xf8>
 8000c78:	46b4      	mov	ip, r6
 8000c7a:	08e4      	lsrs	r4, r4, #3
 8000c7c:	077b      	lsls	r3, r7, #29
 8000c7e:	4323      	orrs	r3, r4
 8000c80:	08f8      	lsrs	r0, r7, #3
 8000c82:	4a43      	ldr	r2, [pc, #268]	; (8000d90 <__aeabi_dadd+0x368>)
 8000c84:	4594      	cmp	ip, r2
 8000c86:	d01d      	beq.n	8000cc4 <__aeabi_dadd+0x29c>
 8000c88:	4662      	mov	r2, ip
 8000c8a:	0307      	lsls	r7, r0, #12
 8000c8c:	0552      	lsls	r2, r2, #21
 8000c8e:	0b3f      	lsrs	r7, r7, #12
 8000c90:	0d52      	lsrs	r2, r2, #21
 8000c92:	e760      	b.n	8000b56 <__aeabi_dadd+0x12e>
 8000c94:	4644      	mov	r4, r8
 8000c96:	430c      	orrs	r4, r1
 8000c98:	1e62      	subs	r2, r4, #1
 8000c9a:	4194      	sbcs	r4, r2
 8000c9c:	18e4      	adds	r4, r4, r3
 8000c9e:	429c      	cmp	r4, r3
 8000ca0:	419b      	sbcs	r3, r3
 8000ca2:	425f      	negs	r7, r3
 8000ca4:	183f      	adds	r7, r7, r0
 8000ca6:	023b      	lsls	r3, r7, #8
 8000ca8:	d5e3      	bpl.n	8000c72 <__aeabi_dadd+0x24a>
 8000caa:	4b39      	ldr	r3, [pc, #228]	; (8000d90 <__aeabi_dadd+0x368>)
 8000cac:	3601      	adds	r6, #1
 8000cae:	429e      	cmp	r6, r3
 8000cb0:	d000      	beq.n	8000cb4 <__aeabi_dadd+0x28c>
 8000cb2:	e0b5      	b.n	8000e20 <__aeabi_dadd+0x3f8>
 8000cb4:	0032      	movs	r2, r6
 8000cb6:	2700      	movs	r7, #0
 8000cb8:	2300      	movs	r3, #0
 8000cba:	e74c      	b.n	8000b56 <__aeabi_dadd+0x12e>
 8000cbc:	0742      	lsls	r2, r0, #29
 8000cbe:	08db      	lsrs	r3, r3, #3
 8000cc0:	4313      	orrs	r3, r2
 8000cc2:	08c0      	lsrs	r0, r0, #3
 8000cc4:	001a      	movs	r2, r3
 8000cc6:	4302      	orrs	r2, r0
 8000cc8:	d100      	bne.n	8000ccc <__aeabi_dadd+0x2a4>
 8000cca:	e1e1      	b.n	8001090 <__aeabi_dadd+0x668>
 8000ccc:	2780      	movs	r7, #128	; 0x80
 8000cce:	033f      	lsls	r7, r7, #12
 8000cd0:	4307      	orrs	r7, r0
 8000cd2:	033f      	lsls	r7, r7, #12
 8000cd4:	4a2e      	ldr	r2, [pc, #184]	; (8000d90 <__aeabi_dadd+0x368>)
 8000cd6:	0b3f      	lsrs	r7, r7, #12
 8000cd8:	e73d      	b.n	8000b56 <__aeabi_dadd+0x12e>
 8000cda:	0020      	movs	r0, r4
 8000cdc:	f001 fd12 	bl	8002704 <__clzsi2>
 8000ce0:	0001      	movs	r1, r0
 8000ce2:	3118      	adds	r1, #24
 8000ce4:	291f      	cmp	r1, #31
 8000ce6:	dc00      	bgt.n	8000cea <__aeabi_dadd+0x2c2>
 8000ce8:	e6fc      	b.n	8000ae4 <__aeabi_dadd+0xbc>
 8000cea:	3808      	subs	r0, #8
 8000cec:	4084      	lsls	r4, r0
 8000cee:	0027      	movs	r7, r4
 8000cf0:	2400      	movs	r4, #0
 8000cf2:	42b1      	cmp	r1, r6
 8000cf4:	db00      	blt.n	8000cf8 <__aeabi_dadd+0x2d0>
 8000cf6:	e6ff      	b.n	8000af8 <__aeabi_dadd+0xd0>
 8000cf8:	4a26      	ldr	r2, [pc, #152]	; (8000d94 <__aeabi_dadd+0x36c>)
 8000cfa:	1a76      	subs	r6, r6, r1
 8000cfc:	4017      	ands	r7, r2
 8000cfe:	e70d      	b.n	8000b1c <__aeabi_dadd+0xf4>
 8000d00:	2a00      	cmp	r2, #0
 8000d02:	d02f      	beq.n	8000d64 <__aeabi_dadd+0x33c>
 8000d04:	464a      	mov	r2, r9
 8000d06:	1b92      	subs	r2, r2, r6
 8000d08:	4694      	mov	ip, r2
 8000d0a:	2e00      	cmp	r6, #0
 8000d0c:	d100      	bne.n	8000d10 <__aeabi_dadd+0x2e8>
 8000d0e:	e0ad      	b.n	8000e6c <__aeabi_dadd+0x444>
 8000d10:	4a1f      	ldr	r2, [pc, #124]	; (8000d90 <__aeabi_dadd+0x368>)
 8000d12:	4591      	cmp	r9, r2
 8000d14:	d100      	bne.n	8000d18 <__aeabi_dadd+0x2f0>
 8000d16:	e10f      	b.n	8000f38 <__aeabi_dadd+0x510>
 8000d18:	2280      	movs	r2, #128	; 0x80
 8000d1a:	0412      	lsls	r2, r2, #16
 8000d1c:	4310      	orrs	r0, r2
 8000d1e:	4662      	mov	r2, ip
 8000d20:	2a38      	cmp	r2, #56	; 0x38
 8000d22:	dd00      	ble.n	8000d26 <__aeabi_dadd+0x2fe>
 8000d24:	e10f      	b.n	8000f46 <__aeabi_dadd+0x51e>
 8000d26:	2a1f      	cmp	r2, #31
 8000d28:	dd00      	ble.n	8000d2c <__aeabi_dadd+0x304>
 8000d2a:	e180      	b.n	800102e <__aeabi_dadd+0x606>
 8000d2c:	4664      	mov	r4, ip
 8000d2e:	2220      	movs	r2, #32
 8000d30:	001e      	movs	r6, r3
 8000d32:	1b12      	subs	r2, r2, r4
 8000d34:	4667      	mov	r7, ip
 8000d36:	0004      	movs	r4, r0
 8000d38:	4093      	lsls	r3, r2
 8000d3a:	4094      	lsls	r4, r2
 8000d3c:	40fe      	lsrs	r6, r7
 8000d3e:	1e5a      	subs	r2, r3, #1
 8000d40:	4193      	sbcs	r3, r2
 8000d42:	40f8      	lsrs	r0, r7
 8000d44:	4334      	orrs	r4, r6
 8000d46:	431c      	orrs	r4, r3
 8000d48:	4480      	add	r8, r0
 8000d4a:	1864      	adds	r4, r4, r1
 8000d4c:	428c      	cmp	r4, r1
 8000d4e:	41bf      	sbcs	r7, r7
 8000d50:	427f      	negs	r7, r7
 8000d52:	464e      	mov	r6, r9
 8000d54:	4447      	add	r7, r8
 8000d56:	e7a6      	b.n	8000ca6 <__aeabi_dadd+0x27e>
 8000d58:	4642      	mov	r2, r8
 8000d5a:	430a      	orrs	r2, r1
 8000d5c:	0011      	movs	r1, r2
 8000d5e:	1e4a      	subs	r2, r1, #1
 8000d60:	4191      	sbcs	r1, r2
 8000d62:	e6ad      	b.n	8000ac0 <__aeabi_dadd+0x98>
 8000d64:	4c0c      	ldr	r4, [pc, #48]	; (8000d98 <__aeabi_dadd+0x370>)
 8000d66:	1c72      	adds	r2, r6, #1
 8000d68:	4222      	tst	r2, r4
 8000d6a:	d000      	beq.n	8000d6e <__aeabi_dadd+0x346>
 8000d6c:	e0a1      	b.n	8000eb2 <__aeabi_dadd+0x48a>
 8000d6e:	0002      	movs	r2, r0
 8000d70:	431a      	orrs	r2, r3
 8000d72:	2e00      	cmp	r6, #0
 8000d74:	d000      	beq.n	8000d78 <__aeabi_dadd+0x350>
 8000d76:	e0fa      	b.n	8000f6e <__aeabi_dadd+0x546>
 8000d78:	2a00      	cmp	r2, #0
 8000d7a:	d100      	bne.n	8000d7e <__aeabi_dadd+0x356>
 8000d7c:	e145      	b.n	800100a <__aeabi_dadd+0x5e2>
 8000d7e:	003a      	movs	r2, r7
 8000d80:	430a      	orrs	r2, r1
 8000d82:	d000      	beq.n	8000d86 <__aeabi_dadd+0x35e>
 8000d84:	e146      	b.n	8001014 <__aeabi_dadd+0x5ec>
 8000d86:	0742      	lsls	r2, r0, #29
 8000d88:	08db      	lsrs	r3, r3, #3
 8000d8a:	4313      	orrs	r3, r2
 8000d8c:	08c0      	lsrs	r0, r0, #3
 8000d8e:	e77b      	b.n	8000c88 <__aeabi_dadd+0x260>
 8000d90:	000007ff 	.word	0x000007ff
 8000d94:	ff7fffff 	.word	0xff7fffff
 8000d98:	000007fe 	.word	0x000007fe
 8000d9c:	4647      	mov	r7, r8
 8000d9e:	1a5c      	subs	r4, r3, r1
 8000da0:	1bc2      	subs	r2, r0, r7
 8000da2:	42a3      	cmp	r3, r4
 8000da4:	41bf      	sbcs	r7, r7
 8000da6:	427f      	negs	r7, r7
 8000da8:	46b9      	mov	r9, r7
 8000daa:	0017      	movs	r7, r2
 8000dac:	464a      	mov	r2, r9
 8000dae:	1abf      	subs	r7, r7, r2
 8000db0:	023a      	lsls	r2, r7, #8
 8000db2:	d500      	bpl.n	8000db6 <__aeabi_dadd+0x38e>
 8000db4:	e08d      	b.n	8000ed2 <__aeabi_dadd+0x4aa>
 8000db6:	0023      	movs	r3, r4
 8000db8:	433b      	orrs	r3, r7
 8000dba:	d000      	beq.n	8000dbe <__aeabi_dadd+0x396>
 8000dbc:	e68a      	b.n	8000ad4 <__aeabi_dadd+0xac>
 8000dbe:	2000      	movs	r0, #0
 8000dc0:	2500      	movs	r5, #0
 8000dc2:	e761      	b.n	8000c88 <__aeabi_dadd+0x260>
 8000dc4:	4cb4      	ldr	r4, [pc, #720]	; (8001098 <__aeabi_dadd+0x670>)
 8000dc6:	45a1      	cmp	r9, r4
 8000dc8:	d100      	bne.n	8000dcc <__aeabi_dadd+0x3a4>
 8000dca:	e0ad      	b.n	8000f28 <__aeabi_dadd+0x500>
 8000dcc:	2480      	movs	r4, #128	; 0x80
 8000dce:	0424      	lsls	r4, r4, #16
 8000dd0:	4320      	orrs	r0, r4
 8000dd2:	4664      	mov	r4, ip
 8000dd4:	2c38      	cmp	r4, #56	; 0x38
 8000dd6:	dc3d      	bgt.n	8000e54 <__aeabi_dadd+0x42c>
 8000dd8:	4662      	mov	r2, ip
 8000dda:	2c1f      	cmp	r4, #31
 8000ddc:	dd00      	ble.n	8000de0 <__aeabi_dadd+0x3b8>
 8000dde:	e0b7      	b.n	8000f50 <__aeabi_dadd+0x528>
 8000de0:	2520      	movs	r5, #32
 8000de2:	001e      	movs	r6, r3
 8000de4:	1b2d      	subs	r5, r5, r4
 8000de6:	0004      	movs	r4, r0
 8000de8:	40ab      	lsls	r3, r5
 8000dea:	40ac      	lsls	r4, r5
 8000dec:	40d6      	lsrs	r6, r2
 8000dee:	40d0      	lsrs	r0, r2
 8000df0:	4642      	mov	r2, r8
 8000df2:	1e5d      	subs	r5, r3, #1
 8000df4:	41ab      	sbcs	r3, r5
 8000df6:	4334      	orrs	r4, r6
 8000df8:	1a12      	subs	r2, r2, r0
 8000dfa:	4690      	mov	r8, r2
 8000dfc:	4323      	orrs	r3, r4
 8000dfe:	e02c      	b.n	8000e5a <__aeabi_dadd+0x432>
 8000e00:	0742      	lsls	r2, r0, #29
 8000e02:	08db      	lsrs	r3, r3, #3
 8000e04:	4313      	orrs	r3, r2
 8000e06:	08c0      	lsrs	r0, r0, #3
 8000e08:	e73b      	b.n	8000c82 <__aeabi_dadd+0x25a>
 8000e0a:	185c      	adds	r4, r3, r1
 8000e0c:	429c      	cmp	r4, r3
 8000e0e:	419b      	sbcs	r3, r3
 8000e10:	4440      	add	r0, r8
 8000e12:	425b      	negs	r3, r3
 8000e14:	18c7      	adds	r7, r0, r3
 8000e16:	2601      	movs	r6, #1
 8000e18:	023b      	lsls	r3, r7, #8
 8000e1a:	d400      	bmi.n	8000e1e <__aeabi_dadd+0x3f6>
 8000e1c:	e729      	b.n	8000c72 <__aeabi_dadd+0x24a>
 8000e1e:	2602      	movs	r6, #2
 8000e20:	4a9e      	ldr	r2, [pc, #632]	; (800109c <__aeabi_dadd+0x674>)
 8000e22:	0863      	lsrs	r3, r4, #1
 8000e24:	4017      	ands	r7, r2
 8000e26:	2201      	movs	r2, #1
 8000e28:	4014      	ands	r4, r2
 8000e2a:	431c      	orrs	r4, r3
 8000e2c:	07fb      	lsls	r3, r7, #31
 8000e2e:	431c      	orrs	r4, r3
 8000e30:	087f      	lsrs	r7, r7, #1
 8000e32:	e673      	b.n	8000b1c <__aeabi_dadd+0xf4>
 8000e34:	4644      	mov	r4, r8
 8000e36:	3a20      	subs	r2, #32
 8000e38:	40d4      	lsrs	r4, r2
 8000e3a:	4662      	mov	r2, ip
 8000e3c:	2a20      	cmp	r2, #32
 8000e3e:	d005      	beq.n	8000e4c <__aeabi_dadd+0x424>
 8000e40:	4667      	mov	r7, ip
 8000e42:	2240      	movs	r2, #64	; 0x40
 8000e44:	1bd2      	subs	r2, r2, r7
 8000e46:	4647      	mov	r7, r8
 8000e48:	4097      	lsls	r7, r2
 8000e4a:	4339      	orrs	r1, r7
 8000e4c:	1e4a      	subs	r2, r1, #1
 8000e4e:	4191      	sbcs	r1, r2
 8000e50:	4321      	orrs	r1, r4
 8000e52:	e635      	b.n	8000ac0 <__aeabi_dadd+0x98>
 8000e54:	4303      	orrs	r3, r0
 8000e56:	1e58      	subs	r0, r3, #1
 8000e58:	4183      	sbcs	r3, r0
 8000e5a:	1acc      	subs	r4, r1, r3
 8000e5c:	42a1      	cmp	r1, r4
 8000e5e:	41bf      	sbcs	r7, r7
 8000e60:	4643      	mov	r3, r8
 8000e62:	427f      	negs	r7, r7
 8000e64:	4655      	mov	r5, sl
 8000e66:	464e      	mov	r6, r9
 8000e68:	1bdf      	subs	r7, r3, r7
 8000e6a:	e62e      	b.n	8000aca <__aeabi_dadd+0xa2>
 8000e6c:	0002      	movs	r2, r0
 8000e6e:	431a      	orrs	r2, r3
 8000e70:	d100      	bne.n	8000e74 <__aeabi_dadd+0x44c>
 8000e72:	e0bd      	b.n	8000ff0 <__aeabi_dadd+0x5c8>
 8000e74:	4662      	mov	r2, ip
 8000e76:	4664      	mov	r4, ip
 8000e78:	3a01      	subs	r2, #1
 8000e7a:	2c01      	cmp	r4, #1
 8000e7c:	d100      	bne.n	8000e80 <__aeabi_dadd+0x458>
 8000e7e:	e0e5      	b.n	800104c <__aeabi_dadd+0x624>
 8000e80:	4c85      	ldr	r4, [pc, #532]	; (8001098 <__aeabi_dadd+0x670>)
 8000e82:	45a4      	cmp	ip, r4
 8000e84:	d058      	beq.n	8000f38 <__aeabi_dadd+0x510>
 8000e86:	4694      	mov	ip, r2
 8000e88:	e749      	b.n	8000d1e <__aeabi_dadd+0x2f6>
 8000e8a:	4664      	mov	r4, ip
 8000e8c:	2220      	movs	r2, #32
 8000e8e:	1b12      	subs	r2, r2, r4
 8000e90:	4644      	mov	r4, r8
 8000e92:	4094      	lsls	r4, r2
 8000e94:	000f      	movs	r7, r1
 8000e96:	46a1      	mov	r9, r4
 8000e98:	4664      	mov	r4, ip
 8000e9a:	4091      	lsls	r1, r2
 8000e9c:	40e7      	lsrs	r7, r4
 8000e9e:	464c      	mov	r4, r9
 8000ea0:	1e4a      	subs	r2, r1, #1
 8000ea2:	4191      	sbcs	r1, r2
 8000ea4:	433c      	orrs	r4, r7
 8000ea6:	4642      	mov	r2, r8
 8000ea8:	430c      	orrs	r4, r1
 8000eaa:	4661      	mov	r1, ip
 8000eac:	40ca      	lsrs	r2, r1
 8000eae:	1880      	adds	r0, r0, r2
 8000eb0:	e6f4      	b.n	8000c9c <__aeabi_dadd+0x274>
 8000eb2:	4c79      	ldr	r4, [pc, #484]	; (8001098 <__aeabi_dadd+0x670>)
 8000eb4:	42a2      	cmp	r2, r4
 8000eb6:	d100      	bne.n	8000eba <__aeabi_dadd+0x492>
 8000eb8:	e6fd      	b.n	8000cb6 <__aeabi_dadd+0x28e>
 8000eba:	1859      	adds	r1, r3, r1
 8000ebc:	4299      	cmp	r1, r3
 8000ebe:	419b      	sbcs	r3, r3
 8000ec0:	4440      	add	r0, r8
 8000ec2:	425f      	negs	r7, r3
 8000ec4:	19c7      	adds	r7, r0, r7
 8000ec6:	07fc      	lsls	r4, r7, #31
 8000ec8:	0849      	lsrs	r1, r1, #1
 8000eca:	0016      	movs	r6, r2
 8000ecc:	430c      	orrs	r4, r1
 8000ece:	087f      	lsrs	r7, r7, #1
 8000ed0:	e6cf      	b.n	8000c72 <__aeabi_dadd+0x24a>
 8000ed2:	1acc      	subs	r4, r1, r3
 8000ed4:	42a1      	cmp	r1, r4
 8000ed6:	41bf      	sbcs	r7, r7
 8000ed8:	4643      	mov	r3, r8
 8000eda:	427f      	negs	r7, r7
 8000edc:	1a18      	subs	r0, r3, r0
 8000ede:	4655      	mov	r5, sl
 8000ee0:	1bc7      	subs	r7, r0, r7
 8000ee2:	e5f7      	b.n	8000ad4 <__aeabi_dadd+0xac>
 8000ee4:	08c9      	lsrs	r1, r1, #3
 8000ee6:	077b      	lsls	r3, r7, #29
 8000ee8:	4655      	mov	r5, sl
 8000eea:	430b      	orrs	r3, r1
 8000eec:	08f8      	lsrs	r0, r7, #3
 8000eee:	e6c8      	b.n	8000c82 <__aeabi_dadd+0x25a>
 8000ef0:	2c00      	cmp	r4, #0
 8000ef2:	d000      	beq.n	8000ef6 <__aeabi_dadd+0x4ce>
 8000ef4:	e081      	b.n	8000ffa <__aeabi_dadd+0x5d2>
 8000ef6:	4643      	mov	r3, r8
 8000ef8:	430b      	orrs	r3, r1
 8000efa:	d115      	bne.n	8000f28 <__aeabi_dadd+0x500>
 8000efc:	2080      	movs	r0, #128	; 0x80
 8000efe:	2500      	movs	r5, #0
 8000f00:	0300      	lsls	r0, r0, #12
 8000f02:	e6e3      	b.n	8000ccc <__aeabi_dadd+0x2a4>
 8000f04:	1a5c      	subs	r4, r3, r1
 8000f06:	42a3      	cmp	r3, r4
 8000f08:	419b      	sbcs	r3, r3
 8000f0a:	1bc7      	subs	r7, r0, r7
 8000f0c:	425b      	negs	r3, r3
 8000f0e:	2601      	movs	r6, #1
 8000f10:	1aff      	subs	r7, r7, r3
 8000f12:	e5da      	b.n	8000aca <__aeabi_dadd+0xa2>
 8000f14:	0742      	lsls	r2, r0, #29
 8000f16:	08db      	lsrs	r3, r3, #3
 8000f18:	4313      	orrs	r3, r2
 8000f1a:	08c0      	lsrs	r0, r0, #3
 8000f1c:	e6d2      	b.n	8000cc4 <__aeabi_dadd+0x29c>
 8000f1e:	0742      	lsls	r2, r0, #29
 8000f20:	08db      	lsrs	r3, r3, #3
 8000f22:	4313      	orrs	r3, r2
 8000f24:	08c0      	lsrs	r0, r0, #3
 8000f26:	e6ac      	b.n	8000c82 <__aeabi_dadd+0x25a>
 8000f28:	4643      	mov	r3, r8
 8000f2a:	4642      	mov	r2, r8
 8000f2c:	08c9      	lsrs	r1, r1, #3
 8000f2e:	075b      	lsls	r3, r3, #29
 8000f30:	4655      	mov	r5, sl
 8000f32:	430b      	orrs	r3, r1
 8000f34:	08d0      	lsrs	r0, r2, #3
 8000f36:	e6c5      	b.n	8000cc4 <__aeabi_dadd+0x29c>
 8000f38:	4643      	mov	r3, r8
 8000f3a:	4642      	mov	r2, r8
 8000f3c:	075b      	lsls	r3, r3, #29
 8000f3e:	08c9      	lsrs	r1, r1, #3
 8000f40:	430b      	orrs	r3, r1
 8000f42:	08d0      	lsrs	r0, r2, #3
 8000f44:	e6be      	b.n	8000cc4 <__aeabi_dadd+0x29c>
 8000f46:	4303      	orrs	r3, r0
 8000f48:	001c      	movs	r4, r3
 8000f4a:	1e63      	subs	r3, r4, #1
 8000f4c:	419c      	sbcs	r4, r3
 8000f4e:	e6fc      	b.n	8000d4a <__aeabi_dadd+0x322>
 8000f50:	0002      	movs	r2, r0
 8000f52:	3c20      	subs	r4, #32
 8000f54:	40e2      	lsrs	r2, r4
 8000f56:	0014      	movs	r4, r2
 8000f58:	4662      	mov	r2, ip
 8000f5a:	2a20      	cmp	r2, #32
 8000f5c:	d003      	beq.n	8000f66 <__aeabi_dadd+0x53e>
 8000f5e:	2540      	movs	r5, #64	; 0x40
 8000f60:	1aad      	subs	r5, r5, r2
 8000f62:	40a8      	lsls	r0, r5
 8000f64:	4303      	orrs	r3, r0
 8000f66:	1e58      	subs	r0, r3, #1
 8000f68:	4183      	sbcs	r3, r0
 8000f6a:	4323      	orrs	r3, r4
 8000f6c:	e775      	b.n	8000e5a <__aeabi_dadd+0x432>
 8000f6e:	2a00      	cmp	r2, #0
 8000f70:	d0e2      	beq.n	8000f38 <__aeabi_dadd+0x510>
 8000f72:	003a      	movs	r2, r7
 8000f74:	430a      	orrs	r2, r1
 8000f76:	d0cd      	beq.n	8000f14 <__aeabi_dadd+0x4ec>
 8000f78:	0742      	lsls	r2, r0, #29
 8000f7a:	08db      	lsrs	r3, r3, #3
 8000f7c:	4313      	orrs	r3, r2
 8000f7e:	2280      	movs	r2, #128	; 0x80
 8000f80:	08c0      	lsrs	r0, r0, #3
 8000f82:	0312      	lsls	r2, r2, #12
 8000f84:	4210      	tst	r0, r2
 8000f86:	d006      	beq.n	8000f96 <__aeabi_dadd+0x56e>
 8000f88:	08fc      	lsrs	r4, r7, #3
 8000f8a:	4214      	tst	r4, r2
 8000f8c:	d103      	bne.n	8000f96 <__aeabi_dadd+0x56e>
 8000f8e:	0020      	movs	r0, r4
 8000f90:	08cb      	lsrs	r3, r1, #3
 8000f92:	077a      	lsls	r2, r7, #29
 8000f94:	4313      	orrs	r3, r2
 8000f96:	0f5a      	lsrs	r2, r3, #29
 8000f98:	00db      	lsls	r3, r3, #3
 8000f9a:	0752      	lsls	r2, r2, #29
 8000f9c:	08db      	lsrs	r3, r3, #3
 8000f9e:	4313      	orrs	r3, r2
 8000fa0:	e690      	b.n	8000cc4 <__aeabi_dadd+0x29c>
 8000fa2:	4643      	mov	r3, r8
 8000fa4:	430b      	orrs	r3, r1
 8000fa6:	d100      	bne.n	8000faa <__aeabi_dadd+0x582>
 8000fa8:	e709      	b.n	8000dbe <__aeabi_dadd+0x396>
 8000faa:	4643      	mov	r3, r8
 8000fac:	4642      	mov	r2, r8
 8000fae:	08c9      	lsrs	r1, r1, #3
 8000fb0:	075b      	lsls	r3, r3, #29
 8000fb2:	4655      	mov	r5, sl
 8000fb4:	430b      	orrs	r3, r1
 8000fb6:	08d0      	lsrs	r0, r2, #3
 8000fb8:	e666      	b.n	8000c88 <__aeabi_dadd+0x260>
 8000fba:	1acc      	subs	r4, r1, r3
 8000fbc:	42a1      	cmp	r1, r4
 8000fbe:	4189      	sbcs	r1, r1
 8000fc0:	1a3f      	subs	r7, r7, r0
 8000fc2:	4249      	negs	r1, r1
 8000fc4:	4655      	mov	r5, sl
 8000fc6:	2601      	movs	r6, #1
 8000fc8:	1a7f      	subs	r7, r7, r1
 8000fca:	e57e      	b.n	8000aca <__aeabi_dadd+0xa2>
 8000fcc:	4642      	mov	r2, r8
 8000fce:	1a5c      	subs	r4, r3, r1
 8000fd0:	1a87      	subs	r7, r0, r2
 8000fd2:	42a3      	cmp	r3, r4
 8000fd4:	4192      	sbcs	r2, r2
 8000fd6:	4252      	negs	r2, r2
 8000fd8:	1abf      	subs	r7, r7, r2
 8000fda:	023a      	lsls	r2, r7, #8
 8000fdc:	d53d      	bpl.n	800105a <__aeabi_dadd+0x632>
 8000fde:	1acc      	subs	r4, r1, r3
 8000fe0:	42a1      	cmp	r1, r4
 8000fe2:	4189      	sbcs	r1, r1
 8000fe4:	4643      	mov	r3, r8
 8000fe6:	4249      	negs	r1, r1
 8000fe8:	1a1f      	subs	r7, r3, r0
 8000fea:	4655      	mov	r5, sl
 8000fec:	1a7f      	subs	r7, r7, r1
 8000fee:	e595      	b.n	8000b1c <__aeabi_dadd+0xf4>
 8000ff0:	077b      	lsls	r3, r7, #29
 8000ff2:	08c9      	lsrs	r1, r1, #3
 8000ff4:	430b      	orrs	r3, r1
 8000ff6:	08f8      	lsrs	r0, r7, #3
 8000ff8:	e643      	b.n	8000c82 <__aeabi_dadd+0x25a>
 8000ffa:	4644      	mov	r4, r8
 8000ffc:	08db      	lsrs	r3, r3, #3
 8000ffe:	430c      	orrs	r4, r1
 8001000:	d130      	bne.n	8001064 <__aeabi_dadd+0x63c>
 8001002:	0742      	lsls	r2, r0, #29
 8001004:	4313      	orrs	r3, r2
 8001006:	08c0      	lsrs	r0, r0, #3
 8001008:	e65c      	b.n	8000cc4 <__aeabi_dadd+0x29c>
 800100a:	077b      	lsls	r3, r7, #29
 800100c:	08c9      	lsrs	r1, r1, #3
 800100e:	430b      	orrs	r3, r1
 8001010:	08f8      	lsrs	r0, r7, #3
 8001012:	e639      	b.n	8000c88 <__aeabi_dadd+0x260>
 8001014:	185c      	adds	r4, r3, r1
 8001016:	429c      	cmp	r4, r3
 8001018:	419b      	sbcs	r3, r3
 800101a:	4440      	add	r0, r8
 800101c:	425b      	negs	r3, r3
 800101e:	18c7      	adds	r7, r0, r3
 8001020:	023b      	lsls	r3, r7, #8
 8001022:	d400      	bmi.n	8001026 <__aeabi_dadd+0x5fe>
 8001024:	e625      	b.n	8000c72 <__aeabi_dadd+0x24a>
 8001026:	4b1d      	ldr	r3, [pc, #116]	; (800109c <__aeabi_dadd+0x674>)
 8001028:	2601      	movs	r6, #1
 800102a:	401f      	ands	r7, r3
 800102c:	e621      	b.n	8000c72 <__aeabi_dadd+0x24a>
 800102e:	0004      	movs	r4, r0
 8001030:	3a20      	subs	r2, #32
 8001032:	40d4      	lsrs	r4, r2
 8001034:	4662      	mov	r2, ip
 8001036:	2a20      	cmp	r2, #32
 8001038:	d004      	beq.n	8001044 <__aeabi_dadd+0x61c>
 800103a:	2240      	movs	r2, #64	; 0x40
 800103c:	4666      	mov	r6, ip
 800103e:	1b92      	subs	r2, r2, r6
 8001040:	4090      	lsls	r0, r2
 8001042:	4303      	orrs	r3, r0
 8001044:	1e5a      	subs	r2, r3, #1
 8001046:	4193      	sbcs	r3, r2
 8001048:	431c      	orrs	r4, r3
 800104a:	e67e      	b.n	8000d4a <__aeabi_dadd+0x322>
 800104c:	185c      	adds	r4, r3, r1
 800104e:	428c      	cmp	r4, r1
 8001050:	4189      	sbcs	r1, r1
 8001052:	4440      	add	r0, r8
 8001054:	4249      	negs	r1, r1
 8001056:	1847      	adds	r7, r0, r1
 8001058:	e6dd      	b.n	8000e16 <__aeabi_dadd+0x3ee>
 800105a:	0023      	movs	r3, r4
 800105c:	433b      	orrs	r3, r7
 800105e:	d100      	bne.n	8001062 <__aeabi_dadd+0x63a>
 8001060:	e6ad      	b.n	8000dbe <__aeabi_dadd+0x396>
 8001062:	e606      	b.n	8000c72 <__aeabi_dadd+0x24a>
 8001064:	0744      	lsls	r4, r0, #29
 8001066:	4323      	orrs	r3, r4
 8001068:	2480      	movs	r4, #128	; 0x80
 800106a:	08c0      	lsrs	r0, r0, #3
 800106c:	0324      	lsls	r4, r4, #12
 800106e:	4220      	tst	r0, r4
 8001070:	d008      	beq.n	8001084 <__aeabi_dadd+0x65c>
 8001072:	4642      	mov	r2, r8
 8001074:	08d6      	lsrs	r6, r2, #3
 8001076:	4226      	tst	r6, r4
 8001078:	d104      	bne.n	8001084 <__aeabi_dadd+0x65c>
 800107a:	4655      	mov	r5, sl
 800107c:	0030      	movs	r0, r6
 800107e:	08cb      	lsrs	r3, r1, #3
 8001080:	0751      	lsls	r1, r2, #29
 8001082:	430b      	orrs	r3, r1
 8001084:	0f5a      	lsrs	r2, r3, #29
 8001086:	00db      	lsls	r3, r3, #3
 8001088:	08db      	lsrs	r3, r3, #3
 800108a:	0752      	lsls	r2, r2, #29
 800108c:	4313      	orrs	r3, r2
 800108e:	e619      	b.n	8000cc4 <__aeabi_dadd+0x29c>
 8001090:	2300      	movs	r3, #0
 8001092:	4a01      	ldr	r2, [pc, #4]	; (8001098 <__aeabi_dadd+0x670>)
 8001094:	001f      	movs	r7, r3
 8001096:	e55e      	b.n	8000b56 <__aeabi_dadd+0x12e>
 8001098:	000007ff 	.word	0x000007ff
 800109c:	ff7fffff 	.word	0xff7fffff

080010a0 <__aeabi_ddiv>:
 80010a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010a2:	4657      	mov	r7, sl
 80010a4:	464e      	mov	r6, r9
 80010a6:	4645      	mov	r5, r8
 80010a8:	46de      	mov	lr, fp
 80010aa:	b5e0      	push	{r5, r6, r7, lr}
 80010ac:	4681      	mov	r9, r0
 80010ae:	0005      	movs	r5, r0
 80010b0:	030c      	lsls	r4, r1, #12
 80010b2:	0048      	lsls	r0, r1, #1
 80010b4:	4692      	mov	sl, r2
 80010b6:	001f      	movs	r7, r3
 80010b8:	b085      	sub	sp, #20
 80010ba:	0b24      	lsrs	r4, r4, #12
 80010bc:	0d40      	lsrs	r0, r0, #21
 80010be:	0fce      	lsrs	r6, r1, #31
 80010c0:	2800      	cmp	r0, #0
 80010c2:	d100      	bne.n	80010c6 <__aeabi_ddiv+0x26>
 80010c4:	e156      	b.n	8001374 <__aeabi_ddiv+0x2d4>
 80010c6:	4bd4      	ldr	r3, [pc, #848]	; (8001418 <__aeabi_ddiv+0x378>)
 80010c8:	4298      	cmp	r0, r3
 80010ca:	d100      	bne.n	80010ce <__aeabi_ddiv+0x2e>
 80010cc:	e172      	b.n	80013b4 <__aeabi_ddiv+0x314>
 80010ce:	0f6b      	lsrs	r3, r5, #29
 80010d0:	00e4      	lsls	r4, r4, #3
 80010d2:	431c      	orrs	r4, r3
 80010d4:	2380      	movs	r3, #128	; 0x80
 80010d6:	041b      	lsls	r3, r3, #16
 80010d8:	4323      	orrs	r3, r4
 80010da:	4698      	mov	r8, r3
 80010dc:	4bcf      	ldr	r3, [pc, #828]	; (800141c <__aeabi_ddiv+0x37c>)
 80010de:	00ed      	lsls	r5, r5, #3
 80010e0:	469b      	mov	fp, r3
 80010e2:	2300      	movs	r3, #0
 80010e4:	4699      	mov	r9, r3
 80010e6:	4483      	add	fp, r0
 80010e8:	9300      	str	r3, [sp, #0]
 80010ea:	033c      	lsls	r4, r7, #12
 80010ec:	007b      	lsls	r3, r7, #1
 80010ee:	4650      	mov	r0, sl
 80010f0:	0b24      	lsrs	r4, r4, #12
 80010f2:	0d5b      	lsrs	r3, r3, #21
 80010f4:	0fff      	lsrs	r7, r7, #31
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d100      	bne.n	80010fc <__aeabi_ddiv+0x5c>
 80010fa:	e11f      	b.n	800133c <__aeabi_ddiv+0x29c>
 80010fc:	4ac6      	ldr	r2, [pc, #792]	; (8001418 <__aeabi_ddiv+0x378>)
 80010fe:	4293      	cmp	r3, r2
 8001100:	d100      	bne.n	8001104 <__aeabi_ddiv+0x64>
 8001102:	e162      	b.n	80013ca <__aeabi_ddiv+0x32a>
 8001104:	49c5      	ldr	r1, [pc, #788]	; (800141c <__aeabi_ddiv+0x37c>)
 8001106:	0f42      	lsrs	r2, r0, #29
 8001108:	468c      	mov	ip, r1
 800110a:	00e4      	lsls	r4, r4, #3
 800110c:	4659      	mov	r1, fp
 800110e:	4314      	orrs	r4, r2
 8001110:	2280      	movs	r2, #128	; 0x80
 8001112:	4463      	add	r3, ip
 8001114:	0412      	lsls	r2, r2, #16
 8001116:	1acb      	subs	r3, r1, r3
 8001118:	4314      	orrs	r4, r2
 800111a:	469b      	mov	fp, r3
 800111c:	00c2      	lsls	r2, r0, #3
 800111e:	2000      	movs	r0, #0
 8001120:	0033      	movs	r3, r6
 8001122:	407b      	eors	r3, r7
 8001124:	469a      	mov	sl, r3
 8001126:	464b      	mov	r3, r9
 8001128:	2b0f      	cmp	r3, #15
 800112a:	d827      	bhi.n	800117c <__aeabi_ddiv+0xdc>
 800112c:	49bc      	ldr	r1, [pc, #752]	; (8001420 <__aeabi_ddiv+0x380>)
 800112e:	009b      	lsls	r3, r3, #2
 8001130:	58cb      	ldr	r3, [r1, r3]
 8001132:	469f      	mov	pc, r3
 8001134:	46b2      	mov	sl, r6
 8001136:	9b00      	ldr	r3, [sp, #0]
 8001138:	2b02      	cmp	r3, #2
 800113a:	d016      	beq.n	800116a <__aeabi_ddiv+0xca>
 800113c:	2b03      	cmp	r3, #3
 800113e:	d100      	bne.n	8001142 <__aeabi_ddiv+0xa2>
 8001140:	e28e      	b.n	8001660 <__aeabi_ddiv+0x5c0>
 8001142:	2b01      	cmp	r3, #1
 8001144:	d000      	beq.n	8001148 <__aeabi_ddiv+0xa8>
 8001146:	e0d9      	b.n	80012fc <__aeabi_ddiv+0x25c>
 8001148:	2300      	movs	r3, #0
 800114a:	2400      	movs	r4, #0
 800114c:	2500      	movs	r5, #0
 800114e:	4652      	mov	r2, sl
 8001150:	051b      	lsls	r3, r3, #20
 8001152:	4323      	orrs	r3, r4
 8001154:	07d2      	lsls	r2, r2, #31
 8001156:	4313      	orrs	r3, r2
 8001158:	0028      	movs	r0, r5
 800115a:	0019      	movs	r1, r3
 800115c:	b005      	add	sp, #20
 800115e:	bcf0      	pop	{r4, r5, r6, r7}
 8001160:	46bb      	mov	fp, r7
 8001162:	46b2      	mov	sl, r6
 8001164:	46a9      	mov	r9, r5
 8001166:	46a0      	mov	r8, r4
 8001168:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800116a:	2400      	movs	r4, #0
 800116c:	2500      	movs	r5, #0
 800116e:	4baa      	ldr	r3, [pc, #680]	; (8001418 <__aeabi_ddiv+0x378>)
 8001170:	e7ed      	b.n	800114e <__aeabi_ddiv+0xae>
 8001172:	46ba      	mov	sl, r7
 8001174:	46a0      	mov	r8, r4
 8001176:	0015      	movs	r5, r2
 8001178:	9000      	str	r0, [sp, #0]
 800117a:	e7dc      	b.n	8001136 <__aeabi_ddiv+0x96>
 800117c:	4544      	cmp	r4, r8
 800117e:	d200      	bcs.n	8001182 <__aeabi_ddiv+0xe2>
 8001180:	e1c7      	b.n	8001512 <__aeabi_ddiv+0x472>
 8001182:	d100      	bne.n	8001186 <__aeabi_ddiv+0xe6>
 8001184:	e1c2      	b.n	800150c <__aeabi_ddiv+0x46c>
 8001186:	2301      	movs	r3, #1
 8001188:	425b      	negs	r3, r3
 800118a:	469c      	mov	ip, r3
 800118c:	002e      	movs	r6, r5
 800118e:	4640      	mov	r0, r8
 8001190:	2500      	movs	r5, #0
 8001192:	44e3      	add	fp, ip
 8001194:	0223      	lsls	r3, r4, #8
 8001196:	0e14      	lsrs	r4, r2, #24
 8001198:	431c      	orrs	r4, r3
 800119a:	0c1b      	lsrs	r3, r3, #16
 800119c:	4699      	mov	r9, r3
 800119e:	0423      	lsls	r3, r4, #16
 80011a0:	0c1f      	lsrs	r7, r3, #16
 80011a2:	0212      	lsls	r2, r2, #8
 80011a4:	4649      	mov	r1, r9
 80011a6:	9200      	str	r2, [sp, #0]
 80011a8:	9701      	str	r7, [sp, #4]
 80011aa:	f7ff f84f 	bl	800024c <__aeabi_uidivmod>
 80011ae:	0002      	movs	r2, r0
 80011b0:	437a      	muls	r2, r7
 80011b2:	040b      	lsls	r3, r1, #16
 80011b4:	0c31      	lsrs	r1, r6, #16
 80011b6:	4680      	mov	r8, r0
 80011b8:	4319      	orrs	r1, r3
 80011ba:	428a      	cmp	r2, r1
 80011bc:	d907      	bls.n	80011ce <__aeabi_ddiv+0x12e>
 80011be:	2301      	movs	r3, #1
 80011c0:	425b      	negs	r3, r3
 80011c2:	469c      	mov	ip, r3
 80011c4:	1909      	adds	r1, r1, r4
 80011c6:	44e0      	add	r8, ip
 80011c8:	428c      	cmp	r4, r1
 80011ca:	d800      	bhi.n	80011ce <__aeabi_ddiv+0x12e>
 80011cc:	e207      	b.n	80015de <__aeabi_ddiv+0x53e>
 80011ce:	1a88      	subs	r0, r1, r2
 80011d0:	4649      	mov	r1, r9
 80011d2:	f7ff f83b 	bl	800024c <__aeabi_uidivmod>
 80011d6:	0409      	lsls	r1, r1, #16
 80011d8:	468c      	mov	ip, r1
 80011da:	0431      	lsls	r1, r6, #16
 80011dc:	4666      	mov	r6, ip
 80011de:	9a01      	ldr	r2, [sp, #4]
 80011e0:	0c09      	lsrs	r1, r1, #16
 80011e2:	4342      	muls	r2, r0
 80011e4:	0003      	movs	r3, r0
 80011e6:	4331      	orrs	r1, r6
 80011e8:	428a      	cmp	r2, r1
 80011ea:	d904      	bls.n	80011f6 <__aeabi_ddiv+0x156>
 80011ec:	1909      	adds	r1, r1, r4
 80011ee:	3b01      	subs	r3, #1
 80011f0:	428c      	cmp	r4, r1
 80011f2:	d800      	bhi.n	80011f6 <__aeabi_ddiv+0x156>
 80011f4:	e1ed      	b.n	80015d2 <__aeabi_ddiv+0x532>
 80011f6:	1a88      	subs	r0, r1, r2
 80011f8:	4642      	mov	r2, r8
 80011fa:	0412      	lsls	r2, r2, #16
 80011fc:	431a      	orrs	r2, r3
 80011fe:	4690      	mov	r8, r2
 8001200:	4641      	mov	r1, r8
 8001202:	9b00      	ldr	r3, [sp, #0]
 8001204:	040e      	lsls	r6, r1, #16
 8001206:	0c1b      	lsrs	r3, r3, #16
 8001208:	001f      	movs	r7, r3
 800120a:	9302      	str	r3, [sp, #8]
 800120c:	9b00      	ldr	r3, [sp, #0]
 800120e:	0c36      	lsrs	r6, r6, #16
 8001210:	041b      	lsls	r3, r3, #16
 8001212:	0c19      	lsrs	r1, r3, #16
 8001214:	000b      	movs	r3, r1
 8001216:	4373      	muls	r3, r6
 8001218:	0c12      	lsrs	r2, r2, #16
 800121a:	437e      	muls	r6, r7
 800121c:	9103      	str	r1, [sp, #12]
 800121e:	4351      	muls	r1, r2
 8001220:	437a      	muls	r2, r7
 8001222:	0c1f      	lsrs	r7, r3, #16
 8001224:	46bc      	mov	ip, r7
 8001226:	1876      	adds	r6, r6, r1
 8001228:	4466      	add	r6, ip
 800122a:	42b1      	cmp	r1, r6
 800122c:	d903      	bls.n	8001236 <__aeabi_ddiv+0x196>
 800122e:	2180      	movs	r1, #128	; 0x80
 8001230:	0249      	lsls	r1, r1, #9
 8001232:	468c      	mov	ip, r1
 8001234:	4462      	add	r2, ip
 8001236:	0c31      	lsrs	r1, r6, #16
 8001238:	188a      	adds	r2, r1, r2
 800123a:	0431      	lsls	r1, r6, #16
 800123c:	041e      	lsls	r6, r3, #16
 800123e:	0c36      	lsrs	r6, r6, #16
 8001240:	198e      	adds	r6, r1, r6
 8001242:	4290      	cmp	r0, r2
 8001244:	d302      	bcc.n	800124c <__aeabi_ddiv+0x1ac>
 8001246:	d112      	bne.n	800126e <__aeabi_ddiv+0x1ce>
 8001248:	42b5      	cmp	r5, r6
 800124a:	d210      	bcs.n	800126e <__aeabi_ddiv+0x1ce>
 800124c:	4643      	mov	r3, r8
 800124e:	1e59      	subs	r1, r3, #1
 8001250:	9b00      	ldr	r3, [sp, #0]
 8001252:	469c      	mov	ip, r3
 8001254:	4465      	add	r5, ip
 8001256:	001f      	movs	r7, r3
 8001258:	429d      	cmp	r5, r3
 800125a:	419b      	sbcs	r3, r3
 800125c:	425b      	negs	r3, r3
 800125e:	191b      	adds	r3, r3, r4
 8001260:	18c0      	adds	r0, r0, r3
 8001262:	4284      	cmp	r4, r0
 8001264:	d200      	bcs.n	8001268 <__aeabi_ddiv+0x1c8>
 8001266:	e1a0      	b.n	80015aa <__aeabi_ddiv+0x50a>
 8001268:	d100      	bne.n	800126c <__aeabi_ddiv+0x1cc>
 800126a:	e19b      	b.n	80015a4 <__aeabi_ddiv+0x504>
 800126c:	4688      	mov	r8, r1
 800126e:	1bae      	subs	r6, r5, r6
 8001270:	42b5      	cmp	r5, r6
 8001272:	41ad      	sbcs	r5, r5
 8001274:	1a80      	subs	r0, r0, r2
 8001276:	426d      	negs	r5, r5
 8001278:	1b40      	subs	r0, r0, r5
 800127a:	4284      	cmp	r4, r0
 800127c:	d100      	bne.n	8001280 <__aeabi_ddiv+0x1e0>
 800127e:	e1d5      	b.n	800162c <__aeabi_ddiv+0x58c>
 8001280:	4649      	mov	r1, r9
 8001282:	f7fe ffe3 	bl	800024c <__aeabi_uidivmod>
 8001286:	9a01      	ldr	r2, [sp, #4]
 8001288:	040b      	lsls	r3, r1, #16
 800128a:	4342      	muls	r2, r0
 800128c:	0c31      	lsrs	r1, r6, #16
 800128e:	0005      	movs	r5, r0
 8001290:	4319      	orrs	r1, r3
 8001292:	428a      	cmp	r2, r1
 8001294:	d900      	bls.n	8001298 <__aeabi_ddiv+0x1f8>
 8001296:	e16c      	b.n	8001572 <__aeabi_ddiv+0x4d2>
 8001298:	1a88      	subs	r0, r1, r2
 800129a:	4649      	mov	r1, r9
 800129c:	f7fe ffd6 	bl	800024c <__aeabi_uidivmod>
 80012a0:	9a01      	ldr	r2, [sp, #4]
 80012a2:	0436      	lsls	r6, r6, #16
 80012a4:	4342      	muls	r2, r0
 80012a6:	0409      	lsls	r1, r1, #16
 80012a8:	0c36      	lsrs	r6, r6, #16
 80012aa:	0003      	movs	r3, r0
 80012ac:	430e      	orrs	r6, r1
 80012ae:	42b2      	cmp	r2, r6
 80012b0:	d900      	bls.n	80012b4 <__aeabi_ddiv+0x214>
 80012b2:	e153      	b.n	800155c <__aeabi_ddiv+0x4bc>
 80012b4:	9803      	ldr	r0, [sp, #12]
 80012b6:	1ab6      	subs	r6, r6, r2
 80012b8:	0002      	movs	r2, r0
 80012ba:	042d      	lsls	r5, r5, #16
 80012bc:	431d      	orrs	r5, r3
 80012be:	9f02      	ldr	r7, [sp, #8]
 80012c0:	042b      	lsls	r3, r5, #16
 80012c2:	0c1b      	lsrs	r3, r3, #16
 80012c4:	435a      	muls	r2, r3
 80012c6:	437b      	muls	r3, r7
 80012c8:	469c      	mov	ip, r3
 80012ca:	0c29      	lsrs	r1, r5, #16
 80012cc:	4348      	muls	r0, r1
 80012ce:	0c13      	lsrs	r3, r2, #16
 80012d0:	4484      	add	ip, r0
 80012d2:	4463      	add	r3, ip
 80012d4:	4379      	muls	r1, r7
 80012d6:	4298      	cmp	r0, r3
 80012d8:	d903      	bls.n	80012e2 <__aeabi_ddiv+0x242>
 80012da:	2080      	movs	r0, #128	; 0x80
 80012dc:	0240      	lsls	r0, r0, #9
 80012de:	4684      	mov	ip, r0
 80012e0:	4461      	add	r1, ip
 80012e2:	0c18      	lsrs	r0, r3, #16
 80012e4:	0412      	lsls	r2, r2, #16
 80012e6:	041b      	lsls	r3, r3, #16
 80012e8:	0c12      	lsrs	r2, r2, #16
 80012ea:	1841      	adds	r1, r0, r1
 80012ec:	189b      	adds	r3, r3, r2
 80012ee:	428e      	cmp	r6, r1
 80012f0:	d200      	bcs.n	80012f4 <__aeabi_ddiv+0x254>
 80012f2:	e0ff      	b.n	80014f4 <__aeabi_ddiv+0x454>
 80012f4:	d100      	bne.n	80012f8 <__aeabi_ddiv+0x258>
 80012f6:	e0fa      	b.n	80014ee <__aeabi_ddiv+0x44e>
 80012f8:	2301      	movs	r3, #1
 80012fa:	431d      	orrs	r5, r3
 80012fc:	4a49      	ldr	r2, [pc, #292]	; (8001424 <__aeabi_ddiv+0x384>)
 80012fe:	445a      	add	r2, fp
 8001300:	2a00      	cmp	r2, #0
 8001302:	dc00      	bgt.n	8001306 <__aeabi_ddiv+0x266>
 8001304:	e0aa      	b.n	800145c <__aeabi_ddiv+0x3bc>
 8001306:	076b      	lsls	r3, r5, #29
 8001308:	d000      	beq.n	800130c <__aeabi_ddiv+0x26c>
 800130a:	e13d      	b.n	8001588 <__aeabi_ddiv+0x4e8>
 800130c:	08ed      	lsrs	r5, r5, #3
 800130e:	4643      	mov	r3, r8
 8001310:	01db      	lsls	r3, r3, #7
 8001312:	d506      	bpl.n	8001322 <__aeabi_ddiv+0x282>
 8001314:	4642      	mov	r2, r8
 8001316:	4b44      	ldr	r3, [pc, #272]	; (8001428 <__aeabi_ddiv+0x388>)
 8001318:	401a      	ands	r2, r3
 800131a:	4690      	mov	r8, r2
 800131c:	2280      	movs	r2, #128	; 0x80
 800131e:	00d2      	lsls	r2, r2, #3
 8001320:	445a      	add	r2, fp
 8001322:	4b42      	ldr	r3, [pc, #264]	; (800142c <__aeabi_ddiv+0x38c>)
 8001324:	429a      	cmp	r2, r3
 8001326:	dd00      	ble.n	800132a <__aeabi_ddiv+0x28a>
 8001328:	e71f      	b.n	800116a <__aeabi_ddiv+0xca>
 800132a:	4643      	mov	r3, r8
 800132c:	075b      	lsls	r3, r3, #29
 800132e:	431d      	orrs	r5, r3
 8001330:	4643      	mov	r3, r8
 8001332:	0552      	lsls	r2, r2, #21
 8001334:	025c      	lsls	r4, r3, #9
 8001336:	0b24      	lsrs	r4, r4, #12
 8001338:	0d53      	lsrs	r3, r2, #21
 800133a:	e708      	b.n	800114e <__aeabi_ddiv+0xae>
 800133c:	4652      	mov	r2, sl
 800133e:	4322      	orrs	r2, r4
 8001340:	d100      	bne.n	8001344 <__aeabi_ddiv+0x2a4>
 8001342:	e07b      	b.n	800143c <__aeabi_ddiv+0x39c>
 8001344:	2c00      	cmp	r4, #0
 8001346:	d100      	bne.n	800134a <__aeabi_ddiv+0x2aa>
 8001348:	e0fa      	b.n	8001540 <__aeabi_ddiv+0x4a0>
 800134a:	0020      	movs	r0, r4
 800134c:	f001 f9da 	bl	8002704 <__clzsi2>
 8001350:	0002      	movs	r2, r0
 8001352:	3a0b      	subs	r2, #11
 8001354:	231d      	movs	r3, #29
 8001356:	0001      	movs	r1, r0
 8001358:	1a9b      	subs	r3, r3, r2
 800135a:	4652      	mov	r2, sl
 800135c:	3908      	subs	r1, #8
 800135e:	40da      	lsrs	r2, r3
 8001360:	408c      	lsls	r4, r1
 8001362:	4314      	orrs	r4, r2
 8001364:	4652      	mov	r2, sl
 8001366:	408a      	lsls	r2, r1
 8001368:	4b31      	ldr	r3, [pc, #196]	; (8001430 <__aeabi_ddiv+0x390>)
 800136a:	4458      	add	r0, fp
 800136c:	469b      	mov	fp, r3
 800136e:	4483      	add	fp, r0
 8001370:	2000      	movs	r0, #0
 8001372:	e6d5      	b.n	8001120 <__aeabi_ddiv+0x80>
 8001374:	464b      	mov	r3, r9
 8001376:	4323      	orrs	r3, r4
 8001378:	4698      	mov	r8, r3
 800137a:	d044      	beq.n	8001406 <__aeabi_ddiv+0x366>
 800137c:	2c00      	cmp	r4, #0
 800137e:	d100      	bne.n	8001382 <__aeabi_ddiv+0x2e2>
 8001380:	e0ce      	b.n	8001520 <__aeabi_ddiv+0x480>
 8001382:	0020      	movs	r0, r4
 8001384:	f001 f9be 	bl	8002704 <__clzsi2>
 8001388:	0001      	movs	r1, r0
 800138a:	0002      	movs	r2, r0
 800138c:	390b      	subs	r1, #11
 800138e:	231d      	movs	r3, #29
 8001390:	1a5b      	subs	r3, r3, r1
 8001392:	4649      	mov	r1, r9
 8001394:	0010      	movs	r0, r2
 8001396:	40d9      	lsrs	r1, r3
 8001398:	3808      	subs	r0, #8
 800139a:	4084      	lsls	r4, r0
 800139c:	000b      	movs	r3, r1
 800139e:	464d      	mov	r5, r9
 80013a0:	4323      	orrs	r3, r4
 80013a2:	4698      	mov	r8, r3
 80013a4:	4085      	lsls	r5, r0
 80013a6:	4823      	ldr	r0, [pc, #140]	; (8001434 <__aeabi_ddiv+0x394>)
 80013a8:	1a83      	subs	r3, r0, r2
 80013aa:	469b      	mov	fp, r3
 80013ac:	2300      	movs	r3, #0
 80013ae:	4699      	mov	r9, r3
 80013b0:	9300      	str	r3, [sp, #0]
 80013b2:	e69a      	b.n	80010ea <__aeabi_ddiv+0x4a>
 80013b4:	464b      	mov	r3, r9
 80013b6:	4323      	orrs	r3, r4
 80013b8:	4698      	mov	r8, r3
 80013ba:	d11d      	bne.n	80013f8 <__aeabi_ddiv+0x358>
 80013bc:	2308      	movs	r3, #8
 80013be:	4699      	mov	r9, r3
 80013c0:	3b06      	subs	r3, #6
 80013c2:	2500      	movs	r5, #0
 80013c4:	4683      	mov	fp, r0
 80013c6:	9300      	str	r3, [sp, #0]
 80013c8:	e68f      	b.n	80010ea <__aeabi_ddiv+0x4a>
 80013ca:	4652      	mov	r2, sl
 80013cc:	4322      	orrs	r2, r4
 80013ce:	d109      	bne.n	80013e4 <__aeabi_ddiv+0x344>
 80013d0:	2302      	movs	r3, #2
 80013d2:	4649      	mov	r1, r9
 80013d4:	4319      	orrs	r1, r3
 80013d6:	4b18      	ldr	r3, [pc, #96]	; (8001438 <__aeabi_ddiv+0x398>)
 80013d8:	4689      	mov	r9, r1
 80013da:	469c      	mov	ip, r3
 80013dc:	2400      	movs	r4, #0
 80013de:	2002      	movs	r0, #2
 80013e0:	44e3      	add	fp, ip
 80013e2:	e69d      	b.n	8001120 <__aeabi_ddiv+0x80>
 80013e4:	2303      	movs	r3, #3
 80013e6:	464a      	mov	r2, r9
 80013e8:	431a      	orrs	r2, r3
 80013ea:	4b13      	ldr	r3, [pc, #76]	; (8001438 <__aeabi_ddiv+0x398>)
 80013ec:	4691      	mov	r9, r2
 80013ee:	469c      	mov	ip, r3
 80013f0:	4652      	mov	r2, sl
 80013f2:	2003      	movs	r0, #3
 80013f4:	44e3      	add	fp, ip
 80013f6:	e693      	b.n	8001120 <__aeabi_ddiv+0x80>
 80013f8:	230c      	movs	r3, #12
 80013fa:	4699      	mov	r9, r3
 80013fc:	3b09      	subs	r3, #9
 80013fe:	46a0      	mov	r8, r4
 8001400:	4683      	mov	fp, r0
 8001402:	9300      	str	r3, [sp, #0]
 8001404:	e671      	b.n	80010ea <__aeabi_ddiv+0x4a>
 8001406:	2304      	movs	r3, #4
 8001408:	4699      	mov	r9, r3
 800140a:	2300      	movs	r3, #0
 800140c:	469b      	mov	fp, r3
 800140e:	3301      	adds	r3, #1
 8001410:	2500      	movs	r5, #0
 8001412:	9300      	str	r3, [sp, #0]
 8001414:	e669      	b.n	80010ea <__aeabi_ddiv+0x4a>
 8001416:	46c0      	nop			; (mov r8, r8)
 8001418:	000007ff 	.word	0x000007ff
 800141c:	fffffc01 	.word	0xfffffc01
 8001420:	0800b010 	.word	0x0800b010
 8001424:	000003ff 	.word	0x000003ff
 8001428:	feffffff 	.word	0xfeffffff
 800142c:	000007fe 	.word	0x000007fe
 8001430:	000003f3 	.word	0x000003f3
 8001434:	fffffc0d 	.word	0xfffffc0d
 8001438:	fffff801 	.word	0xfffff801
 800143c:	4649      	mov	r1, r9
 800143e:	2301      	movs	r3, #1
 8001440:	4319      	orrs	r1, r3
 8001442:	4689      	mov	r9, r1
 8001444:	2400      	movs	r4, #0
 8001446:	2001      	movs	r0, #1
 8001448:	e66a      	b.n	8001120 <__aeabi_ddiv+0x80>
 800144a:	2300      	movs	r3, #0
 800144c:	2480      	movs	r4, #128	; 0x80
 800144e:	469a      	mov	sl, r3
 8001450:	2500      	movs	r5, #0
 8001452:	4b8a      	ldr	r3, [pc, #552]	; (800167c <__aeabi_ddiv+0x5dc>)
 8001454:	0324      	lsls	r4, r4, #12
 8001456:	e67a      	b.n	800114e <__aeabi_ddiv+0xae>
 8001458:	2501      	movs	r5, #1
 800145a:	426d      	negs	r5, r5
 800145c:	2301      	movs	r3, #1
 800145e:	1a9b      	subs	r3, r3, r2
 8001460:	2b38      	cmp	r3, #56	; 0x38
 8001462:	dd00      	ble.n	8001466 <__aeabi_ddiv+0x3c6>
 8001464:	e670      	b.n	8001148 <__aeabi_ddiv+0xa8>
 8001466:	2b1f      	cmp	r3, #31
 8001468:	dc00      	bgt.n	800146c <__aeabi_ddiv+0x3cc>
 800146a:	e0bf      	b.n	80015ec <__aeabi_ddiv+0x54c>
 800146c:	211f      	movs	r1, #31
 800146e:	4249      	negs	r1, r1
 8001470:	1a8a      	subs	r2, r1, r2
 8001472:	4641      	mov	r1, r8
 8001474:	40d1      	lsrs	r1, r2
 8001476:	000a      	movs	r2, r1
 8001478:	2b20      	cmp	r3, #32
 800147a:	d004      	beq.n	8001486 <__aeabi_ddiv+0x3e6>
 800147c:	4641      	mov	r1, r8
 800147e:	4b80      	ldr	r3, [pc, #512]	; (8001680 <__aeabi_ddiv+0x5e0>)
 8001480:	445b      	add	r3, fp
 8001482:	4099      	lsls	r1, r3
 8001484:	430d      	orrs	r5, r1
 8001486:	1e6b      	subs	r3, r5, #1
 8001488:	419d      	sbcs	r5, r3
 800148a:	2307      	movs	r3, #7
 800148c:	432a      	orrs	r2, r5
 800148e:	001d      	movs	r5, r3
 8001490:	2400      	movs	r4, #0
 8001492:	4015      	ands	r5, r2
 8001494:	4213      	tst	r3, r2
 8001496:	d100      	bne.n	800149a <__aeabi_ddiv+0x3fa>
 8001498:	e0d4      	b.n	8001644 <__aeabi_ddiv+0x5a4>
 800149a:	210f      	movs	r1, #15
 800149c:	2300      	movs	r3, #0
 800149e:	4011      	ands	r1, r2
 80014a0:	2904      	cmp	r1, #4
 80014a2:	d100      	bne.n	80014a6 <__aeabi_ddiv+0x406>
 80014a4:	e0cb      	b.n	800163e <__aeabi_ddiv+0x59e>
 80014a6:	1d11      	adds	r1, r2, #4
 80014a8:	4291      	cmp	r1, r2
 80014aa:	4192      	sbcs	r2, r2
 80014ac:	4252      	negs	r2, r2
 80014ae:	189b      	adds	r3, r3, r2
 80014b0:	000a      	movs	r2, r1
 80014b2:	0219      	lsls	r1, r3, #8
 80014b4:	d400      	bmi.n	80014b8 <__aeabi_ddiv+0x418>
 80014b6:	e0c2      	b.n	800163e <__aeabi_ddiv+0x59e>
 80014b8:	2301      	movs	r3, #1
 80014ba:	2400      	movs	r4, #0
 80014bc:	2500      	movs	r5, #0
 80014be:	e646      	b.n	800114e <__aeabi_ddiv+0xae>
 80014c0:	2380      	movs	r3, #128	; 0x80
 80014c2:	4641      	mov	r1, r8
 80014c4:	031b      	lsls	r3, r3, #12
 80014c6:	4219      	tst	r1, r3
 80014c8:	d008      	beq.n	80014dc <__aeabi_ddiv+0x43c>
 80014ca:	421c      	tst	r4, r3
 80014cc:	d106      	bne.n	80014dc <__aeabi_ddiv+0x43c>
 80014ce:	431c      	orrs	r4, r3
 80014d0:	0324      	lsls	r4, r4, #12
 80014d2:	46ba      	mov	sl, r7
 80014d4:	0015      	movs	r5, r2
 80014d6:	4b69      	ldr	r3, [pc, #420]	; (800167c <__aeabi_ddiv+0x5dc>)
 80014d8:	0b24      	lsrs	r4, r4, #12
 80014da:	e638      	b.n	800114e <__aeabi_ddiv+0xae>
 80014dc:	2480      	movs	r4, #128	; 0x80
 80014de:	4643      	mov	r3, r8
 80014e0:	0324      	lsls	r4, r4, #12
 80014e2:	431c      	orrs	r4, r3
 80014e4:	0324      	lsls	r4, r4, #12
 80014e6:	46b2      	mov	sl, r6
 80014e8:	4b64      	ldr	r3, [pc, #400]	; (800167c <__aeabi_ddiv+0x5dc>)
 80014ea:	0b24      	lsrs	r4, r4, #12
 80014ec:	e62f      	b.n	800114e <__aeabi_ddiv+0xae>
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d100      	bne.n	80014f4 <__aeabi_ddiv+0x454>
 80014f2:	e703      	b.n	80012fc <__aeabi_ddiv+0x25c>
 80014f4:	19a6      	adds	r6, r4, r6
 80014f6:	1e68      	subs	r0, r5, #1
 80014f8:	42a6      	cmp	r6, r4
 80014fa:	d200      	bcs.n	80014fe <__aeabi_ddiv+0x45e>
 80014fc:	e08d      	b.n	800161a <__aeabi_ddiv+0x57a>
 80014fe:	428e      	cmp	r6, r1
 8001500:	d200      	bcs.n	8001504 <__aeabi_ddiv+0x464>
 8001502:	e0a3      	b.n	800164c <__aeabi_ddiv+0x5ac>
 8001504:	d100      	bne.n	8001508 <__aeabi_ddiv+0x468>
 8001506:	e0b3      	b.n	8001670 <__aeabi_ddiv+0x5d0>
 8001508:	0005      	movs	r5, r0
 800150a:	e6f5      	b.n	80012f8 <__aeabi_ddiv+0x258>
 800150c:	42aa      	cmp	r2, r5
 800150e:	d900      	bls.n	8001512 <__aeabi_ddiv+0x472>
 8001510:	e639      	b.n	8001186 <__aeabi_ddiv+0xe6>
 8001512:	4643      	mov	r3, r8
 8001514:	07de      	lsls	r6, r3, #31
 8001516:	0858      	lsrs	r0, r3, #1
 8001518:	086b      	lsrs	r3, r5, #1
 800151a:	431e      	orrs	r6, r3
 800151c:	07ed      	lsls	r5, r5, #31
 800151e:	e639      	b.n	8001194 <__aeabi_ddiv+0xf4>
 8001520:	4648      	mov	r0, r9
 8001522:	f001 f8ef 	bl	8002704 <__clzsi2>
 8001526:	0001      	movs	r1, r0
 8001528:	0002      	movs	r2, r0
 800152a:	3115      	adds	r1, #21
 800152c:	3220      	adds	r2, #32
 800152e:	291c      	cmp	r1, #28
 8001530:	dc00      	bgt.n	8001534 <__aeabi_ddiv+0x494>
 8001532:	e72c      	b.n	800138e <__aeabi_ddiv+0x2ee>
 8001534:	464b      	mov	r3, r9
 8001536:	3808      	subs	r0, #8
 8001538:	4083      	lsls	r3, r0
 800153a:	2500      	movs	r5, #0
 800153c:	4698      	mov	r8, r3
 800153e:	e732      	b.n	80013a6 <__aeabi_ddiv+0x306>
 8001540:	f001 f8e0 	bl	8002704 <__clzsi2>
 8001544:	0003      	movs	r3, r0
 8001546:	001a      	movs	r2, r3
 8001548:	3215      	adds	r2, #21
 800154a:	3020      	adds	r0, #32
 800154c:	2a1c      	cmp	r2, #28
 800154e:	dc00      	bgt.n	8001552 <__aeabi_ddiv+0x4b2>
 8001550:	e700      	b.n	8001354 <__aeabi_ddiv+0x2b4>
 8001552:	4654      	mov	r4, sl
 8001554:	3b08      	subs	r3, #8
 8001556:	2200      	movs	r2, #0
 8001558:	409c      	lsls	r4, r3
 800155a:	e705      	b.n	8001368 <__aeabi_ddiv+0x2c8>
 800155c:	1936      	adds	r6, r6, r4
 800155e:	3b01      	subs	r3, #1
 8001560:	42b4      	cmp	r4, r6
 8001562:	d900      	bls.n	8001566 <__aeabi_ddiv+0x4c6>
 8001564:	e6a6      	b.n	80012b4 <__aeabi_ddiv+0x214>
 8001566:	42b2      	cmp	r2, r6
 8001568:	d800      	bhi.n	800156c <__aeabi_ddiv+0x4cc>
 800156a:	e6a3      	b.n	80012b4 <__aeabi_ddiv+0x214>
 800156c:	1e83      	subs	r3, r0, #2
 800156e:	1936      	adds	r6, r6, r4
 8001570:	e6a0      	b.n	80012b4 <__aeabi_ddiv+0x214>
 8001572:	1909      	adds	r1, r1, r4
 8001574:	3d01      	subs	r5, #1
 8001576:	428c      	cmp	r4, r1
 8001578:	d900      	bls.n	800157c <__aeabi_ddiv+0x4dc>
 800157a:	e68d      	b.n	8001298 <__aeabi_ddiv+0x1f8>
 800157c:	428a      	cmp	r2, r1
 800157e:	d800      	bhi.n	8001582 <__aeabi_ddiv+0x4e2>
 8001580:	e68a      	b.n	8001298 <__aeabi_ddiv+0x1f8>
 8001582:	1e85      	subs	r5, r0, #2
 8001584:	1909      	adds	r1, r1, r4
 8001586:	e687      	b.n	8001298 <__aeabi_ddiv+0x1f8>
 8001588:	230f      	movs	r3, #15
 800158a:	402b      	ands	r3, r5
 800158c:	2b04      	cmp	r3, #4
 800158e:	d100      	bne.n	8001592 <__aeabi_ddiv+0x4f2>
 8001590:	e6bc      	b.n	800130c <__aeabi_ddiv+0x26c>
 8001592:	2305      	movs	r3, #5
 8001594:	425b      	negs	r3, r3
 8001596:	42ab      	cmp	r3, r5
 8001598:	419b      	sbcs	r3, r3
 800159a:	3504      	adds	r5, #4
 800159c:	425b      	negs	r3, r3
 800159e:	08ed      	lsrs	r5, r5, #3
 80015a0:	4498      	add	r8, r3
 80015a2:	e6b4      	b.n	800130e <__aeabi_ddiv+0x26e>
 80015a4:	42af      	cmp	r7, r5
 80015a6:	d900      	bls.n	80015aa <__aeabi_ddiv+0x50a>
 80015a8:	e660      	b.n	800126c <__aeabi_ddiv+0x1cc>
 80015aa:	4282      	cmp	r2, r0
 80015ac:	d804      	bhi.n	80015b8 <__aeabi_ddiv+0x518>
 80015ae:	d000      	beq.n	80015b2 <__aeabi_ddiv+0x512>
 80015b0:	e65c      	b.n	800126c <__aeabi_ddiv+0x1cc>
 80015b2:	42ae      	cmp	r6, r5
 80015b4:	d800      	bhi.n	80015b8 <__aeabi_ddiv+0x518>
 80015b6:	e659      	b.n	800126c <__aeabi_ddiv+0x1cc>
 80015b8:	2302      	movs	r3, #2
 80015ba:	425b      	negs	r3, r3
 80015bc:	469c      	mov	ip, r3
 80015be:	9b00      	ldr	r3, [sp, #0]
 80015c0:	44e0      	add	r8, ip
 80015c2:	469c      	mov	ip, r3
 80015c4:	4465      	add	r5, ip
 80015c6:	429d      	cmp	r5, r3
 80015c8:	419b      	sbcs	r3, r3
 80015ca:	425b      	negs	r3, r3
 80015cc:	191b      	adds	r3, r3, r4
 80015ce:	18c0      	adds	r0, r0, r3
 80015d0:	e64d      	b.n	800126e <__aeabi_ddiv+0x1ce>
 80015d2:	428a      	cmp	r2, r1
 80015d4:	d800      	bhi.n	80015d8 <__aeabi_ddiv+0x538>
 80015d6:	e60e      	b.n	80011f6 <__aeabi_ddiv+0x156>
 80015d8:	1e83      	subs	r3, r0, #2
 80015da:	1909      	adds	r1, r1, r4
 80015dc:	e60b      	b.n	80011f6 <__aeabi_ddiv+0x156>
 80015de:	428a      	cmp	r2, r1
 80015e0:	d800      	bhi.n	80015e4 <__aeabi_ddiv+0x544>
 80015e2:	e5f4      	b.n	80011ce <__aeabi_ddiv+0x12e>
 80015e4:	1e83      	subs	r3, r0, #2
 80015e6:	4698      	mov	r8, r3
 80015e8:	1909      	adds	r1, r1, r4
 80015ea:	e5f0      	b.n	80011ce <__aeabi_ddiv+0x12e>
 80015ec:	4925      	ldr	r1, [pc, #148]	; (8001684 <__aeabi_ddiv+0x5e4>)
 80015ee:	0028      	movs	r0, r5
 80015f0:	4459      	add	r1, fp
 80015f2:	408d      	lsls	r5, r1
 80015f4:	4642      	mov	r2, r8
 80015f6:	408a      	lsls	r2, r1
 80015f8:	1e69      	subs	r1, r5, #1
 80015fa:	418d      	sbcs	r5, r1
 80015fc:	4641      	mov	r1, r8
 80015fe:	40d8      	lsrs	r0, r3
 8001600:	40d9      	lsrs	r1, r3
 8001602:	4302      	orrs	r2, r0
 8001604:	432a      	orrs	r2, r5
 8001606:	000b      	movs	r3, r1
 8001608:	0751      	lsls	r1, r2, #29
 800160a:	d100      	bne.n	800160e <__aeabi_ddiv+0x56e>
 800160c:	e751      	b.n	80014b2 <__aeabi_ddiv+0x412>
 800160e:	210f      	movs	r1, #15
 8001610:	4011      	ands	r1, r2
 8001612:	2904      	cmp	r1, #4
 8001614:	d000      	beq.n	8001618 <__aeabi_ddiv+0x578>
 8001616:	e746      	b.n	80014a6 <__aeabi_ddiv+0x406>
 8001618:	e74b      	b.n	80014b2 <__aeabi_ddiv+0x412>
 800161a:	0005      	movs	r5, r0
 800161c:	428e      	cmp	r6, r1
 800161e:	d000      	beq.n	8001622 <__aeabi_ddiv+0x582>
 8001620:	e66a      	b.n	80012f8 <__aeabi_ddiv+0x258>
 8001622:	9a00      	ldr	r2, [sp, #0]
 8001624:	4293      	cmp	r3, r2
 8001626:	d000      	beq.n	800162a <__aeabi_ddiv+0x58a>
 8001628:	e666      	b.n	80012f8 <__aeabi_ddiv+0x258>
 800162a:	e667      	b.n	80012fc <__aeabi_ddiv+0x25c>
 800162c:	4a16      	ldr	r2, [pc, #88]	; (8001688 <__aeabi_ddiv+0x5e8>)
 800162e:	445a      	add	r2, fp
 8001630:	2a00      	cmp	r2, #0
 8001632:	dc00      	bgt.n	8001636 <__aeabi_ddiv+0x596>
 8001634:	e710      	b.n	8001458 <__aeabi_ddiv+0x3b8>
 8001636:	2301      	movs	r3, #1
 8001638:	2500      	movs	r5, #0
 800163a:	4498      	add	r8, r3
 800163c:	e667      	b.n	800130e <__aeabi_ddiv+0x26e>
 800163e:	075d      	lsls	r5, r3, #29
 8001640:	025b      	lsls	r3, r3, #9
 8001642:	0b1c      	lsrs	r4, r3, #12
 8001644:	08d2      	lsrs	r2, r2, #3
 8001646:	2300      	movs	r3, #0
 8001648:	4315      	orrs	r5, r2
 800164a:	e580      	b.n	800114e <__aeabi_ddiv+0xae>
 800164c:	9800      	ldr	r0, [sp, #0]
 800164e:	3d02      	subs	r5, #2
 8001650:	0042      	lsls	r2, r0, #1
 8001652:	4282      	cmp	r2, r0
 8001654:	41bf      	sbcs	r7, r7
 8001656:	427f      	negs	r7, r7
 8001658:	193c      	adds	r4, r7, r4
 800165a:	1936      	adds	r6, r6, r4
 800165c:	9200      	str	r2, [sp, #0]
 800165e:	e7dd      	b.n	800161c <__aeabi_ddiv+0x57c>
 8001660:	2480      	movs	r4, #128	; 0x80
 8001662:	4643      	mov	r3, r8
 8001664:	0324      	lsls	r4, r4, #12
 8001666:	431c      	orrs	r4, r3
 8001668:	0324      	lsls	r4, r4, #12
 800166a:	4b04      	ldr	r3, [pc, #16]	; (800167c <__aeabi_ddiv+0x5dc>)
 800166c:	0b24      	lsrs	r4, r4, #12
 800166e:	e56e      	b.n	800114e <__aeabi_ddiv+0xae>
 8001670:	9a00      	ldr	r2, [sp, #0]
 8001672:	429a      	cmp	r2, r3
 8001674:	d3ea      	bcc.n	800164c <__aeabi_ddiv+0x5ac>
 8001676:	0005      	movs	r5, r0
 8001678:	e7d3      	b.n	8001622 <__aeabi_ddiv+0x582>
 800167a:	46c0      	nop			; (mov r8, r8)
 800167c:	000007ff 	.word	0x000007ff
 8001680:	0000043e 	.word	0x0000043e
 8001684:	0000041e 	.word	0x0000041e
 8001688:	000003ff 	.word	0x000003ff

0800168c <__eqdf2>:
 800168c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800168e:	464e      	mov	r6, r9
 8001690:	4645      	mov	r5, r8
 8001692:	46de      	mov	lr, fp
 8001694:	4657      	mov	r7, sl
 8001696:	4690      	mov	r8, r2
 8001698:	b5e0      	push	{r5, r6, r7, lr}
 800169a:	0017      	movs	r7, r2
 800169c:	031a      	lsls	r2, r3, #12
 800169e:	0b12      	lsrs	r2, r2, #12
 80016a0:	0005      	movs	r5, r0
 80016a2:	4684      	mov	ip, r0
 80016a4:	4819      	ldr	r0, [pc, #100]	; (800170c <__eqdf2+0x80>)
 80016a6:	030e      	lsls	r6, r1, #12
 80016a8:	004c      	lsls	r4, r1, #1
 80016aa:	4691      	mov	r9, r2
 80016ac:	005a      	lsls	r2, r3, #1
 80016ae:	0fdb      	lsrs	r3, r3, #31
 80016b0:	469b      	mov	fp, r3
 80016b2:	0b36      	lsrs	r6, r6, #12
 80016b4:	0d64      	lsrs	r4, r4, #21
 80016b6:	0fc9      	lsrs	r1, r1, #31
 80016b8:	0d52      	lsrs	r2, r2, #21
 80016ba:	4284      	cmp	r4, r0
 80016bc:	d019      	beq.n	80016f2 <__eqdf2+0x66>
 80016be:	4282      	cmp	r2, r0
 80016c0:	d010      	beq.n	80016e4 <__eqdf2+0x58>
 80016c2:	2001      	movs	r0, #1
 80016c4:	4294      	cmp	r4, r2
 80016c6:	d10e      	bne.n	80016e6 <__eqdf2+0x5a>
 80016c8:	454e      	cmp	r6, r9
 80016ca:	d10c      	bne.n	80016e6 <__eqdf2+0x5a>
 80016cc:	2001      	movs	r0, #1
 80016ce:	45c4      	cmp	ip, r8
 80016d0:	d109      	bne.n	80016e6 <__eqdf2+0x5a>
 80016d2:	4559      	cmp	r1, fp
 80016d4:	d017      	beq.n	8001706 <__eqdf2+0x7a>
 80016d6:	2c00      	cmp	r4, #0
 80016d8:	d105      	bne.n	80016e6 <__eqdf2+0x5a>
 80016da:	0030      	movs	r0, r6
 80016dc:	4328      	orrs	r0, r5
 80016de:	1e43      	subs	r3, r0, #1
 80016e0:	4198      	sbcs	r0, r3
 80016e2:	e000      	b.n	80016e6 <__eqdf2+0x5a>
 80016e4:	2001      	movs	r0, #1
 80016e6:	bcf0      	pop	{r4, r5, r6, r7}
 80016e8:	46bb      	mov	fp, r7
 80016ea:	46b2      	mov	sl, r6
 80016ec:	46a9      	mov	r9, r5
 80016ee:	46a0      	mov	r8, r4
 80016f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016f2:	0033      	movs	r3, r6
 80016f4:	2001      	movs	r0, #1
 80016f6:	432b      	orrs	r3, r5
 80016f8:	d1f5      	bne.n	80016e6 <__eqdf2+0x5a>
 80016fa:	42a2      	cmp	r2, r4
 80016fc:	d1f3      	bne.n	80016e6 <__eqdf2+0x5a>
 80016fe:	464b      	mov	r3, r9
 8001700:	433b      	orrs	r3, r7
 8001702:	d1f0      	bne.n	80016e6 <__eqdf2+0x5a>
 8001704:	e7e2      	b.n	80016cc <__eqdf2+0x40>
 8001706:	2000      	movs	r0, #0
 8001708:	e7ed      	b.n	80016e6 <__eqdf2+0x5a>
 800170a:	46c0      	nop			; (mov r8, r8)
 800170c:	000007ff 	.word	0x000007ff

08001710 <__gedf2>:
 8001710:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001712:	4647      	mov	r7, r8
 8001714:	46ce      	mov	lr, r9
 8001716:	0004      	movs	r4, r0
 8001718:	0018      	movs	r0, r3
 800171a:	0016      	movs	r6, r2
 800171c:	031b      	lsls	r3, r3, #12
 800171e:	0b1b      	lsrs	r3, r3, #12
 8001720:	4d2d      	ldr	r5, [pc, #180]	; (80017d8 <__gedf2+0xc8>)
 8001722:	004a      	lsls	r2, r1, #1
 8001724:	4699      	mov	r9, r3
 8001726:	b580      	push	{r7, lr}
 8001728:	0043      	lsls	r3, r0, #1
 800172a:	030f      	lsls	r7, r1, #12
 800172c:	46a4      	mov	ip, r4
 800172e:	46b0      	mov	r8, r6
 8001730:	0b3f      	lsrs	r7, r7, #12
 8001732:	0d52      	lsrs	r2, r2, #21
 8001734:	0fc9      	lsrs	r1, r1, #31
 8001736:	0d5b      	lsrs	r3, r3, #21
 8001738:	0fc0      	lsrs	r0, r0, #31
 800173a:	42aa      	cmp	r2, r5
 800173c:	d021      	beq.n	8001782 <__gedf2+0x72>
 800173e:	42ab      	cmp	r3, r5
 8001740:	d013      	beq.n	800176a <__gedf2+0x5a>
 8001742:	2a00      	cmp	r2, #0
 8001744:	d122      	bne.n	800178c <__gedf2+0x7c>
 8001746:	433c      	orrs	r4, r7
 8001748:	2b00      	cmp	r3, #0
 800174a:	d102      	bne.n	8001752 <__gedf2+0x42>
 800174c:	464d      	mov	r5, r9
 800174e:	432e      	orrs	r6, r5
 8001750:	d022      	beq.n	8001798 <__gedf2+0x88>
 8001752:	2c00      	cmp	r4, #0
 8001754:	d010      	beq.n	8001778 <__gedf2+0x68>
 8001756:	4281      	cmp	r1, r0
 8001758:	d022      	beq.n	80017a0 <__gedf2+0x90>
 800175a:	2002      	movs	r0, #2
 800175c:	3901      	subs	r1, #1
 800175e:	4008      	ands	r0, r1
 8001760:	3801      	subs	r0, #1
 8001762:	bcc0      	pop	{r6, r7}
 8001764:	46b9      	mov	r9, r7
 8001766:	46b0      	mov	r8, r6
 8001768:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800176a:	464d      	mov	r5, r9
 800176c:	432e      	orrs	r6, r5
 800176e:	d129      	bne.n	80017c4 <__gedf2+0xb4>
 8001770:	2a00      	cmp	r2, #0
 8001772:	d1f0      	bne.n	8001756 <__gedf2+0x46>
 8001774:	433c      	orrs	r4, r7
 8001776:	d1ee      	bne.n	8001756 <__gedf2+0x46>
 8001778:	2800      	cmp	r0, #0
 800177a:	d1f2      	bne.n	8001762 <__gedf2+0x52>
 800177c:	2001      	movs	r0, #1
 800177e:	4240      	negs	r0, r0
 8001780:	e7ef      	b.n	8001762 <__gedf2+0x52>
 8001782:	003d      	movs	r5, r7
 8001784:	4325      	orrs	r5, r4
 8001786:	d11d      	bne.n	80017c4 <__gedf2+0xb4>
 8001788:	4293      	cmp	r3, r2
 800178a:	d0ee      	beq.n	800176a <__gedf2+0x5a>
 800178c:	2b00      	cmp	r3, #0
 800178e:	d1e2      	bne.n	8001756 <__gedf2+0x46>
 8001790:	464c      	mov	r4, r9
 8001792:	4326      	orrs	r6, r4
 8001794:	d1df      	bne.n	8001756 <__gedf2+0x46>
 8001796:	e7e0      	b.n	800175a <__gedf2+0x4a>
 8001798:	2000      	movs	r0, #0
 800179a:	2c00      	cmp	r4, #0
 800179c:	d0e1      	beq.n	8001762 <__gedf2+0x52>
 800179e:	e7dc      	b.n	800175a <__gedf2+0x4a>
 80017a0:	429a      	cmp	r2, r3
 80017a2:	dc0a      	bgt.n	80017ba <__gedf2+0xaa>
 80017a4:	dbe8      	blt.n	8001778 <__gedf2+0x68>
 80017a6:	454f      	cmp	r7, r9
 80017a8:	d8d7      	bhi.n	800175a <__gedf2+0x4a>
 80017aa:	d00e      	beq.n	80017ca <__gedf2+0xba>
 80017ac:	2000      	movs	r0, #0
 80017ae:	454f      	cmp	r7, r9
 80017b0:	d2d7      	bcs.n	8001762 <__gedf2+0x52>
 80017b2:	2900      	cmp	r1, #0
 80017b4:	d0e2      	beq.n	800177c <__gedf2+0x6c>
 80017b6:	0008      	movs	r0, r1
 80017b8:	e7d3      	b.n	8001762 <__gedf2+0x52>
 80017ba:	4243      	negs	r3, r0
 80017bc:	4158      	adcs	r0, r3
 80017be:	0040      	lsls	r0, r0, #1
 80017c0:	3801      	subs	r0, #1
 80017c2:	e7ce      	b.n	8001762 <__gedf2+0x52>
 80017c4:	2002      	movs	r0, #2
 80017c6:	4240      	negs	r0, r0
 80017c8:	e7cb      	b.n	8001762 <__gedf2+0x52>
 80017ca:	45c4      	cmp	ip, r8
 80017cc:	d8c5      	bhi.n	800175a <__gedf2+0x4a>
 80017ce:	2000      	movs	r0, #0
 80017d0:	45c4      	cmp	ip, r8
 80017d2:	d2c6      	bcs.n	8001762 <__gedf2+0x52>
 80017d4:	e7ed      	b.n	80017b2 <__gedf2+0xa2>
 80017d6:	46c0      	nop			; (mov r8, r8)
 80017d8:	000007ff 	.word	0x000007ff

080017dc <__ledf2>:
 80017dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017de:	4647      	mov	r7, r8
 80017e0:	46ce      	mov	lr, r9
 80017e2:	0004      	movs	r4, r0
 80017e4:	0018      	movs	r0, r3
 80017e6:	0016      	movs	r6, r2
 80017e8:	031b      	lsls	r3, r3, #12
 80017ea:	0b1b      	lsrs	r3, r3, #12
 80017ec:	4d2c      	ldr	r5, [pc, #176]	; (80018a0 <__ledf2+0xc4>)
 80017ee:	004a      	lsls	r2, r1, #1
 80017f0:	4699      	mov	r9, r3
 80017f2:	b580      	push	{r7, lr}
 80017f4:	0043      	lsls	r3, r0, #1
 80017f6:	030f      	lsls	r7, r1, #12
 80017f8:	46a4      	mov	ip, r4
 80017fa:	46b0      	mov	r8, r6
 80017fc:	0b3f      	lsrs	r7, r7, #12
 80017fe:	0d52      	lsrs	r2, r2, #21
 8001800:	0fc9      	lsrs	r1, r1, #31
 8001802:	0d5b      	lsrs	r3, r3, #21
 8001804:	0fc0      	lsrs	r0, r0, #31
 8001806:	42aa      	cmp	r2, r5
 8001808:	d00d      	beq.n	8001826 <__ledf2+0x4a>
 800180a:	42ab      	cmp	r3, r5
 800180c:	d010      	beq.n	8001830 <__ledf2+0x54>
 800180e:	2a00      	cmp	r2, #0
 8001810:	d127      	bne.n	8001862 <__ledf2+0x86>
 8001812:	433c      	orrs	r4, r7
 8001814:	2b00      	cmp	r3, #0
 8001816:	d111      	bne.n	800183c <__ledf2+0x60>
 8001818:	464d      	mov	r5, r9
 800181a:	432e      	orrs	r6, r5
 800181c:	d10e      	bne.n	800183c <__ledf2+0x60>
 800181e:	2000      	movs	r0, #0
 8001820:	2c00      	cmp	r4, #0
 8001822:	d015      	beq.n	8001850 <__ledf2+0x74>
 8001824:	e00e      	b.n	8001844 <__ledf2+0x68>
 8001826:	003d      	movs	r5, r7
 8001828:	4325      	orrs	r5, r4
 800182a:	d110      	bne.n	800184e <__ledf2+0x72>
 800182c:	4293      	cmp	r3, r2
 800182e:	d118      	bne.n	8001862 <__ledf2+0x86>
 8001830:	464d      	mov	r5, r9
 8001832:	432e      	orrs	r6, r5
 8001834:	d10b      	bne.n	800184e <__ledf2+0x72>
 8001836:	2a00      	cmp	r2, #0
 8001838:	d102      	bne.n	8001840 <__ledf2+0x64>
 800183a:	433c      	orrs	r4, r7
 800183c:	2c00      	cmp	r4, #0
 800183e:	d00b      	beq.n	8001858 <__ledf2+0x7c>
 8001840:	4281      	cmp	r1, r0
 8001842:	d014      	beq.n	800186e <__ledf2+0x92>
 8001844:	2002      	movs	r0, #2
 8001846:	3901      	subs	r1, #1
 8001848:	4008      	ands	r0, r1
 800184a:	3801      	subs	r0, #1
 800184c:	e000      	b.n	8001850 <__ledf2+0x74>
 800184e:	2002      	movs	r0, #2
 8001850:	bcc0      	pop	{r6, r7}
 8001852:	46b9      	mov	r9, r7
 8001854:	46b0      	mov	r8, r6
 8001856:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001858:	2800      	cmp	r0, #0
 800185a:	d1f9      	bne.n	8001850 <__ledf2+0x74>
 800185c:	2001      	movs	r0, #1
 800185e:	4240      	negs	r0, r0
 8001860:	e7f6      	b.n	8001850 <__ledf2+0x74>
 8001862:	2b00      	cmp	r3, #0
 8001864:	d1ec      	bne.n	8001840 <__ledf2+0x64>
 8001866:	464c      	mov	r4, r9
 8001868:	4326      	orrs	r6, r4
 800186a:	d1e9      	bne.n	8001840 <__ledf2+0x64>
 800186c:	e7ea      	b.n	8001844 <__ledf2+0x68>
 800186e:	429a      	cmp	r2, r3
 8001870:	dd04      	ble.n	800187c <__ledf2+0xa0>
 8001872:	4243      	negs	r3, r0
 8001874:	4158      	adcs	r0, r3
 8001876:	0040      	lsls	r0, r0, #1
 8001878:	3801      	subs	r0, #1
 800187a:	e7e9      	b.n	8001850 <__ledf2+0x74>
 800187c:	429a      	cmp	r2, r3
 800187e:	dbeb      	blt.n	8001858 <__ledf2+0x7c>
 8001880:	454f      	cmp	r7, r9
 8001882:	d8df      	bhi.n	8001844 <__ledf2+0x68>
 8001884:	d006      	beq.n	8001894 <__ledf2+0xb8>
 8001886:	2000      	movs	r0, #0
 8001888:	454f      	cmp	r7, r9
 800188a:	d2e1      	bcs.n	8001850 <__ledf2+0x74>
 800188c:	2900      	cmp	r1, #0
 800188e:	d0e5      	beq.n	800185c <__ledf2+0x80>
 8001890:	0008      	movs	r0, r1
 8001892:	e7dd      	b.n	8001850 <__ledf2+0x74>
 8001894:	45c4      	cmp	ip, r8
 8001896:	d8d5      	bhi.n	8001844 <__ledf2+0x68>
 8001898:	2000      	movs	r0, #0
 800189a:	45c4      	cmp	ip, r8
 800189c:	d2d8      	bcs.n	8001850 <__ledf2+0x74>
 800189e:	e7f5      	b.n	800188c <__ledf2+0xb0>
 80018a0:	000007ff 	.word	0x000007ff

080018a4 <__aeabi_dmul>:
 80018a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018a6:	4657      	mov	r7, sl
 80018a8:	464e      	mov	r6, r9
 80018aa:	4645      	mov	r5, r8
 80018ac:	46de      	mov	lr, fp
 80018ae:	b5e0      	push	{r5, r6, r7, lr}
 80018b0:	4698      	mov	r8, r3
 80018b2:	030c      	lsls	r4, r1, #12
 80018b4:	004b      	lsls	r3, r1, #1
 80018b6:	0006      	movs	r6, r0
 80018b8:	4692      	mov	sl, r2
 80018ba:	b087      	sub	sp, #28
 80018bc:	0b24      	lsrs	r4, r4, #12
 80018be:	0d5b      	lsrs	r3, r3, #21
 80018c0:	0fcf      	lsrs	r7, r1, #31
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d100      	bne.n	80018c8 <__aeabi_dmul+0x24>
 80018c6:	e15c      	b.n	8001b82 <__aeabi_dmul+0x2de>
 80018c8:	4ad9      	ldr	r2, [pc, #868]	; (8001c30 <__aeabi_dmul+0x38c>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d100      	bne.n	80018d0 <__aeabi_dmul+0x2c>
 80018ce:	e175      	b.n	8001bbc <__aeabi_dmul+0x318>
 80018d0:	0f42      	lsrs	r2, r0, #29
 80018d2:	00e4      	lsls	r4, r4, #3
 80018d4:	4314      	orrs	r4, r2
 80018d6:	2280      	movs	r2, #128	; 0x80
 80018d8:	0412      	lsls	r2, r2, #16
 80018da:	4314      	orrs	r4, r2
 80018dc:	4ad5      	ldr	r2, [pc, #852]	; (8001c34 <__aeabi_dmul+0x390>)
 80018de:	00c5      	lsls	r5, r0, #3
 80018e0:	4694      	mov	ip, r2
 80018e2:	4463      	add	r3, ip
 80018e4:	9300      	str	r3, [sp, #0]
 80018e6:	2300      	movs	r3, #0
 80018e8:	4699      	mov	r9, r3
 80018ea:	469b      	mov	fp, r3
 80018ec:	4643      	mov	r3, r8
 80018ee:	4642      	mov	r2, r8
 80018f0:	031e      	lsls	r6, r3, #12
 80018f2:	0fd2      	lsrs	r2, r2, #31
 80018f4:	005b      	lsls	r3, r3, #1
 80018f6:	4650      	mov	r0, sl
 80018f8:	4690      	mov	r8, r2
 80018fa:	0b36      	lsrs	r6, r6, #12
 80018fc:	0d5b      	lsrs	r3, r3, #21
 80018fe:	d100      	bne.n	8001902 <__aeabi_dmul+0x5e>
 8001900:	e120      	b.n	8001b44 <__aeabi_dmul+0x2a0>
 8001902:	4acb      	ldr	r2, [pc, #812]	; (8001c30 <__aeabi_dmul+0x38c>)
 8001904:	4293      	cmp	r3, r2
 8001906:	d100      	bne.n	800190a <__aeabi_dmul+0x66>
 8001908:	e162      	b.n	8001bd0 <__aeabi_dmul+0x32c>
 800190a:	49ca      	ldr	r1, [pc, #808]	; (8001c34 <__aeabi_dmul+0x390>)
 800190c:	0f42      	lsrs	r2, r0, #29
 800190e:	468c      	mov	ip, r1
 8001910:	9900      	ldr	r1, [sp, #0]
 8001912:	4463      	add	r3, ip
 8001914:	00f6      	lsls	r6, r6, #3
 8001916:	468c      	mov	ip, r1
 8001918:	4316      	orrs	r6, r2
 800191a:	2280      	movs	r2, #128	; 0x80
 800191c:	449c      	add	ip, r3
 800191e:	0412      	lsls	r2, r2, #16
 8001920:	4663      	mov	r3, ip
 8001922:	4316      	orrs	r6, r2
 8001924:	00c2      	lsls	r2, r0, #3
 8001926:	2000      	movs	r0, #0
 8001928:	9300      	str	r3, [sp, #0]
 800192a:	9900      	ldr	r1, [sp, #0]
 800192c:	4643      	mov	r3, r8
 800192e:	3101      	adds	r1, #1
 8001930:	468c      	mov	ip, r1
 8001932:	4649      	mov	r1, r9
 8001934:	407b      	eors	r3, r7
 8001936:	9301      	str	r3, [sp, #4]
 8001938:	290f      	cmp	r1, #15
 800193a:	d826      	bhi.n	800198a <__aeabi_dmul+0xe6>
 800193c:	4bbe      	ldr	r3, [pc, #760]	; (8001c38 <__aeabi_dmul+0x394>)
 800193e:	0089      	lsls	r1, r1, #2
 8001940:	5859      	ldr	r1, [r3, r1]
 8001942:	468f      	mov	pc, r1
 8001944:	4643      	mov	r3, r8
 8001946:	9301      	str	r3, [sp, #4]
 8001948:	0034      	movs	r4, r6
 800194a:	0015      	movs	r5, r2
 800194c:	4683      	mov	fp, r0
 800194e:	465b      	mov	r3, fp
 8001950:	2b02      	cmp	r3, #2
 8001952:	d016      	beq.n	8001982 <__aeabi_dmul+0xde>
 8001954:	2b03      	cmp	r3, #3
 8001956:	d100      	bne.n	800195a <__aeabi_dmul+0xb6>
 8001958:	e203      	b.n	8001d62 <__aeabi_dmul+0x4be>
 800195a:	2b01      	cmp	r3, #1
 800195c:	d000      	beq.n	8001960 <__aeabi_dmul+0xbc>
 800195e:	e0cd      	b.n	8001afc <__aeabi_dmul+0x258>
 8001960:	2200      	movs	r2, #0
 8001962:	2400      	movs	r4, #0
 8001964:	2500      	movs	r5, #0
 8001966:	9b01      	ldr	r3, [sp, #4]
 8001968:	0512      	lsls	r2, r2, #20
 800196a:	4322      	orrs	r2, r4
 800196c:	07db      	lsls	r3, r3, #31
 800196e:	431a      	orrs	r2, r3
 8001970:	0028      	movs	r0, r5
 8001972:	0011      	movs	r1, r2
 8001974:	b007      	add	sp, #28
 8001976:	bcf0      	pop	{r4, r5, r6, r7}
 8001978:	46bb      	mov	fp, r7
 800197a:	46b2      	mov	sl, r6
 800197c:	46a9      	mov	r9, r5
 800197e:	46a0      	mov	r8, r4
 8001980:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001982:	2400      	movs	r4, #0
 8001984:	2500      	movs	r5, #0
 8001986:	4aaa      	ldr	r2, [pc, #680]	; (8001c30 <__aeabi_dmul+0x38c>)
 8001988:	e7ed      	b.n	8001966 <__aeabi_dmul+0xc2>
 800198a:	0c28      	lsrs	r0, r5, #16
 800198c:	042d      	lsls	r5, r5, #16
 800198e:	0c2d      	lsrs	r5, r5, #16
 8001990:	002b      	movs	r3, r5
 8001992:	0c11      	lsrs	r1, r2, #16
 8001994:	0412      	lsls	r2, r2, #16
 8001996:	0c12      	lsrs	r2, r2, #16
 8001998:	4353      	muls	r3, r2
 800199a:	4698      	mov	r8, r3
 800199c:	0013      	movs	r3, r2
 800199e:	002f      	movs	r7, r5
 80019a0:	4343      	muls	r3, r0
 80019a2:	4699      	mov	r9, r3
 80019a4:	434f      	muls	r7, r1
 80019a6:	444f      	add	r7, r9
 80019a8:	46bb      	mov	fp, r7
 80019aa:	4647      	mov	r7, r8
 80019ac:	000b      	movs	r3, r1
 80019ae:	0c3f      	lsrs	r7, r7, #16
 80019b0:	46ba      	mov	sl, r7
 80019b2:	4343      	muls	r3, r0
 80019b4:	44da      	add	sl, fp
 80019b6:	9302      	str	r3, [sp, #8]
 80019b8:	45d1      	cmp	r9, sl
 80019ba:	d904      	bls.n	80019c6 <__aeabi_dmul+0x122>
 80019bc:	2780      	movs	r7, #128	; 0x80
 80019be:	027f      	lsls	r7, r7, #9
 80019c0:	46b9      	mov	r9, r7
 80019c2:	444b      	add	r3, r9
 80019c4:	9302      	str	r3, [sp, #8]
 80019c6:	4653      	mov	r3, sl
 80019c8:	0c1b      	lsrs	r3, r3, #16
 80019ca:	469b      	mov	fp, r3
 80019cc:	4653      	mov	r3, sl
 80019ce:	041f      	lsls	r7, r3, #16
 80019d0:	4643      	mov	r3, r8
 80019d2:	041b      	lsls	r3, r3, #16
 80019d4:	0c1b      	lsrs	r3, r3, #16
 80019d6:	4698      	mov	r8, r3
 80019d8:	003b      	movs	r3, r7
 80019da:	4443      	add	r3, r8
 80019dc:	9304      	str	r3, [sp, #16]
 80019de:	0c33      	lsrs	r3, r6, #16
 80019e0:	0436      	lsls	r6, r6, #16
 80019e2:	0c36      	lsrs	r6, r6, #16
 80019e4:	4698      	mov	r8, r3
 80019e6:	0033      	movs	r3, r6
 80019e8:	4343      	muls	r3, r0
 80019ea:	4699      	mov	r9, r3
 80019ec:	4643      	mov	r3, r8
 80019ee:	4343      	muls	r3, r0
 80019f0:	002f      	movs	r7, r5
 80019f2:	469a      	mov	sl, r3
 80019f4:	4643      	mov	r3, r8
 80019f6:	4377      	muls	r7, r6
 80019f8:	435d      	muls	r5, r3
 80019fa:	0c38      	lsrs	r0, r7, #16
 80019fc:	444d      	add	r5, r9
 80019fe:	1945      	adds	r5, r0, r5
 8001a00:	45a9      	cmp	r9, r5
 8001a02:	d903      	bls.n	8001a0c <__aeabi_dmul+0x168>
 8001a04:	2380      	movs	r3, #128	; 0x80
 8001a06:	025b      	lsls	r3, r3, #9
 8001a08:	4699      	mov	r9, r3
 8001a0a:	44ca      	add	sl, r9
 8001a0c:	043f      	lsls	r7, r7, #16
 8001a0e:	0c28      	lsrs	r0, r5, #16
 8001a10:	0c3f      	lsrs	r7, r7, #16
 8001a12:	042d      	lsls	r5, r5, #16
 8001a14:	19ed      	adds	r5, r5, r7
 8001a16:	0c27      	lsrs	r7, r4, #16
 8001a18:	0424      	lsls	r4, r4, #16
 8001a1a:	0c24      	lsrs	r4, r4, #16
 8001a1c:	0003      	movs	r3, r0
 8001a1e:	0020      	movs	r0, r4
 8001a20:	4350      	muls	r0, r2
 8001a22:	437a      	muls	r2, r7
 8001a24:	4691      	mov	r9, r2
 8001a26:	003a      	movs	r2, r7
 8001a28:	4453      	add	r3, sl
 8001a2a:	9305      	str	r3, [sp, #20]
 8001a2c:	0c03      	lsrs	r3, r0, #16
 8001a2e:	469a      	mov	sl, r3
 8001a30:	434a      	muls	r2, r1
 8001a32:	4361      	muls	r1, r4
 8001a34:	4449      	add	r1, r9
 8001a36:	4451      	add	r1, sl
 8001a38:	44ab      	add	fp, r5
 8001a3a:	4589      	cmp	r9, r1
 8001a3c:	d903      	bls.n	8001a46 <__aeabi_dmul+0x1a2>
 8001a3e:	2380      	movs	r3, #128	; 0x80
 8001a40:	025b      	lsls	r3, r3, #9
 8001a42:	4699      	mov	r9, r3
 8001a44:	444a      	add	r2, r9
 8001a46:	0400      	lsls	r0, r0, #16
 8001a48:	0c0b      	lsrs	r3, r1, #16
 8001a4a:	0c00      	lsrs	r0, r0, #16
 8001a4c:	0409      	lsls	r1, r1, #16
 8001a4e:	1809      	adds	r1, r1, r0
 8001a50:	0020      	movs	r0, r4
 8001a52:	4699      	mov	r9, r3
 8001a54:	4643      	mov	r3, r8
 8001a56:	4370      	muls	r0, r6
 8001a58:	435c      	muls	r4, r3
 8001a5a:	437e      	muls	r6, r7
 8001a5c:	435f      	muls	r7, r3
 8001a5e:	0c03      	lsrs	r3, r0, #16
 8001a60:	4698      	mov	r8, r3
 8001a62:	19a4      	adds	r4, r4, r6
 8001a64:	4444      	add	r4, r8
 8001a66:	444a      	add	r2, r9
 8001a68:	9703      	str	r7, [sp, #12]
 8001a6a:	42a6      	cmp	r6, r4
 8001a6c:	d904      	bls.n	8001a78 <__aeabi_dmul+0x1d4>
 8001a6e:	2380      	movs	r3, #128	; 0x80
 8001a70:	025b      	lsls	r3, r3, #9
 8001a72:	4698      	mov	r8, r3
 8001a74:	4447      	add	r7, r8
 8001a76:	9703      	str	r7, [sp, #12]
 8001a78:	0423      	lsls	r3, r4, #16
 8001a7a:	9e02      	ldr	r6, [sp, #8]
 8001a7c:	469a      	mov	sl, r3
 8001a7e:	9b05      	ldr	r3, [sp, #20]
 8001a80:	445e      	add	r6, fp
 8001a82:	4698      	mov	r8, r3
 8001a84:	42ae      	cmp	r6, r5
 8001a86:	41ad      	sbcs	r5, r5
 8001a88:	1876      	adds	r6, r6, r1
 8001a8a:	428e      	cmp	r6, r1
 8001a8c:	4189      	sbcs	r1, r1
 8001a8e:	0400      	lsls	r0, r0, #16
 8001a90:	0c00      	lsrs	r0, r0, #16
 8001a92:	4450      	add	r0, sl
 8001a94:	4440      	add	r0, r8
 8001a96:	426d      	negs	r5, r5
 8001a98:	1947      	adds	r7, r0, r5
 8001a9a:	46b8      	mov	r8, r7
 8001a9c:	4693      	mov	fp, r2
 8001a9e:	4249      	negs	r1, r1
 8001aa0:	4689      	mov	r9, r1
 8001aa2:	44c3      	add	fp, r8
 8001aa4:	44d9      	add	r9, fp
 8001aa6:	4298      	cmp	r0, r3
 8001aa8:	4180      	sbcs	r0, r0
 8001aaa:	45a8      	cmp	r8, r5
 8001aac:	41ad      	sbcs	r5, r5
 8001aae:	4593      	cmp	fp, r2
 8001ab0:	4192      	sbcs	r2, r2
 8001ab2:	4589      	cmp	r9, r1
 8001ab4:	4189      	sbcs	r1, r1
 8001ab6:	426d      	negs	r5, r5
 8001ab8:	4240      	negs	r0, r0
 8001aba:	4328      	orrs	r0, r5
 8001abc:	0c24      	lsrs	r4, r4, #16
 8001abe:	4252      	negs	r2, r2
 8001ac0:	4249      	negs	r1, r1
 8001ac2:	430a      	orrs	r2, r1
 8001ac4:	9b03      	ldr	r3, [sp, #12]
 8001ac6:	1900      	adds	r0, r0, r4
 8001ac8:	1880      	adds	r0, r0, r2
 8001aca:	18c7      	adds	r7, r0, r3
 8001acc:	464b      	mov	r3, r9
 8001ace:	0ddc      	lsrs	r4, r3, #23
 8001ad0:	9b04      	ldr	r3, [sp, #16]
 8001ad2:	0275      	lsls	r5, r6, #9
 8001ad4:	431d      	orrs	r5, r3
 8001ad6:	1e6a      	subs	r2, r5, #1
 8001ad8:	4195      	sbcs	r5, r2
 8001ada:	464b      	mov	r3, r9
 8001adc:	0df6      	lsrs	r6, r6, #23
 8001ade:	027f      	lsls	r7, r7, #9
 8001ae0:	4335      	orrs	r5, r6
 8001ae2:	025a      	lsls	r2, r3, #9
 8001ae4:	433c      	orrs	r4, r7
 8001ae6:	4315      	orrs	r5, r2
 8001ae8:	01fb      	lsls	r3, r7, #7
 8001aea:	d400      	bmi.n	8001aee <__aeabi_dmul+0x24a>
 8001aec:	e11c      	b.n	8001d28 <__aeabi_dmul+0x484>
 8001aee:	2101      	movs	r1, #1
 8001af0:	086a      	lsrs	r2, r5, #1
 8001af2:	400d      	ands	r5, r1
 8001af4:	4315      	orrs	r5, r2
 8001af6:	07e2      	lsls	r2, r4, #31
 8001af8:	4315      	orrs	r5, r2
 8001afa:	0864      	lsrs	r4, r4, #1
 8001afc:	494f      	ldr	r1, [pc, #316]	; (8001c3c <__aeabi_dmul+0x398>)
 8001afe:	4461      	add	r1, ip
 8001b00:	2900      	cmp	r1, #0
 8001b02:	dc00      	bgt.n	8001b06 <__aeabi_dmul+0x262>
 8001b04:	e0b0      	b.n	8001c68 <__aeabi_dmul+0x3c4>
 8001b06:	076b      	lsls	r3, r5, #29
 8001b08:	d009      	beq.n	8001b1e <__aeabi_dmul+0x27a>
 8001b0a:	220f      	movs	r2, #15
 8001b0c:	402a      	ands	r2, r5
 8001b0e:	2a04      	cmp	r2, #4
 8001b10:	d005      	beq.n	8001b1e <__aeabi_dmul+0x27a>
 8001b12:	1d2a      	adds	r2, r5, #4
 8001b14:	42aa      	cmp	r2, r5
 8001b16:	41ad      	sbcs	r5, r5
 8001b18:	426d      	negs	r5, r5
 8001b1a:	1964      	adds	r4, r4, r5
 8001b1c:	0015      	movs	r5, r2
 8001b1e:	01e3      	lsls	r3, r4, #7
 8001b20:	d504      	bpl.n	8001b2c <__aeabi_dmul+0x288>
 8001b22:	2180      	movs	r1, #128	; 0x80
 8001b24:	4a46      	ldr	r2, [pc, #280]	; (8001c40 <__aeabi_dmul+0x39c>)
 8001b26:	00c9      	lsls	r1, r1, #3
 8001b28:	4014      	ands	r4, r2
 8001b2a:	4461      	add	r1, ip
 8001b2c:	4a45      	ldr	r2, [pc, #276]	; (8001c44 <__aeabi_dmul+0x3a0>)
 8001b2e:	4291      	cmp	r1, r2
 8001b30:	dd00      	ble.n	8001b34 <__aeabi_dmul+0x290>
 8001b32:	e726      	b.n	8001982 <__aeabi_dmul+0xde>
 8001b34:	0762      	lsls	r2, r4, #29
 8001b36:	08ed      	lsrs	r5, r5, #3
 8001b38:	0264      	lsls	r4, r4, #9
 8001b3a:	0549      	lsls	r1, r1, #21
 8001b3c:	4315      	orrs	r5, r2
 8001b3e:	0b24      	lsrs	r4, r4, #12
 8001b40:	0d4a      	lsrs	r2, r1, #21
 8001b42:	e710      	b.n	8001966 <__aeabi_dmul+0xc2>
 8001b44:	4652      	mov	r2, sl
 8001b46:	4332      	orrs	r2, r6
 8001b48:	d100      	bne.n	8001b4c <__aeabi_dmul+0x2a8>
 8001b4a:	e07f      	b.n	8001c4c <__aeabi_dmul+0x3a8>
 8001b4c:	2e00      	cmp	r6, #0
 8001b4e:	d100      	bne.n	8001b52 <__aeabi_dmul+0x2ae>
 8001b50:	e0dc      	b.n	8001d0c <__aeabi_dmul+0x468>
 8001b52:	0030      	movs	r0, r6
 8001b54:	f000 fdd6 	bl	8002704 <__clzsi2>
 8001b58:	0002      	movs	r2, r0
 8001b5a:	3a0b      	subs	r2, #11
 8001b5c:	231d      	movs	r3, #29
 8001b5e:	0001      	movs	r1, r0
 8001b60:	1a9b      	subs	r3, r3, r2
 8001b62:	4652      	mov	r2, sl
 8001b64:	3908      	subs	r1, #8
 8001b66:	40da      	lsrs	r2, r3
 8001b68:	408e      	lsls	r6, r1
 8001b6a:	4316      	orrs	r6, r2
 8001b6c:	4652      	mov	r2, sl
 8001b6e:	408a      	lsls	r2, r1
 8001b70:	9b00      	ldr	r3, [sp, #0]
 8001b72:	4935      	ldr	r1, [pc, #212]	; (8001c48 <__aeabi_dmul+0x3a4>)
 8001b74:	1a18      	subs	r0, r3, r0
 8001b76:	0003      	movs	r3, r0
 8001b78:	468c      	mov	ip, r1
 8001b7a:	4463      	add	r3, ip
 8001b7c:	2000      	movs	r0, #0
 8001b7e:	9300      	str	r3, [sp, #0]
 8001b80:	e6d3      	b.n	800192a <__aeabi_dmul+0x86>
 8001b82:	0025      	movs	r5, r4
 8001b84:	4305      	orrs	r5, r0
 8001b86:	d04a      	beq.n	8001c1e <__aeabi_dmul+0x37a>
 8001b88:	2c00      	cmp	r4, #0
 8001b8a:	d100      	bne.n	8001b8e <__aeabi_dmul+0x2ea>
 8001b8c:	e0b0      	b.n	8001cf0 <__aeabi_dmul+0x44c>
 8001b8e:	0020      	movs	r0, r4
 8001b90:	f000 fdb8 	bl	8002704 <__clzsi2>
 8001b94:	0001      	movs	r1, r0
 8001b96:	0002      	movs	r2, r0
 8001b98:	390b      	subs	r1, #11
 8001b9a:	231d      	movs	r3, #29
 8001b9c:	0010      	movs	r0, r2
 8001b9e:	1a5b      	subs	r3, r3, r1
 8001ba0:	0031      	movs	r1, r6
 8001ba2:	0035      	movs	r5, r6
 8001ba4:	3808      	subs	r0, #8
 8001ba6:	4084      	lsls	r4, r0
 8001ba8:	40d9      	lsrs	r1, r3
 8001baa:	4085      	lsls	r5, r0
 8001bac:	430c      	orrs	r4, r1
 8001bae:	4826      	ldr	r0, [pc, #152]	; (8001c48 <__aeabi_dmul+0x3a4>)
 8001bb0:	1a83      	subs	r3, r0, r2
 8001bb2:	9300      	str	r3, [sp, #0]
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	4699      	mov	r9, r3
 8001bb8:	469b      	mov	fp, r3
 8001bba:	e697      	b.n	80018ec <__aeabi_dmul+0x48>
 8001bbc:	0005      	movs	r5, r0
 8001bbe:	4325      	orrs	r5, r4
 8001bc0:	d126      	bne.n	8001c10 <__aeabi_dmul+0x36c>
 8001bc2:	2208      	movs	r2, #8
 8001bc4:	9300      	str	r3, [sp, #0]
 8001bc6:	2302      	movs	r3, #2
 8001bc8:	2400      	movs	r4, #0
 8001bca:	4691      	mov	r9, r2
 8001bcc:	469b      	mov	fp, r3
 8001bce:	e68d      	b.n	80018ec <__aeabi_dmul+0x48>
 8001bd0:	4652      	mov	r2, sl
 8001bd2:	9b00      	ldr	r3, [sp, #0]
 8001bd4:	4332      	orrs	r2, r6
 8001bd6:	d110      	bne.n	8001bfa <__aeabi_dmul+0x356>
 8001bd8:	4915      	ldr	r1, [pc, #84]	; (8001c30 <__aeabi_dmul+0x38c>)
 8001bda:	2600      	movs	r6, #0
 8001bdc:	468c      	mov	ip, r1
 8001bde:	4463      	add	r3, ip
 8001be0:	4649      	mov	r1, r9
 8001be2:	9300      	str	r3, [sp, #0]
 8001be4:	2302      	movs	r3, #2
 8001be6:	4319      	orrs	r1, r3
 8001be8:	4689      	mov	r9, r1
 8001bea:	2002      	movs	r0, #2
 8001bec:	e69d      	b.n	800192a <__aeabi_dmul+0x86>
 8001bee:	465b      	mov	r3, fp
 8001bf0:	9701      	str	r7, [sp, #4]
 8001bf2:	2b02      	cmp	r3, #2
 8001bf4:	d000      	beq.n	8001bf8 <__aeabi_dmul+0x354>
 8001bf6:	e6ad      	b.n	8001954 <__aeabi_dmul+0xb0>
 8001bf8:	e6c3      	b.n	8001982 <__aeabi_dmul+0xde>
 8001bfa:	4a0d      	ldr	r2, [pc, #52]	; (8001c30 <__aeabi_dmul+0x38c>)
 8001bfc:	2003      	movs	r0, #3
 8001bfe:	4694      	mov	ip, r2
 8001c00:	4463      	add	r3, ip
 8001c02:	464a      	mov	r2, r9
 8001c04:	9300      	str	r3, [sp, #0]
 8001c06:	2303      	movs	r3, #3
 8001c08:	431a      	orrs	r2, r3
 8001c0a:	4691      	mov	r9, r2
 8001c0c:	4652      	mov	r2, sl
 8001c0e:	e68c      	b.n	800192a <__aeabi_dmul+0x86>
 8001c10:	220c      	movs	r2, #12
 8001c12:	9300      	str	r3, [sp, #0]
 8001c14:	2303      	movs	r3, #3
 8001c16:	0005      	movs	r5, r0
 8001c18:	4691      	mov	r9, r2
 8001c1a:	469b      	mov	fp, r3
 8001c1c:	e666      	b.n	80018ec <__aeabi_dmul+0x48>
 8001c1e:	2304      	movs	r3, #4
 8001c20:	4699      	mov	r9, r3
 8001c22:	2300      	movs	r3, #0
 8001c24:	9300      	str	r3, [sp, #0]
 8001c26:	3301      	adds	r3, #1
 8001c28:	2400      	movs	r4, #0
 8001c2a:	469b      	mov	fp, r3
 8001c2c:	e65e      	b.n	80018ec <__aeabi_dmul+0x48>
 8001c2e:	46c0      	nop			; (mov r8, r8)
 8001c30:	000007ff 	.word	0x000007ff
 8001c34:	fffffc01 	.word	0xfffffc01
 8001c38:	0800b050 	.word	0x0800b050
 8001c3c:	000003ff 	.word	0x000003ff
 8001c40:	feffffff 	.word	0xfeffffff
 8001c44:	000007fe 	.word	0x000007fe
 8001c48:	fffffc0d 	.word	0xfffffc0d
 8001c4c:	4649      	mov	r1, r9
 8001c4e:	2301      	movs	r3, #1
 8001c50:	4319      	orrs	r1, r3
 8001c52:	4689      	mov	r9, r1
 8001c54:	2600      	movs	r6, #0
 8001c56:	2001      	movs	r0, #1
 8001c58:	e667      	b.n	800192a <__aeabi_dmul+0x86>
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	2480      	movs	r4, #128	; 0x80
 8001c5e:	2500      	movs	r5, #0
 8001c60:	4a43      	ldr	r2, [pc, #268]	; (8001d70 <__aeabi_dmul+0x4cc>)
 8001c62:	9301      	str	r3, [sp, #4]
 8001c64:	0324      	lsls	r4, r4, #12
 8001c66:	e67e      	b.n	8001966 <__aeabi_dmul+0xc2>
 8001c68:	2001      	movs	r0, #1
 8001c6a:	1a40      	subs	r0, r0, r1
 8001c6c:	2838      	cmp	r0, #56	; 0x38
 8001c6e:	dd00      	ble.n	8001c72 <__aeabi_dmul+0x3ce>
 8001c70:	e676      	b.n	8001960 <__aeabi_dmul+0xbc>
 8001c72:	281f      	cmp	r0, #31
 8001c74:	dd5b      	ble.n	8001d2e <__aeabi_dmul+0x48a>
 8001c76:	221f      	movs	r2, #31
 8001c78:	0023      	movs	r3, r4
 8001c7a:	4252      	negs	r2, r2
 8001c7c:	1a51      	subs	r1, r2, r1
 8001c7e:	40cb      	lsrs	r3, r1
 8001c80:	0019      	movs	r1, r3
 8001c82:	2820      	cmp	r0, #32
 8001c84:	d003      	beq.n	8001c8e <__aeabi_dmul+0x3ea>
 8001c86:	4a3b      	ldr	r2, [pc, #236]	; (8001d74 <__aeabi_dmul+0x4d0>)
 8001c88:	4462      	add	r2, ip
 8001c8a:	4094      	lsls	r4, r2
 8001c8c:	4325      	orrs	r5, r4
 8001c8e:	1e6a      	subs	r2, r5, #1
 8001c90:	4195      	sbcs	r5, r2
 8001c92:	002a      	movs	r2, r5
 8001c94:	430a      	orrs	r2, r1
 8001c96:	2107      	movs	r1, #7
 8001c98:	000d      	movs	r5, r1
 8001c9a:	2400      	movs	r4, #0
 8001c9c:	4015      	ands	r5, r2
 8001c9e:	4211      	tst	r1, r2
 8001ca0:	d05b      	beq.n	8001d5a <__aeabi_dmul+0x4b6>
 8001ca2:	210f      	movs	r1, #15
 8001ca4:	2400      	movs	r4, #0
 8001ca6:	4011      	ands	r1, r2
 8001ca8:	2904      	cmp	r1, #4
 8001caa:	d053      	beq.n	8001d54 <__aeabi_dmul+0x4b0>
 8001cac:	1d11      	adds	r1, r2, #4
 8001cae:	4291      	cmp	r1, r2
 8001cb0:	4192      	sbcs	r2, r2
 8001cb2:	4252      	negs	r2, r2
 8001cb4:	18a4      	adds	r4, r4, r2
 8001cb6:	000a      	movs	r2, r1
 8001cb8:	0223      	lsls	r3, r4, #8
 8001cba:	d54b      	bpl.n	8001d54 <__aeabi_dmul+0x4b0>
 8001cbc:	2201      	movs	r2, #1
 8001cbe:	2400      	movs	r4, #0
 8001cc0:	2500      	movs	r5, #0
 8001cc2:	e650      	b.n	8001966 <__aeabi_dmul+0xc2>
 8001cc4:	2380      	movs	r3, #128	; 0x80
 8001cc6:	031b      	lsls	r3, r3, #12
 8001cc8:	421c      	tst	r4, r3
 8001cca:	d009      	beq.n	8001ce0 <__aeabi_dmul+0x43c>
 8001ccc:	421e      	tst	r6, r3
 8001cce:	d107      	bne.n	8001ce0 <__aeabi_dmul+0x43c>
 8001cd0:	4333      	orrs	r3, r6
 8001cd2:	031c      	lsls	r4, r3, #12
 8001cd4:	4643      	mov	r3, r8
 8001cd6:	0015      	movs	r5, r2
 8001cd8:	0b24      	lsrs	r4, r4, #12
 8001cda:	4a25      	ldr	r2, [pc, #148]	; (8001d70 <__aeabi_dmul+0x4cc>)
 8001cdc:	9301      	str	r3, [sp, #4]
 8001cde:	e642      	b.n	8001966 <__aeabi_dmul+0xc2>
 8001ce0:	2280      	movs	r2, #128	; 0x80
 8001ce2:	0312      	lsls	r2, r2, #12
 8001ce4:	4314      	orrs	r4, r2
 8001ce6:	0324      	lsls	r4, r4, #12
 8001ce8:	4a21      	ldr	r2, [pc, #132]	; (8001d70 <__aeabi_dmul+0x4cc>)
 8001cea:	0b24      	lsrs	r4, r4, #12
 8001cec:	9701      	str	r7, [sp, #4]
 8001cee:	e63a      	b.n	8001966 <__aeabi_dmul+0xc2>
 8001cf0:	f000 fd08 	bl	8002704 <__clzsi2>
 8001cf4:	0001      	movs	r1, r0
 8001cf6:	0002      	movs	r2, r0
 8001cf8:	3115      	adds	r1, #21
 8001cfa:	3220      	adds	r2, #32
 8001cfc:	291c      	cmp	r1, #28
 8001cfe:	dc00      	bgt.n	8001d02 <__aeabi_dmul+0x45e>
 8001d00:	e74b      	b.n	8001b9a <__aeabi_dmul+0x2f6>
 8001d02:	0034      	movs	r4, r6
 8001d04:	3808      	subs	r0, #8
 8001d06:	2500      	movs	r5, #0
 8001d08:	4084      	lsls	r4, r0
 8001d0a:	e750      	b.n	8001bae <__aeabi_dmul+0x30a>
 8001d0c:	f000 fcfa 	bl	8002704 <__clzsi2>
 8001d10:	0003      	movs	r3, r0
 8001d12:	001a      	movs	r2, r3
 8001d14:	3215      	adds	r2, #21
 8001d16:	3020      	adds	r0, #32
 8001d18:	2a1c      	cmp	r2, #28
 8001d1a:	dc00      	bgt.n	8001d1e <__aeabi_dmul+0x47a>
 8001d1c:	e71e      	b.n	8001b5c <__aeabi_dmul+0x2b8>
 8001d1e:	4656      	mov	r6, sl
 8001d20:	3b08      	subs	r3, #8
 8001d22:	2200      	movs	r2, #0
 8001d24:	409e      	lsls	r6, r3
 8001d26:	e723      	b.n	8001b70 <__aeabi_dmul+0x2cc>
 8001d28:	9b00      	ldr	r3, [sp, #0]
 8001d2a:	469c      	mov	ip, r3
 8001d2c:	e6e6      	b.n	8001afc <__aeabi_dmul+0x258>
 8001d2e:	4912      	ldr	r1, [pc, #72]	; (8001d78 <__aeabi_dmul+0x4d4>)
 8001d30:	0022      	movs	r2, r4
 8001d32:	4461      	add	r1, ip
 8001d34:	002e      	movs	r6, r5
 8001d36:	408d      	lsls	r5, r1
 8001d38:	408a      	lsls	r2, r1
 8001d3a:	40c6      	lsrs	r6, r0
 8001d3c:	1e69      	subs	r1, r5, #1
 8001d3e:	418d      	sbcs	r5, r1
 8001d40:	4332      	orrs	r2, r6
 8001d42:	432a      	orrs	r2, r5
 8001d44:	40c4      	lsrs	r4, r0
 8001d46:	0753      	lsls	r3, r2, #29
 8001d48:	d0b6      	beq.n	8001cb8 <__aeabi_dmul+0x414>
 8001d4a:	210f      	movs	r1, #15
 8001d4c:	4011      	ands	r1, r2
 8001d4e:	2904      	cmp	r1, #4
 8001d50:	d1ac      	bne.n	8001cac <__aeabi_dmul+0x408>
 8001d52:	e7b1      	b.n	8001cb8 <__aeabi_dmul+0x414>
 8001d54:	0765      	lsls	r5, r4, #29
 8001d56:	0264      	lsls	r4, r4, #9
 8001d58:	0b24      	lsrs	r4, r4, #12
 8001d5a:	08d2      	lsrs	r2, r2, #3
 8001d5c:	4315      	orrs	r5, r2
 8001d5e:	2200      	movs	r2, #0
 8001d60:	e601      	b.n	8001966 <__aeabi_dmul+0xc2>
 8001d62:	2280      	movs	r2, #128	; 0x80
 8001d64:	0312      	lsls	r2, r2, #12
 8001d66:	4314      	orrs	r4, r2
 8001d68:	0324      	lsls	r4, r4, #12
 8001d6a:	4a01      	ldr	r2, [pc, #4]	; (8001d70 <__aeabi_dmul+0x4cc>)
 8001d6c:	0b24      	lsrs	r4, r4, #12
 8001d6e:	e5fa      	b.n	8001966 <__aeabi_dmul+0xc2>
 8001d70:	000007ff 	.word	0x000007ff
 8001d74:	0000043e 	.word	0x0000043e
 8001d78:	0000041e 	.word	0x0000041e

08001d7c <__aeabi_dsub>:
 8001d7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d7e:	4657      	mov	r7, sl
 8001d80:	464e      	mov	r6, r9
 8001d82:	4645      	mov	r5, r8
 8001d84:	46de      	mov	lr, fp
 8001d86:	b5e0      	push	{r5, r6, r7, lr}
 8001d88:	001e      	movs	r6, r3
 8001d8a:	0017      	movs	r7, r2
 8001d8c:	004a      	lsls	r2, r1, #1
 8001d8e:	030b      	lsls	r3, r1, #12
 8001d90:	0d52      	lsrs	r2, r2, #21
 8001d92:	0a5b      	lsrs	r3, r3, #9
 8001d94:	4690      	mov	r8, r2
 8001d96:	0f42      	lsrs	r2, r0, #29
 8001d98:	431a      	orrs	r2, r3
 8001d9a:	0fcd      	lsrs	r5, r1, #31
 8001d9c:	4ccd      	ldr	r4, [pc, #820]	; (80020d4 <__aeabi_dsub+0x358>)
 8001d9e:	0331      	lsls	r1, r6, #12
 8001da0:	00c3      	lsls	r3, r0, #3
 8001da2:	4694      	mov	ip, r2
 8001da4:	0070      	lsls	r0, r6, #1
 8001da6:	0f7a      	lsrs	r2, r7, #29
 8001da8:	0a49      	lsrs	r1, r1, #9
 8001daa:	00ff      	lsls	r7, r7, #3
 8001dac:	469a      	mov	sl, r3
 8001dae:	46b9      	mov	r9, r7
 8001db0:	0d40      	lsrs	r0, r0, #21
 8001db2:	0ff6      	lsrs	r6, r6, #31
 8001db4:	4311      	orrs	r1, r2
 8001db6:	42a0      	cmp	r0, r4
 8001db8:	d100      	bne.n	8001dbc <__aeabi_dsub+0x40>
 8001dba:	e0b1      	b.n	8001f20 <__aeabi_dsub+0x1a4>
 8001dbc:	2201      	movs	r2, #1
 8001dbe:	4056      	eors	r6, r2
 8001dc0:	46b3      	mov	fp, r6
 8001dc2:	42b5      	cmp	r5, r6
 8001dc4:	d100      	bne.n	8001dc8 <__aeabi_dsub+0x4c>
 8001dc6:	e088      	b.n	8001eda <__aeabi_dsub+0x15e>
 8001dc8:	4642      	mov	r2, r8
 8001dca:	1a12      	subs	r2, r2, r0
 8001dcc:	2a00      	cmp	r2, #0
 8001dce:	dc00      	bgt.n	8001dd2 <__aeabi_dsub+0x56>
 8001dd0:	e0ae      	b.n	8001f30 <__aeabi_dsub+0x1b4>
 8001dd2:	2800      	cmp	r0, #0
 8001dd4:	d100      	bne.n	8001dd8 <__aeabi_dsub+0x5c>
 8001dd6:	e0c1      	b.n	8001f5c <__aeabi_dsub+0x1e0>
 8001dd8:	48be      	ldr	r0, [pc, #760]	; (80020d4 <__aeabi_dsub+0x358>)
 8001dda:	4580      	cmp	r8, r0
 8001ddc:	d100      	bne.n	8001de0 <__aeabi_dsub+0x64>
 8001dde:	e151      	b.n	8002084 <__aeabi_dsub+0x308>
 8001de0:	2080      	movs	r0, #128	; 0x80
 8001de2:	0400      	lsls	r0, r0, #16
 8001de4:	4301      	orrs	r1, r0
 8001de6:	2a38      	cmp	r2, #56	; 0x38
 8001de8:	dd00      	ble.n	8001dec <__aeabi_dsub+0x70>
 8001dea:	e17b      	b.n	80020e4 <__aeabi_dsub+0x368>
 8001dec:	2a1f      	cmp	r2, #31
 8001dee:	dd00      	ble.n	8001df2 <__aeabi_dsub+0x76>
 8001df0:	e1ee      	b.n	80021d0 <__aeabi_dsub+0x454>
 8001df2:	2020      	movs	r0, #32
 8001df4:	003e      	movs	r6, r7
 8001df6:	1a80      	subs	r0, r0, r2
 8001df8:	000c      	movs	r4, r1
 8001dfa:	40d6      	lsrs	r6, r2
 8001dfc:	40d1      	lsrs	r1, r2
 8001dfe:	4087      	lsls	r7, r0
 8001e00:	4662      	mov	r2, ip
 8001e02:	4084      	lsls	r4, r0
 8001e04:	1a52      	subs	r2, r2, r1
 8001e06:	1e78      	subs	r0, r7, #1
 8001e08:	4187      	sbcs	r7, r0
 8001e0a:	4694      	mov	ip, r2
 8001e0c:	4334      	orrs	r4, r6
 8001e0e:	4327      	orrs	r7, r4
 8001e10:	1bdc      	subs	r4, r3, r7
 8001e12:	42a3      	cmp	r3, r4
 8001e14:	419b      	sbcs	r3, r3
 8001e16:	4662      	mov	r2, ip
 8001e18:	425b      	negs	r3, r3
 8001e1a:	1ad3      	subs	r3, r2, r3
 8001e1c:	4699      	mov	r9, r3
 8001e1e:	464b      	mov	r3, r9
 8001e20:	021b      	lsls	r3, r3, #8
 8001e22:	d400      	bmi.n	8001e26 <__aeabi_dsub+0xaa>
 8001e24:	e118      	b.n	8002058 <__aeabi_dsub+0x2dc>
 8001e26:	464b      	mov	r3, r9
 8001e28:	0258      	lsls	r0, r3, #9
 8001e2a:	0a43      	lsrs	r3, r0, #9
 8001e2c:	4699      	mov	r9, r3
 8001e2e:	464b      	mov	r3, r9
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d100      	bne.n	8001e36 <__aeabi_dsub+0xba>
 8001e34:	e137      	b.n	80020a6 <__aeabi_dsub+0x32a>
 8001e36:	4648      	mov	r0, r9
 8001e38:	f000 fc64 	bl	8002704 <__clzsi2>
 8001e3c:	0001      	movs	r1, r0
 8001e3e:	3908      	subs	r1, #8
 8001e40:	2320      	movs	r3, #32
 8001e42:	0022      	movs	r2, r4
 8001e44:	4648      	mov	r0, r9
 8001e46:	1a5b      	subs	r3, r3, r1
 8001e48:	40da      	lsrs	r2, r3
 8001e4a:	4088      	lsls	r0, r1
 8001e4c:	408c      	lsls	r4, r1
 8001e4e:	4643      	mov	r3, r8
 8001e50:	4310      	orrs	r0, r2
 8001e52:	4588      	cmp	r8, r1
 8001e54:	dd00      	ble.n	8001e58 <__aeabi_dsub+0xdc>
 8001e56:	e136      	b.n	80020c6 <__aeabi_dsub+0x34a>
 8001e58:	1ac9      	subs	r1, r1, r3
 8001e5a:	1c4b      	adds	r3, r1, #1
 8001e5c:	2b1f      	cmp	r3, #31
 8001e5e:	dd00      	ble.n	8001e62 <__aeabi_dsub+0xe6>
 8001e60:	e0ea      	b.n	8002038 <__aeabi_dsub+0x2bc>
 8001e62:	2220      	movs	r2, #32
 8001e64:	0026      	movs	r6, r4
 8001e66:	1ad2      	subs	r2, r2, r3
 8001e68:	0001      	movs	r1, r0
 8001e6a:	4094      	lsls	r4, r2
 8001e6c:	40de      	lsrs	r6, r3
 8001e6e:	40d8      	lsrs	r0, r3
 8001e70:	2300      	movs	r3, #0
 8001e72:	4091      	lsls	r1, r2
 8001e74:	1e62      	subs	r2, r4, #1
 8001e76:	4194      	sbcs	r4, r2
 8001e78:	4681      	mov	r9, r0
 8001e7a:	4698      	mov	r8, r3
 8001e7c:	4331      	orrs	r1, r6
 8001e7e:	430c      	orrs	r4, r1
 8001e80:	0763      	lsls	r3, r4, #29
 8001e82:	d009      	beq.n	8001e98 <__aeabi_dsub+0x11c>
 8001e84:	230f      	movs	r3, #15
 8001e86:	4023      	ands	r3, r4
 8001e88:	2b04      	cmp	r3, #4
 8001e8a:	d005      	beq.n	8001e98 <__aeabi_dsub+0x11c>
 8001e8c:	1d23      	adds	r3, r4, #4
 8001e8e:	42a3      	cmp	r3, r4
 8001e90:	41a4      	sbcs	r4, r4
 8001e92:	4264      	negs	r4, r4
 8001e94:	44a1      	add	r9, r4
 8001e96:	001c      	movs	r4, r3
 8001e98:	464b      	mov	r3, r9
 8001e9a:	021b      	lsls	r3, r3, #8
 8001e9c:	d400      	bmi.n	8001ea0 <__aeabi_dsub+0x124>
 8001e9e:	e0de      	b.n	800205e <__aeabi_dsub+0x2e2>
 8001ea0:	4641      	mov	r1, r8
 8001ea2:	4b8c      	ldr	r3, [pc, #560]	; (80020d4 <__aeabi_dsub+0x358>)
 8001ea4:	3101      	adds	r1, #1
 8001ea6:	4299      	cmp	r1, r3
 8001ea8:	d100      	bne.n	8001eac <__aeabi_dsub+0x130>
 8001eaa:	e0e7      	b.n	800207c <__aeabi_dsub+0x300>
 8001eac:	464b      	mov	r3, r9
 8001eae:	488a      	ldr	r0, [pc, #552]	; (80020d8 <__aeabi_dsub+0x35c>)
 8001eb0:	08e4      	lsrs	r4, r4, #3
 8001eb2:	4003      	ands	r3, r0
 8001eb4:	0018      	movs	r0, r3
 8001eb6:	0549      	lsls	r1, r1, #21
 8001eb8:	075b      	lsls	r3, r3, #29
 8001eba:	0240      	lsls	r0, r0, #9
 8001ebc:	4323      	orrs	r3, r4
 8001ebe:	0d4a      	lsrs	r2, r1, #21
 8001ec0:	0b04      	lsrs	r4, r0, #12
 8001ec2:	0512      	lsls	r2, r2, #20
 8001ec4:	07ed      	lsls	r5, r5, #31
 8001ec6:	4322      	orrs	r2, r4
 8001ec8:	432a      	orrs	r2, r5
 8001eca:	0018      	movs	r0, r3
 8001ecc:	0011      	movs	r1, r2
 8001ece:	bcf0      	pop	{r4, r5, r6, r7}
 8001ed0:	46bb      	mov	fp, r7
 8001ed2:	46b2      	mov	sl, r6
 8001ed4:	46a9      	mov	r9, r5
 8001ed6:	46a0      	mov	r8, r4
 8001ed8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001eda:	4642      	mov	r2, r8
 8001edc:	1a12      	subs	r2, r2, r0
 8001ede:	2a00      	cmp	r2, #0
 8001ee0:	dd52      	ble.n	8001f88 <__aeabi_dsub+0x20c>
 8001ee2:	2800      	cmp	r0, #0
 8001ee4:	d100      	bne.n	8001ee8 <__aeabi_dsub+0x16c>
 8001ee6:	e09c      	b.n	8002022 <__aeabi_dsub+0x2a6>
 8001ee8:	45a0      	cmp	r8, r4
 8001eea:	d100      	bne.n	8001eee <__aeabi_dsub+0x172>
 8001eec:	e0ca      	b.n	8002084 <__aeabi_dsub+0x308>
 8001eee:	2080      	movs	r0, #128	; 0x80
 8001ef0:	0400      	lsls	r0, r0, #16
 8001ef2:	4301      	orrs	r1, r0
 8001ef4:	2a38      	cmp	r2, #56	; 0x38
 8001ef6:	dd00      	ble.n	8001efa <__aeabi_dsub+0x17e>
 8001ef8:	e149      	b.n	800218e <__aeabi_dsub+0x412>
 8001efa:	2a1f      	cmp	r2, #31
 8001efc:	dc00      	bgt.n	8001f00 <__aeabi_dsub+0x184>
 8001efe:	e197      	b.n	8002230 <__aeabi_dsub+0x4b4>
 8001f00:	0010      	movs	r0, r2
 8001f02:	000e      	movs	r6, r1
 8001f04:	3820      	subs	r0, #32
 8001f06:	40c6      	lsrs	r6, r0
 8001f08:	2a20      	cmp	r2, #32
 8001f0a:	d004      	beq.n	8001f16 <__aeabi_dsub+0x19a>
 8001f0c:	2040      	movs	r0, #64	; 0x40
 8001f0e:	1a82      	subs	r2, r0, r2
 8001f10:	4091      	lsls	r1, r2
 8001f12:	430f      	orrs	r7, r1
 8001f14:	46b9      	mov	r9, r7
 8001f16:	464c      	mov	r4, r9
 8001f18:	1e62      	subs	r2, r4, #1
 8001f1a:	4194      	sbcs	r4, r2
 8001f1c:	4334      	orrs	r4, r6
 8001f1e:	e13a      	b.n	8002196 <__aeabi_dsub+0x41a>
 8001f20:	000a      	movs	r2, r1
 8001f22:	433a      	orrs	r2, r7
 8001f24:	d028      	beq.n	8001f78 <__aeabi_dsub+0x1fc>
 8001f26:	46b3      	mov	fp, r6
 8001f28:	42b5      	cmp	r5, r6
 8001f2a:	d02b      	beq.n	8001f84 <__aeabi_dsub+0x208>
 8001f2c:	4a6b      	ldr	r2, [pc, #428]	; (80020dc <__aeabi_dsub+0x360>)
 8001f2e:	4442      	add	r2, r8
 8001f30:	2a00      	cmp	r2, #0
 8001f32:	d05d      	beq.n	8001ff0 <__aeabi_dsub+0x274>
 8001f34:	4642      	mov	r2, r8
 8001f36:	4644      	mov	r4, r8
 8001f38:	1a82      	subs	r2, r0, r2
 8001f3a:	2c00      	cmp	r4, #0
 8001f3c:	d000      	beq.n	8001f40 <__aeabi_dsub+0x1c4>
 8001f3e:	e0f5      	b.n	800212c <__aeabi_dsub+0x3b0>
 8001f40:	4665      	mov	r5, ip
 8001f42:	431d      	orrs	r5, r3
 8001f44:	d100      	bne.n	8001f48 <__aeabi_dsub+0x1cc>
 8001f46:	e19c      	b.n	8002282 <__aeabi_dsub+0x506>
 8001f48:	1e55      	subs	r5, r2, #1
 8001f4a:	2a01      	cmp	r2, #1
 8001f4c:	d100      	bne.n	8001f50 <__aeabi_dsub+0x1d4>
 8001f4e:	e1fb      	b.n	8002348 <__aeabi_dsub+0x5cc>
 8001f50:	4c60      	ldr	r4, [pc, #384]	; (80020d4 <__aeabi_dsub+0x358>)
 8001f52:	42a2      	cmp	r2, r4
 8001f54:	d100      	bne.n	8001f58 <__aeabi_dsub+0x1dc>
 8001f56:	e1bd      	b.n	80022d4 <__aeabi_dsub+0x558>
 8001f58:	002a      	movs	r2, r5
 8001f5a:	e0f0      	b.n	800213e <__aeabi_dsub+0x3c2>
 8001f5c:	0008      	movs	r0, r1
 8001f5e:	4338      	orrs	r0, r7
 8001f60:	d100      	bne.n	8001f64 <__aeabi_dsub+0x1e8>
 8001f62:	e0c3      	b.n	80020ec <__aeabi_dsub+0x370>
 8001f64:	1e50      	subs	r0, r2, #1
 8001f66:	2a01      	cmp	r2, #1
 8001f68:	d100      	bne.n	8001f6c <__aeabi_dsub+0x1f0>
 8001f6a:	e1a8      	b.n	80022be <__aeabi_dsub+0x542>
 8001f6c:	4c59      	ldr	r4, [pc, #356]	; (80020d4 <__aeabi_dsub+0x358>)
 8001f6e:	42a2      	cmp	r2, r4
 8001f70:	d100      	bne.n	8001f74 <__aeabi_dsub+0x1f8>
 8001f72:	e087      	b.n	8002084 <__aeabi_dsub+0x308>
 8001f74:	0002      	movs	r2, r0
 8001f76:	e736      	b.n	8001de6 <__aeabi_dsub+0x6a>
 8001f78:	2201      	movs	r2, #1
 8001f7a:	4056      	eors	r6, r2
 8001f7c:	46b3      	mov	fp, r6
 8001f7e:	42b5      	cmp	r5, r6
 8001f80:	d000      	beq.n	8001f84 <__aeabi_dsub+0x208>
 8001f82:	e721      	b.n	8001dc8 <__aeabi_dsub+0x4c>
 8001f84:	4a55      	ldr	r2, [pc, #340]	; (80020dc <__aeabi_dsub+0x360>)
 8001f86:	4442      	add	r2, r8
 8001f88:	2a00      	cmp	r2, #0
 8001f8a:	d100      	bne.n	8001f8e <__aeabi_dsub+0x212>
 8001f8c:	e0b5      	b.n	80020fa <__aeabi_dsub+0x37e>
 8001f8e:	4642      	mov	r2, r8
 8001f90:	4644      	mov	r4, r8
 8001f92:	1a82      	subs	r2, r0, r2
 8001f94:	2c00      	cmp	r4, #0
 8001f96:	d100      	bne.n	8001f9a <__aeabi_dsub+0x21e>
 8001f98:	e138      	b.n	800220c <__aeabi_dsub+0x490>
 8001f9a:	4e4e      	ldr	r6, [pc, #312]	; (80020d4 <__aeabi_dsub+0x358>)
 8001f9c:	42b0      	cmp	r0, r6
 8001f9e:	d100      	bne.n	8001fa2 <__aeabi_dsub+0x226>
 8001fa0:	e1de      	b.n	8002360 <__aeabi_dsub+0x5e4>
 8001fa2:	2680      	movs	r6, #128	; 0x80
 8001fa4:	4664      	mov	r4, ip
 8001fa6:	0436      	lsls	r6, r6, #16
 8001fa8:	4334      	orrs	r4, r6
 8001faa:	46a4      	mov	ip, r4
 8001fac:	2a38      	cmp	r2, #56	; 0x38
 8001fae:	dd00      	ble.n	8001fb2 <__aeabi_dsub+0x236>
 8001fb0:	e196      	b.n	80022e0 <__aeabi_dsub+0x564>
 8001fb2:	2a1f      	cmp	r2, #31
 8001fb4:	dd00      	ble.n	8001fb8 <__aeabi_dsub+0x23c>
 8001fb6:	e224      	b.n	8002402 <__aeabi_dsub+0x686>
 8001fb8:	2620      	movs	r6, #32
 8001fba:	1ab4      	subs	r4, r6, r2
 8001fbc:	46a2      	mov	sl, r4
 8001fbe:	4664      	mov	r4, ip
 8001fc0:	4656      	mov	r6, sl
 8001fc2:	40b4      	lsls	r4, r6
 8001fc4:	46a1      	mov	r9, r4
 8001fc6:	001c      	movs	r4, r3
 8001fc8:	464e      	mov	r6, r9
 8001fca:	40d4      	lsrs	r4, r2
 8001fcc:	4326      	orrs	r6, r4
 8001fce:	0034      	movs	r4, r6
 8001fd0:	4656      	mov	r6, sl
 8001fd2:	40b3      	lsls	r3, r6
 8001fd4:	1e5e      	subs	r6, r3, #1
 8001fd6:	41b3      	sbcs	r3, r6
 8001fd8:	431c      	orrs	r4, r3
 8001fda:	4663      	mov	r3, ip
 8001fdc:	40d3      	lsrs	r3, r2
 8001fde:	18c9      	adds	r1, r1, r3
 8001fe0:	19e4      	adds	r4, r4, r7
 8001fe2:	42bc      	cmp	r4, r7
 8001fe4:	41bf      	sbcs	r7, r7
 8001fe6:	427f      	negs	r7, r7
 8001fe8:	46b9      	mov	r9, r7
 8001fea:	4680      	mov	r8, r0
 8001fec:	4489      	add	r9, r1
 8001fee:	e0d8      	b.n	80021a2 <__aeabi_dsub+0x426>
 8001ff0:	4640      	mov	r0, r8
 8001ff2:	4c3b      	ldr	r4, [pc, #236]	; (80020e0 <__aeabi_dsub+0x364>)
 8001ff4:	3001      	adds	r0, #1
 8001ff6:	4220      	tst	r0, r4
 8001ff8:	d000      	beq.n	8001ffc <__aeabi_dsub+0x280>
 8001ffa:	e0b4      	b.n	8002166 <__aeabi_dsub+0x3ea>
 8001ffc:	4640      	mov	r0, r8
 8001ffe:	2800      	cmp	r0, #0
 8002000:	d000      	beq.n	8002004 <__aeabi_dsub+0x288>
 8002002:	e144      	b.n	800228e <__aeabi_dsub+0x512>
 8002004:	4660      	mov	r0, ip
 8002006:	4318      	orrs	r0, r3
 8002008:	d100      	bne.n	800200c <__aeabi_dsub+0x290>
 800200a:	e190      	b.n	800232e <__aeabi_dsub+0x5b2>
 800200c:	0008      	movs	r0, r1
 800200e:	4338      	orrs	r0, r7
 8002010:	d000      	beq.n	8002014 <__aeabi_dsub+0x298>
 8002012:	e1aa      	b.n	800236a <__aeabi_dsub+0x5ee>
 8002014:	4661      	mov	r1, ip
 8002016:	08db      	lsrs	r3, r3, #3
 8002018:	0749      	lsls	r1, r1, #29
 800201a:	430b      	orrs	r3, r1
 800201c:	4661      	mov	r1, ip
 800201e:	08cc      	lsrs	r4, r1, #3
 8002020:	e027      	b.n	8002072 <__aeabi_dsub+0x2f6>
 8002022:	0008      	movs	r0, r1
 8002024:	4338      	orrs	r0, r7
 8002026:	d061      	beq.n	80020ec <__aeabi_dsub+0x370>
 8002028:	1e50      	subs	r0, r2, #1
 800202a:	2a01      	cmp	r2, #1
 800202c:	d100      	bne.n	8002030 <__aeabi_dsub+0x2b4>
 800202e:	e139      	b.n	80022a4 <__aeabi_dsub+0x528>
 8002030:	42a2      	cmp	r2, r4
 8002032:	d027      	beq.n	8002084 <__aeabi_dsub+0x308>
 8002034:	0002      	movs	r2, r0
 8002036:	e75d      	b.n	8001ef4 <__aeabi_dsub+0x178>
 8002038:	0002      	movs	r2, r0
 800203a:	391f      	subs	r1, #31
 800203c:	40ca      	lsrs	r2, r1
 800203e:	0011      	movs	r1, r2
 8002040:	2b20      	cmp	r3, #32
 8002042:	d003      	beq.n	800204c <__aeabi_dsub+0x2d0>
 8002044:	2240      	movs	r2, #64	; 0x40
 8002046:	1ad3      	subs	r3, r2, r3
 8002048:	4098      	lsls	r0, r3
 800204a:	4304      	orrs	r4, r0
 800204c:	1e63      	subs	r3, r4, #1
 800204e:	419c      	sbcs	r4, r3
 8002050:	2300      	movs	r3, #0
 8002052:	4699      	mov	r9, r3
 8002054:	4698      	mov	r8, r3
 8002056:	430c      	orrs	r4, r1
 8002058:	0763      	lsls	r3, r4, #29
 800205a:	d000      	beq.n	800205e <__aeabi_dsub+0x2e2>
 800205c:	e712      	b.n	8001e84 <__aeabi_dsub+0x108>
 800205e:	464b      	mov	r3, r9
 8002060:	464a      	mov	r2, r9
 8002062:	08e4      	lsrs	r4, r4, #3
 8002064:	075b      	lsls	r3, r3, #29
 8002066:	4323      	orrs	r3, r4
 8002068:	08d4      	lsrs	r4, r2, #3
 800206a:	4642      	mov	r2, r8
 800206c:	4919      	ldr	r1, [pc, #100]	; (80020d4 <__aeabi_dsub+0x358>)
 800206e:	428a      	cmp	r2, r1
 8002070:	d00e      	beq.n	8002090 <__aeabi_dsub+0x314>
 8002072:	0324      	lsls	r4, r4, #12
 8002074:	0552      	lsls	r2, r2, #21
 8002076:	0b24      	lsrs	r4, r4, #12
 8002078:	0d52      	lsrs	r2, r2, #21
 800207a:	e722      	b.n	8001ec2 <__aeabi_dsub+0x146>
 800207c:	000a      	movs	r2, r1
 800207e:	2400      	movs	r4, #0
 8002080:	2300      	movs	r3, #0
 8002082:	e71e      	b.n	8001ec2 <__aeabi_dsub+0x146>
 8002084:	08db      	lsrs	r3, r3, #3
 8002086:	4662      	mov	r2, ip
 8002088:	0752      	lsls	r2, r2, #29
 800208a:	4313      	orrs	r3, r2
 800208c:	4662      	mov	r2, ip
 800208e:	08d4      	lsrs	r4, r2, #3
 8002090:	001a      	movs	r2, r3
 8002092:	4322      	orrs	r2, r4
 8002094:	d100      	bne.n	8002098 <__aeabi_dsub+0x31c>
 8002096:	e1fc      	b.n	8002492 <__aeabi_dsub+0x716>
 8002098:	2280      	movs	r2, #128	; 0x80
 800209a:	0312      	lsls	r2, r2, #12
 800209c:	4314      	orrs	r4, r2
 800209e:	0324      	lsls	r4, r4, #12
 80020a0:	4a0c      	ldr	r2, [pc, #48]	; (80020d4 <__aeabi_dsub+0x358>)
 80020a2:	0b24      	lsrs	r4, r4, #12
 80020a4:	e70d      	b.n	8001ec2 <__aeabi_dsub+0x146>
 80020a6:	0020      	movs	r0, r4
 80020a8:	f000 fb2c 	bl	8002704 <__clzsi2>
 80020ac:	0001      	movs	r1, r0
 80020ae:	3118      	adds	r1, #24
 80020b0:	291f      	cmp	r1, #31
 80020b2:	dc00      	bgt.n	80020b6 <__aeabi_dsub+0x33a>
 80020b4:	e6c4      	b.n	8001e40 <__aeabi_dsub+0xc4>
 80020b6:	3808      	subs	r0, #8
 80020b8:	4084      	lsls	r4, r0
 80020ba:	4643      	mov	r3, r8
 80020bc:	0020      	movs	r0, r4
 80020be:	2400      	movs	r4, #0
 80020c0:	4588      	cmp	r8, r1
 80020c2:	dc00      	bgt.n	80020c6 <__aeabi_dsub+0x34a>
 80020c4:	e6c8      	b.n	8001e58 <__aeabi_dsub+0xdc>
 80020c6:	4a04      	ldr	r2, [pc, #16]	; (80020d8 <__aeabi_dsub+0x35c>)
 80020c8:	1a5b      	subs	r3, r3, r1
 80020ca:	4010      	ands	r0, r2
 80020cc:	4698      	mov	r8, r3
 80020ce:	4681      	mov	r9, r0
 80020d0:	e6d6      	b.n	8001e80 <__aeabi_dsub+0x104>
 80020d2:	46c0      	nop			; (mov r8, r8)
 80020d4:	000007ff 	.word	0x000007ff
 80020d8:	ff7fffff 	.word	0xff7fffff
 80020dc:	fffff801 	.word	0xfffff801
 80020e0:	000007fe 	.word	0x000007fe
 80020e4:	430f      	orrs	r7, r1
 80020e6:	1e7a      	subs	r2, r7, #1
 80020e8:	4197      	sbcs	r7, r2
 80020ea:	e691      	b.n	8001e10 <__aeabi_dsub+0x94>
 80020ec:	4661      	mov	r1, ip
 80020ee:	08db      	lsrs	r3, r3, #3
 80020f0:	0749      	lsls	r1, r1, #29
 80020f2:	430b      	orrs	r3, r1
 80020f4:	4661      	mov	r1, ip
 80020f6:	08cc      	lsrs	r4, r1, #3
 80020f8:	e7b8      	b.n	800206c <__aeabi_dsub+0x2f0>
 80020fa:	4640      	mov	r0, r8
 80020fc:	4cd3      	ldr	r4, [pc, #844]	; (800244c <__aeabi_dsub+0x6d0>)
 80020fe:	3001      	adds	r0, #1
 8002100:	4220      	tst	r0, r4
 8002102:	d000      	beq.n	8002106 <__aeabi_dsub+0x38a>
 8002104:	e0a2      	b.n	800224c <__aeabi_dsub+0x4d0>
 8002106:	4640      	mov	r0, r8
 8002108:	2800      	cmp	r0, #0
 800210a:	d000      	beq.n	800210e <__aeabi_dsub+0x392>
 800210c:	e101      	b.n	8002312 <__aeabi_dsub+0x596>
 800210e:	4660      	mov	r0, ip
 8002110:	4318      	orrs	r0, r3
 8002112:	d100      	bne.n	8002116 <__aeabi_dsub+0x39a>
 8002114:	e15e      	b.n	80023d4 <__aeabi_dsub+0x658>
 8002116:	0008      	movs	r0, r1
 8002118:	4338      	orrs	r0, r7
 800211a:	d000      	beq.n	800211e <__aeabi_dsub+0x3a2>
 800211c:	e15f      	b.n	80023de <__aeabi_dsub+0x662>
 800211e:	4661      	mov	r1, ip
 8002120:	08db      	lsrs	r3, r3, #3
 8002122:	0749      	lsls	r1, r1, #29
 8002124:	430b      	orrs	r3, r1
 8002126:	4661      	mov	r1, ip
 8002128:	08cc      	lsrs	r4, r1, #3
 800212a:	e7a2      	b.n	8002072 <__aeabi_dsub+0x2f6>
 800212c:	4dc8      	ldr	r5, [pc, #800]	; (8002450 <__aeabi_dsub+0x6d4>)
 800212e:	42a8      	cmp	r0, r5
 8002130:	d100      	bne.n	8002134 <__aeabi_dsub+0x3b8>
 8002132:	e0cf      	b.n	80022d4 <__aeabi_dsub+0x558>
 8002134:	2580      	movs	r5, #128	; 0x80
 8002136:	4664      	mov	r4, ip
 8002138:	042d      	lsls	r5, r5, #16
 800213a:	432c      	orrs	r4, r5
 800213c:	46a4      	mov	ip, r4
 800213e:	2a38      	cmp	r2, #56	; 0x38
 8002140:	dc56      	bgt.n	80021f0 <__aeabi_dsub+0x474>
 8002142:	2a1f      	cmp	r2, #31
 8002144:	dd00      	ble.n	8002148 <__aeabi_dsub+0x3cc>
 8002146:	e0d1      	b.n	80022ec <__aeabi_dsub+0x570>
 8002148:	2520      	movs	r5, #32
 800214a:	001e      	movs	r6, r3
 800214c:	1aad      	subs	r5, r5, r2
 800214e:	4664      	mov	r4, ip
 8002150:	40ab      	lsls	r3, r5
 8002152:	40ac      	lsls	r4, r5
 8002154:	40d6      	lsrs	r6, r2
 8002156:	1e5d      	subs	r5, r3, #1
 8002158:	41ab      	sbcs	r3, r5
 800215a:	4334      	orrs	r4, r6
 800215c:	4323      	orrs	r3, r4
 800215e:	4664      	mov	r4, ip
 8002160:	40d4      	lsrs	r4, r2
 8002162:	1b09      	subs	r1, r1, r4
 8002164:	e049      	b.n	80021fa <__aeabi_dsub+0x47e>
 8002166:	4660      	mov	r0, ip
 8002168:	1bdc      	subs	r4, r3, r7
 800216a:	1a46      	subs	r6, r0, r1
 800216c:	42a3      	cmp	r3, r4
 800216e:	4180      	sbcs	r0, r0
 8002170:	4240      	negs	r0, r0
 8002172:	4681      	mov	r9, r0
 8002174:	0030      	movs	r0, r6
 8002176:	464e      	mov	r6, r9
 8002178:	1b80      	subs	r0, r0, r6
 800217a:	4681      	mov	r9, r0
 800217c:	0200      	lsls	r0, r0, #8
 800217e:	d476      	bmi.n	800226e <__aeabi_dsub+0x4f2>
 8002180:	464b      	mov	r3, r9
 8002182:	4323      	orrs	r3, r4
 8002184:	d000      	beq.n	8002188 <__aeabi_dsub+0x40c>
 8002186:	e652      	b.n	8001e2e <__aeabi_dsub+0xb2>
 8002188:	2400      	movs	r4, #0
 800218a:	2500      	movs	r5, #0
 800218c:	e771      	b.n	8002072 <__aeabi_dsub+0x2f6>
 800218e:	4339      	orrs	r1, r7
 8002190:	000c      	movs	r4, r1
 8002192:	1e62      	subs	r2, r4, #1
 8002194:	4194      	sbcs	r4, r2
 8002196:	18e4      	adds	r4, r4, r3
 8002198:	429c      	cmp	r4, r3
 800219a:	419b      	sbcs	r3, r3
 800219c:	425b      	negs	r3, r3
 800219e:	4463      	add	r3, ip
 80021a0:	4699      	mov	r9, r3
 80021a2:	464b      	mov	r3, r9
 80021a4:	021b      	lsls	r3, r3, #8
 80021a6:	d400      	bmi.n	80021aa <__aeabi_dsub+0x42e>
 80021a8:	e756      	b.n	8002058 <__aeabi_dsub+0x2dc>
 80021aa:	2301      	movs	r3, #1
 80021ac:	469c      	mov	ip, r3
 80021ae:	4ba8      	ldr	r3, [pc, #672]	; (8002450 <__aeabi_dsub+0x6d4>)
 80021b0:	44e0      	add	r8, ip
 80021b2:	4598      	cmp	r8, r3
 80021b4:	d038      	beq.n	8002228 <__aeabi_dsub+0x4ac>
 80021b6:	464b      	mov	r3, r9
 80021b8:	48a6      	ldr	r0, [pc, #664]	; (8002454 <__aeabi_dsub+0x6d8>)
 80021ba:	2201      	movs	r2, #1
 80021bc:	4003      	ands	r3, r0
 80021be:	0018      	movs	r0, r3
 80021c0:	0863      	lsrs	r3, r4, #1
 80021c2:	4014      	ands	r4, r2
 80021c4:	431c      	orrs	r4, r3
 80021c6:	07c3      	lsls	r3, r0, #31
 80021c8:	431c      	orrs	r4, r3
 80021ca:	0843      	lsrs	r3, r0, #1
 80021cc:	4699      	mov	r9, r3
 80021ce:	e657      	b.n	8001e80 <__aeabi_dsub+0x104>
 80021d0:	0010      	movs	r0, r2
 80021d2:	000e      	movs	r6, r1
 80021d4:	3820      	subs	r0, #32
 80021d6:	40c6      	lsrs	r6, r0
 80021d8:	2a20      	cmp	r2, #32
 80021da:	d004      	beq.n	80021e6 <__aeabi_dsub+0x46a>
 80021dc:	2040      	movs	r0, #64	; 0x40
 80021de:	1a82      	subs	r2, r0, r2
 80021e0:	4091      	lsls	r1, r2
 80021e2:	430f      	orrs	r7, r1
 80021e4:	46b9      	mov	r9, r7
 80021e6:	464f      	mov	r7, r9
 80021e8:	1e7a      	subs	r2, r7, #1
 80021ea:	4197      	sbcs	r7, r2
 80021ec:	4337      	orrs	r7, r6
 80021ee:	e60f      	b.n	8001e10 <__aeabi_dsub+0x94>
 80021f0:	4662      	mov	r2, ip
 80021f2:	431a      	orrs	r2, r3
 80021f4:	0013      	movs	r3, r2
 80021f6:	1e5a      	subs	r2, r3, #1
 80021f8:	4193      	sbcs	r3, r2
 80021fa:	1afc      	subs	r4, r7, r3
 80021fc:	42a7      	cmp	r7, r4
 80021fe:	41bf      	sbcs	r7, r7
 8002200:	427f      	negs	r7, r7
 8002202:	1bcb      	subs	r3, r1, r7
 8002204:	4699      	mov	r9, r3
 8002206:	465d      	mov	r5, fp
 8002208:	4680      	mov	r8, r0
 800220a:	e608      	b.n	8001e1e <__aeabi_dsub+0xa2>
 800220c:	4666      	mov	r6, ip
 800220e:	431e      	orrs	r6, r3
 8002210:	d100      	bne.n	8002214 <__aeabi_dsub+0x498>
 8002212:	e0be      	b.n	8002392 <__aeabi_dsub+0x616>
 8002214:	1e56      	subs	r6, r2, #1
 8002216:	2a01      	cmp	r2, #1
 8002218:	d100      	bne.n	800221c <__aeabi_dsub+0x4a0>
 800221a:	e109      	b.n	8002430 <__aeabi_dsub+0x6b4>
 800221c:	4c8c      	ldr	r4, [pc, #560]	; (8002450 <__aeabi_dsub+0x6d4>)
 800221e:	42a2      	cmp	r2, r4
 8002220:	d100      	bne.n	8002224 <__aeabi_dsub+0x4a8>
 8002222:	e119      	b.n	8002458 <__aeabi_dsub+0x6dc>
 8002224:	0032      	movs	r2, r6
 8002226:	e6c1      	b.n	8001fac <__aeabi_dsub+0x230>
 8002228:	4642      	mov	r2, r8
 800222a:	2400      	movs	r4, #0
 800222c:	2300      	movs	r3, #0
 800222e:	e648      	b.n	8001ec2 <__aeabi_dsub+0x146>
 8002230:	2020      	movs	r0, #32
 8002232:	000c      	movs	r4, r1
 8002234:	1a80      	subs	r0, r0, r2
 8002236:	003e      	movs	r6, r7
 8002238:	4087      	lsls	r7, r0
 800223a:	4084      	lsls	r4, r0
 800223c:	40d6      	lsrs	r6, r2
 800223e:	1e78      	subs	r0, r7, #1
 8002240:	4187      	sbcs	r7, r0
 8002242:	40d1      	lsrs	r1, r2
 8002244:	4334      	orrs	r4, r6
 8002246:	433c      	orrs	r4, r7
 8002248:	448c      	add	ip, r1
 800224a:	e7a4      	b.n	8002196 <__aeabi_dsub+0x41a>
 800224c:	4a80      	ldr	r2, [pc, #512]	; (8002450 <__aeabi_dsub+0x6d4>)
 800224e:	4290      	cmp	r0, r2
 8002250:	d100      	bne.n	8002254 <__aeabi_dsub+0x4d8>
 8002252:	e0e9      	b.n	8002428 <__aeabi_dsub+0x6ac>
 8002254:	19df      	adds	r7, r3, r7
 8002256:	429f      	cmp	r7, r3
 8002258:	419b      	sbcs	r3, r3
 800225a:	4461      	add	r1, ip
 800225c:	425b      	negs	r3, r3
 800225e:	18c9      	adds	r1, r1, r3
 8002260:	07cc      	lsls	r4, r1, #31
 8002262:	087f      	lsrs	r7, r7, #1
 8002264:	084b      	lsrs	r3, r1, #1
 8002266:	4699      	mov	r9, r3
 8002268:	4680      	mov	r8, r0
 800226a:	433c      	orrs	r4, r7
 800226c:	e6f4      	b.n	8002058 <__aeabi_dsub+0x2dc>
 800226e:	1afc      	subs	r4, r7, r3
 8002270:	42a7      	cmp	r7, r4
 8002272:	41bf      	sbcs	r7, r7
 8002274:	4663      	mov	r3, ip
 8002276:	427f      	negs	r7, r7
 8002278:	1ac9      	subs	r1, r1, r3
 800227a:	1bcb      	subs	r3, r1, r7
 800227c:	4699      	mov	r9, r3
 800227e:	465d      	mov	r5, fp
 8002280:	e5d5      	b.n	8001e2e <__aeabi_dsub+0xb2>
 8002282:	08ff      	lsrs	r7, r7, #3
 8002284:	074b      	lsls	r3, r1, #29
 8002286:	465d      	mov	r5, fp
 8002288:	433b      	orrs	r3, r7
 800228a:	08cc      	lsrs	r4, r1, #3
 800228c:	e6ee      	b.n	800206c <__aeabi_dsub+0x2f0>
 800228e:	4662      	mov	r2, ip
 8002290:	431a      	orrs	r2, r3
 8002292:	d000      	beq.n	8002296 <__aeabi_dsub+0x51a>
 8002294:	e082      	b.n	800239c <__aeabi_dsub+0x620>
 8002296:	000b      	movs	r3, r1
 8002298:	433b      	orrs	r3, r7
 800229a:	d11b      	bne.n	80022d4 <__aeabi_dsub+0x558>
 800229c:	2480      	movs	r4, #128	; 0x80
 800229e:	2500      	movs	r5, #0
 80022a0:	0324      	lsls	r4, r4, #12
 80022a2:	e6f9      	b.n	8002098 <__aeabi_dsub+0x31c>
 80022a4:	19dc      	adds	r4, r3, r7
 80022a6:	429c      	cmp	r4, r3
 80022a8:	419b      	sbcs	r3, r3
 80022aa:	4461      	add	r1, ip
 80022ac:	4689      	mov	r9, r1
 80022ae:	425b      	negs	r3, r3
 80022b0:	4499      	add	r9, r3
 80022b2:	464b      	mov	r3, r9
 80022b4:	021b      	lsls	r3, r3, #8
 80022b6:	d444      	bmi.n	8002342 <__aeabi_dsub+0x5c6>
 80022b8:	2301      	movs	r3, #1
 80022ba:	4698      	mov	r8, r3
 80022bc:	e6cc      	b.n	8002058 <__aeabi_dsub+0x2dc>
 80022be:	1bdc      	subs	r4, r3, r7
 80022c0:	4662      	mov	r2, ip
 80022c2:	42a3      	cmp	r3, r4
 80022c4:	419b      	sbcs	r3, r3
 80022c6:	1a51      	subs	r1, r2, r1
 80022c8:	425b      	negs	r3, r3
 80022ca:	1acb      	subs	r3, r1, r3
 80022cc:	4699      	mov	r9, r3
 80022ce:	2301      	movs	r3, #1
 80022d0:	4698      	mov	r8, r3
 80022d2:	e5a4      	b.n	8001e1e <__aeabi_dsub+0xa2>
 80022d4:	08ff      	lsrs	r7, r7, #3
 80022d6:	074b      	lsls	r3, r1, #29
 80022d8:	465d      	mov	r5, fp
 80022da:	433b      	orrs	r3, r7
 80022dc:	08cc      	lsrs	r4, r1, #3
 80022de:	e6d7      	b.n	8002090 <__aeabi_dsub+0x314>
 80022e0:	4662      	mov	r2, ip
 80022e2:	431a      	orrs	r2, r3
 80022e4:	0014      	movs	r4, r2
 80022e6:	1e63      	subs	r3, r4, #1
 80022e8:	419c      	sbcs	r4, r3
 80022ea:	e679      	b.n	8001fe0 <__aeabi_dsub+0x264>
 80022ec:	0015      	movs	r5, r2
 80022ee:	4664      	mov	r4, ip
 80022f0:	3d20      	subs	r5, #32
 80022f2:	40ec      	lsrs	r4, r5
 80022f4:	46a0      	mov	r8, r4
 80022f6:	2a20      	cmp	r2, #32
 80022f8:	d005      	beq.n	8002306 <__aeabi_dsub+0x58a>
 80022fa:	2540      	movs	r5, #64	; 0x40
 80022fc:	4664      	mov	r4, ip
 80022fe:	1aaa      	subs	r2, r5, r2
 8002300:	4094      	lsls	r4, r2
 8002302:	4323      	orrs	r3, r4
 8002304:	469a      	mov	sl, r3
 8002306:	4654      	mov	r4, sl
 8002308:	1e63      	subs	r3, r4, #1
 800230a:	419c      	sbcs	r4, r3
 800230c:	4643      	mov	r3, r8
 800230e:	4323      	orrs	r3, r4
 8002310:	e773      	b.n	80021fa <__aeabi_dsub+0x47e>
 8002312:	4662      	mov	r2, ip
 8002314:	431a      	orrs	r2, r3
 8002316:	d023      	beq.n	8002360 <__aeabi_dsub+0x5e4>
 8002318:	000a      	movs	r2, r1
 800231a:	433a      	orrs	r2, r7
 800231c:	d000      	beq.n	8002320 <__aeabi_dsub+0x5a4>
 800231e:	e0a0      	b.n	8002462 <__aeabi_dsub+0x6e6>
 8002320:	4662      	mov	r2, ip
 8002322:	08db      	lsrs	r3, r3, #3
 8002324:	0752      	lsls	r2, r2, #29
 8002326:	4313      	orrs	r3, r2
 8002328:	4662      	mov	r2, ip
 800232a:	08d4      	lsrs	r4, r2, #3
 800232c:	e6b0      	b.n	8002090 <__aeabi_dsub+0x314>
 800232e:	000b      	movs	r3, r1
 8002330:	433b      	orrs	r3, r7
 8002332:	d100      	bne.n	8002336 <__aeabi_dsub+0x5ba>
 8002334:	e728      	b.n	8002188 <__aeabi_dsub+0x40c>
 8002336:	08ff      	lsrs	r7, r7, #3
 8002338:	074b      	lsls	r3, r1, #29
 800233a:	465d      	mov	r5, fp
 800233c:	433b      	orrs	r3, r7
 800233e:	08cc      	lsrs	r4, r1, #3
 8002340:	e697      	b.n	8002072 <__aeabi_dsub+0x2f6>
 8002342:	2302      	movs	r3, #2
 8002344:	4698      	mov	r8, r3
 8002346:	e736      	b.n	80021b6 <__aeabi_dsub+0x43a>
 8002348:	1afc      	subs	r4, r7, r3
 800234a:	42a7      	cmp	r7, r4
 800234c:	41bf      	sbcs	r7, r7
 800234e:	4663      	mov	r3, ip
 8002350:	427f      	negs	r7, r7
 8002352:	1ac9      	subs	r1, r1, r3
 8002354:	1bcb      	subs	r3, r1, r7
 8002356:	4699      	mov	r9, r3
 8002358:	2301      	movs	r3, #1
 800235a:	465d      	mov	r5, fp
 800235c:	4698      	mov	r8, r3
 800235e:	e55e      	b.n	8001e1e <__aeabi_dsub+0xa2>
 8002360:	074b      	lsls	r3, r1, #29
 8002362:	08ff      	lsrs	r7, r7, #3
 8002364:	433b      	orrs	r3, r7
 8002366:	08cc      	lsrs	r4, r1, #3
 8002368:	e692      	b.n	8002090 <__aeabi_dsub+0x314>
 800236a:	1bdc      	subs	r4, r3, r7
 800236c:	4660      	mov	r0, ip
 800236e:	42a3      	cmp	r3, r4
 8002370:	41b6      	sbcs	r6, r6
 8002372:	1a40      	subs	r0, r0, r1
 8002374:	4276      	negs	r6, r6
 8002376:	1b80      	subs	r0, r0, r6
 8002378:	4681      	mov	r9, r0
 800237a:	0200      	lsls	r0, r0, #8
 800237c:	d560      	bpl.n	8002440 <__aeabi_dsub+0x6c4>
 800237e:	1afc      	subs	r4, r7, r3
 8002380:	42a7      	cmp	r7, r4
 8002382:	41bf      	sbcs	r7, r7
 8002384:	4663      	mov	r3, ip
 8002386:	427f      	negs	r7, r7
 8002388:	1ac9      	subs	r1, r1, r3
 800238a:	1bcb      	subs	r3, r1, r7
 800238c:	4699      	mov	r9, r3
 800238e:	465d      	mov	r5, fp
 8002390:	e576      	b.n	8001e80 <__aeabi_dsub+0x104>
 8002392:	08ff      	lsrs	r7, r7, #3
 8002394:	074b      	lsls	r3, r1, #29
 8002396:	433b      	orrs	r3, r7
 8002398:	08cc      	lsrs	r4, r1, #3
 800239a:	e667      	b.n	800206c <__aeabi_dsub+0x2f0>
 800239c:	000a      	movs	r2, r1
 800239e:	08db      	lsrs	r3, r3, #3
 80023a0:	433a      	orrs	r2, r7
 80023a2:	d100      	bne.n	80023a6 <__aeabi_dsub+0x62a>
 80023a4:	e66f      	b.n	8002086 <__aeabi_dsub+0x30a>
 80023a6:	4662      	mov	r2, ip
 80023a8:	0752      	lsls	r2, r2, #29
 80023aa:	4313      	orrs	r3, r2
 80023ac:	4662      	mov	r2, ip
 80023ae:	08d4      	lsrs	r4, r2, #3
 80023b0:	2280      	movs	r2, #128	; 0x80
 80023b2:	0312      	lsls	r2, r2, #12
 80023b4:	4214      	tst	r4, r2
 80023b6:	d007      	beq.n	80023c8 <__aeabi_dsub+0x64c>
 80023b8:	08c8      	lsrs	r0, r1, #3
 80023ba:	4210      	tst	r0, r2
 80023bc:	d104      	bne.n	80023c8 <__aeabi_dsub+0x64c>
 80023be:	465d      	mov	r5, fp
 80023c0:	0004      	movs	r4, r0
 80023c2:	08fb      	lsrs	r3, r7, #3
 80023c4:	0749      	lsls	r1, r1, #29
 80023c6:	430b      	orrs	r3, r1
 80023c8:	0f5a      	lsrs	r2, r3, #29
 80023ca:	00db      	lsls	r3, r3, #3
 80023cc:	08db      	lsrs	r3, r3, #3
 80023ce:	0752      	lsls	r2, r2, #29
 80023d0:	4313      	orrs	r3, r2
 80023d2:	e65d      	b.n	8002090 <__aeabi_dsub+0x314>
 80023d4:	074b      	lsls	r3, r1, #29
 80023d6:	08ff      	lsrs	r7, r7, #3
 80023d8:	433b      	orrs	r3, r7
 80023da:	08cc      	lsrs	r4, r1, #3
 80023dc:	e649      	b.n	8002072 <__aeabi_dsub+0x2f6>
 80023de:	19dc      	adds	r4, r3, r7
 80023e0:	429c      	cmp	r4, r3
 80023e2:	419b      	sbcs	r3, r3
 80023e4:	4461      	add	r1, ip
 80023e6:	4689      	mov	r9, r1
 80023e8:	425b      	negs	r3, r3
 80023ea:	4499      	add	r9, r3
 80023ec:	464b      	mov	r3, r9
 80023ee:	021b      	lsls	r3, r3, #8
 80023f0:	d400      	bmi.n	80023f4 <__aeabi_dsub+0x678>
 80023f2:	e631      	b.n	8002058 <__aeabi_dsub+0x2dc>
 80023f4:	464a      	mov	r2, r9
 80023f6:	4b17      	ldr	r3, [pc, #92]	; (8002454 <__aeabi_dsub+0x6d8>)
 80023f8:	401a      	ands	r2, r3
 80023fa:	2301      	movs	r3, #1
 80023fc:	4691      	mov	r9, r2
 80023fe:	4698      	mov	r8, r3
 8002400:	e62a      	b.n	8002058 <__aeabi_dsub+0x2dc>
 8002402:	0016      	movs	r6, r2
 8002404:	4664      	mov	r4, ip
 8002406:	3e20      	subs	r6, #32
 8002408:	40f4      	lsrs	r4, r6
 800240a:	46a0      	mov	r8, r4
 800240c:	2a20      	cmp	r2, #32
 800240e:	d005      	beq.n	800241c <__aeabi_dsub+0x6a0>
 8002410:	2640      	movs	r6, #64	; 0x40
 8002412:	4664      	mov	r4, ip
 8002414:	1ab2      	subs	r2, r6, r2
 8002416:	4094      	lsls	r4, r2
 8002418:	4323      	orrs	r3, r4
 800241a:	469a      	mov	sl, r3
 800241c:	4654      	mov	r4, sl
 800241e:	1e63      	subs	r3, r4, #1
 8002420:	419c      	sbcs	r4, r3
 8002422:	4643      	mov	r3, r8
 8002424:	431c      	orrs	r4, r3
 8002426:	e5db      	b.n	8001fe0 <__aeabi_dsub+0x264>
 8002428:	0002      	movs	r2, r0
 800242a:	2400      	movs	r4, #0
 800242c:	2300      	movs	r3, #0
 800242e:	e548      	b.n	8001ec2 <__aeabi_dsub+0x146>
 8002430:	19dc      	adds	r4, r3, r7
 8002432:	42bc      	cmp	r4, r7
 8002434:	41bf      	sbcs	r7, r7
 8002436:	4461      	add	r1, ip
 8002438:	4689      	mov	r9, r1
 800243a:	427f      	negs	r7, r7
 800243c:	44b9      	add	r9, r7
 800243e:	e738      	b.n	80022b2 <__aeabi_dsub+0x536>
 8002440:	464b      	mov	r3, r9
 8002442:	4323      	orrs	r3, r4
 8002444:	d100      	bne.n	8002448 <__aeabi_dsub+0x6cc>
 8002446:	e69f      	b.n	8002188 <__aeabi_dsub+0x40c>
 8002448:	e606      	b.n	8002058 <__aeabi_dsub+0x2dc>
 800244a:	46c0      	nop			; (mov r8, r8)
 800244c:	000007fe 	.word	0x000007fe
 8002450:	000007ff 	.word	0x000007ff
 8002454:	ff7fffff 	.word	0xff7fffff
 8002458:	08ff      	lsrs	r7, r7, #3
 800245a:	074b      	lsls	r3, r1, #29
 800245c:	433b      	orrs	r3, r7
 800245e:	08cc      	lsrs	r4, r1, #3
 8002460:	e616      	b.n	8002090 <__aeabi_dsub+0x314>
 8002462:	4662      	mov	r2, ip
 8002464:	08db      	lsrs	r3, r3, #3
 8002466:	0752      	lsls	r2, r2, #29
 8002468:	4313      	orrs	r3, r2
 800246a:	4662      	mov	r2, ip
 800246c:	08d4      	lsrs	r4, r2, #3
 800246e:	2280      	movs	r2, #128	; 0x80
 8002470:	0312      	lsls	r2, r2, #12
 8002472:	4214      	tst	r4, r2
 8002474:	d007      	beq.n	8002486 <__aeabi_dsub+0x70a>
 8002476:	08c8      	lsrs	r0, r1, #3
 8002478:	4210      	tst	r0, r2
 800247a:	d104      	bne.n	8002486 <__aeabi_dsub+0x70a>
 800247c:	465d      	mov	r5, fp
 800247e:	0004      	movs	r4, r0
 8002480:	08fb      	lsrs	r3, r7, #3
 8002482:	0749      	lsls	r1, r1, #29
 8002484:	430b      	orrs	r3, r1
 8002486:	0f5a      	lsrs	r2, r3, #29
 8002488:	00db      	lsls	r3, r3, #3
 800248a:	0752      	lsls	r2, r2, #29
 800248c:	08db      	lsrs	r3, r3, #3
 800248e:	4313      	orrs	r3, r2
 8002490:	e5fe      	b.n	8002090 <__aeabi_dsub+0x314>
 8002492:	2300      	movs	r3, #0
 8002494:	4a01      	ldr	r2, [pc, #4]	; (800249c <__aeabi_dsub+0x720>)
 8002496:	001c      	movs	r4, r3
 8002498:	e513      	b.n	8001ec2 <__aeabi_dsub+0x146>
 800249a:	46c0      	nop			; (mov r8, r8)
 800249c:	000007ff 	.word	0x000007ff

080024a0 <__aeabi_dcmpun>:
 80024a0:	b570      	push	{r4, r5, r6, lr}
 80024a2:	0005      	movs	r5, r0
 80024a4:	480c      	ldr	r0, [pc, #48]	; (80024d8 <__aeabi_dcmpun+0x38>)
 80024a6:	031c      	lsls	r4, r3, #12
 80024a8:	0016      	movs	r6, r2
 80024aa:	005b      	lsls	r3, r3, #1
 80024ac:	030a      	lsls	r2, r1, #12
 80024ae:	0049      	lsls	r1, r1, #1
 80024b0:	0b12      	lsrs	r2, r2, #12
 80024b2:	0d49      	lsrs	r1, r1, #21
 80024b4:	0b24      	lsrs	r4, r4, #12
 80024b6:	0d5b      	lsrs	r3, r3, #21
 80024b8:	4281      	cmp	r1, r0
 80024ba:	d008      	beq.n	80024ce <__aeabi_dcmpun+0x2e>
 80024bc:	4a06      	ldr	r2, [pc, #24]	; (80024d8 <__aeabi_dcmpun+0x38>)
 80024be:	2000      	movs	r0, #0
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d103      	bne.n	80024cc <__aeabi_dcmpun+0x2c>
 80024c4:	0020      	movs	r0, r4
 80024c6:	4330      	orrs	r0, r6
 80024c8:	1e43      	subs	r3, r0, #1
 80024ca:	4198      	sbcs	r0, r3
 80024cc:	bd70      	pop	{r4, r5, r6, pc}
 80024ce:	2001      	movs	r0, #1
 80024d0:	432a      	orrs	r2, r5
 80024d2:	d1fb      	bne.n	80024cc <__aeabi_dcmpun+0x2c>
 80024d4:	e7f2      	b.n	80024bc <__aeabi_dcmpun+0x1c>
 80024d6:	46c0      	nop			; (mov r8, r8)
 80024d8:	000007ff 	.word	0x000007ff

080024dc <__aeabi_d2iz>:
 80024dc:	000a      	movs	r2, r1
 80024de:	b530      	push	{r4, r5, lr}
 80024e0:	4c13      	ldr	r4, [pc, #76]	; (8002530 <__aeabi_d2iz+0x54>)
 80024e2:	0053      	lsls	r3, r2, #1
 80024e4:	0309      	lsls	r1, r1, #12
 80024e6:	0005      	movs	r5, r0
 80024e8:	0b09      	lsrs	r1, r1, #12
 80024ea:	2000      	movs	r0, #0
 80024ec:	0d5b      	lsrs	r3, r3, #21
 80024ee:	0fd2      	lsrs	r2, r2, #31
 80024f0:	42a3      	cmp	r3, r4
 80024f2:	dd04      	ble.n	80024fe <__aeabi_d2iz+0x22>
 80024f4:	480f      	ldr	r0, [pc, #60]	; (8002534 <__aeabi_d2iz+0x58>)
 80024f6:	4283      	cmp	r3, r0
 80024f8:	dd02      	ble.n	8002500 <__aeabi_d2iz+0x24>
 80024fa:	4b0f      	ldr	r3, [pc, #60]	; (8002538 <__aeabi_d2iz+0x5c>)
 80024fc:	18d0      	adds	r0, r2, r3
 80024fe:	bd30      	pop	{r4, r5, pc}
 8002500:	2080      	movs	r0, #128	; 0x80
 8002502:	0340      	lsls	r0, r0, #13
 8002504:	4301      	orrs	r1, r0
 8002506:	480d      	ldr	r0, [pc, #52]	; (800253c <__aeabi_d2iz+0x60>)
 8002508:	1ac0      	subs	r0, r0, r3
 800250a:	281f      	cmp	r0, #31
 800250c:	dd08      	ble.n	8002520 <__aeabi_d2iz+0x44>
 800250e:	480c      	ldr	r0, [pc, #48]	; (8002540 <__aeabi_d2iz+0x64>)
 8002510:	1ac3      	subs	r3, r0, r3
 8002512:	40d9      	lsrs	r1, r3
 8002514:	000b      	movs	r3, r1
 8002516:	4258      	negs	r0, r3
 8002518:	2a00      	cmp	r2, #0
 800251a:	d1f0      	bne.n	80024fe <__aeabi_d2iz+0x22>
 800251c:	0018      	movs	r0, r3
 800251e:	e7ee      	b.n	80024fe <__aeabi_d2iz+0x22>
 8002520:	4c08      	ldr	r4, [pc, #32]	; (8002544 <__aeabi_d2iz+0x68>)
 8002522:	40c5      	lsrs	r5, r0
 8002524:	46a4      	mov	ip, r4
 8002526:	4463      	add	r3, ip
 8002528:	4099      	lsls	r1, r3
 800252a:	000b      	movs	r3, r1
 800252c:	432b      	orrs	r3, r5
 800252e:	e7f2      	b.n	8002516 <__aeabi_d2iz+0x3a>
 8002530:	000003fe 	.word	0x000003fe
 8002534:	0000041d 	.word	0x0000041d
 8002538:	7fffffff 	.word	0x7fffffff
 800253c:	00000433 	.word	0x00000433
 8002540:	00000413 	.word	0x00000413
 8002544:	fffffbed 	.word	0xfffffbed

08002548 <__aeabi_i2d>:
 8002548:	b570      	push	{r4, r5, r6, lr}
 800254a:	2800      	cmp	r0, #0
 800254c:	d016      	beq.n	800257c <__aeabi_i2d+0x34>
 800254e:	17c3      	asrs	r3, r0, #31
 8002550:	18c5      	adds	r5, r0, r3
 8002552:	405d      	eors	r5, r3
 8002554:	0fc4      	lsrs	r4, r0, #31
 8002556:	0028      	movs	r0, r5
 8002558:	f000 f8d4 	bl	8002704 <__clzsi2>
 800255c:	4a11      	ldr	r2, [pc, #68]	; (80025a4 <__aeabi_i2d+0x5c>)
 800255e:	1a12      	subs	r2, r2, r0
 8002560:	280a      	cmp	r0, #10
 8002562:	dc16      	bgt.n	8002592 <__aeabi_i2d+0x4a>
 8002564:	0003      	movs	r3, r0
 8002566:	002e      	movs	r6, r5
 8002568:	3315      	adds	r3, #21
 800256a:	409e      	lsls	r6, r3
 800256c:	230b      	movs	r3, #11
 800256e:	1a18      	subs	r0, r3, r0
 8002570:	40c5      	lsrs	r5, r0
 8002572:	0552      	lsls	r2, r2, #21
 8002574:	032d      	lsls	r5, r5, #12
 8002576:	0b2d      	lsrs	r5, r5, #12
 8002578:	0d53      	lsrs	r3, r2, #21
 800257a:	e003      	b.n	8002584 <__aeabi_i2d+0x3c>
 800257c:	2400      	movs	r4, #0
 800257e:	2300      	movs	r3, #0
 8002580:	2500      	movs	r5, #0
 8002582:	2600      	movs	r6, #0
 8002584:	051b      	lsls	r3, r3, #20
 8002586:	432b      	orrs	r3, r5
 8002588:	07e4      	lsls	r4, r4, #31
 800258a:	4323      	orrs	r3, r4
 800258c:	0030      	movs	r0, r6
 800258e:	0019      	movs	r1, r3
 8002590:	bd70      	pop	{r4, r5, r6, pc}
 8002592:	380b      	subs	r0, #11
 8002594:	4085      	lsls	r5, r0
 8002596:	0552      	lsls	r2, r2, #21
 8002598:	032d      	lsls	r5, r5, #12
 800259a:	2600      	movs	r6, #0
 800259c:	0b2d      	lsrs	r5, r5, #12
 800259e:	0d53      	lsrs	r3, r2, #21
 80025a0:	e7f0      	b.n	8002584 <__aeabi_i2d+0x3c>
 80025a2:	46c0      	nop			; (mov r8, r8)
 80025a4:	0000041e 	.word	0x0000041e

080025a8 <__aeabi_ui2d>:
 80025a8:	b510      	push	{r4, lr}
 80025aa:	1e04      	subs	r4, r0, #0
 80025ac:	d010      	beq.n	80025d0 <__aeabi_ui2d+0x28>
 80025ae:	f000 f8a9 	bl	8002704 <__clzsi2>
 80025b2:	4b0f      	ldr	r3, [pc, #60]	; (80025f0 <__aeabi_ui2d+0x48>)
 80025b4:	1a1b      	subs	r3, r3, r0
 80025b6:	280a      	cmp	r0, #10
 80025b8:	dc11      	bgt.n	80025de <__aeabi_ui2d+0x36>
 80025ba:	220b      	movs	r2, #11
 80025bc:	0021      	movs	r1, r4
 80025be:	1a12      	subs	r2, r2, r0
 80025c0:	40d1      	lsrs	r1, r2
 80025c2:	3015      	adds	r0, #21
 80025c4:	030a      	lsls	r2, r1, #12
 80025c6:	055b      	lsls	r3, r3, #21
 80025c8:	4084      	lsls	r4, r0
 80025ca:	0b12      	lsrs	r2, r2, #12
 80025cc:	0d5b      	lsrs	r3, r3, #21
 80025ce:	e001      	b.n	80025d4 <__aeabi_ui2d+0x2c>
 80025d0:	2300      	movs	r3, #0
 80025d2:	2200      	movs	r2, #0
 80025d4:	051b      	lsls	r3, r3, #20
 80025d6:	4313      	orrs	r3, r2
 80025d8:	0020      	movs	r0, r4
 80025da:	0019      	movs	r1, r3
 80025dc:	bd10      	pop	{r4, pc}
 80025de:	0022      	movs	r2, r4
 80025e0:	380b      	subs	r0, #11
 80025e2:	4082      	lsls	r2, r0
 80025e4:	055b      	lsls	r3, r3, #21
 80025e6:	0312      	lsls	r2, r2, #12
 80025e8:	2400      	movs	r4, #0
 80025ea:	0b12      	lsrs	r2, r2, #12
 80025ec:	0d5b      	lsrs	r3, r3, #21
 80025ee:	e7f1      	b.n	80025d4 <__aeabi_ui2d+0x2c>
 80025f0:	0000041e 	.word	0x0000041e

080025f4 <__aeabi_d2f>:
 80025f4:	0002      	movs	r2, r0
 80025f6:	004b      	lsls	r3, r1, #1
 80025f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025fa:	0d5b      	lsrs	r3, r3, #21
 80025fc:	030c      	lsls	r4, r1, #12
 80025fe:	4e3d      	ldr	r6, [pc, #244]	; (80026f4 <__aeabi_d2f+0x100>)
 8002600:	0a64      	lsrs	r4, r4, #9
 8002602:	0f40      	lsrs	r0, r0, #29
 8002604:	1c5f      	adds	r7, r3, #1
 8002606:	0fc9      	lsrs	r1, r1, #31
 8002608:	4304      	orrs	r4, r0
 800260a:	00d5      	lsls	r5, r2, #3
 800260c:	4237      	tst	r7, r6
 800260e:	d00a      	beq.n	8002626 <__aeabi_d2f+0x32>
 8002610:	4839      	ldr	r0, [pc, #228]	; (80026f8 <__aeabi_d2f+0x104>)
 8002612:	181e      	adds	r6, r3, r0
 8002614:	2efe      	cmp	r6, #254	; 0xfe
 8002616:	dd16      	ble.n	8002646 <__aeabi_d2f+0x52>
 8002618:	20ff      	movs	r0, #255	; 0xff
 800261a:	2400      	movs	r4, #0
 800261c:	05c0      	lsls	r0, r0, #23
 800261e:	4320      	orrs	r0, r4
 8002620:	07c9      	lsls	r1, r1, #31
 8002622:	4308      	orrs	r0, r1
 8002624:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002626:	2b00      	cmp	r3, #0
 8002628:	d106      	bne.n	8002638 <__aeabi_d2f+0x44>
 800262a:	432c      	orrs	r4, r5
 800262c:	d026      	beq.n	800267c <__aeabi_d2f+0x88>
 800262e:	2205      	movs	r2, #5
 8002630:	0192      	lsls	r2, r2, #6
 8002632:	0a54      	lsrs	r4, r2, #9
 8002634:	b2d8      	uxtb	r0, r3
 8002636:	e7f1      	b.n	800261c <__aeabi_d2f+0x28>
 8002638:	4325      	orrs	r5, r4
 800263a:	d0ed      	beq.n	8002618 <__aeabi_d2f+0x24>
 800263c:	2080      	movs	r0, #128	; 0x80
 800263e:	03c0      	lsls	r0, r0, #15
 8002640:	4304      	orrs	r4, r0
 8002642:	20ff      	movs	r0, #255	; 0xff
 8002644:	e7ea      	b.n	800261c <__aeabi_d2f+0x28>
 8002646:	2e00      	cmp	r6, #0
 8002648:	dd1b      	ble.n	8002682 <__aeabi_d2f+0x8e>
 800264a:	0192      	lsls	r2, r2, #6
 800264c:	1e53      	subs	r3, r2, #1
 800264e:	419a      	sbcs	r2, r3
 8002650:	00e4      	lsls	r4, r4, #3
 8002652:	0f6d      	lsrs	r5, r5, #29
 8002654:	4322      	orrs	r2, r4
 8002656:	432a      	orrs	r2, r5
 8002658:	0753      	lsls	r3, r2, #29
 800265a:	d048      	beq.n	80026ee <__aeabi_d2f+0xfa>
 800265c:	230f      	movs	r3, #15
 800265e:	4013      	ands	r3, r2
 8002660:	2b04      	cmp	r3, #4
 8002662:	d000      	beq.n	8002666 <__aeabi_d2f+0x72>
 8002664:	3204      	adds	r2, #4
 8002666:	2380      	movs	r3, #128	; 0x80
 8002668:	04db      	lsls	r3, r3, #19
 800266a:	4013      	ands	r3, r2
 800266c:	d03f      	beq.n	80026ee <__aeabi_d2f+0xfa>
 800266e:	1c70      	adds	r0, r6, #1
 8002670:	2efe      	cmp	r6, #254	; 0xfe
 8002672:	d0d1      	beq.n	8002618 <__aeabi_d2f+0x24>
 8002674:	0192      	lsls	r2, r2, #6
 8002676:	0a54      	lsrs	r4, r2, #9
 8002678:	b2c0      	uxtb	r0, r0
 800267a:	e7cf      	b.n	800261c <__aeabi_d2f+0x28>
 800267c:	2000      	movs	r0, #0
 800267e:	2400      	movs	r4, #0
 8002680:	e7cc      	b.n	800261c <__aeabi_d2f+0x28>
 8002682:	0032      	movs	r2, r6
 8002684:	3217      	adds	r2, #23
 8002686:	db22      	blt.n	80026ce <__aeabi_d2f+0xda>
 8002688:	2080      	movs	r0, #128	; 0x80
 800268a:	0400      	lsls	r0, r0, #16
 800268c:	4320      	orrs	r0, r4
 800268e:	241e      	movs	r4, #30
 8002690:	1ba4      	subs	r4, r4, r6
 8002692:	2c1f      	cmp	r4, #31
 8002694:	dd1d      	ble.n	80026d2 <__aeabi_d2f+0xde>
 8002696:	2202      	movs	r2, #2
 8002698:	4252      	negs	r2, r2
 800269a:	1b96      	subs	r6, r2, r6
 800269c:	0002      	movs	r2, r0
 800269e:	40f2      	lsrs	r2, r6
 80026a0:	0016      	movs	r6, r2
 80026a2:	2c20      	cmp	r4, #32
 80026a4:	d004      	beq.n	80026b0 <__aeabi_d2f+0xbc>
 80026a6:	4a15      	ldr	r2, [pc, #84]	; (80026fc <__aeabi_d2f+0x108>)
 80026a8:	4694      	mov	ip, r2
 80026aa:	4463      	add	r3, ip
 80026ac:	4098      	lsls	r0, r3
 80026ae:	4305      	orrs	r5, r0
 80026b0:	002a      	movs	r2, r5
 80026b2:	1e53      	subs	r3, r2, #1
 80026b4:	419a      	sbcs	r2, r3
 80026b6:	4332      	orrs	r2, r6
 80026b8:	2600      	movs	r6, #0
 80026ba:	0753      	lsls	r3, r2, #29
 80026bc:	d1ce      	bne.n	800265c <__aeabi_d2f+0x68>
 80026be:	2480      	movs	r4, #128	; 0x80
 80026c0:	0013      	movs	r3, r2
 80026c2:	04e4      	lsls	r4, r4, #19
 80026c4:	2001      	movs	r0, #1
 80026c6:	4023      	ands	r3, r4
 80026c8:	4222      	tst	r2, r4
 80026ca:	d1d3      	bne.n	8002674 <__aeabi_d2f+0x80>
 80026cc:	e7b0      	b.n	8002630 <__aeabi_d2f+0x3c>
 80026ce:	2300      	movs	r3, #0
 80026d0:	e7ad      	b.n	800262e <__aeabi_d2f+0x3a>
 80026d2:	4a0b      	ldr	r2, [pc, #44]	; (8002700 <__aeabi_d2f+0x10c>)
 80026d4:	4694      	mov	ip, r2
 80026d6:	002a      	movs	r2, r5
 80026d8:	40e2      	lsrs	r2, r4
 80026da:	0014      	movs	r4, r2
 80026dc:	002a      	movs	r2, r5
 80026de:	4463      	add	r3, ip
 80026e0:	409a      	lsls	r2, r3
 80026e2:	4098      	lsls	r0, r3
 80026e4:	1e55      	subs	r5, r2, #1
 80026e6:	41aa      	sbcs	r2, r5
 80026e8:	4302      	orrs	r2, r0
 80026ea:	4322      	orrs	r2, r4
 80026ec:	e7e4      	b.n	80026b8 <__aeabi_d2f+0xc4>
 80026ee:	0033      	movs	r3, r6
 80026f0:	e79e      	b.n	8002630 <__aeabi_d2f+0x3c>
 80026f2:	46c0      	nop			; (mov r8, r8)
 80026f4:	000007fe 	.word	0x000007fe
 80026f8:	fffffc80 	.word	0xfffffc80
 80026fc:	fffffca2 	.word	0xfffffca2
 8002700:	fffffc82 	.word	0xfffffc82

08002704 <__clzsi2>:
 8002704:	211c      	movs	r1, #28
 8002706:	2301      	movs	r3, #1
 8002708:	041b      	lsls	r3, r3, #16
 800270a:	4298      	cmp	r0, r3
 800270c:	d301      	bcc.n	8002712 <__clzsi2+0xe>
 800270e:	0c00      	lsrs	r0, r0, #16
 8002710:	3910      	subs	r1, #16
 8002712:	0a1b      	lsrs	r3, r3, #8
 8002714:	4298      	cmp	r0, r3
 8002716:	d301      	bcc.n	800271c <__clzsi2+0x18>
 8002718:	0a00      	lsrs	r0, r0, #8
 800271a:	3908      	subs	r1, #8
 800271c:	091b      	lsrs	r3, r3, #4
 800271e:	4298      	cmp	r0, r3
 8002720:	d301      	bcc.n	8002726 <__clzsi2+0x22>
 8002722:	0900      	lsrs	r0, r0, #4
 8002724:	3904      	subs	r1, #4
 8002726:	a202      	add	r2, pc, #8	; (adr r2, 8002730 <__clzsi2+0x2c>)
 8002728:	5c10      	ldrb	r0, [r2, r0]
 800272a:	1840      	adds	r0, r0, r1
 800272c:	4770      	bx	lr
 800272e:	46c0      	nop			; (mov r8, r8)
 8002730:	02020304 	.word	0x02020304
 8002734:	01010101 	.word	0x01010101
	...

08002740 <sqrt_my>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
/*     */
uint16_t sqrt_my (uint32_t L)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b086      	sub	sp, #24
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  if (L < 2)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2b01      	cmp	r3, #1
 800274c:	d802      	bhi.n	8002754 <sqrt_my+0x14>
    return (uint16_t) L;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	b29b      	uxth	r3, r3
 8002752:	e09e      	b.n	8002892 <sqrt_my+0x152>

  uint32_t div;
  uint32_t rslt;
  uint32_t temp;

  if (L & 0xFFFF0000L)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	0c1b      	lsrs	r3, r3, #16
 8002758:	041b      	lsls	r3, r3, #16
 800275a:	d038      	beq.n	80027ce <sqrt_my+0x8e>
    if (L & 0xFF000000L)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	0e1b      	lsrs	r3, r3, #24
 8002760:	061b      	lsls	r3, r3, #24
 8002762:	d018      	beq.n	8002796 <sqrt_my+0x56>
      if (L & 0xF0000000L)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	0f1b      	lsrs	r3, r3, #28
 8002768:	071b      	lsls	r3, r3, #28
 800276a:	d009      	beq.n	8002780 <sqrt_my+0x40>
	if (L & 0xE0000000L)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	0f5b      	lsrs	r3, r3, #29
 8002770:	075b      	lsls	r3, r3, #29
 8002772:	d002      	beq.n	800277a <sqrt_my+0x3a>
	  div = 43771;
 8002774:	4b49      	ldr	r3, [pc, #292]	; (800289c <sqrt_my+0x15c>)
 8002776:	617b      	str	r3, [r7, #20]
 8002778:	e059      	b.n	800282e <sqrt_my+0xee>
	else
	  div = 22250;
 800277a:	4b49      	ldr	r3, [pc, #292]	; (80028a0 <sqrt_my+0x160>)
 800277c:	617b      	str	r3, [r7, #20]
 800277e:	e056      	b.n	800282e <sqrt_my+0xee>
      else if (L & 0x0C000000L)
 8002780:	687a      	ldr	r2, [r7, #4]
 8002782:	23c0      	movs	r3, #192	; 0xc0
 8002784:	051b      	lsls	r3, r3, #20
 8002786:	4013      	ands	r3, r2
 8002788:	d002      	beq.n	8002790 <sqrt_my+0x50>
	div = 11310;
 800278a:	4b46      	ldr	r3, [pc, #280]	; (80028a4 <sqrt_my+0x164>)
 800278c:	617b      	str	r3, [r7, #20]
 800278e:	e04e      	b.n	800282e <sqrt_my+0xee>
      else
	div = 5749;
 8002790:	4b45      	ldr	r3, [pc, #276]	; (80028a8 <sqrt_my+0x168>)
 8002792:	617b      	str	r3, [r7, #20]
 8002794:	e04b      	b.n	800282e <sqrt_my+0xee>
    else if (L & 0x00F00000L)
 8002796:	687a      	ldr	r2, [r7, #4]
 8002798:	23f0      	movs	r3, #240	; 0xf0
 800279a:	041b      	lsls	r3, r3, #16
 800279c:	4013      	ands	r3, r2
 800279e:	d00a      	beq.n	80027b6 <sqrt_my+0x76>
      if (L & 0x00C00000L)
 80027a0:	687a      	ldr	r2, [r7, #4]
 80027a2:	23c0      	movs	r3, #192	; 0xc0
 80027a4:	041b      	lsls	r3, r3, #16
 80027a6:	4013      	ands	r3, r2
 80027a8:	d002      	beq.n	80027b0 <sqrt_my+0x70>
	div = 2923;
 80027aa:	4b40      	ldr	r3, [pc, #256]	; (80028ac <sqrt_my+0x16c>)
 80027ac:	617b      	str	r3, [r7, #20]
 80027ae:	e03e      	b.n	800282e <sqrt_my+0xee>
      else
	div = 1486;
 80027b0:	4b3f      	ldr	r3, [pc, #252]	; (80028b0 <sqrt_my+0x170>)
 80027b2:	617b      	str	r3, [r7, #20]
 80027b4:	e03b      	b.n	800282e <sqrt_my+0xee>
    else if (L & 0x000C0000L)
 80027b6:	687a      	ldr	r2, [r7, #4]
 80027b8:	23c0      	movs	r3, #192	; 0xc0
 80027ba:	031b      	lsls	r3, r3, #12
 80027bc:	4013      	ands	r3, r2
 80027be:	d002      	beq.n	80027c6 <sqrt_my+0x86>
      div = 755;
 80027c0:	4b3c      	ldr	r3, [pc, #240]	; (80028b4 <sqrt_my+0x174>)
 80027c2:	617b      	str	r3, [r7, #20]
 80027c4:	e033      	b.n	800282e <sqrt_my+0xee>
    else
      div = 384;
 80027c6:	23c0      	movs	r3, #192	; 0xc0
 80027c8:	005b      	lsls	r3, r3, #1
 80027ca:	617b      	str	r3, [r7, #20]
 80027cc:	e02f      	b.n	800282e <sqrt_my+0xee>
  else if (L & 0xFF00L)
 80027ce:	687a      	ldr	r2, [r7, #4]
 80027d0:	23ff      	movs	r3, #255	; 0xff
 80027d2:	021b      	lsls	r3, r3, #8
 80027d4:	4013      	ands	r3, r2
 80027d6:	d01a      	beq.n	800280e <sqrt_my+0xce>
    if (L & 0xF000L)
 80027d8:	687a      	ldr	r2, [r7, #4]
 80027da:	23f0      	movs	r3, #240	; 0xf0
 80027dc:	021b      	lsls	r3, r3, #8
 80027de:	4013      	ands	r3, r2
 80027e0:	d00a      	beq.n	80027f8 <sqrt_my+0xb8>
      if (L & 0xC000L)
 80027e2:	687a      	ldr	r2, [r7, #4]
 80027e4:	23c0      	movs	r3, #192	; 0xc0
 80027e6:	021b      	lsls	r3, r3, #8
 80027e8:	4013      	ands	r3, r2
 80027ea:	d002      	beq.n	80027f2 <sqrt_my+0xb2>
	div = 195;
 80027ec:	23c3      	movs	r3, #195	; 0xc3
 80027ee:	617b      	str	r3, [r7, #20]
 80027f0:	e01d      	b.n	800282e <sqrt_my+0xee>
      else
	div = 99;
 80027f2:	2363      	movs	r3, #99	; 0x63
 80027f4:	617b      	str	r3, [r7, #20]
 80027f6:	e01a      	b.n	800282e <sqrt_my+0xee>
    else if (L & 0x0C00L)
 80027f8:	687a      	ldr	r2, [r7, #4]
 80027fa:	23c0      	movs	r3, #192	; 0xc0
 80027fc:	011b      	lsls	r3, r3, #4
 80027fe:	4013      	ands	r3, r2
 8002800:	d002      	beq.n	8002808 <sqrt_my+0xc8>
      div = 50;
 8002802:	2332      	movs	r3, #50	; 0x32
 8002804:	617b      	str	r3, [r7, #20]
 8002806:	e012      	b.n	800282e <sqrt_my+0xee>
    else
      div = 25;
 8002808:	2319      	movs	r3, #25
 800280a:	617b      	str	r3, [r7, #20]
 800280c:	e00f      	b.n	800282e <sqrt_my+0xee>
  else if (L & 0xF0L)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	22f0      	movs	r2, #240	; 0xf0
 8002812:	4013      	ands	r3, r2
 8002814:	d009      	beq.n	800282a <sqrt_my+0xea>
    if (L & 0x80L)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	2280      	movs	r2, #128	; 0x80
 800281a:	4013      	ands	r3, r2
 800281c:	d002      	beq.n	8002824 <sqrt_my+0xe4>
      div = 13;
 800281e:	230d      	movs	r3, #13
 8002820:	617b      	str	r3, [r7, #20]
 8002822:	e004      	b.n	800282e <sqrt_my+0xee>
    else
      div = 7;
 8002824:	2307      	movs	r3, #7
 8002826:	617b      	str	r3, [r7, #20]
 8002828:	e001      	b.n	800282e <sqrt_my+0xee>
  else
    div = 3;
 800282a:	2303      	movs	r3, #3
 800282c:	617b      	str	r3, [r7, #20]

  rslt = L;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	613b      	str	r3, [r7, #16]

  while (1)
    {
      temp = L / div;
 8002832:	6979      	ldr	r1, [r7, #20]
 8002834:	6878      	ldr	r0, [r7, #4]
 8002836:	f7fd fc83 	bl	8000140 <__udivsi3>
 800283a:	0003      	movs	r3, r0
 800283c:	60fb      	str	r3, [r7, #12]
      temp += div;
 800283e:	68fa      	ldr	r2, [r7, #12]
 8002840:	697b      	ldr	r3, [r7, #20]
 8002842:	18d3      	adds	r3, r2, r3
 8002844:	60fb      	str	r3, [r7, #12]

      div = temp >> 1;
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	085b      	lsrs	r3, r3, #1
 800284a:	617b      	str	r3, [r7, #20]
      div += temp & 1;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	2201      	movs	r2, #1
 8002850:	4013      	ands	r3, r2
 8002852:	697a      	ldr	r2, [r7, #20]
 8002854:	18d3      	adds	r3, r2, r3
 8002856:	617b      	str	r3, [r7, #20]

      if (rslt > div)
 8002858:	693a      	ldr	r2, [r7, #16]
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	429a      	cmp	r2, r3
 800285e:	d902      	bls.n	8002866 <sqrt_my+0x126>
	rslt = div;
 8002860:	697b      	ldr	r3, [r7, #20]
 8002862:	613b      	str	r3, [r7, #16]
 8002864:	e7e5      	b.n	8002832 <sqrt_my+0xf2>
      else
	{
	  if (L / rslt == rslt - 1 && L % rslt == 0)
 8002866:	6939      	ldr	r1, [r7, #16]
 8002868:	6878      	ldr	r0, [r7, #4]
 800286a:	f7fd fc69 	bl	8000140 <__udivsi3>
 800286e:	0003      	movs	r3, r0
 8002870:	001a      	movs	r2, r3
 8002872:	693b      	ldr	r3, [r7, #16]
 8002874:	3b01      	subs	r3, #1
 8002876:	429a      	cmp	r2, r3
 8002878:	d109      	bne.n	800288e <sqrt_my+0x14e>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6939      	ldr	r1, [r7, #16]
 800287e:	0018      	movs	r0, r3
 8002880:	f7fd fce4 	bl	800024c <__aeabi_uidivmod>
 8002884:	1e0b      	subs	r3, r1, #0
 8002886:	d102      	bne.n	800288e <sqrt_my+0x14e>
	    rslt--;
 8002888:	693b      	ldr	r3, [r7, #16]
 800288a:	3b01      	subs	r3, #1
 800288c:	613b      	str	r3, [r7, #16]

	  return (uint16_t) rslt;
 800288e:	693b      	ldr	r3, [r7, #16]
 8002890:	b29b      	uxth	r3, r3
	}
    }
}
 8002892:	0018      	movs	r0, r3
 8002894:	46bd      	mov	sp, r7
 8002896:	b006      	add	sp, #24
 8002898:	bd80      	pop	{r7, pc}
 800289a:	46c0      	nop			; (mov r8, r8)
 800289c:	0000aafb 	.word	0x0000aafb
 80028a0:	000056ea 	.word	0x000056ea
 80028a4:	00002c2e 	.word	0x00002c2e
 80028a8:	00001675 	.word	0x00001675
 80028ac:	00000b6b 	.word	0x00000b6b
 80028b0:	000005ce 	.word	0x000005ce
 80028b4:	000002f3 	.word	0x000002f3

080028b8 <voltage_processing>:



/*    */
void voltage_processing (uint8_t phase)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b082      	sub	sp, #8
 80028bc:	af00      	add	r7, sp, #0
 80028be:	0002      	movs	r2, r0
 80028c0:	1dfb      	adds	r3, r7, #7
 80028c2:	701a      	strb	r2, [r3, #0]
  /*      */
  if (u_mom_2[phase] > DEAD_ZONE_2)
 80028c4:	1dfb      	adds	r3, r7, #7
 80028c6:	781a      	ldrb	r2, [r3, #0]
 80028c8:	4b65      	ldr	r3, [pc, #404]	; (8002a60 <voltage_processing+0x1a8>)
 80028ca:	0092      	lsls	r2, r2, #2
 80028cc:	58d2      	ldr	r2, [r2, r3]
 80028ce:	23c8      	movs	r3, #200	; 0xc8
 80028d0:	005b      	lsls	r3, r3, #1
 80028d2:	429a      	cmp	r2, r3
 80028d4:	d800      	bhi.n	80028d8 <voltage_processing+0x20>
 80028d6:	e0a6      	b.n	8002a26 <voltage_processing+0x16e>
    {

      /*       */
      if (dead_zone_flag & (1 << phase))
 80028d8:	4b62      	ldr	r3, [pc, #392]	; (8002a64 <voltage_processing+0x1ac>)
 80028da:	781b      	ldrb	r3, [r3, #0]
 80028dc:	001a      	movs	r2, r3
 80028de:	1dfb      	adds	r3, r7, #7
 80028e0:	781b      	ldrb	r3, [r3, #0]
 80028e2:	411a      	asrs	r2, r3
 80028e4:	0013      	movs	r3, r2
 80028e6:	2201      	movs	r2, #1
 80028e8:	4013      	ands	r3, r2
 80028ea:	d067      	beq.n	80029bc <voltage_processing+0x104>
	{
	  dead_zone_flag &= ~(1 << phase);
 80028ec:	1dfb      	adds	r3, r7, #7
 80028ee:	781b      	ldrb	r3, [r3, #0]
 80028f0:	2201      	movs	r2, #1
 80028f2:	409a      	lsls	r2, r3
 80028f4:	0013      	movs	r3, r2
 80028f6:	b25b      	sxtb	r3, r3
 80028f8:	43db      	mvns	r3, r3
 80028fa:	b25b      	sxtb	r3, r3
 80028fc:	4a59      	ldr	r2, [pc, #356]	; (8002a64 <voltage_processing+0x1ac>)
 80028fe:	7812      	ldrb	r2, [r2, #0]
 8002900:	b252      	sxtb	r2, r2
 8002902:	4013      	ands	r3, r2
 8002904:	b25b      	sxtb	r3, r3
 8002906:	b2da      	uxtb	r2, r3
 8002908:	4b56      	ldr	r3, [pc, #344]	; (8002a64 <voltage_processing+0x1ac>)
 800290a:	701a      	strb	r2, [r3, #0]

	  /*       */
	  if (!(flag_calc & (1 << phase)))
 800290c:	4b56      	ldr	r3, [pc, #344]	; (8002a68 <voltage_processing+0x1b0>)
 800290e:	781b      	ldrb	r3, [r3, #0]
 8002910:	001a      	movs	r2, r3
 8002912:	1dfb      	adds	r3, r7, #7
 8002914:	781b      	ldrb	r3, [r3, #0]
 8002916:	411a      	asrs	r2, r3
 8002918:	0013      	movs	r3, r2
 800291a:	2201      	movs	r2, #1
 800291c:	4013      	ands	r3, r2
 800291e:	d135      	bne.n	800298c <voltage_processing+0xd4>
	    {
	      flag_calc |= (1 << phase);
 8002920:	1dfb      	adds	r3, r7, #7
 8002922:	781b      	ldrb	r3, [r3, #0]
 8002924:	2201      	movs	r2, #1
 8002926:	409a      	lsls	r2, r3
 8002928:	0013      	movs	r3, r2
 800292a:	b25a      	sxtb	r2, r3
 800292c:	4b4e      	ldr	r3, [pc, #312]	; (8002a68 <voltage_processing+0x1b0>)
 800292e:	781b      	ldrb	r3, [r3, #0]
 8002930:	b25b      	sxtb	r3, r3
 8002932:	4313      	orrs	r3, r2
 8002934:	b25b      	sxtb	r3, r3
 8002936:	b2da      	uxtb	r2, r3
 8002938:	4b4b      	ldr	r3, [pc, #300]	; (8002a68 <voltage_processing+0x1b0>)
 800293a:	701a      	strb	r2, [r3, #0]

	      u_mom_2_sum_curr[phase] = u_mom_2_sum[phase];
 800293c:	1dfb      	adds	r3, r7, #7
 800293e:	7819      	ldrb	r1, [r3, #0]
 8002940:	1dfb      	adds	r3, r7, #7
 8002942:	781a      	ldrb	r2, [r3, #0]
 8002944:	4b49      	ldr	r3, [pc, #292]	; (8002a6c <voltage_processing+0x1b4>)
 8002946:	0089      	lsls	r1, r1, #2
 8002948:	58c9      	ldr	r1, [r1, r3]
 800294a:	4b49      	ldr	r3, [pc, #292]	; (8002a70 <voltage_processing+0x1b8>)
 800294c:	0092      	lsls	r2, r2, #2
 800294e:	50d1      	str	r1, [r2, r3]
	      u_mom_diff_2_sum_curr[phase] = u_mom_diff_2_sum[phase];
 8002950:	1dfb      	adds	r3, r7, #7
 8002952:	7819      	ldrb	r1, [r3, #0]
 8002954:	1dfb      	adds	r3, r7, #7
 8002956:	781a      	ldrb	r2, [r3, #0]
 8002958:	4b46      	ldr	r3, [pc, #280]	; (8002a74 <voltage_processing+0x1bc>)
 800295a:	0089      	lsls	r1, r1, #2
 800295c:	58c9      	ldr	r1, [r1, r3]
 800295e:	4b46      	ldr	r3, [pc, #280]	; (8002a78 <voltage_processing+0x1c0>)
 8002960:	0092      	lsls	r2, r2, #2
 8002962:	50d1      	str	r1, [r2, r3]
	      freq_num_of_meas_curr[phase] = freq_num_of_meas[phase];
 8002964:	1dfb      	adds	r3, r7, #7
 8002966:	7819      	ldrb	r1, [r3, #0]
 8002968:	1dfb      	adds	r3, r7, #7
 800296a:	781a      	ldrb	r2, [r3, #0]
 800296c:	4b43      	ldr	r3, [pc, #268]	; (8002a7c <voltage_processing+0x1c4>)
 800296e:	0049      	lsls	r1, r1, #1
 8002970:	5ac9      	ldrh	r1, [r1, r3]
 8002972:	4b43      	ldr	r3, [pc, #268]	; (8002a80 <voltage_processing+0x1c8>)
 8002974:	0052      	lsls	r2, r2, #1
 8002976:	52d1      	strh	r1, [r2, r3]
	      num_of_meas_curr[phase] = num_of_meas[phase];
 8002978:	1dfb      	adds	r3, r7, #7
 800297a:	7819      	ldrb	r1, [r3, #0]
 800297c:	1dfb      	adds	r3, r7, #7
 800297e:	781a      	ldrb	r2, [r3, #0]
 8002980:	4b40      	ldr	r3, [pc, #256]	; (8002a84 <voltage_processing+0x1cc>)
 8002982:	0049      	lsls	r1, r1, #1
 8002984:	5ac9      	ldrh	r1, [r1, r3]
 8002986:	4b40      	ldr	r3, [pc, #256]	; (8002a88 <voltage_processing+0x1d0>)
 8002988:	0052      	lsls	r2, r2, #1
 800298a:	52d1      	strh	r1, [r2, r3]
	    }

	  /*   */
	  u_mom_2_sum[phase] = 0;
 800298c:	1dfb      	adds	r3, r7, #7
 800298e:	781a      	ldrb	r2, [r3, #0]
 8002990:	4b36      	ldr	r3, [pc, #216]	; (8002a6c <voltage_processing+0x1b4>)
 8002992:	0092      	lsls	r2, r2, #2
 8002994:	2100      	movs	r1, #0
 8002996:	50d1      	str	r1, [r2, r3]
	  u_mom_diff_2_sum[phase] = 0;
 8002998:	1dfb      	adds	r3, r7, #7
 800299a:	781a      	ldrb	r2, [r3, #0]
 800299c:	4b35      	ldr	r3, [pc, #212]	; (8002a74 <voltage_processing+0x1bc>)
 800299e:	0092      	lsls	r2, r2, #2
 80029a0:	2100      	movs	r1, #0
 80029a2:	50d1      	str	r1, [r2, r3]
	  num_of_meas[phase] = 0;
 80029a4:	1dfb      	adds	r3, r7, #7
 80029a6:	781a      	ldrb	r2, [r3, #0]
 80029a8:	4b36      	ldr	r3, [pc, #216]	; (8002a84 <voltage_processing+0x1cc>)
 80029aa:	0052      	lsls	r2, r2, #1
 80029ac:	2100      	movs	r1, #0
 80029ae:	52d1      	strh	r1, [r2, r3]
	  freq_num_of_meas[phase] = 0;
 80029b0:	1dfb      	adds	r3, r7, #7
 80029b2:	781a      	ldrb	r2, [r3, #0]
 80029b4:	4b31      	ldr	r3, [pc, #196]	; (8002a7c <voltage_processing+0x1c4>)
 80029b6:	0052      	lsls	r2, r2, #1
 80029b8:	2100      	movs	r1, #0
 80029ba:	52d1      	strh	r1, [r2, r3]
	}

      /*        */
      if (!(dead_zone_flag & (1 << phase)))
 80029bc:	4b29      	ldr	r3, [pc, #164]	; (8002a64 <voltage_processing+0x1ac>)
 80029be:	781b      	ldrb	r3, [r3, #0]
 80029c0:	001a      	movs	r2, r3
 80029c2:	1dfb      	adds	r3, r7, #7
 80029c4:	781b      	ldrb	r3, [r3, #0]
 80029c6:	411a      	asrs	r2, r3
 80029c8:	0013      	movs	r3, r2
 80029ca:	2201      	movs	r2, #1
 80029cc:	4013      	ands	r3, r2
 80029ce:	d142      	bne.n	8002a56 <voltage_processing+0x19e>
	{
	  u_mom_diff_2_sum[phase] += u_mom_diff_2[phase];
 80029d0:	1dfb      	adds	r3, r7, #7
 80029d2:	781a      	ldrb	r2, [r3, #0]
 80029d4:	4b27      	ldr	r3, [pc, #156]	; (8002a74 <voltage_processing+0x1bc>)
 80029d6:	0092      	lsls	r2, r2, #2
 80029d8:	58d1      	ldr	r1, [r2, r3]
 80029da:	1dfb      	adds	r3, r7, #7
 80029dc:	781a      	ldrb	r2, [r3, #0]
 80029de:	4b2b      	ldr	r3, [pc, #172]	; (8002a8c <voltage_processing+0x1d4>)
 80029e0:	0092      	lsls	r2, r2, #2
 80029e2:	58d3      	ldr	r3, [r2, r3]
 80029e4:	1dfa      	adds	r2, r7, #7
 80029e6:	7812      	ldrb	r2, [r2, #0]
 80029e8:	18c9      	adds	r1, r1, r3
 80029ea:	4b22      	ldr	r3, [pc, #136]	; (8002a74 <voltage_processing+0x1bc>)
 80029ec:	0092      	lsls	r2, r2, #2
 80029ee:	50d1      	str	r1, [r2, r3]
	  u_mom_2_sum[phase] += u_mom_2[phase];
 80029f0:	1dfb      	adds	r3, r7, #7
 80029f2:	781a      	ldrb	r2, [r3, #0]
 80029f4:	4b1d      	ldr	r3, [pc, #116]	; (8002a6c <voltage_processing+0x1b4>)
 80029f6:	0092      	lsls	r2, r2, #2
 80029f8:	58d1      	ldr	r1, [r2, r3]
 80029fa:	1dfb      	adds	r3, r7, #7
 80029fc:	781a      	ldrb	r2, [r3, #0]
 80029fe:	4b18      	ldr	r3, [pc, #96]	; (8002a60 <voltage_processing+0x1a8>)
 8002a00:	0092      	lsls	r2, r2, #2
 8002a02:	58d3      	ldr	r3, [r2, r3]
 8002a04:	1dfa      	adds	r2, r7, #7
 8002a06:	7812      	ldrb	r2, [r2, #0]
 8002a08:	18c9      	adds	r1, r1, r3
 8002a0a:	4b18      	ldr	r3, [pc, #96]	; (8002a6c <voltage_processing+0x1b4>)
 8002a0c:	0092      	lsls	r2, r2, #2
 8002a0e:	50d1      	str	r1, [r2, r3]
	  ++num_of_meas[phase];
 8002a10:	1dfb      	adds	r3, r7, #7
 8002a12:	781b      	ldrb	r3, [r3, #0]
 8002a14:	4a1b      	ldr	r2, [pc, #108]	; (8002a84 <voltage_processing+0x1cc>)
 8002a16:	0059      	lsls	r1, r3, #1
 8002a18:	5a8a      	ldrh	r2, [r1, r2]
 8002a1a:	3201      	adds	r2, #1
 8002a1c:	b291      	uxth	r1, r2
 8002a1e:	4a19      	ldr	r2, [pc, #100]	; (8002a84 <voltage_processing+0x1cc>)
 8002a20:	005b      	lsls	r3, r3, #1
 8002a22:	5299      	strh	r1, [r3, r2]
  else
    {
      dead_zone_flag |= (1 << phase);
      ++freq_num_of_meas[phase];
    }
}
 8002a24:	e017      	b.n	8002a56 <voltage_processing+0x19e>
      dead_zone_flag |= (1 << phase);
 8002a26:	1dfb      	adds	r3, r7, #7
 8002a28:	781b      	ldrb	r3, [r3, #0]
 8002a2a:	2201      	movs	r2, #1
 8002a2c:	409a      	lsls	r2, r3
 8002a2e:	0013      	movs	r3, r2
 8002a30:	b25a      	sxtb	r2, r3
 8002a32:	4b0c      	ldr	r3, [pc, #48]	; (8002a64 <voltage_processing+0x1ac>)
 8002a34:	781b      	ldrb	r3, [r3, #0]
 8002a36:	b25b      	sxtb	r3, r3
 8002a38:	4313      	orrs	r3, r2
 8002a3a:	b25b      	sxtb	r3, r3
 8002a3c:	b2da      	uxtb	r2, r3
 8002a3e:	4b09      	ldr	r3, [pc, #36]	; (8002a64 <voltage_processing+0x1ac>)
 8002a40:	701a      	strb	r2, [r3, #0]
      ++freq_num_of_meas[phase];
 8002a42:	1dfb      	adds	r3, r7, #7
 8002a44:	781b      	ldrb	r3, [r3, #0]
 8002a46:	4a0d      	ldr	r2, [pc, #52]	; (8002a7c <voltage_processing+0x1c4>)
 8002a48:	0059      	lsls	r1, r3, #1
 8002a4a:	5a8a      	ldrh	r2, [r1, r2]
 8002a4c:	3201      	adds	r2, #1
 8002a4e:	b291      	uxth	r1, r2
 8002a50:	4a0a      	ldr	r2, [pc, #40]	; (8002a7c <voltage_processing+0x1c4>)
 8002a52:	005b      	lsls	r3, r3, #1
 8002a54:	5299      	strh	r1, [r3, r2]
}
 8002a56:	46c0      	nop			; (mov r8, r8)
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	b002      	add	sp, #8
 8002a5c:	bd80      	pop	{r7, pc}
 8002a5e:	46c0      	nop			; (mov r8, r8)
 8002a60:	2000031c 	.word	0x2000031c
 8002a64:	200003e8 	.word	0x200003e8
 8002a68:	2000044e 	.word	0x2000044e
 8002a6c:	20000328 	.word	0x20000328
 8002a70:	20000334 	.word	0x20000334
 8002a74:	200003a0 	.word	0x200003a0
 8002a78:	200003ac 	.word	0x200003ac
 8002a7c:	2000041c 	.word	0x2000041c
 8002a80:	20000428 	.word	0x20000428
 8002a84:	200003c4 	.word	0x200003c4
 8002a88:	200003d0 	.word	0x200003d0
 8002a8c:	20000394 	.word	0x20000394

08002a90 <current_processing>:


void current_processing (uint8_t phase)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b082      	sub	sp, #8
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	0002      	movs	r2, r0
 8002a98:	1dfb      	adds	r3, r7, #7
 8002a9a:	701a      	strb	r2, [r3, #0]
  /*      */
  if (i_mom_2[phase] > DEAD_ZONE_2)
 8002a9c:	1dfb      	adds	r3, r7, #7
 8002a9e:	781a      	ldrb	r2, [r3, #0]
 8002aa0:	4b5c      	ldr	r3, [pc, #368]	; (8002c14 <current_processing+0x184>)
 8002aa2:	0092      	lsls	r2, r2, #2
 8002aa4:	58d2      	ldr	r2, [r2, r3]
 8002aa6:	23c8      	movs	r3, #200	; 0xc8
 8002aa8:	005b      	lsls	r3, r3, #1
 8002aaa:	429a      	cmp	r2, r3
 8002aac:	d800      	bhi.n	8002ab0 <current_processing+0x20>
 8002aae:	e092      	b.n	8002bd6 <current_processing+0x146>
    {
      /*       */
      if (dead_zone_flag & (1 << (phase + 3)))
 8002ab0:	4b59      	ldr	r3, [pc, #356]	; (8002c18 <current_processing+0x188>)
 8002ab2:	781b      	ldrb	r3, [r3, #0]
 8002ab4:	001a      	movs	r2, r3
 8002ab6:	1dfb      	adds	r3, r7, #7
 8002ab8:	781b      	ldrb	r3, [r3, #0]
 8002aba:	3303      	adds	r3, #3
 8002abc:	411a      	asrs	r2, r3
 8002abe:	0013      	movs	r3, r2
 8002ac0:	2201      	movs	r2, #1
 8002ac2:	4013      	ands	r3, r2
 8002ac4:	d060      	beq.n	8002b88 <current_processing+0xf8>
	{
	  dead_zone_flag &= ~(1 << (phase + 3));
 8002ac6:	1dfb      	adds	r3, r7, #7
 8002ac8:	781b      	ldrb	r3, [r3, #0]
 8002aca:	3303      	adds	r3, #3
 8002acc:	2201      	movs	r2, #1
 8002ace:	409a      	lsls	r2, r3
 8002ad0:	0013      	movs	r3, r2
 8002ad2:	b25b      	sxtb	r3, r3
 8002ad4:	43db      	mvns	r3, r3
 8002ad6:	b25b      	sxtb	r3, r3
 8002ad8:	4a4f      	ldr	r2, [pc, #316]	; (8002c18 <current_processing+0x188>)
 8002ada:	7812      	ldrb	r2, [r2, #0]
 8002adc:	b252      	sxtb	r2, r2
 8002ade:	4013      	ands	r3, r2
 8002ae0:	b25b      	sxtb	r3, r3
 8002ae2:	b2da      	uxtb	r2, r3
 8002ae4:	4b4c      	ldr	r3, [pc, #304]	; (8002c18 <current_processing+0x188>)
 8002ae6:	701a      	strb	r2, [r3, #0]
	  /*       */
	  if (!(flag_calc & (1 << (phase + 3))))
 8002ae8:	4b4c      	ldr	r3, [pc, #304]	; (8002c1c <current_processing+0x18c>)
 8002aea:	781b      	ldrb	r3, [r3, #0]
 8002aec:	001a      	movs	r2, r3
 8002aee:	1dfb      	adds	r3, r7, #7
 8002af0:	781b      	ldrb	r3, [r3, #0]
 8002af2:	3303      	adds	r3, #3
 8002af4:	411a      	asrs	r2, r3
 8002af6:	0013      	movs	r3, r2
 8002af8:	2201      	movs	r2, #1
 8002afa:	4013      	ands	r3, r2
 8002afc:	d130      	bne.n	8002b60 <current_processing+0xd0>
	    {
	      flag_calc |= (1 << (phase + 3));
 8002afe:	1dfb      	adds	r3, r7, #7
 8002b00:	781b      	ldrb	r3, [r3, #0]
 8002b02:	3303      	adds	r3, #3
 8002b04:	2201      	movs	r2, #1
 8002b06:	409a      	lsls	r2, r3
 8002b08:	0013      	movs	r3, r2
 8002b0a:	b25a      	sxtb	r2, r3
 8002b0c:	4b43      	ldr	r3, [pc, #268]	; (8002c1c <current_processing+0x18c>)
 8002b0e:	781b      	ldrb	r3, [r3, #0]
 8002b10:	b25b      	sxtb	r3, r3
 8002b12:	4313      	orrs	r3, r2
 8002b14:	b25b      	sxtb	r3, r3
 8002b16:	b2da      	uxtb	r2, r3
 8002b18:	4b40      	ldr	r3, [pc, #256]	; (8002c1c <current_processing+0x18c>)
 8002b1a:	701a      	strb	r2, [r3, #0]

	      i_mom_2_sum_curr[phase] = i_mom_2_sum[phase];
 8002b1c:	1dfb      	adds	r3, r7, #7
 8002b1e:	7819      	ldrb	r1, [r3, #0]
 8002b20:	1dfb      	adds	r3, r7, #7
 8002b22:	781a      	ldrb	r2, [r3, #0]
 8002b24:	4b3e      	ldr	r3, [pc, #248]	; (8002c20 <current_processing+0x190>)
 8002b26:	0089      	lsls	r1, r1, #2
 8002b28:	58c9      	ldr	r1, [r1, r3]
 8002b2a:	4b3e      	ldr	r3, [pc, #248]	; (8002c24 <current_processing+0x194>)
 8002b2c:	0092      	lsls	r2, r2, #2
 8002b2e:	50d1      	str	r1, [r2, r3]
	      freq_num_of_meas_curr[phase + 3] = freq_num_of_meas[phase + 3];
 8002b30:	1dfb      	adds	r3, r7, #7
 8002b32:	781b      	ldrb	r3, [r3, #0]
 8002b34:	1cd9      	adds	r1, r3, #3
 8002b36:	1dfb      	adds	r3, r7, #7
 8002b38:	781b      	ldrb	r3, [r3, #0]
 8002b3a:	1cda      	adds	r2, r3, #3
 8002b3c:	4b3a      	ldr	r3, [pc, #232]	; (8002c28 <current_processing+0x198>)
 8002b3e:	0049      	lsls	r1, r1, #1
 8002b40:	5ac9      	ldrh	r1, [r1, r3]
 8002b42:	4b3a      	ldr	r3, [pc, #232]	; (8002c2c <current_processing+0x19c>)
 8002b44:	0052      	lsls	r2, r2, #1
 8002b46:	52d1      	strh	r1, [r2, r3]
	      num_of_meas_curr[phase + 3] = num_of_meas[phase + 3];
 8002b48:	1dfb      	adds	r3, r7, #7
 8002b4a:	781b      	ldrb	r3, [r3, #0]
 8002b4c:	1cd9      	adds	r1, r3, #3
 8002b4e:	1dfb      	adds	r3, r7, #7
 8002b50:	781b      	ldrb	r3, [r3, #0]
 8002b52:	1cda      	adds	r2, r3, #3
 8002b54:	4b36      	ldr	r3, [pc, #216]	; (8002c30 <current_processing+0x1a0>)
 8002b56:	0049      	lsls	r1, r1, #1
 8002b58:	5ac9      	ldrh	r1, [r1, r3]
 8002b5a:	4b36      	ldr	r3, [pc, #216]	; (8002c34 <current_processing+0x1a4>)
 8002b5c:	0052      	lsls	r2, r2, #1
 8002b5e:	52d1      	strh	r1, [r2, r3]
	    }
	  /*   */
	  i_mom_2_sum[phase] = 0;
 8002b60:	1dfb      	adds	r3, r7, #7
 8002b62:	781a      	ldrb	r2, [r3, #0]
 8002b64:	4b2e      	ldr	r3, [pc, #184]	; (8002c20 <current_processing+0x190>)
 8002b66:	0092      	lsls	r2, r2, #2
 8002b68:	2100      	movs	r1, #0
 8002b6a:	50d1      	str	r1, [r2, r3]
	  num_of_meas[phase + 3] = 0;
 8002b6c:	1dfb      	adds	r3, r7, #7
 8002b6e:	781b      	ldrb	r3, [r3, #0]
 8002b70:	1cda      	adds	r2, r3, #3
 8002b72:	4b2f      	ldr	r3, [pc, #188]	; (8002c30 <current_processing+0x1a0>)
 8002b74:	0052      	lsls	r2, r2, #1
 8002b76:	2100      	movs	r1, #0
 8002b78:	52d1      	strh	r1, [r2, r3]
	  freq_num_of_meas[phase + 3] = 0;
 8002b7a:	1dfb      	adds	r3, r7, #7
 8002b7c:	781b      	ldrb	r3, [r3, #0]
 8002b7e:	1cda      	adds	r2, r3, #3
 8002b80:	4b29      	ldr	r3, [pc, #164]	; (8002c28 <current_processing+0x198>)
 8002b82:	0052      	lsls	r2, r2, #1
 8002b84:	2100      	movs	r1, #0
 8002b86:	52d1      	strh	r1, [r2, r3]
	}
      /*        */
      if (!(dead_zone_flag & (1 << (phase + 3))))
 8002b88:	4b23      	ldr	r3, [pc, #140]	; (8002c18 <current_processing+0x188>)
 8002b8a:	781b      	ldrb	r3, [r3, #0]
 8002b8c:	001a      	movs	r2, r3
 8002b8e:	1dfb      	adds	r3, r7, #7
 8002b90:	781b      	ldrb	r3, [r3, #0]
 8002b92:	3303      	adds	r3, #3
 8002b94:	411a      	asrs	r2, r3
 8002b96:	0013      	movs	r3, r2
 8002b98:	2201      	movs	r2, #1
 8002b9a:	4013      	ands	r3, r2
 8002b9c:	d135      	bne.n	8002c0a <current_processing+0x17a>
	{
	  i_mom_2_sum[phase] += i_mom_2[phase];
 8002b9e:	1dfb      	adds	r3, r7, #7
 8002ba0:	781a      	ldrb	r2, [r3, #0]
 8002ba2:	4b1f      	ldr	r3, [pc, #124]	; (8002c20 <current_processing+0x190>)
 8002ba4:	0092      	lsls	r2, r2, #2
 8002ba6:	58d1      	ldr	r1, [r2, r3]
 8002ba8:	1dfb      	adds	r3, r7, #7
 8002baa:	781a      	ldrb	r2, [r3, #0]
 8002bac:	4b19      	ldr	r3, [pc, #100]	; (8002c14 <current_processing+0x184>)
 8002bae:	0092      	lsls	r2, r2, #2
 8002bb0:	58d3      	ldr	r3, [r2, r3]
 8002bb2:	1dfa      	adds	r2, r7, #7
 8002bb4:	7812      	ldrb	r2, [r2, #0]
 8002bb6:	18c9      	adds	r1, r1, r3
 8002bb8:	4b19      	ldr	r3, [pc, #100]	; (8002c20 <current_processing+0x190>)
 8002bba:	0092      	lsls	r2, r2, #2
 8002bbc:	50d1      	str	r1, [r2, r3]
	  ++num_of_meas[phase + 3];
 8002bbe:	1dfb      	adds	r3, r7, #7
 8002bc0:	781b      	ldrb	r3, [r3, #0]
 8002bc2:	3303      	adds	r3, #3
 8002bc4:	4a1a      	ldr	r2, [pc, #104]	; (8002c30 <current_processing+0x1a0>)
 8002bc6:	0059      	lsls	r1, r3, #1
 8002bc8:	5a8a      	ldrh	r2, [r1, r2]
 8002bca:	3201      	adds	r2, #1
 8002bcc:	b291      	uxth	r1, r2
 8002bce:	4a18      	ldr	r2, [pc, #96]	; (8002c30 <current_processing+0x1a0>)
 8002bd0:	005b      	lsls	r3, r3, #1
 8002bd2:	5299      	strh	r1, [r3, r2]
  else
    {
      dead_zone_flag |= (1 << (phase + 3));
      ++freq_num_of_meas[phase + 3];
    }
}
 8002bd4:	e019      	b.n	8002c0a <current_processing+0x17a>
      dead_zone_flag |= (1 << (phase + 3));
 8002bd6:	1dfb      	adds	r3, r7, #7
 8002bd8:	781b      	ldrb	r3, [r3, #0]
 8002bda:	3303      	adds	r3, #3
 8002bdc:	2201      	movs	r2, #1
 8002bde:	409a      	lsls	r2, r3
 8002be0:	0013      	movs	r3, r2
 8002be2:	b25a      	sxtb	r2, r3
 8002be4:	4b0c      	ldr	r3, [pc, #48]	; (8002c18 <current_processing+0x188>)
 8002be6:	781b      	ldrb	r3, [r3, #0]
 8002be8:	b25b      	sxtb	r3, r3
 8002bea:	4313      	orrs	r3, r2
 8002bec:	b25b      	sxtb	r3, r3
 8002bee:	b2da      	uxtb	r2, r3
 8002bf0:	4b09      	ldr	r3, [pc, #36]	; (8002c18 <current_processing+0x188>)
 8002bf2:	701a      	strb	r2, [r3, #0]
      ++freq_num_of_meas[phase + 3];
 8002bf4:	1dfb      	adds	r3, r7, #7
 8002bf6:	781b      	ldrb	r3, [r3, #0]
 8002bf8:	3303      	adds	r3, #3
 8002bfa:	4a0b      	ldr	r2, [pc, #44]	; (8002c28 <current_processing+0x198>)
 8002bfc:	0059      	lsls	r1, r3, #1
 8002bfe:	5a8a      	ldrh	r2, [r1, r2]
 8002c00:	3201      	adds	r2, #1
 8002c02:	b291      	uxth	r1, r2
 8002c04:	4a08      	ldr	r2, [pc, #32]	; (8002c28 <current_processing+0x198>)
 8002c06:	005b      	lsls	r3, r3, #1
 8002c08:	5299      	strh	r1, [r3, r2]
}
 8002c0a:	46c0      	nop			; (mov r8, r8)
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	b002      	add	sp, #8
 8002c10:	bd80      	pop	{r7, pc}
 8002c12:	46c0      	nop			; (mov r8, r8)
 8002c14:	20000358 	.word	0x20000358
 8002c18:	200003e8 	.word	0x200003e8
 8002c1c:	2000044e 	.word	0x2000044e
 8002c20:	20000364 	.word	0x20000364
 8002c24:	20000370 	.word	0x20000370
 8002c28:	2000041c 	.word	0x2000041c
 8002c2c:	20000428 	.word	0x20000428
 8002c30:	200003c4 	.word	0x200003c4
 8002c34:	200003d0 	.word	0x200003d0

08002c38 <voltage_calculation>:


/*      */
void voltage_calculation (uint8_t phase)
{
 8002c38:	b590      	push	{r4, r7, lr}
 8002c3a:	b083      	sub	sp, #12
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	0002      	movs	r2, r0
 8002c40:	1dfb      	adds	r3, r7, #7
 8002c42:	701a      	strb	r2, [r3, #0]

  freq[phase] = MEASUREMENT_FREQUENCY / (float) (freq_num_of_meas_curr[phase] + num_of_meas_curr[phase]);
 8002c44:	1dfb      	adds	r3, r7, #7
 8002c46:	781a      	ldrb	r2, [r3, #0]
 8002c48:	4b67      	ldr	r3, [pc, #412]	; (8002de8 <voltage_calculation+0x1b0>)
 8002c4a:	0052      	lsls	r2, r2, #1
 8002c4c:	5ad3      	ldrh	r3, [r2, r3]
 8002c4e:	0019      	movs	r1, r3
 8002c50:	1dfb      	adds	r3, r7, #7
 8002c52:	781a      	ldrb	r2, [r3, #0]
 8002c54:	4b65      	ldr	r3, [pc, #404]	; (8002dec <voltage_calculation+0x1b4>)
 8002c56:	0052      	lsls	r2, r2, #1
 8002c58:	5ad3      	ldrh	r3, [r2, r3]
 8002c5a:	18cb      	adds	r3, r1, r3
 8002c5c:	0018      	movs	r0, r3
 8002c5e:	f7fd fe95 	bl	800098c <__aeabi_i2f>
 8002c62:	1c02      	adds	r2, r0, #0
 8002c64:	1dfb      	adds	r3, r7, #7
 8002c66:	781c      	ldrb	r4, [r3, #0]
 8002c68:	1c11      	adds	r1, r2, #0
 8002c6a:	4861      	ldr	r0, [pc, #388]	; (8002df0 <voltage_calculation+0x1b8>)
 8002c6c:	f7fd fcc6 	bl	80005fc <__aeabi_fdiv>
 8002c70:	1c03      	adds	r3, r0, #0
 8002c72:	1c19      	adds	r1, r3, #0
 8002c74:	4b5f      	ldr	r3, [pc, #380]	; (8002df4 <voltage_calculation+0x1bc>)
 8002c76:	00a2      	lsls	r2, r4, #2
 8002c78:	50d1      	str	r1, [r2, r3]

  if (freq[phase] > FREQ_LIM_LOW && freq[phase] < FREQ_LIM_UPP)
 8002c7a:	1dfb      	adds	r3, r7, #7
 8002c7c:	781a      	ldrb	r2, [r3, #0]
 8002c7e:	4b5d      	ldr	r3, [pc, #372]	; (8002df4 <voltage_calculation+0x1bc>)
 8002c80:	0092      	lsls	r2, r2, #2
 8002c82:	58d3      	ldr	r3, [r2, r3]
 8002c84:	495c      	ldr	r1, [pc, #368]	; (8002df8 <voltage_calculation+0x1c0>)
 8002c86:	1c18      	adds	r0, r3, #0
 8002c88:	f7fd fc34 	bl	80004f4 <__aeabi_fcmpgt>
 8002c8c:	1e03      	subs	r3, r0, #0
 8002c8e:	d078      	beq.n	8002d82 <voltage_calculation+0x14a>
 8002c90:	1dfb      	adds	r3, r7, #7
 8002c92:	781a      	ldrb	r2, [r3, #0]
 8002c94:	4b57      	ldr	r3, [pc, #348]	; (8002df4 <voltage_calculation+0x1bc>)
 8002c96:	0092      	lsls	r2, r2, #2
 8002c98:	58d3      	ldr	r3, [r2, r3]
 8002c9a:	4958      	ldr	r1, [pc, #352]	; (8002dfc <voltage_calculation+0x1c4>)
 8002c9c:	1c18      	adds	r0, r3, #0
 8002c9e:	f7fd fc15 	bl	80004cc <__aeabi_fcmplt>
 8002ca2:	1e03      	subs	r3, r0, #0
 8002ca4:	d06d      	beq.n	8002d82 <voltage_calculation+0x14a>
    {
      u_rms[phase] = (sqrt_my((u_mom_2_sum_curr[phase] + u_mom_2_sum_prev[phase]) / (num_of_meas_curr[phase] + num_of_meas_prev[phase]))) * VOLTAGE_COEFFICIENT;
 8002ca6:	1dfb      	adds	r3, r7, #7
 8002ca8:	781a      	ldrb	r2, [r3, #0]
 8002caa:	4b55      	ldr	r3, [pc, #340]	; (8002e00 <voltage_calculation+0x1c8>)
 8002cac:	0092      	lsls	r2, r2, #2
 8002cae:	58d2      	ldr	r2, [r2, r3]
 8002cb0:	1dfb      	adds	r3, r7, #7
 8002cb2:	7819      	ldrb	r1, [r3, #0]
 8002cb4:	4b53      	ldr	r3, [pc, #332]	; (8002e04 <voltage_calculation+0x1cc>)
 8002cb6:	0089      	lsls	r1, r1, #2
 8002cb8:	58cb      	ldr	r3, [r1, r3]
 8002cba:	18d0      	adds	r0, r2, r3
 8002cbc:	1dfb      	adds	r3, r7, #7
 8002cbe:	781a      	ldrb	r2, [r3, #0]
 8002cc0:	4b4a      	ldr	r3, [pc, #296]	; (8002dec <voltage_calculation+0x1b4>)
 8002cc2:	0052      	lsls	r2, r2, #1
 8002cc4:	5ad3      	ldrh	r3, [r2, r3]
 8002cc6:	0019      	movs	r1, r3
 8002cc8:	1dfb      	adds	r3, r7, #7
 8002cca:	781a      	ldrb	r2, [r3, #0]
 8002ccc:	4b4e      	ldr	r3, [pc, #312]	; (8002e08 <voltage_calculation+0x1d0>)
 8002cce:	0052      	lsls	r2, r2, #1
 8002cd0:	5ad3      	ldrh	r3, [r2, r3]
 8002cd2:	18cb      	adds	r3, r1, r3
 8002cd4:	0019      	movs	r1, r3
 8002cd6:	f7fd fa33 	bl	8000140 <__udivsi3>
 8002cda:	0003      	movs	r3, r0
 8002cdc:	0018      	movs	r0, r3
 8002cde:	f7ff fd2f 	bl	8002740 <sqrt_my>
 8002ce2:	0003      	movs	r3, r0
 8002ce4:	0018      	movs	r0, r3
 8002ce6:	f7ff fc2f 	bl	8002548 <__aeabi_i2d>
 8002cea:	4a48      	ldr	r2, [pc, #288]	; (8002e0c <voltage_calculation+0x1d4>)
 8002cec:	4b48      	ldr	r3, [pc, #288]	; (8002e10 <voltage_calculation+0x1d8>)
 8002cee:	f7fe fdd9 	bl	80018a4 <__aeabi_dmul>
 8002cf2:	0002      	movs	r2, r0
 8002cf4:	000b      	movs	r3, r1
 8002cf6:	1df9      	adds	r1, r7, #7
 8002cf8:	780c      	ldrb	r4, [r1, #0]
 8002cfa:	0010      	movs	r0, r2
 8002cfc:	0019      	movs	r1, r3
 8002cfe:	f7ff fc79 	bl	80025f4 <__aeabi_d2f>
 8002d02:	1c01      	adds	r1, r0, #0
 8002d04:	4b43      	ldr	r3, [pc, #268]	; (8002e14 <voltage_calculation+0x1dc>)
 8002d06:	00a2      	lsls	r2, r4, #2
 8002d08:	50d1      	str	r1, [r2, r3]
      u_l[phase] = (sqrt_my((u_mom_diff_2_sum_curr[phase] + u_mom_diff_2_sum_prev[phase]) / (num_of_meas_curr[phase] + num_of_meas_prev[phase]))) * VOLTAGE_COEFFICIENT;
 8002d0a:	1dfb      	adds	r3, r7, #7
 8002d0c:	781a      	ldrb	r2, [r3, #0]
 8002d0e:	4b42      	ldr	r3, [pc, #264]	; (8002e18 <voltage_calculation+0x1e0>)
 8002d10:	0092      	lsls	r2, r2, #2
 8002d12:	58d2      	ldr	r2, [r2, r3]
 8002d14:	1dfb      	adds	r3, r7, #7
 8002d16:	7819      	ldrb	r1, [r3, #0]
 8002d18:	4b40      	ldr	r3, [pc, #256]	; (8002e1c <voltage_calculation+0x1e4>)
 8002d1a:	0089      	lsls	r1, r1, #2
 8002d1c:	58cb      	ldr	r3, [r1, r3]
 8002d1e:	18d0      	adds	r0, r2, r3
 8002d20:	1dfb      	adds	r3, r7, #7
 8002d22:	781a      	ldrb	r2, [r3, #0]
 8002d24:	4b31      	ldr	r3, [pc, #196]	; (8002dec <voltage_calculation+0x1b4>)
 8002d26:	0052      	lsls	r2, r2, #1
 8002d28:	5ad3      	ldrh	r3, [r2, r3]
 8002d2a:	0019      	movs	r1, r3
 8002d2c:	1dfb      	adds	r3, r7, #7
 8002d2e:	781a      	ldrb	r2, [r3, #0]
 8002d30:	4b35      	ldr	r3, [pc, #212]	; (8002e08 <voltage_calculation+0x1d0>)
 8002d32:	0052      	lsls	r2, r2, #1
 8002d34:	5ad3      	ldrh	r3, [r2, r3]
 8002d36:	18cb      	adds	r3, r1, r3
 8002d38:	0019      	movs	r1, r3
 8002d3a:	f7fd fa8b 	bl	8000254 <__divsi3>
 8002d3e:	0003      	movs	r3, r0
 8002d40:	0018      	movs	r0, r3
 8002d42:	f7ff fcfd 	bl	8002740 <sqrt_my>
 8002d46:	0003      	movs	r3, r0
 8002d48:	0018      	movs	r0, r3
 8002d4a:	f7ff fbfd 	bl	8002548 <__aeabi_i2d>
 8002d4e:	4a2f      	ldr	r2, [pc, #188]	; (8002e0c <voltage_calculation+0x1d4>)
 8002d50:	4b2f      	ldr	r3, [pc, #188]	; (8002e10 <voltage_calculation+0x1d8>)
 8002d52:	f7fe fda7 	bl	80018a4 <__aeabi_dmul>
 8002d56:	0002      	movs	r2, r0
 8002d58:	000b      	movs	r3, r1
 8002d5a:	1df9      	adds	r1, r7, #7
 8002d5c:	780c      	ldrb	r4, [r1, #0]
 8002d5e:	0010      	movs	r0, r2
 8002d60:	0019      	movs	r1, r3
 8002d62:	f7ff fc47 	bl	80025f4 <__aeabi_d2f>
 8002d66:	1c01      	adds	r1, r0, #0
 8002d68:	4b2d      	ldr	r3, [pc, #180]	; (8002e20 <voltage_calculation+0x1e8>)
 8002d6a:	00a2      	lsls	r2, r4, #2
 8002d6c:	50d1      	str	r1, [r2, r3]
      freq_filt[phase] = freq[phase];
 8002d6e:	1dfb      	adds	r3, r7, #7
 8002d70:	7819      	ldrb	r1, [r3, #0]
 8002d72:	1dfb      	adds	r3, r7, #7
 8002d74:	781a      	ldrb	r2, [r3, #0]
 8002d76:	4b1f      	ldr	r3, [pc, #124]	; (8002df4 <voltage_calculation+0x1bc>)
 8002d78:	0089      	lsls	r1, r1, #2
 8002d7a:	58c9      	ldr	r1, [r1, r3]
 8002d7c:	4b29      	ldr	r3, [pc, #164]	; (8002e24 <voltage_calculation+0x1ec>)
 8002d7e:	0092      	lsls	r2, r2, #2
 8002d80:	50d1      	str	r1, [r2, r3]
    }

  u_mom_2_sum_prev[phase] = u_mom_2_sum_curr[phase];
 8002d82:	1dfb      	adds	r3, r7, #7
 8002d84:	7819      	ldrb	r1, [r3, #0]
 8002d86:	1dfb      	adds	r3, r7, #7
 8002d88:	781a      	ldrb	r2, [r3, #0]
 8002d8a:	4b1d      	ldr	r3, [pc, #116]	; (8002e00 <voltage_calculation+0x1c8>)
 8002d8c:	0089      	lsls	r1, r1, #2
 8002d8e:	58c9      	ldr	r1, [r1, r3]
 8002d90:	4b1c      	ldr	r3, [pc, #112]	; (8002e04 <voltage_calculation+0x1cc>)
 8002d92:	0092      	lsls	r2, r2, #2
 8002d94:	50d1      	str	r1, [r2, r3]
  u_mom_diff_2_sum_prev[phase] = u_mom_diff_2_sum_curr[phase];
 8002d96:	1dfb      	adds	r3, r7, #7
 8002d98:	7819      	ldrb	r1, [r3, #0]
 8002d9a:	1dfb      	adds	r3, r7, #7
 8002d9c:	781a      	ldrb	r2, [r3, #0]
 8002d9e:	4b1e      	ldr	r3, [pc, #120]	; (8002e18 <voltage_calculation+0x1e0>)
 8002da0:	0089      	lsls	r1, r1, #2
 8002da2:	58c9      	ldr	r1, [r1, r3]
 8002da4:	4b1d      	ldr	r3, [pc, #116]	; (8002e1c <voltage_calculation+0x1e4>)
 8002da6:	0092      	lsls	r2, r2, #2
 8002da8:	50d1      	str	r1, [r2, r3]
  num_of_meas_prev[phase] = num_of_meas_curr[phase];
 8002daa:	1dfb      	adds	r3, r7, #7
 8002dac:	7819      	ldrb	r1, [r3, #0]
 8002dae:	1dfb      	adds	r3, r7, #7
 8002db0:	781a      	ldrb	r2, [r3, #0]
 8002db2:	4b0e      	ldr	r3, [pc, #56]	; (8002dec <voltage_calculation+0x1b4>)
 8002db4:	0049      	lsls	r1, r1, #1
 8002db6:	5ac9      	ldrh	r1, [r1, r3]
 8002db8:	4b13      	ldr	r3, [pc, #76]	; (8002e08 <voltage_calculation+0x1d0>)
 8002dba:	0052      	lsls	r2, r2, #1
 8002dbc:	52d1      	strh	r1, [r2, r3]

  flag_calc &= ~(1 << phase);
 8002dbe:	1dfb      	adds	r3, r7, #7
 8002dc0:	781b      	ldrb	r3, [r3, #0]
 8002dc2:	2201      	movs	r2, #1
 8002dc4:	409a      	lsls	r2, r3
 8002dc6:	0013      	movs	r3, r2
 8002dc8:	b25b      	sxtb	r3, r3
 8002dca:	43db      	mvns	r3, r3
 8002dcc:	b25b      	sxtb	r3, r3
 8002dce:	4a16      	ldr	r2, [pc, #88]	; (8002e28 <voltage_calculation+0x1f0>)
 8002dd0:	7812      	ldrb	r2, [r2, #0]
 8002dd2:	b252      	sxtb	r2, r2
 8002dd4:	4013      	ands	r3, r2
 8002dd6:	b25b      	sxtb	r3, r3
 8002dd8:	b2da      	uxtb	r2, r3
 8002dda:	4b13      	ldr	r3, [pc, #76]	; (8002e28 <voltage_calculation+0x1f0>)
 8002ddc:	701a      	strb	r2, [r3, #0]
}
 8002dde:	46c0      	nop			; (mov r8, r8)
 8002de0:	46bd      	mov	sp, r7
 8002de2:	b003      	add	sp, #12
 8002de4:	bd90      	pop	{r4, r7, pc}
 8002de6:	46c0      	nop			; (mov r8, r8)
 8002de8:	20000428 	.word	0x20000428
 8002dec:	200003d0 	.word	0x200003d0
 8002df0:	457a0000 	.word	0x457a0000
 8002df4:	200003ec 	.word	0x200003ec
 8002df8:	42200000 	.word	0x42200000
 8002dfc:	42700000 	.word	0x42700000
 8002e00:	20000334 	.word	0x20000334
 8002e04:	20000340 	.word	0x20000340
 8002e08:	200003dc 	.word	0x200003dc
 8002e0c:	d70a3d71 	.word	0xd70a3d71
 8002e10:	3fd170a3 	.word	0x3fd170a3
 8002e14:	20000310 	.word	0x20000310
 8002e18:	200003ac 	.word	0x200003ac
 8002e1c:	200003b8 	.word	0x200003b8
 8002e20:	20000388 	.word	0x20000388
 8002e24:	20000404 	.word	0x20000404
 8002e28:	2000044e 	.word	0x2000044e

08002e2c <current_calculation>:


/*     */
void current_calculation (uint8_t phase)
{
 8002e2c:	b590      	push	{r4, r7, lr}
 8002e2e:	b083      	sub	sp, #12
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	0002      	movs	r2, r0
 8002e34:	1dfb      	adds	r3, r7, #7
 8002e36:	701a      	strb	r2, [r3, #0]

  freq[phase + 3] = MEASUREMENT_FREQUENCY / (float) (freq_num_of_meas_curr[phase + 3] + num_of_meas_curr[phase + 3]);
 8002e38:	1dfb      	adds	r3, r7, #7
 8002e3a:	781b      	ldrb	r3, [r3, #0]
 8002e3c:	1cda      	adds	r2, r3, #3
 8002e3e:	4b4f      	ldr	r3, [pc, #316]	; (8002f7c <current_calculation+0x150>)
 8002e40:	0052      	lsls	r2, r2, #1
 8002e42:	5ad3      	ldrh	r3, [r2, r3]
 8002e44:	0019      	movs	r1, r3
 8002e46:	1dfb      	adds	r3, r7, #7
 8002e48:	781b      	ldrb	r3, [r3, #0]
 8002e4a:	1cda      	adds	r2, r3, #3
 8002e4c:	4b4c      	ldr	r3, [pc, #304]	; (8002f80 <current_calculation+0x154>)
 8002e4e:	0052      	lsls	r2, r2, #1
 8002e50:	5ad3      	ldrh	r3, [r2, r3]
 8002e52:	18cb      	adds	r3, r1, r3
 8002e54:	0018      	movs	r0, r3
 8002e56:	f7fd fd99 	bl	800098c <__aeabi_i2f>
 8002e5a:	1c02      	adds	r2, r0, #0
 8002e5c:	1dfb      	adds	r3, r7, #7
 8002e5e:	781b      	ldrb	r3, [r3, #0]
 8002e60:	1cdc      	adds	r4, r3, #3
 8002e62:	1c11      	adds	r1, r2, #0
 8002e64:	4847      	ldr	r0, [pc, #284]	; (8002f84 <current_calculation+0x158>)
 8002e66:	f7fd fbc9 	bl	80005fc <__aeabi_fdiv>
 8002e6a:	1c03      	adds	r3, r0, #0
 8002e6c:	1c19      	adds	r1, r3, #0
 8002e6e:	4b46      	ldr	r3, [pc, #280]	; (8002f88 <current_calculation+0x15c>)
 8002e70:	00a2      	lsls	r2, r4, #2
 8002e72:	50d1      	str	r1, [r2, r3]

  if (freq[phase + 3] > FREQ_LIM_LOW && freq[phase + 3] < FREQ_LIM_UPP)
 8002e74:	1dfb      	adds	r3, r7, #7
 8002e76:	781b      	ldrb	r3, [r3, #0]
 8002e78:	1cda      	adds	r2, r3, #3
 8002e7a:	4b43      	ldr	r3, [pc, #268]	; (8002f88 <current_calculation+0x15c>)
 8002e7c:	0092      	lsls	r2, r2, #2
 8002e7e:	58d3      	ldr	r3, [r2, r3]
 8002e80:	4942      	ldr	r1, [pc, #264]	; (8002f8c <current_calculation+0x160>)
 8002e82:	1c18      	adds	r0, r3, #0
 8002e84:	f7fd fb36 	bl	80004f4 <__aeabi_fcmpgt>
 8002e88:	1e03      	subs	r3, r0, #0
 8002e8a:	d04b      	beq.n	8002f24 <current_calculation+0xf8>
 8002e8c:	1dfb      	adds	r3, r7, #7
 8002e8e:	781b      	ldrb	r3, [r3, #0]
 8002e90:	1cda      	adds	r2, r3, #3
 8002e92:	4b3d      	ldr	r3, [pc, #244]	; (8002f88 <current_calculation+0x15c>)
 8002e94:	0092      	lsls	r2, r2, #2
 8002e96:	58d3      	ldr	r3, [r2, r3]
 8002e98:	493d      	ldr	r1, [pc, #244]	; (8002f90 <current_calculation+0x164>)
 8002e9a:	1c18      	adds	r0, r3, #0
 8002e9c:	f7fd fb16 	bl	80004cc <__aeabi_fcmplt>
 8002ea0:	1e03      	subs	r3, r0, #0
 8002ea2:	d03f      	beq.n	8002f24 <current_calculation+0xf8>
    {
      i_rms[phase] = (sqrt_my((i_mom_2_sum_curr[phase] + i_mom_2_sum_prev[phase]) / (num_of_meas_curr[phase + 3] + num_of_meas_prev[phase + 3]))) * 0.00629;
 8002ea4:	1dfb      	adds	r3, r7, #7
 8002ea6:	781a      	ldrb	r2, [r3, #0]
 8002ea8:	4b3a      	ldr	r3, [pc, #232]	; (8002f94 <current_calculation+0x168>)
 8002eaa:	0092      	lsls	r2, r2, #2
 8002eac:	58d2      	ldr	r2, [r2, r3]
 8002eae:	1dfb      	adds	r3, r7, #7
 8002eb0:	7819      	ldrb	r1, [r3, #0]
 8002eb2:	4b39      	ldr	r3, [pc, #228]	; (8002f98 <current_calculation+0x16c>)
 8002eb4:	0089      	lsls	r1, r1, #2
 8002eb6:	58cb      	ldr	r3, [r1, r3]
 8002eb8:	18d0      	adds	r0, r2, r3
 8002eba:	1dfb      	adds	r3, r7, #7
 8002ebc:	781b      	ldrb	r3, [r3, #0]
 8002ebe:	1cda      	adds	r2, r3, #3
 8002ec0:	4b2f      	ldr	r3, [pc, #188]	; (8002f80 <current_calculation+0x154>)
 8002ec2:	0052      	lsls	r2, r2, #1
 8002ec4:	5ad3      	ldrh	r3, [r2, r3]
 8002ec6:	0019      	movs	r1, r3
 8002ec8:	1dfb      	adds	r3, r7, #7
 8002eca:	781b      	ldrb	r3, [r3, #0]
 8002ecc:	1cda      	adds	r2, r3, #3
 8002ece:	4b33      	ldr	r3, [pc, #204]	; (8002f9c <current_calculation+0x170>)
 8002ed0:	0052      	lsls	r2, r2, #1
 8002ed2:	5ad3      	ldrh	r3, [r2, r3]
 8002ed4:	18cb      	adds	r3, r1, r3
 8002ed6:	0019      	movs	r1, r3
 8002ed8:	f7fd f932 	bl	8000140 <__udivsi3>
 8002edc:	0003      	movs	r3, r0
 8002ede:	0018      	movs	r0, r3
 8002ee0:	f7ff fc2e 	bl	8002740 <sqrt_my>
 8002ee4:	0003      	movs	r3, r0
 8002ee6:	0018      	movs	r0, r3
 8002ee8:	f7ff fb2e 	bl	8002548 <__aeabi_i2d>
 8002eec:	4a2c      	ldr	r2, [pc, #176]	; (8002fa0 <current_calculation+0x174>)
 8002eee:	4b2d      	ldr	r3, [pc, #180]	; (8002fa4 <current_calculation+0x178>)
 8002ef0:	f7fe fcd8 	bl	80018a4 <__aeabi_dmul>
 8002ef4:	0002      	movs	r2, r0
 8002ef6:	000b      	movs	r3, r1
 8002ef8:	1df9      	adds	r1, r7, #7
 8002efa:	780c      	ldrb	r4, [r1, #0]
 8002efc:	0010      	movs	r0, r2
 8002efe:	0019      	movs	r1, r3
 8002f00:	f7ff fb78 	bl	80025f4 <__aeabi_d2f>
 8002f04:	1c01      	adds	r1, r0, #0
 8002f06:	4b28      	ldr	r3, [pc, #160]	; (8002fa8 <current_calculation+0x17c>)
 8002f08:	00a2      	lsls	r2, r4, #2
 8002f0a:	50d1      	str	r1, [r2, r3]
      freq_filt[phase + 3] = freq[phase + 3];
 8002f0c:	1dfb      	adds	r3, r7, #7
 8002f0e:	781b      	ldrb	r3, [r3, #0]
 8002f10:	1cd9      	adds	r1, r3, #3
 8002f12:	1dfb      	adds	r3, r7, #7
 8002f14:	781b      	ldrb	r3, [r3, #0]
 8002f16:	1cda      	adds	r2, r3, #3
 8002f18:	4b1b      	ldr	r3, [pc, #108]	; (8002f88 <current_calculation+0x15c>)
 8002f1a:	0089      	lsls	r1, r1, #2
 8002f1c:	58c9      	ldr	r1, [r1, r3]
 8002f1e:	4b23      	ldr	r3, [pc, #140]	; (8002fac <current_calculation+0x180>)
 8002f20:	0092      	lsls	r2, r2, #2
 8002f22:	50d1      	str	r1, [r2, r3]
    }

  i_mom_2_sum_prev[phase] = i_mom_2_sum_curr[phase];
 8002f24:	1dfb      	adds	r3, r7, #7
 8002f26:	7819      	ldrb	r1, [r3, #0]
 8002f28:	1dfb      	adds	r3, r7, #7
 8002f2a:	781a      	ldrb	r2, [r3, #0]
 8002f2c:	4b19      	ldr	r3, [pc, #100]	; (8002f94 <current_calculation+0x168>)
 8002f2e:	0089      	lsls	r1, r1, #2
 8002f30:	58c9      	ldr	r1, [r1, r3]
 8002f32:	4b19      	ldr	r3, [pc, #100]	; (8002f98 <current_calculation+0x16c>)
 8002f34:	0092      	lsls	r2, r2, #2
 8002f36:	50d1      	str	r1, [r2, r3]
  num_of_meas_prev[phase + 3] = num_of_meas_curr[phase + 3];
 8002f38:	1dfb      	adds	r3, r7, #7
 8002f3a:	781b      	ldrb	r3, [r3, #0]
 8002f3c:	1cd9      	adds	r1, r3, #3
 8002f3e:	1dfb      	adds	r3, r7, #7
 8002f40:	781b      	ldrb	r3, [r3, #0]
 8002f42:	1cda      	adds	r2, r3, #3
 8002f44:	4b0e      	ldr	r3, [pc, #56]	; (8002f80 <current_calculation+0x154>)
 8002f46:	0049      	lsls	r1, r1, #1
 8002f48:	5ac9      	ldrh	r1, [r1, r3]
 8002f4a:	4b14      	ldr	r3, [pc, #80]	; (8002f9c <current_calculation+0x170>)
 8002f4c:	0052      	lsls	r2, r2, #1
 8002f4e:	52d1      	strh	r1, [r2, r3]

  flag_calc &= ~(1 << (phase + 3));
 8002f50:	1dfb      	adds	r3, r7, #7
 8002f52:	781b      	ldrb	r3, [r3, #0]
 8002f54:	3303      	adds	r3, #3
 8002f56:	2201      	movs	r2, #1
 8002f58:	409a      	lsls	r2, r3
 8002f5a:	0013      	movs	r3, r2
 8002f5c:	b25b      	sxtb	r3, r3
 8002f5e:	43db      	mvns	r3, r3
 8002f60:	b25b      	sxtb	r3, r3
 8002f62:	4a13      	ldr	r2, [pc, #76]	; (8002fb0 <current_calculation+0x184>)
 8002f64:	7812      	ldrb	r2, [r2, #0]
 8002f66:	b252      	sxtb	r2, r2
 8002f68:	4013      	ands	r3, r2
 8002f6a:	b25b      	sxtb	r3, r3
 8002f6c:	b2da      	uxtb	r2, r3
 8002f6e:	4b10      	ldr	r3, [pc, #64]	; (8002fb0 <current_calculation+0x184>)
 8002f70:	701a      	strb	r2, [r3, #0]
}
 8002f72:	46c0      	nop			; (mov r8, r8)
 8002f74:	46bd      	mov	sp, r7
 8002f76:	b003      	add	sp, #12
 8002f78:	bd90      	pop	{r4, r7, pc}
 8002f7a:	46c0      	nop			; (mov r8, r8)
 8002f7c:	20000428 	.word	0x20000428
 8002f80:	200003d0 	.word	0x200003d0
 8002f84:	457a0000 	.word	0x457a0000
 8002f88:	200003ec 	.word	0x200003ec
 8002f8c:	42200000 	.word	0x42200000
 8002f90:	42700000 	.word	0x42700000
 8002f94:	20000370 	.word	0x20000370
 8002f98:	2000037c 	.word	0x2000037c
 8002f9c:	200003dc 	.word	0x200003dc
 8002fa0:	04ab606b 	.word	0x04ab606b
 8002fa4:	3f79c38b 	.word	0x3f79c38b
 8002fa8:	2000034c 	.word	0x2000034c
 8002fac:	20000404 	.word	0x20000404
 8002fb0:	2000044e 	.word	0x2000044e

08002fb4 <freq_filtering_1>:
    }
}

void
freq_filtering_1 (uint8_t phase)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b082      	sub	sp, #8
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	0002      	movs	r2, r0
 8002fbc:	1dfb      	adds	r3, r7, #7
 8002fbe:	701a      	strb	r2, [r3, #0]
  if (freq_hits_num == 0)
 8002fc0:	4b2f      	ldr	r3, [pc, #188]	; (8003080 <freq_filtering_1+0xcc>)
 8002fc2:	881b      	ldrh	r3, [r3, #0]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d10c      	bne.n	8002fe2 <freq_filtering_1+0x2e>
    {
      prev_freq[phase] = fr;
 8002fc8:	1dfb      	adds	r3, r7, #7
 8002fca:	781a      	ldrb	r2, [r3, #0]
 8002fcc:	4b2d      	ldr	r3, [pc, #180]	; (8003084 <freq_filtering_1+0xd0>)
 8002fce:	6819      	ldr	r1, [r3, #0]
 8002fd0:	4b2d      	ldr	r3, [pc, #180]	; (8003088 <freq_filtering_1+0xd4>)
 8002fd2:	0092      	lsls	r2, r2, #2
 8002fd4:	50d1      	str	r1, [r2, r3]
      ++freq_hits_num;
 8002fd6:	4b2a      	ldr	r3, [pc, #168]	; (8003080 <freq_filtering_1+0xcc>)
 8002fd8:	881b      	ldrh	r3, [r3, #0]
 8002fda:	3301      	adds	r3, #1
 8002fdc:	b29a      	uxth	r2, r3
 8002fde:	4b28      	ldr	r3, [pc, #160]	; (8003080 <freq_filtering_1+0xcc>)
 8002fe0:	801a      	strh	r2, [r3, #0]
    }
  if (fr == prev_freq[phase] && freq_hits_num != 0)
 8002fe2:	1dfb      	adds	r3, r7, #7
 8002fe4:	781a      	ldrb	r2, [r3, #0]
 8002fe6:	4b28      	ldr	r3, [pc, #160]	; (8003088 <freq_filtering_1+0xd4>)
 8002fe8:	0092      	lsls	r2, r2, #2
 8002fea:	58d2      	ldr	r2, [r2, r3]
 8002fec:	4b25      	ldr	r3, [pc, #148]	; (8003084 <freq_filtering_1+0xd0>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	1c19      	adds	r1, r3, #0
 8002ff2:	1c10      	adds	r0, r2, #0
 8002ff4:	f7fd fa64 	bl	80004c0 <__aeabi_fcmpeq>
 8002ff8:	1e03      	subs	r3, r0, #0
 8002ffa:	d010      	beq.n	800301e <freq_filtering_1+0x6a>
 8002ffc:	4b20      	ldr	r3, [pc, #128]	; (8003080 <freq_filtering_1+0xcc>)
 8002ffe:	881b      	ldrh	r3, [r3, #0]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d00c      	beq.n	800301e <freq_filtering_1+0x6a>
    {
      prev_freq[phase] = fr;
 8003004:	1dfb      	adds	r3, r7, #7
 8003006:	781a      	ldrb	r2, [r3, #0]
 8003008:	4b1e      	ldr	r3, [pc, #120]	; (8003084 <freq_filtering_1+0xd0>)
 800300a:	6819      	ldr	r1, [r3, #0]
 800300c:	4b1e      	ldr	r3, [pc, #120]	; (8003088 <freq_filtering_1+0xd4>)
 800300e:	0092      	lsls	r2, r2, #2
 8003010:	50d1      	str	r1, [r2, r3]
      ++freq_hits_num;
 8003012:	4b1b      	ldr	r3, [pc, #108]	; (8003080 <freq_filtering_1+0xcc>)
 8003014:	881b      	ldrh	r3, [r3, #0]
 8003016:	3301      	adds	r3, #1
 8003018:	b29a      	uxth	r2, r3
 800301a:	4b19      	ldr	r3, [pc, #100]	; (8003080 <freq_filtering_1+0xcc>)
 800301c:	801a      	strh	r2, [r3, #0]
    }

  if (fr != prev_freq[phase] && freq_hits_num != 0)
 800301e:	1dfb      	adds	r3, r7, #7
 8003020:	781a      	ldrb	r2, [r3, #0]
 8003022:	4b19      	ldr	r3, [pc, #100]	; (8003088 <freq_filtering_1+0xd4>)
 8003024:	0092      	lsls	r2, r2, #2
 8003026:	58d2      	ldr	r2, [r2, r3]
 8003028:	4b16      	ldr	r3, [pc, #88]	; (8003084 <freq_filtering_1+0xd0>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	1c19      	adds	r1, r3, #0
 800302e:	1c10      	adds	r0, r2, #0
 8003030:	f7fd fa46 	bl	80004c0 <__aeabi_fcmpeq>
 8003034:	1e03      	subs	r3, r0, #0
 8003036:	d10d      	bne.n	8003054 <freq_filtering_1+0xa0>
 8003038:	4b11      	ldr	r3, [pc, #68]	; (8003080 <freq_filtering_1+0xcc>)
 800303a:	881b      	ldrh	r3, [r3, #0]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d009      	beq.n	8003054 <freq_filtering_1+0xa0>
    {
      prev_freq[phase] = fr;
 8003040:	1dfb      	adds	r3, r7, #7
 8003042:	781a      	ldrb	r2, [r3, #0]
 8003044:	4b0f      	ldr	r3, [pc, #60]	; (8003084 <freq_filtering_1+0xd0>)
 8003046:	6819      	ldr	r1, [r3, #0]
 8003048:	4b0f      	ldr	r3, [pc, #60]	; (8003088 <freq_filtering_1+0xd4>)
 800304a:	0092      	lsls	r2, r2, #2
 800304c:	50d1      	str	r1, [r2, r3]
      freq_hits_num = 0;
 800304e:	4b0c      	ldr	r3, [pc, #48]	; (8003080 <freq_filtering_1+0xcc>)
 8003050:	2200      	movs	r2, #0
 8003052:	801a      	strh	r2, [r3, #0]
    }

  if (freq_hits_num == 10)
 8003054:	4b0a      	ldr	r3, [pc, #40]	; (8003080 <freq_filtering_1+0xcc>)
 8003056:	881b      	ldrh	r3, [r3, #0]
 8003058:	2b0a      	cmp	r3, #10
 800305a:	d10c      	bne.n	8003076 <freq_filtering_1+0xc2>
    {
      freq_view[phase] = prev_freq[phase];
 800305c:	1dfb      	adds	r3, r7, #7
 800305e:	7819      	ldrb	r1, [r3, #0]
 8003060:	1dfb      	adds	r3, r7, #7
 8003062:	781a      	ldrb	r2, [r3, #0]
 8003064:	4b08      	ldr	r3, [pc, #32]	; (8003088 <freq_filtering_1+0xd4>)
 8003066:	0089      	lsls	r1, r1, #2
 8003068:	58c9      	ldr	r1, [r1, r3]
 800306a:	4b08      	ldr	r3, [pc, #32]	; (800308c <freq_filtering_1+0xd8>)
 800306c:	0092      	lsls	r2, r2, #2
 800306e:	50d1      	str	r1, [r2, r3]
      freq_hits_num = 0;
 8003070:	4b03      	ldr	r3, [pc, #12]	; (8003080 <freq_filtering_1+0xcc>)
 8003072:	2200      	movs	r2, #0
 8003074:	801a      	strh	r2, [r3, #0]
    }
}
 8003076:	46c0      	nop			; (mov r8, r8)
 8003078:	46bd      	mov	sp, r7
 800307a:	b002      	add	sp, #8
 800307c:	bd80      	pop	{r7, pc}
 800307e:	46c0      	nop			; (mov r8, r8)
 8003080:	2000044c 	.word	0x2000044c
 8003084:	20000458 	.word	0x20000458
 8003088:	20000434 	.word	0x20000434
 800308c:	20000440 	.word	0x20000440

08003090 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003094:	f000 fe56 	bl	8003d44 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003098:	f000 f868 	bl	800316c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800309c:	f000 fa52 	bl	8003544 <MX_GPIO_Init>
  MX_DMA_Init();
 80030a0:	f000 fa32 	bl	8003508 <MX_DMA_Init>
  MX_ADC_Init();
 80030a4:	f000 f8b0 	bl	8003208 <MX_ADC_Init>
  MX_TIM15_Init();
 80030a8:	f000 f9d6 	bl	8003458 <MX_TIM15_Init>
  MX_TIM3_Init();
 80030ac:	f000 f948 	bl	8003340 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  HAL_ADCEx_Calibration_Start(&hadc);
 80030b0:	4b29      	ldr	r3, [pc, #164]	; (8003158 <main+0xc8>)
 80030b2:	0018      	movs	r0, r3
 80030b4:	f001 fa52 	bl	800455c <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc, (uint32_t *)adc_val, 6);
 80030b8:	4928      	ldr	r1, [pc, #160]	; (800315c <main+0xcc>)
 80030ba:	4b27      	ldr	r3, [pc, #156]	; (8003158 <main+0xc8>)
 80030bc:	2206      	movs	r2, #6
 80030be:	0018      	movs	r0, r3
 80030c0:	f000 ffc4 	bl	800404c <HAL_ADC_Start_DMA>

  HAL_TIM_Base_Start(&htim15);
 80030c4:	4b26      	ldr	r3, [pc, #152]	; (8003160 <main+0xd0>)
 80030c6:	0018      	movs	r0, r3
 80030c8:	f002 fb6a 	bl	80057a0 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start_IT(&htim15);
 80030cc:	4b24      	ldr	r3, [pc, #144]	; (8003160 <main+0xd0>)
 80030ce:	0018      	movs	r0, r3
 80030d0:	f002 fb7f 	bl	80057d2 <HAL_TIM_Base_Start_IT>

  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 80030d4:	4b23      	ldr	r3, [pc, #140]	; (8003164 <main+0xd4>)
 80030d6:	2100      	movs	r1, #0
 80030d8:	0018      	movs	r0, r3
 80030da:	f002 fbc7 	bl	800586c <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
 80030de:	4b21      	ldr	r3, [pc, #132]	; (8003164 <main+0xd4>)
 80030e0:	2104      	movs	r1, #4
 80030e2:	0018      	movs	r0, r3
 80030e4:	f002 fbc2 	bl	800586c <HAL_TIM_IC_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
    {
      if (flag_calc & (1 << 0) && flag_calc & (1 << 1)  && flag_calc & (1 << 2))
 80030e8:	4b1f      	ldr	r3, [pc, #124]	; (8003168 <main+0xd8>)
 80030ea:	781b      	ldrb	r3, [r3, #0]
 80030ec:	001a      	movs	r2, r3
 80030ee:	2301      	movs	r3, #1
 80030f0:	4013      	ands	r3, r2
 80030f2:	d014      	beq.n	800311e <main+0x8e>
 80030f4:	4b1c      	ldr	r3, [pc, #112]	; (8003168 <main+0xd8>)
 80030f6:	781b      	ldrb	r3, [r3, #0]
 80030f8:	001a      	movs	r2, r3
 80030fa:	2302      	movs	r3, #2
 80030fc:	4013      	ands	r3, r2
 80030fe:	d00e      	beq.n	800311e <main+0x8e>
 8003100:	4b19      	ldr	r3, [pc, #100]	; (8003168 <main+0xd8>)
 8003102:	781b      	ldrb	r3, [r3, #0]
 8003104:	001a      	movs	r2, r3
 8003106:	2304      	movs	r3, #4
 8003108:	4013      	ands	r3, r2
 800310a:	d008      	beq.n	800311e <main+0x8e>
      	{
	  voltage_calculation(0);
 800310c:	2000      	movs	r0, #0
 800310e:	f7ff fd93 	bl	8002c38 <voltage_calculation>
	  voltage_calculation(1);
 8003112:	2001      	movs	r0, #1
 8003114:	f7ff fd90 	bl	8002c38 <voltage_calculation>
	  voltage_calculation(2);
 8003118:	2002      	movs	r0, #2
 800311a:	f7ff fd8d 	bl	8002c38 <voltage_calculation>
      	}

      if (flag_calc & (1 << 3))
 800311e:	4b12      	ldr	r3, [pc, #72]	; (8003168 <main+0xd8>)
 8003120:	781b      	ldrb	r3, [r3, #0]
 8003122:	001a      	movs	r2, r3
 8003124:	2308      	movs	r3, #8
 8003126:	4013      	ands	r3, r2
 8003128:	d002      	beq.n	8003130 <main+0xa0>
	{
	  current_calculation (0);
 800312a:	2000      	movs	r0, #0
 800312c:	f7ff fe7e 	bl	8002e2c <current_calculation>
	}
      if (flag_calc & (1 << 4))
 8003130:	4b0d      	ldr	r3, [pc, #52]	; (8003168 <main+0xd8>)
 8003132:	781b      	ldrb	r3, [r3, #0]
 8003134:	001a      	movs	r2, r3
 8003136:	2310      	movs	r3, #16
 8003138:	4013      	ands	r3, r2
 800313a:	d002      	beq.n	8003142 <main+0xb2>
      	{
      	  current_calculation (1);
 800313c:	2001      	movs	r0, #1
 800313e:	f7ff fe75 	bl	8002e2c <current_calculation>
      	}
      if (flag_calc & (1 << 5))
 8003142:	4b09      	ldr	r3, [pc, #36]	; (8003168 <main+0xd8>)
 8003144:	781b      	ldrb	r3, [r3, #0]
 8003146:	001a      	movs	r2, r3
 8003148:	2320      	movs	r3, #32
 800314a:	4013      	ands	r3, r2
 800314c:	d0cc      	beq.n	80030e8 <main+0x58>
      	{
      	  current_calculation (2);
 800314e:	2002      	movs	r0, #2
 8003150:	f7ff fe6c 	bl	8002e2c <current_calculation>
      if (flag_calc & (1 << 0) && flag_calc & (1 << 1)  && flag_calc & (1 << 2))
 8003154:	e7c8      	b.n	80030e8 <main+0x58>
 8003156:	46c0      	nop			; (mov r8, r8)
 8003158:	200001f4 	.word	0x200001f4
 800315c:	20000304 	.word	0x20000304
 8003160:	200002c4 	.word	0x200002c4
 8003164:	20000284 	.word	0x20000284
 8003168:	2000044e 	.word	0x2000044e

0800316c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800316c:	b590      	push	{r4, r7, lr}
 800316e:	b091      	sub	sp, #68	; 0x44
 8003170:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003172:	2410      	movs	r4, #16
 8003174:	193b      	adds	r3, r7, r4
 8003176:	0018      	movs	r0, r3
 8003178:	2330      	movs	r3, #48	; 0x30
 800317a:	001a      	movs	r2, r3
 800317c:	2100      	movs	r1, #0
 800317e:	f003 f9bd 	bl	80064fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003182:	003b      	movs	r3, r7
 8003184:	0018      	movs	r0, r3
 8003186:	2310      	movs	r3, #16
 8003188:	001a      	movs	r2, r3
 800318a:	2100      	movs	r1, #0
 800318c:	f003 f9b6 	bl	80064fc <memset>

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI14|RCC_OSCILLATORTYPE_HSE;
 8003190:	0021      	movs	r1, r4
 8003192:	187b      	adds	r3, r7, r1
 8003194:	2211      	movs	r2, #17
 8003196:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003198:	187b      	adds	r3, r7, r1
 800319a:	2201      	movs	r2, #1
 800319c:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 800319e:	187b      	adds	r3, r7, r1
 80031a0:	2201      	movs	r2, #1
 80031a2:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 80031a4:	187b      	adds	r3, r7, r1
 80031a6:	2210      	movs	r2, #16
 80031a8:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80031aa:	187b      	adds	r3, r7, r1
 80031ac:	2202      	movs	r2, #2
 80031ae:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80031b0:	187b      	adds	r3, r7, r1
 80031b2:	2280      	movs	r2, #128	; 0x80
 80031b4:	0252      	lsls	r2, r2, #9
 80031b6:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 80031b8:	187b      	adds	r3, r7, r1
 80031ba:	2200      	movs	r2, #0
 80031bc:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV2;
 80031be:	187b      	adds	r3, r7, r1
 80031c0:	2201      	movs	r2, #1
 80031c2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80031c4:	187b      	adds	r3, r7, r1
 80031c6:	0018      	movs	r0, r3
 80031c8:	f001 fe72 	bl	8004eb0 <HAL_RCC_OscConfig>
 80031cc:	1e03      	subs	r3, r0, #0
 80031ce:	d001      	beq.n	80031d4 <SystemClock_Config+0x68>
  {
    Error_Handler();
 80031d0:	f000 fb24 	bl	800381c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80031d4:	003b      	movs	r3, r7
 80031d6:	2207      	movs	r2, #7
 80031d8:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80031da:	003b      	movs	r3, r7
 80031dc:	2202      	movs	r2, #2
 80031de:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80031e0:	003b      	movs	r3, r7
 80031e2:	2200      	movs	r2, #0
 80031e4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80031e6:	003b      	movs	r3, r7
 80031e8:	2200      	movs	r2, #0
 80031ea:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80031ec:	003b      	movs	r3, r7
 80031ee:	2101      	movs	r1, #1
 80031f0:	0018      	movs	r0, r3
 80031f2:	f002 f951 	bl	8005498 <HAL_RCC_ClockConfig>
 80031f6:	1e03      	subs	r3, r0, #0
 80031f8:	d001      	beq.n	80031fe <SystemClock_Config+0x92>
  {
    Error_Handler();
 80031fa:	f000 fb0f 	bl	800381c <Error_Handler>
  }
}
 80031fe:	46c0      	nop			; (mov r8, r8)
 8003200:	46bd      	mov	sp, r7
 8003202:	b011      	add	sp, #68	; 0x44
 8003204:	bd90      	pop	{r4, r7, pc}
	...

08003208 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b084      	sub	sp, #16
 800320c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800320e:	1d3b      	adds	r3, r7, #4
 8003210:	0018      	movs	r0, r3
 8003212:	230c      	movs	r3, #12
 8003214:	001a      	movs	r2, r3
 8003216:	2100      	movs	r1, #0
 8003218:	f003 f970 	bl	80064fc <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 800321c:	4b46      	ldr	r3, [pc, #280]	; (8003338 <MX_ADC_Init+0x130>)
 800321e:	4a47      	ldr	r2, [pc, #284]	; (800333c <MX_ADC_Init+0x134>)
 8003220:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8003222:	4b45      	ldr	r3, [pc, #276]	; (8003338 <MX_ADC_Init+0x130>)
 8003224:	2200      	movs	r2, #0
 8003226:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8003228:	4b43      	ldr	r3, [pc, #268]	; (8003338 <MX_ADC_Init+0x130>)
 800322a:	2200      	movs	r2, #0
 800322c:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800322e:	4b42      	ldr	r3, [pc, #264]	; (8003338 <MX_ADC_Init+0x130>)
 8003230:	2200      	movs	r2, #0
 8003232:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8003234:	4b40      	ldr	r3, [pc, #256]	; (8003338 <MX_ADC_Init+0x130>)
 8003236:	2201      	movs	r2, #1
 8003238:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800323a:	4b3f      	ldr	r3, [pc, #252]	; (8003338 <MX_ADC_Init+0x130>)
 800323c:	2208      	movs	r2, #8
 800323e:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8003240:	4b3d      	ldr	r3, [pc, #244]	; (8003338 <MX_ADC_Init+0x130>)
 8003242:	2200      	movs	r2, #0
 8003244:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8003246:	4b3c      	ldr	r3, [pc, #240]	; (8003338 <MX_ADC_Init+0x130>)
 8003248:	2200      	movs	r2, #0
 800324a:	61da      	str	r2, [r3, #28]
  hadc.Init.ContinuousConvMode = DISABLE;
 800324c:	4b3a      	ldr	r3, [pc, #232]	; (8003338 <MX_ADC_Init+0x130>)
 800324e:	2200      	movs	r2, #0
 8003250:	621a      	str	r2, [r3, #32]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8003252:	4b39      	ldr	r3, [pc, #228]	; (8003338 <MX_ADC_Init+0x130>)
 8003254:	2200      	movs	r2, #0
 8003256:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 8003258:	4b37      	ldr	r3, [pc, #220]	; (8003338 <MX_ADC_Init+0x130>)
 800325a:	2280      	movs	r2, #128	; 0x80
 800325c:	0052      	lsls	r2, r2, #1
 800325e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8003260:	4b35      	ldr	r3, [pc, #212]	; (8003338 <MX_ADC_Init+0x130>)
 8003262:	2280      	movs	r2, #128	; 0x80
 8003264:	00d2      	lsls	r2, r2, #3
 8003266:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc.Init.DMAContinuousRequests = DISABLE;
 8003268:	4b33      	ldr	r3, [pc, #204]	; (8003338 <MX_ADC_Init+0x130>)
 800326a:	2200      	movs	r2, #0
 800326c:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800326e:	4b32      	ldr	r3, [pc, #200]	; (8003338 <MX_ADC_Init+0x130>)
 8003270:	2201      	movs	r2, #1
 8003272:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8003274:	4b30      	ldr	r3, [pc, #192]	; (8003338 <MX_ADC_Init+0x130>)
 8003276:	0018      	movs	r0, r3
 8003278:	f000 fdaa 	bl	8003dd0 <HAL_ADC_Init>
 800327c:	1e03      	subs	r3, r0, #0
 800327e:	d001      	beq.n	8003284 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8003280:	f000 facc 	bl	800381c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8003284:	1d3b      	adds	r3, r7, #4
 8003286:	2203      	movs	r2, #3
 8003288:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800328a:	1d3b      	adds	r3, r7, #4
 800328c:	2280      	movs	r2, #128	; 0x80
 800328e:	0152      	lsls	r2, r2, #5
 8003290:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8003292:	1d3b      	adds	r3, r7, #4
 8003294:	2205      	movs	r2, #5
 8003296:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003298:	1d3a      	adds	r2, r7, #4
 800329a:	4b27      	ldr	r3, [pc, #156]	; (8003338 <MX_ADC_Init+0x130>)
 800329c:	0011      	movs	r1, r2
 800329e:	0018      	movs	r0, r3
 80032a0:	f000 ff66 	bl	8004170 <HAL_ADC_ConfigChannel>
 80032a4:	1e03      	subs	r3, r0, #0
 80032a6:	d001      	beq.n	80032ac <MX_ADC_Init+0xa4>
  {
    Error_Handler();
 80032a8:	f000 fab8 	bl	800381c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80032ac:	1d3b      	adds	r3, r7, #4
 80032ae:	2204      	movs	r2, #4
 80032b0:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80032b2:	1d3a      	adds	r2, r7, #4
 80032b4:	4b20      	ldr	r3, [pc, #128]	; (8003338 <MX_ADC_Init+0x130>)
 80032b6:	0011      	movs	r1, r2
 80032b8:	0018      	movs	r0, r3
 80032ba:	f000 ff59 	bl	8004170 <HAL_ADC_ConfigChannel>
 80032be:	1e03      	subs	r3, r0, #0
 80032c0:	d001      	beq.n	80032c6 <MX_ADC_Init+0xbe>
  {
    Error_Handler();
 80032c2:	f000 faab 	bl	800381c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80032c6:	1d3b      	adds	r3, r7, #4
 80032c8:	2205      	movs	r2, #5
 80032ca:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80032cc:	1d3a      	adds	r2, r7, #4
 80032ce:	4b1a      	ldr	r3, [pc, #104]	; (8003338 <MX_ADC_Init+0x130>)
 80032d0:	0011      	movs	r1, r2
 80032d2:	0018      	movs	r0, r3
 80032d4:	f000 ff4c 	bl	8004170 <HAL_ADC_ConfigChannel>
 80032d8:	1e03      	subs	r3, r0, #0
 80032da:	d001      	beq.n	80032e0 <MX_ADC_Init+0xd8>
  {
    Error_Handler();
 80032dc:	f000 fa9e 	bl	800381c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80032e0:	1d3b      	adds	r3, r7, #4
 80032e2:	2207      	movs	r2, #7
 80032e4:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80032e6:	1d3a      	adds	r2, r7, #4
 80032e8:	4b13      	ldr	r3, [pc, #76]	; (8003338 <MX_ADC_Init+0x130>)
 80032ea:	0011      	movs	r1, r2
 80032ec:	0018      	movs	r0, r3
 80032ee:	f000 ff3f 	bl	8004170 <HAL_ADC_ConfigChannel>
 80032f2:	1e03      	subs	r3, r0, #0
 80032f4:	d001      	beq.n	80032fa <MX_ADC_Init+0xf2>
  {
    Error_Handler();
 80032f6:	f000 fa91 	bl	800381c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 80032fa:	1d3b      	adds	r3, r7, #4
 80032fc:	220e      	movs	r2, #14
 80032fe:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003300:	1d3a      	adds	r2, r7, #4
 8003302:	4b0d      	ldr	r3, [pc, #52]	; (8003338 <MX_ADC_Init+0x130>)
 8003304:	0011      	movs	r1, r2
 8003306:	0018      	movs	r0, r3
 8003308:	f000 ff32 	bl	8004170 <HAL_ADC_ConfigChannel>
 800330c:	1e03      	subs	r3, r0, #0
 800330e:	d001      	beq.n	8003314 <MX_ADC_Init+0x10c>
  {
    Error_Handler();
 8003310:	f000 fa84 	bl	800381c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8003314:	1d3b      	adds	r3, r7, #4
 8003316:	220f      	movs	r2, #15
 8003318:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800331a:	1d3a      	adds	r2, r7, #4
 800331c:	4b06      	ldr	r3, [pc, #24]	; (8003338 <MX_ADC_Init+0x130>)
 800331e:	0011      	movs	r1, r2
 8003320:	0018      	movs	r0, r3
 8003322:	f000 ff25 	bl	8004170 <HAL_ADC_ConfigChannel>
 8003326:	1e03      	subs	r3, r0, #0
 8003328:	d001      	beq.n	800332e <MX_ADC_Init+0x126>
  {
    Error_Handler();
 800332a:	f000 fa77 	bl	800381c <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 800332e:	46c0      	nop			; (mov r8, r8)
 8003330:	46bd      	mov	sp, r7
 8003332:	b004      	add	sp, #16
 8003334:	bd80      	pop	{r7, pc}
 8003336:	46c0      	nop			; (mov r8, r8)
 8003338:	200001f4 	.word	0x200001f4
 800333c:	40012400 	.word	0x40012400

08003340 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b08a      	sub	sp, #40	; 0x28
 8003344:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003346:	2318      	movs	r3, #24
 8003348:	18fb      	adds	r3, r7, r3
 800334a:	0018      	movs	r0, r3
 800334c:	2310      	movs	r3, #16
 800334e:	001a      	movs	r2, r3
 8003350:	2100      	movs	r1, #0
 8003352:	f003 f8d3 	bl	80064fc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003356:	2310      	movs	r3, #16
 8003358:	18fb      	adds	r3, r7, r3
 800335a:	0018      	movs	r0, r3
 800335c:	2308      	movs	r3, #8
 800335e:	001a      	movs	r2, r3
 8003360:	2100      	movs	r1, #0
 8003362:	f003 f8cb 	bl	80064fc <memset>
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003366:	003b      	movs	r3, r7
 8003368:	0018      	movs	r0, r3
 800336a:	2310      	movs	r3, #16
 800336c:	001a      	movs	r2, r3
 800336e:	2100      	movs	r1, #0
 8003370:	f003 f8c4 	bl	80064fc <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003374:	4b35      	ldr	r3, [pc, #212]	; (800344c <MX_TIM3_Init+0x10c>)
 8003376:	4a36      	ldr	r2, [pc, #216]	; (8003450 <MX_TIM3_Init+0x110>)
 8003378:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7;
 800337a:	4b34      	ldr	r3, [pc, #208]	; (800344c <MX_TIM3_Init+0x10c>)
 800337c:	2207      	movs	r2, #7
 800337e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003380:	4b32      	ldr	r3, [pc, #200]	; (800344c <MX_TIM3_Init+0x10c>)
 8003382:	2200      	movs	r2, #0
 8003384:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8003386:	4b31      	ldr	r3, [pc, #196]	; (800344c <MX_TIM3_Init+0x10c>)
 8003388:	4a32      	ldr	r2, [pc, #200]	; (8003454 <MX_TIM3_Init+0x114>)
 800338a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800338c:	4b2f      	ldr	r3, [pc, #188]	; (800344c <MX_TIM3_Init+0x10c>)
 800338e:	2200      	movs	r2, #0
 8003390:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003392:	4b2e      	ldr	r3, [pc, #184]	; (800344c <MX_TIM3_Init+0x10c>)
 8003394:	2200      	movs	r2, #0
 8003396:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003398:	4b2c      	ldr	r3, [pc, #176]	; (800344c <MX_TIM3_Init+0x10c>)
 800339a:	0018      	movs	r0, r3
 800339c:	f002 f9d4 	bl	8005748 <HAL_TIM_Base_Init>
 80033a0:	1e03      	subs	r3, r0, #0
 80033a2:	d001      	beq.n	80033a8 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80033a4:	f000 fa3a 	bl	800381c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80033a8:	2118      	movs	r1, #24
 80033aa:	187b      	adds	r3, r7, r1
 80033ac:	2280      	movs	r2, #128	; 0x80
 80033ae:	0152      	lsls	r2, r2, #5
 80033b0:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80033b2:	187a      	adds	r2, r7, r1
 80033b4:	4b25      	ldr	r3, [pc, #148]	; (800344c <MX_TIM3_Init+0x10c>)
 80033b6:	0011      	movs	r1, r2
 80033b8:	0018      	movs	r0, r3
 80033ba:	f002 fc5d 	bl	8005c78 <HAL_TIM_ConfigClockSource>
 80033be:	1e03      	subs	r3, r0, #0
 80033c0:	d001      	beq.n	80033c6 <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 80033c2:	f000 fa2b 	bl	800381c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 80033c6:	4b21      	ldr	r3, [pc, #132]	; (800344c <MX_TIM3_Init+0x10c>)
 80033c8:	0018      	movs	r0, r3
 80033ca:	f002 fa1b 	bl	8005804 <HAL_TIM_IC_Init>
 80033ce:	1e03      	subs	r3, r0, #0
 80033d0:	d001      	beq.n	80033d6 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 80033d2:	f000 fa23 	bl	800381c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80033d6:	2110      	movs	r1, #16
 80033d8:	187b      	adds	r3, r7, r1
 80033da:	2200      	movs	r2, #0
 80033dc:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80033de:	187b      	adds	r3, r7, r1
 80033e0:	2200      	movs	r2, #0
 80033e2:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80033e4:	187a      	adds	r2, r7, r1
 80033e6:	4b19      	ldr	r3, [pc, #100]	; (800344c <MX_TIM3_Init+0x10c>)
 80033e8:	0011      	movs	r1, r2
 80033ea:	0018      	movs	r0, r3
 80033ec:	f003 f809 	bl	8006402 <HAL_TIMEx_MasterConfigSynchronization>
 80033f0:	1e03      	subs	r3, r0, #0
 80033f2:	d001      	beq.n	80033f8 <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 80033f4:	f000 fa12 	bl	800381c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80033f8:	003b      	movs	r3, r7
 80033fa:	2200      	movs	r2, #0
 80033fc:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80033fe:	003b      	movs	r3, r7
 8003400:	2201      	movs	r2, #1
 8003402:	605a      	str	r2, [r3, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003404:	003b      	movs	r3, r7
 8003406:	2200      	movs	r2, #0
 8003408:	609a      	str	r2, [r3, #8]
  sConfigIC.ICFilter = 0;
 800340a:	003b      	movs	r3, r7
 800340c:	2200      	movs	r2, #0
 800340e:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003410:	0039      	movs	r1, r7
 8003412:	4b0e      	ldr	r3, [pc, #56]	; (800344c <MX_TIM3_Init+0x10c>)
 8003414:	2200      	movs	r2, #0
 8003416:	0018      	movs	r0, r3
 8003418:	f002 fb90 	bl	8005b3c <HAL_TIM_IC_ConfigChannel>
 800341c:	1e03      	subs	r3, r0, #0
 800341e:	d001      	beq.n	8003424 <MX_TIM3_Init+0xe4>
  {
    Error_Handler();
 8003420:	f000 f9fc 	bl	800381c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8003424:	003b      	movs	r3, r7
 8003426:	2202      	movs	r2, #2
 8003428:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 800342a:	003b      	movs	r3, r7
 800342c:	2202      	movs	r2, #2
 800342e:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8003430:	0039      	movs	r1, r7
 8003432:	4b06      	ldr	r3, [pc, #24]	; (800344c <MX_TIM3_Init+0x10c>)
 8003434:	2204      	movs	r2, #4
 8003436:	0018      	movs	r0, r3
 8003438:	f002 fb80 	bl	8005b3c <HAL_TIM_IC_ConfigChannel>
 800343c:	1e03      	subs	r3, r0, #0
 800343e:	d001      	beq.n	8003444 <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 8003440:	f000 f9ec 	bl	800381c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003444:	46c0      	nop			; (mov r8, r8)
 8003446:	46bd      	mov	sp, r7
 8003448:	b00a      	add	sp, #40	; 0x28
 800344a:	bd80      	pop	{r7, pc}
 800344c:	20000284 	.word	0x20000284
 8003450:	40000400 	.word	0x40000400
 8003454:	0000ffff 	.word	0x0000ffff

08003458 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b086      	sub	sp, #24
 800345c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800345e:	2308      	movs	r3, #8
 8003460:	18fb      	adds	r3, r7, r3
 8003462:	0018      	movs	r0, r3
 8003464:	2310      	movs	r3, #16
 8003466:	001a      	movs	r2, r3
 8003468:	2100      	movs	r1, #0
 800346a:	f003 f847 	bl	80064fc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800346e:	003b      	movs	r3, r7
 8003470:	0018      	movs	r0, r3
 8003472:	2308      	movs	r3, #8
 8003474:	001a      	movs	r2, r3
 8003476:	2100      	movs	r1, #0
 8003478:	f003 f840 	bl	80064fc <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 800347c:	4b1f      	ldr	r3, [pc, #124]	; (80034fc <MX_TIM15_Init+0xa4>)
 800347e:	4a20      	ldr	r2, [pc, #128]	; (8003500 <MX_TIM15_Init+0xa8>)
 8003480:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 1999;
 8003482:	4b1e      	ldr	r3, [pc, #120]	; (80034fc <MX_TIM15_Init+0xa4>)
 8003484:	4a1f      	ldr	r2, [pc, #124]	; (8003504 <MX_TIM15_Init+0xac>)
 8003486:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003488:	4b1c      	ldr	r3, [pc, #112]	; (80034fc <MX_TIM15_Init+0xa4>)
 800348a:	2200      	movs	r2, #0
 800348c:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 1;
 800348e:	4b1b      	ldr	r3, [pc, #108]	; (80034fc <MX_TIM15_Init+0xa4>)
 8003490:	2201      	movs	r2, #1
 8003492:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003494:	4b19      	ldr	r3, [pc, #100]	; (80034fc <MX_TIM15_Init+0xa4>)
 8003496:	2200      	movs	r2, #0
 8003498:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 800349a:	4b18      	ldr	r3, [pc, #96]	; (80034fc <MX_TIM15_Init+0xa4>)
 800349c:	2200      	movs	r2, #0
 800349e:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80034a0:	4b16      	ldr	r3, [pc, #88]	; (80034fc <MX_TIM15_Init+0xa4>)
 80034a2:	2200      	movs	r2, #0
 80034a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 80034a6:	4b15      	ldr	r3, [pc, #84]	; (80034fc <MX_TIM15_Init+0xa4>)
 80034a8:	0018      	movs	r0, r3
 80034aa:	f002 f94d 	bl	8005748 <HAL_TIM_Base_Init>
 80034ae:	1e03      	subs	r3, r0, #0
 80034b0:	d001      	beq.n	80034b6 <MX_TIM15_Init+0x5e>
  {
    Error_Handler();
 80034b2:	f000 f9b3 	bl	800381c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80034b6:	2108      	movs	r1, #8
 80034b8:	187b      	adds	r3, r7, r1
 80034ba:	2280      	movs	r2, #128	; 0x80
 80034bc:	0152      	lsls	r2, r2, #5
 80034be:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 80034c0:	187a      	adds	r2, r7, r1
 80034c2:	4b0e      	ldr	r3, [pc, #56]	; (80034fc <MX_TIM15_Init+0xa4>)
 80034c4:	0011      	movs	r1, r2
 80034c6:	0018      	movs	r0, r3
 80034c8:	f002 fbd6 	bl	8005c78 <HAL_TIM_ConfigClockSource>
 80034cc:	1e03      	subs	r3, r0, #0
 80034ce:	d001      	beq.n	80034d4 <MX_TIM15_Init+0x7c>
  {
    Error_Handler();
 80034d0:	f000 f9a4 	bl	800381c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80034d4:	003b      	movs	r3, r7
 80034d6:	2220      	movs	r2, #32
 80034d8:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80034da:	003b      	movs	r3, r7
 80034dc:	2200      	movs	r2, #0
 80034de:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 80034e0:	003a      	movs	r2, r7
 80034e2:	4b06      	ldr	r3, [pc, #24]	; (80034fc <MX_TIM15_Init+0xa4>)
 80034e4:	0011      	movs	r1, r2
 80034e6:	0018      	movs	r0, r3
 80034e8:	f002 ff8b 	bl	8006402 <HAL_TIMEx_MasterConfigSynchronization>
 80034ec:	1e03      	subs	r3, r0, #0
 80034ee:	d001      	beq.n	80034f4 <MX_TIM15_Init+0x9c>
  {
    Error_Handler();
 80034f0:	f000 f994 	bl	800381c <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 80034f4:	46c0      	nop			; (mov r8, r8)
 80034f6:	46bd      	mov	sp, r7
 80034f8:	b006      	add	sp, #24
 80034fa:	bd80      	pop	{r7, pc}
 80034fc:	200002c4 	.word	0x200002c4
 8003500:	40014000 	.word	0x40014000
 8003504:	000007cf 	.word	0x000007cf

08003508 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b082      	sub	sp, #8
 800350c:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800350e:	4b0c      	ldr	r3, [pc, #48]	; (8003540 <MX_DMA_Init+0x38>)
 8003510:	695a      	ldr	r2, [r3, #20]
 8003512:	4b0b      	ldr	r3, [pc, #44]	; (8003540 <MX_DMA_Init+0x38>)
 8003514:	2101      	movs	r1, #1
 8003516:	430a      	orrs	r2, r1
 8003518:	615a      	str	r2, [r3, #20]
 800351a:	4b09      	ldr	r3, [pc, #36]	; (8003540 <MX_DMA_Init+0x38>)
 800351c:	695b      	ldr	r3, [r3, #20]
 800351e:	2201      	movs	r2, #1
 8003520:	4013      	ands	r3, r2
 8003522:	607b      	str	r3, [r7, #4]
 8003524:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003526:	2200      	movs	r2, #0
 8003528:	2100      	movs	r1, #0
 800352a:	2009      	movs	r0, #9
 800352c:	f001 f958 	bl	80047e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003530:	2009      	movs	r0, #9
 8003532:	f001 f96a 	bl	800480a <HAL_NVIC_EnableIRQ>

}
 8003536:	46c0      	nop			; (mov r8, r8)
 8003538:	46bd      	mov	sp, r7
 800353a:	b002      	add	sp, #8
 800353c:	bd80      	pop	{r7, pc}
 800353e:	46c0      	nop			; (mov r8, r8)
 8003540:	40021000 	.word	0x40021000

08003544 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003544:	b590      	push	{r4, r7, lr}
 8003546:	b089      	sub	sp, #36	; 0x24
 8003548:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800354a:	240c      	movs	r4, #12
 800354c:	193b      	adds	r3, r7, r4
 800354e:	0018      	movs	r0, r3
 8003550:	2314      	movs	r3, #20
 8003552:	001a      	movs	r2, r3
 8003554:	2100      	movs	r1, #0
 8003556:	f002 ffd1 	bl	80064fc <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800355a:	4b31      	ldr	r3, [pc, #196]	; (8003620 <MX_GPIO_Init+0xdc>)
 800355c:	695a      	ldr	r2, [r3, #20]
 800355e:	4b30      	ldr	r3, [pc, #192]	; (8003620 <MX_GPIO_Init+0xdc>)
 8003560:	2180      	movs	r1, #128	; 0x80
 8003562:	03c9      	lsls	r1, r1, #15
 8003564:	430a      	orrs	r2, r1
 8003566:	615a      	str	r2, [r3, #20]
 8003568:	4b2d      	ldr	r3, [pc, #180]	; (8003620 <MX_GPIO_Init+0xdc>)
 800356a:	695a      	ldr	r2, [r3, #20]
 800356c:	2380      	movs	r3, #128	; 0x80
 800356e:	03db      	lsls	r3, r3, #15
 8003570:	4013      	ands	r3, r2
 8003572:	60bb      	str	r3, [r7, #8]
 8003574:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003576:	4b2a      	ldr	r3, [pc, #168]	; (8003620 <MX_GPIO_Init+0xdc>)
 8003578:	695a      	ldr	r2, [r3, #20]
 800357a:	4b29      	ldr	r3, [pc, #164]	; (8003620 <MX_GPIO_Init+0xdc>)
 800357c:	2180      	movs	r1, #128	; 0x80
 800357e:	0289      	lsls	r1, r1, #10
 8003580:	430a      	orrs	r2, r1
 8003582:	615a      	str	r2, [r3, #20]
 8003584:	4b26      	ldr	r3, [pc, #152]	; (8003620 <MX_GPIO_Init+0xdc>)
 8003586:	695a      	ldr	r2, [r3, #20]
 8003588:	2380      	movs	r3, #128	; 0x80
 800358a:	029b      	lsls	r3, r3, #10
 800358c:	4013      	ands	r3, r2
 800358e:	607b      	str	r3, [r7, #4]
 8003590:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003592:	4b23      	ldr	r3, [pc, #140]	; (8003620 <MX_GPIO_Init+0xdc>)
 8003594:	695a      	ldr	r2, [r3, #20]
 8003596:	4b22      	ldr	r3, [pc, #136]	; (8003620 <MX_GPIO_Init+0xdc>)
 8003598:	2180      	movs	r1, #128	; 0x80
 800359a:	0309      	lsls	r1, r1, #12
 800359c:	430a      	orrs	r2, r1
 800359e:	615a      	str	r2, [r3, #20]
 80035a0:	4b1f      	ldr	r3, [pc, #124]	; (8003620 <MX_GPIO_Init+0xdc>)
 80035a2:	695a      	ldr	r2, [r3, #20]
 80035a4:	2380      	movs	r3, #128	; 0x80
 80035a6:	031b      	lsls	r3, r3, #12
 80035a8:	4013      	ands	r3, r2
 80035aa:	603b      	str	r3, [r7, #0]
 80035ac:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 80035ae:	2390      	movs	r3, #144	; 0x90
 80035b0:	05db      	lsls	r3, r3, #23
 80035b2:	2200      	movs	r2, #0
 80035b4:	2101      	movs	r1, #1
 80035b6:	0018      	movs	r0, r3
 80035b8:	f001 fc5c 	bl	8004e74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 80035bc:	23c0      	movs	r3, #192	; 0xc0
 80035be:	009b      	lsls	r3, r3, #2
 80035c0:	4818      	ldr	r0, [pc, #96]	; (8003624 <MX_GPIO_Init+0xe0>)
 80035c2:	2200      	movs	r2, #0
 80035c4:	0019      	movs	r1, r3
 80035c6:	f001 fc55 	bl	8004e74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80035ca:	193b      	adds	r3, r7, r4
 80035cc:	2201      	movs	r2, #1
 80035ce:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80035d0:	193b      	adds	r3, r7, r4
 80035d2:	2201      	movs	r2, #1
 80035d4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035d6:	193b      	adds	r3, r7, r4
 80035d8:	2200      	movs	r2, #0
 80035da:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80035dc:	193b      	adds	r3, r7, r4
 80035de:	2203      	movs	r2, #3
 80035e0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80035e2:	193a      	adds	r2, r7, r4
 80035e4:	2390      	movs	r3, #144	; 0x90
 80035e6:	05db      	lsls	r3, r3, #23
 80035e8:	0011      	movs	r1, r2
 80035ea:	0018      	movs	r0, r3
 80035ec:	f001 face 	bl	8004b8c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin;
 80035f0:	0021      	movs	r1, r4
 80035f2:	187b      	adds	r3, r7, r1
 80035f4:	22c0      	movs	r2, #192	; 0xc0
 80035f6:	0092      	lsls	r2, r2, #2
 80035f8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80035fa:	187b      	adds	r3, r7, r1
 80035fc:	2201      	movs	r2, #1
 80035fe:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003600:	187b      	adds	r3, r7, r1
 8003602:	2200      	movs	r2, #0
 8003604:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003606:	187b      	adds	r3, r7, r1
 8003608:	2200      	movs	r2, #0
 800360a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800360c:	187b      	adds	r3, r7, r1
 800360e:	4a05      	ldr	r2, [pc, #20]	; (8003624 <MX_GPIO_Init+0xe0>)
 8003610:	0019      	movs	r1, r3
 8003612:	0010      	movs	r0, r2
 8003614:	f001 faba 	bl	8004b8c <HAL_GPIO_Init>

}
 8003618:	46c0      	nop			; (mov r8, r8)
 800361a:	46bd      	mov	sp, r7
 800361c:	b009      	add	sp, #36	; 0x24
 800361e:	bd90      	pop	{r4, r7, pc}
 8003620:	40021000 	.word	0x40021000
 8003624:	48000800 	.word	0x48000800

08003628 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvCpltCallback (ADC_HandleTypeDef *hadc)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b082      	sub	sp, #8
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
  /*     */
  u_mom_2[0] = (adc_val[0] - ZERO_AXIS) * (adc_val[0] - ZERO_AXIS);
 8003630:	4b4e      	ldr	r3, [pc, #312]	; (800376c <HAL_ADC_ConvCpltCallback+0x144>)
 8003632:	881b      	ldrh	r3, [r3, #0]
 8003634:	4a4e      	ldr	r2, [pc, #312]	; (8003770 <HAL_ADC_ConvCpltCallback+0x148>)
 8003636:	4694      	mov	ip, r2
 8003638:	4463      	add	r3, ip
 800363a:	4a4c      	ldr	r2, [pc, #304]	; (800376c <HAL_ADC_ConvCpltCallback+0x144>)
 800363c:	8812      	ldrh	r2, [r2, #0]
 800363e:	494c      	ldr	r1, [pc, #304]	; (8003770 <HAL_ADC_ConvCpltCallback+0x148>)
 8003640:	468c      	mov	ip, r1
 8003642:	4462      	add	r2, ip
 8003644:	4353      	muls	r3, r2
 8003646:	001a      	movs	r2, r3
 8003648:	4b4a      	ldr	r3, [pc, #296]	; (8003774 <HAL_ADC_ConvCpltCallback+0x14c>)
 800364a:	601a      	str	r2, [r3, #0]
  u_mom_2[1] = (adc_val[1] - ZERO_AXIS) * (adc_val[1] - ZERO_AXIS);
 800364c:	4b47      	ldr	r3, [pc, #284]	; (800376c <HAL_ADC_ConvCpltCallback+0x144>)
 800364e:	885b      	ldrh	r3, [r3, #2]
 8003650:	4a47      	ldr	r2, [pc, #284]	; (8003770 <HAL_ADC_ConvCpltCallback+0x148>)
 8003652:	4694      	mov	ip, r2
 8003654:	4463      	add	r3, ip
 8003656:	4a45      	ldr	r2, [pc, #276]	; (800376c <HAL_ADC_ConvCpltCallback+0x144>)
 8003658:	8852      	ldrh	r2, [r2, #2]
 800365a:	4945      	ldr	r1, [pc, #276]	; (8003770 <HAL_ADC_ConvCpltCallback+0x148>)
 800365c:	468c      	mov	ip, r1
 800365e:	4462      	add	r2, ip
 8003660:	4353      	muls	r3, r2
 8003662:	001a      	movs	r2, r3
 8003664:	4b43      	ldr	r3, [pc, #268]	; (8003774 <HAL_ADC_ConvCpltCallback+0x14c>)
 8003666:	605a      	str	r2, [r3, #4]
  u_mom_2[2] = (adc_val[2] - ZERO_AXIS) * (adc_val[2] - ZERO_AXIS);
 8003668:	4b40      	ldr	r3, [pc, #256]	; (800376c <HAL_ADC_ConvCpltCallback+0x144>)
 800366a:	889b      	ldrh	r3, [r3, #4]
 800366c:	4a40      	ldr	r2, [pc, #256]	; (8003770 <HAL_ADC_ConvCpltCallback+0x148>)
 800366e:	4694      	mov	ip, r2
 8003670:	4463      	add	r3, ip
 8003672:	4a3e      	ldr	r2, [pc, #248]	; (800376c <HAL_ADC_ConvCpltCallback+0x144>)
 8003674:	8892      	ldrh	r2, [r2, #4]
 8003676:	493e      	ldr	r1, [pc, #248]	; (8003770 <HAL_ADC_ConvCpltCallback+0x148>)
 8003678:	468c      	mov	ip, r1
 800367a:	4462      	add	r2, ip
 800367c:	4353      	muls	r3, r2
 800367e:	001a      	movs	r2, r3
 8003680:	4b3c      	ldr	r3, [pc, #240]	; (8003774 <HAL_ADC_ConvCpltCallback+0x14c>)
 8003682:	609a      	str	r2, [r3, #8]

  /*       */
  u_mom_diff_2[0] = (adc_val[0] - adc_val[1]) * (adc_val[0] - adc_val[1]);
 8003684:	4b39      	ldr	r3, [pc, #228]	; (800376c <HAL_ADC_ConvCpltCallback+0x144>)
 8003686:	881b      	ldrh	r3, [r3, #0]
 8003688:	001a      	movs	r2, r3
 800368a:	4b38      	ldr	r3, [pc, #224]	; (800376c <HAL_ADC_ConvCpltCallback+0x144>)
 800368c:	885b      	ldrh	r3, [r3, #2]
 800368e:	1ad3      	subs	r3, r2, r3
 8003690:	4a36      	ldr	r2, [pc, #216]	; (800376c <HAL_ADC_ConvCpltCallback+0x144>)
 8003692:	8812      	ldrh	r2, [r2, #0]
 8003694:	0011      	movs	r1, r2
 8003696:	4a35      	ldr	r2, [pc, #212]	; (800376c <HAL_ADC_ConvCpltCallback+0x144>)
 8003698:	8852      	ldrh	r2, [r2, #2]
 800369a:	1a8a      	subs	r2, r1, r2
 800369c:	435a      	muls	r2, r3
 800369e:	4b36      	ldr	r3, [pc, #216]	; (8003778 <HAL_ADC_ConvCpltCallback+0x150>)
 80036a0:	601a      	str	r2, [r3, #0]
  u_mom_diff_2[1] = (adc_val[1] - adc_val[2]) * (adc_val[1] - adc_val[2]);
 80036a2:	4b32      	ldr	r3, [pc, #200]	; (800376c <HAL_ADC_ConvCpltCallback+0x144>)
 80036a4:	885b      	ldrh	r3, [r3, #2]
 80036a6:	001a      	movs	r2, r3
 80036a8:	4b30      	ldr	r3, [pc, #192]	; (800376c <HAL_ADC_ConvCpltCallback+0x144>)
 80036aa:	889b      	ldrh	r3, [r3, #4]
 80036ac:	1ad3      	subs	r3, r2, r3
 80036ae:	4a2f      	ldr	r2, [pc, #188]	; (800376c <HAL_ADC_ConvCpltCallback+0x144>)
 80036b0:	8852      	ldrh	r2, [r2, #2]
 80036b2:	0011      	movs	r1, r2
 80036b4:	4a2d      	ldr	r2, [pc, #180]	; (800376c <HAL_ADC_ConvCpltCallback+0x144>)
 80036b6:	8892      	ldrh	r2, [r2, #4]
 80036b8:	1a8a      	subs	r2, r1, r2
 80036ba:	435a      	muls	r2, r3
 80036bc:	4b2e      	ldr	r3, [pc, #184]	; (8003778 <HAL_ADC_ConvCpltCallback+0x150>)
 80036be:	605a      	str	r2, [r3, #4]
  u_mom_diff_2[2] = (adc_val[2] - adc_val[0]) * (adc_val[2] - adc_val[0]);
 80036c0:	4b2a      	ldr	r3, [pc, #168]	; (800376c <HAL_ADC_ConvCpltCallback+0x144>)
 80036c2:	889b      	ldrh	r3, [r3, #4]
 80036c4:	001a      	movs	r2, r3
 80036c6:	4b29      	ldr	r3, [pc, #164]	; (800376c <HAL_ADC_ConvCpltCallback+0x144>)
 80036c8:	881b      	ldrh	r3, [r3, #0]
 80036ca:	1ad3      	subs	r3, r2, r3
 80036cc:	4a27      	ldr	r2, [pc, #156]	; (800376c <HAL_ADC_ConvCpltCallback+0x144>)
 80036ce:	8892      	ldrh	r2, [r2, #4]
 80036d0:	0011      	movs	r1, r2
 80036d2:	4a26      	ldr	r2, [pc, #152]	; (800376c <HAL_ADC_ConvCpltCallback+0x144>)
 80036d4:	8812      	ldrh	r2, [r2, #0]
 80036d6:	1a8a      	subs	r2, r1, r2
 80036d8:	435a      	muls	r2, r3
 80036da:	4b27      	ldr	r3, [pc, #156]	; (8003778 <HAL_ADC_ConvCpltCallback+0x150>)
 80036dc:	609a      	str	r2, [r3, #8]

  /*     */
  i_mom_2[0] = (adc_val[3] - (ZERO_AXIS + 4)) * (adc_val[3] - (ZERO_AXIS + 4));
 80036de:	4b23      	ldr	r3, [pc, #140]	; (800376c <HAL_ADC_ConvCpltCallback+0x144>)
 80036e0:	88db      	ldrh	r3, [r3, #6]
 80036e2:	4a26      	ldr	r2, [pc, #152]	; (800377c <HAL_ADC_ConvCpltCallback+0x154>)
 80036e4:	4694      	mov	ip, r2
 80036e6:	4463      	add	r3, ip
 80036e8:	4a20      	ldr	r2, [pc, #128]	; (800376c <HAL_ADC_ConvCpltCallback+0x144>)
 80036ea:	88d2      	ldrh	r2, [r2, #6]
 80036ec:	4923      	ldr	r1, [pc, #140]	; (800377c <HAL_ADC_ConvCpltCallback+0x154>)
 80036ee:	468c      	mov	ip, r1
 80036f0:	4462      	add	r2, ip
 80036f2:	4353      	muls	r3, r2
 80036f4:	001a      	movs	r2, r3
 80036f6:	4b22      	ldr	r3, [pc, #136]	; (8003780 <HAL_ADC_ConvCpltCallback+0x158>)
 80036f8:	601a      	str	r2, [r3, #0]
  i_mom_2[1] = (adc_val[4] - (ZERO_AXIS + 7)) * (adc_val[4] - (ZERO_AXIS + 7));
 80036fa:	4b1c      	ldr	r3, [pc, #112]	; (800376c <HAL_ADC_ConvCpltCallback+0x144>)
 80036fc:	891b      	ldrh	r3, [r3, #8]
 80036fe:	4a21      	ldr	r2, [pc, #132]	; (8003784 <HAL_ADC_ConvCpltCallback+0x15c>)
 8003700:	4694      	mov	ip, r2
 8003702:	4463      	add	r3, ip
 8003704:	4a19      	ldr	r2, [pc, #100]	; (800376c <HAL_ADC_ConvCpltCallback+0x144>)
 8003706:	8912      	ldrh	r2, [r2, #8]
 8003708:	491e      	ldr	r1, [pc, #120]	; (8003784 <HAL_ADC_ConvCpltCallback+0x15c>)
 800370a:	468c      	mov	ip, r1
 800370c:	4462      	add	r2, ip
 800370e:	4353      	muls	r3, r2
 8003710:	001a      	movs	r2, r3
 8003712:	4b1b      	ldr	r3, [pc, #108]	; (8003780 <HAL_ADC_ConvCpltCallback+0x158>)
 8003714:	605a      	str	r2, [r3, #4]
  i_mom_2[2] = (adc_val[5] - (ZERO_AXIS - 5)) * (adc_val[5] - (ZERO_AXIS - 5));
 8003716:	4b15      	ldr	r3, [pc, #84]	; (800376c <HAL_ADC_ConvCpltCallback+0x144>)
 8003718:	895b      	ldrh	r3, [r3, #10]
 800371a:	4a1b      	ldr	r2, [pc, #108]	; (8003788 <HAL_ADC_ConvCpltCallback+0x160>)
 800371c:	4694      	mov	ip, r2
 800371e:	4463      	add	r3, ip
 8003720:	4a12      	ldr	r2, [pc, #72]	; (800376c <HAL_ADC_ConvCpltCallback+0x144>)
 8003722:	8952      	ldrh	r2, [r2, #10]
 8003724:	4918      	ldr	r1, [pc, #96]	; (8003788 <HAL_ADC_ConvCpltCallback+0x160>)
 8003726:	468c      	mov	ip, r1
 8003728:	4462      	add	r2, ip
 800372a:	4353      	muls	r3, r2
 800372c:	001a      	movs	r2, r3
 800372e:	4b14      	ldr	r3, [pc, #80]	; (8003780 <HAL_ADC_ConvCpltCallback+0x158>)
 8003730:	609a      	str	r2, [r3, #8]

  /*     */
  voltage_processing (0);
 8003732:	2000      	movs	r0, #0
 8003734:	f7ff f8c0 	bl	80028b8 <voltage_processing>
  voltage_processing (1);
 8003738:	2001      	movs	r0, #1
 800373a:	f7ff f8bd 	bl	80028b8 <voltage_processing>
  voltage_processing (2);
 800373e:	2002      	movs	r0, #2
 8003740:	f7ff f8ba 	bl	80028b8 <voltage_processing>

  /*     */
  current_processing (0);
 8003744:	2000      	movs	r0, #0
 8003746:	f7ff f9a3 	bl	8002a90 <current_processing>
  current_processing (1);
 800374a:	2001      	movs	r0, #1
 800374c:	f7ff f9a0 	bl	8002a90 <current_processing>
  current_processing (2);
 8003750:	2002      	movs	r0, #2
 8003752:	f7ff f99d 	bl	8002a90 <current_processing>

  /*    */
  HAL_ADC_Start_DMA (hadc, (uint32_t*) adc_val, 6);
 8003756:	4905      	ldr	r1, [pc, #20]	; (800376c <HAL_ADC_ConvCpltCallback+0x144>)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2206      	movs	r2, #6
 800375c:	0018      	movs	r0, r3
 800375e:	f000 fc75 	bl	800404c <HAL_ADC_Start_DMA>
}
 8003762:	46c0      	nop			; (mov r8, r8)
 8003764:	46bd      	mov	sp, r7
 8003766:	b002      	add	sp, #8
 8003768:	bd80      	pop	{r7, pc}
 800376a:	46c0      	nop			; (mov r8, r8)
 800376c:	20000304 	.word	0x20000304
 8003770:	fffff812 	.word	0xfffff812
 8003774:	2000031c 	.word	0x2000031c
 8003778:	20000394 	.word	0x20000394
 800377c:	fffff80e 	.word	0xfffff80e
 8003780:	20000358 	.word	0x20000358
 8003784:	fffff80b 	.word	0xfffff80b
 8003788:	fffff817 	.word	0xfffff817

0800378c <HAL_TIM_IC_CaptureCallback>:




void HAL_TIM_IC_CaptureCallback (TIM_HandleTypeDef *htim)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b082      	sub	sp, #8
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM3)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4a1a      	ldr	r2, [pc, #104]	; (8003804 <HAL_TIM_IC_CaptureCallback+0x78>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d12d      	bne.n	80037fa <HAL_TIM_IC_CaptureCallback+0x6e>
    {
      if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	7f1b      	ldrb	r3, [r3, #28]
 80037a2:	2b01      	cmp	r3, #1
 80037a4:	d129      	bne.n	80037fa <HAL_TIM_IC_CaptureCallback+0x6e>
	{
	  TIM3->CNT = 0;
 80037a6:	4b17      	ldr	r3, [pc, #92]	; (8003804 <HAL_TIM_IC_CaptureCallback+0x78>)
 80037a8:	2200      	movs	r2, #0
 80037aa:	625a      	str	r2, [r3, #36]	; 0x24

	  period = HAL_TIM_ReadCapturedValue (&htim3, TIM_CHANNEL_1);
 80037ac:	4b16      	ldr	r3, [pc, #88]	; (8003808 <HAL_TIM_IC_CaptureCallback+0x7c>)
 80037ae:	2100      	movs	r1, #0
 80037b0:	0018      	movs	r0, r3
 80037b2:	f002 fb4f 	bl	8005e54 <HAL_TIM_ReadCapturedValue>
 80037b6:	0003      	movs	r3, r0
 80037b8:	001a      	movs	r2, r3
 80037ba:	4b14      	ldr	r3, [pc, #80]	; (800380c <HAL_TIM_IC_CaptureCallback+0x80>)
 80037bc:	601a      	str	r2, [r3, #0]
	  pulse_width = HAL_TIM_ReadCapturedValue (&htim3, TIM_CHANNEL_2);
 80037be:	4b12      	ldr	r3, [pc, #72]	; (8003808 <HAL_TIM_IC_CaptureCallback+0x7c>)
 80037c0:	2104      	movs	r1, #4
 80037c2:	0018      	movs	r0, r3
 80037c4:	f002 fb46 	bl	8005e54 <HAL_TIM_ReadCapturedValue>
 80037c8:	0003      	movs	r3, r0
 80037ca:	001a      	movs	r2, r3
 80037cc:	4b10      	ldr	r3, [pc, #64]	; (8003810 <HAL_TIM_IC_CaptureCallback+0x84>)
 80037ce:	601a      	str	r2, [r3, #0]
	  fr = 1000000.0/(float)(period/2);
 80037d0:	4b0e      	ldr	r3, [pc, #56]	; (800380c <HAL_TIM_IC_CaptureCallback+0x80>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	da00      	bge.n	80037da <HAL_TIM_IC_CaptureCallback+0x4e>
 80037d8:	3301      	adds	r3, #1
 80037da:	105b      	asrs	r3, r3, #1
 80037dc:	0018      	movs	r0, r3
 80037de:	f7fd f8d5 	bl	800098c <__aeabi_i2f>
 80037e2:	1c03      	adds	r3, r0, #0
 80037e4:	1c19      	adds	r1, r3, #0
 80037e6:	480b      	ldr	r0, [pc, #44]	; (8003814 <HAL_TIM_IC_CaptureCallback+0x88>)
 80037e8:	f7fc ff08 	bl	80005fc <__aeabi_fdiv>
 80037ec:	1c03      	adds	r3, r0, #0
 80037ee:	1c1a      	adds	r2, r3, #0
 80037f0:	4b09      	ldr	r3, [pc, #36]	; (8003818 <HAL_TIM_IC_CaptureCallback+0x8c>)
 80037f2:	601a      	str	r2, [r3, #0]
	  freq_filtering_1 (0);
 80037f4:	2000      	movs	r0, #0
 80037f6:	f7ff fbdd 	bl	8002fb4 <freq_filtering_1>
	}
    }
}
 80037fa:	46c0      	nop			; (mov r8, r8)
 80037fc:	46bd      	mov	sp, r7
 80037fe:	b002      	add	sp, #8
 8003800:	bd80      	pop	{r7, pc}
 8003802:	46c0      	nop			; (mov r8, r8)
 8003804:	40000400 	.word	0x40000400
 8003808:	20000284 	.word	0x20000284
 800380c:	20000450 	.word	0x20000450
 8003810:	20000454 	.word	0x20000454
 8003814:	49742400 	.word	0x49742400
 8003818:	20000458 	.word	0x20000458

0800381c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003820:	46c0      	nop			; (mov r8, r8)
 8003822:	46bd      	mov	sp, r7
 8003824:	bd80      	pop	{r7, pc}
	...

08003828 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b082      	sub	sp, #8
 800382c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800382e:	4b0f      	ldr	r3, [pc, #60]	; (800386c <HAL_MspInit+0x44>)
 8003830:	699a      	ldr	r2, [r3, #24]
 8003832:	4b0e      	ldr	r3, [pc, #56]	; (800386c <HAL_MspInit+0x44>)
 8003834:	2101      	movs	r1, #1
 8003836:	430a      	orrs	r2, r1
 8003838:	619a      	str	r2, [r3, #24]
 800383a:	4b0c      	ldr	r3, [pc, #48]	; (800386c <HAL_MspInit+0x44>)
 800383c:	699b      	ldr	r3, [r3, #24]
 800383e:	2201      	movs	r2, #1
 8003840:	4013      	ands	r3, r2
 8003842:	607b      	str	r3, [r7, #4]
 8003844:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003846:	4b09      	ldr	r3, [pc, #36]	; (800386c <HAL_MspInit+0x44>)
 8003848:	69da      	ldr	r2, [r3, #28]
 800384a:	4b08      	ldr	r3, [pc, #32]	; (800386c <HAL_MspInit+0x44>)
 800384c:	2180      	movs	r1, #128	; 0x80
 800384e:	0549      	lsls	r1, r1, #21
 8003850:	430a      	orrs	r2, r1
 8003852:	61da      	str	r2, [r3, #28]
 8003854:	4b05      	ldr	r3, [pc, #20]	; (800386c <HAL_MspInit+0x44>)
 8003856:	69da      	ldr	r2, [r3, #28]
 8003858:	2380      	movs	r3, #128	; 0x80
 800385a:	055b      	lsls	r3, r3, #21
 800385c:	4013      	ands	r3, r2
 800385e:	603b      	str	r3, [r7, #0]
 8003860:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003862:	46c0      	nop			; (mov r8, r8)
 8003864:	46bd      	mov	sp, r7
 8003866:	b002      	add	sp, #8
 8003868:	bd80      	pop	{r7, pc}
 800386a:	46c0      	nop			; (mov r8, r8)
 800386c:	40021000 	.word	0x40021000

08003870 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003870:	b590      	push	{r4, r7, lr}
 8003872:	b08b      	sub	sp, #44	; 0x2c
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003878:	2414      	movs	r4, #20
 800387a:	193b      	adds	r3, r7, r4
 800387c:	0018      	movs	r0, r3
 800387e:	2314      	movs	r3, #20
 8003880:	001a      	movs	r2, r3
 8003882:	2100      	movs	r1, #0
 8003884:	f002 fe3a 	bl	80064fc <memset>
  if(hadc->Instance==ADC1)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4a3b      	ldr	r2, [pc, #236]	; (800397c <HAL_ADC_MspInit+0x10c>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d170      	bne.n	8003974 <HAL_ADC_MspInit+0x104>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003892:	4b3b      	ldr	r3, [pc, #236]	; (8003980 <HAL_ADC_MspInit+0x110>)
 8003894:	699a      	ldr	r2, [r3, #24]
 8003896:	4b3a      	ldr	r3, [pc, #232]	; (8003980 <HAL_ADC_MspInit+0x110>)
 8003898:	2180      	movs	r1, #128	; 0x80
 800389a:	0089      	lsls	r1, r1, #2
 800389c:	430a      	orrs	r2, r1
 800389e:	619a      	str	r2, [r3, #24]
 80038a0:	4b37      	ldr	r3, [pc, #220]	; (8003980 <HAL_ADC_MspInit+0x110>)
 80038a2:	699a      	ldr	r2, [r3, #24]
 80038a4:	2380      	movs	r3, #128	; 0x80
 80038a6:	009b      	lsls	r3, r3, #2
 80038a8:	4013      	ands	r3, r2
 80038aa:	613b      	str	r3, [r7, #16]
 80038ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038ae:	4b34      	ldr	r3, [pc, #208]	; (8003980 <HAL_ADC_MspInit+0x110>)
 80038b0:	695a      	ldr	r2, [r3, #20]
 80038b2:	4b33      	ldr	r3, [pc, #204]	; (8003980 <HAL_ADC_MspInit+0x110>)
 80038b4:	2180      	movs	r1, #128	; 0x80
 80038b6:	0289      	lsls	r1, r1, #10
 80038b8:	430a      	orrs	r2, r1
 80038ba:	615a      	str	r2, [r3, #20]
 80038bc:	4b30      	ldr	r3, [pc, #192]	; (8003980 <HAL_ADC_MspInit+0x110>)
 80038be:	695a      	ldr	r2, [r3, #20]
 80038c0:	2380      	movs	r3, #128	; 0x80
 80038c2:	029b      	lsls	r3, r3, #10
 80038c4:	4013      	ands	r3, r2
 80038c6:	60fb      	str	r3, [r7, #12]
 80038c8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80038ca:	4b2d      	ldr	r3, [pc, #180]	; (8003980 <HAL_ADC_MspInit+0x110>)
 80038cc:	695a      	ldr	r2, [r3, #20]
 80038ce:	4b2c      	ldr	r3, [pc, #176]	; (8003980 <HAL_ADC_MspInit+0x110>)
 80038d0:	2180      	movs	r1, #128	; 0x80
 80038d2:	0309      	lsls	r1, r1, #12
 80038d4:	430a      	orrs	r2, r1
 80038d6:	615a      	str	r2, [r3, #20]
 80038d8:	4b29      	ldr	r3, [pc, #164]	; (8003980 <HAL_ADC_MspInit+0x110>)
 80038da:	695a      	ldr	r2, [r3, #20]
 80038dc:	2380      	movs	r3, #128	; 0x80
 80038de:	031b      	lsls	r3, r3, #12
 80038e0:	4013      	ands	r3, r2
 80038e2:	60bb      	str	r3, [r7, #8]
 80038e4:	68bb      	ldr	r3, [r7, #8]
    PA5     ------> ADC_IN5
    PA7     ------> ADC_IN7
    PC4     ------> ADC_IN14
    PC5     ------> ADC_IN15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 80038e6:	193b      	adds	r3, r7, r4
 80038e8:	22b8      	movs	r2, #184	; 0xb8
 80038ea:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80038ec:	193b      	adds	r3, r7, r4
 80038ee:	2203      	movs	r2, #3
 80038f0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038f2:	193b      	adds	r3, r7, r4
 80038f4:	2200      	movs	r2, #0
 80038f6:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038f8:	193a      	adds	r2, r7, r4
 80038fa:	2390      	movs	r3, #144	; 0x90
 80038fc:	05db      	lsls	r3, r3, #23
 80038fe:	0011      	movs	r1, r2
 8003900:	0018      	movs	r0, r3
 8003902:	f001 f943 	bl	8004b8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8003906:	193b      	adds	r3, r7, r4
 8003908:	2230      	movs	r2, #48	; 0x30
 800390a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800390c:	193b      	adds	r3, r7, r4
 800390e:	2203      	movs	r2, #3
 8003910:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003912:	193b      	adds	r3, r7, r4
 8003914:	2200      	movs	r2, #0
 8003916:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003918:	193b      	adds	r3, r7, r4
 800391a:	4a1a      	ldr	r2, [pc, #104]	; (8003984 <HAL_ADC_MspInit+0x114>)
 800391c:	0019      	movs	r1, r3
 800391e:	0010      	movs	r0, r2
 8003920:	f001 f934 	bl	8004b8c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8003924:	4b18      	ldr	r3, [pc, #96]	; (8003988 <HAL_ADC_MspInit+0x118>)
 8003926:	4a19      	ldr	r2, [pc, #100]	; (800398c <HAL_ADC_MspInit+0x11c>)
 8003928:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800392a:	4b17      	ldr	r3, [pc, #92]	; (8003988 <HAL_ADC_MspInit+0x118>)
 800392c:	2200      	movs	r2, #0
 800392e:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8003930:	4b15      	ldr	r3, [pc, #84]	; (8003988 <HAL_ADC_MspInit+0x118>)
 8003932:	2200      	movs	r2, #0
 8003934:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8003936:	4b14      	ldr	r3, [pc, #80]	; (8003988 <HAL_ADC_MspInit+0x118>)
 8003938:	2280      	movs	r2, #128	; 0x80
 800393a:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800393c:	4b12      	ldr	r3, [pc, #72]	; (8003988 <HAL_ADC_MspInit+0x118>)
 800393e:	2280      	movs	r2, #128	; 0x80
 8003940:	0052      	lsls	r2, r2, #1
 8003942:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003944:	4b10      	ldr	r3, [pc, #64]	; (8003988 <HAL_ADC_MspInit+0x118>)
 8003946:	2280      	movs	r2, #128	; 0x80
 8003948:	00d2      	lsls	r2, r2, #3
 800394a:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 800394c:	4b0e      	ldr	r3, [pc, #56]	; (8003988 <HAL_ADC_MspInit+0x118>)
 800394e:	2220      	movs	r2, #32
 8003950:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 8003952:	4b0d      	ldr	r3, [pc, #52]	; (8003988 <HAL_ADC_MspInit+0x118>)
 8003954:	2200      	movs	r2, #0
 8003956:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8003958:	4b0b      	ldr	r3, [pc, #44]	; (8003988 <HAL_ADC_MspInit+0x118>)
 800395a:	0018      	movs	r0, r3
 800395c:	f000 ff72 	bl	8004844 <HAL_DMA_Init>
 8003960:	1e03      	subs	r3, r0, #0
 8003962:	d001      	beq.n	8003968 <HAL_ADC_MspInit+0xf8>
    {
      Error_Handler();
 8003964:	f7ff ff5a 	bl	800381c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	4a07      	ldr	r2, [pc, #28]	; (8003988 <HAL_ADC_MspInit+0x118>)
 800396c:	63da      	str	r2, [r3, #60]	; 0x3c
 800396e:	4b06      	ldr	r3, [pc, #24]	; (8003988 <HAL_ADC_MspInit+0x118>)
 8003970:	687a      	ldr	r2, [r7, #4]
 8003972:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003974:	46c0      	nop			; (mov r8, r8)
 8003976:	46bd      	mov	sp, r7
 8003978:	b00b      	add	sp, #44	; 0x2c
 800397a:	bd90      	pop	{r4, r7, pc}
 800397c:	40012400 	.word	0x40012400
 8003980:	40021000 	.word	0x40021000
 8003984:	48000800 	.word	0x48000800
 8003988:	20000240 	.word	0x20000240
 800398c:	40020008 	.word	0x40020008

08003990 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003990:	b590      	push	{r4, r7, lr}
 8003992:	b08b      	sub	sp, #44	; 0x2c
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003998:	2414      	movs	r4, #20
 800399a:	193b      	adds	r3, r7, r4
 800399c:	0018      	movs	r0, r3
 800399e:	2314      	movs	r3, #20
 80039a0:	001a      	movs	r2, r3
 80039a2:	2100      	movs	r1, #0
 80039a4:	f002 fdaa 	bl	80064fc <memset>
  if(htim_base->Instance==TIM3)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a2d      	ldr	r2, [pc, #180]	; (8003a64 <HAL_TIM_Base_MspInit+0xd4>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d139      	bne.n	8003a26 <HAL_TIM_Base_MspInit+0x96>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80039b2:	4b2d      	ldr	r3, [pc, #180]	; (8003a68 <HAL_TIM_Base_MspInit+0xd8>)
 80039b4:	69da      	ldr	r2, [r3, #28]
 80039b6:	4b2c      	ldr	r3, [pc, #176]	; (8003a68 <HAL_TIM_Base_MspInit+0xd8>)
 80039b8:	2102      	movs	r1, #2
 80039ba:	430a      	orrs	r2, r1
 80039bc:	61da      	str	r2, [r3, #28]
 80039be:	4b2a      	ldr	r3, [pc, #168]	; (8003a68 <HAL_TIM_Base_MspInit+0xd8>)
 80039c0:	69db      	ldr	r3, [r3, #28]
 80039c2:	2202      	movs	r2, #2
 80039c4:	4013      	ands	r3, r2
 80039c6:	613b      	str	r3, [r7, #16]
 80039c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039ca:	4b27      	ldr	r3, [pc, #156]	; (8003a68 <HAL_TIM_Base_MspInit+0xd8>)
 80039cc:	695a      	ldr	r2, [r3, #20]
 80039ce:	4b26      	ldr	r3, [pc, #152]	; (8003a68 <HAL_TIM_Base_MspInit+0xd8>)
 80039d0:	2180      	movs	r1, #128	; 0x80
 80039d2:	0289      	lsls	r1, r1, #10
 80039d4:	430a      	orrs	r2, r1
 80039d6:	615a      	str	r2, [r3, #20]
 80039d8:	4b23      	ldr	r3, [pc, #140]	; (8003a68 <HAL_TIM_Base_MspInit+0xd8>)
 80039da:	695a      	ldr	r2, [r3, #20]
 80039dc:	2380      	movs	r3, #128	; 0x80
 80039de:	029b      	lsls	r3, r3, #10
 80039e0:	4013      	ands	r3, r2
 80039e2:	60fb      	str	r3, [r7, #12]
 80039e4:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80039e6:	0021      	movs	r1, r4
 80039e8:	187b      	adds	r3, r7, r1
 80039ea:	2240      	movs	r2, #64	; 0x40
 80039ec:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039ee:	187b      	adds	r3, r7, r1
 80039f0:	2202      	movs	r2, #2
 80039f2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039f4:	187b      	adds	r3, r7, r1
 80039f6:	2200      	movs	r2, #0
 80039f8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039fa:	187b      	adds	r3, r7, r1
 80039fc:	2200      	movs	r2, #0
 80039fe:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8003a00:	187b      	adds	r3, r7, r1
 8003a02:	2201      	movs	r2, #1
 8003a04:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a06:	187a      	adds	r2, r7, r1
 8003a08:	2390      	movs	r3, #144	; 0x90
 8003a0a:	05db      	lsls	r3, r3, #23
 8003a0c:	0011      	movs	r1, r2
 8003a0e:	0018      	movs	r0, r3
 8003a10:	f001 f8bc 	bl	8004b8c <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003a14:	2200      	movs	r2, #0
 8003a16:	2100      	movs	r1, #0
 8003a18:	2010      	movs	r0, #16
 8003a1a:	f000 fee1 	bl	80047e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003a1e:	2010      	movs	r0, #16
 8003a20:	f000 fef3 	bl	800480a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 8003a24:	e01a      	b.n	8003a5c <HAL_TIM_Base_MspInit+0xcc>
  else if(htim_base->Instance==TIM15)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4a10      	ldr	r2, [pc, #64]	; (8003a6c <HAL_TIM_Base_MspInit+0xdc>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d115      	bne.n	8003a5c <HAL_TIM_Base_MspInit+0xcc>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8003a30:	4b0d      	ldr	r3, [pc, #52]	; (8003a68 <HAL_TIM_Base_MspInit+0xd8>)
 8003a32:	699a      	ldr	r2, [r3, #24]
 8003a34:	4b0c      	ldr	r3, [pc, #48]	; (8003a68 <HAL_TIM_Base_MspInit+0xd8>)
 8003a36:	2180      	movs	r1, #128	; 0x80
 8003a38:	0249      	lsls	r1, r1, #9
 8003a3a:	430a      	orrs	r2, r1
 8003a3c:	619a      	str	r2, [r3, #24]
 8003a3e:	4b0a      	ldr	r3, [pc, #40]	; (8003a68 <HAL_TIM_Base_MspInit+0xd8>)
 8003a40:	699a      	ldr	r2, [r3, #24]
 8003a42:	2380      	movs	r3, #128	; 0x80
 8003a44:	025b      	lsls	r3, r3, #9
 8003a46:	4013      	ands	r3, r2
 8003a48:	60bb      	str	r3, [r7, #8]
 8003a4a:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM15_IRQn, 0, 0);
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	2100      	movs	r1, #0
 8003a50:	2014      	movs	r0, #20
 8003a52:	f000 fec5 	bl	80047e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM15_IRQn);
 8003a56:	2014      	movs	r0, #20
 8003a58:	f000 fed7 	bl	800480a <HAL_NVIC_EnableIRQ>
}
 8003a5c:	46c0      	nop			; (mov r8, r8)
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	b00b      	add	sp, #44	; 0x2c
 8003a62:	bd90      	pop	{r4, r7, pc}
 8003a64:	40000400 	.word	0x40000400
 8003a68:	40021000 	.word	0x40021000
 8003a6c:	40014000 	.word	0x40014000

08003a70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003a74:	46c0      	nop			; (mov r8, r8)
 8003a76:	46bd      	mov	sp, r7
 8003a78:	bd80      	pop	{r7, pc}

08003a7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003a7a:	b580      	push	{r7, lr}
 8003a7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003a7e:	e7fe      	b.n	8003a7e <HardFault_Handler+0x4>

08003a80 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003a84:	46c0      	nop			; (mov r8, r8)
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}

08003a8a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003a8a:	b580      	push	{r7, lr}
 8003a8c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003a8e:	46c0      	nop			; (mov r8, r8)
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}

08003a94 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003a98:	f000 f984 	bl	8003da4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003a9c:	46c0      	nop			; (mov r8, r8)
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bd80      	pop	{r7, pc}
	...

08003aa4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8003aa8:	4b03      	ldr	r3, [pc, #12]	; (8003ab8 <DMA1_Channel1_IRQHandler+0x14>)
 8003aaa:	0018      	movs	r0, r3
 8003aac:	f000 ff84 	bl	80049b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003ab0:	46c0      	nop			; (mov r8, r8)
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bd80      	pop	{r7, pc}
 8003ab6:	46c0      	nop			; (mov r8, r8)
 8003ab8:	20000240 	.word	0x20000240

08003abc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003ac0:	4b03      	ldr	r3, [pc, #12]	; (8003ad0 <TIM3_IRQHandler+0x14>)
 8003ac2:	0018      	movs	r0, r3
 8003ac4:	f001 ff23 	bl	800590e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003ac8:	46c0      	nop			; (mov r8, r8)
 8003aca:	46bd      	mov	sp, r7
 8003acc:	bd80      	pop	{r7, pc}
 8003ace:	46c0      	nop			; (mov r8, r8)
 8003ad0:	20000284 	.word	0x20000284

08003ad4 <TIM15_IRQHandler>:

/**
  * @brief This function handles TIM15 global interrupt.
  */
void TIM15_IRQHandler(void)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM15_IRQn 0 */

  /* USER CODE END TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim15);
 8003ad8:	4b03      	ldr	r3, [pc, #12]	; (8003ae8 <TIM15_IRQHandler+0x14>)
 8003ada:	0018      	movs	r0, r3
 8003adc:	f001 ff17 	bl	800590e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM15_IRQn 1 */

  /* USER CODE END TIM15_IRQn 1 */
}
 8003ae0:	46c0      	nop			; (mov r8, r8)
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}
 8003ae6:	46c0      	nop			; (mov r8, r8)
 8003ae8:	200002c4 	.word	0x200002c4

08003aec <_getpid>:
 8003aec:	b580      	push	{r7, lr}
 8003aee:	af00      	add	r7, sp, #0
 8003af0:	2301      	movs	r3, #1
 8003af2:	0018      	movs	r0, r3
 8003af4:	46bd      	mov	sp, r7
 8003af6:	bd80      	pop	{r7, pc}

08003af8 <_kill>:
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b082      	sub	sp, #8
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
 8003b00:	6039      	str	r1, [r7, #0]
 8003b02:	f002 fcd1 	bl	80064a8 <__errno>
 8003b06:	0003      	movs	r3, r0
 8003b08:	2216      	movs	r2, #22
 8003b0a:	601a      	str	r2, [r3, #0]
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	425b      	negs	r3, r3
 8003b10:	0018      	movs	r0, r3
 8003b12:	46bd      	mov	sp, r7
 8003b14:	b002      	add	sp, #8
 8003b16:	bd80      	pop	{r7, pc}

08003b18 <_exit>:
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b082      	sub	sp, #8
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
 8003b20:	2301      	movs	r3, #1
 8003b22:	425a      	negs	r2, r3
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	0011      	movs	r1, r2
 8003b28:	0018      	movs	r0, r3
 8003b2a:	f7ff ffe5 	bl	8003af8 <_kill>
 8003b2e:	e7fe      	b.n	8003b2e <_exit+0x16>

08003b30 <_read>:
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b086      	sub	sp, #24
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	60f8      	str	r0, [r7, #12]
 8003b38:	60b9      	str	r1, [r7, #8]
 8003b3a:	607a      	str	r2, [r7, #4]
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	617b      	str	r3, [r7, #20]
 8003b40:	e00a      	b.n	8003b58 <_read+0x28>
 8003b42:	e000      	b.n	8003b46 <_read+0x16>
 8003b44:	bf00      	nop
 8003b46:	0001      	movs	r1, r0
 8003b48:	68bb      	ldr	r3, [r7, #8]
 8003b4a:	1c5a      	adds	r2, r3, #1
 8003b4c:	60ba      	str	r2, [r7, #8]
 8003b4e:	b2ca      	uxtb	r2, r1
 8003b50:	701a      	strb	r2, [r3, #0]
 8003b52:	697b      	ldr	r3, [r7, #20]
 8003b54:	3301      	adds	r3, #1
 8003b56:	617b      	str	r3, [r7, #20]
 8003b58:	697a      	ldr	r2, [r7, #20]
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	dbf0      	blt.n	8003b42 <_read+0x12>
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	0018      	movs	r0, r3
 8003b64:	46bd      	mov	sp, r7
 8003b66:	b006      	add	sp, #24
 8003b68:	bd80      	pop	{r7, pc}

08003b6a <_write>:
 8003b6a:	b580      	push	{r7, lr}
 8003b6c:	b086      	sub	sp, #24
 8003b6e:	af00      	add	r7, sp, #0
 8003b70:	60f8      	str	r0, [r7, #12]
 8003b72:	60b9      	str	r1, [r7, #8]
 8003b74:	607a      	str	r2, [r7, #4]
 8003b76:	2300      	movs	r3, #0
 8003b78:	617b      	str	r3, [r7, #20]
 8003b7a:	e009      	b.n	8003b90 <_write+0x26>
 8003b7c:	68bb      	ldr	r3, [r7, #8]
 8003b7e:	1c5a      	adds	r2, r3, #1
 8003b80:	60ba      	str	r2, [r7, #8]
 8003b82:	781b      	ldrb	r3, [r3, #0]
 8003b84:	0018      	movs	r0, r3
 8003b86:	e000      	b.n	8003b8a <_write+0x20>
 8003b88:	bf00      	nop
 8003b8a:	697b      	ldr	r3, [r7, #20]
 8003b8c:	3301      	adds	r3, #1
 8003b8e:	617b      	str	r3, [r7, #20]
 8003b90:	697a      	ldr	r2, [r7, #20]
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	429a      	cmp	r2, r3
 8003b96:	dbf1      	blt.n	8003b7c <_write+0x12>
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	0018      	movs	r0, r3
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	b006      	add	sp, #24
 8003ba0:	bd80      	pop	{r7, pc}

08003ba2 <_close>:
 8003ba2:	b580      	push	{r7, lr}
 8003ba4:	b082      	sub	sp, #8
 8003ba6:	af00      	add	r7, sp, #0
 8003ba8:	6078      	str	r0, [r7, #4]
 8003baa:	2301      	movs	r3, #1
 8003bac:	425b      	negs	r3, r3
 8003bae:	0018      	movs	r0, r3
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	b002      	add	sp, #8
 8003bb4:	bd80      	pop	{r7, pc}

08003bb6 <_fstat>:
 8003bb6:	b580      	push	{r7, lr}
 8003bb8:	b082      	sub	sp, #8
 8003bba:	af00      	add	r7, sp, #0
 8003bbc:	6078      	str	r0, [r7, #4]
 8003bbe:	6039      	str	r1, [r7, #0]
 8003bc0:	683b      	ldr	r3, [r7, #0]
 8003bc2:	2280      	movs	r2, #128	; 0x80
 8003bc4:	0192      	lsls	r2, r2, #6
 8003bc6:	605a      	str	r2, [r3, #4]
 8003bc8:	2300      	movs	r3, #0
 8003bca:	0018      	movs	r0, r3
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	b002      	add	sp, #8
 8003bd0:	bd80      	pop	{r7, pc}

08003bd2 <_isatty>:
 8003bd2:	b580      	push	{r7, lr}
 8003bd4:	b082      	sub	sp, #8
 8003bd6:	af00      	add	r7, sp, #0
 8003bd8:	6078      	str	r0, [r7, #4]
 8003bda:	2301      	movs	r3, #1
 8003bdc:	0018      	movs	r0, r3
 8003bde:	46bd      	mov	sp, r7
 8003be0:	b002      	add	sp, #8
 8003be2:	bd80      	pop	{r7, pc}

08003be4 <_lseek>:
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b084      	sub	sp, #16
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	60f8      	str	r0, [r7, #12]
 8003bec:	60b9      	str	r1, [r7, #8]
 8003bee:	607a      	str	r2, [r7, #4]
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	0018      	movs	r0, r3
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	b004      	add	sp, #16
 8003bf8:	bd80      	pop	{r7, pc}
	...

08003bfc <_sbrk>:
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b086      	sub	sp, #24
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
 8003c04:	4a14      	ldr	r2, [pc, #80]	; (8003c58 <_sbrk+0x5c>)
 8003c06:	4b15      	ldr	r3, [pc, #84]	; (8003c5c <_sbrk+0x60>)
 8003c08:	1ad3      	subs	r3, r2, r3
 8003c0a:	617b      	str	r3, [r7, #20]
 8003c0c:	697b      	ldr	r3, [r7, #20]
 8003c0e:	613b      	str	r3, [r7, #16]
 8003c10:	4b13      	ldr	r3, [pc, #76]	; (8003c60 <_sbrk+0x64>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d102      	bne.n	8003c1e <_sbrk+0x22>
 8003c18:	4b11      	ldr	r3, [pc, #68]	; (8003c60 <_sbrk+0x64>)
 8003c1a:	4a12      	ldr	r2, [pc, #72]	; (8003c64 <_sbrk+0x68>)
 8003c1c:	601a      	str	r2, [r3, #0]
 8003c1e:	4b10      	ldr	r3, [pc, #64]	; (8003c60 <_sbrk+0x64>)
 8003c20:	681a      	ldr	r2, [r3, #0]
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	18d3      	adds	r3, r2, r3
 8003c26:	693a      	ldr	r2, [r7, #16]
 8003c28:	429a      	cmp	r2, r3
 8003c2a:	d207      	bcs.n	8003c3c <_sbrk+0x40>
 8003c2c:	f002 fc3c 	bl	80064a8 <__errno>
 8003c30:	0003      	movs	r3, r0
 8003c32:	220c      	movs	r2, #12
 8003c34:	601a      	str	r2, [r3, #0]
 8003c36:	2301      	movs	r3, #1
 8003c38:	425b      	negs	r3, r3
 8003c3a:	e009      	b.n	8003c50 <_sbrk+0x54>
 8003c3c:	4b08      	ldr	r3, [pc, #32]	; (8003c60 <_sbrk+0x64>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	60fb      	str	r3, [r7, #12]
 8003c42:	4b07      	ldr	r3, [pc, #28]	; (8003c60 <_sbrk+0x64>)
 8003c44:	681a      	ldr	r2, [r3, #0]
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	18d2      	adds	r2, r2, r3
 8003c4a:	4b05      	ldr	r3, [pc, #20]	; (8003c60 <_sbrk+0x64>)
 8003c4c:	601a      	str	r2, [r3, #0]
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	0018      	movs	r0, r3
 8003c52:	46bd      	mov	sp, r7
 8003c54:	b006      	add	sp, #24
 8003c56:	bd80      	pop	{r7, pc}
 8003c58:	20002000 	.word	0x20002000
 8003c5c:	00000400 	.word	0x00000400
 8003c60:	2000045c 	.word	0x2000045c
 8003c64:	20000478 	.word	0x20000478

08003c68 <SystemInit>:
  *         Initialize the default HSI clock source, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 8003c6c:	4b1a      	ldr	r3, [pc, #104]	; (8003cd8 <SystemInit+0x70>)
 8003c6e:	681a      	ldr	r2, [r3, #0]
 8003c70:	4b19      	ldr	r3, [pc, #100]	; (8003cd8 <SystemInit+0x70>)
 8003c72:	2101      	movs	r1, #1
 8003c74:	430a      	orrs	r2, r1
 8003c76:	601a      	str	r2, [r3, #0]
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8003c78:	4b17      	ldr	r3, [pc, #92]	; (8003cd8 <SystemInit+0x70>)
 8003c7a:	685a      	ldr	r2, [r3, #4]
 8003c7c:	4b16      	ldr	r3, [pc, #88]	; (8003cd8 <SystemInit+0x70>)
 8003c7e:	4917      	ldr	r1, [pc, #92]	; (8003cdc <SystemInit+0x74>)
 8003c80:	400a      	ands	r2, r1
 8003c82:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 8003c84:	4b14      	ldr	r3, [pc, #80]	; (8003cd8 <SystemInit+0x70>)
 8003c86:	681a      	ldr	r2, [r3, #0]
 8003c88:	4b13      	ldr	r3, [pc, #76]	; (8003cd8 <SystemInit+0x70>)
 8003c8a:	4915      	ldr	r1, [pc, #84]	; (8003ce0 <SystemInit+0x78>)
 8003c8c:	400a      	ands	r2, r1
 8003c8e:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8003c90:	4b11      	ldr	r3, [pc, #68]	; (8003cd8 <SystemInit+0x70>)
 8003c92:	681a      	ldr	r2, [r3, #0]
 8003c94:	4b10      	ldr	r3, [pc, #64]	; (8003cd8 <SystemInit+0x70>)
 8003c96:	4913      	ldr	r1, [pc, #76]	; (8003ce4 <SystemInit+0x7c>)
 8003c98:	400a      	ands	r2, r1
 8003c9a:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8003c9c:	4b0e      	ldr	r3, [pc, #56]	; (8003cd8 <SystemInit+0x70>)
 8003c9e:	685a      	ldr	r2, [r3, #4]
 8003ca0:	4b0d      	ldr	r3, [pc, #52]	; (8003cd8 <SystemInit+0x70>)
 8003ca2:	4911      	ldr	r1, [pc, #68]	; (8003ce8 <SystemInit+0x80>)
 8003ca4:	400a      	ands	r2, r1
 8003ca6:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8003ca8:	4b0b      	ldr	r3, [pc, #44]	; (8003cd8 <SystemInit+0x70>)
 8003caa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cac:	4b0a      	ldr	r3, [pc, #40]	; (8003cd8 <SystemInit+0x70>)
 8003cae:	210f      	movs	r1, #15
 8003cb0:	438a      	bics	r2, r1
 8003cb2:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F091xC) || defined (STM32F098xx)
  /* Reset USART3SW[1:0], USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFF0FEACU;
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
 8003cb4:	4b08      	ldr	r3, [pc, #32]	; (8003cd8 <SystemInit+0x70>)
 8003cb6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003cb8:	4b07      	ldr	r3, [pc, #28]	; (8003cd8 <SystemInit+0x70>)
 8003cba:	490c      	ldr	r1, [pc, #48]	; (8003cec <SystemInit+0x84>)
 8003cbc:	400a      	ands	r2, r1
 8003cbe:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8003cc0:	4b05      	ldr	r3, [pc, #20]	; (8003cd8 <SystemInit+0x70>)
 8003cc2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003cc4:	4b04      	ldr	r3, [pc, #16]	; (8003cd8 <SystemInit+0x70>)
 8003cc6:	2101      	movs	r1, #1
 8003cc8:	438a      	bics	r2, r1
 8003cca:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8003ccc:	4b02      	ldr	r3, [pc, #8]	; (8003cd8 <SystemInit+0x70>)
 8003cce:	2200      	movs	r2, #0
 8003cd0:	609a      	str	r2, [r3, #8]

}
 8003cd2:	46c0      	nop			; (mov r8, r8)
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	bd80      	pop	{r7, pc}
 8003cd8:	40021000 	.word	0x40021000
 8003cdc:	08ffb80c 	.word	0x08ffb80c
 8003ce0:	fef6ffff 	.word	0xfef6ffff
 8003ce4:	fffbffff 	.word	0xfffbffff
 8003ce8:	ffc0ffff 	.word	0xffc0ffff
 8003cec:	fffffeec 	.word	0xfffffeec

08003cf0 <Reset_Handler>:
 8003cf0:	480d      	ldr	r0, [pc, #52]	; (8003d28 <LoopForever+0x2>)
 8003cf2:	4685      	mov	sp, r0
 8003cf4:	480d      	ldr	r0, [pc, #52]	; (8003d2c <LoopForever+0x6>)
 8003cf6:	490e      	ldr	r1, [pc, #56]	; (8003d30 <LoopForever+0xa>)
 8003cf8:	4a0e      	ldr	r2, [pc, #56]	; (8003d34 <LoopForever+0xe>)
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	e002      	b.n	8003d04 <LoopCopyDataInit>

08003cfe <CopyDataInit>:
 8003cfe:	58d4      	ldr	r4, [r2, r3]
 8003d00:	50c4      	str	r4, [r0, r3]
 8003d02:	3304      	adds	r3, #4

08003d04 <LoopCopyDataInit>:
 8003d04:	18c4      	adds	r4, r0, r3
 8003d06:	428c      	cmp	r4, r1
 8003d08:	d3f9      	bcc.n	8003cfe <CopyDataInit>
 8003d0a:	4a0b      	ldr	r2, [pc, #44]	; (8003d38 <LoopForever+0x12>)
 8003d0c:	4c0b      	ldr	r4, [pc, #44]	; (8003d3c <LoopForever+0x16>)
 8003d0e:	2300      	movs	r3, #0
 8003d10:	e001      	b.n	8003d16 <LoopFillZerobss>

08003d12 <FillZerobss>:
 8003d12:	6013      	str	r3, [r2, #0]
 8003d14:	3204      	adds	r2, #4

08003d16 <LoopFillZerobss>:
 8003d16:	42a2      	cmp	r2, r4
 8003d18:	d3fb      	bcc.n	8003d12 <FillZerobss>
 8003d1a:	f7ff ffa5 	bl	8003c68 <SystemInit>
 8003d1e:	f002 fbc9 	bl	80064b4 <__libc_init_array>
 8003d22:	f7ff f9b5 	bl	8003090 <main>

08003d26 <LoopForever>:
 8003d26:	e7fe      	b.n	8003d26 <LoopForever>
 8003d28:	20002000 	.word	0x20002000
 8003d2c:	20000000 	.word	0x20000000
 8003d30:	200001d8 	.word	0x200001d8
 8003d34:	0800b54c 	.word	0x0800b54c
 8003d38:	200001d8 	.word	0x200001d8
 8003d3c:	20000474 	.word	0x20000474

08003d40 <ADC1_IRQHandler>:
 8003d40:	e7fe      	b.n	8003d40 <ADC1_IRQHandler>
	...

08003d44 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003d48:	4b07      	ldr	r3, [pc, #28]	; (8003d68 <HAL_Init+0x24>)
 8003d4a:	681a      	ldr	r2, [r3, #0]
 8003d4c:	4b06      	ldr	r3, [pc, #24]	; (8003d68 <HAL_Init+0x24>)
 8003d4e:	2110      	movs	r1, #16
 8003d50:	430a      	orrs	r2, r1
 8003d52:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8003d54:	2000      	movs	r0, #0
 8003d56:	f000 f809 	bl	8003d6c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003d5a:	f7ff fd65 	bl	8003828 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003d5e:	2300      	movs	r3, #0
}
 8003d60:	0018      	movs	r0, r3
 8003d62:	46bd      	mov	sp, r7
 8003d64:	bd80      	pop	{r7, pc}
 8003d66:	46c0      	nop			; (mov r8, r8)
 8003d68:	40022000 	.word	0x40022000

08003d6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b082      	sub	sp, #8
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 8003d74:	f001 fcde 	bl	8005734 <HAL_RCC_GetHCLKFreq>
 8003d78:	0002      	movs	r2, r0
 8003d7a:	23fa      	movs	r3, #250	; 0xfa
 8003d7c:	0099      	lsls	r1, r3, #2
 8003d7e:	0010      	movs	r0, r2
 8003d80:	f7fc f9de 	bl	8000140 <__udivsi3>
 8003d84:	0003      	movs	r3, r0
 8003d86:	0018      	movs	r0, r3
 8003d88:	f000 fd4f 	bl	800482a <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8003d8c:	6879      	ldr	r1, [r7, #4]
 8003d8e:	2301      	movs	r3, #1
 8003d90:	425b      	negs	r3, r3
 8003d92:	2200      	movs	r2, #0
 8003d94:	0018      	movs	r0, r3
 8003d96:	f000 fd23 	bl	80047e0 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
 8003d9a:	2300      	movs	r3, #0
}
 8003d9c:	0018      	movs	r0, r3
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	b002      	add	sp, #8
 8003da2:	bd80      	pop	{r7, pc}

08003da4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	af00      	add	r7, sp, #0
  uwTick++;
 8003da8:	4b03      	ldr	r3, [pc, #12]	; (8003db8 <HAL_IncTick+0x14>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	1c5a      	adds	r2, r3, #1
 8003dae:	4b02      	ldr	r3, [pc, #8]	; (8003db8 <HAL_IncTick+0x14>)
 8003db0:	601a      	str	r2, [r3, #0]
}
 8003db2:	46c0      	nop			; (mov r8, r8)
 8003db4:	46bd      	mov	sp, r7
 8003db6:	bd80      	pop	{r7, pc}
 8003db8:	20000460 	.word	0x20000460

08003dbc <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	af00      	add	r7, sp, #0
  return uwTick;
 8003dc0:	4b02      	ldr	r3, [pc, #8]	; (8003dcc <HAL_GetTick+0x10>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
}
 8003dc4:	0018      	movs	r0, r3
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bd80      	pop	{r7, pc}
 8003dca:	46c0      	nop			; (mov r8, r8)
 8003dcc:	20000460 	.word	0x20000460

08003dd0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b084      	sub	sp, #16
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003dd8:	230f      	movs	r3, #15
 8003dda:	18fb      	adds	r3, r7, r3
 8003ddc:	2200      	movs	r2, #0
 8003dde:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8003de0:	2300      	movs	r3, #0
 8003de2:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d101      	bne.n	8003dee <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8003dea:	2301      	movs	r3, #1
 8003dec:	e124      	b.n	8004038 <HAL_ADC_Init+0x268>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d10a      	bne.n	8003e0c <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	649a      	str	r2, [r3, #72]	; 0x48
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2240      	movs	r2, #64	; 0x40
 8003e00:	2100      	movs	r1, #0
 8003e02:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	0018      	movs	r0, r3
 8003e08:	f7ff fd32 	bl	8003870 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e10:	2210      	movs	r2, #16
 8003e12:	4013      	ands	r3, r2
 8003e14:	d000      	beq.n	8003e18 <HAL_ADC_Init+0x48>
 8003e16:	e102      	b.n	800401e <HAL_ADC_Init+0x24e>
 8003e18:	230f      	movs	r3, #15
 8003e1a:	18fb      	adds	r3, r7, r3
 8003e1c:	781b      	ldrb	r3, [r3, #0]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d000      	beq.n	8003e24 <HAL_ADC_Init+0x54>
 8003e22:	e0fc      	b.n	800401e <HAL_ADC_Init+0x24e>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	689b      	ldr	r3, [r3, #8]
 8003e2a:	2204      	movs	r2, #4
 8003e2c:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8003e2e:	d000      	beq.n	8003e32 <HAL_ADC_Init+0x62>
 8003e30:	e0f5      	b.n	800401e <HAL_ADC_Init+0x24e>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e36:	4a82      	ldr	r2, [pc, #520]	; (8004040 <HAL_ADC_Init+0x270>)
 8003e38:	4013      	ands	r3, r2
 8003e3a:	2202      	movs	r2, #2
 8003e3c:	431a      	orrs	r2, r3
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	645a      	str	r2, [r3, #68]	; 0x44
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	689b      	ldr	r3, [r3, #8]
 8003e48:	2203      	movs	r2, #3
 8003e4a:	4013      	ands	r3, r2
 8003e4c:	2b01      	cmp	r3, #1
 8003e4e:	d112      	bne.n	8003e76 <HAL_ADC_Init+0xa6>
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	2201      	movs	r2, #1
 8003e58:	4013      	ands	r3, r2
 8003e5a:	2b01      	cmp	r3, #1
 8003e5c:	d009      	beq.n	8003e72 <HAL_ADC_Init+0xa2>
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	68da      	ldr	r2, [r3, #12]
 8003e64:	2380      	movs	r3, #128	; 0x80
 8003e66:	021b      	lsls	r3, r3, #8
 8003e68:	401a      	ands	r2, r3
 8003e6a:	2380      	movs	r3, #128	; 0x80
 8003e6c:	021b      	lsls	r3, r3, #8
 8003e6e:	429a      	cmp	r2, r3
 8003e70:	d101      	bne.n	8003e76 <HAL_ADC_Init+0xa6>
 8003e72:	2301      	movs	r3, #1
 8003e74:	e000      	b.n	8003e78 <HAL_ADC_Init+0xa8>
 8003e76:	2300      	movs	r3, #0
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d116      	bne.n	8003eaa <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	68db      	ldr	r3, [r3, #12]
 8003e82:	2218      	movs	r2, #24
 8003e84:	4393      	bics	r3, r2
 8003e86:	0019      	movs	r1, r3
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	689a      	ldr	r2, [r3, #8]
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	430a      	orrs	r2, r1
 8003e92:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	691b      	ldr	r3, [r3, #16]
 8003e9a:	009b      	lsls	r3, r3, #2
 8003e9c:	0899      	lsrs	r1, r3, #2
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	685a      	ldr	r2, [r3, #4]
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	430a      	orrs	r2, r1
 8003ea8:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	68da      	ldr	r2, [r3, #12]
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4963      	ldr	r1, [pc, #396]	; (8004044 <HAL_ADC_Init+0x274>)
 8003eb6:	400a      	ands	r2, r1
 8003eb8:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	699b      	ldr	r3, [r3, #24]
 8003ebe:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF(hadc->Init.LowPowerAutoPowerOff)     |
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	69db      	ldr	r3, [r3, #28]
 8003ec4:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 8003ec6:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6a1b      	ldr	r3, [r3, #32]
 8003ecc:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF(hadc->Init.LowPowerAutoPowerOff)     |
 8003ece:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                  |
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ed4:	2b01      	cmp	r3, #1
 8003ed6:	d002      	beq.n	8003ede <HAL_ADC_Init+0x10e>
 8003ed8:	2380      	movs	r3, #128	; 0x80
 8003eda:	015b      	lsls	r3, r3, #5
 8003edc:	e000      	b.n	8003ee0 <HAL_ADC_Init+0x110>
 8003ede:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 8003ee0:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                   |
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                  |
 8003ee6:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                   |
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	691b      	ldr	r3, [r3, #16]
 8003eec:	2b02      	cmp	r3, #2
 8003eee:	d101      	bne.n	8003ef4 <HAL_ADC_Init+0x124>
 8003ef0:	2304      	movs	r3, #4
 8003ef2:	e000      	b.n	8003ef6 <HAL_ADC_Init+0x126>
 8003ef4:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                   |
 8003ef6:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ(hadc->Init.DMAContinuousRequests)  );
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003efc:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                   |
 8003efe:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 8003f00:	68ba      	ldr	r2, [r7, #8]
 8003f02:	4313      	orrs	r3, r2
 8003f04:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f0a:	2b01      	cmp	r3, #1
 8003f0c:	d115      	bne.n	8003f3a <HAL_ADC_Init+0x16a>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6a1b      	ldr	r3, [r3, #32]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d105      	bne.n	8003f22 <HAL_ADC_Init+0x152>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8003f16:	68bb      	ldr	r3, [r7, #8]
 8003f18:	2280      	movs	r2, #128	; 0x80
 8003f1a:	0252      	lsls	r2, r2, #9
 8003f1c:	4313      	orrs	r3, r2
 8003f1e:	60bb      	str	r3, [r7, #8]
 8003f20:	e00b      	b.n	8003f3a <HAL_ADC_Init+0x16a>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f26:	2220      	movs	r2, #32
 8003f28:	431a      	orrs	r2, r3
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	645a      	str	r2, [r3, #68]	; 0x44
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f32:	2201      	movs	r2, #1
 8003f34:	431a      	orrs	r2, r3
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	649a      	str	r2, [r3, #72]	; 0x48
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003f3e:	23c2      	movs	r3, #194	; 0xc2
 8003f40:	33ff      	adds	r3, #255	; 0xff
 8003f42:	429a      	cmp	r2, r3
 8003f44:	d007      	beq.n	8003f56 <HAL_ADC_Init+0x186>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6a9a      	ldr	r2, [r3, #40]	; 0x28
                    hadc->Init.ExternalTrigConvEdge );
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	68ba      	ldr	r2, [r7, #8]
 8003f52:	4313      	orrs	r3, r2
 8003f54:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	68d9      	ldr	r1, [r3, #12]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	68ba      	ldr	r2, [r7, #8]
 8003f62:	430a      	orrs	r2, r1
 8003f64:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003f6a:	2380      	movs	r3, #128	; 0x80
 8003f6c:	055b      	lsls	r3, r3, #21
 8003f6e:	429a      	cmp	r2, r3
 8003f70:	d01b      	beq.n	8003faa <HAL_ADC_Init+0x1da>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f76:	2b01      	cmp	r3, #1
 8003f78:	d017      	beq.n	8003faa <HAL_ADC_Init+0x1da>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f7e:	2b02      	cmp	r3, #2
 8003f80:	d013      	beq.n	8003faa <HAL_ADC_Init+0x1da>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f86:	2b03      	cmp	r3, #3
 8003f88:	d00f      	beq.n	8003faa <HAL_ADC_Init+0x1da>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f8e:	2b04      	cmp	r3, #4
 8003f90:	d00b      	beq.n	8003faa <HAL_ADC_Init+0x1da>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f96:	2b05      	cmp	r3, #5
 8003f98:	d007      	beq.n	8003faa <HAL_ADC_Init+0x1da>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f9e:	2b06      	cmp	r3, #6
 8003fa0:	d003      	beq.n	8003faa <HAL_ADC_Init+0x1da>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fa6:	2b07      	cmp	r3, #7
 8003fa8:	d112      	bne.n	8003fd0 <HAL_ADC_Init+0x200>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	695a      	ldr	r2, [r3, #20]
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	2107      	movs	r1, #7
 8003fb6:	438a      	bics	r2, r1
 8003fb8:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	6959      	ldr	r1, [r3, #20]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fc4:	2207      	movs	r2, #7
 8003fc6:	401a      	ands	r2, r3
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	430a      	orrs	r2, r1
 8003fce:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	68db      	ldr	r3, [r3, #12]
 8003fd6:	4a1c      	ldr	r2, [pc, #112]	; (8004048 <HAL_ADC_Init+0x278>)
 8003fd8:	4013      	ands	r3, r2
 8003fda:	68ba      	ldr	r2, [r7, #8]
 8003fdc:	429a      	cmp	r2, r3
 8003fde:	d10b      	bne.n	8003ff8 <HAL_ADC_Init+0x228>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fea:	2203      	movs	r2, #3
 8003fec:	4393      	bics	r3, r2
 8003fee:	2201      	movs	r2, #1
 8003ff0:	431a      	orrs	r2, r3
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	645a      	str	r2, [r3, #68]	; 0x44
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8003ff6:	e01c      	b.n	8004032 <HAL_ADC_Init+0x262>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ffc:	2212      	movs	r2, #18
 8003ffe:	4393      	bics	r3, r2
 8004000:	2210      	movs	r2, #16
 8004002:	431a      	orrs	r2, r3
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	645a      	str	r2, [r3, #68]	; 0x44
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800400c:	2201      	movs	r2, #1
 800400e:	431a      	orrs	r2, r3
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	649a      	str	r2, [r3, #72]	; 0x48
      
      tmp_hal_status = HAL_ERROR;
 8004014:	230f      	movs	r3, #15
 8004016:	18fb      	adds	r3, r7, r3
 8004018:	2201      	movs	r2, #1
 800401a:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800401c:	e009      	b.n	8004032 <HAL_ADC_Init+0x262>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004022:	2210      	movs	r2, #16
 8004024:	431a      	orrs	r2, r3
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	645a      	str	r2, [r3, #68]	; 0x44
        
    tmp_hal_status = HAL_ERROR;
 800402a:	230f      	movs	r3, #15
 800402c:	18fb      	adds	r3, r7, r3
 800402e:	2201      	movs	r2, #1
 8004030:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8004032:	230f      	movs	r3, #15
 8004034:	18fb      	adds	r3, r7, r3
 8004036:	781b      	ldrb	r3, [r3, #0]
}
 8004038:	0018      	movs	r0, r3
 800403a:	46bd      	mov	sp, r7
 800403c:	b004      	add	sp, #16
 800403e:	bd80      	pop	{r7, pc}
 8004040:	fffffefd 	.word	0xfffffefd
 8004044:	fffe0219 	.word	0xfffe0219
 8004048:	833fffe7 	.word	0x833fffe7

0800404c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800404c:	b590      	push	{r4, r7, lr}
 800404e:	b087      	sub	sp, #28
 8004050:	af00      	add	r7, sp, #0
 8004052:	60f8      	str	r0, [r7, #12]
 8004054:	60b9      	str	r1, [r7, #8]
 8004056:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004058:	2317      	movs	r3, #23
 800405a:	18fb      	adds	r3, r7, r3
 800405c:	2200      	movs	r2, #0
 800405e:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	689b      	ldr	r3, [r3, #8]
 8004066:	2204      	movs	r2, #4
 8004068:	4013      	ands	r3, r2
 800406a:	d15e      	bne.n	800412a <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	2240      	movs	r2, #64	; 0x40
 8004070:	5c9b      	ldrb	r3, [r3, r2]
 8004072:	2b01      	cmp	r3, #1
 8004074:	d101      	bne.n	800407a <HAL_ADC_Start_DMA+0x2e>
 8004076:	2302      	movs	r3, #2
 8004078:	e05e      	b.n	8004138 <HAL_ADC_Start_DMA+0xec>
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	2240      	movs	r2, #64	; 0x40
 800407e:	2101      	movs	r1, #1
 8004080:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	69db      	ldr	r3, [r3, #28]
 8004086:	2b01      	cmp	r3, #1
 8004088:	d007      	beq.n	800409a <HAL_ADC_Start_DMA+0x4e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 800408a:	2317      	movs	r3, #23
 800408c:	18fc      	adds	r4, r7, r3
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	0018      	movs	r0, r3
 8004092:	f000 f963 	bl	800435c <ADC_Enable>
 8004096:	0003      	movs	r3, r0
 8004098:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800409a:	2317      	movs	r3, #23
 800409c:	18fb      	adds	r3, r7, r3
 800409e:	781b      	ldrb	r3, [r3, #0]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d146      	bne.n	8004132 <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040a8:	4a25      	ldr	r2, [pc, #148]	; (8004140 <HAL_ADC_Start_DMA+0xf4>)
 80040aa:	4013      	ands	r3, r2
 80040ac:	2280      	movs	r2, #128	; 0x80
 80040ae:	0052      	lsls	r2, r2, #1
 80040b0:	431a      	orrs	r2, r3
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	645a      	str	r2, [r3, #68]	; 0x44
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	2200      	movs	r2, #0
 80040ba:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	2240      	movs	r2, #64	; 0x40
 80040c0:	2100      	movs	r1, #0
 80040c2:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040c8:	4a1e      	ldr	r2, [pc, #120]	; (8004144 <HAL_ADC_Start_DMA+0xf8>)
 80040ca:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040d0:	4a1d      	ldr	r2, [pc, #116]	; (8004148 <HAL_ADC_Start_DMA+0xfc>)
 80040d2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040d8:	4a1c      	ldr	r2, [pc, #112]	; (800414c <HAL_ADC_Start_DMA+0x100>)
 80040da:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	221c      	movs	r2, #28
 80040e2:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	685a      	ldr	r2, [r3, #4]
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	2110      	movs	r1, #16
 80040f0:	430a      	orrs	r2, r1
 80040f2:	605a      	str	r2, [r3, #4]
      
      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	68da      	ldr	r2, [r3, #12]
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	2101      	movs	r1, #1
 8004100:	430a      	orrs	r2, r1
 8004102:	60da      	str	r2, [r3, #12]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	3340      	adds	r3, #64	; 0x40
 800410e:	0019      	movs	r1, r3
 8004110:	68ba      	ldr	r2, [r7, #8]
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	f000 fbea 	bl	80048ec <HAL_DMA_Start_IT>
           
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	689a      	ldr	r2, [r3, #8]
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	2104      	movs	r1, #4
 8004124:	430a      	orrs	r2, r1
 8004126:	609a      	str	r2, [r3, #8]
 8004128:	e003      	b.n	8004132 <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800412a:	2317      	movs	r3, #23
 800412c:	18fb      	adds	r3, r7, r3
 800412e:	2202      	movs	r2, #2
 8004130:	701a      	strb	r2, [r3, #0]
  }
    
  /* Return function status */
  return tmp_hal_status;
 8004132:	2317      	movs	r3, #23
 8004134:	18fb      	adds	r3, r7, r3
 8004136:	781b      	ldrb	r3, [r3, #0]
}
 8004138:	0018      	movs	r0, r3
 800413a:	46bd      	mov	sp, r7
 800413c:	b007      	add	sp, #28
 800413e:	bd90      	pop	{r4, r7, pc}
 8004140:	fffff0fe 	.word	0xfffff0fe
 8004144:	08004455 	.word	0x08004455
 8004148:	08004509 	.word	0x08004509
 800414c:	08004527 	.word	0x08004527

08004150 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b082      	sub	sp, #8
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8004158:	46c0      	nop			; (mov r8, r8)
 800415a:	46bd      	mov	sp, r7
 800415c:	b002      	add	sp, #8
 800415e:	bd80      	pop	{r7, pc}

08004160 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	b082      	sub	sp, #8
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004168:	46c0      	nop			; (mov r8, r8)
 800416a:	46bd      	mov	sp, r7
 800416c:	b002      	add	sp, #8
 800416e:	bd80      	pop	{r7, pc}

08004170 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b084      	sub	sp, #16
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
 8004178:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800417a:	230f      	movs	r3, #15
 800417c:	18fb      	adds	r3, r7, r3
 800417e:	2200      	movs	r2, #0
 8004180:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8004182:	2300      	movs	r3, #0
 8004184:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800418a:	2380      	movs	r3, #128	; 0x80
 800418c:	055b      	lsls	r3, r3, #21
 800418e:	429a      	cmp	r2, r3
 8004190:	d011      	beq.n	80041b6 <HAL_ADC_ConfigChannel+0x46>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004196:	2b01      	cmp	r3, #1
 8004198:	d00d      	beq.n	80041b6 <HAL_ADC_ConfigChannel+0x46>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800419e:	2b02      	cmp	r3, #2
 80041a0:	d009      	beq.n	80041b6 <HAL_ADC_ConfigChannel+0x46>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041a6:	2b03      	cmp	r3, #3
 80041a8:	d005      	beq.n	80041b6 <HAL_ADC_ConfigChannel+0x46>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041ae:	2b04      	cmp	r3, #4
 80041b0:	d001      	beq.n	80041b6 <HAL_ADC_ConfigChannel+0x46>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2240      	movs	r2, #64	; 0x40
 80041ba:	5c9b      	ldrb	r3, [r3, r2]
 80041bc:	2b01      	cmp	r3, #1
 80041be:	d101      	bne.n	80041c4 <HAL_ADC_ConfigChannel+0x54>
 80041c0:	2302      	movs	r3, #2
 80041c2:	e0bb      	b.n	800433c <HAL_ADC_ConfigChannel+0x1cc>
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2240      	movs	r2, #64	; 0x40
 80041c8:	2101      	movs	r1, #1
 80041ca:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	689b      	ldr	r3, [r3, #8]
 80041d2:	2204      	movs	r2, #4
 80041d4:	4013      	ands	r3, r2
 80041d6:	d000      	beq.n	80041da <HAL_ADC_ConfigChannel+0x6a>
 80041d8:	e09f      	b.n	800431a <HAL_ADC_ConfigChannel+0x1aa>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	685b      	ldr	r3, [r3, #4]
 80041de:	4a59      	ldr	r2, [pc, #356]	; (8004344 <HAL_ADC_ConfigChannel+0x1d4>)
 80041e0:	4293      	cmp	r3, r2
 80041e2:	d100      	bne.n	80041e6 <HAL_ADC_ConfigChannel+0x76>
 80041e4:	e077      	b.n	80042d6 <HAL_ADC_ConfigChannel+0x166>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	2201      	movs	r2, #1
 80041f2:	409a      	lsls	r2, r3
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	430a      	orrs	r2, r1
 80041fa:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004200:	2380      	movs	r3, #128	; 0x80
 8004202:	055b      	lsls	r3, r3, #21
 8004204:	429a      	cmp	r2, r3
 8004206:	d037      	beq.n	8004278 <HAL_ADC_ConfigChannel+0x108>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800420c:	2b01      	cmp	r3, #1
 800420e:	d033      	beq.n	8004278 <HAL_ADC_ConfigChannel+0x108>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004214:	2b02      	cmp	r3, #2
 8004216:	d02f      	beq.n	8004278 <HAL_ADC_ConfigChannel+0x108>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800421c:	2b03      	cmp	r3, #3
 800421e:	d02b      	beq.n	8004278 <HAL_ADC_ConfigChannel+0x108>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004224:	2b04      	cmp	r3, #4
 8004226:	d027      	beq.n	8004278 <HAL_ADC_ConfigChannel+0x108>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800422c:	2b05      	cmp	r3, #5
 800422e:	d023      	beq.n	8004278 <HAL_ADC_ConfigChannel+0x108>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004234:	2b06      	cmp	r3, #6
 8004236:	d01f      	beq.n	8004278 <HAL_ADC_ConfigChannel+0x108>
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800423c:	2b07      	cmp	r3, #7
 800423e:	d01b      	beq.n	8004278 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	689a      	ldr	r2, [r3, #8]
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	695b      	ldr	r3, [r3, #20]
 800424a:	2107      	movs	r1, #7
 800424c:	400b      	ands	r3, r1
 800424e:	429a      	cmp	r2, r3
 8004250:	d012      	beq.n	8004278 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	695a      	ldr	r2, [r3, #20]
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	2107      	movs	r1, #7
 800425e:	438a      	bics	r2, r1
 8004260:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	6959      	ldr	r1, [r3, #20]
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	689b      	ldr	r3, [r3, #8]
 800426c:	2207      	movs	r2, #7
 800426e:	401a      	ands	r2, r3
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	430a      	orrs	r2, r1
 8004276:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	2b10      	cmp	r3, #16
 800427e:	d003      	beq.n	8004288 <HAL_ADC_ConfigChannel+0x118>
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	2b11      	cmp	r3, #17
 8004286:	d152      	bne.n	800432e <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8004288:	4b2f      	ldr	r3, [pc, #188]	; (8004348 <HAL_ADC_ConfigChannel+0x1d8>)
 800428a:	6819      	ldr	r1, [r3, #0]
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	2b10      	cmp	r3, #16
 8004292:	d102      	bne.n	800429a <HAL_ADC_ConfigChannel+0x12a>
 8004294:	2380      	movs	r3, #128	; 0x80
 8004296:	041b      	lsls	r3, r3, #16
 8004298:	e001      	b.n	800429e <HAL_ADC_ConfigChannel+0x12e>
 800429a:	2380      	movs	r3, #128	; 0x80
 800429c:	03db      	lsls	r3, r3, #15
 800429e:	4a2a      	ldr	r2, [pc, #168]	; (8004348 <HAL_ADC_ConfigChannel+0x1d8>)
 80042a0:	430b      	orrs	r3, r1
 80042a2:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	2b10      	cmp	r3, #16
 80042aa:	d140      	bne.n	800432e <HAL_ADC_ConfigChannel+0x1be>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80042ac:	4b27      	ldr	r3, [pc, #156]	; (800434c <HAL_ADC_ConfigChannel+0x1dc>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	4927      	ldr	r1, [pc, #156]	; (8004350 <HAL_ADC_ConfigChannel+0x1e0>)
 80042b2:	0018      	movs	r0, r3
 80042b4:	f7fb ff44 	bl	8000140 <__udivsi3>
 80042b8:	0003      	movs	r3, r0
 80042ba:	001a      	movs	r2, r3
 80042bc:	0013      	movs	r3, r2
 80042be:	009b      	lsls	r3, r3, #2
 80042c0:	189b      	adds	r3, r3, r2
 80042c2:	005b      	lsls	r3, r3, #1
 80042c4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80042c6:	e002      	b.n	80042ce <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 80042c8:	68bb      	ldr	r3, [r7, #8]
 80042ca:	3b01      	subs	r3, #1
 80042cc:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80042ce:	68bb      	ldr	r3, [r7, #8]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d1f9      	bne.n	80042c8 <HAL_ADC_ConfigChannel+0x158>
 80042d4:	e02b      	b.n	800432e <HAL_ADC_ConfigChannel+0x1be>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	2101      	movs	r1, #1
 80042e2:	4099      	lsls	r1, r3
 80042e4:	000b      	movs	r3, r1
 80042e6:	43d9      	mvns	r1, r3
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	400a      	ands	r2, r1
 80042ee:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	2b10      	cmp	r3, #16
 80042f6:	d003      	beq.n	8004300 <HAL_ADC_ConfigChannel+0x190>
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	2b11      	cmp	r3, #17
 80042fe:	d116      	bne.n	800432e <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8004300:	4b11      	ldr	r3, [pc, #68]	; (8004348 <HAL_ADC_ConfigChannel+0x1d8>)
 8004302:	6819      	ldr	r1, [r3, #0]
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	2b10      	cmp	r3, #16
 800430a:	d101      	bne.n	8004310 <HAL_ADC_ConfigChannel+0x1a0>
 800430c:	4a11      	ldr	r2, [pc, #68]	; (8004354 <HAL_ADC_ConfigChannel+0x1e4>)
 800430e:	e000      	b.n	8004312 <HAL_ADC_ConfigChannel+0x1a2>
 8004310:	4a11      	ldr	r2, [pc, #68]	; (8004358 <HAL_ADC_ConfigChannel+0x1e8>)
 8004312:	4b0d      	ldr	r3, [pc, #52]	; (8004348 <HAL_ADC_ConfigChannel+0x1d8>)
 8004314:	400a      	ands	r2, r1
 8004316:	601a      	str	r2, [r3, #0]
 8004318:	e009      	b.n	800432e <HAL_ADC_ConfigChannel+0x1be>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800431e:	2220      	movs	r2, #32
 8004320:	431a      	orrs	r2, r3
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	645a      	str	r2, [r3, #68]	; 0x44
    
    tmp_hal_status = HAL_ERROR;
 8004326:	230f      	movs	r3, #15
 8004328:	18fb      	adds	r3, r7, r3
 800432a:	2201      	movs	r2, #1
 800432c:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2240      	movs	r2, #64	; 0x40
 8004332:	2100      	movs	r1, #0
 8004334:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8004336:	230f      	movs	r3, #15
 8004338:	18fb      	adds	r3, r7, r3
 800433a:	781b      	ldrb	r3, [r3, #0]
}
 800433c:	0018      	movs	r0, r3
 800433e:	46bd      	mov	sp, r7
 8004340:	b004      	add	sp, #16
 8004342:	bd80      	pop	{r7, pc}
 8004344:	00001001 	.word	0x00001001
 8004348:	40012708 	.word	0x40012708
 800434c:	20000000 	.word	0x20000000
 8004350:	000f4240 	.word	0x000f4240
 8004354:	ff7fffff 	.word	0xff7fffff
 8004358:	ffbfffff 	.word	0xffbfffff

0800435c <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b084      	sub	sp, #16
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004364:	2300      	movs	r3, #0
 8004366:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8004368:	2300      	movs	r3, #0
 800436a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	689b      	ldr	r3, [r3, #8]
 8004372:	2203      	movs	r2, #3
 8004374:	4013      	ands	r3, r2
 8004376:	2b01      	cmp	r3, #1
 8004378:	d112      	bne.n	80043a0 <ADC_Enable+0x44>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	2201      	movs	r2, #1
 8004382:	4013      	ands	r3, r2
 8004384:	2b01      	cmp	r3, #1
 8004386:	d009      	beq.n	800439c <ADC_Enable+0x40>
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	68da      	ldr	r2, [r3, #12]
 800438e:	2380      	movs	r3, #128	; 0x80
 8004390:	021b      	lsls	r3, r3, #8
 8004392:	401a      	ands	r2, r3
 8004394:	2380      	movs	r3, #128	; 0x80
 8004396:	021b      	lsls	r3, r3, #8
 8004398:	429a      	cmp	r2, r3
 800439a:	d101      	bne.n	80043a0 <ADC_Enable+0x44>
 800439c:	2301      	movs	r3, #1
 800439e:	e000      	b.n	80043a2 <ADC_Enable+0x46>
 80043a0:	2300      	movs	r3, #0
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d14b      	bne.n	800443e <ADC_Enable+0xe2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	689b      	ldr	r3, [r3, #8]
 80043ac:	4a26      	ldr	r2, [pc, #152]	; (8004448 <ADC_Enable+0xec>)
 80043ae:	4013      	ands	r3, r2
 80043b0:	d00d      	beq.n	80043ce <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043b6:	2210      	movs	r2, #16
 80043b8:	431a      	orrs	r2, r3
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	645a      	str	r2, [r3, #68]	; 0x44
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043c2:	2201      	movs	r2, #1
 80043c4:	431a      	orrs	r2, r3
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	649a      	str	r2, [r3, #72]	; 0x48
      
      return HAL_ERROR;
 80043ca:	2301      	movs	r3, #1
 80043cc:	e038      	b.n	8004440 <ADC_Enable+0xe4>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	689a      	ldr	r2, [r3, #8]
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	2101      	movs	r1, #1
 80043da:	430a      	orrs	r2, r1
 80043dc:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80043de:	4b1b      	ldr	r3, [pc, #108]	; (800444c <ADC_Enable+0xf0>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	491b      	ldr	r1, [pc, #108]	; (8004450 <ADC_Enable+0xf4>)
 80043e4:	0018      	movs	r0, r3
 80043e6:	f7fb feab 	bl	8000140 <__udivsi3>
 80043ea:	0003      	movs	r3, r0
 80043ec:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80043ee:	e002      	b.n	80043f6 <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 80043f0:	68bb      	ldr	r3, [r7, #8]
 80043f2:	3b01      	subs	r3, #1
 80043f4:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80043f6:	68bb      	ldr	r3, [r7, #8]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d1f9      	bne.n	80043f0 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 80043fc:	f7ff fcde 	bl	8003dbc <HAL_GetTick>
 8004400:	0003      	movs	r3, r0
 8004402:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8004404:	e014      	b.n	8004430 <ADC_Enable+0xd4>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004406:	f7ff fcd9 	bl	8003dbc <HAL_GetTick>
 800440a:	0002      	movs	r2, r0
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	1ad3      	subs	r3, r2, r3
 8004410:	2b02      	cmp	r3, #2
 8004412:	d90d      	bls.n	8004430 <ADC_Enable+0xd4>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004418:	2210      	movs	r2, #16
 800441a:	431a      	orrs	r2, r3
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	645a      	str	r2, [r3, #68]	; 0x44
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004424:	2201      	movs	r2, #1
 8004426:	431a      	orrs	r2, r3
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	649a      	str	r2, [r3, #72]	; 0x48
      
        return HAL_ERROR;
 800442c:	2301      	movs	r3, #1
 800442e:	e007      	b.n	8004440 <ADC_Enable+0xe4>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	2201      	movs	r2, #1
 8004438:	4013      	ands	r3, r2
 800443a:	2b01      	cmp	r3, #1
 800443c:	d1e3      	bne.n	8004406 <ADC_Enable+0xaa>
    }   
    
  }
   
  /* Return HAL status */
  return HAL_OK;
 800443e:	2300      	movs	r3, #0
}
 8004440:	0018      	movs	r0, r3
 8004442:	46bd      	mov	sp, r7
 8004444:	b004      	add	sp, #16
 8004446:	bd80      	pop	{r7, pc}
 8004448:	80000017 	.word	0x80000017
 800444c:	20000000 	.word	0x20000000
 8004450:	000f4240 	.word	0x000f4240

08004454 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	b084      	sub	sp, #16
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004460:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004466:	2250      	movs	r2, #80	; 0x50
 8004468:	4013      	ands	r3, r2
 800446a:	d140      	bne.n	80044ee <ADC_DMAConvCplt+0x9a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004470:	2280      	movs	r2, #128	; 0x80
 8004472:	0092      	lsls	r2, r2, #2
 8004474:	431a      	orrs	r2, r3
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	68da      	ldr	r2, [r3, #12]
 8004480:	23c0      	movs	r3, #192	; 0xc0
 8004482:	011b      	lsls	r3, r3, #4
 8004484:	4013      	ands	r3, r2
 8004486:	d12d      	bne.n	80044e4 <ADC_DMAConvCplt+0x90>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	6a1b      	ldr	r3, [r3, #32]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800448c:	2b00      	cmp	r3, #0
 800448e:	d129      	bne.n	80044e4 <ADC_DMAConvCplt+0x90>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	2208      	movs	r2, #8
 8004498:	4013      	ands	r3, r2
 800449a:	2b08      	cmp	r3, #8
 800449c:	d122      	bne.n	80044e4 <ADC_DMAConvCplt+0x90>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	689b      	ldr	r3, [r3, #8]
 80044a4:	2204      	movs	r2, #4
 80044a6:	4013      	ands	r3, r2
 80044a8:	d110      	bne.n	80044cc <ADC_DMAConvCplt+0x78>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	685a      	ldr	r2, [r3, #4]
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	210c      	movs	r1, #12
 80044b6:	438a      	bics	r2, r1
 80044b8:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044be:	4a11      	ldr	r2, [pc, #68]	; (8004504 <ADC_DMAConvCplt+0xb0>)
 80044c0:	4013      	ands	r3, r2
 80044c2:	2201      	movs	r2, #1
 80044c4:	431a      	orrs	r2, r3
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	645a      	str	r2, [r3, #68]	; 0x44
 80044ca:	e00b      	b.n	80044e4 <ADC_DMAConvCplt+0x90>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044d0:	2220      	movs	r2, #32
 80044d2:	431a      	orrs	r2, r3
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	645a      	str	r2, [r3, #68]	; 0x44
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80044dc:	2201      	movs	r2, #1
 80044de:	431a      	orrs	r2, r3
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	649a      	str	r2, [r3, #72]	; 0x48
        }
      }
    }

    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	0018      	movs	r0, r3
 80044e8:	f7ff f89e 	bl	8003628 <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 80044ec:	e005      	b.n	80044fa <ADC_DMAConvCplt+0xa6>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044f4:	687a      	ldr	r2, [r7, #4]
 80044f6:	0010      	movs	r0, r2
 80044f8:	4798      	blx	r3
}
 80044fa:	46c0      	nop			; (mov r8, r8)
 80044fc:	46bd      	mov	sp, r7
 80044fe:	b004      	add	sp, #16
 8004500:	bd80      	pop	{r7, pc}
 8004502:	46c0      	nop			; (mov r8, r8)
 8004504:	fffffefe 	.word	0xfffffefe

08004508 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b084      	sub	sp, #16
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004514:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	0018      	movs	r0, r3
 800451a:	f7ff fe19 	bl	8004150 <HAL_ADC_ConvHalfCpltCallback>
}
 800451e:	46c0      	nop			; (mov r8, r8)
 8004520:	46bd      	mov	sp, r7
 8004522:	b004      	add	sp, #16
 8004524:	bd80      	pop	{r7, pc}

08004526 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8004526:	b580      	push	{r7, lr}
 8004528:	b084      	sub	sp, #16
 800452a:	af00      	add	r7, sp, #0
 800452c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004532:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004538:	2240      	movs	r2, #64	; 0x40
 800453a:	431a      	orrs	r2, r3
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004544:	2204      	movs	r2, #4
 8004546:	431a      	orrs	r2, r3
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	649a      	str	r2, [r3, #72]	; 0x48
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	0018      	movs	r0, r3
 8004550:	f7ff fe06 	bl	8004160 <HAL_ADC_ErrorCallback>
}
 8004554:	46c0      	nop			; (mov r8, r8)
 8004556:	46bd      	mov	sp, r7
 8004558:	b004      	add	sp, #16
 800455a:	bd80      	pop	{r7, pc}

0800455c <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 800455c:	b580      	push	{r7, lr}
 800455e:	b086      	sub	sp, #24
 8004560:	af00      	add	r7, sp, #0
 8004562:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004564:	2317      	movs	r3, #23
 8004566:	18fb      	adds	r3, r7, r3
 8004568:	2200      	movs	r2, #0
 800456a:	701a      	strb	r2, [r3, #0]
  uint32_t tickstart = 0U;
 800456c:	2300      	movs	r3, #0
 800456e:	613b      	str	r3, [r7, #16]
  uint32_t backup_setting_adc_dma_transfer = 0; /* Note: Variable not declared as volatile because register read is already declared as volatile */
 8004570:	2300      	movs	r3, #0
 8004572:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2240      	movs	r2, #64	; 0x40
 8004578:	5c9b      	ldrb	r3, [r3, r2]
 800457a:	2b01      	cmp	r3, #1
 800457c:	d101      	bne.n	8004582 <HAL_ADCEx_Calibration_Start+0x26>
 800457e:	2302      	movs	r3, #2
 8004580:	e080      	b.n	8004684 <HAL_ADCEx_Calibration_Start+0x128>
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2240      	movs	r2, #64	; 0x40
 8004586:	2101      	movs	r1, #1
 8004588:	5499      	strb	r1, [r3, r2]
  
  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	689b      	ldr	r3, [r3, #8]
 8004590:	2203      	movs	r2, #3
 8004592:	4013      	ands	r3, r2
 8004594:	2b01      	cmp	r3, #1
 8004596:	d112      	bne.n	80045be <HAL_ADCEx_Calibration_Start+0x62>
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	2201      	movs	r2, #1
 80045a0:	4013      	ands	r3, r2
 80045a2:	2b01      	cmp	r3, #1
 80045a4:	d009      	beq.n	80045ba <HAL_ADCEx_Calibration_Start+0x5e>
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	68da      	ldr	r2, [r3, #12]
 80045ac:	2380      	movs	r3, #128	; 0x80
 80045ae:	021b      	lsls	r3, r3, #8
 80045b0:	401a      	ands	r2, r3
 80045b2:	2380      	movs	r3, #128	; 0x80
 80045b4:	021b      	lsls	r3, r3, #8
 80045b6:	429a      	cmp	r2, r3
 80045b8:	d101      	bne.n	80045be <HAL_ADCEx_Calibration_Start+0x62>
 80045ba:	2301      	movs	r3, #1
 80045bc:	e000      	b.n	80045c0 <HAL_ADCEx_Calibration_Start+0x64>
 80045be:	2300      	movs	r3, #0
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d14e      	bne.n	8004662 <HAL_ADCEx_Calibration_Start+0x106>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, 
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045c8:	4a30      	ldr	r2, [pc, #192]	; (800468c <HAL_ADCEx_Calibration_Start+0x130>)
 80045ca:	4013      	ands	r3, r2
 80045cc:	2202      	movs	r2, #2
 80045ce:	431a      	orrs	r2, r3
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	645a      	str	r2, [r3, #68]	; 0x44
    /* Note: Specificity of this STM32 serie: Calibration factor is           */
    /*       available in data register and also transfered by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	68db      	ldr	r3, [r3, #12]
 80045da:	2203      	movs	r2, #3
 80045dc:	4013      	ands	r3, r2
 80045de:	60fb      	str	r3, [r7, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	68da      	ldr	r2, [r3, #12]
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	2103      	movs	r1, #3
 80045ec:	438a      	bics	r2, r1
 80045ee:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	689a      	ldr	r2, [r3, #8]
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	2180      	movs	r1, #128	; 0x80
 80045fc:	0609      	lsls	r1, r1, #24
 80045fe:	430a      	orrs	r2, r1
 8004600:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 8004602:	f7ff fbdb 	bl	8003dbc <HAL_GetTick>
 8004606:	0003      	movs	r3, r0
 8004608:	613b      	str	r3, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 800460a:	e014      	b.n	8004636 <HAL_ADCEx_Calibration_Start+0xda>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800460c:	f7ff fbd6 	bl	8003dbc <HAL_GetTick>
 8004610:	0002      	movs	r2, r0
 8004612:	693b      	ldr	r3, [r7, #16]
 8004614:	1ad3      	subs	r3, r2, r3
 8004616:	2b02      	cmp	r3, #2
 8004618:	d90d      	bls.n	8004636 <HAL_ADCEx_Calibration_Start+0xda>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800461e:	2212      	movs	r2, #18
 8004620:	4393      	bics	r3, r2
 8004622:	2210      	movs	r2, #16
 8004624:	431a      	orrs	r2, r3
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	645a      	str	r2, [r3, #68]	; 0x44
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2240      	movs	r2, #64	; 0x40
 800462e:	2100      	movs	r1, #0
 8004630:	5499      	strb	r1, [r3, r2]
        
        return HAL_ERROR;
 8004632:	2301      	movs	r3, #1
 8004634:	e026      	b.n	8004684 <HAL_ADCEx_Calibration_Start+0x128>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	689b      	ldr	r3, [r3, #8]
 800463c:	2b00      	cmp	r3, #0
 800463e:	dbe5      	blt.n	800460c <HAL_ADCEx_Calibration_Start+0xb0>
      }
    }
    
    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	68d9      	ldr	r1, [r3, #12]
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	68fa      	ldr	r2, [r7, #12]
 800464c:	430a      	orrs	r2, r1
 800464e:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004654:	2203      	movs	r2, #3
 8004656:	4393      	bics	r3, r2
 8004658:	2201      	movs	r2, #1
 800465a:	431a      	orrs	r2, r3
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	645a      	str	r2, [r3, #68]	; 0x44
 8004660:	e009      	b.n	8004676 <HAL_ADCEx_Calibration_Start+0x11a>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004666:	2220      	movs	r2, #32
 8004668:	431a      	orrs	r2, r3
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	645a      	str	r2, [r3, #68]	; 0x44
    
    tmp_hal_status = HAL_ERROR;
 800466e:	2317      	movs	r3, #23
 8004670:	18fb      	adds	r3, r7, r3
 8004672:	2201      	movs	r2, #1
 8004674:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2240      	movs	r2, #64	; 0x40
 800467a:	2100      	movs	r1, #0
 800467c:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 800467e:	2317      	movs	r3, #23
 8004680:	18fb      	adds	r3, r7, r3
 8004682:	781b      	ldrb	r3, [r3, #0]
}
 8004684:	0018      	movs	r0, r3
 8004686:	46bd      	mov	sp, r7
 8004688:	b006      	add	sp, #24
 800468a:	bd80      	pop	{r7, pc}
 800468c:	fffffefd 	.word	0xfffffefd

08004690 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b082      	sub	sp, #8
 8004694:	af00      	add	r7, sp, #0
 8004696:	0002      	movs	r2, r0
 8004698:	1dfb      	adds	r3, r7, #7
 800469a:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800469c:	1dfb      	adds	r3, r7, #7
 800469e:	781b      	ldrb	r3, [r3, #0]
 80046a0:	001a      	movs	r2, r3
 80046a2:	231f      	movs	r3, #31
 80046a4:	401a      	ands	r2, r3
 80046a6:	4b04      	ldr	r3, [pc, #16]	; (80046b8 <NVIC_EnableIRQ+0x28>)
 80046a8:	2101      	movs	r1, #1
 80046aa:	4091      	lsls	r1, r2
 80046ac:	000a      	movs	r2, r1
 80046ae:	601a      	str	r2, [r3, #0]
}
 80046b0:	46c0      	nop			; (mov r8, r8)
 80046b2:	46bd      	mov	sp, r7
 80046b4:	b002      	add	sp, #8
 80046b6:	bd80      	pop	{r7, pc}
 80046b8:	e000e100 	.word	0xe000e100

080046bc <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80046bc:	b590      	push	{r4, r7, lr}
 80046be:	b083      	sub	sp, #12
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	0002      	movs	r2, r0
 80046c4:	6039      	str	r1, [r7, #0]
 80046c6:	1dfb      	adds	r3, r7, #7
 80046c8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 80046ca:	1dfb      	adds	r3, r7, #7
 80046cc:	781b      	ldrb	r3, [r3, #0]
 80046ce:	2b7f      	cmp	r3, #127	; 0x7f
 80046d0:	d932      	bls.n	8004738 <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80046d2:	4a2f      	ldr	r2, [pc, #188]	; (8004790 <NVIC_SetPriority+0xd4>)
 80046d4:	1dfb      	adds	r3, r7, #7
 80046d6:	781b      	ldrb	r3, [r3, #0]
 80046d8:	0019      	movs	r1, r3
 80046da:	230f      	movs	r3, #15
 80046dc:	400b      	ands	r3, r1
 80046de:	3b08      	subs	r3, #8
 80046e0:	089b      	lsrs	r3, r3, #2
 80046e2:	3306      	adds	r3, #6
 80046e4:	009b      	lsls	r3, r3, #2
 80046e6:	18d3      	adds	r3, r2, r3
 80046e8:	3304      	adds	r3, #4
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	1dfa      	adds	r2, r7, #7
 80046ee:	7812      	ldrb	r2, [r2, #0]
 80046f0:	0011      	movs	r1, r2
 80046f2:	2203      	movs	r2, #3
 80046f4:	400a      	ands	r2, r1
 80046f6:	00d2      	lsls	r2, r2, #3
 80046f8:	21ff      	movs	r1, #255	; 0xff
 80046fa:	4091      	lsls	r1, r2
 80046fc:	000a      	movs	r2, r1
 80046fe:	43d2      	mvns	r2, r2
 8004700:	401a      	ands	r2, r3
 8004702:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	019b      	lsls	r3, r3, #6
 8004708:	22ff      	movs	r2, #255	; 0xff
 800470a:	401a      	ands	r2, r3
 800470c:	1dfb      	adds	r3, r7, #7
 800470e:	781b      	ldrb	r3, [r3, #0]
 8004710:	0018      	movs	r0, r3
 8004712:	2303      	movs	r3, #3
 8004714:	4003      	ands	r3, r0
 8004716:	00db      	lsls	r3, r3, #3
 8004718:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800471a:	481d      	ldr	r0, [pc, #116]	; (8004790 <NVIC_SetPriority+0xd4>)
 800471c:	1dfb      	adds	r3, r7, #7
 800471e:	781b      	ldrb	r3, [r3, #0]
 8004720:	001c      	movs	r4, r3
 8004722:	230f      	movs	r3, #15
 8004724:	4023      	ands	r3, r4
 8004726:	3b08      	subs	r3, #8
 8004728:	089b      	lsrs	r3, r3, #2
 800472a:	430a      	orrs	r2, r1
 800472c:	3306      	adds	r3, #6
 800472e:	009b      	lsls	r3, r3, #2
 8004730:	18c3      	adds	r3, r0, r3
 8004732:	3304      	adds	r3, #4
 8004734:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8004736:	e027      	b.n	8004788 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004738:	4a16      	ldr	r2, [pc, #88]	; (8004794 <NVIC_SetPriority+0xd8>)
 800473a:	1dfb      	adds	r3, r7, #7
 800473c:	781b      	ldrb	r3, [r3, #0]
 800473e:	b25b      	sxtb	r3, r3
 8004740:	089b      	lsrs	r3, r3, #2
 8004742:	33c0      	adds	r3, #192	; 0xc0
 8004744:	009b      	lsls	r3, r3, #2
 8004746:	589b      	ldr	r3, [r3, r2]
 8004748:	1dfa      	adds	r2, r7, #7
 800474a:	7812      	ldrb	r2, [r2, #0]
 800474c:	0011      	movs	r1, r2
 800474e:	2203      	movs	r2, #3
 8004750:	400a      	ands	r2, r1
 8004752:	00d2      	lsls	r2, r2, #3
 8004754:	21ff      	movs	r1, #255	; 0xff
 8004756:	4091      	lsls	r1, r2
 8004758:	000a      	movs	r2, r1
 800475a:	43d2      	mvns	r2, r2
 800475c:	401a      	ands	r2, r3
 800475e:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	019b      	lsls	r3, r3, #6
 8004764:	22ff      	movs	r2, #255	; 0xff
 8004766:	401a      	ands	r2, r3
 8004768:	1dfb      	adds	r3, r7, #7
 800476a:	781b      	ldrb	r3, [r3, #0]
 800476c:	0018      	movs	r0, r3
 800476e:	2303      	movs	r3, #3
 8004770:	4003      	ands	r3, r0
 8004772:	00db      	lsls	r3, r3, #3
 8004774:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004776:	4807      	ldr	r0, [pc, #28]	; (8004794 <NVIC_SetPriority+0xd8>)
 8004778:	1dfb      	adds	r3, r7, #7
 800477a:	781b      	ldrb	r3, [r3, #0]
 800477c:	b25b      	sxtb	r3, r3
 800477e:	089b      	lsrs	r3, r3, #2
 8004780:	430a      	orrs	r2, r1
 8004782:	33c0      	adds	r3, #192	; 0xc0
 8004784:	009b      	lsls	r3, r3, #2
 8004786:	501a      	str	r2, [r3, r0]
}
 8004788:	46c0      	nop			; (mov r8, r8)
 800478a:	46bd      	mov	sp, r7
 800478c:	b003      	add	sp, #12
 800478e:	bd90      	pop	{r4, r7, pc}
 8004790:	e000ed00 	.word	0xe000ed00
 8004794:	e000e100 	.word	0xe000e100

08004798 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b082      	sub	sp, #8
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	1e5a      	subs	r2, r3, #1
 80047a4:	2380      	movs	r3, #128	; 0x80
 80047a6:	045b      	lsls	r3, r3, #17
 80047a8:	429a      	cmp	r2, r3
 80047aa:	d301      	bcc.n	80047b0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80047ac:	2301      	movs	r3, #1
 80047ae:	e010      	b.n	80047d2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80047b0:	4b0a      	ldr	r3, [pc, #40]	; (80047dc <SysTick_Config+0x44>)
 80047b2:	687a      	ldr	r2, [r7, #4]
 80047b4:	3a01      	subs	r2, #1
 80047b6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80047b8:	2301      	movs	r3, #1
 80047ba:	425b      	negs	r3, r3
 80047bc:	2103      	movs	r1, #3
 80047be:	0018      	movs	r0, r3
 80047c0:	f7ff ff7c 	bl	80046bc <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80047c4:	4b05      	ldr	r3, [pc, #20]	; (80047dc <SysTick_Config+0x44>)
 80047c6:	2200      	movs	r2, #0
 80047c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80047ca:	4b04      	ldr	r3, [pc, #16]	; (80047dc <SysTick_Config+0x44>)
 80047cc:	2207      	movs	r2, #7
 80047ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80047d0:	2300      	movs	r3, #0
}
 80047d2:	0018      	movs	r0, r3
 80047d4:	46bd      	mov	sp, r7
 80047d6:	b002      	add	sp, #8
 80047d8:	bd80      	pop	{r7, pc}
 80047da:	46c0      	nop			; (mov r8, r8)
 80047dc:	e000e010 	.word	0xe000e010

080047e0 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b084      	sub	sp, #16
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	60b9      	str	r1, [r7, #8]
 80047e8:	607a      	str	r2, [r7, #4]
 80047ea:	210f      	movs	r1, #15
 80047ec:	187b      	adds	r3, r7, r1
 80047ee:	1c02      	adds	r2, r0, #0
 80047f0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80047f2:	68ba      	ldr	r2, [r7, #8]
 80047f4:	187b      	adds	r3, r7, r1
 80047f6:	781b      	ldrb	r3, [r3, #0]
 80047f8:	b25b      	sxtb	r3, r3
 80047fa:	0011      	movs	r1, r2
 80047fc:	0018      	movs	r0, r3
 80047fe:	f7ff ff5d 	bl	80046bc <NVIC_SetPriority>
}
 8004802:	46c0      	nop			; (mov r8, r8)
 8004804:	46bd      	mov	sp, r7
 8004806:	b004      	add	sp, #16
 8004808:	bd80      	pop	{r7, pc}

0800480a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800480a:	b580      	push	{r7, lr}
 800480c:	b082      	sub	sp, #8
 800480e:	af00      	add	r7, sp, #0
 8004810:	0002      	movs	r2, r0
 8004812:	1dfb      	adds	r3, r7, #7
 8004814:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004816:	1dfb      	adds	r3, r7, #7
 8004818:	781b      	ldrb	r3, [r3, #0]
 800481a:	b25b      	sxtb	r3, r3
 800481c:	0018      	movs	r0, r3
 800481e:	f7ff ff37 	bl	8004690 <NVIC_EnableIRQ>
}
 8004822:	46c0      	nop			; (mov r8, r8)
 8004824:	46bd      	mov	sp, r7
 8004826:	b002      	add	sp, #8
 8004828:	bd80      	pop	{r7, pc}

0800482a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800482a:	b580      	push	{r7, lr}
 800482c:	b082      	sub	sp, #8
 800482e:	af00      	add	r7, sp, #0
 8004830:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	0018      	movs	r0, r3
 8004836:	f7ff ffaf 	bl	8004798 <SysTick_Config>
 800483a:	0003      	movs	r3, r0
}
 800483c:	0018      	movs	r0, r3
 800483e:	46bd      	mov	sp, r7
 8004840:	b002      	add	sp, #8
 8004842:	bd80      	pop	{r7, pc}

08004844 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8004844:	b580      	push	{r7, lr}
 8004846:	b084      	sub	sp, #16
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800484c:	2300      	movs	r3, #0
 800484e:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2b00      	cmp	r3, #0
 8004854:	d101      	bne.n	800485a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8004856:	2301      	movs	r3, #1
 8004858:	e042      	b.n	80048e0 <HAL_DMA_Init+0x9c>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2221      	movs	r2, #33	; 0x21
 800485e:	2102      	movs	r1, #2
 8004860:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	4a1e      	ldr	r2, [pc, #120]	; (80048e8 <HAL_DMA_Init+0xa4>)
 800486e:	4013      	ands	r3, r2
 8004870:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800487a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	68db      	ldr	r3, [r3, #12]
 8004880:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004886:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	695b      	ldr	r3, [r3, #20]
 800488c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004892:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	69db      	ldr	r3, [r3, #28]
 8004898:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800489a:	68fa      	ldr	r2, [r7, #12]
 800489c:	4313      	orrs	r3, r2
 800489e:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	68fa      	ldr	r2, [r7, #12]
 80048a6:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	0018      	movs	r0, r3
 80048ac:	f000 f952 	bl	8004b54 <DMA_CalcBaseAndBitshift>
  
  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2200      	movs	r2, #0
 80048b4:	629a      	str	r2, [r3, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2200      	movs	r2, #0
 80048ba:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2200      	movs	r2, #0
 80048c0:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2200      	movs	r2, #0
 80048c6:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2200      	movs	r2, #0
 80048cc:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2221      	movs	r2, #33	; 0x21
 80048d2:	2101      	movs	r1, #1
 80048d4:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2220      	movs	r2, #32
 80048da:	2100      	movs	r1, #0
 80048dc:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 80048de:	2300      	movs	r3, #0
}  
 80048e0:	0018      	movs	r0, r3
 80048e2:	46bd      	mov	sp, r7
 80048e4:	b004      	add	sp, #16
 80048e6:	bd80      	pop	{r7, pc}
 80048e8:	ffffc00f 	.word	0xffffc00f

080048ec <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b086      	sub	sp, #24
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	60f8      	str	r0, [r7, #12]
 80048f4:	60b9      	str	r1, [r7, #8]
 80048f6:	607a      	str	r2, [r7, #4]
 80048f8:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 80048fa:	2317      	movs	r3, #23
 80048fc:	18fb      	adds	r3, r7, r3
 80048fe:	2200      	movs	r2, #0
 8004900:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	2220      	movs	r2, #32
 8004906:	5c9b      	ldrb	r3, [r3, r2]
 8004908:	2b01      	cmp	r3, #1
 800490a:	d101      	bne.n	8004910 <HAL_DMA_Start_IT+0x24>
 800490c:	2302      	movs	r3, #2
 800490e:	e04f      	b.n	80049b0 <HAL_DMA_Start_IT+0xc4>
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	2220      	movs	r2, #32
 8004914:	2101      	movs	r1, #1
 8004916:	5499      	strb	r1, [r3, r2]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	2221      	movs	r2, #33	; 0x21
 800491c:	5c9b      	ldrb	r3, [r3, r2]
 800491e:	b2db      	uxtb	r3, r3
 8004920:	2b01      	cmp	r3, #1
 8004922:	d13a      	bne.n	800499a <HAL_DMA_Start_IT+0xae>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	2221      	movs	r2, #33	; 0x21
 8004928:	2102      	movs	r1, #2
 800492a:	5499      	strb	r1, [r3, r2]
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	2200      	movs	r2, #0
 8004930:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	681a      	ldr	r2, [r3, #0]
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	2101      	movs	r1, #1
 800493e:	438a      	bics	r2, r1
 8004940:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	687a      	ldr	r2, [r7, #4]
 8004946:	68b9      	ldr	r1, [r7, #8]
 8004948:	68f8      	ldr	r0, [r7, #12]
 800494a:	f000 f8d7 	bl	8004afc <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004952:	2b00      	cmp	r3, #0
 8004954:	d008      	beq.n	8004968 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	681a      	ldr	r2, [r3, #0]
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	210e      	movs	r1, #14
 8004962:	430a      	orrs	r2, r1
 8004964:	601a      	str	r2, [r3, #0]
 8004966:	e00f      	b.n	8004988 <HAL_DMA_Start_IT+0x9c>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	681a      	ldr	r2, [r3, #0]
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	210a      	movs	r1, #10
 8004974:	430a      	orrs	r2, r1
 8004976:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	681a      	ldr	r2, [r3, #0]
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	2104      	movs	r1, #4
 8004984:	438a      	bics	r2, r1
 8004986:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	681a      	ldr	r2, [r3, #0]
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	2101      	movs	r1, #1
 8004994:	430a      	orrs	r2, r1
 8004996:	601a      	str	r2, [r3, #0]
 8004998:	e007      	b.n	80049aa <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	2220      	movs	r2, #32
 800499e:	2100      	movs	r1, #0
 80049a0:	5499      	strb	r1, [r3, r2]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 80049a2:	2317      	movs	r3, #23
 80049a4:	18fb      	adds	r3, r7, r3
 80049a6:	2202      	movs	r2, #2
 80049a8:	701a      	strb	r2, [r3, #0]
  }     
  
  return status;    
 80049aa:	2317      	movs	r3, #23
 80049ac:	18fb      	adds	r3, r7, r3
 80049ae:	781b      	ldrb	r3, [r3, #0]
} 
 80049b0:	0018      	movs	r0, r3
 80049b2:	46bd      	mov	sp, r7
 80049b4:	b006      	add	sp, #24
 80049b6:	bd80      	pop	{r7, pc}

080049b8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b084      	sub	sp, #16
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049d4:	2204      	movs	r2, #4
 80049d6:	409a      	lsls	r2, r3
 80049d8:	0013      	movs	r3, r2
 80049da:	68fa      	ldr	r2, [r7, #12]
 80049dc:	4013      	ands	r3, r2
 80049de:	d024      	beq.n	8004a2a <HAL_DMA_IRQHandler+0x72>
 80049e0:	68bb      	ldr	r3, [r7, #8]
 80049e2:	2204      	movs	r2, #4
 80049e4:	4013      	ands	r3, r2
 80049e6:	d020      	beq.n	8004a2a <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	2220      	movs	r2, #32
 80049f0:	4013      	ands	r3, r2
 80049f2:	d107      	bne.n	8004a04 <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	681a      	ldr	r2, [r3, #0]
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	2104      	movs	r1, #4
 8004a00:	438a      	bics	r2, r1
 8004a02:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a0c:	2104      	movs	r1, #4
 8004a0e:	4091      	lsls	r1, r2
 8004a10:	000a      	movs	r2, r1
 8004a12:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d100      	bne.n	8004a1e <HAL_DMA_IRQHandler+0x66>
 8004a1c:	e06a      	b.n	8004af4 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a22:	687a      	ldr	r2, [r7, #4]
 8004a24:	0010      	movs	r0, r2
 8004a26:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8004a28:	e064      	b.n	8004af4 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a2e:	2202      	movs	r2, #2
 8004a30:	409a      	lsls	r2, r3
 8004a32:	0013      	movs	r3, r2
 8004a34:	68fa      	ldr	r2, [r7, #12]
 8004a36:	4013      	ands	r3, r2
 8004a38:	d02b      	beq.n	8004a92 <HAL_DMA_IRQHandler+0xda>
 8004a3a:	68bb      	ldr	r3, [r7, #8]
 8004a3c:	2202      	movs	r2, #2
 8004a3e:	4013      	ands	r3, r2
 8004a40:	d027      	beq.n	8004a92 <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	2220      	movs	r2, #32
 8004a4a:	4013      	ands	r3, r2
 8004a4c:	d10b      	bne.n	8004a66 <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	681a      	ldr	r2, [r3, #0]
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	210a      	movs	r1, #10
 8004a5a:	438a      	bics	r2, r1
 8004a5c:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2221      	movs	r2, #33	; 0x21
 8004a62:	2101      	movs	r1, #1
 8004a64:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a6e:	2102      	movs	r1, #2
 8004a70:	4091      	lsls	r1, r2
 8004a72:	000a      	movs	r2, r1
 8004a74:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2220      	movs	r2, #32
 8004a7a:	2100      	movs	r1, #0
 8004a7c:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d036      	beq.n	8004af4 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a8a:	687a      	ldr	r2, [r7, #4]
 8004a8c:	0010      	movs	r0, r2
 8004a8e:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8004a90:	e030      	b.n	8004af4 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a96:	2208      	movs	r2, #8
 8004a98:	409a      	lsls	r2, r3
 8004a9a:	0013      	movs	r3, r2
 8004a9c:	68fa      	ldr	r2, [r7, #12]
 8004a9e:	4013      	ands	r3, r2
 8004aa0:	d028      	beq.n	8004af4 <HAL_DMA_IRQHandler+0x13c>
 8004aa2:	68bb      	ldr	r3, [r7, #8]
 8004aa4:	2208      	movs	r2, #8
 8004aa6:	4013      	ands	r3, r2
 8004aa8:	d024      	beq.n	8004af4 <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	681a      	ldr	r2, [r3, #0]
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	210e      	movs	r1, #14
 8004ab6:	438a      	bics	r2, r1
 8004ab8:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ac2:	2101      	movs	r1, #1
 8004ac4:	4091      	lsls	r1, r2
 8004ac6:	000a      	movs	r2, r1
 8004ac8:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2201      	movs	r2, #1
 8004ace:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2221      	movs	r2, #33	; 0x21
 8004ad4:	2101      	movs	r1, #1
 8004ad6:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2220      	movs	r2, #32
 8004adc:	2100      	movs	r1, #0
 8004ade:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d005      	beq.n	8004af4 <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aec:	687a      	ldr	r2, [r7, #4]
 8004aee:	0010      	movs	r0, r2
 8004af0:	4798      	blx	r3
    }
   }
}  
 8004af2:	e7ff      	b.n	8004af4 <HAL_DMA_IRQHandler+0x13c>
 8004af4:	46c0      	nop			; (mov r8, r8)
 8004af6:	46bd      	mov	sp, r7
 8004af8:	b004      	add	sp, #16
 8004afa:	bd80      	pop	{r7, pc}

08004afc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b084      	sub	sp, #16
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	60f8      	str	r0, [r7, #12]
 8004b04:	60b9      	str	r1, [r7, #8]
 8004b06:	607a      	str	r2, [r7, #4]
 8004b08:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b12:	2101      	movs	r1, #1
 8004b14:	4091      	lsls	r1, r2
 8004b16:	000a      	movs	r2, r1
 8004b18:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	683a      	ldr	r2, [r7, #0]
 8004b20:	605a      	str	r2, [r3, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	685b      	ldr	r3, [r3, #4]
 8004b26:	2b10      	cmp	r3, #16
 8004b28:	d108      	bne.n	8004b3c <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	687a      	ldr	r2, [r7, #4]
 8004b30:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	68ba      	ldr	r2, [r7, #8]
 8004b38:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004b3a:	e007      	b.n	8004b4c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	68ba      	ldr	r2, [r7, #8]
 8004b42:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	687a      	ldr	r2, [r7, #4]
 8004b4a:	60da      	str	r2, [r3, #12]
}
 8004b4c:	46c0      	nop			; (mov r8, r8)
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	b004      	add	sp, #16
 8004b52:	bd80      	pop	{r7, pc}

08004b54 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b082      	sub	sp, #8
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	4a08      	ldr	r2, [pc, #32]	; (8004b84 <DMA_CalcBaseAndBitshift+0x30>)
 8004b62:	4694      	mov	ip, r2
 8004b64:	4463      	add	r3, ip
 8004b66:	2114      	movs	r1, #20
 8004b68:	0018      	movs	r0, r3
 8004b6a:	f7fb fae9 	bl	8000140 <__udivsi3>
 8004b6e:	0003      	movs	r3, r0
 8004b70:	009a      	lsls	r2, r3, #2
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	4a03      	ldr	r2, [pc, #12]	; (8004b88 <DMA_CalcBaseAndBitshift+0x34>)
 8004b7a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8004b7c:	46c0      	nop			; (mov r8, r8)
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	b002      	add	sp, #8
 8004b82:	bd80      	pop	{r7, pc}
 8004b84:	bffdfff8 	.word	0xbffdfff8
 8004b88:	40020000 	.word	0x40020000

08004b8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	b086      	sub	sp, #24
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
 8004b94:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004b96:	2300      	movs	r3, #0
 8004b98:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8004ba2:	e14f      	b.n	8004e44 <HAL_GPIO_Init+0x2b8>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	2101      	movs	r1, #1
 8004baa:	697a      	ldr	r2, [r7, #20]
 8004bac:	4091      	lsls	r1, r2
 8004bae:	000a      	movs	r2, r1
 8004bb0:	4013      	ands	r3, r2
 8004bb2:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d100      	bne.n	8004bbc <HAL_GPIO_Init+0x30>
 8004bba:	e140      	b.n	8004e3e <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8004bbc:	683b      	ldr	r3, [r7, #0]
 8004bbe:	685b      	ldr	r3, [r3, #4]
 8004bc0:	2b02      	cmp	r3, #2
 8004bc2:	d003      	beq.n	8004bcc <HAL_GPIO_Init+0x40>
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	2b12      	cmp	r3, #18
 8004bca:	d123      	bne.n	8004c14 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3];
 8004bcc:	697b      	ldr	r3, [r7, #20]
 8004bce:	08da      	lsrs	r2, r3, #3
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	3208      	adds	r2, #8
 8004bd4:	0092      	lsls	r2, r2, #2
 8004bd6:	58d3      	ldr	r3, [r2, r3]
 8004bd8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 8004bda:	697b      	ldr	r3, [r7, #20]
 8004bdc:	2207      	movs	r2, #7
 8004bde:	4013      	ands	r3, r2
 8004be0:	009b      	lsls	r3, r3, #2
 8004be2:	220f      	movs	r2, #15
 8004be4:	409a      	lsls	r2, r3
 8004be6:	0013      	movs	r3, r2
 8004be8:	43da      	mvns	r2, r3
 8004bea:	693b      	ldr	r3, [r7, #16]
 8004bec:	4013      	ands	r3, r2
 8004bee:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	691a      	ldr	r2, [r3, #16]
 8004bf4:	697b      	ldr	r3, [r7, #20]
 8004bf6:	2107      	movs	r1, #7
 8004bf8:	400b      	ands	r3, r1
 8004bfa:	009b      	lsls	r3, r3, #2
 8004bfc:	409a      	lsls	r2, r3
 8004bfe:	0013      	movs	r3, r2
 8004c00:	693a      	ldr	r2, [r7, #16]
 8004c02:	4313      	orrs	r3, r2
 8004c04:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004c06:	697b      	ldr	r3, [r7, #20]
 8004c08:	08da      	lsrs	r2, r3, #3
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	3208      	adds	r2, #8
 8004c0e:	0092      	lsls	r2, r2, #2
 8004c10:	6939      	ldr	r1, [r7, #16]
 8004c12:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8004c1a:	697b      	ldr	r3, [r7, #20]
 8004c1c:	005b      	lsls	r3, r3, #1
 8004c1e:	2203      	movs	r2, #3
 8004c20:	409a      	lsls	r2, r3
 8004c22:	0013      	movs	r3, r2
 8004c24:	43da      	mvns	r2, r3
 8004c26:	693b      	ldr	r3, [r7, #16]
 8004c28:	4013      	ands	r3, r2
 8004c2a:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	685b      	ldr	r3, [r3, #4]
 8004c30:	2203      	movs	r2, #3
 8004c32:	401a      	ands	r2, r3
 8004c34:	697b      	ldr	r3, [r7, #20]
 8004c36:	005b      	lsls	r3, r3, #1
 8004c38:	409a      	lsls	r2, r3
 8004c3a:	0013      	movs	r3, r2
 8004c3c:	693a      	ldr	r2, [r7, #16]
 8004c3e:	4313      	orrs	r3, r2
 8004c40:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	693a      	ldr	r2, [r7, #16]
 8004c46:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	685b      	ldr	r3, [r3, #4]
 8004c4c:	2b01      	cmp	r3, #1
 8004c4e:	d00b      	beq.n	8004c68 <HAL_GPIO_Init+0xdc>
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	685b      	ldr	r3, [r3, #4]
 8004c54:	2b02      	cmp	r3, #2
 8004c56:	d007      	beq.n	8004c68 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004c5c:	2b11      	cmp	r3, #17
 8004c5e:	d003      	beq.n	8004c68 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	685b      	ldr	r3, [r3, #4]
 8004c64:	2b12      	cmp	r3, #18
 8004c66:	d130      	bne.n	8004cca <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	689b      	ldr	r3, [r3, #8]
 8004c6c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004c6e:	697b      	ldr	r3, [r7, #20]
 8004c70:	005b      	lsls	r3, r3, #1
 8004c72:	2203      	movs	r2, #3
 8004c74:	409a      	lsls	r2, r3
 8004c76:	0013      	movs	r3, r2
 8004c78:	43da      	mvns	r2, r3
 8004c7a:	693b      	ldr	r3, [r7, #16]
 8004c7c:	4013      	ands	r3, r2
 8004c7e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	68da      	ldr	r2, [r3, #12]
 8004c84:	697b      	ldr	r3, [r7, #20]
 8004c86:	005b      	lsls	r3, r3, #1
 8004c88:	409a      	lsls	r2, r3
 8004c8a:	0013      	movs	r3, r2
 8004c8c:	693a      	ldr	r2, [r7, #16]
 8004c8e:	4313      	orrs	r3, r2
 8004c90:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	693a      	ldr	r2, [r7, #16]
 8004c96:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	685b      	ldr	r3, [r3, #4]
 8004c9c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8004c9e:	2201      	movs	r2, #1
 8004ca0:	697b      	ldr	r3, [r7, #20]
 8004ca2:	409a      	lsls	r2, r3
 8004ca4:	0013      	movs	r3, r2
 8004ca6:	43da      	mvns	r2, r3
 8004ca8:	693b      	ldr	r3, [r7, #16]
 8004caa:	4013      	ands	r3, r2
 8004cac:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	091b      	lsrs	r3, r3, #4
 8004cb4:	2201      	movs	r2, #1
 8004cb6:	401a      	ands	r2, r3
 8004cb8:	697b      	ldr	r3, [r7, #20]
 8004cba:	409a      	lsls	r2, r3
 8004cbc:	0013      	movs	r3, r2
 8004cbe:	693a      	ldr	r2, [r7, #16]
 8004cc0:	4313      	orrs	r3, r2
 8004cc2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	693a      	ldr	r2, [r7, #16]
 8004cc8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	68db      	ldr	r3, [r3, #12]
 8004cce:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004cd0:	697b      	ldr	r3, [r7, #20]
 8004cd2:	005b      	lsls	r3, r3, #1
 8004cd4:	2203      	movs	r2, #3
 8004cd6:	409a      	lsls	r2, r3
 8004cd8:	0013      	movs	r3, r2
 8004cda:	43da      	mvns	r2, r3
 8004cdc:	693b      	ldr	r3, [r7, #16]
 8004cde:	4013      	ands	r3, r2
 8004ce0:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	689a      	ldr	r2, [r3, #8]
 8004ce6:	697b      	ldr	r3, [r7, #20]
 8004ce8:	005b      	lsls	r3, r3, #1
 8004cea:	409a      	lsls	r2, r3
 8004cec:	0013      	movs	r3, r2
 8004cee:	693a      	ldr	r2, [r7, #16]
 8004cf0:	4313      	orrs	r3, r2
 8004cf2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	693a      	ldr	r2, [r7, #16]
 8004cf8:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8004cfa:	683b      	ldr	r3, [r7, #0]
 8004cfc:	685a      	ldr	r2, [r3, #4]
 8004cfe:	2380      	movs	r3, #128	; 0x80
 8004d00:	055b      	lsls	r3, r3, #21
 8004d02:	4013      	ands	r3, r2
 8004d04:	d100      	bne.n	8004d08 <HAL_GPIO_Init+0x17c>
 8004d06:	e09a      	b.n	8004e3e <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004d08:	4b54      	ldr	r3, [pc, #336]	; (8004e5c <HAL_GPIO_Init+0x2d0>)
 8004d0a:	699a      	ldr	r2, [r3, #24]
 8004d0c:	4b53      	ldr	r3, [pc, #332]	; (8004e5c <HAL_GPIO_Init+0x2d0>)
 8004d0e:	2101      	movs	r1, #1
 8004d10:	430a      	orrs	r2, r1
 8004d12:	619a      	str	r2, [r3, #24]
 8004d14:	4b51      	ldr	r3, [pc, #324]	; (8004e5c <HAL_GPIO_Init+0x2d0>)
 8004d16:	699b      	ldr	r3, [r3, #24]
 8004d18:	2201      	movs	r2, #1
 8004d1a:	4013      	ands	r3, r2
 8004d1c:	60bb      	str	r3, [r7, #8]
 8004d1e:	68bb      	ldr	r3, [r7, #8]
  
        temp = SYSCFG->EXTICR[position >> 2];
 8004d20:	4a4f      	ldr	r2, [pc, #316]	; (8004e60 <HAL_GPIO_Init+0x2d4>)
 8004d22:	697b      	ldr	r3, [r7, #20]
 8004d24:	089b      	lsrs	r3, r3, #2
 8004d26:	3302      	adds	r3, #2
 8004d28:	009b      	lsls	r3, r3, #2
 8004d2a:	589b      	ldr	r3, [r3, r2]
 8004d2c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8004d2e:	697b      	ldr	r3, [r7, #20]
 8004d30:	2203      	movs	r2, #3
 8004d32:	4013      	ands	r3, r2
 8004d34:	009b      	lsls	r3, r3, #2
 8004d36:	220f      	movs	r2, #15
 8004d38:	409a      	lsls	r2, r3
 8004d3a:	0013      	movs	r3, r2
 8004d3c:	43da      	mvns	r2, r3
 8004d3e:	693b      	ldr	r3, [r7, #16]
 8004d40:	4013      	ands	r3, r2
 8004d42:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004d44:	687a      	ldr	r2, [r7, #4]
 8004d46:	2390      	movs	r3, #144	; 0x90
 8004d48:	05db      	lsls	r3, r3, #23
 8004d4a:	429a      	cmp	r2, r3
 8004d4c:	d013      	beq.n	8004d76 <HAL_GPIO_Init+0x1ea>
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	4a44      	ldr	r2, [pc, #272]	; (8004e64 <HAL_GPIO_Init+0x2d8>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d00d      	beq.n	8004d72 <HAL_GPIO_Init+0x1e6>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	4a43      	ldr	r2, [pc, #268]	; (8004e68 <HAL_GPIO_Init+0x2dc>)
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d007      	beq.n	8004d6e <HAL_GPIO_Init+0x1e2>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	4a42      	ldr	r2, [pc, #264]	; (8004e6c <HAL_GPIO_Init+0x2e0>)
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d101      	bne.n	8004d6a <HAL_GPIO_Init+0x1de>
 8004d66:	2303      	movs	r3, #3
 8004d68:	e006      	b.n	8004d78 <HAL_GPIO_Init+0x1ec>
 8004d6a:	2305      	movs	r3, #5
 8004d6c:	e004      	b.n	8004d78 <HAL_GPIO_Init+0x1ec>
 8004d6e:	2302      	movs	r3, #2
 8004d70:	e002      	b.n	8004d78 <HAL_GPIO_Init+0x1ec>
 8004d72:	2301      	movs	r3, #1
 8004d74:	e000      	b.n	8004d78 <HAL_GPIO_Init+0x1ec>
 8004d76:	2300      	movs	r3, #0
 8004d78:	697a      	ldr	r2, [r7, #20]
 8004d7a:	2103      	movs	r1, #3
 8004d7c:	400a      	ands	r2, r1
 8004d7e:	0092      	lsls	r2, r2, #2
 8004d80:	4093      	lsls	r3, r2
 8004d82:	693a      	ldr	r2, [r7, #16]
 8004d84:	4313      	orrs	r3, r2
 8004d86:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004d88:	4935      	ldr	r1, [pc, #212]	; (8004e60 <HAL_GPIO_Init+0x2d4>)
 8004d8a:	697b      	ldr	r3, [r7, #20]
 8004d8c:	089b      	lsrs	r3, r3, #2
 8004d8e:	3302      	adds	r3, #2
 8004d90:	009b      	lsls	r3, r3, #2
 8004d92:	693a      	ldr	r2, [r7, #16]
 8004d94:	505a      	str	r2, [r3, r1]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004d96:	4b36      	ldr	r3, [pc, #216]	; (8004e70 <HAL_GPIO_Init+0x2e4>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	43da      	mvns	r2, r3
 8004da0:	693b      	ldr	r3, [r7, #16]
 8004da2:	4013      	ands	r3, r2
 8004da4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004da6:	683b      	ldr	r3, [r7, #0]
 8004da8:	685a      	ldr	r2, [r3, #4]
 8004daa:	2380      	movs	r3, #128	; 0x80
 8004dac:	025b      	lsls	r3, r3, #9
 8004dae:	4013      	ands	r3, r2
 8004db0:	d003      	beq.n	8004dba <HAL_GPIO_Init+0x22e>
        {
          SET_BIT(temp, iocurrent); 
 8004db2:	693a      	ldr	r2, [r7, #16]
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	4313      	orrs	r3, r2
 8004db8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004dba:	4b2d      	ldr	r3, [pc, #180]	; (8004e70 <HAL_GPIO_Init+0x2e4>)
 8004dbc:	693a      	ldr	r2, [r7, #16]
 8004dbe:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8004dc0:	4b2b      	ldr	r3, [pc, #172]	; (8004e70 <HAL_GPIO_Init+0x2e4>)
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	43da      	mvns	r2, r3
 8004dca:	693b      	ldr	r3, [r7, #16]
 8004dcc:	4013      	ands	r3, r2
 8004dce:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	685a      	ldr	r2, [r3, #4]
 8004dd4:	2380      	movs	r3, #128	; 0x80
 8004dd6:	029b      	lsls	r3, r3, #10
 8004dd8:	4013      	ands	r3, r2
 8004dda:	d003      	beq.n	8004de4 <HAL_GPIO_Init+0x258>
        { 
          SET_BIT(temp, iocurrent); 
 8004ddc:	693a      	ldr	r2, [r7, #16]
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	4313      	orrs	r3, r2
 8004de2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004de4:	4b22      	ldr	r3, [pc, #136]	; (8004e70 <HAL_GPIO_Init+0x2e4>)
 8004de6:	693a      	ldr	r2, [r7, #16]
 8004de8:	605a      	str	r2, [r3, #4]
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004dea:	4b21      	ldr	r3, [pc, #132]	; (8004e70 <HAL_GPIO_Init+0x2e4>)
 8004dec:	689b      	ldr	r3, [r3, #8]
 8004dee:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	43da      	mvns	r2, r3
 8004df4:	693b      	ldr	r3, [r7, #16]
 8004df6:	4013      	ands	r3, r2
 8004df8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	685a      	ldr	r2, [r3, #4]
 8004dfe:	2380      	movs	r3, #128	; 0x80
 8004e00:	035b      	lsls	r3, r3, #13
 8004e02:	4013      	ands	r3, r2
 8004e04:	d003      	beq.n	8004e0e <HAL_GPIO_Init+0x282>
        {
          SET_BIT(temp, iocurrent); 
 8004e06:	693a      	ldr	r2, [r7, #16]
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	4313      	orrs	r3, r2
 8004e0c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004e0e:	4b18      	ldr	r3, [pc, #96]	; (8004e70 <HAL_GPIO_Init+0x2e4>)
 8004e10:	693a      	ldr	r2, [r7, #16]
 8004e12:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8004e14:	4b16      	ldr	r3, [pc, #88]	; (8004e70 <HAL_GPIO_Init+0x2e4>)
 8004e16:	68db      	ldr	r3, [r3, #12]
 8004e18:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	43da      	mvns	r2, r3
 8004e1e:	693b      	ldr	r3, [r7, #16]
 8004e20:	4013      	ands	r3, r2
 8004e22:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	685a      	ldr	r2, [r3, #4]
 8004e28:	2380      	movs	r3, #128	; 0x80
 8004e2a:	039b      	lsls	r3, r3, #14
 8004e2c:	4013      	ands	r3, r2
 8004e2e:	d003      	beq.n	8004e38 <HAL_GPIO_Init+0x2ac>
        {
          SET_BIT(temp, iocurrent); 
 8004e30:	693a      	ldr	r2, [r7, #16]
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	4313      	orrs	r3, r2
 8004e36:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004e38:	4b0d      	ldr	r3, [pc, #52]	; (8004e70 <HAL_GPIO_Init+0x2e4>)
 8004e3a:	693a      	ldr	r2, [r7, #16]
 8004e3c:	60da      	str	r2, [r3, #12]
      }
    }
    
    position++;
 8004e3e:	697b      	ldr	r3, [r7, #20]
 8004e40:	3301      	adds	r3, #1
 8004e42:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	681a      	ldr	r2, [r3, #0]
 8004e48:	697b      	ldr	r3, [r7, #20]
 8004e4a:	40da      	lsrs	r2, r3
 8004e4c:	1e13      	subs	r3, r2, #0
 8004e4e:	d000      	beq.n	8004e52 <HAL_GPIO_Init+0x2c6>
 8004e50:	e6a8      	b.n	8004ba4 <HAL_GPIO_Init+0x18>
  } 
}
 8004e52:	46c0      	nop			; (mov r8, r8)
 8004e54:	46c0      	nop			; (mov r8, r8)
 8004e56:	46bd      	mov	sp, r7
 8004e58:	b006      	add	sp, #24
 8004e5a:	bd80      	pop	{r7, pc}
 8004e5c:	40021000 	.word	0x40021000
 8004e60:	40010000 	.word	0x40010000
 8004e64:	48000400 	.word	0x48000400
 8004e68:	48000800 	.word	0x48000800
 8004e6c:	48000c00 	.word	0x48000c00
 8004e70:	40010400 	.word	0x40010400

08004e74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b082      	sub	sp, #8
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
 8004e7c:	0008      	movs	r0, r1
 8004e7e:	0011      	movs	r1, r2
 8004e80:	1cbb      	adds	r3, r7, #2
 8004e82:	1c02      	adds	r2, r0, #0
 8004e84:	801a      	strh	r2, [r3, #0]
 8004e86:	1c7b      	adds	r3, r7, #1
 8004e88:	1c0a      	adds	r2, r1, #0
 8004e8a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004e8c:	1c7b      	adds	r3, r7, #1
 8004e8e:	781b      	ldrb	r3, [r3, #0]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d004      	beq.n	8004e9e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004e94:	1cbb      	adds	r3, r7, #2
 8004e96:	881a      	ldrh	r2, [r3, #0]
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004e9c:	e003      	b.n	8004ea6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004e9e:	1cbb      	adds	r3, r7, #2
 8004ea0:	881a      	ldrh	r2, [r3, #0]
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004ea6:	46c0      	nop			; (mov r8, r8)
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	b002      	add	sp, #8
 8004eac:	bd80      	pop	{r7, pc}
	...

08004eb0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b086      	sub	sp, #24
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 8004eb8:	2300      	movs	r3, #0
 8004eba:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	2201      	movs	r2, #1
 8004ec2:	4013      	ands	r3, r2
 8004ec4:	d100      	bne.n	8004ec8 <HAL_RCC_OscConfig+0x18>
 8004ec6:	e08d      	b.n	8004fe4 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004ec8:	4bc3      	ldr	r3, [pc, #780]	; (80051d8 <HAL_RCC_OscConfig+0x328>)
 8004eca:	685b      	ldr	r3, [r3, #4]
 8004ecc:	220c      	movs	r2, #12
 8004ece:	4013      	ands	r3, r2
 8004ed0:	2b04      	cmp	r3, #4
 8004ed2:	d00e      	beq.n	8004ef2 <HAL_RCC_OscConfig+0x42>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004ed4:	4bc0      	ldr	r3, [pc, #768]	; (80051d8 <HAL_RCC_OscConfig+0x328>)
 8004ed6:	685b      	ldr	r3, [r3, #4]
 8004ed8:	220c      	movs	r2, #12
 8004eda:	4013      	ands	r3, r2
 8004edc:	2b08      	cmp	r3, #8
 8004ede:	d116      	bne.n	8004f0e <HAL_RCC_OscConfig+0x5e>
 8004ee0:	4bbd      	ldr	r3, [pc, #756]	; (80051d8 <HAL_RCC_OscConfig+0x328>)
 8004ee2:	685a      	ldr	r2, [r3, #4]
 8004ee4:	2380      	movs	r3, #128	; 0x80
 8004ee6:	025b      	lsls	r3, r3, #9
 8004ee8:	401a      	ands	r2, r3
 8004eea:	2380      	movs	r3, #128	; 0x80
 8004eec:	025b      	lsls	r3, r3, #9
 8004eee:	429a      	cmp	r2, r3
 8004ef0:	d10d      	bne.n	8004f0e <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ef2:	4bb9      	ldr	r3, [pc, #740]	; (80051d8 <HAL_RCC_OscConfig+0x328>)
 8004ef4:	681a      	ldr	r2, [r3, #0]
 8004ef6:	2380      	movs	r3, #128	; 0x80
 8004ef8:	029b      	lsls	r3, r3, #10
 8004efa:	4013      	ands	r3, r2
 8004efc:	d100      	bne.n	8004f00 <HAL_RCC_OscConfig+0x50>
 8004efe:	e070      	b.n	8004fe2 <HAL_RCC_OscConfig+0x132>
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	685b      	ldr	r3, [r3, #4]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d000      	beq.n	8004f0a <HAL_RCC_OscConfig+0x5a>
 8004f08:	e06b      	b.n	8004fe2 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	e2b6      	b.n	800547c <HAL_RCC_OscConfig+0x5cc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	685b      	ldr	r3, [r3, #4]
 8004f12:	2b01      	cmp	r3, #1
 8004f14:	d107      	bne.n	8004f26 <HAL_RCC_OscConfig+0x76>
 8004f16:	4bb0      	ldr	r3, [pc, #704]	; (80051d8 <HAL_RCC_OscConfig+0x328>)
 8004f18:	681a      	ldr	r2, [r3, #0]
 8004f1a:	4baf      	ldr	r3, [pc, #700]	; (80051d8 <HAL_RCC_OscConfig+0x328>)
 8004f1c:	2180      	movs	r1, #128	; 0x80
 8004f1e:	0249      	lsls	r1, r1, #9
 8004f20:	430a      	orrs	r2, r1
 8004f22:	601a      	str	r2, [r3, #0]
 8004f24:	e02f      	b.n	8004f86 <HAL_RCC_OscConfig+0xd6>
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	685b      	ldr	r3, [r3, #4]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d10c      	bne.n	8004f48 <HAL_RCC_OscConfig+0x98>
 8004f2e:	4baa      	ldr	r3, [pc, #680]	; (80051d8 <HAL_RCC_OscConfig+0x328>)
 8004f30:	681a      	ldr	r2, [r3, #0]
 8004f32:	4ba9      	ldr	r3, [pc, #676]	; (80051d8 <HAL_RCC_OscConfig+0x328>)
 8004f34:	49a9      	ldr	r1, [pc, #676]	; (80051dc <HAL_RCC_OscConfig+0x32c>)
 8004f36:	400a      	ands	r2, r1
 8004f38:	601a      	str	r2, [r3, #0]
 8004f3a:	4ba7      	ldr	r3, [pc, #668]	; (80051d8 <HAL_RCC_OscConfig+0x328>)
 8004f3c:	681a      	ldr	r2, [r3, #0]
 8004f3e:	4ba6      	ldr	r3, [pc, #664]	; (80051d8 <HAL_RCC_OscConfig+0x328>)
 8004f40:	49a7      	ldr	r1, [pc, #668]	; (80051e0 <HAL_RCC_OscConfig+0x330>)
 8004f42:	400a      	ands	r2, r1
 8004f44:	601a      	str	r2, [r3, #0]
 8004f46:	e01e      	b.n	8004f86 <HAL_RCC_OscConfig+0xd6>
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	685b      	ldr	r3, [r3, #4]
 8004f4c:	2b05      	cmp	r3, #5
 8004f4e:	d10e      	bne.n	8004f6e <HAL_RCC_OscConfig+0xbe>
 8004f50:	4ba1      	ldr	r3, [pc, #644]	; (80051d8 <HAL_RCC_OscConfig+0x328>)
 8004f52:	681a      	ldr	r2, [r3, #0]
 8004f54:	4ba0      	ldr	r3, [pc, #640]	; (80051d8 <HAL_RCC_OscConfig+0x328>)
 8004f56:	2180      	movs	r1, #128	; 0x80
 8004f58:	02c9      	lsls	r1, r1, #11
 8004f5a:	430a      	orrs	r2, r1
 8004f5c:	601a      	str	r2, [r3, #0]
 8004f5e:	4b9e      	ldr	r3, [pc, #632]	; (80051d8 <HAL_RCC_OscConfig+0x328>)
 8004f60:	681a      	ldr	r2, [r3, #0]
 8004f62:	4b9d      	ldr	r3, [pc, #628]	; (80051d8 <HAL_RCC_OscConfig+0x328>)
 8004f64:	2180      	movs	r1, #128	; 0x80
 8004f66:	0249      	lsls	r1, r1, #9
 8004f68:	430a      	orrs	r2, r1
 8004f6a:	601a      	str	r2, [r3, #0]
 8004f6c:	e00b      	b.n	8004f86 <HAL_RCC_OscConfig+0xd6>
 8004f6e:	4b9a      	ldr	r3, [pc, #616]	; (80051d8 <HAL_RCC_OscConfig+0x328>)
 8004f70:	681a      	ldr	r2, [r3, #0]
 8004f72:	4b99      	ldr	r3, [pc, #612]	; (80051d8 <HAL_RCC_OscConfig+0x328>)
 8004f74:	4999      	ldr	r1, [pc, #612]	; (80051dc <HAL_RCC_OscConfig+0x32c>)
 8004f76:	400a      	ands	r2, r1
 8004f78:	601a      	str	r2, [r3, #0]
 8004f7a:	4b97      	ldr	r3, [pc, #604]	; (80051d8 <HAL_RCC_OscConfig+0x328>)
 8004f7c:	681a      	ldr	r2, [r3, #0]
 8004f7e:	4b96      	ldr	r3, [pc, #600]	; (80051d8 <HAL_RCC_OscConfig+0x328>)
 8004f80:	4997      	ldr	r1, [pc, #604]	; (80051e0 <HAL_RCC_OscConfig+0x330>)
 8004f82:	400a      	ands	r2, r1
 8004f84:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	685b      	ldr	r3, [r3, #4]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d014      	beq.n	8004fb8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f8e:	f7fe ff15 	bl	8003dbc <HAL_GetTick>
 8004f92:	0003      	movs	r3, r0
 8004f94:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f96:	e008      	b.n	8004faa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004f98:	f7fe ff10 	bl	8003dbc <HAL_GetTick>
 8004f9c:	0002      	movs	r2, r0
 8004f9e:	693b      	ldr	r3, [r7, #16]
 8004fa0:	1ad3      	subs	r3, r2, r3
 8004fa2:	2b64      	cmp	r3, #100	; 0x64
 8004fa4:	d901      	bls.n	8004faa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004fa6:	2303      	movs	r3, #3
 8004fa8:	e268      	b.n	800547c <HAL_RCC_OscConfig+0x5cc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004faa:	4b8b      	ldr	r3, [pc, #556]	; (80051d8 <HAL_RCC_OscConfig+0x328>)
 8004fac:	681a      	ldr	r2, [r3, #0]
 8004fae:	2380      	movs	r3, #128	; 0x80
 8004fb0:	029b      	lsls	r3, r3, #10
 8004fb2:	4013      	ands	r3, r2
 8004fb4:	d0f0      	beq.n	8004f98 <HAL_RCC_OscConfig+0xe8>
 8004fb6:	e015      	b.n	8004fe4 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fb8:	f7fe ff00 	bl	8003dbc <HAL_GetTick>
 8004fbc:	0003      	movs	r3, r0
 8004fbe:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004fc0:	e008      	b.n	8004fd4 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004fc2:	f7fe fefb 	bl	8003dbc <HAL_GetTick>
 8004fc6:	0002      	movs	r2, r0
 8004fc8:	693b      	ldr	r3, [r7, #16]
 8004fca:	1ad3      	subs	r3, r2, r3
 8004fcc:	2b64      	cmp	r3, #100	; 0x64
 8004fce:	d901      	bls.n	8004fd4 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8004fd0:	2303      	movs	r3, #3
 8004fd2:	e253      	b.n	800547c <HAL_RCC_OscConfig+0x5cc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004fd4:	4b80      	ldr	r3, [pc, #512]	; (80051d8 <HAL_RCC_OscConfig+0x328>)
 8004fd6:	681a      	ldr	r2, [r3, #0]
 8004fd8:	2380      	movs	r3, #128	; 0x80
 8004fda:	029b      	lsls	r3, r3, #10
 8004fdc:	4013      	ands	r3, r2
 8004fde:	d1f0      	bne.n	8004fc2 <HAL_RCC_OscConfig+0x112>
 8004fe0:	e000      	b.n	8004fe4 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004fe2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	2202      	movs	r2, #2
 8004fea:	4013      	ands	r3, r2
 8004fec:	d100      	bne.n	8004ff0 <HAL_RCC_OscConfig+0x140>
 8004fee:	e069      	b.n	80050c4 <HAL_RCC_OscConfig+0x214>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004ff0:	4b79      	ldr	r3, [pc, #484]	; (80051d8 <HAL_RCC_OscConfig+0x328>)
 8004ff2:	685b      	ldr	r3, [r3, #4]
 8004ff4:	220c      	movs	r2, #12
 8004ff6:	4013      	ands	r3, r2
 8004ff8:	d00b      	beq.n	8005012 <HAL_RCC_OscConfig+0x162>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004ffa:	4b77      	ldr	r3, [pc, #476]	; (80051d8 <HAL_RCC_OscConfig+0x328>)
 8004ffc:	685b      	ldr	r3, [r3, #4]
 8004ffe:	220c      	movs	r2, #12
 8005000:	4013      	ands	r3, r2
 8005002:	2b08      	cmp	r3, #8
 8005004:	d11c      	bne.n	8005040 <HAL_RCC_OscConfig+0x190>
 8005006:	4b74      	ldr	r3, [pc, #464]	; (80051d8 <HAL_RCC_OscConfig+0x328>)
 8005008:	685a      	ldr	r2, [r3, #4]
 800500a:	2380      	movs	r3, #128	; 0x80
 800500c:	025b      	lsls	r3, r3, #9
 800500e:	4013      	ands	r3, r2
 8005010:	d116      	bne.n	8005040 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005012:	4b71      	ldr	r3, [pc, #452]	; (80051d8 <HAL_RCC_OscConfig+0x328>)
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	2202      	movs	r2, #2
 8005018:	4013      	ands	r3, r2
 800501a:	d005      	beq.n	8005028 <HAL_RCC_OscConfig+0x178>
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	68db      	ldr	r3, [r3, #12]
 8005020:	2b01      	cmp	r3, #1
 8005022:	d001      	beq.n	8005028 <HAL_RCC_OscConfig+0x178>
      {
        return HAL_ERROR;
 8005024:	2301      	movs	r3, #1
 8005026:	e229      	b.n	800547c <HAL_RCC_OscConfig+0x5cc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005028:	4b6b      	ldr	r3, [pc, #428]	; (80051d8 <HAL_RCC_OscConfig+0x328>)
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	22f8      	movs	r2, #248	; 0xf8
 800502e:	4393      	bics	r3, r2
 8005030:	0019      	movs	r1, r3
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	691b      	ldr	r3, [r3, #16]
 8005036:	00da      	lsls	r2, r3, #3
 8005038:	4b67      	ldr	r3, [pc, #412]	; (80051d8 <HAL_RCC_OscConfig+0x328>)
 800503a:	430a      	orrs	r2, r1
 800503c:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800503e:	e041      	b.n	80050c4 <HAL_RCC_OscConfig+0x214>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	68db      	ldr	r3, [r3, #12]
 8005044:	2b00      	cmp	r3, #0
 8005046:	d024      	beq.n	8005092 <HAL_RCC_OscConfig+0x1e2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005048:	4b63      	ldr	r3, [pc, #396]	; (80051d8 <HAL_RCC_OscConfig+0x328>)
 800504a:	681a      	ldr	r2, [r3, #0]
 800504c:	4b62      	ldr	r3, [pc, #392]	; (80051d8 <HAL_RCC_OscConfig+0x328>)
 800504e:	2101      	movs	r1, #1
 8005050:	430a      	orrs	r2, r1
 8005052:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005054:	f7fe feb2 	bl	8003dbc <HAL_GetTick>
 8005058:	0003      	movs	r3, r0
 800505a:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800505c:	e008      	b.n	8005070 <HAL_RCC_OscConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800505e:	f7fe fead 	bl	8003dbc <HAL_GetTick>
 8005062:	0002      	movs	r2, r0
 8005064:	693b      	ldr	r3, [r7, #16]
 8005066:	1ad3      	subs	r3, r2, r3
 8005068:	2b02      	cmp	r3, #2
 800506a:	d901      	bls.n	8005070 <HAL_RCC_OscConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 800506c:	2303      	movs	r3, #3
 800506e:	e205      	b.n	800547c <HAL_RCC_OscConfig+0x5cc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005070:	4b59      	ldr	r3, [pc, #356]	; (80051d8 <HAL_RCC_OscConfig+0x328>)
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	2202      	movs	r2, #2
 8005076:	4013      	ands	r3, r2
 8005078:	d0f1      	beq.n	800505e <HAL_RCC_OscConfig+0x1ae>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800507a:	4b57      	ldr	r3, [pc, #348]	; (80051d8 <HAL_RCC_OscConfig+0x328>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	22f8      	movs	r2, #248	; 0xf8
 8005080:	4393      	bics	r3, r2
 8005082:	0019      	movs	r1, r3
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	691b      	ldr	r3, [r3, #16]
 8005088:	00da      	lsls	r2, r3, #3
 800508a:	4b53      	ldr	r3, [pc, #332]	; (80051d8 <HAL_RCC_OscConfig+0x328>)
 800508c:	430a      	orrs	r2, r1
 800508e:	601a      	str	r2, [r3, #0]
 8005090:	e018      	b.n	80050c4 <HAL_RCC_OscConfig+0x214>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005092:	4b51      	ldr	r3, [pc, #324]	; (80051d8 <HAL_RCC_OscConfig+0x328>)
 8005094:	681a      	ldr	r2, [r3, #0]
 8005096:	4b50      	ldr	r3, [pc, #320]	; (80051d8 <HAL_RCC_OscConfig+0x328>)
 8005098:	2101      	movs	r1, #1
 800509a:	438a      	bics	r2, r1
 800509c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800509e:	f7fe fe8d 	bl	8003dbc <HAL_GetTick>
 80050a2:	0003      	movs	r3, r0
 80050a4:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80050a6:	e008      	b.n	80050ba <HAL_RCC_OscConfig+0x20a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80050a8:	f7fe fe88 	bl	8003dbc <HAL_GetTick>
 80050ac:	0002      	movs	r2, r0
 80050ae:	693b      	ldr	r3, [r7, #16]
 80050b0:	1ad3      	subs	r3, r2, r3
 80050b2:	2b02      	cmp	r3, #2
 80050b4:	d901      	bls.n	80050ba <HAL_RCC_OscConfig+0x20a>
          {
            return HAL_TIMEOUT;
 80050b6:	2303      	movs	r3, #3
 80050b8:	e1e0      	b.n	800547c <HAL_RCC_OscConfig+0x5cc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80050ba:	4b47      	ldr	r3, [pc, #284]	; (80051d8 <HAL_RCC_OscConfig+0x328>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	2202      	movs	r2, #2
 80050c0:	4013      	ands	r3, r2
 80050c2:	d1f1      	bne.n	80050a8 <HAL_RCC_OscConfig+0x1f8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	2208      	movs	r2, #8
 80050ca:	4013      	ands	r3, r2
 80050cc:	d036      	beq.n	800513c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	69db      	ldr	r3, [r3, #28]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d019      	beq.n	800510a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80050d6:	4b40      	ldr	r3, [pc, #256]	; (80051d8 <HAL_RCC_OscConfig+0x328>)
 80050d8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80050da:	4b3f      	ldr	r3, [pc, #252]	; (80051d8 <HAL_RCC_OscConfig+0x328>)
 80050dc:	2101      	movs	r1, #1
 80050de:	430a      	orrs	r2, r1
 80050e0:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050e2:	f7fe fe6b 	bl	8003dbc <HAL_GetTick>
 80050e6:	0003      	movs	r3, r0
 80050e8:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80050ea:	e008      	b.n	80050fe <HAL_RCC_OscConfig+0x24e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80050ec:	f7fe fe66 	bl	8003dbc <HAL_GetTick>
 80050f0:	0002      	movs	r2, r0
 80050f2:	693b      	ldr	r3, [r7, #16]
 80050f4:	1ad3      	subs	r3, r2, r3
 80050f6:	2b02      	cmp	r3, #2
 80050f8:	d901      	bls.n	80050fe <HAL_RCC_OscConfig+0x24e>
        {
          return HAL_TIMEOUT;
 80050fa:	2303      	movs	r3, #3
 80050fc:	e1be      	b.n	800547c <HAL_RCC_OscConfig+0x5cc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80050fe:	4b36      	ldr	r3, [pc, #216]	; (80051d8 <HAL_RCC_OscConfig+0x328>)
 8005100:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005102:	2202      	movs	r2, #2
 8005104:	4013      	ands	r3, r2
 8005106:	d0f1      	beq.n	80050ec <HAL_RCC_OscConfig+0x23c>
 8005108:	e018      	b.n	800513c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800510a:	4b33      	ldr	r3, [pc, #204]	; (80051d8 <HAL_RCC_OscConfig+0x328>)
 800510c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800510e:	4b32      	ldr	r3, [pc, #200]	; (80051d8 <HAL_RCC_OscConfig+0x328>)
 8005110:	2101      	movs	r1, #1
 8005112:	438a      	bics	r2, r1
 8005114:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005116:	f7fe fe51 	bl	8003dbc <HAL_GetTick>
 800511a:	0003      	movs	r3, r0
 800511c:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800511e:	e008      	b.n	8005132 <HAL_RCC_OscConfig+0x282>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005120:	f7fe fe4c 	bl	8003dbc <HAL_GetTick>
 8005124:	0002      	movs	r2, r0
 8005126:	693b      	ldr	r3, [r7, #16]
 8005128:	1ad3      	subs	r3, r2, r3
 800512a:	2b02      	cmp	r3, #2
 800512c:	d901      	bls.n	8005132 <HAL_RCC_OscConfig+0x282>
        {
          return HAL_TIMEOUT;
 800512e:	2303      	movs	r3, #3
 8005130:	e1a4      	b.n	800547c <HAL_RCC_OscConfig+0x5cc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005132:	4b29      	ldr	r3, [pc, #164]	; (80051d8 <HAL_RCC_OscConfig+0x328>)
 8005134:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005136:	2202      	movs	r2, #2
 8005138:	4013      	ands	r3, r2
 800513a:	d1f1      	bne.n	8005120 <HAL_RCC_OscConfig+0x270>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	2204      	movs	r2, #4
 8005142:	4013      	ands	r3, r2
 8005144:	d100      	bne.n	8005148 <HAL_RCC_OscConfig+0x298>
 8005146:	e0b5      	b.n	80052b4 <HAL_RCC_OscConfig+0x404>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005148:	2017      	movs	r0, #23
 800514a:	183b      	adds	r3, r7, r0
 800514c:	2200      	movs	r2, #0
 800514e:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005150:	4b21      	ldr	r3, [pc, #132]	; (80051d8 <HAL_RCC_OscConfig+0x328>)
 8005152:	69da      	ldr	r2, [r3, #28]
 8005154:	2380      	movs	r3, #128	; 0x80
 8005156:	055b      	lsls	r3, r3, #21
 8005158:	4013      	ands	r3, r2
 800515a:	d110      	bne.n	800517e <HAL_RCC_OscConfig+0x2ce>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800515c:	4b1e      	ldr	r3, [pc, #120]	; (80051d8 <HAL_RCC_OscConfig+0x328>)
 800515e:	69da      	ldr	r2, [r3, #28]
 8005160:	4b1d      	ldr	r3, [pc, #116]	; (80051d8 <HAL_RCC_OscConfig+0x328>)
 8005162:	2180      	movs	r1, #128	; 0x80
 8005164:	0549      	lsls	r1, r1, #21
 8005166:	430a      	orrs	r2, r1
 8005168:	61da      	str	r2, [r3, #28]
 800516a:	4b1b      	ldr	r3, [pc, #108]	; (80051d8 <HAL_RCC_OscConfig+0x328>)
 800516c:	69da      	ldr	r2, [r3, #28]
 800516e:	2380      	movs	r3, #128	; 0x80
 8005170:	055b      	lsls	r3, r3, #21
 8005172:	4013      	ands	r3, r2
 8005174:	60fb      	str	r3, [r7, #12]
 8005176:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005178:	183b      	adds	r3, r7, r0
 800517a:	2201      	movs	r2, #1
 800517c:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800517e:	4b19      	ldr	r3, [pc, #100]	; (80051e4 <HAL_RCC_OscConfig+0x334>)
 8005180:	681a      	ldr	r2, [r3, #0]
 8005182:	2380      	movs	r3, #128	; 0x80
 8005184:	005b      	lsls	r3, r3, #1
 8005186:	4013      	ands	r3, r2
 8005188:	d11a      	bne.n	80051c0 <HAL_RCC_OscConfig+0x310>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800518a:	4b16      	ldr	r3, [pc, #88]	; (80051e4 <HAL_RCC_OscConfig+0x334>)
 800518c:	681a      	ldr	r2, [r3, #0]
 800518e:	4b15      	ldr	r3, [pc, #84]	; (80051e4 <HAL_RCC_OscConfig+0x334>)
 8005190:	2180      	movs	r1, #128	; 0x80
 8005192:	0049      	lsls	r1, r1, #1
 8005194:	430a      	orrs	r2, r1
 8005196:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005198:	f7fe fe10 	bl	8003dbc <HAL_GetTick>
 800519c:	0003      	movs	r3, r0
 800519e:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051a0:	e008      	b.n	80051b4 <HAL_RCC_OscConfig+0x304>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051a2:	f7fe fe0b 	bl	8003dbc <HAL_GetTick>
 80051a6:	0002      	movs	r2, r0
 80051a8:	693b      	ldr	r3, [r7, #16]
 80051aa:	1ad3      	subs	r3, r2, r3
 80051ac:	2b64      	cmp	r3, #100	; 0x64
 80051ae:	d901      	bls.n	80051b4 <HAL_RCC_OscConfig+0x304>
        {
          return HAL_TIMEOUT;
 80051b0:	2303      	movs	r3, #3
 80051b2:	e163      	b.n	800547c <HAL_RCC_OscConfig+0x5cc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051b4:	4b0b      	ldr	r3, [pc, #44]	; (80051e4 <HAL_RCC_OscConfig+0x334>)
 80051b6:	681a      	ldr	r2, [r3, #0]
 80051b8:	2380      	movs	r3, #128	; 0x80
 80051ba:	005b      	lsls	r3, r3, #1
 80051bc:	4013      	ands	r3, r2
 80051be:	d0f0      	beq.n	80051a2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	689b      	ldr	r3, [r3, #8]
 80051c4:	2b01      	cmp	r3, #1
 80051c6:	d10f      	bne.n	80051e8 <HAL_RCC_OscConfig+0x338>
 80051c8:	4b03      	ldr	r3, [pc, #12]	; (80051d8 <HAL_RCC_OscConfig+0x328>)
 80051ca:	6a1a      	ldr	r2, [r3, #32]
 80051cc:	4b02      	ldr	r3, [pc, #8]	; (80051d8 <HAL_RCC_OscConfig+0x328>)
 80051ce:	2101      	movs	r1, #1
 80051d0:	430a      	orrs	r2, r1
 80051d2:	621a      	str	r2, [r3, #32]
 80051d4:	e036      	b.n	8005244 <HAL_RCC_OscConfig+0x394>
 80051d6:	46c0      	nop			; (mov r8, r8)
 80051d8:	40021000 	.word	0x40021000
 80051dc:	fffeffff 	.word	0xfffeffff
 80051e0:	fffbffff 	.word	0xfffbffff
 80051e4:	40007000 	.word	0x40007000
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	689b      	ldr	r3, [r3, #8]
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d10c      	bne.n	800520a <HAL_RCC_OscConfig+0x35a>
 80051f0:	4ba4      	ldr	r3, [pc, #656]	; (8005484 <HAL_RCC_OscConfig+0x5d4>)
 80051f2:	6a1a      	ldr	r2, [r3, #32]
 80051f4:	4ba3      	ldr	r3, [pc, #652]	; (8005484 <HAL_RCC_OscConfig+0x5d4>)
 80051f6:	2101      	movs	r1, #1
 80051f8:	438a      	bics	r2, r1
 80051fa:	621a      	str	r2, [r3, #32]
 80051fc:	4ba1      	ldr	r3, [pc, #644]	; (8005484 <HAL_RCC_OscConfig+0x5d4>)
 80051fe:	6a1a      	ldr	r2, [r3, #32]
 8005200:	4ba0      	ldr	r3, [pc, #640]	; (8005484 <HAL_RCC_OscConfig+0x5d4>)
 8005202:	2104      	movs	r1, #4
 8005204:	438a      	bics	r2, r1
 8005206:	621a      	str	r2, [r3, #32]
 8005208:	e01c      	b.n	8005244 <HAL_RCC_OscConfig+0x394>
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	689b      	ldr	r3, [r3, #8]
 800520e:	2b05      	cmp	r3, #5
 8005210:	d10c      	bne.n	800522c <HAL_RCC_OscConfig+0x37c>
 8005212:	4b9c      	ldr	r3, [pc, #624]	; (8005484 <HAL_RCC_OscConfig+0x5d4>)
 8005214:	6a1a      	ldr	r2, [r3, #32]
 8005216:	4b9b      	ldr	r3, [pc, #620]	; (8005484 <HAL_RCC_OscConfig+0x5d4>)
 8005218:	2104      	movs	r1, #4
 800521a:	430a      	orrs	r2, r1
 800521c:	621a      	str	r2, [r3, #32]
 800521e:	4b99      	ldr	r3, [pc, #612]	; (8005484 <HAL_RCC_OscConfig+0x5d4>)
 8005220:	6a1a      	ldr	r2, [r3, #32]
 8005222:	4b98      	ldr	r3, [pc, #608]	; (8005484 <HAL_RCC_OscConfig+0x5d4>)
 8005224:	2101      	movs	r1, #1
 8005226:	430a      	orrs	r2, r1
 8005228:	621a      	str	r2, [r3, #32]
 800522a:	e00b      	b.n	8005244 <HAL_RCC_OscConfig+0x394>
 800522c:	4b95      	ldr	r3, [pc, #596]	; (8005484 <HAL_RCC_OscConfig+0x5d4>)
 800522e:	6a1a      	ldr	r2, [r3, #32]
 8005230:	4b94      	ldr	r3, [pc, #592]	; (8005484 <HAL_RCC_OscConfig+0x5d4>)
 8005232:	2101      	movs	r1, #1
 8005234:	438a      	bics	r2, r1
 8005236:	621a      	str	r2, [r3, #32]
 8005238:	4b92      	ldr	r3, [pc, #584]	; (8005484 <HAL_RCC_OscConfig+0x5d4>)
 800523a:	6a1a      	ldr	r2, [r3, #32]
 800523c:	4b91      	ldr	r3, [pc, #580]	; (8005484 <HAL_RCC_OscConfig+0x5d4>)
 800523e:	2104      	movs	r1, #4
 8005240:	438a      	bics	r2, r1
 8005242:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	689b      	ldr	r3, [r3, #8]
 8005248:	2b00      	cmp	r3, #0
 800524a:	d014      	beq.n	8005276 <HAL_RCC_OscConfig+0x3c6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800524c:	f7fe fdb6 	bl	8003dbc <HAL_GetTick>
 8005250:	0003      	movs	r3, r0
 8005252:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005254:	e009      	b.n	800526a <HAL_RCC_OscConfig+0x3ba>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005256:	f7fe fdb1 	bl	8003dbc <HAL_GetTick>
 800525a:	0002      	movs	r2, r0
 800525c:	693b      	ldr	r3, [r7, #16]
 800525e:	1ad3      	subs	r3, r2, r3
 8005260:	4a89      	ldr	r2, [pc, #548]	; (8005488 <HAL_RCC_OscConfig+0x5d8>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d901      	bls.n	800526a <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8005266:	2303      	movs	r3, #3
 8005268:	e108      	b.n	800547c <HAL_RCC_OscConfig+0x5cc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800526a:	4b86      	ldr	r3, [pc, #536]	; (8005484 <HAL_RCC_OscConfig+0x5d4>)
 800526c:	6a1b      	ldr	r3, [r3, #32]
 800526e:	2202      	movs	r2, #2
 8005270:	4013      	ands	r3, r2
 8005272:	d0f0      	beq.n	8005256 <HAL_RCC_OscConfig+0x3a6>
 8005274:	e013      	b.n	800529e <HAL_RCC_OscConfig+0x3ee>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005276:	f7fe fda1 	bl	8003dbc <HAL_GetTick>
 800527a:	0003      	movs	r3, r0
 800527c:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800527e:	e009      	b.n	8005294 <HAL_RCC_OscConfig+0x3e4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005280:	f7fe fd9c 	bl	8003dbc <HAL_GetTick>
 8005284:	0002      	movs	r2, r0
 8005286:	693b      	ldr	r3, [r7, #16]
 8005288:	1ad3      	subs	r3, r2, r3
 800528a:	4a7f      	ldr	r2, [pc, #508]	; (8005488 <HAL_RCC_OscConfig+0x5d8>)
 800528c:	4293      	cmp	r3, r2
 800528e:	d901      	bls.n	8005294 <HAL_RCC_OscConfig+0x3e4>
        {
          return HAL_TIMEOUT;
 8005290:	2303      	movs	r3, #3
 8005292:	e0f3      	b.n	800547c <HAL_RCC_OscConfig+0x5cc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005294:	4b7b      	ldr	r3, [pc, #492]	; (8005484 <HAL_RCC_OscConfig+0x5d4>)
 8005296:	6a1b      	ldr	r3, [r3, #32]
 8005298:	2202      	movs	r2, #2
 800529a:	4013      	ands	r3, r2
 800529c:	d1f0      	bne.n	8005280 <HAL_RCC_OscConfig+0x3d0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800529e:	2317      	movs	r3, #23
 80052a0:	18fb      	adds	r3, r7, r3
 80052a2:	781b      	ldrb	r3, [r3, #0]
 80052a4:	2b01      	cmp	r3, #1
 80052a6:	d105      	bne.n	80052b4 <HAL_RCC_OscConfig+0x404>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80052a8:	4b76      	ldr	r3, [pc, #472]	; (8005484 <HAL_RCC_OscConfig+0x5d4>)
 80052aa:	69da      	ldr	r2, [r3, #28]
 80052ac:	4b75      	ldr	r3, [pc, #468]	; (8005484 <HAL_RCC_OscConfig+0x5d4>)
 80052ae:	4977      	ldr	r1, [pc, #476]	; (800548c <HAL_RCC_OscConfig+0x5dc>)
 80052b0:	400a      	ands	r2, r1
 80052b2:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	2210      	movs	r2, #16
 80052ba:	4013      	ands	r3, r2
 80052bc:	d063      	beq.n	8005386 <HAL_RCC_OscConfig+0x4d6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	695b      	ldr	r3, [r3, #20]
 80052c2:	2b01      	cmp	r3, #1
 80052c4:	d12a      	bne.n	800531c <HAL_RCC_OscConfig+0x46c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80052c6:	4b6f      	ldr	r3, [pc, #444]	; (8005484 <HAL_RCC_OscConfig+0x5d4>)
 80052c8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80052ca:	4b6e      	ldr	r3, [pc, #440]	; (8005484 <HAL_RCC_OscConfig+0x5d4>)
 80052cc:	2104      	movs	r1, #4
 80052ce:	430a      	orrs	r2, r1
 80052d0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80052d2:	4b6c      	ldr	r3, [pc, #432]	; (8005484 <HAL_RCC_OscConfig+0x5d4>)
 80052d4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80052d6:	4b6b      	ldr	r3, [pc, #428]	; (8005484 <HAL_RCC_OscConfig+0x5d4>)
 80052d8:	2101      	movs	r1, #1
 80052da:	430a      	orrs	r2, r1
 80052dc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052de:	f7fe fd6d 	bl	8003dbc <HAL_GetTick>
 80052e2:	0003      	movs	r3, r0
 80052e4:	613b      	str	r3, [r7, #16]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80052e6:	e008      	b.n	80052fa <HAL_RCC_OscConfig+0x44a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80052e8:	f7fe fd68 	bl	8003dbc <HAL_GetTick>
 80052ec:	0002      	movs	r2, r0
 80052ee:	693b      	ldr	r3, [r7, #16]
 80052f0:	1ad3      	subs	r3, r2, r3
 80052f2:	2b02      	cmp	r3, #2
 80052f4:	d901      	bls.n	80052fa <HAL_RCC_OscConfig+0x44a>
        {
          return HAL_TIMEOUT;
 80052f6:	2303      	movs	r3, #3
 80052f8:	e0c0      	b.n	800547c <HAL_RCC_OscConfig+0x5cc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80052fa:	4b62      	ldr	r3, [pc, #392]	; (8005484 <HAL_RCC_OscConfig+0x5d4>)
 80052fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052fe:	2202      	movs	r2, #2
 8005300:	4013      	ands	r3, r2
 8005302:	d0f1      	beq.n	80052e8 <HAL_RCC_OscConfig+0x438>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8005304:	4b5f      	ldr	r3, [pc, #380]	; (8005484 <HAL_RCC_OscConfig+0x5d4>)
 8005306:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005308:	22f8      	movs	r2, #248	; 0xf8
 800530a:	4393      	bics	r3, r2
 800530c:	0019      	movs	r1, r3
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	699b      	ldr	r3, [r3, #24]
 8005312:	00da      	lsls	r2, r3, #3
 8005314:	4b5b      	ldr	r3, [pc, #364]	; (8005484 <HAL_RCC_OscConfig+0x5d4>)
 8005316:	430a      	orrs	r2, r1
 8005318:	635a      	str	r2, [r3, #52]	; 0x34
 800531a:	e034      	b.n	8005386 <HAL_RCC_OscConfig+0x4d6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	695b      	ldr	r3, [r3, #20]
 8005320:	3305      	adds	r3, #5
 8005322:	d111      	bne.n	8005348 <HAL_RCC_OscConfig+0x498>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8005324:	4b57      	ldr	r3, [pc, #348]	; (8005484 <HAL_RCC_OscConfig+0x5d4>)
 8005326:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005328:	4b56      	ldr	r3, [pc, #344]	; (8005484 <HAL_RCC_OscConfig+0x5d4>)
 800532a:	2104      	movs	r1, #4
 800532c:	438a      	bics	r2, r1
 800532e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8005330:	4b54      	ldr	r3, [pc, #336]	; (8005484 <HAL_RCC_OscConfig+0x5d4>)
 8005332:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005334:	22f8      	movs	r2, #248	; 0xf8
 8005336:	4393      	bics	r3, r2
 8005338:	0019      	movs	r1, r3
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	699b      	ldr	r3, [r3, #24]
 800533e:	00da      	lsls	r2, r3, #3
 8005340:	4b50      	ldr	r3, [pc, #320]	; (8005484 <HAL_RCC_OscConfig+0x5d4>)
 8005342:	430a      	orrs	r2, r1
 8005344:	635a      	str	r2, [r3, #52]	; 0x34
 8005346:	e01e      	b.n	8005386 <HAL_RCC_OscConfig+0x4d6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8005348:	4b4e      	ldr	r3, [pc, #312]	; (8005484 <HAL_RCC_OscConfig+0x5d4>)
 800534a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800534c:	4b4d      	ldr	r3, [pc, #308]	; (8005484 <HAL_RCC_OscConfig+0x5d4>)
 800534e:	2104      	movs	r1, #4
 8005350:	430a      	orrs	r2, r1
 8005352:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8005354:	4b4b      	ldr	r3, [pc, #300]	; (8005484 <HAL_RCC_OscConfig+0x5d4>)
 8005356:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005358:	4b4a      	ldr	r3, [pc, #296]	; (8005484 <HAL_RCC_OscConfig+0x5d4>)
 800535a:	2101      	movs	r1, #1
 800535c:	438a      	bics	r2, r1
 800535e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005360:	f7fe fd2c 	bl	8003dbc <HAL_GetTick>
 8005364:	0003      	movs	r3, r0
 8005366:	613b      	str	r3, [r7, #16]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8005368:	e008      	b.n	800537c <HAL_RCC_OscConfig+0x4cc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800536a:	f7fe fd27 	bl	8003dbc <HAL_GetTick>
 800536e:	0002      	movs	r2, r0
 8005370:	693b      	ldr	r3, [r7, #16]
 8005372:	1ad3      	subs	r3, r2, r3
 8005374:	2b02      	cmp	r3, #2
 8005376:	d901      	bls.n	800537c <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8005378:	2303      	movs	r3, #3
 800537a:	e07f      	b.n	800547c <HAL_RCC_OscConfig+0x5cc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800537c:	4b41      	ldr	r3, [pc, #260]	; (8005484 <HAL_RCC_OscConfig+0x5d4>)
 800537e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005380:	2202      	movs	r2, #2
 8005382:	4013      	ands	r3, r2
 8005384:	d1f1      	bne.n	800536a <HAL_RCC_OscConfig+0x4ba>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6a1b      	ldr	r3, [r3, #32]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d100      	bne.n	8005390 <HAL_RCC_OscConfig+0x4e0>
 800538e:	e074      	b.n	800547a <HAL_RCC_OscConfig+0x5ca>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005390:	4b3c      	ldr	r3, [pc, #240]	; (8005484 <HAL_RCC_OscConfig+0x5d4>)
 8005392:	685b      	ldr	r3, [r3, #4]
 8005394:	220c      	movs	r2, #12
 8005396:	4013      	ands	r3, r2
 8005398:	2b08      	cmp	r3, #8
 800539a:	d100      	bne.n	800539e <HAL_RCC_OscConfig+0x4ee>
 800539c:	e06b      	b.n	8005476 <HAL_RCC_OscConfig+0x5c6>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6a1b      	ldr	r3, [r3, #32]
 80053a2:	2b02      	cmp	r3, #2
 80053a4:	d14c      	bne.n	8005440 <HAL_RCC_OscConfig+0x590>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053a6:	4b37      	ldr	r3, [pc, #220]	; (8005484 <HAL_RCC_OscConfig+0x5d4>)
 80053a8:	681a      	ldr	r2, [r3, #0]
 80053aa:	4b36      	ldr	r3, [pc, #216]	; (8005484 <HAL_RCC_OscConfig+0x5d4>)
 80053ac:	4938      	ldr	r1, [pc, #224]	; (8005490 <HAL_RCC_OscConfig+0x5e0>)
 80053ae:	400a      	ands	r2, r1
 80053b0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053b2:	f7fe fd03 	bl	8003dbc <HAL_GetTick>
 80053b6:	0003      	movs	r3, r0
 80053b8:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80053ba:	e008      	b.n	80053ce <HAL_RCC_OscConfig+0x51e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80053bc:	f7fe fcfe 	bl	8003dbc <HAL_GetTick>
 80053c0:	0002      	movs	r2, r0
 80053c2:	693b      	ldr	r3, [r7, #16]
 80053c4:	1ad3      	subs	r3, r2, r3
 80053c6:	2b02      	cmp	r3, #2
 80053c8:	d901      	bls.n	80053ce <HAL_RCC_OscConfig+0x51e>
          {
            return HAL_TIMEOUT;
 80053ca:	2303      	movs	r3, #3
 80053cc:	e056      	b.n	800547c <HAL_RCC_OscConfig+0x5cc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80053ce:	4b2d      	ldr	r3, [pc, #180]	; (8005484 <HAL_RCC_OscConfig+0x5d4>)
 80053d0:	681a      	ldr	r2, [r3, #0]
 80053d2:	2380      	movs	r3, #128	; 0x80
 80053d4:	049b      	lsls	r3, r3, #18
 80053d6:	4013      	ands	r3, r2
 80053d8:	d1f0      	bne.n	80053bc <HAL_RCC_OscConfig+0x50c>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80053da:	4b2a      	ldr	r3, [pc, #168]	; (8005484 <HAL_RCC_OscConfig+0x5d4>)
 80053dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053de:	220f      	movs	r2, #15
 80053e0:	4393      	bics	r3, r2
 80053e2:	0019      	movs	r1, r3
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053e8:	4b26      	ldr	r3, [pc, #152]	; (8005484 <HAL_RCC_OscConfig+0x5d4>)
 80053ea:	430a      	orrs	r2, r1
 80053ec:	62da      	str	r2, [r3, #44]	; 0x2c
 80053ee:	4b25      	ldr	r3, [pc, #148]	; (8005484 <HAL_RCC_OscConfig+0x5d4>)
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	4a28      	ldr	r2, [pc, #160]	; (8005494 <HAL_RCC_OscConfig+0x5e4>)
 80053f4:	4013      	ands	r3, r2
 80053f6:	0019      	movs	r1, r3
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005400:	431a      	orrs	r2, r3
 8005402:	4b20      	ldr	r3, [pc, #128]	; (8005484 <HAL_RCC_OscConfig+0x5d4>)
 8005404:	430a      	orrs	r2, r1
 8005406:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005408:	4b1e      	ldr	r3, [pc, #120]	; (8005484 <HAL_RCC_OscConfig+0x5d4>)
 800540a:	681a      	ldr	r2, [r3, #0]
 800540c:	4b1d      	ldr	r3, [pc, #116]	; (8005484 <HAL_RCC_OscConfig+0x5d4>)
 800540e:	2180      	movs	r1, #128	; 0x80
 8005410:	0449      	lsls	r1, r1, #17
 8005412:	430a      	orrs	r2, r1
 8005414:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005416:	f7fe fcd1 	bl	8003dbc <HAL_GetTick>
 800541a:	0003      	movs	r3, r0
 800541c:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800541e:	e008      	b.n	8005432 <HAL_RCC_OscConfig+0x582>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005420:	f7fe fccc 	bl	8003dbc <HAL_GetTick>
 8005424:	0002      	movs	r2, r0
 8005426:	693b      	ldr	r3, [r7, #16]
 8005428:	1ad3      	subs	r3, r2, r3
 800542a:	2b02      	cmp	r3, #2
 800542c:	d901      	bls.n	8005432 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 800542e:	2303      	movs	r3, #3
 8005430:	e024      	b.n	800547c <HAL_RCC_OscConfig+0x5cc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005432:	4b14      	ldr	r3, [pc, #80]	; (8005484 <HAL_RCC_OscConfig+0x5d4>)
 8005434:	681a      	ldr	r2, [r3, #0]
 8005436:	2380      	movs	r3, #128	; 0x80
 8005438:	049b      	lsls	r3, r3, #18
 800543a:	4013      	ands	r3, r2
 800543c:	d0f0      	beq.n	8005420 <HAL_RCC_OscConfig+0x570>
 800543e:	e01c      	b.n	800547a <HAL_RCC_OscConfig+0x5ca>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005440:	4b10      	ldr	r3, [pc, #64]	; (8005484 <HAL_RCC_OscConfig+0x5d4>)
 8005442:	681a      	ldr	r2, [r3, #0]
 8005444:	4b0f      	ldr	r3, [pc, #60]	; (8005484 <HAL_RCC_OscConfig+0x5d4>)
 8005446:	4912      	ldr	r1, [pc, #72]	; (8005490 <HAL_RCC_OscConfig+0x5e0>)
 8005448:	400a      	ands	r2, r1
 800544a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800544c:	f7fe fcb6 	bl	8003dbc <HAL_GetTick>
 8005450:	0003      	movs	r3, r0
 8005452:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005454:	e008      	b.n	8005468 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005456:	f7fe fcb1 	bl	8003dbc <HAL_GetTick>
 800545a:	0002      	movs	r2, r0
 800545c:	693b      	ldr	r3, [r7, #16]
 800545e:	1ad3      	subs	r3, r2, r3
 8005460:	2b02      	cmp	r3, #2
 8005462:	d901      	bls.n	8005468 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8005464:	2303      	movs	r3, #3
 8005466:	e009      	b.n	800547c <HAL_RCC_OscConfig+0x5cc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005468:	4b06      	ldr	r3, [pc, #24]	; (8005484 <HAL_RCC_OscConfig+0x5d4>)
 800546a:	681a      	ldr	r2, [r3, #0]
 800546c:	2380      	movs	r3, #128	; 0x80
 800546e:	049b      	lsls	r3, r3, #18
 8005470:	4013      	ands	r3, r2
 8005472:	d1f0      	bne.n	8005456 <HAL_RCC_OscConfig+0x5a6>
 8005474:	e001      	b.n	800547a <HAL_RCC_OscConfig+0x5ca>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8005476:	2301      	movs	r3, #1
 8005478:	e000      	b.n	800547c <HAL_RCC_OscConfig+0x5cc>
    }
  }
  
  return HAL_OK;
 800547a:	2300      	movs	r3, #0
}
 800547c:	0018      	movs	r0, r3
 800547e:	46bd      	mov	sp, r7
 8005480:	b006      	add	sp, #24
 8005482:	bd80      	pop	{r7, pc}
 8005484:	40021000 	.word	0x40021000
 8005488:	00001388 	.word	0x00001388
 800548c:	efffffff 	.word	0xefffffff
 8005490:	feffffff 	.word	0xfeffffff
 8005494:	ffc2ffff 	.word	0xffc2ffff

08005498 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005498:	b580      	push	{r7, lr}
 800549a:	b084      	sub	sp, #16
 800549c:	af00      	add	r7, sp, #0
 800549e:	6078      	str	r0, [r7, #4]
 80054a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80054a2:	2300      	movs	r3, #0
 80054a4:	60fb      	str	r3, [r7, #12]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80054a6:	4b6a      	ldr	r3, [pc, #424]	; (8005650 <HAL_RCC_ClockConfig+0x1b8>)
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	2201      	movs	r2, #1
 80054ac:	4013      	ands	r3, r2
 80054ae:	683a      	ldr	r2, [r7, #0]
 80054b0:	429a      	cmp	r2, r3
 80054b2:	d911      	bls.n	80054d8 <HAL_RCC_ClockConfig+0x40>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80054b4:	4b66      	ldr	r3, [pc, #408]	; (8005650 <HAL_RCC_ClockConfig+0x1b8>)
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	2201      	movs	r2, #1
 80054ba:	4393      	bics	r3, r2
 80054bc:	0019      	movs	r1, r3
 80054be:	4b64      	ldr	r3, [pc, #400]	; (8005650 <HAL_RCC_ClockConfig+0x1b8>)
 80054c0:	683a      	ldr	r2, [r7, #0]
 80054c2:	430a      	orrs	r2, r1
 80054c4:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80054c6:	4b62      	ldr	r3, [pc, #392]	; (8005650 <HAL_RCC_ClockConfig+0x1b8>)
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	2201      	movs	r2, #1
 80054cc:	4013      	ands	r3, r2
 80054ce:	683a      	ldr	r2, [r7, #0]
 80054d0:	429a      	cmp	r2, r3
 80054d2:	d001      	beq.n	80054d8 <HAL_RCC_ClockConfig+0x40>
    {
      return HAL_ERROR;
 80054d4:	2301      	movs	r3, #1
 80054d6:	e0b6      	b.n	8005646 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	2202      	movs	r2, #2
 80054de:	4013      	ands	r3, r2
 80054e0:	d009      	beq.n	80054f6 <HAL_RCC_ClockConfig+0x5e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80054e2:	4b5c      	ldr	r3, [pc, #368]	; (8005654 <HAL_RCC_ClockConfig+0x1bc>)
 80054e4:	685b      	ldr	r3, [r3, #4]
 80054e6:	22f0      	movs	r2, #240	; 0xf0
 80054e8:	4393      	bics	r3, r2
 80054ea:	0019      	movs	r1, r3
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	689a      	ldr	r2, [r3, #8]
 80054f0:	4b58      	ldr	r3, [pc, #352]	; (8005654 <HAL_RCC_ClockConfig+0x1bc>)
 80054f2:	430a      	orrs	r2, r1
 80054f4:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	2201      	movs	r2, #1
 80054fc:	4013      	ands	r3, r2
 80054fe:	d100      	bne.n	8005502 <HAL_RCC_ClockConfig+0x6a>
 8005500:	e067      	b.n	80055d2 <HAL_RCC_ClockConfig+0x13a>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	685b      	ldr	r3, [r3, #4]
 8005506:	2b01      	cmp	r3, #1
 8005508:	d107      	bne.n	800551a <HAL_RCC_ClockConfig+0x82>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800550a:	4b52      	ldr	r3, [pc, #328]	; (8005654 <HAL_RCC_ClockConfig+0x1bc>)
 800550c:	681a      	ldr	r2, [r3, #0]
 800550e:	2380      	movs	r3, #128	; 0x80
 8005510:	029b      	lsls	r3, r3, #10
 8005512:	4013      	ands	r3, r2
 8005514:	d114      	bne.n	8005540 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8005516:	2301      	movs	r3, #1
 8005518:	e095      	b.n	8005646 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	685b      	ldr	r3, [r3, #4]
 800551e:	2b02      	cmp	r3, #2
 8005520:	d107      	bne.n	8005532 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005522:	4b4c      	ldr	r3, [pc, #304]	; (8005654 <HAL_RCC_ClockConfig+0x1bc>)
 8005524:	681a      	ldr	r2, [r3, #0]
 8005526:	2380      	movs	r3, #128	; 0x80
 8005528:	049b      	lsls	r3, r3, #18
 800552a:	4013      	ands	r3, r2
 800552c:	d108      	bne.n	8005540 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800552e:	2301      	movs	r3, #1
 8005530:	e089      	b.n	8005646 <HAL_RCC_ClockConfig+0x1ae>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005532:	4b48      	ldr	r3, [pc, #288]	; (8005654 <HAL_RCC_ClockConfig+0x1bc>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	2202      	movs	r2, #2
 8005538:	4013      	ands	r3, r2
 800553a:	d101      	bne.n	8005540 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800553c:	2301      	movs	r3, #1
 800553e:	e082      	b.n	8005646 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005540:	4b44      	ldr	r3, [pc, #272]	; (8005654 <HAL_RCC_ClockConfig+0x1bc>)
 8005542:	685b      	ldr	r3, [r3, #4]
 8005544:	2203      	movs	r2, #3
 8005546:	4393      	bics	r3, r2
 8005548:	0019      	movs	r1, r3
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	685a      	ldr	r2, [r3, #4]
 800554e:	4b41      	ldr	r3, [pc, #260]	; (8005654 <HAL_RCC_ClockConfig+0x1bc>)
 8005550:	430a      	orrs	r2, r1
 8005552:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005554:	f7fe fc32 	bl	8003dbc <HAL_GetTick>
 8005558:	0003      	movs	r3, r0
 800555a:	60fb      	str	r3, [r7, #12]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	685b      	ldr	r3, [r3, #4]
 8005560:	2b01      	cmp	r3, #1
 8005562:	d111      	bne.n	8005588 <HAL_RCC_ClockConfig+0xf0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005564:	e009      	b.n	800557a <HAL_RCC_ClockConfig+0xe2>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005566:	f7fe fc29 	bl	8003dbc <HAL_GetTick>
 800556a:	0002      	movs	r2, r0
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	1ad3      	subs	r3, r2, r3
 8005570:	4a39      	ldr	r2, [pc, #228]	; (8005658 <HAL_RCC_ClockConfig+0x1c0>)
 8005572:	4293      	cmp	r3, r2
 8005574:	d901      	bls.n	800557a <HAL_RCC_ClockConfig+0xe2>
        {
          return HAL_TIMEOUT;
 8005576:	2303      	movs	r3, #3
 8005578:	e065      	b.n	8005646 <HAL_RCC_ClockConfig+0x1ae>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800557a:	4b36      	ldr	r3, [pc, #216]	; (8005654 <HAL_RCC_ClockConfig+0x1bc>)
 800557c:	685b      	ldr	r3, [r3, #4]
 800557e:	220c      	movs	r2, #12
 8005580:	4013      	ands	r3, r2
 8005582:	2b04      	cmp	r3, #4
 8005584:	d1ef      	bne.n	8005566 <HAL_RCC_ClockConfig+0xce>
 8005586:	e024      	b.n	80055d2 <HAL_RCC_ClockConfig+0x13a>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	685b      	ldr	r3, [r3, #4]
 800558c:	2b02      	cmp	r3, #2
 800558e:	d11b      	bne.n	80055c8 <HAL_RCC_ClockConfig+0x130>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005590:	e009      	b.n	80055a6 <HAL_RCC_ClockConfig+0x10e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005592:	f7fe fc13 	bl	8003dbc <HAL_GetTick>
 8005596:	0002      	movs	r2, r0
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	1ad3      	subs	r3, r2, r3
 800559c:	4a2e      	ldr	r2, [pc, #184]	; (8005658 <HAL_RCC_ClockConfig+0x1c0>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d901      	bls.n	80055a6 <HAL_RCC_ClockConfig+0x10e>
        {
          return HAL_TIMEOUT;
 80055a2:	2303      	movs	r3, #3
 80055a4:	e04f      	b.n	8005646 <HAL_RCC_ClockConfig+0x1ae>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80055a6:	4b2b      	ldr	r3, [pc, #172]	; (8005654 <HAL_RCC_ClockConfig+0x1bc>)
 80055a8:	685b      	ldr	r3, [r3, #4]
 80055aa:	220c      	movs	r2, #12
 80055ac:	4013      	ands	r3, r2
 80055ae:	2b08      	cmp	r3, #8
 80055b0:	d1ef      	bne.n	8005592 <HAL_RCC_ClockConfig+0xfa>
 80055b2:	e00e      	b.n	80055d2 <HAL_RCC_ClockConfig+0x13a>
#endif /* RCC_CFGR_SWS_HSI48 */
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80055b4:	f7fe fc02 	bl	8003dbc <HAL_GetTick>
 80055b8:	0002      	movs	r2, r0
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	1ad3      	subs	r3, r2, r3
 80055be:	4a26      	ldr	r2, [pc, #152]	; (8005658 <HAL_RCC_ClockConfig+0x1c0>)
 80055c0:	4293      	cmp	r3, r2
 80055c2:	d901      	bls.n	80055c8 <HAL_RCC_ClockConfig+0x130>
        {
          return HAL_TIMEOUT;
 80055c4:	2303      	movs	r3, #3
 80055c6:	e03e      	b.n	8005646 <HAL_RCC_ClockConfig+0x1ae>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80055c8:	4b22      	ldr	r3, [pc, #136]	; (8005654 <HAL_RCC_ClockConfig+0x1bc>)
 80055ca:	685b      	ldr	r3, [r3, #4]
 80055cc:	220c      	movs	r2, #12
 80055ce:	4013      	ands	r3, r2
 80055d0:	d1f0      	bne.n	80055b4 <HAL_RCC_ClockConfig+0x11c>
        }
      }
    }      
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80055d2:	4b1f      	ldr	r3, [pc, #124]	; (8005650 <HAL_RCC_ClockConfig+0x1b8>)
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	2201      	movs	r2, #1
 80055d8:	4013      	ands	r3, r2
 80055da:	683a      	ldr	r2, [r7, #0]
 80055dc:	429a      	cmp	r2, r3
 80055de:	d211      	bcs.n	8005604 <HAL_RCC_ClockConfig+0x16c>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80055e0:	4b1b      	ldr	r3, [pc, #108]	; (8005650 <HAL_RCC_ClockConfig+0x1b8>)
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	2201      	movs	r2, #1
 80055e6:	4393      	bics	r3, r2
 80055e8:	0019      	movs	r1, r3
 80055ea:	4b19      	ldr	r3, [pc, #100]	; (8005650 <HAL_RCC_ClockConfig+0x1b8>)
 80055ec:	683a      	ldr	r2, [r7, #0]
 80055ee:	430a      	orrs	r2, r1
 80055f0:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80055f2:	4b17      	ldr	r3, [pc, #92]	; (8005650 <HAL_RCC_ClockConfig+0x1b8>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	2201      	movs	r2, #1
 80055f8:	4013      	ands	r3, r2
 80055fa:	683a      	ldr	r2, [r7, #0]
 80055fc:	429a      	cmp	r2, r3
 80055fe:	d001      	beq.n	8005604 <HAL_RCC_ClockConfig+0x16c>
    {
      return HAL_ERROR;
 8005600:	2301      	movs	r3, #1
 8005602:	e020      	b.n	8005646 <HAL_RCC_ClockConfig+0x1ae>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	2204      	movs	r2, #4
 800560a:	4013      	ands	r3, r2
 800560c:	d009      	beq.n	8005622 <HAL_RCC_ClockConfig+0x18a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800560e:	4b11      	ldr	r3, [pc, #68]	; (8005654 <HAL_RCC_ClockConfig+0x1bc>)
 8005610:	685b      	ldr	r3, [r3, #4]
 8005612:	4a12      	ldr	r2, [pc, #72]	; (800565c <HAL_RCC_ClockConfig+0x1c4>)
 8005614:	4013      	ands	r3, r2
 8005616:	0019      	movs	r1, r3
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	68da      	ldr	r2, [r3, #12]
 800561c:	4b0d      	ldr	r3, [pc, #52]	; (8005654 <HAL_RCC_ClockConfig+0x1bc>)
 800561e:	430a      	orrs	r2, r1
 8005620:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005622:	f000 f821 	bl	8005668 <HAL_RCC_GetSysClockFreq>
 8005626:	0001      	movs	r1, r0
 8005628:	4b0a      	ldr	r3, [pc, #40]	; (8005654 <HAL_RCC_ClockConfig+0x1bc>)
 800562a:	685b      	ldr	r3, [r3, #4]
 800562c:	091b      	lsrs	r3, r3, #4
 800562e:	220f      	movs	r2, #15
 8005630:	4013      	ands	r3, r2
 8005632:	4a0b      	ldr	r2, [pc, #44]	; (8005660 <HAL_RCC_ClockConfig+0x1c8>)
 8005634:	5cd3      	ldrb	r3, [r2, r3]
 8005636:	000a      	movs	r2, r1
 8005638:	40da      	lsrs	r2, r3
 800563a:	4b0a      	ldr	r3, [pc, #40]	; (8005664 <HAL_RCC_ClockConfig+0x1cc>)
 800563c:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800563e:	2000      	movs	r0, #0
 8005640:	f7fe fb94 	bl	8003d6c <HAL_InitTick>
  
  return HAL_OK;
 8005644:	2300      	movs	r3, #0
}
 8005646:	0018      	movs	r0, r3
 8005648:	46bd      	mov	sp, r7
 800564a:	b004      	add	sp, #16
 800564c:	bd80      	pop	{r7, pc}
 800564e:	46c0      	nop			; (mov r8, r8)
 8005650:	40022000 	.word	0x40022000
 8005654:	40021000 	.word	0x40021000
 8005658:	00001388 	.word	0x00001388
 800565c:	fffff8ff 	.word	0xfffff8ff
 8005660:	0800b090 	.word	0x0800b090
 8005664:	20000000 	.word	0x20000000

08005668 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005668:	b590      	push	{r4, r7, lr}
 800566a:	b08f      	sub	sp, #60	; 0x3c
 800566c:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800566e:	2314      	movs	r3, #20
 8005670:	18fb      	adds	r3, r7, r3
 8005672:	4a2b      	ldr	r2, [pc, #172]	; (8005720 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005674:	ca13      	ldmia	r2!, {r0, r1, r4}
 8005676:	c313      	stmia	r3!, {r0, r1, r4}
 8005678:	6812      	ldr	r2, [r2, #0]
 800567a:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 800567c:	1d3b      	adds	r3, r7, #4
 800567e:	4a29      	ldr	r2, [pc, #164]	; (8005724 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005680:	ca13      	ldmia	r2!, {r0, r1, r4}
 8005682:	c313      	stmia	r3!, {r0, r1, r4}
 8005684:	6812      	ldr	r2, [r2, #0]
 8005686:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005688:	2300      	movs	r3, #0
 800568a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800568c:	2300      	movs	r3, #0
 800568e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005690:	2300      	movs	r3, #0
 8005692:	637b      	str	r3, [r7, #52]	; 0x34
 8005694:	2300      	movs	r3, #0
 8005696:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8005698:	2300      	movs	r3, #0
 800569a:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 800569c:	4b22      	ldr	r3, [pc, #136]	; (8005728 <HAL_RCC_GetSysClockFreq+0xc0>)
 800569e:	685b      	ldr	r3, [r3, #4]
 80056a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80056a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056a4:	220c      	movs	r2, #12
 80056a6:	4013      	ands	r3, r2
 80056a8:	2b04      	cmp	r3, #4
 80056aa:	d002      	beq.n	80056b2 <HAL_RCC_GetSysClockFreq+0x4a>
 80056ac:	2b08      	cmp	r3, #8
 80056ae:	d003      	beq.n	80056b8 <HAL_RCC_GetSysClockFreq+0x50>
 80056b0:	e02d      	b.n	800570e <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80056b2:	4b1e      	ldr	r3, [pc, #120]	; (800572c <HAL_RCC_GetSysClockFreq+0xc4>)
 80056b4:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80056b6:	e02d      	b.n	8005714 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80056b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056ba:	0c9b      	lsrs	r3, r3, #18
 80056bc:	220f      	movs	r2, #15
 80056be:	4013      	ands	r3, r2
 80056c0:	2214      	movs	r2, #20
 80056c2:	18ba      	adds	r2, r7, r2
 80056c4:	5cd3      	ldrb	r3, [r2, r3]
 80056c6:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80056c8:	4b17      	ldr	r3, [pc, #92]	; (8005728 <HAL_RCC_GetSysClockFreq+0xc0>)
 80056ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056cc:	220f      	movs	r2, #15
 80056ce:	4013      	ands	r3, r2
 80056d0:	1d3a      	adds	r2, r7, #4
 80056d2:	5cd3      	ldrb	r3, [r2, r3]
 80056d4:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80056d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80056d8:	2380      	movs	r3, #128	; 0x80
 80056da:	025b      	lsls	r3, r3, #9
 80056dc:	4013      	ands	r3, r2
 80056de:	d009      	beq.n	80056f4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 80056e0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80056e2:	4812      	ldr	r0, [pc, #72]	; (800572c <HAL_RCC_GetSysClockFreq+0xc4>)
 80056e4:	f7fa fd2c 	bl	8000140 <__udivsi3>
 80056e8:	0003      	movs	r3, r0
 80056ea:	001a      	movs	r2, r3
 80056ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056ee:	4353      	muls	r3, r2
 80056f0:	637b      	str	r3, [r7, #52]	; 0x34
 80056f2:	e009      	b.n	8005708 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 80056f4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80056f6:	000a      	movs	r2, r1
 80056f8:	0152      	lsls	r2, r2, #5
 80056fa:	1a52      	subs	r2, r2, r1
 80056fc:	0193      	lsls	r3, r2, #6
 80056fe:	1a9b      	subs	r3, r3, r2
 8005700:	00db      	lsls	r3, r3, #3
 8005702:	185b      	adds	r3, r3, r1
 8005704:	021b      	lsls	r3, r3, #8
 8005706:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8005708:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800570a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800570c:	e002      	b.n	8005714 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800570e:	4b08      	ldr	r3, [pc, #32]	; (8005730 <HAL_RCC_GetSysClockFreq+0xc8>)
 8005710:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8005712:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8005714:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8005716:	0018      	movs	r0, r3
 8005718:	46bd      	mov	sp, r7
 800571a:	b00f      	add	sp, #60	; 0x3c
 800571c:	bd90      	pop	{r4, r7, pc}
 800571e:	46c0      	nop			; (mov r8, r8)
 8005720:	0800af70 	.word	0x0800af70
 8005724:	0800af80 	.word	0x0800af80
 8005728:	40021000 	.word	0x40021000
 800572c:	01e84800 	.word	0x01e84800
 8005730:	007a1200 	.word	0x007a1200

08005734 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005734:	b580      	push	{r7, lr}
 8005736:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005738:	4b02      	ldr	r3, [pc, #8]	; (8005744 <HAL_RCC_GetHCLKFreq+0x10>)
 800573a:	681b      	ldr	r3, [r3, #0]
}
 800573c:	0018      	movs	r0, r3
 800573e:	46bd      	mov	sp, r7
 8005740:	bd80      	pop	{r7, pc}
 8005742:	46c0      	nop			; (mov r8, r8)
 8005744:	20000000 	.word	0x20000000

08005748 <HAL_TIM_Base_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005748:	b580      	push	{r7, lr}
 800574a:	b082      	sub	sp, #8
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2b00      	cmp	r3, #0
 8005754:	d101      	bne.n	800575a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005756:	2301      	movs	r3, #1
 8005758:	e01e      	b.n	8005798 <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	223d      	movs	r2, #61	; 0x3d
 800575e:	5c9b      	ldrb	r3, [r3, r2]
 8005760:	b2db      	uxtb	r3, r3
 8005762:	2b00      	cmp	r3, #0
 8005764:	d107      	bne.n	8005776 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	223c      	movs	r2, #60	; 0x3c
 800576a:	2100      	movs	r1, #0
 800576c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	0018      	movs	r0, r3
 8005772:	f7fe f90d 	bl	8003990 <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	223d      	movs	r2, #61	; 0x3d
 800577a:	2102      	movs	r1, #2
 800577c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681a      	ldr	r2, [r3, #0]
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	3304      	adds	r3, #4
 8005786:	0019      	movs	r1, r3
 8005788:	0010      	movs	r0, r2
 800578a:	f000 fbc7 	bl	8005f1c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	223d      	movs	r2, #61	; 0x3d
 8005792:	2101      	movs	r1, #1
 8005794:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005796:	2300      	movs	r3, #0
}
 8005798:	0018      	movs	r0, r3
 800579a:	46bd      	mov	sp, r7
 800579c:	b002      	add	sp, #8
 800579e:	bd80      	pop	{r7, pc}

080057a0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b082      	sub	sp, #8
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	223d      	movs	r2, #61	; 0x3d
 80057ac:	2102      	movs	r1, #2
 80057ae:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	681a      	ldr	r2, [r3, #0]
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	2101      	movs	r1, #1
 80057bc:	430a      	orrs	r2, r1
 80057be:	601a      	str	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	223d      	movs	r2, #61	; 0x3d
 80057c4:	2101      	movs	r1, #1
 80057c6:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80057c8:	2300      	movs	r3, #0
}
 80057ca:	0018      	movs	r0, r3
 80057cc:	46bd      	mov	sp, r7
 80057ce:	b002      	add	sp, #8
 80057d0:	bd80      	pop	{r7, pc}

080057d2 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80057d2:	b580      	push	{r7, lr}
 80057d4:	b082      	sub	sp, #8
 80057d6:	af00      	add	r7, sp, #0
 80057d8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	68da      	ldr	r2, [r3, #12]
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	2101      	movs	r1, #1
 80057e6:	430a      	orrs	r2, r1
 80057e8:	60da      	str	r2, [r3, #12]

   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	681a      	ldr	r2, [r3, #0]
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	2101      	movs	r1, #1
 80057f6:	430a      	orrs	r2, r1
 80057f8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80057fa:	2300      	movs	r3, #0
}
 80057fc:	0018      	movs	r0, r3
 80057fe:	46bd      	mov	sp, r7
 8005800:	b002      	add	sp, #8
 8005802:	bd80      	pop	{r7, pc}

08005804 <HAL_TIM_IC_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	b082      	sub	sp, #8
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2b00      	cmp	r3, #0
 8005810:	d101      	bne.n	8005816 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005812:	2301      	movs	r3, #1
 8005814:	e01e      	b.n	8005854 <HAL_TIM_IC_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	223d      	movs	r2, #61	; 0x3d
 800581a:	5c9b      	ldrb	r3, [r3, r2]
 800581c:	b2db      	uxtb	r3, r3
 800581e:	2b00      	cmp	r3, #0
 8005820:	d107      	bne.n	8005832 <HAL_TIM_IC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	223c      	movs	r2, #60	; 0x3c
 8005826:	2100      	movs	r1, #0
 8005828:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	0018      	movs	r0, r3
 800582e:	f000 f815 	bl	800585c <HAL_TIM_IC_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	223d      	movs	r2, #61	; 0x3d
 8005836:	2102      	movs	r1, #2
 8005838:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681a      	ldr	r2, [r3, #0]
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	3304      	adds	r3, #4
 8005842:	0019      	movs	r1, r3
 8005844:	0010      	movs	r0, r2
 8005846:	f000 fb69 	bl	8005f1c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	223d      	movs	r2, #61	; 0x3d
 800584e:	2101      	movs	r1, #1
 8005850:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005852:	2300      	movs	r3, #0
}
 8005854:	0018      	movs	r0, r3
 8005856:	46bd      	mov	sp, r7
 8005858:	b002      	add	sp, #8
 800585a:	bd80      	pop	{r7, pc}

0800585c <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800585c:	b580      	push	{r7, lr}
 800585e:	b082      	sub	sp, #8
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8005864:	46c0      	nop			; (mov r8, r8)
 8005866:	46bd      	mov	sp, r7
 8005868:	b002      	add	sp, #8
 800586a:	bd80      	pop	{r7, pc}

0800586c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_IC_Start_IT (TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800586c:	b580      	push	{r7, lr}
 800586e:	b082      	sub	sp, #8
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
 8005874:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	2b0c      	cmp	r3, #12
 800587a:	d02a      	beq.n	80058d2 <HAL_TIM_IC_Start_IT+0x66>
 800587c:	683b      	ldr	r3, [r7, #0]
 800587e:	2b0c      	cmp	r3, #12
 8005880:	d830      	bhi.n	80058e4 <HAL_TIM_IC_Start_IT+0x78>
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	2b08      	cmp	r3, #8
 8005886:	d01b      	beq.n	80058c0 <HAL_TIM_IC_Start_IT+0x54>
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	2b08      	cmp	r3, #8
 800588c:	d82a      	bhi.n	80058e4 <HAL_TIM_IC_Start_IT+0x78>
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	2b00      	cmp	r3, #0
 8005892:	d003      	beq.n	800589c <HAL_TIM_IC_Start_IT+0x30>
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	2b04      	cmp	r3, #4
 8005898:	d009      	beq.n	80058ae <HAL_TIM_IC_Start_IT+0x42>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
    }
    break;

    default:
    break;
 800589a:	e023      	b.n	80058e4 <HAL_TIM_IC_Start_IT+0x78>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	68da      	ldr	r2, [r3, #12]
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	2102      	movs	r1, #2
 80058a8:	430a      	orrs	r2, r1
 80058aa:	60da      	str	r2, [r3, #12]
    break;
 80058ac:	e01b      	b.n	80058e6 <HAL_TIM_IC_Start_IT+0x7a>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	68da      	ldr	r2, [r3, #12]
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	2104      	movs	r1, #4
 80058ba:	430a      	orrs	r2, r1
 80058bc:	60da      	str	r2, [r3, #12]
    break;
 80058be:	e012      	b.n	80058e6 <HAL_TIM_IC_Start_IT+0x7a>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	68da      	ldr	r2, [r3, #12]
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	2108      	movs	r1, #8
 80058cc:	430a      	orrs	r2, r1
 80058ce:	60da      	str	r2, [r3, #12]
    break;
 80058d0:	e009      	b.n	80058e6 <HAL_TIM_IC_Start_IT+0x7a>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	68da      	ldr	r2, [r3, #12]
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	2110      	movs	r1, #16
 80058de:	430a      	orrs	r2, r1
 80058e0:	60da      	str	r2, [r3, #12]
    break;
 80058e2:	e000      	b.n	80058e6 <HAL_TIM_IC_Start_IT+0x7a>
    break;
 80058e4:	46c0      	nop			; (mov r8, r8)
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	6839      	ldr	r1, [r7, #0]
 80058ec:	2201      	movs	r2, #1
 80058ee:	0018      	movs	r0, r3
 80058f0:	f000 fd66 	bl	80063c0 <TIM_CCxChannelCmd>

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	681a      	ldr	r2, [r3, #0]
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	2101      	movs	r1, #1
 8005900:	430a      	orrs	r2, r1
 8005902:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005904:	2300      	movs	r3, #0
}
 8005906:	0018      	movs	r0, r3
 8005908:	46bd      	mov	sp, r7
 800590a:	b002      	add	sp, #8
 800590c:	bd80      	pop	{r7, pc}

0800590e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800590e:	b580      	push	{r7, lr}
 8005910:	b082      	sub	sp, #8
 8005912:	af00      	add	r7, sp, #0
 8005914:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	691b      	ldr	r3, [r3, #16]
 800591c:	2202      	movs	r2, #2
 800591e:	4013      	ands	r3, r2
 8005920:	2b02      	cmp	r3, #2
 8005922:	d124      	bne.n	800596e <HAL_TIM_IRQHandler+0x60>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	68db      	ldr	r3, [r3, #12]
 800592a:	2202      	movs	r2, #2
 800592c:	4013      	ands	r3, r2
 800592e:	2b02      	cmp	r3, #2
 8005930:	d11d      	bne.n	800596e <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	2203      	movs	r2, #3
 8005938:	4252      	negs	r2, r2
 800593a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2201      	movs	r2, #1
 8005940:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	699b      	ldr	r3, [r3, #24]
 8005948:	2203      	movs	r2, #3
 800594a:	4013      	ands	r3, r2
 800594c:	d004      	beq.n	8005958 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	0018      	movs	r0, r3
 8005952:	f7fd ff1b 	bl	800378c <HAL_TIM_IC_CaptureCallback>
 8005956:	e007      	b.n	8005968 <HAL_TIM_IRQHandler+0x5a>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	0018      	movs	r0, r3
 800595c:	f000 fac5 	bl	8005eea <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	0018      	movs	r0, r3
 8005964:	f000 fac9 	bl	8005efa <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2200      	movs	r2, #0
 800596c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	691b      	ldr	r3, [r3, #16]
 8005974:	2204      	movs	r2, #4
 8005976:	4013      	ands	r3, r2
 8005978:	2b04      	cmp	r3, #4
 800597a:	d125      	bne.n	80059c8 <HAL_TIM_IRQHandler+0xba>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	68db      	ldr	r3, [r3, #12]
 8005982:	2204      	movs	r2, #4
 8005984:	4013      	ands	r3, r2
 8005986:	2b04      	cmp	r3, #4
 8005988:	d11e      	bne.n	80059c8 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	2205      	movs	r2, #5
 8005990:	4252      	negs	r2, r2
 8005992:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2202      	movs	r2, #2
 8005998:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	699a      	ldr	r2, [r3, #24]
 80059a0:	23c0      	movs	r3, #192	; 0xc0
 80059a2:	009b      	lsls	r3, r3, #2
 80059a4:	4013      	ands	r3, r2
 80059a6:	d004      	beq.n	80059b2 <HAL_TIM_IRQHandler+0xa4>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	0018      	movs	r0, r3
 80059ac:	f7fd feee 	bl	800378c <HAL_TIM_IC_CaptureCallback>
 80059b0:	e007      	b.n	80059c2 <HAL_TIM_IRQHandler+0xb4>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	0018      	movs	r0, r3
 80059b6:	f000 fa98 	bl	8005eea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	0018      	movs	r0, r3
 80059be:	f000 fa9c 	bl	8005efa <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	2200      	movs	r2, #0
 80059c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	691b      	ldr	r3, [r3, #16]
 80059ce:	2208      	movs	r2, #8
 80059d0:	4013      	ands	r3, r2
 80059d2:	2b08      	cmp	r3, #8
 80059d4:	d124      	bne.n	8005a20 <HAL_TIM_IRQHandler+0x112>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	68db      	ldr	r3, [r3, #12]
 80059dc:	2208      	movs	r2, #8
 80059de:	4013      	ands	r3, r2
 80059e0:	2b08      	cmp	r3, #8
 80059e2:	d11d      	bne.n	8005a20 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	2209      	movs	r2, #9
 80059ea:	4252      	negs	r2, r2
 80059ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2204      	movs	r2, #4
 80059f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	69db      	ldr	r3, [r3, #28]
 80059fa:	2203      	movs	r2, #3
 80059fc:	4013      	ands	r3, r2
 80059fe:	d004      	beq.n	8005a0a <HAL_TIM_IRQHandler+0xfc>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	0018      	movs	r0, r3
 8005a04:	f7fd fec2 	bl	800378c <HAL_TIM_IC_CaptureCallback>
 8005a08:	e007      	b.n	8005a1a <HAL_TIM_IRQHandler+0x10c>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	0018      	movs	r0, r3
 8005a0e:	f000 fa6c 	bl	8005eea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	0018      	movs	r0, r3
 8005a16:	f000 fa70 	bl	8005efa <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	691b      	ldr	r3, [r3, #16]
 8005a26:	2210      	movs	r2, #16
 8005a28:	4013      	ands	r3, r2
 8005a2a:	2b10      	cmp	r3, #16
 8005a2c:	d125      	bne.n	8005a7a <HAL_TIM_IRQHandler+0x16c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	68db      	ldr	r3, [r3, #12]
 8005a34:	2210      	movs	r2, #16
 8005a36:	4013      	ands	r3, r2
 8005a38:	2b10      	cmp	r3, #16
 8005a3a:	d11e      	bne.n	8005a7a <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	2211      	movs	r2, #17
 8005a42:	4252      	negs	r2, r2
 8005a44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2208      	movs	r2, #8
 8005a4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	69da      	ldr	r2, [r3, #28]
 8005a52:	23c0      	movs	r3, #192	; 0xc0
 8005a54:	009b      	lsls	r3, r3, #2
 8005a56:	4013      	ands	r3, r2
 8005a58:	d004      	beq.n	8005a64 <HAL_TIM_IRQHandler+0x156>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	0018      	movs	r0, r3
 8005a5e:	f7fd fe95 	bl	800378c <HAL_TIM_IC_CaptureCallback>
 8005a62:	e007      	b.n	8005a74 <HAL_TIM_IRQHandler+0x166>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	0018      	movs	r0, r3
 8005a68:	f000 fa3f 	bl	8005eea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	0018      	movs	r0, r3
 8005a70:	f000 fa43 	bl	8005efa <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2200      	movs	r2, #0
 8005a78:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	691b      	ldr	r3, [r3, #16]
 8005a80:	2201      	movs	r2, #1
 8005a82:	4013      	ands	r3, r2
 8005a84:	2b01      	cmp	r3, #1
 8005a86:	d10f      	bne.n	8005aa8 <HAL_TIM_IRQHandler+0x19a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	68db      	ldr	r3, [r3, #12]
 8005a8e:	2201      	movs	r2, #1
 8005a90:	4013      	ands	r3, r2
 8005a92:	2b01      	cmp	r3, #1
 8005a94:	d108      	bne.n	8005aa8 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	2202      	movs	r2, #2
 8005a9c:	4252      	negs	r2, r2
 8005a9e:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	0018      	movs	r0, r3
 8005aa4:	f000 fa19 	bl	8005eda <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	691b      	ldr	r3, [r3, #16]
 8005aae:	2280      	movs	r2, #128	; 0x80
 8005ab0:	4013      	ands	r3, r2
 8005ab2:	2b80      	cmp	r3, #128	; 0x80
 8005ab4:	d10f      	bne.n	8005ad6 <HAL_TIM_IRQHandler+0x1c8>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	68db      	ldr	r3, [r3, #12]
 8005abc:	2280      	movs	r2, #128	; 0x80
 8005abe:	4013      	ands	r3, r2
 8005ac0:	2b80      	cmp	r3, #128	; 0x80
 8005ac2:	d108      	bne.n	8005ad6 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	2281      	movs	r2, #129	; 0x81
 8005aca:	4252      	negs	r2, r2
 8005acc:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	0018      	movs	r0, r3
 8005ad2:	f000 fce1 	bl	8006498 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	691b      	ldr	r3, [r3, #16]
 8005adc:	2240      	movs	r2, #64	; 0x40
 8005ade:	4013      	ands	r3, r2
 8005ae0:	2b40      	cmp	r3, #64	; 0x40
 8005ae2:	d10f      	bne.n	8005b04 <HAL_TIM_IRQHandler+0x1f6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	68db      	ldr	r3, [r3, #12]
 8005aea:	2240      	movs	r2, #64	; 0x40
 8005aec:	4013      	ands	r3, r2
 8005aee:	2b40      	cmp	r3, #64	; 0x40
 8005af0:	d108      	bne.n	8005b04 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	2241      	movs	r2, #65	; 0x41
 8005af8:	4252      	negs	r2, r2
 8005afa:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	0018      	movs	r0, r3
 8005b00:	f000 fa03 	bl	8005f0a <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	691b      	ldr	r3, [r3, #16]
 8005b0a:	2220      	movs	r2, #32
 8005b0c:	4013      	ands	r3, r2
 8005b0e:	2b20      	cmp	r3, #32
 8005b10:	d10f      	bne.n	8005b32 <HAL_TIM_IRQHandler+0x224>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	68db      	ldr	r3, [r3, #12]
 8005b18:	2220      	movs	r2, #32
 8005b1a:	4013      	ands	r3, r2
 8005b1c:	2b20      	cmp	r3, #32
 8005b1e:	d108      	bne.n	8005b32 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	2221      	movs	r2, #33	; 0x21
 8005b26:	4252      	negs	r2, r2
 8005b28:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	0018      	movs	r0, r3
 8005b2e:	f000 fcab 	bl	8006488 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 8005b32:	46c0      	nop			; (mov r8, r8)
 8005b34:	46bd      	mov	sp, r7
 8005b36:	b002      	add	sp, #8
 8005b38:	bd80      	pop	{r7, pc}
	...

08005b3c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef* sConfig, uint32_t Channel)
{
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	b084      	sub	sp, #16
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	60f8      	str	r0, [r7, #12]
 8005b44:	60b9      	str	r1, [r7, #8]
 8005b46:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  __HAL_LOCK(htim);
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	223c      	movs	r2, #60	; 0x3c
 8005b4c:	5c9b      	ldrb	r3, [r3, r2]
 8005b4e:	2b01      	cmp	r3, #1
 8005b50:	d101      	bne.n	8005b56 <HAL_TIM_IC_ConfigChannel+0x1a>
 8005b52:	2302      	movs	r3, #2
 8005b54:	e08a      	b.n	8005c6c <HAL_TIM_IC_ConfigChannel+0x130>
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	223c      	movs	r2, #60	; 0x3c
 8005b5a:	2101      	movs	r1, #1
 8005b5c:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	223d      	movs	r2, #61	; 0x3d
 8005b62:	2102      	movs	r1, #2
 8005b64:	5499      	strb	r1, [r3, r2]

  if (Channel == TIM_CHANNEL_1)
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d11b      	bne.n	8005ba4 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	6818      	ldr	r0, [r3, #0]
 8005b70:	68bb      	ldr	r3, [r7, #8]
 8005b72:	6819      	ldr	r1, [r3, #0]
 8005b74:	68bb      	ldr	r3, [r7, #8]
 8005b76:	685a      	ldr	r2, [r3, #4]
 8005b78:	68bb      	ldr	r3, [r7, #8]
 8005b7a:	68db      	ldr	r3, [r3, #12]
 8005b7c:	f000 fa46 	bl	800600c <TIM_TI1_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	699a      	ldr	r2, [r3, #24]
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	210c      	movs	r1, #12
 8005b8c:	438a      	bics	r2, r1
 8005b8e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	6999      	ldr	r1, [r3, #24]
 8005b96:	68bb      	ldr	r3, [r7, #8]
 8005b98:	689a      	ldr	r2, [r3, #8]
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	430a      	orrs	r2, r1
 8005ba0:	619a      	str	r2, [r3, #24]
 8005ba2:	e05a      	b.n	8005c5a <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2b04      	cmp	r3, #4
 8005ba8:	d11c      	bne.n	8005be4 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	6818      	ldr	r0, [r3, #0]
 8005bae:	68bb      	ldr	r3, [r7, #8]
 8005bb0:	6819      	ldr	r1, [r3, #0]
 8005bb2:	68bb      	ldr	r3, [r7, #8]
 8005bb4:	685a      	ldr	r2, [r3, #4]
 8005bb6:	68bb      	ldr	r3, [r7, #8]
 8005bb8:	68db      	ldr	r3, [r3, #12]
 8005bba:	f000 fab5 	bl	8006128 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	699a      	ldr	r2, [r3, #24]
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	492a      	ldr	r1, [pc, #168]	; (8005c74 <HAL_TIM_IC_ConfigChannel+0x138>)
 8005bca:	400a      	ands	r2, r1
 8005bcc:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	6999      	ldr	r1, [r3, #24]
 8005bd4:	68bb      	ldr	r3, [r7, #8]
 8005bd6:	689b      	ldr	r3, [r3, #8]
 8005bd8:	021a      	lsls	r2, r3, #8
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	430a      	orrs	r2, r1
 8005be0:	619a      	str	r2, [r3, #24]
 8005be2:	e03a      	b.n	8005c5a <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2b08      	cmp	r3, #8
 8005be8:	d11b      	bne.n	8005c22 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	6818      	ldr	r0, [r3, #0]
 8005bee:	68bb      	ldr	r3, [r7, #8]
 8005bf0:	6819      	ldr	r1, [r3, #0]
 8005bf2:	68bb      	ldr	r3, [r7, #8]
 8005bf4:	685a      	ldr	r2, [r3, #4]
 8005bf6:	68bb      	ldr	r3, [r7, #8]
 8005bf8:	68db      	ldr	r3, [r3, #12]
 8005bfa:	f000 fb11 	bl	8006220 <TIM_TI3_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	69da      	ldr	r2, [r3, #28]
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	210c      	movs	r1, #12
 8005c0a:	438a      	bics	r2, r1
 8005c0c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	69d9      	ldr	r1, [r3, #28]
 8005c14:	68bb      	ldr	r3, [r7, #8]
 8005c16:	689a      	ldr	r2, [r3, #8]
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	430a      	orrs	r2, r1
 8005c1e:	61da      	str	r2, [r3, #28]
 8005c20:	e01b      	b.n	8005c5a <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	6818      	ldr	r0, [r3, #0]
 8005c26:	68bb      	ldr	r3, [r7, #8]
 8005c28:	6819      	ldr	r1, [r3, #0]
 8005c2a:	68bb      	ldr	r3, [r7, #8]
 8005c2c:	685a      	ldr	r2, [r3, #4]
 8005c2e:	68bb      	ldr	r3, [r7, #8]
 8005c30:	68db      	ldr	r3, [r3, #12]
 8005c32:	f000 fb39 	bl	80062a8 <TIM_TI4_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	69da      	ldr	r2, [r3, #28]
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	490c      	ldr	r1, [pc, #48]	; (8005c74 <HAL_TIM_IC_ConfigChannel+0x138>)
 8005c42:	400a      	ands	r2, r1
 8005c44:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	69d9      	ldr	r1, [r3, #28]
 8005c4c:	68bb      	ldr	r3, [r7, #8]
 8005c4e:	689b      	ldr	r3, [r3, #8]
 8005c50:	021a      	lsls	r2, r3, #8
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	430a      	orrs	r2, r1
 8005c58:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	223d      	movs	r2, #61	; 0x3d
 8005c5e:	2101      	movs	r1, #1
 8005c60:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	223c      	movs	r2, #60	; 0x3c
 8005c66:	2100      	movs	r1, #0
 8005c68:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005c6a:	2300      	movs	r3, #0
}
 8005c6c:	0018      	movs	r0, r3
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	b004      	add	sp, #16
 8005c72:	bd80      	pop	{r7, pc}
 8005c74:	fffff3ff 	.word	0xfffff3ff

08005c78 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b084      	sub	sp, #16
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
 8005c80:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8005c82:	2300      	movs	r3, #0
 8005c84:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(htim);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	223c      	movs	r2, #60	; 0x3c
 8005c8a:	5c9b      	ldrb	r3, [r3, r2]
 8005c8c:	2b01      	cmp	r3, #1
 8005c8e:	d101      	bne.n	8005c94 <HAL_TIM_ConfigClockSource+0x1c>
 8005c90:	2302      	movs	r3, #2
 8005c92:	e0d8      	b.n	8005e46 <HAL_TIM_ConfigClockSource+0x1ce>
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	223c      	movs	r2, #60	; 0x3c
 8005c98:	2101      	movs	r1, #1
 8005c9a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	223d      	movs	r2, #61	; 0x3d
 8005ca0:	2102      	movs	r1, #2
 8005ca2:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	689b      	ldr	r3, [r3, #8]
 8005caa:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	2277      	movs	r2, #119	; 0x77
 8005cb0:	4393      	bics	r3, r2
 8005cb2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	4a66      	ldr	r2, [pc, #408]	; (8005e50 <HAL_TIM_ConfigClockSource+0x1d8>)
 8005cb8:	4013      	ands	r3, r2
 8005cba:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	68fa      	ldr	r2, [r7, #12]
 8005cc2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005cc4:	683b      	ldr	r3, [r7, #0]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	2280      	movs	r2, #128	; 0x80
 8005cca:	0192      	lsls	r2, r2, #6
 8005ccc:	4293      	cmp	r3, r2
 8005cce:	d050      	beq.n	8005d72 <HAL_TIM_ConfigClockSource+0xfa>
 8005cd0:	2280      	movs	r2, #128	; 0x80
 8005cd2:	0192      	lsls	r2, r2, #6
 8005cd4:	4293      	cmp	r3, r2
 8005cd6:	d900      	bls.n	8005cda <HAL_TIM_ConfigClockSource+0x62>
 8005cd8:	e0ab      	b.n	8005e32 <HAL_TIM_ConfigClockSource+0x1ba>
 8005cda:	2280      	movs	r2, #128	; 0x80
 8005cdc:	0152      	lsls	r2, r2, #5
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d023      	beq.n	8005d2a <HAL_TIM_ConfigClockSource+0xb2>
 8005ce2:	2280      	movs	r2, #128	; 0x80
 8005ce4:	0152      	lsls	r2, r2, #5
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d900      	bls.n	8005cec <HAL_TIM_ConfigClockSource+0x74>
 8005cea:	e0a2      	b.n	8005e32 <HAL_TIM_ConfigClockSource+0x1ba>
 8005cec:	2b70      	cmp	r3, #112	; 0x70
 8005cee:	d025      	beq.n	8005d3c <HAL_TIM_ConfigClockSource+0xc4>
 8005cf0:	d900      	bls.n	8005cf4 <HAL_TIM_ConfigClockSource+0x7c>
 8005cf2:	e09e      	b.n	8005e32 <HAL_TIM_ConfigClockSource+0x1ba>
 8005cf4:	2b60      	cmp	r3, #96	; 0x60
 8005cf6:	d060      	beq.n	8005dba <HAL_TIM_ConfigClockSource+0x142>
 8005cf8:	d900      	bls.n	8005cfc <HAL_TIM_ConfigClockSource+0x84>
 8005cfa:	e09a      	b.n	8005e32 <HAL_TIM_ConfigClockSource+0x1ba>
 8005cfc:	2b50      	cmp	r3, #80	; 0x50
 8005cfe:	d04c      	beq.n	8005d9a <HAL_TIM_ConfigClockSource+0x122>
 8005d00:	d900      	bls.n	8005d04 <HAL_TIM_ConfigClockSource+0x8c>
 8005d02:	e096      	b.n	8005e32 <HAL_TIM_ConfigClockSource+0x1ba>
 8005d04:	2b40      	cmp	r3, #64	; 0x40
 8005d06:	d068      	beq.n	8005dda <HAL_TIM_ConfigClockSource+0x162>
 8005d08:	d900      	bls.n	8005d0c <HAL_TIM_ConfigClockSource+0x94>
 8005d0a:	e092      	b.n	8005e32 <HAL_TIM_ConfigClockSource+0x1ba>
 8005d0c:	2b30      	cmp	r3, #48	; 0x30
 8005d0e:	d100      	bne.n	8005d12 <HAL_TIM_ConfigClockSource+0x9a>
 8005d10:	e088      	b.n	8005e24 <HAL_TIM_ConfigClockSource+0x1ac>
 8005d12:	d900      	bls.n	8005d16 <HAL_TIM_ConfigClockSource+0x9e>
 8005d14:	e08d      	b.n	8005e32 <HAL_TIM_ConfigClockSource+0x1ba>
 8005d16:	2b20      	cmp	r3, #32
 8005d18:	d100      	bne.n	8005d1c <HAL_TIM_ConfigClockSource+0xa4>
 8005d1a:	e07c      	b.n	8005e16 <HAL_TIM_ConfigClockSource+0x19e>
 8005d1c:	d900      	bls.n	8005d20 <HAL_TIM_ConfigClockSource+0xa8>
 8005d1e:	e088      	b.n	8005e32 <HAL_TIM_ConfigClockSource+0x1ba>
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d06a      	beq.n	8005dfa <HAL_TIM_ConfigClockSource+0x182>
 8005d24:	2b10      	cmp	r3, #16
 8005d26:	d06f      	beq.n	8005e08 <HAL_TIM_ConfigClockSource+0x190>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;

  default:
    break;
 8005d28:	e083      	b.n	8005e32 <HAL_TIM_ConfigClockSource+0x1ba>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	689a      	ldr	r2, [r3, #8]
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	2107      	movs	r1, #7
 8005d36:	438a      	bics	r2, r1
 8005d38:	609a      	str	r2, [r3, #8]
    break;
 8005d3a:	e07b      	b.n	8005e34 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ETR_SetConfig(htim->Instance,
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6818      	ldr	r0, [r3, #0]
 8005d40:	683b      	ldr	r3, [r7, #0]
 8005d42:	6899      	ldr	r1, [r3, #8]
 8005d44:	683b      	ldr	r3, [r7, #0]
 8005d46:	685a      	ldr	r2, [r3, #4]
 8005d48:	683b      	ldr	r3, [r7, #0]
 8005d4a:	68db      	ldr	r3, [r3, #12]
 8005d4c:	f000 fb16 	bl	800637c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	689b      	ldr	r3, [r3, #8]
 8005d56:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	2277      	movs	r2, #119	; 0x77
 8005d5c:	4393      	bics	r3, r2
 8005d5e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	2277      	movs	r2, #119	; 0x77
 8005d64:	4313      	orrs	r3, r2
 8005d66:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	68fa      	ldr	r2, [r7, #12]
 8005d6e:	609a      	str	r2, [r3, #8]
    break;
 8005d70:	e060      	b.n	8005e34 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ETR_SetConfig(htim->Instance,
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6818      	ldr	r0, [r3, #0]
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	6899      	ldr	r1, [r3, #8]
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	685a      	ldr	r2, [r3, #4]
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	68db      	ldr	r3, [r3, #12]
 8005d82:	f000 fafb 	bl	800637c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	689a      	ldr	r2, [r3, #8]
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	2180      	movs	r1, #128	; 0x80
 8005d92:	01c9      	lsls	r1, r1, #7
 8005d94:	430a      	orrs	r2, r1
 8005d96:	609a      	str	r2, [r3, #8]
    break;
 8005d98:	e04c      	b.n	8005e34 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	6818      	ldr	r0, [r3, #0]
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	6859      	ldr	r1, [r3, #4]
 8005da2:	683b      	ldr	r3, [r7, #0]
 8005da4:	68db      	ldr	r3, [r3, #12]
 8005da6:	001a      	movs	r2, r3
 8005da8:	f000 f98c 	bl	80060c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	2150      	movs	r1, #80	; 0x50
 8005db2:	0018      	movs	r0, r3
 8005db4:	f000 fac2 	bl	800633c <TIM_ITRx_SetConfig>
    break;
 8005db8:	e03c      	b.n	8005e34 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	6818      	ldr	r0, [r3, #0]
 8005dbe:	683b      	ldr	r3, [r7, #0]
 8005dc0:	6859      	ldr	r1, [r3, #4]
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	68db      	ldr	r3, [r3, #12]
 8005dc6:	001a      	movs	r2, r3
 8005dc8:	f000 f9f4 	bl	80061b4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	2160      	movs	r1, #96	; 0x60
 8005dd2:	0018      	movs	r0, r3
 8005dd4:	f000 fab2 	bl	800633c <TIM_ITRx_SetConfig>
    break;
 8005dd8:	e02c      	b.n	8005e34 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6818      	ldr	r0, [r3, #0]
 8005dde:	683b      	ldr	r3, [r7, #0]
 8005de0:	6859      	ldr	r1, [r3, #4]
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	68db      	ldr	r3, [r3, #12]
 8005de6:	001a      	movs	r2, r3
 8005de8:	f000 f96c 	bl	80060c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	2140      	movs	r1, #64	; 0x40
 8005df2:	0018      	movs	r0, r3
 8005df4:	f000 faa2 	bl	800633c <TIM_ITRx_SetConfig>
    break;
 8005df8:	e01c      	b.n	8005e34 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	2100      	movs	r1, #0
 8005e00:	0018      	movs	r0, r3
 8005e02:	f000 fa9b 	bl	800633c <TIM_ITRx_SetConfig>
    break;
 8005e06:	e015      	b.n	8005e34 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	2110      	movs	r1, #16
 8005e0e:	0018      	movs	r0, r3
 8005e10:	f000 fa94 	bl	800633c <TIM_ITRx_SetConfig>
    break;
 8005e14:	e00e      	b.n	8005e34 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	2120      	movs	r1, #32
 8005e1c:	0018      	movs	r0, r3
 8005e1e:	f000 fa8d 	bl	800633c <TIM_ITRx_SetConfig>
    break;
 8005e22:	e007      	b.n	8005e34 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	2130      	movs	r1, #48	; 0x30
 8005e2a:	0018      	movs	r0, r3
 8005e2c:	f000 fa86 	bl	800633c <TIM_ITRx_SetConfig>
    break;
 8005e30:	e000      	b.n	8005e34 <HAL_TIM_ConfigClockSource+0x1bc>
    break;
 8005e32:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	223d      	movs	r2, #61	; 0x3d
 8005e38:	2101      	movs	r1, #1
 8005e3a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	223c      	movs	r2, #60	; 0x3c
 8005e40:	2100      	movs	r1, #0
 8005e42:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005e44:	2300      	movs	r3, #0
}
 8005e46:	0018      	movs	r0, r3
 8005e48:	46bd      	mov	sp, r7
 8005e4a:	b004      	add	sp, #16
 8005e4c:	bd80      	pop	{r7, pc}
 8005e4e:	46c0      	nop			; (mov r8, r8)
 8005e50:	ffff00ff 	.word	0xffff00ff

08005e54 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3 : TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4 : TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b084      	sub	sp, #16
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
 8005e5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8005e5e:	2300      	movs	r3, #0
 8005e60:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(htim);
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	223c      	movs	r2, #60	; 0x3c
 8005e66:	5c9b      	ldrb	r3, [r3, r2]
 8005e68:	2b01      	cmp	r3, #1
 8005e6a:	d101      	bne.n	8005e70 <HAL_TIM_ReadCapturedValue+0x1c>
 8005e6c:	2302      	movs	r3, #2
 8005e6e:	e030      	b.n	8005ed2 <HAL_TIM_ReadCapturedValue+0x7e>
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	223c      	movs	r2, #60	; 0x3c
 8005e74:	2101      	movs	r1, #1
 8005e76:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8005e78:	683b      	ldr	r3, [r7, #0]
 8005e7a:	2b0c      	cmp	r3, #12
 8005e7c:	d01e      	beq.n	8005ebc <HAL_TIM_ReadCapturedValue+0x68>
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	2b0c      	cmp	r3, #12
 8005e82:	d820      	bhi.n	8005ec6 <HAL_TIM_ReadCapturedValue+0x72>
 8005e84:	683b      	ldr	r3, [r7, #0]
 8005e86:	2b08      	cmp	r3, #8
 8005e88:	d013      	beq.n	8005eb2 <HAL_TIM_ReadCapturedValue+0x5e>
 8005e8a:	683b      	ldr	r3, [r7, #0]
 8005e8c:	2b08      	cmp	r3, #8
 8005e8e:	d81a      	bhi.n	8005ec6 <HAL_TIM_ReadCapturedValue+0x72>
 8005e90:	683b      	ldr	r3, [r7, #0]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d003      	beq.n	8005e9e <HAL_TIM_ReadCapturedValue+0x4a>
 8005e96:	683b      	ldr	r3, [r7, #0]
 8005e98:	2b04      	cmp	r3, #4
 8005e9a:	d005      	beq.n	8005ea8 <HAL_TIM_ReadCapturedValue+0x54>

      break;
    }

  default:
    break;
 8005e9c:	e013      	b.n	8005ec6 <HAL_TIM_ReadCapturedValue+0x72>
      tmpreg =  htim->Instance->CCR1;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ea4:	60fb      	str	r3, [r7, #12]
      break;
 8005ea6:	e00f      	b.n	8005ec8 <HAL_TIM_ReadCapturedValue+0x74>
      tmpreg =   htim->Instance->CCR2;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005eae:	60fb      	str	r3, [r7, #12]
      break;
 8005eb0:	e00a      	b.n	8005ec8 <HAL_TIM_ReadCapturedValue+0x74>
      tmpreg =   htim->Instance->CCR3;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005eb8:	60fb      	str	r3, [r7, #12]
      break;
 8005eba:	e005      	b.n	8005ec8 <HAL_TIM_ReadCapturedValue+0x74>
      tmpreg =   htim->Instance->CCR4;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ec2:	60fb      	str	r3, [r7, #12]
      break;
 8005ec4:	e000      	b.n	8005ec8 <HAL_TIM_ReadCapturedValue+0x74>
    break;
 8005ec6:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	223c      	movs	r2, #60	; 0x3c
 8005ecc:	2100      	movs	r1, #0
 8005ece:	5499      	strb	r1, [r3, r2]
  return tmpreg;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
}
 8005ed2:	0018      	movs	r0, r3
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	b004      	add	sp, #16
 8005ed8:	bd80      	pop	{r7, pc}

08005eda <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005eda:	b580      	push	{r7, lr}
 8005edc:	b082      	sub	sp, #8
 8005ede:	af00      	add	r7, sp, #0
 8005ee0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */

}
 8005ee2:	46c0      	nop			; (mov r8, r8)
 8005ee4:	46bd      	mov	sp, r7
 8005ee6:	b002      	add	sp, #8
 8005ee8:	bd80      	pop	{r7, pc}

08005eea <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005eea:	b580      	push	{r7, lr}
 8005eec:	b082      	sub	sp, #8
 8005eee:	af00      	add	r7, sp, #0
 8005ef0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005ef2:	46c0      	nop			; (mov r8, r8)
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	b002      	add	sp, #8
 8005ef8:	bd80      	pop	{r7, pc}

08005efa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005efa:	b580      	push	{r7, lr}
 8005efc:	b082      	sub	sp, #8
 8005efe:	af00      	add	r7, sp, #0
 8005f00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005f02:	46c0      	nop			; (mov r8, r8)
 8005f04:	46bd      	mov	sp, r7
 8005f06:	b002      	add	sp, #8
 8005f08:	bd80      	pop	{r7, pc}

08005f0a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005f0a:	b580      	push	{r7, lr}
 8005f0c:	b082      	sub	sp, #8
 8005f0e:	af00      	add	r7, sp, #0
 8005f10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005f12:	46c0      	nop			; (mov r8, r8)
 8005f14:	46bd      	mov	sp, r7
 8005f16:	b002      	add	sp, #8
 8005f18:	bd80      	pop	{r7, pc}
	...

08005f1c <TIM_Base_SetConfig>:
  * @param  TIMx TIM periheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	b084      	sub	sp, #16
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	6078      	str	r0, [r7, #4]
 8005f24:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 8005f26:	2300      	movs	r3, #0
 8005f28:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	4a2f      	ldr	r2, [pc, #188]	; (8005ff0 <TIM_Base_SetConfig+0xd4>)
 8005f34:	4293      	cmp	r3, r2
 8005f36:	d003      	beq.n	8005f40 <TIM_Base_SetConfig+0x24>
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	4a2e      	ldr	r2, [pc, #184]	; (8005ff4 <TIM_Base_SetConfig+0xd8>)
 8005f3c:	4293      	cmp	r3, r2
 8005f3e:	d108      	bne.n	8005f52 <TIM_Base_SetConfig+0x36>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	2270      	movs	r2, #112	; 0x70
 8005f44:	4393      	bics	r3, r2
 8005f46:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	685b      	ldr	r3, [r3, #4]
 8005f4c:	68fa      	ldr	r2, [r7, #12]
 8005f4e:	4313      	orrs	r3, r2
 8005f50:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	4a26      	ldr	r2, [pc, #152]	; (8005ff0 <TIM_Base_SetConfig+0xd4>)
 8005f56:	4293      	cmp	r3, r2
 8005f58:	d013      	beq.n	8005f82 <TIM_Base_SetConfig+0x66>
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	4a25      	ldr	r2, [pc, #148]	; (8005ff4 <TIM_Base_SetConfig+0xd8>)
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d00f      	beq.n	8005f82 <TIM_Base_SetConfig+0x66>
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	4a24      	ldr	r2, [pc, #144]	; (8005ff8 <TIM_Base_SetConfig+0xdc>)
 8005f66:	4293      	cmp	r3, r2
 8005f68:	d00b      	beq.n	8005f82 <TIM_Base_SetConfig+0x66>
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	4a23      	ldr	r2, [pc, #140]	; (8005ffc <TIM_Base_SetConfig+0xe0>)
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	d007      	beq.n	8005f82 <TIM_Base_SetConfig+0x66>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	4a22      	ldr	r2, [pc, #136]	; (8006000 <TIM_Base_SetConfig+0xe4>)
 8005f76:	4293      	cmp	r3, r2
 8005f78:	d003      	beq.n	8005f82 <TIM_Base_SetConfig+0x66>
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	4a21      	ldr	r2, [pc, #132]	; (8006004 <TIM_Base_SetConfig+0xe8>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d108      	bne.n	8005f94 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	4a20      	ldr	r2, [pc, #128]	; (8006008 <TIM_Base_SetConfig+0xec>)
 8005f86:	4013      	ands	r3, r2
 8005f88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	68db      	ldr	r3, [r3, #12]
 8005f8e:	68fa      	ldr	r2, [r7, #12]
 8005f90:	4313      	orrs	r3, r2
 8005f92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	2280      	movs	r2, #128	; 0x80
 8005f98:	4393      	bics	r3, r2
 8005f9a:	001a      	movs	r2, r3
 8005f9c:	683b      	ldr	r3, [r7, #0]
 8005f9e:	695b      	ldr	r3, [r3, #20]
 8005fa0:	4313      	orrs	r3, r2
 8005fa2:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	68fa      	ldr	r2, [r7, #12]
 8005fa8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	689a      	ldr	r2, [r3, #8]
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8005fb2:	683b      	ldr	r3, [r7, #0]
 8005fb4:	681a      	ldr	r2, [r3, #0]
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	4a0c      	ldr	r2, [pc, #48]	; (8005ff0 <TIM_Base_SetConfig+0xd4>)
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d00b      	beq.n	8005fda <TIM_Base_SetConfig+0xbe>
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	4a0d      	ldr	r2, [pc, #52]	; (8005ffc <TIM_Base_SetConfig+0xe0>)
 8005fc6:	4293      	cmp	r3, r2
 8005fc8:	d007      	beq.n	8005fda <TIM_Base_SetConfig+0xbe>
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	4a0c      	ldr	r2, [pc, #48]	; (8006000 <TIM_Base_SetConfig+0xe4>)
 8005fce:	4293      	cmp	r3, r2
 8005fd0:	d003      	beq.n	8005fda <TIM_Base_SetConfig+0xbe>
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	4a0b      	ldr	r2, [pc, #44]	; (8006004 <TIM_Base_SetConfig+0xe8>)
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	d103      	bne.n	8005fe2 <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005fda:	683b      	ldr	r3, [r7, #0]
 8005fdc:	691a      	ldr	r2, [r3, #16]
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2201      	movs	r2, #1
 8005fe6:	615a      	str	r2, [r3, #20]
}
 8005fe8:	46c0      	nop			; (mov r8, r8)
 8005fea:	46bd      	mov	sp, r7
 8005fec:	b004      	add	sp, #16
 8005fee:	bd80      	pop	{r7, pc}
 8005ff0:	40012c00 	.word	0x40012c00
 8005ff4:	40000400 	.word	0x40000400
 8005ff8:	40002000 	.word	0x40002000
 8005ffc:	40014000 	.word	0x40014000
 8006000:	40014400 	.word	0x40014400
 8006004:	40014800 	.word	0x40014800
 8006008:	fffffcff 	.word	0xfffffcff

0800600c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be 
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b086      	sub	sp, #24
 8006010:	af00      	add	r7, sp, #0
 8006012:	60f8      	str	r0, [r7, #12]
 8006014:	60b9      	str	r1, [r7, #8]
 8006016:	607a      	str	r2, [r7, #4]
 8006018:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 800601a:	2300      	movs	r3, #0
 800601c:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800601e:	2300      	movs	r3, #0
 8006020:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	6a1b      	ldr	r3, [r3, #32]
 8006026:	2201      	movs	r2, #1
 8006028:	4393      	bics	r3, r2
 800602a:	001a      	movs	r2, r3
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	699b      	ldr	r3, [r3, #24]
 8006034:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	6a1b      	ldr	r3, [r3, #32]
 800603a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	4a1e      	ldr	r2, [pc, #120]	; (80060b8 <TIM_TI1_SetConfig+0xac>)
 8006040:	4293      	cmp	r3, r2
 8006042:	d007      	beq.n	8006054 <TIM_TI1_SetConfig+0x48>
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	4a1d      	ldr	r2, [pc, #116]	; (80060bc <TIM_TI1_SetConfig+0xb0>)
 8006048:	4293      	cmp	r3, r2
 800604a:	d003      	beq.n	8006054 <TIM_TI1_SetConfig+0x48>
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	4a1c      	ldr	r2, [pc, #112]	; (80060c0 <TIM_TI1_SetConfig+0xb4>)
 8006050:	4293      	cmp	r3, r2
 8006052:	d101      	bne.n	8006058 <TIM_TI1_SetConfig+0x4c>
 8006054:	2301      	movs	r3, #1
 8006056:	e000      	b.n	800605a <TIM_TI1_SetConfig+0x4e>
 8006058:	2300      	movs	r3, #0
 800605a:	2b00      	cmp	r3, #0
 800605c:	d008      	beq.n	8006070 <TIM_TI1_SetConfig+0x64>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800605e:	697b      	ldr	r3, [r7, #20]
 8006060:	2203      	movs	r2, #3
 8006062:	4393      	bics	r3, r2
 8006064:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006066:	697a      	ldr	r2, [r7, #20]
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	4313      	orrs	r3, r2
 800606c:	617b      	str	r3, [r7, #20]
 800606e:	e003      	b.n	8006078 <TIM_TI1_SetConfig+0x6c>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006070:	697b      	ldr	r3, [r7, #20]
 8006072:	2201      	movs	r2, #1
 8006074:	4313      	orrs	r3, r2
 8006076:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006078:	697b      	ldr	r3, [r7, #20]
 800607a:	22f0      	movs	r2, #240	; 0xf0
 800607c:	4393      	bics	r3, r2
 800607e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	011b      	lsls	r3, r3, #4
 8006084:	22ff      	movs	r2, #255	; 0xff
 8006086:	4013      	ands	r3, r2
 8006088:	697a      	ldr	r2, [r7, #20]
 800608a:	4313      	orrs	r3, r2
 800608c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800608e:	693b      	ldr	r3, [r7, #16]
 8006090:	220a      	movs	r2, #10
 8006092:	4393      	bics	r3, r2
 8006094:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006096:	68bb      	ldr	r3, [r7, #8]
 8006098:	220a      	movs	r2, #10
 800609a:	4013      	ands	r3, r2
 800609c:	693a      	ldr	r2, [r7, #16]
 800609e:	4313      	orrs	r3, r2
 80060a0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	697a      	ldr	r2, [r7, #20]
 80060a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	693a      	ldr	r2, [r7, #16]
 80060ac:	621a      	str	r2, [r3, #32]
}
 80060ae:	46c0      	nop			; (mov r8, r8)
 80060b0:	46bd      	mov	sp, r7
 80060b2:	b006      	add	sp, #24
 80060b4:	bd80      	pop	{r7, pc}
 80060b6:	46c0      	nop			; (mov r8, r8)
 80060b8:	40012c00 	.word	0x40012c00
 80060bc:	40000400 	.word	0x40000400
 80060c0:	40014000 	.word	0x40014000

080060c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b086      	sub	sp, #24
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	60f8      	str	r0, [r7, #12]
 80060cc:	60b9      	str	r1, [r7, #8]
 80060ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 80060d0:	2300      	movs	r3, #0
 80060d2:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 80060d4:	2300      	movs	r3, #0
 80060d6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	6a1b      	ldr	r3, [r3, #32]
 80060dc:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	6a1b      	ldr	r3, [r3, #32]
 80060e2:	2201      	movs	r2, #1
 80060e4:	4393      	bics	r3, r2
 80060e6:	001a      	movs	r2, r3
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	699b      	ldr	r3, [r3, #24]
 80060f0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80060f2:	697b      	ldr	r3, [r7, #20]
 80060f4:	22f0      	movs	r2, #240	; 0xf0
 80060f6:	4393      	bics	r3, r2
 80060f8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	011b      	lsls	r3, r3, #4
 80060fe:	697a      	ldr	r2, [r7, #20]
 8006100:	4313      	orrs	r3, r2
 8006102:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006104:	693b      	ldr	r3, [r7, #16]
 8006106:	220a      	movs	r2, #10
 8006108:	4393      	bics	r3, r2
 800610a:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 800610c:	693a      	ldr	r2, [r7, #16]
 800610e:	68bb      	ldr	r3, [r7, #8]
 8006110:	4313      	orrs	r3, r2
 8006112:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	697a      	ldr	r2, [r7, #20]
 8006118:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	693a      	ldr	r2, [r7, #16]
 800611e:	621a      	str	r2, [r3, #32]
}
 8006120:	46c0      	nop			; (mov r8, r8)
 8006122:	46bd      	mov	sp, r7
 8006124:	b006      	add	sp, #24
 8006126:	bd80      	pop	{r7, pc}

08006128 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be 
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006128:	b580      	push	{r7, lr}
 800612a:	b086      	sub	sp, #24
 800612c:	af00      	add	r7, sp, #0
 800612e:	60f8      	str	r0, [r7, #12]
 8006130:	60b9      	str	r1, [r7, #8]
 8006132:	607a      	str	r2, [r7, #4]
 8006134:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 8006136:	2300      	movs	r3, #0
 8006138:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800613a:	2300      	movs	r3, #0
 800613c:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	6a1b      	ldr	r3, [r3, #32]
 8006142:	2210      	movs	r2, #16
 8006144:	4393      	bics	r3, r2
 8006146:	001a      	movs	r2, r3
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	699b      	ldr	r3, [r3, #24]
 8006150:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	6a1b      	ldr	r3, [r3, #32]
 8006156:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006158:	697b      	ldr	r3, [r7, #20]
 800615a:	4a14      	ldr	r2, [pc, #80]	; (80061ac <TIM_TI2_SetConfig+0x84>)
 800615c:	4013      	ands	r3, r2
 800615e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	021b      	lsls	r3, r3, #8
 8006164:	697a      	ldr	r2, [r7, #20]
 8006166:	4313      	orrs	r3, r2
 8006168:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800616a:	697b      	ldr	r3, [r7, #20]
 800616c:	4a10      	ldr	r2, [pc, #64]	; (80061b0 <TIM_TI2_SetConfig+0x88>)
 800616e:	4013      	ands	r3, r2
 8006170:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006172:	683b      	ldr	r3, [r7, #0]
 8006174:	031b      	lsls	r3, r3, #12
 8006176:	041b      	lsls	r3, r3, #16
 8006178:	0c1b      	lsrs	r3, r3, #16
 800617a:	697a      	ldr	r2, [r7, #20]
 800617c:	4313      	orrs	r3, r2
 800617e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006180:	693b      	ldr	r3, [r7, #16]
 8006182:	22a0      	movs	r2, #160	; 0xa0
 8006184:	4393      	bics	r3, r2
 8006186:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006188:	68bb      	ldr	r3, [r7, #8]
 800618a:	011b      	lsls	r3, r3, #4
 800618c:	22a0      	movs	r2, #160	; 0xa0
 800618e:	4013      	ands	r3, r2
 8006190:	693a      	ldr	r2, [r7, #16]
 8006192:	4313      	orrs	r3, r2
 8006194:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	697a      	ldr	r2, [r7, #20]
 800619a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	693a      	ldr	r2, [r7, #16]
 80061a0:	621a      	str	r2, [r3, #32]
}
 80061a2:	46c0      	nop			; (mov r8, r8)
 80061a4:	46bd      	mov	sp, r7
 80061a6:	b006      	add	sp, #24
 80061a8:	bd80      	pop	{r7, pc}
 80061aa:	46c0      	nop			; (mov r8, r8)
 80061ac:	fffffcff 	.word	0xfffffcff
 80061b0:	ffff0fff 	.word	0xffff0fff

080061b4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80061b4:	b580      	push	{r7, lr}
 80061b6:	b086      	sub	sp, #24
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	60f8      	str	r0, [r7, #12]
 80061bc:	60b9      	str	r1, [r7, #8]
 80061be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 80061c0:	2300      	movs	r3, #0
 80061c2:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 80061c4:	2300      	movs	r3, #0
 80061c6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	6a1b      	ldr	r3, [r3, #32]
 80061cc:	2210      	movs	r2, #16
 80061ce:	4393      	bics	r3, r2
 80061d0:	001a      	movs	r2, r3
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	699b      	ldr	r3, [r3, #24]
 80061da:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	6a1b      	ldr	r3, [r3, #32]
 80061e0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80061e2:	697b      	ldr	r3, [r7, #20]
 80061e4:	4a0d      	ldr	r2, [pc, #52]	; (800621c <TIM_TI2_ConfigInputStage+0x68>)
 80061e6:	4013      	ands	r3, r2
 80061e8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	031b      	lsls	r3, r3, #12
 80061ee:	697a      	ldr	r2, [r7, #20]
 80061f0:	4313      	orrs	r3, r2
 80061f2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80061f4:	693b      	ldr	r3, [r7, #16]
 80061f6:	22a0      	movs	r2, #160	; 0xa0
 80061f8:	4393      	bics	r3, r2
 80061fa:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80061fc:	68bb      	ldr	r3, [r7, #8]
 80061fe:	011b      	lsls	r3, r3, #4
 8006200:	693a      	ldr	r2, [r7, #16]
 8006202:	4313      	orrs	r3, r2
 8006204:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	697a      	ldr	r2, [r7, #20]
 800620a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	693a      	ldr	r2, [r7, #16]
 8006210:	621a      	str	r2, [r3, #32]
}
 8006212:	46c0      	nop			; (mov r8, r8)
 8006214:	46bd      	mov	sp, r7
 8006216:	b006      	add	sp, #24
 8006218:	bd80      	pop	{r7, pc}
 800621a:	46c0      	nop			; (mov r8, r8)
 800621c:	ffff0fff 	.word	0xffff0fff

08006220 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be 
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006220:	b580      	push	{r7, lr}
 8006222:	b086      	sub	sp, #24
 8006224:	af00      	add	r7, sp, #0
 8006226:	60f8      	str	r0, [r7, #12]
 8006228:	60b9      	str	r1, [r7, #8]
 800622a:	607a      	str	r2, [r7, #4]
 800622c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 800622e:	2300      	movs	r3, #0
 8006230:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8006232:	2300      	movs	r3, #0
 8006234:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	6a1b      	ldr	r3, [r3, #32]
 800623a:	4a19      	ldr	r2, [pc, #100]	; (80062a0 <TIM_TI3_SetConfig+0x80>)
 800623c:	401a      	ands	r2, r3
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	69db      	ldr	r3, [r3, #28]
 8006246:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	6a1b      	ldr	r3, [r3, #32]
 800624c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800624e:	697b      	ldr	r3, [r7, #20]
 8006250:	2203      	movs	r2, #3
 8006252:	4393      	bics	r3, r2
 8006254:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8006256:	697a      	ldr	r2, [r7, #20]
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	4313      	orrs	r3, r2
 800625c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800625e:	697b      	ldr	r3, [r7, #20]
 8006260:	22f0      	movs	r2, #240	; 0xf0
 8006262:	4393      	bics	r3, r2
 8006264:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	011b      	lsls	r3, r3, #4
 800626a:	22ff      	movs	r2, #255	; 0xff
 800626c:	4013      	ands	r3, r2
 800626e:	697a      	ldr	r2, [r7, #20]
 8006270:	4313      	orrs	r3, r2
 8006272:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006274:	693b      	ldr	r3, [r7, #16]
 8006276:	4a0b      	ldr	r2, [pc, #44]	; (80062a4 <TIM_TI3_SetConfig+0x84>)
 8006278:	4013      	ands	r3, r2
 800627a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800627c:	68bb      	ldr	r3, [r7, #8]
 800627e:	021a      	lsls	r2, r3, #8
 8006280:	23a0      	movs	r3, #160	; 0xa0
 8006282:	011b      	lsls	r3, r3, #4
 8006284:	4013      	ands	r3, r2
 8006286:	693a      	ldr	r2, [r7, #16]
 8006288:	4313      	orrs	r3, r2
 800628a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	697a      	ldr	r2, [r7, #20]
 8006290:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	693a      	ldr	r2, [r7, #16]
 8006296:	621a      	str	r2, [r3, #32]
}
 8006298:	46c0      	nop			; (mov r8, r8)
 800629a:	46bd      	mov	sp, r7
 800629c:	b006      	add	sp, #24
 800629e:	bd80      	pop	{r7, pc}
 80062a0:	fffffeff 	.word	0xfffffeff
 80062a4:	fffff5ff 	.word	0xfffff5ff

080062a8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b086      	sub	sp, #24
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	60f8      	str	r0, [r7, #12]
 80062b0:	60b9      	str	r1, [r7, #8]
 80062b2:	607a      	str	r2, [r7, #4]
 80062b4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 80062b6:	2300      	movs	r3, #0
 80062b8:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 80062ba:	2300      	movs	r3, #0
 80062bc:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	6a1b      	ldr	r3, [r3, #32]
 80062c2:	4a1a      	ldr	r2, [pc, #104]	; (800632c <TIM_TI4_SetConfig+0x84>)
 80062c4:	401a      	ands	r2, r3
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	69db      	ldr	r3, [r3, #28]
 80062ce:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	6a1b      	ldr	r3, [r3, #32]
 80062d4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80062d6:	697b      	ldr	r3, [r7, #20]
 80062d8:	4a15      	ldr	r2, [pc, #84]	; (8006330 <TIM_TI4_SetConfig+0x88>)
 80062da:	4013      	ands	r3, r2
 80062dc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	021b      	lsls	r3, r3, #8
 80062e2:	697a      	ldr	r2, [r7, #20]
 80062e4:	4313      	orrs	r3, r2
 80062e6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80062e8:	697b      	ldr	r3, [r7, #20]
 80062ea:	4a12      	ldr	r2, [pc, #72]	; (8006334 <TIM_TI4_SetConfig+0x8c>)
 80062ec:	4013      	ands	r3, r2
 80062ee:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	031b      	lsls	r3, r3, #12
 80062f4:	041b      	lsls	r3, r3, #16
 80062f6:	0c1b      	lsrs	r3, r3, #16
 80062f8:	697a      	ldr	r2, [r7, #20]
 80062fa:	4313      	orrs	r3, r2
 80062fc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80062fe:	693b      	ldr	r3, [r7, #16]
 8006300:	4a0d      	ldr	r2, [pc, #52]	; (8006338 <TIM_TI4_SetConfig+0x90>)
 8006302:	4013      	ands	r3, r2
 8006304:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8006306:	68bb      	ldr	r3, [r7, #8]
 8006308:	031a      	lsls	r2, r3, #12
 800630a:	23a0      	movs	r3, #160	; 0xa0
 800630c:	021b      	lsls	r3, r3, #8
 800630e:	4013      	ands	r3, r2
 8006310:	693a      	ldr	r2, [r7, #16]
 8006312:	4313      	orrs	r3, r2
 8006314:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	697a      	ldr	r2, [r7, #20]
 800631a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	693a      	ldr	r2, [r7, #16]
 8006320:	621a      	str	r2, [r3, #32]
}
 8006322:	46c0      	nop			; (mov r8, r8)
 8006324:	46bd      	mov	sp, r7
 8006326:	b006      	add	sp, #24
 8006328:	bd80      	pop	{r7, pc}
 800632a:	46c0      	nop			; (mov r8, r8)
 800632c:	ffffefff 	.word	0xffffefff
 8006330:	fffffcff 	.word	0xfffffcff
 8006334:	ffff0fff 	.word	0xffff0fff
 8006338:	ffff5fff 	.word	0xffff5fff

0800633c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2 : Filtered Timer Input 2
  *            @arg TIM_TS_ETRF : External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
 800633c:	b580      	push	{r7, lr}
 800633e:	b084      	sub	sp, #16
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
 8006344:	000a      	movs	r2, r1
 8006346:	1cbb      	adds	r3, r7, #2
 8006348:	801a      	strh	r2, [r3, #0]
  uint32_t tmpsmcr = 0U;
 800634a:	2300      	movs	r3, #0
 800634c:	60fb      	str	r3, [r7, #12]

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	689b      	ldr	r3, [r3, #8]
 8006352:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	2270      	movs	r2, #112	; 0x70
 8006358:	4393      	bics	r3, r2
 800635a:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800635c:	1cbb      	adds	r3, r7, #2
 800635e:	881b      	ldrh	r3, [r3, #0]
 8006360:	2207      	movs	r2, #7
 8006362:	4313      	orrs	r3, r2
 8006364:	b29b      	uxth	r3, r3
 8006366:	001a      	movs	r2, r3
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	4313      	orrs	r3, r2
 800636c:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	68fa      	ldr	r2, [r7, #12]
 8006372:	609a      	str	r2, [r3, #8]
}
 8006374:	46c0      	nop			; (mov r8, r8)
 8006376:	46bd      	mov	sp, r7
 8006378:	b004      	add	sp, #16
 800637a:	bd80      	pop	{r7, pc}

0800637c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800637c:	b580      	push	{r7, lr}
 800637e:	b086      	sub	sp, #24
 8006380:	af00      	add	r7, sp, #0
 8006382:	60f8      	str	r0, [r7, #12]
 8006384:	60b9      	str	r1, [r7, #8]
 8006386:	607a      	str	r2, [r7, #4]
 8006388:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 800638a:	2300      	movs	r3, #0
 800638c:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	689b      	ldr	r3, [r3, #8]
 8006392:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006394:	697b      	ldr	r3, [r7, #20]
 8006396:	4a09      	ldr	r2, [pc, #36]	; (80063bc <TIM_ETR_SetConfig+0x40>)
 8006398:	4013      	ands	r3, r2
 800639a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800639c:	683b      	ldr	r3, [r7, #0]
 800639e:	021a      	lsls	r2, r3, #8
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	431a      	orrs	r2, r3
 80063a4:	68bb      	ldr	r3, [r7, #8]
 80063a6:	4313      	orrs	r3, r2
 80063a8:	697a      	ldr	r2, [r7, #20]
 80063aa:	4313      	orrs	r3, r2
 80063ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	697a      	ldr	r2, [r7, #20]
 80063b2:	609a      	str	r2, [r3, #8]
}
 80063b4:	46c0      	nop			; (mov r8, r8)
 80063b6:	46bd      	mov	sp, r7
 80063b8:	b006      	add	sp, #24
 80063ba:	bd80      	pop	{r7, pc}
 80063bc:	ffff00ff 	.word	0xffff00ff

080063c0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80063c0:	b580      	push	{r7, lr}
 80063c2:	b086      	sub	sp, #24
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	60f8      	str	r0, [r7, #12]
 80063c8:	60b9      	str	r1, [r7, #8]
 80063ca:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 80063cc:	2300      	movs	r3, #0
 80063ce:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 80063d0:	2201      	movs	r2, #1
 80063d2:	68bb      	ldr	r3, [r7, #8]
 80063d4:	409a      	lsls	r2, r3
 80063d6:	0013      	movs	r3, r2
 80063d8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	6a1b      	ldr	r3, [r3, #32]
 80063de:	697a      	ldr	r2, [r7, #20]
 80063e0:	43d2      	mvns	r2, r2
 80063e2:	401a      	ands	r2, r3
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	6a1a      	ldr	r2, [r3, #32]
 80063ec:	6879      	ldr	r1, [r7, #4]
 80063ee:	68bb      	ldr	r3, [r7, #8]
 80063f0:	4099      	lsls	r1, r3
 80063f2:	000b      	movs	r3, r1
 80063f4:	431a      	orrs	r2, r3
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	621a      	str	r2, [r3, #32]
}
 80063fa:	46c0      	nop			; (mov r8, r8)
 80063fc:	46bd      	mov	sp, r7
 80063fe:	b006      	add	sp, #24
 8006400:	bd80      	pop	{r7, pc}

08006402 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8006402:	b580      	push	{r7, lr}
 8006404:	b082      	sub	sp, #8
 8006406:	af00      	add	r7, sp, #0
 8006408:	6078      	str	r0, [r7, #4]
 800640a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	223c      	movs	r2, #60	; 0x3c
 8006410:	5c9b      	ldrb	r3, [r3, r2]
 8006412:	2b01      	cmp	r3, #1
 8006414:	d101      	bne.n	800641a <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006416:	2302      	movs	r3, #2
 8006418:	e032      	b.n	8006480 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	223c      	movs	r2, #60	; 0x3c
 800641e:	2101      	movs	r1, #1
 8006420:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	223d      	movs	r2, #61	; 0x3d
 8006426:	2102      	movs	r1, #2
 8006428:	5499      	strb	r1, [r3, r2]

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	685a      	ldr	r2, [r3, #4]
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	2170      	movs	r1, #112	; 0x70
 8006436:	438a      	bics	r2, r1
 8006438:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	6859      	ldr	r1, [r3, #4]
 8006440:	683b      	ldr	r3, [r7, #0]
 8006442:	681a      	ldr	r2, [r3, #0]
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	430a      	orrs	r2, r1
 800644a:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	689a      	ldr	r2, [r3, #8]
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	2180      	movs	r1, #128	; 0x80
 8006458:	438a      	bics	r2, r1
 800645a:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	6899      	ldr	r1, [r3, #8]
 8006462:	683b      	ldr	r3, [r7, #0]
 8006464:	685a      	ldr	r2, [r3, #4]
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	430a      	orrs	r2, r1
 800646c:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	223d      	movs	r2, #61	; 0x3d
 8006472:	2101      	movs	r1, #1
 8006474:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	223c      	movs	r2, #60	; 0x3c
 800647a:	2100      	movs	r1, #0
 800647c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800647e:	2300      	movs	r3, #0
}
 8006480:	0018      	movs	r0, r3
 8006482:	46bd      	mov	sp, r7
 8006484:	b002      	add	sp, #8
 8006486:	bd80      	pop	{r7, pc}

08006488 <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8006488:	b580      	push	{r7, lr}
 800648a:	b082      	sub	sp, #8
 800648c:	af00      	add	r7, sp, #0
 800648e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8006490:	46c0      	nop			; (mov r8, r8)
 8006492:	46bd      	mov	sp, r7
 8006494:	b002      	add	sp, #8
 8006496:	bd80      	pop	{r7, pc}

08006498 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006498:	b580      	push	{r7, lr}
 800649a:	b082      	sub	sp, #8
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80064a0:	46c0      	nop			; (mov r8, r8)
 80064a2:	46bd      	mov	sp, r7
 80064a4:	b002      	add	sp, #8
 80064a6:	bd80      	pop	{r7, pc}

080064a8 <__errno>:
 80064a8:	4b01      	ldr	r3, [pc, #4]	; (80064b0 <__errno+0x8>)
 80064aa:	6818      	ldr	r0, [r3, #0]
 80064ac:	4770      	bx	lr
 80064ae:	46c0      	nop			; (mov r8, r8)
 80064b0:	20000004 	.word	0x20000004

080064b4 <__libc_init_array>:
 80064b4:	b570      	push	{r4, r5, r6, lr}
 80064b6:	2600      	movs	r6, #0
 80064b8:	4d0c      	ldr	r5, [pc, #48]	; (80064ec <__libc_init_array+0x38>)
 80064ba:	4c0d      	ldr	r4, [pc, #52]	; (80064f0 <__libc_init_array+0x3c>)
 80064bc:	1b64      	subs	r4, r4, r5
 80064be:	10a4      	asrs	r4, r4, #2
 80064c0:	42a6      	cmp	r6, r4
 80064c2:	d109      	bne.n	80064d8 <__libc_init_array+0x24>
 80064c4:	2600      	movs	r6, #0
 80064c6:	f004 fd47 	bl	800af58 <_init>
 80064ca:	4d0a      	ldr	r5, [pc, #40]	; (80064f4 <__libc_init_array+0x40>)
 80064cc:	4c0a      	ldr	r4, [pc, #40]	; (80064f8 <__libc_init_array+0x44>)
 80064ce:	1b64      	subs	r4, r4, r5
 80064d0:	10a4      	asrs	r4, r4, #2
 80064d2:	42a6      	cmp	r6, r4
 80064d4:	d105      	bne.n	80064e2 <__libc_init_array+0x2e>
 80064d6:	bd70      	pop	{r4, r5, r6, pc}
 80064d8:	00b3      	lsls	r3, r6, #2
 80064da:	58eb      	ldr	r3, [r5, r3]
 80064dc:	4798      	blx	r3
 80064de:	3601      	adds	r6, #1
 80064e0:	e7ee      	b.n	80064c0 <__libc_init_array+0xc>
 80064e2:	00b3      	lsls	r3, r6, #2
 80064e4:	58eb      	ldr	r3, [r5, r3]
 80064e6:	4798      	blx	r3
 80064e8:	3601      	adds	r6, #1
 80064ea:	e7f2      	b.n	80064d2 <__libc_init_array+0x1e>
 80064ec:	0800b544 	.word	0x0800b544
 80064f0:	0800b544 	.word	0x0800b544
 80064f4:	0800b544 	.word	0x0800b544
 80064f8:	0800b548 	.word	0x0800b548

080064fc <memset>:
 80064fc:	0003      	movs	r3, r0
 80064fe:	1882      	adds	r2, r0, r2
 8006500:	4293      	cmp	r3, r2
 8006502:	d100      	bne.n	8006506 <memset+0xa>
 8006504:	4770      	bx	lr
 8006506:	7019      	strb	r1, [r3, #0]
 8006508:	3301      	adds	r3, #1
 800650a:	e7f9      	b.n	8006500 <memset+0x4>

0800650c <__cvt>:
 800650c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800650e:	001e      	movs	r6, r3
 8006510:	2300      	movs	r3, #0
 8006512:	0014      	movs	r4, r2
 8006514:	b08b      	sub	sp, #44	; 0x2c
 8006516:	429e      	cmp	r6, r3
 8006518:	da04      	bge.n	8006524 <__cvt+0x18>
 800651a:	2180      	movs	r1, #128	; 0x80
 800651c:	0609      	lsls	r1, r1, #24
 800651e:	1873      	adds	r3, r6, r1
 8006520:	001e      	movs	r6, r3
 8006522:	232d      	movs	r3, #45	; 0x2d
 8006524:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006526:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8006528:	7013      	strb	r3, [r2, #0]
 800652a:	2320      	movs	r3, #32
 800652c:	2203      	movs	r2, #3
 800652e:	439f      	bics	r7, r3
 8006530:	2f46      	cmp	r7, #70	; 0x46
 8006532:	d007      	beq.n	8006544 <__cvt+0x38>
 8006534:	003b      	movs	r3, r7
 8006536:	3b45      	subs	r3, #69	; 0x45
 8006538:	4259      	negs	r1, r3
 800653a:	414b      	adcs	r3, r1
 800653c:	9910      	ldr	r1, [sp, #64]	; 0x40
 800653e:	3a01      	subs	r2, #1
 8006540:	18cb      	adds	r3, r1, r3
 8006542:	9310      	str	r3, [sp, #64]	; 0x40
 8006544:	ab09      	add	r3, sp, #36	; 0x24
 8006546:	9304      	str	r3, [sp, #16]
 8006548:	ab08      	add	r3, sp, #32
 800654a:	9303      	str	r3, [sp, #12]
 800654c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800654e:	9200      	str	r2, [sp, #0]
 8006550:	9302      	str	r3, [sp, #8]
 8006552:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006554:	0022      	movs	r2, r4
 8006556:	9301      	str	r3, [sp, #4]
 8006558:	0033      	movs	r3, r6
 800655a:	f001 fdc3 	bl	80080e4 <_dtoa_r>
 800655e:	0005      	movs	r5, r0
 8006560:	2f47      	cmp	r7, #71	; 0x47
 8006562:	d102      	bne.n	800656a <__cvt+0x5e>
 8006564:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006566:	07db      	lsls	r3, r3, #31
 8006568:	d528      	bpl.n	80065bc <__cvt+0xb0>
 800656a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800656c:	18eb      	adds	r3, r5, r3
 800656e:	9307      	str	r3, [sp, #28]
 8006570:	2f46      	cmp	r7, #70	; 0x46
 8006572:	d114      	bne.n	800659e <__cvt+0x92>
 8006574:	782b      	ldrb	r3, [r5, #0]
 8006576:	2b30      	cmp	r3, #48	; 0x30
 8006578:	d10c      	bne.n	8006594 <__cvt+0x88>
 800657a:	2200      	movs	r2, #0
 800657c:	2300      	movs	r3, #0
 800657e:	0020      	movs	r0, r4
 8006580:	0031      	movs	r1, r6
 8006582:	f7f9 ff63 	bl	800044c <__aeabi_dcmpeq>
 8006586:	2800      	cmp	r0, #0
 8006588:	d104      	bne.n	8006594 <__cvt+0x88>
 800658a:	2301      	movs	r3, #1
 800658c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800658e:	1a9b      	subs	r3, r3, r2
 8006590:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006592:	6013      	str	r3, [r2, #0]
 8006594:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006596:	9a07      	ldr	r2, [sp, #28]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	18d3      	adds	r3, r2, r3
 800659c:	9307      	str	r3, [sp, #28]
 800659e:	2200      	movs	r2, #0
 80065a0:	2300      	movs	r3, #0
 80065a2:	0020      	movs	r0, r4
 80065a4:	0031      	movs	r1, r6
 80065a6:	f7f9 ff51 	bl	800044c <__aeabi_dcmpeq>
 80065aa:	2800      	cmp	r0, #0
 80065ac:	d001      	beq.n	80065b2 <__cvt+0xa6>
 80065ae:	9b07      	ldr	r3, [sp, #28]
 80065b0:	9309      	str	r3, [sp, #36]	; 0x24
 80065b2:	2230      	movs	r2, #48	; 0x30
 80065b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80065b6:	9907      	ldr	r1, [sp, #28]
 80065b8:	428b      	cmp	r3, r1
 80065ba:	d306      	bcc.n	80065ca <__cvt+0xbe>
 80065bc:	0028      	movs	r0, r5
 80065be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80065c0:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80065c2:	1b5b      	subs	r3, r3, r5
 80065c4:	6013      	str	r3, [r2, #0]
 80065c6:	b00b      	add	sp, #44	; 0x2c
 80065c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80065ca:	1c59      	adds	r1, r3, #1
 80065cc:	9109      	str	r1, [sp, #36]	; 0x24
 80065ce:	701a      	strb	r2, [r3, #0]
 80065d0:	e7f0      	b.n	80065b4 <__cvt+0xa8>

080065d2 <__exponent>:
 80065d2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80065d4:	1c83      	adds	r3, r0, #2
 80065d6:	b087      	sub	sp, #28
 80065d8:	9303      	str	r3, [sp, #12]
 80065da:	0005      	movs	r5, r0
 80065dc:	000c      	movs	r4, r1
 80065de:	232b      	movs	r3, #43	; 0x2b
 80065e0:	7002      	strb	r2, [r0, #0]
 80065e2:	2900      	cmp	r1, #0
 80065e4:	da01      	bge.n	80065ea <__exponent+0x18>
 80065e6:	424c      	negs	r4, r1
 80065e8:	3302      	adds	r3, #2
 80065ea:	706b      	strb	r3, [r5, #1]
 80065ec:	2c09      	cmp	r4, #9
 80065ee:	dd31      	ble.n	8006654 <__exponent+0x82>
 80065f0:	270a      	movs	r7, #10
 80065f2:	ab04      	add	r3, sp, #16
 80065f4:	1dde      	adds	r6, r3, #7
 80065f6:	0020      	movs	r0, r4
 80065f8:	0039      	movs	r1, r7
 80065fa:	9601      	str	r6, [sp, #4]
 80065fc:	f7f9 ff10 	bl	8000420 <__aeabi_idivmod>
 8006600:	3e01      	subs	r6, #1
 8006602:	3130      	adds	r1, #48	; 0x30
 8006604:	0020      	movs	r0, r4
 8006606:	7031      	strb	r1, [r6, #0]
 8006608:	0039      	movs	r1, r7
 800660a:	9402      	str	r4, [sp, #8]
 800660c:	f7f9 fe22 	bl	8000254 <__divsi3>
 8006610:	9b02      	ldr	r3, [sp, #8]
 8006612:	0004      	movs	r4, r0
 8006614:	2b63      	cmp	r3, #99	; 0x63
 8006616:	dcee      	bgt.n	80065f6 <__exponent+0x24>
 8006618:	9b01      	ldr	r3, [sp, #4]
 800661a:	3430      	adds	r4, #48	; 0x30
 800661c:	1e9a      	subs	r2, r3, #2
 800661e:	0013      	movs	r3, r2
 8006620:	9903      	ldr	r1, [sp, #12]
 8006622:	7014      	strb	r4, [r2, #0]
 8006624:	a804      	add	r0, sp, #16
 8006626:	3007      	adds	r0, #7
 8006628:	4298      	cmp	r0, r3
 800662a:	d80e      	bhi.n	800664a <__exponent+0x78>
 800662c:	ab04      	add	r3, sp, #16
 800662e:	3307      	adds	r3, #7
 8006630:	2000      	movs	r0, #0
 8006632:	429a      	cmp	r2, r3
 8006634:	d804      	bhi.n	8006640 <__exponent+0x6e>
 8006636:	ab04      	add	r3, sp, #16
 8006638:	3009      	adds	r0, #9
 800663a:	18c0      	adds	r0, r0, r3
 800663c:	9b01      	ldr	r3, [sp, #4]
 800663e:	1ac0      	subs	r0, r0, r3
 8006640:	9b03      	ldr	r3, [sp, #12]
 8006642:	1818      	adds	r0, r3, r0
 8006644:	1b40      	subs	r0, r0, r5
 8006646:	b007      	add	sp, #28
 8006648:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800664a:	7818      	ldrb	r0, [r3, #0]
 800664c:	3301      	adds	r3, #1
 800664e:	7008      	strb	r0, [r1, #0]
 8006650:	3101      	adds	r1, #1
 8006652:	e7e7      	b.n	8006624 <__exponent+0x52>
 8006654:	2330      	movs	r3, #48	; 0x30
 8006656:	18e4      	adds	r4, r4, r3
 8006658:	70ab      	strb	r3, [r5, #2]
 800665a:	1d28      	adds	r0, r5, #4
 800665c:	70ec      	strb	r4, [r5, #3]
 800665e:	e7f1      	b.n	8006644 <__exponent+0x72>

08006660 <_printf_float>:
 8006660:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006662:	b095      	sub	sp, #84	; 0x54
 8006664:	000c      	movs	r4, r1
 8006666:	9209      	str	r2, [sp, #36]	; 0x24
 8006668:	001e      	movs	r6, r3
 800666a:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 800666c:	0007      	movs	r7, r0
 800666e:	f002 fec7 	bl	8009400 <_localeconv_r>
 8006672:	6803      	ldr	r3, [r0, #0]
 8006674:	0018      	movs	r0, r3
 8006676:	930c      	str	r3, [sp, #48]	; 0x30
 8006678:	f7f9 fd46 	bl	8000108 <strlen>
 800667c:	2300      	movs	r3, #0
 800667e:	9312      	str	r3, [sp, #72]	; 0x48
 8006680:	7e23      	ldrb	r3, [r4, #24]
 8006682:	2207      	movs	r2, #7
 8006684:	930a      	str	r3, [sp, #40]	; 0x28
 8006686:	6823      	ldr	r3, [r4, #0]
 8006688:	900e      	str	r0, [sp, #56]	; 0x38
 800668a:	930d      	str	r3, [sp, #52]	; 0x34
 800668c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800668e:	682b      	ldr	r3, [r5, #0]
 8006690:	05c9      	lsls	r1, r1, #23
 8006692:	d547      	bpl.n	8006724 <_printf_float+0xc4>
 8006694:	189b      	adds	r3, r3, r2
 8006696:	4393      	bics	r3, r2
 8006698:	001a      	movs	r2, r3
 800669a:	3208      	adds	r2, #8
 800669c:	602a      	str	r2, [r5, #0]
 800669e:	681a      	ldr	r2, [r3, #0]
 80066a0:	685b      	ldr	r3, [r3, #4]
 80066a2:	64a2      	str	r2, [r4, #72]	; 0x48
 80066a4:	64e3      	str	r3, [r4, #76]	; 0x4c
 80066a6:	2201      	movs	r2, #1
 80066a8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80066aa:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 80066ac:	930b      	str	r3, [sp, #44]	; 0x2c
 80066ae:	006b      	lsls	r3, r5, #1
 80066b0:	085b      	lsrs	r3, r3, #1
 80066b2:	930f      	str	r3, [sp, #60]	; 0x3c
 80066b4:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80066b6:	4ba7      	ldr	r3, [pc, #668]	; (8006954 <_printf_float+0x2f4>)
 80066b8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80066ba:	4252      	negs	r2, r2
 80066bc:	f7fb fef0 	bl	80024a0 <__aeabi_dcmpun>
 80066c0:	2800      	cmp	r0, #0
 80066c2:	d131      	bne.n	8006728 <_printf_float+0xc8>
 80066c4:	2201      	movs	r2, #1
 80066c6:	4ba3      	ldr	r3, [pc, #652]	; (8006954 <_printf_float+0x2f4>)
 80066c8:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80066ca:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80066cc:	4252      	negs	r2, r2
 80066ce:	f7f9 fecd 	bl	800046c <__aeabi_dcmple>
 80066d2:	2800      	cmp	r0, #0
 80066d4:	d128      	bne.n	8006728 <_printf_float+0xc8>
 80066d6:	2200      	movs	r2, #0
 80066d8:	2300      	movs	r3, #0
 80066da:	0029      	movs	r1, r5
 80066dc:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80066de:	f7f9 febb 	bl	8000458 <__aeabi_dcmplt>
 80066e2:	2800      	cmp	r0, #0
 80066e4:	d003      	beq.n	80066ee <_printf_float+0x8e>
 80066e6:	0023      	movs	r3, r4
 80066e8:	222d      	movs	r2, #45	; 0x2d
 80066ea:	3343      	adds	r3, #67	; 0x43
 80066ec:	701a      	strb	r2, [r3, #0]
 80066ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80066f0:	4d99      	ldr	r5, [pc, #612]	; (8006958 <_printf_float+0x2f8>)
 80066f2:	2b47      	cmp	r3, #71	; 0x47
 80066f4:	d900      	bls.n	80066f8 <_printf_float+0x98>
 80066f6:	4d99      	ldr	r5, [pc, #612]	; (800695c <_printf_float+0x2fc>)
 80066f8:	2303      	movs	r3, #3
 80066fa:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80066fc:	6123      	str	r3, [r4, #16]
 80066fe:	3301      	adds	r3, #1
 8006700:	439a      	bics	r2, r3
 8006702:	2300      	movs	r3, #0
 8006704:	6022      	str	r2, [r4, #0]
 8006706:	930b      	str	r3, [sp, #44]	; 0x2c
 8006708:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800670a:	0021      	movs	r1, r4
 800670c:	0038      	movs	r0, r7
 800670e:	9600      	str	r6, [sp, #0]
 8006710:	aa13      	add	r2, sp, #76	; 0x4c
 8006712:	f000 f9e7 	bl	8006ae4 <_printf_common>
 8006716:	1c43      	adds	r3, r0, #1
 8006718:	d000      	beq.n	800671c <_printf_float+0xbc>
 800671a:	e0a2      	b.n	8006862 <_printf_float+0x202>
 800671c:	2001      	movs	r0, #1
 800671e:	4240      	negs	r0, r0
 8006720:	b015      	add	sp, #84	; 0x54
 8006722:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006724:	3307      	adds	r3, #7
 8006726:	e7b6      	b.n	8006696 <_printf_float+0x36>
 8006728:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800672a:	002b      	movs	r3, r5
 800672c:	0010      	movs	r0, r2
 800672e:	0029      	movs	r1, r5
 8006730:	f7fb feb6 	bl	80024a0 <__aeabi_dcmpun>
 8006734:	2800      	cmp	r0, #0
 8006736:	d00b      	beq.n	8006750 <_printf_float+0xf0>
 8006738:	2d00      	cmp	r5, #0
 800673a:	da03      	bge.n	8006744 <_printf_float+0xe4>
 800673c:	0023      	movs	r3, r4
 800673e:	222d      	movs	r2, #45	; 0x2d
 8006740:	3343      	adds	r3, #67	; 0x43
 8006742:	701a      	strb	r2, [r3, #0]
 8006744:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006746:	4d86      	ldr	r5, [pc, #536]	; (8006960 <_printf_float+0x300>)
 8006748:	2b47      	cmp	r3, #71	; 0x47
 800674a:	d9d5      	bls.n	80066f8 <_printf_float+0x98>
 800674c:	4d85      	ldr	r5, [pc, #532]	; (8006964 <_printf_float+0x304>)
 800674e:	e7d3      	b.n	80066f8 <_printf_float+0x98>
 8006750:	2220      	movs	r2, #32
 8006752:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006754:	6863      	ldr	r3, [r4, #4]
 8006756:	4391      	bics	r1, r2
 8006758:	910f      	str	r1, [sp, #60]	; 0x3c
 800675a:	1c5a      	adds	r2, r3, #1
 800675c:	d149      	bne.n	80067f2 <_printf_float+0x192>
 800675e:	3307      	adds	r3, #7
 8006760:	6063      	str	r3, [r4, #4]
 8006762:	2380      	movs	r3, #128	; 0x80
 8006764:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006766:	00db      	lsls	r3, r3, #3
 8006768:	4313      	orrs	r3, r2
 800676a:	2200      	movs	r2, #0
 800676c:	9206      	str	r2, [sp, #24]
 800676e:	aa12      	add	r2, sp, #72	; 0x48
 8006770:	9205      	str	r2, [sp, #20]
 8006772:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006774:	a908      	add	r1, sp, #32
 8006776:	9204      	str	r2, [sp, #16]
 8006778:	aa11      	add	r2, sp, #68	; 0x44
 800677a:	9203      	str	r2, [sp, #12]
 800677c:	2223      	movs	r2, #35	; 0x23
 800677e:	6023      	str	r3, [r4, #0]
 8006780:	9301      	str	r3, [sp, #4]
 8006782:	6863      	ldr	r3, [r4, #4]
 8006784:	1852      	adds	r2, r2, r1
 8006786:	9202      	str	r2, [sp, #8]
 8006788:	9300      	str	r3, [sp, #0]
 800678a:	0038      	movs	r0, r7
 800678c:	002b      	movs	r3, r5
 800678e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006790:	f7ff febc 	bl	800650c <__cvt>
 8006794:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006796:	0005      	movs	r5, r0
 8006798:	9911      	ldr	r1, [sp, #68]	; 0x44
 800679a:	2b47      	cmp	r3, #71	; 0x47
 800679c:	d108      	bne.n	80067b0 <_printf_float+0x150>
 800679e:	1ccb      	adds	r3, r1, #3
 80067a0:	db02      	blt.n	80067a8 <_printf_float+0x148>
 80067a2:	6863      	ldr	r3, [r4, #4]
 80067a4:	4299      	cmp	r1, r3
 80067a6:	dd48      	ble.n	800683a <_printf_float+0x1da>
 80067a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067aa:	3b02      	subs	r3, #2
 80067ac:	b2db      	uxtb	r3, r3
 80067ae:	930a      	str	r3, [sp, #40]	; 0x28
 80067b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067b2:	2b65      	cmp	r3, #101	; 0x65
 80067b4:	d824      	bhi.n	8006800 <_printf_float+0x1a0>
 80067b6:	0020      	movs	r0, r4
 80067b8:	001a      	movs	r2, r3
 80067ba:	3901      	subs	r1, #1
 80067bc:	3050      	adds	r0, #80	; 0x50
 80067be:	9111      	str	r1, [sp, #68]	; 0x44
 80067c0:	f7ff ff07 	bl	80065d2 <__exponent>
 80067c4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80067c6:	900b      	str	r0, [sp, #44]	; 0x2c
 80067c8:	1813      	adds	r3, r2, r0
 80067ca:	6123      	str	r3, [r4, #16]
 80067cc:	2a01      	cmp	r2, #1
 80067ce:	dc02      	bgt.n	80067d6 <_printf_float+0x176>
 80067d0:	6822      	ldr	r2, [r4, #0]
 80067d2:	07d2      	lsls	r2, r2, #31
 80067d4:	d501      	bpl.n	80067da <_printf_float+0x17a>
 80067d6:	3301      	adds	r3, #1
 80067d8:	6123      	str	r3, [r4, #16]
 80067da:	2323      	movs	r3, #35	; 0x23
 80067dc:	aa08      	add	r2, sp, #32
 80067de:	189b      	adds	r3, r3, r2
 80067e0:	781b      	ldrb	r3, [r3, #0]
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d100      	bne.n	80067e8 <_printf_float+0x188>
 80067e6:	e78f      	b.n	8006708 <_printf_float+0xa8>
 80067e8:	0023      	movs	r3, r4
 80067ea:	222d      	movs	r2, #45	; 0x2d
 80067ec:	3343      	adds	r3, #67	; 0x43
 80067ee:	701a      	strb	r2, [r3, #0]
 80067f0:	e78a      	b.n	8006708 <_printf_float+0xa8>
 80067f2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80067f4:	2a47      	cmp	r2, #71	; 0x47
 80067f6:	d1b4      	bne.n	8006762 <_printf_float+0x102>
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d1b2      	bne.n	8006762 <_printf_float+0x102>
 80067fc:	3301      	adds	r3, #1
 80067fe:	e7af      	b.n	8006760 <_printf_float+0x100>
 8006800:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006802:	2b66      	cmp	r3, #102	; 0x66
 8006804:	d11b      	bne.n	800683e <_printf_float+0x1de>
 8006806:	6863      	ldr	r3, [r4, #4]
 8006808:	2900      	cmp	r1, #0
 800680a:	dd0d      	ble.n	8006828 <_printf_float+0x1c8>
 800680c:	6121      	str	r1, [r4, #16]
 800680e:	2b00      	cmp	r3, #0
 8006810:	d102      	bne.n	8006818 <_printf_float+0x1b8>
 8006812:	6822      	ldr	r2, [r4, #0]
 8006814:	07d2      	lsls	r2, r2, #31
 8006816:	d502      	bpl.n	800681e <_printf_float+0x1be>
 8006818:	3301      	adds	r3, #1
 800681a:	1859      	adds	r1, r3, r1
 800681c:	6121      	str	r1, [r4, #16]
 800681e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006820:	65a3      	str	r3, [r4, #88]	; 0x58
 8006822:	2300      	movs	r3, #0
 8006824:	930b      	str	r3, [sp, #44]	; 0x2c
 8006826:	e7d8      	b.n	80067da <_printf_float+0x17a>
 8006828:	2b00      	cmp	r3, #0
 800682a:	d103      	bne.n	8006834 <_printf_float+0x1d4>
 800682c:	2201      	movs	r2, #1
 800682e:	6821      	ldr	r1, [r4, #0]
 8006830:	4211      	tst	r1, r2
 8006832:	d000      	beq.n	8006836 <_printf_float+0x1d6>
 8006834:	1c9a      	adds	r2, r3, #2
 8006836:	6122      	str	r2, [r4, #16]
 8006838:	e7f1      	b.n	800681e <_printf_float+0x1be>
 800683a:	2367      	movs	r3, #103	; 0x67
 800683c:	930a      	str	r3, [sp, #40]	; 0x28
 800683e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006840:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006842:	4293      	cmp	r3, r2
 8006844:	db06      	blt.n	8006854 <_printf_float+0x1f4>
 8006846:	6822      	ldr	r2, [r4, #0]
 8006848:	6123      	str	r3, [r4, #16]
 800684a:	07d2      	lsls	r2, r2, #31
 800684c:	d5e7      	bpl.n	800681e <_printf_float+0x1be>
 800684e:	3301      	adds	r3, #1
 8006850:	6123      	str	r3, [r4, #16]
 8006852:	e7e4      	b.n	800681e <_printf_float+0x1be>
 8006854:	2101      	movs	r1, #1
 8006856:	2b00      	cmp	r3, #0
 8006858:	dc01      	bgt.n	800685e <_printf_float+0x1fe>
 800685a:	1849      	adds	r1, r1, r1
 800685c:	1ac9      	subs	r1, r1, r3
 800685e:	1852      	adds	r2, r2, r1
 8006860:	e7e9      	b.n	8006836 <_printf_float+0x1d6>
 8006862:	6822      	ldr	r2, [r4, #0]
 8006864:	0553      	lsls	r3, r2, #21
 8006866:	d407      	bmi.n	8006878 <_printf_float+0x218>
 8006868:	6923      	ldr	r3, [r4, #16]
 800686a:	002a      	movs	r2, r5
 800686c:	0038      	movs	r0, r7
 800686e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006870:	47b0      	blx	r6
 8006872:	1c43      	adds	r3, r0, #1
 8006874:	d128      	bne.n	80068c8 <_printf_float+0x268>
 8006876:	e751      	b.n	800671c <_printf_float+0xbc>
 8006878:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800687a:	2b65      	cmp	r3, #101	; 0x65
 800687c:	d800      	bhi.n	8006880 <_printf_float+0x220>
 800687e:	e0e1      	b.n	8006a44 <_printf_float+0x3e4>
 8006880:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8006882:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8006884:	2200      	movs	r2, #0
 8006886:	2300      	movs	r3, #0
 8006888:	f7f9 fde0 	bl	800044c <__aeabi_dcmpeq>
 800688c:	2800      	cmp	r0, #0
 800688e:	d031      	beq.n	80068f4 <_printf_float+0x294>
 8006890:	2301      	movs	r3, #1
 8006892:	0038      	movs	r0, r7
 8006894:	4a34      	ldr	r2, [pc, #208]	; (8006968 <_printf_float+0x308>)
 8006896:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006898:	47b0      	blx	r6
 800689a:	1c43      	adds	r3, r0, #1
 800689c:	d100      	bne.n	80068a0 <_printf_float+0x240>
 800689e:	e73d      	b.n	800671c <_printf_float+0xbc>
 80068a0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80068a2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80068a4:	4293      	cmp	r3, r2
 80068a6:	db02      	blt.n	80068ae <_printf_float+0x24e>
 80068a8:	6823      	ldr	r3, [r4, #0]
 80068aa:	07db      	lsls	r3, r3, #31
 80068ac:	d50c      	bpl.n	80068c8 <_printf_float+0x268>
 80068ae:	0038      	movs	r0, r7
 80068b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80068b2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80068b4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80068b6:	47b0      	blx	r6
 80068b8:	2500      	movs	r5, #0
 80068ba:	1c43      	adds	r3, r0, #1
 80068bc:	d100      	bne.n	80068c0 <_printf_float+0x260>
 80068be:	e72d      	b.n	800671c <_printf_float+0xbc>
 80068c0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80068c2:	3b01      	subs	r3, #1
 80068c4:	42ab      	cmp	r3, r5
 80068c6:	dc0a      	bgt.n	80068de <_printf_float+0x27e>
 80068c8:	6823      	ldr	r3, [r4, #0]
 80068ca:	079b      	lsls	r3, r3, #30
 80068cc:	d500      	bpl.n	80068d0 <_printf_float+0x270>
 80068ce:	e106      	b.n	8006ade <_printf_float+0x47e>
 80068d0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80068d2:	68e0      	ldr	r0, [r4, #12]
 80068d4:	4298      	cmp	r0, r3
 80068d6:	db00      	blt.n	80068da <_printf_float+0x27a>
 80068d8:	e722      	b.n	8006720 <_printf_float+0xc0>
 80068da:	0018      	movs	r0, r3
 80068dc:	e720      	b.n	8006720 <_printf_float+0xc0>
 80068de:	0022      	movs	r2, r4
 80068e0:	2301      	movs	r3, #1
 80068e2:	0038      	movs	r0, r7
 80068e4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80068e6:	321a      	adds	r2, #26
 80068e8:	47b0      	blx	r6
 80068ea:	1c43      	adds	r3, r0, #1
 80068ec:	d100      	bne.n	80068f0 <_printf_float+0x290>
 80068ee:	e715      	b.n	800671c <_printf_float+0xbc>
 80068f0:	3501      	adds	r5, #1
 80068f2:	e7e5      	b.n	80068c0 <_printf_float+0x260>
 80068f4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	dc38      	bgt.n	800696c <_printf_float+0x30c>
 80068fa:	2301      	movs	r3, #1
 80068fc:	0038      	movs	r0, r7
 80068fe:	4a1a      	ldr	r2, [pc, #104]	; (8006968 <_printf_float+0x308>)
 8006900:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006902:	47b0      	blx	r6
 8006904:	1c43      	adds	r3, r0, #1
 8006906:	d100      	bne.n	800690a <_printf_float+0x2aa>
 8006908:	e708      	b.n	800671c <_printf_float+0xbc>
 800690a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800690c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800690e:	4313      	orrs	r3, r2
 8006910:	d102      	bne.n	8006918 <_printf_float+0x2b8>
 8006912:	6823      	ldr	r3, [r4, #0]
 8006914:	07db      	lsls	r3, r3, #31
 8006916:	d5d7      	bpl.n	80068c8 <_printf_float+0x268>
 8006918:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800691a:	0038      	movs	r0, r7
 800691c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800691e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006920:	47b0      	blx	r6
 8006922:	1c43      	adds	r3, r0, #1
 8006924:	d100      	bne.n	8006928 <_printf_float+0x2c8>
 8006926:	e6f9      	b.n	800671c <_printf_float+0xbc>
 8006928:	2300      	movs	r3, #0
 800692a:	930a      	str	r3, [sp, #40]	; 0x28
 800692c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800692e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006930:	425b      	negs	r3, r3
 8006932:	4293      	cmp	r3, r2
 8006934:	dc01      	bgt.n	800693a <_printf_float+0x2da>
 8006936:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006938:	e797      	b.n	800686a <_printf_float+0x20a>
 800693a:	0022      	movs	r2, r4
 800693c:	2301      	movs	r3, #1
 800693e:	0038      	movs	r0, r7
 8006940:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006942:	321a      	adds	r2, #26
 8006944:	47b0      	blx	r6
 8006946:	1c43      	adds	r3, r0, #1
 8006948:	d100      	bne.n	800694c <_printf_float+0x2ec>
 800694a:	e6e7      	b.n	800671c <_printf_float+0xbc>
 800694c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800694e:	3301      	adds	r3, #1
 8006950:	e7eb      	b.n	800692a <_printf_float+0x2ca>
 8006952:	46c0      	nop			; (mov r8, r8)
 8006954:	7fefffff 	.word	0x7fefffff
 8006958:	0800b0a4 	.word	0x0800b0a4
 800695c:	0800b0a8 	.word	0x0800b0a8
 8006960:	0800b0ac 	.word	0x0800b0ac
 8006964:	0800b0b0 	.word	0x0800b0b0
 8006968:	0800b0b4 	.word	0x0800b0b4
 800696c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800696e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006970:	920a      	str	r2, [sp, #40]	; 0x28
 8006972:	429a      	cmp	r2, r3
 8006974:	dd00      	ble.n	8006978 <_printf_float+0x318>
 8006976:	930a      	str	r3, [sp, #40]	; 0x28
 8006978:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800697a:	2b00      	cmp	r3, #0
 800697c:	dc3c      	bgt.n	80069f8 <_printf_float+0x398>
 800697e:	2300      	movs	r3, #0
 8006980:	930d      	str	r3, [sp, #52]	; 0x34
 8006982:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006984:	43db      	mvns	r3, r3
 8006986:	17db      	asrs	r3, r3, #31
 8006988:	930f      	str	r3, [sp, #60]	; 0x3c
 800698a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800698c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800698e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006990:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006992:	4013      	ands	r3, r2
 8006994:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006996:	1ad3      	subs	r3, r2, r3
 8006998:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800699a:	4293      	cmp	r3, r2
 800699c:	dc34      	bgt.n	8006a08 <_printf_float+0x3a8>
 800699e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80069a0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80069a2:	4293      	cmp	r3, r2
 80069a4:	db3d      	blt.n	8006a22 <_printf_float+0x3c2>
 80069a6:	6823      	ldr	r3, [r4, #0]
 80069a8:	07db      	lsls	r3, r3, #31
 80069aa:	d43a      	bmi.n	8006a22 <_printf_float+0x3c2>
 80069ac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80069ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80069b0:	9911      	ldr	r1, [sp, #68]	; 0x44
 80069b2:	1ad3      	subs	r3, r2, r3
 80069b4:	1a52      	subs	r2, r2, r1
 80069b6:	920a      	str	r2, [sp, #40]	; 0x28
 80069b8:	429a      	cmp	r2, r3
 80069ba:	dd00      	ble.n	80069be <_printf_float+0x35e>
 80069bc:	930a      	str	r3, [sp, #40]	; 0x28
 80069be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	dc36      	bgt.n	8006a32 <_printf_float+0x3d2>
 80069c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80069c6:	2500      	movs	r5, #0
 80069c8:	43db      	mvns	r3, r3
 80069ca:	17db      	asrs	r3, r3, #31
 80069cc:	930b      	str	r3, [sp, #44]	; 0x2c
 80069ce:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80069d0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80069d2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80069d4:	1a9b      	subs	r3, r3, r2
 80069d6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80069d8:	400a      	ands	r2, r1
 80069da:	1a9b      	subs	r3, r3, r2
 80069dc:	42ab      	cmp	r3, r5
 80069de:	dc00      	bgt.n	80069e2 <_printf_float+0x382>
 80069e0:	e772      	b.n	80068c8 <_printf_float+0x268>
 80069e2:	0022      	movs	r2, r4
 80069e4:	2301      	movs	r3, #1
 80069e6:	0038      	movs	r0, r7
 80069e8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80069ea:	321a      	adds	r2, #26
 80069ec:	47b0      	blx	r6
 80069ee:	1c43      	adds	r3, r0, #1
 80069f0:	d100      	bne.n	80069f4 <_printf_float+0x394>
 80069f2:	e693      	b.n	800671c <_printf_float+0xbc>
 80069f4:	3501      	adds	r5, #1
 80069f6:	e7ea      	b.n	80069ce <_printf_float+0x36e>
 80069f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80069fa:	002a      	movs	r2, r5
 80069fc:	0038      	movs	r0, r7
 80069fe:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006a00:	47b0      	blx	r6
 8006a02:	1c43      	adds	r3, r0, #1
 8006a04:	d1bb      	bne.n	800697e <_printf_float+0x31e>
 8006a06:	e689      	b.n	800671c <_printf_float+0xbc>
 8006a08:	0022      	movs	r2, r4
 8006a0a:	2301      	movs	r3, #1
 8006a0c:	0038      	movs	r0, r7
 8006a0e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006a10:	321a      	adds	r2, #26
 8006a12:	47b0      	blx	r6
 8006a14:	1c43      	adds	r3, r0, #1
 8006a16:	d100      	bne.n	8006a1a <_printf_float+0x3ba>
 8006a18:	e680      	b.n	800671c <_printf_float+0xbc>
 8006a1a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006a1c:	3301      	adds	r3, #1
 8006a1e:	930d      	str	r3, [sp, #52]	; 0x34
 8006a20:	e7b3      	b.n	800698a <_printf_float+0x32a>
 8006a22:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006a24:	0038      	movs	r0, r7
 8006a26:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006a28:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006a2a:	47b0      	blx	r6
 8006a2c:	1c43      	adds	r3, r0, #1
 8006a2e:	d1bd      	bne.n	80069ac <_printf_float+0x34c>
 8006a30:	e674      	b.n	800671c <_printf_float+0xbc>
 8006a32:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006a34:	0038      	movs	r0, r7
 8006a36:	18ea      	adds	r2, r5, r3
 8006a38:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006a3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a3c:	47b0      	blx	r6
 8006a3e:	1c43      	adds	r3, r0, #1
 8006a40:	d1c0      	bne.n	80069c4 <_printf_float+0x364>
 8006a42:	e66b      	b.n	800671c <_printf_float+0xbc>
 8006a44:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006a46:	2b01      	cmp	r3, #1
 8006a48:	dc02      	bgt.n	8006a50 <_printf_float+0x3f0>
 8006a4a:	2301      	movs	r3, #1
 8006a4c:	421a      	tst	r2, r3
 8006a4e:	d034      	beq.n	8006aba <_printf_float+0x45a>
 8006a50:	2301      	movs	r3, #1
 8006a52:	002a      	movs	r2, r5
 8006a54:	0038      	movs	r0, r7
 8006a56:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006a58:	47b0      	blx	r6
 8006a5a:	1c43      	adds	r3, r0, #1
 8006a5c:	d100      	bne.n	8006a60 <_printf_float+0x400>
 8006a5e:	e65d      	b.n	800671c <_printf_float+0xbc>
 8006a60:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006a62:	0038      	movs	r0, r7
 8006a64:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006a66:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006a68:	47b0      	blx	r6
 8006a6a:	1c43      	adds	r3, r0, #1
 8006a6c:	d100      	bne.n	8006a70 <_printf_float+0x410>
 8006a6e:	e655      	b.n	800671c <_printf_float+0xbc>
 8006a70:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8006a72:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8006a74:	2200      	movs	r2, #0
 8006a76:	2300      	movs	r3, #0
 8006a78:	f7f9 fce8 	bl	800044c <__aeabi_dcmpeq>
 8006a7c:	2800      	cmp	r0, #0
 8006a7e:	d11a      	bne.n	8006ab6 <_printf_float+0x456>
 8006a80:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006a82:	1c6a      	adds	r2, r5, #1
 8006a84:	3b01      	subs	r3, #1
 8006a86:	0038      	movs	r0, r7
 8006a88:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006a8a:	47b0      	blx	r6
 8006a8c:	1c43      	adds	r3, r0, #1
 8006a8e:	d10e      	bne.n	8006aae <_printf_float+0x44e>
 8006a90:	e644      	b.n	800671c <_printf_float+0xbc>
 8006a92:	0022      	movs	r2, r4
 8006a94:	2301      	movs	r3, #1
 8006a96:	0038      	movs	r0, r7
 8006a98:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006a9a:	321a      	adds	r2, #26
 8006a9c:	47b0      	blx	r6
 8006a9e:	1c43      	adds	r3, r0, #1
 8006aa0:	d100      	bne.n	8006aa4 <_printf_float+0x444>
 8006aa2:	e63b      	b.n	800671c <_printf_float+0xbc>
 8006aa4:	3501      	adds	r5, #1
 8006aa6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006aa8:	3b01      	subs	r3, #1
 8006aaa:	42ab      	cmp	r3, r5
 8006aac:	dcf1      	bgt.n	8006a92 <_printf_float+0x432>
 8006aae:	0022      	movs	r2, r4
 8006ab0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ab2:	3250      	adds	r2, #80	; 0x50
 8006ab4:	e6da      	b.n	800686c <_printf_float+0x20c>
 8006ab6:	2500      	movs	r5, #0
 8006ab8:	e7f5      	b.n	8006aa6 <_printf_float+0x446>
 8006aba:	002a      	movs	r2, r5
 8006abc:	e7e3      	b.n	8006a86 <_printf_float+0x426>
 8006abe:	0022      	movs	r2, r4
 8006ac0:	2301      	movs	r3, #1
 8006ac2:	0038      	movs	r0, r7
 8006ac4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006ac6:	3219      	adds	r2, #25
 8006ac8:	47b0      	blx	r6
 8006aca:	1c43      	adds	r3, r0, #1
 8006acc:	d100      	bne.n	8006ad0 <_printf_float+0x470>
 8006ace:	e625      	b.n	800671c <_printf_float+0xbc>
 8006ad0:	3501      	adds	r5, #1
 8006ad2:	68e3      	ldr	r3, [r4, #12]
 8006ad4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006ad6:	1a9b      	subs	r3, r3, r2
 8006ad8:	42ab      	cmp	r3, r5
 8006ada:	dcf0      	bgt.n	8006abe <_printf_float+0x45e>
 8006adc:	e6f8      	b.n	80068d0 <_printf_float+0x270>
 8006ade:	2500      	movs	r5, #0
 8006ae0:	e7f7      	b.n	8006ad2 <_printf_float+0x472>
 8006ae2:	46c0      	nop			; (mov r8, r8)

08006ae4 <_printf_common>:
 8006ae4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006ae6:	0015      	movs	r5, r2
 8006ae8:	9301      	str	r3, [sp, #4]
 8006aea:	688a      	ldr	r2, [r1, #8]
 8006aec:	690b      	ldr	r3, [r1, #16]
 8006aee:	000c      	movs	r4, r1
 8006af0:	9000      	str	r0, [sp, #0]
 8006af2:	4293      	cmp	r3, r2
 8006af4:	da00      	bge.n	8006af8 <_printf_common+0x14>
 8006af6:	0013      	movs	r3, r2
 8006af8:	0022      	movs	r2, r4
 8006afa:	602b      	str	r3, [r5, #0]
 8006afc:	3243      	adds	r2, #67	; 0x43
 8006afe:	7812      	ldrb	r2, [r2, #0]
 8006b00:	2a00      	cmp	r2, #0
 8006b02:	d001      	beq.n	8006b08 <_printf_common+0x24>
 8006b04:	3301      	adds	r3, #1
 8006b06:	602b      	str	r3, [r5, #0]
 8006b08:	6823      	ldr	r3, [r4, #0]
 8006b0a:	069b      	lsls	r3, r3, #26
 8006b0c:	d502      	bpl.n	8006b14 <_printf_common+0x30>
 8006b0e:	682b      	ldr	r3, [r5, #0]
 8006b10:	3302      	adds	r3, #2
 8006b12:	602b      	str	r3, [r5, #0]
 8006b14:	6822      	ldr	r2, [r4, #0]
 8006b16:	2306      	movs	r3, #6
 8006b18:	0017      	movs	r7, r2
 8006b1a:	401f      	ands	r7, r3
 8006b1c:	421a      	tst	r2, r3
 8006b1e:	d027      	beq.n	8006b70 <_printf_common+0x8c>
 8006b20:	0023      	movs	r3, r4
 8006b22:	3343      	adds	r3, #67	; 0x43
 8006b24:	781b      	ldrb	r3, [r3, #0]
 8006b26:	1e5a      	subs	r2, r3, #1
 8006b28:	4193      	sbcs	r3, r2
 8006b2a:	6822      	ldr	r2, [r4, #0]
 8006b2c:	0692      	lsls	r2, r2, #26
 8006b2e:	d430      	bmi.n	8006b92 <_printf_common+0xae>
 8006b30:	0022      	movs	r2, r4
 8006b32:	9901      	ldr	r1, [sp, #4]
 8006b34:	9800      	ldr	r0, [sp, #0]
 8006b36:	9e08      	ldr	r6, [sp, #32]
 8006b38:	3243      	adds	r2, #67	; 0x43
 8006b3a:	47b0      	blx	r6
 8006b3c:	1c43      	adds	r3, r0, #1
 8006b3e:	d025      	beq.n	8006b8c <_printf_common+0xa8>
 8006b40:	2306      	movs	r3, #6
 8006b42:	6820      	ldr	r0, [r4, #0]
 8006b44:	682a      	ldr	r2, [r5, #0]
 8006b46:	68e1      	ldr	r1, [r4, #12]
 8006b48:	2500      	movs	r5, #0
 8006b4a:	4003      	ands	r3, r0
 8006b4c:	2b04      	cmp	r3, #4
 8006b4e:	d103      	bne.n	8006b58 <_printf_common+0x74>
 8006b50:	1a8d      	subs	r5, r1, r2
 8006b52:	43eb      	mvns	r3, r5
 8006b54:	17db      	asrs	r3, r3, #31
 8006b56:	401d      	ands	r5, r3
 8006b58:	68a3      	ldr	r3, [r4, #8]
 8006b5a:	6922      	ldr	r2, [r4, #16]
 8006b5c:	4293      	cmp	r3, r2
 8006b5e:	dd01      	ble.n	8006b64 <_printf_common+0x80>
 8006b60:	1a9b      	subs	r3, r3, r2
 8006b62:	18ed      	adds	r5, r5, r3
 8006b64:	2700      	movs	r7, #0
 8006b66:	42bd      	cmp	r5, r7
 8006b68:	d120      	bne.n	8006bac <_printf_common+0xc8>
 8006b6a:	2000      	movs	r0, #0
 8006b6c:	e010      	b.n	8006b90 <_printf_common+0xac>
 8006b6e:	3701      	adds	r7, #1
 8006b70:	68e3      	ldr	r3, [r4, #12]
 8006b72:	682a      	ldr	r2, [r5, #0]
 8006b74:	1a9b      	subs	r3, r3, r2
 8006b76:	42bb      	cmp	r3, r7
 8006b78:	ddd2      	ble.n	8006b20 <_printf_common+0x3c>
 8006b7a:	0022      	movs	r2, r4
 8006b7c:	2301      	movs	r3, #1
 8006b7e:	9901      	ldr	r1, [sp, #4]
 8006b80:	9800      	ldr	r0, [sp, #0]
 8006b82:	9e08      	ldr	r6, [sp, #32]
 8006b84:	3219      	adds	r2, #25
 8006b86:	47b0      	blx	r6
 8006b88:	1c43      	adds	r3, r0, #1
 8006b8a:	d1f0      	bne.n	8006b6e <_printf_common+0x8a>
 8006b8c:	2001      	movs	r0, #1
 8006b8e:	4240      	negs	r0, r0
 8006b90:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006b92:	2030      	movs	r0, #48	; 0x30
 8006b94:	18e1      	adds	r1, r4, r3
 8006b96:	3143      	adds	r1, #67	; 0x43
 8006b98:	7008      	strb	r0, [r1, #0]
 8006b9a:	0021      	movs	r1, r4
 8006b9c:	1c5a      	adds	r2, r3, #1
 8006b9e:	3145      	adds	r1, #69	; 0x45
 8006ba0:	7809      	ldrb	r1, [r1, #0]
 8006ba2:	18a2      	adds	r2, r4, r2
 8006ba4:	3243      	adds	r2, #67	; 0x43
 8006ba6:	3302      	adds	r3, #2
 8006ba8:	7011      	strb	r1, [r2, #0]
 8006baa:	e7c1      	b.n	8006b30 <_printf_common+0x4c>
 8006bac:	0022      	movs	r2, r4
 8006bae:	2301      	movs	r3, #1
 8006bb0:	9901      	ldr	r1, [sp, #4]
 8006bb2:	9800      	ldr	r0, [sp, #0]
 8006bb4:	9e08      	ldr	r6, [sp, #32]
 8006bb6:	321a      	adds	r2, #26
 8006bb8:	47b0      	blx	r6
 8006bba:	1c43      	adds	r3, r0, #1
 8006bbc:	d0e6      	beq.n	8006b8c <_printf_common+0xa8>
 8006bbe:	3701      	adds	r7, #1
 8006bc0:	e7d1      	b.n	8006b66 <_printf_common+0x82>
	...

08006bc4 <_printf_i>:
 8006bc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006bc6:	b08b      	sub	sp, #44	; 0x2c
 8006bc8:	9206      	str	r2, [sp, #24]
 8006bca:	000a      	movs	r2, r1
 8006bcc:	3243      	adds	r2, #67	; 0x43
 8006bce:	9307      	str	r3, [sp, #28]
 8006bd0:	9005      	str	r0, [sp, #20]
 8006bd2:	9204      	str	r2, [sp, #16]
 8006bd4:	7e0a      	ldrb	r2, [r1, #24]
 8006bd6:	000c      	movs	r4, r1
 8006bd8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006bda:	2a78      	cmp	r2, #120	; 0x78
 8006bdc:	d807      	bhi.n	8006bee <_printf_i+0x2a>
 8006bde:	2a62      	cmp	r2, #98	; 0x62
 8006be0:	d809      	bhi.n	8006bf6 <_printf_i+0x32>
 8006be2:	2a00      	cmp	r2, #0
 8006be4:	d100      	bne.n	8006be8 <_printf_i+0x24>
 8006be6:	e0c1      	b.n	8006d6c <_printf_i+0x1a8>
 8006be8:	2a58      	cmp	r2, #88	; 0x58
 8006bea:	d100      	bne.n	8006bee <_printf_i+0x2a>
 8006bec:	e08c      	b.n	8006d08 <_printf_i+0x144>
 8006bee:	0026      	movs	r6, r4
 8006bf0:	3642      	adds	r6, #66	; 0x42
 8006bf2:	7032      	strb	r2, [r6, #0]
 8006bf4:	e022      	b.n	8006c3c <_printf_i+0x78>
 8006bf6:	0010      	movs	r0, r2
 8006bf8:	3863      	subs	r0, #99	; 0x63
 8006bfa:	2815      	cmp	r0, #21
 8006bfc:	d8f7      	bhi.n	8006bee <_printf_i+0x2a>
 8006bfe:	f7f9 fa95 	bl	800012c <__gnu_thumb1_case_shi>
 8006c02:	0016      	.short	0x0016
 8006c04:	fff6001f 	.word	0xfff6001f
 8006c08:	fff6fff6 	.word	0xfff6fff6
 8006c0c:	001ffff6 	.word	0x001ffff6
 8006c10:	fff6fff6 	.word	0xfff6fff6
 8006c14:	fff6fff6 	.word	0xfff6fff6
 8006c18:	003600a8 	.word	0x003600a8
 8006c1c:	fff6009a 	.word	0xfff6009a
 8006c20:	00b9fff6 	.word	0x00b9fff6
 8006c24:	0036fff6 	.word	0x0036fff6
 8006c28:	fff6fff6 	.word	0xfff6fff6
 8006c2c:	009e      	.short	0x009e
 8006c2e:	0026      	movs	r6, r4
 8006c30:	681a      	ldr	r2, [r3, #0]
 8006c32:	3642      	adds	r6, #66	; 0x42
 8006c34:	1d11      	adds	r1, r2, #4
 8006c36:	6019      	str	r1, [r3, #0]
 8006c38:	6813      	ldr	r3, [r2, #0]
 8006c3a:	7033      	strb	r3, [r6, #0]
 8006c3c:	2301      	movs	r3, #1
 8006c3e:	e0a7      	b.n	8006d90 <_printf_i+0x1cc>
 8006c40:	6808      	ldr	r0, [r1, #0]
 8006c42:	6819      	ldr	r1, [r3, #0]
 8006c44:	1d0a      	adds	r2, r1, #4
 8006c46:	0605      	lsls	r5, r0, #24
 8006c48:	d50b      	bpl.n	8006c62 <_printf_i+0x9e>
 8006c4a:	680d      	ldr	r5, [r1, #0]
 8006c4c:	601a      	str	r2, [r3, #0]
 8006c4e:	2d00      	cmp	r5, #0
 8006c50:	da03      	bge.n	8006c5a <_printf_i+0x96>
 8006c52:	232d      	movs	r3, #45	; 0x2d
 8006c54:	9a04      	ldr	r2, [sp, #16]
 8006c56:	426d      	negs	r5, r5
 8006c58:	7013      	strb	r3, [r2, #0]
 8006c5a:	4b61      	ldr	r3, [pc, #388]	; (8006de0 <_printf_i+0x21c>)
 8006c5c:	270a      	movs	r7, #10
 8006c5e:	9303      	str	r3, [sp, #12]
 8006c60:	e01b      	b.n	8006c9a <_printf_i+0xd6>
 8006c62:	680d      	ldr	r5, [r1, #0]
 8006c64:	601a      	str	r2, [r3, #0]
 8006c66:	0641      	lsls	r1, r0, #25
 8006c68:	d5f1      	bpl.n	8006c4e <_printf_i+0x8a>
 8006c6a:	b22d      	sxth	r5, r5
 8006c6c:	e7ef      	b.n	8006c4e <_printf_i+0x8a>
 8006c6e:	680d      	ldr	r5, [r1, #0]
 8006c70:	6819      	ldr	r1, [r3, #0]
 8006c72:	1d08      	adds	r0, r1, #4
 8006c74:	6018      	str	r0, [r3, #0]
 8006c76:	062e      	lsls	r6, r5, #24
 8006c78:	d501      	bpl.n	8006c7e <_printf_i+0xba>
 8006c7a:	680d      	ldr	r5, [r1, #0]
 8006c7c:	e003      	b.n	8006c86 <_printf_i+0xc2>
 8006c7e:	066d      	lsls	r5, r5, #25
 8006c80:	d5fb      	bpl.n	8006c7a <_printf_i+0xb6>
 8006c82:	680d      	ldr	r5, [r1, #0]
 8006c84:	b2ad      	uxth	r5, r5
 8006c86:	4b56      	ldr	r3, [pc, #344]	; (8006de0 <_printf_i+0x21c>)
 8006c88:	2708      	movs	r7, #8
 8006c8a:	9303      	str	r3, [sp, #12]
 8006c8c:	2a6f      	cmp	r2, #111	; 0x6f
 8006c8e:	d000      	beq.n	8006c92 <_printf_i+0xce>
 8006c90:	3702      	adds	r7, #2
 8006c92:	0023      	movs	r3, r4
 8006c94:	2200      	movs	r2, #0
 8006c96:	3343      	adds	r3, #67	; 0x43
 8006c98:	701a      	strb	r2, [r3, #0]
 8006c9a:	6863      	ldr	r3, [r4, #4]
 8006c9c:	60a3      	str	r3, [r4, #8]
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	db03      	blt.n	8006caa <_printf_i+0xe6>
 8006ca2:	2204      	movs	r2, #4
 8006ca4:	6821      	ldr	r1, [r4, #0]
 8006ca6:	4391      	bics	r1, r2
 8006ca8:	6021      	str	r1, [r4, #0]
 8006caa:	2d00      	cmp	r5, #0
 8006cac:	d102      	bne.n	8006cb4 <_printf_i+0xf0>
 8006cae:	9e04      	ldr	r6, [sp, #16]
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d00c      	beq.n	8006cce <_printf_i+0x10a>
 8006cb4:	9e04      	ldr	r6, [sp, #16]
 8006cb6:	0028      	movs	r0, r5
 8006cb8:	0039      	movs	r1, r7
 8006cba:	f7f9 fac7 	bl	800024c <__aeabi_uidivmod>
 8006cbe:	9b03      	ldr	r3, [sp, #12]
 8006cc0:	3e01      	subs	r6, #1
 8006cc2:	5c5b      	ldrb	r3, [r3, r1]
 8006cc4:	7033      	strb	r3, [r6, #0]
 8006cc6:	002b      	movs	r3, r5
 8006cc8:	0005      	movs	r5, r0
 8006cca:	429f      	cmp	r7, r3
 8006ccc:	d9f3      	bls.n	8006cb6 <_printf_i+0xf2>
 8006cce:	2f08      	cmp	r7, #8
 8006cd0:	d109      	bne.n	8006ce6 <_printf_i+0x122>
 8006cd2:	6823      	ldr	r3, [r4, #0]
 8006cd4:	07db      	lsls	r3, r3, #31
 8006cd6:	d506      	bpl.n	8006ce6 <_printf_i+0x122>
 8006cd8:	6863      	ldr	r3, [r4, #4]
 8006cda:	6922      	ldr	r2, [r4, #16]
 8006cdc:	4293      	cmp	r3, r2
 8006cde:	dc02      	bgt.n	8006ce6 <_printf_i+0x122>
 8006ce0:	2330      	movs	r3, #48	; 0x30
 8006ce2:	3e01      	subs	r6, #1
 8006ce4:	7033      	strb	r3, [r6, #0]
 8006ce6:	9b04      	ldr	r3, [sp, #16]
 8006ce8:	1b9b      	subs	r3, r3, r6
 8006cea:	6123      	str	r3, [r4, #16]
 8006cec:	9b07      	ldr	r3, [sp, #28]
 8006cee:	0021      	movs	r1, r4
 8006cf0:	9300      	str	r3, [sp, #0]
 8006cf2:	9805      	ldr	r0, [sp, #20]
 8006cf4:	9b06      	ldr	r3, [sp, #24]
 8006cf6:	aa09      	add	r2, sp, #36	; 0x24
 8006cf8:	f7ff fef4 	bl	8006ae4 <_printf_common>
 8006cfc:	1c43      	adds	r3, r0, #1
 8006cfe:	d14c      	bne.n	8006d9a <_printf_i+0x1d6>
 8006d00:	2001      	movs	r0, #1
 8006d02:	4240      	negs	r0, r0
 8006d04:	b00b      	add	sp, #44	; 0x2c
 8006d06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d08:	3145      	adds	r1, #69	; 0x45
 8006d0a:	700a      	strb	r2, [r1, #0]
 8006d0c:	4a34      	ldr	r2, [pc, #208]	; (8006de0 <_printf_i+0x21c>)
 8006d0e:	9203      	str	r2, [sp, #12]
 8006d10:	681a      	ldr	r2, [r3, #0]
 8006d12:	6821      	ldr	r1, [r4, #0]
 8006d14:	ca20      	ldmia	r2!, {r5}
 8006d16:	601a      	str	r2, [r3, #0]
 8006d18:	0608      	lsls	r0, r1, #24
 8006d1a:	d516      	bpl.n	8006d4a <_printf_i+0x186>
 8006d1c:	07cb      	lsls	r3, r1, #31
 8006d1e:	d502      	bpl.n	8006d26 <_printf_i+0x162>
 8006d20:	2320      	movs	r3, #32
 8006d22:	4319      	orrs	r1, r3
 8006d24:	6021      	str	r1, [r4, #0]
 8006d26:	2710      	movs	r7, #16
 8006d28:	2d00      	cmp	r5, #0
 8006d2a:	d1b2      	bne.n	8006c92 <_printf_i+0xce>
 8006d2c:	2320      	movs	r3, #32
 8006d2e:	6822      	ldr	r2, [r4, #0]
 8006d30:	439a      	bics	r2, r3
 8006d32:	6022      	str	r2, [r4, #0]
 8006d34:	e7ad      	b.n	8006c92 <_printf_i+0xce>
 8006d36:	2220      	movs	r2, #32
 8006d38:	6809      	ldr	r1, [r1, #0]
 8006d3a:	430a      	orrs	r2, r1
 8006d3c:	6022      	str	r2, [r4, #0]
 8006d3e:	0022      	movs	r2, r4
 8006d40:	2178      	movs	r1, #120	; 0x78
 8006d42:	3245      	adds	r2, #69	; 0x45
 8006d44:	7011      	strb	r1, [r2, #0]
 8006d46:	4a27      	ldr	r2, [pc, #156]	; (8006de4 <_printf_i+0x220>)
 8006d48:	e7e1      	b.n	8006d0e <_printf_i+0x14a>
 8006d4a:	0648      	lsls	r0, r1, #25
 8006d4c:	d5e6      	bpl.n	8006d1c <_printf_i+0x158>
 8006d4e:	b2ad      	uxth	r5, r5
 8006d50:	e7e4      	b.n	8006d1c <_printf_i+0x158>
 8006d52:	681a      	ldr	r2, [r3, #0]
 8006d54:	680d      	ldr	r5, [r1, #0]
 8006d56:	1d10      	adds	r0, r2, #4
 8006d58:	6949      	ldr	r1, [r1, #20]
 8006d5a:	6018      	str	r0, [r3, #0]
 8006d5c:	6813      	ldr	r3, [r2, #0]
 8006d5e:	062e      	lsls	r6, r5, #24
 8006d60:	d501      	bpl.n	8006d66 <_printf_i+0x1a2>
 8006d62:	6019      	str	r1, [r3, #0]
 8006d64:	e002      	b.n	8006d6c <_printf_i+0x1a8>
 8006d66:	066d      	lsls	r5, r5, #25
 8006d68:	d5fb      	bpl.n	8006d62 <_printf_i+0x19e>
 8006d6a:	8019      	strh	r1, [r3, #0]
 8006d6c:	2300      	movs	r3, #0
 8006d6e:	9e04      	ldr	r6, [sp, #16]
 8006d70:	6123      	str	r3, [r4, #16]
 8006d72:	e7bb      	b.n	8006cec <_printf_i+0x128>
 8006d74:	681a      	ldr	r2, [r3, #0]
 8006d76:	1d11      	adds	r1, r2, #4
 8006d78:	6019      	str	r1, [r3, #0]
 8006d7a:	6816      	ldr	r6, [r2, #0]
 8006d7c:	2100      	movs	r1, #0
 8006d7e:	0030      	movs	r0, r6
 8006d80:	6862      	ldr	r2, [r4, #4]
 8006d82:	f002 fb5d 	bl	8009440 <memchr>
 8006d86:	2800      	cmp	r0, #0
 8006d88:	d001      	beq.n	8006d8e <_printf_i+0x1ca>
 8006d8a:	1b80      	subs	r0, r0, r6
 8006d8c:	6060      	str	r0, [r4, #4]
 8006d8e:	6863      	ldr	r3, [r4, #4]
 8006d90:	6123      	str	r3, [r4, #16]
 8006d92:	2300      	movs	r3, #0
 8006d94:	9a04      	ldr	r2, [sp, #16]
 8006d96:	7013      	strb	r3, [r2, #0]
 8006d98:	e7a8      	b.n	8006cec <_printf_i+0x128>
 8006d9a:	6923      	ldr	r3, [r4, #16]
 8006d9c:	0032      	movs	r2, r6
 8006d9e:	9906      	ldr	r1, [sp, #24]
 8006da0:	9805      	ldr	r0, [sp, #20]
 8006da2:	9d07      	ldr	r5, [sp, #28]
 8006da4:	47a8      	blx	r5
 8006da6:	1c43      	adds	r3, r0, #1
 8006da8:	d0aa      	beq.n	8006d00 <_printf_i+0x13c>
 8006daa:	6823      	ldr	r3, [r4, #0]
 8006dac:	079b      	lsls	r3, r3, #30
 8006dae:	d415      	bmi.n	8006ddc <_printf_i+0x218>
 8006db0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006db2:	68e0      	ldr	r0, [r4, #12]
 8006db4:	4298      	cmp	r0, r3
 8006db6:	daa5      	bge.n	8006d04 <_printf_i+0x140>
 8006db8:	0018      	movs	r0, r3
 8006dba:	e7a3      	b.n	8006d04 <_printf_i+0x140>
 8006dbc:	0022      	movs	r2, r4
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	9906      	ldr	r1, [sp, #24]
 8006dc2:	9805      	ldr	r0, [sp, #20]
 8006dc4:	9e07      	ldr	r6, [sp, #28]
 8006dc6:	3219      	adds	r2, #25
 8006dc8:	47b0      	blx	r6
 8006dca:	1c43      	adds	r3, r0, #1
 8006dcc:	d098      	beq.n	8006d00 <_printf_i+0x13c>
 8006dce:	3501      	adds	r5, #1
 8006dd0:	68e3      	ldr	r3, [r4, #12]
 8006dd2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006dd4:	1a9b      	subs	r3, r3, r2
 8006dd6:	42ab      	cmp	r3, r5
 8006dd8:	dcf0      	bgt.n	8006dbc <_printf_i+0x1f8>
 8006dda:	e7e9      	b.n	8006db0 <_printf_i+0x1ec>
 8006ddc:	2500      	movs	r5, #0
 8006dde:	e7f7      	b.n	8006dd0 <_printf_i+0x20c>
 8006de0:	0800b0b6 	.word	0x0800b0b6
 8006de4:	0800b0c7 	.word	0x0800b0c7

08006de8 <_scanf_float>:
 8006de8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006dea:	b08b      	sub	sp, #44	; 0x2c
 8006dec:	0015      	movs	r5, r2
 8006dee:	9001      	str	r0, [sp, #4]
 8006df0:	22ae      	movs	r2, #174	; 0xae
 8006df2:	2000      	movs	r0, #0
 8006df4:	9306      	str	r3, [sp, #24]
 8006df6:	688b      	ldr	r3, [r1, #8]
 8006df8:	000e      	movs	r6, r1
 8006dfa:	1e59      	subs	r1, r3, #1
 8006dfc:	0052      	lsls	r2, r2, #1
 8006dfe:	9005      	str	r0, [sp, #20]
 8006e00:	4291      	cmp	r1, r2
 8006e02:	d905      	bls.n	8006e10 <_scanf_float+0x28>
 8006e04:	3b5e      	subs	r3, #94	; 0x5e
 8006e06:	3bff      	subs	r3, #255	; 0xff
 8006e08:	9305      	str	r3, [sp, #20]
 8006e0a:	235e      	movs	r3, #94	; 0x5e
 8006e0c:	33ff      	adds	r3, #255	; 0xff
 8006e0e:	60b3      	str	r3, [r6, #8]
 8006e10:	23f0      	movs	r3, #240	; 0xf0
 8006e12:	6832      	ldr	r2, [r6, #0]
 8006e14:	00db      	lsls	r3, r3, #3
 8006e16:	4313      	orrs	r3, r2
 8006e18:	6033      	str	r3, [r6, #0]
 8006e1a:	0033      	movs	r3, r6
 8006e1c:	2400      	movs	r4, #0
 8006e1e:	331c      	adds	r3, #28
 8006e20:	001f      	movs	r7, r3
 8006e22:	9303      	str	r3, [sp, #12]
 8006e24:	9402      	str	r4, [sp, #8]
 8006e26:	9408      	str	r4, [sp, #32]
 8006e28:	9407      	str	r4, [sp, #28]
 8006e2a:	9400      	str	r4, [sp, #0]
 8006e2c:	9404      	str	r4, [sp, #16]
 8006e2e:	68b2      	ldr	r2, [r6, #8]
 8006e30:	2a00      	cmp	r2, #0
 8006e32:	d00a      	beq.n	8006e4a <_scanf_float+0x62>
 8006e34:	682b      	ldr	r3, [r5, #0]
 8006e36:	781b      	ldrb	r3, [r3, #0]
 8006e38:	2b4e      	cmp	r3, #78	; 0x4e
 8006e3a:	d844      	bhi.n	8006ec6 <_scanf_float+0xde>
 8006e3c:	0018      	movs	r0, r3
 8006e3e:	2b40      	cmp	r3, #64	; 0x40
 8006e40:	d82c      	bhi.n	8006e9c <_scanf_float+0xb4>
 8006e42:	382b      	subs	r0, #43	; 0x2b
 8006e44:	b2c1      	uxtb	r1, r0
 8006e46:	290e      	cmp	r1, #14
 8006e48:	d92a      	bls.n	8006ea0 <_scanf_float+0xb8>
 8006e4a:	9b00      	ldr	r3, [sp, #0]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d003      	beq.n	8006e58 <_scanf_float+0x70>
 8006e50:	6832      	ldr	r2, [r6, #0]
 8006e52:	4ba4      	ldr	r3, [pc, #656]	; (80070e4 <_scanf_float+0x2fc>)
 8006e54:	4013      	ands	r3, r2
 8006e56:	6033      	str	r3, [r6, #0]
 8006e58:	9b02      	ldr	r3, [sp, #8]
 8006e5a:	3b01      	subs	r3, #1
 8006e5c:	2b01      	cmp	r3, #1
 8006e5e:	d900      	bls.n	8006e62 <_scanf_float+0x7a>
 8006e60:	e0f9      	b.n	8007056 <_scanf_float+0x26e>
 8006e62:	24be      	movs	r4, #190	; 0xbe
 8006e64:	0064      	lsls	r4, r4, #1
 8006e66:	9b03      	ldr	r3, [sp, #12]
 8006e68:	429f      	cmp	r7, r3
 8006e6a:	d900      	bls.n	8006e6e <_scanf_float+0x86>
 8006e6c:	e0e9      	b.n	8007042 <_scanf_float+0x25a>
 8006e6e:	2301      	movs	r3, #1
 8006e70:	9302      	str	r3, [sp, #8]
 8006e72:	e185      	b.n	8007180 <_scanf_float+0x398>
 8006e74:	0018      	movs	r0, r3
 8006e76:	3861      	subs	r0, #97	; 0x61
 8006e78:	280d      	cmp	r0, #13
 8006e7a:	d8e6      	bhi.n	8006e4a <_scanf_float+0x62>
 8006e7c:	f7f9 f956 	bl	800012c <__gnu_thumb1_case_shi>
 8006e80:	ffe50083 	.word	0xffe50083
 8006e84:	ffe5ffe5 	.word	0xffe5ffe5
 8006e88:	00a200b6 	.word	0x00a200b6
 8006e8c:	ffe5ffe5 	.word	0xffe5ffe5
 8006e90:	ffe50089 	.word	0xffe50089
 8006e94:	ffe5ffe5 	.word	0xffe5ffe5
 8006e98:	0065ffe5 	.word	0x0065ffe5
 8006e9c:	3841      	subs	r0, #65	; 0x41
 8006e9e:	e7eb      	b.n	8006e78 <_scanf_float+0x90>
 8006ea0:	280e      	cmp	r0, #14
 8006ea2:	d8d2      	bhi.n	8006e4a <_scanf_float+0x62>
 8006ea4:	f7f9 f942 	bl	800012c <__gnu_thumb1_case_shi>
 8006ea8:	ffd1004b 	.word	0xffd1004b
 8006eac:	0098004b 	.word	0x0098004b
 8006eb0:	0020ffd1 	.word	0x0020ffd1
 8006eb4:	00400040 	.word	0x00400040
 8006eb8:	00400040 	.word	0x00400040
 8006ebc:	00400040 	.word	0x00400040
 8006ec0:	00400040 	.word	0x00400040
 8006ec4:	0040      	.short	0x0040
 8006ec6:	2b6e      	cmp	r3, #110	; 0x6e
 8006ec8:	d809      	bhi.n	8006ede <_scanf_float+0xf6>
 8006eca:	2b60      	cmp	r3, #96	; 0x60
 8006ecc:	d8d2      	bhi.n	8006e74 <_scanf_float+0x8c>
 8006ece:	2b54      	cmp	r3, #84	; 0x54
 8006ed0:	d07d      	beq.n	8006fce <_scanf_float+0x1e6>
 8006ed2:	2b59      	cmp	r3, #89	; 0x59
 8006ed4:	d1b9      	bne.n	8006e4a <_scanf_float+0x62>
 8006ed6:	2c07      	cmp	r4, #7
 8006ed8:	d1b7      	bne.n	8006e4a <_scanf_float+0x62>
 8006eda:	2408      	movs	r4, #8
 8006edc:	e02c      	b.n	8006f38 <_scanf_float+0x150>
 8006ede:	2b74      	cmp	r3, #116	; 0x74
 8006ee0:	d075      	beq.n	8006fce <_scanf_float+0x1e6>
 8006ee2:	2b79      	cmp	r3, #121	; 0x79
 8006ee4:	d0f7      	beq.n	8006ed6 <_scanf_float+0xee>
 8006ee6:	e7b0      	b.n	8006e4a <_scanf_float+0x62>
 8006ee8:	6831      	ldr	r1, [r6, #0]
 8006eea:	05c8      	lsls	r0, r1, #23
 8006eec:	d51c      	bpl.n	8006f28 <_scanf_float+0x140>
 8006eee:	2380      	movs	r3, #128	; 0x80
 8006ef0:	4399      	bics	r1, r3
 8006ef2:	9b00      	ldr	r3, [sp, #0]
 8006ef4:	6031      	str	r1, [r6, #0]
 8006ef6:	3301      	adds	r3, #1
 8006ef8:	9300      	str	r3, [sp, #0]
 8006efa:	9b05      	ldr	r3, [sp, #20]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d003      	beq.n	8006f08 <_scanf_float+0x120>
 8006f00:	3b01      	subs	r3, #1
 8006f02:	3201      	adds	r2, #1
 8006f04:	9305      	str	r3, [sp, #20]
 8006f06:	60b2      	str	r2, [r6, #8]
 8006f08:	68b3      	ldr	r3, [r6, #8]
 8006f0a:	3b01      	subs	r3, #1
 8006f0c:	60b3      	str	r3, [r6, #8]
 8006f0e:	6933      	ldr	r3, [r6, #16]
 8006f10:	3301      	adds	r3, #1
 8006f12:	6133      	str	r3, [r6, #16]
 8006f14:	686b      	ldr	r3, [r5, #4]
 8006f16:	3b01      	subs	r3, #1
 8006f18:	606b      	str	r3, [r5, #4]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	dc00      	bgt.n	8006f20 <_scanf_float+0x138>
 8006f1e:	e086      	b.n	800702e <_scanf_float+0x246>
 8006f20:	682b      	ldr	r3, [r5, #0]
 8006f22:	3301      	adds	r3, #1
 8006f24:	602b      	str	r3, [r5, #0]
 8006f26:	e782      	b.n	8006e2e <_scanf_float+0x46>
 8006f28:	9a02      	ldr	r2, [sp, #8]
 8006f2a:	1912      	adds	r2, r2, r4
 8006f2c:	2a00      	cmp	r2, #0
 8006f2e:	d18c      	bne.n	8006e4a <_scanf_float+0x62>
 8006f30:	4a6d      	ldr	r2, [pc, #436]	; (80070e8 <_scanf_float+0x300>)
 8006f32:	6831      	ldr	r1, [r6, #0]
 8006f34:	400a      	ands	r2, r1
 8006f36:	6032      	str	r2, [r6, #0]
 8006f38:	703b      	strb	r3, [r7, #0]
 8006f3a:	3701      	adds	r7, #1
 8006f3c:	e7e4      	b.n	8006f08 <_scanf_float+0x120>
 8006f3e:	2180      	movs	r1, #128	; 0x80
 8006f40:	6832      	ldr	r2, [r6, #0]
 8006f42:	420a      	tst	r2, r1
 8006f44:	d081      	beq.n	8006e4a <_scanf_float+0x62>
 8006f46:	438a      	bics	r2, r1
 8006f48:	e7f5      	b.n	8006f36 <_scanf_float+0x14e>
 8006f4a:	9a02      	ldr	r2, [sp, #8]
 8006f4c:	2a00      	cmp	r2, #0
 8006f4e:	d10f      	bne.n	8006f70 <_scanf_float+0x188>
 8006f50:	9a00      	ldr	r2, [sp, #0]
 8006f52:	2a00      	cmp	r2, #0
 8006f54:	d10f      	bne.n	8006f76 <_scanf_float+0x18e>
 8006f56:	6832      	ldr	r2, [r6, #0]
 8006f58:	21e0      	movs	r1, #224	; 0xe0
 8006f5a:	0010      	movs	r0, r2
 8006f5c:	00c9      	lsls	r1, r1, #3
 8006f5e:	4008      	ands	r0, r1
 8006f60:	4288      	cmp	r0, r1
 8006f62:	d108      	bne.n	8006f76 <_scanf_float+0x18e>
 8006f64:	4961      	ldr	r1, [pc, #388]	; (80070ec <_scanf_float+0x304>)
 8006f66:	400a      	ands	r2, r1
 8006f68:	6032      	str	r2, [r6, #0]
 8006f6a:	2201      	movs	r2, #1
 8006f6c:	9202      	str	r2, [sp, #8]
 8006f6e:	e7e3      	b.n	8006f38 <_scanf_float+0x150>
 8006f70:	9a02      	ldr	r2, [sp, #8]
 8006f72:	2a02      	cmp	r2, #2
 8006f74:	d059      	beq.n	800702a <_scanf_float+0x242>
 8006f76:	2c01      	cmp	r4, #1
 8006f78:	d002      	beq.n	8006f80 <_scanf_float+0x198>
 8006f7a:	2c04      	cmp	r4, #4
 8006f7c:	d000      	beq.n	8006f80 <_scanf_float+0x198>
 8006f7e:	e764      	b.n	8006e4a <_scanf_float+0x62>
 8006f80:	3401      	adds	r4, #1
 8006f82:	b2e4      	uxtb	r4, r4
 8006f84:	e7d8      	b.n	8006f38 <_scanf_float+0x150>
 8006f86:	9a02      	ldr	r2, [sp, #8]
 8006f88:	2a01      	cmp	r2, #1
 8006f8a:	d000      	beq.n	8006f8e <_scanf_float+0x1a6>
 8006f8c:	e75d      	b.n	8006e4a <_scanf_float+0x62>
 8006f8e:	2202      	movs	r2, #2
 8006f90:	e7ec      	b.n	8006f6c <_scanf_float+0x184>
 8006f92:	2c00      	cmp	r4, #0
 8006f94:	d110      	bne.n	8006fb8 <_scanf_float+0x1d0>
 8006f96:	9a00      	ldr	r2, [sp, #0]
 8006f98:	2a00      	cmp	r2, #0
 8006f9a:	d000      	beq.n	8006f9e <_scanf_float+0x1b6>
 8006f9c:	e758      	b.n	8006e50 <_scanf_float+0x68>
 8006f9e:	6832      	ldr	r2, [r6, #0]
 8006fa0:	21e0      	movs	r1, #224	; 0xe0
 8006fa2:	0010      	movs	r0, r2
 8006fa4:	00c9      	lsls	r1, r1, #3
 8006fa6:	4008      	ands	r0, r1
 8006fa8:	4288      	cmp	r0, r1
 8006faa:	d000      	beq.n	8006fae <_scanf_float+0x1c6>
 8006fac:	e754      	b.n	8006e58 <_scanf_float+0x70>
 8006fae:	494f      	ldr	r1, [pc, #316]	; (80070ec <_scanf_float+0x304>)
 8006fb0:	3401      	adds	r4, #1
 8006fb2:	400a      	ands	r2, r1
 8006fb4:	6032      	str	r2, [r6, #0]
 8006fb6:	e7bf      	b.n	8006f38 <_scanf_float+0x150>
 8006fb8:	21fd      	movs	r1, #253	; 0xfd
 8006fba:	1ee2      	subs	r2, r4, #3
 8006fbc:	420a      	tst	r2, r1
 8006fbe:	d000      	beq.n	8006fc2 <_scanf_float+0x1da>
 8006fc0:	e743      	b.n	8006e4a <_scanf_float+0x62>
 8006fc2:	e7dd      	b.n	8006f80 <_scanf_float+0x198>
 8006fc4:	2c02      	cmp	r4, #2
 8006fc6:	d000      	beq.n	8006fca <_scanf_float+0x1e2>
 8006fc8:	e73f      	b.n	8006e4a <_scanf_float+0x62>
 8006fca:	2403      	movs	r4, #3
 8006fcc:	e7b4      	b.n	8006f38 <_scanf_float+0x150>
 8006fce:	2c06      	cmp	r4, #6
 8006fd0:	d000      	beq.n	8006fd4 <_scanf_float+0x1ec>
 8006fd2:	e73a      	b.n	8006e4a <_scanf_float+0x62>
 8006fd4:	2407      	movs	r4, #7
 8006fd6:	e7af      	b.n	8006f38 <_scanf_float+0x150>
 8006fd8:	6832      	ldr	r2, [r6, #0]
 8006fda:	0591      	lsls	r1, r2, #22
 8006fdc:	d400      	bmi.n	8006fe0 <_scanf_float+0x1f8>
 8006fde:	e734      	b.n	8006e4a <_scanf_float+0x62>
 8006fe0:	4943      	ldr	r1, [pc, #268]	; (80070f0 <_scanf_float+0x308>)
 8006fe2:	400a      	ands	r2, r1
 8006fe4:	6032      	str	r2, [r6, #0]
 8006fe6:	9a00      	ldr	r2, [sp, #0]
 8006fe8:	9204      	str	r2, [sp, #16]
 8006fea:	e7a5      	b.n	8006f38 <_scanf_float+0x150>
 8006fec:	21a0      	movs	r1, #160	; 0xa0
 8006fee:	2080      	movs	r0, #128	; 0x80
 8006ff0:	6832      	ldr	r2, [r6, #0]
 8006ff2:	00c9      	lsls	r1, r1, #3
 8006ff4:	4011      	ands	r1, r2
 8006ff6:	00c0      	lsls	r0, r0, #3
 8006ff8:	4281      	cmp	r1, r0
 8006ffa:	d006      	beq.n	800700a <_scanf_float+0x222>
 8006ffc:	4202      	tst	r2, r0
 8006ffe:	d100      	bne.n	8007002 <_scanf_float+0x21a>
 8007000:	e723      	b.n	8006e4a <_scanf_float+0x62>
 8007002:	9900      	ldr	r1, [sp, #0]
 8007004:	2900      	cmp	r1, #0
 8007006:	d100      	bne.n	800700a <_scanf_float+0x222>
 8007008:	e726      	b.n	8006e58 <_scanf_float+0x70>
 800700a:	0591      	lsls	r1, r2, #22
 800700c:	d404      	bmi.n	8007018 <_scanf_float+0x230>
 800700e:	9900      	ldr	r1, [sp, #0]
 8007010:	9804      	ldr	r0, [sp, #16]
 8007012:	9708      	str	r7, [sp, #32]
 8007014:	1a09      	subs	r1, r1, r0
 8007016:	9107      	str	r1, [sp, #28]
 8007018:	4934      	ldr	r1, [pc, #208]	; (80070ec <_scanf_float+0x304>)
 800701a:	400a      	ands	r2, r1
 800701c:	21c0      	movs	r1, #192	; 0xc0
 800701e:	0049      	lsls	r1, r1, #1
 8007020:	430a      	orrs	r2, r1
 8007022:	6032      	str	r2, [r6, #0]
 8007024:	2200      	movs	r2, #0
 8007026:	9200      	str	r2, [sp, #0]
 8007028:	e786      	b.n	8006f38 <_scanf_float+0x150>
 800702a:	2203      	movs	r2, #3
 800702c:	e79e      	b.n	8006f6c <_scanf_float+0x184>
 800702e:	23c0      	movs	r3, #192	; 0xc0
 8007030:	005b      	lsls	r3, r3, #1
 8007032:	0029      	movs	r1, r5
 8007034:	58f3      	ldr	r3, [r6, r3]
 8007036:	9801      	ldr	r0, [sp, #4]
 8007038:	4798      	blx	r3
 800703a:	2800      	cmp	r0, #0
 800703c:	d100      	bne.n	8007040 <_scanf_float+0x258>
 800703e:	e6f6      	b.n	8006e2e <_scanf_float+0x46>
 8007040:	e703      	b.n	8006e4a <_scanf_float+0x62>
 8007042:	3f01      	subs	r7, #1
 8007044:	5933      	ldr	r3, [r6, r4]
 8007046:	002a      	movs	r2, r5
 8007048:	7839      	ldrb	r1, [r7, #0]
 800704a:	9801      	ldr	r0, [sp, #4]
 800704c:	4798      	blx	r3
 800704e:	6933      	ldr	r3, [r6, #16]
 8007050:	3b01      	subs	r3, #1
 8007052:	6133      	str	r3, [r6, #16]
 8007054:	e707      	b.n	8006e66 <_scanf_float+0x7e>
 8007056:	1e63      	subs	r3, r4, #1
 8007058:	2b06      	cmp	r3, #6
 800705a:	d80e      	bhi.n	800707a <_scanf_float+0x292>
 800705c:	9702      	str	r7, [sp, #8]
 800705e:	2c02      	cmp	r4, #2
 8007060:	d920      	bls.n	80070a4 <_scanf_float+0x2bc>
 8007062:	1be3      	subs	r3, r4, r7
 8007064:	b2db      	uxtb	r3, r3
 8007066:	9305      	str	r3, [sp, #20]
 8007068:	9b02      	ldr	r3, [sp, #8]
 800706a:	9a05      	ldr	r2, [sp, #20]
 800706c:	189b      	adds	r3, r3, r2
 800706e:	b2db      	uxtb	r3, r3
 8007070:	2b03      	cmp	r3, #3
 8007072:	d827      	bhi.n	80070c4 <_scanf_float+0x2dc>
 8007074:	3c03      	subs	r4, #3
 8007076:	b2e4      	uxtb	r4, r4
 8007078:	1b3f      	subs	r7, r7, r4
 800707a:	6833      	ldr	r3, [r6, #0]
 800707c:	05da      	lsls	r2, r3, #23
 800707e:	d554      	bpl.n	800712a <_scanf_float+0x342>
 8007080:	055b      	lsls	r3, r3, #21
 8007082:	d537      	bpl.n	80070f4 <_scanf_float+0x30c>
 8007084:	24be      	movs	r4, #190	; 0xbe
 8007086:	0064      	lsls	r4, r4, #1
 8007088:	9b03      	ldr	r3, [sp, #12]
 800708a:	429f      	cmp	r7, r3
 800708c:	d800      	bhi.n	8007090 <_scanf_float+0x2a8>
 800708e:	e6ee      	b.n	8006e6e <_scanf_float+0x86>
 8007090:	3f01      	subs	r7, #1
 8007092:	5933      	ldr	r3, [r6, r4]
 8007094:	002a      	movs	r2, r5
 8007096:	7839      	ldrb	r1, [r7, #0]
 8007098:	9801      	ldr	r0, [sp, #4]
 800709a:	4798      	blx	r3
 800709c:	6933      	ldr	r3, [r6, #16]
 800709e:	3b01      	subs	r3, #1
 80070a0:	6133      	str	r3, [r6, #16]
 80070a2:	e7f1      	b.n	8007088 <_scanf_float+0x2a0>
 80070a4:	24be      	movs	r4, #190	; 0xbe
 80070a6:	0064      	lsls	r4, r4, #1
 80070a8:	9b03      	ldr	r3, [sp, #12]
 80070aa:	429f      	cmp	r7, r3
 80070ac:	d800      	bhi.n	80070b0 <_scanf_float+0x2c8>
 80070ae:	e6de      	b.n	8006e6e <_scanf_float+0x86>
 80070b0:	3f01      	subs	r7, #1
 80070b2:	5933      	ldr	r3, [r6, r4]
 80070b4:	002a      	movs	r2, r5
 80070b6:	7839      	ldrb	r1, [r7, #0]
 80070b8:	9801      	ldr	r0, [sp, #4]
 80070ba:	4798      	blx	r3
 80070bc:	6933      	ldr	r3, [r6, #16]
 80070be:	3b01      	subs	r3, #1
 80070c0:	6133      	str	r3, [r6, #16]
 80070c2:	e7f1      	b.n	80070a8 <_scanf_float+0x2c0>
 80070c4:	9b02      	ldr	r3, [sp, #8]
 80070c6:	002a      	movs	r2, r5
 80070c8:	3b01      	subs	r3, #1
 80070ca:	7819      	ldrb	r1, [r3, #0]
 80070cc:	9302      	str	r3, [sp, #8]
 80070ce:	23be      	movs	r3, #190	; 0xbe
 80070d0:	005b      	lsls	r3, r3, #1
 80070d2:	58f3      	ldr	r3, [r6, r3]
 80070d4:	9801      	ldr	r0, [sp, #4]
 80070d6:	9309      	str	r3, [sp, #36]	; 0x24
 80070d8:	4798      	blx	r3
 80070da:	6933      	ldr	r3, [r6, #16]
 80070dc:	3b01      	subs	r3, #1
 80070de:	6133      	str	r3, [r6, #16]
 80070e0:	e7c2      	b.n	8007068 <_scanf_float+0x280>
 80070e2:	46c0      	nop			; (mov r8, r8)
 80070e4:	fffffeff 	.word	0xfffffeff
 80070e8:	fffffe7f 	.word	0xfffffe7f
 80070ec:	fffff87f 	.word	0xfffff87f
 80070f0:	fffffd7f 	.word	0xfffffd7f
 80070f4:	6933      	ldr	r3, [r6, #16]
 80070f6:	1e7c      	subs	r4, r7, #1
 80070f8:	7821      	ldrb	r1, [r4, #0]
 80070fa:	3b01      	subs	r3, #1
 80070fc:	6133      	str	r3, [r6, #16]
 80070fe:	2965      	cmp	r1, #101	; 0x65
 8007100:	d00c      	beq.n	800711c <_scanf_float+0x334>
 8007102:	2945      	cmp	r1, #69	; 0x45
 8007104:	d00a      	beq.n	800711c <_scanf_float+0x334>
 8007106:	23be      	movs	r3, #190	; 0xbe
 8007108:	005b      	lsls	r3, r3, #1
 800710a:	58f3      	ldr	r3, [r6, r3]
 800710c:	002a      	movs	r2, r5
 800710e:	9801      	ldr	r0, [sp, #4]
 8007110:	4798      	blx	r3
 8007112:	6933      	ldr	r3, [r6, #16]
 8007114:	1ebc      	subs	r4, r7, #2
 8007116:	3b01      	subs	r3, #1
 8007118:	7821      	ldrb	r1, [r4, #0]
 800711a:	6133      	str	r3, [r6, #16]
 800711c:	23be      	movs	r3, #190	; 0xbe
 800711e:	005b      	lsls	r3, r3, #1
 8007120:	002a      	movs	r2, r5
 8007122:	58f3      	ldr	r3, [r6, r3]
 8007124:	9801      	ldr	r0, [sp, #4]
 8007126:	4798      	blx	r3
 8007128:	0027      	movs	r7, r4
 800712a:	6832      	ldr	r2, [r6, #0]
 800712c:	2310      	movs	r3, #16
 800712e:	0011      	movs	r1, r2
 8007130:	4019      	ands	r1, r3
 8007132:	9102      	str	r1, [sp, #8]
 8007134:	421a      	tst	r2, r3
 8007136:	d158      	bne.n	80071ea <_scanf_float+0x402>
 8007138:	23c0      	movs	r3, #192	; 0xc0
 800713a:	7039      	strb	r1, [r7, #0]
 800713c:	6832      	ldr	r2, [r6, #0]
 800713e:	00db      	lsls	r3, r3, #3
 8007140:	4013      	ands	r3, r2
 8007142:	2280      	movs	r2, #128	; 0x80
 8007144:	00d2      	lsls	r2, r2, #3
 8007146:	4293      	cmp	r3, r2
 8007148:	d11d      	bne.n	8007186 <_scanf_float+0x39e>
 800714a:	9b04      	ldr	r3, [sp, #16]
 800714c:	9a00      	ldr	r2, [sp, #0]
 800714e:	9900      	ldr	r1, [sp, #0]
 8007150:	1a9a      	subs	r2, r3, r2
 8007152:	428b      	cmp	r3, r1
 8007154:	d124      	bne.n	80071a0 <_scanf_float+0x3b8>
 8007156:	2200      	movs	r2, #0
 8007158:	9903      	ldr	r1, [sp, #12]
 800715a:	9801      	ldr	r0, [sp, #4]
 800715c:	f000 fe9c 	bl	8007e98 <_strtod_r>
 8007160:	9b06      	ldr	r3, [sp, #24]
 8007162:	000d      	movs	r5, r1
 8007164:	6831      	ldr	r1, [r6, #0]
 8007166:	0004      	movs	r4, r0
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	078a      	lsls	r2, r1, #30
 800716c:	d525      	bpl.n	80071ba <_scanf_float+0x3d2>
 800716e:	1d1a      	adds	r2, r3, #4
 8007170:	9906      	ldr	r1, [sp, #24]
 8007172:	600a      	str	r2, [r1, #0]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	601c      	str	r4, [r3, #0]
 8007178:	605d      	str	r5, [r3, #4]
 800717a:	68f3      	ldr	r3, [r6, #12]
 800717c:	3301      	adds	r3, #1
 800717e:	60f3      	str	r3, [r6, #12]
 8007180:	9802      	ldr	r0, [sp, #8]
 8007182:	b00b      	add	sp, #44	; 0x2c
 8007184:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007186:	9b07      	ldr	r3, [sp, #28]
 8007188:	2b00      	cmp	r3, #0
 800718a:	d0e4      	beq.n	8007156 <_scanf_float+0x36e>
 800718c:	9b08      	ldr	r3, [sp, #32]
 800718e:	9a02      	ldr	r2, [sp, #8]
 8007190:	1c59      	adds	r1, r3, #1
 8007192:	9801      	ldr	r0, [sp, #4]
 8007194:	230a      	movs	r3, #10
 8007196:	f000 ff15 	bl	8007fc4 <_strtol_r>
 800719a:	9b07      	ldr	r3, [sp, #28]
 800719c:	9f08      	ldr	r7, [sp, #32]
 800719e:	1ac2      	subs	r2, r0, r3
 80071a0:	0033      	movs	r3, r6
 80071a2:	3370      	adds	r3, #112	; 0x70
 80071a4:	33ff      	adds	r3, #255	; 0xff
 80071a6:	429f      	cmp	r7, r3
 80071a8:	d302      	bcc.n	80071b0 <_scanf_float+0x3c8>
 80071aa:	0037      	movs	r7, r6
 80071ac:	376f      	adds	r7, #111	; 0x6f
 80071ae:	37ff      	adds	r7, #255	; 0xff
 80071b0:	0038      	movs	r0, r7
 80071b2:	490f      	ldr	r1, [pc, #60]	; (80071f0 <_scanf_float+0x408>)
 80071b4:	f000 f824 	bl	8007200 <siprintf>
 80071b8:	e7cd      	b.n	8007156 <_scanf_float+0x36e>
 80071ba:	1d1a      	adds	r2, r3, #4
 80071bc:	0749      	lsls	r1, r1, #29
 80071be:	d4d7      	bmi.n	8007170 <_scanf_float+0x388>
 80071c0:	9906      	ldr	r1, [sp, #24]
 80071c2:	0020      	movs	r0, r4
 80071c4:	600a      	str	r2, [r1, #0]
 80071c6:	681f      	ldr	r7, [r3, #0]
 80071c8:	0022      	movs	r2, r4
 80071ca:	002b      	movs	r3, r5
 80071cc:	0029      	movs	r1, r5
 80071ce:	f7fb f967 	bl	80024a0 <__aeabi_dcmpun>
 80071d2:	2800      	cmp	r0, #0
 80071d4:	d004      	beq.n	80071e0 <_scanf_float+0x3f8>
 80071d6:	4807      	ldr	r0, [pc, #28]	; (80071f4 <_scanf_float+0x40c>)
 80071d8:	f000 f80e 	bl	80071f8 <nanf>
 80071dc:	6038      	str	r0, [r7, #0]
 80071de:	e7cc      	b.n	800717a <_scanf_float+0x392>
 80071e0:	0020      	movs	r0, r4
 80071e2:	0029      	movs	r1, r5
 80071e4:	f7fb fa06 	bl	80025f4 <__aeabi_d2f>
 80071e8:	e7f8      	b.n	80071dc <_scanf_float+0x3f4>
 80071ea:	2300      	movs	r3, #0
 80071ec:	e640      	b.n	8006e70 <_scanf_float+0x88>
 80071ee:	46c0      	nop			; (mov r8, r8)
 80071f0:	0800b0d8 	.word	0x0800b0d8
 80071f4:	0800b4e0 	.word	0x0800b4e0

080071f8 <nanf>:
 80071f8:	4800      	ldr	r0, [pc, #0]	; (80071fc <nanf+0x4>)
 80071fa:	4770      	bx	lr
 80071fc:	7fc00000 	.word	0x7fc00000

08007200 <siprintf>:
 8007200:	b40e      	push	{r1, r2, r3}
 8007202:	b500      	push	{lr}
 8007204:	490b      	ldr	r1, [pc, #44]	; (8007234 <siprintf+0x34>)
 8007206:	b09c      	sub	sp, #112	; 0x70
 8007208:	ab1d      	add	r3, sp, #116	; 0x74
 800720a:	9002      	str	r0, [sp, #8]
 800720c:	9006      	str	r0, [sp, #24]
 800720e:	9107      	str	r1, [sp, #28]
 8007210:	9104      	str	r1, [sp, #16]
 8007212:	4809      	ldr	r0, [pc, #36]	; (8007238 <siprintf+0x38>)
 8007214:	4909      	ldr	r1, [pc, #36]	; (800723c <siprintf+0x3c>)
 8007216:	cb04      	ldmia	r3!, {r2}
 8007218:	9105      	str	r1, [sp, #20]
 800721a:	6800      	ldr	r0, [r0, #0]
 800721c:	a902      	add	r1, sp, #8
 800721e:	9301      	str	r3, [sp, #4]
 8007220:	f002 ff5c 	bl	800a0dc <_svfiprintf_r>
 8007224:	2300      	movs	r3, #0
 8007226:	9a02      	ldr	r2, [sp, #8]
 8007228:	7013      	strb	r3, [r2, #0]
 800722a:	b01c      	add	sp, #112	; 0x70
 800722c:	bc08      	pop	{r3}
 800722e:	b003      	add	sp, #12
 8007230:	4718      	bx	r3
 8007232:	46c0      	nop			; (mov r8, r8)
 8007234:	7fffffff 	.word	0x7fffffff
 8007238:	20000004 	.word	0x20000004
 800723c:	ffff0208 	.word	0xffff0208

08007240 <sulp>:
 8007240:	b570      	push	{r4, r5, r6, lr}
 8007242:	0016      	movs	r6, r2
 8007244:	000d      	movs	r5, r1
 8007246:	f002 fc93 	bl	8009b70 <__ulp>
 800724a:	2e00      	cmp	r6, #0
 800724c:	d00d      	beq.n	800726a <sulp+0x2a>
 800724e:	236b      	movs	r3, #107	; 0x6b
 8007250:	006a      	lsls	r2, r5, #1
 8007252:	0d52      	lsrs	r2, r2, #21
 8007254:	1a9b      	subs	r3, r3, r2
 8007256:	2b00      	cmp	r3, #0
 8007258:	dd07      	ble.n	800726a <sulp+0x2a>
 800725a:	2400      	movs	r4, #0
 800725c:	4a03      	ldr	r2, [pc, #12]	; (800726c <sulp+0x2c>)
 800725e:	051b      	lsls	r3, r3, #20
 8007260:	189d      	adds	r5, r3, r2
 8007262:	002b      	movs	r3, r5
 8007264:	0022      	movs	r2, r4
 8007266:	f7fa fb1d 	bl	80018a4 <__aeabi_dmul>
 800726a:	bd70      	pop	{r4, r5, r6, pc}
 800726c:	3ff00000 	.word	0x3ff00000

08007270 <_strtod_l>:
 8007270:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007272:	001d      	movs	r5, r3
 8007274:	2300      	movs	r3, #0
 8007276:	b0a5      	sub	sp, #148	; 0x94
 8007278:	9320      	str	r3, [sp, #128]	; 0x80
 800727a:	4bac      	ldr	r3, [pc, #688]	; (800752c <_strtod_l+0x2bc>)
 800727c:	9005      	str	r0, [sp, #20]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	9108      	str	r1, [sp, #32]
 8007282:	0018      	movs	r0, r3
 8007284:	9307      	str	r3, [sp, #28]
 8007286:	921b      	str	r2, [sp, #108]	; 0x6c
 8007288:	f7f8 ff3e 	bl	8000108 <strlen>
 800728c:	2600      	movs	r6, #0
 800728e:	0004      	movs	r4, r0
 8007290:	2700      	movs	r7, #0
 8007292:	9b08      	ldr	r3, [sp, #32]
 8007294:	931f      	str	r3, [sp, #124]	; 0x7c
 8007296:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8007298:	7813      	ldrb	r3, [r2, #0]
 800729a:	2b2b      	cmp	r3, #43	; 0x2b
 800729c:	d058      	beq.n	8007350 <_strtod_l+0xe0>
 800729e:	d844      	bhi.n	800732a <_strtod_l+0xba>
 80072a0:	2b0d      	cmp	r3, #13
 80072a2:	d83d      	bhi.n	8007320 <_strtod_l+0xb0>
 80072a4:	2b08      	cmp	r3, #8
 80072a6:	d83d      	bhi.n	8007324 <_strtod_l+0xb4>
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d047      	beq.n	800733c <_strtod_l+0xcc>
 80072ac:	2300      	movs	r3, #0
 80072ae:	930e      	str	r3, [sp, #56]	; 0x38
 80072b0:	2200      	movs	r2, #0
 80072b2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80072b4:	920a      	str	r2, [sp, #40]	; 0x28
 80072b6:	9306      	str	r3, [sp, #24]
 80072b8:	781b      	ldrb	r3, [r3, #0]
 80072ba:	2b30      	cmp	r3, #48	; 0x30
 80072bc:	d000      	beq.n	80072c0 <_strtod_l+0x50>
 80072be:	e07f      	b.n	80073c0 <_strtod_l+0x150>
 80072c0:	9b06      	ldr	r3, [sp, #24]
 80072c2:	3220      	adds	r2, #32
 80072c4:	785b      	ldrb	r3, [r3, #1]
 80072c6:	4393      	bics	r3, r2
 80072c8:	2b58      	cmp	r3, #88	; 0x58
 80072ca:	d000      	beq.n	80072ce <_strtod_l+0x5e>
 80072cc:	e06e      	b.n	80073ac <_strtod_l+0x13c>
 80072ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80072d0:	9502      	str	r5, [sp, #8]
 80072d2:	9301      	str	r3, [sp, #4]
 80072d4:	ab20      	add	r3, sp, #128	; 0x80
 80072d6:	9300      	str	r3, [sp, #0]
 80072d8:	4a95      	ldr	r2, [pc, #596]	; (8007530 <_strtod_l+0x2c0>)
 80072da:	ab21      	add	r3, sp, #132	; 0x84
 80072dc:	9805      	ldr	r0, [sp, #20]
 80072de:	a91f      	add	r1, sp, #124	; 0x7c
 80072e0:	f001 fd84 	bl	8008dec <__gethex>
 80072e4:	2307      	movs	r3, #7
 80072e6:	0005      	movs	r5, r0
 80072e8:	0004      	movs	r4, r0
 80072ea:	401d      	ands	r5, r3
 80072ec:	4218      	tst	r0, r3
 80072ee:	d006      	beq.n	80072fe <_strtod_l+0x8e>
 80072f0:	2d06      	cmp	r5, #6
 80072f2:	d12f      	bne.n	8007354 <_strtod_l+0xe4>
 80072f4:	9b06      	ldr	r3, [sp, #24]
 80072f6:	3301      	adds	r3, #1
 80072f8:	931f      	str	r3, [sp, #124]	; 0x7c
 80072fa:	2300      	movs	r3, #0
 80072fc:	930e      	str	r3, [sp, #56]	; 0x38
 80072fe:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007300:	2b00      	cmp	r3, #0
 8007302:	d002      	beq.n	800730a <_strtod_l+0x9a>
 8007304:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007306:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8007308:	601a      	str	r2, [r3, #0]
 800730a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800730c:	2b00      	cmp	r3, #0
 800730e:	d01c      	beq.n	800734a <_strtod_l+0xda>
 8007310:	2380      	movs	r3, #128	; 0x80
 8007312:	0032      	movs	r2, r6
 8007314:	061b      	lsls	r3, r3, #24
 8007316:	18fb      	adds	r3, r7, r3
 8007318:	0010      	movs	r0, r2
 800731a:	0019      	movs	r1, r3
 800731c:	b025      	add	sp, #148	; 0x94
 800731e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007320:	2b20      	cmp	r3, #32
 8007322:	d1c3      	bne.n	80072ac <_strtod_l+0x3c>
 8007324:	3201      	adds	r2, #1
 8007326:	921f      	str	r2, [sp, #124]	; 0x7c
 8007328:	e7b5      	b.n	8007296 <_strtod_l+0x26>
 800732a:	2b2d      	cmp	r3, #45	; 0x2d
 800732c:	d1be      	bne.n	80072ac <_strtod_l+0x3c>
 800732e:	3b2c      	subs	r3, #44	; 0x2c
 8007330:	930e      	str	r3, [sp, #56]	; 0x38
 8007332:	1c53      	adds	r3, r2, #1
 8007334:	931f      	str	r3, [sp, #124]	; 0x7c
 8007336:	7853      	ldrb	r3, [r2, #1]
 8007338:	2b00      	cmp	r3, #0
 800733a:	d1b9      	bne.n	80072b0 <_strtod_l+0x40>
 800733c:	9b08      	ldr	r3, [sp, #32]
 800733e:	931f      	str	r3, [sp, #124]	; 0x7c
 8007340:	2300      	movs	r3, #0
 8007342:	930e      	str	r3, [sp, #56]	; 0x38
 8007344:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007346:	2b00      	cmp	r3, #0
 8007348:	d1dc      	bne.n	8007304 <_strtod_l+0x94>
 800734a:	0032      	movs	r2, r6
 800734c:	003b      	movs	r3, r7
 800734e:	e7e3      	b.n	8007318 <_strtod_l+0xa8>
 8007350:	2300      	movs	r3, #0
 8007352:	e7ed      	b.n	8007330 <_strtod_l+0xc0>
 8007354:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007356:	2a00      	cmp	r2, #0
 8007358:	d007      	beq.n	800736a <_strtod_l+0xfa>
 800735a:	2135      	movs	r1, #53	; 0x35
 800735c:	a822      	add	r0, sp, #136	; 0x88
 800735e:	f002 fd08 	bl	8009d72 <__copybits>
 8007362:	9920      	ldr	r1, [sp, #128]	; 0x80
 8007364:	9805      	ldr	r0, [sp, #20]
 8007366:	f002 f8c3 	bl	80094f0 <_Bfree>
 800736a:	1e68      	subs	r0, r5, #1
 800736c:	2804      	cmp	r0, #4
 800736e:	d806      	bhi.n	800737e <_strtod_l+0x10e>
 8007370:	f7f8 fed2 	bl	8000118 <__gnu_thumb1_case_uqi>
 8007374:	1816030b 	.word	0x1816030b
 8007378:	0b          	.byte	0x0b
 8007379:	00          	.byte	0x00
 800737a:	9e22      	ldr	r6, [sp, #136]	; 0x88
 800737c:	9f23      	ldr	r7, [sp, #140]	; 0x8c
 800737e:	0723      	lsls	r3, r4, #28
 8007380:	d5bd      	bpl.n	80072fe <_strtod_l+0x8e>
 8007382:	2380      	movs	r3, #128	; 0x80
 8007384:	061b      	lsls	r3, r3, #24
 8007386:	431f      	orrs	r7, r3
 8007388:	e7b9      	b.n	80072fe <_strtod_l+0x8e>
 800738a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800738c:	4a69      	ldr	r2, [pc, #420]	; (8007534 <_strtod_l+0x2c4>)
 800738e:	496a      	ldr	r1, [pc, #424]	; (8007538 <_strtod_l+0x2c8>)
 8007390:	401a      	ands	r2, r3
 8007392:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007394:	9e22      	ldr	r6, [sp, #136]	; 0x88
 8007396:	185b      	adds	r3, r3, r1
 8007398:	051b      	lsls	r3, r3, #20
 800739a:	431a      	orrs	r2, r3
 800739c:	0017      	movs	r7, r2
 800739e:	e7ee      	b.n	800737e <_strtod_l+0x10e>
 80073a0:	4f66      	ldr	r7, [pc, #408]	; (800753c <_strtod_l+0x2cc>)
 80073a2:	e7ec      	b.n	800737e <_strtod_l+0x10e>
 80073a4:	2601      	movs	r6, #1
 80073a6:	4f66      	ldr	r7, [pc, #408]	; (8007540 <_strtod_l+0x2d0>)
 80073a8:	4276      	negs	r6, r6
 80073aa:	e7e8      	b.n	800737e <_strtod_l+0x10e>
 80073ac:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80073ae:	1c5a      	adds	r2, r3, #1
 80073b0:	921f      	str	r2, [sp, #124]	; 0x7c
 80073b2:	785b      	ldrb	r3, [r3, #1]
 80073b4:	2b30      	cmp	r3, #48	; 0x30
 80073b6:	d0f9      	beq.n	80073ac <_strtod_l+0x13c>
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d0a0      	beq.n	80072fe <_strtod_l+0x8e>
 80073bc:	2301      	movs	r3, #1
 80073be:	930a      	str	r3, [sp, #40]	; 0x28
 80073c0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80073c2:	220a      	movs	r2, #10
 80073c4:	9310      	str	r3, [sp, #64]	; 0x40
 80073c6:	2300      	movs	r3, #0
 80073c8:	930f      	str	r3, [sp, #60]	; 0x3c
 80073ca:	930b      	str	r3, [sp, #44]	; 0x2c
 80073cc:	9309      	str	r3, [sp, #36]	; 0x24
 80073ce:	981f      	ldr	r0, [sp, #124]	; 0x7c
 80073d0:	7805      	ldrb	r5, [r0, #0]
 80073d2:	002b      	movs	r3, r5
 80073d4:	3b30      	subs	r3, #48	; 0x30
 80073d6:	b2d9      	uxtb	r1, r3
 80073d8:	2909      	cmp	r1, #9
 80073da:	d927      	bls.n	800742c <_strtod_l+0x1bc>
 80073dc:	0022      	movs	r2, r4
 80073de:	9907      	ldr	r1, [sp, #28]
 80073e0:	f002 ff94 	bl	800a30c <strncmp>
 80073e4:	2800      	cmp	r0, #0
 80073e6:	d033      	beq.n	8007450 <_strtod_l+0x1e0>
 80073e8:	2000      	movs	r0, #0
 80073ea:	002b      	movs	r3, r5
 80073ec:	4684      	mov	ip, r0
 80073ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80073f0:	900c      	str	r0, [sp, #48]	; 0x30
 80073f2:	9206      	str	r2, [sp, #24]
 80073f4:	2220      	movs	r2, #32
 80073f6:	0019      	movs	r1, r3
 80073f8:	4391      	bics	r1, r2
 80073fa:	000a      	movs	r2, r1
 80073fc:	2100      	movs	r1, #0
 80073fe:	9107      	str	r1, [sp, #28]
 8007400:	2a45      	cmp	r2, #69	; 0x45
 8007402:	d000      	beq.n	8007406 <_strtod_l+0x196>
 8007404:	e0c5      	b.n	8007592 <_strtod_l+0x322>
 8007406:	9b06      	ldr	r3, [sp, #24]
 8007408:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800740a:	4303      	orrs	r3, r0
 800740c:	4313      	orrs	r3, r2
 800740e:	428b      	cmp	r3, r1
 8007410:	d094      	beq.n	800733c <_strtod_l+0xcc>
 8007412:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007414:	9308      	str	r3, [sp, #32]
 8007416:	3301      	adds	r3, #1
 8007418:	931f      	str	r3, [sp, #124]	; 0x7c
 800741a:	9b08      	ldr	r3, [sp, #32]
 800741c:	785b      	ldrb	r3, [r3, #1]
 800741e:	2b2b      	cmp	r3, #43	; 0x2b
 8007420:	d076      	beq.n	8007510 <_strtod_l+0x2a0>
 8007422:	000c      	movs	r4, r1
 8007424:	2b2d      	cmp	r3, #45	; 0x2d
 8007426:	d179      	bne.n	800751c <_strtod_l+0x2ac>
 8007428:	2401      	movs	r4, #1
 800742a:	e072      	b.n	8007512 <_strtod_l+0x2a2>
 800742c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800742e:	2908      	cmp	r1, #8
 8007430:	dc09      	bgt.n	8007446 <_strtod_l+0x1d6>
 8007432:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007434:	4351      	muls	r1, r2
 8007436:	185b      	adds	r3, r3, r1
 8007438:	930b      	str	r3, [sp, #44]	; 0x2c
 800743a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800743c:	3001      	adds	r0, #1
 800743e:	3301      	adds	r3, #1
 8007440:	9309      	str	r3, [sp, #36]	; 0x24
 8007442:	901f      	str	r0, [sp, #124]	; 0x7c
 8007444:	e7c3      	b.n	80073ce <_strtod_l+0x15e>
 8007446:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007448:	4351      	muls	r1, r2
 800744a:	185b      	adds	r3, r3, r1
 800744c:	930f      	str	r3, [sp, #60]	; 0x3c
 800744e:	e7f4      	b.n	800743a <_strtod_l+0x1ca>
 8007450:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007452:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007454:	191c      	adds	r4, r3, r4
 8007456:	941f      	str	r4, [sp, #124]	; 0x7c
 8007458:	7823      	ldrb	r3, [r4, #0]
 800745a:	2a00      	cmp	r2, #0
 800745c:	d039      	beq.n	80074d2 <_strtod_l+0x262>
 800745e:	900c      	str	r0, [sp, #48]	; 0x30
 8007460:	9206      	str	r2, [sp, #24]
 8007462:	001a      	movs	r2, r3
 8007464:	3a30      	subs	r2, #48	; 0x30
 8007466:	2a09      	cmp	r2, #9
 8007468:	d912      	bls.n	8007490 <_strtod_l+0x220>
 800746a:	2201      	movs	r2, #1
 800746c:	4694      	mov	ip, r2
 800746e:	e7c1      	b.n	80073f4 <_strtod_l+0x184>
 8007470:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007472:	3001      	adds	r0, #1
 8007474:	1c5a      	adds	r2, r3, #1
 8007476:	921f      	str	r2, [sp, #124]	; 0x7c
 8007478:	785b      	ldrb	r3, [r3, #1]
 800747a:	2b30      	cmp	r3, #48	; 0x30
 800747c:	d0f8      	beq.n	8007470 <_strtod_l+0x200>
 800747e:	001a      	movs	r2, r3
 8007480:	3a31      	subs	r2, #49	; 0x31
 8007482:	2a08      	cmp	r2, #8
 8007484:	d83f      	bhi.n	8007506 <_strtod_l+0x296>
 8007486:	900c      	str	r0, [sp, #48]	; 0x30
 8007488:	2000      	movs	r0, #0
 800748a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800748c:	9006      	str	r0, [sp, #24]
 800748e:	9210      	str	r2, [sp, #64]	; 0x40
 8007490:	001a      	movs	r2, r3
 8007492:	1c41      	adds	r1, r0, #1
 8007494:	3a30      	subs	r2, #48	; 0x30
 8007496:	2b30      	cmp	r3, #48	; 0x30
 8007498:	d015      	beq.n	80074c6 <_strtod_l+0x256>
 800749a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800749c:	185b      	adds	r3, r3, r1
 800749e:	210a      	movs	r1, #10
 80074a0:	930c      	str	r3, [sp, #48]	; 0x30
 80074a2:	9b06      	ldr	r3, [sp, #24]
 80074a4:	18c4      	adds	r4, r0, r3
 80074a6:	42a3      	cmp	r3, r4
 80074a8:	d115      	bne.n	80074d6 <_strtod_l+0x266>
 80074aa:	9906      	ldr	r1, [sp, #24]
 80074ac:	9b06      	ldr	r3, [sp, #24]
 80074ae:	3101      	adds	r1, #1
 80074b0:	1809      	adds	r1, r1, r0
 80074b2:	181b      	adds	r3, r3, r0
 80074b4:	9106      	str	r1, [sp, #24]
 80074b6:	2b08      	cmp	r3, #8
 80074b8:	dc1b      	bgt.n	80074f2 <_strtod_l+0x282>
 80074ba:	230a      	movs	r3, #10
 80074bc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80074be:	434b      	muls	r3, r1
 80074c0:	2100      	movs	r1, #0
 80074c2:	18d3      	adds	r3, r2, r3
 80074c4:	930b      	str	r3, [sp, #44]	; 0x2c
 80074c6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80074c8:	0008      	movs	r0, r1
 80074ca:	1c5a      	adds	r2, r3, #1
 80074cc:	921f      	str	r2, [sp, #124]	; 0x7c
 80074ce:	785b      	ldrb	r3, [r3, #1]
 80074d0:	e7c7      	b.n	8007462 <_strtod_l+0x1f2>
 80074d2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80074d4:	e7d1      	b.n	800747a <_strtod_l+0x20a>
 80074d6:	2b08      	cmp	r3, #8
 80074d8:	dc04      	bgt.n	80074e4 <_strtod_l+0x274>
 80074da:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80074dc:	434d      	muls	r5, r1
 80074de:	950b      	str	r5, [sp, #44]	; 0x2c
 80074e0:	3301      	adds	r3, #1
 80074e2:	e7e0      	b.n	80074a6 <_strtod_l+0x236>
 80074e4:	1c5d      	adds	r5, r3, #1
 80074e6:	2d10      	cmp	r5, #16
 80074e8:	dcfa      	bgt.n	80074e0 <_strtod_l+0x270>
 80074ea:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80074ec:	434d      	muls	r5, r1
 80074ee:	950f      	str	r5, [sp, #60]	; 0x3c
 80074f0:	e7f6      	b.n	80074e0 <_strtod_l+0x270>
 80074f2:	9b06      	ldr	r3, [sp, #24]
 80074f4:	2100      	movs	r1, #0
 80074f6:	2b10      	cmp	r3, #16
 80074f8:	dce5      	bgt.n	80074c6 <_strtod_l+0x256>
 80074fa:	230a      	movs	r3, #10
 80074fc:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80074fe:	4343      	muls	r3, r0
 8007500:	18d3      	adds	r3, r2, r3
 8007502:	930f      	str	r3, [sp, #60]	; 0x3c
 8007504:	e7df      	b.n	80074c6 <_strtod_l+0x256>
 8007506:	2200      	movs	r2, #0
 8007508:	920c      	str	r2, [sp, #48]	; 0x30
 800750a:	9206      	str	r2, [sp, #24]
 800750c:	3201      	adds	r2, #1
 800750e:	e7ad      	b.n	800746c <_strtod_l+0x1fc>
 8007510:	2400      	movs	r4, #0
 8007512:	9b08      	ldr	r3, [sp, #32]
 8007514:	3302      	adds	r3, #2
 8007516:	931f      	str	r3, [sp, #124]	; 0x7c
 8007518:	9b08      	ldr	r3, [sp, #32]
 800751a:	789b      	ldrb	r3, [r3, #2]
 800751c:	001a      	movs	r2, r3
 800751e:	3a30      	subs	r2, #48	; 0x30
 8007520:	2a09      	cmp	r2, #9
 8007522:	d913      	bls.n	800754c <_strtod_l+0x2dc>
 8007524:	9a08      	ldr	r2, [sp, #32]
 8007526:	921f      	str	r2, [sp, #124]	; 0x7c
 8007528:	2200      	movs	r2, #0
 800752a:	e031      	b.n	8007590 <_strtod_l+0x320>
 800752c:	0800b328 	.word	0x0800b328
 8007530:	0800b0e0 	.word	0x0800b0e0
 8007534:	ffefffff 	.word	0xffefffff
 8007538:	00000433 	.word	0x00000433
 800753c:	7ff00000 	.word	0x7ff00000
 8007540:	7fffffff 	.word	0x7fffffff
 8007544:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007546:	1c5a      	adds	r2, r3, #1
 8007548:	921f      	str	r2, [sp, #124]	; 0x7c
 800754a:	785b      	ldrb	r3, [r3, #1]
 800754c:	2b30      	cmp	r3, #48	; 0x30
 800754e:	d0f9      	beq.n	8007544 <_strtod_l+0x2d4>
 8007550:	2200      	movs	r2, #0
 8007552:	9207      	str	r2, [sp, #28]
 8007554:	001a      	movs	r2, r3
 8007556:	3a31      	subs	r2, #49	; 0x31
 8007558:	2a08      	cmp	r2, #8
 800755a:	d81a      	bhi.n	8007592 <_strtod_l+0x322>
 800755c:	3b30      	subs	r3, #48	; 0x30
 800755e:	001a      	movs	r2, r3
 8007560:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007562:	9307      	str	r3, [sp, #28]
 8007564:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007566:	1c59      	adds	r1, r3, #1
 8007568:	911f      	str	r1, [sp, #124]	; 0x7c
 800756a:	785b      	ldrb	r3, [r3, #1]
 800756c:	001d      	movs	r5, r3
 800756e:	3d30      	subs	r5, #48	; 0x30
 8007570:	2d09      	cmp	r5, #9
 8007572:	d939      	bls.n	80075e8 <_strtod_l+0x378>
 8007574:	9d07      	ldr	r5, [sp, #28]
 8007576:	1b49      	subs	r1, r1, r5
 8007578:	4db0      	ldr	r5, [pc, #704]	; (800783c <_strtod_l+0x5cc>)
 800757a:	9507      	str	r5, [sp, #28]
 800757c:	2908      	cmp	r1, #8
 800757e:	dc03      	bgt.n	8007588 <_strtod_l+0x318>
 8007580:	9207      	str	r2, [sp, #28]
 8007582:	42aa      	cmp	r2, r5
 8007584:	dd00      	ble.n	8007588 <_strtod_l+0x318>
 8007586:	9507      	str	r5, [sp, #28]
 8007588:	2c00      	cmp	r4, #0
 800758a:	d002      	beq.n	8007592 <_strtod_l+0x322>
 800758c:	9a07      	ldr	r2, [sp, #28]
 800758e:	4252      	negs	r2, r2
 8007590:	9207      	str	r2, [sp, #28]
 8007592:	9a06      	ldr	r2, [sp, #24]
 8007594:	2a00      	cmp	r2, #0
 8007596:	d14b      	bne.n	8007630 <_strtod_l+0x3c0>
 8007598:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800759a:	4310      	orrs	r0, r2
 800759c:	d000      	beq.n	80075a0 <_strtod_l+0x330>
 800759e:	e6ae      	b.n	80072fe <_strtod_l+0x8e>
 80075a0:	4662      	mov	r2, ip
 80075a2:	2a00      	cmp	r2, #0
 80075a4:	d000      	beq.n	80075a8 <_strtod_l+0x338>
 80075a6:	e6c9      	b.n	800733c <_strtod_l+0xcc>
 80075a8:	2b69      	cmp	r3, #105	; 0x69
 80075aa:	d025      	beq.n	80075f8 <_strtod_l+0x388>
 80075ac:	dc21      	bgt.n	80075f2 <_strtod_l+0x382>
 80075ae:	2b49      	cmp	r3, #73	; 0x49
 80075b0:	d022      	beq.n	80075f8 <_strtod_l+0x388>
 80075b2:	2b4e      	cmp	r3, #78	; 0x4e
 80075b4:	d000      	beq.n	80075b8 <_strtod_l+0x348>
 80075b6:	e6c1      	b.n	800733c <_strtod_l+0xcc>
 80075b8:	49a1      	ldr	r1, [pc, #644]	; (8007840 <_strtod_l+0x5d0>)
 80075ba:	a81f      	add	r0, sp, #124	; 0x7c
 80075bc:	f001 fe64 	bl	8009288 <__match>
 80075c0:	2800      	cmp	r0, #0
 80075c2:	d100      	bne.n	80075c6 <_strtod_l+0x356>
 80075c4:	e6ba      	b.n	800733c <_strtod_l+0xcc>
 80075c6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80075c8:	781b      	ldrb	r3, [r3, #0]
 80075ca:	2b28      	cmp	r3, #40	; 0x28
 80075cc:	d12a      	bne.n	8007624 <_strtod_l+0x3b4>
 80075ce:	499d      	ldr	r1, [pc, #628]	; (8007844 <_strtod_l+0x5d4>)
 80075d0:	aa22      	add	r2, sp, #136	; 0x88
 80075d2:	a81f      	add	r0, sp, #124	; 0x7c
 80075d4:	f001 fe6c 	bl	80092b0 <__hexnan>
 80075d8:	2805      	cmp	r0, #5
 80075da:	d123      	bne.n	8007624 <_strtod_l+0x3b4>
 80075dc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80075de:	4a9a      	ldr	r2, [pc, #616]	; (8007848 <_strtod_l+0x5d8>)
 80075e0:	9e22      	ldr	r6, [sp, #136]	; 0x88
 80075e2:	431a      	orrs	r2, r3
 80075e4:	0017      	movs	r7, r2
 80075e6:	e68a      	b.n	80072fe <_strtod_l+0x8e>
 80075e8:	210a      	movs	r1, #10
 80075ea:	434a      	muls	r2, r1
 80075ec:	18d2      	adds	r2, r2, r3
 80075ee:	3a30      	subs	r2, #48	; 0x30
 80075f0:	e7b8      	b.n	8007564 <_strtod_l+0x2f4>
 80075f2:	2b6e      	cmp	r3, #110	; 0x6e
 80075f4:	d0e0      	beq.n	80075b8 <_strtod_l+0x348>
 80075f6:	e6a1      	b.n	800733c <_strtod_l+0xcc>
 80075f8:	4994      	ldr	r1, [pc, #592]	; (800784c <_strtod_l+0x5dc>)
 80075fa:	a81f      	add	r0, sp, #124	; 0x7c
 80075fc:	f001 fe44 	bl	8009288 <__match>
 8007600:	2800      	cmp	r0, #0
 8007602:	d100      	bne.n	8007606 <_strtod_l+0x396>
 8007604:	e69a      	b.n	800733c <_strtod_l+0xcc>
 8007606:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007608:	4991      	ldr	r1, [pc, #580]	; (8007850 <_strtod_l+0x5e0>)
 800760a:	3b01      	subs	r3, #1
 800760c:	a81f      	add	r0, sp, #124	; 0x7c
 800760e:	931f      	str	r3, [sp, #124]	; 0x7c
 8007610:	f001 fe3a 	bl	8009288 <__match>
 8007614:	2800      	cmp	r0, #0
 8007616:	d102      	bne.n	800761e <_strtod_l+0x3ae>
 8007618:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800761a:	3301      	adds	r3, #1
 800761c:	931f      	str	r3, [sp, #124]	; 0x7c
 800761e:	2600      	movs	r6, #0
 8007620:	4f89      	ldr	r7, [pc, #548]	; (8007848 <_strtod_l+0x5d8>)
 8007622:	e66c      	b.n	80072fe <_strtod_l+0x8e>
 8007624:	488b      	ldr	r0, [pc, #556]	; (8007854 <_strtod_l+0x5e4>)
 8007626:	f002 fe59 	bl	800a2dc <nan>
 800762a:	0006      	movs	r6, r0
 800762c:	000f      	movs	r7, r1
 800762e:	e666      	b.n	80072fe <_strtod_l+0x8e>
 8007630:	9b07      	ldr	r3, [sp, #28]
 8007632:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007634:	1a9b      	subs	r3, r3, r2
 8007636:	930a      	str	r3, [sp, #40]	; 0x28
 8007638:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800763a:	2b00      	cmp	r3, #0
 800763c:	d101      	bne.n	8007642 <_strtod_l+0x3d2>
 800763e:	9b06      	ldr	r3, [sp, #24]
 8007640:	9309      	str	r3, [sp, #36]	; 0x24
 8007642:	9c06      	ldr	r4, [sp, #24]
 8007644:	2c10      	cmp	r4, #16
 8007646:	dd00      	ble.n	800764a <_strtod_l+0x3da>
 8007648:	2410      	movs	r4, #16
 800764a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800764c:	f7fa ffac 	bl	80025a8 <__aeabi_ui2d>
 8007650:	9b06      	ldr	r3, [sp, #24]
 8007652:	0006      	movs	r6, r0
 8007654:	000f      	movs	r7, r1
 8007656:	2b09      	cmp	r3, #9
 8007658:	dd15      	ble.n	8007686 <_strtod_l+0x416>
 800765a:	0022      	movs	r2, r4
 800765c:	4b7e      	ldr	r3, [pc, #504]	; (8007858 <_strtod_l+0x5e8>)
 800765e:	3a09      	subs	r2, #9
 8007660:	00d2      	lsls	r2, r2, #3
 8007662:	189b      	adds	r3, r3, r2
 8007664:	681a      	ldr	r2, [r3, #0]
 8007666:	685b      	ldr	r3, [r3, #4]
 8007668:	f7fa f91c 	bl	80018a4 <__aeabi_dmul>
 800766c:	0006      	movs	r6, r0
 800766e:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8007670:	000f      	movs	r7, r1
 8007672:	f7fa ff99 	bl	80025a8 <__aeabi_ui2d>
 8007676:	0002      	movs	r2, r0
 8007678:	000b      	movs	r3, r1
 800767a:	0030      	movs	r0, r6
 800767c:	0039      	movs	r1, r7
 800767e:	f7f9 f9d3 	bl	8000a28 <__aeabi_dadd>
 8007682:	0006      	movs	r6, r0
 8007684:	000f      	movs	r7, r1
 8007686:	9b06      	ldr	r3, [sp, #24]
 8007688:	2b0f      	cmp	r3, #15
 800768a:	dc39      	bgt.n	8007700 <_strtod_l+0x490>
 800768c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800768e:	2b00      	cmp	r3, #0
 8007690:	d100      	bne.n	8007694 <_strtod_l+0x424>
 8007692:	e634      	b.n	80072fe <_strtod_l+0x8e>
 8007694:	dd24      	ble.n	80076e0 <_strtod_l+0x470>
 8007696:	2b16      	cmp	r3, #22
 8007698:	dc09      	bgt.n	80076ae <_strtod_l+0x43e>
 800769a:	496f      	ldr	r1, [pc, #444]	; (8007858 <_strtod_l+0x5e8>)
 800769c:	00db      	lsls	r3, r3, #3
 800769e:	18c9      	adds	r1, r1, r3
 80076a0:	0032      	movs	r2, r6
 80076a2:	6808      	ldr	r0, [r1, #0]
 80076a4:	6849      	ldr	r1, [r1, #4]
 80076a6:	003b      	movs	r3, r7
 80076a8:	f7fa f8fc 	bl	80018a4 <__aeabi_dmul>
 80076ac:	e7bd      	b.n	800762a <_strtod_l+0x3ba>
 80076ae:	2325      	movs	r3, #37	; 0x25
 80076b0:	9a06      	ldr	r2, [sp, #24]
 80076b2:	1a9b      	subs	r3, r3, r2
 80076b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80076b6:	4293      	cmp	r3, r2
 80076b8:	db22      	blt.n	8007700 <_strtod_l+0x490>
 80076ba:	240f      	movs	r4, #15
 80076bc:	9b06      	ldr	r3, [sp, #24]
 80076be:	4d66      	ldr	r5, [pc, #408]	; (8007858 <_strtod_l+0x5e8>)
 80076c0:	1ae4      	subs	r4, r4, r3
 80076c2:	00e1      	lsls	r1, r4, #3
 80076c4:	1869      	adds	r1, r5, r1
 80076c6:	0032      	movs	r2, r6
 80076c8:	6808      	ldr	r0, [r1, #0]
 80076ca:	6849      	ldr	r1, [r1, #4]
 80076cc:	003b      	movs	r3, r7
 80076ce:	f7fa f8e9 	bl	80018a4 <__aeabi_dmul>
 80076d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80076d4:	1b1c      	subs	r4, r3, r4
 80076d6:	00e4      	lsls	r4, r4, #3
 80076d8:	192c      	adds	r4, r5, r4
 80076da:	6822      	ldr	r2, [r4, #0]
 80076dc:	6863      	ldr	r3, [r4, #4]
 80076de:	e7e3      	b.n	80076a8 <_strtod_l+0x438>
 80076e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80076e2:	3316      	adds	r3, #22
 80076e4:	db0c      	blt.n	8007700 <_strtod_l+0x490>
 80076e6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80076e8:	9a07      	ldr	r2, [sp, #28]
 80076ea:	0030      	movs	r0, r6
 80076ec:	1a9a      	subs	r2, r3, r2
 80076ee:	4b5a      	ldr	r3, [pc, #360]	; (8007858 <_strtod_l+0x5e8>)
 80076f0:	00d2      	lsls	r2, r2, #3
 80076f2:	189b      	adds	r3, r3, r2
 80076f4:	0039      	movs	r1, r7
 80076f6:	681a      	ldr	r2, [r3, #0]
 80076f8:	685b      	ldr	r3, [r3, #4]
 80076fa:	f7f9 fcd1 	bl	80010a0 <__aeabi_ddiv>
 80076fe:	e794      	b.n	800762a <_strtod_l+0x3ba>
 8007700:	9b06      	ldr	r3, [sp, #24]
 8007702:	1b1c      	subs	r4, r3, r4
 8007704:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007706:	18e4      	adds	r4, r4, r3
 8007708:	2c00      	cmp	r4, #0
 800770a:	dd72      	ble.n	80077f2 <_strtod_l+0x582>
 800770c:	230f      	movs	r3, #15
 800770e:	0021      	movs	r1, r4
 8007710:	4019      	ands	r1, r3
 8007712:	421c      	tst	r4, r3
 8007714:	d00a      	beq.n	800772c <_strtod_l+0x4bc>
 8007716:	00cb      	lsls	r3, r1, #3
 8007718:	494f      	ldr	r1, [pc, #316]	; (8007858 <_strtod_l+0x5e8>)
 800771a:	0032      	movs	r2, r6
 800771c:	18c9      	adds	r1, r1, r3
 800771e:	6808      	ldr	r0, [r1, #0]
 8007720:	6849      	ldr	r1, [r1, #4]
 8007722:	003b      	movs	r3, r7
 8007724:	f7fa f8be 	bl	80018a4 <__aeabi_dmul>
 8007728:	0006      	movs	r6, r0
 800772a:	000f      	movs	r7, r1
 800772c:	230f      	movs	r3, #15
 800772e:	439c      	bics	r4, r3
 8007730:	d04a      	beq.n	80077c8 <_strtod_l+0x558>
 8007732:	3326      	adds	r3, #38	; 0x26
 8007734:	33ff      	adds	r3, #255	; 0xff
 8007736:	429c      	cmp	r4, r3
 8007738:	dd22      	ble.n	8007780 <_strtod_l+0x510>
 800773a:	2300      	movs	r3, #0
 800773c:	9306      	str	r3, [sp, #24]
 800773e:	9307      	str	r3, [sp, #28]
 8007740:	930b      	str	r3, [sp, #44]	; 0x2c
 8007742:	9309      	str	r3, [sp, #36]	; 0x24
 8007744:	2322      	movs	r3, #34	; 0x22
 8007746:	2600      	movs	r6, #0
 8007748:	9a05      	ldr	r2, [sp, #20]
 800774a:	4f3f      	ldr	r7, [pc, #252]	; (8007848 <_strtod_l+0x5d8>)
 800774c:	6013      	str	r3, [r2, #0]
 800774e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007750:	42b3      	cmp	r3, r6
 8007752:	d100      	bne.n	8007756 <_strtod_l+0x4e6>
 8007754:	e5d3      	b.n	80072fe <_strtod_l+0x8e>
 8007756:	9920      	ldr	r1, [sp, #128]	; 0x80
 8007758:	9805      	ldr	r0, [sp, #20]
 800775a:	f001 fec9 	bl	80094f0 <_Bfree>
 800775e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007760:	9805      	ldr	r0, [sp, #20]
 8007762:	f001 fec5 	bl	80094f0 <_Bfree>
 8007766:	9907      	ldr	r1, [sp, #28]
 8007768:	9805      	ldr	r0, [sp, #20]
 800776a:	f001 fec1 	bl	80094f0 <_Bfree>
 800776e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007770:	9805      	ldr	r0, [sp, #20]
 8007772:	f001 febd 	bl	80094f0 <_Bfree>
 8007776:	9906      	ldr	r1, [sp, #24]
 8007778:	9805      	ldr	r0, [sp, #20]
 800777a:	f001 feb9 	bl	80094f0 <_Bfree>
 800777e:	e5be      	b.n	80072fe <_strtod_l+0x8e>
 8007780:	2300      	movs	r3, #0
 8007782:	0030      	movs	r0, r6
 8007784:	0039      	movs	r1, r7
 8007786:	4d35      	ldr	r5, [pc, #212]	; (800785c <_strtod_l+0x5ec>)
 8007788:	1124      	asrs	r4, r4, #4
 800778a:	9308      	str	r3, [sp, #32]
 800778c:	2c01      	cmp	r4, #1
 800778e:	dc1e      	bgt.n	80077ce <_strtod_l+0x55e>
 8007790:	2b00      	cmp	r3, #0
 8007792:	d001      	beq.n	8007798 <_strtod_l+0x528>
 8007794:	0006      	movs	r6, r0
 8007796:	000f      	movs	r7, r1
 8007798:	4b31      	ldr	r3, [pc, #196]	; (8007860 <_strtod_l+0x5f0>)
 800779a:	0032      	movs	r2, r6
 800779c:	18ff      	adds	r7, r7, r3
 800779e:	9b08      	ldr	r3, [sp, #32]
 80077a0:	00dd      	lsls	r5, r3, #3
 80077a2:	4b2e      	ldr	r3, [pc, #184]	; (800785c <_strtod_l+0x5ec>)
 80077a4:	195d      	adds	r5, r3, r5
 80077a6:	6828      	ldr	r0, [r5, #0]
 80077a8:	6869      	ldr	r1, [r5, #4]
 80077aa:	003b      	movs	r3, r7
 80077ac:	f7fa f87a 	bl	80018a4 <__aeabi_dmul>
 80077b0:	4b25      	ldr	r3, [pc, #148]	; (8007848 <_strtod_l+0x5d8>)
 80077b2:	4a2c      	ldr	r2, [pc, #176]	; (8007864 <_strtod_l+0x5f4>)
 80077b4:	0006      	movs	r6, r0
 80077b6:	400b      	ands	r3, r1
 80077b8:	4293      	cmp	r3, r2
 80077ba:	d8be      	bhi.n	800773a <_strtod_l+0x4ca>
 80077bc:	4a2a      	ldr	r2, [pc, #168]	; (8007868 <_strtod_l+0x5f8>)
 80077be:	4293      	cmp	r3, r2
 80077c0:	d913      	bls.n	80077ea <_strtod_l+0x57a>
 80077c2:	2601      	movs	r6, #1
 80077c4:	4f29      	ldr	r7, [pc, #164]	; (800786c <_strtod_l+0x5fc>)
 80077c6:	4276      	negs	r6, r6
 80077c8:	2300      	movs	r3, #0
 80077ca:	9308      	str	r3, [sp, #32]
 80077cc:	e087      	b.n	80078de <_strtod_l+0x66e>
 80077ce:	2201      	movs	r2, #1
 80077d0:	4214      	tst	r4, r2
 80077d2:	d004      	beq.n	80077de <_strtod_l+0x56e>
 80077d4:	682a      	ldr	r2, [r5, #0]
 80077d6:	686b      	ldr	r3, [r5, #4]
 80077d8:	f7fa f864 	bl	80018a4 <__aeabi_dmul>
 80077dc:	2301      	movs	r3, #1
 80077de:	9a08      	ldr	r2, [sp, #32]
 80077e0:	1064      	asrs	r4, r4, #1
 80077e2:	3201      	adds	r2, #1
 80077e4:	9208      	str	r2, [sp, #32]
 80077e6:	3508      	adds	r5, #8
 80077e8:	e7d0      	b.n	800778c <_strtod_l+0x51c>
 80077ea:	23d4      	movs	r3, #212	; 0xd4
 80077ec:	049b      	lsls	r3, r3, #18
 80077ee:	18cf      	adds	r7, r1, r3
 80077f0:	e7ea      	b.n	80077c8 <_strtod_l+0x558>
 80077f2:	2c00      	cmp	r4, #0
 80077f4:	d0e8      	beq.n	80077c8 <_strtod_l+0x558>
 80077f6:	4264      	negs	r4, r4
 80077f8:	220f      	movs	r2, #15
 80077fa:	0023      	movs	r3, r4
 80077fc:	4013      	ands	r3, r2
 80077fe:	4214      	tst	r4, r2
 8007800:	d00a      	beq.n	8007818 <_strtod_l+0x5a8>
 8007802:	00da      	lsls	r2, r3, #3
 8007804:	4b14      	ldr	r3, [pc, #80]	; (8007858 <_strtod_l+0x5e8>)
 8007806:	0030      	movs	r0, r6
 8007808:	189b      	adds	r3, r3, r2
 800780a:	0039      	movs	r1, r7
 800780c:	681a      	ldr	r2, [r3, #0]
 800780e:	685b      	ldr	r3, [r3, #4]
 8007810:	f7f9 fc46 	bl	80010a0 <__aeabi_ddiv>
 8007814:	0006      	movs	r6, r0
 8007816:	000f      	movs	r7, r1
 8007818:	1124      	asrs	r4, r4, #4
 800781a:	d0d5      	beq.n	80077c8 <_strtod_l+0x558>
 800781c:	2c1f      	cmp	r4, #31
 800781e:	dd27      	ble.n	8007870 <_strtod_l+0x600>
 8007820:	2300      	movs	r3, #0
 8007822:	9306      	str	r3, [sp, #24]
 8007824:	9307      	str	r3, [sp, #28]
 8007826:	930b      	str	r3, [sp, #44]	; 0x2c
 8007828:	9309      	str	r3, [sp, #36]	; 0x24
 800782a:	2322      	movs	r3, #34	; 0x22
 800782c:	9a05      	ldr	r2, [sp, #20]
 800782e:	2600      	movs	r6, #0
 8007830:	6013      	str	r3, [r2, #0]
 8007832:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007834:	2700      	movs	r7, #0
 8007836:	2b00      	cmp	r3, #0
 8007838:	d18d      	bne.n	8007756 <_strtod_l+0x4e6>
 800783a:	e560      	b.n	80072fe <_strtod_l+0x8e>
 800783c:	00004e1f 	.word	0x00004e1f
 8007840:	0800b0b1 	.word	0x0800b0b1
 8007844:	0800b0f4 	.word	0x0800b0f4
 8007848:	7ff00000 	.word	0x7ff00000
 800784c:	0800b0a9 	.word	0x0800b0a9
 8007850:	0800b234 	.word	0x0800b234
 8007854:	0800b4e0 	.word	0x0800b4e0
 8007858:	0800b3c0 	.word	0x0800b3c0
 800785c:	0800b398 	.word	0x0800b398
 8007860:	fcb00000 	.word	0xfcb00000
 8007864:	7ca00000 	.word	0x7ca00000
 8007868:	7c900000 	.word	0x7c900000
 800786c:	7fefffff 	.word	0x7fefffff
 8007870:	2310      	movs	r3, #16
 8007872:	0022      	movs	r2, r4
 8007874:	401a      	ands	r2, r3
 8007876:	9208      	str	r2, [sp, #32]
 8007878:	421c      	tst	r4, r3
 800787a:	d001      	beq.n	8007880 <_strtod_l+0x610>
 800787c:	335a      	adds	r3, #90	; 0x5a
 800787e:	9308      	str	r3, [sp, #32]
 8007880:	0030      	movs	r0, r6
 8007882:	0039      	movs	r1, r7
 8007884:	2300      	movs	r3, #0
 8007886:	4dc5      	ldr	r5, [pc, #788]	; (8007b9c <_strtod_l+0x92c>)
 8007888:	2201      	movs	r2, #1
 800788a:	4214      	tst	r4, r2
 800788c:	d004      	beq.n	8007898 <_strtod_l+0x628>
 800788e:	682a      	ldr	r2, [r5, #0]
 8007890:	686b      	ldr	r3, [r5, #4]
 8007892:	f7fa f807 	bl	80018a4 <__aeabi_dmul>
 8007896:	2301      	movs	r3, #1
 8007898:	1064      	asrs	r4, r4, #1
 800789a:	3508      	adds	r5, #8
 800789c:	2c00      	cmp	r4, #0
 800789e:	d1f3      	bne.n	8007888 <_strtod_l+0x618>
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d001      	beq.n	80078a8 <_strtod_l+0x638>
 80078a4:	0006      	movs	r6, r0
 80078a6:	000f      	movs	r7, r1
 80078a8:	9b08      	ldr	r3, [sp, #32]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d00f      	beq.n	80078ce <_strtod_l+0x65e>
 80078ae:	236b      	movs	r3, #107	; 0x6b
 80078b0:	007a      	lsls	r2, r7, #1
 80078b2:	0d52      	lsrs	r2, r2, #21
 80078b4:	0039      	movs	r1, r7
 80078b6:	1a9b      	subs	r3, r3, r2
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	dd08      	ble.n	80078ce <_strtod_l+0x65e>
 80078bc:	2b1f      	cmp	r3, #31
 80078be:	dc00      	bgt.n	80078c2 <_strtod_l+0x652>
 80078c0:	e124      	b.n	8007b0c <_strtod_l+0x89c>
 80078c2:	2600      	movs	r6, #0
 80078c4:	2b34      	cmp	r3, #52	; 0x34
 80078c6:	dc00      	bgt.n	80078ca <_strtod_l+0x65a>
 80078c8:	e119      	b.n	8007afe <_strtod_l+0x88e>
 80078ca:	27dc      	movs	r7, #220	; 0xdc
 80078cc:	04bf      	lsls	r7, r7, #18
 80078ce:	2200      	movs	r2, #0
 80078d0:	2300      	movs	r3, #0
 80078d2:	0030      	movs	r0, r6
 80078d4:	0039      	movs	r1, r7
 80078d6:	f7f8 fdb9 	bl	800044c <__aeabi_dcmpeq>
 80078da:	2800      	cmp	r0, #0
 80078dc:	d1a0      	bne.n	8007820 <_strtod_l+0x5b0>
 80078de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80078e0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80078e2:	9300      	str	r3, [sp, #0]
 80078e4:	9910      	ldr	r1, [sp, #64]	; 0x40
 80078e6:	9b06      	ldr	r3, [sp, #24]
 80078e8:	9805      	ldr	r0, [sp, #20]
 80078ea:	f001 fe69 	bl	80095c0 <__s2b>
 80078ee:	900b      	str	r0, [sp, #44]	; 0x2c
 80078f0:	2800      	cmp	r0, #0
 80078f2:	d100      	bne.n	80078f6 <_strtod_l+0x686>
 80078f4:	e721      	b.n	800773a <_strtod_l+0x4ca>
 80078f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80078f8:	9907      	ldr	r1, [sp, #28]
 80078fa:	17da      	asrs	r2, r3, #31
 80078fc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80078fe:	1a5b      	subs	r3, r3, r1
 8007900:	401a      	ands	r2, r3
 8007902:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007904:	9215      	str	r2, [sp, #84]	; 0x54
 8007906:	43db      	mvns	r3, r3
 8007908:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800790a:	17db      	asrs	r3, r3, #31
 800790c:	401a      	ands	r2, r3
 800790e:	2300      	movs	r3, #0
 8007910:	921a      	str	r2, [sp, #104]	; 0x68
 8007912:	9306      	str	r3, [sp, #24]
 8007914:	9307      	str	r3, [sp, #28]
 8007916:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007918:	9805      	ldr	r0, [sp, #20]
 800791a:	6859      	ldr	r1, [r3, #4]
 800791c:	f001 fda4 	bl	8009468 <_Balloc>
 8007920:	9009      	str	r0, [sp, #36]	; 0x24
 8007922:	2800      	cmp	r0, #0
 8007924:	d100      	bne.n	8007928 <_strtod_l+0x6b8>
 8007926:	e70d      	b.n	8007744 <_strtod_l+0x4d4>
 8007928:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800792a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800792c:	691b      	ldr	r3, [r3, #16]
 800792e:	310c      	adds	r1, #12
 8007930:	1c9a      	adds	r2, r3, #2
 8007932:	0092      	lsls	r2, r2, #2
 8007934:	300c      	adds	r0, #12
 8007936:	930c      	str	r3, [sp, #48]	; 0x30
 8007938:	f001 fd8d 	bl	8009456 <memcpy>
 800793c:	ab22      	add	r3, sp, #136	; 0x88
 800793e:	9301      	str	r3, [sp, #4]
 8007940:	ab21      	add	r3, sp, #132	; 0x84
 8007942:	9300      	str	r3, [sp, #0]
 8007944:	0032      	movs	r2, r6
 8007946:	003b      	movs	r3, r7
 8007948:	9805      	ldr	r0, [sp, #20]
 800794a:	9612      	str	r6, [sp, #72]	; 0x48
 800794c:	9713      	str	r7, [sp, #76]	; 0x4c
 800794e:	f002 f983 	bl	8009c58 <__d2b>
 8007952:	9020      	str	r0, [sp, #128]	; 0x80
 8007954:	2800      	cmp	r0, #0
 8007956:	d100      	bne.n	800795a <_strtod_l+0x6ea>
 8007958:	e6f4      	b.n	8007744 <_strtod_l+0x4d4>
 800795a:	2101      	movs	r1, #1
 800795c:	9805      	ldr	r0, [sp, #20]
 800795e:	f001 fec3 	bl	80096e8 <__i2b>
 8007962:	9007      	str	r0, [sp, #28]
 8007964:	2800      	cmp	r0, #0
 8007966:	d100      	bne.n	800796a <_strtod_l+0x6fa>
 8007968:	e6ec      	b.n	8007744 <_strtod_l+0x4d4>
 800796a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800796c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800796e:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8007970:	1ad4      	subs	r4, r2, r3
 8007972:	2b00      	cmp	r3, #0
 8007974:	db01      	blt.n	800797a <_strtod_l+0x70a>
 8007976:	9c1a      	ldr	r4, [sp, #104]	; 0x68
 8007978:	195d      	adds	r5, r3, r5
 800797a:	9908      	ldr	r1, [sp, #32]
 800797c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800797e:	1a5b      	subs	r3, r3, r1
 8007980:	2136      	movs	r1, #54	; 0x36
 8007982:	189b      	adds	r3, r3, r2
 8007984:	1a8a      	subs	r2, r1, r2
 8007986:	4986      	ldr	r1, [pc, #536]	; (8007ba0 <_strtod_l+0x930>)
 8007988:	2001      	movs	r0, #1
 800798a:	468c      	mov	ip, r1
 800798c:	2100      	movs	r1, #0
 800798e:	3b01      	subs	r3, #1
 8007990:	9110      	str	r1, [sp, #64]	; 0x40
 8007992:	9014      	str	r0, [sp, #80]	; 0x50
 8007994:	4563      	cmp	r3, ip
 8007996:	da07      	bge.n	80079a8 <_strtod_l+0x738>
 8007998:	4661      	mov	r1, ip
 800799a:	1ac9      	subs	r1, r1, r3
 800799c:	1a52      	subs	r2, r2, r1
 800799e:	291f      	cmp	r1, #31
 80079a0:	dd00      	ble.n	80079a4 <_strtod_l+0x734>
 80079a2:	e0b8      	b.n	8007b16 <_strtod_l+0x8a6>
 80079a4:	4088      	lsls	r0, r1
 80079a6:	9014      	str	r0, [sp, #80]	; 0x50
 80079a8:	18ab      	adds	r3, r5, r2
 80079aa:	930c      	str	r3, [sp, #48]	; 0x30
 80079ac:	18a4      	adds	r4, r4, r2
 80079ae:	9b08      	ldr	r3, [sp, #32]
 80079b0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80079b2:	191c      	adds	r4, r3, r4
 80079b4:	002b      	movs	r3, r5
 80079b6:	4295      	cmp	r5, r2
 80079b8:	dd00      	ble.n	80079bc <_strtod_l+0x74c>
 80079ba:	0013      	movs	r3, r2
 80079bc:	42a3      	cmp	r3, r4
 80079be:	dd00      	ble.n	80079c2 <_strtod_l+0x752>
 80079c0:	0023      	movs	r3, r4
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	dd04      	ble.n	80079d0 <_strtod_l+0x760>
 80079c6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80079c8:	1ae4      	subs	r4, r4, r3
 80079ca:	1ad2      	subs	r2, r2, r3
 80079cc:	920c      	str	r2, [sp, #48]	; 0x30
 80079ce:	1aed      	subs	r5, r5, r3
 80079d0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	dd17      	ble.n	8007a06 <_strtod_l+0x796>
 80079d6:	001a      	movs	r2, r3
 80079d8:	9907      	ldr	r1, [sp, #28]
 80079da:	9805      	ldr	r0, [sp, #20]
 80079dc:	f001 ff4a 	bl	8009874 <__pow5mult>
 80079e0:	9007      	str	r0, [sp, #28]
 80079e2:	2800      	cmp	r0, #0
 80079e4:	d100      	bne.n	80079e8 <_strtod_l+0x778>
 80079e6:	e6ad      	b.n	8007744 <_strtod_l+0x4d4>
 80079e8:	0001      	movs	r1, r0
 80079ea:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80079ec:	9805      	ldr	r0, [sp, #20]
 80079ee:	f001 fe91 	bl	8009714 <__multiply>
 80079f2:	900f      	str	r0, [sp, #60]	; 0x3c
 80079f4:	2800      	cmp	r0, #0
 80079f6:	d100      	bne.n	80079fa <_strtod_l+0x78a>
 80079f8:	e6a4      	b.n	8007744 <_strtod_l+0x4d4>
 80079fa:	9920      	ldr	r1, [sp, #128]	; 0x80
 80079fc:	9805      	ldr	r0, [sp, #20]
 80079fe:	f001 fd77 	bl	80094f0 <_Bfree>
 8007a02:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007a04:	9320      	str	r3, [sp, #128]	; 0x80
 8007a06:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	dd00      	ble.n	8007a0e <_strtod_l+0x79e>
 8007a0c:	e089      	b.n	8007b22 <_strtod_l+0x8b2>
 8007a0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	dd08      	ble.n	8007a26 <_strtod_l+0x7b6>
 8007a14:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007a16:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007a18:	9805      	ldr	r0, [sp, #20]
 8007a1a:	f001 ff2b 	bl	8009874 <__pow5mult>
 8007a1e:	9009      	str	r0, [sp, #36]	; 0x24
 8007a20:	2800      	cmp	r0, #0
 8007a22:	d100      	bne.n	8007a26 <_strtod_l+0x7b6>
 8007a24:	e68e      	b.n	8007744 <_strtod_l+0x4d4>
 8007a26:	2c00      	cmp	r4, #0
 8007a28:	dd08      	ble.n	8007a3c <_strtod_l+0x7cc>
 8007a2a:	0022      	movs	r2, r4
 8007a2c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007a2e:	9805      	ldr	r0, [sp, #20]
 8007a30:	f001 ff7c 	bl	800992c <__lshift>
 8007a34:	9009      	str	r0, [sp, #36]	; 0x24
 8007a36:	2800      	cmp	r0, #0
 8007a38:	d100      	bne.n	8007a3c <_strtod_l+0x7cc>
 8007a3a:	e683      	b.n	8007744 <_strtod_l+0x4d4>
 8007a3c:	2d00      	cmp	r5, #0
 8007a3e:	dd08      	ble.n	8007a52 <_strtod_l+0x7e2>
 8007a40:	002a      	movs	r2, r5
 8007a42:	9907      	ldr	r1, [sp, #28]
 8007a44:	9805      	ldr	r0, [sp, #20]
 8007a46:	f001 ff71 	bl	800992c <__lshift>
 8007a4a:	9007      	str	r0, [sp, #28]
 8007a4c:	2800      	cmp	r0, #0
 8007a4e:	d100      	bne.n	8007a52 <_strtod_l+0x7e2>
 8007a50:	e678      	b.n	8007744 <_strtod_l+0x4d4>
 8007a52:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007a54:	9920      	ldr	r1, [sp, #128]	; 0x80
 8007a56:	9805      	ldr	r0, [sp, #20]
 8007a58:	f001 fff2 	bl	8009a40 <__mdiff>
 8007a5c:	9006      	str	r0, [sp, #24]
 8007a5e:	2800      	cmp	r0, #0
 8007a60:	d100      	bne.n	8007a64 <_strtod_l+0x7f4>
 8007a62:	e66f      	b.n	8007744 <_strtod_l+0x4d4>
 8007a64:	2200      	movs	r2, #0
 8007a66:	68c3      	ldr	r3, [r0, #12]
 8007a68:	9907      	ldr	r1, [sp, #28]
 8007a6a:	60c2      	str	r2, [r0, #12]
 8007a6c:	930f      	str	r3, [sp, #60]	; 0x3c
 8007a6e:	f001 ffcb 	bl	8009a08 <__mcmp>
 8007a72:	2800      	cmp	r0, #0
 8007a74:	da5f      	bge.n	8007b36 <_strtod_l+0x8c6>
 8007a76:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007a78:	4333      	orrs	r3, r6
 8007a7a:	d000      	beq.n	8007a7e <_strtod_l+0x80e>
 8007a7c:	e08a      	b.n	8007b94 <_strtod_l+0x924>
 8007a7e:	033b      	lsls	r3, r7, #12
 8007a80:	d000      	beq.n	8007a84 <_strtod_l+0x814>
 8007a82:	e087      	b.n	8007b94 <_strtod_l+0x924>
 8007a84:	22d6      	movs	r2, #214	; 0xd6
 8007a86:	4b47      	ldr	r3, [pc, #284]	; (8007ba4 <_strtod_l+0x934>)
 8007a88:	04d2      	lsls	r2, r2, #19
 8007a8a:	403b      	ands	r3, r7
 8007a8c:	4293      	cmp	r3, r2
 8007a8e:	d800      	bhi.n	8007a92 <_strtod_l+0x822>
 8007a90:	e080      	b.n	8007b94 <_strtod_l+0x924>
 8007a92:	9b06      	ldr	r3, [sp, #24]
 8007a94:	695b      	ldr	r3, [r3, #20]
 8007a96:	930a      	str	r3, [sp, #40]	; 0x28
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d104      	bne.n	8007aa6 <_strtod_l+0x836>
 8007a9c:	9b06      	ldr	r3, [sp, #24]
 8007a9e:	691b      	ldr	r3, [r3, #16]
 8007aa0:	930a      	str	r3, [sp, #40]	; 0x28
 8007aa2:	2b01      	cmp	r3, #1
 8007aa4:	dd76      	ble.n	8007b94 <_strtod_l+0x924>
 8007aa6:	9906      	ldr	r1, [sp, #24]
 8007aa8:	2201      	movs	r2, #1
 8007aaa:	9805      	ldr	r0, [sp, #20]
 8007aac:	f001 ff3e 	bl	800992c <__lshift>
 8007ab0:	9907      	ldr	r1, [sp, #28]
 8007ab2:	9006      	str	r0, [sp, #24]
 8007ab4:	f001 ffa8 	bl	8009a08 <__mcmp>
 8007ab8:	2800      	cmp	r0, #0
 8007aba:	dd6b      	ble.n	8007b94 <_strtod_l+0x924>
 8007abc:	9908      	ldr	r1, [sp, #32]
 8007abe:	003b      	movs	r3, r7
 8007ac0:	4a38      	ldr	r2, [pc, #224]	; (8007ba4 <_strtod_l+0x934>)
 8007ac2:	2900      	cmp	r1, #0
 8007ac4:	d100      	bne.n	8007ac8 <_strtod_l+0x858>
 8007ac6:	e092      	b.n	8007bee <_strtod_l+0x97e>
 8007ac8:	0011      	movs	r1, r2
 8007aca:	20d6      	movs	r0, #214	; 0xd6
 8007acc:	4039      	ands	r1, r7
 8007ace:	04c0      	lsls	r0, r0, #19
 8007ad0:	4281      	cmp	r1, r0
 8007ad2:	dd00      	ble.n	8007ad6 <_strtod_l+0x866>
 8007ad4:	e08b      	b.n	8007bee <_strtod_l+0x97e>
 8007ad6:	23dc      	movs	r3, #220	; 0xdc
 8007ad8:	049b      	lsls	r3, r3, #18
 8007ada:	4299      	cmp	r1, r3
 8007adc:	dc00      	bgt.n	8007ae0 <_strtod_l+0x870>
 8007ade:	e6a4      	b.n	800782a <_strtod_l+0x5ba>
 8007ae0:	0030      	movs	r0, r6
 8007ae2:	0039      	movs	r1, r7
 8007ae4:	2200      	movs	r2, #0
 8007ae6:	4b30      	ldr	r3, [pc, #192]	; (8007ba8 <_strtod_l+0x938>)
 8007ae8:	f7f9 fedc 	bl	80018a4 <__aeabi_dmul>
 8007aec:	0006      	movs	r6, r0
 8007aee:	000f      	movs	r7, r1
 8007af0:	4308      	orrs	r0, r1
 8007af2:	d000      	beq.n	8007af6 <_strtod_l+0x886>
 8007af4:	e62f      	b.n	8007756 <_strtod_l+0x4e6>
 8007af6:	2322      	movs	r3, #34	; 0x22
 8007af8:	9a05      	ldr	r2, [sp, #20]
 8007afa:	6013      	str	r3, [r2, #0]
 8007afc:	e62b      	b.n	8007756 <_strtod_l+0x4e6>
 8007afe:	234b      	movs	r3, #75	; 0x4b
 8007b00:	1a9a      	subs	r2, r3, r2
 8007b02:	3b4c      	subs	r3, #76	; 0x4c
 8007b04:	4093      	lsls	r3, r2
 8007b06:	4019      	ands	r1, r3
 8007b08:	000f      	movs	r7, r1
 8007b0a:	e6e0      	b.n	80078ce <_strtod_l+0x65e>
 8007b0c:	2201      	movs	r2, #1
 8007b0e:	4252      	negs	r2, r2
 8007b10:	409a      	lsls	r2, r3
 8007b12:	4016      	ands	r6, r2
 8007b14:	e6db      	b.n	80078ce <_strtod_l+0x65e>
 8007b16:	4925      	ldr	r1, [pc, #148]	; (8007bac <_strtod_l+0x93c>)
 8007b18:	1acb      	subs	r3, r1, r3
 8007b1a:	0001      	movs	r1, r0
 8007b1c:	4099      	lsls	r1, r3
 8007b1e:	9110      	str	r1, [sp, #64]	; 0x40
 8007b20:	e741      	b.n	80079a6 <_strtod_l+0x736>
 8007b22:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007b24:	9920      	ldr	r1, [sp, #128]	; 0x80
 8007b26:	9805      	ldr	r0, [sp, #20]
 8007b28:	f001 ff00 	bl	800992c <__lshift>
 8007b2c:	9020      	str	r0, [sp, #128]	; 0x80
 8007b2e:	2800      	cmp	r0, #0
 8007b30:	d000      	beq.n	8007b34 <_strtod_l+0x8c4>
 8007b32:	e76c      	b.n	8007a0e <_strtod_l+0x79e>
 8007b34:	e606      	b.n	8007744 <_strtod_l+0x4d4>
 8007b36:	970c      	str	r7, [sp, #48]	; 0x30
 8007b38:	2800      	cmp	r0, #0
 8007b3a:	d176      	bne.n	8007c2a <_strtod_l+0x9ba>
 8007b3c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007b3e:	033b      	lsls	r3, r7, #12
 8007b40:	0b1b      	lsrs	r3, r3, #12
 8007b42:	2a00      	cmp	r2, #0
 8007b44:	d038      	beq.n	8007bb8 <_strtod_l+0x948>
 8007b46:	4a1a      	ldr	r2, [pc, #104]	; (8007bb0 <_strtod_l+0x940>)
 8007b48:	4293      	cmp	r3, r2
 8007b4a:	d138      	bne.n	8007bbe <_strtod_l+0x94e>
 8007b4c:	2201      	movs	r2, #1
 8007b4e:	9b08      	ldr	r3, [sp, #32]
 8007b50:	4252      	negs	r2, r2
 8007b52:	0031      	movs	r1, r6
 8007b54:	0010      	movs	r0, r2
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d00b      	beq.n	8007b72 <_strtod_l+0x902>
 8007b5a:	24d4      	movs	r4, #212	; 0xd4
 8007b5c:	4b11      	ldr	r3, [pc, #68]	; (8007ba4 <_strtod_l+0x934>)
 8007b5e:	0010      	movs	r0, r2
 8007b60:	403b      	ands	r3, r7
 8007b62:	04e4      	lsls	r4, r4, #19
 8007b64:	42a3      	cmp	r3, r4
 8007b66:	d804      	bhi.n	8007b72 <_strtod_l+0x902>
 8007b68:	306c      	adds	r0, #108	; 0x6c
 8007b6a:	0d1b      	lsrs	r3, r3, #20
 8007b6c:	1ac3      	subs	r3, r0, r3
 8007b6e:	409a      	lsls	r2, r3
 8007b70:	0010      	movs	r0, r2
 8007b72:	4281      	cmp	r1, r0
 8007b74:	d123      	bne.n	8007bbe <_strtod_l+0x94e>
 8007b76:	4b0f      	ldr	r3, [pc, #60]	; (8007bb4 <_strtod_l+0x944>)
 8007b78:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007b7a:	429a      	cmp	r2, r3
 8007b7c:	d102      	bne.n	8007b84 <_strtod_l+0x914>
 8007b7e:	1c4b      	adds	r3, r1, #1
 8007b80:	d100      	bne.n	8007b84 <_strtod_l+0x914>
 8007b82:	e5df      	b.n	8007744 <_strtod_l+0x4d4>
 8007b84:	4b07      	ldr	r3, [pc, #28]	; (8007ba4 <_strtod_l+0x934>)
 8007b86:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007b88:	2600      	movs	r6, #0
 8007b8a:	401a      	ands	r2, r3
 8007b8c:	0013      	movs	r3, r2
 8007b8e:	2280      	movs	r2, #128	; 0x80
 8007b90:	0352      	lsls	r2, r2, #13
 8007b92:	189f      	adds	r7, r3, r2
 8007b94:	9b08      	ldr	r3, [sp, #32]
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d1a2      	bne.n	8007ae0 <_strtod_l+0x870>
 8007b9a:	e5dc      	b.n	8007756 <_strtod_l+0x4e6>
 8007b9c:	0800b108 	.word	0x0800b108
 8007ba0:	fffffc02 	.word	0xfffffc02
 8007ba4:	7ff00000 	.word	0x7ff00000
 8007ba8:	39500000 	.word	0x39500000
 8007bac:	fffffbe2 	.word	0xfffffbe2
 8007bb0:	000fffff 	.word	0x000fffff
 8007bb4:	7fefffff 	.word	0x7fefffff
 8007bb8:	4333      	orrs	r3, r6
 8007bba:	d100      	bne.n	8007bbe <_strtod_l+0x94e>
 8007bbc:	e77e      	b.n	8007abc <_strtod_l+0x84c>
 8007bbe:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d01d      	beq.n	8007c00 <_strtod_l+0x990>
 8007bc4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007bc6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007bc8:	4213      	tst	r3, r2
 8007bca:	d0e3      	beq.n	8007b94 <_strtod_l+0x924>
 8007bcc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007bce:	0030      	movs	r0, r6
 8007bd0:	0039      	movs	r1, r7
 8007bd2:	9a08      	ldr	r2, [sp, #32]
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d017      	beq.n	8007c08 <_strtod_l+0x998>
 8007bd8:	f7ff fb32 	bl	8007240 <sulp>
 8007bdc:	0002      	movs	r2, r0
 8007bde:	000b      	movs	r3, r1
 8007be0:	9812      	ldr	r0, [sp, #72]	; 0x48
 8007be2:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8007be4:	f7f8 ff20 	bl	8000a28 <__aeabi_dadd>
 8007be8:	0006      	movs	r6, r0
 8007bea:	000f      	movs	r7, r1
 8007bec:	e7d2      	b.n	8007b94 <_strtod_l+0x924>
 8007bee:	2601      	movs	r6, #1
 8007bf0:	4013      	ands	r3, r2
 8007bf2:	4a99      	ldr	r2, [pc, #612]	; (8007e58 <_strtod_l+0xbe8>)
 8007bf4:	4276      	negs	r6, r6
 8007bf6:	189b      	adds	r3, r3, r2
 8007bf8:	4a98      	ldr	r2, [pc, #608]	; (8007e5c <_strtod_l+0xbec>)
 8007bfa:	431a      	orrs	r2, r3
 8007bfc:	0017      	movs	r7, r2
 8007bfe:	e7c9      	b.n	8007b94 <_strtod_l+0x924>
 8007c00:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007c02:	4233      	tst	r3, r6
 8007c04:	d0c6      	beq.n	8007b94 <_strtod_l+0x924>
 8007c06:	e7e1      	b.n	8007bcc <_strtod_l+0x95c>
 8007c08:	f7ff fb1a 	bl	8007240 <sulp>
 8007c0c:	0002      	movs	r2, r0
 8007c0e:	000b      	movs	r3, r1
 8007c10:	9812      	ldr	r0, [sp, #72]	; 0x48
 8007c12:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8007c14:	f7fa f8b2 	bl	8001d7c <__aeabi_dsub>
 8007c18:	2200      	movs	r2, #0
 8007c1a:	2300      	movs	r3, #0
 8007c1c:	0006      	movs	r6, r0
 8007c1e:	000f      	movs	r7, r1
 8007c20:	f7f8 fc14 	bl	800044c <__aeabi_dcmpeq>
 8007c24:	2800      	cmp	r0, #0
 8007c26:	d0b5      	beq.n	8007b94 <_strtod_l+0x924>
 8007c28:	e5ff      	b.n	800782a <_strtod_l+0x5ba>
 8007c2a:	9907      	ldr	r1, [sp, #28]
 8007c2c:	9806      	ldr	r0, [sp, #24]
 8007c2e:	f002 f877 	bl	8009d20 <__ratio>
 8007c32:	2380      	movs	r3, #128	; 0x80
 8007c34:	2200      	movs	r2, #0
 8007c36:	05db      	lsls	r3, r3, #23
 8007c38:	0004      	movs	r4, r0
 8007c3a:	000d      	movs	r5, r1
 8007c3c:	f7f8 fc16 	bl	800046c <__aeabi_dcmple>
 8007c40:	2800      	cmp	r0, #0
 8007c42:	d075      	beq.n	8007d30 <_strtod_l+0xac0>
 8007c44:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d047      	beq.n	8007cda <_strtod_l+0xa6a>
 8007c4a:	2300      	movs	r3, #0
 8007c4c:	4c84      	ldr	r4, [pc, #528]	; (8007e60 <_strtod_l+0xbf0>)
 8007c4e:	2500      	movs	r5, #0
 8007c50:	9310      	str	r3, [sp, #64]	; 0x40
 8007c52:	9411      	str	r4, [sp, #68]	; 0x44
 8007c54:	4c82      	ldr	r4, [pc, #520]	; (8007e60 <_strtod_l+0xbf0>)
 8007c56:	4a83      	ldr	r2, [pc, #524]	; (8007e64 <_strtod_l+0xbf4>)
 8007c58:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007c5a:	4013      	ands	r3, r2
 8007c5c:	9314      	str	r3, [sp, #80]	; 0x50
 8007c5e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007c60:	4b81      	ldr	r3, [pc, #516]	; (8007e68 <_strtod_l+0xbf8>)
 8007c62:	429a      	cmp	r2, r3
 8007c64:	d000      	beq.n	8007c68 <_strtod_l+0x9f8>
 8007c66:	e0ac      	b.n	8007dc2 <_strtod_l+0xb52>
 8007c68:	4a80      	ldr	r2, [pc, #512]	; (8007e6c <_strtod_l+0xbfc>)
 8007c6a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007c6c:	4694      	mov	ip, r2
 8007c6e:	4463      	add	r3, ip
 8007c70:	001f      	movs	r7, r3
 8007c72:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007c74:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007c76:	0030      	movs	r0, r6
 8007c78:	0039      	movs	r1, r7
 8007c7a:	920c      	str	r2, [sp, #48]	; 0x30
 8007c7c:	930d      	str	r3, [sp, #52]	; 0x34
 8007c7e:	f001 ff77 	bl	8009b70 <__ulp>
 8007c82:	0002      	movs	r2, r0
 8007c84:	000b      	movs	r3, r1
 8007c86:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007c88:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007c8a:	f7f9 fe0b 	bl	80018a4 <__aeabi_dmul>
 8007c8e:	0032      	movs	r2, r6
 8007c90:	003b      	movs	r3, r7
 8007c92:	f7f8 fec9 	bl	8000a28 <__aeabi_dadd>
 8007c96:	4a73      	ldr	r2, [pc, #460]	; (8007e64 <_strtod_l+0xbf4>)
 8007c98:	4b75      	ldr	r3, [pc, #468]	; (8007e70 <_strtod_l+0xc00>)
 8007c9a:	0006      	movs	r6, r0
 8007c9c:	400a      	ands	r2, r1
 8007c9e:	429a      	cmp	r2, r3
 8007ca0:	d95e      	bls.n	8007d60 <_strtod_l+0xaf0>
 8007ca2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007ca4:	4b73      	ldr	r3, [pc, #460]	; (8007e74 <_strtod_l+0xc04>)
 8007ca6:	429a      	cmp	r2, r3
 8007ca8:	d103      	bne.n	8007cb2 <_strtod_l+0xa42>
 8007caa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007cac:	3301      	adds	r3, #1
 8007cae:	d100      	bne.n	8007cb2 <_strtod_l+0xa42>
 8007cb0:	e548      	b.n	8007744 <_strtod_l+0x4d4>
 8007cb2:	2601      	movs	r6, #1
 8007cb4:	4f6f      	ldr	r7, [pc, #444]	; (8007e74 <_strtod_l+0xc04>)
 8007cb6:	4276      	negs	r6, r6
 8007cb8:	9920      	ldr	r1, [sp, #128]	; 0x80
 8007cba:	9805      	ldr	r0, [sp, #20]
 8007cbc:	f001 fc18 	bl	80094f0 <_Bfree>
 8007cc0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007cc2:	9805      	ldr	r0, [sp, #20]
 8007cc4:	f001 fc14 	bl	80094f0 <_Bfree>
 8007cc8:	9907      	ldr	r1, [sp, #28]
 8007cca:	9805      	ldr	r0, [sp, #20]
 8007ccc:	f001 fc10 	bl	80094f0 <_Bfree>
 8007cd0:	9906      	ldr	r1, [sp, #24]
 8007cd2:	9805      	ldr	r0, [sp, #20]
 8007cd4:	f001 fc0c 	bl	80094f0 <_Bfree>
 8007cd8:	e61d      	b.n	8007916 <_strtod_l+0x6a6>
 8007cda:	2e00      	cmp	r6, #0
 8007cdc:	d11c      	bne.n	8007d18 <_strtod_l+0xaa8>
 8007cde:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007ce0:	031b      	lsls	r3, r3, #12
 8007ce2:	d11f      	bne.n	8007d24 <_strtod_l+0xab4>
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	0020      	movs	r0, r4
 8007ce8:	0029      	movs	r1, r5
 8007cea:	4b5d      	ldr	r3, [pc, #372]	; (8007e60 <_strtod_l+0xbf0>)
 8007cec:	f7f8 fbb4 	bl	8000458 <__aeabi_dcmplt>
 8007cf0:	2800      	cmp	r0, #0
 8007cf2:	d11a      	bne.n	8007d2a <_strtod_l+0xaba>
 8007cf4:	0020      	movs	r0, r4
 8007cf6:	0029      	movs	r1, r5
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	4b5f      	ldr	r3, [pc, #380]	; (8007e78 <_strtod_l+0xc08>)
 8007cfc:	f7f9 fdd2 	bl	80018a4 <__aeabi_dmul>
 8007d00:	0005      	movs	r5, r0
 8007d02:	000c      	movs	r4, r1
 8007d04:	2380      	movs	r3, #128	; 0x80
 8007d06:	061b      	lsls	r3, r3, #24
 8007d08:	18e3      	adds	r3, r4, r3
 8007d0a:	951c      	str	r5, [sp, #112]	; 0x70
 8007d0c:	931d      	str	r3, [sp, #116]	; 0x74
 8007d0e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8007d10:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007d12:	9210      	str	r2, [sp, #64]	; 0x40
 8007d14:	9311      	str	r3, [sp, #68]	; 0x44
 8007d16:	e79e      	b.n	8007c56 <_strtod_l+0x9e6>
 8007d18:	2e01      	cmp	r6, #1
 8007d1a:	d103      	bne.n	8007d24 <_strtod_l+0xab4>
 8007d1c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d100      	bne.n	8007d24 <_strtod_l+0xab4>
 8007d22:	e582      	b.n	800782a <_strtod_l+0x5ba>
 8007d24:	2300      	movs	r3, #0
 8007d26:	4c55      	ldr	r4, [pc, #340]	; (8007e7c <_strtod_l+0xc0c>)
 8007d28:	e791      	b.n	8007c4e <_strtod_l+0x9de>
 8007d2a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007d2c:	4c52      	ldr	r4, [pc, #328]	; (8007e78 <_strtod_l+0xc08>)
 8007d2e:	e7e9      	b.n	8007d04 <_strtod_l+0xa94>
 8007d30:	2200      	movs	r2, #0
 8007d32:	0020      	movs	r0, r4
 8007d34:	0029      	movs	r1, r5
 8007d36:	4b50      	ldr	r3, [pc, #320]	; (8007e78 <_strtod_l+0xc08>)
 8007d38:	f7f9 fdb4 	bl	80018a4 <__aeabi_dmul>
 8007d3c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007d3e:	0005      	movs	r5, r0
 8007d40:	000b      	movs	r3, r1
 8007d42:	000c      	movs	r4, r1
 8007d44:	2a00      	cmp	r2, #0
 8007d46:	d107      	bne.n	8007d58 <_strtod_l+0xae8>
 8007d48:	2280      	movs	r2, #128	; 0x80
 8007d4a:	0612      	lsls	r2, r2, #24
 8007d4c:	188b      	adds	r3, r1, r2
 8007d4e:	9016      	str	r0, [sp, #88]	; 0x58
 8007d50:	9317      	str	r3, [sp, #92]	; 0x5c
 8007d52:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007d54:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007d56:	e7dc      	b.n	8007d12 <_strtod_l+0xaa2>
 8007d58:	0002      	movs	r2, r0
 8007d5a:	9216      	str	r2, [sp, #88]	; 0x58
 8007d5c:	9317      	str	r3, [sp, #92]	; 0x5c
 8007d5e:	e7f8      	b.n	8007d52 <_strtod_l+0xae2>
 8007d60:	23d4      	movs	r3, #212	; 0xd4
 8007d62:	049b      	lsls	r3, r3, #18
 8007d64:	18cf      	adds	r7, r1, r3
 8007d66:	9b08      	ldr	r3, [sp, #32]
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d1a5      	bne.n	8007cb8 <_strtod_l+0xa48>
 8007d6c:	4b3d      	ldr	r3, [pc, #244]	; (8007e64 <_strtod_l+0xbf4>)
 8007d6e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007d70:	403b      	ands	r3, r7
 8007d72:	429a      	cmp	r2, r3
 8007d74:	d1a0      	bne.n	8007cb8 <_strtod_l+0xa48>
 8007d76:	0028      	movs	r0, r5
 8007d78:	0021      	movs	r1, r4
 8007d7a:	f7f8 fbed 	bl	8000558 <__aeabi_d2lz>
 8007d7e:	f7f8 fc27 	bl	80005d0 <__aeabi_l2d>
 8007d82:	0002      	movs	r2, r0
 8007d84:	000b      	movs	r3, r1
 8007d86:	0028      	movs	r0, r5
 8007d88:	0021      	movs	r1, r4
 8007d8a:	f7f9 fff7 	bl	8001d7c <__aeabi_dsub>
 8007d8e:	033b      	lsls	r3, r7, #12
 8007d90:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007d92:	0b1b      	lsrs	r3, r3, #12
 8007d94:	4333      	orrs	r3, r6
 8007d96:	4313      	orrs	r3, r2
 8007d98:	0004      	movs	r4, r0
 8007d9a:	000d      	movs	r5, r1
 8007d9c:	4a38      	ldr	r2, [pc, #224]	; (8007e80 <_strtod_l+0xc10>)
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d055      	beq.n	8007e4e <_strtod_l+0xbde>
 8007da2:	4b38      	ldr	r3, [pc, #224]	; (8007e84 <_strtod_l+0xc14>)
 8007da4:	f7f8 fb58 	bl	8000458 <__aeabi_dcmplt>
 8007da8:	2800      	cmp	r0, #0
 8007daa:	d000      	beq.n	8007dae <_strtod_l+0xb3e>
 8007dac:	e4d3      	b.n	8007756 <_strtod_l+0x4e6>
 8007dae:	0020      	movs	r0, r4
 8007db0:	0029      	movs	r1, r5
 8007db2:	4a35      	ldr	r2, [pc, #212]	; (8007e88 <_strtod_l+0xc18>)
 8007db4:	4b30      	ldr	r3, [pc, #192]	; (8007e78 <_strtod_l+0xc08>)
 8007db6:	f7f8 fb63 	bl	8000480 <__aeabi_dcmpgt>
 8007dba:	2800      	cmp	r0, #0
 8007dbc:	d100      	bne.n	8007dc0 <_strtod_l+0xb50>
 8007dbe:	e77b      	b.n	8007cb8 <_strtod_l+0xa48>
 8007dc0:	e4c9      	b.n	8007756 <_strtod_l+0x4e6>
 8007dc2:	9b08      	ldr	r3, [sp, #32]
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d02b      	beq.n	8007e20 <_strtod_l+0xbb0>
 8007dc8:	23d4      	movs	r3, #212	; 0xd4
 8007dca:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007dcc:	04db      	lsls	r3, r3, #19
 8007dce:	429a      	cmp	r2, r3
 8007dd0:	d826      	bhi.n	8007e20 <_strtod_l+0xbb0>
 8007dd2:	0028      	movs	r0, r5
 8007dd4:	0021      	movs	r1, r4
 8007dd6:	4a2d      	ldr	r2, [pc, #180]	; (8007e8c <_strtod_l+0xc1c>)
 8007dd8:	4b2d      	ldr	r3, [pc, #180]	; (8007e90 <_strtod_l+0xc20>)
 8007dda:	f7f8 fb47 	bl	800046c <__aeabi_dcmple>
 8007dde:	2800      	cmp	r0, #0
 8007de0:	d017      	beq.n	8007e12 <_strtod_l+0xba2>
 8007de2:	0028      	movs	r0, r5
 8007de4:	0021      	movs	r1, r4
 8007de6:	f7f8 fb99 	bl	800051c <__aeabi_d2uiz>
 8007dea:	2800      	cmp	r0, #0
 8007dec:	d100      	bne.n	8007df0 <_strtod_l+0xb80>
 8007dee:	3001      	adds	r0, #1
 8007df0:	f7fa fbda 	bl	80025a8 <__aeabi_ui2d>
 8007df4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007df6:	0005      	movs	r5, r0
 8007df8:	000b      	movs	r3, r1
 8007dfa:	000c      	movs	r4, r1
 8007dfc:	2a00      	cmp	r2, #0
 8007dfe:	d122      	bne.n	8007e46 <_strtod_l+0xbd6>
 8007e00:	2280      	movs	r2, #128	; 0x80
 8007e02:	0612      	lsls	r2, r2, #24
 8007e04:	188b      	adds	r3, r1, r2
 8007e06:	9018      	str	r0, [sp, #96]	; 0x60
 8007e08:	9319      	str	r3, [sp, #100]	; 0x64
 8007e0a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007e0c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007e0e:	9210      	str	r2, [sp, #64]	; 0x40
 8007e10:	9311      	str	r3, [sp, #68]	; 0x44
 8007e12:	22d6      	movs	r2, #214	; 0xd6
 8007e14:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007e16:	04d2      	lsls	r2, r2, #19
 8007e18:	189b      	adds	r3, r3, r2
 8007e1a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007e1c:	1a9b      	subs	r3, r3, r2
 8007e1e:	9311      	str	r3, [sp, #68]	; 0x44
 8007e20:	9812      	ldr	r0, [sp, #72]	; 0x48
 8007e22:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8007e24:	9e10      	ldr	r6, [sp, #64]	; 0x40
 8007e26:	9f11      	ldr	r7, [sp, #68]	; 0x44
 8007e28:	f001 fea2 	bl	8009b70 <__ulp>
 8007e2c:	0002      	movs	r2, r0
 8007e2e:	000b      	movs	r3, r1
 8007e30:	0030      	movs	r0, r6
 8007e32:	0039      	movs	r1, r7
 8007e34:	f7f9 fd36 	bl	80018a4 <__aeabi_dmul>
 8007e38:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007e3a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007e3c:	f7f8 fdf4 	bl	8000a28 <__aeabi_dadd>
 8007e40:	0006      	movs	r6, r0
 8007e42:	000f      	movs	r7, r1
 8007e44:	e78f      	b.n	8007d66 <_strtod_l+0xaf6>
 8007e46:	0002      	movs	r2, r0
 8007e48:	9218      	str	r2, [sp, #96]	; 0x60
 8007e4a:	9319      	str	r3, [sp, #100]	; 0x64
 8007e4c:	e7dd      	b.n	8007e0a <_strtod_l+0xb9a>
 8007e4e:	4b11      	ldr	r3, [pc, #68]	; (8007e94 <_strtod_l+0xc24>)
 8007e50:	f7f8 fb02 	bl	8000458 <__aeabi_dcmplt>
 8007e54:	e7b1      	b.n	8007dba <_strtod_l+0xb4a>
 8007e56:	46c0      	nop			; (mov r8, r8)
 8007e58:	fff00000 	.word	0xfff00000
 8007e5c:	000fffff 	.word	0x000fffff
 8007e60:	3ff00000 	.word	0x3ff00000
 8007e64:	7ff00000 	.word	0x7ff00000
 8007e68:	7fe00000 	.word	0x7fe00000
 8007e6c:	fcb00000 	.word	0xfcb00000
 8007e70:	7c9fffff 	.word	0x7c9fffff
 8007e74:	7fefffff 	.word	0x7fefffff
 8007e78:	3fe00000 	.word	0x3fe00000
 8007e7c:	bff00000 	.word	0xbff00000
 8007e80:	94a03595 	.word	0x94a03595
 8007e84:	3fdfffff 	.word	0x3fdfffff
 8007e88:	35afe535 	.word	0x35afe535
 8007e8c:	ffc00000 	.word	0xffc00000
 8007e90:	41dfffff 	.word	0x41dfffff
 8007e94:	3fcfffff 	.word	0x3fcfffff

08007e98 <_strtod_r>:
 8007e98:	b510      	push	{r4, lr}
 8007e9a:	4b02      	ldr	r3, [pc, #8]	; (8007ea4 <_strtod_r+0xc>)
 8007e9c:	f7ff f9e8 	bl	8007270 <_strtod_l>
 8007ea0:	bd10      	pop	{r4, pc}
 8007ea2:	46c0      	nop			; (mov r8, r8)
 8007ea4:	2000006c 	.word	0x2000006c

08007ea8 <_strtol_l.constprop.0>:
 8007ea8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007eaa:	b087      	sub	sp, #28
 8007eac:	001e      	movs	r6, r3
 8007eae:	9005      	str	r0, [sp, #20]
 8007eb0:	9101      	str	r1, [sp, #4]
 8007eb2:	9202      	str	r2, [sp, #8]
 8007eb4:	2b01      	cmp	r3, #1
 8007eb6:	d045      	beq.n	8007f44 <_strtol_l.constprop.0+0x9c>
 8007eb8:	000b      	movs	r3, r1
 8007eba:	2e24      	cmp	r6, #36	; 0x24
 8007ebc:	d842      	bhi.n	8007f44 <_strtol_l.constprop.0+0x9c>
 8007ebe:	4a3f      	ldr	r2, [pc, #252]	; (8007fbc <_strtol_l.constprop.0+0x114>)
 8007ec0:	2108      	movs	r1, #8
 8007ec2:	4694      	mov	ip, r2
 8007ec4:	001a      	movs	r2, r3
 8007ec6:	4660      	mov	r0, ip
 8007ec8:	7814      	ldrb	r4, [r2, #0]
 8007eca:	3301      	adds	r3, #1
 8007ecc:	5d00      	ldrb	r0, [r0, r4]
 8007ece:	001d      	movs	r5, r3
 8007ed0:	0007      	movs	r7, r0
 8007ed2:	400f      	ands	r7, r1
 8007ed4:	4208      	tst	r0, r1
 8007ed6:	d1f5      	bne.n	8007ec4 <_strtol_l.constprop.0+0x1c>
 8007ed8:	2c2d      	cmp	r4, #45	; 0x2d
 8007eda:	d13a      	bne.n	8007f52 <_strtol_l.constprop.0+0xaa>
 8007edc:	2701      	movs	r7, #1
 8007ede:	781c      	ldrb	r4, [r3, #0]
 8007ee0:	1c95      	adds	r5, r2, #2
 8007ee2:	2e00      	cmp	r6, #0
 8007ee4:	d065      	beq.n	8007fb2 <_strtol_l.constprop.0+0x10a>
 8007ee6:	2e10      	cmp	r6, #16
 8007ee8:	d109      	bne.n	8007efe <_strtol_l.constprop.0+0x56>
 8007eea:	2c30      	cmp	r4, #48	; 0x30
 8007eec:	d107      	bne.n	8007efe <_strtol_l.constprop.0+0x56>
 8007eee:	2220      	movs	r2, #32
 8007ef0:	782b      	ldrb	r3, [r5, #0]
 8007ef2:	4393      	bics	r3, r2
 8007ef4:	2b58      	cmp	r3, #88	; 0x58
 8007ef6:	d157      	bne.n	8007fa8 <_strtol_l.constprop.0+0x100>
 8007ef8:	2610      	movs	r6, #16
 8007efa:	786c      	ldrb	r4, [r5, #1]
 8007efc:	3502      	adds	r5, #2
 8007efe:	4b30      	ldr	r3, [pc, #192]	; (8007fc0 <_strtol_l.constprop.0+0x118>)
 8007f00:	0031      	movs	r1, r6
 8007f02:	18fb      	adds	r3, r7, r3
 8007f04:	0018      	movs	r0, r3
 8007f06:	9303      	str	r3, [sp, #12]
 8007f08:	f7f8 f9a0 	bl	800024c <__aeabi_uidivmod>
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	2201      	movs	r2, #1
 8007f10:	4684      	mov	ip, r0
 8007f12:	0018      	movs	r0, r3
 8007f14:	9104      	str	r1, [sp, #16]
 8007f16:	4252      	negs	r2, r2
 8007f18:	0021      	movs	r1, r4
 8007f1a:	3930      	subs	r1, #48	; 0x30
 8007f1c:	2909      	cmp	r1, #9
 8007f1e:	d81d      	bhi.n	8007f5c <_strtol_l.constprop.0+0xb4>
 8007f20:	000c      	movs	r4, r1
 8007f22:	42a6      	cmp	r6, r4
 8007f24:	dd28      	ble.n	8007f78 <_strtol_l.constprop.0+0xd0>
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	db24      	blt.n	8007f74 <_strtol_l.constprop.0+0xcc>
 8007f2a:	0013      	movs	r3, r2
 8007f2c:	4584      	cmp	ip, r0
 8007f2e:	d306      	bcc.n	8007f3e <_strtol_l.constprop.0+0x96>
 8007f30:	d102      	bne.n	8007f38 <_strtol_l.constprop.0+0x90>
 8007f32:	9904      	ldr	r1, [sp, #16]
 8007f34:	42a1      	cmp	r1, r4
 8007f36:	db02      	blt.n	8007f3e <_strtol_l.constprop.0+0x96>
 8007f38:	2301      	movs	r3, #1
 8007f3a:	4370      	muls	r0, r6
 8007f3c:	1820      	adds	r0, r4, r0
 8007f3e:	782c      	ldrb	r4, [r5, #0]
 8007f40:	3501      	adds	r5, #1
 8007f42:	e7e9      	b.n	8007f18 <_strtol_l.constprop.0+0x70>
 8007f44:	f7fe fab0 	bl	80064a8 <__errno>
 8007f48:	2316      	movs	r3, #22
 8007f4a:	6003      	str	r3, [r0, #0]
 8007f4c:	2000      	movs	r0, #0
 8007f4e:	b007      	add	sp, #28
 8007f50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007f52:	2c2b      	cmp	r4, #43	; 0x2b
 8007f54:	d1c5      	bne.n	8007ee2 <_strtol_l.constprop.0+0x3a>
 8007f56:	781c      	ldrb	r4, [r3, #0]
 8007f58:	1c95      	adds	r5, r2, #2
 8007f5a:	e7c2      	b.n	8007ee2 <_strtol_l.constprop.0+0x3a>
 8007f5c:	0021      	movs	r1, r4
 8007f5e:	3941      	subs	r1, #65	; 0x41
 8007f60:	2919      	cmp	r1, #25
 8007f62:	d801      	bhi.n	8007f68 <_strtol_l.constprop.0+0xc0>
 8007f64:	3c37      	subs	r4, #55	; 0x37
 8007f66:	e7dc      	b.n	8007f22 <_strtol_l.constprop.0+0x7a>
 8007f68:	0021      	movs	r1, r4
 8007f6a:	3961      	subs	r1, #97	; 0x61
 8007f6c:	2919      	cmp	r1, #25
 8007f6e:	d803      	bhi.n	8007f78 <_strtol_l.constprop.0+0xd0>
 8007f70:	3c57      	subs	r4, #87	; 0x57
 8007f72:	e7d6      	b.n	8007f22 <_strtol_l.constprop.0+0x7a>
 8007f74:	0013      	movs	r3, r2
 8007f76:	e7e2      	b.n	8007f3e <_strtol_l.constprop.0+0x96>
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	da09      	bge.n	8007f90 <_strtol_l.constprop.0+0xe8>
 8007f7c:	2322      	movs	r3, #34	; 0x22
 8007f7e:	9a05      	ldr	r2, [sp, #20]
 8007f80:	9803      	ldr	r0, [sp, #12]
 8007f82:	6013      	str	r3, [r2, #0]
 8007f84:	9b02      	ldr	r3, [sp, #8]
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d0e1      	beq.n	8007f4e <_strtol_l.constprop.0+0xa6>
 8007f8a:	1e6b      	subs	r3, r5, #1
 8007f8c:	9301      	str	r3, [sp, #4]
 8007f8e:	e007      	b.n	8007fa0 <_strtol_l.constprop.0+0xf8>
 8007f90:	2f00      	cmp	r7, #0
 8007f92:	d000      	beq.n	8007f96 <_strtol_l.constprop.0+0xee>
 8007f94:	4240      	negs	r0, r0
 8007f96:	9a02      	ldr	r2, [sp, #8]
 8007f98:	2a00      	cmp	r2, #0
 8007f9a:	d0d8      	beq.n	8007f4e <_strtol_l.constprop.0+0xa6>
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d1f4      	bne.n	8007f8a <_strtol_l.constprop.0+0xe2>
 8007fa0:	9b02      	ldr	r3, [sp, #8]
 8007fa2:	9a01      	ldr	r2, [sp, #4]
 8007fa4:	601a      	str	r2, [r3, #0]
 8007fa6:	e7d2      	b.n	8007f4e <_strtol_l.constprop.0+0xa6>
 8007fa8:	2430      	movs	r4, #48	; 0x30
 8007faa:	2e00      	cmp	r6, #0
 8007fac:	d1a7      	bne.n	8007efe <_strtol_l.constprop.0+0x56>
 8007fae:	3608      	adds	r6, #8
 8007fb0:	e7a5      	b.n	8007efe <_strtol_l.constprop.0+0x56>
 8007fb2:	2c30      	cmp	r4, #48	; 0x30
 8007fb4:	d09b      	beq.n	8007eee <_strtol_l.constprop.0+0x46>
 8007fb6:	260a      	movs	r6, #10
 8007fb8:	e7a1      	b.n	8007efe <_strtol_l.constprop.0+0x56>
 8007fba:	46c0      	nop			; (mov r8, r8)
 8007fbc:	0800b131 	.word	0x0800b131
 8007fc0:	7fffffff 	.word	0x7fffffff

08007fc4 <_strtol_r>:
 8007fc4:	b510      	push	{r4, lr}
 8007fc6:	f7ff ff6f 	bl	8007ea8 <_strtol_l.constprop.0>
 8007fca:	bd10      	pop	{r4, pc}

08007fcc <quorem>:
 8007fcc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007fce:	0006      	movs	r6, r0
 8007fd0:	690b      	ldr	r3, [r1, #16]
 8007fd2:	6932      	ldr	r2, [r6, #16]
 8007fd4:	b087      	sub	sp, #28
 8007fd6:	2000      	movs	r0, #0
 8007fd8:	9103      	str	r1, [sp, #12]
 8007fda:	429a      	cmp	r2, r3
 8007fdc:	db65      	blt.n	80080aa <quorem+0xde>
 8007fde:	3b01      	subs	r3, #1
 8007fe0:	009c      	lsls	r4, r3, #2
 8007fe2:	9300      	str	r3, [sp, #0]
 8007fe4:	000b      	movs	r3, r1
 8007fe6:	3314      	adds	r3, #20
 8007fe8:	9305      	str	r3, [sp, #20]
 8007fea:	191b      	adds	r3, r3, r4
 8007fec:	9304      	str	r3, [sp, #16]
 8007fee:	0033      	movs	r3, r6
 8007ff0:	3314      	adds	r3, #20
 8007ff2:	9302      	str	r3, [sp, #8]
 8007ff4:	191c      	adds	r4, r3, r4
 8007ff6:	9b04      	ldr	r3, [sp, #16]
 8007ff8:	6827      	ldr	r7, [r4, #0]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	0038      	movs	r0, r7
 8007ffe:	1c5d      	adds	r5, r3, #1
 8008000:	0029      	movs	r1, r5
 8008002:	9301      	str	r3, [sp, #4]
 8008004:	f7f8 f89c 	bl	8000140 <__udivsi3>
 8008008:	9001      	str	r0, [sp, #4]
 800800a:	42af      	cmp	r7, r5
 800800c:	d324      	bcc.n	8008058 <quorem+0x8c>
 800800e:	2500      	movs	r5, #0
 8008010:	46ac      	mov	ip, r5
 8008012:	9802      	ldr	r0, [sp, #8]
 8008014:	9f05      	ldr	r7, [sp, #20]
 8008016:	cf08      	ldmia	r7!, {r3}
 8008018:	9a01      	ldr	r2, [sp, #4]
 800801a:	b299      	uxth	r1, r3
 800801c:	4351      	muls	r1, r2
 800801e:	0c1b      	lsrs	r3, r3, #16
 8008020:	4353      	muls	r3, r2
 8008022:	1949      	adds	r1, r1, r5
 8008024:	0c0a      	lsrs	r2, r1, #16
 8008026:	189b      	adds	r3, r3, r2
 8008028:	6802      	ldr	r2, [r0, #0]
 800802a:	b289      	uxth	r1, r1
 800802c:	b292      	uxth	r2, r2
 800802e:	4462      	add	r2, ip
 8008030:	1a52      	subs	r2, r2, r1
 8008032:	6801      	ldr	r1, [r0, #0]
 8008034:	0c1d      	lsrs	r5, r3, #16
 8008036:	0c09      	lsrs	r1, r1, #16
 8008038:	b29b      	uxth	r3, r3
 800803a:	1acb      	subs	r3, r1, r3
 800803c:	1411      	asrs	r1, r2, #16
 800803e:	185b      	adds	r3, r3, r1
 8008040:	1419      	asrs	r1, r3, #16
 8008042:	b292      	uxth	r2, r2
 8008044:	041b      	lsls	r3, r3, #16
 8008046:	431a      	orrs	r2, r3
 8008048:	9b04      	ldr	r3, [sp, #16]
 800804a:	468c      	mov	ip, r1
 800804c:	c004      	stmia	r0!, {r2}
 800804e:	42bb      	cmp	r3, r7
 8008050:	d2e1      	bcs.n	8008016 <quorem+0x4a>
 8008052:	6823      	ldr	r3, [r4, #0]
 8008054:	2b00      	cmp	r3, #0
 8008056:	d030      	beq.n	80080ba <quorem+0xee>
 8008058:	0030      	movs	r0, r6
 800805a:	9903      	ldr	r1, [sp, #12]
 800805c:	f001 fcd4 	bl	8009a08 <__mcmp>
 8008060:	2800      	cmp	r0, #0
 8008062:	db21      	blt.n	80080a8 <quorem+0xdc>
 8008064:	0030      	movs	r0, r6
 8008066:	2400      	movs	r4, #0
 8008068:	9b01      	ldr	r3, [sp, #4]
 800806a:	9903      	ldr	r1, [sp, #12]
 800806c:	3301      	adds	r3, #1
 800806e:	9301      	str	r3, [sp, #4]
 8008070:	3014      	adds	r0, #20
 8008072:	3114      	adds	r1, #20
 8008074:	6803      	ldr	r3, [r0, #0]
 8008076:	c920      	ldmia	r1!, {r5}
 8008078:	b29a      	uxth	r2, r3
 800807a:	1914      	adds	r4, r2, r4
 800807c:	b2aa      	uxth	r2, r5
 800807e:	1aa2      	subs	r2, r4, r2
 8008080:	0c1b      	lsrs	r3, r3, #16
 8008082:	0c2d      	lsrs	r5, r5, #16
 8008084:	1414      	asrs	r4, r2, #16
 8008086:	1b5b      	subs	r3, r3, r5
 8008088:	191b      	adds	r3, r3, r4
 800808a:	141c      	asrs	r4, r3, #16
 800808c:	b292      	uxth	r2, r2
 800808e:	041b      	lsls	r3, r3, #16
 8008090:	4313      	orrs	r3, r2
 8008092:	c008      	stmia	r0!, {r3}
 8008094:	9b04      	ldr	r3, [sp, #16]
 8008096:	428b      	cmp	r3, r1
 8008098:	d2ec      	bcs.n	8008074 <quorem+0xa8>
 800809a:	9b00      	ldr	r3, [sp, #0]
 800809c:	9a02      	ldr	r2, [sp, #8]
 800809e:	009b      	lsls	r3, r3, #2
 80080a0:	18d3      	adds	r3, r2, r3
 80080a2:	681a      	ldr	r2, [r3, #0]
 80080a4:	2a00      	cmp	r2, #0
 80080a6:	d015      	beq.n	80080d4 <quorem+0x108>
 80080a8:	9801      	ldr	r0, [sp, #4]
 80080aa:	b007      	add	sp, #28
 80080ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80080ae:	6823      	ldr	r3, [r4, #0]
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d106      	bne.n	80080c2 <quorem+0xf6>
 80080b4:	9b00      	ldr	r3, [sp, #0]
 80080b6:	3b01      	subs	r3, #1
 80080b8:	9300      	str	r3, [sp, #0]
 80080ba:	9b02      	ldr	r3, [sp, #8]
 80080bc:	3c04      	subs	r4, #4
 80080be:	42a3      	cmp	r3, r4
 80080c0:	d3f5      	bcc.n	80080ae <quorem+0xe2>
 80080c2:	9b00      	ldr	r3, [sp, #0]
 80080c4:	6133      	str	r3, [r6, #16]
 80080c6:	e7c7      	b.n	8008058 <quorem+0x8c>
 80080c8:	681a      	ldr	r2, [r3, #0]
 80080ca:	2a00      	cmp	r2, #0
 80080cc:	d106      	bne.n	80080dc <quorem+0x110>
 80080ce:	9a00      	ldr	r2, [sp, #0]
 80080d0:	3a01      	subs	r2, #1
 80080d2:	9200      	str	r2, [sp, #0]
 80080d4:	9a02      	ldr	r2, [sp, #8]
 80080d6:	3b04      	subs	r3, #4
 80080d8:	429a      	cmp	r2, r3
 80080da:	d3f5      	bcc.n	80080c8 <quorem+0xfc>
 80080dc:	9b00      	ldr	r3, [sp, #0]
 80080de:	6133      	str	r3, [r6, #16]
 80080e0:	e7e2      	b.n	80080a8 <quorem+0xdc>
	...

080080e4 <_dtoa_r>:
 80080e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80080e6:	b09d      	sub	sp, #116	; 0x74
 80080e8:	9202      	str	r2, [sp, #8]
 80080ea:	9303      	str	r3, [sp, #12]
 80080ec:	9b02      	ldr	r3, [sp, #8]
 80080ee:	9c03      	ldr	r4, [sp, #12]
 80080f0:	9308      	str	r3, [sp, #32]
 80080f2:	9409      	str	r4, [sp, #36]	; 0x24
 80080f4:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80080f6:	0007      	movs	r7, r0
 80080f8:	9d25      	ldr	r5, [sp, #148]	; 0x94
 80080fa:	2c00      	cmp	r4, #0
 80080fc:	d10e      	bne.n	800811c <_dtoa_r+0x38>
 80080fe:	2010      	movs	r0, #16
 8008100:	f001 f982 	bl	8009408 <malloc>
 8008104:	1e02      	subs	r2, r0, #0
 8008106:	6278      	str	r0, [r7, #36]	; 0x24
 8008108:	d104      	bne.n	8008114 <_dtoa_r+0x30>
 800810a:	21ea      	movs	r1, #234	; 0xea
 800810c:	4bc7      	ldr	r3, [pc, #796]	; (800842c <_dtoa_r+0x348>)
 800810e:	48c8      	ldr	r0, [pc, #800]	; (8008430 <_dtoa_r+0x34c>)
 8008110:	f002 f91c 	bl	800a34c <__assert_func>
 8008114:	6044      	str	r4, [r0, #4]
 8008116:	6084      	str	r4, [r0, #8]
 8008118:	6004      	str	r4, [r0, #0]
 800811a:	60c4      	str	r4, [r0, #12]
 800811c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800811e:	6819      	ldr	r1, [r3, #0]
 8008120:	2900      	cmp	r1, #0
 8008122:	d00a      	beq.n	800813a <_dtoa_r+0x56>
 8008124:	685a      	ldr	r2, [r3, #4]
 8008126:	2301      	movs	r3, #1
 8008128:	4093      	lsls	r3, r2
 800812a:	604a      	str	r2, [r1, #4]
 800812c:	608b      	str	r3, [r1, #8]
 800812e:	0038      	movs	r0, r7
 8008130:	f001 f9de 	bl	80094f0 <_Bfree>
 8008134:	2200      	movs	r2, #0
 8008136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008138:	601a      	str	r2, [r3, #0]
 800813a:	9b03      	ldr	r3, [sp, #12]
 800813c:	2b00      	cmp	r3, #0
 800813e:	da20      	bge.n	8008182 <_dtoa_r+0x9e>
 8008140:	2301      	movs	r3, #1
 8008142:	602b      	str	r3, [r5, #0]
 8008144:	9b03      	ldr	r3, [sp, #12]
 8008146:	005b      	lsls	r3, r3, #1
 8008148:	085b      	lsrs	r3, r3, #1
 800814a:	9309      	str	r3, [sp, #36]	; 0x24
 800814c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800814e:	4bb9      	ldr	r3, [pc, #740]	; (8008434 <_dtoa_r+0x350>)
 8008150:	4ab8      	ldr	r2, [pc, #736]	; (8008434 <_dtoa_r+0x350>)
 8008152:	402b      	ands	r3, r5
 8008154:	4293      	cmp	r3, r2
 8008156:	d117      	bne.n	8008188 <_dtoa_r+0xa4>
 8008158:	4bb7      	ldr	r3, [pc, #732]	; (8008438 <_dtoa_r+0x354>)
 800815a:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800815c:	0328      	lsls	r0, r5, #12
 800815e:	6013      	str	r3, [r2, #0]
 8008160:	9b02      	ldr	r3, [sp, #8]
 8008162:	0b00      	lsrs	r0, r0, #12
 8008164:	4318      	orrs	r0, r3
 8008166:	d101      	bne.n	800816c <_dtoa_r+0x88>
 8008168:	f000 fdbf 	bl	8008cea <_dtoa_r+0xc06>
 800816c:	48b3      	ldr	r0, [pc, #716]	; (800843c <_dtoa_r+0x358>)
 800816e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008170:	9006      	str	r0, [sp, #24]
 8008172:	2b00      	cmp	r3, #0
 8008174:	d002      	beq.n	800817c <_dtoa_r+0x98>
 8008176:	4bb2      	ldr	r3, [pc, #712]	; (8008440 <_dtoa_r+0x35c>)
 8008178:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800817a:	6013      	str	r3, [r2, #0]
 800817c:	9806      	ldr	r0, [sp, #24]
 800817e:	b01d      	add	sp, #116	; 0x74
 8008180:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008182:	2300      	movs	r3, #0
 8008184:	602b      	str	r3, [r5, #0]
 8008186:	e7e1      	b.n	800814c <_dtoa_r+0x68>
 8008188:	9b08      	ldr	r3, [sp, #32]
 800818a:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800818c:	9312      	str	r3, [sp, #72]	; 0x48
 800818e:	9413      	str	r4, [sp, #76]	; 0x4c
 8008190:	9812      	ldr	r0, [sp, #72]	; 0x48
 8008192:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008194:	2200      	movs	r2, #0
 8008196:	2300      	movs	r3, #0
 8008198:	f7f8 f958 	bl	800044c <__aeabi_dcmpeq>
 800819c:	1e04      	subs	r4, r0, #0
 800819e:	d009      	beq.n	80081b4 <_dtoa_r+0xd0>
 80081a0:	2301      	movs	r3, #1
 80081a2:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80081a4:	6013      	str	r3, [r2, #0]
 80081a6:	4ba7      	ldr	r3, [pc, #668]	; (8008444 <_dtoa_r+0x360>)
 80081a8:	9306      	str	r3, [sp, #24]
 80081aa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d0e5      	beq.n	800817c <_dtoa_r+0x98>
 80081b0:	4ba5      	ldr	r3, [pc, #660]	; (8008448 <_dtoa_r+0x364>)
 80081b2:	e7e1      	b.n	8008178 <_dtoa_r+0x94>
 80081b4:	ab1a      	add	r3, sp, #104	; 0x68
 80081b6:	9301      	str	r3, [sp, #4]
 80081b8:	ab1b      	add	r3, sp, #108	; 0x6c
 80081ba:	9300      	str	r3, [sp, #0]
 80081bc:	0038      	movs	r0, r7
 80081be:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80081c0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80081c2:	f001 fd49 	bl	8009c58 <__d2b>
 80081c6:	006e      	lsls	r6, r5, #1
 80081c8:	9005      	str	r0, [sp, #20]
 80081ca:	0d76      	lsrs	r6, r6, #21
 80081cc:	d100      	bne.n	80081d0 <_dtoa_r+0xec>
 80081ce:	e07c      	b.n	80082ca <_dtoa_r+0x1e6>
 80081d0:	9812      	ldr	r0, [sp, #72]	; 0x48
 80081d2:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80081d4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80081d6:	4a9d      	ldr	r2, [pc, #628]	; (800844c <_dtoa_r+0x368>)
 80081d8:	031b      	lsls	r3, r3, #12
 80081da:	0b1b      	lsrs	r3, r3, #12
 80081dc:	431a      	orrs	r2, r3
 80081de:	0011      	movs	r1, r2
 80081e0:	4b9b      	ldr	r3, [pc, #620]	; (8008450 <_dtoa_r+0x36c>)
 80081e2:	9418      	str	r4, [sp, #96]	; 0x60
 80081e4:	18f6      	adds	r6, r6, r3
 80081e6:	2200      	movs	r2, #0
 80081e8:	4b9a      	ldr	r3, [pc, #616]	; (8008454 <_dtoa_r+0x370>)
 80081ea:	f7f9 fdc7 	bl	8001d7c <__aeabi_dsub>
 80081ee:	4a9a      	ldr	r2, [pc, #616]	; (8008458 <_dtoa_r+0x374>)
 80081f0:	4b9a      	ldr	r3, [pc, #616]	; (800845c <_dtoa_r+0x378>)
 80081f2:	f7f9 fb57 	bl	80018a4 <__aeabi_dmul>
 80081f6:	4a9a      	ldr	r2, [pc, #616]	; (8008460 <_dtoa_r+0x37c>)
 80081f8:	4b9a      	ldr	r3, [pc, #616]	; (8008464 <_dtoa_r+0x380>)
 80081fa:	f7f8 fc15 	bl	8000a28 <__aeabi_dadd>
 80081fe:	0004      	movs	r4, r0
 8008200:	0030      	movs	r0, r6
 8008202:	000d      	movs	r5, r1
 8008204:	f7fa f9a0 	bl	8002548 <__aeabi_i2d>
 8008208:	4a97      	ldr	r2, [pc, #604]	; (8008468 <_dtoa_r+0x384>)
 800820a:	4b98      	ldr	r3, [pc, #608]	; (800846c <_dtoa_r+0x388>)
 800820c:	f7f9 fb4a 	bl	80018a4 <__aeabi_dmul>
 8008210:	0002      	movs	r2, r0
 8008212:	000b      	movs	r3, r1
 8008214:	0020      	movs	r0, r4
 8008216:	0029      	movs	r1, r5
 8008218:	f7f8 fc06 	bl	8000a28 <__aeabi_dadd>
 800821c:	0004      	movs	r4, r0
 800821e:	000d      	movs	r5, r1
 8008220:	f7fa f95c 	bl	80024dc <__aeabi_d2iz>
 8008224:	2200      	movs	r2, #0
 8008226:	9002      	str	r0, [sp, #8]
 8008228:	2300      	movs	r3, #0
 800822a:	0020      	movs	r0, r4
 800822c:	0029      	movs	r1, r5
 800822e:	f7f8 f913 	bl	8000458 <__aeabi_dcmplt>
 8008232:	2800      	cmp	r0, #0
 8008234:	d00b      	beq.n	800824e <_dtoa_r+0x16a>
 8008236:	9802      	ldr	r0, [sp, #8]
 8008238:	f7fa f986 	bl	8002548 <__aeabi_i2d>
 800823c:	002b      	movs	r3, r5
 800823e:	0022      	movs	r2, r4
 8008240:	f7f8 f904 	bl	800044c <__aeabi_dcmpeq>
 8008244:	4243      	negs	r3, r0
 8008246:	4158      	adcs	r0, r3
 8008248:	9b02      	ldr	r3, [sp, #8]
 800824a:	1a1b      	subs	r3, r3, r0
 800824c:	9302      	str	r3, [sp, #8]
 800824e:	2301      	movs	r3, #1
 8008250:	9316      	str	r3, [sp, #88]	; 0x58
 8008252:	9b02      	ldr	r3, [sp, #8]
 8008254:	2b16      	cmp	r3, #22
 8008256:	d80f      	bhi.n	8008278 <_dtoa_r+0x194>
 8008258:	9812      	ldr	r0, [sp, #72]	; 0x48
 800825a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800825c:	00da      	lsls	r2, r3, #3
 800825e:	4b84      	ldr	r3, [pc, #528]	; (8008470 <_dtoa_r+0x38c>)
 8008260:	189b      	adds	r3, r3, r2
 8008262:	681a      	ldr	r2, [r3, #0]
 8008264:	685b      	ldr	r3, [r3, #4]
 8008266:	f7f8 f8f7 	bl	8000458 <__aeabi_dcmplt>
 800826a:	2800      	cmp	r0, #0
 800826c:	d049      	beq.n	8008302 <_dtoa_r+0x21e>
 800826e:	9b02      	ldr	r3, [sp, #8]
 8008270:	3b01      	subs	r3, #1
 8008272:	9302      	str	r3, [sp, #8]
 8008274:	2300      	movs	r3, #0
 8008276:	9316      	str	r3, [sp, #88]	; 0x58
 8008278:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800827a:	1b9e      	subs	r6, r3, r6
 800827c:	2300      	movs	r3, #0
 800827e:	930a      	str	r3, [sp, #40]	; 0x28
 8008280:	0033      	movs	r3, r6
 8008282:	3b01      	subs	r3, #1
 8008284:	930d      	str	r3, [sp, #52]	; 0x34
 8008286:	d504      	bpl.n	8008292 <_dtoa_r+0x1ae>
 8008288:	2301      	movs	r3, #1
 800828a:	1b9b      	subs	r3, r3, r6
 800828c:	930a      	str	r3, [sp, #40]	; 0x28
 800828e:	2300      	movs	r3, #0
 8008290:	930d      	str	r3, [sp, #52]	; 0x34
 8008292:	9b02      	ldr	r3, [sp, #8]
 8008294:	2b00      	cmp	r3, #0
 8008296:	db36      	blt.n	8008306 <_dtoa_r+0x222>
 8008298:	9a02      	ldr	r2, [sp, #8]
 800829a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800829c:	4694      	mov	ip, r2
 800829e:	4463      	add	r3, ip
 80082a0:	930d      	str	r3, [sp, #52]	; 0x34
 80082a2:	2300      	movs	r3, #0
 80082a4:	9215      	str	r2, [sp, #84]	; 0x54
 80082a6:	930e      	str	r3, [sp, #56]	; 0x38
 80082a8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80082aa:	2401      	movs	r4, #1
 80082ac:	2b09      	cmp	r3, #9
 80082ae:	d864      	bhi.n	800837a <_dtoa_r+0x296>
 80082b0:	2b05      	cmp	r3, #5
 80082b2:	dd02      	ble.n	80082ba <_dtoa_r+0x1d6>
 80082b4:	2400      	movs	r4, #0
 80082b6:	3b04      	subs	r3, #4
 80082b8:	9322      	str	r3, [sp, #136]	; 0x88
 80082ba:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80082bc:	1e98      	subs	r0, r3, #2
 80082be:	2803      	cmp	r0, #3
 80082c0:	d864      	bhi.n	800838c <_dtoa_r+0x2a8>
 80082c2:	f7f7 ff29 	bl	8000118 <__gnu_thumb1_case_uqi>
 80082c6:	3829      	.short	0x3829
 80082c8:	5836      	.short	0x5836
 80082ca:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80082cc:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80082ce:	189e      	adds	r6, r3, r2
 80082d0:	4b68      	ldr	r3, [pc, #416]	; (8008474 <_dtoa_r+0x390>)
 80082d2:	18f2      	adds	r2, r6, r3
 80082d4:	2a20      	cmp	r2, #32
 80082d6:	dd0f      	ble.n	80082f8 <_dtoa_r+0x214>
 80082d8:	2340      	movs	r3, #64	; 0x40
 80082da:	1a9b      	subs	r3, r3, r2
 80082dc:	409d      	lsls	r5, r3
 80082de:	4b66      	ldr	r3, [pc, #408]	; (8008478 <_dtoa_r+0x394>)
 80082e0:	9802      	ldr	r0, [sp, #8]
 80082e2:	18f3      	adds	r3, r6, r3
 80082e4:	40d8      	lsrs	r0, r3
 80082e6:	4328      	orrs	r0, r5
 80082e8:	f7fa f95e 	bl	80025a8 <__aeabi_ui2d>
 80082ec:	2301      	movs	r3, #1
 80082ee:	4c63      	ldr	r4, [pc, #396]	; (800847c <_dtoa_r+0x398>)
 80082f0:	3e01      	subs	r6, #1
 80082f2:	1909      	adds	r1, r1, r4
 80082f4:	9318      	str	r3, [sp, #96]	; 0x60
 80082f6:	e776      	b.n	80081e6 <_dtoa_r+0x102>
 80082f8:	2320      	movs	r3, #32
 80082fa:	9802      	ldr	r0, [sp, #8]
 80082fc:	1a9b      	subs	r3, r3, r2
 80082fe:	4098      	lsls	r0, r3
 8008300:	e7f2      	b.n	80082e8 <_dtoa_r+0x204>
 8008302:	9016      	str	r0, [sp, #88]	; 0x58
 8008304:	e7b8      	b.n	8008278 <_dtoa_r+0x194>
 8008306:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008308:	9a02      	ldr	r2, [sp, #8]
 800830a:	1a9b      	subs	r3, r3, r2
 800830c:	930a      	str	r3, [sp, #40]	; 0x28
 800830e:	4253      	negs	r3, r2
 8008310:	930e      	str	r3, [sp, #56]	; 0x38
 8008312:	2300      	movs	r3, #0
 8008314:	9315      	str	r3, [sp, #84]	; 0x54
 8008316:	e7c7      	b.n	80082a8 <_dtoa_r+0x1c4>
 8008318:	2300      	movs	r3, #0
 800831a:	930f      	str	r3, [sp, #60]	; 0x3c
 800831c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800831e:	930c      	str	r3, [sp, #48]	; 0x30
 8008320:	9307      	str	r3, [sp, #28]
 8008322:	2b00      	cmp	r3, #0
 8008324:	dc13      	bgt.n	800834e <_dtoa_r+0x26a>
 8008326:	2301      	movs	r3, #1
 8008328:	001a      	movs	r2, r3
 800832a:	930c      	str	r3, [sp, #48]	; 0x30
 800832c:	9307      	str	r3, [sp, #28]
 800832e:	9223      	str	r2, [sp, #140]	; 0x8c
 8008330:	e00d      	b.n	800834e <_dtoa_r+0x26a>
 8008332:	2301      	movs	r3, #1
 8008334:	e7f1      	b.n	800831a <_dtoa_r+0x236>
 8008336:	2300      	movs	r3, #0
 8008338:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800833a:	930f      	str	r3, [sp, #60]	; 0x3c
 800833c:	4694      	mov	ip, r2
 800833e:	9b02      	ldr	r3, [sp, #8]
 8008340:	4463      	add	r3, ip
 8008342:	930c      	str	r3, [sp, #48]	; 0x30
 8008344:	3301      	adds	r3, #1
 8008346:	9307      	str	r3, [sp, #28]
 8008348:	2b00      	cmp	r3, #0
 800834a:	dc00      	bgt.n	800834e <_dtoa_r+0x26a>
 800834c:	2301      	movs	r3, #1
 800834e:	2200      	movs	r2, #0
 8008350:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008352:	6042      	str	r2, [r0, #4]
 8008354:	3204      	adds	r2, #4
 8008356:	0015      	movs	r5, r2
 8008358:	3514      	adds	r5, #20
 800835a:	6841      	ldr	r1, [r0, #4]
 800835c:	429d      	cmp	r5, r3
 800835e:	d919      	bls.n	8008394 <_dtoa_r+0x2b0>
 8008360:	0038      	movs	r0, r7
 8008362:	f001 f881 	bl	8009468 <_Balloc>
 8008366:	9006      	str	r0, [sp, #24]
 8008368:	2800      	cmp	r0, #0
 800836a:	d117      	bne.n	800839c <_dtoa_r+0x2b8>
 800836c:	21d5      	movs	r1, #213	; 0xd5
 800836e:	0002      	movs	r2, r0
 8008370:	4b43      	ldr	r3, [pc, #268]	; (8008480 <_dtoa_r+0x39c>)
 8008372:	0049      	lsls	r1, r1, #1
 8008374:	e6cb      	b.n	800810e <_dtoa_r+0x2a>
 8008376:	2301      	movs	r3, #1
 8008378:	e7de      	b.n	8008338 <_dtoa_r+0x254>
 800837a:	2300      	movs	r3, #0
 800837c:	940f      	str	r4, [sp, #60]	; 0x3c
 800837e:	9322      	str	r3, [sp, #136]	; 0x88
 8008380:	3b01      	subs	r3, #1
 8008382:	930c      	str	r3, [sp, #48]	; 0x30
 8008384:	9307      	str	r3, [sp, #28]
 8008386:	2200      	movs	r2, #0
 8008388:	3313      	adds	r3, #19
 800838a:	e7d0      	b.n	800832e <_dtoa_r+0x24a>
 800838c:	2301      	movs	r3, #1
 800838e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008390:	3b02      	subs	r3, #2
 8008392:	e7f6      	b.n	8008382 <_dtoa_r+0x29e>
 8008394:	3101      	adds	r1, #1
 8008396:	6041      	str	r1, [r0, #4]
 8008398:	0052      	lsls	r2, r2, #1
 800839a:	e7dc      	b.n	8008356 <_dtoa_r+0x272>
 800839c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800839e:	9a06      	ldr	r2, [sp, #24]
 80083a0:	601a      	str	r2, [r3, #0]
 80083a2:	9b07      	ldr	r3, [sp, #28]
 80083a4:	2b0e      	cmp	r3, #14
 80083a6:	d900      	bls.n	80083aa <_dtoa_r+0x2c6>
 80083a8:	e0eb      	b.n	8008582 <_dtoa_r+0x49e>
 80083aa:	2c00      	cmp	r4, #0
 80083ac:	d100      	bne.n	80083b0 <_dtoa_r+0x2cc>
 80083ae:	e0e8      	b.n	8008582 <_dtoa_r+0x49e>
 80083b0:	9b02      	ldr	r3, [sp, #8]
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	dd68      	ble.n	8008488 <_dtoa_r+0x3a4>
 80083b6:	001a      	movs	r2, r3
 80083b8:	210f      	movs	r1, #15
 80083ba:	4b2d      	ldr	r3, [pc, #180]	; (8008470 <_dtoa_r+0x38c>)
 80083bc:	400a      	ands	r2, r1
 80083be:	00d2      	lsls	r2, r2, #3
 80083c0:	189b      	adds	r3, r3, r2
 80083c2:	681d      	ldr	r5, [r3, #0]
 80083c4:	685e      	ldr	r6, [r3, #4]
 80083c6:	9b02      	ldr	r3, [sp, #8]
 80083c8:	111c      	asrs	r4, r3, #4
 80083ca:	2302      	movs	r3, #2
 80083cc:	9310      	str	r3, [sp, #64]	; 0x40
 80083ce:	9b02      	ldr	r3, [sp, #8]
 80083d0:	05db      	lsls	r3, r3, #23
 80083d2:	d50b      	bpl.n	80083ec <_dtoa_r+0x308>
 80083d4:	4b2b      	ldr	r3, [pc, #172]	; (8008484 <_dtoa_r+0x3a0>)
 80083d6:	400c      	ands	r4, r1
 80083d8:	6a1a      	ldr	r2, [r3, #32]
 80083da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083dc:	9812      	ldr	r0, [sp, #72]	; 0x48
 80083de:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80083e0:	f7f8 fe5e 	bl	80010a0 <__aeabi_ddiv>
 80083e4:	2303      	movs	r3, #3
 80083e6:	9008      	str	r0, [sp, #32]
 80083e8:	9109      	str	r1, [sp, #36]	; 0x24
 80083ea:	9310      	str	r3, [sp, #64]	; 0x40
 80083ec:	4b25      	ldr	r3, [pc, #148]	; (8008484 <_dtoa_r+0x3a0>)
 80083ee:	9314      	str	r3, [sp, #80]	; 0x50
 80083f0:	2c00      	cmp	r4, #0
 80083f2:	d108      	bne.n	8008406 <_dtoa_r+0x322>
 80083f4:	9808      	ldr	r0, [sp, #32]
 80083f6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80083f8:	002a      	movs	r2, r5
 80083fa:	0033      	movs	r3, r6
 80083fc:	f7f8 fe50 	bl	80010a0 <__aeabi_ddiv>
 8008400:	9008      	str	r0, [sp, #32]
 8008402:	9109      	str	r1, [sp, #36]	; 0x24
 8008404:	e05c      	b.n	80084c0 <_dtoa_r+0x3dc>
 8008406:	2301      	movs	r3, #1
 8008408:	421c      	tst	r4, r3
 800840a:	d00b      	beq.n	8008424 <_dtoa_r+0x340>
 800840c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800840e:	0028      	movs	r0, r5
 8008410:	3301      	adds	r3, #1
 8008412:	9310      	str	r3, [sp, #64]	; 0x40
 8008414:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008416:	0031      	movs	r1, r6
 8008418:	681a      	ldr	r2, [r3, #0]
 800841a:	685b      	ldr	r3, [r3, #4]
 800841c:	f7f9 fa42 	bl	80018a4 <__aeabi_dmul>
 8008420:	0005      	movs	r5, r0
 8008422:	000e      	movs	r6, r1
 8008424:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008426:	1064      	asrs	r4, r4, #1
 8008428:	3308      	adds	r3, #8
 800842a:	e7e0      	b.n	80083ee <_dtoa_r+0x30a>
 800842c:	0800b23e 	.word	0x0800b23e
 8008430:	0800b255 	.word	0x0800b255
 8008434:	7ff00000 	.word	0x7ff00000
 8008438:	0000270f 	.word	0x0000270f
 800843c:	0800b23a 	.word	0x0800b23a
 8008440:	0800b23d 	.word	0x0800b23d
 8008444:	0800b0b4 	.word	0x0800b0b4
 8008448:	0800b0b5 	.word	0x0800b0b5
 800844c:	3ff00000 	.word	0x3ff00000
 8008450:	fffffc01 	.word	0xfffffc01
 8008454:	3ff80000 	.word	0x3ff80000
 8008458:	636f4361 	.word	0x636f4361
 800845c:	3fd287a7 	.word	0x3fd287a7
 8008460:	8b60c8b3 	.word	0x8b60c8b3
 8008464:	3fc68a28 	.word	0x3fc68a28
 8008468:	509f79fb 	.word	0x509f79fb
 800846c:	3fd34413 	.word	0x3fd34413
 8008470:	0800b3c0 	.word	0x0800b3c0
 8008474:	00000432 	.word	0x00000432
 8008478:	00000412 	.word	0x00000412
 800847c:	fe100000 	.word	0xfe100000
 8008480:	0800b2b0 	.word	0x0800b2b0
 8008484:	0800b398 	.word	0x0800b398
 8008488:	2302      	movs	r3, #2
 800848a:	9310      	str	r3, [sp, #64]	; 0x40
 800848c:	9b02      	ldr	r3, [sp, #8]
 800848e:	2b00      	cmp	r3, #0
 8008490:	d016      	beq.n	80084c0 <_dtoa_r+0x3dc>
 8008492:	9812      	ldr	r0, [sp, #72]	; 0x48
 8008494:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008496:	425c      	negs	r4, r3
 8008498:	230f      	movs	r3, #15
 800849a:	4ab6      	ldr	r2, [pc, #728]	; (8008774 <_dtoa_r+0x690>)
 800849c:	4023      	ands	r3, r4
 800849e:	00db      	lsls	r3, r3, #3
 80084a0:	18d3      	adds	r3, r2, r3
 80084a2:	681a      	ldr	r2, [r3, #0]
 80084a4:	685b      	ldr	r3, [r3, #4]
 80084a6:	f7f9 f9fd 	bl	80018a4 <__aeabi_dmul>
 80084aa:	2601      	movs	r6, #1
 80084ac:	2300      	movs	r3, #0
 80084ae:	9008      	str	r0, [sp, #32]
 80084b0:	9109      	str	r1, [sp, #36]	; 0x24
 80084b2:	4db1      	ldr	r5, [pc, #708]	; (8008778 <_dtoa_r+0x694>)
 80084b4:	1124      	asrs	r4, r4, #4
 80084b6:	2c00      	cmp	r4, #0
 80084b8:	d000      	beq.n	80084bc <_dtoa_r+0x3d8>
 80084ba:	e094      	b.n	80085e6 <_dtoa_r+0x502>
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d19f      	bne.n	8008400 <_dtoa_r+0x31c>
 80084c0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d100      	bne.n	80084c8 <_dtoa_r+0x3e4>
 80084c6:	e09b      	b.n	8008600 <_dtoa_r+0x51c>
 80084c8:	9c08      	ldr	r4, [sp, #32]
 80084ca:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80084cc:	2200      	movs	r2, #0
 80084ce:	0020      	movs	r0, r4
 80084d0:	0029      	movs	r1, r5
 80084d2:	4baa      	ldr	r3, [pc, #680]	; (800877c <_dtoa_r+0x698>)
 80084d4:	f7f7 ffc0 	bl	8000458 <__aeabi_dcmplt>
 80084d8:	2800      	cmp	r0, #0
 80084da:	d100      	bne.n	80084de <_dtoa_r+0x3fa>
 80084dc:	e090      	b.n	8008600 <_dtoa_r+0x51c>
 80084de:	9b07      	ldr	r3, [sp, #28]
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d100      	bne.n	80084e6 <_dtoa_r+0x402>
 80084e4:	e08c      	b.n	8008600 <_dtoa_r+0x51c>
 80084e6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	dd46      	ble.n	800857a <_dtoa_r+0x496>
 80084ec:	9b02      	ldr	r3, [sp, #8]
 80084ee:	2200      	movs	r2, #0
 80084f0:	0020      	movs	r0, r4
 80084f2:	0029      	movs	r1, r5
 80084f4:	1e5e      	subs	r6, r3, #1
 80084f6:	4ba2      	ldr	r3, [pc, #648]	; (8008780 <_dtoa_r+0x69c>)
 80084f8:	f7f9 f9d4 	bl	80018a4 <__aeabi_dmul>
 80084fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80084fe:	9008      	str	r0, [sp, #32]
 8008500:	9109      	str	r1, [sp, #36]	; 0x24
 8008502:	3301      	adds	r3, #1
 8008504:	9310      	str	r3, [sp, #64]	; 0x40
 8008506:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008508:	9810      	ldr	r0, [sp, #64]	; 0x40
 800850a:	9c08      	ldr	r4, [sp, #32]
 800850c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800850e:	9314      	str	r3, [sp, #80]	; 0x50
 8008510:	f7fa f81a 	bl	8002548 <__aeabi_i2d>
 8008514:	0022      	movs	r2, r4
 8008516:	002b      	movs	r3, r5
 8008518:	f7f9 f9c4 	bl	80018a4 <__aeabi_dmul>
 800851c:	2200      	movs	r2, #0
 800851e:	4b99      	ldr	r3, [pc, #612]	; (8008784 <_dtoa_r+0x6a0>)
 8008520:	f7f8 fa82 	bl	8000a28 <__aeabi_dadd>
 8008524:	9010      	str	r0, [sp, #64]	; 0x40
 8008526:	9111      	str	r1, [sp, #68]	; 0x44
 8008528:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800852a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800852c:	9208      	str	r2, [sp, #32]
 800852e:	9309      	str	r3, [sp, #36]	; 0x24
 8008530:	4a95      	ldr	r2, [pc, #596]	; (8008788 <_dtoa_r+0x6a4>)
 8008532:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008534:	4694      	mov	ip, r2
 8008536:	4463      	add	r3, ip
 8008538:	9317      	str	r3, [sp, #92]	; 0x5c
 800853a:	9309      	str	r3, [sp, #36]	; 0x24
 800853c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800853e:	2b00      	cmp	r3, #0
 8008540:	d161      	bne.n	8008606 <_dtoa_r+0x522>
 8008542:	2200      	movs	r2, #0
 8008544:	0020      	movs	r0, r4
 8008546:	0029      	movs	r1, r5
 8008548:	4b90      	ldr	r3, [pc, #576]	; (800878c <_dtoa_r+0x6a8>)
 800854a:	f7f9 fc17 	bl	8001d7c <__aeabi_dsub>
 800854e:	9a08      	ldr	r2, [sp, #32]
 8008550:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008552:	0004      	movs	r4, r0
 8008554:	000d      	movs	r5, r1
 8008556:	f7f7 ff93 	bl	8000480 <__aeabi_dcmpgt>
 800855a:	2800      	cmp	r0, #0
 800855c:	d000      	beq.n	8008560 <_dtoa_r+0x47c>
 800855e:	e2af      	b.n	8008ac0 <_dtoa_r+0x9dc>
 8008560:	488b      	ldr	r0, [pc, #556]	; (8008790 <_dtoa_r+0x6ac>)
 8008562:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008564:	4684      	mov	ip, r0
 8008566:	4461      	add	r1, ip
 8008568:	000b      	movs	r3, r1
 800856a:	0020      	movs	r0, r4
 800856c:	0029      	movs	r1, r5
 800856e:	9a08      	ldr	r2, [sp, #32]
 8008570:	f7f7 ff72 	bl	8000458 <__aeabi_dcmplt>
 8008574:	2800      	cmp	r0, #0
 8008576:	d000      	beq.n	800857a <_dtoa_r+0x496>
 8008578:	e29f      	b.n	8008aba <_dtoa_r+0x9d6>
 800857a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800857c:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800857e:	9308      	str	r3, [sp, #32]
 8008580:	9409      	str	r4, [sp, #36]	; 0x24
 8008582:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008584:	2b00      	cmp	r3, #0
 8008586:	da00      	bge.n	800858a <_dtoa_r+0x4a6>
 8008588:	e172      	b.n	8008870 <_dtoa_r+0x78c>
 800858a:	9a02      	ldr	r2, [sp, #8]
 800858c:	2a0e      	cmp	r2, #14
 800858e:	dd00      	ble.n	8008592 <_dtoa_r+0x4ae>
 8008590:	e16e      	b.n	8008870 <_dtoa_r+0x78c>
 8008592:	4b78      	ldr	r3, [pc, #480]	; (8008774 <_dtoa_r+0x690>)
 8008594:	00d2      	lsls	r2, r2, #3
 8008596:	189b      	adds	r3, r3, r2
 8008598:	685c      	ldr	r4, [r3, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	930a      	str	r3, [sp, #40]	; 0x28
 800859e:	940b      	str	r4, [sp, #44]	; 0x2c
 80085a0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	db00      	blt.n	80085a8 <_dtoa_r+0x4c4>
 80085a6:	e0f7      	b.n	8008798 <_dtoa_r+0x6b4>
 80085a8:	9b07      	ldr	r3, [sp, #28]
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	dd00      	ble.n	80085b0 <_dtoa_r+0x4cc>
 80085ae:	e0f3      	b.n	8008798 <_dtoa_r+0x6b4>
 80085b0:	d000      	beq.n	80085b4 <_dtoa_r+0x4d0>
 80085b2:	e282      	b.n	8008aba <_dtoa_r+0x9d6>
 80085b4:	980a      	ldr	r0, [sp, #40]	; 0x28
 80085b6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80085b8:	2200      	movs	r2, #0
 80085ba:	4b74      	ldr	r3, [pc, #464]	; (800878c <_dtoa_r+0x6a8>)
 80085bc:	f7f9 f972 	bl	80018a4 <__aeabi_dmul>
 80085c0:	9a08      	ldr	r2, [sp, #32]
 80085c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80085c4:	f7f7 ff66 	bl	8000494 <__aeabi_dcmpge>
 80085c8:	9e07      	ldr	r6, [sp, #28]
 80085ca:	0035      	movs	r5, r6
 80085cc:	2800      	cmp	r0, #0
 80085ce:	d000      	beq.n	80085d2 <_dtoa_r+0x4ee>
 80085d0:	e259      	b.n	8008a86 <_dtoa_r+0x9a2>
 80085d2:	9b06      	ldr	r3, [sp, #24]
 80085d4:	9a06      	ldr	r2, [sp, #24]
 80085d6:	3301      	adds	r3, #1
 80085d8:	9308      	str	r3, [sp, #32]
 80085da:	2331      	movs	r3, #49	; 0x31
 80085dc:	7013      	strb	r3, [r2, #0]
 80085de:	9b02      	ldr	r3, [sp, #8]
 80085e0:	3301      	adds	r3, #1
 80085e2:	9302      	str	r3, [sp, #8]
 80085e4:	e254      	b.n	8008a90 <_dtoa_r+0x9ac>
 80085e6:	4234      	tst	r4, r6
 80085e8:	d007      	beq.n	80085fa <_dtoa_r+0x516>
 80085ea:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80085ec:	3301      	adds	r3, #1
 80085ee:	9310      	str	r3, [sp, #64]	; 0x40
 80085f0:	682a      	ldr	r2, [r5, #0]
 80085f2:	686b      	ldr	r3, [r5, #4]
 80085f4:	f7f9 f956 	bl	80018a4 <__aeabi_dmul>
 80085f8:	0033      	movs	r3, r6
 80085fa:	1064      	asrs	r4, r4, #1
 80085fc:	3508      	adds	r5, #8
 80085fe:	e75a      	b.n	80084b6 <_dtoa_r+0x3d2>
 8008600:	9e02      	ldr	r6, [sp, #8]
 8008602:	9b07      	ldr	r3, [sp, #28]
 8008604:	e780      	b.n	8008508 <_dtoa_r+0x424>
 8008606:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008608:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800860a:	1e5a      	subs	r2, r3, #1
 800860c:	4b59      	ldr	r3, [pc, #356]	; (8008774 <_dtoa_r+0x690>)
 800860e:	00d2      	lsls	r2, r2, #3
 8008610:	189b      	adds	r3, r3, r2
 8008612:	681a      	ldr	r2, [r3, #0]
 8008614:	685b      	ldr	r3, [r3, #4]
 8008616:	2900      	cmp	r1, #0
 8008618:	d051      	beq.n	80086be <_dtoa_r+0x5da>
 800861a:	2000      	movs	r0, #0
 800861c:	495d      	ldr	r1, [pc, #372]	; (8008794 <_dtoa_r+0x6b0>)
 800861e:	f7f8 fd3f 	bl	80010a0 <__aeabi_ddiv>
 8008622:	9a08      	ldr	r2, [sp, #32]
 8008624:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008626:	f7f9 fba9 	bl	8001d7c <__aeabi_dsub>
 800862a:	9a06      	ldr	r2, [sp, #24]
 800862c:	9b06      	ldr	r3, [sp, #24]
 800862e:	4694      	mov	ip, r2
 8008630:	9317      	str	r3, [sp, #92]	; 0x5c
 8008632:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008634:	9010      	str	r0, [sp, #64]	; 0x40
 8008636:	9111      	str	r1, [sp, #68]	; 0x44
 8008638:	4463      	add	r3, ip
 800863a:	9319      	str	r3, [sp, #100]	; 0x64
 800863c:	0029      	movs	r1, r5
 800863e:	0020      	movs	r0, r4
 8008640:	f7f9 ff4c 	bl	80024dc <__aeabi_d2iz>
 8008644:	9014      	str	r0, [sp, #80]	; 0x50
 8008646:	f7f9 ff7f 	bl	8002548 <__aeabi_i2d>
 800864a:	0002      	movs	r2, r0
 800864c:	000b      	movs	r3, r1
 800864e:	0020      	movs	r0, r4
 8008650:	0029      	movs	r1, r5
 8008652:	f7f9 fb93 	bl	8001d7c <__aeabi_dsub>
 8008656:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008658:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800865a:	3301      	adds	r3, #1
 800865c:	9308      	str	r3, [sp, #32]
 800865e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008660:	0004      	movs	r4, r0
 8008662:	3330      	adds	r3, #48	; 0x30
 8008664:	7013      	strb	r3, [r2, #0]
 8008666:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008668:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800866a:	000d      	movs	r5, r1
 800866c:	f7f7 fef4 	bl	8000458 <__aeabi_dcmplt>
 8008670:	2800      	cmp	r0, #0
 8008672:	d175      	bne.n	8008760 <_dtoa_r+0x67c>
 8008674:	0022      	movs	r2, r4
 8008676:	002b      	movs	r3, r5
 8008678:	2000      	movs	r0, #0
 800867a:	4940      	ldr	r1, [pc, #256]	; (800877c <_dtoa_r+0x698>)
 800867c:	f7f9 fb7e 	bl	8001d7c <__aeabi_dsub>
 8008680:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008682:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008684:	f7f7 fee8 	bl	8000458 <__aeabi_dcmplt>
 8008688:	2800      	cmp	r0, #0
 800868a:	d000      	beq.n	800868e <_dtoa_r+0x5aa>
 800868c:	e0d2      	b.n	8008834 <_dtoa_r+0x750>
 800868e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008690:	9a08      	ldr	r2, [sp, #32]
 8008692:	4293      	cmp	r3, r2
 8008694:	d100      	bne.n	8008698 <_dtoa_r+0x5b4>
 8008696:	e770      	b.n	800857a <_dtoa_r+0x496>
 8008698:	9810      	ldr	r0, [sp, #64]	; 0x40
 800869a:	9911      	ldr	r1, [sp, #68]	; 0x44
 800869c:	2200      	movs	r2, #0
 800869e:	4b38      	ldr	r3, [pc, #224]	; (8008780 <_dtoa_r+0x69c>)
 80086a0:	f7f9 f900 	bl	80018a4 <__aeabi_dmul>
 80086a4:	4b36      	ldr	r3, [pc, #216]	; (8008780 <_dtoa_r+0x69c>)
 80086a6:	9010      	str	r0, [sp, #64]	; 0x40
 80086a8:	9111      	str	r1, [sp, #68]	; 0x44
 80086aa:	2200      	movs	r2, #0
 80086ac:	0020      	movs	r0, r4
 80086ae:	0029      	movs	r1, r5
 80086b0:	f7f9 f8f8 	bl	80018a4 <__aeabi_dmul>
 80086b4:	9b08      	ldr	r3, [sp, #32]
 80086b6:	0004      	movs	r4, r0
 80086b8:	000d      	movs	r5, r1
 80086ba:	9317      	str	r3, [sp, #92]	; 0x5c
 80086bc:	e7be      	b.n	800863c <_dtoa_r+0x558>
 80086be:	9808      	ldr	r0, [sp, #32]
 80086c0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80086c2:	f7f9 f8ef 	bl	80018a4 <__aeabi_dmul>
 80086c6:	9a06      	ldr	r2, [sp, #24]
 80086c8:	9b06      	ldr	r3, [sp, #24]
 80086ca:	4694      	mov	ip, r2
 80086cc:	9308      	str	r3, [sp, #32]
 80086ce:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80086d0:	9010      	str	r0, [sp, #64]	; 0x40
 80086d2:	9111      	str	r1, [sp, #68]	; 0x44
 80086d4:	4463      	add	r3, ip
 80086d6:	9319      	str	r3, [sp, #100]	; 0x64
 80086d8:	0029      	movs	r1, r5
 80086da:	0020      	movs	r0, r4
 80086dc:	f7f9 fefe 	bl	80024dc <__aeabi_d2iz>
 80086e0:	9017      	str	r0, [sp, #92]	; 0x5c
 80086e2:	f7f9 ff31 	bl	8002548 <__aeabi_i2d>
 80086e6:	0002      	movs	r2, r0
 80086e8:	000b      	movs	r3, r1
 80086ea:	0020      	movs	r0, r4
 80086ec:	0029      	movs	r1, r5
 80086ee:	f7f9 fb45 	bl	8001d7c <__aeabi_dsub>
 80086f2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80086f4:	9a08      	ldr	r2, [sp, #32]
 80086f6:	3330      	adds	r3, #48	; 0x30
 80086f8:	7013      	strb	r3, [r2, #0]
 80086fa:	0013      	movs	r3, r2
 80086fc:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80086fe:	3301      	adds	r3, #1
 8008700:	0004      	movs	r4, r0
 8008702:	000d      	movs	r5, r1
 8008704:	9308      	str	r3, [sp, #32]
 8008706:	4293      	cmp	r3, r2
 8008708:	d12c      	bne.n	8008764 <_dtoa_r+0x680>
 800870a:	9810      	ldr	r0, [sp, #64]	; 0x40
 800870c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800870e:	9a06      	ldr	r2, [sp, #24]
 8008710:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008712:	4694      	mov	ip, r2
 8008714:	4463      	add	r3, ip
 8008716:	2200      	movs	r2, #0
 8008718:	9308      	str	r3, [sp, #32]
 800871a:	4b1e      	ldr	r3, [pc, #120]	; (8008794 <_dtoa_r+0x6b0>)
 800871c:	f7f8 f984 	bl	8000a28 <__aeabi_dadd>
 8008720:	0002      	movs	r2, r0
 8008722:	000b      	movs	r3, r1
 8008724:	0020      	movs	r0, r4
 8008726:	0029      	movs	r1, r5
 8008728:	f7f7 feaa 	bl	8000480 <__aeabi_dcmpgt>
 800872c:	2800      	cmp	r0, #0
 800872e:	d000      	beq.n	8008732 <_dtoa_r+0x64e>
 8008730:	e080      	b.n	8008834 <_dtoa_r+0x750>
 8008732:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008734:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008736:	2000      	movs	r0, #0
 8008738:	4916      	ldr	r1, [pc, #88]	; (8008794 <_dtoa_r+0x6b0>)
 800873a:	f7f9 fb1f 	bl	8001d7c <__aeabi_dsub>
 800873e:	0002      	movs	r2, r0
 8008740:	000b      	movs	r3, r1
 8008742:	0020      	movs	r0, r4
 8008744:	0029      	movs	r1, r5
 8008746:	f7f7 fe87 	bl	8000458 <__aeabi_dcmplt>
 800874a:	2800      	cmp	r0, #0
 800874c:	d100      	bne.n	8008750 <_dtoa_r+0x66c>
 800874e:	e714      	b.n	800857a <_dtoa_r+0x496>
 8008750:	9b08      	ldr	r3, [sp, #32]
 8008752:	001a      	movs	r2, r3
 8008754:	3a01      	subs	r2, #1
 8008756:	9208      	str	r2, [sp, #32]
 8008758:	7812      	ldrb	r2, [r2, #0]
 800875a:	2a30      	cmp	r2, #48	; 0x30
 800875c:	d0f8      	beq.n	8008750 <_dtoa_r+0x66c>
 800875e:	9308      	str	r3, [sp, #32]
 8008760:	9602      	str	r6, [sp, #8]
 8008762:	e055      	b.n	8008810 <_dtoa_r+0x72c>
 8008764:	2200      	movs	r2, #0
 8008766:	4b06      	ldr	r3, [pc, #24]	; (8008780 <_dtoa_r+0x69c>)
 8008768:	f7f9 f89c 	bl	80018a4 <__aeabi_dmul>
 800876c:	0004      	movs	r4, r0
 800876e:	000d      	movs	r5, r1
 8008770:	e7b2      	b.n	80086d8 <_dtoa_r+0x5f4>
 8008772:	46c0      	nop			; (mov r8, r8)
 8008774:	0800b3c0 	.word	0x0800b3c0
 8008778:	0800b398 	.word	0x0800b398
 800877c:	3ff00000 	.word	0x3ff00000
 8008780:	40240000 	.word	0x40240000
 8008784:	401c0000 	.word	0x401c0000
 8008788:	fcc00000 	.word	0xfcc00000
 800878c:	40140000 	.word	0x40140000
 8008790:	7cc00000 	.word	0x7cc00000
 8008794:	3fe00000 	.word	0x3fe00000
 8008798:	9b07      	ldr	r3, [sp, #28]
 800879a:	9e06      	ldr	r6, [sp, #24]
 800879c:	3b01      	subs	r3, #1
 800879e:	199b      	adds	r3, r3, r6
 80087a0:	930c      	str	r3, [sp, #48]	; 0x30
 80087a2:	9c08      	ldr	r4, [sp, #32]
 80087a4:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80087a6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80087a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80087aa:	0020      	movs	r0, r4
 80087ac:	0029      	movs	r1, r5
 80087ae:	f7f8 fc77 	bl	80010a0 <__aeabi_ddiv>
 80087b2:	f7f9 fe93 	bl	80024dc <__aeabi_d2iz>
 80087b6:	9007      	str	r0, [sp, #28]
 80087b8:	f7f9 fec6 	bl	8002548 <__aeabi_i2d>
 80087bc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80087be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80087c0:	f7f9 f870 	bl	80018a4 <__aeabi_dmul>
 80087c4:	0002      	movs	r2, r0
 80087c6:	000b      	movs	r3, r1
 80087c8:	0020      	movs	r0, r4
 80087ca:	0029      	movs	r1, r5
 80087cc:	f7f9 fad6 	bl	8001d7c <__aeabi_dsub>
 80087d0:	0033      	movs	r3, r6
 80087d2:	9a07      	ldr	r2, [sp, #28]
 80087d4:	3601      	adds	r6, #1
 80087d6:	3230      	adds	r2, #48	; 0x30
 80087d8:	701a      	strb	r2, [r3, #0]
 80087da:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80087dc:	9608      	str	r6, [sp, #32]
 80087de:	429a      	cmp	r2, r3
 80087e0:	d139      	bne.n	8008856 <_dtoa_r+0x772>
 80087e2:	0002      	movs	r2, r0
 80087e4:	000b      	movs	r3, r1
 80087e6:	f7f8 f91f 	bl	8000a28 <__aeabi_dadd>
 80087ea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80087ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80087ee:	0004      	movs	r4, r0
 80087f0:	000d      	movs	r5, r1
 80087f2:	f7f7 fe45 	bl	8000480 <__aeabi_dcmpgt>
 80087f6:	2800      	cmp	r0, #0
 80087f8:	d11b      	bne.n	8008832 <_dtoa_r+0x74e>
 80087fa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80087fc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80087fe:	0020      	movs	r0, r4
 8008800:	0029      	movs	r1, r5
 8008802:	f7f7 fe23 	bl	800044c <__aeabi_dcmpeq>
 8008806:	2800      	cmp	r0, #0
 8008808:	d002      	beq.n	8008810 <_dtoa_r+0x72c>
 800880a:	9b07      	ldr	r3, [sp, #28]
 800880c:	07db      	lsls	r3, r3, #31
 800880e:	d410      	bmi.n	8008832 <_dtoa_r+0x74e>
 8008810:	0038      	movs	r0, r7
 8008812:	9905      	ldr	r1, [sp, #20]
 8008814:	f000 fe6c 	bl	80094f0 <_Bfree>
 8008818:	2300      	movs	r3, #0
 800881a:	9a08      	ldr	r2, [sp, #32]
 800881c:	9802      	ldr	r0, [sp, #8]
 800881e:	7013      	strb	r3, [r2, #0]
 8008820:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008822:	3001      	adds	r0, #1
 8008824:	6018      	str	r0, [r3, #0]
 8008826:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008828:	2b00      	cmp	r3, #0
 800882a:	d100      	bne.n	800882e <_dtoa_r+0x74a>
 800882c:	e4a6      	b.n	800817c <_dtoa_r+0x98>
 800882e:	601a      	str	r2, [r3, #0]
 8008830:	e4a4      	b.n	800817c <_dtoa_r+0x98>
 8008832:	9e02      	ldr	r6, [sp, #8]
 8008834:	9b08      	ldr	r3, [sp, #32]
 8008836:	9308      	str	r3, [sp, #32]
 8008838:	3b01      	subs	r3, #1
 800883a:	781a      	ldrb	r2, [r3, #0]
 800883c:	2a39      	cmp	r2, #57	; 0x39
 800883e:	d106      	bne.n	800884e <_dtoa_r+0x76a>
 8008840:	9a06      	ldr	r2, [sp, #24]
 8008842:	429a      	cmp	r2, r3
 8008844:	d1f7      	bne.n	8008836 <_dtoa_r+0x752>
 8008846:	2230      	movs	r2, #48	; 0x30
 8008848:	9906      	ldr	r1, [sp, #24]
 800884a:	3601      	adds	r6, #1
 800884c:	700a      	strb	r2, [r1, #0]
 800884e:	781a      	ldrb	r2, [r3, #0]
 8008850:	3201      	adds	r2, #1
 8008852:	701a      	strb	r2, [r3, #0]
 8008854:	e784      	b.n	8008760 <_dtoa_r+0x67c>
 8008856:	2200      	movs	r2, #0
 8008858:	4baa      	ldr	r3, [pc, #680]	; (8008b04 <_dtoa_r+0xa20>)
 800885a:	f7f9 f823 	bl	80018a4 <__aeabi_dmul>
 800885e:	2200      	movs	r2, #0
 8008860:	2300      	movs	r3, #0
 8008862:	0004      	movs	r4, r0
 8008864:	000d      	movs	r5, r1
 8008866:	f7f7 fdf1 	bl	800044c <__aeabi_dcmpeq>
 800886a:	2800      	cmp	r0, #0
 800886c:	d09b      	beq.n	80087a6 <_dtoa_r+0x6c2>
 800886e:	e7cf      	b.n	8008810 <_dtoa_r+0x72c>
 8008870:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008872:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8008874:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008876:	2d00      	cmp	r5, #0
 8008878:	d012      	beq.n	80088a0 <_dtoa_r+0x7bc>
 800887a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800887c:	2a01      	cmp	r2, #1
 800887e:	dc66      	bgt.n	800894e <_dtoa_r+0x86a>
 8008880:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008882:	2a00      	cmp	r2, #0
 8008884:	d05d      	beq.n	8008942 <_dtoa_r+0x85e>
 8008886:	4aa0      	ldr	r2, [pc, #640]	; (8008b08 <_dtoa_r+0xa24>)
 8008888:	189b      	adds	r3, r3, r2
 800888a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800888c:	2101      	movs	r1, #1
 800888e:	18d2      	adds	r2, r2, r3
 8008890:	920a      	str	r2, [sp, #40]	; 0x28
 8008892:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008894:	0038      	movs	r0, r7
 8008896:	18d3      	adds	r3, r2, r3
 8008898:	930d      	str	r3, [sp, #52]	; 0x34
 800889a:	f000 ff25 	bl	80096e8 <__i2b>
 800889e:	0005      	movs	r5, r0
 80088a0:	2c00      	cmp	r4, #0
 80088a2:	dd0e      	ble.n	80088c2 <_dtoa_r+0x7de>
 80088a4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	dd0b      	ble.n	80088c2 <_dtoa_r+0x7de>
 80088aa:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80088ac:	0023      	movs	r3, r4
 80088ae:	4294      	cmp	r4, r2
 80088b0:	dd00      	ble.n	80088b4 <_dtoa_r+0x7d0>
 80088b2:	0013      	movs	r3, r2
 80088b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80088b6:	1ae4      	subs	r4, r4, r3
 80088b8:	1ad2      	subs	r2, r2, r3
 80088ba:	920a      	str	r2, [sp, #40]	; 0x28
 80088bc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80088be:	1ad3      	subs	r3, r2, r3
 80088c0:	930d      	str	r3, [sp, #52]	; 0x34
 80088c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d01f      	beq.n	8008908 <_dtoa_r+0x824>
 80088c8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d054      	beq.n	8008978 <_dtoa_r+0x894>
 80088ce:	2e00      	cmp	r6, #0
 80088d0:	dd11      	ble.n	80088f6 <_dtoa_r+0x812>
 80088d2:	0029      	movs	r1, r5
 80088d4:	0032      	movs	r2, r6
 80088d6:	0038      	movs	r0, r7
 80088d8:	f000 ffcc 	bl	8009874 <__pow5mult>
 80088dc:	9a05      	ldr	r2, [sp, #20]
 80088de:	0001      	movs	r1, r0
 80088e0:	0005      	movs	r5, r0
 80088e2:	0038      	movs	r0, r7
 80088e4:	f000 ff16 	bl	8009714 <__multiply>
 80088e8:	9905      	ldr	r1, [sp, #20]
 80088ea:	9014      	str	r0, [sp, #80]	; 0x50
 80088ec:	0038      	movs	r0, r7
 80088ee:	f000 fdff 	bl	80094f0 <_Bfree>
 80088f2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80088f4:	9305      	str	r3, [sp, #20]
 80088f6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80088f8:	1b9a      	subs	r2, r3, r6
 80088fa:	42b3      	cmp	r3, r6
 80088fc:	d004      	beq.n	8008908 <_dtoa_r+0x824>
 80088fe:	0038      	movs	r0, r7
 8008900:	9905      	ldr	r1, [sp, #20]
 8008902:	f000 ffb7 	bl	8009874 <__pow5mult>
 8008906:	9005      	str	r0, [sp, #20]
 8008908:	2101      	movs	r1, #1
 800890a:	0038      	movs	r0, r7
 800890c:	f000 feec 	bl	80096e8 <__i2b>
 8008910:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008912:	0006      	movs	r6, r0
 8008914:	2b00      	cmp	r3, #0
 8008916:	dd31      	ble.n	800897c <_dtoa_r+0x898>
 8008918:	001a      	movs	r2, r3
 800891a:	0001      	movs	r1, r0
 800891c:	0038      	movs	r0, r7
 800891e:	f000 ffa9 	bl	8009874 <__pow5mult>
 8008922:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008924:	0006      	movs	r6, r0
 8008926:	2b01      	cmp	r3, #1
 8008928:	dd2d      	ble.n	8008986 <_dtoa_r+0x8a2>
 800892a:	2300      	movs	r3, #0
 800892c:	930e      	str	r3, [sp, #56]	; 0x38
 800892e:	6933      	ldr	r3, [r6, #16]
 8008930:	3303      	adds	r3, #3
 8008932:	009b      	lsls	r3, r3, #2
 8008934:	18f3      	adds	r3, r6, r3
 8008936:	6858      	ldr	r0, [r3, #4]
 8008938:	f000 fe8e 	bl	8009658 <__hi0bits>
 800893c:	2320      	movs	r3, #32
 800893e:	1a18      	subs	r0, r3, r0
 8008940:	e039      	b.n	80089b6 <_dtoa_r+0x8d2>
 8008942:	2336      	movs	r3, #54	; 0x36
 8008944:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008946:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8008948:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800894a:	1a9b      	subs	r3, r3, r2
 800894c:	e79d      	b.n	800888a <_dtoa_r+0x7a6>
 800894e:	9b07      	ldr	r3, [sp, #28]
 8008950:	1e5e      	subs	r6, r3, #1
 8008952:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008954:	42b3      	cmp	r3, r6
 8008956:	db07      	blt.n	8008968 <_dtoa_r+0x884>
 8008958:	1b9e      	subs	r6, r3, r6
 800895a:	9b07      	ldr	r3, [sp, #28]
 800895c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800895e:	2b00      	cmp	r3, #0
 8008960:	da93      	bge.n	800888a <_dtoa_r+0x7a6>
 8008962:	1ae4      	subs	r4, r4, r3
 8008964:	2300      	movs	r3, #0
 8008966:	e790      	b.n	800888a <_dtoa_r+0x7a6>
 8008968:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800896a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800896c:	1af3      	subs	r3, r6, r3
 800896e:	18d3      	adds	r3, r2, r3
 8008970:	960e      	str	r6, [sp, #56]	; 0x38
 8008972:	9315      	str	r3, [sp, #84]	; 0x54
 8008974:	2600      	movs	r6, #0
 8008976:	e7f0      	b.n	800895a <_dtoa_r+0x876>
 8008978:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800897a:	e7c0      	b.n	80088fe <_dtoa_r+0x81a>
 800897c:	2300      	movs	r3, #0
 800897e:	930e      	str	r3, [sp, #56]	; 0x38
 8008980:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008982:	2b01      	cmp	r3, #1
 8008984:	dc13      	bgt.n	80089ae <_dtoa_r+0x8ca>
 8008986:	2300      	movs	r3, #0
 8008988:	930e      	str	r3, [sp, #56]	; 0x38
 800898a:	9b08      	ldr	r3, [sp, #32]
 800898c:	2b00      	cmp	r3, #0
 800898e:	d10e      	bne.n	80089ae <_dtoa_r+0x8ca>
 8008990:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008992:	031b      	lsls	r3, r3, #12
 8008994:	d10b      	bne.n	80089ae <_dtoa_r+0x8ca>
 8008996:	4b5d      	ldr	r3, [pc, #372]	; (8008b0c <_dtoa_r+0xa28>)
 8008998:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800899a:	4213      	tst	r3, r2
 800899c:	d007      	beq.n	80089ae <_dtoa_r+0x8ca>
 800899e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089a0:	3301      	adds	r3, #1
 80089a2:	930a      	str	r3, [sp, #40]	; 0x28
 80089a4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80089a6:	3301      	adds	r3, #1
 80089a8:	930d      	str	r3, [sp, #52]	; 0x34
 80089aa:	2301      	movs	r3, #1
 80089ac:	930e      	str	r3, [sp, #56]	; 0x38
 80089ae:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80089b0:	2001      	movs	r0, #1
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d1bb      	bne.n	800892e <_dtoa_r+0x84a>
 80089b6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80089b8:	221f      	movs	r2, #31
 80089ba:	1818      	adds	r0, r3, r0
 80089bc:	0003      	movs	r3, r0
 80089be:	4013      	ands	r3, r2
 80089c0:	4210      	tst	r0, r2
 80089c2:	d046      	beq.n	8008a52 <_dtoa_r+0x96e>
 80089c4:	3201      	adds	r2, #1
 80089c6:	1ad2      	subs	r2, r2, r3
 80089c8:	2a04      	cmp	r2, #4
 80089ca:	dd3f      	ble.n	8008a4c <_dtoa_r+0x968>
 80089cc:	221c      	movs	r2, #28
 80089ce:	1ad3      	subs	r3, r2, r3
 80089d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80089d2:	18e4      	adds	r4, r4, r3
 80089d4:	18d2      	adds	r2, r2, r3
 80089d6:	920a      	str	r2, [sp, #40]	; 0x28
 80089d8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80089da:	18d3      	adds	r3, r2, r3
 80089dc:	930d      	str	r3, [sp, #52]	; 0x34
 80089de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	dd05      	ble.n	80089f0 <_dtoa_r+0x90c>
 80089e4:	001a      	movs	r2, r3
 80089e6:	0038      	movs	r0, r7
 80089e8:	9905      	ldr	r1, [sp, #20]
 80089ea:	f000 ff9f 	bl	800992c <__lshift>
 80089ee:	9005      	str	r0, [sp, #20]
 80089f0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	dd05      	ble.n	8008a02 <_dtoa_r+0x91e>
 80089f6:	0031      	movs	r1, r6
 80089f8:	001a      	movs	r2, r3
 80089fa:	0038      	movs	r0, r7
 80089fc:	f000 ff96 	bl	800992c <__lshift>
 8008a00:	0006      	movs	r6, r0
 8008a02:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d026      	beq.n	8008a56 <_dtoa_r+0x972>
 8008a08:	0031      	movs	r1, r6
 8008a0a:	9805      	ldr	r0, [sp, #20]
 8008a0c:	f000 fffc 	bl	8009a08 <__mcmp>
 8008a10:	2800      	cmp	r0, #0
 8008a12:	da20      	bge.n	8008a56 <_dtoa_r+0x972>
 8008a14:	9b02      	ldr	r3, [sp, #8]
 8008a16:	220a      	movs	r2, #10
 8008a18:	3b01      	subs	r3, #1
 8008a1a:	9302      	str	r3, [sp, #8]
 8008a1c:	0038      	movs	r0, r7
 8008a1e:	2300      	movs	r3, #0
 8008a20:	9905      	ldr	r1, [sp, #20]
 8008a22:	f000 fd89 	bl	8009538 <__multadd>
 8008a26:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008a28:	9005      	str	r0, [sp, #20]
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d100      	bne.n	8008a30 <_dtoa_r+0x94c>
 8008a2e:	e166      	b.n	8008cfe <_dtoa_r+0xc1a>
 8008a30:	2300      	movs	r3, #0
 8008a32:	0029      	movs	r1, r5
 8008a34:	220a      	movs	r2, #10
 8008a36:	0038      	movs	r0, r7
 8008a38:	f000 fd7e 	bl	8009538 <__multadd>
 8008a3c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008a3e:	0005      	movs	r5, r0
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	dc47      	bgt.n	8008ad4 <_dtoa_r+0x9f0>
 8008a44:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008a46:	2b02      	cmp	r3, #2
 8008a48:	dc0d      	bgt.n	8008a66 <_dtoa_r+0x982>
 8008a4a:	e043      	b.n	8008ad4 <_dtoa_r+0x9f0>
 8008a4c:	2a04      	cmp	r2, #4
 8008a4e:	d0c6      	beq.n	80089de <_dtoa_r+0x8fa>
 8008a50:	0013      	movs	r3, r2
 8008a52:	331c      	adds	r3, #28
 8008a54:	e7bc      	b.n	80089d0 <_dtoa_r+0x8ec>
 8008a56:	9b07      	ldr	r3, [sp, #28]
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	dc35      	bgt.n	8008ac8 <_dtoa_r+0x9e4>
 8008a5c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008a5e:	2b02      	cmp	r3, #2
 8008a60:	dd32      	ble.n	8008ac8 <_dtoa_r+0x9e4>
 8008a62:	9b07      	ldr	r3, [sp, #28]
 8008a64:	930c      	str	r3, [sp, #48]	; 0x30
 8008a66:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d10c      	bne.n	8008a86 <_dtoa_r+0x9a2>
 8008a6c:	0031      	movs	r1, r6
 8008a6e:	2205      	movs	r2, #5
 8008a70:	0038      	movs	r0, r7
 8008a72:	f000 fd61 	bl	8009538 <__multadd>
 8008a76:	0006      	movs	r6, r0
 8008a78:	0001      	movs	r1, r0
 8008a7a:	9805      	ldr	r0, [sp, #20]
 8008a7c:	f000 ffc4 	bl	8009a08 <__mcmp>
 8008a80:	2800      	cmp	r0, #0
 8008a82:	dd00      	ble.n	8008a86 <_dtoa_r+0x9a2>
 8008a84:	e5a5      	b.n	80085d2 <_dtoa_r+0x4ee>
 8008a86:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008a88:	43db      	mvns	r3, r3
 8008a8a:	9302      	str	r3, [sp, #8]
 8008a8c:	9b06      	ldr	r3, [sp, #24]
 8008a8e:	9308      	str	r3, [sp, #32]
 8008a90:	2400      	movs	r4, #0
 8008a92:	0031      	movs	r1, r6
 8008a94:	0038      	movs	r0, r7
 8008a96:	f000 fd2b 	bl	80094f0 <_Bfree>
 8008a9a:	2d00      	cmp	r5, #0
 8008a9c:	d100      	bne.n	8008aa0 <_dtoa_r+0x9bc>
 8008a9e:	e6b7      	b.n	8008810 <_dtoa_r+0x72c>
 8008aa0:	2c00      	cmp	r4, #0
 8008aa2:	d005      	beq.n	8008ab0 <_dtoa_r+0x9cc>
 8008aa4:	42ac      	cmp	r4, r5
 8008aa6:	d003      	beq.n	8008ab0 <_dtoa_r+0x9cc>
 8008aa8:	0021      	movs	r1, r4
 8008aaa:	0038      	movs	r0, r7
 8008aac:	f000 fd20 	bl	80094f0 <_Bfree>
 8008ab0:	0029      	movs	r1, r5
 8008ab2:	0038      	movs	r0, r7
 8008ab4:	f000 fd1c 	bl	80094f0 <_Bfree>
 8008ab8:	e6aa      	b.n	8008810 <_dtoa_r+0x72c>
 8008aba:	2600      	movs	r6, #0
 8008abc:	0035      	movs	r5, r6
 8008abe:	e7e2      	b.n	8008a86 <_dtoa_r+0x9a2>
 8008ac0:	9602      	str	r6, [sp, #8]
 8008ac2:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8008ac4:	0035      	movs	r5, r6
 8008ac6:	e584      	b.n	80085d2 <_dtoa_r+0x4ee>
 8008ac8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d100      	bne.n	8008ad0 <_dtoa_r+0x9ec>
 8008ace:	e0ce      	b.n	8008c6e <_dtoa_r+0xb8a>
 8008ad0:	9b07      	ldr	r3, [sp, #28]
 8008ad2:	930c      	str	r3, [sp, #48]	; 0x30
 8008ad4:	2c00      	cmp	r4, #0
 8008ad6:	dd05      	ble.n	8008ae4 <_dtoa_r+0xa00>
 8008ad8:	0029      	movs	r1, r5
 8008ada:	0022      	movs	r2, r4
 8008adc:	0038      	movs	r0, r7
 8008ade:	f000 ff25 	bl	800992c <__lshift>
 8008ae2:	0005      	movs	r5, r0
 8008ae4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008ae6:	0028      	movs	r0, r5
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d022      	beq.n	8008b32 <_dtoa_r+0xa4e>
 8008aec:	0038      	movs	r0, r7
 8008aee:	6869      	ldr	r1, [r5, #4]
 8008af0:	f000 fcba 	bl	8009468 <_Balloc>
 8008af4:	1e04      	subs	r4, r0, #0
 8008af6:	d10f      	bne.n	8008b18 <_dtoa_r+0xa34>
 8008af8:	0002      	movs	r2, r0
 8008afa:	4b05      	ldr	r3, [pc, #20]	; (8008b10 <_dtoa_r+0xa2c>)
 8008afc:	4905      	ldr	r1, [pc, #20]	; (8008b14 <_dtoa_r+0xa30>)
 8008afe:	f7ff fb06 	bl	800810e <_dtoa_r+0x2a>
 8008b02:	46c0      	nop			; (mov r8, r8)
 8008b04:	40240000 	.word	0x40240000
 8008b08:	00000433 	.word	0x00000433
 8008b0c:	7ff00000 	.word	0x7ff00000
 8008b10:	0800b2b0 	.word	0x0800b2b0
 8008b14:	000002ea 	.word	0x000002ea
 8008b18:	0029      	movs	r1, r5
 8008b1a:	692b      	ldr	r3, [r5, #16]
 8008b1c:	310c      	adds	r1, #12
 8008b1e:	1c9a      	adds	r2, r3, #2
 8008b20:	0092      	lsls	r2, r2, #2
 8008b22:	300c      	adds	r0, #12
 8008b24:	f000 fc97 	bl	8009456 <memcpy>
 8008b28:	2201      	movs	r2, #1
 8008b2a:	0021      	movs	r1, r4
 8008b2c:	0038      	movs	r0, r7
 8008b2e:	f000 fefd 	bl	800992c <__lshift>
 8008b32:	9b06      	ldr	r3, [sp, #24]
 8008b34:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008b36:	930a      	str	r3, [sp, #40]	; 0x28
 8008b38:	3b01      	subs	r3, #1
 8008b3a:	189b      	adds	r3, r3, r2
 8008b3c:	2201      	movs	r2, #1
 8008b3e:	002c      	movs	r4, r5
 8008b40:	0005      	movs	r5, r0
 8008b42:	9314      	str	r3, [sp, #80]	; 0x50
 8008b44:	9b08      	ldr	r3, [sp, #32]
 8008b46:	4013      	ands	r3, r2
 8008b48:	930f      	str	r3, [sp, #60]	; 0x3c
 8008b4a:	0031      	movs	r1, r6
 8008b4c:	9805      	ldr	r0, [sp, #20]
 8008b4e:	f7ff fa3d 	bl	8007fcc <quorem>
 8008b52:	0003      	movs	r3, r0
 8008b54:	0021      	movs	r1, r4
 8008b56:	3330      	adds	r3, #48	; 0x30
 8008b58:	900d      	str	r0, [sp, #52]	; 0x34
 8008b5a:	9805      	ldr	r0, [sp, #20]
 8008b5c:	9307      	str	r3, [sp, #28]
 8008b5e:	f000 ff53 	bl	8009a08 <__mcmp>
 8008b62:	002a      	movs	r2, r5
 8008b64:	900e      	str	r0, [sp, #56]	; 0x38
 8008b66:	0031      	movs	r1, r6
 8008b68:	0038      	movs	r0, r7
 8008b6a:	f000 ff69 	bl	8009a40 <__mdiff>
 8008b6e:	68c3      	ldr	r3, [r0, #12]
 8008b70:	9008      	str	r0, [sp, #32]
 8008b72:	9310      	str	r3, [sp, #64]	; 0x40
 8008b74:	2301      	movs	r3, #1
 8008b76:	930c      	str	r3, [sp, #48]	; 0x30
 8008b78:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d104      	bne.n	8008b88 <_dtoa_r+0xaa4>
 8008b7e:	0001      	movs	r1, r0
 8008b80:	9805      	ldr	r0, [sp, #20]
 8008b82:	f000 ff41 	bl	8009a08 <__mcmp>
 8008b86:	900c      	str	r0, [sp, #48]	; 0x30
 8008b88:	0038      	movs	r0, r7
 8008b8a:	9908      	ldr	r1, [sp, #32]
 8008b8c:	f000 fcb0 	bl	80094f0 <_Bfree>
 8008b90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b92:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008b94:	3301      	adds	r3, #1
 8008b96:	9308      	str	r3, [sp, #32]
 8008b98:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008b9a:	4313      	orrs	r3, r2
 8008b9c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008b9e:	4313      	orrs	r3, r2
 8008ba0:	d10c      	bne.n	8008bbc <_dtoa_r+0xad8>
 8008ba2:	9b07      	ldr	r3, [sp, #28]
 8008ba4:	2b39      	cmp	r3, #57	; 0x39
 8008ba6:	d026      	beq.n	8008bf6 <_dtoa_r+0xb12>
 8008ba8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	dd02      	ble.n	8008bb4 <_dtoa_r+0xad0>
 8008bae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008bb0:	3331      	adds	r3, #49	; 0x31
 8008bb2:	9307      	str	r3, [sp, #28]
 8008bb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008bb6:	9a07      	ldr	r2, [sp, #28]
 8008bb8:	701a      	strb	r2, [r3, #0]
 8008bba:	e76a      	b.n	8008a92 <_dtoa_r+0x9ae>
 8008bbc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	db04      	blt.n	8008bcc <_dtoa_r+0xae8>
 8008bc2:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008bc4:	4313      	orrs	r3, r2
 8008bc6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008bc8:	4313      	orrs	r3, r2
 8008bca:	d11f      	bne.n	8008c0c <_dtoa_r+0xb28>
 8008bcc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	ddf0      	ble.n	8008bb4 <_dtoa_r+0xad0>
 8008bd2:	9905      	ldr	r1, [sp, #20]
 8008bd4:	2201      	movs	r2, #1
 8008bd6:	0038      	movs	r0, r7
 8008bd8:	f000 fea8 	bl	800992c <__lshift>
 8008bdc:	0031      	movs	r1, r6
 8008bde:	9005      	str	r0, [sp, #20]
 8008be0:	f000 ff12 	bl	8009a08 <__mcmp>
 8008be4:	2800      	cmp	r0, #0
 8008be6:	dc03      	bgt.n	8008bf0 <_dtoa_r+0xb0c>
 8008be8:	d1e4      	bne.n	8008bb4 <_dtoa_r+0xad0>
 8008bea:	9b07      	ldr	r3, [sp, #28]
 8008bec:	07db      	lsls	r3, r3, #31
 8008bee:	d5e1      	bpl.n	8008bb4 <_dtoa_r+0xad0>
 8008bf0:	9b07      	ldr	r3, [sp, #28]
 8008bf2:	2b39      	cmp	r3, #57	; 0x39
 8008bf4:	d1db      	bne.n	8008bae <_dtoa_r+0xaca>
 8008bf6:	2339      	movs	r3, #57	; 0x39
 8008bf8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008bfa:	7013      	strb	r3, [r2, #0]
 8008bfc:	9b08      	ldr	r3, [sp, #32]
 8008bfe:	9308      	str	r3, [sp, #32]
 8008c00:	3b01      	subs	r3, #1
 8008c02:	781a      	ldrb	r2, [r3, #0]
 8008c04:	2a39      	cmp	r2, #57	; 0x39
 8008c06:	d068      	beq.n	8008cda <_dtoa_r+0xbf6>
 8008c08:	3201      	adds	r2, #1
 8008c0a:	e7d5      	b.n	8008bb8 <_dtoa_r+0xad4>
 8008c0c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	dd07      	ble.n	8008c22 <_dtoa_r+0xb3e>
 8008c12:	9b07      	ldr	r3, [sp, #28]
 8008c14:	2b39      	cmp	r3, #57	; 0x39
 8008c16:	d0ee      	beq.n	8008bf6 <_dtoa_r+0xb12>
 8008c18:	9b07      	ldr	r3, [sp, #28]
 8008c1a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008c1c:	3301      	adds	r3, #1
 8008c1e:	7013      	strb	r3, [r2, #0]
 8008c20:	e737      	b.n	8008a92 <_dtoa_r+0x9ae>
 8008c22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c24:	9a07      	ldr	r2, [sp, #28]
 8008c26:	701a      	strb	r2, [r3, #0]
 8008c28:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008c2a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008c2c:	4293      	cmp	r3, r2
 8008c2e:	d03e      	beq.n	8008cae <_dtoa_r+0xbca>
 8008c30:	2300      	movs	r3, #0
 8008c32:	220a      	movs	r2, #10
 8008c34:	9905      	ldr	r1, [sp, #20]
 8008c36:	0038      	movs	r0, r7
 8008c38:	f000 fc7e 	bl	8009538 <__multadd>
 8008c3c:	2300      	movs	r3, #0
 8008c3e:	9005      	str	r0, [sp, #20]
 8008c40:	220a      	movs	r2, #10
 8008c42:	0021      	movs	r1, r4
 8008c44:	0038      	movs	r0, r7
 8008c46:	42ac      	cmp	r4, r5
 8008c48:	d106      	bne.n	8008c58 <_dtoa_r+0xb74>
 8008c4a:	f000 fc75 	bl	8009538 <__multadd>
 8008c4e:	0004      	movs	r4, r0
 8008c50:	0005      	movs	r5, r0
 8008c52:	9b08      	ldr	r3, [sp, #32]
 8008c54:	930a      	str	r3, [sp, #40]	; 0x28
 8008c56:	e778      	b.n	8008b4a <_dtoa_r+0xa66>
 8008c58:	f000 fc6e 	bl	8009538 <__multadd>
 8008c5c:	0029      	movs	r1, r5
 8008c5e:	0004      	movs	r4, r0
 8008c60:	2300      	movs	r3, #0
 8008c62:	220a      	movs	r2, #10
 8008c64:	0038      	movs	r0, r7
 8008c66:	f000 fc67 	bl	8009538 <__multadd>
 8008c6a:	0005      	movs	r5, r0
 8008c6c:	e7f1      	b.n	8008c52 <_dtoa_r+0xb6e>
 8008c6e:	9b07      	ldr	r3, [sp, #28]
 8008c70:	930c      	str	r3, [sp, #48]	; 0x30
 8008c72:	2400      	movs	r4, #0
 8008c74:	0031      	movs	r1, r6
 8008c76:	9805      	ldr	r0, [sp, #20]
 8008c78:	f7ff f9a8 	bl	8007fcc <quorem>
 8008c7c:	9b06      	ldr	r3, [sp, #24]
 8008c7e:	3030      	adds	r0, #48	; 0x30
 8008c80:	5518      	strb	r0, [r3, r4]
 8008c82:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008c84:	3401      	adds	r4, #1
 8008c86:	9007      	str	r0, [sp, #28]
 8008c88:	42a3      	cmp	r3, r4
 8008c8a:	dd07      	ble.n	8008c9c <_dtoa_r+0xbb8>
 8008c8c:	2300      	movs	r3, #0
 8008c8e:	220a      	movs	r2, #10
 8008c90:	0038      	movs	r0, r7
 8008c92:	9905      	ldr	r1, [sp, #20]
 8008c94:	f000 fc50 	bl	8009538 <__multadd>
 8008c98:	9005      	str	r0, [sp, #20]
 8008c9a:	e7eb      	b.n	8008c74 <_dtoa_r+0xb90>
 8008c9c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008c9e:	2001      	movs	r0, #1
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	dd00      	ble.n	8008ca6 <_dtoa_r+0xbc2>
 8008ca4:	0018      	movs	r0, r3
 8008ca6:	2400      	movs	r4, #0
 8008ca8:	9b06      	ldr	r3, [sp, #24]
 8008caa:	181b      	adds	r3, r3, r0
 8008cac:	9308      	str	r3, [sp, #32]
 8008cae:	9905      	ldr	r1, [sp, #20]
 8008cb0:	2201      	movs	r2, #1
 8008cb2:	0038      	movs	r0, r7
 8008cb4:	f000 fe3a 	bl	800992c <__lshift>
 8008cb8:	0031      	movs	r1, r6
 8008cba:	9005      	str	r0, [sp, #20]
 8008cbc:	f000 fea4 	bl	8009a08 <__mcmp>
 8008cc0:	2800      	cmp	r0, #0
 8008cc2:	dc9b      	bgt.n	8008bfc <_dtoa_r+0xb18>
 8008cc4:	d102      	bne.n	8008ccc <_dtoa_r+0xbe8>
 8008cc6:	9b07      	ldr	r3, [sp, #28]
 8008cc8:	07db      	lsls	r3, r3, #31
 8008cca:	d497      	bmi.n	8008bfc <_dtoa_r+0xb18>
 8008ccc:	9b08      	ldr	r3, [sp, #32]
 8008cce:	9308      	str	r3, [sp, #32]
 8008cd0:	3b01      	subs	r3, #1
 8008cd2:	781a      	ldrb	r2, [r3, #0]
 8008cd4:	2a30      	cmp	r2, #48	; 0x30
 8008cd6:	d0fa      	beq.n	8008cce <_dtoa_r+0xbea>
 8008cd8:	e6db      	b.n	8008a92 <_dtoa_r+0x9ae>
 8008cda:	9a06      	ldr	r2, [sp, #24]
 8008cdc:	429a      	cmp	r2, r3
 8008cde:	d18e      	bne.n	8008bfe <_dtoa_r+0xb1a>
 8008ce0:	9b02      	ldr	r3, [sp, #8]
 8008ce2:	3301      	adds	r3, #1
 8008ce4:	9302      	str	r3, [sp, #8]
 8008ce6:	2331      	movs	r3, #49	; 0x31
 8008ce8:	e799      	b.n	8008c1e <_dtoa_r+0xb3a>
 8008cea:	4b09      	ldr	r3, [pc, #36]	; (8008d10 <_dtoa_r+0xc2c>)
 8008cec:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8008cee:	9306      	str	r3, [sp, #24]
 8008cf0:	4b08      	ldr	r3, [pc, #32]	; (8008d14 <_dtoa_r+0xc30>)
 8008cf2:	2a00      	cmp	r2, #0
 8008cf4:	d001      	beq.n	8008cfa <_dtoa_r+0xc16>
 8008cf6:	f7ff fa3f 	bl	8008178 <_dtoa_r+0x94>
 8008cfa:	f7ff fa3f 	bl	800817c <_dtoa_r+0x98>
 8008cfe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	dcb6      	bgt.n	8008c72 <_dtoa_r+0xb8e>
 8008d04:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008d06:	2b02      	cmp	r3, #2
 8008d08:	dd00      	ble.n	8008d0c <_dtoa_r+0xc28>
 8008d0a:	e6ac      	b.n	8008a66 <_dtoa_r+0x982>
 8008d0c:	e7b1      	b.n	8008c72 <_dtoa_r+0xb8e>
 8008d0e:	46c0      	nop			; (mov r8, r8)
 8008d10:	0800b231 	.word	0x0800b231
 8008d14:	0800b239 	.word	0x0800b239

08008d18 <rshift>:
 8008d18:	0002      	movs	r2, r0
 8008d1a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008d1c:	6904      	ldr	r4, [r0, #16]
 8008d1e:	3214      	adds	r2, #20
 8008d20:	0013      	movs	r3, r2
 8008d22:	b085      	sub	sp, #20
 8008d24:	114f      	asrs	r7, r1, #5
 8008d26:	42bc      	cmp	r4, r7
 8008d28:	dd31      	ble.n	8008d8e <rshift+0x76>
 8008d2a:	00bb      	lsls	r3, r7, #2
 8008d2c:	18d3      	adds	r3, r2, r3
 8008d2e:	261f      	movs	r6, #31
 8008d30:	9301      	str	r3, [sp, #4]
 8008d32:	000b      	movs	r3, r1
 8008d34:	00a5      	lsls	r5, r4, #2
 8008d36:	4033      	ands	r3, r6
 8008d38:	1955      	adds	r5, r2, r5
 8008d3a:	9302      	str	r3, [sp, #8]
 8008d3c:	4231      	tst	r1, r6
 8008d3e:	d10c      	bne.n	8008d5a <rshift+0x42>
 8008d40:	0016      	movs	r6, r2
 8008d42:	9901      	ldr	r1, [sp, #4]
 8008d44:	428d      	cmp	r5, r1
 8008d46:	d838      	bhi.n	8008dba <rshift+0xa2>
 8008d48:	9901      	ldr	r1, [sp, #4]
 8008d4a:	2300      	movs	r3, #0
 8008d4c:	3903      	subs	r1, #3
 8008d4e:	428d      	cmp	r5, r1
 8008d50:	d301      	bcc.n	8008d56 <rshift+0x3e>
 8008d52:	1be3      	subs	r3, r4, r7
 8008d54:	009b      	lsls	r3, r3, #2
 8008d56:	18d3      	adds	r3, r2, r3
 8008d58:	e019      	b.n	8008d8e <rshift+0x76>
 8008d5a:	2120      	movs	r1, #32
 8008d5c:	9b02      	ldr	r3, [sp, #8]
 8008d5e:	9e01      	ldr	r6, [sp, #4]
 8008d60:	1acb      	subs	r3, r1, r3
 8008d62:	9303      	str	r3, [sp, #12]
 8008d64:	ce02      	ldmia	r6!, {r1}
 8008d66:	9b02      	ldr	r3, [sp, #8]
 8008d68:	4694      	mov	ip, r2
 8008d6a:	40d9      	lsrs	r1, r3
 8008d6c:	9100      	str	r1, [sp, #0]
 8008d6e:	42b5      	cmp	r5, r6
 8008d70:	d816      	bhi.n	8008da0 <rshift+0x88>
 8008d72:	9e01      	ldr	r6, [sp, #4]
 8008d74:	2300      	movs	r3, #0
 8008d76:	3601      	adds	r6, #1
 8008d78:	42b5      	cmp	r5, r6
 8008d7a:	d302      	bcc.n	8008d82 <rshift+0x6a>
 8008d7c:	1be3      	subs	r3, r4, r7
 8008d7e:	009b      	lsls	r3, r3, #2
 8008d80:	3b04      	subs	r3, #4
 8008d82:	9900      	ldr	r1, [sp, #0]
 8008d84:	18d3      	adds	r3, r2, r3
 8008d86:	6019      	str	r1, [r3, #0]
 8008d88:	2900      	cmp	r1, #0
 8008d8a:	d000      	beq.n	8008d8e <rshift+0x76>
 8008d8c:	3304      	adds	r3, #4
 8008d8e:	1a99      	subs	r1, r3, r2
 8008d90:	1089      	asrs	r1, r1, #2
 8008d92:	6101      	str	r1, [r0, #16]
 8008d94:	4293      	cmp	r3, r2
 8008d96:	d101      	bne.n	8008d9c <rshift+0x84>
 8008d98:	2300      	movs	r3, #0
 8008d9a:	6143      	str	r3, [r0, #20]
 8008d9c:	b005      	add	sp, #20
 8008d9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008da0:	6833      	ldr	r3, [r6, #0]
 8008da2:	9903      	ldr	r1, [sp, #12]
 8008da4:	408b      	lsls	r3, r1
 8008da6:	9900      	ldr	r1, [sp, #0]
 8008da8:	4319      	orrs	r1, r3
 8008daa:	4663      	mov	r3, ip
 8008dac:	c302      	stmia	r3!, {r1}
 8008dae:	469c      	mov	ip, r3
 8008db0:	ce02      	ldmia	r6!, {r1}
 8008db2:	9b02      	ldr	r3, [sp, #8]
 8008db4:	40d9      	lsrs	r1, r3
 8008db6:	9100      	str	r1, [sp, #0]
 8008db8:	e7d9      	b.n	8008d6e <rshift+0x56>
 8008dba:	c908      	ldmia	r1!, {r3}
 8008dbc:	c608      	stmia	r6!, {r3}
 8008dbe:	e7c1      	b.n	8008d44 <rshift+0x2c>

08008dc0 <__hexdig_fun>:
 8008dc0:	0002      	movs	r2, r0
 8008dc2:	3a30      	subs	r2, #48	; 0x30
 8008dc4:	0003      	movs	r3, r0
 8008dc6:	2a09      	cmp	r2, #9
 8008dc8:	d802      	bhi.n	8008dd0 <__hexdig_fun+0x10>
 8008dca:	3b20      	subs	r3, #32
 8008dcc:	b2d8      	uxtb	r0, r3
 8008dce:	4770      	bx	lr
 8008dd0:	0002      	movs	r2, r0
 8008dd2:	3a61      	subs	r2, #97	; 0x61
 8008dd4:	2a05      	cmp	r2, #5
 8008dd6:	d801      	bhi.n	8008ddc <__hexdig_fun+0x1c>
 8008dd8:	3b47      	subs	r3, #71	; 0x47
 8008dda:	e7f7      	b.n	8008dcc <__hexdig_fun+0xc>
 8008ddc:	001a      	movs	r2, r3
 8008dde:	3a41      	subs	r2, #65	; 0x41
 8008de0:	2000      	movs	r0, #0
 8008de2:	2a05      	cmp	r2, #5
 8008de4:	d8f3      	bhi.n	8008dce <__hexdig_fun+0xe>
 8008de6:	3b27      	subs	r3, #39	; 0x27
 8008de8:	e7f0      	b.n	8008dcc <__hexdig_fun+0xc>
	...

08008dec <__gethex>:
 8008dec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008dee:	b08d      	sub	sp, #52	; 0x34
 8008df0:	930a      	str	r3, [sp, #40]	; 0x28
 8008df2:	4bbf      	ldr	r3, [pc, #764]	; (80090f0 <__gethex+0x304>)
 8008df4:	9005      	str	r0, [sp, #20]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	9109      	str	r1, [sp, #36]	; 0x24
 8008dfa:	0018      	movs	r0, r3
 8008dfc:	9202      	str	r2, [sp, #8]
 8008dfe:	9307      	str	r3, [sp, #28]
 8008e00:	f7f7 f982 	bl	8000108 <strlen>
 8008e04:	2202      	movs	r2, #2
 8008e06:	9b07      	ldr	r3, [sp, #28]
 8008e08:	4252      	negs	r2, r2
 8008e0a:	181b      	adds	r3, r3, r0
 8008e0c:	3b01      	subs	r3, #1
 8008e0e:	781b      	ldrb	r3, [r3, #0]
 8008e10:	9003      	str	r0, [sp, #12]
 8008e12:	930b      	str	r3, [sp, #44]	; 0x2c
 8008e14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e16:	6819      	ldr	r1, [r3, #0]
 8008e18:	1c8b      	adds	r3, r1, #2
 8008e1a:	1a52      	subs	r2, r2, r1
 8008e1c:	18d1      	adds	r1, r2, r3
 8008e1e:	9301      	str	r3, [sp, #4]
 8008e20:	9108      	str	r1, [sp, #32]
 8008e22:	9901      	ldr	r1, [sp, #4]
 8008e24:	3301      	adds	r3, #1
 8008e26:	7808      	ldrb	r0, [r1, #0]
 8008e28:	2830      	cmp	r0, #48	; 0x30
 8008e2a:	d0f7      	beq.n	8008e1c <__gethex+0x30>
 8008e2c:	f7ff ffc8 	bl	8008dc0 <__hexdig_fun>
 8008e30:	2300      	movs	r3, #0
 8008e32:	001c      	movs	r4, r3
 8008e34:	9304      	str	r3, [sp, #16]
 8008e36:	4298      	cmp	r0, r3
 8008e38:	d11f      	bne.n	8008e7a <__gethex+0x8e>
 8008e3a:	9a03      	ldr	r2, [sp, #12]
 8008e3c:	9907      	ldr	r1, [sp, #28]
 8008e3e:	9801      	ldr	r0, [sp, #4]
 8008e40:	f001 fa64 	bl	800a30c <strncmp>
 8008e44:	0007      	movs	r7, r0
 8008e46:	42a0      	cmp	r0, r4
 8008e48:	d000      	beq.n	8008e4c <__gethex+0x60>
 8008e4a:	e06b      	b.n	8008f24 <__gethex+0x138>
 8008e4c:	9b01      	ldr	r3, [sp, #4]
 8008e4e:	9a03      	ldr	r2, [sp, #12]
 8008e50:	5c98      	ldrb	r0, [r3, r2]
 8008e52:	189d      	adds	r5, r3, r2
 8008e54:	f7ff ffb4 	bl	8008dc0 <__hexdig_fun>
 8008e58:	2301      	movs	r3, #1
 8008e5a:	9304      	str	r3, [sp, #16]
 8008e5c:	42a0      	cmp	r0, r4
 8008e5e:	d030      	beq.n	8008ec2 <__gethex+0xd6>
 8008e60:	9501      	str	r5, [sp, #4]
 8008e62:	9b01      	ldr	r3, [sp, #4]
 8008e64:	7818      	ldrb	r0, [r3, #0]
 8008e66:	2830      	cmp	r0, #48	; 0x30
 8008e68:	d009      	beq.n	8008e7e <__gethex+0x92>
 8008e6a:	f7ff ffa9 	bl	8008dc0 <__hexdig_fun>
 8008e6e:	4242      	negs	r2, r0
 8008e70:	4142      	adcs	r2, r0
 8008e72:	2301      	movs	r3, #1
 8008e74:	002c      	movs	r4, r5
 8008e76:	9204      	str	r2, [sp, #16]
 8008e78:	9308      	str	r3, [sp, #32]
 8008e7a:	9d01      	ldr	r5, [sp, #4]
 8008e7c:	e004      	b.n	8008e88 <__gethex+0x9c>
 8008e7e:	9b01      	ldr	r3, [sp, #4]
 8008e80:	3301      	adds	r3, #1
 8008e82:	9301      	str	r3, [sp, #4]
 8008e84:	e7ed      	b.n	8008e62 <__gethex+0x76>
 8008e86:	3501      	adds	r5, #1
 8008e88:	7828      	ldrb	r0, [r5, #0]
 8008e8a:	f7ff ff99 	bl	8008dc0 <__hexdig_fun>
 8008e8e:	1e07      	subs	r7, r0, #0
 8008e90:	d1f9      	bne.n	8008e86 <__gethex+0x9a>
 8008e92:	0028      	movs	r0, r5
 8008e94:	9a03      	ldr	r2, [sp, #12]
 8008e96:	9907      	ldr	r1, [sp, #28]
 8008e98:	f001 fa38 	bl	800a30c <strncmp>
 8008e9c:	2800      	cmp	r0, #0
 8008e9e:	d10e      	bne.n	8008ebe <__gethex+0xd2>
 8008ea0:	2c00      	cmp	r4, #0
 8008ea2:	d107      	bne.n	8008eb4 <__gethex+0xc8>
 8008ea4:	9b03      	ldr	r3, [sp, #12]
 8008ea6:	18ed      	adds	r5, r5, r3
 8008ea8:	002c      	movs	r4, r5
 8008eaa:	7828      	ldrb	r0, [r5, #0]
 8008eac:	f7ff ff88 	bl	8008dc0 <__hexdig_fun>
 8008eb0:	2800      	cmp	r0, #0
 8008eb2:	d102      	bne.n	8008eba <__gethex+0xce>
 8008eb4:	1b64      	subs	r4, r4, r5
 8008eb6:	00a7      	lsls	r7, r4, #2
 8008eb8:	e003      	b.n	8008ec2 <__gethex+0xd6>
 8008eba:	3501      	adds	r5, #1
 8008ebc:	e7f5      	b.n	8008eaa <__gethex+0xbe>
 8008ebe:	2c00      	cmp	r4, #0
 8008ec0:	d1f8      	bne.n	8008eb4 <__gethex+0xc8>
 8008ec2:	2220      	movs	r2, #32
 8008ec4:	782b      	ldrb	r3, [r5, #0]
 8008ec6:	002e      	movs	r6, r5
 8008ec8:	4393      	bics	r3, r2
 8008eca:	2b50      	cmp	r3, #80	; 0x50
 8008ecc:	d11d      	bne.n	8008f0a <__gethex+0x11e>
 8008ece:	786b      	ldrb	r3, [r5, #1]
 8008ed0:	2b2b      	cmp	r3, #43	; 0x2b
 8008ed2:	d02c      	beq.n	8008f2e <__gethex+0x142>
 8008ed4:	2b2d      	cmp	r3, #45	; 0x2d
 8008ed6:	d02e      	beq.n	8008f36 <__gethex+0x14a>
 8008ed8:	2300      	movs	r3, #0
 8008eda:	1c6e      	adds	r6, r5, #1
 8008edc:	9306      	str	r3, [sp, #24]
 8008ede:	7830      	ldrb	r0, [r6, #0]
 8008ee0:	f7ff ff6e 	bl	8008dc0 <__hexdig_fun>
 8008ee4:	1e43      	subs	r3, r0, #1
 8008ee6:	b2db      	uxtb	r3, r3
 8008ee8:	2b18      	cmp	r3, #24
 8008eea:	d82b      	bhi.n	8008f44 <__gethex+0x158>
 8008eec:	3810      	subs	r0, #16
 8008eee:	0004      	movs	r4, r0
 8008ef0:	7870      	ldrb	r0, [r6, #1]
 8008ef2:	f7ff ff65 	bl	8008dc0 <__hexdig_fun>
 8008ef6:	1e43      	subs	r3, r0, #1
 8008ef8:	b2db      	uxtb	r3, r3
 8008efa:	3601      	adds	r6, #1
 8008efc:	2b18      	cmp	r3, #24
 8008efe:	d91c      	bls.n	8008f3a <__gethex+0x14e>
 8008f00:	9b06      	ldr	r3, [sp, #24]
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d000      	beq.n	8008f08 <__gethex+0x11c>
 8008f06:	4264      	negs	r4, r4
 8008f08:	193f      	adds	r7, r7, r4
 8008f0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f0c:	601e      	str	r6, [r3, #0]
 8008f0e:	9b04      	ldr	r3, [sp, #16]
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d019      	beq.n	8008f48 <__gethex+0x15c>
 8008f14:	2600      	movs	r6, #0
 8008f16:	9b08      	ldr	r3, [sp, #32]
 8008f18:	42b3      	cmp	r3, r6
 8008f1a:	d100      	bne.n	8008f1e <__gethex+0x132>
 8008f1c:	3606      	adds	r6, #6
 8008f1e:	0030      	movs	r0, r6
 8008f20:	b00d      	add	sp, #52	; 0x34
 8008f22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008f24:	2301      	movs	r3, #1
 8008f26:	2700      	movs	r7, #0
 8008f28:	9d01      	ldr	r5, [sp, #4]
 8008f2a:	9304      	str	r3, [sp, #16]
 8008f2c:	e7c9      	b.n	8008ec2 <__gethex+0xd6>
 8008f2e:	2300      	movs	r3, #0
 8008f30:	9306      	str	r3, [sp, #24]
 8008f32:	1cae      	adds	r6, r5, #2
 8008f34:	e7d3      	b.n	8008ede <__gethex+0xf2>
 8008f36:	2301      	movs	r3, #1
 8008f38:	e7fa      	b.n	8008f30 <__gethex+0x144>
 8008f3a:	230a      	movs	r3, #10
 8008f3c:	435c      	muls	r4, r3
 8008f3e:	1824      	adds	r4, r4, r0
 8008f40:	3c10      	subs	r4, #16
 8008f42:	e7d5      	b.n	8008ef0 <__gethex+0x104>
 8008f44:	002e      	movs	r6, r5
 8008f46:	e7e0      	b.n	8008f0a <__gethex+0x11e>
 8008f48:	9b01      	ldr	r3, [sp, #4]
 8008f4a:	9904      	ldr	r1, [sp, #16]
 8008f4c:	1aeb      	subs	r3, r5, r3
 8008f4e:	3b01      	subs	r3, #1
 8008f50:	2b07      	cmp	r3, #7
 8008f52:	dc0a      	bgt.n	8008f6a <__gethex+0x17e>
 8008f54:	9805      	ldr	r0, [sp, #20]
 8008f56:	f000 fa87 	bl	8009468 <_Balloc>
 8008f5a:	1e04      	subs	r4, r0, #0
 8008f5c:	d108      	bne.n	8008f70 <__gethex+0x184>
 8008f5e:	0002      	movs	r2, r0
 8008f60:	21de      	movs	r1, #222	; 0xde
 8008f62:	4b64      	ldr	r3, [pc, #400]	; (80090f4 <__gethex+0x308>)
 8008f64:	4864      	ldr	r0, [pc, #400]	; (80090f8 <__gethex+0x30c>)
 8008f66:	f001 f9f1 	bl	800a34c <__assert_func>
 8008f6a:	3101      	adds	r1, #1
 8008f6c:	105b      	asrs	r3, r3, #1
 8008f6e:	e7ef      	b.n	8008f50 <__gethex+0x164>
 8008f70:	0003      	movs	r3, r0
 8008f72:	3314      	adds	r3, #20
 8008f74:	9304      	str	r3, [sp, #16]
 8008f76:	9309      	str	r3, [sp, #36]	; 0x24
 8008f78:	2300      	movs	r3, #0
 8008f7a:	001e      	movs	r6, r3
 8008f7c:	9306      	str	r3, [sp, #24]
 8008f7e:	9b01      	ldr	r3, [sp, #4]
 8008f80:	42ab      	cmp	r3, r5
 8008f82:	d340      	bcc.n	8009006 <__gethex+0x21a>
 8008f84:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008f86:	9b04      	ldr	r3, [sp, #16]
 8008f88:	c540      	stmia	r5!, {r6}
 8008f8a:	1aed      	subs	r5, r5, r3
 8008f8c:	10ad      	asrs	r5, r5, #2
 8008f8e:	0030      	movs	r0, r6
 8008f90:	6125      	str	r5, [r4, #16]
 8008f92:	f000 fb61 	bl	8009658 <__hi0bits>
 8008f96:	9b02      	ldr	r3, [sp, #8]
 8008f98:	016d      	lsls	r5, r5, #5
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	1a2e      	subs	r6, r5, r0
 8008f9e:	9301      	str	r3, [sp, #4]
 8008fa0:	429e      	cmp	r6, r3
 8008fa2:	dd5a      	ble.n	800905a <__gethex+0x26e>
 8008fa4:	1af6      	subs	r6, r6, r3
 8008fa6:	0031      	movs	r1, r6
 8008fa8:	0020      	movs	r0, r4
 8008faa:	f000 ff03 	bl	8009db4 <__any_on>
 8008fae:	1e05      	subs	r5, r0, #0
 8008fb0:	d016      	beq.n	8008fe0 <__gethex+0x1f4>
 8008fb2:	2501      	movs	r5, #1
 8008fb4:	211f      	movs	r1, #31
 8008fb6:	0028      	movs	r0, r5
 8008fb8:	1e73      	subs	r3, r6, #1
 8008fba:	4019      	ands	r1, r3
 8008fbc:	4088      	lsls	r0, r1
 8008fbe:	0001      	movs	r1, r0
 8008fc0:	115a      	asrs	r2, r3, #5
 8008fc2:	9804      	ldr	r0, [sp, #16]
 8008fc4:	0092      	lsls	r2, r2, #2
 8008fc6:	5812      	ldr	r2, [r2, r0]
 8008fc8:	420a      	tst	r2, r1
 8008fca:	d009      	beq.n	8008fe0 <__gethex+0x1f4>
 8008fcc:	42ab      	cmp	r3, r5
 8008fce:	dd06      	ble.n	8008fde <__gethex+0x1f2>
 8008fd0:	0020      	movs	r0, r4
 8008fd2:	1eb1      	subs	r1, r6, #2
 8008fd4:	f000 feee 	bl	8009db4 <__any_on>
 8008fd8:	3502      	adds	r5, #2
 8008fda:	2800      	cmp	r0, #0
 8008fdc:	d100      	bne.n	8008fe0 <__gethex+0x1f4>
 8008fde:	2502      	movs	r5, #2
 8008fe0:	0031      	movs	r1, r6
 8008fe2:	0020      	movs	r0, r4
 8008fe4:	f7ff fe98 	bl	8008d18 <rshift>
 8008fe8:	19bf      	adds	r7, r7, r6
 8008fea:	9b02      	ldr	r3, [sp, #8]
 8008fec:	689b      	ldr	r3, [r3, #8]
 8008fee:	9303      	str	r3, [sp, #12]
 8008ff0:	42bb      	cmp	r3, r7
 8008ff2:	da42      	bge.n	800907a <__gethex+0x28e>
 8008ff4:	0021      	movs	r1, r4
 8008ff6:	9805      	ldr	r0, [sp, #20]
 8008ff8:	f000 fa7a 	bl	80094f0 <_Bfree>
 8008ffc:	2300      	movs	r3, #0
 8008ffe:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009000:	26a3      	movs	r6, #163	; 0xa3
 8009002:	6013      	str	r3, [r2, #0]
 8009004:	e78b      	b.n	8008f1e <__gethex+0x132>
 8009006:	1e6b      	subs	r3, r5, #1
 8009008:	9308      	str	r3, [sp, #32]
 800900a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800900c:	781b      	ldrb	r3, [r3, #0]
 800900e:	4293      	cmp	r3, r2
 8009010:	d014      	beq.n	800903c <__gethex+0x250>
 8009012:	9b06      	ldr	r3, [sp, #24]
 8009014:	2b20      	cmp	r3, #32
 8009016:	d104      	bne.n	8009022 <__gethex+0x236>
 8009018:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800901a:	c340      	stmia	r3!, {r6}
 800901c:	2600      	movs	r6, #0
 800901e:	9309      	str	r3, [sp, #36]	; 0x24
 8009020:	9606      	str	r6, [sp, #24]
 8009022:	9b08      	ldr	r3, [sp, #32]
 8009024:	7818      	ldrb	r0, [r3, #0]
 8009026:	f7ff fecb 	bl	8008dc0 <__hexdig_fun>
 800902a:	230f      	movs	r3, #15
 800902c:	4018      	ands	r0, r3
 800902e:	9b06      	ldr	r3, [sp, #24]
 8009030:	9d08      	ldr	r5, [sp, #32]
 8009032:	4098      	lsls	r0, r3
 8009034:	3304      	adds	r3, #4
 8009036:	4306      	orrs	r6, r0
 8009038:	9306      	str	r3, [sp, #24]
 800903a:	e7a0      	b.n	8008f7e <__gethex+0x192>
 800903c:	2301      	movs	r3, #1
 800903e:	9a03      	ldr	r2, [sp, #12]
 8009040:	1a9d      	subs	r5, r3, r2
 8009042:	9b08      	ldr	r3, [sp, #32]
 8009044:	195d      	adds	r5, r3, r5
 8009046:	9b01      	ldr	r3, [sp, #4]
 8009048:	429d      	cmp	r5, r3
 800904a:	d3e2      	bcc.n	8009012 <__gethex+0x226>
 800904c:	0028      	movs	r0, r5
 800904e:	9907      	ldr	r1, [sp, #28]
 8009050:	f001 f95c 	bl	800a30c <strncmp>
 8009054:	2800      	cmp	r0, #0
 8009056:	d1dc      	bne.n	8009012 <__gethex+0x226>
 8009058:	e791      	b.n	8008f7e <__gethex+0x192>
 800905a:	9b01      	ldr	r3, [sp, #4]
 800905c:	2500      	movs	r5, #0
 800905e:	429e      	cmp	r6, r3
 8009060:	dac3      	bge.n	8008fea <__gethex+0x1fe>
 8009062:	1b9e      	subs	r6, r3, r6
 8009064:	0021      	movs	r1, r4
 8009066:	0032      	movs	r2, r6
 8009068:	9805      	ldr	r0, [sp, #20]
 800906a:	f000 fc5f 	bl	800992c <__lshift>
 800906e:	0003      	movs	r3, r0
 8009070:	3314      	adds	r3, #20
 8009072:	0004      	movs	r4, r0
 8009074:	1bbf      	subs	r7, r7, r6
 8009076:	9304      	str	r3, [sp, #16]
 8009078:	e7b7      	b.n	8008fea <__gethex+0x1fe>
 800907a:	9b02      	ldr	r3, [sp, #8]
 800907c:	685e      	ldr	r6, [r3, #4]
 800907e:	42be      	cmp	r6, r7
 8009080:	dd71      	ble.n	8009166 <__gethex+0x37a>
 8009082:	9b01      	ldr	r3, [sp, #4]
 8009084:	1bf6      	subs	r6, r6, r7
 8009086:	42b3      	cmp	r3, r6
 8009088:	dc38      	bgt.n	80090fc <__gethex+0x310>
 800908a:	9b02      	ldr	r3, [sp, #8]
 800908c:	68db      	ldr	r3, [r3, #12]
 800908e:	2b02      	cmp	r3, #2
 8009090:	d026      	beq.n	80090e0 <__gethex+0x2f4>
 8009092:	2b03      	cmp	r3, #3
 8009094:	d028      	beq.n	80090e8 <__gethex+0x2fc>
 8009096:	2b01      	cmp	r3, #1
 8009098:	d119      	bne.n	80090ce <__gethex+0x2e2>
 800909a:	9b01      	ldr	r3, [sp, #4]
 800909c:	42b3      	cmp	r3, r6
 800909e:	d116      	bne.n	80090ce <__gethex+0x2e2>
 80090a0:	2b01      	cmp	r3, #1
 80090a2:	d10d      	bne.n	80090c0 <__gethex+0x2d4>
 80090a4:	9b02      	ldr	r3, [sp, #8]
 80090a6:	2662      	movs	r6, #98	; 0x62
 80090a8:	685b      	ldr	r3, [r3, #4]
 80090aa:	9301      	str	r3, [sp, #4]
 80090ac:	9a01      	ldr	r2, [sp, #4]
 80090ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80090b0:	601a      	str	r2, [r3, #0]
 80090b2:	2301      	movs	r3, #1
 80090b4:	9a04      	ldr	r2, [sp, #16]
 80090b6:	6123      	str	r3, [r4, #16]
 80090b8:	6013      	str	r3, [r2, #0]
 80090ba:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80090bc:	601c      	str	r4, [r3, #0]
 80090be:	e72e      	b.n	8008f1e <__gethex+0x132>
 80090c0:	9901      	ldr	r1, [sp, #4]
 80090c2:	0020      	movs	r0, r4
 80090c4:	3901      	subs	r1, #1
 80090c6:	f000 fe75 	bl	8009db4 <__any_on>
 80090ca:	2800      	cmp	r0, #0
 80090cc:	d1ea      	bne.n	80090a4 <__gethex+0x2b8>
 80090ce:	0021      	movs	r1, r4
 80090d0:	9805      	ldr	r0, [sp, #20]
 80090d2:	f000 fa0d 	bl	80094f0 <_Bfree>
 80090d6:	2300      	movs	r3, #0
 80090d8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80090da:	2650      	movs	r6, #80	; 0x50
 80090dc:	6013      	str	r3, [r2, #0]
 80090de:	e71e      	b.n	8008f1e <__gethex+0x132>
 80090e0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d1f3      	bne.n	80090ce <__gethex+0x2e2>
 80090e6:	e7dd      	b.n	80090a4 <__gethex+0x2b8>
 80090e8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d1da      	bne.n	80090a4 <__gethex+0x2b8>
 80090ee:	e7ee      	b.n	80090ce <__gethex+0x2e2>
 80090f0:	0800b328 	.word	0x0800b328
 80090f4:	0800b2b0 	.word	0x0800b2b0
 80090f8:	0800b2c1 	.word	0x0800b2c1
 80090fc:	1e77      	subs	r7, r6, #1
 80090fe:	2d00      	cmp	r5, #0
 8009100:	d12f      	bne.n	8009162 <__gethex+0x376>
 8009102:	2f00      	cmp	r7, #0
 8009104:	d004      	beq.n	8009110 <__gethex+0x324>
 8009106:	0039      	movs	r1, r7
 8009108:	0020      	movs	r0, r4
 800910a:	f000 fe53 	bl	8009db4 <__any_on>
 800910e:	0005      	movs	r5, r0
 8009110:	231f      	movs	r3, #31
 8009112:	117a      	asrs	r2, r7, #5
 8009114:	401f      	ands	r7, r3
 8009116:	3b1e      	subs	r3, #30
 8009118:	40bb      	lsls	r3, r7
 800911a:	9904      	ldr	r1, [sp, #16]
 800911c:	0092      	lsls	r2, r2, #2
 800911e:	5852      	ldr	r2, [r2, r1]
 8009120:	421a      	tst	r2, r3
 8009122:	d001      	beq.n	8009128 <__gethex+0x33c>
 8009124:	2302      	movs	r3, #2
 8009126:	431d      	orrs	r5, r3
 8009128:	9b01      	ldr	r3, [sp, #4]
 800912a:	0031      	movs	r1, r6
 800912c:	1b9b      	subs	r3, r3, r6
 800912e:	2602      	movs	r6, #2
 8009130:	0020      	movs	r0, r4
 8009132:	9301      	str	r3, [sp, #4]
 8009134:	f7ff fdf0 	bl	8008d18 <rshift>
 8009138:	9b02      	ldr	r3, [sp, #8]
 800913a:	685f      	ldr	r7, [r3, #4]
 800913c:	2d00      	cmp	r5, #0
 800913e:	d041      	beq.n	80091c4 <__gethex+0x3d8>
 8009140:	9b02      	ldr	r3, [sp, #8]
 8009142:	68db      	ldr	r3, [r3, #12]
 8009144:	2b02      	cmp	r3, #2
 8009146:	d010      	beq.n	800916a <__gethex+0x37e>
 8009148:	2b03      	cmp	r3, #3
 800914a:	d012      	beq.n	8009172 <__gethex+0x386>
 800914c:	2b01      	cmp	r3, #1
 800914e:	d106      	bne.n	800915e <__gethex+0x372>
 8009150:	07aa      	lsls	r2, r5, #30
 8009152:	d504      	bpl.n	800915e <__gethex+0x372>
 8009154:	9a04      	ldr	r2, [sp, #16]
 8009156:	6810      	ldr	r0, [r2, #0]
 8009158:	4305      	orrs	r5, r0
 800915a:	421d      	tst	r5, r3
 800915c:	d10c      	bne.n	8009178 <__gethex+0x38c>
 800915e:	2310      	movs	r3, #16
 8009160:	e02f      	b.n	80091c2 <__gethex+0x3d6>
 8009162:	2501      	movs	r5, #1
 8009164:	e7d4      	b.n	8009110 <__gethex+0x324>
 8009166:	2601      	movs	r6, #1
 8009168:	e7e8      	b.n	800913c <__gethex+0x350>
 800916a:	2301      	movs	r3, #1
 800916c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800916e:	1a9b      	subs	r3, r3, r2
 8009170:	9313      	str	r3, [sp, #76]	; 0x4c
 8009172:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009174:	2b00      	cmp	r3, #0
 8009176:	d0f2      	beq.n	800915e <__gethex+0x372>
 8009178:	6923      	ldr	r3, [r4, #16]
 800917a:	2000      	movs	r0, #0
 800917c:	9303      	str	r3, [sp, #12]
 800917e:	009b      	lsls	r3, r3, #2
 8009180:	9304      	str	r3, [sp, #16]
 8009182:	0023      	movs	r3, r4
 8009184:	9a04      	ldr	r2, [sp, #16]
 8009186:	3314      	adds	r3, #20
 8009188:	1899      	adds	r1, r3, r2
 800918a:	681a      	ldr	r2, [r3, #0]
 800918c:	1c55      	adds	r5, r2, #1
 800918e:	d01e      	beq.n	80091ce <__gethex+0x3e2>
 8009190:	3201      	adds	r2, #1
 8009192:	601a      	str	r2, [r3, #0]
 8009194:	0023      	movs	r3, r4
 8009196:	3314      	adds	r3, #20
 8009198:	2e02      	cmp	r6, #2
 800919a:	d140      	bne.n	800921e <__gethex+0x432>
 800919c:	9a02      	ldr	r2, [sp, #8]
 800919e:	9901      	ldr	r1, [sp, #4]
 80091a0:	6812      	ldr	r2, [r2, #0]
 80091a2:	3a01      	subs	r2, #1
 80091a4:	428a      	cmp	r2, r1
 80091a6:	d10b      	bne.n	80091c0 <__gethex+0x3d4>
 80091a8:	114a      	asrs	r2, r1, #5
 80091aa:	211f      	movs	r1, #31
 80091ac:	9801      	ldr	r0, [sp, #4]
 80091ae:	0092      	lsls	r2, r2, #2
 80091b0:	4001      	ands	r1, r0
 80091b2:	2001      	movs	r0, #1
 80091b4:	0005      	movs	r5, r0
 80091b6:	408d      	lsls	r5, r1
 80091b8:	58d3      	ldr	r3, [r2, r3]
 80091ba:	422b      	tst	r3, r5
 80091bc:	d000      	beq.n	80091c0 <__gethex+0x3d4>
 80091be:	2601      	movs	r6, #1
 80091c0:	2320      	movs	r3, #32
 80091c2:	431e      	orrs	r6, r3
 80091c4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80091c6:	601c      	str	r4, [r3, #0]
 80091c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80091ca:	601f      	str	r7, [r3, #0]
 80091cc:	e6a7      	b.n	8008f1e <__gethex+0x132>
 80091ce:	c301      	stmia	r3!, {r0}
 80091d0:	4299      	cmp	r1, r3
 80091d2:	d8da      	bhi.n	800918a <__gethex+0x39e>
 80091d4:	9b03      	ldr	r3, [sp, #12]
 80091d6:	68a2      	ldr	r2, [r4, #8]
 80091d8:	4293      	cmp	r3, r2
 80091da:	db17      	blt.n	800920c <__gethex+0x420>
 80091dc:	6863      	ldr	r3, [r4, #4]
 80091de:	9805      	ldr	r0, [sp, #20]
 80091e0:	1c59      	adds	r1, r3, #1
 80091e2:	f000 f941 	bl	8009468 <_Balloc>
 80091e6:	1e05      	subs	r5, r0, #0
 80091e8:	d103      	bne.n	80091f2 <__gethex+0x406>
 80091ea:	0002      	movs	r2, r0
 80091ec:	2184      	movs	r1, #132	; 0x84
 80091ee:	4b1c      	ldr	r3, [pc, #112]	; (8009260 <__gethex+0x474>)
 80091f0:	e6b8      	b.n	8008f64 <__gethex+0x178>
 80091f2:	0021      	movs	r1, r4
 80091f4:	6923      	ldr	r3, [r4, #16]
 80091f6:	310c      	adds	r1, #12
 80091f8:	1c9a      	adds	r2, r3, #2
 80091fa:	0092      	lsls	r2, r2, #2
 80091fc:	300c      	adds	r0, #12
 80091fe:	f000 f92a 	bl	8009456 <memcpy>
 8009202:	0021      	movs	r1, r4
 8009204:	9805      	ldr	r0, [sp, #20]
 8009206:	f000 f973 	bl	80094f0 <_Bfree>
 800920a:	002c      	movs	r4, r5
 800920c:	6923      	ldr	r3, [r4, #16]
 800920e:	1c5a      	adds	r2, r3, #1
 8009210:	6122      	str	r2, [r4, #16]
 8009212:	2201      	movs	r2, #1
 8009214:	3304      	adds	r3, #4
 8009216:	009b      	lsls	r3, r3, #2
 8009218:	18e3      	adds	r3, r4, r3
 800921a:	605a      	str	r2, [r3, #4]
 800921c:	e7ba      	b.n	8009194 <__gethex+0x3a8>
 800921e:	6922      	ldr	r2, [r4, #16]
 8009220:	9903      	ldr	r1, [sp, #12]
 8009222:	428a      	cmp	r2, r1
 8009224:	dd09      	ble.n	800923a <__gethex+0x44e>
 8009226:	2101      	movs	r1, #1
 8009228:	0020      	movs	r0, r4
 800922a:	f7ff fd75 	bl	8008d18 <rshift>
 800922e:	9b02      	ldr	r3, [sp, #8]
 8009230:	3701      	adds	r7, #1
 8009232:	689b      	ldr	r3, [r3, #8]
 8009234:	42bb      	cmp	r3, r7
 8009236:	dac2      	bge.n	80091be <__gethex+0x3d2>
 8009238:	e6dc      	b.n	8008ff4 <__gethex+0x208>
 800923a:	221f      	movs	r2, #31
 800923c:	9d01      	ldr	r5, [sp, #4]
 800923e:	9901      	ldr	r1, [sp, #4]
 8009240:	2601      	movs	r6, #1
 8009242:	4015      	ands	r5, r2
 8009244:	4211      	tst	r1, r2
 8009246:	d0bb      	beq.n	80091c0 <__gethex+0x3d4>
 8009248:	9a04      	ldr	r2, [sp, #16]
 800924a:	189b      	adds	r3, r3, r2
 800924c:	3b04      	subs	r3, #4
 800924e:	6818      	ldr	r0, [r3, #0]
 8009250:	f000 fa02 	bl	8009658 <__hi0bits>
 8009254:	2320      	movs	r3, #32
 8009256:	1b5d      	subs	r5, r3, r5
 8009258:	42a8      	cmp	r0, r5
 800925a:	dbe4      	blt.n	8009226 <__gethex+0x43a>
 800925c:	e7b0      	b.n	80091c0 <__gethex+0x3d4>
 800925e:	46c0      	nop			; (mov r8, r8)
 8009260:	0800b2b0 	.word	0x0800b2b0

08009264 <L_shift>:
 8009264:	2308      	movs	r3, #8
 8009266:	b570      	push	{r4, r5, r6, lr}
 8009268:	2520      	movs	r5, #32
 800926a:	1a9a      	subs	r2, r3, r2
 800926c:	0092      	lsls	r2, r2, #2
 800926e:	1aad      	subs	r5, r5, r2
 8009270:	6843      	ldr	r3, [r0, #4]
 8009272:	6806      	ldr	r6, [r0, #0]
 8009274:	001c      	movs	r4, r3
 8009276:	40ac      	lsls	r4, r5
 8009278:	40d3      	lsrs	r3, r2
 800927a:	4334      	orrs	r4, r6
 800927c:	6004      	str	r4, [r0, #0]
 800927e:	6043      	str	r3, [r0, #4]
 8009280:	3004      	adds	r0, #4
 8009282:	4288      	cmp	r0, r1
 8009284:	d3f4      	bcc.n	8009270 <L_shift+0xc>
 8009286:	bd70      	pop	{r4, r5, r6, pc}

08009288 <__match>:
 8009288:	b530      	push	{r4, r5, lr}
 800928a:	6803      	ldr	r3, [r0, #0]
 800928c:	780c      	ldrb	r4, [r1, #0]
 800928e:	3301      	adds	r3, #1
 8009290:	2c00      	cmp	r4, #0
 8009292:	d102      	bne.n	800929a <__match+0x12>
 8009294:	6003      	str	r3, [r0, #0]
 8009296:	2001      	movs	r0, #1
 8009298:	bd30      	pop	{r4, r5, pc}
 800929a:	781a      	ldrb	r2, [r3, #0]
 800929c:	0015      	movs	r5, r2
 800929e:	3d41      	subs	r5, #65	; 0x41
 80092a0:	2d19      	cmp	r5, #25
 80092a2:	d800      	bhi.n	80092a6 <__match+0x1e>
 80092a4:	3220      	adds	r2, #32
 80092a6:	3101      	adds	r1, #1
 80092a8:	42a2      	cmp	r2, r4
 80092aa:	d0ef      	beq.n	800928c <__match+0x4>
 80092ac:	2000      	movs	r0, #0
 80092ae:	e7f3      	b.n	8009298 <__match+0x10>

080092b0 <__hexnan>:
 80092b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80092b2:	680b      	ldr	r3, [r1, #0]
 80092b4:	b08b      	sub	sp, #44	; 0x2c
 80092b6:	9201      	str	r2, [sp, #4]
 80092b8:	9901      	ldr	r1, [sp, #4]
 80092ba:	115a      	asrs	r2, r3, #5
 80092bc:	0092      	lsls	r2, r2, #2
 80092be:	188a      	adds	r2, r1, r2
 80092c0:	9202      	str	r2, [sp, #8]
 80092c2:	0019      	movs	r1, r3
 80092c4:	221f      	movs	r2, #31
 80092c6:	4011      	ands	r1, r2
 80092c8:	9008      	str	r0, [sp, #32]
 80092ca:	9106      	str	r1, [sp, #24]
 80092cc:	4213      	tst	r3, r2
 80092ce:	d002      	beq.n	80092d6 <__hexnan+0x26>
 80092d0:	9b02      	ldr	r3, [sp, #8]
 80092d2:	3304      	adds	r3, #4
 80092d4:	9302      	str	r3, [sp, #8]
 80092d6:	9b02      	ldr	r3, [sp, #8]
 80092d8:	2500      	movs	r5, #0
 80092da:	1f1e      	subs	r6, r3, #4
 80092dc:	0037      	movs	r7, r6
 80092de:	0034      	movs	r4, r6
 80092e0:	9b08      	ldr	r3, [sp, #32]
 80092e2:	6035      	str	r5, [r6, #0]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	9507      	str	r5, [sp, #28]
 80092e8:	9305      	str	r3, [sp, #20]
 80092ea:	9503      	str	r5, [sp, #12]
 80092ec:	9b05      	ldr	r3, [sp, #20]
 80092ee:	3301      	adds	r3, #1
 80092f0:	9309      	str	r3, [sp, #36]	; 0x24
 80092f2:	9b05      	ldr	r3, [sp, #20]
 80092f4:	785b      	ldrb	r3, [r3, #1]
 80092f6:	9304      	str	r3, [sp, #16]
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d028      	beq.n	800934e <__hexnan+0x9e>
 80092fc:	9804      	ldr	r0, [sp, #16]
 80092fe:	f7ff fd5f 	bl	8008dc0 <__hexdig_fun>
 8009302:	2800      	cmp	r0, #0
 8009304:	d154      	bne.n	80093b0 <__hexnan+0x100>
 8009306:	9b04      	ldr	r3, [sp, #16]
 8009308:	2b20      	cmp	r3, #32
 800930a:	d819      	bhi.n	8009340 <__hexnan+0x90>
 800930c:	9b03      	ldr	r3, [sp, #12]
 800930e:	9a07      	ldr	r2, [sp, #28]
 8009310:	4293      	cmp	r3, r2
 8009312:	dd12      	ble.n	800933a <__hexnan+0x8a>
 8009314:	42bc      	cmp	r4, r7
 8009316:	d206      	bcs.n	8009326 <__hexnan+0x76>
 8009318:	2d07      	cmp	r5, #7
 800931a:	dc04      	bgt.n	8009326 <__hexnan+0x76>
 800931c:	002a      	movs	r2, r5
 800931e:	0039      	movs	r1, r7
 8009320:	0020      	movs	r0, r4
 8009322:	f7ff ff9f 	bl	8009264 <L_shift>
 8009326:	9b01      	ldr	r3, [sp, #4]
 8009328:	2508      	movs	r5, #8
 800932a:	429c      	cmp	r4, r3
 800932c:	d905      	bls.n	800933a <__hexnan+0x8a>
 800932e:	1f27      	subs	r7, r4, #4
 8009330:	2500      	movs	r5, #0
 8009332:	003c      	movs	r4, r7
 8009334:	9b03      	ldr	r3, [sp, #12]
 8009336:	603d      	str	r5, [r7, #0]
 8009338:	9307      	str	r3, [sp, #28]
 800933a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800933c:	9305      	str	r3, [sp, #20]
 800933e:	e7d5      	b.n	80092ec <__hexnan+0x3c>
 8009340:	9b04      	ldr	r3, [sp, #16]
 8009342:	2b29      	cmp	r3, #41	; 0x29
 8009344:	d159      	bne.n	80093fa <__hexnan+0x14a>
 8009346:	9b05      	ldr	r3, [sp, #20]
 8009348:	9a08      	ldr	r2, [sp, #32]
 800934a:	3302      	adds	r3, #2
 800934c:	6013      	str	r3, [r2, #0]
 800934e:	9b03      	ldr	r3, [sp, #12]
 8009350:	2b00      	cmp	r3, #0
 8009352:	d052      	beq.n	80093fa <__hexnan+0x14a>
 8009354:	42bc      	cmp	r4, r7
 8009356:	d206      	bcs.n	8009366 <__hexnan+0xb6>
 8009358:	2d07      	cmp	r5, #7
 800935a:	dc04      	bgt.n	8009366 <__hexnan+0xb6>
 800935c:	002a      	movs	r2, r5
 800935e:	0039      	movs	r1, r7
 8009360:	0020      	movs	r0, r4
 8009362:	f7ff ff7f 	bl	8009264 <L_shift>
 8009366:	9b01      	ldr	r3, [sp, #4]
 8009368:	429c      	cmp	r4, r3
 800936a:	d935      	bls.n	80093d8 <__hexnan+0x128>
 800936c:	001a      	movs	r2, r3
 800936e:	0023      	movs	r3, r4
 8009370:	cb02      	ldmia	r3!, {r1}
 8009372:	c202      	stmia	r2!, {r1}
 8009374:	429e      	cmp	r6, r3
 8009376:	d2fb      	bcs.n	8009370 <__hexnan+0xc0>
 8009378:	9b02      	ldr	r3, [sp, #8]
 800937a:	1c61      	adds	r1, r4, #1
 800937c:	1eda      	subs	r2, r3, #3
 800937e:	2304      	movs	r3, #4
 8009380:	4291      	cmp	r1, r2
 8009382:	d805      	bhi.n	8009390 <__hexnan+0xe0>
 8009384:	9b02      	ldr	r3, [sp, #8]
 8009386:	3b04      	subs	r3, #4
 8009388:	1b1b      	subs	r3, r3, r4
 800938a:	089b      	lsrs	r3, r3, #2
 800938c:	3301      	adds	r3, #1
 800938e:	009b      	lsls	r3, r3, #2
 8009390:	9a01      	ldr	r2, [sp, #4]
 8009392:	18d3      	adds	r3, r2, r3
 8009394:	2200      	movs	r2, #0
 8009396:	c304      	stmia	r3!, {r2}
 8009398:	429e      	cmp	r6, r3
 800939a:	d2fc      	bcs.n	8009396 <__hexnan+0xe6>
 800939c:	6833      	ldr	r3, [r6, #0]
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d104      	bne.n	80093ac <__hexnan+0xfc>
 80093a2:	9b01      	ldr	r3, [sp, #4]
 80093a4:	429e      	cmp	r6, r3
 80093a6:	d126      	bne.n	80093f6 <__hexnan+0x146>
 80093a8:	2301      	movs	r3, #1
 80093aa:	6033      	str	r3, [r6, #0]
 80093ac:	2005      	movs	r0, #5
 80093ae:	e025      	b.n	80093fc <__hexnan+0x14c>
 80093b0:	9b03      	ldr	r3, [sp, #12]
 80093b2:	3501      	adds	r5, #1
 80093b4:	3301      	adds	r3, #1
 80093b6:	9303      	str	r3, [sp, #12]
 80093b8:	2d08      	cmp	r5, #8
 80093ba:	dd06      	ble.n	80093ca <__hexnan+0x11a>
 80093bc:	9b01      	ldr	r3, [sp, #4]
 80093be:	429c      	cmp	r4, r3
 80093c0:	d9bb      	bls.n	800933a <__hexnan+0x8a>
 80093c2:	2300      	movs	r3, #0
 80093c4:	2501      	movs	r5, #1
 80093c6:	3c04      	subs	r4, #4
 80093c8:	6023      	str	r3, [r4, #0]
 80093ca:	220f      	movs	r2, #15
 80093cc:	6823      	ldr	r3, [r4, #0]
 80093ce:	4010      	ands	r0, r2
 80093d0:	011b      	lsls	r3, r3, #4
 80093d2:	4318      	orrs	r0, r3
 80093d4:	6020      	str	r0, [r4, #0]
 80093d6:	e7b0      	b.n	800933a <__hexnan+0x8a>
 80093d8:	9b06      	ldr	r3, [sp, #24]
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d0de      	beq.n	800939c <__hexnan+0xec>
 80093de:	2120      	movs	r1, #32
 80093e0:	9a06      	ldr	r2, [sp, #24]
 80093e2:	9b02      	ldr	r3, [sp, #8]
 80093e4:	1a89      	subs	r1, r1, r2
 80093e6:	2201      	movs	r2, #1
 80093e8:	4252      	negs	r2, r2
 80093ea:	40ca      	lsrs	r2, r1
 80093ec:	3b04      	subs	r3, #4
 80093ee:	6819      	ldr	r1, [r3, #0]
 80093f0:	400a      	ands	r2, r1
 80093f2:	601a      	str	r2, [r3, #0]
 80093f4:	e7d2      	b.n	800939c <__hexnan+0xec>
 80093f6:	3e04      	subs	r6, #4
 80093f8:	e7d0      	b.n	800939c <__hexnan+0xec>
 80093fa:	2004      	movs	r0, #4
 80093fc:	b00b      	add	sp, #44	; 0x2c
 80093fe:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009400 <_localeconv_r>:
 8009400:	4800      	ldr	r0, [pc, #0]	; (8009404 <_localeconv_r+0x4>)
 8009402:	4770      	bx	lr
 8009404:	2000015c 	.word	0x2000015c

08009408 <malloc>:
 8009408:	b510      	push	{r4, lr}
 800940a:	4b03      	ldr	r3, [pc, #12]	; (8009418 <malloc+0x10>)
 800940c:	0001      	movs	r1, r0
 800940e:	6818      	ldr	r0, [r3, #0]
 8009410:	f000 fd8c 	bl	8009f2c <_malloc_r>
 8009414:	bd10      	pop	{r4, pc}
 8009416:	46c0      	nop			; (mov r8, r8)
 8009418:	20000004 	.word	0x20000004

0800941c <__ascii_mbtowc>:
 800941c:	b082      	sub	sp, #8
 800941e:	2900      	cmp	r1, #0
 8009420:	d100      	bne.n	8009424 <__ascii_mbtowc+0x8>
 8009422:	a901      	add	r1, sp, #4
 8009424:	1e10      	subs	r0, r2, #0
 8009426:	d006      	beq.n	8009436 <__ascii_mbtowc+0x1a>
 8009428:	2b00      	cmp	r3, #0
 800942a:	d006      	beq.n	800943a <__ascii_mbtowc+0x1e>
 800942c:	7813      	ldrb	r3, [r2, #0]
 800942e:	600b      	str	r3, [r1, #0]
 8009430:	7810      	ldrb	r0, [r2, #0]
 8009432:	1e43      	subs	r3, r0, #1
 8009434:	4198      	sbcs	r0, r3
 8009436:	b002      	add	sp, #8
 8009438:	4770      	bx	lr
 800943a:	2002      	movs	r0, #2
 800943c:	4240      	negs	r0, r0
 800943e:	e7fa      	b.n	8009436 <__ascii_mbtowc+0x1a>

08009440 <memchr>:
 8009440:	b2c9      	uxtb	r1, r1
 8009442:	1882      	adds	r2, r0, r2
 8009444:	4290      	cmp	r0, r2
 8009446:	d101      	bne.n	800944c <memchr+0xc>
 8009448:	2000      	movs	r0, #0
 800944a:	4770      	bx	lr
 800944c:	7803      	ldrb	r3, [r0, #0]
 800944e:	428b      	cmp	r3, r1
 8009450:	d0fb      	beq.n	800944a <memchr+0xa>
 8009452:	3001      	adds	r0, #1
 8009454:	e7f6      	b.n	8009444 <memchr+0x4>

08009456 <memcpy>:
 8009456:	2300      	movs	r3, #0
 8009458:	b510      	push	{r4, lr}
 800945a:	429a      	cmp	r2, r3
 800945c:	d100      	bne.n	8009460 <memcpy+0xa>
 800945e:	bd10      	pop	{r4, pc}
 8009460:	5ccc      	ldrb	r4, [r1, r3]
 8009462:	54c4      	strb	r4, [r0, r3]
 8009464:	3301      	adds	r3, #1
 8009466:	e7f8      	b.n	800945a <memcpy+0x4>

08009468 <_Balloc>:
 8009468:	b570      	push	{r4, r5, r6, lr}
 800946a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800946c:	0006      	movs	r6, r0
 800946e:	000c      	movs	r4, r1
 8009470:	2d00      	cmp	r5, #0
 8009472:	d10e      	bne.n	8009492 <_Balloc+0x2a>
 8009474:	2010      	movs	r0, #16
 8009476:	f7ff ffc7 	bl	8009408 <malloc>
 800947a:	1e02      	subs	r2, r0, #0
 800947c:	6270      	str	r0, [r6, #36]	; 0x24
 800947e:	d104      	bne.n	800948a <_Balloc+0x22>
 8009480:	2166      	movs	r1, #102	; 0x66
 8009482:	4b19      	ldr	r3, [pc, #100]	; (80094e8 <_Balloc+0x80>)
 8009484:	4819      	ldr	r0, [pc, #100]	; (80094ec <_Balloc+0x84>)
 8009486:	f000 ff61 	bl	800a34c <__assert_func>
 800948a:	6045      	str	r5, [r0, #4]
 800948c:	6085      	str	r5, [r0, #8]
 800948e:	6005      	str	r5, [r0, #0]
 8009490:	60c5      	str	r5, [r0, #12]
 8009492:	6a75      	ldr	r5, [r6, #36]	; 0x24
 8009494:	68eb      	ldr	r3, [r5, #12]
 8009496:	2b00      	cmp	r3, #0
 8009498:	d013      	beq.n	80094c2 <_Balloc+0x5a>
 800949a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800949c:	00a2      	lsls	r2, r4, #2
 800949e:	68db      	ldr	r3, [r3, #12]
 80094a0:	189b      	adds	r3, r3, r2
 80094a2:	6818      	ldr	r0, [r3, #0]
 80094a4:	2800      	cmp	r0, #0
 80094a6:	d118      	bne.n	80094da <_Balloc+0x72>
 80094a8:	2101      	movs	r1, #1
 80094aa:	000d      	movs	r5, r1
 80094ac:	40a5      	lsls	r5, r4
 80094ae:	1d6a      	adds	r2, r5, #5
 80094b0:	0030      	movs	r0, r6
 80094b2:	0092      	lsls	r2, r2, #2
 80094b4:	f000 fca1 	bl	8009dfa <_calloc_r>
 80094b8:	2800      	cmp	r0, #0
 80094ba:	d00c      	beq.n	80094d6 <_Balloc+0x6e>
 80094bc:	6044      	str	r4, [r0, #4]
 80094be:	6085      	str	r5, [r0, #8]
 80094c0:	e00d      	b.n	80094de <_Balloc+0x76>
 80094c2:	2221      	movs	r2, #33	; 0x21
 80094c4:	2104      	movs	r1, #4
 80094c6:	0030      	movs	r0, r6
 80094c8:	f000 fc97 	bl	8009dfa <_calloc_r>
 80094cc:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80094ce:	60e8      	str	r0, [r5, #12]
 80094d0:	68db      	ldr	r3, [r3, #12]
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d1e1      	bne.n	800949a <_Balloc+0x32>
 80094d6:	2000      	movs	r0, #0
 80094d8:	bd70      	pop	{r4, r5, r6, pc}
 80094da:	6802      	ldr	r2, [r0, #0]
 80094dc:	601a      	str	r2, [r3, #0]
 80094de:	2300      	movs	r3, #0
 80094e0:	6103      	str	r3, [r0, #16]
 80094e2:	60c3      	str	r3, [r0, #12]
 80094e4:	e7f8      	b.n	80094d8 <_Balloc+0x70>
 80094e6:	46c0      	nop			; (mov r8, r8)
 80094e8:	0800b23e 	.word	0x0800b23e
 80094ec:	0800b33c 	.word	0x0800b33c

080094f0 <_Bfree>:
 80094f0:	b570      	push	{r4, r5, r6, lr}
 80094f2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80094f4:	0005      	movs	r5, r0
 80094f6:	000c      	movs	r4, r1
 80094f8:	2e00      	cmp	r6, #0
 80094fa:	d10e      	bne.n	800951a <_Bfree+0x2a>
 80094fc:	2010      	movs	r0, #16
 80094fe:	f7ff ff83 	bl	8009408 <malloc>
 8009502:	1e02      	subs	r2, r0, #0
 8009504:	6268      	str	r0, [r5, #36]	; 0x24
 8009506:	d104      	bne.n	8009512 <_Bfree+0x22>
 8009508:	218a      	movs	r1, #138	; 0x8a
 800950a:	4b09      	ldr	r3, [pc, #36]	; (8009530 <_Bfree+0x40>)
 800950c:	4809      	ldr	r0, [pc, #36]	; (8009534 <_Bfree+0x44>)
 800950e:	f000 ff1d 	bl	800a34c <__assert_func>
 8009512:	6046      	str	r6, [r0, #4]
 8009514:	6086      	str	r6, [r0, #8]
 8009516:	6006      	str	r6, [r0, #0]
 8009518:	60c6      	str	r6, [r0, #12]
 800951a:	2c00      	cmp	r4, #0
 800951c:	d007      	beq.n	800952e <_Bfree+0x3e>
 800951e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009520:	6862      	ldr	r2, [r4, #4]
 8009522:	68db      	ldr	r3, [r3, #12]
 8009524:	0092      	lsls	r2, r2, #2
 8009526:	189b      	adds	r3, r3, r2
 8009528:	681a      	ldr	r2, [r3, #0]
 800952a:	6022      	str	r2, [r4, #0]
 800952c:	601c      	str	r4, [r3, #0]
 800952e:	bd70      	pop	{r4, r5, r6, pc}
 8009530:	0800b23e 	.word	0x0800b23e
 8009534:	0800b33c 	.word	0x0800b33c

08009538 <__multadd>:
 8009538:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800953a:	000e      	movs	r6, r1
 800953c:	9001      	str	r0, [sp, #4]
 800953e:	000c      	movs	r4, r1
 8009540:	001d      	movs	r5, r3
 8009542:	2000      	movs	r0, #0
 8009544:	690f      	ldr	r7, [r1, #16]
 8009546:	3614      	adds	r6, #20
 8009548:	6833      	ldr	r3, [r6, #0]
 800954a:	3001      	adds	r0, #1
 800954c:	b299      	uxth	r1, r3
 800954e:	4351      	muls	r1, r2
 8009550:	0c1b      	lsrs	r3, r3, #16
 8009552:	4353      	muls	r3, r2
 8009554:	1949      	adds	r1, r1, r5
 8009556:	0c0d      	lsrs	r5, r1, #16
 8009558:	195b      	adds	r3, r3, r5
 800955a:	0c1d      	lsrs	r5, r3, #16
 800955c:	b289      	uxth	r1, r1
 800955e:	041b      	lsls	r3, r3, #16
 8009560:	185b      	adds	r3, r3, r1
 8009562:	c608      	stmia	r6!, {r3}
 8009564:	4287      	cmp	r7, r0
 8009566:	dcef      	bgt.n	8009548 <__multadd+0x10>
 8009568:	2d00      	cmp	r5, #0
 800956a:	d022      	beq.n	80095b2 <__multadd+0x7a>
 800956c:	68a3      	ldr	r3, [r4, #8]
 800956e:	42bb      	cmp	r3, r7
 8009570:	dc19      	bgt.n	80095a6 <__multadd+0x6e>
 8009572:	6863      	ldr	r3, [r4, #4]
 8009574:	9801      	ldr	r0, [sp, #4]
 8009576:	1c59      	adds	r1, r3, #1
 8009578:	f7ff ff76 	bl	8009468 <_Balloc>
 800957c:	1e06      	subs	r6, r0, #0
 800957e:	d105      	bne.n	800958c <__multadd+0x54>
 8009580:	0002      	movs	r2, r0
 8009582:	21b5      	movs	r1, #181	; 0xb5
 8009584:	4b0c      	ldr	r3, [pc, #48]	; (80095b8 <__multadd+0x80>)
 8009586:	480d      	ldr	r0, [pc, #52]	; (80095bc <__multadd+0x84>)
 8009588:	f000 fee0 	bl	800a34c <__assert_func>
 800958c:	0021      	movs	r1, r4
 800958e:	6923      	ldr	r3, [r4, #16]
 8009590:	310c      	adds	r1, #12
 8009592:	1c9a      	adds	r2, r3, #2
 8009594:	0092      	lsls	r2, r2, #2
 8009596:	300c      	adds	r0, #12
 8009598:	f7ff ff5d 	bl	8009456 <memcpy>
 800959c:	0021      	movs	r1, r4
 800959e:	9801      	ldr	r0, [sp, #4]
 80095a0:	f7ff ffa6 	bl	80094f0 <_Bfree>
 80095a4:	0034      	movs	r4, r6
 80095a6:	1d3b      	adds	r3, r7, #4
 80095a8:	009b      	lsls	r3, r3, #2
 80095aa:	18e3      	adds	r3, r4, r3
 80095ac:	605d      	str	r5, [r3, #4]
 80095ae:	1c7b      	adds	r3, r7, #1
 80095b0:	6123      	str	r3, [r4, #16]
 80095b2:	0020      	movs	r0, r4
 80095b4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80095b6:	46c0      	nop			; (mov r8, r8)
 80095b8:	0800b2b0 	.word	0x0800b2b0
 80095bc:	0800b33c 	.word	0x0800b33c

080095c0 <__s2b>:
 80095c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80095c2:	0006      	movs	r6, r0
 80095c4:	0018      	movs	r0, r3
 80095c6:	000c      	movs	r4, r1
 80095c8:	3008      	adds	r0, #8
 80095ca:	2109      	movs	r1, #9
 80095cc:	9301      	str	r3, [sp, #4]
 80095ce:	0015      	movs	r5, r2
 80095d0:	f7f6 fe40 	bl	8000254 <__divsi3>
 80095d4:	2301      	movs	r3, #1
 80095d6:	2100      	movs	r1, #0
 80095d8:	4283      	cmp	r3, r0
 80095da:	db0a      	blt.n	80095f2 <__s2b+0x32>
 80095dc:	0030      	movs	r0, r6
 80095de:	f7ff ff43 	bl	8009468 <_Balloc>
 80095e2:	1e01      	subs	r1, r0, #0
 80095e4:	d108      	bne.n	80095f8 <__s2b+0x38>
 80095e6:	0002      	movs	r2, r0
 80095e8:	4b19      	ldr	r3, [pc, #100]	; (8009650 <__s2b+0x90>)
 80095ea:	481a      	ldr	r0, [pc, #104]	; (8009654 <__s2b+0x94>)
 80095ec:	31ce      	adds	r1, #206	; 0xce
 80095ee:	f000 fead 	bl	800a34c <__assert_func>
 80095f2:	005b      	lsls	r3, r3, #1
 80095f4:	3101      	adds	r1, #1
 80095f6:	e7ef      	b.n	80095d8 <__s2b+0x18>
 80095f8:	9b08      	ldr	r3, [sp, #32]
 80095fa:	6143      	str	r3, [r0, #20]
 80095fc:	2301      	movs	r3, #1
 80095fe:	6103      	str	r3, [r0, #16]
 8009600:	2d09      	cmp	r5, #9
 8009602:	dd18      	ble.n	8009636 <__s2b+0x76>
 8009604:	0023      	movs	r3, r4
 8009606:	3309      	adds	r3, #9
 8009608:	001f      	movs	r7, r3
 800960a:	9300      	str	r3, [sp, #0]
 800960c:	1964      	adds	r4, r4, r5
 800960e:	783b      	ldrb	r3, [r7, #0]
 8009610:	220a      	movs	r2, #10
 8009612:	0030      	movs	r0, r6
 8009614:	3b30      	subs	r3, #48	; 0x30
 8009616:	f7ff ff8f 	bl	8009538 <__multadd>
 800961a:	3701      	adds	r7, #1
 800961c:	0001      	movs	r1, r0
 800961e:	42a7      	cmp	r7, r4
 8009620:	d1f5      	bne.n	800960e <__s2b+0x4e>
 8009622:	002c      	movs	r4, r5
 8009624:	9b00      	ldr	r3, [sp, #0]
 8009626:	3c08      	subs	r4, #8
 8009628:	191c      	adds	r4, r3, r4
 800962a:	002f      	movs	r7, r5
 800962c:	9b01      	ldr	r3, [sp, #4]
 800962e:	429f      	cmp	r7, r3
 8009630:	db04      	blt.n	800963c <__s2b+0x7c>
 8009632:	0008      	movs	r0, r1
 8009634:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009636:	2509      	movs	r5, #9
 8009638:	340a      	adds	r4, #10
 800963a:	e7f6      	b.n	800962a <__s2b+0x6a>
 800963c:	1b63      	subs	r3, r4, r5
 800963e:	5ddb      	ldrb	r3, [r3, r7]
 8009640:	220a      	movs	r2, #10
 8009642:	0030      	movs	r0, r6
 8009644:	3b30      	subs	r3, #48	; 0x30
 8009646:	f7ff ff77 	bl	8009538 <__multadd>
 800964a:	3701      	adds	r7, #1
 800964c:	0001      	movs	r1, r0
 800964e:	e7ed      	b.n	800962c <__s2b+0x6c>
 8009650:	0800b2b0 	.word	0x0800b2b0
 8009654:	0800b33c 	.word	0x0800b33c

08009658 <__hi0bits>:
 8009658:	0003      	movs	r3, r0
 800965a:	0c02      	lsrs	r2, r0, #16
 800965c:	2000      	movs	r0, #0
 800965e:	4282      	cmp	r2, r0
 8009660:	d101      	bne.n	8009666 <__hi0bits+0xe>
 8009662:	041b      	lsls	r3, r3, #16
 8009664:	3010      	adds	r0, #16
 8009666:	0e1a      	lsrs	r2, r3, #24
 8009668:	d101      	bne.n	800966e <__hi0bits+0x16>
 800966a:	3008      	adds	r0, #8
 800966c:	021b      	lsls	r3, r3, #8
 800966e:	0f1a      	lsrs	r2, r3, #28
 8009670:	d101      	bne.n	8009676 <__hi0bits+0x1e>
 8009672:	3004      	adds	r0, #4
 8009674:	011b      	lsls	r3, r3, #4
 8009676:	0f9a      	lsrs	r2, r3, #30
 8009678:	d101      	bne.n	800967e <__hi0bits+0x26>
 800967a:	3002      	adds	r0, #2
 800967c:	009b      	lsls	r3, r3, #2
 800967e:	2b00      	cmp	r3, #0
 8009680:	db03      	blt.n	800968a <__hi0bits+0x32>
 8009682:	3001      	adds	r0, #1
 8009684:	005b      	lsls	r3, r3, #1
 8009686:	d400      	bmi.n	800968a <__hi0bits+0x32>
 8009688:	2020      	movs	r0, #32
 800968a:	4770      	bx	lr

0800968c <__lo0bits>:
 800968c:	6803      	ldr	r3, [r0, #0]
 800968e:	0002      	movs	r2, r0
 8009690:	2107      	movs	r1, #7
 8009692:	0018      	movs	r0, r3
 8009694:	4008      	ands	r0, r1
 8009696:	420b      	tst	r3, r1
 8009698:	d00d      	beq.n	80096b6 <__lo0bits+0x2a>
 800969a:	3906      	subs	r1, #6
 800969c:	2000      	movs	r0, #0
 800969e:	420b      	tst	r3, r1
 80096a0:	d105      	bne.n	80096ae <__lo0bits+0x22>
 80096a2:	3002      	adds	r0, #2
 80096a4:	4203      	tst	r3, r0
 80096a6:	d003      	beq.n	80096b0 <__lo0bits+0x24>
 80096a8:	40cb      	lsrs	r3, r1
 80096aa:	0008      	movs	r0, r1
 80096ac:	6013      	str	r3, [r2, #0]
 80096ae:	4770      	bx	lr
 80096b0:	089b      	lsrs	r3, r3, #2
 80096b2:	6013      	str	r3, [r2, #0]
 80096b4:	e7fb      	b.n	80096ae <__lo0bits+0x22>
 80096b6:	b299      	uxth	r1, r3
 80096b8:	2900      	cmp	r1, #0
 80096ba:	d101      	bne.n	80096c0 <__lo0bits+0x34>
 80096bc:	2010      	movs	r0, #16
 80096be:	0c1b      	lsrs	r3, r3, #16
 80096c0:	b2d9      	uxtb	r1, r3
 80096c2:	2900      	cmp	r1, #0
 80096c4:	d101      	bne.n	80096ca <__lo0bits+0x3e>
 80096c6:	3008      	adds	r0, #8
 80096c8:	0a1b      	lsrs	r3, r3, #8
 80096ca:	0719      	lsls	r1, r3, #28
 80096cc:	d101      	bne.n	80096d2 <__lo0bits+0x46>
 80096ce:	3004      	adds	r0, #4
 80096d0:	091b      	lsrs	r3, r3, #4
 80096d2:	0799      	lsls	r1, r3, #30
 80096d4:	d101      	bne.n	80096da <__lo0bits+0x4e>
 80096d6:	3002      	adds	r0, #2
 80096d8:	089b      	lsrs	r3, r3, #2
 80096da:	07d9      	lsls	r1, r3, #31
 80096dc:	d4e9      	bmi.n	80096b2 <__lo0bits+0x26>
 80096de:	3001      	adds	r0, #1
 80096e0:	085b      	lsrs	r3, r3, #1
 80096e2:	d1e6      	bne.n	80096b2 <__lo0bits+0x26>
 80096e4:	2020      	movs	r0, #32
 80096e6:	e7e2      	b.n	80096ae <__lo0bits+0x22>

080096e8 <__i2b>:
 80096e8:	b510      	push	{r4, lr}
 80096ea:	000c      	movs	r4, r1
 80096ec:	2101      	movs	r1, #1
 80096ee:	f7ff febb 	bl	8009468 <_Balloc>
 80096f2:	2800      	cmp	r0, #0
 80096f4:	d106      	bne.n	8009704 <__i2b+0x1c>
 80096f6:	21a0      	movs	r1, #160	; 0xa0
 80096f8:	0002      	movs	r2, r0
 80096fa:	4b04      	ldr	r3, [pc, #16]	; (800970c <__i2b+0x24>)
 80096fc:	4804      	ldr	r0, [pc, #16]	; (8009710 <__i2b+0x28>)
 80096fe:	0049      	lsls	r1, r1, #1
 8009700:	f000 fe24 	bl	800a34c <__assert_func>
 8009704:	2301      	movs	r3, #1
 8009706:	6144      	str	r4, [r0, #20]
 8009708:	6103      	str	r3, [r0, #16]
 800970a:	bd10      	pop	{r4, pc}
 800970c:	0800b2b0 	.word	0x0800b2b0
 8009710:	0800b33c 	.word	0x0800b33c

08009714 <__multiply>:
 8009714:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009716:	690b      	ldr	r3, [r1, #16]
 8009718:	0014      	movs	r4, r2
 800971a:	6912      	ldr	r2, [r2, #16]
 800971c:	000d      	movs	r5, r1
 800971e:	b089      	sub	sp, #36	; 0x24
 8009720:	4293      	cmp	r3, r2
 8009722:	da01      	bge.n	8009728 <__multiply+0x14>
 8009724:	0025      	movs	r5, r4
 8009726:	000c      	movs	r4, r1
 8009728:	692f      	ldr	r7, [r5, #16]
 800972a:	6926      	ldr	r6, [r4, #16]
 800972c:	6869      	ldr	r1, [r5, #4]
 800972e:	19bb      	adds	r3, r7, r6
 8009730:	9302      	str	r3, [sp, #8]
 8009732:	68ab      	ldr	r3, [r5, #8]
 8009734:	19ba      	adds	r2, r7, r6
 8009736:	4293      	cmp	r3, r2
 8009738:	da00      	bge.n	800973c <__multiply+0x28>
 800973a:	3101      	adds	r1, #1
 800973c:	f7ff fe94 	bl	8009468 <_Balloc>
 8009740:	9001      	str	r0, [sp, #4]
 8009742:	2800      	cmp	r0, #0
 8009744:	d106      	bne.n	8009754 <__multiply+0x40>
 8009746:	215e      	movs	r1, #94	; 0x5e
 8009748:	0002      	movs	r2, r0
 800974a:	4b48      	ldr	r3, [pc, #288]	; (800986c <__multiply+0x158>)
 800974c:	4848      	ldr	r0, [pc, #288]	; (8009870 <__multiply+0x15c>)
 800974e:	31ff      	adds	r1, #255	; 0xff
 8009750:	f000 fdfc 	bl	800a34c <__assert_func>
 8009754:	9b01      	ldr	r3, [sp, #4]
 8009756:	2200      	movs	r2, #0
 8009758:	3314      	adds	r3, #20
 800975a:	469c      	mov	ip, r3
 800975c:	19bb      	adds	r3, r7, r6
 800975e:	009b      	lsls	r3, r3, #2
 8009760:	4463      	add	r3, ip
 8009762:	9303      	str	r3, [sp, #12]
 8009764:	4663      	mov	r3, ip
 8009766:	9903      	ldr	r1, [sp, #12]
 8009768:	428b      	cmp	r3, r1
 800976a:	d32c      	bcc.n	80097c6 <__multiply+0xb2>
 800976c:	002b      	movs	r3, r5
 800976e:	0022      	movs	r2, r4
 8009770:	3314      	adds	r3, #20
 8009772:	00bf      	lsls	r7, r7, #2
 8009774:	3214      	adds	r2, #20
 8009776:	9306      	str	r3, [sp, #24]
 8009778:	00b6      	lsls	r6, r6, #2
 800977a:	19db      	adds	r3, r3, r7
 800977c:	9304      	str	r3, [sp, #16]
 800977e:	1993      	adds	r3, r2, r6
 8009780:	9307      	str	r3, [sp, #28]
 8009782:	2304      	movs	r3, #4
 8009784:	9305      	str	r3, [sp, #20]
 8009786:	002b      	movs	r3, r5
 8009788:	9904      	ldr	r1, [sp, #16]
 800978a:	3315      	adds	r3, #21
 800978c:	9200      	str	r2, [sp, #0]
 800978e:	4299      	cmp	r1, r3
 8009790:	d305      	bcc.n	800979e <__multiply+0x8a>
 8009792:	1b4b      	subs	r3, r1, r5
 8009794:	3b15      	subs	r3, #21
 8009796:	089b      	lsrs	r3, r3, #2
 8009798:	3301      	adds	r3, #1
 800979a:	009b      	lsls	r3, r3, #2
 800979c:	9305      	str	r3, [sp, #20]
 800979e:	9b07      	ldr	r3, [sp, #28]
 80097a0:	9a00      	ldr	r2, [sp, #0]
 80097a2:	429a      	cmp	r2, r3
 80097a4:	d311      	bcc.n	80097ca <__multiply+0xb6>
 80097a6:	9b02      	ldr	r3, [sp, #8]
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	dd06      	ble.n	80097ba <__multiply+0xa6>
 80097ac:	9b03      	ldr	r3, [sp, #12]
 80097ae:	3b04      	subs	r3, #4
 80097b0:	9303      	str	r3, [sp, #12]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	9300      	str	r3, [sp, #0]
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d053      	beq.n	8009862 <__multiply+0x14e>
 80097ba:	9b01      	ldr	r3, [sp, #4]
 80097bc:	9a02      	ldr	r2, [sp, #8]
 80097be:	0018      	movs	r0, r3
 80097c0:	611a      	str	r2, [r3, #16]
 80097c2:	b009      	add	sp, #36	; 0x24
 80097c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80097c6:	c304      	stmia	r3!, {r2}
 80097c8:	e7cd      	b.n	8009766 <__multiply+0x52>
 80097ca:	9b00      	ldr	r3, [sp, #0]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	b298      	uxth	r0, r3
 80097d0:	2800      	cmp	r0, #0
 80097d2:	d01b      	beq.n	800980c <__multiply+0xf8>
 80097d4:	4667      	mov	r7, ip
 80097d6:	2400      	movs	r4, #0
 80097d8:	9e06      	ldr	r6, [sp, #24]
 80097da:	ce02      	ldmia	r6!, {r1}
 80097dc:	683a      	ldr	r2, [r7, #0]
 80097de:	b28b      	uxth	r3, r1
 80097e0:	4343      	muls	r3, r0
 80097e2:	b292      	uxth	r2, r2
 80097e4:	189b      	adds	r3, r3, r2
 80097e6:	191b      	adds	r3, r3, r4
 80097e8:	0c0c      	lsrs	r4, r1, #16
 80097ea:	4344      	muls	r4, r0
 80097ec:	683a      	ldr	r2, [r7, #0]
 80097ee:	0c11      	lsrs	r1, r2, #16
 80097f0:	1861      	adds	r1, r4, r1
 80097f2:	0c1c      	lsrs	r4, r3, #16
 80097f4:	1909      	adds	r1, r1, r4
 80097f6:	0c0c      	lsrs	r4, r1, #16
 80097f8:	b29b      	uxth	r3, r3
 80097fa:	0409      	lsls	r1, r1, #16
 80097fc:	430b      	orrs	r3, r1
 80097fe:	c708      	stmia	r7!, {r3}
 8009800:	9b04      	ldr	r3, [sp, #16]
 8009802:	42b3      	cmp	r3, r6
 8009804:	d8e9      	bhi.n	80097da <__multiply+0xc6>
 8009806:	4663      	mov	r3, ip
 8009808:	9a05      	ldr	r2, [sp, #20]
 800980a:	509c      	str	r4, [r3, r2]
 800980c:	9b00      	ldr	r3, [sp, #0]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	0c1e      	lsrs	r6, r3, #16
 8009812:	d020      	beq.n	8009856 <__multiply+0x142>
 8009814:	4663      	mov	r3, ip
 8009816:	002c      	movs	r4, r5
 8009818:	4660      	mov	r0, ip
 800981a:	2700      	movs	r7, #0
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	3414      	adds	r4, #20
 8009820:	6822      	ldr	r2, [r4, #0]
 8009822:	b29b      	uxth	r3, r3
 8009824:	b291      	uxth	r1, r2
 8009826:	4371      	muls	r1, r6
 8009828:	6802      	ldr	r2, [r0, #0]
 800982a:	0c12      	lsrs	r2, r2, #16
 800982c:	1889      	adds	r1, r1, r2
 800982e:	19cf      	adds	r7, r1, r7
 8009830:	0439      	lsls	r1, r7, #16
 8009832:	430b      	orrs	r3, r1
 8009834:	6003      	str	r3, [r0, #0]
 8009836:	cc02      	ldmia	r4!, {r1}
 8009838:	6843      	ldr	r3, [r0, #4]
 800983a:	0c09      	lsrs	r1, r1, #16
 800983c:	4371      	muls	r1, r6
 800983e:	b29b      	uxth	r3, r3
 8009840:	0c3f      	lsrs	r7, r7, #16
 8009842:	18cb      	adds	r3, r1, r3
 8009844:	9a04      	ldr	r2, [sp, #16]
 8009846:	19db      	adds	r3, r3, r7
 8009848:	0c1f      	lsrs	r7, r3, #16
 800984a:	3004      	adds	r0, #4
 800984c:	42a2      	cmp	r2, r4
 800984e:	d8e7      	bhi.n	8009820 <__multiply+0x10c>
 8009850:	4662      	mov	r2, ip
 8009852:	9905      	ldr	r1, [sp, #20]
 8009854:	5053      	str	r3, [r2, r1]
 8009856:	9b00      	ldr	r3, [sp, #0]
 8009858:	3304      	adds	r3, #4
 800985a:	9300      	str	r3, [sp, #0]
 800985c:	2304      	movs	r3, #4
 800985e:	449c      	add	ip, r3
 8009860:	e79d      	b.n	800979e <__multiply+0x8a>
 8009862:	9b02      	ldr	r3, [sp, #8]
 8009864:	3b01      	subs	r3, #1
 8009866:	9302      	str	r3, [sp, #8]
 8009868:	e79d      	b.n	80097a6 <__multiply+0x92>
 800986a:	46c0      	nop			; (mov r8, r8)
 800986c:	0800b2b0 	.word	0x0800b2b0
 8009870:	0800b33c 	.word	0x0800b33c

08009874 <__pow5mult>:
 8009874:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009876:	2303      	movs	r3, #3
 8009878:	0015      	movs	r5, r2
 800987a:	0007      	movs	r7, r0
 800987c:	000e      	movs	r6, r1
 800987e:	401a      	ands	r2, r3
 8009880:	421d      	tst	r5, r3
 8009882:	d008      	beq.n	8009896 <__pow5mult+0x22>
 8009884:	4925      	ldr	r1, [pc, #148]	; (800991c <__pow5mult+0xa8>)
 8009886:	3a01      	subs	r2, #1
 8009888:	0092      	lsls	r2, r2, #2
 800988a:	5852      	ldr	r2, [r2, r1]
 800988c:	2300      	movs	r3, #0
 800988e:	0031      	movs	r1, r6
 8009890:	f7ff fe52 	bl	8009538 <__multadd>
 8009894:	0006      	movs	r6, r0
 8009896:	10ad      	asrs	r5, r5, #2
 8009898:	d03d      	beq.n	8009916 <__pow5mult+0xa2>
 800989a:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 800989c:	2c00      	cmp	r4, #0
 800989e:	d10f      	bne.n	80098c0 <__pow5mult+0x4c>
 80098a0:	2010      	movs	r0, #16
 80098a2:	f7ff fdb1 	bl	8009408 <malloc>
 80098a6:	1e02      	subs	r2, r0, #0
 80098a8:	6278      	str	r0, [r7, #36]	; 0x24
 80098aa:	d105      	bne.n	80098b8 <__pow5mult+0x44>
 80098ac:	21d7      	movs	r1, #215	; 0xd7
 80098ae:	4b1c      	ldr	r3, [pc, #112]	; (8009920 <__pow5mult+0xac>)
 80098b0:	481c      	ldr	r0, [pc, #112]	; (8009924 <__pow5mult+0xb0>)
 80098b2:	0049      	lsls	r1, r1, #1
 80098b4:	f000 fd4a 	bl	800a34c <__assert_func>
 80098b8:	6044      	str	r4, [r0, #4]
 80098ba:	6084      	str	r4, [r0, #8]
 80098bc:	6004      	str	r4, [r0, #0]
 80098be:	60c4      	str	r4, [r0, #12]
 80098c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098c2:	689c      	ldr	r4, [r3, #8]
 80098c4:	9301      	str	r3, [sp, #4]
 80098c6:	2c00      	cmp	r4, #0
 80098c8:	d108      	bne.n	80098dc <__pow5mult+0x68>
 80098ca:	0038      	movs	r0, r7
 80098cc:	4916      	ldr	r1, [pc, #88]	; (8009928 <__pow5mult+0xb4>)
 80098ce:	f7ff ff0b 	bl	80096e8 <__i2b>
 80098d2:	9b01      	ldr	r3, [sp, #4]
 80098d4:	0004      	movs	r4, r0
 80098d6:	6098      	str	r0, [r3, #8]
 80098d8:	2300      	movs	r3, #0
 80098da:	6003      	str	r3, [r0, #0]
 80098dc:	2301      	movs	r3, #1
 80098de:	421d      	tst	r5, r3
 80098e0:	d00a      	beq.n	80098f8 <__pow5mult+0x84>
 80098e2:	0031      	movs	r1, r6
 80098e4:	0022      	movs	r2, r4
 80098e6:	0038      	movs	r0, r7
 80098e8:	f7ff ff14 	bl	8009714 <__multiply>
 80098ec:	0031      	movs	r1, r6
 80098ee:	9001      	str	r0, [sp, #4]
 80098f0:	0038      	movs	r0, r7
 80098f2:	f7ff fdfd 	bl	80094f0 <_Bfree>
 80098f6:	9e01      	ldr	r6, [sp, #4]
 80098f8:	106d      	asrs	r5, r5, #1
 80098fa:	d00c      	beq.n	8009916 <__pow5mult+0xa2>
 80098fc:	6820      	ldr	r0, [r4, #0]
 80098fe:	2800      	cmp	r0, #0
 8009900:	d107      	bne.n	8009912 <__pow5mult+0x9e>
 8009902:	0022      	movs	r2, r4
 8009904:	0021      	movs	r1, r4
 8009906:	0038      	movs	r0, r7
 8009908:	f7ff ff04 	bl	8009714 <__multiply>
 800990c:	2300      	movs	r3, #0
 800990e:	6020      	str	r0, [r4, #0]
 8009910:	6003      	str	r3, [r0, #0]
 8009912:	0004      	movs	r4, r0
 8009914:	e7e2      	b.n	80098dc <__pow5mult+0x68>
 8009916:	0030      	movs	r0, r6
 8009918:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800991a:	46c0      	nop			; (mov r8, r8)
 800991c:	0800b488 	.word	0x0800b488
 8009920:	0800b23e 	.word	0x0800b23e
 8009924:	0800b33c 	.word	0x0800b33c
 8009928:	00000271 	.word	0x00000271

0800992c <__lshift>:
 800992c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800992e:	000c      	movs	r4, r1
 8009930:	0017      	movs	r7, r2
 8009932:	6923      	ldr	r3, [r4, #16]
 8009934:	1155      	asrs	r5, r2, #5
 8009936:	b087      	sub	sp, #28
 8009938:	18eb      	adds	r3, r5, r3
 800993a:	9302      	str	r3, [sp, #8]
 800993c:	3301      	adds	r3, #1
 800993e:	9301      	str	r3, [sp, #4]
 8009940:	6849      	ldr	r1, [r1, #4]
 8009942:	68a3      	ldr	r3, [r4, #8]
 8009944:	9004      	str	r0, [sp, #16]
 8009946:	9a01      	ldr	r2, [sp, #4]
 8009948:	4293      	cmp	r3, r2
 800994a:	db10      	blt.n	800996e <__lshift+0x42>
 800994c:	9804      	ldr	r0, [sp, #16]
 800994e:	f7ff fd8b 	bl	8009468 <_Balloc>
 8009952:	2300      	movs	r3, #0
 8009954:	0002      	movs	r2, r0
 8009956:	0006      	movs	r6, r0
 8009958:	0019      	movs	r1, r3
 800995a:	3214      	adds	r2, #20
 800995c:	4298      	cmp	r0, r3
 800995e:	d10c      	bne.n	800997a <__lshift+0x4e>
 8009960:	21da      	movs	r1, #218	; 0xda
 8009962:	0002      	movs	r2, r0
 8009964:	4b26      	ldr	r3, [pc, #152]	; (8009a00 <__lshift+0xd4>)
 8009966:	4827      	ldr	r0, [pc, #156]	; (8009a04 <__lshift+0xd8>)
 8009968:	31ff      	adds	r1, #255	; 0xff
 800996a:	f000 fcef 	bl	800a34c <__assert_func>
 800996e:	3101      	adds	r1, #1
 8009970:	005b      	lsls	r3, r3, #1
 8009972:	e7e8      	b.n	8009946 <__lshift+0x1a>
 8009974:	0098      	lsls	r0, r3, #2
 8009976:	5011      	str	r1, [r2, r0]
 8009978:	3301      	adds	r3, #1
 800997a:	42ab      	cmp	r3, r5
 800997c:	dbfa      	blt.n	8009974 <__lshift+0x48>
 800997e:	43eb      	mvns	r3, r5
 8009980:	17db      	asrs	r3, r3, #31
 8009982:	401d      	ands	r5, r3
 8009984:	211f      	movs	r1, #31
 8009986:	0023      	movs	r3, r4
 8009988:	0038      	movs	r0, r7
 800998a:	00ad      	lsls	r5, r5, #2
 800998c:	1955      	adds	r5, r2, r5
 800998e:	6922      	ldr	r2, [r4, #16]
 8009990:	3314      	adds	r3, #20
 8009992:	0092      	lsls	r2, r2, #2
 8009994:	4008      	ands	r0, r1
 8009996:	4684      	mov	ip, r0
 8009998:	189a      	adds	r2, r3, r2
 800999a:	420f      	tst	r7, r1
 800999c:	d02a      	beq.n	80099f4 <__lshift+0xc8>
 800999e:	3101      	adds	r1, #1
 80099a0:	1a09      	subs	r1, r1, r0
 80099a2:	9105      	str	r1, [sp, #20]
 80099a4:	2100      	movs	r1, #0
 80099a6:	9503      	str	r5, [sp, #12]
 80099a8:	4667      	mov	r7, ip
 80099aa:	6818      	ldr	r0, [r3, #0]
 80099ac:	40b8      	lsls	r0, r7
 80099ae:	4301      	orrs	r1, r0
 80099b0:	9803      	ldr	r0, [sp, #12]
 80099b2:	c002      	stmia	r0!, {r1}
 80099b4:	cb02      	ldmia	r3!, {r1}
 80099b6:	9003      	str	r0, [sp, #12]
 80099b8:	9805      	ldr	r0, [sp, #20]
 80099ba:	40c1      	lsrs	r1, r0
 80099bc:	429a      	cmp	r2, r3
 80099be:	d8f3      	bhi.n	80099a8 <__lshift+0x7c>
 80099c0:	0020      	movs	r0, r4
 80099c2:	3015      	adds	r0, #21
 80099c4:	2304      	movs	r3, #4
 80099c6:	4282      	cmp	r2, r0
 80099c8:	d304      	bcc.n	80099d4 <__lshift+0xa8>
 80099ca:	1b13      	subs	r3, r2, r4
 80099cc:	3b15      	subs	r3, #21
 80099ce:	089b      	lsrs	r3, r3, #2
 80099d0:	3301      	adds	r3, #1
 80099d2:	009b      	lsls	r3, r3, #2
 80099d4:	50e9      	str	r1, [r5, r3]
 80099d6:	2900      	cmp	r1, #0
 80099d8:	d002      	beq.n	80099e0 <__lshift+0xb4>
 80099da:	9b02      	ldr	r3, [sp, #8]
 80099dc:	3302      	adds	r3, #2
 80099de:	9301      	str	r3, [sp, #4]
 80099e0:	9b01      	ldr	r3, [sp, #4]
 80099e2:	9804      	ldr	r0, [sp, #16]
 80099e4:	3b01      	subs	r3, #1
 80099e6:	0021      	movs	r1, r4
 80099e8:	6133      	str	r3, [r6, #16]
 80099ea:	f7ff fd81 	bl	80094f0 <_Bfree>
 80099ee:	0030      	movs	r0, r6
 80099f0:	b007      	add	sp, #28
 80099f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80099f4:	cb02      	ldmia	r3!, {r1}
 80099f6:	c502      	stmia	r5!, {r1}
 80099f8:	429a      	cmp	r2, r3
 80099fa:	d8fb      	bhi.n	80099f4 <__lshift+0xc8>
 80099fc:	e7f0      	b.n	80099e0 <__lshift+0xb4>
 80099fe:	46c0      	nop			; (mov r8, r8)
 8009a00:	0800b2b0 	.word	0x0800b2b0
 8009a04:	0800b33c 	.word	0x0800b33c

08009a08 <__mcmp>:
 8009a08:	6902      	ldr	r2, [r0, #16]
 8009a0a:	690b      	ldr	r3, [r1, #16]
 8009a0c:	b530      	push	{r4, r5, lr}
 8009a0e:	0004      	movs	r4, r0
 8009a10:	1ad0      	subs	r0, r2, r3
 8009a12:	429a      	cmp	r2, r3
 8009a14:	d10d      	bne.n	8009a32 <__mcmp+0x2a>
 8009a16:	009b      	lsls	r3, r3, #2
 8009a18:	3414      	adds	r4, #20
 8009a1a:	3114      	adds	r1, #20
 8009a1c:	18e2      	adds	r2, r4, r3
 8009a1e:	18c9      	adds	r1, r1, r3
 8009a20:	3a04      	subs	r2, #4
 8009a22:	3904      	subs	r1, #4
 8009a24:	6815      	ldr	r5, [r2, #0]
 8009a26:	680b      	ldr	r3, [r1, #0]
 8009a28:	429d      	cmp	r5, r3
 8009a2a:	d003      	beq.n	8009a34 <__mcmp+0x2c>
 8009a2c:	2001      	movs	r0, #1
 8009a2e:	429d      	cmp	r5, r3
 8009a30:	d303      	bcc.n	8009a3a <__mcmp+0x32>
 8009a32:	bd30      	pop	{r4, r5, pc}
 8009a34:	4294      	cmp	r4, r2
 8009a36:	d3f3      	bcc.n	8009a20 <__mcmp+0x18>
 8009a38:	e7fb      	b.n	8009a32 <__mcmp+0x2a>
 8009a3a:	4240      	negs	r0, r0
 8009a3c:	e7f9      	b.n	8009a32 <__mcmp+0x2a>
	...

08009a40 <__mdiff>:
 8009a40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009a42:	000e      	movs	r6, r1
 8009a44:	0007      	movs	r7, r0
 8009a46:	0011      	movs	r1, r2
 8009a48:	0030      	movs	r0, r6
 8009a4a:	b087      	sub	sp, #28
 8009a4c:	0014      	movs	r4, r2
 8009a4e:	f7ff ffdb 	bl	8009a08 <__mcmp>
 8009a52:	1e05      	subs	r5, r0, #0
 8009a54:	d110      	bne.n	8009a78 <__mdiff+0x38>
 8009a56:	0001      	movs	r1, r0
 8009a58:	0038      	movs	r0, r7
 8009a5a:	f7ff fd05 	bl	8009468 <_Balloc>
 8009a5e:	1e02      	subs	r2, r0, #0
 8009a60:	d104      	bne.n	8009a6c <__mdiff+0x2c>
 8009a62:	4b40      	ldr	r3, [pc, #256]	; (8009b64 <__mdiff+0x124>)
 8009a64:	4940      	ldr	r1, [pc, #256]	; (8009b68 <__mdiff+0x128>)
 8009a66:	4841      	ldr	r0, [pc, #260]	; (8009b6c <__mdiff+0x12c>)
 8009a68:	f000 fc70 	bl	800a34c <__assert_func>
 8009a6c:	2301      	movs	r3, #1
 8009a6e:	6145      	str	r5, [r0, #20]
 8009a70:	6103      	str	r3, [r0, #16]
 8009a72:	0010      	movs	r0, r2
 8009a74:	b007      	add	sp, #28
 8009a76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a78:	2301      	movs	r3, #1
 8009a7a:	9301      	str	r3, [sp, #4]
 8009a7c:	2800      	cmp	r0, #0
 8009a7e:	db04      	blt.n	8009a8a <__mdiff+0x4a>
 8009a80:	0023      	movs	r3, r4
 8009a82:	0034      	movs	r4, r6
 8009a84:	001e      	movs	r6, r3
 8009a86:	2300      	movs	r3, #0
 8009a88:	9301      	str	r3, [sp, #4]
 8009a8a:	0038      	movs	r0, r7
 8009a8c:	6861      	ldr	r1, [r4, #4]
 8009a8e:	f7ff fceb 	bl	8009468 <_Balloc>
 8009a92:	1e02      	subs	r2, r0, #0
 8009a94:	d103      	bne.n	8009a9e <__mdiff+0x5e>
 8009a96:	2190      	movs	r1, #144	; 0x90
 8009a98:	4b32      	ldr	r3, [pc, #200]	; (8009b64 <__mdiff+0x124>)
 8009a9a:	0089      	lsls	r1, r1, #2
 8009a9c:	e7e3      	b.n	8009a66 <__mdiff+0x26>
 8009a9e:	9b01      	ldr	r3, [sp, #4]
 8009aa0:	2700      	movs	r7, #0
 8009aa2:	60c3      	str	r3, [r0, #12]
 8009aa4:	6920      	ldr	r0, [r4, #16]
 8009aa6:	3414      	adds	r4, #20
 8009aa8:	9401      	str	r4, [sp, #4]
 8009aaa:	9b01      	ldr	r3, [sp, #4]
 8009aac:	0084      	lsls	r4, r0, #2
 8009aae:	191b      	adds	r3, r3, r4
 8009ab0:	0034      	movs	r4, r6
 8009ab2:	9302      	str	r3, [sp, #8]
 8009ab4:	6933      	ldr	r3, [r6, #16]
 8009ab6:	3414      	adds	r4, #20
 8009ab8:	0099      	lsls	r1, r3, #2
 8009aba:	1863      	adds	r3, r4, r1
 8009abc:	9303      	str	r3, [sp, #12]
 8009abe:	0013      	movs	r3, r2
 8009ac0:	3314      	adds	r3, #20
 8009ac2:	469c      	mov	ip, r3
 8009ac4:	9305      	str	r3, [sp, #20]
 8009ac6:	9b01      	ldr	r3, [sp, #4]
 8009ac8:	9304      	str	r3, [sp, #16]
 8009aca:	9b04      	ldr	r3, [sp, #16]
 8009acc:	cc02      	ldmia	r4!, {r1}
 8009ace:	cb20      	ldmia	r3!, {r5}
 8009ad0:	9304      	str	r3, [sp, #16]
 8009ad2:	b2ab      	uxth	r3, r5
 8009ad4:	19df      	adds	r7, r3, r7
 8009ad6:	b28b      	uxth	r3, r1
 8009ad8:	1afb      	subs	r3, r7, r3
 8009ada:	0c09      	lsrs	r1, r1, #16
 8009adc:	0c2d      	lsrs	r5, r5, #16
 8009ade:	1a6d      	subs	r5, r5, r1
 8009ae0:	1419      	asrs	r1, r3, #16
 8009ae2:	186d      	adds	r5, r5, r1
 8009ae4:	4661      	mov	r1, ip
 8009ae6:	142f      	asrs	r7, r5, #16
 8009ae8:	b29b      	uxth	r3, r3
 8009aea:	042d      	lsls	r5, r5, #16
 8009aec:	432b      	orrs	r3, r5
 8009aee:	c108      	stmia	r1!, {r3}
 8009af0:	9b03      	ldr	r3, [sp, #12]
 8009af2:	468c      	mov	ip, r1
 8009af4:	42a3      	cmp	r3, r4
 8009af6:	d8e8      	bhi.n	8009aca <__mdiff+0x8a>
 8009af8:	0031      	movs	r1, r6
 8009afa:	9c03      	ldr	r4, [sp, #12]
 8009afc:	3115      	adds	r1, #21
 8009afe:	2304      	movs	r3, #4
 8009b00:	428c      	cmp	r4, r1
 8009b02:	d304      	bcc.n	8009b0e <__mdiff+0xce>
 8009b04:	1ba3      	subs	r3, r4, r6
 8009b06:	3b15      	subs	r3, #21
 8009b08:	089b      	lsrs	r3, r3, #2
 8009b0a:	3301      	adds	r3, #1
 8009b0c:	009b      	lsls	r3, r3, #2
 8009b0e:	9901      	ldr	r1, [sp, #4]
 8009b10:	18cc      	adds	r4, r1, r3
 8009b12:	9905      	ldr	r1, [sp, #20]
 8009b14:	0026      	movs	r6, r4
 8009b16:	18cb      	adds	r3, r1, r3
 8009b18:	469c      	mov	ip, r3
 8009b1a:	9902      	ldr	r1, [sp, #8]
 8009b1c:	428e      	cmp	r6, r1
 8009b1e:	d310      	bcc.n	8009b42 <__mdiff+0x102>
 8009b20:	9e02      	ldr	r6, [sp, #8]
 8009b22:	1ee1      	subs	r1, r4, #3
 8009b24:	2500      	movs	r5, #0
 8009b26:	428e      	cmp	r6, r1
 8009b28:	d304      	bcc.n	8009b34 <__mdiff+0xf4>
 8009b2a:	0031      	movs	r1, r6
 8009b2c:	3103      	adds	r1, #3
 8009b2e:	1b0c      	subs	r4, r1, r4
 8009b30:	08a4      	lsrs	r4, r4, #2
 8009b32:	00a5      	lsls	r5, r4, #2
 8009b34:	195b      	adds	r3, r3, r5
 8009b36:	3b04      	subs	r3, #4
 8009b38:	6819      	ldr	r1, [r3, #0]
 8009b3a:	2900      	cmp	r1, #0
 8009b3c:	d00f      	beq.n	8009b5e <__mdiff+0x11e>
 8009b3e:	6110      	str	r0, [r2, #16]
 8009b40:	e797      	b.n	8009a72 <__mdiff+0x32>
 8009b42:	ce02      	ldmia	r6!, {r1}
 8009b44:	b28d      	uxth	r5, r1
 8009b46:	19ed      	adds	r5, r5, r7
 8009b48:	0c0f      	lsrs	r7, r1, #16
 8009b4a:	1429      	asrs	r1, r5, #16
 8009b4c:	1879      	adds	r1, r7, r1
 8009b4e:	140f      	asrs	r7, r1, #16
 8009b50:	b2ad      	uxth	r5, r5
 8009b52:	0409      	lsls	r1, r1, #16
 8009b54:	430d      	orrs	r5, r1
 8009b56:	4661      	mov	r1, ip
 8009b58:	c120      	stmia	r1!, {r5}
 8009b5a:	468c      	mov	ip, r1
 8009b5c:	e7dd      	b.n	8009b1a <__mdiff+0xda>
 8009b5e:	3801      	subs	r0, #1
 8009b60:	e7e9      	b.n	8009b36 <__mdiff+0xf6>
 8009b62:	46c0      	nop			; (mov r8, r8)
 8009b64:	0800b2b0 	.word	0x0800b2b0
 8009b68:	00000232 	.word	0x00000232
 8009b6c:	0800b33c 	.word	0x0800b33c

08009b70 <__ulp>:
 8009b70:	4b0f      	ldr	r3, [pc, #60]	; (8009bb0 <__ulp+0x40>)
 8009b72:	4019      	ands	r1, r3
 8009b74:	4b0f      	ldr	r3, [pc, #60]	; (8009bb4 <__ulp+0x44>)
 8009b76:	18c9      	adds	r1, r1, r3
 8009b78:	2900      	cmp	r1, #0
 8009b7a:	dd04      	ble.n	8009b86 <__ulp+0x16>
 8009b7c:	2200      	movs	r2, #0
 8009b7e:	000b      	movs	r3, r1
 8009b80:	0010      	movs	r0, r2
 8009b82:	0019      	movs	r1, r3
 8009b84:	4770      	bx	lr
 8009b86:	4249      	negs	r1, r1
 8009b88:	2200      	movs	r2, #0
 8009b8a:	2300      	movs	r3, #0
 8009b8c:	1509      	asrs	r1, r1, #20
 8009b8e:	2913      	cmp	r1, #19
 8009b90:	dc04      	bgt.n	8009b9c <__ulp+0x2c>
 8009b92:	2080      	movs	r0, #128	; 0x80
 8009b94:	0300      	lsls	r0, r0, #12
 8009b96:	4108      	asrs	r0, r1
 8009b98:	0003      	movs	r3, r0
 8009b9a:	e7f1      	b.n	8009b80 <__ulp+0x10>
 8009b9c:	3914      	subs	r1, #20
 8009b9e:	2001      	movs	r0, #1
 8009ba0:	291e      	cmp	r1, #30
 8009ba2:	dc02      	bgt.n	8009baa <__ulp+0x3a>
 8009ba4:	2080      	movs	r0, #128	; 0x80
 8009ba6:	0600      	lsls	r0, r0, #24
 8009ba8:	40c8      	lsrs	r0, r1
 8009baa:	0002      	movs	r2, r0
 8009bac:	e7e8      	b.n	8009b80 <__ulp+0x10>
 8009bae:	46c0      	nop			; (mov r8, r8)
 8009bb0:	7ff00000 	.word	0x7ff00000
 8009bb4:	fcc00000 	.word	0xfcc00000

08009bb8 <__b2d>:
 8009bb8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009bba:	0006      	movs	r6, r0
 8009bbc:	6903      	ldr	r3, [r0, #16]
 8009bbe:	3614      	adds	r6, #20
 8009bc0:	009b      	lsls	r3, r3, #2
 8009bc2:	18f3      	adds	r3, r6, r3
 8009bc4:	1f1d      	subs	r5, r3, #4
 8009bc6:	682c      	ldr	r4, [r5, #0]
 8009bc8:	000f      	movs	r7, r1
 8009bca:	0020      	movs	r0, r4
 8009bcc:	9301      	str	r3, [sp, #4]
 8009bce:	f7ff fd43 	bl	8009658 <__hi0bits>
 8009bd2:	2320      	movs	r3, #32
 8009bd4:	1a1b      	subs	r3, r3, r0
 8009bd6:	491f      	ldr	r1, [pc, #124]	; (8009c54 <__b2d+0x9c>)
 8009bd8:	603b      	str	r3, [r7, #0]
 8009bda:	280a      	cmp	r0, #10
 8009bdc:	dc16      	bgt.n	8009c0c <__b2d+0x54>
 8009bde:	230b      	movs	r3, #11
 8009be0:	0027      	movs	r7, r4
 8009be2:	1a1b      	subs	r3, r3, r0
 8009be4:	40df      	lsrs	r7, r3
 8009be6:	4339      	orrs	r1, r7
 8009be8:	469c      	mov	ip, r3
 8009bea:	000b      	movs	r3, r1
 8009bec:	2100      	movs	r1, #0
 8009bee:	42ae      	cmp	r6, r5
 8009bf0:	d202      	bcs.n	8009bf8 <__b2d+0x40>
 8009bf2:	9901      	ldr	r1, [sp, #4]
 8009bf4:	3908      	subs	r1, #8
 8009bf6:	6809      	ldr	r1, [r1, #0]
 8009bf8:	3015      	adds	r0, #21
 8009bfa:	4084      	lsls	r4, r0
 8009bfc:	4660      	mov	r0, ip
 8009bfe:	40c1      	lsrs	r1, r0
 8009c00:	430c      	orrs	r4, r1
 8009c02:	0022      	movs	r2, r4
 8009c04:	0010      	movs	r0, r2
 8009c06:	0019      	movs	r1, r3
 8009c08:	b003      	add	sp, #12
 8009c0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c0c:	2700      	movs	r7, #0
 8009c0e:	42ae      	cmp	r6, r5
 8009c10:	d202      	bcs.n	8009c18 <__b2d+0x60>
 8009c12:	9d01      	ldr	r5, [sp, #4]
 8009c14:	3d08      	subs	r5, #8
 8009c16:	682f      	ldr	r7, [r5, #0]
 8009c18:	230b      	movs	r3, #11
 8009c1a:	425b      	negs	r3, r3
 8009c1c:	469c      	mov	ip, r3
 8009c1e:	4484      	add	ip, r0
 8009c20:	280b      	cmp	r0, #11
 8009c22:	d013      	beq.n	8009c4c <__b2d+0x94>
 8009c24:	4663      	mov	r3, ip
 8009c26:	2020      	movs	r0, #32
 8009c28:	409c      	lsls	r4, r3
 8009c2a:	1ac0      	subs	r0, r0, r3
 8009c2c:	003b      	movs	r3, r7
 8009c2e:	40c3      	lsrs	r3, r0
 8009c30:	431c      	orrs	r4, r3
 8009c32:	4321      	orrs	r1, r4
 8009c34:	000b      	movs	r3, r1
 8009c36:	2100      	movs	r1, #0
 8009c38:	42b5      	cmp	r5, r6
 8009c3a:	d901      	bls.n	8009c40 <__b2d+0x88>
 8009c3c:	3d04      	subs	r5, #4
 8009c3e:	6829      	ldr	r1, [r5, #0]
 8009c40:	4664      	mov	r4, ip
 8009c42:	40c1      	lsrs	r1, r0
 8009c44:	40a7      	lsls	r7, r4
 8009c46:	430f      	orrs	r7, r1
 8009c48:	003a      	movs	r2, r7
 8009c4a:	e7db      	b.n	8009c04 <__b2d+0x4c>
 8009c4c:	4321      	orrs	r1, r4
 8009c4e:	000b      	movs	r3, r1
 8009c50:	e7fa      	b.n	8009c48 <__b2d+0x90>
 8009c52:	46c0      	nop			; (mov r8, r8)
 8009c54:	3ff00000 	.word	0x3ff00000

08009c58 <__d2b>:
 8009c58:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009c5a:	2101      	movs	r1, #1
 8009c5c:	0014      	movs	r4, r2
 8009c5e:	001e      	movs	r6, r3
 8009c60:	9f08      	ldr	r7, [sp, #32]
 8009c62:	f7ff fc01 	bl	8009468 <_Balloc>
 8009c66:	1e05      	subs	r5, r0, #0
 8009c68:	d105      	bne.n	8009c76 <__d2b+0x1e>
 8009c6a:	0002      	movs	r2, r0
 8009c6c:	4b26      	ldr	r3, [pc, #152]	; (8009d08 <__d2b+0xb0>)
 8009c6e:	4927      	ldr	r1, [pc, #156]	; (8009d0c <__d2b+0xb4>)
 8009c70:	4827      	ldr	r0, [pc, #156]	; (8009d10 <__d2b+0xb8>)
 8009c72:	f000 fb6b 	bl	800a34c <__assert_func>
 8009c76:	0333      	lsls	r3, r6, #12
 8009c78:	0076      	lsls	r6, r6, #1
 8009c7a:	0b1b      	lsrs	r3, r3, #12
 8009c7c:	0d76      	lsrs	r6, r6, #21
 8009c7e:	d124      	bne.n	8009cca <__d2b+0x72>
 8009c80:	9301      	str	r3, [sp, #4]
 8009c82:	2c00      	cmp	r4, #0
 8009c84:	d027      	beq.n	8009cd6 <__d2b+0x7e>
 8009c86:	4668      	mov	r0, sp
 8009c88:	9400      	str	r4, [sp, #0]
 8009c8a:	f7ff fcff 	bl	800968c <__lo0bits>
 8009c8e:	9c00      	ldr	r4, [sp, #0]
 8009c90:	2800      	cmp	r0, #0
 8009c92:	d01e      	beq.n	8009cd2 <__d2b+0x7a>
 8009c94:	9b01      	ldr	r3, [sp, #4]
 8009c96:	2120      	movs	r1, #32
 8009c98:	001a      	movs	r2, r3
 8009c9a:	1a09      	subs	r1, r1, r0
 8009c9c:	408a      	lsls	r2, r1
 8009c9e:	40c3      	lsrs	r3, r0
 8009ca0:	4322      	orrs	r2, r4
 8009ca2:	616a      	str	r2, [r5, #20]
 8009ca4:	9301      	str	r3, [sp, #4]
 8009ca6:	9c01      	ldr	r4, [sp, #4]
 8009ca8:	61ac      	str	r4, [r5, #24]
 8009caa:	1e63      	subs	r3, r4, #1
 8009cac:	419c      	sbcs	r4, r3
 8009cae:	3401      	adds	r4, #1
 8009cb0:	612c      	str	r4, [r5, #16]
 8009cb2:	2e00      	cmp	r6, #0
 8009cb4:	d018      	beq.n	8009ce8 <__d2b+0x90>
 8009cb6:	4b17      	ldr	r3, [pc, #92]	; (8009d14 <__d2b+0xbc>)
 8009cb8:	18f6      	adds	r6, r6, r3
 8009cba:	2335      	movs	r3, #53	; 0x35
 8009cbc:	1836      	adds	r6, r6, r0
 8009cbe:	1a18      	subs	r0, r3, r0
 8009cc0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009cc2:	603e      	str	r6, [r7, #0]
 8009cc4:	6018      	str	r0, [r3, #0]
 8009cc6:	0028      	movs	r0, r5
 8009cc8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009cca:	2280      	movs	r2, #128	; 0x80
 8009ccc:	0352      	lsls	r2, r2, #13
 8009cce:	4313      	orrs	r3, r2
 8009cd0:	e7d6      	b.n	8009c80 <__d2b+0x28>
 8009cd2:	616c      	str	r4, [r5, #20]
 8009cd4:	e7e7      	b.n	8009ca6 <__d2b+0x4e>
 8009cd6:	a801      	add	r0, sp, #4
 8009cd8:	f7ff fcd8 	bl	800968c <__lo0bits>
 8009cdc:	2401      	movs	r4, #1
 8009cde:	9b01      	ldr	r3, [sp, #4]
 8009ce0:	612c      	str	r4, [r5, #16]
 8009ce2:	616b      	str	r3, [r5, #20]
 8009ce4:	3020      	adds	r0, #32
 8009ce6:	e7e4      	b.n	8009cb2 <__d2b+0x5a>
 8009ce8:	4b0b      	ldr	r3, [pc, #44]	; (8009d18 <__d2b+0xc0>)
 8009cea:	18c0      	adds	r0, r0, r3
 8009cec:	4b0b      	ldr	r3, [pc, #44]	; (8009d1c <__d2b+0xc4>)
 8009cee:	6038      	str	r0, [r7, #0]
 8009cf0:	18e3      	adds	r3, r4, r3
 8009cf2:	009b      	lsls	r3, r3, #2
 8009cf4:	18eb      	adds	r3, r5, r3
 8009cf6:	6958      	ldr	r0, [r3, #20]
 8009cf8:	f7ff fcae 	bl	8009658 <__hi0bits>
 8009cfc:	0164      	lsls	r4, r4, #5
 8009cfe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d00:	1a24      	subs	r4, r4, r0
 8009d02:	601c      	str	r4, [r3, #0]
 8009d04:	e7df      	b.n	8009cc6 <__d2b+0x6e>
 8009d06:	46c0      	nop			; (mov r8, r8)
 8009d08:	0800b2b0 	.word	0x0800b2b0
 8009d0c:	0000030a 	.word	0x0000030a
 8009d10:	0800b33c 	.word	0x0800b33c
 8009d14:	fffffbcd 	.word	0xfffffbcd
 8009d18:	fffffbce 	.word	0xfffffbce
 8009d1c:	3fffffff 	.word	0x3fffffff

08009d20 <__ratio>:
 8009d20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009d22:	b087      	sub	sp, #28
 8009d24:	000f      	movs	r7, r1
 8009d26:	a904      	add	r1, sp, #16
 8009d28:	0006      	movs	r6, r0
 8009d2a:	f7ff ff45 	bl	8009bb8 <__b2d>
 8009d2e:	9000      	str	r0, [sp, #0]
 8009d30:	9101      	str	r1, [sp, #4]
 8009d32:	9c00      	ldr	r4, [sp, #0]
 8009d34:	9d01      	ldr	r5, [sp, #4]
 8009d36:	0038      	movs	r0, r7
 8009d38:	a905      	add	r1, sp, #20
 8009d3a:	f7ff ff3d 	bl	8009bb8 <__b2d>
 8009d3e:	9002      	str	r0, [sp, #8]
 8009d40:	9103      	str	r1, [sp, #12]
 8009d42:	9a02      	ldr	r2, [sp, #8]
 8009d44:	9b03      	ldr	r3, [sp, #12]
 8009d46:	6931      	ldr	r1, [r6, #16]
 8009d48:	6938      	ldr	r0, [r7, #16]
 8009d4a:	9e05      	ldr	r6, [sp, #20]
 8009d4c:	1a08      	subs	r0, r1, r0
 8009d4e:	9904      	ldr	r1, [sp, #16]
 8009d50:	0140      	lsls	r0, r0, #5
 8009d52:	1b89      	subs	r1, r1, r6
 8009d54:	1841      	adds	r1, r0, r1
 8009d56:	0508      	lsls	r0, r1, #20
 8009d58:	2900      	cmp	r1, #0
 8009d5a:	dd07      	ble.n	8009d6c <__ratio+0x4c>
 8009d5c:	9901      	ldr	r1, [sp, #4]
 8009d5e:	1845      	adds	r5, r0, r1
 8009d60:	0020      	movs	r0, r4
 8009d62:	0029      	movs	r1, r5
 8009d64:	f7f7 f99c 	bl	80010a0 <__aeabi_ddiv>
 8009d68:	b007      	add	sp, #28
 8009d6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009d6c:	9903      	ldr	r1, [sp, #12]
 8009d6e:	1a0b      	subs	r3, r1, r0
 8009d70:	e7f6      	b.n	8009d60 <__ratio+0x40>

08009d72 <__copybits>:
 8009d72:	b570      	push	{r4, r5, r6, lr}
 8009d74:	0014      	movs	r4, r2
 8009d76:	0005      	movs	r5, r0
 8009d78:	3901      	subs	r1, #1
 8009d7a:	6913      	ldr	r3, [r2, #16]
 8009d7c:	1149      	asrs	r1, r1, #5
 8009d7e:	3101      	adds	r1, #1
 8009d80:	0089      	lsls	r1, r1, #2
 8009d82:	3414      	adds	r4, #20
 8009d84:	009b      	lsls	r3, r3, #2
 8009d86:	1841      	adds	r1, r0, r1
 8009d88:	18e3      	adds	r3, r4, r3
 8009d8a:	42a3      	cmp	r3, r4
 8009d8c:	d80d      	bhi.n	8009daa <__copybits+0x38>
 8009d8e:	0014      	movs	r4, r2
 8009d90:	3411      	adds	r4, #17
 8009d92:	2500      	movs	r5, #0
 8009d94:	429c      	cmp	r4, r3
 8009d96:	d803      	bhi.n	8009da0 <__copybits+0x2e>
 8009d98:	1a9b      	subs	r3, r3, r2
 8009d9a:	3b11      	subs	r3, #17
 8009d9c:	089b      	lsrs	r3, r3, #2
 8009d9e:	009d      	lsls	r5, r3, #2
 8009da0:	2300      	movs	r3, #0
 8009da2:	1940      	adds	r0, r0, r5
 8009da4:	4281      	cmp	r1, r0
 8009da6:	d803      	bhi.n	8009db0 <__copybits+0x3e>
 8009da8:	bd70      	pop	{r4, r5, r6, pc}
 8009daa:	cc40      	ldmia	r4!, {r6}
 8009dac:	c540      	stmia	r5!, {r6}
 8009dae:	e7ec      	b.n	8009d8a <__copybits+0x18>
 8009db0:	c008      	stmia	r0!, {r3}
 8009db2:	e7f7      	b.n	8009da4 <__copybits+0x32>

08009db4 <__any_on>:
 8009db4:	0002      	movs	r2, r0
 8009db6:	6900      	ldr	r0, [r0, #16]
 8009db8:	b510      	push	{r4, lr}
 8009dba:	3214      	adds	r2, #20
 8009dbc:	114b      	asrs	r3, r1, #5
 8009dbe:	4298      	cmp	r0, r3
 8009dc0:	db13      	blt.n	8009dea <__any_on+0x36>
 8009dc2:	dd0c      	ble.n	8009dde <__any_on+0x2a>
 8009dc4:	241f      	movs	r4, #31
 8009dc6:	0008      	movs	r0, r1
 8009dc8:	4020      	ands	r0, r4
 8009dca:	4221      	tst	r1, r4
 8009dcc:	d007      	beq.n	8009dde <__any_on+0x2a>
 8009dce:	0099      	lsls	r1, r3, #2
 8009dd0:	588c      	ldr	r4, [r1, r2]
 8009dd2:	0021      	movs	r1, r4
 8009dd4:	40c1      	lsrs	r1, r0
 8009dd6:	4081      	lsls	r1, r0
 8009dd8:	2001      	movs	r0, #1
 8009dda:	428c      	cmp	r4, r1
 8009ddc:	d104      	bne.n	8009de8 <__any_on+0x34>
 8009dde:	009b      	lsls	r3, r3, #2
 8009de0:	18d3      	adds	r3, r2, r3
 8009de2:	4293      	cmp	r3, r2
 8009de4:	d803      	bhi.n	8009dee <__any_on+0x3a>
 8009de6:	2000      	movs	r0, #0
 8009de8:	bd10      	pop	{r4, pc}
 8009dea:	0003      	movs	r3, r0
 8009dec:	e7f7      	b.n	8009dde <__any_on+0x2a>
 8009dee:	3b04      	subs	r3, #4
 8009df0:	6819      	ldr	r1, [r3, #0]
 8009df2:	2900      	cmp	r1, #0
 8009df4:	d0f5      	beq.n	8009de2 <__any_on+0x2e>
 8009df6:	2001      	movs	r0, #1
 8009df8:	e7f6      	b.n	8009de8 <__any_on+0x34>

08009dfa <_calloc_r>:
 8009dfa:	b570      	push	{r4, r5, r6, lr}
 8009dfc:	0c13      	lsrs	r3, r2, #16
 8009dfe:	0c0d      	lsrs	r5, r1, #16
 8009e00:	d11e      	bne.n	8009e40 <_calloc_r+0x46>
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d10c      	bne.n	8009e20 <_calloc_r+0x26>
 8009e06:	b289      	uxth	r1, r1
 8009e08:	b294      	uxth	r4, r2
 8009e0a:	434c      	muls	r4, r1
 8009e0c:	0021      	movs	r1, r4
 8009e0e:	f000 f88d 	bl	8009f2c <_malloc_r>
 8009e12:	1e05      	subs	r5, r0, #0
 8009e14:	d01b      	beq.n	8009e4e <_calloc_r+0x54>
 8009e16:	0022      	movs	r2, r4
 8009e18:	2100      	movs	r1, #0
 8009e1a:	f7fc fb6f 	bl	80064fc <memset>
 8009e1e:	e016      	b.n	8009e4e <_calloc_r+0x54>
 8009e20:	1c1d      	adds	r5, r3, #0
 8009e22:	1c0b      	adds	r3, r1, #0
 8009e24:	b292      	uxth	r2, r2
 8009e26:	b289      	uxth	r1, r1
 8009e28:	b29c      	uxth	r4, r3
 8009e2a:	4351      	muls	r1, r2
 8009e2c:	b2ab      	uxth	r3, r5
 8009e2e:	4363      	muls	r3, r4
 8009e30:	0c0c      	lsrs	r4, r1, #16
 8009e32:	191c      	adds	r4, r3, r4
 8009e34:	0c22      	lsrs	r2, r4, #16
 8009e36:	d107      	bne.n	8009e48 <_calloc_r+0x4e>
 8009e38:	0424      	lsls	r4, r4, #16
 8009e3a:	b289      	uxth	r1, r1
 8009e3c:	430c      	orrs	r4, r1
 8009e3e:	e7e5      	b.n	8009e0c <_calloc_r+0x12>
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d101      	bne.n	8009e48 <_calloc_r+0x4e>
 8009e44:	1c13      	adds	r3, r2, #0
 8009e46:	e7ed      	b.n	8009e24 <_calloc_r+0x2a>
 8009e48:	230c      	movs	r3, #12
 8009e4a:	2500      	movs	r5, #0
 8009e4c:	6003      	str	r3, [r0, #0]
 8009e4e:	0028      	movs	r0, r5
 8009e50:	bd70      	pop	{r4, r5, r6, pc}
	...

08009e54 <_free_r>:
 8009e54:	b570      	push	{r4, r5, r6, lr}
 8009e56:	0005      	movs	r5, r0
 8009e58:	2900      	cmp	r1, #0
 8009e5a:	d010      	beq.n	8009e7e <_free_r+0x2a>
 8009e5c:	1f0c      	subs	r4, r1, #4
 8009e5e:	6823      	ldr	r3, [r4, #0]
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	da00      	bge.n	8009e66 <_free_r+0x12>
 8009e64:	18e4      	adds	r4, r4, r3
 8009e66:	0028      	movs	r0, r5
 8009e68:	f000 fab2 	bl	800a3d0 <__malloc_lock>
 8009e6c:	4a1d      	ldr	r2, [pc, #116]	; (8009ee4 <_free_r+0x90>)
 8009e6e:	6813      	ldr	r3, [r2, #0]
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d105      	bne.n	8009e80 <_free_r+0x2c>
 8009e74:	6063      	str	r3, [r4, #4]
 8009e76:	6014      	str	r4, [r2, #0]
 8009e78:	0028      	movs	r0, r5
 8009e7a:	f000 fab1 	bl	800a3e0 <__malloc_unlock>
 8009e7e:	bd70      	pop	{r4, r5, r6, pc}
 8009e80:	42a3      	cmp	r3, r4
 8009e82:	d908      	bls.n	8009e96 <_free_r+0x42>
 8009e84:	6821      	ldr	r1, [r4, #0]
 8009e86:	1860      	adds	r0, r4, r1
 8009e88:	4283      	cmp	r3, r0
 8009e8a:	d1f3      	bne.n	8009e74 <_free_r+0x20>
 8009e8c:	6818      	ldr	r0, [r3, #0]
 8009e8e:	685b      	ldr	r3, [r3, #4]
 8009e90:	1841      	adds	r1, r0, r1
 8009e92:	6021      	str	r1, [r4, #0]
 8009e94:	e7ee      	b.n	8009e74 <_free_r+0x20>
 8009e96:	001a      	movs	r2, r3
 8009e98:	685b      	ldr	r3, [r3, #4]
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d001      	beq.n	8009ea2 <_free_r+0x4e>
 8009e9e:	42a3      	cmp	r3, r4
 8009ea0:	d9f9      	bls.n	8009e96 <_free_r+0x42>
 8009ea2:	6811      	ldr	r1, [r2, #0]
 8009ea4:	1850      	adds	r0, r2, r1
 8009ea6:	42a0      	cmp	r0, r4
 8009ea8:	d10b      	bne.n	8009ec2 <_free_r+0x6e>
 8009eaa:	6820      	ldr	r0, [r4, #0]
 8009eac:	1809      	adds	r1, r1, r0
 8009eae:	1850      	adds	r0, r2, r1
 8009eb0:	6011      	str	r1, [r2, #0]
 8009eb2:	4283      	cmp	r3, r0
 8009eb4:	d1e0      	bne.n	8009e78 <_free_r+0x24>
 8009eb6:	6818      	ldr	r0, [r3, #0]
 8009eb8:	685b      	ldr	r3, [r3, #4]
 8009eba:	1841      	adds	r1, r0, r1
 8009ebc:	6011      	str	r1, [r2, #0]
 8009ebe:	6053      	str	r3, [r2, #4]
 8009ec0:	e7da      	b.n	8009e78 <_free_r+0x24>
 8009ec2:	42a0      	cmp	r0, r4
 8009ec4:	d902      	bls.n	8009ecc <_free_r+0x78>
 8009ec6:	230c      	movs	r3, #12
 8009ec8:	602b      	str	r3, [r5, #0]
 8009eca:	e7d5      	b.n	8009e78 <_free_r+0x24>
 8009ecc:	6821      	ldr	r1, [r4, #0]
 8009ece:	1860      	adds	r0, r4, r1
 8009ed0:	4283      	cmp	r3, r0
 8009ed2:	d103      	bne.n	8009edc <_free_r+0x88>
 8009ed4:	6818      	ldr	r0, [r3, #0]
 8009ed6:	685b      	ldr	r3, [r3, #4]
 8009ed8:	1841      	adds	r1, r0, r1
 8009eda:	6021      	str	r1, [r4, #0]
 8009edc:	6063      	str	r3, [r4, #4]
 8009ede:	6054      	str	r4, [r2, #4]
 8009ee0:	e7ca      	b.n	8009e78 <_free_r+0x24>
 8009ee2:	46c0      	nop			; (mov r8, r8)
 8009ee4:	20000464 	.word	0x20000464

08009ee8 <sbrk_aligned>:
 8009ee8:	b570      	push	{r4, r5, r6, lr}
 8009eea:	4e0f      	ldr	r6, [pc, #60]	; (8009f28 <sbrk_aligned+0x40>)
 8009eec:	000d      	movs	r5, r1
 8009eee:	6831      	ldr	r1, [r6, #0]
 8009ef0:	0004      	movs	r4, r0
 8009ef2:	2900      	cmp	r1, #0
 8009ef4:	d102      	bne.n	8009efc <sbrk_aligned+0x14>
 8009ef6:	f000 f9f7 	bl	800a2e8 <_sbrk_r>
 8009efa:	6030      	str	r0, [r6, #0]
 8009efc:	0029      	movs	r1, r5
 8009efe:	0020      	movs	r0, r4
 8009f00:	f000 f9f2 	bl	800a2e8 <_sbrk_r>
 8009f04:	1c43      	adds	r3, r0, #1
 8009f06:	d00a      	beq.n	8009f1e <sbrk_aligned+0x36>
 8009f08:	2303      	movs	r3, #3
 8009f0a:	1cc5      	adds	r5, r0, #3
 8009f0c:	439d      	bics	r5, r3
 8009f0e:	42a8      	cmp	r0, r5
 8009f10:	d007      	beq.n	8009f22 <sbrk_aligned+0x3a>
 8009f12:	1a29      	subs	r1, r5, r0
 8009f14:	0020      	movs	r0, r4
 8009f16:	f000 f9e7 	bl	800a2e8 <_sbrk_r>
 8009f1a:	1c43      	adds	r3, r0, #1
 8009f1c:	d101      	bne.n	8009f22 <sbrk_aligned+0x3a>
 8009f1e:	2501      	movs	r5, #1
 8009f20:	426d      	negs	r5, r5
 8009f22:	0028      	movs	r0, r5
 8009f24:	bd70      	pop	{r4, r5, r6, pc}
 8009f26:	46c0      	nop			; (mov r8, r8)
 8009f28:	20000468 	.word	0x20000468

08009f2c <_malloc_r>:
 8009f2c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009f2e:	2203      	movs	r2, #3
 8009f30:	1ccb      	adds	r3, r1, #3
 8009f32:	4393      	bics	r3, r2
 8009f34:	3308      	adds	r3, #8
 8009f36:	0006      	movs	r6, r0
 8009f38:	001f      	movs	r7, r3
 8009f3a:	2b0c      	cmp	r3, #12
 8009f3c:	d232      	bcs.n	8009fa4 <_malloc_r+0x78>
 8009f3e:	270c      	movs	r7, #12
 8009f40:	42b9      	cmp	r1, r7
 8009f42:	d831      	bhi.n	8009fa8 <_malloc_r+0x7c>
 8009f44:	0030      	movs	r0, r6
 8009f46:	f000 fa43 	bl	800a3d0 <__malloc_lock>
 8009f4a:	4d32      	ldr	r5, [pc, #200]	; (800a014 <_malloc_r+0xe8>)
 8009f4c:	682b      	ldr	r3, [r5, #0]
 8009f4e:	001c      	movs	r4, r3
 8009f50:	2c00      	cmp	r4, #0
 8009f52:	d12e      	bne.n	8009fb2 <_malloc_r+0x86>
 8009f54:	0039      	movs	r1, r7
 8009f56:	0030      	movs	r0, r6
 8009f58:	f7ff ffc6 	bl	8009ee8 <sbrk_aligned>
 8009f5c:	0004      	movs	r4, r0
 8009f5e:	1c43      	adds	r3, r0, #1
 8009f60:	d11e      	bne.n	8009fa0 <_malloc_r+0x74>
 8009f62:	682c      	ldr	r4, [r5, #0]
 8009f64:	0025      	movs	r5, r4
 8009f66:	2d00      	cmp	r5, #0
 8009f68:	d14a      	bne.n	800a000 <_malloc_r+0xd4>
 8009f6a:	6823      	ldr	r3, [r4, #0]
 8009f6c:	0029      	movs	r1, r5
 8009f6e:	18e3      	adds	r3, r4, r3
 8009f70:	0030      	movs	r0, r6
 8009f72:	9301      	str	r3, [sp, #4]
 8009f74:	f000 f9b8 	bl	800a2e8 <_sbrk_r>
 8009f78:	9b01      	ldr	r3, [sp, #4]
 8009f7a:	4283      	cmp	r3, r0
 8009f7c:	d143      	bne.n	800a006 <_malloc_r+0xda>
 8009f7e:	6823      	ldr	r3, [r4, #0]
 8009f80:	3703      	adds	r7, #3
 8009f82:	1aff      	subs	r7, r7, r3
 8009f84:	2303      	movs	r3, #3
 8009f86:	439f      	bics	r7, r3
 8009f88:	3708      	adds	r7, #8
 8009f8a:	2f0c      	cmp	r7, #12
 8009f8c:	d200      	bcs.n	8009f90 <_malloc_r+0x64>
 8009f8e:	270c      	movs	r7, #12
 8009f90:	0039      	movs	r1, r7
 8009f92:	0030      	movs	r0, r6
 8009f94:	f7ff ffa8 	bl	8009ee8 <sbrk_aligned>
 8009f98:	1c43      	adds	r3, r0, #1
 8009f9a:	d034      	beq.n	800a006 <_malloc_r+0xda>
 8009f9c:	6823      	ldr	r3, [r4, #0]
 8009f9e:	19df      	adds	r7, r3, r7
 8009fa0:	6027      	str	r7, [r4, #0]
 8009fa2:	e013      	b.n	8009fcc <_malloc_r+0xa0>
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	dacb      	bge.n	8009f40 <_malloc_r+0x14>
 8009fa8:	230c      	movs	r3, #12
 8009faa:	2500      	movs	r5, #0
 8009fac:	6033      	str	r3, [r6, #0]
 8009fae:	0028      	movs	r0, r5
 8009fb0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009fb2:	6822      	ldr	r2, [r4, #0]
 8009fb4:	1bd1      	subs	r1, r2, r7
 8009fb6:	d420      	bmi.n	8009ffa <_malloc_r+0xce>
 8009fb8:	290b      	cmp	r1, #11
 8009fba:	d917      	bls.n	8009fec <_malloc_r+0xc0>
 8009fbc:	19e2      	adds	r2, r4, r7
 8009fbe:	6027      	str	r7, [r4, #0]
 8009fc0:	42a3      	cmp	r3, r4
 8009fc2:	d111      	bne.n	8009fe8 <_malloc_r+0xbc>
 8009fc4:	602a      	str	r2, [r5, #0]
 8009fc6:	6863      	ldr	r3, [r4, #4]
 8009fc8:	6011      	str	r1, [r2, #0]
 8009fca:	6053      	str	r3, [r2, #4]
 8009fcc:	0030      	movs	r0, r6
 8009fce:	0025      	movs	r5, r4
 8009fd0:	f000 fa06 	bl	800a3e0 <__malloc_unlock>
 8009fd4:	2207      	movs	r2, #7
 8009fd6:	350b      	adds	r5, #11
 8009fd8:	1d23      	adds	r3, r4, #4
 8009fda:	4395      	bics	r5, r2
 8009fdc:	1aea      	subs	r2, r5, r3
 8009fde:	429d      	cmp	r5, r3
 8009fe0:	d0e5      	beq.n	8009fae <_malloc_r+0x82>
 8009fe2:	1b5b      	subs	r3, r3, r5
 8009fe4:	50a3      	str	r3, [r4, r2]
 8009fe6:	e7e2      	b.n	8009fae <_malloc_r+0x82>
 8009fe8:	605a      	str	r2, [r3, #4]
 8009fea:	e7ec      	b.n	8009fc6 <_malloc_r+0x9a>
 8009fec:	6862      	ldr	r2, [r4, #4]
 8009fee:	42a3      	cmp	r3, r4
 8009ff0:	d101      	bne.n	8009ff6 <_malloc_r+0xca>
 8009ff2:	602a      	str	r2, [r5, #0]
 8009ff4:	e7ea      	b.n	8009fcc <_malloc_r+0xa0>
 8009ff6:	605a      	str	r2, [r3, #4]
 8009ff8:	e7e8      	b.n	8009fcc <_malloc_r+0xa0>
 8009ffa:	0023      	movs	r3, r4
 8009ffc:	6864      	ldr	r4, [r4, #4]
 8009ffe:	e7a7      	b.n	8009f50 <_malloc_r+0x24>
 800a000:	002c      	movs	r4, r5
 800a002:	686d      	ldr	r5, [r5, #4]
 800a004:	e7af      	b.n	8009f66 <_malloc_r+0x3a>
 800a006:	230c      	movs	r3, #12
 800a008:	0030      	movs	r0, r6
 800a00a:	6033      	str	r3, [r6, #0]
 800a00c:	f000 f9e8 	bl	800a3e0 <__malloc_unlock>
 800a010:	e7cd      	b.n	8009fae <_malloc_r+0x82>
 800a012:	46c0      	nop			; (mov r8, r8)
 800a014:	20000464 	.word	0x20000464

0800a018 <__ssputs_r>:
 800a018:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a01a:	688e      	ldr	r6, [r1, #8]
 800a01c:	b085      	sub	sp, #20
 800a01e:	0007      	movs	r7, r0
 800a020:	000c      	movs	r4, r1
 800a022:	9203      	str	r2, [sp, #12]
 800a024:	9301      	str	r3, [sp, #4]
 800a026:	429e      	cmp	r6, r3
 800a028:	d83c      	bhi.n	800a0a4 <__ssputs_r+0x8c>
 800a02a:	2390      	movs	r3, #144	; 0x90
 800a02c:	898a      	ldrh	r2, [r1, #12]
 800a02e:	00db      	lsls	r3, r3, #3
 800a030:	421a      	tst	r2, r3
 800a032:	d034      	beq.n	800a09e <__ssputs_r+0x86>
 800a034:	6909      	ldr	r1, [r1, #16]
 800a036:	6823      	ldr	r3, [r4, #0]
 800a038:	6960      	ldr	r0, [r4, #20]
 800a03a:	1a5b      	subs	r3, r3, r1
 800a03c:	9302      	str	r3, [sp, #8]
 800a03e:	2303      	movs	r3, #3
 800a040:	4343      	muls	r3, r0
 800a042:	0fdd      	lsrs	r5, r3, #31
 800a044:	18ed      	adds	r5, r5, r3
 800a046:	9b01      	ldr	r3, [sp, #4]
 800a048:	9802      	ldr	r0, [sp, #8]
 800a04a:	3301      	adds	r3, #1
 800a04c:	181b      	adds	r3, r3, r0
 800a04e:	106d      	asrs	r5, r5, #1
 800a050:	42ab      	cmp	r3, r5
 800a052:	d900      	bls.n	800a056 <__ssputs_r+0x3e>
 800a054:	001d      	movs	r5, r3
 800a056:	0553      	lsls	r3, r2, #21
 800a058:	d532      	bpl.n	800a0c0 <__ssputs_r+0xa8>
 800a05a:	0029      	movs	r1, r5
 800a05c:	0038      	movs	r0, r7
 800a05e:	f7ff ff65 	bl	8009f2c <_malloc_r>
 800a062:	1e06      	subs	r6, r0, #0
 800a064:	d109      	bne.n	800a07a <__ssputs_r+0x62>
 800a066:	230c      	movs	r3, #12
 800a068:	603b      	str	r3, [r7, #0]
 800a06a:	2340      	movs	r3, #64	; 0x40
 800a06c:	2001      	movs	r0, #1
 800a06e:	89a2      	ldrh	r2, [r4, #12]
 800a070:	4240      	negs	r0, r0
 800a072:	4313      	orrs	r3, r2
 800a074:	81a3      	strh	r3, [r4, #12]
 800a076:	b005      	add	sp, #20
 800a078:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a07a:	9a02      	ldr	r2, [sp, #8]
 800a07c:	6921      	ldr	r1, [r4, #16]
 800a07e:	f7ff f9ea 	bl	8009456 <memcpy>
 800a082:	89a3      	ldrh	r3, [r4, #12]
 800a084:	4a14      	ldr	r2, [pc, #80]	; (800a0d8 <__ssputs_r+0xc0>)
 800a086:	401a      	ands	r2, r3
 800a088:	2380      	movs	r3, #128	; 0x80
 800a08a:	4313      	orrs	r3, r2
 800a08c:	81a3      	strh	r3, [r4, #12]
 800a08e:	9b02      	ldr	r3, [sp, #8]
 800a090:	6126      	str	r6, [r4, #16]
 800a092:	18f6      	adds	r6, r6, r3
 800a094:	6026      	str	r6, [r4, #0]
 800a096:	6165      	str	r5, [r4, #20]
 800a098:	9e01      	ldr	r6, [sp, #4]
 800a09a:	1aed      	subs	r5, r5, r3
 800a09c:	60a5      	str	r5, [r4, #8]
 800a09e:	9b01      	ldr	r3, [sp, #4]
 800a0a0:	429e      	cmp	r6, r3
 800a0a2:	d900      	bls.n	800a0a6 <__ssputs_r+0x8e>
 800a0a4:	9e01      	ldr	r6, [sp, #4]
 800a0a6:	0032      	movs	r2, r6
 800a0a8:	9903      	ldr	r1, [sp, #12]
 800a0aa:	6820      	ldr	r0, [r4, #0]
 800a0ac:	f000 f97c 	bl	800a3a8 <memmove>
 800a0b0:	68a3      	ldr	r3, [r4, #8]
 800a0b2:	2000      	movs	r0, #0
 800a0b4:	1b9b      	subs	r3, r3, r6
 800a0b6:	60a3      	str	r3, [r4, #8]
 800a0b8:	6823      	ldr	r3, [r4, #0]
 800a0ba:	199e      	adds	r6, r3, r6
 800a0bc:	6026      	str	r6, [r4, #0]
 800a0be:	e7da      	b.n	800a076 <__ssputs_r+0x5e>
 800a0c0:	002a      	movs	r2, r5
 800a0c2:	0038      	movs	r0, r7
 800a0c4:	f000 f994 	bl	800a3f0 <_realloc_r>
 800a0c8:	1e06      	subs	r6, r0, #0
 800a0ca:	d1e0      	bne.n	800a08e <__ssputs_r+0x76>
 800a0cc:	0038      	movs	r0, r7
 800a0ce:	6921      	ldr	r1, [r4, #16]
 800a0d0:	f7ff fec0 	bl	8009e54 <_free_r>
 800a0d4:	e7c7      	b.n	800a066 <__ssputs_r+0x4e>
 800a0d6:	46c0      	nop			; (mov r8, r8)
 800a0d8:	fffffb7f 	.word	0xfffffb7f

0800a0dc <_svfiprintf_r>:
 800a0dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a0de:	b0a1      	sub	sp, #132	; 0x84
 800a0e0:	9003      	str	r0, [sp, #12]
 800a0e2:	001d      	movs	r5, r3
 800a0e4:	898b      	ldrh	r3, [r1, #12]
 800a0e6:	000f      	movs	r7, r1
 800a0e8:	0016      	movs	r6, r2
 800a0ea:	061b      	lsls	r3, r3, #24
 800a0ec:	d511      	bpl.n	800a112 <_svfiprintf_r+0x36>
 800a0ee:	690b      	ldr	r3, [r1, #16]
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d10e      	bne.n	800a112 <_svfiprintf_r+0x36>
 800a0f4:	2140      	movs	r1, #64	; 0x40
 800a0f6:	f7ff ff19 	bl	8009f2c <_malloc_r>
 800a0fa:	6038      	str	r0, [r7, #0]
 800a0fc:	6138      	str	r0, [r7, #16]
 800a0fe:	2800      	cmp	r0, #0
 800a100:	d105      	bne.n	800a10e <_svfiprintf_r+0x32>
 800a102:	230c      	movs	r3, #12
 800a104:	9a03      	ldr	r2, [sp, #12]
 800a106:	3801      	subs	r0, #1
 800a108:	6013      	str	r3, [r2, #0]
 800a10a:	b021      	add	sp, #132	; 0x84
 800a10c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a10e:	2340      	movs	r3, #64	; 0x40
 800a110:	617b      	str	r3, [r7, #20]
 800a112:	2300      	movs	r3, #0
 800a114:	ac08      	add	r4, sp, #32
 800a116:	6163      	str	r3, [r4, #20]
 800a118:	3320      	adds	r3, #32
 800a11a:	7663      	strb	r3, [r4, #25]
 800a11c:	3310      	adds	r3, #16
 800a11e:	76a3      	strb	r3, [r4, #26]
 800a120:	9507      	str	r5, [sp, #28]
 800a122:	0035      	movs	r5, r6
 800a124:	782b      	ldrb	r3, [r5, #0]
 800a126:	2b00      	cmp	r3, #0
 800a128:	d001      	beq.n	800a12e <_svfiprintf_r+0x52>
 800a12a:	2b25      	cmp	r3, #37	; 0x25
 800a12c:	d147      	bne.n	800a1be <_svfiprintf_r+0xe2>
 800a12e:	1bab      	subs	r3, r5, r6
 800a130:	9305      	str	r3, [sp, #20]
 800a132:	42b5      	cmp	r5, r6
 800a134:	d00c      	beq.n	800a150 <_svfiprintf_r+0x74>
 800a136:	0032      	movs	r2, r6
 800a138:	0039      	movs	r1, r7
 800a13a:	9803      	ldr	r0, [sp, #12]
 800a13c:	f7ff ff6c 	bl	800a018 <__ssputs_r>
 800a140:	1c43      	adds	r3, r0, #1
 800a142:	d100      	bne.n	800a146 <_svfiprintf_r+0x6a>
 800a144:	e0ae      	b.n	800a2a4 <_svfiprintf_r+0x1c8>
 800a146:	6962      	ldr	r2, [r4, #20]
 800a148:	9b05      	ldr	r3, [sp, #20]
 800a14a:	4694      	mov	ip, r2
 800a14c:	4463      	add	r3, ip
 800a14e:	6163      	str	r3, [r4, #20]
 800a150:	782b      	ldrb	r3, [r5, #0]
 800a152:	2b00      	cmp	r3, #0
 800a154:	d100      	bne.n	800a158 <_svfiprintf_r+0x7c>
 800a156:	e0a5      	b.n	800a2a4 <_svfiprintf_r+0x1c8>
 800a158:	2201      	movs	r2, #1
 800a15a:	2300      	movs	r3, #0
 800a15c:	4252      	negs	r2, r2
 800a15e:	6062      	str	r2, [r4, #4]
 800a160:	a904      	add	r1, sp, #16
 800a162:	3254      	adds	r2, #84	; 0x54
 800a164:	1852      	adds	r2, r2, r1
 800a166:	1c6e      	adds	r6, r5, #1
 800a168:	6023      	str	r3, [r4, #0]
 800a16a:	60e3      	str	r3, [r4, #12]
 800a16c:	60a3      	str	r3, [r4, #8]
 800a16e:	7013      	strb	r3, [r2, #0]
 800a170:	65a3      	str	r3, [r4, #88]	; 0x58
 800a172:	2205      	movs	r2, #5
 800a174:	7831      	ldrb	r1, [r6, #0]
 800a176:	4854      	ldr	r0, [pc, #336]	; (800a2c8 <_svfiprintf_r+0x1ec>)
 800a178:	f7ff f962 	bl	8009440 <memchr>
 800a17c:	1c75      	adds	r5, r6, #1
 800a17e:	2800      	cmp	r0, #0
 800a180:	d11f      	bne.n	800a1c2 <_svfiprintf_r+0xe6>
 800a182:	6822      	ldr	r2, [r4, #0]
 800a184:	06d3      	lsls	r3, r2, #27
 800a186:	d504      	bpl.n	800a192 <_svfiprintf_r+0xb6>
 800a188:	2353      	movs	r3, #83	; 0x53
 800a18a:	a904      	add	r1, sp, #16
 800a18c:	185b      	adds	r3, r3, r1
 800a18e:	2120      	movs	r1, #32
 800a190:	7019      	strb	r1, [r3, #0]
 800a192:	0713      	lsls	r3, r2, #28
 800a194:	d504      	bpl.n	800a1a0 <_svfiprintf_r+0xc4>
 800a196:	2353      	movs	r3, #83	; 0x53
 800a198:	a904      	add	r1, sp, #16
 800a19a:	185b      	adds	r3, r3, r1
 800a19c:	212b      	movs	r1, #43	; 0x2b
 800a19e:	7019      	strb	r1, [r3, #0]
 800a1a0:	7833      	ldrb	r3, [r6, #0]
 800a1a2:	2b2a      	cmp	r3, #42	; 0x2a
 800a1a4:	d016      	beq.n	800a1d4 <_svfiprintf_r+0xf8>
 800a1a6:	0035      	movs	r5, r6
 800a1a8:	2100      	movs	r1, #0
 800a1aa:	200a      	movs	r0, #10
 800a1ac:	68e3      	ldr	r3, [r4, #12]
 800a1ae:	782a      	ldrb	r2, [r5, #0]
 800a1b0:	1c6e      	adds	r6, r5, #1
 800a1b2:	3a30      	subs	r2, #48	; 0x30
 800a1b4:	2a09      	cmp	r2, #9
 800a1b6:	d94e      	bls.n	800a256 <_svfiprintf_r+0x17a>
 800a1b8:	2900      	cmp	r1, #0
 800a1ba:	d111      	bne.n	800a1e0 <_svfiprintf_r+0x104>
 800a1bc:	e017      	b.n	800a1ee <_svfiprintf_r+0x112>
 800a1be:	3501      	adds	r5, #1
 800a1c0:	e7b0      	b.n	800a124 <_svfiprintf_r+0x48>
 800a1c2:	4b41      	ldr	r3, [pc, #260]	; (800a2c8 <_svfiprintf_r+0x1ec>)
 800a1c4:	6822      	ldr	r2, [r4, #0]
 800a1c6:	1ac0      	subs	r0, r0, r3
 800a1c8:	2301      	movs	r3, #1
 800a1ca:	4083      	lsls	r3, r0
 800a1cc:	4313      	orrs	r3, r2
 800a1ce:	002e      	movs	r6, r5
 800a1d0:	6023      	str	r3, [r4, #0]
 800a1d2:	e7ce      	b.n	800a172 <_svfiprintf_r+0x96>
 800a1d4:	9b07      	ldr	r3, [sp, #28]
 800a1d6:	1d19      	adds	r1, r3, #4
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	9107      	str	r1, [sp, #28]
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	db01      	blt.n	800a1e4 <_svfiprintf_r+0x108>
 800a1e0:	930b      	str	r3, [sp, #44]	; 0x2c
 800a1e2:	e004      	b.n	800a1ee <_svfiprintf_r+0x112>
 800a1e4:	425b      	negs	r3, r3
 800a1e6:	60e3      	str	r3, [r4, #12]
 800a1e8:	2302      	movs	r3, #2
 800a1ea:	4313      	orrs	r3, r2
 800a1ec:	6023      	str	r3, [r4, #0]
 800a1ee:	782b      	ldrb	r3, [r5, #0]
 800a1f0:	2b2e      	cmp	r3, #46	; 0x2e
 800a1f2:	d10a      	bne.n	800a20a <_svfiprintf_r+0x12e>
 800a1f4:	786b      	ldrb	r3, [r5, #1]
 800a1f6:	2b2a      	cmp	r3, #42	; 0x2a
 800a1f8:	d135      	bne.n	800a266 <_svfiprintf_r+0x18a>
 800a1fa:	9b07      	ldr	r3, [sp, #28]
 800a1fc:	3502      	adds	r5, #2
 800a1fe:	1d1a      	adds	r2, r3, #4
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	9207      	str	r2, [sp, #28]
 800a204:	2b00      	cmp	r3, #0
 800a206:	db2b      	blt.n	800a260 <_svfiprintf_r+0x184>
 800a208:	9309      	str	r3, [sp, #36]	; 0x24
 800a20a:	4e30      	ldr	r6, [pc, #192]	; (800a2cc <_svfiprintf_r+0x1f0>)
 800a20c:	2203      	movs	r2, #3
 800a20e:	0030      	movs	r0, r6
 800a210:	7829      	ldrb	r1, [r5, #0]
 800a212:	f7ff f915 	bl	8009440 <memchr>
 800a216:	2800      	cmp	r0, #0
 800a218:	d006      	beq.n	800a228 <_svfiprintf_r+0x14c>
 800a21a:	2340      	movs	r3, #64	; 0x40
 800a21c:	1b80      	subs	r0, r0, r6
 800a21e:	4083      	lsls	r3, r0
 800a220:	6822      	ldr	r2, [r4, #0]
 800a222:	3501      	adds	r5, #1
 800a224:	4313      	orrs	r3, r2
 800a226:	6023      	str	r3, [r4, #0]
 800a228:	7829      	ldrb	r1, [r5, #0]
 800a22a:	2206      	movs	r2, #6
 800a22c:	4828      	ldr	r0, [pc, #160]	; (800a2d0 <_svfiprintf_r+0x1f4>)
 800a22e:	1c6e      	adds	r6, r5, #1
 800a230:	7621      	strb	r1, [r4, #24]
 800a232:	f7ff f905 	bl	8009440 <memchr>
 800a236:	2800      	cmp	r0, #0
 800a238:	d03c      	beq.n	800a2b4 <_svfiprintf_r+0x1d8>
 800a23a:	4b26      	ldr	r3, [pc, #152]	; (800a2d4 <_svfiprintf_r+0x1f8>)
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d125      	bne.n	800a28c <_svfiprintf_r+0x1b0>
 800a240:	2207      	movs	r2, #7
 800a242:	9b07      	ldr	r3, [sp, #28]
 800a244:	3307      	adds	r3, #7
 800a246:	4393      	bics	r3, r2
 800a248:	3308      	adds	r3, #8
 800a24a:	9307      	str	r3, [sp, #28]
 800a24c:	6963      	ldr	r3, [r4, #20]
 800a24e:	9a04      	ldr	r2, [sp, #16]
 800a250:	189b      	adds	r3, r3, r2
 800a252:	6163      	str	r3, [r4, #20]
 800a254:	e765      	b.n	800a122 <_svfiprintf_r+0x46>
 800a256:	4343      	muls	r3, r0
 800a258:	0035      	movs	r5, r6
 800a25a:	2101      	movs	r1, #1
 800a25c:	189b      	adds	r3, r3, r2
 800a25e:	e7a6      	b.n	800a1ae <_svfiprintf_r+0xd2>
 800a260:	2301      	movs	r3, #1
 800a262:	425b      	negs	r3, r3
 800a264:	e7d0      	b.n	800a208 <_svfiprintf_r+0x12c>
 800a266:	2300      	movs	r3, #0
 800a268:	200a      	movs	r0, #10
 800a26a:	001a      	movs	r2, r3
 800a26c:	3501      	adds	r5, #1
 800a26e:	6063      	str	r3, [r4, #4]
 800a270:	7829      	ldrb	r1, [r5, #0]
 800a272:	1c6e      	adds	r6, r5, #1
 800a274:	3930      	subs	r1, #48	; 0x30
 800a276:	2909      	cmp	r1, #9
 800a278:	d903      	bls.n	800a282 <_svfiprintf_r+0x1a6>
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d0c5      	beq.n	800a20a <_svfiprintf_r+0x12e>
 800a27e:	9209      	str	r2, [sp, #36]	; 0x24
 800a280:	e7c3      	b.n	800a20a <_svfiprintf_r+0x12e>
 800a282:	4342      	muls	r2, r0
 800a284:	0035      	movs	r5, r6
 800a286:	2301      	movs	r3, #1
 800a288:	1852      	adds	r2, r2, r1
 800a28a:	e7f1      	b.n	800a270 <_svfiprintf_r+0x194>
 800a28c:	ab07      	add	r3, sp, #28
 800a28e:	9300      	str	r3, [sp, #0]
 800a290:	003a      	movs	r2, r7
 800a292:	0021      	movs	r1, r4
 800a294:	4b10      	ldr	r3, [pc, #64]	; (800a2d8 <_svfiprintf_r+0x1fc>)
 800a296:	9803      	ldr	r0, [sp, #12]
 800a298:	f7fc f9e2 	bl	8006660 <_printf_float>
 800a29c:	9004      	str	r0, [sp, #16]
 800a29e:	9b04      	ldr	r3, [sp, #16]
 800a2a0:	3301      	adds	r3, #1
 800a2a2:	d1d3      	bne.n	800a24c <_svfiprintf_r+0x170>
 800a2a4:	89bb      	ldrh	r3, [r7, #12]
 800a2a6:	980d      	ldr	r0, [sp, #52]	; 0x34
 800a2a8:	065b      	lsls	r3, r3, #25
 800a2aa:	d400      	bmi.n	800a2ae <_svfiprintf_r+0x1d2>
 800a2ac:	e72d      	b.n	800a10a <_svfiprintf_r+0x2e>
 800a2ae:	2001      	movs	r0, #1
 800a2b0:	4240      	negs	r0, r0
 800a2b2:	e72a      	b.n	800a10a <_svfiprintf_r+0x2e>
 800a2b4:	ab07      	add	r3, sp, #28
 800a2b6:	9300      	str	r3, [sp, #0]
 800a2b8:	003a      	movs	r2, r7
 800a2ba:	0021      	movs	r1, r4
 800a2bc:	4b06      	ldr	r3, [pc, #24]	; (800a2d8 <_svfiprintf_r+0x1fc>)
 800a2be:	9803      	ldr	r0, [sp, #12]
 800a2c0:	f7fc fc80 	bl	8006bc4 <_printf_i>
 800a2c4:	e7ea      	b.n	800a29c <_svfiprintf_r+0x1c0>
 800a2c6:	46c0      	nop			; (mov r8, r8)
 800a2c8:	0800b494 	.word	0x0800b494
 800a2cc:	0800b49a 	.word	0x0800b49a
 800a2d0:	0800b49e 	.word	0x0800b49e
 800a2d4:	08006661 	.word	0x08006661
 800a2d8:	0800a019 	.word	0x0800a019

0800a2dc <nan>:
 800a2dc:	2000      	movs	r0, #0
 800a2de:	4901      	ldr	r1, [pc, #4]	; (800a2e4 <nan+0x8>)
 800a2e0:	4770      	bx	lr
 800a2e2:	46c0      	nop			; (mov r8, r8)
 800a2e4:	7ff80000 	.word	0x7ff80000

0800a2e8 <_sbrk_r>:
 800a2e8:	2300      	movs	r3, #0
 800a2ea:	b570      	push	{r4, r5, r6, lr}
 800a2ec:	4d06      	ldr	r5, [pc, #24]	; (800a308 <_sbrk_r+0x20>)
 800a2ee:	0004      	movs	r4, r0
 800a2f0:	0008      	movs	r0, r1
 800a2f2:	602b      	str	r3, [r5, #0]
 800a2f4:	f7f9 fc82 	bl	8003bfc <_sbrk>
 800a2f8:	1c43      	adds	r3, r0, #1
 800a2fa:	d103      	bne.n	800a304 <_sbrk_r+0x1c>
 800a2fc:	682b      	ldr	r3, [r5, #0]
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d000      	beq.n	800a304 <_sbrk_r+0x1c>
 800a302:	6023      	str	r3, [r4, #0]
 800a304:	bd70      	pop	{r4, r5, r6, pc}
 800a306:	46c0      	nop			; (mov r8, r8)
 800a308:	2000046c 	.word	0x2000046c

0800a30c <strncmp>:
 800a30c:	b530      	push	{r4, r5, lr}
 800a30e:	0005      	movs	r5, r0
 800a310:	1e10      	subs	r0, r2, #0
 800a312:	d008      	beq.n	800a326 <strncmp+0x1a>
 800a314:	2400      	movs	r4, #0
 800a316:	3a01      	subs	r2, #1
 800a318:	5d2b      	ldrb	r3, [r5, r4]
 800a31a:	5d08      	ldrb	r0, [r1, r4]
 800a31c:	4283      	cmp	r3, r0
 800a31e:	d101      	bne.n	800a324 <strncmp+0x18>
 800a320:	4294      	cmp	r4, r2
 800a322:	d101      	bne.n	800a328 <strncmp+0x1c>
 800a324:	1a18      	subs	r0, r3, r0
 800a326:	bd30      	pop	{r4, r5, pc}
 800a328:	3401      	adds	r4, #1
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d1f4      	bne.n	800a318 <strncmp+0xc>
 800a32e:	e7f9      	b.n	800a324 <strncmp+0x18>

0800a330 <__ascii_wctomb>:
 800a330:	0003      	movs	r3, r0
 800a332:	1e08      	subs	r0, r1, #0
 800a334:	d005      	beq.n	800a342 <__ascii_wctomb+0x12>
 800a336:	2aff      	cmp	r2, #255	; 0xff
 800a338:	d904      	bls.n	800a344 <__ascii_wctomb+0x14>
 800a33a:	228a      	movs	r2, #138	; 0x8a
 800a33c:	2001      	movs	r0, #1
 800a33e:	601a      	str	r2, [r3, #0]
 800a340:	4240      	negs	r0, r0
 800a342:	4770      	bx	lr
 800a344:	2001      	movs	r0, #1
 800a346:	700a      	strb	r2, [r1, #0]
 800a348:	e7fb      	b.n	800a342 <__ascii_wctomb+0x12>
	...

0800a34c <__assert_func>:
 800a34c:	b530      	push	{r4, r5, lr}
 800a34e:	0014      	movs	r4, r2
 800a350:	001a      	movs	r2, r3
 800a352:	4b09      	ldr	r3, [pc, #36]	; (800a378 <__assert_func+0x2c>)
 800a354:	0005      	movs	r5, r0
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	b085      	sub	sp, #20
 800a35a:	68d8      	ldr	r0, [r3, #12]
 800a35c:	4b07      	ldr	r3, [pc, #28]	; (800a37c <__assert_func+0x30>)
 800a35e:	2c00      	cmp	r4, #0
 800a360:	d101      	bne.n	800a366 <__assert_func+0x1a>
 800a362:	4b07      	ldr	r3, [pc, #28]	; (800a380 <__assert_func+0x34>)
 800a364:	001c      	movs	r4, r3
 800a366:	9301      	str	r3, [sp, #4]
 800a368:	9100      	str	r1, [sp, #0]
 800a36a:	002b      	movs	r3, r5
 800a36c:	4905      	ldr	r1, [pc, #20]	; (800a384 <__assert_func+0x38>)
 800a36e:	9402      	str	r4, [sp, #8]
 800a370:	f000 f80a 	bl	800a388 <fiprintf>
 800a374:	f000 fa9a 	bl	800a8ac <abort>
 800a378:	20000004 	.word	0x20000004
 800a37c:	0800b4a5 	.word	0x0800b4a5
 800a380:	0800b4e0 	.word	0x0800b4e0
 800a384:	0800b4b2 	.word	0x0800b4b2

0800a388 <fiprintf>:
 800a388:	b40e      	push	{r1, r2, r3}
 800a38a:	b503      	push	{r0, r1, lr}
 800a38c:	0001      	movs	r1, r0
 800a38e:	ab03      	add	r3, sp, #12
 800a390:	4804      	ldr	r0, [pc, #16]	; (800a3a4 <fiprintf+0x1c>)
 800a392:	cb04      	ldmia	r3!, {r2}
 800a394:	6800      	ldr	r0, [r0, #0]
 800a396:	9301      	str	r3, [sp, #4]
 800a398:	f000 f880 	bl	800a49c <_vfiprintf_r>
 800a39c:	b002      	add	sp, #8
 800a39e:	bc08      	pop	{r3}
 800a3a0:	b003      	add	sp, #12
 800a3a2:	4718      	bx	r3
 800a3a4:	20000004 	.word	0x20000004

0800a3a8 <memmove>:
 800a3a8:	b510      	push	{r4, lr}
 800a3aa:	4288      	cmp	r0, r1
 800a3ac:	d902      	bls.n	800a3b4 <memmove+0xc>
 800a3ae:	188b      	adds	r3, r1, r2
 800a3b0:	4298      	cmp	r0, r3
 800a3b2:	d303      	bcc.n	800a3bc <memmove+0x14>
 800a3b4:	2300      	movs	r3, #0
 800a3b6:	e007      	b.n	800a3c8 <memmove+0x20>
 800a3b8:	5c8b      	ldrb	r3, [r1, r2]
 800a3ba:	5483      	strb	r3, [r0, r2]
 800a3bc:	3a01      	subs	r2, #1
 800a3be:	d2fb      	bcs.n	800a3b8 <memmove+0x10>
 800a3c0:	bd10      	pop	{r4, pc}
 800a3c2:	5ccc      	ldrb	r4, [r1, r3]
 800a3c4:	54c4      	strb	r4, [r0, r3]
 800a3c6:	3301      	adds	r3, #1
 800a3c8:	429a      	cmp	r2, r3
 800a3ca:	d1fa      	bne.n	800a3c2 <memmove+0x1a>
 800a3cc:	e7f8      	b.n	800a3c0 <memmove+0x18>
	...

0800a3d0 <__malloc_lock>:
 800a3d0:	b510      	push	{r4, lr}
 800a3d2:	4802      	ldr	r0, [pc, #8]	; (800a3dc <__malloc_lock+0xc>)
 800a3d4:	f000 fc41 	bl	800ac5a <__retarget_lock_acquire_recursive>
 800a3d8:	bd10      	pop	{r4, pc}
 800a3da:	46c0      	nop			; (mov r8, r8)
 800a3dc:	20000470 	.word	0x20000470

0800a3e0 <__malloc_unlock>:
 800a3e0:	b510      	push	{r4, lr}
 800a3e2:	4802      	ldr	r0, [pc, #8]	; (800a3ec <__malloc_unlock+0xc>)
 800a3e4:	f000 fc3a 	bl	800ac5c <__retarget_lock_release_recursive>
 800a3e8:	bd10      	pop	{r4, pc}
 800a3ea:	46c0      	nop			; (mov r8, r8)
 800a3ec:	20000470 	.word	0x20000470

0800a3f0 <_realloc_r>:
 800a3f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a3f2:	0007      	movs	r7, r0
 800a3f4:	000e      	movs	r6, r1
 800a3f6:	0014      	movs	r4, r2
 800a3f8:	2900      	cmp	r1, #0
 800a3fa:	d105      	bne.n	800a408 <_realloc_r+0x18>
 800a3fc:	0011      	movs	r1, r2
 800a3fe:	f7ff fd95 	bl	8009f2c <_malloc_r>
 800a402:	0005      	movs	r5, r0
 800a404:	0028      	movs	r0, r5
 800a406:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a408:	2a00      	cmp	r2, #0
 800a40a:	d103      	bne.n	800a414 <_realloc_r+0x24>
 800a40c:	f7ff fd22 	bl	8009e54 <_free_r>
 800a410:	0025      	movs	r5, r4
 800a412:	e7f7      	b.n	800a404 <_realloc_r+0x14>
 800a414:	f000 fc90 	bl	800ad38 <_malloc_usable_size_r>
 800a418:	9001      	str	r0, [sp, #4]
 800a41a:	4284      	cmp	r4, r0
 800a41c:	d803      	bhi.n	800a426 <_realloc_r+0x36>
 800a41e:	0035      	movs	r5, r6
 800a420:	0843      	lsrs	r3, r0, #1
 800a422:	42a3      	cmp	r3, r4
 800a424:	d3ee      	bcc.n	800a404 <_realloc_r+0x14>
 800a426:	0021      	movs	r1, r4
 800a428:	0038      	movs	r0, r7
 800a42a:	f7ff fd7f 	bl	8009f2c <_malloc_r>
 800a42e:	1e05      	subs	r5, r0, #0
 800a430:	d0e8      	beq.n	800a404 <_realloc_r+0x14>
 800a432:	9b01      	ldr	r3, [sp, #4]
 800a434:	0022      	movs	r2, r4
 800a436:	429c      	cmp	r4, r3
 800a438:	d900      	bls.n	800a43c <_realloc_r+0x4c>
 800a43a:	001a      	movs	r2, r3
 800a43c:	0031      	movs	r1, r6
 800a43e:	0028      	movs	r0, r5
 800a440:	f7ff f809 	bl	8009456 <memcpy>
 800a444:	0031      	movs	r1, r6
 800a446:	0038      	movs	r0, r7
 800a448:	f7ff fd04 	bl	8009e54 <_free_r>
 800a44c:	e7da      	b.n	800a404 <_realloc_r+0x14>

0800a44e <__sfputc_r>:
 800a44e:	6893      	ldr	r3, [r2, #8]
 800a450:	b510      	push	{r4, lr}
 800a452:	3b01      	subs	r3, #1
 800a454:	6093      	str	r3, [r2, #8]
 800a456:	2b00      	cmp	r3, #0
 800a458:	da04      	bge.n	800a464 <__sfputc_r+0x16>
 800a45a:	6994      	ldr	r4, [r2, #24]
 800a45c:	42a3      	cmp	r3, r4
 800a45e:	db07      	blt.n	800a470 <__sfputc_r+0x22>
 800a460:	290a      	cmp	r1, #10
 800a462:	d005      	beq.n	800a470 <__sfputc_r+0x22>
 800a464:	6813      	ldr	r3, [r2, #0]
 800a466:	1c58      	adds	r0, r3, #1
 800a468:	6010      	str	r0, [r2, #0]
 800a46a:	7019      	strb	r1, [r3, #0]
 800a46c:	0008      	movs	r0, r1
 800a46e:	bd10      	pop	{r4, pc}
 800a470:	f000 f94e 	bl	800a710 <__swbuf_r>
 800a474:	0001      	movs	r1, r0
 800a476:	e7f9      	b.n	800a46c <__sfputc_r+0x1e>

0800a478 <__sfputs_r>:
 800a478:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a47a:	0006      	movs	r6, r0
 800a47c:	000f      	movs	r7, r1
 800a47e:	0014      	movs	r4, r2
 800a480:	18d5      	adds	r5, r2, r3
 800a482:	42ac      	cmp	r4, r5
 800a484:	d101      	bne.n	800a48a <__sfputs_r+0x12>
 800a486:	2000      	movs	r0, #0
 800a488:	e007      	b.n	800a49a <__sfputs_r+0x22>
 800a48a:	7821      	ldrb	r1, [r4, #0]
 800a48c:	003a      	movs	r2, r7
 800a48e:	0030      	movs	r0, r6
 800a490:	f7ff ffdd 	bl	800a44e <__sfputc_r>
 800a494:	3401      	adds	r4, #1
 800a496:	1c43      	adds	r3, r0, #1
 800a498:	d1f3      	bne.n	800a482 <__sfputs_r+0xa>
 800a49a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a49c <_vfiprintf_r>:
 800a49c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a49e:	b0a1      	sub	sp, #132	; 0x84
 800a4a0:	0006      	movs	r6, r0
 800a4a2:	000c      	movs	r4, r1
 800a4a4:	001f      	movs	r7, r3
 800a4a6:	9203      	str	r2, [sp, #12]
 800a4a8:	2800      	cmp	r0, #0
 800a4aa:	d004      	beq.n	800a4b6 <_vfiprintf_r+0x1a>
 800a4ac:	6983      	ldr	r3, [r0, #24]
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	d101      	bne.n	800a4b6 <_vfiprintf_r+0x1a>
 800a4b2:	f000 fb31 	bl	800ab18 <__sinit>
 800a4b6:	4b8e      	ldr	r3, [pc, #568]	; (800a6f0 <_vfiprintf_r+0x254>)
 800a4b8:	429c      	cmp	r4, r3
 800a4ba:	d11c      	bne.n	800a4f6 <_vfiprintf_r+0x5a>
 800a4bc:	6874      	ldr	r4, [r6, #4]
 800a4be:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a4c0:	07db      	lsls	r3, r3, #31
 800a4c2:	d405      	bmi.n	800a4d0 <_vfiprintf_r+0x34>
 800a4c4:	89a3      	ldrh	r3, [r4, #12]
 800a4c6:	059b      	lsls	r3, r3, #22
 800a4c8:	d402      	bmi.n	800a4d0 <_vfiprintf_r+0x34>
 800a4ca:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a4cc:	f000 fbc5 	bl	800ac5a <__retarget_lock_acquire_recursive>
 800a4d0:	89a3      	ldrh	r3, [r4, #12]
 800a4d2:	071b      	lsls	r3, r3, #28
 800a4d4:	d502      	bpl.n	800a4dc <_vfiprintf_r+0x40>
 800a4d6:	6923      	ldr	r3, [r4, #16]
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d11d      	bne.n	800a518 <_vfiprintf_r+0x7c>
 800a4dc:	0021      	movs	r1, r4
 800a4de:	0030      	movs	r0, r6
 800a4e0:	f000 f96c 	bl	800a7bc <__swsetup_r>
 800a4e4:	2800      	cmp	r0, #0
 800a4e6:	d017      	beq.n	800a518 <_vfiprintf_r+0x7c>
 800a4e8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a4ea:	07db      	lsls	r3, r3, #31
 800a4ec:	d50d      	bpl.n	800a50a <_vfiprintf_r+0x6e>
 800a4ee:	2001      	movs	r0, #1
 800a4f0:	4240      	negs	r0, r0
 800a4f2:	b021      	add	sp, #132	; 0x84
 800a4f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a4f6:	4b7f      	ldr	r3, [pc, #508]	; (800a6f4 <_vfiprintf_r+0x258>)
 800a4f8:	429c      	cmp	r4, r3
 800a4fa:	d101      	bne.n	800a500 <_vfiprintf_r+0x64>
 800a4fc:	68b4      	ldr	r4, [r6, #8]
 800a4fe:	e7de      	b.n	800a4be <_vfiprintf_r+0x22>
 800a500:	4b7d      	ldr	r3, [pc, #500]	; (800a6f8 <_vfiprintf_r+0x25c>)
 800a502:	429c      	cmp	r4, r3
 800a504:	d1db      	bne.n	800a4be <_vfiprintf_r+0x22>
 800a506:	68f4      	ldr	r4, [r6, #12]
 800a508:	e7d9      	b.n	800a4be <_vfiprintf_r+0x22>
 800a50a:	89a3      	ldrh	r3, [r4, #12]
 800a50c:	059b      	lsls	r3, r3, #22
 800a50e:	d4ee      	bmi.n	800a4ee <_vfiprintf_r+0x52>
 800a510:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a512:	f000 fba3 	bl	800ac5c <__retarget_lock_release_recursive>
 800a516:	e7ea      	b.n	800a4ee <_vfiprintf_r+0x52>
 800a518:	2300      	movs	r3, #0
 800a51a:	ad08      	add	r5, sp, #32
 800a51c:	616b      	str	r3, [r5, #20]
 800a51e:	3320      	adds	r3, #32
 800a520:	766b      	strb	r3, [r5, #25]
 800a522:	3310      	adds	r3, #16
 800a524:	76ab      	strb	r3, [r5, #26]
 800a526:	9707      	str	r7, [sp, #28]
 800a528:	9f03      	ldr	r7, [sp, #12]
 800a52a:	783b      	ldrb	r3, [r7, #0]
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d001      	beq.n	800a534 <_vfiprintf_r+0x98>
 800a530:	2b25      	cmp	r3, #37	; 0x25
 800a532:	d14e      	bne.n	800a5d2 <_vfiprintf_r+0x136>
 800a534:	9b03      	ldr	r3, [sp, #12]
 800a536:	1afb      	subs	r3, r7, r3
 800a538:	9305      	str	r3, [sp, #20]
 800a53a:	9b03      	ldr	r3, [sp, #12]
 800a53c:	429f      	cmp	r7, r3
 800a53e:	d00d      	beq.n	800a55c <_vfiprintf_r+0xc0>
 800a540:	9b05      	ldr	r3, [sp, #20]
 800a542:	0021      	movs	r1, r4
 800a544:	0030      	movs	r0, r6
 800a546:	9a03      	ldr	r2, [sp, #12]
 800a548:	f7ff ff96 	bl	800a478 <__sfputs_r>
 800a54c:	1c43      	adds	r3, r0, #1
 800a54e:	d100      	bne.n	800a552 <_vfiprintf_r+0xb6>
 800a550:	e0b5      	b.n	800a6be <_vfiprintf_r+0x222>
 800a552:	696a      	ldr	r2, [r5, #20]
 800a554:	9b05      	ldr	r3, [sp, #20]
 800a556:	4694      	mov	ip, r2
 800a558:	4463      	add	r3, ip
 800a55a:	616b      	str	r3, [r5, #20]
 800a55c:	783b      	ldrb	r3, [r7, #0]
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d100      	bne.n	800a564 <_vfiprintf_r+0xc8>
 800a562:	e0ac      	b.n	800a6be <_vfiprintf_r+0x222>
 800a564:	2201      	movs	r2, #1
 800a566:	1c7b      	adds	r3, r7, #1
 800a568:	9303      	str	r3, [sp, #12]
 800a56a:	2300      	movs	r3, #0
 800a56c:	4252      	negs	r2, r2
 800a56e:	606a      	str	r2, [r5, #4]
 800a570:	a904      	add	r1, sp, #16
 800a572:	3254      	adds	r2, #84	; 0x54
 800a574:	1852      	adds	r2, r2, r1
 800a576:	602b      	str	r3, [r5, #0]
 800a578:	60eb      	str	r3, [r5, #12]
 800a57a:	60ab      	str	r3, [r5, #8]
 800a57c:	7013      	strb	r3, [r2, #0]
 800a57e:	65ab      	str	r3, [r5, #88]	; 0x58
 800a580:	9b03      	ldr	r3, [sp, #12]
 800a582:	2205      	movs	r2, #5
 800a584:	7819      	ldrb	r1, [r3, #0]
 800a586:	485d      	ldr	r0, [pc, #372]	; (800a6fc <_vfiprintf_r+0x260>)
 800a588:	f7fe ff5a 	bl	8009440 <memchr>
 800a58c:	9b03      	ldr	r3, [sp, #12]
 800a58e:	1c5f      	adds	r7, r3, #1
 800a590:	2800      	cmp	r0, #0
 800a592:	d120      	bne.n	800a5d6 <_vfiprintf_r+0x13a>
 800a594:	682a      	ldr	r2, [r5, #0]
 800a596:	06d3      	lsls	r3, r2, #27
 800a598:	d504      	bpl.n	800a5a4 <_vfiprintf_r+0x108>
 800a59a:	2353      	movs	r3, #83	; 0x53
 800a59c:	a904      	add	r1, sp, #16
 800a59e:	185b      	adds	r3, r3, r1
 800a5a0:	2120      	movs	r1, #32
 800a5a2:	7019      	strb	r1, [r3, #0]
 800a5a4:	0713      	lsls	r3, r2, #28
 800a5a6:	d504      	bpl.n	800a5b2 <_vfiprintf_r+0x116>
 800a5a8:	2353      	movs	r3, #83	; 0x53
 800a5aa:	a904      	add	r1, sp, #16
 800a5ac:	185b      	adds	r3, r3, r1
 800a5ae:	212b      	movs	r1, #43	; 0x2b
 800a5b0:	7019      	strb	r1, [r3, #0]
 800a5b2:	9b03      	ldr	r3, [sp, #12]
 800a5b4:	781b      	ldrb	r3, [r3, #0]
 800a5b6:	2b2a      	cmp	r3, #42	; 0x2a
 800a5b8:	d016      	beq.n	800a5e8 <_vfiprintf_r+0x14c>
 800a5ba:	2100      	movs	r1, #0
 800a5bc:	68eb      	ldr	r3, [r5, #12]
 800a5be:	9f03      	ldr	r7, [sp, #12]
 800a5c0:	783a      	ldrb	r2, [r7, #0]
 800a5c2:	1c78      	adds	r0, r7, #1
 800a5c4:	3a30      	subs	r2, #48	; 0x30
 800a5c6:	4684      	mov	ip, r0
 800a5c8:	2a09      	cmp	r2, #9
 800a5ca:	d94f      	bls.n	800a66c <_vfiprintf_r+0x1d0>
 800a5cc:	2900      	cmp	r1, #0
 800a5ce:	d111      	bne.n	800a5f4 <_vfiprintf_r+0x158>
 800a5d0:	e017      	b.n	800a602 <_vfiprintf_r+0x166>
 800a5d2:	3701      	adds	r7, #1
 800a5d4:	e7a9      	b.n	800a52a <_vfiprintf_r+0x8e>
 800a5d6:	4b49      	ldr	r3, [pc, #292]	; (800a6fc <_vfiprintf_r+0x260>)
 800a5d8:	682a      	ldr	r2, [r5, #0]
 800a5da:	1ac0      	subs	r0, r0, r3
 800a5dc:	2301      	movs	r3, #1
 800a5de:	4083      	lsls	r3, r0
 800a5e0:	4313      	orrs	r3, r2
 800a5e2:	602b      	str	r3, [r5, #0]
 800a5e4:	9703      	str	r7, [sp, #12]
 800a5e6:	e7cb      	b.n	800a580 <_vfiprintf_r+0xe4>
 800a5e8:	9b07      	ldr	r3, [sp, #28]
 800a5ea:	1d19      	adds	r1, r3, #4
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	9107      	str	r1, [sp, #28]
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	db01      	blt.n	800a5f8 <_vfiprintf_r+0x15c>
 800a5f4:	930b      	str	r3, [sp, #44]	; 0x2c
 800a5f6:	e004      	b.n	800a602 <_vfiprintf_r+0x166>
 800a5f8:	425b      	negs	r3, r3
 800a5fa:	60eb      	str	r3, [r5, #12]
 800a5fc:	2302      	movs	r3, #2
 800a5fe:	4313      	orrs	r3, r2
 800a600:	602b      	str	r3, [r5, #0]
 800a602:	783b      	ldrb	r3, [r7, #0]
 800a604:	2b2e      	cmp	r3, #46	; 0x2e
 800a606:	d10a      	bne.n	800a61e <_vfiprintf_r+0x182>
 800a608:	787b      	ldrb	r3, [r7, #1]
 800a60a:	2b2a      	cmp	r3, #42	; 0x2a
 800a60c:	d137      	bne.n	800a67e <_vfiprintf_r+0x1e2>
 800a60e:	9b07      	ldr	r3, [sp, #28]
 800a610:	3702      	adds	r7, #2
 800a612:	1d1a      	adds	r2, r3, #4
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	9207      	str	r2, [sp, #28]
 800a618:	2b00      	cmp	r3, #0
 800a61a:	db2d      	blt.n	800a678 <_vfiprintf_r+0x1dc>
 800a61c:	9309      	str	r3, [sp, #36]	; 0x24
 800a61e:	2203      	movs	r2, #3
 800a620:	7839      	ldrb	r1, [r7, #0]
 800a622:	4837      	ldr	r0, [pc, #220]	; (800a700 <_vfiprintf_r+0x264>)
 800a624:	f7fe ff0c 	bl	8009440 <memchr>
 800a628:	2800      	cmp	r0, #0
 800a62a:	d007      	beq.n	800a63c <_vfiprintf_r+0x1a0>
 800a62c:	4b34      	ldr	r3, [pc, #208]	; (800a700 <_vfiprintf_r+0x264>)
 800a62e:	682a      	ldr	r2, [r5, #0]
 800a630:	1ac0      	subs	r0, r0, r3
 800a632:	2340      	movs	r3, #64	; 0x40
 800a634:	4083      	lsls	r3, r0
 800a636:	4313      	orrs	r3, r2
 800a638:	3701      	adds	r7, #1
 800a63a:	602b      	str	r3, [r5, #0]
 800a63c:	7839      	ldrb	r1, [r7, #0]
 800a63e:	1c7b      	adds	r3, r7, #1
 800a640:	2206      	movs	r2, #6
 800a642:	4830      	ldr	r0, [pc, #192]	; (800a704 <_vfiprintf_r+0x268>)
 800a644:	9303      	str	r3, [sp, #12]
 800a646:	7629      	strb	r1, [r5, #24]
 800a648:	f7fe fefa 	bl	8009440 <memchr>
 800a64c:	2800      	cmp	r0, #0
 800a64e:	d045      	beq.n	800a6dc <_vfiprintf_r+0x240>
 800a650:	4b2d      	ldr	r3, [pc, #180]	; (800a708 <_vfiprintf_r+0x26c>)
 800a652:	2b00      	cmp	r3, #0
 800a654:	d127      	bne.n	800a6a6 <_vfiprintf_r+0x20a>
 800a656:	2207      	movs	r2, #7
 800a658:	9b07      	ldr	r3, [sp, #28]
 800a65a:	3307      	adds	r3, #7
 800a65c:	4393      	bics	r3, r2
 800a65e:	3308      	adds	r3, #8
 800a660:	9307      	str	r3, [sp, #28]
 800a662:	696b      	ldr	r3, [r5, #20]
 800a664:	9a04      	ldr	r2, [sp, #16]
 800a666:	189b      	adds	r3, r3, r2
 800a668:	616b      	str	r3, [r5, #20]
 800a66a:	e75d      	b.n	800a528 <_vfiprintf_r+0x8c>
 800a66c:	210a      	movs	r1, #10
 800a66e:	434b      	muls	r3, r1
 800a670:	4667      	mov	r7, ip
 800a672:	189b      	adds	r3, r3, r2
 800a674:	3909      	subs	r1, #9
 800a676:	e7a3      	b.n	800a5c0 <_vfiprintf_r+0x124>
 800a678:	2301      	movs	r3, #1
 800a67a:	425b      	negs	r3, r3
 800a67c:	e7ce      	b.n	800a61c <_vfiprintf_r+0x180>
 800a67e:	2300      	movs	r3, #0
 800a680:	001a      	movs	r2, r3
 800a682:	3701      	adds	r7, #1
 800a684:	606b      	str	r3, [r5, #4]
 800a686:	7839      	ldrb	r1, [r7, #0]
 800a688:	1c78      	adds	r0, r7, #1
 800a68a:	3930      	subs	r1, #48	; 0x30
 800a68c:	4684      	mov	ip, r0
 800a68e:	2909      	cmp	r1, #9
 800a690:	d903      	bls.n	800a69a <_vfiprintf_r+0x1fe>
 800a692:	2b00      	cmp	r3, #0
 800a694:	d0c3      	beq.n	800a61e <_vfiprintf_r+0x182>
 800a696:	9209      	str	r2, [sp, #36]	; 0x24
 800a698:	e7c1      	b.n	800a61e <_vfiprintf_r+0x182>
 800a69a:	230a      	movs	r3, #10
 800a69c:	435a      	muls	r2, r3
 800a69e:	4667      	mov	r7, ip
 800a6a0:	1852      	adds	r2, r2, r1
 800a6a2:	3b09      	subs	r3, #9
 800a6a4:	e7ef      	b.n	800a686 <_vfiprintf_r+0x1ea>
 800a6a6:	ab07      	add	r3, sp, #28
 800a6a8:	9300      	str	r3, [sp, #0]
 800a6aa:	0022      	movs	r2, r4
 800a6ac:	0029      	movs	r1, r5
 800a6ae:	0030      	movs	r0, r6
 800a6b0:	4b16      	ldr	r3, [pc, #88]	; (800a70c <_vfiprintf_r+0x270>)
 800a6b2:	f7fb ffd5 	bl	8006660 <_printf_float>
 800a6b6:	9004      	str	r0, [sp, #16]
 800a6b8:	9b04      	ldr	r3, [sp, #16]
 800a6ba:	3301      	adds	r3, #1
 800a6bc:	d1d1      	bne.n	800a662 <_vfiprintf_r+0x1c6>
 800a6be:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a6c0:	07db      	lsls	r3, r3, #31
 800a6c2:	d405      	bmi.n	800a6d0 <_vfiprintf_r+0x234>
 800a6c4:	89a3      	ldrh	r3, [r4, #12]
 800a6c6:	059b      	lsls	r3, r3, #22
 800a6c8:	d402      	bmi.n	800a6d0 <_vfiprintf_r+0x234>
 800a6ca:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a6cc:	f000 fac6 	bl	800ac5c <__retarget_lock_release_recursive>
 800a6d0:	89a3      	ldrh	r3, [r4, #12]
 800a6d2:	065b      	lsls	r3, r3, #25
 800a6d4:	d500      	bpl.n	800a6d8 <_vfiprintf_r+0x23c>
 800a6d6:	e70a      	b.n	800a4ee <_vfiprintf_r+0x52>
 800a6d8:	980d      	ldr	r0, [sp, #52]	; 0x34
 800a6da:	e70a      	b.n	800a4f2 <_vfiprintf_r+0x56>
 800a6dc:	ab07      	add	r3, sp, #28
 800a6de:	9300      	str	r3, [sp, #0]
 800a6e0:	0022      	movs	r2, r4
 800a6e2:	0029      	movs	r1, r5
 800a6e4:	0030      	movs	r0, r6
 800a6e6:	4b09      	ldr	r3, [pc, #36]	; (800a70c <_vfiprintf_r+0x270>)
 800a6e8:	f7fc fa6c 	bl	8006bc4 <_printf_i>
 800a6ec:	e7e3      	b.n	800a6b6 <_vfiprintf_r+0x21a>
 800a6ee:	46c0      	nop			; (mov r8, r8)
 800a6f0:	0800b504 	.word	0x0800b504
 800a6f4:	0800b524 	.word	0x0800b524
 800a6f8:	0800b4e4 	.word	0x0800b4e4
 800a6fc:	0800b494 	.word	0x0800b494
 800a700:	0800b49a 	.word	0x0800b49a
 800a704:	0800b49e 	.word	0x0800b49e
 800a708:	08006661 	.word	0x08006661
 800a70c:	0800a479 	.word	0x0800a479

0800a710 <__swbuf_r>:
 800a710:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a712:	0005      	movs	r5, r0
 800a714:	000e      	movs	r6, r1
 800a716:	0014      	movs	r4, r2
 800a718:	2800      	cmp	r0, #0
 800a71a:	d004      	beq.n	800a726 <__swbuf_r+0x16>
 800a71c:	6983      	ldr	r3, [r0, #24]
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d101      	bne.n	800a726 <__swbuf_r+0x16>
 800a722:	f000 f9f9 	bl	800ab18 <__sinit>
 800a726:	4b22      	ldr	r3, [pc, #136]	; (800a7b0 <__swbuf_r+0xa0>)
 800a728:	429c      	cmp	r4, r3
 800a72a:	d12e      	bne.n	800a78a <__swbuf_r+0x7a>
 800a72c:	686c      	ldr	r4, [r5, #4]
 800a72e:	69a3      	ldr	r3, [r4, #24]
 800a730:	60a3      	str	r3, [r4, #8]
 800a732:	89a3      	ldrh	r3, [r4, #12]
 800a734:	071b      	lsls	r3, r3, #28
 800a736:	d532      	bpl.n	800a79e <__swbuf_r+0x8e>
 800a738:	6923      	ldr	r3, [r4, #16]
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d02f      	beq.n	800a79e <__swbuf_r+0x8e>
 800a73e:	6823      	ldr	r3, [r4, #0]
 800a740:	6922      	ldr	r2, [r4, #16]
 800a742:	b2f7      	uxtb	r7, r6
 800a744:	1a98      	subs	r0, r3, r2
 800a746:	6963      	ldr	r3, [r4, #20]
 800a748:	b2f6      	uxtb	r6, r6
 800a74a:	4283      	cmp	r3, r0
 800a74c:	dc05      	bgt.n	800a75a <__swbuf_r+0x4a>
 800a74e:	0021      	movs	r1, r4
 800a750:	0028      	movs	r0, r5
 800a752:	f000 f93f 	bl	800a9d4 <_fflush_r>
 800a756:	2800      	cmp	r0, #0
 800a758:	d127      	bne.n	800a7aa <__swbuf_r+0x9a>
 800a75a:	68a3      	ldr	r3, [r4, #8]
 800a75c:	3001      	adds	r0, #1
 800a75e:	3b01      	subs	r3, #1
 800a760:	60a3      	str	r3, [r4, #8]
 800a762:	6823      	ldr	r3, [r4, #0]
 800a764:	1c5a      	adds	r2, r3, #1
 800a766:	6022      	str	r2, [r4, #0]
 800a768:	701f      	strb	r7, [r3, #0]
 800a76a:	6963      	ldr	r3, [r4, #20]
 800a76c:	4283      	cmp	r3, r0
 800a76e:	d004      	beq.n	800a77a <__swbuf_r+0x6a>
 800a770:	89a3      	ldrh	r3, [r4, #12]
 800a772:	07db      	lsls	r3, r3, #31
 800a774:	d507      	bpl.n	800a786 <__swbuf_r+0x76>
 800a776:	2e0a      	cmp	r6, #10
 800a778:	d105      	bne.n	800a786 <__swbuf_r+0x76>
 800a77a:	0021      	movs	r1, r4
 800a77c:	0028      	movs	r0, r5
 800a77e:	f000 f929 	bl	800a9d4 <_fflush_r>
 800a782:	2800      	cmp	r0, #0
 800a784:	d111      	bne.n	800a7aa <__swbuf_r+0x9a>
 800a786:	0030      	movs	r0, r6
 800a788:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a78a:	4b0a      	ldr	r3, [pc, #40]	; (800a7b4 <__swbuf_r+0xa4>)
 800a78c:	429c      	cmp	r4, r3
 800a78e:	d101      	bne.n	800a794 <__swbuf_r+0x84>
 800a790:	68ac      	ldr	r4, [r5, #8]
 800a792:	e7cc      	b.n	800a72e <__swbuf_r+0x1e>
 800a794:	4b08      	ldr	r3, [pc, #32]	; (800a7b8 <__swbuf_r+0xa8>)
 800a796:	429c      	cmp	r4, r3
 800a798:	d1c9      	bne.n	800a72e <__swbuf_r+0x1e>
 800a79a:	68ec      	ldr	r4, [r5, #12]
 800a79c:	e7c7      	b.n	800a72e <__swbuf_r+0x1e>
 800a79e:	0021      	movs	r1, r4
 800a7a0:	0028      	movs	r0, r5
 800a7a2:	f000 f80b 	bl	800a7bc <__swsetup_r>
 800a7a6:	2800      	cmp	r0, #0
 800a7a8:	d0c9      	beq.n	800a73e <__swbuf_r+0x2e>
 800a7aa:	2601      	movs	r6, #1
 800a7ac:	4276      	negs	r6, r6
 800a7ae:	e7ea      	b.n	800a786 <__swbuf_r+0x76>
 800a7b0:	0800b504 	.word	0x0800b504
 800a7b4:	0800b524 	.word	0x0800b524
 800a7b8:	0800b4e4 	.word	0x0800b4e4

0800a7bc <__swsetup_r>:
 800a7bc:	4b37      	ldr	r3, [pc, #220]	; (800a89c <__swsetup_r+0xe0>)
 800a7be:	b570      	push	{r4, r5, r6, lr}
 800a7c0:	681d      	ldr	r5, [r3, #0]
 800a7c2:	0006      	movs	r6, r0
 800a7c4:	000c      	movs	r4, r1
 800a7c6:	2d00      	cmp	r5, #0
 800a7c8:	d005      	beq.n	800a7d6 <__swsetup_r+0x1a>
 800a7ca:	69ab      	ldr	r3, [r5, #24]
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d102      	bne.n	800a7d6 <__swsetup_r+0x1a>
 800a7d0:	0028      	movs	r0, r5
 800a7d2:	f000 f9a1 	bl	800ab18 <__sinit>
 800a7d6:	4b32      	ldr	r3, [pc, #200]	; (800a8a0 <__swsetup_r+0xe4>)
 800a7d8:	429c      	cmp	r4, r3
 800a7da:	d10f      	bne.n	800a7fc <__swsetup_r+0x40>
 800a7dc:	686c      	ldr	r4, [r5, #4]
 800a7de:	230c      	movs	r3, #12
 800a7e0:	5ee2      	ldrsh	r2, [r4, r3]
 800a7e2:	b293      	uxth	r3, r2
 800a7e4:	0711      	lsls	r1, r2, #28
 800a7e6:	d42d      	bmi.n	800a844 <__swsetup_r+0x88>
 800a7e8:	06d9      	lsls	r1, r3, #27
 800a7ea:	d411      	bmi.n	800a810 <__swsetup_r+0x54>
 800a7ec:	2309      	movs	r3, #9
 800a7ee:	2001      	movs	r0, #1
 800a7f0:	6033      	str	r3, [r6, #0]
 800a7f2:	3337      	adds	r3, #55	; 0x37
 800a7f4:	4313      	orrs	r3, r2
 800a7f6:	81a3      	strh	r3, [r4, #12]
 800a7f8:	4240      	negs	r0, r0
 800a7fa:	bd70      	pop	{r4, r5, r6, pc}
 800a7fc:	4b29      	ldr	r3, [pc, #164]	; (800a8a4 <__swsetup_r+0xe8>)
 800a7fe:	429c      	cmp	r4, r3
 800a800:	d101      	bne.n	800a806 <__swsetup_r+0x4a>
 800a802:	68ac      	ldr	r4, [r5, #8]
 800a804:	e7eb      	b.n	800a7de <__swsetup_r+0x22>
 800a806:	4b28      	ldr	r3, [pc, #160]	; (800a8a8 <__swsetup_r+0xec>)
 800a808:	429c      	cmp	r4, r3
 800a80a:	d1e8      	bne.n	800a7de <__swsetup_r+0x22>
 800a80c:	68ec      	ldr	r4, [r5, #12]
 800a80e:	e7e6      	b.n	800a7de <__swsetup_r+0x22>
 800a810:	075b      	lsls	r3, r3, #29
 800a812:	d513      	bpl.n	800a83c <__swsetup_r+0x80>
 800a814:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a816:	2900      	cmp	r1, #0
 800a818:	d008      	beq.n	800a82c <__swsetup_r+0x70>
 800a81a:	0023      	movs	r3, r4
 800a81c:	3344      	adds	r3, #68	; 0x44
 800a81e:	4299      	cmp	r1, r3
 800a820:	d002      	beq.n	800a828 <__swsetup_r+0x6c>
 800a822:	0030      	movs	r0, r6
 800a824:	f7ff fb16 	bl	8009e54 <_free_r>
 800a828:	2300      	movs	r3, #0
 800a82a:	6363      	str	r3, [r4, #52]	; 0x34
 800a82c:	2224      	movs	r2, #36	; 0x24
 800a82e:	89a3      	ldrh	r3, [r4, #12]
 800a830:	4393      	bics	r3, r2
 800a832:	81a3      	strh	r3, [r4, #12]
 800a834:	2300      	movs	r3, #0
 800a836:	6063      	str	r3, [r4, #4]
 800a838:	6923      	ldr	r3, [r4, #16]
 800a83a:	6023      	str	r3, [r4, #0]
 800a83c:	2308      	movs	r3, #8
 800a83e:	89a2      	ldrh	r2, [r4, #12]
 800a840:	4313      	orrs	r3, r2
 800a842:	81a3      	strh	r3, [r4, #12]
 800a844:	6923      	ldr	r3, [r4, #16]
 800a846:	2b00      	cmp	r3, #0
 800a848:	d10b      	bne.n	800a862 <__swsetup_r+0xa6>
 800a84a:	21a0      	movs	r1, #160	; 0xa0
 800a84c:	2280      	movs	r2, #128	; 0x80
 800a84e:	89a3      	ldrh	r3, [r4, #12]
 800a850:	0089      	lsls	r1, r1, #2
 800a852:	0092      	lsls	r2, r2, #2
 800a854:	400b      	ands	r3, r1
 800a856:	4293      	cmp	r3, r2
 800a858:	d003      	beq.n	800a862 <__swsetup_r+0xa6>
 800a85a:	0021      	movs	r1, r4
 800a85c:	0030      	movs	r0, r6
 800a85e:	f000 fa27 	bl	800acb0 <__smakebuf_r>
 800a862:	220c      	movs	r2, #12
 800a864:	5ea3      	ldrsh	r3, [r4, r2]
 800a866:	2001      	movs	r0, #1
 800a868:	001a      	movs	r2, r3
 800a86a:	b299      	uxth	r1, r3
 800a86c:	4002      	ands	r2, r0
 800a86e:	4203      	tst	r3, r0
 800a870:	d00f      	beq.n	800a892 <__swsetup_r+0xd6>
 800a872:	2200      	movs	r2, #0
 800a874:	60a2      	str	r2, [r4, #8]
 800a876:	6962      	ldr	r2, [r4, #20]
 800a878:	4252      	negs	r2, r2
 800a87a:	61a2      	str	r2, [r4, #24]
 800a87c:	2000      	movs	r0, #0
 800a87e:	6922      	ldr	r2, [r4, #16]
 800a880:	4282      	cmp	r2, r0
 800a882:	d1ba      	bne.n	800a7fa <__swsetup_r+0x3e>
 800a884:	060a      	lsls	r2, r1, #24
 800a886:	d5b8      	bpl.n	800a7fa <__swsetup_r+0x3e>
 800a888:	2240      	movs	r2, #64	; 0x40
 800a88a:	4313      	orrs	r3, r2
 800a88c:	81a3      	strh	r3, [r4, #12]
 800a88e:	3801      	subs	r0, #1
 800a890:	e7b3      	b.n	800a7fa <__swsetup_r+0x3e>
 800a892:	0788      	lsls	r0, r1, #30
 800a894:	d400      	bmi.n	800a898 <__swsetup_r+0xdc>
 800a896:	6962      	ldr	r2, [r4, #20]
 800a898:	60a2      	str	r2, [r4, #8]
 800a89a:	e7ef      	b.n	800a87c <__swsetup_r+0xc0>
 800a89c:	20000004 	.word	0x20000004
 800a8a0:	0800b504 	.word	0x0800b504
 800a8a4:	0800b524 	.word	0x0800b524
 800a8a8:	0800b4e4 	.word	0x0800b4e4

0800a8ac <abort>:
 800a8ac:	2006      	movs	r0, #6
 800a8ae:	b510      	push	{r4, lr}
 800a8b0:	f000 fa74 	bl	800ad9c <raise>
 800a8b4:	2001      	movs	r0, #1
 800a8b6:	f7f9 f92f 	bl	8003b18 <_exit>
	...

0800a8bc <__sflush_r>:
 800a8bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a8be:	898b      	ldrh	r3, [r1, #12]
 800a8c0:	0005      	movs	r5, r0
 800a8c2:	000c      	movs	r4, r1
 800a8c4:	071a      	lsls	r2, r3, #28
 800a8c6:	d45f      	bmi.n	800a988 <__sflush_r+0xcc>
 800a8c8:	684a      	ldr	r2, [r1, #4]
 800a8ca:	2a00      	cmp	r2, #0
 800a8cc:	dc04      	bgt.n	800a8d8 <__sflush_r+0x1c>
 800a8ce:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800a8d0:	2a00      	cmp	r2, #0
 800a8d2:	dc01      	bgt.n	800a8d8 <__sflush_r+0x1c>
 800a8d4:	2000      	movs	r0, #0
 800a8d6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a8d8:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800a8da:	2f00      	cmp	r7, #0
 800a8dc:	d0fa      	beq.n	800a8d4 <__sflush_r+0x18>
 800a8de:	2200      	movs	r2, #0
 800a8e0:	2180      	movs	r1, #128	; 0x80
 800a8e2:	682e      	ldr	r6, [r5, #0]
 800a8e4:	602a      	str	r2, [r5, #0]
 800a8e6:	001a      	movs	r2, r3
 800a8e8:	0149      	lsls	r1, r1, #5
 800a8ea:	400a      	ands	r2, r1
 800a8ec:	420b      	tst	r3, r1
 800a8ee:	d034      	beq.n	800a95a <__sflush_r+0x9e>
 800a8f0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a8f2:	89a3      	ldrh	r3, [r4, #12]
 800a8f4:	075b      	lsls	r3, r3, #29
 800a8f6:	d506      	bpl.n	800a906 <__sflush_r+0x4a>
 800a8f8:	6863      	ldr	r3, [r4, #4]
 800a8fa:	1ac0      	subs	r0, r0, r3
 800a8fc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d001      	beq.n	800a906 <__sflush_r+0x4a>
 800a902:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a904:	1ac0      	subs	r0, r0, r3
 800a906:	0002      	movs	r2, r0
 800a908:	6a21      	ldr	r1, [r4, #32]
 800a90a:	2300      	movs	r3, #0
 800a90c:	0028      	movs	r0, r5
 800a90e:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800a910:	47b8      	blx	r7
 800a912:	89a1      	ldrh	r1, [r4, #12]
 800a914:	1c43      	adds	r3, r0, #1
 800a916:	d106      	bne.n	800a926 <__sflush_r+0x6a>
 800a918:	682b      	ldr	r3, [r5, #0]
 800a91a:	2b1d      	cmp	r3, #29
 800a91c:	d831      	bhi.n	800a982 <__sflush_r+0xc6>
 800a91e:	4a2c      	ldr	r2, [pc, #176]	; (800a9d0 <__sflush_r+0x114>)
 800a920:	40da      	lsrs	r2, r3
 800a922:	07d3      	lsls	r3, r2, #31
 800a924:	d52d      	bpl.n	800a982 <__sflush_r+0xc6>
 800a926:	2300      	movs	r3, #0
 800a928:	6063      	str	r3, [r4, #4]
 800a92a:	6923      	ldr	r3, [r4, #16]
 800a92c:	6023      	str	r3, [r4, #0]
 800a92e:	04cb      	lsls	r3, r1, #19
 800a930:	d505      	bpl.n	800a93e <__sflush_r+0x82>
 800a932:	1c43      	adds	r3, r0, #1
 800a934:	d102      	bne.n	800a93c <__sflush_r+0x80>
 800a936:	682b      	ldr	r3, [r5, #0]
 800a938:	2b00      	cmp	r3, #0
 800a93a:	d100      	bne.n	800a93e <__sflush_r+0x82>
 800a93c:	6560      	str	r0, [r4, #84]	; 0x54
 800a93e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a940:	602e      	str	r6, [r5, #0]
 800a942:	2900      	cmp	r1, #0
 800a944:	d0c6      	beq.n	800a8d4 <__sflush_r+0x18>
 800a946:	0023      	movs	r3, r4
 800a948:	3344      	adds	r3, #68	; 0x44
 800a94a:	4299      	cmp	r1, r3
 800a94c:	d002      	beq.n	800a954 <__sflush_r+0x98>
 800a94e:	0028      	movs	r0, r5
 800a950:	f7ff fa80 	bl	8009e54 <_free_r>
 800a954:	2000      	movs	r0, #0
 800a956:	6360      	str	r0, [r4, #52]	; 0x34
 800a958:	e7bd      	b.n	800a8d6 <__sflush_r+0x1a>
 800a95a:	2301      	movs	r3, #1
 800a95c:	0028      	movs	r0, r5
 800a95e:	6a21      	ldr	r1, [r4, #32]
 800a960:	47b8      	blx	r7
 800a962:	1c43      	adds	r3, r0, #1
 800a964:	d1c5      	bne.n	800a8f2 <__sflush_r+0x36>
 800a966:	682b      	ldr	r3, [r5, #0]
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d0c2      	beq.n	800a8f2 <__sflush_r+0x36>
 800a96c:	2b1d      	cmp	r3, #29
 800a96e:	d001      	beq.n	800a974 <__sflush_r+0xb8>
 800a970:	2b16      	cmp	r3, #22
 800a972:	d101      	bne.n	800a978 <__sflush_r+0xbc>
 800a974:	602e      	str	r6, [r5, #0]
 800a976:	e7ad      	b.n	800a8d4 <__sflush_r+0x18>
 800a978:	2340      	movs	r3, #64	; 0x40
 800a97a:	89a2      	ldrh	r2, [r4, #12]
 800a97c:	4313      	orrs	r3, r2
 800a97e:	81a3      	strh	r3, [r4, #12]
 800a980:	e7a9      	b.n	800a8d6 <__sflush_r+0x1a>
 800a982:	2340      	movs	r3, #64	; 0x40
 800a984:	430b      	orrs	r3, r1
 800a986:	e7fa      	b.n	800a97e <__sflush_r+0xc2>
 800a988:	690f      	ldr	r7, [r1, #16]
 800a98a:	2f00      	cmp	r7, #0
 800a98c:	d0a2      	beq.n	800a8d4 <__sflush_r+0x18>
 800a98e:	680a      	ldr	r2, [r1, #0]
 800a990:	600f      	str	r7, [r1, #0]
 800a992:	1bd2      	subs	r2, r2, r7
 800a994:	9201      	str	r2, [sp, #4]
 800a996:	2200      	movs	r2, #0
 800a998:	079b      	lsls	r3, r3, #30
 800a99a:	d100      	bne.n	800a99e <__sflush_r+0xe2>
 800a99c:	694a      	ldr	r2, [r1, #20]
 800a99e:	60a2      	str	r2, [r4, #8]
 800a9a0:	9b01      	ldr	r3, [sp, #4]
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	dc00      	bgt.n	800a9a8 <__sflush_r+0xec>
 800a9a6:	e795      	b.n	800a8d4 <__sflush_r+0x18>
 800a9a8:	003a      	movs	r2, r7
 800a9aa:	0028      	movs	r0, r5
 800a9ac:	9b01      	ldr	r3, [sp, #4]
 800a9ae:	6a21      	ldr	r1, [r4, #32]
 800a9b0:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a9b2:	47b0      	blx	r6
 800a9b4:	2800      	cmp	r0, #0
 800a9b6:	dc06      	bgt.n	800a9c6 <__sflush_r+0x10a>
 800a9b8:	2340      	movs	r3, #64	; 0x40
 800a9ba:	2001      	movs	r0, #1
 800a9bc:	89a2      	ldrh	r2, [r4, #12]
 800a9be:	4240      	negs	r0, r0
 800a9c0:	4313      	orrs	r3, r2
 800a9c2:	81a3      	strh	r3, [r4, #12]
 800a9c4:	e787      	b.n	800a8d6 <__sflush_r+0x1a>
 800a9c6:	9b01      	ldr	r3, [sp, #4]
 800a9c8:	183f      	adds	r7, r7, r0
 800a9ca:	1a1b      	subs	r3, r3, r0
 800a9cc:	9301      	str	r3, [sp, #4]
 800a9ce:	e7e7      	b.n	800a9a0 <__sflush_r+0xe4>
 800a9d0:	20400001 	.word	0x20400001

0800a9d4 <_fflush_r>:
 800a9d4:	690b      	ldr	r3, [r1, #16]
 800a9d6:	b570      	push	{r4, r5, r6, lr}
 800a9d8:	0005      	movs	r5, r0
 800a9da:	000c      	movs	r4, r1
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d102      	bne.n	800a9e6 <_fflush_r+0x12>
 800a9e0:	2500      	movs	r5, #0
 800a9e2:	0028      	movs	r0, r5
 800a9e4:	bd70      	pop	{r4, r5, r6, pc}
 800a9e6:	2800      	cmp	r0, #0
 800a9e8:	d004      	beq.n	800a9f4 <_fflush_r+0x20>
 800a9ea:	6983      	ldr	r3, [r0, #24]
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	d101      	bne.n	800a9f4 <_fflush_r+0x20>
 800a9f0:	f000 f892 	bl	800ab18 <__sinit>
 800a9f4:	4b14      	ldr	r3, [pc, #80]	; (800aa48 <_fflush_r+0x74>)
 800a9f6:	429c      	cmp	r4, r3
 800a9f8:	d11b      	bne.n	800aa32 <_fflush_r+0x5e>
 800a9fa:	686c      	ldr	r4, [r5, #4]
 800a9fc:	220c      	movs	r2, #12
 800a9fe:	5ea3      	ldrsh	r3, [r4, r2]
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d0ed      	beq.n	800a9e0 <_fflush_r+0xc>
 800aa04:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800aa06:	07d2      	lsls	r2, r2, #31
 800aa08:	d404      	bmi.n	800aa14 <_fflush_r+0x40>
 800aa0a:	059b      	lsls	r3, r3, #22
 800aa0c:	d402      	bmi.n	800aa14 <_fflush_r+0x40>
 800aa0e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aa10:	f000 f923 	bl	800ac5a <__retarget_lock_acquire_recursive>
 800aa14:	0028      	movs	r0, r5
 800aa16:	0021      	movs	r1, r4
 800aa18:	f7ff ff50 	bl	800a8bc <__sflush_r>
 800aa1c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800aa1e:	0005      	movs	r5, r0
 800aa20:	07db      	lsls	r3, r3, #31
 800aa22:	d4de      	bmi.n	800a9e2 <_fflush_r+0xe>
 800aa24:	89a3      	ldrh	r3, [r4, #12]
 800aa26:	059b      	lsls	r3, r3, #22
 800aa28:	d4db      	bmi.n	800a9e2 <_fflush_r+0xe>
 800aa2a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aa2c:	f000 f916 	bl	800ac5c <__retarget_lock_release_recursive>
 800aa30:	e7d7      	b.n	800a9e2 <_fflush_r+0xe>
 800aa32:	4b06      	ldr	r3, [pc, #24]	; (800aa4c <_fflush_r+0x78>)
 800aa34:	429c      	cmp	r4, r3
 800aa36:	d101      	bne.n	800aa3c <_fflush_r+0x68>
 800aa38:	68ac      	ldr	r4, [r5, #8]
 800aa3a:	e7df      	b.n	800a9fc <_fflush_r+0x28>
 800aa3c:	4b04      	ldr	r3, [pc, #16]	; (800aa50 <_fflush_r+0x7c>)
 800aa3e:	429c      	cmp	r4, r3
 800aa40:	d1dc      	bne.n	800a9fc <_fflush_r+0x28>
 800aa42:	68ec      	ldr	r4, [r5, #12]
 800aa44:	e7da      	b.n	800a9fc <_fflush_r+0x28>
 800aa46:	46c0      	nop			; (mov r8, r8)
 800aa48:	0800b504 	.word	0x0800b504
 800aa4c:	0800b524 	.word	0x0800b524
 800aa50:	0800b4e4 	.word	0x0800b4e4

0800aa54 <std>:
 800aa54:	2300      	movs	r3, #0
 800aa56:	b510      	push	{r4, lr}
 800aa58:	0004      	movs	r4, r0
 800aa5a:	6003      	str	r3, [r0, #0]
 800aa5c:	6043      	str	r3, [r0, #4]
 800aa5e:	6083      	str	r3, [r0, #8]
 800aa60:	8181      	strh	r1, [r0, #12]
 800aa62:	6643      	str	r3, [r0, #100]	; 0x64
 800aa64:	0019      	movs	r1, r3
 800aa66:	81c2      	strh	r2, [r0, #14]
 800aa68:	6103      	str	r3, [r0, #16]
 800aa6a:	6143      	str	r3, [r0, #20]
 800aa6c:	6183      	str	r3, [r0, #24]
 800aa6e:	2208      	movs	r2, #8
 800aa70:	305c      	adds	r0, #92	; 0x5c
 800aa72:	f7fb fd43 	bl	80064fc <memset>
 800aa76:	4b05      	ldr	r3, [pc, #20]	; (800aa8c <std+0x38>)
 800aa78:	6224      	str	r4, [r4, #32]
 800aa7a:	6263      	str	r3, [r4, #36]	; 0x24
 800aa7c:	4b04      	ldr	r3, [pc, #16]	; (800aa90 <std+0x3c>)
 800aa7e:	62a3      	str	r3, [r4, #40]	; 0x28
 800aa80:	4b04      	ldr	r3, [pc, #16]	; (800aa94 <std+0x40>)
 800aa82:	62e3      	str	r3, [r4, #44]	; 0x2c
 800aa84:	4b04      	ldr	r3, [pc, #16]	; (800aa98 <std+0x44>)
 800aa86:	6323      	str	r3, [r4, #48]	; 0x30
 800aa88:	bd10      	pop	{r4, pc}
 800aa8a:	46c0      	nop			; (mov r8, r8)
 800aa8c:	0800addd 	.word	0x0800addd
 800aa90:	0800ae05 	.word	0x0800ae05
 800aa94:	0800ae3d 	.word	0x0800ae3d
 800aa98:	0800ae69 	.word	0x0800ae69

0800aa9c <_cleanup_r>:
 800aa9c:	b510      	push	{r4, lr}
 800aa9e:	4902      	ldr	r1, [pc, #8]	; (800aaa8 <_cleanup_r+0xc>)
 800aaa0:	f000 f8ba 	bl	800ac18 <_fwalk_reent>
 800aaa4:	bd10      	pop	{r4, pc}
 800aaa6:	46c0      	nop			; (mov r8, r8)
 800aaa8:	0800a9d5 	.word	0x0800a9d5

0800aaac <__sfmoreglue>:
 800aaac:	b570      	push	{r4, r5, r6, lr}
 800aaae:	2568      	movs	r5, #104	; 0x68
 800aab0:	1e4a      	subs	r2, r1, #1
 800aab2:	4355      	muls	r5, r2
 800aab4:	000e      	movs	r6, r1
 800aab6:	0029      	movs	r1, r5
 800aab8:	3174      	adds	r1, #116	; 0x74
 800aaba:	f7ff fa37 	bl	8009f2c <_malloc_r>
 800aabe:	1e04      	subs	r4, r0, #0
 800aac0:	d008      	beq.n	800aad4 <__sfmoreglue+0x28>
 800aac2:	2100      	movs	r1, #0
 800aac4:	002a      	movs	r2, r5
 800aac6:	6001      	str	r1, [r0, #0]
 800aac8:	6046      	str	r6, [r0, #4]
 800aaca:	300c      	adds	r0, #12
 800aacc:	60a0      	str	r0, [r4, #8]
 800aace:	3268      	adds	r2, #104	; 0x68
 800aad0:	f7fb fd14 	bl	80064fc <memset>
 800aad4:	0020      	movs	r0, r4
 800aad6:	bd70      	pop	{r4, r5, r6, pc}

0800aad8 <__sfp_lock_acquire>:
 800aad8:	b510      	push	{r4, lr}
 800aada:	4802      	ldr	r0, [pc, #8]	; (800aae4 <__sfp_lock_acquire+0xc>)
 800aadc:	f000 f8bd 	bl	800ac5a <__retarget_lock_acquire_recursive>
 800aae0:	bd10      	pop	{r4, pc}
 800aae2:	46c0      	nop			; (mov r8, r8)
 800aae4:	20000471 	.word	0x20000471

0800aae8 <__sfp_lock_release>:
 800aae8:	b510      	push	{r4, lr}
 800aaea:	4802      	ldr	r0, [pc, #8]	; (800aaf4 <__sfp_lock_release+0xc>)
 800aaec:	f000 f8b6 	bl	800ac5c <__retarget_lock_release_recursive>
 800aaf0:	bd10      	pop	{r4, pc}
 800aaf2:	46c0      	nop			; (mov r8, r8)
 800aaf4:	20000471 	.word	0x20000471

0800aaf8 <__sinit_lock_acquire>:
 800aaf8:	b510      	push	{r4, lr}
 800aafa:	4802      	ldr	r0, [pc, #8]	; (800ab04 <__sinit_lock_acquire+0xc>)
 800aafc:	f000 f8ad 	bl	800ac5a <__retarget_lock_acquire_recursive>
 800ab00:	bd10      	pop	{r4, pc}
 800ab02:	46c0      	nop			; (mov r8, r8)
 800ab04:	20000472 	.word	0x20000472

0800ab08 <__sinit_lock_release>:
 800ab08:	b510      	push	{r4, lr}
 800ab0a:	4802      	ldr	r0, [pc, #8]	; (800ab14 <__sinit_lock_release+0xc>)
 800ab0c:	f000 f8a6 	bl	800ac5c <__retarget_lock_release_recursive>
 800ab10:	bd10      	pop	{r4, pc}
 800ab12:	46c0      	nop			; (mov r8, r8)
 800ab14:	20000472 	.word	0x20000472

0800ab18 <__sinit>:
 800ab18:	b513      	push	{r0, r1, r4, lr}
 800ab1a:	0004      	movs	r4, r0
 800ab1c:	f7ff ffec 	bl	800aaf8 <__sinit_lock_acquire>
 800ab20:	69a3      	ldr	r3, [r4, #24]
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d002      	beq.n	800ab2c <__sinit+0x14>
 800ab26:	f7ff ffef 	bl	800ab08 <__sinit_lock_release>
 800ab2a:	bd13      	pop	{r0, r1, r4, pc}
 800ab2c:	64a3      	str	r3, [r4, #72]	; 0x48
 800ab2e:	64e3      	str	r3, [r4, #76]	; 0x4c
 800ab30:	6523      	str	r3, [r4, #80]	; 0x50
 800ab32:	4b13      	ldr	r3, [pc, #76]	; (800ab80 <__sinit+0x68>)
 800ab34:	4a13      	ldr	r2, [pc, #76]	; (800ab84 <__sinit+0x6c>)
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	62a2      	str	r2, [r4, #40]	; 0x28
 800ab3a:	9301      	str	r3, [sp, #4]
 800ab3c:	42a3      	cmp	r3, r4
 800ab3e:	d101      	bne.n	800ab44 <__sinit+0x2c>
 800ab40:	2301      	movs	r3, #1
 800ab42:	61a3      	str	r3, [r4, #24]
 800ab44:	0020      	movs	r0, r4
 800ab46:	f000 f81f 	bl	800ab88 <__sfp>
 800ab4a:	6060      	str	r0, [r4, #4]
 800ab4c:	0020      	movs	r0, r4
 800ab4e:	f000 f81b 	bl	800ab88 <__sfp>
 800ab52:	60a0      	str	r0, [r4, #8]
 800ab54:	0020      	movs	r0, r4
 800ab56:	f000 f817 	bl	800ab88 <__sfp>
 800ab5a:	2200      	movs	r2, #0
 800ab5c:	2104      	movs	r1, #4
 800ab5e:	60e0      	str	r0, [r4, #12]
 800ab60:	6860      	ldr	r0, [r4, #4]
 800ab62:	f7ff ff77 	bl	800aa54 <std>
 800ab66:	2201      	movs	r2, #1
 800ab68:	2109      	movs	r1, #9
 800ab6a:	68a0      	ldr	r0, [r4, #8]
 800ab6c:	f7ff ff72 	bl	800aa54 <std>
 800ab70:	2202      	movs	r2, #2
 800ab72:	2112      	movs	r1, #18
 800ab74:	68e0      	ldr	r0, [r4, #12]
 800ab76:	f7ff ff6d 	bl	800aa54 <std>
 800ab7a:	2301      	movs	r3, #1
 800ab7c:	61a3      	str	r3, [r4, #24]
 800ab7e:	e7d2      	b.n	800ab26 <__sinit+0xe>
 800ab80:	0800b0a0 	.word	0x0800b0a0
 800ab84:	0800aa9d 	.word	0x0800aa9d

0800ab88 <__sfp>:
 800ab88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab8a:	0007      	movs	r7, r0
 800ab8c:	f7ff ffa4 	bl	800aad8 <__sfp_lock_acquire>
 800ab90:	4b1f      	ldr	r3, [pc, #124]	; (800ac10 <__sfp+0x88>)
 800ab92:	681e      	ldr	r6, [r3, #0]
 800ab94:	69b3      	ldr	r3, [r6, #24]
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d102      	bne.n	800aba0 <__sfp+0x18>
 800ab9a:	0030      	movs	r0, r6
 800ab9c:	f7ff ffbc 	bl	800ab18 <__sinit>
 800aba0:	3648      	adds	r6, #72	; 0x48
 800aba2:	68b4      	ldr	r4, [r6, #8]
 800aba4:	6873      	ldr	r3, [r6, #4]
 800aba6:	3b01      	subs	r3, #1
 800aba8:	d504      	bpl.n	800abb4 <__sfp+0x2c>
 800abaa:	6833      	ldr	r3, [r6, #0]
 800abac:	2b00      	cmp	r3, #0
 800abae:	d022      	beq.n	800abf6 <__sfp+0x6e>
 800abb0:	6836      	ldr	r6, [r6, #0]
 800abb2:	e7f6      	b.n	800aba2 <__sfp+0x1a>
 800abb4:	220c      	movs	r2, #12
 800abb6:	5ea5      	ldrsh	r5, [r4, r2]
 800abb8:	2d00      	cmp	r5, #0
 800abba:	d11a      	bne.n	800abf2 <__sfp+0x6a>
 800abbc:	0020      	movs	r0, r4
 800abbe:	4b15      	ldr	r3, [pc, #84]	; (800ac14 <__sfp+0x8c>)
 800abc0:	3058      	adds	r0, #88	; 0x58
 800abc2:	60e3      	str	r3, [r4, #12]
 800abc4:	6665      	str	r5, [r4, #100]	; 0x64
 800abc6:	f000 f847 	bl	800ac58 <__retarget_lock_init_recursive>
 800abca:	f7ff ff8d 	bl	800aae8 <__sfp_lock_release>
 800abce:	0020      	movs	r0, r4
 800abd0:	2208      	movs	r2, #8
 800abd2:	0029      	movs	r1, r5
 800abd4:	6025      	str	r5, [r4, #0]
 800abd6:	60a5      	str	r5, [r4, #8]
 800abd8:	6065      	str	r5, [r4, #4]
 800abda:	6125      	str	r5, [r4, #16]
 800abdc:	6165      	str	r5, [r4, #20]
 800abde:	61a5      	str	r5, [r4, #24]
 800abe0:	305c      	adds	r0, #92	; 0x5c
 800abe2:	f7fb fc8b 	bl	80064fc <memset>
 800abe6:	6365      	str	r5, [r4, #52]	; 0x34
 800abe8:	63a5      	str	r5, [r4, #56]	; 0x38
 800abea:	64a5      	str	r5, [r4, #72]	; 0x48
 800abec:	64e5      	str	r5, [r4, #76]	; 0x4c
 800abee:	0020      	movs	r0, r4
 800abf0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800abf2:	3468      	adds	r4, #104	; 0x68
 800abf4:	e7d7      	b.n	800aba6 <__sfp+0x1e>
 800abf6:	2104      	movs	r1, #4
 800abf8:	0038      	movs	r0, r7
 800abfa:	f7ff ff57 	bl	800aaac <__sfmoreglue>
 800abfe:	1e04      	subs	r4, r0, #0
 800ac00:	6030      	str	r0, [r6, #0]
 800ac02:	d1d5      	bne.n	800abb0 <__sfp+0x28>
 800ac04:	f7ff ff70 	bl	800aae8 <__sfp_lock_release>
 800ac08:	230c      	movs	r3, #12
 800ac0a:	603b      	str	r3, [r7, #0]
 800ac0c:	e7ef      	b.n	800abee <__sfp+0x66>
 800ac0e:	46c0      	nop			; (mov r8, r8)
 800ac10:	0800b0a0 	.word	0x0800b0a0
 800ac14:	ffff0001 	.word	0xffff0001

0800ac18 <_fwalk_reent>:
 800ac18:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ac1a:	0004      	movs	r4, r0
 800ac1c:	0006      	movs	r6, r0
 800ac1e:	2700      	movs	r7, #0
 800ac20:	9101      	str	r1, [sp, #4]
 800ac22:	3448      	adds	r4, #72	; 0x48
 800ac24:	6863      	ldr	r3, [r4, #4]
 800ac26:	68a5      	ldr	r5, [r4, #8]
 800ac28:	9300      	str	r3, [sp, #0]
 800ac2a:	9b00      	ldr	r3, [sp, #0]
 800ac2c:	3b01      	subs	r3, #1
 800ac2e:	9300      	str	r3, [sp, #0]
 800ac30:	d504      	bpl.n	800ac3c <_fwalk_reent+0x24>
 800ac32:	6824      	ldr	r4, [r4, #0]
 800ac34:	2c00      	cmp	r4, #0
 800ac36:	d1f5      	bne.n	800ac24 <_fwalk_reent+0xc>
 800ac38:	0038      	movs	r0, r7
 800ac3a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ac3c:	89ab      	ldrh	r3, [r5, #12]
 800ac3e:	2b01      	cmp	r3, #1
 800ac40:	d908      	bls.n	800ac54 <_fwalk_reent+0x3c>
 800ac42:	220e      	movs	r2, #14
 800ac44:	5eab      	ldrsh	r3, [r5, r2]
 800ac46:	3301      	adds	r3, #1
 800ac48:	d004      	beq.n	800ac54 <_fwalk_reent+0x3c>
 800ac4a:	0029      	movs	r1, r5
 800ac4c:	0030      	movs	r0, r6
 800ac4e:	9b01      	ldr	r3, [sp, #4]
 800ac50:	4798      	blx	r3
 800ac52:	4307      	orrs	r7, r0
 800ac54:	3568      	adds	r5, #104	; 0x68
 800ac56:	e7e8      	b.n	800ac2a <_fwalk_reent+0x12>

0800ac58 <__retarget_lock_init_recursive>:
 800ac58:	4770      	bx	lr

0800ac5a <__retarget_lock_acquire_recursive>:
 800ac5a:	4770      	bx	lr

0800ac5c <__retarget_lock_release_recursive>:
 800ac5c:	4770      	bx	lr
	...

0800ac60 <__swhatbuf_r>:
 800ac60:	b570      	push	{r4, r5, r6, lr}
 800ac62:	000e      	movs	r6, r1
 800ac64:	001d      	movs	r5, r3
 800ac66:	230e      	movs	r3, #14
 800ac68:	5ec9      	ldrsh	r1, [r1, r3]
 800ac6a:	0014      	movs	r4, r2
 800ac6c:	b096      	sub	sp, #88	; 0x58
 800ac6e:	2900      	cmp	r1, #0
 800ac70:	da08      	bge.n	800ac84 <__swhatbuf_r+0x24>
 800ac72:	220c      	movs	r2, #12
 800ac74:	5eb3      	ldrsh	r3, [r6, r2]
 800ac76:	2200      	movs	r2, #0
 800ac78:	602a      	str	r2, [r5, #0]
 800ac7a:	061b      	lsls	r3, r3, #24
 800ac7c:	d411      	bmi.n	800aca2 <__swhatbuf_r+0x42>
 800ac7e:	2380      	movs	r3, #128	; 0x80
 800ac80:	00db      	lsls	r3, r3, #3
 800ac82:	e00f      	b.n	800aca4 <__swhatbuf_r+0x44>
 800ac84:	466a      	mov	r2, sp
 800ac86:	f000 f91b 	bl	800aec0 <_fstat_r>
 800ac8a:	2800      	cmp	r0, #0
 800ac8c:	dbf1      	blt.n	800ac72 <__swhatbuf_r+0x12>
 800ac8e:	23f0      	movs	r3, #240	; 0xf0
 800ac90:	9901      	ldr	r1, [sp, #4]
 800ac92:	021b      	lsls	r3, r3, #8
 800ac94:	4019      	ands	r1, r3
 800ac96:	4b05      	ldr	r3, [pc, #20]	; (800acac <__swhatbuf_r+0x4c>)
 800ac98:	18c9      	adds	r1, r1, r3
 800ac9a:	424b      	negs	r3, r1
 800ac9c:	4159      	adcs	r1, r3
 800ac9e:	6029      	str	r1, [r5, #0]
 800aca0:	e7ed      	b.n	800ac7e <__swhatbuf_r+0x1e>
 800aca2:	2340      	movs	r3, #64	; 0x40
 800aca4:	2000      	movs	r0, #0
 800aca6:	6023      	str	r3, [r4, #0]
 800aca8:	b016      	add	sp, #88	; 0x58
 800acaa:	bd70      	pop	{r4, r5, r6, pc}
 800acac:	ffffe000 	.word	0xffffe000

0800acb0 <__smakebuf_r>:
 800acb0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800acb2:	2602      	movs	r6, #2
 800acb4:	898b      	ldrh	r3, [r1, #12]
 800acb6:	0005      	movs	r5, r0
 800acb8:	000c      	movs	r4, r1
 800acba:	4233      	tst	r3, r6
 800acbc:	d006      	beq.n	800accc <__smakebuf_r+0x1c>
 800acbe:	0023      	movs	r3, r4
 800acc0:	3347      	adds	r3, #71	; 0x47
 800acc2:	6023      	str	r3, [r4, #0]
 800acc4:	6123      	str	r3, [r4, #16]
 800acc6:	2301      	movs	r3, #1
 800acc8:	6163      	str	r3, [r4, #20]
 800acca:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800accc:	466a      	mov	r2, sp
 800acce:	ab01      	add	r3, sp, #4
 800acd0:	f7ff ffc6 	bl	800ac60 <__swhatbuf_r>
 800acd4:	9900      	ldr	r1, [sp, #0]
 800acd6:	0007      	movs	r7, r0
 800acd8:	0028      	movs	r0, r5
 800acda:	f7ff f927 	bl	8009f2c <_malloc_r>
 800acde:	2800      	cmp	r0, #0
 800ace0:	d108      	bne.n	800acf4 <__smakebuf_r+0x44>
 800ace2:	220c      	movs	r2, #12
 800ace4:	5ea3      	ldrsh	r3, [r4, r2]
 800ace6:	059a      	lsls	r2, r3, #22
 800ace8:	d4ef      	bmi.n	800acca <__smakebuf_r+0x1a>
 800acea:	2203      	movs	r2, #3
 800acec:	4393      	bics	r3, r2
 800acee:	431e      	orrs	r6, r3
 800acf0:	81a6      	strh	r6, [r4, #12]
 800acf2:	e7e4      	b.n	800acbe <__smakebuf_r+0xe>
 800acf4:	4b0f      	ldr	r3, [pc, #60]	; (800ad34 <__smakebuf_r+0x84>)
 800acf6:	62ab      	str	r3, [r5, #40]	; 0x28
 800acf8:	2380      	movs	r3, #128	; 0x80
 800acfa:	89a2      	ldrh	r2, [r4, #12]
 800acfc:	6020      	str	r0, [r4, #0]
 800acfe:	4313      	orrs	r3, r2
 800ad00:	81a3      	strh	r3, [r4, #12]
 800ad02:	9b00      	ldr	r3, [sp, #0]
 800ad04:	6120      	str	r0, [r4, #16]
 800ad06:	6163      	str	r3, [r4, #20]
 800ad08:	9b01      	ldr	r3, [sp, #4]
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d00d      	beq.n	800ad2a <__smakebuf_r+0x7a>
 800ad0e:	0028      	movs	r0, r5
 800ad10:	230e      	movs	r3, #14
 800ad12:	5ee1      	ldrsh	r1, [r4, r3]
 800ad14:	f000 f8e6 	bl	800aee4 <_isatty_r>
 800ad18:	2800      	cmp	r0, #0
 800ad1a:	d006      	beq.n	800ad2a <__smakebuf_r+0x7a>
 800ad1c:	2203      	movs	r2, #3
 800ad1e:	89a3      	ldrh	r3, [r4, #12]
 800ad20:	4393      	bics	r3, r2
 800ad22:	001a      	movs	r2, r3
 800ad24:	2301      	movs	r3, #1
 800ad26:	4313      	orrs	r3, r2
 800ad28:	81a3      	strh	r3, [r4, #12]
 800ad2a:	89a0      	ldrh	r0, [r4, #12]
 800ad2c:	4307      	orrs	r7, r0
 800ad2e:	81a7      	strh	r7, [r4, #12]
 800ad30:	e7cb      	b.n	800acca <__smakebuf_r+0x1a>
 800ad32:	46c0      	nop			; (mov r8, r8)
 800ad34:	0800aa9d 	.word	0x0800aa9d

0800ad38 <_malloc_usable_size_r>:
 800ad38:	1f0b      	subs	r3, r1, #4
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	1f18      	subs	r0, r3, #4
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	da01      	bge.n	800ad46 <_malloc_usable_size_r+0xe>
 800ad42:	580b      	ldr	r3, [r1, r0]
 800ad44:	18c0      	adds	r0, r0, r3
 800ad46:	4770      	bx	lr

0800ad48 <_raise_r>:
 800ad48:	b570      	push	{r4, r5, r6, lr}
 800ad4a:	0004      	movs	r4, r0
 800ad4c:	000d      	movs	r5, r1
 800ad4e:	291f      	cmp	r1, #31
 800ad50:	d904      	bls.n	800ad5c <_raise_r+0x14>
 800ad52:	2316      	movs	r3, #22
 800ad54:	6003      	str	r3, [r0, #0]
 800ad56:	2001      	movs	r0, #1
 800ad58:	4240      	negs	r0, r0
 800ad5a:	bd70      	pop	{r4, r5, r6, pc}
 800ad5c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d004      	beq.n	800ad6c <_raise_r+0x24>
 800ad62:	008a      	lsls	r2, r1, #2
 800ad64:	189b      	adds	r3, r3, r2
 800ad66:	681a      	ldr	r2, [r3, #0]
 800ad68:	2a00      	cmp	r2, #0
 800ad6a:	d108      	bne.n	800ad7e <_raise_r+0x36>
 800ad6c:	0020      	movs	r0, r4
 800ad6e:	f000 f831 	bl	800add4 <_getpid_r>
 800ad72:	002a      	movs	r2, r5
 800ad74:	0001      	movs	r1, r0
 800ad76:	0020      	movs	r0, r4
 800ad78:	f000 f81a 	bl	800adb0 <_kill_r>
 800ad7c:	e7ed      	b.n	800ad5a <_raise_r+0x12>
 800ad7e:	2000      	movs	r0, #0
 800ad80:	2a01      	cmp	r2, #1
 800ad82:	d0ea      	beq.n	800ad5a <_raise_r+0x12>
 800ad84:	1c51      	adds	r1, r2, #1
 800ad86:	d103      	bne.n	800ad90 <_raise_r+0x48>
 800ad88:	2316      	movs	r3, #22
 800ad8a:	3001      	adds	r0, #1
 800ad8c:	6023      	str	r3, [r4, #0]
 800ad8e:	e7e4      	b.n	800ad5a <_raise_r+0x12>
 800ad90:	2400      	movs	r4, #0
 800ad92:	0028      	movs	r0, r5
 800ad94:	601c      	str	r4, [r3, #0]
 800ad96:	4790      	blx	r2
 800ad98:	0020      	movs	r0, r4
 800ad9a:	e7de      	b.n	800ad5a <_raise_r+0x12>

0800ad9c <raise>:
 800ad9c:	b510      	push	{r4, lr}
 800ad9e:	4b03      	ldr	r3, [pc, #12]	; (800adac <raise+0x10>)
 800ada0:	0001      	movs	r1, r0
 800ada2:	6818      	ldr	r0, [r3, #0]
 800ada4:	f7ff ffd0 	bl	800ad48 <_raise_r>
 800ada8:	bd10      	pop	{r4, pc}
 800adaa:	46c0      	nop			; (mov r8, r8)
 800adac:	20000004 	.word	0x20000004

0800adb0 <_kill_r>:
 800adb0:	2300      	movs	r3, #0
 800adb2:	b570      	push	{r4, r5, r6, lr}
 800adb4:	4d06      	ldr	r5, [pc, #24]	; (800add0 <_kill_r+0x20>)
 800adb6:	0004      	movs	r4, r0
 800adb8:	0008      	movs	r0, r1
 800adba:	0011      	movs	r1, r2
 800adbc:	602b      	str	r3, [r5, #0]
 800adbe:	f7f8 fe9b 	bl	8003af8 <_kill>
 800adc2:	1c43      	adds	r3, r0, #1
 800adc4:	d103      	bne.n	800adce <_kill_r+0x1e>
 800adc6:	682b      	ldr	r3, [r5, #0]
 800adc8:	2b00      	cmp	r3, #0
 800adca:	d000      	beq.n	800adce <_kill_r+0x1e>
 800adcc:	6023      	str	r3, [r4, #0]
 800adce:	bd70      	pop	{r4, r5, r6, pc}
 800add0:	2000046c 	.word	0x2000046c

0800add4 <_getpid_r>:
 800add4:	b510      	push	{r4, lr}
 800add6:	f7f8 fe89 	bl	8003aec <_getpid>
 800adda:	bd10      	pop	{r4, pc}

0800addc <__sread>:
 800addc:	b570      	push	{r4, r5, r6, lr}
 800adde:	000c      	movs	r4, r1
 800ade0:	250e      	movs	r5, #14
 800ade2:	5f49      	ldrsh	r1, [r1, r5]
 800ade4:	f000 f8a4 	bl	800af30 <_read_r>
 800ade8:	2800      	cmp	r0, #0
 800adea:	db03      	blt.n	800adf4 <__sread+0x18>
 800adec:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800adee:	181b      	adds	r3, r3, r0
 800adf0:	6563      	str	r3, [r4, #84]	; 0x54
 800adf2:	bd70      	pop	{r4, r5, r6, pc}
 800adf4:	89a3      	ldrh	r3, [r4, #12]
 800adf6:	4a02      	ldr	r2, [pc, #8]	; (800ae00 <__sread+0x24>)
 800adf8:	4013      	ands	r3, r2
 800adfa:	81a3      	strh	r3, [r4, #12]
 800adfc:	e7f9      	b.n	800adf2 <__sread+0x16>
 800adfe:	46c0      	nop			; (mov r8, r8)
 800ae00:	ffffefff 	.word	0xffffefff

0800ae04 <__swrite>:
 800ae04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae06:	001f      	movs	r7, r3
 800ae08:	898b      	ldrh	r3, [r1, #12]
 800ae0a:	0005      	movs	r5, r0
 800ae0c:	000c      	movs	r4, r1
 800ae0e:	0016      	movs	r6, r2
 800ae10:	05db      	lsls	r3, r3, #23
 800ae12:	d505      	bpl.n	800ae20 <__swrite+0x1c>
 800ae14:	230e      	movs	r3, #14
 800ae16:	5ec9      	ldrsh	r1, [r1, r3]
 800ae18:	2200      	movs	r2, #0
 800ae1a:	2302      	movs	r3, #2
 800ae1c:	f000 f874 	bl	800af08 <_lseek_r>
 800ae20:	89a3      	ldrh	r3, [r4, #12]
 800ae22:	4a05      	ldr	r2, [pc, #20]	; (800ae38 <__swrite+0x34>)
 800ae24:	0028      	movs	r0, r5
 800ae26:	4013      	ands	r3, r2
 800ae28:	81a3      	strh	r3, [r4, #12]
 800ae2a:	0032      	movs	r2, r6
 800ae2c:	230e      	movs	r3, #14
 800ae2e:	5ee1      	ldrsh	r1, [r4, r3]
 800ae30:	003b      	movs	r3, r7
 800ae32:	f000 f81f 	bl	800ae74 <_write_r>
 800ae36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ae38:	ffffefff 	.word	0xffffefff

0800ae3c <__sseek>:
 800ae3c:	b570      	push	{r4, r5, r6, lr}
 800ae3e:	000c      	movs	r4, r1
 800ae40:	250e      	movs	r5, #14
 800ae42:	5f49      	ldrsh	r1, [r1, r5]
 800ae44:	f000 f860 	bl	800af08 <_lseek_r>
 800ae48:	89a3      	ldrh	r3, [r4, #12]
 800ae4a:	1c42      	adds	r2, r0, #1
 800ae4c:	d103      	bne.n	800ae56 <__sseek+0x1a>
 800ae4e:	4a05      	ldr	r2, [pc, #20]	; (800ae64 <__sseek+0x28>)
 800ae50:	4013      	ands	r3, r2
 800ae52:	81a3      	strh	r3, [r4, #12]
 800ae54:	bd70      	pop	{r4, r5, r6, pc}
 800ae56:	2280      	movs	r2, #128	; 0x80
 800ae58:	0152      	lsls	r2, r2, #5
 800ae5a:	4313      	orrs	r3, r2
 800ae5c:	81a3      	strh	r3, [r4, #12]
 800ae5e:	6560      	str	r0, [r4, #84]	; 0x54
 800ae60:	e7f8      	b.n	800ae54 <__sseek+0x18>
 800ae62:	46c0      	nop			; (mov r8, r8)
 800ae64:	ffffefff 	.word	0xffffefff

0800ae68 <__sclose>:
 800ae68:	b510      	push	{r4, lr}
 800ae6a:	230e      	movs	r3, #14
 800ae6c:	5ec9      	ldrsh	r1, [r1, r3]
 800ae6e:	f000 f815 	bl	800ae9c <_close_r>
 800ae72:	bd10      	pop	{r4, pc}

0800ae74 <_write_r>:
 800ae74:	b570      	push	{r4, r5, r6, lr}
 800ae76:	0004      	movs	r4, r0
 800ae78:	0008      	movs	r0, r1
 800ae7a:	0011      	movs	r1, r2
 800ae7c:	001a      	movs	r2, r3
 800ae7e:	2300      	movs	r3, #0
 800ae80:	4d05      	ldr	r5, [pc, #20]	; (800ae98 <_write_r+0x24>)
 800ae82:	602b      	str	r3, [r5, #0]
 800ae84:	f7f8 fe71 	bl	8003b6a <_write>
 800ae88:	1c43      	adds	r3, r0, #1
 800ae8a:	d103      	bne.n	800ae94 <_write_r+0x20>
 800ae8c:	682b      	ldr	r3, [r5, #0]
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d000      	beq.n	800ae94 <_write_r+0x20>
 800ae92:	6023      	str	r3, [r4, #0]
 800ae94:	bd70      	pop	{r4, r5, r6, pc}
 800ae96:	46c0      	nop			; (mov r8, r8)
 800ae98:	2000046c 	.word	0x2000046c

0800ae9c <_close_r>:
 800ae9c:	2300      	movs	r3, #0
 800ae9e:	b570      	push	{r4, r5, r6, lr}
 800aea0:	4d06      	ldr	r5, [pc, #24]	; (800aebc <_close_r+0x20>)
 800aea2:	0004      	movs	r4, r0
 800aea4:	0008      	movs	r0, r1
 800aea6:	602b      	str	r3, [r5, #0]
 800aea8:	f7f8 fe7b 	bl	8003ba2 <_close>
 800aeac:	1c43      	adds	r3, r0, #1
 800aeae:	d103      	bne.n	800aeb8 <_close_r+0x1c>
 800aeb0:	682b      	ldr	r3, [r5, #0]
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	d000      	beq.n	800aeb8 <_close_r+0x1c>
 800aeb6:	6023      	str	r3, [r4, #0]
 800aeb8:	bd70      	pop	{r4, r5, r6, pc}
 800aeba:	46c0      	nop			; (mov r8, r8)
 800aebc:	2000046c 	.word	0x2000046c

0800aec0 <_fstat_r>:
 800aec0:	2300      	movs	r3, #0
 800aec2:	b570      	push	{r4, r5, r6, lr}
 800aec4:	4d06      	ldr	r5, [pc, #24]	; (800aee0 <_fstat_r+0x20>)
 800aec6:	0004      	movs	r4, r0
 800aec8:	0008      	movs	r0, r1
 800aeca:	0011      	movs	r1, r2
 800aecc:	602b      	str	r3, [r5, #0]
 800aece:	f7f8 fe72 	bl	8003bb6 <_fstat>
 800aed2:	1c43      	adds	r3, r0, #1
 800aed4:	d103      	bne.n	800aede <_fstat_r+0x1e>
 800aed6:	682b      	ldr	r3, [r5, #0]
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d000      	beq.n	800aede <_fstat_r+0x1e>
 800aedc:	6023      	str	r3, [r4, #0]
 800aede:	bd70      	pop	{r4, r5, r6, pc}
 800aee0:	2000046c 	.word	0x2000046c

0800aee4 <_isatty_r>:
 800aee4:	2300      	movs	r3, #0
 800aee6:	b570      	push	{r4, r5, r6, lr}
 800aee8:	4d06      	ldr	r5, [pc, #24]	; (800af04 <_isatty_r+0x20>)
 800aeea:	0004      	movs	r4, r0
 800aeec:	0008      	movs	r0, r1
 800aeee:	602b      	str	r3, [r5, #0]
 800aef0:	f7f8 fe6f 	bl	8003bd2 <_isatty>
 800aef4:	1c43      	adds	r3, r0, #1
 800aef6:	d103      	bne.n	800af00 <_isatty_r+0x1c>
 800aef8:	682b      	ldr	r3, [r5, #0]
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d000      	beq.n	800af00 <_isatty_r+0x1c>
 800aefe:	6023      	str	r3, [r4, #0]
 800af00:	bd70      	pop	{r4, r5, r6, pc}
 800af02:	46c0      	nop			; (mov r8, r8)
 800af04:	2000046c 	.word	0x2000046c

0800af08 <_lseek_r>:
 800af08:	b570      	push	{r4, r5, r6, lr}
 800af0a:	0004      	movs	r4, r0
 800af0c:	0008      	movs	r0, r1
 800af0e:	0011      	movs	r1, r2
 800af10:	001a      	movs	r2, r3
 800af12:	2300      	movs	r3, #0
 800af14:	4d05      	ldr	r5, [pc, #20]	; (800af2c <_lseek_r+0x24>)
 800af16:	602b      	str	r3, [r5, #0]
 800af18:	f7f8 fe64 	bl	8003be4 <_lseek>
 800af1c:	1c43      	adds	r3, r0, #1
 800af1e:	d103      	bne.n	800af28 <_lseek_r+0x20>
 800af20:	682b      	ldr	r3, [r5, #0]
 800af22:	2b00      	cmp	r3, #0
 800af24:	d000      	beq.n	800af28 <_lseek_r+0x20>
 800af26:	6023      	str	r3, [r4, #0]
 800af28:	bd70      	pop	{r4, r5, r6, pc}
 800af2a:	46c0      	nop			; (mov r8, r8)
 800af2c:	2000046c 	.word	0x2000046c

0800af30 <_read_r>:
 800af30:	b570      	push	{r4, r5, r6, lr}
 800af32:	0004      	movs	r4, r0
 800af34:	0008      	movs	r0, r1
 800af36:	0011      	movs	r1, r2
 800af38:	001a      	movs	r2, r3
 800af3a:	2300      	movs	r3, #0
 800af3c:	4d05      	ldr	r5, [pc, #20]	; (800af54 <_read_r+0x24>)
 800af3e:	602b      	str	r3, [r5, #0]
 800af40:	f7f8 fdf6 	bl	8003b30 <_read>
 800af44:	1c43      	adds	r3, r0, #1
 800af46:	d103      	bne.n	800af50 <_read_r+0x20>
 800af48:	682b      	ldr	r3, [r5, #0]
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	d000      	beq.n	800af50 <_read_r+0x20>
 800af4e:	6023      	str	r3, [r4, #0]
 800af50:	bd70      	pop	{r4, r5, r6, pc}
 800af52:	46c0      	nop			; (mov r8, r8)
 800af54:	2000046c 	.word	0x2000046c

0800af58 <_init>:
 800af58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af5a:	46c0      	nop			; (mov r8, r8)
 800af5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af5e:	bc08      	pop	{r3}
 800af60:	469e      	mov	lr, r3
 800af62:	4770      	bx	lr

0800af64 <_fini>:
 800af64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af66:	46c0      	nop			; (mov r8, r8)
 800af68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af6a:	bc08      	pop	{r3}
 800af6c:	469e      	mov	lr, r3
 800af6e:	4770      	bx	lr
