
robotore.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001062c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005b0  080107c0  080107c0  000207c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010d70  08010d70  00030210  2**0
                  CONTENTS
  4 .ARM          00000008  08010d70  08010d70  00020d70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010d78  08010d78  00030210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010d78  08010d78  00020d78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010d7c  08010d7c  00020d7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000210  20000000  08010d80  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001627c  20000210  08010f90  00030210  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2001648c  08010f90  0003648c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030210  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022b8a  00000000  00000000  00030240  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004931  00000000  00000000  00052dca  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000019a8  00000000  00000000  00057700  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000017b8  00000000  00000000  000590a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00024aa4  00000000  00000000  0005a860  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001736b  00000000  00000000  0007f304  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000cb4c2  00000000  00000000  0009666f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00161b31  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007edc  00000000  00000000  00161bac  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000210 	.word	0x20000210
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080107a4 	.word	0x080107a4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000214 	.word	0x20000214
 80001cc:	080107a4 	.word	0x080107a4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b972 	b.w	8000f84 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	4688      	mov	r8, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14b      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4615      	mov	r5, r2
 8000cca:	d967      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0720 	rsb	r7, r2, #32
 8000cd6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cda:	fa20 f707 	lsr.w	r7, r0, r7
 8000cde:	4095      	lsls	r5, r2
 8000ce0:	ea47 0803 	orr.w	r8, r7, r3
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cf0:	fa1f fc85 	uxth.w	ip, r5
 8000cf4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cf8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfc:	fb07 f10c 	mul.w	r1, r7, ip
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18eb      	adds	r3, r5, r3
 8000d06:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d0a:	f080 811b 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8118 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d14:	3f02      	subs	r7, #2
 8000d16:	442b      	add	r3, r5
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d20:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2c:	45a4      	cmp	ip, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	192c      	adds	r4, r5, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d36:	f080 8107 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d3a:	45a4      	cmp	ip, r4
 8000d3c:	f240 8104 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d40:	3802      	subs	r0, #2
 8000d42:	442c      	add	r4, r5
 8000d44:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d48:	eba4 040c 	sub.w	r4, r4, ip
 8000d4c:	2700      	movs	r7, #0
 8000d4e:	b11e      	cbz	r6, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c6 4300 	strd	r4, r3, [r6]
 8000d58:	4639      	mov	r1, r7
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d909      	bls.n	8000d76 <__udivmoddi4+0xbe>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80eb 	beq.w	8000f3e <__udivmoddi4+0x286>
 8000d68:	2700      	movs	r7, #0
 8000d6a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d6e:	4638      	mov	r0, r7
 8000d70:	4639      	mov	r1, r7
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	fab3 f783 	clz	r7, r3
 8000d7a:	2f00      	cmp	r7, #0
 8000d7c:	d147      	bne.n	8000e0e <__udivmoddi4+0x156>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d302      	bcc.n	8000d88 <__udivmoddi4+0xd0>
 8000d82:	4282      	cmp	r2, r0
 8000d84:	f200 80fa 	bhi.w	8000f7c <__udivmoddi4+0x2c4>
 8000d88:	1a84      	subs	r4, r0, r2
 8000d8a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d8e:	2001      	movs	r0, #1
 8000d90:	4698      	mov	r8, r3
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	d0e0      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000d96:	e9c6 4800 	strd	r4, r8, [r6]
 8000d9a:	e7dd      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000d9c:	b902      	cbnz	r2, 8000da0 <__udivmoddi4+0xe8>
 8000d9e:	deff      	udf	#255	; 0xff
 8000da0:	fab2 f282 	clz	r2, r2
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f040 808f 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000daa:	1b49      	subs	r1, r1, r5
 8000dac:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000db0:	fa1f f885 	uxth.w	r8, r5
 8000db4:	2701      	movs	r7, #1
 8000db6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dba:	0c23      	lsrs	r3, r4, #16
 8000dbc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000dc0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dc4:	fb08 f10c 	mul.w	r1, r8, ip
 8000dc8:	4299      	cmp	r1, r3
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dcc:	18eb      	adds	r3, r5, r3
 8000dce:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4299      	cmp	r1, r3
 8000dd6:	f200 80cd 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dda:	4684      	mov	ip, r0
 8000ddc:	1a59      	subs	r1, r3, r1
 8000dde:	b2a3      	uxth	r3, r4
 8000de0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000de4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000de8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dec:	fb08 f800 	mul.w	r8, r8, r0
 8000df0:	45a0      	cmp	r8, r4
 8000df2:	d907      	bls.n	8000e04 <__udivmoddi4+0x14c>
 8000df4:	192c      	adds	r4, r5, r4
 8000df6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dfa:	d202      	bcs.n	8000e02 <__udivmoddi4+0x14a>
 8000dfc:	45a0      	cmp	r8, r4
 8000dfe:	f200 80b6 	bhi.w	8000f6e <__udivmoddi4+0x2b6>
 8000e02:	4618      	mov	r0, r3
 8000e04:	eba4 0408 	sub.w	r4, r4, r8
 8000e08:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e0c:	e79f      	b.n	8000d4e <__udivmoddi4+0x96>
 8000e0e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e12:	40bb      	lsls	r3, r7
 8000e14:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e18:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e1c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e20:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e24:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e28:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e2c:	4325      	orrs	r5, r4
 8000e2e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e32:	0c2c      	lsrs	r4, r5, #16
 8000e34:	fb08 3319 	mls	r3, r8, r9, r3
 8000e38:	fa1f fa8e 	uxth.w	sl, lr
 8000e3c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e40:	fb09 f40a 	mul.w	r4, r9, sl
 8000e44:	429c      	cmp	r4, r3
 8000e46:	fa02 f207 	lsl.w	r2, r2, r7
 8000e4a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1e 0303 	adds.w	r3, lr, r3
 8000e54:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e58:	f080 8087 	bcs.w	8000f6a <__udivmoddi4+0x2b2>
 8000e5c:	429c      	cmp	r4, r3
 8000e5e:	f240 8084 	bls.w	8000f6a <__udivmoddi4+0x2b2>
 8000e62:	f1a9 0902 	sub.w	r9, r9, #2
 8000e66:	4473      	add	r3, lr
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	b2ad      	uxth	r5, r5
 8000e6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e70:	fb08 3310 	mls	r3, r8, r0, r3
 8000e74:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e78:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e7c:	45a2      	cmp	sl, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1e 0404 	adds.w	r4, lr, r4
 8000e84:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e88:	d26b      	bcs.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8a:	45a2      	cmp	sl, r4
 8000e8c:	d969      	bls.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	4474      	add	r4, lr
 8000e92:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e96:	fba0 8902 	umull	r8, r9, r0, r2
 8000e9a:	eba4 040a 	sub.w	r4, r4, sl
 8000e9e:	454c      	cmp	r4, r9
 8000ea0:	46c2      	mov	sl, r8
 8000ea2:	464b      	mov	r3, r9
 8000ea4:	d354      	bcc.n	8000f50 <__udivmoddi4+0x298>
 8000ea6:	d051      	beq.n	8000f4c <__udivmoddi4+0x294>
 8000ea8:	2e00      	cmp	r6, #0
 8000eaa:	d069      	beq.n	8000f80 <__udivmoddi4+0x2c8>
 8000eac:	ebb1 050a 	subs.w	r5, r1, sl
 8000eb0:	eb64 0403 	sbc.w	r4, r4, r3
 8000eb4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000eb8:	40fd      	lsrs	r5, r7
 8000eba:	40fc      	lsrs	r4, r7
 8000ebc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ec0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ec4:	2700      	movs	r7, #0
 8000ec6:	e747      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000ec8:	f1c2 0320 	rsb	r3, r2, #32
 8000ecc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ed0:	4095      	lsls	r5, r2
 8000ed2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ed6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eda:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ede:	4338      	orrs	r0, r7
 8000ee0:	0c01      	lsrs	r1, r0, #16
 8000ee2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ee6:	fa1f f885 	uxth.w	r8, r5
 8000eea:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef2:	fb07 f308 	mul.w	r3, r7, r8
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	fa04 f402 	lsl.w	r4, r4, r2
 8000efc:	d907      	bls.n	8000f0e <__udivmoddi4+0x256>
 8000efe:	1869      	adds	r1, r5, r1
 8000f00:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f04:	d22f      	bcs.n	8000f66 <__udivmoddi4+0x2ae>
 8000f06:	428b      	cmp	r3, r1
 8000f08:	d92d      	bls.n	8000f66 <__udivmoddi4+0x2ae>
 8000f0a:	3f02      	subs	r7, #2
 8000f0c:	4429      	add	r1, r5
 8000f0e:	1acb      	subs	r3, r1, r3
 8000f10:	b281      	uxth	r1, r0
 8000f12:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f16:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f1a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f1e:	fb00 f308 	mul.w	r3, r0, r8
 8000f22:	428b      	cmp	r3, r1
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x27e>
 8000f26:	1869      	adds	r1, r5, r1
 8000f28:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f2c:	d217      	bcs.n	8000f5e <__udivmoddi4+0x2a6>
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	d915      	bls.n	8000f5e <__udivmoddi4+0x2a6>
 8000f32:	3802      	subs	r0, #2
 8000f34:	4429      	add	r1, r5
 8000f36:	1ac9      	subs	r1, r1, r3
 8000f38:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f3c:	e73b      	b.n	8000db6 <__udivmoddi4+0xfe>
 8000f3e:	4637      	mov	r7, r6
 8000f40:	4630      	mov	r0, r6
 8000f42:	e709      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f44:	4607      	mov	r7, r0
 8000f46:	e6e7      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f48:	4618      	mov	r0, r3
 8000f4a:	e6fb      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f4c:	4541      	cmp	r1, r8
 8000f4e:	d2ab      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f50:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f54:	eb69 020e 	sbc.w	r2, r9, lr
 8000f58:	3801      	subs	r0, #1
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	e7a4      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f5e:	4660      	mov	r0, ip
 8000f60:	e7e9      	b.n	8000f36 <__udivmoddi4+0x27e>
 8000f62:	4618      	mov	r0, r3
 8000f64:	e795      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f66:	4667      	mov	r7, ip
 8000f68:	e7d1      	b.n	8000f0e <__udivmoddi4+0x256>
 8000f6a:	4681      	mov	r9, r0
 8000f6c:	e77c      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f6e:	3802      	subs	r0, #2
 8000f70:	442c      	add	r4, r5
 8000f72:	e747      	b.n	8000e04 <__udivmoddi4+0x14c>
 8000f74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f78:	442b      	add	r3, r5
 8000f7a:	e72f      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f7c:	4638      	mov	r0, r7
 8000f7e:	e708      	b.n	8000d92 <__udivmoddi4+0xda>
 8000f80:	4637      	mov	r7, r6
 8000f82:	e6e9      	b.n	8000d58 <__udivmoddi4+0xa0>

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <calculateAngleControlFlip>:
static float Angle_diff;

static float Angle_control_term;
static float variable_Angle = 0;

void calculateAngleControlFlip(void){
 8000f88:	b5b0      	push	{r4, r5, r7, lr}
 8000f8a:	b088      	sub	sp, #32
 8000f8c:	af00      	add	r7, sp, #0
	float p, d;
	static float i;

	float kp = 6000, ki = 60000, kd = 0.0;
 8000f8e:	4b46      	ldr	r3, [pc, #280]	; (80010a8 <calculateAngleControlFlip+0x120>)
 8000f90:	61fb      	str	r3, [r7, #28]
 8000f92:	4b46      	ldr	r3, [pc, #280]	; (80010ac <calculateAngleControlFlip+0x124>)
 8000f94:	61bb      	str	r3, [r7, #24]
 8000f96:	f04f 0300 	mov.w	r3, #0
 8000f9a:	617b      	str	r3, [r7, #20]

	float diff = 0.;
 8000f9c:	f04f 0300 	mov.w	r3, #0
 8000fa0:	613b      	str	r3, [r7, #16]
	static float pre_diff = 0.;
	float current_Angle = getTheta10mm();
 8000fa2:	f000 fc53 	bl	800184c <getTheta10mm>
 8000fa6:	ed87 0a03 	vstr	s0, [r7, #12]

	if(Angle_control_enable_flag == 1){
 8000faa:	4b41      	ldr	r3, [pc, #260]	; (80010b0 <calculateAngleControlFlip+0x128>)
 8000fac:	881b      	ldrh	r3, [r3, #0]
 8000fae:	2b01      	cmp	r3, #1
 8000fb0:	d171      	bne.n	8001096 <calculateAngleControlFlip+0x10e>
		if(i_clear_flag == 1){
 8000fb2:	4b40      	ldr	r3, [pc, #256]	; (80010b4 <calculateAngleControlFlip+0x12c>)
 8000fb4:	881b      	ldrh	r3, [r3, #0]
 8000fb6:	2b01      	cmp	r3, #1
 8000fb8:	d106      	bne.n	8000fc8 <calculateAngleControlFlip+0x40>
			i = 0;
 8000fba:	4b3f      	ldr	r3, [pc, #252]	; (80010b8 <calculateAngleControlFlip+0x130>)
 8000fbc:	f04f 0200 	mov.w	r2, #0
 8000fc0:	601a      	str	r2, [r3, #0]
			i_clear_flag = 0;
 8000fc2:	4b3c      	ldr	r3, [pc, #240]	; (80010b4 <calculateAngleControlFlip+0x12c>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	801a      	strh	r2, [r3, #0]
		}

		diff = setvariableAngle() - current_Angle;
 8000fc8:	f000 f87e 	bl	80010c8 <setvariableAngle>
 8000fcc:	eeb0 7a40 	vmov.f32	s14, s0
 8000fd0:	edd7 7a03 	vldr	s15, [r7, #12]
 8000fd4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000fd8:	edc7 7a04 	vstr	s15, [r7, #16]

		Angle_diff = diff;
 8000fdc:	4a37      	ldr	r2, [pc, #220]	; (80010bc <calculateAngleControlFlip+0x134>)
 8000fde:	693b      	ldr	r3, [r7, #16]
 8000fe0:	6013      	str	r3, [r2, #0]

		p = kp * diff; //P
 8000fe2:	ed97 7a07 	vldr	s14, [r7, #28]
 8000fe6:	edd7 7a04 	vldr	s15, [r7, #16]
 8000fea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fee:	edc7 7a02 	vstr	s15, [r7, #8]
		i += ki * diff * DELTA_T; //I
 8000ff2:	4b31      	ldr	r3, [pc, #196]	; (80010b8 <calculateAngleControlFlip+0x130>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f7ff faa6 	bl	8000548 <__aeabi_f2d>
 8000ffc:	4604      	mov	r4, r0
 8000ffe:	460d      	mov	r5, r1
 8001000:	ed97 7a06 	vldr	s14, [r7, #24]
 8001004:	edd7 7a04 	vldr	s15, [r7, #16]
 8001008:	ee67 7a27 	vmul.f32	s15, s14, s15
 800100c:	ee17 0a90 	vmov	r0, s15
 8001010:	f7ff fa9a 	bl	8000548 <__aeabi_f2d>
 8001014:	a322      	add	r3, pc, #136	; (adr r3, 80010a0 <calculateAngleControlFlip+0x118>)
 8001016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800101a:	f7ff faed 	bl	80005f8 <__aeabi_dmul>
 800101e:	4602      	mov	r2, r0
 8001020:	460b      	mov	r3, r1
 8001022:	4620      	mov	r0, r4
 8001024:	4629      	mov	r1, r5
 8001026:	f7ff f931 	bl	800028c <__adddf3>
 800102a:	4603      	mov	r3, r0
 800102c:	460c      	mov	r4, r1
 800102e:	4618      	mov	r0, r3
 8001030:	4621      	mov	r1, r4
 8001032:	f7ff fdd9 	bl	8000be8 <__aeabi_d2f>
 8001036:	4602      	mov	r2, r0
 8001038:	4b1f      	ldr	r3, [pc, #124]	; (80010b8 <calculateAngleControlFlip+0x130>)
 800103a:	601a      	str	r2, [r3, #0]
		d = kd * (diff - pre_diff) / DELTA_T; //D
 800103c:	4b20      	ldr	r3, [pc, #128]	; (80010c0 <calculateAngleControlFlip+0x138>)
 800103e:	edd3 7a00 	vldr	s15, [r3]
 8001042:	ed97 7a04 	vldr	s14, [r7, #16]
 8001046:	ee37 7a67 	vsub.f32	s14, s14, s15
 800104a:	edd7 7a05 	vldr	s15, [r7, #20]
 800104e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001052:	ee17 0a90 	vmov	r0, s15
 8001056:	f7ff fa77 	bl	8000548 <__aeabi_f2d>
 800105a:	a311      	add	r3, pc, #68	; (adr r3, 80010a0 <calculateAngleControlFlip+0x118>)
 800105c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001060:	f7ff fbf4 	bl	800084c <__aeabi_ddiv>
 8001064:	4603      	mov	r3, r0
 8001066:	460c      	mov	r4, r1
 8001068:	4618      	mov	r0, r3
 800106a:	4621      	mov	r1, r4
 800106c:	f7ff fdbc 	bl	8000be8 <__aeabi_d2f>
 8001070:	4603      	mov	r3, r0
 8001072:	607b      	str	r3, [r7, #4]

		Angle_control_term = p + i + d;
 8001074:	4b10      	ldr	r3, [pc, #64]	; (80010b8 <calculateAngleControlFlip+0x130>)
 8001076:	ed93 7a00 	vldr	s14, [r3]
 800107a:	edd7 7a02 	vldr	s15, [r7, #8]
 800107e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001082:	edd7 7a01 	vldr	s15, [r7, #4]
 8001086:	ee77 7a27 	vadd.f32	s15, s14, s15
 800108a:	4b0e      	ldr	r3, [pc, #56]	; (80010c4 <calculateAngleControlFlip+0x13c>)
 800108c:	edc3 7a00 	vstr	s15, [r3]

		//setMotor(-Angle_control_term, Angle_control_term);

		pre_diff = diff;
 8001090:	4a0b      	ldr	r2, [pc, #44]	; (80010c0 <calculateAngleControlFlip+0x138>)
 8001092:	693b      	ldr	r3, [r7, #16]
 8001094:	6013      	str	r3, [r2, #0]
	}
}
 8001096:	bf00      	nop
 8001098:	3720      	adds	r7, #32
 800109a:	46bd      	mov	sp, r7
 800109c:	bdb0      	pop	{r4, r5, r7, pc}
 800109e:	bf00      	nop
 80010a0:	d2f1a9fc 	.word	0xd2f1a9fc
 80010a4:	3f50624d 	.word	0x3f50624d
 80010a8:	45bb8000 	.word	0x45bb8000
 80010ac:	476a6000 	.word	0x476a6000
 80010b0:	2000022c 	.word	0x2000022c
 80010b4:	2000022e 	.word	0x2000022e
 80010b8:	2000023c 	.word	0x2000023c
 80010bc:	20000230 	.word	0x20000230
 80010c0:	20000240 	.word	0x20000240
 80010c4:	20000234 	.word	0x20000234

080010c8 <setvariableAngle>:
float getAngleControlTerm(void)
{
	return Angle_control_term;
}

float setvariableAngle(void){
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0
	return variable_Angle;
 80010cc:	4b04      	ldr	r3, [pc, #16]	; (80010e0 <setvariableAngle+0x18>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	ee07 3a90 	vmov	s15, r3
}
 80010d4:	eeb0 0a67 	vmov.f32	s0, s15
 80010d8:	46bd      	mov	sp, r7
 80010da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010de:	4770      	bx	lr
 80010e0:	20000238 	.word	0x20000238

080010e4 <initEncoder>:
static float distance_cross_line_ignore;
static float distance_side_line_ignore;
static float speed_cnt;

void initEncoder(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	af00      	add	r7, sp, #0
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);	//encoder start
 80010e8:	213c      	movs	r1, #60	; 0x3c
 80010ea:	4808      	ldr	r0, [pc, #32]	; (800110c <initEncoder+0x28>)
 80010ec:	f008 fbda 	bl	80098a4 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);	//encoder start
 80010f0:	213c      	movs	r1, #60	; 0x3c
 80010f2:	4807      	ldr	r0, [pc, #28]	; (8001110 <initEncoder+0x2c>)
 80010f4:	f008 fbd6 	bl	80098a4 <HAL_TIM_Encoder_Start>
	TIM3 -> CNT = CNT_OFFSET;
 80010f8:	4b06      	ldr	r3, [pc, #24]	; (8001114 <initEncoder+0x30>)
 80010fa:	f242 7210 	movw	r2, #10000	; 0x2710
 80010fe:	625a      	str	r2, [r3, #36]	; 0x24
	TIM4 -> CNT = CNT_OFFSET;
 8001100:	4b05      	ldr	r3, [pc, #20]	; (8001118 <initEncoder+0x34>)
 8001102:	f242 7210 	movw	r2, #10000	; 0x2710
 8001106:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001108:	bf00      	nop
 800110a:	bd80      	pop	{r7, pc}
 800110c:	20016040 	.word	0x20016040
 8001110:	20016000 	.word	0x20016000
 8001114:	40000400 	.word	0x40000400
 8001118:	40000800 	.word	0x40000800
 800111c:	00000000 	.word	0x00000000

08001120 <updateEncoderCnt>:

void updateEncoderCnt(void)
{
 8001120:	b598      	push	{r3, r4, r7, lr}
 8001122:	af00      	add	r7, sp, #0
	enc_l_cnt = TIM3 -> CNT - CNT_OFFSET;
 8001124:	4b5c      	ldr	r3, [pc, #368]	; (8001298 <updateEncoderCnt+0x178>)
 8001126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001128:	b29b      	uxth	r3, r3
 800112a:	f5a3 531c 	sub.w	r3, r3, #9984	; 0x2700
 800112e:	3b10      	subs	r3, #16
 8001130:	b29b      	uxth	r3, r3
 8001132:	b21a      	sxth	r2, r3
 8001134:	4b59      	ldr	r3, [pc, #356]	; (800129c <updateEncoderCnt+0x17c>)
 8001136:	801a      	strh	r2, [r3, #0]
	enc_r_cnt = CNT_OFFSET - TIM4 -> CNT;
 8001138:	4b59      	ldr	r3, [pc, #356]	; (80012a0 <updateEncoderCnt+0x180>)
 800113a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800113c:	b29b      	uxth	r3, r3
 800113e:	f5c3 531c 	rsb	r3, r3, #9984	; 0x2700
 8001142:	3310      	adds	r3, #16
 8001144:	b29b      	uxth	r3, r3
 8001146:	b21a      	sxth	r2, r3
 8001148:	4b56      	ldr	r3, [pc, #344]	; (80012a4 <updateEncoderCnt+0x184>)
 800114a:	801a      	strh	r2, [r3, #0]

	enc_l_total += enc_l_cnt;
 800114c:	4b56      	ldr	r3, [pc, #344]	; (80012a8 <updateEncoderCnt+0x188>)
 800114e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001152:	b29a      	uxth	r2, r3
 8001154:	4b51      	ldr	r3, [pc, #324]	; (800129c <updateEncoderCnt+0x17c>)
 8001156:	f9b3 3000 	ldrsh.w	r3, [r3]
 800115a:	b29b      	uxth	r3, r3
 800115c:	4413      	add	r3, r2
 800115e:	b29b      	uxth	r3, r3
 8001160:	b21a      	sxth	r2, r3
 8001162:	4b51      	ldr	r3, [pc, #324]	; (80012a8 <updateEncoderCnt+0x188>)
 8001164:	801a      	strh	r2, [r3, #0]
	enc_r_total += enc_r_cnt;
 8001166:	4b51      	ldr	r3, [pc, #324]	; (80012ac <updateEncoderCnt+0x18c>)
 8001168:	f9b3 3000 	ldrsh.w	r3, [r3]
 800116c:	b29a      	uxth	r2, r3
 800116e:	4b4d      	ldr	r3, [pc, #308]	; (80012a4 <updateEncoderCnt+0x184>)
 8001170:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001174:	b29b      	uxth	r3, r3
 8001176:	4413      	add	r3, r2
 8001178:	b29b      	uxth	r3, r3
 800117a:	b21a      	sxth	r2, r3
 800117c:	4b4b      	ldr	r3, [pc, #300]	; (80012ac <updateEncoderCnt+0x18c>)
 800117e:	801a      	strh	r2, [r3, #0]
	//enc_total = (enc_l_total + enc_r_total) / 2;

	distance_1ms = DISTANCE_PER_CNT * (enc_l_cnt + enc_r_cnt) / 2;
 8001180:	4b46      	ldr	r3, [pc, #280]	; (800129c <updateEncoderCnt+0x17c>)
 8001182:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001186:	461a      	mov	r2, r3
 8001188:	4b46      	ldr	r3, [pc, #280]	; (80012a4 <updateEncoderCnt+0x184>)
 800118a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800118e:	4413      	add	r3, r2
 8001190:	4618      	mov	r0, r3
 8001192:	f7ff f9c7 	bl	8000524 <__aeabi_i2d>
 8001196:	a33e      	add	r3, pc, #248	; (adr r3, 8001290 <updateEncoderCnt+0x170>)
 8001198:	e9d3 2300 	ldrd	r2, r3, [r3]
 800119c:	f7ff fa2c 	bl	80005f8 <__aeabi_dmul>
 80011a0:	4603      	mov	r3, r0
 80011a2:	460c      	mov	r4, r1
 80011a4:	4618      	mov	r0, r3
 80011a6:	4621      	mov	r1, r4
 80011a8:	f04f 0200 	mov.w	r2, #0
 80011ac:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80011b0:	f7ff fb4c 	bl	800084c <__aeabi_ddiv>
 80011b4:	4603      	mov	r3, r0
 80011b6:	460c      	mov	r4, r1
 80011b8:	4618      	mov	r0, r3
 80011ba:	4621      	mov	r1, r4
 80011bc:	f7ff fd14 	bl	8000be8 <__aeabi_d2f>
 80011c0:	4602      	mov	r2, r0
 80011c2:	4b3b      	ldr	r3, [pc, #236]	; (80012b0 <updateEncoderCnt+0x190>)
 80011c4:	601a      	str	r2, [r3, #0]
	distance_10mm += distance_1ms;
 80011c6:	4b3b      	ldr	r3, [pc, #236]	; (80012b4 <updateEncoderCnt+0x194>)
 80011c8:	ed93 7a00 	vldr	s14, [r3]
 80011cc:	4b38      	ldr	r3, [pc, #224]	; (80012b0 <updateEncoderCnt+0x190>)
 80011ce:	edd3 7a00 	vldr	s15, [r3]
 80011d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011d6:	4b37      	ldr	r3, [pc, #220]	; (80012b4 <updateEncoderCnt+0x194>)
 80011d8:	edc3 7a00 	vstr	s15, [r3]
	distance_30mm += distance_1ms;
 80011dc:	4b36      	ldr	r3, [pc, #216]	; (80012b8 <updateEncoderCnt+0x198>)
 80011de:	ed93 7a00 	vldr	s14, [r3]
 80011e2:	4b33      	ldr	r3, [pc, #204]	; (80012b0 <updateEncoderCnt+0x190>)
 80011e4:	edd3 7a00 	vldr	s15, [r3]
 80011e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011ec:	4b32      	ldr	r3, [pc, #200]	; (80012b8 <updateEncoderCnt+0x198>)
 80011ee:	edc3 7a00 	vstr	s15, [r3]
	sab_distance_10mm += distance_1ms;
 80011f2:	4b32      	ldr	r3, [pc, #200]	; (80012bc <updateEncoderCnt+0x19c>)
 80011f4:	ed93 7a00 	vldr	s14, [r3]
 80011f8:	4b2d      	ldr	r3, [pc, #180]	; (80012b0 <updateEncoderCnt+0x190>)
 80011fa:	edd3 7a00 	vldr	s15, [r3]
 80011fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001202:	4b2e      	ldr	r3, [pc, #184]	; (80012bc <updateEncoderCnt+0x19c>)
 8001204:	edc3 7a00 	vstr	s15, [r3]
	total_distance += distance_1ms;
 8001208:	4b2d      	ldr	r3, [pc, #180]	; (80012c0 <updateEncoderCnt+0x1a0>)
 800120a:	ed93 7a00 	vldr	s14, [r3]
 800120e:	4b28      	ldr	r3, [pc, #160]	; (80012b0 <updateEncoderCnt+0x190>)
 8001210:	edd3 7a00 	vldr	s15, [r3]
 8001214:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001218:	4b29      	ldr	r3, [pc, #164]	; (80012c0 <updateEncoderCnt+0x1a0>)
 800121a:	edc3 7a00 	vstr	s15, [r3]
	goal_judge_distance += distance_1ms;
 800121e:	4b29      	ldr	r3, [pc, #164]	; (80012c4 <updateEncoderCnt+0x1a4>)
 8001220:	ed93 7a00 	vldr	s14, [r3]
 8001224:	4b22      	ldr	r3, [pc, #136]	; (80012b0 <updateEncoderCnt+0x190>)
 8001226:	edd3 7a00 	vldr	s15, [r3]
 800122a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800122e:	4b25      	ldr	r3, [pc, #148]	; (80012c4 <updateEncoderCnt+0x1a4>)
 8001230:	edc3 7a00 	vstr	s15, [r3]
	side_line_judge_distance += distance_1ms;
 8001234:	4b24      	ldr	r3, [pc, #144]	; (80012c8 <updateEncoderCnt+0x1a8>)
 8001236:	ed93 7a00 	vldr	s14, [r3]
 800123a:	4b1d      	ldr	r3, [pc, #116]	; (80012b0 <updateEncoderCnt+0x190>)
 800123c:	edd3 7a00 	vldr	s15, [r3]
 8001240:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001244:	4b20      	ldr	r3, [pc, #128]	; (80012c8 <updateEncoderCnt+0x1a8>)
 8001246:	edc3 7a00 	vstr	s15, [r3]
	distance_cross_line_ignore += distance_1ms;
 800124a:	4b20      	ldr	r3, [pc, #128]	; (80012cc <updateEncoderCnt+0x1ac>)
 800124c:	ed93 7a00 	vldr	s14, [r3]
 8001250:	4b17      	ldr	r3, [pc, #92]	; (80012b0 <updateEncoderCnt+0x190>)
 8001252:	edd3 7a00 	vldr	s15, [r3]
 8001256:	ee77 7a27 	vadd.f32	s15, s14, s15
 800125a:	4b1c      	ldr	r3, [pc, #112]	; (80012cc <updateEncoderCnt+0x1ac>)
 800125c:	edc3 7a00 	vstr	s15, [r3]
	distance_side_line_ignore += distance_1ms;
 8001260:	4b1b      	ldr	r3, [pc, #108]	; (80012d0 <updateEncoderCnt+0x1b0>)
 8001262:	ed93 7a00 	vldr	s14, [r3]
 8001266:	4b12      	ldr	r3, [pc, #72]	; (80012b0 <updateEncoderCnt+0x190>)
 8001268:	edd3 7a00 	vldr	s15, [r3]
 800126c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001270:	4b17      	ldr	r3, [pc, #92]	; (80012d0 <updateEncoderCnt+0x1b0>)
 8001272:	edc3 7a00 	vstr	s15, [r3]

	TIM3 -> CNT = CNT_OFFSET;
 8001276:	4b08      	ldr	r3, [pc, #32]	; (8001298 <updateEncoderCnt+0x178>)
 8001278:	f242 7210 	movw	r2, #10000	; 0x2710
 800127c:	625a      	str	r2, [r3, #36]	; 0x24
    TIM4 -> CNT = CNT_OFFSET;
 800127e:	4b08      	ldr	r3, [pc, #32]	; (80012a0 <updateEncoderCnt+0x180>)
 8001280:	f242 7210 	movw	r2, #10000	; 0x2710
 8001284:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001286:	bf00      	nop
 8001288:	bd98      	pop	{r3, r4, r7, pc}
 800128a:	bf00      	nop
 800128c:	f3af 8000 	nop.w
 8001290:	bec93a2d 	.word	0xbec93a2d
 8001294:	3f8c463a 	.word	0x3f8c463a
 8001298:	40000400 	.word	0x40000400
 800129c:	20000244 	.word	0x20000244
 80012a0:	40000800 	.word	0x40000800
 80012a4:	20000246 	.word	0x20000246
 80012a8:	20000248 	.word	0x20000248
 80012ac:	2000024a 	.word	0x2000024a
 80012b0:	2000024c 	.word	0x2000024c
 80012b4:	20000250 	.word	0x20000250
 80012b8:	20000254 	.word	0x20000254
 80012bc:	20000258 	.word	0x20000258
 80012c0:	2000025c 	.word	0x2000025c
 80012c4:	20000260 	.word	0x20000260
 80012c8:	20000264 	.word	0x20000264
 80012cc:	20000268 	.word	0x20000268
 80012d0:	2000026c 	.word	0x2000026c

080012d4 <getEncoderCnt>:

void getEncoderCnt(int16_t *cnt_l, int16_t *cnt_r)
{
 80012d4:	b480      	push	{r7}
 80012d6:	b083      	sub	sp, #12
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
 80012dc:	6039      	str	r1, [r7, #0]
	*cnt_l = enc_l_cnt;
 80012de:	4b08      	ldr	r3, [pc, #32]	; (8001300 <getEncoderCnt+0x2c>)
 80012e0:	f9b3 2000 	ldrsh.w	r2, [r3]
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	801a      	strh	r2, [r3, #0]
	*cnt_r = enc_r_cnt;
 80012e8:	4b06      	ldr	r3, [pc, #24]	; (8001304 <getEncoderCnt+0x30>)
 80012ea:	f9b3 2000 	ldrsh.w	r2, [r3]
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	801a      	strh	r2, [r3, #0]
}
 80012f2:	bf00      	nop
 80012f4:	370c      	adds	r7, #12
 80012f6:	46bd      	mov	sp, r7
 80012f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fc:	4770      	bx	lr
 80012fe:	bf00      	nop
 8001300:	20000244 	.word	0x20000244
 8001304:	20000246 	.word	0x20000246

08001308 <getTotalDistance>:

float getTotalDistance(){
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0
	return total_distance;
 800130c:	4b04      	ldr	r3, [pc, #16]	; (8001320 <getTotalDistance+0x18>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	ee07 3a90 	vmov	s15, r3
}
 8001314:	eeb0 0a67 	vmov.f32	s0, s15
 8001318:	46bd      	mov	sp, r7
 800131a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131e:	4770      	bx	lr
 8001320:	2000025c 	.word	0x2000025c

08001324 <getGoalJudgeDistance>:

float getGoalJudgeDistance(){
 8001324:	b480      	push	{r7}
 8001326:	af00      	add	r7, sp, #0
	return goal_judge_distance;
 8001328:	4b04      	ldr	r3, [pc, #16]	; (800133c <getGoalJudgeDistance+0x18>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	ee07 3a90 	vmov	s15, r3
}
 8001330:	eeb0 0a67 	vmov.f32	s0, s15
 8001334:	46bd      	mov	sp, r7
 8001336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133a:	4770      	bx	lr
 800133c:	20000260 	.word	0x20000260

08001340 <getSideLineJudgeDistance>:

float getSideLineJudgeDistance(){
 8001340:	b480      	push	{r7}
 8001342:	af00      	add	r7, sp, #0
	return side_line_judge_distance;
 8001344:	4b04      	ldr	r3, [pc, #16]	; (8001358 <getSideLineJudgeDistance+0x18>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	ee07 3a90 	vmov	s15, r3
}
 800134c:	eeb0 0a67 	vmov.f32	s0, s15
 8001350:	46bd      	mov	sp, r7
 8001352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001356:	4770      	bx	lr
 8001358:	20000264 	.word	0x20000264

0800135c <setTotalDistance>:

void setTotalDistance(float distance)
{
 800135c:	b480      	push	{r7}
 800135e:	b083      	sub	sp, #12
 8001360:	af00      	add	r7, sp, #0
 8001362:	ed87 0a01 	vstr	s0, [r7, #4]
	total_distance = distance;
 8001366:	4a04      	ldr	r2, [pc, #16]	; (8001378 <setTotalDistance+0x1c>)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	6013      	str	r3, [r2, #0]
}
 800136c:	bf00      	nop
 800136e:	370c      	adds	r7, #12
 8001370:	46bd      	mov	sp, r7
 8001372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001376:	4770      	bx	lr
 8001378:	2000025c 	.word	0x2000025c

0800137c <getCrossLineIgnoreDistance>:

float getCrossLineIgnoreDistance(void)
{
 800137c:	b480      	push	{r7}
 800137e:	af00      	add	r7, sp, #0
	return distance_cross_line_ignore;
 8001380:	4b04      	ldr	r3, [pc, #16]	; (8001394 <getCrossLineIgnoreDistance+0x18>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	ee07 3a90 	vmov	s15, r3
}
 8001388:	eeb0 0a67 	vmov.f32	s0, s15
 800138c:	46bd      	mov	sp, r7
 800138e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001392:	4770      	bx	lr
 8001394:	20000268 	.word	0x20000268

08001398 <clearTotalDistance>:
float getSideLineIgnoreDistance(void)
{
	return distance_side_line_ignore;
}

void clearTotalDistance(){
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0
	total_distance = 0;
 800139c:	4b04      	ldr	r3, [pc, #16]	; (80013b0 <clearTotalDistance+0x18>)
 800139e:	f04f 0200 	mov.w	r2, #0
 80013a2:	601a      	str	r2, [r3, #0]
}
 80013a4:	bf00      	nop
 80013a6:	46bd      	mov	sp, r7
 80013a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ac:	4770      	bx	lr
 80013ae:	bf00      	nop
 80013b0:	2000025c 	.word	0x2000025c

080013b4 <clearGoalJudgeDistance>:

void clearGoalJudgeDistance(){
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
	goal_judge_distance = 0;
 80013b8:	4b04      	ldr	r3, [pc, #16]	; (80013cc <clearGoalJudgeDistance+0x18>)
 80013ba:	f04f 0200 	mov.w	r2, #0
 80013be:	601a      	str	r2, [r3, #0]
}
 80013c0:	bf00      	nop
 80013c2:	46bd      	mov	sp, r7
 80013c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c8:	4770      	bx	lr
 80013ca:	bf00      	nop
 80013cc:	20000260 	.word	0x20000260

080013d0 <clearSideLineJudgeDistance>:

void clearSideLineJudgeDistance(){
 80013d0:	b480      	push	{r7}
 80013d2:	af00      	add	r7, sp, #0
	side_line_judge_distance = 0;
 80013d4:	4b04      	ldr	r3, [pc, #16]	; (80013e8 <clearSideLineJudgeDistance+0x18>)
 80013d6:	f04f 0200 	mov.w	r2, #0
 80013da:	601a      	str	r2, [r3, #0]
}
 80013dc:	bf00      	nop
 80013de:	46bd      	mov	sp, r7
 80013e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e4:	4770      	bx	lr
 80013e6:	bf00      	nop
 80013e8:	20000264 	.word	0x20000264

080013ec <clearCrossLineIgnoreDistance>:

void clearCrossLineIgnoreDistance(void)
{
 80013ec:	b480      	push	{r7}
 80013ee:	af00      	add	r7, sp, #0
	distance_cross_line_ignore = 0;
 80013f0:	4b04      	ldr	r3, [pc, #16]	; (8001404 <clearCrossLineIgnoreDistance+0x18>)
 80013f2:	f04f 0200 	mov.w	r2, #0
 80013f6:	601a      	str	r2, [r3, #0]
}
 80013f8:	bf00      	nop
 80013fa:	46bd      	mov	sp, r7
 80013fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001400:	4770      	bx	lr
 8001402:	bf00      	nop
 8001404:	20000268 	.word	0x20000268

08001408 <clearSideLineIgnoreDistance>:

void clearSideLineIgnoreDistance(void)
{
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
	distance_side_line_ignore = 0;
 800140c:	4b04      	ldr	r3, [pc, #16]	; (8001420 <clearSideLineIgnoreDistance+0x18>)
 800140e:	f04f 0200 	mov.w	r2, #0
 8001412:	601a      	str	r2, [r3, #0]
}
 8001414:	bf00      	nop
 8001416:	46bd      	mov	sp, r7
 8001418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141c:	4770      	bx	lr
 800141e:	bf00      	nop
 8001420:	2000026c 	.word	0x2000026c

08001424 <getDistance10mm>:
{
	TIM3 -> CNT = CNT_OFFSET;
	TIM4 -> CNT = CNT_OFFSET;
}

float getDistance10mm(void){
 8001424:	b480      	push	{r7}
 8001426:	af00      	add	r7, sp, #0
	return distance_10mm;
 8001428:	4b04      	ldr	r3, [pc, #16]	; (800143c <getDistance10mm+0x18>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	ee07 3a90 	vmov	s15, r3
}
 8001430:	eeb0 0a67 	vmov.f32	s0, s15
 8001434:	46bd      	mov	sp, r7
 8001436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143a:	4770      	bx	lr
 800143c:	20000250 	.word	0x20000250

08001440 <clearDistance10mm>:

void clearDistance10mm(void){
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0
	distance_10mm = 0;
 8001444:	4b04      	ldr	r3, [pc, #16]	; (8001458 <clearDistance10mm+0x18>)
 8001446:	f04f 0200 	mov.w	r2, #0
 800144a:	601a      	str	r2, [r3, #0]
}
 800144c:	bf00      	nop
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr
 8001456:	bf00      	nop
 8001458:	20000250 	.word	0x20000250

0800145c <getDistance30mm>:

float getDistance30mm(void){
 800145c:	b480      	push	{r7}
 800145e:	af00      	add	r7, sp, #0
	return distance_30mm;
 8001460:	4b04      	ldr	r3, [pc, #16]	; (8001474 <getDistance30mm+0x18>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	ee07 3a90 	vmov	s15, r3
}
 8001468:	eeb0 0a67 	vmov.f32	s0, s15
 800146c:	46bd      	mov	sp, r7
 800146e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001472:	4770      	bx	lr
 8001474:	20000254 	.word	0x20000254

08001478 <clearDistance30mm>:

void clearDistance30mm(void){
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0
	distance_30mm = 0;
 800147c:	4b04      	ldr	r3, [pc, #16]	; (8001490 <clearDistance30mm+0x18>)
 800147e:	f04f 0200 	mov.w	r2, #0
 8001482:	601a      	str	r2, [r3, #0]
}
 8001484:	bf00      	nop
 8001486:	46bd      	mov	sp, r7
 8001488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148c:	4770      	bx	lr
 800148e:	bf00      	nop
 8001490:	20000254 	.word	0x20000254
 8001494:	00000000 	.word	0x00000000

08001498 <getspeedcount>:

float getspeedcount(void){
 8001498:	b598      	push	{r3, r4, r7, lr}
 800149a:	af00      	add	r7, sp, #0
	if(sab_distance_10mm >= 10){
 800149c:	4b16      	ldr	r3, [pc, #88]	; (80014f8 <getspeedcount+0x60>)
 800149e:	edd3 7a00 	vldr	s15, [r3]
 80014a2:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80014a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014ae:	db16      	blt.n	80014de <getspeedcount+0x46>
		speed_cnt += 0.1;
 80014b0:	4b12      	ldr	r3, [pc, #72]	; (80014fc <getspeedcount+0x64>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	4618      	mov	r0, r3
 80014b6:	f7ff f847 	bl	8000548 <__aeabi_f2d>
 80014ba:	a30d      	add	r3, pc, #52	; (adr r3, 80014f0 <getspeedcount+0x58>)
 80014bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014c0:	f7fe fee4 	bl	800028c <__adddf3>
 80014c4:	4603      	mov	r3, r0
 80014c6:	460c      	mov	r4, r1
 80014c8:	4618      	mov	r0, r3
 80014ca:	4621      	mov	r1, r4
 80014cc:	f7ff fb8c 	bl	8000be8 <__aeabi_d2f>
 80014d0:	4602      	mov	r2, r0
 80014d2:	4b0a      	ldr	r3, [pc, #40]	; (80014fc <getspeedcount+0x64>)
 80014d4:	601a      	str	r2, [r3, #0]
		sab_distance_10mm = 0;
 80014d6:	4b08      	ldr	r3, [pc, #32]	; (80014f8 <getspeedcount+0x60>)
 80014d8:	f04f 0200 	mov.w	r2, #0
 80014dc:	601a      	str	r2, [r3, #0]
	}
	return speed_cnt;
 80014de:	4b07      	ldr	r3, [pc, #28]	; (80014fc <getspeedcount+0x64>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	ee07 3a90 	vmov	s15, r3
}
 80014e6:	eeb0 0a67 	vmov.f32	s0, s15
 80014ea:	bd98      	pop	{r3, r4, r7, pc}
 80014ec:	f3af 8000 	nop.w
 80014f0:	9999999a 	.word	0x9999999a
 80014f4:	3fb99999 	.word	0x3fb99999
 80014f8:	20000258 	.word	0x20000258
 80014fc:	20000270 	.word	0x20000270

08001500 <clearspeedcount>:

void clearspeedcount(void){
 8001500:	b480      	push	{r7}
 8001502:	af00      	add	r7, sp, #0
	speed_cnt = 0.1;
 8001504:	4b03      	ldr	r3, [pc, #12]	; (8001514 <clearspeedcount+0x14>)
 8001506:	4a04      	ldr	r2, [pc, #16]	; (8001518 <clearspeedcount+0x18>)
 8001508:	601a      	str	r2, [r3, #0]
}
 800150a:	bf00      	nop
 800150c:	46bd      	mov	sp, r7
 800150e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001512:	4770      	bx	lr
 8001514:	20000270 	.word	0x20000270
 8001518:	3dcccccd 	.word	0x3dcccccd

0800151c <FLASH_Unlock>:
const uint32_t start_adress_sector11 =  0x80E0000; //sentor11 start address
//const uint32_t middle_adress_sector11 = 0x80E3CAF; //sentor11 midle address
const uint32_t end_adress_sector11 	 = 	0x80FFFFF;

inline static void FLASH_Unlock(void)
{
 800151c:	b480      	push	{r7}
 800151e:	af00      	add	r7, sp, #0
	FLASH->KEYR =  0x45670123;
 8001520:	4b05      	ldr	r3, [pc, #20]	; (8001538 <FLASH_Unlock+0x1c>)
 8001522:	4a06      	ldr	r2, [pc, #24]	; (800153c <FLASH_Unlock+0x20>)
 8001524:	605a      	str	r2, [r3, #4]
	FLASH->KEYR =  0xCDEF89AB;
 8001526:	4b04      	ldr	r3, [pc, #16]	; (8001538 <FLASH_Unlock+0x1c>)
 8001528:	4a05      	ldr	r2, [pc, #20]	; (8001540 <FLASH_Unlock+0x24>)
 800152a:	605a      	str	r2, [r3, #4]
}
 800152c:	bf00      	nop
 800152e:	46bd      	mov	sp, r7
 8001530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001534:	4770      	bx	lr
 8001536:	bf00      	nop
 8001538:	40023c00 	.word	0x40023c00
 800153c:	45670123 	.word	0x45670123
 8001540:	cdef89ab 	.word	0xcdef89ab

08001544 <FLASH_Lock>:

inline static void FLASH_Lock(void)
{
 8001544:	b480      	push	{r7}
 8001546:	af00      	add	r7, sp, #0
	FLASH->CR |= FLASH_CR_LOCK;
 8001548:	4b05      	ldr	r3, [pc, #20]	; (8001560 <FLASH_Lock+0x1c>)
 800154a:	691b      	ldr	r3, [r3, #16]
 800154c:	4a04      	ldr	r2, [pc, #16]	; (8001560 <FLASH_Lock+0x1c>)
 800154e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001552:	6113      	str	r3, [r2, #16]

}
 8001554:	bf00      	nop
 8001556:	46bd      	mov	sp, r7
 8001558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155c:	4770      	bx	lr
 800155e:	bf00      	nop
 8001560:	40023c00 	.word	0x40023c00

08001564 <FLASH_WaitBusy>:

void FLASH_WaitBusy(void)
{
 8001564:	b480      	push	{r7}
 8001566:	af00      	add	r7, sp, #0
	while(FLASH->SR & FLASH_SR_BSY);//BSY
 8001568:	bf00      	nop
 800156a:	4b05      	ldr	r3, [pc, #20]	; (8001580 <FLASH_WaitBusy+0x1c>)
 800156c:	68db      	ldr	r3, [r3, #12]
 800156e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001572:	2b00      	cmp	r3, #0
 8001574:	d1f9      	bne.n	800156a <FLASH_WaitBusy+0x6>
}
 8001576:	bf00      	nop
 8001578:	46bd      	mov	sp, r7
 800157a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157e:	4770      	bx	lr
 8001580:	40023c00 	.word	0x40023c00

08001584 <FLASH_EreaseSector>:
	FLASH_WaitBusy();

	FLASH_Lock();
}

void FLASH_EreaseSector( uint16_t sector ){	//FLASH_SECTOR11
 8001584:	b580      	push	{r7, lr}
 8001586:	b088      	sub	sp, #32
 8001588:	af00      	add	r7, sp, #0
 800158a:	4603      	mov	r3, r0
 800158c:	80fb      	strh	r3, [r7, #6]
	HAL_FLASH_Unlock();
 800158e:	f006 f9c1 	bl	8007914 <HAL_FLASH_Unlock>

	FLASH_EraseInitTypeDef EraseInit;
	EraseInit.TypeErase = FLASH_TYPEERASE_SECTORS;
 8001592:	2300      	movs	r3, #0
 8001594:	60fb      	str	r3, [r7, #12]
	EraseInit.Sector = sector;
 8001596:	88fb      	ldrh	r3, [r7, #6]
 8001598:	617b      	str	r3, [r7, #20]
	EraseInit.NbSectors = 1;
 800159a:	2301      	movs	r3, #1
 800159c:	61bb      	str	r3, [r7, #24]
	EraseInit.VoltageRange = FLASH_VOLTAGE_RANGE_3;	//!< Device operating range: 2.7V to 3.6V
 800159e:	2302      	movs	r3, #2
 80015a0:	61fb      	str	r3, [r7, #28]

	uint32_t PageError = 0;
 80015a2:	2300      	movs	r3, #0
 80015a4:	60bb      	str	r3, [r7, #8]
	HAL_FLASHEx_Erase(&EraseInit, &PageError);
 80015a6:	f107 0208 	add.w	r2, r7, #8
 80015aa:	f107 030c 	add.w	r3, r7, #12
 80015ae:	4611      	mov	r1, r2
 80015b0:	4618      	mov	r0, r3
 80015b2:	f006 fa77 	bl	8007aa4 <HAL_FLASHEx_Erase>
	HAL_FLASH_Lock();
 80015b6:	f006 f9cf 	bl	8007958 <HAL_FLASH_Lock>
}
 80015ba:	bf00      	nop
 80015bc:	3720      	adds	r7, #32
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
	...

080015c4 <FLASH_Write_Word_F>:

	FLASH_Lock();
}

void FLASH_Write_Word_F(uint32_t address, float data)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b082      	sub	sp, #8
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
 80015cc:	ed87 0a00 	vstr	s0, [r7]
	FLASH_Unlock();
 80015d0:	f7ff ffa4 	bl	800151c <FLASH_Unlock>

	FLASH_WaitBusy();
 80015d4:	f7ff ffc6 	bl	8001564 <FLASH_WaitBusy>

	FLASH->CR |= FLASH_PSIZE_WORD;
 80015d8:	4b0e      	ldr	r3, [pc, #56]	; (8001614 <FLASH_Write_Word_F+0x50>)
 80015da:	691b      	ldr	r3, [r3, #16]
 80015dc:	4a0d      	ldr	r2, [pc, #52]	; (8001614 <FLASH_Write_Word_F+0x50>)
 80015de:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80015e2:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_PG;
 80015e4:	4b0b      	ldr	r3, [pc, #44]	; (8001614 <FLASH_Write_Word_F+0x50>)
 80015e6:	691b      	ldr	r3, [r3, #16]
 80015e8:	4a0a      	ldr	r2, [pc, #40]	; (8001614 <FLASH_Write_Word_F+0x50>)
 80015ea:	f043 0301 	orr.w	r3, r3, #1
 80015ee:	6113      	str	r3, [r2, #16]

	*(__IO float*)address = data;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	683a      	ldr	r2, [r7, #0]
 80015f4:	601a      	str	r2, [r3, #0]

	FLASH_WaitBusy();
 80015f6:	f7ff ffb5 	bl	8001564 <FLASH_WaitBusy>

	FLASH->CR &= ~FLASH_CR_PG;
 80015fa:	4b06      	ldr	r3, [pc, #24]	; (8001614 <FLASH_Write_Word_F+0x50>)
 80015fc:	691b      	ldr	r3, [r3, #16]
 80015fe:	4a05      	ldr	r2, [pc, #20]	; (8001614 <FLASH_Write_Word_F+0x50>)
 8001600:	f023 0301 	bic.w	r3, r3, #1
 8001604:	6113      	str	r3, [r2, #16]

	FLASH_Lock();
 8001606:	f7ff ff9d 	bl	8001544 <FLASH_Lock>
}
 800160a:	bf00      	nop
 800160c:	3708      	adds	r7, #8
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	40023c00 	.word	0x40023c00

08001618 <initGyro>:
float omega;
float theta_10mm;
float add_theta_30mm;
float ang_average = 0;

uint8_t initGyro(){
 8001618:	b580      	push	{r7, lr}
 800161a:	b082      	sub	sp, #8
 800161c:	af00      	add	r7, sp, #0
	uint8_t who_i_am;
	who_i_am = IMU_init();
 800161e:	f001 ffad 	bl	800357c <IMU_init>
 8001622:	4603      	mov	r3, r0
 8001624:	71fb      	strb	r3, [r7, #7]
	HAL_Delay(500);
 8001626:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800162a:	f005 f8dd 	bl	80067e8 <HAL_Delay>

	return who_i_am;
 800162e:	79fb      	ldrb	r3, [r7, #7]
}
 8001630:	4618      	mov	r0, r3
 8001632:	3708      	adds	r7, #8
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}

08001638 <updateIMUValue>:

void updateIMUValue(){
 8001638:	b5b0      	push	{r4, r5, r7, lr}
 800163a:	b082      	sub	sp, #8
 800163c:	af00      	add	r7, sp, #0
	read_gyro_data();
 800163e:	f001 ffc1 	bl	80035c4 <read_gyro_data>
	zg_ = zg;
 8001642:	4b5f      	ldr	r3, [pc, #380]	; (80017c0 <updateIMUValue+0x188>)
 8001644:	881b      	ldrh	r3, [r3, #0]
 8001646:	b21a      	sxth	r2, r3
 8001648:	4b5e      	ldr	r3, [pc, #376]	; (80017c4 <updateIMUValue+0x18c>)
 800164a:	801a      	strh	r2, [r3, #0]

	static int16_t pre_zg;
	zg_ = (R_IMU)*(zg) + (1.0 - (R_IMU))* (pre_zg);	// 
 800164c:	4b5c      	ldr	r3, [pc, #368]	; (80017c0 <updateIMUValue+0x188>)
 800164e:	881b      	ldrh	r3, [r3, #0]
 8001650:	b21b      	sxth	r3, r3
 8001652:	4618      	mov	r0, r3
 8001654:	f7fe ff66 	bl	8000524 <__aeabi_i2d>
 8001658:	4604      	mov	r4, r0
 800165a:	460d      	mov	r5, r1
 800165c:	4b5a      	ldr	r3, [pc, #360]	; (80017c8 <updateIMUValue+0x190>)
 800165e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001662:	4618      	mov	r0, r3
 8001664:	f7fe ff5e 	bl	8000524 <__aeabi_i2d>
 8001668:	f04f 0200 	mov.w	r2, #0
 800166c:	f04f 0300 	mov.w	r3, #0
 8001670:	f7fe ffc2 	bl	80005f8 <__aeabi_dmul>
 8001674:	4602      	mov	r2, r0
 8001676:	460b      	mov	r3, r1
 8001678:	4620      	mov	r0, r4
 800167a:	4629      	mov	r1, r5
 800167c:	f7fe fe06 	bl	800028c <__adddf3>
 8001680:	4603      	mov	r3, r0
 8001682:	460c      	mov	r4, r1
 8001684:	4618      	mov	r0, r3
 8001686:	4621      	mov	r1, r4
 8001688:	f7ff fa66 	bl	8000b58 <__aeabi_d2iz>
 800168c:	4603      	mov	r3, r0
 800168e:	b21a      	sxth	r2, r3
 8001690:	4b4c      	ldr	r3, [pc, #304]	; (80017c4 <updateIMUValue+0x18c>)
 8001692:	801a      	strh	r2, [r3, #0]

    zg_ -= ang_average;
 8001694:	4b4b      	ldr	r3, [pc, #300]	; (80017c4 <updateIMUValue+0x18c>)
 8001696:	f9b3 3000 	ldrsh.w	r3, [r3]
 800169a:	ee07 3a90 	vmov	s15, r3
 800169e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016a2:	4b4a      	ldr	r3, [pc, #296]	; (80017cc <updateIMUValue+0x194>)
 80016a4:	edd3 7a00 	vldr	s15, [r3]
 80016a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016ac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016b0:	ee17 3a90 	vmov	r3, s15
 80016b4:	b21a      	sxth	r2, r3
 80016b6:	4b43      	ldr	r3, [pc, #268]	; (80017c4 <updateIMUValue+0x18c>)
 80016b8:	801a      	strh	r2, [r3, #0]

	pre_zg = zg_;
 80016ba:	4b42      	ldr	r3, [pc, #264]	; (80017c4 <updateIMUValue+0x18c>)
 80016bc:	f9b3 2000 	ldrsh.w	r2, [r3]
 80016c0:	4b41      	ldr	r3, [pc, #260]	; (80017c8 <updateIMUValue+0x190>)
 80016c2:	801a      	strh	r2, [r3, #0]

	float corrected_zg = zg_;
 80016c4:	4b3f      	ldr	r3, [pc, #252]	; (80017c4 <updateIMUValue+0x18c>)
 80016c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016ca:	ee07 3a90 	vmov	s15, r3
 80016ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016d2:	edc7 7a01 	vstr	s15, [r7, #4]
	omega = (corrected_zg / 16.4) * PI / 180;
 80016d6:	6878      	ldr	r0, [r7, #4]
 80016d8:	f7fe ff36 	bl	8000548 <__aeabi_f2d>
 80016dc:	a332      	add	r3, pc, #200	; (adr r3, 80017a8 <updateIMUValue+0x170>)
 80016de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016e2:	f7ff f8b3 	bl	800084c <__aeabi_ddiv>
 80016e6:	4603      	mov	r3, r0
 80016e8:	460c      	mov	r4, r1
 80016ea:	4618      	mov	r0, r3
 80016ec:	4621      	mov	r1, r4
 80016ee:	a330      	add	r3, pc, #192	; (adr r3, 80017b0 <updateIMUValue+0x178>)
 80016f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016f4:	f7fe ff80 	bl	80005f8 <__aeabi_dmul>
 80016f8:	4603      	mov	r3, r0
 80016fa:	460c      	mov	r4, r1
 80016fc:	4618      	mov	r0, r3
 80016fe:	4621      	mov	r1, r4
 8001700:	f04f 0200 	mov.w	r2, #0
 8001704:	4b32      	ldr	r3, [pc, #200]	; (80017d0 <updateIMUValue+0x198>)
 8001706:	f7ff f8a1 	bl	800084c <__aeabi_ddiv>
 800170a:	4603      	mov	r3, r0
 800170c:	460c      	mov	r4, r1
 800170e:	4618      	mov	r0, r3
 8001710:	4621      	mov	r1, r4
 8001712:	f7ff fa69 	bl	8000be8 <__aeabi_d2f>
 8001716:	4602      	mov	r2, r0
 8001718:	4b2e      	ldr	r3, [pc, #184]	; (80017d4 <updateIMUValue+0x19c>)
 800171a:	601a      	str	r2, [r3, #0]

	theta_10mm += omega * 0.001;
 800171c:	4b2e      	ldr	r3, [pc, #184]	; (80017d8 <updateIMUValue+0x1a0>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4618      	mov	r0, r3
 8001722:	f7fe ff11 	bl	8000548 <__aeabi_f2d>
 8001726:	4604      	mov	r4, r0
 8001728:	460d      	mov	r5, r1
 800172a:	4b2a      	ldr	r3, [pc, #168]	; (80017d4 <updateIMUValue+0x19c>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	4618      	mov	r0, r3
 8001730:	f7fe ff0a 	bl	8000548 <__aeabi_f2d>
 8001734:	a320      	add	r3, pc, #128	; (adr r3, 80017b8 <updateIMUValue+0x180>)
 8001736:	e9d3 2300 	ldrd	r2, r3, [r3]
 800173a:	f7fe ff5d 	bl	80005f8 <__aeabi_dmul>
 800173e:	4602      	mov	r2, r0
 8001740:	460b      	mov	r3, r1
 8001742:	4620      	mov	r0, r4
 8001744:	4629      	mov	r1, r5
 8001746:	f7fe fda1 	bl	800028c <__adddf3>
 800174a:	4603      	mov	r3, r0
 800174c:	460c      	mov	r4, r1
 800174e:	4618      	mov	r0, r3
 8001750:	4621      	mov	r1, r4
 8001752:	f7ff fa49 	bl	8000be8 <__aeabi_d2f>
 8001756:	4602      	mov	r2, r0
 8001758:	4b1f      	ldr	r3, [pc, #124]	; (80017d8 <updateIMUValue+0x1a0>)
 800175a:	601a      	str	r2, [r3, #0]
	add_theta_30mm += omega * 0.001;
 800175c:	4b1f      	ldr	r3, [pc, #124]	; (80017dc <updateIMUValue+0x1a4>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4618      	mov	r0, r3
 8001762:	f7fe fef1 	bl	8000548 <__aeabi_f2d>
 8001766:	4604      	mov	r4, r0
 8001768:	460d      	mov	r5, r1
 800176a:	4b1a      	ldr	r3, [pc, #104]	; (80017d4 <updateIMUValue+0x19c>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	4618      	mov	r0, r3
 8001770:	f7fe feea 	bl	8000548 <__aeabi_f2d>
 8001774:	a310      	add	r3, pc, #64	; (adr r3, 80017b8 <updateIMUValue+0x180>)
 8001776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800177a:	f7fe ff3d 	bl	80005f8 <__aeabi_dmul>
 800177e:	4602      	mov	r2, r0
 8001780:	460b      	mov	r3, r1
 8001782:	4620      	mov	r0, r4
 8001784:	4629      	mov	r1, r5
 8001786:	f7fe fd81 	bl	800028c <__adddf3>
 800178a:	4603      	mov	r3, r0
 800178c:	460c      	mov	r4, r1
 800178e:	4618      	mov	r0, r3
 8001790:	4621      	mov	r1, r4
 8001792:	f7ff fa29 	bl	8000be8 <__aeabi_d2f>
 8001796:	4602      	mov	r2, r0
 8001798:	4b10      	ldr	r3, [pc, #64]	; (80017dc <updateIMUValue+0x1a4>)
 800179a:	601a      	str	r2, [r3, #0]
}
 800179c:	bf00      	nop
 800179e:	3708      	adds	r7, #8
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bdb0      	pop	{r4, r5, r7, pc}
 80017a4:	f3af 8000 	nop.w
 80017a8:	66666666 	.word	0x66666666
 80017ac:	40306666 	.word	0x40306666
 80017b0:	54411744 	.word	0x54411744
 80017b4:	400921fb 	.word	0x400921fb
 80017b8:	d2f1a9fc 	.word	0xd2f1a9fc
 80017bc:	3f50624d 	.word	0x3f50624d
 80017c0:	20016168 	.word	0x20016168
 80017c4:	20016080 	.word	0x20016080
 80017c8:	20000278 	.word	0x20000278
 80017cc:	20000274 	.word	0x20000274
 80017d0:	40668000 	.word	0x40668000
 80017d4:	20016090 	.word	0x20016090
 80017d8:	2001608c 	.word	0x2001608c
 80017dc:	20016084 	.word	0x20016084

080017e0 <IMU_average>:

void IMU_average(){
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b082      	sub	sp, #8
 80017e4:	af00      	add	r7, sp, #0
	float average = 0;
 80017e6:	f04f 0300 	mov.w	r3, #0
 80017ea:	607b      	str	r3, [r7, #4]
	for(int i = 0; i <= 1000; i++)
 80017ec:	2300      	movs	r3, #0
 80017ee:	603b      	str	r3, [r7, #0]
 80017f0:	e015      	b.n	800181e <IMU_average+0x3e>
	{
		average = average + zg;
 80017f2:	4b13      	ldr	r3, [pc, #76]	; (8001840 <IMU_average+0x60>)
 80017f4:	881b      	ldrh	r3, [r3, #0]
 80017f6:	b21b      	sxth	r3, r3
 80017f8:	ee07 3a90 	vmov	s15, r3
 80017fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001800:	ed97 7a01 	vldr	s14, [r7, #4]
 8001804:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001808:	edc7 7a01 	vstr	s15, [r7, #4]
		HAL_Delay(1);
 800180c:	2001      	movs	r0, #1
 800180e:	f004 ffeb 	bl	80067e8 <HAL_Delay>
		setLED2('A');
 8001812:	2041      	movs	r0, #65	; 0x41
 8001814:	f000 f920 	bl	8001a58 <setLED2>
	for(int i = 0; i <= 1000; i++)
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	3301      	adds	r3, #1
 800181c:	603b      	str	r3, [r7, #0]
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001824:	dde5      	ble.n	80017f2 <IMU_average+0x12>
	}
	ang_average = average/1000;
 8001826:	ed97 7a01 	vldr	s14, [r7, #4]
 800182a:	eddf 6a06 	vldr	s13, [pc, #24]	; 8001844 <IMU_average+0x64>
 800182e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001832:	4b05      	ldr	r3, [pc, #20]	; (8001848 <IMU_average+0x68>)
 8001834:	edc3 7a00 	vstr	s15, [r3]
}
 8001838:	bf00      	nop
 800183a:	3708      	adds	r7, #8
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}
 8001840:	20016168 	.word	0x20016168
 8001844:	447a0000 	.word	0x447a0000
 8001848:	20000274 	.word	0x20000274

0800184c <getTheta10mm>:
float getOmega(){
	return omega;
}

float getTheta10mm()
{
 800184c:	b480      	push	{r7}
 800184e:	af00      	add	r7, sp, #0
	return theta_10mm;
 8001850:	4b04      	ldr	r3, [pc, #16]	; (8001864 <getTheta10mm+0x18>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	ee07 3a90 	vmov	s15, r3
}
 8001858:	eeb0 0a67 	vmov.f32	s0, s15
 800185c:	46bd      	mov	sp, r7
 800185e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001862:	4770      	bx	lr
 8001864:	2001608c 	.word	0x2001608c

08001868 <getaddTheta30mm>:

float getaddTheta30mm()
{
 8001868:	b480      	push	{r7}
 800186a:	af00      	add	r7, sp, #0
	return add_theta_30mm;
 800186c:	4b04      	ldr	r3, [pc, #16]	; (8001880 <getaddTheta30mm+0x18>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	ee07 3a90 	vmov	s15, r3
}
 8001874:	eeb0 0a67 	vmov.f32	s0, s15
 8001878:	46bd      	mov	sp, r7
 800187a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187e:	4770      	bx	lr
 8001880:	20016084 	.word	0x20016084

08001884 <clearTheta10mm>:

void clearTheta10mm()
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0
	theta_10mm = 0;
 8001888:	4b04      	ldr	r3, [pc, #16]	; (800189c <clearTheta10mm+0x18>)
 800188a:	f04f 0200 	mov.w	r2, #0
 800188e:	601a      	str	r2, [r3, #0]
}
 8001890:	bf00      	nop
 8001892:	46bd      	mov	sp, r7
 8001894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001898:	4770      	bx	lr
 800189a:	bf00      	nop
 800189c:	2001608c 	.word	0x2001608c

080018a0 <clearaddTheta30mm>:

void clearaddTheta30mm()
{
 80018a0:	b480      	push	{r7}
 80018a2:	af00      	add	r7, sp, #0
	add_theta_30mm = 0;
 80018a4:	4b04      	ldr	r3, [pc, #16]	; (80018b8 <clearaddTheta30mm+0x18>)
 80018a6:	f04f 0200 	mov.w	r2, #0
 80018aa:	601a      	str	r2, [r3, #0]
}
 80018ac:	bf00      	nop
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr
 80018b6:	bf00      	nop
 80018b8:	20016084 	.word	0x20016084

080018bc <setLED>:
 */

#include "LED.h"

void setLED(uint8_t color)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b082      	sub	sp, #8
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	4603      	mov	r3, r0
 80018c4:	71fb      	strb	r3, [r7, #7]
	if(color == 'R'){
 80018c6:	79fb      	ldrb	r3, [r7, #7]
 80018c8:	2b52      	cmp	r3, #82	; 0x52
 80018ca:	d112      	bne.n	80018f2 <setLED+0x36>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET); //R
 80018cc:	2200      	movs	r2, #0
 80018ce:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80018d2:	4860      	ldr	r0, [pc, #384]	; (8001a54 <setLED+0x198>)
 80018d4:	f006 fbba 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET); //G
 80018d8:	2201      	movs	r2, #1
 80018da:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80018de:	485d      	ldr	r0, [pc, #372]	; (8001a54 <setLED+0x198>)
 80018e0:	f006 fbb4 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_SET); //B
 80018e4:	2201      	movs	r2, #1
 80018e6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80018ea:	485a      	ldr	r0, [pc, #360]	; (8001a54 <setLED+0x198>)
 80018ec:	f006 fbae 	bl	800804c <HAL_GPIO_WritePin>
	else{
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
	}
}
 80018f0:	e0ab      	b.n	8001a4a <setLED+0x18e>
	else if(color == 'G'){
 80018f2:	79fb      	ldrb	r3, [r7, #7]
 80018f4:	2b47      	cmp	r3, #71	; 0x47
 80018f6:	d112      	bne.n	800191e <setLED+0x62>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80018f8:	2201      	movs	r2, #1
 80018fa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80018fe:	4855      	ldr	r0, [pc, #340]	; (8001a54 <setLED+0x198>)
 8001900:	f006 fba4 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 8001904:	2200      	movs	r2, #0
 8001906:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800190a:	4852      	ldr	r0, [pc, #328]	; (8001a54 <setLED+0x198>)
 800190c:	f006 fb9e 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_SET);
 8001910:	2201      	movs	r2, #1
 8001912:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001916:	484f      	ldr	r0, [pc, #316]	; (8001a54 <setLED+0x198>)
 8001918:	f006 fb98 	bl	800804c <HAL_GPIO_WritePin>
}
 800191c:	e095      	b.n	8001a4a <setLED+0x18e>
	else if(color == 'B'){
 800191e:	79fb      	ldrb	r3, [r7, #7]
 8001920:	2b42      	cmp	r3, #66	; 0x42
 8001922:	d112      	bne.n	800194a <setLED+0x8e>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8001924:	2201      	movs	r2, #1
 8001926:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800192a:	484a      	ldr	r0, [pc, #296]	; (8001a54 <setLED+0x198>)
 800192c:	f006 fb8e 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET);
 8001930:	2201      	movs	r2, #1
 8001932:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001936:	4847      	ldr	r0, [pc, #284]	; (8001a54 <setLED+0x198>)
 8001938:	f006 fb88 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 800193c:	2200      	movs	r2, #0
 800193e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001942:	4844      	ldr	r0, [pc, #272]	; (8001a54 <setLED+0x198>)
 8001944:	f006 fb82 	bl	800804c <HAL_GPIO_WritePin>
}
 8001948:	e07f      	b.n	8001a4a <setLED+0x18e>
	else if(color == 'M'){
 800194a:	79fb      	ldrb	r3, [r7, #7]
 800194c:	2b4d      	cmp	r3, #77	; 0x4d
 800194e:	d112      	bne.n	8001976 <setLED+0xba>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001950:	2200      	movs	r2, #0
 8001952:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001956:	483f      	ldr	r0, [pc, #252]	; (8001a54 <setLED+0x198>)
 8001958:	f006 fb78 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET);
 800195c:	2201      	movs	r2, #1
 800195e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001962:	483c      	ldr	r0, [pc, #240]	; (8001a54 <setLED+0x198>)
 8001964:	f006 fb72 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 8001968:	2200      	movs	r2, #0
 800196a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800196e:	4839      	ldr	r0, [pc, #228]	; (8001a54 <setLED+0x198>)
 8001970:	f006 fb6c 	bl	800804c <HAL_GPIO_WritePin>
}
 8001974:	e069      	b.n	8001a4a <setLED+0x18e>
	else if(color == 'Y'){
 8001976:	79fb      	ldrb	r3, [r7, #7]
 8001978:	2b59      	cmp	r3, #89	; 0x59
 800197a:	d112      	bne.n	80019a2 <setLED+0xe6>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800197c:	2200      	movs	r2, #0
 800197e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001982:	4834      	ldr	r0, [pc, #208]	; (8001a54 <setLED+0x198>)
 8001984:	f006 fb62 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 8001988:	2200      	movs	r2, #0
 800198a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800198e:	4831      	ldr	r0, [pc, #196]	; (8001a54 <setLED+0x198>)
 8001990:	f006 fb5c 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_SET);
 8001994:	2201      	movs	r2, #1
 8001996:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800199a:	482e      	ldr	r0, [pc, #184]	; (8001a54 <setLED+0x198>)
 800199c:	f006 fb56 	bl	800804c <HAL_GPIO_WritePin>
}
 80019a0:	e053      	b.n	8001a4a <setLED+0x18e>
	else if(color == 'C'){
 80019a2:	79fb      	ldrb	r3, [r7, #7]
 80019a4:	2b43      	cmp	r3, #67	; 0x43
 80019a6:	d112      	bne.n	80019ce <setLED+0x112>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80019a8:	2201      	movs	r2, #1
 80019aa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80019ae:	4829      	ldr	r0, [pc, #164]	; (8001a54 <setLED+0x198>)
 80019b0:	f006 fb4c 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 80019b4:	2200      	movs	r2, #0
 80019b6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80019ba:	4826      	ldr	r0, [pc, #152]	; (8001a54 <setLED+0x198>)
 80019bc:	f006 fb46 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 80019c0:	2200      	movs	r2, #0
 80019c2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80019c6:	4823      	ldr	r0, [pc, #140]	; (8001a54 <setLED+0x198>)
 80019c8:	f006 fb40 	bl	800804c <HAL_GPIO_WritePin>
}
 80019cc:	e03d      	b.n	8001a4a <setLED+0x18e>
	else if(color == 'W'){
 80019ce:	79fb      	ldrb	r3, [r7, #7]
 80019d0:	2b57      	cmp	r3, #87	; 0x57
 80019d2:	d112      	bne.n	80019fa <setLED+0x13e>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80019d4:	2200      	movs	r2, #0
 80019d6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80019da:	481e      	ldr	r0, [pc, #120]	; (8001a54 <setLED+0x198>)
 80019dc:	f006 fb36 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 80019e0:	2200      	movs	r2, #0
 80019e2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80019e6:	481b      	ldr	r0, [pc, #108]	; (8001a54 <setLED+0x198>)
 80019e8:	f006 fb30 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 80019ec:	2200      	movs	r2, #0
 80019ee:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80019f2:	4818      	ldr	r0, [pc, #96]	; (8001a54 <setLED+0x198>)
 80019f4:	f006 fb2a 	bl	800804c <HAL_GPIO_WritePin>
}
 80019f8:	e027      	b.n	8001a4a <setLED+0x18e>
	else if(color == 'N'){
 80019fa:	79fb      	ldrb	r3, [r7, #7]
 80019fc:	2b4e      	cmp	r3, #78	; 0x4e
 80019fe:	d112      	bne.n	8001a26 <setLED+0x16a>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8001a00:	2201      	movs	r2, #1
 8001a02:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a06:	4813      	ldr	r0, [pc, #76]	; (8001a54 <setLED+0x198>)
 8001a08:	f006 fb20 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET);
 8001a0c:	2201      	movs	r2, #1
 8001a0e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001a12:	4810      	ldr	r0, [pc, #64]	; (8001a54 <setLED+0x198>)
 8001a14:	f006 fb1a 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_SET);
 8001a18:	2201      	movs	r2, #1
 8001a1a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001a1e:	480d      	ldr	r0, [pc, #52]	; (8001a54 <setLED+0x198>)
 8001a20:	f006 fb14 	bl	800804c <HAL_GPIO_WritePin>
}
 8001a24:	e011      	b.n	8001a4a <setLED+0x18e>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001a26:	2200      	movs	r2, #0
 8001a28:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a2c:	4809      	ldr	r0, [pc, #36]	; (8001a54 <setLED+0x198>)
 8001a2e:	f006 fb0d 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 8001a32:	2200      	movs	r2, #0
 8001a34:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001a38:	4806      	ldr	r0, [pc, #24]	; (8001a54 <setLED+0x198>)
 8001a3a:	f006 fb07 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 8001a3e:	2200      	movs	r2, #0
 8001a40:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001a44:	4803      	ldr	r0, [pc, #12]	; (8001a54 <setLED+0x198>)
 8001a46:	f006 fb01 	bl	800804c <HAL_GPIO_WritePin>
}
 8001a4a:	bf00      	nop
 8001a4c:	3708      	adds	r7, #8
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	40020800 	.word	0x40020800

08001a58 <setLED2>:

void setLED2(uint8_t color2)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b082      	sub	sp, #8
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	4603      	mov	r3, r0
 8001a60:	71fb      	strb	r3, [r7, #7]
	if(color2 == 'R'){
 8001a62:	79fb      	ldrb	r3, [r7, #7]
 8001a64:	2b52      	cmp	r3, #82	; 0x52
 8001a66:	d124      	bne.n	8001ab2 <setLED2+0x5a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8001a68:	2200      	movs	r2, #0
 8001a6a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001a6e:	48c5      	ldr	r0, [pc, #788]	; (8001d84 <setLED2+0x32c>)
 8001a70:	f006 faec 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8001a74:	2201      	movs	r2, #1
 8001a76:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a7a:	48c3      	ldr	r0, [pc, #780]	; (8001d88 <setLED2+0x330>)
 8001a7c:	f006 fae6 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8001a80:	2201      	movs	r2, #1
 8001a82:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a86:	48c0      	ldr	r0, [pc, #768]	; (8001d88 <setLED2+0x330>)
 8001a88:	f006 fae0 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001a8c:	2201      	movs	r2, #1
 8001a8e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001a92:	48bd      	ldr	r0, [pc, #756]	; (8001d88 <setLED2+0x330>)
 8001a94:	f006 fada 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8001a98:	2201      	movs	r2, #1
 8001a9a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001a9e:	48ba      	ldr	r0, [pc, #744]	; (8001d88 <setLED2+0x330>)
 8001aa0:	f006 fad4 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 8001aa4:	2201      	movs	r2, #1
 8001aa6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001aaa:	48b7      	ldr	r0, [pc, #732]	; (8001d88 <setLED2+0x330>)
 8001aac:	f006 face 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
	}
}
 8001ab0:	e163      	b.n	8001d7a <setLED2+0x322>
	else if(color2 == 'G'){
 8001ab2:	79fb      	ldrb	r3, [r7, #7]
 8001ab4:	2b47      	cmp	r3, #71	; 0x47
 8001ab6:	d124      	bne.n	8001b02 <setLED2+0xaa>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8001ab8:	2201      	movs	r2, #1
 8001aba:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001abe:	48b1      	ldr	r0, [pc, #708]	; (8001d84 <setLED2+0x32c>)
 8001ac0:	f006 fac4 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001aca:	48af      	ldr	r0, [pc, #700]	; (8001d88 <setLED2+0x330>)
 8001acc:	f006 fabe 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8001ad0:	2201      	movs	r2, #1
 8001ad2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ad6:	48ac      	ldr	r0, [pc, #688]	; (8001d88 <setLED2+0x330>)
 8001ad8:	f006 fab8 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001adc:	2201      	movs	r2, #1
 8001ade:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001ae2:	48a9      	ldr	r0, [pc, #676]	; (8001d88 <setLED2+0x330>)
 8001ae4:	f006 fab2 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8001ae8:	2201      	movs	r2, #1
 8001aea:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001aee:	48a6      	ldr	r0, [pc, #664]	; (8001d88 <setLED2+0x330>)
 8001af0:	f006 faac 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 8001af4:	2201      	movs	r2, #1
 8001af6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001afa:	48a3      	ldr	r0, [pc, #652]	; (8001d88 <setLED2+0x330>)
 8001afc:	f006 faa6 	bl	800804c <HAL_GPIO_WritePin>
}
 8001b00:	e13b      	b.n	8001d7a <setLED2+0x322>
	else if(color2 == 'B'){
 8001b02:	79fb      	ldrb	r3, [r7, #7]
 8001b04:	2b42      	cmp	r3, #66	; 0x42
 8001b06:	d124      	bne.n	8001b52 <setLED2+0xfa>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8001b08:	2201      	movs	r2, #1
 8001b0a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001b0e:	489d      	ldr	r0, [pc, #628]	; (8001d84 <setLED2+0x32c>)
 8001b10:	f006 fa9c 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8001b14:	2201      	movs	r2, #1
 8001b16:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b1a:	489b      	ldr	r0, [pc, #620]	; (8001d88 <setLED2+0x330>)
 8001b1c:	f006 fa96 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 8001b20:	2200      	movs	r2, #0
 8001b22:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b26:	4898      	ldr	r0, [pc, #608]	; (8001d88 <setLED2+0x330>)
 8001b28:	f006 fa90 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001b2c:	2201      	movs	r2, #1
 8001b2e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001b32:	4895      	ldr	r0, [pc, #596]	; (8001d88 <setLED2+0x330>)
 8001b34:	f006 fa8a 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8001b38:	2201      	movs	r2, #1
 8001b3a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001b3e:	4892      	ldr	r0, [pc, #584]	; (8001d88 <setLED2+0x330>)
 8001b40:	f006 fa84 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 8001b44:	2201      	movs	r2, #1
 8001b46:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001b4a:	488f      	ldr	r0, [pc, #572]	; (8001d88 <setLED2+0x330>)
 8001b4c:	f006 fa7e 	bl	800804c <HAL_GPIO_WritePin>
}
 8001b50:	e113      	b.n	8001d7a <setLED2+0x322>
	else if(color2 == 'W'){
 8001b52:	79fb      	ldrb	r3, [r7, #7]
 8001b54:	2b57      	cmp	r3, #87	; 0x57
 8001b56:	d124      	bne.n	8001ba2 <setLED2+0x14a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8001b58:	2201      	movs	r2, #1
 8001b5a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001b5e:	4889      	ldr	r0, [pc, #548]	; (8001d84 <setLED2+0x32c>)
 8001b60:	f006 fa74 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8001b64:	2201      	movs	r2, #1
 8001b66:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b6a:	4887      	ldr	r0, [pc, #540]	; (8001d88 <setLED2+0x330>)
 8001b6c:	f006 fa6e 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8001b70:	2201      	movs	r2, #1
 8001b72:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b76:	4884      	ldr	r0, [pc, #528]	; (8001d88 <setLED2+0x330>)
 8001b78:	f006 fa68 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001b82:	4881      	ldr	r0, [pc, #516]	; (8001d88 <setLED2+0x330>)
 8001b84:	f006 fa62 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8001b88:	2201      	movs	r2, #1
 8001b8a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001b8e:	487e      	ldr	r0, [pc, #504]	; (8001d88 <setLED2+0x330>)
 8001b90:	f006 fa5c 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 8001b94:	2201      	movs	r2, #1
 8001b96:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001b9a:	487b      	ldr	r0, [pc, #492]	; (8001d88 <setLED2+0x330>)
 8001b9c:	f006 fa56 	bl	800804c <HAL_GPIO_WritePin>
}
 8001ba0:	e0eb      	b.n	8001d7a <setLED2+0x322>
	else if(color2 == 'Y'){
 8001ba2:	79fb      	ldrb	r3, [r7, #7]
 8001ba4:	2b59      	cmp	r3, #89	; 0x59
 8001ba6:	d124      	bne.n	8001bf2 <setLED2+0x19a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8001ba8:	2201      	movs	r2, #1
 8001baa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001bae:	4875      	ldr	r0, [pc, #468]	; (8001d84 <setLED2+0x32c>)
 8001bb0:	f006 fa4c 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8001bb4:	2201      	movs	r2, #1
 8001bb6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001bba:	4873      	ldr	r0, [pc, #460]	; (8001d88 <setLED2+0x330>)
 8001bbc:	f006 fa46 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8001bc0:	2201      	movs	r2, #1
 8001bc2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001bc6:	4870      	ldr	r0, [pc, #448]	; (8001d88 <setLED2+0x330>)
 8001bc8:	f006 fa40 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001bcc:	2201      	movs	r2, #1
 8001bce:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001bd2:	486d      	ldr	r0, [pc, #436]	; (8001d88 <setLED2+0x330>)
 8001bd4:	f006 fa3a 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8001bd8:	2200      	movs	r2, #0
 8001bda:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001bde:	486a      	ldr	r0, [pc, #424]	; (8001d88 <setLED2+0x330>)
 8001be0:	f006 fa34 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 8001be4:	2201      	movs	r2, #1
 8001be6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001bea:	4867      	ldr	r0, [pc, #412]	; (8001d88 <setLED2+0x330>)
 8001bec:	f006 fa2e 	bl	800804c <HAL_GPIO_WritePin>
}
 8001bf0:	e0c3      	b.n	8001d7a <setLED2+0x322>
	else if(color2 == 'X'){
 8001bf2:	79fb      	ldrb	r3, [r7, #7]
 8001bf4:	2b58      	cmp	r3, #88	; 0x58
 8001bf6:	d124      	bne.n	8001c42 <setLED2+0x1ea>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001bfe:	4861      	ldr	r0, [pc, #388]	; (8001d84 <setLED2+0x32c>)
 8001c00:	f006 fa24 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8001c04:	2201      	movs	r2, #1
 8001c06:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c0a:	485f      	ldr	r0, [pc, #380]	; (8001d88 <setLED2+0x330>)
 8001c0c:	f006 fa1e 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8001c10:	2201      	movs	r2, #1
 8001c12:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c16:	485c      	ldr	r0, [pc, #368]	; (8001d88 <setLED2+0x330>)
 8001c18:	f006 fa18 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001c1c:	2201      	movs	r2, #1
 8001c1e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c22:	4859      	ldr	r0, [pc, #356]	; (8001d88 <setLED2+0x330>)
 8001c24:	f006 fa12 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8001c28:	2201      	movs	r2, #1
 8001c2a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001c2e:	4856      	ldr	r0, [pc, #344]	; (8001d88 <setLED2+0x330>)
 8001c30:	f006 fa0c 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 8001c34:	2200      	movs	r2, #0
 8001c36:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001c3a:	4853      	ldr	r0, [pc, #332]	; (8001d88 <setLED2+0x330>)
 8001c3c:	f006 fa06 	bl	800804c <HAL_GPIO_WritePin>
}
 8001c40:	e09b      	b.n	8001d7a <setLED2+0x322>
	else if(color2 == 'V'){
 8001c42:	79fb      	ldrb	r3, [r7, #7]
 8001c44:	2b56      	cmp	r3, #86	; 0x56
 8001c46:	d124      	bne.n	8001c92 <setLED2+0x23a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8001c48:	2200      	movs	r2, #0
 8001c4a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001c4e:	484d      	ldr	r0, [pc, #308]	; (8001d84 <setLED2+0x32c>)
 8001c50:	f006 f9fc 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8001c54:	2201      	movs	r2, #1
 8001c56:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c5a:	484b      	ldr	r0, [pc, #300]	; (8001d88 <setLED2+0x330>)
 8001c5c:	f006 f9f6 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8001c60:	2201      	movs	r2, #1
 8001c62:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c66:	4848      	ldr	r0, [pc, #288]	; (8001d88 <setLED2+0x330>)
 8001c68:	f006 f9f0 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c72:	4845      	ldr	r0, [pc, #276]	; (8001d88 <setLED2+0x330>)
 8001c74:	f006 f9ea 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8001c78:	2201      	movs	r2, #1
 8001c7a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001c7e:	4842      	ldr	r0, [pc, #264]	; (8001d88 <setLED2+0x330>)
 8001c80:	f006 f9e4 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 8001c84:	2200      	movs	r2, #0
 8001c86:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001c8a:	483f      	ldr	r0, [pc, #252]	; (8001d88 <setLED2+0x330>)
 8001c8c:	f006 f9de 	bl	800804c <HAL_GPIO_WritePin>
}
 8001c90:	e073      	b.n	8001d7a <setLED2+0x322>
	else if(color2 == 'T'){
 8001c92:	79fb      	ldrb	r3, [r7, #7]
 8001c94:	2b54      	cmp	r3, #84	; 0x54
 8001c96:	d124      	bne.n	8001ce2 <setLED2+0x28a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8001c98:	2200      	movs	r2, #0
 8001c9a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001c9e:	4839      	ldr	r0, [pc, #228]	; (8001d84 <setLED2+0x32c>)
 8001ca0:	f006 f9d4 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001caa:	4837      	ldr	r0, [pc, #220]	; (8001d88 <setLED2+0x330>)
 8001cac:	f006 f9ce 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8001cb0:	2201      	movs	r2, #1
 8001cb2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001cb6:	4834      	ldr	r0, [pc, #208]	; (8001d88 <setLED2+0x330>)
 8001cb8:	f006 f9c8 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001cbc:	2201      	movs	r2, #1
 8001cbe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001cc2:	4831      	ldr	r0, [pc, #196]	; (8001d88 <setLED2+0x330>)
 8001cc4:	f006 f9c2 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8001cc8:	2200      	movs	r2, #0
 8001cca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001cce:	482e      	ldr	r0, [pc, #184]	; (8001d88 <setLED2+0x330>)
 8001cd0:	f006 f9bc 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001cda:	482b      	ldr	r0, [pc, #172]	; (8001d88 <setLED2+0x330>)
 8001cdc:	f006 f9b6 	bl	800804c <HAL_GPIO_WritePin>
}
 8001ce0:	e04b      	b.n	8001d7a <setLED2+0x322>
	else if(color2 == 'A'){
 8001ce2:	79fb      	ldrb	r3, [r7, #7]
 8001ce4:	2b41      	cmp	r3, #65	; 0x41
 8001ce6:	d124      	bne.n	8001d32 <setLED2+0x2da>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8001ce8:	2200      	movs	r2, #0
 8001cea:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001cee:	4825      	ldr	r0, [pc, #148]	; (8001d84 <setLED2+0x32c>)
 8001cf0:	f006 f9ac 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001cfa:	4823      	ldr	r0, [pc, #140]	; (8001d88 <setLED2+0x330>)
 8001cfc:	f006 f9a6 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 8001d00:	2200      	movs	r2, #0
 8001d02:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d06:	4820      	ldr	r0, [pc, #128]	; (8001d88 <setLED2+0x330>)
 8001d08:	f006 f9a0 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d12:	481d      	ldr	r0, [pc, #116]	; (8001d88 <setLED2+0x330>)
 8001d14:	f006 f99a 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8001d18:	2200      	movs	r2, #0
 8001d1a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001d1e:	481a      	ldr	r0, [pc, #104]	; (8001d88 <setLED2+0x330>)
 8001d20:	f006 f994 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 8001d24:	2200      	movs	r2, #0
 8001d26:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001d2a:	4817      	ldr	r0, [pc, #92]	; (8001d88 <setLED2+0x330>)
 8001d2c:	f006 f98e 	bl	800804c <HAL_GPIO_WritePin>
}
 8001d30:	e023      	b.n	8001d7a <setLED2+0x322>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8001d32:	2201      	movs	r2, #1
 8001d34:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001d38:	4812      	ldr	r0, [pc, #72]	; (8001d84 <setLED2+0x32c>)
 8001d3a:	f006 f987 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8001d3e:	2201      	movs	r2, #1
 8001d40:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d44:	4810      	ldr	r0, [pc, #64]	; (8001d88 <setLED2+0x330>)
 8001d46:	f006 f981 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8001d4a:	2201      	movs	r2, #1
 8001d4c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d50:	480d      	ldr	r0, [pc, #52]	; (8001d88 <setLED2+0x330>)
 8001d52:	f006 f97b 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001d56:	2201      	movs	r2, #1
 8001d58:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d5c:	480a      	ldr	r0, [pc, #40]	; (8001d88 <setLED2+0x330>)
 8001d5e:	f006 f975 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8001d62:	2201      	movs	r2, #1
 8001d64:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001d68:	4807      	ldr	r0, [pc, #28]	; (8001d88 <setLED2+0x330>)
 8001d6a:	f006 f96f 	bl	800804c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 8001d6e:	2201      	movs	r2, #1
 8001d70:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001d74:	4804      	ldr	r0, [pc, #16]	; (8001d88 <setLED2+0x330>)
 8001d76:	f006 f969 	bl	800804c <HAL_GPIO_WritePin>
}
 8001d7a:	bf00      	nop
 8001d7c:	3708      	adds	r7, #8
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	40020000 	.word	0x40020000
 8001d88:	40020400 	.word	0x40020400
 8001d8c:	00000000 	.word	0x00000000

08001d90 <calculateLineFollowingTermFlip>:

static float pre_diff;

float mon_velo_term;

void calculateLineFollowingTermFlip(void){
 8001d90:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001d94:	b086      	sub	sp, #24
 8001d96:	af00      	add	r7, sp, #0
	float p, d;
	static float i;

	float kp = 3.8, kd = 0.025;//taiya kp = 3.2, kd = 0.018
 8001d98:	4bb3      	ldr	r3, [pc, #716]	; (8002068 <calculateLineFollowingTermFlip+0x2d8>)
 8001d9a:	617b      	str	r3, [r7, #20]
 8001d9c:	4bb3      	ldr	r3, [pc, #716]	; (800206c <calculateLineFollowingTermFlip+0x2dc>)
 8001d9e:	613b      	str	r3, [r7, #16]
	float diff = 0.;
 8001da0:	f04f 0300 	mov.w	r3, #0
 8001da4:	60fb      	str	r3, [r7, #12]

	if(line_trace_enable_flag == 1){
 8001da6:	4bb2      	ldr	r3, [pc, #712]	; (8002070 <calculateLineFollowingTermFlip+0x2e0>)
 8001da8:	f993 3000 	ldrsb.w	r3, [r3]
 8001dac:	2b01      	cmp	r3, #1
 8001dae:	f040 8140 	bne.w	8002032 <calculateLineFollowingTermFlip+0x2a2>
		if(i_clear_flag == 1){
 8001db2:	4bb0      	ldr	r3, [pc, #704]	; (8002074 <calculateLineFollowingTermFlip+0x2e4>)
 8001db4:	781b      	ldrb	r3, [r3, #0]
 8001db6:	2b01      	cmp	r3, #1
 8001db8:	d106      	bne.n	8001dc8 <calculateLineFollowingTermFlip+0x38>
			i = 0;
 8001dba:	4baf      	ldr	r3, [pc, #700]	; (8002078 <calculateLineFollowingTermFlip+0x2e8>)
 8001dbc:	f04f 0200 	mov.w	r2, #0
 8001dc0:	601a      	str	r2, [r3, #0]
			i_clear_flag = 0;
 8001dc2:	4bac      	ldr	r3, [pc, #688]	; (8002074 <calculateLineFollowingTermFlip+0x2e4>)
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	701a      	strb	r2, [r3, #0]
		}

		diff = ( ( sensor[0] * 1.75 + sensor[1] * 1.6 + sensor[2] * 1.45 + sensor[3] * 1.3 + sensor[4] * 1.15 + sensor[5]) / 6 ) - ( ( sensor[6] + sensor[7] * 1.15 + sensor[8] * 1.3 + sensor[9] * 1.45 + sensor[10] * 1.6 + sensor[11] * 1.75 ) / 6 );
 8001dc8:	4bac      	ldr	r3, [pc, #688]	; (800207c <calculateLineFollowingTermFlip+0x2ec>)
 8001dca:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f7fe fba8 	bl	8000524 <__aeabi_i2d>
 8001dd4:	f04f 0200 	mov.w	r2, #0
 8001dd8:	4ba9      	ldr	r3, [pc, #676]	; (8002080 <calculateLineFollowingTermFlip+0x2f0>)
 8001dda:	f7fe fc0d 	bl	80005f8 <__aeabi_dmul>
 8001dde:	4603      	mov	r3, r0
 8001de0:	460c      	mov	r4, r1
 8001de2:	4625      	mov	r5, r4
 8001de4:	461c      	mov	r4, r3
 8001de6:	4ba5      	ldr	r3, [pc, #660]	; (800207c <calculateLineFollowingTermFlip+0x2ec>)
 8001de8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001dec:	4618      	mov	r0, r3
 8001dee:	f7fe fb99 	bl	8000524 <__aeabi_i2d>
 8001df2:	a393      	add	r3, pc, #588	; (adr r3, 8002040 <calculateLineFollowingTermFlip+0x2b0>)
 8001df4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001df8:	f7fe fbfe 	bl	80005f8 <__aeabi_dmul>
 8001dfc:	4602      	mov	r2, r0
 8001dfe:	460b      	mov	r3, r1
 8001e00:	4620      	mov	r0, r4
 8001e02:	4629      	mov	r1, r5
 8001e04:	f7fe fa42 	bl	800028c <__adddf3>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	460c      	mov	r4, r1
 8001e0c:	4625      	mov	r5, r4
 8001e0e:	461c      	mov	r4, r3
 8001e10:	4b9a      	ldr	r3, [pc, #616]	; (800207c <calculateLineFollowingTermFlip+0x2ec>)
 8001e12:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001e16:	4618      	mov	r0, r3
 8001e18:	f7fe fb84 	bl	8000524 <__aeabi_i2d>
 8001e1c:	a38a      	add	r3, pc, #552	; (adr r3, 8002048 <calculateLineFollowingTermFlip+0x2b8>)
 8001e1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e22:	f7fe fbe9 	bl	80005f8 <__aeabi_dmul>
 8001e26:	4602      	mov	r2, r0
 8001e28:	460b      	mov	r3, r1
 8001e2a:	4620      	mov	r0, r4
 8001e2c:	4629      	mov	r1, r5
 8001e2e:	f7fe fa2d 	bl	800028c <__adddf3>
 8001e32:	4603      	mov	r3, r0
 8001e34:	460c      	mov	r4, r1
 8001e36:	4625      	mov	r5, r4
 8001e38:	461c      	mov	r4, r3
 8001e3a:	4b90      	ldr	r3, [pc, #576]	; (800207c <calculateLineFollowingTermFlip+0x2ec>)
 8001e3c:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001e40:	4618      	mov	r0, r3
 8001e42:	f7fe fb6f 	bl	8000524 <__aeabi_i2d>
 8001e46:	a382      	add	r3, pc, #520	; (adr r3, 8002050 <calculateLineFollowingTermFlip+0x2c0>)
 8001e48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e4c:	f7fe fbd4 	bl	80005f8 <__aeabi_dmul>
 8001e50:	4602      	mov	r2, r0
 8001e52:	460b      	mov	r3, r1
 8001e54:	4620      	mov	r0, r4
 8001e56:	4629      	mov	r1, r5
 8001e58:	f7fe fa18 	bl	800028c <__adddf3>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	460c      	mov	r4, r1
 8001e60:	4625      	mov	r5, r4
 8001e62:	461c      	mov	r4, r3
 8001e64:	4b85      	ldr	r3, [pc, #532]	; (800207c <calculateLineFollowingTermFlip+0x2ec>)
 8001e66:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f7fe fb5a 	bl	8000524 <__aeabi_i2d>
 8001e70:	a379      	add	r3, pc, #484	; (adr r3, 8002058 <calculateLineFollowingTermFlip+0x2c8>)
 8001e72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e76:	f7fe fbbf 	bl	80005f8 <__aeabi_dmul>
 8001e7a:	4602      	mov	r2, r0
 8001e7c:	460b      	mov	r3, r1
 8001e7e:	4620      	mov	r0, r4
 8001e80:	4629      	mov	r1, r5
 8001e82:	f7fe fa03 	bl	800028c <__adddf3>
 8001e86:	4603      	mov	r3, r0
 8001e88:	460c      	mov	r4, r1
 8001e8a:	4625      	mov	r5, r4
 8001e8c:	461c      	mov	r4, r3
 8001e8e:	4b7b      	ldr	r3, [pc, #492]	; (800207c <calculateLineFollowingTermFlip+0x2ec>)
 8001e90:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001e94:	4618      	mov	r0, r3
 8001e96:	f7fe fb45 	bl	8000524 <__aeabi_i2d>
 8001e9a:	4602      	mov	r2, r0
 8001e9c:	460b      	mov	r3, r1
 8001e9e:	4620      	mov	r0, r4
 8001ea0:	4629      	mov	r1, r5
 8001ea2:	f7fe f9f3 	bl	800028c <__adddf3>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	460c      	mov	r4, r1
 8001eaa:	4618      	mov	r0, r3
 8001eac:	4621      	mov	r1, r4
 8001eae:	f04f 0200 	mov.w	r2, #0
 8001eb2:	4b74      	ldr	r3, [pc, #464]	; (8002084 <calculateLineFollowingTermFlip+0x2f4>)
 8001eb4:	f7fe fcca 	bl	800084c <__aeabi_ddiv>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	460c      	mov	r4, r1
 8001ebc:	4625      	mov	r5, r4
 8001ebe:	461c      	mov	r4, r3
 8001ec0:	4b6e      	ldr	r3, [pc, #440]	; (800207c <calculateLineFollowingTermFlip+0x2ec>)
 8001ec2:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f7fe fb2c 	bl	8000524 <__aeabi_i2d>
 8001ecc:	4680      	mov	r8, r0
 8001ece:	4689      	mov	r9, r1
 8001ed0:	4b6a      	ldr	r3, [pc, #424]	; (800207c <calculateLineFollowingTermFlip+0x2ec>)
 8001ed2:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f7fe fb24 	bl	8000524 <__aeabi_i2d>
 8001edc:	a35e      	add	r3, pc, #376	; (adr r3, 8002058 <calculateLineFollowingTermFlip+0x2c8>)
 8001ede:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ee2:	f7fe fb89 	bl	80005f8 <__aeabi_dmul>
 8001ee6:	4602      	mov	r2, r0
 8001ee8:	460b      	mov	r3, r1
 8001eea:	4640      	mov	r0, r8
 8001eec:	4649      	mov	r1, r9
 8001eee:	f7fe f9cd 	bl	800028c <__adddf3>
 8001ef2:	4602      	mov	r2, r0
 8001ef4:	460b      	mov	r3, r1
 8001ef6:	4690      	mov	r8, r2
 8001ef8:	4699      	mov	r9, r3
 8001efa:	4b60      	ldr	r3, [pc, #384]	; (800207c <calculateLineFollowingTermFlip+0x2ec>)
 8001efc:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001f00:	4618      	mov	r0, r3
 8001f02:	f7fe fb0f 	bl	8000524 <__aeabi_i2d>
 8001f06:	a352      	add	r3, pc, #328	; (adr r3, 8002050 <calculateLineFollowingTermFlip+0x2c0>)
 8001f08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f0c:	f7fe fb74 	bl	80005f8 <__aeabi_dmul>
 8001f10:	4602      	mov	r2, r0
 8001f12:	460b      	mov	r3, r1
 8001f14:	4640      	mov	r0, r8
 8001f16:	4649      	mov	r1, r9
 8001f18:	f7fe f9b8 	bl	800028c <__adddf3>
 8001f1c:	4602      	mov	r2, r0
 8001f1e:	460b      	mov	r3, r1
 8001f20:	4690      	mov	r8, r2
 8001f22:	4699      	mov	r9, r3
 8001f24:	4b55      	ldr	r3, [pc, #340]	; (800207c <calculateLineFollowingTermFlip+0x2ec>)
 8001f26:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f7fe fafa 	bl	8000524 <__aeabi_i2d>
 8001f30:	a345      	add	r3, pc, #276	; (adr r3, 8002048 <calculateLineFollowingTermFlip+0x2b8>)
 8001f32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f36:	f7fe fb5f 	bl	80005f8 <__aeabi_dmul>
 8001f3a:	4602      	mov	r2, r0
 8001f3c:	460b      	mov	r3, r1
 8001f3e:	4640      	mov	r0, r8
 8001f40:	4649      	mov	r1, r9
 8001f42:	f7fe f9a3 	bl	800028c <__adddf3>
 8001f46:	4602      	mov	r2, r0
 8001f48:	460b      	mov	r3, r1
 8001f4a:	4690      	mov	r8, r2
 8001f4c:	4699      	mov	r9, r3
 8001f4e:	4b4b      	ldr	r3, [pc, #300]	; (800207c <calculateLineFollowingTermFlip+0x2ec>)
 8001f50:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001f54:	4618      	mov	r0, r3
 8001f56:	f7fe fae5 	bl	8000524 <__aeabi_i2d>
 8001f5a:	a339      	add	r3, pc, #228	; (adr r3, 8002040 <calculateLineFollowingTermFlip+0x2b0>)
 8001f5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f60:	f7fe fb4a 	bl	80005f8 <__aeabi_dmul>
 8001f64:	4602      	mov	r2, r0
 8001f66:	460b      	mov	r3, r1
 8001f68:	4640      	mov	r0, r8
 8001f6a:	4649      	mov	r1, r9
 8001f6c:	f7fe f98e 	bl	800028c <__adddf3>
 8001f70:	4602      	mov	r2, r0
 8001f72:	460b      	mov	r3, r1
 8001f74:	4690      	mov	r8, r2
 8001f76:	4699      	mov	r9, r3
 8001f78:	4b40      	ldr	r3, [pc, #256]	; (800207c <calculateLineFollowingTermFlip+0x2ec>)
 8001f7a:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f7fe fad0 	bl	8000524 <__aeabi_i2d>
 8001f84:	f04f 0200 	mov.w	r2, #0
 8001f88:	4b3d      	ldr	r3, [pc, #244]	; (8002080 <calculateLineFollowingTermFlip+0x2f0>)
 8001f8a:	f7fe fb35 	bl	80005f8 <__aeabi_dmul>
 8001f8e:	4602      	mov	r2, r0
 8001f90:	460b      	mov	r3, r1
 8001f92:	4640      	mov	r0, r8
 8001f94:	4649      	mov	r1, r9
 8001f96:	f7fe f979 	bl	800028c <__adddf3>
 8001f9a:	4602      	mov	r2, r0
 8001f9c:	460b      	mov	r3, r1
 8001f9e:	4610      	mov	r0, r2
 8001fa0:	4619      	mov	r1, r3
 8001fa2:	f04f 0200 	mov.w	r2, #0
 8001fa6:	4b37      	ldr	r3, [pc, #220]	; (8002084 <calculateLineFollowingTermFlip+0x2f4>)
 8001fa8:	f7fe fc50 	bl	800084c <__aeabi_ddiv>
 8001fac:	4602      	mov	r2, r0
 8001fae:	460b      	mov	r3, r1
 8001fb0:	4620      	mov	r0, r4
 8001fb2:	4629      	mov	r1, r5
 8001fb4:	f7fe f968 	bl	8000288 <__aeabi_dsub>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	460c      	mov	r4, r1
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	4621      	mov	r1, r4
 8001fc0:	f7fe fe12 	bl	8000be8 <__aeabi_d2f>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	60fb      	str	r3, [r7, #12]
		//diff = ( ( sensor[0] * 1.25 + sensor[1] * 1.2 + sensor[2] * 1.15 + sensor[3] * 1.1 + sensor[4] * 1.05 + sensor[5] ) / 6 ) - ( ( sensor[6] + sensor[7] * 1.05 + sensor[8] * 1.1 + sensor[9] * 1.15 + sensor[10] * 1.2 + sensor[11] * 1.25 ) / 6 );
		//diff = ( ( sensor[0] + sensor[1] + sensor[2] + sensor[3] + sensor[4] + sensor[5] ) / 6 ) - ( ( sensor[6] + sensor[7] + sensor[8] + sensor[9] + sensor[10] + sensor[11] ) / 6 );

		p = kp * diff; //P
 8001fc8:	ed97 7a05 	vldr	s14, [r7, #20]
 8001fcc:	edd7 7a03 	vldr	s15, [r7, #12]
 8001fd0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fd4:	edc7 7a02 	vstr	s15, [r7, #8]
		//i += ki * diff * DELTA_T; //I
		d = kd * (diff - pre_diff) / DELTA_T; //D
 8001fd8:	4b2b      	ldr	r3, [pc, #172]	; (8002088 <calculateLineFollowingTermFlip+0x2f8>)
 8001fda:	edd3 7a00 	vldr	s15, [r3]
 8001fde:	ed97 7a03 	vldr	s14, [r7, #12]
 8001fe2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001fe6:	edd7 7a04 	vldr	s15, [r7, #16]
 8001fea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fee:	ee17 0a90 	vmov	r0, s15
 8001ff2:	f7fe faa9 	bl	8000548 <__aeabi_f2d>
 8001ff6:	a31a      	add	r3, pc, #104	; (adr r3, 8002060 <calculateLineFollowingTermFlip+0x2d0>)
 8001ff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ffc:	f7fe fc26 	bl	800084c <__aeabi_ddiv>
 8002000:	4603      	mov	r3, r0
 8002002:	460c      	mov	r4, r1
 8002004:	4618      	mov	r0, r3
 8002006:	4621      	mov	r1, r4
 8002008:	f7fe fdee 	bl	8000be8 <__aeabi_d2f>
 800200c:	4603      	mov	r3, r0
 800200e:	607b      	str	r3, [r7, #4]

		line_following_term = p + i + d;
 8002010:	4b19      	ldr	r3, [pc, #100]	; (8002078 <calculateLineFollowingTermFlip+0x2e8>)
 8002012:	ed93 7a00 	vldr	s14, [r3]
 8002016:	edd7 7a02 	vldr	s15, [r7, #8]
 800201a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800201e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002022:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002026:	4b19      	ldr	r3, [pc, #100]	; (800208c <calculateLineFollowingTermFlip+0x2fc>)
 8002028:	edc3 7a00 	vstr	s15, [r3]

		//p_Deb = p;
		//d_Deb = d;
		//i_Deb = i;

		pre_diff = diff;
 800202c:	4a16      	ldr	r2, [pc, #88]	; (8002088 <calculateLineFollowingTermFlip+0x2f8>)
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	6013      	str	r3, [r2, #0]
	}
}
 8002032:	bf00      	nop
 8002034:	3718      	adds	r7, #24
 8002036:	46bd      	mov	sp, r7
 8002038:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800203c:	f3af 8000 	nop.w
 8002040:	9999999a 	.word	0x9999999a
 8002044:	3ff99999 	.word	0x3ff99999
 8002048:	33333333 	.word	0x33333333
 800204c:	3ff73333 	.word	0x3ff73333
 8002050:	cccccccd 	.word	0xcccccccd
 8002054:	3ff4cccc 	.word	0x3ff4cccc
 8002058:	66666666 	.word	0x66666666
 800205c:	3ff26666 	.word	0x3ff26666
 8002060:	d2f1a9fc 	.word	0xd2f1a9fc
 8002064:	3f50624d 	.word	0x3f50624d
 8002068:	40733333 	.word	0x40733333
 800206c:	3ccccccd 	.word	0x3ccccccd
 8002070:	2000027a 	.word	0x2000027a
 8002074:	2000027b 	.word	0x2000027b
 8002078:	20000288 	.word	0x20000288
 800207c:	20015fac 	.word	0x20015fac
 8002080:	3ffc0000 	.word	0x3ffc0000
 8002084:	40180000 	.word	0x40180000
 8002088:	20000284 	.word	0x20000284
 800208c:	2000027c 	.word	0x2000027c

08002090 <lineTraceFlip>:

void lineTraceFlip(void)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b086      	sub	sp, #24
 8002094:	af00      	add	r7, sp, #0
	if(line_trace_enable_flag == 1){
 8002096:	4b52      	ldr	r3, [pc, #328]	; (80021e0 <lineTraceFlip+0x150>)
 8002098:	f993 3000 	ldrsb.w	r3, [r3]
 800209c:	2b01      	cmp	r3, #1
 800209e:	f040 8097 	bne.w	80021d0 <lineTraceFlip+0x140>

		float velocity_control_term = getVelocityControlTerm();
 80020a2:	f001 fe0d 	bl	8003cc0 <getVelocityControlTerm>
 80020a6:	ed87 0a05 	vstr	s0, [r7, #20]

		float limit = MAX_COUNTER_PERIOD * 0.85;
 80020aa:	4b4e      	ldr	r3, [pc, #312]	; (80021e4 <lineTraceFlip+0x154>)
 80020ac:	60fb      	str	r3, [r7, #12]

		if(velocity_control_term >= limit) velocity_control_term = limit;
 80020ae:	ed97 7a05 	vldr	s14, [r7, #20]
 80020b2:	edd7 7a03 	vldr	s15, [r7, #12]
 80020b6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80020ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020be:	db02      	blt.n	80020c6 <lineTraceFlip+0x36>
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	617b      	str	r3, [r7, #20]
 80020c4:	e010      	b.n	80020e8 <lineTraceFlip+0x58>
		else if(velocity_control_term <= -limit) velocity_control_term = -limit;
 80020c6:	edd7 7a03 	vldr	s15, [r7, #12]
 80020ca:	eef1 7a67 	vneg.f32	s15, s15
 80020ce:	ed97 7a05 	vldr	s14, [r7, #20]
 80020d2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80020d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020da:	d805      	bhi.n	80020e8 <lineTraceFlip+0x58>
 80020dc:	edd7 7a03 	vldr	s15, [r7, #12]
 80020e0:	eef1 7a67 	vneg.f32	s15, s15
 80020e4:	edc7 7a05 	vstr	s15, [r7, #20]

		float exceeded = 0;
 80020e8:	f04f 0300 	mov.w	r3, #0
 80020ec:	613b      	str	r3, [r7, #16]
		if(velocity_control_term + line_following_term >= MAX_COUNTER_PERIOD){
 80020ee:	4b3e      	ldr	r3, [pc, #248]	; (80021e8 <lineTraceFlip+0x158>)
 80020f0:	ed93 7a00 	vldr	s14, [r3]
 80020f4:	edd7 7a05 	vldr	s15, [r7, #20]
 80020f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020fc:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 80021ec <lineTraceFlip+0x15c>
 8002100:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002104:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002108:	db0d      	blt.n	8002126 <lineTraceFlip+0x96>
			exceeded = (velocity_control_term + line_following_term) - MAX_COUNTER_PERIOD;
 800210a:	4b37      	ldr	r3, [pc, #220]	; (80021e8 <lineTraceFlip+0x158>)
 800210c:	ed93 7a00 	vldr	s14, [r3]
 8002110:	edd7 7a05 	vldr	s15, [r7, #20]
 8002114:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002118:	ed9f 7a34 	vldr	s14, [pc, #208]	; 80021ec <lineTraceFlip+0x15c>
 800211c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002120:	edc7 7a04 	vstr	s15, [r7, #16]
 8002124:	e01a      	b.n	800215c <lineTraceFlip+0xcc>
		}
		else if(velocity_control_term - line_following_term <= -MAX_COUNTER_PERIOD){
 8002126:	4b30      	ldr	r3, [pc, #192]	; (80021e8 <lineTraceFlip+0x158>)
 8002128:	edd3 7a00 	vldr	s15, [r3]
 800212c:	ed97 7a05 	vldr	s14, [r7, #20]
 8002130:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002134:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 80021f0 <lineTraceFlip+0x160>
 8002138:	eef4 7ac7 	vcmpe.f32	s15, s14
 800213c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002140:	d80c      	bhi.n	800215c <lineTraceFlip+0xcc>
			exceeded = -MAX_COUNTER_PERIOD - (velocity_control_term - line_following_term);
 8002142:	4b29      	ldr	r3, [pc, #164]	; (80021e8 <lineTraceFlip+0x158>)
 8002144:	edd3 7a00 	vldr	s15, [r3]
 8002148:	ed97 7a05 	vldr	s14, [r7, #20]
 800214c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002150:	ed9f 7a27 	vldr	s14, [pc, #156]	; 80021f0 <lineTraceFlip+0x160>
 8002154:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002158:	edc7 7a04 	vstr	s15, [r7, #16]
		}

		velocity_control_term -= exceeded;
 800215c:	ed97 7a05 	vldr	s14, [r7, #20]
 8002160:	edd7 7a04 	vldr	s15, [r7, #16]
 8002164:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002168:	edc7 7a05 	vstr	s15, [r7, #20]
		line_following_term += exceeded;
 800216c:	4b1e      	ldr	r3, [pc, #120]	; (80021e8 <lineTraceFlip+0x158>)
 800216e:	ed93 7a00 	vldr	s14, [r3]
 8002172:	edd7 7a04 	vldr	s15, [r7, #16]
 8002176:	ee77 7a27 	vadd.f32	s15, s14, s15
 800217a:	4b1b      	ldr	r3, [pc, #108]	; (80021e8 <lineTraceFlip+0x158>)
 800217c:	edc3 7a00 	vstr	s15, [r3]



		float motor_l = velocity_control_term + line_following_term;
 8002180:	4b19      	ldr	r3, [pc, #100]	; (80021e8 <lineTraceFlip+0x158>)
 8002182:	edd3 7a00 	vldr	s15, [r3]
 8002186:	ed97 7a05 	vldr	s14, [r7, #20]
 800218a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800218e:	edc7 7a02 	vstr	s15, [r7, #8]
		float motor_r = velocity_control_term - line_following_term;
 8002192:	4b15      	ldr	r3, [pc, #84]	; (80021e8 <lineTraceFlip+0x158>)
 8002194:	edd3 7a00 	vldr	s15, [r3]
 8002198:	ed97 7a05 	vldr	s14, [r7, #20]
 800219c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021a0:	edc7 7a01 	vstr	s15, [r7, #4]


		//float motor_l = velocity_control_term ;
		//float motor_r = velocity_control_term ;

		mon_velo_term = velocity_control_term;
 80021a4:	4a13      	ldr	r2, [pc, #76]	; (80021f4 <lineTraceFlip+0x164>)
 80021a6:	697b      	ldr	r3, [r7, #20]
 80021a8:	6013      	str	r3, [r2, #0]
		//motor_r_Deb = motor_r;

		//float motor_l = 500;
		//float motor_r = 500;

		setMotor(motor_l, motor_r);
 80021aa:	edd7 7a02 	vldr	s15, [r7, #8]
 80021ae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80021b2:	ee17 3a90 	vmov	r3, s15
 80021b6:	b21b      	sxth	r3, r3
 80021b8:	edd7 7a01 	vldr	s15, [r7, #4]
 80021bc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80021c0:	ee17 2a90 	vmov	r2, s15
 80021c4:	b212      	sxth	r2, r2
 80021c6:	4611      	mov	r1, r2
 80021c8:	4618      	mov	r0, r3
 80021ca:	f002 ffe7 	bl	800519c <setMotor>
	}
	else
	{
		setMotor(0, 0);
	}
}
 80021ce:	e003      	b.n	80021d8 <lineTraceFlip+0x148>
		setMotor(0, 0);
 80021d0:	2100      	movs	r1, #0
 80021d2:	2000      	movs	r0, #0
 80021d4:	f002 ffe2 	bl	800519c <setMotor>
}
 80021d8:	bf00      	nop
 80021da:	3718      	adds	r7, #24
 80021dc:	46bd      	mov	sp, r7
 80021de:	bd80      	pop	{r7, pc}
 80021e0:	2000027a 	.word	0x2000027a
 80021e4:	44b264cd 	.word	0x44b264cd
 80021e8:	2000027c 	.word	0x2000027c
 80021ec:	44d1e000 	.word	0x44d1e000
 80021f0:	c4d1e000 	.word	0xc4d1e000
 80021f4:	20016094 	.word	0x20016094

080021f8 <startLineTrace>:

void startLineTrace()
{
 80021f8:	b480      	push	{r7}
 80021fa:	af00      	add	r7, sp, #0
	line_trace_enable_flag = 1;
 80021fc:	4b05      	ldr	r3, [pc, #20]	; (8002214 <startLineTrace+0x1c>)
 80021fe:	2201      	movs	r2, #1
 8002200:	701a      	strb	r2, [r3, #0]
	i_clear_flag = 1;
 8002202:	4b05      	ldr	r3, [pc, #20]	; (8002218 <startLineTrace+0x20>)
 8002204:	2201      	movs	r2, #1
 8002206:	701a      	strb	r2, [r3, #0]
}
 8002208:	bf00      	nop
 800220a:	46bd      	mov	sp, r7
 800220c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002210:	4770      	bx	lr
 8002212:	bf00      	nop
 8002214:	2000027a 	.word	0x2000027a
 8002218:	2000027b 	.word	0x2000027b

0800221c <stopLineTrace>:

void stopLineTrace()
{
 800221c:	b480      	push	{r7}
 800221e:	af00      	add	r7, sp, #0
	line_trace_enable_flag = 0;
 8002220:	4b05      	ldr	r3, [pc, #20]	; (8002238 <stopLineTrace+0x1c>)
 8002222:	2200      	movs	r2, #0
 8002224:	701a      	strb	r2, [r3, #0]
	line_following_term = 0;
 8002226:	4b05      	ldr	r3, [pc, #20]	; (800223c <stopLineTrace+0x20>)
 8002228:	f04f 0200 	mov.w	r2, #0
 800222c:	601a      	str	r2, [r3, #0]
	//setMotor(0, 0);
}
 800222e:	bf00      	nop
 8002230:	46bd      	mov	sp, r7
 8002232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002236:	4770      	bx	lr
 8002238:	2000027a 	.word	0x2000027a
 800223c:	2000027c 	.word	0x2000027c

08002240 <checkCourseOut>:

void checkCourseOut(void)
{
 8002240:	b480      	push	{r7}
 8002242:	b083      	sub	sp, #12
 8002244:	af00      	add	r7, sp, #0
	uint16_t all_sensor;
	static uint16_t dark_cnt;

	all_sensor = (sensor[0] + sensor[1] + sensor[2] + sensor[3] + sensor[4] + sensor[5] + sensor[6] + sensor[7] + sensor[8] + sensor[9] + sensor[10] + sensor[11]) / 12;
 8002246:	4b2b      	ldr	r3, [pc, #172]	; (80022f4 <checkCourseOut+0xb4>)
 8002248:	f9b3 3000 	ldrsh.w	r3, [r3]
 800224c:	461a      	mov	r2, r3
 800224e:	4b29      	ldr	r3, [pc, #164]	; (80022f4 <checkCourseOut+0xb4>)
 8002250:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002254:	4413      	add	r3, r2
 8002256:	4a27      	ldr	r2, [pc, #156]	; (80022f4 <checkCourseOut+0xb4>)
 8002258:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 800225c:	4413      	add	r3, r2
 800225e:	4a25      	ldr	r2, [pc, #148]	; (80022f4 <checkCourseOut+0xb4>)
 8002260:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
 8002264:	4413      	add	r3, r2
 8002266:	4a23      	ldr	r2, [pc, #140]	; (80022f4 <checkCourseOut+0xb4>)
 8002268:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 800226c:	4413      	add	r3, r2
 800226e:	4a21      	ldr	r2, [pc, #132]	; (80022f4 <checkCourseOut+0xb4>)
 8002270:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 8002274:	4413      	add	r3, r2
 8002276:	4a1f      	ldr	r2, [pc, #124]	; (80022f4 <checkCourseOut+0xb4>)
 8002278:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 800227c:	4413      	add	r3, r2
 800227e:	4a1d      	ldr	r2, [pc, #116]	; (80022f4 <checkCourseOut+0xb4>)
 8002280:	f9b2 200e 	ldrsh.w	r2, [r2, #14]
 8002284:	4413      	add	r3, r2
 8002286:	4a1b      	ldr	r2, [pc, #108]	; (80022f4 <checkCourseOut+0xb4>)
 8002288:	f9b2 2010 	ldrsh.w	r2, [r2, #16]
 800228c:	4413      	add	r3, r2
 800228e:	4a19      	ldr	r2, [pc, #100]	; (80022f4 <checkCourseOut+0xb4>)
 8002290:	f9b2 2012 	ldrsh.w	r2, [r2, #18]
 8002294:	4413      	add	r3, r2
 8002296:	4a17      	ldr	r2, [pc, #92]	; (80022f4 <checkCourseOut+0xb4>)
 8002298:	f9b2 2014 	ldrsh.w	r2, [r2, #20]
 800229c:	4413      	add	r3, r2
 800229e:	4a15      	ldr	r2, [pc, #84]	; (80022f4 <checkCourseOut+0xb4>)
 80022a0:	f9b2 2016 	ldrsh.w	r2, [r2, #22]
 80022a4:	4413      	add	r3, r2
 80022a6:	4a14      	ldr	r2, [pc, #80]	; (80022f8 <checkCourseOut+0xb8>)
 80022a8:	fb82 1203 	smull	r1, r2, r2, r3
 80022ac:	1052      	asrs	r2, r2, #1
 80022ae:	17db      	asrs	r3, r3, #31
 80022b0:	1ad3      	subs	r3, r2, r3
 80022b2:	80fb      	strh	r3, [r7, #6]
	if(all_sensor > 900){
 80022b4:	88fb      	ldrh	r3, [r7, #6]
 80022b6:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 80022ba:	d906      	bls.n	80022ca <checkCourseOut+0x8a>
		dark_cnt++;
 80022bc:	4b0f      	ldr	r3, [pc, #60]	; (80022fc <checkCourseOut+0xbc>)
 80022be:	881b      	ldrh	r3, [r3, #0]
 80022c0:	3301      	adds	r3, #1
 80022c2:	b29a      	uxth	r2, r3
 80022c4:	4b0d      	ldr	r3, [pc, #52]	; (80022fc <checkCourseOut+0xbc>)
 80022c6:	801a      	strh	r2, [r3, #0]
 80022c8:	e002      	b.n	80022d0 <checkCourseOut+0x90>
	}
	else dark_cnt = 0;
 80022ca:	4b0c      	ldr	r3, [pc, #48]	; (80022fc <checkCourseOut+0xbc>)
 80022cc:	2200      	movs	r2, #0
 80022ce:	801a      	strh	r2, [r3, #0]

	if(dark_cnt >= SENSOR_ALL_DARK) dark_flag = true;
 80022d0:	4b0a      	ldr	r3, [pc, #40]	; (80022fc <checkCourseOut+0xbc>)
 80022d2:	881b      	ldrh	r3, [r3, #0]
 80022d4:	2b13      	cmp	r3, #19
 80022d6:	d903      	bls.n	80022e0 <checkCourseOut+0xa0>
 80022d8:	4b09      	ldr	r3, [pc, #36]	; (8002300 <checkCourseOut+0xc0>)
 80022da:	2201      	movs	r2, #1
 80022dc:	701a      	strb	r2, [r3, #0]
	else dark_flag = false;

}
 80022de:	e002      	b.n	80022e6 <checkCourseOut+0xa6>
	else dark_flag = false;
 80022e0:	4b07      	ldr	r3, [pc, #28]	; (8002300 <checkCourseOut+0xc0>)
 80022e2:	2200      	movs	r2, #0
 80022e4:	701a      	strb	r2, [r3, #0]
}
 80022e6:	bf00      	nop
 80022e8:	370c      	adds	r7, #12
 80022ea:	46bd      	mov	sp, r7
 80022ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f0:	4770      	bx	lr
 80022f2:	bf00      	nop
 80022f4:	20015fac 	.word	0x20015fac
 80022f8:	2aaaaaab 	.word	0x2aaaaaab
 80022fc:	2000028c 	.word	0x2000028c
 8002300:	20000280 	.word	0x20000280

08002304 <getCouseOutFlag>:
	motor_l_Deb = mon_deb_l;
	motor_r_Deb = mon_deb_r;
}

bool getCouseOutFlag()
{
 8002304:	b480      	push	{r7}
 8002306:	af00      	add	r7, sp, #0
	return dark_flag;
 8002308:	4b03      	ldr	r3, [pc, #12]	; (8002318 <getCouseOutFlag+0x14>)
 800230a:	781b      	ldrb	r3, [r3, #0]
}
 800230c:	4618      	mov	r0, r3
 800230e:	46bd      	mov	sp, r7
 8002310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002314:	4770      	bx	lr
 8002316:	bf00      	nop
 8002318:	20000280 	.word	0x20000280

0800231c <initADC>:
static int16_t side_sensorL_buffer[10];

static uint8_t L_index = 1;

void initADC()
{
 800231c:	b580      	push	{r7, lr}
 800231e:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint32_t *) side_adc_value, SIDE_LINESENSOR_ADC_NUM);
 8002320:	2202      	movs	r2, #2
 8002322:	4905      	ldr	r1, [pc, #20]	; (8002338 <initADC+0x1c>)
 8002324:	4805      	ldr	r0, [pc, #20]	; (800233c <initADC+0x20>)
 8002326:	f004 fac5 	bl	80068b4 <HAL_ADC_Start_DMA>
	HAL_ADC_Start_DMA(&hadc2, (uint32_t *) adc_value, LINESENSOR_ADC_NUM);
 800232a:	220c      	movs	r2, #12
 800232c:	4904      	ldr	r1, [pc, #16]	; (8002340 <initADC+0x24>)
 800232e:	4805      	ldr	r0, [pc, #20]	; (8002344 <initADC+0x28>)
 8002330:	f004 fac0 	bl	80068b4 <HAL_ADC_Start_DMA>
}
 8002334:	bf00      	nop
 8002336:	bd80      	pop	{r7, pc}
 8002338:	200002a8 	.word	0x200002a8
 800233c:	200160e8 	.word	0x200160e8
 8002340:	20000290 	.word	0x20000290
 8002344:	20016098 	.word	0x20016098

08002348 <storeAnalogSensorBuffer>:

void storeAnalogSensorBuffer(void)
{
 8002348:	b480      	push	{r7}
 800234a:	af00      	add	r7, sp, #0
	sensor11_buffer[index] = adc_value[11];

	side_sensorR_buffer[index] = side_adc_value[1];
	side_sensorL_buffer[index] = side_adc_value[0];*/

	sensor1_buffer[L_index] = ((adc_value[1] - offset_values[1]) / sensor_coefficient[1]) * 1000;
 800234c:	4bc9      	ldr	r3, [pc, #804]	; (8002674 <storeAnalogSensorBuffer+0x32c>)
 800234e:	885b      	ldrh	r3, [r3, #2]
 8002350:	ee07 3a90 	vmov	s15, r3
 8002354:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002358:	4bc7      	ldr	r3, [pc, #796]	; (8002678 <storeAnalogSensorBuffer+0x330>)
 800235a:	edd3 7a01 	vldr	s15, [r3, #4]
 800235e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002362:	4bc6      	ldr	r3, [pc, #792]	; (800267c <storeAnalogSensorBuffer+0x334>)
 8002364:	ed93 7a01 	vldr	s14, [r3, #4]
 8002368:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800236c:	ed9f 7ac4 	vldr	s14, [pc, #784]	; 8002680 <storeAnalogSensorBuffer+0x338>
 8002370:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002374:	4bc3      	ldr	r3, [pc, #780]	; (8002684 <storeAnalogSensorBuffer+0x33c>)
 8002376:	781b      	ldrb	r3, [r3, #0]
 8002378:	461a      	mov	r2, r3
 800237a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800237e:	ee17 3a90 	vmov	r3, s15
 8002382:	b219      	sxth	r1, r3
 8002384:	4bc0      	ldr	r3, [pc, #768]	; (8002688 <storeAnalogSensorBuffer+0x340>)
 8002386:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor0_buffer[L_index] = ((adc_value[0] - offset_values[0]) / sensor_coefficient[0]) * 1000;
 800238a:	4bba      	ldr	r3, [pc, #744]	; (8002674 <storeAnalogSensorBuffer+0x32c>)
 800238c:	881b      	ldrh	r3, [r3, #0]
 800238e:	ee07 3a90 	vmov	s15, r3
 8002392:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002396:	4bb8      	ldr	r3, [pc, #736]	; (8002678 <storeAnalogSensorBuffer+0x330>)
 8002398:	edd3 7a00 	vldr	s15, [r3]
 800239c:	ee77 6a67 	vsub.f32	s13, s14, s15
 80023a0:	4bb6      	ldr	r3, [pc, #728]	; (800267c <storeAnalogSensorBuffer+0x334>)
 80023a2:	ed93 7a00 	vldr	s14, [r3]
 80023a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80023aa:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 8002680 <storeAnalogSensorBuffer+0x338>
 80023ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023b2:	4bb4      	ldr	r3, [pc, #720]	; (8002684 <storeAnalogSensorBuffer+0x33c>)
 80023b4:	781b      	ldrb	r3, [r3, #0]
 80023b6:	461a      	mov	r2, r3
 80023b8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80023bc:	ee17 3a90 	vmov	r3, s15
 80023c0:	b219      	sxth	r1, r3
 80023c2:	4bb2      	ldr	r3, [pc, #712]	; (800268c <storeAnalogSensorBuffer+0x344>)
 80023c4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor2_buffer[L_index] = ((adc_value[2] - offset_values[2]) / sensor_coefficient[2]) * 1000;
 80023c8:	4baa      	ldr	r3, [pc, #680]	; (8002674 <storeAnalogSensorBuffer+0x32c>)
 80023ca:	889b      	ldrh	r3, [r3, #4]
 80023cc:	ee07 3a90 	vmov	s15, r3
 80023d0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80023d4:	4ba8      	ldr	r3, [pc, #672]	; (8002678 <storeAnalogSensorBuffer+0x330>)
 80023d6:	edd3 7a02 	vldr	s15, [r3, #8]
 80023da:	ee77 6a67 	vsub.f32	s13, s14, s15
 80023de:	4ba7      	ldr	r3, [pc, #668]	; (800267c <storeAnalogSensorBuffer+0x334>)
 80023e0:	ed93 7a02 	vldr	s14, [r3, #8]
 80023e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80023e8:	ed9f 7aa5 	vldr	s14, [pc, #660]	; 8002680 <storeAnalogSensorBuffer+0x338>
 80023ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023f0:	4ba4      	ldr	r3, [pc, #656]	; (8002684 <storeAnalogSensorBuffer+0x33c>)
 80023f2:	781b      	ldrb	r3, [r3, #0]
 80023f4:	461a      	mov	r2, r3
 80023f6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80023fa:	ee17 3a90 	vmov	r3, s15
 80023fe:	b219      	sxth	r1, r3
 8002400:	4ba3      	ldr	r3, [pc, #652]	; (8002690 <storeAnalogSensorBuffer+0x348>)
 8002402:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor3_buffer[L_index] = ((adc_value[3] - offset_values[3]) / sensor_coefficient[3]) * 1000;
 8002406:	4b9b      	ldr	r3, [pc, #620]	; (8002674 <storeAnalogSensorBuffer+0x32c>)
 8002408:	88db      	ldrh	r3, [r3, #6]
 800240a:	ee07 3a90 	vmov	s15, r3
 800240e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002412:	4b99      	ldr	r3, [pc, #612]	; (8002678 <storeAnalogSensorBuffer+0x330>)
 8002414:	edd3 7a03 	vldr	s15, [r3, #12]
 8002418:	ee77 6a67 	vsub.f32	s13, s14, s15
 800241c:	4b97      	ldr	r3, [pc, #604]	; (800267c <storeAnalogSensorBuffer+0x334>)
 800241e:	ed93 7a03 	vldr	s14, [r3, #12]
 8002422:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002426:	ed9f 7a96 	vldr	s14, [pc, #600]	; 8002680 <storeAnalogSensorBuffer+0x338>
 800242a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800242e:	4b95      	ldr	r3, [pc, #596]	; (8002684 <storeAnalogSensorBuffer+0x33c>)
 8002430:	781b      	ldrb	r3, [r3, #0]
 8002432:	461a      	mov	r2, r3
 8002434:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002438:	ee17 3a90 	vmov	r3, s15
 800243c:	b219      	sxth	r1, r3
 800243e:	4b95      	ldr	r3, [pc, #596]	; (8002694 <storeAnalogSensorBuffer+0x34c>)
 8002440:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor4_buffer[L_index] = ((adc_value[4] - offset_values[4]) / sensor_coefficient[4]) * 1000;
 8002444:	4b8b      	ldr	r3, [pc, #556]	; (8002674 <storeAnalogSensorBuffer+0x32c>)
 8002446:	891b      	ldrh	r3, [r3, #8]
 8002448:	ee07 3a90 	vmov	s15, r3
 800244c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002450:	4b89      	ldr	r3, [pc, #548]	; (8002678 <storeAnalogSensorBuffer+0x330>)
 8002452:	edd3 7a04 	vldr	s15, [r3, #16]
 8002456:	ee77 6a67 	vsub.f32	s13, s14, s15
 800245a:	4b88      	ldr	r3, [pc, #544]	; (800267c <storeAnalogSensorBuffer+0x334>)
 800245c:	ed93 7a04 	vldr	s14, [r3, #16]
 8002460:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002464:	ed9f 7a86 	vldr	s14, [pc, #536]	; 8002680 <storeAnalogSensorBuffer+0x338>
 8002468:	ee67 7a87 	vmul.f32	s15, s15, s14
 800246c:	4b85      	ldr	r3, [pc, #532]	; (8002684 <storeAnalogSensorBuffer+0x33c>)
 800246e:	781b      	ldrb	r3, [r3, #0]
 8002470:	461a      	mov	r2, r3
 8002472:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002476:	ee17 3a90 	vmov	r3, s15
 800247a:	b219      	sxth	r1, r3
 800247c:	4b86      	ldr	r3, [pc, #536]	; (8002698 <storeAnalogSensorBuffer+0x350>)
 800247e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor5_buffer[L_index] = ((adc_value[5] - offset_values[5]) / sensor_coefficient[5]) * 1000;
 8002482:	4b7c      	ldr	r3, [pc, #496]	; (8002674 <storeAnalogSensorBuffer+0x32c>)
 8002484:	895b      	ldrh	r3, [r3, #10]
 8002486:	ee07 3a90 	vmov	s15, r3
 800248a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800248e:	4b7a      	ldr	r3, [pc, #488]	; (8002678 <storeAnalogSensorBuffer+0x330>)
 8002490:	edd3 7a05 	vldr	s15, [r3, #20]
 8002494:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002498:	4b78      	ldr	r3, [pc, #480]	; (800267c <storeAnalogSensorBuffer+0x334>)
 800249a:	ed93 7a05 	vldr	s14, [r3, #20]
 800249e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80024a2:	ed9f 7a77 	vldr	s14, [pc, #476]	; 8002680 <storeAnalogSensorBuffer+0x338>
 80024a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024aa:	4b76      	ldr	r3, [pc, #472]	; (8002684 <storeAnalogSensorBuffer+0x33c>)
 80024ac:	781b      	ldrb	r3, [r3, #0]
 80024ae:	461a      	mov	r2, r3
 80024b0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80024b4:	ee17 3a90 	vmov	r3, s15
 80024b8:	b219      	sxth	r1, r3
 80024ba:	4b78      	ldr	r3, [pc, #480]	; (800269c <storeAnalogSensorBuffer+0x354>)
 80024bc:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor6_buffer[L_index] = ((adc_value[6] - offset_values[6]) / sensor_coefficient[6]) * 1000;
 80024c0:	4b6c      	ldr	r3, [pc, #432]	; (8002674 <storeAnalogSensorBuffer+0x32c>)
 80024c2:	899b      	ldrh	r3, [r3, #12]
 80024c4:	ee07 3a90 	vmov	s15, r3
 80024c8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80024cc:	4b6a      	ldr	r3, [pc, #424]	; (8002678 <storeAnalogSensorBuffer+0x330>)
 80024ce:	edd3 7a06 	vldr	s15, [r3, #24]
 80024d2:	ee77 6a67 	vsub.f32	s13, s14, s15
 80024d6:	4b69      	ldr	r3, [pc, #420]	; (800267c <storeAnalogSensorBuffer+0x334>)
 80024d8:	ed93 7a06 	vldr	s14, [r3, #24]
 80024dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80024e0:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8002680 <storeAnalogSensorBuffer+0x338>
 80024e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024e8:	4b66      	ldr	r3, [pc, #408]	; (8002684 <storeAnalogSensorBuffer+0x33c>)
 80024ea:	781b      	ldrb	r3, [r3, #0]
 80024ec:	461a      	mov	r2, r3
 80024ee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80024f2:	ee17 3a90 	vmov	r3, s15
 80024f6:	b219      	sxth	r1, r3
 80024f8:	4b69      	ldr	r3, [pc, #420]	; (80026a0 <storeAnalogSensorBuffer+0x358>)
 80024fa:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor7_buffer[L_index] = ((adc_value[7] - offset_values[7]) / sensor_coefficient[7]) * 1000;
 80024fe:	4b5d      	ldr	r3, [pc, #372]	; (8002674 <storeAnalogSensorBuffer+0x32c>)
 8002500:	89db      	ldrh	r3, [r3, #14]
 8002502:	ee07 3a90 	vmov	s15, r3
 8002506:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800250a:	4b5b      	ldr	r3, [pc, #364]	; (8002678 <storeAnalogSensorBuffer+0x330>)
 800250c:	edd3 7a07 	vldr	s15, [r3, #28]
 8002510:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002514:	4b59      	ldr	r3, [pc, #356]	; (800267c <storeAnalogSensorBuffer+0x334>)
 8002516:	ed93 7a07 	vldr	s14, [r3, #28]
 800251a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800251e:	ed9f 7a58 	vldr	s14, [pc, #352]	; 8002680 <storeAnalogSensorBuffer+0x338>
 8002522:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002526:	4b57      	ldr	r3, [pc, #348]	; (8002684 <storeAnalogSensorBuffer+0x33c>)
 8002528:	781b      	ldrb	r3, [r3, #0]
 800252a:	461a      	mov	r2, r3
 800252c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002530:	ee17 3a90 	vmov	r3, s15
 8002534:	b219      	sxth	r1, r3
 8002536:	4b5b      	ldr	r3, [pc, #364]	; (80026a4 <storeAnalogSensorBuffer+0x35c>)
 8002538:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor8_buffer[L_index] = ((adc_value[8] - offset_values[8]) / sensor_coefficient[8]) * 1000;
 800253c:	4b4d      	ldr	r3, [pc, #308]	; (8002674 <storeAnalogSensorBuffer+0x32c>)
 800253e:	8a1b      	ldrh	r3, [r3, #16]
 8002540:	ee07 3a90 	vmov	s15, r3
 8002544:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002548:	4b4b      	ldr	r3, [pc, #300]	; (8002678 <storeAnalogSensorBuffer+0x330>)
 800254a:	edd3 7a08 	vldr	s15, [r3, #32]
 800254e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002552:	4b4a      	ldr	r3, [pc, #296]	; (800267c <storeAnalogSensorBuffer+0x334>)
 8002554:	ed93 7a08 	vldr	s14, [r3, #32]
 8002558:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800255c:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8002680 <storeAnalogSensorBuffer+0x338>
 8002560:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002564:	4b47      	ldr	r3, [pc, #284]	; (8002684 <storeAnalogSensorBuffer+0x33c>)
 8002566:	781b      	ldrb	r3, [r3, #0]
 8002568:	461a      	mov	r2, r3
 800256a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800256e:	ee17 3a90 	vmov	r3, s15
 8002572:	b219      	sxth	r1, r3
 8002574:	4b4c      	ldr	r3, [pc, #304]	; (80026a8 <storeAnalogSensorBuffer+0x360>)
 8002576:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor9_buffer[L_index] = ((adc_value[9] - offset_values[9]) / sensor_coefficient[9]) * 1000;
 800257a:	4b3e      	ldr	r3, [pc, #248]	; (8002674 <storeAnalogSensorBuffer+0x32c>)
 800257c:	8a5b      	ldrh	r3, [r3, #18]
 800257e:	ee07 3a90 	vmov	s15, r3
 8002582:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002586:	4b3c      	ldr	r3, [pc, #240]	; (8002678 <storeAnalogSensorBuffer+0x330>)
 8002588:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800258c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002590:	4b3a      	ldr	r3, [pc, #232]	; (800267c <storeAnalogSensorBuffer+0x334>)
 8002592:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8002596:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800259a:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8002680 <storeAnalogSensorBuffer+0x338>
 800259e:	ee67 7a87 	vmul.f32	s15, s15, s14
 80025a2:	4b38      	ldr	r3, [pc, #224]	; (8002684 <storeAnalogSensorBuffer+0x33c>)
 80025a4:	781b      	ldrb	r3, [r3, #0]
 80025a6:	461a      	mov	r2, r3
 80025a8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80025ac:	ee17 3a90 	vmov	r3, s15
 80025b0:	b219      	sxth	r1, r3
 80025b2:	4b3e      	ldr	r3, [pc, #248]	; (80026ac <storeAnalogSensorBuffer+0x364>)
 80025b4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor10_buffer[L_index] = ((adc_value[10] - offset_values[10]) / sensor_coefficient[10]) * 1000;
 80025b8:	4b2e      	ldr	r3, [pc, #184]	; (8002674 <storeAnalogSensorBuffer+0x32c>)
 80025ba:	8a9b      	ldrh	r3, [r3, #20]
 80025bc:	ee07 3a90 	vmov	s15, r3
 80025c0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80025c4:	4b2c      	ldr	r3, [pc, #176]	; (8002678 <storeAnalogSensorBuffer+0x330>)
 80025c6:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80025ca:	ee77 6a67 	vsub.f32	s13, s14, s15
 80025ce:	4b2b      	ldr	r3, [pc, #172]	; (800267c <storeAnalogSensorBuffer+0x334>)
 80025d0:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 80025d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80025d8:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8002680 <storeAnalogSensorBuffer+0x338>
 80025dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80025e0:	4b28      	ldr	r3, [pc, #160]	; (8002684 <storeAnalogSensorBuffer+0x33c>)
 80025e2:	781b      	ldrb	r3, [r3, #0]
 80025e4:	461a      	mov	r2, r3
 80025e6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80025ea:	ee17 3a90 	vmov	r3, s15
 80025ee:	b219      	sxth	r1, r3
 80025f0:	4b2f      	ldr	r3, [pc, #188]	; (80026b0 <storeAnalogSensorBuffer+0x368>)
 80025f2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor11_buffer[L_index] = ((adc_value[11] - offset_values[11]) / sensor_coefficient[11]) * 1000;
 80025f6:	4b1f      	ldr	r3, [pc, #124]	; (8002674 <storeAnalogSensorBuffer+0x32c>)
 80025f8:	8adb      	ldrh	r3, [r3, #22]
 80025fa:	ee07 3a90 	vmov	s15, r3
 80025fe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002602:	4b1d      	ldr	r3, [pc, #116]	; (8002678 <storeAnalogSensorBuffer+0x330>)
 8002604:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8002608:	ee77 6a67 	vsub.f32	s13, s14, s15
 800260c:	4b1b      	ldr	r3, [pc, #108]	; (800267c <storeAnalogSensorBuffer+0x334>)
 800260e:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8002612:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002616:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8002680 <storeAnalogSensorBuffer+0x338>
 800261a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800261e:	4b19      	ldr	r3, [pc, #100]	; (8002684 <storeAnalogSensorBuffer+0x33c>)
 8002620:	781b      	ldrb	r3, [r3, #0]
 8002622:	461a      	mov	r2, r3
 8002624:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002628:	ee17 3a90 	vmov	r3, s15
 800262c:	b219      	sxth	r1, r3
 800262e:	4b21      	ldr	r3, [pc, #132]	; (80026b4 <storeAnalogSensorBuffer+0x36c>)
 8002630:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
//	sensor[10] = ((adc_value[1] - offset_values[1]) / sensor_coefficient[1]) * 1000;
//	sensor[11] = ((adc_value[1] - offset_values[1]) / sensor_coefficient[1]) * 1000;



	side_sensorR_buffer[L_index] = ((side_adc_value[1] - side_offset_values[1]) / side_sensor_coefficient[1]) * 1000;
 8002634:	4b20      	ldr	r3, [pc, #128]	; (80026b8 <storeAnalogSensorBuffer+0x370>)
 8002636:	885b      	ldrh	r3, [r3, #2]
 8002638:	ee07 3a90 	vmov	s15, r3
 800263c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002640:	4b1e      	ldr	r3, [pc, #120]	; (80026bc <storeAnalogSensorBuffer+0x374>)
 8002642:	edd3 7a01 	vldr	s15, [r3, #4]
 8002646:	ee77 6a67 	vsub.f32	s13, s14, s15
 800264a:	4b1d      	ldr	r3, [pc, #116]	; (80026c0 <storeAnalogSensorBuffer+0x378>)
 800264c:	ed93 7a01 	vldr	s14, [r3, #4]
 8002650:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002654:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8002680 <storeAnalogSensorBuffer+0x338>
 8002658:	ee67 7a87 	vmul.f32	s15, s15, s14
 800265c:	4b09      	ldr	r3, [pc, #36]	; (8002684 <storeAnalogSensorBuffer+0x33c>)
 800265e:	781b      	ldrb	r3, [r3, #0]
 8002660:	461a      	mov	r2, r3
 8002662:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002666:	ee17 3a90 	vmov	r3, s15
 800266a:	b219      	sxth	r1, r3
 800266c:	4b15      	ldr	r3, [pc, #84]	; (80026c4 <storeAnalogSensorBuffer+0x37c>)
 800266e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 8002672:	e029      	b.n	80026c8 <storeAnalogSensorBuffer+0x380>
 8002674:	20000290 	.word	0x20000290
 8002678:	20015f6c 	.word	0x20015f6c
 800267c:	20015fd0 	.word	0x20015fd0
 8002680:	447a0000 	.word	0x447a0000
 8002684:	20000030 	.word	0x20000030
 8002688:	200002c0 	.word	0x200002c0
 800268c:	200002ac 	.word	0x200002ac
 8002690:	200002d4 	.word	0x200002d4
 8002694:	200002e8 	.word	0x200002e8
 8002698:	200002fc 	.word	0x200002fc
 800269c:	20000310 	.word	0x20000310
 80026a0:	20000324 	.word	0x20000324
 80026a4:	20000338 	.word	0x20000338
 80026a8:	2000034c 	.word	0x2000034c
 80026ac:	20000360 	.word	0x20000360
 80026b0:	20000374 	.word	0x20000374
 80026b4:	20000388 	.word	0x20000388
 80026b8:	200002a8 	.word	0x200002a8
 80026bc:	20015f64 	.word	0x20015f64
 80026c0:	20015fa4 	.word	0x20015fa4
 80026c4:	2000039c 	.word	0x2000039c
	side_sensorL_buffer[L_index] = ((side_adc_value[0] - side_offset_values[0]) / side_sensor_coefficient[0]) * 1000;
 80026c8:	4b14      	ldr	r3, [pc, #80]	; (800271c <storeAnalogSensorBuffer+0x3d4>)
 80026ca:	881b      	ldrh	r3, [r3, #0]
 80026cc:	ee07 3a90 	vmov	s15, r3
 80026d0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80026d4:	4b12      	ldr	r3, [pc, #72]	; (8002720 <storeAnalogSensorBuffer+0x3d8>)
 80026d6:	edd3 7a00 	vldr	s15, [r3]
 80026da:	ee77 6a67 	vsub.f32	s13, s14, s15
 80026de:	4b11      	ldr	r3, [pc, #68]	; (8002724 <storeAnalogSensorBuffer+0x3dc>)
 80026e0:	ed93 7a00 	vldr	s14, [r3]
 80026e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80026e8:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8002728 <storeAnalogSensorBuffer+0x3e0>
 80026ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80026f0:	4b0e      	ldr	r3, [pc, #56]	; (800272c <storeAnalogSensorBuffer+0x3e4>)
 80026f2:	781b      	ldrb	r3, [r3, #0]
 80026f4:	461a      	mov	r2, r3
 80026f6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80026fa:	ee17 3a90 	vmov	r3, s15
 80026fe:	b219      	sxth	r1, r3
 8002700:	4b0b      	ldr	r3, [pc, #44]	; (8002730 <storeAnalogSensorBuffer+0x3e8>)
 8002702:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

	L_index++;
 8002706:	4b09      	ldr	r3, [pc, #36]	; (800272c <storeAnalogSensorBuffer+0x3e4>)
 8002708:	781b      	ldrb	r3, [r3, #0]
 800270a:	3301      	adds	r3, #1
 800270c:	b2da      	uxtb	r2, r3
 800270e:	4b07      	ldr	r3, [pc, #28]	; (800272c <storeAnalogSensorBuffer+0x3e4>)
 8002710:	701a      	strb	r2, [r3, #0]
}
 8002712:	bf00      	nop
 8002714:	46bd      	mov	sp, r7
 8002716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271a:	4770      	bx	lr
 800271c:	200002a8 	.word	0x200002a8
 8002720:	20015f64 	.word	0x20015f64
 8002724:	20015fa4 	.word	0x20015fa4
 8002728:	447a0000 	.word	0x447a0000
 800272c:	20000030 	.word	0x20000030
 8002730:	200003b0 	.word	0x200003b0

08002734 <updateAnalogSensor>:

void updateAnalogSensor(void) {
 8002734:	b480      	push	{r7}
 8002736:	b083      	sub	sp, #12
 8002738:	af00      	add	r7, sp, #0
	sensor[8] = ( sensor8_buffer[0] + sensor8_buffer[1] + sensor8_buffer[2] + sensor8_buffer[3] + sensor8_buffer[4] + sensor8_buffer[5] + sensor8_buffer[6] + sensor8_buffer[7] + sensor8_buffer[8] + sensor8_buffer[9] ) / index;
	sensor[9] = ( sensor9_buffer[0] + sensor9_buffer[1] + sensor9_buffer[2] + sensor9_buffer[3] + sensor9_buffer[4] + sensor9_buffer[5] + sensor9_buffer[6] + sensor9_buffer[7] + sensor9_buffer[8] + sensor9_buffer[9] ) / index;
	sensor[10] = ( sensor10_buffer[0] + sensor10_buffer[1] + sensor10_buffer[2] + sensor10_buffer[3] + sensor10_buffer[4] + sensor10_buffer[5] + sensor10_buffer[6] + sensor10_buffer[7] + sensor10_buffer[8] + sensor10_buffer[9] ) / index;
	sensor[11] = ( sensor11_buffer[0] + sensor11_buffer[1] + sensor11_buffer[2] + sensor11_buffer[3] + sensor11_buffer[4] + sensor11_buffer[5] + sensor11_buffer[6] + sensor11_buffer[7] + sensor11_buffer[8] + sensor11_buffer[9] ) / index;
*/
	sensor[0] =  ((adc_value[0] - offset_values[0]) / sensor_coefficient[0]) * 1000;
 800273a:	4bc9      	ldr	r3, [pc, #804]	; (8002a60 <updateAnalogSensor+0x32c>)
 800273c:	881b      	ldrh	r3, [r3, #0]
 800273e:	ee07 3a90 	vmov	s15, r3
 8002742:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002746:	4bc7      	ldr	r3, [pc, #796]	; (8002a64 <updateAnalogSensor+0x330>)
 8002748:	edd3 7a00 	vldr	s15, [r3]
 800274c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002750:	4bc5      	ldr	r3, [pc, #788]	; (8002a68 <updateAnalogSensor+0x334>)
 8002752:	ed93 7a00 	vldr	s14, [r3]
 8002756:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800275a:	ed9f 7ac4 	vldr	s14, [pc, #784]	; 8002a6c <updateAnalogSensor+0x338>
 800275e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002762:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002766:	ee17 3a90 	vmov	r3, s15
 800276a:	b21a      	sxth	r2, r3
 800276c:	4bc0      	ldr	r3, [pc, #768]	; (8002a70 <updateAnalogSensor+0x33c>)
 800276e:	801a      	strh	r2, [r3, #0]
	sensor[1] =  ((adc_value[1] - offset_values[1]) / sensor_coefficient[1]) * 1000;
 8002770:	4bbb      	ldr	r3, [pc, #748]	; (8002a60 <updateAnalogSensor+0x32c>)
 8002772:	885b      	ldrh	r3, [r3, #2]
 8002774:	ee07 3a90 	vmov	s15, r3
 8002778:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800277c:	4bb9      	ldr	r3, [pc, #740]	; (8002a64 <updateAnalogSensor+0x330>)
 800277e:	edd3 7a01 	vldr	s15, [r3, #4]
 8002782:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002786:	4bb8      	ldr	r3, [pc, #736]	; (8002a68 <updateAnalogSensor+0x334>)
 8002788:	ed93 7a01 	vldr	s14, [r3, #4]
 800278c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002790:	ed9f 7ab6 	vldr	s14, [pc, #728]	; 8002a6c <updateAnalogSensor+0x338>
 8002794:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002798:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800279c:	ee17 3a90 	vmov	r3, s15
 80027a0:	b21a      	sxth	r2, r3
 80027a2:	4bb3      	ldr	r3, [pc, #716]	; (8002a70 <updateAnalogSensor+0x33c>)
 80027a4:	805a      	strh	r2, [r3, #2]
	sensor[2] =  ((adc_value[2] - offset_values[2]) / sensor_coefficient[2]) * 1000;
 80027a6:	4bae      	ldr	r3, [pc, #696]	; (8002a60 <updateAnalogSensor+0x32c>)
 80027a8:	889b      	ldrh	r3, [r3, #4]
 80027aa:	ee07 3a90 	vmov	s15, r3
 80027ae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80027b2:	4bac      	ldr	r3, [pc, #688]	; (8002a64 <updateAnalogSensor+0x330>)
 80027b4:	edd3 7a02 	vldr	s15, [r3, #8]
 80027b8:	ee77 6a67 	vsub.f32	s13, s14, s15
 80027bc:	4baa      	ldr	r3, [pc, #680]	; (8002a68 <updateAnalogSensor+0x334>)
 80027be:	ed93 7a02 	vldr	s14, [r3, #8]
 80027c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80027c6:	ed9f 7aa9 	vldr	s14, [pc, #676]	; 8002a6c <updateAnalogSensor+0x338>
 80027ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027ce:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80027d2:	ee17 3a90 	vmov	r3, s15
 80027d6:	b21a      	sxth	r2, r3
 80027d8:	4ba5      	ldr	r3, [pc, #660]	; (8002a70 <updateAnalogSensor+0x33c>)
 80027da:	809a      	strh	r2, [r3, #4]
	sensor[3] =  ((adc_value[3] - offset_values[3]) / sensor_coefficient[3]) * 1000;
 80027dc:	4ba0      	ldr	r3, [pc, #640]	; (8002a60 <updateAnalogSensor+0x32c>)
 80027de:	88db      	ldrh	r3, [r3, #6]
 80027e0:	ee07 3a90 	vmov	s15, r3
 80027e4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80027e8:	4b9e      	ldr	r3, [pc, #632]	; (8002a64 <updateAnalogSensor+0x330>)
 80027ea:	edd3 7a03 	vldr	s15, [r3, #12]
 80027ee:	ee77 6a67 	vsub.f32	s13, s14, s15
 80027f2:	4b9d      	ldr	r3, [pc, #628]	; (8002a68 <updateAnalogSensor+0x334>)
 80027f4:	ed93 7a03 	vldr	s14, [r3, #12]
 80027f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80027fc:	ed9f 7a9b 	vldr	s14, [pc, #620]	; 8002a6c <updateAnalogSensor+0x338>
 8002800:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002804:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002808:	ee17 3a90 	vmov	r3, s15
 800280c:	b21a      	sxth	r2, r3
 800280e:	4b98      	ldr	r3, [pc, #608]	; (8002a70 <updateAnalogSensor+0x33c>)
 8002810:	80da      	strh	r2, [r3, #6]
	sensor[4] =  ((adc_value[4] - offset_values[4]) / sensor_coefficient[4]) * 1000;
 8002812:	4b93      	ldr	r3, [pc, #588]	; (8002a60 <updateAnalogSensor+0x32c>)
 8002814:	891b      	ldrh	r3, [r3, #8]
 8002816:	ee07 3a90 	vmov	s15, r3
 800281a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800281e:	4b91      	ldr	r3, [pc, #580]	; (8002a64 <updateAnalogSensor+0x330>)
 8002820:	edd3 7a04 	vldr	s15, [r3, #16]
 8002824:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002828:	4b8f      	ldr	r3, [pc, #572]	; (8002a68 <updateAnalogSensor+0x334>)
 800282a:	ed93 7a04 	vldr	s14, [r3, #16]
 800282e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002832:	ed9f 7a8e 	vldr	s14, [pc, #568]	; 8002a6c <updateAnalogSensor+0x338>
 8002836:	ee67 7a87 	vmul.f32	s15, s15, s14
 800283a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800283e:	ee17 3a90 	vmov	r3, s15
 8002842:	b21a      	sxth	r2, r3
 8002844:	4b8a      	ldr	r3, [pc, #552]	; (8002a70 <updateAnalogSensor+0x33c>)
 8002846:	811a      	strh	r2, [r3, #8]
	sensor[5] =  ((adc_value[5] - offset_values[5]) / sensor_coefficient[5]) * 1000;
 8002848:	4b85      	ldr	r3, [pc, #532]	; (8002a60 <updateAnalogSensor+0x32c>)
 800284a:	895b      	ldrh	r3, [r3, #10]
 800284c:	ee07 3a90 	vmov	s15, r3
 8002850:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002854:	4b83      	ldr	r3, [pc, #524]	; (8002a64 <updateAnalogSensor+0x330>)
 8002856:	edd3 7a05 	vldr	s15, [r3, #20]
 800285a:	ee77 6a67 	vsub.f32	s13, s14, s15
 800285e:	4b82      	ldr	r3, [pc, #520]	; (8002a68 <updateAnalogSensor+0x334>)
 8002860:	ed93 7a05 	vldr	s14, [r3, #20]
 8002864:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002868:	ed9f 7a80 	vldr	s14, [pc, #512]	; 8002a6c <updateAnalogSensor+0x338>
 800286c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002870:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002874:	ee17 3a90 	vmov	r3, s15
 8002878:	b21a      	sxth	r2, r3
 800287a:	4b7d      	ldr	r3, [pc, #500]	; (8002a70 <updateAnalogSensor+0x33c>)
 800287c:	815a      	strh	r2, [r3, #10]
	sensor[6] =  ((adc_value[6] - offset_values[6]) / sensor_coefficient[6]) * 1000;
 800287e:	4b78      	ldr	r3, [pc, #480]	; (8002a60 <updateAnalogSensor+0x32c>)
 8002880:	899b      	ldrh	r3, [r3, #12]
 8002882:	ee07 3a90 	vmov	s15, r3
 8002886:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800288a:	4b76      	ldr	r3, [pc, #472]	; (8002a64 <updateAnalogSensor+0x330>)
 800288c:	edd3 7a06 	vldr	s15, [r3, #24]
 8002890:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002894:	4b74      	ldr	r3, [pc, #464]	; (8002a68 <updateAnalogSensor+0x334>)
 8002896:	ed93 7a06 	vldr	s14, [r3, #24]
 800289a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800289e:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8002a6c <updateAnalogSensor+0x338>
 80028a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028a6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80028aa:	ee17 3a90 	vmov	r3, s15
 80028ae:	b21a      	sxth	r2, r3
 80028b0:	4b6f      	ldr	r3, [pc, #444]	; (8002a70 <updateAnalogSensor+0x33c>)
 80028b2:	819a      	strh	r2, [r3, #12]
	sensor[7] =  ((adc_value[7] - offset_values[7]) / sensor_coefficient[7]) * 1000;
 80028b4:	4b6a      	ldr	r3, [pc, #424]	; (8002a60 <updateAnalogSensor+0x32c>)
 80028b6:	89db      	ldrh	r3, [r3, #14]
 80028b8:	ee07 3a90 	vmov	s15, r3
 80028bc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80028c0:	4b68      	ldr	r3, [pc, #416]	; (8002a64 <updateAnalogSensor+0x330>)
 80028c2:	edd3 7a07 	vldr	s15, [r3, #28]
 80028c6:	ee77 6a67 	vsub.f32	s13, s14, s15
 80028ca:	4b67      	ldr	r3, [pc, #412]	; (8002a68 <updateAnalogSensor+0x334>)
 80028cc:	ed93 7a07 	vldr	s14, [r3, #28]
 80028d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80028d4:	ed9f 7a65 	vldr	s14, [pc, #404]	; 8002a6c <updateAnalogSensor+0x338>
 80028d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028dc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80028e0:	ee17 3a90 	vmov	r3, s15
 80028e4:	b21a      	sxth	r2, r3
 80028e6:	4b62      	ldr	r3, [pc, #392]	; (8002a70 <updateAnalogSensor+0x33c>)
 80028e8:	81da      	strh	r2, [r3, #14]
	sensor[8] =  ((adc_value[8] - offset_values[8]) / sensor_coefficient[8]) * 1000;
 80028ea:	4b5d      	ldr	r3, [pc, #372]	; (8002a60 <updateAnalogSensor+0x32c>)
 80028ec:	8a1b      	ldrh	r3, [r3, #16]
 80028ee:	ee07 3a90 	vmov	s15, r3
 80028f2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80028f6:	4b5b      	ldr	r3, [pc, #364]	; (8002a64 <updateAnalogSensor+0x330>)
 80028f8:	edd3 7a08 	vldr	s15, [r3, #32]
 80028fc:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002900:	4b59      	ldr	r3, [pc, #356]	; (8002a68 <updateAnalogSensor+0x334>)
 8002902:	ed93 7a08 	vldr	s14, [r3, #32]
 8002906:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800290a:	ed9f 7a58 	vldr	s14, [pc, #352]	; 8002a6c <updateAnalogSensor+0x338>
 800290e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002912:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002916:	ee17 3a90 	vmov	r3, s15
 800291a:	b21a      	sxth	r2, r3
 800291c:	4b54      	ldr	r3, [pc, #336]	; (8002a70 <updateAnalogSensor+0x33c>)
 800291e:	821a      	strh	r2, [r3, #16]
	sensor[9] =  ((adc_value[9] - offset_values[9]) / sensor_coefficient[9]) * 1000;
 8002920:	4b4f      	ldr	r3, [pc, #316]	; (8002a60 <updateAnalogSensor+0x32c>)
 8002922:	8a5b      	ldrh	r3, [r3, #18]
 8002924:	ee07 3a90 	vmov	s15, r3
 8002928:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800292c:	4b4d      	ldr	r3, [pc, #308]	; (8002a64 <updateAnalogSensor+0x330>)
 800292e:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002932:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002936:	4b4c      	ldr	r3, [pc, #304]	; (8002a68 <updateAnalogSensor+0x334>)
 8002938:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 800293c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002940:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 8002a6c <updateAnalogSensor+0x338>
 8002944:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002948:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800294c:	ee17 3a90 	vmov	r3, s15
 8002950:	b21a      	sxth	r2, r3
 8002952:	4b47      	ldr	r3, [pc, #284]	; (8002a70 <updateAnalogSensor+0x33c>)
 8002954:	825a      	strh	r2, [r3, #18]
	sensor[10] = ((adc_value[10] - offset_values[10]) / sensor_coefficient[10]) * 1000;
 8002956:	4b42      	ldr	r3, [pc, #264]	; (8002a60 <updateAnalogSensor+0x32c>)
 8002958:	8a9b      	ldrh	r3, [r3, #20]
 800295a:	ee07 3a90 	vmov	s15, r3
 800295e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002962:	4b40      	ldr	r3, [pc, #256]	; (8002a64 <updateAnalogSensor+0x330>)
 8002964:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8002968:	ee77 6a67 	vsub.f32	s13, s14, s15
 800296c:	4b3e      	ldr	r3, [pc, #248]	; (8002a68 <updateAnalogSensor+0x334>)
 800296e:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8002972:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002976:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 8002a6c <updateAnalogSensor+0x338>
 800297a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800297e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002982:	ee17 3a90 	vmov	r3, s15
 8002986:	b21a      	sxth	r2, r3
 8002988:	4b39      	ldr	r3, [pc, #228]	; (8002a70 <updateAnalogSensor+0x33c>)
 800298a:	829a      	strh	r2, [r3, #20]
	sensor[11] = ((adc_value[11] - offset_values[11]) / sensor_coefficient[11]) * 1000;
 800298c:	4b34      	ldr	r3, [pc, #208]	; (8002a60 <updateAnalogSensor+0x32c>)
 800298e:	8adb      	ldrh	r3, [r3, #22]
 8002990:	ee07 3a90 	vmov	s15, r3
 8002994:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002998:	4b32      	ldr	r3, [pc, #200]	; (8002a64 <updateAnalogSensor+0x330>)
 800299a:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800299e:	ee77 6a67 	vsub.f32	s13, s14, s15
 80029a2:	4b31      	ldr	r3, [pc, #196]	; (8002a68 <updateAnalogSensor+0x334>)
 80029a4:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 80029a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80029ac:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8002a6c <updateAnalogSensor+0x338>
 80029b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029b4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80029b8:	ee17 3a90 	vmov	r3, s15
 80029bc:	b21a      	sxth	r2, r3
 80029be:	4b2c      	ldr	r3, [pc, #176]	; (8002a70 <updateAnalogSensor+0x33c>)
 80029c0:	82da      	strh	r2, [r3, #22]

	side_sensorR = ( side_sensorR_buffer[0] + side_sensorR_buffer[1] + side_sensorR_buffer[2] + side_sensorR_buffer[3] + side_sensorR_buffer[4] + side_sensorR_buffer[5] + side_sensorR_buffer[6] + side_sensorR_buffer[7] + side_sensorR_buffer[8] + side_sensorR_buffer[9] ) / 10;
 80029c2:	4b2c      	ldr	r3, [pc, #176]	; (8002a74 <updateAnalogSensor+0x340>)
 80029c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80029c8:	461a      	mov	r2, r3
 80029ca:	4b2a      	ldr	r3, [pc, #168]	; (8002a74 <updateAnalogSensor+0x340>)
 80029cc:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80029d0:	4413      	add	r3, r2
 80029d2:	4a28      	ldr	r2, [pc, #160]	; (8002a74 <updateAnalogSensor+0x340>)
 80029d4:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 80029d8:	4413      	add	r3, r2
 80029da:	4a26      	ldr	r2, [pc, #152]	; (8002a74 <updateAnalogSensor+0x340>)
 80029dc:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
 80029e0:	4413      	add	r3, r2
 80029e2:	4a24      	ldr	r2, [pc, #144]	; (8002a74 <updateAnalogSensor+0x340>)
 80029e4:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 80029e8:	4413      	add	r3, r2
 80029ea:	4a22      	ldr	r2, [pc, #136]	; (8002a74 <updateAnalogSensor+0x340>)
 80029ec:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 80029f0:	4413      	add	r3, r2
 80029f2:	4a20      	ldr	r2, [pc, #128]	; (8002a74 <updateAnalogSensor+0x340>)
 80029f4:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 80029f8:	4413      	add	r3, r2
 80029fa:	4a1e      	ldr	r2, [pc, #120]	; (8002a74 <updateAnalogSensor+0x340>)
 80029fc:	f9b2 200e 	ldrsh.w	r2, [r2, #14]
 8002a00:	4413      	add	r3, r2
 8002a02:	4a1c      	ldr	r2, [pc, #112]	; (8002a74 <updateAnalogSensor+0x340>)
 8002a04:	f9b2 2010 	ldrsh.w	r2, [r2, #16]
 8002a08:	4413      	add	r3, r2
 8002a0a:	4a1a      	ldr	r2, [pc, #104]	; (8002a74 <updateAnalogSensor+0x340>)
 8002a0c:	f9b2 2012 	ldrsh.w	r2, [r2, #18]
 8002a10:	4413      	add	r3, r2
 8002a12:	4a19      	ldr	r2, [pc, #100]	; (8002a78 <updateAnalogSensor+0x344>)
 8002a14:	fb82 1203 	smull	r1, r2, r2, r3
 8002a18:	1092      	asrs	r2, r2, #2
 8002a1a:	17db      	asrs	r3, r3, #31
 8002a1c:	1ad3      	subs	r3, r2, r3
 8002a1e:	b21a      	sxth	r2, r3
 8002a20:	4b16      	ldr	r3, [pc, #88]	; (8002a7c <updateAnalogSensor+0x348>)
 8002a22:	801a      	strh	r2, [r3, #0]
	side_sensorL = ( side_sensorL_buffer[0] + side_sensorL_buffer[1] + side_sensorL_buffer[2] + side_sensorL_buffer[3] + side_sensorL_buffer[4] + side_sensorL_buffer[5] + side_sensorL_buffer[6] + side_sensorL_buffer[7] + side_sensorL_buffer[8] + side_sensorL_buffer[9] ) / 10;
 8002a24:	4b16      	ldr	r3, [pc, #88]	; (8002a80 <updateAnalogSensor+0x34c>)
 8002a26:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a2a:	461a      	mov	r2, r3
 8002a2c:	4b14      	ldr	r3, [pc, #80]	; (8002a80 <updateAnalogSensor+0x34c>)
 8002a2e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002a32:	4413      	add	r3, r2
 8002a34:	4a12      	ldr	r2, [pc, #72]	; (8002a80 <updateAnalogSensor+0x34c>)
 8002a36:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8002a3a:	4413      	add	r3, r2
 8002a3c:	4a10      	ldr	r2, [pc, #64]	; (8002a80 <updateAnalogSensor+0x34c>)
 8002a3e:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
 8002a42:	4413      	add	r3, r2
 8002a44:	4a0e      	ldr	r2, [pc, #56]	; (8002a80 <updateAnalogSensor+0x34c>)
 8002a46:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 8002a4a:	4413      	add	r3, r2
 8002a4c:	4a0c      	ldr	r2, [pc, #48]	; (8002a80 <updateAnalogSensor+0x34c>)
 8002a4e:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 8002a52:	4413      	add	r3, r2
 8002a54:	4a0a      	ldr	r2, [pc, #40]	; (8002a80 <updateAnalogSensor+0x34c>)
 8002a56:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 8002a5a:	4413      	add	r3, r2
 8002a5c:	e012      	b.n	8002a84 <updateAnalogSensor+0x350>
 8002a5e:	bf00      	nop
 8002a60:	20000290 	.word	0x20000290
 8002a64:	20015f6c 	.word	0x20015f6c
 8002a68:	20015fd0 	.word	0x20015fd0
 8002a6c:	447a0000 	.word	0x447a0000
 8002a70:	20015fac 	.word	0x20015fac
 8002a74:	2000039c 	.word	0x2000039c
 8002a78:	66666667 	.word	0x66666667
 8002a7c:	20015f50 	.word	0x20015f50
 8002a80:	200003b0 	.word	0x200003b0
 8002a84:	4a1f      	ldr	r2, [pc, #124]	; (8002b04 <updateAnalogSensor+0x3d0>)
 8002a86:	f9b2 200e 	ldrsh.w	r2, [r2, #14]
 8002a8a:	4413      	add	r3, r2
 8002a8c:	4a1d      	ldr	r2, [pc, #116]	; (8002b04 <updateAnalogSensor+0x3d0>)
 8002a8e:	f9b2 2010 	ldrsh.w	r2, [r2, #16]
 8002a92:	4413      	add	r3, r2
 8002a94:	4a1b      	ldr	r2, [pc, #108]	; (8002b04 <updateAnalogSensor+0x3d0>)
 8002a96:	f9b2 2012 	ldrsh.w	r2, [r2, #18]
 8002a9a:	4413      	add	r3, r2
 8002a9c:	4a1a      	ldr	r2, [pc, #104]	; (8002b08 <updateAnalogSensor+0x3d4>)
 8002a9e:	fb82 1203 	smull	r1, r2, r2, r3
 8002aa2:	1092      	asrs	r2, r2, #2
 8002aa4:	17db      	asrs	r3, r3, #31
 8002aa6:	1ad3      	subs	r3, r2, r3
 8002aa8:	b21a      	sxth	r2, r3
 8002aaa:	4b18      	ldr	r3, [pc, #96]	; (8002b0c <updateAnalogSensor+0x3d8>)
 8002aac:	801a      	strh	r2, [r3, #0]
	for(int j=0; j<=11; j++){
 8002aae:	2300      	movs	r3, #0
 8002ab0:	607b      	str	r3, [r7, #4]
 8002ab2:	e01a      	b.n	8002aea <updateAnalogSensor+0x3b6>
		if(sensor[j] >= 1000) sensor[j] = 1000;
 8002ab4:	4a16      	ldr	r2, [pc, #88]	; (8002b10 <updateAnalogSensor+0x3dc>)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8002abc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002ac0:	db05      	blt.n	8002ace <updateAnalogSensor+0x39a>
 8002ac2:	4a13      	ldr	r2, [pc, #76]	; (8002b10 <updateAnalogSensor+0x3dc>)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002aca:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		if(sensor[j] <= 0) sensor[j] = 0;
 8002ace:	4a10      	ldr	r2, [pc, #64]	; (8002b10 <updateAnalogSensor+0x3dc>)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	dc04      	bgt.n	8002ae4 <updateAnalogSensor+0x3b0>
 8002ada:	4a0d      	ldr	r2, [pc, #52]	; (8002b10 <updateAnalogSensor+0x3dc>)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2100      	movs	r1, #0
 8002ae0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(int j=0; j<=11; j++){
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	3301      	adds	r3, #1
 8002ae8:	607b      	str	r3, [r7, #4]
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2b0b      	cmp	r3, #11
 8002aee:	dde1      	ble.n	8002ab4 <updateAnalogSensor+0x380>
	}
    L_index = 0;
 8002af0:	4b08      	ldr	r3, [pc, #32]	; (8002b14 <updateAnalogSensor+0x3e0>)
 8002af2:	2200      	movs	r2, #0
 8002af4:	701a      	strb	r2, [r3, #0]

}
 8002af6:	bf00      	nop
 8002af8:	370c      	adds	r7, #12
 8002afa:	46bd      	mov	sp, r7
 8002afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b00:	4770      	bx	lr
 8002b02:	bf00      	nop
 8002b04:	200003b0 	.word	0x200003b0
 8002b08:	66666667 	.word	0x66666667
 8002b0c:	20015fc8 	.word	0x20015fc8
 8002b10:	20015fac 	.word	0x20015fac
 8002b14:	20000030 	.word	0x20000030

08002b18 <sensorCalibration>:

void sensorCalibration()//
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b0a0      	sub	sp, #128	; 0x80
 8002b1c:	af00      	add	r7, sp, #0
	float max_values_buffer[LINESENSOR_ADC_NUM]={0};
 8002b1e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002b22:	2230      	movs	r2, #48	; 0x30
 8002b24:	2100      	movs	r1, #0
 8002b26:	4618      	mov	r0, r3
 8002b28:	f009 fc01 	bl	800c32e <memset>
	float min_values_buffer[LINESENSOR_ADC_NUM]={1000};
 8002b2c:	f107 0310 	add.w	r3, r7, #16
 8002b30:	2230      	movs	r2, #48	; 0x30
 8002b32:	2100      	movs	r1, #0
 8002b34:	4618      	mov	r0, r3
 8002b36:	f009 fbfa 	bl	800c32e <memset>
 8002b3a:	4bd8      	ldr	r3, [pc, #864]	; (8002e9c <sensorCalibration+0x384>)
 8002b3c:	613b      	str	r3, [r7, #16]
	float side_max_values_buffer[SIDE_LINESENSOR_ADC_NUM];
    float side_min_values_buffer[SIDE_LINESENSOR_ADC_NUM];

	for(uint16_t i = 0; i < LINESENSOR_ADC_NUM; i++){
 8002b3e:	2300      	movs	r3, #0
 8002b40:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 8002b44:	e026      	b.n	8002b94 <sensorCalibration+0x7c>
		max_values[i] = 00;
 8002b46:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8002b4a:	4ad5      	ldr	r2, [pc, #852]	; (8002ea0 <sensorCalibration+0x388>)
 8002b4c:	009b      	lsls	r3, r3, #2
 8002b4e:	4413      	add	r3, r2
 8002b50:	f04f 0200 	mov.w	r2, #0
 8002b54:	601a      	str	r2, [r3, #0]
		min_values[i] = 1500;
 8002b56:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8002b5a:	4ad2      	ldr	r2, [pc, #840]	; (8002ea4 <sensorCalibration+0x38c>)
 8002b5c:	009b      	lsls	r3, r3, #2
 8002b5e:	4413      	add	r3, r2
 8002b60:	4ad1      	ldr	r2, [pc, #836]	; (8002ea8 <sensorCalibration+0x390>)
 8002b62:	601a      	str	r2, [r3, #0]
		max_values_buffer[i] = 0;
 8002b64:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8002b68:	009b      	lsls	r3, r3, #2
 8002b6a:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002b6e:	4413      	add	r3, r2
 8002b70:	3b40      	subs	r3, #64	; 0x40
 8002b72:	f04f 0200 	mov.w	r2, #0
 8002b76:	601a      	str	r2, [r3, #0]
		min_values_buffer[i] = 1500;
 8002b78:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8002b7c:	009b      	lsls	r3, r3, #2
 8002b7e:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002b82:	4413      	add	r3, r2
 8002b84:	3b70      	subs	r3, #112	; 0x70
 8002b86:	4ac8      	ldr	r2, [pc, #800]	; (8002ea8 <sensorCalibration+0x390>)
 8002b88:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < LINESENSOR_ADC_NUM; i++){
 8002b8a:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8002b8e:	3301      	adds	r3, #1
 8002b90:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 8002b94:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8002b98:	2b0b      	cmp	r3, #11
 8002b9a:	d9d4      	bls.n	8002b46 <sensorCalibration+0x2e>
	}

	for(uint16_t i = 0; i < SIDE_LINESENSOR_ADC_NUM; i++){
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
 8002ba2:	e013      	b.n	8002bcc <sensorCalibration+0xb4>
		side_max_values[i] = 00;
 8002ba4:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002ba8:	4ac0      	ldr	r2, [pc, #768]	; (8002eac <sensorCalibration+0x394>)
 8002baa:	009b      	lsls	r3, r3, #2
 8002bac:	4413      	add	r3, r2
 8002bae:	f04f 0200 	mov.w	r2, #0
 8002bb2:	601a      	str	r2, [r3, #0]
		side_min_values[i] = 1500;
 8002bb4:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002bb8:	4abd      	ldr	r2, [pc, #756]	; (8002eb0 <sensorCalibration+0x398>)
 8002bba:	009b      	lsls	r3, r3, #2
 8002bbc:	4413      	add	r3, r2
 8002bbe:	4aba      	ldr	r2, [pc, #744]	; (8002ea8 <sensorCalibration+0x390>)
 8002bc0:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < SIDE_LINESENSOR_ADC_NUM; i++){
 8002bc2:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002bc6:	3301      	adds	r3, #1
 8002bc8:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
 8002bcc:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002bd0:	2b01      	cmp	r3, #1
 8002bd2:	d9e7      	bls.n	8002ba4 <sensorCalibration+0x8c>
	}

	while(getSwitchStatus('L') == 1){                       //sw3
 8002bd4:	e0f5      	b.n	8002dc2 <sensorCalibration+0x2aa>

		setLED2('X');
 8002bd6:	2058      	movs	r0, #88	; 0x58
 8002bd8:	f7fe ff3e 	bl	8001a58 <setLED2>

		for(uint16_t i = 0; i < LINESENSOR_ADC_NUM; i++){
 8002bdc:	2300      	movs	r3, #0
 8002bde:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
 8002be2:	e06e      	b.n	8002cc2 <sensorCalibration+0x1aa>

			max_values_buffer[i] = adc_value[i];
 8002be4:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002be8:	4ab2      	ldr	r2, [pc, #712]	; (8002eb4 <sensorCalibration+0x39c>)
 8002bea:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002bee:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002bf2:	ee07 2a90 	vmov	s15, r2
 8002bf6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002bfa:	009b      	lsls	r3, r3, #2
 8002bfc:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002c00:	4413      	add	r3, r2
 8002c02:	3b40      	subs	r3, #64	; 0x40
 8002c04:	edc3 7a00 	vstr	s15, [r3]
			min_values_buffer[i] = adc_value[i];
 8002c08:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002c0c:	4aa9      	ldr	r2, [pc, #676]	; (8002eb4 <sensorCalibration+0x39c>)
 8002c0e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002c12:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002c16:	ee07 2a90 	vmov	s15, r2
 8002c1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c1e:	009b      	lsls	r3, r3, #2
 8002c20:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002c24:	4413      	add	r3, r2
 8002c26:	3b70      	subs	r3, #112	; 0x70
 8002c28:	edc3 7a00 	vstr	s15, [r3]

			if(max_values_buffer[i] > max_values[i]){
 8002c2c:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002c30:	009b      	lsls	r3, r3, #2
 8002c32:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002c36:	4413      	add	r3, r2
 8002c38:	3b40      	subs	r3, #64	; 0x40
 8002c3a:	ed93 7a00 	vldr	s14, [r3]
 8002c3e:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002c42:	4a97      	ldr	r2, [pc, #604]	; (8002ea0 <sensorCalibration+0x388>)
 8002c44:	009b      	lsls	r3, r3, #2
 8002c46:	4413      	add	r3, r2
 8002c48:	edd3 7a00 	vldr	s15, [r3]
 8002c4c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002c50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c54:	dd0d      	ble.n	8002c72 <sensorCalibration+0x15a>
				max_values[i] = max_values_buffer[i];
 8002c56:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 8002c5a:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002c5e:	0092      	lsls	r2, r2, #2
 8002c60:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8002c64:	440a      	add	r2, r1
 8002c66:	3a40      	subs	r2, #64	; 0x40
 8002c68:	6812      	ldr	r2, [r2, #0]
 8002c6a:	498d      	ldr	r1, [pc, #564]	; (8002ea0 <sensorCalibration+0x388>)
 8002c6c:	009b      	lsls	r3, r3, #2
 8002c6e:	440b      	add	r3, r1
 8002c70:	601a      	str	r2, [r3, #0]
			}
			if((min_values_buffer[i] < min_values[i]) ){
 8002c72:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002c76:	009b      	lsls	r3, r3, #2
 8002c78:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002c7c:	4413      	add	r3, r2
 8002c7e:	3b70      	subs	r3, #112	; 0x70
 8002c80:	ed93 7a00 	vldr	s14, [r3]
 8002c84:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002c88:	4a86      	ldr	r2, [pc, #536]	; (8002ea4 <sensorCalibration+0x38c>)
 8002c8a:	009b      	lsls	r3, r3, #2
 8002c8c:	4413      	add	r3, r2
 8002c8e:	edd3 7a00 	vldr	s15, [r3]
 8002c92:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002c96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c9a:	d50d      	bpl.n	8002cb8 <sensorCalibration+0x1a0>
				min_values[i] = min_values_buffer[i];
 8002c9c:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 8002ca0:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002ca4:	0092      	lsls	r2, r2, #2
 8002ca6:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8002caa:	440a      	add	r2, r1
 8002cac:	3a70      	subs	r2, #112	; 0x70
 8002cae:	6812      	ldr	r2, [r2, #0]
 8002cb0:	497c      	ldr	r1, [pc, #496]	; (8002ea4 <sensorCalibration+0x38c>)
 8002cb2:	009b      	lsls	r3, r3, #2
 8002cb4:	440b      	add	r3, r1
 8002cb6:	601a      	str	r2, [r3, #0]
		for(uint16_t i = 0; i < LINESENSOR_ADC_NUM; i++){
 8002cb8:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002cbc:	3301      	adds	r3, #1
 8002cbe:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
 8002cc2:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002cc6:	2b0b      	cmp	r3, #11
 8002cc8:	d98c      	bls.n	8002be4 <sensorCalibration+0xcc>
			}
		}

		for(uint16_t i = 0; i < SIDE_LINESENSOR_ADC_NUM; i++){
 8002cca:	2300      	movs	r3, #0
 8002ccc:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
 8002cd0:	e073      	b.n	8002dba <sensorCalibration+0x2a2>
			side_max_values_buffer[i] = side_adc_value[i];
 8002cd2:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002cd6:	4a78      	ldr	r2, [pc, #480]	; (8002eb8 <sensorCalibration+0x3a0>)
 8002cd8:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002cdc:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002ce0:	ee07 2a90 	vmov	s15, r2
 8002ce4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ce8:	009b      	lsls	r3, r3, #2
 8002cea:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002cee:	4413      	add	r3, r2
 8002cf0:	3b78      	subs	r3, #120	; 0x78
 8002cf2:	edc3 7a00 	vstr	s15, [r3]
			side_min_values_buffer[i] = side_adc_value[i];
 8002cf6:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002cfa:	4a6f      	ldr	r2, [pc, #444]	; (8002eb8 <sensorCalibration+0x3a0>)
 8002cfc:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002d00:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002d04:	ee07 2a90 	vmov	s15, r2
 8002d08:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d0c:	009b      	lsls	r3, r3, #2
 8002d0e:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002d12:	4413      	add	r3, r2
 8002d14:	3b80      	subs	r3, #128	; 0x80
 8002d16:	edc3 7a00 	vstr	s15, [r3]

			if(side_max_values_buffer[i] > side_max_values[i]){
 8002d1a:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002d1e:	009b      	lsls	r3, r3, #2
 8002d20:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002d24:	4413      	add	r3, r2
 8002d26:	3b78      	subs	r3, #120	; 0x78
 8002d28:	ed93 7a00 	vldr	s14, [r3]
 8002d2c:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002d30:	4a5e      	ldr	r2, [pc, #376]	; (8002eac <sensorCalibration+0x394>)
 8002d32:	009b      	lsls	r3, r3, #2
 8002d34:	4413      	add	r3, r2
 8002d36:	edd3 7a00 	vldr	s15, [r3]
 8002d3a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002d3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d42:	dd10      	ble.n	8002d66 <sensorCalibration+0x24e>
				side_max_values[i] = side_adc_value[i];
 8002d44:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002d48:	4a5b      	ldr	r2, [pc, #364]	; (8002eb8 <sensorCalibration+0x3a0>)
 8002d4a:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002d4e:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002d52:	ee07 2a90 	vmov	s15, r2
 8002d56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d5a:	4a54      	ldr	r2, [pc, #336]	; (8002eac <sensorCalibration+0x394>)
 8002d5c:	009b      	lsls	r3, r3, #2
 8002d5e:	4413      	add	r3, r2
 8002d60:	edc3 7a00 	vstr	s15, [r3]
 8002d64:	e024      	b.n	8002db0 <sensorCalibration+0x298>
			}
			else if(side_min_values_buffer[i] < side_min_values[i]){
 8002d66:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002d6a:	009b      	lsls	r3, r3, #2
 8002d6c:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002d70:	4413      	add	r3, r2
 8002d72:	3b80      	subs	r3, #128	; 0x80
 8002d74:	ed93 7a00 	vldr	s14, [r3]
 8002d78:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002d7c:	4a4c      	ldr	r2, [pc, #304]	; (8002eb0 <sensorCalibration+0x398>)
 8002d7e:	009b      	lsls	r3, r3, #2
 8002d80:	4413      	add	r3, r2
 8002d82:	edd3 7a00 	vldr	s15, [r3]
 8002d86:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002d8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d8e:	d50f      	bpl.n	8002db0 <sensorCalibration+0x298>
				side_min_values[i] = side_adc_value[i];
 8002d90:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002d94:	4a48      	ldr	r2, [pc, #288]	; (8002eb8 <sensorCalibration+0x3a0>)
 8002d96:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002d9a:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002d9e:	ee07 2a90 	vmov	s15, r2
 8002da2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002da6:	4a42      	ldr	r2, [pc, #264]	; (8002eb0 <sensorCalibration+0x398>)
 8002da8:	009b      	lsls	r3, r3, #2
 8002daa:	4413      	add	r3, r2
 8002dac:	edc3 7a00 	vstr	s15, [r3]
		for(uint16_t i = 0; i < SIDE_LINESENSOR_ADC_NUM; i++){
 8002db0:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002db4:	3301      	adds	r3, #1
 8002db6:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
 8002dba:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002dbe:	2b01      	cmp	r3, #1
 8002dc0:	d987      	bls.n	8002cd2 <sensorCalibration+0x1ba>
	while(getSwitchStatus('L') == 1){                       //sw3
 8002dc2:	204c      	movs	r0, #76	; 0x4c
 8002dc4:	f003 fb90 	bl	80064e8 <getSwitchStatus>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	2b01      	cmp	r3, #1
 8002dcc:	f43f af03 	beq.w	8002bd6 <sensorCalibration+0xbe>
			}
		}
	}

	for(uint16_t i = 0; i < LINESENSOR_ADC_NUM; i++){
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
 8002dd6:	e01b      	b.n	8002e10 <sensorCalibration+0x2f8>
		sensor_coefficient[i] = max_values[i] - min_values[i];
 8002dd8:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8002ddc:	4a30      	ldr	r2, [pc, #192]	; (8002ea0 <sensorCalibration+0x388>)
 8002dde:	009b      	lsls	r3, r3, #2
 8002de0:	4413      	add	r3, r2
 8002de2:	ed93 7a00 	vldr	s14, [r3]
 8002de6:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8002dea:	4a2e      	ldr	r2, [pc, #184]	; (8002ea4 <sensorCalibration+0x38c>)
 8002dec:	009b      	lsls	r3, r3, #2
 8002dee:	4413      	add	r3, r2
 8002df0:	edd3 7a00 	vldr	s15, [r3]
 8002df4:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8002df8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002dfc:	4a2f      	ldr	r2, [pc, #188]	; (8002ebc <sensorCalibration+0x3a4>)
 8002dfe:	009b      	lsls	r3, r3, #2
 8002e00:	4413      	add	r3, r2
 8002e02:	edc3 7a00 	vstr	s15, [r3]
	for(uint16_t i = 0; i < LINESENSOR_ADC_NUM; i++){
 8002e06:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8002e0a:	3301      	adds	r3, #1
 8002e0c:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
 8002e10:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8002e14:	2b0b      	cmp	r3, #11
 8002e16:	d9df      	bls.n	8002dd8 <sensorCalibration+0x2c0>
	}
	for(uint16_t i = 0; i < LINESENSOR_ADC_NUM; i++){
 8002e18:	2300      	movs	r3, #0
 8002e1a:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
 8002e1e:	e010      	b.n	8002e42 <sensorCalibration+0x32a>
		offset_values[i] = min_values[i];
 8002e20:	f8b7 2074 	ldrh.w	r2, [r7, #116]	; 0x74
 8002e24:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 8002e28:	491e      	ldr	r1, [pc, #120]	; (8002ea4 <sensorCalibration+0x38c>)
 8002e2a:	0092      	lsls	r2, r2, #2
 8002e2c:	440a      	add	r2, r1
 8002e2e:	6812      	ldr	r2, [r2, #0]
 8002e30:	4923      	ldr	r1, [pc, #140]	; (8002ec0 <sensorCalibration+0x3a8>)
 8002e32:	009b      	lsls	r3, r3, #2
 8002e34:	440b      	add	r3, r1
 8002e36:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < LINESENSOR_ADC_NUM; i++){
 8002e38:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 8002e3c:	3301      	adds	r3, #1
 8002e3e:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
 8002e42:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 8002e46:	2b0b      	cmp	r3, #11
 8002e48:	d9ea      	bls.n	8002e20 <sensorCalibration+0x308>
	}

	for(uint16_t i = 0; i < SIDE_LINESENSOR_ADC_NUM; i++){
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
 8002e50:	e01b      	b.n	8002e8a <sensorCalibration+0x372>
		side_sensor_coefficient[i] = side_max_values[i] - side_min_values[i];
 8002e52:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8002e56:	4a15      	ldr	r2, [pc, #84]	; (8002eac <sensorCalibration+0x394>)
 8002e58:	009b      	lsls	r3, r3, #2
 8002e5a:	4413      	add	r3, r2
 8002e5c:	ed93 7a00 	vldr	s14, [r3]
 8002e60:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8002e64:	4a12      	ldr	r2, [pc, #72]	; (8002eb0 <sensorCalibration+0x398>)
 8002e66:	009b      	lsls	r3, r3, #2
 8002e68:	4413      	add	r3, r2
 8002e6a:	edd3 7a00 	vldr	s15, [r3]
 8002e6e:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8002e72:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e76:	4a13      	ldr	r2, [pc, #76]	; (8002ec4 <sensorCalibration+0x3ac>)
 8002e78:	009b      	lsls	r3, r3, #2
 8002e7a:	4413      	add	r3, r2
 8002e7c:	edc3 7a00 	vstr	s15, [r3]
	for(uint16_t i = 0; i < SIDE_LINESENSOR_ADC_NUM; i++){
 8002e80:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8002e84:	3301      	adds	r3, #1
 8002e86:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
 8002e8a:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8002e8e:	2b01      	cmp	r3, #1
 8002e90:	d9df      	bls.n	8002e52 <sensorCalibration+0x33a>
	}
	for(uint16_t i = 0; i < SIDE_LINESENSOR_ADC_NUM; i++){
 8002e92:	2300      	movs	r3, #0
 8002e94:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
 8002e98:	e027      	b.n	8002eea <sensorCalibration+0x3d2>
 8002e9a:	bf00      	nop
 8002e9c:	447a0000 	.word	0x447a0000
 8002ea0:	20016130 	.word	0x20016130
 8002ea4:	20000000 	.word	0x20000000
 8002ea8:	44bb8000 	.word	0x44bb8000
 8002eac:	200160e0 	.word	0x200160e0
 8002eb0:	20016160 	.word	0x20016160
 8002eb4:	20000290 	.word	0x20000290
 8002eb8:	200002a8 	.word	0x200002a8
 8002ebc:	20015fd0 	.word	0x20015fd0
 8002ec0:	20015f6c 	.word	0x20015f6c
 8002ec4:	20015fa4 	.word	0x20015fa4
		side_offset_values[i] = side_min_values[i];
 8002ec8:	f8b7 2070 	ldrh.w	r2, [r7, #112]	; 0x70
 8002ecc:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 8002ed0:	490a      	ldr	r1, [pc, #40]	; (8002efc <sensorCalibration+0x3e4>)
 8002ed2:	0092      	lsls	r2, r2, #2
 8002ed4:	440a      	add	r2, r1
 8002ed6:	6812      	ldr	r2, [r2, #0]
 8002ed8:	4909      	ldr	r1, [pc, #36]	; (8002f00 <sensorCalibration+0x3e8>)
 8002eda:	009b      	lsls	r3, r3, #2
 8002edc:	440b      	add	r3, r1
 8002ede:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < SIDE_LINESENSOR_ADC_NUM; i++){
 8002ee0:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 8002ee4:	3301      	adds	r3, #1
 8002ee6:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
 8002eea:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 8002eee:	2b01      	cmp	r3, #1
 8002ef0:	d9ea      	bls.n	8002ec8 <sensorCalibration+0x3b0>
	}
}
 8002ef2:	bf00      	nop
 8002ef4:	3780      	adds	r7, #128	; 0x80
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	bd80      	pop	{r7, pc}
 8002efa:	bf00      	nop
 8002efc:	20016160 	.word	0x20016160
 8002f00:	20015f64 	.word	0x20015f64

08002f04 <initLog>:
static float log_distance[2000];
static float log_theta[2000];
static uint16_t log_distance_cnt, log_theta_cnt, log_cross_cnt, log_side_cnt, log_debug_cnt;
//static uint16_t log_distance_cnt, log_theta_cnt, log_x-axis_cnt, log_y-axis_cnt, log_debug_cnt;

void initLog(){
 8002f04:	b480      	push	{r7}
 8002f06:	af00      	add	r7, sp, #0
	writeAdd_1 = start_adress_sector7;
 8002f08:	4b16      	ldr	r3, [pc, #88]	; (8002f64 <initLog+0x60>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	4a16      	ldr	r2, [pc, #88]	; (8002f68 <initLog+0x64>)
 8002f0e:	6013      	str	r3, [r2, #0]
	writeAdd_2 = start_adress_sector8;
 8002f10:	4b16      	ldr	r3, [pc, #88]	; (8002f6c <initLog+0x68>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4a16      	ldr	r2, [pc, #88]	; (8002f70 <initLog+0x6c>)
 8002f16:	6013      	str	r3, [r2, #0]
	writeAdd_3 = start_adress_sector9;
 8002f18:	4b16      	ldr	r3, [pc, #88]	; (8002f74 <initLog+0x70>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4a16      	ldr	r2, [pc, #88]	; (8002f78 <initLog+0x74>)
 8002f1e:	6013      	str	r3, [r2, #0]
	writeAdd_4 = start_adress_sector10;
 8002f20:	4b16      	ldr	r3, [pc, #88]	; (8002f7c <initLog+0x78>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a16      	ldr	r2, [pc, #88]	; (8002f80 <initLog+0x7c>)
 8002f26:	6013      	str	r3, [r2, #0]
	writeAdd_5 = start_adress_sector11;
 8002f28:	4b16      	ldr	r3, [pc, #88]	; (8002f84 <initLog+0x80>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a16      	ldr	r2, [pc, #88]	; (8002f88 <initLog+0x84>)
 8002f2e:	6013      	str	r3, [r2, #0]
	readAdd_1 = start_adress_sector7;
 8002f30:	4b0c      	ldr	r3, [pc, #48]	; (8002f64 <initLog+0x60>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4a15      	ldr	r2, [pc, #84]	; (8002f8c <initLog+0x88>)
 8002f36:	6013      	str	r3, [r2, #0]
	readAdd_2 = start_adress_sector8;
 8002f38:	4b0c      	ldr	r3, [pc, #48]	; (8002f6c <initLog+0x68>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a14      	ldr	r2, [pc, #80]	; (8002f90 <initLog+0x8c>)
 8002f3e:	6013      	str	r3, [r2, #0]
	readAdd_3 = start_adress_sector9;
 8002f40:	4b0c      	ldr	r3, [pc, #48]	; (8002f74 <initLog+0x70>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4a13      	ldr	r2, [pc, #76]	; (8002f94 <initLog+0x90>)
 8002f46:	6013      	str	r3, [r2, #0]
	readAdd_4 = start_adress_sector10;
 8002f48:	4b0c      	ldr	r3, [pc, #48]	; (8002f7c <initLog+0x78>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4a12      	ldr	r2, [pc, #72]	; (8002f98 <initLog+0x94>)
 8002f4e:	6013      	str	r3, [r2, #0]
	readAdd_5 = start_adress_sector11;
 8002f50:	4b0c      	ldr	r3, [pc, #48]	; (8002f84 <initLog+0x80>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a11      	ldr	r2, [pc, #68]	; (8002f9c <initLog+0x98>)
 8002f56:	6013      	str	r3, [r2, #0]
}
 8002f58:	bf00      	nop
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f60:	4770      	bx	lr
 8002f62:	bf00      	nop
 8002f64:	08010800 	.word	0x08010800
 8002f68:	20015f4c 	.word	0x20015f4c
 8002f6c:	08010804 	.word	0x08010804
 8002f70:	20015fa0 	.word	0x20015fa0
 8002f74:	08010808 	.word	0x08010808
 8002f78:	20015f5c 	.word	0x20015f5c
 8002f7c:	0801080c 	.word	0x0801080c
 8002f80:	20015f48 	.word	0x20015f48
 8002f84:	08010810 	.word	0x08010810
 8002f88:	20015f58 	.word	0x20015f58
 8002f8c:	20015f54 	.word	0x20015f54
 8002f90:	20015f60 	.word	0x20015f60
 8002f94:	20015fcc 	.word	0x20015fcc
 8002f98:	20015fc4 	.word	0x20015fc4
 8002f9c:	20015f9c 	.word	0x20015f9c

08002fa0 <saveDistance>:

void saveDistance(float distance){
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b082      	sub	sp, #8
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	ed87 0a01 	vstr	s0, [r7, #4]
	FLASH_Write_Word_F(writeAdd_1, distance);
 8002faa:	4b08      	ldr	r3, [pc, #32]	; (8002fcc <saveDistance+0x2c>)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	ed97 0a01 	vldr	s0, [r7, #4]
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	f7fe fb06 	bl	80015c4 <FLASH_Write_Word_F>
	writeAdd_1 += 0x04;
 8002fb8:	4b04      	ldr	r3, [pc, #16]	; (8002fcc <saveDistance+0x2c>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	3304      	adds	r3, #4
 8002fbe:	4a03      	ldr	r2, [pc, #12]	; (8002fcc <saveDistance+0x2c>)
 8002fc0:	6013      	str	r3, [r2, #0]
}
 8002fc2:	bf00      	nop
 8002fc4:	3708      	adds	r7, #8
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	bf00      	nop
 8002fcc:	20015f4c 	.word	0x20015f4c

08002fd0 <saveTheta>:

void saveTheta(float theta){
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b082      	sub	sp, #8
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	ed87 0a01 	vstr	s0, [r7, #4]
	FLASH_Write_Word_F(writeAdd_2, theta);
 8002fda:	4b08      	ldr	r3, [pc, #32]	; (8002ffc <saveTheta+0x2c>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	ed97 0a01 	vldr	s0, [r7, #4]
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	f7fe faee 	bl	80015c4 <FLASH_Write_Word_F>
	writeAdd_2 += 0x04;
 8002fe8:	4b04      	ldr	r3, [pc, #16]	; (8002ffc <saveTheta+0x2c>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	3304      	adds	r3, #4
 8002fee:	4a03      	ldr	r2, [pc, #12]	; (8002ffc <saveTheta+0x2c>)
 8002ff0:	6013      	str	r3, [r2, #0]
}
 8002ff2:	bf00      	nop
 8002ff4:	3708      	adds	r7, #8
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}
 8002ffa:	bf00      	nop
 8002ffc:	20015fa0 	.word	0x20015fa0

08003000 <saveCross>:

void saveCross(float cross){
 8003000:	b580      	push	{r7, lr}
 8003002:	b082      	sub	sp, #8
 8003004:	af00      	add	r7, sp, #0
 8003006:	ed87 0a01 	vstr	s0, [r7, #4]
	FLASH_Write_Word_F(writeAdd_3, cross);
 800300a:	4b08      	ldr	r3, [pc, #32]	; (800302c <saveCross+0x2c>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	ed97 0a01 	vldr	s0, [r7, #4]
 8003012:	4618      	mov	r0, r3
 8003014:	f7fe fad6 	bl	80015c4 <FLASH_Write_Word_F>
	writeAdd_3 += 0x04;
 8003018:	4b04      	ldr	r3, [pc, #16]	; (800302c <saveCross+0x2c>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	3304      	adds	r3, #4
 800301e:	4a03      	ldr	r2, [pc, #12]	; (800302c <saveCross+0x2c>)
 8003020:	6013      	str	r3, [r2, #0]
}
 8003022:	bf00      	nop
 8003024:	3708      	adds	r7, #8
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}
 800302a:	bf00      	nop
 800302c:	20015f5c 	.word	0x20015f5c

08003030 <saveSide>:

void saveSide(float side){
 8003030:	b580      	push	{r7, lr}
 8003032:	b082      	sub	sp, #8
 8003034:	af00      	add	r7, sp, #0
 8003036:	ed87 0a01 	vstr	s0, [r7, #4]
	FLASH_Write_Word_F(writeAdd_4, side);
 800303a:	4b08      	ldr	r3, [pc, #32]	; (800305c <saveSide+0x2c>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	ed97 0a01 	vldr	s0, [r7, #4]
 8003042:	4618      	mov	r0, r3
 8003044:	f7fe fabe 	bl	80015c4 <FLASH_Write_Word_F>
	writeAdd_4 += 0x04;
 8003048:	4b04      	ldr	r3, [pc, #16]	; (800305c <saveSide+0x2c>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	3304      	adds	r3, #4
 800304e:	4a03      	ldr	r2, [pc, #12]	; (800305c <saveSide+0x2c>)
 8003050:	6013      	str	r3, [r2, #0]
}
 8003052:	bf00      	nop
 8003054:	3708      	adds	r7, #8
 8003056:	46bd      	mov	sp, r7
 8003058:	bd80      	pop	{r7, pc}
 800305a:	bf00      	nop
 800305c:	20015f48 	.word	0x20015f48

08003060 <saveDebug>:

void saveDebug(float value){
 8003060:	b580      	push	{r7, lr}
 8003062:	b082      	sub	sp, #8
 8003064:	af00      	add	r7, sp, #0
 8003066:	ed87 0a01 	vstr	s0, [r7, #4]
	FLASH_Write_Word_F(writeAdd_5, value);
 800306a:	4b08      	ldr	r3, [pc, #32]	; (800308c <saveDebug+0x2c>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	ed97 0a01 	vldr	s0, [r7, #4]
 8003072:	4618      	mov	r0, r3
 8003074:	f7fe faa6 	bl	80015c4 <FLASH_Write_Word_F>
	writeAdd_5+= 0x04;
 8003078:	4b04      	ldr	r3, [pc, #16]	; (800308c <saveDebug+0x2c>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	3304      	adds	r3, #4
 800307e:	4a03      	ldr	r2, [pc, #12]	; (800308c <saveDebug+0x2c>)
 8003080:	6013      	str	r3, [r2, #0]
}
 8003082:	bf00      	nop
 8003084:	3708      	adds	r7, #8
 8003086:	46bd      	mov	sp, r7
 8003088:	bd80      	pop	{r7, pc}
 800308a:	bf00      	nop
 800308c:	20015f58 	.word	0x20015f58

08003090 <ereaseLog>:
void saveY-axis(float y-axis){
	FLASH_Write_Word_F(writeAdd_4, side);
	writeAdd_4 += 0x04;
}*/

void ereaseLog(){
 8003090:	b580      	push	{r7, lr}
 8003092:	af00      	add	r7, sp, #0
	FLASH_EreaseSector(FLASH_SECTOR_7);
 8003094:	2007      	movs	r0, #7
 8003096:	f7fe fa75 	bl	8001584 <FLASH_EreaseSector>
	FLASH_EreaseSector(FLASH_SECTOR_8);
 800309a:	2008      	movs	r0, #8
 800309c:	f7fe fa72 	bl	8001584 <FLASH_EreaseSector>
	FLASH_EreaseSector(FLASH_SECTOR_9);
 80030a0:	2009      	movs	r0, #9
 80030a2:	f7fe fa6f 	bl	8001584 <FLASH_EreaseSector>
	FLASH_EreaseSector(FLASH_SECTOR_10);
 80030a6:	200a      	movs	r0, #10
 80030a8:	f7fe fa6c 	bl	8001584 <FLASH_EreaseSector>
	//FLASH_Erease11();
	FLASH_EreaseSector(FLASH_SECTOR_11);
 80030ac:	200b      	movs	r0, #11
 80030ae:	f7fe fa69 	bl	8001584 <FLASH_EreaseSector>

	writeAdd_1 = start_adress_sector7;
 80030b2:	4b0b      	ldr	r3, [pc, #44]	; (80030e0 <ereaseLog+0x50>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	4a0b      	ldr	r2, [pc, #44]	; (80030e4 <ereaseLog+0x54>)
 80030b8:	6013      	str	r3, [r2, #0]
	writeAdd_2 = start_adress_sector8;
 80030ba:	4b0b      	ldr	r3, [pc, #44]	; (80030e8 <ereaseLog+0x58>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4a0b      	ldr	r2, [pc, #44]	; (80030ec <ereaseLog+0x5c>)
 80030c0:	6013      	str	r3, [r2, #0]
	writeAdd_3 = start_adress_sector9;
 80030c2:	4b0b      	ldr	r3, [pc, #44]	; (80030f0 <ereaseLog+0x60>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4a0b      	ldr	r2, [pc, #44]	; (80030f4 <ereaseLog+0x64>)
 80030c8:	6013      	str	r3, [r2, #0]
	writeAdd_4 = start_adress_sector10;
 80030ca:	4b0b      	ldr	r3, [pc, #44]	; (80030f8 <ereaseLog+0x68>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4a0b      	ldr	r2, [pc, #44]	; (80030fc <ereaseLog+0x6c>)
 80030d0:	6013      	str	r3, [r2, #0]
	writeAdd_5= start_adress_sector11;
 80030d2:	4b0b      	ldr	r3, [pc, #44]	; (8003100 <ereaseLog+0x70>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4a0b      	ldr	r2, [pc, #44]	; (8003104 <ereaseLog+0x74>)
 80030d8:	6013      	str	r3, [r2, #0]
}
 80030da:	bf00      	nop
 80030dc:	bd80      	pop	{r7, pc}
 80030de:	bf00      	nop
 80030e0:	08010800 	.word	0x08010800
 80030e4:	20015f4c 	.word	0x20015f4c
 80030e8:	08010804 	.word	0x08010804
 80030ec:	20015fa0 	.word	0x20015fa0
 80030f0:	08010808 	.word	0x08010808
 80030f4:	20015f5c 	.word	0x20015f5c
 80030f8:	0801080c 	.word	0x0801080c
 80030fc:	20015f48 	.word	0x20015f48
 8003100:	08010810 	.word	0x08010810
 8003104:	20015f58 	.word	0x20015f58

08003108 <ereaseDebugLog>:

void ereaseDebugLog(){
 8003108:	b580      	push	{r7, lr}
 800310a:	af00      	add	r7, sp, #0
	FLASH_EreaseSector(FLASH_SECTOR_11);
 800310c:	200b      	movs	r0, #11
 800310e:	f7fe fa39 	bl	8001584 <FLASH_EreaseSector>

	writeAdd_5= start_adress_sector11;
 8003112:	4b03      	ldr	r3, [pc, #12]	; (8003120 <ereaseDebugLog+0x18>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4a03      	ldr	r2, [pc, #12]	; (8003124 <ereaseDebugLog+0x1c>)
 8003118:	6013      	str	r3, [r2, #0]
}
 800311a:	bf00      	nop
 800311c:	bd80      	pop	{r7, pc}
 800311e:	bf00      	nop
 8003120:	08010810 	.word	0x08010810
 8003124:	20015f58 	.word	0x20015f58

08003128 <getDistanceLogSize>:

uint16_t getDistanceLogSize(){
 8003128:	b480      	push	{r7}
 800312a:	af00      	add	r7, sp, #0
	return log_distance_cnt;
 800312c:	4b03      	ldr	r3, [pc, #12]	; (800313c <getDistanceLogSize+0x14>)
 800312e:	881b      	ldrh	r3, [r3, #0]
}
 8003130:	4618      	mov	r0, r3
 8003132:	46bd      	mov	sp, r7
 8003134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003138:	4770      	bx	lr
 800313a:	bf00      	nop
 800313c:	200100e4 	.word	0x200100e4

08003140 <getCrossLogSize>:

uint16_t getCrossLogSize(){
 8003140:	b480      	push	{r7}
 8003142:	af00      	add	r7, sp, #0
	return log_cross_cnt;
 8003144:	4b03      	ldr	r3, [pc, #12]	; (8003154 <getCrossLogSize+0x14>)
 8003146:	881b      	ldrh	r3, [r3, #0]
}
 8003148:	4618      	mov	r0, r3
 800314a:	46bd      	mov	sp, r7
 800314c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003150:	4770      	bx	lr
 8003152:	bf00      	nop
 8003154:	200100e8 	.word	0x200100e8

08003158 <getSideLogSize>:

uint16_t getSideLogSize(){
 8003158:	b480      	push	{r7}
 800315a:	af00      	add	r7, sp, #0
	return log_side_cnt;
 800315c:	4b03      	ldr	r3, [pc, #12]	; (800316c <getSideLogSize+0x14>)
 800315e:	881b      	ldrh	r3, [r3, #0]
}
 8003160:	4618      	mov	r0, r3
 8003162:	46bd      	mov	sp, r7
 8003164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003168:	4770      	bx	lr
 800316a:	bf00      	nop
 800316c:	200100ea 	.word	0x200100ea

08003170 <getDebugLogSize>:

uint16_t getDebugLogSize(){
 8003170:	b480      	push	{r7}
 8003172:	af00      	add	r7, sp, #0
	return log_debug_cnt;
 8003174:	4b03      	ldr	r3, [pc, #12]	; (8003184 <getDebugLogSize+0x14>)
 8003176:	881b      	ldrh	r3, [r3, #0]
}
 8003178:	4618      	mov	r0, r3
 800317a:	46bd      	mov	sp, r7
 800317c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003180:	4770      	bx	lr
 8003182:	bf00      	nop
 8003184:	200100ec 	.word	0x200100ec

08003188 <loadDistance>:


void loadDistance(){
 8003188:	b480      	push	{r7}
 800318a:	b083      	sub	sp, #12
 800318c:	af00      	add	r7, sp, #0
	uint16_t i = 0;
 800318e:	2300      	movs	r3, #0
 8003190:	80fb      	strh	r3, [r7, #6]
	readAdd_1 = start_adress_sector7;
 8003192:	4b18      	ldr	r3, [pc, #96]	; (80031f4 <loadDistance+0x6c>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4a18      	ldr	r2, [pc, #96]	; (80031f8 <loadDistance+0x70>)
 8003198:	6013      	str	r3, [r2, #0]
	log_distance_cnt = 0;
 800319a:	4b18      	ldr	r3, [pc, #96]	; (80031fc <loadDistance+0x74>)
 800319c:	2200      	movs	r2, #0
 800319e:	801a      	strh	r2, [r3, #0]

	while(1){
		log_distance[i] = *(float*)readAdd_1;
 80031a0:	4b15      	ldr	r3, [pc, #84]	; (80031f8 <loadDistance+0x70>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	461a      	mov	r2, r3
 80031a6:	88fb      	ldrh	r3, [r7, #6]
 80031a8:	6812      	ldr	r2, [r2, #0]
 80031aa:	4915      	ldr	r1, [pc, #84]	; (8003200 <loadDistance+0x78>)
 80031ac:	009b      	lsls	r3, r3, #2
 80031ae:	440b      	add	r3, r1
 80031b0:	601a      	str	r2, [r3, #0]
		if(isnan(log_distance[i]) != 0){
 80031b2:	88fb      	ldrh	r3, [r7, #6]
 80031b4:	4a12      	ldr	r2, [pc, #72]	; (8003200 <loadDistance+0x78>)
 80031b6:	009b      	lsls	r3, r3, #2
 80031b8:	4413      	add	r3, r2
 80031ba:	edd3 7a00 	vldr	s15, [r3]
 80031be:	eef4 7a67 	vcmp.f32	s15, s15
 80031c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031c6:	d60e      	bvs.n	80031e6 <loadDistance+0x5e>
			break;
		}
		else{
			log_distance_cnt++;
 80031c8:	4b0c      	ldr	r3, [pc, #48]	; (80031fc <loadDistance+0x74>)
 80031ca:	881b      	ldrh	r3, [r3, #0]
 80031cc:	3301      	adds	r3, #1
 80031ce:	b29a      	uxth	r2, r3
 80031d0:	4b0a      	ldr	r3, [pc, #40]	; (80031fc <loadDistance+0x74>)
 80031d2:	801a      	strh	r2, [r3, #0]
		}
		readAdd_1 += 0x04;
 80031d4:	4b08      	ldr	r3, [pc, #32]	; (80031f8 <loadDistance+0x70>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	3304      	adds	r3, #4
 80031da:	4a07      	ldr	r2, [pc, #28]	; (80031f8 <loadDistance+0x70>)
 80031dc:	6013      	str	r3, [r2, #0]
		i++;
 80031de:	88fb      	ldrh	r3, [r7, #6]
 80031e0:	3301      	adds	r3, #1
 80031e2:	80fb      	strh	r3, [r7, #6]
		log_distance[i] = *(float*)readAdd_1;
 80031e4:	e7dc      	b.n	80031a0 <loadDistance+0x18>
			break;
 80031e6:	bf00      	nop
	}
}
 80031e8:	bf00      	nop
 80031ea:	370c      	adds	r7, #12
 80031ec:	46bd      	mov	sp, r7
 80031ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f2:	4770      	bx	lr
 80031f4:	08010800 	.word	0x08010800
 80031f8:	20015f54 	.word	0x20015f54
 80031fc:	200100e4 	.word	0x200100e4
 8003200:	2000c264 	.word	0x2000c264

08003204 <loadTheta>:

void loadTheta(){
 8003204:	b480      	push	{r7}
 8003206:	b083      	sub	sp, #12
 8003208:	af00      	add	r7, sp, #0
	uint16_t i = 0;
 800320a:	2300      	movs	r3, #0
 800320c:	80fb      	strh	r3, [r7, #6]
	readAdd_2 = start_adress_sector8;
 800320e:	4b18      	ldr	r3, [pc, #96]	; (8003270 <loadTheta+0x6c>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	4a18      	ldr	r2, [pc, #96]	; (8003274 <loadTheta+0x70>)
 8003214:	6013      	str	r3, [r2, #0]
	log_theta_cnt = 0;
 8003216:	4b18      	ldr	r3, [pc, #96]	; (8003278 <loadTheta+0x74>)
 8003218:	2200      	movs	r2, #0
 800321a:	801a      	strh	r2, [r3, #0]

	while(1){
		log_theta[i] = *(float*)readAdd_2;
 800321c:	4b15      	ldr	r3, [pc, #84]	; (8003274 <loadTheta+0x70>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	461a      	mov	r2, r3
 8003222:	88fb      	ldrh	r3, [r7, #6]
 8003224:	6812      	ldr	r2, [r2, #0]
 8003226:	4915      	ldr	r1, [pc, #84]	; (800327c <loadTheta+0x78>)
 8003228:	009b      	lsls	r3, r3, #2
 800322a:	440b      	add	r3, r1
 800322c:	601a      	str	r2, [r3, #0]
		if(isnan(log_theta[i]) != 0){
 800322e:	88fb      	ldrh	r3, [r7, #6]
 8003230:	4a12      	ldr	r2, [pc, #72]	; (800327c <loadTheta+0x78>)
 8003232:	009b      	lsls	r3, r3, #2
 8003234:	4413      	add	r3, r2
 8003236:	edd3 7a00 	vldr	s15, [r3]
 800323a:	eef4 7a67 	vcmp.f32	s15, s15
 800323e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003242:	d60e      	bvs.n	8003262 <loadTheta+0x5e>
			break;
		}
		else{
			log_theta_cnt++;
 8003244:	4b0c      	ldr	r3, [pc, #48]	; (8003278 <loadTheta+0x74>)
 8003246:	881b      	ldrh	r3, [r3, #0]
 8003248:	3301      	adds	r3, #1
 800324a:	b29a      	uxth	r2, r3
 800324c:	4b0a      	ldr	r3, [pc, #40]	; (8003278 <loadTheta+0x74>)
 800324e:	801a      	strh	r2, [r3, #0]
		}
		readAdd_2 += 0x04;
 8003250:	4b08      	ldr	r3, [pc, #32]	; (8003274 <loadTheta+0x70>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	3304      	adds	r3, #4
 8003256:	4a07      	ldr	r2, [pc, #28]	; (8003274 <loadTheta+0x70>)
 8003258:	6013      	str	r3, [r2, #0]
		i++;
 800325a:	88fb      	ldrh	r3, [r7, #6]
 800325c:	3301      	adds	r3, #1
 800325e:	80fb      	strh	r3, [r7, #6]
		log_theta[i] = *(float*)readAdd_2;
 8003260:	e7dc      	b.n	800321c <loadTheta+0x18>
			break;
 8003262:	bf00      	nop
	}
}
 8003264:	bf00      	nop
 8003266:	370c      	adds	r7, #12
 8003268:	46bd      	mov	sp, r7
 800326a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326e:	4770      	bx	lr
 8003270:	08010804 	.word	0x08010804
 8003274:	20015f60 	.word	0x20015f60
 8003278:	200100e6 	.word	0x200100e6
 800327c:	2000e1a4 	.word	0x2000e1a4

08003280 <loadCross>:

void loadCross(){
 8003280:	b480      	push	{r7}
 8003282:	b083      	sub	sp, #12
 8003284:	af00      	add	r7, sp, #0
	uint16_t i = 0;
 8003286:	2300      	movs	r3, #0
 8003288:	80fb      	strh	r3, [r7, #6]
	readAdd_3 = start_adress_sector9;
 800328a:	4b18      	ldr	r3, [pc, #96]	; (80032ec <loadCross+0x6c>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4a18      	ldr	r2, [pc, #96]	; (80032f0 <loadCross+0x70>)
 8003290:	6013      	str	r3, [r2, #0]
	log_cross_cnt = 0;
 8003292:	4b18      	ldr	r3, [pc, #96]	; (80032f4 <loadCross+0x74>)
 8003294:	2200      	movs	r2, #0
 8003296:	801a      	strh	r2, [r3, #0]

	while(1){
		log_cross[i] = *(float*)readAdd_3;
 8003298:	4b15      	ldr	r3, [pc, #84]	; (80032f0 <loadCross+0x70>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	461a      	mov	r2, r3
 800329e:	88fb      	ldrh	r3, [r7, #6]
 80032a0:	6812      	ldr	r2, [r2, #0]
 80032a2:	4915      	ldr	r1, [pc, #84]	; (80032f8 <loadCross+0x78>)
 80032a4:	009b      	lsls	r3, r3, #2
 80032a6:	440b      	add	r3, r1
 80032a8:	601a      	str	r2, [r3, #0]
		if(isnan(log_cross[i]) != 0){
 80032aa:	88fb      	ldrh	r3, [r7, #6]
 80032ac:	4a12      	ldr	r2, [pc, #72]	; (80032f8 <loadCross+0x78>)
 80032ae:	009b      	lsls	r3, r3, #2
 80032b0:	4413      	add	r3, r2
 80032b2:	edd3 7a00 	vldr	s15, [r3]
 80032b6:	eef4 7a67 	vcmp.f32	s15, s15
 80032ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032be:	d60e      	bvs.n	80032de <loadCross+0x5e>
			break;
		}
		else{
			log_cross_cnt++;
 80032c0:	4b0c      	ldr	r3, [pc, #48]	; (80032f4 <loadCross+0x74>)
 80032c2:	881b      	ldrh	r3, [r3, #0]
 80032c4:	3301      	adds	r3, #1
 80032c6:	b29a      	uxth	r2, r3
 80032c8:	4b0a      	ldr	r3, [pc, #40]	; (80032f4 <loadCross+0x74>)
 80032ca:	801a      	strh	r2, [r3, #0]
		}
		readAdd_3 += 0x04;
 80032cc:	4b08      	ldr	r3, [pc, #32]	; (80032f0 <loadCross+0x70>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	3304      	adds	r3, #4
 80032d2:	4a07      	ldr	r2, [pc, #28]	; (80032f0 <loadCross+0x70>)
 80032d4:	6013      	str	r3, [r2, #0]
		i++;
 80032d6:	88fb      	ldrh	r3, [r7, #6]
 80032d8:	3301      	adds	r3, #1
 80032da:	80fb      	strh	r3, [r7, #6]
		log_cross[i] = *(float*)readAdd_3;
 80032dc:	e7dc      	b.n	8003298 <loadCross+0x18>
			break;
 80032de:	bf00      	nop
	}
}
 80032e0:	bf00      	nop
 80032e2:	370c      	adds	r7, #12
 80032e4:	46bd      	mov	sp, r7
 80032e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ea:	4770      	bx	lr
 80032ec:	08010808 	.word	0x08010808
 80032f0:	20015fcc 	.word	0x20015fcc
 80032f4:	200100e8 	.word	0x200100e8
 80032f8:	200003c4 	.word	0x200003c4

080032fc <loadSide>:

void loadSide(){
 80032fc:	b480      	push	{r7}
 80032fe:	b083      	sub	sp, #12
 8003300:	af00      	add	r7, sp, #0
	uint16_t i = 0;
 8003302:	2300      	movs	r3, #0
 8003304:	80fb      	strh	r3, [r7, #6]
	readAdd_4 = start_adress_sector10;
 8003306:	4b18      	ldr	r3, [pc, #96]	; (8003368 <loadSide+0x6c>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	4a18      	ldr	r2, [pc, #96]	; (800336c <loadSide+0x70>)
 800330c:	6013      	str	r3, [r2, #0]
	log_side_cnt = 0;
 800330e:	4b18      	ldr	r3, [pc, #96]	; (8003370 <loadSide+0x74>)
 8003310:	2200      	movs	r2, #0
 8003312:	801a      	strh	r2, [r3, #0]

	while(1){
		log_side[i] = *(float*)readAdd_4;
 8003314:	4b15      	ldr	r3, [pc, #84]	; (800336c <loadSide+0x70>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	461a      	mov	r2, r3
 800331a:	88fb      	ldrh	r3, [r7, #6]
 800331c:	6812      	ldr	r2, [r2, #0]
 800331e:	4915      	ldr	r1, [pc, #84]	; (8003374 <loadSide+0x78>)
 8003320:	009b      	lsls	r3, r3, #2
 8003322:	440b      	add	r3, r1
 8003324:	601a      	str	r2, [r3, #0]
		if(isnan(log_side[i]) != 0){
 8003326:	88fb      	ldrh	r3, [r7, #6]
 8003328:	4a12      	ldr	r2, [pc, #72]	; (8003374 <loadSide+0x78>)
 800332a:	009b      	lsls	r3, r3, #2
 800332c:	4413      	add	r3, r2
 800332e:	edd3 7a00 	vldr	s15, [r3]
 8003332:	eef4 7a67 	vcmp.f32	s15, s15
 8003336:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800333a:	d60e      	bvs.n	800335a <loadSide+0x5e>
			break;
		}
		else{
			log_side_cnt++;
 800333c:	4b0c      	ldr	r3, [pc, #48]	; (8003370 <loadSide+0x74>)
 800333e:	881b      	ldrh	r3, [r3, #0]
 8003340:	3301      	adds	r3, #1
 8003342:	b29a      	uxth	r2, r3
 8003344:	4b0a      	ldr	r3, [pc, #40]	; (8003370 <loadSide+0x74>)
 8003346:	801a      	strh	r2, [r3, #0]
		}
		readAdd_4 += 0x04;
 8003348:	4b08      	ldr	r3, [pc, #32]	; (800336c <loadSide+0x70>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	3304      	adds	r3, #4
 800334e:	4a07      	ldr	r2, [pc, #28]	; (800336c <loadSide+0x70>)
 8003350:	6013      	str	r3, [r2, #0]
		i++;
 8003352:	88fb      	ldrh	r3, [r7, #6]
 8003354:	3301      	adds	r3, #1
 8003356:	80fb      	strh	r3, [r7, #6]
		log_side[i] = *(float*)readAdd_4;
 8003358:	e7dc      	b.n	8003314 <loadSide+0x18>
			break;
 800335a:	bf00      	nop
	}
}
 800335c:	bf00      	nop
 800335e:	370c      	adds	r7, #12
 8003360:	46bd      	mov	sp, r7
 8003362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003366:	4770      	bx	lr
 8003368:	0801080c 	.word	0x0801080c
 800336c:	20015fc4 	.word	0x20015fc4
 8003370:	200100ea 	.word	0x200100ea
 8003374:	20000554 	.word	0x20000554

08003378 <loadDebug>:

void loadDebug(){
 8003378:	b480      	push	{r7}
 800337a:	b083      	sub	sp, #12
 800337c:	af00      	add	r7, sp, #0
	uint16_t i = 0;
 800337e:	2300      	movs	r3, #0
 8003380:	80fb      	strh	r3, [r7, #6]
	readAdd_5= start_adress_sector11;
 8003382:	4b18      	ldr	r3, [pc, #96]	; (80033e4 <loadDebug+0x6c>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4a18      	ldr	r2, [pc, #96]	; (80033e8 <loadDebug+0x70>)
 8003388:	6013      	str	r3, [r2, #0]
	log_debug_cnt = 0;
 800338a:	4b18      	ldr	r3, [pc, #96]	; (80033ec <loadDebug+0x74>)
 800338c:	2200      	movs	r2, #0
 800338e:	801a      	strh	r2, [r3, #0]

	while(1){
		log_debug[i] = *(float*)readAdd_5;
 8003390:	4b15      	ldr	r3, [pc, #84]	; (80033e8 <loadDebug+0x70>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	461a      	mov	r2, r3
 8003396:	88fb      	ldrh	r3, [r7, #6]
 8003398:	6812      	ldr	r2, [r2, #0]
 800339a:	4915      	ldr	r1, [pc, #84]	; (80033f0 <loadDebug+0x78>)
 800339c:	009b      	lsls	r3, r3, #2
 800339e:	440b      	add	r3, r1
 80033a0:	601a      	str	r2, [r3, #0]
		if(isnan(log_debug[i]) != 0){
 80033a2:	88fb      	ldrh	r3, [r7, #6]
 80033a4:	4a12      	ldr	r2, [pc, #72]	; (80033f0 <loadDebug+0x78>)
 80033a6:	009b      	lsls	r3, r3, #2
 80033a8:	4413      	add	r3, r2
 80033aa:	edd3 7a00 	vldr	s15, [r3]
 80033ae:	eef4 7a67 	vcmp.f32	s15, s15
 80033b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033b6:	d60e      	bvs.n	80033d6 <loadDebug+0x5e>
			break;
		}
		else{
			log_debug_cnt++;
 80033b8:	4b0c      	ldr	r3, [pc, #48]	; (80033ec <loadDebug+0x74>)
 80033ba:	881b      	ldrh	r3, [r3, #0]
 80033bc:	3301      	adds	r3, #1
 80033be:	b29a      	uxth	r2, r3
 80033c0:	4b0a      	ldr	r3, [pc, #40]	; (80033ec <loadDebug+0x74>)
 80033c2:	801a      	strh	r2, [r3, #0]
		}
		readAdd_5 += 0x04;
 80033c4:	4b08      	ldr	r3, [pc, #32]	; (80033e8 <loadDebug+0x70>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	3304      	adds	r3, #4
 80033ca:	4a07      	ldr	r2, [pc, #28]	; (80033e8 <loadDebug+0x70>)
 80033cc:	6013      	str	r3, [r2, #0]
		i++;
 80033ce:	88fb      	ldrh	r3, [r7, #6]
 80033d0:	3301      	adds	r3, #1
 80033d2:	80fb      	strh	r3, [r7, #6]
		log_debug[i] = *(float*)readAdd_5;
 80033d4:	e7dc      	b.n	8003390 <loadDebug+0x18>
			break;
 80033d6:	bf00      	nop
	}
}
 80033d8:	bf00      	nop
 80033da:	370c      	adds	r7, #12
 80033dc:	46bd      	mov	sp, r7
 80033de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e2:	4770      	bx	lr
 80033e4:	08010810 	.word	0x08010810
 80033e8:	20015f9c 	.word	0x20015f9c
 80033ec:	200100ec 	.word	0x200100ec
 80033f0:	200006e4 	.word	0x200006e4

080033f4 <getDistanceArrayPointer>:


const float *getDistanceArrayPointer(){
 80033f4:	b480      	push	{r7}
 80033f6:	af00      	add	r7, sp, #0
	return log_distance;
 80033f8:	4b02      	ldr	r3, [pc, #8]	; (8003404 <getDistanceArrayPointer+0x10>)
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	46bd      	mov	sp, r7
 80033fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003402:	4770      	bx	lr
 8003404:	2000c264 	.word	0x2000c264

08003408 <getThetaArrayPointer>:

const float *getThetaArrayPointer(){
 8003408:	b480      	push	{r7}
 800340a:	af00      	add	r7, sp, #0
	return log_theta;
 800340c:	4b02      	ldr	r3, [pc, #8]	; (8003418 <getThetaArrayPointer+0x10>)
}
 800340e:	4618      	mov	r0, r3
 8003410:	46bd      	mov	sp, r7
 8003412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003416:	4770      	bx	lr
 8003418:	2000e1a4 	.word	0x2000e1a4

0800341c <getDistanceLog>:

const float *getSideArrayPointer(){
	return log_side;
}

float getDistanceLog(uint16_t idx){
 800341c:	b480      	push	{r7}
 800341e:	b083      	sub	sp, #12
 8003420:	af00      	add	r7, sp, #0
 8003422:	4603      	mov	r3, r0
 8003424:	80fb      	strh	r3, [r7, #6]
	return log_distance[idx];
 8003426:	88fb      	ldrh	r3, [r7, #6]
 8003428:	4a06      	ldr	r2, [pc, #24]	; (8003444 <getDistanceLog+0x28>)
 800342a:	009b      	lsls	r3, r3, #2
 800342c:	4413      	add	r3, r2
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	ee07 3a90 	vmov	s15, r3
}
 8003434:	eeb0 0a67 	vmov.f32	s0, s15
 8003438:	370c      	adds	r7, #12
 800343a:	46bd      	mov	sp, r7
 800343c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003440:	4770      	bx	lr
 8003442:	bf00      	nop
 8003444:	2000c264 	.word	0x2000c264

08003448 <getCrossLog>:

float getThetaLog(uint16_t idx){
	return log_theta[idx];
}

float getCrossLog(uint16_t idx){
 8003448:	b480      	push	{r7}
 800344a:	b083      	sub	sp, #12
 800344c:	af00      	add	r7, sp, #0
 800344e:	4603      	mov	r3, r0
 8003450:	80fb      	strh	r3, [r7, #6]
	return log_cross[idx];
 8003452:	88fb      	ldrh	r3, [r7, #6]
 8003454:	4a06      	ldr	r2, [pc, #24]	; (8003470 <getCrossLog+0x28>)
 8003456:	009b      	lsls	r3, r3, #2
 8003458:	4413      	add	r3, r2
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	ee07 3a90 	vmov	s15, r3
}
 8003460:	eeb0 0a67 	vmov.f32	s0, s15
 8003464:	370c      	adds	r7, #12
 8003466:	46bd      	mov	sp, r7
 8003468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346c:	4770      	bx	lr
 800346e:	bf00      	nop
 8003470:	200003c4 	.word	0x200003c4

08003474 <getSideLog>:

float getSideLog(uint16_t idx){
 8003474:	b480      	push	{r7}
 8003476:	b083      	sub	sp, #12
 8003478:	af00      	add	r7, sp, #0
 800347a:	4603      	mov	r3, r0
 800347c:	80fb      	strh	r3, [r7, #6]
	return log_side[idx];
 800347e:	88fb      	ldrh	r3, [r7, #6]
 8003480:	4a06      	ldr	r2, [pc, #24]	; (800349c <getSideLog+0x28>)
 8003482:	009b      	lsls	r3, r3, #2
 8003484:	4413      	add	r3, r2
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	ee07 3a90 	vmov	s15, r3
}
 800348c:	eeb0 0a67 	vmov.f32	s0, s15
 8003490:	370c      	adds	r7, #12
 8003492:	46bd      	mov	sp, r7
 8003494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003498:	4770      	bx	lr
 800349a:	bf00      	nop
 800349c:	20000554 	.word	0x20000554

080034a0 <getDebugLog>:

float getDebugLog(uint16_t idx){
 80034a0:	b480      	push	{r7}
 80034a2:	b083      	sub	sp, #12
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	4603      	mov	r3, r0
 80034a8:	80fb      	strh	r3, [r7, #6]
	return log_debug[idx];
 80034aa:	88fb      	ldrh	r3, [r7, #6]
 80034ac:	4a06      	ldr	r2, [pc, #24]	; (80034c8 <getDebugLog+0x28>)
 80034ae:	009b      	lsls	r3, r3, #2
 80034b0:	4413      	add	r3, r2
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	ee07 3a90 	vmov	s15, r3
}
 80034b8:	eeb0 0a67 	vmov.f32	s0, s15
 80034bc:	370c      	adds	r7, #12
 80034be:	46bd      	mov	sp, r7
 80034c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c4:	4770      	bx	lr
 80034c6:	bf00      	nop
 80034c8:	200006e4 	.word	0x200006e4

080034cc <read_byte>:
#include "mpu6500.h"

volatile int16_t xa, ya, za;
volatile int16_t xg, yg, zg;

uint8_t read_byte( uint8_t reg ) {
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b084      	sub	sp, #16
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	4603      	mov	r3, r0
 80034d4:	71fb      	strb	r3, [r7, #7]
	uint8_t ret,val;

		ret = reg | 0x80;
 80034d6:	79fb      	ldrb	r3, [r7, #7]
 80034d8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80034dc:	b2db      	uxtb	r3, r3
 80034de:	73fb      	strb	r3, [r7, #15]
		CS_RESET;
 80034e0:	2200      	movs	r2, #0
 80034e2:	2104      	movs	r1, #4
 80034e4:	480d      	ldr	r0, [pc, #52]	; (800351c <read_byte+0x50>)
 80034e6:	f004 fdb1 	bl	800804c <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi3, &ret, 1, 100);
 80034ea:	f107 010f 	add.w	r1, r7, #15
 80034ee:	2364      	movs	r3, #100	; 0x64
 80034f0:	2201      	movs	r2, #1
 80034f2:	480b      	ldr	r0, [pc, #44]	; (8003520 <read_byte+0x54>)
 80034f4:	f005 fb9c 	bl	8008c30 <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi3, &val, 1, 100);
 80034f8:	f107 010e 	add.w	r1, r7, #14
 80034fc:	2364      	movs	r3, #100	; 0x64
 80034fe:	2201      	movs	r2, #1
 8003500:	4807      	ldr	r0, [pc, #28]	; (8003520 <read_byte+0x54>)
 8003502:	f005 fcc9 	bl	8008e98 <HAL_SPI_Receive>
		CS_SET;
 8003506:	2201      	movs	r2, #1
 8003508:	2104      	movs	r1, #4
 800350a:	4804      	ldr	r0, [pc, #16]	; (800351c <read_byte+0x50>)
 800350c:	f004 fd9e 	bl	800804c <HAL_GPIO_WritePin>

	return val;
 8003510:	7bbb      	ldrb	r3, [r7, #14]
}
 8003512:	4618      	mov	r0, r3
 8003514:	3710      	adds	r7, #16
 8003516:	46bd      	mov	sp, r7
 8003518:	bd80      	pop	{r7, pc}
 800351a:	bf00      	nop
 800351c:	40020c00 	.word	0x40020c00
 8003520:	20016234 	.word	0x20016234

08003524 <write_byte>:

void write_byte( uint8_t reg, uint8_t val )  {
 8003524:	b580      	push	{r7, lr}
 8003526:	b084      	sub	sp, #16
 8003528:	af00      	add	r7, sp, #0
 800352a:	4603      	mov	r3, r0
 800352c:	460a      	mov	r2, r1
 800352e:	71fb      	strb	r3, [r7, #7]
 8003530:	4613      	mov	r3, r2
 8003532:	71bb      	strb	r3, [r7, #6]
	uint8_t ret;

	ret = reg & 0x7F;
 8003534:	79fb      	ldrb	r3, [r7, #7]
 8003536:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800353a:	b2db      	uxtb	r3, r3
 800353c:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 800353e:	2200      	movs	r2, #0
 8003540:	2104      	movs	r1, #4
 8003542:	480c      	ldr	r0, [pc, #48]	; (8003574 <write_byte+0x50>)
 8003544:	f004 fd82 	bl	800804c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, &ret, 1, 100);
 8003548:	f107 010f 	add.w	r1, r7, #15
 800354c:	2364      	movs	r3, #100	; 0x64
 800354e:	2201      	movs	r2, #1
 8003550:	4809      	ldr	r0, [pc, #36]	; (8003578 <write_byte+0x54>)
 8003552:	f005 fb6d 	bl	8008c30 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3, &val, 1, 100);
 8003556:	1db9      	adds	r1, r7, #6
 8003558:	2364      	movs	r3, #100	; 0x64
 800355a:	2201      	movs	r2, #1
 800355c:	4806      	ldr	r0, [pc, #24]	; (8003578 <write_byte+0x54>)
 800355e:	f005 fc9b 	bl	8008e98 <HAL_SPI_Receive>
	CS_SET;
 8003562:	2201      	movs	r2, #1
 8003564:	2104      	movs	r1, #4
 8003566:	4803      	ldr	r0, [pc, #12]	; (8003574 <write_byte+0x50>)
 8003568:	f004 fd70 	bl	800804c <HAL_GPIO_WritePin>
}
 800356c:	bf00      	nop
 800356e:	3710      	adds	r7, #16
 8003570:	46bd      	mov	sp, r7
 8003572:	bd80      	pop	{r7, pc}
 8003574:	40020c00 	.word	0x40020c00
 8003578:	20016234 	.word	0x20016234

0800357c <IMU_init>:

uint8_t IMU_init() {
 800357c:	b580      	push	{r7, lr}
 800357e:	b082      	sub	sp, #8
 8003580:	af00      	add	r7, sp, #0
	uint8_t who_am_i, ret;
	ret = 0;
 8003582:	2300      	movs	r3, #0
 8003584:	71fb      	strb	r3, [r7, #7]

	who_am_i = read_byte( 0x75 );
 8003586:	2075      	movs	r0, #117	; 0x75
 8003588:	f7ff ffa0 	bl	80034cc <read_byte>
 800358c:	4603      	mov	r3, r0
 800358e:	71bb      	strb	r3, [r7, #6]
	if ( who_am_i == 0x70 ) {
 8003590:	79bb      	ldrb	r3, [r7, #6]
 8003592:	2b70      	cmp	r3, #112	; 0x70
 8003594:	d110      	bne.n	80035b8 <IMU_init+0x3c>
		ret = 1;
 8003596:	2301      	movs	r3, #1
 8003598:	71fb      	strb	r3, [r7, #7]
		write_byte(0x6B, 0x00);	//sleep mode
 800359a:	2100      	movs	r1, #0
 800359c:	206b      	movs	r0, #107	; 0x6b
 800359e:	f7ff ffc1 	bl	8003524 <write_byte>
		HAL_Delay(100);
 80035a2:	2064      	movs	r0, #100	; 0x64
 80035a4:	f003 f920 	bl	80067e8 <HAL_Delay>
		write_byte(0x1A, 0x00);
 80035a8:	2100      	movs	r1, #0
 80035aa:	201a      	movs	r0, #26
 80035ac:	f7ff ffba 	bl	8003524 <write_byte>
		write_byte(0x1B, 0x18);
 80035b0:	2118      	movs	r1, #24
 80035b2:	201b      	movs	r0, #27
 80035b4:	f7ff ffb6 	bl	8003524 <write_byte>
	}
	return ret;
 80035b8:	79fb      	ldrb	r3, [r7, #7]
}
 80035ba:	4618      	mov	r0, r3
 80035bc:	3708      	adds	r7, #8
 80035be:	46bd      	mov	sp, r7
 80035c0:	bd80      	pop	{r7, pc}
	...

080035c4 <read_gyro_data>:

void read_gyro_data() {
 80035c4:	b598      	push	{r3, r4, r7, lr}
 80035c6:	af00      	add	r7, sp, #0
	//xg = ((int16_t)read_byte(0x43) << 8) | ((int16_t)read_byte(0x44));
	//yg = ((int16_t)read_byte(0x45) << 8) | ((int16_t)read_byte(0x46));
	zg = ((int16_t)read_byte(0x47) << 8) | ((int16_t)read_byte(0x48));
 80035c8:	2047      	movs	r0, #71	; 0x47
 80035ca:	f7ff ff7f 	bl	80034cc <read_byte>
 80035ce:	4603      	mov	r3, r0
 80035d0:	021b      	lsls	r3, r3, #8
 80035d2:	b21c      	sxth	r4, r3
 80035d4:	2048      	movs	r0, #72	; 0x48
 80035d6:	f7ff ff79 	bl	80034cc <read_byte>
 80035da:	4603      	mov	r3, r0
 80035dc:	b21b      	sxth	r3, r3
 80035de:	4323      	orrs	r3, r4
 80035e0:	b21a      	sxth	r2, r3
 80035e2:	4b02      	ldr	r3, [pc, #8]	; (80035ec <read_gyro_data+0x28>)
 80035e4:	801a      	strh	r2, [r3, #0]
}
 80035e6:	bf00      	nop
 80035e8:	bd98      	pop	{r3, r4, r7, pc}
 80035ea:	bf00      	nop
 80035ec:	20016168 	.word	0x20016168

080035f0 <CreateXYcoordinates>:
static float target_Y_coordinate;

bool lookaheadpoint_update_flag;

void CreateXYcoordinates()
{
 80035f0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80035f4:	b08a      	sub	sp, #40	; 0x28
 80035f6:	af00      	add	r7, sp, #0
	const float *p_distance, *p_theta;
	p_distance = getDistanceArrayPointer();
 80035f8:	f7ff fefc 	bl	80033f4 <getDistanceArrayPointer>
 80035fc:	6138      	str	r0, [r7, #16]
	p_theta = getThetaArrayPointer();
 80035fe:	f7ff ff03 	bl	8003408 <getThetaArrayPointer>
 8003602:	60f8      	str	r0, [r7, #12]

	float temp_distance, temp_theta;
	float x = 0, y = 0, th = 0;
 8003604:	f04f 0300 	mov.w	r3, #0
 8003608:	623b      	str	r3, [r7, #32]
 800360a:	f04f 0300 	mov.w	r3, #0
 800360e:	61fb      	str	r3, [r7, #28]
 8003610:	f04f 0300 	mov.w	r3, #0
 8003614:	61bb      	str	r3, [r7, #24]
	uint16_t log_size = getDistanceLogSize();
 8003616:	f7ff fd87 	bl	8003128 <getDistanceLogSize>
 800361a:	4603      	mov	r3, r0
 800361c:	817b      	strh	r3, [r7, #10]

	for(uint16_t i = 0; i < log_size; i++){
 800361e:	2300      	movs	r3, #0
 8003620:	82fb      	strh	r3, [r7, #22]
 8003622:	e08f      	b.n	8003744 <CreateXYcoordinates+0x154>
		temp_distance = p_distance[i];
 8003624:	8afb      	ldrh	r3, [r7, #22]
 8003626:	009b      	lsls	r3, r3, #2
 8003628:	693a      	ldr	r2, [r7, #16]
 800362a:	4413      	add	r3, r2
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	607b      	str	r3, [r7, #4]
		temp_theta = p_theta[i];
 8003630:	8afb      	ldrh	r3, [r7, #22]
 8003632:	009b      	lsls	r3, r3, #2
 8003634:	68fa      	ldr	r2, [r7, #12]
 8003636:	4413      	add	r3, r2
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	627b      	str	r3, [r7, #36]	; 0x24

		if(temp_theta == 0) temp_theta = 0.00001;
 800363c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003640:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003644:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003648:	d101      	bne.n	800364e <CreateXYcoordinates+0x5e>
 800364a:	4b43      	ldr	r3, [pc, #268]	; (8003758 <CreateXYcoordinates+0x168>)
 800364c:	627b      	str	r3, [r7, #36]	; 0x24

		x = x + temp_distance * cos(th + temp_theta/2);
 800364e:	6a38      	ldr	r0, [r7, #32]
 8003650:	f7fc ff7a 	bl	8000548 <__aeabi_f2d>
 8003654:	4604      	mov	r4, r0
 8003656:	460d      	mov	r5, r1
 8003658:	6878      	ldr	r0, [r7, #4]
 800365a:	f7fc ff75 	bl	8000548 <__aeabi_f2d>
 800365e:	4680      	mov	r8, r0
 8003660:	4689      	mov	r9, r1
 8003662:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003666:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800366a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800366e:	edd7 7a06 	vldr	s15, [r7, #24]
 8003672:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003676:	ee17 0a90 	vmov	r0, s15
 800367a:	f7fc ff65 	bl	8000548 <__aeabi_f2d>
 800367e:	4602      	mov	r2, r0
 8003680:	460b      	mov	r3, r1
 8003682:	ec43 2b10 	vmov	d0, r2, r3
 8003686:	f007 fb3f 	bl	800ad08 <cos>
 800368a:	ec53 2b10 	vmov	r2, r3, d0
 800368e:	4640      	mov	r0, r8
 8003690:	4649      	mov	r1, r9
 8003692:	f7fc ffb1 	bl	80005f8 <__aeabi_dmul>
 8003696:	4602      	mov	r2, r0
 8003698:	460b      	mov	r3, r1
 800369a:	4620      	mov	r0, r4
 800369c:	4629      	mov	r1, r5
 800369e:	f7fc fdf5 	bl	800028c <__adddf3>
 80036a2:	4603      	mov	r3, r0
 80036a4:	460c      	mov	r4, r1
 80036a6:	4618      	mov	r0, r3
 80036a8:	4621      	mov	r1, r4
 80036aa:	f7fd fa9d 	bl	8000be8 <__aeabi_d2f>
 80036ae:	4603      	mov	r3, r0
 80036b0:	623b      	str	r3, [r7, #32]
		y = y + temp_distance * sin(th + temp_theta/2);
 80036b2:	69f8      	ldr	r0, [r7, #28]
 80036b4:	f7fc ff48 	bl	8000548 <__aeabi_f2d>
 80036b8:	4604      	mov	r4, r0
 80036ba:	460d      	mov	r5, r1
 80036bc:	6878      	ldr	r0, [r7, #4]
 80036be:	f7fc ff43 	bl	8000548 <__aeabi_f2d>
 80036c2:	4680      	mov	r8, r0
 80036c4:	4689      	mov	r9, r1
 80036c6:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80036ca:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80036ce:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80036d2:	edd7 7a06 	vldr	s15, [r7, #24]
 80036d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036da:	ee17 0a90 	vmov	r0, s15
 80036de:	f7fc ff33 	bl	8000548 <__aeabi_f2d>
 80036e2:	4602      	mov	r2, r0
 80036e4:	460b      	mov	r3, r1
 80036e6:	ec43 2b10 	vmov	d0, r2, r3
 80036ea:	f007 fb51 	bl	800ad90 <sin>
 80036ee:	ec53 2b10 	vmov	r2, r3, d0
 80036f2:	4640      	mov	r0, r8
 80036f4:	4649      	mov	r1, r9
 80036f6:	f7fc ff7f 	bl	80005f8 <__aeabi_dmul>
 80036fa:	4602      	mov	r2, r0
 80036fc:	460b      	mov	r3, r1
 80036fe:	4620      	mov	r0, r4
 8003700:	4629      	mov	r1, r5
 8003702:	f7fc fdc3 	bl	800028c <__adddf3>
 8003706:	4603      	mov	r3, r0
 8003708:	460c      	mov	r4, r1
 800370a:	4618      	mov	r0, r3
 800370c:	4621      	mov	r1, r4
 800370e:	f7fd fa6b 	bl	8000be8 <__aeabi_d2f>
 8003712:	4603      	mov	r3, r0
 8003714:	61fb      	str	r3, [r7, #28]
		th = th + temp_theta;
 8003716:	ed97 7a06 	vldr	s14, [r7, #24]
 800371a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800371e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003722:	edc7 7a06 	vstr	s15, [r7, #24]

		X_table[i] = x;
 8003726:	8afb      	ldrh	r3, [r7, #22]
 8003728:	4a0c      	ldr	r2, [pc, #48]	; (800375c <CreateXYcoordinates+0x16c>)
 800372a:	009b      	lsls	r3, r3, #2
 800372c:	4413      	add	r3, r2
 800372e:	6a3a      	ldr	r2, [r7, #32]
 8003730:	601a      	str	r2, [r3, #0]
		Y_table[i] = y;
 8003732:	8afb      	ldrh	r3, [r7, #22]
 8003734:	4a0a      	ldr	r2, [pc, #40]	; (8003760 <CreateXYcoordinates+0x170>)
 8003736:	009b      	lsls	r3, r3, #2
 8003738:	4413      	add	r3, r2
 800373a:	69fa      	ldr	r2, [r7, #28]
 800373c:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < log_size; i++){
 800373e:	8afb      	ldrh	r3, [r7, #22]
 8003740:	3301      	adds	r3, #1
 8003742:	82fb      	strh	r3, [r7, #22]
 8003744:	8afa      	ldrh	r2, [r7, #22]
 8003746:	897b      	ldrh	r3, [r7, #10]
 8003748:	429a      	cmp	r2, r3
 800374a:	f4ff af6b 	bcc.w	8003624 <CreateXYcoordinates+0x34>

		//saveDebug(X_table[i]);//X_table
	    //saveDebug(Y_table[i]);
	}
}
 800374e:	bf00      	nop
 8003750:	3728      	adds	r7, #40	; 0x28
 8003752:	46bd      	mov	sp, r7
 8003754:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003758:	3727c5ac 	.word	0x3727c5ac
 800375c:	200100f0 	.word	0x200100f0
 8003760:	20012030 	.word	0x20012030

08003764 <CurrentXcoordinates>:

float CurrentXcoordinates(void)
{
 8003764:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003768:	b084      	sub	sp, #16
 800376a:	af00      	add	r7, sp, #0
	static float pre_x;
	static float pre_th;
	float x = 0, th = 0;
 800376c:	f04f 0300 	mov.w	r3, #0
 8003770:	60bb      	str	r3, [r7, #8]
 8003772:	f04f 0300 	mov.w	r3, #0
 8003776:	607b      	str	r3, [r7, #4]

	float now_distance = getDistance10mm();
 8003778:	f7fd fe54 	bl	8001424 <getDistance10mm>
 800377c:	ed87 0a00 	vstr	s0, [r7]
	float now_theta = getTheta10mm();
 8003780:	f7fe f864 	bl	800184c <getTheta10mm>
 8003784:	ed87 0a03 	vstr	s0, [r7, #12]

	if(now_theta == 0) now_theta = 0.00001;
 8003788:	edd7 7a03 	vldr	s15, [r7, #12]
 800378c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003790:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003794:	d101      	bne.n	800379a <CurrentXcoordinates+0x36>
 8003796:	4b27      	ldr	r3, [pc, #156]	; (8003834 <CurrentXcoordinates+0xd0>)
 8003798:	60fb      	str	r3, [r7, #12]

	x = pre_x + now_distance * cos(pre_th + now_theta/2);
 800379a:	4b27      	ldr	r3, [pc, #156]	; (8003838 <CurrentXcoordinates+0xd4>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	4618      	mov	r0, r3
 80037a0:	f7fc fed2 	bl	8000548 <__aeabi_f2d>
 80037a4:	4604      	mov	r4, r0
 80037a6:	460d      	mov	r5, r1
 80037a8:	6838      	ldr	r0, [r7, #0]
 80037aa:	f7fc fecd 	bl	8000548 <__aeabi_f2d>
 80037ae:	4680      	mov	r8, r0
 80037b0:	4689      	mov	r9, r1
 80037b2:	edd7 7a03 	vldr	s15, [r7, #12]
 80037b6:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80037ba:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80037be:	4b1f      	ldr	r3, [pc, #124]	; (800383c <CurrentXcoordinates+0xd8>)
 80037c0:	edd3 7a00 	vldr	s15, [r3]
 80037c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80037c8:	ee17 0a90 	vmov	r0, s15
 80037cc:	f7fc febc 	bl	8000548 <__aeabi_f2d>
 80037d0:	4602      	mov	r2, r0
 80037d2:	460b      	mov	r3, r1
 80037d4:	ec43 2b10 	vmov	d0, r2, r3
 80037d8:	f007 fa96 	bl	800ad08 <cos>
 80037dc:	ec53 2b10 	vmov	r2, r3, d0
 80037e0:	4640      	mov	r0, r8
 80037e2:	4649      	mov	r1, r9
 80037e4:	f7fc ff08 	bl	80005f8 <__aeabi_dmul>
 80037e8:	4602      	mov	r2, r0
 80037ea:	460b      	mov	r3, r1
 80037ec:	4620      	mov	r0, r4
 80037ee:	4629      	mov	r1, r5
 80037f0:	f7fc fd4c 	bl	800028c <__adddf3>
 80037f4:	4603      	mov	r3, r0
 80037f6:	460c      	mov	r4, r1
 80037f8:	4618      	mov	r0, r3
 80037fa:	4621      	mov	r1, r4
 80037fc:	f7fd f9f4 	bl	8000be8 <__aeabi_d2f>
 8003800:	4603      	mov	r3, r0
 8003802:	60bb      	str	r3, [r7, #8]
	th = pre_th + now_theta;
 8003804:	4b0d      	ldr	r3, [pc, #52]	; (800383c <CurrentXcoordinates+0xd8>)
 8003806:	edd3 7a00 	vldr	s15, [r3]
 800380a:	ed97 7a03 	vldr	s14, [r7, #12]
 800380e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003812:	edc7 7a01 	vstr	s15, [r7, #4]

	pre_x = x;
 8003816:	4a08      	ldr	r2, [pc, #32]	; (8003838 <CurrentXcoordinates+0xd4>)
 8003818:	68bb      	ldr	r3, [r7, #8]
 800381a:	6013      	str	r3, [r2, #0]
	pre_th = th;
 800381c:	4a07      	ldr	r2, [pc, #28]	; (800383c <CurrentXcoordinates+0xd8>)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6013      	str	r3, [r2, #0]

	return x;
 8003822:	68bb      	ldr	r3, [r7, #8]
 8003824:	ee07 3a90 	vmov	s15, r3
}
 8003828:	eeb0 0a67 	vmov.f32	s0, s15
 800382c:	3710      	adds	r7, #16
 800382e:	46bd      	mov	sp, r7
 8003830:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003834:	3727c5ac 	.word	0x3727c5ac
 8003838:	20013f84 	.word	0x20013f84
 800383c:	20013f88 	.word	0x20013f88

08003840 <CurrentYcoordinates>:

float CurrentYcoordinates(void)
{
 8003840:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003844:	b084      	sub	sp, #16
 8003846:	af00      	add	r7, sp, #0
	static float pre_y;
	static float pre_th;
	float y = 0, th = 0;
 8003848:	f04f 0300 	mov.w	r3, #0
 800384c:	60bb      	str	r3, [r7, #8]
 800384e:	f04f 0300 	mov.w	r3, #0
 8003852:	607b      	str	r3, [r7, #4]

	float now_distance = getDistance10mm();
 8003854:	f7fd fde6 	bl	8001424 <getDistance10mm>
 8003858:	ed87 0a00 	vstr	s0, [r7]
	float now_theta = getTheta10mm();
 800385c:	f7fd fff6 	bl	800184c <getTheta10mm>
 8003860:	ed87 0a03 	vstr	s0, [r7, #12]

	if(now_theta == 0) now_theta = 0.00001;
 8003864:	edd7 7a03 	vldr	s15, [r7, #12]
 8003868:	eef5 7a40 	vcmp.f32	s15, #0.0
 800386c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003870:	d101      	bne.n	8003876 <CurrentYcoordinates+0x36>
 8003872:	4b27      	ldr	r3, [pc, #156]	; (8003910 <CurrentYcoordinates+0xd0>)
 8003874:	60fb      	str	r3, [r7, #12]

	y = pre_y + now_distance * sin(pre_th + now_theta/2);
 8003876:	4b27      	ldr	r3, [pc, #156]	; (8003914 <CurrentYcoordinates+0xd4>)
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	4618      	mov	r0, r3
 800387c:	f7fc fe64 	bl	8000548 <__aeabi_f2d>
 8003880:	4604      	mov	r4, r0
 8003882:	460d      	mov	r5, r1
 8003884:	6838      	ldr	r0, [r7, #0]
 8003886:	f7fc fe5f 	bl	8000548 <__aeabi_f2d>
 800388a:	4680      	mov	r8, r0
 800388c:	4689      	mov	r9, r1
 800388e:	edd7 7a03 	vldr	s15, [r7, #12]
 8003892:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8003896:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800389a:	4b1f      	ldr	r3, [pc, #124]	; (8003918 <CurrentYcoordinates+0xd8>)
 800389c:	edd3 7a00 	vldr	s15, [r3]
 80038a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80038a4:	ee17 0a90 	vmov	r0, s15
 80038a8:	f7fc fe4e 	bl	8000548 <__aeabi_f2d>
 80038ac:	4602      	mov	r2, r0
 80038ae:	460b      	mov	r3, r1
 80038b0:	ec43 2b10 	vmov	d0, r2, r3
 80038b4:	f007 fa6c 	bl	800ad90 <sin>
 80038b8:	ec53 2b10 	vmov	r2, r3, d0
 80038bc:	4640      	mov	r0, r8
 80038be:	4649      	mov	r1, r9
 80038c0:	f7fc fe9a 	bl	80005f8 <__aeabi_dmul>
 80038c4:	4602      	mov	r2, r0
 80038c6:	460b      	mov	r3, r1
 80038c8:	4620      	mov	r0, r4
 80038ca:	4629      	mov	r1, r5
 80038cc:	f7fc fcde 	bl	800028c <__adddf3>
 80038d0:	4603      	mov	r3, r0
 80038d2:	460c      	mov	r4, r1
 80038d4:	4618      	mov	r0, r3
 80038d6:	4621      	mov	r1, r4
 80038d8:	f7fd f986 	bl	8000be8 <__aeabi_d2f>
 80038dc:	4603      	mov	r3, r0
 80038de:	60bb      	str	r3, [r7, #8]
	th = pre_th + now_theta;
 80038e0:	4b0d      	ldr	r3, [pc, #52]	; (8003918 <CurrentYcoordinates+0xd8>)
 80038e2:	edd3 7a00 	vldr	s15, [r3]
 80038e6:	ed97 7a03 	vldr	s14, [r7, #12]
 80038ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80038ee:	edc7 7a01 	vstr	s15, [r7, #4]

	pre_y = y;
 80038f2:	4a08      	ldr	r2, [pc, #32]	; (8003914 <CurrentYcoordinates+0xd4>)
 80038f4:	68bb      	ldr	r3, [r7, #8]
 80038f6:	6013      	str	r3, [r2, #0]
	pre_th = th;
 80038f8:	4a07      	ldr	r2, [pc, #28]	; (8003918 <CurrentYcoordinates+0xd8>)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6013      	str	r3, [r2, #0]

	return y;
 80038fe:	68bb      	ldr	r3, [r7, #8]
 8003900:	ee07 3a90 	vmov	s15, r3
}
 8003904:	eeb0 0a67 	vmov.f32	s0, s15
 8003908:	3710      	adds	r7, #16
 800390a:	46bd      	mov	sp, r7
 800390c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003910:	3727c5ac 	.word	0x3727c5ac
 8003914:	20013f8c 	.word	0x20013f8c
 8003918:	20013f90 	.word	0x20013f90

0800391c <updateLookaheadpoints>:

void updateLookaheadpoints(){
 800391c:	b580      	push	{r7, lr}
 800391e:	af00      	add	r7, sp, #0

	if(getTargetUpdateflag() == true){
 8003920:	f002 f9b8 	bl	8005c94 <getTargetUpdateflag>
 8003924:	4603      	mov	r3, r0
 8003926:	2b00      	cmp	r3, #0
 8003928:	d064      	beq.n	80039f4 <updateLookaheadpoints+0xd8>
		if(getTotalDistance() >= ref_XYdistance){
 800392a:	f7fd fced 	bl	8001308 <getTotalDistance>
 800392e:	eeb0 7a40 	vmov.f32	s14, s0
 8003932:	4b31      	ldr	r3, [pc, #196]	; (80039f8 <updateLookaheadpoints+0xdc>)
 8003934:	edd3 7a00 	vldr	s15, [r3]
 8003938:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800393c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003940:	db17      	blt.n	8003972 <updateLookaheadpoints+0x56>
			ref_XYdistance += getDistanceLog(lookaheadpoint_table_idx);
 8003942:	4b2e      	ldr	r3, [pc, #184]	; (80039fc <updateLookaheadpoints+0xe0>)
 8003944:	881b      	ldrh	r3, [r3, #0]
 8003946:	4618      	mov	r0, r3
 8003948:	f7ff fd68 	bl	800341c <getDistanceLog>
 800394c:	eeb0 7a40 	vmov.f32	s14, s0
 8003950:	4b29      	ldr	r3, [pc, #164]	; (80039f8 <updateLookaheadpoints+0xdc>)
 8003952:	edd3 7a00 	vldr	s15, [r3]
 8003956:	ee77 7a27 	vadd.f32	s15, s14, s15
 800395a:	4b27      	ldr	r3, [pc, #156]	; (80039f8 <updateLookaheadpoints+0xdc>)
 800395c:	edc3 7a00 	vstr	s15, [r3]
			lookaheadpoint_table_idx++;
 8003960:	4b26      	ldr	r3, [pc, #152]	; (80039fc <updateLookaheadpoints+0xe0>)
 8003962:	881b      	ldrh	r3, [r3, #0]
 8003964:	3301      	adds	r3, #1
 8003966:	b29a      	uxth	r2, r3
 8003968:	4b24      	ldr	r3, [pc, #144]	; (80039fc <updateLookaheadpoints+0xe0>)
 800396a:	801a      	strh	r2, [r3, #0]
			clearDistance30mm();
 800396c:	f7fd fd84 	bl	8001478 <clearDistance30mm>
 8003970:	e021      	b.n	80039b6 <updateLookaheadpoints+0x9a>
		}else if(getDistance30mm() >= 30){
 8003972:	f7fd fd73 	bl	800145c <getDistance30mm>
 8003976:	eeb0 7a40 	vmov.f32	s14, s0
 800397a:	eef3 7a0e 	vmov.f32	s15, #62	; 0x41f00000  30.0
 800397e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003982:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003986:	db16      	blt.n	80039b6 <updateLookaheadpoints+0x9a>
			ref_XYdistance += getDistanceLog(lookaheadpoint_table_idx);
 8003988:	4b1c      	ldr	r3, [pc, #112]	; (80039fc <updateLookaheadpoints+0xe0>)
 800398a:	881b      	ldrh	r3, [r3, #0]
 800398c:	4618      	mov	r0, r3
 800398e:	f7ff fd45 	bl	800341c <getDistanceLog>
 8003992:	eeb0 7a40 	vmov.f32	s14, s0
 8003996:	4b18      	ldr	r3, [pc, #96]	; (80039f8 <updateLookaheadpoints+0xdc>)
 8003998:	edd3 7a00 	vldr	s15, [r3]
 800399c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80039a0:	4b15      	ldr	r3, [pc, #84]	; (80039f8 <updateLookaheadpoints+0xdc>)
 80039a2:	edc3 7a00 	vstr	s15, [r3]
			lookaheadpoint_table_idx++;
 80039a6:	4b15      	ldr	r3, [pc, #84]	; (80039fc <updateLookaheadpoints+0xe0>)
 80039a8:	881b      	ldrh	r3, [r3, #0]
 80039aa:	3301      	adds	r3, #1
 80039ac:	b29a      	uxth	r2, r3
 80039ae:	4b13      	ldr	r3, [pc, #76]	; (80039fc <updateLookaheadpoints+0xe0>)
 80039b0:	801a      	strh	r2, [r3, #0]
			clearDistance30mm();
 80039b2:	f7fd fd61 	bl	8001478 <clearDistance30mm>
		}
		if(lookaheadpoint_table_idx >= getDistanceLogSize()){
 80039b6:	f7ff fbb7 	bl	8003128 <getDistanceLogSize>
 80039ba:	4603      	mov	r3, r0
 80039bc:	461a      	mov	r2, r3
 80039be:	4b0f      	ldr	r3, [pc, #60]	; (80039fc <updateLookaheadpoints+0xe0>)
 80039c0:	881b      	ldrh	r3, [r3, #0]
 80039c2:	429a      	cmp	r2, r3
 80039c4:	d806      	bhi.n	80039d4 <updateLookaheadpoints+0xb8>
			lookaheadpoint_table_idx = getDistanceLogSize() - 1;
 80039c6:	f7ff fbaf 	bl	8003128 <getDistanceLogSize>
 80039ca:	4603      	mov	r3, r0
 80039cc:	3b01      	subs	r3, #1
 80039ce:	b29a      	uxth	r2, r3
 80039d0:	4b0a      	ldr	r3, [pc, #40]	; (80039fc <updateLookaheadpoints+0xe0>)
 80039d2:	801a      	strh	r2, [r3, #0]
		}

		target_X_coordinate = X_table[lookaheadpoint_table_idx];
 80039d4:	4b09      	ldr	r3, [pc, #36]	; (80039fc <updateLookaheadpoints+0xe0>)
 80039d6:	881b      	ldrh	r3, [r3, #0]
 80039d8:	4a09      	ldr	r2, [pc, #36]	; (8003a00 <updateLookaheadpoints+0xe4>)
 80039da:	009b      	lsls	r3, r3, #2
 80039dc:	4413      	add	r3, r2
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4a08      	ldr	r2, [pc, #32]	; (8003a04 <updateLookaheadpoints+0xe8>)
 80039e2:	6013      	str	r3, [r2, #0]
		target_Y_coordinate = Y_table[lookaheadpoint_table_idx];
 80039e4:	4b05      	ldr	r3, [pc, #20]	; (80039fc <updateLookaheadpoints+0xe0>)
 80039e6:	881b      	ldrh	r3, [r3, #0]
 80039e8:	4a07      	ldr	r2, [pc, #28]	; (8003a08 <updateLookaheadpoints+0xec>)
 80039ea:	009b      	lsls	r3, r3, #2
 80039ec:	4413      	add	r3, r2
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4a06      	ldr	r2, [pc, #24]	; (8003a0c <updateLookaheadpoints+0xf0>)
 80039f2:	6013      	str	r3, [r2, #0]

	}
}
 80039f4:	bf00      	nop
 80039f6:	bd80      	pop	{r7, pc}
 80039f8:	20016174 	.word	0x20016174
 80039fc:	20013f70 	.word	0x20013f70
 8003a00:	200100f0 	.word	0x200100f0
 8003a04:	20013f7c 	.word	0x20013f7c
 8003a08:	20012030 	.word	0x20012030
 8003a0c:	20013f80 	.word	0x20013f80

08003a10 <PurepursuitCalculation>:

float PurepursuitCalculation(void)
{
 8003a10:	b5b0      	push	{r4, r5, r7, lr}
 8003a12:	ed2d 8b02 	vpush	{d8}
 8003a16:	b082      	sub	sp, #8
 8003a18:	af00      	add	r7, sp, #0
	static float ang_atan2;
	static float ang_diff;

	float now_theta = getaddTheta30mm();
 8003a1a:	f7fd ff25 	bl	8001868 <getaddTheta30mm>
 8003a1e:	ed87 0a01 	vstr	s0, [r7, #4]

	if(now_theta == 0) now_theta = 0.00001;
 8003a22:	edd7 7a01 	vldr	s15, [r7, #4]
 8003a26:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003a2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a2e:	d101      	bne.n	8003a34 <PurepursuitCalculation+0x24>
 8003a30:	4b4f      	ldr	r3, [pc, #316]	; (8003b70 <PurepursuitCalculation+0x160>)
 8003a32:	607b      	str	r3, [r7, #4]

	ang_atan2 = atan2((target_Y_coordinate - CurrentYcoordinates()) , (target_X_coordinate - CurrentXcoordinates()));
 8003a34:	4b4f      	ldr	r3, [pc, #316]	; (8003b74 <PurepursuitCalculation+0x164>)
 8003a36:	ed93 8a00 	vldr	s16, [r3]
 8003a3a:	f7ff ff01 	bl	8003840 <CurrentYcoordinates>
 8003a3e:	eef0 7a40 	vmov.f32	s15, s0
 8003a42:	ee78 7a67 	vsub.f32	s15, s16, s15
 8003a46:	ee17 0a90 	vmov	r0, s15
 8003a4a:	f7fc fd7d 	bl	8000548 <__aeabi_f2d>
 8003a4e:	4604      	mov	r4, r0
 8003a50:	460d      	mov	r5, r1
 8003a52:	4b49      	ldr	r3, [pc, #292]	; (8003b78 <PurepursuitCalculation+0x168>)
 8003a54:	ed93 8a00 	vldr	s16, [r3]
 8003a58:	f7ff fe84 	bl	8003764 <CurrentXcoordinates>
 8003a5c:	eef0 7a40 	vmov.f32	s15, s0
 8003a60:	ee78 7a67 	vsub.f32	s15, s16, s15
 8003a64:	ee17 0a90 	vmov	r0, s15
 8003a68:	f7fc fd6e 	bl	8000548 <__aeabi_f2d>
 8003a6c:	4602      	mov	r2, r0
 8003a6e:	460b      	mov	r3, r1
 8003a70:	ec43 2b11 	vmov	d1, r2, r3
 8003a74:	ec45 4b10 	vmov	d0, r4, r5
 8003a78:	f007 f9d2 	bl	800ae20 <atan2>
 8003a7c:	ec54 3b10 	vmov	r3, r4, d0
 8003a80:	4618      	mov	r0, r3
 8003a82:	4621      	mov	r1, r4
 8003a84:	f7fd f8b0 	bl	8000be8 <__aeabi_d2f>
 8003a88:	4602      	mov	r2, r0
 8003a8a:	4b3c      	ldr	r3, [pc, #240]	; (8003b7c <PurepursuitCalculation+0x16c>)
 8003a8c:	601a      	str	r2, [r3, #0]

	//atan2- ~ -2

	pre_ang_atan2_diff = pre_ang_atan2 - ang_atan2;
 8003a8e:	4b3c      	ldr	r3, [pc, #240]	; (8003b80 <PurepursuitCalculation+0x170>)
 8003a90:	ed93 7a00 	vldr	s14, [r3]
 8003a94:	4b39      	ldr	r3, [pc, #228]	; (8003b7c <PurepursuitCalculation+0x16c>)
 8003a96:	edd3 7a00 	vldr	s15, [r3]
 8003a9a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003a9e:	4b39      	ldr	r3, [pc, #228]	; (8003b84 <PurepursuitCalculation+0x174>)
 8003aa0:	edc3 7a00 	vstr	s15, [r3]

	if(pre_ang_atan2_diff > PI){//2
 8003aa4:	4b37      	ldr	r3, [pc, #220]	; (8003b84 <PurepursuitCalculation+0x174>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	f7fc fd4d 	bl	8000548 <__aeabi_f2d>
 8003aae:	a32a      	add	r3, pc, #168	; (adr r3, 8003b58 <PurepursuitCalculation+0x148>)
 8003ab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ab4:	f7fd f830 	bl	8000b18 <__aeabi_dcmpgt>
 8003ab8:	4603      	mov	r3, r0
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d012      	beq.n	8003ae4 <PurepursuitCalculation+0xd4>
		ang_atan2 = ang_atan2 + 2*PI;
 8003abe:	4b2f      	ldr	r3, [pc, #188]	; (8003b7c <PurepursuitCalculation+0x16c>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	f7fc fd40 	bl	8000548 <__aeabi_f2d>
 8003ac8:	a325      	add	r3, pc, #148	; (adr r3, 8003b60 <PurepursuitCalculation+0x150>)
 8003aca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ace:	f7fc fbdd 	bl	800028c <__adddf3>
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	460c      	mov	r4, r1
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	4621      	mov	r1, r4
 8003ada:	f7fd f885 	bl	8000be8 <__aeabi_d2f>
 8003ade:	4602      	mov	r2, r0
 8003ae0:	4b26      	ldr	r3, [pc, #152]	; (8003b7c <PurepursuitCalculation+0x16c>)
 8003ae2:	601a      	str	r2, [r3, #0]
	}

	if(pre_ang_atan2_diff < -PI){//--2
 8003ae4:	4b27      	ldr	r3, [pc, #156]	; (8003b84 <PurepursuitCalculation+0x174>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	4618      	mov	r0, r3
 8003aea:	f7fc fd2d 	bl	8000548 <__aeabi_f2d>
 8003aee:	a31e      	add	r3, pc, #120	; (adr r3, 8003b68 <PurepursuitCalculation+0x158>)
 8003af0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003af4:	f7fc fff2 	bl	8000adc <__aeabi_dcmplt>
 8003af8:	4603      	mov	r3, r0
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d012      	beq.n	8003b24 <PurepursuitCalculation+0x114>
		ang_atan2 = ang_atan2 - 2*PI;
 8003afe:	4b1f      	ldr	r3, [pc, #124]	; (8003b7c <PurepursuitCalculation+0x16c>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	4618      	mov	r0, r3
 8003b04:	f7fc fd20 	bl	8000548 <__aeabi_f2d>
 8003b08:	a315      	add	r3, pc, #84	; (adr r3, 8003b60 <PurepursuitCalculation+0x150>)
 8003b0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b0e:	f7fc fbbb 	bl	8000288 <__aeabi_dsub>
 8003b12:	4603      	mov	r3, r0
 8003b14:	460c      	mov	r4, r1
 8003b16:	4618      	mov	r0, r3
 8003b18:	4621      	mov	r1, r4
 8003b1a:	f7fd f865 	bl	8000be8 <__aeabi_d2f>
 8003b1e:	4602      	mov	r2, r0
 8003b20:	4b16      	ldr	r3, [pc, #88]	; (8003b7c <PurepursuitCalculation+0x16c>)
 8003b22:	601a      	str	r2, [r3, #0]
	}

	pre_ang_atan2 = ang_atan2;
 8003b24:	4b15      	ldr	r3, [pc, #84]	; (8003b7c <PurepursuitCalculation+0x16c>)
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	4a15      	ldr	r2, [pc, #84]	; (8003b80 <PurepursuitCalculation+0x170>)
 8003b2a:	6013      	str	r3, [r2, #0]

	ang_diff = ang_atan2 - now_theta;//(rad)
 8003b2c:	4b13      	ldr	r3, [pc, #76]	; (8003b7c <PurepursuitCalculation+0x16c>)
 8003b2e:	ed93 7a00 	vldr	s14, [r3]
 8003b32:	edd7 7a01 	vldr	s15, [r7, #4]
 8003b36:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b3a:	4b13      	ldr	r3, [pc, #76]	; (8003b88 <PurepursuitCalculation+0x178>)
 8003b3c:	edc3 7a00 	vstr	s15, [r3]

	return ang_diff;
 8003b40:	4b11      	ldr	r3, [pc, #68]	; (8003b88 <PurepursuitCalculation+0x178>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	ee07 3a90 	vmov	s15, r3
}
 8003b48:	eeb0 0a67 	vmov.f32	s0, s15
 8003b4c:	3708      	adds	r7, #8
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	ecbd 8b02 	vpop	{d8}
 8003b54:	bdb0      	pop	{r4, r5, r7, pc}
 8003b56:	bf00      	nop
 8003b58:	54411744 	.word	0x54411744
 8003b5c:	400921fb 	.word	0x400921fb
 8003b60:	54411744 	.word	0x54411744
 8003b64:	401921fb 	.word	0x401921fb
 8003b68:	54411744 	.word	0x54411744
 8003b6c:	c00921fb 	.word	0xc00921fb
 8003b70:	3727c5ac 	.word	0x3727c5ac
 8003b74:	20013f80 	.word	0x20013f80
 8003b78:	20013f7c 	.word	0x20013f7c
 8003b7c:	20013f94 	.word	0x20013f94
 8003b80:	20013f74 	.word	0x20013f74
 8003b84:	20013f78 	.word	0x20013f78
 8003b88:	20013f98 	.word	0x20013f98
 8003b8c:	00000000 	.word	0x00000000

08003b90 <calculateVelocityControlFlip>:
float mon_p,mon_i,mon_d = 0;

float mon_current_velocity, mon_diff;

void calculateVelocityControlFlip(void)
{
 8003b90:	b5b0      	push	{r4, r5, r7, lr}
 8003b92:	b088      	sub	sp, #32
 8003b94:	af00      	add	r7, sp, #0
	float p, d;
	static float i;

	float kp = 1500, ki = 20000, kd = 0.0;//kp = 1550, ki = 20000, kd = 0.0;
 8003b96:	4b40      	ldr	r3, [pc, #256]	; (8003c98 <calculateVelocityControlFlip+0x108>)
 8003b98:	61fb      	str	r3, [r7, #28]
 8003b9a:	4b40      	ldr	r3, [pc, #256]	; (8003c9c <calculateVelocityControlFlip+0x10c>)
 8003b9c:	61bb      	str	r3, [r7, #24]
 8003b9e:	f04f 0300 	mov.w	r3, #0
 8003ba2:	617b      	str	r3, [r7, #20]

	float diff = 0.;
 8003ba4:	f04f 0300 	mov.w	r3, #0
 8003ba8:	613b      	str	r3, [r7, #16]
	static float pre_diff = 0.;
	float current_velocity = getCurrentVelocity();
 8003baa:	f000 f8d9 	bl	8003d60 <getCurrentVelocity>
 8003bae:	ed87 0a03 	vstr	s0, [r7, #12]

	if(velocity_control_enable_flag == 1){
 8003bb2:	4b3b      	ldr	r3, [pc, #236]	; (8003ca0 <calculateVelocityControlFlip+0x110>)
 8003bb4:	781b      	ldrb	r3, [r3, #0]
 8003bb6:	2b01      	cmp	r3, #1
 8003bb8:	d163      	bne.n	8003c82 <calculateVelocityControlFlip+0xf2>
		if(i_clear_flag == 1){
 8003bba:	4b3a      	ldr	r3, [pc, #232]	; (8003ca4 <calculateVelocityControlFlip+0x114>)
 8003bbc:	781b      	ldrb	r3, [r3, #0]
 8003bbe:	2b01      	cmp	r3, #1
 8003bc0:	d106      	bne.n	8003bd0 <calculateVelocityControlFlip+0x40>
			i = 0;
 8003bc2:	4b39      	ldr	r3, [pc, #228]	; (8003ca8 <calculateVelocityControlFlip+0x118>)
 8003bc4:	f04f 0200 	mov.w	r2, #0
 8003bc8:	601a      	str	r2, [r3, #0]
			i_clear_flag = 0;
 8003bca:	4b36      	ldr	r3, [pc, #216]	; (8003ca4 <calculateVelocityControlFlip+0x114>)
 8003bcc:	2200      	movs	r2, #0
 8003bce:	701a      	strb	r2, [r3, #0]
		}

		diff = setvariablespeed() - current_velocity;
 8003bd0:	f000 f894 	bl	8003cfc <setvariablespeed>
 8003bd4:	eeb0 7a40 	vmov.f32	s14, s0
 8003bd8:	edd7 7a03 	vldr	s15, [r7, #12]
 8003bdc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003be0:	edc7 7a04 	vstr	s15, [r7, #16]
		//mon_diff = diff;
		p = kp * diff; //P
 8003be4:	ed97 7a07 	vldr	s14, [r7, #28]
 8003be8:	edd7 7a04 	vldr	s15, [r7, #16]
 8003bec:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003bf0:	edc7 7a02 	vstr	s15, [r7, #8]
		i += ki * diff * DELTA_T; //I
 8003bf4:	4b2c      	ldr	r3, [pc, #176]	; (8003ca8 <calculateVelocityControlFlip+0x118>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	f7fc fca5 	bl	8000548 <__aeabi_f2d>
 8003bfe:	4604      	mov	r4, r0
 8003c00:	460d      	mov	r5, r1
 8003c02:	ed97 7a06 	vldr	s14, [r7, #24]
 8003c06:	edd7 7a04 	vldr	s15, [r7, #16]
 8003c0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c0e:	ee17 0a90 	vmov	r0, s15
 8003c12:	f7fc fc99 	bl	8000548 <__aeabi_f2d>
 8003c16:	a31e      	add	r3, pc, #120	; (adr r3, 8003c90 <calculateVelocityControlFlip+0x100>)
 8003c18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c1c:	f7fc fcec 	bl	80005f8 <__aeabi_dmul>
 8003c20:	4602      	mov	r2, r0
 8003c22:	460b      	mov	r3, r1
 8003c24:	4620      	mov	r0, r4
 8003c26:	4629      	mov	r1, r5
 8003c28:	f7fc fb30 	bl	800028c <__adddf3>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	460c      	mov	r4, r1
 8003c30:	4618      	mov	r0, r3
 8003c32:	4621      	mov	r1, r4
 8003c34:	f7fc ffd8 	bl	8000be8 <__aeabi_d2f>
 8003c38:	4602      	mov	r2, r0
 8003c3a:	4b1b      	ldr	r3, [pc, #108]	; (8003ca8 <calculateVelocityControlFlip+0x118>)
 8003c3c:	601a      	str	r2, [r3, #0]
		//d = kd * (diff - pre_diff) / DELTA_T; //D

		pid_plus = p + i;
 8003c3e:	4b1a      	ldr	r3, [pc, #104]	; (8003ca8 <calculateVelocityControlFlip+0x118>)
 8003c40:	ed93 7a00 	vldr	s14, [r3]
 8003c44:	edd7 7a02 	vldr	s15, [r7, #8]
 8003c48:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c4c:	4b17      	ldr	r3, [pc, #92]	; (8003cac <calculateVelocityControlFlip+0x11c>)
 8003c4e:	edc3 7a00 	vstr	s15, [r3]

		mon_p = p;
 8003c52:	4a17      	ldr	r2, [pc, #92]	; (8003cb0 <calculateVelocityControlFlip+0x120>)
 8003c54:	68bb      	ldr	r3, [r7, #8]
 8003c56:	6013      	str	r3, [r2, #0]
		mon_i = i;
 8003c58:	4b13      	ldr	r3, [pc, #76]	; (8003ca8 <calculateVelocityControlFlip+0x118>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4a15      	ldr	r2, [pc, #84]	; (8003cb4 <calculateVelocityControlFlip+0x124>)
 8003c5e:	6013      	str	r3, [r2, #0]
		//mon_d = d;

		//if(i >= 1000) i = 1000;
		//if(i <= -1000) i = -1000;

		velocity_control_term = p + i + d;//PID
 8003c60:	4b11      	ldr	r3, [pc, #68]	; (8003ca8 <calculateVelocityControlFlip+0x118>)
 8003c62:	ed93 7a00 	vldr	s14, [r3]
 8003c66:	edd7 7a02 	vldr	s15, [r7, #8]
 8003c6a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003c6e:	edd7 7a01 	vldr	s15, [r7, #4]
 8003c72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c76:	4b10      	ldr	r3, [pc, #64]	; (8003cb8 <calculateVelocityControlFlip+0x128>)
 8003c78:	edc3 7a00 	vstr	s15, [r3]
			velocity_control_term = p + i + d;
		}*/

		//setMotor(velocity_control_term, velocity_control_term);

		pre_diff = diff;
 8003c7c:	4a0f      	ldr	r2, [pc, #60]	; (8003cbc <calculateVelocityControlFlip+0x12c>)
 8003c7e:	693b      	ldr	r3, [r7, #16]
 8003c80:	6013      	str	r3, [r2, #0]

	}

}
 8003c82:	bf00      	nop
 8003c84:	3720      	adds	r7, #32
 8003c86:	46bd      	mov	sp, r7
 8003c88:	bdb0      	pop	{r4, r5, r7, pc}
 8003c8a:	bf00      	nop
 8003c8c:	f3af 8000 	nop.w
 8003c90:	d2f1a9fc 	.word	0xd2f1a9fc
 8003c94:	3f50624d 	.word	0x3f50624d
 8003c98:	44bb8000 	.word	0x44bb8000
 8003c9c:	469c4000 	.word	0x469c4000
 8003ca0:	20013f9c 	.word	0x20013f9c
 8003ca4:	20013f9d 	.word	0x20013f9d
 8003ca8:	20013fac 	.word	0x20013fac
 8003cac:	2001617c 	.word	0x2001617c
 8003cb0:	2001618c 	.word	0x2001618c
 8003cb4:	20016184 	.word	0x20016184
 8003cb8:	20013fa0 	.word	0x20013fa0
 8003cbc:	20013fb0 	.word	0x20013fb0

08003cc0 <getVelocityControlTerm>:

float getVelocityControlTerm(void)
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	af00      	add	r7, sp, #0
	return velocity_control_term;
 8003cc4:	4b04      	ldr	r3, [pc, #16]	; (8003cd8 <getVelocityControlTerm+0x18>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	ee07 3a90 	vmov	s15, r3
}
 8003ccc:	eeb0 0a67 	vmov.f32	s0, s15
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd6:	4770      	bx	lr
 8003cd8:	20013fa0 	.word	0x20013fa0

08003cdc <setTargetVelocity>:

void setTargetVelocity(float velocity)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	b083      	sub	sp, #12
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	ed87 0a01 	vstr	s0, [r7, #4]
	target_velocity = velocity;
 8003ce6:	4a04      	ldr	r2, [pc, #16]	; (8003cf8 <setTargetVelocity+0x1c>)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6013      	str	r3, [r2, #0]
}
 8003cec:	bf00      	nop
 8003cee:	370c      	adds	r7, #12
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf6:	4770      	bx	lr
 8003cf8:	20013fa4 	.word	0x20013fa4

08003cfc <setvariablespeed>:
{
	target_acceleration = acceleration;
}

float setvariablespeed(void)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	af00      	add	r7, sp, #0
	if(getspeedcount() >= target_velocity){
 8003d00:	f7fd fbca 	bl	8001498 <getspeedcount>
 8003d04:	eeb0 7a40 	vmov.f32	s14, s0
 8003d08:	4b13      	ldr	r3, [pc, #76]	; (8003d58 <setvariablespeed+0x5c>)
 8003d0a:	edd3 7a00 	vldr	s15, [r3]
 8003d0e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003d12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d16:	db04      	blt.n	8003d22 <setvariablespeed+0x26>
		variable_speed = target_velocity;
 8003d18:	4b0f      	ldr	r3, [pc, #60]	; (8003d58 <setvariablespeed+0x5c>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4a0f      	ldr	r2, [pc, #60]	; (8003d5c <setvariablespeed+0x60>)
 8003d1e:	6013      	str	r3, [r2, #0]
 8003d20:	e012      	b.n	8003d48 <setvariablespeed+0x4c>
	}
	else if(getspeedcount() < target_velocity){
 8003d22:	f7fd fbb9 	bl	8001498 <getspeedcount>
 8003d26:	eeb0 7a40 	vmov.f32	s14, s0
 8003d2a:	4b0b      	ldr	r3, [pc, #44]	; (8003d58 <setvariablespeed+0x5c>)
 8003d2c:	edd3 7a00 	vldr	s15, [r3]
 8003d30:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003d34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d38:	d506      	bpl.n	8003d48 <setvariablespeed+0x4c>
		variable_speed = getspeedcount();
 8003d3a:	f7fd fbad 	bl	8001498 <getspeedcount>
 8003d3e:	eef0 7a40 	vmov.f32	s15, s0
 8003d42:	4b06      	ldr	r3, [pc, #24]	; (8003d5c <setvariablespeed+0x60>)
 8003d44:	edc3 7a00 	vstr	s15, [r3]
	}

	return variable_speed;
 8003d48:	4b04      	ldr	r3, [pc, #16]	; (8003d5c <setvariablespeed+0x60>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	ee07 3a90 	vmov	s15, r3
}
 8003d50:	eeb0 0a67 	vmov.f32	s0, s15
 8003d54:	bd80      	pop	{r7, pc}
 8003d56:	bf00      	nop
 8003d58:	20013fa4 	.word	0x20013fa4
 8003d5c:	20013fa8 	.word	0x20013fa8

08003d60 <getCurrentVelocity>:

float getCurrentVelocity(void)
{
 8003d60:	b590      	push	{r4, r7, lr}
 8003d62:	b085      	sub	sp, #20
 8003d64:	af00      	add	r7, sp, #0
	int16_t enc_l = 0, enc_r = 0;
 8003d66:	2300      	movs	r3, #0
 8003d68:	80fb      	strh	r3, [r7, #6]
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	80bb      	strh	r3, [r7, #4]
	getEncoderCnt(&enc_l, &enc_r);
 8003d6e:	1d3a      	adds	r2, r7, #4
 8003d70:	1dbb      	adds	r3, r7, #6
 8003d72:	4611      	mov	r1, r2
 8003d74:	4618      	mov	r0, r3
 8003d76:	f7fd faad 	bl	80012d4 <getEncoderCnt>
	float enc_cnt = (enc_l + enc_r) / 2;
 8003d7a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003d7e:	461a      	mov	r2, r3
 8003d80:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003d84:	4413      	add	r3, r2
 8003d86:	0fda      	lsrs	r2, r3, #31
 8003d88:	4413      	add	r3, r2
 8003d8a:	105b      	asrs	r3, r3, #1
 8003d8c:	ee07 3a90 	vmov	s15, r3
 8003d90:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003d94:	edc7 7a03 	vstr	s15, [r7, #12]

	float current_velocity = VELOCITY_PER_CNT * enc_cnt;
 8003d98:	68f8      	ldr	r0, [r7, #12]
 8003d9a:	f7fc fbd5 	bl	8000548 <__aeabi_f2d>
 8003d9e:	a30d      	add	r3, pc, #52	; (adr r3, 8003dd4 <getCurrentVelocity+0x74>)
 8003da0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003da4:	f7fc fc28 	bl	80005f8 <__aeabi_dmul>
 8003da8:	4603      	mov	r3, r0
 8003daa:	460c      	mov	r4, r1
 8003dac:	4618      	mov	r0, r3
 8003dae:	4621      	mov	r1, r4
 8003db0:	f7fc ff1a 	bl	8000be8 <__aeabi_d2f>
 8003db4:	4603      	mov	r3, r0
 8003db6:	60bb      	str	r3, [r7, #8]
	mon_current_velocity = current_velocity;
 8003db8:	4a05      	ldr	r2, [pc, #20]	; (8003dd0 <getCurrentVelocity+0x70>)
 8003dba:	68bb      	ldr	r3, [r7, #8]
 8003dbc:	6013      	str	r3, [r2, #0]

	return current_velocity;
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	ee07 3a90 	vmov	s15, r3
}
 8003dc4:	eeb0 0a67 	vmov.f32	s0, s15
 8003dc8:	3714      	adds	r7, #20
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	bd90      	pop	{r4, r7, pc}
 8003dce:	bf00      	nop
 8003dd0:	20016180 	.word	0x20016180
 8003dd4:	2df331e5 	.word	0x2df331e5
 8003dd8:	3f878fcc 	.word	0x3f878fcc

08003ddc <getTargetVelocity>:

float getTargetVelocity()
{
 8003ddc:	b480      	push	{r7}
 8003dde:	af00      	add	r7, sp, #0
	return target_velocity;
 8003de0:	4b04      	ldr	r3, [pc, #16]	; (8003df4 <getTargetVelocity+0x18>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	ee07 3a90 	vmov	s15, r3
}
 8003de8:	eeb0 0a67 	vmov.f32	s0, s15
 8003dec:	46bd      	mov	sp, r7
 8003dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df2:	4770      	bx	lr
 8003df4:	20013fa4 	.word	0x20013fa4

08003df8 <startVelocityControl>:
{
	return pid_plus;
}

void startVelocityControl(void)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	af00      	add	r7, sp, #0
	velocity_control_enable_flag = 1;
 8003dfc:	4b05      	ldr	r3, [pc, #20]	; (8003e14 <startVelocityControl+0x1c>)
 8003dfe:	2201      	movs	r2, #1
 8003e00:	701a      	strb	r2, [r3, #0]
	i_clear_flag = 1;
 8003e02:	4b05      	ldr	r3, [pc, #20]	; (8003e18 <startVelocityControl+0x20>)
 8003e04:	2201      	movs	r2, #1
 8003e06:	701a      	strb	r2, [r3, #0]
}
 8003e08:	bf00      	nop
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e10:	4770      	bx	lr
 8003e12:	bf00      	nop
 8003e14:	20013f9c 	.word	0x20013f9c
 8003e18:	20013f9d 	.word	0x20013f9d

08003e1c <stopVelocityControl>:

void stopVelocityControl(void)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	af00      	add	r7, sp, #0
	velocity_control_enable_flag = 0;
 8003e20:	4b03      	ldr	r3, [pc, #12]	; (8003e30 <stopVelocityControl+0x14>)
 8003e22:	2200      	movs	r2, #0
 8003e24:	701a      	strb	r2, [r3, #0]
}
 8003e26:	bf00      	nop
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2e:	4770      	bx	lr
 8003e30:	20013f9c 	.word	0x20013f9c

08003e34 <setClearFlagOfVelocityControlI>:

void setClearFlagOfVelocityControlI(void)
{
 8003e34:	b480      	push	{r7}
 8003e36:	af00      	add	r7, sp, #0
	i_clear_flag = 1;
 8003e38:	4b03      	ldr	r3, [pc, #12]	; (8003e48 <setClearFlagOfVelocityControlI+0x14>)
 8003e3a:	2201      	movs	r2, #1
 8003e3c:	701a      	strb	r2, [r3, #0]
}
 8003e3e:	bf00      	nop
 8003e40:	46bd      	mov	sp, r7
 8003e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e46:	4770      	bx	lr
 8003e48:	20013f9d 	.word	0x20013f9d

08003e4c <__io_putchar>:
	#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
	#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /*__GNUC__*/

PUTCHAR_PROTOTYPE{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b082      	sub	sp, #8
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, 0xFFFF);
 8003e54:	1d39      	adds	r1, r7, #4
 8003e56:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003e5a:	2201      	movs	r2, #1
 8003e5c:	4803      	ldr	r0, [pc, #12]	; (8003e6c <__io_putchar+0x20>)
 8003e5e:	f006 faf4 	bl	800a44a <HAL_UART_Transmit>
	return ch;
 8003e62:	687b      	ldr	r3, [r7, #4]
}
 8003e64:	4618      	mov	r0, r3
 8003e66:	3708      	adds	r7, #8
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	bd80      	pop	{r7, pc}
 8003e6c:	2001628c 	.word	0x2001628c

08003e70 <HAL_TIM_PeriodElapsedCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b082      	sub	sp, #8
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
   if(htim->Instance == TIM6){//1ms
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4a1a      	ldr	r2, [pc, #104]	; (8003ee8 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d121      	bne.n	8003ec6 <HAL_TIM_PeriodElapsedCallback+0x56>
      timer++;
 8003e82:	4b1a      	ldr	r3, [pc, #104]	; (8003eec <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	3301      	adds	r3, #1
 8003e88:	4a18      	ldr	r2, [pc, #96]	; (8003eec <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8003e8a:	6013      	str	r3, [r2, #0]
      timer2++;
 8003e8c:	4b18      	ldr	r3, [pc, #96]	; (8003ef0 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	3301      	adds	r3, #1
 8003e92:	4a17      	ldr	r2, [pc, #92]	; (8003ef0 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8003e94:	6013      	str	r3, [r2, #0]

      updateEncoderCnt();
 8003e96:	f7fd f943 	bl	8001120 <updateEncoderCnt>
      updateIMUValue();
 8003e9a:	f7fd fbcd 	bl	8001638 <updateIMUValue>
      updateAnalogSensor();
 8003e9e:	f7fe fc49 	bl	8002734 <updateAnalogSensor>

      calculateLineFollowingTermFlip();
 8003ea2:	f7fd ff75 	bl	8001d90 <calculateLineFollowingTermFlip>
      calculateVelocityControlFlip();
 8003ea6:	f7ff fe73 	bl	8003b90 <calculateVelocityControlFlip>
      calculateAngleControlFlip();
 8003eaa:	f7fd f86d 	bl	8000f88 <calculateAngleControlFlip>
      lineTraceFlip();
 8003eae:	f7fe f8ef 	bl	8002090 <lineTraceFlip>
      runningFlip();
 8003eb2:	f001 fbdf 	bl	8005674 <runningFlip>
      motorCtrlFlip();
 8003eb6:	f001 f8fb 	bl	80050b0 <motorCtrlFlip>
      suctionmotorCtrlFlip();
 8003eba:	f001 f95d 	bl	8005178 <suctionmotorCtrlFlip>
      updateSideSensorStatus();
 8003ebe:	f001 f9c9 	bl	8005254 <updateSideSensorStatus>

      checkCourseOut();
 8003ec2:	f7fe f9bd 	bl	8002240 <checkCourseOut>

      //resetEncoderCnt();
   }

   if(htim->Instance == TIM7){//0.1ms
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4a0a      	ldr	r2, [pc, #40]	; (8003ef4 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8003ecc:	4293      	cmp	r3, r2
 8003ece:	d106      	bne.n	8003ede <HAL_TIM_PeriodElapsedCallback+0x6e>
	   timer1++;
 8003ed0:	4b09      	ldr	r3, [pc, #36]	; (8003ef8 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	3301      	adds	r3, #1
 8003ed6:	4a08      	ldr	r2, [pc, #32]	; (8003ef8 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8003ed8:	6013      	str	r3, [r2, #0]

	   storeAnalogSensorBuffer();
 8003eda:	f7fe fa35 	bl	8002348 <storeAnalogSensorBuffer>

   }
}
 8003ede:	bf00      	nop
 8003ee0:	3708      	adds	r7, #8
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	bd80      	pop	{r7, pc}
 8003ee6:	bf00      	nop
 8003ee8:	40001000 	.word	0x40001000
 8003eec:	20016190 	.word	0x20016190
 8003ef0:	200161d8 	.word	0x200161d8
 8003ef4:	40001400 	.word	0x40001400
 8003ef8:	200163b0 	.word	0x200163b0

08003efc <init>:

void init(void)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	af00      	add	r7, sp, #0
	  initADC();
 8003f00:	f7fe fa0c 	bl	800231c <initADC>
	  initEncoder();
 8003f04:	f7fd f8ee 	bl	80010e4 <initEncoder>
	  initLog();
 8003f08:	f7fe fffc 	bl	8002f04 <initLog>
	  initGyro();
 8003f0c:	f7fd fb84 	bl	8001618 <initGyro>

	  HAL_TIM_Base_Start_IT(&htim6);
 8003f10:	4809      	ldr	r0, [pc, #36]	; (8003f38 <init+0x3c>)
 8003f12:	f005 fba8 	bl	8009666 <HAL_TIM_Base_Start_IT>
	  HAL_TIM_Base_Start_IT(&htim7);
 8003f16:	4809      	ldr	r0, [pc, #36]	; (8003f3c <init+0x40>)
 8003f18:	f005 fba5 	bl	8009666 <HAL_TIM_Base_Start_IT>

	  initMotor();
 8003f1c:	f001 f8b0 	bl	8005080 <initMotor>

	  setLED('R');
 8003f20:	2052      	movs	r0, #82	; 0x52
 8003f22:	f7fd fccb 	bl	80018bc <setLED>

	  sensorCalibration();
 8003f26:	f7fe fdf7 	bl	8002b18 <sensorCalibration>

	  HAL_Delay(1000);
 8003f2a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003f2e:	f002 fc5b 	bl	80067e8 <HAL_Delay>

}
 8003f32:	bf00      	nop
 8003f34:	bd80      	pop	{r7, pc}
 8003f36:	bf00      	nop
 8003f38:	2001632c 	.word	0x2001632c
 8003f3c:	20016414 	.word	0x20016414

08003f40 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003f40:	b590      	push	{r4, r7, lr}
 8003f42:	b083      	sub	sp, #12
 8003f44:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003f46:	f002 fbdd 	bl	8006704 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003f4a:	f000 fb47 	bl	80045dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003f4e:	f000 ffd5 	bl	8004efc <MX_GPIO_Init>
  MX_DMA_Init();
 8003f52:	f000 ffab 	bl	8004eac <MX_DMA_Init>
  MX_TIM1_Init();
 8003f56:	f000 fd5b 	bl	8004a10 <MX_TIM1_Init>
  MX_TIM3_Init();
 8003f5a:	f000 fddb 	bl	8004b14 <MX_TIM3_Init>
  MX_TIM4_Init();
 8003f5e:	f000 fe2d 	bl	8004bbc <MX_TIM4_Init>
  MX_TIM8_Init();
 8003f62:	f000 fee9 	bl	8004d38 <MX_TIM8_Init>
  MX_ADC1_Init();
 8003f66:	f000 fba3 	bl	80046b0 <MX_ADC1_Init>
  MX_I2C1_Init();
 8003f6a:	f000 fced 	bl	8004948 <MX_I2C1_Init>
  MX_SPI3_Init();
 8003f6e:	f000 fd19 	bl	80049a4 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 8003f72:	f000 ff71 	bl	8004e58 <MX_USART1_UART_Init>
  MX_TIM6_Init();
 8003f76:	f000 fe75 	bl	8004c64 <MX_TIM6_Init>
  MX_TIM7_Init();
 8003f7a:	f000 fea9 	bl	8004cd0 <MX_TIM7_Init>
  MX_ADC2_Init();
 8003f7e:	f000 fbf7 	bl	8004770 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */

  init();
 8003f82:	f7ff ffbb 	bl	8003efc <init>

  bool running_flag = false;
 8003f86:	2300      	movs	r3, #0
 8003f88:	71fb      	strb	r3, [r7, #7]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(getSwitchStatus('L') == 1 && sw == 0){     //D5         sw3
 8003f8a:	204c      	movs	r0, #76	; 0x4c
 8003f8c:	f002 faac 	bl	80064e8 <getSwitchStatus>
 8003f90:	4603      	mov	r3, r0
 8003f92:	2b01      	cmp	r3, #1
 8003f94:	d109      	bne.n	8003faa <main+0x6a>
 8003f96:	4bc3      	ldr	r3, [pc, #780]	; (80042a4 <main+0x364>)
 8003f98:	881b      	ldrh	r3, [r3, #0]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d105      	bne.n	8003faa <main+0x6a>
		  timer = 0;
 8003f9e:	4bc2      	ldr	r3, [pc, #776]	; (80042a8 <main+0x368>)
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	601a      	str	r2, [r3, #0]
		  sw = 1;
 8003fa4:	4bbf      	ldr	r3, [pc, #764]	; (80042a4 <main+0x364>)
 8003fa6:	2201      	movs	r2, #1
 8003fa8:	801a      	strh	r2, [r3, #0]
	  }
	  if(getSwitchStatus('L') == 1 && timer > 20 && sw == 1){
 8003faa:	204c      	movs	r0, #76	; 0x4c
 8003fac:	f002 fa9c 	bl	80064e8 <getSwitchStatus>
 8003fb0:	4603      	mov	r3, r0
 8003fb2:	2b01      	cmp	r3, #1
 8003fb4:	d10a      	bne.n	8003fcc <main+0x8c>
 8003fb6:	4bbc      	ldr	r3, [pc, #752]	; (80042a8 <main+0x368>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	2b14      	cmp	r3, #20
 8003fbc:	d906      	bls.n	8003fcc <main+0x8c>
 8003fbe:	4bb9      	ldr	r3, [pc, #740]	; (80042a4 <main+0x364>)
 8003fc0:	881b      	ldrh	r3, [r3, #0]
 8003fc2:	2b01      	cmp	r3, #1
 8003fc4:	d102      	bne.n	8003fcc <main+0x8c>
		  sw = 2;
 8003fc6:	4bb7      	ldr	r3, [pc, #732]	; (80042a4 <main+0x364>)
 8003fc8:	2202      	movs	r2, #2
 8003fca:	801a      	strh	r2, [r3, #0]
	  }
	  if(timer > 40 && sw == 1){
 8003fcc:	4bb6      	ldr	r3, [pc, #728]	; (80042a8 <main+0x368>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	2b28      	cmp	r3, #40	; 0x28
 8003fd2:	d906      	bls.n	8003fe2 <main+0xa2>
 8003fd4:	4bb3      	ldr	r3, [pc, #716]	; (80042a4 <main+0x364>)
 8003fd6:	881b      	ldrh	r3, [r3, #0]
 8003fd8:	2b01      	cmp	r3, #1
 8003fda:	d102      	bne.n	8003fe2 <main+0xa2>
		  sw = 0;
 8003fdc:	4bb1      	ldr	r3, [pc, #708]	; (80042a4 <main+0x364>)
 8003fde:	2200      	movs	r2, #0
 8003fe0:	801a      	strh	r2, [r3, #0]
	  }
	  if(getSwitchStatus('L') == 0 && sw == 2){
 8003fe2:	204c      	movs	r0, #76	; 0x4c
 8003fe4:	f002 fa80 	bl	80064e8 <getSwitchStatus>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d10c      	bne.n	8004008 <main+0xc8>
 8003fee:	4bad      	ldr	r3, [pc, #692]	; (80042a4 <main+0x364>)
 8003ff0:	881b      	ldrh	r3, [r3, #0]
 8003ff2:	2b02      	cmp	r3, #2
 8003ff4:	d108      	bne.n	8004008 <main+0xc8>
		  //mode_selector++;
		  soiya++;
 8003ff6:	4bad      	ldr	r3, [pc, #692]	; (80042ac <main+0x36c>)
 8003ff8:	881b      	ldrh	r3, [r3, #0]
 8003ffa:	3301      	adds	r3, #1
 8003ffc:	b29a      	uxth	r2, r3
 8003ffe:	4bab      	ldr	r3, [pc, #684]	; (80042ac <main+0x36c>)
 8004000:	801a      	strh	r2, [r3, #0]
		  sw = 0;
 8004002:	4ba8      	ldr	r3, [pc, #672]	; (80042a4 <main+0x364>)
 8004004:	2200      	movs	r2, #0
 8004006:	801a      	strh	r2, [r3, #0]
	  }

	  if(getSwitchStatus('R') == 1 && sw2 == 0){     //D4         sw2
 8004008:	2052      	movs	r0, #82	; 0x52
 800400a:	f002 fa6d 	bl	80064e8 <getSwitchStatus>
 800400e:	4603      	mov	r3, r0
 8004010:	2b01      	cmp	r3, #1
 8004012:	d109      	bne.n	8004028 <main+0xe8>
 8004014:	4ba6      	ldr	r3, [pc, #664]	; (80042b0 <main+0x370>)
 8004016:	881b      	ldrh	r3, [r3, #0]
 8004018:	2b00      	cmp	r3, #0
 800401a:	d105      	bne.n	8004028 <main+0xe8>
	  	  timer = 0;
 800401c:	4ba2      	ldr	r3, [pc, #648]	; (80042a8 <main+0x368>)
 800401e:	2200      	movs	r2, #0
 8004020:	601a      	str	r2, [r3, #0]
	  	  sw2 = 1;
 8004022:	4ba3      	ldr	r3, [pc, #652]	; (80042b0 <main+0x370>)
 8004024:	2201      	movs	r2, #1
 8004026:	801a      	strh	r2, [r3, #0]
	  }
	  if(getSwitchStatus('R') == 1 && timer > 20 && sw2 == 1){
 8004028:	2052      	movs	r0, #82	; 0x52
 800402a:	f002 fa5d 	bl	80064e8 <getSwitchStatus>
 800402e:	4603      	mov	r3, r0
 8004030:	2b01      	cmp	r3, #1
 8004032:	d10a      	bne.n	800404a <main+0x10a>
 8004034:	4b9c      	ldr	r3, [pc, #624]	; (80042a8 <main+0x368>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	2b14      	cmp	r3, #20
 800403a:	d906      	bls.n	800404a <main+0x10a>
 800403c:	4b9c      	ldr	r3, [pc, #624]	; (80042b0 <main+0x370>)
 800403e:	881b      	ldrh	r3, [r3, #0]
 8004040:	2b01      	cmp	r3, #1
 8004042:	d102      	bne.n	800404a <main+0x10a>
	  	  sw2 = 2;
 8004044:	4b9a      	ldr	r3, [pc, #616]	; (80042b0 <main+0x370>)
 8004046:	2202      	movs	r2, #2
 8004048:	801a      	strh	r2, [r3, #0]
	  }
	  if(timer > 40 && sw2 == 1){
 800404a:	4b97      	ldr	r3, [pc, #604]	; (80042a8 <main+0x368>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	2b28      	cmp	r3, #40	; 0x28
 8004050:	d906      	bls.n	8004060 <main+0x120>
 8004052:	4b97      	ldr	r3, [pc, #604]	; (80042b0 <main+0x370>)
 8004054:	881b      	ldrh	r3, [r3, #0]
 8004056:	2b01      	cmp	r3, #1
 8004058:	d102      	bne.n	8004060 <main+0x120>
	  	  sw2 = 0;
 800405a:	4b95      	ldr	r3, [pc, #596]	; (80042b0 <main+0x370>)
 800405c:	2200      	movs	r2, #0
 800405e:	801a      	strh	r2, [r3, #0]
	  }
	  if(getSwitchStatus('R') == 0 && sw2 == 2){
 8004060:	2052      	movs	r0, #82	; 0x52
 8004062:	f002 fa41 	bl	80064e8 <getSwitchStatus>
 8004066:	4603      	mov	r3, r0
 8004068:	2b00      	cmp	r3, #0
 800406a:	d10c      	bne.n	8004086 <main+0x146>
 800406c:	4b90      	ldr	r3, [pc, #576]	; (80042b0 <main+0x370>)
 800406e:	881b      	ldrh	r3, [r3, #0]
 8004070:	2b02      	cmp	r3, #2
 8004072:	d108      	bne.n	8004086 <main+0x146>
	  	  cnt++;
 8004074:	4b8f      	ldr	r3, [pc, #572]	; (80042b4 <main+0x374>)
 8004076:	881b      	ldrh	r3, [r3, #0]
 8004078:	3301      	adds	r3, #1
 800407a:	b29a      	uxth	r2, r3
 800407c:	4b8d      	ldr	r3, [pc, #564]	; (80042b4 <main+0x374>)
 800407e:	801a      	strh	r2, [r3, #0]
	  	  sw2 = 0;
 8004080:	4b8b      	ldr	r3, [pc, #556]	; (80042b0 <main+0x370>)
 8004082:	2200      	movs	r2, #0
 8004084:	801a      	strh	r2, [r3, #0]
	  }

	  if(cnt >= 2){
 8004086:	4b8b      	ldr	r3, [pc, #556]	; (80042b4 <main+0x374>)
 8004088:	881b      	ldrh	r3, [r3, #0]
 800408a:	2b01      	cmp	r3, #1
 800408c:	d902      	bls.n	8004094 <main+0x154>
		  cnt = 0;
 800408e:	4b89      	ldr	r3, [pc, #548]	; (80042b4 <main+0x374>)
 8004090:	2200      	movs	r2, #0
 8004092:	801a      	strh	r2, [r3, #0]
	  }


	  if(cnt >= 1){
 8004094:	4b87      	ldr	r3, [pc, #540]	; (80042b4 <main+0x374>)
 8004096:	881b      	ldrh	r3, [r3, #0]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d00b      	beq.n	80040b4 <main+0x174>
		  HAL_Delay(1000);
 800409c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80040a0:	f002 fba2 	bl	80067e8 <HAL_Delay>
		  running_flag = true;
 80040a4:	2301      	movs	r3, #1
 80040a6:	71fb      	strb	r3, [r7, #7]
		  timer2 = 0;
 80040a8:	4b83      	ldr	r3, [pc, #524]	; (80042b8 <main+0x378>)
 80040aa:	2200      	movs	r2, #0
 80040ac:	601a      	str	r2, [r3, #0]
		  cnt = 0;
 80040ae:	4b81      	ldr	r3, [pc, #516]	; (80042b4 <main+0x374>)
 80040b0:	2200      	movs	r2, #0
 80040b2:	801a      	strh	r2, [r3, #0]
		  running();
		  //setMotor(500, 500);
		  //while(1);
	  }*/

	  if(running_flag == false){
 80040b4:	79fb      	ldrb	r3, [r7, #7]
 80040b6:	f083 0301 	eor.w	r3, r3, #1
 80040ba:	b2db      	uxtb	r3, r3
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d003      	beq.n	80040c8 <main+0x188>
		  stopLineTrace();
 80040c0:	f7fe f8ac 	bl	800221c <stopLineTrace>
		  stopVelocityControl();
 80040c4:	f7ff feaa 	bl	8003e1c <stopVelocityControl>
	  }

	  if(getgoalStatus() == true){//goal
 80040c8:	f001 fdd8 	bl	8005c7c <getgoalStatus>
 80040cc:	4603      	mov	r3, r0
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d007      	beq.n	80040e2 <main+0x1a2>
		  running_flag = false;
 80040d2:	2300      	movs	r3, #0
 80040d4:	71fb      	strb	r3, [r7, #7]
		  cnt = 0;
 80040d6:	4b77      	ldr	r3, [pc, #476]	; (80042b4 <main+0x374>)
 80040d8:	2200      	movs	r2, #0
 80040da:	801a      	strh	r2, [r3, #0]
		  setsuctionMotor(0);
 80040dc:	2000      	movs	r0, #0
 80040de:	f001 f89b 	bl	8005218 <setsuctionMotor>
	  /*if(isTargetDistance(10) == true){
		  cnt2++;
		  clearDistance10mm();
	  }*/

	  if(soiya >= 14){
 80040e2:	4b72      	ldr	r3, [pc, #456]	; (80042ac <main+0x36c>)
 80040e4:	881b      	ldrh	r3, [r3, #0]
 80040e6:	2b0d      	cmp	r3, #13
 80040e8:	d902      	bls.n	80040f0 <main+0x1b0>
		  soiya = 0;
 80040ea:	4b70      	ldr	r3, [pc, #448]	; (80042ac <main+0x36c>)
 80040ec:	2200      	movs	r2, #0
 80040ee:	801a      	strh	r2, [r3, #0]
	  }

	  switch(soiya){
 80040f0:	4b6e      	ldr	r3, [pc, #440]	; (80042ac <main+0x36c>)
 80040f2:	881b      	ldrh	r3, [r3, #0]
 80040f4:	2b0d      	cmp	r3, #13
 80040f6:	f200 824b 	bhi.w	8004590 <main+0x650>
 80040fa:	a201      	add	r2, pc, #4	; (adr r2, 8004100 <main+0x1c0>)
 80040fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004100:	08004139 	.word	0x08004139
 8004104:	08004165 	.word	0x08004165
 8004108:	08004183 	.word	0x08004183
 800410c:	080041c7 	.word	0x080041c7
 8004110:	0800420b 	.word	0x0800420b
 8004114:	0800424f 	.word	0x0800424f
 8004118:	080042d1 	.word	0x080042d1
 800411c:	08004325 	.word	0x08004325
 8004120:	08004379 	.word	0x08004379
 8004124:	080043cd 	.word	0x080043cd
 8004128:	08004421 	.word	0x08004421
 800412c:	08004475 	.word	0x08004475
 8004130:	080044c9 	.word	0x080044c9
 8004134:	0800451b 	.word	0x0800451b

			  case 0:
				  setLED('W');
 8004138:	2057      	movs	r0, #87	; 0x57
 800413a:	f7fd fbbf 	bl	80018bc <setLED>
				  setLED2('R');
 800413e:	2052      	movs	r0, #82	; 0x52
 8004140:	f7fd fc8a 	bl	8001a58 <setLED2>
				  printf("0\r\n");
 8004144:	485d      	ldr	r0, [pc, #372]	; (80042bc <main+0x37c>)
 8004146:	f008 ffad 	bl	800d0a4 <puts>

				  if(running_flag == true){
 800414a:	79fb      	ldrb	r3, [r7, #7]
 800414c:	2b00      	cmp	r3, #0
 800414e:	f000 8221 	beq.w	8004594 <main+0x654>

				  		  //setsuctionMotor(500);
					      setRunMode(2);
 8004152:	2002      	movs	r0, #2
 8004154:	f001 f8a8 	bl	80052a8 <setRunMode>
					      runningInit();
 8004158:	f001 fb90 	bl	800587c <runningInit>
					      soiya = 13;
 800415c:	4b53      	ldr	r3, [pc, #332]	; (80042ac <main+0x36c>)
 800415e:	220d      	movs	r2, #13
 8004160:	801a      	strh	r2, [r3, #0]
				  }

				  break;
 8004162:	e217      	b.n	8004594 <main+0x654>

			  case 1:
				  setLED('G');
 8004164:	2047      	movs	r0, #71	; 0x47
 8004166:	f7fd fba9 	bl	80018bc <setLED>
				  setLED2('G');
 800416a:	2047      	movs	r0, #71	; 0x47
 800416c:	f7fd fc74 	bl	8001a58 <setLED2>

				  if(running_flag == true){
 8004170:	79fb      	ldrb	r3, [r7, #7]
 8004172:	2b00      	cmp	r3, #0
 8004174:	f000 8210 	beq.w	8004598 <main+0x658>

					  setsuctionMotor(500);
 8004178:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800417c:	f001 f84c 	bl	8005218 <setsuctionMotor>
						  HAL_Delay(1500);

						  running();*/
				  }

				  break;
 8004180:	e20a      	b.n	8004598 <main+0x658>

			  case 2:
				  setLED('Y');
 8004182:	2059      	movs	r0, #89	; 0x59
 8004184:	f7fd fb9a 	bl	80018bc <setLED>
				  setLED2('R');
 8004188:	2052      	movs	r0, #82	; 0x52
 800418a:	f7fd fc65 	bl	8001a58 <setLED2>

				  if(running_flag == true){
 800418e:	79fb      	ldrb	r3, [r7, #7]
 8004190:	2b00      	cmp	r3, #0
 8004192:	f000 8203 	beq.w	800459c <main+0x65c>
						  //startLineTrace();

					      clearspeedcount();
 8004196:	f7fd f9b3 	bl	8001500 <clearspeedcount>

					      IMU_average();
 800419a:	f7fd fb21 	bl	80017e0 <IMU_average>

					      setRunMode(1);
 800419e:	2001      	movs	r0, #1
 80041a0:	f001 f882 	bl	80052a8 <setRunMode>

					      setVelocityRange(1.5, 1.5);
 80041a4:	eef7 0a08 	vmov.f32	s1, #120	; 0x3fc00000  1.5
 80041a8:	eeb7 0a08 	vmov.f32	s0, #120	; 0x3fc00000  1.5
 80041ac:	f001 fd7e 	bl	8005cac <setVelocityRange>

						  setsuctionMotor(500);
 80041b0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80041b4:	f001 f830 	bl	8005218 <setsuctionMotor>

						  HAL_Delay(1000);
 80041b8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80041bc:	f002 fb14 	bl	80067e8 <HAL_Delay>

						  running();
 80041c0:	f001 f958 	bl	8005474 <running>
				  }

				  break;
 80041c4:	e1ea      	b.n	800459c <main+0x65c>

			  case 3:
				  setLED('Y');
 80041c6:	2059      	movs	r0, #89	; 0x59
 80041c8:	f7fd fb78 	bl	80018bc <setLED>
				  setLED2('G');
 80041cc:	2047      	movs	r0, #71	; 0x47
 80041ce:	f7fd fc43 	bl	8001a58 <setLED2>

				  if(running_flag == true){
 80041d2:	79fb      	ldrb	r3, [r7, #7]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	f000 81e3 	beq.w	80045a0 <main+0x660>
						  //startLineTrace();

						  clearspeedcount();
 80041da:	f7fd f991 	bl	8001500 <clearspeedcount>

						  IMU_average();
 80041de:	f7fd faff 	bl	80017e0 <IMU_average>

						  setRunMode(1);
 80041e2:	2001      	movs	r0, #1
 80041e4:	f001 f860 	bl	80052a8 <setRunMode>

						  setVelocityRange(2.2, 2.2);
 80041e8:	eddf 0a35 	vldr	s1, [pc, #212]	; 80042c0 <main+0x380>
 80041ec:	ed9f 0a34 	vldr	s0, [pc, #208]	; 80042c0 <main+0x380>
 80041f0:	f001 fd5c 	bl	8005cac <setVelocityRange>

						  setsuctionMotor(500);
 80041f4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80041f8:	f001 f80e 	bl	8005218 <setsuctionMotor>

						  HAL_Delay(1000);
 80041fc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004200:	f002 faf2 	bl	80067e8 <HAL_Delay>

						  running();
 8004204:	f001 f936 	bl	8005474 <running>
				  }

				  break;
 8004208:	e1ca      	b.n	80045a0 <main+0x660>

			  case 4:
				  setLED('C');
 800420a:	2043      	movs	r0, #67	; 0x43
 800420c:	f7fd fb56 	bl	80018bc <setLED>
				  setLED2('R');
 8004210:	2052      	movs	r0, #82	; 0x52
 8004212:	f7fd fc21 	bl	8001a58 <setLED2>

				  if(running_flag == true){
 8004216:	79fb      	ldrb	r3, [r7, #7]
 8004218:	2b00      	cmp	r3, #0
 800421a:	f000 81c3 	beq.w	80045a4 <main+0x664>
						  //setVelocityRange(0, 0);
						  //startLineTrace();

					      clearspeedcount();
 800421e:	f7fd f96f 	bl	8001500 <clearspeedcount>

					      IMU_average();
 8004222:	f7fd fadd 	bl	80017e0 <IMU_average>

					      setRunMode(5);
 8004226:	2005      	movs	r0, #5
 8004228:	f001 f83e 	bl	80052a8 <setRunMode>

					      setVelocityRange(1.5, 1.5);
 800422c:	eef7 0a08 	vmov.f32	s1, #120	; 0x3fc00000  1.5
 8004230:	eeb7 0a08 	vmov.f32	s0, #120	; 0x3fc00000  1.5
 8004234:	f001 fd3a 	bl	8005cac <setVelocityRange>

						  setsuctionMotor(500);
 8004238:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800423c:	f000 ffec 	bl	8005218 <setsuctionMotor>

						  HAL_Delay(1500);
 8004240:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8004244:	f002 fad0 	bl	80067e8 <HAL_Delay>

						  running();
 8004248:	f001 f914 	bl	8005474 <running>
				  }

				  break;
 800424c:	e1aa      	b.n	80045a4 <main+0x664>

			  case 5:
				  setLED('C');
 800424e:	2043      	movs	r0, #67	; 0x43
 8004250:	f7fd fb34 	bl	80018bc <setLED>
				  setLED2('G');
 8004254:	2047      	movs	r0, #71	; 0x47
 8004256:	f7fd fbff 	bl	8001a58 <setLED2>

				  if(running_flag == true){
 800425a:	79fb      	ldrb	r3, [r7, #7]
 800425c:	2b00      	cmp	r3, #0
 800425e:	f000 81a3 	beq.w	80045a8 <main+0x668>
						  //setVelocityRange(0, 0);
						  //startLineTrace();

						  clearspeedcount();
 8004262:	f7fd f94d 	bl	8001500 <clearspeedcount>

						  setRunMode(2);
 8004266:	2002      	movs	r0, #2
 8004268:	f001 f81e 	bl	80052a8 <setRunMode>

						  setVelocityRange(2.5, 5.0);//change
 800426c:	eef1 0a04 	vmov.f32	s1, #20	; 0x40a00000  5.0
 8004270:	eeb0 0a04 	vmov.f32	s0, #4	; 0x40200000  2.5
 8004274:	f001 fd1a 	bl	8005cac <setVelocityRange>
						  setAccDec(7, 3);
 8004278:	eef0 0a08 	vmov.f32	s1, #8	; 0x40400000  3.0
 800427c:	eeb1 0a0c 	vmov.f32	s0, #28	; 0x40e00000  7.0
 8004280:	f001 fd2c 	bl	8005cdc <setAccDec>
						  setStraightRadius(1000); //Do Not Change
 8004284:	ed9f 0a11 	vldr	s0, [pc, #68]	; 80042cc <main+0x38c>
 8004288:	f001 fd40 	bl	8005d0c <setStraightRadius>

						  setsuctionMotor(500);
 800428c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004290:	f000 ffc2 	bl	8005218 <setsuctionMotor>

						  HAL_Delay(1500);
 8004294:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8004298:	f002 faa6 	bl	80067e8 <HAL_Delay>

						  running();
 800429c:	f001 f8ea 	bl	8005474 <running>
				  }

				  break;
 80042a0:	e182      	b.n	80045a8 <main+0x668>
 80042a2:	bf00      	nop
 80042a4:	200163ac 	.word	0x200163ac
 80042a8:	20016190 	.word	0x20016190
 80042ac:	20013fb6 	.word	0x20013fb6
 80042b0:	20013fb4 	.word	0x20013fb4
 80042b4:	20016230 	.word	0x20016230
 80042b8:	200161d8 	.word	0x200161d8
 80042bc:	080107c0 	.word	0x080107c0
 80042c0:	400ccccd 	.word	0x400ccccd
 80042c4:	40133333 	.word	0x40133333
 80042c8:	40266666 	.word	0x40266666
 80042cc:	447a0000 	.word	0x447a0000

			  case 6:
				  setLED('C');
 80042d0:	2043      	movs	r0, #67	; 0x43
 80042d2:	f7fd faf3 	bl	80018bc <setLED>
				  setLED2('B');
 80042d6:	2042      	movs	r0, #66	; 0x42
 80042d8:	f7fd fbbe 	bl	8001a58 <setLED2>

				  if(running_flag == true){
 80042dc:	79fb      	ldrb	r3, [r7, #7]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	f000 8164 	beq.w	80045ac <main+0x66c>
						  //setVelocityRange(0, 0);
						  //startLineTrace();

						  clearspeedcount();
 80042e4:	f7fd f90c 	bl	8001500 <clearspeedcount>

						  setRunMode(2);
 80042e8:	2002      	movs	r0, #2
 80042ea:	f000 ffdd 	bl	80052a8 <setRunMode>


						  setVelocityRange(2.0, 6.0);
 80042ee:	eef1 0a08 	vmov.f32	s1, #24	; 0x40c00000  6.0
 80042f2:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 80042f6:	f001 fcd9 	bl	8005cac <setVelocityRange>
						  setAccDec(8, 5);
 80042fa:	eef1 0a04 	vmov.f32	s1, #20	; 0x40a00000  5.0
 80042fe:	eeb2 0a00 	vmov.f32	s0, #32	; 0x41000000  8.0
 8004302:	f001 fceb 	bl	8005cdc <setAccDec>
						  setStraightRadius(1000); //Do Not Change
 8004306:	ed1f 0a0f 	vldr	s0, [pc, #-60]	; 80042cc <main+0x38c>
 800430a:	f001 fcff 	bl	8005d0c <setStraightRadius>

						  setsuctionMotor(500);
 800430e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004312:	f000 ff81 	bl	8005218 <setsuctionMotor>

						  HAL_Delay(1500);
 8004316:	f240 50dc 	movw	r0, #1500	; 0x5dc
 800431a:	f002 fa65 	bl	80067e8 <HAL_Delay>

						  running();
 800431e:	f001 f8a9 	bl	8005474 <running>
				  }

				  break;
 8004322:	e143      	b.n	80045ac <main+0x66c>

			  case 7:
				  setLED('C');
 8004324:	2043      	movs	r0, #67	; 0x43
 8004326:	f7fd fac9 	bl	80018bc <setLED>
				  setLED2('W');
 800432a:	2057      	movs	r0, #87	; 0x57
 800432c:	f7fd fb94 	bl	8001a58 <setLED2>

				  if(running_flag == true){
 8004330:	79fb      	ldrb	r3, [r7, #7]
 8004332:	2b00      	cmp	r3, #0
 8004334:	f000 813c 	beq.w	80045b0 <main+0x670>
						  //setVelocityRange(0, 0);
						  //startLineTrace();

						  clearspeedcount();
 8004338:	f7fd f8e2 	bl	8001500 <clearspeedcount>

						  setRunMode(2);
 800433c:	2002      	movs	r0, #2
 800433e:	f000 ffb3 	bl	80052a8 <setRunMode>

						  setVelocityRange(2.5, 6.0);
 8004342:	eef1 0a08 	vmov.f32	s1, #24	; 0x40c00000  6.0
 8004346:	eeb0 0a04 	vmov.f32	s0, #4	; 0x40200000  2.5
 800434a:	f001 fcaf 	bl	8005cac <setVelocityRange>
						  setAccDec(8, 5);
 800434e:	eef1 0a04 	vmov.f32	s1, #20	; 0x40a00000  5.0
 8004352:	eeb2 0a00 	vmov.f32	s0, #32	; 0x41000000  8.0
 8004356:	f001 fcc1 	bl	8005cdc <setAccDec>
						  setStraightRadius(1000); //Do Not Change
 800435a:	ed1f 0a24 	vldr	s0, [pc, #-144]	; 80042cc <main+0x38c>
 800435e:	f001 fcd5 	bl	8005d0c <setStraightRadius>

						  setsuctionMotor(500);
 8004362:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004366:	f000 ff57 	bl	8005218 <setsuctionMotor>

						  HAL_Delay(1500);
 800436a:	f240 50dc 	movw	r0, #1500	; 0x5dc
 800436e:	f002 fa3b 	bl	80067e8 <HAL_Delay>

						  running();
 8004372:	f001 f87f 	bl	8005474 <running>
				  }

				  break;
 8004376:	e11b      	b.n	80045b0 <main+0x670>

			  case 8:
				  setLED('C');
 8004378:	2043      	movs	r0, #67	; 0x43
 800437a:	f7fd fa9f 	bl	80018bc <setLED>
				  setLED2('Y');
 800437e:	2059      	movs	r0, #89	; 0x59
 8004380:	f7fd fb6a 	bl	8001a58 <setLED2>

				  if(running_flag == true){
 8004384:	79fb      	ldrb	r3, [r7, #7]
 8004386:	2b00      	cmp	r3, #0
 8004388:	f000 8114 	beq.w	80045b4 <main+0x674>
						  //setVelocityRange(0, 0);
						  //startLineTrace();

						  clearspeedcount();
 800438c:	f7fd f8b8 	bl	8001500 <clearspeedcount>

						  setRunMode(3);
 8004390:	2003      	movs	r0, #3
 8004392:	f000 ff89 	bl	80052a8 <setRunMode>

						  setVelocityRange(2.3, 6.5);
 8004396:	eef1 0a0a 	vmov.f32	s1, #26	; 0x40d00000  6.5
 800439a:	ed1f 0a36 	vldr	s0, [pc, #-216]	; 80042c4 <main+0x384>
 800439e:	f001 fc85 	bl	8005cac <setVelocityRange>
						  setAccDec(7, 4);
 80043a2:	eef1 0a00 	vmov.f32	s1, #16	; 0x40800000  4.0
 80043a6:	eeb1 0a0c 	vmov.f32	s0, #28	; 0x40e00000  7.0
 80043aa:	f001 fc97 	bl	8005cdc <setAccDec>
						  setStraightRadius(1000); //Do Not Change
 80043ae:	ed1f 0a39 	vldr	s0, [pc, #-228]	; 80042cc <main+0x38c>
 80043b2:	f001 fcab 	bl	8005d0c <setStraightRadius>

						  setsuctionMotor(500);
 80043b6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80043ba:	f000 ff2d 	bl	8005218 <setsuctionMotor>

						  HAL_Delay(1500);
 80043be:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80043c2:	f002 fa11 	bl	80067e8 <HAL_Delay>

						  running();
 80043c6:	f001 f855 	bl	8005474 <running>
				  }

			  	  break;
 80043ca:	e0f3      	b.n	80045b4 <main+0x674>

			  case 9:
				  setLED('C');
 80043cc:	2043      	movs	r0, #67	; 0x43
 80043ce:	f7fd fa75 	bl	80018bc <setLED>
				  setLED2('X');
 80043d2:	2058      	movs	r0, #88	; 0x58
 80043d4:	f7fd fb40 	bl	8001a58 <setLED2>

				  if(running_flag == true){
 80043d8:	79fb      	ldrb	r3, [r7, #7]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	f000 80ec 	beq.w	80045b8 <main+0x678>
						  //setVelocityRange(0, 0);
						  //startLineTrace();

						  clearspeedcount();
 80043e0:	f7fd f88e 	bl	8001500 <clearspeedcount>

						  setRunMode(3);
 80043e4:	2003      	movs	r0, #3
 80043e6:	f000 ff5f 	bl	80052a8 <setRunMode>

						  setVelocityRange(2.3, 6.5);
 80043ea:	eef1 0a0a 	vmov.f32	s1, #26	; 0x40d00000  6.5
 80043ee:	ed1f 0a4b 	vldr	s0, [pc, #-300]	; 80042c4 <main+0x384>
 80043f2:	f001 fc5b 	bl	8005cac <setVelocityRange>
						  setAccDec(8, 6);
 80043f6:	eef1 0a08 	vmov.f32	s1, #24	; 0x40c00000  6.0
 80043fa:	eeb2 0a00 	vmov.f32	s0, #32	; 0x41000000  8.0
 80043fe:	f001 fc6d 	bl	8005cdc <setAccDec>
						  setStraightRadius(1000); //Do Not Change
 8004402:	ed1f 0a4e 	vldr	s0, [pc, #-312]	; 80042cc <main+0x38c>
 8004406:	f001 fc81 	bl	8005d0c <setStraightRadius>

						  setsuctionMotor(500);
 800440a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800440e:	f000 ff03 	bl	8005218 <setsuctionMotor>

						  HAL_Delay(1500);
 8004412:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8004416:	f002 f9e7 	bl	80067e8 <HAL_Delay>

						  running();
 800441a:	f001 f82b 	bl	8005474 <running>
				  }

				  break;
 800441e:	e0cb      	b.n	80045b8 <main+0x678>

			  case 10:
				  setLED('C');
 8004420:	2043      	movs	r0, #67	; 0x43
 8004422:	f7fd fa4b 	bl	80018bc <setLED>
				  setLED2('V');
 8004426:	2056      	movs	r0, #86	; 0x56
 8004428:	f7fd fb16 	bl	8001a58 <setLED2>

				  if(running_flag == true){
 800442c:	79fb      	ldrb	r3, [r7, #7]
 800442e:	2b00      	cmp	r3, #0
 8004430:	f000 80c4 	beq.w	80045bc <main+0x67c>
						  //startLineTrace();

						  clearspeedcount();
 8004434:	f7fd f864 	bl	8001500 <clearspeedcount>

						  setRunMode(2);
 8004438:	2002      	movs	r0, #2
 800443a:	f000 ff35 	bl	80052a8 <setRunMode>

						  setVelocityRange(2.5, 7.5);
 800443e:	eef1 0a0e 	vmov.f32	s1, #30	; 0x40f00000  7.5
 8004442:	eeb0 0a04 	vmov.f32	s0, #4	; 0x40200000  2.5
 8004446:	f001 fc31 	bl	8005cac <setVelocityRange>
						  setAccDec(7, 4);
 800444a:	eef1 0a00 	vmov.f32	s1, #16	; 0x40800000  4.0
 800444e:	eeb1 0a0c 	vmov.f32	s0, #28	; 0x40e00000  7.0
 8004452:	f001 fc43 	bl	8005cdc <setAccDec>
						  setStraightRadius(1000); //Do Not Change
 8004456:	ed1f 0a63 	vldr	s0, [pc, #-396]	; 80042cc <main+0x38c>
 800445a:	f001 fc57 	bl	8005d0c <setStraightRadius>

						  setsuctionMotor(500);
 800445e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004462:	f000 fed9 	bl	8005218 <setsuctionMotor>

						  HAL_Delay(1000);
 8004466:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800446a:	f002 f9bd 	bl	80067e8 <HAL_Delay>

						  running();
 800446e:	f001 f801 	bl	8005474 <running>
				  }

				  break;
 8004472:	e0a3      	b.n	80045bc <main+0x67c>


			  case 11:
				  setLED('C');
 8004474:	2043      	movs	r0, #67	; 0x43
 8004476:	f7fd fa21 	bl	80018bc <setLED>
				  setLED2('T');
 800447a:	2054      	movs	r0, #84	; 0x54
 800447c:	f7fd faec 	bl	8001a58 <setLED2>

				  if(running_flag == true){
 8004480:	79fb      	ldrb	r3, [r7, #7]
 8004482:	2b00      	cmp	r3, #0
 8004484:	f000 809c 	beq.w	80045c0 <main+0x680>
						  //startLineTrace();

						  clearspeedcount();
 8004488:	f7fd f83a 	bl	8001500 <clearspeedcount>

						  setRunMode(3);
 800448c:	2003      	movs	r0, #3
 800448e:	f000 ff0b 	bl	80052a8 <setRunMode>

						  setVelocityRange(2.5, 8.5);
 8004492:	eef2 0a01 	vmov.f32	s1, #33	; 0x41080000  8.5
 8004496:	eeb0 0a04 	vmov.f32	s0, #4	; 0x40200000  2.5
 800449a:	f001 fc07 	bl	8005cac <setVelocityRange>
						  setAccDec(10, 5);
 800449e:	eef1 0a04 	vmov.f32	s1, #20	; 0x40a00000  5.0
 80044a2:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 80044a6:	f001 fc19 	bl	8005cdc <setAccDec>
						  setStraightRadius(1000); //Do Not Change
 80044aa:	ed1f 0a78 	vldr	s0, [pc, #-480]	; 80042cc <main+0x38c>
 80044ae:	f001 fc2d 	bl	8005d0c <setStraightRadius>

						  setsuctionMotor(500);
 80044b2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80044b6:	f000 feaf 	bl	8005218 <setsuctionMotor>

						  HAL_Delay(1000);
 80044ba:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80044be:	f002 f993 	bl	80067e8 <HAL_Delay>

						  running();
 80044c2:	f000 ffd7 	bl	8005474 <running>
				  }

				  break;
 80044c6:	e07b      	b.n	80045c0 <main+0x680>

			  case 12:
				  setLED('C');
 80044c8:	2043      	movs	r0, #67	; 0x43
 80044ca:	f7fd f9f7 	bl	80018bc <setLED>
				  setLED2('A');
 80044ce:	2041      	movs	r0, #65	; 0x41
 80044d0:	f7fd fac2 	bl	8001a58 <setLED2>

				  if(running_flag == true){
 80044d4:	79fb      	ldrb	r3, [r7, #7]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d074      	beq.n	80045c4 <main+0x684>
						  //startLineTrace();

						  clearspeedcount();
 80044da:	f7fd f811 	bl	8001500 <clearspeedcount>

						  setRunMode(2);
 80044de:	2002      	movs	r0, #2
 80044e0:	f000 fee2 	bl	80052a8 <setRunMode>

						  setVelocityRange(2.6, 10.0);
 80044e4:	eef2 0a04 	vmov.f32	s1, #36	; 0x41200000  10.0
 80044e8:	ed1f 0a89 	vldr	s0, [pc, #-548]	; 80042c8 <main+0x388>
 80044ec:	f001 fbde 	bl	8005cac <setVelocityRange>
						  setAccDec(7, 4);
 80044f0:	eef1 0a00 	vmov.f32	s1, #16	; 0x40800000  4.0
 80044f4:	eeb1 0a0c 	vmov.f32	s0, #28	; 0x40e00000  7.0
 80044f8:	f001 fbf0 	bl	8005cdc <setAccDec>
						  setStraightRadius(1000); //Do Not Change
 80044fc:	ed1f 0a8d 	vldr	s0, [pc, #-564]	; 80042cc <main+0x38c>
 8004500:	f001 fc04 	bl	8005d0c <setStraightRadius>

						  setsuctionMotor(500);
 8004504:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004508:	f000 fe86 	bl	8005218 <setsuctionMotor>

						  HAL_Delay(1000);
 800450c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004510:	f002 f96a 	bl	80067e8 <HAL_Delay>

						  running();
 8004514:	f000 ffae 	bl	8005474 <running>
				  }

				  break;
 8004518:	e054      	b.n	80045c4 <main+0x684>

			  case 13:
				  setLED('M');
 800451a:	204d      	movs	r0, #77	; 0x4d
 800451c:	f7fd f9ce 	bl	80018bc <setLED>
				  setLED2('A');
 8004520:	2041      	movs	r0, #65	; 0x41
 8004522:	f7fd fa99 	bl	8001a58 <setLED2>
				  printf("6\r\n");
 8004526:	4829      	ldr	r0, [pc, #164]	; (80045cc <main+0x68c>)
 8004528:	f008 fdbc 	bl	800d0a4 <puts>

				  if(running_flag == true){
 800452c:	79fb      	ldrb	r3, [r7, #7]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d04a      	beq.n	80045c8 <main+0x688>
					  loadDistance();
 8004532:	f7fe fe29 	bl	8003188 <loadDistance>
					  loadTheta();
 8004536:	f7fe fe65 	bl	8003204 <loadTheta>
					  loadCross();
 800453a:	f7fe fea1 	bl	8003280 <loadCross>
					  loadSide();
 800453e:	f7fe fedd 	bl	80032fc <loadSide>
					  loadDebug();
 8004542:	f7fe ff19 	bl	8003378 <loadDebug>
					  for(uint16_t i = 0; i < getSideLogSize(); i++){
						 printf("%f\r\n", getSideLog(i));
					  }*/


					  printf("TargetVelocity, CurrentVelocity\r\n");
 8004546:	4822      	ldr	r0, [pc, #136]	; (80045d0 <main+0x690>)
 8004548:	f008 fdac 	bl	800d0a4 <puts>
					  uint16_t size = getDebugLogSize();
 800454c:	f7fe fe10 	bl	8003170 <getDebugLogSize>
 8004550:	4603      	mov	r3, r0
 8004552:	807b      	strh	r3, [r7, #2]

					  /*for(uint16_t i = 0; i < size; i = i+2){
						 printf("%f, %f\r\n", getDebugLog(i), getDebugLog(i + 1));
					  }*/
					  for(uint16_t i = 0; i < size; i++){
 8004554:	2300      	movs	r3, #0
 8004556:	80bb      	strh	r3, [r7, #4]
 8004558:	e012      	b.n	8004580 <main+0x640>
						  printf("%f\r\n", getDebugLog(i));
 800455a:	88bb      	ldrh	r3, [r7, #4]
 800455c:	4618      	mov	r0, r3
 800455e:	f7fe ff9f 	bl	80034a0 <getDebugLog>
 8004562:	ee10 3a10 	vmov	r3, s0
 8004566:	4618      	mov	r0, r3
 8004568:	f7fb ffee 	bl	8000548 <__aeabi_f2d>
 800456c:	4603      	mov	r3, r0
 800456e:	460c      	mov	r4, r1
 8004570:	461a      	mov	r2, r3
 8004572:	4623      	mov	r3, r4
 8004574:	4817      	ldr	r0, [pc, #92]	; (80045d4 <main+0x694>)
 8004576:	f008 fd21 	bl	800cfbc <iprintf>
					  for(uint16_t i = 0; i < size; i++){
 800457a:	88bb      	ldrh	r3, [r7, #4]
 800457c:	3301      	adds	r3, #1
 800457e:	80bb      	strh	r3, [r7, #4]
 8004580:	88ba      	ldrh	r2, [r7, #4]
 8004582:	887b      	ldrh	r3, [r7, #2]
 8004584:	429a      	cmp	r2, r3
 8004586:	d3e8      	bcc.n	800455a <main+0x61a>
					  printf("ang_atan2, now_theta, ang_diff\r\n");
					  for(uint16_t i = 0; i < size; i = i+3){
						 printf("%f, %f, %f\r\n", getDebugLog(i), getDebugLog(i + 1), getDebugLog(i + 2));
					  }*/

					  printf("9999, 9999\r\n");
 8004588:	4813      	ldr	r0, [pc, #76]	; (80045d8 <main+0x698>)
 800458a:	f008 fd8b 	bl	800d0a4 <puts>
				  }

				  break;
 800458e:	e01b      	b.n	80045c8 <main+0x688>

			  default:
				  break;
 8004590:	bf00      	nop
 8004592:	e4fa      	b.n	8003f8a <main+0x4a>
				  break;
 8004594:	bf00      	nop
 8004596:	e4f8      	b.n	8003f8a <main+0x4a>
				  break;
 8004598:	bf00      	nop
 800459a:	e4f6      	b.n	8003f8a <main+0x4a>
				  break;
 800459c:	bf00      	nop
 800459e:	e4f4      	b.n	8003f8a <main+0x4a>
				  break;
 80045a0:	bf00      	nop
 80045a2:	e4f2      	b.n	8003f8a <main+0x4a>
				  break;
 80045a4:	bf00      	nop
 80045a6:	e4f0      	b.n	8003f8a <main+0x4a>
				  break;
 80045a8:	bf00      	nop
 80045aa:	e4ee      	b.n	8003f8a <main+0x4a>
				  break;
 80045ac:	bf00      	nop
 80045ae:	e4ec      	b.n	8003f8a <main+0x4a>
				  break;
 80045b0:	bf00      	nop
 80045b2:	e4ea      	b.n	8003f8a <main+0x4a>
			  	  break;
 80045b4:	bf00      	nop
 80045b6:	e4e8      	b.n	8003f8a <main+0x4a>
				  break;
 80045b8:	bf00      	nop
 80045ba:	e4e6      	b.n	8003f8a <main+0x4a>
				  break;
 80045bc:	bf00      	nop
 80045be:	e4e4      	b.n	8003f8a <main+0x4a>
				  break;
 80045c0:	bf00      	nop
 80045c2:	e4e2      	b.n	8003f8a <main+0x4a>
				  break;
 80045c4:	bf00      	nop
 80045c6:	e4e0      	b.n	8003f8a <main+0x4a>
				  break;
 80045c8:	bf00      	nop
	  if(getSwitchStatus('L') == 1 && sw == 0){     //D5         sw3
 80045ca:	e4de      	b.n	8003f8a <main+0x4a>
 80045cc:	080107c4 	.word	0x080107c4
 80045d0:	080107c8 	.word	0x080107c8
 80045d4:	080107ec 	.word	0x080107ec
 80045d8:	080107f4 	.word	0x080107f4

080045dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b094      	sub	sp, #80	; 0x50
 80045e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80045e2:	f107 0320 	add.w	r3, r7, #32
 80045e6:	2230      	movs	r2, #48	; 0x30
 80045e8:	2100      	movs	r1, #0
 80045ea:	4618      	mov	r0, r3
 80045ec:	f007 fe9f 	bl	800c32e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80045f0:	f107 030c 	add.w	r3, r7, #12
 80045f4:	2200      	movs	r2, #0
 80045f6:	601a      	str	r2, [r3, #0]
 80045f8:	605a      	str	r2, [r3, #4]
 80045fa:	609a      	str	r2, [r3, #8]
 80045fc:	60da      	str	r2, [r3, #12]
 80045fe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004600:	2300      	movs	r3, #0
 8004602:	60bb      	str	r3, [r7, #8]
 8004604:	4b28      	ldr	r3, [pc, #160]	; (80046a8 <SystemClock_Config+0xcc>)
 8004606:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004608:	4a27      	ldr	r2, [pc, #156]	; (80046a8 <SystemClock_Config+0xcc>)
 800460a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800460e:	6413      	str	r3, [r2, #64]	; 0x40
 8004610:	4b25      	ldr	r3, [pc, #148]	; (80046a8 <SystemClock_Config+0xcc>)
 8004612:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004614:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004618:	60bb      	str	r3, [r7, #8]
 800461a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800461c:	2300      	movs	r3, #0
 800461e:	607b      	str	r3, [r7, #4]
 8004620:	4b22      	ldr	r3, [pc, #136]	; (80046ac <SystemClock_Config+0xd0>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4a21      	ldr	r2, [pc, #132]	; (80046ac <SystemClock_Config+0xd0>)
 8004626:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800462a:	6013      	str	r3, [r2, #0]
 800462c:	4b1f      	ldr	r3, [pc, #124]	; (80046ac <SystemClock_Config+0xd0>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004634:	607b      	str	r3, [r7, #4]
 8004636:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004638:	2302      	movs	r3, #2
 800463a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800463c:	2301      	movs	r3, #1
 800463e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004640:	2310      	movs	r3, #16
 8004642:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004644:	2302      	movs	r3, #2
 8004646:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004648:	2300      	movs	r3, #0
 800464a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800464c:	2308      	movs	r3, #8
 800464e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8004650:	23a8      	movs	r3, #168	; 0xa8
 8004652:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004654:	2302      	movs	r3, #2
 8004656:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8004658:	2304      	movs	r3, #4
 800465a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800465c:	f107 0320 	add.w	r3, r7, #32
 8004660:	4618      	mov	r0, r3
 8004662:	f003 fe45 	bl	80082f0 <HAL_RCC_OscConfig>
 8004666:	4603      	mov	r3, r0
 8004668:	2b00      	cmp	r3, #0
 800466a:	d001      	beq.n	8004670 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800466c:	f000 fd04 	bl	8005078 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004670:	230f      	movs	r3, #15
 8004672:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004674:	2302      	movs	r3, #2
 8004676:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004678:	2300      	movs	r3, #0
 800467a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800467c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8004680:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004682:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004686:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004688:	f107 030c 	add.w	r3, r7, #12
 800468c:	2105      	movs	r1, #5
 800468e:	4618      	mov	r0, r3
 8004690:	f004 f89e 	bl	80087d0 <HAL_RCC_ClockConfig>
 8004694:	4603      	mov	r3, r0
 8004696:	2b00      	cmp	r3, #0
 8004698:	d001      	beq.n	800469e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800469a:	f000 fced 	bl	8005078 <Error_Handler>
  }
}
 800469e:	bf00      	nop
 80046a0:	3750      	adds	r7, #80	; 0x50
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bd80      	pop	{r7, pc}
 80046a6:	bf00      	nop
 80046a8:	40023800 	.word	0x40023800
 80046ac:	40007000 	.word	0x40007000

080046b0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b084      	sub	sp, #16
 80046b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80046b6:	463b      	mov	r3, r7
 80046b8:	2200      	movs	r2, #0
 80046ba:	601a      	str	r2, [r3, #0]
 80046bc:	605a      	str	r2, [r3, #4]
 80046be:	609a      	str	r2, [r3, #8]
 80046c0:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80046c2:	4b28      	ldr	r3, [pc, #160]	; (8004764 <MX_ADC1_Init+0xb4>)
 80046c4:	4a28      	ldr	r2, [pc, #160]	; (8004768 <MX_ADC1_Init+0xb8>)
 80046c6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80046c8:	4b26      	ldr	r3, [pc, #152]	; (8004764 <MX_ADC1_Init+0xb4>)
 80046ca:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80046ce:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80046d0:	4b24      	ldr	r3, [pc, #144]	; (8004764 <MX_ADC1_Init+0xb4>)
 80046d2:	2200      	movs	r2, #0
 80046d4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80046d6:	4b23      	ldr	r3, [pc, #140]	; (8004764 <MX_ADC1_Init+0xb4>)
 80046d8:	2201      	movs	r2, #1
 80046da:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80046dc:	4b21      	ldr	r3, [pc, #132]	; (8004764 <MX_ADC1_Init+0xb4>)
 80046de:	2201      	movs	r2, #1
 80046e0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80046e2:	4b20      	ldr	r3, [pc, #128]	; (8004764 <MX_ADC1_Init+0xb4>)
 80046e4:	2200      	movs	r2, #0
 80046e6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80046ea:	4b1e      	ldr	r3, [pc, #120]	; (8004764 <MX_ADC1_Init+0xb4>)
 80046ec:	2200      	movs	r2, #0
 80046ee:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80046f0:	4b1c      	ldr	r3, [pc, #112]	; (8004764 <MX_ADC1_Init+0xb4>)
 80046f2:	4a1e      	ldr	r2, [pc, #120]	; (800476c <MX_ADC1_Init+0xbc>)
 80046f4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80046f6:	4b1b      	ldr	r3, [pc, #108]	; (8004764 <MX_ADC1_Init+0xb4>)
 80046f8:	2200      	movs	r2, #0
 80046fa:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 80046fc:	4b19      	ldr	r3, [pc, #100]	; (8004764 <MX_ADC1_Init+0xb4>)
 80046fe:	2202      	movs	r2, #2
 8004700:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8004702:	4b18      	ldr	r3, [pc, #96]	; (8004764 <MX_ADC1_Init+0xb4>)
 8004704:	2201      	movs	r2, #1
 8004706:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800470a:	4b16      	ldr	r3, [pc, #88]	; (8004764 <MX_ADC1_Init+0xb4>)
 800470c:	2201      	movs	r2, #1
 800470e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004710:	4814      	ldr	r0, [pc, #80]	; (8004764 <MX_ADC1_Init+0xb4>)
 8004712:	f002 f88b 	bl	800682c <HAL_ADC_Init>
 8004716:	4603      	mov	r3, r0
 8004718:	2b00      	cmp	r3, #0
 800471a:	d001      	beq.n	8004720 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800471c:	f000 fcac 	bl	8005078 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8004720:	230c      	movs	r3, #12
 8004722:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8004724:	2301      	movs	r3, #1
 8004726:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8004728:	2307      	movs	r3, #7
 800472a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800472c:	463b      	mov	r3, r7
 800472e:	4619      	mov	r1, r3
 8004730:	480c      	ldr	r0, [pc, #48]	; (8004764 <MX_ADC1_Init+0xb4>)
 8004732:	f002 f9cf 	bl	8006ad4 <HAL_ADC_ConfigChannel>
 8004736:	4603      	mov	r3, r0
 8004738:	2b00      	cmp	r3, #0
 800473a:	d001      	beq.n	8004740 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800473c:	f000 fc9c 	bl	8005078 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8004740:	230d      	movs	r3, #13
 8004742:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8004744:	2302      	movs	r3, #2
 8004746:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004748:	463b      	mov	r3, r7
 800474a:	4619      	mov	r1, r3
 800474c:	4805      	ldr	r0, [pc, #20]	; (8004764 <MX_ADC1_Init+0xb4>)
 800474e:	f002 f9c1 	bl	8006ad4 <HAL_ADC_ConfigChannel>
 8004752:	4603      	mov	r3, r0
 8004754:	2b00      	cmp	r3, #0
 8004756:	d001      	beq.n	800475c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8004758:	f000 fc8e 	bl	8005078 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800475c:	bf00      	nop
 800475e:	3710      	adds	r7, #16
 8004760:	46bd      	mov	sp, r7
 8004762:	bd80      	pop	{r7, pc}
 8004764:	200160e8 	.word	0x200160e8
 8004768:	40012000 	.word	0x40012000
 800476c:	0f000001 	.word	0x0f000001

08004770 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b084      	sub	sp, #16
 8004774:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8004776:	463b      	mov	r3, r7
 8004778:	2200      	movs	r2, #0
 800477a:	601a      	str	r2, [r3, #0]
 800477c:	605a      	str	r2, [r3, #4]
 800477e:	609a      	str	r2, [r3, #8]
 8004780:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8004782:	4b6e      	ldr	r3, [pc, #440]	; (800493c <MX_ADC2_Init+0x1cc>)
 8004784:	4a6e      	ldr	r2, [pc, #440]	; (8004940 <MX_ADC2_Init+0x1d0>)
 8004786:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8004788:	4b6c      	ldr	r3, [pc, #432]	; (800493c <MX_ADC2_Init+0x1cc>)
 800478a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800478e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8004790:	4b6a      	ldr	r3, [pc, #424]	; (800493c <MX_ADC2_Init+0x1cc>)
 8004792:	2200      	movs	r2, #0
 8004794:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 8004796:	4b69      	ldr	r3, [pc, #420]	; (800493c <MX_ADC2_Init+0x1cc>)
 8004798:	2201      	movs	r2, #1
 800479a:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 800479c:	4b67      	ldr	r3, [pc, #412]	; (800493c <MX_ADC2_Init+0x1cc>)
 800479e:	2201      	movs	r2, #1
 80047a0:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80047a2:	4b66      	ldr	r3, [pc, #408]	; (800493c <MX_ADC2_Init+0x1cc>)
 80047a4:	2200      	movs	r2, #0
 80047a6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80047aa:	4b64      	ldr	r3, [pc, #400]	; (800493c <MX_ADC2_Init+0x1cc>)
 80047ac:	2200      	movs	r2, #0
 80047ae:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80047b0:	4b62      	ldr	r3, [pc, #392]	; (800493c <MX_ADC2_Init+0x1cc>)
 80047b2:	4a64      	ldr	r2, [pc, #400]	; (8004944 <MX_ADC2_Init+0x1d4>)
 80047b4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80047b6:	4b61      	ldr	r3, [pc, #388]	; (800493c <MX_ADC2_Init+0x1cc>)
 80047b8:	2200      	movs	r2, #0
 80047ba:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 12;
 80047bc:	4b5f      	ldr	r3, [pc, #380]	; (800493c <MX_ADC2_Init+0x1cc>)
 80047be:	220c      	movs	r2, #12
 80047c0:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 80047c2:	4b5e      	ldr	r3, [pc, #376]	; (800493c <MX_ADC2_Init+0x1cc>)
 80047c4:	2201      	movs	r2, #1
 80047c6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80047ca:	4b5c      	ldr	r3, [pc, #368]	; (800493c <MX_ADC2_Init+0x1cc>)
 80047cc:	2201      	movs	r2, #1
 80047ce:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80047d0:	485a      	ldr	r0, [pc, #360]	; (800493c <MX_ADC2_Init+0x1cc>)
 80047d2:	f002 f82b 	bl	800682c <HAL_ADC_Init>
 80047d6:	4603      	mov	r3, r0
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d001      	beq.n	80047e0 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 80047dc:	f000 fc4c 	bl	8005078 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80047e0:	2300      	movs	r3, #0
 80047e2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80047e4:	2301      	movs	r3, #1
 80047e6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80047e8:	2307      	movs	r3, #7
 80047ea:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80047ec:	463b      	mov	r3, r7
 80047ee:	4619      	mov	r1, r3
 80047f0:	4852      	ldr	r0, [pc, #328]	; (800493c <MX_ADC2_Init+0x1cc>)
 80047f2:	f002 f96f 	bl	8006ad4 <HAL_ADC_ConfigChannel>
 80047f6:	4603      	mov	r3, r0
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d001      	beq.n	8004800 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 80047fc:	f000 fc3c 	bl	8005078 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8004800:	2301      	movs	r3, #1
 8004802:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8004804:	2302      	movs	r3, #2
 8004806:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004808:	463b      	mov	r3, r7
 800480a:	4619      	mov	r1, r3
 800480c:	484b      	ldr	r0, [pc, #300]	; (800493c <MX_ADC2_Init+0x1cc>)
 800480e:	f002 f961 	bl	8006ad4 <HAL_ADC_ConfigChannel>
 8004812:	4603      	mov	r3, r0
 8004814:	2b00      	cmp	r3, #0
 8004816:	d001      	beq.n	800481c <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 8004818:	f000 fc2e 	bl	8005078 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800481c:	2302      	movs	r3, #2
 800481e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8004820:	2303      	movs	r3, #3
 8004822:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004824:	463b      	mov	r3, r7
 8004826:	4619      	mov	r1, r3
 8004828:	4844      	ldr	r0, [pc, #272]	; (800493c <MX_ADC2_Init+0x1cc>)
 800482a:	f002 f953 	bl	8006ad4 <HAL_ADC_ConfigChannel>
 800482e:	4603      	mov	r3, r0
 8004830:	2b00      	cmp	r3, #0
 8004832:	d001      	beq.n	8004838 <MX_ADC2_Init+0xc8>
  {
    Error_Handler();
 8004834:	f000 fc20 	bl	8005078 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8004838:	2303      	movs	r3, #3
 800483a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 800483c:	2304      	movs	r3, #4
 800483e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004840:	463b      	mov	r3, r7
 8004842:	4619      	mov	r1, r3
 8004844:	483d      	ldr	r0, [pc, #244]	; (800493c <MX_ADC2_Init+0x1cc>)
 8004846:	f002 f945 	bl	8006ad4 <HAL_ADC_ConfigChannel>
 800484a:	4603      	mov	r3, r0
 800484c:	2b00      	cmp	r3, #0
 800484e:	d001      	beq.n	8004854 <MX_ADC2_Init+0xe4>
  {
    Error_Handler();
 8004850:	f000 fc12 	bl	8005078 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8004854:	2304      	movs	r3, #4
 8004856:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8004858:	2305      	movs	r3, #5
 800485a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800485c:	463b      	mov	r3, r7
 800485e:	4619      	mov	r1, r3
 8004860:	4836      	ldr	r0, [pc, #216]	; (800493c <MX_ADC2_Init+0x1cc>)
 8004862:	f002 f937 	bl	8006ad4 <HAL_ADC_ConfigChannel>
 8004866:	4603      	mov	r3, r0
 8004868:	2b00      	cmp	r3, #0
 800486a:	d001      	beq.n	8004870 <MX_ADC2_Init+0x100>
  {
    Error_Handler();
 800486c:	f000 fc04 	bl	8005078 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8004870:	2305      	movs	r3, #5
 8004872:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8004874:	2306      	movs	r3, #6
 8004876:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004878:	463b      	mov	r3, r7
 800487a:	4619      	mov	r1, r3
 800487c:	482f      	ldr	r0, [pc, #188]	; (800493c <MX_ADC2_Init+0x1cc>)
 800487e:	f002 f929 	bl	8006ad4 <HAL_ADC_ConfigChannel>
 8004882:	4603      	mov	r3, r0
 8004884:	2b00      	cmp	r3, #0
 8004886:	d001      	beq.n	800488c <MX_ADC2_Init+0x11c>
  {
    Error_Handler();
 8004888:	f000 fbf6 	bl	8005078 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800488c:	2306      	movs	r3, #6
 800488e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8004890:	2307      	movs	r3, #7
 8004892:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004894:	463b      	mov	r3, r7
 8004896:	4619      	mov	r1, r3
 8004898:	4828      	ldr	r0, [pc, #160]	; (800493c <MX_ADC2_Init+0x1cc>)
 800489a:	f002 f91b 	bl	8006ad4 <HAL_ADC_ConfigChannel>
 800489e:	4603      	mov	r3, r0
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d001      	beq.n	80048a8 <MX_ADC2_Init+0x138>
  {
    Error_Handler();
 80048a4:	f000 fbe8 	bl	8005078 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80048a8:	2307      	movs	r3, #7
 80048aa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 80048ac:	2308      	movs	r3, #8
 80048ae:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80048b0:	463b      	mov	r3, r7
 80048b2:	4619      	mov	r1, r3
 80048b4:	4821      	ldr	r0, [pc, #132]	; (800493c <MX_ADC2_Init+0x1cc>)
 80048b6:	f002 f90d 	bl	8006ad4 <HAL_ADC_ConfigChannel>
 80048ba:	4603      	mov	r3, r0
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d001      	beq.n	80048c4 <MX_ADC2_Init+0x154>
  {
    Error_Handler();
 80048c0:	f000 fbda 	bl	8005078 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80048c4:	2308      	movs	r3, #8
 80048c6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 80048c8:	2309      	movs	r3, #9
 80048ca:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80048cc:	463b      	mov	r3, r7
 80048ce:	4619      	mov	r1, r3
 80048d0:	481a      	ldr	r0, [pc, #104]	; (800493c <MX_ADC2_Init+0x1cc>)
 80048d2:	f002 f8ff 	bl	8006ad4 <HAL_ADC_ConfigChannel>
 80048d6:	4603      	mov	r3, r0
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d001      	beq.n	80048e0 <MX_ADC2_Init+0x170>
  {
    Error_Handler();
 80048dc:	f000 fbcc 	bl	8005078 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80048e0:	2309      	movs	r3, #9
 80048e2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 80048e4:	230a      	movs	r3, #10
 80048e6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80048e8:	463b      	mov	r3, r7
 80048ea:	4619      	mov	r1, r3
 80048ec:	4813      	ldr	r0, [pc, #76]	; (800493c <MX_ADC2_Init+0x1cc>)
 80048ee:	f002 f8f1 	bl	8006ad4 <HAL_ADC_ConfigChannel>
 80048f2:	4603      	mov	r3, r0
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d001      	beq.n	80048fc <MX_ADC2_Init+0x18c>
  {
    Error_Handler();
 80048f8:	f000 fbbe 	bl	8005078 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 80048fc:	230e      	movs	r3, #14
 80048fe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 8004900:	230b      	movs	r3, #11
 8004902:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004904:	463b      	mov	r3, r7
 8004906:	4619      	mov	r1, r3
 8004908:	480c      	ldr	r0, [pc, #48]	; (800493c <MX_ADC2_Init+0x1cc>)
 800490a:	f002 f8e3 	bl	8006ad4 <HAL_ADC_ConfigChannel>
 800490e:	4603      	mov	r3, r0
 8004910:	2b00      	cmp	r3, #0
 8004912:	d001      	beq.n	8004918 <MX_ADC2_Init+0x1a8>
  {
    Error_Handler();
 8004914:	f000 fbb0 	bl	8005078 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8004918:	230f      	movs	r3, #15
 800491a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 800491c:	230c      	movs	r3, #12
 800491e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004920:	463b      	mov	r3, r7
 8004922:	4619      	mov	r1, r3
 8004924:	4805      	ldr	r0, [pc, #20]	; (800493c <MX_ADC2_Init+0x1cc>)
 8004926:	f002 f8d5 	bl	8006ad4 <HAL_ADC_ConfigChannel>
 800492a:	4603      	mov	r3, r0
 800492c:	2b00      	cmp	r3, #0
 800492e:	d001      	beq.n	8004934 <MX_ADC2_Init+0x1c4>
  {
    Error_Handler();
 8004930:	f000 fba2 	bl	8005078 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8004934:	bf00      	nop
 8004936:	3710      	adds	r7, #16
 8004938:	46bd      	mov	sp, r7
 800493a:	bd80      	pop	{r7, pc}
 800493c:	20016098 	.word	0x20016098
 8004940:	40012100 	.word	0x40012100
 8004944:	0f000001 	.word	0x0f000001

08004948 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800494c:	4b12      	ldr	r3, [pc, #72]	; (8004998 <MX_I2C1_Init+0x50>)
 800494e:	4a13      	ldr	r2, [pc, #76]	; (800499c <MX_I2C1_Init+0x54>)
 8004950:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8004952:	4b11      	ldr	r3, [pc, #68]	; (8004998 <MX_I2C1_Init+0x50>)
 8004954:	4a12      	ldr	r2, [pc, #72]	; (80049a0 <MX_I2C1_Init+0x58>)
 8004956:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004958:	4b0f      	ldr	r3, [pc, #60]	; (8004998 <MX_I2C1_Init+0x50>)
 800495a:	2200      	movs	r2, #0
 800495c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800495e:	4b0e      	ldr	r3, [pc, #56]	; (8004998 <MX_I2C1_Init+0x50>)
 8004960:	2200      	movs	r2, #0
 8004962:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004964:	4b0c      	ldr	r3, [pc, #48]	; (8004998 <MX_I2C1_Init+0x50>)
 8004966:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800496a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800496c:	4b0a      	ldr	r3, [pc, #40]	; (8004998 <MX_I2C1_Init+0x50>)
 800496e:	2200      	movs	r2, #0
 8004970:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8004972:	4b09      	ldr	r3, [pc, #36]	; (8004998 <MX_I2C1_Init+0x50>)
 8004974:	2200      	movs	r2, #0
 8004976:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004978:	4b07      	ldr	r3, [pc, #28]	; (8004998 <MX_I2C1_Init+0x50>)
 800497a:	2200      	movs	r2, #0
 800497c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800497e:	4b06      	ldr	r3, [pc, #24]	; (8004998 <MX_I2C1_Init+0x50>)
 8004980:	2200      	movs	r2, #0
 8004982:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004984:	4804      	ldr	r0, [pc, #16]	; (8004998 <MX_I2C1_Init+0x50>)
 8004986:	f003 fb7b 	bl	8008080 <HAL_I2C_Init>
 800498a:	4603      	mov	r3, r0
 800498c:	2b00      	cmp	r3, #0
 800498e:	d001      	beq.n	8004994 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8004990:	f000 fb72 	bl	8005078 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004994:	bf00      	nop
 8004996:	bd80      	pop	{r7, pc}
 8004998:	200161dc 	.word	0x200161dc
 800499c:	40005400 	.word	0x40005400
 80049a0:	000186a0 	.word	0x000186a0

080049a4 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80049a8:	4b17      	ldr	r3, [pc, #92]	; (8004a08 <MX_SPI3_Init+0x64>)
 80049aa:	4a18      	ldr	r2, [pc, #96]	; (8004a0c <MX_SPI3_Init+0x68>)
 80049ac:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80049ae:	4b16      	ldr	r3, [pc, #88]	; (8004a08 <MX_SPI3_Init+0x64>)
 80049b0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80049b4:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80049b6:	4b14      	ldr	r3, [pc, #80]	; (8004a08 <MX_SPI3_Init+0x64>)
 80049b8:	2200      	movs	r2, #0
 80049ba:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80049bc:	4b12      	ldr	r3, [pc, #72]	; (8004a08 <MX_SPI3_Init+0x64>)
 80049be:	2200      	movs	r2, #0
 80049c0:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80049c2:	4b11      	ldr	r3, [pc, #68]	; (8004a08 <MX_SPI3_Init+0x64>)
 80049c4:	2200      	movs	r2, #0
 80049c6:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80049c8:	4b0f      	ldr	r3, [pc, #60]	; (8004a08 <MX_SPI3_Init+0x64>)
 80049ca:	2200      	movs	r2, #0
 80049cc:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80049ce:	4b0e      	ldr	r3, [pc, #56]	; (8004a08 <MX_SPI3_Init+0x64>)
 80049d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80049d4:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80049d6:	4b0c      	ldr	r3, [pc, #48]	; (8004a08 <MX_SPI3_Init+0x64>)
 80049d8:	2228      	movs	r2, #40	; 0x28
 80049da:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80049dc:	4b0a      	ldr	r3, [pc, #40]	; (8004a08 <MX_SPI3_Init+0x64>)
 80049de:	2200      	movs	r2, #0
 80049e0:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80049e2:	4b09      	ldr	r3, [pc, #36]	; (8004a08 <MX_SPI3_Init+0x64>)
 80049e4:	2200      	movs	r2, #0
 80049e6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80049e8:	4b07      	ldr	r3, [pc, #28]	; (8004a08 <MX_SPI3_Init+0x64>)
 80049ea:	2200      	movs	r2, #0
 80049ec:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 80049ee:	4b06      	ldr	r3, [pc, #24]	; (8004a08 <MX_SPI3_Init+0x64>)
 80049f0:	220a      	movs	r2, #10
 80049f2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80049f4:	4804      	ldr	r0, [pc, #16]	; (8004a08 <MX_SPI3_Init+0x64>)
 80049f6:	f004 f8b7 	bl	8008b68 <HAL_SPI_Init>
 80049fa:	4603      	mov	r3, r0
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d001      	beq.n	8004a04 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8004a00:	f000 fb3a 	bl	8005078 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8004a04:	bf00      	nop
 8004a06:	bd80      	pop	{r7, pc}
 8004a08:	20016234 	.word	0x20016234
 8004a0c:	40003c00 	.word	0x40003c00

08004a10 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b092      	sub	sp, #72	; 0x48
 8004a14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004a16:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	601a      	str	r2, [r3, #0]
 8004a1e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004a20:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004a24:	2200      	movs	r2, #0
 8004a26:	601a      	str	r2, [r3, #0]
 8004a28:	605a      	str	r2, [r3, #4]
 8004a2a:	609a      	str	r2, [r3, #8]
 8004a2c:	60da      	str	r2, [r3, #12]
 8004a2e:	611a      	str	r2, [r3, #16]
 8004a30:	615a      	str	r2, [r3, #20]
 8004a32:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004a34:	1d3b      	adds	r3, r7, #4
 8004a36:	2220      	movs	r2, #32
 8004a38:	2100      	movs	r1, #0
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	f007 fc77 	bl	800c32e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8004a40:	4b32      	ldr	r3, [pc, #200]	; (8004b0c <MX_TIM1_Init+0xfc>)
 8004a42:	4a33      	ldr	r2, [pc, #204]	; (8004b10 <MX_TIM1_Init+0x100>)
 8004a44:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8004a46:	4b31      	ldr	r3, [pc, #196]	; (8004b0c <MX_TIM1_Init+0xfc>)
 8004a48:	2200      	movs	r2, #0
 8004a4a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004a4c:	4b2f      	ldr	r3, [pc, #188]	; (8004b0c <MX_TIM1_Init+0xfc>)
 8004a4e:	2200      	movs	r2, #0
 8004a50:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 839;
 8004a52:	4b2e      	ldr	r3, [pc, #184]	; (8004b0c <MX_TIM1_Init+0xfc>)
 8004a54:	f240 3247 	movw	r2, #839	; 0x347
 8004a58:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004a5a:	4b2c      	ldr	r3, [pc, #176]	; (8004b0c <MX_TIM1_Init+0xfc>)
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8004a60:	4b2a      	ldr	r3, [pc, #168]	; (8004b0c <MX_TIM1_Init+0xfc>)
 8004a62:	2200      	movs	r2, #0
 8004a64:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004a66:	4b29      	ldr	r3, [pc, #164]	; (8004b0c <MX_TIM1_Init+0xfc>)
 8004a68:	2200      	movs	r2, #0
 8004a6a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8004a6c:	4827      	ldr	r0, [pc, #156]	; (8004b0c <MX_TIM1_Init+0xfc>)
 8004a6e:	f004 fe1e 	bl	80096ae <HAL_TIM_PWM_Init>
 8004a72:	4603      	mov	r3, r0
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d001      	beq.n	8004a7c <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8004a78:	f000 fafe 	bl	8005078 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004a80:	2300      	movs	r3, #0
 8004a82:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004a84:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004a88:	4619      	mov	r1, r3
 8004a8a:	4820      	ldr	r0, [pc, #128]	; (8004b0c <MX_TIM1_Init+0xfc>)
 8004a8c:	f005 fbae 	bl	800a1ec <HAL_TIMEx_MasterConfigSynchronization>
 8004a90:	4603      	mov	r3, r0
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d001      	beq.n	8004a9a <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8004a96:	f000 faef 	bl	8005078 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004a9a:	2360      	movs	r3, #96	; 0x60
 8004a9c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004aaa:	2300      	movs	r3, #0
 8004aac:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004aae:	2300      	movs	r3, #0
 8004ab0:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004ab2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004ab6:	220c      	movs	r2, #12
 8004ab8:	4619      	mov	r1, r3
 8004aba:	4814      	ldr	r0, [pc, #80]	; (8004b0c <MX_TIM1_Init+0xfc>)
 8004abc:	f005 f832 	bl	8009b24 <HAL_TIM_PWM_ConfigChannel>
 8004ac0:	4603      	mov	r3, r0
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d001      	beq.n	8004aca <MX_TIM1_Init+0xba>
  {
    Error_Handler();
 8004ac6:	f000 fad7 	bl	8005078 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004aca:	2300      	movs	r3, #0
 8004acc:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004ace:	2300      	movs	r3, #0
 8004ad0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004ada:	2300      	movs	r3, #0
 8004adc:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004ade:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004ae2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8004ae8:	1d3b      	adds	r3, r7, #4
 8004aea:	4619      	mov	r1, r3
 8004aec:	4807      	ldr	r0, [pc, #28]	; (8004b0c <MX_TIM1_Init+0xfc>)
 8004aee:	f005 fbf9 	bl	800a2e4 <HAL_TIMEx_ConfigBreakDeadTime>
 8004af2:	4603      	mov	r3, r0
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d001      	beq.n	8004afc <MX_TIM1_Init+0xec>
  {
    Error_Handler();
 8004af8:	f000 fabe 	bl	8005078 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8004afc:	4803      	ldr	r0, [pc, #12]	; (8004b0c <MX_TIM1_Init+0xfc>)
 8004afe:	f001 fbf5 	bl	80062ec <HAL_TIM_MspPostInit>

}
 8004b02:	bf00      	nop
 8004b04:	3748      	adds	r7, #72	; 0x48
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bd80      	pop	{r7, pc}
 8004b0a:	bf00      	nop
 8004b0c:	2001636c 	.word	0x2001636c
 8004b10:	40010000 	.word	0x40010000

08004b14 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b08c      	sub	sp, #48	; 0x30
 8004b18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8004b1a:	f107 030c 	add.w	r3, r7, #12
 8004b1e:	2224      	movs	r2, #36	; 0x24
 8004b20:	2100      	movs	r1, #0
 8004b22:	4618      	mov	r0, r3
 8004b24:	f007 fc03 	bl	800c32e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004b28:	1d3b      	adds	r3, r7, #4
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	601a      	str	r2, [r3, #0]
 8004b2e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8004b30:	4b20      	ldr	r3, [pc, #128]	; (8004bb4 <MX_TIM3_Init+0xa0>)
 8004b32:	4a21      	ldr	r2, [pc, #132]	; (8004bb8 <MX_TIM3_Init+0xa4>)
 8004b34:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8004b36:	4b1f      	ldr	r3, [pc, #124]	; (8004bb4 <MX_TIM3_Init+0xa0>)
 8004b38:	2200      	movs	r2, #0
 8004b3a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004b3c:	4b1d      	ldr	r3, [pc, #116]	; (8004bb4 <MX_TIM3_Init+0xa0>)
 8004b3e:	2200      	movs	r2, #0
 8004b40:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8004b42:	4b1c      	ldr	r3, [pc, #112]	; (8004bb4 <MX_TIM3_Init+0xa0>)
 8004b44:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004b48:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004b4a:	4b1a      	ldr	r3, [pc, #104]	; (8004bb4 <MX_TIM3_Init+0xa0>)
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004b50:	4b18      	ldr	r3, [pc, #96]	; (8004bb4 <MX_TIM3_Init+0xa0>)
 8004b52:	2200      	movs	r2, #0
 8004b54:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8004b56:	2301      	movs	r3, #1
 8004b58:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8004b62:	2300      	movs	r3, #0
 8004b64:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8004b66:	2300      	movs	r3, #0
 8004b68:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8004b6e:	2301      	movs	r3, #1
 8004b70:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8004b72:	2300      	movs	r3, #0
 8004b74:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8004b76:	2300      	movs	r3, #0
 8004b78:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8004b7a:	f107 030c 	add.w	r3, r7, #12
 8004b7e:	4619      	mov	r1, r3
 8004b80:	480c      	ldr	r0, [pc, #48]	; (8004bb4 <MX_TIM3_Init+0xa0>)
 8004b82:	f004 fdfd 	bl	8009780 <HAL_TIM_Encoder_Init>
 8004b86:	4603      	mov	r3, r0
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d001      	beq.n	8004b90 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8004b8c:	f000 fa74 	bl	8005078 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004b90:	2300      	movs	r3, #0
 8004b92:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004b94:	2300      	movs	r3, #0
 8004b96:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004b98:	1d3b      	adds	r3, r7, #4
 8004b9a:	4619      	mov	r1, r3
 8004b9c:	4805      	ldr	r0, [pc, #20]	; (8004bb4 <MX_TIM3_Init+0xa0>)
 8004b9e:	f005 fb25 	bl	800a1ec <HAL_TIMEx_MasterConfigSynchronization>
 8004ba2:	4603      	mov	r3, r0
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d001      	beq.n	8004bac <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8004ba8:	f000 fa66 	bl	8005078 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8004bac:	bf00      	nop
 8004bae:	3730      	adds	r7, #48	; 0x30
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	bd80      	pop	{r7, pc}
 8004bb4:	20016040 	.word	0x20016040
 8004bb8:	40000400 	.word	0x40000400

08004bbc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b08c      	sub	sp, #48	; 0x30
 8004bc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8004bc2:	f107 030c 	add.w	r3, r7, #12
 8004bc6:	2224      	movs	r2, #36	; 0x24
 8004bc8:	2100      	movs	r1, #0
 8004bca:	4618      	mov	r0, r3
 8004bcc:	f007 fbaf 	bl	800c32e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004bd0:	1d3b      	adds	r3, r7, #4
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	601a      	str	r2, [r3, #0]
 8004bd6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8004bd8:	4b20      	ldr	r3, [pc, #128]	; (8004c5c <MX_TIM4_Init+0xa0>)
 8004bda:	4a21      	ldr	r2, [pc, #132]	; (8004c60 <MX_TIM4_Init+0xa4>)
 8004bdc:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8004bde:	4b1f      	ldr	r3, [pc, #124]	; (8004c5c <MX_TIM4_Init+0xa0>)
 8004be0:	2200      	movs	r2, #0
 8004be2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004be4:	4b1d      	ldr	r3, [pc, #116]	; (8004c5c <MX_TIM4_Init+0xa0>)
 8004be6:	2200      	movs	r2, #0
 8004be8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8004bea:	4b1c      	ldr	r3, [pc, #112]	; (8004c5c <MX_TIM4_Init+0xa0>)
 8004bec:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004bf0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004bf2:	4b1a      	ldr	r3, [pc, #104]	; (8004c5c <MX_TIM4_Init+0xa0>)
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004bf8:	4b18      	ldr	r3, [pc, #96]	; (8004c5c <MX_TIM4_Init+0xa0>)
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8004bfe:	2301      	movs	r3, #1
 8004c00:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8004c02:	2300      	movs	r3, #0
 8004c04:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8004c06:	2301      	movs	r3, #1
 8004c08:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8004c0e:	2300      	movs	r3, #0
 8004c10:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8004c12:	2300      	movs	r3, #0
 8004c14:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8004c16:	2301      	movs	r3, #1
 8004c18:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8004c1e:	2300      	movs	r3, #0
 8004c20:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8004c22:	f107 030c 	add.w	r3, r7, #12
 8004c26:	4619      	mov	r1, r3
 8004c28:	480c      	ldr	r0, [pc, #48]	; (8004c5c <MX_TIM4_Init+0xa0>)
 8004c2a:	f004 fda9 	bl	8009780 <HAL_TIM_Encoder_Init>
 8004c2e:	4603      	mov	r3, r0
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d001      	beq.n	8004c38 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8004c34:	f000 fa20 	bl	8005078 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004c38:	2300      	movs	r3, #0
 8004c3a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004c40:	1d3b      	adds	r3, r7, #4
 8004c42:	4619      	mov	r1, r3
 8004c44:	4805      	ldr	r0, [pc, #20]	; (8004c5c <MX_TIM4_Init+0xa0>)
 8004c46:	f005 fad1 	bl	800a1ec <HAL_TIMEx_MasterConfigSynchronization>
 8004c4a:	4603      	mov	r3, r0
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d001      	beq.n	8004c54 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8004c50:	f000 fa12 	bl	8005078 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8004c54:	bf00      	nop
 8004c56:	3730      	adds	r7, #48	; 0x30
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	bd80      	pop	{r7, pc}
 8004c5c:	20016000 	.word	0x20016000
 8004c60:	40000800 	.word	0x40000800

08004c64 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b082      	sub	sp, #8
 8004c68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004c6a:	463b      	mov	r3, r7
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	601a      	str	r2, [r3, #0]
 8004c70:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8004c72:	4b15      	ldr	r3, [pc, #84]	; (8004cc8 <MX_TIM6_Init+0x64>)
 8004c74:	4a15      	ldr	r2, [pc, #84]	; (8004ccc <MX_TIM6_Init+0x68>)
 8004c76:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 83;
 8004c78:	4b13      	ldr	r3, [pc, #76]	; (8004cc8 <MX_TIM6_Init+0x64>)
 8004c7a:	2253      	movs	r2, #83	; 0x53
 8004c7c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004c7e:	4b12      	ldr	r3, [pc, #72]	; (8004cc8 <MX_TIM6_Init+0x64>)
 8004c80:	2200      	movs	r2, #0
 8004c82:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 8004c84:	4b10      	ldr	r3, [pc, #64]	; (8004cc8 <MX_TIM6_Init+0x64>)
 8004c86:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004c8a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004c8c:	4b0e      	ldr	r3, [pc, #56]	; (8004cc8 <MX_TIM6_Init+0x64>)
 8004c8e:	2200      	movs	r2, #0
 8004c90:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004c92:	480d      	ldr	r0, [pc, #52]	; (8004cc8 <MX_TIM6_Init+0x64>)
 8004c94:	f004 fcbc 	bl	8009610 <HAL_TIM_Base_Init>
 8004c98:	4603      	mov	r3, r0
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d001      	beq.n	8004ca2 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8004c9e:	f000 f9eb 	bl	8005078 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004caa:	463b      	mov	r3, r7
 8004cac:	4619      	mov	r1, r3
 8004cae:	4806      	ldr	r0, [pc, #24]	; (8004cc8 <MX_TIM6_Init+0x64>)
 8004cb0:	f005 fa9c 	bl	800a1ec <HAL_TIMEx_MasterConfigSynchronization>
 8004cb4:	4603      	mov	r3, r0
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d001      	beq.n	8004cbe <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8004cba:	f000 f9dd 	bl	8005078 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8004cbe:	bf00      	nop
 8004cc0:	3708      	adds	r7, #8
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	bd80      	pop	{r7, pc}
 8004cc6:	bf00      	nop
 8004cc8:	2001632c 	.word	0x2001632c
 8004ccc:	40001000 	.word	0x40001000

08004cd0 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b082      	sub	sp, #8
 8004cd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004cd6:	463b      	mov	r3, r7
 8004cd8:	2200      	movs	r2, #0
 8004cda:	601a      	str	r2, [r3, #0]
 8004cdc:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8004cde:	4b14      	ldr	r3, [pc, #80]	; (8004d30 <MX_TIM7_Init+0x60>)
 8004ce0:	4a14      	ldr	r2, [pc, #80]	; (8004d34 <MX_TIM7_Init+0x64>)
 8004ce2:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 83;
 8004ce4:	4b12      	ldr	r3, [pc, #72]	; (8004d30 <MX_TIM7_Init+0x60>)
 8004ce6:	2253      	movs	r2, #83	; 0x53
 8004ce8:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004cea:	4b11      	ldr	r3, [pc, #68]	; (8004d30 <MX_TIM7_Init+0x60>)
 8004cec:	2200      	movs	r2, #0
 8004cee:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 99;
 8004cf0:	4b0f      	ldr	r3, [pc, #60]	; (8004d30 <MX_TIM7_Init+0x60>)
 8004cf2:	2263      	movs	r2, #99	; 0x63
 8004cf4:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004cf6:	4b0e      	ldr	r3, [pc, #56]	; (8004d30 <MX_TIM7_Init+0x60>)
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8004cfc:	480c      	ldr	r0, [pc, #48]	; (8004d30 <MX_TIM7_Init+0x60>)
 8004cfe:	f004 fc87 	bl	8009610 <HAL_TIM_Base_Init>
 8004d02:	4603      	mov	r3, r0
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d001      	beq.n	8004d0c <MX_TIM7_Init+0x3c>
  {
    Error_Handler();
 8004d08:	f000 f9b6 	bl	8005078 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004d10:	2300      	movs	r3, #0
 8004d12:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8004d14:	463b      	mov	r3, r7
 8004d16:	4619      	mov	r1, r3
 8004d18:	4805      	ldr	r0, [pc, #20]	; (8004d30 <MX_TIM7_Init+0x60>)
 8004d1a:	f005 fa67 	bl	800a1ec <HAL_TIMEx_MasterConfigSynchronization>
 8004d1e:	4603      	mov	r3, r0
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d001      	beq.n	8004d28 <MX_TIM7_Init+0x58>
  {
    Error_Handler();
 8004d24:	f000 f9a8 	bl	8005078 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8004d28:	bf00      	nop
 8004d2a:	3708      	adds	r7, #8
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	bd80      	pop	{r7, pc}
 8004d30:	20016414 	.word	0x20016414
 8004d34:	40001400 	.word	0x40001400

08004d38 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b092      	sub	sp, #72	; 0x48
 8004d3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004d3e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004d42:	2200      	movs	r2, #0
 8004d44:	601a      	str	r2, [r3, #0]
 8004d46:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004d48:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	601a      	str	r2, [r3, #0]
 8004d50:	605a      	str	r2, [r3, #4]
 8004d52:	609a      	str	r2, [r3, #8]
 8004d54:	60da      	str	r2, [r3, #12]
 8004d56:	611a      	str	r2, [r3, #16]
 8004d58:	615a      	str	r2, [r3, #20]
 8004d5a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004d5c:	1d3b      	adds	r3, r7, #4
 8004d5e:	2220      	movs	r2, #32
 8004d60:	2100      	movs	r1, #0
 8004d62:	4618      	mov	r0, r3
 8004d64:	f007 fae3 	bl	800c32e <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8004d68:	4b39      	ldr	r3, [pc, #228]	; (8004e50 <MX_TIM8_Init+0x118>)
 8004d6a:	4a3a      	ldr	r2, [pc, #232]	; (8004e54 <MX_TIM8_Init+0x11c>)
 8004d6c:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 3;
 8004d6e:	4b38      	ldr	r3, [pc, #224]	; (8004e50 <MX_TIM8_Init+0x118>)
 8004d70:	2203      	movs	r2, #3
 8004d72:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004d74:	4b36      	ldr	r3, [pc, #216]	; (8004e50 <MX_TIM8_Init+0x118>)
 8004d76:	2200      	movs	r2, #0
 8004d78:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1679;
 8004d7a:	4b35      	ldr	r3, [pc, #212]	; (8004e50 <MX_TIM8_Init+0x118>)
 8004d7c:	f240 628f 	movw	r2, #1679	; 0x68f
 8004d80:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004d82:	4b33      	ldr	r3, [pc, #204]	; (8004e50 <MX_TIM8_Init+0x118>)
 8004d84:	2200      	movs	r2, #0
 8004d86:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8004d88:	4b31      	ldr	r3, [pc, #196]	; (8004e50 <MX_TIM8_Init+0x118>)
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004d8e:	4b30      	ldr	r3, [pc, #192]	; (8004e50 <MX_TIM8_Init+0x118>)
 8004d90:	2200      	movs	r2, #0
 8004d92:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8004d94:	482e      	ldr	r0, [pc, #184]	; (8004e50 <MX_TIM8_Init+0x118>)
 8004d96:	f004 fc8a 	bl	80096ae <HAL_TIM_PWM_Init>
 8004d9a:	4603      	mov	r3, r0
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d001      	beq.n	8004da4 <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 8004da0:	f000 f96a 	bl	8005078 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004da4:	2300      	movs	r3, #0
 8004da6:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004da8:	2300      	movs	r3, #0
 8004daa:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8004dac:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004db0:	4619      	mov	r1, r3
 8004db2:	4827      	ldr	r0, [pc, #156]	; (8004e50 <MX_TIM8_Init+0x118>)
 8004db4:	f005 fa1a 	bl	800a1ec <HAL_TIMEx_MasterConfigSynchronization>
 8004db8:	4603      	mov	r3, r0
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d001      	beq.n	8004dc2 <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 8004dbe:	f000 f95b 	bl	8005078 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004dc2:	2360      	movs	r3, #96	; 0x60
 8004dc4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004dca:	2300      	movs	r3, #0
 8004dcc:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004dce:	2300      	movs	r3, #0
 8004dd0:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004dda:	2300      	movs	r3, #0
 8004ddc:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004dde:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004de2:	2200      	movs	r2, #0
 8004de4:	4619      	mov	r1, r3
 8004de6:	481a      	ldr	r0, [pc, #104]	; (8004e50 <MX_TIM8_Init+0x118>)
 8004de8:	f004 fe9c 	bl	8009b24 <HAL_TIM_PWM_ConfigChannel>
 8004dec:	4603      	mov	r3, r0
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d001      	beq.n	8004df6 <MX_TIM8_Init+0xbe>
  {
    Error_Handler();
 8004df2:	f000 f941 	bl	8005078 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004df6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004dfa:	2208      	movs	r2, #8
 8004dfc:	4619      	mov	r1, r3
 8004dfe:	4814      	ldr	r0, [pc, #80]	; (8004e50 <MX_TIM8_Init+0x118>)
 8004e00:	f004 fe90 	bl	8009b24 <HAL_TIM_PWM_ConfigChannel>
 8004e04:	4603      	mov	r3, r0
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d001      	beq.n	8004e0e <MX_TIM8_Init+0xd6>
  {
    Error_Handler();
 8004e0a:	f000 f935 	bl	8005078 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004e0e:	2300      	movs	r3, #0
 8004e10:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004e12:	2300      	movs	r3, #0
 8004e14:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004e16:	2300      	movs	r3, #0
 8004e18:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004e1e:	2300      	movs	r3, #0
 8004e20:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004e22:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004e26:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004e28:	2300      	movs	r3, #0
 8004e2a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8004e2c:	1d3b      	adds	r3, r7, #4
 8004e2e:	4619      	mov	r1, r3
 8004e30:	4807      	ldr	r0, [pc, #28]	; (8004e50 <MX_TIM8_Init+0x118>)
 8004e32:	f005 fa57 	bl	800a2e4 <HAL_TIMEx_ConfigBreakDeadTime>
 8004e36:	4603      	mov	r3, r0
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d001      	beq.n	8004e40 <MX_TIM8_Init+0x108>
  {
    Error_Handler();
 8004e3c:	f000 f91c 	bl	8005078 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8004e40:	4803      	ldr	r0, [pc, #12]	; (8004e50 <MX_TIM8_Init+0x118>)
 8004e42:	f001 fa53 	bl	80062ec <HAL_TIM_MspPostInit>

}
 8004e46:	bf00      	nop
 8004e48:	3748      	adds	r7, #72	; 0x48
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	bd80      	pop	{r7, pc}
 8004e4e:	bf00      	nop
 8004e50:	20016194 	.word	0x20016194
 8004e54:	40010400 	.word	0x40010400

08004e58 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004e5c:	4b11      	ldr	r3, [pc, #68]	; (8004ea4 <MX_USART1_UART_Init+0x4c>)
 8004e5e:	4a12      	ldr	r2, [pc, #72]	; (8004ea8 <MX_USART1_UART_Init+0x50>)
 8004e60:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8004e62:	4b10      	ldr	r3, [pc, #64]	; (8004ea4 <MX_USART1_UART_Init+0x4c>)
 8004e64:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8004e68:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004e6a:	4b0e      	ldr	r3, [pc, #56]	; (8004ea4 <MX_USART1_UART_Init+0x4c>)
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004e70:	4b0c      	ldr	r3, [pc, #48]	; (8004ea4 <MX_USART1_UART_Init+0x4c>)
 8004e72:	2200      	movs	r2, #0
 8004e74:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004e76:	4b0b      	ldr	r3, [pc, #44]	; (8004ea4 <MX_USART1_UART_Init+0x4c>)
 8004e78:	2200      	movs	r2, #0
 8004e7a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004e7c:	4b09      	ldr	r3, [pc, #36]	; (8004ea4 <MX_USART1_UART_Init+0x4c>)
 8004e7e:	220c      	movs	r2, #12
 8004e80:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004e82:	4b08      	ldr	r3, [pc, #32]	; (8004ea4 <MX_USART1_UART_Init+0x4c>)
 8004e84:	2200      	movs	r2, #0
 8004e86:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004e88:	4b06      	ldr	r3, [pc, #24]	; (8004ea4 <MX_USART1_UART_Init+0x4c>)
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004e8e:	4805      	ldr	r0, [pc, #20]	; (8004ea4 <MX_USART1_UART_Init+0x4c>)
 8004e90:	f005 fa8e 	bl	800a3b0 <HAL_UART_Init>
 8004e94:	4603      	mov	r3, r0
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d001      	beq.n	8004e9e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8004e9a:	f000 f8ed 	bl	8005078 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004e9e:	bf00      	nop
 8004ea0:	bd80      	pop	{r7, pc}
 8004ea2:	bf00      	nop
 8004ea4:	2001628c 	.word	0x2001628c
 8004ea8:	40011000 	.word	0x40011000

08004eac <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b082      	sub	sp, #8
 8004eb0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	607b      	str	r3, [r7, #4]
 8004eb6:	4b10      	ldr	r3, [pc, #64]	; (8004ef8 <MX_DMA_Init+0x4c>)
 8004eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eba:	4a0f      	ldr	r2, [pc, #60]	; (8004ef8 <MX_DMA_Init+0x4c>)
 8004ebc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004ec0:	6313      	str	r3, [r2, #48]	; 0x30
 8004ec2:	4b0d      	ldr	r3, [pc, #52]	; (8004ef8 <MX_DMA_Init+0x4c>)
 8004ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ec6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004eca:	607b      	str	r3, [r7, #4]
 8004ecc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8004ece:	2200      	movs	r2, #0
 8004ed0:	2100      	movs	r1, #0
 8004ed2:	2038      	movs	r0, #56	; 0x38
 8004ed4:	f002 f979 	bl	80071ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8004ed8:	2038      	movs	r0, #56	; 0x38
 8004eda:	f002 f992 	bl	8007202 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8004ede:	2200      	movs	r2, #0
 8004ee0:	2100      	movs	r1, #0
 8004ee2:	203a      	movs	r0, #58	; 0x3a
 8004ee4:	f002 f971 	bl	80071ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8004ee8:	203a      	movs	r0, #58	; 0x3a
 8004eea:	f002 f98a 	bl	8007202 <HAL_NVIC_EnableIRQ>

}
 8004eee:	bf00      	nop
 8004ef0:	3708      	adds	r7, #8
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	bd80      	pop	{r7, pc}
 8004ef6:	bf00      	nop
 8004ef8:	40023800 	.word	0x40023800

08004efc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b08a      	sub	sp, #40	; 0x28
 8004f00:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f02:	f107 0314 	add.w	r3, r7, #20
 8004f06:	2200      	movs	r2, #0
 8004f08:	601a      	str	r2, [r3, #0]
 8004f0a:	605a      	str	r2, [r3, #4]
 8004f0c:	609a      	str	r2, [r3, #8]
 8004f0e:	60da      	str	r2, [r3, #12]
 8004f10:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004f12:	2300      	movs	r3, #0
 8004f14:	613b      	str	r3, [r7, #16]
 8004f16:	4b53      	ldr	r3, [pc, #332]	; (8005064 <MX_GPIO_Init+0x168>)
 8004f18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f1a:	4a52      	ldr	r2, [pc, #328]	; (8005064 <MX_GPIO_Init+0x168>)
 8004f1c:	f043 0304 	orr.w	r3, r3, #4
 8004f20:	6313      	str	r3, [r2, #48]	; 0x30
 8004f22:	4b50      	ldr	r3, [pc, #320]	; (8005064 <MX_GPIO_Init+0x168>)
 8004f24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f26:	f003 0304 	and.w	r3, r3, #4
 8004f2a:	613b      	str	r3, [r7, #16]
 8004f2c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004f2e:	2300      	movs	r3, #0
 8004f30:	60fb      	str	r3, [r7, #12]
 8004f32:	4b4c      	ldr	r3, [pc, #304]	; (8005064 <MX_GPIO_Init+0x168>)
 8004f34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f36:	4a4b      	ldr	r2, [pc, #300]	; (8005064 <MX_GPIO_Init+0x168>)
 8004f38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004f3c:	6313      	str	r3, [r2, #48]	; 0x30
 8004f3e:	4b49      	ldr	r3, [pc, #292]	; (8005064 <MX_GPIO_Init+0x168>)
 8004f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f46:	60fb      	str	r3, [r7, #12]
 8004f48:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	60bb      	str	r3, [r7, #8]
 8004f4e:	4b45      	ldr	r3, [pc, #276]	; (8005064 <MX_GPIO_Init+0x168>)
 8004f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f52:	4a44      	ldr	r2, [pc, #272]	; (8005064 <MX_GPIO_Init+0x168>)
 8004f54:	f043 0301 	orr.w	r3, r3, #1
 8004f58:	6313      	str	r3, [r2, #48]	; 0x30
 8004f5a:	4b42      	ldr	r3, [pc, #264]	; (8005064 <MX_GPIO_Init+0x168>)
 8004f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f5e:	f003 0301 	and.w	r3, r3, #1
 8004f62:	60bb      	str	r3, [r7, #8]
 8004f64:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004f66:	2300      	movs	r3, #0
 8004f68:	607b      	str	r3, [r7, #4]
 8004f6a:	4b3e      	ldr	r3, [pc, #248]	; (8005064 <MX_GPIO_Init+0x168>)
 8004f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f6e:	4a3d      	ldr	r2, [pc, #244]	; (8005064 <MX_GPIO_Init+0x168>)
 8004f70:	f043 0302 	orr.w	r3, r3, #2
 8004f74:	6313      	str	r3, [r2, #48]	; 0x30
 8004f76:	4b3b      	ldr	r3, [pc, #236]	; (8005064 <MX_GPIO_Init+0x168>)
 8004f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f7a:	f003 0302 	and.w	r3, r3, #2
 8004f7e:	607b      	str	r3, [r7, #4]
 8004f80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004f82:	2300      	movs	r3, #0
 8004f84:	603b      	str	r3, [r7, #0]
 8004f86:	4b37      	ldr	r3, [pc, #220]	; (8005064 <MX_GPIO_Init+0x168>)
 8004f88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f8a:	4a36      	ldr	r2, [pc, #216]	; (8005064 <MX_GPIO_Init+0x168>)
 8004f8c:	f043 0308 	orr.w	r3, r3, #8
 8004f90:	6313      	str	r3, [r2, #48]	; 0x30
 8004f92:	4b34      	ldr	r3, [pc, #208]	; (8005064 <MX_GPIO_Init+0x168>)
 8004f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f96:	f003 0308 	and.w	r3, r3, #8
 8004f9a:	603b      	str	r3, [r7, #0]
 8004f9c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_7
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	f24e 2180 	movw	r1, #57984	; 0xe280
 8004fa4:	4830      	ldr	r0, [pc, #192]	; (8005068 <MX_GPIO_Init+0x16c>)
 8004fa6:	f003 f851 	bl	800804c <HAL_GPIO_WritePin>
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 8004faa:	2200      	movs	r2, #0
 8004fac:	f44f 41f8 	mov.w	r1, #31744	; 0x7c00
 8004fb0:	482e      	ldr	r0, [pc, #184]	; (800506c <MX_GPIO_Init+0x170>)
 8004fb2:	f003 f84b 	bl	800804c <HAL_GPIO_WritePin>
                          |GPIO_PIN_14, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004fbc:	482c      	ldr	r0, [pc, #176]	; (8005070 <MX_GPIO_Init+0x174>)
 8004fbe:	f003 f845 	bl	800804c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	2104      	movs	r1, #4
 8004fc6:	482b      	ldr	r0, [pc, #172]	; (8005074 <MX_GPIO_Init+0x178>)
 8004fc8:	f003 f840 	bl	800804c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 PC7
                           PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_7
 8004fcc:	f24e 2380 	movw	r3, #57984	; 0xe280
 8004fd0:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fd6:	2300      	movs	r3, #0
 8004fd8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004fda:	2300      	movs	r3, #0
 8004fdc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004fde:	f107 0314 	add.w	r3, r7, #20
 8004fe2:	4619      	mov	r1, r3
 8004fe4:	4820      	ldr	r0, [pc, #128]	; (8005068 <MX_GPIO_Init+0x16c>)
 8004fe6:	f002 fe7f 	bl	8007ce8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB11 PB12 PB13
                           PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 8004fea:	f44f 43f8 	mov.w	r3, #31744	; 0x7c00
 8004fee:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004ff0:	2301      	movs	r3, #1
 8004ff2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004ffc:	f107 0314 	add.w	r3, r7, #20
 8005000:	4619      	mov	r1, r3
 8005002:	481a      	ldr	r0, [pc, #104]	; (800506c <MX_GPIO_Init+0x170>)
 8005004:	f002 fe70 	bl	8007ce8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_12;
 8005008:	f44f 5388 	mov.w	r3, #4352	; 0x1100
 800500c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800500e:	2300      	movs	r3, #0
 8005010:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005012:	2300      	movs	r3, #0
 8005014:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005016:	f107 0314 	add.w	r3, r7, #20
 800501a:	4619      	mov	r1, r3
 800501c:	4814      	ldr	r0, [pc, #80]	; (8005070 <MX_GPIO_Init+0x174>)
 800501e:	f002 fe63 	bl	8007ce8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8005022:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005026:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005028:	2301      	movs	r3, #1
 800502a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800502c:	2300      	movs	r3, #0
 800502e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005030:	2300      	movs	r3, #0
 8005032:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005034:	f107 0314 	add.w	r3, r7, #20
 8005038:	4619      	mov	r1, r3
 800503a:	480d      	ldr	r0, [pc, #52]	; (8005070 <MX_GPIO_Init+0x174>)
 800503c:	f002 fe54 	bl	8007ce8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005040:	2304      	movs	r3, #4
 8005042:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005044:	2301      	movs	r3, #1
 8005046:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005048:	2300      	movs	r3, #0
 800504a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800504c:	2300      	movs	r3, #0
 800504e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005050:	f107 0314 	add.w	r3, r7, #20
 8005054:	4619      	mov	r1, r3
 8005056:	4807      	ldr	r0, [pc, #28]	; (8005074 <MX_GPIO_Init+0x178>)
 8005058:	f002 fe46 	bl	8007ce8 <HAL_GPIO_Init>

}
 800505c:	bf00      	nop
 800505e:	3728      	adds	r7, #40	; 0x28
 8005060:	46bd      	mov	sp, r7
 8005062:	bd80      	pop	{r7, pc}
 8005064:	40023800 	.word	0x40023800
 8005068:	40020800 	.word	0x40020800
 800506c:	40020400 	.word	0x40020400
 8005070:	40020000 	.word	0x40020000
 8005074:	40020c00 	.word	0x40020c00

08005078 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005078:	b480      	push	{r7}
 800507a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800507c:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800507e:	e7fe      	b.n	800507e <Error_Handler+0x6>

08005080 <initMotor>:
int16_t rotation_l = 0;
int16_t rotation_r = 0;
int16_t mon_rev_l, mon_rev_r;

void initMotor(void)
{
 8005080:	b580      	push	{r7, lr}
 8005082:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1); //PWM start
 8005084:	2100      	movs	r1, #0
 8005086:	4808      	ldr	r0, [pc, #32]	; (80050a8 <initMotor+0x28>)
 8005088:	f004 fb3c 	bl	8009704 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3); //PWM start
 800508c:	2108      	movs	r1, #8
 800508e:	4806      	ldr	r0, [pc, #24]	; (80050a8 <initMotor+0x28>)
 8005090:	f004 fb38 	bl	8009704 <HAL_TIM_PWM_Start>

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8005094:	210c      	movs	r1, #12
 8005096:	4805      	ldr	r0, [pc, #20]	; (80050ac <initMotor+0x2c>)
 8005098:	f004 fb34 	bl	8009704 <HAL_TIM_PWM_Start>

	HAL_Delay(100);
 800509c:	2064      	movs	r0, #100	; 0x64
 800509e:	f001 fba3 	bl	80067e8 <HAL_Delay>
}
 80050a2:	bf00      	nop
 80050a4:	bd80      	pop	{r7, pc}
 80050a6:	bf00      	nop
 80050a8:	20016194 	.word	0x20016194
 80050ac:	2001636c 	.word	0x2001636c

080050b0 <motorCtrlFlip>:

void motorCtrlFlip(void)
{
 80050b0:	b580      	push	{r7, lr}
 80050b2:	b082      	sub	sp, #8
 80050b4:	af00      	add	r7, sp, #0
	int16_t motor_pwm_l, motor_pwm_r;

	if(motor_l >= 0){
 80050b6:	4b2a      	ldr	r3, [pc, #168]	; (8005160 <motorCtrlFlip+0xb0>)
 80050b8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	db0d      	blt.n	80050dc <motorCtrlFlip+0x2c>
		motor_pwm_l = motor_l;
 80050c0:	4b27      	ldr	r3, [pc, #156]	; (8005160 <motorCtrlFlip+0xb0>)
 80050c2:	881b      	ldrh	r3, [r3, #0]
 80050c4:	80fb      	strh	r3, [r7, #6]
		// motor1
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, motor_pwm_l);
 80050c6:	4b27      	ldr	r3, [pc, #156]	; (8005164 <motorCtrlFlip+0xb4>)
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80050ce:	635a      	str	r2, [r3, #52]	; 0x34
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 80050d0:	2200      	movs	r2, #0
 80050d2:	2180      	movs	r1, #128	; 0x80
 80050d4:	4824      	ldr	r0, [pc, #144]	; (8005168 <motorCtrlFlip+0xb8>)
 80050d6:	f002 ffb9 	bl	800804c <HAL_GPIO_WritePin>
 80050da:	e010      	b.n	80050fe <motorCtrlFlip+0x4e>
	}
	else{
		motor_pwm_l = motor_l * (-1);
 80050dc:	4b20      	ldr	r3, [pc, #128]	; (8005160 <motorCtrlFlip+0xb0>)
 80050de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80050e2:	b29b      	uxth	r3, r3
 80050e4:	425b      	negs	r3, r3
 80050e6:	b29b      	uxth	r3, r3
 80050e8:	80fb      	strh	r3, [r7, #6]
		// motor1
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, motor_pwm_l);
 80050ea:	4b1e      	ldr	r3, [pc, #120]	; (8005164 <motorCtrlFlip+0xb4>)
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80050f2:	635a      	str	r2, [r3, #52]	; 0x34
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
 80050f4:	2201      	movs	r2, #1
 80050f6:	2180      	movs	r1, #128	; 0x80
 80050f8:	481b      	ldr	r0, [pc, #108]	; (8005168 <motorCtrlFlip+0xb8>)
 80050fa:	f002 ffa7 	bl	800804c <HAL_GPIO_WritePin>
	}

	if(motor_r >= 0){
 80050fe:	4b1b      	ldr	r3, [pc, #108]	; (800516c <motorCtrlFlip+0xbc>)
 8005100:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005104:	2b00      	cmp	r3, #0
 8005106:	db0e      	blt.n	8005126 <motorCtrlFlip+0x76>
		motor_pwm_r = motor_r;
 8005108:	4b18      	ldr	r3, [pc, #96]	; (800516c <motorCtrlFlip+0xbc>)
 800510a:	881b      	ldrh	r3, [r3, #0]
 800510c:	80bb      	strh	r3, [r7, #4]
		// motor2
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, motor_pwm_r);
 800510e:	4b15      	ldr	r3, [pc, #84]	; (8005164 <motorCtrlFlip+0xb4>)
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8005116:	63da      	str	r2, [r3, #60]	; 0x3c
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8005118:	2200      	movs	r2, #0
 800511a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800511e:	4812      	ldr	r0, [pc, #72]	; (8005168 <motorCtrlFlip+0xb8>)
 8005120:	f002 ff94 	bl	800804c <HAL_GPIO_WritePin>
 8005124:	e011      	b.n	800514a <motorCtrlFlip+0x9a>
	}
	else{
		motor_pwm_r = motor_r * (-1);
 8005126:	4b11      	ldr	r3, [pc, #68]	; (800516c <motorCtrlFlip+0xbc>)
 8005128:	f9b3 3000 	ldrsh.w	r3, [r3]
 800512c:	b29b      	uxth	r3, r3
 800512e:	425b      	negs	r3, r3
 8005130:	b29b      	uxth	r3, r3
 8005132:	80bb      	strh	r3, [r7, #4]
		//motor2
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, motor_pwm_r);
 8005134:	4b0b      	ldr	r3, [pc, #44]	; (8005164 <motorCtrlFlip+0xb4>)
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800513c:	63da      	str	r2, [r3, #60]	; 0x3c
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800513e:	2201      	movs	r2, #1
 8005140:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005144:	4808      	ldr	r0, [pc, #32]	; (8005168 <motorCtrlFlip+0xb8>)
 8005146:	f002 ff81 	bl	800804c <HAL_GPIO_WritePin>
	}
	mon_rev_l = motor_pwm_l;
 800514a:	4a09      	ldr	r2, [pc, #36]	; (8005170 <motorCtrlFlip+0xc0>)
 800514c:	88fb      	ldrh	r3, [r7, #6]
 800514e:	8013      	strh	r3, [r2, #0]
	mon_rev_r = motor_pwm_r;
 8005150:	4a08      	ldr	r2, [pc, #32]	; (8005174 <motorCtrlFlip+0xc4>)
 8005152:	88bb      	ldrh	r3, [r7, #4]
 8005154:	8013      	strh	r3, [r2, #0]
}
 8005156:	bf00      	nop
 8005158:	3708      	adds	r7, #8
 800515a:	46bd      	mov	sp, r7
 800515c:	bd80      	pop	{r7, pc}
 800515e:	bf00      	nop
 8005160:	20013fb8 	.word	0x20013fb8
 8005164:	20016194 	.word	0x20016194
 8005168:	40020800 	.word	0x40020800
 800516c:	20013fba 	.word	0x20013fba
 8005170:	20016458 	.word	0x20016458
 8005174:	20016456 	.word	0x20016456

08005178 <suctionmotorCtrlFlip>:

void suctionmotorCtrlFlip(void)
{
 8005178:	b480      	push	{r7}
 800517a:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, suction_motor);
 800517c:	4b05      	ldr	r3, [pc, #20]	; (8005194 <suctionmotorCtrlFlip+0x1c>)
 800517e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8005182:	4b05      	ldr	r3, [pc, #20]	; (8005198 <suctionmotorCtrlFlip+0x20>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	641a      	str	r2, [r3, #64]	; 0x40
}
 8005188:	bf00      	nop
 800518a:	46bd      	mov	sp, r7
 800518c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005190:	4770      	bx	lr
 8005192:	bf00      	nop
 8005194:	20013fbc 	.word	0x20013fbc
 8005198:	2001636c 	.word	0x2001636c

0800519c <setMotor>:

void setMotor(int16_t l, int16_t r)
{
 800519c:	b480      	push	{r7}
 800519e:	b083      	sub	sp, #12
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	4603      	mov	r3, r0
 80051a4:	460a      	mov	r2, r1
 80051a6:	80fb      	strh	r3, [r7, #6]
 80051a8:	4613      	mov	r3, r2
 80051aa:	80bb      	strh	r3, [r7, #4]
	if(l >= MAX_COUNTER_PERIOD) l = MAX_COUNTER_PERIOD;
 80051ac:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80051b0:	f240 628e 	movw	r2, #1678	; 0x68e
 80051b4:	4293      	cmp	r3, r2
 80051b6:	dd03      	ble.n	80051c0 <setMotor+0x24>
 80051b8:	f240 638f 	movw	r3, #1679	; 0x68f
 80051bc:	80fb      	strh	r3, [r7, #6]
 80051be:	e007      	b.n	80051d0 <setMotor+0x34>
	else if(l <= MIN_COUNTER_PERIOD) l = MIN_COUNTER_PERIOD;
 80051c0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80051c4:	4a11      	ldr	r2, [pc, #68]	; (800520c <setMotor+0x70>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	da02      	bge.n	80051d0 <setMotor+0x34>
 80051ca:	f64f 1371 	movw	r3, #63857	; 0xf971
 80051ce:	80fb      	strh	r3, [r7, #6]

	if(r >= MAX_COUNTER_PERIOD) r = MAX_COUNTER_PERIOD;
 80051d0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80051d4:	f240 628e 	movw	r2, #1678	; 0x68e
 80051d8:	4293      	cmp	r3, r2
 80051da:	dd03      	ble.n	80051e4 <setMotor+0x48>
 80051dc:	f240 638f 	movw	r3, #1679	; 0x68f
 80051e0:	80bb      	strh	r3, [r7, #4]
 80051e2:	e007      	b.n	80051f4 <setMotor+0x58>
	else if(r <= MIN_COUNTER_PERIOD) r = MIN_COUNTER_PERIOD;
 80051e4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80051e8:	4a08      	ldr	r2, [pc, #32]	; (800520c <setMotor+0x70>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	da02      	bge.n	80051f4 <setMotor+0x58>
 80051ee:	f64f 1371 	movw	r3, #63857	; 0xf971
 80051f2:	80bb      	strh	r3, [r7, #4]

	motor_l = l;
 80051f4:	4a06      	ldr	r2, [pc, #24]	; (8005210 <setMotor+0x74>)
 80051f6:	88fb      	ldrh	r3, [r7, #6]
 80051f8:	8013      	strh	r3, [r2, #0]
	motor_r = r;
 80051fa:	4a06      	ldr	r2, [pc, #24]	; (8005214 <setMotor+0x78>)
 80051fc:	88bb      	ldrh	r3, [r7, #4]
 80051fe:	8013      	strh	r3, [r2, #0]
}
 8005200:	bf00      	nop
 8005202:	370c      	adds	r7, #12
 8005204:	46bd      	mov	sp, r7
 8005206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520a:	4770      	bx	lr
 800520c:	fffff972 	.word	0xfffff972
 8005210:	20013fb8 	.word	0x20013fb8
 8005214:	20013fba 	.word	0x20013fba

08005218 <setsuctionMotor>:

void setsuctionMotor(int16_t suction)
{
 8005218:	b480      	push	{r7}
 800521a:	b083      	sub	sp, #12
 800521c:	af00      	add	r7, sp, #0
 800521e:	4603      	mov	r3, r0
 8005220:	80fb      	strh	r3, [r7, #6]
	suction_motor = abs(suction);
 8005222:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005226:	2b00      	cmp	r3, #0
 8005228:	bfb8      	it	lt
 800522a:	425b      	neglt	r3, r3
 800522c:	b21a      	sxth	r2, r3
 800522e:	4b08      	ldr	r3, [pc, #32]	; (8005250 <setsuctionMotor+0x38>)
 8005230:	801a      	strh	r2, [r3, #0]

	if(suction >= SUCTION_MOTOR_PERIOD) suction = SUCTION_MOTOR_PERIOD;
 8005232:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005236:	f240 3246 	movw	r2, #838	; 0x346
 800523a:	4293      	cmp	r3, r2
 800523c:	dd02      	ble.n	8005244 <setsuctionMotor+0x2c>
 800523e:	f240 3347 	movw	r3, #839	; 0x347
 8005242:	80fb      	strh	r3, [r7, #6]
}
 8005244:	bf00      	nop
 8005246:	370c      	adds	r7, #12
 8005248:	46bd      	mov	sp, r7
 800524a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524e:	4770      	bx	lr
 8005250:	20013fbc 	.word	0x20013fbc

08005254 <updateSideSensorStatus>:

static float min_velocity, max_velocity;
static float acceleration, deceleration;
static float straight_radius;

void updateSideSensorStatus(){
 8005254:	b480      	push	{r7}
 8005256:	af00      	add	r7, sp, #0

	if(side_sensorL <= 500){
 8005258:	4b0f      	ldr	r3, [pc, #60]	; (8005298 <updateSideSensorStatus+0x44>)
 800525a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800525e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8005262:	dc03      	bgt.n	800526c <updateSideSensorStatus+0x18>
		side_sensor_l = true;
 8005264:	4b0d      	ldr	r3, [pc, #52]	; (800529c <updateSideSensorStatus+0x48>)
 8005266:	2201      	movs	r2, #1
 8005268:	701a      	strb	r2, [r3, #0]
 800526a:	e002      	b.n	8005272 <updateSideSensorStatus+0x1e>
	}
	else{
		side_sensor_l = false;
 800526c:	4b0b      	ldr	r3, [pc, #44]	; (800529c <updateSideSensorStatus+0x48>)
 800526e:	2200      	movs	r2, #0
 8005270:	701a      	strb	r2, [r3, #0]
	}

	if(side_sensorR <= 500){
 8005272:	4b0b      	ldr	r3, [pc, #44]	; (80052a0 <updateSideSensorStatus+0x4c>)
 8005274:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005278:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800527c:	dc03      	bgt.n	8005286 <updateSideSensorStatus+0x32>
		side_sensor_r = true;
 800527e:	4b09      	ldr	r3, [pc, #36]	; (80052a4 <updateSideSensorStatus+0x50>)
 8005280:	2201      	movs	r2, #1
 8005282:	701a      	strb	r2, [r3, #0]
	}
	else{
		side_sensor_r = false;
	}
}
 8005284:	e002      	b.n	800528c <updateSideSensorStatus+0x38>
		side_sensor_r = false;
 8005286:	4b07      	ldr	r3, [pc, #28]	; (80052a4 <updateSideSensorStatus+0x50>)
 8005288:	2200      	movs	r2, #0
 800528a:	701a      	strb	r2, [r3, #0]
}
 800528c:	bf00      	nop
 800528e:	46bd      	mov	sp, r7
 8005290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005294:	4770      	bx	lr
 8005296:	bf00      	nop
 8005298:	20015fc8 	.word	0x20015fc8
 800529c:	20015f0c 	.word	0x20015f0c
 80052a0:	20015f50 	.word	0x20015f50
 80052a4:	20015f0d 	.word	0x20015f0d

080052a8 <setRunMode>:

void setRunMode(uint16_t num){
 80052a8:	b480      	push	{r7}
 80052aa:	b083      	sub	sp, #12
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	4603      	mov	r3, r0
 80052b0:	80fb      	strh	r3, [r7, #6]
	mode = num;
 80052b2:	4a04      	ldr	r2, [pc, #16]	; (80052c4 <setRunMode+0x1c>)
 80052b4:	88fb      	ldrh	r3, [r7, #6]
 80052b6:	8013      	strh	r3, [r2, #0]
}
 80052b8:	bf00      	nop
 80052ba:	370c      	adds	r7, #12
 80052bc:	46bd      	mov	sp, r7
 80052be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c2:	4770      	bx	lr
 80052c4:	20016460 	.word	0x20016460

080052c8 <isCrossLine>:

bool isCrossLine()
{
 80052c8:	b480      	push	{r7}
 80052ca:	b083      	sub	sp, #12
 80052cc:	af00      	add	r7, sp, #0
	static uint16_t cnt = 0;
	float sensor_edge_val_l = sensor[0];
 80052ce:	4b20      	ldr	r3, [pc, #128]	; (8005350 <isCrossLine+0x88>)
 80052d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80052d4:	ee07 3a90 	vmov	s15, r3
 80052d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80052dc:	edc7 7a01 	vstr	s15, [r7, #4]
	float sensor_edge_val_r = sensor[11];
 80052e0:	4b1b      	ldr	r3, [pc, #108]	; (8005350 <isCrossLine+0x88>)
 80052e2:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 80052e6:	ee07 3a90 	vmov	s15, r3
 80052ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80052ee:	edc7 7a00 	vstr	s15, [r7]
	static bool flag = false;

	if(sensor_edge_val_l < 700 && sensor_edge_val_r < 700){
 80052f2:	edd7 7a01 	vldr	s15, [r7, #4]
 80052f6:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8005354 <isCrossLine+0x8c>
 80052fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80052fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005302:	d50f      	bpl.n	8005324 <isCrossLine+0x5c>
 8005304:	edd7 7a00 	vldr	s15, [r7]
 8005308:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8005354 <isCrossLine+0x8c>
 800530c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005310:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005314:	d506      	bpl.n	8005324 <isCrossLine+0x5c>
		cnt++;
 8005316:	4b10      	ldr	r3, [pc, #64]	; (8005358 <isCrossLine+0x90>)
 8005318:	881b      	ldrh	r3, [r3, #0]
 800531a:	3301      	adds	r3, #1
 800531c:	b29a      	uxth	r2, r3
 800531e:	4b0e      	ldr	r3, [pc, #56]	; (8005358 <isCrossLine+0x90>)
 8005320:	801a      	strh	r2, [r3, #0]
 8005322:	e002      	b.n	800532a <isCrossLine+0x62>
	}
	else{
		cnt = 0;
 8005324:	4b0c      	ldr	r3, [pc, #48]	; (8005358 <isCrossLine+0x90>)
 8005326:	2200      	movs	r2, #0
 8005328:	801a      	strh	r2, [r3, #0]
	}

	if(cnt >= 3){
 800532a:	4b0b      	ldr	r3, [pc, #44]	; (8005358 <isCrossLine+0x90>)
 800532c:	881b      	ldrh	r3, [r3, #0]
 800532e:	2b02      	cmp	r3, #2
 8005330:	d903      	bls.n	800533a <isCrossLine+0x72>
		flag = true;
 8005332:	4b0a      	ldr	r3, [pc, #40]	; (800535c <isCrossLine+0x94>)
 8005334:	2201      	movs	r2, #1
 8005336:	701a      	strb	r2, [r3, #0]
 8005338:	e002      	b.n	8005340 <isCrossLine+0x78>
	}
	else{
		flag = false;
 800533a:	4b08      	ldr	r3, [pc, #32]	; (800535c <isCrossLine+0x94>)
 800533c:	2200      	movs	r2, #0
 800533e:	701a      	strb	r2, [r3, #0]
	}

	return flag;
 8005340:	4b06      	ldr	r3, [pc, #24]	; (800535c <isCrossLine+0x94>)
 8005342:	781b      	ldrb	r3, [r3, #0]
}
 8005344:	4618      	mov	r0, r3
 8005346:	370c      	adds	r7, #12
 8005348:	46bd      	mov	sp, r7
 800534a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534e:	4770      	bx	lr
 8005350:	20015fac 	.word	0x20015fac
 8005354:	442f0000 	.word	0x442f0000
 8005358:	20015f2c 	.word	0x20015f2c
 800535c:	20015f2e 	.word	0x20015f2e

08005360 <isContinuousCurvature>:

bool isContinuousCurvature()//
{
 8005360:	b580      	push	{r7, lr}
 8005362:	ed2d 8b02 	vpush	{d8}
 8005366:	b082      	sub	sp, #8
 8005368:	af00      	add	r7, sp, #0
	static float pre_theta;
	static float continuous_cnt;
	bool continuous_flag = false;
 800536a:	2300      	movs	r3, #0
 800536c:	71fb      	strb	r3, [r7, #7]
	float diff_theta = fabs(pre_theta - getTheta10mm());
 800536e:	4b2e      	ldr	r3, [pc, #184]	; (8005428 <isContinuousCurvature+0xc8>)
 8005370:	ed93 8a00 	vldr	s16, [r3]
 8005374:	f7fc fa6a 	bl	800184c <getTheta10mm>
 8005378:	eef0 7a40 	vmov.f32	s15, s0
 800537c:	ee78 7a67 	vsub.f32	s15, s16, s15
 8005380:	eef0 7ae7 	vabs.f32	s15, s15
 8005384:	edc7 7a00 	vstr	s15, [r7]

	if(continuous_cnt_reset_flag == true){
 8005388:	4b28      	ldr	r3, [pc, #160]	; (800542c <isContinuousCurvature+0xcc>)
 800538a:	781b      	ldrb	r3, [r3, #0]
 800538c:	2b00      	cmp	r3, #0
 800538e:	d006      	beq.n	800539e <isContinuousCurvature+0x3e>
		continuous_cnt_reset_flag = false;
 8005390:	4b26      	ldr	r3, [pc, #152]	; (800542c <isContinuousCurvature+0xcc>)
 8005392:	2200      	movs	r2, #0
 8005394:	701a      	strb	r2, [r3, #0]
		continuous_cnt = 0;
 8005396:	4b26      	ldr	r3, [pc, #152]	; (8005430 <isContinuousCurvature+0xd0>)
 8005398:	f04f 0200 	mov.w	r2, #0
 800539c:	601a      	str	r2, [r3, #0]
	}

	if(diff_theta <= 0.020) continuous_cnt++;
 800539e:	6838      	ldr	r0, [r7, #0]
 80053a0:	f7fb f8d2 	bl	8000548 <__aeabi_f2d>
 80053a4:	a31e      	add	r3, pc, #120	; (adr r3, 8005420 <isContinuousCurvature+0xc0>)
 80053a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053aa:	f7fb fba1 	bl	8000af0 <__aeabi_dcmple>
 80053ae:	4603      	mov	r3, r0
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d00a      	beq.n	80053ca <isContinuousCurvature+0x6a>
 80053b4:	4b1e      	ldr	r3, [pc, #120]	; (8005430 <isContinuousCurvature+0xd0>)
 80053b6:	edd3 7a00 	vldr	s15, [r3]
 80053ba:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80053be:	ee77 7a87 	vadd.f32	s15, s15, s14
 80053c2:	4b1b      	ldr	r3, [pc, #108]	; (8005430 <isContinuousCurvature+0xd0>)
 80053c4:	edc3 7a00 	vstr	s15, [r3]
 80053c8:	e003      	b.n	80053d2 <isContinuousCurvature+0x72>
	else continuous_cnt = 0;
 80053ca:	4b19      	ldr	r3, [pc, #100]	; (8005430 <isContinuousCurvature+0xd0>)
 80053cc:	f04f 0200 	mov.w	r2, #0
 80053d0:	601a      	str	r2, [r3, #0]

	if(continuous_cnt >= 40) continuous_flag = true;
 80053d2:	4b17      	ldr	r3, [pc, #92]	; (8005430 <isContinuousCurvature+0xd0>)
 80053d4:	edd3 7a00 	vldr	s15, [r3]
 80053d8:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8005434 <isContinuousCurvature+0xd4>
 80053dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80053e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053e4:	db01      	blt.n	80053ea <isContinuousCurvature+0x8a>
 80053e6:	2301      	movs	r3, #1
 80053e8:	71fb      	strb	r3, [r7, #7]

	if(continuous_cnt >= 1000) continuous_cnt = 1000;
 80053ea:	4b11      	ldr	r3, [pc, #68]	; (8005430 <isContinuousCurvature+0xd0>)
 80053ec:	edd3 7a00 	vldr	s15, [r3]
 80053f0:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8005438 <isContinuousCurvature+0xd8>
 80053f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80053f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053fc:	db02      	blt.n	8005404 <isContinuousCurvature+0xa4>
 80053fe:	4b0c      	ldr	r3, [pc, #48]	; (8005430 <isContinuousCurvature+0xd0>)
 8005400:	4a0e      	ldr	r2, [pc, #56]	; (800543c <isContinuousCurvature+0xdc>)
 8005402:	601a      	str	r2, [r3, #0]

	pre_theta = getTheta10mm();
 8005404:	f7fc fa22 	bl	800184c <getTheta10mm>
 8005408:	eef0 7a40 	vmov.f32	s15, s0
 800540c:	4b06      	ldr	r3, [pc, #24]	; (8005428 <isContinuousCurvature+0xc8>)
 800540e:	edc3 7a00 	vstr	s15, [r3]

	return continuous_flag;
 8005412:	79fb      	ldrb	r3, [r7, #7]
}
 8005414:	4618      	mov	r0, r3
 8005416:	3708      	adds	r7, #8
 8005418:	46bd      	mov	sp, r7
 800541a:	ecbd 8b02 	vpop	{d8}
 800541e:	bd80      	pop	{r7, pc}
 8005420:	47ae147b 	.word	0x47ae147b
 8005424:	3f947ae1 	.word	0x3f947ae1
 8005428:	20015f30 	.word	0x20015f30
 800542c:	20015f10 	.word	0x20015f10
 8005430:	20015f34 	.word	0x20015f34
 8005434:	42200000 	.word	0x42200000
 8005438:	447a0000 	.word	0x447a0000
 800543c:	447a0000 	.word	0x447a0000

08005440 <isTargetDistance>:

bool isTargetDistance(float target){
 8005440:	b580      	push	{r7, lr}
 8005442:	b084      	sub	sp, #16
 8005444:	af00      	add	r7, sp, #0
 8005446:	ed87 0a01 	vstr	s0, [r7, #4]
	bool ret = false;
 800544a:	2300      	movs	r3, #0
 800544c:	73fb      	strb	r3, [r7, #15]
	if(getDistance10mm() >= target){
 800544e:	f7fb ffe9 	bl	8001424 <getDistance10mm>
 8005452:	eeb0 7a40 	vmov.f32	s14, s0
 8005456:	edd7 7a01 	vldr	s15, [r7, #4]
 800545a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800545e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005462:	d801      	bhi.n	8005468 <isTargetDistance+0x28>
		ret = true;
 8005464:	2301      	movs	r3, #1
 8005466:	73fb      	strb	r3, [r7, #15]
	}
	return ret;
 8005468:	7bfb      	ldrb	r3, [r7, #15]
}
 800546a:	4618      	mov	r0, r3
 800546c:	3710      	adds	r7, #16
 800546e:	46bd      	mov	sp, r7
 8005470:	bd80      	pop	{r7, pc}
	...

08005474 <running>:

void running(void)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	b082      	sub	sp, #8
 8005478:	af00      	add	r7, sp, #0
	uint16_t pattern = 0;
 800547a:	2300      	movs	r3, #0
 800547c:	80fb      	strh	r3, [r7, #6]

	runningInit();
 800547e:	f000 f9fd 	bl	800587c <runningInit>
	startLineTrace();
 8005482:	f7fc feb9 	bl	80021f8 <startLineTrace>
	startVelocityControl();
 8005486:	f7fe fcb7 	bl	8003df8 <startVelocityControl>
	setTargetVelocity(min_velocity);
 800548a:	4b73      	ldr	r3, [pc, #460]	; (8005658 <running+0x1e4>)
 800548c:	edd3 7a00 	vldr	s15, [r3]
 8005490:	eeb0 0a67 	vmov.f32	s0, s15
 8005494:	f7fe fc22 	bl	8003cdc <setTargetVelocity>

	while(goal_flag == false){
 8005498:	e0d2      	b.n	8005640 <running+0x1cc>
		switch(pattern){
 800549a:	88fb      	ldrh	r3, [r7, #6]
 800549c:	2b14      	cmp	r3, #20
 800549e:	f200 80c2 	bhi.w	8005626 <running+0x1b2>
 80054a2:	a201      	add	r2, pc, #4	; (adr r2, 80054a8 <running+0x34>)
 80054a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054a8:	080054fd 	.word	0x080054fd
 80054ac:	08005627 	.word	0x08005627
 80054b0:	08005627 	.word	0x08005627
 80054b4:	08005627 	.word	0x08005627
 80054b8:	08005627 	.word	0x08005627
 80054bc:	0800554b 	.word	0x0800554b
 80054c0:	08005627 	.word	0x08005627
 80054c4:	08005627 	.word	0x08005627
 80054c8:	08005627 	.word	0x08005627
 80054cc:	08005627 	.word	0x08005627
 80054d0:	0800555f 	.word	0x0800555f
 80054d4:	08005627 	.word	0x08005627
 80054d8:	08005627 	.word	0x08005627
 80054dc:	08005627 	.word	0x08005627
 80054e0:	08005627 	.word	0x08005627
 80054e4:	08005627 	.word	0x08005627
 80054e8:	08005627 	.word	0x08005627
 80054ec:	08005627 	.word	0x08005627
 80054f0:	08005627 	.word	0x08005627
 80054f4:	08005627 	.word	0x08005627
 80054f8:	080055fb 	.word	0x080055fb

				  case 0:
					  if(getSideSensorStatusR() == true){
 80054fc:	f000 fc22 	bl	8005d44 <getSideSensorStatusR>
 8005500:	4603      	mov	r3, r0
 8005502:	2b00      	cmp	r3, #0
 8005504:	f000 808c 	beq.w	8005620 <running+0x1ac>
						  start_goal_line_cnt++;
 8005508:	4b54      	ldr	r3, [pc, #336]	; (800565c <running+0x1e8>)
 800550a:	781b      	ldrb	r3, [r3, #0]
 800550c:	3301      	adds	r3, #1
 800550e:	b2da      	uxtb	r2, r3
 8005510:	4b52      	ldr	r3, [pc, #328]	; (800565c <running+0x1e8>)
 8005512:	701a      	strb	r2, [r3, #0]

						  if(mode == 1) startLogging();
 8005514:	4b52      	ldr	r3, [pc, #328]	; (8005660 <running+0x1ec>)
 8005516:	881b      	ldrh	r3, [r3, #0]
 8005518:	2b01      	cmp	r3, #1
 800551a:	d102      	bne.n	8005522 <running+0xae>
 800551c:	f000 fa32 	bl	8005984 <startLogging>
 8005520:	e00c      	b.n	800553c <running+0xc8>
						  else if(mode == 2 || mode == 3) startVelocityUpdate();
 8005522:	4b4f      	ldr	r3, [pc, #316]	; (8005660 <running+0x1ec>)
 8005524:	881b      	ldrh	r3, [r3, #0]
 8005526:	2b02      	cmp	r3, #2
 8005528:	d003      	beq.n	8005532 <running+0xbe>
 800552a:	4b4d      	ldr	r3, [pc, #308]	; (8005660 <running+0x1ec>)
 800552c:	881b      	ldrh	r3, [r3, #0]
 800552e:	2b03      	cmp	r3, #3
 8005530:	d102      	bne.n	8005538 <running+0xc4>
 8005532:	f000 fa63 	bl	80059fc <startVelocityUpdate>
 8005536:	e001      	b.n	800553c <running+0xc8>
						  else startTargetUpdate();
 8005538:	f000 fa42 	bl	80059c0 <startTargetUpdate>

						  clearGoalJudgeDistance();
 800553c:	f7fb ff3a 	bl	80013b4 <clearGoalJudgeDistance>
						  clearSideLineJudgeDistance();
 8005540:	f7fb ff46 	bl	80013d0 <clearSideLineJudgeDistance>
						  pattern = 5;
 8005544:	2305      	movs	r3, #5
 8005546:	80fb      	strh	r3, [r7, #6]
					  }
					  break;
 8005548:	e06a      	b.n	8005620 <running+0x1ac>

				  case 5:
					  if(getSideSensorStatusR() == false) pattern = 10;
 800554a:	f000 fbfb 	bl	8005d44 <getSideSensorStatusR>
 800554e:	4603      	mov	r3, r0
 8005550:	f083 0301 	eor.w	r3, r3, #1
 8005554:	b2db      	uxtb	r3, r3
 8005556:	2b00      	cmp	r3, #0
 8005558:	d001      	beq.n	800555e <running+0xea>
 800555a:	230a      	movs	r3, #10
 800555c:	80fb      	strh	r3, [r7, #6]

				  case 10:
					  if(getSideSensorStatusL() == true){ //Leght side line detect
 800555e:	f000 fbe5 	bl	8005d2c <getSideSensorStatusL>
 8005562:	4603      	mov	r3, r0
 8005564:	2b00      	cmp	r3, #0
 8005566:	d004      	beq.n	8005572 <running+0xfe>
						  goal_judge_flag = false;
 8005568:	4b3e      	ldr	r3, [pc, #248]	; (8005664 <running+0x1f0>)
 800556a:	2200      	movs	r2, #0
 800556c:	701a      	strb	r2, [r3, #0]
						  clearGoalJudgeDistance();
 800556e:	f7fb ff21 	bl	80013b4 <clearGoalJudgeDistance>
					  }

					  if(goal_judge_flag == false && getSideSensorStatusR() == true &&  getGoalJudgeDistance() >= 70){
 8005572:	4b3c      	ldr	r3, [pc, #240]	; (8005664 <running+0x1f0>)
 8005574:	781b      	ldrb	r3, [r3, #0]
 8005576:	f083 0301 	eor.w	r3, r3, #1
 800557a:	b2db      	uxtb	r3, r3
 800557c:	2b00      	cmp	r3, #0
 800557e:	d015      	beq.n	80055ac <running+0x138>
 8005580:	f000 fbe0 	bl	8005d44 <getSideSensorStatusR>
 8005584:	4603      	mov	r3, r0
 8005586:	2b00      	cmp	r3, #0
 8005588:	d010      	beq.n	80055ac <running+0x138>
 800558a:	f7fb fecb 	bl	8001324 <getGoalJudgeDistance>
 800558e:	eeb0 7a40 	vmov.f32	s14, s0
 8005592:	eddf 7a35 	vldr	s15, [pc, #212]	; 8005668 <running+0x1f4>
 8005596:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800559a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800559e:	db05      	blt.n	80055ac <running+0x138>
						  goal_judge_flag = true;
 80055a0:	4b30      	ldr	r3, [pc, #192]	; (8005664 <running+0x1f0>)
 80055a2:	2201      	movs	r2, #1
 80055a4:	701a      	strb	r2, [r3, #0]
						  clearGoalJudgeDistance();
 80055a6:	f7fb ff05 	bl	80013b4 <clearGoalJudgeDistance>
 80055aa:	e019      	b.n	80055e0 <running+0x16c>
					  }

					  else if(goal_judge_flag == true && getGoalJudgeDistance() >= 70){
 80055ac:	4b2d      	ldr	r3, [pc, #180]	; (8005664 <running+0x1f0>)
 80055ae:	781b      	ldrb	r3, [r3, #0]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d015      	beq.n	80055e0 <running+0x16c>
 80055b4:	f7fb feb6 	bl	8001324 <getGoalJudgeDistance>
 80055b8:	eeb0 7a40 	vmov.f32	s14, s0
 80055bc:	eddf 7a2a 	vldr	s15, [pc, #168]	; 8005668 <running+0x1f4>
 80055c0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80055c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055c8:	db0a      	blt.n	80055e0 <running+0x16c>
						  start_goal_line_cnt++;
 80055ca:	4b24      	ldr	r3, [pc, #144]	; (800565c <running+0x1e8>)
 80055cc:	781b      	ldrb	r3, [r3, #0]
 80055ce:	3301      	adds	r3, #1
 80055d0:	b2da      	uxtb	r2, r3
 80055d2:	4b22      	ldr	r3, [pc, #136]	; (800565c <running+0x1e8>)
 80055d4:	701a      	strb	r2, [r3, #0]
						  goal_judge_flag = false;
 80055d6:	4b23      	ldr	r3, [pc, #140]	; (8005664 <running+0x1f0>)
 80055d8:	2200      	movs	r2, #0
 80055da:	701a      	strb	r2, [r3, #0]
						  clearGoalJudgeDistance();
 80055dc:	f7fb feea 	bl	80013b4 <clearGoalJudgeDistance>
					  }

					  if(start_goal_line_cnt >= 2){
 80055e0:	4b1e      	ldr	r3, [pc, #120]	; (800565c <running+0x1e8>)
 80055e2:	781b      	ldrb	r3, [r3, #0]
 80055e4:	2b01      	cmp	r3, #1
 80055e6:	d91d      	bls.n	8005624 <running+0x1b0>
						  stopLogging();
 80055e8:	f000 f9de 	bl	80059a8 <stopLogging>
						  stopTargetUpdate();
 80055ec:	f000 f9fa 	bl	80059e4 <stopTargetUpdate>
						  stopVelocityUpdate();
 80055f0:	f000 fa26 	bl	8005a40 <stopVelocityUpdate>
						  pattern = 20;
 80055f4:	2314      	movs	r3, #20
 80055f6:	80fb      	strh	r3, [r7, #6]
					  }

					  break;
 80055f8:	e014      	b.n	8005624 <running+0x1b0>

				  case 20:

					  setTargetVelocity(1.0);
 80055fa:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80055fe:	f7fe fb6d 	bl	8003cdc <setTargetVelocity>
					  HAL_Delay(100);
 8005602:	2064      	movs	r0, #100	; 0x64
 8005604:	f001 f8f0 	bl	80067e8 <HAL_Delay>
					  //setTargetVelocity(-0.01);
					  //HAL_Delay(20);
					  setTargetVelocity(0);
 8005608:	ed9f 0a18 	vldr	s0, [pc, #96]	; 800566c <running+0x1f8>
 800560c:	f7fe fb66 	bl	8003cdc <setTargetVelocity>
					  HAL_Delay(500);
 8005610:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005614:	f001 f8e8 	bl	80067e8 <HAL_Delay>

					  goal_flag = true;
 8005618:	4b15      	ldr	r3, [pc, #84]	; (8005670 <running+0x1fc>)
 800561a:	2201      	movs	r2, #1
 800561c:	701a      	strb	r2, [r3, #0]

					  break;
 800561e:	e002      	b.n	8005626 <running+0x1b2>
					  break;
 8005620:	bf00      	nop
 8005622:	e000      	b.n	8005626 <running+0x1b2>
					  break;
 8005624:	bf00      	nop
		}

		if(getCouseOutFlag() == true)
 8005626:	f7fc fe6d 	bl	8002304 <getCouseOutFlag>
 800562a:	4603      	mov	r3, r0
 800562c:	2b00      	cmp	r3, #0
 800562e:	d007      	beq.n	8005640 <running+0x1cc>
		{
			stopLogging();
 8005630:	f000 f9ba 	bl	80059a8 <stopLogging>
			stopTargetUpdate();
 8005634:	f000 f9d6 	bl	80059e4 <stopTargetUpdate>
			stopVelocityUpdate();
 8005638:	f000 fa02 	bl	8005a40 <stopVelocityUpdate>
		    pattern = 20;
 800563c:	2314      	movs	r3, #20
 800563e:	80fb      	strh	r3, [r7, #6]
	while(goal_flag == false){
 8005640:	4b0b      	ldr	r3, [pc, #44]	; (8005670 <running+0x1fc>)
 8005642:	781b      	ldrb	r3, [r3, #0]
 8005644:	f083 0301 	eor.w	r3, r3, #1
 8005648:	b2db      	uxtb	r3, r3
 800564a:	2b00      	cmp	r3, #0
 800564c:	f47f af25 	bne.w	800549a <running+0x26>
	    }
	}
}
 8005650:	bf00      	nop
 8005652:	3708      	adds	r7, #8
 8005654:	46bd      	mov	sp, r7
 8005656:	bd80      	pop	{r7, pc}
 8005658:	20015f18 	.word	0x20015f18
 800565c:	20015f00 	.word	0x20015f00
 8005660:	20016460 	.word	0x20016460
 8005664:	20015f0f 	.word	0x20015f0f
 8005668:	428c0000 	.word	0x428c0000
 800566c:	00000000 	.word	0x00000000
 8005670:	20015f0e 	.word	0x20015f0e

08005674 <runningFlip>:

void runningFlip()
{
 8005674:	b580      	push	{r7, lr}
 8005676:	af00      	add	r7, sp, #0
	if(run_flag == true){
 8005678:	4b76      	ldr	r3, [pc, #472]	; (8005854 <runningFlip+0x1e0>)
 800567a:	781b      	ldrb	r3, [r3, #0]
 800567c:	2b00      	cmp	r3, #0
 800567e:	f000 80e7 	beq.w	8005850 <runningFlip+0x1dc>
		setLED('G');
 8005682:	2047      	movs	r0, #71	; 0x47
 8005684:	f7fc f91a 	bl	80018bc <setLED>
		updateTargetVelocity();//
 8005688:	f000 f9e6 	bl	8005a58 <updateTargetVelocity>
		updateLookaheadpoints();//
 800568c:	f7fe f946 	bl	800391c <updateLookaheadpoints>

		if(isTargetDistance(30) == true){//30mm
 8005690:	eeb3 0a0e 	vmov.f32	s0, #62	; 0x41f00000  30.0
 8005694:	f7ff fed4 	bl	8005440 <isTargetDistance>
 8005698:	4603      	mov	r3, r0
 800569a:	2b00      	cmp	r3, #0
 800569c:	d00d      	beq.n	80056ba <runningFlip+0x46>
			saveLog();
 800569e:	f000 f931 	bl	8005904 <saveLog>

			if(isContinuousCurvature() == true){
 80056a2:	f7ff fe5d 	bl	8005360 <isContinuousCurvature>
 80056a6:	4603      	mov	r3, r0
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d002      	beq.n	80056b2 <runningFlip+0x3e>
				//continuous_curve_check_cnt = 0;
				continuous_curve_flag = true;
 80056ac:	4b6a      	ldr	r3, [pc, #424]	; (8005858 <runningFlip+0x1e4>)
 80056ae:	2201      	movs	r2, #1
 80056b0:	701a      	strb	r2, [r3, #0]
			}

			clearDistance10mm();
 80056b2:	f7fb fec5 	bl	8001440 <clearDistance10mm>
			clearTheta10mm();
 80056b6:	f7fc f8e5 	bl	8001884 <clearTheta10mm>
		}

		//--- Cross Line Process ---//
		if(isCrossLine() == true && cross_line_ignore_flag == false){ //Cross line detect
 80056ba:	f7ff fe05 	bl	80052c8 <isCrossLine>
 80056be:	4603      	mov	r3, r0
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d026      	beq.n	8005712 <runningFlip+0x9e>
 80056c4:	4b65      	ldr	r3, [pc, #404]	; (800585c <runningFlip+0x1e8>)
 80056c6:	781b      	ldrb	r3, [r3, #0]
 80056c8:	f083 0301 	eor.w	r3, r3, #1
 80056cc:	b2db      	uxtb	r3, r3
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d01f      	beq.n	8005712 <runningFlip+0x9e>
			cross_line_ignore_flag = true;
 80056d2:	4b62      	ldr	r3, [pc, #392]	; (800585c <runningFlip+0x1e8>)
 80056d4:	2201      	movs	r2, #1
 80056d6:	701a      	strb	r2, [r3, #0]
			continuous_curve_flag = true;
 80056d8:	4b5f      	ldr	r3, [pc, #380]	; (8005858 <runningFlip+0x1e4>)
 80056da:	2201      	movs	r2, #1
 80056dc:	701a      	strb	r2, [r3, #0]

			clearCrossLineIgnoreDistance();
 80056de:	f7fb fe85 	bl	80013ec <clearCrossLineIgnoreDistance>
			clearSideLineIgnoreDistance();
 80056e2:	f7fb fe91 	bl	8001408 <clearSideLineIgnoreDistance>

			if(mode == 1){
 80056e6:	4b5e      	ldr	r3, [pc, #376]	; (8005860 <runningFlip+0x1ec>)
 80056e8:	881b      	ldrh	r3, [r3, #0]
 80056ea:	2b01      	cmp	r3, #1
 80056ec:	d10b      	bne.n	8005706 <runningFlip+0x92>
				correction_check_cnt_cross = 0;
 80056ee:	4b5d      	ldr	r3, [pc, #372]	; (8005864 <runningFlip+0x1f0>)
 80056f0:	2200      	movs	r2, #0
 80056f2:	801a      	strh	r2, [r3, #0]
				saveCross(getTotalDistance());
 80056f4:	f7fb fe08 	bl	8001308 <getTotalDistance>
 80056f8:	eef0 7a40 	vmov.f32	s15, s0
 80056fc:	eeb0 0a67 	vmov.f32	s0, s15
 8005700:	f7fd fc7e 	bl	8003000 <saveCross>
			if(mode == 1){
 8005704:	e017      	b.n	8005736 <runningFlip+0xc2>
			}
			else{
				correction_check_cnt_cross = 0;
 8005706:	4b57      	ldr	r3, [pc, #348]	; (8005864 <runningFlip+0x1f0>)
 8005708:	2200      	movs	r2, #0
 800570a:	801a      	strh	r2, [r3, #0]
				correctionTotalDistanceFromCrossLine();
 800570c:	f000 fa0a 	bl	8005b24 <correctionTotalDistanceFromCrossLine>
			if(mode == 1){
 8005710:	e011      	b.n	8005736 <runningFlip+0xc2>
			}
		}
		else if(cross_line_ignore_flag == true && getCrossLineIgnoreDistance() >= 50){ //50
 8005712:	4b52      	ldr	r3, [pc, #328]	; (800585c <runningFlip+0x1e8>)
 8005714:	781b      	ldrb	r3, [r3, #0]
 8005716:	2b00      	cmp	r3, #0
 8005718:	d00d      	beq.n	8005736 <runningFlip+0xc2>
 800571a:	f7fb fe2f 	bl	800137c <getCrossLineIgnoreDistance>
 800571e:	eeb0 7a40 	vmov.f32	s14, s0
 8005722:	eddf 7a51 	vldr	s15, [pc, #324]	; 8005868 <runningFlip+0x1f4>
 8005726:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800572a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800572e:	db02      	blt.n	8005736 <runningFlip+0xc2>
			cross_line_ignore_flag = false;
 8005730:	4b4a      	ldr	r3, [pc, #296]	; (800585c <runningFlip+0x1e8>)
 8005732:	2200      	movs	r2, #0
 8005734:	701a      	strb	r2, [r3, #0]
		}

		//--- Side marker Process---//
		if(getSideSensorStatusR() == true){ //Right side line detect
 8005736:	f000 fb05 	bl	8005d44 <getSideSensorStatusR>
 800573a:	4603      	mov	r3, r0
 800573c:	2b00      	cmp	r3, #0
 800573e:	d004      	beq.n	800574a <runningFlip+0xd6>
			side_line_judge_flag = false;
 8005740:	4b4a      	ldr	r3, [pc, #296]	; (800586c <runningFlip+0x1f8>)
 8005742:	2200      	movs	r2, #0
 8005744:	701a      	strb	r2, [r3, #0]
			clearSideLineJudgeDistance();
 8005746:	f7fb fe43 	bl	80013d0 <clearSideLineJudgeDistance>
		}
		if(side_line_judge_flag == false && getSideSensorStatusL() == true && getSideLineJudgeDistance() >= 60){
 800574a:	4b48      	ldr	r3, [pc, #288]	; (800586c <runningFlip+0x1f8>)
 800574c:	781b      	ldrb	r3, [r3, #0]
 800574e:	f083 0301 	eor.w	r3, r3, #1
 8005752:	b2db      	uxtb	r3, r3
 8005754:	2b00      	cmp	r3, #0
 8005756:	d015      	beq.n	8005784 <runningFlip+0x110>
 8005758:	f000 fae8 	bl	8005d2c <getSideSensorStatusL>
 800575c:	4603      	mov	r3, r0
 800575e:	2b00      	cmp	r3, #0
 8005760:	d010      	beq.n	8005784 <runningFlip+0x110>
 8005762:	f7fb fded 	bl	8001340 <getSideLineJudgeDistance>
 8005766:	eeb0 7a40 	vmov.f32	s14, s0
 800576a:	eddf 7a41 	vldr	s15, [pc, #260]	; 8005870 <runningFlip+0x1fc>
 800576e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005772:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005776:	db05      	blt.n	8005784 <runningFlip+0x110>
			side_line_judge_flag = true;
 8005778:	4b3c      	ldr	r3, [pc, #240]	; (800586c <runningFlip+0x1f8>)
 800577a:	2201      	movs	r2, #1
 800577c:	701a      	strb	r2, [r3, #0]
			clearSideLineJudgeDistance();
 800577e:	f7fb fe27 	bl	80013d0 <clearSideLineJudgeDistance>
 8005782:	e02f      	b.n	80057e4 <runningFlip+0x170>
		}
		else if(side_line_judge_flag == true && getSideLineJudgeDistance() >= 60){ //Detect side line
 8005784:	4b39      	ldr	r3, [pc, #228]	; (800586c <runningFlip+0x1f8>)
 8005786:	781b      	ldrb	r3, [r3, #0]
 8005788:	2b00      	cmp	r3, #0
 800578a:	d02b      	beq.n	80057e4 <runningFlip+0x170>
 800578c:	f7fb fdd8 	bl	8001340 <getSideLineJudgeDistance>
 8005790:	eeb0 7a40 	vmov.f32	s14, s0
 8005794:	eddf 7a36 	vldr	s15, [pc, #216]	; 8005870 <runningFlip+0x1fc>
 8005798:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800579c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057a0:	db20      	blt.n	80057e4 <runningFlip+0x170>
			clearSideLineJudgeDistance();
 80057a2:	f7fb fe15 	bl	80013d0 <clearSideLineJudgeDistance>
			side_line_judge_flag= false;
 80057a6:	4b31      	ldr	r3, [pc, #196]	; (800586c <runningFlip+0x1f8>)
 80057a8:	2200      	movs	r2, #0
 80057aa:	701a      	strb	r2, [r3, #0]

			if(continuous_curve_flag == true){
 80057ac:	4b2a      	ldr	r3, [pc, #168]	; (8005858 <runningFlip+0x1e4>)
 80057ae:	781b      	ldrb	r3, [r3, #0]
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d017      	beq.n	80057e4 <runningFlip+0x170>
				continuous_curve_flag = false;
 80057b4:	4b28      	ldr	r3, [pc, #160]	; (8005858 <runningFlip+0x1e4>)
 80057b6:	2200      	movs	r2, #0
 80057b8:	701a      	strb	r2, [r3, #0]
				continuous_cnt_reset_flag = true;
 80057ba:	4b2e      	ldr	r3, [pc, #184]	; (8005874 <runningFlip+0x200>)
 80057bc:	2201      	movs	r2, #1
 80057be:	701a      	strb	r2, [r3, #0]

				if(mode == 1){
 80057c0:	4b27      	ldr	r3, [pc, #156]	; (8005860 <runningFlip+0x1ec>)
 80057c2:	881b      	ldrh	r3, [r3, #0]
 80057c4:	2b01      	cmp	r3, #1
 80057c6:	d10b      	bne.n	80057e0 <runningFlip+0x16c>
					correction_check_cnt_side = 0;
 80057c8:	4b2b      	ldr	r3, [pc, #172]	; (8005878 <runningFlip+0x204>)
 80057ca:	2200      	movs	r2, #0
 80057cc:	801a      	strh	r2, [r3, #0]
					saveSide(getTotalDistance());
 80057ce:	f7fb fd9b 	bl	8001308 <getTotalDistance>
 80057d2:	eef0 7a40 	vmov.f32	s15, s0
 80057d6:	eeb0 0a67 	vmov.f32	s0, s15
 80057da:	f7fd fc29 	bl	8003030 <saveSide>
 80057de:	e001      	b.n	80057e4 <runningFlip+0x170>
				}
				else{
					correctionTotalDistanceFromSideLine();
 80057e0:	f000 f9f6 	bl	8005bd0 <correctionTotalDistanceFromSideLine>
				}
			}
		}

		// Debug LED //
		correction_check_cnt_cross++;
 80057e4:	4b1f      	ldr	r3, [pc, #124]	; (8005864 <runningFlip+0x1f0>)
 80057e6:	881b      	ldrh	r3, [r3, #0]
 80057e8:	3301      	adds	r3, #1
 80057ea:	b29a      	uxth	r2, r3
 80057ec:	4b1d      	ldr	r3, [pc, #116]	; (8005864 <runningFlip+0x1f0>)
 80057ee:	801a      	strh	r2, [r3, #0]
		correction_check_cnt_side++;
 80057f0:	4b21      	ldr	r3, [pc, #132]	; (8005878 <runningFlip+0x204>)
 80057f2:	881b      	ldrh	r3, [r3, #0]
 80057f4:	3301      	adds	r3, #1
 80057f6:	b29a      	uxth	r2, r3
 80057f8:	4b1f      	ldr	r3, [pc, #124]	; (8005878 <runningFlip+0x204>)
 80057fa:	801a      	strh	r2, [r3, #0]
		if(correction_check_cnt_cross >= 10000) correction_check_cnt_cross = 10000;
 80057fc:	4b19      	ldr	r3, [pc, #100]	; (8005864 <runningFlip+0x1f0>)
 80057fe:	881b      	ldrh	r3, [r3, #0]
 8005800:	f242 720f 	movw	r2, #9999	; 0x270f
 8005804:	4293      	cmp	r3, r2
 8005806:	d903      	bls.n	8005810 <runningFlip+0x19c>
 8005808:	4b16      	ldr	r3, [pc, #88]	; (8005864 <runningFlip+0x1f0>)
 800580a:	f242 7210 	movw	r2, #10000	; 0x2710
 800580e:	801a      	strh	r2, [r3, #0]
	    if(correction_check_cnt_side >= 10000) correction_check_cnt_side = 10000;
 8005810:	4b19      	ldr	r3, [pc, #100]	; (8005878 <runningFlip+0x204>)
 8005812:	881b      	ldrh	r3, [r3, #0]
 8005814:	f242 720f 	movw	r2, #9999	; 0x270f
 8005818:	4293      	cmp	r3, r2
 800581a:	d903      	bls.n	8005824 <runningFlip+0x1b0>
 800581c:	4b16      	ldr	r3, [pc, #88]	; (8005878 <runningFlip+0x204>)
 800581e:	f242 7210 	movw	r2, #10000	; 0x2710
 8005822:	801a      	strh	r2, [r3, #0]

	    if(correction_check_cnt_side <= 150) setLED2('G');
 8005824:	4b14      	ldr	r3, [pc, #80]	; (8005878 <runningFlip+0x204>)
 8005826:	881b      	ldrh	r3, [r3, #0]
 8005828:	2b96      	cmp	r3, #150	; 0x96
 800582a:	d803      	bhi.n	8005834 <runningFlip+0x1c0>
 800582c:	2047      	movs	r0, #71	; 0x47
 800582e:	f7fc f913 	bl	8001a58 <setLED2>
 8005832:	e002      	b.n	800583a <runningFlip+0x1c6>
	    else setLED2('N');
 8005834:	204e      	movs	r0, #78	; 0x4e
 8005836:	f7fc f90f 	bl	8001a58 <setLED2>

	    if(correction_check_cnt_side <= 150) setLED('B');
 800583a:	4b0f      	ldr	r3, [pc, #60]	; (8005878 <runningFlip+0x204>)
 800583c:	881b      	ldrh	r3, [r3, #0]
 800583e:	2b96      	cmp	r3, #150	; 0x96
 8005840:	d803      	bhi.n	800584a <runningFlip+0x1d6>
 8005842:	2042      	movs	r0, #66	; 0x42
 8005844:	f7fc f83a 	bl	80018bc <setLED>
	    else setLED('G');
	}
}
 8005848:	e002      	b.n	8005850 <runningFlip+0x1dc>
	    else setLED('G');
 800584a:	2047      	movs	r0, #71	; 0x47
 800584c:	f7fc f836 	bl	80018bc <setLED>
}
 8005850:	bf00      	nop
 8005852:	bd80      	pop	{r7, pc}
 8005854:	20015f12 	.word	0x20015f12
 8005858:	20015f11 	.word	0x20015f11
 800585c:	20015f0a 	.word	0x20015f0a
 8005860:	20016460 	.word	0x20016460
 8005864:	20015f06 	.word	0x20015f06
 8005868:	42480000 	.word	0x42480000
 800586c:	20015f0b 	.word	0x20015f0b
 8005870:	42700000 	.word	0x42700000
 8005874:	20015f10 	.word	0x20015f10
 8005878:	20015f08 	.word	0x20015f08

0800587c <runningInit>:

void runningInit()
{
 800587c:	b580      	push	{r7, lr}
 800587e:	af00      	add	r7, sp, #0
	if(mode == 1){
 8005880:	4b18      	ldr	r3, [pc, #96]	; (80058e4 <runningInit+0x68>)
 8005882:	881b      	ldrh	r3, [r3, #0]
 8005884:	2b01      	cmp	r3, #1
 8005886:	d105      	bne.n	8005894 <runningInit+0x18>
		setLED('W');
 8005888:	2057      	movs	r0, #87	; 0x57
 800588a:	f7fc f817 	bl	80018bc <setLED>
		ereaseLog();
 800588e:	f7fd fbff 	bl	8003090 <ereaseLog>
 8005892:	e00b      	b.n	80058ac <runningInit+0x30>
	}
	else
	{
		ereaseDebugLog();
 8005894:	f7fd fc38 	bl	8003108 <ereaseDebugLog>
		loadDistance();
 8005898:	f7fd fc76 	bl	8003188 <loadDistance>
		loadTheta();
 800589c:	f7fd fcb2 	bl	8003204 <loadTheta>
		loadCross();
 80058a0:	f7fd fcee 	bl	8003280 <loadCross>
		loadSide();
 80058a4:	f7fd fd2a 	bl	80032fc <loadSide>
		//createVelocityTable();
		CreateXYcoordinates();
 80058a8:	f7fd fea2 	bl	80035f0 <CreateXYcoordinates>

	}

	clearCrossLineIgnoreDistance();
 80058ac:	f7fb fd9e 	bl	80013ec <clearCrossLineIgnoreDistance>
	clearSideLineIgnoreDistance();
 80058b0:	f7fb fdaa 	bl	8001408 <clearSideLineIgnoreDistance>

	start_goal_line_cnt = 0;
 80058b4:	4b0c      	ldr	r3, [pc, #48]	; (80058e8 <runningInit+0x6c>)
 80058b6:	2200      	movs	r2, #0
 80058b8:	701a      	strb	r2, [r3, #0]
	cross_line_ignore_flag = false;
 80058ba:	4b0c      	ldr	r3, [pc, #48]	; (80058ec <runningInit+0x70>)
 80058bc:	2200      	movs	r2, #0
 80058be:	701a      	strb	r2, [r3, #0]
	side_line_judge_flag = false;
 80058c0:	4b0b      	ldr	r3, [pc, #44]	; (80058f0 <runningInit+0x74>)
 80058c2:	2200      	movs	r2, #0
 80058c4:	701a      	strb	r2, [r3, #0]
	goal_judge_flag = false;
 80058c6:	4b0b      	ldr	r3, [pc, #44]	; (80058f4 <runningInit+0x78>)
 80058c8:	2200      	movs	r2, #0
 80058ca:	701a      	strb	r2, [r3, #0]
	continuous_cnt_reset_flag = true;
 80058cc:	4b0a      	ldr	r3, [pc, #40]	; (80058f8 <runningInit+0x7c>)
 80058ce:	2201      	movs	r2, #1
 80058d0:	701a      	strb	r2, [r3, #0]
	continuous_curve_flag = false;
 80058d2:	4b0a      	ldr	r3, [pc, #40]	; (80058fc <runningInit+0x80>)
 80058d4:	2200      	movs	r2, #0
 80058d6:	701a      	strb	r2, [r3, #0]
	run_flag = true;
 80058d8:	4b09      	ldr	r3, [pc, #36]	; (8005900 <runningInit+0x84>)
 80058da:	2201      	movs	r2, #1
 80058dc:	701a      	strb	r2, [r3, #0]
}
 80058de:	bf00      	nop
 80058e0:	bd80      	pop	{r7, pc}
 80058e2:	bf00      	nop
 80058e4:	20016460 	.word	0x20016460
 80058e8:	20015f00 	.word	0x20015f00
 80058ec:	20015f0a 	.word	0x20015f0a
 80058f0:	20015f0b 	.word	0x20015f0b
 80058f4:	20015f0f 	.word	0x20015f0f
 80058f8:	20015f10 	.word	0x20015f10
 80058fc:	20015f11 	.word	0x20015f11
 8005900:	20015f12 	.word	0x20015f12

08005904 <saveLog>:

void saveLog(){
 8005904:	b580      	push	{r7, lr}
 8005906:	af00      	add	r7, sp, #0
	if(logging_flag == true){
 8005908:	4b1b      	ldr	r3, [pc, #108]	; (8005978 <saveLog+0x74>)
 800590a:	781b      	ldrb	r3, [r3, #0]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d010      	beq.n	8005932 <saveLog+0x2e>
		saveDistance(getDistance10mm());
 8005910:	f7fb fd88 	bl	8001424 <getDistance10mm>
 8005914:	eef0 7a40 	vmov.f32	s15, s0
 8005918:	eeb0 0a67 	vmov.f32	s0, s15
 800591c:	f7fd fb40 	bl	8002fa0 <saveDistance>
		saveTheta(getTheta10mm());
 8005920:	f7fb ff94 	bl	800184c <getTheta10mm>
 8005924:	eef0 7a40 	vmov.f32	s15, s0
 8005928:	eeb0 0a67 	vmov.f32	s0, s15
 800592c:	f7fd fb50 	bl	8002fd0 <saveTheta>
		//saveDebug(getLookaheadpoints_Y());
		saveDebug(PurepursuitCalculation());
		//saveDebug(getaddTheta30mm());
		//debugatan2();
	}
}
 8005930:	e020      	b.n	8005974 <saveLog+0x70>
	else if(velocity_update_flag == true){
 8005932:	4b12      	ldr	r3, [pc, #72]	; (800597c <saveLog+0x78>)
 8005934:	781b      	ldrb	r3, [r3, #0]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d010      	beq.n	800595c <saveLog+0x58>
		saveDebug(getTargetVelocity());
 800593a:	f7fe fa4f 	bl	8003ddc <getTargetVelocity>
 800593e:	eef0 7a40 	vmov.f32	s15, s0
 8005942:	eeb0 0a67 	vmov.f32	s0, s15
 8005946:	f7fd fb8b 	bl	8003060 <saveDebug>
	    saveDebug(getCurrentVelocity());
 800594a:	f7fe fa09 	bl	8003d60 <getCurrentVelocity>
 800594e:	eef0 7a40 	vmov.f32	s15, s0
 8005952:	eeb0 0a67 	vmov.f32	s0, s15
 8005956:	f7fd fb83 	bl	8003060 <saveDebug>
}
 800595a:	e00b      	b.n	8005974 <saveLog+0x70>
	else if(target_update_flag == true){
 800595c:	4b08      	ldr	r3, [pc, #32]	; (8005980 <saveLog+0x7c>)
 800595e:	781b      	ldrb	r3, [r3, #0]
 8005960:	2b00      	cmp	r3, #0
 8005962:	d007      	beq.n	8005974 <saveLog+0x70>
		saveDebug(PurepursuitCalculation());
 8005964:	f7fe f854 	bl	8003a10 <PurepursuitCalculation>
 8005968:	eef0 7a40 	vmov.f32	s15, s0
 800596c:	eeb0 0a67 	vmov.f32	s0, s15
 8005970:	f7fd fb76 	bl	8003060 <saveDebug>
}
 8005974:	bf00      	nop
 8005976:	bd80      	pop	{r7, pc}
 8005978:	20015f13 	.word	0x20015f13
 800597c:	20015f15 	.word	0x20015f15
 8005980:	20015f14 	.word	0x20015f14

08005984 <startLogging>:

void startLogging()
{
 8005984:	b580      	push	{r7, lr}
 8005986:	af00      	add	r7, sp, #0
	clearDistance10mm();
 8005988:	f7fb fd5a 	bl	8001440 <clearDistance10mm>
	clearTheta10mm();
 800598c:	f7fb ff7a 	bl	8001884 <clearTheta10mm>
	clearaddTheta30mm();
 8005990:	f7fb ff86 	bl	80018a0 <clearaddTheta30mm>
	clearTotalDistance();
 8005994:	f7fb fd00 	bl	8001398 <clearTotalDistance>
	logging_flag = true;
 8005998:	4b02      	ldr	r3, [pc, #8]	; (80059a4 <startLogging+0x20>)
 800599a:	2201      	movs	r2, #1
 800599c:	701a      	strb	r2, [r3, #0]
}
 800599e:	bf00      	nop
 80059a0:	bd80      	pop	{r7, pc}
 80059a2:	bf00      	nop
 80059a4:	20015f13 	.word	0x20015f13

080059a8 <stopLogging>:

void stopLogging()
{
 80059a8:	b480      	push	{r7}
 80059aa:	af00      	add	r7, sp, #0
	logging_flag = false;
 80059ac:	4b03      	ldr	r3, [pc, #12]	; (80059bc <stopLogging+0x14>)
 80059ae:	2200      	movs	r2, #0
 80059b0:	701a      	strb	r2, [r3, #0]
}
 80059b2:	bf00      	nop
 80059b4:	46bd      	mov	sp, r7
 80059b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ba:	4770      	bx	lr
 80059bc:	20015f13 	.word	0x20015f13

080059c0 <startTargetUpdate>:

void startTargetUpdate()
{
 80059c0:	b580      	push	{r7, lr}
 80059c2:	af00      	add	r7, sp, #0
	clearDistance10mm();
 80059c4:	f7fb fd3c 	bl	8001440 <clearDistance10mm>
	clearTheta10mm();
 80059c8:	f7fb ff5c 	bl	8001884 <clearTheta10mm>
	clearaddTheta30mm();
 80059cc:	f7fb ff68 	bl	80018a0 <clearaddTheta30mm>
	clearTotalDistance();
 80059d0:	f7fb fce2 	bl	8001398 <clearTotalDistance>
	target_update_flag = true;
 80059d4:	4b02      	ldr	r3, [pc, #8]	; (80059e0 <startTargetUpdate+0x20>)
 80059d6:	2201      	movs	r2, #1
 80059d8:	701a      	strb	r2, [r3, #0]
}
 80059da:	bf00      	nop
 80059dc:	bd80      	pop	{r7, pc}
 80059de:	bf00      	nop
 80059e0:	20015f14 	.word	0x20015f14

080059e4 <stopTargetUpdate>:

void stopTargetUpdate()
{
 80059e4:	b480      	push	{r7}
 80059e6:	af00      	add	r7, sp, #0
	target_update_flag = false;
 80059e8:	4b03      	ldr	r3, [pc, #12]	; (80059f8 <stopTargetUpdate+0x14>)
 80059ea:	2200      	movs	r2, #0
 80059ec:	701a      	strb	r2, [r3, #0]
}
 80059ee:	bf00      	nop
 80059f0:	46bd      	mov	sp, r7
 80059f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f6:	4770      	bx	lr
 80059f8:	20015f14 	.word	0x20015f14

080059fc <startVelocityUpdate>:

void startVelocityUpdate(){
 80059fc:	b580      	push	{r7, lr}
 80059fe:	af00      	add	r7, sp, #0
	clearDistance10mm();
 8005a00:	f7fb fd1e 	bl	8001440 <clearDistance10mm>
	clearTotalDistance();
 8005a04:	f7fb fcc8 	bl	8001398 <clearTotalDistance>
	velocity_table_idx = 0;
 8005a08:	4b08      	ldr	r3, [pc, #32]	; (8005a2c <startVelocityUpdate+0x30>)
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	801a      	strh	r2, [r3, #0]
	ref_distance = 0;
 8005a0e:	4b08      	ldr	r3, [pc, #32]	; (8005a30 <startVelocityUpdate+0x34>)
 8005a10:	f04f 0200 	mov.w	r2, #0
 8005a14:	601a      	str	r2, [r3, #0]
	velocity_update_flag = true;
 8005a16:	4b07      	ldr	r3, [pc, #28]	; (8005a34 <startVelocityUpdate+0x38>)
 8005a18:	2201      	movs	r2, #1
 8005a1a:	701a      	strb	r2, [r3, #0]

	cross_line_idx = 0;
 8005a1c:	4b06      	ldr	r3, [pc, #24]	; (8005a38 <startVelocityUpdate+0x3c>)
 8005a1e:	2200      	movs	r2, #0
 8005a20:	801a      	strh	r2, [r3, #0]
	side_line_idx = 0;
 8005a22:	4b06      	ldr	r3, [pc, #24]	; (8005a3c <startVelocityUpdate+0x40>)
 8005a24:	2200      	movs	r2, #0
 8005a26:	801a      	strh	r2, [r3, #0]
}
 8005a28:	bf00      	nop
 8005a2a:	bd80      	pop	{r7, pc}
 8005a2c:	20016462 	.word	0x20016462
 8005a30:	2001645c 	.word	0x2001645c
 8005a34:	20015f15 	.word	0x20015f15
 8005a38:	20015f02 	.word	0x20015f02
 8005a3c:	20015f04 	.word	0x20015f04

08005a40 <stopVelocityUpdate>:

void stopVelocityUpdate()
{
 8005a40:	b480      	push	{r7}
 8005a42:	af00      	add	r7, sp, #0
	velocity_update_flag = false;
 8005a44:	4b03      	ldr	r3, [pc, #12]	; (8005a54 <stopVelocityUpdate+0x14>)
 8005a46:	2200      	movs	r2, #0
 8005a48:	701a      	strb	r2, [r3, #0]
}
 8005a4a:	bf00      	nop
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a52:	4770      	bx	lr
 8005a54:	20015f15 	.word	0x20015f15

08005a58 <updateTargetVelocity>:
			}
		}
	}
}

void updateTargetVelocity(){
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	af00      	add	r7, sp, #0
	static float pre_target_velocity;

	if(velocity_update_flag == true){
 8005a5c:	4b2c      	ldr	r3, [pc, #176]	; (8005b10 <updateTargetVelocity+0xb8>)
 8005a5e:	781b      	ldrb	r3, [r3, #0]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d053      	beq.n	8005b0c <updateTargetVelocity+0xb4>
		if(getTotalDistance() >= ref_distance){
 8005a64:	f7fb fc50 	bl	8001308 <getTotalDistance>
 8005a68:	eeb0 7a40 	vmov.f32	s14, s0
 8005a6c:	4b29      	ldr	r3, [pc, #164]	; (8005b14 <updateTargetVelocity+0xbc>)
 8005a6e:	edd3 7a00 	vldr	s15, [r3]
 8005a72:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005a76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a7a:	db14      	blt.n	8005aa6 <updateTargetVelocity+0x4e>
			ref_distance += getDistanceLog(velocity_table_idx);
 8005a7c:	4b26      	ldr	r3, [pc, #152]	; (8005b18 <updateTargetVelocity+0xc0>)
 8005a7e:	881b      	ldrh	r3, [r3, #0]
 8005a80:	4618      	mov	r0, r3
 8005a82:	f7fd fccb 	bl	800341c <getDistanceLog>
 8005a86:	eeb0 7a40 	vmov.f32	s14, s0
 8005a8a:	4b22      	ldr	r3, [pc, #136]	; (8005b14 <updateTargetVelocity+0xbc>)
 8005a8c:	edd3 7a00 	vldr	s15, [r3]
 8005a90:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005a94:	4b1f      	ldr	r3, [pc, #124]	; (8005b14 <updateTargetVelocity+0xbc>)
 8005a96:	edc3 7a00 	vstr	s15, [r3]
			velocity_table_idx++;
 8005a9a:	4b1f      	ldr	r3, [pc, #124]	; (8005b18 <updateTargetVelocity+0xc0>)
 8005a9c:	881b      	ldrh	r3, [r3, #0]
 8005a9e:	3301      	adds	r3, #1
 8005aa0:	b29a      	uxth	r2, r3
 8005aa2:	4b1d      	ldr	r3, [pc, #116]	; (8005b18 <updateTargetVelocity+0xc0>)
 8005aa4:	801a      	strh	r2, [r3, #0]
		}
		if(velocity_table_idx >= getDistanceLogSize()){
 8005aa6:	f7fd fb3f 	bl	8003128 <getDistanceLogSize>
 8005aaa:	4603      	mov	r3, r0
 8005aac:	461a      	mov	r2, r3
 8005aae:	4b1a      	ldr	r3, [pc, #104]	; (8005b18 <updateTargetVelocity+0xc0>)
 8005ab0:	881b      	ldrh	r3, [r3, #0]
 8005ab2:	429a      	cmp	r2, r3
 8005ab4:	d806      	bhi.n	8005ac4 <updateTargetVelocity+0x6c>
			velocity_table_idx = getDistanceLogSize() - 1;
 8005ab6:	f7fd fb37 	bl	8003128 <getDistanceLogSize>
 8005aba:	4603      	mov	r3, r0
 8005abc:	3b01      	subs	r3, #1
 8005abe:	b29a      	uxth	r2, r3
 8005ac0:	4b15      	ldr	r3, [pc, #84]	; (8005b18 <updateTargetVelocity+0xc0>)
 8005ac2:	801a      	strh	r2, [r3, #0]
		}

		setTargetVelocity(velocity_table[velocity_table_idx]);
 8005ac4:	4b14      	ldr	r3, [pc, #80]	; (8005b18 <updateTargetVelocity+0xc0>)
 8005ac6:	881b      	ldrh	r3, [r3, #0]
 8005ac8:	4a14      	ldr	r2, [pc, #80]	; (8005b1c <updateTargetVelocity+0xc4>)
 8005aca:	009b      	lsls	r3, r3, #2
 8005acc:	4413      	add	r3, r2
 8005ace:	edd3 7a00 	vldr	s15, [r3]
 8005ad2:	eeb0 0a67 	vmov.f32	s0, s15
 8005ad6:	f7fe f901 	bl	8003cdc <setTargetVelocity>
		//setTargetAcceleration(acceleration_table[velocity_table_idx]);

		if(pre_target_velocity > velocity_table[velocity_table_idx]){
 8005ada:	4b0f      	ldr	r3, [pc, #60]	; (8005b18 <updateTargetVelocity+0xc0>)
 8005adc:	881b      	ldrh	r3, [r3, #0]
 8005ade:	4a0f      	ldr	r2, [pc, #60]	; (8005b1c <updateTargetVelocity+0xc4>)
 8005ae0:	009b      	lsls	r3, r3, #2
 8005ae2:	4413      	add	r3, r2
 8005ae4:	ed93 7a00 	vldr	s14, [r3]
 8005ae8:	4b0d      	ldr	r3, [pc, #52]	; (8005b20 <updateTargetVelocity+0xc8>)
 8005aea:	edd3 7a00 	vldr	s15, [r3]
 8005aee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005af2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005af6:	d501      	bpl.n	8005afc <updateTargetVelocity+0xa4>
			setClearFlagOfVelocityControlI();
 8005af8:	f7fe f99c 	bl	8003e34 <setClearFlagOfVelocityControlI>
		}

		pre_target_velocity = velocity_table[velocity_table_idx];
 8005afc:	4b06      	ldr	r3, [pc, #24]	; (8005b18 <updateTargetVelocity+0xc0>)
 8005afe:	881b      	ldrh	r3, [r3, #0]
 8005b00:	4a06      	ldr	r2, [pc, #24]	; (8005b1c <updateTargetVelocity+0xc4>)
 8005b02:	009b      	lsls	r3, r3, #2
 8005b04:	4413      	add	r3, r2
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	4a05      	ldr	r2, [pc, #20]	; (8005b20 <updateTargetVelocity+0xc8>)
 8005b0a:	6013      	str	r3, [r2, #0]

	}
}
 8005b0c:	bf00      	nop
 8005b0e:	bd80      	pop	{r7, pc}
 8005b10:	20015f15 	.word	0x20015f15
 8005b14:	2001645c 	.word	0x2001645c
 8005b18:	20016462 	.word	0x20016462
 8005b1c:	20013fc0 	.word	0x20013fc0
 8005b20:	20015f38 	.word	0x20015f38

08005b24 <correctionTotalDistanceFromCrossLine>:

void correctionTotalDistanceFromCrossLine()//
{
 8005b24:	b580      	push	{r7, lr}
 8005b26:	b082      	sub	sp, #8
 8005b28:	af00      	add	r7, sp, #0
	while(cross_line_idx <= getCrossLogSize()){
 8005b2a:	e03f      	b.n	8005bac <correctionTotalDistanceFromCrossLine+0x88>
		float temp_crossline_distance = getCrossLog(cross_line_idx);
 8005b2c:	4b25      	ldr	r3, [pc, #148]	; (8005bc4 <correctionTotalDistanceFromCrossLine+0xa0>)
 8005b2e:	881b      	ldrh	r3, [r3, #0]
 8005b30:	4618      	mov	r0, r3
 8005b32:	f7fd fc89 	bl	8003448 <getCrossLog>
 8005b36:	ed87 0a01 	vstr	s0, [r7, #4]
		float diff = fabs(temp_crossline_distance - getTotalDistance());
 8005b3a:	f7fb fbe5 	bl	8001308 <getTotalDistance>
 8005b3e:	eeb0 7a40 	vmov.f32	s14, s0
 8005b42:	edd7 7a01 	vldr	s15, [r7, #4]
 8005b46:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005b4a:	eef0 7ae7 	vabs.f32	s15, s15
 8005b4e:	edc7 7a00 	vstr	s15, [r7]
		if(diff <= 250){
 8005b52:	edd7 7a00 	vldr	s15, [r7]
 8005b56:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8005bc8 <correctionTotalDistanceFromCrossLine+0xa4>
 8005b5a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b62:	d80d      	bhi.n	8005b80 <correctionTotalDistanceFromCrossLine+0x5c>
			correction_check_cnt_cross = 0;
 8005b64:	4b19      	ldr	r3, [pc, #100]	; (8005bcc <correctionTotalDistanceFromCrossLine+0xa8>)
 8005b66:	2200      	movs	r2, #0
 8005b68:	801a      	strh	r2, [r3, #0]
			setTotalDistance(temp_crossline_distance);
 8005b6a:	ed97 0a01 	vldr	s0, [r7, #4]
 8005b6e:	f7fb fbf5 	bl	800135c <setTotalDistance>
			cross_line_idx++;
 8005b72:	4b14      	ldr	r3, [pc, #80]	; (8005bc4 <correctionTotalDistanceFromCrossLine+0xa0>)
 8005b74:	881b      	ldrh	r3, [r3, #0]
 8005b76:	3301      	adds	r3, #1
 8005b78:	b29a      	uxth	r2, r3
 8005b7a:	4b12      	ldr	r3, [pc, #72]	; (8005bc4 <correctionTotalDistanceFromCrossLine+0xa0>)
 8005b7c:	801a      	strh	r2, [r3, #0]
			break;
 8005b7e:	e01d      	b.n	8005bbc <correctionTotalDistanceFromCrossLine+0x98>
		}
		cross_line_idx++;
 8005b80:	4b10      	ldr	r3, [pc, #64]	; (8005bc4 <correctionTotalDistanceFromCrossLine+0xa0>)
 8005b82:	881b      	ldrh	r3, [r3, #0]
 8005b84:	3301      	adds	r3, #1
 8005b86:	b29a      	uxth	r2, r3
 8005b88:	4b0e      	ldr	r3, [pc, #56]	; (8005bc4 <correctionTotalDistanceFromCrossLine+0xa0>)
 8005b8a:	801a      	strh	r2, [r3, #0]

		if(cross_line_idx >= getCrossLogSize()){
 8005b8c:	f7fd fad8 	bl	8003140 <getCrossLogSize>
 8005b90:	4603      	mov	r3, r0
 8005b92:	461a      	mov	r2, r3
 8005b94:	4b0b      	ldr	r3, [pc, #44]	; (8005bc4 <correctionTotalDistanceFromCrossLine+0xa0>)
 8005b96:	881b      	ldrh	r3, [r3, #0]
 8005b98:	429a      	cmp	r2, r3
 8005b9a:	d807      	bhi.n	8005bac <correctionTotalDistanceFromCrossLine+0x88>
			cross_line_idx = getCrossLogSize() - 1;
 8005b9c:	f7fd fad0 	bl	8003140 <getCrossLogSize>
 8005ba0:	4603      	mov	r3, r0
 8005ba2:	3b01      	subs	r3, #1
 8005ba4:	b29a      	uxth	r2, r3
 8005ba6:	4b07      	ldr	r3, [pc, #28]	; (8005bc4 <correctionTotalDistanceFromCrossLine+0xa0>)
 8005ba8:	801a      	strh	r2, [r3, #0]
			break;
 8005baa:	e007      	b.n	8005bbc <correctionTotalDistanceFromCrossLine+0x98>
	while(cross_line_idx <= getCrossLogSize()){
 8005bac:	f7fd fac8 	bl	8003140 <getCrossLogSize>
 8005bb0:	4603      	mov	r3, r0
 8005bb2:	461a      	mov	r2, r3
 8005bb4:	4b03      	ldr	r3, [pc, #12]	; (8005bc4 <correctionTotalDistanceFromCrossLine+0xa0>)
 8005bb6:	881b      	ldrh	r3, [r3, #0]
 8005bb8:	429a      	cmp	r2, r3
 8005bba:	d2b7      	bcs.n	8005b2c <correctionTotalDistanceFromCrossLine+0x8>
		}
	}
}
 8005bbc:	bf00      	nop
 8005bbe:	3708      	adds	r7, #8
 8005bc0:	46bd      	mov	sp, r7
 8005bc2:	bd80      	pop	{r7, pc}
 8005bc4:	20015f02 	.word	0x20015f02
 8005bc8:	437a0000 	.word	0x437a0000
 8005bcc:	20015f06 	.word	0x20015f06

08005bd0 <correctionTotalDistanceFromSideLine>:

void correctionTotalDistanceFromSideLine()//
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	b082      	sub	sp, #8
 8005bd4:	af00      	add	r7, sp, #0
	while(side_line_idx <= getSideLogSize()){
 8005bd6:	e03f      	b.n	8005c58 <correctionTotalDistanceFromSideLine+0x88>
		float temp_sideline_distance = getSideLog(side_line_idx);
 8005bd8:	4b25      	ldr	r3, [pc, #148]	; (8005c70 <correctionTotalDistanceFromSideLine+0xa0>)
 8005bda:	881b      	ldrh	r3, [r3, #0]
 8005bdc:	4618      	mov	r0, r3
 8005bde:	f7fd fc49 	bl	8003474 <getSideLog>
 8005be2:	ed87 0a01 	vstr	s0, [r7, #4]
		float diff = fabs(temp_sideline_distance - getTotalDistance());
 8005be6:	f7fb fb8f 	bl	8001308 <getTotalDistance>
 8005bea:	eeb0 7a40 	vmov.f32	s14, s0
 8005bee:	edd7 7a01 	vldr	s15, [r7, #4]
 8005bf2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005bf6:	eef0 7ae7 	vabs.f32	s15, s15
 8005bfa:	edc7 7a00 	vstr	s15, [r7]
		//if(diff <= 700){
		if(diff <= 250){
 8005bfe:	edd7 7a00 	vldr	s15, [r7]
 8005c02:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8005c74 <correctionTotalDistanceFromSideLine+0xa4>
 8005c06:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005c0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c0e:	d80d      	bhi.n	8005c2c <correctionTotalDistanceFromSideLine+0x5c>
			correction_check_cnt_side = 0;
 8005c10:	4b19      	ldr	r3, [pc, #100]	; (8005c78 <correctionTotalDistanceFromSideLine+0xa8>)
 8005c12:	2200      	movs	r2, #0
 8005c14:	801a      	strh	r2, [r3, #0]
			setTotalDistance(temp_sideline_distance);
 8005c16:	ed97 0a01 	vldr	s0, [r7, #4]
 8005c1a:	f7fb fb9f 	bl	800135c <setTotalDistance>
			side_line_idx++;
 8005c1e:	4b14      	ldr	r3, [pc, #80]	; (8005c70 <correctionTotalDistanceFromSideLine+0xa0>)
 8005c20:	881b      	ldrh	r3, [r3, #0]
 8005c22:	3301      	adds	r3, #1
 8005c24:	b29a      	uxth	r2, r3
 8005c26:	4b12      	ldr	r3, [pc, #72]	; (8005c70 <correctionTotalDistanceFromSideLine+0xa0>)
 8005c28:	801a      	strh	r2, [r3, #0]
			break;
 8005c2a:	e01d      	b.n	8005c68 <correctionTotalDistanceFromSideLine+0x98>
		}
		side_line_idx++;
 8005c2c:	4b10      	ldr	r3, [pc, #64]	; (8005c70 <correctionTotalDistanceFromSideLine+0xa0>)
 8005c2e:	881b      	ldrh	r3, [r3, #0]
 8005c30:	3301      	adds	r3, #1
 8005c32:	b29a      	uxth	r2, r3
 8005c34:	4b0e      	ldr	r3, [pc, #56]	; (8005c70 <correctionTotalDistanceFromSideLine+0xa0>)
 8005c36:	801a      	strh	r2, [r3, #0]

		if(side_line_idx >= getSideLogSize()){
 8005c38:	f7fd fa8e 	bl	8003158 <getSideLogSize>
 8005c3c:	4603      	mov	r3, r0
 8005c3e:	461a      	mov	r2, r3
 8005c40:	4b0b      	ldr	r3, [pc, #44]	; (8005c70 <correctionTotalDistanceFromSideLine+0xa0>)
 8005c42:	881b      	ldrh	r3, [r3, #0]
 8005c44:	429a      	cmp	r2, r3
 8005c46:	d807      	bhi.n	8005c58 <correctionTotalDistanceFromSideLine+0x88>
			side_line_idx = getSideLogSize() - 1;
 8005c48:	f7fd fa86 	bl	8003158 <getSideLogSize>
 8005c4c:	4603      	mov	r3, r0
 8005c4e:	3b01      	subs	r3, #1
 8005c50:	b29a      	uxth	r2, r3
 8005c52:	4b07      	ldr	r3, [pc, #28]	; (8005c70 <correctionTotalDistanceFromSideLine+0xa0>)
 8005c54:	801a      	strh	r2, [r3, #0]
			break;
 8005c56:	e007      	b.n	8005c68 <correctionTotalDistanceFromSideLine+0x98>
	while(side_line_idx <= getSideLogSize()){
 8005c58:	f7fd fa7e 	bl	8003158 <getSideLogSize>
 8005c5c:	4603      	mov	r3, r0
 8005c5e:	461a      	mov	r2, r3
 8005c60:	4b03      	ldr	r3, [pc, #12]	; (8005c70 <correctionTotalDistanceFromSideLine+0xa0>)
 8005c62:	881b      	ldrh	r3, [r3, #0]
 8005c64:	429a      	cmp	r2, r3
 8005c66:	d2b7      	bcs.n	8005bd8 <correctionTotalDistanceFromSideLine+0x8>
		}
	}
}
 8005c68:	bf00      	nop
 8005c6a:	3708      	adds	r7, #8
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	bd80      	pop	{r7, pc}
 8005c70:	20015f04 	.word	0x20015f04
 8005c74:	437a0000 	.word	0x437a0000
 8005c78:	20015f08 	.word	0x20015f08

08005c7c <getgoalStatus>:
    }
}
*/

bool getgoalStatus()
{
 8005c7c:	b480      	push	{r7}
 8005c7e:	af00      	add	r7, sp, #0
	return goal_flag;
 8005c80:	4b03      	ldr	r3, [pc, #12]	; (8005c90 <getgoalStatus+0x14>)
 8005c82:	781b      	ldrb	r3, [r3, #0]
}
 8005c84:	4618      	mov	r0, r3
 8005c86:	46bd      	mov	sp, r7
 8005c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8c:	4770      	bx	lr
 8005c8e:	bf00      	nop
 8005c90:	20015f0e 	.word	0x20015f0e

08005c94 <getTargetUpdateflag>:

bool getTargetUpdateflag()//flag
{
 8005c94:	b480      	push	{r7}
 8005c96:	af00      	add	r7, sp, #0
	return target_update_flag;
 8005c98:	4b03      	ldr	r3, [pc, #12]	; (8005ca8 <getTargetUpdateflag+0x14>)
 8005c9a:	781b      	ldrb	r3, [r3, #0]
}
 8005c9c:	4618      	mov	r0, r3
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca4:	4770      	bx	lr
 8005ca6:	bf00      	nop
 8005ca8:	20015f14 	.word	0x20015f14

08005cac <setVelocityRange>:

void setVelocityRange(float min_vel, float max_vel)
{
 8005cac:	b480      	push	{r7}
 8005cae:	b083      	sub	sp, #12
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	ed87 0a01 	vstr	s0, [r7, #4]
 8005cb6:	edc7 0a00 	vstr	s1, [r7]
	min_velocity = min_vel;
 8005cba:	4a06      	ldr	r2, [pc, #24]	; (8005cd4 <setVelocityRange+0x28>)
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6013      	str	r3, [r2, #0]
	max_velocity = max_vel;
 8005cc0:	4a05      	ldr	r2, [pc, #20]	; (8005cd8 <setVelocityRange+0x2c>)
 8005cc2:	683b      	ldr	r3, [r7, #0]
 8005cc4:	6013      	str	r3, [r2, #0]
}
 8005cc6:	bf00      	nop
 8005cc8:	370c      	adds	r7, #12
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd0:	4770      	bx	lr
 8005cd2:	bf00      	nop
 8005cd4:	20015f18 	.word	0x20015f18
 8005cd8:	20015f1c 	.word	0x20015f1c

08005cdc <setAccDec>:

void setAccDec(float acc, float dec)
{
 8005cdc:	b480      	push	{r7}
 8005cde:	b083      	sub	sp, #12
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	ed87 0a01 	vstr	s0, [r7, #4]
 8005ce6:	edc7 0a00 	vstr	s1, [r7]
	acceleration = acc;
 8005cea:	4a06      	ldr	r2, [pc, #24]	; (8005d04 <setAccDec+0x28>)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6013      	str	r3, [r2, #0]
	deceleration = dec;
 8005cf0:	4a05      	ldr	r2, [pc, #20]	; (8005d08 <setAccDec+0x2c>)
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	6013      	str	r3, [r2, #0]
}
 8005cf6:	bf00      	nop
 8005cf8:	370c      	adds	r7, #12
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d00:	4770      	bx	lr
 8005d02:	bf00      	nop
 8005d04:	20015f20 	.word	0x20015f20
 8005d08:	20015f24 	.word	0x20015f24

08005d0c <setStraightRadius>:

void setStraightRadius(float radius)
{
 8005d0c:	b480      	push	{r7}
 8005d0e:	b083      	sub	sp, #12
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	ed87 0a01 	vstr	s0, [r7, #4]
	straight_radius = radius;
 8005d16:	4a04      	ldr	r2, [pc, #16]	; (8005d28 <setStraightRadius+0x1c>)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6013      	str	r3, [r2, #0]
}
 8005d1c:	bf00      	nop
 8005d1e:	370c      	adds	r7, #12
 8005d20:	46bd      	mov	sp, r7
 8005d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d26:	4770      	bx	lr
 8005d28:	20015f28 	.word	0x20015f28

08005d2c <getSideSensorStatusL>:

//sidesensorjob
bool getSideSensorStatusL()
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	af00      	add	r7, sp, #0
	return side_sensor_l;
 8005d30:	4b03      	ldr	r3, [pc, #12]	; (8005d40 <getSideSensorStatusL+0x14>)
 8005d32:	781b      	ldrb	r3, [r3, #0]
}
 8005d34:	4618      	mov	r0, r3
 8005d36:	46bd      	mov	sp, r7
 8005d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3c:	4770      	bx	lr
 8005d3e:	bf00      	nop
 8005d40:	20015f0c 	.word	0x20015f0c

08005d44 <getSideSensorStatusR>:

bool getSideSensorStatusR()
{
 8005d44:	b480      	push	{r7}
 8005d46:	af00      	add	r7, sp, #0
	return side_sensor_r;
 8005d48:	4b03      	ldr	r3, [pc, #12]	; (8005d58 <getSideSensorStatusR+0x14>)
 8005d4a:	781b      	ldrb	r3, [r3, #0]
}
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d54:	4770      	bx	lr
 8005d56:	bf00      	nop
 8005d58:	20015f0d 	.word	0x20015f0d

08005d5c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005d5c:	b480      	push	{r7}
 8005d5e:	b083      	sub	sp, #12
 8005d60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005d62:	2300      	movs	r3, #0
 8005d64:	607b      	str	r3, [r7, #4]
 8005d66:	4b10      	ldr	r3, [pc, #64]	; (8005da8 <HAL_MspInit+0x4c>)
 8005d68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d6a:	4a0f      	ldr	r2, [pc, #60]	; (8005da8 <HAL_MspInit+0x4c>)
 8005d6c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005d70:	6453      	str	r3, [r2, #68]	; 0x44
 8005d72:	4b0d      	ldr	r3, [pc, #52]	; (8005da8 <HAL_MspInit+0x4c>)
 8005d74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005d7a:	607b      	str	r3, [r7, #4]
 8005d7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005d7e:	2300      	movs	r3, #0
 8005d80:	603b      	str	r3, [r7, #0]
 8005d82:	4b09      	ldr	r3, [pc, #36]	; (8005da8 <HAL_MspInit+0x4c>)
 8005d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d86:	4a08      	ldr	r2, [pc, #32]	; (8005da8 <HAL_MspInit+0x4c>)
 8005d88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d8c:	6413      	str	r3, [r2, #64]	; 0x40
 8005d8e:	4b06      	ldr	r3, [pc, #24]	; (8005da8 <HAL_MspInit+0x4c>)
 8005d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d96:	603b      	str	r3, [r7, #0]
 8005d98:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005d9a:	bf00      	nop
 8005d9c:	370c      	adds	r7, #12
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da4:	4770      	bx	lr
 8005da6:	bf00      	nop
 8005da8:	40023800 	.word	0x40023800

08005dac <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b08e      	sub	sp, #56	; 0x38
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005db4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005db8:	2200      	movs	r2, #0
 8005dba:	601a      	str	r2, [r3, #0]
 8005dbc:	605a      	str	r2, [r3, #4]
 8005dbe:	609a      	str	r2, [r3, #8]
 8005dc0:	60da      	str	r2, [r3, #12]
 8005dc2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	4a79      	ldr	r2, [pc, #484]	; (8005fb0 <HAL_ADC_MspInit+0x204>)
 8005dca:	4293      	cmp	r3, r2
 8005dcc:	d158      	bne.n	8005e80 <HAL_ADC_MspInit+0xd4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8005dce:	2300      	movs	r3, #0
 8005dd0:	623b      	str	r3, [r7, #32]
 8005dd2:	4b78      	ldr	r3, [pc, #480]	; (8005fb4 <HAL_ADC_MspInit+0x208>)
 8005dd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005dd6:	4a77      	ldr	r2, [pc, #476]	; (8005fb4 <HAL_ADC_MspInit+0x208>)
 8005dd8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ddc:	6453      	str	r3, [r2, #68]	; 0x44
 8005dde:	4b75      	ldr	r3, [pc, #468]	; (8005fb4 <HAL_ADC_MspInit+0x208>)
 8005de0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005de2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005de6:	623b      	str	r3, [r7, #32]
 8005de8:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005dea:	2300      	movs	r3, #0
 8005dec:	61fb      	str	r3, [r7, #28]
 8005dee:	4b71      	ldr	r3, [pc, #452]	; (8005fb4 <HAL_ADC_MspInit+0x208>)
 8005df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005df2:	4a70      	ldr	r2, [pc, #448]	; (8005fb4 <HAL_ADC_MspInit+0x208>)
 8005df4:	f043 0304 	orr.w	r3, r3, #4
 8005df8:	6313      	str	r3, [r2, #48]	; 0x30
 8005dfa:	4b6e      	ldr	r3, [pc, #440]	; (8005fb4 <HAL_ADC_MspInit+0x208>)
 8005dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dfe:	f003 0304 	and.w	r3, r3, #4
 8005e02:	61fb      	str	r3, [r7, #28]
 8005e04:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PC3     ------> ADC1_IN13
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8005e06:	230e      	movs	r3, #14
 8005e08:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005e0a:	2303      	movs	r3, #3
 8005e0c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e0e:	2300      	movs	r3, #0
 8005e10:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005e12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005e16:	4619      	mov	r1, r3
 8005e18:	4867      	ldr	r0, [pc, #412]	; (8005fb8 <HAL_ADC_MspInit+0x20c>)
 8005e1a:	f001 ff65 	bl	8007ce8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8005e1e:	4b67      	ldr	r3, [pc, #412]	; (8005fbc <HAL_ADC_MspInit+0x210>)
 8005e20:	4a67      	ldr	r2, [pc, #412]	; (8005fc0 <HAL_ADC_MspInit+0x214>)
 8005e22:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8005e24:	4b65      	ldr	r3, [pc, #404]	; (8005fbc <HAL_ADC_MspInit+0x210>)
 8005e26:	2200      	movs	r2, #0
 8005e28:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005e2a:	4b64      	ldr	r3, [pc, #400]	; (8005fbc <HAL_ADC_MspInit+0x210>)
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8005e30:	4b62      	ldr	r3, [pc, #392]	; (8005fbc <HAL_ADC_MspInit+0x210>)
 8005e32:	2200      	movs	r2, #0
 8005e34:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8005e36:	4b61      	ldr	r3, [pc, #388]	; (8005fbc <HAL_ADC_MspInit+0x210>)
 8005e38:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005e3c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005e3e:	4b5f      	ldr	r3, [pc, #380]	; (8005fbc <HAL_ADC_MspInit+0x210>)
 8005e40:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005e44:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005e46:	4b5d      	ldr	r3, [pc, #372]	; (8005fbc <HAL_ADC_MspInit+0x210>)
 8005e48:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005e4c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8005e4e:	4b5b      	ldr	r3, [pc, #364]	; (8005fbc <HAL_ADC_MspInit+0x210>)
 8005e50:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005e54:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8005e56:	4b59      	ldr	r3, [pc, #356]	; (8005fbc <HAL_ADC_MspInit+0x210>)
 8005e58:	2200      	movs	r2, #0
 8005e5a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005e5c:	4b57      	ldr	r3, [pc, #348]	; (8005fbc <HAL_ADC_MspInit+0x210>)
 8005e5e:	2200      	movs	r2, #0
 8005e60:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8005e62:	4856      	ldr	r0, [pc, #344]	; (8005fbc <HAL_ADC_MspInit+0x210>)
 8005e64:	f001 f9e8 	bl	8007238 <HAL_DMA_Init>
 8005e68:	4603      	mov	r3, r0
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d001      	beq.n	8005e72 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8005e6e:	f7ff f903 	bl	8005078 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	4a51      	ldr	r2, [pc, #324]	; (8005fbc <HAL_ADC_MspInit+0x210>)
 8005e76:	639a      	str	r2, [r3, #56]	; 0x38
 8005e78:	4a50      	ldr	r2, [pc, #320]	; (8005fbc <HAL_ADC_MspInit+0x210>)
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8005e7e:	e092      	b.n	8005fa6 <HAL_ADC_MspInit+0x1fa>
  else if(hadc->Instance==ADC2)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	4a4f      	ldr	r2, [pc, #316]	; (8005fc4 <HAL_ADC_MspInit+0x218>)
 8005e86:	4293      	cmp	r3, r2
 8005e88:	f040 808d 	bne.w	8005fa6 <HAL_ADC_MspInit+0x1fa>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	61bb      	str	r3, [r7, #24]
 8005e90:	4b48      	ldr	r3, [pc, #288]	; (8005fb4 <HAL_ADC_MspInit+0x208>)
 8005e92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e94:	4a47      	ldr	r2, [pc, #284]	; (8005fb4 <HAL_ADC_MspInit+0x208>)
 8005e96:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005e9a:	6453      	str	r3, [r2, #68]	; 0x44
 8005e9c:	4b45      	ldr	r3, [pc, #276]	; (8005fb4 <HAL_ADC_MspInit+0x208>)
 8005e9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ea0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005ea4:	61bb      	str	r3, [r7, #24]
 8005ea6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005ea8:	2300      	movs	r3, #0
 8005eaa:	617b      	str	r3, [r7, #20]
 8005eac:	4b41      	ldr	r3, [pc, #260]	; (8005fb4 <HAL_ADC_MspInit+0x208>)
 8005eae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005eb0:	4a40      	ldr	r2, [pc, #256]	; (8005fb4 <HAL_ADC_MspInit+0x208>)
 8005eb2:	f043 0301 	orr.w	r3, r3, #1
 8005eb6:	6313      	str	r3, [r2, #48]	; 0x30
 8005eb8:	4b3e      	ldr	r3, [pc, #248]	; (8005fb4 <HAL_ADC_MspInit+0x208>)
 8005eba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ebc:	f003 0301 	and.w	r3, r3, #1
 8005ec0:	617b      	str	r3, [r7, #20]
 8005ec2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	613b      	str	r3, [r7, #16]
 8005ec8:	4b3a      	ldr	r3, [pc, #232]	; (8005fb4 <HAL_ADC_MspInit+0x208>)
 8005eca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ecc:	4a39      	ldr	r2, [pc, #228]	; (8005fb4 <HAL_ADC_MspInit+0x208>)
 8005ece:	f043 0304 	orr.w	r3, r3, #4
 8005ed2:	6313      	str	r3, [r2, #48]	; 0x30
 8005ed4:	4b37      	ldr	r3, [pc, #220]	; (8005fb4 <HAL_ADC_MspInit+0x208>)
 8005ed6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ed8:	f003 0304 	and.w	r3, r3, #4
 8005edc:	613b      	str	r3, [r7, #16]
 8005ede:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	60fb      	str	r3, [r7, #12]
 8005ee4:	4b33      	ldr	r3, [pc, #204]	; (8005fb4 <HAL_ADC_MspInit+0x208>)
 8005ee6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ee8:	4a32      	ldr	r2, [pc, #200]	; (8005fb4 <HAL_ADC_MspInit+0x208>)
 8005eea:	f043 0302 	orr.w	r3, r3, #2
 8005eee:	6313      	str	r3, [r2, #48]	; 0x30
 8005ef0:	4b30      	ldr	r3, [pc, #192]	; (8005fb4 <HAL_ADC_MspInit+0x208>)
 8005ef2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ef4:	f003 0302 	and.w	r3, r3, #2
 8005ef8:	60fb      	str	r3, [r7, #12]
 8005efa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8005efc:	23ff      	movs	r3, #255	; 0xff
 8005efe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005f00:	2303      	movs	r3, #3
 8005f02:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f04:	2300      	movs	r3, #0
 8005f06:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005f08:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005f0c:	4619      	mov	r1, r3
 8005f0e:	482e      	ldr	r0, [pc, #184]	; (8005fc8 <HAL_ADC_MspInit+0x21c>)
 8005f10:	f001 feea 	bl	8007ce8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8005f14:	2330      	movs	r3, #48	; 0x30
 8005f16:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005f18:	2303      	movs	r3, #3
 8005f1a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005f20:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005f24:	4619      	mov	r1, r3
 8005f26:	4824      	ldr	r0, [pc, #144]	; (8005fb8 <HAL_ADC_MspInit+0x20c>)
 8005f28:	f001 fede 	bl	8007ce8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005f2c:	2303      	movs	r3, #3
 8005f2e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005f30:	2303      	movs	r3, #3
 8005f32:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f34:	2300      	movs	r3, #0
 8005f36:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005f38:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005f3c:	4619      	mov	r1, r3
 8005f3e:	4823      	ldr	r0, [pc, #140]	; (8005fcc <HAL_ADC_MspInit+0x220>)
 8005f40:	f001 fed2 	bl	8007ce8 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 8005f44:	4b22      	ldr	r3, [pc, #136]	; (8005fd0 <HAL_ADC_MspInit+0x224>)
 8005f46:	4a23      	ldr	r2, [pc, #140]	; (8005fd4 <HAL_ADC_MspInit+0x228>)
 8005f48:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 8005f4a:	4b21      	ldr	r3, [pc, #132]	; (8005fd0 <HAL_ADC_MspInit+0x224>)
 8005f4c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005f50:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005f52:	4b1f      	ldr	r3, [pc, #124]	; (8005fd0 <HAL_ADC_MspInit+0x224>)
 8005f54:	2200      	movs	r2, #0
 8005f56:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8005f58:	4b1d      	ldr	r3, [pc, #116]	; (8005fd0 <HAL_ADC_MspInit+0x224>)
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8005f5e:	4b1c      	ldr	r3, [pc, #112]	; (8005fd0 <HAL_ADC_MspInit+0x224>)
 8005f60:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005f64:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005f66:	4b1a      	ldr	r3, [pc, #104]	; (8005fd0 <HAL_ADC_MspInit+0x224>)
 8005f68:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005f6c:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005f6e:	4b18      	ldr	r3, [pc, #96]	; (8005fd0 <HAL_ADC_MspInit+0x224>)
 8005f70:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005f74:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8005f76:	4b16      	ldr	r3, [pc, #88]	; (8005fd0 <HAL_ADC_MspInit+0x224>)
 8005f78:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005f7c:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8005f7e:	4b14      	ldr	r3, [pc, #80]	; (8005fd0 <HAL_ADC_MspInit+0x224>)
 8005f80:	2200      	movs	r2, #0
 8005f82:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005f84:	4b12      	ldr	r3, [pc, #72]	; (8005fd0 <HAL_ADC_MspInit+0x224>)
 8005f86:	2200      	movs	r2, #0
 8005f88:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8005f8a:	4811      	ldr	r0, [pc, #68]	; (8005fd0 <HAL_ADC_MspInit+0x224>)
 8005f8c:	f001 f954 	bl	8007238 <HAL_DMA_Init>
 8005f90:	4603      	mov	r3, r0
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d001      	beq.n	8005f9a <HAL_ADC_MspInit+0x1ee>
      Error_Handler();
 8005f96:	f7ff f86f 	bl	8005078 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	4a0c      	ldr	r2, [pc, #48]	; (8005fd0 <HAL_ADC_MspInit+0x224>)
 8005f9e:	639a      	str	r2, [r3, #56]	; 0x38
 8005fa0:	4a0b      	ldr	r2, [pc, #44]	; (8005fd0 <HAL_ADC_MspInit+0x224>)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6393      	str	r3, [r2, #56]	; 0x38
}
 8005fa6:	bf00      	nop
 8005fa8:	3738      	adds	r7, #56	; 0x38
 8005faa:	46bd      	mov	sp, r7
 8005fac:	bd80      	pop	{r7, pc}
 8005fae:	bf00      	nop
 8005fb0:	40012000 	.word	0x40012000
 8005fb4:	40023800 	.word	0x40023800
 8005fb8:	40020800 	.word	0x40020800
 8005fbc:	200162cc 	.word	0x200162cc
 8005fc0:	40026410 	.word	0x40026410
 8005fc4:	40012100 	.word	0x40012100
 8005fc8:	40020000 	.word	0x40020000
 8005fcc:	40020400 	.word	0x40020400
 8005fd0:	200163b4 	.word	0x200163b4
 8005fd4:	40026440 	.word	0x40026440

08005fd8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	b08a      	sub	sp, #40	; 0x28
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005fe0:	f107 0314 	add.w	r3, r7, #20
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	601a      	str	r2, [r3, #0]
 8005fe8:	605a      	str	r2, [r3, #4]
 8005fea:	609a      	str	r2, [r3, #8]
 8005fec:	60da      	str	r2, [r3, #12]
 8005fee:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	4a19      	ldr	r2, [pc, #100]	; (800605c <HAL_I2C_MspInit+0x84>)
 8005ff6:	4293      	cmp	r3, r2
 8005ff8:	d12c      	bne.n	8006054 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	613b      	str	r3, [r7, #16]
 8005ffe:	4b18      	ldr	r3, [pc, #96]	; (8006060 <HAL_I2C_MspInit+0x88>)
 8006000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006002:	4a17      	ldr	r2, [pc, #92]	; (8006060 <HAL_I2C_MspInit+0x88>)
 8006004:	f043 0302 	orr.w	r3, r3, #2
 8006008:	6313      	str	r3, [r2, #48]	; 0x30
 800600a:	4b15      	ldr	r3, [pc, #84]	; (8006060 <HAL_I2C_MspInit+0x88>)
 800600c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800600e:	f003 0302 	and.w	r3, r3, #2
 8006012:	613b      	str	r3, [r7, #16]
 8006014:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8006016:	f44f 7340 	mov.w	r3, #768	; 0x300
 800601a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800601c:	2312      	movs	r3, #18
 800601e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006020:	2301      	movs	r3, #1
 8006022:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006024:	2303      	movs	r3, #3
 8006026:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8006028:	2304      	movs	r3, #4
 800602a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800602c:	f107 0314 	add.w	r3, r7, #20
 8006030:	4619      	mov	r1, r3
 8006032:	480c      	ldr	r0, [pc, #48]	; (8006064 <HAL_I2C_MspInit+0x8c>)
 8006034:	f001 fe58 	bl	8007ce8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8006038:	2300      	movs	r3, #0
 800603a:	60fb      	str	r3, [r7, #12]
 800603c:	4b08      	ldr	r3, [pc, #32]	; (8006060 <HAL_I2C_MspInit+0x88>)
 800603e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006040:	4a07      	ldr	r2, [pc, #28]	; (8006060 <HAL_I2C_MspInit+0x88>)
 8006042:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006046:	6413      	str	r3, [r2, #64]	; 0x40
 8006048:	4b05      	ldr	r3, [pc, #20]	; (8006060 <HAL_I2C_MspInit+0x88>)
 800604a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800604c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006050:	60fb      	str	r3, [r7, #12]
 8006052:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8006054:	bf00      	nop
 8006056:	3728      	adds	r7, #40	; 0x28
 8006058:	46bd      	mov	sp, r7
 800605a:	bd80      	pop	{r7, pc}
 800605c:	40005400 	.word	0x40005400
 8006060:	40023800 	.word	0x40023800
 8006064:	40020400 	.word	0x40020400

08006068 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8006068:	b580      	push	{r7, lr}
 800606a:	b08a      	sub	sp, #40	; 0x28
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006070:	f107 0314 	add.w	r3, r7, #20
 8006074:	2200      	movs	r2, #0
 8006076:	601a      	str	r2, [r3, #0]
 8006078:	605a      	str	r2, [r3, #4]
 800607a:	609a      	str	r2, [r3, #8]
 800607c:	60da      	str	r2, [r3, #12]
 800607e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	4a19      	ldr	r2, [pc, #100]	; (80060ec <HAL_SPI_MspInit+0x84>)
 8006086:	4293      	cmp	r3, r2
 8006088:	d12c      	bne.n	80060e4 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800608a:	2300      	movs	r3, #0
 800608c:	613b      	str	r3, [r7, #16]
 800608e:	4b18      	ldr	r3, [pc, #96]	; (80060f0 <HAL_SPI_MspInit+0x88>)
 8006090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006092:	4a17      	ldr	r2, [pc, #92]	; (80060f0 <HAL_SPI_MspInit+0x88>)
 8006094:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006098:	6413      	str	r3, [r2, #64]	; 0x40
 800609a:	4b15      	ldr	r3, [pc, #84]	; (80060f0 <HAL_SPI_MspInit+0x88>)
 800609c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800609e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80060a2:	613b      	str	r3, [r7, #16]
 80060a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80060a6:	2300      	movs	r3, #0
 80060a8:	60fb      	str	r3, [r7, #12]
 80060aa:	4b11      	ldr	r3, [pc, #68]	; (80060f0 <HAL_SPI_MspInit+0x88>)
 80060ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060ae:	4a10      	ldr	r2, [pc, #64]	; (80060f0 <HAL_SPI_MspInit+0x88>)
 80060b0:	f043 0304 	orr.w	r3, r3, #4
 80060b4:	6313      	str	r3, [r2, #48]	; 0x30
 80060b6:	4b0e      	ldr	r3, [pc, #56]	; (80060f0 <HAL_SPI_MspInit+0x88>)
 80060b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060ba:	f003 0304 	and.w	r3, r3, #4
 80060be:	60fb      	str	r3, [r7, #12]
 80060c0:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80060c2:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80060c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80060c8:	2302      	movs	r3, #2
 80060ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060cc:	2300      	movs	r3, #0
 80060ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80060d0:	2303      	movs	r3, #3
 80060d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80060d4:	2306      	movs	r3, #6
 80060d6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80060d8:	f107 0314 	add.w	r3, r7, #20
 80060dc:	4619      	mov	r1, r3
 80060de:	4805      	ldr	r0, [pc, #20]	; (80060f4 <HAL_SPI_MspInit+0x8c>)
 80060e0:	f001 fe02 	bl	8007ce8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80060e4:	bf00      	nop
 80060e6:	3728      	adds	r7, #40	; 0x28
 80060e8:	46bd      	mov	sp, r7
 80060ea:	bd80      	pop	{r7, pc}
 80060ec:	40003c00 	.word	0x40003c00
 80060f0:	40023800 	.word	0x40023800
 80060f4:	40020800 	.word	0x40020800

080060f8 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80060f8:	b480      	push	{r7}
 80060fa:	b085      	sub	sp, #20
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	4a15      	ldr	r2, [pc, #84]	; (800615c <HAL_TIM_PWM_MspInit+0x64>)
 8006106:	4293      	cmp	r3, r2
 8006108:	d10e      	bne.n	8006128 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800610a:	2300      	movs	r3, #0
 800610c:	60fb      	str	r3, [r7, #12]
 800610e:	4b14      	ldr	r3, [pc, #80]	; (8006160 <HAL_TIM_PWM_MspInit+0x68>)
 8006110:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006112:	4a13      	ldr	r2, [pc, #76]	; (8006160 <HAL_TIM_PWM_MspInit+0x68>)
 8006114:	f043 0301 	orr.w	r3, r3, #1
 8006118:	6453      	str	r3, [r2, #68]	; 0x44
 800611a:	4b11      	ldr	r3, [pc, #68]	; (8006160 <HAL_TIM_PWM_MspInit+0x68>)
 800611c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800611e:	f003 0301 	and.w	r3, r3, #1
 8006122:	60fb      	str	r3, [r7, #12]
 8006124:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8006126:	e012      	b.n	800614e <HAL_TIM_PWM_MspInit+0x56>
  else if(htim_pwm->Instance==TIM8)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	4a0d      	ldr	r2, [pc, #52]	; (8006164 <HAL_TIM_PWM_MspInit+0x6c>)
 800612e:	4293      	cmp	r3, r2
 8006130:	d10d      	bne.n	800614e <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8006132:	2300      	movs	r3, #0
 8006134:	60bb      	str	r3, [r7, #8]
 8006136:	4b0a      	ldr	r3, [pc, #40]	; (8006160 <HAL_TIM_PWM_MspInit+0x68>)
 8006138:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800613a:	4a09      	ldr	r2, [pc, #36]	; (8006160 <HAL_TIM_PWM_MspInit+0x68>)
 800613c:	f043 0302 	orr.w	r3, r3, #2
 8006140:	6453      	str	r3, [r2, #68]	; 0x44
 8006142:	4b07      	ldr	r3, [pc, #28]	; (8006160 <HAL_TIM_PWM_MspInit+0x68>)
 8006144:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006146:	f003 0302 	and.w	r3, r3, #2
 800614a:	60bb      	str	r3, [r7, #8]
 800614c:	68bb      	ldr	r3, [r7, #8]
}
 800614e:	bf00      	nop
 8006150:	3714      	adds	r7, #20
 8006152:	46bd      	mov	sp, r7
 8006154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006158:	4770      	bx	lr
 800615a:	bf00      	nop
 800615c:	40010000 	.word	0x40010000
 8006160:	40023800 	.word	0x40023800
 8006164:	40010400 	.word	0x40010400

08006168 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b08c      	sub	sp, #48	; 0x30
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006170:	f107 031c 	add.w	r3, r7, #28
 8006174:	2200      	movs	r2, #0
 8006176:	601a      	str	r2, [r3, #0]
 8006178:	605a      	str	r2, [r3, #4]
 800617a:	609a      	str	r2, [r3, #8]
 800617c:	60da      	str	r2, [r3, #12]
 800617e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	4a32      	ldr	r2, [pc, #200]	; (8006250 <HAL_TIM_Encoder_MspInit+0xe8>)
 8006186:	4293      	cmp	r3, r2
 8006188:	d12c      	bne.n	80061e4 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800618a:	2300      	movs	r3, #0
 800618c:	61bb      	str	r3, [r7, #24]
 800618e:	4b31      	ldr	r3, [pc, #196]	; (8006254 <HAL_TIM_Encoder_MspInit+0xec>)
 8006190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006192:	4a30      	ldr	r2, [pc, #192]	; (8006254 <HAL_TIM_Encoder_MspInit+0xec>)
 8006194:	f043 0302 	orr.w	r3, r3, #2
 8006198:	6413      	str	r3, [r2, #64]	; 0x40
 800619a:	4b2e      	ldr	r3, [pc, #184]	; (8006254 <HAL_TIM_Encoder_MspInit+0xec>)
 800619c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800619e:	f003 0302 	and.w	r3, r3, #2
 80061a2:	61bb      	str	r3, [r7, #24]
 80061a4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80061a6:	2300      	movs	r3, #0
 80061a8:	617b      	str	r3, [r7, #20]
 80061aa:	4b2a      	ldr	r3, [pc, #168]	; (8006254 <HAL_TIM_Encoder_MspInit+0xec>)
 80061ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061ae:	4a29      	ldr	r2, [pc, #164]	; (8006254 <HAL_TIM_Encoder_MspInit+0xec>)
 80061b0:	f043 0302 	orr.w	r3, r3, #2
 80061b4:	6313      	str	r3, [r2, #48]	; 0x30
 80061b6:	4b27      	ldr	r3, [pc, #156]	; (8006254 <HAL_TIM_Encoder_MspInit+0xec>)
 80061b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061ba:	f003 0302 	and.w	r3, r3, #2
 80061be:	617b      	str	r3, [r7, #20]
 80061c0:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80061c2:	2330      	movs	r3, #48	; 0x30
 80061c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80061c6:	2302      	movs	r3, #2
 80061c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80061ca:	2300      	movs	r3, #0
 80061cc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80061ce:	2300      	movs	r3, #0
 80061d0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80061d2:	2302      	movs	r3, #2
 80061d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80061d6:	f107 031c 	add.w	r3, r7, #28
 80061da:	4619      	mov	r1, r3
 80061dc:	481e      	ldr	r0, [pc, #120]	; (8006258 <HAL_TIM_Encoder_MspInit+0xf0>)
 80061de:	f001 fd83 	bl	8007ce8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80061e2:	e030      	b.n	8006246 <HAL_TIM_Encoder_MspInit+0xde>
  else if(htim_encoder->Instance==TIM4)
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	4a1c      	ldr	r2, [pc, #112]	; (800625c <HAL_TIM_Encoder_MspInit+0xf4>)
 80061ea:	4293      	cmp	r3, r2
 80061ec:	d12b      	bne.n	8006246 <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80061ee:	2300      	movs	r3, #0
 80061f0:	613b      	str	r3, [r7, #16]
 80061f2:	4b18      	ldr	r3, [pc, #96]	; (8006254 <HAL_TIM_Encoder_MspInit+0xec>)
 80061f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061f6:	4a17      	ldr	r2, [pc, #92]	; (8006254 <HAL_TIM_Encoder_MspInit+0xec>)
 80061f8:	f043 0304 	orr.w	r3, r3, #4
 80061fc:	6413      	str	r3, [r2, #64]	; 0x40
 80061fe:	4b15      	ldr	r3, [pc, #84]	; (8006254 <HAL_TIM_Encoder_MspInit+0xec>)
 8006200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006202:	f003 0304 	and.w	r3, r3, #4
 8006206:	613b      	str	r3, [r7, #16]
 8006208:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800620a:	2300      	movs	r3, #0
 800620c:	60fb      	str	r3, [r7, #12]
 800620e:	4b11      	ldr	r3, [pc, #68]	; (8006254 <HAL_TIM_Encoder_MspInit+0xec>)
 8006210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006212:	4a10      	ldr	r2, [pc, #64]	; (8006254 <HAL_TIM_Encoder_MspInit+0xec>)
 8006214:	f043 0302 	orr.w	r3, r3, #2
 8006218:	6313      	str	r3, [r2, #48]	; 0x30
 800621a:	4b0e      	ldr	r3, [pc, #56]	; (8006254 <HAL_TIM_Encoder_MspInit+0xec>)
 800621c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800621e:	f003 0302 	and.w	r3, r3, #2
 8006222:	60fb      	str	r3, [r7, #12]
 8006224:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8006226:	23c0      	movs	r3, #192	; 0xc0
 8006228:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800622a:	2302      	movs	r3, #2
 800622c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800622e:	2300      	movs	r3, #0
 8006230:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006232:	2300      	movs	r3, #0
 8006234:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8006236:	2302      	movs	r3, #2
 8006238:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800623a:	f107 031c 	add.w	r3, r7, #28
 800623e:	4619      	mov	r1, r3
 8006240:	4805      	ldr	r0, [pc, #20]	; (8006258 <HAL_TIM_Encoder_MspInit+0xf0>)
 8006242:	f001 fd51 	bl	8007ce8 <HAL_GPIO_Init>
}
 8006246:	bf00      	nop
 8006248:	3730      	adds	r7, #48	; 0x30
 800624a:	46bd      	mov	sp, r7
 800624c:	bd80      	pop	{r7, pc}
 800624e:	bf00      	nop
 8006250:	40000400 	.word	0x40000400
 8006254:	40023800 	.word	0x40023800
 8006258:	40020400 	.word	0x40020400
 800625c:	40000800 	.word	0x40000800

08006260 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8006260:	b580      	push	{r7, lr}
 8006262:	b084      	sub	sp, #16
 8006264:	af00      	add	r7, sp, #0
 8006266:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	4a1c      	ldr	r2, [pc, #112]	; (80062e0 <HAL_TIM_Base_MspInit+0x80>)
 800626e:	4293      	cmp	r3, r2
 8006270:	d116      	bne.n	80062a0 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8006272:	2300      	movs	r3, #0
 8006274:	60fb      	str	r3, [r7, #12]
 8006276:	4b1b      	ldr	r3, [pc, #108]	; (80062e4 <HAL_TIM_Base_MspInit+0x84>)
 8006278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800627a:	4a1a      	ldr	r2, [pc, #104]	; (80062e4 <HAL_TIM_Base_MspInit+0x84>)
 800627c:	f043 0310 	orr.w	r3, r3, #16
 8006280:	6413      	str	r3, [r2, #64]	; 0x40
 8006282:	4b18      	ldr	r3, [pc, #96]	; (80062e4 <HAL_TIM_Base_MspInit+0x84>)
 8006284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006286:	f003 0310 	and.w	r3, r3, #16
 800628a:	60fb      	str	r3, [r7, #12]
 800628c:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 800628e:	2200      	movs	r2, #0
 8006290:	2101      	movs	r1, #1
 8006292:	2036      	movs	r0, #54	; 0x36
 8006294:	f000 ff99 	bl	80071ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8006298:	2036      	movs	r0, #54	; 0x36
 800629a:	f000 ffb2 	bl	8007202 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 800629e:	e01a      	b.n	80062d6 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM7)
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	4a10      	ldr	r2, [pc, #64]	; (80062e8 <HAL_TIM_Base_MspInit+0x88>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d115      	bne.n	80062d6 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80062aa:	2300      	movs	r3, #0
 80062ac:	60bb      	str	r3, [r7, #8]
 80062ae:	4b0d      	ldr	r3, [pc, #52]	; (80062e4 <HAL_TIM_Base_MspInit+0x84>)
 80062b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062b2:	4a0c      	ldr	r2, [pc, #48]	; (80062e4 <HAL_TIM_Base_MspInit+0x84>)
 80062b4:	f043 0320 	orr.w	r3, r3, #32
 80062b8:	6413      	str	r3, [r2, #64]	; 0x40
 80062ba:	4b0a      	ldr	r3, [pc, #40]	; (80062e4 <HAL_TIM_Base_MspInit+0x84>)
 80062bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062be:	f003 0320 	and.w	r3, r3, #32
 80062c2:	60bb      	str	r3, [r7, #8]
 80062c4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80062c6:	2200      	movs	r2, #0
 80062c8:	2100      	movs	r1, #0
 80062ca:	2037      	movs	r0, #55	; 0x37
 80062cc:	f000 ff7d 	bl	80071ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80062d0:	2037      	movs	r0, #55	; 0x37
 80062d2:	f000 ff96 	bl	8007202 <HAL_NVIC_EnableIRQ>
}
 80062d6:	bf00      	nop
 80062d8:	3710      	adds	r7, #16
 80062da:	46bd      	mov	sp, r7
 80062dc:	bd80      	pop	{r7, pc}
 80062de:	bf00      	nop
 80062e0:	40001000 	.word	0x40001000
 80062e4:	40023800 	.word	0x40023800
 80062e8:	40001400 	.word	0x40001400

080062ec <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b08a      	sub	sp, #40	; 0x28
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80062f4:	f107 0314 	add.w	r3, r7, #20
 80062f8:	2200      	movs	r2, #0
 80062fa:	601a      	str	r2, [r3, #0]
 80062fc:	605a      	str	r2, [r3, #4]
 80062fe:	609a      	str	r2, [r3, #8]
 8006300:	60da      	str	r2, [r3, #12]
 8006302:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	4a25      	ldr	r2, [pc, #148]	; (80063a0 <HAL_TIM_MspPostInit+0xb4>)
 800630a:	4293      	cmp	r3, r2
 800630c:	d11f      	bne.n	800634e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800630e:	2300      	movs	r3, #0
 8006310:	613b      	str	r3, [r7, #16]
 8006312:	4b24      	ldr	r3, [pc, #144]	; (80063a4 <HAL_TIM_MspPostInit+0xb8>)
 8006314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006316:	4a23      	ldr	r2, [pc, #140]	; (80063a4 <HAL_TIM_MspPostInit+0xb8>)
 8006318:	f043 0301 	orr.w	r3, r3, #1
 800631c:	6313      	str	r3, [r2, #48]	; 0x30
 800631e:	4b21      	ldr	r3, [pc, #132]	; (80063a4 <HAL_TIM_MspPostInit+0xb8>)
 8006320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006322:	f003 0301 	and.w	r3, r3, #1
 8006326:	613b      	str	r3, [r7, #16]
 8006328:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800632a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800632e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006330:	2302      	movs	r3, #2
 8006332:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006334:	2300      	movs	r3, #0
 8006336:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006338:	2300      	movs	r3, #0
 800633a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800633c:	2301      	movs	r3, #1
 800633e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006340:	f107 0314 	add.w	r3, r7, #20
 8006344:	4619      	mov	r1, r3
 8006346:	4818      	ldr	r0, [pc, #96]	; (80063a8 <HAL_TIM_MspPostInit+0xbc>)
 8006348:	f001 fcce 	bl	8007ce8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800634c:	e023      	b.n	8006396 <HAL_TIM_MspPostInit+0xaa>
  else if(htim->Instance==TIM8)
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	4a16      	ldr	r2, [pc, #88]	; (80063ac <HAL_TIM_MspPostInit+0xc0>)
 8006354:	4293      	cmp	r3, r2
 8006356:	d11e      	bne.n	8006396 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006358:	2300      	movs	r3, #0
 800635a:	60fb      	str	r3, [r7, #12]
 800635c:	4b11      	ldr	r3, [pc, #68]	; (80063a4 <HAL_TIM_MspPostInit+0xb8>)
 800635e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006360:	4a10      	ldr	r2, [pc, #64]	; (80063a4 <HAL_TIM_MspPostInit+0xb8>)
 8006362:	f043 0304 	orr.w	r3, r3, #4
 8006366:	6313      	str	r3, [r2, #48]	; 0x30
 8006368:	4b0e      	ldr	r3, [pc, #56]	; (80063a4 <HAL_TIM_MspPostInit+0xb8>)
 800636a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800636c:	f003 0304 	and.w	r3, r3, #4
 8006370:	60fb      	str	r3, [r7, #12]
 8006372:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8;
 8006374:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8006378:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800637a:	2302      	movs	r3, #2
 800637c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800637e:	2300      	movs	r3, #0
 8006380:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006382:	2300      	movs	r3, #0
 8006384:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8006386:	2303      	movs	r3, #3
 8006388:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800638a:	f107 0314 	add.w	r3, r7, #20
 800638e:	4619      	mov	r1, r3
 8006390:	4807      	ldr	r0, [pc, #28]	; (80063b0 <HAL_TIM_MspPostInit+0xc4>)
 8006392:	f001 fca9 	bl	8007ce8 <HAL_GPIO_Init>
}
 8006396:	bf00      	nop
 8006398:	3728      	adds	r7, #40	; 0x28
 800639a:	46bd      	mov	sp, r7
 800639c:	bd80      	pop	{r7, pc}
 800639e:	bf00      	nop
 80063a0:	40010000 	.word	0x40010000
 80063a4:	40023800 	.word	0x40023800
 80063a8:	40020000 	.word	0x40020000
 80063ac:	40010400 	.word	0x40010400
 80063b0:	40020800 	.word	0x40020800

080063b4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b08a      	sub	sp, #40	; 0x28
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80063bc:	f107 0314 	add.w	r3, r7, #20
 80063c0:	2200      	movs	r2, #0
 80063c2:	601a      	str	r2, [r3, #0]
 80063c4:	605a      	str	r2, [r3, #4]
 80063c6:	609a      	str	r2, [r3, #8]
 80063c8:	60da      	str	r2, [r3, #12]
 80063ca:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	4a19      	ldr	r2, [pc, #100]	; (8006438 <HAL_UART_MspInit+0x84>)
 80063d2:	4293      	cmp	r3, r2
 80063d4:	d12c      	bne.n	8006430 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80063d6:	2300      	movs	r3, #0
 80063d8:	613b      	str	r3, [r7, #16]
 80063da:	4b18      	ldr	r3, [pc, #96]	; (800643c <HAL_UART_MspInit+0x88>)
 80063dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063de:	4a17      	ldr	r2, [pc, #92]	; (800643c <HAL_UART_MspInit+0x88>)
 80063e0:	f043 0310 	orr.w	r3, r3, #16
 80063e4:	6453      	str	r3, [r2, #68]	; 0x44
 80063e6:	4b15      	ldr	r3, [pc, #84]	; (800643c <HAL_UART_MspInit+0x88>)
 80063e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063ea:	f003 0310 	and.w	r3, r3, #16
 80063ee:	613b      	str	r3, [r7, #16]
 80063f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80063f2:	2300      	movs	r3, #0
 80063f4:	60fb      	str	r3, [r7, #12]
 80063f6:	4b11      	ldr	r3, [pc, #68]	; (800643c <HAL_UART_MspInit+0x88>)
 80063f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063fa:	4a10      	ldr	r2, [pc, #64]	; (800643c <HAL_UART_MspInit+0x88>)
 80063fc:	f043 0301 	orr.w	r3, r3, #1
 8006400:	6313      	str	r3, [r2, #48]	; 0x30
 8006402:	4b0e      	ldr	r3, [pc, #56]	; (800643c <HAL_UART_MspInit+0x88>)
 8006404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006406:	f003 0301 	and.w	r3, r3, #1
 800640a:	60fb      	str	r3, [r7, #12]
 800640c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800640e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8006412:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006414:	2302      	movs	r3, #2
 8006416:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006418:	2300      	movs	r3, #0
 800641a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800641c:	2303      	movs	r3, #3
 800641e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8006420:	2307      	movs	r3, #7
 8006422:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006424:	f107 0314 	add.w	r3, r7, #20
 8006428:	4619      	mov	r1, r3
 800642a:	4805      	ldr	r0, [pc, #20]	; (8006440 <HAL_UART_MspInit+0x8c>)
 800642c:	f001 fc5c 	bl	8007ce8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8006430:	bf00      	nop
 8006432:	3728      	adds	r7, #40	; 0x28
 8006434:	46bd      	mov	sp, r7
 8006436:	bd80      	pop	{r7, pc}
 8006438:	40011000 	.word	0x40011000
 800643c:	40023800 	.word	0x40023800
 8006440:	40020000 	.word	0x40020000

08006444 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006444:	b480      	push	{r7}
 8006446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8006448:	e7fe      	b.n	8006448 <NMI_Handler+0x4>

0800644a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800644a:	b480      	push	{r7}
 800644c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800644e:	e7fe      	b.n	800644e <HardFault_Handler+0x4>

08006450 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006450:	b480      	push	{r7}
 8006452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006454:	e7fe      	b.n	8006454 <MemManage_Handler+0x4>

08006456 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006456:	b480      	push	{r7}
 8006458:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800645a:	e7fe      	b.n	800645a <BusFault_Handler+0x4>

0800645c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800645c:	b480      	push	{r7}
 800645e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006460:	e7fe      	b.n	8006460 <UsageFault_Handler+0x4>

08006462 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006462:	b480      	push	{r7}
 8006464:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006466:	bf00      	nop
 8006468:	46bd      	mov	sp, r7
 800646a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800646e:	4770      	bx	lr

08006470 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006470:	b480      	push	{r7}
 8006472:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006474:	bf00      	nop
 8006476:	46bd      	mov	sp, r7
 8006478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647c:	4770      	bx	lr

0800647e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800647e:	b480      	push	{r7}
 8006480:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006482:	bf00      	nop
 8006484:	46bd      	mov	sp, r7
 8006486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800648a:	4770      	bx	lr

0800648c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800648c:	b580      	push	{r7, lr}
 800648e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006490:	f000 f98a 	bl	80067a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006494:	bf00      	nop
 8006496:	bd80      	pop	{r7, pc}

08006498 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8006498:	b580      	push	{r7, lr}
 800649a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800649c:	4802      	ldr	r0, [pc, #8]	; (80064a8 <TIM6_DAC_IRQHandler+0x10>)
 800649e:	f003 fa38 	bl	8009912 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80064a2:	bf00      	nop
 80064a4:	bd80      	pop	{r7, pc}
 80064a6:	bf00      	nop
 80064a8:	2001632c 	.word	0x2001632c

080064ac <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80064b0:	4802      	ldr	r0, [pc, #8]	; (80064bc <TIM7_IRQHandler+0x10>)
 80064b2:	f003 fa2e 	bl	8009912 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80064b6:	bf00      	nop
 80064b8:	bd80      	pop	{r7, pc}
 80064ba:	bf00      	nop
 80064bc:	20016414 	.word	0x20016414

080064c0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80064c4:	4802      	ldr	r0, [pc, #8]	; (80064d0 <DMA2_Stream0_IRQHandler+0x10>)
 80064c6:	f000 ffbd 	bl	8007444 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80064ca:	bf00      	nop
 80064cc:	bd80      	pop	{r7, pc}
 80064ce:	bf00      	nop
 80064d0:	200162cc 	.word	0x200162cc

080064d4 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80064d4:	b580      	push	{r7, lr}
 80064d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80064d8:	4802      	ldr	r0, [pc, #8]	; (80064e4 <DMA2_Stream2_IRQHandler+0x10>)
 80064da:	f000 ffb3 	bl	8007444 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80064de:	bf00      	nop
 80064e0:	bd80      	pop	{r7, pc}
 80064e2:	bf00      	nop
 80064e4:	200163b4 	.word	0x200163b4

080064e8 <getSwitchStatus>:
 */

#include "switch.h"

uint16_t getSwitchStatus(uint8_t position)
{
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b084      	sub	sp, #16
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	4603      	mov	r3, r0
 80064f0:	71fb      	strb	r3, [r7, #7]

	uint16_t ret = 0;
 80064f2:	2300      	movs	r3, #0
 80064f4:	81fb      	strh	r3, [r7, #14]

	if(position == 'R' && HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_12) == 0){                      //sw3
 80064f6:	79fb      	ldrb	r3, [r7, #7]
 80064f8:	2b52      	cmp	r3, #82	; 0x52
 80064fa:	d10a      	bne.n	8006512 <getSwitchStatus+0x2a>
 80064fc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006500:	480d      	ldr	r0, [pc, #52]	; (8006538 <getSwitchStatus+0x50>)
 8006502:	f001 fd8b 	bl	800801c <HAL_GPIO_ReadPin>
 8006506:	4603      	mov	r3, r0
 8006508:	2b00      	cmp	r3, #0
 800650a:	d102      	bne.n	8006512 <getSwitchStatus+0x2a>
		ret = 1;
 800650c:	2301      	movs	r3, #1
 800650e:	81fb      	strh	r3, [r7, #14]
 8006510:	e00c      	b.n	800652c <getSwitchStatus+0x44>
	}
	else if (position == 'L' && HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_8) == 0){                 //sw2
 8006512:	79fb      	ldrb	r3, [r7, #7]
 8006514:	2b4c      	cmp	r3, #76	; 0x4c
 8006516:	d109      	bne.n	800652c <getSwitchStatus+0x44>
 8006518:	f44f 7180 	mov.w	r1, #256	; 0x100
 800651c:	4806      	ldr	r0, [pc, #24]	; (8006538 <getSwitchStatus+0x50>)
 800651e:	f001 fd7d 	bl	800801c <HAL_GPIO_ReadPin>
 8006522:	4603      	mov	r3, r0
 8006524:	2b00      	cmp	r3, #0
 8006526:	d101      	bne.n	800652c <getSwitchStatus+0x44>
		ret = 1;
 8006528:	2301      	movs	r3, #1
 800652a:	81fb      	strh	r3, [r7, #14]
	}

	return ret;
 800652c:	89fb      	ldrh	r3, [r7, #14]

}
 800652e:	4618      	mov	r0, r3
 8006530:	3710      	adds	r7, #16
 8006532:	46bd      	mov	sp, r7
 8006534:	bd80      	pop	{r7, pc}
 8006536:	bf00      	nop
 8006538:	40020000 	.word	0x40020000

0800653c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800653c:	b580      	push	{r7, lr}
 800653e:	b086      	sub	sp, #24
 8006540:	af00      	add	r7, sp, #0
 8006542:	60f8      	str	r0, [r7, #12]
 8006544:	60b9      	str	r1, [r7, #8]
 8006546:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006548:	2300      	movs	r3, #0
 800654a:	617b      	str	r3, [r7, #20]
 800654c:	e00a      	b.n	8006564 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800654e:	f3af 8000 	nop.w
 8006552:	4601      	mov	r1, r0
 8006554:	68bb      	ldr	r3, [r7, #8]
 8006556:	1c5a      	adds	r2, r3, #1
 8006558:	60ba      	str	r2, [r7, #8]
 800655a:	b2ca      	uxtb	r2, r1
 800655c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800655e:	697b      	ldr	r3, [r7, #20]
 8006560:	3301      	adds	r3, #1
 8006562:	617b      	str	r3, [r7, #20]
 8006564:	697a      	ldr	r2, [r7, #20]
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	429a      	cmp	r2, r3
 800656a:	dbf0      	blt.n	800654e <_read+0x12>
	}

return len;
 800656c:	687b      	ldr	r3, [r7, #4]
}
 800656e:	4618      	mov	r0, r3
 8006570:	3718      	adds	r7, #24
 8006572:	46bd      	mov	sp, r7
 8006574:	bd80      	pop	{r7, pc}

08006576 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8006576:	b580      	push	{r7, lr}
 8006578:	b086      	sub	sp, #24
 800657a:	af00      	add	r7, sp, #0
 800657c:	60f8      	str	r0, [r7, #12]
 800657e:	60b9      	str	r1, [r7, #8]
 8006580:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006582:	2300      	movs	r3, #0
 8006584:	617b      	str	r3, [r7, #20]
 8006586:	e009      	b.n	800659c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8006588:	68bb      	ldr	r3, [r7, #8]
 800658a:	1c5a      	adds	r2, r3, #1
 800658c:	60ba      	str	r2, [r7, #8]
 800658e:	781b      	ldrb	r3, [r3, #0]
 8006590:	4618      	mov	r0, r3
 8006592:	f7fd fc5b 	bl	8003e4c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006596:	697b      	ldr	r3, [r7, #20]
 8006598:	3301      	adds	r3, #1
 800659a:	617b      	str	r3, [r7, #20]
 800659c:	697a      	ldr	r2, [r7, #20]
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	429a      	cmp	r2, r3
 80065a2:	dbf1      	blt.n	8006588 <_write+0x12>
	}
	return len;
 80065a4:	687b      	ldr	r3, [r7, #4]
}
 80065a6:	4618      	mov	r0, r3
 80065a8:	3718      	adds	r7, #24
 80065aa:	46bd      	mov	sp, r7
 80065ac:	bd80      	pop	{r7, pc}

080065ae <_close>:

int _close(int file)
{
 80065ae:	b480      	push	{r7}
 80065b0:	b083      	sub	sp, #12
 80065b2:	af00      	add	r7, sp, #0
 80065b4:	6078      	str	r0, [r7, #4]
	return -1;
 80065b6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80065ba:	4618      	mov	r0, r3
 80065bc:	370c      	adds	r7, #12
 80065be:	46bd      	mov	sp, r7
 80065c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c4:	4770      	bx	lr

080065c6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80065c6:	b480      	push	{r7}
 80065c8:	b083      	sub	sp, #12
 80065ca:	af00      	add	r7, sp, #0
 80065cc:	6078      	str	r0, [r7, #4]
 80065ce:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80065d0:	683b      	ldr	r3, [r7, #0]
 80065d2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80065d6:	605a      	str	r2, [r3, #4]
	return 0;
 80065d8:	2300      	movs	r3, #0
}
 80065da:	4618      	mov	r0, r3
 80065dc:	370c      	adds	r7, #12
 80065de:	46bd      	mov	sp, r7
 80065e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e4:	4770      	bx	lr

080065e6 <_isatty>:

int _isatty(int file)
{
 80065e6:	b480      	push	{r7}
 80065e8:	b083      	sub	sp, #12
 80065ea:	af00      	add	r7, sp, #0
 80065ec:	6078      	str	r0, [r7, #4]
	return 1;
 80065ee:	2301      	movs	r3, #1
}
 80065f0:	4618      	mov	r0, r3
 80065f2:	370c      	adds	r7, #12
 80065f4:	46bd      	mov	sp, r7
 80065f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fa:	4770      	bx	lr

080065fc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80065fc:	b480      	push	{r7}
 80065fe:	b085      	sub	sp, #20
 8006600:	af00      	add	r7, sp, #0
 8006602:	60f8      	str	r0, [r7, #12]
 8006604:	60b9      	str	r1, [r7, #8]
 8006606:	607a      	str	r2, [r7, #4]
	return 0;
 8006608:	2300      	movs	r3, #0
}
 800660a:	4618      	mov	r0, r3
 800660c:	3714      	adds	r7, #20
 800660e:	46bd      	mov	sp, r7
 8006610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006614:	4770      	bx	lr
	...

08006618 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006618:	b580      	push	{r7, lr}
 800661a:	b086      	sub	sp, #24
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006620:	4a14      	ldr	r2, [pc, #80]	; (8006674 <_sbrk+0x5c>)
 8006622:	4b15      	ldr	r3, [pc, #84]	; (8006678 <_sbrk+0x60>)
 8006624:	1ad3      	subs	r3, r2, r3
 8006626:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8006628:	697b      	ldr	r3, [r7, #20]
 800662a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800662c:	4b13      	ldr	r3, [pc, #76]	; (800667c <_sbrk+0x64>)
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	2b00      	cmp	r3, #0
 8006632:	d102      	bne.n	800663a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8006634:	4b11      	ldr	r3, [pc, #68]	; (800667c <_sbrk+0x64>)
 8006636:	4a12      	ldr	r2, [pc, #72]	; (8006680 <_sbrk+0x68>)
 8006638:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800663a:	4b10      	ldr	r3, [pc, #64]	; (800667c <_sbrk+0x64>)
 800663c:	681a      	ldr	r2, [r3, #0]
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	4413      	add	r3, r2
 8006642:	693a      	ldr	r2, [r7, #16]
 8006644:	429a      	cmp	r2, r3
 8006646:	d207      	bcs.n	8006658 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006648:	f005 fe3c 	bl	800c2c4 <__errno>
 800664c:	4602      	mov	r2, r0
 800664e:	230c      	movs	r3, #12
 8006650:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8006652:	f04f 33ff 	mov.w	r3, #4294967295
 8006656:	e009      	b.n	800666c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006658:	4b08      	ldr	r3, [pc, #32]	; (800667c <_sbrk+0x64>)
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800665e:	4b07      	ldr	r3, [pc, #28]	; (800667c <_sbrk+0x64>)
 8006660:	681a      	ldr	r2, [r3, #0]
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	4413      	add	r3, r2
 8006666:	4a05      	ldr	r2, [pc, #20]	; (800667c <_sbrk+0x64>)
 8006668:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800666a:	68fb      	ldr	r3, [r7, #12]
}
 800666c:	4618      	mov	r0, r3
 800666e:	3718      	adds	r7, #24
 8006670:	46bd      	mov	sp, r7
 8006672:	bd80      	pop	{r7, pc}
 8006674:	20020000 	.word	0x20020000
 8006678:	00000400 	.word	0x00000400
 800667c:	20015f3c 	.word	0x20015f3c
 8006680:	20016490 	.word	0x20016490

08006684 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006684:	b480      	push	{r7}
 8006686:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006688:	4b08      	ldr	r3, [pc, #32]	; (80066ac <SystemInit+0x28>)
 800668a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800668e:	4a07      	ldr	r2, [pc, #28]	; (80066ac <SystemInit+0x28>)
 8006690:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006694:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006698:	4b04      	ldr	r3, [pc, #16]	; (80066ac <SystemInit+0x28>)
 800669a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800669e:	609a      	str	r2, [r3, #8]
#endif
}
 80066a0:	bf00      	nop
 80066a2:	46bd      	mov	sp, r7
 80066a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a8:	4770      	bx	lr
 80066aa:	bf00      	nop
 80066ac:	e000ed00 	.word	0xe000ed00

080066b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80066b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80066e8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80066b4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80066b6:	e003      	b.n	80066c0 <LoopCopyDataInit>

080066b8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80066b8:	4b0c      	ldr	r3, [pc, #48]	; (80066ec <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80066ba:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80066bc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80066be:	3104      	adds	r1, #4

080066c0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80066c0:	480b      	ldr	r0, [pc, #44]	; (80066f0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80066c2:	4b0c      	ldr	r3, [pc, #48]	; (80066f4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80066c4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80066c6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80066c8:	d3f6      	bcc.n	80066b8 <CopyDataInit>
  ldr  r2, =_sbss
 80066ca:	4a0b      	ldr	r2, [pc, #44]	; (80066f8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80066cc:	e002      	b.n	80066d4 <LoopFillZerobss>

080066ce <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80066ce:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80066d0:	f842 3b04 	str.w	r3, [r2], #4

080066d4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80066d4:	4b09      	ldr	r3, [pc, #36]	; (80066fc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80066d6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80066d8:	d3f9      	bcc.n	80066ce <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80066da:	f7ff ffd3 	bl	8006684 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80066de:	f005 fdf7 	bl	800c2d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80066e2:	f7fd fc2d 	bl	8003f40 <main>
  bx  lr    
 80066e6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80066e8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80066ec:	08010d80 	.word	0x08010d80
  ldr  r0, =_sdata
 80066f0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80066f4:	20000210 	.word	0x20000210
  ldr  r2, =_sbss
 80066f8:	20000210 	.word	0x20000210
  ldr  r3, = _ebss
 80066fc:	2001648c 	.word	0x2001648c

08006700 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006700:	e7fe      	b.n	8006700 <ADC_IRQHandler>
	...

08006704 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006704:	b580      	push	{r7, lr}
 8006706:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006708:	4b0e      	ldr	r3, [pc, #56]	; (8006744 <HAL_Init+0x40>)
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	4a0d      	ldr	r2, [pc, #52]	; (8006744 <HAL_Init+0x40>)
 800670e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006712:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8006714:	4b0b      	ldr	r3, [pc, #44]	; (8006744 <HAL_Init+0x40>)
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	4a0a      	ldr	r2, [pc, #40]	; (8006744 <HAL_Init+0x40>)
 800671a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800671e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006720:	4b08      	ldr	r3, [pc, #32]	; (8006744 <HAL_Init+0x40>)
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	4a07      	ldr	r2, [pc, #28]	; (8006744 <HAL_Init+0x40>)
 8006726:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800672a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800672c:	2003      	movs	r0, #3
 800672e:	f000 fd41 	bl	80071b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006732:	2000      	movs	r0, #0
 8006734:	f000 f808 	bl	8006748 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006738:	f7ff fb10 	bl	8005d5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800673c:	2300      	movs	r3, #0
}
 800673e:	4618      	mov	r0, r3
 8006740:	bd80      	pop	{r7, pc}
 8006742:	bf00      	nop
 8006744:	40023c00 	.word	0x40023c00

08006748 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006748:	b580      	push	{r7, lr}
 800674a:	b082      	sub	sp, #8
 800674c:	af00      	add	r7, sp, #0
 800674e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006750:	4b12      	ldr	r3, [pc, #72]	; (800679c <HAL_InitTick+0x54>)
 8006752:	681a      	ldr	r2, [r3, #0]
 8006754:	4b12      	ldr	r3, [pc, #72]	; (80067a0 <HAL_InitTick+0x58>)
 8006756:	781b      	ldrb	r3, [r3, #0]
 8006758:	4619      	mov	r1, r3
 800675a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800675e:	fbb3 f3f1 	udiv	r3, r3, r1
 8006762:	fbb2 f3f3 	udiv	r3, r2, r3
 8006766:	4618      	mov	r0, r3
 8006768:	f000 fd59 	bl	800721e <HAL_SYSTICK_Config>
 800676c:	4603      	mov	r3, r0
 800676e:	2b00      	cmp	r3, #0
 8006770:	d001      	beq.n	8006776 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8006772:	2301      	movs	r3, #1
 8006774:	e00e      	b.n	8006794 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2b0f      	cmp	r3, #15
 800677a:	d80a      	bhi.n	8006792 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800677c:	2200      	movs	r2, #0
 800677e:	6879      	ldr	r1, [r7, #4]
 8006780:	f04f 30ff 	mov.w	r0, #4294967295
 8006784:	f000 fd21 	bl	80071ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006788:	4a06      	ldr	r2, [pc, #24]	; (80067a4 <HAL_InitTick+0x5c>)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800678e:	2300      	movs	r3, #0
 8006790:	e000      	b.n	8006794 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006792:	2301      	movs	r3, #1
}
 8006794:	4618      	mov	r0, r3
 8006796:	3708      	adds	r7, #8
 8006798:	46bd      	mov	sp, r7
 800679a:	bd80      	pop	{r7, pc}
 800679c:	20000034 	.word	0x20000034
 80067a0:	2000003c 	.word	0x2000003c
 80067a4:	20000038 	.word	0x20000038

080067a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80067a8:	b480      	push	{r7}
 80067aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80067ac:	4b06      	ldr	r3, [pc, #24]	; (80067c8 <HAL_IncTick+0x20>)
 80067ae:	781b      	ldrb	r3, [r3, #0]
 80067b0:	461a      	mov	r2, r3
 80067b2:	4b06      	ldr	r3, [pc, #24]	; (80067cc <HAL_IncTick+0x24>)
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	4413      	add	r3, r2
 80067b8:	4a04      	ldr	r2, [pc, #16]	; (80067cc <HAL_IncTick+0x24>)
 80067ba:	6013      	str	r3, [r2, #0]
}
 80067bc:	bf00      	nop
 80067be:	46bd      	mov	sp, r7
 80067c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c4:	4770      	bx	lr
 80067c6:	bf00      	nop
 80067c8:	2000003c 	.word	0x2000003c
 80067cc:	20016464 	.word	0x20016464

080067d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80067d0:	b480      	push	{r7}
 80067d2:	af00      	add	r7, sp, #0
  return uwTick;
 80067d4:	4b03      	ldr	r3, [pc, #12]	; (80067e4 <HAL_GetTick+0x14>)
 80067d6:	681b      	ldr	r3, [r3, #0]
}
 80067d8:	4618      	mov	r0, r3
 80067da:	46bd      	mov	sp, r7
 80067dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e0:	4770      	bx	lr
 80067e2:	bf00      	nop
 80067e4:	20016464 	.word	0x20016464

080067e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80067e8:	b580      	push	{r7, lr}
 80067ea:	b084      	sub	sp, #16
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80067f0:	f7ff ffee 	bl	80067d0 <HAL_GetTick>
 80067f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006800:	d005      	beq.n	800680e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006802:	4b09      	ldr	r3, [pc, #36]	; (8006828 <HAL_Delay+0x40>)
 8006804:	781b      	ldrb	r3, [r3, #0]
 8006806:	461a      	mov	r2, r3
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	4413      	add	r3, r2
 800680c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800680e:	bf00      	nop
 8006810:	f7ff ffde 	bl	80067d0 <HAL_GetTick>
 8006814:	4602      	mov	r2, r0
 8006816:	68bb      	ldr	r3, [r7, #8]
 8006818:	1ad3      	subs	r3, r2, r3
 800681a:	68fa      	ldr	r2, [r7, #12]
 800681c:	429a      	cmp	r2, r3
 800681e:	d8f7      	bhi.n	8006810 <HAL_Delay+0x28>
  {
  }
}
 8006820:	bf00      	nop
 8006822:	3710      	adds	r7, #16
 8006824:	46bd      	mov	sp, r7
 8006826:	bd80      	pop	{r7, pc}
 8006828:	2000003c 	.word	0x2000003c

0800682c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800682c:	b580      	push	{r7, lr}
 800682e:	b084      	sub	sp, #16
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006834:	2300      	movs	r3, #0
 8006836:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2b00      	cmp	r3, #0
 800683c:	d101      	bne.n	8006842 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800683e:	2301      	movs	r3, #1
 8006840:	e033      	b.n	80068aa <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006846:	2b00      	cmp	r3, #0
 8006848:	d109      	bne.n	800685e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800684a:	6878      	ldr	r0, [r7, #4]
 800684c:	f7ff faae 	bl	8005dac <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2200      	movs	r2, #0
 8006854:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	2200      	movs	r2, #0
 800685a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006862:	f003 0310 	and.w	r3, r3, #16
 8006866:	2b00      	cmp	r3, #0
 8006868:	d118      	bne.n	800689c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800686e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8006872:	f023 0302 	bic.w	r3, r3, #2
 8006876:	f043 0202 	orr.w	r2, r3, #2
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800687e:	6878      	ldr	r0, [r7, #4]
 8006880:	f000 fa4a 	bl	8006d18 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2200      	movs	r2, #0
 8006888:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800688e:	f023 0303 	bic.w	r3, r3, #3
 8006892:	f043 0201 	orr.w	r2, r3, #1
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	641a      	str	r2, [r3, #64]	; 0x40
 800689a:	e001      	b.n	80068a0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800689c:	2301      	movs	r3, #1
 800689e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2200      	movs	r2, #0
 80068a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80068a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80068aa:	4618      	mov	r0, r3
 80068ac:	3710      	adds	r7, #16
 80068ae:	46bd      	mov	sp, r7
 80068b0:	bd80      	pop	{r7, pc}
	...

080068b4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80068b4:	b580      	push	{r7, lr}
 80068b6:	b086      	sub	sp, #24
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	60f8      	str	r0, [r7, #12]
 80068bc:	60b9      	str	r1, [r7, #8]
 80068be:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80068c0:	2300      	movs	r3, #0
 80068c2:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80068ca:	2b01      	cmp	r3, #1
 80068cc:	d101      	bne.n	80068d2 <HAL_ADC_Start_DMA+0x1e>
 80068ce:	2302      	movs	r3, #2
 80068d0:	e0cc      	b.n	8006a6c <HAL_ADC_Start_DMA+0x1b8>
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	2201      	movs	r2, #1
 80068d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	689b      	ldr	r3, [r3, #8]
 80068e0:	f003 0301 	and.w	r3, r3, #1
 80068e4:	2b01      	cmp	r3, #1
 80068e6:	d018      	beq.n	800691a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	689a      	ldr	r2, [r3, #8]
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f042 0201 	orr.w	r2, r2, #1
 80068f6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80068f8:	4b5e      	ldr	r3, [pc, #376]	; (8006a74 <HAL_ADC_Start_DMA+0x1c0>)
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	4a5e      	ldr	r2, [pc, #376]	; (8006a78 <HAL_ADC_Start_DMA+0x1c4>)
 80068fe:	fba2 2303 	umull	r2, r3, r2, r3
 8006902:	0c9a      	lsrs	r2, r3, #18
 8006904:	4613      	mov	r3, r2
 8006906:	005b      	lsls	r3, r3, #1
 8006908:	4413      	add	r3, r2
 800690a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800690c:	e002      	b.n	8006914 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800690e:	693b      	ldr	r3, [r7, #16]
 8006910:	3b01      	subs	r3, #1
 8006912:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8006914:	693b      	ldr	r3, [r7, #16]
 8006916:	2b00      	cmp	r3, #0
 8006918:	d1f9      	bne.n	800690e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	689b      	ldr	r3, [r3, #8]
 8006920:	f003 0301 	and.w	r3, r3, #1
 8006924:	2b01      	cmp	r3, #1
 8006926:	f040 80a0 	bne.w	8006a6a <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800692e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8006932:	f023 0301 	bic.w	r3, r3, #1
 8006936:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	685b      	ldr	r3, [r3, #4]
 8006944:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006948:	2b00      	cmp	r3, #0
 800694a:	d007      	beq.n	800695c <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006950:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8006954:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006960:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006964:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006968:	d106      	bne.n	8006978 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800696e:	f023 0206 	bic.w	r2, r3, #6
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	645a      	str	r2, [r3, #68]	; 0x44
 8006976:	e002      	b.n	800697e <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	2200      	movs	r2, #0
 800697c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	2200      	movs	r2, #0
 8006982:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006986:	4b3d      	ldr	r3, [pc, #244]	; (8006a7c <HAL_ADC_Start_DMA+0x1c8>)
 8006988:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800698e:	4a3c      	ldr	r2, [pc, #240]	; (8006a80 <HAL_ADC_Start_DMA+0x1cc>)
 8006990:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006996:	4a3b      	ldr	r2, [pc, #236]	; (8006a84 <HAL_ADC_Start_DMA+0x1d0>)
 8006998:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800699e:	4a3a      	ldr	r2, [pc, #232]	; (8006a88 <HAL_ADC_Start_DMA+0x1d4>)
 80069a0:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80069aa:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	685a      	ldr	r2, [r3, #4]
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80069ba:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	689a      	ldr	r2, [r3, #8]
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80069ca:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	334c      	adds	r3, #76	; 0x4c
 80069d6:	4619      	mov	r1, r3
 80069d8:	68ba      	ldr	r2, [r7, #8]
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	f000 fcda 	bl	8007394 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80069e0:	697b      	ldr	r3, [r7, #20]
 80069e2:	685b      	ldr	r3, [r3, #4]
 80069e4:	f003 031f 	and.w	r3, r3, #31
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d12a      	bne.n	8006a42 <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	4a26      	ldr	r2, [pc, #152]	; (8006a8c <HAL_ADC_Start_DMA+0x1d8>)
 80069f2:	4293      	cmp	r3, r2
 80069f4:	d015      	beq.n	8006a22 <HAL_ADC_Start_DMA+0x16e>
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	4a25      	ldr	r2, [pc, #148]	; (8006a90 <HAL_ADC_Start_DMA+0x1dc>)
 80069fc:	4293      	cmp	r3, r2
 80069fe:	d105      	bne.n	8006a0c <HAL_ADC_Start_DMA+0x158>
 8006a00:	4b1e      	ldr	r3, [pc, #120]	; (8006a7c <HAL_ADC_Start_DMA+0x1c8>)
 8006a02:	685b      	ldr	r3, [r3, #4]
 8006a04:	f003 031f 	and.w	r3, r3, #31
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d00a      	beq.n	8006a22 <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	4a20      	ldr	r2, [pc, #128]	; (8006a94 <HAL_ADC_Start_DMA+0x1e0>)
 8006a12:	4293      	cmp	r3, r2
 8006a14:	d129      	bne.n	8006a6a <HAL_ADC_Start_DMA+0x1b6>
 8006a16:	4b19      	ldr	r3, [pc, #100]	; (8006a7c <HAL_ADC_Start_DMA+0x1c8>)
 8006a18:	685b      	ldr	r3, [r3, #4]
 8006a1a:	f003 031f 	and.w	r3, r3, #31
 8006a1e:	2b0f      	cmp	r3, #15
 8006a20:	d823      	bhi.n	8006a6a <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	689b      	ldr	r3, [r3, #8]
 8006a28:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d11c      	bne.n	8006a6a <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	689a      	ldr	r2, [r3, #8]
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8006a3e:	609a      	str	r2, [r3, #8]
 8006a40:	e013      	b.n	8006a6a <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	4a11      	ldr	r2, [pc, #68]	; (8006a8c <HAL_ADC_Start_DMA+0x1d8>)
 8006a48:	4293      	cmp	r3, r2
 8006a4a:	d10e      	bne.n	8006a6a <HAL_ADC_Start_DMA+0x1b6>
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	689b      	ldr	r3, [r3, #8]
 8006a52:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d107      	bne.n	8006a6a <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	689a      	ldr	r2, [r3, #8]
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8006a68:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8006a6a:	2300      	movs	r3, #0
}
 8006a6c:	4618      	mov	r0, r3
 8006a6e:	3718      	adds	r7, #24
 8006a70:	46bd      	mov	sp, r7
 8006a72:	bd80      	pop	{r7, pc}
 8006a74:	20000034 	.word	0x20000034
 8006a78:	431bde83 	.word	0x431bde83
 8006a7c:	40012300 	.word	0x40012300
 8006a80:	08006f11 	.word	0x08006f11
 8006a84:	08006fcb 	.word	0x08006fcb
 8006a88:	08006fe7 	.word	0x08006fe7
 8006a8c:	40012000 	.word	0x40012000
 8006a90:	40012100 	.word	0x40012100
 8006a94:	40012200 	.word	0x40012200

08006a98 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8006a98:	b480      	push	{r7}
 8006a9a:	b083      	sub	sp, #12
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8006aa0:	bf00      	nop
 8006aa2:	370c      	adds	r7, #12
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aaa:	4770      	bx	lr

08006aac <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8006aac:	b480      	push	{r7}
 8006aae:	b083      	sub	sp, #12
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8006ab4:	bf00      	nop
 8006ab6:	370c      	adds	r7, #12
 8006ab8:	46bd      	mov	sp, r7
 8006aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006abe:	4770      	bx	lr

08006ac0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8006ac0:	b480      	push	{r7}
 8006ac2:	b083      	sub	sp, #12
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8006ac8:	bf00      	nop
 8006aca:	370c      	adds	r7, #12
 8006acc:	46bd      	mov	sp, r7
 8006ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad2:	4770      	bx	lr

08006ad4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8006ad4:	b480      	push	{r7}
 8006ad6:	b085      	sub	sp, #20
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]
 8006adc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8006ade:	2300      	movs	r3, #0
 8006ae0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ae8:	2b01      	cmp	r3, #1
 8006aea:	d101      	bne.n	8006af0 <HAL_ADC_ConfigChannel+0x1c>
 8006aec:	2302      	movs	r3, #2
 8006aee:	e105      	b.n	8006cfc <HAL_ADC_ConfigChannel+0x228>
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2201      	movs	r2, #1
 8006af4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	2b09      	cmp	r3, #9
 8006afe:	d925      	bls.n	8006b4c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	68d9      	ldr	r1, [r3, #12]
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	b29b      	uxth	r3, r3
 8006b0c:	461a      	mov	r2, r3
 8006b0e:	4613      	mov	r3, r2
 8006b10:	005b      	lsls	r3, r3, #1
 8006b12:	4413      	add	r3, r2
 8006b14:	3b1e      	subs	r3, #30
 8006b16:	2207      	movs	r2, #7
 8006b18:	fa02 f303 	lsl.w	r3, r2, r3
 8006b1c:	43da      	mvns	r2, r3
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	400a      	ands	r2, r1
 8006b24:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	68d9      	ldr	r1, [r3, #12]
 8006b2c:	683b      	ldr	r3, [r7, #0]
 8006b2e:	689a      	ldr	r2, [r3, #8]
 8006b30:	683b      	ldr	r3, [r7, #0]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	b29b      	uxth	r3, r3
 8006b36:	4618      	mov	r0, r3
 8006b38:	4603      	mov	r3, r0
 8006b3a:	005b      	lsls	r3, r3, #1
 8006b3c:	4403      	add	r3, r0
 8006b3e:	3b1e      	subs	r3, #30
 8006b40:	409a      	lsls	r2, r3
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	430a      	orrs	r2, r1
 8006b48:	60da      	str	r2, [r3, #12]
 8006b4a:	e022      	b.n	8006b92 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	6919      	ldr	r1, [r3, #16]
 8006b52:	683b      	ldr	r3, [r7, #0]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	b29b      	uxth	r3, r3
 8006b58:	461a      	mov	r2, r3
 8006b5a:	4613      	mov	r3, r2
 8006b5c:	005b      	lsls	r3, r3, #1
 8006b5e:	4413      	add	r3, r2
 8006b60:	2207      	movs	r2, #7
 8006b62:	fa02 f303 	lsl.w	r3, r2, r3
 8006b66:	43da      	mvns	r2, r3
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	400a      	ands	r2, r1
 8006b6e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	6919      	ldr	r1, [r3, #16]
 8006b76:	683b      	ldr	r3, [r7, #0]
 8006b78:	689a      	ldr	r2, [r3, #8]
 8006b7a:	683b      	ldr	r3, [r7, #0]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	b29b      	uxth	r3, r3
 8006b80:	4618      	mov	r0, r3
 8006b82:	4603      	mov	r3, r0
 8006b84:	005b      	lsls	r3, r3, #1
 8006b86:	4403      	add	r3, r0
 8006b88:	409a      	lsls	r2, r3
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	430a      	orrs	r2, r1
 8006b90:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8006b92:	683b      	ldr	r3, [r7, #0]
 8006b94:	685b      	ldr	r3, [r3, #4]
 8006b96:	2b06      	cmp	r3, #6
 8006b98:	d824      	bhi.n	8006be4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	685a      	ldr	r2, [r3, #4]
 8006ba4:	4613      	mov	r3, r2
 8006ba6:	009b      	lsls	r3, r3, #2
 8006ba8:	4413      	add	r3, r2
 8006baa:	3b05      	subs	r3, #5
 8006bac:	221f      	movs	r2, #31
 8006bae:	fa02 f303 	lsl.w	r3, r2, r3
 8006bb2:	43da      	mvns	r2, r3
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	400a      	ands	r2, r1
 8006bba:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8006bc2:	683b      	ldr	r3, [r7, #0]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	b29b      	uxth	r3, r3
 8006bc8:	4618      	mov	r0, r3
 8006bca:	683b      	ldr	r3, [r7, #0]
 8006bcc:	685a      	ldr	r2, [r3, #4]
 8006bce:	4613      	mov	r3, r2
 8006bd0:	009b      	lsls	r3, r3, #2
 8006bd2:	4413      	add	r3, r2
 8006bd4:	3b05      	subs	r3, #5
 8006bd6:	fa00 f203 	lsl.w	r2, r0, r3
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	430a      	orrs	r2, r1
 8006be0:	635a      	str	r2, [r3, #52]	; 0x34
 8006be2:	e04c      	b.n	8006c7e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8006be4:	683b      	ldr	r3, [r7, #0]
 8006be6:	685b      	ldr	r3, [r3, #4]
 8006be8:	2b0c      	cmp	r3, #12
 8006bea:	d824      	bhi.n	8006c36 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006bf2:	683b      	ldr	r3, [r7, #0]
 8006bf4:	685a      	ldr	r2, [r3, #4]
 8006bf6:	4613      	mov	r3, r2
 8006bf8:	009b      	lsls	r3, r3, #2
 8006bfa:	4413      	add	r3, r2
 8006bfc:	3b23      	subs	r3, #35	; 0x23
 8006bfe:	221f      	movs	r2, #31
 8006c00:	fa02 f303 	lsl.w	r3, r2, r3
 8006c04:	43da      	mvns	r2, r3
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	400a      	ands	r2, r1
 8006c0c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006c14:	683b      	ldr	r3, [r7, #0]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	b29b      	uxth	r3, r3
 8006c1a:	4618      	mov	r0, r3
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	685a      	ldr	r2, [r3, #4]
 8006c20:	4613      	mov	r3, r2
 8006c22:	009b      	lsls	r3, r3, #2
 8006c24:	4413      	add	r3, r2
 8006c26:	3b23      	subs	r3, #35	; 0x23
 8006c28:	fa00 f203 	lsl.w	r2, r0, r3
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	430a      	orrs	r2, r1
 8006c32:	631a      	str	r2, [r3, #48]	; 0x30
 8006c34:	e023      	b.n	8006c7e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006c3c:	683b      	ldr	r3, [r7, #0]
 8006c3e:	685a      	ldr	r2, [r3, #4]
 8006c40:	4613      	mov	r3, r2
 8006c42:	009b      	lsls	r3, r3, #2
 8006c44:	4413      	add	r3, r2
 8006c46:	3b41      	subs	r3, #65	; 0x41
 8006c48:	221f      	movs	r2, #31
 8006c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8006c4e:	43da      	mvns	r2, r3
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	400a      	ands	r2, r1
 8006c56:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006c5e:	683b      	ldr	r3, [r7, #0]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	b29b      	uxth	r3, r3
 8006c64:	4618      	mov	r0, r3
 8006c66:	683b      	ldr	r3, [r7, #0]
 8006c68:	685a      	ldr	r2, [r3, #4]
 8006c6a:	4613      	mov	r3, r2
 8006c6c:	009b      	lsls	r3, r3, #2
 8006c6e:	4413      	add	r3, r2
 8006c70:	3b41      	subs	r3, #65	; 0x41
 8006c72:	fa00 f203 	lsl.w	r2, r0, r3
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	430a      	orrs	r2, r1
 8006c7c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006c7e:	4b22      	ldr	r3, [pc, #136]	; (8006d08 <HAL_ADC_ConfigChannel+0x234>)
 8006c80:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	4a21      	ldr	r2, [pc, #132]	; (8006d0c <HAL_ADC_ConfigChannel+0x238>)
 8006c88:	4293      	cmp	r3, r2
 8006c8a:	d109      	bne.n	8006ca0 <HAL_ADC_ConfigChannel+0x1cc>
 8006c8c:	683b      	ldr	r3, [r7, #0]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	2b12      	cmp	r3, #18
 8006c92:	d105      	bne.n	8006ca0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	685b      	ldr	r3, [r3, #4]
 8006c98:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	4a19      	ldr	r2, [pc, #100]	; (8006d0c <HAL_ADC_ConfigChannel+0x238>)
 8006ca6:	4293      	cmp	r3, r2
 8006ca8:	d123      	bne.n	8006cf2 <HAL_ADC_ConfigChannel+0x21e>
 8006caa:	683b      	ldr	r3, [r7, #0]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	2b10      	cmp	r3, #16
 8006cb0:	d003      	beq.n	8006cba <HAL_ADC_ConfigChannel+0x1e6>
 8006cb2:	683b      	ldr	r3, [r7, #0]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	2b11      	cmp	r3, #17
 8006cb8:	d11b      	bne.n	8006cf2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	685b      	ldr	r3, [r3, #4]
 8006cbe:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8006cc6:	683b      	ldr	r3, [r7, #0]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	2b10      	cmp	r3, #16
 8006ccc:	d111      	bne.n	8006cf2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8006cce:	4b10      	ldr	r3, [pc, #64]	; (8006d10 <HAL_ADC_ConfigChannel+0x23c>)
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	4a10      	ldr	r2, [pc, #64]	; (8006d14 <HAL_ADC_ConfigChannel+0x240>)
 8006cd4:	fba2 2303 	umull	r2, r3, r2, r3
 8006cd8:	0c9a      	lsrs	r2, r3, #18
 8006cda:	4613      	mov	r3, r2
 8006cdc:	009b      	lsls	r3, r3, #2
 8006cde:	4413      	add	r3, r2
 8006ce0:	005b      	lsls	r3, r3, #1
 8006ce2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8006ce4:	e002      	b.n	8006cec <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8006ce6:	68bb      	ldr	r3, [r7, #8]
 8006ce8:	3b01      	subs	r3, #1
 8006cea:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8006cec:	68bb      	ldr	r3, [r7, #8]
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d1f9      	bne.n	8006ce6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8006cfa:	2300      	movs	r3, #0
}
 8006cfc:	4618      	mov	r0, r3
 8006cfe:	3714      	adds	r7, #20
 8006d00:	46bd      	mov	sp, r7
 8006d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d06:	4770      	bx	lr
 8006d08:	40012300 	.word	0x40012300
 8006d0c:	40012000 	.word	0x40012000
 8006d10:	20000034 	.word	0x20000034
 8006d14:	431bde83 	.word	0x431bde83

08006d18 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006d18:	b480      	push	{r7}
 8006d1a:	b085      	sub	sp, #20
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006d20:	4b79      	ldr	r3, [pc, #484]	; (8006f08 <ADC_Init+0x1f0>)
 8006d22:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	685b      	ldr	r3, [r3, #4]
 8006d28:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	685a      	ldr	r2, [r3, #4]
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	685b      	ldr	r3, [r3, #4]
 8006d38:	431a      	orrs	r2, r3
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	685a      	ldr	r2, [r3, #4]
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006d4c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	6859      	ldr	r1, [r3, #4]
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	691b      	ldr	r3, [r3, #16]
 8006d58:	021a      	lsls	r2, r3, #8
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	430a      	orrs	r2, r1
 8006d60:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	685a      	ldr	r2, [r3, #4]
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8006d70:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	6859      	ldr	r1, [r3, #4]
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	689a      	ldr	r2, [r3, #8]
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	430a      	orrs	r2, r1
 8006d82:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	689a      	ldr	r2, [r3, #8]
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006d92:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	6899      	ldr	r1, [r3, #8]
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	68da      	ldr	r2, [r3, #12]
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	430a      	orrs	r2, r1
 8006da4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006daa:	4a58      	ldr	r2, [pc, #352]	; (8006f0c <ADC_Init+0x1f4>)
 8006dac:	4293      	cmp	r3, r2
 8006dae:	d022      	beq.n	8006df6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	689a      	ldr	r2, [r3, #8]
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006dbe:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	6899      	ldr	r1, [r3, #8]
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	430a      	orrs	r2, r1
 8006dd0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	689a      	ldr	r2, [r3, #8]
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8006de0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	6899      	ldr	r1, [r3, #8]
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	430a      	orrs	r2, r1
 8006df2:	609a      	str	r2, [r3, #8]
 8006df4:	e00f      	b.n	8006e16 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	689a      	ldr	r2, [r3, #8]
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006e04:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	689a      	ldr	r2, [r3, #8]
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8006e14:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	689a      	ldr	r2, [r3, #8]
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f022 0202 	bic.w	r2, r2, #2
 8006e24:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	6899      	ldr	r1, [r3, #8]
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	7e1b      	ldrb	r3, [r3, #24]
 8006e30:	005a      	lsls	r2, r3, #1
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	430a      	orrs	r2, r1
 8006e38:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d01b      	beq.n	8006e7c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	685a      	ldr	r2, [r3, #4]
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006e52:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	685a      	ldr	r2, [r3, #4]
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8006e62:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	6859      	ldr	r1, [r3, #4]
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e6e:	3b01      	subs	r3, #1
 8006e70:	035a      	lsls	r2, r3, #13
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	430a      	orrs	r2, r1
 8006e78:	605a      	str	r2, [r3, #4]
 8006e7a:	e007      	b.n	8006e8c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	685a      	ldr	r2, [r3, #4]
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006e8a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8006e9a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	69db      	ldr	r3, [r3, #28]
 8006ea6:	3b01      	subs	r3, #1
 8006ea8:	051a      	lsls	r2, r3, #20
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	430a      	orrs	r2, r1
 8006eb0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	689a      	ldr	r2, [r3, #8]
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8006ec0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	6899      	ldr	r1, [r3, #8]
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006ece:	025a      	lsls	r2, r3, #9
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	430a      	orrs	r2, r1
 8006ed6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	689a      	ldr	r2, [r3, #8]
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006ee6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	6899      	ldr	r1, [r3, #8]
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	695b      	ldr	r3, [r3, #20]
 8006ef2:	029a      	lsls	r2, r3, #10
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	430a      	orrs	r2, r1
 8006efa:	609a      	str	r2, [r3, #8]
}
 8006efc:	bf00      	nop
 8006efe:	3714      	adds	r7, #20
 8006f00:	46bd      	mov	sp, r7
 8006f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f06:	4770      	bx	lr
 8006f08:	40012300 	.word	0x40012300
 8006f0c:	0f000001 	.word	0x0f000001

08006f10 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8006f10:	b580      	push	{r7, lr}
 8006f12:	b084      	sub	sp, #16
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f1c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f22:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d13c      	bne.n	8006fa4 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f2e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	689b      	ldr	r3, [r3, #8]
 8006f3c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d12b      	bne.n	8006f9c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d127      	bne.n	8006f9c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f52:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d006      	beq.n	8006f68 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	689b      	ldr	r3, [r3, #8]
 8006f60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d119      	bne.n	8006f9c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	685a      	ldr	r2, [r3, #4]
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	f022 0220 	bic.w	r2, r2, #32
 8006f76:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f7c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f88:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d105      	bne.n	8006f9c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f94:	f043 0201 	orr.w	r2, r3, #1
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8006f9c:	68f8      	ldr	r0, [r7, #12]
 8006f9e:	f7ff fd7b 	bl	8006a98 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8006fa2:	e00e      	b.n	8006fc2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fa8:	f003 0310 	and.w	r3, r3, #16
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d003      	beq.n	8006fb8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8006fb0:	68f8      	ldr	r0, [r7, #12]
 8006fb2:	f7ff fd85 	bl	8006ac0 <HAL_ADC_ErrorCallback>
}
 8006fb6:	e004      	b.n	8006fc2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006fbe:	6878      	ldr	r0, [r7, #4]
 8006fc0:	4798      	blx	r3
}
 8006fc2:	bf00      	nop
 8006fc4:	3710      	adds	r7, #16
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	bd80      	pop	{r7, pc}

08006fca <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8006fca:	b580      	push	{r7, lr}
 8006fcc:	b084      	sub	sp, #16
 8006fce:	af00      	add	r7, sp, #0
 8006fd0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fd6:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8006fd8:	68f8      	ldr	r0, [r7, #12]
 8006fda:	f7ff fd67 	bl	8006aac <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006fde:	bf00      	nop
 8006fe0:	3710      	adds	r7, #16
 8006fe2:	46bd      	mov	sp, r7
 8006fe4:	bd80      	pop	{r7, pc}

08006fe6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8006fe6:	b580      	push	{r7, lr}
 8006fe8:	b084      	sub	sp, #16
 8006fea:	af00      	add	r7, sp, #0
 8006fec:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ff2:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	2240      	movs	r2, #64	; 0x40
 8006ff8:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ffe:	f043 0204 	orr.w	r2, r3, #4
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8007006:	68f8      	ldr	r0, [r7, #12]
 8007008:	f7ff fd5a 	bl	8006ac0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800700c:	bf00      	nop
 800700e:	3710      	adds	r7, #16
 8007010:	46bd      	mov	sp, r7
 8007012:	bd80      	pop	{r7, pc}

08007014 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007014:	b480      	push	{r7}
 8007016:	b085      	sub	sp, #20
 8007018:	af00      	add	r7, sp, #0
 800701a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	f003 0307 	and.w	r3, r3, #7
 8007022:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007024:	4b0c      	ldr	r3, [pc, #48]	; (8007058 <__NVIC_SetPriorityGrouping+0x44>)
 8007026:	68db      	ldr	r3, [r3, #12]
 8007028:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800702a:	68ba      	ldr	r2, [r7, #8]
 800702c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007030:	4013      	ands	r3, r2
 8007032:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007038:	68bb      	ldr	r3, [r7, #8]
 800703a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800703c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007040:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007044:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007046:	4a04      	ldr	r2, [pc, #16]	; (8007058 <__NVIC_SetPriorityGrouping+0x44>)
 8007048:	68bb      	ldr	r3, [r7, #8]
 800704a:	60d3      	str	r3, [r2, #12]
}
 800704c:	bf00      	nop
 800704e:	3714      	adds	r7, #20
 8007050:	46bd      	mov	sp, r7
 8007052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007056:	4770      	bx	lr
 8007058:	e000ed00 	.word	0xe000ed00

0800705c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800705c:	b480      	push	{r7}
 800705e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007060:	4b04      	ldr	r3, [pc, #16]	; (8007074 <__NVIC_GetPriorityGrouping+0x18>)
 8007062:	68db      	ldr	r3, [r3, #12]
 8007064:	0a1b      	lsrs	r3, r3, #8
 8007066:	f003 0307 	and.w	r3, r3, #7
}
 800706a:	4618      	mov	r0, r3
 800706c:	46bd      	mov	sp, r7
 800706e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007072:	4770      	bx	lr
 8007074:	e000ed00 	.word	0xe000ed00

08007078 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007078:	b480      	push	{r7}
 800707a:	b083      	sub	sp, #12
 800707c:	af00      	add	r7, sp, #0
 800707e:	4603      	mov	r3, r0
 8007080:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007082:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007086:	2b00      	cmp	r3, #0
 8007088:	db0b      	blt.n	80070a2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800708a:	79fb      	ldrb	r3, [r7, #7]
 800708c:	f003 021f 	and.w	r2, r3, #31
 8007090:	4907      	ldr	r1, [pc, #28]	; (80070b0 <__NVIC_EnableIRQ+0x38>)
 8007092:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007096:	095b      	lsrs	r3, r3, #5
 8007098:	2001      	movs	r0, #1
 800709a:	fa00 f202 	lsl.w	r2, r0, r2
 800709e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80070a2:	bf00      	nop
 80070a4:	370c      	adds	r7, #12
 80070a6:	46bd      	mov	sp, r7
 80070a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ac:	4770      	bx	lr
 80070ae:	bf00      	nop
 80070b0:	e000e100 	.word	0xe000e100

080070b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80070b4:	b480      	push	{r7}
 80070b6:	b083      	sub	sp, #12
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	4603      	mov	r3, r0
 80070bc:	6039      	str	r1, [r7, #0]
 80070be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80070c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	db0a      	blt.n	80070de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80070c8:	683b      	ldr	r3, [r7, #0]
 80070ca:	b2da      	uxtb	r2, r3
 80070cc:	490c      	ldr	r1, [pc, #48]	; (8007100 <__NVIC_SetPriority+0x4c>)
 80070ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80070d2:	0112      	lsls	r2, r2, #4
 80070d4:	b2d2      	uxtb	r2, r2
 80070d6:	440b      	add	r3, r1
 80070d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80070dc:	e00a      	b.n	80070f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80070de:	683b      	ldr	r3, [r7, #0]
 80070e0:	b2da      	uxtb	r2, r3
 80070e2:	4908      	ldr	r1, [pc, #32]	; (8007104 <__NVIC_SetPriority+0x50>)
 80070e4:	79fb      	ldrb	r3, [r7, #7]
 80070e6:	f003 030f 	and.w	r3, r3, #15
 80070ea:	3b04      	subs	r3, #4
 80070ec:	0112      	lsls	r2, r2, #4
 80070ee:	b2d2      	uxtb	r2, r2
 80070f0:	440b      	add	r3, r1
 80070f2:	761a      	strb	r2, [r3, #24]
}
 80070f4:	bf00      	nop
 80070f6:	370c      	adds	r7, #12
 80070f8:	46bd      	mov	sp, r7
 80070fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fe:	4770      	bx	lr
 8007100:	e000e100 	.word	0xe000e100
 8007104:	e000ed00 	.word	0xe000ed00

08007108 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007108:	b480      	push	{r7}
 800710a:	b089      	sub	sp, #36	; 0x24
 800710c:	af00      	add	r7, sp, #0
 800710e:	60f8      	str	r0, [r7, #12]
 8007110:	60b9      	str	r1, [r7, #8]
 8007112:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	f003 0307 	and.w	r3, r3, #7
 800711a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800711c:	69fb      	ldr	r3, [r7, #28]
 800711e:	f1c3 0307 	rsb	r3, r3, #7
 8007122:	2b04      	cmp	r3, #4
 8007124:	bf28      	it	cs
 8007126:	2304      	movcs	r3, #4
 8007128:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800712a:	69fb      	ldr	r3, [r7, #28]
 800712c:	3304      	adds	r3, #4
 800712e:	2b06      	cmp	r3, #6
 8007130:	d902      	bls.n	8007138 <NVIC_EncodePriority+0x30>
 8007132:	69fb      	ldr	r3, [r7, #28]
 8007134:	3b03      	subs	r3, #3
 8007136:	e000      	b.n	800713a <NVIC_EncodePriority+0x32>
 8007138:	2300      	movs	r3, #0
 800713a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800713c:	f04f 32ff 	mov.w	r2, #4294967295
 8007140:	69bb      	ldr	r3, [r7, #24]
 8007142:	fa02 f303 	lsl.w	r3, r2, r3
 8007146:	43da      	mvns	r2, r3
 8007148:	68bb      	ldr	r3, [r7, #8]
 800714a:	401a      	ands	r2, r3
 800714c:	697b      	ldr	r3, [r7, #20]
 800714e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007150:	f04f 31ff 	mov.w	r1, #4294967295
 8007154:	697b      	ldr	r3, [r7, #20]
 8007156:	fa01 f303 	lsl.w	r3, r1, r3
 800715a:	43d9      	mvns	r1, r3
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007160:	4313      	orrs	r3, r2
         );
}
 8007162:	4618      	mov	r0, r3
 8007164:	3724      	adds	r7, #36	; 0x24
 8007166:	46bd      	mov	sp, r7
 8007168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716c:	4770      	bx	lr
	...

08007170 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007170:	b580      	push	{r7, lr}
 8007172:	b082      	sub	sp, #8
 8007174:	af00      	add	r7, sp, #0
 8007176:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	3b01      	subs	r3, #1
 800717c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007180:	d301      	bcc.n	8007186 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007182:	2301      	movs	r3, #1
 8007184:	e00f      	b.n	80071a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007186:	4a0a      	ldr	r2, [pc, #40]	; (80071b0 <SysTick_Config+0x40>)
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	3b01      	subs	r3, #1
 800718c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800718e:	210f      	movs	r1, #15
 8007190:	f04f 30ff 	mov.w	r0, #4294967295
 8007194:	f7ff ff8e 	bl	80070b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007198:	4b05      	ldr	r3, [pc, #20]	; (80071b0 <SysTick_Config+0x40>)
 800719a:	2200      	movs	r2, #0
 800719c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800719e:	4b04      	ldr	r3, [pc, #16]	; (80071b0 <SysTick_Config+0x40>)
 80071a0:	2207      	movs	r2, #7
 80071a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80071a4:	2300      	movs	r3, #0
}
 80071a6:	4618      	mov	r0, r3
 80071a8:	3708      	adds	r7, #8
 80071aa:	46bd      	mov	sp, r7
 80071ac:	bd80      	pop	{r7, pc}
 80071ae:	bf00      	nop
 80071b0:	e000e010 	.word	0xe000e010

080071b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80071b4:	b580      	push	{r7, lr}
 80071b6:	b082      	sub	sp, #8
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80071bc:	6878      	ldr	r0, [r7, #4]
 80071be:	f7ff ff29 	bl	8007014 <__NVIC_SetPriorityGrouping>
}
 80071c2:	bf00      	nop
 80071c4:	3708      	adds	r7, #8
 80071c6:	46bd      	mov	sp, r7
 80071c8:	bd80      	pop	{r7, pc}

080071ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80071ca:	b580      	push	{r7, lr}
 80071cc:	b086      	sub	sp, #24
 80071ce:	af00      	add	r7, sp, #0
 80071d0:	4603      	mov	r3, r0
 80071d2:	60b9      	str	r1, [r7, #8]
 80071d4:	607a      	str	r2, [r7, #4]
 80071d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80071d8:	2300      	movs	r3, #0
 80071da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80071dc:	f7ff ff3e 	bl	800705c <__NVIC_GetPriorityGrouping>
 80071e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80071e2:	687a      	ldr	r2, [r7, #4]
 80071e4:	68b9      	ldr	r1, [r7, #8]
 80071e6:	6978      	ldr	r0, [r7, #20]
 80071e8:	f7ff ff8e 	bl	8007108 <NVIC_EncodePriority>
 80071ec:	4602      	mov	r2, r0
 80071ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80071f2:	4611      	mov	r1, r2
 80071f4:	4618      	mov	r0, r3
 80071f6:	f7ff ff5d 	bl	80070b4 <__NVIC_SetPriority>
}
 80071fa:	bf00      	nop
 80071fc:	3718      	adds	r7, #24
 80071fe:	46bd      	mov	sp, r7
 8007200:	bd80      	pop	{r7, pc}

08007202 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007202:	b580      	push	{r7, lr}
 8007204:	b082      	sub	sp, #8
 8007206:	af00      	add	r7, sp, #0
 8007208:	4603      	mov	r3, r0
 800720a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800720c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007210:	4618      	mov	r0, r3
 8007212:	f7ff ff31 	bl	8007078 <__NVIC_EnableIRQ>
}
 8007216:	bf00      	nop
 8007218:	3708      	adds	r7, #8
 800721a:	46bd      	mov	sp, r7
 800721c:	bd80      	pop	{r7, pc}

0800721e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800721e:	b580      	push	{r7, lr}
 8007220:	b082      	sub	sp, #8
 8007222:	af00      	add	r7, sp, #0
 8007224:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007226:	6878      	ldr	r0, [r7, #4]
 8007228:	f7ff ffa2 	bl	8007170 <SysTick_Config>
 800722c:	4603      	mov	r3, r0
}
 800722e:	4618      	mov	r0, r3
 8007230:	3708      	adds	r7, #8
 8007232:	46bd      	mov	sp, r7
 8007234:	bd80      	pop	{r7, pc}
	...

08007238 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007238:	b580      	push	{r7, lr}
 800723a:	b086      	sub	sp, #24
 800723c:	af00      	add	r7, sp, #0
 800723e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8007240:	2300      	movs	r3, #0
 8007242:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8007244:	f7ff fac4 	bl	80067d0 <HAL_GetTick>
 8007248:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	2b00      	cmp	r3, #0
 800724e:	d101      	bne.n	8007254 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8007250:	2301      	movs	r3, #1
 8007252:	e099      	b.n	8007388 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	2200      	movs	r2, #0
 8007258:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	2202      	movs	r2, #2
 8007260:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	681a      	ldr	r2, [r3, #0]
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	f022 0201 	bic.w	r2, r2, #1
 8007272:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007274:	e00f      	b.n	8007296 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007276:	f7ff faab 	bl	80067d0 <HAL_GetTick>
 800727a:	4602      	mov	r2, r0
 800727c:	693b      	ldr	r3, [r7, #16]
 800727e:	1ad3      	subs	r3, r2, r3
 8007280:	2b05      	cmp	r3, #5
 8007282:	d908      	bls.n	8007296 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	2220      	movs	r2, #32
 8007288:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	2203      	movs	r2, #3
 800728e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8007292:	2303      	movs	r3, #3
 8007294:	e078      	b.n	8007388 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	f003 0301 	and.w	r3, r3, #1
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d1e8      	bne.n	8007276 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80072ac:	697a      	ldr	r2, [r7, #20]
 80072ae:	4b38      	ldr	r3, [pc, #224]	; (8007390 <HAL_DMA_Init+0x158>)
 80072b0:	4013      	ands	r3, r2
 80072b2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	685a      	ldr	r2, [r3, #4]
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	689b      	ldr	r3, [r3, #8]
 80072bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80072c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	691b      	ldr	r3, [r3, #16]
 80072c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80072ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	699b      	ldr	r3, [r3, #24]
 80072d4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80072da:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	6a1b      	ldr	r3, [r3, #32]
 80072e0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80072e2:	697a      	ldr	r2, [r7, #20]
 80072e4:	4313      	orrs	r3, r2
 80072e6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072ec:	2b04      	cmp	r3, #4
 80072ee:	d107      	bne.n	8007300 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072f8:	4313      	orrs	r3, r2
 80072fa:	697a      	ldr	r2, [r7, #20]
 80072fc:	4313      	orrs	r3, r2
 80072fe:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	697a      	ldr	r2, [r7, #20]
 8007306:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	695b      	ldr	r3, [r3, #20]
 800730e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8007310:	697b      	ldr	r3, [r7, #20]
 8007312:	f023 0307 	bic.w	r3, r3, #7
 8007316:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800731c:	697a      	ldr	r2, [r7, #20]
 800731e:	4313      	orrs	r3, r2
 8007320:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007326:	2b04      	cmp	r3, #4
 8007328:	d117      	bne.n	800735a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800732e:	697a      	ldr	r2, [r7, #20]
 8007330:	4313      	orrs	r3, r2
 8007332:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007338:	2b00      	cmp	r3, #0
 800733a:	d00e      	beq.n	800735a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800733c:	6878      	ldr	r0, [r7, #4]
 800733e:	f000 fa6f 	bl	8007820 <DMA_CheckFifoParam>
 8007342:	4603      	mov	r3, r0
 8007344:	2b00      	cmp	r3, #0
 8007346:	d008      	beq.n	800735a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	2240      	movs	r2, #64	; 0x40
 800734c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	2201      	movs	r2, #1
 8007352:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8007356:	2301      	movs	r3, #1
 8007358:	e016      	b.n	8007388 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	697a      	ldr	r2, [r7, #20]
 8007360:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8007362:	6878      	ldr	r0, [r7, #4]
 8007364:	f000 fa26 	bl	80077b4 <DMA_CalcBaseAndBitshift>
 8007368:	4603      	mov	r3, r0
 800736a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007370:	223f      	movs	r2, #63	; 0x3f
 8007372:	409a      	lsls	r2, r3
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	2200      	movs	r2, #0
 800737c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	2201      	movs	r2, #1
 8007382:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8007386:	2300      	movs	r3, #0
}
 8007388:	4618      	mov	r0, r3
 800738a:	3718      	adds	r7, #24
 800738c:	46bd      	mov	sp, r7
 800738e:	bd80      	pop	{r7, pc}
 8007390:	f010803f 	.word	0xf010803f

08007394 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007394:	b580      	push	{r7, lr}
 8007396:	b086      	sub	sp, #24
 8007398:	af00      	add	r7, sp, #0
 800739a:	60f8      	str	r0, [r7, #12]
 800739c:	60b9      	str	r1, [r7, #8]
 800739e:	607a      	str	r2, [r7, #4]
 80073a0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80073a2:	2300      	movs	r3, #0
 80073a4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073aa:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80073b2:	2b01      	cmp	r3, #1
 80073b4:	d101      	bne.n	80073ba <HAL_DMA_Start_IT+0x26>
 80073b6:	2302      	movs	r3, #2
 80073b8:	e040      	b.n	800743c <HAL_DMA_Start_IT+0xa8>
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	2201      	movs	r2, #1
 80073be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80073c8:	b2db      	uxtb	r3, r3
 80073ca:	2b01      	cmp	r3, #1
 80073cc:	d12f      	bne.n	800742e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	2202      	movs	r2, #2
 80073d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	2200      	movs	r2, #0
 80073da:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	687a      	ldr	r2, [r7, #4]
 80073e0:	68b9      	ldr	r1, [r7, #8]
 80073e2:	68f8      	ldr	r0, [r7, #12]
 80073e4:	f000 f9b8 	bl	8007758 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80073ec:	223f      	movs	r2, #63	; 0x3f
 80073ee:	409a      	lsls	r2, r3
 80073f0:	693b      	ldr	r3, [r7, #16]
 80073f2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	681a      	ldr	r2, [r3, #0]
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	f042 0216 	orr.w	r2, r2, #22
 8007402:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007408:	2b00      	cmp	r3, #0
 800740a:	d007      	beq.n	800741c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	681a      	ldr	r2, [r3, #0]
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	f042 0208 	orr.w	r2, r2, #8
 800741a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	681a      	ldr	r2, [r3, #0]
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	f042 0201 	orr.w	r2, r2, #1
 800742a:	601a      	str	r2, [r3, #0]
 800742c:	e005      	b.n	800743a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	2200      	movs	r2, #0
 8007432:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8007436:	2302      	movs	r3, #2
 8007438:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800743a:	7dfb      	ldrb	r3, [r7, #23]
}
 800743c:	4618      	mov	r0, r3
 800743e:	3718      	adds	r7, #24
 8007440:	46bd      	mov	sp, r7
 8007442:	bd80      	pop	{r7, pc}

08007444 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007444:	b580      	push	{r7, lr}
 8007446:	b086      	sub	sp, #24
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800744c:	2300      	movs	r3, #0
 800744e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8007450:	4b92      	ldr	r3, [pc, #584]	; (800769c <HAL_DMA_IRQHandler+0x258>)
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	4a92      	ldr	r2, [pc, #584]	; (80076a0 <HAL_DMA_IRQHandler+0x25c>)
 8007456:	fba2 2303 	umull	r2, r3, r2, r3
 800745a:	0a9b      	lsrs	r3, r3, #10
 800745c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007462:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8007464:	693b      	ldr	r3, [r7, #16]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800746e:	2208      	movs	r2, #8
 8007470:	409a      	lsls	r2, r3
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	4013      	ands	r3, r2
 8007476:	2b00      	cmp	r3, #0
 8007478:	d01a      	beq.n	80074b0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	f003 0304 	and.w	r3, r3, #4
 8007484:	2b00      	cmp	r3, #0
 8007486:	d013      	beq.n	80074b0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	681a      	ldr	r2, [r3, #0]
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	f022 0204 	bic.w	r2, r2, #4
 8007496:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800749c:	2208      	movs	r2, #8
 800749e:	409a      	lsls	r2, r3
 80074a0:	693b      	ldr	r3, [r7, #16]
 80074a2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074a8:	f043 0201 	orr.w	r2, r3, #1
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80074b4:	2201      	movs	r2, #1
 80074b6:	409a      	lsls	r2, r3
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	4013      	ands	r3, r2
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d012      	beq.n	80074e6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	695b      	ldr	r3, [r3, #20]
 80074c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d00b      	beq.n	80074e6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80074d2:	2201      	movs	r2, #1
 80074d4:	409a      	lsls	r2, r3
 80074d6:	693b      	ldr	r3, [r7, #16]
 80074d8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074de:	f043 0202 	orr.w	r2, r3, #2
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80074ea:	2204      	movs	r2, #4
 80074ec:	409a      	lsls	r2, r3
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	4013      	ands	r3, r2
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d012      	beq.n	800751c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	f003 0302 	and.w	r3, r3, #2
 8007500:	2b00      	cmp	r3, #0
 8007502:	d00b      	beq.n	800751c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007508:	2204      	movs	r2, #4
 800750a:	409a      	lsls	r2, r3
 800750c:	693b      	ldr	r3, [r7, #16]
 800750e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007514:	f043 0204 	orr.w	r2, r3, #4
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007520:	2210      	movs	r2, #16
 8007522:	409a      	lsls	r2, r3
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	4013      	ands	r3, r2
 8007528:	2b00      	cmp	r3, #0
 800752a:	d043      	beq.n	80075b4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	f003 0308 	and.w	r3, r3, #8
 8007536:	2b00      	cmp	r3, #0
 8007538:	d03c      	beq.n	80075b4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800753e:	2210      	movs	r2, #16
 8007540:	409a      	lsls	r2, r3
 8007542:	693b      	ldr	r3, [r7, #16]
 8007544:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007550:	2b00      	cmp	r3, #0
 8007552:	d018      	beq.n	8007586 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800755e:	2b00      	cmp	r3, #0
 8007560:	d108      	bne.n	8007574 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007566:	2b00      	cmp	r3, #0
 8007568:	d024      	beq.n	80075b4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800756e:	6878      	ldr	r0, [r7, #4]
 8007570:	4798      	blx	r3
 8007572:	e01f      	b.n	80075b4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007578:	2b00      	cmp	r3, #0
 800757a:	d01b      	beq.n	80075b4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007580:	6878      	ldr	r0, [r7, #4]
 8007582:	4798      	blx	r3
 8007584:	e016      	b.n	80075b4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007590:	2b00      	cmp	r3, #0
 8007592:	d107      	bne.n	80075a4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	681a      	ldr	r2, [r3, #0]
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	f022 0208 	bic.w	r2, r2, #8
 80075a2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d003      	beq.n	80075b4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075b0:	6878      	ldr	r0, [r7, #4]
 80075b2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80075b8:	2220      	movs	r2, #32
 80075ba:	409a      	lsls	r2, r3
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	4013      	ands	r3, r2
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	f000 808e 	beq.w	80076e2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	f003 0310 	and.w	r3, r3, #16
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	f000 8086 	beq.w	80076e2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80075da:	2220      	movs	r2, #32
 80075dc:	409a      	lsls	r2, r3
 80075de:	693b      	ldr	r3, [r7, #16]
 80075e0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80075e8:	b2db      	uxtb	r3, r3
 80075ea:	2b05      	cmp	r3, #5
 80075ec:	d136      	bne.n	800765c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	681a      	ldr	r2, [r3, #0]
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	f022 0216 	bic.w	r2, r2, #22
 80075fc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	695a      	ldr	r2, [r3, #20]
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800760c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007612:	2b00      	cmp	r3, #0
 8007614:	d103      	bne.n	800761e <HAL_DMA_IRQHandler+0x1da>
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800761a:	2b00      	cmp	r3, #0
 800761c:	d007      	beq.n	800762e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	681a      	ldr	r2, [r3, #0]
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	f022 0208 	bic.w	r2, r2, #8
 800762c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007632:	223f      	movs	r2, #63	; 0x3f
 8007634:	409a      	lsls	r2, r3
 8007636:	693b      	ldr	r3, [r7, #16]
 8007638:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	2200      	movs	r2, #0
 800763e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	2201      	movs	r2, #1
 8007646:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800764e:	2b00      	cmp	r3, #0
 8007650:	d07d      	beq.n	800774e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007656:	6878      	ldr	r0, [r7, #4]
 8007658:	4798      	blx	r3
        }
        return;
 800765a:	e078      	b.n	800774e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007666:	2b00      	cmp	r3, #0
 8007668:	d01c      	beq.n	80076a4 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007674:	2b00      	cmp	r3, #0
 8007676:	d108      	bne.n	800768a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800767c:	2b00      	cmp	r3, #0
 800767e:	d030      	beq.n	80076e2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007684:	6878      	ldr	r0, [r7, #4]
 8007686:	4798      	blx	r3
 8007688:	e02b      	b.n	80076e2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800768e:	2b00      	cmp	r3, #0
 8007690:	d027      	beq.n	80076e2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007696:	6878      	ldr	r0, [r7, #4]
 8007698:	4798      	blx	r3
 800769a:	e022      	b.n	80076e2 <HAL_DMA_IRQHandler+0x29e>
 800769c:	20000034 	.word	0x20000034
 80076a0:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d10f      	bne.n	80076d2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	681a      	ldr	r2, [r3, #0]
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	f022 0210 	bic.w	r2, r2, #16
 80076c0:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	2200      	movs	r2, #0
 80076c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	2201      	movs	r2, #1
 80076ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d003      	beq.n	80076e2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076de:	6878      	ldr	r0, [r7, #4]
 80076e0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d032      	beq.n	8007750 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076ee:	f003 0301 	and.w	r3, r3, #1
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d022      	beq.n	800773c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	2205      	movs	r2, #5
 80076fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	681a      	ldr	r2, [r3, #0]
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	f022 0201 	bic.w	r2, r2, #1
 800770c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800770e:	68bb      	ldr	r3, [r7, #8]
 8007710:	3301      	adds	r3, #1
 8007712:	60bb      	str	r3, [r7, #8]
 8007714:	697a      	ldr	r2, [r7, #20]
 8007716:	429a      	cmp	r2, r3
 8007718:	d307      	bcc.n	800772a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	f003 0301 	and.w	r3, r3, #1
 8007724:	2b00      	cmp	r3, #0
 8007726:	d1f2      	bne.n	800770e <HAL_DMA_IRQHandler+0x2ca>
 8007728:	e000      	b.n	800772c <HAL_DMA_IRQHandler+0x2e8>
          break;
 800772a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	2200      	movs	r2, #0
 8007730:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	2201      	movs	r2, #1
 8007738:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007740:	2b00      	cmp	r3, #0
 8007742:	d005      	beq.n	8007750 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007748:	6878      	ldr	r0, [r7, #4]
 800774a:	4798      	blx	r3
 800774c:	e000      	b.n	8007750 <HAL_DMA_IRQHandler+0x30c>
        return;
 800774e:	bf00      	nop
    }
  }
}
 8007750:	3718      	adds	r7, #24
 8007752:	46bd      	mov	sp, r7
 8007754:	bd80      	pop	{r7, pc}
 8007756:	bf00      	nop

08007758 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007758:	b480      	push	{r7}
 800775a:	b085      	sub	sp, #20
 800775c:	af00      	add	r7, sp, #0
 800775e:	60f8      	str	r0, [r7, #12]
 8007760:	60b9      	str	r1, [r7, #8]
 8007762:	607a      	str	r2, [r7, #4]
 8007764:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	681a      	ldr	r2, [r3, #0]
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007774:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	683a      	ldr	r2, [r7, #0]
 800777c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	689b      	ldr	r3, [r3, #8]
 8007782:	2b40      	cmp	r3, #64	; 0x40
 8007784:	d108      	bne.n	8007798 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	687a      	ldr	r2, [r7, #4]
 800778c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	68ba      	ldr	r2, [r7, #8]
 8007794:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8007796:	e007      	b.n	80077a8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	68ba      	ldr	r2, [r7, #8]
 800779e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	687a      	ldr	r2, [r7, #4]
 80077a6:	60da      	str	r2, [r3, #12]
}
 80077a8:	bf00      	nop
 80077aa:	3714      	adds	r7, #20
 80077ac:	46bd      	mov	sp, r7
 80077ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b2:	4770      	bx	lr

080077b4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80077b4:	b480      	push	{r7}
 80077b6:	b085      	sub	sp, #20
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	b2db      	uxtb	r3, r3
 80077c2:	3b10      	subs	r3, #16
 80077c4:	4a14      	ldr	r2, [pc, #80]	; (8007818 <DMA_CalcBaseAndBitshift+0x64>)
 80077c6:	fba2 2303 	umull	r2, r3, r2, r3
 80077ca:	091b      	lsrs	r3, r3, #4
 80077cc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80077ce:	4a13      	ldr	r2, [pc, #76]	; (800781c <DMA_CalcBaseAndBitshift+0x68>)
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	4413      	add	r3, r2
 80077d4:	781b      	ldrb	r3, [r3, #0]
 80077d6:	461a      	mov	r2, r3
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	2b03      	cmp	r3, #3
 80077e0:	d909      	bls.n	80077f6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80077ea:	f023 0303 	bic.w	r3, r3, #3
 80077ee:	1d1a      	adds	r2, r3, #4
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	659a      	str	r2, [r3, #88]	; 0x58
 80077f4:	e007      	b.n	8007806 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80077fe:	f023 0303 	bic.w	r3, r3, #3
 8007802:	687a      	ldr	r2, [r7, #4]
 8007804:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800780a:	4618      	mov	r0, r3
 800780c:	3714      	adds	r7, #20
 800780e:	46bd      	mov	sp, r7
 8007810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007814:	4770      	bx	lr
 8007816:	bf00      	nop
 8007818:	aaaaaaab 	.word	0xaaaaaaab
 800781c:	0801082c 	.word	0x0801082c

08007820 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8007820:	b480      	push	{r7}
 8007822:	b085      	sub	sp, #20
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007828:	2300      	movs	r3, #0
 800782a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007830:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	699b      	ldr	r3, [r3, #24]
 8007836:	2b00      	cmp	r3, #0
 8007838:	d11f      	bne.n	800787a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800783a:	68bb      	ldr	r3, [r7, #8]
 800783c:	2b03      	cmp	r3, #3
 800783e:	d855      	bhi.n	80078ec <DMA_CheckFifoParam+0xcc>
 8007840:	a201      	add	r2, pc, #4	; (adr r2, 8007848 <DMA_CheckFifoParam+0x28>)
 8007842:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007846:	bf00      	nop
 8007848:	08007859 	.word	0x08007859
 800784c:	0800786b 	.word	0x0800786b
 8007850:	08007859 	.word	0x08007859
 8007854:	080078ed 	.word	0x080078ed
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800785c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007860:	2b00      	cmp	r3, #0
 8007862:	d045      	beq.n	80078f0 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8007864:	2301      	movs	r3, #1
 8007866:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007868:	e042      	b.n	80078f0 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800786e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007872:	d13f      	bne.n	80078f4 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8007874:	2301      	movs	r3, #1
 8007876:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007878:	e03c      	b.n	80078f4 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	699b      	ldr	r3, [r3, #24]
 800787e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007882:	d121      	bne.n	80078c8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8007884:	68bb      	ldr	r3, [r7, #8]
 8007886:	2b03      	cmp	r3, #3
 8007888:	d836      	bhi.n	80078f8 <DMA_CheckFifoParam+0xd8>
 800788a:	a201      	add	r2, pc, #4	; (adr r2, 8007890 <DMA_CheckFifoParam+0x70>)
 800788c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007890:	080078a1 	.word	0x080078a1
 8007894:	080078a7 	.word	0x080078a7
 8007898:	080078a1 	.word	0x080078a1
 800789c:	080078b9 	.word	0x080078b9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80078a0:	2301      	movs	r3, #1
 80078a2:	73fb      	strb	r3, [r7, #15]
      break;
 80078a4:	e02f      	b.n	8007906 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078aa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d024      	beq.n	80078fc <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80078b2:	2301      	movs	r3, #1
 80078b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80078b6:	e021      	b.n	80078fc <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078bc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80078c0:	d11e      	bne.n	8007900 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80078c2:	2301      	movs	r3, #1
 80078c4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80078c6:	e01b      	b.n	8007900 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80078c8:	68bb      	ldr	r3, [r7, #8]
 80078ca:	2b02      	cmp	r3, #2
 80078cc:	d902      	bls.n	80078d4 <DMA_CheckFifoParam+0xb4>
 80078ce:	2b03      	cmp	r3, #3
 80078d0:	d003      	beq.n	80078da <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80078d2:	e018      	b.n	8007906 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80078d4:	2301      	movs	r3, #1
 80078d6:	73fb      	strb	r3, [r7, #15]
      break;
 80078d8:	e015      	b.n	8007906 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078de:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d00e      	beq.n	8007904 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80078e6:	2301      	movs	r3, #1
 80078e8:	73fb      	strb	r3, [r7, #15]
      break;
 80078ea:	e00b      	b.n	8007904 <DMA_CheckFifoParam+0xe4>
      break;
 80078ec:	bf00      	nop
 80078ee:	e00a      	b.n	8007906 <DMA_CheckFifoParam+0xe6>
      break;
 80078f0:	bf00      	nop
 80078f2:	e008      	b.n	8007906 <DMA_CheckFifoParam+0xe6>
      break;
 80078f4:	bf00      	nop
 80078f6:	e006      	b.n	8007906 <DMA_CheckFifoParam+0xe6>
      break;
 80078f8:	bf00      	nop
 80078fa:	e004      	b.n	8007906 <DMA_CheckFifoParam+0xe6>
      break;
 80078fc:	bf00      	nop
 80078fe:	e002      	b.n	8007906 <DMA_CheckFifoParam+0xe6>
      break;   
 8007900:	bf00      	nop
 8007902:	e000      	b.n	8007906 <DMA_CheckFifoParam+0xe6>
      break;
 8007904:	bf00      	nop
    }
  } 
  
  return status; 
 8007906:	7bfb      	ldrb	r3, [r7, #15]
}
 8007908:	4618      	mov	r0, r3
 800790a:	3714      	adds	r7, #20
 800790c:	46bd      	mov	sp, r7
 800790e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007912:	4770      	bx	lr

08007914 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8007914:	b480      	push	{r7}
 8007916:	b083      	sub	sp, #12
 8007918:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800791a:	2300      	movs	r3, #0
 800791c:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800791e:	4b0b      	ldr	r3, [pc, #44]	; (800794c <HAL_FLASH_Unlock+0x38>)
 8007920:	691b      	ldr	r3, [r3, #16]
 8007922:	2b00      	cmp	r3, #0
 8007924:	da0b      	bge.n	800793e <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8007926:	4b09      	ldr	r3, [pc, #36]	; (800794c <HAL_FLASH_Unlock+0x38>)
 8007928:	4a09      	ldr	r2, [pc, #36]	; (8007950 <HAL_FLASH_Unlock+0x3c>)
 800792a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800792c:	4b07      	ldr	r3, [pc, #28]	; (800794c <HAL_FLASH_Unlock+0x38>)
 800792e:	4a09      	ldr	r2, [pc, #36]	; (8007954 <HAL_FLASH_Unlock+0x40>)
 8007930:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8007932:	4b06      	ldr	r3, [pc, #24]	; (800794c <HAL_FLASH_Unlock+0x38>)
 8007934:	691b      	ldr	r3, [r3, #16]
 8007936:	2b00      	cmp	r3, #0
 8007938:	da01      	bge.n	800793e <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800793a:	2301      	movs	r3, #1
 800793c:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800793e:	79fb      	ldrb	r3, [r7, #7]
}
 8007940:	4618      	mov	r0, r3
 8007942:	370c      	adds	r7, #12
 8007944:	46bd      	mov	sp, r7
 8007946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800794a:	4770      	bx	lr
 800794c:	40023c00 	.word	0x40023c00
 8007950:	45670123 	.word	0x45670123
 8007954:	cdef89ab 	.word	0xcdef89ab

08007958 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8007958:	b480      	push	{r7}
 800795a:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 800795c:	4b05      	ldr	r3, [pc, #20]	; (8007974 <HAL_FLASH_Lock+0x1c>)
 800795e:	691b      	ldr	r3, [r3, #16]
 8007960:	4a04      	ldr	r2, [pc, #16]	; (8007974 <HAL_FLASH_Lock+0x1c>)
 8007962:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007966:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8007968:	2300      	movs	r3, #0
}
 800796a:	4618      	mov	r0, r3
 800796c:	46bd      	mov	sp, r7
 800796e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007972:	4770      	bx	lr
 8007974:	40023c00 	.word	0x40023c00

08007978 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8007978:	b580      	push	{r7, lr}
 800797a:	b084      	sub	sp, #16
 800797c:	af00      	add	r7, sp, #0
 800797e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007980:	2300      	movs	r3, #0
 8007982:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8007984:	4b1a      	ldr	r3, [pc, #104]	; (80079f0 <FLASH_WaitForLastOperation+0x78>)
 8007986:	2200      	movs	r2, #0
 8007988:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 800798a:	f7fe ff21 	bl	80067d0 <HAL_GetTick>
 800798e:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8007990:	e010      	b.n	80079b4 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007998:	d00c      	beq.n	80079b4 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	2b00      	cmp	r3, #0
 800799e:	d007      	beq.n	80079b0 <FLASH_WaitForLastOperation+0x38>
 80079a0:	f7fe ff16 	bl	80067d0 <HAL_GetTick>
 80079a4:	4602      	mov	r2, r0
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	1ad3      	subs	r3, r2, r3
 80079aa:	687a      	ldr	r2, [r7, #4]
 80079ac:	429a      	cmp	r2, r3
 80079ae:	d201      	bcs.n	80079b4 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 80079b0:	2303      	movs	r3, #3
 80079b2:	e019      	b.n	80079e8 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80079b4:	4b0f      	ldr	r3, [pc, #60]	; (80079f4 <FLASH_WaitForLastOperation+0x7c>)
 80079b6:	68db      	ldr	r3, [r3, #12]
 80079b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d1e8      	bne.n	8007992 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80079c0:	4b0c      	ldr	r3, [pc, #48]	; (80079f4 <FLASH_WaitForLastOperation+0x7c>)
 80079c2:	68db      	ldr	r3, [r3, #12]
 80079c4:	f003 0301 	and.w	r3, r3, #1
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d002      	beq.n	80079d2 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80079cc:	4b09      	ldr	r3, [pc, #36]	; (80079f4 <FLASH_WaitForLastOperation+0x7c>)
 80079ce:	2201      	movs	r2, #1
 80079d0:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 80079d2:	4b08      	ldr	r3, [pc, #32]	; (80079f4 <FLASH_WaitForLastOperation+0x7c>)
 80079d4:	68db      	ldr	r3, [r3, #12]
 80079d6:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d003      	beq.n	80079e6 <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80079de:	f000 f80b 	bl	80079f8 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80079e2:	2301      	movs	r3, #1
 80079e4:	e000      	b.n	80079e8 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 80079e6:	2300      	movs	r3, #0
  
}  
 80079e8:	4618      	mov	r0, r3
 80079ea:	3710      	adds	r7, #16
 80079ec:	46bd      	mov	sp, r7
 80079ee:	bd80      	pop	{r7, pc}
 80079f0:	20016468 	.word	0x20016468
 80079f4:	40023c00 	.word	0x40023c00

080079f8 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 80079f8:	b480      	push	{r7}
 80079fa:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80079fc:	4b27      	ldr	r3, [pc, #156]	; (8007a9c <FLASH_SetErrorCode+0xa4>)
 80079fe:	68db      	ldr	r3, [r3, #12]
 8007a00:	f003 0310 	and.w	r3, r3, #16
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d008      	beq.n	8007a1a <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8007a08:	4b25      	ldr	r3, [pc, #148]	; (8007aa0 <FLASH_SetErrorCode+0xa8>)
 8007a0a:	69db      	ldr	r3, [r3, #28]
 8007a0c:	f043 0310 	orr.w	r3, r3, #16
 8007a10:	4a23      	ldr	r2, [pc, #140]	; (8007aa0 <FLASH_SetErrorCode+0xa8>)
 8007a12:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8007a14:	4b21      	ldr	r3, [pc, #132]	; (8007a9c <FLASH_SetErrorCode+0xa4>)
 8007a16:	2210      	movs	r2, #16
 8007a18:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8007a1a:	4b20      	ldr	r3, [pc, #128]	; (8007a9c <FLASH_SetErrorCode+0xa4>)
 8007a1c:	68db      	ldr	r3, [r3, #12]
 8007a1e:	f003 0320 	and.w	r3, r3, #32
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d008      	beq.n	8007a38 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8007a26:	4b1e      	ldr	r3, [pc, #120]	; (8007aa0 <FLASH_SetErrorCode+0xa8>)
 8007a28:	69db      	ldr	r3, [r3, #28]
 8007a2a:	f043 0308 	orr.w	r3, r3, #8
 8007a2e:	4a1c      	ldr	r2, [pc, #112]	; (8007aa0 <FLASH_SetErrorCode+0xa8>)
 8007a30:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8007a32:	4b1a      	ldr	r3, [pc, #104]	; (8007a9c <FLASH_SetErrorCode+0xa4>)
 8007a34:	2220      	movs	r2, #32
 8007a36:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8007a38:	4b18      	ldr	r3, [pc, #96]	; (8007a9c <FLASH_SetErrorCode+0xa4>)
 8007a3a:	68db      	ldr	r3, [r3, #12]
 8007a3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d008      	beq.n	8007a56 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8007a44:	4b16      	ldr	r3, [pc, #88]	; (8007aa0 <FLASH_SetErrorCode+0xa8>)
 8007a46:	69db      	ldr	r3, [r3, #28]
 8007a48:	f043 0304 	orr.w	r3, r3, #4
 8007a4c:	4a14      	ldr	r2, [pc, #80]	; (8007aa0 <FLASH_SetErrorCode+0xa8>)
 8007a4e:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8007a50:	4b12      	ldr	r3, [pc, #72]	; (8007a9c <FLASH_SetErrorCode+0xa4>)
 8007a52:	2240      	movs	r2, #64	; 0x40
 8007a54:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8007a56:	4b11      	ldr	r3, [pc, #68]	; (8007a9c <FLASH_SetErrorCode+0xa4>)
 8007a58:	68db      	ldr	r3, [r3, #12]
 8007a5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d008      	beq.n	8007a74 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8007a62:	4b0f      	ldr	r3, [pc, #60]	; (8007aa0 <FLASH_SetErrorCode+0xa8>)
 8007a64:	69db      	ldr	r3, [r3, #28]
 8007a66:	f043 0302 	orr.w	r3, r3, #2
 8007a6a:	4a0d      	ldr	r2, [pc, #52]	; (8007aa0 <FLASH_SetErrorCode+0xa8>)
 8007a6c:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8007a6e:	4b0b      	ldr	r3, [pc, #44]	; (8007a9c <FLASH_SetErrorCode+0xa4>)
 8007a70:	2280      	movs	r2, #128	; 0x80
 8007a72:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8007a74:	4b09      	ldr	r3, [pc, #36]	; (8007a9c <FLASH_SetErrorCode+0xa4>)
 8007a76:	68db      	ldr	r3, [r3, #12]
 8007a78:	f003 0302 	and.w	r3, r3, #2
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d008      	beq.n	8007a92 <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8007a80:	4b07      	ldr	r3, [pc, #28]	; (8007aa0 <FLASH_SetErrorCode+0xa8>)
 8007a82:	69db      	ldr	r3, [r3, #28]
 8007a84:	f043 0320 	orr.w	r3, r3, #32
 8007a88:	4a05      	ldr	r2, [pc, #20]	; (8007aa0 <FLASH_SetErrorCode+0xa8>)
 8007a8a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8007a8c:	4b03      	ldr	r3, [pc, #12]	; (8007a9c <FLASH_SetErrorCode+0xa4>)
 8007a8e:	2202      	movs	r2, #2
 8007a90:	60da      	str	r2, [r3, #12]
  }
}
 8007a92:	bf00      	nop
 8007a94:	46bd      	mov	sp, r7
 8007a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a9a:	4770      	bx	lr
 8007a9c:	40023c00 	.word	0x40023c00
 8007aa0:	20016468 	.word	0x20016468

08007aa4 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8007aa4:	b580      	push	{r7, lr}
 8007aa6:	b084      	sub	sp, #16
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	6078      	str	r0, [r7, #4]
 8007aac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8007aae:	2301      	movs	r3, #1
 8007ab0:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8007ab2:	2300      	movs	r3, #0
 8007ab4:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8007ab6:	4b31      	ldr	r3, [pc, #196]	; (8007b7c <HAL_FLASHEx_Erase+0xd8>)
 8007ab8:	7e1b      	ldrb	r3, [r3, #24]
 8007aba:	2b01      	cmp	r3, #1
 8007abc:	d101      	bne.n	8007ac2 <HAL_FLASHEx_Erase+0x1e>
 8007abe:	2302      	movs	r3, #2
 8007ac0:	e058      	b.n	8007b74 <HAL_FLASHEx_Erase+0xd0>
 8007ac2:	4b2e      	ldr	r3, [pc, #184]	; (8007b7c <HAL_FLASHEx_Erase+0xd8>)
 8007ac4:	2201      	movs	r2, #1
 8007ac6:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8007ac8:	f24c 3050 	movw	r0, #50000	; 0xc350
 8007acc:	f7ff ff54 	bl	8007978 <FLASH_WaitForLastOperation>
 8007ad0:	4603      	mov	r3, r0
 8007ad2:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8007ad4:	7bfb      	ldrb	r3, [r7, #15]
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d148      	bne.n	8007b6c <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8007ada:	683b      	ldr	r3, [r7, #0]
 8007adc:	f04f 32ff 	mov.w	r2, #4294967295
 8007ae0:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	2b01      	cmp	r3, #1
 8007ae8:	d115      	bne.n	8007b16 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	691b      	ldr	r3, [r3, #16]
 8007aee:	b2da      	uxtb	r2, r3
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	685b      	ldr	r3, [r3, #4]
 8007af4:	4619      	mov	r1, r3
 8007af6:	4610      	mov	r0, r2
 8007af8:	f000 f844 	bl	8007b84 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8007afc:	f24c 3050 	movw	r0, #50000	; 0xc350
 8007b00:	f7ff ff3a 	bl	8007978 <FLASH_WaitForLastOperation>
 8007b04:	4603      	mov	r3, r0
 8007b06:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8007b08:	4b1d      	ldr	r3, [pc, #116]	; (8007b80 <HAL_FLASHEx_Erase+0xdc>)
 8007b0a:	691b      	ldr	r3, [r3, #16]
 8007b0c:	4a1c      	ldr	r2, [pc, #112]	; (8007b80 <HAL_FLASHEx_Erase+0xdc>)
 8007b0e:	f023 0304 	bic.w	r3, r3, #4
 8007b12:	6113      	str	r3, [r2, #16]
 8007b14:	e028      	b.n	8007b68 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	689b      	ldr	r3, [r3, #8]
 8007b1a:	60bb      	str	r3, [r7, #8]
 8007b1c:	e01c      	b.n	8007b58 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	691b      	ldr	r3, [r3, #16]
 8007b22:	b2db      	uxtb	r3, r3
 8007b24:	4619      	mov	r1, r3
 8007b26:	68b8      	ldr	r0, [r7, #8]
 8007b28:	f000 f850 	bl	8007bcc <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8007b2c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8007b30:	f7ff ff22 	bl	8007978 <FLASH_WaitForLastOperation>
 8007b34:	4603      	mov	r3, r0
 8007b36:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8007b38:	4b11      	ldr	r3, [pc, #68]	; (8007b80 <HAL_FLASHEx_Erase+0xdc>)
 8007b3a:	691b      	ldr	r3, [r3, #16]
 8007b3c:	4a10      	ldr	r2, [pc, #64]	; (8007b80 <HAL_FLASHEx_Erase+0xdc>)
 8007b3e:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8007b42:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8007b44:	7bfb      	ldrb	r3, [r7, #15]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d003      	beq.n	8007b52 <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8007b4a:	683b      	ldr	r3, [r7, #0]
 8007b4c:	68ba      	ldr	r2, [r7, #8]
 8007b4e:	601a      	str	r2, [r3, #0]
          break;
 8007b50:	e00a      	b.n	8007b68 <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8007b52:	68bb      	ldr	r3, [r7, #8]
 8007b54:	3301      	adds	r3, #1
 8007b56:	60bb      	str	r3, [r7, #8]
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	68da      	ldr	r2, [r3, #12]
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	689b      	ldr	r3, [r3, #8]
 8007b60:	4413      	add	r3, r2
 8007b62:	68ba      	ldr	r2, [r7, #8]
 8007b64:	429a      	cmp	r2, r3
 8007b66:	d3da      	bcc.n	8007b1e <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 8007b68:	f000 f878 	bl	8007c5c <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8007b6c:	4b03      	ldr	r3, [pc, #12]	; (8007b7c <HAL_FLASHEx_Erase+0xd8>)
 8007b6e:	2200      	movs	r2, #0
 8007b70:	761a      	strb	r2, [r3, #24]

  return status;
 8007b72:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b74:	4618      	mov	r0, r3
 8007b76:	3710      	adds	r7, #16
 8007b78:	46bd      	mov	sp, r7
 8007b7a:	bd80      	pop	{r7, pc}
 8007b7c:	20016468 	.word	0x20016468
 8007b80:	40023c00 	.word	0x40023c00

08007b84 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8007b84:	b480      	push	{r7}
 8007b86:	b083      	sub	sp, #12
 8007b88:	af00      	add	r7, sp, #0
 8007b8a:	4603      	mov	r3, r0
 8007b8c:	6039      	str	r1, [r7, #0]
 8007b8e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8007b90:	4b0d      	ldr	r3, [pc, #52]	; (8007bc8 <FLASH_MassErase+0x44>)
 8007b92:	691b      	ldr	r3, [r3, #16]
 8007b94:	4a0c      	ldr	r2, [pc, #48]	; (8007bc8 <FLASH_MassErase+0x44>)
 8007b96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b9a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8007b9c:	4b0a      	ldr	r3, [pc, #40]	; (8007bc8 <FLASH_MassErase+0x44>)
 8007b9e:	691b      	ldr	r3, [r3, #16]
 8007ba0:	4a09      	ldr	r2, [pc, #36]	; (8007bc8 <FLASH_MassErase+0x44>)
 8007ba2:	f043 0304 	orr.w	r3, r3, #4
 8007ba6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 8007ba8:	4b07      	ldr	r3, [pc, #28]	; (8007bc8 <FLASH_MassErase+0x44>)
 8007baa:	691a      	ldr	r2, [r3, #16]
 8007bac:	79fb      	ldrb	r3, [r7, #7]
 8007bae:	021b      	lsls	r3, r3, #8
 8007bb0:	4313      	orrs	r3, r2
 8007bb2:	4a05      	ldr	r2, [pc, #20]	; (8007bc8 <FLASH_MassErase+0x44>)
 8007bb4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007bb8:	6113      	str	r3, [r2, #16]
}
 8007bba:	bf00      	nop
 8007bbc:	370c      	adds	r7, #12
 8007bbe:	46bd      	mov	sp, r7
 8007bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc4:	4770      	bx	lr
 8007bc6:	bf00      	nop
 8007bc8:	40023c00 	.word	0x40023c00

08007bcc <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8007bcc:	b480      	push	{r7}
 8007bce:	b085      	sub	sp, #20
 8007bd0:	af00      	add	r7, sp, #0
 8007bd2:	6078      	str	r0, [r7, #4]
 8007bd4:	460b      	mov	r3, r1
 8007bd6:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8007bd8:	2300      	movs	r3, #0
 8007bda:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8007bdc:	78fb      	ldrb	r3, [r7, #3]
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d102      	bne.n	8007be8 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8007be2:	2300      	movs	r3, #0
 8007be4:	60fb      	str	r3, [r7, #12]
 8007be6:	e010      	b.n	8007c0a <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8007be8:	78fb      	ldrb	r3, [r7, #3]
 8007bea:	2b01      	cmp	r3, #1
 8007bec:	d103      	bne.n	8007bf6 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8007bee:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007bf2:	60fb      	str	r3, [r7, #12]
 8007bf4:	e009      	b.n	8007c0a <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8007bf6:	78fb      	ldrb	r3, [r7, #3]
 8007bf8:	2b02      	cmp	r3, #2
 8007bfa:	d103      	bne.n	8007c04 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8007bfc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007c00:	60fb      	str	r3, [r7, #12]
 8007c02:	e002      	b.n	8007c0a <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8007c04:	f44f 7340 	mov.w	r3, #768	; 0x300
 8007c08:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8007c0a:	4b13      	ldr	r3, [pc, #76]	; (8007c58 <FLASH_Erase_Sector+0x8c>)
 8007c0c:	691b      	ldr	r3, [r3, #16]
 8007c0e:	4a12      	ldr	r2, [pc, #72]	; (8007c58 <FLASH_Erase_Sector+0x8c>)
 8007c10:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007c14:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8007c16:	4b10      	ldr	r3, [pc, #64]	; (8007c58 <FLASH_Erase_Sector+0x8c>)
 8007c18:	691a      	ldr	r2, [r3, #16]
 8007c1a:	490f      	ldr	r1, [pc, #60]	; (8007c58 <FLASH_Erase_Sector+0x8c>)
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	4313      	orrs	r3, r2
 8007c20:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8007c22:	4b0d      	ldr	r3, [pc, #52]	; (8007c58 <FLASH_Erase_Sector+0x8c>)
 8007c24:	691b      	ldr	r3, [r3, #16]
 8007c26:	4a0c      	ldr	r2, [pc, #48]	; (8007c58 <FLASH_Erase_Sector+0x8c>)
 8007c28:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8007c2c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8007c2e:	4b0a      	ldr	r3, [pc, #40]	; (8007c58 <FLASH_Erase_Sector+0x8c>)
 8007c30:	691a      	ldr	r2, [r3, #16]
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	00db      	lsls	r3, r3, #3
 8007c36:	4313      	orrs	r3, r2
 8007c38:	4a07      	ldr	r2, [pc, #28]	; (8007c58 <FLASH_Erase_Sector+0x8c>)
 8007c3a:	f043 0302 	orr.w	r3, r3, #2
 8007c3e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8007c40:	4b05      	ldr	r3, [pc, #20]	; (8007c58 <FLASH_Erase_Sector+0x8c>)
 8007c42:	691b      	ldr	r3, [r3, #16]
 8007c44:	4a04      	ldr	r2, [pc, #16]	; (8007c58 <FLASH_Erase_Sector+0x8c>)
 8007c46:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007c4a:	6113      	str	r3, [r2, #16]
}
 8007c4c:	bf00      	nop
 8007c4e:	3714      	adds	r7, #20
 8007c50:	46bd      	mov	sp, r7
 8007c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c56:	4770      	bx	lr
 8007c58:	40023c00 	.word	0x40023c00

08007c5c <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8007c5c:	b480      	push	{r7}
 8007c5e:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 8007c60:	4b20      	ldr	r3, [pc, #128]	; (8007ce4 <FLASH_FlushCaches+0x88>)
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d017      	beq.n	8007c9c <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8007c6c:	4b1d      	ldr	r3, [pc, #116]	; (8007ce4 <FLASH_FlushCaches+0x88>)
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	4a1c      	ldr	r2, [pc, #112]	; (8007ce4 <FLASH_FlushCaches+0x88>)
 8007c72:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007c76:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8007c78:	4b1a      	ldr	r3, [pc, #104]	; (8007ce4 <FLASH_FlushCaches+0x88>)
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	4a19      	ldr	r2, [pc, #100]	; (8007ce4 <FLASH_FlushCaches+0x88>)
 8007c7e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8007c82:	6013      	str	r3, [r2, #0]
 8007c84:	4b17      	ldr	r3, [pc, #92]	; (8007ce4 <FLASH_FlushCaches+0x88>)
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	4a16      	ldr	r2, [pc, #88]	; (8007ce4 <FLASH_FlushCaches+0x88>)
 8007c8a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007c8e:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8007c90:	4b14      	ldr	r3, [pc, #80]	; (8007ce4 <FLASH_FlushCaches+0x88>)
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	4a13      	ldr	r2, [pc, #76]	; (8007ce4 <FLASH_FlushCaches+0x88>)
 8007c96:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007c9a:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8007c9c:	4b11      	ldr	r3, [pc, #68]	; (8007ce4 <FLASH_FlushCaches+0x88>)
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d017      	beq.n	8007cd8 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8007ca8:	4b0e      	ldr	r3, [pc, #56]	; (8007ce4 <FLASH_FlushCaches+0x88>)
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	4a0d      	ldr	r2, [pc, #52]	; (8007ce4 <FLASH_FlushCaches+0x88>)
 8007cae:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007cb2:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8007cb4:	4b0b      	ldr	r3, [pc, #44]	; (8007ce4 <FLASH_FlushCaches+0x88>)
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	4a0a      	ldr	r2, [pc, #40]	; (8007ce4 <FLASH_FlushCaches+0x88>)
 8007cba:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007cbe:	6013      	str	r3, [r2, #0]
 8007cc0:	4b08      	ldr	r3, [pc, #32]	; (8007ce4 <FLASH_FlushCaches+0x88>)
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	4a07      	ldr	r2, [pc, #28]	; (8007ce4 <FLASH_FlushCaches+0x88>)
 8007cc6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007cca:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8007ccc:	4b05      	ldr	r3, [pc, #20]	; (8007ce4 <FLASH_FlushCaches+0x88>)
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	4a04      	ldr	r2, [pc, #16]	; (8007ce4 <FLASH_FlushCaches+0x88>)
 8007cd2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007cd6:	6013      	str	r3, [r2, #0]
  }
}
 8007cd8:	bf00      	nop
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce0:	4770      	bx	lr
 8007ce2:	bf00      	nop
 8007ce4:	40023c00 	.word	0x40023c00

08007ce8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007ce8:	b480      	push	{r7}
 8007cea:	b089      	sub	sp, #36	; 0x24
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	6078      	str	r0, [r7, #4]
 8007cf0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8007cf2:	2300      	movs	r3, #0
 8007cf4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8007cfa:	2300      	movs	r3, #0
 8007cfc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007cfe:	2300      	movs	r3, #0
 8007d00:	61fb      	str	r3, [r7, #28]
 8007d02:	e16b      	b.n	8007fdc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007d04:	2201      	movs	r2, #1
 8007d06:	69fb      	ldr	r3, [r7, #28]
 8007d08:	fa02 f303 	lsl.w	r3, r2, r3
 8007d0c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007d0e:	683b      	ldr	r3, [r7, #0]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	697a      	ldr	r2, [r7, #20]
 8007d14:	4013      	ands	r3, r2
 8007d16:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8007d18:	693a      	ldr	r2, [r7, #16]
 8007d1a:	697b      	ldr	r3, [r7, #20]
 8007d1c:	429a      	cmp	r2, r3
 8007d1e:	f040 815a 	bne.w	8007fd6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8007d22:	683b      	ldr	r3, [r7, #0]
 8007d24:	685b      	ldr	r3, [r3, #4]
 8007d26:	2b01      	cmp	r3, #1
 8007d28:	d00b      	beq.n	8007d42 <HAL_GPIO_Init+0x5a>
 8007d2a:	683b      	ldr	r3, [r7, #0]
 8007d2c:	685b      	ldr	r3, [r3, #4]
 8007d2e:	2b02      	cmp	r3, #2
 8007d30:	d007      	beq.n	8007d42 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007d32:	683b      	ldr	r3, [r7, #0]
 8007d34:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8007d36:	2b11      	cmp	r3, #17
 8007d38:	d003      	beq.n	8007d42 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007d3a:	683b      	ldr	r3, [r7, #0]
 8007d3c:	685b      	ldr	r3, [r3, #4]
 8007d3e:	2b12      	cmp	r3, #18
 8007d40:	d130      	bne.n	8007da4 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	689b      	ldr	r3, [r3, #8]
 8007d46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007d48:	69fb      	ldr	r3, [r7, #28]
 8007d4a:	005b      	lsls	r3, r3, #1
 8007d4c:	2203      	movs	r2, #3
 8007d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8007d52:	43db      	mvns	r3, r3
 8007d54:	69ba      	ldr	r2, [r7, #24]
 8007d56:	4013      	ands	r3, r2
 8007d58:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007d5a:	683b      	ldr	r3, [r7, #0]
 8007d5c:	68da      	ldr	r2, [r3, #12]
 8007d5e:	69fb      	ldr	r3, [r7, #28]
 8007d60:	005b      	lsls	r3, r3, #1
 8007d62:	fa02 f303 	lsl.w	r3, r2, r3
 8007d66:	69ba      	ldr	r2, [r7, #24]
 8007d68:	4313      	orrs	r3, r2
 8007d6a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	69ba      	ldr	r2, [r7, #24]
 8007d70:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	685b      	ldr	r3, [r3, #4]
 8007d76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007d78:	2201      	movs	r2, #1
 8007d7a:	69fb      	ldr	r3, [r7, #28]
 8007d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8007d80:	43db      	mvns	r3, r3
 8007d82:	69ba      	ldr	r2, [r7, #24]
 8007d84:	4013      	ands	r3, r2
 8007d86:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8007d88:	683b      	ldr	r3, [r7, #0]
 8007d8a:	685b      	ldr	r3, [r3, #4]
 8007d8c:	091b      	lsrs	r3, r3, #4
 8007d8e:	f003 0201 	and.w	r2, r3, #1
 8007d92:	69fb      	ldr	r3, [r7, #28]
 8007d94:	fa02 f303 	lsl.w	r3, r2, r3
 8007d98:	69ba      	ldr	r2, [r7, #24]
 8007d9a:	4313      	orrs	r3, r2
 8007d9c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	69ba      	ldr	r2, [r7, #24]
 8007da2:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	68db      	ldr	r3, [r3, #12]
 8007da8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007daa:	69fb      	ldr	r3, [r7, #28]
 8007dac:	005b      	lsls	r3, r3, #1
 8007dae:	2203      	movs	r2, #3
 8007db0:	fa02 f303 	lsl.w	r3, r2, r3
 8007db4:	43db      	mvns	r3, r3
 8007db6:	69ba      	ldr	r2, [r7, #24]
 8007db8:	4013      	ands	r3, r2
 8007dba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007dbc:	683b      	ldr	r3, [r7, #0]
 8007dbe:	689a      	ldr	r2, [r3, #8]
 8007dc0:	69fb      	ldr	r3, [r7, #28]
 8007dc2:	005b      	lsls	r3, r3, #1
 8007dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8007dc8:	69ba      	ldr	r2, [r7, #24]
 8007dca:	4313      	orrs	r3, r2
 8007dcc:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	69ba      	ldr	r2, [r7, #24]
 8007dd2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007dd4:	683b      	ldr	r3, [r7, #0]
 8007dd6:	685b      	ldr	r3, [r3, #4]
 8007dd8:	2b02      	cmp	r3, #2
 8007dda:	d003      	beq.n	8007de4 <HAL_GPIO_Init+0xfc>
 8007ddc:	683b      	ldr	r3, [r7, #0]
 8007dde:	685b      	ldr	r3, [r3, #4]
 8007de0:	2b12      	cmp	r3, #18
 8007de2:	d123      	bne.n	8007e2c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007de4:	69fb      	ldr	r3, [r7, #28]
 8007de6:	08da      	lsrs	r2, r3, #3
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	3208      	adds	r2, #8
 8007dec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007df0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007df2:	69fb      	ldr	r3, [r7, #28]
 8007df4:	f003 0307 	and.w	r3, r3, #7
 8007df8:	009b      	lsls	r3, r3, #2
 8007dfa:	220f      	movs	r2, #15
 8007dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8007e00:	43db      	mvns	r3, r3
 8007e02:	69ba      	ldr	r2, [r7, #24]
 8007e04:	4013      	ands	r3, r2
 8007e06:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8007e08:	683b      	ldr	r3, [r7, #0]
 8007e0a:	691a      	ldr	r2, [r3, #16]
 8007e0c:	69fb      	ldr	r3, [r7, #28]
 8007e0e:	f003 0307 	and.w	r3, r3, #7
 8007e12:	009b      	lsls	r3, r3, #2
 8007e14:	fa02 f303 	lsl.w	r3, r2, r3
 8007e18:	69ba      	ldr	r2, [r7, #24]
 8007e1a:	4313      	orrs	r3, r2
 8007e1c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007e1e:	69fb      	ldr	r3, [r7, #28]
 8007e20:	08da      	lsrs	r2, r3, #3
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	3208      	adds	r2, #8
 8007e26:	69b9      	ldr	r1, [r7, #24]
 8007e28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007e32:	69fb      	ldr	r3, [r7, #28]
 8007e34:	005b      	lsls	r3, r3, #1
 8007e36:	2203      	movs	r2, #3
 8007e38:	fa02 f303 	lsl.w	r3, r2, r3
 8007e3c:	43db      	mvns	r3, r3
 8007e3e:	69ba      	ldr	r2, [r7, #24]
 8007e40:	4013      	ands	r3, r2
 8007e42:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007e44:	683b      	ldr	r3, [r7, #0]
 8007e46:	685b      	ldr	r3, [r3, #4]
 8007e48:	f003 0203 	and.w	r2, r3, #3
 8007e4c:	69fb      	ldr	r3, [r7, #28]
 8007e4e:	005b      	lsls	r3, r3, #1
 8007e50:	fa02 f303 	lsl.w	r3, r2, r3
 8007e54:	69ba      	ldr	r2, [r7, #24]
 8007e56:	4313      	orrs	r3, r2
 8007e58:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	69ba      	ldr	r2, [r7, #24]
 8007e5e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8007e60:	683b      	ldr	r3, [r7, #0]
 8007e62:	685b      	ldr	r3, [r3, #4]
 8007e64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	f000 80b4 	beq.w	8007fd6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007e6e:	2300      	movs	r3, #0
 8007e70:	60fb      	str	r3, [r7, #12]
 8007e72:	4b5f      	ldr	r3, [pc, #380]	; (8007ff0 <HAL_GPIO_Init+0x308>)
 8007e74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e76:	4a5e      	ldr	r2, [pc, #376]	; (8007ff0 <HAL_GPIO_Init+0x308>)
 8007e78:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007e7c:	6453      	str	r3, [r2, #68]	; 0x44
 8007e7e:	4b5c      	ldr	r3, [pc, #368]	; (8007ff0 <HAL_GPIO_Init+0x308>)
 8007e80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e82:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007e86:	60fb      	str	r3, [r7, #12]
 8007e88:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007e8a:	4a5a      	ldr	r2, [pc, #360]	; (8007ff4 <HAL_GPIO_Init+0x30c>)
 8007e8c:	69fb      	ldr	r3, [r7, #28]
 8007e8e:	089b      	lsrs	r3, r3, #2
 8007e90:	3302      	adds	r3, #2
 8007e92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007e96:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8007e98:	69fb      	ldr	r3, [r7, #28]
 8007e9a:	f003 0303 	and.w	r3, r3, #3
 8007e9e:	009b      	lsls	r3, r3, #2
 8007ea0:	220f      	movs	r2, #15
 8007ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8007ea6:	43db      	mvns	r3, r3
 8007ea8:	69ba      	ldr	r2, [r7, #24]
 8007eaa:	4013      	ands	r3, r2
 8007eac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	4a51      	ldr	r2, [pc, #324]	; (8007ff8 <HAL_GPIO_Init+0x310>)
 8007eb2:	4293      	cmp	r3, r2
 8007eb4:	d02b      	beq.n	8007f0e <HAL_GPIO_Init+0x226>
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	4a50      	ldr	r2, [pc, #320]	; (8007ffc <HAL_GPIO_Init+0x314>)
 8007eba:	4293      	cmp	r3, r2
 8007ebc:	d025      	beq.n	8007f0a <HAL_GPIO_Init+0x222>
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	4a4f      	ldr	r2, [pc, #316]	; (8008000 <HAL_GPIO_Init+0x318>)
 8007ec2:	4293      	cmp	r3, r2
 8007ec4:	d01f      	beq.n	8007f06 <HAL_GPIO_Init+0x21e>
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	4a4e      	ldr	r2, [pc, #312]	; (8008004 <HAL_GPIO_Init+0x31c>)
 8007eca:	4293      	cmp	r3, r2
 8007ecc:	d019      	beq.n	8007f02 <HAL_GPIO_Init+0x21a>
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	4a4d      	ldr	r2, [pc, #308]	; (8008008 <HAL_GPIO_Init+0x320>)
 8007ed2:	4293      	cmp	r3, r2
 8007ed4:	d013      	beq.n	8007efe <HAL_GPIO_Init+0x216>
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	4a4c      	ldr	r2, [pc, #304]	; (800800c <HAL_GPIO_Init+0x324>)
 8007eda:	4293      	cmp	r3, r2
 8007edc:	d00d      	beq.n	8007efa <HAL_GPIO_Init+0x212>
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	4a4b      	ldr	r2, [pc, #300]	; (8008010 <HAL_GPIO_Init+0x328>)
 8007ee2:	4293      	cmp	r3, r2
 8007ee4:	d007      	beq.n	8007ef6 <HAL_GPIO_Init+0x20e>
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	4a4a      	ldr	r2, [pc, #296]	; (8008014 <HAL_GPIO_Init+0x32c>)
 8007eea:	4293      	cmp	r3, r2
 8007eec:	d101      	bne.n	8007ef2 <HAL_GPIO_Init+0x20a>
 8007eee:	2307      	movs	r3, #7
 8007ef0:	e00e      	b.n	8007f10 <HAL_GPIO_Init+0x228>
 8007ef2:	2308      	movs	r3, #8
 8007ef4:	e00c      	b.n	8007f10 <HAL_GPIO_Init+0x228>
 8007ef6:	2306      	movs	r3, #6
 8007ef8:	e00a      	b.n	8007f10 <HAL_GPIO_Init+0x228>
 8007efa:	2305      	movs	r3, #5
 8007efc:	e008      	b.n	8007f10 <HAL_GPIO_Init+0x228>
 8007efe:	2304      	movs	r3, #4
 8007f00:	e006      	b.n	8007f10 <HAL_GPIO_Init+0x228>
 8007f02:	2303      	movs	r3, #3
 8007f04:	e004      	b.n	8007f10 <HAL_GPIO_Init+0x228>
 8007f06:	2302      	movs	r3, #2
 8007f08:	e002      	b.n	8007f10 <HAL_GPIO_Init+0x228>
 8007f0a:	2301      	movs	r3, #1
 8007f0c:	e000      	b.n	8007f10 <HAL_GPIO_Init+0x228>
 8007f0e:	2300      	movs	r3, #0
 8007f10:	69fa      	ldr	r2, [r7, #28]
 8007f12:	f002 0203 	and.w	r2, r2, #3
 8007f16:	0092      	lsls	r2, r2, #2
 8007f18:	4093      	lsls	r3, r2
 8007f1a:	69ba      	ldr	r2, [r7, #24]
 8007f1c:	4313      	orrs	r3, r2
 8007f1e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007f20:	4934      	ldr	r1, [pc, #208]	; (8007ff4 <HAL_GPIO_Init+0x30c>)
 8007f22:	69fb      	ldr	r3, [r7, #28]
 8007f24:	089b      	lsrs	r3, r3, #2
 8007f26:	3302      	adds	r3, #2
 8007f28:	69ba      	ldr	r2, [r7, #24]
 8007f2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007f2e:	4b3a      	ldr	r3, [pc, #232]	; (8008018 <HAL_GPIO_Init+0x330>)
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007f34:	693b      	ldr	r3, [r7, #16]
 8007f36:	43db      	mvns	r3, r3
 8007f38:	69ba      	ldr	r2, [r7, #24]
 8007f3a:	4013      	ands	r3, r2
 8007f3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8007f3e:	683b      	ldr	r3, [r7, #0]
 8007f40:	685b      	ldr	r3, [r3, #4]
 8007f42:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d003      	beq.n	8007f52 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8007f4a:	69ba      	ldr	r2, [r7, #24]
 8007f4c:	693b      	ldr	r3, [r7, #16]
 8007f4e:	4313      	orrs	r3, r2
 8007f50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007f52:	4a31      	ldr	r2, [pc, #196]	; (8008018 <HAL_GPIO_Init+0x330>)
 8007f54:	69bb      	ldr	r3, [r7, #24]
 8007f56:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8007f58:	4b2f      	ldr	r3, [pc, #188]	; (8008018 <HAL_GPIO_Init+0x330>)
 8007f5a:	685b      	ldr	r3, [r3, #4]
 8007f5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007f5e:	693b      	ldr	r3, [r7, #16]
 8007f60:	43db      	mvns	r3, r3
 8007f62:	69ba      	ldr	r2, [r7, #24]
 8007f64:	4013      	ands	r3, r2
 8007f66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8007f68:	683b      	ldr	r3, [r7, #0]
 8007f6a:	685b      	ldr	r3, [r3, #4]
 8007f6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d003      	beq.n	8007f7c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8007f74:	69ba      	ldr	r2, [r7, #24]
 8007f76:	693b      	ldr	r3, [r7, #16]
 8007f78:	4313      	orrs	r3, r2
 8007f7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8007f7c:	4a26      	ldr	r2, [pc, #152]	; (8008018 <HAL_GPIO_Init+0x330>)
 8007f7e:	69bb      	ldr	r3, [r7, #24]
 8007f80:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007f82:	4b25      	ldr	r3, [pc, #148]	; (8008018 <HAL_GPIO_Init+0x330>)
 8007f84:	689b      	ldr	r3, [r3, #8]
 8007f86:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007f88:	693b      	ldr	r3, [r7, #16]
 8007f8a:	43db      	mvns	r3, r3
 8007f8c:	69ba      	ldr	r2, [r7, #24]
 8007f8e:	4013      	ands	r3, r2
 8007f90:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8007f92:	683b      	ldr	r3, [r7, #0]
 8007f94:	685b      	ldr	r3, [r3, #4]
 8007f96:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d003      	beq.n	8007fa6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8007f9e:	69ba      	ldr	r2, [r7, #24]
 8007fa0:	693b      	ldr	r3, [r7, #16]
 8007fa2:	4313      	orrs	r3, r2
 8007fa4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8007fa6:	4a1c      	ldr	r2, [pc, #112]	; (8008018 <HAL_GPIO_Init+0x330>)
 8007fa8:	69bb      	ldr	r3, [r7, #24]
 8007faa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007fac:	4b1a      	ldr	r3, [pc, #104]	; (8008018 <HAL_GPIO_Init+0x330>)
 8007fae:	68db      	ldr	r3, [r3, #12]
 8007fb0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007fb2:	693b      	ldr	r3, [r7, #16]
 8007fb4:	43db      	mvns	r3, r3
 8007fb6:	69ba      	ldr	r2, [r7, #24]
 8007fb8:	4013      	ands	r3, r2
 8007fba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8007fbc:	683b      	ldr	r3, [r7, #0]
 8007fbe:	685b      	ldr	r3, [r3, #4]
 8007fc0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d003      	beq.n	8007fd0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8007fc8:	69ba      	ldr	r2, [r7, #24]
 8007fca:	693b      	ldr	r3, [r7, #16]
 8007fcc:	4313      	orrs	r3, r2
 8007fce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007fd0:	4a11      	ldr	r2, [pc, #68]	; (8008018 <HAL_GPIO_Init+0x330>)
 8007fd2:	69bb      	ldr	r3, [r7, #24]
 8007fd4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007fd6:	69fb      	ldr	r3, [r7, #28]
 8007fd8:	3301      	adds	r3, #1
 8007fda:	61fb      	str	r3, [r7, #28]
 8007fdc:	69fb      	ldr	r3, [r7, #28]
 8007fde:	2b0f      	cmp	r3, #15
 8007fe0:	f67f ae90 	bls.w	8007d04 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8007fe4:	bf00      	nop
 8007fe6:	3724      	adds	r7, #36	; 0x24
 8007fe8:	46bd      	mov	sp, r7
 8007fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fee:	4770      	bx	lr
 8007ff0:	40023800 	.word	0x40023800
 8007ff4:	40013800 	.word	0x40013800
 8007ff8:	40020000 	.word	0x40020000
 8007ffc:	40020400 	.word	0x40020400
 8008000:	40020800 	.word	0x40020800
 8008004:	40020c00 	.word	0x40020c00
 8008008:	40021000 	.word	0x40021000
 800800c:	40021400 	.word	0x40021400
 8008010:	40021800 	.word	0x40021800
 8008014:	40021c00 	.word	0x40021c00
 8008018:	40013c00 	.word	0x40013c00

0800801c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800801c:	b480      	push	{r7}
 800801e:	b085      	sub	sp, #20
 8008020:	af00      	add	r7, sp, #0
 8008022:	6078      	str	r0, [r7, #4]
 8008024:	460b      	mov	r3, r1
 8008026:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	691a      	ldr	r2, [r3, #16]
 800802c:	887b      	ldrh	r3, [r7, #2]
 800802e:	4013      	ands	r3, r2
 8008030:	2b00      	cmp	r3, #0
 8008032:	d002      	beq.n	800803a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008034:	2301      	movs	r3, #1
 8008036:	73fb      	strb	r3, [r7, #15]
 8008038:	e001      	b.n	800803e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800803a:	2300      	movs	r3, #0
 800803c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800803e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008040:	4618      	mov	r0, r3
 8008042:	3714      	adds	r7, #20
 8008044:	46bd      	mov	sp, r7
 8008046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800804a:	4770      	bx	lr

0800804c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800804c:	b480      	push	{r7}
 800804e:	b083      	sub	sp, #12
 8008050:	af00      	add	r7, sp, #0
 8008052:	6078      	str	r0, [r7, #4]
 8008054:	460b      	mov	r3, r1
 8008056:	807b      	strh	r3, [r7, #2]
 8008058:	4613      	mov	r3, r2
 800805a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800805c:	787b      	ldrb	r3, [r7, #1]
 800805e:	2b00      	cmp	r3, #0
 8008060:	d003      	beq.n	800806a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008062:	887a      	ldrh	r2, [r7, #2]
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8008068:	e003      	b.n	8008072 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800806a:	887b      	ldrh	r3, [r7, #2]
 800806c:	041a      	lsls	r2, r3, #16
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	619a      	str	r2, [r3, #24]
}
 8008072:	bf00      	nop
 8008074:	370c      	adds	r7, #12
 8008076:	46bd      	mov	sp, r7
 8008078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807c:	4770      	bx	lr
	...

08008080 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008080:	b580      	push	{r7, lr}
 8008082:	b084      	sub	sp, #16
 8008084:	af00      	add	r7, sp, #0
 8008086:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	2b00      	cmp	r3, #0
 800808c:	d101      	bne.n	8008092 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800808e:	2301      	movs	r3, #1
 8008090:	e11f      	b.n	80082d2 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008098:	b2db      	uxtb	r3, r3
 800809a:	2b00      	cmp	r3, #0
 800809c:	d106      	bne.n	80080ac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	2200      	movs	r2, #0
 80080a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80080a6:	6878      	ldr	r0, [r7, #4]
 80080a8:	f7fd ff96 	bl	8005fd8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2224      	movs	r2, #36	; 0x24
 80080b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	681a      	ldr	r2, [r3, #0]
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	f022 0201 	bic.w	r2, r2, #1
 80080c2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	681a      	ldr	r2, [r3, #0]
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80080d2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	681a      	ldr	r2, [r3, #0]
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80080e2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80080e4:	f000 fd18 	bl	8008b18 <HAL_RCC_GetPCLK1Freq>
 80080e8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	685b      	ldr	r3, [r3, #4]
 80080ee:	4a7b      	ldr	r2, [pc, #492]	; (80082dc <HAL_I2C_Init+0x25c>)
 80080f0:	4293      	cmp	r3, r2
 80080f2:	d807      	bhi.n	8008104 <HAL_I2C_Init+0x84>
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	4a7a      	ldr	r2, [pc, #488]	; (80082e0 <HAL_I2C_Init+0x260>)
 80080f8:	4293      	cmp	r3, r2
 80080fa:	bf94      	ite	ls
 80080fc:	2301      	movls	r3, #1
 80080fe:	2300      	movhi	r3, #0
 8008100:	b2db      	uxtb	r3, r3
 8008102:	e006      	b.n	8008112 <HAL_I2C_Init+0x92>
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	4a77      	ldr	r2, [pc, #476]	; (80082e4 <HAL_I2C_Init+0x264>)
 8008108:	4293      	cmp	r3, r2
 800810a:	bf94      	ite	ls
 800810c:	2301      	movls	r3, #1
 800810e:	2300      	movhi	r3, #0
 8008110:	b2db      	uxtb	r3, r3
 8008112:	2b00      	cmp	r3, #0
 8008114:	d001      	beq.n	800811a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8008116:	2301      	movs	r3, #1
 8008118:	e0db      	b.n	80082d2 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	4a72      	ldr	r2, [pc, #456]	; (80082e8 <HAL_I2C_Init+0x268>)
 800811e:	fba2 2303 	umull	r2, r3, r2, r3
 8008122:	0c9b      	lsrs	r3, r3, #18
 8008124:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	685b      	ldr	r3, [r3, #4]
 800812c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	68ba      	ldr	r2, [r7, #8]
 8008136:	430a      	orrs	r2, r1
 8008138:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	6a1b      	ldr	r3, [r3, #32]
 8008140:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	685b      	ldr	r3, [r3, #4]
 8008148:	4a64      	ldr	r2, [pc, #400]	; (80082dc <HAL_I2C_Init+0x25c>)
 800814a:	4293      	cmp	r3, r2
 800814c:	d802      	bhi.n	8008154 <HAL_I2C_Init+0xd4>
 800814e:	68bb      	ldr	r3, [r7, #8]
 8008150:	3301      	adds	r3, #1
 8008152:	e009      	b.n	8008168 <HAL_I2C_Init+0xe8>
 8008154:	68bb      	ldr	r3, [r7, #8]
 8008156:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800815a:	fb02 f303 	mul.w	r3, r2, r3
 800815e:	4a63      	ldr	r2, [pc, #396]	; (80082ec <HAL_I2C_Init+0x26c>)
 8008160:	fba2 2303 	umull	r2, r3, r2, r3
 8008164:	099b      	lsrs	r3, r3, #6
 8008166:	3301      	adds	r3, #1
 8008168:	687a      	ldr	r2, [r7, #4]
 800816a:	6812      	ldr	r2, [r2, #0]
 800816c:	430b      	orrs	r3, r1
 800816e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	69db      	ldr	r3, [r3, #28]
 8008176:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800817a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	685b      	ldr	r3, [r3, #4]
 8008182:	4956      	ldr	r1, [pc, #344]	; (80082dc <HAL_I2C_Init+0x25c>)
 8008184:	428b      	cmp	r3, r1
 8008186:	d80d      	bhi.n	80081a4 <HAL_I2C_Init+0x124>
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	1e59      	subs	r1, r3, #1
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	685b      	ldr	r3, [r3, #4]
 8008190:	005b      	lsls	r3, r3, #1
 8008192:	fbb1 f3f3 	udiv	r3, r1, r3
 8008196:	3301      	adds	r3, #1
 8008198:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800819c:	2b04      	cmp	r3, #4
 800819e:	bf38      	it	cc
 80081a0:	2304      	movcc	r3, #4
 80081a2:	e04f      	b.n	8008244 <HAL_I2C_Init+0x1c4>
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	689b      	ldr	r3, [r3, #8]
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d111      	bne.n	80081d0 <HAL_I2C_Init+0x150>
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	1e58      	subs	r0, r3, #1
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	6859      	ldr	r1, [r3, #4]
 80081b4:	460b      	mov	r3, r1
 80081b6:	005b      	lsls	r3, r3, #1
 80081b8:	440b      	add	r3, r1
 80081ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80081be:	3301      	adds	r3, #1
 80081c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	bf0c      	ite	eq
 80081c8:	2301      	moveq	r3, #1
 80081ca:	2300      	movne	r3, #0
 80081cc:	b2db      	uxtb	r3, r3
 80081ce:	e012      	b.n	80081f6 <HAL_I2C_Init+0x176>
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	1e58      	subs	r0, r3, #1
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	6859      	ldr	r1, [r3, #4]
 80081d8:	460b      	mov	r3, r1
 80081da:	009b      	lsls	r3, r3, #2
 80081dc:	440b      	add	r3, r1
 80081de:	0099      	lsls	r1, r3, #2
 80081e0:	440b      	add	r3, r1
 80081e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80081e6:	3301      	adds	r3, #1
 80081e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	bf0c      	ite	eq
 80081f0:	2301      	moveq	r3, #1
 80081f2:	2300      	movne	r3, #0
 80081f4:	b2db      	uxtb	r3, r3
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d001      	beq.n	80081fe <HAL_I2C_Init+0x17e>
 80081fa:	2301      	movs	r3, #1
 80081fc:	e022      	b.n	8008244 <HAL_I2C_Init+0x1c4>
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	689b      	ldr	r3, [r3, #8]
 8008202:	2b00      	cmp	r3, #0
 8008204:	d10e      	bne.n	8008224 <HAL_I2C_Init+0x1a4>
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	1e58      	subs	r0, r3, #1
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	6859      	ldr	r1, [r3, #4]
 800820e:	460b      	mov	r3, r1
 8008210:	005b      	lsls	r3, r3, #1
 8008212:	440b      	add	r3, r1
 8008214:	fbb0 f3f3 	udiv	r3, r0, r3
 8008218:	3301      	adds	r3, #1
 800821a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800821e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008222:	e00f      	b.n	8008244 <HAL_I2C_Init+0x1c4>
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	1e58      	subs	r0, r3, #1
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	6859      	ldr	r1, [r3, #4]
 800822c:	460b      	mov	r3, r1
 800822e:	009b      	lsls	r3, r3, #2
 8008230:	440b      	add	r3, r1
 8008232:	0099      	lsls	r1, r3, #2
 8008234:	440b      	add	r3, r1
 8008236:	fbb0 f3f3 	udiv	r3, r0, r3
 800823a:	3301      	adds	r3, #1
 800823c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008240:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008244:	6879      	ldr	r1, [r7, #4]
 8008246:	6809      	ldr	r1, [r1, #0]
 8008248:	4313      	orrs	r3, r2
 800824a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	69da      	ldr	r2, [r3, #28]
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	6a1b      	ldr	r3, [r3, #32]
 800825e:	431a      	orrs	r2, r3
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	430a      	orrs	r2, r1
 8008266:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	689b      	ldr	r3, [r3, #8]
 800826e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8008272:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8008276:	687a      	ldr	r2, [r7, #4]
 8008278:	6911      	ldr	r1, [r2, #16]
 800827a:	687a      	ldr	r2, [r7, #4]
 800827c:	68d2      	ldr	r2, [r2, #12]
 800827e:	4311      	orrs	r1, r2
 8008280:	687a      	ldr	r2, [r7, #4]
 8008282:	6812      	ldr	r2, [r2, #0]
 8008284:	430b      	orrs	r3, r1
 8008286:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	68db      	ldr	r3, [r3, #12]
 800828e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	695a      	ldr	r2, [r3, #20]
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	699b      	ldr	r3, [r3, #24]
 800829a:	431a      	orrs	r2, r3
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	430a      	orrs	r2, r1
 80082a2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	681a      	ldr	r2, [r3, #0]
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	f042 0201 	orr.w	r2, r2, #1
 80082b2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	2200      	movs	r2, #0
 80082b8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	2220      	movs	r2, #32
 80082be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	2200      	movs	r2, #0
 80082c6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	2200      	movs	r2, #0
 80082cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80082d0:	2300      	movs	r3, #0
}
 80082d2:	4618      	mov	r0, r3
 80082d4:	3710      	adds	r7, #16
 80082d6:	46bd      	mov	sp, r7
 80082d8:	bd80      	pop	{r7, pc}
 80082da:	bf00      	nop
 80082dc:	000186a0 	.word	0x000186a0
 80082e0:	001e847f 	.word	0x001e847f
 80082e4:	003d08ff 	.word	0x003d08ff
 80082e8:	431bde83 	.word	0x431bde83
 80082ec:	10624dd3 	.word	0x10624dd3

080082f0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80082f0:	b580      	push	{r7, lr}
 80082f2:	b086      	sub	sp, #24
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d101      	bne.n	8008302 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80082fe:	2301      	movs	r3, #1
 8008300:	e25b      	b.n	80087ba <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	f003 0301 	and.w	r3, r3, #1
 800830a:	2b00      	cmp	r3, #0
 800830c:	d075      	beq.n	80083fa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800830e:	4ba3      	ldr	r3, [pc, #652]	; (800859c <HAL_RCC_OscConfig+0x2ac>)
 8008310:	689b      	ldr	r3, [r3, #8]
 8008312:	f003 030c 	and.w	r3, r3, #12
 8008316:	2b04      	cmp	r3, #4
 8008318:	d00c      	beq.n	8008334 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800831a:	4ba0      	ldr	r3, [pc, #640]	; (800859c <HAL_RCC_OscConfig+0x2ac>)
 800831c:	689b      	ldr	r3, [r3, #8]
 800831e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008322:	2b08      	cmp	r3, #8
 8008324:	d112      	bne.n	800834c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008326:	4b9d      	ldr	r3, [pc, #628]	; (800859c <HAL_RCC_OscConfig+0x2ac>)
 8008328:	685b      	ldr	r3, [r3, #4]
 800832a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800832e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008332:	d10b      	bne.n	800834c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008334:	4b99      	ldr	r3, [pc, #612]	; (800859c <HAL_RCC_OscConfig+0x2ac>)
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800833c:	2b00      	cmp	r3, #0
 800833e:	d05b      	beq.n	80083f8 <HAL_RCC_OscConfig+0x108>
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	685b      	ldr	r3, [r3, #4]
 8008344:	2b00      	cmp	r3, #0
 8008346:	d157      	bne.n	80083f8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008348:	2301      	movs	r3, #1
 800834a:	e236      	b.n	80087ba <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	685b      	ldr	r3, [r3, #4]
 8008350:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008354:	d106      	bne.n	8008364 <HAL_RCC_OscConfig+0x74>
 8008356:	4b91      	ldr	r3, [pc, #580]	; (800859c <HAL_RCC_OscConfig+0x2ac>)
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	4a90      	ldr	r2, [pc, #576]	; (800859c <HAL_RCC_OscConfig+0x2ac>)
 800835c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008360:	6013      	str	r3, [r2, #0]
 8008362:	e01d      	b.n	80083a0 <HAL_RCC_OscConfig+0xb0>
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	685b      	ldr	r3, [r3, #4]
 8008368:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800836c:	d10c      	bne.n	8008388 <HAL_RCC_OscConfig+0x98>
 800836e:	4b8b      	ldr	r3, [pc, #556]	; (800859c <HAL_RCC_OscConfig+0x2ac>)
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	4a8a      	ldr	r2, [pc, #552]	; (800859c <HAL_RCC_OscConfig+0x2ac>)
 8008374:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008378:	6013      	str	r3, [r2, #0]
 800837a:	4b88      	ldr	r3, [pc, #544]	; (800859c <HAL_RCC_OscConfig+0x2ac>)
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	4a87      	ldr	r2, [pc, #540]	; (800859c <HAL_RCC_OscConfig+0x2ac>)
 8008380:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008384:	6013      	str	r3, [r2, #0]
 8008386:	e00b      	b.n	80083a0 <HAL_RCC_OscConfig+0xb0>
 8008388:	4b84      	ldr	r3, [pc, #528]	; (800859c <HAL_RCC_OscConfig+0x2ac>)
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	4a83      	ldr	r2, [pc, #524]	; (800859c <HAL_RCC_OscConfig+0x2ac>)
 800838e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008392:	6013      	str	r3, [r2, #0]
 8008394:	4b81      	ldr	r3, [pc, #516]	; (800859c <HAL_RCC_OscConfig+0x2ac>)
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	4a80      	ldr	r2, [pc, #512]	; (800859c <HAL_RCC_OscConfig+0x2ac>)
 800839a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800839e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	685b      	ldr	r3, [r3, #4]
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d013      	beq.n	80083d0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80083a8:	f7fe fa12 	bl	80067d0 <HAL_GetTick>
 80083ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80083ae:	e008      	b.n	80083c2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80083b0:	f7fe fa0e 	bl	80067d0 <HAL_GetTick>
 80083b4:	4602      	mov	r2, r0
 80083b6:	693b      	ldr	r3, [r7, #16]
 80083b8:	1ad3      	subs	r3, r2, r3
 80083ba:	2b64      	cmp	r3, #100	; 0x64
 80083bc:	d901      	bls.n	80083c2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80083be:	2303      	movs	r3, #3
 80083c0:	e1fb      	b.n	80087ba <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80083c2:	4b76      	ldr	r3, [pc, #472]	; (800859c <HAL_RCC_OscConfig+0x2ac>)
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d0f0      	beq.n	80083b0 <HAL_RCC_OscConfig+0xc0>
 80083ce:	e014      	b.n	80083fa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80083d0:	f7fe f9fe 	bl	80067d0 <HAL_GetTick>
 80083d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80083d6:	e008      	b.n	80083ea <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80083d8:	f7fe f9fa 	bl	80067d0 <HAL_GetTick>
 80083dc:	4602      	mov	r2, r0
 80083de:	693b      	ldr	r3, [r7, #16]
 80083e0:	1ad3      	subs	r3, r2, r3
 80083e2:	2b64      	cmp	r3, #100	; 0x64
 80083e4:	d901      	bls.n	80083ea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80083e6:	2303      	movs	r3, #3
 80083e8:	e1e7      	b.n	80087ba <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80083ea:	4b6c      	ldr	r3, [pc, #432]	; (800859c <HAL_RCC_OscConfig+0x2ac>)
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d1f0      	bne.n	80083d8 <HAL_RCC_OscConfig+0xe8>
 80083f6:	e000      	b.n	80083fa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80083f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	f003 0302 	and.w	r3, r3, #2
 8008402:	2b00      	cmp	r3, #0
 8008404:	d063      	beq.n	80084ce <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008406:	4b65      	ldr	r3, [pc, #404]	; (800859c <HAL_RCC_OscConfig+0x2ac>)
 8008408:	689b      	ldr	r3, [r3, #8]
 800840a:	f003 030c 	and.w	r3, r3, #12
 800840e:	2b00      	cmp	r3, #0
 8008410:	d00b      	beq.n	800842a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008412:	4b62      	ldr	r3, [pc, #392]	; (800859c <HAL_RCC_OscConfig+0x2ac>)
 8008414:	689b      	ldr	r3, [r3, #8]
 8008416:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800841a:	2b08      	cmp	r3, #8
 800841c:	d11c      	bne.n	8008458 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800841e:	4b5f      	ldr	r3, [pc, #380]	; (800859c <HAL_RCC_OscConfig+0x2ac>)
 8008420:	685b      	ldr	r3, [r3, #4]
 8008422:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008426:	2b00      	cmp	r3, #0
 8008428:	d116      	bne.n	8008458 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800842a:	4b5c      	ldr	r3, [pc, #368]	; (800859c <HAL_RCC_OscConfig+0x2ac>)
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	f003 0302 	and.w	r3, r3, #2
 8008432:	2b00      	cmp	r3, #0
 8008434:	d005      	beq.n	8008442 <HAL_RCC_OscConfig+0x152>
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	68db      	ldr	r3, [r3, #12]
 800843a:	2b01      	cmp	r3, #1
 800843c:	d001      	beq.n	8008442 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800843e:	2301      	movs	r3, #1
 8008440:	e1bb      	b.n	80087ba <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008442:	4b56      	ldr	r3, [pc, #344]	; (800859c <HAL_RCC_OscConfig+0x2ac>)
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	691b      	ldr	r3, [r3, #16]
 800844e:	00db      	lsls	r3, r3, #3
 8008450:	4952      	ldr	r1, [pc, #328]	; (800859c <HAL_RCC_OscConfig+0x2ac>)
 8008452:	4313      	orrs	r3, r2
 8008454:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008456:	e03a      	b.n	80084ce <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	68db      	ldr	r3, [r3, #12]
 800845c:	2b00      	cmp	r3, #0
 800845e:	d020      	beq.n	80084a2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008460:	4b4f      	ldr	r3, [pc, #316]	; (80085a0 <HAL_RCC_OscConfig+0x2b0>)
 8008462:	2201      	movs	r2, #1
 8008464:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008466:	f7fe f9b3 	bl	80067d0 <HAL_GetTick>
 800846a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800846c:	e008      	b.n	8008480 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800846e:	f7fe f9af 	bl	80067d0 <HAL_GetTick>
 8008472:	4602      	mov	r2, r0
 8008474:	693b      	ldr	r3, [r7, #16]
 8008476:	1ad3      	subs	r3, r2, r3
 8008478:	2b02      	cmp	r3, #2
 800847a:	d901      	bls.n	8008480 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800847c:	2303      	movs	r3, #3
 800847e:	e19c      	b.n	80087ba <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008480:	4b46      	ldr	r3, [pc, #280]	; (800859c <HAL_RCC_OscConfig+0x2ac>)
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	f003 0302 	and.w	r3, r3, #2
 8008488:	2b00      	cmp	r3, #0
 800848a:	d0f0      	beq.n	800846e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800848c:	4b43      	ldr	r3, [pc, #268]	; (800859c <HAL_RCC_OscConfig+0x2ac>)
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	691b      	ldr	r3, [r3, #16]
 8008498:	00db      	lsls	r3, r3, #3
 800849a:	4940      	ldr	r1, [pc, #256]	; (800859c <HAL_RCC_OscConfig+0x2ac>)
 800849c:	4313      	orrs	r3, r2
 800849e:	600b      	str	r3, [r1, #0]
 80084a0:	e015      	b.n	80084ce <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80084a2:	4b3f      	ldr	r3, [pc, #252]	; (80085a0 <HAL_RCC_OscConfig+0x2b0>)
 80084a4:	2200      	movs	r2, #0
 80084a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80084a8:	f7fe f992 	bl	80067d0 <HAL_GetTick>
 80084ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80084ae:	e008      	b.n	80084c2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80084b0:	f7fe f98e 	bl	80067d0 <HAL_GetTick>
 80084b4:	4602      	mov	r2, r0
 80084b6:	693b      	ldr	r3, [r7, #16]
 80084b8:	1ad3      	subs	r3, r2, r3
 80084ba:	2b02      	cmp	r3, #2
 80084bc:	d901      	bls.n	80084c2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80084be:	2303      	movs	r3, #3
 80084c0:	e17b      	b.n	80087ba <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80084c2:	4b36      	ldr	r3, [pc, #216]	; (800859c <HAL_RCC_OscConfig+0x2ac>)
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	f003 0302 	and.w	r3, r3, #2
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d1f0      	bne.n	80084b0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	f003 0308 	and.w	r3, r3, #8
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d030      	beq.n	800853c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	695b      	ldr	r3, [r3, #20]
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d016      	beq.n	8008510 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80084e2:	4b30      	ldr	r3, [pc, #192]	; (80085a4 <HAL_RCC_OscConfig+0x2b4>)
 80084e4:	2201      	movs	r2, #1
 80084e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80084e8:	f7fe f972 	bl	80067d0 <HAL_GetTick>
 80084ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80084ee:	e008      	b.n	8008502 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80084f0:	f7fe f96e 	bl	80067d0 <HAL_GetTick>
 80084f4:	4602      	mov	r2, r0
 80084f6:	693b      	ldr	r3, [r7, #16]
 80084f8:	1ad3      	subs	r3, r2, r3
 80084fa:	2b02      	cmp	r3, #2
 80084fc:	d901      	bls.n	8008502 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80084fe:	2303      	movs	r3, #3
 8008500:	e15b      	b.n	80087ba <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008502:	4b26      	ldr	r3, [pc, #152]	; (800859c <HAL_RCC_OscConfig+0x2ac>)
 8008504:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008506:	f003 0302 	and.w	r3, r3, #2
 800850a:	2b00      	cmp	r3, #0
 800850c:	d0f0      	beq.n	80084f0 <HAL_RCC_OscConfig+0x200>
 800850e:	e015      	b.n	800853c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008510:	4b24      	ldr	r3, [pc, #144]	; (80085a4 <HAL_RCC_OscConfig+0x2b4>)
 8008512:	2200      	movs	r2, #0
 8008514:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008516:	f7fe f95b 	bl	80067d0 <HAL_GetTick>
 800851a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800851c:	e008      	b.n	8008530 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800851e:	f7fe f957 	bl	80067d0 <HAL_GetTick>
 8008522:	4602      	mov	r2, r0
 8008524:	693b      	ldr	r3, [r7, #16]
 8008526:	1ad3      	subs	r3, r2, r3
 8008528:	2b02      	cmp	r3, #2
 800852a:	d901      	bls.n	8008530 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800852c:	2303      	movs	r3, #3
 800852e:	e144      	b.n	80087ba <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008530:	4b1a      	ldr	r3, [pc, #104]	; (800859c <HAL_RCC_OscConfig+0x2ac>)
 8008532:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008534:	f003 0302 	and.w	r3, r3, #2
 8008538:	2b00      	cmp	r3, #0
 800853a:	d1f0      	bne.n	800851e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	f003 0304 	and.w	r3, r3, #4
 8008544:	2b00      	cmp	r3, #0
 8008546:	f000 80a0 	beq.w	800868a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800854a:	2300      	movs	r3, #0
 800854c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800854e:	4b13      	ldr	r3, [pc, #76]	; (800859c <HAL_RCC_OscConfig+0x2ac>)
 8008550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008552:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008556:	2b00      	cmp	r3, #0
 8008558:	d10f      	bne.n	800857a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800855a:	2300      	movs	r3, #0
 800855c:	60bb      	str	r3, [r7, #8]
 800855e:	4b0f      	ldr	r3, [pc, #60]	; (800859c <HAL_RCC_OscConfig+0x2ac>)
 8008560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008562:	4a0e      	ldr	r2, [pc, #56]	; (800859c <HAL_RCC_OscConfig+0x2ac>)
 8008564:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008568:	6413      	str	r3, [r2, #64]	; 0x40
 800856a:	4b0c      	ldr	r3, [pc, #48]	; (800859c <HAL_RCC_OscConfig+0x2ac>)
 800856c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800856e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008572:	60bb      	str	r3, [r7, #8]
 8008574:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008576:	2301      	movs	r3, #1
 8008578:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800857a:	4b0b      	ldr	r3, [pc, #44]	; (80085a8 <HAL_RCC_OscConfig+0x2b8>)
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008582:	2b00      	cmp	r3, #0
 8008584:	d121      	bne.n	80085ca <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008586:	4b08      	ldr	r3, [pc, #32]	; (80085a8 <HAL_RCC_OscConfig+0x2b8>)
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	4a07      	ldr	r2, [pc, #28]	; (80085a8 <HAL_RCC_OscConfig+0x2b8>)
 800858c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008590:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008592:	f7fe f91d 	bl	80067d0 <HAL_GetTick>
 8008596:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008598:	e011      	b.n	80085be <HAL_RCC_OscConfig+0x2ce>
 800859a:	bf00      	nop
 800859c:	40023800 	.word	0x40023800
 80085a0:	42470000 	.word	0x42470000
 80085a4:	42470e80 	.word	0x42470e80
 80085a8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80085ac:	f7fe f910 	bl	80067d0 <HAL_GetTick>
 80085b0:	4602      	mov	r2, r0
 80085b2:	693b      	ldr	r3, [r7, #16]
 80085b4:	1ad3      	subs	r3, r2, r3
 80085b6:	2b02      	cmp	r3, #2
 80085b8:	d901      	bls.n	80085be <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80085ba:	2303      	movs	r3, #3
 80085bc:	e0fd      	b.n	80087ba <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80085be:	4b81      	ldr	r3, [pc, #516]	; (80087c4 <HAL_RCC_OscConfig+0x4d4>)
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d0f0      	beq.n	80085ac <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	689b      	ldr	r3, [r3, #8]
 80085ce:	2b01      	cmp	r3, #1
 80085d0:	d106      	bne.n	80085e0 <HAL_RCC_OscConfig+0x2f0>
 80085d2:	4b7d      	ldr	r3, [pc, #500]	; (80087c8 <HAL_RCC_OscConfig+0x4d8>)
 80085d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80085d6:	4a7c      	ldr	r2, [pc, #496]	; (80087c8 <HAL_RCC_OscConfig+0x4d8>)
 80085d8:	f043 0301 	orr.w	r3, r3, #1
 80085dc:	6713      	str	r3, [r2, #112]	; 0x70
 80085de:	e01c      	b.n	800861a <HAL_RCC_OscConfig+0x32a>
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	689b      	ldr	r3, [r3, #8]
 80085e4:	2b05      	cmp	r3, #5
 80085e6:	d10c      	bne.n	8008602 <HAL_RCC_OscConfig+0x312>
 80085e8:	4b77      	ldr	r3, [pc, #476]	; (80087c8 <HAL_RCC_OscConfig+0x4d8>)
 80085ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80085ec:	4a76      	ldr	r2, [pc, #472]	; (80087c8 <HAL_RCC_OscConfig+0x4d8>)
 80085ee:	f043 0304 	orr.w	r3, r3, #4
 80085f2:	6713      	str	r3, [r2, #112]	; 0x70
 80085f4:	4b74      	ldr	r3, [pc, #464]	; (80087c8 <HAL_RCC_OscConfig+0x4d8>)
 80085f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80085f8:	4a73      	ldr	r2, [pc, #460]	; (80087c8 <HAL_RCC_OscConfig+0x4d8>)
 80085fa:	f043 0301 	orr.w	r3, r3, #1
 80085fe:	6713      	str	r3, [r2, #112]	; 0x70
 8008600:	e00b      	b.n	800861a <HAL_RCC_OscConfig+0x32a>
 8008602:	4b71      	ldr	r3, [pc, #452]	; (80087c8 <HAL_RCC_OscConfig+0x4d8>)
 8008604:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008606:	4a70      	ldr	r2, [pc, #448]	; (80087c8 <HAL_RCC_OscConfig+0x4d8>)
 8008608:	f023 0301 	bic.w	r3, r3, #1
 800860c:	6713      	str	r3, [r2, #112]	; 0x70
 800860e:	4b6e      	ldr	r3, [pc, #440]	; (80087c8 <HAL_RCC_OscConfig+0x4d8>)
 8008610:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008612:	4a6d      	ldr	r2, [pc, #436]	; (80087c8 <HAL_RCC_OscConfig+0x4d8>)
 8008614:	f023 0304 	bic.w	r3, r3, #4
 8008618:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	689b      	ldr	r3, [r3, #8]
 800861e:	2b00      	cmp	r3, #0
 8008620:	d015      	beq.n	800864e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008622:	f7fe f8d5 	bl	80067d0 <HAL_GetTick>
 8008626:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008628:	e00a      	b.n	8008640 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800862a:	f7fe f8d1 	bl	80067d0 <HAL_GetTick>
 800862e:	4602      	mov	r2, r0
 8008630:	693b      	ldr	r3, [r7, #16]
 8008632:	1ad3      	subs	r3, r2, r3
 8008634:	f241 3288 	movw	r2, #5000	; 0x1388
 8008638:	4293      	cmp	r3, r2
 800863a:	d901      	bls.n	8008640 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800863c:	2303      	movs	r3, #3
 800863e:	e0bc      	b.n	80087ba <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008640:	4b61      	ldr	r3, [pc, #388]	; (80087c8 <HAL_RCC_OscConfig+0x4d8>)
 8008642:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008644:	f003 0302 	and.w	r3, r3, #2
 8008648:	2b00      	cmp	r3, #0
 800864a:	d0ee      	beq.n	800862a <HAL_RCC_OscConfig+0x33a>
 800864c:	e014      	b.n	8008678 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800864e:	f7fe f8bf 	bl	80067d0 <HAL_GetTick>
 8008652:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008654:	e00a      	b.n	800866c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008656:	f7fe f8bb 	bl	80067d0 <HAL_GetTick>
 800865a:	4602      	mov	r2, r0
 800865c:	693b      	ldr	r3, [r7, #16]
 800865e:	1ad3      	subs	r3, r2, r3
 8008660:	f241 3288 	movw	r2, #5000	; 0x1388
 8008664:	4293      	cmp	r3, r2
 8008666:	d901      	bls.n	800866c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8008668:	2303      	movs	r3, #3
 800866a:	e0a6      	b.n	80087ba <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800866c:	4b56      	ldr	r3, [pc, #344]	; (80087c8 <HAL_RCC_OscConfig+0x4d8>)
 800866e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008670:	f003 0302 	and.w	r3, r3, #2
 8008674:	2b00      	cmp	r3, #0
 8008676:	d1ee      	bne.n	8008656 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008678:	7dfb      	ldrb	r3, [r7, #23]
 800867a:	2b01      	cmp	r3, #1
 800867c:	d105      	bne.n	800868a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800867e:	4b52      	ldr	r3, [pc, #328]	; (80087c8 <HAL_RCC_OscConfig+0x4d8>)
 8008680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008682:	4a51      	ldr	r2, [pc, #324]	; (80087c8 <HAL_RCC_OscConfig+0x4d8>)
 8008684:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008688:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	699b      	ldr	r3, [r3, #24]
 800868e:	2b00      	cmp	r3, #0
 8008690:	f000 8092 	beq.w	80087b8 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008694:	4b4c      	ldr	r3, [pc, #304]	; (80087c8 <HAL_RCC_OscConfig+0x4d8>)
 8008696:	689b      	ldr	r3, [r3, #8]
 8008698:	f003 030c 	and.w	r3, r3, #12
 800869c:	2b08      	cmp	r3, #8
 800869e:	d05c      	beq.n	800875a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	699b      	ldr	r3, [r3, #24]
 80086a4:	2b02      	cmp	r3, #2
 80086a6:	d141      	bne.n	800872c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80086a8:	4b48      	ldr	r3, [pc, #288]	; (80087cc <HAL_RCC_OscConfig+0x4dc>)
 80086aa:	2200      	movs	r2, #0
 80086ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80086ae:	f7fe f88f 	bl	80067d0 <HAL_GetTick>
 80086b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80086b4:	e008      	b.n	80086c8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80086b6:	f7fe f88b 	bl	80067d0 <HAL_GetTick>
 80086ba:	4602      	mov	r2, r0
 80086bc:	693b      	ldr	r3, [r7, #16]
 80086be:	1ad3      	subs	r3, r2, r3
 80086c0:	2b02      	cmp	r3, #2
 80086c2:	d901      	bls.n	80086c8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80086c4:	2303      	movs	r3, #3
 80086c6:	e078      	b.n	80087ba <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80086c8:	4b3f      	ldr	r3, [pc, #252]	; (80087c8 <HAL_RCC_OscConfig+0x4d8>)
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d1f0      	bne.n	80086b6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	69da      	ldr	r2, [r3, #28]
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	6a1b      	ldr	r3, [r3, #32]
 80086dc:	431a      	orrs	r2, r3
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086e2:	019b      	lsls	r3, r3, #6
 80086e4:	431a      	orrs	r2, r3
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086ea:	085b      	lsrs	r3, r3, #1
 80086ec:	3b01      	subs	r3, #1
 80086ee:	041b      	lsls	r3, r3, #16
 80086f0:	431a      	orrs	r2, r3
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086f6:	061b      	lsls	r3, r3, #24
 80086f8:	4933      	ldr	r1, [pc, #204]	; (80087c8 <HAL_RCC_OscConfig+0x4d8>)
 80086fa:	4313      	orrs	r3, r2
 80086fc:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80086fe:	4b33      	ldr	r3, [pc, #204]	; (80087cc <HAL_RCC_OscConfig+0x4dc>)
 8008700:	2201      	movs	r2, #1
 8008702:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008704:	f7fe f864 	bl	80067d0 <HAL_GetTick>
 8008708:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800870a:	e008      	b.n	800871e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800870c:	f7fe f860 	bl	80067d0 <HAL_GetTick>
 8008710:	4602      	mov	r2, r0
 8008712:	693b      	ldr	r3, [r7, #16]
 8008714:	1ad3      	subs	r3, r2, r3
 8008716:	2b02      	cmp	r3, #2
 8008718:	d901      	bls.n	800871e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800871a:	2303      	movs	r3, #3
 800871c:	e04d      	b.n	80087ba <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800871e:	4b2a      	ldr	r3, [pc, #168]	; (80087c8 <HAL_RCC_OscConfig+0x4d8>)
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008726:	2b00      	cmp	r3, #0
 8008728:	d0f0      	beq.n	800870c <HAL_RCC_OscConfig+0x41c>
 800872a:	e045      	b.n	80087b8 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800872c:	4b27      	ldr	r3, [pc, #156]	; (80087cc <HAL_RCC_OscConfig+0x4dc>)
 800872e:	2200      	movs	r2, #0
 8008730:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008732:	f7fe f84d 	bl	80067d0 <HAL_GetTick>
 8008736:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008738:	e008      	b.n	800874c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800873a:	f7fe f849 	bl	80067d0 <HAL_GetTick>
 800873e:	4602      	mov	r2, r0
 8008740:	693b      	ldr	r3, [r7, #16]
 8008742:	1ad3      	subs	r3, r2, r3
 8008744:	2b02      	cmp	r3, #2
 8008746:	d901      	bls.n	800874c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8008748:	2303      	movs	r3, #3
 800874a:	e036      	b.n	80087ba <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800874c:	4b1e      	ldr	r3, [pc, #120]	; (80087c8 <HAL_RCC_OscConfig+0x4d8>)
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008754:	2b00      	cmp	r3, #0
 8008756:	d1f0      	bne.n	800873a <HAL_RCC_OscConfig+0x44a>
 8008758:	e02e      	b.n	80087b8 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	699b      	ldr	r3, [r3, #24]
 800875e:	2b01      	cmp	r3, #1
 8008760:	d101      	bne.n	8008766 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8008762:	2301      	movs	r3, #1
 8008764:	e029      	b.n	80087ba <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008766:	4b18      	ldr	r3, [pc, #96]	; (80087c8 <HAL_RCC_OscConfig+0x4d8>)
 8008768:	685b      	ldr	r3, [r3, #4]
 800876a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	69db      	ldr	r3, [r3, #28]
 8008776:	429a      	cmp	r2, r3
 8008778:	d11c      	bne.n	80087b4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008784:	429a      	cmp	r2, r3
 8008786:	d115      	bne.n	80087b4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8008788:	68fa      	ldr	r2, [r7, #12]
 800878a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800878e:	4013      	ands	r3, r2
 8008790:	687a      	ldr	r2, [r7, #4]
 8008792:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008794:	4293      	cmp	r3, r2
 8008796:	d10d      	bne.n	80087b4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80087a2:	429a      	cmp	r2, r3
 80087a4:	d106      	bne.n	80087b4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80087b0:	429a      	cmp	r2, r3
 80087b2:	d001      	beq.n	80087b8 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80087b4:	2301      	movs	r3, #1
 80087b6:	e000      	b.n	80087ba <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80087b8:	2300      	movs	r3, #0
}
 80087ba:	4618      	mov	r0, r3
 80087bc:	3718      	adds	r7, #24
 80087be:	46bd      	mov	sp, r7
 80087c0:	bd80      	pop	{r7, pc}
 80087c2:	bf00      	nop
 80087c4:	40007000 	.word	0x40007000
 80087c8:	40023800 	.word	0x40023800
 80087cc:	42470060 	.word	0x42470060

080087d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80087d0:	b580      	push	{r7, lr}
 80087d2:	b084      	sub	sp, #16
 80087d4:	af00      	add	r7, sp, #0
 80087d6:	6078      	str	r0, [r7, #4]
 80087d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d101      	bne.n	80087e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80087e0:	2301      	movs	r3, #1
 80087e2:	e0cc      	b.n	800897e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80087e4:	4b68      	ldr	r3, [pc, #416]	; (8008988 <HAL_RCC_ClockConfig+0x1b8>)
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	f003 030f 	and.w	r3, r3, #15
 80087ec:	683a      	ldr	r2, [r7, #0]
 80087ee:	429a      	cmp	r2, r3
 80087f0:	d90c      	bls.n	800880c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80087f2:	4b65      	ldr	r3, [pc, #404]	; (8008988 <HAL_RCC_ClockConfig+0x1b8>)
 80087f4:	683a      	ldr	r2, [r7, #0]
 80087f6:	b2d2      	uxtb	r2, r2
 80087f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80087fa:	4b63      	ldr	r3, [pc, #396]	; (8008988 <HAL_RCC_ClockConfig+0x1b8>)
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	f003 030f 	and.w	r3, r3, #15
 8008802:	683a      	ldr	r2, [r7, #0]
 8008804:	429a      	cmp	r2, r3
 8008806:	d001      	beq.n	800880c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008808:	2301      	movs	r3, #1
 800880a:	e0b8      	b.n	800897e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	f003 0302 	and.w	r3, r3, #2
 8008814:	2b00      	cmp	r3, #0
 8008816:	d020      	beq.n	800885a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	f003 0304 	and.w	r3, r3, #4
 8008820:	2b00      	cmp	r3, #0
 8008822:	d005      	beq.n	8008830 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008824:	4b59      	ldr	r3, [pc, #356]	; (800898c <HAL_RCC_ClockConfig+0x1bc>)
 8008826:	689b      	ldr	r3, [r3, #8]
 8008828:	4a58      	ldr	r2, [pc, #352]	; (800898c <HAL_RCC_ClockConfig+0x1bc>)
 800882a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800882e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	f003 0308 	and.w	r3, r3, #8
 8008838:	2b00      	cmp	r3, #0
 800883a:	d005      	beq.n	8008848 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800883c:	4b53      	ldr	r3, [pc, #332]	; (800898c <HAL_RCC_ClockConfig+0x1bc>)
 800883e:	689b      	ldr	r3, [r3, #8]
 8008840:	4a52      	ldr	r2, [pc, #328]	; (800898c <HAL_RCC_ClockConfig+0x1bc>)
 8008842:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8008846:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008848:	4b50      	ldr	r3, [pc, #320]	; (800898c <HAL_RCC_ClockConfig+0x1bc>)
 800884a:	689b      	ldr	r3, [r3, #8]
 800884c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	689b      	ldr	r3, [r3, #8]
 8008854:	494d      	ldr	r1, [pc, #308]	; (800898c <HAL_RCC_ClockConfig+0x1bc>)
 8008856:	4313      	orrs	r3, r2
 8008858:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	f003 0301 	and.w	r3, r3, #1
 8008862:	2b00      	cmp	r3, #0
 8008864:	d044      	beq.n	80088f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	685b      	ldr	r3, [r3, #4]
 800886a:	2b01      	cmp	r3, #1
 800886c:	d107      	bne.n	800887e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800886e:	4b47      	ldr	r3, [pc, #284]	; (800898c <HAL_RCC_ClockConfig+0x1bc>)
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008876:	2b00      	cmp	r3, #0
 8008878:	d119      	bne.n	80088ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800887a:	2301      	movs	r3, #1
 800887c:	e07f      	b.n	800897e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	685b      	ldr	r3, [r3, #4]
 8008882:	2b02      	cmp	r3, #2
 8008884:	d003      	beq.n	800888e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800888a:	2b03      	cmp	r3, #3
 800888c:	d107      	bne.n	800889e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800888e:	4b3f      	ldr	r3, [pc, #252]	; (800898c <HAL_RCC_ClockConfig+0x1bc>)
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008896:	2b00      	cmp	r3, #0
 8008898:	d109      	bne.n	80088ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800889a:	2301      	movs	r3, #1
 800889c:	e06f      	b.n	800897e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800889e:	4b3b      	ldr	r3, [pc, #236]	; (800898c <HAL_RCC_ClockConfig+0x1bc>)
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	f003 0302 	and.w	r3, r3, #2
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d101      	bne.n	80088ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80088aa:	2301      	movs	r3, #1
 80088ac:	e067      	b.n	800897e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80088ae:	4b37      	ldr	r3, [pc, #220]	; (800898c <HAL_RCC_ClockConfig+0x1bc>)
 80088b0:	689b      	ldr	r3, [r3, #8]
 80088b2:	f023 0203 	bic.w	r2, r3, #3
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	685b      	ldr	r3, [r3, #4]
 80088ba:	4934      	ldr	r1, [pc, #208]	; (800898c <HAL_RCC_ClockConfig+0x1bc>)
 80088bc:	4313      	orrs	r3, r2
 80088be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80088c0:	f7fd ff86 	bl	80067d0 <HAL_GetTick>
 80088c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80088c6:	e00a      	b.n	80088de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80088c8:	f7fd ff82 	bl	80067d0 <HAL_GetTick>
 80088cc:	4602      	mov	r2, r0
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	1ad3      	subs	r3, r2, r3
 80088d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80088d6:	4293      	cmp	r3, r2
 80088d8:	d901      	bls.n	80088de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80088da:	2303      	movs	r3, #3
 80088dc:	e04f      	b.n	800897e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80088de:	4b2b      	ldr	r3, [pc, #172]	; (800898c <HAL_RCC_ClockConfig+0x1bc>)
 80088e0:	689b      	ldr	r3, [r3, #8]
 80088e2:	f003 020c 	and.w	r2, r3, #12
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	685b      	ldr	r3, [r3, #4]
 80088ea:	009b      	lsls	r3, r3, #2
 80088ec:	429a      	cmp	r2, r3
 80088ee:	d1eb      	bne.n	80088c8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80088f0:	4b25      	ldr	r3, [pc, #148]	; (8008988 <HAL_RCC_ClockConfig+0x1b8>)
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	f003 030f 	and.w	r3, r3, #15
 80088f8:	683a      	ldr	r2, [r7, #0]
 80088fa:	429a      	cmp	r2, r3
 80088fc:	d20c      	bcs.n	8008918 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80088fe:	4b22      	ldr	r3, [pc, #136]	; (8008988 <HAL_RCC_ClockConfig+0x1b8>)
 8008900:	683a      	ldr	r2, [r7, #0]
 8008902:	b2d2      	uxtb	r2, r2
 8008904:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008906:	4b20      	ldr	r3, [pc, #128]	; (8008988 <HAL_RCC_ClockConfig+0x1b8>)
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	f003 030f 	and.w	r3, r3, #15
 800890e:	683a      	ldr	r2, [r7, #0]
 8008910:	429a      	cmp	r2, r3
 8008912:	d001      	beq.n	8008918 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008914:	2301      	movs	r3, #1
 8008916:	e032      	b.n	800897e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	f003 0304 	and.w	r3, r3, #4
 8008920:	2b00      	cmp	r3, #0
 8008922:	d008      	beq.n	8008936 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008924:	4b19      	ldr	r3, [pc, #100]	; (800898c <HAL_RCC_ClockConfig+0x1bc>)
 8008926:	689b      	ldr	r3, [r3, #8]
 8008928:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	68db      	ldr	r3, [r3, #12]
 8008930:	4916      	ldr	r1, [pc, #88]	; (800898c <HAL_RCC_ClockConfig+0x1bc>)
 8008932:	4313      	orrs	r3, r2
 8008934:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	f003 0308 	and.w	r3, r3, #8
 800893e:	2b00      	cmp	r3, #0
 8008940:	d009      	beq.n	8008956 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008942:	4b12      	ldr	r3, [pc, #72]	; (800898c <HAL_RCC_ClockConfig+0x1bc>)
 8008944:	689b      	ldr	r3, [r3, #8]
 8008946:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	691b      	ldr	r3, [r3, #16]
 800894e:	00db      	lsls	r3, r3, #3
 8008950:	490e      	ldr	r1, [pc, #56]	; (800898c <HAL_RCC_ClockConfig+0x1bc>)
 8008952:	4313      	orrs	r3, r2
 8008954:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8008956:	f000 f821 	bl	800899c <HAL_RCC_GetSysClockFreq>
 800895a:	4601      	mov	r1, r0
 800895c:	4b0b      	ldr	r3, [pc, #44]	; (800898c <HAL_RCC_ClockConfig+0x1bc>)
 800895e:	689b      	ldr	r3, [r3, #8]
 8008960:	091b      	lsrs	r3, r3, #4
 8008962:	f003 030f 	and.w	r3, r3, #15
 8008966:	4a0a      	ldr	r2, [pc, #40]	; (8008990 <HAL_RCC_ClockConfig+0x1c0>)
 8008968:	5cd3      	ldrb	r3, [r2, r3]
 800896a:	fa21 f303 	lsr.w	r3, r1, r3
 800896e:	4a09      	ldr	r2, [pc, #36]	; (8008994 <HAL_RCC_ClockConfig+0x1c4>)
 8008970:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8008972:	4b09      	ldr	r3, [pc, #36]	; (8008998 <HAL_RCC_ClockConfig+0x1c8>)
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	4618      	mov	r0, r3
 8008978:	f7fd fee6 	bl	8006748 <HAL_InitTick>

  return HAL_OK;
 800897c:	2300      	movs	r3, #0
}
 800897e:	4618      	mov	r0, r3
 8008980:	3710      	adds	r7, #16
 8008982:	46bd      	mov	sp, r7
 8008984:	bd80      	pop	{r7, pc}
 8008986:	bf00      	nop
 8008988:	40023c00 	.word	0x40023c00
 800898c:	40023800 	.word	0x40023800
 8008990:	08010814 	.word	0x08010814
 8008994:	20000034 	.word	0x20000034
 8008998:	20000038 	.word	0x20000038

0800899c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800899c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800899e:	b085      	sub	sp, #20
 80089a0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80089a2:	2300      	movs	r3, #0
 80089a4:	607b      	str	r3, [r7, #4]
 80089a6:	2300      	movs	r3, #0
 80089a8:	60fb      	str	r3, [r7, #12]
 80089aa:	2300      	movs	r3, #0
 80089ac:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80089ae:	2300      	movs	r3, #0
 80089b0:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80089b2:	4b50      	ldr	r3, [pc, #320]	; (8008af4 <HAL_RCC_GetSysClockFreq+0x158>)
 80089b4:	689b      	ldr	r3, [r3, #8]
 80089b6:	f003 030c 	and.w	r3, r3, #12
 80089ba:	2b04      	cmp	r3, #4
 80089bc:	d007      	beq.n	80089ce <HAL_RCC_GetSysClockFreq+0x32>
 80089be:	2b08      	cmp	r3, #8
 80089c0:	d008      	beq.n	80089d4 <HAL_RCC_GetSysClockFreq+0x38>
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	f040 808d 	bne.w	8008ae2 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80089c8:	4b4b      	ldr	r3, [pc, #300]	; (8008af8 <HAL_RCC_GetSysClockFreq+0x15c>)
 80089ca:	60bb      	str	r3, [r7, #8]
       break;
 80089cc:	e08c      	b.n	8008ae8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80089ce:	4b4b      	ldr	r3, [pc, #300]	; (8008afc <HAL_RCC_GetSysClockFreq+0x160>)
 80089d0:	60bb      	str	r3, [r7, #8]
      break;
 80089d2:	e089      	b.n	8008ae8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80089d4:	4b47      	ldr	r3, [pc, #284]	; (8008af4 <HAL_RCC_GetSysClockFreq+0x158>)
 80089d6:	685b      	ldr	r3, [r3, #4]
 80089d8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80089dc:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80089de:	4b45      	ldr	r3, [pc, #276]	; (8008af4 <HAL_RCC_GetSysClockFreq+0x158>)
 80089e0:	685b      	ldr	r3, [r3, #4]
 80089e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d023      	beq.n	8008a32 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80089ea:	4b42      	ldr	r3, [pc, #264]	; (8008af4 <HAL_RCC_GetSysClockFreq+0x158>)
 80089ec:	685b      	ldr	r3, [r3, #4]
 80089ee:	099b      	lsrs	r3, r3, #6
 80089f0:	f04f 0400 	mov.w	r4, #0
 80089f4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80089f8:	f04f 0200 	mov.w	r2, #0
 80089fc:	ea03 0501 	and.w	r5, r3, r1
 8008a00:	ea04 0602 	and.w	r6, r4, r2
 8008a04:	4a3d      	ldr	r2, [pc, #244]	; (8008afc <HAL_RCC_GetSysClockFreq+0x160>)
 8008a06:	fb02 f106 	mul.w	r1, r2, r6
 8008a0a:	2200      	movs	r2, #0
 8008a0c:	fb02 f205 	mul.w	r2, r2, r5
 8008a10:	440a      	add	r2, r1
 8008a12:	493a      	ldr	r1, [pc, #232]	; (8008afc <HAL_RCC_GetSysClockFreq+0x160>)
 8008a14:	fba5 0101 	umull	r0, r1, r5, r1
 8008a18:	1853      	adds	r3, r2, r1
 8008a1a:	4619      	mov	r1, r3
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	f04f 0400 	mov.w	r4, #0
 8008a22:	461a      	mov	r2, r3
 8008a24:	4623      	mov	r3, r4
 8008a26:	f7f8 f92f 	bl	8000c88 <__aeabi_uldivmod>
 8008a2a:	4603      	mov	r3, r0
 8008a2c:	460c      	mov	r4, r1
 8008a2e:	60fb      	str	r3, [r7, #12]
 8008a30:	e049      	b.n	8008ac6 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008a32:	4b30      	ldr	r3, [pc, #192]	; (8008af4 <HAL_RCC_GetSysClockFreq+0x158>)
 8008a34:	685b      	ldr	r3, [r3, #4]
 8008a36:	099b      	lsrs	r3, r3, #6
 8008a38:	f04f 0400 	mov.w	r4, #0
 8008a3c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8008a40:	f04f 0200 	mov.w	r2, #0
 8008a44:	ea03 0501 	and.w	r5, r3, r1
 8008a48:	ea04 0602 	and.w	r6, r4, r2
 8008a4c:	4629      	mov	r1, r5
 8008a4e:	4632      	mov	r2, r6
 8008a50:	f04f 0300 	mov.w	r3, #0
 8008a54:	f04f 0400 	mov.w	r4, #0
 8008a58:	0154      	lsls	r4, r2, #5
 8008a5a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8008a5e:	014b      	lsls	r3, r1, #5
 8008a60:	4619      	mov	r1, r3
 8008a62:	4622      	mov	r2, r4
 8008a64:	1b49      	subs	r1, r1, r5
 8008a66:	eb62 0206 	sbc.w	r2, r2, r6
 8008a6a:	f04f 0300 	mov.w	r3, #0
 8008a6e:	f04f 0400 	mov.w	r4, #0
 8008a72:	0194      	lsls	r4, r2, #6
 8008a74:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8008a78:	018b      	lsls	r3, r1, #6
 8008a7a:	1a5b      	subs	r3, r3, r1
 8008a7c:	eb64 0402 	sbc.w	r4, r4, r2
 8008a80:	f04f 0100 	mov.w	r1, #0
 8008a84:	f04f 0200 	mov.w	r2, #0
 8008a88:	00e2      	lsls	r2, r4, #3
 8008a8a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8008a8e:	00d9      	lsls	r1, r3, #3
 8008a90:	460b      	mov	r3, r1
 8008a92:	4614      	mov	r4, r2
 8008a94:	195b      	adds	r3, r3, r5
 8008a96:	eb44 0406 	adc.w	r4, r4, r6
 8008a9a:	f04f 0100 	mov.w	r1, #0
 8008a9e:	f04f 0200 	mov.w	r2, #0
 8008aa2:	02a2      	lsls	r2, r4, #10
 8008aa4:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8008aa8:	0299      	lsls	r1, r3, #10
 8008aaa:	460b      	mov	r3, r1
 8008aac:	4614      	mov	r4, r2
 8008aae:	4618      	mov	r0, r3
 8008ab0:	4621      	mov	r1, r4
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	f04f 0400 	mov.w	r4, #0
 8008ab8:	461a      	mov	r2, r3
 8008aba:	4623      	mov	r3, r4
 8008abc:	f7f8 f8e4 	bl	8000c88 <__aeabi_uldivmod>
 8008ac0:	4603      	mov	r3, r0
 8008ac2:	460c      	mov	r4, r1
 8008ac4:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008ac6:	4b0b      	ldr	r3, [pc, #44]	; (8008af4 <HAL_RCC_GetSysClockFreq+0x158>)
 8008ac8:	685b      	ldr	r3, [r3, #4]
 8008aca:	0c1b      	lsrs	r3, r3, #16
 8008acc:	f003 0303 	and.w	r3, r3, #3
 8008ad0:	3301      	adds	r3, #1
 8008ad2:	005b      	lsls	r3, r3, #1
 8008ad4:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8008ad6:	68fa      	ldr	r2, [r7, #12]
 8008ad8:	683b      	ldr	r3, [r7, #0]
 8008ada:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ade:	60bb      	str	r3, [r7, #8]
      break;
 8008ae0:	e002      	b.n	8008ae8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008ae2:	4b05      	ldr	r3, [pc, #20]	; (8008af8 <HAL_RCC_GetSysClockFreq+0x15c>)
 8008ae4:	60bb      	str	r3, [r7, #8]
      break;
 8008ae6:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008ae8:	68bb      	ldr	r3, [r7, #8]
}
 8008aea:	4618      	mov	r0, r3
 8008aec:	3714      	adds	r7, #20
 8008aee:	46bd      	mov	sp, r7
 8008af0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008af2:	bf00      	nop
 8008af4:	40023800 	.word	0x40023800
 8008af8:	00f42400 	.word	0x00f42400
 8008afc:	00bebc20 	.word	0x00bebc20

08008b00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008b00:	b480      	push	{r7}
 8008b02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008b04:	4b03      	ldr	r3, [pc, #12]	; (8008b14 <HAL_RCC_GetHCLKFreq+0x14>)
 8008b06:	681b      	ldr	r3, [r3, #0]
}
 8008b08:	4618      	mov	r0, r3
 8008b0a:	46bd      	mov	sp, r7
 8008b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b10:	4770      	bx	lr
 8008b12:	bf00      	nop
 8008b14:	20000034 	.word	0x20000034

08008b18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008b18:	b580      	push	{r7, lr}
 8008b1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8008b1c:	f7ff fff0 	bl	8008b00 <HAL_RCC_GetHCLKFreq>
 8008b20:	4601      	mov	r1, r0
 8008b22:	4b05      	ldr	r3, [pc, #20]	; (8008b38 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008b24:	689b      	ldr	r3, [r3, #8]
 8008b26:	0a9b      	lsrs	r3, r3, #10
 8008b28:	f003 0307 	and.w	r3, r3, #7
 8008b2c:	4a03      	ldr	r2, [pc, #12]	; (8008b3c <HAL_RCC_GetPCLK1Freq+0x24>)
 8008b2e:	5cd3      	ldrb	r3, [r2, r3]
 8008b30:	fa21 f303 	lsr.w	r3, r1, r3
}
 8008b34:	4618      	mov	r0, r3
 8008b36:	bd80      	pop	{r7, pc}
 8008b38:	40023800 	.word	0x40023800
 8008b3c:	08010824 	.word	0x08010824

08008b40 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008b40:	b580      	push	{r7, lr}
 8008b42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8008b44:	f7ff ffdc 	bl	8008b00 <HAL_RCC_GetHCLKFreq>
 8008b48:	4601      	mov	r1, r0
 8008b4a:	4b05      	ldr	r3, [pc, #20]	; (8008b60 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008b4c:	689b      	ldr	r3, [r3, #8]
 8008b4e:	0b5b      	lsrs	r3, r3, #13
 8008b50:	f003 0307 	and.w	r3, r3, #7
 8008b54:	4a03      	ldr	r2, [pc, #12]	; (8008b64 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008b56:	5cd3      	ldrb	r3, [r2, r3]
 8008b58:	fa21 f303 	lsr.w	r3, r1, r3
}
 8008b5c:	4618      	mov	r0, r3
 8008b5e:	bd80      	pop	{r7, pc}
 8008b60:	40023800 	.word	0x40023800
 8008b64:	08010824 	.word	0x08010824

08008b68 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008b68:	b580      	push	{r7, lr}
 8008b6a:	b082      	sub	sp, #8
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d101      	bne.n	8008b7a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008b76:	2301      	movs	r3, #1
 8008b78:	e056      	b.n	8008c28 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	2200      	movs	r2, #0
 8008b7e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008b86:	b2db      	uxtb	r3, r3
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d106      	bne.n	8008b9a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	2200      	movs	r2, #0
 8008b90:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008b94:	6878      	ldr	r0, [r7, #4]
 8008b96:	f7fd fa67 	bl	8006068 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	2202      	movs	r2, #2
 8008b9e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	681a      	ldr	r2, [r3, #0]
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008bb0:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	685a      	ldr	r2, [r3, #4]
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	689b      	ldr	r3, [r3, #8]
 8008bba:	431a      	orrs	r2, r3
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	68db      	ldr	r3, [r3, #12]
 8008bc0:	431a      	orrs	r2, r3
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	691b      	ldr	r3, [r3, #16]
 8008bc6:	431a      	orrs	r2, r3
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	695b      	ldr	r3, [r3, #20]
 8008bcc:	431a      	orrs	r2, r3
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	699b      	ldr	r3, [r3, #24]
 8008bd2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008bd6:	431a      	orrs	r2, r3
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	69db      	ldr	r3, [r3, #28]
 8008bdc:	431a      	orrs	r2, r3
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	6a1b      	ldr	r3, [r3, #32]
 8008be2:	ea42 0103 	orr.w	r1, r2, r3
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	430a      	orrs	r2, r1
 8008bf0:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	699b      	ldr	r3, [r3, #24]
 8008bf6:	0c1b      	lsrs	r3, r3, #16
 8008bf8:	f003 0104 	and.w	r1, r3, #4
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	430a      	orrs	r2, r1
 8008c06:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	69da      	ldr	r2, [r3, #28]
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008c16:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	2200      	movs	r2, #0
 8008c1c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	2201      	movs	r2, #1
 8008c22:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8008c26:	2300      	movs	r3, #0
}
 8008c28:	4618      	mov	r0, r3
 8008c2a:	3708      	adds	r7, #8
 8008c2c:	46bd      	mov	sp, r7
 8008c2e:	bd80      	pop	{r7, pc}

08008c30 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008c30:	b580      	push	{r7, lr}
 8008c32:	b088      	sub	sp, #32
 8008c34:	af00      	add	r7, sp, #0
 8008c36:	60f8      	str	r0, [r7, #12]
 8008c38:	60b9      	str	r1, [r7, #8]
 8008c3a:	603b      	str	r3, [r7, #0]
 8008c3c:	4613      	mov	r3, r2
 8008c3e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008c40:	2300      	movs	r3, #0
 8008c42:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008c4a:	2b01      	cmp	r3, #1
 8008c4c:	d101      	bne.n	8008c52 <HAL_SPI_Transmit+0x22>
 8008c4e:	2302      	movs	r3, #2
 8008c50:	e11e      	b.n	8008e90 <HAL_SPI_Transmit+0x260>
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	2201      	movs	r2, #1
 8008c56:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008c5a:	f7fd fdb9 	bl	80067d0 <HAL_GetTick>
 8008c5e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8008c60:	88fb      	ldrh	r3, [r7, #6]
 8008c62:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008c6a:	b2db      	uxtb	r3, r3
 8008c6c:	2b01      	cmp	r3, #1
 8008c6e:	d002      	beq.n	8008c76 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8008c70:	2302      	movs	r3, #2
 8008c72:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008c74:	e103      	b.n	8008e7e <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8008c76:	68bb      	ldr	r3, [r7, #8]
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d002      	beq.n	8008c82 <HAL_SPI_Transmit+0x52>
 8008c7c:	88fb      	ldrh	r3, [r7, #6]
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d102      	bne.n	8008c88 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8008c82:	2301      	movs	r3, #1
 8008c84:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008c86:	e0fa      	b.n	8008e7e <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	2203      	movs	r2, #3
 8008c8c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	2200      	movs	r2, #0
 8008c94:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	68ba      	ldr	r2, [r7, #8]
 8008c9a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	88fa      	ldrh	r2, [r7, #6]
 8008ca0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	88fa      	ldrh	r2, [r7, #6]
 8008ca6:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	2200      	movs	r2, #0
 8008cac:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	2200      	movs	r2, #0
 8008cb2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	2200      	movs	r2, #0
 8008cb8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	2200      	movs	r2, #0
 8008cbe:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	2200      	movs	r2, #0
 8008cc4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	689b      	ldr	r3, [r3, #8]
 8008cca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008cce:	d107      	bne.n	8008ce0 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	681a      	ldr	r2, [r3, #0]
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008cde:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008cea:	2b40      	cmp	r3, #64	; 0x40
 8008cec:	d007      	beq.n	8008cfe <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	681a      	ldr	r2, [r3, #0]
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008cfc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	68db      	ldr	r3, [r3, #12]
 8008d02:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008d06:	d14b      	bne.n	8008da0 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	685b      	ldr	r3, [r3, #4]
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d002      	beq.n	8008d16 <HAL_SPI_Transmit+0xe6>
 8008d10:	8afb      	ldrh	r3, [r7, #22]
 8008d12:	2b01      	cmp	r3, #1
 8008d14:	d13e      	bne.n	8008d94 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d1a:	881a      	ldrh	r2, [r3, #0]
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d26:	1c9a      	adds	r2, r3, #2
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008d30:	b29b      	uxth	r3, r3
 8008d32:	3b01      	subs	r3, #1
 8008d34:	b29a      	uxth	r2, r3
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008d3a:	e02b      	b.n	8008d94 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	689b      	ldr	r3, [r3, #8]
 8008d42:	f003 0302 	and.w	r3, r3, #2
 8008d46:	2b02      	cmp	r3, #2
 8008d48:	d112      	bne.n	8008d70 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d4e:	881a      	ldrh	r2, [r3, #0]
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d5a:	1c9a      	adds	r2, r3, #2
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008d64:	b29b      	uxth	r3, r3
 8008d66:	3b01      	subs	r3, #1
 8008d68:	b29a      	uxth	r2, r3
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	86da      	strh	r2, [r3, #54]	; 0x36
 8008d6e:	e011      	b.n	8008d94 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008d70:	f7fd fd2e 	bl	80067d0 <HAL_GetTick>
 8008d74:	4602      	mov	r2, r0
 8008d76:	69bb      	ldr	r3, [r7, #24]
 8008d78:	1ad3      	subs	r3, r2, r3
 8008d7a:	683a      	ldr	r2, [r7, #0]
 8008d7c:	429a      	cmp	r2, r3
 8008d7e:	d803      	bhi.n	8008d88 <HAL_SPI_Transmit+0x158>
 8008d80:	683b      	ldr	r3, [r7, #0]
 8008d82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d86:	d102      	bne.n	8008d8e <HAL_SPI_Transmit+0x15e>
 8008d88:	683b      	ldr	r3, [r7, #0]
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d102      	bne.n	8008d94 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8008d8e:	2303      	movs	r3, #3
 8008d90:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008d92:	e074      	b.n	8008e7e <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008d98:	b29b      	uxth	r3, r3
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d1ce      	bne.n	8008d3c <HAL_SPI_Transmit+0x10c>
 8008d9e:	e04c      	b.n	8008e3a <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	685b      	ldr	r3, [r3, #4]
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d002      	beq.n	8008dae <HAL_SPI_Transmit+0x17e>
 8008da8:	8afb      	ldrh	r3, [r7, #22]
 8008daa:	2b01      	cmp	r3, #1
 8008dac:	d140      	bne.n	8008e30 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	330c      	adds	r3, #12
 8008db8:	7812      	ldrb	r2, [r2, #0]
 8008dba:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008dc0:	1c5a      	adds	r2, r3, #1
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008dca:	b29b      	uxth	r3, r3
 8008dcc:	3b01      	subs	r3, #1
 8008dce:	b29a      	uxth	r2, r3
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8008dd4:	e02c      	b.n	8008e30 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	689b      	ldr	r3, [r3, #8]
 8008ddc:	f003 0302 	and.w	r3, r3, #2
 8008de0:	2b02      	cmp	r3, #2
 8008de2:	d113      	bne.n	8008e0c <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	330c      	adds	r3, #12
 8008dee:	7812      	ldrb	r2, [r2, #0]
 8008df0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008df6:	1c5a      	adds	r2, r3, #1
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008e00:	b29b      	uxth	r3, r3
 8008e02:	3b01      	subs	r3, #1
 8008e04:	b29a      	uxth	r2, r3
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	86da      	strh	r2, [r3, #54]	; 0x36
 8008e0a:	e011      	b.n	8008e30 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008e0c:	f7fd fce0 	bl	80067d0 <HAL_GetTick>
 8008e10:	4602      	mov	r2, r0
 8008e12:	69bb      	ldr	r3, [r7, #24]
 8008e14:	1ad3      	subs	r3, r2, r3
 8008e16:	683a      	ldr	r2, [r7, #0]
 8008e18:	429a      	cmp	r2, r3
 8008e1a:	d803      	bhi.n	8008e24 <HAL_SPI_Transmit+0x1f4>
 8008e1c:	683b      	ldr	r3, [r7, #0]
 8008e1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e22:	d102      	bne.n	8008e2a <HAL_SPI_Transmit+0x1fa>
 8008e24:	683b      	ldr	r3, [r7, #0]
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d102      	bne.n	8008e30 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8008e2a:	2303      	movs	r3, #3
 8008e2c:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008e2e:	e026      	b.n	8008e7e <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008e34:	b29b      	uxth	r3, r3
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d1cd      	bne.n	8008dd6 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008e3a:	69ba      	ldr	r2, [r7, #24]
 8008e3c:	6839      	ldr	r1, [r7, #0]
 8008e3e:	68f8      	ldr	r0, [r7, #12]
 8008e40:	f000 fba4 	bl	800958c <SPI_EndRxTxTransaction>
 8008e44:	4603      	mov	r3, r0
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d002      	beq.n	8008e50 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	2220      	movs	r2, #32
 8008e4e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	689b      	ldr	r3, [r3, #8]
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d10a      	bne.n	8008e6e <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008e58:	2300      	movs	r3, #0
 8008e5a:	613b      	str	r3, [r7, #16]
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	68db      	ldr	r3, [r3, #12]
 8008e62:	613b      	str	r3, [r7, #16]
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	689b      	ldr	r3, [r3, #8]
 8008e6a:	613b      	str	r3, [r7, #16]
 8008e6c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d002      	beq.n	8008e7c <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8008e76:	2301      	movs	r3, #1
 8008e78:	77fb      	strb	r3, [r7, #31]
 8008e7a:	e000      	b.n	8008e7e <HAL_SPI_Transmit+0x24e>
  }

error:
 8008e7c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	2201      	movs	r2, #1
 8008e82:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	2200      	movs	r2, #0
 8008e8a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008e8e:	7ffb      	ldrb	r3, [r7, #31]
}
 8008e90:	4618      	mov	r0, r3
 8008e92:	3720      	adds	r7, #32
 8008e94:	46bd      	mov	sp, r7
 8008e96:	bd80      	pop	{r7, pc}

08008e98 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008e98:	b580      	push	{r7, lr}
 8008e9a:	b088      	sub	sp, #32
 8008e9c:	af02      	add	r7, sp, #8
 8008e9e:	60f8      	str	r0, [r7, #12]
 8008ea0:	60b9      	str	r1, [r7, #8]
 8008ea2:	603b      	str	r3, [r7, #0]
 8008ea4:	4613      	mov	r3, r2
 8008ea6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008ea8:	2300      	movs	r3, #0
 8008eaa:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	685b      	ldr	r3, [r3, #4]
 8008eb0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008eb4:	d112      	bne.n	8008edc <HAL_SPI_Receive+0x44>
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	689b      	ldr	r3, [r3, #8]
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d10e      	bne.n	8008edc <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	2204      	movs	r2, #4
 8008ec2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8008ec6:	88fa      	ldrh	r2, [r7, #6]
 8008ec8:	683b      	ldr	r3, [r7, #0]
 8008eca:	9300      	str	r3, [sp, #0]
 8008ecc:	4613      	mov	r3, r2
 8008ece:	68ba      	ldr	r2, [r7, #8]
 8008ed0:	68b9      	ldr	r1, [r7, #8]
 8008ed2:	68f8      	ldr	r0, [r7, #12]
 8008ed4:	f000 f8e9 	bl	80090aa <HAL_SPI_TransmitReceive>
 8008ed8:	4603      	mov	r3, r0
 8008eda:	e0e2      	b.n	80090a2 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008ee2:	2b01      	cmp	r3, #1
 8008ee4:	d101      	bne.n	8008eea <HAL_SPI_Receive+0x52>
 8008ee6:	2302      	movs	r3, #2
 8008ee8:	e0db      	b.n	80090a2 <HAL_SPI_Receive+0x20a>
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	2201      	movs	r2, #1
 8008eee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008ef2:	f7fd fc6d 	bl	80067d0 <HAL_GetTick>
 8008ef6:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008efe:	b2db      	uxtb	r3, r3
 8008f00:	2b01      	cmp	r3, #1
 8008f02:	d002      	beq.n	8008f0a <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8008f04:	2302      	movs	r3, #2
 8008f06:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008f08:	e0c2      	b.n	8009090 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 8008f0a:	68bb      	ldr	r3, [r7, #8]
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d002      	beq.n	8008f16 <HAL_SPI_Receive+0x7e>
 8008f10:	88fb      	ldrh	r3, [r7, #6]
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d102      	bne.n	8008f1c <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8008f16:	2301      	movs	r3, #1
 8008f18:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008f1a:	e0b9      	b.n	8009090 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	2204      	movs	r2, #4
 8008f20:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	2200      	movs	r2, #0
 8008f28:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	68ba      	ldr	r2, [r7, #8]
 8008f2e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	88fa      	ldrh	r2, [r7, #6]
 8008f34:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	88fa      	ldrh	r2, [r7, #6]
 8008f3a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	2200      	movs	r2, #0
 8008f40:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	2200      	movs	r2, #0
 8008f46:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	2200      	movs	r2, #0
 8008f4c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	2200      	movs	r2, #0
 8008f52:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	2200      	movs	r2, #0
 8008f58:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	689b      	ldr	r3, [r3, #8]
 8008f5e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008f62:	d107      	bne.n	8008f74 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	681a      	ldr	r2, [r3, #0]
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008f72:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f7e:	2b40      	cmp	r3, #64	; 0x40
 8008f80:	d007      	beq.n	8008f92 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	681a      	ldr	r2, [r3, #0]
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008f90:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	68db      	ldr	r3, [r3, #12]
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d162      	bne.n	8009060 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8008f9a:	e02e      	b.n	8008ffa <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	689b      	ldr	r3, [r3, #8]
 8008fa2:	f003 0301 	and.w	r3, r3, #1
 8008fa6:	2b01      	cmp	r3, #1
 8008fa8:	d115      	bne.n	8008fd6 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	f103 020c 	add.w	r2, r3, #12
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fb6:	7812      	ldrb	r2, [r2, #0]
 8008fb8:	b2d2      	uxtb	r2, r2
 8008fba:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fc0:	1c5a      	adds	r2, r3, #1
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008fca:	b29b      	uxth	r3, r3
 8008fcc:	3b01      	subs	r3, #1
 8008fce:	b29a      	uxth	r2, r3
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008fd4:	e011      	b.n	8008ffa <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008fd6:	f7fd fbfb 	bl	80067d0 <HAL_GetTick>
 8008fda:	4602      	mov	r2, r0
 8008fdc:	693b      	ldr	r3, [r7, #16]
 8008fde:	1ad3      	subs	r3, r2, r3
 8008fe0:	683a      	ldr	r2, [r7, #0]
 8008fe2:	429a      	cmp	r2, r3
 8008fe4:	d803      	bhi.n	8008fee <HAL_SPI_Receive+0x156>
 8008fe6:	683b      	ldr	r3, [r7, #0]
 8008fe8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fec:	d102      	bne.n	8008ff4 <HAL_SPI_Receive+0x15c>
 8008fee:	683b      	ldr	r3, [r7, #0]
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d102      	bne.n	8008ffa <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 8008ff4:	2303      	movs	r3, #3
 8008ff6:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008ff8:	e04a      	b.n	8009090 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008ffe:	b29b      	uxth	r3, r3
 8009000:	2b00      	cmp	r3, #0
 8009002:	d1cb      	bne.n	8008f9c <HAL_SPI_Receive+0x104>
 8009004:	e031      	b.n	800906a <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	689b      	ldr	r3, [r3, #8]
 800900c:	f003 0301 	and.w	r3, r3, #1
 8009010:	2b01      	cmp	r3, #1
 8009012:	d113      	bne.n	800903c <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	68da      	ldr	r2, [r3, #12]
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800901e:	b292      	uxth	r2, r2
 8009020:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009026:	1c9a      	adds	r2, r3, #2
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009030:	b29b      	uxth	r3, r3
 8009032:	3b01      	subs	r3, #1
 8009034:	b29a      	uxth	r2, r3
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	87da      	strh	r2, [r3, #62]	; 0x3e
 800903a:	e011      	b.n	8009060 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800903c:	f7fd fbc8 	bl	80067d0 <HAL_GetTick>
 8009040:	4602      	mov	r2, r0
 8009042:	693b      	ldr	r3, [r7, #16]
 8009044:	1ad3      	subs	r3, r2, r3
 8009046:	683a      	ldr	r2, [r7, #0]
 8009048:	429a      	cmp	r2, r3
 800904a:	d803      	bhi.n	8009054 <HAL_SPI_Receive+0x1bc>
 800904c:	683b      	ldr	r3, [r7, #0]
 800904e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009052:	d102      	bne.n	800905a <HAL_SPI_Receive+0x1c2>
 8009054:	683b      	ldr	r3, [r7, #0]
 8009056:	2b00      	cmp	r3, #0
 8009058:	d102      	bne.n	8009060 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 800905a:	2303      	movs	r3, #3
 800905c:	75fb      	strb	r3, [r7, #23]
          goto error;
 800905e:	e017      	b.n	8009090 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009064:	b29b      	uxth	r3, r3
 8009066:	2b00      	cmp	r3, #0
 8009068:	d1cd      	bne.n	8009006 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800906a:	693a      	ldr	r2, [r7, #16]
 800906c:	6839      	ldr	r1, [r7, #0]
 800906e:	68f8      	ldr	r0, [r7, #12]
 8009070:	f000 fa27 	bl	80094c2 <SPI_EndRxTransaction>
 8009074:	4603      	mov	r3, r0
 8009076:	2b00      	cmp	r3, #0
 8009078:	d002      	beq.n	8009080 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	2220      	movs	r2, #32
 800907e:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009084:	2b00      	cmp	r3, #0
 8009086:	d002      	beq.n	800908e <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8009088:	2301      	movs	r3, #1
 800908a:	75fb      	strb	r3, [r7, #23]
 800908c:	e000      	b.n	8009090 <HAL_SPI_Receive+0x1f8>
  }

error :
 800908e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	2201      	movs	r2, #1
 8009094:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	2200      	movs	r2, #0
 800909c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80090a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80090a2:	4618      	mov	r0, r3
 80090a4:	3718      	adds	r7, #24
 80090a6:	46bd      	mov	sp, r7
 80090a8:	bd80      	pop	{r7, pc}

080090aa <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80090aa:	b580      	push	{r7, lr}
 80090ac:	b08c      	sub	sp, #48	; 0x30
 80090ae:	af00      	add	r7, sp, #0
 80090b0:	60f8      	str	r0, [r7, #12]
 80090b2:	60b9      	str	r1, [r7, #8]
 80090b4:	607a      	str	r2, [r7, #4]
 80090b6:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80090b8:	2301      	movs	r3, #1
 80090ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80090bc:	2300      	movs	r3, #0
 80090be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80090c8:	2b01      	cmp	r3, #1
 80090ca:	d101      	bne.n	80090d0 <HAL_SPI_TransmitReceive+0x26>
 80090cc:	2302      	movs	r3, #2
 80090ce:	e18a      	b.n	80093e6 <HAL_SPI_TransmitReceive+0x33c>
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	2201      	movs	r2, #1
 80090d4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80090d8:	f7fd fb7a 	bl	80067d0 <HAL_GetTick>
 80090dc:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80090e4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	685b      	ldr	r3, [r3, #4]
 80090ec:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80090ee:	887b      	ldrh	r3, [r7, #2]
 80090f0:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80090f2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80090f6:	2b01      	cmp	r3, #1
 80090f8:	d00f      	beq.n	800911a <HAL_SPI_TransmitReceive+0x70>
 80090fa:	69fb      	ldr	r3, [r7, #28]
 80090fc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009100:	d107      	bne.n	8009112 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	689b      	ldr	r3, [r3, #8]
 8009106:	2b00      	cmp	r3, #0
 8009108:	d103      	bne.n	8009112 <HAL_SPI_TransmitReceive+0x68>
 800910a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800910e:	2b04      	cmp	r3, #4
 8009110:	d003      	beq.n	800911a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8009112:	2302      	movs	r3, #2
 8009114:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8009118:	e15b      	b.n	80093d2 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800911a:	68bb      	ldr	r3, [r7, #8]
 800911c:	2b00      	cmp	r3, #0
 800911e:	d005      	beq.n	800912c <HAL_SPI_TransmitReceive+0x82>
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	2b00      	cmp	r3, #0
 8009124:	d002      	beq.n	800912c <HAL_SPI_TransmitReceive+0x82>
 8009126:	887b      	ldrh	r3, [r7, #2]
 8009128:	2b00      	cmp	r3, #0
 800912a:	d103      	bne.n	8009134 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800912c:	2301      	movs	r3, #1
 800912e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8009132:	e14e      	b.n	80093d2 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800913a:	b2db      	uxtb	r3, r3
 800913c:	2b04      	cmp	r3, #4
 800913e:	d003      	beq.n	8009148 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	2205      	movs	r2, #5
 8009144:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	2200      	movs	r2, #0
 800914c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	687a      	ldr	r2, [r7, #4]
 8009152:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	887a      	ldrh	r2, [r7, #2]
 8009158:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	887a      	ldrh	r2, [r7, #2]
 800915e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	68ba      	ldr	r2, [r7, #8]
 8009164:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	887a      	ldrh	r2, [r7, #2]
 800916a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	887a      	ldrh	r2, [r7, #2]
 8009170:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	2200      	movs	r2, #0
 8009176:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	2200      	movs	r2, #0
 800917c:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009188:	2b40      	cmp	r3, #64	; 0x40
 800918a:	d007      	beq.n	800919c <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	681a      	ldr	r2, [r3, #0]
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800919a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	68db      	ldr	r3, [r3, #12]
 80091a0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80091a4:	d178      	bne.n	8009298 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	685b      	ldr	r3, [r3, #4]
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d002      	beq.n	80091b4 <HAL_SPI_TransmitReceive+0x10a>
 80091ae:	8b7b      	ldrh	r3, [r7, #26]
 80091b0:	2b01      	cmp	r3, #1
 80091b2:	d166      	bne.n	8009282 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091b8:	881a      	ldrh	r2, [r3, #0]
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091c4:	1c9a      	adds	r2, r3, #2
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80091ce:	b29b      	uxth	r3, r3
 80091d0:	3b01      	subs	r3, #1
 80091d2:	b29a      	uxth	r2, r3
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80091d8:	e053      	b.n	8009282 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	689b      	ldr	r3, [r3, #8]
 80091e0:	f003 0302 	and.w	r3, r3, #2
 80091e4:	2b02      	cmp	r3, #2
 80091e6:	d11b      	bne.n	8009220 <HAL_SPI_TransmitReceive+0x176>
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80091ec:	b29b      	uxth	r3, r3
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d016      	beq.n	8009220 <HAL_SPI_TransmitReceive+0x176>
 80091f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091f4:	2b01      	cmp	r3, #1
 80091f6:	d113      	bne.n	8009220 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091fc:	881a      	ldrh	r2, [r3, #0]
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009208:	1c9a      	adds	r2, r3, #2
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009212:	b29b      	uxth	r3, r3
 8009214:	3b01      	subs	r3, #1
 8009216:	b29a      	uxth	r2, r3
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800921c:	2300      	movs	r3, #0
 800921e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	689b      	ldr	r3, [r3, #8]
 8009226:	f003 0301 	and.w	r3, r3, #1
 800922a:	2b01      	cmp	r3, #1
 800922c:	d119      	bne.n	8009262 <HAL_SPI_TransmitReceive+0x1b8>
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009232:	b29b      	uxth	r3, r3
 8009234:	2b00      	cmp	r3, #0
 8009236:	d014      	beq.n	8009262 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	68da      	ldr	r2, [r3, #12]
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009242:	b292      	uxth	r2, r2
 8009244:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800924a:	1c9a      	adds	r2, r3, #2
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009254:	b29b      	uxth	r3, r3
 8009256:	3b01      	subs	r3, #1
 8009258:	b29a      	uxth	r2, r3
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800925e:	2301      	movs	r3, #1
 8009260:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009262:	f7fd fab5 	bl	80067d0 <HAL_GetTick>
 8009266:	4602      	mov	r2, r0
 8009268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800926a:	1ad3      	subs	r3, r2, r3
 800926c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800926e:	429a      	cmp	r2, r3
 8009270:	d807      	bhi.n	8009282 <HAL_SPI_TransmitReceive+0x1d8>
 8009272:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009274:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009278:	d003      	beq.n	8009282 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800927a:	2303      	movs	r3, #3
 800927c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8009280:	e0a7      	b.n	80093d2 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009286:	b29b      	uxth	r3, r3
 8009288:	2b00      	cmp	r3, #0
 800928a:	d1a6      	bne.n	80091da <HAL_SPI_TransmitReceive+0x130>
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009290:	b29b      	uxth	r3, r3
 8009292:	2b00      	cmp	r3, #0
 8009294:	d1a1      	bne.n	80091da <HAL_SPI_TransmitReceive+0x130>
 8009296:	e07c      	b.n	8009392 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	685b      	ldr	r3, [r3, #4]
 800929c:	2b00      	cmp	r3, #0
 800929e:	d002      	beq.n	80092a6 <HAL_SPI_TransmitReceive+0x1fc>
 80092a0:	8b7b      	ldrh	r3, [r7, #26]
 80092a2:	2b01      	cmp	r3, #1
 80092a4:	d16b      	bne.n	800937e <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	330c      	adds	r3, #12
 80092b0:	7812      	ldrb	r2, [r2, #0]
 80092b2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092b8:	1c5a      	adds	r2, r3, #1
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80092c2:	b29b      	uxth	r3, r3
 80092c4:	3b01      	subs	r3, #1
 80092c6:	b29a      	uxth	r2, r3
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80092cc:	e057      	b.n	800937e <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	689b      	ldr	r3, [r3, #8]
 80092d4:	f003 0302 	and.w	r3, r3, #2
 80092d8:	2b02      	cmp	r3, #2
 80092da:	d11c      	bne.n	8009316 <HAL_SPI_TransmitReceive+0x26c>
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80092e0:	b29b      	uxth	r3, r3
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d017      	beq.n	8009316 <HAL_SPI_TransmitReceive+0x26c>
 80092e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092e8:	2b01      	cmp	r3, #1
 80092ea:	d114      	bne.n	8009316 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	330c      	adds	r3, #12
 80092f6:	7812      	ldrb	r2, [r2, #0]
 80092f8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092fe:	1c5a      	adds	r2, r3, #1
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009308:	b29b      	uxth	r3, r3
 800930a:	3b01      	subs	r3, #1
 800930c:	b29a      	uxth	r2, r3
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009312:	2300      	movs	r3, #0
 8009314:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	689b      	ldr	r3, [r3, #8]
 800931c:	f003 0301 	and.w	r3, r3, #1
 8009320:	2b01      	cmp	r3, #1
 8009322:	d119      	bne.n	8009358 <HAL_SPI_TransmitReceive+0x2ae>
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009328:	b29b      	uxth	r3, r3
 800932a:	2b00      	cmp	r3, #0
 800932c:	d014      	beq.n	8009358 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	68da      	ldr	r2, [r3, #12]
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009338:	b2d2      	uxtb	r2, r2
 800933a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009340:	1c5a      	adds	r2, r3, #1
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800934a:	b29b      	uxth	r3, r3
 800934c:	3b01      	subs	r3, #1
 800934e:	b29a      	uxth	r2, r3
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009354:	2301      	movs	r3, #1
 8009356:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009358:	f7fd fa3a 	bl	80067d0 <HAL_GetTick>
 800935c:	4602      	mov	r2, r0
 800935e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009360:	1ad3      	subs	r3, r2, r3
 8009362:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009364:	429a      	cmp	r2, r3
 8009366:	d803      	bhi.n	8009370 <HAL_SPI_TransmitReceive+0x2c6>
 8009368:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800936a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800936e:	d102      	bne.n	8009376 <HAL_SPI_TransmitReceive+0x2cc>
 8009370:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009372:	2b00      	cmp	r3, #0
 8009374:	d103      	bne.n	800937e <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8009376:	2303      	movs	r3, #3
 8009378:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800937c:	e029      	b.n	80093d2 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009382:	b29b      	uxth	r3, r3
 8009384:	2b00      	cmp	r3, #0
 8009386:	d1a2      	bne.n	80092ce <HAL_SPI_TransmitReceive+0x224>
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800938c:	b29b      	uxth	r3, r3
 800938e:	2b00      	cmp	r3, #0
 8009390:	d19d      	bne.n	80092ce <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009392:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009394:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009396:	68f8      	ldr	r0, [r7, #12]
 8009398:	f000 f8f8 	bl	800958c <SPI_EndRxTxTransaction>
 800939c:	4603      	mov	r3, r0
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d006      	beq.n	80093b0 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80093a2:	2301      	movs	r3, #1
 80093a4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	2220      	movs	r2, #32
 80093ac:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80093ae:	e010      	b.n	80093d2 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	689b      	ldr	r3, [r3, #8]
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d10b      	bne.n	80093d0 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80093b8:	2300      	movs	r3, #0
 80093ba:	617b      	str	r3, [r7, #20]
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	68db      	ldr	r3, [r3, #12]
 80093c2:	617b      	str	r3, [r7, #20]
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	689b      	ldr	r3, [r3, #8]
 80093ca:	617b      	str	r3, [r7, #20]
 80093cc:	697b      	ldr	r3, [r7, #20]
 80093ce:	e000      	b.n	80093d2 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80093d0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	2201      	movs	r2, #1
 80093d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	2200      	movs	r2, #0
 80093de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80093e2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80093e6:	4618      	mov	r0, r3
 80093e8:	3730      	adds	r7, #48	; 0x30
 80093ea:	46bd      	mov	sp, r7
 80093ec:	bd80      	pop	{r7, pc}

080093ee <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80093ee:	b580      	push	{r7, lr}
 80093f0:	b084      	sub	sp, #16
 80093f2:	af00      	add	r7, sp, #0
 80093f4:	60f8      	str	r0, [r7, #12]
 80093f6:	60b9      	str	r1, [r7, #8]
 80093f8:	603b      	str	r3, [r7, #0]
 80093fa:	4613      	mov	r3, r2
 80093fc:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80093fe:	e04c      	b.n	800949a <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009400:	683b      	ldr	r3, [r7, #0]
 8009402:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009406:	d048      	beq.n	800949a <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8009408:	f7fd f9e2 	bl	80067d0 <HAL_GetTick>
 800940c:	4602      	mov	r2, r0
 800940e:	69bb      	ldr	r3, [r7, #24]
 8009410:	1ad3      	subs	r3, r2, r3
 8009412:	683a      	ldr	r2, [r7, #0]
 8009414:	429a      	cmp	r2, r3
 8009416:	d902      	bls.n	800941e <SPI_WaitFlagStateUntilTimeout+0x30>
 8009418:	683b      	ldr	r3, [r7, #0]
 800941a:	2b00      	cmp	r3, #0
 800941c:	d13d      	bne.n	800949a <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	685a      	ldr	r2, [r3, #4]
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800942c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	685b      	ldr	r3, [r3, #4]
 8009432:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009436:	d111      	bne.n	800945c <SPI_WaitFlagStateUntilTimeout+0x6e>
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	689b      	ldr	r3, [r3, #8]
 800943c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009440:	d004      	beq.n	800944c <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	689b      	ldr	r3, [r3, #8]
 8009446:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800944a:	d107      	bne.n	800945c <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	681a      	ldr	r2, [r3, #0]
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800945a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009460:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009464:	d10f      	bne.n	8009486 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	681a      	ldr	r2, [r3, #0]
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009474:	601a      	str	r2, [r3, #0]
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	681a      	ldr	r2, [r3, #0]
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009484:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	2201      	movs	r2, #1
 800948a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	2200      	movs	r2, #0
 8009492:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8009496:	2303      	movs	r3, #3
 8009498:	e00f      	b.n	80094ba <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	689a      	ldr	r2, [r3, #8]
 80094a0:	68bb      	ldr	r3, [r7, #8]
 80094a2:	4013      	ands	r3, r2
 80094a4:	68ba      	ldr	r2, [r7, #8]
 80094a6:	429a      	cmp	r2, r3
 80094a8:	bf0c      	ite	eq
 80094aa:	2301      	moveq	r3, #1
 80094ac:	2300      	movne	r3, #0
 80094ae:	b2db      	uxtb	r3, r3
 80094b0:	461a      	mov	r2, r3
 80094b2:	79fb      	ldrb	r3, [r7, #7]
 80094b4:	429a      	cmp	r2, r3
 80094b6:	d1a3      	bne.n	8009400 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80094b8:	2300      	movs	r3, #0
}
 80094ba:	4618      	mov	r0, r3
 80094bc:	3710      	adds	r7, #16
 80094be:	46bd      	mov	sp, r7
 80094c0:	bd80      	pop	{r7, pc}

080094c2 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80094c2:	b580      	push	{r7, lr}
 80094c4:	b086      	sub	sp, #24
 80094c6:	af02      	add	r7, sp, #8
 80094c8:	60f8      	str	r0, [r7, #12]
 80094ca:	60b9      	str	r1, [r7, #8]
 80094cc:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	685b      	ldr	r3, [r3, #4]
 80094d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80094d6:	d111      	bne.n	80094fc <SPI_EndRxTransaction+0x3a>
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	689b      	ldr	r3, [r3, #8]
 80094dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80094e0:	d004      	beq.n	80094ec <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	689b      	ldr	r3, [r3, #8]
 80094e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80094ea:	d107      	bne.n	80094fc <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	681a      	ldr	r2, [r3, #0]
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80094fa:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	685b      	ldr	r3, [r3, #4]
 8009500:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009504:	d12a      	bne.n	800955c <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	689b      	ldr	r3, [r3, #8]
 800950a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800950e:	d012      	beq.n	8009536 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	9300      	str	r3, [sp, #0]
 8009514:	68bb      	ldr	r3, [r7, #8]
 8009516:	2200      	movs	r2, #0
 8009518:	2180      	movs	r1, #128	; 0x80
 800951a:	68f8      	ldr	r0, [r7, #12]
 800951c:	f7ff ff67 	bl	80093ee <SPI_WaitFlagStateUntilTimeout>
 8009520:	4603      	mov	r3, r0
 8009522:	2b00      	cmp	r3, #0
 8009524:	d02d      	beq.n	8009582 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800952a:	f043 0220 	orr.w	r2, r3, #32
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8009532:	2303      	movs	r3, #3
 8009534:	e026      	b.n	8009584 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	9300      	str	r3, [sp, #0]
 800953a:	68bb      	ldr	r3, [r7, #8]
 800953c:	2200      	movs	r2, #0
 800953e:	2101      	movs	r1, #1
 8009540:	68f8      	ldr	r0, [r7, #12]
 8009542:	f7ff ff54 	bl	80093ee <SPI_WaitFlagStateUntilTimeout>
 8009546:	4603      	mov	r3, r0
 8009548:	2b00      	cmp	r3, #0
 800954a:	d01a      	beq.n	8009582 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009550:	f043 0220 	orr.w	r2, r3, #32
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8009558:	2303      	movs	r3, #3
 800955a:	e013      	b.n	8009584 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	9300      	str	r3, [sp, #0]
 8009560:	68bb      	ldr	r3, [r7, #8]
 8009562:	2200      	movs	r2, #0
 8009564:	2101      	movs	r1, #1
 8009566:	68f8      	ldr	r0, [r7, #12]
 8009568:	f7ff ff41 	bl	80093ee <SPI_WaitFlagStateUntilTimeout>
 800956c:	4603      	mov	r3, r0
 800956e:	2b00      	cmp	r3, #0
 8009570:	d007      	beq.n	8009582 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009576:	f043 0220 	orr.w	r2, r3, #32
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800957e:	2303      	movs	r3, #3
 8009580:	e000      	b.n	8009584 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8009582:	2300      	movs	r3, #0
}
 8009584:	4618      	mov	r0, r3
 8009586:	3710      	adds	r7, #16
 8009588:	46bd      	mov	sp, r7
 800958a:	bd80      	pop	{r7, pc}

0800958c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800958c:	b580      	push	{r7, lr}
 800958e:	b088      	sub	sp, #32
 8009590:	af02      	add	r7, sp, #8
 8009592:	60f8      	str	r0, [r7, #12]
 8009594:	60b9      	str	r1, [r7, #8]
 8009596:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8009598:	4b1b      	ldr	r3, [pc, #108]	; (8009608 <SPI_EndRxTxTransaction+0x7c>)
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	4a1b      	ldr	r2, [pc, #108]	; (800960c <SPI_EndRxTxTransaction+0x80>)
 800959e:	fba2 2303 	umull	r2, r3, r2, r3
 80095a2:	0d5b      	lsrs	r3, r3, #21
 80095a4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80095a8:	fb02 f303 	mul.w	r3, r2, r3
 80095ac:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	685b      	ldr	r3, [r3, #4]
 80095b2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80095b6:	d112      	bne.n	80095de <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	9300      	str	r3, [sp, #0]
 80095bc:	68bb      	ldr	r3, [r7, #8]
 80095be:	2200      	movs	r2, #0
 80095c0:	2180      	movs	r1, #128	; 0x80
 80095c2:	68f8      	ldr	r0, [r7, #12]
 80095c4:	f7ff ff13 	bl	80093ee <SPI_WaitFlagStateUntilTimeout>
 80095c8:	4603      	mov	r3, r0
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d016      	beq.n	80095fc <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80095d2:	f043 0220 	orr.w	r2, r3, #32
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80095da:	2303      	movs	r3, #3
 80095dc:	e00f      	b.n	80095fe <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80095de:	697b      	ldr	r3, [r7, #20]
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d00a      	beq.n	80095fa <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80095e4:	697b      	ldr	r3, [r7, #20]
 80095e6:	3b01      	subs	r3, #1
 80095e8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	689b      	ldr	r3, [r3, #8]
 80095f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80095f4:	2b80      	cmp	r3, #128	; 0x80
 80095f6:	d0f2      	beq.n	80095de <SPI_EndRxTxTransaction+0x52>
 80095f8:	e000      	b.n	80095fc <SPI_EndRxTxTransaction+0x70>
        break;
 80095fa:	bf00      	nop
  }

  return HAL_OK;
 80095fc:	2300      	movs	r3, #0
}
 80095fe:	4618      	mov	r0, r3
 8009600:	3718      	adds	r7, #24
 8009602:	46bd      	mov	sp, r7
 8009604:	bd80      	pop	{r7, pc}
 8009606:	bf00      	nop
 8009608:	20000034 	.word	0x20000034
 800960c:	165e9f81 	.word	0x165e9f81

08009610 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009610:	b580      	push	{r7, lr}
 8009612:	b082      	sub	sp, #8
 8009614:	af00      	add	r7, sp, #0
 8009616:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	2b00      	cmp	r3, #0
 800961c:	d101      	bne.n	8009622 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800961e:	2301      	movs	r3, #1
 8009620:	e01d      	b.n	800965e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009628:	b2db      	uxtb	r3, r3
 800962a:	2b00      	cmp	r3, #0
 800962c:	d106      	bne.n	800963c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	2200      	movs	r2, #0
 8009632:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009636:	6878      	ldr	r0, [r7, #4]
 8009638:	f7fc fe12 	bl	8006260 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	2202      	movs	r2, #2
 8009640:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	681a      	ldr	r2, [r3, #0]
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	3304      	adds	r3, #4
 800964c:	4619      	mov	r1, r3
 800964e:	4610      	mov	r0, r2
 8009650:	f000 fb56 	bl	8009d00 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	2201      	movs	r2, #1
 8009658:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800965c:	2300      	movs	r3, #0
}
 800965e:	4618      	mov	r0, r3
 8009660:	3708      	adds	r7, #8
 8009662:	46bd      	mov	sp, r7
 8009664:	bd80      	pop	{r7, pc}

08009666 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009666:	b480      	push	{r7}
 8009668:	b085      	sub	sp, #20
 800966a:	af00      	add	r7, sp, #0
 800966c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	68da      	ldr	r2, [r3, #12]
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	f042 0201 	orr.w	r2, r2, #1
 800967c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	689b      	ldr	r3, [r3, #8]
 8009684:	f003 0307 	and.w	r3, r3, #7
 8009688:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	2b06      	cmp	r3, #6
 800968e:	d007      	beq.n	80096a0 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	681a      	ldr	r2, [r3, #0]
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	f042 0201 	orr.w	r2, r2, #1
 800969e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80096a0:	2300      	movs	r3, #0
}
 80096a2:	4618      	mov	r0, r3
 80096a4:	3714      	adds	r7, #20
 80096a6:	46bd      	mov	sp, r7
 80096a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ac:	4770      	bx	lr

080096ae <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80096ae:	b580      	push	{r7, lr}
 80096b0:	b082      	sub	sp, #8
 80096b2:	af00      	add	r7, sp, #0
 80096b4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d101      	bne.n	80096c0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80096bc:	2301      	movs	r3, #1
 80096be:	e01d      	b.n	80096fc <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80096c6:	b2db      	uxtb	r3, r3
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d106      	bne.n	80096da <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	2200      	movs	r2, #0
 80096d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80096d4:	6878      	ldr	r0, [r7, #4]
 80096d6:	f7fc fd0f 	bl	80060f8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	2202      	movs	r2, #2
 80096de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	681a      	ldr	r2, [r3, #0]
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	3304      	adds	r3, #4
 80096ea:	4619      	mov	r1, r3
 80096ec:	4610      	mov	r0, r2
 80096ee:	f000 fb07 	bl	8009d00 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	2201      	movs	r2, #1
 80096f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80096fa:	2300      	movs	r3, #0
}
 80096fc:	4618      	mov	r0, r3
 80096fe:	3708      	adds	r7, #8
 8009700:	46bd      	mov	sp, r7
 8009702:	bd80      	pop	{r7, pc}

08009704 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009704:	b580      	push	{r7, lr}
 8009706:	b084      	sub	sp, #16
 8009708:	af00      	add	r7, sp, #0
 800970a:	6078      	str	r0, [r7, #4]
 800970c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	2201      	movs	r2, #1
 8009714:	6839      	ldr	r1, [r7, #0]
 8009716:	4618      	mov	r0, r3
 8009718:	f000 fd42 	bl	800a1a0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	4a15      	ldr	r2, [pc, #84]	; (8009778 <HAL_TIM_PWM_Start+0x74>)
 8009722:	4293      	cmp	r3, r2
 8009724:	d004      	beq.n	8009730 <HAL_TIM_PWM_Start+0x2c>
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	4a14      	ldr	r2, [pc, #80]	; (800977c <HAL_TIM_PWM_Start+0x78>)
 800972c:	4293      	cmp	r3, r2
 800972e:	d101      	bne.n	8009734 <HAL_TIM_PWM_Start+0x30>
 8009730:	2301      	movs	r3, #1
 8009732:	e000      	b.n	8009736 <HAL_TIM_PWM_Start+0x32>
 8009734:	2300      	movs	r3, #0
 8009736:	2b00      	cmp	r3, #0
 8009738:	d007      	beq.n	800974a <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009748:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	689b      	ldr	r3, [r3, #8]
 8009750:	f003 0307 	and.w	r3, r3, #7
 8009754:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	2b06      	cmp	r3, #6
 800975a:	d007      	beq.n	800976c <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	681a      	ldr	r2, [r3, #0]
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	f042 0201 	orr.w	r2, r2, #1
 800976a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800976c:	2300      	movs	r3, #0
}
 800976e:	4618      	mov	r0, r3
 8009770:	3710      	adds	r7, #16
 8009772:	46bd      	mov	sp, r7
 8009774:	bd80      	pop	{r7, pc}
 8009776:	bf00      	nop
 8009778:	40010000 	.word	0x40010000
 800977c:	40010400 	.word	0x40010400

08009780 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8009780:	b580      	push	{r7, lr}
 8009782:	b086      	sub	sp, #24
 8009784:	af00      	add	r7, sp, #0
 8009786:	6078      	str	r0, [r7, #4]
 8009788:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	2b00      	cmp	r3, #0
 800978e:	d101      	bne.n	8009794 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8009790:	2301      	movs	r3, #1
 8009792:	e083      	b.n	800989c <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800979a:	b2db      	uxtb	r3, r3
 800979c:	2b00      	cmp	r3, #0
 800979e:	d106      	bne.n	80097ae <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	2200      	movs	r2, #0
 80097a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80097a8:	6878      	ldr	r0, [r7, #4]
 80097aa:	f7fc fcdd 	bl	8006168 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	2202      	movs	r2, #2
 80097b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	689b      	ldr	r3, [r3, #8]
 80097bc:	687a      	ldr	r2, [r7, #4]
 80097be:	6812      	ldr	r2, [r2, #0]
 80097c0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80097c4:	f023 0307 	bic.w	r3, r3, #7
 80097c8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681a      	ldr	r2, [r3, #0]
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	3304      	adds	r3, #4
 80097d2:	4619      	mov	r1, r3
 80097d4:	4610      	mov	r0, r2
 80097d6:	f000 fa93 	bl	8009d00 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	689b      	ldr	r3, [r3, #8]
 80097e0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	699b      	ldr	r3, [r3, #24]
 80097e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	6a1b      	ldr	r3, [r3, #32]
 80097f0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80097f2:	683b      	ldr	r3, [r7, #0]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	697a      	ldr	r2, [r7, #20]
 80097f8:	4313      	orrs	r3, r2
 80097fa:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80097fc:	693b      	ldr	r3, [r7, #16]
 80097fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009802:	f023 0303 	bic.w	r3, r3, #3
 8009806:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8009808:	683b      	ldr	r3, [r7, #0]
 800980a:	689a      	ldr	r2, [r3, #8]
 800980c:	683b      	ldr	r3, [r7, #0]
 800980e:	699b      	ldr	r3, [r3, #24]
 8009810:	021b      	lsls	r3, r3, #8
 8009812:	4313      	orrs	r3, r2
 8009814:	693a      	ldr	r2, [r7, #16]
 8009816:	4313      	orrs	r3, r2
 8009818:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800981a:	693b      	ldr	r3, [r7, #16]
 800981c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8009820:	f023 030c 	bic.w	r3, r3, #12
 8009824:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8009826:	693b      	ldr	r3, [r7, #16]
 8009828:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800982c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009830:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8009832:	683b      	ldr	r3, [r7, #0]
 8009834:	68da      	ldr	r2, [r3, #12]
 8009836:	683b      	ldr	r3, [r7, #0]
 8009838:	69db      	ldr	r3, [r3, #28]
 800983a:	021b      	lsls	r3, r3, #8
 800983c:	4313      	orrs	r3, r2
 800983e:	693a      	ldr	r2, [r7, #16]
 8009840:	4313      	orrs	r3, r2
 8009842:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009844:	683b      	ldr	r3, [r7, #0]
 8009846:	691b      	ldr	r3, [r3, #16]
 8009848:	011a      	lsls	r2, r3, #4
 800984a:	683b      	ldr	r3, [r7, #0]
 800984c:	6a1b      	ldr	r3, [r3, #32]
 800984e:	031b      	lsls	r3, r3, #12
 8009850:	4313      	orrs	r3, r2
 8009852:	693a      	ldr	r2, [r7, #16]
 8009854:	4313      	orrs	r3, r2
 8009856:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800985e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8009866:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8009868:	683b      	ldr	r3, [r7, #0]
 800986a:	685a      	ldr	r2, [r3, #4]
 800986c:	683b      	ldr	r3, [r7, #0]
 800986e:	695b      	ldr	r3, [r3, #20]
 8009870:	011b      	lsls	r3, r3, #4
 8009872:	4313      	orrs	r3, r2
 8009874:	68fa      	ldr	r2, [r7, #12]
 8009876:	4313      	orrs	r3, r2
 8009878:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	697a      	ldr	r2, [r7, #20]
 8009880:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	693a      	ldr	r2, [r7, #16]
 8009888:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	68fa      	ldr	r2, [r7, #12]
 8009890:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	2201      	movs	r2, #1
 8009896:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800989a:	2300      	movs	r3, #0
}
 800989c:	4618      	mov	r0, r3
 800989e:	3718      	adds	r7, #24
 80098a0:	46bd      	mov	sp, r7
 80098a2:	bd80      	pop	{r7, pc}

080098a4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80098a4:	b580      	push	{r7, lr}
 80098a6:	b082      	sub	sp, #8
 80098a8:	af00      	add	r7, sp, #0
 80098aa:	6078      	str	r0, [r7, #4]
 80098ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 80098ae:	683b      	ldr	r3, [r7, #0]
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d002      	beq.n	80098ba <HAL_TIM_Encoder_Start+0x16>
 80098b4:	2b04      	cmp	r3, #4
 80098b6:	d008      	beq.n	80098ca <HAL_TIM_Encoder_Start+0x26>
 80098b8:	e00f      	b.n	80098da <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	2201      	movs	r2, #1
 80098c0:	2100      	movs	r1, #0
 80098c2:	4618      	mov	r0, r3
 80098c4:	f000 fc6c 	bl	800a1a0 <TIM_CCxChannelCmd>
      break;
 80098c8:	e016      	b.n	80098f8 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	2201      	movs	r2, #1
 80098d0:	2104      	movs	r1, #4
 80098d2:	4618      	mov	r0, r3
 80098d4:	f000 fc64 	bl	800a1a0 <TIM_CCxChannelCmd>
      break;
 80098d8:	e00e      	b.n	80098f8 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	2201      	movs	r2, #1
 80098e0:	2100      	movs	r1, #0
 80098e2:	4618      	mov	r0, r3
 80098e4:	f000 fc5c 	bl	800a1a0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	2201      	movs	r2, #1
 80098ee:	2104      	movs	r1, #4
 80098f0:	4618      	mov	r0, r3
 80098f2:	f000 fc55 	bl	800a1a0 <TIM_CCxChannelCmd>
      break;
 80098f6:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	681a      	ldr	r2, [r3, #0]
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	f042 0201 	orr.w	r2, r2, #1
 8009906:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8009908:	2300      	movs	r3, #0
}
 800990a:	4618      	mov	r0, r3
 800990c:	3708      	adds	r7, #8
 800990e:	46bd      	mov	sp, r7
 8009910:	bd80      	pop	{r7, pc}

08009912 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009912:	b580      	push	{r7, lr}
 8009914:	b082      	sub	sp, #8
 8009916:	af00      	add	r7, sp, #0
 8009918:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	691b      	ldr	r3, [r3, #16]
 8009920:	f003 0302 	and.w	r3, r3, #2
 8009924:	2b02      	cmp	r3, #2
 8009926:	d122      	bne.n	800996e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	68db      	ldr	r3, [r3, #12]
 800992e:	f003 0302 	and.w	r3, r3, #2
 8009932:	2b02      	cmp	r3, #2
 8009934:	d11b      	bne.n	800996e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	f06f 0202 	mvn.w	r2, #2
 800993e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	2201      	movs	r2, #1
 8009944:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	699b      	ldr	r3, [r3, #24]
 800994c:	f003 0303 	and.w	r3, r3, #3
 8009950:	2b00      	cmp	r3, #0
 8009952:	d003      	beq.n	800995c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009954:	6878      	ldr	r0, [r7, #4]
 8009956:	f000 f9b5 	bl	8009cc4 <HAL_TIM_IC_CaptureCallback>
 800995a:	e005      	b.n	8009968 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800995c:	6878      	ldr	r0, [r7, #4]
 800995e:	f000 f9a7 	bl	8009cb0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009962:	6878      	ldr	r0, [r7, #4]
 8009964:	f000 f9b8 	bl	8009cd8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	2200      	movs	r2, #0
 800996c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	691b      	ldr	r3, [r3, #16]
 8009974:	f003 0304 	and.w	r3, r3, #4
 8009978:	2b04      	cmp	r3, #4
 800997a:	d122      	bne.n	80099c2 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	68db      	ldr	r3, [r3, #12]
 8009982:	f003 0304 	and.w	r3, r3, #4
 8009986:	2b04      	cmp	r3, #4
 8009988:	d11b      	bne.n	80099c2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	f06f 0204 	mvn.w	r2, #4
 8009992:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	2202      	movs	r2, #2
 8009998:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	699b      	ldr	r3, [r3, #24]
 80099a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d003      	beq.n	80099b0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80099a8:	6878      	ldr	r0, [r7, #4]
 80099aa:	f000 f98b 	bl	8009cc4 <HAL_TIM_IC_CaptureCallback>
 80099ae:	e005      	b.n	80099bc <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80099b0:	6878      	ldr	r0, [r7, #4]
 80099b2:	f000 f97d 	bl	8009cb0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80099b6:	6878      	ldr	r0, [r7, #4]
 80099b8:	f000 f98e 	bl	8009cd8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	2200      	movs	r2, #0
 80099c0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	691b      	ldr	r3, [r3, #16]
 80099c8:	f003 0308 	and.w	r3, r3, #8
 80099cc:	2b08      	cmp	r3, #8
 80099ce:	d122      	bne.n	8009a16 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	68db      	ldr	r3, [r3, #12]
 80099d6:	f003 0308 	and.w	r3, r3, #8
 80099da:	2b08      	cmp	r3, #8
 80099dc:	d11b      	bne.n	8009a16 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	f06f 0208 	mvn.w	r2, #8
 80099e6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	2204      	movs	r2, #4
 80099ec:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	69db      	ldr	r3, [r3, #28]
 80099f4:	f003 0303 	and.w	r3, r3, #3
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d003      	beq.n	8009a04 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80099fc:	6878      	ldr	r0, [r7, #4]
 80099fe:	f000 f961 	bl	8009cc4 <HAL_TIM_IC_CaptureCallback>
 8009a02:	e005      	b.n	8009a10 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009a04:	6878      	ldr	r0, [r7, #4]
 8009a06:	f000 f953 	bl	8009cb0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009a0a:	6878      	ldr	r0, [r7, #4]
 8009a0c:	f000 f964 	bl	8009cd8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	2200      	movs	r2, #0
 8009a14:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	691b      	ldr	r3, [r3, #16]
 8009a1c:	f003 0310 	and.w	r3, r3, #16
 8009a20:	2b10      	cmp	r3, #16
 8009a22:	d122      	bne.n	8009a6a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	68db      	ldr	r3, [r3, #12]
 8009a2a:	f003 0310 	and.w	r3, r3, #16
 8009a2e:	2b10      	cmp	r3, #16
 8009a30:	d11b      	bne.n	8009a6a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	f06f 0210 	mvn.w	r2, #16
 8009a3a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	2208      	movs	r2, #8
 8009a40:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	69db      	ldr	r3, [r3, #28]
 8009a48:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d003      	beq.n	8009a58 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009a50:	6878      	ldr	r0, [r7, #4]
 8009a52:	f000 f937 	bl	8009cc4 <HAL_TIM_IC_CaptureCallback>
 8009a56:	e005      	b.n	8009a64 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009a58:	6878      	ldr	r0, [r7, #4]
 8009a5a:	f000 f929 	bl	8009cb0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009a5e:	6878      	ldr	r0, [r7, #4]
 8009a60:	f000 f93a 	bl	8009cd8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	2200      	movs	r2, #0
 8009a68:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	691b      	ldr	r3, [r3, #16]
 8009a70:	f003 0301 	and.w	r3, r3, #1
 8009a74:	2b01      	cmp	r3, #1
 8009a76:	d10e      	bne.n	8009a96 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	68db      	ldr	r3, [r3, #12]
 8009a7e:	f003 0301 	and.w	r3, r3, #1
 8009a82:	2b01      	cmp	r3, #1
 8009a84:	d107      	bne.n	8009a96 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	f06f 0201 	mvn.w	r2, #1
 8009a8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009a90:	6878      	ldr	r0, [r7, #4]
 8009a92:	f7fa f9ed 	bl	8003e70 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	691b      	ldr	r3, [r3, #16]
 8009a9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009aa0:	2b80      	cmp	r3, #128	; 0x80
 8009aa2:	d10e      	bne.n	8009ac2 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	68db      	ldr	r3, [r3, #12]
 8009aaa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009aae:	2b80      	cmp	r3, #128	; 0x80
 8009ab0:	d107      	bne.n	8009ac2 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009aba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009abc:	6878      	ldr	r0, [r7, #4]
 8009abe:	f000 fc6d 	bl	800a39c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	691b      	ldr	r3, [r3, #16]
 8009ac8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009acc:	2b40      	cmp	r3, #64	; 0x40
 8009ace:	d10e      	bne.n	8009aee <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	68db      	ldr	r3, [r3, #12]
 8009ad6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ada:	2b40      	cmp	r3, #64	; 0x40
 8009adc:	d107      	bne.n	8009aee <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009ae6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009ae8:	6878      	ldr	r0, [r7, #4]
 8009aea:	f000 f8ff 	bl	8009cec <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	691b      	ldr	r3, [r3, #16]
 8009af4:	f003 0320 	and.w	r3, r3, #32
 8009af8:	2b20      	cmp	r3, #32
 8009afa:	d10e      	bne.n	8009b1a <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	68db      	ldr	r3, [r3, #12]
 8009b02:	f003 0320 	and.w	r3, r3, #32
 8009b06:	2b20      	cmp	r3, #32
 8009b08:	d107      	bne.n	8009b1a <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	f06f 0220 	mvn.w	r2, #32
 8009b12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009b14:	6878      	ldr	r0, [r7, #4]
 8009b16:	f000 fc37 	bl	800a388 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009b1a:	bf00      	nop
 8009b1c:	3708      	adds	r7, #8
 8009b1e:	46bd      	mov	sp, r7
 8009b20:	bd80      	pop	{r7, pc}
	...

08009b24 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009b24:	b580      	push	{r7, lr}
 8009b26:	b084      	sub	sp, #16
 8009b28:	af00      	add	r7, sp, #0
 8009b2a:	60f8      	str	r0, [r7, #12]
 8009b2c:	60b9      	str	r1, [r7, #8]
 8009b2e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009b36:	2b01      	cmp	r3, #1
 8009b38:	d101      	bne.n	8009b3e <HAL_TIM_PWM_ConfigChannel+0x1a>
 8009b3a:	2302      	movs	r3, #2
 8009b3c:	e0b4      	b.n	8009ca8 <HAL_TIM_PWM_ConfigChannel+0x184>
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	2201      	movs	r2, #1
 8009b42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	2202      	movs	r2, #2
 8009b4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	2b0c      	cmp	r3, #12
 8009b52:	f200 809f 	bhi.w	8009c94 <HAL_TIM_PWM_ConfigChannel+0x170>
 8009b56:	a201      	add	r2, pc, #4	; (adr r2, 8009b5c <HAL_TIM_PWM_ConfigChannel+0x38>)
 8009b58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b5c:	08009b91 	.word	0x08009b91
 8009b60:	08009c95 	.word	0x08009c95
 8009b64:	08009c95 	.word	0x08009c95
 8009b68:	08009c95 	.word	0x08009c95
 8009b6c:	08009bd1 	.word	0x08009bd1
 8009b70:	08009c95 	.word	0x08009c95
 8009b74:	08009c95 	.word	0x08009c95
 8009b78:	08009c95 	.word	0x08009c95
 8009b7c:	08009c13 	.word	0x08009c13
 8009b80:	08009c95 	.word	0x08009c95
 8009b84:	08009c95 	.word	0x08009c95
 8009b88:	08009c95 	.word	0x08009c95
 8009b8c:	08009c53 	.word	0x08009c53
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	68b9      	ldr	r1, [r7, #8]
 8009b96:	4618      	mov	r0, r3
 8009b98:	f000 f952 	bl	8009e40 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	699a      	ldr	r2, [r3, #24]
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	f042 0208 	orr.w	r2, r2, #8
 8009baa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	699a      	ldr	r2, [r3, #24]
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	f022 0204 	bic.w	r2, r2, #4
 8009bba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	6999      	ldr	r1, [r3, #24]
 8009bc2:	68bb      	ldr	r3, [r7, #8]
 8009bc4:	691a      	ldr	r2, [r3, #16]
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	430a      	orrs	r2, r1
 8009bcc:	619a      	str	r2, [r3, #24]
      break;
 8009bce:	e062      	b.n	8009c96 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	68b9      	ldr	r1, [r7, #8]
 8009bd6:	4618      	mov	r0, r3
 8009bd8:	f000 f9a2 	bl	8009f20 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	699a      	ldr	r2, [r3, #24]
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009bea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	699a      	ldr	r2, [r3, #24]
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009bfa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	6999      	ldr	r1, [r3, #24]
 8009c02:	68bb      	ldr	r3, [r7, #8]
 8009c04:	691b      	ldr	r3, [r3, #16]
 8009c06:	021a      	lsls	r2, r3, #8
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	430a      	orrs	r2, r1
 8009c0e:	619a      	str	r2, [r3, #24]
      break;
 8009c10:	e041      	b.n	8009c96 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	68b9      	ldr	r1, [r7, #8]
 8009c18:	4618      	mov	r0, r3
 8009c1a:	f000 f9f7 	bl	800a00c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	69da      	ldr	r2, [r3, #28]
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	f042 0208 	orr.w	r2, r2, #8
 8009c2c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	69da      	ldr	r2, [r3, #28]
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	f022 0204 	bic.w	r2, r2, #4
 8009c3c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	69d9      	ldr	r1, [r3, #28]
 8009c44:	68bb      	ldr	r3, [r7, #8]
 8009c46:	691a      	ldr	r2, [r3, #16]
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	430a      	orrs	r2, r1
 8009c4e:	61da      	str	r2, [r3, #28]
      break;
 8009c50:	e021      	b.n	8009c96 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	68b9      	ldr	r1, [r7, #8]
 8009c58:	4618      	mov	r0, r3
 8009c5a:	f000 fa4b 	bl	800a0f4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009c5e:	68fb      	ldr	r3, [r7, #12]
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	69da      	ldr	r2, [r3, #28]
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009c6c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	69da      	ldr	r2, [r3, #28]
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009c7c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	69d9      	ldr	r1, [r3, #28]
 8009c84:	68bb      	ldr	r3, [r7, #8]
 8009c86:	691b      	ldr	r3, [r3, #16]
 8009c88:	021a      	lsls	r2, r3, #8
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	430a      	orrs	r2, r1
 8009c90:	61da      	str	r2, [r3, #28]
      break;
 8009c92:	e000      	b.n	8009c96 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8009c94:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	2201      	movs	r2, #1
 8009c9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	2200      	movs	r2, #0
 8009ca2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009ca6:	2300      	movs	r3, #0
}
 8009ca8:	4618      	mov	r0, r3
 8009caa:	3710      	adds	r7, #16
 8009cac:	46bd      	mov	sp, r7
 8009cae:	bd80      	pop	{r7, pc}

08009cb0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009cb0:	b480      	push	{r7}
 8009cb2:	b083      	sub	sp, #12
 8009cb4:	af00      	add	r7, sp, #0
 8009cb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009cb8:	bf00      	nop
 8009cba:	370c      	adds	r7, #12
 8009cbc:	46bd      	mov	sp, r7
 8009cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc2:	4770      	bx	lr

08009cc4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009cc4:	b480      	push	{r7}
 8009cc6:	b083      	sub	sp, #12
 8009cc8:	af00      	add	r7, sp, #0
 8009cca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009ccc:	bf00      	nop
 8009cce:	370c      	adds	r7, #12
 8009cd0:	46bd      	mov	sp, r7
 8009cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd6:	4770      	bx	lr

08009cd8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009cd8:	b480      	push	{r7}
 8009cda:	b083      	sub	sp, #12
 8009cdc:	af00      	add	r7, sp, #0
 8009cde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009ce0:	bf00      	nop
 8009ce2:	370c      	adds	r7, #12
 8009ce4:	46bd      	mov	sp, r7
 8009ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cea:	4770      	bx	lr

08009cec <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009cec:	b480      	push	{r7}
 8009cee:	b083      	sub	sp, #12
 8009cf0:	af00      	add	r7, sp, #0
 8009cf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009cf4:	bf00      	nop
 8009cf6:	370c      	adds	r7, #12
 8009cf8:	46bd      	mov	sp, r7
 8009cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cfe:	4770      	bx	lr

08009d00 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009d00:	b480      	push	{r7}
 8009d02:	b085      	sub	sp, #20
 8009d04:	af00      	add	r7, sp, #0
 8009d06:	6078      	str	r0, [r7, #4]
 8009d08:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	4a40      	ldr	r2, [pc, #256]	; (8009e14 <TIM_Base_SetConfig+0x114>)
 8009d14:	4293      	cmp	r3, r2
 8009d16:	d013      	beq.n	8009d40 <TIM_Base_SetConfig+0x40>
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009d1e:	d00f      	beq.n	8009d40 <TIM_Base_SetConfig+0x40>
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	4a3d      	ldr	r2, [pc, #244]	; (8009e18 <TIM_Base_SetConfig+0x118>)
 8009d24:	4293      	cmp	r3, r2
 8009d26:	d00b      	beq.n	8009d40 <TIM_Base_SetConfig+0x40>
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	4a3c      	ldr	r2, [pc, #240]	; (8009e1c <TIM_Base_SetConfig+0x11c>)
 8009d2c:	4293      	cmp	r3, r2
 8009d2e:	d007      	beq.n	8009d40 <TIM_Base_SetConfig+0x40>
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	4a3b      	ldr	r2, [pc, #236]	; (8009e20 <TIM_Base_SetConfig+0x120>)
 8009d34:	4293      	cmp	r3, r2
 8009d36:	d003      	beq.n	8009d40 <TIM_Base_SetConfig+0x40>
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	4a3a      	ldr	r2, [pc, #232]	; (8009e24 <TIM_Base_SetConfig+0x124>)
 8009d3c:	4293      	cmp	r3, r2
 8009d3e:	d108      	bne.n	8009d52 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009d46:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009d48:	683b      	ldr	r3, [r7, #0]
 8009d4a:	685b      	ldr	r3, [r3, #4]
 8009d4c:	68fa      	ldr	r2, [r7, #12]
 8009d4e:	4313      	orrs	r3, r2
 8009d50:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	4a2f      	ldr	r2, [pc, #188]	; (8009e14 <TIM_Base_SetConfig+0x114>)
 8009d56:	4293      	cmp	r3, r2
 8009d58:	d02b      	beq.n	8009db2 <TIM_Base_SetConfig+0xb2>
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009d60:	d027      	beq.n	8009db2 <TIM_Base_SetConfig+0xb2>
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	4a2c      	ldr	r2, [pc, #176]	; (8009e18 <TIM_Base_SetConfig+0x118>)
 8009d66:	4293      	cmp	r3, r2
 8009d68:	d023      	beq.n	8009db2 <TIM_Base_SetConfig+0xb2>
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	4a2b      	ldr	r2, [pc, #172]	; (8009e1c <TIM_Base_SetConfig+0x11c>)
 8009d6e:	4293      	cmp	r3, r2
 8009d70:	d01f      	beq.n	8009db2 <TIM_Base_SetConfig+0xb2>
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	4a2a      	ldr	r2, [pc, #168]	; (8009e20 <TIM_Base_SetConfig+0x120>)
 8009d76:	4293      	cmp	r3, r2
 8009d78:	d01b      	beq.n	8009db2 <TIM_Base_SetConfig+0xb2>
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	4a29      	ldr	r2, [pc, #164]	; (8009e24 <TIM_Base_SetConfig+0x124>)
 8009d7e:	4293      	cmp	r3, r2
 8009d80:	d017      	beq.n	8009db2 <TIM_Base_SetConfig+0xb2>
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	4a28      	ldr	r2, [pc, #160]	; (8009e28 <TIM_Base_SetConfig+0x128>)
 8009d86:	4293      	cmp	r3, r2
 8009d88:	d013      	beq.n	8009db2 <TIM_Base_SetConfig+0xb2>
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	4a27      	ldr	r2, [pc, #156]	; (8009e2c <TIM_Base_SetConfig+0x12c>)
 8009d8e:	4293      	cmp	r3, r2
 8009d90:	d00f      	beq.n	8009db2 <TIM_Base_SetConfig+0xb2>
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	4a26      	ldr	r2, [pc, #152]	; (8009e30 <TIM_Base_SetConfig+0x130>)
 8009d96:	4293      	cmp	r3, r2
 8009d98:	d00b      	beq.n	8009db2 <TIM_Base_SetConfig+0xb2>
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	4a25      	ldr	r2, [pc, #148]	; (8009e34 <TIM_Base_SetConfig+0x134>)
 8009d9e:	4293      	cmp	r3, r2
 8009da0:	d007      	beq.n	8009db2 <TIM_Base_SetConfig+0xb2>
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	4a24      	ldr	r2, [pc, #144]	; (8009e38 <TIM_Base_SetConfig+0x138>)
 8009da6:	4293      	cmp	r3, r2
 8009da8:	d003      	beq.n	8009db2 <TIM_Base_SetConfig+0xb2>
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	4a23      	ldr	r2, [pc, #140]	; (8009e3c <TIM_Base_SetConfig+0x13c>)
 8009dae:	4293      	cmp	r3, r2
 8009db0:	d108      	bne.n	8009dc4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009db8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009dba:	683b      	ldr	r3, [r7, #0]
 8009dbc:	68db      	ldr	r3, [r3, #12]
 8009dbe:	68fa      	ldr	r2, [r7, #12]
 8009dc0:	4313      	orrs	r3, r2
 8009dc2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009dca:	683b      	ldr	r3, [r7, #0]
 8009dcc:	695b      	ldr	r3, [r3, #20]
 8009dce:	4313      	orrs	r3, r2
 8009dd0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	68fa      	ldr	r2, [r7, #12]
 8009dd6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009dd8:	683b      	ldr	r3, [r7, #0]
 8009dda:	689a      	ldr	r2, [r3, #8]
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009de0:	683b      	ldr	r3, [r7, #0]
 8009de2:	681a      	ldr	r2, [r3, #0]
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	4a0a      	ldr	r2, [pc, #40]	; (8009e14 <TIM_Base_SetConfig+0x114>)
 8009dec:	4293      	cmp	r3, r2
 8009dee:	d003      	beq.n	8009df8 <TIM_Base_SetConfig+0xf8>
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	4a0c      	ldr	r2, [pc, #48]	; (8009e24 <TIM_Base_SetConfig+0x124>)
 8009df4:	4293      	cmp	r3, r2
 8009df6:	d103      	bne.n	8009e00 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009df8:	683b      	ldr	r3, [r7, #0]
 8009dfa:	691a      	ldr	r2, [r3, #16]
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	2201      	movs	r2, #1
 8009e04:	615a      	str	r2, [r3, #20]
}
 8009e06:	bf00      	nop
 8009e08:	3714      	adds	r7, #20
 8009e0a:	46bd      	mov	sp, r7
 8009e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e10:	4770      	bx	lr
 8009e12:	bf00      	nop
 8009e14:	40010000 	.word	0x40010000
 8009e18:	40000400 	.word	0x40000400
 8009e1c:	40000800 	.word	0x40000800
 8009e20:	40000c00 	.word	0x40000c00
 8009e24:	40010400 	.word	0x40010400
 8009e28:	40014000 	.word	0x40014000
 8009e2c:	40014400 	.word	0x40014400
 8009e30:	40014800 	.word	0x40014800
 8009e34:	40001800 	.word	0x40001800
 8009e38:	40001c00 	.word	0x40001c00
 8009e3c:	40002000 	.word	0x40002000

08009e40 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009e40:	b480      	push	{r7}
 8009e42:	b087      	sub	sp, #28
 8009e44:	af00      	add	r7, sp, #0
 8009e46:	6078      	str	r0, [r7, #4]
 8009e48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	6a1b      	ldr	r3, [r3, #32]
 8009e4e:	f023 0201 	bic.w	r2, r3, #1
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	6a1b      	ldr	r3, [r3, #32]
 8009e5a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	685b      	ldr	r3, [r3, #4]
 8009e60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	699b      	ldr	r3, [r3, #24]
 8009e66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009e6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	f023 0303 	bic.w	r3, r3, #3
 8009e76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009e78:	683b      	ldr	r3, [r7, #0]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	68fa      	ldr	r2, [r7, #12]
 8009e7e:	4313      	orrs	r3, r2
 8009e80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009e82:	697b      	ldr	r3, [r7, #20]
 8009e84:	f023 0302 	bic.w	r3, r3, #2
 8009e88:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009e8a:	683b      	ldr	r3, [r7, #0]
 8009e8c:	689b      	ldr	r3, [r3, #8]
 8009e8e:	697a      	ldr	r2, [r7, #20]
 8009e90:	4313      	orrs	r3, r2
 8009e92:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	4a20      	ldr	r2, [pc, #128]	; (8009f18 <TIM_OC1_SetConfig+0xd8>)
 8009e98:	4293      	cmp	r3, r2
 8009e9a:	d003      	beq.n	8009ea4 <TIM_OC1_SetConfig+0x64>
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	4a1f      	ldr	r2, [pc, #124]	; (8009f1c <TIM_OC1_SetConfig+0xdc>)
 8009ea0:	4293      	cmp	r3, r2
 8009ea2:	d10c      	bne.n	8009ebe <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009ea4:	697b      	ldr	r3, [r7, #20]
 8009ea6:	f023 0308 	bic.w	r3, r3, #8
 8009eaa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009eac:	683b      	ldr	r3, [r7, #0]
 8009eae:	68db      	ldr	r3, [r3, #12]
 8009eb0:	697a      	ldr	r2, [r7, #20]
 8009eb2:	4313      	orrs	r3, r2
 8009eb4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009eb6:	697b      	ldr	r3, [r7, #20]
 8009eb8:	f023 0304 	bic.w	r3, r3, #4
 8009ebc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	4a15      	ldr	r2, [pc, #84]	; (8009f18 <TIM_OC1_SetConfig+0xd8>)
 8009ec2:	4293      	cmp	r3, r2
 8009ec4:	d003      	beq.n	8009ece <TIM_OC1_SetConfig+0x8e>
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	4a14      	ldr	r2, [pc, #80]	; (8009f1c <TIM_OC1_SetConfig+0xdc>)
 8009eca:	4293      	cmp	r3, r2
 8009ecc:	d111      	bne.n	8009ef2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009ece:	693b      	ldr	r3, [r7, #16]
 8009ed0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009ed4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009ed6:	693b      	ldr	r3, [r7, #16]
 8009ed8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009edc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009ede:	683b      	ldr	r3, [r7, #0]
 8009ee0:	695b      	ldr	r3, [r3, #20]
 8009ee2:	693a      	ldr	r2, [r7, #16]
 8009ee4:	4313      	orrs	r3, r2
 8009ee6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009ee8:	683b      	ldr	r3, [r7, #0]
 8009eea:	699b      	ldr	r3, [r3, #24]
 8009eec:	693a      	ldr	r2, [r7, #16]
 8009eee:	4313      	orrs	r3, r2
 8009ef0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	693a      	ldr	r2, [r7, #16]
 8009ef6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	68fa      	ldr	r2, [r7, #12]
 8009efc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009efe:	683b      	ldr	r3, [r7, #0]
 8009f00:	685a      	ldr	r2, [r3, #4]
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	697a      	ldr	r2, [r7, #20]
 8009f0a:	621a      	str	r2, [r3, #32]
}
 8009f0c:	bf00      	nop
 8009f0e:	371c      	adds	r7, #28
 8009f10:	46bd      	mov	sp, r7
 8009f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f16:	4770      	bx	lr
 8009f18:	40010000 	.word	0x40010000
 8009f1c:	40010400 	.word	0x40010400

08009f20 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009f20:	b480      	push	{r7}
 8009f22:	b087      	sub	sp, #28
 8009f24:	af00      	add	r7, sp, #0
 8009f26:	6078      	str	r0, [r7, #4]
 8009f28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	6a1b      	ldr	r3, [r3, #32]
 8009f2e:	f023 0210 	bic.w	r2, r3, #16
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	6a1b      	ldr	r3, [r3, #32]
 8009f3a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	685b      	ldr	r3, [r3, #4]
 8009f40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	699b      	ldr	r3, [r3, #24]
 8009f46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009f4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009f56:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009f58:	683b      	ldr	r3, [r7, #0]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	021b      	lsls	r3, r3, #8
 8009f5e:	68fa      	ldr	r2, [r7, #12]
 8009f60:	4313      	orrs	r3, r2
 8009f62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009f64:	697b      	ldr	r3, [r7, #20]
 8009f66:	f023 0320 	bic.w	r3, r3, #32
 8009f6a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009f6c:	683b      	ldr	r3, [r7, #0]
 8009f6e:	689b      	ldr	r3, [r3, #8]
 8009f70:	011b      	lsls	r3, r3, #4
 8009f72:	697a      	ldr	r2, [r7, #20]
 8009f74:	4313      	orrs	r3, r2
 8009f76:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	4a22      	ldr	r2, [pc, #136]	; (800a004 <TIM_OC2_SetConfig+0xe4>)
 8009f7c:	4293      	cmp	r3, r2
 8009f7e:	d003      	beq.n	8009f88 <TIM_OC2_SetConfig+0x68>
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	4a21      	ldr	r2, [pc, #132]	; (800a008 <TIM_OC2_SetConfig+0xe8>)
 8009f84:	4293      	cmp	r3, r2
 8009f86:	d10d      	bne.n	8009fa4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009f88:	697b      	ldr	r3, [r7, #20]
 8009f8a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009f8e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009f90:	683b      	ldr	r3, [r7, #0]
 8009f92:	68db      	ldr	r3, [r3, #12]
 8009f94:	011b      	lsls	r3, r3, #4
 8009f96:	697a      	ldr	r2, [r7, #20]
 8009f98:	4313      	orrs	r3, r2
 8009f9a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009f9c:	697b      	ldr	r3, [r7, #20]
 8009f9e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009fa2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	4a17      	ldr	r2, [pc, #92]	; (800a004 <TIM_OC2_SetConfig+0xe4>)
 8009fa8:	4293      	cmp	r3, r2
 8009faa:	d003      	beq.n	8009fb4 <TIM_OC2_SetConfig+0x94>
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	4a16      	ldr	r2, [pc, #88]	; (800a008 <TIM_OC2_SetConfig+0xe8>)
 8009fb0:	4293      	cmp	r3, r2
 8009fb2:	d113      	bne.n	8009fdc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009fb4:	693b      	ldr	r3, [r7, #16]
 8009fb6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009fba:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009fbc:	693b      	ldr	r3, [r7, #16]
 8009fbe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009fc2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009fc4:	683b      	ldr	r3, [r7, #0]
 8009fc6:	695b      	ldr	r3, [r3, #20]
 8009fc8:	009b      	lsls	r3, r3, #2
 8009fca:	693a      	ldr	r2, [r7, #16]
 8009fcc:	4313      	orrs	r3, r2
 8009fce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009fd0:	683b      	ldr	r3, [r7, #0]
 8009fd2:	699b      	ldr	r3, [r3, #24]
 8009fd4:	009b      	lsls	r3, r3, #2
 8009fd6:	693a      	ldr	r2, [r7, #16]
 8009fd8:	4313      	orrs	r3, r2
 8009fda:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	693a      	ldr	r2, [r7, #16]
 8009fe0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	68fa      	ldr	r2, [r7, #12]
 8009fe6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009fe8:	683b      	ldr	r3, [r7, #0]
 8009fea:	685a      	ldr	r2, [r3, #4]
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	697a      	ldr	r2, [r7, #20]
 8009ff4:	621a      	str	r2, [r3, #32]
}
 8009ff6:	bf00      	nop
 8009ff8:	371c      	adds	r7, #28
 8009ffa:	46bd      	mov	sp, r7
 8009ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a000:	4770      	bx	lr
 800a002:	bf00      	nop
 800a004:	40010000 	.word	0x40010000
 800a008:	40010400 	.word	0x40010400

0800a00c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a00c:	b480      	push	{r7}
 800a00e:	b087      	sub	sp, #28
 800a010:	af00      	add	r7, sp, #0
 800a012:	6078      	str	r0, [r7, #4]
 800a014:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	6a1b      	ldr	r3, [r3, #32]
 800a01a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	6a1b      	ldr	r3, [r3, #32]
 800a026:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	685b      	ldr	r3, [r3, #4]
 800a02c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	69db      	ldr	r3, [r3, #28]
 800a032:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a03a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	f023 0303 	bic.w	r3, r3, #3
 800a042:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a044:	683b      	ldr	r3, [r7, #0]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	68fa      	ldr	r2, [r7, #12]
 800a04a:	4313      	orrs	r3, r2
 800a04c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a04e:	697b      	ldr	r3, [r7, #20]
 800a050:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a054:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a056:	683b      	ldr	r3, [r7, #0]
 800a058:	689b      	ldr	r3, [r3, #8]
 800a05a:	021b      	lsls	r3, r3, #8
 800a05c:	697a      	ldr	r2, [r7, #20]
 800a05e:	4313      	orrs	r3, r2
 800a060:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	4a21      	ldr	r2, [pc, #132]	; (800a0ec <TIM_OC3_SetConfig+0xe0>)
 800a066:	4293      	cmp	r3, r2
 800a068:	d003      	beq.n	800a072 <TIM_OC3_SetConfig+0x66>
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	4a20      	ldr	r2, [pc, #128]	; (800a0f0 <TIM_OC3_SetConfig+0xe4>)
 800a06e:	4293      	cmp	r3, r2
 800a070:	d10d      	bne.n	800a08e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a072:	697b      	ldr	r3, [r7, #20]
 800a074:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a078:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a07a:	683b      	ldr	r3, [r7, #0]
 800a07c:	68db      	ldr	r3, [r3, #12]
 800a07e:	021b      	lsls	r3, r3, #8
 800a080:	697a      	ldr	r2, [r7, #20]
 800a082:	4313      	orrs	r3, r2
 800a084:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a086:	697b      	ldr	r3, [r7, #20]
 800a088:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a08c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	4a16      	ldr	r2, [pc, #88]	; (800a0ec <TIM_OC3_SetConfig+0xe0>)
 800a092:	4293      	cmp	r3, r2
 800a094:	d003      	beq.n	800a09e <TIM_OC3_SetConfig+0x92>
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	4a15      	ldr	r2, [pc, #84]	; (800a0f0 <TIM_OC3_SetConfig+0xe4>)
 800a09a:	4293      	cmp	r3, r2
 800a09c:	d113      	bne.n	800a0c6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a09e:	693b      	ldr	r3, [r7, #16]
 800a0a0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a0a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a0a6:	693b      	ldr	r3, [r7, #16]
 800a0a8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a0ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a0ae:	683b      	ldr	r3, [r7, #0]
 800a0b0:	695b      	ldr	r3, [r3, #20]
 800a0b2:	011b      	lsls	r3, r3, #4
 800a0b4:	693a      	ldr	r2, [r7, #16]
 800a0b6:	4313      	orrs	r3, r2
 800a0b8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a0ba:	683b      	ldr	r3, [r7, #0]
 800a0bc:	699b      	ldr	r3, [r3, #24]
 800a0be:	011b      	lsls	r3, r3, #4
 800a0c0:	693a      	ldr	r2, [r7, #16]
 800a0c2:	4313      	orrs	r3, r2
 800a0c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	693a      	ldr	r2, [r7, #16]
 800a0ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	68fa      	ldr	r2, [r7, #12]
 800a0d0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a0d2:	683b      	ldr	r3, [r7, #0]
 800a0d4:	685a      	ldr	r2, [r3, #4]
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	697a      	ldr	r2, [r7, #20]
 800a0de:	621a      	str	r2, [r3, #32]
}
 800a0e0:	bf00      	nop
 800a0e2:	371c      	adds	r7, #28
 800a0e4:	46bd      	mov	sp, r7
 800a0e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ea:	4770      	bx	lr
 800a0ec:	40010000 	.word	0x40010000
 800a0f0:	40010400 	.word	0x40010400

0800a0f4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a0f4:	b480      	push	{r7}
 800a0f6:	b087      	sub	sp, #28
 800a0f8:	af00      	add	r7, sp, #0
 800a0fa:	6078      	str	r0, [r7, #4]
 800a0fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	6a1b      	ldr	r3, [r3, #32]
 800a102:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	6a1b      	ldr	r3, [r3, #32]
 800a10e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	685b      	ldr	r3, [r3, #4]
 800a114:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	69db      	ldr	r3, [r3, #28]
 800a11a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a122:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a12a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a12c:	683b      	ldr	r3, [r7, #0]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	021b      	lsls	r3, r3, #8
 800a132:	68fa      	ldr	r2, [r7, #12]
 800a134:	4313      	orrs	r3, r2
 800a136:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a138:	693b      	ldr	r3, [r7, #16]
 800a13a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a13e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a140:	683b      	ldr	r3, [r7, #0]
 800a142:	689b      	ldr	r3, [r3, #8]
 800a144:	031b      	lsls	r3, r3, #12
 800a146:	693a      	ldr	r2, [r7, #16]
 800a148:	4313      	orrs	r3, r2
 800a14a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	4a12      	ldr	r2, [pc, #72]	; (800a198 <TIM_OC4_SetConfig+0xa4>)
 800a150:	4293      	cmp	r3, r2
 800a152:	d003      	beq.n	800a15c <TIM_OC4_SetConfig+0x68>
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	4a11      	ldr	r2, [pc, #68]	; (800a19c <TIM_OC4_SetConfig+0xa8>)
 800a158:	4293      	cmp	r3, r2
 800a15a:	d109      	bne.n	800a170 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a15c:	697b      	ldr	r3, [r7, #20]
 800a15e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a162:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a164:	683b      	ldr	r3, [r7, #0]
 800a166:	695b      	ldr	r3, [r3, #20]
 800a168:	019b      	lsls	r3, r3, #6
 800a16a:	697a      	ldr	r2, [r7, #20]
 800a16c:	4313      	orrs	r3, r2
 800a16e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	697a      	ldr	r2, [r7, #20]
 800a174:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	68fa      	ldr	r2, [r7, #12]
 800a17a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a17c:	683b      	ldr	r3, [r7, #0]
 800a17e:	685a      	ldr	r2, [r3, #4]
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	693a      	ldr	r2, [r7, #16]
 800a188:	621a      	str	r2, [r3, #32]
}
 800a18a:	bf00      	nop
 800a18c:	371c      	adds	r7, #28
 800a18e:	46bd      	mov	sp, r7
 800a190:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a194:	4770      	bx	lr
 800a196:	bf00      	nop
 800a198:	40010000 	.word	0x40010000
 800a19c:	40010400 	.word	0x40010400

0800a1a0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a1a0:	b480      	push	{r7}
 800a1a2:	b087      	sub	sp, #28
 800a1a4:	af00      	add	r7, sp, #0
 800a1a6:	60f8      	str	r0, [r7, #12]
 800a1a8:	60b9      	str	r1, [r7, #8]
 800a1aa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a1ac:	68bb      	ldr	r3, [r7, #8]
 800a1ae:	f003 031f 	and.w	r3, r3, #31
 800a1b2:	2201      	movs	r2, #1
 800a1b4:	fa02 f303 	lsl.w	r3, r2, r3
 800a1b8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	6a1a      	ldr	r2, [r3, #32]
 800a1be:	697b      	ldr	r3, [r7, #20]
 800a1c0:	43db      	mvns	r3, r3
 800a1c2:	401a      	ands	r2, r3
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	6a1a      	ldr	r2, [r3, #32]
 800a1cc:	68bb      	ldr	r3, [r7, #8]
 800a1ce:	f003 031f 	and.w	r3, r3, #31
 800a1d2:	6879      	ldr	r1, [r7, #4]
 800a1d4:	fa01 f303 	lsl.w	r3, r1, r3
 800a1d8:	431a      	orrs	r2, r3
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	621a      	str	r2, [r3, #32]
}
 800a1de:	bf00      	nop
 800a1e0:	371c      	adds	r7, #28
 800a1e2:	46bd      	mov	sp, r7
 800a1e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e8:	4770      	bx	lr
	...

0800a1ec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a1ec:	b480      	push	{r7}
 800a1ee:	b085      	sub	sp, #20
 800a1f0:	af00      	add	r7, sp, #0
 800a1f2:	6078      	str	r0, [r7, #4]
 800a1f4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a1fc:	2b01      	cmp	r3, #1
 800a1fe:	d101      	bne.n	800a204 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a200:	2302      	movs	r3, #2
 800a202:	e05a      	b.n	800a2ba <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	2201      	movs	r2, #1
 800a208:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	2202      	movs	r2, #2
 800a210:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	685b      	ldr	r3, [r3, #4]
 800a21a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	689b      	ldr	r3, [r3, #8]
 800a222:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a22a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a22c:	683b      	ldr	r3, [r7, #0]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	68fa      	ldr	r2, [r7, #12]
 800a232:	4313      	orrs	r3, r2
 800a234:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	68fa      	ldr	r2, [r7, #12]
 800a23c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	4a21      	ldr	r2, [pc, #132]	; (800a2c8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800a244:	4293      	cmp	r3, r2
 800a246:	d022      	beq.n	800a28e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a250:	d01d      	beq.n	800a28e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	4a1d      	ldr	r2, [pc, #116]	; (800a2cc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800a258:	4293      	cmp	r3, r2
 800a25a:	d018      	beq.n	800a28e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	4a1b      	ldr	r2, [pc, #108]	; (800a2d0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800a262:	4293      	cmp	r3, r2
 800a264:	d013      	beq.n	800a28e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	4a1a      	ldr	r2, [pc, #104]	; (800a2d4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800a26c:	4293      	cmp	r3, r2
 800a26e:	d00e      	beq.n	800a28e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	4a18      	ldr	r2, [pc, #96]	; (800a2d8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800a276:	4293      	cmp	r3, r2
 800a278:	d009      	beq.n	800a28e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	4a17      	ldr	r2, [pc, #92]	; (800a2dc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a280:	4293      	cmp	r3, r2
 800a282:	d004      	beq.n	800a28e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	4a15      	ldr	r2, [pc, #84]	; (800a2e0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a28a:	4293      	cmp	r3, r2
 800a28c:	d10c      	bne.n	800a2a8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a28e:	68bb      	ldr	r3, [r7, #8]
 800a290:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a294:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a296:	683b      	ldr	r3, [r7, #0]
 800a298:	685b      	ldr	r3, [r3, #4]
 800a29a:	68ba      	ldr	r2, [r7, #8]
 800a29c:	4313      	orrs	r3, r2
 800a29e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	68ba      	ldr	r2, [r7, #8]
 800a2a6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	2201      	movs	r2, #1
 800a2ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	2200      	movs	r2, #0
 800a2b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a2b8:	2300      	movs	r3, #0
}
 800a2ba:	4618      	mov	r0, r3
 800a2bc:	3714      	adds	r7, #20
 800a2be:	46bd      	mov	sp, r7
 800a2c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c4:	4770      	bx	lr
 800a2c6:	bf00      	nop
 800a2c8:	40010000 	.word	0x40010000
 800a2cc:	40000400 	.word	0x40000400
 800a2d0:	40000800 	.word	0x40000800
 800a2d4:	40000c00 	.word	0x40000c00
 800a2d8:	40010400 	.word	0x40010400
 800a2dc:	40014000 	.word	0x40014000
 800a2e0:	40001800 	.word	0x40001800

0800a2e4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a2e4:	b480      	push	{r7}
 800a2e6:	b085      	sub	sp, #20
 800a2e8:	af00      	add	r7, sp, #0
 800a2ea:	6078      	str	r0, [r7, #4]
 800a2ec:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a2ee:	2300      	movs	r3, #0
 800a2f0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a2f8:	2b01      	cmp	r3, #1
 800a2fa:	d101      	bne.n	800a300 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a2fc:	2302      	movs	r3, #2
 800a2fe:	e03d      	b.n	800a37c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	2201      	movs	r2, #1
 800a304:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a308:	68fb      	ldr	r3, [r7, #12]
 800a30a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800a30e:	683b      	ldr	r3, [r7, #0]
 800a310:	68db      	ldr	r3, [r3, #12]
 800a312:	4313      	orrs	r3, r2
 800a314:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a31c:	683b      	ldr	r3, [r7, #0]
 800a31e:	689b      	ldr	r3, [r3, #8]
 800a320:	4313      	orrs	r3, r2
 800a322:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800a32a:	683b      	ldr	r3, [r7, #0]
 800a32c:	685b      	ldr	r3, [r3, #4]
 800a32e:	4313      	orrs	r3, r2
 800a330:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800a338:	683b      	ldr	r3, [r7, #0]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	4313      	orrs	r3, r2
 800a33e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a346:	683b      	ldr	r3, [r7, #0]
 800a348:	691b      	ldr	r3, [r3, #16]
 800a34a:	4313      	orrs	r3, r2
 800a34c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800a354:	683b      	ldr	r3, [r7, #0]
 800a356:	695b      	ldr	r3, [r3, #20]
 800a358:	4313      	orrs	r3, r2
 800a35a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800a362:	683b      	ldr	r3, [r7, #0]
 800a364:	69db      	ldr	r3, [r3, #28]
 800a366:	4313      	orrs	r3, r2
 800a368:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	68fa      	ldr	r2, [r7, #12]
 800a370:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	2200      	movs	r2, #0
 800a376:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a37a:	2300      	movs	r3, #0
}
 800a37c:	4618      	mov	r0, r3
 800a37e:	3714      	adds	r7, #20
 800a380:	46bd      	mov	sp, r7
 800a382:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a386:	4770      	bx	lr

0800a388 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a388:	b480      	push	{r7}
 800a38a:	b083      	sub	sp, #12
 800a38c:	af00      	add	r7, sp, #0
 800a38e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a390:	bf00      	nop
 800a392:	370c      	adds	r7, #12
 800a394:	46bd      	mov	sp, r7
 800a396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a39a:	4770      	bx	lr

0800a39c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a39c:	b480      	push	{r7}
 800a39e:	b083      	sub	sp, #12
 800a3a0:	af00      	add	r7, sp, #0
 800a3a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a3a4:	bf00      	nop
 800a3a6:	370c      	adds	r7, #12
 800a3a8:	46bd      	mov	sp, r7
 800a3aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ae:	4770      	bx	lr

0800a3b0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a3b0:	b580      	push	{r7, lr}
 800a3b2:	b082      	sub	sp, #8
 800a3b4:	af00      	add	r7, sp, #0
 800a3b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d101      	bne.n	800a3c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a3be:	2301      	movs	r3, #1
 800a3c0:	e03f      	b.n	800a442 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a3c8:	b2db      	uxtb	r3, r3
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	d106      	bne.n	800a3dc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	2200      	movs	r2, #0
 800a3d2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a3d6:	6878      	ldr	r0, [r7, #4]
 800a3d8:	f7fb ffec 	bl	80063b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	2224      	movs	r2, #36	; 0x24
 800a3e0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	68da      	ldr	r2, [r3, #12]
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a3f2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a3f4:	6878      	ldr	r0, [r7, #4]
 800a3f6:	f000 f90b 	bl	800a610 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	691a      	ldr	r2, [r3, #16]
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a408:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	695a      	ldr	r2, [r3, #20]
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a418:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	68da      	ldr	r2, [r3, #12]
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a428:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	2200      	movs	r2, #0
 800a42e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	2220      	movs	r2, #32
 800a434:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	2220      	movs	r2, #32
 800a43c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800a440:	2300      	movs	r3, #0
}
 800a442:	4618      	mov	r0, r3
 800a444:	3708      	adds	r7, #8
 800a446:	46bd      	mov	sp, r7
 800a448:	bd80      	pop	{r7, pc}

0800a44a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a44a:	b580      	push	{r7, lr}
 800a44c:	b088      	sub	sp, #32
 800a44e:	af02      	add	r7, sp, #8
 800a450:	60f8      	str	r0, [r7, #12]
 800a452:	60b9      	str	r1, [r7, #8]
 800a454:	603b      	str	r3, [r7, #0]
 800a456:	4613      	mov	r3, r2
 800a458:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800a45a:	2300      	movs	r3, #0
 800a45c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a464:	b2db      	uxtb	r3, r3
 800a466:	2b20      	cmp	r3, #32
 800a468:	f040 8083 	bne.w	800a572 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800a46c:	68bb      	ldr	r3, [r7, #8]
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d002      	beq.n	800a478 <HAL_UART_Transmit+0x2e>
 800a472:	88fb      	ldrh	r3, [r7, #6]
 800a474:	2b00      	cmp	r3, #0
 800a476:	d101      	bne.n	800a47c <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800a478:	2301      	movs	r3, #1
 800a47a:	e07b      	b.n	800a574 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a482:	2b01      	cmp	r3, #1
 800a484:	d101      	bne.n	800a48a <HAL_UART_Transmit+0x40>
 800a486:	2302      	movs	r3, #2
 800a488:	e074      	b.n	800a574 <HAL_UART_Transmit+0x12a>
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	2201      	movs	r2, #1
 800a48e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	2200      	movs	r2, #0
 800a496:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	2221      	movs	r2, #33	; 0x21
 800a49c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800a4a0:	f7fc f996 	bl	80067d0 <HAL_GetTick>
 800a4a4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	88fa      	ldrh	r2, [r7, #6]
 800a4aa:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	88fa      	ldrh	r2, [r7, #6]
 800a4b0:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	2200      	movs	r2, #0
 800a4b6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800a4ba:	e042      	b.n	800a542 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a4c0:	b29b      	uxth	r3, r3
 800a4c2:	3b01      	subs	r3, #1
 800a4c4:	b29a      	uxth	r2, r3
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	689b      	ldr	r3, [r3, #8]
 800a4ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a4d2:	d122      	bne.n	800a51a <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a4d4:	683b      	ldr	r3, [r7, #0]
 800a4d6:	9300      	str	r3, [sp, #0]
 800a4d8:	697b      	ldr	r3, [r7, #20]
 800a4da:	2200      	movs	r2, #0
 800a4dc:	2180      	movs	r1, #128	; 0x80
 800a4de:	68f8      	ldr	r0, [r7, #12]
 800a4e0:	f000 f84c 	bl	800a57c <UART_WaitOnFlagUntilTimeout>
 800a4e4:	4603      	mov	r3, r0
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d001      	beq.n	800a4ee <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800a4ea:	2303      	movs	r3, #3
 800a4ec:	e042      	b.n	800a574 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800a4ee:	68bb      	ldr	r3, [r7, #8]
 800a4f0:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800a4f2:	693b      	ldr	r3, [r7, #16]
 800a4f4:	881b      	ldrh	r3, [r3, #0]
 800a4f6:	461a      	mov	r2, r3
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a500:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	691b      	ldr	r3, [r3, #16]
 800a506:	2b00      	cmp	r3, #0
 800a508:	d103      	bne.n	800a512 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800a50a:	68bb      	ldr	r3, [r7, #8]
 800a50c:	3302      	adds	r3, #2
 800a50e:	60bb      	str	r3, [r7, #8]
 800a510:	e017      	b.n	800a542 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800a512:	68bb      	ldr	r3, [r7, #8]
 800a514:	3301      	adds	r3, #1
 800a516:	60bb      	str	r3, [r7, #8]
 800a518:	e013      	b.n	800a542 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a51a:	683b      	ldr	r3, [r7, #0]
 800a51c:	9300      	str	r3, [sp, #0]
 800a51e:	697b      	ldr	r3, [r7, #20]
 800a520:	2200      	movs	r2, #0
 800a522:	2180      	movs	r1, #128	; 0x80
 800a524:	68f8      	ldr	r0, [r7, #12]
 800a526:	f000 f829 	bl	800a57c <UART_WaitOnFlagUntilTimeout>
 800a52a:	4603      	mov	r3, r0
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d001      	beq.n	800a534 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 800a530:	2303      	movs	r3, #3
 800a532:	e01f      	b.n	800a574 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800a534:	68bb      	ldr	r3, [r7, #8]
 800a536:	1c5a      	adds	r2, r3, #1
 800a538:	60ba      	str	r2, [r7, #8]
 800a53a:	781a      	ldrb	r2, [r3, #0]
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a546:	b29b      	uxth	r3, r3
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d1b7      	bne.n	800a4bc <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a54c:	683b      	ldr	r3, [r7, #0]
 800a54e:	9300      	str	r3, [sp, #0]
 800a550:	697b      	ldr	r3, [r7, #20]
 800a552:	2200      	movs	r2, #0
 800a554:	2140      	movs	r1, #64	; 0x40
 800a556:	68f8      	ldr	r0, [r7, #12]
 800a558:	f000 f810 	bl	800a57c <UART_WaitOnFlagUntilTimeout>
 800a55c:	4603      	mov	r3, r0
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d001      	beq.n	800a566 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 800a562:	2303      	movs	r3, #3
 800a564:	e006      	b.n	800a574 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	2220      	movs	r2, #32
 800a56a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800a56e:	2300      	movs	r3, #0
 800a570:	e000      	b.n	800a574 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800a572:	2302      	movs	r3, #2
  }
}
 800a574:	4618      	mov	r0, r3
 800a576:	3718      	adds	r7, #24
 800a578:	46bd      	mov	sp, r7
 800a57a:	bd80      	pop	{r7, pc}

0800a57c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800a57c:	b580      	push	{r7, lr}
 800a57e:	b084      	sub	sp, #16
 800a580:	af00      	add	r7, sp, #0
 800a582:	60f8      	str	r0, [r7, #12]
 800a584:	60b9      	str	r1, [r7, #8]
 800a586:	603b      	str	r3, [r7, #0]
 800a588:	4613      	mov	r3, r2
 800a58a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a58c:	e02c      	b.n	800a5e8 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a58e:	69bb      	ldr	r3, [r7, #24]
 800a590:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a594:	d028      	beq.n	800a5e8 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800a596:	69bb      	ldr	r3, [r7, #24]
 800a598:	2b00      	cmp	r3, #0
 800a59a:	d007      	beq.n	800a5ac <UART_WaitOnFlagUntilTimeout+0x30>
 800a59c:	f7fc f918 	bl	80067d0 <HAL_GetTick>
 800a5a0:	4602      	mov	r2, r0
 800a5a2:	683b      	ldr	r3, [r7, #0]
 800a5a4:	1ad3      	subs	r3, r2, r3
 800a5a6:	69ba      	ldr	r2, [r7, #24]
 800a5a8:	429a      	cmp	r2, r3
 800a5aa:	d21d      	bcs.n	800a5e8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	68da      	ldr	r2, [r3, #12]
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a5ba:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	695a      	ldr	r2, [r3, #20]
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	f022 0201 	bic.w	r2, r2, #1
 800a5ca:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	2220      	movs	r2, #32
 800a5d0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800a5d4:	68fb      	ldr	r3, [r7, #12]
 800a5d6:	2220      	movs	r2, #32
 800a5d8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800a5dc:	68fb      	ldr	r3, [r7, #12]
 800a5de:	2200      	movs	r2, #0
 800a5e0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800a5e4:	2303      	movs	r3, #3
 800a5e6:	e00f      	b.n	800a608 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	681a      	ldr	r2, [r3, #0]
 800a5ee:	68bb      	ldr	r3, [r7, #8]
 800a5f0:	4013      	ands	r3, r2
 800a5f2:	68ba      	ldr	r2, [r7, #8]
 800a5f4:	429a      	cmp	r2, r3
 800a5f6:	bf0c      	ite	eq
 800a5f8:	2301      	moveq	r3, #1
 800a5fa:	2300      	movne	r3, #0
 800a5fc:	b2db      	uxtb	r3, r3
 800a5fe:	461a      	mov	r2, r3
 800a600:	79fb      	ldrb	r3, [r7, #7]
 800a602:	429a      	cmp	r2, r3
 800a604:	d0c3      	beq.n	800a58e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a606:	2300      	movs	r3, #0
}
 800a608:	4618      	mov	r0, r3
 800a60a:	3710      	adds	r7, #16
 800a60c:	46bd      	mov	sp, r7
 800a60e:	bd80      	pop	{r7, pc}

0800a610 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a614:	b085      	sub	sp, #20
 800a616:	af00      	add	r7, sp, #0
 800a618:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	691b      	ldr	r3, [r3, #16]
 800a620:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	68da      	ldr	r2, [r3, #12]
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	430a      	orrs	r2, r1
 800a62e:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	689a      	ldr	r2, [r3, #8]
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	691b      	ldr	r3, [r3, #16]
 800a638:	431a      	orrs	r2, r3
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	695b      	ldr	r3, [r3, #20]
 800a63e:	431a      	orrs	r2, r3
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	69db      	ldr	r3, [r3, #28]
 800a644:	4313      	orrs	r3, r2
 800a646:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	68db      	ldr	r3, [r3, #12]
 800a64e:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800a652:	f023 030c 	bic.w	r3, r3, #12
 800a656:	687a      	ldr	r2, [r7, #4]
 800a658:	6812      	ldr	r2, [r2, #0]
 800a65a:	68f9      	ldr	r1, [r7, #12]
 800a65c:	430b      	orrs	r3, r1
 800a65e:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	695b      	ldr	r3, [r3, #20]
 800a666:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	699a      	ldr	r2, [r3, #24]
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	430a      	orrs	r2, r1
 800a674:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	69db      	ldr	r3, [r3, #28]
 800a67a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a67e:	f040 818b 	bne.w	800a998 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	4ac1      	ldr	r2, [pc, #772]	; (800a98c <UART_SetConfig+0x37c>)
 800a688:	4293      	cmp	r3, r2
 800a68a:	d005      	beq.n	800a698 <UART_SetConfig+0x88>
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	4abf      	ldr	r2, [pc, #764]	; (800a990 <UART_SetConfig+0x380>)
 800a692:	4293      	cmp	r3, r2
 800a694:	f040 80bd 	bne.w	800a812 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a698:	f7fe fa52 	bl	8008b40 <HAL_RCC_GetPCLK2Freq>
 800a69c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a69e:	68bb      	ldr	r3, [r7, #8]
 800a6a0:	461d      	mov	r5, r3
 800a6a2:	f04f 0600 	mov.w	r6, #0
 800a6a6:	46a8      	mov	r8, r5
 800a6a8:	46b1      	mov	r9, r6
 800a6aa:	eb18 0308 	adds.w	r3, r8, r8
 800a6ae:	eb49 0409 	adc.w	r4, r9, r9
 800a6b2:	4698      	mov	r8, r3
 800a6b4:	46a1      	mov	r9, r4
 800a6b6:	eb18 0805 	adds.w	r8, r8, r5
 800a6ba:	eb49 0906 	adc.w	r9, r9, r6
 800a6be:	f04f 0100 	mov.w	r1, #0
 800a6c2:	f04f 0200 	mov.w	r2, #0
 800a6c6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a6ca:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a6ce:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a6d2:	4688      	mov	r8, r1
 800a6d4:	4691      	mov	r9, r2
 800a6d6:	eb18 0005 	adds.w	r0, r8, r5
 800a6da:	eb49 0106 	adc.w	r1, r9, r6
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	685b      	ldr	r3, [r3, #4]
 800a6e2:	461d      	mov	r5, r3
 800a6e4:	f04f 0600 	mov.w	r6, #0
 800a6e8:	196b      	adds	r3, r5, r5
 800a6ea:	eb46 0406 	adc.w	r4, r6, r6
 800a6ee:	461a      	mov	r2, r3
 800a6f0:	4623      	mov	r3, r4
 800a6f2:	f7f6 fac9 	bl	8000c88 <__aeabi_uldivmod>
 800a6f6:	4603      	mov	r3, r0
 800a6f8:	460c      	mov	r4, r1
 800a6fa:	461a      	mov	r2, r3
 800a6fc:	4ba5      	ldr	r3, [pc, #660]	; (800a994 <UART_SetConfig+0x384>)
 800a6fe:	fba3 2302 	umull	r2, r3, r3, r2
 800a702:	095b      	lsrs	r3, r3, #5
 800a704:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a708:	68bb      	ldr	r3, [r7, #8]
 800a70a:	461d      	mov	r5, r3
 800a70c:	f04f 0600 	mov.w	r6, #0
 800a710:	46a9      	mov	r9, r5
 800a712:	46b2      	mov	sl, r6
 800a714:	eb19 0309 	adds.w	r3, r9, r9
 800a718:	eb4a 040a 	adc.w	r4, sl, sl
 800a71c:	4699      	mov	r9, r3
 800a71e:	46a2      	mov	sl, r4
 800a720:	eb19 0905 	adds.w	r9, r9, r5
 800a724:	eb4a 0a06 	adc.w	sl, sl, r6
 800a728:	f04f 0100 	mov.w	r1, #0
 800a72c:	f04f 0200 	mov.w	r2, #0
 800a730:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a734:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a738:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a73c:	4689      	mov	r9, r1
 800a73e:	4692      	mov	sl, r2
 800a740:	eb19 0005 	adds.w	r0, r9, r5
 800a744:	eb4a 0106 	adc.w	r1, sl, r6
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	685b      	ldr	r3, [r3, #4]
 800a74c:	461d      	mov	r5, r3
 800a74e:	f04f 0600 	mov.w	r6, #0
 800a752:	196b      	adds	r3, r5, r5
 800a754:	eb46 0406 	adc.w	r4, r6, r6
 800a758:	461a      	mov	r2, r3
 800a75a:	4623      	mov	r3, r4
 800a75c:	f7f6 fa94 	bl	8000c88 <__aeabi_uldivmod>
 800a760:	4603      	mov	r3, r0
 800a762:	460c      	mov	r4, r1
 800a764:	461a      	mov	r2, r3
 800a766:	4b8b      	ldr	r3, [pc, #556]	; (800a994 <UART_SetConfig+0x384>)
 800a768:	fba3 1302 	umull	r1, r3, r3, r2
 800a76c:	095b      	lsrs	r3, r3, #5
 800a76e:	2164      	movs	r1, #100	; 0x64
 800a770:	fb01 f303 	mul.w	r3, r1, r3
 800a774:	1ad3      	subs	r3, r2, r3
 800a776:	00db      	lsls	r3, r3, #3
 800a778:	3332      	adds	r3, #50	; 0x32
 800a77a:	4a86      	ldr	r2, [pc, #536]	; (800a994 <UART_SetConfig+0x384>)
 800a77c:	fba2 2303 	umull	r2, r3, r2, r3
 800a780:	095b      	lsrs	r3, r3, #5
 800a782:	005b      	lsls	r3, r3, #1
 800a784:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a788:	4498      	add	r8, r3
 800a78a:	68bb      	ldr	r3, [r7, #8]
 800a78c:	461d      	mov	r5, r3
 800a78e:	f04f 0600 	mov.w	r6, #0
 800a792:	46a9      	mov	r9, r5
 800a794:	46b2      	mov	sl, r6
 800a796:	eb19 0309 	adds.w	r3, r9, r9
 800a79a:	eb4a 040a 	adc.w	r4, sl, sl
 800a79e:	4699      	mov	r9, r3
 800a7a0:	46a2      	mov	sl, r4
 800a7a2:	eb19 0905 	adds.w	r9, r9, r5
 800a7a6:	eb4a 0a06 	adc.w	sl, sl, r6
 800a7aa:	f04f 0100 	mov.w	r1, #0
 800a7ae:	f04f 0200 	mov.w	r2, #0
 800a7b2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a7b6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a7ba:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a7be:	4689      	mov	r9, r1
 800a7c0:	4692      	mov	sl, r2
 800a7c2:	eb19 0005 	adds.w	r0, r9, r5
 800a7c6:	eb4a 0106 	adc.w	r1, sl, r6
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	685b      	ldr	r3, [r3, #4]
 800a7ce:	461d      	mov	r5, r3
 800a7d0:	f04f 0600 	mov.w	r6, #0
 800a7d4:	196b      	adds	r3, r5, r5
 800a7d6:	eb46 0406 	adc.w	r4, r6, r6
 800a7da:	461a      	mov	r2, r3
 800a7dc:	4623      	mov	r3, r4
 800a7de:	f7f6 fa53 	bl	8000c88 <__aeabi_uldivmod>
 800a7e2:	4603      	mov	r3, r0
 800a7e4:	460c      	mov	r4, r1
 800a7e6:	461a      	mov	r2, r3
 800a7e8:	4b6a      	ldr	r3, [pc, #424]	; (800a994 <UART_SetConfig+0x384>)
 800a7ea:	fba3 1302 	umull	r1, r3, r3, r2
 800a7ee:	095b      	lsrs	r3, r3, #5
 800a7f0:	2164      	movs	r1, #100	; 0x64
 800a7f2:	fb01 f303 	mul.w	r3, r1, r3
 800a7f6:	1ad3      	subs	r3, r2, r3
 800a7f8:	00db      	lsls	r3, r3, #3
 800a7fa:	3332      	adds	r3, #50	; 0x32
 800a7fc:	4a65      	ldr	r2, [pc, #404]	; (800a994 <UART_SetConfig+0x384>)
 800a7fe:	fba2 2303 	umull	r2, r3, r2, r3
 800a802:	095b      	lsrs	r3, r3, #5
 800a804:	f003 0207 	and.w	r2, r3, #7
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	4442      	add	r2, r8
 800a80e:	609a      	str	r2, [r3, #8]
 800a810:	e26f      	b.n	800acf2 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a812:	f7fe f981 	bl	8008b18 <HAL_RCC_GetPCLK1Freq>
 800a816:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a818:	68bb      	ldr	r3, [r7, #8]
 800a81a:	461d      	mov	r5, r3
 800a81c:	f04f 0600 	mov.w	r6, #0
 800a820:	46a8      	mov	r8, r5
 800a822:	46b1      	mov	r9, r6
 800a824:	eb18 0308 	adds.w	r3, r8, r8
 800a828:	eb49 0409 	adc.w	r4, r9, r9
 800a82c:	4698      	mov	r8, r3
 800a82e:	46a1      	mov	r9, r4
 800a830:	eb18 0805 	adds.w	r8, r8, r5
 800a834:	eb49 0906 	adc.w	r9, r9, r6
 800a838:	f04f 0100 	mov.w	r1, #0
 800a83c:	f04f 0200 	mov.w	r2, #0
 800a840:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a844:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a848:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a84c:	4688      	mov	r8, r1
 800a84e:	4691      	mov	r9, r2
 800a850:	eb18 0005 	adds.w	r0, r8, r5
 800a854:	eb49 0106 	adc.w	r1, r9, r6
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	685b      	ldr	r3, [r3, #4]
 800a85c:	461d      	mov	r5, r3
 800a85e:	f04f 0600 	mov.w	r6, #0
 800a862:	196b      	adds	r3, r5, r5
 800a864:	eb46 0406 	adc.w	r4, r6, r6
 800a868:	461a      	mov	r2, r3
 800a86a:	4623      	mov	r3, r4
 800a86c:	f7f6 fa0c 	bl	8000c88 <__aeabi_uldivmod>
 800a870:	4603      	mov	r3, r0
 800a872:	460c      	mov	r4, r1
 800a874:	461a      	mov	r2, r3
 800a876:	4b47      	ldr	r3, [pc, #284]	; (800a994 <UART_SetConfig+0x384>)
 800a878:	fba3 2302 	umull	r2, r3, r3, r2
 800a87c:	095b      	lsrs	r3, r3, #5
 800a87e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a882:	68bb      	ldr	r3, [r7, #8]
 800a884:	461d      	mov	r5, r3
 800a886:	f04f 0600 	mov.w	r6, #0
 800a88a:	46a9      	mov	r9, r5
 800a88c:	46b2      	mov	sl, r6
 800a88e:	eb19 0309 	adds.w	r3, r9, r9
 800a892:	eb4a 040a 	adc.w	r4, sl, sl
 800a896:	4699      	mov	r9, r3
 800a898:	46a2      	mov	sl, r4
 800a89a:	eb19 0905 	adds.w	r9, r9, r5
 800a89e:	eb4a 0a06 	adc.w	sl, sl, r6
 800a8a2:	f04f 0100 	mov.w	r1, #0
 800a8a6:	f04f 0200 	mov.w	r2, #0
 800a8aa:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a8ae:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a8b2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a8b6:	4689      	mov	r9, r1
 800a8b8:	4692      	mov	sl, r2
 800a8ba:	eb19 0005 	adds.w	r0, r9, r5
 800a8be:	eb4a 0106 	adc.w	r1, sl, r6
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	685b      	ldr	r3, [r3, #4]
 800a8c6:	461d      	mov	r5, r3
 800a8c8:	f04f 0600 	mov.w	r6, #0
 800a8cc:	196b      	adds	r3, r5, r5
 800a8ce:	eb46 0406 	adc.w	r4, r6, r6
 800a8d2:	461a      	mov	r2, r3
 800a8d4:	4623      	mov	r3, r4
 800a8d6:	f7f6 f9d7 	bl	8000c88 <__aeabi_uldivmod>
 800a8da:	4603      	mov	r3, r0
 800a8dc:	460c      	mov	r4, r1
 800a8de:	461a      	mov	r2, r3
 800a8e0:	4b2c      	ldr	r3, [pc, #176]	; (800a994 <UART_SetConfig+0x384>)
 800a8e2:	fba3 1302 	umull	r1, r3, r3, r2
 800a8e6:	095b      	lsrs	r3, r3, #5
 800a8e8:	2164      	movs	r1, #100	; 0x64
 800a8ea:	fb01 f303 	mul.w	r3, r1, r3
 800a8ee:	1ad3      	subs	r3, r2, r3
 800a8f0:	00db      	lsls	r3, r3, #3
 800a8f2:	3332      	adds	r3, #50	; 0x32
 800a8f4:	4a27      	ldr	r2, [pc, #156]	; (800a994 <UART_SetConfig+0x384>)
 800a8f6:	fba2 2303 	umull	r2, r3, r2, r3
 800a8fa:	095b      	lsrs	r3, r3, #5
 800a8fc:	005b      	lsls	r3, r3, #1
 800a8fe:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a902:	4498      	add	r8, r3
 800a904:	68bb      	ldr	r3, [r7, #8]
 800a906:	461d      	mov	r5, r3
 800a908:	f04f 0600 	mov.w	r6, #0
 800a90c:	46a9      	mov	r9, r5
 800a90e:	46b2      	mov	sl, r6
 800a910:	eb19 0309 	adds.w	r3, r9, r9
 800a914:	eb4a 040a 	adc.w	r4, sl, sl
 800a918:	4699      	mov	r9, r3
 800a91a:	46a2      	mov	sl, r4
 800a91c:	eb19 0905 	adds.w	r9, r9, r5
 800a920:	eb4a 0a06 	adc.w	sl, sl, r6
 800a924:	f04f 0100 	mov.w	r1, #0
 800a928:	f04f 0200 	mov.w	r2, #0
 800a92c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a930:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a934:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a938:	4689      	mov	r9, r1
 800a93a:	4692      	mov	sl, r2
 800a93c:	eb19 0005 	adds.w	r0, r9, r5
 800a940:	eb4a 0106 	adc.w	r1, sl, r6
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	685b      	ldr	r3, [r3, #4]
 800a948:	461d      	mov	r5, r3
 800a94a:	f04f 0600 	mov.w	r6, #0
 800a94e:	196b      	adds	r3, r5, r5
 800a950:	eb46 0406 	adc.w	r4, r6, r6
 800a954:	461a      	mov	r2, r3
 800a956:	4623      	mov	r3, r4
 800a958:	f7f6 f996 	bl	8000c88 <__aeabi_uldivmod>
 800a95c:	4603      	mov	r3, r0
 800a95e:	460c      	mov	r4, r1
 800a960:	461a      	mov	r2, r3
 800a962:	4b0c      	ldr	r3, [pc, #48]	; (800a994 <UART_SetConfig+0x384>)
 800a964:	fba3 1302 	umull	r1, r3, r3, r2
 800a968:	095b      	lsrs	r3, r3, #5
 800a96a:	2164      	movs	r1, #100	; 0x64
 800a96c:	fb01 f303 	mul.w	r3, r1, r3
 800a970:	1ad3      	subs	r3, r2, r3
 800a972:	00db      	lsls	r3, r3, #3
 800a974:	3332      	adds	r3, #50	; 0x32
 800a976:	4a07      	ldr	r2, [pc, #28]	; (800a994 <UART_SetConfig+0x384>)
 800a978:	fba2 2303 	umull	r2, r3, r2, r3
 800a97c:	095b      	lsrs	r3, r3, #5
 800a97e:	f003 0207 	and.w	r2, r3, #7
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	4442      	add	r2, r8
 800a988:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800a98a:	e1b2      	b.n	800acf2 <UART_SetConfig+0x6e2>
 800a98c:	40011000 	.word	0x40011000
 800a990:	40011400 	.word	0x40011400
 800a994:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	4ad7      	ldr	r2, [pc, #860]	; (800acfc <UART_SetConfig+0x6ec>)
 800a99e:	4293      	cmp	r3, r2
 800a9a0:	d005      	beq.n	800a9ae <UART_SetConfig+0x39e>
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	4ad6      	ldr	r2, [pc, #856]	; (800ad00 <UART_SetConfig+0x6f0>)
 800a9a8:	4293      	cmp	r3, r2
 800a9aa:	f040 80d1 	bne.w	800ab50 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800a9ae:	f7fe f8c7 	bl	8008b40 <HAL_RCC_GetPCLK2Freq>
 800a9b2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a9b4:	68bb      	ldr	r3, [r7, #8]
 800a9b6:	469a      	mov	sl, r3
 800a9b8:	f04f 0b00 	mov.w	fp, #0
 800a9bc:	46d0      	mov	r8, sl
 800a9be:	46d9      	mov	r9, fp
 800a9c0:	eb18 0308 	adds.w	r3, r8, r8
 800a9c4:	eb49 0409 	adc.w	r4, r9, r9
 800a9c8:	4698      	mov	r8, r3
 800a9ca:	46a1      	mov	r9, r4
 800a9cc:	eb18 080a 	adds.w	r8, r8, sl
 800a9d0:	eb49 090b 	adc.w	r9, r9, fp
 800a9d4:	f04f 0100 	mov.w	r1, #0
 800a9d8:	f04f 0200 	mov.w	r2, #0
 800a9dc:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a9e0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a9e4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a9e8:	4688      	mov	r8, r1
 800a9ea:	4691      	mov	r9, r2
 800a9ec:	eb1a 0508 	adds.w	r5, sl, r8
 800a9f0:	eb4b 0609 	adc.w	r6, fp, r9
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	685b      	ldr	r3, [r3, #4]
 800a9f8:	4619      	mov	r1, r3
 800a9fa:	f04f 0200 	mov.w	r2, #0
 800a9fe:	f04f 0300 	mov.w	r3, #0
 800aa02:	f04f 0400 	mov.w	r4, #0
 800aa06:	0094      	lsls	r4, r2, #2
 800aa08:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800aa0c:	008b      	lsls	r3, r1, #2
 800aa0e:	461a      	mov	r2, r3
 800aa10:	4623      	mov	r3, r4
 800aa12:	4628      	mov	r0, r5
 800aa14:	4631      	mov	r1, r6
 800aa16:	f7f6 f937 	bl	8000c88 <__aeabi_uldivmod>
 800aa1a:	4603      	mov	r3, r0
 800aa1c:	460c      	mov	r4, r1
 800aa1e:	461a      	mov	r2, r3
 800aa20:	4bb8      	ldr	r3, [pc, #736]	; (800ad04 <UART_SetConfig+0x6f4>)
 800aa22:	fba3 2302 	umull	r2, r3, r3, r2
 800aa26:	095b      	lsrs	r3, r3, #5
 800aa28:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800aa2c:	68bb      	ldr	r3, [r7, #8]
 800aa2e:	469b      	mov	fp, r3
 800aa30:	f04f 0c00 	mov.w	ip, #0
 800aa34:	46d9      	mov	r9, fp
 800aa36:	46e2      	mov	sl, ip
 800aa38:	eb19 0309 	adds.w	r3, r9, r9
 800aa3c:	eb4a 040a 	adc.w	r4, sl, sl
 800aa40:	4699      	mov	r9, r3
 800aa42:	46a2      	mov	sl, r4
 800aa44:	eb19 090b 	adds.w	r9, r9, fp
 800aa48:	eb4a 0a0c 	adc.w	sl, sl, ip
 800aa4c:	f04f 0100 	mov.w	r1, #0
 800aa50:	f04f 0200 	mov.w	r2, #0
 800aa54:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800aa58:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800aa5c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800aa60:	4689      	mov	r9, r1
 800aa62:	4692      	mov	sl, r2
 800aa64:	eb1b 0509 	adds.w	r5, fp, r9
 800aa68:	eb4c 060a 	adc.w	r6, ip, sl
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	685b      	ldr	r3, [r3, #4]
 800aa70:	4619      	mov	r1, r3
 800aa72:	f04f 0200 	mov.w	r2, #0
 800aa76:	f04f 0300 	mov.w	r3, #0
 800aa7a:	f04f 0400 	mov.w	r4, #0
 800aa7e:	0094      	lsls	r4, r2, #2
 800aa80:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800aa84:	008b      	lsls	r3, r1, #2
 800aa86:	461a      	mov	r2, r3
 800aa88:	4623      	mov	r3, r4
 800aa8a:	4628      	mov	r0, r5
 800aa8c:	4631      	mov	r1, r6
 800aa8e:	f7f6 f8fb 	bl	8000c88 <__aeabi_uldivmod>
 800aa92:	4603      	mov	r3, r0
 800aa94:	460c      	mov	r4, r1
 800aa96:	461a      	mov	r2, r3
 800aa98:	4b9a      	ldr	r3, [pc, #616]	; (800ad04 <UART_SetConfig+0x6f4>)
 800aa9a:	fba3 1302 	umull	r1, r3, r3, r2
 800aa9e:	095b      	lsrs	r3, r3, #5
 800aaa0:	2164      	movs	r1, #100	; 0x64
 800aaa2:	fb01 f303 	mul.w	r3, r1, r3
 800aaa6:	1ad3      	subs	r3, r2, r3
 800aaa8:	011b      	lsls	r3, r3, #4
 800aaaa:	3332      	adds	r3, #50	; 0x32
 800aaac:	4a95      	ldr	r2, [pc, #596]	; (800ad04 <UART_SetConfig+0x6f4>)
 800aaae:	fba2 2303 	umull	r2, r3, r2, r3
 800aab2:	095b      	lsrs	r3, r3, #5
 800aab4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800aab8:	4498      	add	r8, r3
 800aaba:	68bb      	ldr	r3, [r7, #8]
 800aabc:	469b      	mov	fp, r3
 800aabe:	f04f 0c00 	mov.w	ip, #0
 800aac2:	46d9      	mov	r9, fp
 800aac4:	46e2      	mov	sl, ip
 800aac6:	eb19 0309 	adds.w	r3, r9, r9
 800aaca:	eb4a 040a 	adc.w	r4, sl, sl
 800aace:	4699      	mov	r9, r3
 800aad0:	46a2      	mov	sl, r4
 800aad2:	eb19 090b 	adds.w	r9, r9, fp
 800aad6:	eb4a 0a0c 	adc.w	sl, sl, ip
 800aada:	f04f 0100 	mov.w	r1, #0
 800aade:	f04f 0200 	mov.w	r2, #0
 800aae2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800aae6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800aaea:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800aaee:	4689      	mov	r9, r1
 800aaf0:	4692      	mov	sl, r2
 800aaf2:	eb1b 0509 	adds.w	r5, fp, r9
 800aaf6:	eb4c 060a 	adc.w	r6, ip, sl
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	685b      	ldr	r3, [r3, #4]
 800aafe:	4619      	mov	r1, r3
 800ab00:	f04f 0200 	mov.w	r2, #0
 800ab04:	f04f 0300 	mov.w	r3, #0
 800ab08:	f04f 0400 	mov.w	r4, #0
 800ab0c:	0094      	lsls	r4, r2, #2
 800ab0e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800ab12:	008b      	lsls	r3, r1, #2
 800ab14:	461a      	mov	r2, r3
 800ab16:	4623      	mov	r3, r4
 800ab18:	4628      	mov	r0, r5
 800ab1a:	4631      	mov	r1, r6
 800ab1c:	f7f6 f8b4 	bl	8000c88 <__aeabi_uldivmod>
 800ab20:	4603      	mov	r3, r0
 800ab22:	460c      	mov	r4, r1
 800ab24:	461a      	mov	r2, r3
 800ab26:	4b77      	ldr	r3, [pc, #476]	; (800ad04 <UART_SetConfig+0x6f4>)
 800ab28:	fba3 1302 	umull	r1, r3, r3, r2
 800ab2c:	095b      	lsrs	r3, r3, #5
 800ab2e:	2164      	movs	r1, #100	; 0x64
 800ab30:	fb01 f303 	mul.w	r3, r1, r3
 800ab34:	1ad3      	subs	r3, r2, r3
 800ab36:	011b      	lsls	r3, r3, #4
 800ab38:	3332      	adds	r3, #50	; 0x32
 800ab3a:	4a72      	ldr	r2, [pc, #456]	; (800ad04 <UART_SetConfig+0x6f4>)
 800ab3c:	fba2 2303 	umull	r2, r3, r2, r3
 800ab40:	095b      	lsrs	r3, r3, #5
 800ab42:	f003 020f 	and.w	r2, r3, #15
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	4442      	add	r2, r8
 800ab4c:	609a      	str	r2, [r3, #8]
 800ab4e:	e0d0      	b.n	800acf2 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800ab50:	f7fd ffe2 	bl	8008b18 <HAL_RCC_GetPCLK1Freq>
 800ab54:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800ab56:	68bb      	ldr	r3, [r7, #8]
 800ab58:	469a      	mov	sl, r3
 800ab5a:	f04f 0b00 	mov.w	fp, #0
 800ab5e:	46d0      	mov	r8, sl
 800ab60:	46d9      	mov	r9, fp
 800ab62:	eb18 0308 	adds.w	r3, r8, r8
 800ab66:	eb49 0409 	adc.w	r4, r9, r9
 800ab6a:	4698      	mov	r8, r3
 800ab6c:	46a1      	mov	r9, r4
 800ab6e:	eb18 080a 	adds.w	r8, r8, sl
 800ab72:	eb49 090b 	adc.w	r9, r9, fp
 800ab76:	f04f 0100 	mov.w	r1, #0
 800ab7a:	f04f 0200 	mov.w	r2, #0
 800ab7e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800ab82:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800ab86:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800ab8a:	4688      	mov	r8, r1
 800ab8c:	4691      	mov	r9, r2
 800ab8e:	eb1a 0508 	adds.w	r5, sl, r8
 800ab92:	eb4b 0609 	adc.w	r6, fp, r9
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	685b      	ldr	r3, [r3, #4]
 800ab9a:	4619      	mov	r1, r3
 800ab9c:	f04f 0200 	mov.w	r2, #0
 800aba0:	f04f 0300 	mov.w	r3, #0
 800aba4:	f04f 0400 	mov.w	r4, #0
 800aba8:	0094      	lsls	r4, r2, #2
 800abaa:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800abae:	008b      	lsls	r3, r1, #2
 800abb0:	461a      	mov	r2, r3
 800abb2:	4623      	mov	r3, r4
 800abb4:	4628      	mov	r0, r5
 800abb6:	4631      	mov	r1, r6
 800abb8:	f7f6 f866 	bl	8000c88 <__aeabi_uldivmod>
 800abbc:	4603      	mov	r3, r0
 800abbe:	460c      	mov	r4, r1
 800abc0:	461a      	mov	r2, r3
 800abc2:	4b50      	ldr	r3, [pc, #320]	; (800ad04 <UART_SetConfig+0x6f4>)
 800abc4:	fba3 2302 	umull	r2, r3, r3, r2
 800abc8:	095b      	lsrs	r3, r3, #5
 800abca:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800abce:	68bb      	ldr	r3, [r7, #8]
 800abd0:	469b      	mov	fp, r3
 800abd2:	f04f 0c00 	mov.w	ip, #0
 800abd6:	46d9      	mov	r9, fp
 800abd8:	46e2      	mov	sl, ip
 800abda:	eb19 0309 	adds.w	r3, r9, r9
 800abde:	eb4a 040a 	adc.w	r4, sl, sl
 800abe2:	4699      	mov	r9, r3
 800abe4:	46a2      	mov	sl, r4
 800abe6:	eb19 090b 	adds.w	r9, r9, fp
 800abea:	eb4a 0a0c 	adc.w	sl, sl, ip
 800abee:	f04f 0100 	mov.w	r1, #0
 800abf2:	f04f 0200 	mov.w	r2, #0
 800abf6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800abfa:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800abfe:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800ac02:	4689      	mov	r9, r1
 800ac04:	4692      	mov	sl, r2
 800ac06:	eb1b 0509 	adds.w	r5, fp, r9
 800ac0a:	eb4c 060a 	adc.w	r6, ip, sl
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	685b      	ldr	r3, [r3, #4]
 800ac12:	4619      	mov	r1, r3
 800ac14:	f04f 0200 	mov.w	r2, #0
 800ac18:	f04f 0300 	mov.w	r3, #0
 800ac1c:	f04f 0400 	mov.w	r4, #0
 800ac20:	0094      	lsls	r4, r2, #2
 800ac22:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800ac26:	008b      	lsls	r3, r1, #2
 800ac28:	461a      	mov	r2, r3
 800ac2a:	4623      	mov	r3, r4
 800ac2c:	4628      	mov	r0, r5
 800ac2e:	4631      	mov	r1, r6
 800ac30:	f7f6 f82a 	bl	8000c88 <__aeabi_uldivmod>
 800ac34:	4603      	mov	r3, r0
 800ac36:	460c      	mov	r4, r1
 800ac38:	461a      	mov	r2, r3
 800ac3a:	4b32      	ldr	r3, [pc, #200]	; (800ad04 <UART_SetConfig+0x6f4>)
 800ac3c:	fba3 1302 	umull	r1, r3, r3, r2
 800ac40:	095b      	lsrs	r3, r3, #5
 800ac42:	2164      	movs	r1, #100	; 0x64
 800ac44:	fb01 f303 	mul.w	r3, r1, r3
 800ac48:	1ad3      	subs	r3, r2, r3
 800ac4a:	011b      	lsls	r3, r3, #4
 800ac4c:	3332      	adds	r3, #50	; 0x32
 800ac4e:	4a2d      	ldr	r2, [pc, #180]	; (800ad04 <UART_SetConfig+0x6f4>)
 800ac50:	fba2 2303 	umull	r2, r3, r2, r3
 800ac54:	095b      	lsrs	r3, r3, #5
 800ac56:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ac5a:	4498      	add	r8, r3
 800ac5c:	68bb      	ldr	r3, [r7, #8]
 800ac5e:	469b      	mov	fp, r3
 800ac60:	f04f 0c00 	mov.w	ip, #0
 800ac64:	46d9      	mov	r9, fp
 800ac66:	46e2      	mov	sl, ip
 800ac68:	eb19 0309 	adds.w	r3, r9, r9
 800ac6c:	eb4a 040a 	adc.w	r4, sl, sl
 800ac70:	4699      	mov	r9, r3
 800ac72:	46a2      	mov	sl, r4
 800ac74:	eb19 090b 	adds.w	r9, r9, fp
 800ac78:	eb4a 0a0c 	adc.w	sl, sl, ip
 800ac7c:	f04f 0100 	mov.w	r1, #0
 800ac80:	f04f 0200 	mov.w	r2, #0
 800ac84:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800ac88:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800ac8c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800ac90:	4689      	mov	r9, r1
 800ac92:	4692      	mov	sl, r2
 800ac94:	eb1b 0509 	adds.w	r5, fp, r9
 800ac98:	eb4c 060a 	adc.w	r6, ip, sl
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	685b      	ldr	r3, [r3, #4]
 800aca0:	4619      	mov	r1, r3
 800aca2:	f04f 0200 	mov.w	r2, #0
 800aca6:	f04f 0300 	mov.w	r3, #0
 800acaa:	f04f 0400 	mov.w	r4, #0
 800acae:	0094      	lsls	r4, r2, #2
 800acb0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800acb4:	008b      	lsls	r3, r1, #2
 800acb6:	461a      	mov	r2, r3
 800acb8:	4623      	mov	r3, r4
 800acba:	4628      	mov	r0, r5
 800acbc:	4631      	mov	r1, r6
 800acbe:	f7f5 ffe3 	bl	8000c88 <__aeabi_uldivmod>
 800acc2:	4603      	mov	r3, r0
 800acc4:	460c      	mov	r4, r1
 800acc6:	461a      	mov	r2, r3
 800acc8:	4b0e      	ldr	r3, [pc, #56]	; (800ad04 <UART_SetConfig+0x6f4>)
 800acca:	fba3 1302 	umull	r1, r3, r3, r2
 800acce:	095b      	lsrs	r3, r3, #5
 800acd0:	2164      	movs	r1, #100	; 0x64
 800acd2:	fb01 f303 	mul.w	r3, r1, r3
 800acd6:	1ad3      	subs	r3, r2, r3
 800acd8:	011b      	lsls	r3, r3, #4
 800acda:	3332      	adds	r3, #50	; 0x32
 800acdc:	4a09      	ldr	r2, [pc, #36]	; (800ad04 <UART_SetConfig+0x6f4>)
 800acde:	fba2 2303 	umull	r2, r3, r2, r3
 800ace2:	095b      	lsrs	r3, r3, #5
 800ace4:	f003 020f 	and.w	r2, r3, #15
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	4442      	add	r2, r8
 800acee:	609a      	str	r2, [r3, #8]
}
 800acf0:	e7ff      	b.n	800acf2 <UART_SetConfig+0x6e2>
 800acf2:	bf00      	nop
 800acf4:	3714      	adds	r7, #20
 800acf6:	46bd      	mov	sp, r7
 800acf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acfc:	40011000 	.word	0x40011000
 800ad00:	40011400 	.word	0x40011400
 800ad04:	51eb851f 	.word	0x51eb851f

0800ad08 <cos>:
 800ad08:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ad0a:	ec51 0b10 	vmov	r0, r1, d0
 800ad0e:	4a1e      	ldr	r2, [pc, #120]	; (800ad88 <cos+0x80>)
 800ad10:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ad14:	4293      	cmp	r3, r2
 800ad16:	dc06      	bgt.n	800ad26 <cos+0x1e>
 800ad18:	ed9f 1b19 	vldr	d1, [pc, #100]	; 800ad80 <cos+0x78>
 800ad1c:	f000 fb58 	bl	800b3d0 <__kernel_cos>
 800ad20:	ec51 0b10 	vmov	r0, r1, d0
 800ad24:	e007      	b.n	800ad36 <cos+0x2e>
 800ad26:	4a19      	ldr	r2, [pc, #100]	; (800ad8c <cos+0x84>)
 800ad28:	4293      	cmp	r3, r2
 800ad2a:	dd09      	ble.n	800ad40 <cos+0x38>
 800ad2c:	ee10 2a10 	vmov	r2, s0
 800ad30:	460b      	mov	r3, r1
 800ad32:	f7f5 faa9 	bl	8000288 <__aeabi_dsub>
 800ad36:	ec41 0b10 	vmov	d0, r0, r1
 800ad3a:	b005      	add	sp, #20
 800ad3c:	f85d fb04 	ldr.w	pc, [sp], #4
 800ad40:	4668      	mov	r0, sp
 800ad42:	f000 f951 	bl	800afe8 <__ieee754_rem_pio2>
 800ad46:	f000 0003 	and.w	r0, r0, #3
 800ad4a:	2801      	cmp	r0, #1
 800ad4c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ad50:	ed9d 0b00 	vldr	d0, [sp]
 800ad54:	d007      	beq.n	800ad66 <cos+0x5e>
 800ad56:	2802      	cmp	r0, #2
 800ad58:	d00e      	beq.n	800ad78 <cos+0x70>
 800ad5a:	2800      	cmp	r0, #0
 800ad5c:	d0de      	beq.n	800ad1c <cos+0x14>
 800ad5e:	2001      	movs	r0, #1
 800ad60:	f000 ff3e 	bl	800bbe0 <__kernel_sin>
 800ad64:	e7dc      	b.n	800ad20 <cos+0x18>
 800ad66:	f000 ff3b 	bl	800bbe0 <__kernel_sin>
 800ad6a:	ec53 2b10 	vmov	r2, r3, d0
 800ad6e:	ee10 0a10 	vmov	r0, s0
 800ad72:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800ad76:	e7de      	b.n	800ad36 <cos+0x2e>
 800ad78:	f000 fb2a 	bl	800b3d0 <__kernel_cos>
 800ad7c:	e7f5      	b.n	800ad6a <cos+0x62>
 800ad7e:	bf00      	nop
	...
 800ad88:	3fe921fb 	.word	0x3fe921fb
 800ad8c:	7fefffff 	.word	0x7fefffff

0800ad90 <sin>:
 800ad90:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ad92:	ec51 0b10 	vmov	r0, r1, d0
 800ad96:	4a20      	ldr	r2, [pc, #128]	; (800ae18 <sin+0x88>)
 800ad98:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ad9c:	4293      	cmp	r3, r2
 800ad9e:	dc07      	bgt.n	800adb0 <sin+0x20>
 800ada0:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 800ae10 <sin+0x80>
 800ada4:	2000      	movs	r0, #0
 800ada6:	f000 ff1b 	bl	800bbe0 <__kernel_sin>
 800adaa:	ec51 0b10 	vmov	r0, r1, d0
 800adae:	e007      	b.n	800adc0 <sin+0x30>
 800adb0:	4a1a      	ldr	r2, [pc, #104]	; (800ae1c <sin+0x8c>)
 800adb2:	4293      	cmp	r3, r2
 800adb4:	dd09      	ble.n	800adca <sin+0x3a>
 800adb6:	ee10 2a10 	vmov	r2, s0
 800adba:	460b      	mov	r3, r1
 800adbc:	f7f5 fa64 	bl	8000288 <__aeabi_dsub>
 800adc0:	ec41 0b10 	vmov	d0, r0, r1
 800adc4:	b005      	add	sp, #20
 800adc6:	f85d fb04 	ldr.w	pc, [sp], #4
 800adca:	4668      	mov	r0, sp
 800adcc:	f000 f90c 	bl	800afe8 <__ieee754_rem_pio2>
 800add0:	f000 0003 	and.w	r0, r0, #3
 800add4:	2801      	cmp	r0, #1
 800add6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800adda:	ed9d 0b00 	vldr	d0, [sp]
 800adde:	d004      	beq.n	800adea <sin+0x5a>
 800ade0:	2802      	cmp	r0, #2
 800ade2:	d005      	beq.n	800adf0 <sin+0x60>
 800ade4:	b970      	cbnz	r0, 800ae04 <sin+0x74>
 800ade6:	2001      	movs	r0, #1
 800ade8:	e7dd      	b.n	800ada6 <sin+0x16>
 800adea:	f000 faf1 	bl	800b3d0 <__kernel_cos>
 800adee:	e7dc      	b.n	800adaa <sin+0x1a>
 800adf0:	2001      	movs	r0, #1
 800adf2:	f000 fef5 	bl	800bbe0 <__kernel_sin>
 800adf6:	ec53 2b10 	vmov	r2, r3, d0
 800adfa:	ee10 0a10 	vmov	r0, s0
 800adfe:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800ae02:	e7dd      	b.n	800adc0 <sin+0x30>
 800ae04:	f000 fae4 	bl	800b3d0 <__kernel_cos>
 800ae08:	e7f5      	b.n	800adf6 <sin+0x66>
 800ae0a:	bf00      	nop
 800ae0c:	f3af 8000 	nop.w
	...
 800ae18:	3fe921fb 	.word	0x3fe921fb
 800ae1c:	7fefffff 	.word	0x7fefffff

0800ae20 <atan2>:
 800ae20:	f000 b802 	b.w	800ae28 <__ieee754_atan2>
 800ae24:	0000      	movs	r0, r0
	...

0800ae28 <__ieee754_atan2>:
 800ae28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae2c:	ec57 6b11 	vmov	r6, r7, d1
 800ae30:	4273      	negs	r3, r6
 800ae32:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800ae36:	4333      	orrs	r3, r6
 800ae38:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 800afe0 <__ieee754_atan2+0x1b8>
 800ae3c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800ae40:	4573      	cmp	r3, lr
 800ae42:	ec51 0b10 	vmov	r0, r1, d0
 800ae46:	ee11 8a10 	vmov	r8, s2
 800ae4a:	d80a      	bhi.n	800ae62 <__ieee754_atan2+0x3a>
 800ae4c:	4244      	negs	r4, r0
 800ae4e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ae52:	4304      	orrs	r4, r0
 800ae54:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800ae58:	4574      	cmp	r4, lr
 800ae5a:	468c      	mov	ip, r1
 800ae5c:	ee10 9a10 	vmov	r9, s0
 800ae60:	d907      	bls.n	800ae72 <__ieee754_atan2+0x4a>
 800ae62:	4632      	mov	r2, r6
 800ae64:	463b      	mov	r3, r7
 800ae66:	f7f5 fa11 	bl	800028c <__adddf3>
 800ae6a:	ec41 0b10 	vmov	d0, r0, r1
 800ae6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ae72:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800ae76:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800ae7a:	4334      	orrs	r4, r6
 800ae7c:	d103      	bne.n	800ae86 <__ieee754_atan2+0x5e>
 800ae7e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae82:	f000 bf69 	b.w	800bd58 <atan>
 800ae86:	17bc      	asrs	r4, r7, #30
 800ae88:	f004 0402 	and.w	r4, r4, #2
 800ae8c:	ea53 0909 	orrs.w	r9, r3, r9
 800ae90:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800ae94:	d107      	bne.n	800aea6 <__ieee754_atan2+0x7e>
 800ae96:	2c02      	cmp	r4, #2
 800ae98:	d073      	beq.n	800af82 <__ieee754_atan2+0x15a>
 800ae9a:	2c03      	cmp	r4, #3
 800ae9c:	d1e5      	bne.n	800ae6a <__ieee754_atan2+0x42>
 800ae9e:	a13e      	add	r1, pc, #248	; (adr r1, 800af98 <__ieee754_atan2+0x170>)
 800aea0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aea4:	e7e1      	b.n	800ae6a <__ieee754_atan2+0x42>
 800aea6:	ea52 0808 	orrs.w	r8, r2, r8
 800aeaa:	d106      	bne.n	800aeba <__ieee754_atan2+0x92>
 800aeac:	f1bc 0f00 	cmp.w	ip, #0
 800aeb0:	da6b      	bge.n	800af8a <__ieee754_atan2+0x162>
 800aeb2:	a13b      	add	r1, pc, #236	; (adr r1, 800afa0 <__ieee754_atan2+0x178>)
 800aeb4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aeb8:	e7d7      	b.n	800ae6a <__ieee754_atan2+0x42>
 800aeba:	4572      	cmp	r2, lr
 800aebc:	d120      	bne.n	800af00 <__ieee754_atan2+0xd8>
 800aebe:	4293      	cmp	r3, r2
 800aec0:	d111      	bne.n	800aee6 <__ieee754_atan2+0xbe>
 800aec2:	2c02      	cmp	r4, #2
 800aec4:	d007      	beq.n	800aed6 <__ieee754_atan2+0xae>
 800aec6:	2c03      	cmp	r4, #3
 800aec8:	d009      	beq.n	800aede <__ieee754_atan2+0xb6>
 800aeca:	2c01      	cmp	r4, #1
 800aecc:	d155      	bne.n	800af7a <__ieee754_atan2+0x152>
 800aece:	a136      	add	r1, pc, #216	; (adr r1, 800afa8 <__ieee754_atan2+0x180>)
 800aed0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aed4:	e7c9      	b.n	800ae6a <__ieee754_atan2+0x42>
 800aed6:	a136      	add	r1, pc, #216	; (adr r1, 800afb0 <__ieee754_atan2+0x188>)
 800aed8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aedc:	e7c5      	b.n	800ae6a <__ieee754_atan2+0x42>
 800aede:	a136      	add	r1, pc, #216	; (adr r1, 800afb8 <__ieee754_atan2+0x190>)
 800aee0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aee4:	e7c1      	b.n	800ae6a <__ieee754_atan2+0x42>
 800aee6:	2c02      	cmp	r4, #2
 800aee8:	d04b      	beq.n	800af82 <__ieee754_atan2+0x15a>
 800aeea:	2c03      	cmp	r4, #3
 800aeec:	d0d7      	beq.n	800ae9e <__ieee754_atan2+0x76>
 800aeee:	2c01      	cmp	r4, #1
 800aef0:	f04f 0000 	mov.w	r0, #0
 800aef4:	d102      	bne.n	800aefc <__ieee754_atan2+0xd4>
 800aef6:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800aefa:	e7b6      	b.n	800ae6a <__ieee754_atan2+0x42>
 800aefc:	2100      	movs	r1, #0
 800aefe:	e7b4      	b.n	800ae6a <__ieee754_atan2+0x42>
 800af00:	4573      	cmp	r3, lr
 800af02:	d0d3      	beq.n	800aeac <__ieee754_atan2+0x84>
 800af04:	1a9b      	subs	r3, r3, r2
 800af06:	151b      	asrs	r3, r3, #20
 800af08:	2b3c      	cmp	r3, #60	; 0x3c
 800af0a:	dc1e      	bgt.n	800af4a <__ieee754_atan2+0x122>
 800af0c:	2f00      	cmp	r7, #0
 800af0e:	da01      	bge.n	800af14 <__ieee754_atan2+0xec>
 800af10:	333c      	adds	r3, #60	; 0x3c
 800af12:	db1e      	blt.n	800af52 <__ieee754_atan2+0x12a>
 800af14:	4632      	mov	r2, r6
 800af16:	463b      	mov	r3, r7
 800af18:	f7f5 fc98 	bl	800084c <__aeabi_ddiv>
 800af1c:	ec41 0b10 	vmov	d0, r0, r1
 800af20:	f001 f8ba 	bl	800c098 <fabs>
 800af24:	f000 ff18 	bl	800bd58 <atan>
 800af28:	ec51 0b10 	vmov	r0, r1, d0
 800af2c:	2c01      	cmp	r4, #1
 800af2e:	d013      	beq.n	800af58 <__ieee754_atan2+0x130>
 800af30:	2c02      	cmp	r4, #2
 800af32:	d015      	beq.n	800af60 <__ieee754_atan2+0x138>
 800af34:	2c00      	cmp	r4, #0
 800af36:	d098      	beq.n	800ae6a <__ieee754_atan2+0x42>
 800af38:	a321      	add	r3, pc, #132	; (adr r3, 800afc0 <__ieee754_atan2+0x198>)
 800af3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af3e:	f7f5 f9a3 	bl	8000288 <__aeabi_dsub>
 800af42:	a321      	add	r3, pc, #132	; (adr r3, 800afc8 <__ieee754_atan2+0x1a0>)
 800af44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af48:	e014      	b.n	800af74 <__ieee754_atan2+0x14c>
 800af4a:	a121      	add	r1, pc, #132	; (adr r1, 800afd0 <__ieee754_atan2+0x1a8>)
 800af4c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800af50:	e7ec      	b.n	800af2c <__ieee754_atan2+0x104>
 800af52:	2000      	movs	r0, #0
 800af54:	2100      	movs	r1, #0
 800af56:	e7e9      	b.n	800af2c <__ieee754_atan2+0x104>
 800af58:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800af5c:	4619      	mov	r1, r3
 800af5e:	e784      	b.n	800ae6a <__ieee754_atan2+0x42>
 800af60:	a317      	add	r3, pc, #92	; (adr r3, 800afc0 <__ieee754_atan2+0x198>)
 800af62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af66:	f7f5 f98f 	bl	8000288 <__aeabi_dsub>
 800af6a:	4602      	mov	r2, r0
 800af6c:	460b      	mov	r3, r1
 800af6e:	a116      	add	r1, pc, #88	; (adr r1, 800afc8 <__ieee754_atan2+0x1a0>)
 800af70:	e9d1 0100 	ldrd	r0, r1, [r1]
 800af74:	f7f5 f988 	bl	8000288 <__aeabi_dsub>
 800af78:	e777      	b.n	800ae6a <__ieee754_atan2+0x42>
 800af7a:	a117      	add	r1, pc, #92	; (adr r1, 800afd8 <__ieee754_atan2+0x1b0>)
 800af7c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800af80:	e773      	b.n	800ae6a <__ieee754_atan2+0x42>
 800af82:	a111      	add	r1, pc, #68	; (adr r1, 800afc8 <__ieee754_atan2+0x1a0>)
 800af84:	e9d1 0100 	ldrd	r0, r1, [r1]
 800af88:	e76f      	b.n	800ae6a <__ieee754_atan2+0x42>
 800af8a:	a111      	add	r1, pc, #68	; (adr r1, 800afd0 <__ieee754_atan2+0x1a8>)
 800af8c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800af90:	e76b      	b.n	800ae6a <__ieee754_atan2+0x42>
 800af92:	bf00      	nop
 800af94:	f3af 8000 	nop.w
 800af98:	54442d18 	.word	0x54442d18
 800af9c:	c00921fb 	.word	0xc00921fb
 800afa0:	54442d18 	.word	0x54442d18
 800afa4:	bff921fb 	.word	0xbff921fb
 800afa8:	54442d18 	.word	0x54442d18
 800afac:	bfe921fb 	.word	0xbfe921fb
 800afb0:	7f3321d2 	.word	0x7f3321d2
 800afb4:	4002d97c 	.word	0x4002d97c
 800afb8:	7f3321d2 	.word	0x7f3321d2
 800afbc:	c002d97c 	.word	0xc002d97c
 800afc0:	33145c07 	.word	0x33145c07
 800afc4:	3ca1a626 	.word	0x3ca1a626
 800afc8:	54442d18 	.word	0x54442d18
 800afcc:	400921fb 	.word	0x400921fb
 800afd0:	54442d18 	.word	0x54442d18
 800afd4:	3ff921fb 	.word	0x3ff921fb
 800afd8:	54442d18 	.word	0x54442d18
 800afdc:	3fe921fb 	.word	0x3fe921fb
 800afe0:	7ff00000 	.word	0x7ff00000
 800afe4:	00000000 	.word	0x00000000

0800afe8 <__ieee754_rem_pio2>:
 800afe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afec:	ec57 6b10 	vmov	r6, r7, d0
 800aff0:	4bc3      	ldr	r3, [pc, #780]	; (800b300 <__ieee754_rem_pio2+0x318>)
 800aff2:	b08d      	sub	sp, #52	; 0x34
 800aff4:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800aff8:	4598      	cmp	r8, r3
 800affa:	4604      	mov	r4, r0
 800affc:	9704      	str	r7, [sp, #16]
 800affe:	dc07      	bgt.n	800b010 <__ieee754_rem_pio2+0x28>
 800b000:	2200      	movs	r2, #0
 800b002:	2300      	movs	r3, #0
 800b004:	ed84 0b00 	vstr	d0, [r4]
 800b008:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800b00c:	2500      	movs	r5, #0
 800b00e:	e027      	b.n	800b060 <__ieee754_rem_pio2+0x78>
 800b010:	4bbc      	ldr	r3, [pc, #752]	; (800b304 <__ieee754_rem_pio2+0x31c>)
 800b012:	4598      	cmp	r8, r3
 800b014:	dc75      	bgt.n	800b102 <__ieee754_rem_pio2+0x11a>
 800b016:	9b04      	ldr	r3, [sp, #16]
 800b018:	4dbb      	ldr	r5, [pc, #748]	; (800b308 <__ieee754_rem_pio2+0x320>)
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	ee10 0a10 	vmov	r0, s0
 800b020:	a3a9      	add	r3, pc, #676	; (adr r3, 800b2c8 <__ieee754_rem_pio2+0x2e0>)
 800b022:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b026:	4639      	mov	r1, r7
 800b028:	dd36      	ble.n	800b098 <__ieee754_rem_pio2+0xb0>
 800b02a:	f7f5 f92d 	bl	8000288 <__aeabi_dsub>
 800b02e:	45a8      	cmp	r8, r5
 800b030:	4606      	mov	r6, r0
 800b032:	460f      	mov	r7, r1
 800b034:	d018      	beq.n	800b068 <__ieee754_rem_pio2+0x80>
 800b036:	a3a6      	add	r3, pc, #664	; (adr r3, 800b2d0 <__ieee754_rem_pio2+0x2e8>)
 800b038:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b03c:	f7f5 f924 	bl	8000288 <__aeabi_dsub>
 800b040:	4602      	mov	r2, r0
 800b042:	460b      	mov	r3, r1
 800b044:	e9c4 2300 	strd	r2, r3, [r4]
 800b048:	4630      	mov	r0, r6
 800b04a:	4639      	mov	r1, r7
 800b04c:	f7f5 f91c 	bl	8000288 <__aeabi_dsub>
 800b050:	a39f      	add	r3, pc, #636	; (adr r3, 800b2d0 <__ieee754_rem_pio2+0x2e8>)
 800b052:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b056:	f7f5 f917 	bl	8000288 <__aeabi_dsub>
 800b05a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800b05e:	2501      	movs	r5, #1
 800b060:	4628      	mov	r0, r5
 800b062:	b00d      	add	sp, #52	; 0x34
 800b064:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b068:	a39b      	add	r3, pc, #620	; (adr r3, 800b2d8 <__ieee754_rem_pio2+0x2f0>)
 800b06a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b06e:	f7f5 f90b 	bl	8000288 <__aeabi_dsub>
 800b072:	a39b      	add	r3, pc, #620	; (adr r3, 800b2e0 <__ieee754_rem_pio2+0x2f8>)
 800b074:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b078:	4606      	mov	r6, r0
 800b07a:	460f      	mov	r7, r1
 800b07c:	f7f5 f904 	bl	8000288 <__aeabi_dsub>
 800b080:	4602      	mov	r2, r0
 800b082:	460b      	mov	r3, r1
 800b084:	e9c4 2300 	strd	r2, r3, [r4]
 800b088:	4630      	mov	r0, r6
 800b08a:	4639      	mov	r1, r7
 800b08c:	f7f5 f8fc 	bl	8000288 <__aeabi_dsub>
 800b090:	a393      	add	r3, pc, #588	; (adr r3, 800b2e0 <__ieee754_rem_pio2+0x2f8>)
 800b092:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b096:	e7de      	b.n	800b056 <__ieee754_rem_pio2+0x6e>
 800b098:	f7f5 f8f8 	bl	800028c <__adddf3>
 800b09c:	45a8      	cmp	r8, r5
 800b09e:	4606      	mov	r6, r0
 800b0a0:	460f      	mov	r7, r1
 800b0a2:	d016      	beq.n	800b0d2 <__ieee754_rem_pio2+0xea>
 800b0a4:	a38a      	add	r3, pc, #552	; (adr r3, 800b2d0 <__ieee754_rem_pio2+0x2e8>)
 800b0a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0aa:	f7f5 f8ef 	bl	800028c <__adddf3>
 800b0ae:	4602      	mov	r2, r0
 800b0b0:	460b      	mov	r3, r1
 800b0b2:	e9c4 2300 	strd	r2, r3, [r4]
 800b0b6:	4630      	mov	r0, r6
 800b0b8:	4639      	mov	r1, r7
 800b0ba:	f7f5 f8e5 	bl	8000288 <__aeabi_dsub>
 800b0be:	a384      	add	r3, pc, #528	; (adr r3, 800b2d0 <__ieee754_rem_pio2+0x2e8>)
 800b0c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0c4:	f7f5 f8e2 	bl	800028c <__adddf3>
 800b0c8:	f04f 35ff 	mov.w	r5, #4294967295
 800b0cc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800b0d0:	e7c6      	b.n	800b060 <__ieee754_rem_pio2+0x78>
 800b0d2:	a381      	add	r3, pc, #516	; (adr r3, 800b2d8 <__ieee754_rem_pio2+0x2f0>)
 800b0d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0d8:	f7f5 f8d8 	bl	800028c <__adddf3>
 800b0dc:	a380      	add	r3, pc, #512	; (adr r3, 800b2e0 <__ieee754_rem_pio2+0x2f8>)
 800b0de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0e2:	4606      	mov	r6, r0
 800b0e4:	460f      	mov	r7, r1
 800b0e6:	f7f5 f8d1 	bl	800028c <__adddf3>
 800b0ea:	4602      	mov	r2, r0
 800b0ec:	460b      	mov	r3, r1
 800b0ee:	e9c4 2300 	strd	r2, r3, [r4]
 800b0f2:	4630      	mov	r0, r6
 800b0f4:	4639      	mov	r1, r7
 800b0f6:	f7f5 f8c7 	bl	8000288 <__aeabi_dsub>
 800b0fa:	a379      	add	r3, pc, #484	; (adr r3, 800b2e0 <__ieee754_rem_pio2+0x2f8>)
 800b0fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b100:	e7e0      	b.n	800b0c4 <__ieee754_rem_pio2+0xdc>
 800b102:	4b82      	ldr	r3, [pc, #520]	; (800b30c <__ieee754_rem_pio2+0x324>)
 800b104:	4598      	cmp	r8, r3
 800b106:	f300 80d0 	bgt.w	800b2aa <__ieee754_rem_pio2+0x2c2>
 800b10a:	f000 ffc5 	bl	800c098 <fabs>
 800b10e:	ec57 6b10 	vmov	r6, r7, d0
 800b112:	ee10 0a10 	vmov	r0, s0
 800b116:	a374      	add	r3, pc, #464	; (adr r3, 800b2e8 <__ieee754_rem_pio2+0x300>)
 800b118:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b11c:	4639      	mov	r1, r7
 800b11e:	f7f5 fa6b 	bl	80005f8 <__aeabi_dmul>
 800b122:	2200      	movs	r2, #0
 800b124:	4b7a      	ldr	r3, [pc, #488]	; (800b310 <__ieee754_rem_pio2+0x328>)
 800b126:	f7f5 f8b1 	bl	800028c <__adddf3>
 800b12a:	f7f5 fd15 	bl	8000b58 <__aeabi_d2iz>
 800b12e:	4605      	mov	r5, r0
 800b130:	f7f5 f9f8 	bl	8000524 <__aeabi_i2d>
 800b134:	a364      	add	r3, pc, #400	; (adr r3, 800b2c8 <__ieee754_rem_pio2+0x2e0>)
 800b136:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b13a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b13e:	f7f5 fa5b 	bl	80005f8 <__aeabi_dmul>
 800b142:	4602      	mov	r2, r0
 800b144:	460b      	mov	r3, r1
 800b146:	4630      	mov	r0, r6
 800b148:	4639      	mov	r1, r7
 800b14a:	f7f5 f89d 	bl	8000288 <__aeabi_dsub>
 800b14e:	a360      	add	r3, pc, #384	; (adr r3, 800b2d0 <__ieee754_rem_pio2+0x2e8>)
 800b150:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b154:	4682      	mov	sl, r0
 800b156:	468b      	mov	fp, r1
 800b158:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b15c:	f7f5 fa4c 	bl	80005f8 <__aeabi_dmul>
 800b160:	2d1f      	cmp	r5, #31
 800b162:	4606      	mov	r6, r0
 800b164:	460f      	mov	r7, r1
 800b166:	dc0c      	bgt.n	800b182 <__ieee754_rem_pio2+0x19a>
 800b168:	1e6a      	subs	r2, r5, #1
 800b16a:	4b6a      	ldr	r3, [pc, #424]	; (800b314 <__ieee754_rem_pio2+0x32c>)
 800b16c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b170:	4543      	cmp	r3, r8
 800b172:	d006      	beq.n	800b182 <__ieee754_rem_pio2+0x19a>
 800b174:	4632      	mov	r2, r6
 800b176:	463b      	mov	r3, r7
 800b178:	4650      	mov	r0, sl
 800b17a:	4659      	mov	r1, fp
 800b17c:	f7f5 f884 	bl	8000288 <__aeabi_dsub>
 800b180:	e00e      	b.n	800b1a0 <__ieee754_rem_pio2+0x1b8>
 800b182:	4632      	mov	r2, r6
 800b184:	463b      	mov	r3, r7
 800b186:	4650      	mov	r0, sl
 800b188:	4659      	mov	r1, fp
 800b18a:	f7f5 f87d 	bl	8000288 <__aeabi_dsub>
 800b18e:	ea4f 5328 	mov.w	r3, r8, asr #20
 800b192:	9305      	str	r3, [sp, #20]
 800b194:	9a05      	ldr	r2, [sp, #20]
 800b196:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800b19a:	1ad3      	subs	r3, r2, r3
 800b19c:	2b10      	cmp	r3, #16
 800b19e:	dc02      	bgt.n	800b1a6 <__ieee754_rem_pio2+0x1be>
 800b1a0:	e9c4 0100 	strd	r0, r1, [r4]
 800b1a4:	e039      	b.n	800b21a <__ieee754_rem_pio2+0x232>
 800b1a6:	a34c      	add	r3, pc, #304	; (adr r3, 800b2d8 <__ieee754_rem_pio2+0x2f0>)
 800b1a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b1b0:	f7f5 fa22 	bl	80005f8 <__aeabi_dmul>
 800b1b4:	4606      	mov	r6, r0
 800b1b6:	460f      	mov	r7, r1
 800b1b8:	4602      	mov	r2, r0
 800b1ba:	460b      	mov	r3, r1
 800b1bc:	4650      	mov	r0, sl
 800b1be:	4659      	mov	r1, fp
 800b1c0:	f7f5 f862 	bl	8000288 <__aeabi_dsub>
 800b1c4:	4602      	mov	r2, r0
 800b1c6:	460b      	mov	r3, r1
 800b1c8:	4680      	mov	r8, r0
 800b1ca:	4689      	mov	r9, r1
 800b1cc:	4650      	mov	r0, sl
 800b1ce:	4659      	mov	r1, fp
 800b1d0:	f7f5 f85a 	bl	8000288 <__aeabi_dsub>
 800b1d4:	4632      	mov	r2, r6
 800b1d6:	463b      	mov	r3, r7
 800b1d8:	f7f5 f856 	bl	8000288 <__aeabi_dsub>
 800b1dc:	a340      	add	r3, pc, #256	; (adr r3, 800b2e0 <__ieee754_rem_pio2+0x2f8>)
 800b1de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1e2:	4606      	mov	r6, r0
 800b1e4:	460f      	mov	r7, r1
 800b1e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b1ea:	f7f5 fa05 	bl	80005f8 <__aeabi_dmul>
 800b1ee:	4632      	mov	r2, r6
 800b1f0:	463b      	mov	r3, r7
 800b1f2:	f7f5 f849 	bl	8000288 <__aeabi_dsub>
 800b1f6:	4602      	mov	r2, r0
 800b1f8:	460b      	mov	r3, r1
 800b1fa:	4606      	mov	r6, r0
 800b1fc:	460f      	mov	r7, r1
 800b1fe:	4640      	mov	r0, r8
 800b200:	4649      	mov	r1, r9
 800b202:	f7f5 f841 	bl	8000288 <__aeabi_dsub>
 800b206:	9a05      	ldr	r2, [sp, #20]
 800b208:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800b20c:	1ad3      	subs	r3, r2, r3
 800b20e:	2b31      	cmp	r3, #49	; 0x31
 800b210:	dc20      	bgt.n	800b254 <__ieee754_rem_pio2+0x26c>
 800b212:	e9c4 0100 	strd	r0, r1, [r4]
 800b216:	46c2      	mov	sl, r8
 800b218:	46cb      	mov	fp, r9
 800b21a:	e9d4 8900 	ldrd	r8, r9, [r4]
 800b21e:	4650      	mov	r0, sl
 800b220:	4642      	mov	r2, r8
 800b222:	464b      	mov	r3, r9
 800b224:	4659      	mov	r1, fp
 800b226:	f7f5 f82f 	bl	8000288 <__aeabi_dsub>
 800b22a:	463b      	mov	r3, r7
 800b22c:	4632      	mov	r2, r6
 800b22e:	f7f5 f82b 	bl	8000288 <__aeabi_dsub>
 800b232:	9b04      	ldr	r3, [sp, #16]
 800b234:	2b00      	cmp	r3, #0
 800b236:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800b23a:	f6bf af11 	bge.w	800b060 <__ieee754_rem_pio2+0x78>
 800b23e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800b242:	6063      	str	r3, [r4, #4]
 800b244:	f8c4 8000 	str.w	r8, [r4]
 800b248:	60a0      	str	r0, [r4, #8]
 800b24a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b24e:	60e3      	str	r3, [r4, #12]
 800b250:	426d      	negs	r5, r5
 800b252:	e705      	b.n	800b060 <__ieee754_rem_pio2+0x78>
 800b254:	a326      	add	r3, pc, #152	; (adr r3, 800b2f0 <__ieee754_rem_pio2+0x308>)
 800b256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b25a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b25e:	f7f5 f9cb 	bl	80005f8 <__aeabi_dmul>
 800b262:	4606      	mov	r6, r0
 800b264:	460f      	mov	r7, r1
 800b266:	4602      	mov	r2, r0
 800b268:	460b      	mov	r3, r1
 800b26a:	4640      	mov	r0, r8
 800b26c:	4649      	mov	r1, r9
 800b26e:	f7f5 f80b 	bl	8000288 <__aeabi_dsub>
 800b272:	4602      	mov	r2, r0
 800b274:	460b      	mov	r3, r1
 800b276:	4682      	mov	sl, r0
 800b278:	468b      	mov	fp, r1
 800b27a:	4640      	mov	r0, r8
 800b27c:	4649      	mov	r1, r9
 800b27e:	f7f5 f803 	bl	8000288 <__aeabi_dsub>
 800b282:	4632      	mov	r2, r6
 800b284:	463b      	mov	r3, r7
 800b286:	f7f4 ffff 	bl	8000288 <__aeabi_dsub>
 800b28a:	a31b      	add	r3, pc, #108	; (adr r3, 800b2f8 <__ieee754_rem_pio2+0x310>)
 800b28c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b290:	4606      	mov	r6, r0
 800b292:	460f      	mov	r7, r1
 800b294:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b298:	f7f5 f9ae 	bl	80005f8 <__aeabi_dmul>
 800b29c:	4632      	mov	r2, r6
 800b29e:	463b      	mov	r3, r7
 800b2a0:	f7f4 fff2 	bl	8000288 <__aeabi_dsub>
 800b2a4:	4606      	mov	r6, r0
 800b2a6:	460f      	mov	r7, r1
 800b2a8:	e764      	b.n	800b174 <__ieee754_rem_pio2+0x18c>
 800b2aa:	4b1b      	ldr	r3, [pc, #108]	; (800b318 <__ieee754_rem_pio2+0x330>)
 800b2ac:	4598      	cmp	r8, r3
 800b2ae:	dd35      	ble.n	800b31c <__ieee754_rem_pio2+0x334>
 800b2b0:	ee10 2a10 	vmov	r2, s0
 800b2b4:	463b      	mov	r3, r7
 800b2b6:	4630      	mov	r0, r6
 800b2b8:	4639      	mov	r1, r7
 800b2ba:	f7f4 ffe5 	bl	8000288 <__aeabi_dsub>
 800b2be:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800b2c2:	e9c4 0100 	strd	r0, r1, [r4]
 800b2c6:	e6a1      	b.n	800b00c <__ieee754_rem_pio2+0x24>
 800b2c8:	54400000 	.word	0x54400000
 800b2cc:	3ff921fb 	.word	0x3ff921fb
 800b2d0:	1a626331 	.word	0x1a626331
 800b2d4:	3dd0b461 	.word	0x3dd0b461
 800b2d8:	1a600000 	.word	0x1a600000
 800b2dc:	3dd0b461 	.word	0x3dd0b461
 800b2e0:	2e037073 	.word	0x2e037073
 800b2e4:	3ba3198a 	.word	0x3ba3198a
 800b2e8:	6dc9c883 	.word	0x6dc9c883
 800b2ec:	3fe45f30 	.word	0x3fe45f30
 800b2f0:	2e000000 	.word	0x2e000000
 800b2f4:	3ba3198a 	.word	0x3ba3198a
 800b2f8:	252049c1 	.word	0x252049c1
 800b2fc:	397b839a 	.word	0x397b839a
 800b300:	3fe921fb 	.word	0x3fe921fb
 800b304:	4002d97b 	.word	0x4002d97b
 800b308:	3ff921fb 	.word	0x3ff921fb
 800b30c:	413921fb 	.word	0x413921fb
 800b310:	3fe00000 	.word	0x3fe00000
 800b314:	08010834 	.word	0x08010834
 800b318:	7fefffff 	.word	0x7fefffff
 800b31c:	ea4f 5528 	mov.w	r5, r8, asr #20
 800b320:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 800b324:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800b328:	4630      	mov	r0, r6
 800b32a:	460f      	mov	r7, r1
 800b32c:	f7f5 fc14 	bl	8000b58 <__aeabi_d2iz>
 800b330:	f7f5 f8f8 	bl	8000524 <__aeabi_i2d>
 800b334:	4602      	mov	r2, r0
 800b336:	460b      	mov	r3, r1
 800b338:	4630      	mov	r0, r6
 800b33a:	4639      	mov	r1, r7
 800b33c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b340:	f7f4 ffa2 	bl	8000288 <__aeabi_dsub>
 800b344:	2200      	movs	r2, #0
 800b346:	4b1f      	ldr	r3, [pc, #124]	; (800b3c4 <__ieee754_rem_pio2+0x3dc>)
 800b348:	f7f5 f956 	bl	80005f8 <__aeabi_dmul>
 800b34c:	460f      	mov	r7, r1
 800b34e:	4606      	mov	r6, r0
 800b350:	f7f5 fc02 	bl	8000b58 <__aeabi_d2iz>
 800b354:	f7f5 f8e6 	bl	8000524 <__aeabi_i2d>
 800b358:	4602      	mov	r2, r0
 800b35a:	460b      	mov	r3, r1
 800b35c:	4630      	mov	r0, r6
 800b35e:	4639      	mov	r1, r7
 800b360:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800b364:	f7f4 ff90 	bl	8000288 <__aeabi_dsub>
 800b368:	2200      	movs	r2, #0
 800b36a:	4b16      	ldr	r3, [pc, #88]	; (800b3c4 <__ieee754_rem_pio2+0x3dc>)
 800b36c:	f7f5 f944 	bl	80005f8 <__aeabi_dmul>
 800b370:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800b374:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 800b378:	f04f 0803 	mov.w	r8, #3
 800b37c:	2600      	movs	r6, #0
 800b37e:	2700      	movs	r7, #0
 800b380:	4632      	mov	r2, r6
 800b382:	463b      	mov	r3, r7
 800b384:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800b388:	f108 3aff 	add.w	sl, r8, #4294967295
 800b38c:	f7f5 fb9c 	bl	8000ac8 <__aeabi_dcmpeq>
 800b390:	b9b0      	cbnz	r0, 800b3c0 <__ieee754_rem_pio2+0x3d8>
 800b392:	4b0d      	ldr	r3, [pc, #52]	; (800b3c8 <__ieee754_rem_pio2+0x3e0>)
 800b394:	9301      	str	r3, [sp, #4]
 800b396:	2302      	movs	r3, #2
 800b398:	9300      	str	r3, [sp, #0]
 800b39a:	462a      	mov	r2, r5
 800b39c:	4643      	mov	r3, r8
 800b39e:	4621      	mov	r1, r4
 800b3a0:	a806      	add	r0, sp, #24
 800b3a2:	f000 f8dd 	bl	800b560 <__kernel_rem_pio2>
 800b3a6:	9b04      	ldr	r3, [sp, #16]
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	4605      	mov	r5, r0
 800b3ac:	f6bf ae58 	bge.w	800b060 <__ieee754_rem_pio2+0x78>
 800b3b0:	6863      	ldr	r3, [r4, #4]
 800b3b2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800b3b6:	6063      	str	r3, [r4, #4]
 800b3b8:	68e3      	ldr	r3, [r4, #12]
 800b3ba:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800b3be:	e746      	b.n	800b24e <__ieee754_rem_pio2+0x266>
 800b3c0:	46d0      	mov	r8, sl
 800b3c2:	e7dd      	b.n	800b380 <__ieee754_rem_pio2+0x398>
 800b3c4:	41700000 	.word	0x41700000
 800b3c8:	080108b4 	.word	0x080108b4
 800b3cc:	00000000 	.word	0x00000000

0800b3d0 <__kernel_cos>:
 800b3d0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3d4:	ec59 8b10 	vmov	r8, r9, d0
 800b3d8:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 800b3dc:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 800b3e0:	ed2d 8b02 	vpush	{d8}
 800b3e4:	eeb0 8a41 	vmov.f32	s16, s2
 800b3e8:	eef0 8a61 	vmov.f32	s17, s3
 800b3ec:	da07      	bge.n	800b3fe <__kernel_cos+0x2e>
 800b3ee:	ee10 0a10 	vmov	r0, s0
 800b3f2:	4649      	mov	r1, r9
 800b3f4:	f7f5 fbb0 	bl	8000b58 <__aeabi_d2iz>
 800b3f8:	2800      	cmp	r0, #0
 800b3fa:	f000 8089 	beq.w	800b510 <__kernel_cos+0x140>
 800b3fe:	4642      	mov	r2, r8
 800b400:	464b      	mov	r3, r9
 800b402:	4640      	mov	r0, r8
 800b404:	4649      	mov	r1, r9
 800b406:	f7f5 f8f7 	bl	80005f8 <__aeabi_dmul>
 800b40a:	2200      	movs	r2, #0
 800b40c:	4b4e      	ldr	r3, [pc, #312]	; (800b548 <__kernel_cos+0x178>)
 800b40e:	4604      	mov	r4, r0
 800b410:	460d      	mov	r5, r1
 800b412:	f7f5 f8f1 	bl	80005f8 <__aeabi_dmul>
 800b416:	a340      	add	r3, pc, #256	; (adr r3, 800b518 <__kernel_cos+0x148>)
 800b418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b41c:	4682      	mov	sl, r0
 800b41e:	468b      	mov	fp, r1
 800b420:	4620      	mov	r0, r4
 800b422:	4629      	mov	r1, r5
 800b424:	f7f5 f8e8 	bl	80005f8 <__aeabi_dmul>
 800b428:	a33d      	add	r3, pc, #244	; (adr r3, 800b520 <__kernel_cos+0x150>)
 800b42a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b42e:	f7f4 ff2d 	bl	800028c <__adddf3>
 800b432:	4622      	mov	r2, r4
 800b434:	462b      	mov	r3, r5
 800b436:	f7f5 f8df 	bl	80005f8 <__aeabi_dmul>
 800b43a:	a33b      	add	r3, pc, #236	; (adr r3, 800b528 <__kernel_cos+0x158>)
 800b43c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b440:	f7f4 ff22 	bl	8000288 <__aeabi_dsub>
 800b444:	4622      	mov	r2, r4
 800b446:	462b      	mov	r3, r5
 800b448:	f7f5 f8d6 	bl	80005f8 <__aeabi_dmul>
 800b44c:	a338      	add	r3, pc, #224	; (adr r3, 800b530 <__kernel_cos+0x160>)
 800b44e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b452:	f7f4 ff1b 	bl	800028c <__adddf3>
 800b456:	4622      	mov	r2, r4
 800b458:	462b      	mov	r3, r5
 800b45a:	f7f5 f8cd 	bl	80005f8 <__aeabi_dmul>
 800b45e:	a336      	add	r3, pc, #216	; (adr r3, 800b538 <__kernel_cos+0x168>)
 800b460:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b464:	f7f4 ff10 	bl	8000288 <__aeabi_dsub>
 800b468:	4622      	mov	r2, r4
 800b46a:	462b      	mov	r3, r5
 800b46c:	f7f5 f8c4 	bl	80005f8 <__aeabi_dmul>
 800b470:	a333      	add	r3, pc, #204	; (adr r3, 800b540 <__kernel_cos+0x170>)
 800b472:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b476:	f7f4 ff09 	bl	800028c <__adddf3>
 800b47a:	4622      	mov	r2, r4
 800b47c:	462b      	mov	r3, r5
 800b47e:	f7f5 f8bb 	bl	80005f8 <__aeabi_dmul>
 800b482:	4622      	mov	r2, r4
 800b484:	462b      	mov	r3, r5
 800b486:	f7f5 f8b7 	bl	80005f8 <__aeabi_dmul>
 800b48a:	ec53 2b18 	vmov	r2, r3, d8
 800b48e:	4604      	mov	r4, r0
 800b490:	460d      	mov	r5, r1
 800b492:	4640      	mov	r0, r8
 800b494:	4649      	mov	r1, r9
 800b496:	f7f5 f8af 	bl	80005f8 <__aeabi_dmul>
 800b49a:	460b      	mov	r3, r1
 800b49c:	4602      	mov	r2, r0
 800b49e:	4629      	mov	r1, r5
 800b4a0:	4620      	mov	r0, r4
 800b4a2:	f7f4 fef1 	bl	8000288 <__aeabi_dsub>
 800b4a6:	4b29      	ldr	r3, [pc, #164]	; (800b54c <__kernel_cos+0x17c>)
 800b4a8:	429e      	cmp	r6, r3
 800b4aa:	4680      	mov	r8, r0
 800b4ac:	4689      	mov	r9, r1
 800b4ae:	dc11      	bgt.n	800b4d4 <__kernel_cos+0x104>
 800b4b0:	4602      	mov	r2, r0
 800b4b2:	460b      	mov	r3, r1
 800b4b4:	4650      	mov	r0, sl
 800b4b6:	4659      	mov	r1, fp
 800b4b8:	f7f4 fee6 	bl	8000288 <__aeabi_dsub>
 800b4bc:	460b      	mov	r3, r1
 800b4be:	4924      	ldr	r1, [pc, #144]	; (800b550 <__kernel_cos+0x180>)
 800b4c0:	4602      	mov	r2, r0
 800b4c2:	2000      	movs	r0, #0
 800b4c4:	f7f4 fee0 	bl	8000288 <__aeabi_dsub>
 800b4c8:	ecbd 8b02 	vpop	{d8}
 800b4cc:	ec41 0b10 	vmov	d0, r0, r1
 800b4d0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4d4:	4b1f      	ldr	r3, [pc, #124]	; (800b554 <__kernel_cos+0x184>)
 800b4d6:	491e      	ldr	r1, [pc, #120]	; (800b550 <__kernel_cos+0x180>)
 800b4d8:	429e      	cmp	r6, r3
 800b4da:	bfcc      	ite	gt
 800b4dc:	4d1e      	ldrgt	r5, [pc, #120]	; (800b558 <__kernel_cos+0x188>)
 800b4de:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 800b4e2:	2400      	movs	r4, #0
 800b4e4:	4622      	mov	r2, r4
 800b4e6:	462b      	mov	r3, r5
 800b4e8:	2000      	movs	r0, #0
 800b4ea:	f7f4 fecd 	bl	8000288 <__aeabi_dsub>
 800b4ee:	4622      	mov	r2, r4
 800b4f0:	4606      	mov	r6, r0
 800b4f2:	460f      	mov	r7, r1
 800b4f4:	462b      	mov	r3, r5
 800b4f6:	4650      	mov	r0, sl
 800b4f8:	4659      	mov	r1, fp
 800b4fa:	f7f4 fec5 	bl	8000288 <__aeabi_dsub>
 800b4fe:	4642      	mov	r2, r8
 800b500:	464b      	mov	r3, r9
 800b502:	f7f4 fec1 	bl	8000288 <__aeabi_dsub>
 800b506:	4602      	mov	r2, r0
 800b508:	460b      	mov	r3, r1
 800b50a:	4630      	mov	r0, r6
 800b50c:	4639      	mov	r1, r7
 800b50e:	e7d9      	b.n	800b4c4 <__kernel_cos+0xf4>
 800b510:	2000      	movs	r0, #0
 800b512:	490f      	ldr	r1, [pc, #60]	; (800b550 <__kernel_cos+0x180>)
 800b514:	e7d8      	b.n	800b4c8 <__kernel_cos+0xf8>
 800b516:	bf00      	nop
 800b518:	be8838d4 	.word	0xbe8838d4
 800b51c:	bda8fae9 	.word	0xbda8fae9
 800b520:	bdb4b1c4 	.word	0xbdb4b1c4
 800b524:	3e21ee9e 	.word	0x3e21ee9e
 800b528:	809c52ad 	.word	0x809c52ad
 800b52c:	3e927e4f 	.word	0x3e927e4f
 800b530:	19cb1590 	.word	0x19cb1590
 800b534:	3efa01a0 	.word	0x3efa01a0
 800b538:	16c15177 	.word	0x16c15177
 800b53c:	3f56c16c 	.word	0x3f56c16c
 800b540:	5555554c 	.word	0x5555554c
 800b544:	3fa55555 	.word	0x3fa55555
 800b548:	3fe00000 	.word	0x3fe00000
 800b54c:	3fd33332 	.word	0x3fd33332
 800b550:	3ff00000 	.word	0x3ff00000
 800b554:	3fe90000 	.word	0x3fe90000
 800b558:	3fd20000 	.word	0x3fd20000
 800b55c:	00000000 	.word	0x00000000

0800b560 <__kernel_rem_pio2>:
 800b560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b564:	ed2d 8b02 	vpush	{d8}
 800b568:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800b56c:	1ed4      	subs	r4, r2, #3
 800b56e:	9308      	str	r3, [sp, #32]
 800b570:	9101      	str	r1, [sp, #4]
 800b572:	4bc5      	ldr	r3, [pc, #788]	; (800b888 <__kernel_rem_pio2+0x328>)
 800b574:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800b576:	9009      	str	r0, [sp, #36]	; 0x24
 800b578:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b57c:	9304      	str	r3, [sp, #16]
 800b57e:	9b08      	ldr	r3, [sp, #32]
 800b580:	3b01      	subs	r3, #1
 800b582:	9307      	str	r3, [sp, #28]
 800b584:	2318      	movs	r3, #24
 800b586:	fb94 f4f3 	sdiv	r4, r4, r3
 800b58a:	f06f 0317 	mvn.w	r3, #23
 800b58e:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 800b592:	fb04 3303 	mla	r3, r4, r3, r3
 800b596:	eb03 0a02 	add.w	sl, r3, r2
 800b59a:	9b04      	ldr	r3, [sp, #16]
 800b59c:	9a07      	ldr	r2, [sp, #28]
 800b59e:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 800b878 <__kernel_rem_pio2+0x318>
 800b5a2:	eb03 0802 	add.w	r8, r3, r2
 800b5a6:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800b5a8:	1aa7      	subs	r7, r4, r2
 800b5aa:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800b5ae:	ae22      	add	r6, sp, #136	; 0x88
 800b5b0:	2500      	movs	r5, #0
 800b5b2:	4545      	cmp	r5, r8
 800b5b4:	dd13      	ble.n	800b5de <__kernel_rem_pio2+0x7e>
 800b5b6:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 800b878 <__kernel_rem_pio2+0x318>
 800b5ba:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800b5be:	2600      	movs	r6, #0
 800b5c0:	9b04      	ldr	r3, [sp, #16]
 800b5c2:	429e      	cmp	r6, r3
 800b5c4:	dc32      	bgt.n	800b62c <__kernel_rem_pio2+0xcc>
 800b5c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b5c8:	9302      	str	r3, [sp, #8]
 800b5ca:	9b08      	ldr	r3, [sp, #32]
 800b5cc:	199d      	adds	r5, r3, r6
 800b5ce:	ab22      	add	r3, sp, #136	; 0x88
 800b5d0:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800b5d4:	9306      	str	r3, [sp, #24]
 800b5d6:	ec59 8b18 	vmov	r8, r9, d8
 800b5da:	2700      	movs	r7, #0
 800b5dc:	e01f      	b.n	800b61e <__kernel_rem_pio2+0xbe>
 800b5de:	42ef      	cmn	r7, r5
 800b5e0:	d407      	bmi.n	800b5f2 <__kernel_rem_pio2+0x92>
 800b5e2:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800b5e6:	f7f4 ff9d 	bl	8000524 <__aeabi_i2d>
 800b5ea:	e8e6 0102 	strd	r0, r1, [r6], #8
 800b5ee:	3501      	adds	r5, #1
 800b5f0:	e7df      	b.n	800b5b2 <__kernel_rem_pio2+0x52>
 800b5f2:	ec51 0b18 	vmov	r0, r1, d8
 800b5f6:	e7f8      	b.n	800b5ea <__kernel_rem_pio2+0x8a>
 800b5f8:	9906      	ldr	r1, [sp, #24]
 800b5fa:	9d02      	ldr	r5, [sp, #8]
 800b5fc:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800b600:	9106      	str	r1, [sp, #24]
 800b602:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 800b606:	9502      	str	r5, [sp, #8]
 800b608:	f7f4 fff6 	bl	80005f8 <__aeabi_dmul>
 800b60c:	4602      	mov	r2, r0
 800b60e:	460b      	mov	r3, r1
 800b610:	4640      	mov	r0, r8
 800b612:	4649      	mov	r1, r9
 800b614:	f7f4 fe3a 	bl	800028c <__adddf3>
 800b618:	3701      	adds	r7, #1
 800b61a:	4680      	mov	r8, r0
 800b61c:	4689      	mov	r9, r1
 800b61e:	9b07      	ldr	r3, [sp, #28]
 800b620:	429f      	cmp	r7, r3
 800b622:	dde9      	ble.n	800b5f8 <__kernel_rem_pio2+0x98>
 800b624:	e8eb 8902 	strd	r8, r9, [fp], #8
 800b628:	3601      	adds	r6, #1
 800b62a:	e7c9      	b.n	800b5c0 <__kernel_rem_pio2+0x60>
 800b62c:	9b04      	ldr	r3, [sp, #16]
 800b62e:	aa0e      	add	r2, sp, #56	; 0x38
 800b630:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b634:	930c      	str	r3, [sp, #48]	; 0x30
 800b636:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800b638:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800b63c:	9c04      	ldr	r4, [sp, #16]
 800b63e:	930b      	str	r3, [sp, #44]	; 0x2c
 800b640:	ab9a      	add	r3, sp, #616	; 0x268
 800b642:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 800b646:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b64a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b64e:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 800b652:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 800b656:	ab9a      	add	r3, sp, #616	; 0x268
 800b658:	445b      	add	r3, fp
 800b65a:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 800b65e:	2500      	movs	r5, #0
 800b660:	1b63      	subs	r3, r4, r5
 800b662:	2b00      	cmp	r3, #0
 800b664:	dc78      	bgt.n	800b758 <__kernel_rem_pio2+0x1f8>
 800b666:	4650      	mov	r0, sl
 800b668:	ec49 8b10 	vmov	d0, r8, r9
 800b66c:	f000 fda4 	bl	800c1b8 <scalbn>
 800b670:	ec57 6b10 	vmov	r6, r7, d0
 800b674:	2200      	movs	r2, #0
 800b676:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800b67a:	ee10 0a10 	vmov	r0, s0
 800b67e:	4639      	mov	r1, r7
 800b680:	f7f4 ffba 	bl	80005f8 <__aeabi_dmul>
 800b684:	ec41 0b10 	vmov	d0, r0, r1
 800b688:	f000 fd12 	bl	800c0b0 <floor>
 800b68c:	2200      	movs	r2, #0
 800b68e:	ec51 0b10 	vmov	r0, r1, d0
 800b692:	4b7e      	ldr	r3, [pc, #504]	; (800b88c <__kernel_rem_pio2+0x32c>)
 800b694:	f7f4 ffb0 	bl	80005f8 <__aeabi_dmul>
 800b698:	4602      	mov	r2, r0
 800b69a:	460b      	mov	r3, r1
 800b69c:	4630      	mov	r0, r6
 800b69e:	4639      	mov	r1, r7
 800b6a0:	f7f4 fdf2 	bl	8000288 <__aeabi_dsub>
 800b6a4:	460f      	mov	r7, r1
 800b6a6:	4606      	mov	r6, r0
 800b6a8:	f7f5 fa56 	bl	8000b58 <__aeabi_d2iz>
 800b6ac:	9006      	str	r0, [sp, #24]
 800b6ae:	f7f4 ff39 	bl	8000524 <__aeabi_i2d>
 800b6b2:	4602      	mov	r2, r0
 800b6b4:	460b      	mov	r3, r1
 800b6b6:	4630      	mov	r0, r6
 800b6b8:	4639      	mov	r1, r7
 800b6ba:	f7f4 fde5 	bl	8000288 <__aeabi_dsub>
 800b6be:	f1ba 0f00 	cmp.w	sl, #0
 800b6c2:	4606      	mov	r6, r0
 800b6c4:	460f      	mov	r7, r1
 800b6c6:	dd6c      	ble.n	800b7a2 <__kernel_rem_pio2+0x242>
 800b6c8:	1e62      	subs	r2, r4, #1
 800b6ca:	ab0e      	add	r3, sp, #56	; 0x38
 800b6cc:	f1ca 0118 	rsb	r1, sl, #24
 800b6d0:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800b6d4:	9d06      	ldr	r5, [sp, #24]
 800b6d6:	fa40 f301 	asr.w	r3, r0, r1
 800b6da:	441d      	add	r5, r3
 800b6dc:	408b      	lsls	r3, r1
 800b6de:	1ac0      	subs	r0, r0, r3
 800b6e0:	ab0e      	add	r3, sp, #56	; 0x38
 800b6e2:	9506      	str	r5, [sp, #24]
 800b6e4:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800b6e8:	f1ca 0317 	rsb	r3, sl, #23
 800b6ec:	fa40 f303 	asr.w	r3, r0, r3
 800b6f0:	9302      	str	r3, [sp, #8]
 800b6f2:	9b02      	ldr	r3, [sp, #8]
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	dd62      	ble.n	800b7be <__kernel_rem_pio2+0x25e>
 800b6f8:	9b06      	ldr	r3, [sp, #24]
 800b6fa:	2200      	movs	r2, #0
 800b6fc:	3301      	adds	r3, #1
 800b6fe:	9306      	str	r3, [sp, #24]
 800b700:	4615      	mov	r5, r2
 800b702:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800b706:	4294      	cmp	r4, r2
 800b708:	f300 8095 	bgt.w	800b836 <__kernel_rem_pio2+0x2d6>
 800b70c:	f1ba 0f00 	cmp.w	sl, #0
 800b710:	dd07      	ble.n	800b722 <__kernel_rem_pio2+0x1c2>
 800b712:	f1ba 0f01 	cmp.w	sl, #1
 800b716:	f000 80a2 	beq.w	800b85e <__kernel_rem_pio2+0x2fe>
 800b71a:	f1ba 0f02 	cmp.w	sl, #2
 800b71e:	f000 80c1 	beq.w	800b8a4 <__kernel_rem_pio2+0x344>
 800b722:	9b02      	ldr	r3, [sp, #8]
 800b724:	2b02      	cmp	r3, #2
 800b726:	d14a      	bne.n	800b7be <__kernel_rem_pio2+0x25e>
 800b728:	4632      	mov	r2, r6
 800b72a:	463b      	mov	r3, r7
 800b72c:	2000      	movs	r0, #0
 800b72e:	4958      	ldr	r1, [pc, #352]	; (800b890 <__kernel_rem_pio2+0x330>)
 800b730:	f7f4 fdaa 	bl	8000288 <__aeabi_dsub>
 800b734:	4606      	mov	r6, r0
 800b736:	460f      	mov	r7, r1
 800b738:	2d00      	cmp	r5, #0
 800b73a:	d040      	beq.n	800b7be <__kernel_rem_pio2+0x25e>
 800b73c:	4650      	mov	r0, sl
 800b73e:	ed9f 0b50 	vldr	d0, [pc, #320]	; 800b880 <__kernel_rem_pio2+0x320>
 800b742:	f000 fd39 	bl	800c1b8 <scalbn>
 800b746:	4630      	mov	r0, r6
 800b748:	4639      	mov	r1, r7
 800b74a:	ec53 2b10 	vmov	r2, r3, d0
 800b74e:	f7f4 fd9b 	bl	8000288 <__aeabi_dsub>
 800b752:	4606      	mov	r6, r0
 800b754:	460f      	mov	r7, r1
 800b756:	e032      	b.n	800b7be <__kernel_rem_pio2+0x25e>
 800b758:	2200      	movs	r2, #0
 800b75a:	4b4e      	ldr	r3, [pc, #312]	; (800b894 <__kernel_rem_pio2+0x334>)
 800b75c:	4640      	mov	r0, r8
 800b75e:	4649      	mov	r1, r9
 800b760:	f7f4 ff4a 	bl	80005f8 <__aeabi_dmul>
 800b764:	f7f5 f9f8 	bl	8000b58 <__aeabi_d2iz>
 800b768:	f7f4 fedc 	bl	8000524 <__aeabi_i2d>
 800b76c:	2200      	movs	r2, #0
 800b76e:	4b4a      	ldr	r3, [pc, #296]	; (800b898 <__kernel_rem_pio2+0x338>)
 800b770:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b774:	f7f4 ff40 	bl	80005f8 <__aeabi_dmul>
 800b778:	4602      	mov	r2, r0
 800b77a:	460b      	mov	r3, r1
 800b77c:	4640      	mov	r0, r8
 800b77e:	4649      	mov	r1, r9
 800b780:	f7f4 fd82 	bl	8000288 <__aeabi_dsub>
 800b784:	f7f5 f9e8 	bl	8000b58 <__aeabi_d2iz>
 800b788:	ab0e      	add	r3, sp, #56	; 0x38
 800b78a:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 800b78e:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800b792:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b796:	f7f4 fd79 	bl	800028c <__adddf3>
 800b79a:	3501      	adds	r5, #1
 800b79c:	4680      	mov	r8, r0
 800b79e:	4689      	mov	r9, r1
 800b7a0:	e75e      	b.n	800b660 <__kernel_rem_pio2+0x100>
 800b7a2:	d105      	bne.n	800b7b0 <__kernel_rem_pio2+0x250>
 800b7a4:	1e63      	subs	r3, r4, #1
 800b7a6:	aa0e      	add	r2, sp, #56	; 0x38
 800b7a8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800b7ac:	15c3      	asrs	r3, r0, #23
 800b7ae:	e79f      	b.n	800b6f0 <__kernel_rem_pio2+0x190>
 800b7b0:	2200      	movs	r2, #0
 800b7b2:	4b3a      	ldr	r3, [pc, #232]	; (800b89c <__kernel_rem_pio2+0x33c>)
 800b7b4:	f7f5 f9a6 	bl	8000b04 <__aeabi_dcmpge>
 800b7b8:	2800      	cmp	r0, #0
 800b7ba:	d139      	bne.n	800b830 <__kernel_rem_pio2+0x2d0>
 800b7bc:	9002      	str	r0, [sp, #8]
 800b7be:	2200      	movs	r2, #0
 800b7c0:	2300      	movs	r3, #0
 800b7c2:	4630      	mov	r0, r6
 800b7c4:	4639      	mov	r1, r7
 800b7c6:	f7f5 f97f 	bl	8000ac8 <__aeabi_dcmpeq>
 800b7ca:	2800      	cmp	r0, #0
 800b7cc:	f000 80c7 	beq.w	800b95e <__kernel_rem_pio2+0x3fe>
 800b7d0:	1e65      	subs	r5, r4, #1
 800b7d2:	462b      	mov	r3, r5
 800b7d4:	2200      	movs	r2, #0
 800b7d6:	9904      	ldr	r1, [sp, #16]
 800b7d8:	428b      	cmp	r3, r1
 800b7da:	da6a      	bge.n	800b8b2 <__kernel_rem_pio2+0x352>
 800b7dc:	2a00      	cmp	r2, #0
 800b7de:	f000 8088 	beq.w	800b8f2 <__kernel_rem_pio2+0x392>
 800b7e2:	ab0e      	add	r3, sp, #56	; 0x38
 800b7e4:	f1aa 0a18 	sub.w	sl, sl, #24
 800b7e8:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800b7ec:	2b00      	cmp	r3, #0
 800b7ee:	f000 80b4 	beq.w	800b95a <__kernel_rem_pio2+0x3fa>
 800b7f2:	4650      	mov	r0, sl
 800b7f4:	ed9f 0b22 	vldr	d0, [pc, #136]	; 800b880 <__kernel_rem_pio2+0x320>
 800b7f8:	f000 fcde 	bl	800c1b8 <scalbn>
 800b7fc:	00ec      	lsls	r4, r5, #3
 800b7fe:	ab72      	add	r3, sp, #456	; 0x1c8
 800b800:	191e      	adds	r6, r3, r4
 800b802:	ec59 8b10 	vmov	r8, r9, d0
 800b806:	f106 0a08 	add.w	sl, r6, #8
 800b80a:	462f      	mov	r7, r5
 800b80c:	2f00      	cmp	r7, #0
 800b80e:	f280 80df 	bge.w	800b9d0 <__kernel_rem_pio2+0x470>
 800b812:	ed9f 8b19 	vldr	d8, [pc, #100]	; 800b878 <__kernel_rem_pio2+0x318>
 800b816:	f04f 0a00 	mov.w	sl, #0
 800b81a:	eba5 030a 	sub.w	r3, r5, sl
 800b81e:	2b00      	cmp	r3, #0
 800b820:	f2c0 810a 	blt.w	800ba38 <__kernel_rem_pio2+0x4d8>
 800b824:	f8df b078 	ldr.w	fp, [pc, #120]	; 800b8a0 <__kernel_rem_pio2+0x340>
 800b828:	ec59 8b18 	vmov	r8, r9, d8
 800b82c:	2700      	movs	r7, #0
 800b82e:	e0f5      	b.n	800ba1c <__kernel_rem_pio2+0x4bc>
 800b830:	2302      	movs	r3, #2
 800b832:	9302      	str	r3, [sp, #8]
 800b834:	e760      	b.n	800b6f8 <__kernel_rem_pio2+0x198>
 800b836:	ab0e      	add	r3, sp, #56	; 0x38
 800b838:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b83c:	b94d      	cbnz	r5, 800b852 <__kernel_rem_pio2+0x2f2>
 800b83e:	b12b      	cbz	r3, 800b84c <__kernel_rem_pio2+0x2ec>
 800b840:	a80e      	add	r0, sp, #56	; 0x38
 800b842:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800b846:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800b84a:	2301      	movs	r3, #1
 800b84c:	3201      	adds	r2, #1
 800b84e:	461d      	mov	r5, r3
 800b850:	e759      	b.n	800b706 <__kernel_rem_pio2+0x1a6>
 800b852:	a80e      	add	r0, sp, #56	; 0x38
 800b854:	1acb      	subs	r3, r1, r3
 800b856:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800b85a:	462b      	mov	r3, r5
 800b85c:	e7f6      	b.n	800b84c <__kernel_rem_pio2+0x2ec>
 800b85e:	1e62      	subs	r2, r4, #1
 800b860:	ab0e      	add	r3, sp, #56	; 0x38
 800b862:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b866:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800b86a:	a90e      	add	r1, sp, #56	; 0x38
 800b86c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800b870:	e757      	b.n	800b722 <__kernel_rem_pio2+0x1c2>
 800b872:	bf00      	nop
 800b874:	f3af 8000 	nop.w
	...
 800b884:	3ff00000 	.word	0x3ff00000
 800b888:	08010a00 	.word	0x08010a00
 800b88c:	40200000 	.word	0x40200000
 800b890:	3ff00000 	.word	0x3ff00000
 800b894:	3e700000 	.word	0x3e700000
 800b898:	41700000 	.word	0x41700000
 800b89c:	3fe00000 	.word	0x3fe00000
 800b8a0:	080109c0 	.word	0x080109c0
 800b8a4:	1e62      	subs	r2, r4, #1
 800b8a6:	ab0e      	add	r3, sp, #56	; 0x38
 800b8a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b8ac:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800b8b0:	e7db      	b.n	800b86a <__kernel_rem_pio2+0x30a>
 800b8b2:	a90e      	add	r1, sp, #56	; 0x38
 800b8b4:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800b8b8:	3b01      	subs	r3, #1
 800b8ba:	430a      	orrs	r2, r1
 800b8bc:	e78b      	b.n	800b7d6 <__kernel_rem_pio2+0x276>
 800b8be:	3301      	adds	r3, #1
 800b8c0:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800b8c4:	2900      	cmp	r1, #0
 800b8c6:	d0fa      	beq.n	800b8be <__kernel_rem_pio2+0x35e>
 800b8c8:	9a08      	ldr	r2, [sp, #32]
 800b8ca:	4422      	add	r2, r4
 800b8cc:	00d2      	lsls	r2, r2, #3
 800b8ce:	a922      	add	r1, sp, #136	; 0x88
 800b8d0:	18e3      	adds	r3, r4, r3
 800b8d2:	9206      	str	r2, [sp, #24]
 800b8d4:	440a      	add	r2, r1
 800b8d6:	9302      	str	r3, [sp, #8]
 800b8d8:	f10b 0108 	add.w	r1, fp, #8
 800b8dc:	f102 0308 	add.w	r3, r2, #8
 800b8e0:	1c66      	adds	r6, r4, #1
 800b8e2:	910a      	str	r1, [sp, #40]	; 0x28
 800b8e4:	2500      	movs	r5, #0
 800b8e6:	930d      	str	r3, [sp, #52]	; 0x34
 800b8e8:	9b02      	ldr	r3, [sp, #8]
 800b8ea:	42b3      	cmp	r3, r6
 800b8ec:	da04      	bge.n	800b8f8 <__kernel_rem_pio2+0x398>
 800b8ee:	461c      	mov	r4, r3
 800b8f0:	e6a6      	b.n	800b640 <__kernel_rem_pio2+0xe0>
 800b8f2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b8f4:	2301      	movs	r3, #1
 800b8f6:	e7e3      	b.n	800b8c0 <__kernel_rem_pio2+0x360>
 800b8f8:	9b06      	ldr	r3, [sp, #24]
 800b8fa:	18ef      	adds	r7, r5, r3
 800b8fc:	ab22      	add	r3, sp, #136	; 0x88
 800b8fe:	441f      	add	r7, r3
 800b900:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b902:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800b906:	f7f4 fe0d 	bl	8000524 <__aeabi_i2d>
 800b90a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b90c:	461c      	mov	r4, r3
 800b90e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b910:	e9c7 0100 	strd	r0, r1, [r7]
 800b914:	eb03 0b05 	add.w	fp, r3, r5
 800b918:	2700      	movs	r7, #0
 800b91a:	f04f 0800 	mov.w	r8, #0
 800b91e:	f04f 0900 	mov.w	r9, #0
 800b922:	9b07      	ldr	r3, [sp, #28]
 800b924:	429f      	cmp	r7, r3
 800b926:	dd08      	ble.n	800b93a <__kernel_rem_pio2+0x3da>
 800b928:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b92a:	aa72      	add	r2, sp, #456	; 0x1c8
 800b92c:	18eb      	adds	r3, r5, r3
 800b92e:	4413      	add	r3, r2
 800b930:	e9c3 8902 	strd	r8, r9, [r3, #8]
 800b934:	3601      	adds	r6, #1
 800b936:	3508      	adds	r5, #8
 800b938:	e7d6      	b.n	800b8e8 <__kernel_rem_pio2+0x388>
 800b93a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800b93e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800b942:	f7f4 fe59 	bl	80005f8 <__aeabi_dmul>
 800b946:	4602      	mov	r2, r0
 800b948:	460b      	mov	r3, r1
 800b94a:	4640      	mov	r0, r8
 800b94c:	4649      	mov	r1, r9
 800b94e:	f7f4 fc9d 	bl	800028c <__adddf3>
 800b952:	3701      	adds	r7, #1
 800b954:	4680      	mov	r8, r0
 800b956:	4689      	mov	r9, r1
 800b958:	e7e3      	b.n	800b922 <__kernel_rem_pio2+0x3c2>
 800b95a:	3d01      	subs	r5, #1
 800b95c:	e741      	b.n	800b7e2 <__kernel_rem_pio2+0x282>
 800b95e:	f1ca 0000 	rsb	r0, sl, #0
 800b962:	ec47 6b10 	vmov	d0, r6, r7
 800b966:	f000 fc27 	bl	800c1b8 <scalbn>
 800b96a:	ec57 6b10 	vmov	r6, r7, d0
 800b96e:	2200      	movs	r2, #0
 800b970:	4b99      	ldr	r3, [pc, #612]	; (800bbd8 <__kernel_rem_pio2+0x678>)
 800b972:	ee10 0a10 	vmov	r0, s0
 800b976:	4639      	mov	r1, r7
 800b978:	f7f5 f8c4 	bl	8000b04 <__aeabi_dcmpge>
 800b97c:	b1f8      	cbz	r0, 800b9be <__kernel_rem_pio2+0x45e>
 800b97e:	2200      	movs	r2, #0
 800b980:	4b96      	ldr	r3, [pc, #600]	; (800bbdc <__kernel_rem_pio2+0x67c>)
 800b982:	4630      	mov	r0, r6
 800b984:	4639      	mov	r1, r7
 800b986:	f7f4 fe37 	bl	80005f8 <__aeabi_dmul>
 800b98a:	f7f5 f8e5 	bl	8000b58 <__aeabi_d2iz>
 800b98e:	4680      	mov	r8, r0
 800b990:	f7f4 fdc8 	bl	8000524 <__aeabi_i2d>
 800b994:	2200      	movs	r2, #0
 800b996:	4b90      	ldr	r3, [pc, #576]	; (800bbd8 <__kernel_rem_pio2+0x678>)
 800b998:	f7f4 fe2e 	bl	80005f8 <__aeabi_dmul>
 800b99c:	460b      	mov	r3, r1
 800b99e:	4602      	mov	r2, r0
 800b9a0:	4639      	mov	r1, r7
 800b9a2:	4630      	mov	r0, r6
 800b9a4:	f7f4 fc70 	bl	8000288 <__aeabi_dsub>
 800b9a8:	f7f5 f8d6 	bl	8000b58 <__aeabi_d2iz>
 800b9ac:	1c65      	adds	r5, r4, #1
 800b9ae:	ab0e      	add	r3, sp, #56	; 0x38
 800b9b0:	f10a 0a18 	add.w	sl, sl, #24
 800b9b4:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800b9b8:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800b9bc:	e719      	b.n	800b7f2 <__kernel_rem_pio2+0x292>
 800b9be:	4630      	mov	r0, r6
 800b9c0:	4639      	mov	r1, r7
 800b9c2:	f7f5 f8c9 	bl	8000b58 <__aeabi_d2iz>
 800b9c6:	ab0e      	add	r3, sp, #56	; 0x38
 800b9c8:	4625      	mov	r5, r4
 800b9ca:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800b9ce:	e710      	b.n	800b7f2 <__kernel_rem_pio2+0x292>
 800b9d0:	ab0e      	add	r3, sp, #56	; 0x38
 800b9d2:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800b9d6:	f7f4 fda5 	bl	8000524 <__aeabi_i2d>
 800b9da:	4642      	mov	r2, r8
 800b9dc:	464b      	mov	r3, r9
 800b9de:	f7f4 fe0b 	bl	80005f8 <__aeabi_dmul>
 800b9e2:	2200      	movs	r2, #0
 800b9e4:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800b9e8:	4b7c      	ldr	r3, [pc, #496]	; (800bbdc <__kernel_rem_pio2+0x67c>)
 800b9ea:	4640      	mov	r0, r8
 800b9ec:	4649      	mov	r1, r9
 800b9ee:	f7f4 fe03 	bl	80005f8 <__aeabi_dmul>
 800b9f2:	3f01      	subs	r7, #1
 800b9f4:	4680      	mov	r8, r0
 800b9f6:	4689      	mov	r9, r1
 800b9f8:	e708      	b.n	800b80c <__kernel_rem_pio2+0x2ac>
 800b9fa:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 800b9fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba02:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 800ba06:	f7f4 fdf7 	bl	80005f8 <__aeabi_dmul>
 800ba0a:	4602      	mov	r2, r0
 800ba0c:	460b      	mov	r3, r1
 800ba0e:	4640      	mov	r0, r8
 800ba10:	4649      	mov	r1, r9
 800ba12:	f7f4 fc3b 	bl	800028c <__adddf3>
 800ba16:	3701      	adds	r7, #1
 800ba18:	4680      	mov	r8, r0
 800ba1a:	4689      	mov	r9, r1
 800ba1c:	9b04      	ldr	r3, [sp, #16]
 800ba1e:	429f      	cmp	r7, r3
 800ba20:	dc01      	bgt.n	800ba26 <__kernel_rem_pio2+0x4c6>
 800ba22:	45ba      	cmp	sl, r7
 800ba24:	dae9      	bge.n	800b9fa <__kernel_rem_pio2+0x49a>
 800ba26:	ab4a      	add	r3, sp, #296	; 0x128
 800ba28:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800ba2c:	e9c3 8900 	strd	r8, r9, [r3]
 800ba30:	f10a 0a01 	add.w	sl, sl, #1
 800ba34:	3e08      	subs	r6, #8
 800ba36:	e6f0      	b.n	800b81a <__kernel_rem_pio2+0x2ba>
 800ba38:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800ba3a:	2b03      	cmp	r3, #3
 800ba3c:	d85b      	bhi.n	800baf6 <__kernel_rem_pio2+0x596>
 800ba3e:	e8df f003 	tbb	[pc, r3]
 800ba42:	264a      	.short	0x264a
 800ba44:	0226      	.short	0x0226
 800ba46:	ab9a      	add	r3, sp, #616	; 0x268
 800ba48:	441c      	add	r4, r3
 800ba4a:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800ba4e:	46a2      	mov	sl, r4
 800ba50:	46ab      	mov	fp, r5
 800ba52:	f1bb 0f00 	cmp.w	fp, #0
 800ba56:	dc6c      	bgt.n	800bb32 <__kernel_rem_pio2+0x5d2>
 800ba58:	46a2      	mov	sl, r4
 800ba5a:	46ab      	mov	fp, r5
 800ba5c:	f1bb 0f01 	cmp.w	fp, #1
 800ba60:	f300 8086 	bgt.w	800bb70 <__kernel_rem_pio2+0x610>
 800ba64:	2000      	movs	r0, #0
 800ba66:	2100      	movs	r1, #0
 800ba68:	2d01      	cmp	r5, #1
 800ba6a:	f300 80a0 	bgt.w	800bbae <__kernel_rem_pio2+0x64e>
 800ba6e:	9b02      	ldr	r3, [sp, #8]
 800ba70:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 800ba74:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	f040 809e 	bne.w	800bbba <__kernel_rem_pio2+0x65a>
 800ba7e:	9b01      	ldr	r3, [sp, #4]
 800ba80:	e9c3 7800 	strd	r7, r8, [r3]
 800ba84:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800ba88:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800ba8c:	e033      	b.n	800baf6 <__kernel_rem_pio2+0x596>
 800ba8e:	3408      	adds	r4, #8
 800ba90:	ab4a      	add	r3, sp, #296	; 0x128
 800ba92:	441c      	add	r4, r3
 800ba94:	462e      	mov	r6, r5
 800ba96:	2000      	movs	r0, #0
 800ba98:	2100      	movs	r1, #0
 800ba9a:	2e00      	cmp	r6, #0
 800ba9c:	da3a      	bge.n	800bb14 <__kernel_rem_pio2+0x5b4>
 800ba9e:	9b02      	ldr	r3, [sp, #8]
 800baa0:	2b00      	cmp	r3, #0
 800baa2:	d03d      	beq.n	800bb20 <__kernel_rem_pio2+0x5c0>
 800baa4:	4602      	mov	r2, r0
 800baa6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800baaa:	9c01      	ldr	r4, [sp, #4]
 800baac:	e9c4 2300 	strd	r2, r3, [r4]
 800bab0:	4602      	mov	r2, r0
 800bab2:	460b      	mov	r3, r1
 800bab4:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800bab8:	f7f4 fbe6 	bl	8000288 <__aeabi_dsub>
 800babc:	ae4c      	add	r6, sp, #304	; 0x130
 800babe:	2401      	movs	r4, #1
 800bac0:	42a5      	cmp	r5, r4
 800bac2:	da30      	bge.n	800bb26 <__kernel_rem_pio2+0x5c6>
 800bac4:	9b02      	ldr	r3, [sp, #8]
 800bac6:	b113      	cbz	r3, 800bace <__kernel_rem_pio2+0x56e>
 800bac8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bacc:	4619      	mov	r1, r3
 800bace:	9b01      	ldr	r3, [sp, #4]
 800bad0:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800bad4:	e00f      	b.n	800baf6 <__kernel_rem_pio2+0x596>
 800bad6:	ab9a      	add	r3, sp, #616	; 0x268
 800bad8:	441c      	add	r4, r3
 800bada:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800bade:	2000      	movs	r0, #0
 800bae0:	2100      	movs	r1, #0
 800bae2:	2d00      	cmp	r5, #0
 800bae4:	da10      	bge.n	800bb08 <__kernel_rem_pio2+0x5a8>
 800bae6:	9b02      	ldr	r3, [sp, #8]
 800bae8:	b113      	cbz	r3, 800baf0 <__kernel_rem_pio2+0x590>
 800baea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800baee:	4619      	mov	r1, r3
 800baf0:	9b01      	ldr	r3, [sp, #4]
 800baf2:	e9c3 0100 	strd	r0, r1, [r3]
 800baf6:	9b06      	ldr	r3, [sp, #24]
 800baf8:	f003 0007 	and.w	r0, r3, #7
 800bafc:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800bb00:	ecbd 8b02 	vpop	{d8}
 800bb04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb08:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800bb0c:	f7f4 fbbe 	bl	800028c <__adddf3>
 800bb10:	3d01      	subs	r5, #1
 800bb12:	e7e6      	b.n	800bae2 <__kernel_rem_pio2+0x582>
 800bb14:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800bb18:	f7f4 fbb8 	bl	800028c <__adddf3>
 800bb1c:	3e01      	subs	r6, #1
 800bb1e:	e7bc      	b.n	800ba9a <__kernel_rem_pio2+0x53a>
 800bb20:	4602      	mov	r2, r0
 800bb22:	460b      	mov	r3, r1
 800bb24:	e7c1      	b.n	800baaa <__kernel_rem_pio2+0x54a>
 800bb26:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800bb2a:	f7f4 fbaf 	bl	800028c <__adddf3>
 800bb2e:	3401      	adds	r4, #1
 800bb30:	e7c6      	b.n	800bac0 <__kernel_rem_pio2+0x560>
 800bb32:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 800bb36:	ed3a 7b02 	vldmdb	sl!, {d7}
 800bb3a:	4640      	mov	r0, r8
 800bb3c:	ec53 2b17 	vmov	r2, r3, d7
 800bb40:	4649      	mov	r1, r9
 800bb42:	ed8d 7b04 	vstr	d7, [sp, #16]
 800bb46:	f7f4 fba1 	bl	800028c <__adddf3>
 800bb4a:	4602      	mov	r2, r0
 800bb4c:	460b      	mov	r3, r1
 800bb4e:	4606      	mov	r6, r0
 800bb50:	460f      	mov	r7, r1
 800bb52:	4640      	mov	r0, r8
 800bb54:	4649      	mov	r1, r9
 800bb56:	f7f4 fb97 	bl	8000288 <__aeabi_dsub>
 800bb5a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bb5e:	f7f4 fb95 	bl	800028c <__adddf3>
 800bb62:	f10b 3bff 	add.w	fp, fp, #4294967295
 800bb66:	e9ca 0100 	strd	r0, r1, [sl]
 800bb6a:	e94a 6702 	strd	r6, r7, [sl, #-8]
 800bb6e:	e770      	b.n	800ba52 <__kernel_rem_pio2+0x4f2>
 800bb70:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 800bb74:	ed3a 7b02 	vldmdb	sl!, {d7}
 800bb78:	4630      	mov	r0, r6
 800bb7a:	ec53 2b17 	vmov	r2, r3, d7
 800bb7e:	4639      	mov	r1, r7
 800bb80:	ed8d 7b04 	vstr	d7, [sp, #16]
 800bb84:	f7f4 fb82 	bl	800028c <__adddf3>
 800bb88:	4602      	mov	r2, r0
 800bb8a:	460b      	mov	r3, r1
 800bb8c:	4680      	mov	r8, r0
 800bb8e:	4689      	mov	r9, r1
 800bb90:	4630      	mov	r0, r6
 800bb92:	4639      	mov	r1, r7
 800bb94:	f7f4 fb78 	bl	8000288 <__aeabi_dsub>
 800bb98:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bb9c:	f7f4 fb76 	bl	800028c <__adddf3>
 800bba0:	f10b 3bff 	add.w	fp, fp, #4294967295
 800bba4:	e9ca 0100 	strd	r0, r1, [sl]
 800bba8:	e94a 8902 	strd	r8, r9, [sl, #-8]
 800bbac:	e756      	b.n	800ba5c <__kernel_rem_pio2+0x4fc>
 800bbae:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800bbb2:	f7f4 fb6b 	bl	800028c <__adddf3>
 800bbb6:	3d01      	subs	r5, #1
 800bbb8:	e756      	b.n	800ba68 <__kernel_rem_pio2+0x508>
 800bbba:	9b01      	ldr	r3, [sp, #4]
 800bbbc:	9a01      	ldr	r2, [sp, #4]
 800bbbe:	601f      	str	r7, [r3, #0]
 800bbc0:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 800bbc4:	605c      	str	r4, [r3, #4]
 800bbc6:	609d      	str	r5, [r3, #8]
 800bbc8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800bbcc:	60d3      	str	r3, [r2, #12]
 800bbce:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bbd2:	6110      	str	r0, [r2, #16]
 800bbd4:	6153      	str	r3, [r2, #20]
 800bbd6:	e78e      	b.n	800baf6 <__kernel_rem_pio2+0x596>
 800bbd8:	41700000 	.word	0x41700000
 800bbdc:	3e700000 	.word	0x3e700000

0800bbe0 <__kernel_sin>:
 800bbe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbe4:	ec55 4b10 	vmov	r4, r5, d0
 800bbe8:	b085      	sub	sp, #20
 800bbea:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800bbee:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800bbf2:	ed8d 1b00 	vstr	d1, [sp]
 800bbf6:	9002      	str	r0, [sp, #8]
 800bbf8:	da06      	bge.n	800bc08 <__kernel_sin+0x28>
 800bbfa:	ee10 0a10 	vmov	r0, s0
 800bbfe:	4629      	mov	r1, r5
 800bc00:	f7f4 ffaa 	bl	8000b58 <__aeabi_d2iz>
 800bc04:	2800      	cmp	r0, #0
 800bc06:	d051      	beq.n	800bcac <__kernel_sin+0xcc>
 800bc08:	4622      	mov	r2, r4
 800bc0a:	462b      	mov	r3, r5
 800bc0c:	4620      	mov	r0, r4
 800bc0e:	4629      	mov	r1, r5
 800bc10:	f7f4 fcf2 	bl	80005f8 <__aeabi_dmul>
 800bc14:	4682      	mov	sl, r0
 800bc16:	468b      	mov	fp, r1
 800bc18:	4602      	mov	r2, r0
 800bc1a:	460b      	mov	r3, r1
 800bc1c:	4620      	mov	r0, r4
 800bc1e:	4629      	mov	r1, r5
 800bc20:	f7f4 fcea 	bl	80005f8 <__aeabi_dmul>
 800bc24:	a341      	add	r3, pc, #260	; (adr r3, 800bd2c <__kernel_sin+0x14c>)
 800bc26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc2a:	4680      	mov	r8, r0
 800bc2c:	4689      	mov	r9, r1
 800bc2e:	4650      	mov	r0, sl
 800bc30:	4659      	mov	r1, fp
 800bc32:	f7f4 fce1 	bl	80005f8 <__aeabi_dmul>
 800bc36:	a33f      	add	r3, pc, #252	; (adr r3, 800bd34 <__kernel_sin+0x154>)
 800bc38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc3c:	f7f4 fb24 	bl	8000288 <__aeabi_dsub>
 800bc40:	4652      	mov	r2, sl
 800bc42:	465b      	mov	r3, fp
 800bc44:	f7f4 fcd8 	bl	80005f8 <__aeabi_dmul>
 800bc48:	a33c      	add	r3, pc, #240	; (adr r3, 800bd3c <__kernel_sin+0x15c>)
 800bc4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc4e:	f7f4 fb1d 	bl	800028c <__adddf3>
 800bc52:	4652      	mov	r2, sl
 800bc54:	465b      	mov	r3, fp
 800bc56:	f7f4 fccf 	bl	80005f8 <__aeabi_dmul>
 800bc5a:	a33a      	add	r3, pc, #232	; (adr r3, 800bd44 <__kernel_sin+0x164>)
 800bc5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc60:	f7f4 fb12 	bl	8000288 <__aeabi_dsub>
 800bc64:	4652      	mov	r2, sl
 800bc66:	465b      	mov	r3, fp
 800bc68:	f7f4 fcc6 	bl	80005f8 <__aeabi_dmul>
 800bc6c:	a337      	add	r3, pc, #220	; (adr r3, 800bd4c <__kernel_sin+0x16c>)
 800bc6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc72:	f7f4 fb0b 	bl	800028c <__adddf3>
 800bc76:	9b02      	ldr	r3, [sp, #8]
 800bc78:	4606      	mov	r6, r0
 800bc7a:	460f      	mov	r7, r1
 800bc7c:	b9db      	cbnz	r3, 800bcb6 <__kernel_sin+0xd6>
 800bc7e:	4602      	mov	r2, r0
 800bc80:	460b      	mov	r3, r1
 800bc82:	4650      	mov	r0, sl
 800bc84:	4659      	mov	r1, fp
 800bc86:	f7f4 fcb7 	bl	80005f8 <__aeabi_dmul>
 800bc8a:	a325      	add	r3, pc, #148	; (adr r3, 800bd20 <__kernel_sin+0x140>)
 800bc8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc90:	f7f4 fafa 	bl	8000288 <__aeabi_dsub>
 800bc94:	4642      	mov	r2, r8
 800bc96:	464b      	mov	r3, r9
 800bc98:	f7f4 fcae 	bl	80005f8 <__aeabi_dmul>
 800bc9c:	4602      	mov	r2, r0
 800bc9e:	460b      	mov	r3, r1
 800bca0:	4620      	mov	r0, r4
 800bca2:	4629      	mov	r1, r5
 800bca4:	f7f4 faf2 	bl	800028c <__adddf3>
 800bca8:	4604      	mov	r4, r0
 800bcaa:	460d      	mov	r5, r1
 800bcac:	ec45 4b10 	vmov	d0, r4, r5
 800bcb0:	b005      	add	sp, #20
 800bcb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcb6:	2200      	movs	r2, #0
 800bcb8:	4b1b      	ldr	r3, [pc, #108]	; (800bd28 <__kernel_sin+0x148>)
 800bcba:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bcbe:	f7f4 fc9b 	bl	80005f8 <__aeabi_dmul>
 800bcc2:	4632      	mov	r2, r6
 800bcc4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bcc8:	463b      	mov	r3, r7
 800bcca:	4640      	mov	r0, r8
 800bccc:	4649      	mov	r1, r9
 800bcce:	f7f4 fc93 	bl	80005f8 <__aeabi_dmul>
 800bcd2:	4602      	mov	r2, r0
 800bcd4:	460b      	mov	r3, r1
 800bcd6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bcda:	f7f4 fad5 	bl	8000288 <__aeabi_dsub>
 800bcde:	4652      	mov	r2, sl
 800bce0:	465b      	mov	r3, fp
 800bce2:	f7f4 fc89 	bl	80005f8 <__aeabi_dmul>
 800bce6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bcea:	f7f4 facd 	bl	8000288 <__aeabi_dsub>
 800bcee:	a30c      	add	r3, pc, #48	; (adr r3, 800bd20 <__kernel_sin+0x140>)
 800bcf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcf4:	4606      	mov	r6, r0
 800bcf6:	460f      	mov	r7, r1
 800bcf8:	4640      	mov	r0, r8
 800bcfa:	4649      	mov	r1, r9
 800bcfc:	f7f4 fc7c 	bl	80005f8 <__aeabi_dmul>
 800bd00:	4602      	mov	r2, r0
 800bd02:	460b      	mov	r3, r1
 800bd04:	4630      	mov	r0, r6
 800bd06:	4639      	mov	r1, r7
 800bd08:	f7f4 fac0 	bl	800028c <__adddf3>
 800bd0c:	4602      	mov	r2, r0
 800bd0e:	460b      	mov	r3, r1
 800bd10:	4620      	mov	r0, r4
 800bd12:	4629      	mov	r1, r5
 800bd14:	f7f4 fab8 	bl	8000288 <__aeabi_dsub>
 800bd18:	e7c6      	b.n	800bca8 <__kernel_sin+0xc8>
 800bd1a:	bf00      	nop
 800bd1c:	f3af 8000 	nop.w
 800bd20:	55555549 	.word	0x55555549
 800bd24:	3fc55555 	.word	0x3fc55555
 800bd28:	3fe00000 	.word	0x3fe00000
 800bd2c:	5acfd57c 	.word	0x5acfd57c
 800bd30:	3de5d93a 	.word	0x3de5d93a
 800bd34:	8a2b9ceb 	.word	0x8a2b9ceb
 800bd38:	3e5ae5e6 	.word	0x3e5ae5e6
 800bd3c:	57b1fe7d 	.word	0x57b1fe7d
 800bd40:	3ec71de3 	.word	0x3ec71de3
 800bd44:	19c161d5 	.word	0x19c161d5
 800bd48:	3f2a01a0 	.word	0x3f2a01a0
 800bd4c:	1110f8a6 	.word	0x1110f8a6
 800bd50:	3f811111 	.word	0x3f811111
 800bd54:	00000000 	.word	0x00000000

0800bd58 <atan>:
 800bd58:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd5c:	ec55 4b10 	vmov	r4, r5, d0
 800bd60:	4bc3      	ldr	r3, [pc, #780]	; (800c070 <atan+0x318>)
 800bd62:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800bd66:	429e      	cmp	r6, r3
 800bd68:	46ab      	mov	fp, r5
 800bd6a:	dd18      	ble.n	800bd9e <atan+0x46>
 800bd6c:	4bc1      	ldr	r3, [pc, #772]	; (800c074 <atan+0x31c>)
 800bd6e:	429e      	cmp	r6, r3
 800bd70:	dc01      	bgt.n	800bd76 <atan+0x1e>
 800bd72:	d109      	bne.n	800bd88 <atan+0x30>
 800bd74:	b144      	cbz	r4, 800bd88 <atan+0x30>
 800bd76:	4622      	mov	r2, r4
 800bd78:	462b      	mov	r3, r5
 800bd7a:	4620      	mov	r0, r4
 800bd7c:	4629      	mov	r1, r5
 800bd7e:	f7f4 fa85 	bl	800028c <__adddf3>
 800bd82:	4604      	mov	r4, r0
 800bd84:	460d      	mov	r5, r1
 800bd86:	e006      	b.n	800bd96 <atan+0x3e>
 800bd88:	f1bb 0f00 	cmp.w	fp, #0
 800bd8c:	f340 8131 	ble.w	800bff2 <atan+0x29a>
 800bd90:	a59b      	add	r5, pc, #620	; (adr r5, 800c000 <atan+0x2a8>)
 800bd92:	e9d5 4500 	ldrd	r4, r5, [r5]
 800bd96:	ec45 4b10 	vmov	d0, r4, r5
 800bd9a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd9e:	4bb6      	ldr	r3, [pc, #728]	; (800c078 <atan+0x320>)
 800bda0:	429e      	cmp	r6, r3
 800bda2:	dc14      	bgt.n	800bdce <atan+0x76>
 800bda4:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800bda8:	429e      	cmp	r6, r3
 800bdaa:	dc0d      	bgt.n	800bdc8 <atan+0x70>
 800bdac:	a396      	add	r3, pc, #600	; (adr r3, 800c008 <atan+0x2b0>)
 800bdae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdb2:	ee10 0a10 	vmov	r0, s0
 800bdb6:	4629      	mov	r1, r5
 800bdb8:	f7f4 fa68 	bl	800028c <__adddf3>
 800bdbc:	2200      	movs	r2, #0
 800bdbe:	4baf      	ldr	r3, [pc, #700]	; (800c07c <atan+0x324>)
 800bdc0:	f7f4 feaa 	bl	8000b18 <__aeabi_dcmpgt>
 800bdc4:	2800      	cmp	r0, #0
 800bdc6:	d1e6      	bne.n	800bd96 <atan+0x3e>
 800bdc8:	f04f 3aff 	mov.w	sl, #4294967295
 800bdcc:	e02b      	b.n	800be26 <atan+0xce>
 800bdce:	f000 f963 	bl	800c098 <fabs>
 800bdd2:	4bab      	ldr	r3, [pc, #684]	; (800c080 <atan+0x328>)
 800bdd4:	429e      	cmp	r6, r3
 800bdd6:	ec55 4b10 	vmov	r4, r5, d0
 800bdda:	f300 80bf 	bgt.w	800bf5c <atan+0x204>
 800bdde:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800bde2:	429e      	cmp	r6, r3
 800bde4:	f300 80a0 	bgt.w	800bf28 <atan+0x1d0>
 800bde8:	ee10 2a10 	vmov	r2, s0
 800bdec:	ee10 0a10 	vmov	r0, s0
 800bdf0:	462b      	mov	r3, r5
 800bdf2:	4629      	mov	r1, r5
 800bdf4:	f7f4 fa4a 	bl	800028c <__adddf3>
 800bdf8:	2200      	movs	r2, #0
 800bdfa:	4ba0      	ldr	r3, [pc, #640]	; (800c07c <atan+0x324>)
 800bdfc:	f7f4 fa44 	bl	8000288 <__aeabi_dsub>
 800be00:	2200      	movs	r2, #0
 800be02:	4606      	mov	r6, r0
 800be04:	460f      	mov	r7, r1
 800be06:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800be0a:	4620      	mov	r0, r4
 800be0c:	4629      	mov	r1, r5
 800be0e:	f7f4 fa3d 	bl	800028c <__adddf3>
 800be12:	4602      	mov	r2, r0
 800be14:	460b      	mov	r3, r1
 800be16:	4630      	mov	r0, r6
 800be18:	4639      	mov	r1, r7
 800be1a:	f7f4 fd17 	bl	800084c <__aeabi_ddiv>
 800be1e:	f04f 0a00 	mov.w	sl, #0
 800be22:	4604      	mov	r4, r0
 800be24:	460d      	mov	r5, r1
 800be26:	4622      	mov	r2, r4
 800be28:	462b      	mov	r3, r5
 800be2a:	4620      	mov	r0, r4
 800be2c:	4629      	mov	r1, r5
 800be2e:	f7f4 fbe3 	bl	80005f8 <__aeabi_dmul>
 800be32:	4602      	mov	r2, r0
 800be34:	460b      	mov	r3, r1
 800be36:	4680      	mov	r8, r0
 800be38:	4689      	mov	r9, r1
 800be3a:	f7f4 fbdd 	bl	80005f8 <__aeabi_dmul>
 800be3e:	a374      	add	r3, pc, #464	; (adr r3, 800c010 <atan+0x2b8>)
 800be40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be44:	4606      	mov	r6, r0
 800be46:	460f      	mov	r7, r1
 800be48:	f7f4 fbd6 	bl	80005f8 <__aeabi_dmul>
 800be4c:	a372      	add	r3, pc, #456	; (adr r3, 800c018 <atan+0x2c0>)
 800be4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be52:	f7f4 fa1b 	bl	800028c <__adddf3>
 800be56:	4632      	mov	r2, r6
 800be58:	463b      	mov	r3, r7
 800be5a:	f7f4 fbcd 	bl	80005f8 <__aeabi_dmul>
 800be5e:	a370      	add	r3, pc, #448	; (adr r3, 800c020 <atan+0x2c8>)
 800be60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be64:	f7f4 fa12 	bl	800028c <__adddf3>
 800be68:	4632      	mov	r2, r6
 800be6a:	463b      	mov	r3, r7
 800be6c:	f7f4 fbc4 	bl	80005f8 <__aeabi_dmul>
 800be70:	a36d      	add	r3, pc, #436	; (adr r3, 800c028 <atan+0x2d0>)
 800be72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be76:	f7f4 fa09 	bl	800028c <__adddf3>
 800be7a:	4632      	mov	r2, r6
 800be7c:	463b      	mov	r3, r7
 800be7e:	f7f4 fbbb 	bl	80005f8 <__aeabi_dmul>
 800be82:	a36b      	add	r3, pc, #428	; (adr r3, 800c030 <atan+0x2d8>)
 800be84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be88:	f7f4 fa00 	bl	800028c <__adddf3>
 800be8c:	4632      	mov	r2, r6
 800be8e:	463b      	mov	r3, r7
 800be90:	f7f4 fbb2 	bl	80005f8 <__aeabi_dmul>
 800be94:	a368      	add	r3, pc, #416	; (adr r3, 800c038 <atan+0x2e0>)
 800be96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be9a:	f7f4 f9f7 	bl	800028c <__adddf3>
 800be9e:	4642      	mov	r2, r8
 800bea0:	464b      	mov	r3, r9
 800bea2:	f7f4 fba9 	bl	80005f8 <__aeabi_dmul>
 800bea6:	a366      	add	r3, pc, #408	; (adr r3, 800c040 <atan+0x2e8>)
 800bea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800beac:	4680      	mov	r8, r0
 800beae:	4689      	mov	r9, r1
 800beb0:	4630      	mov	r0, r6
 800beb2:	4639      	mov	r1, r7
 800beb4:	f7f4 fba0 	bl	80005f8 <__aeabi_dmul>
 800beb8:	a363      	add	r3, pc, #396	; (adr r3, 800c048 <atan+0x2f0>)
 800beba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bebe:	f7f4 f9e3 	bl	8000288 <__aeabi_dsub>
 800bec2:	4632      	mov	r2, r6
 800bec4:	463b      	mov	r3, r7
 800bec6:	f7f4 fb97 	bl	80005f8 <__aeabi_dmul>
 800beca:	a361      	add	r3, pc, #388	; (adr r3, 800c050 <atan+0x2f8>)
 800becc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bed0:	f7f4 f9da 	bl	8000288 <__aeabi_dsub>
 800bed4:	4632      	mov	r2, r6
 800bed6:	463b      	mov	r3, r7
 800bed8:	f7f4 fb8e 	bl	80005f8 <__aeabi_dmul>
 800bedc:	a35e      	add	r3, pc, #376	; (adr r3, 800c058 <atan+0x300>)
 800bede:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bee2:	f7f4 f9d1 	bl	8000288 <__aeabi_dsub>
 800bee6:	4632      	mov	r2, r6
 800bee8:	463b      	mov	r3, r7
 800beea:	f7f4 fb85 	bl	80005f8 <__aeabi_dmul>
 800beee:	a35c      	add	r3, pc, #368	; (adr r3, 800c060 <atan+0x308>)
 800bef0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bef4:	f7f4 f9c8 	bl	8000288 <__aeabi_dsub>
 800bef8:	4632      	mov	r2, r6
 800befa:	463b      	mov	r3, r7
 800befc:	f7f4 fb7c 	bl	80005f8 <__aeabi_dmul>
 800bf00:	4602      	mov	r2, r0
 800bf02:	460b      	mov	r3, r1
 800bf04:	4640      	mov	r0, r8
 800bf06:	4649      	mov	r1, r9
 800bf08:	f7f4 f9c0 	bl	800028c <__adddf3>
 800bf0c:	4622      	mov	r2, r4
 800bf0e:	462b      	mov	r3, r5
 800bf10:	f7f4 fb72 	bl	80005f8 <__aeabi_dmul>
 800bf14:	f1ba 3fff 	cmp.w	sl, #4294967295
 800bf18:	4602      	mov	r2, r0
 800bf1a:	460b      	mov	r3, r1
 800bf1c:	d14b      	bne.n	800bfb6 <atan+0x25e>
 800bf1e:	4620      	mov	r0, r4
 800bf20:	4629      	mov	r1, r5
 800bf22:	f7f4 f9b1 	bl	8000288 <__aeabi_dsub>
 800bf26:	e72c      	b.n	800bd82 <atan+0x2a>
 800bf28:	ee10 0a10 	vmov	r0, s0
 800bf2c:	2200      	movs	r2, #0
 800bf2e:	4b53      	ldr	r3, [pc, #332]	; (800c07c <atan+0x324>)
 800bf30:	4629      	mov	r1, r5
 800bf32:	f7f4 f9a9 	bl	8000288 <__aeabi_dsub>
 800bf36:	2200      	movs	r2, #0
 800bf38:	4606      	mov	r6, r0
 800bf3a:	460f      	mov	r7, r1
 800bf3c:	4b4f      	ldr	r3, [pc, #316]	; (800c07c <atan+0x324>)
 800bf3e:	4620      	mov	r0, r4
 800bf40:	4629      	mov	r1, r5
 800bf42:	f7f4 f9a3 	bl	800028c <__adddf3>
 800bf46:	4602      	mov	r2, r0
 800bf48:	460b      	mov	r3, r1
 800bf4a:	4630      	mov	r0, r6
 800bf4c:	4639      	mov	r1, r7
 800bf4e:	f7f4 fc7d 	bl	800084c <__aeabi_ddiv>
 800bf52:	f04f 0a01 	mov.w	sl, #1
 800bf56:	4604      	mov	r4, r0
 800bf58:	460d      	mov	r5, r1
 800bf5a:	e764      	b.n	800be26 <atan+0xce>
 800bf5c:	4b49      	ldr	r3, [pc, #292]	; (800c084 <atan+0x32c>)
 800bf5e:	429e      	cmp	r6, r3
 800bf60:	dc1d      	bgt.n	800bf9e <atan+0x246>
 800bf62:	ee10 0a10 	vmov	r0, s0
 800bf66:	2200      	movs	r2, #0
 800bf68:	4b47      	ldr	r3, [pc, #284]	; (800c088 <atan+0x330>)
 800bf6a:	4629      	mov	r1, r5
 800bf6c:	f7f4 f98c 	bl	8000288 <__aeabi_dsub>
 800bf70:	2200      	movs	r2, #0
 800bf72:	4606      	mov	r6, r0
 800bf74:	460f      	mov	r7, r1
 800bf76:	4b44      	ldr	r3, [pc, #272]	; (800c088 <atan+0x330>)
 800bf78:	4620      	mov	r0, r4
 800bf7a:	4629      	mov	r1, r5
 800bf7c:	f7f4 fb3c 	bl	80005f8 <__aeabi_dmul>
 800bf80:	2200      	movs	r2, #0
 800bf82:	4b3e      	ldr	r3, [pc, #248]	; (800c07c <atan+0x324>)
 800bf84:	f7f4 f982 	bl	800028c <__adddf3>
 800bf88:	4602      	mov	r2, r0
 800bf8a:	460b      	mov	r3, r1
 800bf8c:	4630      	mov	r0, r6
 800bf8e:	4639      	mov	r1, r7
 800bf90:	f7f4 fc5c 	bl	800084c <__aeabi_ddiv>
 800bf94:	f04f 0a02 	mov.w	sl, #2
 800bf98:	4604      	mov	r4, r0
 800bf9a:	460d      	mov	r5, r1
 800bf9c:	e743      	b.n	800be26 <atan+0xce>
 800bf9e:	462b      	mov	r3, r5
 800bfa0:	ee10 2a10 	vmov	r2, s0
 800bfa4:	2000      	movs	r0, #0
 800bfa6:	4939      	ldr	r1, [pc, #228]	; (800c08c <atan+0x334>)
 800bfa8:	f7f4 fc50 	bl	800084c <__aeabi_ddiv>
 800bfac:	f04f 0a03 	mov.w	sl, #3
 800bfb0:	4604      	mov	r4, r0
 800bfb2:	460d      	mov	r5, r1
 800bfb4:	e737      	b.n	800be26 <atan+0xce>
 800bfb6:	4b36      	ldr	r3, [pc, #216]	; (800c090 <atan+0x338>)
 800bfb8:	4e36      	ldr	r6, [pc, #216]	; (800c094 <atan+0x33c>)
 800bfba:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 800bfbe:	4456      	add	r6, sl
 800bfc0:	449a      	add	sl, r3
 800bfc2:	e9da 2300 	ldrd	r2, r3, [sl]
 800bfc6:	f7f4 f95f 	bl	8000288 <__aeabi_dsub>
 800bfca:	4622      	mov	r2, r4
 800bfcc:	462b      	mov	r3, r5
 800bfce:	f7f4 f95b 	bl	8000288 <__aeabi_dsub>
 800bfd2:	4602      	mov	r2, r0
 800bfd4:	460b      	mov	r3, r1
 800bfd6:	e9d6 0100 	ldrd	r0, r1, [r6]
 800bfda:	f7f4 f955 	bl	8000288 <__aeabi_dsub>
 800bfde:	f1bb 0f00 	cmp.w	fp, #0
 800bfe2:	4604      	mov	r4, r0
 800bfe4:	460d      	mov	r5, r1
 800bfe6:	f6bf aed6 	bge.w	800bd96 <atan+0x3e>
 800bfea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bfee:	461d      	mov	r5, r3
 800bff0:	e6d1      	b.n	800bd96 <atan+0x3e>
 800bff2:	a51d      	add	r5, pc, #116	; (adr r5, 800c068 <atan+0x310>)
 800bff4:	e9d5 4500 	ldrd	r4, r5, [r5]
 800bff8:	e6cd      	b.n	800bd96 <atan+0x3e>
 800bffa:	bf00      	nop
 800bffc:	f3af 8000 	nop.w
 800c000:	54442d18 	.word	0x54442d18
 800c004:	3ff921fb 	.word	0x3ff921fb
 800c008:	8800759c 	.word	0x8800759c
 800c00c:	7e37e43c 	.word	0x7e37e43c
 800c010:	e322da11 	.word	0xe322da11
 800c014:	3f90ad3a 	.word	0x3f90ad3a
 800c018:	24760deb 	.word	0x24760deb
 800c01c:	3fa97b4b 	.word	0x3fa97b4b
 800c020:	a0d03d51 	.word	0xa0d03d51
 800c024:	3fb10d66 	.word	0x3fb10d66
 800c028:	c54c206e 	.word	0xc54c206e
 800c02c:	3fb745cd 	.word	0x3fb745cd
 800c030:	920083ff 	.word	0x920083ff
 800c034:	3fc24924 	.word	0x3fc24924
 800c038:	5555550d 	.word	0x5555550d
 800c03c:	3fd55555 	.word	0x3fd55555
 800c040:	2c6a6c2f 	.word	0x2c6a6c2f
 800c044:	bfa2b444 	.word	0xbfa2b444
 800c048:	52defd9a 	.word	0x52defd9a
 800c04c:	3fadde2d 	.word	0x3fadde2d
 800c050:	af749a6d 	.word	0xaf749a6d
 800c054:	3fb3b0f2 	.word	0x3fb3b0f2
 800c058:	fe231671 	.word	0xfe231671
 800c05c:	3fbc71c6 	.word	0x3fbc71c6
 800c060:	9998ebc4 	.word	0x9998ebc4
 800c064:	3fc99999 	.word	0x3fc99999
 800c068:	54442d18 	.word	0x54442d18
 800c06c:	bff921fb 	.word	0xbff921fb
 800c070:	440fffff 	.word	0x440fffff
 800c074:	7ff00000 	.word	0x7ff00000
 800c078:	3fdbffff 	.word	0x3fdbffff
 800c07c:	3ff00000 	.word	0x3ff00000
 800c080:	3ff2ffff 	.word	0x3ff2ffff
 800c084:	40037fff 	.word	0x40037fff
 800c088:	3ff80000 	.word	0x3ff80000
 800c08c:	bff00000 	.word	0xbff00000
 800c090:	08010a30 	.word	0x08010a30
 800c094:	08010a10 	.word	0x08010a10

0800c098 <fabs>:
 800c098:	ec51 0b10 	vmov	r0, r1, d0
 800c09c:	ee10 2a10 	vmov	r2, s0
 800c0a0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c0a4:	ec43 2b10 	vmov	d0, r2, r3
 800c0a8:	4770      	bx	lr
 800c0aa:	0000      	movs	r0, r0
 800c0ac:	0000      	movs	r0, r0
	...

0800c0b0 <floor>:
 800c0b0:	ec51 0b10 	vmov	r0, r1, d0
 800c0b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c0b8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800c0bc:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800c0c0:	2e13      	cmp	r6, #19
 800c0c2:	460c      	mov	r4, r1
 800c0c4:	ee10 5a10 	vmov	r5, s0
 800c0c8:	4680      	mov	r8, r0
 800c0ca:	dc34      	bgt.n	800c136 <floor+0x86>
 800c0cc:	2e00      	cmp	r6, #0
 800c0ce:	da16      	bge.n	800c0fe <floor+0x4e>
 800c0d0:	a335      	add	r3, pc, #212	; (adr r3, 800c1a8 <floor+0xf8>)
 800c0d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0d6:	f7f4 f8d9 	bl	800028c <__adddf3>
 800c0da:	2200      	movs	r2, #0
 800c0dc:	2300      	movs	r3, #0
 800c0de:	f7f4 fd1b 	bl	8000b18 <__aeabi_dcmpgt>
 800c0e2:	b148      	cbz	r0, 800c0f8 <floor+0x48>
 800c0e4:	2c00      	cmp	r4, #0
 800c0e6:	da59      	bge.n	800c19c <floor+0xec>
 800c0e8:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800c0ec:	4a30      	ldr	r2, [pc, #192]	; (800c1b0 <floor+0x100>)
 800c0ee:	432b      	orrs	r3, r5
 800c0f0:	2500      	movs	r5, #0
 800c0f2:	42ab      	cmp	r3, r5
 800c0f4:	bf18      	it	ne
 800c0f6:	4614      	movne	r4, r2
 800c0f8:	4621      	mov	r1, r4
 800c0fa:	4628      	mov	r0, r5
 800c0fc:	e025      	b.n	800c14a <floor+0x9a>
 800c0fe:	4f2d      	ldr	r7, [pc, #180]	; (800c1b4 <floor+0x104>)
 800c100:	4137      	asrs	r7, r6
 800c102:	ea01 0307 	and.w	r3, r1, r7
 800c106:	4303      	orrs	r3, r0
 800c108:	d01f      	beq.n	800c14a <floor+0x9a>
 800c10a:	a327      	add	r3, pc, #156	; (adr r3, 800c1a8 <floor+0xf8>)
 800c10c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c110:	f7f4 f8bc 	bl	800028c <__adddf3>
 800c114:	2200      	movs	r2, #0
 800c116:	2300      	movs	r3, #0
 800c118:	f7f4 fcfe 	bl	8000b18 <__aeabi_dcmpgt>
 800c11c:	2800      	cmp	r0, #0
 800c11e:	d0eb      	beq.n	800c0f8 <floor+0x48>
 800c120:	2c00      	cmp	r4, #0
 800c122:	bfbe      	ittt	lt
 800c124:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800c128:	fa43 f606 	asrlt.w	r6, r3, r6
 800c12c:	19a4      	addlt	r4, r4, r6
 800c12e:	ea24 0407 	bic.w	r4, r4, r7
 800c132:	2500      	movs	r5, #0
 800c134:	e7e0      	b.n	800c0f8 <floor+0x48>
 800c136:	2e33      	cmp	r6, #51	; 0x33
 800c138:	dd0b      	ble.n	800c152 <floor+0xa2>
 800c13a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800c13e:	d104      	bne.n	800c14a <floor+0x9a>
 800c140:	ee10 2a10 	vmov	r2, s0
 800c144:	460b      	mov	r3, r1
 800c146:	f7f4 f8a1 	bl	800028c <__adddf3>
 800c14a:	ec41 0b10 	vmov	d0, r0, r1
 800c14e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c152:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800c156:	f04f 33ff 	mov.w	r3, #4294967295
 800c15a:	fa23 f707 	lsr.w	r7, r3, r7
 800c15e:	4207      	tst	r7, r0
 800c160:	d0f3      	beq.n	800c14a <floor+0x9a>
 800c162:	a311      	add	r3, pc, #68	; (adr r3, 800c1a8 <floor+0xf8>)
 800c164:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c168:	f7f4 f890 	bl	800028c <__adddf3>
 800c16c:	2200      	movs	r2, #0
 800c16e:	2300      	movs	r3, #0
 800c170:	f7f4 fcd2 	bl	8000b18 <__aeabi_dcmpgt>
 800c174:	2800      	cmp	r0, #0
 800c176:	d0bf      	beq.n	800c0f8 <floor+0x48>
 800c178:	2c00      	cmp	r4, #0
 800c17a:	da02      	bge.n	800c182 <floor+0xd2>
 800c17c:	2e14      	cmp	r6, #20
 800c17e:	d103      	bne.n	800c188 <floor+0xd8>
 800c180:	3401      	adds	r4, #1
 800c182:	ea25 0507 	bic.w	r5, r5, r7
 800c186:	e7b7      	b.n	800c0f8 <floor+0x48>
 800c188:	2301      	movs	r3, #1
 800c18a:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800c18e:	fa03 f606 	lsl.w	r6, r3, r6
 800c192:	4435      	add	r5, r6
 800c194:	4545      	cmp	r5, r8
 800c196:	bf38      	it	cc
 800c198:	18e4      	addcc	r4, r4, r3
 800c19a:	e7f2      	b.n	800c182 <floor+0xd2>
 800c19c:	2500      	movs	r5, #0
 800c19e:	462c      	mov	r4, r5
 800c1a0:	e7aa      	b.n	800c0f8 <floor+0x48>
 800c1a2:	bf00      	nop
 800c1a4:	f3af 8000 	nop.w
 800c1a8:	8800759c 	.word	0x8800759c
 800c1ac:	7e37e43c 	.word	0x7e37e43c
 800c1b0:	bff00000 	.word	0xbff00000
 800c1b4:	000fffff 	.word	0x000fffff

0800c1b8 <scalbn>:
 800c1b8:	b570      	push	{r4, r5, r6, lr}
 800c1ba:	ec55 4b10 	vmov	r4, r5, d0
 800c1be:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800c1c2:	4606      	mov	r6, r0
 800c1c4:	462b      	mov	r3, r5
 800c1c6:	b9aa      	cbnz	r2, 800c1f4 <scalbn+0x3c>
 800c1c8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800c1cc:	4323      	orrs	r3, r4
 800c1ce:	d03b      	beq.n	800c248 <scalbn+0x90>
 800c1d0:	4b31      	ldr	r3, [pc, #196]	; (800c298 <scalbn+0xe0>)
 800c1d2:	4629      	mov	r1, r5
 800c1d4:	2200      	movs	r2, #0
 800c1d6:	ee10 0a10 	vmov	r0, s0
 800c1da:	f7f4 fa0d 	bl	80005f8 <__aeabi_dmul>
 800c1de:	4b2f      	ldr	r3, [pc, #188]	; (800c29c <scalbn+0xe4>)
 800c1e0:	429e      	cmp	r6, r3
 800c1e2:	4604      	mov	r4, r0
 800c1e4:	460d      	mov	r5, r1
 800c1e6:	da12      	bge.n	800c20e <scalbn+0x56>
 800c1e8:	a327      	add	r3, pc, #156	; (adr r3, 800c288 <scalbn+0xd0>)
 800c1ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1ee:	f7f4 fa03 	bl	80005f8 <__aeabi_dmul>
 800c1f2:	e009      	b.n	800c208 <scalbn+0x50>
 800c1f4:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800c1f8:	428a      	cmp	r2, r1
 800c1fa:	d10c      	bne.n	800c216 <scalbn+0x5e>
 800c1fc:	ee10 2a10 	vmov	r2, s0
 800c200:	4620      	mov	r0, r4
 800c202:	4629      	mov	r1, r5
 800c204:	f7f4 f842 	bl	800028c <__adddf3>
 800c208:	4604      	mov	r4, r0
 800c20a:	460d      	mov	r5, r1
 800c20c:	e01c      	b.n	800c248 <scalbn+0x90>
 800c20e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800c212:	460b      	mov	r3, r1
 800c214:	3a36      	subs	r2, #54	; 0x36
 800c216:	4432      	add	r2, r6
 800c218:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800c21c:	428a      	cmp	r2, r1
 800c21e:	dd0b      	ble.n	800c238 <scalbn+0x80>
 800c220:	ec45 4b11 	vmov	d1, r4, r5
 800c224:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 800c290 <scalbn+0xd8>
 800c228:	f000 f83c 	bl	800c2a4 <copysign>
 800c22c:	a318      	add	r3, pc, #96	; (adr r3, 800c290 <scalbn+0xd8>)
 800c22e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c232:	ec51 0b10 	vmov	r0, r1, d0
 800c236:	e7da      	b.n	800c1ee <scalbn+0x36>
 800c238:	2a00      	cmp	r2, #0
 800c23a:	dd08      	ble.n	800c24e <scalbn+0x96>
 800c23c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c240:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c244:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c248:	ec45 4b10 	vmov	d0, r4, r5
 800c24c:	bd70      	pop	{r4, r5, r6, pc}
 800c24e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800c252:	da0d      	bge.n	800c270 <scalbn+0xb8>
 800c254:	f24c 3350 	movw	r3, #50000	; 0xc350
 800c258:	429e      	cmp	r6, r3
 800c25a:	ec45 4b11 	vmov	d1, r4, r5
 800c25e:	dce1      	bgt.n	800c224 <scalbn+0x6c>
 800c260:	ed9f 0b09 	vldr	d0, [pc, #36]	; 800c288 <scalbn+0xd0>
 800c264:	f000 f81e 	bl	800c2a4 <copysign>
 800c268:	a307      	add	r3, pc, #28	; (adr r3, 800c288 <scalbn+0xd0>)
 800c26a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c26e:	e7e0      	b.n	800c232 <scalbn+0x7a>
 800c270:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c274:	3236      	adds	r2, #54	; 0x36
 800c276:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c27a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c27e:	4620      	mov	r0, r4
 800c280:	4629      	mov	r1, r5
 800c282:	2200      	movs	r2, #0
 800c284:	4b06      	ldr	r3, [pc, #24]	; (800c2a0 <scalbn+0xe8>)
 800c286:	e7b2      	b.n	800c1ee <scalbn+0x36>
 800c288:	c2f8f359 	.word	0xc2f8f359
 800c28c:	01a56e1f 	.word	0x01a56e1f
 800c290:	8800759c 	.word	0x8800759c
 800c294:	7e37e43c 	.word	0x7e37e43c
 800c298:	43500000 	.word	0x43500000
 800c29c:	ffff3cb0 	.word	0xffff3cb0
 800c2a0:	3c900000 	.word	0x3c900000

0800c2a4 <copysign>:
 800c2a4:	ec51 0b10 	vmov	r0, r1, d0
 800c2a8:	ee11 0a90 	vmov	r0, s3
 800c2ac:	ee10 2a10 	vmov	r2, s0
 800c2b0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800c2b4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800c2b8:	ea41 0300 	orr.w	r3, r1, r0
 800c2bc:	ec43 2b10 	vmov	d0, r2, r3
 800c2c0:	4770      	bx	lr
	...

0800c2c4 <__errno>:
 800c2c4:	4b01      	ldr	r3, [pc, #4]	; (800c2cc <__errno+0x8>)
 800c2c6:	6818      	ldr	r0, [r3, #0]
 800c2c8:	4770      	bx	lr
 800c2ca:	bf00      	nop
 800c2cc:	20000040 	.word	0x20000040

0800c2d0 <__libc_init_array>:
 800c2d0:	b570      	push	{r4, r5, r6, lr}
 800c2d2:	4e0d      	ldr	r6, [pc, #52]	; (800c308 <__libc_init_array+0x38>)
 800c2d4:	4c0d      	ldr	r4, [pc, #52]	; (800c30c <__libc_init_array+0x3c>)
 800c2d6:	1ba4      	subs	r4, r4, r6
 800c2d8:	10a4      	asrs	r4, r4, #2
 800c2da:	2500      	movs	r5, #0
 800c2dc:	42a5      	cmp	r5, r4
 800c2de:	d109      	bne.n	800c2f4 <__libc_init_array+0x24>
 800c2e0:	4e0b      	ldr	r6, [pc, #44]	; (800c310 <__libc_init_array+0x40>)
 800c2e2:	4c0c      	ldr	r4, [pc, #48]	; (800c314 <__libc_init_array+0x44>)
 800c2e4:	f004 fa5e 	bl	80107a4 <_init>
 800c2e8:	1ba4      	subs	r4, r4, r6
 800c2ea:	10a4      	asrs	r4, r4, #2
 800c2ec:	2500      	movs	r5, #0
 800c2ee:	42a5      	cmp	r5, r4
 800c2f0:	d105      	bne.n	800c2fe <__libc_init_array+0x2e>
 800c2f2:	bd70      	pop	{r4, r5, r6, pc}
 800c2f4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c2f8:	4798      	blx	r3
 800c2fa:	3501      	adds	r5, #1
 800c2fc:	e7ee      	b.n	800c2dc <__libc_init_array+0xc>
 800c2fe:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c302:	4798      	blx	r3
 800c304:	3501      	adds	r5, #1
 800c306:	e7f2      	b.n	800c2ee <__libc_init_array+0x1e>
 800c308:	08010d78 	.word	0x08010d78
 800c30c:	08010d78 	.word	0x08010d78
 800c310:	08010d78 	.word	0x08010d78
 800c314:	08010d7c 	.word	0x08010d7c

0800c318 <memcpy>:
 800c318:	b510      	push	{r4, lr}
 800c31a:	1e43      	subs	r3, r0, #1
 800c31c:	440a      	add	r2, r1
 800c31e:	4291      	cmp	r1, r2
 800c320:	d100      	bne.n	800c324 <memcpy+0xc>
 800c322:	bd10      	pop	{r4, pc}
 800c324:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c328:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c32c:	e7f7      	b.n	800c31e <memcpy+0x6>

0800c32e <memset>:
 800c32e:	4402      	add	r2, r0
 800c330:	4603      	mov	r3, r0
 800c332:	4293      	cmp	r3, r2
 800c334:	d100      	bne.n	800c338 <memset+0xa>
 800c336:	4770      	bx	lr
 800c338:	f803 1b01 	strb.w	r1, [r3], #1
 800c33c:	e7f9      	b.n	800c332 <memset+0x4>

0800c33e <__cvt>:
 800c33e:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c342:	ec55 4b10 	vmov	r4, r5, d0
 800c346:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800c348:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800c34c:	2d00      	cmp	r5, #0
 800c34e:	460e      	mov	r6, r1
 800c350:	4691      	mov	r9, r2
 800c352:	4619      	mov	r1, r3
 800c354:	bfb8      	it	lt
 800c356:	4622      	movlt	r2, r4
 800c358:	462b      	mov	r3, r5
 800c35a:	f027 0720 	bic.w	r7, r7, #32
 800c35e:	bfbb      	ittet	lt
 800c360:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800c364:	461d      	movlt	r5, r3
 800c366:	2300      	movge	r3, #0
 800c368:	232d      	movlt	r3, #45	; 0x2d
 800c36a:	bfb8      	it	lt
 800c36c:	4614      	movlt	r4, r2
 800c36e:	2f46      	cmp	r7, #70	; 0x46
 800c370:	700b      	strb	r3, [r1, #0]
 800c372:	d004      	beq.n	800c37e <__cvt+0x40>
 800c374:	2f45      	cmp	r7, #69	; 0x45
 800c376:	d100      	bne.n	800c37a <__cvt+0x3c>
 800c378:	3601      	adds	r6, #1
 800c37a:	2102      	movs	r1, #2
 800c37c:	e000      	b.n	800c380 <__cvt+0x42>
 800c37e:	2103      	movs	r1, #3
 800c380:	ab03      	add	r3, sp, #12
 800c382:	9301      	str	r3, [sp, #4]
 800c384:	ab02      	add	r3, sp, #8
 800c386:	9300      	str	r3, [sp, #0]
 800c388:	4632      	mov	r2, r6
 800c38a:	4653      	mov	r3, sl
 800c38c:	ec45 4b10 	vmov	d0, r4, r5
 800c390:	f001 feb2 	bl	800e0f8 <_dtoa_r>
 800c394:	2f47      	cmp	r7, #71	; 0x47
 800c396:	4680      	mov	r8, r0
 800c398:	d102      	bne.n	800c3a0 <__cvt+0x62>
 800c39a:	f019 0f01 	tst.w	r9, #1
 800c39e:	d026      	beq.n	800c3ee <__cvt+0xb0>
 800c3a0:	2f46      	cmp	r7, #70	; 0x46
 800c3a2:	eb08 0906 	add.w	r9, r8, r6
 800c3a6:	d111      	bne.n	800c3cc <__cvt+0x8e>
 800c3a8:	f898 3000 	ldrb.w	r3, [r8]
 800c3ac:	2b30      	cmp	r3, #48	; 0x30
 800c3ae:	d10a      	bne.n	800c3c6 <__cvt+0x88>
 800c3b0:	2200      	movs	r2, #0
 800c3b2:	2300      	movs	r3, #0
 800c3b4:	4620      	mov	r0, r4
 800c3b6:	4629      	mov	r1, r5
 800c3b8:	f7f4 fb86 	bl	8000ac8 <__aeabi_dcmpeq>
 800c3bc:	b918      	cbnz	r0, 800c3c6 <__cvt+0x88>
 800c3be:	f1c6 0601 	rsb	r6, r6, #1
 800c3c2:	f8ca 6000 	str.w	r6, [sl]
 800c3c6:	f8da 3000 	ldr.w	r3, [sl]
 800c3ca:	4499      	add	r9, r3
 800c3cc:	2200      	movs	r2, #0
 800c3ce:	2300      	movs	r3, #0
 800c3d0:	4620      	mov	r0, r4
 800c3d2:	4629      	mov	r1, r5
 800c3d4:	f7f4 fb78 	bl	8000ac8 <__aeabi_dcmpeq>
 800c3d8:	b938      	cbnz	r0, 800c3ea <__cvt+0xac>
 800c3da:	2230      	movs	r2, #48	; 0x30
 800c3dc:	9b03      	ldr	r3, [sp, #12]
 800c3de:	454b      	cmp	r3, r9
 800c3e0:	d205      	bcs.n	800c3ee <__cvt+0xb0>
 800c3e2:	1c59      	adds	r1, r3, #1
 800c3e4:	9103      	str	r1, [sp, #12]
 800c3e6:	701a      	strb	r2, [r3, #0]
 800c3e8:	e7f8      	b.n	800c3dc <__cvt+0x9e>
 800c3ea:	f8cd 900c 	str.w	r9, [sp, #12]
 800c3ee:	9b03      	ldr	r3, [sp, #12]
 800c3f0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c3f2:	eba3 0308 	sub.w	r3, r3, r8
 800c3f6:	4640      	mov	r0, r8
 800c3f8:	6013      	str	r3, [r2, #0]
 800c3fa:	b004      	add	sp, #16
 800c3fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800c400 <__exponent>:
 800c400:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c402:	2900      	cmp	r1, #0
 800c404:	4604      	mov	r4, r0
 800c406:	bfba      	itte	lt
 800c408:	4249      	neglt	r1, r1
 800c40a:	232d      	movlt	r3, #45	; 0x2d
 800c40c:	232b      	movge	r3, #43	; 0x2b
 800c40e:	2909      	cmp	r1, #9
 800c410:	f804 2b02 	strb.w	r2, [r4], #2
 800c414:	7043      	strb	r3, [r0, #1]
 800c416:	dd20      	ble.n	800c45a <__exponent+0x5a>
 800c418:	f10d 0307 	add.w	r3, sp, #7
 800c41c:	461f      	mov	r7, r3
 800c41e:	260a      	movs	r6, #10
 800c420:	fb91 f5f6 	sdiv	r5, r1, r6
 800c424:	fb06 1115 	mls	r1, r6, r5, r1
 800c428:	3130      	adds	r1, #48	; 0x30
 800c42a:	2d09      	cmp	r5, #9
 800c42c:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c430:	f103 32ff 	add.w	r2, r3, #4294967295
 800c434:	4629      	mov	r1, r5
 800c436:	dc09      	bgt.n	800c44c <__exponent+0x4c>
 800c438:	3130      	adds	r1, #48	; 0x30
 800c43a:	3b02      	subs	r3, #2
 800c43c:	f802 1c01 	strb.w	r1, [r2, #-1]
 800c440:	42bb      	cmp	r3, r7
 800c442:	4622      	mov	r2, r4
 800c444:	d304      	bcc.n	800c450 <__exponent+0x50>
 800c446:	1a10      	subs	r0, r2, r0
 800c448:	b003      	add	sp, #12
 800c44a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c44c:	4613      	mov	r3, r2
 800c44e:	e7e7      	b.n	800c420 <__exponent+0x20>
 800c450:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c454:	f804 2b01 	strb.w	r2, [r4], #1
 800c458:	e7f2      	b.n	800c440 <__exponent+0x40>
 800c45a:	2330      	movs	r3, #48	; 0x30
 800c45c:	4419      	add	r1, r3
 800c45e:	7083      	strb	r3, [r0, #2]
 800c460:	1d02      	adds	r2, r0, #4
 800c462:	70c1      	strb	r1, [r0, #3]
 800c464:	e7ef      	b.n	800c446 <__exponent+0x46>
	...

0800c468 <_printf_float>:
 800c468:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c46c:	b08d      	sub	sp, #52	; 0x34
 800c46e:	460c      	mov	r4, r1
 800c470:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800c474:	4616      	mov	r6, r2
 800c476:	461f      	mov	r7, r3
 800c478:	4605      	mov	r5, r0
 800c47a:	f003 f89b 	bl	800f5b4 <_localeconv_r>
 800c47e:	6803      	ldr	r3, [r0, #0]
 800c480:	9304      	str	r3, [sp, #16]
 800c482:	4618      	mov	r0, r3
 800c484:	f7f3 fea4 	bl	80001d0 <strlen>
 800c488:	2300      	movs	r3, #0
 800c48a:	930a      	str	r3, [sp, #40]	; 0x28
 800c48c:	f8d8 3000 	ldr.w	r3, [r8]
 800c490:	9005      	str	r0, [sp, #20]
 800c492:	3307      	adds	r3, #7
 800c494:	f023 0307 	bic.w	r3, r3, #7
 800c498:	f103 0208 	add.w	r2, r3, #8
 800c49c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c4a0:	f8d4 b000 	ldr.w	fp, [r4]
 800c4a4:	f8c8 2000 	str.w	r2, [r8]
 800c4a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4ac:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800c4b0:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800c4b4:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c4b8:	9307      	str	r3, [sp, #28]
 800c4ba:	f8cd 8018 	str.w	r8, [sp, #24]
 800c4be:	f04f 32ff 	mov.w	r2, #4294967295
 800c4c2:	4ba7      	ldr	r3, [pc, #668]	; (800c760 <_printf_float+0x2f8>)
 800c4c4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c4c8:	f7f4 fb30 	bl	8000b2c <__aeabi_dcmpun>
 800c4cc:	bb70      	cbnz	r0, 800c52c <_printf_float+0xc4>
 800c4ce:	f04f 32ff 	mov.w	r2, #4294967295
 800c4d2:	4ba3      	ldr	r3, [pc, #652]	; (800c760 <_printf_float+0x2f8>)
 800c4d4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c4d8:	f7f4 fb0a 	bl	8000af0 <__aeabi_dcmple>
 800c4dc:	bb30      	cbnz	r0, 800c52c <_printf_float+0xc4>
 800c4de:	2200      	movs	r2, #0
 800c4e0:	2300      	movs	r3, #0
 800c4e2:	4640      	mov	r0, r8
 800c4e4:	4649      	mov	r1, r9
 800c4e6:	f7f4 faf9 	bl	8000adc <__aeabi_dcmplt>
 800c4ea:	b110      	cbz	r0, 800c4f2 <_printf_float+0x8a>
 800c4ec:	232d      	movs	r3, #45	; 0x2d
 800c4ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c4f2:	4a9c      	ldr	r2, [pc, #624]	; (800c764 <_printf_float+0x2fc>)
 800c4f4:	4b9c      	ldr	r3, [pc, #624]	; (800c768 <_printf_float+0x300>)
 800c4f6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800c4fa:	bf8c      	ite	hi
 800c4fc:	4690      	movhi	r8, r2
 800c4fe:	4698      	movls	r8, r3
 800c500:	2303      	movs	r3, #3
 800c502:	f02b 0204 	bic.w	r2, fp, #4
 800c506:	6123      	str	r3, [r4, #16]
 800c508:	6022      	str	r2, [r4, #0]
 800c50a:	f04f 0900 	mov.w	r9, #0
 800c50e:	9700      	str	r7, [sp, #0]
 800c510:	4633      	mov	r3, r6
 800c512:	aa0b      	add	r2, sp, #44	; 0x2c
 800c514:	4621      	mov	r1, r4
 800c516:	4628      	mov	r0, r5
 800c518:	f000 f9e6 	bl	800c8e8 <_printf_common>
 800c51c:	3001      	adds	r0, #1
 800c51e:	f040 808d 	bne.w	800c63c <_printf_float+0x1d4>
 800c522:	f04f 30ff 	mov.w	r0, #4294967295
 800c526:	b00d      	add	sp, #52	; 0x34
 800c528:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c52c:	4642      	mov	r2, r8
 800c52e:	464b      	mov	r3, r9
 800c530:	4640      	mov	r0, r8
 800c532:	4649      	mov	r1, r9
 800c534:	f7f4 fafa 	bl	8000b2c <__aeabi_dcmpun>
 800c538:	b110      	cbz	r0, 800c540 <_printf_float+0xd8>
 800c53a:	4a8c      	ldr	r2, [pc, #560]	; (800c76c <_printf_float+0x304>)
 800c53c:	4b8c      	ldr	r3, [pc, #560]	; (800c770 <_printf_float+0x308>)
 800c53e:	e7da      	b.n	800c4f6 <_printf_float+0x8e>
 800c540:	6861      	ldr	r1, [r4, #4]
 800c542:	1c4b      	adds	r3, r1, #1
 800c544:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800c548:	a80a      	add	r0, sp, #40	; 0x28
 800c54a:	d13e      	bne.n	800c5ca <_printf_float+0x162>
 800c54c:	2306      	movs	r3, #6
 800c54e:	6063      	str	r3, [r4, #4]
 800c550:	2300      	movs	r3, #0
 800c552:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800c556:	ab09      	add	r3, sp, #36	; 0x24
 800c558:	9300      	str	r3, [sp, #0]
 800c55a:	ec49 8b10 	vmov	d0, r8, r9
 800c55e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800c562:	6022      	str	r2, [r4, #0]
 800c564:	f8cd a004 	str.w	sl, [sp, #4]
 800c568:	6861      	ldr	r1, [r4, #4]
 800c56a:	4628      	mov	r0, r5
 800c56c:	f7ff fee7 	bl	800c33e <__cvt>
 800c570:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800c574:	2b47      	cmp	r3, #71	; 0x47
 800c576:	4680      	mov	r8, r0
 800c578:	d109      	bne.n	800c58e <_printf_float+0x126>
 800c57a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c57c:	1cd8      	adds	r0, r3, #3
 800c57e:	db02      	blt.n	800c586 <_printf_float+0x11e>
 800c580:	6862      	ldr	r2, [r4, #4]
 800c582:	4293      	cmp	r3, r2
 800c584:	dd47      	ble.n	800c616 <_printf_float+0x1ae>
 800c586:	f1aa 0a02 	sub.w	sl, sl, #2
 800c58a:	fa5f fa8a 	uxtb.w	sl, sl
 800c58e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800c592:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c594:	d824      	bhi.n	800c5e0 <_printf_float+0x178>
 800c596:	3901      	subs	r1, #1
 800c598:	4652      	mov	r2, sl
 800c59a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800c59e:	9109      	str	r1, [sp, #36]	; 0x24
 800c5a0:	f7ff ff2e 	bl	800c400 <__exponent>
 800c5a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c5a6:	1813      	adds	r3, r2, r0
 800c5a8:	2a01      	cmp	r2, #1
 800c5aa:	4681      	mov	r9, r0
 800c5ac:	6123      	str	r3, [r4, #16]
 800c5ae:	dc02      	bgt.n	800c5b6 <_printf_float+0x14e>
 800c5b0:	6822      	ldr	r2, [r4, #0]
 800c5b2:	07d1      	lsls	r1, r2, #31
 800c5b4:	d501      	bpl.n	800c5ba <_printf_float+0x152>
 800c5b6:	3301      	adds	r3, #1
 800c5b8:	6123      	str	r3, [r4, #16]
 800c5ba:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	d0a5      	beq.n	800c50e <_printf_float+0xa6>
 800c5c2:	232d      	movs	r3, #45	; 0x2d
 800c5c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c5c8:	e7a1      	b.n	800c50e <_printf_float+0xa6>
 800c5ca:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800c5ce:	f000 8177 	beq.w	800c8c0 <_printf_float+0x458>
 800c5d2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800c5d6:	d1bb      	bne.n	800c550 <_printf_float+0xe8>
 800c5d8:	2900      	cmp	r1, #0
 800c5da:	d1b9      	bne.n	800c550 <_printf_float+0xe8>
 800c5dc:	2301      	movs	r3, #1
 800c5de:	e7b6      	b.n	800c54e <_printf_float+0xe6>
 800c5e0:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800c5e4:	d119      	bne.n	800c61a <_printf_float+0x1b2>
 800c5e6:	2900      	cmp	r1, #0
 800c5e8:	6863      	ldr	r3, [r4, #4]
 800c5ea:	dd0c      	ble.n	800c606 <_printf_float+0x19e>
 800c5ec:	6121      	str	r1, [r4, #16]
 800c5ee:	b913      	cbnz	r3, 800c5f6 <_printf_float+0x18e>
 800c5f0:	6822      	ldr	r2, [r4, #0]
 800c5f2:	07d2      	lsls	r2, r2, #31
 800c5f4:	d502      	bpl.n	800c5fc <_printf_float+0x194>
 800c5f6:	3301      	adds	r3, #1
 800c5f8:	440b      	add	r3, r1
 800c5fa:	6123      	str	r3, [r4, #16]
 800c5fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c5fe:	65a3      	str	r3, [r4, #88]	; 0x58
 800c600:	f04f 0900 	mov.w	r9, #0
 800c604:	e7d9      	b.n	800c5ba <_printf_float+0x152>
 800c606:	b913      	cbnz	r3, 800c60e <_printf_float+0x1a6>
 800c608:	6822      	ldr	r2, [r4, #0]
 800c60a:	07d0      	lsls	r0, r2, #31
 800c60c:	d501      	bpl.n	800c612 <_printf_float+0x1aa>
 800c60e:	3302      	adds	r3, #2
 800c610:	e7f3      	b.n	800c5fa <_printf_float+0x192>
 800c612:	2301      	movs	r3, #1
 800c614:	e7f1      	b.n	800c5fa <_printf_float+0x192>
 800c616:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800c61a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800c61e:	4293      	cmp	r3, r2
 800c620:	db05      	blt.n	800c62e <_printf_float+0x1c6>
 800c622:	6822      	ldr	r2, [r4, #0]
 800c624:	6123      	str	r3, [r4, #16]
 800c626:	07d1      	lsls	r1, r2, #31
 800c628:	d5e8      	bpl.n	800c5fc <_printf_float+0x194>
 800c62a:	3301      	adds	r3, #1
 800c62c:	e7e5      	b.n	800c5fa <_printf_float+0x192>
 800c62e:	2b00      	cmp	r3, #0
 800c630:	bfd4      	ite	le
 800c632:	f1c3 0302 	rsble	r3, r3, #2
 800c636:	2301      	movgt	r3, #1
 800c638:	4413      	add	r3, r2
 800c63a:	e7de      	b.n	800c5fa <_printf_float+0x192>
 800c63c:	6823      	ldr	r3, [r4, #0]
 800c63e:	055a      	lsls	r2, r3, #21
 800c640:	d407      	bmi.n	800c652 <_printf_float+0x1ea>
 800c642:	6923      	ldr	r3, [r4, #16]
 800c644:	4642      	mov	r2, r8
 800c646:	4631      	mov	r1, r6
 800c648:	4628      	mov	r0, r5
 800c64a:	47b8      	blx	r7
 800c64c:	3001      	adds	r0, #1
 800c64e:	d12b      	bne.n	800c6a8 <_printf_float+0x240>
 800c650:	e767      	b.n	800c522 <_printf_float+0xba>
 800c652:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800c656:	f240 80dc 	bls.w	800c812 <_printf_float+0x3aa>
 800c65a:	2200      	movs	r2, #0
 800c65c:	2300      	movs	r3, #0
 800c65e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c662:	f7f4 fa31 	bl	8000ac8 <__aeabi_dcmpeq>
 800c666:	2800      	cmp	r0, #0
 800c668:	d033      	beq.n	800c6d2 <_printf_float+0x26a>
 800c66a:	2301      	movs	r3, #1
 800c66c:	4a41      	ldr	r2, [pc, #260]	; (800c774 <_printf_float+0x30c>)
 800c66e:	4631      	mov	r1, r6
 800c670:	4628      	mov	r0, r5
 800c672:	47b8      	blx	r7
 800c674:	3001      	adds	r0, #1
 800c676:	f43f af54 	beq.w	800c522 <_printf_float+0xba>
 800c67a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c67e:	429a      	cmp	r2, r3
 800c680:	db02      	blt.n	800c688 <_printf_float+0x220>
 800c682:	6823      	ldr	r3, [r4, #0]
 800c684:	07d8      	lsls	r0, r3, #31
 800c686:	d50f      	bpl.n	800c6a8 <_printf_float+0x240>
 800c688:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c68c:	4631      	mov	r1, r6
 800c68e:	4628      	mov	r0, r5
 800c690:	47b8      	blx	r7
 800c692:	3001      	adds	r0, #1
 800c694:	f43f af45 	beq.w	800c522 <_printf_float+0xba>
 800c698:	f04f 0800 	mov.w	r8, #0
 800c69c:	f104 091a 	add.w	r9, r4, #26
 800c6a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c6a2:	3b01      	subs	r3, #1
 800c6a4:	4543      	cmp	r3, r8
 800c6a6:	dc09      	bgt.n	800c6bc <_printf_float+0x254>
 800c6a8:	6823      	ldr	r3, [r4, #0]
 800c6aa:	079b      	lsls	r3, r3, #30
 800c6ac:	f100 8103 	bmi.w	800c8b6 <_printf_float+0x44e>
 800c6b0:	68e0      	ldr	r0, [r4, #12]
 800c6b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c6b4:	4298      	cmp	r0, r3
 800c6b6:	bfb8      	it	lt
 800c6b8:	4618      	movlt	r0, r3
 800c6ba:	e734      	b.n	800c526 <_printf_float+0xbe>
 800c6bc:	2301      	movs	r3, #1
 800c6be:	464a      	mov	r2, r9
 800c6c0:	4631      	mov	r1, r6
 800c6c2:	4628      	mov	r0, r5
 800c6c4:	47b8      	blx	r7
 800c6c6:	3001      	adds	r0, #1
 800c6c8:	f43f af2b 	beq.w	800c522 <_printf_float+0xba>
 800c6cc:	f108 0801 	add.w	r8, r8, #1
 800c6d0:	e7e6      	b.n	800c6a0 <_printf_float+0x238>
 800c6d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	dc2b      	bgt.n	800c730 <_printf_float+0x2c8>
 800c6d8:	2301      	movs	r3, #1
 800c6da:	4a26      	ldr	r2, [pc, #152]	; (800c774 <_printf_float+0x30c>)
 800c6dc:	4631      	mov	r1, r6
 800c6de:	4628      	mov	r0, r5
 800c6e0:	47b8      	blx	r7
 800c6e2:	3001      	adds	r0, #1
 800c6e4:	f43f af1d 	beq.w	800c522 <_printf_float+0xba>
 800c6e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c6ea:	b923      	cbnz	r3, 800c6f6 <_printf_float+0x28e>
 800c6ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c6ee:	b913      	cbnz	r3, 800c6f6 <_printf_float+0x28e>
 800c6f0:	6823      	ldr	r3, [r4, #0]
 800c6f2:	07d9      	lsls	r1, r3, #31
 800c6f4:	d5d8      	bpl.n	800c6a8 <_printf_float+0x240>
 800c6f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c6fa:	4631      	mov	r1, r6
 800c6fc:	4628      	mov	r0, r5
 800c6fe:	47b8      	blx	r7
 800c700:	3001      	adds	r0, #1
 800c702:	f43f af0e 	beq.w	800c522 <_printf_float+0xba>
 800c706:	f04f 0900 	mov.w	r9, #0
 800c70a:	f104 0a1a 	add.w	sl, r4, #26
 800c70e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c710:	425b      	negs	r3, r3
 800c712:	454b      	cmp	r3, r9
 800c714:	dc01      	bgt.n	800c71a <_printf_float+0x2b2>
 800c716:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c718:	e794      	b.n	800c644 <_printf_float+0x1dc>
 800c71a:	2301      	movs	r3, #1
 800c71c:	4652      	mov	r2, sl
 800c71e:	4631      	mov	r1, r6
 800c720:	4628      	mov	r0, r5
 800c722:	47b8      	blx	r7
 800c724:	3001      	adds	r0, #1
 800c726:	f43f aefc 	beq.w	800c522 <_printf_float+0xba>
 800c72a:	f109 0901 	add.w	r9, r9, #1
 800c72e:	e7ee      	b.n	800c70e <_printf_float+0x2a6>
 800c730:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c732:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c734:	429a      	cmp	r2, r3
 800c736:	bfa8      	it	ge
 800c738:	461a      	movge	r2, r3
 800c73a:	2a00      	cmp	r2, #0
 800c73c:	4691      	mov	r9, r2
 800c73e:	dd07      	ble.n	800c750 <_printf_float+0x2e8>
 800c740:	4613      	mov	r3, r2
 800c742:	4631      	mov	r1, r6
 800c744:	4642      	mov	r2, r8
 800c746:	4628      	mov	r0, r5
 800c748:	47b8      	blx	r7
 800c74a:	3001      	adds	r0, #1
 800c74c:	f43f aee9 	beq.w	800c522 <_printf_float+0xba>
 800c750:	f104 031a 	add.w	r3, r4, #26
 800c754:	f04f 0b00 	mov.w	fp, #0
 800c758:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c75c:	9306      	str	r3, [sp, #24]
 800c75e:	e015      	b.n	800c78c <_printf_float+0x324>
 800c760:	7fefffff 	.word	0x7fefffff
 800c764:	08010a58 	.word	0x08010a58
 800c768:	08010a54 	.word	0x08010a54
 800c76c:	08010a60 	.word	0x08010a60
 800c770:	08010a5c 	.word	0x08010a5c
 800c774:	08010a64 	.word	0x08010a64
 800c778:	2301      	movs	r3, #1
 800c77a:	9a06      	ldr	r2, [sp, #24]
 800c77c:	4631      	mov	r1, r6
 800c77e:	4628      	mov	r0, r5
 800c780:	47b8      	blx	r7
 800c782:	3001      	adds	r0, #1
 800c784:	f43f aecd 	beq.w	800c522 <_printf_float+0xba>
 800c788:	f10b 0b01 	add.w	fp, fp, #1
 800c78c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800c790:	ebaa 0309 	sub.w	r3, sl, r9
 800c794:	455b      	cmp	r3, fp
 800c796:	dcef      	bgt.n	800c778 <_printf_float+0x310>
 800c798:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c79c:	429a      	cmp	r2, r3
 800c79e:	44d0      	add	r8, sl
 800c7a0:	db15      	blt.n	800c7ce <_printf_float+0x366>
 800c7a2:	6823      	ldr	r3, [r4, #0]
 800c7a4:	07da      	lsls	r2, r3, #31
 800c7a6:	d412      	bmi.n	800c7ce <_printf_float+0x366>
 800c7a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c7aa:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c7ac:	eba3 020a 	sub.w	r2, r3, sl
 800c7b0:	eba3 0a01 	sub.w	sl, r3, r1
 800c7b4:	4592      	cmp	sl, r2
 800c7b6:	bfa8      	it	ge
 800c7b8:	4692      	movge	sl, r2
 800c7ba:	f1ba 0f00 	cmp.w	sl, #0
 800c7be:	dc0e      	bgt.n	800c7de <_printf_float+0x376>
 800c7c0:	f04f 0800 	mov.w	r8, #0
 800c7c4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c7c8:	f104 091a 	add.w	r9, r4, #26
 800c7cc:	e019      	b.n	800c802 <_printf_float+0x39a>
 800c7ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c7d2:	4631      	mov	r1, r6
 800c7d4:	4628      	mov	r0, r5
 800c7d6:	47b8      	blx	r7
 800c7d8:	3001      	adds	r0, #1
 800c7da:	d1e5      	bne.n	800c7a8 <_printf_float+0x340>
 800c7dc:	e6a1      	b.n	800c522 <_printf_float+0xba>
 800c7de:	4653      	mov	r3, sl
 800c7e0:	4642      	mov	r2, r8
 800c7e2:	4631      	mov	r1, r6
 800c7e4:	4628      	mov	r0, r5
 800c7e6:	47b8      	blx	r7
 800c7e8:	3001      	adds	r0, #1
 800c7ea:	d1e9      	bne.n	800c7c0 <_printf_float+0x358>
 800c7ec:	e699      	b.n	800c522 <_printf_float+0xba>
 800c7ee:	2301      	movs	r3, #1
 800c7f0:	464a      	mov	r2, r9
 800c7f2:	4631      	mov	r1, r6
 800c7f4:	4628      	mov	r0, r5
 800c7f6:	47b8      	blx	r7
 800c7f8:	3001      	adds	r0, #1
 800c7fa:	f43f ae92 	beq.w	800c522 <_printf_float+0xba>
 800c7fe:	f108 0801 	add.w	r8, r8, #1
 800c802:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c806:	1a9b      	subs	r3, r3, r2
 800c808:	eba3 030a 	sub.w	r3, r3, sl
 800c80c:	4543      	cmp	r3, r8
 800c80e:	dcee      	bgt.n	800c7ee <_printf_float+0x386>
 800c810:	e74a      	b.n	800c6a8 <_printf_float+0x240>
 800c812:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c814:	2a01      	cmp	r2, #1
 800c816:	dc01      	bgt.n	800c81c <_printf_float+0x3b4>
 800c818:	07db      	lsls	r3, r3, #31
 800c81a:	d53a      	bpl.n	800c892 <_printf_float+0x42a>
 800c81c:	2301      	movs	r3, #1
 800c81e:	4642      	mov	r2, r8
 800c820:	4631      	mov	r1, r6
 800c822:	4628      	mov	r0, r5
 800c824:	47b8      	blx	r7
 800c826:	3001      	adds	r0, #1
 800c828:	f43f ae7b 	beq.w	800c522 <_printf_float+0xba>
 800c82c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c830:	4631      	mov	r1, r6
 800c832:	4628      	mov	r0, r5
 800c834:	47b8      	blx	r7
 800c836:	3001      	adds	r0, #1
 800c838:	f108 0801 	add.w	r8, r8, #1
 800c83c:	f43f ae71 	beq.w	800c522 <_printf_float+0xba>
 800c840:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c842:	2200      	movs	r2, #0
 800c844:	f103 3aff 	add.w	sl, r3, #4294967295
 800c848:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c84c:	2300      	movs	r3, #0
 800c84e:	f7f4 f93b 	bl	8000ac8 <__aeabi_dcmpeq>
 800c852:	b9c8      	cbnz	r0, 800c888 <_printf_float+0x420>
 800c854:	4653      	mov	r3, sl
 800c856:	4642      	mov	r2, r8
 800c858:	4631      	mov	r1, r6
 800c85a:	4628      	mov	r0, r5
 800c85c:	47b8      	blx	r7
 800c85e:	3001      	adds	r0, #1
 800c860:	d10e      	bne.n	800c880 <_printf_float+0x418>
 800c862:	e65e      	b.n	800c522 <_printf_float+0xba>
 800c864:	2301      	movs	r3, #1
 800c866:	4652      	mov	r2, sl
 800c868:	4631      	mov	r1, r6
 800c86a:	4628      	mov	r0, r5
 800c86c:	47b8      	blx	r7
 800c86e:	3001      	adds	r0, #1
 800c870:	f43f ae57 	beq.w	800c522 <_printf_float+0xba>
 800c874:	f108 0801 	add.w	r8, r8, #1
 800c878:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c87a:	3b01      	subs	r3, #1
 800c87c:	4543      	cmp	r3, r8
 800c87e:	dcf1      	bgt.n	800c864 <_printf_float+0x3fc>
 800c880:	464b      	mov	r3, r9
 800c882:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800c886:	e6de      	b.n	800c646 <_printf_float+0x1de>
 800c888:	f04f 0800 	mov.w	r8, #0
 800c88c:	f104 0a1a 	add.w	sl, r4, #26
 800c890:	e7f2      	b.n	800c878 <_printf_float+0x410>
 800c892:	2301      	movs	r3, #1
 800c894:	e7df      	b.n	800c856 <_printf_float+0x3ee>
 800c896:	2301      	movs	r3, #1
 800c898:	464a      	mov	r2, r9
 800c89a:	4631      	mov	r1, r6
 800c89c:	4628      	mov	r0, r5
 800c89e:	47b8      	blx	r7
 800c8a0:	3001      	adds	r0, #1
 800c8a2:	f43f ae3e 	beq.w	800c522 <_printf_float+0xba>
 800c8a6:	f108 0801 	add.w	r8, r8, #1
 800c8aa:	68e3      	ldr	r3, [r4, #12]
 800c8ac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c8ae:	1a9b      	subs	r3, r3, r2
 800c8b0:	4543      	cmp	r3, r8
 800c8b2:	dcf0      	bgt.n	800c896 <_printf_float+0x42e>
 800c8b4:	e6fc      	b.n	800c6b0 <_printf_float+0x248>
 800c8b6:	f04f 0800 	mov.w	r8, #0
 800c8ba:	f104 0919 	add.w	r9, r4, #25
 800c8be:	e7f4      	b.n	800c8aa <_printf_float+0x442>
 800c8c0:	2900      	cmp	r1, #0
 800c8c2:	f43f ae8b 	beq.w	800c5dc <_printf_float+0x174>
 800c8c6:	2300      	movs	r3, #0
 800c8c8:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800c8cc:	ab09      	add	r3, sp, #36	; 0x24
 800c8ce:	9300      	str	r3, [sp, #0]
 800c8d0:	ec49 8b10 	vmov	d0, r8, r9
 800c8d4:	6022      	str	r2, [r4, #0]
 800c8d6:	f8cd a004 	str.w	sl, [sp, #4]
 800c8da:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800c8de:	4628      	mov	r0, r5
 800c8e0:	f7ff fd2d 	bl	800c33e <__cvt>
 800c8e4:	4680      	mov	r8, r0
 800c8e6:	e648      	b.n	800c57a <_printf_float+0x112>

0800c8e8 <_printf_common>:
 800c8e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c8ec:	4691      	mov	r9, r2
 800c8ee:	461f      	mov	r7, r3
 800c8f0:	688a      	ldr	r2, [r1, #8]
 800c8f2:	690b      	ldr	r3, [r1, #16]
 800c8f4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c8f8:	4293      	cmp	r3, r2
 800c8fa:	bfb8      	it	lt
 800c8fc:	4613      	movlt	r3, r2
 800c8fe:	f8c9 3000 	str.w	r3, [r9]
 800c902:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c906:	4606      	mov	r6, r0
 800c908:	460c      	mov	r4, r1
 800c90a:	b112      	cbz	r2, 800c912 <_printf_common+0x2a>
 800c90c:	3301      	adds	r3, #1
 800c90e:	f8c9 3000 	str.w	r3, [r9]
 800c912:	6823      	ldr	r3, [r4, #0]
 800c914:	0699      	lsls	r1, r3, #26
 800c916:	bf42      	ittt	mi
 800c918:	f8d9 3000 	ldrmi.w	r3, [r9]
 800c91c:	3302      	addmi	r3, #2
 800c91e:	f8c9 3000 	strmi.w	r3, [r9]
 800c922:	6825      	ldr	r5, [r4, #0]
 800c924:	f015 0506 	ands.w	r5, r5, #6
 800c928:	d107      	bne.n	800c93a <_printf_common+0x52>
 800c92a:	f104 0a19 	add.w	sl, r4, #25
 800c92e:	68e3      	ldr	r3, [r4, #12]
 800c930:	f8d9 2000 	ldr.w	r2, [r9]
 800c934:	1a9b      	subs	r3, r3, r2
 800c936:	42ab      	cmp	r3, r5
 800c938:	dc28      	bgt.n	800c98c <_printf_common+0xa4>
 800c93a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800c93e:	6822      	ldr	r2, [r4, #0]
 800c940:	3300      	adds	r3, #0
 800c942:	bf18      	it	ne
 800c944:	2301      	movne	r3, #1
 800c946:	0692      	lsls	r2, r2, #26
 800c948:	d42d      	bmi.n	800c9a6 <_printf_common+0xbe>
 800c94a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c94e:	4639      	mov	r1, r7
 800c950:	4630      	mov	r0, r6
 800c952:	47c0      	blx	r8
 800c954:	3001      	adds	r0, #1
 800c956:	d020      	beq.n	800c99a <_printf_common+0xb2>
 800c958:	6823      	ldr	r3, [r4, #0]
 800c95a:	68e5      	ldr	r5, [r4, #12]
 800c95c:	f8d9 2000 	ldr.w	r2, [r9]
 800c960:	f003 0306 	and.w	r3, r3, #6
 800c964:	2b04      	cmp	r3, #4
 800c966:	bf08      	it	eq
 800c968:	1aad      	subeq	r5, r5, r2
 800c96a:	68a3      	ldr	r3, [r4, #8]
 800c96c:	6922      	ldr	r2, [r4, #16]
 800c96e:	bf0c      	ite	eq
 800c970:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c974:	2500      	movne	r5, #0
 800c976:	4293      	cmp	r3, r2
 800c978:	bfc4      	itt	gt
 800c97a:	1a9b      	subgt	r3, r3, r2
 800c97c:	18ed      	addgt	r5, r5, r3
 800c97e:	f04f 0900 	mov.w	r9, #0
 800c982:	341a      	adds	r4, #26
 800c984:	454d      	cmp	r5, r9
 800c986:	d11a      	bne.n	800c9be <_printf_common+0xd6>
 800c988:	2000      	movs	r0, #0
 800c98a:	e008      	b.n	800c99e <_printf_common+0xb6>
 800c98c:	2301      	movs	r3, #1
 800c98e:	4652      	mov	r2, sl
 800c990:	4639      	mov	r1, r7
 800c992:	4630      	mov	r0, r6
 800c994:	47c0      	blx	r8
 800c996:	3001      	adds	r0, #1
 800c998:	d103      	bne.n	800c9a2 <_printf_common+0xba>
 800c99a:	f04f 30ff 	mov.w	r0, #4294967295
 800c99e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c9a2:	3501      	adds	r5, #1
 800c9a4:	e7c3      	b.n	800c92e <_printf_common+0x46>
 800c9a6:	18e1      	adds	r1, r4, r3
 800c9a8:	1c5a      	adds	r2, r3, #1
 800c9aa:	2030      	movs	r0, #48	; 0x30
 800c9ac:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c9b0:	4422      	add	r2, r4
 800c9b2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c9b6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c9ba:	3302      	adds	r3, #2
 800c9bc:	e7c5      	b.n	800c94a <_printf_common+0x62>
 800c9be:	2301      	movs	r3, #1
 800c9c0:	4622      	mov	r2, r4
 800c9c2:	4639      	mov	r1, r7
 800c9c4:	4630      	mov	r0, r6
 800c9c6:	47c0      	blx	r8
 800c9c8:	3001      	adds	r0, #1
 800c9ca:	d0e6      	beq.n	800c99a <_printf_common+0xb2>
 800c9cc:	f109 0901 	add.w	r9, r9, #1
 800c9d0:	e7d8      	b.n	800c984 <_printf_common+0x9c>
	...

0800c9d4 <_printf_i>:
 800c9d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c9d8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800c9dc:	460c      	mov	r4, r1
 800c9de:	7e09      	ldrb	r1, [r1, #24]
 800c9e0:	b085      	sub	sp, #20
 800c9e2:	296e      	cmp	r1, #110	; 0x6e
 800c9e4:	4617      	mov	r7, r2
 800c9e6:	4606      	mov	r6, r0
 800c9e8:	4698      	mov	r8, r3
 800c9ea:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c9ec:	f000 80b3 	beq.w	800cb56 <_printf_i+0x182>
 800c9f0:	d822      	bhi.n	800ca38 <_printf_i+0x64>
 800c9f2:	2963      	cmp	r1, #99	; 0x63
 800c9f4:	d036      	beq.n	800ca64 <_printf_i+0x90>
 800c9f6:	d80a      	bhi.n	800ca0e <_printf_i+0x3a>
 800c9f8:	2900      	cmp	r1, #0
 800c9fa:	f000 80b9 	beq.w	800cb70 <_printf_i+0x19c>
 800c9fe:	2958      	cmp	r1, #88	; 0x58
 800ca00:	f000 8083 	beq.w	800cb0a <_printf_i+0x136>
 800ca04:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ca08:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800ca0c:	e032      	b.n	800ca74 <_printf_i+0xa0>
 800ca0e:	2964      	cmp	r1, #100	; 0x64
 800ca10:	d001      	beq.n	800ca16 <_printf_i+0x42>
 800ca12:	2969      	cmp	r1, #105	; 0x69
 800ca14:	d1f6      	bne.n	800ca04 <_printf_i+0x30>
 800ca16:	6820      	ldr	r0, [r4, #0]
 800ca18:	6813      	ldr	r3, [r2, #0]
 800ca1a:	0605      	lsls	r5, r0, #24
 800ca1c:	f103 0104 	add.w	r1, r3, #4
 800ca20:	d52a      	bpl.n	800ca78 <_printf_i+0xa4>
 800ca22:	681b      	ldr	r3, [r3, #0]
 800ca24:	6011      	str	r1, [r2, #0]
 800ca26:	2b00      	cmp	r3, #0
 800ca28:	da03      	bge.n	800ca32 <_printf_i+0x5e>
 800ca2a:	222d      	movs	r2, #45	; 0x2d
 800ca2c:	425b      	negs	r3, r3
 800ca2e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800ca32:	486f      	ldr	r0, [pc, #444]	; (800cbf0 <_printf_i+0x21c>)
 800ca34:	220a      	movs	r2, #10
 800ca36:	e039      	b.n	800caac <_printf_i+0xd8>
 800ca38:	2973      	cmp	r1, #115	; 0x73
 800ca3a:	f000 809d 	beq.w	800cb78 <_printf_i+0x1a4>
 800ca3e:	d808      	bhi.n	800ca52 <_printf_i+0x7e>
 800ca40:	296f      	cmp	r1, #111	; 0x6f
 800ca42:	d020      	beq.n	800ca86 <_printf_i+0xb2>
 800ca44:	2970      	cmp	r1, #112	; 0x70
 800ca46:	d1dd      	bne.n	800ca04 <_printf_i+0x30>
 800ca48:	6823      	ldr	r3, [r4, #0]
 800ca4a:	f043 0320 	orr.w	r3, r3, #32
 800ca4e:	6023      	str	r3, [r4, #0]
 800ca50:	e003      	b.n	800ca5a <_printf_i+0x86>
 800ca52:	2975      	cmp	r1, #117	; 0x75
 800ca54:	d017      	beq.n	800ca86 <_printf_i+0xb2>
 800ca56:	2978      	cmp	r1, #120	; 0x78
 800ca58:	d1d4      	bne.n	800ca04 <_printf_i+0x30>
 800ca5a:	2378      	movs	r3, #120	; 0x78
 800ca5c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ca60:	4864      	ldr	r0, [pc, #400]	; (800cbf4 <_printf_i+0x220>)
 800ca62:	e055      	b.n	800cb10 <_printf_i+0x13c>
 800ca64:	6813      	ldr	r3, [r2, #0]
 800ca66:	1d19      	adds	r1, r3, #4
 800ca68:	681b      	ldr	r3, [r3, #0]
 800ca6a:	6011      	str	r1, [r2, #0]
 800ca6c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ca70:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ca74:	2301      	movs	r3, #1
 800ca76:	e08c      	b.n	800cb92 <_printf_i+0x1be>
 800ca78:	681b      	ldr	r3, [r3, #0]
 800ca7a:	6011      	str	r1, [r2, #0]
 800ca7c:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ca80:	bf18      	it	ne
 800ca82:	b21b      	sxthne	r3, r3
 800ca84:	e7cf      	b.n	800ca26 <_printf_i+0x52>
 800ca86:	6813      	ldr	r3, [r2, #0]
 800ca88:	6825      	ldr	r5, [r4, #0]
 800ca8a:	1d18      	adds	r0, r3, #4
 800ca8c:	6010      	str	r0, [r2, #0]
 800ca8e:	0628      	lsls	r0, r5, #24
 800ca90:	d501      	bpl.n	800ca96 <_printf_i+0xc2>
 800ca92:	681b      	ldr	r3, [r3, #0]
 800ca94:	e002      	b.n	800ca9c <_printf_i+0xc8>
 800ca96:	0668      	lsls	r0, r5, #25
 800ca98:	d5fb      	bpl.n	800ca92 <_printf_i+0xbe>
 800ca9a:	881b      	ldrh	r3, [r3, #0]
 800ca9c:	4854      	ldr	r0, [pc, #336]	; (800cbf0 <_printf_i+0x21c>)
 800ca9e:	296f      	cmp	r1, #111	; 0x6f
 800caa0:	bf14      	ite	ne
 800caa2:	220a      	movne	r2, #10
 800caa4:	2208      	moveq	r2, #8
 800caa6:	2100      	movs	r1, #0
 800caa8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800caac:	6865      	ldr	r5, [r4, #4]
 800caae:	60a5      	str	r5, [r4, #8]
 800cab0:	2d00      	cmp	r5, #0
 800cab2:	f2c0 8095 	blt.w	800cbe0 <_printf_i+0x20c>
 800cab6:	6821      	ldr	r1, [r4, #0]
 800cab8:	f021 0104 	bic.w	r1, r1, #4
 800cabc:	6021      	str	r1, [r4, #0]
 800cabe:	2b00      	cmp	r3, #0
 800cac0:	d13d      	bne.n	800cb3e <_printf_i+0x16a>
 800cac2:	2d00      	cmp	r5, #0
 800cac4:	f040 808e 	bne.w	800cbe4 <_printf_i+0x210>
 800cac8:	4665      	mov	r5, ip
 800caca:	2a08      	cmp	r2, #8
 800cacc:	d10b      	bne.n	800cae6 <_printf_i+0x112>
 800cace:	6823      	ldr	r3, [r4, #0]
 800cad0:	07db      	lsls	r3, r3, #31
 800cad2:	d508      	bpl.n	800cae6 <_printf_i+0x112>
 800cad4:	6923      	ldr	r3, [r4, #16]
 800cad6:	6862      	ldr	r2, [r4, #4]
 800cad8:	429a      	cmp	r2, r3
 800cada:	bfde      	ittt	le
 800cadc:	2330      	movle	r3, #48	; 0x30
 800cade:	f805 3c01 	strble.w	r3, [r5, #-1]
 800cae2:	f105 35ff 	addle.w	r5, r5, #4294967295
 800cae6:	ebac 0305 	sub.w	r3, ip, r5
 800caea:	6123      	str	r3, [r4, #16]
 800caec:	f8cd 8000 	str.w	r8, [sp]
 800caf0:	463b      	mov	r3, r7
 800caf2:	aa03      	add	r2, sp, #12
 800caf4:	4621      	mov	r1, r4
 800caf6:	4630      	mov	r0, r6
 800caf8:	f7ff fef6 	bl	800c8e8 <_printf_common>
 800cafc:	3001      	adds	r0, #1
 800cafe:	d14d      	bne.n	800cb9c <_printf_i+0x1c8>
 800cb00:	f04f 30ff 	mov.w	r0, #4294967295
 800cb04:	b005      	add	sp, #20
 800cb06:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cb0a:	4839      	ldr	r0, [pc, #228]	; (800cbf0 <_printf_i+0x21c>)
 800cb0c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800cb10:	6813      	ldr	r3, [r2, #0]
 800cb12:	6821      	ldr	r1, [r4, #0]
 800cb14:	1d1d      	adds	r5, r3, #4
 800cb16:	681b      	ldr	r3, [r3, #0]
 800cb18:	6015      	str	r5, [r2, #0]
 800cb1a:	060a      	lsls	r2, r1, #24
 800cb1c:	d50b      	bpl.n	800cb36 <_printf_i+0x162>
 800cb1e:	07ca      	lsls	r2, r1, #31
 800cb20:	bf44      	itt	mi
 800cb22:	f041 0120 	orrmi.w	r1, r1, #32
 800cb26:	6021      	strmi	r1, [r4, #0]
 800cb28:	b91b      	cbnz	r3, 800cb32 <_printf_i+0x15e>
 800cb2a:	6822      	ldr	r2, [r4, #0]
 800cb2c:	f022 0220 	bic.w	r2, r2, #32
 800cb30:	6022      	str	r2, [r4, #0]
 800cb32:	2210      	movs	r2, #16
 800cb34:	e7b7      	b.n	800caa6 <_printf_i+0xd2>
 800cb36:	064d      	lsls	r5, r1, #25
 800cb38:	bf48      	it	mi
 800cb3a:	b29b      	uxthmi	r3, r3
 800cb3c:	e7ef      	b.n	800cb1e <_printf_i+0x14a>
 800cb3e:	4665      	mov	r5, ip
 800cb40:	fbb3 f1f2 	udiv	r1, r3, r2
 800cb44:	fb02 3311 	mls	r3, r2, r1, r3
 800cb48:	5cc3      	ldrb	r3, [r0, r3]
 800cb4a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800cb4e:	460b      	mov	r3, r1
 800cb50:	2900      	cmp	r1, #0
 800cb52:	d1f5      	bne.n	800cb40 <_printf_i+0x16c>
 800cb54:	e7b9      	b.n	800caca <_printf_i+0xf6>
 800cb56:	6813      	ldr	r3, [r2, #0]
 800cb58:	6825      	ldr	r5, [r4, #0]
 800cb5a:	6961      	ldr	r1, [r4, #20]
 800cb5c:	1d18      	adds	r0, r3, #4
 800cb5e:	6010      	str	r0, [r2, #0]
 800cb60:	0628      	lsls	r0, r5, #24
 800cb62:	681b      	ldr	r3, [r3, #0]
 800cb64:	d501      	bpl.n	800cb6a <_printf_i+0x196>
 800cb66:	6019      	str	r1, [r3, #0]
 800cb68:	e002      	b.n	800cb70 <_printf_i+0x19c>
 800cb6a:	066a      	lsls	r2, r5, #25
 800cb6c:	d5fb      	bpl.n	800cb66 <_printf_i+0x192>
 800cb6e:	8019      	strh	r1, [r3, #0]
 800cb70:	2300      	movs	r3, #0
 800cb72:	6123      	str	r3, [r4, #16]
 800cb74:	4665      	mov	r5, ip
 800cb76:	e7b9      	b.n	800caec <_printf_i+0x118>
 800cb78:	6813      	ldr	r3, [r2, #0]
 800cb7a:	1d19      	adds	r1, r3, #4
 800cb7c:	6011      	str	r1, [r2, #0]
 800cb7e:	681d      	ldr	r5, [r3, #0]
 800cb80:	6862      	ldr	r2, [r4, #4]
 800cb82:	2100      	movs	r1, #0
 800cb84:	4628      	mov	r0, r5
 800cb86:	f7f3 fb2b 	bl	80001e0 <memchr>
 800cb8a:	b108      	cbz	r0, 800cb90 <_printf_i+0x1bc>
 800cb8c:	1b40      	subs	r0, r0, r5
 800cb8e:	6060      	str	r0, [r4, #4]
 800cb90:	6863      	ldr	r3, [r4, #4]
 800cb92:	6123      	str	r3, [r4, #16]
 800cb94:	2300      	movs	r3, #0
 800cb96:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cb9a:	e7a7      	b.n	800caec <_printf_i+0x118>
 800cb9c:	6923      	ldr	r3, [r4, #16]
 800cb9e:	462a      	mov	r2, r5
 800cba0:	4639      	mov	r1, r7
 800cba2:	4630      	mov	r0, r6
 800cba4:	47c0      	blx	r8
 800cba6:	3001      	adds	r0, #1
 800cba8:	d0aa      	beq.n	800cb00 <_printf_i+0x12c>
 800cbaa:	6823      	ldr	r3, [r4, #0]
 800cbac:	079b      	lsls	r3, r3, #30
 800cbae:	d413      	bmi.n	800cbd8 <_printf_i+0x204>
 800cbb0:	68e0      	ldr	r0, [r4, #12]
 800cbb2:	9b03      	ldr	r3, [sp, #12]
 800cbb4:	4298      	cmp	r0, r3
 800cbb6:	bfb8      	it	lt
 800cbb8:	4618      	movlt	r0, r3
 800cbba:	e7a3      	b.n	800cb04 <_printf_i+0x130>
 800cbbc:	2301      	movs	r3, #1
 800cbbe:	464a      	mov	r2, r9
 800cbc0:	4639      	mov	r1, r7
 800cbc2:	4630      	mov	r0, r6
 800cbc4:	47c0      	blx	r8
 800cbc6:	3001      	adds	r0, #1
 800cbc8:	d09a      	beq.n	800cb00 <_printf_i+0x12c>
 800cbca:	3501      	adds	r5, #1
 800cbcc:	68e3      	ldr	r3, [r4, #12]
 800cbce:	9a03      	ldr	r2, [sp, #12]
 800cbd0:	1a9b      	subs	r3, r3, r2
 800cbd2:	42ab      	cmp	r3, r5
 800cbd4:	dcf2      	bgt.n	800cbbc <_printf_i+0x1e8>
 800cbd6:	e7eb      	b.n	800cbb0 <_printf_i+0x1dc>
 800cbd8:	2500      	movs	r5, #0
 800cbda:	f104 0919 	add.w	r9, r4, #25
 800cbde:	e7f5      	b.n	800cbcc <_printf_i+0x1f8>
 800cbe0:	2b00      	cmp	r3, #0
 800cbe2:	d1ac      	bne.n	800cb3e <_printf_i+0x16a>
 800cbe4:	7803      	ldrb	r3, [r0, #0]
 800cbe6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800cbea:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cbee:	e76c      	b.n	800caca <_printf_i+0xf6>
 800cbf0:	08010a66 	.word	0x08010a66
 800cbf4:	08010a77 	.word	0x08010a77

0800cbf8 <_scanf_float>:
 800cbf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbfc:	469a      	mov	sl, r3
 800cbfe:	688b      	ldr	r3, [r1, #8]
 800cc00:	4616      	mov	r6, r2
 800cc02:	1e5a      	subs	r2, r3, #1
 800cc04:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800cc08:	b087      	sub	sp, #28
 800cc0a:	bf83      	ittte	hi
 800cc0c:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 800cc10:	189b      	addhi	r3, r3, r2
 800cc12:	9301      	strhi	r3, [sp, #4]
 800cc14:	2300      	movls	r3, #0
 800cc16:	bf86      	itte	hi
 800cc18:	f240 135d 	movwhi	r3, #349	; 0x15d
 800cc1c:	608b      	strhi	r3, [r1, #8]
 800cc1e:	9301      	strls	r3, [sp, #4]
 800cc20:	680b      	ldr	r3, [r1, #0]
 800cc22:	4688      	mov	r8, r1
 800cc24:	f04f 0b00 	mov.w	fp, #0
 800cc28:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800cc2c:	f848 3b1c 	str.w	r3, [r8], #28
 800cc30:	e9cd bb03 	strd	fp, fp, [sp, #12]
 800cc34:	4607      	mov	r7, r0
 800cc36:	460c      	mov	r4, r1
 800cc38:	4645      	mov	r5, r8
 800cc3a:	465a      	mov	r2, fp
 800cc3c:	46d9      	mov	r9, fp
 800cc3e:	f8cd b008 	str.w	fp, [sp, #8]
 800cc42:	68a1      	ldr	r1, [r4, #8]
 800cc44:	b181      	cbz	r1, 800cc68 <_scanf_float+0x70>
 800cc46:	6833      	ldr	r3, [r6, #0]
 800cc48:	781b      	ldrb	r3, [r3, #0]
 800cc4a:	2b49      	cmp	r3, #73	; 0x49
 800cc4c:	d071      	beq.n	800cd32 <_scanf_float+0x13a>
 800cc4e:	d84d      	bhi.n	800ccec <_scanf_float+0xf4>
 800cc50:	2b39      	cmp	r3, #57	; 0x39
 800cc52:	d840      	bhi.n	800ccd6 <_scanf_float+0xde>
 800cc54:	2b31      	cmp	r3, #49	; 0x31
 800cc56:	f080 8088 	bcs.w	800cd6a <_scanf_float+0x172>
 800cc5a:	2b2d      	cmp	r3, #45	; 0x2d
 800cc5c:	f000 8090 	beq.w	800cd80 <_scanf_float+0x188>
 800cc60:	d815      	bhi.n	800cc8e <_scanf_float+0x96>
 800cc62:	2b2b      	cmp	r3, #43	; 0x2b
 800cc64:	f000 808c 	beq.w	800cd80 <_scanf_float+0x188>
 800cc68:	f1b9 0f00 	cmp.w	r9, #0
 800cc6c:	d003      	beq.n	800cc76 <_scanf_float+0x7e>
 800cc6e:	6823      	ldr	r3, [r4, #0]
 800cc70:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800cc74:	6023      	str	r3, [r4, #0]
 800cc76:	3a01      	subs	r2, #1
 800cc78:	2a01      	cmp	r2, #1
 800cc7a:	f200 80ea 	bhi.w	800ce52 <_scanf_float+0x25a>
 800cc7e:	4545      	cmp	r5, r8
 800cc80:	f200 80dc 	bhi.w	800ce3c <_scanf_float+0x244>
 800cc84:	2601      	movs	r6, #1
 800cc86:	4630      	mov	r0, r6
 800cc88:	b007      	add	sp, #28
 800cc8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc8e:	2b2e      	cmp	r3, #46	; 0x2e
 800cc90:	f000 809f 	beq.w	800cdd2 <_scanf_float+0x1da>
 800cc94:	2b30      	cmp	r3, #48	; 0x30
 800cc96:	d1e7      	bne.n	800cc68 <_scanf_float+0x70>
 800cc98:	6820      	ldr	r0, [r4, #0]
 800cc9a:	f410 7f80 	tst.w	r0, #256	; 0x100
 800cc9e:	d064      	beq.n	800cd6a <_scanf_float+0x172>
 800cca0:	9b01      	ldr	r3, [sp, #4]
 800cca2:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 800cca6:	6020      	str	r0, [r4, #0]
 800cca8:	f109 0901 	add.w	r9, r9, #1
 800ccac:	b11b      	cbz	r3, 800ccb6 <_scanf_float+0xbe>
 800ccae:	3b01      	subs	r3, #1
 800ccb0:	3101      	adds	r1, #1
 800ccb2:	9301      	str	r3, [sp, #4]
 800ccb4:	60a1      	str	r1, [r4, #8]
 800ccb6:	68a3      	ldr	r3, [r4, #8]
 800ccb8:	3b01      	subs	r3, #1
 800ccba:	60a3      	str	r3, [r4, #8]
 800ccbc:	6923      	ldr	r3, [r4, #16]
 800ccbe:	3301      	adds	r3, #1
 800ccc0:	6123      	str	r3, [r4, #16]
 800ccc2:	6873      	ldr	r3, [r6, #4]
 800ccc4:	3b01      	subs	r3, #1
 800ccc6:	2b00      	cmp	r3, #0
 800ccc8:	6073      	str	r3, [r6, #4]
 800ccca:	f340 80ac 	ble.w	800ce26 <_scanf_float+0x22e>
 800ccce:	6833      	ldr	r3, [r6, #0]
 800ccd0:	3301      	adds	r3, #1
 800ccd2:	6033      	str	r3, [r6, #0]
 800ccd4:	e7b5      	b.n	800cc42 <_scanf_float+0x4a>
 800ccd6:	2b45      	cmp	r3, #69	; 0x45
 800ccd8:	f000 8085 	beq.w	800cde6 <_scanf_float+0x1ee>
 800ccdc:	2b46      	cmp	r3, #70	; 0x46
 800ccde:	d06a      	beq.n	800cdb6 <_scanf_float+0x1be>
 800cce0:	2b41      	cmp	r3, #65	; 0x41
 800cce2:	d1c1      	bne.n	800cc68 <_scanf_float+0x70>
 800cce4:	2a01      	cmp	r2, #1
 800cce6:	d1bf      	bne.n	800cc68 <_scanf_float+0x70>
 800cce8:	2202      	movs	r2, #2
 800ccea:	e046      	b.n	800cd7a <_scanf_float+0x182>
 800ccec:	2b65      	cmp	r3, #101	; 0x65
 800ccee:	d07a      	beq.n	800cde6 <_scanf_float+0x1ee>
 800ccf0:	d818      	bhi.n	800cd24 <_scanf_float+0x12c>
 800ccf2:	2b54      	cmp	r3, #84	; 0x54
 800ccf4:	d066      	beq.n	800cdc4 <_scanf_float+0x1cc>
 800ccf6:	d811      	bhi.n	800cd1c <_scanf_float+0x124>
 800ccf8:	2b4e      	cmp	r3, #78	; 0x4e
 800ccfa:	d1b5      	bne.n	800cc68 <_scanf_float+0x70>
 800ccfc:	2a00      	cmp	r2, #0
 800ccfe:	d146      	bne.n	800cd8e <_scanf_float+0x196>
 800cd00:	f1b9 0f00 	cmp.w	r9, #0
 800cd04:	d145      	bne.n	800cd92 <_scanf_float+0x19a>
 800cd06:	6821      	ldr	r1, [r4, #0]
 800cd08:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800cd0c:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800cd10:	d13f      	bne.n	800cd92 <_scanf_float+0x19a>
 800cd12:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800cd16:	6021      	str	r1, [r4, #0]
 800cd18:	2201      	movs	r2, #1
 800cd1a:	e02e      	b.n	800cd7a <_scanf_float+0x182>
 800cd1c:	2b59      	cmp	r3, #89	; 0x59
 800cd1e:	d01e      	beq.n	800cd5e <_scanf_float+0x166>
 800cd20:	2b61      	cmp	r3, #97	; 0x61
 800cd22:	e7de      	b.n	800cce2 <_scanf_float+0xea>
 800cd24:	2b6e      	cmp	r3, #110	; 0x6e
 800cd26:	d0e9      	beq.n	800ccfc <_scanf_float+0x104>
 800cd28:	d815      	bhi.n	800cd56 <_scanf_float+0x15e>
 800cd2a:	2b66      	cmp	r3, #102	; 0x66
 800cd2c:	d043      	beq.n	800cdb6 <_scanf_float+0x1be>
 800cd2e:	2b69      	cmp	r3, #105	; 0x69
 800cd30:	d19a      	bne.n	800cc68 <_scanf_float+0x70>
 800cd32:	f1bb 0f00 	cmp.w	fp, #0
 800cd36:	d138      	bne.n	800cdaa <_scanf_float+0x1b2>
 800cd38:	f1b9 0f00 	cmp.w	r9, #0
 800cd3c:	d197      	bne.n	800cc6e <_scanf_float+0x76>
 800cd3e:	6821      	ldr	r1, [r4, #0]
 800cd40:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800cd44:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800cd48:	d195      	bne.n	800cc76 <_scanf_float+0x7e>
 800cd4a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800cd4e:	6021      	str	r1, [r4, #0]
 800cd50:	f04f 0b01 	mov.w	fp, #1
 800cd54:	e011      	b.n	800cd7a <_scanf_float+0x182>
 800cd56:	2b74      	cmp	r3, #116	; 0x74
 800cd58:	d034      	beq.n	800cdc4 <_scanf_float+0x1cc>
 800cd5a:	2b79      	cmp	r3, #121	; 0x79
 800cd5c:	d184      	bne.n	800cc68 <_scanf_float+0x70>
 800cd5e:	f1bb 0f07 	cmp.w	fp, #7
 800cd62:	d181      	bne.n	800cc68 <_scanf_float+0x70>
 800cd64:	f04f 0b08 	mov.w	fp, #8
 800cd68:	e007      	b.n	800cd7a <_scanf_float+0x182>
 800cd6a:	eb12 0f0b 	cmn.w	r2, fp
 800cd6e:	f47f af7b 	bne.w	800cc68 <_scanf_float+0x70>
 800cd72:	6821      	ldr	r1, [r4, #0]
 800cd74:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 800cd78:	6021      	str	r1, [r4, #0]
 800cd7a:	702b      	strb	r3, [r5, #0]
 800cd7c:	3501      	adds	r5, #1
 800cd7e:	e79a      	b.n	800ccb6 <_scanf_float+0xbe>
 800cd80:	6821      	ldr	r1, [r4, #0]
 800cd82:	0608      	lsls	r0, r1, #24
 800cd84:	f57f af70 	bpl.w	800cc68 <_scanf_float+0x70>
 800cd88:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800cd8c:	e7f4      	b.n	800cd78 <_scanf_float+0x180>
 800cd8e:	2a02      	cmp	r2, #2
 800cd90:	d047      	beq.n	800ce22 <_scanf_float+0x22a>
 800cd92:	f1bb 0f01 	cmp.w	fp, #1
 800cd96:	d003      	beq.n	800cda0 <_scanf_float+0x1a8>
 800cd98:	f1bb 0f04 	cmp.w	fp, #4
 800cd9c:	f47f af64 	bne.w	800cc68 <_scanf_float+0x70>
 800cda0:	f10b 0b01 	add.w	fp, fp, #1
 800cda4:	fa5f fb8b 	uxtb.w	fp, fp
 800cda8:	e7e7      	b.n	800cd7a <_scanf_float+0x182>
 800cdaa:	f1bb 0f03 	cmp.w	fp, #3
 800cdae:	d0f7      	beq.n	800cda0 <_scanf_float+0x1a8>
 800cdb0:	f1bb 0f05 	cmp.w	fp, #5
 800cdb4:	e7f2      	b.n	800cd9c <_scanf_float+0x1a4>
 800cdb6:	f1bb 0f02 	cmp.w	fp, #2
 800cdba:	f47f af55 	bne.w	800cc68 <_scanf_float+0x70>
 800cdbe:	f04f 0b03 	mov.w	fp, #3
 800cdc2:	e7da      	b.n	800cd7a <_scanf_float+0x182>
 800cdc4:	f1bb 0f06 	cmp.w	fp, #6
 800cdc8:	f47f af4e 	bne.w	800cc68 <_scanf_float+0x70>
 800cdcc:	f04f 0b07 	mov.w	fp, #7
 800cdd0:	e7d3      	b.n	800cd7a <_scanf_float+0x182>
 800cdd2:	6821      	ldr	r1, [r4, #0]
 800cdd4:	0588      	lsls	r0, r1, #22
 800cdd6:	f57f af47 	bpl.w	800cc68 <_scanf_float+0x70>
 800cdda:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 800cdde:	6021      	str	r1, [r4, #0]
 800cde0:	f8cd 9008 	str.w	r9, [sp, #8]
 800cde4:	e7c9      	b.n	800cd7a <_scanf_float+0x182>
 800cde6:	6821      	ldr	r1, [r4, #0]
 800cde8:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 800cdec:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800cdf0:	d006      	beq.n	800ce00 <_scanf_float+0x208>
 800cdf2:	0548      	lsls	r0, r1, #21
 800cdf4:	f57f af38 	bpl.w	800cc68 <_scanf_float+0x70>
 800cdf8:	f1b9 0f00 	cmp.w	r9, #0
 800cdfc:	f43f af3b 	beq.w	800cc76 <_scanf_float+0x7e>
 800ce00:	0588      	lsls	r0, r1, #22
 800ce02:	bf58      	it	pl
 800ce04:	9802      	ldrpl	r0, [sp, #8]
 800ce06:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800ce0a:	bf58      	it	pl
 800ce0c:	eba9 0000 	subpl.w	r0, r9, r0
 800ce10:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 800ce14:	bf58      	it	pl
 800ce16:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 800ce1a:	6021      	str	r1, [r4, #0]
 800ce1c:	f04f 0900 	mov.w	r9, #0
 800ce20:	e7ab      	b.n	800cd7a <_scanf_float+0x182>
 800ce22:	2203      	movs	r2, #3
 800ce24:	e7a9      	b.n	800cd7a <_scanf_float+0x182>
 800ce26:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800ce2a:	9205      	str	r2, [sp, #20]
 800ce2c:	4631      	mov	r1, r6
 800ce2e:	4638      	mov	r0, r7
 800ce30:	4798      	blx	r3
 800ce32:	9a05      	ldr	r2, [sp, #20]
 800ce34:	2800      	cmp	r0, #0
 800ce36:	f43f af04 	beq.w	800cc42 <_scanf_float+0x4a>
 800ce3a:	e715      	b.n	800cc68 <_scanf_float+0x70>
 800ce3c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ce40:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800ce44:	4632      	mov	r2, r6
 800ce46:	4638      	mov	r0, r7
 800ce48:	4798      	blx	r3
 800ce4a:	6923      	ldr	r3, [r4, #16]
 800ce4c:	3b01      	subs	r3, #1
 800ce4e:	6123      	str	r3, [r4, #16]
 800ce50:	e715      	b.n	800cc7e <_scanf_float+0x86>
 800ce52:	f10b 33ff 	add.w	r3, fp, #4294967295
 800ce56:	2b06      	cmp	r3, #6
 800ce58:	d80a      	bhi.n	800ce70 <_scanf_float+0x278>
 800ce5a:	f1bb 0f02 	cmp.w	fp, #2
 800ce5e:	d968      	bls.n	800cf32 <_scanf_float+0x33a>
 800ce60:	f1ab 0b03 	sub.w	fp, fp, #3
 800ce64:	fa5f fb8b 	uxtb.w	fp, fp
 800ce68:	eba5 0b0b 	sub.w	fp, r5, fp
 800ce6c:	455d      	cmp	r5, fp
 800ce6e:	d14b      	bne.n	800cf08 <_scanf_float+0x310>
 800ce70:	6823      	ldr	r3, [r4, #0]
 800ce72:	05da      	lsls	r2, r3, #23
 800ce74:	d51f      	bpl.n	800ceb6 <_scanf_float+0x2be>
 800ce76:	055b      	lsls	r3, r3, #21
 800ce78:	d468      	bmi.n	800cf4c <_scanf_float+0x354>
 800ce7a:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800ce7e:	6923      	ldr	r3, [r4, #16]
 800ce80:	2965      	cmp	r1, #101	; 0x65
 800ce82:	f103 33ff 	add.w	r3, r3, #4294967295
 800ce86:	f105 3bff 	add.w	fp, r5, #4294967295
 800ce8a:	6123      	str	r3, [r4, #16]
 800ce8c:	d00d      	beq.n	800ceaa <_scanf_float+0x2b2>
 800ce8e:	2945      	cmp	r1, #69	; 0x45
 800ce90:	d00b      	beq.n	800ceaa <_scanf_float+0x2b2>
 800ce92:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ce96:	4632      	mov	r2, r6
 800ce98:	4638      	mov	r0, r7
 800ce9a:	4798      	blx	r3
 800ce9c:	6923      	ldr	r3, [r4, #16]
 800ce9e:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 800cea2:	3b01      	subs	r3, #1
 800cea4:	f1a5 0b02 	sub.w	fp, r5, #2
 800cea8:	6123      	str	r3, [r4, #16]
 800ceaa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ceae:	4632      	mov	r2, r6
 800ceb0:	4638      	mov	r0, r7
 800ceb2:	4798      	blx	r3
 800ceb4:	465d      	mov	r5, fp
 800ceb6:	6826      	ldr	r6, [r4, #0]
 800ceb8:	f016 0610 	ands.w	r6, r6, #16
 800cebc:	d17a      	bne.n	800cfb4 <_scanf_float+0x3bc>
 800cebe:	702e      	strb	r6, [r5, #0]
 800cec0:	6823      	ldr	r3, [r4, #0]
 800cec2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800cec6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ceca:	d142      	bne.n	800cf52 <_scanf_float+0x35a>
 800cecc:	9b02      	ldr	r3, [sp, #8]
 800cece:	eba9 0303 	sub.w	r3, r9, r3
 800ced2:	425a      	negs	r2, r3
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	d149      	bne.n	800cf6c <_scanf_float+0x374>
 800ced8:	2200      	movs	r2, #0
 800ceda:	4641      	mov	r1, r8
 800cedc:	4638      	mov	r0, r7
 800cede:	f000 ff1f 	bl	800dd20 <_strtod_r>
 800cee2:	6825      	ldr	r5, [r4, #0]
 800cee4:	f8da 3000 	ldr.w	r3, [sl]
 800cee8:	f015 0f02 	tst.w	r5, #2
 800ceec:	f103 0204 	add.w	r2, r3, #4
 800cef0:	ec59 8b10 	vmov	r8, r9, d0
 800cef4:	f8ca 2000 	str.w	r2, [sl]
 800cef8:	d043      	beq.n	800cf82 <_scanf_float+0x38a>
 800cefa:	681b      	ldr	r3, [r3, #0]
 800cefc:	e9c3 8900 	strd	r8, r9, [r3]
 800cf00:	68e3      	ldr	r3, [r4, #12]
 800cf02:	3301      	adds	r3, #1
 800cf04:	60e3      	str	r3, [r4, #12]
 800cf06:	e6be      	b.n	800cc86 <_scanf_float+0x8e>
 800cf08:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800cf0c:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800cf10:	4632      	mov	r2, r6
 800cf12:	4638      	mov	r0, r7
 800cf14:	4798      	blx	r3
 800cf16:	6923      	ldr	r3, [r4, #16]
 800cf18:	3b01      	subs	r3, #1
 800cf1a:	6123      	str	r3, [r4, #16]
 800cf1c:	e7a6      	b.n	800ce6c <_scanf_float+0x274>
 800cf1e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800cf22:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800cf26:	4632      	mov	r2, r6
 800cf28:	4638      	mov	r0, r7
 800cf2a:	4798      	blx	r3
 800cf2c:	6923      	ldr	r3, [r4, #16]
 800cf2e:	3b01      	subs	r3, #1
 800cf30:	6123      	str	r3, [r4, #16]
 800cf32:	4545      	cmp	r5, r8
 800cf34:	d8f3      	bhi.n	800cf1e <_scanf_float+0x326>
 800cf36:	e6a5      	b.n	800cc84 <_scanf_float+0x8c>
 800cf38:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800cf3c:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800cf40:	4632      	mov	r2, r6
 800cf42:	4638      	mov	r0, r7
 800cf44:	4798      	blx	r3
 800cf46:	6923      	ldr	r3, [r4, #16]
 800cf48:	3b01      	subs	r3, #1
 800cf4a:	6123      	str	r3, [r4, #16]
 800cf4c:	4545      	cmp	r5, r8
 800cf4e:	d8f3      	bhi.n	800cf38 <_scanf_float+0x340>
 800cf50:	e698      	b.n	800cc84 <_scanf_float+0x8c>
 800cf52:	9b03      	ldr	r3, [sp, #12]
 800cf54:	2b00      	cmp	r3, #0
 800cf56:	d0bf      	beq.n	800ced8 <_scanf_float+0x2e0>
 800cf58:	9904      	ldr	r1, [sp, #16]
 800cf5a:	230a      	movs	r3, #10
 800cf5c:	4632      	mov	r2, r6
 800cf5e:	3101      	adds	r1, #1
 800cf60:	4638      	mov	r0, r7
 800cf62:	f000 ff69 	bl	800de38 <_strtol_r>
 800cf66:	9b03      	ldr	r3, [sp, #12]
 800cf68:	9d04      	ldr	r5, [sp, #16]
 800cf6a:	1ac2      	subs	r2, r0, r3
 800cf6c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800cf70:	429d      	cmp	r5, r3
 800cf72:	bf28      	it	cs
 800cf74:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 800cf78:	490f      	ldr	r1, [pc, #60]	; (800cfb8 <_scanf_float+0x3c0>)
 800cf7a:	4628      	mov	r0, r5
 800cf7c:	f000 f8a0 	bl	800d0c0 <siprintf>
 800cf80:	e7aa      	b.n	800ced8 <_scanf_float+0x2e0>
 800cf82:	f015 0504 	ands.w	r5, r5, #4
 800cf86:	d1b8      	bne.n	800cefa <_scanf_float+0x302>
 800cf88:	681f      	ldr	r7, [r3, #0]
 800cf8a:	ee10 2a10 	vmov	r2, s0
 800cf8e:	464b      	mov	r3, r9
 800cf90:	ee10 0a10 	vmov	r0, s0
 800cf94:	4649      	mov	r1, r9
 800cf96:	f7f3 fdc9 	bl	8000b2c <__aeabi_dcmpun>
 800cf9a:	b128      	cbz	r0, 800cfa8 <_scanf_float+0x3b0>
 800cf9c:	4628      	mov	r0, r5
 800cf9e:	f000 f889 	bl	800d0b4 <nanf>
 800cfa2:	ed87 0a00 	vstr	s0, [r7]
 800cfa6:	e7ab      	b.n	800cf00 <_scanf_float+0x308>
 800cfa8:	4640      	mov	r0, r8
 800cfaa:	4649      	mov	r1, r9
 800cfac:	f7f3 fe1c 	bl	8000be8 <__aeabi_d2f>
 800cfb0:	6038      	str	r0, [r7, #0]
 800cfb2:	e7a5      	b.n	800cf00 <_scanf_float+0x308>
 800cfb4:	2600      	movs	r6, #0
 800cfb6:	e666      	b.n	800cc86 <_scanf_float+0x8e>
 800cfb8:	08010a88 	.word	0x08010a88

0800cfbc <iprintf>:
 800cfbc:	b40f      	push	{r0, r1, r2, r3}
 800cfbe:	4b0a      	ldr	r3, [pc, #40]	; (800cfe8 <iprintf+0x2c>)
 800cfc0:	b513      	push	{r0, r1, r4, lr}
 800cfc2:	681c      	ldr	r4, [r3, #0]
 800cfc4:	b124      	cbz	r4, 800cfd0 <iprintf+0x14>
 800cfc6:	69a3      	ldr	r3, [r4, #24]
 800cfc8:	b913      	cbnz	r3, 800cfd0 <iprintf+0x14>
 800cfca:	4620      	mov	r0, r4
 800cfcc:	f001 ff3c 	bl	800ee48 <__sinit>
 800cfd0:	ab05      	add	r3, sp, #20
 800cfd2:	9a04      	ldr	r2, [sp, #16]
 800cfd4:	68a1      	ldr	r1, [r4, #8]
 800cfd6:	9301      	str	r3, [sp, #4]
 800cfd8:	4620      	mov	r0, r4
 800cfda:	f003 f9a9 	bl	8010330 <_vfiprintf_r>
 800cfde:	b002      	add	sp, #8
 800cfe0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cfe4:	b004      	add	sp, #16
 800cfe6:	4770      	bx	lr
 800cfe8:	20000040 	.word	0x20000040

0800cfec <_puts_r>:
 800cfec:	b570      	push	{r4, r5, r6, lr}
 800cfee:	460e      	mov	r6, r1
 800cff0:	4605      	mov	r5, r0
 800cff2:	b118      	cbz	r0, 800cffc <_puts_r+0x10>
 800cff4:	6983      	ldr	r3, [r0, #24]
 800cff6:	b90b      	cbnz	r3, 800cffc <_puts_r+0x10>
 800cff8:	f001 ff26 	bl	800ee48 <__sinit>
 800cffc:	69ab      	ldr	r3, [r5, #24]
 800cffe:	68ac      	ldr	r4, [r5, #8]
 800d000:	b913      	cbnz	r3, 800d008 <_puts_r+0x1c>
 800d002:	4628      	mov	r0, r5
 800d004:	f001 ff20 	bl	800ee48 <__sinit>
 800d008:	4b23      	ldr	r3, [pc, #140]	; (800d098 <_puts_r+0xac>)
 800d00a:	429c      	cmp	r4, r3
 800d00c:	d117      	bne.n	800d03e <_puts_r+0x52>
 800d00e:	686c      	ldr	r4, [r5, #4]
 800d010:	89a3      	ldrh	r3, [r4, #12]
 800d012:	071b      	lsls	r3, r3, #28
 800d014:	d51d      	bpl.n	800d052 <_puts_r+0x66>
 800d016:	6923      	ldr	r3, [r4, #16]
 800d018:	b1db      	cbz	r3, 800d052 <_puts_r+0x66>
 800d01a:	3e01      	subs	r6, #1
 800d01c:	68a3      	ldr	r3, [r4, #8]
 800d01e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800d022:	3b01      	subs	r3, #1
 800d024:	60a3      	str	r3, [r4, #8]
 800d026:	b9e9      	cbnz	r1, 800d064 <_puts_r+0x78>
 800d028:	2b00      	cmp	r3, #0
 800d02a:	da2e      	bge.n	800d08a <_puts_r+0x9e>
 800d02c:	4622      	mov	r2, r4
 800d02e:	210a      	movs	r1, #10
 800d030:	4628      	mov	r0, r5
 800d032:	f000 ff13 	bl	800de5c <__swbuf_r>
 800d036:	3001      	adds	r0, #1
 800d038:	d011      	beq.n	800d05e <_puts_r+0x72>
 800d03a:	200a      	movs	r0, #10
 800d03c:	e011      	b.n	800d062 <_puts_r+0x76>
 800d03e:	4b17      	ldr	r3, [pc, #92]	; (800d09c <_puts_r+0xb0>)
 800d040:	429c      	cmp	r4, r3
 800d042:	d101      	bne.n	800d048 <_puts_r+0x5c>
 800d044:	68ac      	ldr	r4, [r5, #8]
 800d046:	e7e3      	b.n	800d010 <_puts_r+0x24>
 800d048:	4b15      	ldr	r3, [pc, #84]	; (800d0a0 <_puts_r+0xb4>)
 800d04a:	429c      	cmp	r4, r3
 800d04c:	bf08      	it	eq
 800d04e:	68ec      	ldreq	r4, [r5, #12]
 800d050:	e7de      	b.n	800d010 <_puts_r+0x24>
 800d052:	4621      	mov	r1, r4
 800d054:	4628      	mov	r0, r5
 800d056:	f000 ff53 	bl	800df00 <__swsetup_r>
 800d05a:	2800      	cmp	r0, #0
 800d05c:	d0dd      	beq.n	800d01a <_puts_r+0x2e>
 800d05e:	f04f 30ff 	mov.w	r0, #4294967295
 800d062:	bd70      	pop	{r4, r5, r6, pc}
 800d064:	2b00      	cmp	r3, #0
 800d066:	da04      	bge.n	800d072 <_puts_r+0x86>
 800d068:	69a2      	ldr	r2, [r4, #24]
 800d06a:	429a      	cmp	r2, r3
 800d06c:	dc06      	bgt.n	800d07c <_puts_r+0x90>
 800d06e:	290a      	cmp	r1, #10
 800d070:	d004      	beq.n	800d07c <_puts_r+0x90>
 800d072:	6823      	ldr	r3, [r4, #0]
 800d074:	1c5a      	adds	r2, r3, #1
 800d076:	6022      	str	r2, [r4, #0]
 800d078:	7019      	strb	r1, [r3, #0]
 800d07a:	e7cf      	b.n	800d01c <_puts_r+0x30>
 800d07c:	4622      	mov	r2, r4
 800d07e:	4628      	mov	r0, r5
 800d080:	f000 feec 	bl	800de5c <__swbuf_r>
 800d084:	3001      	adds	r0, #1
 800d086:	d1c9      	bne.n	800d01c <_puts_r+0x30>
 800d088:	e7e9      	b.n	800d05e <_puts_r+0x72>
 800d08a:	6823      	ldr	r3, [r4, #0]
 800d08c:	200a      	movs	r0, #10
 800d08e:	1c5a      	adds	r2, r3, #1
 800d090:	6022      	str	r2, [r4, #0]
 800d092:	7018      	strb	r0, [r3, #0]
 800d094:	e7e5      	b.n	800d062 <_puts_r+0x76>
 800d096:	bf00      	nop
 800d098:	08010b10 	.word	0x08010b10
 800d09c:	08010b30 	.word	0x08010b30
 800d0a0:	08010af0 	.word	0x08010af0

0800d0a4 <puts>:
 800d0a4:	4b02      	ldr	r3, [pc, #8]	; (800d0b0 <puts+0xc>)
 800d0a6:	4601      	mov	r1, r0
 800d0a8:	6818      	ldr	r0, [r3, #0]
 800d0aa:	f7ff bf9f 	b.w	800cfec <_puts_r>
 800d0ae:	bf00      	nop
 800d0b0:	20000040 	.word	0x20000040

0800d0b4 <nanf>:
 800d0b4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800d0bc <nanf+0x8>
 800d0b8:	4770      	bx	lr
 800d0ba:	bf00      	nop
 800d0bc:	7fc00000 	.word	0x7fc00000

0800d0c0 <siprintf>:
 800d0c0:	b40e      	push	{r1, r2, r3}
 800d0c2:	b500      	push	{lr}
 800d0c4:	b09c      	sub	sp, #112	; 0x70
 800d0c6:	ab1d      	add	r3, sp, #116	; 0x74
 800d0c8:	9002      	str	r0, [sp, #8]
 800d0ca:	9006      	str	r0, [sp, #24]
 800d0cc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800d0d0:	4809      	ldr	r0, [pc, #36]	; (800d0f8 <siprintf+0x38>)
 800d0d2:	9107      	str	r1, [sp, #28]
 800d0d4:	9104      	str	r1, [sp, #16]
 800d0d6:	4909      	ldr	r1, [pc, #36]	; (800d0fc <siprintf+0x3c>)
 800d0d8:	f853 2b04 	ldr.w	r2, [r3], #4
 800d0dc:	9105      	str	r1, [sp, #20]
 800d0de:	6800      	ldr	r0, [r0, #0]
 800d0e0:	9301      	str	r3, [sp, #4]
 800d0e2:	a902      	add	r1, sp, #8
 800d0e4:	f003 f802 	bl	80100ec <_svfiprintf_r>
 800d0e8:	9b02      	ldr	r3, [sp, #8]
 800d0ea:	2200      	movs	r2, #0
 800d0ec:	701a      	strb	r2, [r3, #0]
 800d0ee:	b01c      	add	sp, #112	; 0x70
 800d0f0:	f85d eb04 	ldr.w	lr, [sp], #4
 800d0f4:	b003      	add	sp, #12
 800d0f6:	4770      	bx	lr
 800d0f8:	20000040 	.word	0x20000040
 800d0fc:	ffff0208 	.word	0xffff0208

0800d100 <sulp>:
 800d100:	b570      	push	{r4, r5, r6, lr}
 800d102:	4604      	mov	r4, r0
 800d104:	460d      	mov	r5, r1
 800d106:	ec45 4b10 	vmov	d0, r4, r5
 800d10a:	4616      	mov	r6, r2
 800d10c:	f002 fdaa 	bl	800fc64 <__ulp>
 800d110:	ec51 0b10 	vmov	r0, r1, d0
 800d114:	b17e      	cbz	r6, 800d136 <sulp+0x36>
 800d116:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800d11a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800d11e:	2b00      	cmp	r3, #0
 800d120:	dd09      	ble.n	800d136 <sulp+0x36>
 800d122:	051b      	lsls	r3, r3, #20
 800d124:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800d128:	2400      	movs	r4, #0
 800d12a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800d12e:	4622      	mov	r2, r4
 800d130:	462b      	mov	r3, r5
 800d132:	f7f3 fa61 	bl	80005f8 <__aeabi_dmul>
 800d136:	bd70      	pop	{r4, r5, r6, pc}

0800d138 <_strtod_l>:
 800d138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d13c:	461f      	mov	r7, r3
 800d13e:	b0a1      	sub	sp, #132	; 0x84
 800d140:	2300      	movs	r3, #0
 800d142:	4681      	mov	r9, r0
 800d144:	4638      	mov	r0, r7
 800d146:	460e      	mov	r6, r1
 800d148:	9217      	str	r2, [sp, #92]	; 0x5c
 800d14a:	931c      	str	r3, [sp, #112]	; 0x70
 800d14c:	f002 fa2f 	bl	800f5ae <__localeconv_l>
 800d150:	4680      	mov	r8, r0
 800d152:	6800      	ldr	r0, [r0, #0]
 800d154:	f7f3 f83c 	bl	80001d0 <strlen>
 800d158:	f04f 0a00 	mov.w	sl, #0
 800d15c:	4604      	mov	r4, r0
 800d15e:	f04f 0b00 	mov.w	fp, #0
 800d162:	961b      	str	r6, [sp, #108]	; 0x6c
 800d164:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d166:	781a      	ldrb	r2, [r3, #0]
 800d168:	2a0d      	cmp	r2, #13
 800d16a:	d832      	bhi.n	800d1d2 <_strtod_l+0x9a>
 800d16c:	2a09      	cmp	r2, #9
 800d16e:	d236      	bcs.n	800d1de <_strtod_l+0xa6>
 800d170:	2a00      	cmp	r2, #0
 800d172:	d03e      	beq.n	800d1f2 <_strtod_l+0xba>
 800d174:	2300      	movs	r3, #0
 800d176:	930d      	str	r3, [sp, #52]	; 0x34
 800d178:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800d17a:	782b      	ldrb	r3, [r5, #0]
 800d17c:	2b30      	cmp	r3, #48	; 0x30
 800d17e:	f040 80ac 	bne.w	800d2da <_strtod_l+0x1a2>
 800d182:	786b      	ldrb	r3, [r5, #1]
 800d184:	2b58      	cmp	r3, #88	; 0x58
 800d186:	d001      	beq.n	800d18c <_strtod_l+0x54>
 800d188:	2b78      	cmp	r3, #120	; 0x78
 800d18a:	d167      	bne.n	800d25c <_strtod_l+0x124>
 800d18c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d18e:	9301      	str	r3, [sp, #4]
 800d190:	ab1c      	add	r3, sp, #112	; 0x70
 800d192:	9300      	str	r3, [sp, #0]
 800d194:	9702      	str	r7, [sp, #8]
 800d196:	ab1d      	add	r3, sp, #116	; 0x74
 800d198:	4a88      	ldr	r2, [pc, #544]	; (800d3bc <_strtod_l+0x284>)
 800d19a:	a91b      	add	r1, sp, #108	; 0x6c
 800d19c:	4648      	mov	r0, r9
 800d19e:	f001 ff2c 	bl	800effa <__gethex>
 800d1a2:	f010 0407 	ands.w	r4, r0, #7
 800d1a6:	4606      	mov	r6, r0
 800d1a8:	d005      	beq.n	800d1b6 <_strtod_l+0x7e>
 800d1aa:	2c06      	cmp	r4, #6
 800d1ac:	d12b      	bne.n	800d206 <_strtod_l+0xce>
 800d1ae:	3501      	adds	r5, #1
 800d1b0:	2300      	movs	r3, #0
 800d1b2:	951b      	str	r5, [sp, #108]	; 0x6c
 800d1b4:	930d      	str	r3, [sp, #52]	; 0x34
 800d1b6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d1b8:	2b00      	cmp	r3, #0
 800d1ba:	f040 859a 	bne.w	800dcf2 <_strtod_l+0xbba>
 800d1be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d1c0:	b1e3      	cbz	r3, 800d1fc <_strtod_l+0xc4>
 800d1c2:	4652      	mov	r2, sl
 800d1c4:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800d1c8:	ec43 2b10 	vmov	d0, r2, r3
 800d1cc:	b021      	add	sp, #132	; 0x84
 800d1ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1d2:	2a2b      	cmp	r2, #43	; 0x2b
 800d1d4:	d015      	beq.n	800d202 <_strtod_l+0xca>
 800d1d6:	2a2d      	cmp	r2, #45	; 0x2d
 800d1d8:	d004      	beq.n	800d1e4 <_strtod_l+0xac>
 800d1da:	2a20      	cmp	r2, #32
 800d1dc:	d1ca      	bne.n	800d174 <_strtod_l+0x3c>
 800d1de:	3301      	adds	r3, #1
 800d1e0:	931b      	str	r3, [sp, #108]	; 0x6c
 800d1e2:	e7bf      	b.n	800d164 <_strtod_l+0x2c>
 800d1e4:	2201      	movs	r2, #1
 800d1e6:	920d      	str	r2, [sp, #52]	; 0x34
 800d1e8:	1c5a      	adds	r2, r3, #1
 800d1ea:	921b      	str	r2, [sp, #108]	; 0x6c
 800d1ec:	785b      	ldrb	r3, [r3, #1]
 800d1ee:	2b00      	cmp	r3, #0
 800d1f0:	d1c2      	bne.n	800d178 <_strtod_l+0x40>
 800d1f2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d1f4:	961b      	str	r6, [sp, #108]	; 0x6c
 800d1f6:	2b00      	cmp	r3, #0
 800d1f8:	f040 8579 	bne.w	800dcee <_strtod_l+0xbb6>
 800d1fc:	4652      	mov	r2, sl
 800d1fe:	465b      	mov	r3, fp
 800d200:	e7e2      	b.n	800d1c8 <_strtod_l+0x90>
 800d202:	2200      	movs	r2, #0
 800d204:	e7ef      	b.n	800d1e6 <_strtod_l+0xae>
 800d206:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800d208:	b13a      	cbz	r2, 800d21a <_strtod_l+0xe2>
 800d20a:	2135      	movs	r1, #53	; 0x35
 800d20c:	a81e      	add	r0, sp, #120	; 0x78
 800d20e:	f002 fe21 	bl	800fe54 <__copybits>
 800d212:	991c      	ldr	r1, [sp, #112]	; 0x70
 800d214:	4648      	mov	r0, r9
 800d216:	f002 fa8d 	bl	800f734 <_Bfree>
 800d21a:	3c01      	subs	r4, #1
 800d21c:	2c04      	cmp	r4, #4
 800d21e:	d806      	bhi.n	800d22e <_strtod_l+0xf6>
 800d220:	e8df f004 	tbb	[pc, r4]
 800d224:	1714030a 	.word	0x1714030a
 800d228:	0a          	.byte	0x0a
 800d229:	00          	.byte	0x00
 800d22a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 800d22e:	0730      	lsls	r0, r6, #28
 800d230:	d5c1      	bpl.n	800d1b6 <_strtod_l+0x7e>
 800d232:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800d236:	e7be      	b.n	800d1b6 <_strtod_l+0x7e>
 800d238:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 800d23c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800d23e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800d242:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800d246:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800d24a:	e7f0      	b.n	800d22e <_strtod_l+0xf6>
 800d24c:	f8df b170 	ldr.w	fp, [pc, #368]	; 800d3c0 <_strtod_l+0x288>
 800d250:	e7ed      	b.n	800d22e <_strtod_l+0xf6>
 800d252:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800d256:	f04f 3aff 	mov.w	sl, #4294967295
 800d25a:	e7e8      	b.n	800d22e <_strtod_l+0xf6>
 800d25c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d25e:	1c5a      	adds	r2, r3, #1
 800d260:	921b      	str	r2, [sp, #108]	; 0x6c
 800d262:	785b      	ldrb	r3, [r3, #1]
 800d264:	2b30      	cmp	r3, #48	; 0x30
 800d266:	d0f9      	beq.n	800d25c <_strtod_l+0x124>
 800d268:	2b00      	cmp	r3, #0
 800d26a:	d0a4      	beq.n	800d1b6 <_strtod_l+0x7e>
 800d26c:	2301      	movs	r3, #1
 800d26e:	2500      	movs	r5, #0
 800d270:	9306      	str	r3, [sp, #24]
 800d272:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d274:	9308      	str	r3, [sp, #32]
 800d276:	9507      	str	r5, [sp, #28]
 800d278:	9505      	str	r5, [sp, #20]
 800d27a:	220a      	movs	r2, #10
 800d27c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800d27e:	7807      	ldrb	r7, [r0, #0]
 800d280:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800d284:	b2d9      	uxtb	r1, r3
 800d286:	2909      	cmp	r1, #9
 800d288:	d929      	bls.n	800d2de <_strtod_l+0x1a6>
 800d28a:	4622      	mov	r2, r4
 800d28c:	f8d8 1000 	ldr.w	r1, [r8]
 800d290:	f003 f9b7 	bl	8010602 <strncmp>
 800d294:	2800      	cmp	r0, #0
 800d296:	d031      	beq.n	800d2fc <_strtod_l+0x1c4>
 800d298:	2000      	movs	r0, #0
 800d29a:	9c05      	ldr	r4, [sp, #20]
 800d29c:	9004      	str	r0, [sp, #16]
 800d29e:	463b      	mov	r3, r7
 800d2a0:	4602      	mov	r2, r0
 800d2a2:	2b65      	cmp	r3, #101	; 0x65
 800d2a4:	d001      	beq.n	800d2aa <_strtod_l+0x172>
 800d2a6:	2b45      	cmp	r3, #69	; 0x45
 800d2a8:	d114      	bne.n	800d2d4 <_strtod_l+0x19c>
 800d2aa:	b924      	cbnz	r4, 800d2b6 <_strtod_l+0x17e>
 800d2ac:	b910      	cbnz	r0, 800d2b4 <_strtod_l+0x17c>
 800d2ae:	9b06      	ldr	r3, [sp, #24]
 800d2b0:	2b00      	cmp	r3, #0
 800d2b2:	d09e      	beq.n	800d1f2 <_strtod_l+0xba>
 800d2b4:	2400      	movs	r4, #0
 800d2b6:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800d2b8:	1c73      	adds	r3, r6, #1
 800d2ba:	931b      	str	r3, [sp, #108]	; 0x6c
 800d2bc:	7873      	ldrb	r3, [r6, #1]
 800d2be:	2b2b      	cmp	r3, #43	; 0x2b
 800d2c0:	d078      	beq.n	800d3b4 <_strtod_l+0x27c>
 800d2c2:	2b2d      	cmp	r3, #45	; 0x2d
 800d2c4:	d070      	beq.n	800d3a8 <_strtod_l+0x270>
 800d2c6:	f04f 0c00 	mov.w	ip, #0
 800d2ca:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 800d2ce:	2f09      	cmp	r7, #9
 800d2d0:	d97c      	bls.n	800d3cc <_strtod_l+0x294>
 800d2d2:	961b      	str	r6, [sp, #108]	; 0x6c
 800d2d4:	f04f 0e00 	mov.w	lr, #0
 800d2d8:	e09a      	b.n	800d410 <_strtod_l+0x2d8>
 800d2da:	2300      	movs	r3, #0
 800d2dc:	e7c7      	b.n	800d26e <_strtod_l+0x136>
 800d2de:	9905      	ldr	r1, [sp, #20]
 800d2e0:	2908      	cmp	r1, #8
 800d2e2:	bfdd      	ittte	le
 800d2e4:	9907      	ldrle	r1, [sp, #28]
 800d2e6:	fb02 3301 	mlale	r3, r2, r1, r3
 800d2ea:	9307      	strle	r3, [sp, #28]
 800d2ec:	fb02 3505 	mlagt	r5, r2, r5, r3
 800d2f0:	9b05      	ldr	r3, [sp, #20]
 800d2f2:	3001      	adds	r0, #1
 800d2f4:	3301      	adds	r3, #1
 800d2f6:	9305      	str	r3, [sp, #20]
 800d2f8:	901b      	str	r0, [sp, #108]	; 0x6c
 800d2fa:	e7bf      	b.n	800d27c <_strtod_l+0x144>
 800d2fc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d2fe:	191a      	adds	r2, r3, r4
 800d300:	921b      	str	r2, [sp, #108]	; 0x6c
 800d302:	9a05      	ldr	r2, [sp, #20]
 800d304:	5d1b      	ldrb	r3, [r3, r4]
 800d306:	2a00      	cmp	r2, #0
 800d308:	d037      	beq.n	800d37a <_strtod_l+0x242>
 800d30a:	9c05      	ldr	r4, [sp, #20]
 800d30c:	4602      	mov	r2, r0
 800d30e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800d312:	2909      	cmp	r1, #9
 800d314:	d913      	bls.n	800d33e <_strtod_l+0x206>
 800d316:	2101      	movs	r1, #1
 800d318:	9104      	str	r1, [sp, #16]
 800d31a:	e7c2      	b.n	800d2a2 <_strtod_l+0x16a>
 800d31c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d31e:	1c5a      	adds	r2, r3, #1
 800d320:	921b      	str	r2, [sp, #108]	; 0x6c
 800d322:	785b      	ldrb	r3, [r3, #1]
 800d324:	3001      	adds	r0, #1
 800d326:	2b30      	cmp	r3, #48	; 0x30
 800d328:	d0f8      	beq.n	800d31c <_strtod_l+0x1e4>
 800d32a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800d32e:	2a08      	cmp	r2, #8
 800d330:	f200 84e4 	bhi.w	800dcfc <_strtod_l+0xbc4>
 800d334:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800d336:	9208      	str	r2, [sp, #32]
 800d338:	4602      	mov	r2, r0
 800d33a:	2000      	movs	r0, #0
 800d33c:	4604      	mov	r4, r0
 800d33e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 800d342:	f100 0101 	add.w	r1, r0, #1
 800d346:	d012      	beq.n	800d36e <_strtod_l+0x236>
 800d348:	440a      	add	r2, r1
 800d34a:	eb00 0c04 	add.w	ip, r0, r4
 800d34e:	4621      	mov	r1, r4
 800d350:	270a      	movs	r7, #10
 800d352:	458c      	cmp	ip, r1
 800d354:	d113      	bne.n	800d37e <_strtod_l+0x246>
 800d356:	1821      	adds	r1, r4, r0
 800d358:	2908      	cmp	r1, #8
 800d35a:	f104 0401 	add.w	r4, r4, #1
 800d35e:	4404      	add	r4, r0
 800d360:	dc19      	bgt.n	800d396 <_strtod_l+0x25e>
 800d362:	9b07      	ldr	r3, [sp, #28]
 800d364:	210a      	movs	r1, #10
 800d366:	fb01 e303 	mla	r3, r1, r3, lr
 800d36a:	9307      	str	r3, [sp, #28]
 800d36c:	2100      	movs	r1, #0
 800d36e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d370:	1c58      	adds	r0, r3, #1
 800d372:	901b      	str	r0, [sp, #108]	; 0x6c
 800d374:	785b      	ldrb	r3, [r3, #1]
 800d376:	4608      	mov	r0, r1
 800d378:	e7c9      	b.n	800d30e <_strtod_l+0x1d6>
 800d37a:	9805      	ldr	r0, [sp, #20]
 800d37c:	e7d3      	b.n	800d326 <_strtod_l+0x1ee>
 800d37e:	2908      	cmp	r1, #8
 800d380:	f101 0101 	add.w	r1, r1, #1
 800d384:	dc03      	bgt.n	800d38e <_strtod_l+0x256>
 800d386:	9b07      	ldr	r3, [sp, #28]
 800d388:	437b      	muls	r3, r7
 800d38a:	9307      	str	r3, [sp, #28]
 800d38c:	e7e1      	b.n	800d352 <_strtod_l+0x21a>
 800d38e:	2910      	cmp	r1, #16
 800d390:	bfd8      	it	le
 800d392:	437d      	mulle	r5, r7
 800d394:	e7dd      	b.n	800d352 <_strtod_l+0x21a>
 800d396:	2c10      	cmp	r4, #16
 800d398:	bfdc      	itt	le
 800d39a:	210a      	movle	r1, #10
 800d39c:	fb01 e505 	mlale	r5, r1, r5, lr
 800d3a0:	e7e4      	b.n	800d36c <_strtod_l+0x234>
 800d3a2:	2301      	movs	r3, #1
 800d3a4:	9304      	str	r3, [sp, #16]
 800d3a6:	e781      	b.n	800d2ac <_strtod_l+0x174>
 800d3a8:	f04f 0c01 	mov.w	ip, #1
 800d3ac:	1cb3      	adds	r3, r6, #2
 800d3ae:	931b      	str	r3, [sp, #108]	; 0x6c
 800d3b0:	78b3      	ldrb	r3, [r6, #2]
 800d3b2:	e78a      	b.n	800d2ca <_strtod_l+0x192>
 800d3b4:	f04f 0c00 	mov.w	ip, #0
 800d3b8:	e7f8      	b.n	800d3ac <_strtod_l+0x274>
 800d3ba:	bf00      	nop
 800d3bc:	08010a90 	.word	0x08010a90
 800d3c0:	7ff00000 	.word	0x7ff00000
 800d3c4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d3c6:	1c5f      	adds	r7, r3, #1
 800d3c8:	971b      	str	r7, [sp, #108]	; 0x6c
 800d3ca:	785b      	ldrb	r3, [r3, #1]
 800d3cc:	2b30      	cmp	r3, #48	; 0x30
 800d3ce:	d0f9      	beq.n	800d3c4 <_strtod_l+0x28c>
 800d3d0:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 800d3d4:	2f08      	cmp	r7, #8
 800d3d6:	f63f af7d 	bhi.w	800d2d4 <_strtod_l+0x19c>
 800d3da:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800d3de:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d3e0:	930a      	str	r3, [sp, #40]	; 0x28
 800d3e2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d3e4:	1c5f      	adds	r7, r3, #1
 800d3e6:	971b      	str	r7, [sp, #108]	; 0x6c
 800d3e8:	785b      	ldrb	r3, [r3, #1]
 800d3ea:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 800d3ee:	f1b8 0f09 	cmp.w	r8, #9
 800d3f2:	d937      	bls.n	800d464 <_strtod_l+0x32c>
 800d3f4:	990a      	ldr	r1, [sp, #40]	; 0x28
 800d3f6:	1a7f      	subs	r7, r7, r1
 800d3f8:	2f08      	cmp	r7, #8
 800d3fa:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800d3fe:	dc37      	bgt.n	800d470 <_strtod_l+0x338>
 800d400:	45be      	cmp	lr, r7
 800d402:	bfa8      	it	ge
 800d404:	46be      	movge	lr, r7
 800d406:	f1bc 0f00 	cmp.w	ip, #0
 800d40a:	d001      	beq.n	800d410 <_strtod_l+0x2d8>
 800d40c:	f1ce 0e00 	rsb	lr, lr, #0
 800d410:	2c00      	cmp	r4, #0
 800d412:	d151      	bne.n	800d4b8 <_strtod_l+0x380>
 800d414:	2800      	cmp	r0, #0
 800d416:	f47f aece 	bne.w	800d1b6 <_strtod_l+0x7e>
 800d41a:	9a06      	ldr	r2, [sp, #24]
 800d41c:	2a00      	cmp	r2, #0
 800d41e:	f47f aeca 	bne.w	800d1b6 <_strtod_l+0x7e>
 800d422:	9a04      	ldr	r2, [sp, #16]
 800d424:	2a00      	cmp	r2, #0
 800d426:	f47f aee4 	bne.w	800d1f2 <_strtod_l+0xba>
 800d42a:	2b4e      	cmp	r3, #78	; 0x4e
 800d42c:	d027      	beq.n	800d47e <_strtod_l+0x346>
 800d42e:	dc21      	bgt.n	800d474 <_strtod_l+0x33c>
 800d430:	2b49      	cmp	r3, #73	; 0x49
 800d432:	f47f aede 	bne.w	800d1f2 <_strtod_l+0xba>
 800d436:	49a0      	ldr	r1, [pc, #640]	; (800d6b8 <_strtod_l+0x580>)
 800d438:	a81b      	add	r0, sp, #108	; 0x6c
 800d43a:	f002 f811 	bl	800f460 <__match>
 800d43e:	2800      	cmp	r0, #0
 800d440:	f43f aed7 	beq.w	800d1f2 <_strtod_l+0xba>
 800d444:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d446:	499d      	ldr	r1, [pc, #628]	; (800d6bc <_strtod_l+0x584>)
 800d448:	3b01      	subs	r3, #1
 800d44a:	a81b      	add	r0, sp, #108	; 0x6c
 800d44c:	931b      	str	r3, [sp, #108]	; 0x6c
 800d44e:	f002 f807 	bl	800f460 <__match>
 800d452:	b910      	cbnz	r0, 800d45a <_strtod_l+0x322>
 800d454:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d456:	3301      	adds	r3, #1
 800d458:	931b      	str	r3, [sp, #108]	; 0x6c
 800d45a:	f8df b274 	ldr.w	fp, [pc, #628]	; 800d6d0 <_strtod_l+0x598>
 800d45e:	f04f 0a00 	mov.w	sl, #0
 800d462:	e6a8      	b.n	800d1b6 <_strtod_l+0x7e>
 800d464:	210a      	movs	r1, #10
 800d466:	fb01 3e0e 	mla	lr, r1, lr, r3
 800d46a:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800d46e:	e7b8      	b.n	800d3e2 <_strtod_l+0x2aa>
 800d470:	46be      	mov	lr, r7
 800d472:	e7c8      	b.n	800d406 <_strtod_l+0x2ce>
 800d474:	2b69      	cmp	r3, #105	; 0x69
 800d476:	d0de      	beq.n	800d436 <_strtod_l+0x2fe>
 800d478:	2b6e      	cmp	r3, #110	; 0x6e
 800d47a:	f47f aeba 	bne.w	800d1f2 <_strtod_l+0xba>
 800d47e:	4990      	ldr	r1, [pc, #576]	; (800d6c0 <_strtod_l+0x588>)
 800d480:	a81b      	add	r0, sp, #108	; 0x6c
 800d482:	f001 ffed 	bl	800f460 <__match>
 800d486:	2800      	cmp	r0, #0
 800d488:	f43f aeb3 	beq.w	800d1f2 <_strtod_l+0xba>
 800d48c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d48e:	781b      	ldrb	r3, [r3, #0]
 800d490:	2b28      	cmp	r3, #40	; 0x28
 800d492:	d10e      	bne.n	800d4b2 <_strtod_l+0x37a>
 800d494:	aa1e      	add	r2, sp, #120	; 0x78
 800d496:	498b      	ldr	r1, [pc, #556]	; (800d6c4 <_strtod_l+0x58c>)
 800d498:	a81b      	add	r0, sp, #108	; 0x6c
 800d49a:	f001 fff5 	bl	800f488 <__hexnan>
 800d49e:	2805      	cmp	r0, #5
 800d4a0:	d107      	bne.n	800d4b2 <_strtod_l+0x37a>
 800d4a2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800d4a4:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 800d4a8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800d4ac:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800d4b0:	e681      	b.n	800d1b6 <_strtod_l+0x7e>
 800d4b2:	f8df b224 	ldr.w	fp, [pc, #548]	; 800d6d8 <_strtod_l+0x5a0>
 800d4b6:	e7d2      	b.n	800d45e <_strtod_l+0x326>
 800d4b8:	ebae 0302 	sub.w	r3, lr, r2
 800d4bc:	9306      	str	r3, [sp, #24]
 800d4be:	9b05      	ldr	r3, [sp, #20]
 800d4c0:	9807      	ldr	r0, [sp, #28]
 800d4c2:	2b00      	cmp	r3, #0
 800d4c4:	bf08      	it	eq
 800d4c6:	4623      	moveq	r3, r4
 800d4c8:	2c10      	cmp	r4, #16
 800d4ca:	9305      	str	r3, [sp, #20]
 800d4cc:	46a0      	mov	r8, r4
 800d4ce:	bfa8      	it	ge
 800d4d0:	f04f 0810 	movge.w	r8, #16
 800d4d4:	f7f3 f816 	bl	8000504 <__aeabi_ui2d>
 800d4d8:	2c09      	cmp	r4, #9
 800d4da:	4682      	mov	sl, r0
 800d4dc:	468b      	mov	fp, r1
 800d4de:	dc13      	bgt.n	800d508 <_strtod_l+0x3d0>
 800d4e0:	9b06      	ldr	r3, [sp, #24]
 800d4e2:	2b00      	cmp	r3, #0
 800d4e4:	f43f ae67 	beq.w	800d1b6 <_strtod_l+0x7e>
 800d4e8:	9b06      	ldr	r3, [sp, #24]
 800d4ea:	dd7a      	ble.n	800d5e2 <_strtod_l+0x4aa>
 800d4ec:	2b16      	cmp	r3, #22
 800d4ee:	dc61      	bgt.n	800d5b4 <_strtod_l+0x47c>
 800d4f0:	4a75      	ldr	r2, [pc, #468]	; (800d6c8 <_strtod_l+0x590>)
 800d4f2:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 800d4f6:	e9de 0100 	ldrd	r0, r1, [lr]
 800d4fa:	4652      	mov	r2, sl
 800d4fc:	465b      	mov	r3, fp
 800d4fe:	f7f3 f87b 	bl	80005f8 <__aeabi_dmul>
 800d502:	4682      	mov	sl, r0
 800d504:	468b      	mov	fp, r1
 800d506:	e656      	b.n	800d1b6 <_strtod_l+0x7e>
 800d508:	4b6f      	ldr	r3, [pc, #444]	; (800d6c8 <_strtod_l+0x590>)
 800d50a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800d50e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800d512:	f7f3 f871 	bl	80005f8 <__aeabi_dmul>
 800d516:	4606      	mov	r6, r0
 800d518:	4628      	mov	r0, r5
 800d51a:	460f      	mov	r7, r1
 800d51c:	f7f2 fff2 	bl	8000504 <__aeabi_ui2d>
 800d520:	4602      	mov	r2, r0
 800d522:	460b      	mov	r3, r1
 800d524:	4630      	mov	r0, r6
 800d526:	4639      	mov	r1, r7
 800d528:	f7f2 feb0 	bl	800028c <__adddf3>
 800d52c:	2c0f      	cmp	r4, #15
 800d52e:	4682      	mov	sl, r0
 800d530:	468b      	mov	fp, r1
 800d532:	ddd5      	ble.n	800d4e0 <_strtod_l+0x3a8>
 800d534:	9b06      	ldr	r3, [sp, #24]
 800d536:	eba4 0808 	sub.w	r8, r4, r8
 800d53a:	4498      	add	r8, r3
 800d53c:	f1b8 0f00 	cmp.w	r8, #0
 800d540:	f340 8096 	ble.w	800d670 <_strtod_l+0x538>
 800d544:	f018 030f 	ands.w	r3, r8, #15
 800d548:	d00a      	beq.n	800d560 <_strtod_l+0x428>
 800d54a:	495f      	ldr	r1, [pc, #380]	; (800d6c8 <_strtod_l+0x590>)
 800d54c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800d550:	4652      	mov	r2, sl
 800d552:	465b      	mov	r3, fp
 800d554:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d558:	f7f3 f84e 	bl	80005f8 <__aeabi_dmul>
 800d55c:	4682      	mov	sl, r0
 800d55e:	468b      	mov	fp, r1
 800d560:	f038 080f 	bics.w	r8, r8, #15
 800d564:	d073      	beq.n	800d64e <_strtod_l+0x516>
 800d566:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800d56a:	dd47      	ble.n	800d5fc <_strtod_l+0x4c4>
 800d56c:	2400      	movs	r4, #0
 800d56e:	46a0      	mov	r8, r4
 800d570:	9407      	str	r4, [sp, #28]
 800d572:	9405      	str	r4, [sp, #20]
 800d574:	2322      	movs	r3, #34	; 0x22
 800d576:	f8df b158 	ldr.w	fp, [pc, #344]	; 800d6d0 <_strtod_l+0x598>
 800d57a:	f8c9 3000 	str.w	r3, [r9]
 800d57e:	f04f 0a00 	mov.w	sl, #0
 800d582:	9b07      	ldr	r3, [sp, #28]
 800d584:	2b00      	cmp	r3, #0
 800d586:	f43f ae16 	beq.w	800d1b6 <_strtod_l+0x7e>
 800d58a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800d58c:	4648      	mov	r0, r9
 800d58e:	f002 f8d1 	bl	800f734 <_Bfree>
 800d592:	9905      	ldr	r1, [sp, #20]
 800d594:	4648      	mov	r0, r9
 800d596:	f002 f8cd 	bl	800f734 <_Bfree>
 800d59a:	4641      	mov	r1, r8
 800d59c:	4648      	mov	r0, r9
 800d59e:	f002 f8c9 	bl	800f734 <_Bfree>
 800d5a2:	9907      	ldr	r1, [sp, #28]
 800d5a4:	4648      	mov	r0, r9
 800d5a6:	f002 f8c5 	bl	800f734 <_Bfree>
 800d5aa:	4621      	mov	r1, r4
 800d5ac:	4648      	mov	r0, r9
 800d5ae:	f002 f8c1 	bl	800f734 <_Bfree>
 800d5b2:	e600      	b.n	800d1b6 <_strtod_l+0x7e>
 800d5b4:	9a06      	ldr	r2, [sp, #24]
 800d5b6:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800d5ba:	4293      	cmp	r3, r2
 800d5bc:	dbba      	blt.n	800d534 <_strtod_l+0x3fc>
 800d5be:	4d42      	ldr	r5, [pc, #264]	; (800d6c8 <_strtod_l+0x590>)
 800d5c0:	f1c4 040f 	rsb	r4, r4, #15
 800d5c4:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800d5c8:	4652      	mov	r2, sl
 800d5ca:	465b      	mov	r3, fp
 800d5cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d5d0:	f7f3 f812 	bl	80005f8 <__aeabi_dmul>
 800d5d4:	9b06      	ldr	r3, [sp, #24]
 800d5d6:	1b1c      	subs	r4, r3, r4
 800d5d8:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800d5dc:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d5e0:	e78d      	b.n	800d4fe <_strtod_l+0x3c6>
 800d5e2:	f113 0f16 	cmn.w	r3, #22
 800d5e6:	dba5      	blt.n	800d534 <_strtod_l+0x3fc>
 800d5e8:	4a37      	ldr	r2, [pc, #220]	; (800d6c8 <_strtod_l+0x590>)
 800d5ea:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 800d5ee:	e9d2 2300 	ldrd	r2, r3, [r2]
 800d5f2:	4650      	mov	r0, sl
 800d5f4:	4659      	mov	r1, fp
 800d5f6:	f7f3 f929 	bl	800084c <__aeabi_ddiv>
 800d5fa:	e782      	b.n	800d502 <_strtod_l+0x3ca>
 800d5fc:	2300      	movs	r3, #0
 800d5fe:	4e33      	ldr	r6, [pc, #204]	; (800d6cc <_strtod_l+0x594>)
 800d600:	ea4f 1828 	mov.w	r8, r8, asr #4
 800d604:	4650      	mov	r0, sl
 800d606:	4659      	mov	r1, fp
 800d608:	461d      	mov	r5, r3
 800d60a:	f1b8 0f01 	cmp.w	r8, #1
 800d60e:	dc21      	bgt.n	800d654 <_strtod_l+0x51c>
 800d610:	b10b      	cbz	r3, 800d616 <_strtod_l+0x4de>
 800d612:	4682      	mov	sl, r0
 800d614:	468b      	mov	fp, r1
 800d616:	4b2d      	ldr	r3, [pc, #180]	; (800d6cc <_strtod_l+0x594>)
 800d618:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800d61c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800d620:	4652      	mov	r2, sl
 800d622:	465b      	mov	r3, fp
 800d624:	e9d5 0100 	ldrd	r0, r1, [r5]
 800d628:	f7f2 ffe6 	bl	80005f8 <__aeabi_dmul>
 800d62c:	4b28      	ldr	r3, [pc, #160]	; (800d6d0 <_strtod_l+0x598>)
 800d62e:	460a      	mov	r2, r1
 800d630:	400b      	ands	r3, r1
 800d632:	4928      	ldr	r1, [pc, #160]	; (800d6d4 <_strtod_l+0x59c>)
 800d634:	428b      	cmp	r3, r1
 800d636:	4682      	mov	sl, r0
 800d638:	d898      	bhi.n	800d56c <_strtod_l+0x434>
 800d63a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800d63e:	428b      	cmp	r3, r1
 800d640:	bf86      	itte	hi
 800d642:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800d6dc <_strtod_l+0x5a4>
 800d646:	f04f 3aff 	movhi.w	sl, #4294967295
 800d64a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800d64e:	2300      	movs	r3, #0
 800d650:	9304      	str	r3, [sp, #16]
 800d652:	e077      	b.n	800d744 <_strtod_l+0x60c>
 800d654:	f018 0f01 	tst.w	r8, #1
 800d658:	d006      	beq.n	800d668 <_strtod_l+0x530>
 800d65a:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 800d65e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d662:	f7f2 ffc9 	bl	80005f8 <__aeabi_dmul>
 800d666:	2301      	movs	r3, #1
 800d668:	3501      	adds	r5, #1
 800d66a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800d66e:	e7cc      	b.n	800d60a <_strtod_l+0x4d2>
 800d670:	d0ed      	beq.n	800d64e <_strtod_l+0x516>
 800d672:	f1c8 0800 	rsb	r8, r8, #0
 800d676:	f018 020f 	ands.w	r2, r8, #15
 800d67a:	d00a      	beq.n	800d692 <_strtod_l+0x55a>
 800d67c:	4b12      	ldr	r3, [pc, #72]	; (800d6c8 <_strtod_l+0x590>)
 800d67e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d682:	4650      	mov	r0, sl
 800d684:	4659      	mov	r1, fp
 800d686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d68a:	f7f3 f8df 	bl	800084c <__aeabi_ddiv>
 800d68e:	4682      	mov	sl, r0
 800d690:	468b      	mov	fp, r1
 800d692:	ea5f 1828 	movs.w	r8, r8, asr #4
 800d696:	d0da      	beq.n	800d64e <_strtod_l+0x516>
 800d698:	f1b8 0f1f 	cmp.w	r8, #31
 800d69c:	dd20      	ble.n	800d6e0 <_strtod_l+0x5a8>
 800d69e:	2400      	movs	r4, #0
 800d6a0:	46a0      	mov	r8, r4
 800d6a2:	9407      	str	r4, [sp, #28]
 800d6a4:	9405      	str	r4, [sp, #20]
 800d6a6:	2322      	movs	r3, #34	; 0x22
 800d6a8:	f04f 0a00 	mov.w	sl, #0
 800d6ac:	f04f 0b00 	mov.w	fp, #0
 800d6b0:	f8c9 3000 	str.w	r3, [r9]
 800d6b4:	e765      	b.n	800d582 <_strtod_l+0x44a>
 800d6b6:	bf00      	nop
 800d6b8:	08010a59 	.word	0x08010a59
 800d6bc:	08010ae3 	.word	0x08010ae3
 800d6c0:	08010a61 	.word	0x08010a61
 800d6c4:	08010aa4 	.word	0x08010aa4
 800d6c8:	08010b88 	.word	0x08010b88
 800d6cc:	08010b60 	.word	0x08010b60
 800d6d0:	7ff00000 	.word	0x7ff00000
 800d6d4:	7ca00000 	.word	0x7ca00000
 800d6d8:	fff80000 	.word	0xfff80000
 800d6dc:	7fefffff 	.word	0x7fefffff
 800d6e0:	f018 0310 	ands.w	r3, r8, #16
 800d6e4:	bf18      	it	ne
 800d6e6:	236a      	movne	r3, #106	; 0x6a
 800d6e8:	4da0      	ldr	r5, [pc, #640]	; (800d96c <_strtod_l+0x834>)
 800d6ea:	9304      	str	r3, [sp, #16]
 800d6ec:	4650      	mov	r0, sl
 800d6ee:	4659      	mov	r1, fp
 800d6f0:	2300      	movs	r3, #0
 800d6f2:	f1b8 0f00 	cmp.w	r8, #0
 800d6f6:	f300 810a 	bgt.w	800d90e <_strtod_l+0x7d6>
 800d6fa:	b10b      	cbz	r3, 800d700 <_strtod_l+0x5c8>
 800d6fc:	4682      	mov	sl, r0
 800d6fe:	468b      	mov	fp, r1
 800d700:	9b04      	ldr	r3, [sp, #16]
 800d702:	b1bb      	cbz	r3, 800d734 <_strtod_l+0x5fc>
 800d704:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800d708:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800d70c:	2b00      	cmp	r3, #0
 800d70e:	4659      	mov	r1, fp
 800d710:	dd10      	ble.n	800d734 <_strtod_l+0x5fc>
 800d712:	2b1f      	cmp	r3, #31
 800d714:	f340 8107 	ble.w	800d926 <_strtod_l+0x7ee>
 800d718:	2b34      	cmp	r3, #52	; 0x34
 800d71a:	bfde      	ittt	le
 800d71c:	3b20      	suble	r3, #32
 800d71e:	f04f 32ff 	movle.w	r2, #4294967295
 800d722:	fa02 f303 	lslle.w	r3, r2, r3
 800d726:	f04f 0a00 	mov.w	sl, #0
 800d72a:	bfcc      	ite	gt
 800d72c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800d730:	ea03 0b01 	andle.w	fp, r3, r1
 800d734:	2200      	movs	r2, #0
 800d736:	2300      	movs	r3, #0
 800d738:	4650      	mov	r0, sl
 800d73a:	4659      	mov	r1, fp
 800d73c:	f7f3 f9c4 	bl	8000ac8 <__aeabi_dcmpeq>
 800d740:	2800      	cmp	r0, #0
 800d742:	d1ac      	bne.n	800d69e <_strtod_l+0x566>
 800d744:	9b07      	ldr	r3, [sp, #28]
 800d746:	9300      	str	r3, [sp, #0]
 800d748:	9a05      	ldr	r2, [sp, #20]
 800d74a:	9908      	ldr	r1, [sp, #32]
 800d74c:	4623      	mov	r3, r4
 800d74e:	4648      	mov	r0, r9
 800d750:	f002 f842 	bl	800f7d8 <__s2b>
 800d754:	9007      	str	r0, [sp, #28]
 800d756:	2800      	cmp	r0, #0
 800d758:	f43f af08 	beq.w	800d56c <_strtod_l+0x434>
 800d75c:	9a06      	ldr	r2, [sp, #24]
 800d75e:	9b06      	ldr	r3, [sp, #24]
 800d760:	2a00      	cmp	r2, #0
 800d762:	f1c3 0300 	rsb	r3, r3, #0
 800d766:	bfa8      	it	ge
 800d768:	2300      	movge	r3, #0
 800d76a:	930e      	str	r3, [sp, #56]	; 0x38
 800d76c:	2400      	movs	r4, #0
 800d76e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800d772:	9316      	str	r3, [sp, #88]	; 0x58
 800d774:	46a0      	mov	r8, r4
 800d776:	9b07      	ldr	r3, [sp, #28]
 800d778:	4648      	mov	r0, r9
 800d77a:	6859      	ldr	r1, [r3, #4]
 800d77c:	f001 ffa6 	bl	800f6cc <_Balloc>
 800d780:	9005      	str	r0, [sp, #20]
 800d782:	2800      	cmp	r0, #0
 800d784:	f43f aef6 	beq.w	800d574 <_strtod_l+0x43c>
 800d788:	9b07      	ldr	r3, [sp, #28]
 800d78a:	691a      	ldr	r2, [r3, #16]
 800d78c:	3202      	adds	r2, #2
 800d78e:	f103 010c 	add.w	r1, r3, #12
 800d792:	0092      	lsls	r2, r2, #2
 800d794:	300c      	adds	r0, #12
 800d796:	f7fe fdbf 	bl	800c318 <memcpy>
 800d79a:	aa1e      	add	r2, sp, #120	; 0x78
 800d79c:	a91d      	add	r1, sp, #116	; 0x74
 800d79e:	ec4b ab10 	vmov	d0, sl, fp
 800d7a2:	4648      	mov	r0, r9
 800d7a4:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800d7a8:	f002 fad2 	bl	800fd50 <__d2b>
 800d7ac:	901c      	str	r0, [sp, #112]	; 0x70
 800d7ae:	2800      	cmp	r0, #0
 800d7b0:	f43f aee0 	beq.w	800d574 <_strtod_l+0x43c>
 800d7b4:	2101      	movs	r1, #1
 800d7b6:	4648      	mov	r0, r9
 800d7b8:	f002 f89a 	bl	800f8f0 <__i2b>
 800d7bc:	4680      	mov	r8, r0
 800d7be:	2800      	cmp	r0, #0
 800d7c0:	f43f aed8 	beq.w	800d574 <_strtod_l+0x43c>
 800d7c4:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800d7c6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800d7c8:	2e00      	cmp	r6, #0
 800d7ca:	bfab      	itete	ge
 800d7cc:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800d7ce:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 800d7d0:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 800d7d2:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 800d7d4:	bfac      	ite	ge
 800d7d6:	18f7      	addge	r7, r6, r3
 800d7d8:	1b9d      	sublt	r5, r3, r6
 800d7da:	9b04      	ldr	r3, [sp, #16]
 800d7dc:	1af6      	subs	r6, r6, r3
 800d7de:	4416      	add	r6, r2
 800d7e0:	4b63      	ldr	r3, [pc, #396]	; (800d970 <_strtod_l+0x838>)
 800d7e2:	3e01      	subs	r6, #1
 800d7e4:	429e      	cmp	r6, r3
 800d7e6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800d7ea:	f280 80af 	bge.w	800d94c <_strtod_l+0x814>
 800d7ee:	1b9b      	subs	r3, r3, r6
 800d7f0:	2b1f      	cmp	r3, #31
 800d7f2:	eba2 0203 	sub.w	r2, r2, r3
 800d7f6:	f04f 0101 	mov.w	r1, #1
 800d7fa:	f300 809b 	bgt.w	800d934 <_strtod_l+0x7fc>
 800d7fe:	fa01 f303 	lsl.w	r3, r1, r3
 800d802:	930f      	str	r3, [sp, #60]	; 0x3c
 800d804:	2300      	movs	r3, #0
 800d806:	930a      	str	r3, [sp, #40]	; 0x28
 800d808:	18be      	adds	r6, r7, r2
 800d80a:	9b04      	ldr	r3, [sp, #16]
 800d80c:	42b7      	cmp	r7, r6
 800d80e:	4415      	add	r5, r2
 800d810:	441d      	add	r5, r3
 800d812:	463b      	mov	r3, r7
 800d814:	bfa8      	it	ge
 800d816:	4633      	movge	r3, r6
 800d818:	42ab      	cmp	r3, r5
 800d81a:	bfa8      	it	ge
 800d81c:	462b      	movge	r3, r5
 800d81e:	2b00      	cmp	r3, #0
 800d820:	bfc2      	ittt	gt
 800d822:	1af6      	subgt	r6, r6, r3
 800d824:	1aed      	subgt	r5, r5, r3
 800d826:	1aff      	subgt	r7, r7, r3
 800d828:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d82a:	b1bb      	cbz	r3, 800d85c <_strtod_l+0x724>
 800d82c:	4641      	mov	r1, r8
 800d82e:	461a      	mov	r2, r3
 800d830:	4648      	mov	r0, r9
 800d832:	f002 f8fd 	bl	800fa30 <__pow5mult>
 800d836:	4680      	mov	r8, r0
 800d838:	2800      	cmp	r0, #0
 800d83a:	f43f ae9b 	beq.w	800d574 <_strtod_l+0x43c>
 800d83e:	4601      	mov	r1, r0
 800d840:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800d842:	4648      	mov	r0, r9
 800d844:	f002 f85d 	bl	800f902 <__multiply>
 800d848:	900c      	str	r0, [sp, #48]	; 0x30
 800d84a:	2800      	cmp	r0, #0
 800d84c:	f43f ae92 	beq.w	800d574 <_strtod_l+0x43c>
 800d850:	991c      	ldr	r1, [sp, #112]	; 0x70
 800d852:	4648      	mov	r0, r9
 800d854:	f001 ff6e 	bl	800f734 <_Bfree>
 800d858:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d85a:	931c      	str	r3, [sp, #112]	; 0x70
 800d85c:	2e00      	cmp	r6, #0
 800d85e:	dc7a      	bgt.n	800d956 <_strtod_l+0x81e>
 800d860:	9b06      	ldr	r3, [sp, #24]
 800d862:	2b00      	cmp	r3, #0
 800d864:	dd08      	ble.n	800d878 <_strtod_l+0x740>
 800d866:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800d868:	9905      	ldr	r1, [sp, #20]
 800d86a:	4648      	mov	r0, r9
 800d86c:	f002 f8e0 	bl	800fa30 <__pow5mult>
 800d870:	9005      	str	r0, [sp, #20]
 800d872:	2800      	cmp	r0, #0
 800d874:	f43f ae7e 	beq.w	800d574 <_strtod_l+0x43c>
 800d878:	2d00      	cmp	r5, #0
 800d87a:	dd08      	ble.n	800d88e <_strtod_l+0x756>
 800d87c:	462a      	mov	r2, r5
 800d87e:	9905      	ldr	r1, [sp, #20]
 800d880:	4648      	mov	r0, r9
 800d882:	f002 f923 	bl	800facc <__lshift>
 800d886:	9005      	str	r0, [sp, #20]
 800d888:	2800      	cmp	r0, #0
 800d88a:	f43f ae73 	beq.w	800d574 <_strtod_l+0x43c>
 800d88e:	2f00      	cmp	r7, #0
 800d890:	dd08      	ble.n	800d8a4 <_strtod_l+0x76c>
 800d892:	4641      	mov	r1, r8
 800d894:	463a      	mov	r2, r7
 800d896:	4648      	mov	r0, r9
 800d898:	f002 f918 	bl	800facc <__lshift>
 800d89c:	4680      	mov	r8, r0
 800d89e:	2800      	cmp	r0, #0
 800d8a0:	f43f ae68 	beq.w	800d574 <_strtod_l+0x43c>
 800d8a4:	9a05      	ldr	r2, [sp, #20]
 800d8a6:	991c      	ldr	r1, [sp, #112]	; 0x70
 800d8a8:	4648      	mov	r0, r9
 800d8aa:	f002 f97d 	bl	800fba8 <__mdiff>
 800d8ae:	4604      	mov	r4, r0
 800d8b0:	2800      	cmp	r0, #0
 800d8b2:	f43f ae5f 	beq.w	800d574 <_strtod_l+0x43c>
 800d8b6:	68c3      	ldr	r3, [r0, #12]
 800d8b8:	930c      	str	r3, [sp, #48]	; 0x30
 800d8ba:	2300      	movs	r3, #0
 800d8bc:	60c3      	str	r3, [r0, #12]
 800d8be:	4641      	mov	r1, r8
 800d8c0:	f002 f958 	bl	800fb74 <__mcmp>
 800d8c4:	2800      	cmp	r0, #0
 800d8c6:	da55      	bge.n	800d974 <_strtod_l+0x83c>
 800d8c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d8ca:	b9e3      	cbnz	r3, 800d906 <_strtod_l+0x7ce>
 800d8cc:	f1ba 0f00 	cmp.w	sl, #0
 800d8d0:	d119      	bne.n	800d906 <_strtod_l+0x7ce>
 800d8d2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d8d6:	b9b3      	cbnz	r3, 800d906 <_strtod_l+0x7ce>
 800d8d8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800d8dc:	0d1b      	lsrs	r3, r3, #20
 800d8de:	051b      	lsls	r3, r3, #20
 800d8e0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800d8e4:	d90f      	bls.n	800d906 <_strtod_l+0x7ce>
 800d8e6:	6963      	ldr	r3, [r4, #20]
 800d8e8:	b913      	cbnz	r3, 800d8f0 <_strtod_l+0x7b8>
 800d8ea:	6923      	ldr	r3, [r4, #16]
 800d8ec:	2b01      	cmp	r3, #1
 800d8ee:	dd0a      	ble.n	800d906 <_strtod_l+0x7ce>
 800d8f0:	4621      	mov	r1, r4
 800d8f2:	2201      	movs	r2, #1
 800d8f4:	4648      	mov	r0, r9
 800d8f6:	f002 f8e9 	bl	800facc <__lshift>
 800d8fa:	4641      	mov	r1, r8
 800d8fc:	4604      	mov	r4, r0
 800d8fe:	f002 f939 	bl	800fb74 <__mcmp>
 800d902:	2800      	cmp	r0, #0
 800d904:	dc67      	bgt.n	800d9d6 <_strtod_l+0x89e>
 800d906:	9b04      	ldr	r3, [sp, #16]
 800d908:	2b00      	cmp	r3, #0
 800d90a:	d171      	bne.n	800d9f0 <_strtod_l+0x8b8>
 800d90c:	e63d      	b.n	800d58a <_strtod_l+0x452>
 800d90e:	f018 0f01 	tst.w	r8, #1
 800d912:	d004      	beq.n	800d91e <_strtod_l+0x7e6>
 800d914:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d918:	f7f2 fe6e 	bl	80005f8 <__aeabi_dmul>
 800d91c:	2301      	movs	r3, #1
 800d91e:	ea4f 0868 	mov.w	r8, r8, asr #1
 800d922:	3508      	adds	r5, #8
 800d924:	e6e5      	b.n	800d6f2 <_strtod_l+0x5ba>
 800d926:	f04f 32ff 	mov.w	r2, #4294967295
 800d92a:	fa02 f303 	lsl.w	r3, r2, r3
 800d92e:	ea03 0a0a 	and.w	sl, r3, sl
 800d932:	e6ff      	b.n	800d734 <_strtod_l+0x5fc>
 800d934:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800d938:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800d93c:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800d940:	36e2      	adds	r6, #226	; 0xe2
 800d942:	fa01 f306 	lsl.w	r3, r1, r6
 800d946:	930a      	str	r3, [sp, #40]	; 0x28
 800d948:	910f      	str	r1, [sp, #60]	; 0x3c
 800d94a:	e75d      	b.n	800d808 <_strtod_l+0x6d0>
 800d94c:	2300      	movs	r3, #0
 800d94e:	930a      	str	r3, [sp, #40]	; 0x28
 800d950:	2301      	movs	r3, #1
 800d952:	930f      	str	r3, [sp, #60]	; 0x3c
 800d954:	e758      	b.n	800d808 <_strtod_l+0x6d0>
 800d956:	4632      	mov	r2, r6
 800d958:	991c      	ldr	r1, [sp, #112]	; 0x70
 800d95a:	4648      	mov	r0, r9
 800d95c:	f002 f8b6 	bl	800facc <__lshift>
 800d960:	901c      	str	r0, [sp, #112]	; 0x70
 800d962:	2800      	cmp	r0, #0
 800d964:	f47f af7c 	bne.w	800d860 <_strtod_l+0x728>
 800d968:	e604      	b.n	800d574 <_strtod_l+0x43c>
 800d96a:	bf00      	nop
 800d96c:	08010ab8 	.word	0x08010ab8
 800d970:	fffffc02 	.word	0xfffffc02
 800d974:	465d      	mov	r5, fp
 800d976:	f040 8086 	bne.w	800da86 <_strtod_l+0x94e>
 800d97a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d97c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d980:	b32a      	cbz	r2, 800d9ce <_strtod_l+0x896>
 800d982:	4aaf      	ldr	r2, [pc, #700]	; (800dc40 <_strtod_l+0xb08>)
 800d984:	4293      	cmp	r3, r2
 800d986:	d153      	bne.n	800da30 <_strtod_l+0x8f8>
 800d988:	9b04      	ldr	r3, [sp, #16]
 800d98a:	4650      	mov	r0, sl
 800d98c:	b1d3      	cbz	r3, 800d9c4 <_strtod_l+0x88c>
 800d98e:	4aad      	ldr	r2, [pc, #692]	; (800dc44 <_strtod_l+0xb0c>)
 800d990:	402a      	ands	r2, r5
 800d992:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800d996:	f04f 31ff 	mov.w	r1, #4294967295
 800d99a:	d816      	bhi.n	800d9ca <_strtod_l+0x892>
 800d99c:	0d12      	lsrs	r2, r2, #20
 800d99e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800d9a2:	fa01 f303 	lsl.w	r3, r1, r3
 800d9a6:	4298      	cmp	r0, r3
 800d9a8:	d142      	bne.n	800da30 <_strtod_l+0x8f8>
 800d9aa:	4ba7      	ldr	r3, [pc, #668]	; (800dc48 <_strtod_l+0xb10>)
 800d9ac:	429d      	cmp	r5, r3
 800d9ae:	d102      	bne.n	800d9b6 <_strtod_l+0x87e>
 800d9b0:	3001      	adds	r0, #1
 800d9b2:	f43f addf 	beq.w	800d574 <_strtod_l+0x43c>
 800d9b6:	4ba3      	ldr	r3, [pc, #652]	; (800dc44 <_strtod_l+0xb0c>)
 800d9b8:	402b      	ands	r3, r5
 800d9ba:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800d9be:	f04f 0a00 	mov.w	sl, #0
 800d9c2:	e7a0      	b.n	800d906 <_strtod_l+0x7ce>
 800d9c4:	f04f 33ff 	mov.w	r3, #4294967295
 800d9c8:	e7ed      	b.n	800d9a6 <_strtod_l+0x86e>
 800d9ca:	460b      	mov	r3, r1
 800d9cc:	e7eb      	b.n	800d9a6 <_strtod_l+0x86e>
 800d9ce:	bb7b      	cbnz	r3, 800da30 <_strtod_l+0x8f8>
 800d9d0:	f1ba 0f00 	cmp.w	sl, #0
 800d9d4:	d12c      	bne.n	800da30 <_strtod_l+0x8f8>
 800d9d6:	9904      	ldr	r1, [sp, #16]
 800d9d8:	4a9a      	ldr	r2, [pc, #616]	; (800dc44 <_strtod_l+0xb0c>)
 800d9da:	465b      	mov	r3, fp
 800d9dc:	b1f1      	cbz	r1, 800da1c <_strtod_l+0x8e4>
 800d9de:	ea02 010b 	and.w	r1, r2, fp
 800d9e2:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800d9e6:	dc19      	bgt.n	800da1c <_strtod_l+0x8e4>
 800d9e8:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800d9ec:	f77f ae5b 	ble.w	800d6a6 <_strtod_l+0x56e>
 800d9f0:	4a96      	ldr	r2, [pc, #600]	; (800dc4c <_strtod_l+0xb14>)
 800d9f2:	2300      	movs	r3, #0
 800d9f4:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 800d9f8:	4650      	mov	r0, sl
 800d9fa:	4659      	mov	r1, fp
 800d9fc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800da00:	f7f2 fdfa 	bl	80005f8 <__aeabi_dmul>
 800da04:	4682      	mov	sl, r0
 800da06:	468b      	mov	fp, r1
 800da08:	2900      	cmp	r1, #0
 800da0a:	f47f adbe 	bne.w	800d58a <_strtod_l+0x452>
 800da0e:	2800      	cmp	r0, #0
 800da10:	f47f adbb 	bne.w	800d58a <_strtod_l+0x452>
 800da14:	2322      	movs	r3, #34	; 0x22
 800da16:	f8c9 3000 	str.w	r3, [r9]
 800da1a:	e5b6      	b.n	800d58a <_strtod_l+0x452>
 800da1c:	4013      	ands	r3, r2
 800da1e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800da22:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800da26:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800da2a:	f04f 3aff 	mov.w	sl, #4294967295
 800da2e:	e76a      	b.n	800d906 <_strtod_l+0x7ce>
 800da30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800da32:	b193      	cbz	r3, 800da5a <_strtod_l+0x922>
 800da34:	422b      	tst	r3, r5
 800da36:	f43f af66 	beq.w	800d906 <_strtod_l+0x7ce>
 800da3a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800da3c:	9a04      	ldr	r2, [sp, #16]
 800da3e:	4650      	mov	r0, sl
 800da40:	4659      	mov	r1, fp
 800da42:	b173      	cbz	r3, 800da62 <_strtod_l+0x92a>
 800da44:	f7ff fb5c 	bl	800d100 <sulp>
 800da48:	4602      	mov	r2, r0
 800da4a:	460b      	mov	r3, r1
 800da4c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800da50:	f7f2 fc1c 	bl	800028c <__adddf3>
 800da54:	4682      	mov	sl, r0
 800da56:	468b      	mov	fp, r1
 800da58:	e755      	b.n	800d906 <_strtod_l+0x7ce>
 800da5a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800da5c:	ea13 0f0a 	tst.w	r3, sl
 800da60:	e7e9      	b.n	800da36 <_strtod_l+0x8fe>
 800da62:	f7ff fb4d 	bl	800d100 <sulp>
 800da66:	4602      	mov	r2, r0
 800da68:	460b      	mov	r3, r1
 800da6a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800da6e:	f7f2 fc0b 	bl	8000288 <__aeabi_dsub>
 800da72:	2200      	movs	r2, #0
 800da74:	2300      	movs	r3, #0
 800da76:	4682      	mov	sl, r0
 800da78:	468b      	mov	fp, r1
 800da7a:	f7f3 f825 	bl	8000ac8 <__aeabi_dcmpeq>
 800da7e:	2800      	cmp	r0, #0
 800da80:	f47f ae11 	bne.w	800d6a6 <_strtod_l+0x56e>
 800da84:	e73f      	b.n	800d906 <_strtod_l+0x7ce>
 800da86:	4641      	mov	r1, r8
 800da88:	4620      	mov	r0, r4
 800da8a:	f002 f9b0 	bl	800fdee <__ratio>
 800da8e:	ec57 6b10 	vmov	r6, r7, d0
 800da92:	2200      	movs	r2, #0
 800da94:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800da98:	ee10 0a10 	vmov	r0, s0
 800da9c:	4639      	mov	r1, r7
 800da9e:	f7f3 f827 	bl	8000af0 <__aeabi_dcmple>
 800daa2:	2800      	cmp	r0, #0
 800daa4:	d077      	beq.n	800db96 <_strtod_l+0xa5e>
 800daa6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800daa8:	2b00      	cmp	r3, #0
 800daaa:	d04a      	beq.n	800db42 <_strtod_l+0xa0a>
 800daac:	4b68      	ldr	r3, [pc, #416]	; (800dc50 <_strtod_l+0xb18>)
 800daae:	2200      	movs	r2, #0
 800dab0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800dab4:	4f66      	ldr	r7, [pc, #408]	; (800dc50 <_strtod_l+0xb18>)
 800dab6:	2600      	movs	r6, #0
 800dab8:	4b62      	ldr	r3, [pc, #392]	; (800dc44 <_strtod_l+0xb0c>)
 800daba:	402b      	ands	r3, r5
 800dabc:	930f      	str	r3, [sp, #60]	; 0x3c
 800dabe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800dac0:	4b64      	ldr	r3, [pc, #400]	; (800dc54 <_strtod_l+0xb1c>)
 800dac2:	429a      	cmp	r2, r3
 800dac4:	f040 80ce 	bne.w	800dc64 <_strtod_l+0xb2c>
 800dac8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800dacc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800dad0:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 800dad4:	ec4b ab10 	vmov	d0, sl, fp
 800dad8:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800dadc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800dae0:	f002 f8c0 	bl	800fc64 <__ulp>
 800dae4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800dae8:	ec53 2b10 	vmov	r2, r3, d0
 800daec:	f7f2 fd84 	bl	80005f8 <__aeabi_dmul>
 800daf0:	4652      	mov	r2, sl
 800daf2:	465b      	mov	r3, fp
 800daf4:	f7f2 fbca 	bl	800028c <__adddf3>
 800daf8:	460b      	mov	r3, r1
 800dafa:	4952      	ldr	r1, [pc, #328]	; (800dc44 <_strtod_l+0xb0c>)
 800dafc:	4a56      	ldr	r2, [pc, #344]	; (800dc58 <_strtod_l+0xb20>)
 800dafe:	4019      	ands	r1, r3
 800db00:	4291      	cmp	r1, r2
 800db02:	4682      	mov	sl, r0
 800db04:	d95b      	bls.n	800dbbe <_strtod_l+0xa86>
 800db06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800db08:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800db0c:	4293      	cmp	r3, r2
 800db0e:	d103      	bne.n	800db18 <_strtod_l+0x9e0>
 800db10:	9b08      	ldr	r3, [sp, #32]
 800db12:	3301      	adds	r3, #1
 800db14:	f43f ad2e 	beq.w	800d574 <_strtod_l+0x43c>
 800db18:	f8df b12c 	ldr.w	fp, [pc, #300]	; 800dc48 <_strtod_l+0xb10>
 800db1c:	f04f 3aff 	mov.w	sl, #4294967295
 800db20:	991c      	ldr	r1, [sp, #112]	; 0x70
 800db22:	4648      	mov	r0, r9
 800db24:	f001 fe06 	bl	800f734 <_Bfree>
 800db28:	9905      	ldr	r1, [sp, #20]
 800db2a:	4648      	mov	r0, r9
 800db2c:	f001 fe02 	bl	800f734 <_Bfree>
 800db30:	4641      	mov	r1, r8
 800db32:	4648      	mov	r0, r9
 800db34:	f001 fdfe 	bl	800f734 <_Bfree>
 800db38:	4621      	mov	r1, r4
 800db3a:	4648      	mov	r0, r9
 800db3c:	f001 fdfa 	bl	800f734 <_Bfree>
 800db40:	e619      	b.n	800d776 <_strtod_l+0x63e>
 800db42:	f1ba 0f00 	cmp.w	sl, #0
 800db46:	d11a      	bne.n	800db7e <_strtod_l+0xa46>
 800db48:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800db4c:	b9eb      	cbnz	r3, 800db8a <_strtod_l+0xa52>
 800db4e:	2200      	movs	r2, #0
 800db50:	4b3f      	ldr	r3, [pc, #252]	; (800dc50 <_strtod_l+0xb18>)
 800db52:	4630      	mov	r0, r6
 800db54:	4639      	mov	r1, r7
 800db56:	f7f2 ffc1 	bl	8000adc <__aeabi_dcmplt>
 800db5a:	b9c8      	cbnz	r0, 800db90 <_strtod_l+0xa58>
 800db5c:	4630      	mov	r0, r6
 800db5e:	4639      	mov	r1, r7
 800db60:	2200      	movs	r2, #0
 800db62:	4b3e      	ldr	r3, [pc, #248]	; (800dc5c <_strtod_l+0xb24>)
 800db64:	f7f2 fd48 	bl	80005f8 <__aeabi_dmul>
 800db68:	4606      	mov	r6, r0
 800db6a:	460f      	mov	r7, r1
 800db6c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800db70:	9618      	str	r6, [sp, #96]	; 0x60
 800db72:	9319      	str	r3, [sp, #100]	; 0x64
 800db74:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 800db78:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800db7c:	e79c      	b.n	800dab8 <_strtod_l+0x980>
 800db7e:	f1ba 0f01 	cmp.w	sl, #1
 800db82:	d102      	bne.n	800db8a <_strtod_l+0xa52>
 800db84:	2d00      	cmp	r5, #0
 800db86:	f43f ad8e 	beq.w	800d6a6 <_strtod_l+0x56e>
 800db8a:	2200      	movs	r2, #0
 800db8c:	4b34      	ldr	r3, [pc, #208]	; (800dc60 <_strtod_l+0xb28>)
 800db8e:	e78f      	b.n	800dab0 <_strtod_l+0x978>
 800db90:	2600      	movs	r6, #0
 800db92:	4f32      	ldr	r7, [pc, #200]	; (800dc5c <_strtod_l+0xb24>)
 800db94:	e7ea      	b.n	800db6c <_strtod_l+0xa34>
 800db96:	4b31      	ldr	r3, [pc, #196]	; (800dc5c <_strtod_l+0xb24>)
 800db98:	4630      	mov	r0, r6
 800db9a:	4639      	mov	r1, r7
 800db9c:	2200      	movs	r2, #0
 800db9e:	f7f2 fd2b 	bl	80005f8 <__aeabi_dmul>
 800dba2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800dba4:	4606      	mov	r6, r0
 800dba6:	460f      	mov	r7, r1
 800dba8:	b933      	cbnz	r3, 800dbb8 <_strtod_l+0xa80>
 800dbaa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800dbae:	9010      	str	r0, [sp, #64]	; 0x40
 800dbb0:	9311      	str	r3, [sp, #68]	; 0x44
 800dbb2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800dbb6:	e7df      	b.n	800db78 <_strtod_l+0xa40>
 800dbb8:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800dbbc:	e7f9      	b.n	800dbb2 <_strtod_l+0xa7a>
 800dbbe:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800dbc2:	9b04      	ldr	r3, [sp, #16]
 800dbc4:	2b00      	cmp	r3, #0
 800dbc6:	d1ab      	bne.n	800db20 <_strtod_l+0x9e8>
 800dbc8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800dbcc:	0d1b      	lsrs	r3, r3, #20
 800dbce:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800dbd0:	051b      	lsls	r3, r3, #20
 800dbd2:	429a      	cmp	r2, r3
 800dbd4:	465d      	mov	r5, fp
 800dbd6:	d1a3      	bne.n	800db20 <_strtod_l+0x9e8>
 800dbd8:	4639      	mov	r1, r7
 800dbda:	4630      	mov	r0, r6
 800dbdc:	f7f2 ffbc 	bl	8000b58 <__aeabi_d2iz>
 800dbe0:	f7f2 fca0 	bl	8000524 <__aeabi_i2d>
 800dbe4:	460b      	mov	r3, r1
 800dbe6:	4602      	mov	r2, r0
 800dbe8:	4639      	mov	r1, r7
 800dbea:	4630      	mov	r0, r6
 800dbec:	f7f2 fb4c 	bl	8000288 <__aeabi_dsub>
 800dbf0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800dbf2:	4606      	mov	r6, r0
 800dbf4:	460f      	mov	r7, r1
 800dbf6:	b933      	cbnz	r3, 800dc06 <_strtod_l+0xace>
 800dbf8:	f1ba 0f00 	cmp.w	sl, #0
 800dbfc:	d103      	bne.n	800dc06 <_strtod_l+0xace>
 800dbfe:	f3cb 0513 	ubfx	r5, fp, #0, #20
 800dc02:	2d00      	cmp	r5, #0
 800dc04:	d06d      	beq.n	800dce2 <_strtod_l+0xbaa>
 800dc06:	a30a      	add	r3, pc, #40	; (adr r3, 800dc30 <_strtod_l+0xaf8>)
 800dc08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc0c:	4630      	mov	r0, r6
 800dc0e:	4639      	mov	r1, r7
 800dc10:	f7f2 ff64 	bl	8000adc <__aeabi_dcmplt>
 800dc14:	2800      	cmp	r0, #0
 800dc16:	f47f acb8 	bne.w	800d58a <_strtod_l+0x452>
 800dc1a:	a307      	add	r3, pc, #28	; (adr r3, 800dc38 <_strtod_l+0xb00>)
 800dc1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc20:	4630      	mov	r0, r6
 800dc22:	4639      	mov	r1, r7
 800dc24:	f7f2 ff78 	bl	8000b18 <__aeabi_dcmpgt>
 800dc28:	2800      	cmp	r0, #0
 800dc2a:	f43f af79 	beq.w	800db20 <_strtod_l+0x9e8>
 800dc2e:	e4ac      	b.n	800d58a <_strtod_l+0x452>
 800dc30:	94a03595 	.word	0x94a03595
 800dc34:	3fdfffff 	.word	0x3fdfffff
 800dc38:	35afe535 	.word	0x35afe535
 800dc3c:	3fe00000 	.word	0x3fe00000
 800dc40:	000fffff 	.word	0x000fffff
 800dc44:	7ff00000 	.word	0x7ff00000
 800dc48:	7fefffff 	.word	0x7fefffff
 800dc4c:	39500000 	.word	0x39500000
 800dc50:	3ff00000 	.word	0x3ff00000
 800dc54:	7fe00000 	.word	0x7fe00000
 800dc58:	7c9fffff 	.word	0x7c9fffff
 800dc5c:	3fe00000 	.word	0x3fe00000
 800dc60:	bff00000 	.word	0xbff00000
 800dc64:	9b04      	ldr	r3, [sp, #16]
 800dc66:	b333      	cbz	r3, 800dcb6 <_strtod_l+0xb7e>
 800dc68:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dc6a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800dc6e:	d822      	bhi.n	800dcb6 <_strtod_l+0xb7e>
 800dc70:	a327      	add	r3, pc, #156	; (adr r3, 800dd10 <_strtod_l+0xbd8>)
 800dc72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc76:	4630      	mov	r0, r6
 800dc78:	4639      	mov	r1, r7
 800dc7a:	f7f2 ff39 	bl	8000af0 <__aeabi_dcmple>
 800dc7e:	b1a0      	cbz	r0, 800dcaa <_strtod_l+0xb72>
 800dc80:	4639      	mov	r1, r7
 800dc82:	4630      	mov	r0, r6
 800dc84:	f7f2 ff90 	bl	8000ba8 <__aeabi_d2uiz>
 800dc88:	2800      	cmp	r0, #0
 800dc8a:	bf08      	it	eq
 800dc8c:	2001      	moveq	r0, #1
 800dc8e:	f7f2 fc39 	bl	8000504 <__aeabi_ui2d>
 800dc92:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800dc94:	4606      	mov	r6, r0
 800dc96:	460f      	mov	r7, r1
 800dc98:	bb03      	cbnz	r3, 800dcdc <_strtod_l+0xba4>
 800dc9a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800dc9e:	9012      	str	r0, [sp, #72]	; 0x48
 800dca0:	9313      	str	r3, [sp, #76]	; 0x4c
 800dca2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800dca6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800dcaa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dcac:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800dcae:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800dcb2:	1a9b      	subs	r3, r3, r2
 800dcb4:	930b      	str	r3, [sp, #44]	; 0x2c
 800dcb6:	ed9d 0b08 	vldr	d0, [sp, #32]
 800dcba:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 800dcbe:	f001 ffd1 	bl	800fc64 <__ulp>
 800dcc2:	4650      	mov	r0, sl
 800dcc4:	ec53 2b10 	vmov	r2, r3, d0
 800dcc8:	4659      	mov	r1, fp
 800dcca:	f7f2 fc95 	bl	80005f8 <__aeabi_dmul>
 800dcce:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800dcd2:	f7f2 fadb 	bl	800028c <__adddf3>
 800dcd6:	4682      	mov	sl, r0
 800dcd8:	468b      	mov	fp, r1
 800dcda:	e772      	b.n	800dbc2 <_strtod_l+0xa8a>
 800dcdc:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 800dce0:	e7df      	b.n	800dca2 <_strtod_l+0xb6a>
 800dce2:	a30d      	add	r3, pc, #52	; (adr r3, 800dd18 <_strtod_l+0xbe0>)
 800dce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dce8:	f7f2 fef8 	bl	8000adc <__aeabi_dcmplt>
 800dcec:	e79c      	b.n	800dc28 <_strtod_l+0xaf0>
 800dcee:	2300      	movs	r3, #0
 800dcf0:	930d      	str	r3, [sp, #52]	; 0x34
 800dcf2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800dcf4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800dcf6:	6013      	str	r3, [r2, #0]
 800dcf8:	f7ff ba61 	b.w	800d1be <_strtod_l+0x86>
 800dcfc:	2b65      	cmp	r3, #101	; 0x65
 800dcfe:	f04f 0200 	mov.w	r2, #0
 800dd02:	f43f ab4e 	beq.w	800d3a2 <_strtod_l+0x26a>
 800dd06:	2101      	movs	r1, #1
 800dd08:	4614      	mov	r4, r2
 800dd0a:	9104      	str	r1, [sp, #16]
 800dd0c:	f7ff bacb 	b.w	800d2a6 <_strtod_l+0x16e>
 800dd10:	ffc00000 	.word	0xffc00000
 800dd14:	41dfffff 	.word	0x41dfffff
 800dd18:	94a03595 	.word	0x94a03595
 800dd1c:	3fcfffff 	.word	0x3fcfffff

0800dd20 <_strtod_r>:
 800dd20:	4b05      	ldr	r3, [pc, #20]	; (800dd38 <_strtod_r+0x18>)
 800dd22:	681b      	ldr	r3, [r3, #0]
 800dd24:	b410      	push	{r4}
 800dd26:	6a1b      	ldr	r3, [r3, #32]
 800dd28:	4c04      	ldr	r4, [pc, #16]	; (800dd3c <_strtod_r+0x1c>)
 800dd2a:	2b00      	cmp	r3, #0
 800dd2c:	bf08      	it	eq
 800dd2e:	4623      	moveq	r3, r4
 800dd30:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dd34:	f7ff ba00 	b.w	800d138 <_strtod_l>
 800dd38:	20000040 	.word	0x20000040
 800dd3c:	200000a4 	.word	0x200000a4

0800dd40 <_strtol_l.isra.0>:
 800dd40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dd44:	4680      	mov	r8, r0
 800dd46:	4689      	mov	r9, r1
 800dd48:	4692      	mov	sl, r2
 800dd4a:	461e      	mov	r6, r3
 800dd4c:	460f      	mov	r7, r1
 800dd4e:	463d      	mov	r5, r7
 800dd50:	9808      	ldr	r0, [sp, #32]
 800dd52:	f815 4b01 	ldrb.w	r4, [r5], #1
 800dd56:	f001 fc27 	bl	800f5a8 <__locale_ctype_ptr_l>
 800dd5a:	4420      	add	r0, r4
 800dd5c:	7843      	ldrb	r3, [r0, #1]
 800dd5e:	f013 0308 	ands.w	r3, r3, #8
 800dd62:	d132      	bne.n	800ddca <_strtol_l.isra.0+0x8a>
 800dd64:	2c2d      	cmp	r4, #45	; 0x2d
 800dd66:	d132      	bne.n	800ddce <_strtol_l.isra.0+0x8e>
 800dd68:	787c      	ldrb	r4, [r7, #1]
 800dd6a:	1cbd      	adds	r5, r7, #2
 800dd6c:	2201      	movs	r2, #1
 800dd6e:	2e00      	cmp	r6, #0
 800dd70:	d05d      	beq.n	800de2e <_strtol_l.isra.0+0xee>
 800dd72:	2e10      	cmp	r6, #16
 800dd74:	d109      	bne.n	800dd8a <_strtol_l.isra.0+0x4a>
 800dd76:	2c30      	cmp	r4, #48	; 0x30
 800dd78:	d107      	bne.n	800dd8a <_strtol_l.isra.0+0x4a>
 800dd7a:	782b      	ldrb	r3, [r5, #0]
 800dd7c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800dd80:	2b58      	cmp	r3, #88	; 0x58
 800dd82:	d14f      	bne.n	800de24 <_strtol_l.isra.0+0xe4>
 800dd84:	786c      	ldrb	r4, [r5, #1]
 800dd86:	2610      	movs	r6, #16
 800dd88:	3502      	adds	r5, #2
 800dd8a:	2a00      	cmp	r2, #0
 800dd8c:	bf14      	ite	ne
 800dd8e:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800dd92:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800dd96:	2700      	movs	r7, #0
 800dd98:	fbb1 fcf6 	udiv	ip, r1, r6
 800dd9c:	4638      	mov	r0, r7
 800dd9e:	fb06 1e1c 	mls	lr, r6, ip, r1
 800dda2:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800dda6:	2b09      	cmp	r3, #9
 800dda8:	d817      	bhi.n	800ddda <_strtol_l.isra.0+0x9a>
 800ddaa:	461c      	mov	r4, r3
 800ddac:	42a6      	cmp	r6, r4
 800ddae:	dd23      	ble.n	800ddf8 <_strtol_l.isra.0+0xb8>
 800ddb0:	1c7b      	adds	r3, r7, #1
 800ddb2:	d007      	beq.n	800ddc4 <_strtol_l.isra.0+0x84>
 800ddb4:	4584      	cmp	ip, r0
 800ddb6:	d31c      	bcc.n	800ddf2 <_strtol_l.isra.0+0xb2>
 800ddb8:	d101      	bne.n	800ddbe <_strtol_l.isra.0+0x7e>
 800ddba:	45a6      	cmp	lr, r4
 800ddbc:	db19      	blt.n	800ddf2 <_strtol_l.isra.0+0xb2>
 800ddbe:	fb00 4006 	mla	r0, r0, r6, r4
 800ddc2:	2701      	movs	r7, #1
 800ddc4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ddc8:	e7eb      	b.n	800dda2 <_strtol_l.isra.0+0x62>
 800ddca:	462f      	mov	r7, r5
 800ddcc:	e7bf      	b.n	800dd4e <_strtol_l.isra.0+0xe>
 800ddce:	2c2b      	cmp	r4, #43	; 0x2b
 800ddd0:	bf04      	itt	eq
 800ddd2:	1cbd      	addeq	r5, r7, #2
 800ddd4:	787c      	ldrbeq	r4, [r7, #1]
 800ddd6:	461a      	mov	r2, r3
 800ddd8:	e7c9      	b.n	800dd6e <_strtol_l.isra.0+0x2e>
 800ddda:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800ddde:	2b19      	cmp	r3, #25
 800dde0:	d801      	bhi.n	800dde6 <_strtol_l.isra.0+0xa6>
 800dde2:	3c37      	subs	r4, #55	; 0x37
 800dde4:	e7e2      	b.n	800ddac <_strtol_l.isra.0+0x6c>
 800dde6:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800ddea:	2b19      	cmp	r3, #25
 800ddec:	d804      	bhi.n	800ddf8 <_strtol_l.isra.0+0xb8>
 800ddee:	3c57      	subs	r4, #87	; 0x57
 800ddf0:	e7dc      	b.n	800ddac <_strtol_l.isra.0+0x6c>
 800ddf2:	f04f 37ff 	mov.w	r7, #4294967295
 800ddf6:	e7e5      	b.n	800ddc4 <_strtol_l.isra.0+0x84>
 800ddf8:	1c7b      	adds	r3, r7, #1
 800ddfa:	d108      	bne.n	800de0e <_strtol_l.isra.0+0xce>
 800ddfc:	2322      	movs	r3, #34	; 0x22
 800ddfe:	f8c8 3000 	str.w	r3, [r8]
 800de02:	4608      	mov	r0, r1
 800de04:	f1ba 0f00 	cmp.w	sl, #0
 800de08:	d107      	bne.n	800de1a <_strtol_l.isra.0+0xda>
 800de0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800de0e:	b102      	cbz	r2, 800de12 <_strtol_l.isra.0+0xd2>
 800de10:	4240      	negs	r0, r0
 800de12:	f1ba 0f00 	cmp.w	sl, #0
 800de16:	d0f8      	beq.n	800de0a <_strtol_l.isra.0+0xca>
 800de18:	b10f      	cbz	r7, 800de1e <_strtol_l.isra.0+0xde>
 800de1a:	f105 39ff 	add.w	r9, r5, #4294967295
 800de1e:	f8ca 9000 	str.w	r9, [sl]
 800de22:	e7f2      	b.n	800de0a <_strtol_l.isra.0+0xca>
 800de24:	2430      	movs	r4, #48	; 0x30
 800de26:	2e00      	cmp	r6, #0
 800de28:	d1af      	bne.n	800dd8a <_strtol_l.isra.0+0x4a>
 800de2a:	2608      	movs	r6, #8
 800de2c:	e7ad      	b.n	800dd8a <_strtol_l.isra.0+0x4a>
 800de2e:	2c30      	cmp	r4, #48	; 0x30
 800de30:	d0a3      	beq.n	800dd7a <_strtol_l.isra.0+0x3a>
 800de32:	260a      	movs	r6, #10
 800de34:	e7a9      	b.n	800dd8a <_strtol_l.isra.0+0x4a>
	...

0800de38 <_strtol_r>:
 800de38:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800de3a:	4c06      	ldr	r4, [pc, #24]	; (800de54 <_strtol_r+0x1c>)
 800de3c:	4d06      	ldr	r5, [pc, #24]	; (800de58 <_strtol_r+0x20>)
 800de3e:	6824      	ldr	r4, [r4, #0]
 800de40:	6a24      	ldr	r4, [r4, #32]
 800de42:	2c00      	cmp	r4, #0
 800de44:	bf08      	it	eq
 800de46:	462c      	moveq	r4, r5
 800de48:	9400      	str	r4, [sp, #0]
 800de4a:	f7ff ff79 	bl	800dd40 <_strtol_l.isra.0>
 800de4e:	b003      	add	sp, #12
 800de50:	bd30      	pop	{r4, r5, pc}
 800de52:	bf00      	nop
 800de54:	20000040 	.word	0x20000040
 800de58:	200000a4 	.word	0x200000a4

0800de5c <__swbuf_r>:
 800de5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de5e:	460e      	mov	r6, r1
 800de60:	4614      	mov	r4, r2
 800de62:	4605      	mov	r5, r0
 800de64:	b118      	cbz	r0, 800de6e <__swbuf_r+0x12>
 800de66:	6983      	ldr	r3, [r0, #24]
 800de68:	b90b      	cbnz	r3, 800de6e <__swbuf_r+0x12>
 800de6a:	f000 ffed 	bl	800ee48 <__sinit>
 800de6e:	4b21      	ldr	r3, [pc, #132]	; (800def4 <__swbuf_r+0x98>)
 800de70:	429c      	cmp	r4, r3
 800de72:	d12a      	bne.n	800deca <__swbuf_r+0x6e>
 800de74:	686c      	ldr	r4, [r5, #4]
 800de76:	69a3      	ldr	r3, [r4, #24]
 800de78:	60a3      	str	r3, [r4, #8]
 800de7a:	89a3      	ldrh	r3, [r4, #12]
 800de7c:	071a      	lsls	r2, r3, #28
 800de7e:	d52e      	bpl.n	800dede <__swbuf_r+0x82>
 800de80:	6923      	ldr	r3, [r4, #16]
 800de82:	b363      	cbz	r3, 800dede <__swbuf_r+0x82>
 800de84:	6923      	ldr	r3, [r4, #16]
 800de86:	6820      	ldr	r0, [r4, #0]
 800de88:	1ac0      	subs	r0, r0, r3
 800de8a:	6963      	ldr	r3, [r4, #20]
 800de8c:	b2f6      	uxtb	r6, r6
 800de8e:	4283      	cmp	r3, r0
 800de90:	4637      	mov	r7, r6
 800de92:	dc04      	bgt.n	800de9e <__swbuf_r+0x42>
 800de94:	4621      	mov	r1, r4
 800de96:	4628      	mov	r0, r5
 800de98:	f000 ff6c 	bl	800ed74 <_fflush_r>
 800de9c:	bb28      	cbnz	r0, 800deea <__swbuf_r+0x8e>
 800de9e:	68a3      	ldr	r3, [r4, #8]
 800dea0:	3b01      	subs	r3, #1
 800dea2:	60a3      	str	r3, [r4, #8]
 800dea4:	6823      	ldr	r3, [r4, #0]
 800dea6:	1c5a      	adds	r2, r3, #1
 800dea8:	6022      	str	r2, [r4, #0]
 800deaa:	701e      	strb	r6, [r3, #0]
 800deac:	6963      	ldr	r3, [r4, #20]
 800deae:	3001      	adds	r0, #1
 800deb0:	4283      	cmp	r3, r0
 800deb2:	d004      	beq.n	800debe <__swbuf_r+0x62>
 800deb4:	89a3      	ldrh	r3, [r4, #12]
 800deb6:	07db      	lsls	r3, r3, #31
 800deb8:	d519      	bpl.n	800deee <__swbuf_r+0x92>
 800deba:	2e0a      	cmp	r6, #10
 800debc:	d117      	bne.n	800deee <__swbuf_r+0x92>
 800debe:	4621      	mov	r1, r4
 800dec0:	4628      	mov	r0, r5
 800dec2:	f000 ff57 	bl	800ed74 <_fflush_r>
 800dec6:	b190      	cbz	r0, 800deee <__swbuf_r+0x92>
 800dec8:	e00f      	b.n	800deea <__swbuf_r+0x8e>
 800deca:	4b0b      	ldr	r3, [pc, #44]	; (800def8 <__swbuf_r+0x9c>)
 800decc:	429c      	cmp	r4, r3
 800dece:	d101      	bne.n	800ded4 <__swbuf_r+0x78>
 800ded0:	68ac      	ldr	r4, [r5, #8]
 800ded2:	e7d0      	b.n	800de76 <__swbuf_r+0x1a>
 800ded4:	4b09      	ldr	r3, [pc, #36]	; (800defc <__swbuf_r+0xa0>)
 800ded6:	429c      	cmp	r4, r3
 800ded8:	bf08      	it	eq
 800deda:	68ec      	ldreq	r4, [r5, #12]
 800dedc:	e7cb      	b.n	800de76 <__swbuf_r+0x1a>
 800dede:	4621      	mov	r1, r4
 800dee0:	4628      	mov	r0, r5
 800dee2:	f000 f80d 	bl	800df00 <__swsetup_r>
 800dee6:	2800      	cmp	r0, #0
 800dee8:	d0cc      	beq.n	800de84 <__swbuf_r+0x28>
 800deea:	f04f 37ff 	mov.w	r7, #4294967295
 800deee:	4638      	mov	r0, r7
 800def0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800def2:	bf00      	nop
 800def4:	08010b10 	.word	0x08010b10
 800def8:	08010b30 	.word	0x08010b30
 800defc:	08010af0 	.word	0x08010af0

0800df00 <__swsetup_r>:
 800df00:	4b32      	ldr	r3, [pc, #200]	; (800dfcc <__swsetup_r+0xcc>)
 800df02:	b570      	push	{r4, r5, r6, lr}
 800df04:	681d      	ldr	r5, [r3, #0]
 800df06:	4606      	mov	r6, r0
 800df08:	460c      	mov	r4, r1
 800df0a:	b125      	cbz	r5, 800df16 <__swsetup_r+0x16>
 800df0c:	69ab      	ldr	r3, [r5, #24]
 800df0e:	b913      	cbnz	r3, 800df16 <__swsetup_r+0x16>
 800df10:	4628      	mov	r0, r5
 800df12:	f000 ff99 	bl	800ee48 <__sinit>
 800df16:	4b2e      	ldr	r3, [pc, #184]	; (800dfd0 <__swsetup_r+0xd0>)
 800df18:	429c      	cmp	r4, r3
 800df1a:	d10f      	bne.n	800df3c <__swsetup_r+0x3c>
 800df1c:	686c      	ldr	r4, [r5, #4]
 800df1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800df22:	b29a      	uxth	r2, r3
 800df24:	0715      	lsls	r5, r2, #28
 800df26:	d42c      	bmi.n	800df82 <__swsetup_r+0x82>
 800df28:	06d0      	lsls	r0, r2, #27
 800df2a:	d411      	bmi.n	800df50 <__swsetup_r+0x50>
 800df2c:	2209      	movs	r2, #9
 800df2e:	6032      	str	r2, [r6, #0]
 800df30:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800df34:	81a3      	strh	r3, [r4, #12]
 800df36:	f04f 30ff 	mov.w	r0, #4294967295
 800df3a:	e03e      	b.n	800dfba <__swsetup_r+0xba>
 800df3c:	4b25      	ldr	r3, [pc, #148]	; (800dfd4 <__swsetup_r+0xd4>)
 800df3e:	429c      	cmp	r4, r3
 800df40:	d101      	bne.n	800df46 <__swsetup_r+0x46>
 800df42:	68ac      	ldr	r4, [r5, #8]
 800df44:	e7eb      	b.n	800df1e <__swsetup_r+0x1e>
 800df46:	4b24      	ldr	r3, [pc, #144]	; (800dfd8 <__swsetup_r+0xd8>)
 800df48:	429c      	cmp	r4, r3
 800df4a:	bf08      	it	eq
 800df4c:	68ec      	ldreq	r4, [r5, #12]
 800df4e:	e7e6      	b.n	800df1e <__swsetup_r+0x1e>
 800df50:	0751      	lsls	r1, r2, #29
 800df52:	d512      	bpl.n	800df7a <__swsetup_r+0x7a>
 800df54:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800df56:	b141      	cbz	r1, 800df6a <__swsetup_r+0x6a>
 800df58:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800df5c:	4299      	cmp	r1, r3
 800df5e:	d002      	beq.n	800df66 <__swsetup_r+0x66>
 800df60:	4630      	mov	r0, r6
 800df62:	f001 ffc1 	bl	800fee8 <_free_r>
 800df66:	2300      	movs	r3, #0
 800df68:	6363      	str	r3, [r4, #52]	; 0x34
 800df6a:	89a3      	ldrh	r3, [r4, #12]
 800df6c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800df70:	81a3      	strh	r3, [r4, #12]
 800df72:	2300      	movs	r3, #0
 800df74:	6063      	str	r3, [r4, #4]
 800df76:	6923      	ldr	r3, [r4, #16]
 800df78:	6023      	str	r3, [r4, #0]
 800df7a:	89a3      	ldrh	r3, [r4, #12]
 800df7c:	f043 0308 	orr.w	r3, r3, #8
 800df80:	81a3      	strh	r3, [r4, #12]
 800df82:	6923      	ldr	r3, [r4, #16]
 800df84:	b94b      	cbnz	r3, 800df9a <__swsetup_r+0x9a>
 800df86:	89a3      	ldrh	r3, [r4, #12]
 800df88:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800df8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800df90:	d003      	beq.n	800df9a <__swsetup_r+0x9a>
 800df92:	4621      	mov	r1, r4
 800df94:	4630      	mov	r0, r6
 800df96:	f001 fb3f 	bl	800f618 <__smakebuf_r>
 800df9a:	89a2      	ldrh	r2, [r4, #12]
 800df9c:	f012 0301 	ands.w	r3, r2, #1
 800dfa0:	d00c      	beq.n	800dfbc <__swsetup_r+0xbc>
 800dfa2:	2300      	movs	r3, #0
 800dfa4:	60a3      	str	r3, [r4, #8]
 800dfa6:	6963      	ldr	r3, [r4, #20]
 800dfa8:	425b      	negs	r3, r3
 800dfaa:	61a3      	str	r3, [r4, #24]
 800dfac:	6923      	ldr	r3, [r4, #16]
 800dfae:	b953      	cbnz	r3, 800dfc6 <__swsetup_r+0xc6>
 800dfb0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dfb4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800dfb8:	d1ba      	bne.n	800df30 <__swsetup_r+0x30>
 800dfba:	bd70      	pop	{r4, r5, r6, pc}
 800dfbc:	0792      	lsls	r2, r2, #30
 800dfbe:	bf58      	it	pl
 800dfc0:	6963      	ldrpl	r3, [r4, #20]
 800dfc2:	60a3      	str	r3, [r4, #8]
 800dfc4:	e7f2      	b.n	800dfac <__swsetup_r+0xac>
 800dfc6:	2000      	movs	r0, #0
 800dfc8:	e7f7      	b.n	800dfba <__swsetup_r+0xba>
 800dfca:	bf00      	nop
 800dfcc:	20000040 	.word	0x20000040
 800dfd0:	08010b10 	.word	0x08010b10
 800dfd4:	08010b30 	.word	0x08010b30
 800dfd8:	08010af0 	.word	0x08010af0

0800dfdc <quorem>:
 800dfdc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dfe0:	6903      	ldr	r3, [r0, #16]
 800dfe2:	690c      	ldr	r4, [r1, #16]
 800dfe4:	42a3      	cmp	r3, r4
 800dfe6:	4680      	mov	r8, r0
 800dfe8:	f2c0 8082 	blt.w	800e0f0 <quorem+0x114>
 800dfec:	3c01      	subs	r4, #1
 800dfee:	f101 0714 	add.w	r7, r1, #20
 800dff2:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800dff6:	f100 0614 	add.w	r6, r0, #20
 800dffa:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800dffe:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800e002:	eb06 030c 	add.w	r3, r6, ip
 800e006:	3501      	adds	r5, #1
 800e008:	eb07 090c 	add.w	r9, r7, ip
 800e00c:	9301      	str	r3, [sp, #4]
 800e00e:	fbb0 f5f5 	udiv	r5, r0, r5
 800e012:	b395      	cbz	r5, 800e07a <quorem+0x9e>
 800e014:	f04f 0a00 	mov.w	sl, #0
 800e018:	4638      	mov	r0, r7
 800e01a:	46b6      	mov	lr, r6
 800e01c:	46d3      	mov	fp, sl
 800e01e:	f850 2b04 	ldr.w	r2, [r0], #4
 800e022:	b293      	uxth	r3, r2
 800e024:	fb05 a303 	mla	r3, r5, r3, sl
 800e028:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e02c:	b29b      	uxth	r3, r3
 800e02e:	ebab 0303 	sub.w	r3, fp, r3
 800e032:	0c12      	lsrs	r2, r2, #16
 800e034:	f8de b000 	ldr.w	fp, [lr]
 800e038:	fb05 a202 	mla	r2, r5, r2, sl
 800e03c:	fa13 f38b 	uxtah	r3, r3, fp
 800e040:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800e044:	fa1f fb82 	uxth.w	fp, r2
 800e048:	f8de 2000 	ldr.w	r2, [lr]
 800e04c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800e050:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e054:	b29b      	uxth	r3, r3
 800e056:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e05a:	4581      	cmp	r9, r0
 800e05c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800e060:	f84e 3b04 	str.w	r3, [lr], #4
 800e064:	d2db      	bcs.n	800e01e <quorem+0x42>
 800e066:	f856 300c 	ldr.w	r3, [r6, ip]
 800e06a:	b933      	cbnz	r3, 800e07a <quorem+0x9e>
 800e06c:	9b01      	ldr	r3, [sp, #4]
 800e06e:	3b04      	subs	r3, #4
 800e070:	429e      	cmp	r6, r3
 800e072:	461a      	mov	r2, r3
 800e074:	d330      	bcc.n	800e0d8 <quorem+0xfc>
 800e076:	f8c8 4010 	str.w	r4, [r8, #16]
 800e07a:	4640      	mov	r0, r8
 800e07c:	f001 fd7a 	bl	800fb74 <__mcmp>
 800e080:	2800      	cmp	r0, #0
 800e082:	db25      	blt.n	800e0d0 <quorem+0xf4>
 800e084:	3501      	adds	r5, #1
 800e086:	4630      	mov	r0, r6
 800e088:	f04f 0c00 	mov.w	ip, #0
 800e08c:	f857 2b04 	ldr.w	r2, [r7], #4
 800e090:	f8d0 e000 	ldr.w	lr, [r0]
 800e094:	b293      	uxth	r3, r2
 800e096:	ebac 0303 	sub.w	r3, ip, r3
 800e09a:	0c12      	lsrs	r2, r2, #16
 800e09c:	fa13 f38e 	uxtah	r3, r3, lr
 800e0a0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800e0a4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e0a8:	b29b      	uxth	r3, r3
 800e0aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e0ae:	45b9      	cmp	r9, r7
 800e0b0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800e0b4:	f840 3b04 	str.w	r3, [r0], #4
 800e0b8:	d2e8      	bcs.n	800e08c <quorem+0xb0>
 800e0ba:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800e0be:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800e0c2:	b92a      	cbnz	r2, 800e0d0 <quorem+0xf4>
 800e0c4:	3b04      	subs	r3, #4
 800e0c6:	429e      	cmp	r6, r3
 800e0c8:	461a      	mov	r2, r3
 800e0ca:	d30b      	bcc.n	800e0e4 <quorem+0x108>
 800e0cc:	f8c8 4010 	str.w	r4, [r8, #16]
 800e0d0:	4628      	mov	r0, r5
 800e0d2:	b003      	add	sp, #12
 800e0d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e0d8:	6812      	ldr	r2, [r2, #0]
 800e0da:	3b04      	subs	r3, #4
 800e0dc:	2a00      	cmp	r2, #0
 800e0de:	d1ca      	bne.n	800e076 <quorem+0x9a>
 800e0e0:	3c01      	subs	r4, #1
 800e0e2:	e7c5      	b.n	800e070 <quorem+0x94>
 800e0e4:	6812      	ldr	r2, [r2, #0]
 800e0e6:	3b04      	subs	r3, #4
 800e0e8:	2a00      	cmp	r2, #0
 800e0ea:	d1ef      	bne.n	800e0cc <quorem+0xf0>
 800e0ec:	3c01      	subs	r4, #1
 800e0ee:	e7ea      	b.n	800e0c6 <quorem+0xea>
 800e0f0:	2000      	movs	r0, #0
 800e0f2:	e7ee      	b.n	800e0d2 <quorem+0xf6>
 800e0f4:	0000      	movs	r0, r0
	...

0800e0f8 <_dtoa_r>:
 800e0f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0fc:	ec57 6b10 	vmov	r6, r7, d0
 800e100:	b097      	sub	sp, #92	; 0x5c
 800e102:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800e104:	9106      	str	r1, [sp, #24]
 800e106:	4604      	mov	r4, r0
 800e108:	920b      	str	r2, [sp, #44]	; 0x2c
 800e10a:	9312      	str	r3, [sp, #72]	; 0x48
 800e10c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800e110:	e9cd 6700 	strd	r6, r7, [sp]
 800e114:	b93d      	cbnz	r5, 800e126 <_dtoa_r+0x2e>
 800e116:	2010      	movs	r0, #16
 800e118:	f001 fabe 	bl	800f698 <malloc>
 800e11c:	6260      	str	r0, [r4, #36]	; 0x24
 800e11e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800e122:	6005      	str	r5, [r0, #0]
 800e124:	60c5      	str	r5, [r0, #12]
 800e126:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e128:	6819      	ldr	r1, [r3, #0]
 800e12a:	b151      	cbz	r1, 800e142 <_dtoa_r+0x4a>
 800e12c:	685a      	ldr	r2, [r3, #4]
 800e12e:	604a      	str	r2, [r1, #4]
 800e130:	2301      	movs	r3, #1
 800e132:	4093      	lsls	r3, r2
 800e134:	608b      	str	r3, [r1, #8]
 800e136:	4620      	mov	r0, r4
 800e138:	f001 fafc 	bl	800f734 <_Bfree>
 800e13c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e13e:	2200      	movs	r2, #0
 800e140:	601a      	str	r2, [r3, #0]
 800e142:	1e3b      	subs	r3, r7, #0
 800e144:	bfbb      	ittet	lt
 800e146:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800e14a:	9301      	strlt	r3, [sp, #4]
 800e14c:	2300      	movge	r3, #0
 800e14e:	2201      	movlt	r2, #1
 800e150:	bfac      	ite	ge
 800e152:	f8c8 3000 	strge.w	r3, [r8]
 800e156:	f8c8 2000 	strlt.w	r2, [r8]
 800e15a:	4baf      	ldr	r3, [pc, #700]	; (800e418 <_dtoa_r+0x320>)
 800e15c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800e160:	ea33 0308 	bics.w	r3, r3, r8
 800e164:	d114      	bne.n	800e190 <_dtoa_r+0x98>
 800e166:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e168:	f242 730f 	movw	r3, #9999	; 0x270f
 800e16c:	6013      	str	r3, [r2, #0]
 800e16e:	9b00      	ldr	r3, [sp, #0]
 800e170:	b923      	cbnz	r3, 800e17c <_dtoa_r+0x84>
 800e172:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800e176:	2800      	cmp	r0, #0
 800e178:	f000 8542 	beq.w	800ec00 <_dtoa_r+0xb08>
 800e17c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e17e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800e42c <_dtoa_r+0x334>
 800e182:	2b00      	cmp	r3, #0
 800e184:	f000 8544 	beq.w	800ec10 <_dtoa_r+0xb18>
 800e188:	f10b 0303 	add.w	r3, fp, #3
 800e18c:	f000 bd3e 	b.w	800ec0c <_dtoa_r+0xb14>
 800e190:	e9dd 6700 	ldrd	r6, r7, [sp]
 800e194:	2200      	movs	r2, #0
 800e196:	2300      	movs	r3, #0
 800e198:	4630      	mov	r0, r6
 800e19a:	4639      	mov	r1, r7
 800e19c:	f7f2 fc94 	bl	8000ac8 <__aeabi_dcmpeq>
 800e1a0:	4681      	mov	r9, r0
 800e1a2:	b168      	cbz	r0, 800e1c0 <_dtoa_r+0xc8>
 800e1a4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e1a6:	2301      	movs	r3, #1
 800e1a8:	6013      	str	r3, [r2, #0]
 800e1aa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e1ac:	2b00      	cmp	r3, #0
 800e1ae:	f000 8524 	beq.w	800ebfa <_dtoa_r+0xb02>
 800e1b2:	4b9a      	ldr	r3, [pc, #616]	; (800e41c <_dtoa_r+0x324>)
 800e1b4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800e1b6:	f103 3bff 	add.w	fp, r3, #4294967295
 800e1ba:	6013      	str	r3, [r2, #0]
 800e1bc:	f000 bd28 	b.w	800ec10 <_dtoa_r+0xb18>
 800e1c0:	aa14      	add	r2, sp, #80	; 0x50
 800e1c2:	a915      	add	r1, sp, #84	; 0x54
 800e1c4:	ec47 6b10 	vmov	d0, r6, r7
 800e1c8:	4620      	mov	r0, r4
 800e1ca:	f001 fdc1 	bl	800fd50 <__d2b>
 800e1ce:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800e1d2:	9004      	str	r0, [sp, #16]
 800e1d4:	2d00      	cmp	r5, #0
 800e1d6:	d07c      	beq.n	800e2d2 <_dtoa_r+0x1da>
 800e1d8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e1dc:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800e1e0:	46b2      	mov	sl, r6
 800e1e2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800e1e6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800e1ea:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800e1ee:	2200      	movs	r2, #0
 800e1f0:	4b8b      	ldr	r3, [pc, #556]	; (800e420 <_dtoa_r+0x328>)
 800e1f2:	4650      	mov	r0, sl
 800e1f4:	4659      	mov	r1, fp
 800e1f6:	f7f2 f847 	bl	8000288 <__aeabi_dsub>
 800e1fa:	a381      	add	r3, pc, #516	; (adr r3, 800e400 <_dtoa_r+0x308>)
 800e1fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e200:	f7f2 f9fa 	bl	80005f8 <__aeabi_dmul>
 800e204:	a380      	add	r3, pc, #512	; (adr r3, 800e408 <_dtoa_r+0x310>)
 800e206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e20a:	f7f2 f83f 	bl	800028c <__adddf3>
 800e20e:	4606      	mov	r6, r0
 800e210:	4628      	mov	r0, r5
 800e212:	460f      	mov	r7, r1
 800e214:	f7f2 f986 	bl	8000524 <__aeabi_i2d>
 800e218:	a37d      	add	r3, pc, #500	; (adr r3, 800e410 <_dtoa_r+0x318>)
 800e21a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e21e:	f7f2 f9eb 	bl	80005f8 <__aeabi_dmul>
 800e222:	4602      	mov	r2, r0
 800e224:	460b      	mov	r3, r1
 800e226:	4630      	mov	r0, r6
 800e228:	4639      	mov	r1, r7
 800e22a:	f7f2 f82f 	bl	800028c <__adddf3>
 800e22e:	4606      	mov	r6, r0
 800e230:	460f      	mov	r7, r1
 800e232:	f7f2 fc91 	bl	8000b58 <__aeabi_d2iz>
 800e236:	2200      	movs	r2, #0
 800e238:	4682      	mov	sl, r0
 800e23a:	2300      	movs	r3, #0
 800e23c:	4630      	mov	r0, r6
 800e23e:	4639      	mov	r1, r7
 800e240:	f7f2 fc4c 	bl	8000adc <__aeabi_dcmplt>
 800e244:	b148      	cbz	r0, 800e25a <_dtoa_r+0x162>
 800e246:	4650      	mov	r0, sl
 800e248:	f7f2 f96c 	bl	8000524 <__aeabi_i2d>
 800e24c:	4632      	mov	r2, r6
 800e24e:	463b      	mov	r3, r7
 800e250:	f7f2 fc3a 	bl	8000ac8 <__aeabi_dcmpeq>
 800e254:	b908      	cbnz	r0, 800e25a <_dtoa_r+0x162>
 800e256:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e25a:	f1ba 0f16 	cmp.w	sl, #22
 800e25e:	d859      	bhi.n	800e314 <_dtoa_r+0x21c>
 800e260:	4970      	ldr	r1, [pc, #448]	; (800e424 <_dtoa_r+0x32c>)
 800e262:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800e266:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e26a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e26e:	f7f2 fc53 	bl	8000b18 <__aeabi_dcmpgt>
 800e272:	2800      	cmp	r0, #0
 800e274:	d050      	beq.n	800e318 <_dtoa_r+0x220>
 800e276:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e27a:	2300      	movs	r3, #0
 800e27c:	930f      	str	r3, [sp, #60]	; 0x3c
 800e27e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e280:	1b5d      	subs	r5, r3, r5
 800e282:	f1b5 0801 	subs.w	r8, r5, #1
 800e286:	bf49      	itett	mi
 800e288:	f1c5 0301 	rsbmi	r3, r5, #1
 800e28c:	2300      	movpl	r3, #0
 800e28e:	9305      	strmi	r3, [sp, #20]
 800e290:	f04f 0800 	movmi.w	r8, #0
 800e294:	bf58      	it	pl
 800e296:	9305      	strpl	r3, [sp, #20]
 800e298:	f1ba 0f00 	cmp.w	sl, #0
 800e29c:	db3e      	blt.n	800e31c <_dtoa_r+0x224>
 800e29e:	2300      	movs	r3, #0
 800e2a0:	44d0      	add	r8, sl
 800e2a2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800e2a6:	9307      	str	r3, [sp, #28]
 800e2a8:	9b06      	ldr	r3, [sp, #24]
 800e2aa:	2b09      	cmp	r3, #9
 800e2ac:	f200 8090 	bhi.w	800e3d0 <_dtoa_r+0x2d8>
 800e2b0:	2b05      	cmp	r3, #5
 800e2b2:	bfc4      	itt	gt
 800e2b4:	3b04      	subgt	r3, #4
 800e2b6:	9306      	strgt	r3, [sp, #24]
 800e2b8:	9b06      	ldr	r3, [sp, #24]
 800e2ba:	f1a3 0302 	sub.w	r3, r3, #2
 800e2be:	bfcc      	ite	gt
 800e2c0:	2500      	movgt	r5, #0
 800e2c2:	2501      	movle	r5, #1
 800e2c4:	2b03      	cmp	r3, #3
 800e2c6:	f200 808f 	bhi.w	800e3e8 <_dtoa_r+0x2f0>
 800e2ca:	e8df f003 	tbb	[pc, r3]
 800e2ce:	7f7d      	.short	0x7f7d
 800e2d0:	7131      	.short	0x7131
 800e2d2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800e2d6:	441d      	add	r5, r3
 800e2d8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800e2dc:	2820      	cmp	r0, #32
 800e2de:	dd13      	ble.n	800e308 <_dtoa_r+0x210>
 800e2e0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800e2e4:	9b00      	ldr	r3, [sp, #0]
 800e2e6:	fa08 f800 	lsl.w	r8, r8, r0
 800e2ea:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800e2ee:	fa23 f000 	lsr.w	r0, r3, r0
 800e2f2:	ea48 0000 	orr.w	r0, r8, r0
 800e2f6:	f7f2 f905 	bl	8000504 <__aeabi_ui2d>
 800e2fa:	2301      	movs	r3, #1
 800e2fc:	4682      	mov	sl, r0
 800e2fe:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800e302:	3d01      	subs	r5, #1
 800e304:	9313      	str	r3, [sp, #76]	; 0x4c
 800e306:	e772      	b.n	800e1ee <_dtoa_r+0xf6>
 800e308:	9b00      	ldr	r3, [sp, #0]
 800e30a:	f1c0 0020 	rsb	r0, r0, #32
 800e30e:	fa03 f000 	lsl.w	r0, r3, r0
 800e312:	e7f0      	b.n	800e2f6 <_dtoa_r+0x1fe>
 800e314:	2301      	movs	r3, #1
 800e316:	e7b1      	b.n	800e27c <_dtoa_r+0x184>
 800e318:	900f      	str	r0, [sp, #60]	; 0x3c
 800e31a:	e7b0      	b.n	800e27e <_dtoa_r+0x186>
 800e31c:	9b05      	ldr	r3, [sp, #20]
 800e31e:	eba3 030a 	sub.w	r3, r3, sl
 800e322:	9305      	str	r3, [sp, #20]
 800e324:	f1ca 0300 	rsb	r3, sl, #0
 800e328:	9307      	str	r3, [sp, #28]
 800e32a:	2300      	movs	r3, #0
 800e32c:	930e      	str	r3, [sp, #56]	; 0x38
 800e32e:	e7bb      	b.n	800e2a8 <_dtoa_r+0x1b0>
 800e330:	2301      	movs	r3, #1
 800e332:	930a      	str	r3, [sp, #40]	; 0x28
 800e334:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e336:	2b00      	cmp	r3, #0
 800e338:	dd59      	ble.n	800e3ee <_dtoa_r+0x2f6>
 800e33a:	9302      	str	r3, [sp, #8]
 800e33c:	4699      	mov	r9, r3
 800e33e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800e340:	2200      	movs	r2, #0
 800e342:	6072      	str	r2, [r6, #4]
 800e344:	2204      	movs	r2, #4
 800e346:	f102 0014 	add.w	r0, r2, #20
 800e34a:	4298      	cmp	r0, r3
 800e34c:	6871      	ldr	r1, [r6, #4]
 800e34e:	d953      	bls.n	800e3f8 <_dtoa_r+0x300>
 800e350:	4620      	mov	r0, r4
 800e352:	f001 f9bb 	bl	800f6cc <_Balloc>
 800e356:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e358:	6030      	str	r0, [r6, #0]
 800e35a:	f1b9 0f0e 	cmp.w	r9, #14
 800e35e:	f8d3 b000 	ldr.w	fp, [r3]
 800e362:	f200 80e6 	bhi.w	800e532 <_dtoa_r+0x43a>
 800e366:	2d00      	cmp	r5, #0
 800e368:	f000 80e3 	beq.w	800e532 <_dtoa_r+0x43a>
 800e36c:	ed9d 7b00 	vldr	d7, [sp]
 800e370:	f1ba 0f00 	cmp.w	sl, #0
 800e374:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800e378:	dd74      	ble.n	800e464 <_dtoa_r+0x36c>
 800e37a:	4a2a      	ldr	r2, [pc, #168]	; (800e424 <_dtoa_r+0x32c>)
 800e37c:	f00a 030f 	and.w	r3, sl, #15
 800e380:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800e384:	ed93 7b00 	vldr	d7, [r3]
 800e388:	ea4f 162a 	mov.w	r6, sl, asr #4
 800e38c:	06f0      	lsls	r0, r6, #27
 800e38e:	ed8d 7b08 	vstr	d7, [sp, #32]
 800e392:	d565      	bpl.n	800e460 <_dtoa_r+0x368>
 800e394:	4b24      	ldr	r3, [pc, #144]	; (800e428 <_dtoa_r+0x330>)
 800e396:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800e39a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e39e:	f7f2 fa55 	bl	800084c <__aeabi_ddiv>
 800e3a2:	e9cd 0100 	strd	r0, r1, [sp]
 800e3a6:	f006 060f 	and.w	r6, r6, #15
 800e3aa:	2503      	movs	r5, #3
 800e3ac:	4f1e      	ldr	r7, [pc, #120]	; (800e428 <_dtoa_r+0x330>)
 800e3ae:	e04c      	b.n	800e44a <_dtoa_r+0x352>
 800e3b0:	2301      	movs	r3, #1
 800e3b2:	930a      	str	r3, [sp, #40]	; 0x28
 800e3b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e3b6:	4453      	add	r3, sl
 800e3b8:	f103 0901 	add.w	r9, r3, #1
 800e3bc:	9302      	str	r3, [sp, #8]
 800e3be:	464b      	mov	r3, r9
 800e3c0:	2b01      	cmp	r3, #1
 800e3c2:	bfb8      	it	lt
 800e3c4:	2301      	movlt	r3, #1
 800e3c6:	e7ba      	b.n	800e33e <_dtoa_r+0x246>
 800e3c8:	2300      	movs	r3, #0
 800e3ca:	e7b2      	b.n	800e332 <_dtoa_r+0x23a>
 800e3cc:	2300      	movs	r3, #0
 800e3ce:	e7f0      	b.n	800e3b2 <_dtoa_r+0x2ba>
 800e3d0:	2501      	movs	r5, #1
 800e3d2:	2300      	movs	r3, #0
 800e3d4:	9306      	str	r3, [sp, #24]
 800e3d6:	950a      	str	r5, [sp, #40]	; 0x28
 800e3d8:	f04f 33ff 	mov.w	r3, #4294967295
 800e3dc:	9302      	str	r3, [sp, #8]
 800e3de:	4699      	mov	r9, r3
 800e3e0:	2200      	movs	r2, #0
 800e3e2:	2312      	movs	r3, #18
 800e3e4:	920b      	str	r2, [sp, #44]	; 0x2c
 800e3e6:	e7aa      	b.n	800e33e <_dtoa_r+0x246>
 800e3e8:	2301      	movs	r3, #1
 800e3ea:	930a      	str	r3, [sp, #40]	; 0x28
 800e3ec:	e7f4      	b.n	800e3d8 <_dtoa_r+0x2e0>
 800e3ee:	2301      	movs	r3, #1
 800e3f0:	9302      	str	r3, [sp, #8]
 800e3f2:	4699      	mov	r9, r3
 800e3f4:	461a      	mov	r2, r3
 800e3f6:	e7f5      	b.n	800e3e4 <_dtoa_r+0x2ec>
 800e3f8:	3101      	adds	r1, #1
 800e3fa:	6071      	str	r1, [r6, #4]
 800e3fc:	0052      	lsls	r2, r2, #1
 800e3fe:	e7a2      	b.n	800e346 <_dtoa_r+0x24e>
 800e400:	636f4361 	.word	0x636f4361
 800e404:	3fd287a7 	.word	0x3fd287a7
 800e408:	8b60c8b3 	.word	0x8b60c8b3
 800e40c:	3fc68a28 	.word	0x3fc68a28
 800e410:	509f79fb 	.word	0x509f79fb
 800e414:	3fd34413 	.word	0x3fd34413
 800e418:	7ff00000 	.word	0x7ff00000
 800e41c:	08010a65 	.word	0x08010a65
 800e420:	3ff80000 	.word	0x3ff80000
 800e424:	08010b88 	.word	0x08010b88
 800e428:	08010b60 	.word	0x08010b60
 800e42c:	08010ae9 	.word	0x08010ae9
 800e430:	07f1      	lsls	r1, r6, #31
 800e432:	d508      	bpl.n	800e446 <_dtoa_r+0x34e>
 800e434:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800e438:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e43c:	f7f2 f8dc 	bl	80005f8 <__aeabi_dmul>
 800e440:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800e444:	3501      	adds	r5, #1
 800e446:	1076      	asrs	r6, r6, #1
 800e448:	3708      	adds	r7, #8
 800e44a:	2e00      	cmp	r6, #0
 800e44c:	d1f0      	bne.n	800e430 <_dtoa_r+0x338>
 800e44e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800e452:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e456:	f7f2 f9f9 	bl	800084c <__aeabi_ddiv>
 800e45a:	e9cd 0100 	strd	r0, r1, [sp]
 800e45e:	e01a      	b.n	800e496 <_dtoa_r+0x39e>
 800e460:	2502      	movs	r5, #2
 800e462:	e7a3      	b.n	800e3ac <_dtoa_r+0x2b4>
 800e464:	f000 80a0 	beq.w	800e5a8 <_dtoa_r+0x4b0>
 800e468:	f1ca 0600 	rsb	r6, sl, #0
 800e46c:	4b9f      	ldr	r3, [pc, #636]	; (800e6ec <_dtoa_r+0x5f4>)
 800e46e:	4fa0      	ldr	r7, [pc, #640]	; (800e6f0 <_dtoa_r+0x5f8>)
 800e470:	f006 020f 	and.w	r2, r6, #15
 800e474:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e47c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800e480:	f7f2 f8ba 	bl	80005f8 <__aeabi_dmul>
 800e484:	e9cd 0100 	strd	r0, r1, [sp]
 800e488:	1136      	asrs	r6, r6, #4
 800e48a:	2300      	movs	r3, #0
 800e48c:	2502      	movs	r5, #2
 800e48e:	2e00      	cmp	r6, #0
 800e490:	d17f      	bne.n	800e592 <_dtoa_r+0x49a>
 800e492:	2b00      	cmp	r3, #0
 800e494:	d1e1      	bne.n	800e45a <_dtoa_r+0x362>
 800e496:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e498:	2b00      	cmp	r3, #0
 800e49a:	f000 8087 	beq.w	800e5ac <_dtoa_r+0x4b4>
 800e49e:	e9dd 6700 	ldrd	r6, r7, [sp]
 800e4a2:	2200      	movs	r2, #0
 800e4a4:	4b93      	ldr	r3, [pc, #588]	; (800e6f4 <_dtoa_r+0x5fc>)
 800e4a6:	4630      	mov	r0, r6
 800e4a8:	4639      	mov	r1, r7
 800e4aa:	f7f2 fb17 	bl	8000adc <__aeabi_dcmplt>
 800e4ae:	2800      	cmp	r0, #0
 800e4b0:	d07c      	beq.n	800e5ac <_dtoa_r+0x4b4>
 800e4b2:	f1b9 0f00 	cmp.w	r9, #0
 800e4b6:	d079      	beq.n	800e5ac <_dtoa_r+0x4b4>
 800e4b8:	9b02      	ldr	r3, [sp, #8]
 800e4ba:	2b00      	cmp	r3, #0
 800e4bc:	dd35      	ble.n	800e52a <_dtoa_r+0x432>
 800e4be:	f10a 33ff 	add.w	r3, sl, #4294967295
 800e4c2:	9308      	str	r3, [sp, #32]
 800e4c4:	4639      	mov	r1, r7
 800e4c6:	2200      	movs	r2, #0
 800e4c8:	4b8b      	ldr	r3, [pc, #556]	; (800e6f8 <_dtoa_r+0x600>)
 800e4ca:	4630      	mov	r0, r6
 800e4cc:	f7f2 f894 	bl	80005f8 <__aeabi_dmul>
 800e4d0:	e9cd 0100 	strd	r0, r1, [sp]
 800e4d4:	9f02      	ldr	r7, [sp, #8]
 800e4d6:	3501      	adds	r5, #1
 800e4d8:	4628      	mov	r0, r5
 800e4da:	f7f2 f823 	bl	8000524 <__aeabi_i2d>
 800e4de:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e4e2:	f7f2 f889 	bl	80005f8 <__aeabi_dmul>
 800e4e6:	2200      	movs	r2, #0
 800e4e8:	4b84      	ldr	r3, [pc, #528]	; (800e6fc <_dtoa_r+0x604>)
 800e4ea:	f7f1 fecf 	bl	800028c <__adddf3>
 800e4ee:	4605      	mov	r5, r0
 800e4f0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800e4f4:	2f00      	cmp	r7, #0
 800e4f6:	d15d      	bne.n	800e5b4 <_dtoa_r+0x4bc>
 800e4f8:	2200      	movs	r2, #0
 800e4fa:	4b81      	ldr	r3, [pc, #516]	; (800e700 <_dtoa_r+0x608>)
 800e4fc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e500:	f7f1 fec2 	bl	8000288 <__aeabi_dsub>
 800e504:	462a      	mov	r2, r5
 800e506:	4633      	mov	r3, r6
 800e508:	e9cd 0100 	strd	r0, r1, [sp]
 800e50c:	f7f2 fb04 	bl	8000b18 <__aeabi_dcmpgt>
 800e510:	2800      	cmp	r0, #0
 800e512:	f040 8288 	bne.w	800ea26 <_dtoa_r+0x92e>
 800e516:	462a      	mov	r2, r5
 800e518:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800e51c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e520:	f7f2 fadc 	bl	8000adc <__aeabi_dcmplt>
 800e524:	2800      	cmp	r0, #0
 800e526:	f040 827c 	bne.w	800ea22 <_dtoa_r+0x92a>
 800e52a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800e52e:	e9cd 2300 	strd	r2, r3, [sp]
 800e532:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e534:	2b00      	cmp	r3, #0
 800e536:	f2c0 8150 	blt.w	800e7da <_dtoa_r+0x6e2>
 800e53a:	f1ba 0f0e 	cmp.w	sl, #14
 800e53e:	f300 814c 	bgt.w	800e7da <_dtoa_r+0x6e2>
 800e542:	4b6a      	ldr	r3, [pc, #424]	; (800e6ec <_dtoa_r+0x5f4>)
 800e544:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800e548:	ed93 7b00 	vldr	d7, [r3]
 800e54c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e54e:	2b00      	cmp	r3, #0
 800e550:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e554:	f280 80d8 	bge.w	800e708 <_dtoa_r+0x610>
 800e558:	f1b9 0f00 	cmp.w	r9, #0
 800e55c:	f300 80d4 	bgt.w	800e708 <_dtoa_r+0x610>
 800e560:	f040 825e 	bne.w	800ea20 <_dtoa_r+0x928>
 800e564:	2200      	movs	r2, #0
 800e566:	4b66      	ldr	r3, [pc, #408]	; (800e700 <_dtoa_r+0x608>)
 800e568:	ec51 0b17 	vmov	r0, r1, d7
 800e56c:	f7f2 f844 	bl	80005f8 <__aeabi_dmul>
 800e570:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e574:	f7f2 fac6 	bl	8000b04 <__aeabi_dcmpge>
 800e578:	464f      	mov	r7, r9
 800e57a:	464e      	mov	r6, r9
 800e57c:	2800      	cmp	r0, #0
 800e57e:	f040 8234 	bne.w	800e9ea <_dtoa_r+0x8f2>
 800e582:	2331      	movs	r3, #49	; 0x31
 800e584:	f10b 0501 	add.w	r5, fp, #1
 800e588:	f88b 3000 	strb.w	r3, [fp]
 800e58c:	f10a 0a01 	add.w	sl, sl, #1
 800e590:	e22f      	b.n	800e9f2 <_dtoa_r+0x8fa>
 800e592:	07f2      	lsls	r2, r6, #31
 800e594:	d505      	bpl.n	800e5a2 <_dtoa_r+0x4aa>
 800e596:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e59a:	f7f2 f82d 	bl	80005f8 <__aeabi_dmul>
 800e59e:	3501      	adds	r5, #1
 800e5a0:	2301      	movs	r3, #1
 800e5a2:	1076      	asrs	r6, r6, #1
 800e5a4:	3708      	adds	r7, #8
 800e5a6:	e772      	b.n	800e48e <_dtoa_r+0x396>
 800e5a8:	2502      	movs	r5, #2
 800e5aa:	e774      	b.n	800e496 <_dtoa_r+0x39e>
 800e5ac:	f8cd a020 	str.w	sl, [sp, #32]
 800e5b0:	464f      	mov	r7, r9
 800e5b2:	e791      	b.n	800e4d8 <_dtoa_r+0x3e0>
 800e5b4:	4b4d      	ldr	r3, [pc, #308]	; (800e6ec <_dtoa_r+0x5f4>)
 800e5b6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e5ba:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800e5be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e5c0:	2b00      	cmp	r3, #0
 800e5c2:	d047      	beq.n	800e654 <_dtoa_r+0x55c>
 800e5c4:	4602      	mov	r2, r0
 800e5c6:	460b      	mov	r3, r1
 800e5c8:	2000      	movs	r0, #0
 800e5ca:	494e      	ldr	r1, [pc, #312]	; (800e704 <_dtoa_r+0x60c>)
 800e5cc:	f7f2 f93e 	bl	800084c <__aeabi_ddiv>
 800e5d0:	462a      	mov	r2, r5
 800e5d2:	4633      	mov	r3, r6
 800e5d4:	f7f1 fe58 	bl	8000288 <__aeabi_dsub>
 800e5d8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800e5dc:	465d      	mov	r5, fp
 800e5de:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e5e2:	f7f2 fab9 	bl	8000b58 <__aeabi_d2iz>
 800e5e6:	4606      	mov	r6, r0
 800e5e8:	f7f1 ff9c 	bl	8000524 <__aeabi_i2d>
 800e5ec:	4602      	mov	r2, r0
 800e5ee:	460b      	mov	r3, r1
 800e5f0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e5f4:	f7f1 fe48 	bl	8000288 <__aeabi_dsub>
 800e5f8:	3630      	adds	r6, #48	; 0x30
 800e5fa:	f805 6b01 	strb.w	r6, [r5], #1
 800e5fe:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800e602:	e9cd 0100 	strd	r0, r1, [sp]
 800e606:	f7f2 fa69 	bl	8000adc <__aeabi_dcmplt>
 800e60a:	2800      	cmp	r0, #0
 800e60c:	d163      	bne.n	800e6d6 <_dtoa_r+0x5de>
 800e60e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e612:	2000      	movs	r0, #0
 800e614:	4937      	ldr	r1, [pc, #220]	; (800e6f4 <_dtoa_r+0x5fc>)
 800e616:	f7f1 fe37 	bl	8000288 <__aeabi_dsub>
 800e61a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800e61e:	f7f2 fa5d 	bl	8000adc <__aeabi_dcmplt>
 800e622:	2800      	cmp	r0, #0
 800e624:	f040 80b7 	bne.w	800e796 <_dtoa_r+0x69e>
 800e628:	eba5 030b 	sub.w	r3, r5, fp
 800e62c:	429f      	cmp	r7, r3
 800e62e:	f77f af7c 	ble.w	800e52a <_dtoa_r+0x432>
 800e632:	2200      	movs	r2, #0
 800e634:	4b30      	ldr	r3, [pc, #192]	; (800e6f8 <_dtoa_r+0x600>)
 800e636:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800e63a:	f7f1 ffdd 	bl	80005f8 <__aeabi_dmul>
 800e63e:	2200      	movs	r2, #0
 800e640:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800e644:	4b2c      	ldr	r3, [pc, #176]	; (800e6f8 <_dtoa_r+0x600>)
 800e646:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e64a:	f7f1 ffd5 	bl	80005f8 <__aeabi_dmul>
 800e64e:	e9cd 0100 	strd	r0, r1, [sp]
 800e652:	e7c4      	b.n	800e5de <_dtoa_r+0x4e6>
 800e654:	462a      	mov	r2, r5
 800e656:	4633      	mov	r3, r6
 800e658:	f7f1 ffce 	bl	80005f8 <__aeabi_dmul>
 800e65c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800e660:	eb0b 0507 	add.w	r5, fp, r7
 800e664:	465e      	mov	r6, fp
 800e666:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e66a:	f7f2 fa75 	bl	8000b58 <__aeabi_d2iz>
 800e66e:	4607      	mov	r7, r0
 800e670:	f7f1 ff58 	bl	8000524 <__aeabi_i2d>
 800e674:	3730      	adds	r7, #48	; 0x30
 800e676:	4602      	mov	r2, r0
 800e678:	460b      	mov	r3, r1
 800e67a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e67e:	f7f1 fe03 	bl	8000288 <__aeabi_dsub>
 800e682:	f806 7b01 	strb.w	r7, [r6], #1
 800e686:	42ae      	cmp	r6, r5
 800e688:	e9cd 0100 	strd	r0, r1, [sp]
 800e68c:	f04f 0200 	mov.w	r2, #0
 800e690:	d126      	bne.n	800e6e0 <_dtoa_r+0x5e8>
 800e692:	4b1c      	ldr	r3, [pc, #112]	; (800e704 <_dtoa_r+0x60c>)
 800e694:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800e698:	f7f1 fdf8 	bl	800028c <__adddf3>
 800e69c:	4602      	mov	r2, r0
 800e69e:	460b      	mov	r3, r1
 800e6a0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e6a4:	f7f2 fa38 	bl	8000b18 <__aeabi_dcmpgt>
 800e6a8:	2800      	cmp	r0, #0
 800e6aa:	d174      	bne.n	800e796 <_dtoa_r+0x69e>
 800e6ac:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800e6b0:	2000      	movs	r0, #0
 800e6b2:	4914      	ldr	r1, [pc, #80]	; (800e704 <_dtoa_r+0x60c>)
 800e6b4:	f7f1 fde8 	bl	8000288 <__aeabi_dsub>
 800e6b8:	4602      	mov	r2, r0
 800e6ba:	460b      	mov	r3, r1
 800e6bc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e6c0:	f7f2 fa0c 	bl	8000adc <__aeabi_dcmplt>
 800e6c4:	2800      	cmp	r0, #0
 800e6c6:	f43f af30 	beq.w	800e52a <_dtoa_r+0x432>
 800e6ca:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800e6ce:	2b30      	cmp	r3, #48	; 0x30
 800e6d0:	f105 32ff 	add.w	r2, r5, #4294967295
 800e6d4:	d002      	beq.n	800e6dc <_dtoa_r+0x5e4>
 800e6d6:	f8dd a020 	ldr.w	sl, [sp, #32]
 800e6da:	e04a      	b.n	800e772 <_dtoa_r+0x67a>
 800e6dc:	4615      	mov	r5, r2
 800e6de:	e7f4      	b.n	800e6ca <_dtoa_r+0x5d2>
 800e6e0:	4b05      	ldr	r3, [pc, #20]	; (800e6f8 <_dtoa_r+0x600>)
 800e6e2:	f7f1 ff89 	bl	80005f8 <__aeabi_dmul>
 800e6e6:	e9cd 0100 	strd	r0, r1, [sp]
 800e6ea:	e7bc      	b.n	800e666 <_dtoa_r+0x56e>
 800e6ec:	08010b88 	.word	0x08010b88
 800e6f0:	08010b60 	.word	0x08010b60
 800e6f4:	3ff00000 	.word	0x3ff00000
 800e6f8:	40240000 	.word	0x40240000
 800e6fc:	401c0000 	.word	0x401c0000
 800e700:	40140000 	.word	0x40140000
 800e704:	3fe00000 	.word	0x3fe00000
 800e708:	e9dd 6700 	ldrd	r6, r7, [sp]
 800e70c:	465d      	mov	r5, fp
 800e70e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e712:	4630      	mov	r0, r6
 800e714:	4639      	mov	r1, r7
 800e716:	f7f2 f899 	bl	800084c <__aeabi_ddiv>
 800e71a:	f7f2 fa1d 	bl	8000b58 <__aeabi_d2iz>
 800e71e:	4680      	mov	r8, r0
 800e720:	f7f1 ff00 	bl	8000524 <__aeabi_i2d>
 800e724:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e728:	f7f1 ff66 	bl	80005f8 <__aeabi_dmul>
 800e72c:	4602      	mov	r2, r0
 800e72e:	460b      	mov	r3, r1
 800e730:	4630      	mov	r0, r6
 800e732:	4639      	mov	r1, r7
 800e734:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800e738:	f7f1 fda6 	bl	8000288 <__aeabi_dsub>
 800e73c:	f805 6b01 	strb.w	r6, [r5], #1
 800e740:	eba5 060b 	sub.w	r6, r5, fp
 800e744:	45b1      	cmp	r9, r6
 800e746:	4602      	mov	r2, r0
 800e748:	460b      	mov	r3, r1
 800e74a:	d139      	bne.n	800e7c0 <_dtoa_r+0x6c8>
 800e74c:	f7f1 fd9e 	bl	800028c <__adddf3>
 800e750:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e754:	4606      	mov	r6, r0
 800e756:	460f      	mov	r7, r1
 800e758:	f7f2 f9de 	bl	8000b18 <__aeabi_dcmpgt>
 800e75c:	b9c8      	cbnz	r0, 800e792 <_dtoa_r+0x69a>
 800e75e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e762:	4630      	mov	r0, r6
 800e764:	4639      	mov	r1, r7
 800e766:	f7f2 f9af 	bl	8000ac8 <__aeabi_dcmpeq>
 800e76a:	b110      	cbz	r0, 800e772 <_dtoa_r+0x67a>
 800e76c:	f018 0f01 	tst.w	r8, #1
 800e770:	d10f      	bne.n	800e792 <_dtoa_r+0x69a>
 800e772:	9904      	ldr	r1, [sp, #16]
 800e774:	4620      	mov	r0, r4
 800e776:	f000 ffdd 	bl	800f734 <_Bfree>
 800e77a:	2300      	movs	r3, #0
 800e77c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e77e:	702b      	strb	r3, [r5, #0]
 800e780:	f10a 0301 	add.w	r3, sl, #1
 800e784:	6013      	str	r3, [r2, #0]
 800e786:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e788:	2b00      	cmp	r3, #0
 800e78a:	f000 8241 	beq.w	800ec10 <_dtoa_r+0xb18>
 800e78e:	601d      	str	r5, [r3, #0]
 800e790:	e23e      	b.n	800ec10 <_dtoa_r+0xb18>
 800e792:	f8cd a020 	str.w	sl, [sp, #32]
 800e796:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800e79a:	2a39      	cmp	r2, #57	; 0x39
 800e79c:	f105 33ff 	add.w	r3, r5, #4294967295
 800e7a0:	d108      	bne.n	800e7b4 <_dtoa_r+0x6bc>
 800e7a2:	459b      	cmp	fp, r3
 800e7a4:	d10a      	bne.n	800e7bc <_dtoa_r+0x6c4>
 800e7a6:	9b08      	ldr	r3, [sp, #32]
 800e7a8:	3301      	adds	r3, #1
 800e7aa:	9308      	str	r3, [sp, #32]
 800e7ac:	2330      	movs	r3, #48	; 0x30
 800e7ae:	f88b 3000 	strb.w	r3, [fp]
 800e7b2:	465b      	mov	r3, fp
 800e7b4:	781a      	ldrb	r2, [r3, #0]
 800e7b6:	3201      	adds	r2, #1
 800e7b8:	701a      	strb	r2, [r3, #0]
 800e7ba:	e78c      	b.n	800e6d6 <_dtoa_r+0x5de>
 800e7bc:	461d      	mov	r5, r3
 800e7be:	e7ea      	b.n	800e796 <_dtoa_r+0x69e>
 800e7c0:	2200      	movs	r2, #0
 800e7c2:	4b9b      	ldr	r3, [pc, #620]	; (800ea30 <_dtoa_r+0x938>)
 800e7c4:	f7f1 ff18 	bl	80005f8 <__aeabi_dmul>
 800e7c8:	2200      	movs	r2, #0
 800e7ca:	2300      	movs	r3, #0
 800e7cc:	4606      	mov	r6, r0
 800e7ce:	460f      	mov	r7, r1
 800e7d0:	f7f2 f97a 	bl	8000ac8 <__aeabi_dcmpeq>
 800e7d4:	2800      	cmp	r0, #0
 800e7d6:	d09a      	beq.n	800e70e <_dtoa_r+0x616>
 800e7d8:	e7cb      	b.n	800e772 <_dtoa_r+0x67a>
 800e7da:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e7dc:	2a00      	cmp	r2, #0
 800e7de:	f000 808b 	beq.w	800e8f8 <_dtoa_r+0x800>
 800e7e2:	9a06      	ldr	r2, [sp, #24]
 800e7e4:	2a01      	cmp	r2, #1
 800e7e6:	dc6e      	bgt.n	800e8c6 <_dtoa_r+0x7ce>
 800e7e8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800e7ea:	2a00      	cmp	r2, #0
 800e7ec:	d067      	beq.n	800e8be <_dtoa_r+0x7c6>
 800e7ee:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800e7f2:	9f07      	ldr	r7, [sp, #28]
 800e7f4:	9d05      	ldr	r5, [sp, #20]
 800e7f6:	9a05      	ldr	r2, [sp, #20]
 800e7f8:	2101      	movs	r1, #1
 800e7fa:	441a      	add	r2, r3
 800e7fc:	4620      	mov	r0, r4
 800e7fe:	9205      	str	r2, [sp, #20]
 800e800:	4498      	add	r8, r3
 800e802:	f001 f875 	bl	800f8f0 <__i2b>
 800e806:	4606      	mov	r6, r0
 800e808:	2d00      	cmp	r5, #0
 800e80a:	dd0c      	ble.n	800e826 <_dtoa_r+0x72e>
 800e80c:	f1b8 0f00 	cmp.w	r8, #0
 800e810:	dd09      	ble.n	800e826 <_dtoa_r+0x72e>
 800e812:	4545      	cmp	r5, r8
 800e814:	9a05      	ldr	r2, [sp, #20]
 800e816:	462b      	mov	r3, r5
 800e818:	bfa8      	it	ge
 800e81a:	4643      	movge	r3, r8
 800e81c:	1ad2      	subs	r2, r2, r3
 800e81e:	9205      	str	r2, [sp, #20]
 800e820:	1aed      	subs	r5, r5, r3
 800e822:	eba8 0803 	sub.w	r8, r8, r3
 800e826:	9b07      	ldr	r3, [sp, #28]
 800e828:	b1eb      	cbz	r3, 800e866 <_dtoa_r+0x76e>
 800e82a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e82c:	2b00      	cmp	r3, #0
 800e82e:	d067      	beq.n	800e900 <_dtoa_r+0x808>
 800e830:	b18f      	cbz	r7, 800e856 <_dtoa_r+0x75e>
 800e832:	4631      	mov	r1, r6
 800e834:	463a      	mov	r2, r7
 800e836:	4620      	mov	r0, r4
 800e838:	f001 f8fa 	bl	800fa30 <__pow5mult>
 800e83c:	9a04      	ldr	r2, [sp, #16]
 800e83e:	4601      	mov	r1, r0
 800e840:	4606      	mov	r6, r0
 800e842:	4620      	mov	r0, r4
 800e844:	f001 f85d 	bl	800f902 <__multiply>
 800e848:	9904      	ldr	r1, [sp, #16]
 800e84a:	9008      	str	r0, [sp, #32]
 800e84c:	4620      	mov	r0, r4
 800e84e:	f000 ff71 	bl	800f734 <_Bfree>
 800e852:	9b08      	ldr	r3, [sp, #32]
 800e854:	9304      	str	r3, [sp, #16]
 800e856:	9b07      	ldr	r3, [sp, #28]
 800e858:	1bda      	subs	r2, r3, r7
 800e85a:	d004      	beq.n	800e866 <_dtoa_r+0x76e>
 800e85c:	9904      	ldr	r1, [sp, #16]
 800e85e:	4620      	mov	r0, r4
 800e860:	f001 f8e6 	bl	800fa30 <__pow5mult>
 800e864:	9004      	str	r0, [sp, #16]
 800e866:	2101      	movs	r1, #1
 800e868:	4620      	mov	r0, r4
 800e86a:	f001 f841 	bl	800f8f0 <__i2b>
 800e86e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e870:	4607      	mov	r7, r0
 800e872:	2b00      	cmp	r3, #0
 800e874:	f000 81d0 	beq.w	800ec18 <_dtoa_r+0xb20>
 800e878:	461a      	mov	r2, r3
 800e87a:	4601      	mov	r1, r0
 800e87c:	4620      	mov	r0, r4
 800e87e:	f001 f8d7 	bl	800fa30 <__pow5mult>
 800e882:	9b06      	ldr	r3, [sp, #24]
 800e884:	2b01      	cmp	r3, #1
 800e886:	4607      	mov	r7, r0
 800e888:	dc40      	bgt.n	800e90c <_dtoa_r+0x814>
 800e88a:	9b00      	ldr	r3, [sp, #0]
 800e88c:	2b00      	cmp	r3, #0
 800e88e:	d139      	bne.n	800e904 <_dtoa_r+0x80c>
 800e890:	9b01      	ldr	r3, [sp, #4]
 800e892:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e896:	2b00      	cmp	r3, #0
 800e898:	d136      	bne.n	800e908 <_dtoa_r+0x810>
 800e89a:	9b01      	ldr	r3, [sp, #4]
 800e89c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e8a0:	0d1b      	lsrs	r3, r3, #20
 800e8a2:	051b      	lsls	r3, r3, #20
 800e8a4:	b12b      	cbz	r3, 800e8b2 <_dtoa_r+0x7ba>
 800e8a6:	9b05      	ldr	r3, [sp, #20]
 800e8a8:	3301      	adds	r3, #1
 800e8aa:	9305      	str	r3, [sp, #20]
 800e8ac:	f108 0801 	add.w	r8, r8, #1
 800e8b0:	2301      	movs	r3, #1
 800e8b2:	9307      	str	r3, [sp, #28]
 800e8b4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e8b6:	2b00      	cmp	r3, #0
 800e8b8:	d12a      	bne.n	800e910 <_dtoa_r+0x818>
 800e8ba:	2001      	movs	r0, #1
 800e8bc:	e030      	b.n	800e920 <_dtoa_r+0x828>
 800e8be:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e8c0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800e8c4:	e795      	b.n	800e7f2 <_dtoa_r+0x6fa>
 800e8c6:	9b07      	ldr	r3, [sp, #28]
 800e8c8:	f109 37ff 	add.w	r7, r9, #4294967295
 800e8cc:	42bb      	cmp	r3, r7
 800e8ce:	bfbf      	itttt	lt
 800e8d0:	9b07      	ldrlt	r3, [sp, #28]
 800e8d2:	9707      	strlt	r7, [sp, #28]
 800e8d4:	1afa      	sublt	r2, r7, r3
 800e8d6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800e8d8:	bfbb      	ittet	lt
 800e8da:	189b      	addlt	r3, r3, r2
 800e8dc:	930e      	strlt	r3, [sp, #56]	; 0x38
 800e8de:	1bdf      	subge	r7, r3, r7
 800e8e0:	2700      	movlt	r7, #0
 800e8e2:	f1b9 0f00 	cmp.w	r9, #0
 800e8e6:	bfb5      	itete	lt
 800e8e8:	9b05      	ldrlt	r3, [sp, #20]
 800e8ea:	9d05      	ldrge	r5, [sp, #20]
 800e8ec:	eba3 0509 	sublt.w	r5, r3, r9
 800e8f0:	464b      	movge	r3, r9
 800e8f2:	bfb8      	it	lt
 800e8f4:	2300      	movlt	r3, #0
 800e8f6:	e77e      	b.n	800e7f6 <_dtoa_r+0x6fe>
 800e8f8:	9f07      	ldr	r7, [sp, #28]
 800e8fa:	9d05      	ldr	r5, [sp, #20]
 800e8fc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800e8fe:	e783      	b.n	800e808 <_dtoa_r+0x710>
 800e900:	9a07      	ldr	r2, [sp, #28]
 800e902:	e7ab      	b.n	800e85c <_dtoa_r+0x764>
 800e904:	2300      	movs	r3, #0
 800e906:	e7d4      	b.n	800e8b2 <_dtoa_r+0x7ba>
 800e908:	9b00      	ldr	r3, [sp, #0]
 800e90a:	e7d2      	b.n	800e8b2 <_dtoa_r+0x7ba>
 800e90c:	2300      	movs	r3, #0
 800e90e:	9307      	str	r3, [sp, #28]
 800e910:	693b      	ldr	r3, [r7, #16]
 800e912:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800e916:	6918      	ldr	r0, [r3, #16]
 800e918:	f000 ff9c 	bl	800f854 <__hi0bits>
 800e91c:	f1c0 0020 	rsb	r0, r0, #32
 800e920:	4440      	add	r0, r8
 800e922:	f010 001f 	ands.w	r0, r0, #31
 800e926:	d047      	beq.n	800e9b8 <_dtoa_r+0x8c0>
 800e928:	f1c0 0320 	rsb	r3, r0, #32
 800e92c:	2b04      	cmp	r3, #4
 800e92e:	dd3b      	ble.n	800e9a8 <_dtoa_r+0x8b0>
 800e930:	9b05      	ldr	r3, [sp, #20]
 800e932:	f1c0 001c 	rsb	r0, r0, #28
 800e936:	4403      	add	r3, r0
 800e938:	9305      	str	r3, [sp, #20]
 800e93a:	4405      	add	r5, r0
 800e93c:	4480      	add	r8, r0
 800e93e:	9b05      	ldr	r3, [sp, #20]
 800e940:	2b00      	cmp	r3, #0
 800e942:	dd05      	ble.n	800e950 <_dtoa_r+0x858>
 800e944:	461a      	mov	r2, r3
 800e946:	9904      	ldr	r1, [sp, #16]
 800e948:	4620      	mov	r0, r4
 800e94a:	f001 f8bf 	bl	800facc <__lshift>
 800e94e:	9004      	str	r0, [sp, #16]
 800e950:	f1b8 0f00 	cmp.w	r8, #0
 800e954:	dd05      	ble.n	800e962 <_dtoa_r+0x86a>
 800e956:	4639      	mov	r1, r7
 800e958:	4642      	mov	r2, r8
 800e95a:	4620      	mov	r0, r4
 800e95c:	f001 f8b6 	bl	800facc <__lshift>
 800e960:	4607      	mov	r7, r0
 800e962:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e964:	b353      	cbz	r3, 800e9bc <_dtoa_r+0x8c4>
 800e966:	4639      	mov	r1, r7
 800e968:	9804      	ldr	r0, [sp, #16]
 800e96a:	f001 f903 	bl	800fb74 <__mcmp>
 800e96e:	2800      	cmp	r0, #0
 800e970:	da24      	bge.n	800e9bc <_dtoa_r+0x8c4>
 800e972:	2300      	movs	r3, #0
 800e974:	220a      	movs	r2, #10
 800e976:	9904      	ldr	r1, [sp, #16]
 800e978:	4620      	mov	r0, r4
 800e97a:	f000 fef2 	bl	800f762 <__multadd>
 800e97e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e980:	9004      	str	r0, [sp, #16]
 800e982:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e986:	2b00      	cmp	r3, #0
 800e988:	f000 814d 	beq.w	800ec26 <_dtoa_r+0xb2e>
 800e98c:	2300      	movs	r3, #0
 800e98e:	4631      	mov	r1, r6
 800e990:	220a      	movs	r2, #10
 800e992:	4620      	mov	r0, r4
 800e994:	f000 fee5 	bl	800f762 <__multadd>
 800e998:	9b02      	ldr	r3, [sp, #8]
 800e99a:	2b00      	cmp	r3, #0
 800e99c:	4606      	mov	r6, r0
 800e99e:	dc4f      	bgt.n	800ea40 <_dtoa_r+0x948>
 800e9a0:	9b06      	ldr	r3, [sp, #24]
 800e9a2:	2b02      	cmp	r3, #2
 800e9a4:	dd4c      	ble.n	800ea40 <_dtoa_r+0x948>
 800e9a6:	e011      	b.n	800e9cc <_dtoa_r+0x8d4>
 800e9a8:	d0c9      	beq.n	800e93e <_dtoa_r+0x846>
 800e9aa:	9a05      	ldr	r2, [sp, #20]
 800e9ac:	331c      	adds	r3, #28
 800e9ae:	441a      	add	r2, r3
 800e9b0:	9205      	str	r2, [sp, #20]
 800e9b2:	441d      	add	r5, r3
 800e9b4:	4498      	add	r8, r3
 800e9b6:	e7c2      	b.n	800e93e <_dtoa_r+0x846>
 800e9b8:	4603      	mov	r3, r0
 800e9ba:	e7f6      	b.n	800e9aa <_dtoa_r+0x8b2>
 800e9bc:	f1b9 0f00 	cmp.w	r9, #0
 800e9c0:	dc38      	bgt.n	800ea34 <_dtoa_r+0x93c>
 800e9c2:	9b06      	ldr	r3, [sp, #24]
 800e9c4:	2b02      	cmp	r3, #2
 800e9c6:	dd35      	ble.n	800ea34 <_dtoa_r+0x93c>
 800e9c8:	f8cd 9008 	str.w	r9, [sp, #8]
 800e9cc:	9b02      	ldr	r3, [sp, #8]
 800e9ce:	b963      	cbnz	r3, 800e9ea <_dtoa_r+0x8f2>
 800e9d0:	4639      	mov	r1, r7
 800e9d2:	2205      	movs	r2, #5
 800e9d4:	4620      	mov	r0, r4
 800e9d6:	f000 fec4 	bl	800f762 <__multadd>
 800e9da:	4601      	mov	r1, r0
 800e9dc:	4607      	mov	r7, r0
 800e9de:	9804      	ldr	r0, [sp, #16]
 800e9e0:	f001 f8c8 	bl	800fb74 <__mcmp>
 800e9e4:	2800      	cmp	r0, #0
 800e9e6:	f73f adcc 	bgt.w	800e582 <_dtoa_r+0x48a>
 800e9ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e9ec:	465d      	mov	r5, fp
 800e9ee:	ea6f 0a03 	mvn.w	sl, r3
 800e9f2:	f04f 0900 	mov.w	r9, #0
 800e9f6:	4639      	mov	r1, r7
 800e9f8:	4620      	mov	r0, r4
 800e9fa:	f000 fe9b 	bl	800f734 <_Bfree>
 800e9fe:	2e00      	cmp	r6, #0
 800ea00:	f43f aeb7 	beq.w	800e772 <_dtoa_r+0x67a>
 800ea04:	f1b9 0f00 	cmp.w	r9, #0
 800ea08:	d005      	beq.n	800ea16 <_dtoa_r+0x91e>
 800ea0a:	45b1      	cmp	r9, r6
 800ea0c:	d003      	beq.n	800ea16 <_dtoa_r+0x91e>
 800ea0e:	4649      	mov	r1, r9
 800ea10:	4620      	mov	r0, r4
 800ea12:	f000 fe8f 	bl	800f734 <_Bfree>
 800ea16:	4631      	mov	r1, r6
 800ea18:	4620      	mov	r0, r4
 800ea1a:	f000 fe8b 	bl	800f734 <_Bfree>
 800ea1e:	e6a8      	b.n	800e772 <_dtoa_r+0x67a>
 800ea20:	2700      	movs	r7, #0
 800ea22:	463e      	mov	r6, r7
 800ea24:	e7e1      	b.n	800e9ea <_dtoa_r+0x8f2>
 800ea26:	f8dd a020 	ldr.w	sl, [sp, #32]
 800ea2a:	463e      	mov	r6, r7
 800ea2c:	e5a9      	b.n	800e582 <_dtoa_r+0x48a>
 800ea2e:	bf00      	nop
 800ea30:	40240000 	.word	0x40240000
 800ea34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ea36:	f8cd 9008 	str.w	r9, [sp, #8]
 800ea3a:	2b00      	cmp	r3, #0
 800ea3c:	f000 80fa 	beq.w	800ec34 <_dtoa_r+0xb3c>
 800ea40:	2d00      	cmp	r5, #0
 800ea42:	dd05      	ble.n	800ea50 <_dtoa_r+0x958>
 800ea44:	4631      	mov	r1, r6
 800ea46:	462a      	mov	r2, r5
 800ea48:	4620      	mov	r0, r4
 800ea4a:	f001 f83f 	bl	800facc <__lshift>
 800ea4e:	4606      	mov	r6, r0
 800ea50:	9b07      	ldr	r3, [sp, #28]
 800ea52:	2b00      	cmp	r3, #0
 800ea54:	d04c      	beq.n	800eaf0 <_dtoa_r+0x9f8>
 800ea56:	6871      	ldr	r1, [r6, #4]
 800ea58:	4620      	mov	r0, r4
 800ea5a:	f000 fe37 	bl	800f6cc <_Balloc>
 800ea5e:	6932      	ldr	r2, [r6, #16]
 800ea60:	3202      	adds	r2, #2
 800ea62:	4605      	mov	r5, r0
 800ea64:	0092      	lsls	r2, r2, #2
 800ea66:	f106 010c 	add.w	r1, r6, #12
 800ea6a:	300c      	adds	r0, #12
 800ea6c:	f7fd fc54 	bl	800c318 <memcpy>
 800ea70:	2201      	movs	r2, #1
 800ea72:	4629      	mov	r1, r5
 800ea74:	4620      	mov	r0, r4
 800ea76:	f001 f829 	bl	800facc <__lshift>
 800ea7a:	9b00      	ldr	r3, [sp, #0]
 800ea7c:	f8cd b014 	str.w	fp, [sp, #20]
 800ea80:	f003 0301 	and.w	r3, r3, #1
 800ea84:	46b1      	mov	r9, r6
 800ea86:	9307      	str	r3, [sp, #28]
 800ea88:	4606      	mov	r6, r0
 800ea8a:	4639      	mov	r1, r7
 800ea8c:	9804      	ldr	r0, [sp, #16]
 800ea8e:	f7ff faa5 	bl	800dfdc <quorem>
 800ea92:	4649      	mov	r1, r9
 800ea94:	4605      	mov	r5, r0
 800ea96:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800ea9a:	9804      	ldr	r0, [sp, #16]
 800ea9c:	f001 f86a 	bl	800fb74 <__mcmp>
 800eaa0:	4632      	mov	r2, r6
 800eaa2:	9000      	str	r0, [sp, #0]
 800eaa4:	4639      	mov	r1, r7
 800eaa6:	4620      	mov	r0, r4
 800eaa8:	f001 f87e 	bl	800fba8 <__mdiff>
 800eaac:	68c3      	ldr	r3, [r0, #12]
 800eaae:	4602      	mov	r2, r0
 800eab0:	bb03      	cbnz	r3, 800eaf4 <_dtoa_r+0x9fc>
 800eab2:	4601      	mov	r1, r0
 800eab4:	9008      	str	r0, [sp, #32]
 800eab6:	9804      	ldr	r0, [sp, #16]
 800eab8:	f001 f85c 	bl	800fb74 <__mcmp>
 800eabc:	9a08      	ldr	r2, [sp, #32]
 800eabe:	4603      	mov	r3, r0
 800eac0:	4611      	mov	r1, r2
 800eac2:	4620      	mov	r0, r4
 800eac4:	9308      	str	r3, [sp, #32]
 800eac6:	f000 fe35 	bl	800f734 <_Bfree>
 800eaca:	9b08      	ldr	r3, [sp, #32]
 800eacc:	b9a3      	cbnz	r3, 800eaf8 <_dtoa_r+0xa00>
 800eace:	9a06      	ldr	r2, [sp, #24]
 800ead0:	b992      	cbnz	r2, 800eaf8 <_dtoa_r+0xa00>
 800ead2:	9a07      	ldr	r2, [sp, #28]
 800ead4:	b982      	cbnz	r2, 800eaf8 <_dtoa_r+0xa00>
 800ead6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800eada:	d029      	beq.n	800eb30 <_dtoa_r+0xa38>
 800eadc:	9b00      	ldr	r3, [sp, #0]
 800eade:	2b00      	cmp	r3, #0
 800eae0:	dd01      	ble.n	800eae6 <_dtoa_r+0x9ee>
 800eae2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800eae6:	9b05      	ldr	r3, [sp, #20]
 800eae8:	1c5d      	adds	r5, r3, #1
 800eaea:	f883 8000 	strb.w	r8, [r3]
 800eaee:	e782      	b.n	800e9f6 <_dtoa_r+0x8fe>
 800eaf0:	4630      	mov	r0, r6
 800eaf2:	e7c2      	b.n	800ea7a <_dtoa_r+0x982>
 800eaf4:	2301      	movs	r3, #1
 800eaf6:	e7e3      	b.n	800eac0 <_dtoa_r+0x9c8>
 800eaf8:	9a00      	ldr	r2, [sp, #0]
 800eafa:	2a00      	cmp	r2, #0
 800eafc:	db04      	blt.n	800eb08 <_dtoa_r+0xa10>
 800eafe:	d125      	bne.n	800eb4c <_dtoa_r+0xa54>
 800eb00:	9a06      	ldr	r2, [sp, #24]
 800eb02:	bb1a      	cbnz	r2, 800eb4c <_dtoa_r+0xa54>
 800eb04:	9a07      	ldr	r2, [sp, #28]
 800eb06:	bb0a      	cbnz	r2, 800eb4c <_dtoa_r+0xa54>
 800eb08:	2b00      	cmp	r3, #0
 800eb0a:	ddec      	ble.n	800eae6 <_dtoa_r+0x9ee>
 800eb0c:	2201      	movs	r2, #1
 800eb0e:	9904      	ldr	r1, [sp, #16]
 800eb10:	4620      	mov	r0, r4
 800eb12:	f000 ffdb 	bl	800facc <__lshift>
 800eb16:	4639      	mov	r1, r7
 800eb18:	9004      	str	r0, [sp, #16]
 800eb1a:	f001 f82b 	bl	800fb74 <__mcmp>
 800eb1e:	2800      	cmp	r0, #0
 800eb20:	dc03      	bgt.n	800eb2a <_dtoa_r+0xa32>
 800eb22:	d1e0      	bne.n	800eae6 <_dtoa_r+0x9ee>
 800eb24:	f018 0f01 	tst.w	r8, #1
 800eb28:	d0dd      	beq.n	800eae6 <_dtoa_r+0x9ee>
 800eb2a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800eb2e:	d1d8      	bne.n	800eae2 <_dtoa_r+0x9ea>
 800eb30:	9b05      	ldr	r3, [sp, #20]
 800eb32:	9a05      	ldr	r2, [sp, #20]
 800eb34:	1c5d      	adds	r5, r3, #1
 800eb36:	2339      	movs	r3, #57	; 0x39
 800eb38:	7013      	strb	r3, [r2, #0]
 800eb3a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800eb3e:	2b39      	cmp	r3, #57	; 0x39
 800eb40:	f105 32ff 	add.w	r2, r5, #4294967295
 800eb44:	d04f      	beq.n	800ebe6 <_dtoa_r+0xaee>
 800eb46:	3301      	adds	r3, #1
 800eb48:	7013      	strb	r3, [r2, #0]
 800eb4a:	e754      	b.n	800e9f6 <_dtoa_r+0x8fe>
 800eb4c:	9a05      	ldr	r2, [sp, #20]
 800eb4e:	2b00      	cmp	r3, #0
 800eb50:	f102 0501 	add.w	r5, r2, #1
 800eb54:	dd06      	ble.n	800eb64 <_dtoa_r+0xa6c>
 800eb56:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800eb5a:	d0e9      	beq.n	800eb30 <_dtoa_r+0xa38>
 800eb5c:	f108 0801 	add.w	r8, r8, #1
 800eb60:	9b05      	ldr	r3, [sp, #20]
 800eb62:	e7c2      	b.n	800eaea <_dtoa_r+0x9f2>
 800eb64:	9a02      	ldr	r2, [sp, #8]
 800eb66:	f805 8c01 	strb.w	r8, [r5, #-1]
 800eb6a:	eba5 030b 	sub.w	r3, r5, fp
 800eb6e:	4293      	cmp	r3, r2
 800eb70:	d021      	beq.n	800ebb6 <_dtoa_r+0xabe>
 800eb72:	2300      	movs	r3, #0
 800eb74:	220a      	movs	r2, #10
 800eb76:	9904      	ldr	r1, [sp, #16]
 800eb78:	4620      	mov	r0, r4
 800eb7a:	f000 fdf2 	bl	800f762 <__multadd>
 800eb7e:	45b1      	cmp	r9, r6
 800eb80:	9004      	str	r0, [sp, #16]
 800eb82:	f04f 0300 	mov.w	r3, #0
 800eb86:	f04f 020a 	mov.w	r2, #10
 800eb8a:	4649      	mov	r1, r9
 800eb8c:	4620      	mov	r0, r4
 800eb8e:	d105      	bne.n	800eb9c <_dtoa_r+0xaa4>
 800eb90:	f000 fde7 	bl	800f762 <__multadd>
 800eb94:	4681      	mov	r9, r0
 800eb96:	4606      	mov	r6, r0
 800eb98:	9505      	str	r5, [sp, #20]
 800eb9a:	e776      	b.n	800ea8a <_dtoa_r+0x992>
 800eb9c:	f000 fde1 	bl	800f762 <__multadd>
 800eba0:	4631      	mov	r1, r6
 800eba2:	4681      	mov	r9, r0
 800eba4:	2300      	movs	r3, #0
 800eba6:	220a      	movs	r2, #10
 800eba8:	4620      	mov	r0, r4
 800ebaa:	f000 fdda 	bl	800f762 <__multadd>
 800ebae:	4606      	mov	r6, r0
 800ebb0:	e7f2      	b.n	800eb98 <_dtoa_r+0xaa0>
 800ebb2:	f04f 0900 	mov.w	r9, #0
 800ebb6:	2201      	movs	r2, #1
 800ebb8:	9904      	ldr	r1, [sp, #16]
 800ebba:	4620      	mov	r0, r4
 800ebbc:	f000 ff86 	bl	800facc <__lshift>
 800ebc0:	4639      	mov	r1, r7
 800ebc2:	9004      	str	r0, [sp, #16]
 800ebc4:	f000 ffd6 	bl	800fb74 <__mcmp>
 800ebc8:	2800      	cmp	r0, #0
 800ebca:	dcb6      	bgt.n	800eb3a <_dtoa_r+0xa42>
 800ebcc:	d102      	bne.n	800ebd4 <_dtoa_r+0xadc>
 800ebce:	f018 0f01 	tst.w	r8, #1
 800ebd2:	d1b2      	bne.n	800eb3a <_dtoa_r+0xa42>
 800ebd4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ebd8:	2b30      	cmp	r3, #48	; 0x30
 800ebda:	f105 32ff 	add.w	r2, r5, #4294967295
 800ebde:	f47f af0a 	bne.w	800e9f6 <_dtoa_r+0x8fe>
 800ebe2:	4615      	mov	r5, r2
 800ebe4:	e7f6      	b.n	800ebd4 <_dtoa_r+0xadc>
 800ebe6:	4593      	cmp	fp, r2
 800ebe8:	d105      	bne.n	800ebf6 <_dtoa_r+0xafe>
 800ebea:	2331      	movs	r3, #49	; 0x31
 800ebec:	f10a 0a01 	add.w	sl, sl, #1
 800ebf0:	f88b 3000 	strb.w	r3, [fp]
 800ebf4:	e6ff      	b.n	800e9f6 <_dtoa_r+0x8fe>
 800ebf6:	4615      	mov	r5, r2
 800ebf8:	e79f      	b.n	800eb3a <_dtoa_r+0xa42>
 800ebfa:	f8df b064 	ldr.w	fp, [pc, #100]	; 800ec60 <_dtoa_r+0xb68>
 800ebfe:	e007      	b.n	800ec10 <_dtoa_r+0xb18>
 800ec00:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ec02:	f8df b060 	ldr.w	fp, [pc, #96]	; 800ec64 <_dtoa_r+0xb6c>
 800ec06:	b11b      	cbz	r3, 800ec10 <_dtoa_r+0xb18>
 800ec08:	f10b 0308 	add.w	r3, fp, #8
 800ec0c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ec0e:	6013      	str	r3, [r2, #0]
 800ec10:	4658      	mov	r0, fp
 800ec12:	b017      	add	sp, #92	; 0x5c
 800ec14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec18:	9b06      	ldr	r3, [sp, #24]
 800ec1a:	2b01      	cmp	r3, #1
 800ec1c:	f77f ae35 	ble.w	800e88a <_dtoa_r+0x792>
 800ec20:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ec22:	9307      	str	r3, [sp, #28]
 800ec24:	e649      	b.n	800e8ba <_dtoa_r+0x7c2>
 800ec26:	9b02      	ldr	r3, [sp, #8]
 800ec28:	2b00      	cmp	r3, #0
 800ec2a:	dc03      	bgt.n	800ec34 <_dtoa_r+0xb3c>
 800ec2c:	9b06      	ldr	r3, [sp, #24]
 800ec2e:	2b02      	cmp	r3, #2
 800ec30:	f73f aecc 	bgt.w	800e9cc <_dtoa_r+0x8d4>
 800ec34:	465d      	mov	r5, fp
 800ec36:	4639      	mov	r1, r7
 800ec38:	9804      	ldr	r0, [sp, #16]
 800ec3a:	f7ff f9cf 	bl	800dfdc <quorem>
 800ec3e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800ec42:	f805 8b01 	strb.w	r8, [r5], #1
 800ec46:	9a02      	ldr	r2, [sp, #8]
 800ec48:	eba5 030b 	sub.w	r3, r5, fp
 800ec4c:	429a      	cmp	r2, r3
 800ec4e:	ddb0      	ble.n	800ebb2 <_dtoa_r+0xaba>
 800ec50:	2300      	movs	r3, #0
 800ec52:	220a      	movs	r2, #10
 800ec54:	9904      	ldr	r1, [sp, #16]
 800ec56:	4620      	mov	r0, r4
 800ec58:	f000 fd83 	bl	800f762 <__multadd>
 800ec5c:	9004      	str	r0, [sp, #16]
 800ec5e:	e7ea      	b.n	800ec36 <_dtoa_r+0xb3e>
 800ec60:	08010a64 	.word	0x08010a64
 800ec64:	08010ae0 	.word	0x08010ae0

0800ec68 <__sflush_r>:
 800ec68:	898a      	ldrh	r2, [r1, #12]
 800ec6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ec6e:	4605      	mov	r5, r0
 800ec70:	0710      	lsls	r0, r2, #28
 800ec72:	460c      	mov	r4, r1
 800ec74:	d458      	bmi.n	800ed28 <__sflush_r+0xc0>
 800ec76:	684b      	ldr	r3, [r1, #4]
 800ec78:	2b00      	cmp	r3, #0
 800ec7a:	dc05      	bgt.n	800ec88 <__sflush_r+0x20>
 800ec7c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ec7e:	2b00      	cmp	r3, #0
 800ec80:	dc02      	bgt.n	800ec88 <__sflush_r+0x20>
 800ec82:	2000      	movs	r0, #0
 800ec84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec88:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ec8a:	2e00      	cmp	r6, #0
 800ec8c:	d0f9      	beq.n	800ec82 <__sflush_r+0x1a>
 800ec8e:	2300      	movs	r3, #0
 800ec90:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ec94:	682f      	ldr	r7, [r5, #0]
 800ec96:	6a21      	ldr	r1, [r4, #32]
 800ec98:	602b      	str	r3, [r5, #0]
 800ec9a:	d032      	beq.n	800ed02 <__sflush_r+0x9a>
 800ec9c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ec9e:	89a3      	ldrh	r3, [r4, #12]
 800eca0:	075a      	lsls	r2, r3, #29
 800eca2:	d505      	bpl.n	800ecb0 <__sflush_r+0x48>
 800eca4:	6863      	ldr	r3, [r4, #4]
 800eca6:	1ac0      	subs	r0, r0, r3
 800eca8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ecaa:	b10b      	cbz	r3, 800ecb0 <__sflush_r+0x48>
 800ecac:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ecae:	1ac0      	subs	r0, r0, r3
 800ecb0:	2300      	movs	r3, #0
 800ecb2:	4602      	mov	r2, r0
 800ecb4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ecb6:	6a21      	ldr	r1, [r4, #32]
 800ecb8:	4628      	mov	r0, r5
 800ecba:	47b0      	blx	r6
 800ecbc:	1c43      	adds	r3, r0, #1
 800ecbe:	89a3      	ldrh	r3, [r4, #12]
 800ecc0:	d106      	bne.n	800ecd0 <__sflush_r+0x68>
 800ecc2:	6829      	ldr	r1, [r5, #0]
 800ecc4:	291d      	cmp	r1, #29
 800ecc6:	d848      	bhi.n	800ed5a <__sflush_r+0xf2>
 800ecc8:	4a29      	ldr	r2, [pc, #164]	; (800ed70 <__sflush_r+0x108>)
 800ecca:	40ca      	lsrs	r2, r1
 800eccc:	07d6      	lsls	r6, r2, #31
 800ecce:	d544      	bpl.n	800ed5a <__sflush_r+0xf2>
 800ecd0:	2200      	movs	r2, #0
 800ecd2:	6062      	str	r2, [r4, #4]
 800ecd4:	04d9      	lsls	r1, r3, #19
 800ecd6:	6922      	ldr	r2, [r4, #16]
 800ecd8:	6022      	str	r2, [r4, #0]
 800ecda:	d504      	bpl.n	800ece6 <__sflush_r+0x7e>
 800ecdc:	1c42      	adds	r2, r0, #1
 800ecde:	d101      	bne.n	800ece4 <__sflush_r+0x7c>
 800ece0:	682b      	ldr	r3, [r5, #0]
 800ece2:	b903      	cbnz	r3, 800ece6 <__sflush_r+0x7e>
 800ece4:	6560      	str	r0, [r4, #84]	; 0x54
 800ece6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ece8:	602f      	str	r7, [r5, #0]
 800ecea:	2900      	cmp	r1, #0
 800ecec:	d0c9      	beq.n	800ec82 <__sflush_r+0x1a>
 800ecee:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ecf2:	4299      	cmp	r1, r3
 800ecf4:	d002      	beq.n	800ecfc <__sflush_r+0x94>
 800ecf6:	4628      	mov	r0, r5
 800ecf8:	f001 f8f6 	bl	800fee8 <_free_r>
 800ecfc:	2000      	movs	r0, #0
 800ecfe:	6360      	str	r0, [r4, #52]	; 0x34
 800ed00:	e7c0      	b.n	800ec84 <__sflush_r+0x1c>
 800ed02:	2301      	movs	r3, #1
 800ed04:	4628      	mov	r0, r5
 800ed06:	47b0      	blx	r6
 800ed08:	1c41      	adds	r1, r0, #1
 800ed0a:	d1c8      	bne.n	800ec9e <__sflush_r+0x36>
 800ed0c:	682b      	ldr	r3, [r5, #0]
 800ed0e:	2b00      	cmp	r3, #0
 800ed10:	d0c5      	beq.n	800ec9e <__sflush_r+0x36>
 800ed12:	2b1d      	cmp	r3, #29
 800ed14:	d001      	beq.n	800ed1a <__sflush_r+0xb2>
 800ed16:	2b16      	cmp	r3, #22
 800ed18:	d101      	bne.n	800ed1e <__sflush_r+0xb6>
 800ed1a:	602f      	str	r7, [r5, #0]
 800ed1c:	e7b1      	b.n	800ec82 <__sflush_r+0x1a>
 800ed1e:	89a3      	ldrh	r3, [r4, #12]
 800ed20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ed24:	81a3      	strh	r3, [r4, #12]
 800ed26:	e7ad      	b.n	800ec84 <__sflush_r+0x1c>
 800ed28:	690f      	ldr	r7, [r1, #16]
 800ed2a:	2f00      	cmp	r7, #0
 800ed2c:	d0a9      	beq.n	800ec82 <__sflush_r+0x1a>
 800ed2e:	0793      	lsls	r3, r2, #30
 800ed30:	680e      	ldr	r6, [r1, #0]
 800ed32:	bf08      	it	eq
 800ed34:	694b      	ldreq	r3, [r1, #20]
 800ed36:	600f      	str	r7, [r1, #0]
 800ed38:	bf18      	it	ne
 800ed3a:	2300      	movne	r3, #0
 800ed3c:	eba6 0807 	sub.w	r8, r6, r7
 800ed40:	608b      	str	r3, [r1, #8]
 800ed42:	f1b8 0f00 	cmp.w	r8, #0
 800ed46:	dd9c      	ble.n	800ec82 <__sflush_r+0x1a>
 800ed48:	4643      	mov	r3, r8
 800ed4a:	463a      	mov	r2, r7
 800ed4c:	6a21      	ldr	r1, [r4, #32]
 800ed4e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ed50:	4628      	mov	r0, r5
 800ed52:	47b0      	blx	r6
 800ed54:	2800      	cmp	r0, #0
 800ed56:	dc06      	bgt.n	800ed66 <__sflush_r+0xfe>
 800ed58:	89a3      	ldrh	r3, [r4, #12]
 800ed5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ed5e:	81a3      	strh	r3, [r4, #12]
 800ed60:	f04f 30ff 	mov.w	r0, #4294967295
 800ed64:	e78e      	b.n	800ec84 <__sflush_r+0x1c>
 800ed66:	4407      	add	r7, r0
 800ed68:	eba8 0800 	sub.w	r8, r8, r0
 800ed6c:	e7e9      	b.n	800ed42 <__sflush_r+0xda>
 800ed6e:	bf00      	nop
 800ed70:	20400001 	.word	0x20400001

0800ed74 <_fflush_r>:
 800ed74:	b538      	push	{r3, r4, r5, lr}
 800ed76:	690b      	ldr	r3, [r1, #16]
 800ed78:	4605      	mov	r5, r0
 800ed7a:	460c      	mov	r4, r1
 800ed7c:	b1db      	cbz	r3, 800edb6 <_fflush_r+0x42>
 800ed7e:	b118      	cbz	r0, 800ed88 <_fflush_r+0x14>
 800ed80:	6983      	ldr	r3, [r0, #24]
 800ed82:	b90b      	cbnz	r3, 800ed88 <_fflush_r+0x14>
 800ed84:	f000 f860 	bl	800ee48 <__sinit>
 800ed88:	4b0c      	ldr	r3, [pc, #48]	; (800edbc <_fflush_r+0x48>)
 800ed8a:	429c      	cmp	r4, r3
 800ed8c:	d109      	bne.n	800eda2 <_fflush_r+0x2e>
 800ed8e:	686c      	ldr	r4, [r5, #4]
 800ed90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ed94:	b17b      	cbz	r3, 800edb6 <_fflush_r+0x42>
 800ed96:	4621      	mov	r1, r4
 800ed98:	4628      	mov	r0, r5
 800ed9a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ed9e:	f7ff bf63 	b.w	800ec68 <__sflush_r>
 800eda2:	4b07      	ldr	r3, [pc, #28]	; (800edc0 <_fflush_r+0x4c>)
 800eda4:	429c      	cmp	r4, r3
 800eda6:	d101      	bne.n	800edac <_fflush_r+0x38>
 800eda8:	68ac      	ldr	r4, [r5, #8]
 800edaa:	e7f1      	b.n	800ed90 <_fflush_r+0x1c>
 800edac:	4b05      	ldr	r3, [pc, #20]	; (800edc4 <_fflush_r+0x50>)
 800edae:	429c      	cmp	r4, r3
 800edb0:	bf08      	it	eq
 800edb2:	68ec      	ldreq	r4, [r5, #12]
 800edb4:	e7ec      	b.n	800ed90 <_fflush_r+0x1c>
 800edb6:	2000      	movs	r0, #0
 800edb8:	bd38      	pop	{r3, r4, r5, pc}
 800edba:	bf00      	nop
 800edbc:	08010b10 	.word	0x08010b10
 800edc0:	08010b30 	.word	0x08010b30
 800edc4:	08010af0 	.word	0x08010af0

0800edc8 <std>:
 800edc8:	2300      	movs	r3, #0
 800edca:	b510      	push	{r4, lr}
 800edcc:	4604      	mov	r4, r0
 800edce:	e9c0 3300 	strd	r3, r3, [r0]
 800edd2:	6083      	str	r3, [r0, #8]
 800edd4:	8181      	strh	r1, [r0, #12]
 800edd6:	6643      	str	r3, [r0, #100]	; 0x64
 800edd8:	81c2      	strh	r2, [r0, #14]
 800edda:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800edde:	6183      	str	r3, [r0, #24]
 800ede0:	4619      	mov	r1, r3
 800ede2:	2208      	movs	r2, #8
 800ede4:	305c      	adds	r0, #92	; 0x5c
 800ede6:	f7fd faa2 	bl	800c32e <memset>
 800edea:	4b05      	ldr	r3, [pc, #20]	; (800ee00 <std+0x38>)
 800edec:	6263      	str	r3, [r4, #36]	; 0x24
 800edee:	4b05      	ldr	r3, [pc, #20]	; (800ee04 <std+0x3c>)
 800edf0:	62a3      	str	r3, [r4, #40]	; 0x28
 800edf2:	4b05      	ldr	r3, [pc, #20]	; (800ee08 <std+0x40>)
 800edf4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800edf6:	4b05      	ldr	r3, [pc, #20]	; (800ee0c <std+0x44>)
 800edf8:	6224      	str	r4, [r4, #32]
 800edfa:	6323      	str	r3, [r4, #48]	; 0x30
 800edfc:	bd10      	pop	{r4, pc}
 800edfe:	bf00      	nop
 800ee00:	0801057d 	.word	0x0801057d
 800ee04:	0801059f 	.word	0x0801059f
 800ee08:	080105d7 	.word	0x080105d7
 800ee0c:	080105fb 	.word	0x080105fb

0800ee10 <_cleanup_r>:
 800ee10:	4901      	ldr	r1, [pc, #4]	; (800ee18 <_cleanup_r+0x8>)
 800ee12:	f000 b885 	b.w	800ef20 <_fwalk_reent>
 800ee16:	bf00      	nop
 800ee18:	0800ed75 	.word	0x0800ed75

0800ee1c <__sfmoreglue>:
 800ee1c:	b570      	push	{r4, r5, r6, lr}
 800ee1e:	1e4a      	subs	r2, r1, #1
 800ee20:	2568      	movs	r5, #104	; 0x68
 800ee22:	4355      	muls	r5, r2
 800ee24:	460e      	mov	r6, r1
 800ee26:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ee2a:	f001 f8ab 	bl	800ff84 <_malloc_r>
 800ee2e:	4604      	mov	r4, r0
 800ee30:	b140      	cbz	r0, 800ee44 <__sfmoreglue+0x28>
 800ee32:	2100      	movs	r1, #0
 800ee34:	e9c0 1600 	strd	r1, r6, [r0]
 800ee38:	300c      	adds	r0, #12
 800ee3a:	60a0      	str	r0, [r4, #8]
 800ee3c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ee40:	f7fd fa75 	bl	800c32e <memset>
 800ee44:	4620      	mov	r0, r4
 800ee46:	bd70      	pop	{r4, r5, r6, pc}

0800ee48 <__sinit>:
 800ee48:	6983      	ldr	r3, [r0, #24]
 800ee4a:	b510      	push	{r4, lr}
 800ee4c:	4604      	mov	r4, r0
 800ee4e:	bb33      	cbnz	r3, 800ee9e <__sinit+0x56>
 800ee50:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800ee54:	6503      	str	r3, [r0, #80]	; 0x50
 800ee56:	4b12      	ldr	r3, [pc, #72]	; (800eea0 <__sinit+0x58>)
 800ee58:	4a12      	ldr	r2, [pc, #72]	; (800eea4 <__sinit+0x5c>)
 800ee5a:	681b      	ldr	r3, [r3, #0]
 800ee5c:	6282      	str	r2, [r0, #40]	; 0x28
 800ee5e:	4298      	cmp	r0, r3
 800ee60:	bf04      	itt	eq
 800ee62:	2301      	moveq	r3, #1
 800ee64:	6183      	streq	r3, [r0, #24]
 800ee66:	f000 f81f 	bl	800eea8 <__sfp>
 800ee6a:	6060      	str	r0, [r4, #4]
 800ee6c:	4620      	mov	r0, r4
 800ee6e:	f000 f81b 	bl	800eea8 <__sfp>
 800ee72:	60a0      	str	r0, [r4, #8]
 800ee74:	4620      	mov	r0, r4
 800ee76:	f000 f817 	bl	800eea8 <__sfp>
 800ee7a:	2200      	movs	r2, #0
 800ee7c:	60e0      	str	r0, [r4, #12]
 800ee7e:	2104      	movs	r1, #4
 800ee80:	6860      	ldr	r0, [r4, #4]
 800ee82:	f7ff ffa1 	bl	800edc8 <std>
 800ee86:	2201      	movs	r2, #1
 800ee88:	2109      	movs	r1, #9
 800ee8a:	68a0      	ldr	r0, [r4, #8]
 800ee8c:	f7ff ff9c 	bl	800edc8 <std>
 800ee90:	2202      	movs	r2, #2
 800ee92:	2112      	movs	r1, #18
 800ee94:	68e0      	ldr	r0, [r4, #12]
 800ee96:	f7ff ff97 	bl	800edc8 <std>
 800ee9a:	2301      	movs	r3, #1
 800ee9c:	61a3      	str	r3, [r4, #24]
 800ee9e:	bd10      	pop	{r4, pc}
 800eea0:	08010a50 	.word	0x08010a50
 800eea4:	0800ee11 	.word	0x0800ee11

0800eea8 <__sfp>:
 800eea8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eeaa:	4b1b      	ldr	r3, [pc, #108]	; (800ef18 <__sfp+0x70>)
 800eeac:	681e      	ldr	r6, [r3, #0]
 800eeae:	69b3      	ldr	r3, [r6, #24]
 800eeb0:	4607      	mov	r7, r0
 800eeb2:	b913      	cbnz	r3, 800eeba <__sfp+0x12>
 800eeb4:	4630      	mov	r0, r6
 800eeb6:	f7ff ffc7 	bl	800ee48 <__sinit>
 800eeba:	3648      	adds	r6, #72	; 0x48
 800eebc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800eec0:	3b01      	subs	r3, #1
 800eec2:	d503      	bpl.n	800eecc <__sfp+0x24>
 800eec4:	6833      	ldr	r3, [r6, #0]
 800eec6:	b133      	cbz	r3, 800eed6 <__sfp+0x2e>
 800eec8:	6836      	ldr	r6, [r6, #0]
 800eeca:	e7f7      	b.n	800eebc <__sfp+0x14>
 800eecc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800eed0:	b16d      	cbz	r5, 800eeee <__sfp+0x46>
 800eed2:	3468      	adds	r4, #104	; 0x68
 800eed4:	e7f4      	b.n	800eec0 <__sfp+0x18>
 800eed6:	2104      	movs	r1, #4
 800eed8:	4638      	mov	r0, r7
 800eeda:	f7ff ff9f 	bl	800ee1c <__sfmoreglue>
 800eede:	6030      	str	r0, [r6, #0]
 800eee0:	2800      	cmp	r0, #0
 800eee2:	d1f1      	bne.n	800eec8 <__sfp+0x20>
 800eee4:	230c      	movs	r3, #12
 800eee6:	603b      	str	r3, [r7, #0]
 800eee8:	4604      	mov	r4, r0
 800eeea:	4620      	mov	r0, r4
 800eeec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eeee:	4b0b      	ldr	r3, [pc, #44]	; (800ef1c <__sfp+0x74>)
 800eef0:	6665      	str	r5, [r4, #100]	; 0x64
 800eef2:	e9c4 5500 	strd	r5, r5, [r4]
 800eef6:	60a5      	str	r5, [r4, #8]
 800eef8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800eefc:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800ef00:	2208      	movs	r2, #8
 800ef02:	4629      	mov	r1, r5
 800ef04:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ef08:	f7fd fa11 	bl	800c32e <memset>
 800ef0c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ef10:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ef14:	e7e9      	b.n	800eeea <__sfp+0x42>
 800ef16:	bf00      	nop
 800ef18:	08010a50 	.word	0x08010a50
 800ef1c:	ffff0001 	.word	0xffff0001

0800ef20 <_fwalk_reent>:
 800ef20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ef24:	4680      	mov	r8, r0
 800ef26:	4689      	mov	r9, r1
 800ef28:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ef2c:	2600      	movs	r6, #0
 800ef2e:	b914      	cbnz	r4, 800ef36 <_fwalk_reent+0x16>
 800ef30:	4630      	mov	r0, r6
 800ef32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ef36:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800ef3a:	3f01      	subs	r7, #1
 800ef3c:	d501      	bpl.n	800ef42 <_fwalk_reent+0x22>
 800ef3e:	6824      	ldr	r4, [r4, #0]
 800ef40:	e7f5      	b.n	800ef2e <_fwalk_reent+0xe>
 800ef42:	89ab      	ldrh	r3, [r5, #12]
 800ef44:	2b01      	cmp	r3, #1
 800ef46:	d907      	bls.n	800ef58 <_fwalk_reent+0x38>
 800ef48:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ef4c:	3301      	adds	r3, #1
 800ef4e:	d003      	beq.n	800ef58 <_fwalk_reent+0x38>
 800ef50:	4629      	mov	r1, r5
 800ef52:	4640      	mov	r0, r8
 800ef54:	47c8      	blx	r9
 800ef56:	4306      	orrs	r6, r0
 800ef58:	3568      	adds	r5, #104	; 0x68
 800ef5a:	e7ee      	b.n	800ef3a <_fwalk_reent+0x1a>

0800ef5c <rshift>:
 800ef5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ef5e:	6906      	ldr	r6, [r0, #16]
 800ef60:	114b      	asrs	r3, r1, #5
 800ef62:	429e      	cmp	r6, r3
 800ef64:	f100 0414 	add.w	r4, r0, #20
 800ef68:	dd30      	ble.n	800efcc <rshift+0x70>
 800ef6a:	f011 011f 	ands.w	r1, r1, #31
 800ef6e:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800ef72:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 800ef76:	d108      	bne.n	800ef8a <rshift+0x2e>
 800ef78:	4621      	mov	r1, r4
 800ef7a:	42b2      	cmp	r2, r6
 800ef7c:	460b      	mov	r3, r1
 800ef7e:	d211      	bcs.n	800efa4 <rshift+0x48>
 800ef80:	f852 3b04 	ldr.w	r3, [r2], #4
 800ef84:	f841 3b04 	str.w	r3, [r1], #4
 800ef88:	e7f7      	b.n	800ef7a <rshift+0x1e>
 800ef8a:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 800ef8e:	f1c1 0c20 	rsb	ip, r1, #32
 800ef92:	40cd      	lsrs	r5, r1
 800ef94:	3204      	adds	r2, #4
 800ef96:	4623      	mov	r3, r4
 800ef98:	42b2      	cmp	r2, r6
 800ef9a:	4617      	mov	r7, r2
 800ef9c:	d30c      	bcc.n	800efb8 <rshift+0x5c>
 800ef9e:	601d      	str	r5, [r3, #0]
 800efa0:	b105      	cbz	r5, 800efa4 <rshift+0x48>
 800efa2:	3304      	adds	r3, #4
 800efa4:	1b1a      	subs	r2, r3, r4
 800efa6:	42a3      	cmp	r3, r4
 800efa8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800efac:	bf08      	it	eq
 800efae:	2300      	moveq	r3, #0
 800efb0:	6102      	str	r2, [r0, #16]
 800efb2:	bf08      	it	eq
 800efb4:	6143      	streq	r3, [r0, #20]
 800efb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800efb8:	683f      	ldr	r7, [r7, #0]
 800efba:	fa07 f70c 	lsl.w	r7, r7, ip
 800efbe:	433d      	orrs	r5, r7
 800efc0:	f843 5b04 	str.w	r5, [r3], #4
 800efc4:	f852 5b04 	ldr.w	r5, [r2], #4
 800efc8:	40cd      	lsrs	r5, r1
 800efca:	e7e5      	b.n	800ef98 <rshift+0x3c>
 800efcc:	4623      	mov	r3, r4
 800efce:	e7e9      	b.n	800efa4 <rshift+0x48>

0800efd0 <__hexdig_fun>:
 800efd0:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800efd4:	2b09      	cmp	r3, #9
 800efd6:	d802      	bhi.n	800efde <__hexdig_fun+0xe>
 800efd8:	3820      	subs	r0, #32
 800efda:	b2c0      	uxtb	r0, r0
 800efdc:	4770      	bx	lr
 800efde:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800efe2:	2b05      	cmp	r3, #5
 800efe4:	d801      	bhi.n	800efea <__hexdig_fun+0x1a>
 800efe6:	3847      	subs	r0, #71	; 0x47
 800efe8:	e7f7      	b.n	800efda <__hexdig_fun+0xa>
 800efea:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800efee:	2b05      	cmp	r3, #5
 800eff0:	d801      	bhi.n	800eff6 <__hexdig_fun+0x26>
 800eff2:	3827      	subs	r0, #39	; 0x27
 800eff4:	e7f1      	b.n	800efda <__hexdig_fun+0xa>
 800eff6:	2000      	movs	r0, #0
 800eff8:	4770      	bx	lr

0800effa <__gethex>:
 800effa:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800effe:	b08b      	sub	sp, #44	; 0x2c
 800f000:	468a      	mov	sl, r1
 800f002:	9002      	str	r0, [sp, #8]
 800f004:	9816      	ldr	r0, [sp, #88]	; 0x58
 800f006:	9306      	str	r3, [sp, #24]
 800f008:	4690      	mov	r8, r2
 800f00a:	f000 fad0 	bl	800f5ae <__localeconv_l>
 800f00e:	6803      	ldr	r3, [r0, #0]
 800f010:	9303      	str	r3, [sp, #12]
 800f012:	4618      	mov	r0, r3
 800f014:	f7f1 f8dc 	bl	80001d0 <strlen>
 800f018:	9b03      	ldr	r3, [sp, #12]
 800f01a:	9001      	str	r0, [sp, #4]
 800f01c:	4403      	add	r3, r0
 800f01e:	f04f 0b00 	mov.w	fp, #0
 800f022:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800f026:	9307      	str	r3, [sp, #28]
 800f028:	f8da 3000 	ldr.w	r3, [sl]
 800f02c:	3302      	adds	r3, #2
 800f02e:	461f      	mov	r7, r3
 800f030:	f813 0b01 	ldrb.w	r0, [r3], #1
 800f034:	2830      	cmp	r0, #48	; 0x30
 800f036:	d06c      	beq.n	800f112 <__gethex+0x118>
 800f038:	f7ff ffca 	bl	800efd0 <__hexdig_fun>
 800f03c:	4604      	mov	r4, r0
 800f03e:	2800      	cmp	r0, #0
 800f040:	d16a      	bne.n	800f118 <__gethex+0x11e>
 800f042:	9a01      	ldr	r2, [sp, #4]
 800f044:	9903      	ldr	r1, [sp, #12]
 800f046:	4638      	mov	r0, r7
 800f048:	f001 fadb 	bl	8010602 <strncmp>
 800f04c:	2800      	cmp	r0, #0
 800f04e:	d166      	bne.n	800f11e <__gethex+0x124>
 800f050:	9b01      	ldr	r3, [sp, #4]
 800f052:	5cf8      	ldrb	r0, [r7, r3]
 800f054:	18fe      	adds	r6, r7, r3
 800f056:	f7ff ffbb 	bl	800efd0 <__hexdig_fun>
 800f05a:	2800      	cmp	r0, #0
 800f05c:	d062      	beq.n	800f124 <__gethex+0x12a>
 800f05e:	4633      	mov	r3, r6
 800f060:	7818      	ldrb	r0, [r3, #0]
 800f062:	2830      	cmp	r0, #48	; 0x30
 800f064:	461f      	mov	r7, r3
 800f066:	f103 0301 	add.w	r3, r3, #1
 800f06a:	d0f9      	beq.n	800f060 <__gethex+0x66>
 800f06c:	f7ff ffb0 	bl	800efd0 <__hexdig_fun>
 800f070:	fab0 f580 	clz	r5, r0
 800f074:	096d      	lsrs	r5, r5, #5
 800f076:	4634      	mov	r4, r6
 800f078:	f04f 0b01 	mov.w	fp, #1
 800f07c:	463a      	mov	r2, r7
 800f07e:	4616      	mov	r6, r2
 800f080:	3201      	adds	r2, #1
 800f082:	7830      	ldrb	r0, [r6, #0]
 800f084:	f7ff ffa4 	bl	800efd0 <__hexdig_fun>
 800f088:	2800      	cmp	r0, #0
 800f08a:	d1f8      	bne.n	800f07e <__gethex+0x84>
 800f08c:	9a01      	ldr	r2, [sp, #4]
 800f08e:	9903      	ldr	r1, [sp, #12]
 800f090:	4630      	mov	r0, r6
 800f092:	f001 fab6 	bl	8010602 <strncmp>
 800f096:	b950      	cbnz	r0, 800f0ae <__gethex+0xb4>
 800f098:	b954      	cbnz	r4, 800f0b0 <__gethex+0xb6>
 800f09a:	9b01      	ldr	r3, [sp, #4]
 800f09c:	18f4      	adds	r4, r6, r3
 800f09e:	4622      	mov	r2, r4
 800f0a0:	4616      	mov	r6, r2
 800f0a2:	3201      	adds	r2, #1
 800f0a4:	7830      	ldrb	r0, [r6, #0]
 800f0a6:	f7ff ff93 	bl	800efd0 <__hexdig_fun>
 800f0aa:	2800      	cmp	r0, #0
 800f0ac:	d1f8      	bne.n	800f0a0 <__gethex+0xa6>
 800f0ae:	b10c      	cbz	r4, 800f0b4 <__gethex+0xba>
 800f0b0:	1ba4      	subs	r4, r4, r6
 800f0b2:	00a4      	lsls	r4, r4, #2
 800f0b4:	7833      	ldrb	r3, [r6, #0]
 800f0b6:	2b50      	cmp	r3, #80	; 0x50
 800f0b8:	d001      	beq.n	800f0be <__gethex+0xc4>
 800f0ba:	2b70      	cmp	r3, #112	; 0x70
 800f0bc:	d140      	bne.n	800f140 <__gethex+0x146>
 800f0be:	7873      	ldrb	r3, [r6, #1]
 800f0c0:	2b2b      	cmp	r3, #43	; 0x2b
 800f0c2:	d031      	beq.n	800f128 <__gethex+0x12e>
 800f0c4:	2b2d      	cmp	r3, #45	; 0x2d
 800f0c6:	d033      	beq.n	800f130 <__gethex+0x136>
 800f0c8:	1c71      	adds	r1, r6, #1
 800f0ca:	f04f 0900 	mov.w	r9, #0
 800f0ce:	7808      	ldrb	r0, [r1, #0]
 800f0d0:	f7ff ff7e 	bl	800efd0 <__hexdig_fun>
 800f0d4:	1e43      	subs	r3, r0, #1
 800f0d6:	b2db      	uxtb	r3, r3
 800f0d8:	2b18      	cmp	r3, #24
 800f0da:	d831      	bhi.n	800f140 <__gethex+0x146>
 800f0dc:	f1a0 0210 	sub.w	r2, r0, #16
 800f0e0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800f0e4:	f7ff ff74 	bl	800efd0 <__hexdig_fun>
 800f0e8:	1e43      	subs	r3, r0, #1
 800f0ea:	b2db      	uxtb	r3, r3
 800f0ec:	2b18      	cmp	r3, #24
 800f0ee:	d922      	bls.n	800f136 <__gethex+0x13c>
 800f0f0:	f1b9 0f00 	cmp.w	r9, #0
 800f0f4:	d000      	beq.n	800f0f8 <__gethex+0xfe>
 800f0f6:	4252      	negs	r2, r2
 800f0f8:	4414      	add	r4, r2
 800f0fa:	f8ca 1000 	str.w	r1, [sl]
 800f0fe:	b30d      	cbz	r5, 800f144 <__gethex+0x14a>
 800f100:	f1bb 0f00 	cmp.w	fp, #0
 800f104:	bf0c      	ite	eq
 800f106:	2706      	moveq	r7, #6
 800f108:	2700      	movne	r7, #0
 800f10a:	4638      	mov	r0, r7
 800f10c:	b00b      	add	sp, #44	; 0x2c
 800f10e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f112:	f10b 0b01 	add.w	fp, fp, #1
 800f116:	e78a      	b.n	800f02e <__gethex+0x34>
 800f118:	2500      	movs	r5, #0
 800f11a:	462c      	mov	r4, r5
 800f11c:	e7ae      	b.n	800f07c <__gethex+0x82>
 800f11e:	463e      	mov	r6, r7
 800f120:	2501      	movs	r5, #1
 800f122:	e7c7      	b.n	800f0b4 <__gethex+0xba>
 800f124:	4604      	mov	r4, r0
 800f126:	e7fb      	b.n	800f120 <__gethex+0x126>
 800f128:	f04f 0900 	mov.w	r9, #0
 800f12c:	1cb1      	adds	r1, r6, #2
 800f12e:	e7ce      	b.n	800f0ce <__gethex+0xd4>
 800f130:	f04f 0901 	mov.w	r9, #1
 800f134:	e7fa      	b.n	800f12c <__gethex+0x132>
 800f136:	230a      	movs	r3, #10
 800f138:	fb03 0202 	mla	r2, r3, r2, r0
 800f13c:	3a10      	subs	r2, #16
 800f13e:	e7cf      	b.n	800f0e0 <__gethex+0xe6>
 800f140:	4631      	mov	r1, r6
 800f142:	e7da      	b.n	800f0fa <__gethex+0x100>
 800f144:	1bf3      	subs	r3, r6, r7
 800f146:	3b01      	subs	r3, #1
 800f148:	4629      	mov	r1, r5
 800f14a:	2b07      	cmp	r3, #7
 800f14c:	dc49      	bgt.n	800f1e2 <__gethex+0x1e8>
 800f14e:	9802      	ldr	r0, [sp, #8]
 800f150:	f000 fabc 	bl	800f6cc <_Balloc>
 800f154:	9b01      	ldr	r3, [sp, #4]
 800f156:	f100 0914 	add.w	r9, r0, #20
 800f15a:	f04f 0b00 	mov.w	fp, #0
 800f15e:	f1c3 0301 	rsb	r3, r3, #1
 800f162:	4605      	mov	r5, r0
 800f164:	f8cd 9010 	str.w	r9, [sp, #16]
 800f168:	46da      	mov	sl, fp
 800f16a:	9308      	str	r3, [sp, #32]
 800f16c:	42b7      	cmp	r7, r6
 800f16e:	d33b      	bcc.n	800f1e8 <__gethex+0x1ee>
 800f170:	9804      	ldr	r0, [sp, #16]
 800f172:	f840 ab04 	str.w	sl, [r0], #4
 800f176:	eba0 0009 	sub.w	r0, r0, r9
 800f17a:	1080      	asrs	r0, r0, #2
 800f17c:	6128      	str	r0, [r5, #16]
 800f17e:	0147      	lsls	r7, r0, #5
 800f180:	4650      	mov	r0, sl
 800f182:	f000 fb67 	bl	800f854 <__hi0bits>
 800f186:	f8d8 6000 	ldr.w	r6, [r8]
 800f18a:	1a3f      	subs	r7, r7, r0
 800f18c:	42b7      	cmp	r7, r6
 800f18e:	dd64      	ble.n	800f25a <__gethex+0x260>
 800f190:	1bbf      	subs	r7, r7, r6
 800f192:	4639      	mov	r1, r7
 800f194:	4628      	mov	r0, r5
 800f196:	f000 fe77 	bl	800fe88 <__any_on>
 800f19a:	4682      	mov	sl, r0
 800f19c:	b178      	cbz	r0, 800f1be <__gethex+0x1c4>
 800f19e:	1e7b      	subs	r3, r7, #1
 800f1a0:	1159      	asrs	r1, r3, #5
 800f1a2:	f003 021f 	and.w	r2, r3, #31
 800f1a6:	f04f 0a01 	mov.w	sl, #1
 800f1aa:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800f1ae:	fa0a f202 	lsl.w	r2, sl, r2
 800f1b2:	420a      	tst	r2, r1
 800f1b4:	d003      	beq.n	800f1be <__gethex+0x1c4>
 800f1b6:	4553      	cmp	r3, sl
 800f1b8:	dc46      	bgt.n	800f248 <__gethex+0x24e>
 800f1ba:	f04f 0a02 	mov.w	sl, #2
 800f1be:	4639      	mov	r1, r7
 800f1c0:	4628      	mov	r0, r5
 800f1c2:	f7ff fecb 	bl	800ef5c <rshift>
 800f1c6:	443c      	add	r4, r7
 800f1c8:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f1cc:	42a3      	cmp	r3, r4
 800f1ce:	da52      	bge.n	800f276 <__gethex+0x27c>
 800f1d0:	4629      	mov	r1, r5
 800f1d2:	9802      	ldr	r0, [sp, #8]
 800f1d4:	f000 faae 	bl	800f734 <_Bfree>
 800f1d8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800f1da:	2300      	movs	r3, #0
 800f1dc:	6013      	str	r3, [r2, #0]
 800f1de:	27a3      	movs	r7, #163	; 0xa3
 800f1e0:	e793      	b.n	800f10a <__gethex+0x110>
 800f1e2:	3101      	adds	r1, #1
 800f1e4:	105b      	asrs	r3, r3, #1
 800f1e6:	e7b0      	b.n	800f14a <__gethex+0x150>
 800f1e8:	1e73      	subs	r3, r6, #1
 800f1ea:	9305      	str	r3, [sp, #20]
 800f1ec:	9a07      	ldr	r2, [sp, #28]
 800f1ee:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800f1f2:	4293      	cmp	r3, r2
 800f1f4:	d018      	beq.n	800f228 <__gethex+0x22e>
 800f1f6:	f1bb 0f20 	cmp.w	fp, #32
 800f1fa:	d107      	bne.n	800f20c <__gethex+0x212>
 800f1fc:	9b04      	ldr	r3, [sp, #16]
 800f1fe:	f8c3 a000 	str.w	sl, [r3]
 800f202:	3304      	adds	r3, #4
 800f204:	f04f 0a00 	mov.w	sl, #0
 800f208:	9304      	str	r3, [sp, #16]
 800f20a:	46d3      	mov	fp, sl
 800f20c:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800f210:	f7ff fede 	bl	800efd0 <__hexdig_fun>
 800f214:	f000 000f 	and.w	r0, r0, #15
 800f218:	fa00 f00b 	lsl.w	r0, r0, fp
 800f21c:	ea4a 0a00 	orr.w	sl, sl, r0
 800f220:	f10b 0b04 	add.w	fp, fp, #4
 800f224:	9b05      	ldr	r3, [sp, #20]
 800f226:	e00d      	b.n	800f244 <__gethex+0x24a>
 800f228:	9b05      	ldr	r3, [sp, #20]
 800f22a:	9a08      	ldr	r2, [sp, #32]
 800f22c:	4413      	add	r3, r2
 800f22e:	42bb      	cmp	r3, r7
 800f230:	d3e1      	bcc.n	800f1f6 <__gethex+0x1fc>
 800f232:	4618      	mov	r0, r3
 800f234:	9a01      	ldr	r2, [sp, #4]
 800f236:	9903      	ldr	r1, [sp, #12]
 800f238:	9309      	str	r3, [sp, #36]	; 0x24
 800f23a:	f001 f9e2 	bl	8010602 <strncmp>
 800f23e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f240:	2800      	cmp	r0, #0
 800f242:	d1d8      	bne.n	800f1f6 <__gethex+0x1fc>
 800f244:	461e      	mov	r6, r3
 800f246:	e791      	b.n	800f16c <__gethex+0x172>
 800f248:	1eb9      	subs	r1, r7, #2
 800f24a:	4628      	mov	r0, r5
 800f24c:	f000 fe1c 	bl	800fe88 <__any_on>
 800f250:	2800      	cmp	r0, #0
 800f252:	d0b2      	beq.n	800f1ba <__gethex+0x1c0>
 800f254:	f04f 0a03 	mov.w	sl, #3
 800f258:	e7b1      	b.n	800f1be <__gethex+0x1c4>
 800f25a:	da09      	bge.n	800f270 <__gethex+0x276>
 800f25c:	1bf7      	subs	r7, r6, r7
 800f25e:	4629      	mov	r1, r5
 800f260:	463a      	mov	r2, r7
 800f262:	9802      	ldr	r0, [sp, #8]
 800f264:	f000 fc32 	bl	800facc <__lshift>
 800f268:	1be4      	subs	r4, r4, r7
 800f26a:	4605      	mov	r5, r0
 800f26c:	f100 0914 	add.w	r9, r0, #20
 800f270:	f04f 0a00 	mov.w	sl, #0
 800f274:	e7a8      	b.n	800f1c8 <__gethex+0x1ce>
 800f276:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800f27a:	42a0      	cmp	r0, r4
 800f27c:	dd6a      	ble.n	800f354 <__gethex+0x35a>
 800f27e:	1b04      	subs	r4, r0, r4
 800f280:	42a6      	cmp	r6, r4
 800f282:	dc2e      	bgt.n	800f2e2 <__gethex+0x2e8>
 800f284:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f288:	2b02      	cmp	r3, #2
 800f28a:	d022      	beq.n	800f2d2 <__gethex+0x2d8>
 800f28c:	2b03      	cmp	r3, #3
 800f28e:	d024      	beq.n	800f2da <__gethex+0x2e0>
 800f290:	2b01      	cmp	r3, #1
 800f292:	d115      	bne.n	800f2c0 <__gethex+0x2c6>
 800f294:	42a6      	cmp	r6, r4
 800f296:	d113      	bne.n	800f2c0 <__gethex+0x2c6>
 800f298:	2e01      	cmp	r6, #1
 800f29a:	dc0b      	bgt.n	800f2b4 <__gethex+0x2ba>
 800f29c:	9a06      	ldr	r2, [sp, #24]
 800f29e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800f2a2:	6013      	str	r3, [r2, #0]
 800f2a4:	2301      	movs	r3, #1
 800f2a6:	612b      	str	r3, [r5, #16]
 800f2a8:	f8c9 3000 	str.w	r3, [r9]
 800f2ac:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f2ae:	2762      	movs	r7, #98	; 0x62
 800f2b0:	601d      	str	r5, [r3, #0]
 800f2b2:	e72a      	b.n	800f10a <__gethex+0x110>
 800f2b4:	1e71      	subs	r1, r6, #1
 800f2b6:	4628      	mov	r0, r5
 800f2b8:	f000 fde6 	bl	800fe88 <__any_on>
 800f2bc:	2800      	cmp	r0, #0
 800f2be:	d1ed      	bne.n	800f29c <__gethex+0x2a2>
 800f2c0:	4629      	mov	r1, r5
 800f2c2:	9802      	ldr	r0, [sp, #8]
 800f2c4:	f000 fa36 	bl	800f734 <_Bfree>
 800f2c8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800f2ca:	2300      	movs	r3, #0
 800f2cc:	6013      	str	r3, [r2, #0]
 800f2ce:	2750      	movs	r7, #80	; 0x50
 800f2d0:	e71b      	b.n	800f10a <__gethex+0x110>
 800f2d2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f2d4:	2b00      	cmp	r3, #0
 800f2d6:	d0e1      	beq.n	800f29c <__gethex+0x2a2>
 800f2d8:	e7f2      	b.n	800f2c0 <__gethex+0x2c6>
 800f2da:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f2dc:	2b00      	cmp	r3, #0
 800f2de:	d1dd      	bne.n	800f29c <__gethex+0x2a2>
 800f2e0:	e7ee      	b.n	800f2c0 <__gethex+0x2c6>
 800f2e2:	1e67      	subs	r7, r4, #1
 800f2e4:	f1ba 0f00 	cmp.w	sl, #0
 800f2e8:	d131      	bne.n	800f34e <__gethex+0x354>
 800f2ea:	b127      	cbz	r7, 800f2f6 <__gethex+0x2fc>
 800f2ec:	4639      	mov	r1, r7
 800f2ee:	4628      	mov	r0, r5
 800f2f0:	f000 fdca 	bl	800fe88 <__any_on>
 800f2f4:	4682      	mov	sl, r0
 800f2f6:	117a      	asrs	r2, r7, #5
 800f2f8:	2301      	movs	r3, #1
 800f2fa:	f007 071f 	and.w	r7, r7, #31
 800f2fe:	fa03 f707 	lsl.w	r7, r3, r7
 800f302:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 800f306:	4621      	mov	r1, r4
 800f308:	421f      	tst	r7, r3
 800f30a:	4628      	mov	r0, r5
 800f30c:	bf18      	it	ne
 800f30e:	f04a 0a02 	orrne.w	sl, sl, #2
 800f312:	1b36      	subs	r6, r6, r4
 800f314:	f7ff fe22 	bl	800ef5c <rshift>
 800f318:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800f31c:	2702      	movs	r7, #2
 800f31e:	f1ba 0f00 	cmp.w	sl, #0
 800f322:	d048      	beq.n	800f3b6 <__gethex+0x3bc>
 800f324:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f328:	2b02      	cmp	r3, #2
 800f32a:	d015      	beq.n	800f358 <__gethex+0x35e>
 800f32c:	2b03      	cmp	r3, #3
 800f32e:	d017      	beq.n	800f360 <__gethex+0x366>
 800f330:	2b01      	cmp	r3, #1
 800f332:	d109      	bne.n	800f348 <__gethex+0x34e>
 800f334:	f01a 0f02 	tst.w	sl, #2
 800f338:	d006      	beq.n	800f348 <__gethex+0x34e>
 800f33a:	f8d9 3000 	ldr.w	r3, [r9]
 800f33e:	ea4a 0a03 	orr.w	sl, sl, r3
 800f342:	f01a 0f01 	tst.w	sl, #1
 800f346:	d10e      	bne.n	800f366 <__gethex+0x36c>
 800f348:	f047 0710 	orr.w	r7, r7, #16
 800f34c:	e033      	b.n	800f3b6 <__gethex+0x3bc>
 800f34e:	f04f 0a01 	mov.w	sl, #1
 800f352:	e7d0      	b.n	800f2f6 <__gethex+0x2fc>
 800f354:	2701      	movs	r7, #1
 800f356:	e7e2      	b.n	800f31e <__gethex+0x324>
 800f358:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f35a:	f1c3 0301 	rsb	r3, r3, #1
 800f35e:	9315      	str	r3, [sp, #84]	; 0x54
 800f360:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f362:	2b00      	cmp	r3, #0
 800f364:	d0f0      	beq.n	800f348 <__gethex+0x34e>
 800f366:	f8d5 9010 	ldr.w	r9, [r5, #16]
 800f36a:	f105 0314 	add.w	r3, r5, #20
 800f36e:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800f372:	eb03 010a 	add.w	r1, r3, sl
 800f376:	f04f 0c00 	mov.w	ip, #0
 800f37a:	4618      	mov	r0, r3
 800f37c:	f853 2b04 	ldr.w	r2, [r3], #4
 800f380:	f1b2 3fff 	cmp.w	r2, #4294967295
 800f384:	d01c      	beq.n	800f3c0 <__gethex+0x3c6>
 800f386:	3201      	adds	r2, #1
 800f388:	6002      	str	r2, [r0, #0]
 800f38a:	2f02      	cmp	r7, #2
 800f38c:	f105 0314 	add.w	r3, r5, #20
 800f390:	d138      	bne.n	800f404 <__gethex+0x40a>
 800f392:	f8d8 2000 	ldr.w	r2, [r8]
 800f396:	3a01      	subs	r2, #1
 800f398:	42b2      	cmp	r2, r6
 800f39a:	d10a      	bne.n	800f3b2 <__gethex+0x3b8>
 800f39c:	1171      	asrs	r1, r6, #5
 800f39e:	2201      	movs	r2, #1
 800f3a0:	f006 061f 	and.w	r6, r6, #31
 800f3a4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f3a8:	fa02 f606 	lsl.w	r6, r2, r6
 800f3ac:	421e      	tst	r6, r3
 800f3ae:	bf18      	it	ne
 800f3b0:	4617      	movne	r7, r2
 800f3b2:	f047 0720 	orr.w	r7, r7, #32
 800f3b6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f3b8:	601d      	str	r5, [r3, #0]
 800f3ba:	9b06      	ldr	r3, [sp, #24]
 800f3bc:	601c      	str	r4, [r3, #0]
 800f3be:	e6a4      	b.n	800f10a <__gethex+0x110>
 800f3c0:	4299      	cmp	r1, r3
 800f3c2:	f843 cc04 	str.w	ip, [r3, #-4]
 800f3c6:	d8d8      	bhi.n	800f37a <__gethex+0x380>
 800f3c8:	68ab      	ldr	r3, [r5, #8]
 800f3ca:	4599      	cmp	r9, r3
 800f3cc:	db12      	blt.n	800f3f4 <__gethex+0x3fa>
 800f3ce:	6869      	ldr	r1, [r5, #4]
 800f3d0:	9802      	ldr	r0, [sp, #8]
 800f3d2:	3101      	adds	r1, #1
 800f3d4:	f000 f97a 	bl	800f6cc <_Balloc>
 800f3d8:	692a      	ldr	r2, [r5, #16]
 800f3da:	3202      	adds	r2, #2
 800f3dc:	f105 010c 	add.w	r1, r5, #12
 800f3e0:	4683      	mov	fp, r0
 800f3e2:	0092      	lsls	r2, r2, #2
 800f3e4:	300c      	adds	r0, #12
 800f3e6:	f7fc ff97 	bl	800c318 <memcpy>
 800f3ea:	4629      	mov	r1, r5
 800f3ec:	9802      	ldr	r0, [sp, #8]
 800f3ee:	f000 f9a1 	bl	800f734 <_Bfree>
 800f3f2:	465d      	mov	r5, fp
 800f3f4:	692b      	ldr	r3, [r5, #16]
 800f3f6:	1c5a      	adds	r2, r3, #1
 800f3f8:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800f3fc:	612a      	str	r2, [r5, #16]
 800f3fe:	2201      	movs	r2, #1
 800f400:	615a      	str	r2, [r3, #20]
 800f402:	e7c2      	b.n	800f38a <__gethex+0x390>
 800f404:	692a      	ldr	r2, [r5, #16]
 800f406:	454a      	cmp	r2, r9
 800f408:	dd0b      	ble.n	800f422 <__gethex+0x428>
 800f40a:	2101      	movs	r1, #1
 800f40c:	4628      	mov	r0, r5
 800f40e:	f7ff fda5 	bl	800ef5c <rshift>
 800f412:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f416:	3401      	adds	r4, #1
 800f418:	42a3      	cmp	r3, r4
 800f41a:	f6ff aed9 	blt.w	800f1d0 <__gethex+0x1d6>
 800f41e:	2701      	movs	r7, #1
 800f420:	e7c7      	b.n	800f3b2 <__gethex+0x3b8>
 800f422:	f016 061f 	ands.w	r6, r6, #31
 800f426:	d0fa      	beq.n	800f41e <__gethex+0x424>
 800f428:	449a      	add	sl, r3
 800f42a:	f1c6 0620 	rsb	r6, r6, #32
 800f42e:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800f432:	f000 fa0f 	bl	800f854 <__hi0bits>
 800f436:	42b0      	cmp	r0, r6
 800f438:	dbe7      	blt.n	800f40a <__gethex+0x410>
 800f43a:	e7f0      	b.n	800f41e <__gethex+0x424>

0800f43c <L_shift>:
 800f43c:	f1c2 0208 	rsb	r2, r2, #8
 800f440:	0092      	lsls	r2, r2, #2
 800f442:	b570      	push	{r4, r5, r6, lr}
 800f444:	f1c2 0620 	rsb	r6, r2, #32
 800f448:	6843      	ldr	r3, [r0, #4]
 800f44a:	6804      	ldr	r4, [r0, #0]
 800f44c:	fa03 f506 	lsl.w	r5, r3, r6
 800f450:	432c      	orrs	r4, r5
 800f452:	40d3      	lsrs	r3, r2
 800f454:	6004      	str	r4, [r0, #0]
 800f456:	f840 3f04 	str.w	r3, [r0, #4]!
 800f45a:	4288      	cmp	r0, r1
 800f45c:	d3f4      	bcc.n	800f448 <L_shift+0xc>
 800f45e:	bd70      	pop	{r4, r5, r6, pc}

0800f460 <__match>:
 800f460:	b530      	push	{r4, r5, lr}
 800f462:	6803      	ldr	r3, [r0, #0]
 800f464:	3301      	adds	r3, #1
 800f466:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f46a:	b914      	cbnz	r4, 800f472 <__match+0x12>
 800f46c:	6003      	str	r3, [r0, #0]
 800f46e:	2001      	movs	r0, #1
 800f470:	bd30      	pop	{r4, r5, pc}
 800f472:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f476:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800f47a:	2d19      	cmp	r5, #25
 800f47c:	bf98      	it	ls
 800f47e:	3220      	addls	r2, #32
 800f480:	42a2      	cmp	r2, r4
 800f482:	d0f0      	beq.n	800f466 <__match+0x6>
 800f484:	2000      	movs	r0, #0
 800f486:	e7f3      	b.n	800f470 <__match+0x10>

0800f488 <__hexnan>:
 800f488:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f48c:	680b      	ldr	r3, [r1, #0]
 800f48e:	6801      	ldr	r1, [r0, #0]
 800f490:	115f      	asrs	r7, r3, #5
 800f492:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800f496:	f013 031f 	ands.w	r3, r3, #31
 800f49a:	b087      	sub	sp, #28
 800f49c:	bf18      	it	ne
 800f49e:	3704      	addne	r7, #4
 800f4a0:	2500      	movs	r5, #0
 800f4a2:	1f3e      	subs	r6, r7, #4
 800f4a4:	4682      	mov	sl, r0
 800f4a6:	4690      	mov	r8, r2
 800f4a8:	9301      	str	r3, [sp, #4]
 800f4aa:	f847 5c04 	str.w	r5, [r7, #-4]
 800f4ae:	46b1      	mov	r9, r6
 800f4b0:	4634      	mov	r4, r6
 800f4b2:	9502      	str	r5, [sp, #8]
 800f4b4:	46ab      	mov	fp, r5
 800f4b6:	784a      	ldrb	r2, [r1, #1]
 800f4b8:	1c4b      	adds	r3, r1, #1
 800f4ba:	9303      	str	r3, [sp, #12]
 800f4bc:	b342      	cbz	r2, 800f510 <__hexnan+0x88>
 800f4be:	4610      	mov	r0, r2
 800f4c0:	9105      	str	r1, [sp, #20]
 800f4c2:	9204      	str	r2, [sp, #16]
 800f4c4:	f7ff fd84 	bl	800efd0 <__hexdig_fun>
 800f4c8:	2800      	cmp	r0, #0
 800f4ca:	d143      	bne.n	800f554 <__hexnan+0xcc>
 800f4cc:	9a04      	ldr	r2, [sp, #16]
 800f4ce:	9905      	ldr	r1, [sp, #20]
 800f4d0:	2a20      	cmp	r2, #32
 800f4d2:	d818      	bhi.n	800f506 <__hexnan+0x7e>
 800f4d4:	9b02      	ldr	r3, [sp, #8]
 800f4d6:	459b      	cmp	fp, r3
 800f4d8:	dd13      	ble.n	800f502 <__hexnan+0x7a>
 800f4da:	454c      	cmp	r4, r9
 800f4dc:	d206      	bcs.n	800f4ec <__hexnan+0x64>
 800f4de:	2d07      	cmp	r5, #7
 800f4e0:	dc04      	bgt.n	800f4ec <__hexnan+0x64>
 800f4e2:	462a      	mov	r2, r5
 800f4e4:	4649      	mov	r1, r9
 800f4e6:	4620      	mov	r0, r4
 800f4e8:	f7ff ffa8 	bl	800f43c <L_shift>
 800f4ec:	4544      	cmp	r4, r8
 800f4ee:	d944      	bls.n	800f57a <__hexnan+0xf2>
 800f4f0:	2300      	movs	r3, #0
 800f4f2:	f1a4 0904 	sub.w	r9, r4, #4
 800f4f6:	f844 3c04 	str.w	r3, [r4, #-4]
 800f4fa:	f8cd b008 	str.w	fp, [sp, #8]
 800f4fe:	464c      	mov	r4, r9
 800f500:	461d      	mov	r5, r3
 800f502:	9903      	ldr	r1, [sp, #12]
 800f504:	e7d7      	b.n	800f4b6 <__hexnan+0x2e>
 800f506:	2a29      	cmp	r2, #41	; 0x29
 800f508:	d14a      	bne.n	800f5a0 <__hexnan+0x118>
 800f50a:	3102      	adds	r1, #2
 800f50c:	f8ca 1000 	str.w	r1, [sl]
 800f510:	f1bb 0f00 	cmp.w	fp, #0
 800f514:	d044      	beq.n	800f5a0 <__hexnan+0x118>
 800f516:	454c      	cmp	r4, r9
 800f518:	d206      	bcs.n	800f528 <__hexnan+0xa0>
 800f51a:	2d07      	cmp	r5, #7
 800f51c:	dc04      	bgt.n	800f528 <__hexnan+0xa0>
 800f51e:	462a      	mov	r2, r5
 800f520:	4649      	mov	r1, r9
 800f522:	4620      	mov	r0, r4
 800f524:	f7ff ff8a 	bl	800f43c <L_shift>
 800f528:	4544      	cmp	r4, r8
 800f52a:	d928      	bls.n	800f57e <__hexnan+0xf6>
 800f52c:	4643      	mov	r3, r8
 800f52e:	f854 2b04 	ldr.w	r2, [r4], #4
 800f532:	f843 2b04 	str.w	r2, [r3], #4
 800f536:	42a6      	cmp	r6, r4
 800f538:	d2f9      	bcs.n	800f52e <__hexnan+0xa6>
 800f53a:	2200      	movs	r2, #0
 800f53c:	f843 2b04 	str.w	r2, [r3], #4
 800f540:	429e      	cmp	r6, r3
 800f542:	d2fb      	bcs.n	800f53c <__hexnan+0xb4>
 800f544:	6833      	ldr	r3, [r6, #0]
 800f546:	b91b      	cbnz	r3, 800f550 <__hexnan+0xc8>
 800f548:	4546      	cmp	r6, r8
 800f54a:	d127      	bne.n	800f59c <__hexnan+0x114>
 800f54c:	2301      	movs	r3, #1
 800f54e:	6033      	str	r3, [r6, #0]
 800f550:	2005      	movs	r0, #5
 800f552:	e026      	b.n	800f5a2 <__hexnan+0x11a>
 800f554:	3501      	adds	r5, #1
 800f556:	2d08      	cmp	r5, #8
 800f558:	f10b 0b01 	add.w	fp, fp, #1
 800f55c:	dd06      	ble.n	800f56c <__hexnan+0xe4>
 800f55e:	4544      	cmp	r4, r8
 800f560:	d9cf      	bls.n	800f502 <__hexnan+0x7a>
 800f562:	2300      	movs	r3, #0
 800f564:	f844 3c04 	str.w	r3, [r4, #-4]
 800f568:	2501      	movs	r5, #1
 800f56a:	3c04      	subs	r4, #4
 800f56c:	6822      	ldr	r2, [r4, #0]
 800f56e:	f000 000f 	and.w	r0, r0, #15
 800f572:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800f576:	6020      	str	r0, [r4, #0]
 800f578:	e7c3      	b.n	800f502 <__hexnan+0x7a>
 800f57a:	2508      	movs	r5, #8
 800f57c:	e7c1      	b.n	800f502 <__hexnan+0x7a>
 800f57e:	9b01      	ldr	r3, [sp, #4]
 800f580:	2b00      	cmp	r3, #0
 800f582:	d0df      	beq.n	800f544 <__hexnan+0xbc>
 800f584:	f04f 32ff 	mov.w	r2, #4294967295
 800f588:	f1c3 0320 	rsb	r3, r3, #32
 800f58c:	fa22 f303 	lsr.w	r3, r2, r3
 800f590:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800f594:	401a      	ands	r2, r3
 800f596:	f847 2c04 	str.w	r2, [r7, #-4]
 800f59a:	e7d3      	b.n	800f544 <__hexnan+0xbc>
 800f59c:	3e04      	subs	r6, #4
 800f59e:	e7d1      	b.n	800f544 <__hexnan+0xbc>
 800f5a0:	2004      	movs	r0, #4
 800f5a2:	b007      	add	sp, #28
 800f5a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f5a8 <__locale_ctype_ptr_l>:
 800f5a8:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800f5ac:	4770      	bx	lr

0800f5ae <__localeconv_l>:
 800f5ae:	30f0      	adds	r0, #240	; 0xf0
 800f5b0:	4770      	bx	lr
	...

0800f5b4 <_localeconv_r>:
 800f5b4:	4b04      	ldr	r3, [pc, #16]	; (800f5c8 <_localeconv_r+0x14>)
 800f5b6:	681b      	ldr	r3, [r3, #0]
 800f5b8:	6a18      	ldr	r0, [r3, #32]
 800f5ba:	4b04      	ldr	r3, [pc, #16]	; (800f5cc <_localeconv_r+0x18>)
 800f5bc:	2800      	cmp	r0, #0
 800f5be:	bf08      	it	eq
 800f5c0:	4618      	moveq	r0, r3
 800f5c2:	30f0      	adds	r0, #240	; 0xf0
 800f5c4:	4770      	bx	lr
 800f5c6:	bf00      	nop
 800f5c8:	20000040 	.word	0x20000040
 800f5cc:	200000a4 	.word	0x200000a4

0800f5d0 <__swhatbuf_r>:
 800f5d0:	b570      	push	{r4, r5, r6, lr}
 800f5d2:	460e      	mov	r6, r1
 800f5d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f5d8:	2900      	cmp	r1, #0
 800f5da:	b096      	sub	sp, #88	; 0x58
 800f5dc:	4614      	mov	r4, r2
 800f5de:	461d      	mov	r5, r3
 800f5e0:	da07      	bge.n	800f5f2 <__swhatbuf_r+0x22>
 800f5e2:	2300      	movs	r3, #0
 800f5e4:	602b      	str	r3, [r5, #0]
 800f5e6:	89b3      	ldrh	r3, [r6, #12]
 800f5e8:	061a      	lsls	r2, r3, #24
 800f5ea:	d410      	bmi.n	800f60e <__swhatbuf_r+0x3e>
 800f5ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f5f0:	e00e      	b.n	800f610 <__swhatbuf_r+0x40>
 800f5f2:	466a      	mov	r2, sp
 800f5f4:	f001 f846 	bl	8010684 <_fstat_r>
 800f5f8:	2800      	cmp	r0, #0
 800f5fa:	dbf2      	blt.n	800f5e2 <__swhatbuf_r+0x12>
 800f5fc:	9a01      	ldr	r2, [sp, #4]
 800f5fe:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800f602:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800f606:	425a      	negs	r2, r3
 800f608:	415a      	adcs	r2, r3
 800f60a:	602a      	str	r2, [r5, #0]
 800f60c:	e7ee      	b.n	800f5ec <__swhatbuf_r+0x1c>
 800f60e:	2340      	movs	r3, #64	; 0x40
 800f610:	2000      	movs	r0, #0
 800f612:	6023      	str	r3, [r4, #0]
 800f614:	b016      	add	sp, #88	; 0x58
 800f616:	bd70      	pop	{r4, r5, r6, pc}

0800f618 <__smakebuf_r>:
 800f618:	898b      	ldrh	r3, [r1, #12]
 800f61a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f61c:	079d      	lsls	r5, r3, #30
 800f61e:	4606      	mov	r6, r0
 800f620:	460c      	mov	r4, r1
 800f622:	d507      	bpl.n	800f634 <__smakebuf_r+0x1c>
 800f624:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800f628:	6023      	str	r3, [r4, #0]
 800f62a:	6123      	str	r3, [r4, #16]
 800f62c:	2301      	movs	r3, #1
 800f62e:	6163      	str	r3, [r4, #20]
 800f630:	b002      	add	sp, #8
 800f632:	bd70      	pop	{r4, r5, r6, pc}
 800f634:	ab01      	add	r3, sp, #4
 800f636:	466a      	mov	r2, sp
 800f638:	f7ff ffca 	bl	800f5d0 <__swhatbuf_r>
 800f63c:	9900      	ldr	r1, [sp, #0]
 800f63e:	4605      	mov	r5, r0
 800f640:	4630      	mov	r0, r6
 800f642:	f000 fc9f 	bl	800ff84 <_malloc_r>
 800f646:	b948      	cbnz	r0, 800f65c <__smakebuf_r+0x44>
 800f648:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f64c:	059a      	lsls	r2, r3, #22
 800f64e:	d4ef      	bmi.n	800f630 <__smakebuf_r+0x18>
 800f650:	f023 0303 	bic.w	r3, r3, #3
 800f654:	f043 0302 	orr.w	r3, r3, #2
 800f658:	81a3      	strh	r3, [r4, #12]
 800f65a:	e7e3      	b.n	800f624 <__smakebuf_r+0xc>
 800f65c:	4b0d      	ldr	r3, [pc, #52]	; (800f694 <__smakebuf_r+0x7c>)
 800f65e:	62b3      	str	r3, [r6, #40]	; 0x28
 800f660:	89a3      	ldrh	r3, [r4, #12]
 800f662:	6020      	str	r0, [r4, #0]
 800f664:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f668:	81a3      	strh	r3, [r4, #12]
 800f66a:	9b00      	ldr	r3, [sp, #0]
 800f66c:	6163      	str	r3, [r4, #20]
 800f66e:	9b01      	ldr	r3, [sp, #4]
 800f670:	6120      	str	r0, [r4, #16]
 800f672:	b15b      	cbz	r3, 800f68c <__smakebuf_r+0x74>
 800f674:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f678:	4630      	mov	r0, r6
 800f67a:	f001 f815 	bl	80106a8 <_isatty_r>
 800f67e:	b128      	cbz	r0, 800f68c <__smakebuf_r+0x74>
 800f680:	89a3      	ldrh	r3, [r4, #12]
 800f682:	f023 0303 	bic.w	r3, r3, #3
 800f686:	f043 0301 	orr.w	r3, r3, #1
 800f68a:	81a3      	strh	r3, [r4, #12]
 800f68c:	89a3      	ldrh	r3, [r4, #12]
 800f68e:	431d      	orrs	r5, r3
 800f690:	81a5      	strh	r5, [r4, #12]
 800f692:	e7cd      	b.n	800f630 <__smakebuf_r+0x18>
 800f694:	0800ee11 	.word	0x0800ee11

0800f698 <malloc>:
 800f698:	4b02      	ldr	r3, [pc, #8]	; (800f6a4 <malloc+0xc>)
 800f69a:	4601      	mov	r1, r0
 800f69c:	6818      	ldr	r0, [r3, #0]
 800f69e:	f000 bc71 	b.w	800ff84 <_malloc_r>
 800f6a2:	bf00      	nop
 800f6a4:	20000040 	.word	0x20000040

0800f6a8 <__ascii_mbtowc>:
 800f6a8:	b082      	sub	sp, #8
 800f6aa:	b901      	cbnz	r1, 800f6ae <__ascii_mbtowc+0x6>
 800f6ac:	a901      	add	r1, sp, #4
 800f6ae:	b142      	cbz	r2, 800f6c2 <__ascii_mbtowc+0x1a>
 800f6b0:	b14b      	cbz	r3, 800f6c6 <__ascii_mbtowc+0x1e>
 800f6b2:	7813      	ldrb	r3, [r2, #0]
 800f6b4:	600b      	str	r3, [r1, #0]
 800f6b6:	7812      	ldrb	r2, [r2, #0]
 800f6b8:	1c10      	adds	r0, r2, #0
 800f6ba:	bf18      	it	ne
 800f6bc:	2001      	movne	r0, #1
 800f6be:	b002      	add	sp, #8
 800f6c0:	4770      	bx	lr
 800f6c2:	4610      	mov	r0, r2
 800f6c4:	e7fb      	b.n	800f6be <__ascii_mbtowc+0x16>
 800f6c6:	f06f 0001 	mvn.w	r0, #1
 800f6ca:	e7f8      	b.n	800f6be <__ascii_mbtowc+0x16>

0800f6cc <_Balloc>:
 800f6cc:	b570      	push	{r4, r5, r6, lr}
 800f6ce:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800f6d0:	4604      	mov	r4, r0
 800f6d2:	460e      	mov	r6, r1
 800f6d4:	b93d      	cbnz	r5, 800f6e6 <_Balloc+0x1a>
 800f6d6:	2010      	movs	r0, #16
 800f6d8:	f7ff ffde 	bl	800f698 <malloc>
 800f6dc:	6260      	str	r0, [r4, #36]	; 0x24
 800f6de:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800f6e2:	6005      	str	r5, [r0, #0]
 800f6e4:	60c5      	str	r5, [r0, #12]
 800f6e6:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800f6e8:	68eb      	ldr	r3, [r5, #12]
 800f6ea:	b183      	cbz	r3, 800f70e <_Balloc+0x42>
 800f6ec:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f6ee:	68db      	ldr	r3, [r3, #12]
 800f6f0:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800f6f4:	b9b8      	cbnz	r0, 800f726 <_Balloc+0x5a>
 800f6f6:	2101      	movs	r1, #1
 800f6f8:	fa01 f506 	lsl.w	r5, r1, r6
 800f6fc:	1d6a      	adds	r2, r5, #5
 800f6fe:	0092      	lsls	r2, r2, #2
 800f700:	4620      	mov	r0, r4
 800f702:	f000 fbe2 	bl	800feca <_calloc_r>
 800f706:	b160      	cbz	r0, 800f722 <_Balloc+0x56>
 800f708:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800f70c:	e00e      	b.n	800f72c <_Balloc+0x60>
 800f70e:	2221      	movs	r2, #33	; 0x21
 800f710:	2104      	movs	r1, #4
 800f712:	4620      	mov	r0, r4
 800f714:	f000 fbd9 	bl	800feca <_calloc_r>
 800f718:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f71a:	60e8      	str	r0, [r5, #12]
 800f71c:	68db      	ldr	r3, [r3, #12]
 800f71e:	2b00      	cmp	r3, #0
 800f720:	d1e4      	bne.n	800f6ec <_Balloc+0x20>
 800f722:	2000      	movs	r0, #0
 800f724:	bd70      	pop	{r4, r5, r6, pc}
 800f726:	6802      	ldr	r2, [r0, #0]
 800f728:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800f72c:	2300      	movs	r3, #0
 800f72e:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f732:	e7f7      	b.n	800f724 <_Balloc+0x58>

0800f734 <_Bfree>:
 800f734:	b570      	push	{r4, r5, r6, lr}
 800f736:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800f738:	4606      	mov	r6, r0
 800f73a:	460d      	mov	r5, r1
 800f73c:	b93c      	cbnz	r4, 800f74e <_Bfree+0x1a>
 800f73e:	2010      	movs	r0, #16
 800f740:	f7ff ffaa 	bl	800f698 <malloc>
 800f744:	6270      	str	r0, [r6, #36]	; 0x24
 800f746:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f74a:	6004      	str	r4, [r0, #0]
 800f74c:	60c4      	str	r4, [r0, #12]
 800f74e:	b13d      	cbz	r5, 800f760 <_Bfree+0x2c>
 800f750:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800f752:	686a      	ldr	r2, [r5, #4]
 800f754:	68db      	ldr	r3, [r3, #12]
 800f756:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f75a:	6029      	str	r1, [r5, #0]
 800f75c:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800f760:	bd70      	pop	{r4, r5, r6, pc}

0800f762 <__multadd>:
 800f762:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f766:	690d      	ldr	r5, [r1, #16]
 800f768:	461f      	mov	r7, r3
 800f76a:	4606      	mov	r6, r0
 800f76c:	460c      	mov	r4, r1
 800f76e:	f101 0c14 	add.w	ip, r1, #20
 800f772:	2300      	movs	r3, #0
 800f774:	f8dc 0000 	ldr.w	r0, [ip]
 800f778:	b281      	uxth	r1, r0
 800f77a:	fb02 7101 	mla	r1, r2, r1, r7
 800f77e:	0c0f      	lsrs	r7, r1, #16
 800f780:	0c00      	lsrs	r0, r0, #16
 800f782:	fb02 7000 	mla	r0, r2, r0, r7
 800f786:	b289      	uxth	r1, r1
 800f788:	3301      	adds	r3, #1
 800f78a:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800f78e:	429d      	cmp	r5, r3
 800f790:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800f794:	f84c 1b04 	str.w	r1, [ip], #4
 800f798:	dcec      	bgt.n	800f774 <__multadd+0x12>
 800f79a:	b1d7      	cbz	r7, 800f7d2 <__multadd+0x70>
 800f79c:	68a3      	ldr	r3, [r4, #8]
 800f79e:	42ab      	cmp	r3, r5
 800f7a0:	dc12      	bgt.n	800f7c8 <__multadd+0x66>
 800f7a2:	6861      	ldr	r1, [r4, #4]
 800f7a4:	4630      	mov	r0, r6
 800f7a6:	3101      	adds	r1, #1
 800f7a8:	f7ff ff90 	bl	800f6cc <_Balloc>
 800f7ac:	6922      	ldr	r2, [r4, #16]
 800f7ae:	3202      	adds	r2, #2
 800f7b0:	f104 010c 	add.w	r1, r4, #12
 800f7b4:	4680      	mov	r8, r0
 800f7b6:	0092      	lsls	r2, r2, #2
 800f7b8:	300c      	adds	r0, #12
 800f7ba:	f7fc fdad 	bl	800c318 <memcpy>
 800f7be:	4621      	mov	r1, r4
 800f7c0:	4630      	mov	r0, r6
 800f7c2:	f7ff ffb7 	bl	800f734 <_Bfree>
 800f7c6:	4644      	mov	r4, r8
 800f7c8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f7cc:	3501      	adds	r5, #1
 800f7ce:	615f      	str	r7, [r3, #20]
 800f7d0:	6125      	str	r5, [r4, #16]
 800f7d2:	4620      	mov	r0, r4
 800f7d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800f7d8 <__s2b>:
 800f7d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f7dc:	460c      	mov	r4, r1
 800f7de:	4615      	mov	r5, r2
 800f7e0:	461f      	mov	r7, r3
 800f7e2:	2209      	movs	r2, #9
 800f7e4:	3308      	adds	r3, #8
 800f7e6:	4606      	mov	r6, r0
 800f7e8:	fb93 f3f2 	sdiv	r3, r3, r2
 800f7ec:	2100      	movs	r1, #0
 800f7ee:	2201      	movs	r2, #1
 800f7f0:	429a      	cmp	r2, r3
 800f7f2:	db20      	blt.n	800f836 <__s2b+0x5e>
 800f7f4:	4630      	mov	r0, r6
 800f7f6:	f7ff ff69 	bl	800f6cc <_Balloc>
 800f7fa:	9b08      	ldr	r3, [sp, #32]
 800f7fc:	6143      	str	r3, [r0, #20]
 800f7fe:	2d09      	cmp	r5, #9
 800f800:	f04f 0301 	mov.w	r3, #1
 800f804:	6103      	str	r3, [r0, #16]
 800f806:	dd19      	ble.n	800f83c <__s2b+0x64>
 800f808:	f104 0809 	add.w	r8, r4, #9
 800f80c:	46c1      	mov	r9, r8
 800f80e:	442c      	add	r4, r5
 800f810:	f819 3b01 	ldrb.w	r3, [r9], #1
 800f814:	4601      	mov	r1, r0
 800f816:	3b30      	subs	r3, #48	; 0x30
 800f818:	220a      	movs	r2, #10
 800f81a:	4630      	mov	r0, r6
 800f81c:	f7ff ffa1 	bl	800f762 <__multadd>
 800f820:	45a1      	cmp	r9, r4
 800f822:	d1f5      	bne.n	800f810 <__s2b+0x38>
 800f824:	eb08 0405 	add.w	r4, r8, r5
 800f828:	3c08      	subs	r4, #8
 800f82a:	1b2d      	subs	r5, r5, r4
 800f82c:	1963      	adds	r3, r4, r5
 800f82e:	42bb      	cmp	r3, r7
 800f830:	db07      	blt.n	800f842 <__s2b+0x6a>
 800f832:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f836:	0052      	lsls	r2, r2, #1
 800f838:	3101      	adds	r1, #1
 800f83a:	e7d9      	b.n	800f7f0 <__s2b+0x18>
 800f83c:	340a      	adds	r4, #10
 800f83e:	2509      	movs	r5, #9
 800f840:	e7f3      	b.n	800f82a <__s2b+0x52>
 800f842:	f814 3b01 	ldrb.w	r3, [r4], #1
 800f846:	4601      	mov	r1, r0
 800f848:	3b30      	subs	r3, #48	; 0x30
 800f84a:	220a      	movs	r2, #10
 800f84c:	4630      	mov	r0, r6
 800f84e:	f7ff ff88 	bl	800f762 <__multadd>
 800f852:	e7eb      	b.n	800f82c <__s2b+0x54>

0800f854 <__hi0bits>:
 800f854:	0c02      	lsrs	r2, r0, #16
 800f856:	0412      	lsls	r2, r2, #16
 800f858:	4603      	mov	r3, r0
 800f85a:	b9b2      	cbnz	r2, 800f88a <__hi0bits+0x36>
 800f85c:	0403      	lsls	r3, r0, #16
 800f85e:	2010      	movs	r0, #16
 800f860:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800f864:	bf04      	itt	eq
 800f866:	021b      	lsleq	r3, r3, #8
 800f868:	3008      	addeq	r0, #8
 800f86a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800f86e:	bf04      	itt	eq
 800f870:	011b      	lsleq	r3, r3, #4
 800f872:	3004      	addeq	r0, #4
 800f874:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800f878:	bf04      	itt	eq
 800f87a:	009b      	lsleq	r3, r3, #2
 800f87c:	3002      	addeq	r0, #2
 800f87e:	2b00      	cmp	r3, #0
 800f880:	db06      	blt.n	800f890 <__hi0bits+0x3c>
 800f882:	005b      	lsls	r3, r3, #1
 800f884:	d503      	bpl.n	800f88e <__hi0bits+0x3a>
 800f886:	3001      	adds	r0, #1
 800f888:	4770      	bx	lr
 800f88a:	2000      	movs	r0, #0
 800f88c:	e7e8      	b.n	800f860 <__hi0bits+0xc>
 800f88e:	2020      	movs	r0, #32
 800f890:	4770      	bx	lr

0800f892 <__lo0bits>:
 800f892:	6803      	ldr	r3, [r0, #0]
 800f894:	f013 0207 	ands.w	r2, r3, #7
 800f898:	4601      	mov	r1, r0
 800f89a:	d00b      	beq.n	800f8b4 <__lo0bits+0x22>
 800f89c:	07da      	lsls	r2, r3, #31
 800f89e:	d423      	bmi.n	800f8e8 <__lo0bits+0x56>
 800f8a0:	0798      	lsls	r0, r3, #30
 800f8a2:	bf49      	itett	mi
 800f8a4:	085b      	lsrmi	r3, r3, #1
 800f8a6:	089b      	lsrpl	r3, r3, #2
 800f8a8:	2001      	movmi	r0, #1
 800f8aa:	600b      	strmi	r3, [r1, #0]
 800f8ac:	bf5c      	itt	pl
 800f8ae:	600b      	strpl	r3, [r1, #0]
 800f8b0:	2002      	movpl	r0, #2
 800f8b2:	4770      	bx	lr
 800f8b4:	b298      	uxth	r0, r3
 800f8b6:	b9a8      	cbnz	r0, 800f8e4 <__lo0bits+0x52>
 800f8b8:	0c1b      	lsrs	r3, r3, #16
 800f8ba:	2010      	movs	r0, #16
 800f8bc:	f013 0fff 	tst.w	r3, #255	; 0xff
 800f8c0:	bf04      	itt	eq
 800f8c2:	0a1b      	lsreq	r3, r3, #8
 800f8c4:	3008      	addeq	r0, #8
 800f8c6:	071a      	lsls	r2, r3, #28
 800f8c8:	bf04      	itt	eq
 800f8ca:	091b      	lsreq	r3, r3, #4
 800f8cc:	3004      	addeq	r0, #4
 800f8ce:	079a      	lsls	r2, r3, #30
 800f8d0:	bf04      	itt	eq
 800f8d2:	089b      	lsreq	r3, r3, #2
 800f8d4:	3002      	addeq	r0, #2
 800f8d6:	07da      	lsls	r2, r3, #31
 800f8d8:	d402      	bmi.n	800f8e0 <__lo0bits+0x4e>
 800f8da:	085b      	lsrs	r3, r3, #1
 800f8dc:	d006      	beq.n	800f8ec <__lo0bits+0x5a>
 800f8de:	3001      	adds	r0, #1
 800f8e0:	600b      	str	r3, [r1, #0]
 800f8e2:	4770      	bx	lr
 800f8e4:	4610      	mov	r0, r2
 800f8e6:	e7e9      	b.n	800f8bc <__lo0bits+0x2a>
 800f8e8:	2000      	movs	r0, #0
 800f8ea:	4770      	bx	lr
 800f8ec:	2020      	movs	r0, #32
 800f8ee:	4770      	bx	lr

0800f8f0 <__i2b>:
 800f8f0:	b510      	push	{r4, lr}
 800f8f2:	460c      	mov	r4, r1
 800f8f4:	2101      	movs	r1, #1
 800f8f6:	f7ff fee9 	bl	800f6cc <_Balloc>
 800f8fa:	2201      	movs	r2, #1
 800f8fc:	6144      	str	r4, [r0, #20]
 800f8fe:	6102      	str	r2, [r0, #16]
 800f900:	bd10      	pop	{r4, pc}

0800f902 <__multiply>:
 800f902:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f906:	4614      	mov	r4, r2
 800f908:	690a      	ldr	r2, [r1, #16]
 800f90a:	6923      	ldr	r3, [r4, #16]
 800f90c:	429a      	cmp	r2, r3
 800f90e:	bfb8      	it	lt
 800f910:	460b      	movlt	r3, r1
 800f912:	4688      	mov	r8, r1
 800f914:	bfbc      	itt	lt
 800f916:	46a0      	movlt	r8, r4
 800f918:	461c      	movlt	r4, r3
 800f91a:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800f91e:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800f922:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f926:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800f92a:	eb07 0609 	add.w	r6, r7, r9
 800f92e:	42b3      	cmp	r3, r6
 800f930:	bfb8      	it	lt
 800f932:	3101      	addlt	r1, #1
 800f934:	f7ff feca 	bl	800f6cc <_Balloc>
 800f938:	f100 0514 	add.w	r5, r0, #20
 800f93c:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800f940:	462b      	mov	r3, r5
 800f942:	2200      	movs	r2, #0
 800f944:	4573      	cmp	r3, lr
 800f946:	d316      	bcc.n	800f976 <__multiply+0x74>
 800f948:	f104 0214 	add.w	r2, r4, #20
 800f94c:	f108 0114 	add.w	r1, r8, #20
 800f950:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800f954:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800f958:	9300      	str	r3, [sp, #0]
 800f95a:	9b00      	ldr	r3, [sp, #0]
 800f95c:	9201      	str	r2, [sp, #4]
 800f95e:	4293      	cmp	r3, r2
 800f960:	d80c      	bhi.n	800f97c <__multiply+0x7a>
 800f962:	2e00      	cmp	r6, #0
 800f964:	dd03      	ble.n	800f96e <__multiply+0x6c>
 800f966:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800f96a:	2b00      	cmp	r3, #0
 800f96c:	d05d      	beq.n	800fa2a <__multiply+0x128>
 800f96e:	6106      	str	r6, [r0, #16]
 800f970:	b003      	add	sp, #12
 800f972:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f976:	f843 2b04 	str.w	r2, [r3], #4
 800f97a:	e7e3      	b.n	800f944 <__multiply+0x42>
 800f97c:	f8b2 b000 	ldrh.w	fp, [r2]
 800f980:	f1bb 0f00 	cmp.w	fp, #0
 800f984:	d023      	beq.n	800f9ce <__multiply+0xcc>
 800f986:	4689      	mov	r9, r1
 800f988:	46ac      	mov	ip, r5
 800f98a:	f04f 0800 	mov.w	r8, #0
 800f98e:	f859 4b04 	ldr.w	r4, [r9], #4
 800f992:	f8dc a000 	ldr.w	sl, [ip]
 800f996:	b2a3      	uxth	r3, r4
 800f998:	fa1f fa8a 	uxth.w	sl, sl
 800f99c:	fb0b a303 	mla	r3, fp, r3, sl
 800f9a0:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800f9a4:	f8dc 4000 	ldr.w	r4, [ip]
 800f9a8:	4443      	add	r3, r8
 800f9aa:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800f9ae:	fb0b 840a 	mla	r4, fp, sl, r8
 800f9b2:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800f9b6:	46e2      	mov	sl, ip
 800f9b8:	b29b      	uxth	r3, r3
 800f9ba:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800f9be:	454f      	cmp	r7, r9
 800f9c0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800f9c4:	f84a 3b04 	str.w	r3, [sl], #4
 800f9c8:	d82b      	bhi.n	800fa22 <__multiply+0x120>
 800f9ca:	f8cc 8004 	str.w	r8, [ip, #4]
 800f9ce:	9b01      	ldr	r3, [sp, #4]
 800f9d0:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800f9d4:	3204      	adds	r2, #4
 800f9d6:	f1ba 0f00 	cmp.w	sl, #0
 800f9da:	d020      	beq.n	800fa1e <__multiply+0x11c>
 800f9dc:	682b      	ldr	r3, [r5, #0]
 800f9de:	4689      	mov	r9, r1
 800f9e0:	46a8      	mov	r8, r5
 800f9e2:	f04f 0b00 	mov.w	fp, #0
 800f9e6:	f8b9 c000 	ldrh.w	ip, [r9]
 800f9ea:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800f9ee:	fb0a 440c 	mla	r4, sl, ip, r4
 800f9f2:	445c      	add	r4, fp
 800f9f4:	46c4      	mov	ip, r8
 800f9f6:	b29b      	uxth	r3, r3
 800f9f8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800f9fc:	f84c 3b04 	str.w	r3, [ip], #4
 800fa00:	f859 3b04 	ldr.w	r3, [r9], #4
 800fa04:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800fa08:	0c1b      	lsrs	r3, r3, #16
 800fa0a:	fb0a b303 	mla	r3, sl, r3, fp
 800fa0e:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800fa12:	454f      	cmp	r7, r9
 800fa14:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800fa18:	d805      	bhi.n	800fa26 <__multiply+0x124>
 800fa1a:	f8c8 3004 	str.w	r3, [r8, #4]
 800fa1e:	3504      	adds	r5, #4
 800fa20:	e79b      	b.n	800f95a <__multiply+0x58>
 800fa22:	46d4      	mov	ip, sl
 800fa24:	e7b3      	b.n	800f98e <__multiply+0x8c>
 800fa26:	46e0      	mov	r8, ip
 800fa28:	e7dd      	b.n	800f9e6 <__multiply+0xe4>
 800fa2a:	3e01      	subs	r6, #1
 800fa2c:	e799      	b.n	800f962 <__multiply+0x60>
	...

0800fa30 <__pow5mult>:
 800fa30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fa34:	4615      	mov	r5, r2
 800fa36:	f012 0203 	ands.w	r2, r2, #3
 800fa3a:	4606      	mov	r6, r0
 800fa3c:	460f      	mov	r7, r1
 800fa3e:	d007      	beq.n	800fa50 <__pow5mult+0x20>
 800fa40:	3a01      	subs	r2, #1
 800fa42:	4c21      	ldr	r4, [pc, #132]	; (800fac8 <__pow5mult+0x98>)
 800fa44:	2300      	movs	r3, #0
 800fa46:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800fa4a:	f7ff fe8a 	bl	800f762 <__multadd>
 800fa4e:	4607      	mov	r7, r0
 800fa50:	10ad      	asrs	r5, r5, #2
 800fa52:	d035      	beq.n	800fac0 <__pow5mult+0x90>
 800fa54:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800fa56:	b93c      	cbnz	r4, 800fa68 <__pow5mult+0x38>
 800fa58:	2010      	movs	r0, #16
 800fa5a:	f7ff fe1d 	bl	800f698 <malloc>
 800fa5e:	6270      	str	r0, [r6, #36]	; 0x24
 800fa60:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800fa64:	6004      	str	r4, [r0, #0]
 800fa66:	60c4      	str	r4, [r0, #12]
 800fa68:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800fa6c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800fa70:	b94c      	cbnz	r4, 800fa86 <__pow5mult+0x56>
 800fa72:	f240 2171 	movw	r1, #625	; 0x271
 800fa76:	4630      	mov	r0, r6
 800fa78:	f7ff ff3a 	bl	800f8f0 <__i2b>
 800fa7c:	2300      	movs	r3, #0
 800fa7e:	f8c8 0008 	str.w	r0, [r8, #8]
 800fa82:	4604      	mov	r4, r0
 800fa84:	6003      	str	r3, [r0, #0]
 800fa86:	f04f 0800 	mov.w	r8, #0
 800fa8a:	07eb      	lsls	r3, r5, #31
 800fa8c:	d50a      	bpl.n	800faa4 <__pow5mult+0x74>
 800fa8e:	4639      	mov	r1, r7
 800fa90:	4622      	mov	r2, r4
 800fa92:	4630      	mov	r0, r6
 800fa94:	f7ff ff35 	bl	800f902 <__multiply>
 800fa98:	4639      	mov	r1, r7
 800fa9a:	4681      	mov	r9, r0
 800fa9c:	4630      	mov	r0, r6
 800fa9e:	f7ff fe49 	bl	800f734 <_Bfree>
 800faa2:	464f      	mov	r7, r9
 800faa4:	106d      	asrs	r5, r5, #1
 800faa6:	d00b      	beq.n	800fac0 <__pow5mult+0x90>
 800faa8:	6820      	ldr	r0, [r4, #0]
 800faaa:	b938      	cbnz	r0, 800fabc <__pow5mult+0x8c>
 800faac:	4622      	mov	r2, r4
 800faae:	4621      	mov	r1, r4
 800fab0:	4630      	mov	r0, r6
 800fab2:	f7ff ff26 	bl	800f902 <__multiply>
 800fab6:	6020      	str	r0, [r4, #0]
 800fab8:	f8c0 8000 	str.w	r8, [r0]
 800fabc:	4604      	mov	r4, r0
 800fabe:	e7e4      	b.n	800fa8a <__pow5mult+0x5a>
 800fac0:	4638      	mov	r0, r7
 800fac2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fac6:	bf00      	nop
 800fac8:	08010c50 	.word	0x08010c50

0800facc <__lshift>:
 800facc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fad0:	460c      	mov	r4, r1
 800fad2:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800fad6:	6923      	ldr	r3, [r4, #16]
 800fad8:	6849      	ldr	r1, [r1, #4]
 800fada:	eb0a 0903 	add.w	r9, sl, r3
 800fade:	68a3      	ldr	r3, [r4, #8]
 800fae0:	4607      	mov	r7, r0
 800fae2:	4616      	mov	r6, r2
 800fae4:	f109 0501 	add.w	r5, r9, #1
 800fae8:	42ab      	cmp	r3, r5
 800faea:	db32      	blt.n	800fb52 <__lshift+0x86>
 800faec:	4638      	mov	r0, r7
 800faee:	f7ff fded 	bl	800f6cc <_Balloc>
 800faf2:	2300      	movs	r3, #0
 800faf4:	4680      	mov	r8, r0
 800faf6:	f100 0114 	add.w	r1, r0, #20
 800fafa:	461a      	mov	r2, r3
 800fafc:	4553      	cmp	r3, sl
 800fafe:	db2b      	blt.n	800fb58 <__lshift+0x8c>
 800fb00:	6920      	ldr	r0, [r4, #16]
 800fb02:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800fb06:	f104 0314 	add.w	r3, r4, #20
 800fb0a:	f016 021f 	ands.w	r2, r6, #31
 800fb0e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800fb12:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800fb16:	d025      	beq.n	800fb64 <__lshift+0x98>
 800fb18:	f1c2 0e20 	rsb	lr, r2, #32
 800fb1c:	2000      	movs	r0, #0
 800fb1e:	681e      	ldr	r6, [r3, #0]
 800fb20:	468a      	mov	sl, r1
 800fb22:	4096      	lsls	r6, r2
 800fb24:	4330      	orrs	r0, r6
 800fb26:	f84a 0b04 	str.w	r0, [sl], #4
 800fb2a:	f853 0b04 	ldr.w	r0, [r3], #4
 800fb2e:	459c      	cmp	ip, r3
 800fb30:	fa20 f00e 	lsr.w	r0, r0, lr
 800fb34:	d814      	bhi.n	800fb60 <__lshift+0x94>
 800fb36:	6048      	str	r0, [r1, #4]
 800fb38:	b108      	cbz	r0, 800fb3e <__lshift+0x72>
 800fb3a:	f109 0502 	add.w	r5, r9, #2
 800fb3e:	3d01      	subs	r5, #1
 800fb40:	4638      	mov	r0, r7
 800fb42:	f8c8 5010 	str.w	r5, [r8, #16]
 800fb46:	4621      	mov	r1, r4
 800fb48:	f7ff fdf4 	bl	800f734 <_Bfree>
 800fb4c:	4640      	mov	r0, r8
 800fb4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fb52:	3101      	adds	r1, #1
 800fb54:	005b      	lsls	r3, r3, #1
 800fb56:	e7c7      	b.n	800fae8 <__lshift+0x1c>
 800fb58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800fb5c:	3301      	adds	r3, #1
 800fb5e:	e7cd      	b.n	800fafc <__lshift+0x30>
 800fb60:	4651      	mov	r1, sl
 800fb62:	e7dc      	b.n	800fb1e <__lshift+0x52>
 800fb64:	3904      	subs	r1, #4
 800fb66:	f853 2b04 	ldr.w	r2, [r3], #4
 800fb6a:	f841 2f04 	str.w	r2, [r1, #4]!
 800fb6e:	459c      	cmp	ip, r3
 800fb70:	d8f9      	bhi.n	800fb66 <__lshift+0x9a>
 800fb72:	e7e4      	b.n	800fb3e <__lshift+0x72>

0800fb74 <__mcmp>:
 800fb74:	6903      	ldr	r3, [r0, #16]
 800fb76:	690a      	ldr	r2, [r1, #16]
 800fb78:	1a9b      	subs	r3, r3, r2
 800fb7a:	b530      	push	{r4, r5, lr}
 800fb7c:	d10c      	bne.n	800fb98 <__mcmp+0x24>
 800fb7e:	0092      	lsls	r2, r2, #2
 800fb80:	3014      	adds	r0, #20
 800fb82:	3114      	adds	r1, #20
 800fb84:	1884      	adds	r4, r0, r2
 800fb86:	4411      	add	r1, r2
 800fb88:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800fb8c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800fb90:	4295      	cmp	r5, r2
 800fb92:	d003      	beq.n	800fb9c <__mcmp+0x28>
 800fb94:	d305      	bcc.n	800fba2 <__mcmp+0x2e>
 800fb96:	2301      	movs	r3, #1
 800fb98:	4618      	mov	r0, r3
 800fb9a:	bd30      	pop	{r4, r5, pc}
 800fb9c:	42a0      	cmp	r0, r4
 800fb9e:	d3f3      	bcc.n	800fb88 <__mcmp+0x14>
 800fba0:	e7fa      	b.n	800fb98 <__mcmp+0x24>
 800fba2:	f04f 33ff 	mov.w	r3, #4294967295
 800fba6:	e7f7      	b.n	800fb98 <__mcmp+0x24>

0800fba8 <__mdiff>:
 800fba8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fbac:	460d      	mov	r5, r1
 800fbae:	4607      	mov	r7, r0
 800fbb0:	4611      	mov	r1, r2
 800fbb2:	4628      	mov	r0, r5
 800fbb4:	4614      	mov	r4, r2
 800fbb6:	f7ff ffdd 	bl	800fb74 <__mcmp>
 800fbba:	1e06      	subs	r6, r0, #0
 800fbbc:	d108      	bne.n	800fbd0 <__mdiff+0x28>
 800fbbe:	4631      	mov	r1, r6
 800fbc0:	4638      	mov	r0, r7
 800fbc2:	f7ff fd83 	bl	800f6cc <_Balloc>
 800fbc6:	2301      	movs	r3, #1
 800fbc8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800fbcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fbd0:	bfa4      	itt	ge
 800fbd2:	4623      	movge	r3, r4
 800fbd4:	462c      	movge	r4, r5
 800fbd6:	4638      	mov	r0, r7
 800fbd8:	6861      	ldr	r1, [r4, #4]
 800fbda:	bfa6      	itte	ge
 800fbdc:	461d      	movge	r5, r3
 800fbde:	2600      	movge	r6, #0
 800fbe0:	2601      	movlt	r6, #1
 800fbe2:	f7ff fd73 	bl	800f6cc <_Balloc>
 800fbe6:	692b      	ldr	r3, [r5, #16]
 800fbe8:	60c6      	str	r6, [r0, #12]
 800fbea:	6926      	ldr	r6, [r4, #16]
 800fbec:	f105 0914 	add.w	r9, r5, #20
 800fbf0:	f104 0214 	add.w	r2, r4, #20
 800fbf4:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800fbf8:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800fbfc:	f100 0514 	add.w	r5, r0, #20
 800fc00:	f04f 0e00 	mov.w	lr, #0
 800fc04:	f852 ab04 	ldr.w	sl, [r2], #4
 800fc08:	f859 4b04 	ldr.w	r4, [r9], #4
 800fc0c:	fa1e f18a 	uxtah	r1, lr, sl
 800fc10:	b2a3      	uxth	r3, r4
 800fc12:	1ac9      	subs	r1, r1, r3
 800fc14:	0c23      	lsrs	r3, r4, #16
 800fc16:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800fc1a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800fc1e:	b289      	uxth	r1, r1
 800fc20:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800fc24:	45c8      	cmp	r8, r9
 800fc26:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800fc2a:	4694      	mov	ip, r2
 800fc2c:	f845 3b04 	str.w	r3, [r5], #4
 800fc30:	d8e8      	bhi.n	800fc04 <__mdiff+0x5c>
 800fc32:	45bc      	cmp	ip, r7
 800fc34:	d304      	bcc.n	800fc40 <__mdiff+0x98>
 800fc36:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800fc3a:	b183      	cbz	r3, 800fc5e <__mdiff+0xb6>
 800fc3c:	6106      	str	r6, [r0, #16]
 800fc3e:	e7c5      	b.n	800fbcc <__mdiff+0x24>
 800fc40:	f85c 1b04 	ldr.w	r1, [ip], #4
 800fc44:	fa1e f381 	uxtah	r3, lr, r1
 800fc48:	141a      	asrs	r2, r3, #16
 800fc4a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800fc4e:	b29b      	uxth	r3, r3
 800fc50:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fc54:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800fc58:	f845 3b04 	str.w	r3, [r5], #4
 800fc5c:	e7e9      	b.n	800fc32 <__mdiff+0x8a>
 800fc5e:	3e01      	subs	r6, #1
 800fc60:	e7e9      	b.n	800fc36 <__mdiff+0x8e>
	...

0800fc64 <__ulp>:
 800fc64:	4b12      	ldr	r3, [pc, #72]	; (800fcb0 <__ulp+0x4c>)
 800fc66:	ee10 2a90 	vmov	r2, s1
 800fc6a:	401a      	ands	r2, r3
 800fc6c:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 800fc70:	2b00      	cmp	r3, #0
 800fc72:	dd04      	ble.n	800fc7e <__ulp+0x1a>
 800fc74:	2000      	movs	r0, #0
 800fc76:	4619      	mov	r1, r3
 800fc78:	ec41 0b10 	vmov	d0, r0, r1
 800fc7c:	4770      	bx	lr
 800fc7e:	425b      	negs	r3, r3
 800fc80:	151b      	asrs	r3, r3, #20
 800fc82:	2b13      	cmp	r3, #19
 800fc84:	f04f 0000 	mov.w	r0, #0
 800fc88:	f04f 0100 	mov.w	r1, #0
 800fc8c:	dc04      	bgt.n	800fc98 <__ulp+0x34>
 800fc8e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800fc92:	fa42 f103 	asr.w	r1, r2, r3
 800fc96:	e7ef      	b.n	800fc78 <__ulp+0x14>
 800fc98:	3b14      	subs	r3, #20
 800fc9a:	2b1e      	cmp	r3, #30
 800fc9c:	f04f 0201 	mov.w	r2, #1
 800fca0:	bfda      	itte	le
 800fca2:	f1c3 031f 	rsble	r3, r3, #31
 800fca6:	fa02 f303 	lslle.w	r3, r2, r3
 800fcaa:	4613      	movgt	r3, r2
 800fcac:	4618      	mov	r0, r3
 800fcae:	e7e3      	b.n	800fc78 <__ulp+0x14>
 800fcb0:	7ff00000 	.word	0x7ff00000

0800fcb4 <__b2d>:
 800fcb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fcb6:	6905      	ldr	r5, [r0, #16]
 800fcb8:	f100 0714 	add.w	r7, r0, #20
 800fcbc:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800fcc0:	1f2e      	subs	r6, r5, #4
 800fcc2:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800fcc6:	4620      	mov	r0, r4
 800fcc8:	f7ff fdc4 	bl	800f854 <__hi0bits>
 800fccc:	f1c0 0320 	rsb	r3, r0, #32
 800fcd0:	280a      	cmp	r0, #10
 800fcd2:	600b      	str	r3, [r1, #0]
 800fcd4:	f8df c074 	ldr.w	ip, [pc, #116]	; 800fd4c <__b2d+0x98>
 800fcd8:	dc14      	bgt.n	800fd04 <__b2d+0x50>
 800fcda:	f1c0 0e0b 	rsb	lr, r0, #11
 800fcde:	fa24 f10e 	lsr.w	r1, r4, lr
 800fce2:	42b7      	cmp	r7, r6
 800fce4:	ea41 030c 	orr.w	r3, r1, ip
 800fce8:	bf34      	ite	cc
 800fcea:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800fcee:	2100      	movcs	r1, #0
 800fcf0:	3015      	adds	r0, #21
 800fcf2:	fa04 f000 	lsl.w	r0, r4, r0
 800fcf6:	fa21 f10e 	lsr.w	r1, r1, lr
 800fcfa:	ea40 0201 	orr.w	r2, r0, r1
 800fcfe:	ec43 2b10 	vmov	d0, r2, r3
 800fd02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fd04:	42b7      	cmp	r7, r6
 800fd06:	bf3a      	itte	cc
 800fd08:	f1a5 0608 	subcc.w	r6, r5, #8
 800fd0c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800fd10:	2100      	movcs	r1, #0
 800fd12:	380b      	subs	r0, #11
 800fd14:	d015      	beq.n	800fd42 <__b2d+0x8e>
 800fd16:	4084      	lsls	r4, r0
 800fd18:	f1c0 0520 	rsb	r5, r0, #32
 800fd1c:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 800fd20:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 800fd24:	42be      	cmp	r6, r7
 800fd26:	fa21 fc05 	lsr.w	ip, r1, r5
 800fd2a:	ea44 030c 	orr.w	r3, r4, ip
 800fd2e:	bf8c      	ite	hi
 800fd30:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800fd34:	2400      	movls	r4, #0
 800fd36:	fa01 f000 	lsl.w	r0, r1, r0
 800fd3a:	40ec      	lsrs	r4, r5
 800fd3c:	ea40 0204 	orr.w	r2, r0, r4
 800fd40:	e7dd      	b.n	800fcfe <__b2d+0x4a>
 800fd42:	ea44 030c 	orr.w	r3, r4, ip
 800fd46:	460a      	mov	r2, r1
 800fd48:	e7d9      	b.n	800fcfe <__b2d+0x4a>
 800fd4a:	bf00      	nop
 800fd4c:	3ff00000 	.word	0x3ff00000

0800fd50 <__d2b>:
 800fd50:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800fd54:	460e      	mov	r6, r1
 800fd56:	2101      	movs	r1, #1
 800fd58:	ec59 8b10 	vmov	r8, r9, d0
 800fd5c:	4615      	mov	r5, r2
 800fd5e:	f7ff fcb5 	bl	800f6cc <_Balloc>
 800fd62:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800fd66:	4607      	mov	r7, r0
 800fd68:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800fd6c:	bb34      	cbnz	r4, 800fdbc <__d2b+0x6c>
 800fd6e:	9301      	str	r3, [sp, #4]
 800fd70:	f1b8 0300 	subs.w	r3, r8, #0
 800fd74:	d027      	beq.n	800fdc6 <__d2b+0x76>
 800fd76:	a802      	add	r0, sp, #8
 800fd78:	f840 3d08 	str.w	r3, [r0, #-8]!
 800fd7c:	f7ff fd89 	bl	800f892 <__lo0bits>
 800fd80:	9900      	ldr	r1, [sp, #0]
 800fd82:	b1f0      	cbz	r0, 800fdc2 <__d2b+0x72>
 800fd84:	9a01      	ldr	r2, [sp, #4]
 800fd86:	f1c0 0320 	rsb	r3, r0, #32
 800fd8a:	fa02 f303 	lsl.w	r3, r2, r3
 800fd8e:	430b      	orrs	r3, r1
 800fd90:	40c2      	lsrs	r2, r0
 800fd92:	617b      	str	r3, [r7, #20]
 800fd94:	9201      	str	r2, [sp, #4]
 800fd96:	9b01      	ldr	r3, [sp, #4]
 800fd98:	61bb      	str	r3, [r7, #24]
 800fd9a:	2b00      	cmp	r3, #0
 800fd9c:	bf14      	ite	ne
 800fd9e:	2102      	movne	r1, #2
 800fda0:	2101      	moveq	r1, #1
 800fda2:	6139      	str	r1, [r7, #16]
 800fda4:	b1c4      	cbz	r4, 800fdd8 <__d2b+0x88>
 800fda6:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800fdaa:	4404      	add	r4, r0
 800fdac:	6034      	str	r4, [r6, #0]
 800fdae:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800fdb2:	6028      	str	r0, [r5, #0]
 800fdb4:	4638      	mov	r0, r7
 800fdb6:	b003      	add	sp, #12
 800fdb8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fdbc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800fdc0:	e7d5      	b.n	800fd6e <__d2b+0x1e>
 800fdc2:	6179      	str	r1, [r7, #20]
 800fdc4:	e7e7      	b.n	800fd96 <__d2b+0x46>
 800fdc6:	a801      	add	r0, sp, #4
 800fdc8:	f7ff fd63 	bl	800f892 <__lo0bits>
 800fdcc:	9b01      	ldr	r3, [sp, #4]
 800fdce:	617b      	str	r3, [r7, #20]
 800fdd0:	2101      	movs	r1, #1
 800fdd2:	6139      	str	r1, [r7, #16]
 800fdd4:	3020      	adds	r0, #32
 800fdd6:	e7e5      	b.n	800fda4 <__d2b+0x54>
 800fdd8:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800fddc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800fde0:	6030      	str	r0, [r6, #0]
 800fde2:	6918      	ldr	r0, [r3, #16]
 800fde4:	f7ff fd36 	bl	800f854 <__hi0bits>
 800fde8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800fdec:	e7e1      	b.n	800fdb2 <__d2b+0x62>

0800fdee <__ratio>:
 800fdee:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fdf2:	4688      	mov	r8, r1
 800fdf4:	4669      	mov	r1, sp
 800fdf6:	4681      	mov	r9, r0
 800fdf8:	f7ff ff5c 	bl	800fcb4 <__b2d>
 800fdfc:	a901      	add	r1, sp, #4
 800fdfe:	4640      	mov	r0, r8
 800fe00:	ec57 6b10 	vmov	r6, r7, d0
 800fe04:	f7ff ff56 	bl	800fcb4 <__b2d>
 800fe08:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800fe0c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800fe10:	eba3 0c02 	sub.w	ip, r3, r2
 800fe14:	e9dd 3200 	ldrd	r3, r2, [sp]
 800fe18:	1a9b      	subs	r3, r3, r2
 800fe1a:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800fe1e:	ec5b ab10 	vmov	sl, fp, d0
 800fe22:	2b00      	cmp	r3, #0
 800fe24:	bfce      	itee	gt
 800fe26:	463a      	movgt	r2, r7
 800fe28:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800fe2c:	465a      	movle	r2, fp
 800fe2e:	4659      	mov	r1, fp
 800fe30:	463d      	mov	r5, r7
 800fe32:	bfd4      	ite	le
 800fe34:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 800fe38:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 800fe3c:	4630      	mov	r0, r6
 800fe3e:	ee10 2a10 	vmov	r2, s0
 800fe42:	460b      	mov	r3, r1
 800fe44:	4629      	mov	r1, r5
 800fe46:	f7f0 fd01 	bl	800084c <__aeabi_ddiv>
 800fe4a:	ec41 0b10 	vmov	d0, r0, r1
 800fe4e:	b003      	add	sp, #12
 800fe50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800fe54 <__copybits>:
 800fe54:	3901      	subs	r1, #1
 800fe56:	b510      	push	{r4, lr}
 800fe58:	1149      	asrs	r1, r1, #5
 800fe5a:	6914      	ldr	r4, [r2, #16]
 800fe5c:	3101      	adds	r1, #1
 800fe5e:	f102 0314 	add.w	r3, r2, #20
 800fe62:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800fe66:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800fe6a:	42a3      	cmp	r3, r4
 800fe6c:	4602      	mov	r2, r0
 800fe6e:	d303      	bcc.n	800fe78 <__copybits+0x24>
 800fe70:	2300      	movs	r3, #0
 800fe72:	428a      	cmp	r2, r1
 800fe74:	d305      	bcc.n	800fe82 <__copybits+0x2e>
 800fe76:	bd10      	pop	{r4, pc}
 800fe78:	f853 2b04 	ldr.w	r2, [r3], #4
 800fe7c:	f840 2b04 	str.w	r2, [r0], #4
 800fe80:	e7f3      	b.n	800fe6a <__copybits+0x16>
 800fe82:	f842 3b04 	str.w	r3, [r2], #4
 800fe86:	e7f4      	b.n	800fe72 <__copybits+0x1e>

0800fe88 <__any_on>:
 800fe88:	f100 0214 	add.w	r2, r0, #20
 800fe8c:	6900      	ldr	r0, [r0, #16]
 800fe8e:	114b      	asrs	r3, r1, #5
 800fe90:	4298      	cmp	r0, r3
 800fe92:	b510      	push	{r4, lr}
 800fe94:	db11      	blt.n	800feba <__any_on+0x32>
 800fe96:	dd0a      	ble.n	800feae <__any_on+0x26>
 800fe98:	f011 011f 	ands.w	r1, r1, #31
 800fe9c:	d007      	beq.n	800feae <__any_on+0x26>
 800fe9e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800fea2:	fa24 f001 	lsr.w	r0, r4, r1
 800fea6:	fa00 f101 	lsl.w	r1, r0, r1
 800feaa:	428c      	cmp	r4, r1
 800feac:	d10b      	bne.n	800fec6 <__any_on+0x3e>
 800feae:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800feb2:	4293      	cmp	r3, r2
 800feb4:	d803      	bhi.n	800febe <__any_on+0x36>
 800feb6:	2000      	movs	r0, #0
 800feb8:	bd10      	pop	{r4, pc}
 800feba:	4603      	mov	r3, r0
 800febc:	e7f7      	b.n	800feae <__any_on+0x26>
 800febe:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800fec2:	2900      	cmp	r1, #0
 800fec4:	d0f5      	beq.n	800feb2 <__any_on+0x2a>
 800fec6:	2001      	movs	r0, #1
 800fec8:	e7f6      	b.n	800feb8 <__any_on+0x30>

0800feca <_calloc_r>:
 800feca:	b538      	push	{r3, r4, r5, lr}
 800fecc:	fb02 f401 	mul.w	r4, r2, r1
 800fed0:	4621      	mov	r1, r4
 800fed2:	f000 f857 	bl	800ff84 <_malloc_r>
 800fed6:	4605      	mov	r5, r0
 800fed8:	b118      	cbz	r0, 800fee2 <_calloc_r+0x18>
 800feda:	4622      	mov	r2, r4
 800fedc:	2100      	movs	r1, #0
 800fede:	f7fc fa26 	bl	800c32e <memset>
 800fee2:	4628      	mov	r0, r5
 800fee4:	bd38      	pop	{r3, r4, r5, pc}
	...

0800fee8 <_free_r>:
 800fee8:	b538      	push	{r3, r4, r5, lr}
 800feea:	4605      	mov	r5, r0
 800feec:	2900      	cmp	r1, #0
 800feee:	d045      	beq.n	800ff7c <_free_r+0x94>
 800fef0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fef4:	1f0c      	subs	r4, r1, #4
 800fef6:	2b00      	cmp	r3, #0
 800fef8:	bfb8      	it	lt
 800fefa:	18e4      	addlt	r4, r4, r3
 800fefc:	f000 fc0f 	bl	801071e <__malloc_lock>
 800ff00:	4a1f      	ldr	r2, [pc, #124]	; (800ff80 <_free_r+0x98>)
 800ff02:	6813      	ldr	r3, [r2, #0]
 800ff04:	4610      	mov	r0, r2
 800ff06:	b933      	cbnz	r3, 800ff16 <_free_r+0x2e>
 800ff08:	6063      	str	r3, [r4, #4]
 800ff0a:	6014      	str	r4, [r2, #0]
 800ff0c:	4628      	mov	r0, r5
 800ff0e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ff12:	f000 bc05 	b.w	8010720 <__malloc_unlock>
 800ff16:	42a3      	cmp	r3, r4
 800ff18:	d90c      	bls.n	800ff34 <_free_r+0x4c>
 800ff1a:	6821      	ldr	r1, [r4, #0]
 800ff1c:	1862      	adds	r2, r4, r1
 800ff1e:	4293      	cmp	r3, r2
 800ff20:	bf04      	itt	eq
 800ff22:	681a      	ldreq	r2, [r3, #0]
 800ff24:	685b      	ldreq	r3, [r3, #4]
 800ff26:	6063      	str	r3, [r4, #4]
 800ff28:	bf04      	itt	eq
 800ff2a:	1852      	addeq	r2, r2, r1
 800ff2c:	6022      	streq	r2, [r4, #0]
 800ff2e:	6004      	str	r4, [r0, #0]
 800ff30:	e7ec      	b.n	800ff0c <_free_r+0x24>
 800ff32:	4613      	mov	r3, r2
 800ff34:	685a      	ldr	r2, [r3, #4]
 800ff36:	b10a      	cbz	r2, 800ff3c <_free_r+0x54>
 800ff38:	42a2      	cmp	r2, r4
 800ff3a:	d9fa      	bls.n	800ff32 <_free_r+0x4a>
 800ff3c:	6819      	ldr	r1, [r3, #0]
 800ff3e:	1858      	adds	r0, r3, r1
 800ff40:	42a0      	cmp	r0, r4
 800ff42:	d10b      	bne.n	800ff5c <_free_r+0x74>
 800ff44:	6820      	ldr	r0, [r4, #0]
 800ff46:	4401      	add	r1, r0
 800ff48:	1858      	adds	r0, r3, r1
 800ff4a:	4282      	cmp	r2, r0
 800ff4c:	6019      	str	r1, [r3, #0]
 800ff4e:	d1dd      	bne.n	800ff0c <_free_r+0x24>
 800ff50:	6810      	ldr	r0, [r2, #0]
 800ff52:	6852      	ldr	r2, [r2, #4]
 800ff54:	605a      	str	r2, [r3, #4]
 800ff56:	4401      	add	r1, r0
 800ff58:	6019      	str	r1, [r3, #0]
 800ff5a:	e7d7      	b.n	800ff0c <_free_r+0x24>
 800ff5c:	d902      	bls.n	800ff64 <_free_r+0x7c>
 800ff5e:	230c      	movs	r3, #12
 800ff60:	602b      	str	r3, [r5, #0]
 800ff62:	e7d3      	b.n	800ff0c <_free_r+0x24>
 800ff64:	6820      	ldr	r0, [r4, #0]
 800ff66:	1821      	adds	r1, r4, r0
 800ff68:	428a      	cmp	r2, r1
 800ff6a:	bf04      	itt	eq
 800ff6c:	6811      	ldreq	r1, [r2, #0]
 800ff6e:	6852      	ldreq	r2, [r2, #4]
 800ff70:	6062      	str	r2, [r4, #4]
 800ff72:	bf04      	itt	eq
 800ff74:	1809      	addeq	r1, r1, r0
 800ff76:	6021      	streq	r1, [r4, #0]
 800ff78:	605c      	str	r4, [r3, #4]
 800ff7a:	e7c7      	b.n	800ff0c <_free_r+0x24>
 800ff7c:	bd38      	pop	{r3, r4, r5, pc}
 800ff7e:	bf00      	nop
 800ff80:	20015f40 	.word	0x20015f40

0800ff84 <_malloc_r>:
 800ff84:	b570      	push	{r4, r5, r6, lr}
 800ff86:	1ccd      	adds	r5, r1, #3
 800ff88:	f025 0503 	bic.w	r5, r5, #3
 800ff8c:	3508      	adds	r5, #8
 800ff8e:	2d0c      	cmp	r5, #12
 800ff90:	bf38      	it	cc
 800ff92:	250c      	movcc	r5, #12
 800ff94:	2d00      	cmp	r5, #0
 800ff96:	4606      	mov	r6, r0
 800ff98:	db01      	blt.n	800ff9e <_malloc_r+0x1a>
 800ff9a:	42a9      	cmp	r1, r5
 800ff9c:	d903      	bls.n	800ffa6 <_malloc_r+0x22>
 800ff9e:	230c      	movs	r3, #12
 800ffa0:	6033      	str	r3, [r6, #0]
 800ffa2:	2000      	movs	r0, #0
 800ffa4:	bd70      	pop	{r4, r5, r6, pc}
 800ffa6:	f000 fbba 	bl	801071e <__malloc_lock>
 800ffaa:	4a21      	ldr	r2, [pc, #132]	; (8010030 <_malloc_r+0xac>)
 800ffac:	6814      	ldr	r4, [r2, #0]
 800ffae:	4621      	mov	r1, r4
 800ffb0:	b991      	cbnz	r1, 800ffd8 <_malloc_r+0x54>
 800ffb2:	4c20      	ldr	r4, [pc, #128]	; (8010034 <_malloc_r+0xb0>)
 800ffb4:	6823      	ldr	r3, [r4, #0]
 800ffb6:	b91b      	cbnz	r3, 800ffc0 <_malloc_r+0x3c>
 800ffb8:	4630      	mov	r0, r6
 800ffba:	f000 facf 	bl	801055c <_sbrk_r>
 800ffbe:	6020      	str	r0, [r4, #0]
 800ffc0:	4629      	mov	r1, r5
 800ffc2:	4630      	mov	r0, r6
 800ffc4:	f000 faca 	bl	801055c <_sbrk_r>
 800ffc8:	1c43      	adds	r3, r0, #1
 800ffca:	d124      	bne.n	8010016 <_malloc_r+0x92>
 800ffcc:	230c      	movs	r3, #12
 800ffce:	6033      	str	r3, [r6, #0]
 800ffd0:	4630      	mov	r0, r6
 800ffd2:	f000 fba5 	bl	8010720 <__malloc_unlock>
 800ffd6:	e7e4      	b.n	800ffa2 <_malloc_r+0x1e>
 800ffd8:	680b      	ldr	r3, [r1, #0]
 800ffda:	1b5b      	subs	r3, r3, r5
 800ffdc:	d418      	bmi.n	8010010 <_malloc_r+0x8c>
 800ffde:	2b0b      	cmp	r3, #11
 800ffe0:	d90f      	bls.n	8010002 <_malloc_r+0x7e>
 800ffe2:	600b      	str	r3, [r1, #0]
 800ffe4:	50cd      	str	r5, [r1, r3]
 800ffe6:	18cc      	adds	r4, r1, r3
 800ffe8:	4630      	mov	r0, r6
 800ffea:	f000 fb99 	bl	8010720 <__malloc_unlock>
 800ffee:	f104 000b 	add.w	r0, r4, #11
 800fff2:	1d23      	adds	r3, r4, #4
 800fff4:	f020 0007 	bic.w	r0, r0, #7
 800fff8:	1ac3      	subs	r3, r0, r3
 800fffa:	d0d3      	beq.n	800ffa4 <_malloc_r+0x20>
 800fffc:	425a      	negs	r2, r3
 800fffe:	50e2      	str	r2, [r4, r3]
 8010000:	e7d0      	b.n	800ffa4 <_malloc_r+0x20>
 8010002:	428c      	cmp	r4, r1
 8010004:	684b      	ldr	r3, [r1, #4]
 8010006:	bf16      	itet	ne
 8010008:	6063      	strne	r3, [r4, #4]
 801000a:	6013      	streq	r3, [r2, #0]
 801000c:	460c      	movne	r4, r1
 801000e:	e7eb      	b.n	800ffe8 <_malloc_r+0x64>
 8010010:	460c      	mov	r4, r1
 8010012:	6849      	ldr	r1, [r1, #4]
 8010014:	e7cc      	b.n	800ffb0 <_malloc_r+0x2c>
 8010016:	1cc4      	adds	r4, r0, #3
 8010018:	f024 0403 	bic.w	r4, r4, #3
 801001c:	42a0      	cmp	r0, r4
 801001e:	d005      	beq.n	801002c <_malloc_r+0xa8>
 8010020:	1a21      	subs	r1, r4, r0
 8010022:	4630      	mov	r0, r6
 8010024:	f000 fa9a 	bl	801055c <_sbrk_r>
 8010028:	3001      	adds	r0, #1
 801002a:	d0cf      	beq.n	800ffcc <_malloc_r+0x48>
 801002c:	6025      	str	r5, [r4, #0]
 801002e:	e7db      	b.n	800ffe8 <_malloc_r+0x64>
 8010030:	20015f40 	.word	0x20015f40
 8010034:	20015f44 	.word	0x20015f44

08010038 <__ssputs_r>:
 8010038:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801003c:	688e      	ldr	r6, [r1, #8]
 801003e:	429e      	cmp	r6, r3
 8010040:	4682      	mov	sl, r0
 8010042:	460c      	mov	r4, r1
 8010044:	4690      	mov	r8, r2
 8010046:	4699      	mov	r9, r3
 8010048:	d837      	bhi.n	80100ba <__ssputs_r+0x82>
 801004a:	898a      	ldrh	r2, [r1, #12]
 801004c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8010050:	d031      	beq.n	80100b6 <__ssputs_r+0x7e>
 8010052:	6825      	ldr	r5, [r4, #0]
 8010054:	6909      	ldr	r1, [r1, #16]
 8010056:	1a6f      	subs	r7, r5, r1
 8010058:	6965      	ldr	r5, [r4, #20]
 801005a:	2302      	movs	r3, #2
 801005c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010060:	fb95 f5f3 	sdiv	r5, r5, r3
 8010064:	f109 0301 	add.w	r3, r9, #1
 8010068:	443b      	add	r3, r7
 801006a:	429d      	cmp	r5, r3
 801006c:	bf38      	it	cc
 801006e:	461d      	movcc	r5, r3
 8010070:	0553      	lsls	r3, r2, #21
 8010072:	d530      	bpl.n	80100d6 <__ssputs_r+0x9e>
 8010074:	4629      	mov	r1, r5
 8010076:	f7ff ff85 	bl	800ff84 <_malloc_r>
 801007a:	4606      	mov	r6, r0
 801007c:	b950      	cbnz	r0, 8010094 <__ssputs_r+0x5c>
 801007e:	230c      	movs	r3, #12
 8010080:	f8ca 3000 	str.w	r3, [sl]
 8010084:	89a3      	ldrh	r3, [r4, #12]
 8010086:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801008a:	81a3      	strh	r3, [r4, #12]
 801008c:	f04f 30ff 	mov.w	r0, #4294967295
 8010090:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010094:	463a      	mov	r2, r7
 8010096:	6921      	ldr	r1, [r4, #16]
 8010098:	f7fc f93e 	bl	800c318 <memcpy>
 801009c:	89a3      	ldrh	r3, [r4, #12]
 801009e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80100a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80100a6:	81a3      	strh	r3, [r4, #12]
 80100a8:	6126      	str	r6, [r4, #16]
 80100aa:	6165      	str	r5, [r4, #20]
 80100ac:	443e      	add	r6, r7
 80100ae:	1bed      	subs	r5, r5, r7
 80100b0:	6026      	str	r6, [r4, #0]
 80100b2:	60a5      	str	r5, [r4, #8]
 80100b4:	464e      	mov	r6, r9
 80100b6:	454e      	cmp	r6, r9
 80100b8:	d900      	bls.n	80100bc <__ssputs_r+0x84>
 80100ba:	464e      	mov	r6, r9
 80100bc:	4632      	mov	r2, r6
 80100be:	4641      	mov	r1, r8
 80100c0:	6820      	ldr	r0, [r4, #0]
 80100c2:	f000 fb13 	bl	80106ec <memmove>
 80100c6:	68a3      	ldr	r3, [r4, #8]
 80100c8:	1b9b      	subs	r3, r3, r6
 80100ca:	60a3      	str	r3, [r4, #8]
 80100cc:	6823      	ldr	r3, [r4, #0]
 80100ce:	441e      	add	r6, r3
 80100d0:	6026      	str	r6, [r4, #0]
 80100d2:	2000      	movs	r0, #0
 80100d4:	e7dc      	b.n	8010090 <__ssputs_r+0x58>
 80100d6:	462a      	mov	r2, r5
 80100d8:	f000 fb23 	bl	8010722 <_realloc_r>
 80100dc:	4606      	mov	r6, r0
 80100de:	2800      	cmp	r0, #0
 80100e0:	d1e2      	bne.n	80100a8 <__ssputs_r+0x70>
 80100e2:	6921      	ldr	r1, [r4, #16]
 80100e4:	4650      	mov	r0, sl
 80100e6:	f7ff feff 	bl	800fee8 <_free_r>
 80100ea:	e7c8      	b.n	801007e <__ssputs_r+0x46>

080100ec <_svfiprintf_r>:
 80100ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80100f0:	461d      	mov	r5, r3
 80100f2:	898b      	ldrh	r3, [r1, #12]
 80100f4:	061f      	lsls	r7, r3, #24
 80100f6:	b09d      	sub	sp, #116	; 0x74
 80100f8:	4680      	mov	r8, r0
 80100fa:	460c      	mov	r4, r1
 80100fc:	4616      	mov	r6, r2
 80100fe:	d50f      	bpl.n	8010120 <_svfiprintf_r+0x34>
 8010100:	690b      	ldr	r3, [r1, #16]
 8010102:	b96b      	cbnz	r3, 8010120 <_svfiprintf_r+0x34>
 8010104:	2140      	movs	r1, #64	; 0x40
 8010106:	f7ff ff3d 	bl	800ff84 <_malloc_r>
 801010a:	6020      	str	r0, [r4, #0]
 801010c:	6120      	str	r0, [r4, #16]
 801010e:	b928      	cbnz	r0, 801011c <_svfiprintf_r+0x30>
 8010110:	230c      	movs	r3, #12
 8010112:	f8c8 3000 	str.w	r3, [r8]
 8010116:	f04f 30ff 	mov.w	r0, #4294967295
 801011a:	e0c8      	b.n	80102ae <_svfiprintf_r+0x1c2>
 801011c:	2340      	movs	r3, #64	; 0x40
 801011e:	6163      	str	r3, [r4, #20]
 8010120:	2300      	movs	r3, #0
 8010122:	9309      	str	r3, [sp, #36]	; 0x24
 8010124:	2320      	movs	r3, #32
 8010126:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801012a:	2330      	movs	r3, #48	; 0x30
 801012c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010130:	9503      	str	r5, [sp, #12]
 8010132:	f04f 0b01 	mov.w	fp, #1
 8010136:	4637      	mov	r7, r6
 8010138:	463d      	mov	r5, r7
 801013a:	f815 3b01 	ldrb.w	r3, [r5], #1
 801013e:	b10b      	cbz	r3, 8010144 <_svfiprintf_r+0x58>
 8010140:	2b25      	cmp	r3, #37	; 0x25
 8010142:	d13e      	bne.n	80101c2 <_svfiprintf_r+0xd6>
 8010144:	ebb7 0a06 	subs.w	sl, r7, r6
 8010148:	d00b      	beq.n	8010162 <_svfiprintf_r+0x76>
 801014a:	4653      	mov	r3, sl
 801014c:	4632      	mov	r2, r6
 801014e:	4621      	mov	r1, r4
 8010150:	4640      	mov	r0, r8
 8010152:	f7ff ff71 	bl	8010038 <__ssputs_r>
 8010156:	3001      	adds	r0, #1
 8010158:	f000 80a4 	beq.w	80102a4 <_svfiprintf_r+0x1b8>
 801015c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801015e:	4453      	add	r3, sl
 8010160:	9309      	str	r3, [sp, #36]	; 0x24
 8010162:	783b      	ldrb	r3, [r7, #0]
 8010164:	2b00      	cmp	r3, #0
 8010166:	f000 809d 	beq.w	80102a4 <_svfiprintf_r+0x1b8>
 801016a:	2300      	movs	r3, #0
 801016c:	f04f 32ff 	mov.w	r2, #4294967295
 8010170:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010174:	9304      	str	r3, [sp, #16]
 8010176:	9307      	str	r3, [sp, #28]
 8010178:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801017c:	931a      	str	r3, [sp, #104]	; 0x68
 801017e:	462f      	mov	r7, r5
 8010180:	2205      	movs	r2, #5
 8010182:	f817 1b01 	ldrb.w	r1, [r7], #1
 8010186:	4850      	ldr	r0, [pc, #320]	; (80102c8 <_svfiprintf_r+0x1dc>)
 8010188:	f7f0 f82a 	bl	80001e0 <memchr>
 801018c:	9b04      	ldr	r3, [sp, #16]
 801018e:	b9d0      	cbnz	r0, 80101c6 <_svfiprintf_r+0xda>
 8010190:	06d9      	lsls	r1, r3, #27
 8010192:	bf44      	itt	mi
 8010194:	2220      	movmi	r2, #32
 8010196:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801019a:	071a      	lsls	r2, r3, #28
 801019c:	bf44      	itt	mi
 801019e:	222b      	movmi	r2, #43	; 0x2b
 80101a0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80101a4:	782a      	ldrb	r2, [r5, #0]
 80101a6:	2a2a      	cmp	r2, #42	; 0x2a
 80101a8:	d015      	beq.n	80101d6 <_svfiprintf_r+0xea>
 80101aa:	9a07      	ldr	r2, [sp, #28]
 80101ac:	462f      	mov	r7, r5
 80101ae:	2000      	movs	r0, #0
 80101b0:	250a      	movs	r5, #10
 80101b2:	4639      	mov	r1, r7
 80101b4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80101b8:	3b30      	subs	r3, #48	; 0x30
 80101ba:	2b09      	cmp	r3, #9
 80101bc:	d94d      	bls.n	801025a <_svfiprintf_r+0x16e>
 80101be:	b1b8      	cbz	r0, 80101f0 <_svfiprintf_r+0x104>
 80101c0:	e00f      	b.n	80101e2 <_svfiprintf_r+0xf6>
 80101c2:	462f      	mov	r7, r5
 80101c4:	e7b8      	b.n	8010138 <_svfiprintf_r+0x4c>
 80101c6:	4a40      	ldr	r2, [pc, #256]	; (80102c8 <_svfiprintf_r+0x1dc>)
 80101c8:	1a80      	subs	r0, r0, r2
 80101ca:	fa0b f000 	lsl.w	r0, fp, r0
 80101ce:	4318      	orrs	r0, r3
 80101d0:	9004      	str	r0, [sp, #16]
 80101d2:	463d      	mov	r5, r7
 80101d4:	e7d3      	b.n	801017e <_svfiprintf_r+0x92>
 80101d6:	9a03      	ldr	r2, [sp, #12]
 80101d8:	1d11      	adds	r1, r2, #4
 80101da:	6812      	ldr	r2, [r2, #0]
 80101dc:	9103      	str	r1, [sp, #12]
 80101de:	2a00      	cmp	r2, #0
 80101e0:	db01      	blt.n	80101e6 <_svfiprintf_r+0xfa>
 80101e2:	9207      	str	r2, [sp, #28]
 80101e4:	e004      	b.n	80101f0 <_svfiprintf_r+0x104>
 80101e6:	4252      	negs	r2, r2
 80101e8:	f043 0302 	orr.w	r3, r3, #2
 80101ec:	9207      	str	r2, [sp, #28]
 80101ee:	9304      	str	r3, [sp, #16]
 80101f0:	783b      	ldrb	r3, [r7, #0]
 80101f2:	2b2e      	cmp	r3, #46	; 0x2e
 80101f4:	d10c      	bne.n	8010210 <_svfiprintf_r+0x124>
 80101f6:	787b      	ldrb	r3, [r7, #1]
 80101f8:	2b2a      	cmp	r3, #42	; 0x2a
 80101fa:	d133      	bne.n	8010264 <_svfiprintf_r+0x178>
 80101fc:	9b03      	ldr	r3, [sp, #12]
 80101fe:	1d1a      	adds	r2, r3, #4
 8010200:	681b      	ldr	r3, [r3, #0]
 8010202:	9203      	str	r2, [sp, #12]
 8010204:	2b00      	cmp	r3, #0
 8010206:	bfb8      	it	lt
 8010208:	f04f 33ff 	movlt.w	r3, #4294967295
 801020c:	3702      	adds	r7, #2
 801020e:	9305      	str	r3, [sp, #20]
 8010210:	4d2e      	ldr	r5, [pc, #184]	; (80102cc <_svfiprintf_r+0x1e0>)
 8010212:	7839      	ldrb	r1, [r7, #0]
 8010214:	2203      	movs	r2, #3
 8010216:	4628      	mov	r0, r5
 8010218:	f7ef ffe2 	bl	80001e0 <memchr>
 801021c:	b138      	cbz	r0, 801022e <_svfiprintf_r+0x142>
 801021e:	2340      	movs	r3, #64	; 0x40
 8010220:	1b40      	subs	r0, r0, r5
 8010222:	fa03 f000 	lsl.w	r0, r3, r0
 8010226:	9b04      	ldr	r3, [sp, #16]
 8010228:	4303      	orrs	r3, r0
 801022a:	3701      	adds	r7, #1
 801022c:	9304      	str	r3, [sp, #16]
 801022e:	7839      	ldrb	r1, [r7, #0]
 8010230:	4827      	ldr	r0, [pc, #156]	; (80102d0 <_svfiprintf_r+0x1e4>)
 8010232:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010236:	2206      	movs	r2, #6
 8010238:	1c7e      	adds	r6, r7, #1
 801023a:	f7ef ffd1 	bl	80001e0 <memchr>
 801023e:	2800      	cmp	r0, #0
 8010240:	d038      	beq.n	80102b4 <_svfiprintf_r+0x1c8>
 8010242:	4b24      	ldr	r3, [pc, #144]	; (80102d4 <_svfiprintf_r+0x1e8>)
 8010244:	bb13      	cbnz	r3, 801028c <_svfiprintf_r+0x1a0>
 8010246:	9b03      	ldr	r3, [sp, #12]
 8010248:	3307      	adds	r3, #7
 801024a:	f023 0307 	bic.w	r3, r3, #7
 801024e:	3308      	adds	r3, #8
 8010250:	9303      	str	r3, [sp, #12]
 8010252:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010254:	444b      	add	r3, r9
 8010256:	9309      	str	r3, [sp, #36]	; 0x24
 8010258:	e76d      	b.n	8010136 <_svfiprintf_r+0x4a>
 801025a:	fb05 3202 	mla	r2, r5, r2, r3
 801025e:	2001      	movs	r0, #1
 8010260:	460f      	mov	r7, r1
 8010262:	e7a6      	b.n	80101b2 <_svfiprintf_r+0xc6>
 8010264:	2300      	movs	r3, #0
 8010266:	3701      	adds	r7, #1
 8010268:	9305      	str	r3, [sp, #20]
 801026a:	4619      	mov	r1, r3
 801026c:	250a      	movs	r5, #10
 801026e:	4638      	mov	r0, r7
 8010270:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010274:	3a30      	subs	r2, #48	; 0x30
 8010276:	2a09      	cmp	r2, #9
 8010278:	d903      	bls.n	8010282 <_svfiprintf_r+0x196>
 801027a:	2b00      	cmp	r3, #0
 801027c:	d0c8      	beq.n	8010210 <_svfiprintf_r+0x124>
 801027e:	9105      	str	r1, [sp, #20]
 8010280:	e7c6      	b.n	8010210 <_svfiprintf_r+0x124>
 8010282:	fb05 2101 	mla	r1, r5, r1, r2
 8010286:	2301      	movs	r3, #1
 8010288:	4607      	mov	r7, r0
 801028a:	e7f0      	b.n	801026e <_svfiprintf_r+0x182>
 801028c:	ab03      	add	r3, sp, #12
 801028e:	9300      	str	r3, [sp, #0]
 8010290:	4622      	mov	r2, r4
 8010292:	4b11      	ldr	r3, [pc, #68]	; (80102d8 <_svfiprintf_r+0x1ec>)
 8010294:	a904      	add	r1, sp, #16
 8010296:	4640      	mov	r0, r8
 8010298:	f7fc f8e6 	bl	800c468 <_printf_float>
 801029c:	f1b0 3fff 	cmp.w	r0, #4294967295
 80102a0:	4681      	mov	r9, r0
 80102a2:	d1d6      	bne.n	8010252 <_svfiprintf_r+0x166>
 80102a4:	89a3      	ldrh	r3, [r4, #12]
 80102a6:	065b      	lsls	r3, r3, #25
 80102a8:	f53f af35 	bmi.w	8010116 <_svfiprintf_r+0x2a>
 80102ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 80102ae:	b01d      	add	sp, #116	; 0x74
 80102b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80102b4:	ab03      	add	r3, sp, #12
 80102b6:	9300      	str	r3, [sp, #0]
 80102b8:	4622      	mov	r2, r4
 80102ba:	4b07      	ldr	r3, [pc, #28]	; (80102d8 <_svfiprintf_r+0x1ec>)
 80102bc:	a904      	add	r1, sp, #16
 80102be:	4640      	mov	r0, r8
 80102c0:	f7fc fb88 	bl	800c9d4 <_printf_i>
 80102c4:	e7ea      	b.n	801029c <_svfiprintf_r+0x1b0>
 80102c6:	bf00      	nop
 80102c8:	08010c5c 	.word	0x08010c5c
 80102cc:	08010c62 	.word	0x08010c62
 80102d0:	08010c66 	.word	0x08010c66
 80102d4:	0800c469 	.word	0x0800c469
 80102d8:	08010039 	.word	0x08010039

080102dc <__sfputc_r>:
 80102dc:	6893      	ldr	r3, [r2, #8]
 80102de:	3b01      	subs	r3, #1
 80102e0:	2b00      	cmp	r3, #0
 80102e2:	b410      	push	{r4}
 80102e4:	6093      	str	r3, [r2, #8]
 80102e6:	da08      	bge.n	80102fa <__sfputc_r+0x1e>
 80102e8:	6994      	ldr	r4, [r2, #24]
 80102ea:	42a3      	cmp	r3, r4
 80102ec:	db01      	blt.n	80102f2 <__sfputc_r+0x16>
 80102ee:	290a      	cmp	r1, #10
 80102f0:	d103      	bne.n	80102fa <__sfputc_r+0x1e>
 80102f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80102f6:	f7fd bdb1 	b.w	800de5c <__swbuf_r>
 80102fa:	6813      	ldr	r3, [r2, #0]
 80102fc:	1c58      	adds	r0, r3, #1
 80102fe:	6010      	str	r0, [r2, #0]
 8010300:	7019      	strb	r1, [r3, #0]
 8010302:	4608      	mov	r0, r1
 8010304:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010308:	4770      	bx	lr

0801030a <__sfputs_r>:
 801030a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801030c:	4606      	mov	r6, r0
 801030e:	460f      	mov	r7, r1
 8010310:	4614      	mov	r4, r2
 8010312:	18d5      	adds	r5, r2, r3
 8010314:	42ac      	cmp	r4, r5
 8010316:	d101      	bne.n	801031c <__sfputs_r+0x12>
 8010318:	2000      	movs	r0, #0
 801031a:	e007      	b.n	801032c <__sfputs_r+0x22>
 801031c:	463a      	mov	r2, r7
 801031e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010322:	4630      	mov	r0, r6
 8010324:	f7ff ffda 	bl	80102dc <__sfputc_r>
 8010328:	1c43      	adds	r3, r0, #1
 801032a:	d1f3      	bne.n	8010314 <__sfputs_r+0xa>
 801032c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08010330 <_vfiprintf_r>:
 8010330:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010334:	460c      	mov	r4, r1
 8010336:	b09d      	sub	sp, #116	; 0x74
 8010338:	4617      	mov	r7, r2
 801033a:	461d      	mov	r5, r3
 801033c:	4606      	mov	r6, r0
 801033e:	b118      	cbz	r0, 8010348 <_vfiprintf_r+0x18>
 8010340:	6983      	ldr	r3, [r0, #24]
 8010342:	b90b      	cbnz	r3, 8010348 <_vfiprintf_r+0x18>
 8010344:	f7fe fd80 	bl	800ee48 <__sinit>
 8010348:	4b7c      	ldr	r3, [pc, #496]	; (801053c <_vfiprintf_r+0x20c>)
 801034a:	429c      	cmp	r4, r3
 801034c:	d158      	bne.n	8010400 <_vfiprintf_r+0xd0>
 801034e:	6874      	ldr	r4, [r6, #4]
 8010350:	89a3      	ldrh	r3, [r4, #12]
 8010352:	0718      	lsls	r0, r3, #28
 8010354:	d55e      	bpl.n	8010414 <_vfiprintf_r+0xe4>
 8010356:	6923      	ldr	r3, [r4, #16]
 8010358:	2b00      	cmp	r3, #0
 801035a:	d05b      	beq.n	8010414 <_vfiprintf_r+0xe4>
 801035c:	2300      	movs	r3, #0
 801035e:	9309      	str	r3, [sp, #36]	; 0x24
 8010360:	2320      	movs	r3, #32
 8010362:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010366:	2330      	movs	r3, #48	; 0x30
 8010368:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801036c:	9503      	str	r5, [sp, #12]
 801036e:	f04f 0b01 	mov.w	fp, #1
 8010372:	46b8      	mov	r8, r7
 8010374:	4645      	mov	r5, r8
 8010376:	f815 3b01 	ldrb.w	r3, [r5], #1
 801037a:	b10b      	cbz	r3, 8010380 <_vfiprintf_r+0x50>
 801037c:	2b25      	cmp	r3, #37	; 0x25
 801037e:	d154      	bne.n	801042a <_vfiprintf_r+0xfa>
 8010380:	ebb8 0a07 	subs.w	sl, r8, r7
 8010384:	d00b      	beq.n	801039e <_vfiprintf_r+0x6e>
 8010386:	4653      	mov	r3, sl
 8010388:	463a      	mov	r2, r7
 801038a:	4621      	mov	r1, r4
 801038c:	4630      	mov	r0, r6
 801038e:	f7ff ffbc 	bl	801030a <__sfputs_r>
 8010392:	3001      	adds	r0, #1
 8010394:	f000 80c2 	beq.w	801051c <_vfiprintf_r+0x1ec>
 8010398:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801039a:	4453      	add	r3, sl
 801039c:	9309      	str	r3, [sp, #36]	; 0x24
 801039e:	f898 3000 	ldrb.w	r3, [r8]
 80103a2:	2b00      	cmp	r3, #0
 80103a4:	f000 80ba 	beq.w	801051c <_vfiprintf_r+0x1ec>
 80103a8:	2300      	movs	r3, #0
 80103aa:	f04f 32ff 	mov.w	r2, #4294967295
 80103ae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80103b2:	9304      	str	r3, [sp, #16]
 80103b4:	9307      	str	r3, [sp, #28]
 80103b6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80103ba:	931a      	str	r3, [sp, #104]	; 0x68
 80103bc:	46a8      	mov	r8, r5
 80103be:	2205      	movs	r2, #5
 80103c0:	f818 1b01 	ldrb.w	r1, [r8], #1
 80103c4:	485e      	ldr	r0, [pc, #376]	; (8010540 <_vfiprintf_r+0x210>)
 80103c6:	f7ef ff0b 	bl	80001e0 <memchr>
 80103ca:	9b04      	ldr	r3, [sp, #16]
 80103cc:	bb78      	cbnz	r0, 801042e <_vfiprintf_r+0xfe>
 80103ce:	06d9      	lsls	r1, r3, #27
 80103d0:	bf44      	itt	mi
 80103d2:	2220      	movmi	r2, #32
 80103d4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80103d8:	071a      	lsls	r2, r3, #28
 80103da:	bf44      	itt	mi
 80103dc:	222b      	movmi	r2, #43	; 0x2b
 80103de:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80103e2:	782a      	ldrb	r2, [r5, #0]
 80103e4:	2a2a      	cmp	r2, #42	; 0x2a
 80103e6:	d02a      	beq.n	801043e <_vfiprintf_r+0x10e>
 80103e8:	9a07      	ldr	r2, [sp, #28]
 80103ea:	46a8      	mov	r8, r5
 80103ec:	2000      	movs	r0, #0
 80103ee:	250a      	movs	r5, #10
 80103f0:	4641      	mov	r1, r8
 80103f2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80103f6:	3b30      	subs	r3, #48	; 0x30
 80103f8:	2b09      	cmp	r3, #9
 80103fa:	d969      	bls.n	80104d0 <_vfiprintf_r+0x1a0>
 80103fc:	b360      	cbz	r0, 8010458 <_vfiprintf_r+0x128>
 80103fe:	e024      	b.n	801044a <_vfiprintf_r+0x11a>
 8010400:	4b50      	ldr	r3, [pc, #320]	; (8010544 <_vfiprintf_r+0x214>)
 8010402:	429c      	cmp	r4, r3
 8010404:	d101      	bne.n	801040a <_vfiprintf_r+0xda>
 8010406:	68b4      	ldr	r4, [r6, #8]
 8010408:	e7a2      	b.n	8010350 <_vfiprintf_r+0x20>
 801040a:	4b4f      	ldr	r3, [pc, #316]	; (8010548 <_vfiprintf_r+0x218>)
 801040c:	429c      	cmp	r4, r3
 801040e:	bf08      	it	eq
 8010410:	68f4      	ldreq	r4, [r6, #12]
 8010412:	e79d      	b.n	8010350 <_vfiprintf_r+0x20>
 8010414:	4621      	mov	r1, r4
 8010416:	4630      	mov	r0, r6
 8010418:	f7fd fd72 	bl	800df00 <__swsetup_r>
 801041c:	2800      	cmp	r0, #0
 801041e:	d09d      	beq.n	801035c <_vfiprintf_r+0x2c>
 8010420:	f04f 30ff 	mov.w	r0, #4294967295
 8010424:	b01d      	add	sp, #116	; 0x74
 8010426:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801042a:	46a8      	mov	r8, r5
 801042c:	e7a2      	b.n	8010374 <_vfiprintf_r+0x44>
 801042e:	4a44      	ldr	r2, [pc, #272]	; (8010540 <_vfiprintf_r+0x210>)
 8010430:	1a80      	subs	r0, r0, r2
 8010432:	fa0b f000 	lsl.w	r0, fp, r0
 8010436:	4318      	orrs	r0, r3
 8010438:	9004      	str	r0, [sp, #16]
 801043a:	4645      	mov	r5, r8
 801043c:	e7be      	b.n	80103bc <_vfiprintf_r+0x8c>
 801043e:	9a03      	ldr	r2, [sp, #12]
 8010440:	1d11      	adds	r1, r2, #4
 8010442:	6812      	ldr	r2, [r2, #0]
 8010444:	9103      	str	r1, [sp, #12]
 8010446:	2a00      	cmp	r2, #0
 8010448:	db01      	blt.n	801044e <_vfiprintf_r+0x11e>
 801044a:	9207      	str	r2, [sp, #28]
 801044c:	e004      	b.n	8010458 <_vfiprintf_r+0x128>
 801044e:	4252      	negs	r2, r2
 8010450:	f043 0302 	orr.w	r3, r3, #2
 8010454:	9207      	str	r2, [sp, #28]
 8010456:	9304      	str	r3, [sp, #16]
 8010458:	f898 3000 	ldrb.w	r3, [r8]
 801045c:	2b2e      	cmp	r3, #46	; 0x2e
 801045e:	d10e      	bne.n	801047e <_vfiprintf_r+0x14e>
 8010460:	f898 3001 	ldrb.w	r3, [r8, #1]
 8010464:	2b2a      	cmp	r3, #42	; 0x2a
 8010466:	d138      	bne.n	80104da <_vfiprintf_r+0x1aa>
 8010468:	9b03      	ldr	r3, [sp, #12]
 801046a:	1d1a      	adds	r2, r3, #4
 801046c:	681b      	ldr	r3, [r3, #0]
 801046e:	9203      	str	r2, [sp, #12]
 8010470:	2b00      	cmp	r3, #0
 8010472:	bfb8      	it	lt
 8010474:	f04f 33ff 	movlt.w	r3, #4294967295
 8010478:	f108 0802 	add.w	r8, r8, #2
 801047c:	9305      	str	r3, [sp, #20]
 801047e:	4d33      	ldr	r5, [pc, #204]	; (801054c <_vfiprintf_r+0x21c>)
 8010480:	f898 1000 	ldrb.w	r1, [r8]
 8010484:	2203      	movs	r2, #3
 8010486:	4628      	mov	r0, r5
 8010488:	f7ef feaa 	bl	80001e0 <memchr>
 801048c:	b140      	cbz	r0, 80104a0 <_vfiprintf_r+0x170>
 801048e:	2340      	movs	r3, #64	; 0x40
 8010490:	1b40      	subs	r0, r0, r5
 8010492:	fa03 f000 	lsl.w	r0, r3, r0
 8010496:	9b04      	ldr	r3, [sp, #16]
 8010498:	4303      	orrs	r3, r0
 801049a:	f108 0801 	add.w	r8, r8, #1
 801049e:	9304      	str	r3, [sp, #16]
 80104a0:	f898 1000 	ldrb.w	r1, [r8]
 80104a4:	482a      	ldr	r0, [pc, #168]	; (8010550 <_vfiprintf_r+0x220>)
 80104a6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80104aa:	2206      	movs	r2, #6
 80104ac:	f108 0701 	add.w	r7, r8, #1
 80104b0:	f7ef fe96 	bl	80001e0 <memchr>
 80104b4:	2800      	cmp	r0, #0
 80104b6:	d037      	beq.n	8010528 <_vfiprintf_r+0x1f8>
 80104b8:	4b26      	ldr	r3, [pc, #152]	; (8010554 <_vfiprintf_r+0x224>)
 80104ba:	bb1b      	cbnz	r3, 8010504 <_vfiprintf_r+0x1d4>
 80104bc:	9b03      	ldr	r3, [sp, #12]
 80104be:	3307      	adds	r3, #7
 80104c0:	f023 0307 	bic.w	r3, r3, #7
 80104c4:	3308      	adds	r3, #8
 80104c6:	9303      	str	r3, [sp, #12]
 80104c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80104ca:	444b      	add	r3, r9
 80104cc:	9309      	str	r3, [sp, #36]	; 0x24
 80104ce:	e750      	b.n	8010372 <_vfiprintf_r+0x42>
 80104d0:	fb05 3202 	mla	r2, r5, r2, r3
 80104d4:	2001      	movs	r0, #1
 80104d6:	4688      	mov	r8, r1
 80104d8:	e78a      	b.n	80103f0 <_vfiprintf_r+0xc0>
 80104da:	2300      	movs	r3, #0
 80104dc:	f108 0801 	add.w	r8, r8, #1
 80104e0:	9305      	str	r3, [sp, #20]
 80104e2:	4619      	mov	r1, r3
 80104e4:	250a      	movs	r5, #10
 80104e6:	4640      	mov	r0, r8
 80104e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80104ec:	3a30      	subs	r2, #48	; 0x30
 80104ee:	2a09      	cmp	r2, #9
 80104f0:	d903      	bls.n	80104fa <_vfiprintf_r+0x1ca>
 80104f2:	2b00      	cmp	r3, #0
 80104f4:	d0c3      	beq.n	801047e <_vfiprintf_r+0x14e>
 80104f6:	9105      	str	r1, [sp, #20]
 80104f8:	e7c1      	b.n	801047e <_vfiprintf_r+0x14e>
 80104fa:	fb05 2101 	mla	r1, r5, r1, r2
 80104fe:	2301      	movs	r3, #1
 8010500:	4680      	mov	r8, r0
 8010502:	e7f0      	b.n	80104e6 <_vfiprintf_r+0x1b6>
 8010504:	ab03      	add	r3, sp, #12
 8010506:	9300      	str	r3, [sp, #0]
 8010508:	4622      	mov	r2, r4
 801050a:	4b13      	ldr	r3, [pc, #76]	; (8010558 <_vfiprintf_r+0x228>)
 801050c:	a904      	add	r1, sp, #16
 801050e:	4630      	mov	r0, r6
 8010510:	f7fb ffaa 	bl	800c468 <_printf_float>
 8010514:	f1b0 3fff 	cmp.w	r0, #4294967295
 8010518:	4681      	mov	r9, r0
 801051a:	d1d5      	bne.n	80104c8 <_vfiprintf_r+0x198>
 801051c:	89a3      	ldrh	r3, [r4, #12]
 801051e:	065b      	lsls	r3, r3, #25
 8010520:	f53f af7e 	bmi.w	8010420 <_vfiprintf_r+0xf0>
 8010524:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010526:	e77d      	b.n	8010424 <_vfiprintf_r+0xf4>
 8010528:	ab03      	add	r3, sp, #12
 801052a:	9300      	str	r3, [sp, #0]
 801052c:	4622      	mov	r2, r4
 801052e:	4b0a      	ldr	r3, [pc, #40]	; (8010558 <_vfiprintf_r+0x228>)
 8010530:	a904      	add	r1, sp, #16
 8010532:	4630      	mov	r0, r6
 8010534:	f7fc fa4e 	bl	800c9d4 <_printf_i>
 8010538:	e7ec      	b.n	8010514 <_vfiprintf_r+0x1e4>
 801053a:	bf00      	nop
 801053c:	08010b10 	.word	0x08010b10
 8010540:	08010c5c 	.word	0x08010c5c
 8010544:	08010b30 	.word	0x08010b30
 8010548:	08010af0 	.word	0x08010af0
 801054c:	08010c62 	.word	0x08010c62
 8010550:	08010c66 	.word	0x08010c66
 8010554:	0800c469 	.word	0x0800c469
 8010558:	0801030b 	.word	0x0801030b

0801055c <_sbrk_r>:
 801055c:	b538      	push	{r3, r4, r5, lr}
 801055e:	4c06      	ldr	r4, [pc, #24]	; (8010578 <_sbrk_r+0x1c>)
 8010560:	2300      	movs	r3, #0
 8010562:	4605      	mov	r5, r0
 8010564:	4608      	mov	r0, r1
 8010566:	6023      	str	r3, [r4, #0]
 8010568:	f7f6 f856 	bl	8006618 <_sbrk>
 801056c:	1c43      	adds	r3, r0, #1
 801056e:	d102      	bne.n	8010576 <_sbrk_r+0x1a>
 8010570:	6823      	ldr	r3, [r4, #0]
 8010572:	b103      	cbz	r3, 8010576 <_sbrk_r+0x1a>
 8010574:	602b      	str	r3, [r5, #0]
 8010576:	bd38      	pop	{r3, r4, r5, pc}
 8010578:	20016488 	.word	0x20016488

0801057c <__sread>:
 801057c:	b510      	push	{r4, lr}
 801057e:	460c      	mov	r4, r1
 8010580:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010584:	f000 f8f4 	bl	8010770 <_read_r>
 8010588:	2800      	cmp	r0, #0
 801058a:	bfab      	itete	ge
 801058c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801058e:	89a3      	ldrhlt	r3, [r4, #12]
 8010590:	181b      	addge	r3, r3, r0
 8010592:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8010596:	bfac      	ite	ge
 8010598:	6563      	strge	r3, [r4, #84]	; 0x54
 801059a:	81a3      	strhlt	r3, [r4, #12]
 801059c:	bd10      	pop	{r4, pc}

0801059e <__swrite>:
 801059e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80105a2:	461f      	mov	r7, r3
 80105a4:	898b      	ldrh	r3, [r1, #12]
 80105a6:	05db      	lsls	r3, r3, #23
 80105a8:	4605      	mov	r5, r0
 80105aa:	460c      	mov	r4, r1
 80105ac:	4616      	mov	r6, r2
 80105ae:	d505      	bpl.n	80105bc <__swrite+0x1e>
 80105b0:	2302      	movs	r3, #2
 80105b2:	2200      	movs	r2, #0
 80105b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80105b8:	f000 f886 	bl	80106c8 <_lseek_r>
 80105bc:	89a3      	ldrh	r3, [r4, #12]
 80105be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80105c2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80105c6:	81a3      	strh	r3, [r4, #12]
 80105c8:	4632      	mov	r2, r6
 80105ca:	463b      	mov	r3, r7
 80105cc:	4628      	mov	r0, r5
 80105ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80105d2:	f000 b835 	b.w	8010640 <_write_r>

080105d6 <__sseek>:
 80105d6:	b510      	push	{r4, lr}
 80105d8:	460c      	mov	r4, r1
 80105da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80105de:	f000 f873 	bl	80106c8 <_lseek_r>
 80105e2:	1c43      	adds	r3, r0, #1
 80105e4:	89a3      	ldrh	r3, [r4, #12]
 80105e6:	bf15      	itete	ne
 80105e8:	6560      	strne	r0, [r4, #84]	; 0x54
 80105ea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80105ee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80105f2:	81a3      	strheq	r3, [r4, #12]
 80105f4:	bf18      	it	ne
 80105f6:	81a3      	strhne	r3, [r4, #12]
 80105f8:	bd10      	pop	{r4, pc}

080105fa <__sclose>:
 80105fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80105fe:	f000 b831 	b.w	8010664 <_close_r>

08010602 <strncmp>:
 8010602:	b510      	push	{r4, lr}
 8010604:	b16a      	cbz	r2, 8010622 <strncmp+0x20>
 8010606:	3901      	subs	r1, #1
 8010608:	1884      	adds	r4, r0, r2
 801060a:	f810 3b01 	ldrb.w	r3, [r0], #1
 801060e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8010612:	4293      	cmp	r3, r2
 8010614:	d103      	bne.n	801061e <strncmp+0x1c>
 8010616:	42a0      	cmp	r0, r4
 8010618:	d001      	beq.n	801061e <strncmp+0x1c>
 801061a:	2b00      	cmp	r3, #0
 801061c:	d1f5      	bne.n	801060a <strncmp+0x8>
 801061e:	1a98      	subs	r0, r3, r2
 8010620:	bd10      	pop	{r4, pc}
 8010622:	4610      	mov	r0, r2
 8010624:	e7fc      	b.n	8010620 <strncmp+0x1e>

08010626 <__ascii_wctomb>:
 8010626:	b149      	cbz	r1, 801063c <__ascii_wctomb+0x16>
 8010628:	2aff      	cmp	r2, #255	; 0xff
 801062a:	bf85      	ittet	hi
 801062c:	238a      	movhi	r3, #138	; 0x8a
 801062e:	6003      	strhi	r3, [r0, #0]
 8010630:	700a      	strbls	r2, [r1, #0]
 8010632:	f04f 30ff 	movhi.w	r0, #4294967295
 8010636:	bf98      	it	ls
 8010638:	2001      	movls	r0, #1
 801063a:	4770      	bx	lr
 801063c:	4608      	mov	r0, r1
 801063e:	4770      	bx	lr

08010640 <_write_r>:
 8010640:	b538      	push	{r3, r4, r5, lr}
 8010642:	4c07      	ldr	r4, [pc, #28]	; (8010660 <_write_r+0x20>)
 8010644:	4605      	mov	r5, r0
 8010646:	4608      	mov	r0, r1
 8010648:	4611      	mov	r1, r2
 801064a:	2200      	movs	r2, #0
 801064c:	6022      	str	r2, [r4, #0]
 801064e:	461a      	mov	r2, r3
 8010650:	f7f5 ff91 	bl	8006576 <_write>
 8010654:	1c43      	adds	r3, r0, #1
 8010656:	d102      	bne.n	801065e <_write_r+0x1e>
 8010658:	6823      	ldr	r3, [r4, #0]
 801065a:	b103      	cbz	r3, 801065e <_write_r+0x1e>
 801065c:	602b      	str	r3, [r5, #0]
 801065e:	bd38      	pop	{r3, r4, r5, pc}
 8010660:	20016488 	.word	0x20016488

08010664 <_close_r>:
 8010664:	b538      	push	{r3, r4, r5, lr}
 8010666:	4c06      	ldr	r4, [pc, #24]	; (8010680 <_close_r+0x1c>)
 8010668:	2300      	movs	r3, #0
 801066a:	4605      	mov	r5, r0
 801066c:	4608      	mov	r0, r1
 801066e:	6023      	str	r3, [r4, #0]
 8010670:	f7f5 ff9d 	bl	80065ae <_close>
 8010674:	1c43      	adds	r3, r0, #1
 8010676:	d102      	bne.n	801067e <_close_r+0x1a>
 8010678:	6823      	ldr	r3, [r4, #0]
 801067a:	b103      	cbz	r3, 801067e <_close_r+0x1a>
 801067c:	602b      	str	r3, [r5, #0]
 801067e:	bd38      	pop	{r3, r4, r5, pc}
 8010680:	20016488 	.word	0x20016488

08010684 <_fstat_r>:
 8010684:	b538      	push	{r3, r4, r5, lr}
 8010686:	4c07      	ldr	r4, [pc, #28]	; (80106a4 <_fstat_r+0x20>)
 8010688:	2300      	movs	r3, #0
 801068a:	4605      	mov	r5, r0
 801068c:	4608      	mov	r0, r1
 801068e:	4611      	mov	r1, r2
 8010690:	6023      	str	r3, [r4, #0]
 8010692:	f7f5 ff98 	bl	80065c6 <_fstat>
 8010696:	1c43      	adds	r3, r0, #1
 8010698:	d102      	bne.n	80106a0 <_fstat_r+0x1c>
 801069a:	6823      	ldr	r3, [r4, #0]
 801069c:	b103      	cbz	r3, 80106a0 <_fstat_r+0x1c>
 801069e:	602b      	str	r3, [r5, #0]
 80106a0:	bd38      	pop	{r3, r4, r5, pc}
 80106a2:	bf00      	nop
 80106a4:	20016488 	.word	0x20016488

080106a8 <_isatty_r>:
 80106a8:	b538      	push	{r3, r4, r5, lr}
 80106aa:	4c06      	ldr	r4, [pc, #24]	; (80106c4 <_isatty_r+0x1c>)
 80106ac:	2300      	movs	r3, #0
 80106ae:	4605      	mov	r5, r0
 80106b0:	4608      	mov	r0, r1
 80106b2:	6023      	str	r3, [r4, #0]
 80106b4:	f7f5 ff97 	bl	80065e6 <_isatty>
 80106b8:	1c43      	adds	r3, r0, #1
 80106ba:	d102      	bne.n	80106c2 <_isatty_r+0x1a>
 80106bc:	6823      	ldr	r3, [r4, #0]
 80106be:	b103      	cbz	r3, 80106c2 <_isatty_r+0x1a>
 80106c0:	602b      	str	r3, [r5, #0]
 80106c2:	bd38      	pop	{r3, r4, r5, pc}
 80106c4:	20016488 	.word	0x20016488

080106c8 <_lseek_r>:
 80106c8:	b538      	push	{r3, r4, r5, lr}
 80106ca:	4c07      	ldr	r4, [pc, #28]	; (80106e8 <_lseek_r+0x20>)
 80106cc:	4605      	mov	r5, r0
 80106ce:	4608      	mov	r0, r1
 80106d0:	4611      	mov	r1, r2
 80106d2:	2200      	movs	r2, #0
 80106d4:	6022      	str	r2, [r4, #0]
 80106d6:	461a      	mov	r2, r3
 80106d8:	f7f5 ff90 	bl	80065fc <_lseek>
 80106dc:	1c43      	adds	r3, r0, #1
 80106de:	d102      	bne.n	80106e6 <_lseek_r+0x1e>
 80106e0:	6823      	ldr	r3, [r4, #0]
 80106e2:	b103      	cbz	r3, 80106e6 <_lseek_r+0x1e>
 80106e4:	602b      	str	r3, [r5, #0]
 80106e6:	bd38      	pop	{r3, r4, r5, pc}
 80106e8:	20016488 	.word	0x20016488

080106ec <memmove>:
 80106ec:	4288      	cmp	r0, r1
 80106ee:	b510      	push	{r4, lr}
 80106f0:	eb01 0302 	add.w	r3, r1, r2
 80106f4:	d807      	bhi.n	8010706 <memmove+0x1a>
 80106f6:	1e42      	subs	r2, r0, #1
 80106f8:	4299      	cmp	r1, r3
 80106fa:	d00a      	beq.n	8010712 <memmove+0x26>
 80106fc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010700:	f802 4f01 	strb.w	r4, [r2, #1]!
 8010704:	e7f8      	b.n	80106f8 <memmove+0xc>
 8010706:	4283      	cmp	r3, r0
 8010708:	d9f5      	bls.n	80106f6 <memmove+0xa>
 801070a:	1881      	adds	r1, r0, r2
 801070c:	1ad2      	subs	r2, r2, r3
 801070e:	42d3      	cmn	r3, r2
 8010710:	d100      	bne.n	8010714 <memmove+0x28>
 8010712:	bd10      	pop	{r4, pc}
 8010714:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010718:	f801 4d01 	strb.w	r4, [r1, #-1]!
 801071c:	e7f7      	b.n	801070e <memmove+0x22>

0801071e <__malloc_lock>:
 801071e:	4770      	bx	lr

08010720 <__malloc_unlock>:
 8010720:	4770      	bx	lr

08010722 <_realloc_r>:
 8010722:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010724:	4607      	mov	r7, r0
 8010726:	4614      	mov	r4, r2
 8010728:	460e      	mov	r6, r1
 801072a:	b921      	cbnz	r1, 8010736 <_realloc_r+0x14>
 801072c:	4611      	mov	r1, r2
 801072e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8010732:	f7ff bc27 	b.w	800ff84 <_malloc_r>
 8010736:	b922      	cbnz	r2, 8010742 <_realloc_r+0x20>
 8010738:	f7ff fbd6 	bl	800fee8 <_free_r>
 801073c:	4625      	mov	r5, r4
 801073e:	4628      	mov	r0, r5
 8010740:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010742:	f000 f827 	bl	8010794 <_malloc_usable_size_r>
 8010746:	42a0      	cmp	r0, r4
 8010748:	d20f      	bcs.n	801076a <_realloc_r+0x48>
 801074a:	4621      	mov	r1, r4
 801074c:	4638      	mov	r0, r7
 801074e:	f7ff fc19 	bl	800ff84 <_malloc_r>
 8010752:	4605      	mov	r5, r0
 8010754:	2800      	cmp	r0, #0
 8010756:	d0f2      	beq.n	801073e <_realloc_r+0x1c>
 8010758:	4631      	mov	r1, r6
 801075a:	4622      	mov	r2, r4
 801075c:	f7fb fddc 	bl	800c318 <memcpy>
 8010760:	4631      	mov	r1, r6
 8010762:	4638      	mov	r0, r7
 8010764:	f7ff fbc0 	bl	800fee8 <_free_r>
 8010768:	e7e9      	b.n	801073e <_realloc_r+0x1c>
 801076a:	4635      	mov	r5, r6
 801076c:	e7e7      	b.n	801073e <_realloc_r+0x1c>
	...

08010770 <_read_r>:
 8010770:	b538      	push	{r3, r4, r5, lr}
 8010772:	4c07      	ldr	r4, [pc, #28]	; (8010790 <_read_r+0x20>)
 8010774:	4605      	mov	r5, r0
 8010776:	4608      	mov	r0, r1
 8010778:	4611      	mov	r1, r2
 801077a:	2200      	movs	r2, #0
 801077c:	6022      	str	r2, [r4, #0]
 801077e:	461a      	mov	r2, r3
 8010780:	f7f5 fedc 	bl	800653c <_read>
 8010784:	1c43      	adds	r3, r0, #1
 8010786:	d102      	bne.n	801078e <_read_r+0x1e>
 8010788:	6823      	ldr	r3, [r4, #0]
 801078a:	b103      	cbz	r3, 801078e <_read_r+0x1e>
 801078c:	602b      	str	r3, [r5, #0]
 801078e:	bd38      	pop	{r3, r4, r5, pc}
 8010790:	20016488 	.word	0x20016488

08010794 <_malloc_usable_size_r>:
 8010794:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010798:	1f18      	subs	r0, r3, #4
 801079a:	2b00      	cmp	r3, #0
 801079c:	bfbc      	itt	lt
 801079e:	580b      	ldrlt	r3, [r1, r0]
 80107a0:	18c0      	addlt	r0, r0, r3
 80107a2:	4770      	bx	lr

080107a4 <_init>:
 80107a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80107a6:	bf00      	nop
 80107a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80107aa:	bc08      	pop	{r3}
 80107ac:	469e      	mov	lr, r3
 80107ae:	4770      	bx	lr

080107b0 <_fini>:
 80107b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80107b2:	bf00      	nop
 80107b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80107b6:	bc08      	pop	{r3}
 80107b8:	469e      	mov	lr, r3
 80107ba:	4770      	bx	lr
