
LIC_CV_01.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001386  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .bss          000001a0  00800060  00800060  000013fa  2**0
                  ALLOC
  2 .comment      00000030  00000000  00000000  000013fa  2**0
                  CONTENTS, READONLY
  3 .debug_aranges 00000230  00000000  00000000  0000142a  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_info   000027cf  00000000  00000000  0000165a  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_abbrev 00000a04  00000000  00000000  00003e29  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_line   00000d63  00000000  00000000  0000482d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_frame  000006a4  00000000  00000000  00005590  2**2
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_str    0000097a  00000000  00000000  00005c34  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00001b5a  00000000  00000000  000065ae  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000001d0  00000000  00000000  00008108  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 35 00 	jmp	0x6a	; 0x6a <__ctors_end>
       4:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
       8:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
       c:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
      10:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
      14:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
      18:	0c 94 e9 08 	jmp	0x11d2	; 0x11d2 <__vector_6>
      1c:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
      20:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
      24:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
      28:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
      2c:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
      30:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
      34:	0c 94 1d 07 	jmp	0xe3a	; 0xe3a <__vector_13>
      38:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
      3c:	0c 94 4b 07 	jmp	0xe96	; 0xe96 <__vector_15>
      40:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
      44:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
      48:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
      4c:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
      50:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
      54:	8e 08       	sbc	r8, r14
      56:	91 08       	sbc	r9, r1
      58:	94 08       	sbc	r9, r4
      5a:	97 08       	sbc	r9, r7
      5c:	9a 08       	sbc	r9, r10
      5e:	9d 08       	sbc	r9, r13
      60:	a0 08       	sbc	r10, r0
      62:	a3 08       	sbc	r10, r3
      64:	a6 08       	sbc	r10, r6
      66:	a9 08       	sbc	r10, r9
      68:	ac 08       	sbc	r10, r12

0000006a <__ctors_end>:
      6a:	11 24       	eor	r1, r1
      6c:	1f be       	out	0x3f, r1	; 63
      6e:	cf e5       	ldi	r28, 0x5F	; 95
      70:	d8 e0       	ldi	r29, 0x08	; 8
      72:	de bf       	out	0x3e, r29	; 62
      74:	cd bf       	out	0x3d, r28	; 61

00000076 <__do_copy_data>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a0 e6       	ldi	r26, 0x60	; 96
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	e6 e8       	ldi	r30, 0x86	; 134
      7e:	f3 e1       	ldi	r31, 0x13	; 19
      80:	02 c0       	rjmp	.+4      	; 0x86 <__do_copy_data+0x10>
      82:	05 90       	lpm	r0, Z+
      84:	0d 92       	st	X+, r0
      86:	a0 36       	cpi	r26, 0x60	; 96
      88:	b1 07       	cpc	r27, r17
      8a:	d9 f7       	brne	.-10     	; 0x82 <__do_copy_data+0xc>

0000008c <__do_clear_bss>:
      8c:	22 e0       	ldi	r18, 0x02	; 2
      8e:	a0 e6       	ldi	r26, 0x60	; 96
      90:	b0 e0       	ldi	r27, 0x00	; 0
      92:	01 c0       	rjmp	.+2      	; 0x96 <.do_clear_bss_start>

00000094 <.do_clear_bss_loop>:
      94:	1d 92       	st	X+, r1

00000096 <.do_clear_bss_start>:
      96:	a0 30       	cpi	r26, 0x00	; 0
      98:	b2 07       	cpc	r27, r18
      9a:	e1 f7       	brne	.-8      	; 0x94 <.do_clear_bss_loop>
      9c:	0e 94 60 09 	call	0x12c0	; 0x12c0 <main>
      a0:	0c 94 c1 09 	jmp	0x1382	; 0x1382 <_exit>

000000a4 <__bad_interrupt>:
      a4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a8 <mfrc522_write>:
        status = mfrc522_to_card(PCD_TRANSCEIVE, buff, 18, buff, &recvBits);   
        
        //cek
        //printf("w2 = %d\t%d\t%.2X\n", status, recvBits, buff[0]);
        
		if ((status != CARD_FOUND) || (recvBits != 4) || ((buff[0] & 0x0F) != 0x0A))
      a8:	cf 93       	push	r28
      aa:	c6 2f       	mov	r28, r22
      ac:	c4 98       	cbi	0x18, 4	; 24
      ae:	88 0f       	add	r24, r24
      b0:	8e 77       	andi	r24, 0x7E	; 126
      b2:	0e 94 e6 02 	call	0x5cc	; 0x5cc <spi_transmit>
      b6:	8c 2f       	mov	r24, r28
      b8:	0e 94 e6 02 	call	0x5cc	; 0x5cc <spi_transmit>
      bc:	c4 9a       	sbi	0x18, 4	; 24
      be:	cf 91       	pop	r28
      c0:	08 95       	ret

000000c2 <mfrc522_read>:
      c2:	c4 98       	cbi	0x18, 4	; 24
      c4:	88 0f       	add	r24, r24
      c6:	8e 77       	andi	r24, 0x7E	; 126
      c8:	80 68       	ori	r24, 0x80	; 128
      ca:	0e 94 e6 02 	call	0x5cc	; 0x5cc <spi_transmit>
      ce:	80 e0       	ldi	r24, 0x00	; 0
        {   
			status = ERROR;   
      d0:	0e 94 e6 02 	call	0x5cc	; 0x5cc <spi_transmit>
      d4:	c4 9a       	sbi	0x18, 4	; 24
      d6:	08 95       	ret

000000d8 <mfrc522_reset>:
      d8:	6f e0       	ldi	r22, 0x0F	; 15
		}
    }
    
    return status;
}
      da:	81 e0       	ldi	r24, 0x01	; 1
      dc:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
      e0:	08 95       	ret

000000e2 <mfrc522_init>:
      e2:	0e 94 6c 00 	call	0xd8	; 0xd8 <mfrc522_reset>
      e6:	6d e8       	ldi	r22, 0x8D	; 141
      e8:	8a e2       	ldi	r24, 0x2A	; 42
      ea:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
      ee:	6e e3       	ldi	r22, 0x3E	; 62
      f0:	8b e2       	ldi	r24, 0x2B	; 43
      f2:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
	
	mfrc522_reset();
	
	mfrc522_write(TModeReg, 0x8D);
    mfrc522_write(TPrescalerReg, 0x3E);
    mfrc522_write(TReloadReg_1, 30);   
      f6:	6e e1       	ldi	r22, 0x1E	; 30
      f8:	8c e2       	ldi	r24, 0x2C	; 44
      fa:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
    mfrc522_write(TReloadReg_2, 0);	
      fe:	60 e0       	ldi	r22, 0x00	; 0
     100:	8d e2       	ldi	r24, 0x2D	; 45
     102:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
	mfrc522_write(TxASKReg, 0x40);	
     106:	60 e4       	ldi	r22, 0x40	; 64
     108:	85 e1       	ldi	r24, 0x15	; 21
     10a:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
	mfrc522_write(ModeReg, 0x3D);
     10e:	6d e3       	ldi	r22, 0x3D	; 61
     110:	81 e1       	ldi	r24, 0x11	; 17
     112:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
	
    // antenna on
	byte = mfrc522_read(TxControlReg);
     116:	84 e1       	ldi	r24, 0x14	; 20
     118:	0e 94 61 00 	call	0xc2	; 0xc2 <mfrc522_read>
	if(!(byte&0x03))
     11c:	98 2f       	mov	r25, r24
     11e:	93 70       	andi	r25, 0x03	; 3
     120:	29 f4       	brne	.+10     	; 0x12c <mfrc522_init+0x4a>
	{
		mfrc522_write(TxControlReg,byte|0x03);
     122:	68 2f       	mov	r22, r24
     124:	63 60       	ori	r22, 0x03	; 3
     126:	84 e1       	ldi	r24, 0x14	; 20
     128:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
     12c:	08 95       	ret

0000012e <mfrc522_to_card>:

/*
send command to rc522 to card
*/
uint8_t mfrc522_to_card(uint8_t cmd, uint8_t *send_data, uint8_t send_data_len, uint8_t *back_data, uint32_t *back_data_len)
{
     12e:	3f 92       	push	r3
     130:	4f 92       	push	r4
     132:	5f 92       	push	r5
     134:	6f 92       	push	r6
     136:	7f 92       	push	r7
     138:	8f 92       	push	r8
     13a:	9f 92       	push	r9
     13c:	af 92       	push	r10
     13e:	bf 92       	push	r11
     140:	cf 92       	push	r12
     142:	df 92       	push	r13
     144:	ef 92       	push	r14
     146:	ff 92       	push	r15
     148:	0f 93       	push	r16
     14a:	1f 93       	push	r17
     14c:	cf 93       	push	r28
     14e:	df 93       	push	r29
     150:	48 2e       	mov	r4, r24
     152:	e6 2e       	mov	r14, r22
     154:	f7 2e       	mov	r15, r23
     156:	84 2e       	mov	r8, r20
     158:	72 2e       	mov	r7, r18
     15a:	63 2e       	mov	r6, r19
    uint8_t lastBits;
    uint8_t n;
    uint8_t	tmp;
    uint32_t i;

    switch (cmd)
     15c:	8c e0       	ldi	r24, 0x0C	; 12
     15e:	48 16       	cp	r4, r24
     160:	31 f0       	breq	.+12     	; 0x16e <mfrc522_to_card+0x40>
     162:	ee e0       	ldi	r30, 0x0E	; 14
     164:	4e 16       	cp	r4, r30
     166:	61 f0       	breq	.+24     	; 0x180 <mfrc522_to_card+0x52>
*/
uint8_t mfrc522_to_card(uint8_t cmd, uint8_t *send_data, uint8_t send_data_len, uint8_t *back_data, uint32_t *back_data_len)
{
	uint8_t status = ERROR;
    uint8_t irqEn = 0x00;
    uint8_t waitIRq = 0x00;
     168:	51 2c       	mov	r5, r1
send command to rc522 to card
*/
uint8_t mfrc522_to_card(uint8_t cmd, uint8_t *send_data, uint8_t send_data_len, uint8_t *back_data, uint32_t *back_data_len)
{
	uint8_t status = ERROR;
    uint8_t irqEn = 0x00;
     16a:	31 2c       	mov	r3, r1
     16c:	10 c0       	rjmp	.+32     	; 0x18e <mfrc522_to_card+0x60>
			break;
		}
		case Transceive_CMD:	//Transmit FIFO data
		{
			irqEn = 0x77;
			waitIRq = 0x30;
     16e:	0f 2e       	mov	r0, r31
     170:	f0 e3       	ldi	r31, 0x30	; 48
     172:	5f 2e       	mov	r5, r31
     174:	f0 2d       	mov	r31, r0
			waitIRq = 0x10;
			break;
		}
		case Transceive_CMD:	//Transmit FIFO data
		{
			irqEn = 0x77;
     176:	0f 2e       	mov	r0, r31
     178:	f7 e7       	ldi	r31, 0x77	; 119
     17a:	3f 2e       	mov	r3, r31
     17c:	f0 2d       	mov	r31, r0
			waitIRq = 0x30;
			break;
     17e:	07 c0       	rjmp	.+14     	; 0x18e <mfrc522_to_card+0x60>
    switch (cmd)
    {
        case MFAuthent_CMD:		//Certification cards close
		{
			irqEn = 0x12;
			waitIRq = 0x10;
     180:	68 94       	set
     182:	55 24       	eor	r5, r5
     184:	54 f8       	bld	r5, 4

    switch (cmd)
    {
        case MFAuthent_CMD:		//Certification cards close
		{
			irqEn = 0x12;
     186:	0f 2e       	mov	r0, r31
     188:	f2 e1       	ldi	r31, 0x12	; 18
     18a:	3f 2e       	mov	r3, r31
     18c:	f0 2d       	mov	r31, r0
		default:
			break;
    }
   
    //mfrc522_write(ComIEnReg, irqEn|0x80);	//Interrupt request
    n=mfrc522_read(ComIrqReg);
     18e:	84 e0       	ldi	r24, 0x04	; 4
     190:	0e 94 61 00 	call	0xc2	; 0xc2 <mfrc522_read>
    mfrc522_write(ComIrqReg,n&(~0x80));//clear all interrupt bits
     194:	68 2f       	mov	r22, r24
     196:	6f 77       	andi	r22, 0x7F	; 127
     198:	84 e0       	ldi	r24, 0x04	; 4
     19a:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
    n=mfrc522_read(FIFOLevelReg);
     19e:	8a e0       	ldi	r24, 0x0A	; 10
     1a0:	0e 94 61 00 	call	0xc2	; 0xc2 <mfrc522_read>
    mfrc522_write(FIFOLevelReg,n|0x80);//flush FIFO data
     1a4:	68 2f       	mov	r22, r24
     1a6:	60 68       	ori	r22, 0x80	; 128
     1a8:	8a e0       	ldi	r24, 0x0A	; 10
     1aa:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
    
	mfrc522_write(CommandReg, Idle_CMD);	//NO action; Cancel the current cmd???
     1ae:	60 e0       	ldi	r22, 0x00	; 0
     1b0:	81 e0       	ldi	r24, 0x01	; 1
     1b2:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>

	//Writing data to the FIFO
    for (i=0; i<send_data_len; i++)
     1b6:	91 2c       	mov	r9, r1
     1b8:	a1 2c       	mov	r10, r1
     1ba:	b1 2c       	mov	r11, r1
     1bc:	81 14       	cp	r8, r1
     1be:	91 04       	cpc	r9, r1
     1c0:	a1 04       	cpc	r10, r1
     1c2:	b1 04       	cpc	r11, r1
     1c4:	99 f0       	breq	.+38     	; 0x1ec <mfrc522_to_card+0xbe>
     1c6:	ce 2d       	mov	r28, r14
     1c8:	df 2d       	mov	r29, r15
     1ca:	c1 2c       	mov	r12, r1
     1cc:	d1 2c       	mov	r13, r1
     1ce:	76 01       	movw	r14, r12
    {   
		mfrc522_write(FIFODataReg, send_data[i]);    
     1d0:	69 91       	ld	r22, Y+
     1d2:	89 e0       	ldi	r24, 0x09	; 9
     1d4:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
    mfrc522_write(FIFOLevelReg,n|0x80);//flush FIFO data
    
	mfrc522_write(CommandReg, Idle_CMD);	//NO action; Cancel the current cmd???

	//Writing data to the FIFO
    for (i=0; i<send_data_len; i++)
     1d8:	ff ef       	ldi	r31, 0xFF	; 255
     1da:	cf 1a       	sub	r12, r31
     1dc:	df 0a       	sbc	r13, r31
     1de:	ef 0a       	sbc	r14, r31
     1e0:	ff 0a       	sbc	r15, r31
     1e2:	c8 14       	cp	r12, r8
     1e4:	d9 04       	cpc	r13, r9
     1e6:	ea 04       	cpc	r14, r10
     1e8:	fb 04       	cpc	r15, r11
     1ea:	90 f3       	brcs	.-28     	; 0x1d0 <mfrc522_to_card+0xa2>
    {   
		mfrc522_write(FIFODataReg, send_data[i]);    
	}

	//Execute the cmd
	mfrc522_write(CommandReg, cmd);
     1ec:	64 2d       	mov	r22, r4
     1ee:	81 e0       	ldi	r24, 0x01	; 1
     1f0:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
    if (cmd == Transceive_CMD)
     1f4:	8c e0       	ldi	r24, 0x0C	; 12
     1f6:	48 12       	cpse	r4, r24
     1f8:	08 c0       	rjmp	.+16     	; 0x20a <mfrc522_to_card+0xdc>
    {    
		n=mfrc522_read(BitFramingReg);
     1fa:	8d e0       	ldi	r24, 0x0D	; 13
     1fc:	0e 94 61 00 	call	0xc2	; 0xc2 <mfrc522_read>
		mfrc522_write(BitFramingReg,n|0x80);  
     200:	68 2f       	mov	r22, r24
     202:	60 68       	ori	r22, 0x80	; 128
     204:	8d e0       	ldi	r24, 0x0D	; 13
     206:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
	i = 2000;	//i according to the clock frequency adjustment, the operator M1 card maximum waiting time 25ms???
    do 
    {
		//CommIrqReg[7..0]
		//Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
        n = mfrc522_read(ComIrqReg);
     20a:	84 e0       	ldi	r24, 0x04	; 4
     20c:	0e 94 61 00 	call	0xc2	; 0xc2 <mfrc522_read>
     210:	f8 2e       	mov	r15, r24
     212:	c0 e0       	ldi	r28, 0x00	; 0
     214:	d0 e0       	ldi	r29, 0x00	; 0
     216:	e5 2d       	mov	r30, r5
     218:	e1 60       	ori	r30, 0x01	; 1
     21a:	5e 2e       	mov	r5, r30
     21c:	0a c0       	rjmp	.+20     	; 0x232 <mfrc522_to_card+0x104>
     21e:	84 e0       	ldi	r24, 0x04	; 4
     220:	0e 94 61 00 	call	0xc2	; 0xc2 <mfrc522_read>
     224:	f8 2e       	mov	r15, r24
     226:	21 96       	adiw	r28, 0x01	; 1
        i--;
    }
    while ((i!=0) && !(n&0x01) && !(n&waitIRq));
     228:	cf 3c       	cpi	r28, 0xCF	; 207
     22a:	f7 e0       	ldi	r31, 0x07	; 7
     22c:	df 07       	cpc	r29, r31
     22e:	09 f4       	brne	.+2      	; 0x232 <mfrc522_to_card+0x104>
     230:	75 c0       	rjmp	.+234    	; 0x31c <mfrc522_to_card+0x1ee>
     232:	8f 2d       	mov	r24, r15
     234:	85 21       	and	r24, r5
     236:	99 f3       	breq	.-26     	; 0x21e <mfrc522_to_card+0xf0>
     238:	7b c0       	rjmp	.+246    	; 0x330 <mfrc522_to_card+0x202>
    if (i != 0)
    {    
        if(!(mfrc522_read(ErrorReg) & 0x1B))	//BufferOvfl Collerr CRCErr ProtecolErr
        {
            status = CARD_FOUND;
            if (n & irqEn & 0x01)
     23a:	83 2d       	mov	r24, r3
     23c:	81 70       	andi	r24, 0x01	; 1
     23e:	f8 22       	and	r15, r24
     240:	11 f4       	brne	.+4      	; 0x246 <mfrc522_to_card+0x118>
	
    if (i != 0)
    {    
        if(!(mfrc522_read(ErrorReg) & 0x1B))	//BufferOvfl Collerr CRCErr ProtecolErr
        {
            status = CARD_FOUND;
     242:	c1 e0       	ldi	r28, 0x01	; 1
     244:	01 c0       	rjmp	.+2      	; 0x248 <mfrc522_to_card+0x11a>
            if (n & irqEn & 0x01)
            {   
				status = CARD_NOT_FOUND;			//??   
     246:	c2 e0       	ldi	r28, 0x02	; 2
			}

            if (cmd == Transceive_CMD)
     248:	8c e0       	ldi	r24, 0x0C	; 12
     24a:	48 12       	cpse	r4, r24
     24c:	80 c0       	rjmp	.+256    	; 0x34e <mfrc522_to_card+0x220>
            {
               	n = mfrc522_read(FIFOLevelReg);
     24e:	8a e0       	ldi	r24, 0x0A	; 10
     250:	0e 94 61 00 	call	0xc2	; 0xc2 <mfrc522_read>
     254:	88 2e       	mov	r8, r24
              	lastBits = mfrc522_read(ControlReg) & 0x07;
     256:	8c e0       	ldi	r24, 0x0C	; 12
     258:	0e 94 61 00 	call	0xc2	; 0xc2 <mfrc522_read>
     25c:	28 2f       	mov	r18, r24
     25e:	27 70       	andi	r18, 0x07	; 7
                if (lastBits)
     260:	e9 f0       	breq	.+58     	; 0x29c <mfrc522_to_card+0x16e>
                {   
					*back_data_len = (uint32_t)(n-1)*8 + (uint32_t)lastBits;   
     262:	88 2d       	mov	r24, r8
     264:	90 e0       	ldi	r25, 0x00	; 0
     266:	01 97       	sbiw	r24, 0x01	; 1
     268:	aa 27       	eor	r26, r26
     26a:	97 fd       	sbrc	r25, 7
     26c:	a0 95       	com	r26
     26e:	ba 2f       	mov	r27, r26
     270:	88 0f       	add	r24, r24
     272:	99 1f       	adc	r25, r25
     274:	aa 1f       	adc	r26, r26
     276:	bb 1f       	adc	r27, r27
     278:	88 0f       	add	r24, r24
     27a:	99 1f       	adc	r25, r25
     27c:	aa 1f       	adc	r26, r26
     27e:	bb 1f       	adc	r27, r27
     280:	88 0f       	add	r24, r24
     282:	99 1f       	adc	r25, r25
     284:	aa 1f       	adc	r26, r26
     286:	bb 1f       	adc	r27, r27
     288:	82 0f       	add	r24, r18
     28a:	91 1d       	adc	r25, r1
     28c:	a1 1d       	adc	r26, r1
     28e:	b1 1d       	adc	r27, r1
     290:	f8 01       	movw	r30, r16
     292:	80 83       	st	Z, r24
     294:	91 83       	std	Z+1, r25	; 0x01
     296:	a2 83       	std	Z+2, r26	; 0x02
     298:	b3 83       	std	Z+3, r27	; 0x03
     29a:	15 c0       	rjmp	.+42     	; 0x2c6 <mfrc522_to_card+0x198>
				}
                else
                {   
					*back_data_len = (uint32_t)n*8;   
     29c:	48 2d       	mov	r20, r8
     29e:	50 e0       	ldi	r21, 0x00	; 0
     2a0:	60 e0       	ldi	r22, 0x00	; 0
     2a2:	70 e0       	ldi	r23, 0x00	; 0
     2a4:	44 0f       	add	r20, r20
     2a6:	55 1f       	adc	r21, r21
     2a8:	66 1f       	adc	r22, r22
     2aa:	77 1f       	adc	r23, r23
     2ac:	44 0f       	add	r20, r20
     2ae:	55 1f       	adc	r21, r21
     2b0:	66 1f       	adc	r22, r22
     2b2:	77 1f       	adc	r23, r23
     2b4:	44 0f       	add	r20, r20
     2b6:	55 1f       	adc	r21, r21
     2b8:	66 1f       	adc	r22, r22
     2ba:	77 1f       	adc	r23, r23
     2bc:	f8 01       	movw	r30, r16
     2be:	40 83       	st	Z, r20
     2c0:	51 83       	std	Z+1, r21	; 0x01
     2c2:	62 83       	std	Z+2, r22	; 0x02
     2c4:	73 83       	std	Z+3, r23	; 0x03
				}

                if (n == 0)
     2c6:	81 10       	cpse	r8, r1
     2c8:	0a c0       	rjmp	.+20     	; 0x2de <mfrc522_to_card+0x1b0>
                {   
					n = MAX_LEN;   
				}
				
				//Reading the received data in FIFO
                for (i=0; i<n; i++)
     2ca:	81 2c       	mov	r8, r1
     2cc:	91 2c       	mov	r9, r1
     2ce:	54 01       	movw	r10, r8
     2d0:	83 94       	inc	r8
     2d2:	07 2d       	mov	r16, r7
     2d4:	16 2d       	mov	r17, r6
     2d6:	c1 2c       	mov	r12, r1
     2d8:	d1 2c       	mov	r13, r1
     2da:	76 01       	movw	r14, r12
     2dc:	0e c0       	rjmp	.+28     	; 0x2fa <mfrc522_to_card+0x1cc>
     2de:	88 2d       	mov	r24, r8
     2e0:	81 31       	cpi	r24, 0x11	; 17
     2e2:	08 f0       	brcs	.+2      	; 0x2e6 <mfrc522_to_card+0x1b8>
     2e4:	80 e1       	ldi	r24, 0x10	; 16
     2e6:	88 2e       	mov	r8, r24
     2e8:	91 2c       	mov	r9, r1
     2ea:	a1 2c       	mov	r10, r1
     2ec:	b1 2c       	mov	r11, r1
     2ee:	81 14       	cp	r8, r1
     2f0:	91 04       	cpc	r9, r1
     2f2:	a1 04       	cpc	r10, r1
     2f4:	b1 04       	cpc	r11, r1
     2f6:	69 f7       	brne	.-38     	; 0x2d2 <mfrc522_to_card+0x1a4>
     2f8:	2a c0       	rjmp	.+84     	; 0x34e <mfrc522_to_card+0x220>
                {   
					back_data[i] = mfrc522_read(FIFODataReg);    
     2fa:	89 e0       	ldi	r24, 0x09	; 9
     2fc:	0e 94 61 00 	call	0xc2	; 0xc2 <mfrc522_read>
     300:	f8 01       	movw	r30, r16
     302:	81 93       	st	Z+, r24
     304:	8f 01       	movw	r16, r30
                {   
					n = MAX_LEN;   
				}
				
				//Reading the received data in FIFO
                for (i=0; i<n; i++)
     306:	ff ef       	ldi	r31, 0xFF	; 255
     308:	cf 1a       	sub	r12, r31
     30a:	df 0a       	sbc	r13, r31
     30c:	ef 0a       	sbc	r14, r31
     30e:	ff 0a       	sbc	r15, r31
     310:	c8 14       	cp	r12, r8
     312:	d9 04       	cpc	r13, r9
     314:	ea 04       	cpc	r14, r10
     316:	fb 04       	cpc	r15, r11
     318:	80 f3       	brcs	.-32     	; 0x2fa <mfrc522_to_card+0x1cc>
     31a:	19 c0       	rjmp	.+50     	; 0x34e <mfrc522_to_card+0x220>
        n = mfrc522_read(ComIrqReg);
        i--;
    }
    while ((i!=0) && !(n&0x01) && !(n&waitIRq));

	tmp=mfrc522_read(BitFramingReg);
     31c:	8d e0       	ldi	r24, 0x0D	; 13
     31e:	0e 94 61 00 	call	0xc2	; 0xc2 <mfrc522_read>
	mfrc522_write(BitFramingReg,tmp&(~0x80));
     322:	68 2f       	mov	r22, r24
     324:	6f 77       	andi	r22, 0x7F	; 127
     326:	8d e0       	ldi	r24, 0x0D	; 13
     328:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
/*
send command to rc522 to card
*/
uint8_t mfrc522_to_card(uint8_t cmd, uint8_t *send_data, uint8_t send_data_len, uint8_t *back_data, uint32_t *back_data_len)
{
	uint8_t status = ERROR;
     32c:	c3 e0       	ldi	r28, 0x03	; 3
     32e:	0f c0       	rjmp	.+30     	; 0x34e <mfrc522_to_card+0x220>
        n = mfrc522_read(ComIrqReg);
        i--;
    }
    while ((i!=0) && !(n&0x01) && !(n&waitIRq));

	tmp=mfrc522_read(BitFramingReg);
     330:	8d e0       	ldi	r24, 0x0D	; 13
     332:	0e 94 61 00 	call	0xc2	; 0xc2 <mfrc522_read>
	mfrc522_write(BitFramingReg,tmp&(~0x80));
     336:	68 2f       	mov	r22, r24
     338:	6f 77       	andi	r22, 0x7F	; 127
     33a:	8d e0       	ldi	r24, 0x0D	; 13
     33c:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
	
    if (i != 0)
    {    
        if(!(mfrc522_read(ErrorReg) & 0x1B))	//BufferOvfl Collerr CRCErr ProtecolErr
     340:	86 e0       	ldi	r24, 0x06	; 6
     342:	0e 94 61 00 	call	0xc2	; 0xc2 <mfrc522_read>
     346:	8b 71       	andi	r24, 0x1B	; 27
     348:	09 f4       	brne	.+2      	; 0x34c <mfrc522_to_card+0x21e>
     34a:	77 cf       	rjmp	.-274    	; 0x23a <mfrc522_to_card+0x10c>
				}
            }
        }
        else
        {   
			status = ERROR;  
     34c:	c3 e0       	ldi	r28, 0x03	; 3
	
    //SetBitMask(ControlReg,0x80);           //timer stops
    //mfrc522_write(cmdReg, PCD_IDLE); 

    return status;
}
     34e:	8c 2f       	mov	r24, r28
     350:	df 91       	pop	r29
     352:	cf 91       	pop	r28
     354:	1f 91       	pop	r17
     356:	0f 91       	pop	r16
     358:	ff 90       	pop	r15
     35a:	ef 90       	pop	r14
     35c:	df 90       	pop	r13
     35e:	cf 90       	pop	r12
     360:	bf 90       	pop	r11
     362:	af 90       	pop	r10
     364:	9f 90       	pop	r9
     366:	8f 90       	pop	r8
     368:	7f 90       	pop	r7
     36a:	6f 90       	pop	r6
     36c:	5f 90       	pop	r5
     36e:	4f 90       	pop	r4
     370:	3f 90       	pop	r3
     372:	08 95       	ret

00000374 <mfrc522_request>:

/*
make command request to rc522
*/
uint8_t	mfrc522_request(uint8_t req_mode, uint8_t * tag_type)
{
     374:	ef 92       	push	r14
     376:	ff 92       	push	r15
     378:	0f 93       	push	r16
     37a:	1f 93       	push	r17
     37c:	cf 93       	push	r28
     37e:	df 93       	push	r29
     380:	00 d0       	rcall	.+0      	; 0x382 <mfrc522_request+0xe>
     382:	00 d0       	rcall	.+0      	; 0x384 <mfrc522_request+0x10>
     384:	cd b7       	in	r28, 0x3d	; 61
     386:	de b7       	in	r29, 0x3e	; 62
     388:	18 2f       	mov	r17, r24
     38a:	7b 01       	movw	r14, r22
	uint8_t  status;  
	uint32_t backBits;//The received data bits

	mfrc522_write(BitFramingReg, 0x07);//TxLastBists = BitFramingReg[2..0]	???
     38c:	67 e0       	ldi	r22, 0x07	; 7
     38e:	8d e0       	ldi	r24, 0x0D	; 13
     390:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
	
	tag_type[0] = req_mode;
     394:	f7 01       	movw	r30, r14
     396:	10 83       	st	Z, r17
	status = mfrc522_to_card(Transceive_CMD, tag_type, 1, tag_type, &backBits);
     398:	8e 01       	movw	r16, r28
     39a:	0f 5f       	subi	r16, 0xFF	; 255
     39c:	1f 4f       	sbci	r17, 0xFF	; 255
     39e:	97 01       	movw	r18, r14
     3a0:	41 e0       	ldi	r20, 0x01	; 1
     3a2:	b7 01       	movw	r22, r14
     3a4:	8c e0       	ldi	r24, 0x0C	; 12
     3a6:	0e 94 97 00 	call	0x12e	; 0x12e <mfrc522_to_card>

	if ((status != CARD_FOUND) || (backBits != 0x10))
     3aa:	81 30       	cpi	r24, 0x01	; 1
     3ac:	51 f4       	brne	.+20     	; 0x3c2 <mfrc522_request+0x4e>
     3ae:	49 81       	ldd	r20, Y+1	; 0x01
     3b0:	5a 81       	ldd	r21, Y+2	; 0x02
     3b2:	6b 81       	ldd	r22, Y+3	; 0x03
     3b4:	7c 81       	ldd	r23, Y+4	; 0x04
     3b6:	40 31       	cpi	r20, 0x10	; 16
     3b8:	51 05       	cpc	r21, r1
     3ba:	61 05       	cpc	r22, r1
     3bc:	71 05       	cpc	r23, r1
     3be:	19 f4       	brne	.+6      	; 0x3c6 <mfrc522_request+0x52>
     3c0:	03 c0       	rjmp	.+6      	; 0x3c8 <mfrc522_request+0x54>
	{    
		status = ERROR;
     3c2:	83 e0       	ldi	r24, 0x03	; 3
     3c4:	01 c0       	rjmp	.+2      	; 0x3c8 <mfrc522_request+0x54>
     3c6:	83 e0       	ldi	r24, 0x03	; 3
	}
   
	return status;
}
     3c8:	0f 90       	pop	r0
     3ca:	0f 90       	pop	r0
     3cc:	0f 90       	pop	r0
     3ce:	0f 90       	pop	r0
     3d0:	df 91       	pop	r29
     3d2:	cf 91       	pop	r28
     3d4:	1f 91       	pop	r17
     3d6:	0f 91       	pop	r16
     3d8:	ff 90       	pop	r15
     3da:	ef 90       	pop	r14
     3dc:	08 95       	ret

000003de <mfrc522_get_card_serial>:

/*
get card serial
*/
uint8_t mfrc522_get_card_serial(uint8_t * serial_out)
{
     3de:	ef 92       	push	r14
     3e0:	ff 92       	push	r15
     3e2:	0f 93       	push	r16
     3e4:	1f 93       	push	r17
     3e6:	cf 93       	push	r28
     3e8:	df 93       	push	r29
     3ea:	00 d0       	rcall	.+0      	; 0x3ec <mfrc522_get_card_serial+0xe>
     3ec:	00 d0       	rcall	.+0      	; 0x3ee <mfrc522_get_card_serial+0x10>
     3ee:	cd b7       	in	r28, 0x3d	; 61
     3f0:	de b7       	in	r29, 0x3e	; 62
     3f2:	7c 01       	movw	r14, r24
	uint8_t status;
    uint8_t i;
	uint8_t serNumCheck=0;
    uint32_t unLen;
    
	mfrc522_write(BitFramingReg, 0x00);		//TxLastBists = BitFramingReg[2..0]
     3f4:	60 e0       	ldi	r22, 0x00	; 0
     3f6:	8d e0       	ldi	r24, 0x0D	; 13
     3f8:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
 
    serial_out[0] = PICC_ANTICOLL;
     3fc:	83 e9       	ldi	r24, 0x93	; 147
     3fe:	f7 01       	movw	r30, r14
     400:	80 83       	st	Z, r24
    serial_out[1] = 0x20;
     402:	80 e2       	ldi	r24, 0x20	; 32
     404:	81 83       	std	Z+1, r24	; 0x01
    status = mfrc522_to_card(Transceive_CMD, serial_out, 2, serial_out, &unLen);
     406:	8e 01       	movw	r16, r28
     408:	0f 5f       	subi	r16, 0xFF	; 255
     40a:	1f 4f       	sbci	r17, 0xFF	; 255
     40c:	97 01       	movw	r18, r14
     40e:	42 e0       	ldi	r20, 0x02	; 2
     410:	b7 01       	movw	r22, r14
     412:	8c e0       	ldi	r24, 0x0C	; 12
     414:	0e 94 97 00 	call	0x12e	; 0x12e <mfrc522_to_card>

    if (status == CARD_FOUND)
     418:	81 30       	cpi	r24, 0x01	; 1
     41a:	61 f4       	brne	.+24     	; 0x434 <mfrc522_get_card_serial+0x56>
     41c:	f7 01       	movw	r30, r14
     41e:	20 e0       	ldi	r18, 0x00	; 0
     420:	90 e0       	ldi	r25, 0x00	; 0
	{
		//Check card serial number
		for (i=0; i<4; i++)
		{   
		 	serNumCheck ^= serial_out[i];
     422:	31 91       	ld	r19, Z+
     424:	23 27       	eor	r18, r19
    status = mfrc522_to_card(Transceive_CMD, serial_out, 2, serial_out, &unLen);

    if (status == CARD_FOUND)
	{
		//Check card serial number
		for (i=0; i<4; i++)
     426:	9f 5f       	subi	r25, 0xFF	; 255
     428:	94 30       	cpi	r25, 0x04	; 4
     42a:	d9 f7       	brne	.-10     	; 0x422 <mfrc522_get_card_serial+0x44>
		{   
		 	serNumCheck ^= serial_out[i];
		}
		if (serNumCheck != serial_out[i])
     42c:	f7 01       	movw	r30, r14
     42e:	94 81       	ldd	r25, Z+4	; 0x04
     430:	29 13       	cpse	r18, r25
		{   
			status = ERROR;    
     432:	83 e0       	ldi	r24, 0x03	; 3
		}
    }
    return status;
}
     434:	0f 90       	pop	r0
     436:	0f 90       	pop	r0
     438:	0f 90       	pop	r0
     43a:	0f 90       	pop	r0
     43c:	df 91       	pop	r29
     43e:	cf 91       	pop	r28
     440:	1f 91       	pop	r17
     442:	0f 91       	pop	r16
     444:	ff 90       	pop	r15
     446:	ef 90       	pop	r14
     448:	08 95       	ret

0000044a <mfrc522_setBitMask>:

/*
set bit mask
*/
void mfrc522_setBitMask(uint8_t reg, uint8_t mask)
{
     44a:	cf 93       	push	r28
     44c:	df 93       	push	r29
     44e:	c8 2f       	mov	r28, r24
     450:	d6 2f       	mov	r29, r22
	uint8_t tmp;
	tmp = mfrc522_read(reg);
     452:	0e 94 61 00 	call	0xc2	; 0xc2 <mfrc522_read>
	mfrc522_write(reg, tmp | mask);  // set bit mask
     456:	68 2f       	mov	r22, r24
     458:	6d 2b       	or	r22, r29
     45a:	8c 2f       	mov	r24, r28
     45c:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
}
     460:	df 91       	pop	r29
     462:	cf 91       	pop	r28
     464:	08 95       	ret

00000466 <mfrc522_clearBitMask>:

/*
clear bit mask
*/
void mfrc522_clearBitMask(uint8_t reg, uint8_t mask)
{
     466:	cf 93       	push	r28
     468:	df 93       	push	r29
     46a:	c8 2f       	mov	r28, r24
     46c:	d6 2f       	mov	r29, r22
	uint8_t tmp;
	tmp = mfrc522_read(reg);
     46e:	0e 94 61 00 	call	0xc2	; 0xc2 <mfrc522_read>
	mfrc522_write(reg, tmp & (~mask));  // clear bit mask
     472:	d0 95       	com	r29
     474:	68 2f       	mov	r22, r24
     476:	6d 23       	and	r22, r29
     478:	8c 2f       	mov	r24, r28
     47a:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
}
     47e:	df 91       	pop	r29
     480:	cf 91       	pop	r28
     482:	08 95       	ret

00000484 <mfrc522_calculateCRC>:

/*
calculate crc using rc522 chip
*/
void mfrc522_calculateCRC(uint8_t *pIndata, uint8_t len, uint8_t *pOutData)
{
     484:	df 92       	push	r13
     486:	ef 92       	push	r14
     488:	ff 92       	push	r15
     48a:	0f 93       	push	r16
     48c:	1f 93       	push	r17
     48e:	cf 93       	push	r28
     490:	df 93       	push	r29
     492:	d8 2e       	mov	r13, r24
     494:	f9 2e       	mov	r15, r25
     496:	e6 2e       	mov	r14, r22
     498:	8a 01       	movw	r16, r20
	uint8_t i, n;

	mfrc522_clearBitMask(DivIrqReg, 0x04);			//CRCIrq = 0
     49a:	64 e0       	ldi	r22, 0x04	; 4
     49c:	85 e0       	ldi	r24, 0x05	; 5
     49e:	0e 94 33 02 	call	0x466	; 0x466 <mfrc522_clearBitMask>
	mfrc522_setBitMask(FIFOLevelReg, 0x80);			//Claro puntero FIFO
     4a2:	60 e8       	ldi	r22, 0x80	; 128
     4a4:	8a e0       	ldi	r24, 0x0A	; 10
     4a6:	0e 94 25 02 	call	0x44a	; 0x44a <mfrc522_setBitMask>
	//Write_MFRC522(CommandReg, PCD_IDLE);

	//Escribir datos en el FIFO
	for (i=0; i<len; i++)
     4aa:	ee 20       	and	r14, r14
     4ac:	51 f0       	breq	.+20     	; 0x4c2 <mfrc522_calculateCRC+0x3e>
     4ae:	cd 2d       	mov	r28, r13
     4b0:	df 2d       	mov	r29, r15
     4b2:	f1 2c       	mov	r15, r1
	{
		mfrc522_write(FIFODataReg, *(pIndata+i));
     4b4:	69 91       	ld	r22, Y+
     4b6:	89 e0       	ldi	r24, 0x09	; 9
     4b8:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
	mfrc522_clearBitMask(DivIrqReg, 0x04);			//CRCIrq = 0
	mfrc522_setBitMask(FIFOLevelReg, 0x80);			//Claro puntero FIFO
	//Write_MFRC522(CommandReg, PCD_IDLE);

	//Escribir datos en el FIFO
	for (i=0; i<len; i++)
     4bc:	f3 94       	inc	r15
     4be:	fe 10       	cpse	r15, r14
     4c0:	f9 cf       	rjmp	.-14     	; 0x4b4 <mfrc522_calculateCRC+0x30>
	{
		mfrc522_write(FIFODataReg, *(pIndata+i));
	}
	mfrc522_write(CommandReg, PCD_CALCCRC);
     4c2:	63 e0       	ldi	r22, 0x03	; 3
     4c4:	81 e0       	ldi	r24, 0x01	; 1
     4c6:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>

	// Esperar a la finalizaci??n de c??lculo del CRC
	i = 0xFF;
	do
	{
		n = mfrc522_read(DivIrqReg);
     4ca:	85 e0       	ldi	r24, 0x05	; 5
     4cc:	0e 94 61 00 	call	0xc2	; 0xc2 <mfrc522_read>
     4d0:	ce ef       	ldi	r28, 0xFE	; 254
     4d2:	05 c0       	rjmp	.+10     	; 0x4de <mfrc522_calculateCRC+0x5a>
     4d4:	85 e0       	ldi	r24, 0x05	; 5
     4d6:	0e 94 61 00 	call	0xc2	; 0xc2 <mfrc522_read>
     4da:	c1 50       	subi	r28, 0x01	; 1
		i--;
	}
	while ((i!=0) && !(n&0x04));			//CRCIrq = 1
     4dc:	11 f0       	breq	.+4      	; 0x4e2 <mfrc522_calculateCRC+0x5e>
     4de:	82 ff       	sbrs	r24, 2
     4e0:	f9 cf       	rjmp	.-14     	; 0x4d4 <mfrc522_calculateCRC+0x50>

	//Lea el c??lculo de CRC
	pOutData[0] = mfrc522_read(CRCResultReg_2);
     4e2:	82 e2       	ldi	r24, 0x22	; 34
     4e4:	0e 94 61 00 	call	0xc2	; 0xc2 <mfrc522_read>
     4e8:	f8 01       	movw	r30, r16
     4ea:	80 83       	st	Z, r24
	pOutData[1] = mfrc522_read(CRCResultReg_1);
     4ec:	81 e2       	ldi	r24, 0x21	; 33
     4ee:	0e 94 61 00 	call	0xc2	; 0xc2 <mfrc522_read>
     4f2:	f8 01       	movw	r30, r16
     4f4:	81 83       	std	Z+1, r24	; 0x01
}
     4f6:	df 91       	pop	r29
     4f8:	cf 91       	pop	r28
     4fa:	1f 91       	pop	r17
     4fc:	0f 91       	pop	r16
     4fe:	ff 90       	pop	r15
     500:	ef 90       	pop	r14
     502:	df 90       	pop	r13
     504:	08 95       	ret

00000506 <mfrc522_halt>:

/*
halt the card (release it to be able to read again)
*/
uint8_t mfrc522_halt()
{
     506:	0f 93       	push	r16
     508:	1f 93       	push	r17
     50a:	cf 93       	push	r28
     50c:	df 93       	push	r29
     50e:	cd b7       	in	r28, 0x3d	; 61
     510:	de b7       	in	r29, 0x3e	; 62
     512:	28 97       	sbiw	r28, 0x08	; 8
     514:	0f b6       	in	r0, 0x3f	; 63
     516:	f8 94       	cli
     518:	de bf       	out	0x3e, r29	; 62
     51a:	0f be       	out	0x3f, r0	; 63
     51c:	cd bf       	out	0x3d, r28	; 61
	uint8_t status;
	uint32_t unLen;
	uint8_t buff[4];

	buff[0] = PICC_HALT;
     51e:	80 e5       	ldi	r24, 0x50	; 80
     520:	8d 83       	std	Y+5, r24	; 0x05
	buff[1] = 0;
     522:	1e 82       	std	Y+6, r1	; 0x06
	mfrc522_calculateCRC(buff, 2, &buff[2]);
     524:	ae 01       	movw	r20, r28
     526:	49 5f       	subi	r20, 0xF9	; 249
     528:	5f 4f       	sbci	r21, 0xFF	; 255
     52a:	62 e0       	ldi	r22, 0x02	; 2
     52c:	ce 01       	movw	r24, r28
     52e:	05 96       	adiw	r24, 0x05	; 5
     530:	0e 94 42 02 	call	0x484	; 0x484 <mfrc522_calculateCRC>

	mfrc522_clearBitMask(Status2Reg, 0x08); // turn off encryption
     534:	68 e0       	ldi	r22, 0x08	; 8
     536:	88 e0       	ldi	r24, 0x08	; 8
     538:	0e 94 33 02 	call	0x466	; 0x466 <mfrc522_clearBitMask>

	status = mfrc522_to_card(Transceive_CMD, buff, 4, buff,&unLen);
     53c:	8e 01       	movw	r16, r28
     53e:	0f 5f       	subi	r16, 0xFF	; 255
     540:	1f 4f       	sbci	r17, 0xFF	; 255
     542:	9e 01       	movw	r18, r28
     544:	2b 5f       	subi	r18, 0xFB	; 251
     546:	3f 4f       	sbci	r19, 0xFF	; 255
     548:	44 e0       	ldi	r20, 0x04	; 4
     54a:	b9 01       	movw	r22, r18
     54c:	8c e0       	ldi	r24, 0x0C	; 12
     54e:	0e 94 97 00 	call	0x12e	; 0x12e <mfrc522_to_card>
	
	return status;
}
     552:	28 96       	adiw	r28, 0x08	; 8
     554:	0f b6       	in	r0, 0x3f	; 63
     556:	f8 94       	cli
     558:	de bf       	out	0x3e, r29	; 62
     55a:	0f be       	out	0x3f, r0	; 63
     55c:	cd bf       	out	0x3d, r28	; 61
     55e:	df 91       	pop	r29
     560:	cf 91       	pop	r28
     562:	1f 91       	pop	r17
     564:	0f 91       	pop	r16
     566:	08 95       	ret

00000568 <mfrc522_is_card>:

/*
check if card is in range
*/
uint8_t mfrc522_is_card(uint16_t *card_type)
{
     568:	0f 93       	push	r16
     56a:	1f 93       	push	r17
     56c:	cf 93       	push	r28
     56e:	df 93       	push	r29
     570:	cd b7       	in	r28, 0x3d	; 61
     572:	de b7       	in	r29, 0x3e	; 62
     574:	60 97       	sbiw	r28, 0x10	; 16
     576:	0f b6       	in	r0, 0x3f	; 63
     578:	f8 94       	cli
     57a:	de bf       	out	0x3e, r29	; 62
     57c:	0f be       	out	0x3f, r0	; 63
     57e:	cd bf       	out	0x3d, r28	; 61
     580:	8c 01       	movw	r16, r24
	uint8_t buff_data[MAX_LEN],
    status = mfrc522_request(PICC_REQIDL,buff_data);     
     582:	be 01       	movw	r22, r28
     584:	6f 5f       	subi	r22, 0xFF	; 255
     586:	7f 4f       	sbci	r23, 0xFF	; 255
     588:	86 e2       	ldi	r24, 0x26	; 38
     58a:	0e 94 ba 01 	call	0x374	; 0x374 <mfrc522_request>
    if(status == CARD_FOUND){
     58e:	81 30       	cpi	r24, 0x01	; 1
     590:	61 f4       	brne	.+24     	; 0x5aa <mfrc522_is_card+0x42>
        *card_type = (buff_data[0]<<8)+buff_data[1];
     592:	89 81       	ldd	r24, Y+1	; 0x01
     594:	90 e0       	ldi	r25, 0x00	; 0
     596:	98 2f       	mov	r25, r24
     598:	88 27       	eor	r24, r24
     59a:	2a 81       	ldd	r18, Y+2	; 0x02
     59c:	82 0f       	add	r24, r18
     59e:	91 1d       	adc	r25, r1
     5a0:	f8 01       	movw	r30, r16
     5a2:	91 83       	std	Z+1, r25	; 0x01
     5a4:	80 83       	st	Z, r24
        return 1;
     5a6:	81 e0       	ldi	r24, 0x01	; 1
     5a8:	01 c0       	rjmp	.+2      	; 0x5ac <mfrc522_is_card+0x44>
    }
    else{
        return 0;    
     5aa:	80 e0       	ldi	r24, 0x00	; 0
    }
}
     5ac:	60 96       	adiw	r28, 0x10	; 16
     5ae:	0f b6       	in	r0, 0x3f	; 63
     5b0:	f8 94       	cli
     5b2:	de bf       	out	0x3e, r29	; 62
     5b4:	0f be       	out	0x3f, r0	; 63
     5b6:	cd bf       	out	0x3d, r28	; 61
     5b8:	df 91       	pop	r29
     5ba:	cf 91       	pop	r28
     5bc:	1f 91       	pop	r17
     5be:	0f 91       	pop	r16
     5c0:	08 95       	ret

000005c2 <spi_init>:


#if SPI_CONFIG_AS_MASTER
void spi_init()
{
	SPI_DDR = (1<<SPI_MOSI) | (1<<SPI_SCK) | (1<<SPI_SS);
     5c2:	80 eb       	ldi	r24, 0xB0	; 176
     5c4:	87 bb       	out	0x17, r24	; 23
	SPCR = (1<<SPE)|(1<<MSTR)|(1<<SPR0);//prescaler 16
     5c6:	81 e5       	ldi	r24, 0x51	; 81
     5c8:	8d b9       	out	0x0d, r24	; 13
     5ca:	08 95       	ret

000005cc <spi_transmit>:
}


uint8_t spi_transmit(uint8_t data)
{
	SPDR = data;
     5cc:	8f b9       	out	0x0f, r24	; 15
	while(!(SPSR & (1<<SPIF)));
     5ce:	77 9b       	sbis	0x0e, 7	; 14
     5d0:	fe cf       	rjmp	.-4      	; 0x5ce <spi_transmit+0x2>
	
	return SPDR;
     5d2:	8f b1       	in	r24, 0x0f	; 15
}
     5d4:	08 95       	ret

000005d6 <timer_init>:

  // * Timer 1 - system timer and 2× PWM
  // 14745600 / 256 / 576 = 100 Hz
  //   Xtal  /presca/ TOP
  
  OCR1A = 0;
     5d6:	1b bc       	out	0x2b, r1	; 43
     5d8:	1a bc       	out	0x2a, r1	; 42
  OCR1B = 0;
     5da:	19 bc       	out	0x29, r1	; 41
     5dc:	18 bc       	out	0x28, r1	; 40
  ICR1 = 575; 
     5de:	8f e3       	ldi	r24, 0x3F	; 63
     5e0:	92 e0       	ldi	r25, 0x02	; 2
     5e2:	97 bd       	out	0x27, r25	; 39
     5e4:	86 bd       	out	0x26, r24	; 38
  TCCR1A = BV(WGM11) | BV(COM1A1) | BV(COM1B1); // Fast PWM
     5e6:	82 ea       	ldi	r24, 0xA2	; 162
     5e8:	8f bd       	out	0x2f, r24	; 47
  TCCR1B = BV(WGM12) | BV(WGM13) | 4; // Fast PWM + presca = 1024
     5ea:	8c e1       	ldi	r24, 0x1C	; 28
     5ec:	8e bd       	out	0x2e, r24	; 46
  TIMSK |= BV(TICIE1); // capt int enabled
     5ee:	89 b7       	in	r24, 0x39	; 57
     5f0:	80 62       	ori	r24, 0x20	; 32
     5f2:	89 bf       	out	0x39, r24	; 57
     5f4:	08 95       	ret

000005f6 <TB_Send>:
/******************************************************/
// private functions
/******************************************************/
void TB_Send(void)
{
  if (TB_Callback_TX != NULL) TB_Callback_TX();
     5f6:	e0 91 62 00 	lds	r30, 0x0062
     5fa:	f0 91 63 00 	lds	r31, 0x0063
     5fe:	30 97       	sbiw	r30, 0x00	; 0
     600:	09 f0       	breq	.+2      	; 0x604 <TB_Send+0xe>
     602:	09 95       	icall
     604:	08 95       	ret

00000606 <TB_calcSum>:
}


/******************************************************/
void TB_calcSum(void)
{
     606:	e3 e9       	ldi	r30, 0x93	; 147
     608:	f0 e0       	ldi	r31, 0x00	; 0
     60a:	8b e9       	ldi	r24, 0x9B	; 155
     60c:	90 e0       	ldi	r25, 0x00	; 0
  byte i, sum;
  sum = 0;
     60e:	20 e0       	ldi	r18, 0x00	; 0
  for(i=0; i<8; i++) {
    sum += TB_bufOut[i];
     610:	31 91       	ld	r19, Z+
     612:	23 0f       	add	r18, r19
/******************************************************/
void TB_calcSum(void)
{
  byte i, sum;
  sum = 0;
  for(i=0; i<8; i++) {
     614:	e8 17       	cp	r30, r24
     616:	f9 07       	cpc	r31, r25
     618:	d9 f7       	brne	.-10     	; 0x610 <TB_calcSum+0xa>
    sum += TB_bufOut[i];
  }
  TB_bufOut[TB_BUF_SUM] = sum;
     61a:	20 93 9b 00 	sts	0x009B, r18
     61e:	08 95       	ret

00000620 <TB_Init>:
/******************************************************/
// public functions
/******************************************************/
// initialize
void TB_Init(void * setting_in_eeprom)
{
     620:	cf 93       	push	r28
     622:	df 93       	push	r29
     624:	ec 01       	movw	r28, r24
  addr_setting_in_eeprom = setting_in_eeprom;
     626:	90 93 ad 00 	sts	0x00AD, r25
     62a:	80 93 ac 00 	sts	0x00AC, r24
  //                 DST,   SRC, size
  eeprom_read_block((void *) &TB_gbparam, setting_in_eeprom, sizeof(struct TB_GBPARAM));
     62e:	45 e0       	ldi	r20, 0x05	; 5
     630:	50 e0       	ldi	r21, 0x00	; 0
     632:	bc 01       	movw	r22, r24
     634:	8c e9       	ldi	r24, 0x9C	; 156
     636:	90 e0       	ldi	r25, 0x00	; 0
     638:	0e 94 89 09 	call	0x1312	; 0x1312 <__eerd_block_m32>
  if (TB_gbparam.eemagic != 65) {
     63c:	80 91 9c 00 	lds	r24, 0x009C
     640:	81 34       	cpi	r24, 0x41	; 65
     642:	a9 f0       	breq	.+42     	; 0x66e <TB_Init+0x4e>
    // not valid data in eeprom
    TB_gbparam.eemagic = 66;
     644:	82 e4       	ldi	r24, 0x42	; 66
     646:	80 93 9c 00 	sts	0x009C, r24
    TB_gbparam.baud = 4;
     64a:	84 e0       	ldi	r24, 0x04	; 4
     64c:	80 93 9d 00 	sts	0x009D, r24
    TB_gbparam.address = 3;
     650:	83 e0       	ldi	r24, 0x03	; 3
     652:	80 93 9e 00 	sts	0x009E, r24
    TB_gbparam.telegram_pause_time = 0;
     656:	10 92 9f 00 	sts	0x009F, r1
    TB_gbparam.host_address = 2;
     65a:	82 e0       	ldi	r24, 0x02	; 2
     65c:	80 93 a0 00 	sts	0x00A0, r24
    // save default setting to eeprom
    eeprom_write_block((void *) &TB_gbparam, setting_in_eeprom, sizeof(struct TB_GBPARAM));
     660:	45 e0       	ldi	r20, 0x05	; 5
     662:	50 e0       	ldi	r21, 0x00	; 0
     664:	be 01       	movw	r22, r28
     666:	8c e9       	ldi	r24, 0x9C	; 156
     668:	90 e0       	ldi	r25, 0x00	; 0
     66a:	0e 94 aa 09 	call	0x1354	; 0x1354 <__eewr_block_m32>
  }
  // ted mame funkèni konfiguraci naètenou

  // zvolíme správnou komunikaèní rychlost:
  if (TB_Callback_setBaud != NULL) TB_Callback_setBaud(TB_gbparam.baud);
     66e:	e0 91 60 00 	lds	r30, 0x0060
     672:	f0 91 61 00 	lds	r31, 0x0061
     676:	30 97       	sbiw	r30, 0x00	; 0
     678:	19 f0       	breq	.+6      	; 0x680 <TB_Init+0x60>
     67a:	80 91 9d 00 	lds	r24, 0x009D
     67e:	09 95       	icall

  // poznaèíme si adresy
  TB_AddrReply = TB_gbparam.host_address;
     680:	80 91 a0 00 	lds	r24, 0x00A0
     684:	80 93 ae 00 	sts	0x00AE, r24
  TB_AddrModule= TB_gbparam.address;
     688:	80 91 9e 00 	lds	r24, 0x009E
     68c:	80 93 a2 00 	sts	0x00A2, r24
}
     690:	df 91       	pop	r29
     692:	cf 91       	pop	r28
     694:	08 95       	ret

00000696 <TB_SendAck>:

/******************************************************/
// send response from module
void TB_SendAck(byte status, long int value)
{
  TB_bufOut[0] = TB_AddrReply;
     696:	90 91 ae 00 	lds	r25, 0x00AE
     69a:	90 93 93 00 	sts	0x0093, r25
  TB_bufOut[1] = TB_AddrModule;
     69e:	90 91 a2 00 	lds	r25, 0x00A2
     6a2:	90 93 94 00 	sts	0x0094, r25
  TB_bufOut[2] = status;
     6a6:	80 93 95 00 	sts	0x0095, r24
  TB_bufOut[3] = TB_bufIn[TB_BUF_COMMAND]; //command;
     6aa:	80 91 a4 00 	lds	r24, 0x00A4
     6ae:	80 93 96 00 	sts	0x0096, r24
  TB_bufOut[4] = value >> 24;
     6b2:	70 93 97 00 	sts	0x0097, r23
  TB_bufOut[5] = value >> 16;
     6b6:	60 93 98 00 	sts	0x0098, r22
  TB_bufOut[6] = value >> 8;
     6ba:	50 93 99 00 	sts	0x0099, r21
  TB_bufOut[7] = value >> 0;
     6be:	40 93 9a 00 	sts	0x009A, r20
  TB_calcSum();
     6c2:	0e 94 03 03 	call	0x606	; 0x606 <TB_calcSum>
  TB_Send();
     6c6:	0e 94 fb 02 	call	0x5f6	; 0x5f6 <TB_Send>
     6ca:	08 95       	ret

000006cc <TB_Read>:
{
  byte i;
  byte sum;

  // check address
  if (TB_bufIn[TB_BUF_ADDRESS] != TB_AddrModule) return 2;
     6cc:	90 91 a3 00 	lds	r25, 0x00A3
     6d0:	80 91 a2 00 	lds	r24, 0x00A2
     6d4:	98 13       	cpse	r25, r24
     6d6:	16 c0       	rjmp	.+44     	; 0x704 <TB_Read+0x38>
     6d8:	e3 ea       	ldi	r30, 0xA3	; 163
     6da:	f0 e0       	ldi	r31, 0x00	; 0
     6dc:	8b ea       	ldi	r24, 0xAB	; 171
     6de:	90 e0       	ldi	r25, 0x00	; 0
     6e0:	20 e0       	ldi	r18, 0x00	; 0
  
  // check SUM byte
  sum = 0;
  for( i=0; i<8; i++) {
    sum += TB_bufIn[i];
     6e2:	31 91       	ld	r19, Z+
     6e4:	23 0f       	add	r18, r19
  // check address
  if (TB_bufIn[TB_BUF_ADDRESS] != TB_AddrModule) return 2;
  
  // check SUM byte
  sum = 0;
  for( i=0; i<8; i++) {
     6e6:	e8 17       	cp	r30, r24
     6e8:	f9 07       	cpc	r31, r25
     6ea:	d9 f7       	brne	.-10     	; 0x6e2 <TB_Read+0x16>
    sum += TB_bufIn[i];
  }
  if (sum != TB_bufIn[TB_BUF_SUM]) {
     6ec:	80 91 ab 00 	lds	r24, 0x00AB
     6f0:	28 17       	cp	r18, r24
     6f2:	51 f0       	breq	.+20     	; 0x708 <TB_Read+0x3c>
    TB_SendAck(1, 0); // wrong checksum
     6f4:	40 e0       	ldi	r20, 0x00	; 0
     6f6:	50 e0       	ldi	r21, 0x00	; 0
     6f8:	ba 01       	movw	r22, r20
     6fa:	81 e0       	ldi	r24, 0x01	; 1
     6fc:	0e 94 4b 03 	call	0x696	; 0x696 <TB_SendAck>
    return 3; // bad checksum
     700:	83 e0       	ldi	r24, 0x03	; 3
     702:	08 95       	ret
{
  byte i;
  byte sum;

  // check address
  if (TB_bufIn[TB_BUF_ADDRESS] != TB_AddrModule) return 2;
     704:	82 e0       	ldi	r24, 0x02	; 2
     706:	08 95       	ret
    TB_SendAck(1, 0); // wrong checksum
    return 3; // bad checksum
  }

  // we have valid data in TB_bufIn
  return 0;
     708:	80 e0       	ldi	r24, 0x00	; 0
}
     70a:	08 95       	ret

0000070c <TB_Decode>:

/******************************************************/
// decode incoming command
// return = unhandled command number, 0=handled or unknown
byte TB_Decode(void)
{
     70c:	0f 93       	push	r16
     70e:	1f 93       	push	r17
     710:	cf 93       	push	r28
     712:	df 93       	push	r29
     714:	1f 92       	push	r1
     716:	cd b7       	in	r28, 0x3d	; 61
     718:	de b7       	in	r29, 0x3e	; 62
  volatile byte b;
  TB_Value = (((int32_t) TB_bufIn[4]) << 24) |
     71a:	20 91 a7 00 	lds	r18, 0x00A7
             (((int32_t) TB_bufIn[5]) << 16) |
     71e:	60 91 a8 00 	lds	r22, 0x00A8
     722:	86 2f       	mov	r24, r22
     724:	90 e0       	ldi	r25, 0x00	; 0
     726:	a0 e0       	ldi	r26, 0x00	; 0
     728:	b0 e0       	ldi	r27, 0x00	; 0
     72a:	dc 01       	movw	r26, r24
     72c:	99 27       	eor	r25, r25
     72e:	88 27       	eor	r24, r24
// decode incoming command
// return = unhandled command number, 0=handled or unknown
byte TB_Decode(void)
{
  volatile byte b;
  TB_Value = (((int32_t) TB_bufIn[4]) << 24) |
     730:	b2 2b       	or	r27, r18
             (((int32_t) TB_bufIn[5]) << 16) |
             (((int32_t) TB_bufIn[6]) <<  8) |
             (((int32_t) TB_bufIn[7])      ) ;
     732:	20 91 aa 00 	lds	r18, 0x00AA
// return = unhandled command number, 0=handled or unknown
byte TB_Decode(void)
{
  volatile byte b;
  TB_Value = (((int32_t) TB_bufIn[4]) << 24) |
             (((int32_t) TB_bufIn[5]) << 16) |
     736:	82 2b       	or	r24, r18
             (((int32_t) TB_bufIn[6]) <<  8) |
     738:	20 91 a9 00 	lds	r18, 0x00A9
     73c:	bc 01       	movw	r22, r24
     73e:	cd 01       	movw	r24, r26
     740:	72 2b       	or	r23, r18
// decode incoming command
// return = unhandled command number, 0=handled or unknown
byte TB_Decode(void)
{
  volatile byte b;
  TB_Value = (((int32_t) TB_bufIn[4]) << 24) |
     742:	60 93 8f 00 	sts	0x008F, r22
     746:	70 93 90 00 	sts	0x0090, r23
     74a:	80 93 91 00 	sts	0x0091, r24
     74e:	90 93 92 00 	sts	0x0092, r25
             (((int32_t) TB_bufIn[5]) << 16) |
             (((int32_t) TB_bufIn[6]) <<  8) |
             (((int32_t) TB_bufIn[7])      ) ;

  switch (TB_bufIn[TB_BUF_COMMAND]) {
     752:	20 91 a4 00 	lds	r18, 0x00A4
     756:	2a 30       	cpi	r18, 0x0A	; 10
     758:	09 f4       	brne	.+2      	; 0x75c <TB_Decode+0x50>
     75a:	86 c2       	rjmp	.+1292   	; 0xc68 <__stack+0x409>
     75c:	88 f4       	brcc	.+34     	; 0x780 <TB_Decode+0x74>
     75e:	24 30       	cpi	r18, 0x04	; 4
     760:	09 f4       	brne	.+2      	; 0x764 <TB_Decode+0x58>
     762:	fc c2       	rjmp	.+1528   	; 0xd5c <__stack+0x4fd>
     764:	28 f4       	brcc	.+10     	; 0x770 <TB_Decode+0x64>
     766:	21 30       	cpi	r18, 0x01	; 1
     768:	19 f1       	breq	.+70     	; 0x7b0 <TB_Decode+0xa4>
     76a:	22 30       	cpi	r18, 0x02	; 2
     76c:	49 f1       	breq	.+82     	; 0x7c0 <TB_Decode+0xb4>
     76e:	ee c2       	rjmp	.+1500   	; 0xd4c <__stack+0x4ed>
     770:	26 30       	cpi	r18, 0x06	; 6
     772:	09 f4       	brne	.+2      	; 0x776 <TB_Decode+0x6a>
     774:	76 c0       	rjmp	.+236    	; 0x862 <__stack+0x3>
     776:	60 f1       	brcs	.+88     	; 0x7d0 <TB_Decode+0xc4>
     778:	29 30       	cpi	r18, 0x09	; 9
     77a:	09 f4       	brne	.+2      	; 0x77e <TB_Decode+0x72>
     77c:	d3 c1       	rjmp	.+934    	; 0xb24 <__stack+0x2c5>
     77e:	e6 c2       	rjmp	.+1484   	; 0xd4c <__stack+0x4ed>
     780:	20 31       	cpi	r18, 0x10	; 16
     782:	09 f4       	brne	.+2      	; 0x786 <TB_Decode+0x7a>
     784:	c9 c1       	rjmp	.+914    	; 0xb18 <__stack+0x2b9>
     786:	48 f4       	brcc	.+18     	; 0x79a <TB_Decode+0x8e>
     788:	2e 30       	cpi	r18, 0x0E	; 14
     78a:	09 f4       	brne	.+2      	; 0x78e <TB_Decode+0x82>
     78c:	ec c0       	rjmp	.+472    	; 0x966 <__stack+0x107>
     78e:	08 f0       	brcs	.+2      	; 0x792 <TB_Decode+0x86>
     790:	4f c1       	rjmp	.+670    	; 0xa30 <__stack+0x1d1>
     792:	2d 30       	cpi	r18, 0x0D	; 13
     794:	09 f4       	brne	.+2      	; 0x798 <TB_Decode+0x8c>
     796:	c4 c1       	rjmp	.+904    	; 0xb20 <__stack+0x2c1>
     798:	d9 c2       	rjmp	.+1458   	; 0xd4c <__stack+0x4ed>
     79a:	28 38       	cpi	r18, 0x88	; 136
     79c:	09 f4       	brne	.+2      	; 0x7a0 <TB_Decode+0x94>
     79e:	ad c2       	rjmp	.+1370   	; 0xcfa <__stack+0x49b>
     7a0:	2e 3f       	cpi	r18, 0xFE	; 254
     7a2:	21 f0       	breq	.+8      	; 0x7ac <TB_Decode+0xa0>
     7a4:	21 31       	cpi	r18, 0x11	; 17
     7a6:	09 f0       	breq	.+2      	; 0x7aa <TB_Decode+0x9e>
     7a8:	d1 c2       	rjmp	.+1442   	; 0xd4c <__stack+0x4ed>
     7aa:	b8 c1       	rjmp	.+880    	; 0xb1c <__stack+0x2bd>
    case TB_CMD_DEBUG:
      return TB_CMD_DEBUG;
     7ac:	8e ef       	ldi	r24, 0xFE	; 254
     7ae:	db c2       	rjmp	.+1462   	; 0xd66 <__stack+0x507>
      break;
    case TB_CMD_ROR:
      TB_SendAck(TB_ERR_OK, 0);
     7b0:	40 e0       	ldi	r20, 0x00	; 0
     7b2:	50 e0       	ldi	r21, 0x00	; 0
     7b4:	ba 01       	movw	r22, r20
     7b6:	84 e6       	ldi	r24, 0x64	; 100
     7b8:	0e 94 4b 03 	call	0x696	; 0x696 <TB_SendAck>
      return TB_CMD_ROR;
     7bc:	81 e0       	ldi	r24, 0x01	; 1
     7be:	d3 c2       	rjmp	.+1446   	; 0xd66 <__stack+0x507>
      break;
    case TB_CMD_ROL:
      TB_SendAck(TB_ERR_OK, 0);
     7c0:	40 e0       	ldi	r20, 0x00	; 0
     7c2:	50 e0       	ldi	r21, 0x00	; 0
     7c4:	ba 01       	movw	r22, r20
     7c6:	84 e6       	ldi	r24, 0x64	; 100
     7c8:	0e 94 4b 03 	call	0x696	; 0x696 <TB_SendAck>
      return TB_CMD_ROL;
     7cc:	82 e0       	ldi	r24, 0x02	; 2
     7ce:	cb c2       	rjmp	.+1430   	; 0xd66 <__stack+0x507>
      break;
    case TB_CMD_MVP:
      return TB_CMD_MVP;
      break;
    case TB_CMD_SAP: // set axis parameter
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
     7d0:	20 91 a6 00 	lds	r18, 0x00A6
     7d4:	22 23       	and	r18, r18
     7d6:	41 f0       	breq	.+16     	; 0x7e8 <TB_Decode+0xdc>
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     7d8:	40 e0       	ldi	r20, 0x00	; 0
     7da:	50 e0       	ldi	r21, 0x00	; 0
     7dc:	ba 01       	movw	r22, r20
     7de:	84 e0       	ldi	r24, 0x04	; 4
     7e0:	0e 94 4b 03 	call	0x696	; 0x696 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     7e4:	80 e0       	ldi	r24, 0x00	; 0
     7e6:	bf c2       	rjmp	.+1406   	; 0xd66 <__stack+0x507>
      break;
    case TB_CMD_SAP: // set axis parameter
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
      } else {
        switch (TB_bufIn[TB_BUF_TYPE]) {
     7e8:	20 91 a5 00 	lds	r18, 0x00A5
     7ec:	26 30       	cpi	r18, 0x06	; 6
     7ee:	e9 f0       	breq	.+58     	; 0x82a <TB_Decode+0x11e>
     7f0:	28 f4       	brcc	.+10     	; 0x7fc <TB_Decode+0xf0>
     7f2:	24 30       	cpi	r18, 0x04	; 4
     7f4:	41 f0       	breq	.+16     	; 0x806 <TB_Decode+0xfa>
     7f6:	25 30       	cpi	r18, 0x05	; 5
     7f8:	79 f0       	breq	.+30     	; 0x818 <TB_Decode+0x10c>
     7fa:	2b c0       	rjmp	.+86     	; 0x852 <TB_Decode+0x146>
     7fc:	27 30       	cpi	r18, 0x07	; 7
     7fe:	f1 f0       	breq	.+60     	; 0x83c <TB_Decode+0x130>
     800:	2c 38       	cpi	r18, 0x8C	; 140
     802:	29 f1       	breq	.+74     	; 0x84e <TB_Decode+0x142>
     804:	26 c0       	rjmp	.+76     	; 0x852 <TB_Decode+0x146>
          case TB_PARAM_SPEED:
            TB_param.speed = TB_Value;
     806:	60 93 7a 00 	sts	0x007A, r22
     80a:	70 93 7b 00 	sts	0x007B, r23
     80e:	80 93 7c 00 	sts	0x007C, r24
     812:	90 93 7d 00 	sts	0x007D, r25
            break;
     816:	1d c0       	rjmp	.+58     	; 0x852 <TB_Decode+0x146>
          case TB_PARAM_ACCELERATION:
            TB_param.acceleration = TB_Value;
     818:	60 93 7e 00 	sts	0x007E, r22
     81c:	70 93 7f 00 	sts	0x007F, r23
     820:	80 93 80 00 	sts	0x0080, r24
     824:	90 93 81 00 	sts	0x0081, r25
            break;
     828:	14 c0       	rjmp	.+40     	; 0x852 <TB_Decode+0x146>
          case TB_PARAM_CURRENT_RUN:
            TB_param.current = TB_Value;
     82a:	60 93 82 00 	sts	0x0082, r22
     82e:	70 93 83 00 	sts	0x0083, r23
     832:	80 93 84 00 	sts	0x0084, r24
     836:	90 93 85 00 	sts	0x0085, r25
            break;
     83a:	0b c0       	rjmp	.+22     	; 0x852 <TB_Decode+0x146>
          case TB_PARAM_CURRENT_HOLD:
            TB_param.current_hold = TB_Value;
     83c:	60 93 86 00 	sts	0x0086, r22
     840:	70 93 87 00 	sts	0x0087, r23
     844:	80 93 88 00 	sts	0x0088, r24
     848:	90 93 89 00 	sts	0x0089, r25
            break;
     84c:	02 c0       	rjmp	.+4      	; 0x852 <TB_Decode+0x146>
          case TB_PARAM_RESOLUTION:
            TB_param.resolution = TB_Value;
     84e:	60 93 8a 00 	sts	0x008A, r22

/******************************************************/
// send OK response from module
inline void TB_SendAckOK(void)
{
  TB_SendAck(100, 0);
     852:	40 e0       	ldi	r20, 0x00	; 0
     854:	50 e0       	ldi	r21, 0x00	; 0
     856:	ba 01       	movw	r22, r20
     858:	84 e6       	ldi	r24, 0x64	; 100
     85a:	0e 94 4b 03 	call	0x696	; 0x696 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     85e:	80 e0       	ldi	r24, 0x00	; 0
     860:	82 c2       	rjmp	.+1284   	; 0xd66 <__stack+0x507>
        }
        TB_SendAckOK();
      }
      break;
    case TB_CMD_GAP: // get axis parameter
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
     862:	80 91 a6 00 	lds	r24, 0x00A6
     866:	88 23       	and	r24, r24
     868:	41 f0       	breq	.+16     	; 0x87a <__stack+0x1b>
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	ba 01       	movw	r22, r20
     870:	84 e0       	ldi	r24, 0x04	; 4
     872:	0e 94 4b 03 	call	0x696	; 0x696 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     876:	80 e0       	ldi	r24, 0x00	; 0
     878:	76 c2       	rjmp	.+1260   	; 0xd66 <__stack+0x507>
      break;
    case TB_CMD_GAP: // get axis parameter
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
      } else {
        switch (TB_bufIn[TB_BUF_TYPE]) {
     87a:	80 91 a5 00 	lds	r24, 0x00A5
     87e:	86 30       	cpi	r24, 0x06	; 6
     880:	61 f1       	breq	.+88     	; 0x8da <__stack+0x7b>
     882:	38 f4       	brcc	.+14     	; 0x892 <__stack+0x33>
     884:	84 30       	cpi	r24, 0x04	; 4
     886:	09 f4       	brne	.+2      	; 0x88a <__stack+0x2b>
     888:	42 c0       	rjmp	.+132    	; 0x90e <__stack+0xaf>
     88a:	d0 f4       	brcc	.+52     	; 0x8c0 <__stack+0x61>
     88c:	81 30       	cpi	r24, 0x01	; 1
     88e:	59 f0       	breq	.+22     	; 0x8a6 <__stack+0x47>
     890:	62 c0       	rjmp	.+196    	; 0x956 <__stack+0xf7>
     892:	8c 38       	cpi	r24, 0x8C	; 140
     894:	09 f4       	brne	.+2      	; 0x898 <__stack+0x39>
     896:	48 c0       	rjmp	.+144    	; 0x928 <__stack+0xc9>
     898:	84 3c       	cpi	r24, 0xC4	; 196
     89a:	09 f4       	brne	.+2      	; 0x89e <__stack+0x3f>
     89c:	4f c0       	rjmp	.+158    	; 0x93c <__stack+0xdd>
     89e:	87 30       	cpi	r24, 0x07	; 7
     8a0:	09 f0       	breq	.+2      	; 0x8a4 <__stack+0x45>
     8a2:	59 c0       	rjmp	.+178    	; 0x956 <__stack+0xf7>
     8a4:	27 c0       	rjmp	.+78     	; 0x8f4 <__stack+0x95>
          case TB_PARAM_ACTUAL_POSITION:
            TB_SendAck(TB_ERR_OK, TB_param.actual_position);
     8a6:	40 91 76 00 	lds	r20, 0x0076
     8aa:	50 91 77 00 	lds	r21, 0x0077
     8ae:	60 91 78 00 	lds	r22, 0x0078
     8b2:	70 91 79 00 	lds	r23, 0x0079
     8b6:	84 e6       	ldi	r24, 0x64	; 100
     8b8:	0e 94 4b 03 	call	0x696	; 0x696 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     8bc:	80 e0       	ldi	r24, 0x00	; 0
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
      } else {
        switch (TB_bufIn[TB_BUF_TYPE]) {
          case TB_PARAM_ACTUAL_POSITION:
            TB_SendAck(TB_ERR_OK, TB_param.actual_position);
            break;
     8be:	53 c2       	rjmp	.+1190   	; 0xd66 <__stack+0x507>
          case TB_PARAM_ACCELERATION:
            TB_SendAck(TB_ERR_OK, TB_param.acceleration);
     8c0:	40 91 7e 00 	lds	r20, 0x007E
     8c4:	50 91 7f 00 	lds	r21, 0x007F
     8c8:	60 91 80 00 	lds	r22, 0x0080
     8cc:	70 91 81 00 	lds	r23, 0x0081
     8d0:	84 e6       	ldi	r24, 0x64	; 100
     8d2:	0e 94 4b 03 	call	0x696	; 0x696 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     8d6:	80 e0       	ldi	r24, 0x00	; 0
          case TB_PARAM_ACTUAL_POSITION:
            TB_SendAck(TB_ERR_OK, TB_param.actual_position);
            break;
          case TB_PARAM_ACCELERATION:
            TB_SendAck(TB_ERR_OK, TB_param.acceleration);
            break;
     8d8:	46 c2       	rjmp	.+1164   	; 0xd66 <__stack+0x507>
          case TB_PARAM_CURRENT_RUN:
            TB_SendAck(TB_ERR_OK, TB_param.current);
     8da:	40 91 82 00 	lds	r20, 0x0082
     8de:	50 91 83 00 	lds	r21, 0x0083
     8e2:	60 91 84 00 	lds	r22, 0x0084
     8e6:	70 91 85 00 	lds	r23, 0x0085
     8ea:	84 e6       	ldi	r24, 0x64	; 100
     8ec:	0e 94 4b 03 	call	0x696	; 0x696 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     8f0:	80 e0       	ldi	r24, 0x00	; 0
          case TB_PARAM_ACCELERATION:
            TB_SendAck(TB_ERR_OK, TB_param.acceleration);
            break;
          case TB_PARAM_CURRENT_RUN:
            TB_SendAck(TB_ERR_OK, TB_param.current);
            break;
     8f2:	39 c2       	rjmp	.+1138   	; 0xd66 <__stack+0x507>
          case TB_PARAM_CURRENT_HOLD:
            TB_SendAck(TB_ERR_OK, TB_param.current_hold);
     8f4:	40 91 86 00 	lds	r20, 0x0086
     8f8:	50 91 87 00 	lds	r21, 0x0087
     8fc:	60 91 88 00 	lds	r22, 0x0088
     900:	70 91 89 00 	lds	r23, 0x0089
     904:	84 e6       	ldi	r24, 0x64	; 100
     906:	0e 94 4b 03 	call	0x696	; 0x696 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     90a:	80 e0       	ldi	r24, 0x00	; 0
          case TB_PARAM_CURRENT_RUN:
            TB_SendAck(TB_ERR_OK, TB_param.current);
            break;
          case TB_PARAM_CURRENT_HOLD:
            TB_SendAck(TB_ERR_OK, TB_param.current_hold);
            break;
     90c:	2c c2       	rjmp	.+1112   	; 0xd66 <__stack+0x507>
          case TB_PARAM_SPEED:
            TB_SendAck(TB_ERR_OK, TB_param.speed);
     90e:	40 91 7a 00 	lds	r20, 0x007A
     912:	50 91 7b 00 	lds	r21, 0x007B
     916:	60 91 7c 00 	lds	r22, 0x007C
     91a:	70 91 7d 00 	lds	r23, 0x007D
     91e:	84 e6       	ldi	r24, 0x64	; 100
     920:	0e 94 4b 03 	call	0x696	; 0x696 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     924:	80 e0       	ldi	r24, 0x00	; 0
          case TB_PARAM_CURRENT_HOLD:
            TB_SendAck(TB_ERR_OK, TB_param.current_hold);
            break;
          case TB_PARAM_SPEED:
            TB_SendAck(TB_ERR_OK, TB_param.speed);
            break;
     926:	1f c2       	rjmp	.+1086   	; 0xd66 <__stack+0x507>
          case TB_PARAM_RESOLUTION:
            TB_SendAck(TB_ERR_OK, TB_param.resolution);
     928:	40 91 8a 00 	lds	r20, 0x008A
     92c:	50 e0       	ldi	r21, 0x00	; 0
     92e:	60 e0       	ldi	r22, 0x00	; 0
     930:	70 e0       	ldi	r23, 0x00	; 0
     932:	84 e6       	ldi	r24, 0x64	; 100
     934:	0e 94 4b 03 	call	0x696	; 0x696 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     938:	80 e0       	ldi	r24, 0x00	; 0
          case TB_PARAM_SPEED:
            TB_SendAck(TB_ERR_OK, TB_param.speed);
            break;
          case TB_PARAM_RESOLUTION:
            TB_SendAck(TB_ERR_OK, TB_param.resolution);
            break;
     93a:	15 c2       	rjmp	.+1066   	; 0xd66 <__stack+0x507>
          case TB_PARAM_RFS_DISTANCE:
            TB_SendAck(TB_ERR_OK, TB_param.rfs_distance);
     93c:	40 91 8b 00 	lds	r20, 0x008B
     940:	50 91 8c 00 	lds	r21, 0x008C
     944:	60 91 8d 00 	lds	r22, 0x008D
     948:	70 91 8e 00 	lds	r23, 0x008E
     94c:	84 e6       	ldi	r24, 0x64	; 100
     94e:	0e 94 4b 03 	call	0x696	; 0x696 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     952:	80 e0       	ldi	r24, 0x00	; 0
          case TB_PARAM_RESOLUTION:
            TB_SendAck(TB_ERR_OK, TB_param.resolution);
            break;
          case TB_PARAM_RFS_DISTANCE:
            TB_SendAck(TB_ERR_OK, TB_param.rfs_distance);
            break;
     954:	08 c2       	rjmp	.+1040   	; 0xd66 <__stack+0x507>
// doplnit nastavitelné parametry
          default:
            TB_SendAck(TB_ERR_VALUE, 0);
     956:	40 e0       	ldi	r20, 0x00	; 0
     958:	50 e0       	ldi	r21, 0x00	; 0
     95a:	ba 01       	movw	r22, r20
     95c:	84 e0       	ldi	r24, 0x04	; 4
     95e:	0e 94 4b 03 	call	0x696	; 0x696 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     962:	80 e0       	ldi	r24, 0x00	; 0
            TB_SendAck(TB_ERR_OK, TB_param.rfs_distance);
            break;
// doplnit nastavitelné parametry
          default:
            TB_SendAck(TB_ERR_VALUE, 0);
            break;
     964:	00 c2       	rjmp	.+1024   	; 0xd66 <__stack+0x507>
        }
      }
      break;
    case TB_CMD_SIO:
		switch (TB_bufIn[TB_BUF_MOTOR])
     966:	20 91 a6 00 	lds	r18, 0x00A6
     96a:	21 30       	cpi	r18, 0x01	; 1
     96c:	09 f4       	brne	.+2      	; 0x970 <__stack+0x111>
     96e:	f8 c1       	rjmp	.+1008   	; 0xd60 <__stack+0x501>
     970:	18 f0       	brcs	.+6      	; 0x978 <__stack+0x119>
     972:	22 30       	cpi	r18, 0x02	; 2
     974:	49 f0       	breq	.+18     	; 0x988 <__stack+0x129>
     976:	54 c0       	rjmp	.+168    	; 0xa20 <__stack+0x1c1>
		{
	        case 0:
				#ifdef TB_SIO_BANK_0_IMPLEMENTED
					return TB_CMD_SIO;
				#else
					TB_SendAck(TB_ERR_TYPE, 0); // invalid value
     978:	40 e0       	ldi	r20, 0x00	; 0
     97a:	50 e0       	ldi	r21, 0x00	; 0
     97c:	ba 01       	movw	r22, r20
     97e:	83 e0       	ldi	r24, 0x03	; 3
     980:	0e 94 4b 03 	call	0x696	; 0x696 <TB_SendAck>
				}
				break;
			default:
				TB_SendAck(TB_ERR_TYPE, 0); // invalid value
		}
		return TB_CMD_SIO;
     984:	8e e0       	ldi	r24, 0x0E	; 14
				#ifdef TB_SIO_BANK_0_IMPLEMENTED
					return TB_CMD_SIO;
				#else
					TB_SendAck(TB_ERR_TYPE, 0); // invalid value
				#endif
				break;
     986:	ef c1       	rjmp	.+990    	; 0xd66 <__stack+0x507>
				#else
					TB_SendAck(TB_ERR_TYPE, 0); // invalid value
				#endif
				break;
			case 2:
				switch (TB_bufIn[TB_BUF_TYPE])
     988:	20 91 a5 00 	lds	r18, 0x00A5
     98c:	21 30       	cpi	r18, 0x01	; 1
     98e:	c1 f0       	breq	.+48     	; 0x9c0 <__stack+0x161>
     990:	18 f0       	brcs	.+6      	; 0x998 <__stack+0x139>
     992:	22 30       	cpi	r18, 0x02	; 2
     994:	49 f1       	breq	.+82     	; 0x9e8 <__stack+0x189>
     996:	3c c0       	rjmp	.+120    	; 0xa10 <__stack+0x1b1>
				{
					case 0:
						TB_out.b0 = (TB_Value != 0);
     998:	21 e0       	ldi	r18, 0x01	; 1
     99a:	67 2b       	or	r22, r23
     99c:	68 2b       	or	r22, r24
     99e:	69 2b       	or	r22, r25
     9a0:	09 f4       	brne	.+2      	; 0x9a4 <__stack+0x145>
     9a2:	20 e0       	ldi	r18, 0x00	; 0
     9a4:	80 91 71 00 	lds	r24, 0x0071
     9a8:	20 fb       	bst	r18, 0
     9aa:	80 f9       	bld	r24, 0
     9ac:	80 93 71 00 	sts	0x0071, r24

/******************************************************/
// send OK response from module
inline void TB_SendAckOK(void)
{
  TB_SendAck(100, 0);
     9b0:	40 e0       	ldi	r20, 0x00	; 0
     9b2:	50 e0       	ldi	r21, 0x00	; 0
     9b4:	ba 01       	movw	r22, r20
     9b6:	84 e6       	ldi	r24, 0x64	; 100
     9b8:	0e 94 4b 03 	call	0x696	; 0x696 <TB_SendAck>
				}
				break;
			default:
				TB_SendAck(TB_ERR_TYPE, 0); // invalid value
		}
		return TB_CMD_SIO;
     9bc:	8e e0       	ldi	r24, 0x0E	; 14
     9be:	d3 c1       	rjmp	.+934    	; 0xd66 <__stack+0x507>
					case 0:
						TB_out.b0 = (TB_Value != 0);
						TB_SendAckOK();
						break;
					case 1:
						TB_out.b1 = (TB_Value != 0);
     9c0:	21 e0       	ldi	r18, 0x01	; 1
     9c2:	67 2b       	or	r22, r23
     9c4:	68 2b       	or	r22, r24
     9c6:	69 2b       	or	r22, r25
     9c8:	09 f4       	brne	.+2      	; 0x9cc <__stack+0x16d>
     9ca:	20 e0       	ldi	r18, 0x00	; 0
     9cc:	80 91 71 00 	lds	r24, 0x0071
     9d0:	20 fb       	bst	r18, 0
     9d2:	81 f9       	bld	r24, 1
     9d4:	80 93 71 00 	sts	0x0071, r24

/******************************************************/
// send OK response from module
inline void TB_SendAckOK(void)
{
  TB_SendAck(100, 0);
     9d8:	40 e0       	ldi	r20, 0x00	; 0
     9da:	50 e0       	ldi	r21, 0x00	; 0
     9dc:	ba 01       	movw	r22, r20
     9de:	84 e6       	ldi	r24, 0x64	; 100
     9e0:	0e 94 4b 03 	call	0x696	; 0x696 <TB_SendAck>
				}
				break;
			default:
				TB_SendAck(TB_ERR_TYPE, 0); // invalid value
		}
		return TB_CMD_SIO;
     9e4:	8e e0       	ldi	r24, 0x0E	; 14
     9e6:	bf c1       	rjmp	.+894    	; 0xd66 <__stack+0x507>
					case 1:
						TB_out.b1 = (TB_Value != 0);
						TB_SendAckOK();
						break;
					case 2:
						TB_out.b2 = (TB_Value != 0);
     9e8:	21 e0       	ldi	r18, 0x01	; 1
     9ea:	67 2b       	or	r22, r23
     9ec:	68 2b       	or	r22, r24
     9ee:	69 2b       	or	r22, r25
     9f0:	09 f4       	brne	.+2      	; 0x9f4 <__stack+0x195>
     9f2:	20 e0       	ldi	r18, 0x00	; 0
     9f4:	80 91 71 00 	lds	r24, 0x0071
     9f8:	20 fb       	bst	r18, 0
     9fa:	82 f9       	bld	r24, 2
     9fc:	80 93 71 00 	sts	0x0071, r24

/******************************************************/
// send OK response from module
inline void TB_SendAckOK(void)
{
  TB_SendAck(100, 0);
     a00:	40 e0       	ldi	r20, 0x00	; 0
     a02:	50 e0       	ldi	r21, 0x00	; 0
     a04:	ba 01       	movw	r22, r20
     a06:	84 e6       	ldi	r24, 0x64	; 100
     a08:	0e 94 4b 03 	call	0x696	; 0x696 <TB_SendAck>
				}
				break;
			default:
				TB_SendAck(TB_ERR_TYPE, 0); // invalid value
		}
		return TB_CMD_SIO;
     a0c:	8e e0       	ldi	r24, 0x0E	; 14
     a0e:	ab c1       	rjmp	.+854    	; 0xd66 <__stack+0x507>
					case 2:
						TB_out.b2 = (TB_Value != 0);
						TB_SendAckOK();
						break;
					default:
						TB_SendAck(TB_ERR_TYPE, 0); // invalid value
     a10:	40 e0       	ldi	r20, 0x00	; 0
     a12:	50 e0       	ldi	r21, 0x00	; 0
     a14:	ba 01       	movw	r22, r20
     a16:	83 e0       	ldi	r24, 0x03	; 3
     a18:	0e 94 4b 03 	call	0x696	; 0x696 <TB_SendAck>
				}
				break;
			default:
				TB_SendAck(TB_ERR_TYPE, 0); // invalid value
		}
		return TB_CMD_SIO;
     a1c:	8e e0       	ldi	r24, 0x0E	; 14
						TB_out.b2 = (TB_Value != 0);
						TB_SendAckOK();
						break;
					default:
						TB_SendAck(TB_ERR_TYPE, 0); // invalid value
					break;
     a1e:	a3 c1       	rjmp	.+838    	; 0xd66 <__stack+0x507>
				}
				break;
			default:
				TB_SendAck(TB_ERR_TYPE, 0); // invalid value
     a20:	40 e0       	ldi	r20, 0x00	; 0
     a22:	50 e0       	ldi	r21, 0x00	; 0
     a24:	ba 01       	movw	r22, r20
     a26:	83 e0       	ldi	r24, 0x03	; 3
     a28:	0e 94 4b 03 	call	0x696	; 0x696 <TB_SendAck>
		}
		return TB_CMD_SIO;
     a2c:	8e e0       	ldi	r24, 0x0E	; 14
     a2e:	9b c1       	rjmp	.+822    	; 0xd66 <__stack+0x507>
		break;
    case TB_CMD_GIO:
		switch (TB_bufIn[TB_BUF_MOTOR])
     a30:	80 91 a6 00 	lds	r24, 0x00A6
     a34:	81 30       	cpi	r24, 0x01	; 1
     a36:	29 f0       	breq	.+10     	; 0xa42 <__stack+0x1e3>
     a38:	30 f0       	brcs	.+12     	; 0xa46 <__stack+0x1e7>
     a3a:	82 30       	cpi	r24, 0x02	; 2
     a3c:	09 f4       	brne	.+2      	; 0xa40 <__stack+0x1e1>
     a3e:	46 c0       	rjmp	.+140    	; 0xacc <__stack+0x26d>
     a40:	91 c1       	rjmp	.+802    	; 0xd64 <__stack+0x505>
						break;
				}
				break;
			case 1: // analog inputs (2)
				//TB_SendAck(TB_ERR_VALUE, 0); // invalid value
				return TB_CMD_GIO;
     a42:	8f e0       	ldi	r24, 0x0F	; 15
     a44:	90 c1       	rjmp	.+800    	; 0xd66 <__stack+0x507>
		break;
    case TB_CMD_GIO:
		switch (TB_bufIn[TB_BUF_MOTOR])
		{
			case 0: // inputs (4)
				switch (TB_bufIn[TB_BUF_TYPE])
     a46:	80 91 a5 00 	lds	r24, 0x00A5
     a4a:	81 30       	cpi	r24, 0x01	; 1
     a4c:	89 f0       	breq	.+34     	; 0xa70 <__stack+0x211>
     a4e:	28 f0       	brcs	.+10     	; 0xa5a <__stack+0x1fb>
     a50:	82 30       	cpi	r24, 0x02	; 2
     a52:	d1 f0       	breq	.+52     	; 0xa88 <__stack+0x229>
     a54:	83 30       	cpi	r24, 0x03	; 3
     a56:	29 f1       	breq	.+74     	; 0xaa2 <__stack+0x243>
     a58:	31 c0       	rjmp	.+98     	; 0xabc <__stack+0x25d>
				{
					case 0:
						TB_SendAck(TB_ERR_OK, TB_inp.b0);
     a5a:	40 91 a1 00 	lds	r20, 0x00A1
     a5e:	41 70       	andi	r20, 0x01	; 1
     a60:	50 e0       	ldi	r21, 0x00	; 0
     a62:	60 e0       	ldi	r22, 0x00	; 0
     a64:	70 e0       	ldi	r23, 0x00	; 0
     a66:	84 e6       	ldi	r24, 0x64	; 100
     a68:	0e 94 4b 03 	call	0x696	; 0x696 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     a6c:	80 e0       	ldi	r24, 0x00	; 0
			case 0: // inputs (4)
				switch (TB_bufIn[TB_BUF_TYPE])
				{
					case 0:
						TB_SendAck(TB_ERR_OK, TB_inp.b0);
						break;
     a6e:	7b c1       	rjmp	.+758    	; 0xd66 <__stack+0x507>
		            case 1:
						TB_SendAck(TB_ERR_OK, TB_inp.b1);
     a70:	40 91 a1 00 	lds	r20, 0x00A1
     a74:	46 95       	lsr	r20
     a76:	41 70       	andi	r20, 0x01	; 1
     a78:	50 e0       	ldi	r21, 0x00	; 0
     a7a:	60 e0       	ldi	r22, 0x00	; 0
     a7c:	70 e0       	ldi	r23, 0x00	; 0
     a7e:	84 e6       	ldi	r24, 0x64	; 100
     a80:	0e 94 4b 03 	call	0x696	; 0x696 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     a84:	80 e0       	ldi	r24, 0x00	; 0
					case 0:
						TB_SendAck(TB_ERR_OK, TB_inp.b0);
						break;
		            case 1:
						TB_SendAck(TB_ERR_OK, TB_inp.b1);
						break;
     a86:	6f c1       	rjmp	.+734    	; 0xd66 <__stack+0x507>
					case 2:
						TB_SendAck(TB_ERR_OK, TB_inp.b2);
     a88:	40 91 a1 00 	lds	r20, 0x00A1
     a8c:	42 fb       	bst	r20, 2
     a8e:	44 27       	eor	r20, r20
     a90:	40 f9       	bld	r20, 0
     a92:	50 e0       	ldi	r21, 0x00	; 0
     a94:	60 e0       	ldi	r22, 0x00	; 0
     a96:	70 e0       	ldi	r23, 0x00	; 0
     a98:	84 e6       	ldi	r24, 0x64	; 100
     a9a:	0e 94 4b 03 	call	0x696	; 0x696 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     a9e:	80 e0       	ldi	r24, 0x00	; 0
		            case 1:
						TB_SendAck(TB_ERR_OK, TB_inp.b1);
						break;
					case 2:
						TB_SendAck(TB_ERR_OK, TB_inp.b2);
						break;
     aa0:	62 c1       	rjmp	.+708    	; 0xd66 <__stack+0x507>
					case 3:
						TB_SendAck(TB_ERR_OK, TB_inp.b3);
     aa2:	40 91 a1 00 	lds	r20, 0x00A1
     aa6:	43 fb       	bst	r20, 3
     aa8:	44 27       	eor	r20, r20
     aaa:	40 f9       	bld	r20, 0
     aac:	50 e0       	ldi	r21, 0x00	; 0
     aae:	60 e0       	ldi	r22, 0x00	; 0
     ab0:	70 e0       	ldi	r23, 0x00	; 0
     ab2:	84 e6       	ldi	r24, 0x64	; 100
     ab4:	0e 94 4b 03 	call	0x696	; 0x696 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     ab8:	80 e0       	ldi	r24, 0x00	; 0
					case 2:
						TB_SendAck(TB_ERR_OK, TB_inp.b2);
						break;
					case 3:
						TB_SendAck(TB_ERR_OK, TB_inp.b3);
						break;
     aba:	55 c1       	rjmp	.+682    	; 0xd66 <__stack+0x507>
					default:
						TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     abc:	40 e0       	ldi	r20, 0x00	; 0
     abe:	50 e0       	ldi	r21, 0x00	; 0
     ac0:	ba 01       	movw	r22, r20
     ac2:	84 e0       	ldi	r24, 0x04	; 4
     ac4:	0e 94 4b 03 	call	0x696	; 0x696 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     ac8:	80 e0       	ldi	r24, 0x00	; 0
					case 3:
						TB_SendAck(TB_ERR_OK, TB_inp.b3);
						break;
					default:
						TB_SendAck(TB_ERR_VALUE, 0); // invalid value
						break;
     aca:	4d c1       	rjmp	.+666    	; 0xd66 <__stack+0x507>
			case 1: // analog inputs (2)
				//TB_SendAck(TB_ERR_VALUE, 0); // invalid value
				return TB_CMD_GIO;
				break;
			case 2: // outputs (2);
				switch (TB_bufIn[TB_BUF_TYPE])
     acc:	80 91 a5 00 	lds	r24, 0x00A5
     ad0:	88 23       	and	r24, r24
     ad2:	19 f0       	breq	.+6      	; 0xada <__stack+0x27b>
     ad4:	81 30       	cpi	r24, 0x01	; 1
     ad6:	61 f0       	breq	.+24     	; 0xaf0 <__stack+0x291>
     ad8:	17 c0       	rjmp	.+46     	; 0xb08 <__stack+0x2a9>
				{
					case 0:
						TB_SendAck(TB_ERR_OK, TB_out.b0);
     ada:	40 91 71 00 	lds	r20, 0x0071
     ade:	41 70       	andi	r20, 0x01	; 1
     ae0:	50 e0       	ldi	r21, 0x00	; 0
     ae2:	60 e0       	ldi	r22, 0x00	; 0
     ae4:	70 e0       	ldi	r23, 0x00	; 0
     ae6:	84 e6       	ldi	r24, 0x64	; 100
     ae8:	0e 94 4b 03 	call	0x696	; 0x696 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     aec:	80 e0       	ldi	r24, 0x00	; 0
			case 2: // outputs (2);
				switch (TB_bufIn[TB_BUF_TYPE])
				{
					case 0:
						TB_SendAck(TB_ERR_OK, TB_out.b0);
						break;
     aee:	3b c1       	rjmp	.+630    	; 0xd66 <__stack+0x507>
					case 1:
						TB_SendAck(TB_ERR_OK, TB_out.b1);
     af0:	40 91 71 00 	lds	r20, 0x0071
     af4:	46 95       	lsr	r20
     af6:	41 70       	andi	r20, 0x01	; 1
     af8:	50 e0       	ldi	r21, 0x00	; 0
     afa:	60 e0       	ldi	r22, 0x00	; 0
     afc:	70 e0       	ldi	r23, 0x00	; 0
     afe:	84 e6       	ldi	r24, 0x64	; 100
     b00:	0e 94 4b 03 	call	0x696	; 0x696 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     b04:	80 e0       	ldi	r24, 0x00	; 0
					case 0:
						TB_SendAck(TB_ERR_OK, TB_out.b0);
						break;
					case 1:
						TB_SendAck(TB_ERR_OK, TB_out.b1);
						break;
     b06:	2f c1       	rjmp	.+606    	; 0xd66 <__stack+0x507>
					default:
						TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     b08:	40 e0       	ldi	r20, 0x00	; 0
     b0a:	50 e0       	ldi	r21, 0x00	; 0
     b0c:	ba 01       	movw	r22, r20
     b0e:	84 e0       	ldi	r24, 0x04	; 4
     b10:	0e 94 4b 03 	call	0x696	; 0x696 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     b14:	80 e0       	ldi	r24, 0x00	; 0
					case 1:
						TB_SendAck(TB_ERR_OK, TB_out.b1);
						break;
					default:
						TB_SendAck(TB_ERR_VALUE, 0); // invalid value
						break;
     b16:	27 c1       	rjmp	.+590    	; 0xd66 <__stack+0x507>
				break;
			default:
				TB_SendAck(TB_ERR_VALUE, TB_bufIn[TB_BUF_MOTOR]); // invalid value
				break;
		}*/
		return TB_CMD_VENTIL;
     b18:	80 e1       	ldi	r24, 0x10	; 16
     b1a:	25 c1       	rjmp	.+586    	; 0xd66 <__stack+0x507>
		break;
	case TB_CMD_VZOREK:
		return TB_CMD_VZOREK;
     b1c:	81 e1       	ldi	r24, 0x11	; 17
     b1e:	23 c1       	rjmp	.+582    	; 0xd66 <__stack+0x507>
		break;
    case TB_CMD_RFS:
		return TB_CMD_RFS;
     b20:	8d e0       	ldi	r24, 0x0D	; 13
     b22:	21 c1       	rjmp	.+578    	; 0xd66 <__stack+0x507>
		break;
    case TB_CMD_SGP:
		if (TB_bufIn[TB_BUF_MOTOR] != 0)
     b24:	20 91 a6 00 	lds	r18, 0x00A6
     b28:	22 23       	and	r18, r18
     b2a:	41 f0       	breq	.+16     	; 0xb3c <__stack+0x2dd>
		{
			TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     b2c:	40 e0       	ldi	r20, 0x00	; 0
     b2e:	50 e0       	ldi	r21, 0x00	; 0
     b30:	ba 01       	movw	r22, r20
     b32:	84 e0       	ldi	r24, 0x04	; 4
     b34:	0e 94 4b 03 	call	0x696	; 0x696 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     b38:	80 e0       	ldi	r24, 0x00	; 0
     b3a:	15 c1       	rjmp	.+554    	; 0xd66 <__stack+0x507>
		{
			TB_SendAck(TB_ERR_VALUE, 0); // invalid value
		}
		else
		{
			switch (TB_bufIn[TB_BUF_TYPE])
     b3c:	20 91 a5 00 	lds	r18, 0x00A5
     b40:	21 34       	cpi	r18, 0x41	; 65
     b42:	51 f1       	breq	.+84     	; 0xb98 <__stack+0x339>
     b44:	18 f4       	brcc	.+6      	; 0xb4c <__stack+0x2ed>
     b46:	20 34       	cpi	r18, 0x40	; 64
     b48:	41 f0       	breq	.+16     	; 0xb5a <__stack+0x2fb>
     b4a:	86 c0       	rjmp	.+268    	; 0xc58 <__stack+0x3f9>
     b4c:	22 34       	cpi	r18, 0x42	; 66
     b4e:	09 f4       	brne	.+2      	; 0xb52 <__stack+0x2f3>
     b50:	43 c0       	rjmp	.+134    	; 0xbd8 <__stack+0x379>
     b52:	2c 34       	cpi	r18, 0x4C	; 76
     b54:	09 f4       	brne	.+2      	; 0xb58 <__stack+0x2f9>
     b56:	60 c0       	rjmp	.+192    	; 0xc18 <__stack+0x3b9>
     b58:	7f c0       	rjmp	.+254    	; 0xc58 <__stack+0x3f9>
			{
				case TB_GBPARAM_EEMAGIC:
					if (TB_Value != TB_gbparam.eemagic)
     b5a:	00 91 9c 00 	lds	r16, 0x009C
     b5e:	10 e0       	ldi	r17, 0x00	; 0
     b60:	20 e0       	ldi	r18, 0x00	; 0
     b62:	30 e0       	ldi	r19, 0x00	; 0
     b64:	60 17       	cp	r22, r16
     b66:	71 07       	cpc	r23, r17
     b68:	82 07       	cpc	r24, r18
     b6a:	93 07       	cpc	r25, r19
     b6c:	69 f0       	breq	.+26     	; 0xb88 <__stack+0x329>
					{
						TB_gbparam.eemagic = TB_Value;
     b6e:	60 93 9c 00 	sts	0x009C, r22
						b = (void *) &(TB_gbparam.eemagic) - (void *) &(TB_gbparam);
     b72:	19 82       	std	Y+1, r1	; 0x01
						eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.eemagic);
     b74:	49 81       	ldd	r20, Y+1	; 0x01
     b76:	20 91 ac 00 	lds	r18, 0x00AC
     b7a:	30 91 ad 00 	lds	r19, 0x00AD
     b7e:	c9 01       	movw	r24, r18
     b80:	84 0f       	add	r24, r20
     b82:	91 1d       	adc	r25, r1
     b84:	0e 94 99 09 	call	0x1332	; 0x1332 <__eeupd_byte_m32>
					}
					TB_SendAck(TB_ERR_OK, 0);
     b88:	40 e0       	ldi	r20, 0x00	; 0
     b8a:	50 e0       	ldi	r21, 0x00	; 0
     b8c:	ba 01       	movw	r22, r20
     b8e:	84 e6       	ldi	r24, 0x64	; 100
     b90:	0e 94 4b 03 	call	0x696	; 0x696 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     b94:	80 e0       	ldi	r24, 0x00	; 0
						TB_gbparam.eemagic = TB_Value;
						b = (void *) &(TB_gbparam.eemagic) - (void *) &(TB_gbparam);
						eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.eemagic);
					}
					TB_SendAck(TB_ERR_OK, 0);
					break;
     b96:	e7 c0       	rjmp	.+462    	; 0xd66 <__stack+0x507>
				case TB_GBPARAM_BAUD:
					if (TB_Value != TB_gbparam.baud)
     b98:	00 91 9d 00 	lds	r16, 0x009D
     b9c:	10 e0       	ldi	r17, 0x00	; 0
     b9e:	20 e0       	ldi	r18, 0x00	; 0
     ba0:	30 e0       	ldi	r19, 0x00	; 0
     ba2:	60 17       	cp	r22, r16
     ba4:	71 07       	cpc	r23, r17
     ba6:	82 07       	cpc	r24, r18
     ba8:	93 07       	cpc	r25, r19
     baa:	71 f0       	breq	.+28     	; 0xbc8 <__stack+0x369>
					{
						TB_gbparam.baud = TB_Value;
     bac:	60 93 9d 00 	sts	0x009D, r22
						b = (void *) &(TB_gbparam.baud) - (void *) &(TB_gbparam);
     bb0:	21 e0       	ldi	r18, 0x01	; 1
     bb2:	29 83       	std	Y+1, r18	; 0x01
						eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.baud);
     bb4:	49 81       	ldd	r20, Y+1	; 0x01
     bb6:	20 91 ac 00 	lds	r18, 0x00AC
     bba:	30 91 ad 00 	lds	r19, 0x00AD
     bbe:	c9 01       	movw	r24, r18
     bc0:	84 0f       	add	r24, r20
     bc2:	91 1d       	adc	r25, r1
     bc4:	0e 94 99 09 	call	0x1332	; 0x1332 <__eeupd_byte_m32>
					}
					TB_SendAck(TB_ERR_OK, 0);
     bc8:	40 e0       	ldi	r20, 0x00	; 0
     bca:	50 e0       	ldi	r21, 0x00	; 0
     bcc:	ba 01       	movw	r22, r20
     bce:	84 e6       	ldi	r24, 0x64	; 100
     bd0:	0e 94 4b 03 	call	0x696	; 0x696 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     bd4:	80 e0       	ldi	r24, 0x00	; 0
						TB_gbparam.baud = TB_Value;
						b = (void *) &(TB_gbparam.baud) - (void *) &(TB_gbparam);
						eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.baud);
					}
					TB_SendAck(TB_ERR_OK, 0);
					break;
     bd6:	c7 c0       	rjmp	.+398    	; 0xd66 <__stack+0x507>
				case TB_GBPARAM_ADDRESS:
					if (TB_Value != TB_gbparam.address)
     bd8:	00 91 9e 00 	lds	r16, 0x009E
     bdc:	10 e0       	ldi	r17, 0x00	; 0
     bde:	20 e0       	ldi	r18, 0x00	; 0
     be0:	30 e0       	ldi	r19, 0x00	; 0
     be2:	60 17       	cp	r22, r16
     be4:	71 07       	cpc	r23, r17
     be6:	82 07       	cpc	r24, r18
     be8:	93 07       	cpc	r25, r19
     bea:	71 f0       	breq	.+28     	; 0xc08 <__stack+0x3a9>
					{
						TB_gbparam.address = TB_Value;
     bec:	60 93 9e 00 	sts	0x009E, r22
				        b = (void *) &(TB_gbparam.address) - (void *) &(TB_gbparam);
     bf0:	22 e0       	ldi	r18, 0x02	; 2
     bf2:	29 83       	std	Y+1, r18	; 0x01
						eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.address);
     bf4:	49 81       	ldd	r20, Y+1	; 0x01
     bf6:	20 91 ac 00 	lds	r18, 0x00AC
     bfa:	30 91 ad 00 	lds	r19, 0x00AD
     bfe:	c9 01       	movw	r24, r18
     c00:	84 0f       	add	r24, r20
     c02:	91 1d       	adc	r25, r1
     c04:	0e 94 99 09 	call	0x1332	; 0x1332 <__eeupd_byte_m32>
					}
					TB_SendAck(TB_ERR_OK, 0);
     c08:	40 e0       	ldi	r20, 0x00	; 0
     c0a:	50 e0       	ldi	r21, 0x00	; 0
     c0c:	ba 01       	movw	r22, r20
     c0e:	84 e6       	ldi	r24, 0x64	; 100
     c10:	0e 94 4b 03 	call	0x696	; 0x696 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     c14:	80 e0       	ldi	r24, 0x00	; 0
						TB_gbparam.address = TB_Value;
				        b = (void *) &(TB_gbparam.address) - (void *) &(TB_gbparam);
						eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.address);
					}
					TB_SendAck(TB_ERR_OK, 0);
					break;
     c16:	a7 c0       	rjmp	.+334    	; 0xd66 <__stack+0x507>
				case TB_GBPARAM_HOST_ADDR:
					if (TB_Value != TB_gbparam.host_address)
     c18:	00 91 a0 00 	lds	r16, 0x00A0
     c1c:	10 e0       	ldi	r17, 0x00	; 0
     c1e:	20 e0       	ldi	r18, 0x00	; 0
     c20:	30 e0       	ldi	r19, 0x00	; 0
     c22:	60 17       	cp	r22, r16
     c24:	71 07       	cpc	r23, r17
     c26:	82 07       	cpc	r24, r18
     c28:	93 07       	cpc	r25, r19
     c2a:	71 f0       	breq	.+28     	; 0xc48 <__stack+0x3e9>
					{
						TB_gbparam.host_address = TB_Value;
     c2c:	60 93 a0 00 	sts	0x00A0, r22
						b = (void *) &(TB_gbparam.host_address) - (void *) &(TB_gbparam);
     c30:	24 e0       	ldi	r18, 0x04	; 4
     c32:	29 83       	std	Y+1, r18	; 0x01
						eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.host_address);
     c34:	49 81       	ldd	r20, Y+1	; 0x01
     c36:	20 91 ac 00 	lds	r18, 0x00AC
     c3a:	30 91 ad 00 	lds	r19, 0x00AD
     c3e:	c9 01       	movw	r24, r18
     c40:	84 0f       	add	r24, r20
     c42:	91 1d       	adc	r25, r1
     c44:	0e 94 99 09 	call	0x1332	; 0x1332 <__eeupd_byte_m32>
					}
					TB_SendAck(TB_ERR_OK, 0);
     c48:	40 e0       	ldi	r20, 0x00	; 0
     c4a:	50 e0       	ldi	r21, 0x00	; 0
     c4c:	ba 01       	movw	r22, r20
     c4e:	84 e6       	ldi	r24, 0x64	; 100
     c50:	0e 94 4b 03 	call	0x696	; 0x696 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     c54:	80 e0       	ldi	r24, 0x00	; 0
						TB_gbparam.host_address = TB_Value;
						b = (void *) &(TB_gbparam.host_address) - (void *) &(TB_gbparam);
						eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.host_address);
					}
					TB_SendAck(TB_ERR_OK, 0);
					break;
     c56:	87 c0       	rjmp	.+270    	; 0xd66 <__stack+0x507>
				default:
					TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     c58:	40 e0       	ldi	r20, 0x00	; 0
     c5a:	50 e0       	ldi	r21, 0x00	; 0
     c5c:	ba 01       	movw	r22, r20
     c5e:	84 e0       	ldi	r24, 0x04	; 4
     c60:	0e 94 4b 03 	call	0x696	; 0x696 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     c64:	80 e0       	ldi	r24, 0x00	; 0
					}
					TB_SendAck(TB_ERR_OK, 0);
					break;
				default:
					TB_SendAck(TB_ERR_VALUE, 0); // invalid value
					break;
     c66:	7f c0       	rjmp	.+254    	; 0xd66 <__stack+0x507>
			}
      }
      break;
    case TB_CMD_GGP:
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
     c68:	80 91 a6 00 	lds	r24, 0x00A6
     c6c:	88 23       	and	r24, r24
     c6e:	41 f0       	breq	.+16     	; 0xc80 <__stack+0x421>
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     c70:	40 e0       	ldi	r20, 0x00	; 0
     c72:	50 e0       	ldi	r21, 0x00	; 0
     c74:	ba 01       	movw	r22, r20
     c76:	84 e0       	ldi	r24, 0x04	; 4
     c78:	0e 94 4b 03 	call	0x696	; 0x696 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     c7c:	80 e0       	ldi	r24, 0x00	; 0
     c7e:	73 c0       	rjmp	.+230    	; 0xd66 <__stack+0x507>
      break;
    case TB_CMD_GGP:
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
      } else {
        switch (TB_bufIn[TB_BUF_TYPE]) {
     c80:	80 91 a5 00 	lds	r24, 0x00A5
     c84:	81 34       	cpi	r24, 0x41	; 65
     c86:	49 f0       	breq	.+18     	; 0xc9a <__stack+0x43b>
     c88:	18 f4       	brcc	.+6      	; 0xc90 <__stack+0x431>
     c8a:	80 34       	cpi	r24, 0x40	; 64
     c8c:	21 f1       	breq	.+72     	; 0xcd6 <__stack+0x477>
     c8e:	2d c0       	rjmp	.+90     	; 0xcea <__stack+0x48b>
     c90:	82 34       	cpi	r24, 0x42	; 66
     c92:	69 f0       	breq	.+26     	; 0xcae <__stack+0x44f>
     c94:	8c 34       	cpi	r24, 0x4C	; 76
     c96:	a9 f0       	breq	.+42     	; 0xcc2 <__stack+0x463>
     c98:	28 c0       	rjmp	.+80     	; 0xcea <__stack+0x48b>
          case TB_GBPARAM_BAUD:
            TB_SendAck(TB_ERR_OK, TB_gbparam.baud);
     c9a:	40 91 9d 00 	lds	r20, 0x009D
     c9e:	50 e0       	ldi	r21, 0x00	; 0
     ca0:	60 e0       	ldi	r22, 0x00	; 0
     ca2:	70 e0       	ldi	r23, 0x00	; 0
     ca4:	84 e6       	ldi	r24, 0x64	; 100
     ca6:	0e 94 4b 03 	call	0x696	; 0x696 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     caa:	80 e0       	ldi	r24, 0x00	; 0
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
      } else {
        switch (TB_bufIn[TB_BUF_TYPE]) {
          case TB_GBPARAM_BAUD:
            TB_SendAck(TB_ERR_OK, TB_gbparam.baud);
            break;
     cac:	5c c0       	rjmp	.+184    	; 0xd66 <__stack+0x507>
          case TB_GBPARAM_ADDRESS:
            TB_SendAck(TB_ERR_OK, TB_gbparam.address);
     cae:	40 91 9e 00 	lds	r20, 0x009E
     cb2:	50 e0       	ldi	r21, 0x00	; 0
     cb4:	60 e0       	ldi	r22, 0x00	; 0
     cb6:	70 e0       	ldi	r23, 0x00	; 0
     cb8:	84 e6       	ldi	r24, 0x64	; 100
     cba:	0e 94 4b 03 	call	0x696	; 0x696 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     cbe:	80 e0       	ldi	r24, 0x00	; 0
          case TB_GBPARAM_BAUD:
            TB_SendAck(TB_ERR_OK, TB_gbparam.baud);
            break;
          case TB_GBPARAM_ADDRESS:
            TB_SendAck(TB_ERR_OK, TB_gbparam.address);
            break;
     cc0:	52 c0       	rjmp	.+164    	; 0xd66 <__stack+0x507>
          case TB_GBPARAM_HOST_ADDR:
            TB_SendAck(TB_ERR_OK, TB_gbparam.host_address);
     cc2:	40 91 a0 00 	lds	r20, 0x00A0
     cc6:	50 e0       	ldi	r21, 0x00	; 0
     cc8:	60 e0       	ldi	r22, 0x00	; 0
     cca:	70 e0       	ldi	r23, 0x00	; 0
     ccc:	84 e6       	ldi	r24, 0x64	; 100
     cce:	0e 94 4b 03 	call	0x696	; 0x696 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     cd2:	80 e0       	ldi	r24, 0x00	; 0
          case TB_GBPARAM_ADDRESS:
            TB_SendAck(TB_ERR_OK, TB_gbparam.address);
            break;
          case TB_GBPARAM_HOST_ADDR:
            TB_SendAck(TB_ERR_OK, TB_gbparam.host_address);
            break;
     cd4:	48 c0       	rjmp	.+144    	; 0xd66 <__stack+0x507>
          case TB_GBPARAM_EEMAGIC:
            TB_SendAck(TB_ERR_OK, TB_gbparam.eemagic);
     cd6:	40 91 9c 00 	lds	r20, 0x009C
     cda:	50 e0       	ldi	r21, 0x00	; 0
     cdc:	60 e0       	ldi	r22, 0x00	; 0
     cde:	70 e0       	ldi	r23, 0x00	; 0
     ce0:	84 e6       	ldi	r24, 0x64	; 100
     ce2:	0e 94 4b 03 	call	0x696	; 0x696 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     ce6:	80 e0       	ldi	r24, 0x00	; 0
          case TB_GBPARAM_HOST_ADDR:
            TB_SendAck(TB_ERR_OK, TB_gbparam.host_address);
            break;
          case TB_GBPARAM_EEMAGIC:
            TB_SendAck(TB_ERR_OK, TB_gbparam.eemagic);
            break;
     ce8:	3e c0       	rjmp	.+124    	; 0xd66 <__stack+0x507>
          default:
            TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     cea:	40 e0       	ldi	r20, 0x00	; 0
     cec:	50 e0       	ldi	r21, 0x00	; 0
     cee:	ba 01       	movw	r22, r20
     cf0:	84 e0       	ldi	r24, 0x04	; 4
     cf2:	0e 94 4b 03 	call	0x696	; 0x696 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     cf6:	80 e0       	ldi	r24, 0x00	; 0
          case TB_GBPARAM_EEMAGIC:
            TB_SendAck(TB_ERR_OK, TB_gbparam.eemagic);
            break;
          default:
            TB_SendAck(TB_ERR_VALUE, 0); // invalid value
            break;
     cf8:	36 c0       	rjmp	.+108    	; 0xd66 <__stack+0x507>
        }
      }
      break;
    case 136: // get module version
      if (TB_bufIn[TB_BUF_TYPE] == 0) {
     cfa:	80 91 a5 00 	lds	r24, 0x00A5
     cfe:	81 11       	cpse	r24, r1
     d00:	1c c0       	rjmp	.+56     	; 0xd3a <__stack+0x4db>
        // text mode
        TB_bufOut[0] = TB_AddrReply;
     d02:	80 91 ae 00 	lds	r24, 0x00AE
     d06:	80 93 93 00 	sts	0x0093, r24
        TB_bufOut[1] = '1';
     d0a:	81 e3       	ldi	r24, 0x31	; 49
     d0c:	80 93 94 00 	sts	0x0094, r24
        TB_bufOut[2] = '0';
     d10:	90 e3       	ldi	r25, 0x30	; 48
     d12:	90 93 95 00 	sts	0x0095, r25
        TB_bufOut[3] = '2';
     d16:	22 e3       	ldi	r18, 0x32	; 50
     d18:	20 93 96 00 	sts	0x0096, r18
        TB_bufOut[4] = '1';
     d1c:	80 93 97 00 	sts	0x0097, r24
        TB_bufOut[5] = 'V';
     d20:	36 e5       	ldi	r19, 0x56	; 86
     d22:	30 93 98 00 	sts	0x0098, r19
        TB_bufOut[6] = '1';
     d26:	80 93 99 00 	sts	0x0099, r24
        TB_bufOut[7] = '2';
     d2a:	20 93 9a 00 	sts	0x009A, r18
        TB_bufOut[8] = '0';
     d2e:	90 93 9b 00 	sts	0x009B, r25
        TB_Send();
     d32:	0e 94 fb 02 	call	0x5f6	; 0x5f6 <TB_Send>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     d36:	80 e0       	ldi	r24, 0x00	; 0
     d38:	16 c0       	rjmp	.+44     	; 0xd66 <__stack+0x507>
        TB_bufOut[7] = '2';
        TB_bufOut[8] = '0';
        TB_Send();
       } else {
        // binary mode
        TB_SendAck(TB_ERR_OK, (0x10203040));
     d3a:	40 e4       	ldi	r20, 0x40	; 64
     d3c:	50 e3       	ldi	r21, 0x30	; 48
     d3e:	60 e2       	ldi	r22, 0x20	; 32
     d40:	70 e1       	ldi	r23, 0x10	; 16
     d42:	84 e6       	ldi	r24, 0x64	; 100
     d44:	0e 94 4b 03 	call	0x696	; 0x696 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     d48:	80 e0       	ldi	r24, 0x00	; 0
     d4a:	0d c0       	rjmp	.+26     	; 0xd66 <__stack+0x507>
        // binary mode
        TB_SendAck(TB_ERR_OK, (0x10203040));
      };
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
     d4c:	40 e0       	ldi	r20, 0x00	; 0
     d4e:	50 e0       	ldi	r21, 0x00	; 0
     d50:	ba 01       	movw	r22, r20
     d52:	82 e0       	ldi	r24, 0x02	; 2
     d54:	0e 94 4b 03 	call	0x696	; 0x696 <TB_SendAck>
      return 0;
     d58:	80 e0       	ldi	r24, 0x00	; 0
     d5a:	05 c0       	rjmp	.+10     	; 0xd66 <__stack+0x507>
    case TB_CMD_ROL:
      TB_SendAck(TB_ERR_OK, 0);
      return TB_CMD_ROL;
      break;
    case TB_CMD_MVP:
      return TB_CMD_MVP;
     d5c:	84 e0       	ldi	r24, 0x04	; 4
     d5e:	03 c0       	rjmp	.+6      	; 0xd66 <__stack+0x507>
					TB_SendAck(TB_ERR_TYPE, 0); // invalid value
				#endif
				break;
			case 1:
				#ifdef TB_SIO_BANK_1_IMPLEMENTED
					return TB_CMD_SIO;
     d60:	8e e0       	ldi	r24, 0x0E	; 14
     d62:	01 c0       	rjmp	.+2      	; 0xd66 <__stack+0x507>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     d64:	80 e0       	ldi	r24, 0x00	; 0
}
     d66:	0f 90       	pop	r0
     d68:	df 91       	pop	r29
     d6a:	cf 91       	pop	r28
     d6c:	1f 91       	pop	r17
     d6e:	0f 91       	pop	r16
     d70:	08 95       	ret

00000d72 <TB_SendSerVzorku>:
}

/******************************************************/
// set command to module
void TB_SendSerVzorku(byte addr, byte command, byte type, byte Type4, byte Type3, byte Type2, byte Type1, byte Type0)
{
     d72:	af 92       	push	r10
     d74:	cf 92       	push	r12
     d76:	ef 92       	push	r14
     d78:	0f 93       	push	r16
	TB_bufOut[0] = addr;
     d7a:	80 93 93 00 	sts	0x0093, r24
	TB_bufOut[1] = command;
     d7e:	60 93 94 00 	sts	0x0094, r22
	TB_bufOut[2] = type;
     d82:	40 93 95 00 	sts	0x0095, r20
	TB_bufOut[3] = Type4;
     d86:	20 93 96 00 	sts	0x0096, r18
	TB_bufOut[4] = Type3;
     d8a:	00 93 97 00 	sts	0x0097, r16
	TB_bufOut[5] = Type2;
     d8e:	e0 92 98 00 	sts	0x0098, r14
	TB_bufOut[6] = Type1;
     d92:	c0 92 99 00 	sts	0x0099, r12
	TB_bufOut[7] = Type0;
     d96:	a0 92 9a 00 	sts	0x009A, r10
	TB_calcSum();
     d9a:	0e 94 03 03 	call	0x606	; 0x606 <TB_calcSum>
	TB_Send();
     d9e:	0e 94 fb 02 	call	0x5f6	; 0x5f6 <TB_Send>
}
     da2:	0f 91       	pop	r16
     da4:	ef 90       	pop	r14
     da6:	cf 90       	pop	r12
     da8:	af 90       	pop	r10
     daa:	08 95       	ret

00000dac <uart_get_char>:
  return 9;
}

inline byte uart_rx_empty(void)
{
  return (uart0_buf_rx_ptr_e == uart0_buf_rx_ptr_b);
     dac:	90 91 6d 00 	lds	r25, 0x006D
     db0:	80 91 6e 00 	lds	r24, 0x006E
  // read     -> b++, read *b
  // interrupt safe -> read *(b+1); b++
  byte ptr;
  byte res;
  
  if (uart_rx_empty()) return 0;
     db4:	98 17       	cp	r25, r24
     db6:	61 f0       	breq	.+24     	; 0xdd0 <uart_get_char+0x24>

  ptr = (uart0_buf_rx_ptr_b+1) & UART0_BUFFER_LINEAR_SIZE_MAX;
     db8:	90 91 6e 00 	lds	r25, 0x006E
     dbc:	9f 5f       	subi	r25, 0xFF	; 255
     dbe:	9f 70       	andi	r25, 0x0F	; 15
  res = uart0_buf_rx[ptr];
     dc0:	e9 2f       	mov	r30, r25
     dc2:	f0 e0       	ldi	r31, 0x00	; 0
     dc4:	e8 5b       	subi	r30, 0xB8	; 184
     dc6:	fe 4f       	sbci	r31, 0xFE	; 254
     dc8:	80 81       	ld	r24, Z
  uart0_buf_rx_ptr_b = ptr;
     dca:	90 93 6e 00 	sts	0x006E, r25
  return res;
     dce:	08 95       	ret
  // read     -> b++, read *b
  // interrupt safe -> read *(b+1); b++
  byte ptr;
  byte res;
  
  if (uart_rx_empty()) return 0;
     dd0:	80 e0       	ldi	r24, 0x00	; 0
  ptr = (uart0_buf_rx_ptr_b+1) & UART0_BUFFER_LINEAR_SIZE_MAX;
  res = uart0_buf_rx[ptr];
  uart0_buf_rx_ptr_b = ptr;
  return res;
  
}
     dd2:	08 95       	ret

00000dd4 <uart_receive_char>:
{
  // write    -> e++, write *e
  // interrupt safe -> write *(e+1); e++
  byte ptr;

  ptr = (uart0_buf_rx_ptr_e+1) & UART0_BUFFER_LINEAR_SIZE_MAX;
     dd4:	90 91 6d 00 	lds	r25, 0x006D
     dd8:	9f 5f       	subi	r25, 0xFF	; 255
     dda:	9f 70       	andi	r25, 0x0F	; 15
  uart0_buf_rx[ptr] = dat;
     ddc:	e9 2f       	mov	r30, r25
     dde:	f0 e0       	ldi	r31, 0x00	; 0
     de0:	e8 5b       	subi	r30, 0xB8	; 184
     de2:	fe 4f       	sbci	r31, 0xFE	; 254
     de4:	80 83       	st	Z, r24
  uart0_buf_rx_ptr_e = ptr;
     de6:	90 93 6d 00 	sts	0x006D, r25
     dea:	08 95       	ret

00000dec <uart_send_char>:
char uart_send_char(void)
{
  byte ptr;
  byte res;

  ptr = uart0_buf_tx_ptr;
     dec:	90 91 6c 00 	lds	r25, 0x006C
  res = uart0_buf_tx[ptr];
     df0:	e9 2f       	mov	r30, r25
     df2:	f0 e0       	ldi	r31, 0x00	; 0
     df4:	e1 55       	subi	r30, 0x51	; 81
     df6:	ff 4f       	sbci	r31, 0xFF	; 255
     df8:	80 81       	ld	r24, Z
  uart0_buf_tx_ptr = ptr+1;
     dfa:	9f 5f       	subi	r25, 0xFF	; 255
     dfc:	90 93 6c 00 	sts	0x006C, r25
  return res;
}
     e00:	08 95       	ret

00000e02 <uart_send>:
/******************************************************/
// start sending TX buffer
/******************************************************/
void uart_send(void)
{
  if (uart0_flags.txing == false) {
     e02:	80 91 65 00 	lds	r24, 0x0065
     e06:	80 fd       	sbrc	r24, 0
     e08:	0b c0       	rjmp	.+22     	; 0xe20 <uart_send+0x1e>
    // is some data in buffer ?
    uart0_flags.txing = true;
     e0a:	80 91 65 00 	lds	r24, 0x0065
     e0e:	81 60       	ori	r24, 0x01	; 1
     e10:	80 93 65 00 	sts	0x0065, r24
    //uart0_tx_timeout = UART0_TX_TIMEOUT;
    UART0_TX_ENA;  // tx mode
     e14:	92 9a       	sbi	0x12, 2	; 18
    uart0_buf_tx_ptr = 0; // send first byte from buffer
     e16:	10 92 6c 00 	sts	0x006C, r1
    UART0_PROC_UDR = uart_send_char();
     e1a:	0e 94 f6 06 	call	0xdec	; 0xdec <uart_send_char>
     e1e:	8c b9       	out	0x0c, r24	; 12
     e20:	08 95       	ret

00000e22 <uart_interrupt_rx>:
/******************************************************/
// Enable/disable interrupts
/******************************************************/
void uart_interrupt_rx(byte enable)
{
  if (enable)
     e22:	88 23       	and	r24, r24
     e24:	11 f0       	breq	.+4      	; 0xe2a <uart_interrupt_rx+0x8>
    UART0_PROC_UCSRB |= BV(UART0_PROC_RXCIE);
     e26:	57 9a       	sbi	0x0a, 7	; 10
     e28:	08 95       	ret
   else
    UART0_PROC_UCSRB &= ~BV(UART0_PROC_RXCIE);
     e2a:	57 98       	cbi	0x0a, 7	; 10
     e2c:	08 95       	ret

00000e2e <uart_interrupt_tx>:
}

void uart_interrupt_tx(byte enable)
{
  if (enable)
     e2e:	88 23       	and	r24, r24
     e30:	11 f0       	breq	.+4      	; 0xe36 <uart_interrupt_tx+0x8>
    UART0_PROC_UCSRB |= BV(UART0_PROC_TXCIE);
     e32:	56 9a       	sbi	0x0a, 6	; 10
     e34:	08 95       	ret
   else
    UART0_PROC_UCSRB &= ~BV(UART0_PROC_TXCIE);
     e36:	56 98       	cbi	0x0a, 6	; 10
     e38:	08 95       	ret

00000e3a <__vector_13>:

/******************************************************/
//
/******************************************************/
ISR(UART0_PROC_RX_vect)
{
     e3a:	1f 92       	push	r1
     e3c:	0f 92       	push	r0
     e3e:	0f b6       	in	r0, 0x3f	; 63
     e40:	0f 92       	push	r0
     e42:	11 24       	eor	r1, r1
     e44:	2f 93       	push	r18
     e46:	3f 93       	push	r19
     e48:	4f 93       	push	r20
     e4a:	5f 93       	push	r21
     e4c:	6f 93       	push	r22
     e4e:	7f 93       	push	r23
     e50:	8f 93       	push	r24
     e52:	9f 93       	push	r25
     e54:	af 93       	push	r26
     e56:	bf 93       	push	r27
     e58:	ef 93       	push	r30
     e5a:	ff 93       	push	r31
  byte tmpDat;
  byte tmpStatus;
  
  uart0_rx_timeout = UART0_TIMEOUT;
     e5c:	85 e0       	ldi	r24, 0x05	; 5
     e5e:	80 93 67 00 	sts	0x0067, r24
  tmpStatus = UART0_PROC_UCSRA;
     e62:	8b b1       	in	r24, 0x0b	; 11
  uart0_status |= tmpStatus;
     e64:	90 91 66 00 	lds	r25, 0x0066
     e68:	89 2b       	or	r24, r25
     e6a:	80 93 66 00 	sts	0x0066, r24
  tmpDat = UART0_PROC_UDR;
     e6e:	8c b1       	in	r24, 0x0c	; 12
  uart_receive_char(tmpDat);
     e70:	0e 94 ea 06 	call	0xdd4	; 0xdd4 <uart_receive_char>
}
     e74:	ff 91       	pop	r31
     e76:	ef 91       	pop	r30
     e78:	bf 91       	pop	r27
     e7a:	af 91       	pop	r26
     e7c:	9f 91       	pop	r25
     e7e:	8f 91       	pop	r24
     e80:	7f 91       	pop	r23
     e82:	6f 91       	pop	r22
     e84:	5f 91       	pop	r21
     e86:	4f 91       	pop	r20
     e88:	3f 91       	pop	r19
     e8a:	2f 91       	pop	r18
     e8c:	0f 90       	pop	r0
     e8e:	0f be       	out	0x3f, r0	; 63
     e90:	0f 90       	pop	r0
     e92:	1f 90       	pop	r1
     e94:	18 95       	reti

00000e96 <__vector_15>:

/******************************************************/
//
/******************************************************/
ISR(UART0_PROC_TX_vect)
{
     e96:	1f 92       	push	r1
     e98:	0f 92       	push	r0
     e9a:	0f b6       	in	r0, 0x3f	; 63
     e9c:	0f 92       	push	r0
     e9e:	11 24       	eor	r1, r1
     ea0:	2f 93       	push	r18
     ea2:	3f 93       	push	r19
     ea4:	4f 93       	push	r20
     ea6:	5f 93       	push	r21
     ea8:	6f 93       	push	r22
     eaa:	7f 93       	push	r23
     eac:	8f 93       	push	r24
     eae:	9f 93       	push	r25
     eb0:	af 93       	push	r26
     eb2:	bf 93       	push	r27
     eb4:	ef 93       	push	r30
     eb6:	ff 93       	push	r31
  byte tmpDat;

  // ???
  if (uart0_flags.txing == false) return;
     eb8:	80 91 65 00 	lds	r24, 0x0065
     ebc:	80 ff       	sbrs	r24, 0
     ebe:	0e c0       	rjmp	.+28     	; 0xedc <__vector_15+0x46>

  // is next data in buffer?
  if (uart0_buf_tx_ptr > 8) {
     ec0:	80 91 6c 00 	lds	r24, 0x006C
     ec4:	89 30       	cpi	r24, 0x09	; 9
     ec6:	38 f0       	brcs	.+14     	; 0xed6 <__vector_15+0x40>
    // whole buffer was sended
    uart0_flags.txing = FALSE;
     ec8:	80 91 65 00 	lds	r24, 0x0065
     ecc:	8e 7f       	andi	r24, 0xFE	; 254
     ece:	80 93 65 00 	sts	0x0065, r24
    // if whole packed was send, wait for response
    //uart0_flags.wait_tx = TRUE;
    UART0_TX_DIS;   // rx mode
     ed2:	92 98       	cbi	0x12, 2	; 18
    return;
     ed4:	03 c0       	rjmp	.+6      	; 0xedc <__vector_15+0x46>
  } else {
    // send next byte
    tmpDat = uart_send_char();
     ed6:	0e 94 f6 06 	call	0xdec	; 0xdec <uart_send_char>
    UART0_PROC_UDR = tmpDat;
     eda:	8c b9       	out	0x0c, r24	; 12
  }
}
     edc:	ff 91       	pop	r31
     ede:	ef 91       	pop	r30
     ee0:	bf 91       	pop	r27
     ee2:	af 91       	pop	r26
     ee4:	9f 91       	pop	r25
     ee6:	8f 91       	pop	r24
     ee8:	7f 91       	pop	r23
     eea:	6f 91       	pop	r22
     eec:	5f 91       	pop	r21
     eee:	4f 91       	pop	r20
     ef0:	3f 91       	pop	r19
     ef2:	2f 91       	pop	r18
     ef4:	0f 90       	pop	r0
     ef6:	0f be       	out	0x3f, r0	; 63
     ef8:	0f 90       	pop	r0
     efa:	1f 90       	pop	r1
     efc:	18 95       	reti

00000efe <uart0_init>:
// Initialization
void uart0_init(void)
{
  // UART port

  UART0_PROC_UBRRL = (F_CPU / (16UL * UART0_DEFAULT_BAUD)) - 1;
     efe:	87 e0       	ldi	r24, 0x07	; 7
     f00:	89 b9       	out	0x09, r24	; 9

  UART0_PROC_UCSRB |= BV(UART0_PROC_TXEN) | BV(UART0_PROC_RXEN); /* tx/rx enable */
     f02:	8a b1       	in	r24, 0x0a	; 10
     f04:	88 61       	ori	r24, 0x18	; 24
     f06:	8a b9       	out	0x0a, r24	; 10

  uart_interrupt_rx(true);
     f08:	81 e0       	ldi	r24, 0x01	; 1
     f0a:	0e 94 11 07 	call	0xe22	; 0xe22 <uart_interrupt_rx>
  uart_interrupt_tx(true);
     f0e:	81 e0       	ldi	r24, 0x01	; 1
     f10:	0e 94 17 07 	call	0xe2e	; 0xe2e <uart_interrupt_tx>
  uart0_status = 0;
     f14:	10 92 66 00 	sts	0x0066, r1
     f18:	08 95       	ret

00000f1a <uart0_process>:
}

//----------------------------------------------------------
// process internal logic
void uart0_process(void)
{
     f1a:	bf 92       	push	r11
     f1c:	cf 92       	push	r12
     f1e:	df 92       	push	r13
     f20:	ef 92       	push	r14
     f22:	ff 92       	push	r15
     f24:	0f 93       	push	r16
     f26:	1f 93       	push	r17
     f28:	cf 93       	push	r28
     f2a:	df 93       	push	r29
  return ((uart0_buf_pac_rx_ptr_e - uart0_buf_pac_rx_ptr_b) & UART0_BUFFER_PACKET_SIZE_MAX);
}

inline byte uart_pac_tx_empty(void)
{
  return (uart0_buf_pac_tx_ptr_e == uart0_buf_pac_tx_ptr_b);
     f2c:	90 91 6a 00 	lds	r25, 0x006A
     f30:	80 91 6b 00 	lds	r24, 0x006B
  byte iptr;
  byte sum;
  byte *ptr;

  // pøedává zpravy na odvysílání z paketového do lineárního bufferu
  if (!uart_pac_tx_empty()) {
     f34:	98 17       	cp	r25, r24
     f36:	49 f1       	breq	.+82     	; 0xf8a <uart0_process+0x70>
    // jsou data k odesláni ?
    if ((!uart0_flags.txing)) {
     f38:	80 91 65 00 	lds	r24, 0x0065
     f3c:	80 fd       	sbrc	r24, 0
     f3e:	25 c0       	rjmp	.+74     	; 0xf8a <uart0_process+0x70>
      // nevysíláme ?
      // zaèneme vysílat dalí zprávu
      iptr = (uart0_buf_pac_tx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
     f40:	50 91 6b 00 	lds	r21, 0x006B
     f44:	5f 5f       	subi	r21, 0xFF	; 255
     f46:	5f 70       	andi	r21, 0x0F	; 15
      ptr = (byte *) &(uart0_buf_pac_tx[iptr].b[0]);
     f48:	85 2f       	mov	r24, r21
     f4a:	90 e0       	ldi	r25, 0x00	; 0
     f4c:	9c 01       	movw	r18, r24
     f4e:	22 0f       	add	r18, r18
     f50:	33 1f       	adc	r19, r19
     f52:	22 0f       	add	r18, r18
     f54:	33 1f       	adc	r19, r19
     f56:	22 0f       	add	r18, r18
     f58:	33 1f       	adc	r19, r19
     f5a:	82 0f       	add	r24, r18
     f5c:	93 1f       	adc	r25, r19
     f5e:	88 5a       	subi	r24, 0xA8	; 168
     f60:	9e 4f       	sbci	r25, 0xFE	; 254
     f62:	9c 01       	movw	r18, r24
     f64:	27 5f       	subi	r18, 0xF7	; 247
     f66:	3f 4f       	sbci	r19, 0xFF	; 255
     f68:	fc 01       	movw	r30, r24
     f6a:	df 01       	movw	r26, r30
     f6c:	a8 1b       	sub	r26, r24
     f6e:	b9 0b       	sbc	r27, r25
      for (i=0; i<9; i++) {
        uart0_buf_tx[i] = *ptr;
     f70:	41 91       	ld	r20, Z+
     f72:	a1 55       	subi	r26, 0x51	; 81
     f74:	bf 4f       	sbci	r27, 0xFF	; 255
     f76:	4c 93       	st	X, r20
    if ((!uart0_flags.txing)) {
      // nevysíláme ?
      // zaèneme vysílat dalí zprávu
      iptr = (uart0_buf_pac_tx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
      ptr = (byte *) &(uart0_buf_pac_tx[iptr].b[0]);
      for (i=0; i<9; i++) {
     f78:	e2 17       	cp	r30, r18
     f7a:	f3 07       	cpc	r31, r19
     f7c:	b1 f7       	brne	.-20     	; 0xf6a <uart0_process+0x50>
        uart0_buf_tx[i] = *ptr;
        ptr++;
      }
      uart0_buf_pac_tx_ptr_b = iptr;
     f7e:	50 93 6b 00 	sts	0x006B, r21
      uart0_buf_tx_ptr = 0;
     f82:	10 92 6c 00 	sts	0x006C, r1
      uart_send();
     f86:	0e 94 01 07 	call	0xe02	; 0xe02 <uart_send>
    }
  }

  // kontroluje pøijatá data
  if ((!uart0_flags.data_received) && (uart_rx_size() > 8)) {
     f8a:	80 91 65 00 	lds	r24, 0x0065
     f8e:	83 fd       	sbrc	r24, 3
     f90:	4b c0       	rjmp	.+150    	; 0x1028 <uart0_process+0x10e>
/******************************************************/
// Useful functions
/******************************************************/
inline byte uart_rx_size(void)
{
  return ((uart0_buf_rx_ptr_e - uart0_buf_rx_ptr_b) & UART0_BUFFER_LINEAR_SIZE_MAX);
     f92:	80 91 6d 00 	lds	r24, 0x006D
     f96:	90 91 6e 00 	lds	r25, 0x006E
     f9a:	89 1b       	sub	r24, r25
     f9c:	8f 70       	andi	r24, 0x0F	; 15
      uart_send();
    }
  }

  // kontroluje pøijatá data
  if ((!uart0_flags.data_received) && (uart_rx_size() > 8)) {
     f9e:	89 30       	cpi	r24, 0x09	; 9
     fa0:	08 f4       	brcc	.+2      	; 0xfa4 <uart0_process+0x8a>
     fa2:	42 c0       	rjmp	.+132    	; 0x1028 <uart0_process+0x10e>
    // máme alespoò 9 bytù dat a nejsou nezpracovaná data?


    // zjístíme adresu volného místa v paketovém pøijímacm bufferu
    iptr = (uart0_buf_pac_rx_ptr_e+1) & UART0_BUFFER_PACKET_SIZE_MAX;
     fa4:	b0 90 68 00 	lds	r11, 0x0068
     fa8:	81 e0       	ldi	r24, 0x01	; 1
     faa:	8b 0d       	add	r24, r11
     fac:	8f 70       	andi	r24, 0x0F	; 15
     fae:	b8 2e       	mov	r11, r24
    ptr = (byte *) &(uart0_buf_pac_rx[iptr].b[0]);
     fb0:	e8 2e       	mov	r14, r24
     fb2:	f1 2c       	mov	r15, r1
     fb4:	f7 01       	movw	r30, r14
     fb6:	ee 0f       	add	r30, r30
     fb8:	ff 1f       	adc	r31, r31
     fba:	ee 0f       	add	r30, r30
     fbc:	ff 1f       	adc	r31, r31
     fbe:	ee 0f       	add	r30, r30
     fc0:	ff 1f       	adc	r31, r31
     fc2:	ee 0d       	add	r30, r14
     fc4:	ff 1d       	adc	r31, r15
     fc6:	cf 01       	movw	r24, r30
     fc8:	88 54       	subi	r24, 0x48	; 72
     fca:	9f 4f       	sbci	r25, 0xFF	; 255
     fcc:	6c 01       	movw	r12, r24
     fce:	8c 01       	movw	r16, r24
     fd0:	07 5f       	subi	r16, 0xF7	; 247
     fd2:	1f 4f       	sbci	r17, 0xFF	; 255
     fd4:	ec 01       	movw	r28, r24

    // pøedáme do paketového pøijímacího bufferu
    for(i=0; i<9; i++) {
      *ptr = uart_get_char();
     fd6:	0e 94 d6 06 	call	0xdac	; 0xdac <uart_get_char>
     fda:	89 93       	st	Y+, r24
    // zjístíme adresu volného místa v paketovém pøijímacm bufferu
    iptr = (uart0_buf_pac_rx_ptr_e+1) & UART0_BUFFER_PACKET_SIZE_MAX;
    ptr = (byte *) &(uart0_buf_pac_rx[iptr].b[0]);

    // pøedáme do paketového pøijímacího bufferu
    for(i=0; i<9; i++) {
     fdc:	c0 17       	cp	r28, r16
     fde:	d1 07       	cpc	r29, r17
     fe0:	d1 f7       	brne	.-12     	; 0xfd6 <uart0_process+0xbc>
     fe2:	f6 01       	movw	r30, r12
     fe4:	90 e0       	ldi	r25, 0x00	; 0
     fe6:	80 e0       	ldi	r24, 0x00	; 0
    }
    
    // odpovídá kontrolní souèet?
    sum = 0;
    for(i=0; i<8; i++) {
      sum += uart0_buf_pac_rx[iptr].b[i];
     fe8:	21 91       	ld	r18, Z+
     fea:	92 0f       	add	r25, r18
      //uart0_buf_pac_rx[0].b[i] = uart_get_char(); 
    }
    
    // odpovídá kontrolní souèet?
    sum = 0;
    for(i=0; i<8; i++) {
     fec:	8f 5f       	subi	r24, 0xFF	; 255
     fee:	88 30       	cpi	r24, 0x08	; 8
     ff0:	d9 f7       	brne	.-10     	; 0xfe8 <uart0_process+0xce>
      sum += uart0_buf_pac_rx[iptr].b[i];
    }
    if (sum == uart0_buf_pac_rx[iptr].b[8]) {
     ff2:	f7 01       	movw	r30, r14
     ff4:	ee 0f       	add	r30, r30
     ff6:	ff 1f       	adc	r31, r31
     ff8:	ee 0f       	add	r30, r30
     ffa:	ff 1f       	adc	r31, r31
     ffc:	ee 0f       	add	r30, r30
     ffe:	ff 1f       	adc	r31, r31
    1000:	ee 0d       	add	r30, r14
    1002:	ff 1d       	adc	r31, r15
    1004:	e8 54       	subi	r30, 0x48	; 72
    1006:	ff 4f       	sbci	r31, 0xFF	; 255
    1008:	80 85       	ldd	r24, Z+8	; 0x08
    100a:	98 13       	cpse	r25, r24
    100c:	08 c0       	rjmp	.+16     	; 0x101e <uart0_process+0x104>
      // souèet v poøádku
      uart0_flags.data_received = TRUE; 
    100e:	80 91 65 00 	lds	r24, 0x0065
    1012:	88 60       	ori	r24, 0x08	; 8
    1014:	80 93 65 00 	sts	0x0065, r24
      uart0_buf_pac_rx_ptr_e = iptr;
    1018:	b0 92 68 00 	sts	0x0068, r11
    101c:	05 c0       	rjmp	.+10     	; 0x1028 <uart0_process+0x10e>

     } else {
      uart0_flags.data_receive_error = TRUE;
    101e:	80 91 65 00 	lds	r24, 0x0065
    1022:	80 61       	ori	r24, 0x10	; 16
    1024:	80 93 65 00 	sts	0x0065, r24
    }
  }

}
    1028:	df 91       	pop	r29
    102a:	cf 91       	pop	r28
    102c:	1f 91       	pop	r17
    102e:	0f 91       	pop	r16
    1030:	ff 90       	pop	r15
    1032:	ef 90       	pop	r14
    1034:	df 90       	pop	r13
    1036:	cf 90       	pop	r12
    1038:	bf 90       	pop	r11
    103a:	08 95       	ret

0000103c <uart0_ISR_timer>:
void uart0_ISR_timer(void)
{
  static byte uart0_rx_timeout_flag = 0;
  
  // smazání náhodnì pøijatých dat
  if (uart0_rx_timeout > 0) {
    103c:	80 91 67 00 	lds	r24, 0x0067
    1040:	88 23       	and	r24, r24
    1042:	41 f0       	breq	.+16     	; 0x1054 <uart0_ISR_timer+0x18>
    uart0_rx_timeout--;
    1044:	80 91 67 00 	lds	r24, 0x0067
    1048:	81 50       	subi	r24, 0x01	; 1
    104a:	80 93 67 00 	sts	0x0067, r24
    uart0_rx_timeout_flag = false;
    104e:	10 92 64 00 	sts	0x0064, r1
    1052:	08 95       	ret
    } else {
    if (!uart0_rx_timeout_flag) {
    1054:	80 91 64 00 	lds	r24, 0x0064
    1058:	81 11       	cpse	r24, r1
    105a:	07 c0       	rjmp	.+14     	; 0x106a <uart0_ISR_timer+0x2e>
      uart0_buf_rx_ptr_b = uart0_buf_rx_ptr_e;
    105c:	80 91 6d 00 	lds	r24, 0x006D
    1060:	80 93 6e 00 	sts	0x006E, r24
      uart0_rx_timeout_flag = true;
    1064:	81 e0       	ldi	r24, 0x01	; 1
    1066:	80 93 64 00 	sts	0x0064, r24
    106a:	08 95       	ret

0000106c <uart0_get_data_begin>:
// must be called uart0_get_data_end() at end of handling data
byte * uart0_get_data_begin(void)
{
  byte iptr;
  
  iptr = (uart0_buf_pac_rx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
    106c:	80 91 69 00 	lds	r24, 0x0069
    1070:	8f 5f       	subi	r24, 0xFF	; 255
    1072:	8f 70       	andi	r24, 0x0F	; 15
  return (byte *) &uart0_buf_pac_rx[iptr].b[0];
    1074:	90 e0       	ldi	r25, 0x00	; 0
    1076:	9c 01       	movw	r18, r24
    1078:	22 0f       	add	r18, r18
    107a:	33 1f       	adc	r19, r19
    107c:	22 0f       	add	r18, r18
    107e:	33 1f       	adc	r19, r19
    1080:	22 0f       	add	r18, r18
    1082:	33 1f       	adc	r19, r19
    1084:	82 0f       	add	r24, r18
    1086:	93 1f       	adc	r25, r19
}
    1088:	88 54       	subi	r24, 0x48	; 72
    108a:	9f 4f       	sbci	r25, 0xFF	; 255
    108c:	08 95       	ret

0000108e <uart0_get_data_end>:
// must be called after uart0_get_data_begin()
byte uart0_get_data_end(void)
{
  byte i;
  
  i = (uart0_buf_pac_rx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
    108e:	80 91 69 00 	lds	r24, 0x0069
    1092:	8f 5f       	subi	r24, 0xFF	; 255
    1094:	8f 70       	andi	r24, 0x0F	; 15
  uart0_buf_pac_rx_ptr_b = i;
    1096:	80 93 69 00 	sts	0x0069, r24
  return (uart0_buf_pac_rx_ptr_e == uart0_buf_pac_rx_ptr_b);
}

inline byte uart_pac_rx_size(void)
{
  return ((uart0_buf_pac_rx_ptr_e - uart0_buf_pac_rx_ptr_b) & UART0_BUFFER_PACKET_SIZE_MAX);
    109a:	80 91 68 00 	lds	r24, 0x0068
    109e:	90 91 69 00 	lds	r25, 0x0069
    10a2:	89 1b       	sub	r24, r25
    10a4:	8f 70       	andi	r24, 0x0F	; 15
  
  i = (uart0_buf_pac_rx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
  uart0_buf_pac_rx_ptr_b = i;
  
  i = uart_pac_rx_size();
  if (i == 0) {
    10a6:	29 f4       	brne	.+10     	; 0x10b2 <uart0_get_data_end+0x24>
    uart0_flags.data_received = FALSE;
    10a8:	90 91 65 00 	lds	r25, 0x0065
    10ac:	97 7f       	andi	r25, 0xF7	; 247
    10ae:	90 93 65 00 	sts	0x0065, r25
  }
  return i;
}
    10b2:	08 95       	ret

000010b4 <uart0_put_data>:


//----------------------------------------------------------
// send packet pointed by dataptr
void uart0_put_data(byte * dataptr)
{
    10b4:	fc 01       	movw	r30, r24
  byte i;
  byte iptr;
  byte sum;

  iptr = (uart0_buf_pac_tx_ptr_e+1) & UART0_BUFFER_PACKET_SIZE_MAX;
    10b6:	50 91 6a 00 	lds	r21, 0x006A
    10ba:	5f 5f       	subi	r21, 0xFF	; 255
    10bc:	5f 70       	andi	r21, 0x0F	; 15

  sum = 0;
  // copy data with sum
  for(i=0; i<8; i++) {
    uart0_buf_pac_tx[iptr].b[i] = *dataptr;
    10be:	85 2f       	mov	r24, r21
    10c0:	90 e0       	ldi	r25, 0x00	; 0
    10c2:	dc 01       	movw	r26, r24
    10c4:	aa 0f       	add	r26, r26
    10c6:	bb 1f       	adc	r27, r27
    10c8:	aa 0f       	add	r26, r26
    10ca:	bb 1f       	adc	r27, r27
    10cc:	aa 0f       	add	r26, r26
    10ce:	bb 1f       	adc	r27, r27
    10d0:	a8 0f       	add	r26, r24
    10d2:	b9 1f       	adc	r27, r25
    10d4:	a8 5a       	subi	r26, 0xA8	; 168
    10d6:	be 4f       	sbci	r27, 0xFE	; 254
  byte iptr;
  byte sum;

  iptr = (uart0_buf_pac_tx_ptr_e+1) & UART0_BUFFER_PACKET_SIZE_MAX;

  sum = 0;
    10d8:	30 e0       	ldi	r19, 0x00	; 0
  // copy data with sum
  for(i=0; i<8; i++) {
    10da:	20 e0       	ldi	r18, 0x00	; 0
    uart0_buf_pac_tx[iptr].b[i] = *dataptr;
    10dc:	40 81       	ld	r20, Z
    10de:	4d 93       	st	X+, r20
    sum += *dataptr;
    10e0:	41 91       	ld	r20, Z+
    10e2:	34 0f       	add	r19, r20

  iptr = (uart0_buf_pac_tx_ptr_e+1) & UART0_BUFFER_PACKET_SIZE_MAX;

  sum = 0;
  // copy data with sum
  for(i=0; i<8; i++) {
    10e4:	2f 5f       	subi	r18, 0xFF	; 255
    10e6:	28 30       	cpi	r18, 0x08	; 8
    10e8:	c9 f7       	brne	.-14     	; 0x10dc <uart0_put_data+0x28>
    uart0_buf_pac_tx[iptr].b[i] = *dataptr;
    sum += *dataptr;
    dataptr++;
  }
  uart0_buf_pac_tx[iptr].n.sum = sum; // save calculated sum
    10ea:	fc 01       	movw	r30, r24
    10ec:	ee 0f       	add	r30, r30
    10ee:	ff 1f       	adc	r31, r31
    10f0:	ee 0f       	add	r30, r30
    10f2:	ff 1f       	adc	r31, r31
    10f4:	ee 0f       	add	r30, r30
    10f6:	ff 1f       	adc	r31, r31
    10f8:	8e 0f       	add	r24, r30
    10fa:	9f 1f       	adc	r25, r31
    10fc:	fc 01       	movw	r30, r24
    10fe:	e8 5a       	subi	r30, 0xA8	; 168
    1100:	fe 4f       	sbci	r31, 0xFE	; 254
    1102:	30 87       	std	Z+8, r19	; 0x08

  uart0_buf_pac_tx_ptr_e = iptr;
    1104:	50 93 6a 00 	sts	0x006A, r21
    1108:	08 95       	ret

0000110a <uart0_set_baud>:
// Set from default baud rates
#define MACRO_BAUDRATE(BAUDRATE) (UART0_PROC_UBRRL = (F_CPU / (16UL * BAUDRATE)) - 1)
void uart0_set_baud(byte baud)
{
  // UART port
  switch (baud) {
    110a:	90 e0       	ldi	r25, 0x00	; 0
    110c:	8b 30       	cpi	r24, 0x0B	; 11
    110e:	91 05       	cpc	r25, r1
    1110:	28 f5       	brcc	.+74     	; 0x115c <uart0_set_baud+0x52>
    1112:	fc 01       	movw	r30, r24
    1114:	e6 5d       	subi	r30, 0xD6	; 214
    1116:	ff 4f       	sbci	r31, 0xFF	; 255
    1118:	0c 94 83 09 	jmp	0x1306	; 0x1306 <__tablejump2__>
    case 0:  
      MACRO_BAUDRATE(9600);
    111c:	8f e5       	ldi	r24, 0x5F	; 95
    111e:	89 b9       	out	0x09, r24	; 9
      break;
    1120:	08 95       	ret
    case 1:  
      MACRO_BAUDRATE(14400);
    1122:	8f e3       	ldi	r24, 0x3F	; 63
    1124:	89 b9       	out	0x09, r24	; 9
      break;
    1126:	08 95       	ret
    case 2:  
      MACRO_BAUDRATE(19200);
    1128:	8f e2       	ldi	r24, 0x2F	; 47
    112a:	89 b9       	out	0x09, r24	; 9
      break;
    112c:	08 95       	ret
    case 3:  
      MACRO_BAUDRATE(28800);
    112e:	8f e1       	ldi	r24, 0x1F	; 31
    1130:	89 b9       	out	0x09, r24	; 9
      break;
    1132:	08 95       	ret
    case 4:  
      MACRO_BAUDRATE(38400);
    1134:	87 e1       	ldi	r24, 0x17	; 23
    1136:	89 b9       	out	0x09, r24	; 9
      break;
    1138:	08 95       	ret
    case 5:  
      MACRO_BAUDRATE(57600);
    113a:	8f e0       	ldi	r24, 0x0F	; 15
    113c:	89 b9       	out	0x09, r24	; 9
      break;
    113e:	08 95       	ret
    case 6:  
      MACRO_BAUDRATE(76800);
    1140:	8b e0       	ldi	r24, 0x0B	; 11
    1142:	89 b9       	out	0x09, r24	; 9
      break;
    1144:	08 95       	ret
    case 7:  
      MACRO_BAUDRATE(115200);
    1146:	87 e0       	ldi	r24, 0x07	; 7
    1148:	89 b9       	out	0x09, r24	; 9
      break;
    114a:	08 95       	ret
    case 8:  
      MACRO_BAUDRATE(230400);
    114c:	83 e0       	ldi	r24, 0x03	; 3
    114e:	89 b9       	out	0x09, r24	; 9
      break;
    1150:	08 95       	ret
    case 9:  
      MACRO_BAUDRATE(250000);
    1152:	82 e0       	ldi	r24, 0x02	; 2
    1154:	89 b9       	out	0x09, r24	; 9
      break;
    1156:	08 95       	ret
    case 10:  
      MACRO_BAUDRATE(500000);
    1158:	19 b8       	out	0x09, r1	; 9
      break;
    115a:	08 95       	ret
    default:  
      MACRO_BAUDRATE(19200);
    115c:	8f e2       	ldi	r24, 0x2F	; 47
    115e:	89 b9       	out	0x09, r24	; 9
    1160:	08 95       	ret

00001162 <send_data>:



void send_data(void)
{
	uart0_put_data((byte *) &TB_bufOut);
    1162:	83 e9       	ldi	r24, 0x93	; 147
    1164:	90 e0       	ldi	r25, 0x00	; 0
    1166:	0e 94 5a 08 	call	0x10b4	; 0x10b4 <uart0_put_data>
    116a:	08 95       	ret

0000116c <rc522_read_card_id>:

/*
read card serial id
*/
uint8_t rc522_read_card_id(uint8_t *card_id, uint16_t *card_type)
{
    116c:	0f 93       	push	r16
    116e:	1f 93       	push	r17
    1170:	cf 93       	push	r28
    1172:	df 93       	push	r29
    1174:	cd b7       	in	r28, 0x3d	; 61
    1176:	de b7       	in	r29, 0x3e	; 62
    1178:	60 97       	sbiw	r28, 0x10	; 16
    117a:	0f b6       	in	r0, 0x3f	; 63
    117c:	f8 94       	cli
    117e:	de bf       	out	0x3e, r29	; 62
    1180:	0f be       	out	0x3f, r0	; 63
    1182:	cd bf       	out	0x3d, r28	; 61
    1184:	8c 01       	movw	r16, r24
	uint8_t status, resx = 0;
	uint8_t buff_data[MAX_LEN];

	*card_type = 0;
    1186:	fb 01       	movw	r30, r22
    1188:	11 82       	std	Z+1, r1	; 0x01
    118a:	10 82       	st	Z, r1
	if(mfrc522_is_card(card_type))
    118c:	cb 01       	movw	r24, r22
    118e:	0e 94 b4 02 	call	0x568	; 0x568 <mfrc522_is_card>
    1192:	88 23       	and	r24, r24
    1194:	81 f0       	breq	.+32     	; 0x11b6 <rc522_read_card_id+0x4a>
	{
		status = mfrc522_get_card_serial(buff_data);
    1196:	ce 01       	movw	r24, r28
    1198:	01 96       	adiw	r24, 0x01	; 1
    119a:	0e 94 ef 01 	call	0x3de	; 0x3de <mfrc522_get_card_serial>
		if (status==CARD_FOUND)
    119e:	81 30       	cpi	r24, 0x01	; 1
    11a0:	61 f4       	brne	.+24     	; 0x11ba <rc522_read_card_id+0x4e>
		{
			memcpy(card_id,buff_data,5);//kopi id and checksum at last byte (5th)
    11a2:	85 e0       	ldi	r24, 0x05	; 5
    11a4:	fe 01       	movw	r30, r28
    11a6:	31 96       	adiw	r30, 0x01	; 1
    11a8:	d8 01       	movw	r26, r16
    11aa:	01 90       	ld	r0, Z+
    11ac:	0d 92       	st	X+, r0
    11ae:	8a 95       	dec	r24
    11b0:	e1 f7       	brne	.-8      	; 0x11aa <rc522_read_card_id+0x3e>
			resx = 1;
    11b2:	81 e0       	ldi	r24, 0x01	; 1
    11b4:	03 c0       	rjmp	.+6      	; 0x11bc <rc522_read_card_id+0x50>
			resx = 0;
		}
	}
	else
	{
		resx = 0;
    11b6:	80 e0       	ldi	r24, 0x00	; 0
    11b8:	01 c0       	rjmp	.+2      	; 0x11bc <rc522_read_card_id+0x50>
			memcpy(card_id,buff_data,5);//kopi id and checksum at last byte (5th)
			resx = 1;
		}
		else
		{
			resx = 0;
    11ba:	80 e0       	ldi	r24, 0x00	; 0
	{
		resx = 0;
	}
	
	return resx;
}
    11bc:	60 96       	adiw	r28, 0x10	; 16
    11be:	0f b6       	in	r0, 0x3f	; 63
    11c0:	f8 94       	cli
    11c2:	de bf       	out	0x3e, r29	; 62
    11c4:	0f be       	out	0x3f, r0	; 63
    11c6:	cd bf       	out	0x3d, r28	; 61
    11c8:	df 91       	pop	r29
    11ca:	cf 91       	pop	r28
    11cc:	1f 91       	pop	r17
    11ce:	0f 91       	pop	r16
    11d0:	08 95       	ret

000011d2 <__vector_6>:
{
	uart0_put_data((byte *) &TB_bufOut);
}

//----------------------------------------------------------
ISR(TIMER1_CAPT_vect) {
    11d2:	1f 92       	push	r1
    11d4:	0f 92       	push	r0
    11d6:	0f b6       	in	r0, 0x3f	; 63
    11d8:	0f 92       	push	r0
    11da:	11 24       	eor	r1, r1
    11dc:	8f 93       	push	r24
	// T = 10ms
	timer0_flag = true;
    11de:	81 e0       	ldi	r24, 0x01	; 1
    11e0:	80 93 70 00 	sts	0x0070, r24
}
    11e4:	8f 91       	pop	r24
    11e6:	0f 90       	pop	r0
    11e8:	0f be       	out	0x3f, r0	; 63
    11ea:	0f 90       	pop	r0
    11ec:	1f 90       	pop	r1
    11ee:	18 95       	reti

000011f0 <process_timer_100Hz>:

//----------------------------------------------------------
void process_timer_100Hz(void)
{
	if (timer0_flag) { // T = 10ms
    11f0:	80 91 70 00 	lds	r24, 0x0070
    11f4:	88 23       	and	r24, r24
    11f6:	81 f0       	breq	.+32     	; 0x1218 <process_timer_100Hz+0x28>
		timer0_flag = false;
    11f8:	10 92 70 00 	sts	0x0070, r1
		uart0_ISR_timer();
    11fc:	0e 94 1e 08 	call	0x103c	; 0x103c <uart0_ISR_timer>
		if (led_timer > 0) {
    1200:	80 91 6f 00 	lds	r24, 0x006F
    1204:	88 23       	and	r24, r24
    1206:	41 f0       	breq	.+16     	; 0x1218 <process_timer_100Hz+0x28>
			led_timer--;
    1208:	81 50       	subi	r24, 0x01	; 1
    120a:	80 93 6f 00 	sts	0x006F, r24
			if (led_timer == 0) {
    120e:	81 11       	cpse	r24, r1
    1210:	03 c0       	rjmp	.+6      	; 0x1218 <process_timer_100Hz+0x28>
				PORTA ^= (1 << PA7);
    1212:	8b b3       	in	r24, 0x1b	; 27
    1214:	80 58       	subi	r24, 0x80	; 128
    1216:	8b bb       	out	0x1b, r24	; 27
    1218:	08 95       	ret

0000121a <try_receive_data>:
		}
	}
}

void try_receive_data(void)
{
    121a:	af 92       	push	r10
    121c:	cf 92       	push	r12
    121e:	ef 92       	push	r14
    1220:	0f 93       	push	r16
	byte i;
	byte *ptr;
	
	if (uart0_flags.data_received)
    1222:	80 91 65 00 	lds	r24, 0x0065
    1226:	83 ff       	sbrs	r24, 3
    1228:	46 c0       	rjmp	.+140    	; 0x12b6 <try_receive_data+0x9c>
	{
		ptr = uart0_get_data_begin();
    122a:	0e 94 36 08 	call	0x106c	; 0x106c <uart0_get_data_begin>
    122e:	dc 01       	movw	r26, r24
    1230:	e3 ea       	ldi	r30, 0xA3	; 163
    1232:	f0 e0       	ldi	r31, 0x00	; 0
    1234:	8c ea       	ldi	r24, 0xAC	; 172
    1236:	90 e0       	ldi	r25, 0x00	; 0
		for (i=0; i<9; i++)
		{
			TB_bufIn[i] = *ptr;
    1238:	2d 91       	ld	r18, X+
    123a:	21 93       	st	Z+, r18
	byte *ptr;
	
	if (uart0_flags.data_received)
	{
		ptr = uart0_get_data_begin();
		for (i=0; i<9; i++)
    123c:	e8 17       	cp	r30, r24
    123e:	f9 07       	cpc	r31, r25
    1240:	d9 f7       	brne	.-10     	; 0x1238 <try_receive_data+0x1e>
		{
			TB_bufIn[i] = *ptr;
			ptr++;
		}
		uart0_get_data_end();
    1242:	0e 94 47 08 	call	0x108e	; 0x108e <uart0_get_data_end>
		uart0_flags.data_received = FALSE;
    1246:	80 91 65 00 	lds	r24, 0x0065
    124a:	87 7f       	andi	r24, 0xF7	; 247
    124c:	80 93 65 00 	sts	0x0065, r24
		if (TB_Read() == 0)
    1250:	0e 94 66 03 	call	0x6cc	; 0x6cc <TB_Read>
    1254:	81 11       	cpse	r24, r1
    1256:	2f c0       	rjmp	.+94     	; 0x12b6 <try_receive_data+0x9c>
		{
			switch (TB_Decode())
    1258:	0e 94 86 03 	call	0x70c	; 0x70c <TB_Decode>
    125c:	81 31       	cpi	r24, 0x11	; 17
    125e:	59 f5       	brne	.+86     	; 0x12b6 <try_receive_data+0x9c>
			{
				case TB_CMD_VZOREK:
					if (rc522_read_card_id(curr_id, &card_tipe))
    1260:	68 ee       	ldi	r22, 0xE8	; 232
    1262:	71 e0       	ldi	r23, 0x01	; 1
    1264:	8b ef       	ldi	r24, 0xFB	; 251
    1266:	91 e0       	ldi	r25, 0x01	; 1
    1268:	0e 94 b6 08 	call	0x116c	; 0x116c <rc522_read_card_id>
    126c:	88 23       	and	r24, r24
    126e:	e9 f0       	breq	.+58     	; 0x12aa <try_receive_data+0x90>
					{
						TB_SendSerVzorku(TB_AddrReply, TB_AddrModule, TB_ERR_OK, curr_id[0], curr_id[1], curr_id[2], curr_id[3], curr_id[4]);
    1270:	a0 90 ff 01 	lds	r10, 0x01FF
    1274:	c0 90 fe 01 	lds	r12, 0x01FE
    1278:	e0 90 fd 01 	lds	r14, 0x01FD
    127c:	00 91 fc 01 	lds	r16, 0x01FC
    1280:	20 91 fb 01 	lds	r18, 0x01FB
    1284:	44 e6       	ldi	r20, 0x64	; 100
    1286:	60 91 a2 00 	lds	r22, 0x00A2
    128a:	80 91 ae 00 	lds	r24, 0x00AE
    128e:	0e 94 b9 06 	call	0xd72	; 0xd72 <TB_SendSerVzorku>
						mfrc522_halt();
    1292:	0e 94 83 02 	call	0x506	; 0x506 <mfrc522_halt>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1296:	2f ef       	ldi	r18, 0xFF	; 255
    1298:	8f e7       	ldi	r24, 0x7F	; 127
    129a:	94 e0       	ldi	r25, 0x04	; 4
    129c:	21 50       	subi	r18, 0x01	; 1
    129e:	80 40       	sbci	r24, 0x00	; 0
    12a0:	90 40       	sbci	r25, 0x00	; 0
    12a2:	e1 f7       	brne	.-8      	; 0x129c <try_receive_data+0x82>
    12a4:	00 c0       	rjmp	.+0      	; 0x12a6 <try_receive_data+0x8c>
    12a6:	00 00       	nop
    12a8:	06 c0       	rjmp	.+12     	; 0x12b6 <try_receive_data+0x9c>
						_delay_ms(100);
					}
					else
					{
						TB_SendAck(TB_CV_ERR_SER, 0);
    12aa:	40 e0       	ldi	r20, 0x00	; 0
    12ac:	50 e0       	ldi	r21, 0x00	; 0
    12ae:	ba 01       	movw	r22, r20
    12b0:	8b e0       	ldi	r24, 0x0B	; 11
    12b2:	0e 94 4b 03 	call	0x696	; 0x696 <TB_SendAck>
					}
			}
		}
	}
}
    12b6:	0f 91       	pop	r16
    12b8:	ef 90       	pop	r14
    12ba:	cf 90       	pop	r12
    12bc:	af 90       	pop	r10
    12be:	08 95       	ret

000012c0 <main>:

int main(void)
{
	
	DDRA = (1 << PA7) | (1 << PA6) | (1 << PA5);
    12c0:	80 ee       	ldi	r24, 0xE0	; 224
    12c2:	8a bb       	out	0x1a, r24	; 26
	//DDRB |= (1 << DDB4) | (1 << DDB3);
	//DDRC |= (1 << DDC7) | (1 << DDC6) | (1 << DDC5) | (1 << DDC4);
	DDRD |= (1 << DDD2);
    12c4:	8a 9a       	sbi	0x11, 2	; 17
	
	//PORTA = 0x00;
	
	timer_init();
    12c6:	0e 94 eb 02 	call	0x5d6	; 0x5d6 <timer_init>
	uart0_init();
    12ca:	0e 94 7f 07 	call	0xefe	; 0xefe <uart0_init>
	TB_Callback_setBaud = &uart0_set_baud;
    12ce:	85 e8       	ldi	r24, 0x85	; 133
    12d0:	98 e0       	ldi	r25, 0x08	; 8
    12d2:	90 93 61 00 	sts	0x0061, r25
    12d6:	80 93 60 00 	sts	0x0060, r24
	TB_Callback_TX = &send_data;
    12da:	81 eb       	ldi	r24, 0xB1	; 177
    12dc:	98 e0       	ldi	r25, 0x08	; 8
    12de:	90 93 63 00 	sts	0x0063, r25
    12e2:	80 93 62 00 	sts	0x0062, r24
	TB_Init((void*) 0x10); // addr in eeprom with settings
    12e6:	80 e1       	ldi	r24, 0x10	; 16
    12e8:	90 e0       	ldi	r25, 0x00	; 0
    12ea:	0e 94 10 03 	call	0x620	; 0x620 <TB_Init>
	
	//SPI_MasterInit();
	spi_init();
    12ee:	0e 94 e1 02 	call	0x5c2	; 0x5c2 <spi_init>
	mfrc522_init();
    12f2:	0e 94 71 00 	call	0xe2	; 0xe2 <mfrc522_init>

	
	sei();
    12f6:	78 94       	sei
	
    while(1)
    {
		
		process_timer_100Hz();
    12f8:	0e 94 f8 08 	call	0x11f0	; 0x11f0 <process_timer_100Hz>
		uart0_process();
    12fc:	0e 94 8d 07 	call	0xf1a	; 0xf1a <uart0_process>
		try_receive_data();
    1300:	0e 94 0d 09 	call	0x121a	; 0x121a <try_receive_data>
    1304:	f9 cf       	rjmp	.-14     	; 0x12f8 <main+0x38>

00001306 <__tablejump2__>:
    1306:	ee 0f       	add	r30, r30
    1308:	ff 1f       	adc	r31, r31

0000130a <__tablejump__>:
    130a:	05 90       	lpm	r0, Z+
    130c:	f4 91       	lpm	r31, Z
    130e:	e0 2d       	mov	r30, r0
    1310:	09 94       	ijmp

00001312 <__eerd_block_m32>:
    1312:	dc 01       	movw	r26, r24
    1314:	cb 01       	movw	r24, r22

00001316 <__eerd_blraw_m32>:
    1316:	fc 01       	movw	r30, r24
    1318:	e1 99       	sbic	0x1c, 1	; 28
    131a:	fe cf       	rjmp	.-4      	; 0x1318 <__eerd_blraw_m32+0x2>
    131c:	06 c0       	rjmp	.+12     	; 0x132a <__eerd_blraw_m32+0x14>
    131e:	ff bb       	out	0x1f, r31	; 31
    1320:	ee bb       	out	0x1e, r30	; 30
    1322:	e0 9a       	sbi	0x1c, 0	; 28
    1324:	31 96       	adiw	r30, 0x01	; 1
    1326:	0d b2       	in	r0, 0x1d	; 29
    1328:	0d 92       	st	X+, r0
    132a:	41 50       	subi	r20, 0x01	; 1
    132c:	50 40       	sbci	r21, 0x00	; 0
    132e:	b8 f7       	brcc	.-18     	; 0x131e <__eerd_blraw_m32+0x8>
    1330:	08 95       	ret

00001332 <__eeupd_byte_m32>:
    1332:	26 2f       	mov	r18, r22

00001334 <__eeupd_r18_m32>:
    1334:	e1 99       	sbic	0x1c, 1	; 28
    1336:	fe cf       	rjmp	.-4      	; 0x1334 <__eeupd_r18_m32>
    1338:	9f bb       	out	0x1f, r25	; 31
    133a:	8e bb       	out	0x1e, r24	; 30
    133c:	e0 9a       	sbi	0x1c, 0	; 28
    133e:	01 97       	sbiw	r24, 0x01	; 1
    1340:	0d b2       	in	r0, 0x1d	; 29
    1342:	02 16       	cp	r0, r18
    1344:	31 f0       	breq	.+12     	; 0x1352 <__eeupd_r18_m32+0x1e>
    1346:	2d bb       	out	0x1d, r18	; 29
    1348:	0f b6       	in	r0, 0x3f	; 63
    134a:	f8 94       	cli
    134c:	e2 9a       	sbi	0x1c, 2	; 28
    134e:	e1 9a       	sbi	0x1c, 1	; 28
    1350:	0f be       	out	0x3f, r0	; 63
    1352:	08 95       	ret

00001354 <__eewr_block_m32>:
    1354:	dc 01       	movw	r26, r24
    1356:	cb 01       	movw	r24, r22
    1358:	03 c0       	rjmp	.+6      	; 0x1360 <__eewr_block_m32+0xc>
    135a:	2d 91       	ld	r18, X+
    135c:	0e 94 b5 09 	call	0x136a	; 0x136a <__eewr_r18_m32>
    1360:	41 50       	subi	r20, 0x01	; 1
    1362:	50 40       	sbci	r21, 0x00	; 0
    1364:	d0 f7       	brcc	.-12     	; 0x135a <__eewr_block_m32+0x6>
    1366:	08 95       	ret

00001368 <__eewr_byte_m32>:
    1368:	26 2f       	mov	r18, r22

0000136a <__eewr_r18_m32>:
    136a:	e1 99       	sbic	0x1c, 1	; 28
    136c:	fe cf       	rjmp	.-4      	; 0x136a <__eewr_r18_m32>
    136e:	9f bb       	out	0x1f, r25	; 31
    1370:	8e bb       	out	0x1e, r24	; 30
    1372:	2d bb       	out	0x1d, r18	; 29
    1374:	0f b6       	in	r0, 0x3f	; 63
    1376:	f8 94       	cli
    1378:	e2 9a       	sbi	0x1c, 2	; 28
    137a:	e1 9a       	sbi	0x1c, 1	; 28
    137c:	0f be       	out	0x3f, r0	; 63
    137e:	01 96       	adiw	r24, 0x01	; 1
    1380:	08 95       	ret

00001382 <_exit>:
    1382:	f8 94       	cli

00001384 <__stop_program>:
    1384:	ff cf       	rjmp	.-2      	; 0x1384 <__stop_program>
