[globals]
VX_CSR_ADDR_BITS = 12
VX_DCR_ADDR_BITS = 12
VX_CSR_MPM_BASE = 0xB00
VX_CSR_MPM_BASE_H = 0xB80
VX_CSR_MPM_USER = 0xB03
VX_CSR_MPM_USER_H = 0xB83

[dcr_base]
VX_DCR_BASE_STATE_BEGIN = 0x001
VX_DCR_BASE_STARTUP_ADDR0 = 0x001
VX_DCR_BASE_STARTUP_ADDR1 = 0x002
VX_DCR_BASE_STARTUP_ARG0 = 0x003
VX_DCR_BASE_STARTUP_ARG1 = 0x004
VX_DCR_BASE_MPM_CLASS = 0x005
VX_DCR_BASE_STATE_END = 0x006

[csr_base]
VX_CSR_MVENDORID = 0xF11
VX_CSR_MARCHID = 0xF12
VX_CSR_MIMPID = 0xF13
VX_CSR_MHARTID = 0xF14
VX_CSR_SATP = 0x180
VX_CSR_PMPCFG0 = 0x3A0
VX_CSR_PMPADDR0 = 0x3B0
VX_CSR_MSTATUS = 0x300
VX_CSR_MISA = 0x301
VX_CSR_MEDELEG = 0x302
VX_CSR_MIDELEG = 0x303
VX_CSR_MIE = 0x304
VX_CSR_MTVEC = 0x305
VX_CSR_MSCRATCH = 0x340
VX_CSR_MEPC = 0x341
VX_CSR_MCAUSE = 0x342
VX_CSR_MNSTATUS = 0x744

[csr_fpu]
VX_CSR_FFLAGS = 0x001
VX_CSR_FRM = 0x002
VX_CSR_FCSR = 0x003

[csr_vector]
VX_CSR_VSTART = 0x008
VX_CSR_VXSAT = 0x009
VX_CSR_VXRM = 0x00A
VX_CSR_VCSR = 0x00F
VX_CSR_VL = 0xC20
VX_CSR_VTYPE = 0xC21
VX_CSR_VLENB = 0xC22

[csr_gpgpu]
VX_CSR_THREAD_ID = 0xCC0
VX_CSR_WARP_ID = 0xCC1
VX_CSR_CORE_ID = 0xCC2
VX_CSR_ACTIVE_WARPS = 0xCC3
VX_CSR_ACTIVE_THREADS = 0xCC4  # warning! this value is also used in LLVM
VX_CSR_NUM_THREADS = 0xFC0
VX_CSR_NUM_WARPS = 0xFC1
VX_CSR_NUM_CORES = 0xFC2
VX_CSR_LOCAL_MEM_BASE = 0xFC3

[dcr_mpm]
VX_DCR_MPM_CLASS_NONE = 0
VX_DCR_MPM_CLASS_CORE = 1
VX_DCR_MPM_CLASS_MEM = 2

[csr_mpm_base]
VX_CSR_MCYCLE = 0xB00
VX_CSR_MCYCLE_H = 0xB80
VX_CSR_MPM_RESERVED = 0xB01
VX_CSR_MPM_RESERVED_H = 0xB81
VX_CSR_MINSTRET = 0xB02
VX_CSR_MINSTRET_H = 0xB82

[csr_mpm_core]
# PERF: pipeline
VX_CSR_MPM_SCHED_ID = 0xB03
VX_CSR_MPM_SCHED_ID_H = 0xB83
VX_CSR_MPM_SCHED_ST = 0xB04
VX_CSR_MPM_SCHED_ST_H = 0xB84
VX_CSR_MPM_IBUF_ST = 0xB05
VX_CSR_MPM_IBUF_ST_H = 0xB85
VX_CSR_MPM_SCRB_ST = 0xB06
VX_CSR_MPM_SCRB_ST_H = 0xB86
VX_CSR_MPM_OPDS_ST = 0xB07
VX_CSR_MPM_OPDS_ST_H = 0xB87
VX_CSR_MPM_SCRB_ALU = 0xB08
VX_CSR_MPM_SCRB_ALU_H = 0xB88
VX_CSR_MPM_SCRB_FPU = 0xB09
VX_CSR_MPM_SCRB_FPU_H = 0xB89
VX_CSR_MPM_SCRB_LSU = 0xB0A
VX_CSR_MPM_SCRB_LSU_H = 0xB8A
VX_CSR_MPM_SCRB_SFU = 0xB0B
VX_CSR_MPM_SCRB_SFU_H = 0xB8B
VX_CSR_MPM_SCRB_CSRS = 0xB0C
VX_CSR_MPM_SCRB_CSRS_H = 0xB8C
VX_CSR_MPM_SCRB_WCTL = 0xB0D
VX_CSR_MPM_SCRB_WCTL_H = 0xB8D
VX_CSR_MPM_SCRB_VPU = 0xB13
VX_CSR_MPM_SCRB_VPU_H = 0xB93
VX_CSR_MPM_SCRB_TCU = 0xB14
VX_CSR_MPM_SCRB_TCU_H = 0xB94
# PERF: memory
VX_CSR_MPM_IFETCHES = 0xB0E
VX_CSR_MPM_IFETCHES_H = 0xB8E
VX_CSR_MPM_LOADS = 0xB0F
VX_CSR_MPM_LOADS_H = 0xB8F
VX_CSR_MPM_STORES = 0xB10
VX_CSR_MPM_STORES_H = 0xB90
VX_CSR_MPM_IFETCH_LT = 0xB11
VX_CSR_MPM_IFETCH_LT_H = 0xB91
VX_CSR_MPM_LOAD_LT = 0xB12
VX_CSR_MPM_LOAD_LT_H = 0xB92

[csr_mpm_mem]
# PERF: icache
VX_CSR_MPM_ICACHE_READS = 0xB03  # total reads
VX_CSR_MPM_ICACHE_READS_H = 0xB83
VX_CSR_MPM_ICACHE_MISS_R = 0xB04  # read misses
VX_CSR_MPM_ICACHE_MISS_R_H = 0xB84
VX_CSR_MPM_ICACHE_MSHR_ST = 0xB05  # MSHR stalls
VX_CSR_MPM_ICACHE_MSHR_ST_H = 0xB85
# PERF: dcache
VX_CSR_MPM_DCACHE_READS = 0xB06  # total reads
VX_CSR_MPM_DCACHE_READS_H = 0xB86
VX_CSR_MPM_DCACHE_WRITES = 0xB07  # total writes
VX_CSR_MPM_DCACHE_WRITES_H = 0xB87
VX_CSR_MPM_DCACHE_MISS_R = 0xB08  # read misses
VX_CSR_MPM_DCACHE_MISS_R_H = 0xB88
VX_CSR_MPM_DCACHE_MISS_W = 0xB09  # write misses
VX_CSR_MPM_DCACHE_MISS_W_H = 0xB89
VX_CSR_MPM_DCACHE_BANK_ST = 0xB0A  # bank conflicts
VX_CSR_MPM_DCACHE_BANK_ST_H = 0xB8A
VX_CSR_MPM_DCACHE_MSHR_ST = 0xB0B  # MSHR stalls
VX_CSR_MPM_DCACHE_MSHR_ST_H = 0xB8B
# PERF: l2cache
VX_CSR_MPM_L2CACHE_READS = 0xB0C  # total reads
VX_CSR_MPM_L2CACHE_READS_H = 0xB8C
VX_CSR_MPM_L2CACHE_WRITES = 0xB0D  # total writes
VX_CSR_MPM_L2CACHE_WRITES_H = 0xB8D
VX_CSR_MPM_L2CACHE_MISS_R = 0xB0E  # read misses
VX_CSR_MPM_L2CACHE_MISS_R_H = 0xB8E
VX_CSR_MPM_L2CACHE_MISS_W = 0xB0F  # write misses
VX_CSR_MPM_L2CACHE_MISS_W_H = 0xB8F
VX_CSR_MPM_L2CACHE_BANK_ST = 0xB10  # bank conflicts
VX_CSR_MPM_L2CACHE_BANK_ST_H = 0xB90
VX_CSR_MPM_L2CACHE_MSHR_ST = 0xB11  # MSHR stalls
VX_CSR_MPM_L2CACHE_MSHR_ST_H = 0xB91
# PERF: l3cache
VX_CSR_MPM_L3CACHE_READS = 0xB12  # total reads
VX_CSR_MPM_L3CACHE_READS_H = 0xB92
VX_CSR_MPM_L3CACHE_WRITES = 0xB13  # total writes
VX_CSR_MPM_L3CACHE_WRITES_H = 0xB93
VX_CSR_MPM_L3CACHE_MISS_R = 0xB14  # read misses
VX_CSR_MPM_L3CACHE_MISS_R_H = 0xB94
VX_CSR_MPM_L3CACHE_MISS_W = 0xB15  # write misses
VX_CSR_MPM_L3CACHE_MISS_W_H = 0xB95
VX_CSR_MPM_L3CACHE_BANK_ST = 0xB16  # bank conflicts
VX_CSR_MPM_L3CACHE_BANK_ST_H = 0xB96
VX_CSR_MPM_L3CACHE_MSHR_ST = 0xB17  # MSHR stalls
VX_CSR_MPM_L3CACHE_MSHR_ST_H = 0xB97
# PERF: memory
VX_CSR_MPM_MEM_READS = 0xB18  # total reads
VX_CSR_MPM_MEM_READS_H = 0xB98
VX_CSR_MPM_MEM_WRITES = 0xB19  # total writes
VX_CSR_MPM_MEM_WRITES_H = 0xB99
VX_CSR_MPM_MEM_LT = 0xB1A  # memory latency
VX_CSR_MPM_MEM_LT_H = 0xB9A
VX_CSR_MPM_MEM_BANK_ST = 0xB1E  # bank conflicts
VX_CSR_MPM_MEM_BANK_ST_H = 0xB9E
# PERF: lmem
VX_CSR_MPM_LMEM_READS = 0xB1B  # memory reads
VX_CSR_MPM_LMEM_READS_H = 0xB9B
VX_CSR_MPM_LMEM_WRITES = 0xB1C  # memory writes
VX_CSR_MPM_LMEM_WRITES_H = 0xB9C
VX_CSR_MPM_LMEM_BANK_ST = 0xB1D  # bank conflicts
VX_CSR_MPM_LMEM_BANK_ST_H = 0xB9D
# PERF: coalescer
VX_CSR_MPM_COALESCER_MISS = 0xB1F  # coalescer misses
VX_CSR_MPM_COALESCER_MISS_H = 0xB9F
