Initializing CoreGen with the user repository list from
'C:\Users\thomas\AppData\Roaming\Xilinx\CoreGen\13.3\indexes\xil_index_map.xml'.
CoreGen has not been configured with any user repositories.
CoreGen has been configured with the following Xilinx repositories:
 - 'C:\Xilinx\13.3\ISE_DS\ISE\coregen\' [reloaded]
INFO:sim - Generating component instance 'sync_gen_fifo' of
   'xilinx.com:ip:fifo_generator:7.2' from
   'C:\Xilinx\13.3\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\fifo_gener
   ator_v7_2\fifo_generator_v7_2.xcd'.
Applying current project options...
Finished applying current project options.
Resolving generic values...
Finished resolving generic values.
Generating IP...
WARNING:sim:89 - A core named <sync_gen_fifo> already exists in the output
   directory. Output products for this core may be overwritten.
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Generating Implementation files.
Generating NGC file.
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'sync_gen_fifo'...
Generating metadata file...
Generating ISE project...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'sync_gen_fifo'.
