Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Thu Jun 09 22:48:39 2016
| Host         : JRGENRYTHER3929 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file jrh_main_top_timing_summary_routed.rpt -rpx jrh_main_top_timing_summary_routed.rpx
| Design       : jrh_main_top
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 215 register/latch pins with no clock driven by root clock pin: CLOCK_GENERATOR/clk_pulse_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 544 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.213        0.000                      0                  719        0.044        0.000                      0                  719        3.000        0.000                       0                   366  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 5.868        0.000                      0                   65        0.265        0.000                      0                   65        3.000        0.000                       0                    35  
  clk_out1_clk_wiz_0        0.213        0.000                      0                  654        0.044        0.000                      0                  654        4.130        0.000                       0                   328  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.868ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.868ns  (required time - arrival time)
  Source:                 CLOCK_GENERATOR/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GENERATOR/clk_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 1.534ns (42.053%)  route 2.114ns (57.947%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.563     5.084    CLOCK_GENERATOR/clk_in1
    SLICE_X34Y42         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  CLOCK_GENERATOR/clk_counter_reg[3]/Q
                         net (fo=3, routed)           0.823     6.425    CLOCK_GENERATOR/clk_counter_reg[3]
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.124     6.549 r  CLOCK_GENERATOR/clk_counter[0]_i_39/O
                         net (fo=1, routed)           0.000     6.549    CLOCK_GENERATOR/clk_counter[0]_i_39_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.099 r  CLOCK_GENERATOR/clk_counter_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.099    CLOCK_GENERATOR/clk_counter_reg[0]_i_25_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  CLOCK_GENERATOR/clk_counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.213    CLOCK_GENERATOR/clk_counter_reg[0]_i_16_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  CLOCK_GENERATOR/clk_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.327    CLOCK_GENERATOR/clk_counter_reg[0]_i_3_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  CLOCK_GENERATOR/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.291     8.732    CLOCK_GENERATOR/clear
    SLICE_X34Y49         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    CLOCK_GENERATOR/clk_in1
    SLICE_X34Y49         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[28]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y49         FDRE (Setup_fdre_C_R)       -0.426    14.600    CLOCK_GENERATOR/clk_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -8.732    
  -------------------------------------------------------------------
                         slack                                  5.868    

Slack (MET) :             5.868ns  (required time - arrival time)
  Source:                 CLOCK_GENERATOR/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GENERATOR/clk_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 1.534ns (42.053%)  route 2.114ns (57.947%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.563     5.084    CLOCK_GENERATOR/clk_in1
    SLICE_X34Y42         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  CLOCK_GENERATOR/clk_counter_reg[3]/Q
                         net (fo=3, routed)           0.823     6.425    CLOCK_GENERATOR/clk_counter_reg[3]
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.124     6.549 r  CLOCK_GENERATOR/clk_counter[0]_i_39/O
                         net (fo=1, routed)           0.000     6.549    CLOCK_GENERATOR/clk_counter[0]_i_39_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.099 r  CLOCK_GENERATOR/clk_counter_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.099    CLOCK_GENERATOR/clk_counter_reg[0]_i_25_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  CLOCK_GENERATOR/clk_counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.213    CLOCK_GENERATOR/clk_counter_reg[0]_i_16_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  CLOCK_GENERATOR/clk_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.327    CLOCK_GENERATOR/clk_counter_reg[0]_i_3_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  CLOCK_GENERATOR/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.291     8.732    CLOCK_GENERATOR/clear
    SLICE_X34Y49         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    CLOCK_GENERATOR/clk_in1
    SLICE_X34Y49         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[29]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y49         FDRE (Setup_fdre_C_R)       -0.426    14.600    CLOCK_GENERATOR/clk_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -8.732    
  -------------------------------------------------------------------
                         slack                                  5.868    

Slack (MET) :             5.868ns  (required time - arrival time)
  Source:                 CLOCK_GENERATOR/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GENERATOR/clk_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 1.534ns (42.053%)  route 2.114ns (57.947%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.563     5.084    CLOCK_GENERATOR/clk_in1
    SLICE_X34Y42         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  CLOCK_GENERATOR/clk_counter_reg[3]/Q
                         net (fo=3, routed)           0.823     6.425    CLOCK_GENERATOR/clk_counter_reg[3]
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.124     6.549 r  CLOCK_GENERATOR/clk_counter[0]_i_39/O
                         net (fo=1, routed)           0.000     6.549    CLOCK_GENERATOR/clk_counter[0]_i_39_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.099 r  CLOCK_GENERATOR/clk_counter_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.099    CLOCK_GENERATOR/clk_counter_reg[0]_i_25_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  CLOCK_GENERATOR/clk_counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.213    CLOCK_GENERATOR/clk_counter_reg[0]_i_16_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  CLOCK_GENERATOR/clk_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.327    CLOCK_GENERATOR/clk_counter_reg[0]_i_3_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  CLOCK_GENERATOR/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.291     8.732    CLOCK_GENERATOR/clear
    SLICE_X34Y49         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    CLOCK_GENERATOR/clk_in1
    SLICE_X34Y49         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[30]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y49         FDRE (Setup_fdre_C_R)       -0.426    14.600    CLOCK_GENERATOR/clk_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -8.732    
  -------------------------------------------------------------------
                         slack                                  5.868    

Slack (MET) :             5.868ns  (required time - arrival time)
  Source:                 CLOCK_GENERATOR/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GENERATOR/clk_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 1.534ns (42.053%)  route 2.114ns (57.947%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.563     5.084    CLOCK_GENERATOR/clk_in1
    SLICE_X34Y42         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  CLOCK_GENERATOR/clk_counter_reg[3]/Q
                         net (fo=3, routed)           0.823     6.425    CLOCK_GENERATOR/clk_counter_reg[3]
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.124     6.549 r  CLOCK_GENERATOR/clk_counter[0]_i_39/O
                         net (fo=1, routed)           0.000     6.549    CLOCK_GENERATOR/clk_counter[0]_i_39_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.099 r  CLOCK_GENERATOR/clk_counter_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.099    CLOCK_GENERATOR/clk_counter_reg[0]_i_25_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  CLOCK_GENERATOR/clk_counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.213    CLOCK_GENERATOR/clk_counter_reg[0]_i_16_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  CLOCK_GENERATOR/clk_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.327    CLOCK_GENERATOR/clk_counter_reg[0]_i_3_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  CLOCK_GENERATOR/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.291     8.732    CLOCK_GENERATOR/clear
    SLICE_X34Y49         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    CLOCK_GENERATOR/clk_in1
    SLICE_X34Y49         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[31]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y49         FDRE (Setup_fdre_C_R)       -0.426    14.600    CLOCK_GENERATOR/clk_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -8.732    
  -------------------------------------------------------------------
                         slack                                  5.868    

Slack (MET) :             5.901ns  (required time - arrival time)
  Source:                 CLOCK_GENERATOR/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GENERATOR/clk_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 1.534ns (42.169%)  route 2.104ns (57.831%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.563     5.084    CLOCK_GENERATOR/clk_in1
    SLICE_X34Y42         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  CLOCK_GENERATOR/clk_counter_reg[3]/Q
                         net (fo=3, routed)           0.823     6.425    CLOCK_GENERATOR/clk_counter_reg[3]
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.124     6.549 r  CLOCK_GENERATOR/clk_counter[0]_i_39/O
                         net (fo=1, routed)           0.000     6.549    CLOCK_GENERATOR/clk_counter[0]_i_39_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.099 r  CLOCK_GENERATOR/clk_counter_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.099    CLOCK_GENERATOR/clk_counter_reg[0]_i_25_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  CLOCK_GENERATOR/clk_counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.213    CLOCK_GENERATOR/clk_counter_reg[0]_i_16_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  CLOCK_GENERATOR/clk_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.327    CLOCK_GENERATOR/clk_counter_reg[0]_i_3_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  CLOCK_GENERATOR/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.281     8.722    CLOCK_GENERATOR/clear
    SLICE_X34Y42         FDSE                                         r  CLOCK_GENERATOR/clk_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.443    14.784    CLOCK_GENERATOR/clk_in1
    SLICE_X34Y42         FDSE                                         r  CLOCK_GENERATOR/clk_counter_reg[0]/C
                         clock pessimism              0.300    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X34Y42         FDSE (Setup_fdse_C_S)       -0.426    14.623    CLOCK_GENERATOR/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -8.722    
  -------------------------------------------------------------------
                         slack                                  5.901    

Slack (MET) :             5.901ns  (required time - arrival time)
  Source:                 CLOCK_GENERATOR/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GENERATOR/clk_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 1.534ns (42.169%)  route 2.104ns (57.831%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.563     5.084    CLOCK_GENERATOR/clk_in1
    SLICE_X34Y42         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  CLOCK_GENERATOR/clk_counter_reg[3]/Q
                         net (fo=3, routed)           0.823     6.425    CLOCK_GENERATOR/clk_counter_reg[3]
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.124     6.549 r  CLOCK_GENERATOR/clk_counter[0]_i_39/O
                         net (fo=1, routed)           0.000     6.549    CLOCK_GENERATOR/clk_counter[0]_i_39_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.099 r  CLOCK_GENERATOR/clk_counter_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.099    CLOCK_GENERATOR/clk_counter_reg[0]_i_25_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  CLOCK_GENERATOR/clk_counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.213    CLOCK_GENERATOR/clk_counter_reg[0]_i_16_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  CLOCK_GENERATOR/clk_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.327    CLOCK_GENERATOR/clk_counter_reg[0]_i_3_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  CLOCK_GENERATOR/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.281     8.722    CLOCK_GENERATOR/clear
    SLICE_X34Y42         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.443    14.784    CLOCK_GENERATOR/clk_in1
    SLICE_X34Y42         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[1]/C
                         clock pessimism              0.300    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X34Y42         FDRE (Setup_fdre_C_R)       -0.426    14.623    CLOCK_GENERATOR/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -8.722    
  -------------------------------------------------------------------
                         slack                                  5.901    

Slack (MET) :             5.901ns  (required time - arrival time)
  Source:                 CLOCK_GENERATOR/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GENERATOR/clk_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 1.534ns (42.169%)  route 2.104ns (57.831%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.563     5.084    CLOCK_GENERATOR/clk_in1
    SLICE_X34Y42         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  CLOCK_GENERATOR/clk_counter_reg[3]/Q
                         net (fo=3, routed)           0.823     6.425    CLOCK_GENERATOR/clk_counter_reg[3]
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.124     6.549 r  CLOCK_GENERATOR/clk_counter[0]_i_39/O
                         net (fo=1, routed)           0.000     6.549    CLOCK_GENERATOR/clk_counter[0]_i_39_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.099 r  CLOCK_GENERATOR/clk_counter_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.099    CLOCK_GENERATOR/clk_counter_reg[0]_i_25_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  CLOCK_GENERATOR/clk_counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.213    CLOCK_GENERATOR/clk_counter_reg[0]_i_16_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  CLOCK_GENERATOR/clk_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.327    CLOCK_GENERATOR/clk_counter_reg[0]_i_3_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  CLOCK_GENERATOR/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.281     8.722    CLOCK_GENERATOR/clear
    SLICE_X34Y42         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.443    14.784    CLOCK_GENERATOR/clk_in1
    SLICE_X34Y42         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[2]/C
                         clock pessimism              0.300    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X34Y42         FDRE (Setup_fdre_C_R)       -0.426    14.623    CLOCK_GENERATOR/clk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -8.722    
  -------------------------------------------------------------------
                         slack                                  5.901    

Slack (MET) :             5.901ns  (required time - arrival time)
  Source:                 CLOCK_GENERATOR/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GENERATOR/clk_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 1.534ns (42.169%)  route 2.104ns (57.831%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.563     5.084    CLOCK_GENERATOR/clk_in1
    SLICE_X34Y42         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  CLOCK_GENERATOR/clk_counter_reg[3]/Q
                         net (fo=3, routed)           0.823     6.425    CLOCK_GENERATOR/clk_counter_reg[3]
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.124     6.549 r  CLOCK_GENERATOR/clk_counter[0]_i_39/O
                         net (fo=1, routed)           0.000     6.549    CLOCK_GENERATOR/clk_counter[0]_i_39_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.099 r  CLOCK_GENERATOR/clk_counter_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.099    CLOCK_GENERATOR/clk_counter_reg[0]_i_25_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  CLOCK_GENERATOR/clk_counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.213    CLOCK_GENERATOR/clk_counter_reg[0]_i_16_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  CLOCK_GENERATOR/clk_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.327    CLOCK_GENERATOR/clk_counter_reg[0]_i_3_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  CLOCK_GENERATOR/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.281     8.722    CLOCK_GENERATOR/clear
    SLICE_X34Y42         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.443    14.784    CLOCK_GENERATOR/clk_in1
    SLICE_X34Y42         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[3]/C
                         clock pessimism              0.300    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X34Y42         FDRE (Setup_fdre_C_R)       -0.426    14.623    CLOCK_GENERATOR/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -8.722    
  -------------------------------------------------------------------
                         slack                                  5.901    

Slack (MET) :             6.006ns  (required time - arrival time)
  Source:                 CLOCK_GENERATOR/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GENERATOR/clk_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 1.534ns (43.711%)  route 1.975ns (56.289%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.563     5.084    CLOCK_GENERATOR/clk_in1
    SLICE_X34Y42         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  CLOCK_GENERATOR/clk_counter_reg[3]/Q
                         net (fo=3, routed)           0.823     6.425    CLOCK_GENERATOR/clk_counter_reg[3]
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.124     6.549 r  CLOCK_GENERATOR/clk_counter[0]_i_39/O
                         net (fo=1, routed)           0.000     6.549    CLOCK_GENERATOR/clk_counter[0]_i_39_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.099 r  CLOCK_GENERATOR/clk_counter_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.099    CLOCK_GENERATOR/clk_counter_reg[0]_i_25_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  CLOCK_GENERATOR/clk_counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.213    CLOCK_GENERATOR/clk_counter_reg[0]_i_16_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  CLOCK_GENERATOR/clk_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.327    CLOCK_GENERATOR/clk_counter_reg[0]_i_3_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  CLOCK_GENERATOR/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.153     8.594    CLOCK_GENERATOR/clear
    SLICE_X34Y48         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    CLOCK_GENERATOR/clk_in1
    SLICE_X34Y48         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[24]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y48         FDRE (Setup_fdre_C_R)       -0.426    14.600    CLOCK_GENERATOR/clk_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -8.594    
  -------------------------------------------------------------------
                         slack                                  6.006    

Slack (MET) :             6.006ns  (required time - arrival time)
  Source:                 CLOCK_GENERATOR/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GENERATOR/clk_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 1.534ns (43.711%)  route 1.975ns (56.289%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.563     5.084    CLOCK_GENERATOR/clk_in1
    SLICE_X34Y42         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  CLOCK_GENERATOR/clk_counter_reg[3]/Q
                         net (fo=3, routed)           0.823     6.425    CLOCK_GENERATOR/clk_counter_reg[3]
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.124     6.549 r  CLOCK_GENERATOR/clk_counter[0]_i_39/O
                         net (fo=1, routed)           0.000     6.549    CLOCK_GENERATOR/clk_counter[0]_i_39_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.099 r  CLOCK_GENERATOR/clk_counter_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.099    CLOCK_GENERATOR/clk_counter_reg[0]_i_25_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  CLOCK_GENERATOR/clk_counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.213    CLOCK_GENERATOR/clk_counter_reg[0]_i_16_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  CLOCK_GENERATOR/clk_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.327    CLOCK_GENERATOR/clk_counter_reg[0]_i_3_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  CLOCK_GENERATOR/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.153     8.594    CLOCK_GENERATOR/clear
    SLICE_X34Y48         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    CLOCK_GENERATOR/clk_in1
    SLICE_X34Y48         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[25]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y48         FDRE (Setup_fdre_C_R)       -0.426    14.600    CLOCK_GENERATOR/clk_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -8.594    
  -------------------------------------------------------------------
                         slack                                  6.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 CLOCK_GENERATOR/clk_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GENERATOR/clk_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    CLOCK_GENERATOR/clk_in1
    SLICE_X34Y45         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  CLOCK_GENERATOR/clk_counter_reg[14]/Q
                         net (fo=3, routed)           0.125     1.735    CLOCK_GENERATOR/clk_counter_reg[14]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  CLOCK_GENERATOR/clk_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    CLOCK_GENERATOR/clk_counter_reg[12]_i_1_n_5
    SLICE_X34Y45         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    CLOCK_GENERATOR/clk_in1
    SLICE_X34Y45         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[14]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.134     1.579    CLOCK_GENERATOR/clk_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLOCK_GENERATOR/clk_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GENERATOR/clk_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    CLOCK_GENERATOR/clk_in1
    SLICE_X34Y44         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  CLOCK_GENERATOR/clk_counter_reg[10]/Q
                         net (fo=3, routed)           0.127     1.736    CLOCK_GENERATOR/clk_counter_reg[10]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  CLOCK_GENERATOR/clk_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    CLOCK_GENERATOR/clk_counter_reg[8]_i_1_n_5
    SLICE_X34Y44         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    CLOCK_GENERATOR/clk_in1
    SLICE_X34Y44         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[10]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.134     1.579    CLOCK_GENERATOR/clk_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLOCK_GENERATOR/clk_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GENERATOR/clk_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    CLOCK_GENERATOR/clk_in1
    SLICE_X34Y46         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  CLOCK_GENERATOR/clk_counter_reg[18]/Q
                         net (fo=3, routed)           0.127     1.736    CLOCK_GENERATOR/clk_counter_reg[18]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  CLOCK_GENERATOR/clk_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    CLOCK_GENERATOR/clk_counter_reg[16]_i_1_n_5
    SLICE_X34Y46         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    CLOCK_GENERATOR/clk_in1
    SLICE_X34Y46         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[18]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.134     1.579    CLOCK_GENERATOR/clk_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLOCK_GENERATOR/clk_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GENERATOR/clk_counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.563     1.446    CLOCK_GENERATOR/clk_in1
    SLICE_X34Y47         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  CLOCK_GENERATOR/clk_counter_reg[22]/Q
                         net (fo=3, routed)           0.127     1.737    CLOCK_GENERATOR/clk_counter_reg[22]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  CLOCK_GENERATOR/clk_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.847    CLOCK_GENERATOR/clk_counter_reg[20]_i_1_n_5
    SLICE_X34Y47         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.959    CLOCK_GENERATOR/clk_in1
    SLICE_X34Y47         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[22]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y47         FDRE (Hold_fdre_C_D)         0.134     1.580    CLOCK_GENERATOR/clk_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLOCK_GENERATOR/clk_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GENERATOR/clk_counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.563     1.446    CLOCK_GENERATOR/clk_in1
    SLICE_X34Y48         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  CLOCK_GENERATOR/clk_counter_reg[26]/Q
                         net (fo=3, routed)           0.127     1.737    CLOCK_GENERATOR/clk_counter_reg[26]
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  CLOCK_GENERATOR/clk_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.847    CLOCK_GENERATOR/clk_counter_reg[24]_i_1_n_5
    SLICE_X34Y48         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.959    CLOCK_GENERATOR/clk_in1
    SLICE_X34Y48         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[26]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)         0.134     1.580    CLOCK_GENERATOR/clk_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLOCK_GENERATOR/clk_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GENERATOR/clk_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    CLOCK_GENERATOR/clk_in1
    SLICE_X34Y43         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  CLOCK_GENERATOR/clk_counter_reg[6]/Q
                         net (fo=3, routed)           0.127     1.736    CLOCK_GENERATOR/clk_counter_reg[6]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  CLOCK_GENERATOR/clk_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    CLOCK_GENERATOR/clk_counter_reg[4]_i_1_n_5
    SLICE_X34Y43         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    CLOCK_GENERATOR/clk_in1
    SLICE_X34Y43         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[6]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.134     1.579    CLOCK_GENERATOR/clk_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLOCK_GENERATOR/clk_counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GENERATOR/clk_counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.563     1.446    CLOCK_GENERATOR/clk_in1
    SLICE_X34Y49         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  CLOCK_GENERATOR/clk_counter_reg[30]/Q
                         net (fo=3, routed)           0.127     1.737    CLOCK_GENERATOR/clk_counter_reg[30]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  CLOCK_GENERATOR/clk_counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.847    CLOCK_GENERATOR/clk_counter_reg[28]_i_1_n_5
    SLICE_X34Y49         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.959    CLOCK_GENERATOR/clk_in1
    SLICE_X34Y49         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[30]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y49         FDRE (Hold_fdre_C_D)         0.134     1.580    CLOCK_GENERATOR/clk_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 CLOCK_GENERATOR/clk_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GENERATOR/clk_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.563     1.446    CLOCK_GENERATOR/clk_in1
    SLICE_X36Y46         FDRE                                         r  CLOCK_GENERATOR/clk_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  CLOCK_GENERATOR/clk_pulse_reg/Q
                         net (fo=2, routed)           0.185     1.772    CLOCK_GENERATOR/clock_slow
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.817 r  CLOCK_GENERATOR/clk_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.817    CLOCK_GENERATOR/clk_pulse_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  CLOCK_GENERATOR/clk_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.959    CLOCK_GENERATOR/clk_in1
    SLICE_X36Y46         FDRE                                         r  CLOCK_GENERATOR/clk_pulse_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    CLOCK_GENERATOR/clk_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 CLOCK_GENERATOR/clk_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GENERATOR/clk_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    CLOCK_GENERATOR/clk_in1
    SLICE_X34Y45         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  CLOCK_GENERATOR/clk_counter_reg[14]/Q
                         net (fo=3, routed)           0.125     1.735    CLOCK_GENERATOR/clk_counter_reg[14]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.881 r  CLOCK_GENERATOR/clk_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    CLOCK_GENERATOR/clk_counter_reg[12]_i_1_n_4
    SLICE_X34Y45         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    CLOCK_GENERATOR/clk_in1
    SLICE_X34Y45         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.134     1.579    CLOCK_GENERATOR/clk_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 CLOCK_GENERATOR/clk_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GENERATOR/clk_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    CLOCK_GENERATOR/clk_in1
    SLICE_X34Y44         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  CLOCK_GENERATOR/clk_counter_reg[10]/Q
                         net (fo=3, routed)           0.127     1.736    CLOCK_GENERATOR/clk_counter_reg[10]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.882 r  CLOCK_GENERATOR/clk_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    CLOCK_GENERATOR/clk_counter_reg[8]_i_1_n_4
    SLICE_X34Y44         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    CLOCK_GENERATOR/clk_in1
    SLICE_X34Y44         FDRE                                         r  CLOCK_GENERATOR/clk_counter_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.134     1.579    CLOCK_GENERATOR/clk_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clock_in_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDSE/C             n/a            1.000         10.000      9.000      SLICE_X34Y42     CLOCK_GENERATOR/clk_counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X34Y44     CLOCK_GENERATOR/clk_counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X34Y44     CLOCK_GENERATOR/clk_counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X34Y45     CLOCK_GENERATOR/clk_counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X34Y45     CLOCK_GENERATOR/clk_counter_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X34Y45     CLOCK_GENERATOR/clk_counter_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X34Y45     CLOCK_GENERATOR/clk_counter_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X34Y46     CLOCK_GENERATOR/clk_counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y46     CLOCK_GENERATOR/clk_pulse_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X34Y42     CLOCK_GENERATOR/clk_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y44     CLOCK_GENERATOR/clk_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y44     CLOCK_GENERATOR/clk_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y44     CLOCK_GENERATOR/clk_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y44     CLOCK_GENERATOR/clk_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y45     CLOCK_GENERATOR/clk_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y45     CLOCK_GENERATOR/clk_counter_reg[12]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X34Y42     CLOCK_GENERATOR/clk_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X34Y42     CLOCK_GENERATOR/clk_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y44     CLOCK_GENERATOR/clk_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y44     CLOCK_GENERATOR/clk_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y45     CLOCK_GENERATOR/clk_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y45     CLOCK_GENERATOR/clk_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y45     CLOCK_GENERATOR/clk_counter_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y45     CLOCK_GENERATOR/clk_counter_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 VGA_GRAPHICS/graph_x_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GRAPHICS/x_end_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.004ns  (logic 5.634ns (62.575%)  route 3.370ns (37.425%))
  Logic Levels:           22  (CARRY4=18 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkout1_buf/O
                         net (fo=326, routed)         1.557     5.078    VGA_GRAPHICS/clock_vga
    SLICE_X52Y21         FDSE                                         r  VGA_GRAPHICS/graph_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDSE (Prop_fdse_C_Q)         0.518     5.596 r  VGA_GRAPHICS/graph_x_reg[1]/Q
                         net (fo=23, routed)          0.608     6.204    VGA_GRAPHICS/graph_x[1]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.860 r  VGA_GRAPHICS/move_reg[1]_i_228/CO[3]
                         net (fo=1, routed)           0.000     6.860    VGA_GRAPHICS/move_reg[1]_i_228_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.974 r  VGA_GRAPHICS/move_reg[1]_i_177/CO[3]
                         net (fo=1, routed)           0.000     6.974    VGA_GRAPHICS/move_reg[1]_i_177_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.088 r  VGA_GRAPHICS/move_reg[1]_i_109/CO[3]
                         net (fo=1, routed)           0.000     7.088    VGA_GRAPHICS/move_reg[1]_i_109_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.202 r  VGA_GRAPHICS/move_reg[1]_i_116/CO[3]
                         net (fo=1, routed)           0.009     7.211    VGA_GRAPHICS/move_reg[1]_i_116_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.325 r  VGA_GRAPHICS/move_reg[1]_i_115/CO[3]
                         net (fo=1, routed)           0.000     7.325    VGA_GRAPHICS/move_reg[1]_i_115_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  VGA_GRAPHICS/move_reg[1]_i_67/CO[3]
                         net (fo=1, routed)           0.000     7.439    VGA_GRAPHICS/move_reg[1]_i_67_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  VGA_GRAPHICS/move_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000     7.553    VGA_GRAPHICS/move_reg[1]_i_66_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.792 f  VGA_GRAPHICS/move_reg[1]_i_65/O[2]
                         net (fo=2, routed)           0.807     8.599    VGA_GRAPHICS/move_reg[1]_i_65_n_5
    SLICE_X52Y26         LUT2 (Prop_lut2_I0_O)        0.302     8.901 r  VGA_GRAPHICS/move[1]_i_16/O
                         net (fo=1, routed)           0.000     8.901    VGA_GRAPHICS/move[1]_i_16_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.277 r  VGA_GRAPHICS/move_reg[1]_i_6/CO[3]
                         net (fo=2, routed)           0.878    10.156    VGA_GRAPHICS/move21_in
    SLICE_X52Y28         LUT3 (Prop_lut3_I1_O)        0.124    10.280 r  VGA_GRAPHICS/graph_x[1]_i_7/O
                         net (fo=1, routed)           0.000    10.280    VGA_GRAPHICS/graph_x[1]_i_7_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.793 r  VGA_GRAPHICS/graph_x_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.793    VGA_GRAPHICS/graph_x_reg[1]_i_2_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  VGA_GRAPHICS/graph_x_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.910    VGA_GRAPHICS/graph_x_reg[7]_i_2_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.027 r  VGA_GRAPHICS/graph_x_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.027    VGA_GRAPHICS/graph_x_reg[11]_i_2_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.144 r  VGA_GRAPHICS/graph_x_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.144    VGA_GRAPHICS/graph_x_reg[15]_i_2_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.261 r  VGA_GRAPHICS/graph_x_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.261    VGA_GRAPHICS/graph_x_reg[19]_i_2_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.378 r  VGA_GRAPHICS/graph_x_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.378    VGA_GRAPHICS/graph_x_reg[23]_i_2_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.701 f  VGA_GRAPHICS/graph_x_reg[27]_i_2/O[1]
                         net (fo=3, routed)           0.624    12.324    VGA_GRAPHICS/graph_x0_in[25]
    SLICE_X54Y32         LUT5 (Prop_lut5_I4_O)        0.306    12.630 r  VGA_GRAPHICS/x_end[27]_i_8/O
                         net (fo=1, routed)           0.443    13.074    VGA_GRAPHICS/x_end[27]_i_8_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.198 r  VGA_GRAPHICS/x_end[27]_i_4/O
                         net (fo=1, routed)           0.000    13.198    VGA_GRAPHICS/x_end[27]_i_4_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.748 r  VGA_GRAPHICS/x_end_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.748    VGA_GRAPHICS/x_end_reg[27]_i_1_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.082 r  VGA_GRAPHICS/x_end_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    14.082    VGA_GRAPHICS/out[29]
    SLICE_X53Y33         FDRE                                         r  VGA_GRAPHICS/x_end_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clock_in (IN)
                         net (fo=0)                   0.000     9.259    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkout1_buf/O
                         net (fo=326, routed)         1.445    14.046    VGA_GRAPHICS/clock_vga
    SLICE_X53Y33         FDRE                                         r  VGA_GRAPHICS/x_end_reg[29]/C
                         clock pessimism              0.260    14.306    
                         clock uncertainty           -0.072    14.233    
    SLICE_X53Y33         FDRE (Setup_fdre_C_D)        0.062    14.295    VGA_GRAPHICS/x_end_reg[29]
  -------------------------------------------------------------------
                         required time                         14.295    
                         arrival time                         -14.082    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 VGA_GRAPHICS/graph_x_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GRAPHICS/x_end_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.983ns  (logic 5.613ns (62.487%)  route 3.370ns (37.513%))
  Logic Levels:           22  (CARRY4=18 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkout1_buf/O
                         net (fo=326, routed)         1.557     5.078    VGA_GRAPHICS/clock_vga
    SLICE_X52Y21         FDSE                                         r  VGA_GRAPHICS/graph_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDSE (Prop_fdse_C_Q)         0.518     5.596 r  VGA_GRAPHICS/graph_x_reg[1]/Q
                         net (fo=23, routed)          0.608     6.204    VGA_GRAPHICS/graph_x[1]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.860 r  VGA_GRAPHICS/move_reg[1]_i_228/CO[3]
                         net (fo=1, routed)           0.000     6.860    VGA_GRAPHICS/move_reg[1]_i_228_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.974 r  VGA_GRAPHICS/move_reg[1]_i_177/CO[3]
                         net (fo=1, routed)           0.000     6.974    VGA_GRAPHICS/move_reg[1]_i_177_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.088 r  VGA_GRAPHICS/move_reg[1]_i_109/CO[3]
                         net (fo=1, routed)           0.000     7.088    VGA_GRAPHICS/move_reg[1]_i_109_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.202 r  VGA_GRAPHICS/move_reg[1]_i_116/CO[3]
                         net (fo=1, routed)           0.009     7.211    VGA_GRAPHICS/move_reg[1]_i_116_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.325 r  VGA_GRAPHICS/move_reg[1]_i_115/CO[3]
                         net (fo=1, routed)           0.000     7.325    VGA_GRAPHICS/move_reg[1]_i_115_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  VGA_GRAPHICS/move_reg[1]_i_67/CO[3]
                         net (fo=1, routed)           0.000     7.439    VGA_GRAPHICS/move_reg[1]_i_67_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  VGA_GRAPHICS/move_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000     7.553    VGA_GRAPHICS/move_reg[1]_i_66_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.792 f  VGA_GRAPHICS/move_reg[1]_i_65/O[2]
                         net (fo=2, routed)           0.807     8.599    VGA_GRAPHICS/move_reg[1]_i_65_n_5
    SLICE_X52Y26         LUT2 (Prop_lut2_I0_O)        0.302     8.901 r  VGA_GRAPHICS/move[1]_i_16/O
                         net (fo=1, routed)           0.000     8.901    VGA_GRAPHICS/move[1]_i_16_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.277 r  VGA_GRAPHICS/move_reg[1]_i_6/CO[3]
                         net (fo=2, routed)           0.878    10.156    VGA_GRAPHICS/move21_in
    SLICE_X52Y28         LUT3 (Prop_lut3_I1_O)        0.124    10.280 r  VGA_GRAPHICS/graph_x[1]_i_7/O
                         net (fo=1, routed)           0.000    10.280    VGA_GRAPHICS/graph_x[1]_i_7_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.793 r  VGA_GRAPHICS/graph_x_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.793    VGA_GRAPHICS/graph_x_reg[1]_i_2_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  VGA_GRAPHICS/graph_x_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.910    VGA_GRAPHICS/graph_x_reg[7]_i_2_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.027 r  VGA_GRAPHICS/graph_x_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.027    VGA_GRAPHICS/graph_x_reg[11]_i_2_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.144 r  VGA_GRAPHICS/graph_x_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.144    VGA_GRAPHICS/graph_x_reg[15]_i_2_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.261 r  VGA_GRAPHICS/graph_x_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.261    VGA_GRAPHICS/graph_x_reg[19]_i_2_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.378 r  VGA_GRAPHICS/graph_x_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.378    VGA_GRAPHICS/graph_x_reg[23]_i_2_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.701 f  VGA_GRAPHICS/graph_x_reg[27]_i_2/O[1]
                         net (fo=3, routed)           0.624    12.324    VGA_GRAPHICS/graph_x0_in[25]
    SLICE_X54Y32         LUT5 (Prop_lut5_I4_O)        0.306    12.630 r  VGA_GRAPHICS/x_end[27]_i_8/O
                         net (fo=1, routed)           0.443    13.074    VGA_GRAPHICS/x_end[27]_i_8_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.198 r  VGA_GRAPHICS/x_end[27]_i_4/O
                         net (fo=1, routed)           0.000    13.198    VGA_GRAPHICS/x_end[27]_i_4_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.748 r  VGA_GRAPHICS/x_end_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.748    VGA_GRAPHICS/x_end_reg[27]_i_1_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.061 r  VGA_GRAPHICS/x_end_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000    14.061    VGA_GRAPHICS/out[31]
    SLICE_X53Y33         FDRE                                         r  VGA_GRAPHICS/x_end_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clock_in (IN)
                         net (fo=0)                   0.000     9.259    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkout1_buf/O
                         net (fo=326, routed)         1.445    14.046    VGA_GRAPHICS/clock_vga
    SLICE_X53Y33         FDRE                                         r  VGA_GRAPHICS/x_end_reg[31]/C
                         clock pessimism              0.260    14.306    
                         clock uncertainty           -0.072    14.233    
    SLICE_X53Y33         FDRE (Setup_fdre_C_D)        0.062    14.295    VGA_GRAPHICS/x_end_reg[31]
  -------------------------------------------------------------------
                         required time                         14.295    
                         arrival time                         -14.061    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 VGA_GRAPHICS/graph_x_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GRAPHICS/x_end_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.909ns  (logic 5.539ns (62.176%)  route 3.370ns (37.824%))
  Logic Levels:           22  (CARRY4=18 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkout1_buf/O
                         net (fo=326, routed)         1.557     5.078    VGA_GRAPHICS/clock_vga
    SLICE_X52Y21         FDSE                                         r  VGA_GRAPHICS/graph_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDSE (Prop_fdse_C_Q)         0.518     5.596 r  VGA_GRAPHICS/graph_x_reg[1]/Q
                         net (fo=23, routed)          0.608     6.204    VGA_GRAPHICS/graph_x[1]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.860 r  VGA_GRAPHICS/move_reg[1]_i_228/CO[3]
                         net (fo=1, routed)           0.000     6.860    VGA_GRAPHICS/move_reg[1]_i_228_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.974 r  VGA_GRAPHICS/move_reg[1]_i_177/CO[3]
                         net (fo=1, routed)           0.000     6.974    VGA_GRAPHICS/move_reg[1]_i_177_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.088 r  VGA_GRAPHICS/move_reg[1]_i_109/CO[3]
                         net (fo=1, routed)           0.000     7.088    VGA_GRAPHICS/move_reg[1]_i_109_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.202 r  VGA_GRAPHICS/move_reg[1]_i_116/CO[3]
                         net (fo=1, routed)           0.009     7.211    VGA_GRAPHICS/move_reg[1]_i_116_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.325 r  VGA_GRAPHICS/move_reg[1]_i_115/CO[3]
                         net (fo=1, routed)           0.000     7.325    VGA_GRAPHICS/move_reg[1]_i_115_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  VGA_GRAPHICS/move_reg[1]_i_67/CO[3]
                         net (fo=1, routed)           0.000     7.439    VGA_GRAPHICS/move_reg[1]_i_67_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  VGA_GRAPHICS/move_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000     7.553    VGA_GRAPHICS/move_reg[1]_i_66_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.792 f  VGA_GRAPHICS/move_reg[1]_i_65/O[2]
                         net (fo=2, routed)           0.807     8.599    VGA_GRAPHICS/move_reg[1]_i_65_n_5
    SLICE_X52Y26         LUT2 (Prop_lut2_I0_O)        0.302     8.901 r  VGA_GRAPHICS/move[1]_i_16/O
                         net (fo=1, routed)           0.000     8.901    VGA_GRAPHICS/move[1]_i_16_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.277 r  VGA_GRAPHICS/move_reg[1]_i_6/CO[3]
                         net (fo=2, routed)           0.878    10.156    VGA_GRAPHICS/move21_in
    SLICE_X52Y28         LUT3 (Prop_lut3_I1_O)        0.124    10.280 r  VGA_GRAPHICS/graph_x[1]_i_7/O
                         net (fo=1, routed)           0.000    10.280    VGA_GRAPHICS/graph_x[1]_i_7_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.793 r  VGA_GRAPHICS/graph_x_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.793    VGA_GRAPHICS/graph_x_reg[1]_i_2_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  VGA_GRAPHICS/graph_x_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.910    VGA_GRAPHICS/graph_x_reg[7]_i_2_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.027 r  VGA_GRAPHICS/graph_x_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.027    VGA_GRAPHICS/graph_x_reg[11]_i_2_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.144 r  VGA_GRAPHICS/graph_x_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.144    VGA_GRAPHICS/graph_x_reg[15]_i_2_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.261 r  VGA_GRAPHICS/graph_x_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.261    VGA_GRAPHICS/graph_x_reg[19]_i_2_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.378 r  VGA_GRAPHICS/graph_x_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.378    VGA_GRAPHICS/graph_x_reg[23]_i_2_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.701 f  VGA_GRAPHICS/graph_x_reg[27]_i_2/O[1]
                         net (fo=3, routed)           0.624    12.324    VGA_GRAPHICS/graph_x0_in[25]
    SLICE_X54Y32         LUT5 (Prop_lut5_I4_O)        0.306    12.630 r  VGA_GRAPHICS/x_end[27]_i_8/O
                         net (fo=1, routed)           0.443    13.074    VGA_GRAPHICS/x_end[27]_i_8_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.198 r  VGA_GRAPHICS/x_end[27]_i_4/O
                         net (fo=1, routed)           0.000    13.198    VGA_GRAPHICS/x_end[27]_i_4_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.748 r  VGA_GRAPHICS/x_end_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.748    VGA_GRAPHICS/x_end_reg[27]_i_1_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.987 r  VGA_GRAPHICS/x_end_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    13.987    VGA_GRAPHICS/out[30]
    SLICE_X53Y33         FDRE                                         r  VGA_GRAPHICS/x_end_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clock_in (IN)
                         net (fo=0)                   0.000     9.259    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkout1_buf/O
                         net (fo=326, routed)         1.445    14.046    VGA_GRAPHICS/clock_vga
    SLICE_X53Y33         FDRE                                         r  VGA_GRAPHICS/x_end_reg[30]/C
                         clock pessimism              0.260    14.306    
                         clock uncertainty           -0.072    14.233    
    SLICE_X53Y33         FDRE (Setup_fdre_C_D)        0.062    14.295    VGA_GRAPHICS/x_end_reg[30]
  -------------------------------------------------------------------
                         required time                         14.295    
                         arrival time                         -13.987    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 VGA_GRAPHICS/graph_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GRAPHICS/y_end_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.899ns  (logic 5.385ns (60.510%)  route 3.514ns (39.490%))
  Logic Levels:           21  (CARRY4=17 LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.043 - 9.259 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkout1_buf/O
                         net (fo=326, routed)         1.548     5.069    VGA_GRAPHICS/clock_vga
    SLICE_X42Y23         FDRE                                         r  VGA_GRAPHICS/graph_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDRE (Prop_fdre_C_Q)         0.518     5.587 r  VGA_GRAPHICS/graph_y_reg[4]/Q
                         net (fo=15, routed)          0.788     6.375    VGA_GRAPHICS/graph_y_reg_n_0_[4]
    SLICE_X39Y24         LUT3 (Prop_lut3_I1_O)        0.124     6.499 r  VGA_GRAPHICS/move[1]_i_251/O
                         net (fo=1, routed)           0.000     6.499    VGA_GRAPHICS/move[1]_i_251_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.049 r  VGA_GRAPHICS/move_reg[1]_i_233/CO[3]
                         net (fo=1, routed)           0.009     7.058    VGA_GRAPHICS/move_reg[1]_i_233_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  VGA_GRAPHICS/move_reg[1]_i_211/CO[3]
                         net (fo=1, routed)           0.000     7.172    VGA_GRAPHICS/move_reg[1]_i_211_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  VGA_GRAPHICS/move_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     7.286    VGA_GRAPHICS/move_reg[1]_i_210_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  VGA_GRAPHICS/move_reg[1]_i_155/CO[3]
                         net (fo=1, routed)           0.000     7.400    VGA_GRAPHICS/move_reg[1]_i_155_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  VGA_GRAPHICS/move_reg[1]_i_154/CO[3]
                         net (fo=1, routed)           0.000     7.514    VGA_GRAPHICS/move_reg[1]_i_154_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  VGA_GRAPHICS/move_reg[1]_i_96/CO[3]
                         net (fo=1, routed)           0.000     7.628    VGA_GRAPHICS/move_reg[1]_i_96_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.962 f  VGA_GRAPHICS/move_reg[1]_i_95/O[1]
                         net (fo=2, routed)           0.729     8.692    VGA_GRAPHICS/move_reg[1]_i_95_n_6
    SLICE_X40Y28         LUT2 (Prop_lut2_I0_O)        0.303     8.995 r  VGA_GRAPHICS/move[1]_i_44/O
                         net (fo=1, routed)           0.000     8.995    VGA_GRAPHICS/move[1]_i_44_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.393 r  VGA_GRAPHICS/move_reg[1]_i_9/CO[3]
                         net (fo=3, routed)           0.745    10.138    VGA_GRAPHICS/move2
    SLICE_X40Y29         LUT3 (Prop_lut3_I1_O)        0.124    10.262 r  VGA_GRAPHICS/y_end[0]_i_7/O
                         net (fo=1, routed)           0.000    10.262    VGA_GRAPHICS/y_end[0]_i_7_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.794 r  VGA_GRAPHICS/y_end_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.794    VGA_GRAPHICS/y_end_reg[0]_i_3_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.908 r  VGA_GRAPHICS/graph_y_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.908    VGA_GRAPHICS/graph_y_reg[7]_i_2_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.022 r  VGA_GRAPHICS/graph_y_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.022    VGA_GRAPHICS/graph_y_reg[11]_i_2_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.136 r  VGA_GRAPHICS/graph_y_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.136    VGA_GRAPHICS/graph_y_reg[15]_i_2_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.250 r  VGA_GRAPHICS/graph_y_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.250    VGA_GRAPHICS/graph_y_reg[19]_i_2_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.472 r  VGA_GRAPHICS/graph_y_reg[23]_i_2/O[0]
                         net (fo=3, routed)           0.604    12.076    VGA_GRAPHICS/graph_y1_in[20]
    SLICE_X41Y38         LUT5 (Prop_lut5_I0_O)        0.299    12.375 r  VGA_GRAPHICS/graph_y[20]_i_1/O
                         net (fo=2, routed)           0.638    13.014    VGA_GRAPHICS/A[20]
    SLICE_X41Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.521 r  VGA_GRAPHICS/y_end_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.521    VGA_GRAPHICS/y_end_reg[23]_i_1_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.635 r  VGA_GRAPHICS/y_end_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.635    VGA_GRAPHICS/y_end_reg[27]_i_1_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.969 r  VGA_GRAPHICS/y_end_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    13.969    VGA_GRAPHICS/y_end_reg[31]_i_2_n_6
    SLICE_X41Y36         FDRE                                         r  VGA_GRAPHICS/y_end_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clock_in (IN)
                         net (fo=0)                   0.000     9.259    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkout1_buf/O
                         net (fo=326, routed)         1.442    14.043    VGA_GRAPHICS/clock_vga
    SLICE_X41Y36         FDRE                                         r  VGA_GRAPHICS/y_end_reg[29]/C
                         clock pessimism              0.260    14.303    
                         clock uncertainty           -0.072    14.230    
    SLICE_X41Y36         FDRE (Setup_fdre_C_D)        0.062    14.292    VGA_GRAPHICS/y_end_reg[29]
  -------------------------------------------------------------------
                         required time                         14.292    
                         arrival time                         -13.969    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 VGA_GRAPHICS/graph_x_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GRAPHICS/x_end_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.893ns  (logic 5.523ns (62.108%)  route 3.370ns (37.892%))
  Logic Levels:           22  (CARRY4=18 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkout1_buf/O
                         net (fo=326, routed)         1.557     5.078    VGA_GRAPHICS/clock_vga
    SLICE_X52Y21         FDSE                                         r  VGA_GRAPHICS/graph_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDSE (Prop_fdse_C_Q)         0.518     5.596 r  VGA_GRAPHICS/graph_x_reg[1]/Q
                         net (fo=23, routed)          0.608     6.204    VGA_GRAPHICS/graph_x[1]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.860 r  VGA_GRAPHICS/move_reg[1]_i_228/CO[3]
                         net (fo=1, routed)           0.000     6.860    VGA_GRAPHICS/move_reg[1]_i_228_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.974 r  VGA_GRAPHICS/move_reg[1]_i_177/CO[3]
                         net (fo=1, routed)           0.000     6.974    VGA_GRAPHICS/move_reg[1]_i_177_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.088 r  VGA_GRAPHICS/move_reg[1]_i_109/CO[3]
                         net (fo=1, routed)           0.000     7.088    VGA_GRAPHICS/move_reg[1]_i_109_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.202 r  VGA_GRAPHICS/move_reg[1]_i_116/CO[3]
                         net (fo=1, routed)           0.009     7.211    VGA_GRAPHICS/move_reg[1]_i_116_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.325 r  VGA_GRAPHICS/move_reg[1]_i_115/CO[3]
                         net (fo=1, routed)           0.000     7.325    VGA_GRAPHICS/move_reg[1]_i_115_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  VGA_GRAPHICS/move_reg[1]_i_67/CO[3]
                         net (fo=1, routed)           0.000     7.439    VGA_GRAPHICS/move_reg[1]_i_67_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  VGA_GRAPHICS/move_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000     7.553    VGA_GRAPHICS/move_reg[1]_i_66_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.792 f  VGA_GRAPHICS/move_reg[1]_i_65/O[2]
                         net (fo=2, routed)           0.807     8.599    VGA_GRAPHICS/move_reg[1]_i_65_n_5
    SLICE_X52Y26         LUT2 (Prop_lut2_I0_O)        0.302     8.901 r  VGA_GRAPHICS/move[1]_i_16/O
                         net (fo=1, routed)           0.000     8.901    VGA_GRAPHICS/move[1]_i_16_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.277 r  VGA_GRAPHICS/move_reg[1]_i_6/CO[3]
                         net (fo=2, routed)           0.878    10.156    VGA_GRAPHICS/move21_in
    SLICE_X52Y28         LUT3 (Prop_lut3_I1_O)        0.124    10.280 r  VGA_GRAPHICS/graph_x[1]_i_7/O
                         net (fo=1, routed)           0.000    10.280    VGA_GRAPHICS/graph_x[1]_i_7_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.793 r  VGA_GRAPHICS/graph_x_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.793    VGA_GRAPHICS/graph_x_reg[1]_i_2_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  VGA_GRAPHICS/graph_x_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.910    VGA_GRAPHICS/graph_x_reg[7]_i_2_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.027 r  VGA_GRAPHICS/graph_x_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.027    VGA_GRAPHICS/graph_x_reg[11]_i_2_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.144 r  VGA_GRAPHICS/graph_x_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.144    VGA_GRAPHICS/graph_x_reg[15]_i_2_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.261 r  VGA_GRAPHICS/graph_x_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.261    VGA_GRAPHICS/graph_x_reg[19]_i_2_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.378 r  VGA_GRAPHICS/graph_x_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.378    VGA_GRAPHICS/graph_x_reg[23]_i_2_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.701 f  VGA_GRAPHICS/graph_x_reg[27]_i_2/O[1]
                         net (fo=3, routed)           0.624    12.324    VGA_GRAPHICS/graph_x0_in[25]
    SLICE_X54Y32         LUT5 (Prop_lut5_I4_O)        0.306    12.630 r  VGA_GRAPHICS/x_end[27]_i_8/O
                         net (fo=1, routed)           0.443    13.074    VGA_GRAPHICS/x_end[27]_i_8_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.198 r  VGA_GRAPHICS/x_end[27]_i_4/O
                         net (fo=1, routed)           0.000    13.198    VGA_GRAPHICS/x_end[27]_i_4_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.748 r  VGA_GRAPHICS/x_end_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.748    VGA_GRAPHICS/x_end_reg[27]_i_1_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.971 r  VGA_GRAPHICS/x_end_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    13.971    VGA_GRAPHICS/out[28]
    SLICE_X53Y33         FDRE                                         r  VGA_GRAPHICS/x_end_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clock_in (IN)
                         net (fo=0)                   0.000     9.259    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkout1_buf/O
                         net (fo=326, routed)         1.445    14.046    VGA_GRAPHICS/clock_vga
    SLICE_X53Y33         FDRE                                         r  VGA_GRAPHICS/x_end_reg[28]/C
                         clock pessimism              0.260    14.306    
                         clock uncertainty           -0.072    14.233    
    SLICE_X53Y33         FDRE (Setup_fdre_C_D)        0.062    14.295    VGA_GRAPHICS/x_end_reg[28]
  -------------------------------------------------------------------
                         required time                         14.295    
                         arrival time                         -13.971    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 VGA_GRAPHICS/graph_x_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GRAPHICS/x_end_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.880ns  (logic 5.517ns (62.125%)  route 3.363ns (37.875%))
  Logic Levels:           21  (CARRY4=17 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.045 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkout1_buf/O
                         net (fo=326, routed)         1.557     5.078    VGA_GRAPHICS/clock_vga
    SLICE_X52Y21         FDSE                                         r  VGA_GRAPHICS/graph_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDSE (Prop_fdse_C_Q)         0.518     5.596 r  VGA_GRAPHICS/graph_x_reg[1]/Q
                         net (fo=23, routed)          0.608     6.204    VGA_GRAPHICS/graph_x[1]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.860 r  VGA_GRAPHICS/move_reg[1]_i_228/CO[3]
                         net (fo=1, routed)           0.000     6.860    VGA_GRAPHICS/move_reg[1]_i_228_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.974 r  VGA_GRAPHICS/move_reg[1]_i_177/CO[3]
                         net (fo=1, routed)           0.000     6.974    VGA_GRAPHICS/move_reg[1]_i_177_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.088 r  VGA_GRAPHICS/move_reg[1]_i_109/CO[3]
                         net (fo=1, routed)           0.000     7.088    VGA_GRAPHICS/move_reg[1]_i_109_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.202 r  VGA_GRAPHICS/move_reg[1]_i_116/CO[3]
                         net (fo=1, routed)           0.009     7.211    VGA_GRAPHICS/move_reg[1]_i_116_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.325 r  VGA_GRAPHICS/move_reg[1]_i_115/CO[3]
                         net (fo=1, routed)           0.000     7.325    VGA_GRAPHICS/move_reg[1]_i_115_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  VGA_GRAPHICS/move_reg[1]_i_67/CO[3]
                         net (fo=1, routed)           0.000     7.439    VGA_GRAPHICS/move_reg[1]_i_67_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  VGA_GRAPHICS/move_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000     7.553    VGA_GRAPHICS/move_reg[1]_i_66_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.792 f  VGA_GRAPHICS/move_reg[1]_i_65/O[2]
                         net (fo=2, routed)           0.807     8.599    VGA_GRAPHICS/move_reg[1]_i_65_n_5
    SLICE_X52Y26         LUT2 (Prop_lut2_I0_O)        0.302     8.901 r  VGA_GRAPHICS/move[1]_i_16/O
                         net (fo=1, routed)           0.000     8.901    VGA_GRAPHICS/move[1]_i_16_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.277 r  VGA_GRAPHICS/move_reg[1]_i_6/CO[3]
                         net (fo=2, routed)           0.878    10.156    VGA_GRAPHICS/move21_in
    SLICE_X52Y28         LUT3 (Prop_lut3_I1_O)        0.124    10.280 r  VGA_GRAPHICS/graph_x[1]_i_7/O
                         net (fo=1, routed)           0.000    10.280    VGA_GRAPHICS/graph_x[1]_i_7_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.793 r  VGA_GRAPHICS/graph_x_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.793    VGA_GRAPHICS/graph_x_reg[1]_i_2_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  VGA_GRAPHICS/graph_x_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.910    VGA_GRAPHICS/graph_x_reg[7]_i_2_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.027 r  VGA_GRAPHICS/graph_x_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.027    VGA_GRAPHICS/graph_x_reg[11]_i_2_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.144 r  VGA_GRAPHICS/graph_x_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.144    VGA_GRAPHICS/graph_x_reg[15]_i_2_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.261 r  VGA_GRAPHICS/graph_x_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.261    VGA_GRAPHICS/graph_x_reg[19]_i_2_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.584 f  VGA_GRAPHICS/graph_x_reg[23]_i_2/O[1]
                         net (fo=3, routed)           0.617    12.201    VGA_GRAPHICS/graph_x0_in[21]
    SLICE_X54Y31         LUT5 (Prop_lut5_I4_O)        0.306    12.507 r  VGA_GRAPHICS/x_end[23]_i_8/O
                         net (fo=1, routed)           0.443    12.951    VGA_GRAPHICS/x_end[23]_i_8_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.075 r  VGA_GRAPHICS/x_end[23]_i_4/O
                         net (fo=1, routed)           0.000    13.075    VGA_GRAPHICS/x_end[23]_i_4_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.625 r  VGA_GRAPHICS/x_end_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.625    VGA_GRAPHICS/x_end_reg[23]_i_1_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.959 r  VGA_GRAPHICS/x_end_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.959    VGA_GRAPHICS/out[25]
    SLICE_X53Y32         FDRE                                         r  VGA_GRAPHICS/x_end_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clock_in (IN)
                         net (fo=0)                   0.000     9.259    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkout1_buf/O
                         net (fo=326, routed)         1.444    14.045    VGA_GRAPHICS/clock_vga
    SLICE_X53Y32         FDRE                                         r  VGA_GRAPHICS/x_end_reg[25]/C
                         clock pessimism              0.260    14.305    
                         clock uncertainty           -0.072    14.232    
    SLICE_X53Y32         FDRE (Setup_fdre_C_D)        0.062    14.294    VGA_GRAPHICS/x_end_reg[25]
  -------------------------------------------------------------------
                         required time                         14.294    
                         arrival time                         -13.959    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.345ns  (required time - arrival time)
  Source:                 VGA_GRAPHICS/graph_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GRAPHICS/y_end_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.878ns  (logic 5.364ns (60.417%)  route 3.514ns (39.583%))
  Logic Levels:           21  (CARRY4=17 LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.043 - 9.259 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkout1_buf/O
                         net (fo=326, routed)         1.548     5.069    VGA_GRAPHICS/clock_vga
    SLICE_X42Y23         FDRE                                         r  VGA_GRAPHICS/graph_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDRE (Prop_fdre_C_Q)         0.518     5.587 r  VGA_GRAPHICS/graph_y_reg[4]/Q
                         net (fo=15, routed)          0.788     6.375    VGA_GRAPHICS/graph_y_reg_n_0_[4]
    SLICE_X39Y24         LUT3 (Prop_lut3_I1_O)        0.124     6.499 r  VGA_GRAPHICS/move[1]_i_251/O
                         net (fo=1, routed)           0.000     6.499    VGA_GRAPHICS/move[1]_i_251_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.049 r  VGA_GRAPHICS/move_reg[1]_i_233/CO[3]
                         net (fo=1, routed)           0.009     7.058    VGA_GRAPHICS/move_reg[1]_i_233_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  VGA_GRAPHICS/move_reg[1]_i_211/CO[3]
                         net (fo=1, routed)           0.000     7.172    VGA_GRAPHICS/move_reg[1]_i_211_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  VGA_GRAPHICS/move_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     7.286    VGA_GRAPHICS/move_reg[1]_i_210_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  VGA_GRAPHICS/move_reg[1]_i_155/CO[3]
                         net (fo=1, routed)           0.000     7.400    VGA_GRAPHICS/move_reg[1]_i_155_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  VGA_GRAPHICS/move_reg[1]_i_154/CO[3]
                         net (fo=1, routed)           0.000     7.514    VGA_GRAPHICS/move_reg[1]_i_154_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  VGA_GRAPHICS/move_reg[1]_i_96/CO[3]
                         net (fo=1, routed)           0.000     7.628    VGA_GRAPHICS/move_reg[1]_i_96_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.962 f  VGA_GRAPHICS/move_reg[1]_i_95/O[1]
                         net (fo=2, routed)           0.729     8.692    VGA_GRAPHICS/move_reg[1]_i_95_n_6
    SLICE_X40Y28         LUT2 (Prop_lut2_I0_O)        0.303     8.995 r  VGA_GRAPHICS/move[1]_i_44/O
                         net (fo=1, routed)           0.000     8.995    VGA_GRAPHICS/move[1]_i_44_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.393 r  VGA_GRAPHICS/move_reg[1]_i_9/CO[3]
                         net (fo=3, routed)           0.745    10.138    VGA_GRAPHICS/move2
    SLICE_X40Y29         LUT3 (Prop_lut3_I1_O)        0.124    10.262 r  VGA_GRAPHICS/y_end[0]_i_7/O
                         net (fo=1, routed)           0.000    10.262    VGA_GRAPHICS/y_end[0]_i_7_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.794 r  VGA_GRAPHICS/y_end_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.794    VGA_GRAPHICS/y_end_reg[0]_i_3_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.908 r  VGA_GRAPHICS/graph_y_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.908    VGA_GRAPHICS/graph_y_reg[7]_i_2_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.022 r  VGA_GRAPHICS/graph_y_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.022    VGA_GRAPHICS/graph_y_reg[11]_i_2_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.136 r  VGA_GRAPHICS/graph_y_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.136    VGA_GRAPHICS/graph_y_reg[15]_i_2_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.250 r  VGA_GRAPHICS/graph_y_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.250    VGA_GRAPHICS/graph_y_reg[19]_i_2_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.472 r  VGA_GRAPHICS/graph_y_reg[23]_i_2/O[0]
                         net (fo=3, routed)           0.604    12.076    VGA_GRAPHICS/graph_y1_in[20]
    SLICE_X41Y38         LUT5 (Prop_lut5_I0_O)        0.299    12.375 r  VGA_GRAPHICS/graph_y[20]_i_1/O
                         net (fo=2, routed)           0.638    13.014    VGA_GRAPHICS/A[20]
    SLICE_X41Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.521 r  VGA_GRAPHICS/y_end_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.521    VGA_GRAPHICS/y_end_reg[23]_i_1_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.635 r  VGA_GRAPHICS/y_end_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.635    VGA_GRAPHICS/y_end_reg[27]_i_1_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.948 r  VGA_GRAPHICS/y_end_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000    13.948    VGA_GRAPHICS/y_end_reg[31]_i_2_n_4
    SLICE_X41Y36         FDRE                                         r  VGA_GRAPHICS/y_end_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clock_in (IN)
                         net (fo=0)                   0.000     9.259    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkout1_buf/O
                         net (fo=326, routed)         1.442    14.043    VGA_GRAPHICS/clock_vga
    SLICE_X41Y36         FDRE                                         r  VGA_GRAPHICS/y_end_reg[31]/C
                         clock pessimism              0.260    14.303    
                         clock uncertainty           -0.072    14.230    
    SLICE_X41Y36         FDRE (Setup_fdre_C_D)        0.062    14.292    VGA_GRAPHICS/y_end_reg[31]
  -------------------------------------------------------------------
                         required time                         14.292    
                         arrival time                         -13.948    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 VGA_GRAPHICS/graph_x_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GRAPHICS/x_end_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.859ns  (logic 5.496ns (62.036%)  route 3.363ns (37.964%))
  Logic Levels:           21  (CARRY4=17 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.045 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkout1_buf/O
                         net (fo=326, routed)         1.557     5.078    VGA_GRAPHICS/clock_vga
    SLICE_X52Y21         FDSE                                         r  VGA_GRAPHICS/graph_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDSE (Prop_fdse_C_Q)         0.518     5.596 r  VGA_GRAPHICS/graph_x_reg[1]/Q
                         net (fo=23, routed)          0.608     6.204    VGA_GRAPHICS/graph_x[1]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.860 r  VGA_GRAPHICS/move_reg[1]_i_228/CO[3]
                         net (fo=1, routed)           0.000     6.860    VGA_GRAPHICS/move_reg[1]_i_228_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.974 r  VGA_GRAPHICS/move_reg[1]_i_177/CO[3]
                         net (fo=1, routed)           0.000     6.974    VGA_GRAPHICS/move_reg[1]_i_177_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.088 r  VGA_GRAPHICS/move_reg[1]_i_109/CO[3]
                         net (fo=1, routed)           0.000     7.088    VGA_GRAPHICS/move_reg[1]_i_109_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.202 r  VGA_GRAPHICS/move_reg[1]_i_116/CO[3]
                         net (fo=1, routed)           0.009     7.211    VGA_GRAPHICS/move_reg[1]_i_116_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.325 r  VGA_GRAPHICS/move_reg[1]_i_115/CO[3]
                         net (fo=1, routed)           0.000     7.325    VGA_GRAPHICS/move_reg[1]_i_115_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  VGA_GRAPHICS/move_reg[1]_i_67/CO[3]
                         net (fo=1, routed)           0.000     7.439    VGA_GRAPHICS/move_reg[1]_i_67_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  VGA_GRAPHICS/move_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000     7.553    VGA_GRAPHICS/move_reg[1]_i_66_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.792 f  VGA_GRAPHICS/move_reg[1]_i_65/O[2]
                         net (fo=2, routed)           0.807     8.599    VGA_GRAPHICS/move_reg[1]_i_65_n_5
    SLICE_X52Y26         LUT2 (Prop_lut2_I0_O)        0.302     8.901 r  VGA_GRAPHICS/move[1]_i_16/O
                         net (fo=1, routed)           0.000     8.901    VGA_GRAPHICS/move[1]_i_16_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.277 r  VGA_GRAPHICS/move_reg[1]_i_6/CO[3]
                         net (fo=2, routed)           0.878    10.156    VGA_GRAPHICS/move21_in
    SLICE_X52Y28         LUT3 (Prop_lut3_I1_O)        0.124    10.280 r  VGA_GRAPHICS/graph_x[1]_i_7/O
                         net (fo=1, routed)           0.000    10.280    VGA_GRAPHICS/graph_x[1]_i_7_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.793 r  VGA_GRAPHICS/graph_x_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.793    VGA_GRAPHICS/graph_x_reg[1]_i_2_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  VGA_GRAPHICS/graph_x_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.910    VGA_GRAPHICS/graph_x_reg[7]_i_2_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.027 r  VGA_GRAPHICS/graph_x_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.027    VGA_GRAPHICS/graph_x_reg[11]_i_2_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.144 r  VGA_GRAPHICS/graph_x_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.144    VGA_GRAPHICS/graph_x_reg[15]_i_2_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.261 r  VGA_GRAPHICS/graph_x_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.261    VGA_GRAPHICS/graph_x_reg[19]_i_2_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.584 f  VGA_GRAPHICS/graph_x_reg[23]_i_2/O[1]
                         net (fo=3, routed)           0.617    12.201    VGA_GRAPHICS/graph_x0_in[21]
    SLICE_X54Y31         LUT5 (Prop_lut5_I4_O)        0.306    12.507 r  VGA_GRAPHICS/x_end[23]_i_8/O
                         net (fo=1, routed)           0.443    12.951    VGA_GRAPHICS/x_end[23]_i_8_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.075 r  VGA_GRAPHICS/x_end[23]_i_4/O
                         net (fo=1, routed)           0.000    13.075    VGA_GRAPHICS/x_end[23]_i_4_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.625 r  VGA_GRAPHICS/x_end_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.625    VGA_GRAPHICS/x_end_reg[23]_i_1_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.938 r  VGA_GRAPHICS/x_end_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.938    VGA_GRAPHICS/out[27]
    SLICE_X53Y32         FDRE                                         r  VGA_GRAPHICS/x_end_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clock_in (IN)
                         net (fo=0)                   0.000     9.259    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkout1_buf/O
                         net (fo=326, routed)         1.444    14.045    VGA_GRAPHICS/clock_vga
    SLICE_X53Y32         FDRE                                         r  VGA_GRAPHICS/x_end_reg[27]/C
                         clock pessimism              0.260    14.305    
                         clock uncertainty           -0.072    14.232    
    SLICE_X53Y32         FDRE (Setup_fdre_C_D)        0.062    14.294    VGA_GRAPHICS/x_end_reg[27]
  -------------------------------------------------------------------
                         required time                         14.294    
                         arrival time                         -13.938    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 VGA_GRAPHICS/graph_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GRAPHICS/y_end_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.804ns  (logic 5.290ns (60.084%)  route 3.514ns (39.916%))
  Logic Levels:           21  (CARRY4=17 LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.043 - 9.259 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkout1_buf/O
                         net (fo=326, routed)         1.548     5.069    VGA_GRAPHICS/clock_vga
    SLICE_X42Y23         FDRE                                         r  VGA_GRAPHICS/graph_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDRE (Prop_fdre_C_Q)         0.518     5.587 r  VGA_GRAPHICS/graph_y_reg[4]/Q
                         net (fo=15, routed)          0.788     6.375    VGA_GRAPHICS/graph_y_reg_n_0_[4]
    SLICE_X39Y24         LUT3 (Prop_lut3_I1_O)        0.124     6.499 r  VGA_GRAPHICS/move[1]_i_251/O
                         net (fo=1, routed)           0.000     6.499    VGA_GRAPHICS/move[1]_i_251_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.049 r  VGA_GRAPHICS/move_reg[1]_i_233/CO[3]
                         net (fo=1, routed)           0.009     7.058    VGA_GRAPHICS/move_reg[1]_i_233_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  VGA_GRAPHICS/move_reg[1]_i_211/CO[3]
                         net (fo=1, routed)           0.000     7.172    VGA_GRAPHICS/move_reg[1]_i_211_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  VGA_GRAPHICS/move_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     7.286    VGA_GRAPHICS/move_reg[1]_i_210_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  VGA_GRAPHICS/move_reg[1]_i_155/CO[3]
                         net (fo=1, routed)           0.000     7.400    VGA_GRAPHICS/move_reg[1]_i_155_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  VGA_GRAPHICS/move_reg[1]_i_154/CO[3]
                         net (fo=1, routed)           0.000     7.514    VGA_GRAPHICS/move_reg[1]_i_154_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  VGA_GRAPHICS/move_reg[1]_i_96/CO[3]
                         net (fo=1, routed)           0.000     7.628    VGA_GRAPHICS/move_reg[1]_i_96_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.962 f  VGA_GRAPHICS/move_reg[1]_i_95/O[1]
                         net (fo=2, routed)           0.729     8.692    VGA_GRAPHICS/move_reg[1]_i_95_n_6
    SLICE_X40Y28         LUT2 (Prop_lut2_I0_O)        0.303     8.995 r  VGA_GRAPHICS/move[1]_i_44/O
                         net (fo=1, routed)           0.000     8.995    VGA_GRAPHICS/move[1]_i_44_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.393 r  VGA_GRAPHICS/move_reg[1]_i_9/CO[3]
                         net (fo=3, routed)           0.745    10.138    VGA_GRAPHICS/move2
    SLICE_X40Y29         LUT3 (Prop_lut3_I1_O)        0.124    10.262 r  VGA_GRAPHICS/y_end[0]_i_7/O
                         net (fo=1, routed)           0.000    10.262    VGA_GRAPHICS/y_end[0]_i_7_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.794 r  VGA_GRAPHICS/y_end_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.794    VGA_GRAPHICS/y_end_reg[0]_i_3_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.908 r  VGA_GRAPHICS/graph_y_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.908    VGA_GRAPHICS/graph_y_reg[7]_i_2_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.022 r  VGA_GRAPHICS/graph_y_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.022    VGA_GRAPHICS/graph_y_reg[11]_i_2_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.136 r  VGA_GRAPHICS/graph_y_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.136    VGA_GRAPHICS/graph_y_reg[15]_i_2_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.250 r  VGA_GRAPHICS/graph_y_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.250    VGA_GRAPHICS/graph_y_reg[19]_i_2_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.472 r  VGA_GRAPHICS/graph_y_reg[23]_i_2/O[0]
                         net (fo=3, routed)           0.604    12.076    VGA_GRAPHICS/graph_y1_in[20]
    SLICE_X41Y38         LUT5 (Prop_lut5_I0_O)        0.299    12.375 r  VGA_GRAPHICS/graph_y[20]_i_1/O
                         net (fo=2, routed)           0.638    13.014    VGA_GRAPHICS/A[20]
    SLICE_X41Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.521 r  VGA_GRAPHICS/y_end_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.521    VGA_GRAPHICS/y_end_reg[23]_i_1_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.635 r  VGA_GRAPHICS/y_end_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.635    VGA_GRAPHICS/y_end_reg[27]_i_1_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.874 r  VGA_GRAPHICS/y_end_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    13.874    VGA_GRAPHICS/y_end_reg[31]_i_2_n_5
    SLICE_X41Y36         FDRE                                         r  VGA_GRAPHICS/y_end_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clock_in (IN)
                         net (fo=0)                   0.000     9.259    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkout1_buf/O
                         net (fo=326, routed)         1.442    14.043    VGA_GRAPHICS/clock_vga
    SLICE_X41Y36         FDRE                                         r  VGA_GRAPHICS/y_end_reg[30]/C
                         clock pessimism              0.260    14.303    
                         clock uncertainty           -0.072    14.230    
    SLICE_X41Y36         FDRE (Setup_fdre_C_D)        0.062    14.292    VGA_GRAPHICS/y_end_reg[30]
  -------------------------------------------------------------------
                         required time                         14.292    
                         arrival time                         -13.874    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 VGA_GRAPHICS/graph_x_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GRAPHICS/x_end_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.785ns  (logic 5.422ns (61.716%)  route 3.363ns (38.284%))
  Logic Levels:           21  (CARRY4=17 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.045 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkout1_buf/O
                         net (fo=326, routed)         1.557     5.078    VGA_GRAPHICS/clock_vga
    SLICE_X52Y21         FDSE                                         r  VGA_GRAPHICS/graph_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDSE (Prop_fdse_C_Q)         0.518     5.596 r  VGA_GRAPHICS/graph_x_reg[1]/Q
                         net (fo=23, routed)          0.608     6.204    VGA_GRAPHICS/graph_x[1]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.860 r  VGA_GRAPHICS/move_reg[1]_i_228/CO[3]
                         net (fo=1, routed)           0.000     6.860    VGA_GRAPHICS/move_reg[1]_i_228_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.974 r  VGA_GRAPHICS/move_reg[1]_i_177/CO[3]
                         net (fo=1, routed)           0.000     6.974    VGA_GRAPHICS/move_reg[1]_i_177_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.088 r  VGA_GRAPHICS/move_reg[1]_i_109/CO[3]
                         net (fo=1, routed)           0.000     7.088    VGA_GRAPHICS/move_reg[1]_i_109_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.202 r  VGA_GRAPHICS/move_reg[1]_i_116/CO[3]
                         net (fo=1, routed)           0.009     7.211    VGA_GRAPHICS/move_reg[1]_i_116_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.325 r  VGA_GRAPHICS/move_reg[1]_i_115/CO[3]
                         net (fo=1, routed)           0.000     7.325    VGA_GRAPHICS/move_reg[1]_i_115_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  VGA_GRAPHICS/move_reg[1]_i_67/CO[3]
                         net (fo=1, routed)           0.000     7.439    VGA_GRAPHICS/move_reg[1]_i_67_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  VGA_GRAPHICS/move_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000     7.553    VGA_GRAPHICS/move_reg[1]_i_66_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.792 f  VGA_GRAPHICS/move_reg[1]_i_65/O[2]
                         net (fo=2, routed)           0.807     8.599    VGA_GRAPHICS/move_reg[1]_i_65_n_5
    SLICE_X52Y26         LUT2 (Prop_lut2_I0_O)        0.302     8.901 r  VGA_GRAPHICS/move[1]_i_16/O
                         net (fo=1, routed)           0.000     8.901    VGA_GRAPHICS/move[1]_i_16_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.277 r  VGA_GRAPHICS/move_reg[1]_i_6/CO[3]
                         net (fo=2, routed)           0.878    10.156    VGA_GRAPHICS/move21_in
    SLICE_X52Y28         LUT3 (Prop_lut3_I1_O)        0.124    10.280 r  VGA_GRAPHICS/graph_x[1]_i_7/O
                         net (fo=1, routed)           0.000    10.280    VGA_GRAPHICS/graph_x[1]_i_7_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.793 r  VGA_GRAPHICS/graph_x_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.793    VGA_GRAPHICS/graph_x_reg[1]_i_2_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  VGA_GRAPHICS/graph_x_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.910    VGA_GRAPHICS/graph_x_reg[7]_i_2_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.027 r  VGA_GRAPHICS/graph_x_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.027    VGA_GRAPHICS/graph_x_reg[11]_i_2_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.144 r  VGA_GRAPHICS/graph_x_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.144    VGA_GRAPHICS/graph_x_reg[15]_i_2_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.261 r  VGA_GRAPHICS/graph_x_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.261    VGA_GRAPHICS/graph_x_reg[19]_i_2_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.584 f  VGA_GRAPHICS/graph_x_reg[23]_i_2/O[1]
                         net (fo=3, routed)           0.617    12.201    VGA_GRAPHICS/graph_x0_in[21]
    SLICE_X54Y31         LUT5 (Prop_lut5_I4_O)        0.306    12.507 r  VGA_GRAPHICS/x_end[23]_i_8/O
                         net (fo=1, routed)           0.443    12.951    VGA_GRAPHICS/x_end[23]_i_8_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.075 r  VGA_GRAPHICS/x_end[23]_i_4/O
                         net (fo=1, routed)           0.000    13.075    VGA_GRAPHICS/x_end[23]_i_4_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.625 r  VGA_GRAPHICS/x_end_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.625    VGA_GRAPHICS/x_end_reg[23]_i_1_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.864 r  VGA_GRAPHICS/x_end_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.864    VGA_GRAPHICS/out[26]
    SLICE_X53Y32         FDRE                                         r  VGA_GRAPHICS/x_end_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clock_in (IN)
                         net (fo=0)                   0.000     9.259    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkout1_buf/O
                         net (fo=326, routed)         1.444    14.045    VGA_GRAPHICS/clock_vga
    SLICE_X53Y32         FDRE                                         r  VGA_GRAPHICS/x_end_reg[26]/C
                         clock pessimism              0.260    14.305    
                         clock uncertainty           -0.072    14.232    
    SLICE_X53Y32         FDRE (Setup_fdre_C_D)        0.062    14.294    VGA_GRAPHICS/x_end_reg[26]
  -------------------------------------------------------------------
                         required time                         14.294    
                         arrival time                         -13.864    
  -------------------------------------------------------------------
                         slack                                  0.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 VGA_GRAPHICS/RAM_CONTROLLER/w_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/ram_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.979%)  route 0.111ns (44.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkout1_buf/O
                         net (fo=326, routed)         0.557     1.440    VGA_GRAPHICS/RAM_CONTROLLER/clock_vga
    SLICE_X48Y20         FDRE                                         r  VGA_GRAPHICS/RAM_CONTROLLER/w_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  VGA_GRAPHICS/RAM_CONTROLLER/w_data_reg[6]/Q
                         net (fo=1, routed)           0.111     1.692    VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/DIADI[6]
    RAMB18_X1Y8          RAMB18E1                                     r  VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/ram_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkout1_buf/O
                         net (fo=326, routed)         0.863     1.991    VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/clock_vga
    RAMB18_X1Y8          RAMB18E1                                     r  VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/ram_reg/CLKARDCLK
                         clock pessimism             -0.498     1.493    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.155     1.648    VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 VGA_GRAPHICS/RAM_CONTROLLER/w_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/ram_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.214%)  route 0.134ns (48.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkout1_buf/O
                         net (fo=326, routed)         0.557     1.440    VGA_GRAPHICS/RAM_CONTROLLER/clock_vga
    SLICE_X48Y20         FDRE                                         r  VGA_GRAPHICS/RAM_CONTROLLER/w_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  VGA_GRAPHICS/RAM_CONTROLLER/w_data_reg[0]/Q
                         net (fo=1, routed)           0.134     1.715    VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/DIADI[0]
    RAMB18_X1Y8          RAMB18E1                                     r  VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/ram_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkout1_buf/O
                         net (fo=326, routed)         0.863     1.991    VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/clock_vga
    RAMB18_X1Y8          RAMB18E1                                     r  VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/ram_reg/CLKARDCLK
                         clock pessimism             -0.498     1.493    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.648    VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 VGA_GRAPHICS/RAM_CONTROLLER/w_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/ram_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.570%)  route 0.162ns (53.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkout1_buf/O
                         net (fo=326, routed)         0.557     1.440    VGA_GRAPHICS/RAM_CONTROLLER/clock_vga
    SLICE_X48Y20         FDRE                                         r  VGA_GRAPHICS/RAM_CONTROLLER/w_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  VGA_GRAPHICS/RAM_CONTROLLER/w_data_reg[1]/Q
                         net (fo=1, routed)           0.162     1.743    VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/DIADI[1]
    RAMB18_X1Y8          RAMB18E1                                     r  VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/ram_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkout1_buf/O
                         net (fo=326, routed)         0.863     1.991    VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/clock_vga
    RAMB18_X1Y8          RAMB18E1                                     r  VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/ram_reg/CLKARDCLK
                         clock pessimism             -0.498     1.493    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.155     1.648    VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 VGA_GRAPHICS/RAM_CONTROLLER/w_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/ram_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.412%)  route 0.163ns (53.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkout1_buf/O
                         net (fo=326, routed)         0.557     1.440    VGA_GRAPHICS/RAM_CONTROLLER/clock_vga
    SLICE_X48Y20         FDRE                                         r  VGA_GRAPHICS/RAM_CONTROLLER/w_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  VGA_GRAPHICS/RAM_CONTROLLER/w_data_reg[2]/Q
                         net (fo=1, routed)           0.163     1.744    VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/DIADI[2]
    RAMB18_X1Y8          RAMB18E1                                     r  VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/ram_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkout1_buf/O
                         net (fo=326, routed)         0.863     1.991    VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/clock_vga
    RAMB18_X1Y8          RAMB18E1                                     r  VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/ram_reg/CLKARDCLK
                         clock pessimism             -0.498     1.493    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.648    VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 VGA_GRAPHICS/RAM_CONTROLLER/w_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/ram_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.091%)  route 0.172ns (54.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkout1_buf/O
                         net (fo=326, routed)         0.556     1.439    VGA_GRAPHICS/RAM_CONTROLLER/clock_vga
    SLICE_X48Y21         FDRE                                         r  VGA_GRAPHICS/RAM_CONTROLLER/w_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  VGA_GRAPHICS/RAM_CONTROLLER/w_data_reg[5]/Q
                         net (fo=1, routed)           0.172     1.752    VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/DIADI[5]
    RAMB18_X1Y8          RAMB18E1                                     r  VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/ram_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkout1_buf/O
                         net (fo=326, routed)         0.863     1.991    VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/clock_vga
    RAMB18_X1Y8          RAMB18E1                                     r  VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/ram_reg/CLKARDCLK
                         clock pessimism             -0.498     1.493    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.155     1.648    VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 VGA_GRAPHICS/RAM_CONTROLLER/r_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/ram_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.102%)  route 0.239ns (62.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkout1_buf/O
                         net (fo=326, routed)         0.554     1.437    VGA_GRAPHICS/RAM_CONTROLLER/clock_vga
    SLICE_X47Y21         FDRE                                         r  VGA_GRAPHICS/RAM_CONTROLLER/r_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  VGA_GRAPHICS/RAM_CONTROLLER/r_addr_reg[8]/Q
                         net (fo=1, routed)           0.239     1.817    VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/Q[8]
    RAMB18_X1Y8          RAMB18E1                                     r  VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/ram_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkout1_buf/O
                         net (fo=326, routed)         0.866     1.994    VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/clock_vga
    RAMB18_X1Y8          RAMB18E1                                     r  VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/ram_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.516    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.699    VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 VGA_GRAPHICS/RAM_CONTROLLER/w_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/ram_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.128%)  route 0.146ns (50.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkout1_buf/O
                         net (fo=326, routed)         0.554     1.437    VGA_GRAPHICS/RAM_CONTROLLER/clock_vga
    SLICE_X48Y23         FDRE                                         r  VGA_GRAPHICS/RAM_CONTROLLER/w_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  VGA_GRAPHICS/RAM_CONTROLLER/w_en_reg/Q
                         net (fo=1, routed)           0.146     1.724    VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/w_en
    RAMB18_X1Y8          RAMB18E1                                     r  VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/ram_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkout1_buf/O
                         net (fo=326, routed)         0.863     1.991    VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/clock_vga
    RAMB18_X1Y8          RAMB18E1                                     r  VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/ram_reg/CLKARDCLK
                         clock pessimism             -0.498     1.493    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.589    VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 VGA_GRAPHICS/RAM_CONTROLLER/r_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/ram_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.829%)  route 0.148ns (51.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkout1_buf/O
                         net (fo=326, routed)         0.556     1.439    VGA_GRAPHICS/RAM_CONTROLLER/clock_vga
    SLICE_X48Y22         FDRE                                         r  VGA_GRAPHICS/RAM_CONTROLLER/r_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  VGA_GRAPHICS/RAM_CONTROLLER/r_en_reg/Q
                         net (fo=1, routed)           0.148     1.728    VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/r_en
    RAMB18_X1Y8          RAMB18E1                                     r  VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/ram_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkout1_buf/O
                         net (fo=326, routed)         0.866     1.994    VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/clock_vga
    RAMB18_X1Y8          RAMB18E1                                     r  VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/ram_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.496    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ENBWREN)
                                                      0.096     1.592    VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 VGA_GRAPHICS/RAM_CONTROLLER/w_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/ram_reg/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.667%)  route 0.172ns (57.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkout1_buf/O
                         net (fo=326, routed)         0.557     1.440    VGA_GRAPHICS/RAM_CONTROLLER/clock_vga
    SLICE_X48Y20         FDRE                                         r  VGA_GRAPHICS/RAM_CONTROLLER/w_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.128     1.568 r  VGA_GRAPHICS/RAM_CONTROLLER/w_data_reg[8]/Q
                         net (fo=1, routed)           0.172     1.740    VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/DIADI[8]
    RAMB18_X1Y8          RAMB18E1                                     r  VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/ram_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkout1_buf/O
                         net (fo=326, routed)         0.863     1.991    VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/clock_vga
    RAMB18_X1Y8          RAMB18E1                                     r  VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/ram_reg/CLKARDCLK
                         clock pessimism             -0.498     1.493    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.102     1.595    VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 VGA_GRAPHICS/RAM_CONTROLLER/w_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/ram_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.053%)  route 0.184ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkout1_buf/O
                         net (fo=326, routed)         0.559     1.442    VGA_GRAPHICS/RAM_CONTROLLER/clock_vga
    SLICE_X49Y18         FDRE                                         r  VGA_GRAPHICS/RAM_CONTROLLER/w_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  VGA_GRAPHICS/RAM_CONTROLLER/w_data_reg[4]/Q
                         net (fo=2, routed)           0.184     1.754    VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/DIADI[4]
    RAMB18_X1Y8          RAMB18E1                                     r  VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/ram_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkout1_buf/O
                         net (fo=326, routed)         0.863     1.991    VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/clock_vga
    RAMB18_X1Y8          RAMB18E1                                     r  VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/ram_reg/CLKARDCLK
                         clock pessimism             -0.498     1.493    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.102     1.595    VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         9.259       6.315      RAMB18_X1Y8      VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y8      VGA_GRAPHICS/RAM_CONTROLLER/RAM_BLOCK/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y0    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         9.259       8.259      SLICE_X56Y30     VGA_GRAPHICS/VGA_CONTROLLER/h_count_reg[9]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.259       8.259      SLICE_X55Y30     VGA_GRAPHICS/VGA_CONTROLLER/h_sync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X39Y19     VGA_GRAPHICS/counter_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X39Y19     VGA_GRAPHICS/counter_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X39Y19     VGA_GRAPHICS/counter_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X39Y15     VGA_GRAPHICS/counter_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X40Y24     VGA_GRAPHICS/graph_h_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y25     VGA_GRAPHICS/graph_h_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X38Y25     VGA_GRAPHICS/graph_y_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X40Y25     VGA_GRAPHICS/graph_y_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.630       4.130      SLICE_X41Y25     VGA_GRAPHICS/graph_y_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y24     VGA_GRAPHICS/graph_y_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.630       4.130      SLICE_X41Y25     VGA_GRAPHICS/graph_y_reg[5]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.630       4.130      SLICE_X41Y24     VGA_GRAPHICS/graph_y_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y22     VGA_GRAPHICS/counter_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y22     VGA_GRAPHICS/counter_reg[29]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X56Y30     VGA_GRAPHICS/VGA_CONTROLLER/h_count_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X55Y30     VGA_GRAPHICS/VGA_CONTROLLER/h_sync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y15     VGA_GRAPHICS/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y21     VGA_GRAPHICS/counter_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y21     VGA_GRAPHICS/counter_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y21     VGA_GRAPHICS/counter_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y21     VGA_GRAPHICS/counter_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y22     VGA_GRAPHICS/counter_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y22     VGA_GRAPHICS/counter_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y15     VGA_GRAPHICS/counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLOCK_GENERATOR/CLOCK_108MHZ_MODULE/U0/mmcm_adv_inst/CLKFBOUT



