// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module SCTable_3(
  input          clock,
  input          reset,
  input          io_req_valid,
  input  [49:0]  io_req_bits_pc,
  input  [7:0]   io_req_bits_folded_hist_hist_2_folded_hist,
  output [5:0]   io_resp_ctrs_0_0,
  output [5:0]   io_resp_ctrs_0_1,
  output [5:0]   io_resp_ctrs_1_0,
  output [5:0]   io_resp_ctrs_1_1,
  input  [49:0]  io_update_pc,
  input  [255:0] io_update_ghist,
  input          io_update_mask_0,
  input          io_update_mask_1,
  input  [5:0]   io_update_oldCtrs_0,
  input  [5:0]   io_update_oldCtrs_1,
  input          io_update_tagePreds_0,
  input          io_update_tagePreds_1,
  input          io_update_takens_0,
  input          io_update_takens_1,
  input  [6:0]   boreChildrenBd_bore_array,
  input          boreChildrenBd_bore_all,
  input          boreChildrenBd_bore_req,
  output         boreChildrenBd_bore_ack,
  input          boreChildrenBd_bore_writeen,
  input  [3:0]   boreChildrenBd_bore_be,
  input  [7:0]   boreChildrenBd_bore_addr,
  input  [23:0]  boreChildrenBd_bore_indata,
  input          boreChildrenBd_bore_readen,
  input  [7:0]   boreChildrenBd_bore_addr_rd,
  output [23:0]  boreChildrenBd_bore_outdata,
  input          sigFromSrams_bore_ram_hold,
  input          sigFromSrams_bore_ram_bypass,
  input          sigFromSrams_bore_ram_bp_clken,
  input          sigFromSrams_bore_ram_aux_clk,
  input          sigFromSrams_bore_ram_aux_ckbp,
  input          sigFromSrams_bore_ram_mcp_hold,
  input          sigFromSrams_bore_cgen,
  input          sigFromSrams_bore_1_ram_hold,
  input          sigFromSrams_bore_1_ram_bypass,
  input          sigFromSrams_bore_1_ram_bp_clken,
  input          sigFromSrams_bore_1_ram_aux_clk,
  input          sigFromSrams_bore_1_ram_aux_ckbp,
  input          sigFromSrams_bore_1_ram_mcp_hold,
  input          sigFromSrams_bore_1_cgen
);

  wire [23:0] bd_outdata;
  wire        bd_ack;
  wire [23:0] childBd_1_rdata;
  wire [23:0] childBd_rdata;
  wire        _wrbypasses_1_io_hit;
  wire        _wrbypasses_1_io_hit_data_0_valid;
  wire [5:0]  _wrbypasses_1_io_hit_data_0_bits;
  wire        _wrbypasses_1_io_hit_data_1_valid;
  wire [5:0]  _wrbypasses_1_io_hit_data_1_bits;
  wire        _wrbypasses_0_io_hit;
  wire        _wrbypasses_0_io_hit_data_0_valid;
  wire [5:0]  _wrbypasses_0_io_hit_data_0_bits;
  wire        _wrbypasses_0_io_hit_data_1_valid;
  wire [5:0]  _wrbypasses_0_io_hit_data_1_bits;
  wire [5:0]  _table_1_io_r_resp_data_0;
  wire [5:0]  _table_1_io_r_resp_data_1;
  wire [5:0]  _table_1_io_r_resp_data_2;
  wire [5:0]  _table_1_io_r_resp_data_3;
  wire [5:0]  _table_0_io_r_resp_data_0;
  wire [5:0]  _table_0_io_r_resp_data_1;
  wire [5:0]  _table_0_io_r_resp_data_2;
  wire [5:0]  _table_0_io_r_resp_data_3;
  wire [6:0]  bd_array = boreChildrenBd_bore_array;
  wire        bd_all = boreChildrenBd_bore_all;
  wire        bd_req = boreChildrenBd_bore_req;
  wire        bd_writeen = boreChildrenBd_bore_writeen;
  wire [3:0]  bd_be = boreChildrenBd_bore_be;
  wire [7:0]  bd_addr = boreChildrenBd_bore_addr;
  wire [23:0] bd_indata = boreChildrenBd_bore_indata;
  wire        bd_readen = boreChildrenBd_bore_readen;
  wire [7:0]  bd_addr_rd = boreChildrenBd_bore_addr_rd;
  wire [7:0]  s0_idx = io_req_bits_pc[8:1] ^ io_req_bits_folded_hist_hist_2_folded_hist;
  reg  [7:0]  s1_idx;
  reg         s1_resp_invalid_by_conflict;
  reg  [49:0] s1_pc;
  wire [5:0]  per_br_ctrs_unshuffled_0_0 =
    (s1_idx[0] ? 6'h0 : _table_0_io_r_resp_data_0)
    | (s1_idx[0] ? _table_1_io_r_resp_data_0 : 6'h0);
  wire [5:0]  per_br_ctrs_unshuffled_0_1 =
    (s1_idx[0] ? 6'h0 : _table_0_io_r_resp_data_1)
    | (s1_idx[0] ? _table_1_io_r_resp_data_1 : 6'h0);
  wire [5:0]  per_br_ctrs_unshuffled_1_0 =
    (s1_idx[0] ? 6'h0 : _table_0_io_r_resp_data_2)
    | (s1_idx[0] ? _table_1_io_r_resp_data_2 : 6'h0);
  wire [5:0]  per_br_ctrs_unshuffled_1_1 =
    (s1_idx[0] ? 6'h0 : _table_0_io_r_resp_data_3)
    | (s1_idx[0] ? _table_1_io_r_resp_data_3 : 6'h0);
  wire        updateWayMask_0 =
    io_update_mask_0 & ~(io_update_pc[1]) & ~io_update_tagePreds_0 | io_update_mask_1
    & io_update_pc[1] & ~io_update_tagePreds_1;
  wire        updateWayMask_1 =
    io_update_mask_0 & ~(io_update_pc[1]) & io_update_tagePreds_0 | io_update_mask_1
    & io_update_pc[1] & io_update_tagePreds_1;
  wire        updateWayMask_2 =
    io_update_mask_0 & io_update_pc[1] & ~io_update_tagePreds_0 | io_update_mask_1
    & ~(io_update_pc[1]) & ~io_update_tagePreds_1;
  wire        updateWayMask_3 =
    io_update_mask_0 & io_update_pc[1] & io_update_tagePreds_0 | io_update_mask_1
    & ~(io_update_pc[1]) & io_update_tagePreds_1;
  wire [7:0]  update_idx =
    io_update_pc[8:1] ^ io_update_ghist[7:0] ^ io_update_ghist[15:8];
  wire        _GEN = io_update_mask_0 | io_update_mask_1;
  wire        _GEN_0 = _GEN & ~(update_idx[0]);
  wire [3:0]  _GEN_1 =
    {updateWayMask_3, updateWayMask_2, updateWayMask_1, updateWayMask_0};
  wire        _GEN_2 = _GEN & update_idx[0];
  wire        ctrPos =
    ~(io_update_pc[1]) & io_update_tagePreds_0 | io_update_pc[1] & io_update_tagePreds_1;
  wire [5:0]  oldCtr =
    (~(io_update_pc[1]) & _wrbypasses_0_io_hit | io_update_pc[1] & _wrbypasses_1_io_hit)
    & (ctrPos
         ? ~(io_update_pc[1]) & _wrbypasses_0_io_hit_data_1_valid | io_update_pc[1]
           & _wrbypasses_1_io_hit_data_1_valid
         : ~(io_update_pc[1]) & _wrbypasses_0_io_hit_data_0_valid | io_update_pc[1]
           & _wrbypasses_1_io_hit_data_0_valid)
      ? (ctrPos
           ? (io_update_pc[1] ? 6'h0 : _wrbypasses_0_io_hit_data_1_bits)
             | (io_update_pc[1] ? _wrbypasses_1_io_hit_data_1_bits : 6'h0)
           : (io_update_pc[1] ? 6'h0 : _wrbypasses_0_io_hit_data_0_bits)
             | (io_update_pc[1] ? _wrbypasses_1_io_hit_data_0_bits : 6'h0))
      : (io_update_pc[1] ? 6'h0 : io_update_oldCtrs_0)
        | (io_update_pc[1] ? io_update_oldCtrs_1 : 6'h0);
  wire        taken =
    ~(io_update_pc[1]) & io_update_takens_0 | io_update_pc[1] & io_update_takens_1;
  wire [5:0]  update_wdata_0 =
    oldCtr == 6'h1F & taken
      ? 6'h1F
      : oldCtr == 6'h20 & ~taken ? 6'h20 : taken ? 6'(oldCtr + 6'h1) : 6'(oldCtr - 6'h1);
  wire        ctrPos_1 =
    io_update_pc[1] & io_update_tagePreds_0 | ~(io_update_pc[1]) & io_update_tagePreds_1;
  wire [5:0]  oldCtr_1 =
    (io_update_pc[1] & _wrbypasses_0_io_hit | ~(io_update_pc[1]) & _wrbypasses_1_io_hit)
    & (ctrPos_1
         ? io_update_pc[1] & _wrbypasses_0_io_hit_data_1_valid | ~(io_update_pc[1])
           & _wrbypasses_1_io_hit_data_1_valid
         : io_update_pc[1] & _wrbypasses_0_io_hit_data_0_valid | ~(io_update_pc[1])
           & _wrbypasses_1_io_hit_data_0_valid)
      ? (ctrPos_1
           ? (io_update_pc[1] ? _wrbypasses_0_io_hit_data_1_bits : 6'h0)
             | (io_update_pc[1] ? 6'h0 : _wrbypasses_1_io_hit_data_1_bits)
           : (io_update_pc[1] ? _wrbypasses_0_io_hit_data_0_bits : 6'h0)
             | (io_update_pc[1] ? 6'h0 : _wrbypasses_1_io_hit_data_0_bits))
      : (io_update_pc[1] ? io_update_oldCtrs_0 : 6'h0)
        | (io_update_pc[1] ? 6'h0 : io_update_oldCtrs_1);
  wire        taken_1 =
    io_update_pc[1] & io_update_takens_0 | ~(io_update_pc[1]) & io_update_takens_1;
  wire [5:0]  update_wdata_1 =
    oldCtr_1 == 6'h1F & taken_1
      ? 6'h1F
      : oldCtr_1 == 6'h20 & ~taken_1
          ? 6'h20
          : taken_1 ? 6'(oldCtr_1 + 6'h1) : 6'(oldCtr_1 - 6'h1);
  wire [5:0]  _GEN_3 = io_update_pc[1] ? 6'h0 : update_wdata_0;
  wire [5:0]  _GEN_4 = io_update_pc[1] ? update_wdata_1 : 6'h0;
  wire [5:0]  _GEN_5 = io_update_pc[1] ? update_wdata_0 : 6'h0;
  wire [5:0]  _GEN_6 = io_update_pc[1] ? 6'h0 : update_wdata_1;
  always @(posedge clock) begin
    if (io_req_valid) begin
      s1_idx <= s0_idx;
      s1_resp_invalid_by_conflict <= ~(s0_idx[0]) & _GEN_0 | s0_idx[0] & _GEN_2;
      s1_pc <= io_req_bits_pc;
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;
        end
        s1_idx = _RANDOM[1'h0][7:0];
        s1_resp_invalid_by_conflict = _RANDOM[1'h0][8];
        s1_pc = {_RANDOM[1'h0][31:9], _RANDOM[1'h1][26:0]};
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  wire [7:0]  childBd_addr;
  wire [7:0]  childBd_addr_rd;
  wire [23:0] childBd_wdata;
  wire [3:0]  childBd_wmask;
  wire        childBd_re;
  wire        childBd_we;
  wire        childBd_ack;
  wire        childBd_selectedOH;
  wire [6:0]  childBd_array;
  SRAMTemplate_68 table_0 (
    .clock                          (clock),
    .reset                          (reset),
    .io_r_req_valid                 (io_req_valid & ~(s0_idx[0])),
    .io_r_req_bits_setIdx           (s0_idx[7:1]),
    .io_r_resp_data_0               (_table_0_io_r_resp_data_0),
    .io_r_resp_data_1               (_table_0_io_r_resp_data_1),
    .io_r_resp_data_2               (_table_0_io_r_resp_data_2),
    .io_r_resp_data_3               (_table_0_io_r_resp_data_3),
    .io_w_req_valid                 (_GEN_0),
    .io_w_req_bits_setIdx           (update_idx[7:1]),
    .io_w_req_bits_data_0           (update_wdata_0),
    .io_w_req_bits_data_1           (update_wdata_0),
    .io_w_req_bits_data_2           (update_wdata_1),
    .io_w_req_bits_data_3           (update_wdata_1),
    .io_w_req_bits_waymask          (_GEN_1),
    .io_broadcast_ram_hold          (sigFromSrams_bore_ram_hold),
    .io_broadcast_ram_bypass        (sigFromSrams_bore_ram_bypass),
    .io_broadcast_ram_bp_clken      (sigFromSrams_bore_ram_bp_clken),
    .io_broadcast_ram_aux_clk       (sigFromSrams_bore_ram_aux_clk),
    .io_broadcast_ram_aux_ckbp      (sigFromSrams_bore_ram_aux_ckbp),
    .io_broadcast_ram_mcp_hold      (sigFromSrams_bore_ram_mcp_hold),
    .io_broadcast_ram_ctl           (64'h0),
    .io_broadcast_cgen              (sigFromSrams_bore_cgen),
    .boreChildrenBd_bore_addr       (childBd_addr),
    .boreChildrenBd_bore_addr_rd    (childBd_addr_rd),
    .boreChildrenBd_bore_wdata      (childBd_wdata),
    .boreChildrenBd_bore_wmask      (childBd_wmask),
    .boreChildrenBd_bore_re         (childBd_re),
    .boreChildrenBd_bore_we         (childBd_we),
    .boreChildrenBd_bore_rdata      (childBd_rdata),
    .boreChildrenBd_bore_ack        (childBd_ack),
    .boreChildrenBd_bore_selectedOH (childBd_selectedOH),
    .boreChildrenBd_bore_array      (childBd_array)
  );
  wire [7:0]  childBd_1_addr;
  wire [7:0]  childBd_1_addr_rd;
  wire [23:0] childBd_1_wdata;
  wire [3:0]  childBd_1_wmask;
  wire        childBd_1_re;
  wire        childBd_1_we;
  wire        childBd_1_ack;
  wire        childBd_1_selectedOH;
  wire [6:0]  childBd_1_array;
  SRAMTemplate_68 table_1 (
    .clock                          (clock),
    .reset                          (reset),
    .io_r_req_valid                 (io_req_valid & s0_idx[0]),
    .io_r_req_bits_setIdx           (s0_idx[7:1]),
    .io_r_resp_data_0               (_table_1_io_r_resp_data_0),
    .io_r_resp_data_1               (_table_1_io_r_resp_data_1),
    .io_r_resp_data_2               (_table_1_io_r_resp_data_2),
    .io_r_resp_data_3               (_table_1_io_r_resp_data_3),
    .io_w_req_valid                 (_GEN_2),
    .io_w_req_bits_setIdx           (update_idx[7:1]),
    .io_w_req_bits_data_0           (update_wdata_0),
    .io_w_req_bits_data_1           (update_wdata_0),
    .io_w_req_bits_data_2           (update_wdata_1),
    .io_w_req_bits_data_3           (update_wdata_1),
    .io_w_req_bits_waymask          (_GEN_1),
    .io_broadcast_ram_hold          (sigFromSrams_bore_1_ram_hold),
    .io_broadcast_ram_bypass        (sigFromSrams_bore_1_ram_bypass),
    .io_broadcast_ram_bp_clken      (sigFromSrams_bore_1_ram_bp_clken),
    .io_broadcast_ram_aux_clk       (sigFromSrams_bore_1_ram_aux_clk),
    .io_broadcast_ram_aux_ckbp      (sigFromSrams_bore_1_ram_aux_ckbp),
    .io_broadcast_ram_mcp_hold      (sigFromSrams_bore_1_ram_mcp_hold),
    .io_broadcast_ram_ctl           (64'h0),
    .io_broadcast_cgen              (sigFromSrams_bore_1_cgen),
    .boreChildrenBd_bore_addr       (childBd_1_addr),
    .boreChildrenBd_bore_addr_rd    (childBd_1_addr_rd),
    .boreChildrenBd_bore_wdata      (childBd_1_wdata),
    .boreChildrenBd_bore_wmask      (childBd_1_wmask),
    .boreChildrenBd_bore_re         (childBd_1_re),
    .boreChildrenBd_bore_we         (childBd_1_we),
    .boreChildrenBd_bore_rdata      (childBd_1_rdata),
    .boreChildrenBd_bore_ack        (childBd_1_ack),
    .boreChildrenBd_bore_selectedOH (childBd_1_selectedOH),
    .boreChildrenBd_bore_array      (childBd_1_array)
  );
  MbistPipeSc_3 mbistPl (
    .clock               (clock),
    .reset               (reset),
    .mbist_array         (bd_array),
    .mbist_all           (bd_all),
    .mbist_req           (bd_req),
    .mbist_ack           (bd_ack),
    .mbist_writeen       (bd_writeen),
    .mbist_be            (bd_be),
    .mbist_addr          (bd_addr),
    .mbist_indata        (bd_indata),
    .mbist_readen        (bd_readen),
    .mbist_addr_rd       (bd_addr_rd),
    .mbist_outdata       (bd_outdata),
    .toSRAM_0_addr       (childBd_addr),
    .toSRAM_0_addr_rd    (childBd_addr_rd),
    .toSRAM_0_wdata      (childBd_wdata),
    .toSRAM_0_wmask      (childBd_wmask),
    .toSRAM_0_re         (childBd_re),
    .toSRAM_0_we         (childBd_we),
    .toSRAM_0_rdata      (childBd_rdata),
    .toSRAM_0_ack        (childBd_ack),
    .toSRAM_0_selectedOH (childBd_selectedOH),
    .toSRAM_0_array      (childBd_array),
    .toSRAM_1_addr       (childBd_1_addr),
    .toSRAM_1_addr_rd    (childBd_1_addr_rd),
    .toSRAM_1_wdata      (childBd_1_wdata),
    .toSRAM_1_wmask      (childBd_1_wmask),
    .toSRAM_1_re         (childBd_1_re),
    .toSRAM_1_we         (childBd_1_we),
    .toSRAM_1_rdata      (childBd_1_rdata),
    .toSRAM_1_ack        (childBd_1_ack),
    .toSRAM_1_selectedOH (childBd_1_selectedOH),
    .toSRAM_1_array      (childBd_1_array)
  );
  WrBypass_33 wrbypasses_0 (
    .clock               (clock),
    .reset               (reset),
    .io_wen              (io_update_mask_0),
    .io_write_idx        (update_idx),
    .io_write_data_0     (_GEN_3 | _GEN_4),
    .io_write_data_1     (_GEN_3 | _GEN_4),
    .io_write_way_mask_0
      (~(io_update_pc[1]) & updateWayMask_0 | io_update_pc[1] & updateWayMask_2),
    .io_write_way_mask_1
      (~(io_update_pc[1]) & updateWayMask_1 | io_update_pc[1] & updateWayMask_3),
    .io_hit              (_wrbypasses_0_io_hit),
    .io_hit_data_0_valid (_wrbypasses_0_io_hit_data_0_valid),
    .io_hit_data_0_bits  (_wrbypasses_0_io_hit_data_0_bits),
    .io_hit_data_1_valid (_wrbypasses_0_io_hit_data_1_valid),
    .io_hit_data_1_bits  (_wrbypasses_0_io_hit_data_1_bits)
  );
  WrBypass_33 wrbypasses_1 (
    .clock               (clock),
    .reset               (reset),
    .io_wen              (io_update_mask_1),
    .io_write_idx        (update_idx),
    .io_write_data_0     (_GEN_5 | _GEN_6),
    .io_write_data_1     (_GEN_5 | _GEN_6),
    .io_write_way_mask_0
      (io_update_pc[1] & updateWayMask_0 | ~(io_update_pc[1]) & updateWayMask_2),
    .io_write_way_mask_1
      (io_update_pc[1] & updateWayMask_1 | ~(io_update_pc[1]) & updateWayMask_3),
    .io_hit              (_wrbypasses_1_io_hit),
    .io_hit_data_0_valid (_wrbypasses_1_io_hit_data_0_valid),
    .io_hit_data_0_bits  (_wrbypasses_1_io_hit_data_0_bits),
    .io_hit_data_1_valid (_wrbypasses_1_io_hit_data_1_valid),
    .io_hit_data_1_bits  (_wrbypasses_1_io_hit_data_1_bits)
  );
  assign io_resp_ctrs_0_0 =
    s1_resp_invalid_by_conflict
      ? 6'h0
      : (s1_pc[1] ? 6'h0 : per_br_ctrs_unshuffled_0_0)
        | (s1_pc[1] ? per_br_ctrs_unshuffled_1_0 : 6'h0);
  assign io_resp_ctrs_0_1 =
    s1_resp_invalid_by_conflict
      ? 6'h0
      : (s1_pc[1] ? 6'h0 : per_br_ctrs_unshuffled_0_1)
        | (s1_pc[1] ? per_br_ctrs_unshuffled_1_1 : 6'h0);
  assign io_resp_ctrs_1_0 =
    s1_resp_invalid_by_conflict
      ? 6'h0
      : (s1_pc[1] ? per_br_ctrs_unshuffled_0_0 : 6'h0)
        | (s1_pc[1] ? 6'h0 : per_br_ctrs_unshuffled_1_0);
  assign io_resp_ctrs_1_1 =
    s1_resp_invalid_by_conflict
      ? 6'h0
      : (s1_pc[1] ? per_br_ctrs_unshuffled_0_1 : 6'h0)
        | (s1_pc[1] ? 6'h0 : per_br_ctrs_unshuffled_1_1);
  assign boreChildrenBd_bore_ack = bd_ack;
  assign boreChildrenBd_bore_outdata = bd_outdata;
endmodule

