#ifndef avioGbl_h
#define avioGbl_h (){}
#include "ctypes.h"
#pragma pack(1)
#ifdef __cplusplus
  extern "C" {
#endif
#ifndef _DOCC_H_BITOPS_
#define _DOCC_H_BITOPS_ (){}
    #define _bSETMASK_(b)                                      ((b)<32 ? (1<<((b)&31)) : 0)
    #define _NSETMASK_(msb,lsb)                                (_bSETMASK_((msb)+1)-_bSETMASK_(lsb))
    #define _bCLRMASK_(b)                                      (~_bSETMASK_(b))
    #define _NCLRMASK_(msb,lsb)                                (~_NSETMASK_(msb,lsb))
    #define _BFGET_(r,msb,lsb)                                 (_NSETMASK_((msb)-(lsb),0)&((r)>>(lsb)))
    #define _BFSET_(r,msb,lsb,v)                               do{ (r)&=_NCLRMASK_(msb,lsb); (r)|=_NSETMASK_(msb,lsb)&((v)<<(lsb)); }while(0)
#endif
#ifndef h_abipll
#define h_abipll (){}
    #define     RA_abipll_ctrlA                                0x0000
    #define     RA_abipll_ctrlB                                0x0004
    #define     RA_abipll_ctrlC                                0x0008
    #define     RA_abipll_ctrlD                                0x000C
    #define     RA_abipll_ctrlE                                0x0010
    #define     RA_abipll_ctrlF                                0x0014
    #define     RA_abipll_ctrlG                                0x0018
    #define     RA_abipll_status                               0x001C
    typedef struct SIE_abipll {
    #define     w32abipll_ctrlA                                {\
            UNSG32 uctrlA_RESET                                :  1;\
            UNSG32 uctrlA_BYPASS                               :  1;\
            UNSG32 uctrlA_NEWDIV                               :  1;\
            UNSG32 uctrlA_RANGE                                :  3;\
            UNSG32 RSVDx0_b6                                   : 26;\
          }
    union { UNSG32 u32abipll_ctrlA;
            struct w32abipll_ctrlA;
          };
    #define     w32abipll_ctrlB                                {\
            UNSG32 uctrlB_SSMF                                 :  4;\
            UNSG32 uctrlB_SSMD                                 :  3;\
            UNSG32 uctrlB_SSE_RSVD                             :  1;\
            UNSG32 uctrlB_SSE                                  :  1;\
            UNSG32 uctrlB_SSDS                                 :  1;\
            UNSG32 RSVDx4_b10                                  : 22;\
          }
    union { UNSG32 u32abipll_ctrlB;
            struct w32abipll_ctrlB;
          };
    #define     w32abipll_ctrlC                                {\
            UNSG32 uctrlC_DIVR                                 :  6;\
            UNSG32 RSVDx8_b6                                   : 26;\
          }
    union { UNSG32 u32abipll_ctrlC;
            struct w32abipll_ctrlC;
          };
    #define     w32abipll_ctrlD                                {\
            UNSG32 uctrlD_DIVFI                                :  9;\
            UNSG32 RSVDxC_b9                                   : 23;\
          }
    union { UNSG32 u32abipll_ctrlD;
            struct w32abipll_ctrlD;
          };
    #define     w32abipll_ctrlE                                {\
            UNSG32 uctrlE_DIVFF                                : 24;\
            UNSG32 RSVDx10_b24                                 :  8;\
          }
    union { UNSG32 u32abipll_ctrlE;
            struct w32abipll_ctrlE;
          };
    #define     w32abipll_ctrlF                                {\
            UNSG32 uctrlF_DIVQ                                 :  5;\
            UNSG32 RSVDx14_b5                                  : 27;\
          }
    union { UNSG32 u32abipll_ctrlF;
            struct w32abipll_ctrlF;
          };
    #define     w32abipll_ctrlG                                {\
            UNSG32 uctrlG_DIVQF                                :  3;\
            UNSG32 RSVDx18_b3                                  : 29;\
          }
    union { UNSG32 u32abipll_ctrlG;
            struct w32abipll_ctrlG;
          };
    #define     w32abipll_status                               {\
            UNSG32 ustatus_LOCK                                :  1;\
            UNSG32 ustatus_DIVACK                              :  1;\
            UNSG32 RSVDx1C_b2                                  : 30;\
          }
    union { UNSG32 u32abipll_status;
            struct w32abipll_status;
          };
    } SIE_abipll;
    typedef union  T32abipll_ctrlA
          { UNSG32 u32;
            struct w32abipll_ctrlA;
                 } T32abipll_ctrlA;
    typedef union  T32abipll_ctrlB
          { UNSG32 u32;
            struct w32abipll_ctrlB;
                 } T32abipll_ctrlB;
    typedef union  T32abipll_ctrlC
          { UNSG32 u32;
            struct w32abipll_ctrlC;
                 } T32abipll_ctrlC;
    typedef union  T32abipll_ctrlD
          { UNSG32 u32;
            struct w32abipll_ctrlD;
                 } T32abipll_ctrlD;
    typedef union  T32abipll_ctrlE
          { UNSG32 u32;
            struct w32abipll_ctrlE;
                 } T32abipll_ctrlE;
    typedef union  T32abipll_ctrlF
          { UNSG32 u32;
            struct w32abipll_ctrlF;
                 } T32abipll_ctrlF;
    typedef union  T32abipll_ctrlG
          { UNSG32 u32;
            struct w32abipll_ctrlG;
                 } T32abipll_ctrlG;
    typedef union  T32abipll_status
          { UNSG32 u32;
            struct w32abipll_status;
                 } T32abipll_status;
    typedef union  Tabipll_ctrlA
          { UNSG32 u32[1];
            struct {
            struct w32abipll_ctrlA;
                   };
                 } Tabipll_ctrlA;
    typedef union  Tabipll_ctrlB
          { UNSG32 u32[1];
            struct {
            struct w32abipll_ctrlB;
                   };
                 } Tabipll_ctrlB;
    typedef union  Tabipll_ctrlC
          { UNSG32 u32[1];
            struct {
            struct w32abipll_ctrlC;
                   };
                 } Tabipll_ctrlC;
    typedef union  Tabipll_ctrlD
          { UNSG32 u32[1];
            struct {
            struct w32abipll_ctrlD;
                   };
                 } Tabipll_ctrlD;
    typedef union  Tabipll_ctrlE
          { UNSG32 u32[1];
            struct {
            struct w32abipll_ctrlE;
                   };
                 } Tabipll_ctrlE;
    typedef union  Tabipll_ctrlF
          { UNSG32 u32[1];
            struct {
            struct w32abipll_ctrlF;
                   };
                 } Tabipll_ctrlF;
    typedef union  Tabipll_ctrlG
          { UNSG32 u32[1];
            struct {
            struct w32abipll_ctrlG;
                   };
                 } Tabipll_ctrlG;
    typedef union  Tabipll_status
          { UNSG32 u32[1];
            struct {
            struct w32abipll_status;
                   };
                 } Tabipll_status;
     SIGN32 abipll_drvrd(SIE_abipll *p, UNSG32 base, SIGN32 mem, SIGN32 tst);
     SIGN32 abipll_drvwr(SIE_abipll *p, UNSG32 base, SIGN32 mem, SIGN32 tst, UNSG32 *pcmd);
       void abipll_reset(SIE_abipll *p);
     SIGN32 abipll_cmp  (SIE_abipll *p, SIE_abipll *pie, char *pfx, void *hLOG, SIGN32 mem, SIGN32 tst);
    #define abipll_check(p,pie,pfx,hLOG) abipll_cmp(p,pie,pfx,(void*)(hLOG),0,0)
    #define abipll_print(p,    pfx,hLOG) abipll_cmp(p,0,  pfx,(void*)(hLOG),0,0)
#endif
#ifndef h_DPHYTX
#define h_DPHYTX (){}
    #define     RA_DPHYTX_DPHY_CTL0                            0x0000
    #define     RA_DPHYTX_DPHY_CTL1                            0x0004
    #define     RA_DPHYTX_DPHY_CTL2                            0x0008
    #define     RA_DPHYTX_DPHY_CTL3                            0x000C
    #define     RA_DPHYTX_DPHY_CTL4                            0x0010
    #define     RA_DPHYTX_DPHY_CTL5                            0x0014
    #define     RA_DPHYTX_DPHY_CTL6                            0x0018
    #define     RA_DPHYTX_DPHY_CTL7                            0x001C
    #define     RA_DPHYTX_DPHY_CTL8                            0x0020
    #define     RA_DPHYTX_DPHY_RB0                             0x0024
    #define     RA_DPHYTX_DPHY_RB1                             0x0028
    #define     RA_DPHYTX_DPHY_RB2                             0x002C
    #define     RA_DPHYTX_DPHY_RB3                             0x0030
    #define     RA_DPHYTX_DPHY_PLL0                            0x0034
    #define     RA_DPHYTX_DPHY_PLL1                            0x0038
    #define     RA_DPHYTX_DPHY_PLL2                            0x003C
    #define     RA_DPHYTX_DPHY_PLLRB0                          0x0040
    #define     RA_DPHYTX_DPHY_PLLRB1                          0x0044
    typedef struct SIE_DPHYTX {
    #define     w32DPHYTX_DPHY_CTL0                            {\
            UNSG32 uDPHY_CTL0_BiuCtrlPhyEn                     :  1;\
            UNSG32 RSVDx0_b1                                   : 31;\
          }
    union { UNSG32 u32DPHYTX_DPHY_CTL0;
            struct w32DPHYTX_DPHY_CTL0;
          };
    #define     w32DPHYTX_DPHY_CTL1                            {\
            UNSG32 uDPHY_CTL1_shutdownz                        :  1;\
            UNSG32 uDPHY_CTL1_rstz                             :  1;\
            UNSG32 uDPHY_CTL1_forcepll                         :  1;\
            UNSG32 uDPHY_CTL1_txrequesthsclk                   :  1;\
            UNSG32 uDPHY_CTL1_enableclkBIU                     :  1;\
            UNSG32 uDPHY_CTL1_turndisable_0                    :  1;\
            UNSG32 uDPHY_CTL1_forcerxmode_0                    :  1;\
            UNSG32 uDPHY_CTL1_basedir_0                        :  1;\
            UNSG32 uDPHY_CTL1_forcetxstopmode_0                :  1;\
            UNSG32 uDPHY_CTL1_forcetxstopmode_1                :  1;\
            UNSG32 uDPHY_CTL1_forcetxstopmode_2                :  1;\
            UNSG32 uDPHY_CTL1_forcetxstopmode_3                :  1;\
            UNSG32 uDPHY_CTL1_enable_0                         :  1;\
            UNSG32 uDPHY_CTL1_enable_1                         :  1;\
            UNSG32 uDPHY_CTL1_enable_2                         :  1;\
            UNSG32 uDPHY_CTL1_enable_3                         :  1;\
            UNSG32 uDPHY_CTL1_hsfreqrange                      :  7;\
            UNSG32 uDPHY_CTL1_cont_en                          :  1;\
            UNSG32 uDPHY_CTL1_cfgclkfreqrange                  :  6;\
            UNSG32 uDPHY_CTL1_biston                           :  1;\
            UNSG32 RSVDx4_b31                                  :  1;\
          }
    union { UNSG32 u32DPHYTX_DPHY_CTL1;
            struct w32DPHYTX_DPHY_CTL1;
          };
    #define     w32DPHYTX_DPHY_CTL2                            {\
            UNSG32 uDPHY_CTL2_txulpsclkBIU                     :  1;\
            UNSG32 uDPHY_CTL2_txulpsexitclk                    :  1;\
            UNSG32 uDPHY_CTL2_turnrequest_0                    :  1;\
            UNSG32 RSVDx8_b3                                   : 29;\
          }
    union { UNSG32 u32DPHYTX_DPHY_CTL2;
            struct w32DPHYTX_DPHY_CTL2;
          };
    #define     w32DPHYTX_DPHY_CTL3                            {\
            UNSG32 uDPHY_CTL3_txdataesc_0                      :  8;\
            UNSG32 uDPHY_CTL3_txtriggeresc_0                   :  4;\
            UNSG32 uDPHY_CTL3_txrequestesc_0                   :  1;\
            UNSG32 uDPHY_CTL3_txlpdtesc_0                      :  1;\
            UNSG32 uDPHY_CTL3_txulpsesc_0                      :  1;\
            UNSG32 uDPHY_CTL3_txulpsexit_0                     :  1;\
            UNSG32 uDPHY_CTL3_txvalidesc_0                     :  1;\
            UNSG32 RSVDxC_b17                                  : 15;\
          }
    union { UNSG32 u32DPHYTX_DPHY_CTL3;
            struct w32DPHYTX_DPHY_CTL3;
          };
    #define     w32DPHYTX_DPHY_CTL4                            {\
            UNSG32 uDPHY_CTL4_txdataesc_1                      :  8;\
            UNSG32 uDPHY_CTL4_txtriggeresc_1                   :  4;\
            UNSG32 uDPHY_CTL4_txrequestesc_1                   :  1;\
            UNSG32 uDPHY_CTL4_txlpdtesc_1                      :  1;\
            UNSG32 uDPHY_CTL4_txulpsesc_1                      :  1;\
            UNSG32 uDPHY_CTL4_txulpsexit_1                     :  1;\
            UNSG32 uDPHY_CTL4_txvalidesc_1                     :  1;\
            UNSG32 RSVDx10_b17                                 : 15;\
          }
    union { UNSG32 u32DPHYTX_DPHY_CTL4;
            struct w32DPHYTX_DPHY_CTL4;
          };
    #define     w32DPHYTX_DPHY_CTL5                            {\
            UNSG32 uDPHY_CTL5_txdataesc_2                      :  8;\
            UNSG32 uDPHY_CTL5_txtriggeresc_2                   :  4;\
            UNSG32 uDPHY_CTL5_txrequestesc_2                   :  1;\
            UNSG32 uDPHY_CTL5_txlpdtesc_2                      :  1;\
            UNSG32 uDPHY_CTL5_txulpsesc_2                      :  1;\
            UNSG32 uDPHY_CTL5_txulpsexit_2                     :  1;\
            UNSG32 uDPHY_CTL5_txvalidesc_2                     :  1;\
            UNSG32 RSVDx14_b17                                 : 15;\
          }
    union { UNSG32 u32DPHYTX_DPHY_CTL5;
            struct w32DPHYTX_DPHY_CTL5;
          };
    #define     w32DPHYTX_DPHY_CTL6                            {\
            UNSG32 uDPHY_CTL6_txdataesc_3                      :  8;\
            UNSG32 uDPHY_CTL6_txtriggeresc_3                   :  4;\
            UNSG32 uDPHY_CTL6_txrequestesc_3                   :  1;\
            UNSG32 uDPHY_CTL6_txlpdtesc_3                      :  1;\
            UNSG32 uDPHY_CTL6_txulpsesc_3                      :  1;\
            UNSG32 uDPHY_CTL6_txulpsexit_3                     :  1;\
            UNSG32 uDPHY_CTL6_txvalidesc_3                     :  1;\
            UNSG32 RSVDx18_b17                                 : 15;\
          }
    union { UNSG32 u32DPHYTX_DPHY_CTL6;
            struct w32DPHYTX_DPHY_CTL6;
          };
    #define     w32DPHYTX_DPHY_CTL7                            {\
            UNSG32 uDPHY_CTL7_txblaneclkSel                    :  1;\
            UNSG32 uDPHY_CTL7_txskewcalhsBIU                   :  1;\
            UNSG32 uDPHY_CTL7_txrequestdatahs_0                :  1;\
            UNSG32 uDPHY_CTL7_txrequestdatahs_1                :  1;\
            UNSG32 uDPHY_CTL7_txrequestdatahs_2                :  1;\
            UNSG32 uDPHY_CTL7_txrequestdatahs_3                :  1;\
            UNSG32 RSVDx1C_b6                                  : 26;\
          }
    union { UNSG32 u32DPHYTX_DPHY_CTL7;
            struct w32DPHYTX_DPHY_CTL7;
          };
    #define     w32DPHYTX_DPHY_CTL8                            {\
            UNSG32 uDPHY_CTL8_txdatahs_0                       :  8;\
            UNSG32 uDPHY_CTL8_txdatahs_1                       :  8;\
            UNSG32 uDPHY_CTL8_txdatahs_2                       :  8;\
            UNSG32 uDPHY_CTL8_txdatahs_3                       :  8;\
          }
    union { UNSG32 u32DPHYTX_DPHY_CTL8;
            struct w32DPHYTX_DPHY_CTL8;
          };
    #define     w32DPHYTX_DPHY_RB0                             {\
            UNSG32 uDPHY_RB0_cont_data                         : 11;\
            UNSG32 uDPHY_RB0_lock                              :  1;\
            UNSG32 uDPHY_RB0_stopstateclk                      :  1;\
            UNSG32 uDPHY_RB0_ulpsactivenotclk                  :  1;\
            UNSG32 uDPHY_RB0_stopstatedata_0                   :  1;\
            UNSG32 uDPHY_RB0_stopstatedata_1                   :  1;\
            UNSG32 uDPHY_RB0_stopstatedata_2                   :  1;\
            UNSG32 uDPHY_RB0_stopstatedata_3                   :  1;\
            UNSG32 uDPHY_RB0_ulpsactivenot_0                   :  1;\
            UNSG32 uDPHY_RB0_ulpsactivenot_1                   :  1;\
            UNSG32 uDPHY_RB0_ulpsactivenot_2                   :  1;\
            UNSG32 uDPHY_RB0_ulpsactivenot_3                   :  1;\
            UNSG32 RSVDx24_b22                                 : 10;\
          }
    union { UNSG32 u32DPHYTX_DPHY_RB0;
            struct w32DPHYTX_DPHY_RB0;
          };
    #define     w32DPHYTX_DPHY_RB1                             {\
            UNSG32 uDPHY_RB1_txreadyhs_0                       :  1;\
            UNSG32 uDPHY_RB1_txreadyhs_1                       :  1;\
            UNSG32 uDPHY_RB1_txreadyhs_2                       :  1;\
            UNSG32 uDPHY_RB1_txreadyhs_3                       :  1;\
            UNSG32 RSVDx28_b4                                  : 28;\
          }
    union { UNSG32 u32DPHYTX_DPHY_RB1;
            struct w32DPHYTX_DPHY_RB1;
          };
    #define     w32DPHYTX_DPHY_RB2                             {\
            UNSG32 uDPHY_RB2_txreadyesc_0                      :  1;\
            UNSG32 uDPHY_RB2_txreadyesc_1                      :  1;\
            UNSG32 uDPHY_RB2_txreadyesc_2                      :  1;\
            UNSG32 uDPHY_RB2_txreadyesc_3                      :  1;\
            UNSG32 uDPHY_RB2_errcontrol_0                      :  1;\
            UNSG32 uDPHY_RB2_errcontentionlp0_0                :  1;\
            UNSG32 uDPHY_RB2_errcontentionlp1_0                :  1;\
            UNSG32 RSVDx2C_b7                                  : 25;\
          }
    union { UNSG32 u32DPHYTX_DPHY_RB2;
            struct w32DPHYTX_DPHY_RB2;
          };
    #define     w32DPHYTX_DPHY_RB3                             {\
            UNSG32 uDPHY_RB3_rxdataesc_0                       :  8;\
            UNSG32 uDPHY_RB3_rxtriggeresc_0                    :  4;\
            UNSG32 uDPHY_RB3_rxlpdtesc_0                       :  1;\
            UNSG32 uDPHY_RB3_rxulpsesc_0                       :  1;\
            UNSG32 uDPHY_RB3_rxvalidesc_0                      :  1;\
            UNSG32 uDPHY_RB3_direction_0                       :  1;\
            UNSG32 uDPHY_RB3_erresc_0                          :  1;\
            UNSG32 uDPHY_RB3_errsyncesc_0                      :  1;\
            UNSG32 RSVDx30_b18                                 : 14;\
          }
    union { UNSG32 u32DPHYTX_DPHY_RB3;
            struct w32DPHYTX_DPHY_RB3;
          };
    #define     w32DPHYTX_DPHY_PLL0                            {\
            UNSG32 uDPHY_PLL0_updatepll                        :  1;\
            UNSG32 RSVDx34_b1                                  : 31;\
          }
    union { UNSG32 u32DPHYTX_DPHY_PLL0;
            struct w32DPHYTX_DPHY_PLL0;
          };
    #define     w32DPHYTX_DPHY_PLL1                            {\
            UNSG32 uDPHY_PLL1_n                                :  4;\
            UNSG32 uDPHY_PLL1_m                                : 10;\
            UNSG32 uDPHY_PLL1_vco_cntrl                        :  6;\
            UNSG32 uDPHY_PLL1_prop_cntrl                       :  6;\
            UNSG32 uDPHY_PLL1_int_cntrl                        :  6;\
          }
    union { UNSG32 u32DPHYTX_DPHY_PLL1;
            struct w32DPHYTX_DPHY_PLL1;
          };
    #define     w32DPHYTX_DPHY_PLL2                            {\
            UNSG32 uDPHY_PLL2_gmp_cntrl                        :  2;\
            UNSG32 uDPHY_PLL2_cpbias_cntrl                     :  7;\
            UNSG32 uDPHY_PLL2_clksel                           :  2;\
            UNSG32 uDPHY_PLL2_force_lock                       :  1;\
            UNSG32 uDPHY_PLL2_pll_shadow_control               :  1;\
            UNSG32 uDPHY_PLL2_shadow_clear                     :  1;\
            UNSG32 uDPHY_PLL2_gp_clk_en                        :  1;\
            UNSG32 RSVDx3C_b15                                 : 17;\
          }
    union { UNSG32 u32DPHYTX_DPHY_PLL2;
            struct w32DPHYTX_DPHY_PLL2;
          };
    #define     w32DPHYTX_DPHY_PLLRB0                          {\
            UNSG32 uDPHY_PLLRB0_n_obs                          :  4;\
            UNSG32 uDPHY_PLLRB0_m_obs                          : 10;\
            UNSG32 uDPHY_PLLRB0_vco_cntrl_obs                  :  6;\
            UNSG32 uDPHY_PLLRB0_prop_cntrl_obs                 :  6;\
            UNSG32 uDPHY_PLLRB0_int_cntrl_obs                  :  6;\
          }
    union { UNSG32 u32DPHYTX_DPHY_PLLRB0;
            struct w32DPHYTX_DPHY_PLLRB0;
          };
    #define     w32DPHYTX_DPHY_PLLRB1                          {\
            UNSG32 uDPHY_PLLRB1_gmp_cntrl_obs                  :  2;\
            UNSG32 uDPHY_PLLRB1_cpbias_cntrl_obs               :  7;\
            UNSG32 uDPHY_PLLRB1_pll_shadow_control_obs         :  1;\
            UNSG32 uDPHY_PLLRB1_lock_pll                       :  1;\
            UNSG32 RSVDx44_b11                                 : 21;\
          }
    union { UNSG32 u32DPHYTX_DPHY_PLLRB1;
            struct w32DPHYTX_DPHY_PLLRB1;
          };
    } SIE_DPHYTX;
    typedef union  T32DPHYTX_DPHY_CTL0
          { UNSG32 u32;
            struct w32DPHYTX_DPHY_CTL0;
                 } T32DPHYTX_DPHY_CTL0;
    typedef union  T32DPHYTX_DPHY_CTL1
          { UNSG32 u32;
            struct w32DPHYTX_DPHY_CTL1;
                 } T32DPHYTX_DPHY_CTL1;
    typedef union  T32DPHYTX_DPHY_CTL2
          { UNSG32 u32;
            struct w32DPHYTX_DPHY_CTL2;
                 } T32DPHYTX_DPHY_CTL2;
    typedef union  T32DPHYTX_DPHY_CTL3
          { UNSG32 u32;
            struct w32DPHYTX_DPHY_CTL3;
                 } T32DPHYTX_DPHY_CTL3;
    typedef union  T32DPHYTX_DPHY_CTL4
          { UNSG32 u32;
            struct w32DPHYTX_DPHY_CTL4;
                 } T32DPHYTX_DPHY_CTL4;
    typedef union  T32DPHYTX_DPHY_CTL5
          { UNSG32 u32;
            struct w32DPHYTX_DPHY_CTL5;
                 } T32DPHYTX_DPHY_CTL5;
    typedef union  T32DPHYTX_DPHY_CTL6
          { UNSG32 u32;
            struct w32DPHYTX_DPHY_CTL6;
                 } T32DPHYTX_DPHY_CTL6;
    typedef union  T32DPHYTX_DPHY_CTL7
          { UNSG32 u32;
            struct w32DPHYTX_DPHY_CTL7;
                 } T32DPHYTX_DPHY_CTL7;
    typedef union  T32DPHYTX_DPHY_CTL8
          { UNSG32 u32;
            struct w32DPHYTX_DPHY_CTL8;
                 } T32DPHYTX_DPHY_CTL8;
    typedef union  T32DPHYTX_DPHY_RB0
          { UNSG32 u32;
            struct w32DPHYTX_DPHY_RB0;
                 } T32DPHYTX_DPHY_RB0;
    typedef union  T32DPHYTX_DPHY_RB1
          { UNSG32 u32;
            struct w32DPHYTX_DPHY_RB1;
                 } T32DPHYTX_DPHY_RB1;
    typedef union  T32DPHYTX_DPHY_RB2
          { UNSG32 u32;
            struct w32DPHYTX_DPHY_RB2;
                 } T32DPHYTX_DPHY_RB2;
    typedef union  T32DPHYTX_DPHY_RB3
          { UNSG32 u32;
            struct w32DPHYTX_DPHY_RB3;
                 } T32DPHYTX_DPHY_RB3;
    typedef union  T32DPHYTX_DPHY_PLL0
          { UNSG32 u32;
            struct w32DPHYTX_DPHY_PLL0;
                 } T32DPHYTX_DPHY_PLL0;
    typedef union  T32DPHYTX_DPHY_PLL1
          { UNSG32 u32;
            struct w32DPHYTX_DPHY_PLL1;
                 } T32DPHYTX_DPHY_PLL1;
    typedef union  T32DPHYTX_DPHY_PLL2
          { UNSG32 u32;
            struct w32DPHYTX_DPHY_PLL2;
                 } T32DPHYTX_DPHY_PLL2;
    typedef union  T32DPHYTX_DPHY_PLLRB0
          { UNSG32 u32;
            struct w32DPHYTX_DPHY_PLLRB0;
                 } T32DPHYTX_DPHY_PLLRB0;
    typedef union  T32DPHYTX_DPHY_PLLRB1
          { UNSG32 u32;
            struct w32DPHYTX_DPHY_PLLRB1;
                 } T32DPHYTX_DPHY_PLLRB1;
    typedef union  TDPHYTX_DPHY_CTL0
          { UNSG32 u32[1];
            struct {
            struct w32DPHYTX_DPHY_CTL0;
                   };
                 } TDPHYTX_DPHY_CTL0;
    typedef union  TDPHYTX_DPHY_CTL1
          { UNSG32 u32[1];
            struct {
            struct w32DPHYTX_DPHY_CTL1;
                   };
                 } TDPHYTX_DPHY_CTL1;
    typedef union  TDPHYTX_DPHY_CTL2
          { UNSG32 u32[1];
            struct {
            struct w32DPHYTX_DPHY_CTL2;
                   };
                 } TDPHYTX_DPHY_CTL2;
    typedef union  TDPHYTX_DPHY_CTL3
          { UNSG32 u32[1];
            struct {
            struct w32DPHYTX_DPHY_CTL3;
                   };
                 } TDPHYTX_DPHY_CTL3;
    typedef union  TDPHYTX_DPHY_CTL4
          { UNSG32 u32[1];
            struct {
            struct w32DPHYTX_DPHY_CTL4;
                   };
                 } TDPHYTX_DPHY_CTL4;
    typedef union  TDPHYTX_DPHY_CTL5
          { UNSG32 u32[1];
            struct {
            struct w32DPHYTX_DPHY_CTL5;
                   };
                 } TDPHYTX_DPHY_CTL5;
    typedef union  TDPHYTX_DPHY_CTL6
          { UNSG32 u32[1];
            struct {
            struct w32DPHYTX_DPHY_CTL6;
                   };
                 } TDPHYTX_DPHY_CTL6;
    typedef union  TDPHYTX_DPHY_CTL7
          { UNSG32 u32[1];
            struct {
            struct w32DPHYTX_DPHY_CTL7;
                   };
                 } TDPHYTX_DPHY_CTL7;
    typedef union  TDPHYTX_DPHY_CTL8
          { UNSG32 u32[1];
            struct {
            struct w32DPHYTX_DPHY_CTL8;
                   };
                 } TDPHYTX_DPHY_CTL8;
    typedef union  TDPHYTX_DPHY_RB0
          { UNSG32 u32[1];
            struct {
            struct w32DPHYTX_DPHY_RB0;
                   };
                 } TDPHYTX_DPHY_RB0;
    typedef union  TDPHYTX_DPHY_RB1
          { UNSG32 u32[1];
            struct {
            struct w32DPHYTX_DPHY_RB1;
                   };
                 } TDPHYTX_DPHY_RB1;
    typedef union  TDPHYTX_DPHY_RB2
          { UNSG32 u32[1];
            struct {
            struct w32DPHYTX_DPHY_RB2;
                   };
                 } TDPHYTX_DPHY_RB2;
    typedef union  TDPHYTX_DPHY_RB3
          { UNSG32 u32[1];
            struct {
            struct w32DPHYTX_DPHY_RB3;
                   };
                 } TDPHYTX_DPHY_RB3;
    typedef union  TDPHYTX_DPHY_PLL0
          { UNSG32 u32[1];
            struct {
            struct w32DPHYTX_DPHY_PLL0;
                   };
                 } TDPHYTX_DPHY_PLL0;
    typedef union  TDPHYTX_DPHY_PLL1
          { UNSG32 u32[1];
            struct {
            struct w32DPHYTX_DPHY_PLL1;
                   };
                 } TDPHYTX_DPHY_PLL1;
    typedef union  TDPHYTX_DPHY_PLL2
          { UNSG32 u32[1];
            struct {
            struct w32DPHYTX_DPHY_PLL2;
                   };
                 } TDPHYTX_DPHY_PLL2;
    typedef union  TDPHYTX_DPHY_PLLRB0
          { UNSG32 u32[1];
            struct {
            struct w32DPHYTX_DPHY_PLLRB0;
                   };
                 } TDPHYTX_DPHY_PLLRB0;
    typedef union  TDPHYTX_DPHY_PLLRB1
          { UNSG32 u32[1];
            struct {
            struct w32DPHYTX_DPHY_PLLRB1;
                   };
                 } TDPHYTX_DPHY_PLLRB1;
     SIGN32 DPHYTX_drvrd(SIE_DPHYTX *p, UNSG32 base, SIGN32 mem, SIGN32 tst);
     SIGN32 DPHYTX_drvwr(SIE_DPHYTX *p, UNSG32 base, SIGN32 mem, SIGN32 tst, UNSG32 *pcmd);
       void DPHYTX_reset(SIE_DPHYTX *p);
     SIGN32 DPHYTX_cmp  (SIE_DPHYTX *p, SIE_DPHYTX *pie, char *pfx, void *hLOG, SIGN32 mem, SIGN32 tst);
    #define DPHYTX_check(p,pie,pfx,hLOG) DPHYTX_cmp(p,pie,pfx,(void*)(hLOG),0,0)
    #define DPHYTX_print(p,    pfx,hLOG) DPHYTX_cmp(p,0,  pfx,(void*)(hLOG),0,0)
#endif
#ifndef h_SRAMPWR
#define h_SRAMPWR (){}
    #define     RA_SRAMPWR_ctrl                                0x0000
    #define        SRAMPWR_ctrl_SD_ON                                       0x0
    #define        SRAMPWR_ctrl_SD_SHUTDWN                                  0x1
    #define        SRAMPWR_ctrl_DSLP_ON                                     0x0
    #define        SRAMPWR_ctrl_DSLP_DEEPSLP                                0x1
    #define        SRAMPWR_ctrl_SLP_ON                                      0x0
    #define        SRAMPWR_ctrl_SLP_SLEEP                                   0x1
    typedef struct SIE_SRAMPWR {
    #define     w32SRAMPWR_ctrl                                {\
            UNSG32 uctrl_SD                                    :  1;\
            UNSG32 uctrl_DSLP                                  :  1;\
            UNSG32 uctrl_SLP                                   :  1;\
            UNSG32 RSVDx0_b3                                   : 29;\
          }
    union { UNSG32 u32SRAMPWR_ctrl;
            struct w32SRAMPWR_ctrl;
          };
    } SIE_SRAMPWR;
    typedef union  T32SRAMPWR_ctrl
          { UNSG32 u32;
            struct w32SRAMPWR_ctrl;
                 } T32SRAMPWR_ctrl;
    typedef union  TSRAMPWR_ctrl
          { UNSG32 u32[1];
            struct {
            struct w32SRAMPWR_ctrl;
                   };
                 } TSRAMPWR_ctrl;
     SIGN32 SRAMPWR_drvrd(SIE_SRAMPWR *p, UNSG32 base, SIGN32 mem, SIGN32 tst);
     SIGN32 SRAMPWR_drvwr(SIE_SRAMPWR *p, UNSG32 base, SIGN32 mem, SIGN32 tst, UNSG32 *pcmd);
       void SRAMPWR_reset(SIE_SRAMPWR *p);
     SIGN32 SRAMPWR_cmp  (SIE_SRAMPWR *p, SIE_SRAMPWR *pie, char *pfx, void *hLOG, SIGN32 mem, SIGN32 tst);
    #define SRAMPWR_check(p,pie,pfx,hLOG) SRAMPWR_cmp(p,pie,pfx,(void*)(hLOG),0,0)
    #define SRAMPWR_print(p,    pfx,hLOG) SRAMPWR_cmp(p,0,  pfx,(void*)(hLOG),0,0)
#endif
#ifndef h_SRAMRWTC
#define h_SRAMRWTC (){}
    #define     RA_SRAMRWTC_ctrl0                              0x0000
    #define     RA_SRAMRWTC_ctrl1                              0x0004
    #define     RA_SRAMRWTC_ctrl2                              0x0008
    typedef struct SIE_SRAMRWTC {
    #define     w32SRAMRWTC_ctrl0                              {\
            UNSG32 uctrl0_RF1P                                 :  4;\
            UNSG32 uctrl0_UHDRF1P                              :  4;\
            UNSG32 uctrl0_RF2P                                 :  8;\
            UNSG32 uctrl0_UHDRF2P                              :  8;\
            UNSG32 uctrl0_UHDRF2P_ULVT                         :  8;\
          }
    union { UNSG32 u32SRAMRWTC_ctrl0;
            struct w32SRAMRWTC_ctrl0;
          };
    #define     w32SRAMRWTC_ctrl1                              {\
            UNSG32 uctrl1_SHDMBSR1P                            :  4;\
            UNSG32 uctrl1_SHDSBSR1P                            :  4;\
            UNSG32 uctrl1_SHCMBSR1P_SSEG                       :  4;\
            UNSG32 uctrl1_SHCMBSR1P_USEG                       :  4;\
            UNSG32 uctrl1_SHCSBSR1P                            :  4;\
            UNSG32 uctrl1_SHCSBSR1P_CUSTM                      :  4;\
            UNSG32 uctrl1_SPSRAM_WT0                           :  4;\
            UNSG32 uctrl1_SPSRAM_WT1                           :  4;\
          }
    union { UNSG32 u32SRAMRWTC_ctrl1;
            struct w32SRAMRWTC_ctrl1;
          };
    #define     w32SRAMRWTC_ctrl2                              {\
            UNSG32 uctrl2_L1CACHE                              :  4;\
            UNSG32 uctrl2_DPSR2P                               :  4;\
            UNSG32 uctrl2_ROM                                  :  8;\
            UNSG32 RSVDx8_b16                                  : 16;\
          }
    union { UNSG32 u32SRAMRWTC_ctrl2;
            struct w32SRAMRWTC_ctrl2;
          };
    } SIE_SRAMRWTC;
    typedef union  T32SRAMRWTC_ctrl0
          { UNSG32 u32;
            struct w32SRAMRWTC_ctrl0;
                 } T32SRAMRWTC_ctrl0;
    typedef union  T32SRAMRWTC_ctrl1
          { UNSG32 u32;
            struct w32SRAMRWTC_ctrl1;
                 } T32SRAMRWTC_ctrl1;
    typedef union  T32SRAMRWTC_ctrl2
          { UNSG32 u32;
            struct w32SRAMRWTC_ctrl2;
                 } T32SRAMRWTC_ctrl2;
    typedef union  TSRAMRWTC_ctrl0
          { UNSG32 u32[1];
            struct {
            struct w32SRAMRWTC_ctrl0;
                   };
                 } TSRAMRWTC_ctrl0;
    typedef union  TSRAMRWTC_ctrl1
          { UNSG32 u32[1];
            struct {
            struct w32SRAMRWTC_ctrl1;
                   };
                 } TSRAMRWTC_ctrl1;
    typedef union  TSRAMRWTC_ctrl2
          { UNSG32 u32[1];
            struct {
            struct w32SRAMRWTC_ctrl2;
                   };
                 } TSRAMRWTC_ctrl2;
     SIGN32 SRAMRWTC_drvrd(SIE_SRAMRWTC *p, UNSG32 base, SIGN32 mem, SIGN32 tst);
     SIGN32 SRAMRWTC_drvwr(SIE_SRAMRWTC *p, UNSG32 base, SIGN32 mem, SIGN32 tst, UNSG32 *pcmd);
       void SRAMRWTC_reset(SIE_SRAMRWTC *p);
     SIGN32 SRAMRWTC_cmp  (SIE_SRAMRWTC *p, SIE_SRAMRWTC *pie, char *pfx, void *hLOG, SIGN32 mem, SIGN32 tst);
    #define SRAMRWTC_check(p,pie,pfx,hLOG) SRAMRWTC_cmp(p,pie,pfx,(void*)(hLOG),0,0)
    #define SRAMRWTC_print(p,    pfx,hLOG) SRAMRWTC_cmp(p,0,  pfx,(void*)(hLOG),0,0)
#endif
#ifndef h_AVIO_debug_ctrl
#define h_AVIO_debug_ctrl (){}
    #define     RA_AVIO_debug_ctrl_Ctrl0                       0x0000
    typedef struct SIE_AVIO_debug_ctrl {
    #define     w32AVIO_debug_ctrl_Ctrl0                       {\
            UNSG32 uCtrl0_debug_ctrl0                          :  5;\
            UNSG32 RSVDx0_b5                                   : 27;\
          }
    union { UNSG32 u32AVIO_debug_ctrl_Ctrl0;
            struct w32AVIO_debug_ctrl_Ctrl0;
          };
    } SIE_AVIO_debug_ctrl;
    typedef union  T32AVIO_debug_ctrl_Ctrl0
          { UNSG32 u32;
            struct w32AVIO_debug_ctrl_Ctrl0;
                 } T32AVIO_debug_ctrl_Ctrl0;
    typedef union  TAVIO_debug_ctrl_Ctrl0
          { UNSG32 u32[1];
            struct {
            struct w32AVIO_debug_ctrl_Ctrl0;
                   };
                 } TAVIO_debug_ctrl_Ctrl0;
     SIGN32 AVIO_debug_ctrl_drvrd(SIE_AVIO_debug_ctrl *p, UNSG32 base, SIGN32 mem, SIGN32 tst);
     SIGN32 AVIO_debug_ctrl_drvwr(SIE_AVIO_debug_ctrl *p, UNSG32 base, SIGN32 mem, SIGN32 tst, UNSG32 *pcmd);
       void AVIO_debug_ctrl_reset(SIE_AVIO_debug_ctrl *p);
     SIGN32 AVIO_debug_ctrl_cmp  (SIE_AVIO_debug_ctrl *p, SIE_AVIO_debug_ctrl *pie, char *pfx, void *hLOG, SIGN32 mem, SIGN32 tst);
    #define AVIO_debug_ctrl_check(p,pie,pfx,hLOG) AVIO_debug_ctrl_cmp(p,pie,pfx,(void*)(hLOG),0,0)
    #define AVIO_debug_ctrl_print(p,    pfx,hLOG) AVIO_debug_ctrl_cmp(p,0,  pfx,(void*)(hLOG),0,0)
#endif
#ifndef h_Dummy0Reg
#define h_Dummy0Reg (){}
    typedef struct SIE_Dummy0Reg {
            UNSG32 u_0x0                                       : 32;
    } SIE_Dummy0Reg;
     SIGN32 Dummy0Reg_drvrd(SIE_Dummy0Reg *p, UNSG32 base, SIGN32 mem, SIGN32 tst);
     SIGN32 Dummy0Reg_drvwr(SIE_Dummy0Reg *p, UNSG32 base, SIGN32 mem, SIGN32 tst, UNSG32 *pcmd);
       void Dummy0Reg_reset(SIE_Dummy0Reg *p);
     SIGN32 Dummy0Reg_cmp  (SIE_Dummy0Reg *p, SIE_Dummy0Reg *pie, char *pfx, void *hLOG, SIGN32 mem, SIGN32 tst);
    #define Dummy0Reg_check(p,pie,pfx,hLOG) Dummy0Reg_cmp(p,pie,pfx,(void*)(hLOG),0,0)
    #define Dummy0Reg_print(p,    pfx,hLOG) Dummy0Reg_cmp(p,0,  pfx,(void*)(hLOG),0,0)
#endif
#ifndef h_Dummy1Reg
#define h_Dummy1Reg (){}
    typedef struct SIE_Dummy1Reg {
            UNSG32 u_0x0                                       : 32;
    } SIE_Dummy1Reg;
     SIGN32 Dummy1Reg_drvrd(SIE_Dummy1Reg *p, UNSG32 base, SIGN32 mem, SIGN32 tst);
     SIGN32 Dummy1Reg_drvwr(SIE_Dummy1Reg *p, UNSG32 base, SIGN32 mem, SIGN32 tst, UNSG32 *pcmd);
       void Dummy1Reg_reset(SIE_Dummy1Reg *p);
     SIGN32 Dummy1Reg_cmp  (SIE_Dummy1Reg *p, SIE_Dummy1Reg *pie, char *pfx, void *hLOG, SIGN32 mem, SIGN32 tst);
    #define Dummy1Reg_check(p,pie,pfx,hLOG) Dummy1Reg_cmp(p,pie,pfx,(void*)(hLOG),0,0)
    #define Dummy1Reg_print(p,    pfx,hLOG) Dummy1Reg_cmp(p,0,  pfx,(void*)(hLOG),0,0)
#endif
#ifndef h_Dummy2Reg
#define h_Dummy2Reg (){}
    typedef struct SIE_Dummy2Reg {
            UNSG32 u_0x0                                       : 32;
    } SIE_Dummy2Reg;
     SIGN32 Dummy2Reg_drvrd(SIE_Dummy2Reg *p, UNSG32 base, SIGN32 mem, SIGN32 tst);
     SIGN32 Dummy2Reg_drvwr(SIE_Dummy2Reg *p, UNSG32 base, SIGN32 mem, SIGN32 tst, UNSG32 *pcmd);
       void Dummy2Reg_reset(SIE_Dummy2Reg *p);
     SIGN32 Dummy2Reg_cmp  (SIE_Dummy2Reg *p, SIE_Dummy2Reg *pie, char *pfx, void *hLOG, SIGN32 mem, SIGN32 tst);
    #define Dummy2Reg_check(p,pie,pfx,hLOG) Dummy2Reg_cmp(p,pie,pfx,(void*)(hLOG),0,0)
    #define Dummy2Reg_print(p,    pfx,hLOG) Dummy2Reg_cmp(p,0,  pfx,(void*)(hLOG),0,0)
#endif
#ifndef h_Dummy3Reg
#define h_Dummy3Reg (){}
    typedef struct SIE_Dummy3Reg {
            UNSG32 u_0x0                                       : 32;
    } SIE_Dummy3Reg;
     SIGN32 Dummy3Reg_drvrd(SIE_Dummy3Reg *p, UNSG32 base, SIGN32 mem, SIGN32 tst);
     SIGN32 Dummy3Reg_drvwr(SIE_Dummy3Reg *p, UNSG32 base, SIGN32 mem, SIGN32 tst, UNSG32 *pcmd);
       void Dummy3Reg_reset(SIE_Dummy3Reg *p);
     SIGN32 Dummy3Reg_cmp  (SIE_Dummy3Reg *p, SIE_Dummy3Reg *pie, char *pfx, void *hLOG, SIGN32 mem, SIGN32 tst);
    #define Dummy3Reg_check(p,pie,pfx,hLOG) Dummy3Reg_cmp(p,pie,pfx,(void*)(hLOG),0,0)
    #define Dummy3Reg_print(p,    pfx,hLOG) Dummy3Reg_cmp(p,0,  pfx,(void*)(hLOG),0,0)
#endif
#ifndef h_AVIOGBLREG0
#define h_AVIOGBLREG0 (){}
    #define     RA_AVIOGBLREG0_Dummy0                          0x0000
    typedef struct SIE_AVIOGBLREG0 {
              SIE_Dummy0Reg                                    ie_Dummy0[6144];
    } SIE_AVIOGBLREG0;
     SIGN32 AVIOGBLREG0_drvrd(SIE_AVIOGBLREG0 *p, UNSG32 base, SIGN32 mem, SIGN32 tst);
     SIGN32 AVIOGBLREG0_drvwr(SIE_AVIOGBLREG0 *p, UNSG32 base, SIGN32 mem, SIGN32 tst, UNSG32 *pcmd);
       void AVIOGBLREG0_reset(SIE_AVIOGBLREG0 *p);
     SIGN32 AVIOGBLREG0_cmp  (SIE_AVIOGBLREG0 *p, SIE_AVIOGBLREG0 *pie, char *pfx, void *hLOG, SIGN32 mem, SIGN32 tst);
    #define AVIOGBLREG0_check(p,pie,pfx,hLOG) AVIOGBLREG0_cmp(p,pie,pfx,(void*)(hLOG),0,0)
    #define AVIOGBLREG0_print(p,    pfx,hLOG) AVIOGBLREG0_cmp(p,0,  pfx,(void*)(hLOG),0,0)
#endif
#ifndef h_AVIOGBLREG1
#define h_AVIOGBLREG1 (){}
    #define     RA_AVIOGBLREG1_Dummy1                          0x0000
    typedef struct SIE_AVIOGBLREG1 {
              SIE_Dummy1Reg                                    ie_Dummy1[512];
    } SIE_AVIOGBLREG1;
     SIGN32 AVIOGBLREG1_drvrd(SIE_AVIOGBLREG1 *p, UNSG32 base, SIGN32 mem, SIGN32 tst);
     SIGN32 AVIOGBLREG1_drvwr(SIE_AVIOGBLREG1 *p, UNSG32 base, SIGN32 mem, SIGN32 tst, UNSG32 *pcmd);
       void AVIOGBLREG1_reset(SIE_AVIOGBLREG1 *p);
     SIGN32 AVIOGBLREG1_cmp  (SIE_AVIOGBLREG1 *p, SIE_AVIOGBLREG1 *pie, char *pfx, void *hLOG, SIGN32 mem, SIGN32 tst);
    #define AVIOGBLREG1_check(p,pie,pfx,hLOG) AVIOGBLREG1_cmp(p,pie,pfx,(void*)(hLOG),0,0)
    #define AVIOGBLREG1_print(p,    pfx,hLOG) AVIOGBLREG1_cmp(p,0,  pfx,(void*)(hLOG),0,0)
#endif
#ifndef h_AVIOGBLREG2
#define h_AVIOGBLREG2 (){}
    #define     RA_AVIOGBLREG2_Dummy2                          0x0000
    typedef struct SIE_AVIOGBLREG2 {
              SIE_Dummy2Reg                                    ie_Dummy2[512];
    } SIE_AVIOGBLREG2;
     SIGN32 AVIOGBLREG2_drvrd(SIE_AVIOGBLREG2 *p, UNSG32 base, SIGN32 mem, SIGN32 tst);
     SIGN32 AVIOGBLREG2_drvwr(SIE_AVIOGBLREG2 *p, UNSG32 base, SIGN32 mem, SIGN32 tst, UNSG32 *pcmd);
       void AVIOGBLREG2_reset(SIE_AVIOGBLREG2 *p);
     SIGN32 AVIOGBLREG2_cmp  (SIE_AVIOGBLREG2 *p, SIE_AVIOGBLREG2 *pie, char *pfx, void *hLOG, SIGN32 mem, SIGN32 tst);
    #define AVIOGBLREG2_check(p,pie,pfx,hLOG) AVIOGBLREG2_cmp(p,pie,pfx,(void*)(hLOG),0,0)
    #define AVIOGBLREG2_print(p,    pfx,hLOG) AVIOGBLREG2_cmp(p,0,  pfx,(void*)(hLOG),0,0)
#endif
#ifndef h_AVIOGBLREG3
#define h_AVIOGBLREG3 (){}
    #define     RA_AVIOGBLREG3_Dummy3                          0x0000
    typedef struct SIE_AVIOGBLREG3 {
              SIE_Dummy3Reg                                    ie_Dummy3[2048];
    } SIE_AVIOGBLREG3;
     SIGN32 AVIOGBLREG3_drvrd(SIE_AVIOGBLREG3 *p, UNSG32 base, SIGN32 mem, SIGN32 tst);
     SIGN32 AVIOGBLREG3_drvwr(SIE_AVIOGBLREG3 *p, UNSG32 base, SIGN32 mem, SIGN32 tst, UNSG32 *pcmd);
       void AVIOGBLREG3_reset(SIE_AVIOGBLREG3 *p);
     SIGN32 AVIOGBLREG3_cmp  (SIE_AVIOGBLREG3 *p, SIE_AVIOGBLREG3 *pie, char *pfx, void *hLOG, SIGN32 mem, SIGN32 tst);
    #define AVIOGBLREG3_check(p,pie,pfx,hLOG) AVIOGBLREG3_cmp(p,pie,pfx,(void*)(hLOG),0,0)
    #define AVIOGBLREG3_print(p,    pfx,hLOG) AVIOGBLREG3_cmp(p,0,  pfx,(void*)(hLOG),0,0)
#endif
#ifndef h_APLL_WRAP
#define h_APLL_WRAP (){}
    #define     RA_APLL_WRAP_APLL_CTRL                         0x0000
    #define        APLL_WRAP_APLL_CTRL_clkSel_d2                            0x1
    #define        APLL_WRAP_APLL_CTRL_clkSel_d4                            0x2
    #define        APLL_WRAP_APLL_CTRL_clkSel_d6                            0x3
    #define        APLL_WRAP_APLL_CTRL_clkSel_d8                            0x4
    #define        APLL_WRAP_APLL_CTRL_clkSel_d12                           0x5
    #define     RA_APLL_WRAP_APLL                              0x0004
    typedef struct SIE_APLL_WRAP {
    #define     w32APLL_WRAP_APLL_CTRL                         {\
            UNSG32 uAPLL_CTRL_clkSwitch                        :  1;\
            UNSG32 uAPLL_CTRL_clkD3Switch                      :  1;\
            UNSG32 uAPLL_CTRL_clkSel                           :  3;\
            UNSG32 uAPLL_CTRL_clkEn                            :  1;\
            UNSG32 uAPLL_CTRL_I2S_BCLKI_SEL                    :  2;\
            UNSG32 uAPLL_CTRL_clk_sel0                         :  2;\
            UNSG32 uAPLL_CTRL_clk_sel1                         :  1;\
            UNSG32 uAPLL_CTRL_clkOut_sel                       :  1;\
            UNSG32 RSVDx0_b12                                  : 20;\
          }
    union { UNSG32 u32APLL_WRAP_APLL_CTRL;
            struct w32APLL_WRAP_APLL_CTRL;
          };
              SIE_abipll                                       ie_APLL;
    } SIE_APLL_WRAP;
    typedef union  T32APLL_WRAP_APLL_CTRL
          { UNSG32 u32;
            struct w32APLL_WRAP_APLL_CTRL;
                 } T32APLL_WRAP_APLL_CTRL;
    typedef union  TAPLL_WRAP_APLL_CTRL
          { UNSG32 u32[1];
            struct {
            struct w32APLL_WRAP_APLL_CTRL;
                   };
                 } TAPLL_WRAP_APLL_CTRL;
     SIGN32 APLL_WRAP_drvrd(SIE_APLL_WRAP *p, UNSG32 base, SIGN32 mem, SIGN32 tst);
     SIGN32 APLL_WRAP_drvwr(SIE_APLL_WRAP *p, UNSG32 base, SIGN32 mem, SIGN32 tst, UNSG32 *pcmd);
       void APLL_WRAP_reset(SIE_APLL_WRAP *p);
     SIGN32 APLL_WRAP_cmp  (SIE_APLL_WRAP *p, SIE_APLL_WRAP *pie, char *pfx, void *hLOG, SIGN32 mem, SIGN32 tst);
    #define APLL_WRAP_check(p,pie,pfx,hLOG) APLL_WRAP_cmp(p,pie,pfx,(void*)(hLOG),0,0)
    #define APLL_WRAP_print(p,    pfx,hLOG) APLL_WRAP_cmp(p,0,  pfx,(void*)(hLOG),0,0)
#endif
#ifndef h_VPLL_WRAP
#define h_VPLL_WRAP (){}
    #define     RA_VPLL_WRAP_VPLL_CTRL                         0x0000
    #define        VPLL_WRAP_VPLL_CTRL_clkOSel_d2                           0x1
    #define        VPLL_WRAP_VPLL_CTRL_clkOSel_d4                           0x2
    #define        VPLL_WRAP_VPLL_CTRL_clkOSel_d6                           0x3
    #define        VPLL_WRAP_VPLL_CTRL_clkOSel_d8                           0x4
    #define        VPLL_WRAP_VPLL_CTRL_clkOSel_d12                          0x5
    #define        VPLL_WRAP_VPLL_CTRL_clkO1Sel_d2                          0x1
    #define        VPLL_WRAP_VPLL_CTRL_clkO1Sel_d4                          0x2
    #define        VPLL_WRAP_VPLL_CTRL_clkO1Sel_d6                          0x3
    #define        VPLL_WRAP_VPLL_CTRL_clkO1Sel_d8                          0x4
    #define        VPLL_WRAP_VPLL_CTRL_clkO1Sel_d12                         0x5
    #define     RA_VPLL_WRAP_VPLL                              0x0004
    typedef struct SIE_VPLL_WRAP {
    #define     w32VPLL_WRAP_VPLL_CTRL                         {\
            UNSG32 uVPLL_CTRL_clkOSwitch                       :  1;\
            UNSG32 uVPLL_CTRL_clkOD3Switch                     :  1;\
            UNSG32 uVPLL_CTRL_clkOSel                          :  3;\
            UNSG32 uVPLL_CTRL_clkOEn                           :  1;\
            UNSG32 uVPLL_CTRL_clkO1Switch                      :  1;\
            UNSG32 uVPLL_CTRL_clkO1D3Switch                    :  1;\
            UNSG32 uVPLL_CTRL_clkO1Sel                         :  3;\
            UNSG32 uVPLL_CTRL_clkO1En                          :  1;\
            UNSG32 uVPLL_CTRL_HDMIPHYPCLK_DIV2                 :  1;\
            UNSG32 RSVDx0_b13                                  : 19;\
          }
    union { UNSG32 u32VPLL_WRAP_VPLL_CTRL;
            struct w32VPLL_WRAP_VPLL_CTRL;
          };
              SIE_abipll                                       ie_VPLL;
    } SIE_VPLL_WRAP;
    typedef union  T32VPLL_WRAP_VPLL_CTRL
          { UNSG32 u32;
            struct w32VPLL_WRAP_VPLL_CTRL;
                 } T32VPLL_WRAP_VPLL_CTRL;
    typedef union  TVPLL_WRAP_VPLL_CTRL
          { UNSG32 u32[1];
            struct {
            struct w32VPLL_WRAP_VPLL_CTRL;
                   };
                 } TVPLL_WRAP_VPLL_CTRL;
     SIGN32 VPLL_WRAP_drvrd(SIE_VPLL_WRAP *p, UNSG32 base, SIGN32 mem, SIGN32 tst);
     SIGN32 VPLL_WRAP_drvwr(SIE_VPLL_WRAP *p, UNSG32 base, SIGN32 mem, SIGN32 tst, UNSG32 *pcmd);
       void VPLL_WRAP_reset(SIE_VPLL_WRAP *p);
     SIGN32 VPLL_WRAP_cmp  (SIE_VPLL_WRAP *p, SIE_VPLL_WRAP *pie, char *pfx, void *hLOG, SIGN32 mem, SIGN32 tst);
    #define VPLL_WRAP_check(p,pie,pfx,hLOG) VPLL_WRAP_cmp(p,pie,pfx,(void*)(hLOG),0,0)
    #define VPLL_WRAP_print(p,    pfx,hLOG) VPLL_WRAP_cmp(p,0,  pfx,(void*)(hLOG),0,0)
#endif
#ifndef h_avioGbl
#define h_avioGbl (){}
    #define     RA_avioGbl_MEMMAP_MTR                          0x0000
    #define     RA_avioGbl_MEMMAP_VPPDHUB_ALM                  0x0800
    #define     RA_avioGbl_MEMMAP_MIPI                         0x2000
    #define     RA_avioGbl_VPLL_WRAP0                          0x4000
    #define     RA_avioGbl_APLL_WRAP0                          0x4024
    #define     RA_avioGbl_APLL_WRAP1                          0x4048
    #define     RA_avioGbl_VPLL_WRAP1                          0x406C
    #define     RA_avioGbl_AVIO_debug_ctrl                     0x4090
    #define     RA_avioGbl_DPHYTX                              0x4094
    #define     RA_avioGbl_SRAMPWR                             0x40DC
    #define     RA_avioGbl_SRAMRWTC                            0x40E0
    #define     RA_avioGbl_AVPLLA_CLK_EN                       0x40EC
    #define     RA_avioGbl_VCLK0_CTRL                          0x40F0
    #define     RA_avioGbl_VCLK1_CTRL                          0x40F4
    #define     RA_avioGbl_VCLK2_CTRL                          0x40F8
    #define     RA_avioGbl_DRM_VCLK_CTRL                       0x40FC
    #define        avioGbl_DRM_VCLK_CTRL_clkSel_d2                          0x1
    #define        avioGbl_DRM_VCLK_CTRL_clkSel_d4                          0x2
    #define        avioGbl_DRM_VCLK_CTRL_clkSel_d6                          0x3
    #define        avioGbl_DRM_VCLK_CTRL_clkSel_d8                          0x4
    #define        avioGbl_DRM_VCLK_CTRL_clkSel_d12                         0x5
    #define     RA_avioGbl_DRM_VCLK1_CTRL                      0x4100
    #define        avioGbl_DRM_VCLK1_CTRL_clkSel_d2                         0x1
    #define        avioGbl_DRM_VCLK1_CTRL_clkSel_d4                         0x2
    #define        avioGbl_DRM_VCLK1_CTRL_clkSel_d6                         0x3
    #define        avioGbl_DRM_VCLK1_CTRL_clkSel_d8                         0x4
    #define        avioGbl_DRM_VCLK1_CTRL_clkSel_d12                        0x5
    #define     RA_avioGbl_HDMIRX_VCLK_CTRL                    0x4104
    #define        avioGbl_HDMIRX_VCLK_CTRL_clkSel_d2                       0x1
    #define        avioGbl_HDMIRX_VCLK_CTRL_clkSel_d4                       0x2
    #define        avioGbl_HDMIRX_VCLK_CTRL_clkSel_d6                       0x3
    #define        avioGbl_HDMIRX_VCLK_CTRL_clkSel_d8                       0x4
    #define        avioGbl_HDMIRX_VCLK_CTRL_clkSel_d12                      0x5
    #define     RA_avioGbl_SWRST_CTRL                          0x4108
    #define     RA_avioGbl_HDMI_CLK_EN                         0x410C
    #define     RA_avioGbl_Vx1_CLK_EN                          0x4110
    #define     RA_avioGbl_VIPPIPECLK_CTRL                     0x4114
    #define     RA_avioGbl_DHUB64_CTRL                         0x4118
    #define     RA_avioGbl_AIO_CTRL                            0x411C
    #define     RA_avioGbl_CTRL                                0x4120
    #define     RA_avioGbl_CTRL0                               0x4124
    #define     RA_avioGbl_CTRL1                               0x4128
    #define     RA_avioGbl_BLANK_CG                            0x412C
    #define     RA_avioGbl_BLANK_CG1                           0x4130
    #define     RA_avioGbl_MIPI_CTRL                           0x4134
    #define     RA_avioGbl_AVPLL_CTRL0                         0x4138
    #define     RA_avioGbl_AXBAR_CTRL                          0x413C
    #define     RA_avioGbl_AVPLL_CTRL1                         0x4140
    #define        avioGbl_AVPLL_CTRL1_clkSel0_600_d2                       0x1
    #define        avioGbl_AVPLL_CTRL1_clkSel0_600_d4                       0x2
    #define        avioGbl_AVPLL_CTRL1_clkSel0_600_d6                       0x3
    #define        avioGbl_AVPLL_CTRL1_clkSel0_600_d8                       0x4
    #define        avioGbl_AVPLL_CTRL1_clkSel0_600_d12                      0x5
    #define        avioGbl_AVPLL_CTRL1_clkSel1_600_d2                       0x1
    #define        avioGbl_AVPLL_CTRL1_clkSel1_600_d4                       0x2
    #define        avioGbl_AVPLL_CTRL1_clkSel1_600_d6                       0x3
    #define        avioGbl_AVPLL_CTRL1_clkSel1_600_d8                       0x4
    #define        avioGbl_AVPLL_CTRL1_clkSel1_600_d12                      0x5
    #define        avioGbl_AVPLL_CTRL1_clkSel2_600_d2                       0x1
    #define        avioGbl_AVPLL_CTRL1_clkSel2_600_d4                       0x2
    #define        avioGbl_AVPLL_CTRL1_clkSel2_600_d6                       0x3
    #define        avioGbl_AVPLL_CTRL1_clkSel2_600_d8                       0x4
    #define        avioGbl_AVPLL_CTRL1_clkSel2_600_d12                      0x5
    #define        avioGbl_AVPLL_CTRL1_clkSel_40_d2                         0x1
    #define        avioGbl_AVPLL_CTRL1_clkSel_40_d4                         0x2
    #define        avioGbl_AVPLL_CTRL1_clkSel_40_d6                         0x3
    #define        avioGbl_AVPLL_CTRL1_clkSel_40_d8                         0x4
    #define        avioGbl_AVPLL_CTRL1_clkSel_40_d12                        0x5
    #define     RA_avioGbl_AVPLL_CTRL2                         0x4144
    #define        avioGbl_AVPLL_CTRL2_clkSel0_300_d2                       0x1
    #define        avioGbl_AVPLL_CTRL2_clkSel0_300_d4                       0x2
    #define        avioGbl_AVPLL_CTRL2_clkSel0_300_d6                       0x3
    #define        avioGbl_AVPLL_CTRL2_clkSel0_300_d8                       0x4
    #define        avioGbl_AVPLL_CTRL2_clkSel0_300_d12                      0x5
    #define        avioGbl_AVPLL_CTRL2_clkSel1_300_d2                       0x1
    #define        avioGbl_AVPLL_CTRL2_clkSel1_300_d4                       0x2
    #define        avioGbl_AVPLL_CTRL2_clkSel1_300_d6                       0x3
    #define        avioGbl_AVPLL_CTRL2_clkSel1_300_d8                       0x4
    #define        avioGbl_AVPLL_CTRL2_clkSel1_300_d12                      0x5
    #define        avioGbl_AVPLL_CTRL2_clkSel2_300_d2                       0x1
    #define        avioGbl_AVPLL_CTRL2_clkSel2_300_d4                       0x2
    #define        avioGbl_AVPLL_CTRL2_clkSel2_300_d6                       0x3
    #define        avioGbl_AVPLL_CTRL2_clkSel2_300_d8                       0x4
    #define        avioGbl_AVPLL_CTRL2_clkSel2_300_d12                      0x5
    #define        avioGbl_AVPLL_CTRL2_clkSel_450_d2                        0x1
    #define        avioGbl_AVPLL_CTRL2_clkSel_450_d4                        0x2
    #define        avioGbl_AVPLL_CTRL2_clkSel_450_d6                        0x3
    #define        avioGbl_AVPLL_CTRL2_clkSel_450_d8                        0x4
    #define        avioGbl_AVPLL_CTRL2_clkSel_450_d12                       0x5
    #define     RA_avioGbl_AVPLL_CTRL3                         0x4148
    #define        avioGbl_AVPLL_CTRL3_clkSel0_100_d2                       0x1
    #define        avioGbl_AVPLL_CTRL3_clkSel0_100_d4                       0x2
    #define        avioGbl_AVPLL_CTRL3_clkSel0_100_d6                       0x3
    #define        avioGbl_AVPLL_CTRL3_clkSel0_100_d8                       0x4
    #define        avioGbl_AVPLL_CTRL3_clkSel0_100_d12                      0x5
    #define        avioGbl_AVPLL_CTRL3_clkSel1_100_d2                       0x1
    #define        avioGbl_AVPLL_CTRL3_clkSel1_100_d4                       0x2
    #define        avioGbl_AVPLL_CTRL3_clkSel1_100_d6                       0x3
    #define        avioGbl_AVPLL_CTRL3_clkSel1_100_d8                       0x4
    #define        avioGbl_AVPLL_CTRL3_clkSel1_100_d12                      0x5
    #define        avioGbl_AVPLL_CTRL3_clkSel_340_d2                        0x1
    #define        avioGbl_AVPLL_CTRL3_clkSel_340_d4                        0x2
    #define        avioGbl_AVPLL_CTRL3_clkSel_340_d6                        0x3
    #define        avioGbl_AVPLL_CTRL3_clkSel_340_d8                        0x4
    #define        avioGbl_AVPLL_CTRL3_clkSel_340_d12                       0x5
    #define        avioGbl_AVPLL_CTRL3_clkSel_170_d2                        0x1
    #define        avioGbl_AVPLL_CTRL3_clkSel_170_d4                        0x2
    #define        avioGbl_AVPLL_CTRL3_clkSel_170_d6                        0x3
    #define        avioGbl_AVPLL_CTRL3_clkSel_170_d8                        0x4
    #define        avioGbl_AVPLL_CTRL3_clkSel_170_d12                       0x5
    #define     RA_avioGbl_AVPLL_CTRL4                         0x414C
    #define        avioGbl_AVPLL_CTRL4_clkSel_50_d2                         0x1
    #define        avioGbl_AVPLL_CTRL4_clkSel_50_d4                         0x2
    #define        avioGbl_AVPLL_CTRL4_clkSel_50_d6                         0x3
    #define        avioGbl_AVPLL_CTRL4_clkSel_50_d8                         0x4
    #define        avioGbl_AVPLL_CTRL4_clkSel_50_d12                        0x5
    #define        avioGbl_AVPLL_CTRL4_clkSel_200_d2                        0x1
    #define        avioGbl_AVPLL_CTRL4_clkSel_200_d4                        0x2
    #define        avioGbl_AVPLL_CTRL4_clkSel_200_d6                        0x3
    #define        avioGbl_AVPLL_CTRL4_clkSel_200_d8                        0x4
    #define        avioGbl_AVPLL_CTRL4_clkSel_200_d12                       0x5
    #define        avioGbl_AVPLL_CTRL4_clkSel_1000_d2                       0x1
    #define        avioGbl_AVPLL_CTRL4_clkSel_1000_d4                       0x2
    #define        avioGbl_AVPLL_CTRL4_clkSel_1000_d6                       0x3
    #define        avioGbl_AVPLL_CTRL4_clkSel_1000_d8                       0x4
    #define        avioGbl_AVPLL_CTRL4_clkSel_1000_d12                      0x5
    #define        avioGbl_AVPLL_CTRL4_clkSel_250_d2                        0x1
    #define        avioGbl_AVPLL_CTRL4_clkSel_250_d4                        0x2
    #define        avioGbl_AVPLL_CTRL4_clkSel_250_d6                        0x3
    #define        avioGbl_AVPLL_CTRL4_clkSel_250_d8                        0x4
    #define        avioGbl_AVPLL_CTRL4_clkSel_250_d12                       0x5
    #define     RA_avioGbl_AVPLL_CTRL5                         0x4150
    #define        avioGbl_AVPLL_CTRL5_clkSel_700_d2                        0x1
    #define        avioGbl_AVPLL_CTRL5_clkSel_700_d4                        0x2
    #define        avioGbl_AVPLL_CTRL5_clkSel_700_d6                        0x3
    #define        avioGbl_AVPLL_CTRL5_clkSel_700_d8                        0x4
    #define        avioGbl_AVPLL_CTRL5_clkSel_700_d12                       0x5
    #define     RA_avioGbl_AVPLL_CTRL6                         0x4154
    #define        avioGbl_AVPLL_CTRL6_clkSel_d2                            0x1
    #define        avioGbl_AVPLL_CTRL6_clkSel_d4                            0x2
    #define        avioGbl_AVPLL_CTRL6_clkSel_d6                            0x3
    #define        avioGbl_AVPLL_CTRL6_clkSel_d8                            0x4
    #define        avioGbl_AVPLL_CTRL6_clkSel_d12                           0x5
    #define     RA_avioGbl_VPP128bDHUB_SRAMPWR                 0x4158
    #define     RA_avioGbl_AIO64bDHUB_SRAMPWR                  0x415C
    #define     RA_avioGbl_ALM_SRAMPWR                         0x4160
    #define     RA_avioGbl_MTR_SRAMPWR                         0x4164
    #define     RA_avioGbl_MIPI_SRAMPWR                        0x4168
    typedef struct SIE_avioGbl {
              SIE_AVIOGBLREG1                                  ie_MEMMAP_MTR;
              SIE_AVIOGBLREG2                                  ie_MEMMAP_VPPDHUB_ALM;
             UNSG8 RSVDx1000                                   [4096];
              SIE_AVIOGBLREG3                                  ie_MEMMAP_MIPI;
              SIE_VPLL_WRAP                                    ie_VPLL_WRAP0;
              SIE_APLL_WRAP                                    ie_APLL_WRAP0;
              SIE_APLL_WRAP                                    ie_APLL_WRAP1;
              SIE_VPLL_WRAP                                    ie_VPLL_WRAP1;
              SIE_AVIO_debug_ctrl                              ie_AVIO_debug_ctrl;
              SIE_DPHYTX                                       ie_DPHYTX;
              SIE_SRAMPWR                                      ie_SRAMPWR;
              SIE_SRAMRWTC                                     ie_SRAMRWTC;
    #define     w32avioGbl_AVPLLA_CLK_EN                       {\
            UNSG32 uAVPLLA_CLK_EN_ctrl                         :  8;\
            UNSG32 uAVPLLA_CLK_EN_dbg_mux_sel                  :  1;\
            UNSG32 RSVDx40EC_b9                                : 23;\
          }
    union { UNSG32 u32avioGbl_AVPLLA_CLK_EN;
            struct w32avioGbl_AVPLLA_CLK_EN;
          };
    #define     w32avioGbl_VCLK0_CTRL                          {\
            UNSG32 uVCLK0_CTRL_extClkSel                       :  1;\
            UNSG32 RSVDx40F0_b1                                : 31;\
          }
    union { UNSG32 u32avioGbl_VCLK0_CTRL;
            struct w32avioGbl_VCLK0_CTRL;
          };
    #define     w32avioGbl_VCLK1_CTRL                          {\
            UNSG32 uVCLK1_CTRL_extClkSel                       :  1;\
            UNSG32 uVCLK1_CTRL_pllSel                          :  1;\
            UNSG32 RSVDx40F4_b2                                : 30;\
          }
    union { UNSG32 u32avioGbl_VCLK1_CTRL;
            struct w32avioGbl_VCLK1_CTRL;
          };
    #define     w32avioGbl_VCLK2_CTRL                          {\
            UNSG32 uVCLK2_CTRL_extClkSel                       :  1;\
            UNSG32 uVCLK2_CTRL_pllSel                          :  1;\
            UNSG32 RSVDx40F8_b2                                : 30;\
          }
    union { UNSG32 u32avioGbl_VCLK2_CTRL;
            struct w32avioGbl_VCLK2_CTRL;
          };
    #define     w32avioGbl_DRM_VCLK_CTRL                       {\
            UNSG32 uDRM_VCLK_CTRL_clkSwitch                    :  1;\
            UNSG32 uDRM_VCLK_CTRL_clkD3Switch                  :  1;\
            UNSG32 uDRM_VCLK_CTRL_clkSel                       :  3;\
            UNSG32 uDRM_VCLK_CTRL_clkEn                        :  1;\
            UNSG32 RSVDx40FC_b6                                : 26;\
          }
    union { UNSG32 u32avioGbl_DRM_VCLK_CTRL;
            struct w32avioGbl_DRM_VCLK_CTRL;
          };
    #define     w32avioGbl_DRM_VCLK1_CTRL                      {\
            UNSG32 uDRM_VCLK1_CTRL_clkSwitch                   :  1;\
            UNSG32 uDRM_VCLK1_CTRL_clkD3Switch                 :  1;\
            UNSG32 uDRM_VCLK1_CTRL_clkSel                      :  3;\
            UNSG32 uDRM_VCLK1_CTRL_clkEn                       :  1;\
            UNSG32 RSVDx4100_b6                                : 26;\
          }
    union { UNSG32 u32avioGbl_DRM_VCLK1_CTRL;
            struct w32avioGbl_DRM_VCLK1_CTRL;
          };
    #define     w32avioGbl_HDMIRX_VCLK_CTRL                    {\
            UNSG32 uHDMIRX_VCLK_CTRL_clkSwitch                 :  1;\
            UNSG32 uHDMIRX_VCLK_CTRL_clkD3Switch               :  1;\
            UNSG32 uHDMIRX_VCLK_CTRL_clkSel                    :  3;\
            UNSG32 uHDMIRX_VCLK_CTRL_clkEn                     :  1;\
            UNSG32 RSVDx4104_b6                                : 26;\
          }
    union { UNSG32 u32avioGbl_HDMIRX_VCLK_CTRL;
            struct w32avioGbl_HDMIRX_VCLK_CTRL;
          };
    #define     w32avioGbl_SWRST_CTRL                          {\
            UNSG32 uSWRST_CTRL_vppSyncRstn                     :  1;\
            UNSG32 uSWRST_CTRL_hpiSyncRstn                     :  1;\
            UNSG32 uSWRST_CTRL_axbarSyncRstn                   :  1;\
            UNSG32 uSWRST_CTRL_biuSyncRstn                     :  1;\
            UNSG32 uSWRST_CTRL_mtrSyncRstn                     :  1;\
            UNSG32 uSWRST_CTRL_HdmiRefclkRstn                  :  1;\
            UNSG32 uSWRST_CTRL_fpllSyncRstn                    :  1;\
            UNSG32 uSWRST_CTRL_vipPipeSyncRstn                 :  1;\
            UNSG32 uSWRST_CTRL_scl1dYSbSyncRstn                :  1;\
            UNSG32 uSWRST_CTRL_scl1dUVSbSyncRstn               :  1;\
            UNSG32 uSWRST_CTRL_dpiSyncRstn                     :  1;\
            UNSG32 uSWRST_CTRL_dp2SyncRstn                     :  1;\
            UNSG32 uSWRST_CTRL_aioSyncRstn                     :  1;\
            UNSG32 RSVDx4108_b13                               : 19;\
          }
    union { UNSG32 u32avioGbl_SWRST_CTRL;
            struct w32avioGbl_SWRST_CTRL;
          };
    #define     w32avioGbl_HDMI_CLK_EN                         {\
            UNSG32 uHDMI_CLK_EN_HdmiTx                         :  1;\
            UNSG32 uHDMI_CLK_EN_Hdcp22Esm                      :  1;\
            UNSG32 uHDMI_CLK_EN_HdmiRx                         :  1;\
            UNSG32 uHDMI_CLK_EN_eARCRx                         :  1;\
            UNSG32 RSVDx410C_b4                                : 28;\
          }
    union { UNSG32 u32avioGbl_HDMI_CLK_EN;
            struct w32avioGbl_HDMI_CLK_EN;
          };
    #define     w32avioGbl_Vx1_CLK_EN                          {\
            UNSG32 uVx1_CLK_EN_Vx1                             :  1;\
            UNSG32 RSVDx4110_b1                                : 31;\
          }
    union { UNSG32 u32avioGbl_Vx1_CLK_EN;
            struct w32avioGbl_Vx1_CLK_EN;
          };
    #define     w32avioGbl_VIPPIPECLK_CTRL                     {\
            UNSG32 uVIPPIPECLK_CTRL_vipClkSel                  :  1;\
            UNSG32 RSVDx4114_b1                                : 31;\
          }
    union { UNSG32 u32avioGbl_VIPPIPECLK_CTRL;
            struct w32avioGbl_VIPPIPECLK_CTRL;
          };
    #define     w32avioGbl_DHUB64_CTRL                         {\
            UNSG32 uDHUB64_CTRL_aRCache_aio64bDhub             :  4;\
            UNSG32 uDHUB64_CTRL_aWCache_aio64bDhub             :  3;\
            UNSG32 RSVDx4118_b7                                : 25;\
          }
    union { UNSG32 u32avioGbl_DHUB64_CTRL;
            struct w32avioGbl_DHUB64_CTRL;
          };
    #define     w32avioGbl_AIO_CTRL                            {\
            UNSG32 uAIO_CTRL_I2S_MIC_sel                       :  1;\
            UNSG32 RSVDx411C_b1                                : 31;\
          }
    union { UNSG32 u32avioGbl_AIO_CTRL;
            struct w32avioGbl_AIO_CTRL;
          };
    #define     w32avioGbl_CTRL                                {\
            UNSG32 uCTRL_VPPDHUB_dyCG_en                       :  1;\
            UNSG32 uCTRL_mainpl_hdrlut_clk_en                  :  1;\
            UNSG32 uCTRL_VPPDHUB_CG_en                         :  1;\
            UNSG32 uCTRL_AIODHUB_dyCG_en                       :  1;\
            UNSG32 uCTRL_gfx1_hdrlut_clk_en                    :  1;\
            UNSG32 uCTRL_AIODHUB_CG_en                         :  1;\
            UNSG32 uCTRL_I2S1_MCLK_OEN                         :  1;\
            UNSG32 uCTRL_I2S3_BCLK_OEN                         :  1;\
            UNSG32 uCTRL_I2S3_LRCLK_OEN                        :  1;\
            UNSG32 uCTRL_BCM_FIFO_FLUSH                        :  1;\
            UNSG32 uCTRL_BCMQ_FIFO_FLUSH                       :  1;\
            UNSG32 uCTRL_gfx0_hdrlut_clk_en                    :  2;\
            UNSG32 RSVDx4120_b13                               : 19;\
          }
    union { UNSG32 u32avioGbl_CTRL;
            struct w32avioGbl_CTRL;
          };
    #define     w32avioGbl_CTRL0                               {\
            UNSG32 uCTRL0_MTR_mainClk_core_bypass              :  1;\
            UNSG32 uCTRL0_MTR_cfgClk_bypass                    :  1;\
            UNSG32 uCTRL0_ALM_cfgClk_bypass                    :  1;\
            UNSG32 uCTRL0_ALM_clk_bypass                       :  1;\
            UNSG32 uCTRL0_AXBAR_cfgClk_bypass                  :  1;\
            UNSG32 uCTRL0_VPP_cfgClk_bypass                    :  1;\
            UNSG32 uCTRL0_VPP_avioSysClk_bypass                :  1;\
            UNSG32 uCTRL0_VPP_biuVppClk_bypass                 :  1;\
            UNSG32 uCTRL0_VIP_cfgClk_bypass                    :  1;\
            UNSG32 uCTRL0_VIP_avioSysClk_bypass                :  1;\
            UNSG32 uCTRL0_VIP_biuClk_bypass                    :  1;\
            UNSG32 uCTRL0_VIP_clk_bypass                       :  1;\
            UNSG32 uCTRL0_VIP_vopsys_iclk_bypass               :  1;\
            UNSG32 uCTRL0_VIP_vppsys_iclk_bypass               :  1;\
            UNSG32 RSVDx4124_b14                               : 18;\
          }
    union { UNSG32 u32avioGbl_CTRL0;
            struct w32avioGbl_CTRL0;
          };
    #define     w32avioGbl_CTRL1                               {\
            UNSG32 uCTRL1_hburst_AXBAR                         :  3;\
            UNSG32 uCTRL1_hburst_MTR                           :  3;\
            UNSG32 uCTRL1_hburst_VPP128bDhubALM                :  3;\
            UNSG32 uCTRL1_vppTopBcm_reg                        :  1;\
            UNSG32 uCTRL1_I2S1_MCLK_OEN                        :  1;\
            UNSG32 uCTRL1_I2S3_BCLK_OEN                        :  1;\
            UNSG32 uCTRL1_I2S3_LRCLK_OEN                       :  1;\
            UNSG32 uCTRL1_PDM_CLK_OEN                          :  1;\
            UNSG32 uCTRL1_VIP_OVP_enable                       :  1;\
            UNSG32 RSVDx4128_b15                               : 17;\
          }
    union { UNSG32 u32avioGbl_CTRL1;
            struct w32avioGbl_CTRL1;
          };
    #define     w32avioGbl_BLANK_CG                            {\
            UNSG32 uBLANK_CG_cg_en                             :  1;\
            UNSG32 uBLANK_CG_vpp_cg_en                         :  1;\
            UNSG32 uBLANK_CG_ovp_cg_en                         :  1;\
            UNSG32 uBLANK_CG_ch_mask                           : 16;\
            UNSG32 uBLANK_CG_hdmirx_cg_en                      :  1;\
            UNSG32 uBLANK_CG_cnt_th                            :  8;\
            UNSG32 uBLANK_CG_gfx1_blank_cg_en_reg              :  1;\
            UNSG32 uBLANK_CG_gfx2_blank_cg_en_reg              :  1;\
            UNSG32 uBLANK_CG_vop2_blank_cg_en_reg              :  1;\
            UNSG32 uBLANK_CG_ovpScl_blank_cg_en_reg            :  1;\
          }
    union { UNSG32 u32avioGbl_BLANK_CG;
            struct w32avioGbl_BLANK_CG;
          };
    #define     w32avioGbl_BLANK_CG1                           {\
            UNSG32 uBLANK_CG_gfx0_DV_blank_cg_en_reg           :  1;\
            UNSG32 uBLANK_CG_ovpScl_blank_cg_mode              :  1;\
            UNSG32 uBLANK_CG_ovp_vpp_blank_cg_mode             :  1;\
            UNSG32 uBLANK_CG_hdmitx_en                         :  1;\
            UNSG32 uBLANK_CG_dsitx_en                          :  1;\
            UNSG32 RSVDx4130_b5                                : 27;\
          }
    union { UNSG32 u32avioGbl_BLANK_CG1;
            struct w32avioGbl_BLANK_CG1;
          };
    #define     w32avioGbl_MIPI_CTRL                           {\
            UNSG32 uMIPI_CTRL_inp_sel                          :  1;\
            UNSG32 uMIPI_CTRL_mipiClkg_en                      :  1;\
            UNSG32 uMIPI_CTRL_mipiRefClkg_en                   :  1;\
            UNSG32 uMIPI_CTRL_mipiCfgClkg_en                   :  1;\
            UNSG32 uMIPI_CTRL_mipiSysClkg_en                   :  1;\
            UNSG32 uMIPI_CTRL_dpidataen_pol                    :  1;\
            UNSG32 uMIPI_CTRL_dpivsync_pol                     :  1;\
            UNSG32 uMIPI_CTRL_dpihsync_pol                     :  1;\
            UNSG32 uMIPI_CTRL_dpishutd_pol                     :  1;\
            UNSG32 uMIPI_CTRL_dpicolorm_pol                    :  1;\
            UNSG32 uMIPI_CTRL_colormode                        :  1;\
            UNSG32 uMIPI_CTRL_shutdn                           :  1;\
            UNSG32 uMIPI_CTRL_hw_updatecfg_on                  :  1;\
            UNSG32 uMIPI_CTRL_hw_tear_effect_on                :  1;\
            UNSG32 uMIPI_CTRL_force_pll_on                     :  1;\
            UNSG32 uMIPI_CTRL_tear_request_pulse               :  1;\
            UNSG32 uMIPI_CTRL_updatecfg_pulse                  :  1;\
            UNSG32 uMIPI_CTRL_edpi_mode                        :  1;\
            UNSG32 uMIPI_CTRL_tear_sftrst                      :  1;\
            UNSG32 RSVDx4134_b19                               : 13;\
          }
    union { UNSG32 u32avioGbl_MIPI_CTRL;
            struct w32avioGbl_MIPI_CTRL;
          };
    #define     w32avioGbl_AVPLL_CTRL0                         {\
            UNSG32 uAVPLL_CTRL0_VPLL0_PD                       :  1;\
            UNSG32 uAVPLL_CTRL0_VPLL1_PD                       :  1;\
            UNSG32 uAVPLL_CTRL0_APLL0_PD                       :  1;\
            UNSG32 uAVPLL_CTRL0_APLL1_PD                       :  1;\
            UNSG32 RSVDx4138_b4                                : 28;\
          }
    union { UNSG32 u32avioGbl_AVPLL_CTRL0;
            struct w32avioGbl_AVPLL_CTRL0;
          };
    #define     w32avioGbl_AXBAR_CTRL                          {\
            UNSG32 uAXBAR_CTRL_awqos_hdcp                      :  4;\
            UNSG32 uAXBAR_CTRL_arqos_hdcp                      :  4;\
            UNSG32 uAXBAR_CTRL_awcache_hdcp                    :  4;\
            UNSG32 uAXBAR_CTRL_arcache_hdcp                    :  4;\
            UNSG32 RSVDx413C_b16                               : 16;\
          }
    union { UNSG32 u32avioGbl_AXBAR_CTRL;
            struct w32avioGbl_AXBAR_CTRL;
          };
    #define     w32avioGbl_AVPLL_CTRL1                         {\
            UNSG32 uAVPLL_CTRL1_clkPllSel0_600                 :  2;\
            UNSG32 uAVPLL_CTRL1_clkSwitch0_600                 :  1;\
            UNSG32 uAVPLL_CTRL1_clkD3Switch0_600               :  1;\
            UNSG32 uAVPLL_CTRL1_clkSel0_600                    :  3;\
            UNSG32 uAVPLL_CTRL1_clkEn0_600                     :  1;\
            UNSG32 uAVPLL_CTRL1_clkPllSel1_600                 :  2;\
            UNSG32 uAVPLL_CTRL1_clkSwitch1_600                 :  1;\
            UNSG32 uAVPLL_CTRL1_clkD3Switch1_600               :  1;\
            UNSG32 uAVPLL_CTRL1_clkSel1_600                    :  3;\
            UNSG32 uAVPLL_CTRL1_clkEn1_600                     :  1;\
            UNSG32 uAVPLL_CTRL1_clkPllSel2_600                 :  2;\
            UNSG32 uAVPLL_CTRL1_clkSwitch2_600                 :  1;\
            UNSG32 uAVPLL_CTRL1_clkD3Switch2_600               :  1;\
            UNSG32 uAVPLL_CTRL1_clkSel2_600                    :  3;\
            UNSG32 uAVPLL_CTRL1_clkEn2_600                     :  1;\
            UNSG32 uAVPLL_CTRL1_clkPllSel_40                   :  2;\
            UNSG32 uAVPLL_CTRL1_clkSwitch_40                   :  1;\
            UNSG32 uAVPLL_CTRL1_clkD3Switch_40                 :  1;\
            UNSG32 uAVPLL_CTRL1_clkSel_40                      :  3;\
            UNSG32 uAVPLL_CTRL1_clkEn_40                       :  1;\
          }
    union { UNSG32 u32avioGbl_AVPLL_CTRL1;
            struct w32avioGbl_AVPLL_CTRL1;
          };
    #define     w32avioGbl_AVPLL_CTRL2                         {\
            UNSG32 uAVPLL_CTRL2_clkPllSel0_300                 :  2;\
            UNSG32 uAVPLL_CTRL2_clkSwitch0_300                 :  1;\
            UNSG32 uAVPLL_CTRL2_clkD3Switch0_300               :  1;\
            UNSG32 uAVPLL_CTRL2_clkSel0_300                    :  3;\
            UNSG32 uAVPLL_CTRL2_clkEn0_300                     :  1;\
            UNSG32 uAVPLL_CTRL2_clkPllSel1_300                 :  2;\
            UNSG32 uAVPLL_CTRL2_clkSwitch1_300                 :  1;\
            UNSG32 uAVPLL_CTRL2_clkD3Switch1_300               :  1;\
            UNSG32 uAVPLL_CTRL2_clkSel1_300                    :  3;\
            UNSG32 uAVPLL_CTRL2_clkEn1_300                     :  1;\
            UNSG32 uAVPLL_CTRL2_clkPllSel2_300                 :  2;\
            UNSG32 uAVPLL_CTRL2_clkSwitch2_300                 :  1;\
            UNSG32 uAVPLL_CTRL2_clkD3Switch2_300               :  1;\
            UNSG32 uAVPLL_CTRL2_clkSel2_300                    :  3;\
            UNSG32 uAVPLL_CTRL2_clkEn2_300                     :  1;\
            UNSG32 uAVPLL_CTRL2_clkPllSel_450                  :  2;\
            UNSG32 uAVPLL_CTRL2_clkSwitch_450                  :  1;\
            UNSG32 uAVPLL_CTRL2_clkD3Switch_450                :  1;\
            UNSG32 uAVPLL_CTRL2_clkSel_450                     :  3;\
            UNSG32 uAVPLL_CTRL2_clkEn_450                      :  1;\
          }
    union { UNSG32 u32avioGbl_AVPLL_CTRL2;
            struct w32avioGbl_AVPLL_CTRL2;
          };
    #define     w32avioGbl_AVPLL_CTRL3                         {\
            UNSG32 uAVPLL_CTRL3_clkPllSel0_100                 :  2;\
            UNSG32 uAVPLL_CTRL3_clkSwitch0_100                 :  1;\
            UNSG32 uAVPLL_CTRL3_clkD3Switch0_100               :  1;\
            UNSG32 uAVPLL_CTRL3_clkSel0_100                    :  3;\
            UNSG32 uAVPLL_CTRL3_clkEn0_100                     :  1;\
            UNSG32 uAVPLL_CTRL3_clkPllSel1_100                 :  2;\
            UNSG32 uAVPLL_CTRL3_clkSwitch1_100                 :  1;\
            UNSG32 uAVPLL_CTRL3_clkD3Switch1_100               :  1;\
            UNSG32 uAVPLL_CTRL3_clkSel1_100                    :  3;\
            UNSG32 uAVPLL_CTRL3_clkEn1_100                     :  1;\
            UNSG32 uAVPLL_CTRL3_clkPllSel_340                  :  2;\
            UNSG32 uAVPLL_CTRL3_clkSwitch_340                  :  1;\
            UNSG32 uAVPLL_CTRL3_clkD3Switch_340                :  1;\
            UNSG32 uAVPLL_CTRL3_clkSel_340                     :  3;\
            UNSG32 uAVPLL_CTRL3_clkEn_340                      :  1;\
            UNSG32 uAVPLL_CTRL3_clkPllSel_170                  :  2;\
            UNSG32 uAVPLL_CTRL3_clkSwitch_170                  :  1;\
            UNSG32 uAVPLL_CTRL3_clkD3Switch_170                :  1;\
            UNSG32 uAVPLL_CTRL3_clkSel_170                     :  3;\
            UNSG32 uAVPLL_CTRL3_clkEn_170                      :  1;\
          }
    union { UNSG32 u32avioGbl_AVPLL_CTRL3;
            struct w32avioGbl_AVPLL_CTRL3;
          };
    #define     w32avioGbl_AVPLL_CTRL4                         {\
            UNSG32 uAVPLL_CTRL4_clkPllSel_50                   :  2;\
            UNSG32 uAVPLL_CTRL4_clkSwitch_50                   :  1;\
            UNSG32 uAVPLL_CTRL4_clkD3Switch_50                 :  1;\
            UNSG32 uAVPLL_CTRL4_clkSel_50                      :  3;\
            UNSG32 uAVPLL_CTRL4_clkEn_50                       :  1;\
            UNSG32 uAVPLL_CTRL4_clkPllSel_200                  :  2;\
            UNSG32 uAVPLL_CTRL4_clkSwitch_200                  :  1;\
            UNSG32 uAVPLL_CTRL4_clkD3Switch_200                :  1;\
            UNSG32 uAVPLL_CTRL4_clkSel_200                     :  3;\
            UNSG32 uAVPLL_CTRL4_clkEn_200                      :  1;\
            UNSG32 uAVPLL_CTRL4_clkPllSel_1000                 :  2;\
            UNSG32 uAVPLL_CTRL4_clkSwitch_1000                 :  1;\
            UNSG32 uAVPLL_CTRL4_clkD3Switch_1000               :  1;\
            UNSG32 uAVPLL_CTRL4_clkSel_1000                    :  3;\
            UNSG32 uAVPLL_CTRL4_clkEn_1000                     :  1;\
            UNSG32 uAVPLL_CTRL4_clkPllSel_250                  :  2;\
            UNSG32 uAVPLL_CTRL4_clkSwitch_250                  :  1;\
            UNSG32 uAVPLL_CTRL4_clkD3Switch_250                :  1;\
            UNSG32 uAVPLL_CTRL4_clkSel_250                     :  3;\
            UNSG32 uAVPLL_CTRL4_clkEn_250                      :  1;\
          }
    union { UNSG32 u32avioGbl_AVPLL_CTRL4;
            struct w32avioGbl_AVPLL_CTRL4;
          };
    #define     w32avioGbl_AVPLL_CTRL5                         {\
            UNSG32 uAVPLL_CTRL5_clkPllSel_700                  :  2;\
            UNSG32 uAVPLL_CTRL5_clkSwitch_700                  :  1;\
            UNSG32 uAVPLL_CTRL5_clkD3Switch_700                :  1;\
            UNSG32 uAVPLL_CTRL5_clkSel_700                     :  3;\
            UNSG32 uAVPLL_CTRL5_clkEn_700                      :  1;\
            UNSG32 RSVDx4150_b8                                : 24;\
          }
    union { UNSG32 u32avioGbl_AVPLL_CTRL5;
            struct w32avioGbl_AVPLL_CTRL5;
          };
    #define     w32avioGbl_AVPLL_CTRL6                         {\
            UNSG32 uAVPLL_CTRL6_clkPllSel                      :  2;\
            UNSG32 uAVPLL_CTRL6_clkSwitch                      :  1;\
            UNSG32 uAVPLL_CTRL6_clkD3Switch                    :  1;\
            UNSG32 uAVPLL_CTRL6_clkSel                         :  3;\
            UNSG32 uAVPLL_CTRL6_clkEn                          :  1;\
            UNSG32 RSVDx4154_b8                                : 24;\
          }
    union { UNSG32 u32avioGbl_AVPLL_CTRL6;
            struct w32avioGbl_AVPLL_CTRL6;
          };
              SIE_SRAMPWR                                      ie_VPP128bDHUB_SRAMPWR;
              SIE_SRAMPWR                                      ie_AIO64bDHUB_SRAMPWR;
              SIE_SRAMPWR                                      ie_ALM_SRAMPWR;
              SIE_SRAMPWR                                      ie_MTR_SRAMPWR;
              SIE_SRAMPWR                                      ie_MIPI_SRAMPWR;
             UNSG8 RSVDx416C                                   [7828];
    } SIE_avioGbl;
    typedef union  T32avioGbl_AVPLLA_CLK_EN
          { UNSG32 u32;
            struct w32avioGbl_AVPLLA_CLK_EN;
                 } T32avioGbl_AVPLLA_CLK_EN;
    typedef union  T32avioGbl_VCLK0_CTRL
          { UNSG32 u32;
            struct w32avioGbl_VCLK0_CTRL;
                 } T32avioGbl_VCLK0_CTRL;
    typedef union  T32avioGbl_VCLK1_CTRL
          { UNSG32 u32;
            struct w32avioGbl_VCLK1_CTRL;
                 } T32avioGbl_VCLK1_CTRL;
    typedef union  T32avioGbl_VCLK2_CTRL
          { UNSG32 u32;
            struct w32avioGbl_VCLK2_CTRL;
                 } T32avioGbl_VCLK2_CTRL;
    typedef union  T32avioGbl_DRM_VCLK_CTRL
          { UNSG32 u32;
            struct w32avioGbl_DRM_VCLK_CTRL;
                 } T32avioGbl_DRM_VCLK_CTRL;
    typedef union  T32avioGbl_DRM_VCLK1_CTRL
          { UNSG32 u32;
            struct w32avioGbl_DRM_VCLK1_CTRL;
                 } T32avioGbl_DRM_VCLK1_CTRL;
    typedef union  T32avioGbl_HDMIRX_VCLK_CTRL
          { UNSG32 u32;
            struct w32avioGbl_HDMIRX_VCLK_CTRL;
                 } T32avioGbl_HDMIRX_VCLK_CTRL;
    typedef union  T32avioGbl_SWRST_CTRL
          { UNSG32 u32;
            struct w32avioGbl_SWRST_CTRL;
                 } T32avioGbl_SWRST_CTRL;
    typedef union  T32avioGbl_HDMI_CLK_EN
          { UNSG32 u32;
            struct w32avioGbl_HDMI_CLK_EN;
                 } T32avioGbl_HDMI_CLK_EN;
    typedef union  T32avioGbl_Vx1_CLK_EN
          { UNSG32 u32;
            struct w32avioGbl_Vx1_CLK_EN;
                 } T32avioGbl_Vx1_CLK_EN;
    typedef union  T32avioGbl_VIPPIPECLK_CTRL
          { UNSG32 u32;
            struct w32avioGbl_VIPPIPECLK_CTRL;
                 } T32avioGbl_VIPPIPECLK_CTRL;
    typedef union  T32avioGbl_DHUB64_CTRL
          { UNSG32 u32;
            struct w32avioGbl_DHUB64_CTRL;
                 } T32avioGbl_DHUB64_CTRL;
    typedef union  T32avioGbl_AIO_CTRL
          { UNSG32 u32;
            struct w32avioGbl_AIO_CTRL;
                 } T32avioGbl_AIO_CTRL;
    typedef union  T32avioGbl_CTRL
          { UNSG32 u32;
            struct w32avioGbl_CTRL;
                 } T32avioGbl_CTRL;
    typedef union  T32avioGbl_CTRL0
          { UNSG32 u32;
            struct w32avioGbl_CTRL0;
                 } T32avioGbl_CTRL0;
    typedef union  T32avioGbl_CTRL1
          { UNSG32 u32;
            struct w32avioGbl_CTRL1;
                 } T32avioGbl_CTRL1;
    typedef union  T32avioGbl_BLANK_CG
          { UNSG32 u32;
            struct w32avioGbl_BLANK_CG;
                 } T32avioGbl_BLANK_CG;
    typedef union  T32avioGbl_BLANK_CG1
          { UNSG32 u32;
            struct w32avioGbl_BLANK_CG1;
                 } T32avioGbl_BLANK_CG1;
    typedef union  T32avioGbl_MIPI_CTRL
          { UNSG32 u32;
            struct w32avioGbl_MIPI_CTRL;
                 } T32avioGbl_MIPI_CTRL;
    typedef union  T32avioGbl_AVPLL_CTRL0
          { UNSG32 u32;
            struct w32avioGbl_AVPLL_CTRL0;
                 } T32avioGbl_AVPLL_CTRL0;
    typedef union  T32avioGbl_AXBAR_CTRL
          { UNSG32 u32;
            struct w32avioGbl_AXBAR_CTRL;
                 } T32avioGbl_AXBAR_CTRL;
    typedef union  T32avioGbl_AVPLL_CTRL1
          { UNSG32 u32;
            struct w32avioGbl_AVPLL_CTRL1;
                 } T32avioGbl_AVPLL_CTRL1;
    typedef union  T32avioGbl_AVPLL_CTRL2
          { UNSG32 u32;
            struct w32avioGbl_AVPLL_CTRL2;
                 } T32avioGbl_AVPLL_CTRL2;
    typedef union  T32avioGbl_AVPLL_CTRL3
          { UNSG32 u32;
            struct w32avioGbl_AVPLL_CTRL3;
                 } T32avioGbl_AVPLL_CTRL3;
    typedef union  T32avioGbl_AVPLL_CTRL4
          { UNSG32 u32;
            struct w32avioGbl_AVPLL_CTRL4;
                 } T32avioGbl_AVPLL_CTRL4;
    typedef union  T32avioGbl_AVPLL_CTRL5
          { UNSG32 u32;
            struct w32avioGbl_AVPLL_CTRL5;
                 } T32avioGbl_AVPLL_CTRL5;
    typedef union  T32avioGbl_AVPLL_CTRL6
          { UNSG32 u32;
            struct w32avioGbl_AVPLL_CTRL6;
                 } T32avioGbl_AVPLL_CTRL6;
    typedef union  TavioGbl_AVPLLA_CLK_EN
          { UNSG32 u32[1];
            struct {
            struct w32avioGbl_AVPLLA_CLK_EN;
                   };
                 } TavioGbl_AVPLLA_CLK_EN;
    typedef union  TavioGbl_VCLK0_CTRL
          { UNSG32 u32[1];
            struct {
            struct w32avioGbl_VCLK0_CTRL;
                   };
                 } TavioGbl_VCLK0_CTRL;
    typedef union  TavioGbl_VCLK1_CTRL
          { UNSG32 u32[1];
            struct {
            struct w32avioGbl_VCLK1_CTRL;
                   };
                 } TavioGbl_VCLK1_CTRL;
    typedef union  TavioGbl_VCLK2_CTRL
          { UNSG32 u32[1];
            struct {
            struct w32avioGbl_VCLK2_CTRL;
                   };
                 } TavioGbl_VCLK2_CTRL;
    typedef union  TavioGbl_DRM_VCLK_CTRL
          { UNSG32 u32[1];
            struct {
            struct w32avioGbl_DRM_VCLK_CTRL;
                   };
                 } TavioGbl_DRM_VCLK_CTRL;
    typedef union  TavioGbl_DRM_VCLK1_CTRL
          { UNSG32 u32[1];
            struct {
            struct w32avioGbl_DRM_VCLK1_CTRL;
                   };
                 } TavioGbl_DRM_VCLK1_CTRL;
    typedef union  TavioGbl_HDMIRX_VCLK_CTRL
          { UNSG32 u32[1];
            struct {
            struct w32avioGbl_HDMIRX_VCLK_CTRL;
                   };
                 } TavioGbl_HDMIRX_VCLK_CTRL;
    typedef union  TavioGbl_SWRST_CTRL
          { UNSG32 u32[1];
            struct {
            struct w32avioGbl_SWRST_CTRL;
                   };
                 } TavioGbl_SWRST_CTRL;
    typedef union  TavioGbl_HDMI_CLK_EN
          { UNSG32 u32[1];
            struct {
            struct w32avioGbl_HDMI_CLK_EN;
                   };
                 } TavioGbl_HDMI_CLK_EN;
    typedef union  TavioGbl_Vx1_CLK_EN
          { UNSG32 u32[1];
            struct {
            struct w32avioGbl_Vx1_CLK_EN;
                   };
                 } TavioGbl_Vx1_CLK_EN;
    typedef union  TavioGbl_VIPPIPECLK_CTRL
          { UNSG32 u32[1];
            struct {
            struct w32avioGbl_VIPPIPECLK_CTRL;
                   };
                 } TavioGbl_VIPPIPECLK_CTRL;
    typedef union  TavioGbl_DHUB64_CTRL
          { UNSG32 u32[1];
            struct {
            struct w32avioGbl_DHUB64_CTRL;
                   };
                 } TavioGbl_DHUB64_CTRL;
    typedef union  TavioGbl_AIO_CTRL
          { UNSG32 u32[1];
            struct {
            struct w32avioGbl_AIO_CTRL;
                   };
                 } TavioGbl_AIO_CTRL;
    typedef union  TavioGbl_CTRL
          { UNSG32 u32[1];
            struct {
            struct w32avioGbl_CTRL;
                   };
                 } TavioGbl_CTRL;
    typedef union  TavioGbl_CTRL0
          { UNSG32 u32[1];
            struct {
            struct w32avioGbl_CTRL0;
                   };
                 } TavioGbl_CTRL0;
    typedef union  TavioGbl_CTRL1
          { UNSG32 u32[1];
            struct {
            struct w32avioGbl_CTRL1;
                   };
                 } TavioGbl_CTRL1;
    typedef union  TavioGbl_BLANK_CG
          { UNSG32 u32[2];
            struct {
            struct w32avioGbl_BLANK_CG;
            struct w32avioGbl_BLANK_CG1;
                   };
                 } TavioGbl_BLANK_CG;
    typedef union  TavioGbl_MIPI_CTRL
          { UNSG32 u32[1];
            struct {
            struct w32avioGbl_MIPI_CTRL;
                   };
                 } TavioGbl_MIPI_CTRL;
    typedef union  TavioGbl_AVPLL_CTRL0
          { UNSG32 u32[1];
            struct {
            struct w32avioGbl_AVPLL_CTRL0;
                   };
                 } TavioGbl_AVPLL_CTRL0;
    typedef union  TavioGbl_AXBAR_CTRL
          { UNSG32 u32[1];
            struct {
            struct w32avioGbl_AXBAR_CTRL;
                   };
                 } TavioGbl_AXBAR_CTRL;
    typedef union  TavioGbl_AVPLL_CTRL1
          { UNSG32 u32[1];
            struct {
            struct w32avioGbl_AVPLL_CTRL1;
                   };
                 } TavioGbl_AVPLL_CTRL1;
    typedef union  TavioGbl_AVPLL_CTRL2
          { UNSG32 u32[1];
            struct {
            struct w32avioGbl_AVPLL_CTRL2;
                   };
                 } TavioGbl_AVPLL_CTRL2;
    typedef union  TavioGbl_AVPLL_CTRL3
          { UNSG32 u32[1];
            struct {
            struct w32avioGbl_AVPLL_CTRL3;
                   };
                 } TavioGbl_AVPLL_CTRL3;
    typedef union  TavioGbl_AVPLL_CTRL4
          { UNSG32 u32[1];
            struct {
            struct w32avioGbl_AVPLL_CTRL4;
                   };
                 } TavioGbl_AVPLL_CTRL4;
    typedef union  TavioGbl_AVPLL_CTRL5
          { UNSG32 u32[1];
            struct {
            struct w32avioGbl_AVPLL_CTRL5;
                   };
                 } TavioGbl_AVPLL_CTRL5;
    typedef union  TavioGbl_AVPLL_CTRL6
          { UNSG32 u32[1];
            struct {
            struct w32avioGbl_AVPLL_CTRL6;
                   };
                 } TavioGbl_AVPLL_CTRL6;
     SIGN32 avioGbl_drvrd(SIE_avioGbl *p, UNSG32 base, SIGN32 mem, SIGN32 tst);
     SIGN32 avioGbl_drvwr(SIE_avioGbl *p, UNSG32 base, SIGN32 mem, SIGN32 tst, UNSG32 *pcmd);
       void avioGbl_reset(SIE_avioGbl *p);
     SIGN32 avioGbl_cmp  (SIE_avioGbl *p, SIE_avioGbl *pie, char *pfx, void *hLOG, SIGN32 mem, SIGN32 tst);
    #define avioGbl_check(p,pie,pfx,hLOG) avioGbl_cmp(p,pie,pfx,(void*)(hLOG),0,0)
    #define avioGbl_print(p,    pfx,hLOG) avioGbl_cmp(p,0,  pfx,(void*)(hLOG),0,0)
#endif
#ifdef __cplusplus
  }
#endif
#pragma  pack()
#endif
