<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: dwsms_buf</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_dwsms_buf'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_dwsms_buf')">dwsms_buf</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod765.html#Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9.3_Work/mem/dwsms_stdlib.sv')">/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9.3_Work/mem/dwsms_stdlib.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod765_1.html#inst_tag_34084"  onclick="showContent('inst_tag_34084')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_met.U_ae350_cpu_subsystem_proc_1_selchain_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_1.html#inst_tag_34084_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_1.html#inst_tag_34085"  onclick="showContent('inst_tag_34085')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_met.U_ae350_cpu_subsystem_proc_1_fail_sms_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_1.html#inst_tag_34085_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_1.html#inst_tag_34087"  onclick="showContent('inst_tag_34087')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_met.U_ae350_cpu_subsystem_proc_1_exec_flag_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_1.html#inst_tag_34087_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_1.html#inst_tag_34088"  onclick="showContent('inst_tag_34088')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_met.U_ae350_cpu_subsystem_proc_1_sone_error_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_1.html#inst_tag_34088_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_1.html#inst_tag_34089"  onclick="showContent('inst_tag_34089')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_met.U_ae350_cpu_subsystem_proc_1_minstr_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_1.html#inst_tag_34089_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_1.html#inst_tag_34090"  onclick="showContent('inst_tag_34090')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_clk_ctrl.U_ae350_cpu_subsystem_proc_1_slow_sel_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_1.html#inst_tag_34090_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_1.html#inst_tag_34091"  onclick="showContent('inst_tag_34091')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_clk_ctrl.U_ae350_cpu_subsystem_proc_1_clk_sel_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_1.html#inst_tag_34091_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_1.html#inst_tag_34092"  onclick="showContent('inst_tag_34092')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_clk_ctrl.U_ae350_cpu_subsystem_proc_1_clk_dis_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_1.html#inst_tag_34092_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_1.html#inst_tag_34093"  onclick="showContent('inst_tag_34093')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_ctrl.U_ae350_cpu_subsystem_proc_1_prid_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_1.html#inst_tag_34093_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_1.html#inst_tag_34094"  onclick="showContent('inst_tag_34094')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_ctrl.U_ae350_cpu_subsystem_proc_1_algosel_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_1.html#inst_tag_34094_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_1.html#inst_tag_34095"  onclick="showContent('inst_tag_34095')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_ctrl.U_ae350_cpu_subsystem_proc_1_fextmpr_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_1.html#inst_tag_34095_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_1.html#inst_tag_34096"  onclick="showContent('inst_tag_34096')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_ctrl.U_ae350_cpu_subsystem_proc_1_serinm_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_1.html#inst_tag_34096_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_1.html#inst_tag_34097"  onclick="showContent('inst_tag_34097')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_current_error_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_1.html#inst_tag_34097_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_1.html#inst_tag_34099"  onclick="showContent('inst_tag_34099')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_3_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_wr_si_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_1.html#inst_tag_34099_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_1.html#inst_tag_34100"  onclick="showContent('inst_tag_34100')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_3_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_wr_so_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_1.html#inst_tag_34100_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_1.html#inst_tag_34101"  onclick="showContent('inst_tag_34101')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_3_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_mpr_sel_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_1.html#inst_tag_34101_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_1.html#inst_tag_34102"  onclick="showContent('inst_tag_34102')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_3_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_wr_se_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_1.html#inst_tag_34102_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_1.html#inst_tag_34103"  onclick="showContent('inst_tag_34103')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_3_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_biste_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_1.html#inst_tag_34103_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_1.html#inst_tag_34104"  onclick="showContent('inst_tag_34104')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_3_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_sel_chain_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_1.html#inst_tag_34104_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_2.html#inst_tag_34105"  onclick="showContent('inst_tag_34105')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_3_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_rscin_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_2.html#inst_tag_34105_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_2.html#inst_tag_34106"  onclick="showContent('inst_tag_34106')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_3_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_rscen_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_2.html#inst_tag_34106_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_2.html#inst_tag_34107"  onclick="showContent('inst_tag_34107')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_3_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_rscout_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_2.html#inst_tag_34107_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_2.html#inst_tag_34108"  onclick="showContent('inst_tag_34108')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_3_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_fctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_errmask_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_2.html#inst_tag_34108_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_2.html#inst_tag_34109"  onclick="showContent('inst_tag_34109')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_3_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_fctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_wrid_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_2.html#inst_tag_34109_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_2.html#inst_tag_34110"  onclick="showContent('inst_tag_34110')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_3_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_fctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_bistepip_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_2.html#inst_tag_34110_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_2.html#inst_tag_34111"  onclick="showContent('inst_tag_34111')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_3_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_sctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_bisten_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_2.html#inst_tag_34111_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_2.html#inst_tag_34112"  onclick="showContent('inst_tag_34112')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_3_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_sctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_bistenp1_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_2.html#inst_tag_34112_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_2.html#inst_tag_34113"  onclick="showContent('inst_tag_34113')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_3_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_sctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_selchain_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_2.html#inst_tag_34113_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_2.html#inst_tag_34114"  onclick="showContent('inst_tag_34114')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_3_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_smpr.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_sel_smpr_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_2.html#inst_tag_34114_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_2.html#inst_tag_34115"  onclick="showContent('inst_tag_34115')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_3_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_smpr.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_smpr_en_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_2.html#inst_tag_34115_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_2.html#inst_tag_34116"  onclick="showContent('inst_tag_34116')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_3_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_smpr.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_T_RWM_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_2.html#inst_tag_34116_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_2.html#inst_tag_34117"  onclick="showContent('inst_tag_34117')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_3_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_rcr.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_rscbyp_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_2.html#inst_tag_34117_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_2.html#inst_tag_34119"  onclick="showContent('inst_tag_34119')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_1_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_wr_si_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_2.html#inst_tag_34119_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_2.html#inst_tag_34120"  onclick="showContent('inst_tag_34120')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_1_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_wr_so_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_2.html#inst_tag_34120_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_2.html#inst_tag_34121"  onclick="showContent('inst_tag_34121')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_1_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_mpr_sel_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_2.html#inst_tag_34121_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_2.html#inst_tag_34122"  onclick="showContent('inst_tag_34122')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_1_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_wr_se_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_2.html#inst_tag_34122_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_2.html#inst_tag_34123"  onclick="showContent('inst_tag_34123')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_1_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_biste_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_2.html#inst_tag_34123_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_2.html#inst_tag_34124"  onclick="showContent('inst_tag_34124')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_1_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_sel_chain_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_2.html#inst_tag_34124_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_2.html#inst_tag_34125"  onclick="showContent('inst_tag_34125')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_1_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_rscin_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_2.html#inst_tag_34125_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_2.html#inst_tag_34126"  onclick="showContent('inst_tag_34126')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_1_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_rscen_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_2.html#inst_tag_34126_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_2.html#inst_tag_34127"  onclick="showContent('inst_tag_34127')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_1_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_rscout_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_2.html#inst_tag_34127_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_2.html#inst_tag_34128"  onclick="showContent('inst_tag_34128')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_1_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_fctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_errmask_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_2.html#inst_tag_34128_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_2.html#inst_tag_34129"  onclick="showContent('inst_tag_34129')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_1_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_fctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_wrid_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_2.html#inst_tag_34129_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_2.html#inst_tag_34130"  onclick="showContent('inst_tag_34130')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_1_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_fctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_bistepip_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_2.html#inst_tag_34130_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_2.html#inst_tag_34131"  onclick="showContent('inst_tag_34131')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_1_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_sctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_bisten_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_2.html#inst_tag_34131_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_2.html#inst_tag_34132"  onclick="showContent('inst_tag_34132')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_1_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_sctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_bistenp1_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_2.html#inst_tag_34132_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_2.html#inst_tag_34133"  onclick="showContent('inst_tag_34133')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_1_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_sctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_selchain_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_2.html#inst_tag_34133_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_2.html#inst_tag_34134"  onclick="showContent('inst_tag_34134')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_1_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_smpr.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_sel_smpr_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_2.html#inst_tag_34134_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_2.html#inst_tag_34135"  onclick="showContent('inst_tag_34135')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_1_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_smpr.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_smpr_en_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_2.html#inst_tag_34135_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_3.html#inst_tag_34136"  onclick="showContent('inst_tag_34136')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_1_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_smpr.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_T_RWM_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_3.html#inst_tag_34136_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_3.html#inst_tag_34137"  onclick="showContent('inst_tag_34137')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_1_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_rcr.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_rscbyp_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_3.html#inst_tag_34137_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_3.html#inst_tag_34139"  onclick="showContent('inst_tag_34139')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_wr_si_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_3.html#inst_tag_34139_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_3.html#inst_tag_34140"  onclick="showContent('inst_tag_34140')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_wr_so_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_3.html#inst_tag_34140_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_3.html#inst_tag_34141"  onclick="showContent('inst_tag_34141')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_mpr_sel_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_3.html#inst_tag_34141_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_3.html#inst_tag_34142"  onclick="showContent('inst_tag_34142')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_wr_se_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_3.html#inst_tag_34142_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_3.html#inst_tag_34143"  onclick="showContent('inst_tag_34143')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_biste_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_3.html#inst_tag_34143_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_3.html#inst_tag_34144"  onclick="showContent('inst_tag_34144')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_sel_chain_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_3.html#inst_tag_34144_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_3.html#inst_tag_34145"  onclick="showContent('inst_tag_34145')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_rscin_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_3.html#inst_tag_34145_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_3.html#inst_tag_34146"  onclick="showContent('inst_tag_34146')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_rscen_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_3.html#inst_tag_34146_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_3.html#inst_tag_34147"  onclick="showContent('inst_tag_34147')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_rscout_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_3.html#inst_tag_34147_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_3.html#inst_tag_34148"  onclick="showContent('inst_tag_34148')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_fctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_errmask_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_3.html#inst_tag_34148_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_3.html#inst_tag_34149"  onclick="showContent('inst_tag_34149')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_fctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_wrid_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_3.html#inst_tag_34149_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_3.html#inst_tag_34150"  onclick="showContent('inst_tag_34150')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_fctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_bistepip_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_3.html#inst_tag_34150_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_3.html#inst_tag_34151"  onclick="showContent('inst_tag_34151')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_sctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_bisten_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_3.html#inst_tag_34151_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_3.html#inst_tag_34152"  onclick="showContent('inst_tag_34152')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_sctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_bistenp1_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_3.html#inst_tag_34152_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_3.html#inst_tag_34153"  onclick="showContent('inst_tag_34153')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_sctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_selchain_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_3.html#inst_tag_34153_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_3.html#inst_tag_34154"  onclick="showContent('inst_tag_34154')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_smpr.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_sel_smpr_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_3.html#inst_tag_34154_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_3.html#inst_tag_34155"  onclick="showContent('inst_tag_34155')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_smpr.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_smpr_en_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_3.html#inst_tag_34155_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_3.html#inst_tag_34156"  onclick="showContent('inst_tag_34156')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_smpr.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_T_RWM_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_3.html#inst_tag_34156_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_3.html#inst_tag_34157"  onclick="showContent('inst_tag_34157')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_rcr.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_rscbyp_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_3.html#inst_tag_34157_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_3.html#inst_tag_34159"  onclick="showContent('inst_tag_34159')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_4_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_wr_si_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_3.html#inst_tag_34159_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_3.html#inst_tag_34160"  onclick="showContent('inst_tag_34160')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_4_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_wr_so_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_3.html#inst_tag_34160_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_3.html#inst_tag_34161"  onclick="showContent('inst_tag_34161')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_4_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_mpr_sel_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_3.html#inst_tag_34161_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_3.html#inst_tag_34162"  onclick="showContent('inst_tag_34162')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_4_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_wr_se_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_3.html#inst_tag_34162_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_3.html#inst_tag_34163"  onclick="showContent('inst_tag_34163')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_4_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_biste_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_3.html#inst_tag_34163_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_3.html#inst_tag_34164"  onclick="showContent('inst_tag_34164')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_4_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_sel_chain_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_3.html#inst_tag_34164_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_3.html#inst_tag_34165"  onclick="showContent('inst_tag_34165')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_4_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_rscin_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_3.html#inst_tag_34165_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_3.html#inst_tag_34166"  onclick="showContent('inst_tag_34166')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_4_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_rscen_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_3.html#inst_tag_34166_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_4.html#inst_tag_34167"  onclick="showContent('inst_tag_34167')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_4_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_rscout_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_4.html#inst_tag_34167_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_4.html#inst_tag_34168"  onclick="showContent('inst_tag_34168')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_4_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_fctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_errmask_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_4.html#inst_tag_34168_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_4.html#inst_tag_34169"  onclick="showContent('inst_tag_34169')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_4_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_fctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_wrid_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_4.html#inst_tag_34169_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_4.html#inst_tag_34170"  onclick="showContent('inst_tag_34170')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_4_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_fctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_bistepip_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_4.html#inst_tag_34170_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_4.html#inst_tag_34171"  onclick="showContent('inst_tag_34171')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_4_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_sctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_bisten_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_4.html#inst_tag_34171_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_4.html#inst_tag_34172"  onclick="showContent('inst_tag_34172')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_4_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_sctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_bistenp1_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_4.html#inst_tag_34172_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_4.html#inst_tag_34173"  onclick="showContent('inst_tag_34173')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_4_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_sctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_selchain_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_4.html#inst_tag_34173_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_4.html#inst_tag_34174"  onclick="showContent('inst_tag_34174')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_4_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_smpr.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_sel_smpr_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_4.html#inst_tag_34174_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_4.html#inst_tag_34175"  onclick="showContent('inst_tag_34175')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_4_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_smpr.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_smpr_en_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_4.html#inst_tag_34175_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_4.html#inst_tag_34176"  onclick="showContent('inst_tag_34176')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_4_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_smpr.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_T_RWM_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_4.html#inst_tag_34176_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_4.html#inst_tag_34177"  onclick="showContent('inst_tag_34177')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_4_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_smpr.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_T_DLY_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_4.html#inst_tag_34177_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_4.html#inst_tag_34178"  onclick="showContent('inst_tag_34178')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_4_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_rcr.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_rscbyp_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_4.html#inst_tag_34178_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_4.html#inst_tag_34180"  onclick="showContent('inst_tag_34180')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_5_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_wr_si_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_4.html#inst_tag_34180_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_4.html#inst_tag_34181"  onclick="showContent('inst_tag_34181')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_5_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_wr_so_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_4.html#inst_tag_34181_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_4.html#inst_tag_34182"  onclick="showContent('inst_tag_34182')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_5_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_mpr_sel_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_4.html#inst_tag_34182_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_4.html#inst_tag_34183"  onclick="showContent('inst_tag_34183')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_5_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_wr_se_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_4.html#inst_tag_34183_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_4.html#inst_tag_34184"  onclick="showContent('inst_tag_34184')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_5_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_biste_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_4.html#inst_tag_34184_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_4.html#inst_tag_34185"  onclick="showContent('inst_tag_34185')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_5_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_sel_chain_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_4.html#inst_tag_34185_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_4.html#inst_tag_34186"  onclick="showContent('inst_tag_34186')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_5_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_rscin_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_4.html#inst_tag_34186_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_4.html#inst_tag_34187"  onclick="showContent('inst_tag_34187')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_5_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_rscen_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_4.html#inst_tag_34187_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_4.html#inst_tag_34188"  onclick="showContent('inst_tag_34188')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_5_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_rscout_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_4.html#inst_tag_34188_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_4.html#inst_tag_34189"  onclick="showContent('inst_tag_34189')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_5_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_fctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_errmask_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_4.html#inst_tag_34189_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_4.html#inst_tag_34190"  onclick="showContent('inst_tag_34190')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_5_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_fctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_wrid_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_4.html#inst_tag_34190_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_4.html#inst_tag_34191"  onclick="showContent('inst_tag_34191')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_5_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_fctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_bistepip_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_4.html#inst_tag_34191_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_4.html#inst_tag_34192"  onclick="showContent('inst_tag_34192')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_5_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_sctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_bisten_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_4.html#inst_tag_34192_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_4.html#inst_tag_34193"  onclick="showContent('inst_tag_34193')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_5_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_sctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_bistenp1_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_4.html#inst_tag_34193_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_4.html#inst_tag_34194"  onclick="showContent('inst_tag_34194')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_5_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_sctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_selchain_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_4.html#inst_tag_34194_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_4.html#inst_tag_34195"  onclick="showContent('inst_tag_34195')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_5_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_smpr.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_sel_smpr_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_4.html#inst_tag_34195_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_4.html#inst_tag_34196"  onclick="showContent('inst_tag_34196')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_5_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_smpr.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_smpr_en_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_4.html#inst_tag_34196_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_4.html#inst_tag_34197"  onclick="showContent('inst_tag_34197')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_5_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_smpr.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_T_RWM_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_4.html#inst_tag_34197_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_5.html#inst_tag_34198"  onclick="showContent('inst_tag_34198')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_5_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_smpr.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_T_DLY_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_5.html#inst_tag_34198_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_5.html#inst_tag_34199"  onclick="showContent('inst_tag_34199')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_5_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_rcr.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_rscbyp_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_5.html#inst_tag_34199_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_5.html#inst_tag_34200"  onclick="showContent('inst_tag_34200')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_rcr_direct.U_proc_2_wr_dm0_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_5.html#inst_tag_34200_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_5.html#inst_tag_34201"  onclick="showContent('inst_tag_34201')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_rcr_direct.U_proc_2_wr_dm1_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_5.html#inst_tag_34201_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_5.html#inst_tag_34202"  onclick="showContent('inst_tag_34202')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_rcr_direct.U_proc_2_wr_dm2_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_5.html#inst_tag_34202_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_5.html#inst_tag_34203"  onclick="showContent('inst_tag_34203')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_rcr_direct.U_proc_2_dft_gate_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_5.html#inst_tag_34203_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_5.html#inst_tag_34207"  onclick="showContent('inst_tag_34207')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_met.U_proc_2_selchain_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_5.html#inst_tag_34207_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_5.html#inst_tag_34208"  onclick="showContent('inst_tag_34208')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_met.U_proc_2_fail_sms_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_5.html#inst_tag_34208_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_5.html#inst_tag_34210"  onclick="showContent('inst_tag_34210')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_met.U_proc_2_exec_flag_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_5.html#inst_tag_34210_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_5.html#inst_tag_34211"  onclick="showContent('inst_tag_34211')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_met.U_proc_2_sone_error_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_5.html#inst_tag_34211_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_5.html#inst_tag_34212"  onclick="showContent('inst_tag_34212')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_met.U_proc_2_minstr_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_5.html#inst_tag_34212_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_5.html#inst_tag_34213"  onclick="showContent('inst_tag_34213')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_clk_ctrl.U_proc_2_slow_sel_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_5.html#inst_tag_34213_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_5.html#inst_tag_34214"  onclick="showContent('inst_tag_34214')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_clk_ctrl.U_proc_2_clk_sel_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_5.html#inst_tag_34214_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_5.html#inst_tag_34215"  onclick="showContent('inst_tag_34215')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_clk_ctrl.U_proc_2_clk_dis_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_5.html#inst_tag_34215_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_5.html#inst_tag_34216"  onclick="showContent('inst_tag_34216')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_ctrl.U_proc_2_prid_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_5.html#inst_tag_34216_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_5.html#inst_tag_34217"  onclick="showContent('inst_tag_34217')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_ctrl.U_proc_2_algosel_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_5.html#inst_tag_34217_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_5.html#inst_tag_34218"  onclick="showContent('inst_tag_34218')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_ctrl.U_proc_2_serinm_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_5.html#inst_tag_34218_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_5.html#inst_tag_34219"  onclick="showContent('inst_tag_34219')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_current_error_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_5.html#inst_tag_34219_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_5.html#inst_tag_34221"  onclick="showContent('inst_tag_34221')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_6_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_wr_si_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_5.html#inst_tag_34221_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_5.html#inst_tag_34222"  onclick="showContent('inst_tag_34222')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_6_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_wr_so_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_5.html#inst_tag_34222_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_5.html#inst_tag_34223"  onclick="showContent('inst_tag_34223')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_6_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_wr_se_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_5.html#inst_tag_34223_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_5.html#inst_tag_34224"  onclick="showContent('inst_tag_34224')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_6_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_biste_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_5.html#inst_tag_34224_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_5.html#inst_tag_34225"  onclick="showContent('inst_tag_34225')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_6_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_sel_chain_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_5.html#inst_tag_34225_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_5.html#inst_tag_34226"  onclick="showContent('inst_tag_34226')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_6_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_rscin_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_5.html#inst_tag_34226_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_5.html#inst_tag_34227"  onclick="showContent('inst_tag_34227')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_6_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_rscen_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_5.html#inst_tag_34227_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_5.html#inst_tag_34228"  onclick="showContent('inst_tag_34228')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_6_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_rscout_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_5.html#inst_tag_34228_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_6.html#inst_tag_34229"  onclick="showContent('inst_tag_34229')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_6_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_fctrl.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_errmask_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_6.html#inst_tag_34229_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_6.html#inst_tag_34230"  onclick="showContent('inst_tag_34230')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_6_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_fctrl.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_wrid_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_6.html#inst_tag_34230_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_6.html#inst_tag_34231"  onclick="showContent('inst_tag_34231')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_6_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_fctrl.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_bistepip_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_6.html#inst_tag_34231_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_6.html#inst_tag_34232"  onclick="showContent('inst_tag_34232')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_6_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_sctrl.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_bisten_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_6.html#inst_tag_34232_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_6.html#inst_tag_34233"  onclick="showContent('inst_tag_34233')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_6_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_sctrl.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_bistenp1_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_6.html#inst_tag_34233_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_6.html#inst_tag_34234"  onclick="showContent('inst_tag_34234')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_6_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_sctrl.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_selchain_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_6.html#inst_tag_34234_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_6.html#inst_tag_34235"  onclick="showContent('inst_tag_34235')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_6_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_rcr.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_rscbyp_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_6.html#inst_tag_34235_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_6.html#inst_tag_34237"  onclick="showContent('inst_tag_34237')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_SPRAM_ADMA.vl_wr_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_wr_si_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_6.html#inst_tag_34237_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_6.html#inst_tag_34238"  onclick="showContent('inst_tag_34238')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_SPRAM_ADMA.vl_wr_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_wr_so_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_6.html#inst_tag_34238_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_6.html#inst_tag_34239"  onclick="showContent('inst_tag_34239')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_SPRAM_ADMA.vl_wr_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_wr_se_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_6.html#inst_tag_34239_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_6.html#inst_tag_34240"  onclick="showContent('inst_tag_34240')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_SPRAM_ADMA.vl_wr_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_biste_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_6.html#inst_tag_34240_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_6.html#inst_tag_34241"  onclick="showContent('inst_tag_34241')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_SPRAM_ADMA.vl_wr_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_sel_chain_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_6.html#inst_tag_34241_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_6.html#inst_tag_34242"  onclick="showContent('inst_tag_34242')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_SPRAM_ADMA.vl_wr_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_rscin_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_6.html#inst_tag_34242_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_6.html#inst_tag_34243"  onclick="showContent('inst_tag_34243')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_SPRAM_ADMA.vl_wr_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_rscen_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_6.html#inst_tag_34243_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_6.html#inst_tag_34244"  onclick="showContent('inst_tag_34244')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_SPRAM_ADMA.vl_wr_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_rscout_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_6.html#inst_tag_34244_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_6.html#inst_tag_34245"  onclick="showContent('inst_tag_34245')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_SPRAM_ADMA.vl_wr_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_fctrl.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_errmask_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_6.html#inst_tag_34245_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_6.html#inst_tag_34246"  onclick="showContent('inst_tag_34246')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_SPRAM_ADMA.vl_wr_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_fctrl.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_wrid_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_6.html#inst_tag_34246_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_6.html#inst_tag_34247"  onclick="showContent('inst_tag_34247')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_SPRAM_ADMA.vl_wr_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_fctrl.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_bistepip_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_6.html#inst_tag_34247_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_6.html#inst_tag_34248"  onclick="showContent('inst_tag_34248')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_SPRAM_ADMA.vl_wr_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_sctrl.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_bisten_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_6.html#inst_tag_34248_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_6.html#inst_tag_34249"  onclick="showContent('inst_tag_34249')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_SPRAM_ADMA.vl_wr_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_sctrl.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_bistenp1_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_6.html#inst_tag_34249_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_6.html#inst_tag_34250"  onclick="showContent('inst_tag_34250')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_SPRAM_ADMA.vl_wr_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_sctrl.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_selchain_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_6.html#inst_tag_34250_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_6.html#inst_tag_34251"  onclick="showContent('inst_tag_34251')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_SPRAM_ADMA.vl_wr_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_rcr.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_rscbyp_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_6.html#inst_tag_34251_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_6.html#inst_tag_34253"  onclick="showContent('inst_tag_34253')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_1_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_wr_si_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_6.html#inst_tag_34253_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_6.html#inst_tag_34254"  onclick="showContent('inst_tag_34254')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_1_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_wr_so_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_6.html#inst_tag_34254_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_6.html#inst_tag_34255"  onclick="showContent('inst_tag_34255')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_1_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_wr_se_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_6.html#inst_tag_34255_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_6.html#inst_tag_34256"  onclick="showContent('inst_tag_34256')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_1_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_biste_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_6.html#inst_tag_34256_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_6.html#inst_tag_34257"  onclick="showContent('inst_tag_34257')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_1_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_sel_chain_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_6.html#inst_tag_34257_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_6.html#inst_tag_34258"  onclick="showContent('inst_tag_34258')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_1_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_rscin_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_6.html#inst_tag_34258_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_6.html#inst_tag_34259"  onclick="showContent('inst_tag_34259')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_1_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_rscen_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_6.html#inst_tag_34259_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_7.html#inst_tag_34260"  onclick="showContent('inst_tag_34260')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_1_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_rscout_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_7.html#inst_tag_34260_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_7.html#inst_tag_34261"  onclick="showContent('inst_tag_34261')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_1_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_fctrl.U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_errmask_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_7.html#inst_tag_34261_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_7.html#inst_tag_34262"  onclick="showContent('inst_tag_34262')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_1_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_fctrl.U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_wrid_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_7.html#inst_tag_34262_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_7.html#inst_tag_34263"  onclick="showContent('inst_tag_34263')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_1_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_fctrl.U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_bistepip_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_7.html#inst_tag_34263_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_7.html#inst_tag_34264"  onclick="showContent('inst_tag_34264')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_1_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_sctrl.U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_bisten_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_7.html#inst_tag_34264_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_7.html#inst_tag_34265"  onclick="showContent('inst_tag_34265')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_1_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_sctrl.U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_bistenp1_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_7.html#inst_tag_34265_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_7.html#inst_tag_34266"  onclick="showContent('inst_tag_34266')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_1_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_sctrl.U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_selchain_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_7.html#inst_tag_34266_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_7.html#inst_tag_34267"  onclick="showContent('inst_tag_34267')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_1_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_rcr.U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_rscbyp_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_7.html#inst_tag_34267_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_7.html#inst_tag_34268"  onclick="showContent('inst_tag_34268')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_rcr_direct.U_proc_3_wr_dm0_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_7.html#inst_tag_34268_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_7.html#inst_tag_34269"  onclick="showContent('inst_tag_34269')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_rcr_direct.U_proc_3_wr_dm1_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_7.html#inst_tag_34269_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_7.html#inst_tag_34270"  onclick="showContent('inst_tag_34270')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_rcr_direct.U_proc_3_wr_dm2_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_7.html#inst_tag_34270_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_7.html#inst_tag_34271"  onclick="showContent('inst_tag_34271')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_rcr_direct.U_proc_3_dft_gate_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_7.html#inst_tag_34271_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_7.html#inst_tag_34275"  onclick="showContent('inst_tag_34275')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_met.U_proc_3_selchain_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_7.html#inst_tag_34275_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_7.html#inst_tag_34276"  onclick="showContent('inst_tag_34276')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_met.U_proc_3_fail_sms_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_7.html#inst_tag_34276_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_7.html#inst_tag_34278"  onclick="showContent('inst_tag_34278')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_met.U_proc_3_exec_flag_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_7.html#inst_tag_34278_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_7.html#inst_tag_34279"  onclick="showContent('inst_tag_34279')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_met.U_proc_3_sone_error_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_7.html#inst_tag_34279_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_7.html#inst_tag_34280"  onclick="showContent('inst_tag_34280')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_met.U_proc_3_minstr_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_7.html#inst_tag_34280_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_7.html#inst_tag_34281"  onclick="showContent('inst_tag_34281')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_clk_ctrl.U_proc_3_slow_sel_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_7.html#inst_tag_34281_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_7.html#inst_tag_34282"  onclick="showContent('inst_tag_34282')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_clk_ctrl.U_proc_3_clk_sel_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_7.html#inst_tag_34282_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_7.html#inst_tag_34283"  onclick="showContent('inst_tag_34283')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_clk_ctrl.U_proc_3_clk_dis_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_7.html#inst_tag_34283_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_7.html#inst_tag_34284"  onclick="showContent('inst_tag_34284')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_ctrl.U_proc_3_prid_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_7.html#inst_tag_34284_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_7.html#inst_tag_34285"  onclick="showContent('inst_tag_34285')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_ctrl.U_proc_3_algosel_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_7.html#inst_tag_34285_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_7.html#inst_tag_34286"  onclick="showContent('inst_tag_34286')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_ctrl.U_proc_3_serinm_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_7.html#inst_tag_34286_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_7.html#inst_tag_34287"  onclick="showContent('inst_tag_34287')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_current_error_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_7.html#inst_tag_34287_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_7.html#inst_tag_34289"  onclick="showContent('inst_tag_34289')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_7_ctrl.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_wr_si_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_7.html#inst_tag_34289_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_7.html#inst_tag_34290"  onclick="showContent('inst_tag_34290')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_7_ctrl.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_wr_so_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_7.html#inst_tag_34290_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_8.html#inst_tag_34291"  onclick="showContent('inst_tag_34291')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_7_ctrl.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_wr_se_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_8.html#inst_tag_34291_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_8.html#inst_tag_34292"  onclick="showContent('inst_tag_34292')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_7_ctrl.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_biste_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_8.html#inst_tag_34292_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_8.html#inst_tag_34293"  onclick="showContent('inst_tag_34293')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_7_ctrl.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_sel_chain_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_8.html#inst_tag_34293_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_8.html#inst_tag_34294"  onclick="showContent('inst_tag_34294')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_7_ctrl.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_rscin_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_8.html#inst_tag_34294_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_8.html#inst_tag_34295"  onclick="showContent('inst_tag_34295')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_7_ctrl.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_rscen_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_8.html#inst_tag_34295_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_8.html#inst_tag_34296"  onclick="showContent('inst_tag_34296')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_7_ctrl.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_rscout_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_8.html#inst_tag_34296_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_8.html#inst_tag_34297"  onclick="showContent('inst_tag_34297')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_7_ctrl.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_fctrl.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_errmask_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_8.html#inst_tag_34297_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_8.html#inst_tag_34298"  onclick="showContent('inst_tag_34298')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_7_ctrl.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_fctrl.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_wrid_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_8.html#inst_tag_34298_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_8.html#inst_tag_34299"  onclick="showContent('inst_tag_34299')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_7_ctrl.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_fctrl.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_bistepip_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_8.html#inst_tag_34299_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_8.html#inst_tag_34300"  onclick="showContent('inst_tag_34300')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_7_ctrl.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_sctrl.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_bisten_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_8.html#inst_tag_34300_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_8.html#inst_tag_34301"  onclick="showContent('inst_tag_34301')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_7_ctrl.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_sctrl.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_bistenp1_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_8.html#inst_tag_34301_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_8.html#inst_tag_34302"  onclick="showContent('inst_tag_34302')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_7_ctrl.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_sctrl.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_selchain_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_8.html#inst_tag_34302_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_8.html#inst_tag_34303"  onclick="showContent('inst_tag_34303')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_7_ctrl.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_rcr.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_rscbyp_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_8.html#inst_tag_34303_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_8.html#inst_tag_34307"  onclick="showContent('inst_tag_34307')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_met.U_proc_4_selchain_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_8.html#inst_tag_34307_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_8.html#inst_tag_34308"  onclick="showContent('inst_tag_34308')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_met.U_proc_4_fail_sms_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_8.html#inst_tag_34308_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_8.html#inst_tag_34310"  onclick="showContent('inst_tag_34310')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_met.U_proc_4_exec_flag_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_8.html#inst_tag_34310_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_8.html#inst_tag_34311"  onclick="showContent('inst_tag_34311')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_met.U_proc_4_minstr_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_8.html#inst_tag_34311_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_8.html#inst_tag_34312"  onclick="showContent('inst_tag_34312')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_clk_ctrl.U_proc_4_slow_sel_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_8.html#inst_tag_34312_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_8.html#inst_tag_34313"  onclick="showContent('inst_tag_34313')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_clk_ctrl.U_proc_4_clk_sel_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_8.html#inst_tag_34313_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_8.html#inst_tag_34314"  onclick="showContent('inst_tag_34314')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_clk_ctrl.U_proc_4_clk_dis_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_8.html#inst_tag_34314_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_8.html#inst_tag_34315"  onclick="showContent('inst_tag_34315')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_ctrl.U_proc_4_prid_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_8.html#inst_tag_34315_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_8.html#inst_tag_34316"  onclick="showContent('inst_tag_34316')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_ctrl.U_proc_4_wr_dm0_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_8.html#inst_tag_34316_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_8.html#inst_tag_34317"  onclick="showContent('inst_tag_34317')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_ctrl.U_proc_4_wr_dm1_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_8.html#inst_tag_34317_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_8.html#inst_tag_34318"  onclick="showContent('inst_tag_34318')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_ctrl.U_proc_4_wr_dm2_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_8.html#inst_tag_34318_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_8.html#inst_tag_34319"  onclick="showContent('inst_tag_34319')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_ctrl.U_proc_4_dft_gate_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_8.html#inst_tag_34319_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_8.html#inst_tag_34321"  onclick="showContent('inst_tag_34321')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_wr_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_8_ctrl.U_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_wr_si_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_8.html#inst_tag_34321_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_9.html#inst_tag_34322"  onclick="showContent('inst_tag_34322')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_wr_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_8_ctrl.U_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_wr_so_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_9.html#inst_tag_34322_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_9.html#inst_tag_34323"  onclick="showContent('inst_tag_34323')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_wr_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_8_ctrl.U_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_wr_se_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_9.html#inst_tag_34323_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_9.html#inst_tag_34324"  onclick="showContent('inst_tag_34324')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_wr_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_8_ctrl.U_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_biste_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_9.html#inst_tag_34324_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_9.html#inst_tag_34325"  onclick="showContent('inst_tag_34325')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_wr_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_8_ctrl.U_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_sel_chain_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_9.html#inst_tag_34325_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_9.html#inst_tag_34326"  onclick="showContent('inst_tag_34326')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_wr_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_8_ctrl.U_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_fctrl.U_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_errmask_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_9.html#inst_tag_34326_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_9.html#inst_tag_34327"  onclick="showContent('inst_tag_34327')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_wr_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_8_ctrl.U_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_fctrl.U_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_wrid_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_9.html#inst_tag_34327_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_9.html#inst_tag_34328"  onclick="showContent('inst_tag_34328')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_wr_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_8_ctrl.U_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_sctrl.U_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_bisten_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_9.html#inst_tag_34328_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_9.html#inst_tag_34329"  onclick="showContent('inst_tag_34329')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_wr_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_8_ctrl.U_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_sctrl.U_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_bistenp1_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_9.html#inst_tag_34329_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_9.html#inst_tag_34330"  onclick="showContent('inst_tag_34330')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_wr_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_8_ctrl.U_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_sctrl.U_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_selchain_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_9.html#inst_tag_34330_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_9.html#inst_tag_34332"  onclick="showContent('inst_tag_34332')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_3_ctrl.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_wr_si_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_9.html#inst_tag_34332_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_9.html#inst_tag_34333"  onclick="showContent('inst_tag_34333')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_3_ctrl.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_wr_so_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_9.html#inst_tag_34333_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_9.html#inst_tag_34334"  onclick="showContent('inst_tag_34334')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_3_ctrl.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_wr_se_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_9.html#inst_tag_34334_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_9.html#inst_tag_34335"  onclick="showContent('inst_tag_34335')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_3_ctrl.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_biste_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_9.html#inst_tag_34335_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_9.html#inst_tag_34336"  onclick="showContent('inst_tag_34336')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_3_ctrl.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_sel_chain_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_9.html#inst_tag_34336_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_9.html#inst_tag_34337"  onclick="showContent('inst_tag_34337')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_3_ctrl.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_rscin_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_9.html#inst_tag_34337_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_9.html#inst_tag_34338"  onclick="showContent('inst_tag_34338')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_3_ctrl.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_rscen_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_9.html#inst_tag_34338_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_9.html#inst_tag_34339"  onclick="showContent('inst_tag_34339')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_3_ctrl.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_rscout_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_9.html#inst_tag_34339_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_9.html#inst_tag_34340"  onclick="showContent('inst_tag_34340')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_3_ctrl.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_fctrl.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_errmask_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_9.html#inst_tag_34340_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_9.html#inst_tag_34341"  onclick="showContent('inst_tag_34341')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_3_ctrl.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_fctrl.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_wrid_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_9.html#inst_tag_34341_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_9.html#inst_tag_34342"  onclick="showContent('inst_tag_34342')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_3_ctrl.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_fctrl.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_bistepip_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_9.html#inst_tag_34342_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_9.html#inst_tag_34343"  onclick="showContent('inst_tag_34343')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_3_ctrl.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_sctrl.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_bisten_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_9.html#inst_tag_34343_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_9.html#inst_tag_34344"  onclick="showContent('inst_tag_34344')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_3_ctrl.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_sctrl.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_bistenp1_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_9.html#inst_tag_34344_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_9.html#inst_tag_34345"  onclick="showContent('inst_tag_34345')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_3_ctrl.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_sctrl.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_selchain_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_9.html#inst_tag_34345_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_9.html#inst_tag_34346"  onclick="showContent('inst_tag_34346')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_3_ctrl.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_rcr.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_rscbyp_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_9.html#inst_tag_34346_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_9.html#inst_tag_34348"  onclick="showContent('inst_tag_34348')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_5_ctrl.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_wr_si_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_9.html#inst_tag_34348_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_9.html#inst_tag_34349"  onclick="showContent('inst_tag_34349')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_5_ctrl.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_wr_so_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_9.html#inst_tag_34349_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_9.html#inst_tag_34350"  onclick="showContent('inst_tag_34350')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_5_ctrl.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_wr_se_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_9.html#inst_tag_34350_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_9.html#inst_tag_34351"  onclick="showContent('inst_tag_34351')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_5_ctrl.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_biste_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_9.html#inst_tag_34351_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_9.html#inst_tag_34352"  onclick="showContent('inst_tag_34352')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_5_ctrl.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_sel_chain_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_9.html#inst_tag_34352_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_10.html#inst_tag_34353"  onclick="showContent('inst_tag_34353')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_5_ctrl.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_rscin_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_10.html#inst_tag_34353_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_10.html#inst_tag_34354"  onclick="showContent('inst_tag_34354')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_5_ctrl.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_rscen_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_10.html#inst_tag_34354_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_10.html#inst_tag_34355"  onclick="showContent('inst_tag_34355')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_5_ctrl.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_rscout_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_10.html#inst_tag_34355_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_10.html#inst_tag_34356"  onclick="showContent('inst_tag_34356')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_5_ctrl.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_fctrl.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_errmask_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_10.html#inst_tag_34356_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_10.html#inst_tag_34357"  onclick="showContent('inst_tag_34357')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_5_ctrl.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_fctrl.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_wrid_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_10.html#inst_tag_34357_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_10.html#inst_tag_34358"  onclick="showContent('inst_tag_34358')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_5_ctrl.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_fctrl.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_bistepip_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_10.html#inst_tag_34358_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_10.html#inst_tag_34359"  onclick="showContent('inst_tag_34359')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_5_ctrl.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_sctrl.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_bisten_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_10.html#inst_tag_34359_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_10.html#inst_tag_34360"  onclick="showContent('inst_tag_34360')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_5_ctrl.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_sctrl.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_bistenp1_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_10.html#inst_tag_34360_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_10.html#inst_tag_34361"  onclick="showContent('inst_tag_34361')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_5_ctrl.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_sctrl.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_selchain_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_10.html#inst_tag_34361_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_10.html#inst_tag_34362"  onclick="showContent('inst_tag_34362')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_5_ctrl.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_rcr.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_rscbyp_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_10.html#inst_tag_34362_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_10.html#inst_tag_34364"  onclick="showContent('inst_tag_34364')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_4_ctrl.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_wr_si_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_10.html#inst_tag_34364_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_10.html#inst_tag_34365"  onclick="showContent('inst_tag_34365')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_4_ctrl.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_wr_so_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_10.html#inst_tag_34365_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_10.html#inst_tag_34366"  onclick="showContent('inst_tag_34366')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_4_ctrl.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_wr_se_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_10.html#inst_tag_34366_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_10.html#inst_tag_34367"  onclick="showContent('inst_tag_34367')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_4_ctrl.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_biste_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_10.html#inst_tag_34367_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_10.html#inst_tag_34368"  onclick="showContent('inst_tag_34368')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_4_ctrl.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_sel_chain_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_10.html#inst_tag_34368_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_10.html#inst_tag_34369"  onclick="showContent('inst_tag_34369')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_4_ctrl.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_rscin_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_10.html#inst_tag_34369_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_10.html#inst_tag_34370"  onclick="showContent('inst_tag_34370')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_4_ctrl.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_rscen_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_10.html#inst_tag_34370_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_10.html#inst_tag_34371"  onclick="showContent('inst_tag_34371')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_4_ctrl.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_rscout_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_10.html#inst_tag_34371_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_10.html#inst_tag_34372"  onclick="showContent('inst_tag_34372')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_4_ctrl.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_fctrl.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_errmask_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_10.html#inst_tag_34372_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_10.html#inst_tag_34373"  onclick="showContent('inst_tag_34373')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_4_ctrl.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_fctrl.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_wrid_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_10.html#inst_tag_34373_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_10.html#inst_tag_34374"  onclick="showContent('inst_tag_34374')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_4_ctrl.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_fctrl.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_bistepip_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_10.html#inst_tag_34374_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_10.html#inst_tag_34375"  onclick="showContent('inst_tag_34375')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_4_ctrl.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_sctrl.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_bisten_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_10.html#inst_tag_34375_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_10.html#inst_tag_34376"  onclick="showContent('inst_tag_34376')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_4_ctrl.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_sctrl.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_bistenp1_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_10.html#inst_tag_34376_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_10.html#inst_tag_34377"  onclick="showContent('inst_tag_34377')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_4_ctrl.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_sctrl.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_selchain_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_10.html#inst_tag_34377_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_10.html#inst_tag_34378"  onclick="showContent('inst_tag_34378')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_4_ctrl.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_rcr.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_rscbyp_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_10.html#inst_tag_34378_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_10.html#inst_tag_34379"  onclick="showContent('inst_tag_34379')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_rcr_direct.U_proc_1_wr_dm0_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_10.html#inst_tag_34379_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_10.html#inst_tag_34380"  onclick="showContent('inst_tag_34380')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_rcr_direct.U_proc_1_wr_dm1_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_10.html#inst_tag_34380_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_10.html#inst_tag_34381"  onclick="showContent('inst_tag_34381')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_rcr_direct.U_proc_1_wr_dm2_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_10.html#inst_tag_34381_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_10.html#inst_tag_34382"  onclick="showContent('inst_tag_34382')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_rcr_direct.U_proc_1_dft_gate_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_10.html#inst_tag_34382_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_11.html#inst_tag_34386"  onclick="showContent('inst_tag_34386')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_met.U_proc_1_selchain_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_11.html#inst_tag_34386_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_11.html#inst_tag_34387"  onclick="showContent('inst_tag_34387')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_met.U_proc_1_fail_sms_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_11.html#inst_tag_34387_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_11.html#inst_tag_34389"  onclick="showContent('inst_tag_34389')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_met.U_proc_1_exec_flag_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_11.html#inst_tag_34389_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_11.html#inst_tag_34390"  onclick="showContent('inst_tag_34390')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_met.U_proc_1_sone_error_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_11.html#inst_tag_34390_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_11.html#inst_tag_34391"  onclick="showContent('inst_tag_34391')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_met.U_proc_1_minstr_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_11.html#inst_tag_34391_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_11.html#inst_tag_34392"  onclick="showContent('inst_tag_34392')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_clk_ctrl.U_proc_1_slow_sel_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_11.html#inst_tag_34392_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_11.html#inst_tag_34393"  onclick="showContent('inst_tag_34393')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_clk_ctrl.U_proc_1_clk_sel_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_11.html#inst_tag_34393_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_11.html#inst_tag_34394"  onclick="showContent('inst_tag_34394')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_clk_ctrl.U_proc_1_clk_dis_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_11.html#inst_tag_34394_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_11.html#inst_tag_34395"  onclick="showContent('inst_tag_34395')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_ctrl.U_proc_1_prid_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_11.html#inst_tag_34395_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_11.html#inst_tag_34396"  onclick="showContent('inst_tag_34396')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_ctrl.U_proc_1_algosel_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_11.html#inst_tag_34396_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_11.html#inst_tag_34397"  onclick="showContent('inst_tag_34397')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_ctrl.U_proc_1_serinm_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_11.html#inst_tag_34397_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_11.html#inst_tag_34398"  onclick="showContent('inst_tag_34398')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_current_error_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_11.html#inst_tag_34398_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_11.html#inst_tag_34399"  onclick="showContent('inst_tag_34399')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_srv_srv_1.U_srv_1_jpc.U_rtest_en_dwsms_SMCP_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_11.html#inst_tag_34399_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_11.html#inst_tag_34407"  onclick="showContent('inst_tag_34407')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_met.U_memss_proc_2_selchain_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_11.html#inst_tag_34407_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_11.html#inst_tag_34408"  onclick="showContent('inst_tag_34408')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_met.U_memss_proc_2_fail_sms_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_11.html#inst_tag_34408_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_11.html#inst_tag_34410"  onclick="showContent('inst_tag_34410')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_met.U_memss_proc_2_exec_flag_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_11.html#inst_tag_34410_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_11.html#inst_tag_34411"  onclick="showContent('inst_tag_34411')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_met.U_memss_proc_2_sone_error_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_11.html#inst_tag_34411_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_11.html#inst_tag_34412"  onclick="showContent('inst_tag_34412')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_met.U_memss_proc_2_minstr_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_11.html#inst_tag_34412_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_11.html#inst_tag_34413"  onclick="showContent('inst_tag_34413')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_clk_ctrl.U_memss_proc_2_slow_sel_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_11.html#inst_tag_34413_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_11.html#inst_tag_34414"  onclick="showContent('inst_tag_34414')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_clk_ctrl.U_memss_proc_2_clk_sel_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_11.html#inst_tag_34414_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_12.html#inst_tag_34415"  onclick="showContent('inst_tag_34415')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_clk_ctrl.U_memss_proc_2_clk_dis_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_12.html#inst_tag_34415_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_12.html#inst_tag_34416"  onclick="showContent('inst_tag_34416')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_ctrl.U_memss_proc_2_prid_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_12.html#inst_tag_34416_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_12.html#inst_tag_34417"  onclick="showContent('inst_tag_34417')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_ctrl.U_memss_proc_2_algosel_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_12.html#inst_tag_34417_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_12.html#inst_tag_34418"  onclick="showContent('inst_tag_34418')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_ctrl.U_memss_proc_2_fextmpr_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_12.html#inst_tag_34418_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_12.html#inst_tag_34419"  onclick="showContent('inst_tag_34419')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_ctrl.U_memss_proc_2_serinm_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_12.html#inst_tag_34419_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_12.html#inst_tag_34420"  onclick="showContent('inst_tag_34420')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_current_error_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_12.html#inst_tag_34420_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_12.html#inst_tag_34422"  onclick="showContent('inst_tag_34422')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_3_ctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_wr_si_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_12.html#inst_tag_34422_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_12.html#inst_tag_34423"  onclick="showContent('inst_tag_34423')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_3_ctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_wr_so_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_12.html#inst_tag_34423_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_12.html#inst_tag_34424"  onclick="showContent('inst_tag_34424')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_3_ctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_mpr_sel_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_12.html#inst_tag_34424_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_12.html#inst_tag_34425"  onclick="showContent('inst_tag_34425')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_3_ctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_wr_se_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_12.html#inst_tag_34425_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_12.html#inst_tag_34426"  onclick="showContent('inst_tag_34426')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_3_ctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_biste_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_12.html#inst_tag_34426_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_12.html#inst_tag_34427"  onclick="showContent('inst_tag_34427')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_3_ctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_sel_chain_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_12.html#inst_tag_34427_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_12.html#inst_tag_34428"  onclick="showContent('inst_tag_34428')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_3_ctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_rscin_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_12.html#inst_tag_34428_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_12.html#inst_tag_34429"  onclick="showContent('inst_tag_34429')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_3_ctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_rscen_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_12.html#inst_tag_34429_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_12.html#inst_tag_34430"  onclick="showContent('inst_tag_34430')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_3_ctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_rscout_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_12.html#inst_tag_34430_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_12.html#inst_tag_34431"  onclick="showContent('inst_tag_34431')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_3_ctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_fctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_errmask_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_12.html#inst_tag_34431_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_12.html#inst_tag_34432"  onclick="showContent('inst_tag_34432')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_3_ctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_fctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_wrid_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_12.html#inst_tag_34432_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_12.html#inst_tag_34433"  onclick="showContent('inst_tag_34433')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_3_ctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_fctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_bistepip_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_12.html#inst_tag_34433_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_12.html#inst_tag_34434"  onclick="showContent('inst_tag_34434')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_3_ctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_sctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_bisten_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_12.html#inst_tag_34434_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_12.html#inst_tag_34435"  onclick="showContent('inst_tag_34435')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_3_ctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_sctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_bistenp1_dwsms_fp_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_12.html#inst_tag_34435_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_12.html#inst_tag_34436"  onclick="showContent('inst_tag_34436')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_3_ctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_sctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_selchain_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_12.html#inst_tag_34436_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_12.html#inst_tag_34437"  onclick="showContent('inst_tag_34437')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_3_ctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_smpr.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_sel_smpr_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_12.html#inst_tag_34437_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_12.html#inst_tag_34438"  onclick="showContent('inst_tag_34438')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_3_ctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_smpr.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_smpr_en_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_12.html#inst_tag_34438_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_12.html#inst_tag_34439"  onclick="showContent('inst_tag_34439')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_3_ctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_smpr.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_T_RWM_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_12.html#inst_tag_34439_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_12.html#inst_tag_34440"  onclick="showContent('inst_tag_34440')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_3_ctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_smpr.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_T_DLY_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_12.html#inst_tag_34440_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_12.html#inst_tag_34441"  onclick="showContent('inst_tag_34441')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_3_ctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_rcr.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_rscbyp_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod765_12.html#inst_tag_34441_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_0.html#inst_tag_34043"  onclick="showContent('inst_tag_34043')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_ilm_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_25.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_T_DLY_smpr_capt_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_0.html#inst_tag_34043_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_0.html#inst_tag_34044"  onclick="showContent('inst_tag_34044')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_ilm_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_25.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_T_RWM_smpr_capt_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_0.html#inst_tag_34044_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_0.html#inst_tag_34045"  onclick="showContent('inst_tag_34045')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_ilm_ram1.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_25.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_T_DLY_smpr_capt_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_0.html#inst_tag_34045_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_0.html#inst_tag_34046"  onclick="showContent('inst_tag_34046')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_ilm_ram1.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_25.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_T_RWM_smpr_capt_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_0.html#inst_tag_34046_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_0.html#inst_tag_34047"  onclick="showContent('inst_tag_34047')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dlm_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_23.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_T_DLY_smpr_capt_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_0.html#inst_tag_34047_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_0.html#inst_tag_34048"  onclick="showContent('inst_tag_34048')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dlm_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_23.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_T_RWM_smpr_capt_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_0.html#inst_tag_34048_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_0.html#inst_tag_34049"  onclick="showContent('inst_tag_34049')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dlm_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_24.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_T_DLY_smpr_capt_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_0.html#inst_tag_34049_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_0.html#inst_tag_34050"  onclick="showContent('inst_tag_34050')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dlm_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_24.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_T_RWM_smpr_capt_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_0.html#inst_tag_34050_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_0.html#inst_tag_34051"  onclick="showContent('inst_tag_34051')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_tag_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_int_top_5.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_T_RWM_smpr_capt_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_0.html#inst_tag_34051_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_0.html#inst_tag_34052"  onclick="showContent('inst_tag_34052')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_T_RWM_smpr_capt_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_0.html#inst_tag_34052_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_0.html#inst_tag_34053"  onclick="showContent('inst_tag_34053')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram1.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_T_RWM_smpr_capt_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_0.html#inst_tag_34053_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_0.html#inst_tag_34054"  onclick="showContent('inst_tag_34054')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram2.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_T_RWM_smpr_capt_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_0.html#inst_tag_34054_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_0.html#inst_tag_34055"  onclick="showContent('inst_tag_34055')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram3.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_T_RWM_smpr_capt_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_0.html#inst_tag_34055_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_0.html#inst_tag_34056"  onclick="showContent('inst_tag_34056')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram4.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_T_RWM_smpr_capt_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_0.html#inst_tag_34056_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_0.html#inst_tag_34057"  onclick="showContent('inst_tag_34057')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram5.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_T_RWM_smpr_capt_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_0.html#inst_tag_34057_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_0.html#inst_tag_34058"  onclick="showContent('inst_tag_34058')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram6.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_T_RWM_smpr_capt_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_0.html#inst_tag_34058_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_0.html#inst_tag_34059"  onclick="showContent('inst_tag_34059')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram7.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_T_RWM_smpr_capt_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_0.html#inst_tag_34059_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_0.html#inst_tag_34060"  onclick="showContent('inst_tag_34060')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_tag_ram1.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_int_top_5.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_T_RWM_smpr_capt_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_0.html#inst_tag_34060_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_0.html#inst_tag_34061"  onclick="showContent('inst_tag_34061')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_tag_ram2.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_int_top_5.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_T_RWM_smpr_capt_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_0.html#inst_tag_34061_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_0.html#inst_tag_34062"  onclick="showContent('inst_tag_34062')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_tag_ram3.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_int_top_5.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_T_RWM_smpr_capt_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_0.html#inst_tag_34062_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_0.html#inst_tag_34063"  onclick="showContent('inst_tag_34063')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_tag_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_int_top_1.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_T_RWM_smpr_capt_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_0.html#inst_tag_34063_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_0.html#inst_tag_34064"  onclick="showContent('inst_tag_34064')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_data_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_int_top_19.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_T_DLY_smpr_capt_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_0.html#inst_tag_34064_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_0.html#inst_tag_34065"  onclick="showContent('inst_tag_34065')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_data_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_int_top_19.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_T_RWM_smpr_capt_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_0.html#inst_tag_34065_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_0.html#inst_tag_34066"  onclick="showContent('inst_tag_34066')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_data_ram1.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_int_top_19.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_T_DLY_smpr_capt_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_0.html#inst_tag_34066_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_0.html#inst_tag_34067"  onclick="showContent('inst_tag_34067')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_data_ram1.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_int_top_19.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_T_RWM_smpr_capt_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_0.html#inst_tag_34067_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_0.html#inst_tag_34068"  onclick="showContent('inst_tag_34068')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_data_ram2.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_int_top_19.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_T_DLY_smpr_capt_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_0.html#inst_tag_34068_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_0.html#inst_tag_34069"  onclick="showContent('inst_tag_34069')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_data_ram2.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_int_top_19.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_T_RWM_smpr_capt_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_0.html#inst_tag_34069_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_0.html#inst_tag_34070"  onclick="showContent('inst_tag_34070')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_data_ram3.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_int_top_19.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_T_DLY_smpr_capt_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_0.html#inst_tag_34070_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_0.html#inst_tag_34071"  onclick="showContent('inst_tag_34071')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_data_ram3.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_int_top_19.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_T_RWM_smpr_capt_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_0.html#inst_tag_34071_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_0.html#inst_tag_34072"  onclick="showContent('inst_tag_34072')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_tag_ram1.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_int_top_1.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_T_RWM_smpr_capt_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_0.html#inst_tag_34072_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_0.html#inst_tag_34073"  onclick="showContent('inst_tag_34073')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_tag_ram2.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_int_top_1.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_T_RWM_smpr_capt_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_0.html#inst_tag_34073_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_1.html#inst_tag_34074"  onclick="showContent('inst_tag_34074')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_tag_ram3.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_int_top_1.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_T_RWM_smpr_capt_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_1.html#inst_tag_34074_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_1.html#inst_tag_34075"  onclick="showContent('inst_tag_34075')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_btb_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_int_top_10.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_T_RWM_smpr_capt_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_1.html#inst_tag_34075_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_1.html#inst_tag_34076"  onclick="showContent('inst_tag_34076')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_btb_ram1.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_int_top_10.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_T_RWM_smpr_capt_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_1.html#inst_tag_34076_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_1.html#inst_tag_34077"  onclick="showContent('inst_tag_34077')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_rcr_direct.U_ae350_cpu_subsystem_proc_1_wr_dm0_dwsms_fp_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_1.html#inst_tag_34077_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_1.html#inst_tag_34078"  onclick="showContent('inst_tag_34078')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_rcr_direct.U_ae350_cpu_subsystem_proc_1_wr_dm1_dwsms_fp_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_1.html#inst_tag_34078_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_1.html#inst_tag_34079"  onclick="showContent('inst_tag_34079')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_rcr_direct.U_ae350_cpu_subsystem_proc_1_wr_dm2_dwsms_fp_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_1.html#inst_tag_34079_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_1.html#inst_tag_34080"  onclick="showContent('inst_tag_34080')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_rcr_direct.U_ae350_cpu_subsystem_proc_1_dft_gate_dwsms_fp_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_1.html#inst_tag_34080_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_1.html#inst_tag_34081"  onclick="showContent('inst_tag_34081')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_rst_sms_dwsms_fp_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_1.html#inst_tag_34081_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_1.html#inst_tag_34082"  onclick="showContent('inst_tag_34082')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_wrstn_sms_dwsms_fp_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_1.html#inst_tag_34082_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_1.html#inst_tag_34083"  onclick="showContent('inst_tag_34083')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_rst_sms_dwsms_rst_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_1.html#inst_tag_34083_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_1.html#inst_tag_34086"  onclick="showContent('inst_tag_34086')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_met.U_ae350_cpu_subsystem_proc_1_ready_sms_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_1.html#inst_tag_34086_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_1.html#inst_tag_34098"  onclick="showContent('inst_tag_34098')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_3_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_rst_sms_dwsms_rst_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_1.html#inst_tag_34098_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_2.html#inst_tag_34118"  onclick="showContent('inst_tag_34118')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_1_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_rst_sms_dwsms_rst_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_2.html#inst_tag_34118_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_3.html#inst_tag_34138"  onclick="showContent('inst_tag_34138')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_rst_sms_dwsms_rst_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_3.html#inst_tag_34138_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_3.html#inst_tag_34158"  onclick="showContent('inst_tag_34158')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_4_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_rst_sms_dwsms_rst_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_3.html#inst_tag_34158_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_4.html#inst_tag_34179"  onclick="showContent('inst_tag_34179')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_5_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_rst_sms_dwsms_rst_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_4.html#inst_tag_34179_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_5.html#inst_tag_34204"  onclick="showContent('inst_tag_34204')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_rst_sms_dwsms_fp_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_5.html#inst_tag_34204_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_5.html#inst_tag_34205"  onclick="showContent('inst_tag_34205')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_wrstn_sms_dwsms_fp_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_5.html#inst_tag_34205_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_5.html#inst_tag_34206"  onclick="showContent('inst_tag_34206')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_rst_sms_dwsms_rst_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_5.html#inst_tag_34206_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_5.html#inst_tag_34209"  onclick="showContent('inst_tag_34209')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_met.U_proc_2_ready_sms_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_5.html#inst_tag_34209_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_5.html#inst_tag_34220"  onclick="showContent('inst_tag_34220')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_6_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_rst_sms_dwsms_rst_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_5.html#inst_tag_34220_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_6.html#inst_tag_34236"  onclick="showContent('inst_tag_34236')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_SPRAM_ADMA.vl_wr_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_rst_sms_dwsms_rst_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_6.html#inst_tag_34236_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_6.html#inst_tag_34252"  onclick="showContent('inst_tag_34252')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_1_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_rst_sms_dwsms_rst_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_6.html#inst_tag_34252_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_7.html#inst_tag_34272"  onclick="showContent('inst_tag_34272')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_rst_sms_dwsms_fp_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_7.html#inst_tag_34272_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_7.html#inst_tag_34273"  onclick="showContent('inst_tag_34273')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_wrstn_sms_dwsms_fp_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_7.html#inst_tag_34273_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_7.html#inst_tag_34274"  onclick="showContent('inst_tag_34274')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_rst_sms_dwsms_rst_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_7.html#inst_tag_34274_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_7.html#inst_tag_34277"  onclick="showContent('inst_tag_34277')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_met.U_proc_3_ready_sms_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_7.html#inst_tag_34277_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_7.html#inst_tag_34288"  onclick="showContent('inst_tag_34288')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_7_ctrl.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_rst_sms_dwsms_rst_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_7.html#inst_tag_34288_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_8.html#inst_tag_34304"  onclick="showContent('inst_tag_34304')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_rst_sms_dwsms_fp_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_8.html#inst_tag_34304_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_8.html#inst_tag_34305"  onclick="showContent('inst_tag_34305')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_wrstn_sms_dwsms_fp_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_8.html#inst_tag_34305_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_8.html#inst_tag_34306"  onclick="showContent('inst_tag_34306')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_rst_sms_dwsms_rst_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_8.html#inst_tag_34306_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_8.html#inst_tag_34309"  onclick="showContent('inst_tag_34309')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_met.U_proc_4_ready_sms_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_8.html#inst_tag_34309_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_8.html#inst_tag_34320"  onclick="showContent('inst_tag_34320')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_wr_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_8_ctrl.U_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_rst_sms_dwsms_rst_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_8.html#inst_tag_34320_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_9.html#inst_tag_34331"  onclick="showContent('inst_tag_34331')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_3_ctrl.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_rst_sms_dwsms_rst_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_9.html#inst_tag_34331_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_9.html#inst_tag_34347"  onclick="showContent('inst_tag_34347')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_5_ctrl.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_rst_sms_dwsms_rst_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_9.html#inst_tag_34347_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_10.html#inst_tag_34363"  onclick="showContent('inst_tag_34363')">gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_4_ctrl.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_rst_sms_dwsms_rst_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_10.html#inst_tag_34363_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_10.html#inst_tag_34383"  onclick="showContent('inst_tag_34383')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_rst_sms_dwsms_fp_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_10.html#inst_tag_34383_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_11.html#inst_tag_34384"  onclick="showContent('inst_tag_34384')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_wrstn_sms_dwsms_fp_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_11.html#inst_tag_34384_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_11.html#inst_tag_34385"  onclick="showContent('inst_tag_34385')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_rst_sms_dwsms_rst_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_11.html#inst_tag_34385_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_11.html#inst_tag_34388"  onclick="showContent('inst_tag_34388')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_met.U_proc_1_ready_sms_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_11.html#inst_tag_34388_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_11.html#inst_tag_34400"  onclick="showContent('inst_tag_34400')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_rcr_direct.U_memss_proc_2_wr_dm0_dwsms_fp_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_11.html#inst_tag_34400_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_11.html#inst_tag_34401"  onclick="showContent('inst_tag_34401')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_rcr_direct.U_memss_proc_2_wr_dm1_dwsms_fp_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_11.html#inst_tag_34401_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_11.html#inst_tag_34402"  onclick="showContent('inst_tag_34402')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_rcr_direct.U_memss_proc_2_wr_dm2_dwsms_fp_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_11.html#inst_tag_34402_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_11.html#inst_tag_34403"  onclick="showContent('inst_tag_34403')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_rcr_direct.U_memss_proc_2_dft_gate_dwsms_fp_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_11.html#inst_tag_34403_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_11.html#inst_tag_34404"  onclick="showContent('inst_tag_34404')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_rst_sms_dwsms_fp_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_11.html#inst_tag_34404_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_11.html#inst_tag_34405"  onclick="showContent('inst_tag_34405')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_wrstn_sms_dwsms_fp_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_11.html#inst_tag_34405_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_11.html#inst_tag_34406"  onclick="showContent('inst_tag_34406')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_rst_sms_dwsms_rst_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_11.html#inst_tag_34406_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_11.html#inst_tag_34409"  onclick="showContent('inst_tag_34409')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_met.U_memss_proc_2_ready_sms_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_11.html#inst_tag_34409_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_12.html#inst_tag_34421"  onclick="showContent('inst_tag_34421')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_3_ctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_rst_sms_dwsms_rst_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_12.html#inst_tag_34421_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_12.html#inst_tag_34442"  onclick="showContent('inst_tag_34442')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_33.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_T_DLY_smpr_capt_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_12.html#inst_tag_34442_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_12.html#inst_tag_34443"  onclick="showContent('inst_tag_34443')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_33.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_T_RWM_smpr_capt_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_12.html#inst_tag_34443_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_12.html#inst_tag_34444"  onclick="showContent('inst_tag_34444')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_34.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_T_DLY_smpr_capt_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_12.html#inst_tag_34444_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_12.html#inst_tag_34445"  onclick="showContent('inst_tag_34445')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_34.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_T_RWM_smpr_capt_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_12.html#inst_tag_34445_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_13.html#inst_tag_34446"  onclick="showContent('inst_tag_34446')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_35.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_T_DLY_smpr_capt_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_13.html#inst_tag_34446_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_13.html#inst_tag_34447"  onclick="showContent('inst_tag_34447')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_35.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_T_RWM_smpr_capt_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_13.html#inst_tag_34447_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_13.html#inst_tag_34448"  onclick="showContent('inst_tag_34448')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_36.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_T_DLY_smpr_capt_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_13.html#inst_tag_34448_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_13.html#inst_tag_34449"  onclick="showContent('inst_tag_34449')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_36.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_T_RWM_smpr_capt_dwsms_slow_buf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod765_13.html#inst_tag_34449_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_13.html#inst_tag_34450"  onclick="showContent('inst_tag_34450')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_1_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_rst_sms_dwsms_rst_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_13.html#inst_tag_34451"  onclick="showContent('inst_tag_34451')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_1_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_wr_si_dwsms_slow_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_13.html#inst_tag_34452"  onclick="showContent('inst_tag_34452')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_1_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_wr_so_dwsms_slow_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_13.html#inst_tag_34453"  onclick="showContent('inst_tag_34453')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_1_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_wr_se_dwsms_slow_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_13.html#inst_tag_34454"  onclick="showContent('inst_tag_34454')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_1_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_biste_dwsms_slow_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_13.html#inst_tag_34455"  onclick="showContent('inst_tag_34455')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_1_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_sel_chain_dwsms_slow_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_13.html#inst_tag_34456"  onclick="showContent('inst_tag_34456')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_1_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_rscin_dwsms_slow_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_13.html#inst_tag_34457"  onclick="showContent('inst_tag_34457')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_1_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_rscen_dwsms_slow_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_13.html#inst_tag_34458"  onclick="showContent('inst_tag_34458')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_1_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_rscout_dwsms_slow_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_13.html#inst_tag_34459"  onclick="showContent('inst_tag_34459')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_1_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_fctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_errmask_dwsms_slow_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_13.html#inst_tag_34460"  onclick="showContent('inst_tag_34460')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_1_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_fctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_wrid_dwsms_slow_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_13.html#inst_tag_34461"  onclick="showContent('inst_tag_34461')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_1_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_fctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_bistepip_dwsms_slow_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_13.html#inst_tag_34462"  onclick="showContent('inst_tag_34462')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_1_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_sctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_bisten_dwsms_fp_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_13.html#inst_tag_34463"  onclick="showContent('inst_tag_34463')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_1_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_sctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_bistenp1_dwsms_fp_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_13.html#inst_tag_34464"  onclick="showContent('inst_tag_34464')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_1_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_sctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_selchain_dwsms_slow_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_13.html#inst_tag_34465"  onclick="showContent('inst_tag_34465')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_1_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_rcr.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_rscbyp_dwsms_slow_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_13.html#inst_tag_34466"  onclick="showContent('inst_tag_34466')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_2_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_rst_sms_dwsms_rst_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_13.html#inst_tag_34467"  onclick="showContent('inst_tag_34467')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_2_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_wr_si_dwsms_slow_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_13.html#inst_tag_34468"  onclick="showContent('inst_tag_34468')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_2_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_wr_so_dwsms_slow_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_13.html#inst_tag_34469"  onclick="showContent('inst_tag_34469')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_2_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_wr_se_dwsms_slow_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_13.html#inst_tag_34470"  onclick="showContent('inst_tag_34470')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_2_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_biste_dwsms_slow_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_13.html#inst_tag_34471"  onclick="showContent('inst_tag_34471')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_2_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_sel_chain_dwsms_slow_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_13.html#inst_tag_34472"  onclick="showContent('inst_tag_34472')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_2_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_rscin_dwsms_slow_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_13.html#inst_tag_34473"  onclick="showContent('inst_tag_34473')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_2_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_rscen_dwsms_slow_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_13.html#inst_tag_34474"  onclick="showContent('inst_tag_34474')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_2_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_rscout_dwsms_slow_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_13.html#inst_tag_34475"  onclick="showContent('inst_tag_34475')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_2_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_fctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_errmask_dwsms_slow_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_13.html#inst_tag_34476"  onclick="showContent('inst_tag_34476')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_2_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_fctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_wrid_dwsms_slow_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_14.html#inst_tag_34477"  onclick="showContent('inst_tag_34477')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_2_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_fctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_bistepip_dwsms_slow_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_14.html#inst_tag_34478"  onclick="showContent('inst_tag_34478')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_2_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_sctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_bisten_dwsms_fp_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_14.html#inst_tag_34479"  onclick="showContent('inst_tag_34479')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_2_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_sctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_bistenp1_dwsms_fp_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_14.html#inst_tag_34480"  onclick="showContent('inst_tag_34480')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_2_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_sctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_selchain_dwsms_slow_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_14.html#inst_tag_34481"  onclick="showContent('inst_tag_34481')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_2_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_rcr.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_rscbyp_dwsms_slow_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_14.html#inst_tag_34482"  onclick="showContent('inst_tag_34482')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_rcr_direct.U_memss_proc_1_wr_dm0_dwsms_fp_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_14.html#inst_tag_34483"  onclick="showContent('inst_tag_34483')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_rcr_direct.U_memss_proc_1_wr_dm1_dwsms_fp_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_14.html#inst_tag_34484"  onclick="showContent('inst_tag_34484')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_rcr_direct.U_memss_proc_1_wr_dm2_dwsms_fp_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_14.html#inst_tag_34485"  onclick="showContent('inst_tag_34485')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_rcr_direct.U_memss_proc_1_dft_gate_dwsms_fp_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_14.html#inst_tag_34486"  onclick="showContent('inst_tag_34486')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_rst_sms_dwsms_fp_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_14.html#inst_tag_34487"  onclick="showContent('inst_tag_34487')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_wrstn_sms_dwsms_fp_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_14.html#inst_tag_34488"  onclick="showContent('inst_tag_34488')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_rst_sms_dwsms_rst_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_14.html#inst_tag_34489"  onclick="showContent('inst_tag_34489')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_met.U_memss_proc_1_selchain_dwsms_slow_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_14.html#inst_tag_34490"  onclick="showContent('inst_tag_34490')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_met.U_memss_proc_1_fail_sms_dwsms_slow_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_14.html#inst_tag_34491"  onclick="showContent('inst_tag_34491')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_met.U_memss_proc_1_ready_sms_dwsms_slow_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_14.html#inst_tag_34492"  onclick="showContent('inst_tag_34492')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_met.U_memss_proc_1_exec_flag_dwsms_slow_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_14.html#inst_tag_34493"  onclick="showContent('inst_tag_34493')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_met.U_memss_proc_1_sone_error_dwsms_slow_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_14.html#inst_tag_34494"  onclick="showContent('inst_tag_34494')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_met.U_memss_proc_1_minstr_dwsms_slow_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_14.html#inst_tag_34495"  onclick="showContent('inst_tag_34495')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_clk_ctrl.U_memss_proc_1_slow_sel_dwsms_fp_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_14.html#inst_tag_34496"  onclick="showContent('inst_tag_34496')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_clk_ctrl.U_memss_proc_1_clk_sel_dwsms_fp_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_14.html#inst_tag_34497"  onclick="showContent('inst_tag_34497')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_clk_ctrl.U_memss_proc_1_clk_dis_dwsms_fp_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_14.html#inst_tag_34498"  onclick="showContent('inst_tag_34498')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_ctrl.U_memss_proc_1_prid_dwsms_slow_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_14.html#inst_tag_34499"  onclick="showContent('inst_tag_34499')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_ctrl.U_memss_proc_1_algosel_dwsms_slow_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_14.html#inst_tag_34500"  onclick="showContent('inst_tag_34500')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_ctrl.U_memss_proc_1_serinm_dwsms_slow_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765_14.html#inst_tag_34501"  onclick="showContent('inst_tag_34501')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_current_error_dwsms_fp_buf<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_dwsms_buf'>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="935687696"></a>
<a href="mod765.html" >dwsms_buf ( parameter width=3 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_0.html#inst_tag_34042_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_ilm_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_25.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_T_DLY_smpr_capt_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_0.html#inst_tag_34043_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_ilm_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_25.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_T_RWM_smpr_capt_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_0.html#inst_tag_34044_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_ilm_ram1.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_25.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_T_DLY_smpr_capt_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_0.html#inst_tag_34045_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_ilm_ram1.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_25.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_T_RWM_smpr_capt_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_0.html#inst_tag_34046_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dlm_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_23.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_T_DLY_smpr_capt_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_0.html#inst_tag_34047_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dlm_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_23.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_T_RWM_smpr_capt_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_0.html#inst_tag_34048_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dlm_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_24.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_T_DLY_smpr_capt_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_0.html#inst_tag_34049_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dlm_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_int_top_24.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_T_RWM_smpr_capt_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_0.html#inst_tag_34050_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_tag_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_int_top_5.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_T_RWM_smpr_capt_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_0.html#inst_tag_34051_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_T_RWM_smpr_capt_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_0.html#inst_tag_34052_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram1.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_T_RWM_smpr_capt_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_0.html#inst_tag_34053_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram2.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_T_RWM_smpr_capt_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_0.html#inst_tag_34054_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram3.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_T_RWM_smpr_capt_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_0.html#inst_tag_34055_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram4.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_T_RWM_smpr_capt_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_0.html#inst_tag_34056_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram5.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_T_RWM_smpr_capt_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_0.html#inst_tag_34057_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram6.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_T_RWM_smpr_capt_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_0.html#inst_tag_34058_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram7.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_T_RWM_smpr_capt_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_0.html#inst_tag_34059_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_tag_ram1.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_int_top_5.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_T_RWM_smpr_capt_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_0.html#inst_tag_34060_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_tag_ram2.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_int_top_5.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_T_RWM_smpr_capt_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_0.html#inst_tag_34061_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_tag_ram3.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_int_top_5.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_T_RWM_smpr_capt_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_0.html#inst_tag_34062_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_tag_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_int_top_1.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_T_RWM_smpr_capt_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_0.html#inst_tag_34063_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_data_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_int_top_19.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_T_DLY_smpr_capt_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_0.html#inst_tag_34064_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_data_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_int_top_19.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_T_RWM_smpr_capt_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_0.html#inst_tag_34065_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_data_ram1.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_int_top_19.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_T_DLY_smpr_capt_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_0.html#inst_tag_34066_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_data_ram1.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_int_top_19.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_T_RWM_smpr_capt_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_0.html#inst_tag_34067_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_data_ram2.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_int_top_19.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_T_DLY_smpr_capt_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_0.html#inst_tag_34068_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_data_ram2.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_int_top_19.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_T_RWM_smpr_capt_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_0.html#inst_tag_34069_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_data_ram3.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_int_top_19.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_T_DLY_smpr_capt_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_0.html#inst_tag_34070_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_data_ram3.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_int_top_19.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_T_RWM_smpr_capt_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_0.html#inst_tag_34071_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_tag_ram1.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_int_top_1.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_T_RWM_smpr_capt_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_0.html#inst_tag_34072_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_tag_ram2.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_int_top_1.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_T_RWM_smpr_capt_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_1.html#inst_tag_34073_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_dcache_tag_ram3.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_int_top_1.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_T_RWM_smpr_capt_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_1.html#inst_tag_34074_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_btb_ram0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_int_top_10.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_T_RWM_smpr_capt_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_1.html#inst_tag_34075_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_btb_ram1.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_int_top_10.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_T_RWM_smpr_capt_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_2.html#inst_tag_34115_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_3_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_smpr.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_T_RWM_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_3.html#inst_tag_34135_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_1_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_smpr.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_T_RWM_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_3.html#inst_tag_34155_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_smpr.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_T_RWM_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_4.html#inst_tag_34175_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_4_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_smpr.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_T_RWM_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_4.html#inst_tag_34176_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_4_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_smpr.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_T_DLY_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_4.html#inst_tag_34196_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_5_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_smpr.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_T_RWM_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_5.html#inst_tag_34197_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_5_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_smpr.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_T_DLY_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_8.html#inst_tag_34306_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_met.U_proc_4_selchain_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_9.html#inst_tag_34324_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_wr_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_8_ctrl.U_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_sel_chain_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_9.html#inst_tag_34329_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_wr_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_8_ctrl.U_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_sctrl.U_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_selchain_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_12.html#inst_tag_34438_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_3_ctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_smpr.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_T_RWM_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_12.html#inst_tag_34439_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_3_ctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_smpr.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_T_DLY_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_12.html#inst_tag_34441_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_33.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_T_DLY_smpr_capt_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_12.html#inst_tag_34442_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_33.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_T_RWM_smpr_capt_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_12.html#inst_tag_34443_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_34.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_T_DLY_smpr_capt_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_12.html#inst_tag_34444_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_34.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_T_RWM_smpr_capt_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_13.html#inst_tag_34445_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_35.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_T_DLY_smpr_capt_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_13.html#inst_tag_34446_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_35.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_T_RWM_smpr_capt_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_13.html#inst_tag_34447_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_36.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_T_DLY_smpr_capt_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_13.html#inst_tag_34448_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_36.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_T_RWM_smpr_capt_dwsms_slow_buf</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">12</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">12</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>in[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>out[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="450515698"></a>
<a href="mod765.html" >dwsms_buf ( parameter width=1 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_1.html#inst_tag_34076_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_rcr_direct.U_ae350_cpu_subsystem_proc_1_wr_dm0_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_1.html#inst_tag_34077_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_rcr_direct.U_ae350_cpu_subsystem_proc_1_wr_dm1_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_1.html#inst_tag_34078_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_rcr_direct.U_ae350_cpu_subsystem_proc_1_wr_dm2_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_1.html#inst_tag_34079_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_rcr_direct.U_ae350_cpu_subsystem_proc_1_dft_gate_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_1.html#inst_tag_34080_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_rst_sms_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_1.html#inst_tag_34081_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_wrstn_sms_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_1.html#inst_tag_34082_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_rst_sms_dwsms_rst_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_1.html#inst_tag_34084_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_met.U_ae350_cpu_subsystem_proc_1_fail_sms_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_1.html#inst_tag_34085_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_met.U_ae350_cpu_subsystem_proc_1_ready_sms_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_1.html#inst_tag_34086_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_met.U_ae350_cpu_subsystem_proc_1_exec_flag_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_1.html#inst_tag_34087_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_met.U_ae350_cpu_subsystem_proc_1_sone_error_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_1.html#inst_tag_34089_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_clk_ctrl.U_ae350_cpu_subsystem_proc_1_slow_sel_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_1.html#inst_tag_34090_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_clk_ctrl.U_ae350_cpu_subsystem_proc_1_clk_sel_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_1.html#inst_tag_34091_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_clk_ctrl.U_ae350_cpu_subsystem_proc_1_clk_dis_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_1.html#inst_tag_34094_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_ctrl.U_ae350_cpu_subsystem_proc_1_fextmpr_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_1.html#inst_tag_34095_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_ctrl.U_ae350_cpu_subsystem_proc_1_serinm_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_1.html#inst_tag_34096_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_current_error_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_1.html#inst_tag_34097_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_3_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_rst_sms_dwsms_rst_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_1.html#inst_tag_34098_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_3_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_wr_si_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_1.html#inst_tag_34099_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_3_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_wr_so_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_1.html#inst_tag_34100_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_3_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_mpr_sel_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_1.html#inst_tag_34101_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_3_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_wr_se_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_1.html#inst_tag_34102_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_3_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_biste_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_2.html#inst_tag_34104_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_3_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_rscin_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_2.html#inst_tag_34105_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_3_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_rscen_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_2.html#inst_tag_34106_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_3_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_rscout_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_2.html#inst_tag_34109_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_3_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_fctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_bistepip_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_2.html#inst_tag_34110_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_3_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_sctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_bisten_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_2.html#inst_tag_34111_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_3_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_sctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_bistenp1_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_2.html#inst_tag_34113_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_3_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_smpr.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_sel_smpr_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_2.html#inst_tag_34114_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_3_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_smpr.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_smpr_en_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_2.html#inst_tag_34116_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_3_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_rcr.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_rscbyp_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_2.html#inst_tag_34117_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_1_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_rst_sms_dwsms_rst_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_2.html#inst_tag_34118_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_1_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_wr_si_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_2.html#inst_tag_34119_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_1_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_wr_so_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_2.html#inst_tag_34120_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_1_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_mpr_sel_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_2.html#inst_tag_34121_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_1_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_wr_se_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_2.html#inst_tag_34122_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_1_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_biste_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_2.html#inst_tag_34124_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_1_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_rscin_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_2.html#inst_tag_34125_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_1_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_rscen_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_2.html#inst_tag_34126_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_1_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_rscout_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_2.html#inst_tag_34129_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_1_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_fctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_bistepip_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_2.html#inst_tag_34130_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_1_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_sctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_bisten_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_2.html#inst_tag_34131_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_1_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_sctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_bistenp1_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_2.html#inst_tag_34133_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_1_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_smpr.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_sel_smpr_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_2.html#inst_tag_34134_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_1_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_smpr.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_smpr_en_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_3.html#inst_tag_34136_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_1_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_rcr.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_rscbyp_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_3.html#inst_tag_34137_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_rst_sms_dwsms_rst_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_3.html#inst_tag_34138_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_wr_si_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_3.html#inst_tag_34139_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_wr_so_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_3.html#inst_tag_34140_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_mpr_sel_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_3.html#inst_tag_34141_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_wr_se_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_3.html#inst_tag_34142_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_biste_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_3.html#inst_tag_34144_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_rscin_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_3.html#inst_tag_34145_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_rscen_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_3.html#inst_tag_34146_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_rscout_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_3.html#inst_tag_34149_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_fctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_bistepip_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_3.html#inst_tag_34150_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_sctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_bisten_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_3.html#inst_tag_34151_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_sctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_bistenp1_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_3.html#inst_tag_34153_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_smpr.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_sel_smpr_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_3.html#inst_tag_34154_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_smpr.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_smpr_en_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_3.html#inst_tag_34156_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_rcr.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_rscbyp_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_3.html#inst_tag_34157_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_4_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_rst_sms_dwsms_rst_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_3.html#inst_tag_34158_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_4_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_wr_si_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_3.html#inst_tag_34159_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_4_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_wr_so_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_3.html#inst_tag_34160_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_4_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_mpr_sel_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_3.html#inst_tag_34161_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_4_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_wr_se_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_3.html#inst_tag_34162_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_4_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_biste_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_3.html#inst_tag_34164_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_4_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_rscin_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_3.html#inst_tag_34165_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_4_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_rscen_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_4.html#inst_tag_34166_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_4_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_rscout_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_4.html#inst_tag_34169_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_4_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_fctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_bistepip_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_4.html#inst_tag_34170_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_4_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_sctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_bisten_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_4.html#inst_tag_34171_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_4_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_sctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_bistenp1_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_4.html#inst_tag_34173_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_4_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_smpr.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_sel_smpr_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_4.html#inst_tag_34174_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_4_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_smpr.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_smpr_en_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_4.html#inst_tag_34177_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_4_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_rcr.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_rscbyp_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_4.html#inst_tag_34178_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_5_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_rst_sms_dwsms_rst_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_4.html#inst_tag_34179_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_5_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_wr_si_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_4.html#inst_tag_34180_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_5_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_wr_so_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_4.html#inst_tag_34181_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_5_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_mpr_sel_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_4.html#inst_tag_34182_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_5_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_wr_se_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_4.html#inst_tag_34183_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_5_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_biste_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_4.html#inst_tag_34185_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_5_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_rscin_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_4.html#inst_tag_34186_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_5_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_rscen_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_4.html#inst_tag_34187_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_5_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_rscout_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_4.html#inst_tag_34190_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_5_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_fctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_bistepip_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_4.html#inst_tag_34191_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_5_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_sctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_bisten_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_4.html#inst_tag_34192_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_5_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_sctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_bistenp1_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_4.html#inst_tag_34194_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_5_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_smpr.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_sel_smpr_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_4.html#inst_tag_34195_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_5_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_smpr.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_smpr_en_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_5.html#inst_tag_34198_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_5_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_rcr.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_rscbyp_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_5.html#inst_tag_34199_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_rcr_direct.U_proc_2_wr_dm0_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_5.html#inst_tag_34200_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_rcr_direct.U_proc_2_wr_dm1_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_5.html#inst_tag_34201_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_rcr_direct.U_proc_2_wr_dm2_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_5.html#inst_tag_34202_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_rcr_direct.U_proc_2_dft_gate_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_5.html#inst_tag_34203_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_rst_sms_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_5.html#inst_tag_34204_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_wrstn_sms_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_5.html#inst_tag_34205_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_rst_sms_dwsms_rst_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_5.html#inst_tag_34207_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_met.U_proc_2_fail_sms_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_5.html#inst_tag_34208_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_met.U_proc_2_ready_sms_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_5.html#inst_tag_34209_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_met.U_proc_2_exec_flag_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_5.html#inst_tag_34210_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_met.U_proc_2_sone_error_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_5.html#inst_tag_34212_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_clk_ctrl.U_proc_2_slow_sel_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_5.html#inst_tag_34213_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_clk_ctrl.U_proc_2_clk_sel_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_5.html#inst_tag_34214_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_clk_ctrl.U_proc_2_clk_dis_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_5.html#inst_tag_34217_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_ctrl.U_proc_2_serinm_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_5.html#inst_tag_34218_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_current_error_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_5.html#inst_tag_34219_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_6_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_rst_sms_dwsms_rst_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_5.html#inst_tag_34220_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_6_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_wr_si_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_5.html#inst_tag_34221_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_6_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_wr_so_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_5.html#inst_tag_34222_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_6_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_wr_se_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_5.html#inst_tag_34223_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_6_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_biste_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_5.html#inst_tag_34225_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_6_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_rscin_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_5.html#inst_tag_34226_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_6_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_rscen_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_5.html#inst_tag_34227_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_6_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_rscout_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_6.html#inst_tag_34230_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_6_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_fctrl.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_bistepip_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_6.html#inst_tag_34231_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_6_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_sctrl.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_bisten_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_6.html#inst_tag_34232_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_6_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_sctrl.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_bistenp1_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_6.html#inst_tag_34234_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_6_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_rcr.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_rscbyp_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_6.html#inst_tag_34235_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_SPRAM_ADMA.vl_wr_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_rst_sms_dwsms_rst_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_6.html#inst_tag_34236_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_SPRAM_ADMA.vl_wr_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_wr_si_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_6.html#inst_tag_34237_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_SPRAM_ADMA.vl_wr_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_wr_so_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_6.html#inst_tag_34238_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_SPRAM_ADMA.vl_wr_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_wr_se_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_6.html#inst_tag_34239_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_SPRAM_ADMA.vl_wr_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_biste_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_6.html#inst_tag_34241_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_SPRAM_ADMA.vl_wr_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_rscin_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_6.html#inst_tag_34242_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_SPRAM_ADMA.vl_wr_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_rscen_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_6.html#inst_tag_34243_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_SPRAM_ADMA.vl_wr_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_rscout_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_6.html#inst_tag_34246_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_SPRAM_ADMA.vl_wr_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_fctrl.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_bistepip_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_6.html#inst_tag_34247_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_SPRAM_ADMA.vl_wr_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_sctrl.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_bisten_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_6.html#inst_tag_34248_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_SPRAM_ADMA.vl_wr_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_sctrl.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_bistenp1_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_6.html#inst_tag_34250_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_SPRAM_ADMA.vl_wr_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_rcr.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_rscbyp_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_6.html#inst_tag_34251_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_1_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_rst_sms_dwsms_rst_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_6.html#inst_tag_34252_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_1_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_wr_si_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_6.html#inst_tag_34253_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_1_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_wr_so_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_6.html#inst_tag_34254_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_1_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_wr_se_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_6.html#inst_tag_34255_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_1_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_biste_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_6.html#inst_tag_34257_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_1_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_rscin_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_6.html#inst_tag_34258_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_1_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_rscen_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_7.html#inst_tag_34259_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_1_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_rscout_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_7.html#inst_tag_34262_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_1_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_fctrl.U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_bistepip_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_7.html#inst_tag_34263_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_1_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_sctrl.U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_bisten_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_7.html#inst_tag_34264_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_1_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_sctrl.U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_bistenp1_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_7.html#inst_tag_34266_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_1_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_rcr.U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_rscbyp_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_7.html#inst_tag_34267_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_rcr_direct.U_proc_3_wr_dm0_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_7.html#inst_tag_34268_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_rcr_direct.U_proc_3_wr_dm1_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_7.html#inst_tag_34269_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_rcr_direct.U_proc_3_wr_dm2_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_7.html#inst_tag_34270_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_rcr_direct.U_proc_3_dft_gate_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_7.html#inst_tag_34271_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_rst_sms_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_7.html#inst_tag_34272_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_wrstn_sms_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_7.html#inst_tag_34273_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_rst_sms_dwsms_rst_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_7.html#inst_tag_34275_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_met.U_proc_3_fail_sms_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_7.html#inst_tag_34276_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_met.U_proc_3_ready_sms_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_7.html#inst_tag_34277_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_met.U_proc_3_exec_flag_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_7.html#inst_tag_34278_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_met.U_proc_3_sone_error_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_7.html#inst_tag_34280_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_clk_ctrl.U_proc_3_slow_sel_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_7.html#inst_tag_34281_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_clk_ctrl.U_proc_3_clk_sel_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_7.html#inst_tag_34282_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_clk_ctrl.U_proc_3_clk_dis_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_7.html#inst_tag_34285_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_ctrl.U_proc_3_serinm_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_7.html#inst_tag_34286_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_current_error_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_7.html#inst_tag_34287_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_7_ctrl.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_rst_sms_dwsms_rst_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_7.html#inst_tag_34288_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_7_ctrl.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_wr_si_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_7.html#inst_tag_34289_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_7_ctrl.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_wr_so_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_8.html#inst_tag_34290_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_7_ctrl.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_wr_se_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_8.html#inst_tag_34291_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_7_ctrl.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_biste_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_8.html#inst_tag_34293_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_7_ctrl.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_rscin_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_8.html#inst_tag_34294_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_7_ctrl.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_rscen_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_8.html#inst_tag_34295_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_7_ctrl.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_rscout_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_8.html#inst_tag_34298_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_7_ctrl.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_fctrl.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_bistepip_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_8.html#inst_tag_34299_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_7_ctrl.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_sctrl.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_bisten_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_8.html#inst_tag_34300_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_7_ctrl.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_sctrl.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_bistenp1_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_8.html#inst_tag_34302_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_7_ctrl.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_rcr.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_rscbyp_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_8.html#inst_tag_34303_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_rst_sms_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_8.html#inst_tag_34304_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_wrstn_sms_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_8.html#inst_tag_34305_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_rst_sms_dwsms_rst_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_8.html#inst_tag_34307_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_met.U_proc_4_fail_sms_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_8.html#inst_tag_34308_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_met.U_proc_4_ready_sms_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_8.html#inst_tag_34309_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_met.U_proc_4_exec_flag_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_8.html#inst_tag_34311_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_clk_ctrl.U_proc_4_slow_sel_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_8.html#inst_tag_34312_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_clk_ctrl.U_proc_4_clk_sel_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_8.html#inst_tag_34313_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_clk_ctrl.U_proc_4_clk_dis_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_8.html#inst_tag_34315_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_ctrl.U_proc_4_wr_dm0_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_8.html#inst_tag_34316_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_ctrl.U_proc_4_wr_dm1_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_8.html#inst_tag_34317_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_ctrl.U_proc_4_wr_dm2_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_8.html#inst_tag_34318_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_ctrl.U_proc_4_dft_gate_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_8.html#inst_tag_34319_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_wr_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_8_ctrl.U_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_rst_sms_dwsms_rst_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_8.html#inst_tag_34320_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_wr_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_8_ctrl.U_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_wr_si_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_9.html#inst_tag_34321_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_wr_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_8_ctrl.U_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_wr_so_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_9.html#inst_tag_34322_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_wr_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_8_ctrl.U_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_wr_se_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_9.html#inst_tag_34323_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_wr_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_8_ctrl.U_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_biste_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_9.html#inst_tag_34327_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_wr_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_8_ctrl.U_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_sctrl.U_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_bisten_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_9.html#inst_tag_34328_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_wr_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_8_ctrl.U_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_sctrl.U_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_bistenp1_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_9.html#inst_tag_34330_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_3_ctrl.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_rst_sms_dwsms_rst_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_9.html#inst_tag_34331_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_3_ctrl.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_wr_si_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_9.html#inst_tag_34332_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_3_ctrl.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_wr_so_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_9.html#inst_tag_34333_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_3_ctrl.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_wr_se_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_9.html#inst_tag_34334_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_3_ctrl.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_biste_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_9.html#inst_tag_34336_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_3_ctrl.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_rscin_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_9.html#inst_tag_34337_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_3_ctrl.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_rscen_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_9.html#inst_tag_34338_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_3_ctrl.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_rscout_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_9.html#inst_tag_34341_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_3_ctrl.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_fctrl.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_bistepip_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_9.html#inst_tag_34342_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_3_ctrl.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_sctrl.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_bisten_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_9.html#inst_tag_34343_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_3_ctrl.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_sctrl.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_bistenp1_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_9.html#inst_tag_34345_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_3_ctrl.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_rcr.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_rscbyp_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_9.html#inst_tag_34346_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_5_ctrl.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_rst_sms_dwsms_rst_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_9.html#inst_tag_34347_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_5_ctrl.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_wr_si_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_9.html#inst_tag_34348_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_5_ctrl.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_wr_so_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_9.html#inst_tag_34349_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_5_ctrl.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_wr_se_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_9.html#inst_tag_34350_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_5_ctrl.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_biste_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_10.html#inst_tag_34352_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_5_ctrl.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_rscin_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_10.html#inst_tag_34353_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_5_ctrl.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_rscen_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_10.html#inst_tag_34354_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_5_ctrl.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_rscout_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_10.html#inst_tag_34357_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_5_ctrl.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_fctrl.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_bistepip_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_10.html#inst_tag_34358_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_5_ctrl.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_sctrl.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_bisten_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_10.html#inst_tag_34359_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_5_ctrl.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_sctrl.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_bistenp1_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_10.html#inst_tag_34361_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_5_ctrl.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_rcr.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_rscbyp_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_10.html#inst_tag_34362_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_4_ctrl.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_rst_sms_dwsms_rst_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_10.html#inst_tag_34363_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_4_ctrl.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_wr_si_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_10.html#inst_tag_34364_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_4_ctrl.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_wr_so_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_10.html#inst_tag_34365_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_4_ctrl.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_wr_se_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_10.html#inst_tag_34366_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_4_ctrl.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_biste_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_10.html#inst_tag_34368_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_4_ctrl.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_rscin_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_10.html#inst_tag_34369_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_4_ctrl.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_rscen_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_10.html#inst_tag_34370_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_4_ctrl.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_rscout_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_10.html#inst_tag_34373_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_4_ctrl.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_fctrl.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_bistepip_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_10.html#inst_tag_34374_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_4_ctrl.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_sctrl.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_bisten_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_10.html#inst_tag_34375_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_4_ctrl.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_sctrl.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_bistenp1_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_10.html#inst_tag_34377_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_4_ctrl.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_rcr.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_rscbyp_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_10.html#inst_tag_34378_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_rcr_direct.U_proc_1_wr_dm0_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_10.html#inst_tag_34379_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_rcr_direct.U_proc_1_wr_dm1_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_10.html#inst_tag_34380_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_rcr_direct.U_proc_1_wr_dm2_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_10.html#inst_tag_34381_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_rcr_direct.U_proc_1_dft_gate_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_10.html#inst_tag_34382_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_rst_sms_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_11.html#inst_tag_34383_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_wrstn_sms_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_11.html#inst_tag_34384_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_rst_sms_dwsms_rst_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_11.html#inst_tag_34386_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_met.U_proc_1_fail_sms_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_11.html#inst_tag_34387_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_met.U_proc_1_ready_sms_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_11.html#inst_tag_34388_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_met.U_proc_1_exec_flag_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_11.html#inst_tag_34389_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_met.U_proc_1_sone_error_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_11.html#inst_tag_34391_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_clk_ctrl.U_proc_1_slow_sel_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_11.html#inst_tag_34392_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_clk_ctrl.U_proc_1_clk_sel_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_11.html#inst_tag_34393_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_clk_ctrl.U_proc_1_clk_dis_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_11.html#inst_tag_34396_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_ctrl.U_proc_1_serinm_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_11.html#inst_tag_34397_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_current_error_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_11.html#inst_tag_34398_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.vl_srv_srv_1.U_srv_1_jpc.U_rtest_en_dwsms_SMCP_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_11.html#inst_tag_34399_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_rcr_direct.U_memss_proc_2_wr_dm0_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_11.html#inst_tag_34400_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_rcr_direct.U_memss_proc_2_wr_dm1_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_11.html#inst_tag_34401_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_rcr_direct.U_memss_proc_2_wr_dm2_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_11.html#inst_tag_34402_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_rcr_direct.U_memss_proc_2_dft_gate_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_11.html#inst_tag_34403_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_rst_sms_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_11.html#inst_tag_34404_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_wrstn_sms_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_11.html#inst_tag_34405_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_rst_sms_dwsms_rst_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_11.html#inst_tag_34407_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_met.U_memss_proc_2_fail_sms_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_11.html#inst_tag_34408_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_met.U_memss_proc_2_ready_sms_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_11.html#inst_tag_34409_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_met.U_memss_proc_2_exec_flag_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_11.html#inst_tag_34410_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_met.U_memss_proc_2_sone_error_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_11.html#inst_tag_34412_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_clk_ctrl.U_memss_proc_2_slow_sel_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_11.html#inst_tag_34413_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_clk_ctrl.U_memss_proc_2_clk_sel_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_12.html#inst_tag_34414_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_clk_ctrl.U_memss_proc_2_clk_dis_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_12.html#inst_tag_34417_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_ctrl.U_memss_proc_2_fextmpr_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_12.html#inst_tag_34418_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_ctrl.U_memss_proc_2_serinm_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_12.html#inst_tag_34419_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_current_error_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod765_12.html#inst_tag_34420_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_3_ctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_rst_sms_dwsms_rst_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_12.html#inst_tag_34421_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_3_ctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_wr_si_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_12.html#inst_tag_34422_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_3_ctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_wr_so_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_12.html#inst_tag_34423_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_3_ctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_mpr_sel_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_12.html#inst_tag_34424_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_3_ctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_wr_se_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_12.html#inst_tag_34425_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_3_ctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_biste_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_12.html#inst_tag_34427_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_3_ctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_rscin_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_12.html#inst_tag_34428_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_3_ctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_rscen_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_12.html#inst_tag_34429_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_3_ctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_rscout_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_12.html#inst_tag_34432_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_3_ctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_fctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_bistepip_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_12.html#inst_tag_34433_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_3_ctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_sctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_bisten_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_12.html#inst_tag_34434_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_3_ctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_sctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_bistenp1_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_12.html#inst_tag_34436_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_3_ctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_smpr.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_sel_smpr_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_12.html#inst_tag_34437_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_3_ctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_smpr.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_smpr_en_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_12.html#inst_tag_34440_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_3_ctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_rcr.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_rscbyp_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_13.html#inst_tag_34449_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_1_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_rst_sms_dwsms_rst_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_13.html#inst_tag_34450_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_1_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_wr_si_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_13.html#inst_tag_34451_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_1_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_wr_so_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_13.html#inst_tag_34452_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_1_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_wr_se_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_13.html#inst_tag_34453_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_1_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_biste_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_13.html#inst_tag_34455_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_1_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_rscin_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_13.html#inst_tag_34456_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_1_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_rscen_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_13.html#inst_tag_34457_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_1_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_rscout_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_13.html#inst_tag_34460_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_1_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_fctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_bistepip_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_13.html#inst_tag_34461_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_1_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_sctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_bisten_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_13.html#inst_tag_34462_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_1_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_sctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_bistenp1_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_13.html#inst_tag_34464_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_1_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_rcr.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_rscbyp_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_13.html#inst_tag_34465_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_2_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_rst_sms_dwsms_rst_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_13.html#inst_tag_34466_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_2_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_wr_si_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_13.html#inst_tag_34467_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_2_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_wr_so_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_13.html#inst_tag_34468_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_2_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_wr_se_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_13.html#inst_tag_34469_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_2_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_biste_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_13.html#inst_tag_34471_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_2_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_rscin_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_13.html#inst_tag_34472_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_2_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_rscen_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_13.html#inst_tag_34473_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_2_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_rscout_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_14.html#inst_tag_34476_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_2_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_fctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_bistepip_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_14.html#inst_tag_34477_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_2_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_sctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_bisten_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_14.html#inst_tag_34478_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_2_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_sctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_bistenp1_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_14.html#inst_tag_34480_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_2_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_rcr.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_rscbyp_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_14.html#inst_tag_34481_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_rcr_direct.U_memss_proc_1_wr_dm0_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_14.html#inst_tag_34482_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_rcr_direct.U_memss_proc_1_wr_dm1_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_14.html#inst_tag_34483_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_rcr_direct.U_memss_proc_1_wr_dm2_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_14.html#inst_tag_34484_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_rcr_direct.U_memss_proc_1_dft_gate_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_14.html#inst_tag_34485_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_rst_sms_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_14.html#inst_tag_34486_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_wrstn_sms_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_14.html#inst_tag_34487_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_rst_sms_dwsms_rst_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_14.html#inst_tag_34489_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_met.U_memss_proc_1_fail_sms_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_14.html#inst_tag_34490_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_met.U_memss_proc_1_ready_sms_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_14.html#inst_tag_34491_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_met.U_memss_proc_1_exec_flag_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_14.html#inst_tag_34492_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_met.U_memss_proc_1_sone_error_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_14.html#inst_tag_34494_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_clk_ctrl.U_memss_proc_1_slow_sel_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_14.html#inst_tag_34495_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_clk_ctrl.U_memss_proc_1_clk_sel_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_14.html#inst_tag_34496_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_clk_ctrl.U_memss_proc_1_clk_dis_dwsms_fp_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_14.html#inst_tag_34499_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_ctrl.U_memss_proc_1_serinm_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_14.html#inst_tag_34500_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_current_error_dwsms_fp_buf</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>in</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1628789393"></a>
<a href="mod765.html" >dwsms_buf ( parameter width=4 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_1.html#inst_tag_34083_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_met.U_ae350_cpu_subsystem_proc_1_selchain_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_1.html#inst_tag_34103_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_3_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_sel_chain_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_2.html#inst_tag_34112_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_3_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_sctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_selchain_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_2.html#inst_tag_34123_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_1_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_sel_chain_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_2.html#inst_tag_34132_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_1_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_sctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_selchain_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_3.html#inst_tag_34143_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_sel_chain_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_3.html#inst_tag_34152_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_sctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_selchain_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_3.html#inst_tag_34163_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_4_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_sel_chain_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_4.html#inst_tag_34172_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_4_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_sctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_selchain_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_4.html#inst_tag_34184_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_5_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_sel_chain_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_4.html#inst_tag_34193_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_5_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_sctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_selchain_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_5.html#inst_tag_34206_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_met.U_proc_2_selchain_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_5.html#inst_tag_34224_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_6_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_sel_chain_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_6.html#inst_tag_34233_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_6_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_sctrl.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_selchain_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_6.html#inst_tag_34240_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_SPRAM_ADMA.vl_wr_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_sel_chain_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_6.html#inst_tag_34249_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_SPRAM_ADMA.vl_wr_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_sctrl.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_selchain_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_6.html#inst_tag_34256_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_1_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_sel_chain_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_7.html#inst_tag_34265_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_1_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_sctrl.U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_selchain_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_7.html#inst_tag_34274_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_met.U_proc_3_selchain_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_8.html#inst_tag_34292_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_7_ctrl.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_sel_chain_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_8.html#inst_tag_34301_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_7_ctrl.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_sctrl.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_selchain_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_9.html#inst_tag_34335_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_3_ctrl.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_sel_chain_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_9.html#inst_tag_34344_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_3_ctrl.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_sctrl.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_selchain_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_9.html#inst_tag_34351_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_5_ctrl.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_sel_chain_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_10.html#inst_tag_34360_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_5_ctrl.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_sctrl.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_selchain_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_10.html#inst_tag_34367_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_4_ctrl.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_sel_chain_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_10.html#inst_tag_34376_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_4_ctrl.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_sctrl.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_selchain_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_11.html#inst_tag_34385_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_met.U_proc_1_selchain_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_11.html#inst_tag_34406_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_met.U_memss_proc_2_selchain_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_12.html#inst_tag_34426_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_3_ctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_sel_chain_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_12.html#inst_tag_34435_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_3_ctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_sctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_selchain_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_13.html#inst_tag_34454_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_1_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_sel_chain_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_13.html#inst_tag_34463_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_1_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_sctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_selchain_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_13.html#inst_tag_34470_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_2_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_sel_chain_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_14.html#inst_tag_34479_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_2_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_sctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_selchain_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_14.html#inst_tag_34488_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_met.U_memss_proc_1_selchain_dwsms_slow_buf</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">16</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">16</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>in[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>out[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="106228885"></a>
<a href="mod765.html" >dwsms_buf ( parameter width=8 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_1.html#inst_tag_34092_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_ctrl.U_ae350_cpu_subsystem_proc_1_prid_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_2.html#inst_tag_34108_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_3_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_fctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_wrid_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_2.html#inst_tag_34128_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_1_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_fctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_wrid_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_3.html#inst_tag_34148_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_fctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_wrid_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_4.html#inst_tag_34168_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_4_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_fctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_wrid_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_4.html#inst_tag_34189_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_5_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_fctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_wrid_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_5.html#inst_tag_34215_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_ctrl.U_proc_2_prid_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_6.html#inst_tag_34229_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_6_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_fctrl.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_wrid_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_6.html#inst_tag_34245_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_SPRAM_ADMA.vl_wr_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_fctrl.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_wrid_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_7.html#inst_tag_34261_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_1_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_fctrl.U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_wrid_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_7.html#inst_tag_34283_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_ctrl.U_proc_3_prid_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_8.html#inst_tag_34297_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_7_ctrl.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_fctrl.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_wrid_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_8.html#inst_tag_34314_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_ctrl.U_proc_4_prid_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_9.html#inst_tag_34326_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_wr_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_8_ctrl.U_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_fctrl.U_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_wrid_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_9.html#inst_tag_34340_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_3_ctrl.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_fctrl.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_wrid_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_10.html#inst_tag_34356_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_5_ctrl.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_fctrl.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_wrid_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_10.html#inst_tag_34372_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_4_ctrl.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_fctrl.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_wrid_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_11.html#inst_tag_34394_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_ctrl.U_proc_1_prid_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_12.html#inst_tag_34415_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_ctrl.U_memss_proc_2_prid_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_12.html#inst_tag_34431_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_3_ctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_fctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_wrid_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_13.html#inst_tag_34459_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_1_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_fctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_wrid_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_13.html#inst_tag_34475_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_2_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_fctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_wrid_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_14.html#inst_tag_34497_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_ctrl.U_memss_proc_1_prid_dwsms_slow_buf</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>in[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>out[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1279974509"></a>
<a href="mod765.html" >dwsms_buf ( parameter width=6 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_1.html#inst_tag_34088_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_met.U_ae350_cpu_subsystem_proc_1_minstr_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_5.html#inst_tag_34211_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_met.U_proc_2_minstr_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_7.html#inst_tag_34279_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_met.U_proc_3_minstr_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_8.html#inst_tag_34310_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_met.U_proc_4_minstr_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_11.html#inst_tag_34390_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_met.U_proc_1_minstr_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_11.html#inst_tag_34411_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_met.U_memss_proc_2_minstr_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_14.html#inst_tag_34493_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_met.U_memss_proc_1_minstr_dwsms_slow_buf</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">24</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">24</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>in[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>out[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="242585999"></a>
<a href="mod765.html" >dwsms_buf ( parameter width=2 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_1.html#inst_tag_34093_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_ctrl.U_ae350_cpu_subsystem_proc_1_algosel_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_2.html#inst_tag_34107_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_3_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_fctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_errmask_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_2.html#inst_tag_34127_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_1_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_fctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_errmask_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_3.html#inst_tag_34147_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_fctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_errmask_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_4.html#inst_tag_34167_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_4_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_fctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_2048x32_4byw2x_m_shd_1_errmask_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_4.html#inst_tag_34188_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_5_ctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_fctrl.U_ae350_cpu_subsystem_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_errmask_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_5.html#inst_tag_34216_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_ctrl.U_proc_2_algosel_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_6.html#inst_tag_34228_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_6_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_fctrl.U_wrap_dti_dp_tm16ffcll_512x32_4ww2xoe_m_hc_1_errmask_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_6.html#inst_tag_34244_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_SPRAM_ADMA.vl_wr_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_fctrl.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_errmask_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_7.html#inst_tag_34260_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_1_ctrl.U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_fctrl.U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_errmask_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_7.html#inst_tag_34284_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_ctrl.U_proc_3_algosel_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_8.html#inst_tag_34296_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_7_ctrl.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_fctrl.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_errmask_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_9.html#inst_tag_34325_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_wr_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_8_ctrl.U_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_fctrl.U_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_errmask_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_9.html#inst_tag_34339_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_3_ctrl.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_fctrl.U_wrap_dti_sp_tm16ffcll_122x32_4ww2xoe_m_shd_1_errmask_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_10.html#inst_tag_34355_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_5_ctrl.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_fctrl.U_wrap_dti_sp_tm16ffcll_1432x32_4ww2xoe_m_shd_1_errmask_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_10.html#inst_tag_34371_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.pufcc_u.vl_wr_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_4_ctrl.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_fctrl.U_wrap_dti_sp_tm16ffcll_576x32_4ww2xoe_m_shd_1_errmask_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_11.html#inst_tag_34395_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_ctrl.U_proc_1_algosel_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_12.html#inst_tag_34416_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_ctrl.U_memss_proc_2_algosel_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod765_12.html#inst_tag_34430_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_3_ctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_fctrl.U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_errmask_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_13.html#inst_tag_34458_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_rcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_1_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_fctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x64_t4bw2x_m_hc_1_errmask_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_13.html#inst_tag_34474_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_2_ctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_fctrl.U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_errmask_dwsms_slow_buf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod765_14.html#inst_tag_34498_Toggle" >gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_ctrl.U_memss_proc_1_algosel_dwsms_slow_buf</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>in[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>out[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
