<stg><name>createRoundKey</name>


<trans_list>

<trans id="295" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader.0:0  %ptr_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %ptr)

]]></Node>
<StgValue><ssdm name="ptr_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="2" op_0_bw="9">
<![CDATA[
.preheader.preheader.0:1  %trunc_ln318 = trunc i9 %ptr_read to i2

]]></Node>
<StgValue><ssdm name="trunc_ln318"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="9">
<![CDATA[
.preheader.preheader.0:3  %trunc_ln318_1 = trunc i9 %ptr_read to i8

]]></Node>
<StgValue><ssdm name="trunc_ln318_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:4  %lshr_ln = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %ptr_read, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:5  %zext_ln318_1 = zext i6 %lshr_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln318_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:6  %expandedKey_0_addr = getelementptr [44 x i8]* %expandedKey_0, i64 0, i64 %zext_ln318_1

]]></Node>
<StgValue><ssdm name="expandedKey_0_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:7  %expandedKey_0_load = load i8* %expandedKey_0_addr, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_0_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:8  %expandedKey_1_addr = getelementptr [44 x i8]* %expandedKey_1, i64 0, i64 %zext_ln318_1

]]></Node>
<StgValue><ssdm name="expandedKey_1_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:9  %expandedKey_1_load = load i8* %expandedKey_1_addr, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_1_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:10  %expandedKey_2_addr = getelementptr [44 x i8]* %expandedKey_2, i64 0, i64 %zext_ln318_1

]]></Node>
<StgValue><ssdm name="expandedKey_2_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:11  %expandedKey_2_load = load i8* %expandedKey_2_addr, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_2_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:12  %expandedKey_3_addr = getelementptr [44 x i8]* %expandedKey_3, i64 0, i64 %zext_ln318_1

]]></Node>
<StgValue><ssdm name="expandedKey_3_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:13  %expandedKey_3_load = load i8* %expandedKey_3_addr, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_3_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:15  %add_ln318 = add i8 1, %trunc_ln318_1

]]></Node>
<StgValue><ssdm name="add_ln318"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:16  %lshr_ln318_1 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %add_ln318, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln318_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:17  %zext_ln318_2 = zext i6 %lshr_ln318_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln318_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:18  %expandedKey_1_addr_7 = getelementptr [44 x i8]* %expandedKey_1, i64 0, i64 %zext_ln318_2

]]></Node>
<StgValue><ssdm name="expandedKey_1_addr_7"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:19  %expandedKey_1_load_2 = load i8* %expandedKey_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_1_load_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:20  %expandedKey_2_addr_7 = getelementptr [44 x i8]* %expandedKey_2, i64 0, i64 %zext_ln318_2

]]></Node>
<StgValue><ssdm name="expandedKey_2_addr_7"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:21  %expandedKey_2_load_2 = load i8* %expandedKey_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_2_load_2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:22  %expandedKey_3_addr_7 = getelementptr [44 x i8]* %expandedKey_3, i64 0, i64 %zext_ln318_2

]]></Node>
<StgValue><ssdm name="expandedKey_3_addr_7"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:23  %expandedKey_3_load_2 = load i8* %expandedKey_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_3_load_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:24  %expandedKey_0_addr_7 = getelementptr [44 x i8]* %expandedKey_0, i64 0, i64 %zext_ln318_2

]]></Node>
<StgValue><ssdm name="expandedKey_0_addr_7"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:25  %expandedKey_0_load_2 = load i8* %expandedKey_0_addr_7, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_0_load_2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="2">
<![CDATA[
.preheader.preheader.0:2  %zext_ln318 = zext i2 %trunc_ln318 to i32

]]></Node>
<StgValue><ssdm name="zext_ln318"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:7  %expandedKey_0_load = load i8* %expandedKey_0_addr, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_0_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:9  %expandedKey_1_load = load i8* %expandedKey_1_addr, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_1_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:11  %expandedKey_2_load = load i8* %expandedKey_2_addr, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_2_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:13  %expandedKey_3_load = load i8* %expandedKey_3_addr, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_3_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32">
<![CDATA[
.preheader.preheader.0:14  %roundKey_0_write_as = call i8 @_ssdm_op_Mux.ap_auto.4i8.i32(i8 %expandedKey_0_load, i8 %expandedKey_1_load, i8 %expandedKey_2_load, i8 %expandedKey_3_load, i32 %zext_ln318)

]]></Node>
<StgValue><ssdm name="roundKey_0_write_as"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:19  %expandedKey_1_load_2 = load i8* %expandedKey_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_1_load_2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:21  %expandedKey_2_load_2 = load i8* %expandedKey_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_2_load_2"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:23  %expandedKey_3_load_2 = load i8* %expandedKey_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_3_load_2"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:25  %expandedKey_0_load_2 = load i8* %expandedKey_0_addr_7, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_0_load_2"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32">
<![CDATA[
.preheader.preheader.0:26  %roundKey_4_write_as = call i8 @_ssdm_op_Mux.ap_auto.4i8.i32(i8 %expandedKey_1_load_2, i8 %expandedKey_2_load_2, i8 %expandedKey_3_load_2, i8 %expandedKey_0_load_2, i32 %zext_ln318)

]]></Node>
<StgValue><ssdm name="roundKey_4_write_as"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:27  %add_ln318_1 = add i8 2, %trunc_ln318_1

]]></Node>
<StgValue><ssdm name="add_ln318_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:28  %lshr_ln318_2 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %add_ln318_1, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln318_2"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:29  %zext_ln318_3 = zext i6 %lshr_ln318_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln318_3"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:30  %expandedKey_2_addr_8 = getelementptr [44 x i8]* %expandedKey_2, i64 0, i64 %zext_ln318_3

]]></Node>
<StgValue><ssdm name="expandedKey_2_addr_8"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:31  %expandedKey_2_load_3 = load i8* %expandedKey_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_2_load_3"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:32  %expandedKey_3_addr_8 = getelementptr [44 x i8]* %expandedKey_3, i64 0, i64 %zext_ln318_3

]]></Node>
<StgValue><ssdm name="expandedKey_3_addr_8"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:33  %expandedKey_3_load_3 = load i8* %expandedKey_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_3_load_3"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:34  %expandedKey_0_addr_8 = getelementptr [44 x i8]* %expandedKey_0, i64 0, i64 %zext_ln318_3

]]></Node>
<StgValue><ssdm name="expandedKey_0_addr_8"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:35  %expandedKey_0_load_3 = load i8* %expandedKey_0_addr_8, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_0_load_3"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:36  %expandedKey_1_addr_8 = getelementptr [44 x i8]* %expandedKey_1, i64 0, i64 %zext_ln318_3

]]></Node>
<StgValue><ssdm name="expandedKey_1_addr_8"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:37  %expandedKey_1_load_3 = load i8* %expandedKey_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_1_load_3"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:39  %add_ln318_2 = add i8 3, %trunc_ln318_1

]]></Node>
<StgValue><ssdm name="add_ln318_2"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:40  %lshr_ln318_3 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %add_ln318_2, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln318_3"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:41  %zext_ln318_4 = zext i6 %lshr_ln318_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln318_4"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:42  %expandedKey_3_addr_9 = getelementptr [44 x i8]* %expandedKey_3, i64 0, i64 %zext_ln318_4

]]></Node>
<StgValue><ssdm name="expandedKey_3_addr_9"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:43  %expandedKey_3_load_4 = load i8* %expandedKey_3_addr_9, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_3_load_4"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:44  %expandedKey_0_addr_9 = getelementptr [44 x i8]* %expandedKey_0, i64 0, i64 %zext_ln318_4

]]></Node>
<StgValue><ssdm name="expandedKey_0_addr_9"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:45  %expandedKey_0_load_4 = load i8* %expandedKey_0_addr_9, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_0_load_4"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:46  %expandedKey_1_addr_9 = getelementptr [44 x i8]* %expandedKey_1, i64 0, i64 %zext_ln318_4

]]></Node>
<StgValue><ssdm name="expandedKey_1_addr_9"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:47  %expandedKey_1_load_4 = load i8* %expandedKey_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_1_load_4"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:48  %expandedKey_2_addr_9 = getelementptr [44 x i8]* %expandedKey_2, i64 0, i64 %zext_ln318_4

]]></Node>
<StgValue><ssdm name="expandedKey_2_addr_9"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:49  %expandedKey_2_load_4 = load i8* %expandedKey_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_2_load_4"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="67" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:31  %expandedKey_2_load_3 = load i8* %expandedKey_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_2_load_3"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:33  %expandedKey_3_load_3 = load i8* %expandedKey_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_3_load_3"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:35  %expandedKey_0_load_3 = load i8* %expandedKey_0_addr_8, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_0_load_3"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:37  %expandedKey_1_load_3 = load i8* %expandedKey_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_1_load_3"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32">
<![CDATA[
.preheader.preheader.0:38  %roundKey_8_write_as = call i8 @_ssdm_op_Mux.ap_auto.4i8.i32(i8 %expandedKey_2_load_3, i8 %expandedKey_3_load_3, i8 %expandedKey_0_load_3, i8 %expandedKey_1_load_3, i32 %zext_ln318)

]]></Node>
<StgValue><ssdm name="roundKey_8_write_as"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:43  %expandedKey_3_load_4 = load i8* %expandedKey_3_addr_9, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_3_load_4"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:45  %expandedKey_0_load_4 = load i8* %expandedKey_0_addr_9, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_0_load_4"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:47  %expandedKey_1_load_4 = load i8* %expandedKey_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_1_load_4"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:49  %expandedKey_2_load_4 = load i8* %expandedKey_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_2_load_4"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32">
<![CDATA[
.preheader.preheader.0:50  %roundKey_12_write_a = call i8 @_ssdm_op_Mux.ap_auto.4i8.i32(i8 %expandedKey_3_load_4, i8 %expandedKey_0_load_4, i8 %expandedKey_1_load_4, i8 %expandedKey_2_load_4, i32 %zext_ln318)

]]></Node>
<StgValue><ssdm name="roundKey_12_write_a"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:51  %add_ln318_3 = add i8 4, %trunc_ln318_1

]]></Node>
<StgValue><ssdm name="add_ln318_3"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:52  %lshr_ln318_4 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %add_ln318_3, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln318_4"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:53  %zext_ln318_5 = zext i6 %lshr_ln318_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln318_5"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:54  %expandedKey_0_addr_10 = getelementptr [44 x i8]* %expandedKey_0, i64 0, i64 %zext_ln318_5

]]></Node>
<StgValue><ssdm name="expandedKey_0_addr_10"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:55  %expandedKey_0_load_5 = load i8* %expandedKey_0_addr_10, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_0_load_5"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:56  %expandedKey_1_addr_10 = getelementptr [44 x i8]* %expandedKey_1, i64 0, i64 %zext_ln318_5

]]></Node>
<StgValue><ssdm name="expandedKey_1_addr_10"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:57  %expandedKey_1_load_5 = load i8* %expandedKey_1_addr_10, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_1_load_5"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:58  %expandedKey_2_addr_10 = getelementptr [44 x i8]* %expandedKey_2, i64 0, i64 %zext_ln318_5

]]></Node>
<StgValue><ssdm name="expandedKey_2_addr_10"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:59  %expandedKey_2_load_5 = load i8* %expandedKey_2_addr_10, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_2_load_5"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:60  %expandedKey_3_addr_10 = getelementptr [44 x i8]* %expandedKey_3, i64 0, i64 %zext_ln318_5

]]></Node>
<StgValue><ssdm name="expandedKey_3_addr_10"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:61  %expandedKey_3_load_5 = load i8* %expandedKey_3_addr_10, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_3_load_5"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:63  %add_ln318_4 = add i8 5, %trunc_ln318_1

]]></Node>
<StgValue><ssdm name="add_ln318_4"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:64  %lshr_ln318_5 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %add_ln318_4, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln318_5"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:65  %zext_ln318_6 = zext i6 %lshr_ln318_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln318_6"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:66  %expandedKey_1_addr_11 = getelementptr [44 x i8]* %expandedKey_1, i64 0, i64 %zext_ln318_6

]]></Node>
<StgValue><ssdm name="expandedKey_1_addr_11"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:67  %expandedKey_1_load_6 = load i8* %expandedKey_1_addr_11, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_1_load_6"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:68  %expandedKey_2_addr_11 = getelementptr [44 x i8]* %expandedKey_2, i64 0, i64 %zext_ln318_6

]]></Node>
<StgValue><ssdm name="expandedKey_2_addr_11"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:69  %expandedKey_2_load_6 = load i8* %expandedKey_2_addr_11, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_2_load_6"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:70  %expandedKey_3_addr_11 = getelementptr [44 x i8]* %expandedKey_3, i64 0, i64 %zext_ln318_6

]]></Node>
<StgValue><ssdm name="expandedKey_3_addr_11"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:71  %expandedKey_3_load_6 = load i8* %expandedKey_3_addr_11, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_3_load_6"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:72  %expandedKey_0_addr_11 = getelementptr [44 x i8]* %expandedKey_0, i64 0, i64 %zext_ln318_6

]]></Node>
<StgValue><ssdm name="expandedKey_0_addr_11"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:73  %expandedKey_0_load_6 = load i8* %expandedKey_0_addr_11, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_0_load_6"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="99" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:55  %expandedKey_0_load_5 = load i8* %expandedKey_0_addr_10, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_0_load_5"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:57  %expandedKey_1_load_5 = load i8* %expandedKey_1_addr_10, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_1_load_5"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:59  %expandedKey_2_load_5 = load i8* %expandedKey_2_addr_10, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_2_load_5"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:61  %expandedKey_3_load_5 = load i8* %expandedKey_3_addr_10, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_3_load_5"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32">
<![CDATA[
.preheader.preheader.0:62  %roundKey_1_write_as = call i8 @_ssdm_op_Mux.ap_auto.4i8.i32(i8 %expandedKey_0_load_5, i8 %expandedKey_1_load_5, i8 %expandedKey_2_load_5, i8 %expandedKey_3_load_5, i32 %zext_ln318)

]]></Node>
<StgValue><ssdm name="roundKey_1_write_as"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:67  %expandedKey_1_load_6 = load i8* %expandedKey_1_addr_11, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_1_load_6"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:69  %expandedKey_2_load_6 = load i8* %expandedKey_2_addr_11, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_2_load_6"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:71  %expandedKey_3_load_6 = load i8* %expandedKey_3_addr_11, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_3_load_6"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:73  %expandedKey_0_load_6 = load i8* %expandedKey_0_addr_11, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_0_load_6"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32">
<![CDATA[
.preheader.preheader.0:74  %roundKey_5_write_as = call i8 @_ssdm_op_Mux.ap_auto.4i8.i32(i8 %expandedKey_1_load_6, i8 %expandedKey_2_load_6, i8 %expandedKey_3_load_6, i8 %expandedKey_0_load_6, i32 %zext_ln318)

]]></Node>
<StgValue><ssdm name="roundKey_5_write_as"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:75  %add_ln318_5 = add i8 6, %trunc_ln318_1

]]></Node>
<StgValue><ssdm name="add_ln318_5"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:76  %lshr_ln318_6 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %add_ln318_5, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln318_6"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:77  %zext_ln318_7 = zext i6 %lshr_ln318_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln318_7"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:78  %expandedKey_2_addr_12 = getelementptr [44 x i8]* %expandedKey_2, i64 0, i64 %zext_ln318_7

]]></Node>
<StgValue><ssdm name="expandedKey_2_addr_12"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:79  %expandedKey_2_load_7 = load i8* %expandedKey_2_addr_12, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_2_load_7"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:80  %expandedKey_3_addr_12 = getelementptr [44 x i8]* %expandedKey_3, i64 0, i64 %zext_ln318_7

]]></Node>
<StgValue><ssdm name="expandedKey_3_addr_12"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:81  %expandedKey_3_load_7 = load i8* %expandedKey_3_addr_12, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_3_load_7"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:82  %expandedKey_0_addr_12 = getelementptr [44 x i8]* %expandedKey_0, i64 0, i64 %zext_ln318_7

]]></Node>
<StgValue><ssdm name="expandedKey_0_addr_12"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:83  %expandedKey_0_load_7 = load i8* %expandedKey_0_addr_12, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_0_load_7"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:84  %expandedKey_1_addr_12 = getelementptr [44 x i8]* %expandedKey_1, i64 0, i64 %zext_ln318_7

]]></Node>
<StgValue><ssdm name="expandedKey_1_addr_12"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:85  %expandedKey_1_load_7 = load i8* %expandedKey_1_addr_12, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_1_load_7"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:87  %add_ln318_6 = add i8 7, %trunc_ln318_1

]]></Node>
<StgValue><ssdm name="add_ln318_6"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:88  %lshr_ln318_7 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %add_ln318_6, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln318_7"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:89  %zext_ln318_8 = zext i6 %lshr_ln318_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln318_8"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:90  %expandedKey_3_addr_13 = getelementptr [44 x i8]* %expandedKey_3, i64 0, i64 %zext_ln318_8

]]></Node>
<StgValue><ssdm name="expandedKey_3_addr_13"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:91  %expandedKey_3_load_8 = load i8* %expandedKey_3_addr_13, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_3_load_8"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:92  %expandedKey_0_addr_13 = getelementptr [44 x i8]* %expandedKey_0, i64 0, i64 %zext_ln318_8

]]></Node>
<StgValue><ssdm name="expandedKey_0_addr_13"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:93  %expandedKey_0_load_8 = load i8* %expandedKey_0_addr_13, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_0_load_8"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:94  %expandedKey_1_addr_13 = getelementptr [44 x i8]* %expandedKey_1, i64 0, i64 %zext_ln318_8

]]></Node>
<StgValue><ssdm name="expandedKey_1_addr_13"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:95  %expandedKey_1_load_8 = load i8* %expandedKey_1_addr_13, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_1_load_8"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:96  %expandedKey_2_addr_13 = getelementptr [44 x i8]* %expandedKey_2, i64 0, i64 %zext_ln318_8

]]></Node>
<StgValue><ssdm name="expandedKey_2_addr_13"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:97  %expandedKey_2_load_8 = load i8* %expandedKey_2_addr_13, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_2_load_8"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="131" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:79  %expandedKey_2_load_7 = load i8* %expandedKey_2_addr_12, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_2_load_7"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:81  %expandedKey_3_load_7 = load i8* %expandedKey_3_addr_12, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_3_load_7"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:83  %expandedKey_0_load_7 = load i8* %expandedKey_0_addr_12, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_0_load_7"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:85  %expandedKey_1_load_7 = load i8* %expandedKey_1_addr_12, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_1_load_7"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32">
<![CDATA[
.preheader.preheader.0:86  %roundKey_9_write_as = call i8 @_ssdm_op_Mux.ap_auto.4i8.i32(i8 %expandedKey_2_load_7, i8 %expandedKey_3_load_7, i8 %expandedKey_0_load_7, i8 %expandedKey_1_load_7, i32 %zext_ln318)

]]></Node>
<StgValue><ssdm name="roundKey_9_write_as"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:91  %expandedKey_3_load_8 = load i8* %expandedKey_3_addr_13, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_3_load_8"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:93  %expandedKey_0_load_8 = load i8* %expandedKey_0_addr_13, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_0_load_8"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:95  %expandedKey_1_load_8 = load i8* %expandedKey_1_addr_13, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_1_load_8"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:97  %expandedKey_2_load_8 = load i8* %expandedKey_2_addr_13, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_2_load_8"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32">
<![CDATA[
.preheader.preheader.0:98  %roundKey_13_write_a = call i8 @_ssdm_op_Mux.ap_auto.4i8.i32(i8 %expandedKey_3_load_8, i8 %expandedKey_0_load_8, i8 %expandedKey_1_load_8, i8 %expandedKey_2_load_8, i32 %zext_ln318)

]]></Node>
<StgValue><ssdm name="roundKey_13_write_a"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:99  %add_ln318_7 = add i8 8, %trunc_ln318_1

]]></Node>
<StgValue><ssdm name="add_ln318_7"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:100  %lshr_ln318_8 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %add_ln318_7, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln318_8"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:101  %zext_ln318_9 = zext i6 %lshr_ln318_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln318_9"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:102  %expandedKey_0_addr_14 = getelementptr [44 x i8]* %expandedKey_0, i64 0, i64 %zext_ln318_9

]]></Node>
<StgValue><ssdm name="expandedKey_0_addr_14"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:103  %expandedKey_0_load_9 = load i8* %expandedKey_0_addr_14, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_0_load_9"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:104  %expandedKey_1_addr_14 = getelementptr [44 x i8]* %expandedKey_1, i64 0, i64 %zext_ln318_9

]]></Node>
<StgValue><ssdm name="expandedKey_1_addr_14"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:105  %expandedKey_1_load_9 = load i8* %expandedKey_1_addr_14, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_1_load_9"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:106  %expandedKey_2_addr_14 = getelementptr [44 x i8]* %expandedKey_2, i64 0, i64 %zext_ln318_9

]]></Node>
<StgValue><ssdm name="expandedKey_2_addr_14"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:107  %expandedKey_2_load_9 = load i8* %expandedKey_2_addr_14, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_2_load_9"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:108  %expandedKey_3_addr_14 = getelementptr [44 x i8]* %expandedKey_3, i64 0, i64 %zext_ln318_9

]]></Node>
<StgValue><ssdm name="expandedKey_3_addr_14"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:109  %expandedKey_3_load_9 = load i8* %expandedKey_3_addr_14, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_3_load_9"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:111  %add_ln318_8 = add i8 9, %trunc_ln318_1

]]></Node>
<StgValue><ssdm name="add_ln318_8"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:112  %lshr_ln318_9 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %add_ln318_8, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln318_9"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:113  %zext_ln318_10 = zext i6 %lshr_ln318_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln318_10"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:114  %expandedKey_1_addr_15 = getelementptr [44 x i8]* %expandedKey_1, i64 0, i64 %zext_ln318_10

]]></Node>
<StgValue><ssdm name="expandedKey_1_addr_15"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:115  %expandedKey_1_load_10 = load i8* %expandedKey_1_addr_15, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_1_load_10"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:116  %expandedKey_2_addr_15 = getelementptr [44 x i8]* %expandedKey_2, i64 0, i64 %zext_ln318_10

]]></Node>
<StgValue><ssdm name="expandedKey_2_addr_15"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:117  %expandedKey_2_load_10 = load i8* %expandedKey_2_addr_15, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_2_load_10"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:118  %expandedKey_3_addr_15 = getelementptr [44 x i8]* %expandedKey_3, i64 0, i64 %zext_ln318_10

]]></Node>
<StgValue><ssdm name="expandedKey_3_addr_15"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:119  %expandedKey_3_load_10 = load i8* %expandedKey_3_addr_15, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_3_load_10"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:120  %expandedKey_0_addr_15 = getelementptr [44 x i8]* %expandedKey_0, i64 0, i64 %zext_ln318_10

]]></Node>
<StgValue><ssdm name="expandedKey_0_addr_15"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:121  %expandedKey_0_load_10 = load i8* %expandedKey_0_addr_15, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_0_load_10"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="163" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:103  %expandedKey_0_load_9 = load i8* %expandedKey_0_addr_14, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_0_load_9"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:105  %expandedKey_1_load_9 = load i8* %expandedKey_1_addr_14, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_1_load_9"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:107  %expandedKey_2_load_9 = load i8* %expandedKey_2_addr_14, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_2_load_9"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:109  %expandedKey_3_load_9 = load i8* %expandedKey_3_addr_14, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_3_load_9"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32">
<![CDATA[
.preheader.preheader.0:110  %roundKey_2_write_as = call i8 @_ssdm_op_Mux.ap_auto.4i8.i32(i8 %expandedKey_0_load_9, i8 %expandedKey_1_load_9, i8 %expandedKey_2_load_9, i8 %expandedKey_3_load_9, i32 %zext_ln318)

]]></Node>
<StgValue><ssdm name="roundKey_2_write_as"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:115  %expandedKey_1_load_10 = load i8* %expandedKey_1_addr_15, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_1_load_10"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:117  %expandedKey_2_load_10 = load i8* %expandedKey_2_addr_15, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_2_load_10"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:119  %expandedKey_3_load_10 = load i8* %expandedKey_3_addr_15, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_3_load_10"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:121  %expandedKey_0_load_10 = load i8* %expandedKey_0_addr_15, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_0_load_10"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32">
<![CDATA[
.preheader.preheader.0:122  %roundKey_6_write_as = call i8 @_ssdm_op_Mux.ap_auto.4i8.i32(i8 %expandedKey_1_load_10, i8 %expandedKey_2_load_10, i8 %expandedKey_3_load_10, i8 %expandedKey_0_load_10, i32 %zext_ln318)

]]></Node>
<StgValue><ssdm name="roundKey_6_write_as"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:123  %add_ln318_9 = add i8 10, %trunc_ln318_1

]]></Node>
<StgValue><ssdm name="add_ln318_9"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:124  %lshr_ln318_s = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %add_ln318_9, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln318_s"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:125  %zext_ln318_11 = zext i6 %lshr_ln318_s to i64

]]></Node>
<StgValue><ssdm name="zext_ln318_11"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:126  %expandedKey_2_addr_16 = getelementptr [44 x i8]* %expandedKey_2, i64 0, i64 %zext_ln318_11

]]></Node>
<StgValue><ssdm name="expandedKey_2_addr_16"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:127  %expandedKey_2_load_11 = load i8* %expandedKey_2_addr_16, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_2_load_11"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:128  %expandedKey_3_addr_16 = getelementptr [44 x i8]* %expandedKey_3, i64 0, i64 %zext_ln318_11

]]></Node>
<StgValue><ssdm name="expandedKey_3_addr_16"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:129  %expandedKey_3_load_11 = load i8* %expandedKey_3_addr_16, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_3_load_11"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:130  %expandedKey_0_addr_16 = getelementptr [44 x i8]* %expandedKey_0, i64 0, i64 %zext_ln318_11

]]></Node>
<StgValue><ssdm name="expandedKey_0_addr_16"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:131  %expandedKey_0_load_11 = load i8* %expandedKey_0_addr_16, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_0_load_11"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:132  %expandedKey_1_addr_16 = getelementptr [44 x i8]* %expandedKey_1, i64 0, i64 %zext_ln318_11

]]></Node>
<StgValue><ssdm name="expandedKey_1_addr_16"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:133  %expandedKey_1_load_11 = load i8* %expandedKey_1_addr_16, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_1_load_11"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:135  %add_ln318_10 = add i8 11, %trunc_ln318_1

]]></Node>
<StgValue><ssdm name="add_ln318_10"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:136  %lshr_ln318_10 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %add_ln318_10, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln318_10"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:137  %zext_ln318_12 = zext i6 %lshr_ln318_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln318_12"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:138  %expandedKey_3_addr_17 = getelementptr [44 x i8]* %expandedKey_3, i64 0, i64 %zext_ln318_12

]]></Node>
<StgValue><ssdm name="expandedKey_3_addr_17"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:139  %expandedKey_3_load_12 = load i8* %expandedKey_3_addr_17, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_3_load_12"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:140  %expandedKey_0_addr_17 = getelementptr [44 x i8]* %expandedKey_0, i64 0, i64 %zext_ln318_12

]]></Node>
<StgValue><ssdm name="expandedKey_0_addr_17"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:141  %expandedKey_0_load_12 = load i8* %expandedKey_0_addr_17, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_0_load_12"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:142  %expandedKey_1_addr_17 = getelementptr [44 x i8]* %expandedKey_1, i64 0, i64 %zext_ln318_12

]]></Node>
<StgValue><ssdm name="expandedKey_1_addr_17"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:143  %expandedKey_1_load_12 = load i8* %expandedKey_1_addr_17, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_1_load_12"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:144  %expandedKey_2_addr_17 = getelementptr [44 x i8]* %expandedKey_2, i64 0, i64 %zext_ln318_12

]]></Node>
<StgValue><ssdm name="expandedKey_2_addr_17"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:145  %expandedKey_2_load_12 = load i8* %expandedKey_2_addr_17, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_2_load_12"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="195" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:127  %expandedKey_2_load_11 = load i8* %expandedKey_2_addr_16, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_2_load_11"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:129  %expandedKey_3_load_11 = load i8* %expandedKey_3_addr_16, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_3_load_11"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:131  %expandedKey_0_load_11 = load i8* %expandedKey_0_addr_16, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_0_load_11"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:133  %expandedKey_1_load_11 = load i8* %expandedKey_1_addr_16, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_1_load_11"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32">
<![CDATA[
.preheader.preheader.0:134  %roundKey_10_write_a = call i8 @_ssdm_op_Mux.ap_auto.4i8.i32(i8 %expandedKey_2_load_11, i8 %expandedKey_3_load_11, i8 %expandedKey_0_load_11, i8 %expandedKey_1_load_11, i32 %zext_ln318)

]]></Node>
<StgValue><ssdm name="roundKey_10_write_a"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:139  %expandedKey_3_load_12 = load i8* %expandedKey_3_addr_17, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_3_load_12"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:141  %expandedKey_0_load_12 = load i8* %expandedKey_0_addr_17, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_0_load_12"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:143  %expandedKey_1_load_12 = load i8* %expandedKey_1_addr_17, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_1_load_12"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:145  %expandedKey_2_load_12 = load i8* %expandedKey_2_addr_17, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_2_load_12"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32">
<![CDATA[
.preheader.preheader.0:146  %roundKey_14_write_a = call i8 @_ssdm_op_Mux.ap_auto.4i8.i32(i8 %expandedKey_3_load_12, i8 %expandedKey_0_load_12, i8 %expandedKey_1_load_12, i8 %expandedKey_2_load_12, i32 %zext_ln318)

]]></Node>
<StgValue><ssdm name="roundKey_14_write_a"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:147  %add_ln318_11 = add i8 12, %trunc_ln318_1

]]></Node>
<StgValue><ssdm name="add_ln318_11"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:148  %lshr_ln318_11 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %add_ln318_11, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln318_11"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:149  %zext_ln318_13 = zext i6 %lshr_ln318_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln318_13"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:150  %expandedKey_0_addr_18 = getelementptr [44 x i8]* %expandedKey_0, i64 0, i64 %zext_ln318_13

]]></Node>
<StgValue><ssdm name="expandedKey_0_addr_18"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:151  %expandedKey_0_load_13 = load i8* %expandedKey_0_addr_18, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_0_load_13"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:152  %expandedKey_1_addr_18 = getelementptr [44 x i8]* %expandedKey_1, i64 0, i64 %zext_ln318_13

]]></Node>
<StgValue><ssdm name="expandedKey_1_addr_18"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:153  %expandedKey_1_load_13 = load i8* %expandedKey_1_addr_18, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_1_load_13"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:154  %expandedKey_2_addr_18 = getelementptr [44 x i8]* %expandedKey_2, i64 0, i64 %zext_ln318_13

]]></Node>
<StgValue><ssdm name="expandedKey_2_addr_18"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:155  %expandedKey_2_load_13 = load i8* %expandedKey_2_addr_18, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_2_load_13"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:156  %expandedKey_3_addr_18 = getelementptr [44 x i8]* %expandedKey_3, i64 0, i64 %zext_ln318_13

]]></Node>
<StgValue><ssdm name="expandedKey_3_addr_18"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:157  %expandedKey_3_load_13 = load i8* %expandedKey_3_addr_18, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_3_load_13"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:159  %add_ln318_12 = add i8 13, %trunc_ln318_1

]]></Node>
<StgValue><ssdm name="add_ln318_12"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:160  %lshr_ln318_12 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %add_ln318_12, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln318_12"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:161  %zext_ln318_14 = zext i6 %lshr_ln318_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln318_14"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:162  %expandedKey_1_addr_19 = getelementptr [44 x i8]* %expandedKey_1, i64 0, i64 %zext_ln318_14

]]></Node>
<StgValue><ssdm name="expandedKey_1_addr_19"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:163  %expandedKey_1_load_14 = load i8* %expandedKey_1_addr_19, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_1_load_14"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:164  %expandedKey_2_addr_19 = getelementptr [44 x i8]* %expandedKey_2, i64 0, i64 %zext_ln318_14

]]></Node>
<StgValue><ssdm name="expandedKey_2_addr_19"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:165  %expandedKey_2_load_14 = load i8* %expandedKey_2_addr_19, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_2_load_14"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:166  %expandedKey_3_addr_19 = getelementptr [44 x i8]* %expandedKey_3, i64 0, i64 %zext_ln318_14

]]></Node>
<StgValue><ssdm name="expandedKey_3_addr_19"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:167  %expandedKey_3_load_14 = load i8* %expandedKey_3_addr_19, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_3_load_14"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:168  %expandedKey_0_addr_19 = getelementptr [44 x i8]* %expandedKey_0, i64 0, i64 %zext_ln318_14

]]></Node>
<StgValue><ssdm name="expandedKey_0_addr_19"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:169  %expandedKey_0_load_14 = load i8* %expandedKey_0_addr_19, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_0_load_14"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="227" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:151  %expandedKey_0_load_13 = load i8* %expandedKey_0_addr_18, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_0_load_13"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:153  %expandedKey_1_load_13 = load i8* %expandedKey_1_addr_18, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_1_load_13"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:155  %expandedKey_2_load_13 = load i8* %expandedKey_2_addr_18, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_2_load_13"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:157  %expandedKey_3_load_13 = load i8* %expandedKey_3_addr_18, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_3_load_13"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32">
<![CDATA[
.preheader.preheader.0:158  %roundKey_3_write_as = call i8 @_ssdm_op_Mux.ap_auto.4i8.i32(i8 %expandedKey_0_load_13, i8 %expandedKey_1_load_13, i8 %expandedKey_2_load_13, i8 %expandedKey_3_load_13, i32 %zext_ln318)

]]></Node>
<StgValue><ssdm name="roundKey_3_write_as"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:163  %expandedKey_1_load_14 = load i8* %expandedKey_1_addr_19, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_1_load_14"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:165  %expandedKey_2_load_14 = load i8* %expandedKey_2_addr_19, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_2_load_14"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:167  %expandedKey_3_load_14 = load i8* %expandedKey_3_addr_19, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_3_load_14"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:169  %expandedKey_0_load_14 = load i8* %expandedKey_0_addr_19, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_0_load_14"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32">
<![CDATA[
.preheader.preheader.0:170  %roundKey_7_write_as = call i8 @_ssdm_op_Mux.ap_auto.4i8.i32(i8 %expandedKey_1_load_14, i8 %expandedKey_2_load_14, i8 %expandedKey_3_load_14, i8 %expandedKey_0_load_14, i32 %zext_ln318)

]]></Node>
<StgValue><ssdm name="roundKey_7_write_as"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:171  %add_ln318_13 = add i8 14, %trunc_ln318_1

]]></Node>
<StgValue><ssdm name="add_ln318_13"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:172  %lshr_ln318_13 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %add_ln318_13, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln318_13"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:173  %zext_ln318_15 = zext i6 %lshr_ln318_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln318_15"/></StgValue>
</operation>

<operation id="240" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:174  %expandedKey_2_addr_20 = getelementptr [44 x i8]* %expandedKey_2, i64 0, i64 %zext_ln318_15

]]></Node>
<StgValue><ssdm name="expandedKey_2_addr_20"/></StgValue>
</operation>

<operation id="241" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:175  %expandedKey_2_load_15 = load i8* %expandedKey_2_addr_20, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_2_load_15"/></StgValue>
</operation>

<operation id="242" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:176  %expandedKey_3_addr_20 = getelementptr [44 x i8]* %expandedKey_3, i64 0, i64 %zext_ln318_15

]]></Node>
<StgValue><ssdm name="expandedKey_3_addr_20"/></StgValue>
</operation>

<operation id="243" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:177  %expandedKey_3_load_15 = load i8* %expandedKey_3_addr_20, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_3_load_15"/></StgValue>
</operation>

<operation id="244" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:178  %expandedKey_0_addr_20 = getelementptr [44 x i8]* %expandedKey_0, i64 0, i64 %zext_ln318_15

]]></Node>
<StgValue><ssdm name="expandedKey_0_addr_20"/></StgValue>
</operation>

<operation id="245" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:179  %expandedKey_0_load_15 = load i8* %expandedKey_0_addr_20, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_0_load_15"/></StgValue>
</operation>

<operation id="246" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:180  %expandedKey_1_addr_20 = getelementptr [44 x i8]* %expandedKey_1, i64 0, i64 %zext_ln318_15

]]></Node>
<StgValue><ssdm name="expandedKey_1_addr_20"/></StgValue>
</operation>

<operation id="247" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:181  %expandedKey_1_load_15 = load i8* %expandedKey_1_addr_20, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_1_load_15"/></StgValue>
</operation>

<operation id="248" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:183  %add_ln318_14 = add i8 15, %trunc_ln318_1

]]></Node>
<StgValue><ssdm name="add_ln318_14"/></StgValue>
</operation>

<operation id="249" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:184  %lshr_ln318_14 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %add_ln318_14, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln318_14"/></StgValue>
</operation>

<operation id="250" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:185  %zext_ln318_16 = zext i6 %lshr_ln318_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln318_16"/></StgValue>
</operation>

<operation id="251" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:186  %expandedKey_3_addr_21 = getelementptr [44 x i8]* %expandedKey_3, i64 0, i64 %zext_ln318_16

]]></Node>
<StgValue><ssdm name="expandedKey_3_addr_21"/></StgValue>
</operation>

<operation id="252" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:187  %expandedKey_3_load_16 = load i8* %expandedKey_3_addr_21, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_3_load_16"/></StgValue>
</operation>

<operation id="253" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:188  %expandedKey_0_addr_21 = getelementptr [44 x i8]* %expandedKey_0, i64 0, i64 %zext_ln318_16

]]></Node>
<StgValue><ssdm name="expandedKey_0_addr_21"/></StgValue>
</operation>

<operation id="254" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:189  %expandedKey_0_load_16 = load i8* %expandedKey_0_addr_21, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_0_load_16"/></StgValue>
</operation>

<operation id="255" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:190  %expandedKey_1_addr_21 = getelementptr [44 x i8]* %expandedKey_1, i64 0, i64 %zext_ln318_16

]]></Node>
<StgValue><ssdm name="expandedKey_1_addr_21"/></StgValue>
</operation>

<operation id="256" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:191  %expandedKey_1_load_16 = load i8* %expandedKey_1_addr_21, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_1_load_16"/></StgValue>
</operation>

<operation id="257" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:192  %expandedKey_2_addr_21 = getelementptr [44 x i8]* %expandedKey_2, i64 0, i64 %zext_ln318_16

]]></Node>
<StgValue><ssdm name="expandedKey_2_addr_21"/></StgValue>
</operation>

<operation id="258" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:193  %expandedKey_2_load_16 = load i8* %expandedKey_2_addr_21, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_2_load_16"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="259" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:175  %expandedKey_2_load_15 = load i8* %expandedKey_2_addr_20, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_2_load_15"/></StgValue>
</operation>

<operation id="260" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:177  %expandedKey_3_load_15 = load i8* %expandedKey_3_addr_20, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_3_load_15"/></StgValue>
</operation>

<operation id="261" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:179  %expandedKey_0_load_15 = load i8* %expandedKey_0_addr_20, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_0_load_15"/></StgValue>
</operation>

<operation id="262" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:181  %expandedKey_1_load_15 = load i8* %expandedKey_1_addr_20, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_1_load_15"/></StgValue>
</operation>

<operation id="263" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32">
<![CDATA[
.preheader.preheader.0:182  %roundKey_11_write_a = call i8 @_ssdm_op_Mux.ap_auto.4i8.i32(i8 %expandedKey_2_load_15, i8 %expandedKey_3_load_15, i8 %expandedKey_0_load_15, i8 %expandedKey_1_load_15, i32 %zext_ln318)

]]></Node>
<StgValue><ssdm name="roundKey_11_write_a"/></StgValue>
</operation>

<operation id="264" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:187  %expandedKey_3_load_16 = load i8* %expandedKey_3_addr_21, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_3_load_16"/></StgValue>
</operation>

<operation id="265" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:189  %expandedKey_0_load_16 = load i8* %expandedKey_0_addr_21, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_0_load_16"/></StgValue>
</operation>

<operation id="266" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:191  %expandedKey_1_load_16 = load i8* %expandedKey_1_addr_21, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_1_load_16"/></StgValue>
</operation>

<operation id="267" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:193  %expandedKey_2_load_16 = load i8* %expandedKey_2_addr_21, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_2_load_16"/></StgValue>
</operation>

<operation id="268" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32">
<![CDATA[
.preheader.preheader.0:194  %roundKey_15_write_a = call i8 @_ssdm_op_Mux.ap_auto.4i8.i32(i8 %expandedKey_3_load_16, i8 %expandedKey_0_load_16, i8 %expandedKey_1_load_16, i8 %expandedKey_2_load_16, i32 %zext_ln318)

]]></Node>
<StgValue><ssdm name="roundKey_15_write_a"/></StgValue>
</operation>

<operation id="269" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:195  %mrv = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } undef, i8 %roundKey_0_write_as, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="270" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:196  %mrv_1 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv, i8 %roundKey_1_write_as, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="271" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:197  %mrv_2 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_1, i8 %roundKey_2_write_as, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="272" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:198  %mrv_3 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_2, i8 %roundKey_3_write_as, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="273" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:199  %mrv_4 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_3, i8 %roundKey_4_write_as, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="274" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:200  %mrv_5 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_4, i8 %roundKey_5_write_as, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="275" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:201  %mrv_6 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_5, i8 %roundKey_6_write_as, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="276" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:202  %mrv_7 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_6, i8 %roundKey_7_write_as, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="277" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:203  %mrv_8 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_7, i8 %roundKey_8_write_as, 8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="278" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:204  %mrv_9 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_8, i8 %roundKey_9_write_as, 9

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="279" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:205  %mrv_10 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_9, i8 %roundKey_10_write_a, 10

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="280" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:206  %mrv_11 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_10, i8 %roundKey_11_write_a, 11

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="281" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:207  %mrv_12 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_11, i8 %roundKey_12_write_a, 12

]]></Node>
<StgValue><ssdm name="mrv_12"/></StgValue>
</operation>

<operation id="282" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:208  %mrv_13 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_12, i8 %roundKey_13_write_a, 13

]]></Node>
<StgValue><ssdm name="mrv_13"/></StgValue>
</operation>

<operation id="283" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:209  %mrv_14 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_13, i8 %roundKey_14_write_a, 14

]]></Node>
<StgValue><ssdm name="mrv_14"/></StgValue>
</operation>

<operation id="284" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:210  %mrv_s = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_14, i8 %roundKey_15_write_a, 15

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="285" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="128">
<![CDATA[
.preheader.preheader.0:211  ret { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_s

]]></Node>
<StgValue><ssdm name="ret_ln320"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
