
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

          Version J-2014.09-SP2 for RHEL64 -- Nov 25, 2014
               Copyright (c) 1988-2014 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
Initializing gui preferences from file  /tp/xph2app/xph2app003/.synopsys_dv_prefs.tcl
source ../SCRIPTS/define_variables.tcl
WORK
#cd $PROJECT_PATH$WORK_PATH
analyze -library $LIBRARY_NAME -format vhdl $VHDL_FILES 
Running PRESTO HDLC
-- Compiling Source File ../../vhd/cell.vhd
Compiling Entity Declaration CELL
Compiling Architecture A of CELL
Warning:  ../../vhd/cell.vhd:28: The architecture A has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../vhd/cordic.vhd
Compiling Entity Declaration CORDIC_TOP
Compiling Architecture A of CORDIC_TOP
Warning:  ../../vhd/cordic.vhd:16: The architecture A has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../vhd/pre_process.vhd
Compiling Entity Declaration PRE_PROCESS
Compiling Architecture A of PRE_PROCESS
Warning:  ../../vhd/pre_process.vhd:19: The architecture A has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Loading db file '/softslin/AMS_410_CDS/synopsys/c35_3.3V/c35_CORELIB_TYP.db'
1
elaborate $DESIGN_NAME -architecture $ARCHI_TOP_NAME -library $LIBRARY_NAME
Loading db file '/softslin/synthesisvJ2014_09_sp2_64b/libraries/syn/gtech.db'
Loading db file '/softslin/synthesisvJ2014_09_sp2_64b/libraries/syn/standard.sldb'
  Loading link library 'c35_CORELIB_TYP'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'CORDIC_top'.
Information: Building the design 'PRE_PROCESS' instantiated from design 'CORDIC_top' with
	the parameters "Nb=8". (HDL-193)

Inferred memory devices in process
	in routine PRE_PROCESS_Nb8 line 27 in file
		'../../vhd/pre_process.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      Qout_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|        Z_reg        | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
|      Iout_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CELL' instantiated from design 'CORDIC_top' with
	the parameters "Nb=8,tan_i=45,shift=0". (HDL-193)
Warning:  ../../vhd/cell.vhd:66: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 57 in file
	'../../vhd/cell.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            66            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine CELL_Nb8_tan_i45_shift0 line 38 in file
		'../../vhd/cell.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_out_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      z_out_reg      | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
|      x_out_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CELL' instantiated from design 'CORDIC_top' with
	the parameters "Nb=8,tan_i=26,shift=1". (HDL-193)
Warning:  ../../vhd/cell.vhd:66: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 57 in file
	'../../vhd/cell.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            66            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine CELL_Nb8_tan_i26_shift1 line 38 in file
		'../../vhd/cell.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_out_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      z_out_reg      | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
|      x_out_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CELL' instantiated from design 'CORDIC_top' with
	the parameters "Nb=8,tan_i=14,shift=2". (HDL-193)
Warning:  ../../vhd/cell.vhd:66: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 57 in file
	'../../vhd/cell.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            66            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine CELL_Nb8_tan_i14_shift2 line 38 in file
		'../../vhd/cell.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_out_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      z_out_reg      | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
|      x_out_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CELL' instantiated from design 'CORDIC_top' with
	the parameters "Nb=8,tan_i=7,shift=3". (HDL-193)
Warning:  ../../vhd/cell.vhd:66: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 57 in file
	'../../vhd/cell.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            66            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine CELL_Nb8_tan_i7_shift3 line 38 in file
		'../../vhd/cell.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_out_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      z_out_reg      | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
|      x_out_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CELL' instantiated from design 'CORDIC_top' with
	the parameters "Nb=8,tan_i=3,shift=4". (HDL-193)
Warning:  ../../vhd/cell.vhd:66: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 57 in file
	'../../vhd/cell.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            66            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine CELL_Nb8_tan_i3_shift4 line 38 in file
		'../../vhd/cell.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_out_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      z_out_reg      | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
|      x_out_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CELL' instantiated from design 'CORDIC_top' with
	the parameters "Nb=8,tan_i=1,shift=5". (HDL-193)
Warning:  ../../vhd/cell.vhd:66: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 57 in file
	'../../vhd/cell.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            66            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine CELL_Nb8_tan_i1_shift5 line 38 in file
		'../../vhd/cell.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_out_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      z_out_reg      | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
|      x_out_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
source ../SCRIPTS/constraints.tcl
1
compile -exact_map -area_effort high -ungroup_all
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.2 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 13 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Setting dont_use on dont_touched lib_cell 'c35_CORELIB_TYP'/'DLY12'. (OPT-1307)
Warning: Setting dont_use on dont_touched lib_cell 'c35_CORELIB_TYP'/'DLY22'. (OPT-1307)
Warning: Setting dont_use on dont_touched lib_cell 'c35_CORELIB_TYP'/'DLY32'. (OPT-1307)
Warning: Setting dont_use on dont_touched lib_cell 'c35_CORELIB_TYP'/'DLY42'. (OPT-1307)
  Loading target library 'c35_CORELIB_TYP'

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'CELL_Nb8_tan_i1_shift5'
  Processing 'CELL_Nb8_tan_i3_shift4'
  Processing 'CELL_Nb8_tan_i7_shift3'
  Processing 'CELL_Nb8_tan_i14_shift2'
  Processing 'CELL_Nb8_tan_i26_shift1'
  Processing 'CELL_Nb8_tan_i45_shift0'
  Processing 'PRE_PROCESS_Nb8'
Information: The register 'Z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'CORDIC_top'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Ungrouping hierarchy pp1. (OPT-772)
Information: Ungrouping hierarchy cell1. (OPT-772)
Information: Ungrouping hierarchy cell2. (OPT-772)
Information: Ungrouping hierarchy cell3. (OPT-772)
Information: Ungrouping hierarchy cell4. (OPT-772)
Information: Ungrouping hierarchy cell5. (OPT-772)
Information: Ungrouping hierarchy cell6. (OPT-772)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'DW01_inc_width9'
  Processing 'DW01_dec_width9'
  Processing 'DW01_add_width9'
  Processing 'DW01_sub_width8'
  Processing 'DW01_sub_width9'
  Processing 'DW01_add_width8'
  Processing 'DW01_add_width9'
  Processing 'DW01_add_width8'
  Processing 'DW01_sub_width8'
  Processing 'DW01_sub_width9'
  Processing 'DW01_sub_width8'
  Processing 'DW01_add_width8'
  Processing 'DW01_add_width9'
  Processing 'DW01_add_width8'
  Processing 'DW01_sub_width8'
  Processing 'DW01_sub_width9'
  Processing 'DW01_sub_width8'
  Processing 'DW01_add_width8'
  Processing 'DW01_add_width9'
  Processing 'DW01_add_width8'
  Processing 'DW01_sub_width8'
  Processing 'DW01_sub_width9'
  Processing 'DW01_sub_width8'
  Processing 'DW01_add_width8'
  Processing 'DW01_add_width8'
  Processing 'DW01_add_width9'
  Processing 'DW01_sub_width8'
  Processing 'DW01_sub_width9'
  Processing 'DW01_sub_width8'
  Processing 'DW01_sub_width8'
  Processing 'DW01_sub_width8'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03  179289.4      0.00       0.0       0.0                          
    0:00:03  179289.4      0.00       0.0       0.0                          
    0:00:03  179289.4      0.00       0.0       0.0                          
    0:00:03  179289.4      0.00       0.0       0.0                          
    0:00:03  179289.4      0.00       0.0       0.0                          
    0:00:04  146788.6      0.00       0.0       0.0                          
    0:00:04  146078.8      0.00       0.0       0.0                          
    0:00:04  145569.2      0.00       0.0       0.0                          
    0:00:04  145569.2      0.00       0.0       0.0                          
    0:00:04  145569.2      0.00       0.0       0.0                          
    0:00:04  145569.2      0.00       0.0       0.0                          
    0:00:04  145569.2      0.00       0.0       0.0                          
    0:00:04  145569.2      0.00       0.0       0.0                          
    0:00:04  145569.2      0.00       0.0       0.0                          
    0:00:04  145569.2      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04  145569.2      0.00       0.0       0.0                          
    0:00:04  145569.2      0.00       0.0       0.0                          
    0:00:04  145569.2      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04  145569.2      0.00       0.0       0.0                          
    0:00:04  145569.2      0.00       0.0       0.0                          
    0:00:04  139939.6      0.00       0.0       0.0                          
    0:00:04  138332.4      0.00       0.0       0.0                          
    0:00:04  138005.6      0.00       0.0       0.0                          
    0:00:04  137869.4      0.00       0.0       0.0                          
    0:00:04  137778.6      0.00       0.0       0.0                          
    0:00:04  137778.6      0.00       0.0       0.0                          
    0:00:04  137778.6      0.00       0.0       0.0                          
    0:00:04  137778.6      0.00       0.0       0.0                          
    0:00:04  137778.6      0.00       0.0       0.0                          
    0:00:04  137778.6      0.00       0.0       0.0                          
    0:00:04  137778.6      0.00       0.0       0.0                          
    0:00:04  137778.6      0.00       0.0       0.0                          
    0:00:04  137778.6      0.00       0.0       0.0                          
Loading db file '/softslin/AMS_410_CDS/synopsys/c35_3.3V/c35_CORELIB_TYP.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
write_sdf RESULTS/$DESIGN_NAME.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Error: Cannot write the '/tp/xph2app/xph2app003/Prj_conception/Design/synth/WORK/RESULTS/CORDIC_top.sdf' file. (UID-29)
0
#write -format ddc -hierarchy -output RESULTS/$DESIGN_NAME.ddc
#Genere la netlist au format VHDL
write -hierarchy -format vhdl -output ../RESULTS/$DESIGN_NAME.vhd	
Writing vhdl file '/tp/xph2app/xph2app003/Prj_conception/Design/synth/RESULTS/CORDIC_top.vhd'.
Warning: A dummy net 'n_1000' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1001' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1002' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1003' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1004' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1005' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1006' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1007' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1008' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1009' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1010' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1011' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1012' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1013' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1014' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1015' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1016' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1017' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1018' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1019' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1020' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1021' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1022' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1023' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1024' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1025' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1026' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1027' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1028' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1029' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1030' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1031' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1032' is created to connect open pin 'QN'. (VHDL-290)
1
report_timing -nworst 10	> ../REPORTS/$DESIGN_NAME.timing.log
report_area			> ../REPORTS/$DESIGN_NAME.area.log
report_power			> ../REPORTS/$DESIGN_NAME.power.log
report_cell			> ../REPORTS/$DESIGN_NAME.cell.log
report_clock			> ../REPORTS/$DESIGN_NAME.clock.log
report_qor			> ../REPORTS/$DESIGN_NAME.qor.log
quit

Thank you...
