<!-- HTML header for doxygen 1.8.20-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Digital Power Starter Kit 3 Firmware: Device Peripheral Assignments</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" async="async" src="https://cdn.jsdelivr.net/npm/mathjax@2/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="mchp.css" rel="stylesheet" type="text/css"/>
<link href="mchp_theme.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea" style="background-color: #000000;">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 36px;">
  <td id="projectlogo" style="padding-left: 0.2em; vertical-align: middle;"><img alt="Logo" src="microchip-docs.png"/></td>
  <td id="projectalign" style="padding-left: 0.0em;">
   <div id="projectname" style="color: white; font-size:16px;">Digital Power Starter Kit 3 Firmware
   </div>
   <div id="projectbrief" style="color: grey; font-size:12px;">dsPIC33C Boost Converter Voltage Mode Control Example</div>
  </td>
   <td style="padding-top: 10px; height: 20px; vertical-align: top;">        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('a00490.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">Device Peripheral Assignments<div class="ingroups"><a class="el" href="a00658.html">Hardware Abstraction Layer</a> &raquo; <a class="el" href="a00487.html">State Machine Settings</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Assignment of microcontroller device specific chip-resources to circuit functions and signals.  
<a href="#details">More...</a></p>
<div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Collaboration diagram for Device Peripheral Assignments:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<center><table><tr><td><div class="center"><iframe scrolling="no" frameborder="0" src="a00490.svg" width="614" height="36"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="memitem:gafe6fa688ecff34a5045edcc4217da120"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00490.html#gafe6fa688ecff34a5045edcc4217da120">_OsTimerInterrupt</a>&#160;&#160;&#160;_T1Interrupt</td></tr>
<tr class="memdesc:gafe6fa688ecff34a5045edcc4217da120"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global state-machine peripheral assignments.  <a href="#gafe6fa688ecff34a5045edcc4217da120">More...</a><br /></td></tr>
<tr class="separator:gafe6fa688ecff34a5045edcc4217da120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e2f08edcbbe0b28c502b3b024572962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00490.html#ga9e2f08edcbbe0b28c502b3b024572962">_OSTIMER_IP</a>&#160;&#160;&#160;_T1IP</td></tr>
<tr class="memdesc:ga9e2f08edcbbe0b28c502b3b024572962"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register  <a href="#ga9e2f08edcbbe0b28c502b3b024572962">More...</a><br /></td></tr>
<tr class="separator:ga9e2f08edcbbe0b28c502b3b024572962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf169ca56f95334f16dd2bca15dc108d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00490.html#gaf169ca56f95334f16dd2bca15dc108d5">_OSTIMER_IE</a>&#160;&#160;&#160;_T1IE</td></tr>
<tr class="memdesc:gaf169ca56f95334f16dd2bca15dc108d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt enable bit  <a href="#gaf169ca56f95334f16dd2bca15dc108d5">More...</a><br /></td></tr>
<tr class="separator:gaf169ca56f95334f16dd2bca15dc108d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0c6fb4644dc461d279c70028eeb0e0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00490.html#gaf0c6fb4644dc461d279c70028eeb0e0a">_OSTIMER_IF</a>&#160;&#160;&#160;_T1IF</td></tr>
<tr class="memdesc:gaf0c6fb4644dc461d279c70028eeb0e0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt flag bit  <a href="#gaf0c6fb4644dc461d279c70028eeb0e0a">More...</a><br /></td></tr>
<tr class="separator:gaf0c6fb4644dc461d279c70028eeb0e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae01b52fce8c5689574bfa3ad07c29f4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00490.html#gae01b52fce8c5689574bfa3ad07c29f4e">_OSTIMER_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gae01b52fce8c5689574bfa3ad07c29f4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority (1 ... 7, default = 2)  <a href="#gae01b52fce8c5689574bfa3ad07c29f4e">More...</a><br /></td></tr>
<tr class="separator:gae01b52fce8c5689574bfa3ad07c29f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe6fa688ecff34a5045edcc4217da120"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00490.html#gafe6fa688ecff34a5045edcc4217da120">_OsTimerInterrupt</a>&#160;&#160;&#160;_T1Interrupt</td></tr>
<tr class="memdesc:gafe6fa688ecff34a5045edcc4217da120"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global state-machine peripheral assignments.  <a href="#gafe6fa688ecff34a5045edcc4217da120">More...</a><br /></td></tr>
<tr class="separator:gafe6fa688ecff34a5045edcc4217da120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e2f08edcbbe0b28c502b3b024572962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00490.html#ga9e2f08edcbbe0b28c502b3b024572962">_OSTIMER_IP</a>&#160;&#160;&#160;_T1IP</td></tr>
<tr class="memdesc:ga9e2f08edcbbe0b28c502b3b024572962"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register  <a href="#ga9e2f08edcbbe0b28c502b3b024572962">More...</a><br /></td></tr>
<tr class="separator:ga9e2f08edcbbe0b28c502b3b024572962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf169ca56f95334f16dd2bca15dc108d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00490.html#gaf169ca56f95334f16dd2bca15dc108d5">_OSTIMER_IE</a>&#160;&#160;&#160;_T1IE</td></tr>
<tr class="memdesc:gaf169ca56f95334f16dd2bca15dc108d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt enable bit  <a href="#gaf169ca56f95334f16dd2bca15dc108d5">More...</a><br /></td></tr>
<tr class="separator:gaf169ca56f95334f16dd2bca15dc108d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0c6fb4644dc461d279c70028eeb0e0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00490.html#gaf0c6fb4644dc461d279c70028eeb0e0a">_OSTIMER_IF</a>&#160;&#160;&#160;_T1IF</td></tr>
<tr class="memdesc:gaf0c6fb4644dc461d279c70028eeb0e0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt flag bit  <a href="#gaf0c6fb4644dc461d279c70028eeb0e0a">More...</a><br /></td></tr>
<tr class="separator:gaf0c6fb4644dc461d279c70028eeb0e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae01b52fce8c5689574bfa3ad07c29f4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00490.html#gae01b52fce8c5689574bfa3ad07c29f4e">_OSTIMER_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gae01b52fce8c5689574bfa3ad07c29f4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority (1 ... 7, default = 2)  <a href="#gae01b52fce8c5689574bfa3ad07c29f4e">More...</a><br /></td></tr>
<tr class="separator:gae01b52fce8c5689574bfa3ad07c29f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0861e83f11e9cc3a8c63832a0a7c354"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00490.html#gab0861e83f11e9cc3a8c63832a0a7c354">_OSTIMER_PER</a>&#160;&#160;&#160;PR1</td></tr>
<tr class="memdesc:gab0861e83f11e9cc3a8c63832a0a7c354"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer period register.  <a href="#gab0861e83f11e9cc3a8c63832a0a7c354">More...</a><br /></td></tr>
<tr class="separator:gab0861e83f11e9cc3a8c63832a0a7c354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfc83dfca03a6778611f0da06d06353f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00490.html#gacfc83dfca03a6778611f0da06d06353f">_OSTIMER_TMRCAP</a>&#160;&#160;&#160;TMR1</td></tr>
<tr class="memdesc:gacfc83dfca03a6778611f0da06d06353f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer period counter register.  <a href="#gacfc83dfca03a6778611f0da06d06353f">More...</a><br /></td></tr>
<tr class="separator:gacfc83dfca03a6778611f0da06d06353f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76b85f3326e26e730b5b937f3f1ef14c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00490.html#ga76b85f3326e26e730b5b937f3f1ef14c">_UartRxInterrupt</a>&#160;&#160;&#160;_U1RXInterrupt</td></tr>
<tr class="memdesc:ga76b85f3326e26e730b5b937f3f1ef14c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt serivce routine label.  <a href="#ga76b85f3326e26e730b5b937f3f1ef14c">More...</a><br /></td></tr>
<tr class="separator:ga76b85f3326e26e730b5b937f3f1ef14c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga098cfbb24b601de811cbd993d8a3ca93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00490.html#ga098cfbb24b601de811cbd993d8a3ca93">_UartRx_IP</a>&#160;&#160;&#160;_U1RXIP</td></tr>
<tr class="memdesc:ga098cfbb24b601de811cbd993d8a3ca93"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register  <a href="#ga098cfbb24b601de811cbd993d8a3ca93">More...</a><br /></td></tr>
<tr class="separator:ga098cfbb24b601de811cbd993d8a3ca93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga188b1f020fbaf80e5b87b8e2349b1686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00490.html#ga188b1f020fbaf80e5b87b8e2349b1686">_UartRx_IE</a>&#160;&#160;&#160;_U1RXIE</td></tr>
<tr class="memdesc:ga188b1f020fbaf80e5b87b8e2349b1686"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt enable bit  <a href="#ga188b1f020fbaf80e5b87b8e2349b1686">More...</a><br /></td></tr>
<tr class="separator:ga188b1f020fbaf80e5b87b8e2349b1686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10af9e627092641f69de0d66aa49c0f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00490.html#ga10af9e627092641f69de0d66aa49c0f2">_UartRx_IF</a>&#160;&#160;&#160;_U1RXIF</td></tr>
<tr class="memdesc:ga10af9e627092641f69de0d66aa49c0f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt flag bit  <a href="#ga10af9e627092641f69de0d66aa49c0f2">More...</a><br /></td></tr>
<tr class="separator:ga10af9e627092641f69de0d66aa49c0f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18ef34e48178d2c5cd5d3f43654a88fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00490.html#ga18ef34e48178d2c5cd5d3f43654a88fc">_UartTxInterrupt</a>&#160;&#160;&#160;_U1TXInterrupt</td></tr>
<tr class="memdesc:ga18ef34e48178d2c5cd5d3f43654a88fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt serivce routine label.  <a href="#ga18ef34e48178d2c5cd5d3f43654a88fc">More...</a><br /></td></tr>
<tr class="separator:ga18ef34e48178d2c5cd5d3f43654a88fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcadb98c446b9720d7bc3224ba435ee6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00490.html#gafcadb98c446b9720d7bc3224ba435ee6">_UartTx_IP</a>&#160;&#160;&#160;_U1TXIP</td></tr>
<tr class="memdesc:gafcadb98c446b9720d7bc3224ba435ee6"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register  <a href="#gafcadb98c446b9720d7bc3224ba435ee6">More...</a><br /></td></tr>
<tr class="separator:gafcadb98c446b9720d7bc3224ba435ee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26e7c84add17a259052d185a16358730"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00490.html#ga26e7c84add17a259052d185a16358730">_UartTx_IE</a>&#160;&#160;&#160;_U1TXIE</td></tr>
<tr class="memdesc:ga26e7c84add17a259052d185a16358730"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt enable bit  <a href="#ga26e7c84add17a259052d185a16358730">More...</a><br /></td></tr>
<tr class="separator:ga26e7c84add17a259052d185a16358730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2c0b9f0d9c77527669b0b5a710ddff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00490.html#gac2c0b9f0d9c77527669b0b5a710ddff6">_UartTx_IF</a>&#160;&#160;&#160;_U1TXIF</td></tr>
<tr class="memdesc:gac2c0b9f0d9c77527669b0b5a710ddff6"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt flag bit  <a href="#gac2c0b9f0d9c77527669b0b5a710ddff6">More...</a><br /></td></tr>
<tr class="separator:gac2c0b9f0d9c77527669b0b5a710ddff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9afc50d96ff8e49a951804851fc4b21f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00490.html#ga9afc50d96ff8e49a951804851fc4b21f">_UartRxDmaInterrupt</a>&#160;&#160;&#160;_DMA1Interrupt</td></tr>
<tr class="memdesc:ga9afc50d96ff8e49a951804851fc4b21f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt serivce routine label.  <a href="#ga9afc50d96ff8e49a951804851fc4b21f">More...</a><br /></td></tr>
<tr class="separator:ga9afc50d96ff8e49a951804851fc4b21f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a6083c648cbd8b639e7ae47e270abad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00490.html#ga6a6083c648cbd8b639e7ae47e270abad">_UartRxDma_IP</a>&#160;&#160;&#160;_DMA1IP</td></tr>
<tr class="memdesc:ga6a6083c648cbd8b639e7ae47e270abad"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register  <a href="#ga6a6083c648cbd8b639e7ae47e270abad">More...</a><br /></td></tr>
<tr class="separator:ga6a6083c648cbd8b639e7ae47e270abad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7c25c27394bd0c03e586b1f91b2e82c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00490.html#gaf7c25c27394bd0c03e586b1f91b2e82c">_UartRxDma_IE</a>&#160;&#160;&#160;_DMA1IE</td></tr>
<tr class="memdesc:gaf7c25c27394bd0c03e586b1f91b2e82c"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt enable bit  <a href="#gaf7c25c27394bd0c03e586b1f91b2e82c">More...</a><br /></td></tr>
<tr class="separator:gaf7c25c27394bd0c03e586b1f91b2e82c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58c5cf60d1b7d2a7f79b03ea453a42f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00490.html#ga58c5cf60d1b7d2a7f79b03ea453a42f6">_UartRxDma_IF</a>&#160;&#160;&#160;_DMA1IF</td></tr>
<tr class="memdesc:ga58c5cf60d1b7d2a7f79b03ea453a42f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt flag bit  <a href="#ga58c5cf60d1b7d2a7f79b03ea453a42f6">More...</a><br /></td></tr>
<tr class="separator:ga58c5cf60d1b7d2a7f79b03ea453a42f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ce89c744a0cb7884bd277ee3af17599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00490.html#ga3ce89c744a0cb7884bd277ee3af17599">_UartTxDmaInterrupt</a>&#160;&#160;&#160;_DMA0Interrupt</td></tr>
<tr class="memdesc:ga3ce89c744a0cb7884bd277ee3af17599"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt serivce routine label.  <a href="#ga3ce89c744a0cb7884bd277ee3af17599">More...</a><br /></td></tr>
<tr class="separator:ga3ce89c744a0cb7884bd277ee3af17599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf27aa741c5d91eaba704a805e795649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00490.html#gaaf27aa741c5d91eaba704a805e795649">_UartTxDma_IP</a>&#160;&#160;&#160;_DMA0IP</td></tr>
<tr class="memdesc:gaaf27aa741c5d91eaba704a805e795649"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register  <a href="#gaaf27aa741c5d91eaba704a805e795649">More...</a><br /></td></tr>
<tr class="separator:gaaf27aa741c5d91eaba704a805e795649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3a660eded8743ce41c6da470a51611e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00490.html#gab3a660eded8743ce41c6da470a51611e">_UartTxDma_IE</a>&#160;&#160;&#160;_DMA0IE</td></tr>
<tr class="memdesc:gab3a660eded8743ce41c6da470a51611e"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt enable bit  <a href="#gab3a660eded8743ce41c6da470a51611e">More...</a><br /></td></tr>
<tr class="separator:gab3a660eded8743ce41c6da470a51611e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf42e8a5593b9a35e7a6b51c78395bdae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00490.html#gaf42e8a5593b9a35e7a6b51c78395bdae">_UartTxDma_IF</a>&#160;&#160;&#160;_DMA0IF</td></tr>
<tr class="memdesc:gaf42e8a5593b9a35e7a6b51c78395bdae"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt flag bit  <a href="#gaf42e8a5593b9a35e7a6b51c78395bdae">More...</a><br /></td></tr>
<tr class="separator:gaf42e8a5593b9a35e7a6b51c78395bdae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5935117ddb9363cd7d0066ed2914ab63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00490.html#ga5935117ddb9363cd7d0066ed2914ab63">_CRCxInterrupt</a>&#160;&#160;&#160;_CRCInterrupt</td></tr>
<tr class="memdesc:ga5935117ddb9363cd7d0066ed2914ab63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt serivce routine label.  <a href="#ga5935117ddb9363cd7d0066ed2914ab63">More...</a><br /></td></tr>
<tr class="separator:ga5935117ddb9363cd7d0066ed2914ab63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81aa4bb72214294b34bf11fdde149982"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00490.html#ga81aa4bb72214294b34bf11fdde149982">_CRC_IP</a>&#160;&#160;&#160;_CRCIP</td></tr>
<tr class="memdesc:ga81aa4bb72214294b34bf11fdde149982"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register  <a href="#ga81aa4bb72214294b34bf11fdde149982">More...</a><br /></td></tr>
<tr class="separator:ga81aa4bb72214294b34bf11fdde149982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b86f2aa54d47bdcd90b75b98fa11a95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00490.html#ga3b86f2aa54d47bdcd90b75b98fa11a95">_CRC_IE</a>&#160;&#160;&#160;_CRCIE</td></tr>
<tr class="memdesc:ga3b86f2aa54d47bdcd90b75b98fa11a95"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt enable bit  <a href="#ga3b86f2aa54d47bdcd90b75b98fa11a95">More...</a><br /></td></tr>
<tr class="separator:ga3b86f2aa54d47bdcd90b75b98fa11a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga306d10c3995e17b87bf61c9bbb4d8e12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00490.html#ga306d10c3995e17b87bf61c9bbb4d8e12">_CRC_IF</a>&#160;&#160;&#160;_CRCIF</td></tr>
<tr class="memdesc:ga306d10c3995e17b87bf61c9bbb4d8e12"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt flag bit  <a href="#ga306d10c3995e17b87bf61c9bbb4d8e12">More...</a><br /></td></tr>
<tr class="separator:ga306d10c3995e17b87bf61c9bbb4d8e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a7d0c181c86aea1e42ebc768949f1f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00490.html#ga3a7d0c181c86aea1e42ebc768949f1f0">_CRCFIFO_FULL</a>&#160;&#160;&#160;_CRCFUL</td></tr>
<tr class="memdesc:ga3a7d0c181c86aea1e42ebc768949f1f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flag for FIFO Full bit.  <a href="#ga3a7d0c181c86aea1e42ebc768949f1f0">More...</a><br /></td></tr>
<tr class="separator:ga3a7d0c181c86aea1e42ebc768949f1f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga606d9747bb4798404023f1f128c0ee50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00490.html#ga606d9747bb4798404023f1f128c0ee50">UART_RX_ISR_PRIORITY</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga606d9747bb4798404023f1f128c0ee50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Voltage loop interrupt vector priority (valid settings between 0...6 with 6 being the highest priority)  <a href="#ga606d9747bb4798404023f1f128c0ee50">More...</a><br /></td></tr>
<tr class="separator:ga606d9747bb4798404023f1f128c0ee50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3638fcb8742f777a4e478be3d5bd945"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00490.html#gaa3638fcb8742f777a4e478be3d5bd945">UART_TX_ISR_PRIORITY</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gaa3638fcb8742f777a4e478be3d5bd945"><td class="mdescLeft">&#160;</td><td class="mdescRight">Voltage loop interrupt vector priority (valid settings between 0...6 with 6 being the highest priority)  <a href="#gaa3638fcb8742f777a4e478be3d5bd945">More...</a><br /></td></tr>
<tr class="separator:gaa3638fcb8742f777a4e478be3d5bd945"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Assignment of microcontroller device specific chip-resources to circuit functions and signals. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga3b86f2aa54d47bdcd90b75b98fa11a95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b86f2aa54d47bdcd90b75b98fa11a95">&#9670;&nbsp;</a></span>_CRC_IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CRC_IE&#160;&#160;&#160;_CRCIE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt enable bit </p>

<p class="definition">Definition at line <a class="el" href="a00194_source.html#l00199">199</a> of file <a class="el" href="a00194_source.html">dspic33c_mcal.h</a>.</p>

</div>
</div>
<a id="ga306d10c3995e17b87bf61c9bbb4d8e12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga306d10c3995e17b87bf61c9bbb4d8e12">&#9670;&nbsp;</a></span>_CRC_IF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CRC_IF&#160;&#160;&#160;_CRCIF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt flag bit </p>

<p class="definition">Definition at line <a class="el" href="a00194_source.html#l00200">200</a> of file <a class="el" href="a00194_source.html">dspic33c_mcal.h</a>.</p>

</div>
</div>
<a id="ga81aa4bb72214294b34bf11fdde149982"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81aa4bb72214294b34bf11fdde149982">&#9670;&nbsp;</a></span>_CRC_IP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CRC_IP&#160;&#160;&#160;_CRCIP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority register </p>

<p class="definition">Definition at line <a class="el" href="a00194_source.html#l00198">198</a> of file <a class="el" href="a00194_source.html">dspic33c_mcal.h</a>.</p>

</div>
</div>
<a id="ga3a7d0c181c86aea1e42ebc768949f1f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a7d0c181c86aea1e42ebc768949f1f0">&#9670;&nbsp;</a></span>_CRCFIFO_FULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CRCFIFO_FULL&#160;&#160;&#160;_CRCFUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flag for FIFO Full bit. </p>

<p class="definition">Definition at line <a class="el" href="a00194_source.html#l00201">201</a> of file <a class="el" href="a00194_source.html">dspic33c_mcal.h</a>.</p>

</div>
</div>
<a id="ga5935117ddb9363cd7d0066ed2914ab63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5935117ddb9363cd7d0066ed2914ab63">&#9670;&nbsp;</a></span>_CRCxInterrupt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CRCxInterrupt&#160;&#160;&#160;_CRCInterrupt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt serivce routine label. </p>

<p class="definition">Definition at line <a class="el" href="a00194_source.html#l00197">197</a> of file <a class="el" href="a00194_source.html">dspic33c_mcal.h</a>.</p>

</div>
</div>
<a id="gaf169ca56f95334f16dd2bca15dc108d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf169ca56f95334f16dd2bca15dc108d5">&#9670;&nbsp;</a></span>_OSTIMER_IE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _OSTIMER_IE&#160;&#160;&#160;_T1IE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt enable bit </p>

<p class="definition">Definition at line <a class="el" href="a00194_source.html#l00171">171</a> of file <a class="el" href="a00194_source.html">dspic33c_mcal.h</a>.</p>

</div>
</div>
<a id="gaf169ca56f95334f16dd2bca15dc108d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf169ca56f95334f16dd2bca15dc108d5">&#9670;&nbsp;</a></span>_OSTIMER_IE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _OSTIMER_IE&#160;&#160;&#160;_T1IE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt enable bit </p>

<p class="definition">Definition at line <a class="el" href="a00143_source.html#l00176">176</a> of file <a class="el" href="a00143_source.html">dpsk3_hwdescr.h</a>.</p>

</div>
</div>
<a id="gaf0c6fb4644dc461d279c70028eeb0e0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0c6fb4644dc461d279c70028eeb0e0a">&#9670;&nbsp;</a></span>_OSTIMER_IF <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _OSTIMER_IF&#160;&#160;&#160;_T1IF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt flag bit </p>

<p class="definition">Definition at line <a class="el" href="a00194_source.html#l00172">172</a> of file <a class="el" href="a00194_source.html">dspic33c_mcal.h</a>.</p>

</div>
</div>
<a id="gaf0c6fb4644dc461d279c70028eeb0e0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0c6fb4644dc461d279c70028eeb0e0a">&#9670;&nbsp;</a></span>_OSTIMER_IF <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _OSTIMER_IF&#160;&#160;&#160;_T1IF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt flag bit </p>

<p class="definition">Definition at line <a class="el" href="a00143_source.html#l00177">177</a> of file <a class="el" href="a00143_source.html">dpsk3_hwdescr.h</a>.</p>

</div>
</div>
<a id="ga9e2f08edcbbe0b28c502b3b024572962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e2f08edcbbe0b28c502b3b024572962">&#9670;&nbsp;</a></span>_OSTIMER_IP <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _OSTIMER_IP&#160;&#160;&#160;_T1IP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority register </p>

<p class="definition">Definition at line <a class="el" href="a00194_source.html#l00170">170</a> of file <a class="el" href="a00194_source.html">dspic33c_mcal.h</a>.</p>

</div>
</div>
<a id="ga9e2f08edcbbe0b28c502b3b024572962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e2f08edcbbe0b28c502b3b024572962">&#9670;&nbsp;</a></span>_OSTIMER_IP <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _OSTIMER_IP&#160;&#160;&#160;_T1IP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority register </p>

<p class="definition">Definition at line <a class="el" href="a00143_source.html#l00175">175</a> of file <a class="el" href="a00143_source.html">dpsk3_hwdescr.h</a>.</p>

</div>
</div>
<a id="gab0861e83f11e9cc3a8c63832a0a7c354"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0861e83f11e9cc3a8c63832a0a7c354">&#9670;&nbsp;</a></span>_OSTIMER_PER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _OSTIMER_PER&#160;&#160;&#160;PR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer period register. </p>

<p class="definition">Definition at line <a class="el" href="a00194_source.html#l00174">174</a> of file <a class="el" href="a00194_source.html">dspic33c_mcal.h</a>.</p>

</div>
</div>
<a id="gae01b52fce8c5689574bfa3ad07c29f4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae01b52fce8c5689574bfa3ad07c29f4e">&#9670;&nbsp;</a></span>_OSTIMER_PRIORITY <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _OSTIMER_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority (1 ... 7, default = 2) </p>

<p class="definition">Definition at line <a class="el" href="a00194_source.html#l00173">173</a> of file <a class="el" href="a00194_source.html">dspic33c_mcal.h</a>.</p>

</div>
</div>
<a id="gae01b52fce8c5689574bfa3ad07c29f4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae01b52fce8c5689574bfa3ad07c29f4e">&#9670;&nbsp;</a></span>_OSTIMER_PRIORITY <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _OSTIMER_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority (1 ... 7, default = 2) </p>

<p class="definition">Definition at line <a class="el" href="a00143_source.html#l00178">178</a> of file <a class="el" href="a00143_source.html">dpsk3_hwdescr.h</a>.</p>

</div>
</div>
<a id="gacfc83dfca03a6778611f0da06d06353f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfc83dfca03a6778611f0da06d06353f">&#9670;&nbsp;</a></span>_OSTIMER_TMRCAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _OSTIMER_TMRCAP&#160;&#160;&#160;TMR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer period counter register. </p>

<p class="definition">Definition at line <a class="el" href="a00194_source.html#l00175">175</a> of file <a class="el" href="a00194_source.html">dspic33c_mcal.h</a>.</p>

</div>
</div>
<a id="gafe6fa688ecff34a5045edcc4217da120"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe6fa688ecff34a5045edcc4217da120">&#9670;&nbsp;</a></span>_OsTimerInterrupt <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _OsTimerInterrupt&#160;&#160;&#160;_T1Interrupt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Global state-machine peripheral assignments. </p>
<p>The main task scheduler time base required a timer interrupt to separate high-priority from low-priority tasks. The high priority task timer interrupt is configured here.Interrupt serivce routine label </p>

<p class="definition">Definition at line <a class="el" href="a00194_source.html#l00169">169</a> of file <a class="el" href="a00194_source.html">dspic33c_mcal.h</a>.</p>

</div>
</div>
<a id="gafe6fa688ecff34a5045edcc4217da120"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe6fa688ecff34a5045edcc4217da120">&#9670;&nbsp;</a></span>_OsTimerInterrupt <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _OsTimerInterrupt&#160;&#160;&#160;_T1Interrupt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Global state-machine peripheral assignments. </p>
<p>The main task scheduler time base required a timer interrupt to separate high-priority from low-priority tasks. The high priority task timer interrupt is configured here.Interrupt serivce routine label </p>

<p class="definition">Definition at line <a class="el" href="a00143_source.html#l00174">174</a> of file <a class="el" href="a00143_source.html">dpsk3_hwdescr.h</a>.</p>

</div>
</div>
<a id="ga188b1f020fbaf80e5b87b8e2349b1686"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga188b1f020fbaf80e5b87b8e2349b1686">&#9670;&nbsp;</a></span>_UartRx_IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UartRx_IE&#160;&#160;&#160;_U1RXIE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt enable bit </p>

<p class="definition">Definition at line <a class="el" href="a00194_source.html#l00179">179</a> of file <a class="el" href="a00194_source.html">dspic33c_mcal.h</a>.</p>

</div>
</div>
<a id="ga10af9e627092641f69de0d66aa49c0f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10af9e627092641f69de0d66aa49c0f2">&#9670;&nbsp;</a></span>_UartRx_IF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UartRx_IF&#160;&#160;&#160;_U1RXIF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt flag bit </p>

<p class="definition">Definition at line <a class="el" href="a00194_source.html#l00180">180</a> of file <a class="el" href="a00194_source.html">dspic33c_mcal.h</a>.</p>

</div>
</div>
<a id="ga098cfbb24b601de811cbd993d8a3ca93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga098cfbb24b601de811cbd993d8a3ca93">&#9670;&nbsp;</a></span>_UartRx_IP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UartRx_IP&#160;&#160;&#160;_U1RXIP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority register </p>

<p class="definition">Definition at line <a class="el" href="a00194_source.html#l00178">178</a> of file <a class="el" href="a00194_source.html">dspic33c_mcal.h</a>.</p>

</div>
</div>
<a id="gaf7c25c27394bd0c03e586b1f91b2e82c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7c25c27394bd0c03e586b1f91b2e82c">&#9670;&nbsp;</a></span>_UartRxDma_IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UartRxDma_IE&#160;&#160;&#160;_DMA1IE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt enable bit </p>

<p class="definition">Definition at line <a class="el" href="a00194_source.html#l00189">189</a> of file <a class="el" href="a00194_source.html">dspic33c_mcal.h</a>.</p>

</div>
</div>
<a id="ga58c5cf60d1b7d2a7f79b03ea453a42f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58c5cf60d1b7d2a7f79b03ea453a42f6">&#9670;&nbsp;</a></span>_UartRxDma_IF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UartRxDma_IF&#160;&#160;&#160;_DMA1IF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt flag bit </p>

<p class="definition">Definition at line <a class="el" href="a00194_source.html#l00190">190</a> of file <a class="el" href="a00194_source.html">dspic33c_mcal.h</a>.</p>

</div>
</div>
<a id="ga6a6083c648cbd8b639e7ae47e270abad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a6083c648cbd8b639e7ae47e270abad">&#9670;&nbsp;</a></span>_UartRxDma_IP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UartRxDma_IP&#160;&#160;&#160;_DMA1IP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority register </p>

<p class="definition">Definition at line <a class="el" href="a00194_source.html#l00188">188</a> of file <a class="el" href="a00194_source.html">dspic33c_mcal.h</a>.</p>

</div>
</div>
<a id="ga9afc50d96ff8e49a951804851fc4b21f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9afc50d96ff8e49a951804851fc4b21f">&#9670;&nbsp;</a></span>_UartRxDmaInterrupt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UartRxDmaInterrupt&#160;&#160;&#160;_DMA1Interrupt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt serivce routine label. </p>

<p class="definition">Definition at line <a class="el" href="a00194_source.html#l00187">187</a> of file <a class="el" href="a00194_source.html">dspic33c_mcal.h</a>.</p>

</div>
</div>
<a id="ga76b85f3326e26e730b5b937f3f1ef14c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76b85f3326e26e730b5b937f3f1ef14c">&#9670;&nbsp;</a></span>_UartRxInterrupt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UartRxInterrupt&#160;&#160;&#160;_U1RXInterrupt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt serivce routine label. </p>

<p class="definition">Definition at line <a class="el" href="a00194_source.html#l00177">177</a> of file <a class="el" href="a00194_source.html">dspic33c_mcal.h</a>.</p>

</div>
</div>
<a id="ga26e7c84add17a259052d185a16358730"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26e7c84add17a259052d185a16358730">&#9670;&nbsp;</a></span>_UartTx_IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UartTx_IE&#160;&#160;&#160;_U1TXIE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt enable bit </p>

<p class="definition">Definition at line <a class="el" href="a00194_source.html#l00184">184</a> of file <a class="el" href="a00194_source.html">dspic33c_mcal.h</a>.</p>

</div>
</div>
<a id="gac2c0b9f0d9c77527669b0b5a710ddff6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2c0b9f0d9c77527669b0b5a710ddff6">&#9670;&nbsp;</a></span>_UartTx_IF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UartTx_IF&#160;&#160;&#160;_U1TXIF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt flag bit </p>

<p class="definition">Definition at line <a class="el" href="a00194_source.html#l00185">185</a> of file <a class="el" href="a00194_source.html">dspic33c_mcal.h</a>.</p>

</div>
</div>
<a id="gafcadb98c446b9720d7bc3224ba435ee6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafcadb98c446b9720d7bc3224ba435ee6">&#9670;&nbsp;</a></span>_UartTx_IP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UartTx_IP&#160;&#160;&#160;_U1TXIP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority register </p>

<p class="definition">Definition at line <a class="el" href="a00194_source.html#l00183">183</a> of file <a class="el" href="a00194_source.html">dspic33c_mcal.h</a>.</p>

</div>
</div>
<a id="gab3a660eded8743ce41c6da470a51611e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3a660eded8743ce41c6da470a51611e">&#9670;&nbsp;</a></span>_UartTxDma_IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UartTxDma_IE&#160;&#160;&#160;_DMA0IE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt enable bit </p>

<p class="definition">Definition at line <a class="el" href="a00194_source.html#l00194">194</a> of file <a class="el" href="a00194_source.html">dspic33c_mcal.h</a>.</p>

</div>
</div>
<a id="gaf42e8a5593b9a35e7a6b51c78395bdae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf42e8a5593b9a35e7a6b51c78395bdae">&#9670;&nbsp;</a></span>_UartTxDma_IF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UartTxDma_IF&#160;&#160;&#160;_DMA0IF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt flag bit </p>

<p class="definition">Definition at line <a class="el" href="a00194_source.html#l00195">195</a> of file <a class="el" href="a00194_source.html">dspic33c_mcal.h</a>.</p>

</div>
</div>
<a id="gaaf27aa741c5d91eaba704a805e795649"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf27aa741c5d91eaba704a805e795649">&#9670;&nbsp;</a></span>_UartTxDma_IP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UartTxDma_IP&#160;&#160;&#160;_DMA0IP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority register </p>

<p class="definition">Definition at line <a class="el" href="a00194_source.html#l00193">193</a> of file <a class="el" href="a00194_source.html">dspic33c_mcal.h</a>.</p>

</div>
</div>
<a id="ga3ce89c744a0cb7884bd277ee3af17599"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ce89c744a0cb7884bd277ee3af17599">&#9670;&nbsp;</a></span>_UartTxDmaInterrupt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UartTxDmaInterrupt&#160;&#160;&#160;_DMA0Interrupt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt serivce routine label. </p>

<p class="definition">Definition at line <a class="el" href="a00194_source.html#l00192">192</a> of file <a class="el" href="a00194_source.html">dspic33c_mcal.h</a>.</p>

</div>
</div>
<a id="ga18ef34e48178d2c5cd5d3f43654a88fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18ef34e48178d2c5cd5d3f43654a88fc">&#9670;&nbsp;</a></span>_UartTxInterrupt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UartTxInterrupt&#160;&#160;&#160;_U1TXInterrupt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt serivce routine label. </p>

<p class="definition">Definition at line <a class="el" href="a00194_source.html#l00182">182</a> of file <a class="el" href="a00194_source.html">dspic33c_mcal.h</a>.</p>

</div>
</div>
<a id="ga606d9747bb4798404023f1f128c0ee50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga606d9747bb4798404023f1f128c0ee50">&#9670;&nbsp;</a></span>UART_RX_ISR_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RX_ISR_PRIORITY&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Voltage loop interrupt vector priority (valid settings between 0...6 with 6 being the highest priority) </p>

<p class="definition">Definition at line <a class="el" href="a00194_source.html#l00203">203</a> of file <a class="el" href="a00194_source.html">dspic33c_mcal.h</a>.</p>

</div>
</div>
<a id="gaa3638fcb8742f777a4e478be3d5bd945"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3638fcb8742f777a4e478be3d5bd945">&#9670;&nbsp;</a></span>UART_TX_ISR_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TX_ISR_PRIORITY&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Voltage loop interrupt vector priority (valid settings between 0...6 with 6 being the highest priority) </p>

<p class="definition">Definition at line <a class="el" href="a00194_source.html#l00204">204</a> of file <a class="el" href="a00194_source.html">dspic33c_mcal.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.20-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <p style="height: 12px; padding-bottom: 8px; padding-right: 12px; vertical-align: bottom; text-align: right; font-size: 90%;">© 2021, Microchip Technology Inc.</p>
  </ul>
</div>
</body>
</html>
