
ikarus.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001da14  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001bf0  0801dcb8  0801dcb8  0001ecb8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801f8a8  0801f8a8  000208a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000024  0801f8b0  0801f8b0  000208b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0801f8d4  0801f8d4  000208d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000080  24000000  0801f8d8  00021000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0001fc8c  24000080  0801f958  00021080  2**3
                  ALLOC
  8 ._user_heap_stack 00000604  2401fd0c  0801f958  00021d0c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00021080  2**0
                  CONTENTS, READONLY
 10 .debug_info   000a120c  00000000  00000000  000210ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000be8c  00000000  00000000  000c22ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00002c98  00000000  00000000  000ce148  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00002272  00000000  00000000  000d0de0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00048da0  00000000  00000000  000d3052  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000453b5  00000000  00000000  0011bdf2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00197900  00000000  00000000  001611a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  002f8aa7  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000171a0  00000000  00000000  002f8aec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000074  00000000  00000000  0030fc8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000080 	.word	0x24000080
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0801dc9c 	.word	0x0801dc9c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000084 	.word	0x24000084
 80002dc:	0801dc9c 	.word	0x0801dc9c

080002e0 <strcmp>:
 80002e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002e8:	2a01      	cmp	r2, #1
 80002ea:	bf28      	it	cs
 80002ec:	429a      	cmpcs	r2, r3
 80002ee:	d0f7      	beq.n	80002e0 <strcmp>
 80002f0:	1ad0      	subs	r0, r2, r3
 80002f2:	4770      	bx	lr
	...

08000300 <memchr>:
 8000300:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000304:	2a10      	cmp	r2, #16
 8000306:	db2b      	blt.n	8000360 <memchr+0x60>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	d008      	beq.n	8000320 <memchr+0x20>
 800030e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000312:	3a01      	subs	r2, #1
 8000314:	428b      	cmp	r3, r1
 8000316:	d02d      	beq.n	8000374 <memchr+0x74>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	b342      	cbz	r2, 8000370 <memchr+0x70>
 800031e:	d1f6      	bne.n	800030e <memchr+0xe>
 8000320:	b4f0      	push	{r4, r5, r6, r7}
 8000322:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000326:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800032a:	f022 0407 	bic.w	r4, r2, #7
 800032e:	f07f 0700 	mvns.w	r7, #0
 8000332:	2300      	movs	r3, #0
 8000334:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000338:	3c08      	subs	r4, #8
 800033a:	ea85 0501 	eor.w	r5, r5, r1
 800033e:	ea86 0601 	eor.w	r6, r6, r1
 8000342:	fa85 f547 	uadd8	r5, r5, r7
 8000346:	faa3 f587 	sel	r5, r3, r7
 800034a:	fa86 f647 	uadd8	r6, r6, r7
 800034e:	faa5 f687 	sel	r6, r5, r7
 8000352:	b98e      	cbnz	r6, 8000378 <memchr+0x78>
 8000354:	d1ee      	bne.n	8000334 <memchr+0x34>
 8000356:	bcf0      	pop	{r4, r5, r6, r7}
 8000358:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800035c:	f002 0207 	and.w	r2, r2, #7
 8000360:	b132      	cbz	r2, 8000370 <memchr+0x70>
 8000362:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000366:	3a01      	subs	r2, #1
 8000368:	ea83 0301 	eor.w	r3, r3, r1
 800036c:	b113      	cbz	r3, 8000374 <memchr+0x74>
 800036e:	d1f8      	bne.n	8000362 <memchr+0x62>
 8000370:	2000      	movs	r0, #0
 8000372:	4770      	bx	lr
 8000374:	3801      	subs	r0, #1
 8000376:	4770      	bx	lr
 8000378:	2d00      	cmp	r5, #0
 800037a:	bf06      	itte	eq
 800037c:	4635      	moveq	r5, r6
 800037e:	3803      	subeq	r0, #3
 8000380:	3807      	subne	r0, #7
 8000382:	f015 0f01 	tst.w	r5, #1
 8000386:	d107      	bne.n	8000398 <memchr+0x98>
 8000388:	3001      	adds	r0, #1
 800038a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800038e:	bf02      	ittt	eq
 8000390:	3001      	addeq	r0, #1
 8000392:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000396:	3001      	addeq	r0, #1
 8000398:	bcf0      	pop	{r4, r5, r6, r7}
 800039a:	3801      	subs	r0, #1
 800039c:	4770      	bx	lr
 800039e:	bf00      	nop

080003a0 <strlen>:
 80003a0:	4603      	mov	r3, r0
 80003a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003a6:	2a00      	cmp	r2, #0
 80003a8:	d1fb      	bne.n	80003a2 <strlen+0x2>
 80003aa:	1a18      	subs	r0, r3, r0
 80003ac:	3801      	subs	r0, #1
 80003ae:	4770      	bx	lr

080003b0 <__aeabi_uldivmod>:
 80003b0:	b953      	cbnz	r3, 80003c8 <__aeabi_uldivmod+0x18>
 80003b2:	b94a      	cbnz	r2, 80003c8 <__aeabi_uldivmod+0x18>
 80003b4:	2900      	cmp	r1, #0
 80003b6:	bf08      	it	eq
 80003b8:	2800      	cmpeq	r0, #0
 80003ba:	bf1c      	itt	ne
 80003bc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80003c0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80003c4:	f000 b988 	b.w	80006d8 <__aeabi_idiv0>
 80003c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003d0:	f000 f806 	bl	80003e0 <__udivmoddi4>
 80003d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003dc:	b004      	add	sp, #16
 80003de:	4770      	bx	lr

080003e0 <__udivmoddi4>:
 80003e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003e4:	9d08      	ldr	r5, [sp, #32]
 80003e6:	468e      	mov	lr, r1
 80003e8:	4604      	mov	r4, r0
 80003ea:	4688      	mov	r8, r1
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d14a      	bne.n	8000486 <__udivmoddi4+0xa6>
 80003f0:	428a      	cmp	r2, r1
 80003f2:	4617      	mov	r7, r2
 80003f4:	d962      	bls.n	80004bc <__udivmoddi4+0xdc>
 80003f6:	fab2 f682 	clz	r6, r2
 80003fa:	b14e      	cbz	r6, 8000410 <__udivmoddi4+0x30>
 80003fc:	f1c6 0320 	rsb	r3, r6, #32
 8000400:	fa01 f806 	lsl.w	r8, r1, r6
 8000404:	fa20 f303 	lsr.w	r3, r0, r3
 8000408:	40b7      	lsls	r7, r6
 800040a:	ea43 0808 	orr.w	r8, r3, r8
 800040e:	40b4      	lsls	r4, r6
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	fa1f fc87 	uxth.w	ip, r7
 8000418:	fbb8 f1fe 	udiv	r1, r8, lr
 800041c:	0c23      	lsrs	r3, r4, #16
 800041e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000422:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000426:	fb01 f20c 	mul.w	r2, r1, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d909      	bls.n	8000442 <__udivmoddi4+0x62>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000434:	f080 80ea 	bcs.w	800060c <__udivmoddi4+0x22c>
 8000438:	429a      	cmp	r2, r3
 800043a:	f240 80e7 	bls.w	800060c <__udivmoddi4+0x22c>
 800043e:	3902      	subs	r1, #2
 8000440:	443b      	add	r3, r7
 8000442:	1a9a      	subs	r2, r3, r2
 8000444:	b2a3      	uxth	r3, r4
 8000446:	fbb2 f0fe 	udiv	r0, r2, lr
 800044a:	fb0e 2210 	mls	r2, lr, r0, r2
 800044e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000452:	fb00 fc0c 	mul.w	ip, r0, ip
 8000456:	459c      	cmp	ip, r3
 8000458:	d909      	bls.n	800046e <__udivmoddi4+0x8e>
 800045a:	18fb      	adds	r3, r7, r3
 800045c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000460:	f080 80d6 	bcs.w	8000610 <__udivmoddi4+0x230>
 8000464:	459c      	cmp	ip, r3
 8000466:	f240 80d3 	bls.w	8000610 <__udivmoddi4+0x230>
 800046a:	443b      	add	r3, r7
 800046c:	3802      	subs	r0, #2
 800046e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000472:	eba3 030c 	sub.w	r3, r3, ip
 8000476:	2100      	movs	r1, #0
 8000478:	b11d      	cbz	r5, 8000482 <__udivmoddi4+0xa2>
 800047a:	40f3      	lsrs	r3, r6
 800047c:	2200      	movs	r2, #0
 800047e:	e9c5 3200 	strd	r3, r2, [r5]
 8000482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000486:	428b      	cmp	r3, r1
 8000488:	d905      	bls.n	8000496 <__udivmoddi4+0xb6>
 800048a:	b10d      	cbz	r5, 8000490 <__udivmoddi4+0xb0>
 800048c:	e9c5 0100 	strd	r0, r1, [r5]
 8000490:	2100      	movs	r1, #0
 8000492:	4608      	mov	r0, r1
 8000494:	e7f5      	b.n	8000482 <__udivmoddi4+0xa2>
 8000496:	fab3 f183 	clz	r1, r3
 800049a:	2900      	cmp	r1, #0
 800049c:	d146      	bne.n	800052c <__udivmoddi4+0x14c>
 800049e:	4573      	cmp	r3, lr
 80004a0:	d302      	bcc.n	80004a8 <__udivmoddi4+0xc8>
 80004a2:	4282      	cmp	r2, r0
 80004a4:	f200 8105 	bhi.w	80006b2 <__udivmoddi4+0x2d2>
 80004a8:	1a84      	subs	r4, r0, r2
 80004aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80004ae:	2001      	movs	r0, #1
 80004b0:	4690      	mov	r8, r2
 80004b2:	2d00      	cmp	r5, #0
 80004b4:	d0e5      	beq.n	8000482 <__udivmoddi4+0xa2>
 80004b6:	e9c5 4800 	strd	r4, r8, [r5]
 80004ba:	e7e2      	b.n	8000482 <__udivmoddi4+0xa2>
 80004bc:	2a00      	cmp	r2, #0
 80004be:	f000 8090 	beq.w	80005e2 <__udivmoddi4+0x202>
 80004c2:	fab2 f682 	clz	r6, r2
 80004c6:	2e00      	cmp	r6, #0
 80004c8:	f040 80a4 	bne.w	8000614 <__udivmoddi4+0x234>
 80004cc:	1a8a      	subs	r2, r1, r2
 80004ce:	0c03      	lsrs	r3, r0, #16
 80004d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004d4:	b280      	uxth	r0, r0
 80004d6:	b2bc      	uxth	r4, r7
 80004d8:	2101      	movs	r1, #1
 80004da:	fbb2 fcfe 	udiv	ip, r2, lr
 80004de:	fb0e 221c 	mls	r2, lr, ip, r2
 80004e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004e6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ea:	429a      	cmp	r2, r3
 80004ec:	d907      	bls.n	80004fe <__udivmoddi4+0x11e>
 80004ee:	18fb      	adds	r3, r7, r3
 80004f0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80004f4:	d202      	bcs.n	80004fc <__udivmoddi4+0x11c>
 80004f6:	429a      	cmp	r2, r3
 80004f8:	f200 80e0 	bhi.w	80006bc <__udivmoddi4+0x2dc>
 80004fc:	46c4      	mov	ip, r8
 80004fe:	1a9b      	subs	r3, r3, r2
 8000500:	fbb3 f2fe 	udiv	r2, r3, lr
 8000504:	fb0e 3312 	mls	r3, lr, r2, r3
 8000508:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800050c:	fb02 f404 	mul.w	r4, r2, r4
 8000510:	429c      	cmp	r4, r3
 8000512:	d907      	bls.n	8000524 <__udivmoddi4+0x144>
 8000514:	18fb      	adds	r3, r7, r3
 8000516:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800051a:	d202      	bcs.n	8000522 <__udivmoddi4+0x142>
 800051c:	429c      	cmp	r4, r3
 800051e:	f200 80ca 	bhi.w	80006b6 <__udivmoddi4+0x2d6>
 8000522:	4602      	mov	r2, r0
 8000524:	1b1b      	subs	r3, r3, r4
 8000526:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800052a:	e7a5      	b.n	8000478 <__udivmoddi4+0x98>
 800052c:	f1c1 0620 	rsb	r6, r1, #32
 8000530:	408b      	lsls	r3, r1
 8000532:	fa22 f706 	lsr.w	r7, r2, r6
 8000536:	431f      	orrs	r7, r3
 8000538:	fa0e f401 	lsl.w	r4, lr, r1
 800053c:	fa20 f306 	lsr.w	r3, r0, r6
 8000540:	fa2e fe06 	lsr.w	lr, lr, r6
 8000544:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000548:	4323      	orrs	r3, r4
 800054a:	fa00 f801 	lsl.w	r8, r0, r1
 800054e:	fa1f fc87 	uxth.w	ip, r7
 8000552:	fbbe f0f9 	udiv	r0, lr, r9
 8000556:	0c1c      	lsrs	r4, r3, #16
 8000558:	fb09 ee10 	mls	lr, r9, r0, lr
 800055c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000560:	fb00 fe0c 	mul.w	lr, r0, ip
 8000564:	45a6      	cmp	lr, r4
 8000566:	fa02 f201 	lsl.w	r2, r2, r1
 800056a:	d909      	bls.n	8000580 <__udivmoddi4+0x1a0>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000572:	f080 809c 	bcs.w	80006ae <__udivmoddi4+0x2ce>
 8000576:	45a6      	cmp	lr, r4
 8000578:	f240 8099 	bls.w	80006ae <__udivmoddi4+0x2ce>
 800057c:	3802      	subs	r0, #2
 800057e:	443c      	add	r4, r7
 8000580:	eba4 040e 	sub.w	r4, r4, lr
 8000584:	fa1f fe83 	uxth.w	lr, r3
 8000588:	fbb4 f3f9 	udiv	r3, r4, r9
 800058c:	fb09 4413 	mls	r4, r9, r3, r4
 8000590:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000594:	fb03 fc0c 	mul.w	ip, r3, ip
 8000598:	45a4      	cmp	ip, r4
 800059a:	d908      	bls.n	80005ae <__udivmoddi4+0x1ce>
 800059c:	193c      	adds	r4, r7, r4
 800059e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80005a2:	f080 8082 	bcs.w	80006aa <__udivmoddi4+0x2ca>
 80005a6:	45a4      	cmp	ip, r4
 80005a8:	d97f      	bls.n	80006aa <__udivmoddi4+0x2ca>
 80005aa:	3b02      	subs	r3, #2
 80005ac:	443c      	add	r4, r7
 80005ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005b2:	eba4 040c 	sub.w	r4, r4, ip
 80005b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005ba:	4564      	cmp	r4, ip
 80005bc:	4673      	mov	r3, lr
 80005be:	46e1      	mov	r9, ip
 80005c0:	d362      	bcc.n	8000688 <__udivmoddi4+0x2a8>
 80005c2:	d05f      	beq.n	8000684 <__udivmoddi4+0x2a4>
 80005c4:	b15d      	cbz	r5, 80005de <__udivmoddi4+0x1fe>
 80005c6:	ebb8 0203 	subs.w	r2, r8, r3
 80005ca:	eb64 0409 	sbc.w	r4, r4, r9
 80005ce:	fa04 f606 	lsl.w	r6, r4, r6
 80005d2:	fa22 f301 	lsr.w	r3, r2, r1
 80005d6:	431e      	orrs	r6, r3
 80005d8:	40cc      	lsrs	r4, r1
 80005da:	e9c5 6400 	strd	r6, r4, [r5]
 80005de:	2100      	movs	r1, #0
 80005e0:	e74f      	b.n	8000482 <__udivmoddi4+0xa2>
 80005e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005e6:	0c01      	lsrs	r1, r0, #16
 80005e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005ec:	b280      	uxth	r0, r0
 80005ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005f2:	463b      	mov	r3, r7
 80005f4:	4638      	mov	r0, r7
 80005f6:	463c      	mov	r4, r7
 80005f8:	46b8      	mov	r8, r7
 80005fa:	46be      	mov	lr, r7
 80005fc:	2620      	movs	r6, #32
 80005fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000602:	eba2 0208 	sub.w	r2, r2, r8
 8000606:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800060a:	e766      	b.n	80004da <__udivmoddi4+0xfa>
 800060c:	4601      	mov	r1, r0
 800060e:	e718      	b.n	8000442 <__udivmoddi4+0x62>
 8000610:	4610      	mov	r0, r2
 8000612:	e72c      	b.n	800046e <__udivmoddi4+0x8e>
 8000614:	f1c6 0220 	rsb	r2, r6, #32
 8000618:	fa2e f302 	lsr.w	r3, lr, r2
 800061c:	40b7      	lsls	r7, r6
 800061e:	40b1      	lsls	r1, r6
 8000620:	fa20 f202 	lsr.w	r2, r0, r2
 8000624:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000628:	430a      	orrs	r2, r1
 800062a:	fbb3 f8fe 	udiv	r8, r3, lr
 800062e:	b2bc      	uxth	r4, r7
 8000630:	fb0e 3318 	mls	r3, lr, r8, r3
 8000634:	0c11      	lsrs	r1, r2, #16
 8000636:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800063a:	fb08 f904 	mul.w	r9, r8, r4
 800063e:	40b0      	lsls	r0, r6
 8000640:	4589      	cmp	r9, r1
 8000642:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000646:	b280      	uxth	r0, r0
 8000648:	d93e      	bls.n	80006c8 <__udivmoddi4+0x2e8>
 800064a:	1879      	adds	r1, r7, r1
 800064c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000650:	d201      	bcs.n	8000656 <__udivmoddi4+0x276>
 8000652:	4589      	cmp	r9, r1
 8000654:	d81f      	bhi.n	8000696 <__udivmoddi4+0x2b6>
 8000656:	eba1 0109 	sub.w	r1, r1, r9
 800065a:	fbb1 f9fe 	udiv	r9, r1, lr
 800065e:	fb09 f804 	mul.w	r8, r9, r4
 8000662:	fb0e 1119 	mls	r1, lr, r9, r1
 8000666:	b292      	uxth	r2, r2
 8000668:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800066c:	4542      	cmp	r2, r8
 800066e:	d229      	bcs.n	80006c4 <__udivmoddi4+0x2e4>
 8000670:	18ba      	adds	r2, r7, r2
 8000672:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000676:	d2c4      	bcs.n	8000602 <__udivmoddi4+0x222>
 8000678:	4542      	cmp	r2, r8
 800067a:	d2c2      	bcs.n	8000602 <__udivmoddi4+0x222>
 800067c:	f1a9 0102 	sub.w	r1, r9, #2
 8000680:	443a      	add	r2, r7
 8000682:	e7be      	b.n	8000602 <__udivmoddi4+0x222>
 8000684:	45f0      	cmp	r8, lr
 8000686:	d29d      	bcs.n	80005c4 <__udivmoddi4+0x1e4>
 8000688:	ebbe 0302 	subs.w	r3, lr, r2
 800068c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000690:	3801      	subs	r0, #1
 8000692:	46e1      	mov	r9, ip
 8000694:	e796      	b.n	80005c4 <__udivmoddi4+0x1e4>
 8000696:	eba7 0909 	sub.w	r9, r7, r9
 800069a:	4449      	add	r1, r9
 800069c:	f1a8 0c02 	sub.w	ip, r8, #2
 80006a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a4:	fb09 f804 	mul.w	r8, r9, r4
 80006a8:	e7db      	b.n	8000662 <__udivmoddi4+0x282>
 80006aa:	4673      	mov	r3, lr
 80006ac:	e77f      	b.n	80005ae <__udivmoddi4+0x1ce>
 80006ae:	4650      	mov	r0, sl
 80006b0:	e766      	b.n	8000580 <__udivmoddi4+0x1a0>
 80006b2:	4608      	mov	r0, r1
 80006b4:	e6fd      	b.n	80004b2 <__udivmoddi4+0xd2>
 80006b6:	443b      	add	r3, r7
 80006b8:	3a02      	subs	r2, #2
 80006ba:	e733      	b.n	8000524 <__udivmoddi4+0x144>
 80006bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80006c0:	443b      	add	r3, r7
 80006c2:	e71c      	b.n	80004fe <__udivmoddi4+0x11e>
 80006c4:	4649      	mov	r1, r9
 80006c6:	e79c      	b.n	8000602 <__udivmoddi4+0x222>
 80006c8:	eba1 0109 	sub.w	r1, r1, r9
 80006cc:	46c4      	mov	ip, r8
 80006ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80006d2:	fb09 f804 	mul.w	r8, r9, r4
 80006d6:	e7c4      	b.n	8000662 <__udivmoddi4+0x282>

080006d8 <__aeabi_idiv0>:
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop

080006dc <MX_DMA_Init>:
  * Configure DMA for memory to memory transfers
  *   hdma_memtomem_dma2_stream0
  *   hdma_memtomem_dma2_stream1
  */
void MX_DMA_Init(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b082      	sub	sp, #8
 80006e0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80006e2:	4b83      	ldr	r3, [pc, #524]	@ (80008f0 <MX_DMA_Init+0x214>)
 80006e4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80006e8:	4a81      	ldr	r2, [pc, #516]	@ (80008f0 <MX_DMA_Init+0x214>)
 80006ea:	f043 0301 	orr.w	r3, r3, #1
 80006ee:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80006f2:	4b7f      	ldr	r3, [pc, #508]	@ (80008f0 <MX_DMA_Init+0x214>)
 80006f4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80006f8:	f003 0301 	and.w	r3, r3, #1
 80006fc:	607b      	str	r3, [r7, #4]
 80006fe:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000700:	4b7b      	ldr	r3, [pc, #492]	@ (80008f0 <MX_DMA_Init+0x214>)
 8000702:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000706:	4a7a      	ldr	r2, [pc, #488]	@ (80008f0 <MX_DMA_Init+0x214>)
 8000708:	f043 0302 	orr.w	r3, r3, #2
 800070c:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000710:	4b77      	ldr	r3, [pc, #476]	@ (80008f0 <MX_DMA_Init+0x214>)
 8000712:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000716:	f003 0302 	and.w	r3, r3, #2
 800071a:	603b      	str	r3, [r7, #0]
 800071c:	683b      	ldr	r3, [r7, #0]

  /* Configure DMA request hdma_memtomem_dma2_stream0 on DMA2_Stream0 */
  hdma_memtomem_dma2_stream0.Instance = DMA2_Stream0;
 800071e:	4b75      	ldr	r3, [pc, #468]	@ (80008f4 <MX_DMA_Init+0x218>)
 8000720:	4a75      	ldr	r2, [pc, #468]	@ (80008f8 <MX_DMA_Init+0x21c>)
 8000722:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma2_stream0.Init.Request = DMA_REQUEST_MEM2MEM;
 8000724:	4b73      	ldr	r3, [pc, #460]	@ (80008f4 <MX_DMA_Init+0x218>)
 8000726:	2200      	movs	r2, #0
 8000728:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma2_stream0.Init.Direction = DMA_MEMORY_TO_MEMORY;
 800072a:	4b72      	ldr	r3, [pc, #456]	@ (80008f4 <MX_DMA_Init+0x218>)
 800072c:	2280      	movs	r2, #128	@ 0x80
 800072e:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma2_stream0.Init.PeriphInc = DMA_PINC_ENABLE;
 8000730:	4b70      	ldr	r3, [pc, #448]	@ (80008f4 <MX_DMA_Init+0x218>)
 8000732:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000736:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma2_stream0.Init.MemInc = DMA_MINC_ENABLE;
 8000738:	4b6e      	ldr	r3, [pc, #440]	@ (80008f4 <MX_DMA_Init+0x218>)
 800073a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800073e:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma2_stream0.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000740:	4b6c      	ldr	r3, [pc, #432]	@ (80008f4 <MX_DMA_Init+0x218>)
 8000742:	2200      	movs	r2, #0
 8000744:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma2_stream0.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000746:	4b6b      	ldr	r3, [pc, #428]	@ (80008f4 <MX_DMA_Init+0x218>)
 8000748:	2200      	movs	r2, #0
 800074a:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma2_stream0.Init.Mode = DMA_NORMAL;
 800074c:	4b69      	ldr	r3, [pc, #420]	@ (80008f4 <MX_DMA_Init+0x218>)
 800074e:	2200      	movs	r2, #0
 8000750:	61da      	str	r2, [r3, #28]
  hdma_memtomem_dma2_stream0.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000752:	4b68      	ldr	r3, [pc, #416]	@ (80008f4 <MX_DMA_Init+0x218>)
 8000754:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000758:	621a      	str	r2, [r3, #32]
  hdma_memtomem_dma2_stream0.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800075a:	4b66      	ldr	r3, [pc, #408]	@ (80008f4 <MX_DMA_Init+0x218>)
 800075c:	2204      	movs	r2, #4
 800075e:	625a      	str	r2, [r3, #36]	@ 0x24
  hdma_memtomem_dma2_stream0.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8000760:	4b64      	ldr	r3, [pc, #400]	@ (80008f4 <MX_DMA_Init+0x218>)
 8000762:	2203      	movs	r2, #3
 8000764:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma_memtomem_dma2_stream0.Init.MemBurst = DMA_MBURST_SINGLE;
 8000766:	4b63      	ldr	r3, [pc, #396]	@ (80008f4 <MX_DMA_Init+0x218>)
 8000768:	2200      	movs	r2, #0
 800076a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma_memtomem_dma2_stream0.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800076c:	4b61      	ldr	r3, [pc, #388]	@ (80008f4 <MX_DMA_Init+0x218>)
 800076e:	2200      	movs	r2, #0
 8000770:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DMA_Init(&hdma_memtomem_dma2_stream0) != HAL_OK)
 8000772:	4860      	ldr	r0, [pc, #384]	@ (80008f4 <MX_DMA_Init+0x218>)
 8000774:	f002 fd80 	bl	8003278 <HAL_DMA_Init>
 8000778:	4603      	mov	r3, r0
 800077a:	2b00      	cmp	r3, #0
 800077c:	d001      	beq.n	8000782 <MX_DMA_Init+0xa6>
  {
    Error_Handler();
 800077e:	f000 fd2b 	bl	80011d8 <Error_Handler>
  }

  /* Configure DMA request hdma_memtomem_dma2_stream1 on DMA2_Stream1 */
  hdma_memtomem_dma2_stream1.Instance = DMA2_Stream1;
 8000782:	4b5e      	ldr	r3, [pc, #376]	@ (80008fc <MX_DMA_Init+0x220>)
 8000784:	4a5e      	ldr	r2, [pc, #376]	@ (8000900 <MX_DMA_Init+0x224>)
 8000786:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma2_stream1.Init.Request = DMA_REQUEST_MEM2MEM;
 8000788:	4b5c      	ldr	r3, [pc, #368]	@ (80008fc <MX_DMA_Init+0x220>)
 800078a:	2200      	movs	r2, #0
 800078c:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma2_stream1.Init.Direction = DMA_MEMORY_TO_MEMORY;
 800078e:	4b5b      	ldr	r3, [pc, #364]	@ (80008fc <MX_DMA_Init+0x220>)
 8000790:	2280      	movs	r2, #128	@ 0x80
 8000792:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma2_stream1.Init.PeriphInc = DMA_PINC_ENABLE;
 8000794:	4b59      	ldr	r3, [pc, #356]	@ (80008fc <MX_DMA_Init+0x220>)
 8000796:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800079a:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma2_stream1.Init.MemInc = DMA_MINC_ENABLE;
 800079c:	4b57      	ldr	r3, [pc, #348]	@ (80008fc <MX_DMA_Init+0x220>)
 800079e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80007a2:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma2_stream1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80007a4:	4b55      	ldr	r3, [pc, #340]	@ (80008fc <MX_DMA_Init+0x220>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma2_stream1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80007aa:	4b54      	ldr	r3, [pc, #336]	@ (80008fc <MX_DMA_Init+0x220>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma2_stream1.Init.Mode = DMA_NORMAL;
 80007b0:	4b52      	ldr	r3, [pc, #328]	@ (80008fc <MX_DMA_Init+0x220>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	61da      	str	r2, [r3, #28]
  hdma_memtomem_dma2_stream1.Init.Priority = DMA_PRIORITY_HIGH;
 80007b6:	4b51      	ldr	r3, [pc, #324]	@ (80008fc <MX_DMA_Init+0x220>)
 80007b8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80007bc:	621a      	str	r2, [r3, #32]
  hdma_memtomem_dma2_stream1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80007be:	4b4f      	ldr	r3, [pc, #316]	@ (80008fc <MX_DMA_Init+0x220>)
 80007c0:	2204      	movs	r2, #4
 80007c2:	625a      	str	r2, [r3, #36]	@ 0x24
  hdma_memtomem_dma2_stream1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80007c4:	4b4d      	ldr	r3, [pc, #308]	@ (80008fc <MX_DMA_Init+0x220>)
 80007c6:	2203      	movs	r2, #3
 80007c8:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma_memtomem_dma2_stream1.Init.MemBurst = DMA_MBURST_SINGLE;
 80007ca:	4b4c      	ldr	r3, [pc, #304]	@ (80008fc <MX_DMA_Init+0x220>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma_memtomem_dma2_stream1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80007d0:	4b4a      	ldr	r3, [pc, #296]	@ (80008fc <MX_DMA_Init+0x220>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DMA_Init(&hdma_memtomem_dma2_stream1) != HAL_OK)
 80007d6:	4849      	ldr	r0, [pc, #292]	@ (80008fc <MX_DMA_Init+0x220>)
 80007d8:	f002 fd4e 	bl	8003278 <HAL_DMA_Init>
 80007dc:	4603      	mov	r3, r0
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d001      	beq.n	80007e6 <MX_DMA_Init+0x10a>
  {
    Error_Handler();
 80007e2:	f000 fcf9 	bl	80011d8 <Error_Handler>
  }

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 80007e6:	2200      	movs	r2, #0
 80007e8:	2105      	movs	r1, #5
 80007ea:	200b      	movs	r0, #11
 80007ec:	f002 fd1c 	bl	8003228 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80007f0:	200b      	movs	r0, #11
 80007f2:	f002 fd33 	bl	800325c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 80007f6:	2200      	movs	r2, #0
 80007f8:	2105      	movs	r1, #5
 80007fa:	200c      	movs	r0, #12
 80007fc:	f002 fd14 	bl	8003228 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000800:	200c      	movs	r0, #12
 8000802:	f002 fd2b 	bl	800325c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 8000806:	2200      	movs	r2, #0
 8000808:	2105      	movs	r1, #5
 800080a:	200d      	movs	r0, #13
 800080c:	f002 fd0c 	bl	8003228 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000810:	200d      	movs	r0, #13
 8000812:	f002 fd23 	bl	800325c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8000816:	2200      	movs	r2, #0
 8000818:	2105      	movs	r1, #5
 800081a:	200e      	movs	r0, #14
 800081c:	f002 fd04 	bl	8003228 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000820:	200e      	movs	r0, #14
 8000822:	f002 fd1b 	bl	800325c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 8000826:	2200      	movs	r2, #0
 8000828:	2105      	movs	r1, #5
 800082a:	200f      	movs	r0, #15
 800082c:	f002 fcfc 	bl	8003228 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8000830:	200f      	movs	r0, #15
 8000832:	f002 fd13 	bl	800325c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8000836:	2200      	movs	r2, #0
 8000838:	2105      	movs	r1, #5
 800083a:	2010      	movs	r0, #16
 800083c:	f002 fcf4 	bl	8003228 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000840:	2010      	movs	r0, #16
 8000842:	f002 fd0b 	bl	800325c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8000846:	2200      	movs	r2, #0
 8000848:	2105      	movs	r1, #5
 800084a:	2011      	movs	r0, #17
 800084c:	f002 fcec 	bl	8003228 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000850:	2011      	movs	r0, #17
 8000852:	f002 fd03 	bl	800325c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 5, 0);
 8000856:	2200      	movs	r2, #0
 8000858:	2105      	movs	r1, #5
 800085a:	202f      	movs	r0, #47	@ 0x2f
 800085c:	f002 fce4 	bl	8003228 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8000860:	202f      	movs	r0, #47	@ 0x2f
 8000862:	f002 fcfb 	bl	800325c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8000866:	2200      	movs	r2, #0
 8000868:	2105      	movs	r1, #5
 800086a:	2038      	movs	r0, #56	@ 0x38
 800086c:	f002 fcdc 	bl	8003228 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000870:	2038      	movs	r0, #56	@ 0x38
 8000872:	f002 fcf3 	bl	800325c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 8000876:	2200      	movs	r2, #0
 8000878:	2105      	movs	r1, #5
 800087a:	2039      	movs	r0, #57	@ 0x39
 800087c:	f002 fcd4 	bl	8003228 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8000880:	2039      	movs	r0, #57	@ 0x39
 8000882:	f002 fceb 	bl	800325c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8000886:	2200      	movs	r2, #0
 8000888:	2105      	movs	r1, #5
 800088a:	203a      	movs	r0, #58	@ 0x3a
 800088c:	f002 fccc 	bl	8003228 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8000890:	203a      	movs	r0, #58	@ 0x3a
 8000892:	f002 fce3 	bl	800325c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 8000896:	2200      	movs	r2, #0
 8000898:	2105      	movs	r1, #5
 800089a:	203b      	movs	r0, #59	@ 0x3b
 800089c:	f002 fcc4 	bl	8003228 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80008a0:	203b      	movs	r0, #59	@ 0x3b
 80008a2:	f002 fcdb 	bl	800325c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 5, 0);
 80008a6:	2200      	movs	r2, #0
 80008a8:	2105      	movs	r1, #5
 80008aa:	203c      	movs	r0, #60	@ 0x3c
 80008ac:	f002 fcbc 	bl	8003228 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 80008b0:	203c      	movs	r0, #60	@ 0x3c
 80008b2:	f002 fcd3 	bl	800325c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 5, 0);
 80008b6:	2200      	movs	r2, #0
 80008b8:	2105      	movs	r1, #5
 80008ba:	2044      	movs	r0, #68	@ 0x44
 80008bc:	f002 fcb4 	bl	8003228 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 80008c0:	2044      	movs	r0, #68	@ 0x44
 80008c2:	f002 fccb 	bl	800325c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 80008c6:	2200      	movs	r2, #0
 80008c8:	2105      	movs	r1, #5
 80008ca:	2045      	movs	r0, #69	@ 0x45
 80008cc:	f002 fcac 	bl	8003228 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80008d0:	2045      	movs	r0, #69	@ 0x45
 80008d2:	f002 fcc3 	bl	800325c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 80008d6:	2200      	movs	r2, #0
 80008d8:	2105      	movs	r1, #5
 80008da:	2046      	movs	r0, #70	@ 0x46
 80008dc:	f002 fca4 	bl	8003228 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 80008e0:	2046      	movs	r0, #70	@ 0x46
 80008e2:	f002 fcbb 	bl	800325c <HAL_NVIC_EnableIRQ>

}
 80008e6:	bf00      	nop
 80008e8:	3708      	adds	r7, #8
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	bf00      	nop
 80008f0:	58024400 	.word	0x58024400
 80008f4:	2400009c 	.word	0x2400009c
 80008f8:	40020410 	.word	0x40020410
 80008fc:	24000114 	.word	0x24000114
 8000900:	40020428 	.word	0x40020428

08000904 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000908:	4b2e      	ldr	r3, [pc, #184]	@ (80009c4 <MX_FDCAN1_Init+0xc0>)
 800090a:	4a2f      	ldr	r2, [pc, #188]	@ (80009c8 <MX_FDCAN1_Init+0xc4>)
 800090c:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 800090e:	4b2d      	ldr	r3, [pc, #180]	@ (80009c4 <MX_FDCAN1_Init+0xc0>)
 8000910:	2200      	movs	r2, #0
 8000912:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000914:	4b2b      	ldr	r3, [pc, #172]	@ (80009c4 <MX_FDCAN1_Init+0xc0>)
 8000916:	2200      	movs	r2, #0
 8000918:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 800091a:	4b2a      	ldr	r3, [pc, #168]	@ (80009c4 <MX_FDCAN1_Init+0xc0>)
 800091c:	2200      	movs	r2, #0
 800091e:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000920:	4b28      	ldr	r3, [pc, #160]	@ (80009c4 <MX_FDCAN1_Init+0xc0>)
 8000922:	2200      	movs	r2, #0
 8000924:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000926:	4b27      	ldr	r3, [pc, #156]	@ (80009c4 <MX_FDCAN1_Init+0xc0>)
 8000928:	2200      	movs	r2, #0
 800092a:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 10;
 800092c:	4b25      	ldr	r3, [pc, #148]	@ (80009c4 <MX_FDCAN1_Init+0xc0>)
 800092e:	220a      	movs	r2, #10
 8000930:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000932:	4b24      	ldr	r3, [pc, #144]	@ (80009c4 <MX_FDCAN1_Init+0xc0>)
 8000934:	2201      	movs	r2, #1
 8000936:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 7;
 8000938:	4b22      	ldr	r3, [pc, #136]	@ (80009c4 <MX_FDCAN1_Init+0xc0>)
 800093a:	2207      	movs	r2, #7
 800093c:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 800093e:	4b21      	ldr	r3, [pc, #132]	@ (80009c4 <MX_FDCAN1_Init+0xc0>)
 8000940:	2202      	movs	r2, #2
 8000942:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000944:	4b1f      	ldr	r3, [pc, #124]	@ (80009c4 <MX_FDCAN1_Init+0xc0>)
 8000946:	2201      	movs	r2, #1
 8000948:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 800094a:	4b1e      	ldr	r3, [pc, #120]	@ (80009c4 <MX_FDCAN1_Init+0xc0>)
 800094c:	2201      	movs	r2, #1
 800094e:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000950:	4b1c      	ldr	r3, [pc, #112]	@ (80009c4 <MX_FDCAN1_Init+0xc0>)
 8000952:	2201      	movs	r2, #1
 8000954:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000956:	4b1b      	ldr	r3, [pc, #108]	@ (80009c4 <MX_FDCAN1_Init+0xc0>)
 8000958:	2201      	movs	r2, #1
 800095a:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 800095c:	4b19      	ldr	r3, [pc, #100]	@ (80009c4 <MX_FDCAN1_Init+0xc0>)
 800095e:	2200      	movs	r2, #0
 8000960:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 8000962:	4b18      	ldr	r3, [pc, #96]	@ (80009c4 <MX_FDCAN1_Init+0xc0>)
 8000964:	2200      	movs	r2, #0
 8000966:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000968:	4b16      	ldr	r3, [pc, #88]	@ (80009c4 <MX_FDCAN1_Init+0xc0>)
 800096a:	2200      	movs	r2, #0
 800096c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 4;
 800096e:	4b15      	ldr	r3, [pc, #84]	@ (80009c4 <MX_FDCAN1_Init+0xc0>)
 8000970:	2204      	movs	r2, #4
 8000972:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000974:	4b13      	ldr	r3, [pc, #76]	@ (80009c4 <MX_FDCAN1_Init+0xc0>)
 8000976:	2204      	movs	r2, #4
 8000978:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 4;
 800097a:	4b12      	ldr	r3, [pc, #72]	@ (80009c4 <MX_FDCAN1_Init+0xc0>)
 800097c:	2204      	movs	r2, #4
 800097e:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000980:	4b10      	ldr	r3, [pc, #64]	@ (80009c4 <MX_FDCAN1_Init+0xc0>)
 8000982:	2204      	movs	r2, #4
 8000984:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8000986:	4b0f      	ldr	r3, [pc, #60]	@ (80009c4 <MX_FDCAN1_Init+0xc0>)
 8000988:	2200      	movs	r2, #0
 800098a:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 800098c:	4b0d      	ldr	r3, [pc, #52]	@ (80009c4 <MX_FDCAN1_Init+0xc0>)
 800098e:	2204      	movs	r2, #4
 8000990:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8000992:	4b0c      	ldr	r3, [pc, #48]	@ (80009c4 <MX_FDCAN1_Init+0xc0>)
 8000994:	2200      	movs	r2, #0
 8000996:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8000998:	4b0a      	ldr	r3, [pc, #40]	@ (80009c4 <MX_FDCAN1_Init+0xc0>)
 800099a:	2200      	movs	r2, #0
 800099c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 4;
 800099e:	4b09      	ldr	r3, [pc, #36]	@ (80009c4 <MX_FDCAN1_Init+0xc0>)
 80009a0:	2204      	movs	r2, #4
 80009a2:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80009a4:	4b07      	ldr	r3, [pc, #28]	@ (80009c4 <MX_FDCAN1_Init+0xc0>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 80009aa:	4b06      	ldr	r3, [pc, #24]	@ (80009c4 <MX_FDCAN1_Init+0xc0>)
 80009ac:	2204      	movs	r2, #4
 80009ae:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80009b0:	4804      	ldr	r0, [pc, #16]	@ (80009c4 <MX_FDCAN1_Init+0xc0>)
 80009b2:	f005 faab 	bl	8005f0c <HAL_FDCAN_Init>
 80009b6:	4603      	mov	r3, r0
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d001      	beq.n	80009c0 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 80009bc:	f000 fc0c 	bl	80011d8 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80009c0:	bf00      	nop
 80009c2:	bd80      	pop	{r7, pc}
 80009c4:	2400018c 	.word	0x2400018c
 80009c8:	4000a000 	.word	0x4000a000

080009cc <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b0ba      	sub	sp, #232	@ 0xe8
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009d4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80009d8:	2200      	movs	r2, #0
 80009da:	601a      	str	r2, [r3, #0]
 80009dc:	605a      	str	r2, [r3, #4]
 80009de:	609a      	str	r2, [r3, #8]
 80009e0:	60da      	str	r2, [r3, #12]
 80009e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80009e4:	f107 0310 	add.w	r3, r7, #16
 80009e8:	22c0      	movs	r2, #192	@ 0xc0
 80009ea:	2100      	movs	r1, #0
 80009ec:	4618      	mov	r0, r3
 80009ee:	f01c f901 	bl	801cbf4 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	4a37      	ldr	r2, [pc, #220]	@ (8000ad4 <HAL_FDCAN_MspInit+0x108>)
 80009f8:	4293      	cmp	r3, r2
 80009fa:	d166      	bne.n	8000aca <HAL_FDCAN_MspInit+0xfe>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80009fc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000a00:	f04f 0300 	mov.w	r3, #0
 8000a04:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 2;
 8000a08:	2302      	movs	r3, #2
 8000a0a:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2N = 64;
 8000a0c:	2340      	movs	r3, #64	@ 0x40
 8000a0e:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2P = 8;
 8000a10:	2308      	movs	r3, #8
 8000a12:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2Q = 8;
 8000a14:	2308      	movs	r3, #8
 8000a16:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000a18:	2302      	movs	r3, #2
 8000a1a:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8000a1c:	23c0      	movs	r3, #192	@ 0xc0
 8000a1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000a20:	2300      	movs	r3, #0
 8000a22:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000a24:	2300      	movs	r3, #0
 8000a26:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL2;
 8000a28:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000a2c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a30:	f107 0310 	add.w	r3, r7, #16
 8000a34:	4618      	mov	r0, r3
 8000a36:	f009 f95f 	bl	8009cf8 <HAL_RCCEx_PeriphCLKConfig>
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d001      	beq.n	8000a44 <HAL_FDCAN_MspInit+0x78>
    {
      Error_Handler();
 8000a40:	f000 fbca 	bl	80011d8 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000a44:	4b24      	ldr	r3, [pc, #144]	@ (8000ad8 <HAL_FDCAN_MspInit+0x10c>)
 8000a46:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000a4a:	4a23      	ldr	r2, [pc, #140]	@ (8000ad8 <HAL_FDCAN_MspInit+0x10c>)
 8000a4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000a50:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8000a54:	4b20      	ldr	r3, [pc, #128]	@ (8000ad8 <HAL_FDCAN_MspInit+0x10c>)
 8000a56:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000a5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000a5e:	60fb      	str	r3, [r7, #12]
 8000a60:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a62:	4b1d      	ldr	r3, [pc, #116]	@ (8000ad8 <HAL_FDCAN_MspInit+0x10c>)
 8000a64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a68:	4a1b      	ldr	r2, [pc, #108]	@ (8000ad8 <HAL_FDCAN_MspInit+0x10c>)
 8000a6a:	f043 0308 	orr.w	r3, r3, #8
 8000a6e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a72:	4b19      	ldr	r3, [pc, #100]	@ (8000ad8 <HAL_FDCAN_MspInit+0x10c>)
 8000a74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a78:	f003 0308 	and.w	r3, r3, #8
 8000a7c:	60bb      	str	r3, [r7, #8]
 8000a7e:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000a80:	2303      	movs	r3, #3
 8000a82:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a86:	2302      	movs	r3, #2
 8000a88:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a92:	2300      	movs	r3, #0
 8000a94:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000a98:	2309      	movs	r3, #9
 8000a9a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a9e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000aa2:	4619      	mov	r1, r3
 8000aa4:	480d      	ldr	r0, [pc, #52]	@ (8000adc <HAL_FDCAN_MspInit+0x110>)
 8000aa6:	f006 f8a9 	bl	8006bfc <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 5, 0);
 8000aaa:	2200      	movs	r2, #0
 8000aac:	2105      	movs	r1, #5
 8000aae:	2013      	movs	r0, #19
 8000ab0:	f002 fbba 	bl	8003228 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8000ab4:	2013      	movs	r0, #19
 8000ab6:	f002 fbd1 	bl	800325c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 5, 0);
 8000aba:	2200      	movs	r2, #0
 8000abc:	2105      	movs	r1, #5
 8000abe:	2015      	movs	r0, #21
 8000ac0:	f002 fbb2 	bl	8003228 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 8000ac4:	2015      	movs	r0, #21
 8000ac6:	f002 fbc9 	bl	800325c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 8000aca:	bf00      	nop
 8000acc:	37e8      	adds	r7, #232	@ 0xe8
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}
 8000ad2:	bf00      	nop
 8000ad4:	4000a000 	.word	0x4000a000
 8000ad8:	58024400 	.word	0x58024400
 8000adc:	58020c00 	.word	0x58020c00

08000ae0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	af00      	add	r7, sp, #0
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* creation of myTimer02 */
  myTimer02Handle = osTimerNew(Callback01, osTimerPeriodic, NULL, &myTimer02_attributes);
 8000ae4:	4b0a      	ldr	r3, [pc, #40]	@ (8000b10 <MX_FREERTOS_Init+0x30>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	2101      	movs	r1, #1
 8000aea:	480a      	ldr	r0, [pc, #40]	@ (8000b14 <MX_FREERTOS_Init+0x34>)
 8000aec:	f010 faf6 	bl	80110dc <osTimerNew>
 8000af0:	4603      	mov	r3, r0
 8000af2:	4a09      	ldr	r2, [pc, #36]	@ (8000b18 <MX_FREERTOS_Init+0x38>)
 8000af4:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000af6:	4a09      	ldr	r2, [pc, #36]	@ (8000b1c <MX_FREERTOS_Init+0x3c>)
 8000af8:	2100      	movs	r1, #0
 8000afa:	4809      	ldr	r0, [pc, #36]	@ (8000b20 <MX_FREERTOS_Init+0x40>)
 8000afc:	f010 f95c 	bl	8010db8 <osThreadNew>
 8000b00:	4603      	mov	r3, r0
 8000b02:	4a08      	ldr	r2, [pc, #32]	@ (8000b24 <MX_FREERTOS_Init+0x44>)
 8000b04:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  firmware();
 8000b06:	f016 fa99 	bl	801703c <firmware>

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000b0a:	bf00      	nop
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	bf00      	nop
 8000b10:	0801e26c 	.word	0x0801e26c
 8000b14:	08000b47 	.word	0x08000b47
 8000b18:	24000230 	.word	0x24000230
 8000b1c:	0801e248 	.word	0x0801e248
 8000b20:	08000b29 	.word	0x08000b29
 8000b24:	2400022c 	.word	0x2400022c

08000b28 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b082      	sub	sp, #8
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
	osDelay(1000);
 8000b30:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000b34:	f010 faa1 	bl	801107a <osDelay>
    vTaskDelete(NULL); //stop task because right now it is not needed anymore
 8000b38:	2000      	movs	r0, #0
 8000b3a:	f012 f86f 	bl	8012c1c <vTaskDelete>

  for(;;)
  {
    osDelay(1);
 8000b3e:	2001      	movs	r0, #1
 8000b40:	f010 fa9b 	bl	801107a <osDelay>
 8000b44:	e7fb      	b.n	8000b3e <StartDefaultTask+0x16>

08000b46 <Callback01>:
  /* USER CODE END StartDefaultTask */
}

/* Callback01 function */
void Callback01(void *argument)
{
 8000b46:	b480      	push	{r7}
 8000b48:	b083      	sub	sp, #12
 8000b4a:	af00      	add	r7, sp, #0
 8000b4c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback01 */

  /* USER CODE END Callback01 */
}
 8000b4e:	bf00      	nop
 8000b50:	370c      	adds	r7, #12
 8000b52:	46bd      	mov	sp, r7
 8000b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b58:	4770      	bx	lr
	...

08000b5c <MX_GPIO_Init>:
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b08c      	sub	sp, #48	@ 0x30
 8000b60:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b62:	f107 031c 	add.w	r3, r7, #28
 8000b66:	2200      	movs	r2, #0
 8000b68:	601a      	str	r2, [r3, #0]
 8000b6a:	605a      	str	r2, [r3, #4]
 8000b6c:	609a      	str	r2, [r3, #8]
 8000b6e:	60da      	str	r2, [r3, #12]
 8000b70:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b72:	4b7c      	ldr	r3, [pc, #496]	@ (8000d64 <MX_GPIO_Init+0x208>)
 8000b74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b78:	4a7a      	ldr	r2, [pc, #488]	@ (8000d64 <MX_GPIO_Init+0x208>)
 8000b7a:	f043 0310 	orr.w	r3, r3, #16
 8000b7e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b82:	4b78      	ldr	r3, [pc, #480]	@ (8000d64 <MX_GPIO_Init+0x208>)
 8000b84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b88:	f003 0310 	and.w	r3, r3, #16
 8000b8c:	61bb      	str	r3, [r7, #24]
 8000b8e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b90:	4b74      	ldr	r3, [pc, #464]	@ (8000d64 <MX_GPIO_Init+0x208>)
 8000b92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b96:	4a73      	ldr	r2, [pc, #460]	@ (8000d64 <MX_GPIO_Init+0x208>)
 8000b98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b9c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ba0:	4b70      	ldr	r3, [pc, #448]	@ (8000d64 <MX_GPIO_Init+0x208>)
 8000ba2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ba6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000baa:	617b      	str	r3, [r7, #20]
 8000bac:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bae:	4b6d      	ldr	r3, [pc, #436]	@ (8000d64 <MX_GPIO_Init+0x208>)
 8000bb0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bb4:	4a6b      	ldr	r2, [pc, #428]	@ (8000d64 <MX_GPIO_Init+0x208>)
 8000bb6:	f043 0304 	orr.w	r3, r3, #4
 8000bba:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bbe:	4b69      	ldr	r3, [pc, #420]	@ (8000d64 <MX_GPIO_Init+0x208>)
 8000bc0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bc4:	f003 0304 	and.w	r3, r3, #4
 8000bc8:	613b      	str	r3, [r7, #16]
 8000bca:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bcc:	4b65      	ldr	r3, [pc, #404]	@ (8000d64 <MX_GPIO_Init+0x208>)
 8000bce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bd2:	4a64      	ldr	r2, [pc, #400]	@ (8000d64 <MX_GPIO_Init+0x208>)
 8000bd4:	f043 0301 	orr.w	r3, r3, #1
 8000bd8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bdc:	4b61      	ldr	r3, [pc, #388]	@ (8000d64 <MX_GPIO_Init+0x208>)
 8000bde:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000be2:	f003 0301 	and.w	r3, r3, #1
 8000be6:	60fb      	str	r3, [r7, #12]
 8000be8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bea:	4b5e      	ldr	r3, [pc, #376]	@ (8000d64 <MX_GPIO_Init+0x208>)
 8000bec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bf0:	4a5c      	ldr	r2, [pc, #368]	@ (8000d64 <MX_GPIO_Init+0x208>)
 8000bf2:	f043 0302 	orr.w	r3, r3, #2
 8000bf6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bfa:	4b5a      	ldr	r3, [pc, #360]	@ (8000d64 <MX_GPIO_Init+0x208>)
 8000bfc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c00:	f003 0302 	and.w	r3, r3, #2
 8000c04:	60bb      	str	r3, [r7, #8]
 8000c06:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c08:	4b56      	ldr	r3, [pc, #344]	@ (8000d64 <MX_GPIO_Init+0x208>)
 8000c0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c0e:	4a55      	ldr	r2, [pc, #340]	@ (8000d64 <MX_GPIO_Init+0x208>)
 8000c10:	f043 0308 	orr.w	r3, r3, #8
 8000c14:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c18:	4b52      	ldr	r3, [pc, #328]	@ (8000d64 <MX_GPIO_Init+0x208>)
 8000c1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c1e:	f003 0308 	and.w	r3, r3, #8
 8000c22:	607b      	str	r3, [r7, #4]
 8000c24:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LED2_Pin|GPIO_PIN_8|LED2E10_Pin|LED1_Pin, GPIO_PIN_RESET);
 8000c26:	2200      	movs	r2, #0
 8000c28:	f248 5108 	movw	r1, #34056	@ 0x8508
 8000c2c:	484e      	ldr	r0, [pc, #312]	@ (8000d68 <MX_GPIO_Init+0x20c>)
 8000c2e:	f006 f9ad 	bl	8006f8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8000c32:	2200      	movs	r2, #0
 8000c34:	210c      	movs	r1, #12
 8000c36:	484d      	ldr	r0, [pc, #308]	@ (8000d6c <MX_GPIO_Init+0x210>)
 8000c38:	f006 f9a8 	bl	8006f8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, BUTTON_LED_1_Pin|BUTTON_LED_2_Pin, GPIO_PIN_RESET);
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	2103      	movs	r1, #3
 8000c40:	484b      	ldr	r0, [pc, #300]	@ (8000d70 <MX_GPIO_Init+0x214>)
 8000c42:	f006 f9a3 	bl	8006f8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_IMU_GPIO_Port, CS_IMU_Pin, GPIO_PIN_RESET);
 8000c46:	2200      	movs	r2, #0
 8000c48:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c4c:	4849      	ldr	r0, [pc, #292]	@ (8000d74 <MX_GPIO_Init+0x218>)
 8000c4e:	f006 f99d 	bl	8006f8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, ACT_LED_Pin|RS485_EN_Pin, GPIO_PIN_RESET);
 8000c52:	2200      	movs	r2, #0
 8000c54:	f44f 4108 	mov.w	r1, #34816	@ 0x8800
 8000c58:	4847      	ldr	r0, [pc, #284]	@ (8000d78 <MX_GPIO_Init+0x21c>)
 8000c5a:	f006 f997 	bl	8006f8c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED2_Pin PE8 LED2E10_Pin LED1_Pin */
  GPIO_InitStruct.Pin = LED2_Pin|GPIO_PIN_8|LED2E10_Pin|LED1_Pin;
 8000c5e:	f248 5308 	movw	r3, #34056	@ 0x8508
 8000c62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c64:	2301      	movs	r3, #1
 8000c66:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000c70:	f107 031c 	add.w	r3, r7, #28
 8000c74:	4619      	mov	r1, r3
 8000c76:	483c      	ldr	r0, [pc, #240]	@ (8000d68 <MX_GPIO_Init+0x20c>)
 8000c78:	f005 ffc0 	bl	8006bfc <HAL_GPIO_Init>

  /*Configure GPIO pins : SIDE_BUTTON_2_Pin SIDE_BUTTON_1_Pin */
  GPIO_InitStruct.Pin = SIDE_BUTTON_2_Pin|SIDE_BUTTON_1_Pin;
 8000c7c:	2303      	movs	r3, #3
 8000c7e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c80:	2300      	movs	r3, #0
 8000c82:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c84:	2301      	movs	r3, #1
 8000c86:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c88:	f107 031c 	add.w	r3, r7, #28
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	4837      	ldr	r0, [pc, #220]	@ (8000d6c <MX_GPIO_Init+0x210>)
 8000c90:	f005 ffb4 	bl	8006bfc <HAL_GPIO_Init>

  /*Configure GPIO pins : PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000c94:	230c      	movs	r3, #12
 8000c96:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c98:	2301      	movs	r3, #1
 8000c9a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ca4:	f107 031c 	add.w	r3, r7, #28
 8000ca8:	4619      	mov	r1, r3
 8000caa:	4830      	ldr	r0, [pc, #192]	@ (8000d6c <MX_GPIO_Init+0x210>)
 8000cac:	f005 ffa6 	bl	8006bfc <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_LED_1_Pin BUTTON_LED_2_Pin */
  GPIO_InitStruct.Pin = BUTTON_LED_1_Pin|BUTTON_LED_2_Pin;
 8000cb0:	2303      	movs	r3, #3
 8000cb2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cb4:	2301      	movs	r3, #1
 8000cb6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cc0:	f107 031c 	add.w	r3, r7, #28
 8000cc4:	4619      	mov	r1, r3
 8000cc6:	482a      	ldr	r0, [pc, #168]	@ (8000d70 <MX_GPIO_Init+0x214>)
 8000cc8:	f005 ff98 	bl	8006bfc <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_IMU_Pin */
  GPIO_InitStruct.Pin = CS_IMU_Pin;
 8000ccc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000cd0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cd2:	2301      	movs	r3, #1
 8000cd4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_IMU_GPIO_Port, &GPIO_InitStruct);
 8000cde:	f107 031c 	add.w	r3, r7, #28
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	4823      	ldr	r0, [pc, #140]	@ (8000d74 <MX_GPIO_Init+0x218>)
 8000ce6:	f005 ff89 	bl	8006bfc <HAL_GPIO_Init>

  /*Configure GPIO pins : ACT_LED_Pin RS485_EN_Pin */
  GPIO_InitStruct.Pin = ACT_LED_Pin|RS485_EN_Pin;
 8000cea:	f44f 4308 	mov.w	r3, #34816	@ 0x8800
 8000cee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cf0:	2301      	movs	r3, #1
 8000cf2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000cfc:	f107 031c 	add.w	r3, r7, #28
 8000d00:	4619      	mov	r1, r3
 8000d02:	481d      	ldr	r0, [pc, #116]	@ (8000d78 <MX_GPIO_Init+0x21c>)
 8000d04:	f005 ff7a 	bl	8006bfc <HAL_GPIO_Init>

  /*Configure GPIO pin : echo_Pin */
  GPIO_InitStruct.Pin = echo_Pin;
 8000d08:	2304      	movs	r3, #4
 8000d0a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000d0c:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8000d10:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d12:	2300      	movs	r3, #0
 8000d14:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(echo_GPIO_Port, &GPIO_InitStruct);
 8000d16:	f107 031c 	add.w	r3, r7, #28
 8000d1a:	4619      	mov	r1, r3
 8000d1c:	4816      	ldr	r0, [pc, #88]	@ (8000d78 <MX_GPIO_Init+0x21c>)
 8000d1e:	f005 ff6d 	bl	8006bfc <HAL_GPIO_Init>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_CLOSE);
 8000d22:	2100      	movs	r1, #0
 8000d24:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 8000d28:	f002 f9b0 	bl	800308c <HAL_SYSCFG_AnalogSwitchConfig>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_CLOSE);
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 8000d32:	f002 f9ab 	bl	800308c <HAL_SYSCFG_AnalogSwitchConfig>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA0, SYSCFG_SWITCH_PA0_CLOSE);
 8000d36:	2100      	movs	r1, #0
 8000d38:	f04f 7080 	mov.w	r0, #16777216	@ 0x1000000
 8000d3c:	f002 f9a6 	bl	800308c <HAL_SYSCFG_AnalogSwitchConfig>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA1, SYSCFG_SWITCH_PA1_CLOSE);
 8000d40:	2100      	movs	r1, #0
 8000d42:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 8000d46:	f002 f9a1 	bl	800308c <HAL_SYSCFG_AnalogSwitchConfig>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	2105      	movs	r1, #5
 8000d4e:	2008      	movs	r0, #8
 8000d50:	f002 fa6a 	bl	8003228 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000d54:	2008      	movs	r0, #8
 8000d56:	f002 fa81 	bl	800325c <HAL_NVIC_EnableIRQ>

}
 8000d5a:	bf00      	nop
 8000d5c:	3730      	adds	r7, #48	@ 0x30
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	bf00      	nop
 8000d64:	58024400 	.word	0x58024400
 8000d68:	58021000 	.word	0x58021000
 8000d6c:	58020800 	.word	0x58020800
 8000d70:	58020000 	.word	0x58020000
 8000d74:	58020400 	.word	0x58020400
 8000d78:	58020c00 	.word	0x58020c00

08000d7c <MX_I2C2_Init>:
I2C_HandleTypeDef hi2c2;
I2C_HandleTypeDef hi2c3;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000d80:	4b1b      	ldr	r3, [pc, #108]	@ (8000df0 <MX_I2C2_Init+0x74>)
 8000d82:	4a1c      	ldr	r2, [pc, #112]	@ (8000df4 <MX_I2C2_Init+0x78>)
 8000d84:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10C0ECFF;
 8000d86:	4b1a      	ldr	r3, [pc, #104]	@ (8000df0 <MX_I2C2_Init+0x74>)
 8000d88:	4a1b      	ldr	r2, [pc, #108]	@ (8000df8 <MX_I2C2_Init+0x7c>)
 8000d8a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000d8c:	4b18      	ldr	r3, [pc, #96]	@ (8000df0 <MX_I2C2_Init+0x74>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d92:	4b17      	ldr	r3, [pc, #92]	@ (8000df0 <MX_I2C2_Init+0x74>)
 8000d94:	2201      	movs	r2, #1
 8000d96:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d98:	4b15      	ldr	r3, [pc, #84]	@ (8000df0 <MX_I2C2_Init+0x74>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000d9e:	4b14      	ldr	r3, [pc, #80]	@ (8000df0 <MX_I2C2_Init+0x74>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000da4:	4b12      	ldr	r3, [pc, #72]	@ (8000df0 <MX_I2C2_Init+0x74>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000daa:	4b11      	ldr	r3, [pc, #68]	@ (8000df0 <MX_I2C2_Init+0x74>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000db0:	4b0f      	ldr	r3, [pc, #60]	@ (8000df0 <MX_I2C2_Init+0x74>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000db6:	480e      	ldr	r0, [pc, #56]	@ (8000df0 <MX_I2C2_Init+0x74>)
 8000db8:	f006 f91c 	bl	8006ff4 <HAL_I2C_Init>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d001      	beq.n	8000dc6 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000dc2:	f000 fa09 	bl	80011d8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000dc6:	2100      	movs	r1, #0
 8000dc8:	4809      	ldr	r0, [pc, #36]	@ (8000df0 <MX_I2C2_Init+0x74>)
 8000dca:	f007 fe9b 	bl	8008b04 <HAL_I2CEx_ConfigAnalogFilter>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d001      	beq.n	8000dd8 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000dd4:	f000 fa00 	bl	80011d8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000dd8:	2100      	movs	r1, #0
 8000dda:	4805      	ldr	r0, [pc, #20]	@ (8000df0 <MX_I2C2_Init+0x74>)
 8000ddc:	f007 fedd 	bl	8008b9a <HAL_I2CEx_ConfigDigitalFilter>
 8000de0:	4603      	mov	r3, r0
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d001      	beq.n	8000dea <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000de6:	f000 f9f7 	bl	80011d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000dea:	bf00      	nop
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	bf00      	nop
 8000df0:	24000234 	.word	0x24000234
 8000df4:	40005800 	.word	0x40005800
 8000df8:	10c0ecff 	.word	0x10c0ecff

08000dfc <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000e00:	4b1b      	ldr	r3, [pc, #108]	@ (8000e70 <MX_I2C3_Init+0x74>)
 8000e02:	4a1c      	ldr	r2, [pc, #112]	@ (8000e74 <MX_I2C3_Init+0x78>)
 8000e04:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x10C0ECFF;
 8000e06:	4b1a      	ldr	r3, [pc, #104]	@ (8000e70 <MX_I2C3_Init+0x74>)
 8000e08:	4a1b      	ldr	r2, [pc, #108]	@ (8000e78 <MX_I2C3_Init+0x7c>)
 8000e0a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8000e0c:	4b18      	ldr	r3, [pc, #96]	@ (8000e70 <MX_I2C3_Init+0x74>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e12:	4b17      	ldr	r3, [pc, #92]	@ (8000e70 <MX_I2C3_Init+0x74>)
 8000e14:	2201      	movs	r2, #1
 8000e16:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e18:	4b15      	ldr	r3, [pc, #84]	@ (8000e70 <MX_I2C3_Init+0x74>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8000e1e:	4b14      	ldr	r3, [pc, #80]	@ (8000e70 <MX_I2C3_Init+0x74>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000e24:	4b12      	ldr	r3, [pc, #72]	@ (8000e70 <MX_I2C3_Init+0x74>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e2a:	4b11      	ldr	r3, [pc, #68]	@ (8000e70 <MX_I2C3_Init+0x74>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e30:	4b0f      	ldr	r3, [pc, #60]	@ (8000e70 <MX_I2C3_Init+0x74>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000e36:	480e      	ldr	r0, [pc, #56]	@ (8000e70 <MX_I2C3_Init+0x74>)
 8000e38:	f006 f8dc 	bl	8006ff4 <HAL_I2C_Init>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d001      	beq.n	8000e46 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8000e42:	f000 f9c9 	bl	80011d8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000e46:	2100      	movs	r1, #0
 8000e48:	4809      	ldr	r0, [pc, #36]	@ (8000e70 <MX_I2C3_Init+0x74>)
 8000e4a:	f007 fe5b 	bl	8008b04 <HAL_I2CEx_ConfigAnalogFilter>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d001      	beq.n	8000e58 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8000e54:	f000 f9c0 	bl	80011d8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000e58:	2100      	movs	r1, #0
 8000e5a:	4805      	ldr	r0, [pc, #20]	@ (8000e70 <MX_I2C3_Init+0x74>)
 8000e5c:	f007 fe9d 	bl	8008b9a <HAL_I2CEx_ConfigDigitalFilter>
 8000e60:	4603      	mov	r3, r0
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d001      	beq.n	8000e6a <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8000e66:	f000 f9b7 	bl	80011d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000e6a:	bf00      	nop
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	24000288 	.word	0x24000288
 8000e74:	40005c00 	.word	0x40005c00
 8000e78:	10c0ecff 	.word	0x10c0ecff

08000e7c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b0be      	sub	sp, #248	@ 0xf8
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e84:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000e88:	2200      	movs	r2, #0
 8000e8a:	601a      	str	r2, [r3, #0]
 8000e8c:	605a      	str	r2, [r3, #4]
 8000e8e:	609a      	str	r2, [r3, #8]
 8000e90:	60da      	str	r2, [r3, #12]
 8000e92:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e94:	f107 0320 	add.w	r3, r7, #32
 8000e98:	22c0      	movs	r2, #192	@ 0xc0
 8000e9a:	2100      	movs	r1, #0
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	f01b fea9 	bl	801cbf4 <memset>
  if(i2cHandle->Instance==I2C2)
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	4a68      	ldr	r2, [pc, #416]	@ (8001048 <HAL_I2C_MspInit+0x1cc>)
 8000ea8:	4293      	cmp	r3, r2
 8000eaa:	d147      	bne.n	8000f3c <HAL_I2C_MspInit+0xc0>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8000eac:	f04f 0208 	mov.w	r2, #8
 8000eb0:	f04f 0300 	mov.w	r3, #0
 8000eb4:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ebe:	f107 0320 	add.w	r3, r7, #32
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	f008 ff18 	bl	8009cf8 <HAL_RCCEx_PeriphCLKConfig>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d001      	beq.n	8000ed2 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8000ece:	f000 f983 	bl	80011d8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ed2:	4b5e      	ldr	r3, [pc, #376]	@ (800104c <HAL_I2C_MspInit+0x1d0>)
 8000ed4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ed8:	4a5c      	ldr	r2, [pc, #368]	@ (800104c <HAL_I2C_MspInit+0x1d0>)
 8000eda:	f043 0302 	orr.w	r3, r3, #2
 8000ede:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ee2:	4b5a      	ldr	r3, [pc, #360]	@ (800104c <HAL_I2C_MspInit+0x1d0>)
 8000ee4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ee8:	f003 0302 	and.w	r3, r3, #2
 8000eec:	61fb      	str	r3, [r7, #28]
 8000eee:	69fb      	ldr	r3, [r7, #28]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000ef0:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000ef4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ef8:	2312      	movs	r3, #18
 8000efa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000efe:	2300      	movs	r3, #0
 8000f00:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f04:	2300      	movs	r3, #0
 8000f06:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000f0a:	2304      	movs	r3, #4
 8000f0c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f10:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000f14:	4619      	mov	r1, r3
 8000f16:	484e      	ldr	r0, [pc, #312]	@ (8001050 <HAL_I2C_MspInit+0x1d4>)
 8000f18:	f005 fe70 	bl	8006bfc <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000f1c:	4b4b      	ldr	r3, [pc, #300]	@ (800104c <HAL_I2C_MspInit+0x1d0>)
 8000f1e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000f22:	4a4a      	ldr	r2, [pc, #296]	@ (800104c <HAL_I2C_MspInit+0x1d0>)
 8000f24:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000f28:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000f2c:	4b47      	ldr	r3, [pc, #284]	@ (800104c <HAL_I2C_MspInit+0x1d0>)
 8000f2e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000f32:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000f36:	61bb      	str	r3, [r7, #24]
 8000f38:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8000f3a:	e080      	b.n	800103e <HAL_I2C_MspInit+0x1c2>
  else if(i2cHandle->Instance==I2C3)
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	4a44      	ldr	r2, [pc, #272]	@ (8001054 <HAL_I2C_MspInit+0x1d8>)
 8000f42:	4293      	cmp	r3, r2
 8000f44:	d17b      	bne.n	800103e <HAL_I2C_MspInit+0x1c2>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8000f46:	f04f 0208 	mov.w	r2, #8
 8000f4a:	f04f 0300 	mov.w	r3, #0
 8000f4e:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8000f52:	2300      	movs	r3, #0
 8000f54:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f58:	f107 0320 	add.w	r3, r7, #32
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	f008 fecb 	bl	8009cf8 <HAL_RCCEx_PeriphCLKConfig>
 8000f62:	4603      	mov	r3, r0
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d001      	beq.n	8000f6c <HAL_I2C_MspInit+0xf0>
      Error_Handler();
 8000f68:	f000 f936 	bl	80011d8 <Error_Handler>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f6c:	4b37      	ldr	r3, [pc, #220]	@ (800104c <HAL_I2C_MspInit+0x1d0>)
 8000f6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f72:	4a36      	ldr	r2, [pc, #216]	@ (800104c <HAL_I2C_MspInit+0x1d0>)
 8000f74:	f043 0304 	orr.w	r3, r3, #4
 8000f78:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f7c:	4b33      	ldr	r3, [pc, #204]	@ (800104c <HAL_I2C_MspInit+0x1d0>)
 8000f7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f82:	f003 0304 	and.w	r3, r3, #4
 8000f86:	617b      	str	r3, [r7, #20]
 8000f88:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f8a:	4b30      	ldr	r3, [pc, #192]	@ (800104c <HAL_I2C_MspInit+0x1d0>)
 8000f8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f90:	4a2e      	ldr	r2, [pc, #184]	@ (800104c <HAL_I2C_MspInit+0x1d0>)
 8000f92:	f043 0301 	orr.w	r3, r3, #1
 8000f96:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f9a:	4b2c      	ldr	r3, [pc, #176]	@ (800104c <HAL_I2C_MspInit+0x1d0>)
 8000f9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fa0:	f003 0301 	and.w	r3, r3, #1
 8000fa4:	613b      	str	r3, [r7, #16]
 8000fa6:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000fa8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000fac:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000fb0:	2312      	movs	r3, #18
 8000fb2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000fc2:	2304      	movs	r3, #4
 8000fc4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fc8:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000fcc:	4619      	mov	r1, r3
 8000fce:	4822      	ldr	r0, [pc, #136]	@ (8001058 <HAL_I2C_MspInit+0x1dc>)
 8000fd0:	f005 fe14 	bl	8006bfc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000fd4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000fd8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000fdc:	2312      	movs	r3, #18
 8000fde:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000fee:	2304      	movs	r3, #4
 8000ff0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ff4:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	4818      	ldr	r0, [pc, #96]	@ (800105c <HAL_I2C_MspInit+0x1e0>)
 8000ffc:	f005 fdfe 	bl	8006bfc <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001000:	4b12      	ldr	r3, [pc, #72]	@ (800104c <HAL_I2C_MspInit+0x1d0>)
 8001002:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001006:	4a11      	ldr	r2, [pc, #68]	@ (800104c <HAL_I2C_MspInit+0x1d0>)
 8001008:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800100c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001010:	4b0e      	ldr	r3, [pc, #56]	@ (800104c <HAL_I2C_MspInit+0x1d0>)
 8001012:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001016:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800101a:	60fb      	str	r3, [r7, #12]
 800101c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(I2C3_EV_IRQn, 5, 0);
 800101e:	2200      	movs	r2, #0
 8001020:	2105      	movs	r1, #5
 8001022:	2048      	movs	r0, #72	@ 0x48
 8001024:	f002 f900 	bl	8003228 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 8001028:	2048      	movs	r0, #72	@ 0x48
 800102a:	f002 f917 	bl	800325c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C3_ER_IRQn, 5, 0);
 800102e:	2200      	movs	r2, #0
 8001030:	2105      	movs	r1, #5
 8001032:	2049      	movs	r0, #73	@ 0x49
 8001034:	f002 f8f8 	bl	8003228 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
 8001038:	2049      	movs	r0, #73	@ 0x49
 800103a:	f002 f90f 	bl	800325c <HAL_NVIC_EnableIRQ>
}
 800103e:	bf00      	nop
 8001040:	37f8      	adds	r7, #248	@ 0xf8
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	40005800 	.word	0x40005800
 800104c:	58024400 	.word	0x58024400
 8001050:	58020400 	.word	0x58020400
 8001054:	40005c00 	.word	0x40005c00
 8001058:	58020800 	.word	0x58020800
 800105c:	58020000 	.word	0x58020000

08001060 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001064:	f001 ff86 	bl	8002f74 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001068:	f000 f82a 	bl	80010c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800106c:	f7ff fd76 	bl	8000b5c <MX_GPIO_Init>
  MX_DMA_Init();
 8001070:	f7ff fb34 	bl	80006dc <MX_DMA_Init>
  MX_USART1_UART_Init();
 8001074:	f001 fb28 	bl	80026c8 <MX_USART1_UART_Init>
  MX_SPI2_Init();
 8001078:	f000 f904 	bl	8001284 <MX_SPI2_Init>
  MX_UART8_Init();
 800107c:	f001 fad6 	bl	800262c <MX_UART8_Init>
  MX_USART2_UART_Init();
 8001080:	f001 fb6e 	bl	8002760 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8001084:	f000 fe74 	bl	8001d70 <MX_TIM2_Init>
  MX_SPI1_Init();
 8001088:	f000 f8ac 	bl	80011e4 <MX_SPI1_Init>
  MX_I2C3_Init();
 800108c:	f7ff feb6 	bl	8000dfc <MX_I2C3_Init>
  MX_FDCAN1_Init();
 8001090:	f7ff fc38 	bl	8000904 <MX_FDCAN1_Init>
  MX_TIM1_Init();
 8001094:	f000 fdd0 	bl	8001c38 <MX_TIM1_Init>
  MX_TIM15_Init();
 8001098:	f000 ff12 	bl	8001ec0 <MX_TIM15_Init>
  MX_UART7_Init();
 800109c:	f001 fa7a 	bl	8002594 <MX_UART7_Init>
  MX_I2C2_Init();
 80010a0:	f7ff fe6c 	bl	8000d7c <MX_I2C2_Init>
  MX_TIM4_Init();
 80010a4:	f000 feb2 	bl	8001e0c <MX_TIM4_Init>
  MX_TIM17_Init();
 80010a8:	f000 ffb6 	bl	8002018 <MX_TIM17_Init>
  MX_TIM16_Init();
 80010ac:	f000 ff8e 	bl	8001fcc <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 80010b0:	f00f fe16 	bl	8010ce0 <osKernelInitialize>
  MX_FREERTOS_Init();
 80010b4:	f7ff fd14 	bl	8000ae0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80010b8:	f00f fe58 	bl	8010d6c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80010bc:	bf00      	nop
 80010be:	e7fd      	b.n	80010bc <main+0x5c>

080010c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b09c      	sub	sp, #112	@ 0x70
 80010c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010ca:	224c      	movs	r2, #76	@ 0x4c
 80010cc:	2100      	movs	r1, #0
 80010ce:	4618      	mov	r0, r3
 80010d0:	f01b fd90 	bl	801cbf4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010d4:	1d3b      	adds	r3, r7, #4
 80010d6:	2220      	movs	r2, #32
 80010d8:	2100      	movs	r1, #0
 80010da:	4618      	mov	r0, r3
 80010dc:	f01b fd8a 	bl	801cbf4 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80010e0:	2002      	movs	r0, #2
 80010e2:	f007 fda7 	bl	8008c34 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80010e6:	2300      	movs	r3, #0
 80010e8:	603b      	str	r3, [r7, #0]
 80010ea:	4b30      	ldr	r3, [pc, #192]	@ (80011ac <SystemClock_Config+0xec>)
 80010ec:	699b      	ldr	r3, [r3, #24]
 80010ee:	4a2f      	ldr	r2, [pc, #188]	@ (80011ac <SystemClock_Config+0xec>)
 80010f0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80010f4:	6193      	str	r3, [r2, #24]
 80010f6:	4b2d      	ldr	r3, [pc, #180]	@ (80011ac <SystemClock_Config+0xec>)
 80010f8:	699b      	ldr	r3, [r3, #24]
 80010fa:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80010fe:	603b      	str	r3, [r7, #0]
 8001100:	4b2b      	ldr	r3, [pc, #172]	@ (80011b0 <SystemClock_Config+0xf0>)
 8001102:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001104:	4a2a      	ldr	r2, [pc, #168]	@ (80011b0 <SystemClock_Config+0xf0>)
 8001106:	f043 0301 	orr.w	r3, r3, #1
 800110a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800110c:	4b28      	ldr	r3, [pc, #160]	@ (80011b0 <SystemClock_Config+0xf0>)
 800110e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001110:	f003 0301 	and.w	r3, r3, #1
 8001114:	603b      	str	r3, [r7, #0]
 8001116:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001118:	bf00      	nop
 800111a:	4b24      	ldr	r3, [pc, #144]	@ (80011ac <SystemClock_Config+0xec>)
 800111c:	699b      	ldr	r3, [r3, #24]
 800111e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001122:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001126:	d1f8      	bne.n	800111a <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001128:	2301      	movs	r3, #1
 800112a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800112c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001130:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001132:	2302      	movs	r3, #2
 8001134:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001136:	2302      	movs	r3, #2
 8001138:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 800113a:	2302      	movs	r3, #2
 800113c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 64;
 800113e:	2340      	movs	r3, #64	@ 0x40
 8001140:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001142:	2302      	movs	r3, #2
 8001144:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001146:	2304      	movs	r3, #4
 8001148:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800114a:	2302      	movs	r3, #2
 800114c:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800114e:	230c      	movs	r3, #12
 8001150:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001152:	2300      	movs	r3, #0
 8001154:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001156:	2300      	movs	r3, #0
 8001158:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800115a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800115e:	4618      	mov	r0, r3
 8001160:	f007 fda2 	bl	8008ca8 <HAL_RCC_OscConfig>
 8001164:	4603      	mov	r3, r0
 8001166:	2b00      	cmp	r3, #0
 8001168:	d001      	beq.n	800116e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800116a:	f000 f835 	bl	80011d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800116e:	233f      	movs	r3, #63	@ 0x3f
 8001170:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001172:	2303      	movs	r3, #3
 8001174:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001176:	2300      	movs	r3, #0
 8001178:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800117a:	2308      	movs	r3, #8
 800117c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800117e:	2340      	movs	r3, #64	@ 0x40
 8001180:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001182:	2340      	movs	r3, #64	@ 0x40
 8001184:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001186:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800118a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800118c:	2340      	movs	r3, #64	@ 0x40
 800118e:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001190:	1d3b      	adds	r3, r7, #4
 8001192:	2102      	movs	r1, #2
 8001194:	4618      	mov	r0, r3
 8001196:	f008 f9e1 	bl	800955c <HAL_RCC_ClockConfig>
 800119a:	4603      	mov	r3, r0
 800119c:	2b00      	cmp	r3, #0
 800119e:	d001      	beq.n	80011a4 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 80011a0:	f000 f81a 	bl	80011d8 <Error_Handler>
  }
}
 80011a4:	bf00      	nop
 80011a6:	3770      	adds	r7, #112	@ 0x70
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	58024800 	.word	0x58024800
 80011b0:	58000400 	.word	0x58000400

080011b4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b082      	sub	sp, #8
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	4a04      	ldr	r2, [pc, #16]	@ (80011d4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80011c2:	4293      	cmp	r3, r2
 80011c4:	d101      	bne.n	80011ca <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80011c6:	f001 ff11 	bl	8002fec <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80011ca:	bf00      	nop
 80011cc:	3708      	adds	r7, #8
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	40001000 	.word	0x40001000

080011d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011d8:	b480      	push	{r7}
 80011da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011dc:	b672      	cpsid	i
}
 80011de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011e0:	bf00      	nop
 80011e2:	e7fd      	b.n	80011e0 <Error_Handler+0x8>

080011e4 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_rx;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80011e8:	4b24      	ldr	r3, [pc, #144]	@ (800127c <MX_SPI1_Init+0x98>)
 80011ea:	4a25      	ldr	r2, [pc, #148]	@ (8001280 <MX_SPI1_Init+0x9c>)
 80011ec:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 80011ee:	4b23      	ldr	r3, [pc, #140]	@ (800127c <MX_SPI1_Init+0x98>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80011f4:	4b21      	ldr	r3, [pc, #132]	@ (800127c <MX_SPI1_Init+0x98>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80011fa:	4b20      	ldr	r3, [pc, #128]	@ (800127c <MX_SPI1_Init+0x98>)
 80011fc:	2207      	movs	r2, #7
 80011fe:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001200:	4b1e      	ldr	r3, [pc, #120]	@ (800127c <MX_SPI1_Init+0x98>)
 8001202:	2200      	movs	r2, #0
 8001204:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001206:	4b1d      	ldr	r3, [pc, #116]	@ (800127c <MX_SPI1_Init+0x98>)
 8001208:	2200      	movs	r2, #0
 800120a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 800120c:	4b1b      	ldr	r3, [pc, #108]	@ (800127c <MX_SPI1_Init+0x98>)
 800120e:	2200      	movs	r2, #0
 8001210:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001212:	4b1a      	ldr	r3, [pc, #104]	@ (800127c <MX_SPI1_Init+0x98>)
 8001214:	2200      	movs	r2, #0
 8001216:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001218:	4b18      	ldr	r3, [pc, #96]	@ (800127c <MX_SPI1_Init+0x98>)
 800121a:	2200      	movs	r2, #0
 800121c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800121e:	4b17      	ldr	r3, [pc, #92]	@ (800127c <MX_SPI1_Init+0x98>)
 8001220:	2200      	movs	r2, #0
 8001222:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8001224:	4b15      	ldr	r3, [pc, #84]	@ (800127c <MX_SPI1_Init+0x98>)
 8001226:	2200      	movs	r2, #0
 8001228:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800122a:	4b14      	ldr	r3, [pc, #80]	@ (800127c <MX_SPI1_Init+0x98>)
 800122c:	2200      	movs	r2, #0
 800122e:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001230:	4b12      	ldr	r3, [pc, #72]	@ (800127c <MX_SPI1_Init+0x98>)
 8001232:	2200      	movs	r2, #0
 8001234:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001236:	4b11      	ldr	r3, [pc, #68]	@ (800127c <MX_SPI1_Init+0x98>)
 8001238:	2200      	movs	r2, #0
 800123a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800123c:	4b0f      	ldr	r3, [pc, #60]	@ (800127c <MX_SPI1_Init+0x98>)
 800123e:	2200      	movs	r2, #0
 8001240:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001242:	4b0e      	ldr	r3, [pc, #56]	@ (800127c <MX_SPI1_Init+0x98>)
 8001244:	2200      	movs	r2, #0
 8001246:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001248:	4b0c      	ldr	r3, [pc, #48]	@ (800127c <MX_SPI1_Init+0x98>)
 800124a:	2200      	movs	r2, #0
 800124c:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800124e:	4b0b      	ldr	r3, [pc, #44]	@ (800127c <MX_SPI1_Init+0x98>)
 8001250:	2200      	movs	r2, #0
 8001252:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001254:	4b09      	ldr	r3, [pc, #36]	@ (800127c <MX_SPI1_Init+0x98>)
 8001256:	2200      	movs	r2, #0
 8001258:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800125a:	4b08      	ldr	r3, [pc, #32]	@ (800127c <MX_SPI1_Init+0x98>)
 800125c:	2200      	movs	r2, #0
 800125e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001260:	4b06      	ldr	r3, [pc, #24]	@ (800127c <MX_SPI1_Init+0x98>)
 8001262:	2200      	movs	r2, #0
 8001264:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001266:	4805      	ldr	r0, [pc, #20]	@ (800127c <MX_SPI1_Init+0x98>)
 8001268:	f00a fb72 	bl	800b950 <HAL_SPI_Init>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d001      	beq.n	8001276 <MX_SPI1_Init+0x92>
  {
    Error_Handler();
 8001272:	f7ff ffb1 	bl	80011d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001276:	bf00      	nop
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	240002dc 	.word	0x240002dc
 8001280:	40013000 	.word	0x40013000

08001284 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001288:	4b27      	ldr	r3, [pc, #156]	@ (8001328 <MX_SPI2_Init+0xa4>)
 800128a:	4a28      	ldr	r2, [pc, #160]	@ (800132c <MX_SPI2_Init+0xa8>)
 800128c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800128e:	4b26      	ldr	r3, [pc, #152]	@ (8001328 <MX_SPI2_Init+0xa4>)
 8001290:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001294:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001296:	4b24      	ldr	r3, [pc, #144]	@ (8001328 <MX_SPI2_Init+0xa4>)
 8001298:	2200      	movs	r2, #0
 800129a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800129c:	4b22      	ldr	r3, [pc, #136]	@ (8001328 <MX_SPI2_Init+0xa4>)
 800129e:	2207      	movs	r2, #7
 80012a0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80012a2:	4b21      	ldr	r3, [pc, #132]	@ (8001328 <MX_SPI2_Init+0xa4>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80012a8:	4b1f      	ldr	r3, [pc, #124]	@ (8001328 <MX_SPI2_Init+0xa4>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80012ae:	4b1e      	ldr	r3, [pc, #120]	@ (8001328 <MX_SPI2_Init+0xa4>)
 80012b0:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80012b4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80012b6:	4b1c      	ldr	r3, [pc, #112]	@ (8001328 <MX_SPI2_Init+0xa4>)
 80012b8:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80012bc:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80012be:	4b1a      	ldr	r3, [pc, #104]	@ (8001328 <MX_SPI2_Init+0xa4>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80012c4:	4b18      	ldr	r3, [pc, #96]	@ (8001328 <MX_SPI2_Init+0xa4>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012ca:	4b17      	ldr	r3, [pc, #92]	@ (8001328 <MX_SPI2_Init+0xa4>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 80012d0:	4b15      	ldr	r3, [pc, #84]	@ (8001328 <MX_SPI2_Init+0xa4>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80012d6:	4b14      	ldr	r3, [pc, #80]	@ (8001328 <MX_SPI2_Init+0xa4>)
 80012d8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80012dc:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80012de:	4b12      	ldr	r3, [pc, #72]	@ (8001328 <MX_SPI2_Init+0xa4>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80012e4:	4b10      	ldr	r3, [pc, #64]	@ (8001328 <MX_SPI2_Init+0xa4>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80012ea:	4b0f      	ldr	r3, [pc, #60]	@ (8001328 <MX_SPI2_Init+0xa4>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80012f0:	4b0d      	ldr	r3, [pc, #52]	@ (8001328 <MX_SPI2_Init+0xa4>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80012f6:	4b0c      	ldr	r3, [pc, #48]	@ (8001328 <MX_SPI2_Init+0xa4>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80012fc:	4b0a      	ldr	r3, [pc, #40]	@ (8001328 <MX_SPI2_Init+0xa4>)
 80012fe:	2200      	movs	r2, #0
 8001300:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001302:	4b09      	ldr	r3, [pc, #36]	@ (8001328 <MX_SPI2_Init+0xa4>)
 8001304:	2200      	movs	r2, #0
 8001306:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001308:	4b07      	ldr	r3, [pc, #28]	@ (8001328 <MX_SPI2_Init+0xa4>)
 800130a:	2200      	movs	r2, #0
 800130c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800130e:	4b06      	ldr	r3, [pc, #24]	@ (8001328 <MX_SPI2_Init+0xa4>)
 8001310:	2200      	movs	r2, #0
 8001312:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001314:	4804      	ldr	r0, [pc, #16]	@ (8001328 <MX_SPI2_Init+0xa4>)
 8001316:	f00a fb1b 	bl	800b950 <HAL_SPI_Init>
 800131a:	4603      	mov	r3, r0
 800131c:	2b00      	cmp	r3, #0
 800131e:	d001      	beq.n	8001324 <MX_SPI2_Init+0xa0>
  {
    Error_Handler();
 8001320:	f7ff ff5a 	bl	80011d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001324:	bf00      	nop
 8001326:	bd80      	pop	{r7, pc}
 8001328:	24000390 	.word	0x24000390
 800132c:	40003800 	.word	0x40003800

08001330 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b0bc      	sub	sp, #240	@ 0xf0
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001338:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800133c:	2200      	movs	r2, #0
 800133e:	601a      	str	r2, [r3, #0]
 8001340:	605a      	str	r2, [r3, #4]
 8001342:	609a      	str	r2, [r3, #8]
 8001344:	60da      	str	r2, [r3, #12]
 8001346:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001348:	f107 0318 	add.w	r3, r7, #24
 800134c:	22c0      	movs	r2, #192	@ 0xc0
 800134e:	2100      	movs	r1, #0
 8001350:	4618      	mov	r0, r3
 8001352:	f01b fc4f 	bl	801cbf4 <memset>
  if(spiHandle->Instance==SPI1)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	4a7d      	ldr	r2, [pc, #500]	@ (8001550 <HAL_SPI_MspInit+0x220>)
 800135c:	4293      	cmp	r3, r2
 800135e:	f040 80a8 	bne.w	80014b2 <HAL_SPI_MspInit+0x182>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8001362:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001366:	f04f 0300 	mov.w	r3, #0
 800136a:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 800136e:	2300      	movs	r3, #0
 8001370:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001372:	f107 0318 	add.w	r3, r7, #24
 8001376:	4618      	mov	r0, r3
 8001378:	f008 fcbe 	bl	8009cf8 <HAL_RCCEx_PeriphCLKConfig>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d001      	beq.n	8001386 <HAL_SPI_MspInit+0x56>
    {
      Error_Handler();
 8001382:	f7ff ff29 	bl	80011d8 <Error_Handler>
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001386:	4b73      	ldr	r3, [pc, #460]	@ (8001554 <HAL_SPI_MspInit+0x224>)
 8001388:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800138c:	4a71      	ldr	r2, [pc, #452]	@ (8001554 <HAL_SPI_MspInit+0x224>)
 800138e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001392:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001396:	4b6f      	ldr	r3, [pc, #444]	@ (8001554 <HAL_SPI_MspInit+0x224>)
 8001398:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800139c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80013a0:	617b      	str	r3, [r7, #20]
 80013a2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013a4:	4b6b      	ldr	r3, [pc, #428]	@ (8001554 <HAL_SPI_MspInit+0x224>)
 80013a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013aa:	4a6a      	ldr	r2, [pc, #424]	@ (8001554 <HAL_SPI_MspInit+0x224>)
 80013ac:	f043 0301 	orr.w	r3, r3, #1
 80013b0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013b4:	4b67      	ldr	r3, [pc, #412]	@ (8001554 <HAL_SPI_MspInit+0x224>)
 80013b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013ba:	f003 0301 	and.w	r3, r3, #1
 80013be:	613b      	str	r3, [r7, #16]
 80013c0:	693b      	ldr	r3, [r7, #16]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80013c2:	23f0      	movs	r3, #240	@ 0xf0
 80013c4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013c8:	2302      	movs	r3, #2
 80013ca:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ce:	2300      	movs	r3, #0
 80013d0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013d4:	2303      	movs	r3, #3
 80013d6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80013da:	2305      	movs	r3, #5
 80013dc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013e0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80013e4:	4619      	mov	r1, r3
 80013e6:	485c      	ldr	r0, [pc, #368]	@ (8001558 <HAL_SPI_MspInit+0x228>)
 80013e8:	f005 fc08 	bl	8006bfc <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Stream6;
 80013ec:	4b5b      	ldr	r3, [pc, #364]	@ (800155c <HAL_SPI_MspInit+0x22c>)
 80013ee:	4a5c      	ldr	r2, [pc, #368]	@ (8001560 <HAL_SPI_MspInit+0x230>)
 80013f0:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 80013f2:	4b5a      	ldr	r3, [pc, #360]	@ (800155c <HAL_SPI_MspInit+0x22c>)
 80013f4:	2225      	movs	r2, #37	@ 0x25
 80013f6:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80013f8:	4b58      	ldr	r3, [pc, #352]	@ (800155c <HAL_SPI_MspInit+0x22c>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80013fe:	4b57      	ldr	r3, [pc, #348]	@ (800155c <HAL_SPI_MspInit+0x22c>)
 8001400:	2200      	movs	r2, #0
 8001402:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001404:	4b55      	ldr	r3, [pc, #340]	@ (800155c <HAL_SPI_MspInit+0x22c>)
 8001406:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800140a:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800140c:	4b53      	ldr	r3, [pc, #332]	@ (800155c <HAL_SPI_MspInit+0x22c>)
 800140e:	2200      	movs	r2, #0
 8001410:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001412:	4b52      	ldr	r3, [pc, #328]	@ (800155c <HAL_SPI_MspInit+0x22c>)
 8001414:	2200      	movs	r2, #0
 8001416:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8001418:	4b50      	ldr	r3, [pc, #320]	@ (800155c <HAL_SPI_MspInit+0x22c>)
 800141a:	2200      	movs	r2, #0
 800141c:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800141e:	4b4f      	ldr	r3, [pc, #316]	@ (800155c <HAL_SPI_MspInit+0x22c>)
 8001420:	2200      	movs	r2, #0
 8001422:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001424:	4b4d      	ldr	r3, [pc, #308]	@ (800155c <HAL_SPI_MspInit+0x22c>)
 8001426:	2200      	movs	r2, #0
 8001428:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 800142a:	484c      	ldr	r0, [pc, #304]	@ (800155c <HAL_SPI_MspInit+0x22c>)
 800142c:	f001 ff24 	bl	8003278 <HAL_DMA_Init>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d001      	beq.n	800143a <HAL_SPI_MspInit+0x10a>
    {
      Error_Handler();
 8001436:	f7ff fecf 	bl	80011d8 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	4a47      	ldr	r2, [pc, #284]	@ (800155c <HAL_SPI_MspInit+0x22c>)
 800143e:	67da      	str	r2, [r3, #124]	@ 0x7c
 8001440:	4a46      	ldr	r2, [pc, #280]	@ (800155c <HAL_SPI_MspInit+0x22c>)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Stream7;
 8001446:	4b47      	ldr	r3, [pc, #284]	@ (8001564 <HAL_SPI_MspInit+0x234>)
 8001448:	4a47      	ldr	r2, [pc, #284]	@ (8001568 <HAL_SPI_MspInit+0x238>)
 800144a:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 800144c:	4b45      	ldr	r3, [pc, #276]	@ (8001564 <HAL_SPI_MspInit+0x234>)
 800144e:	2226      	movs	r2, #38	@ 0x26
 8001450:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001452:	4b44      	ldr	r3, [pc, #272]	@ (8001564 <HAL_SPI_MspInit+0x234>)
 8001454:	2240      	movs	r2, #64	@ 0x40
 8001456:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001458:	4b42      	ldr	r3, [pc, #264]	@ (8001564 <HAL_SPI_MspInit+0x234>)
 800145a:	2200      	movs	r2, #0
 800145c:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800145e:	4b41      	ldr	r3, [pc, #260]	@ (8001564 <HAL_SPI_MspInit+0x234>)
 8001460:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001464:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001466:	4b3f      	ldr	r3, [pc, #252]	@ (8001564 <HAL_SPI_MspInit+0x234>)
 8001468:	2200      	movs	r2, #0
 800146a:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800146c:	4b3d      	ldr	r3, [pc, #244]	@ (8001564 <HAL_SPI_MspInit+0x234>)
 800146e:	2200      	movs	r2, #0
 8001470:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001472:	4b3c      	ldr	r3, [pc, #240]	@ (8001564 <HAL_SPI_MspInit+0x234>)
 8001474:	2200      	movs	r2, #0
 8001476:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001478:	4b3a      	ldr	r3, [pc, #232]	@ (8001564 <HAL_SPI_MspInit+0x234>)
 800147a:	2200      	movs	r2, #0
 800147c:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800147e:	4b39      	ldr	r3, [pc, #228]	@ (8001564 <HAL_SPI_MspInit+0x234>)
 8001480:	2200      	movs	r2, #0
 8001482:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001484:	4837      	ldr	r0, [pc, #220]	@ (8001564 <HAL_SPI_MspInit+0x234>)
 8001486:	f001 fef7 	bl	8003278 <HAL_DMA_Init>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
 800148e:	d001      	beq.n	8001494 <HAL_SPI_MspInit+0x164>
    {
      Error_Handler();
 8001490:	f7ff fea2 	bl	80011d8 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	4a33      	ldr	r2, [pc, #204]	@ (8001564 <HAL_SPI_MspInit+0x234>)
 8001498:	679a      	str	r2, [r3, #120]	@ 0x78
 800149a:	4a32      	ldr	r2, [pc, #200]	@ (8001564 <HAL_SPI_MspInit+0x234>)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 80014a0:	2200      	movs	r2, #0
 80014a2:	2105      	movs	r1, #5
 80014a4:	2023      	movs	r0, #35	@ 0x23
 80014a6:	f001 febf 	bl	8003228 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80014aa:	2023      	movs	r0, #35	@ 0x23
 80014ac:	f001 fed6 	bl	800325c <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80014b0:	e04a      	b.n	8001548 <HAL_SPI_MspInit+0x218>
  else if(spiHandle->Instance==SPI2)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	4a2d      	ldr	r2, [pc, #180]	@ (800156c <HAL_SPI_MspInit+0x23c>)
 80014b8:	4293      	cmp	r3, r2
 80014ba:	d145      	bne.n	8001548 <HAL_SPI_MspInit+0x218>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 80014bc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80014c0:	f04f 0300 	mov.w	r3, #0
 80014c4:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 80014c8:	2300      	movs	r3, #0
 80014ca:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80014cc:	f107 0318 	add.w	r3, r7, #24
 80014d0:	4618      	mov	r0, r3
 80014d2:	f008 fc11 	bl	8009cf8 <HAL_RCCEx_PeriphCLKConfig>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d001      	beq.n	80014e0 <HAL_SPI_MspInit+0x1b0>
      Error_Handler();
 80014dc:	f7ff fe7c 	bl	80011d8 <Error_Handler>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80014e0:	4b1c      	ldr	r3, [pc, #112]	@ (8001554 <HAL_SPI_MspInit+0x224>)
 80014e2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80014e6:	4a1b      	ldr	r2, [pc, #108]	@ (8001554 <HAL_SPI_MspInit+0x224>)
 80014e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014ec:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80014f0:	4b18      	ldr	r3, [pc, #96]	@ (8001554 <HAL_SPI_MspInit+0x224>)
 80014f2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80014f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80014fa:	60fb      	str	r3, [r7, #12]
 80014fc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014fe:	4b15      	ldr	r3, [pc, #84]	@ (8001554 <HAL_SPI_MspInit+0x224>)
 8001500:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001504:	4a13      	ldr	r2, [pc, #76]	@ (8001554 <HAL_SPI_MspInit+0x224>)
 8001506:	f043 0302 	orr.w	r3, r3, #2
 800150a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800150e:	4b11      	ldr	r3, [pc, #68]	@ (8001554 <HAL_SPI_MspInit+0x224>)
 8001510:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001514:	f003 0302 	and.w	r3, r3, #2
 8001518:	60bb      	str	r3, [r7, #8]
 800151a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800151c:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001520:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001524:	2302      	movs	r3, #2
 8001526:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152a:	2300      	movs	r3, #0
 800152c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001530:	2300      	movs	r3, #0
 8001532:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001536:	2305      	movs	r3, #5
 8001538:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800153c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001540:	4619      	mov	r1, r3
 8001542:	480b      	ldr	r0, [pc, #44]	@ (8001570 <HAL_SPI_MspInit+0x240>)
 8001544:	f005 fb5a 	bl	8006bfc <HAL_GPIO_Init>
}
 8001548:	bf00      	nop
 800154a:	37f0      	adds	r7, #240	@ 0xf0
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}
 8001550:	40013000 	.word	0x40013000
 8001554:	58024400 	.word	0x58024400
 8001558:	58020000 	.word	0x58020000
 800155c:	24000444 	.word	0x24000444
 8001560:	400200a0 	.word	0x400200a0
 8001564:	240004bc 	.word	0x240004bc
 8001568:	400200b8 	.word	0x400200b8
 800156c:	40003800 	.word	0x40003800
 8001570:	58020400 	.word	0x58020400

08001574 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b082      	sub	sp, #8
 8001578:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800157a:	4b0c      	ldr	r3, [pc, #48]	@ (80015ac <HAL_MspInit+0x38>)
 800157c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001580:	4a0a      	ldr	r2, [pc, #40]	@ (80015ac <HAL_MspInit+0x38>)
 8001582:	f043 0302 	orr.w	r3, r3, #2
 8001586:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800158a:	4b08      	ldr	r3, [pc, #32]	@ (80015ac <HAL_MspInit+0x38>)
 800158c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001590:	f003 0302 	and.w	r3, r3, #2
 8001594:	607b      	str	r3, [r7, #4]
 8001596:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001598:	2200      	movs	r2, #0
 800159a:	210f      	movs	r1, #15
 800159c:	f06f 0001 	mvn.w	r0, #1
 80015a0:	f001 fe42 	bl	8003228 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015a4:	bf00      	nop
 80015a6:	3708      	adds	r7, #8
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	58024400 	.word	0x58024400

080015b0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b090      	sub	sp, #64	@ 0x40
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	2b0f      	cmp	r3, #15
 80015bc:	d827      	bhi.n	800160e <HAL_InitTick+0x5e>
   {
     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80015be:	2200      	movs	r2, #0
 80015c0:	6879      	ldr	r1, [r7, #4]
 80015c2:	2036      	movs	r0, #54	@ 0x36
 80015c4:	f001 fe30 	bl	8003228 <HAL_NVIC_SetPriority>

     /* Enable the TIM6 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80015c8:	2036      	movs	r0, #54	@ 0x36
 80015ca:	f001 fe47 	bl	800325c <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 80015ce:	4a29      	ldr	r2, [pc, #164]	@ (8001674 <HAL_InitTick+0xc4>)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80015d4:	4b28      	ldr	r3, [pc, #160]	@ (8001678 <HAL_InitTick+0xc8>)
 80015d6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80015da:	4a27      	ldr	r2, [pc, #156]	@ (8001678 <HAL_InitTick+0xc8>)
 80015dc:	f043 0310 	orr.w	r3, r3, #16
 80015e0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80015e4:	4b24      	ldr	r3, [pc, #144]	@ (8001678 <HAL_InitTick+0xc8>)
 80015e6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80015ea:	f003 0310 	and.w	r3, r3, #16
 80015ee:	60fb      	str	r3, [r7, #12]
 80015f0:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80015f2:	f107 0210 	add.w	r2, r7, #16
 80015f6:	f107 0314 	add.w	r3, r7, #20
 80015fa:	4611      	mov	r1, r2
 80015fc:	4618      	mov	r0, r3
 80015fe:	f008 fb39 	bl	8009c74 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001602:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001604:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001606:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001608:	2b00      	cmp	r3, #0
 800160a:	d106      	bne.n	800161a <HAL_InitTick+0x6a>
 800160c:	e001      	b.n	8001612 <HAL_InitTick+0x62>
    return HAL_ERROR;
 800160e:	2301      	movs	r3, #1
 8001610:	e02b      	b.n	800166a <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001612:	f008 fb03 	bl	8009c1c <HAL_RCC_GetPCLK1Freq>
 8001616:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8001618:	e004      	b.n	8001624 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800161a:	f008 faff 	bl	8009c1c <HAL_RCC_GetPCLK1Freq>
 800161e:	4603      	mov	r3, r0
 8001620:	005b      	lsls	r3, r3, #1
 8001622:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001624:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001626:	4a15      	ldr	r2, [pc, #84]	@ (800167c <HAL_InitTick+0xcc>)
 8001628:	fba2 2303 	umull	r2, r3, r2, r3
 800162c:	0c9b      	lsrs	r3, r3, #18
 800162e:	3b01      	subs	r3, #1
 8001630:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001632:	4b13      	ldr	r3, [pc, #76]	@ (8001680 <HAL_InitTick+0xd0>)
 8001634:	4a13      	ldr	r2, [pc, #76]	@ (8001684 <HAL_InitTick+0xd4>)
 8001636:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001638:	4b11      	ldr	r3, [pc, #68]	@ (8001680 <HAL_InitTick+0xd0>)
 800163a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800163e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001640:	4a0f      	ldr	r2, [pc, #60]	@ (8001680 <HAL_InitTick+0xd0>)
 8001642:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001644:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001646:	4b0e      	ldr	r3, [pc, #56]	@ (8001680 <HAL_InitTick+0xd0>)
 8001648:	2200      	movs	r2, #0
 800164a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800164c:	4b0c      	ldr	r3, [pc, #48]	@ (8001680 <HAL_InitTick+0xd0>)
 800164e:	2200      	movs	r2, #0
 8001650:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001652:	480b      	ldr	r0, [pc, #44]	@ (8001680 <HAL_InitTick+0xd0>)
 8001654:	f00b fa7b 	bl	800cb4e <HAL_TIM_Base_Init>
 8001658:	4603      	mov	r3, r0
 800165a:	2b00      	cmp	r3, #0
 800165c:	d104      	bne.n	8001668 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 800165e:	4808      	ldr	r0, [pc, #32]	@ (8001680 <HAL_InitTick+0xd0>)
 8001660:	f00b fb3c 	bl	800ccdc <HAL_TIM_Base_Start_IT>
 8001664:	4603      	mov	r3, r0
 8001666:	e000      	b.n	800166a <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8001668:	2301      	movs	r3, #1
}
 800166a:	4618      	mov	r0, r3
 800166c:	3740      	adds	r7, #64	@ 0x40
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	2400000c 	.word	0x2400000c
 8001678:	58024400 	.word	0x58024400
 800167c:	431bde83 	.word	0x431bde83
 8001680:	24000534 	.word	0x24000534
 8001684:	40001000 	.word	0x40001000

08001688 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001688:	b480      	push	{r7}
 800168a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800168c:	bf00      	nop
 800168e:	e7fd      	b.n	800168c <NMI_Handler+0x4>

08001690 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001690:	b480      	push	{r7}
 8001692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001694:	bf00      	nop
 8001696:	e7fd      	b.n	8001694 <HardFault_Handler+0x4>

08001698 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001698:	b480      	push	{r7}
 800169a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800169c:	bf00      	nop
 800169e:	e7fd      	b.n	800169c <MemManage_Handler+0x4>

080016a0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016a0:	b480      	push	{r7}
 80016a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016a4:	bf00      	nop
 80016a6:	e7fd      	b.n	80016a4 <BusFault_Handler+0x4>

080016a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016a8:	b480      	push	{r7}
 80016aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016ac:	bf00      	nop
 80016ae:	e7fd      	b.n	80016ac <UsageFault_Handler+0x4>

080016b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016b0:	b480      	push	{r7}
 80016b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016b4:	bf00      	nop
 80016b6:	46bd      	mov	sp, r7
 80016b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016bc:	4770      	bx	lr

080016be <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80016be:	b580      	push	{r7, lr}
 80016c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(echo_Pin);
 80016c2:	2004      	movs	r0, #4
 80016c4:	f005 fc7b 	bl	8006fbe <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80016c8:	bf00      	nop
 80016ca:	bd80      	pop	{r7, pc}

080016cc <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80016d0:	4802      	ldr	r0, [pc, #8]	@ (80016dc <DMA1_Stream0_IRQHandler+0x10>)
 80016d2:	f003 f8fb 	bl	80048cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80016d6:	bf00      	nop
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	bf00      	nop
 80016dc:	24000e3c 	.word	0x24000e3c

080016e0 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80016e4:	4802      	ldr	r0, [pc, #8]	@ (80016f0 <DMA1_Stream1_IRQHandler+0x10>)
 80016e6:	f003 f8f1 	bl	80048cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80016ea:	bf00      	nop
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	24000eb4 	.word	0x24000eb4

080016f4 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart8_rx);
 80016f8:	4802      	ldr	r0, [pc, #8]	@ (8001704 <DMA1_Stream2_IRQHandler+0x10>)
 80016fa:	f003 f8e7 	bl	80048cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 80016fe:	bf00      	nop
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	24000d4c 	.word	0x24000d4c

08001708 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart8_tx);
 800170c:	4802      	ldr	r0, [pc, #8]	@ (8001718 <DMA1_Stream3_IRQHandler+0x10>)
 800170e:	f003 f8dd 	bl	80048cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001712:	bf00      	nop
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	24000dc4 	.word	0x24000dc4

0800171c <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001720:	4802      	ldr	r0, [pc, #8]	@ (800172c <DMA1_Stream4_IRQHandler+0x10>)
 8001722:	f003 f8d3 	bl	80048cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8001726:	bf00      	nop
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	24000f2c 	.word	0x24000f2c

08001730 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001734:	4802      	ldr	r0, [pc, #8]	@ (8001740 <DMA1_Stream5_IRQHandler+0x10>)
 8001736:	f003 f8c9 	bl	80048cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800173a:	bf00      	nop
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	24000fa4 	.word	0x24000fa4

08001744 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001748:	4802      	ldr	r0, [pc, #8]	@ (8001754 <DMA1_Stream6_IRQHandler+0x10>)
 800174a:	f003 f8bf 	bl	80048cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800174e:	bf00      	nop
 8001750:	bd80      	pop	{r7, pc}
 8001752:	bf00      	nop
 8001754:	24000444 	.word	0x24000444

08001758 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 800175c:	4802      	ldr	r0, [pc, #8]	@ (8001768 <FDCAN1_IT0_IRQHandler+0x10>)
 800175e:	f004 fdb3 	bl	80062c8 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8001762:	bf00      	nop
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	2400018c 	.word	0x2400018c

0800176c <FDCAN1_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 1.
  */
void FDCAN1_IT1_IRQHandler(void)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 0 */

  /* USER CODE END FDCAN1_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8001770:	4802      	ldr	r0, [pc, #8]	@ (800177c <FDCAN1_IT1_IRQHandler+0x10>)
 8001772:	f004 fda9 	bl	80062c8 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 1 */

  /* USER CODE END FDCAN1_IT1_IRQn 1 */
}
 8001776:	bf00      	nop
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	2400018c 	.word	0x2400018c

08001780 <TIM1_BRK_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt.
  */
void TIM1_BRK_IRQHandler(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001784:	4802      	ldr	r0, [pc, #8]	@ (8001790 <TIM1_BRK_IRQHandler+0x10>)
 8001786:	f00b fffd 	bl	800d784 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  /* USER CODE END TIM1_BRK_IRQn 1 */
}
 800178a:	bf00      	nop
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	24000584 	.word	0x24000584

08001794 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001798:	4802      	ldr	r0, [pc, #8]	@ (80017a4 <TIM1_UP_IRQHandler+0x10>)
 800179a:	f00b fff3 	bl	800d784 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800179e:	bf00      	nop
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	24000584 	.word	0x24000584

080017a8 <TIM1_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts.
  */
void TIM1_TRG_COM_IRQHandler(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80017ac:	4802      	ldr	r0, [pc, #8]	@ (80017b8 <TIM1_TRG_COM_IRQHandler+0x10>)
 80017ae:	f00b ffe9 	bl	800d784 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_IRQn 1 */
}
 80017b2:	bf00      	nop
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	24000584 	.word	0x24000584

080017bc <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80017c0:	4802      	ldr	r0, [pc, #8]	@ (80017cc <TIM1_CC_IRQHandler+0x10>)
 80017c2:	f00b ffdf 	bl	800d784 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80017c6:	bf00      	nop
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	24000584 	.word	0x24000584

080017d0 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80017d4:	4802      	ldr	r0, [pc, #8]	@ (80017e0 <SPI1_IRQHandler+0x10>)
 80017d6:	f00a fe81 	bl	800c4dc <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80017da:	bf00      	nop
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	240002dc 	.word	0x240002dc

080017e4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80017e8:	4802      	ldr	r0, [pc, #8]	@ (80017f4 <USART1_IRQHandler+0x10>)
 80017ea:	f00d fa7d 	bl	800ece8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80017ee:	bf00      	nop
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	24000ac4 	.word	0x24000ac4

080017f8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80017fc:	4802      	ldr	r0, [pc, #8]	@ (8001808 <USART2_IRQHandler+0x10>)
 80017fe:	f00d fa73 	bl	800ece8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001802:	bf00      	nop
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	24000b90 	.word	0x24000b90

0800180c <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001810:	4802      	ldr	r0, [pc, #8]	@ (800181c <DMA1_Stream7_IRQHandler+0x10>)
 8001812:	f003 f85b 	bl	80048cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 8001816:	bf00      	nop
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	240004bc 	.word	0x240004bc

08001820 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001824:	4802      	ldr	r0, [pc, #8]	@ (8001830 <TIM6_DAC_IRQHandler+0x10>)
 8001826:	f00b ffad 	bl	800d784 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800182a:	bf00      	nop
 800182c:	bd80      	pop	{r7, pc}
 800182e:	bf00      	nop
 8001830:	24000534 	.word	0x24000534

08001834 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_memtomem_dma2_stream0);
 8001838:	4802      	ldr	r0, [pc, #8]	@ (8001844 <DMA2_Stream0_IRQHandler+0x10>)
 800183a:	f003 f847 	bl	80048cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800183e:	bf00      	nop
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	2400009c 	.word	0x2400009c

08001848 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_memtomem_dma2_stream1);
 800184c:	4802      	ldr	r0, [pc, #8]	@ (8001858 <DMA2_Stream1_IRQHandler+0x10>)
 800184e:	f003 f83d 	bl	80048cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8001852:	bf00      	nop
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	24000114 	.word	0x24000114

0800185c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart7_rx);
 8001860:	4802      	ldr	r0, [pc, #8]	@ (800186c <DMA2_Stream2_IRQHandler+0x10>)
 8001862:	f003 f833 	bl	80048cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001866:	bf00      	nop
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	24000c5c 	.word	0x24000c5c

08001870 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart7_tx);
 8001874:	4802      	ldr	r0, [pc, #8]	@ (8001880 <DMA2_Stream3_IRQHandler+0x10>)
 8001876:	f003 f829 	bl	80048cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800187a:	bf00      	nop
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	24000cd4 	.word	0x24000cd4

08001884 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8001888:	4802      	ldr	r0, [pc, #8]	@ (8001894 <DMA2_Stream4_IRQHandler+0x10>)
 800188a:	f003 f81f 	bl	80048cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 800188e:	bf00      	nop
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop
 8001894:	2400074c 	.word	0x2400074c

08001898 <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch4);
 800189c:	4802      	ldr	r0, [pc, #8]	@ (80018a8 <DMA2_Stream5_IRQHandler+0x10>)
 800189e:	f003 f815 	bl	80048cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 80018a2:	bf00      	nop
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	240007c4 	.word	0x240007c4

080018ac <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim15_ch1);
 80018b0:	4802      	ldr	r0, [pc, #8]	@ (80018bc <DMA2_Stream6_IRQHandler+0x10>)
 80018b2:	f003 f80b 	bl	80048cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80018b6:	bf00      	nop
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	240008b4 	.word	0x240008b4

080018c0 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_ch3);
 80018c4:	4802      	ldr	r0, [pc, #8]	@ (80018d0 <DMA2_Stream7_IRQHandler+0x10>)
 80018c6:	f003 f801 	bl	80048cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 80018ca:	bf00      	nop
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	2400083c 	.word	0x2400083c

080018d4 <I2C3_EV_IRQHandler>:

/**
  * @brief This function handles I2C3 event interrupt.
  */
void I2C3_EV_IRQHandler(void)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_EV_IRQn 0 */

  /* USER CODE END I2C3_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c3);
 80018d8:	4802      	ldr	r0, [pc, #8]	@ (80018e4 <I2C3_EV_IRQHandler+0x10>)
 80018da:	f005 ff6d 	bl	80077b8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C3_EV_IRQn 1 */

  /* USER CODE END I2C3_EV_IRQn 1 */
}
 80018de:	bf00      	nop
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	24000288 	.word	0x24000288

080018e8 <I2C3_ER_IRQHandler>:

/**
  * @brief This function handles I2C3 error interrupt.
  */
void I2C3_ER_IRQHandler(void)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_ER_IRQn 0 */

  /* USER CODE END I2C3_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c3);
 80018ec:	4802      	ldr	r0, [pc, #8]	@ (80018f8 <I2C3_ER_IRQHandler+0x10>)
 80018ee:	f005 ff7d 	bl	80077ec <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C3_ER_IRQn 1 */

  /* USER CODE END I2C3_ER_IRQn 1 */
}
 80018f2:	bf00      	nop
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	24000288 	.word	0x24000288

080018fc <UART7_IRQHandler>:

/**
  * @brief This function handles UART7 global interrupt.
  */
void UART7_IRQHandler(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART7_IRQn 0 */
	UART_IdleCallback(&huart7);
 8001900:	4803      	ldr	r0, [pc, #12]	@ (8001910 <UART7_IRQHandler+0x14>)
 8001902:	f018 f8ff 	bl	8019b04 <UART_IdleCallback>
  /* USER CODE END UART7_IRQn 0 */
  HAL_UART_IRQHandler(&huart7);
 8001906:	4802      	ldr	r0, [pc, #8]	@ (8001910 <UART7_IRQHandler+0x14>)
 8001908:	f00d f9ee 	bl	800ece8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART7_IRQn 1 */

  /* USER CODE END UART7_IRQn 1 */
}
 800190c:	bf00      	nop
 800190e:	bd80      	pop	{r7, pc}
 8001910:	2400092c 	.word	0x2400092c

08001914 <UART8_IRQHandler>:

/**
  * @brief This function handles UART8 global interrupt.
  */
void UART8_IRQHandler(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART8_IRQn 0 */

  /* USER CODE END UART8_IRQn 0 */
  HAL_UART_IRQHandler(&huart8);
 8001918:	4802      	ldr	r0, [pc, #8]	@ (8001924 <UART8_IRQHandler+0x10>)
 800191a:	f00d f9e5 	bl	800ece8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART8_IRQn 1 */

  /* USER CODE END UART8_IRQn 1 */
}
 800191e:	bf00      	nop
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	240009f8 	.word	0x240009f8

08001928 <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 800192c:	4802      	ldr	r0, [pc, #8]	@ (8001938 <TIM17_IRQHandler+0x10>)
 800192e:	f00b ff29 	bl	800d784 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 8001932:	bf00      	nop
 8001934:	bd80      	pop	{r7, pc}
 8001936:	bf00      	nop
 8001938:	24000700 	.word	0x24000700

0800193c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800193c:	b480      	push	{r7}
 800193e:	af00      	add	r7, sp, #0
  return 1;
 8001940:	2301      	movs	r3, #1
}
 8001942:	4618      	mov	r0, r3
 8001944:	46bd      	mov	sp, r7
 8001946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194a:	4770      	bx	lr

0800194c <_kill>:

int _kill(int pid, int sig)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b082      	sub	sp, #8
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
 8001954:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001956:	f01b fa1d 	bl	801cd94 <__errno>
 800195a:	4603      	mov	r3, r0
 800195c:	2216      	movs	r2, #22
 800195e:	601a      	str	r2, [r3, #0]
  return -1;
 8001960:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001964:	4618      	mov	r0, r3
 8001966:	3708      	adds	r7, #8
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}

0800196c <_exit>:

void _exit (int status)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001974:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001978:	6878      	ldr	r0, [r7, #4]
 800197a:	f7ff ffe7 	bl	800194c <_kill>
  while (1) {}    /* Make sure we hang here */
 800197e:	bf00      	nop
 8001980:	e7fd      	b.n	800197e <_exit+0x12>

08001982 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001982:	b580      	push	{r7, lr}
 8001984:	b086      	sub	sp, #24
 8001986:	af00      	add	r7, sp, #0
 8001988:	60f8      	str	r0, [r7, #12]
 800198a:	60b9      	str	r1, [r7, #8]
 800198c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800198e:	2300      	movs	r3, #0
 8001990:	617b      	str	r3, [r7, #20]
 8001992:	e00a      	b.n	80019aa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001994:	f3af 8000 	nop.w
 8001998:	4601      	mov	r1, r0
 800199a:	68bb      	ldr	r3, [r7, #8]
 800199c:	1c5a      	adds	r2, r3, #1
 800199e:	60ba      	str	r2, [r7, #8]
 80019a0:	b2ca      	uxtb	r2, r1
 80019a2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019a4:	697b      	ldr	r3, [r7, #20]
 80019a6:	3301      	adds	r3, #1
 80019a8:	617b      	str	r3, [r7, #20]
 80019aa:	697a      	ldr	r2, [r7, #20]
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	429a      	cmp	r2, r3
 80019b0:	dbf0      	blt.n	8001994 <_read+0x12>
  }

  return len;
 80019b2:	687b      	ldr	r3, [r7, #4]
}
 80019b4:	4618      	mov	r0, r3
 80019b6:	3718      	adds	r7, #24
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}

080019bc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b086      	sub	sp, #24
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	60f8      	str	r0, [r7, #12]
 80019c4:	60b9      	str	r1, [r7, #8]
 80019c6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019c8:	2300      	movs	r3, #0
 80019ca:	617b      	str	r3, [r7, #20]
 80019cc:	e009      	b.n	80019e2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80019ce:	68bb      	ldr	r3, [r7, #8]
 80019d0:	1c5a      	adds	r2, r3, #1
 80019d2:	60ba      	str	r2, [r7, #8]
 80019d4:	781b      	ldrb	r3, [r3, #0]
 80019d6:	4618      	mov	r0, r3
 80019d8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019dc:	697b      	ldr	r3, [r7, #20]
 80019de:	3301      	adds	r3, #1
 80019e0:	617b      	str	r3, [r7, #20]
 80019e2:	697a      	ldr	r2, [r7, #20]
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	429a      	cmp	r2, r3
 80019e8:	dbf1      	blt.n	80019ce <_write+0x12>
  }
  return len;
 80019ea:	687b      	ldr	r3, [r7, #4]
}
 80019ec:	4618      	mov	r0, r3
 80019ee:	3718      	adds	r7, #24
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}

080019f4 <_close>:

int _close(int file)
{
 80019f4:	b480      	push	{r7}
 80019f6:	b083      	sub	sp, #12
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80019fc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001a00:	4618      	mov	r0, r3
 8001a02:	370c      	adds	r7, #12
 8001a04:	46bd      	mov	sp, r7
 8001a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0a:	4770      	bx	lr

08001a0c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b083      	sub	sp, #12
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
 8001a14:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a16:	683b      	ldr	r3, [r7, #0]
 8001a18:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a1c:	605a      	str	r2, [r3, #4]
  return 0;
 8001a1e:	2300      	movs	r3, #0
}
 8001a20:	4618      	mov	r0, r3
 8001a22:	370c      	adds	r7, #12
 8001a24:	46bd      	mov	sp, r7
 8001a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2a:	4770      	bx	lr

08001a2c <_isatty>:

int _isatty(int file)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b083      	sub	sp, #12
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a34:	2301      	movs	r3, #1
}
 8001a36:	4618      	mov	r0, r3
 8001a38:	370c      	adds	r7, #12
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a40:	4770      	bx	lr

08001a42 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a42:	b480      	push	{r7}
 8001a44:	b085      	sub	sp, #20
 8001a46:	af00      	add	r7, sp, #0
 8001a48:	60f8      	str	r0, [r7, #12]
 8001a4a:	60b9      	str	r1, [r7, #8]
 8001a4c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001a4e:	2300      	movs	r3, #0
}
 8001a50:	4618      	mov	r0, r3
 8001a52:	3714      	adds	r7, #20
 8001a54:	46bd      	mov	sp, r7
 8001a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5a:	4770      	bx	lr

08001a5c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b086      	sub	sp, #24
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a64:	4a14      	ldr	r2, [pc, #80]	@ (8001ab8 <_sbrk+0x5c>)
 8001a66:	4b15      	ldr	r3, [pc, #84]	@ (8001abc <_sbrk+0x60>)
 8001a68:	1ad3      	subs	r3, r2, r3
 8001a6a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a70:	4b13      	ldr	r3, [pc, #76]	@ (8001ac0 <_sbrk+0x64>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d102      	bne.n	8001a7e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a78:	4b11      	ldr	r3, [pc, #68]	@ (8001ac0 <_sbrk+0x64>)
 8001a7a:	4a12      	ldr	r2, [pc, #72]	@ (8001ac4 <_sbrk+0x68>)
 8001a7c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a7e:	4b10      	ldr	r3, [pc, #64]	@ (8001ac0 <_sbrk+0x64>)
 8001a80:	681a      	ldr	r2, [r3, #0]
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	4413      	add	r3, r2
 8001a86:	693a      	ldr	r2, [r7, #16]
 8001a88:	429a      	cmp	r2, r3
 8001a8a:	d207      	bcs.n	8001a9c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a8c:	f01b f982 	bl	801cd94 <__errno>
 8001a90:	4603      	mov	r3, r0
 8001a92:	220c      	movs	r2, #12
 8001a94:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a96:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001a9a:	e009      	b.n	8001ab0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a9c:	4b08      	ldr	r3, [pc, #32]	@ (8001ac0 <_sbrk+0x64>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001aa2:	4b07      	ldr	r3, [pc, #28]	@ (8001ac0 <_sbrk+0x64>)
 8001aa4:	681a      	ldr	r2, [r3, #0]
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	4413      	add	r3, r2
 8001aaa:	4a05      	ldr	r2, [pc, #20]	@ (8001ac0 <_sbrk+0x64>)
 8001aac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001aae:	68fb      	ldr	r3, [r7, #12]
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	3718      	adds	r7, #24
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	24080000 	.word	0x24080000
 8001abc:	00000400 	.word	0x00000400
 8001ac0:	24000580 	.word	0x24000580
 8001ac4:	2401fd10 	.word	0x2401fd10

08001ac8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001acc:	4b43      	ldr	r3, [pc, #268]	@ (8001bdc <SystemInit+0x114>)
 8001ace:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ad2:	4a42      	ldr	r2, [pc, #264]	@ (8001bdc <SystemInit+0x114>)
 8001ad4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ad8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001adc:	4b40      	ldr	r3, [pc, #256]	@ (8001be0 <SystemInit+0x118>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f003 030f 	and.w	r3, r3, #15
 8001ae4:	2b06      	cmp	r3, #6
 8001ae6:	d807      	bhi.n	8001af8 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001ae8:	4b3d      	ldr	r3, [pc, #244]	@ (8001be0 <SystemInit+0x118>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f023 030f 	bic.w	r3, r3, #15
 8001af0:	4a3b      	ldr	r2, [pc, #236]	@ (8001be0 <SystemInit+0x118>)
 8001af2:	f043 0307 	orr.w	r3, r3, #7
 8001af6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001af8:	4b3a      	ldr	r3, [pc, #232]	@ (8001be4 <SystemInit+0x11c>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	4a39      	ldr	r2, [pc, #228]	@ (8001be4 <SystemInit+0x11c>)
 8001afe:	f043 0301 	orr.w	r3, r3, #1
 8001b02:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001b04:	4b37      	ldr	r3, [pc, #220]	@ (8001be4 <SystemInit+0x11c>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001b0a:	4b36      	ldr	r3, [pc, #216]	@ (8001be4 <SystemInit+0x11c>)
 8001b0c:	681a      	ldr	r2, [r3, #0]
 8001b0e:	4935      	ldr	r1, [pc, #212]	@ (8001be4 <SystemInit+0x11c>)
 8001b10:	4b35      	ldr	r3, [pc, #212]	@ (8001be8 <SystemInit+0x120>)
 8001b12:	4013      	ands	r3, r2
 8001b14:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001b16:	4b32      	ldr	r3, [pc, #200]	@ (8001be0 <SystemInit+0x118>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f003 0308 	and.w	r3, r3, #8
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d007      	beq.n	8001b32 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001b22:	4b2f      	ldr	r3, [pc, #188]	@ (8001be0 <SystemInit+0x118>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f023 030f 	bic.w	r3, r3, #15
 8001b2a:	4a2d      	ldr	r2, [pc, #180]	@ (8001be0 <SystemInit+0x118>)
 8001b2c:	f043 0307 	orr.w	r3, r3, #7
 8001b30:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001b32:	4b2c      	ldr	r3, [pc, #176]	@ (8001be4 <SystemInit+0x11c>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001b38:	4b2a      	ldr	r3, [pc, #168]	@ (8001be4 <SystemInit+0x11c>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001b3e:	4b29      	ldr	r3, [pc, #164]	@ (8001be4 <SystemInit+0x11c>)
 8001b40:	2200      	movs	r2, #0
 8001b42:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001b44:	4b27      	ldr	r3, [pc, #156]	@ (8001be4 <SystemInit+0x11c>)
 8001b46:	4a29      	ldr	r2, [pc, #164]	@ (8001bec <SystemInit+0x124>)
 8001b48:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001b4a:	4b26      	ldr	r3, [pc, #152]	@ (8001be4 <SystemInit+0x11c>)
 8001b4c:	4a28      	ldr	r2, [pc, #160]	@ (8001bf0 <SystemInit+0x128>)
 8001b4e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001b50:	4b24      	ldr	r3, [pc, #144]	@ (8001be4 <SystemInit+0x11c>)
 8001b52:	4a28      	ldr	r2, [pc, #160]	@ (8001bf4 <SystemInit+0x12c>)
 8001b54:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001b56:	4b23      	ldr	r3, [pc, #140]	@ (8001be4 <SystemInit+0x11c>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001b5c:	4b21      	ldr	r3, [pc, #132]	@ (8001be4 <SystemInit+0x11c>)
 8001b5e:	4a25      	ldr	r2, [pc, #148]	@ (8001bf4 <SystemInit+0x12c>)
 8001b60:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001b62:	4b20      	ldr	r3, [pc, #128]	@ (8001be4 <SystemInit+0x11c>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001b68:	4b1e      	ldr	r3, [pc, #120]	@ (8001be4 <SystemInit+0x11c>)
 8001b6a:	4a22      	ldr	r2, [pc, #136]	@ (8001bf4 <SystemInit+0x12c>)
 8001b6c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001b6e:	4b1d      	ldr	r3, [pc, #116]	@ (8001be4 <SystemInit+0x11c>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001b74:	4b1b      	ldr	r3, [pc, #108]	@ (8001be4 <SystemInit+0x11c>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4a1a      	ldr	r2, [pc, #104]	@ (8001be4 <SystemInit+0x11c>)
 8001b7a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b7e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001b80:	4b18      	ldr	r3, [pc, #96]	@ (8001be4 <SystemInit+0x11c>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001b86:	4b1c      	ldr	r3, [pc, #112]	@ (8001bf8 <SystemInit+0x130>)
 8001b88:	681a      	ldr	r2, [r3, #0]
 8001b8a:	4b1c      	ldr	r3, [pc, #112]	@ (8001bfc <SystemInit+0x134>)
 8001b8c:	4013      	ands	r3, r2
 8001b8e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001b92:	d202      	bcs.n	8001b9a <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001b94:	4b1a      	ldr	r3, [pc, #104]	@ (8001c00 <SystemInit+0x138>)
 8001b96:	2201      	movs	r2, #1
 8001b98:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8001b9a:	4b12      	ldr	r3, [pc, #72]	@ (8001be4 <SystemInit+0x11c>)
 8001b9c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001ba0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d113      	bne.n	8001bd0 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001ba8:	4b0e      	ldr	r3, [pc, #56]	@ (8001be4 <SystemInit+0x11c>)
 8001baa:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001bae:	4a0d      	ldr	r2, [pc, #52]	@ (8001be4 <SystemInit+0x11c>)
 8001bb0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001bb4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001bb8:	4b12      	ldr	r3, [pc, #72]	@ (8001c04 <SystemInit+0x13c>)
 8001bba:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001bbe:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001bc0:	4b08      	ldr	r3, [pc, #32]	@ (8001be4 <SystemInit+0x11c>)
 8001bc2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001bc6:	4a07      	ldr	r2, [pc, #28]	@ (8001be4 <SystemInit+0x11c>)
 8001bc8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001bcc:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001bd0:	bf00      	nop
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd8:	4770      	bx	lr
 8001bda:	bf00      	nop
 8001bdc:	e000ed00 	.word	0xe000ed00
 8001be0:	52002000 	.word	0x52002000
 8001be4:	58024400 	.word	0x58024400
 8001be8:	eaf6ed7f 	.word	0xeaf6ed7f
 8001bec:	02020200 	.word	0x02020200
 8001bf0:	01ff0000 	.word	0x01ff0000
 8001bf4:	01010280 	.word	0x01010280
 8001bf8:	5c001000 	.word	0x5c001000
 8001bfc:	ffff0000 	.word	0xffff0000
 8001c00:	51008108 	.word	0x51008108
 8001c04:	52004000 	.word	0x52004000

08001c08 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001c0c:	4b09      	ldr	r3, [pc, #36]	@ (8001c34 <ExitRun0Mode+0x2c>)
 8001c0e:	68db      	ldr	r3, [r3, #12]
 8001c10:	4a08      	ldr	r2, [pc, #32]	@ (8001c34 <ExitRun0Mode+0x2c>)
 8001c12:	f043 0302 	orr.w	r3, r3, #2
 8001c16:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001c18:	bf00      	nop
 8001c1a:	4b06      	ldr	r3, [pc, #24]	@ (8001c34 <ExitRun0Mode+0x2c>)
 8001c1c:	685b      	ldr	r3, [r3, #4]
 8001c1e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d0f9      	beq.n	8001c1a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8001c26:	bf00      	nop
 8001c28:	bf00      	nop
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr
 8001c32:	bf00      	nop
 8001c34:	58024800 	.word	0x58024800

08001c38 <MX_TIM1_Init>:
DMA_HandleTypeDef hdma_tim4_ch3;
DMA_HandleTypeDef hdma_tim15_ch1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b096      	sub	sp, #88	@ 0x58
 8001c3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c3e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001c42:	2200      	movs	r2, #0
 8001c44:	601a      	str	r2, [r3, #0]
 8001c46:	605a      	str	r2, [r3, #4]
 8001c48:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c4a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001c4e:	2200      	movs	r2, #0
 8001c50:	601a      	str	r2, [r3, #0]
 8001c52:	605a      	str	r2, [r3, #4]
 8001c54:	609a      	str	r2, [r3, #8]
 8001c56:	60da      	str	r2, [r3, #12]
 8001c58:	611a      	str	r2, [r3, #16]
 8001c5a:	615a      	str	r2, [r3, #20]
 8001c5c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001c5e:	1d3b      	adds	r3, r7, #4
 8001c60:	222c      	movs	r2, #44	@ 0x2c
 8001c62:	2100      	movs	r1, #0
 8001c64:	4618      	mov	r0, r3
 8001c66:	f01a ffc5 	bl	801cbf4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001c6a:	4b3f      	ldr	r3, [pc, #252]	@ (8001d68 <MX_TIM1_Init+0x130>)
 8001c6c:	4a3f      	ldr	r2, [pc, #252]	@ (8001d6c <MX_TIM1_Init+0x134>)
 8001c6e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1;
 8001c70:	4b3d      	ldr	r3, [pc, #244]	@ (8001d68 <MX_TIM1_Init+0x130>)
 8001c72:	2201      	movs	r2, #1
 8001c74:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c76:	4b3c      	ldr	r3, [pc, #240]	@ (8001d68 <MX_TIM1_Init+0x130>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 331;
 8001c7c:	4b3a      	ldr	r3, [pc, #232]	@ (8001d68 <MX_TIM1_Init+0x130>)
 8001c7e:	f240 124b 	movw	r2, #331	@ 0x14b
 8001c82:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c84:	4b38      	ldr	r3, [pc, #224]	@ (8001d68 <MX_TIM1_Init+0x130>)
 8001c86:	2200      	movs	r2, #0
 8001c88:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001c8a:	4b37      	ldr	r3, [pc, #220]	@ (8001d68 <MX_TIM1_Init+0x130>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c90:	4b35      	ldr	r3, [pc, #212]	@ (8001d68 <MX_TIM1_Init+0x130>)
 8001c92:	2200      	movs	r2, #0
 8001c94:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001c96:	4834      	ldr	r0, [pc, #208]	@ (8001d68 <MX_TIM1_Init+0x130>)
 8001c98:	f00b f898 	bl	800cdcc <HAL_TIM_PWM_Init>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d001      	beq.n	8001ca6 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8001ca2:	f7ff fa99 	bl	80011d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001caa:	2300      	movs	r3, #0
 8001cac:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001cb2:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001cb6:	4619      	mov	r1, r3
 8001cb8:	482b      	ldr	r0, [pc, #172]	@ (8001d68 <MX_TIM1_Init+0x130>)
 8001cba:	f00c fdbf 	bl	800e83c <HAL_TIMEx_MasterConfigSynchronization>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d001      	beq.n	8001cc8 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001cc4:	f7ff fa88 	bl	80011d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cc8:	2360      	movs	r3, #96	@ 0x60
 8001cca:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ce4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001ce8:	2200      	movs	r2, #0
 8001cea:	4619      	mov	r1, r3
 8001cec:	481e      	ldr	r0, [pc, #120]	@ (8001d68 <MX_TIM1_Init+0x130>)
 8001cee:	f00b fe51 	bl	800d994 <HAL_TIM_PWM_ConfigChannel>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d001      	beq.n	8001cfc <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001cf8:	f7ff fa6e 	bl	80011d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001cfc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001d00:	220c      	movs	r2, #12
 8001d02:	4619      	mov	r1, r3
 8001d04:	4818      	ldr	r0, [pc, #96]	@ (8001d68 <MX_TIM1_Init+0x130>)
 8001d06:	f00b fe45 	bl	800d994 <HAL_TIM_PWM_ConfigChannel>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d001      	beq.n	8001d14 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8001d10:	f7ff fa62 	bl	80011d8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001d14:	2300      	movs	r3, #0
 8001d16:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001d20:	2300      	movs	r3, #0
 8001d22:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001d24:	2300      	movs	r3, #0
 8001d26:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001d28:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d2c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001d32:	2300      	movs	r3, #0
 8001d34:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001d36:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001d3a:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001d40:	2300      	movs	r3, #0
 8001d42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001d44:	1d3b      	adds	r3, r7, #4
 8001d46:	4619      	mov	r1, r3
 8001d48:	4807      	ldr	r0, [pc, #28]	@ (8001d68 <MX_TIM1_Init+0x130>)
 8001d4a:	f00c fe05 	bl	800e958 <HAL_TIMEx_ConfigBreakDeadTime>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d001      	beq.n	8001d58 <MX_TIM1_Init+0x120>
  {
    Error_Handler();
 8001d54:	f7ff fa40 	bl	80011d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001d58:	4803      	ldr	r0, [pc, #12]	@ (8001d68 <MX_TIM1_Init+0x130>)
 8001d5a:	f000 fb67 	bl	800242c <HAL_TIM_MspPostInit>

}
 8001d5e:	bf00      	nop
 8001d60:	3758      	adds	r7, #88	@ 0x58
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	24000584 	.word	0x24000584
 8001d6c:	40010000 	.word	0x40010000

08001d70 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b088      	sub	sp, #32
 8001d74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d76:	f107 0310 	add.w	r3, r7, #16
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	601a      	str	r2, [r3, #0]
 8001d7e:	605a      	str	r2, [r3, #4]
 8001d80:	609a      	str	r2, [r3, #8]
 8001d82:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d84:	1d3b      	adds	r3, r7, #4
 8001d86:	2200      	movs	r2, #0
 8001d88:	601a      	str	r2, [r3, #0]
 8001d8a:	605a      	str	r2, [r3, #4]
 8001d8c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001d8e:	4b1e      	ldr	r3, [pc, #120]	@ (8001e08 <MX_TIM2_Init+0x98>)
 8001d90:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001d94:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001d96:	4b1c      	ldr	r3, [pc, #112]	@ (8001e08 <MX_TIM2_Init+0x98>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d9c:	4b1a      	ldr	r3, [pc, #104]	@ (8001e08 <MX_TIM2_Init+0x98>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001da2:	4b19      	ldr	r3, [pc, #100]	@ (8001e08 <MX_TIM2_Init+0x98>)
 8001da4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001da8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001daa:	4b17      	ldr	r3, [pc, #92]	@ (8001e08 <MX_TIM2_Init+0x98>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001db0:	4b15      	ldr	r3, [pc, #84]	@ (8001e08 <MX_TIM2_Init+0x98>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001db6:	4814      	ldr	r0, [pc, #80]	@ (8001e08 <MX_TIM2_Init+0x98>)
 8001db8:	f00a fec9 	bl	800cb4e <HAL_TIM_Base_Init>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d001      	beq.n	8001dc6 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001dc2:	f7ff fa09 	bl	80011d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001dc6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001dca:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001dcc:	f107 0310 	add.w	r3, r7, #16
 8001dd0:	4619      	mov	r1, r3
 8001dd2:	480d      	ldr	r0, [pc, #52]	@ (8001e08 <MX_TIM2_Init+0x98>)
 8001dd4:	f00b fef2 	bl	800dbbc <HAL_TIM_ConfigClockSource>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d001      	beq.n	8001de2 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001dde:	f7ff f9fb 	bl	80011d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001de2:	2300      	movs	r3, #0
 8001de4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001de6:	2300      	movs	r3, #0
 8001de8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001dea:	1d3b      	adds	r3, r7, #4
 8001dec:	4619      	mov	r1, r3
 8001dee:	4806      	ldr	r0, [pc, #24]	@ (8001e08 <MX_TIM2_Init+0x98>)
 8001df0:	f00c fd24 	bl	800e83c <HAL_TIMEx_MasterConfigSynchronization>
 8001df4:	4603      	mov	r3, r0
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d001      	beq.n	8001dfe <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001dfa:	f7ff f9ed 	bl	80011d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001dfe:	bf00      	nop
 8001e00:	3720      	adds	r7, #32
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	240005d0 	.word	0x240005d0

08001e0c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b08a      	sub	sp, #40	@ 0x28
 8001e10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e12:	f107 031c 	add.w	r3, r7, #28
 8001e16:	2200      	movs	r2, #0
 8001e18:	601a      	str	r2, [r3, #0]
 8001e1a:	605a      	str	r2, [r3, #4]
 8001e1c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e1e:	463b      	mov	r3, r7
 8001e20:	2200      	movs	r2, #0
 8001e22:	601a      	str	r2, [r3, #0]
 8001e24:	605a      	str	r2, [r3, #4]
 8001e26:	609a      	str	r2, [r3, #8]
 8001e28:	60da      	str	r2, [r3, #12]
 8001e2a:	611a      	str	r2, [r3, #16]
 8001e2c:	615a      	str	r2, [r3, #20]
 8001e2e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001e30:	4b21      	ldr	r3, [pc, #132]	@ (8001eb8 <MX_TIM4_Init+0xac>)
 8001e32:	4a22      	ldr	r2, [pc, #136]	@ (8001ebc <MX_TIM4_Init+0xb0>)
 8001e34:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 1;
 8001e36:	4b20      	ldr	r3, [pc, #128]	@ (8001eb8 <MX_TIM4_Init+0xac>)
 8001e38:	2201      	movs	r2, #1
 8001e3a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e3c:	4b1e      	ldr	r3, [pc, #120]	@ (8001eb8 <MX_TIM4_Init+0xac>)
 8001e3e:	2200      	movs	r2, #0
 8001e40:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 331;
 8001e42:	4b1d      	ldr	r3, [pc, #116]	@ (8001eb8 <MX_TIM4_Init+0xac>)
 8001e44:	f240 124b 	movw	r2, #331	@ 0x14b
 8001e48:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e4a:	4b1b      	ldr	r3, [pc, #108]	@ (8001eb8 <MX_TIM4_Init+0xac>)
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e50:	4b19      	ldr	r3, [pc, #100]	@ (8001eb8 <MX_TIM4_Init+0xac>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001e56:	4818      	ldr	r0, [pc, #96]	@ (8001eb8 <MX_TIM4_Init+0xac>)
 8001e58:	f00a ffb8 	bl	800cdcc <HAL_TIM_PWM_Init>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d001      	beq.n	8001e66 <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 8001e62:	f7ff f9b9 	bl	80011d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e66:	2300      	movs	r3, #0
 8001e68:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001e6e:	f107 031c 	add.w	r3, r7, #28
 8001e72:	4619      	mov	r1, r3
 8001e74:	4810      	ldr	r0, [pc, #64]	@ (8001eb8 <MX_TIM4_Init+0xac>)
 8001e76:	f00c fce1 	bl	800e83c <HAL_TIMEx_MasterConfigSynchronization>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d001      	beq.n	8001e84 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8001e80:	f7ff f9aa 	bl	80011d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e84:	2360      	movs	r3, #96	@ 0x60
 8001e86:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e90:	2300      	movs	r3, #0
 8001e92:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001e94:	463b      	mov	r3, r7
 8001e96:	2208      	movs	r2, #8
 8001e98:	4619      	mov	r1, r3
 8001e9a:	4807      	ldr	r0, [pc, #28]	@ (8001eb8 <MX_TIM4_Init+0xac>)
 8001e9c:	f00b fd7a 	bl	800d994 <HAL_TIM_PWM_ConfigChannel>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d001      	beq.n	8001eaa <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 8001ea6:	f7ff f997 	bl	80011d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001eaa:	4803      	ldr	r0, [pc, #12]	@ (8001eb8 <MX_TIM4_Init+0xac>)
 8001eac:	f000 fabe 	bl	800242c <HAL_TIM_MspPostInit>

}
 8001eb0:	bf00      	nop
 8001eb2:	3728      	adds	r7, #40	@ 0x28
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bd80      	pop	{r7, pc}
 8001eb8:	2400061c 	.word	0x2400061c
 8001ebc:	40000800 	.word	0x40000800

08001ec0 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b096      	sub	sp, #88	@ 0x58
 8001ec4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ec6:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001eca:	2200      	movs	r2, #0
 8001ecc:	601a      	str	r2, [r3, #0]
 8001ece:	605a      	str	r2, [r3, #4]
 8001ed0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ed2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	601a      	str	r2, [r3, #0]
 8001eda:	605a      	str	r2, [r3, #4]
 8001edc:	609a      	str	r2, [r3, #8]
 8001ede:	60da      	str	r2, [r3, #12]
 8001ee0:	611a      	str	r2, [r3, #16]
 8001ee2:	615a      	str	r2, [r3, #20]
 8001ee4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001ee6:	1d3b      	adds	r3, r7, #4
 8001ee8:	222c      	movs	r2, #44	@ 0x2c
 8001eea:	2100      	movs	r1, #0
 8001eec:	4618      	mov	r0, r3
 8001eee:	f01a fe81 	bl	801cbf4 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8001ef2:	4b34      	ldr	r3, [pc, #208]	@ (8001fc4 <MX_TIM15_Init+0x104>)
 8001ef4:	4a34      	ldr	r2, [pc, #208]	@ (8001fc8 <MX_TIM15_Init+0x108>)
 8001ef6:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 1;
 8001ef8:	4b32      	ldr	r3, [pc, #200]	@ (8001fc4 <MX_TIM15_Init+0x104>)
 8001efa:	2201      	movs	r2, #1
 8001efc:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001efe:	4b31      	ldr	r3, [pc, #196]	@ (8001fc4 <MX_TIM15_Init+0x104>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 331;
 8001f04:	4b2f      	ldr	r3, [pc, #188]	@ (8001fc4 <MX_TIM15_Init+0x104>)
 8001f06:	f240 124b 	movw	r2, #331	@ 0x14b
 8001f0a:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f0c:	4b2d      	ldr	r3, [pc, #180]	@ (8001fc4 <MX_TIM15_Init+0x104>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8001f12:	4b2c      	ldr	r3, [pc, #176]	@ (8001fc4 <MX_TIM15_Init+0x104>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f18:	4b2a      	ldr	r3, [pc, #168]	@ (8001fc4 <MX_TIM15_Init+0x104>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8001f1e:	4829      	ldr	r0, [pc, #164]	@ (8001fc4 <MX_TIM15_Init+0x104>)
 8001f20:	f00a ff54 	bl	800cdcc <HAL_TIM_PWM_Init>
 8001f24:	4603      	mov	r3, r0
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d001      	beq.n	8001f2e <MX_TIM15_Init+0x6e>
  {
    Error_Handler();
 8001f2a:	f7ff f955 	bl	80011d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f32:	2300      	movs	r3, #0
 8001f34:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8001f36:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001f3a:	4619      	mov	r1, r3
 8001f3c:	4821      	ldr	r0, [pc, #132]	@ (8001fc4 <MX_TIM15_Init+0x104>)
 8001f3e:	f00c fc7d 	bl	800e83c <HAL_TIMEx_MasterConfigSynchronization>
 8001f42:	4603      	mov	r3, r0
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d001      	beq.n	8001f4c <MX_TIM15_Init+0x8c>
  {
    Error_Handler();
 8001f48:	f7ff f946 	bl	80011d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f4c:	2360      	movs	r3, #96	@ 0x60
 8001f4e:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8001f50:	2300      	movs	r3, #0
 8001f52:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f54:	2300      	movs	r3, #0
 8001f56:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001f60:	2300      	movs	r3, #0
 8001f62:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001f64:	2300      	movs	r3, #0
 8001f66:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f68:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	4619      	mov	r1, r3
 8001f70:	4814      	ldr	r0, [pc, #80]	@ (8001fc4 <MX_TIM15_Init+0x104>)
 8001f72:	f00b fd0f 	bl	800d994 <HAL_TIM_PWM_ConfigChannel>
 8001f76:	4603      	mov	r3, r0
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d001      	beq.n	8001f80 <MX_TIM15_Init+0xc0>
  {
    Error_Handler();
 8001f7c:	f7ff f92c 	bl	80011d8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001f80:	2300      	movs	r3, #0
 8001f82:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001f84:	2300      	movs	r3, #0
 8001f86:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001f90:	2300      	movs	r3, #0
 8001f92:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001f94:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f98:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8001fa2:	1d3b      	adds	r3, r7, #4
 8001fa4:	4619      	mov	r1, r3
 8001fa6:	4807      	ldr	r0, [pc, #28]	@ (8001fc4 <MX_TIM15_Init+0x104>)
 8001fa8:	f00c fcd6 	bl	800e958 <HAL_TIMEx_ConfigBreakDeadTime>
 8001fac:	4603      	mov	r3, r0
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d001      	beq.n	8001fb6 <MX_TIM15_Init+0xf6>
  {
    Error_Handler();
 8001fb2:	f7ff f911 	bl	80011d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 8001fb6:	4803      	ldr	r0, [pc, #12]	@ (8001fc4 <MX_TIM15_Init+0x104>)
 8001fb8:	f000 fa38 	bl	800242c <HAL_TIM_MspPostInit>

}
 8001fbc:	bf00      	nop
 8001fbe:	3758      	adds	r7, #88	@ 0x58
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bd80      	pop	{r7, pc}
 8001fc4:	24000668 	.word	0x24000668
 8001fc8:	40014000 	.word	0x40014000

08001fcc <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8001fd0:	4b0f      	ldr	r3, [pc, #60]	@ (8002010 <MX_TIM16_Init+0x44>)
 8001fd2:	4a10      	ldr	r2, [pc, #64]	@ (8002014 <MX_TIM16_Init+0x48>)
 8001fd4:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 200-1;
 8001fd6:	4b0e      	ldr	r3, [pc, #56]	@ (8002010 <MX_TIM16_Init+0x44>)
 8001fd8:	22c7      	movs	r2, #199	@ 0xc7
 8001fda:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fdc:	4b0c      	ldr	r3, [pc, #48]	@ (8002010 <MX_TIM16_Init+0x44>)
 8001fde:	2200      	movs	r2, #0
 8001fe0:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 8001fe2:	4b0b      	ldr	r3, [pc, #44]	@ (8002010 <MX_TIM16_Init+0x44>)
 8001fe4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001fe8:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fea:	4b09      	ldr	r3, [pc, #36]	@ (8002010 <MX_TIM16_Init+0x44>)
 8001fec:	2200      	movs	r2, #0
 8001fee:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8001ff0:	4b07      	ldr	r3, [pc, #28]	@ (8002010 <MX_TIM16_Init+0x44>)
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ff6:	4b06      	ldr	r3, [pc, #24]	@ (8002010 <MX_TIM16_Init+0x44>)
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8001ffc:	4804      	ldr	r0, [pc, #16]	@ (8002010 <MX_TIM16_Init+0x44>)
 8001ffe:	f00a fda6 	bl	800cb4e <HAL_TIM_Base_Init>
 8002002:	4603      	mov	r3, r0
 8002004:	2b00      	cmp	r3, #0
 8002006:	d001      	beq.n	800200c <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8002008:	f7ff f8e6 	bl	80011d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 800200c:	bf00      	nop
 800200e:	bd80      	pop	{r7, pc}
 8002010:	240006b4 	.word	0x240006b4
 8002014:	40014400 	.word	0x40014400

08002018 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b092      	sub	sp, #72	@ 0x48
 800201c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800201e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002022:	2200      	movs	r2, #0
 8002024:	601a      	str	r2, [r3, #0]
 8002026:	605a      	str	r2, [r3, #4]
 8002028:	609a      	str	r2, [r3, #8]
 800202a:	60da      	str	r2, [r3, #12]
 800202c:	611a      	str	r2, [r3, #16]
 800202e:	615a      	str	r2, [r3, #20]
 8002030:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002032:	463b      	mov	r3, r7
 8002034:	222c      	movs	r2, #44	@ 0x2c
 8002036:	2100      	movs	r1, #0
 8002038:	4618      	mov	r0, r3
 800203a:	f01a fddb 	bl	801cbf4 <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 800203e:	4b31      	ldr	r3, [pc, #196]	@ (8002104 <MX_TIM17_Init+0xec>)
 8002040:	4a31      	ldr	r2, [pc, #196]	@ (8002108 <MX_TIM17_Init+0xf0>)
 8002042:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 999;
 8002044:	4b2f      	ldr	r3, [pc, #188]	@ (8002104 <MX_TIM17_Init+0xec>)
 8002046:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800204a:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 800204c:	4b2d      	ldr	r3, [pc, #180]	@ (8002104 <MX_TIM17_Init+0xec>)
 800204e:	2200      	movs	r2, #0
 8002050:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 9999;
 8002052:	4b2c      	ldr	r3, [pc, #176]	@ (8002104 <MX_TIM17_Init+0xec>)
 8002054:	f242 720f 	movw	r2, #9999	@ 0x270f
 8002058:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800205a:	4b2a      	ldr	r3, [pc, #168]	@ (8002104 <MX_TIM17_Init+0xec>)
 800205c:	2200      	movs	r2, #0
 800205e:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8002060:	4b28      	ldr	r3, [pc, #160]	@ (8002104 <MX_TIM17_Init+0xec>)
 8002062:	2200      	movs	r2, #0
 8002064:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002066:	4b27      	ldr	r3, [pc, #156]	@ (8002104 <MX_TIM17_Init+0xec>)
 8002068:	2200      	movs	r2, #0
 800206a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 800206c:	4825      	ldr	r0, [pc, #148]	@ (8002104 <MX_TIM17_Init+0xec>)
 800206e:	f00a fd6e 	bl	800cb4e <HAL_TIM_Base_Init>
 8002072:	4603      	mov	r3, r0
 8002074:	2b00      	cmp	r3, #0
 8002076:	d001      	beq.n	800207c <MX_TIM17_Init+0x64>
  {
    Error_Handler();
 8002078:	f7ff f8ae 	bl	80011d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 800207c:	4821      	ldr	r0, [pc, #132]	@ (8002104 <MX_TIM17_Init+0xec>)
 800207e:	f00a fea5 	bl	800cdcc <HAL_TIM_PWM_Init>
 8002082:	4603      	mov	r3, r0
 8002084:	2b00      	cmp	r3, #0
 8002086:	d001      	beq.n	800208c <MX_TIM17_Init+0x74>
  {
    Error_Handler();
 8002088:	f7ff f8a6 	bl	80011d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800208c:	2360      	movs	r3, #96	@ 0x60
 800208e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.Pulse = 0;
 8002090:	2300      	movs	r3, #0
 8002092:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002094:	2300      	movs	r3, #0
 8002096:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002098:	2300      	movs	r3, #0
 800209a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800209c:	2300      	movs	r3, #0
 800209e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80020a0:	2300      	movs	r3, #0
 80020a2:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80020a4:	2300      	movs	r3, #0
 80020a6:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80020a8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80020ac:	2200      	movs	r2, #0
 80020ae:	4619      	mov	r1, r3
 80020b0:	4814      	ldr	r0, [pc, #80]	@ (8002104 <MX_TIM17_Init+0xec>)
 80020b2:	f00b fc6f 	bl	800d994 <HAL_TIM_PWM_ConfigChannel>
 80020b6:	4603      	mov	r3, r0
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d001      	beq.n	80020c0 <MX_TIM17_Init+0xa8>
  {
    Error_Handler();
 80020bc:	f7ff f88c 	bl	80011d8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80020c0:	2300      	movs	r3, #0
 80020c2:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80020c4:	2300      	movs	r3, #0
 80020c6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80020c8:	2300      	movs	r3, #0
 80020ca:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80020cc:	2300      	movs	r3, #0
 80020ce:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80020d0:	2300      	movs	r3, #0
 80020d2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80020d4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80020d8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80020da:	2300      	movs	r3, #0
 80020dc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80020de:	2300      	movs	r3, #0
 80020e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 80020e2:	463b      	mov	r3, r7
 80020e4:	4619      	mov	r1, r3
 80020e6:	4807      	ldr	r0, [pc, #28]	@ (8002104 <MX_TIM17_Init+0xec>)
 80020e8:	f00c fc36 	bl	800e958 <HAL_TIMEx_ConfigBreakDeadTime>
 80020ec:	4603      	mov	r3, r0
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d001      	beq.n	80020f6 <MX_TIM17_Init+0xde>
  {
    Error_Handler();
 80020f2:	f7ff f871 	bl	80011d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 80020f6:	4803      	ldr	r0, [pc, #12]	@ (8002104 <MX_TIM17_Init+0xec>)
 80020f8:	f000 f998 	bl	800242c <HAL_TIM_MspPostInit>

}
 80020fc:	bf00      	nop
 80020fe:	3748      	adds	r7, #72	@ 0x48
 8002100:	46bd      	mov	sp, r7
 8002102:	bd80      	pop	{r7, pc}
 8002104:	24000700 	.word	0x24000700
 8002108:	40014800 	.word	0x40014800

0800210c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b086      	sub	sp, #24
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	4a8e      	ldr	r2, [pc, #568]	@ (8002354 <HAL_TIM_PWM_MspInit+0x248>)
 800211a:	4293      	cmp	r3, r2
 800211c:	f040 808e 	bne.w	800223c <HAL_TIM_PWM_MspInit+0x130>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002120:	4b8d      	ldr	r3, [pc, #564]	@ (8002358 <HAL_TIM_PWM_MspInit+0x24c>)
 8002122:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002126:	4a8c      	ldr	r2, [pc, #560]	@ (8002358 <HAL_TIM_PWM_MspInit+0x24c>)
 8002128:	f043 0301 	orr.w	r3, r3, #1
 800212c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002130:	4b89      	ldr	r3, [pc, #548]	@ (8002358 <HAL_TIM_PWM_MspInit+0x24c>)
 8002132:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002136:	f003 0301 	and.w	r3, r3, #1
 800213a:	617b      	str	r3, [r7, #20]
 800213c:	697b      	ldr	r3, [r7, #20]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA2_Stream4;
 800213e:	4b87      	ldr	r3, [pc, #540]	@ (800235c <HAL_TIM_PWM_MspInit+0x250>)
 8002140:	4a87      	ldr	r2, [pc, #540]	@ (8002360 <HAL_TIM_PWM_MspInit+0x254>)
 8002142:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Request = DMA_REQUEST_TIM1_CH1;
 8002144:	4b85      	ldr	r3, [pc, #532]	@ (800235c <HAL_TIM_PWM_MspInit+0x250>)
 8002146:	220b      	movs	r2, #11
 8002148:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800214a:	4b84      	ldr	r3, [pc, #528]	@ (800235c <HAL_TIM_PWM_MspInit+0x250>)
 800214c:	2240      	movs	r2, #64	@ 0x40
 800214e:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002150:	4b82      	ldr	r3, [pc, #520]	@ (800235c <HAL_TIM_PWM_MspInit+0x250>)
 8002152:	2200      	movs	r2, #0
 8002154:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002156:	4b81      	ldr	r3, [pc, #516]	@ (800235c <HAL_TIM_PWM_MspInit+0x250>)
 8002158:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800215c:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800215e:	4b7f      	ldr	r3, [pc, #508]	@ (800235c <HAL_TIM_PWM_MspInit+0x250>)
 8002160:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002164:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002166:	4b7d      	ldr	r3, [pc, #500]	@ (800235c <HAL_TIM_PWM_MspInit+0x250>)
 8002168:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800216c:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 800216e:	4b7b      	ldr	r3, [pc, #492]	@ (800235c <HAL_TIM_PWM_MspInit+0x250>)
 8002170:	2200      	movs	r2, #0
 8002172:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8002174:	4b79      	ldr	r3, [pc, #484]	@ (800235c <HAL_TIM_PWM_MspInit+0x250>)
 8002176:	2200      	movs	r2, #0
 8002178:	621a      	str	r2, [r3, #32]
    hdma_tim1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800217a:	4b78      	ldr	r3, [pc, #480]	@ (800235c <HAL_TIM_PWM_MspInit+0x250>)
 800217c:	2200      	movs	r2, #0
 800217e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8002180:	4876      	ldr	r0, [pc, #472]	@ (800235c <HAL_TIM_PWM_MspInit+0x250>)
 8002182:	f001 f879 	bl	8003278 <HAL_DMA_Init>
 8002186:	4603      	mov	r3, r0
 8002188:	2b00      	cmp	r3, #0
 800218a:	d001      	beq.n	8002190 <HAL_TIM_PWM_MspInit+0x84>
    {
      Error_Handler();
 800218c:	f7ff f824 	bl	80011d8 <Error_Handler>
    }

    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	4a72      	ldr	r2, [pc, #456]	@ (800235c <HAL_TIM_PWM_MspInit+0x250>)
 8002194:	625a      	str	r2, [r3, #36]	@ 0x24
 8002196:	4a71      	ldr	r2, [pc, #452]	@ (800235c <HAL_TIM_PWM_MspInit+0x250>)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* TIM1_CH4 Init */
    hdma_tim1_ch4.Instance = DMA2_Stream5;
 800219c:	4b71      	ldr	r3, [pc, #452]	@ (8002364 <HAL_TIM_PWM_MspInit+0x258>)
 800219e:	4a72      	ldr	r2, [pc, #456]	@ (8002368 <HAL_TIM_PWM_MspInit+0x25c>)
 80021a0:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch4.Init.Request = DMA_REQUEST_TIM1_CH4;
 80021a2:	4b70      	ldr	r3, [pc, #448]	@ (8002364 <HAL_TIM_PWM_MspInit+0x258>)
 80021a4:	220e      	movs	r2, #14
 80021a6:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80021a8:	4b6e      	ldr	r3, [pc, #440]	@ (8002364 <HAL_TIM_PWM_MspInit+0x258>)
 80021aa:	2240      	movs	r2, #64	@ 0x40
 80021ac:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 80021ae:	4b6d      	ldr	r3, [pc, #436]	@ (8002364 <HAL_TIM_PWM_MspInit+0x258>)
 80021b0:	2200      	movs	r2, #0
 80021b2:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch4.Init.MemInc = DMA_MINC_ENABLE;
 80021b4:	4b6b      	ldr	r3, [pc, #428]	@ (8002364 <HAL_TIM_PWM_MspInit+0x258>)
 80021b6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80021ba:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80021bc:	4b69      	ldr	r3, [pc, #420]	@ (8002364 <HAL_TIM_PWM_MspInit+0x258>)
 80021be:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80021c2:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80021c4:	4b67      	ldr	r3, [pc, #412]	@ (8002364 <HAL_TIM_PWM_MspInit+0x258>)
 80021c6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80021ca:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch4.Init.Mode = DMA_NORMAL;
 80021cc:	4b65      	ldr	r3, [pc, #404]	@ (8002364 <HAL_TIM_PWM_MspInit+0x258>)
 80021ce:	2200      	movs	r2, #0
 80021d0:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch4.Init.Priority = DMA_PRIORITY_LOW;
 80021d2:	4b64      	ldr	r3, [pc, #400]	@ (8002364 <HAL_TIM_PWM_MspInit+0x258>)
 80021d4:	2200      	movs	r2, #0
 80021d6:	621a      	str	r2, [r3, #32]
    hdma_tim1_ch4.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80021d8:	4b62      	ldr	r3, [pc, #392]	@ (8002364 <HAL_TIM_PWM_MspInit+0x258>)
 80021da:	2200      	movs	r2, #0
 80021dc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch4) != HAL_OK)
 80021de:	4861      	ldr	r0, [pc, #388]	@ (8002364 <HAL_TIM_PWM_MspInit+0x258>)
 80021e0:	f001 f84a 	bl	8003278 <HAL_DMA_Init>
 80021e4:	4603      	mov	r3, r0
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d001      	beq.n	80021ee <HAL_TIM_PWM_MspInit+0xe2>
    {
      Error_Handler();
 80021ea:	f7fe fff5 	bl	80011d8 <Error_Handler>
    }

    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC4],hdma_tim1_ch4);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	4a5c      	ldr	r2, [pc, #368]	@ (8002364 <HAL_TIM_PWM_MspInit+0x258>)
 80021f2:	631a      	str	r2, [r3, #48]	@ 0x30
 80021f4:	4a5b      	ldr	r2, [pc, #364]	@ (8002364 <HAL_TIM_PWM_MspInit+0x258>)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 5, 0);
 80021fa:	2200      	movs	r2, #0
 80021fc:	2105      	movs	r1, #5
 80021fe:	2018      	movs	r0, #24
 8002200:	f001 f812 	bl	8003228 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 8002204:	2018      	movs	r0, #24
 8002206:	f001 f829 	bl	800325c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 5, 0);
 800220a:	2200      	movs	r2, #0
 800220c:	2105      	movs	r1, #5
 800220e:	2019      	movs	r0, #25
 8002210:	f001 f80a 	bl	8003228 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8002214:	2019      	movs	r0, #25
 8002216:	f001 f821 	bl	800325c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 5, 0);
 800221a:	2200      	movs	r2, #0
 800221c:	2105      	movs	r1, #5
 800221e:	201a      	movs	r0, #26
 8002220:	f001 f802 	bl	8003228 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
 8002224:	201a      	movs	r0, #26
 8002226:	f001 f819 	bl	800325c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 5, 0);
 800222a:	2200      	movs	r2, #0
 800222c:	2105      	movs	r1, #5
 800222e:	201b      	movs	r0, #27
 8002230:	f000 fffa 	bl	8003228 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8002234:	201b      	movs	r0, #27
 8002236:	f001 f811 	bl	800325c <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 800223a:	e086      	b.n	800234a <HAL_TIM_PWM_MspInit+0x23e>
  else if(tim_pwmHandle->Instance==TIM4)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4a4a      	ldr	r2, [pc, #296]	@ (800236c <HAL_TIM_PWM_MspInit+0x260>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d13e      	bne.n	80022c4 <HAL_TIM_PWM_MspInit+0x1b8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002246:	4b44      	ldr	r3, [pc, #272]	@ (8002358 <HAL_TIM_PWM_MspInit+0x24c>)
 8002248:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800224c:	4a42      	ldr	r2, [pc, #264]	@ (8002358 <HAL_TIM_PWM_MspInit+0x24c>)
 800224e:	f043 0304 	orr.w	r3, r3, #4
 8002252:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002256:	4b40      	ldr	r3, [pc, #256]	@ (8002358 <HAL_TIM_PWM_MspInit+0x24c>)
 8002258:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800225c:	f003 0304 	and.w	r3, r3, #4
 8002260:	613b      	str	r3, [r7, #16]
 8002262:	693b      	ldr	r3, [r7, #16]
    hdma_tim4_ch3.Instance = DMA2_Stream7;
 8002264:	4b42      	ldr	r3, [pc, #264]	@ (8002370 <HAL_TIM_PWM_MspInit+0x264>)
 8002266:	4a43      	ldr	r2, [pc, #268]	@ (8002374 <HAL_TIM_PWM_MspInit+0x268>)
 8002268:	601a      	str	r2, [r3, #0]
    hdma_tim4_ch3.Init.Request = DMA_REQUEST_TIM4_CH3;
 800226a:	4b41      	ldr	r3, [pc, #260]	@ (8002370 <HAL_TIM_PWM_MspInit+0x264>)
 800226c:	221f      	movs	r2, #31
 800226e:	605a      	str	r2, [r3, #4]
    hdma_tim4_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002270:	4b3f      	ldr	r3, [pc, #252]	@ (8002370 <HAL_TIM_PWM_MspInit+0x264>)
 8002272:	2240      	movs	r2, #64	@ 0x40
 8002274:	609a      	str	r2, [r3, #8]
    hdma_tim4_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8002276:	4b3e      	ldr	r3, [pc, #248]	@ (8002370 <HAL_TIM_PWM_MspInit+0x264>)
 8002278:	2200      	movs	r2, #0
 800227a:	60da      	str	r2, [r3, #12]
    hdma_tim4_ch3.Init.MemInc = DMA_MINC_ENABLE;
 800227c:	4b3c      	ldr	r3, [pc, #240]	@ (8002370 <HAL_TIM_PWM_MspInit+0x264>)
 800227e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002282:	611a      	str	r2, [r3, #16]
    hdma_tim4_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002284:	4b3a      	ldr	r3, [pc, #232]	@ (8002370 <HAL_TIM_PWM_MspInit+0x264>)
 8002286:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800228a:	615a      	str	r2, [r3, #20]
    hdma_tim4_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800228c:	4b38      	ldr	r3, [pc, #224]	@ (8002370 <HAL_TIM_PWM_MspInit+0x264>)
 800228e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002292:	619a      	str	r2, [r3, #24]
    hdma_tim4_ch3.Init.Mode = DMA_NORMAL;
 8002294:	4b36      	ldr	r3, [pc, #216]	@ (8002370 <HAL_TIM_PWM_MspInit+0x264>)
 8002296:	2200      	movs	r2, #0
 8002298:	61da      	str	r2, [r3, #28]
    hdma_tim4_ch3.Init.Priority = DMA_PRIORITY_LOW;
 800229a:	4b35      	ldr	r3, [pc, #212]	@ (8002370 <HAL_TIM_PWM_MspInit+0x264>)
 800229c:	2200      	movs	r2, #0
 800229e:	621a      	str	r2, [r3, #32]
    hdma_tim4_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80022a0:	4b33      	ldr	r3, [pc, #204]	@ (8002370 <HAL_TIM_PWM_MspInit+0x264>)
 80022a2:	2200      	movs	r2, #0
 80022a4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim4_ch3) != HAL_OK)
 80022a6:	4832      	ldr	r0, [pc, #200]	@ (8002370 <HAL_TIM_PWM_MspInit+0x264>)
 80022a8:	f000 ffe6 	bl	8003278 <HAL_DMA_Init>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d001      	beq.n	80022b6 <HAL_TIM_PWM_MspInit+0x1aa>
      Error_Handler();
 80022b2:	f7fe ff91 	bl	80011d8 <Error_Handler>
    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC3],hdma_tim4_ch3);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	4a2d      	ldr	r2, [pc, #180]	@ (8002370 <HAL_TIM_PWM_MspInit+0x264>)
 80022ba:	62da      	str	r2, [r3, #44]	@ 0x2c
 80022bc:	4a2c      	ldr	r2, [pc, #176]	@ (8002370 <HAL_TIM_PWM_MspInit+0x264>)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80022c2:	e042      	b.n	800234a <HAL_TIM_PWM_MspInit+0x23e>
  else if(tim_pwmHandle->Instance==TIM15)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4a2b      	ldr	r2, [pc, #172]	@ (8002378 <HAL_TIM_PWM_MspInit+0x26c>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d13d      	bne.n	800234a <HAL_TIM_PWM_MspInit+0x23e>
    __HAL_RCC_TIM15_CLK_ENABLE();
 80022ce:	4b22      	ldr	r3, [pc, #136]	@ (8002358 <HAL_TIM_PWM_MspInit+0x24c>)
 80022d0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80022d4:	4a20      	ldr	r2, [pc, #128]	@ (8002358 <HAL_TIM_PWM_MspInit+0x24c>)
 80022d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022da:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80022de:	4b1e      	ldr	r3, [pc, #120]	@ (8002358 <HAL_TIM_PWM_MspInit+0x24c>)
 80022e0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80022e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022e8:	60fb      	str	r3, [r7, #12]
 80022ea:	68fb      	ldr	r3, [r7, #12]
    hdma_tim15_ch1.Instance = DMA2_Stream6;
 80022ec:	4b23      	ldr	r3, [pc, #140]	@ (800237c <HAL_TIM_PWM_MspInit+0x270>)
 80022ee:	4a24      	ldr	r2, [pc, #144]	@ (8002380 <HAL_TIM_PWM_MspInit+0x274>)
 80022f0:	601a      	str	r2, [r3, #0]
    hdma_tim15_ch1.Init.Request = DMA_REQUEST_TIM15_CH1;
 80022f2:	4b22      	ldr	r3, [pc, #136]	@ (800237c <HAL_TIM_PWM_MspInit+0x270>)
 80022f4:	2269      	movs	r2, #105	@ 0x69
 80022f6:	605a      	str	r2, [r3, #4]
    hdma_tim15_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80022f8:	4b20      	ldr	r3, [pc, #128]	@ (800237c <HAL_TIM_PWM_MspInit+0x270>)
 80022fa:	2240      	movs	r2, #64	@ 0x40
 80022fc:	609a      	str	r2, [r3, #8]
    hdma_tim15_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80022fe:	4b1f      	ldr	r3, [pc, #124]	@ (800237c <HAL_TIM_PWM_MspInit+0x270>)
 8002300:	2200      	movs	r2, #0
 8002302:	60da      	str	r2, [r3, #12]
    hdma_tim15_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002304:	4b1d      	ldr	r3, [pc, #116]	@ (800237c <HAL_TIM_PWM_MspInit+0x270>)
 8002306:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800230a:	611a      	str	r2, [r3, #16]
    hdma_tim15_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800230c:	4b1b      	ldr	r3, [pc, #108]	@ (800237c <HAL_TIM_PWM_MspInit+0x270>)
 800230e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002312:	615a      	str	r2, [r3, #20]
    hdma_tim15_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002314:	4b19      	ldr	r3, [pc, #100]	@ (800237c <HAL_TIM_PWM_MspInit+0x270>)
 8002316:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800231a:	619a      	str	r2, [r3, #24]
    hdma_tim15_ch1.Init.Mode = DMA_NORMAL;
 800231c:	4b17      	ldr	r3, [pc, #92]	@ (800237c <HAL_TIM_PWM_MspInit+0x270>)
 800231e:	2200      	movs	r2, #0
 8002320:	61da      	str	r2, [r3, #28]
    hdma_tim15_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8002322:	4b16      	ldr	r3, [pc, #88]	@ (800237c <HAL_TIM_PWM_MspInit+0x270>)
 8002324:	2200      	movs	r2, #0
 8002326:	621a      	str	r2, [r3, #32]
    hdma_tim15_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002328:	4b14      	ldr	r3, [pc, #80]	@ (800237c <HAL_TIM_PWM_MspInit+0x270>)
 800232a:	2200      	movs	r2, #0
 800232c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim15_ch1) != HAL_OK)
 800232e:	4813      	ldr	r0, [pc, #76]	@ (800237c <HAL_TIM_PWM_MspInit+0x270>)
 8002330:	f000 ffa2 	bl	8003278 <HAL_DMA_Init>
 8002334:	4603      	mov	r3, r0
 8002336:	2b00      	cmp	r3, #0
 8002338:	d001      	beq.n	800233e <HAL_TIM_PWM_MspInit+0x232>
      Error_Handler();
 800233a:	f7fe ff4d 	bl	80011d8 <Error_Handler>
    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC1],hdma_tim15_ch1);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	4a0e      	ldr	r2, [pc, #56]	@ (800237c <HAL_TIM_PWM_MspInit+0x270>)
 8002342:	625a      	str	r2, [r3, #36]	@ 0x24
 8002344:	4a0d      	ldr	r2, [pc, #52]	@ (800237c <HAL_TIM_PWM_MspInit+0x270>)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800234a:	bf00      	nop
 800234c:	3718      	adds	r7, #24
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	40010000 	.word	0x40010000
 8002358:	58024400 	.word	0x58024400
 800235c:	2400074c 	.word	0x2400074c
 8002360:	40020470 	.word	0x40020470
 8002364:	240007c4 	.word	0x240007c4
 8002368:	40020488 	.word	0x40020488
 800236c:	40000800 	.word	0x40000800
 8002370:	2400083c 	.word	0x2400083c
 8002374:	400204b8 	.word	0x400204b8
 8002378:	40014000 	.word	0x40014000
 800237c:	240008b4 	.word	0x240008b4
 8002380:	400204a0 	.word	0x400204a0

08002384 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b086      	sub	sp, #24
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002394:	d10f      	bne.n	80023b6 <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002396:	4b22      	ldr	r3, [pc, #136]	@ (8002420 <HAL_TIM_Base_MspInit+0x9c>)
 8002398:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800239c:	4a20      	ldr	r2, [pc, #128]	@ (8002420 <HAL_TIM_Base_MspInit+0x9c>)
 800239e:	f043 0301 	orr.w	r3, r3, #1
 80023a2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80023a6:	4b1e      	ldr	r3, [pc, #120]	@ (8002420 <HAL_TIM_Base_MspInit+0x9c>)
 80023a8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80023ac:	f003 0301 	and.w	r3, r3, #1
 80023b0:	617b      	str	r3, [r7, #20]
 80023b2:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 80023b4:	e030      	b.n	8002418 <HAL_TIM_Base_MspInit+0x94>
  else if(tim_baseHandle->Instance==TIM16)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4a1a      	ldr	r2, [pc, #104]	@ (8002424 <HAL_TIM_Base_MspInit+0xa0>)
 80023bc:	4293      	cmp	r3, r2
 80023be:	d10f      	bne.n	80023e0 <HAL_TIM_Base_MspInit+0x5c>
    __HAL_RCC_TIM16_CLK_ENABLE();
 80023c0:	4b17      	ldr	r3, [pc, #92]	@ (8002420 <HAL_TIM_Base_MspInit+0x9c>)
 80023c2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80023c6:	4a16      	ldr	r2, [pc, #88]	@ (8002420 <HAL_TIM_Base_MspInit+0x9c>)
 80023c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80023cc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80023d0:	4b13      	ldr	r3, [pc, #76]	@ (8002420 <HAL_TIM_Base_MspInit+0x9c>)
 80023d2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80023d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023da:	613b      	str	r3, [r7, #16]
 80023dc:	693b      	ldr	r3, [r7, #16]
}
 80023de:	e01b      	b.n	8002418 <HAL_TIM_Base_MspInit+0x94>
  else if(tim_baseHandle->Instance==TIM17)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4a10      	ldr	r2, [pc, #64]	@ (8002428 <HAL_TIM_Base_MspInit+0xa4>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d116      	bne.n	8002418 <HAL_TIM_Base_MspInit+0x94>
    __HAL_RCC_TIM17_CLK_ENABLE();
 80023ea:	4b0d      	ldr	r3, [pc, #52]	@ (8002420 <HAL_TIM_Base_MspInit+0x9c>)
 80023ec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80023f0:	4a0b      	ldr	r2, [pc, #44]	@ (8002420 <HAL_TIM_Base_MspInit+0x9c>)
 80023f2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80023f6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80023fa:	4b09      	ldr	r3, [pc, #36]	@ (8002420 <HAL_TIM_Base_MspInit+0x9c>)
 80023fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002400:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002404:	60fb      	str	r3, [r7, #12]
 8002406:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM17_IRQn, 5, 0);
 8002408:	2200      	movs	r2, #0
 800240a:	2105      	movs	r1, #5
 800240c:	2076      	movs	r0, #118	@ 0x76
 800240e:	f000 ff0b 	bl	8003228 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8002412:	2076      	movs	r0, #118	@ 0x76
 8002414:	f000 ff22 	bl	800325c <HAL_NVIC_EnableIRQ>
}
 8002418:	bf00      	nop
 800241a:	3718      	adds	r7, #24
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}
 8002420:	58024400 	.word	0x58024400
 8002424:	40014400 	.word	0x40014400
 8002428:	40014800 	.word	0x40014800

0800242c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b08c      	sub	sp, #48	@ 0x30
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002434:	f107 031c 	add.w	r3, r7, #28
 8002438:	2200      	movs	r2, #0
 800243a:	601a      	str	r2, [r3, #0]
 800243c:	605a      	str	r2, [r3, #4]
 800243e:	609a      	str	r2, [r3, #8]
 8002440:	60da      	str	r2, [r3, #12]
 8002442:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	4a4b      	ldr	r2, [pc, #300]	@ (8002578 <HAL_TIM_MspPostInit+0x14c>)
 800244a:	4293      	cmp	r3, r2
 800244c:	d120      	bne.n	8002490 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800244e:	4b4b      	ldr	r3, [pc, #300]	@ (800257c <HAL_TIM_MspPostInit+0x150>)
 8002450:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002454:	4a49      	ldr	r2, [pc, #292]	@ (800257c <HAL_TIM_MspPostInit+0x150>)
 8002456:	f043 0310 	orr.w	r3, r3, #16
 800245a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800245e:	4b47      	ldr	r3, [pc, #284]	@ (800257c <HAL_TIM_MspPostInit+0x150>)
 8002460:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002464:	f003 0310 	and.w	r3, r3, #16
 8002468:	61bb      	str	r3, [r7, #24]
 800246a:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_14;
 800246c:	f44f 4384 	mov.w	r3, #16896	@ 0x4200
 8002470:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002472:	2302      	movs	r3, #2
 8002474:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002476:	2300      	movs	r3, #0
 8002478:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800247a:	2300      	movs	r3, #0
 800247c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800247e:	2301      	movs	r3, #1
 8002480:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002482:	f107 031c 	add.w	r3, r7, #28
 8002486:	4619      	mov	r1, r3
 8002488:	483d      	ldr	r0, [pc, #244]	@ (8002580 <HAL_TIM_MspPostInit+0x154>)
 800248a:	f004 fbb7 	bl	8006bfc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 800248e:	e06f      	b.n	8002570 <HAL_TIM_MspPostInit+0x144>
  else if(timHandle->Instance==TIM4)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a3b      	ldr	r2, [pc, #236]	@ (8002584 <HAL_TIM_MspPostInit+0x158>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d120      	bne.n	80024dc <HAL_TIM_MspPostInit+0xb0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800249a:	4b38      	ldr	r3, [pc, #224]	@ (800257c <HAL_TIM_MspPostInit+0x150>)
 800249c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80024a0:	4a36      	ldr	r2, [pc, #216]	@ (800257c <HAL_TIM_MspPostInit+0x150>)
 80024a2:	f043 0302 	orr.w	r3, r3, #2
 80024a6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80024aa:	4b34      	ldr	r3, [pc, #208]	@ (800257c <HAL_TIM_MspPostInit+0x150>)
 80024ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80024b0:	f003 0302 	and.w	r3, r3, #2
 80024b4:	617b      	str	r3, [r7, #20]
 80024b6:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80024b8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80024bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024be:	2302      	movs	r3, #2
 80024c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024c2:	2300      	movs	r3, #0
 80024c4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024c6:	2300      	movs	r3, #0
 80024c8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80024ca:	2302      	movs	r3, #2
 80024cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024ce:	f107 031c 	add.w	r3, r7, #28
 80024d2:	4619      	mov	r1, r3
 80024d4:	482c      	ldr	r0, [pc, #176]	@ (8002588 <HAL_TIM_MspPostInit+0x15c>)
 80024d6:	f004 fb91 	bl	8006bfc <HAL_GPIO_Init>
}
 80024da:	e049      	b.n	8002570 <HAL_TIM_MspPostInit+0x144>
  else if(timHandle->Instance==TIM15)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a2a      	ldr	r2, [pc, #168]	@ (800258c <HAL_TIM_MspPostInit+0x160>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d11f      	bne.n	8002526 <HAL_TIM_MspPostInit+0xfa>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80024e6:	4b25      	ldr	r3, [pc, #148]	@ (800257c <HAL_TIM_MspPostInit+0x150>)
 80024e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80024ec:	4a23      	ldr	r2, [pc, #140]	@ (800257c <HAL_TIM_MspPostInit+0x150>)
 80024ee:	f043 0310 	orr.w	r3, r3, #16
 80024f2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80024f6:	4b21      	ldr	r3, [pc, #132]	@ (800257c <HAL_TIM_MspPostInit+0x150>)
 80024f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80024fc:	f003 0310 	and.w	r3, r3, #16
 8002500:	613b      	str	r3, [r7, #16]
 8002502:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002504:	2320      	movs	r3, #32
 8002506:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002508:	2302      	movs	r3, #2
 800250a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800250c:	2300      	movs	r3, #0
 800250e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002510:	2300      	movs	r3, #0
 8002512:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM15;
 8002514:	2304      	movs	r3, #4
 8002516:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002518:	f107 031c 	add.w	r3, r7, #28
 800251c:	4619      	mov	r1, r3
 800251e:	4818      	ldr	r0, [pc, #96]	@ (8002580 <HAL_TIM_MspPostInit+0x154>)
 8002520:	f004 fb6c 	bl	8006bfc <HAL_GPIO_Init>
}
 8002524:	e024      	b.n	8002570 <HAL_TIM_MspPostInit+0x144>
  else if(timHandle->Instance==TIM17)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4a19      	ldr	r2, [pc, #100]	@ (8002590 <HAL_TIM_MspPostInit+0x164>)
 800252c:	4293      	cmp	r3, r2
 800252e:	d11f      	bne.n	8002570 <HAL_TIM_MspPostInit+0x144>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002530:	4b12      	ldr	r3, [pc, #72]	@ (800257c <HAL_TIM_MspPostInit+0x150>)
 8002532:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002536:	4a11      	ldr	r2, [pc, #68]	@ (800257c <HAL_TIM_MspPostInit+0x150>)
 8002538:	f043 0302 	orr.w	r3, r3, #2
 800253c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002540:	4b0e      	ldr	r3, [pc, #56]	@ (800257c <HAL_TIM_MspPostInit+0x150>)
 8002542:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002546:	f003 0302 	and.w	r3, r3, #2
 800254a:	60fb      	str	r3, [r7, #12]
 800254c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800254e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002552:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002554:	2302      	movs	r3, #2
 8002556:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002558:	2300      	movs	r3, #0
 800255a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800255c:	2300      	movs	r3, #0
 800255e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM17;
 8002560:	2301      	movs	r3, #1
 8002562:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002564:	f107 031c 	add.w	r3, r7, #28
 8002568:	4619      	mov	r1, r3
 800256a:	4807      	ldr	r0, [pc, #28]	@ (8002588 <HAL_TIM_MspPostInit+0x15c>)
 800256c:	f004 fb46 	bl	8006bfc <HAL_GPIO_Init>
}
 8002570:	bf00      	nop
 8002572:	3730      	adds	r7, #48	@ 0x30
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}
 8002578:	40010000 	.word	0x40010000
 800257c:	58024400 	.word	0x58024400
 8002580:	58021000 	.word	0x58021000
 8002584:	40000800 	.word	0x40000800
 8002588:	58020400 	.word	0x58020400
 800258c:	40014000 	.word	0x40014000
 8002590:	40014800 	.word	0x40014800

08002594 <MX_UART7_Init>:
DMA_HandleTypeDef hdma_usart2_rx;
DMA_HandleTypeDef hdma_usart2_tx;

/* UART7 init function */
void MX_UART7_Init(void)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 8002598:	4b22      	ldr	r3, [pc, #136]	@ (8002624 <MX_UART7_Init+0x90>)
 800259a:	4a23      	ldr	r2, [pc, #140]	@ (8002628 <MX_UART7_Init+0x94>)
 800259c:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 9600;
 800259e:	4b21      	ldr	r3, [pc, #132]	@ (8002624 <MX_UART7_Init+0x90>)
 80025a0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80025a4:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 80025a6:	4b1f      	ldr	r3, [pc, #124]	@ (8002624 <MX_UART7_Init+0x90>)
 80025a8:	2200      	movs	r2, #0
 80025aa:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 80025ac:	4b1d      	ldr	r3, [pc, #116]	@ (8002624 <MX_UART7_Init+0x90>)
 80025ae:	2200      	movs	r2, #0
 80025b0:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 80025b2:	4b1c      	ldr	r3, [pc, #112]	@ (8002624 <MX_UART7_Init+0x90>)
 80025b4:	2200      	movs	r2, #0
 80025b6:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 80025b8:	4b1a      	ldr	r3, [pc, #104]	@ (8002624 <MX_UART7_Init+0x90>)
 80025ba:	220c      	movs	r2, #12
 80025bc:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025be:	4b19      	ldr	r3, [pc, #100]	@ (8002624 <MX_UART7_Init+0x90>)
 80025c0:	2200      	movs	r2, #0
 80025c2:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 80025c4:	4b17      	ldr	r3, [pc, #92]	@ (8002624 <MX_UART7_Init+0x90>)
 80025c6:	2200      	movs	r2, #0
 80025c8:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80025ca:	4b16      	ldr	r3, [pc, #88]	@ (8002624 <MX_UART7_Init+0x90>)
 80025cc:	2200      	movs	r2, #0
 80025ce:	621a      	str	r2, [r3, #32]
  huart7.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80025d0:	4b14      	ldr	r3, [pc, #80]	@ (8002624 <MX_UART7_Init+0x90>)
 80025d2:	2200      	movs	r2, #0
 80025d4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80025d6:	4b13      	ldr	r3, [pc, #76]	@ (8002624 <MX_UART7_Init+0x90>)
 80025d8:	2200      	movs	r2, #0
 80025da:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart7) != HAL_OK)
 80025dc:	4811      	ldr	r0, [pc, #68]	@ (8002624 <MX_UART7_Init+0x90>)
 80025de:	f00c fa57 	bl	800ea90 <HAL_UART_Init>
 80025e2:	4603      	mov	r3, r0
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d001      	beq.n	80025ec <MX_UART7_Init+0x58>
  {
    Error_Handler();
 80025e8:	f7fe fdf6 	bl	80011d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart7, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80025ec:	2100      	movs	r1, #0
 80025ee:	480d      	ldr	r0, [pc, #52]	@ (8002624 <MX_UART7_Init+0x90>)
 80025f0:	f00e fa68 	bl	8010ac4 <HAL_UARTEx_SetTxFifoThreshold>
 80025f4:	4603      	mov	r3, r0
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d001      	beq.n	80025fe <MX_UART7_Init+0x6a>
  {
    Error_Handler();
 80025fa:	f7fe fded 	bl	80011d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart7, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80025fe:	2100      	movs	r1, #0
 8002600:	4808      	ldr	r0, [pc, #32]	@ (8002624 <MX_UART7_Init+0x90>)
 8002602:	f00e fa9d 	bl	8010b40 <HAL_UARTEx_SetRxFifoThreshold>
 8002606:	4603      	mov	r3, r0
 8002608:	2b00      	cmp	r3, #0
 800260a:	d001      	beq.n	8002610 <MX_UART7_Init+0x7c>
  {
    Error_Handler();
 800260c:	f7fe fde4 	bl	80011d8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart7) != HAL_OK)
 8002610:	4804      	ldr	r0, [pc, #16]	@ (8002624 <MX_UART7_Init+0x90>)
 8002612:	f00e fa1e 	bl	8010a52 <HAL_UARTEx_DisableFifoMode>
 8002616:	4603      	mov	r3, r0
 8002618:	2b00      	cmp	r3, #0
 800261a:	d001      	beq.n	8002620 <MX_UART7_Init+0x8c>
  {
    Error_Handler();
 800261c:	f7fe fddc 	bl	80011d8 <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 8002620:	bf00      	nop
 8002622:	bd80      	pop	{r7, pc}
 8002624:	2400092c 	.word	0x2400092c
 8002628:	40007800 	.word	0x40007800

0800262c <MX_UART8_Init>:
/* UART8 init function */
void MX_UART8_Init(void)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	af00      	add	r7, sp, #0
  /* USER CODE END UART8_Init 0 */

  /* USER CODE BEGIN UART8_Init 1 */

  /* USER CODE END UART8_Init 1 */
  huart8.Instance = UART8;
 8002630:	4b23      	ldr	r3, [pc, #140]	@ (80026c0 <MX_UART8_Init+0x94>)
 8002632:	4a24      	ldr	r2, [pc, #144]	@ (80026c4 <MX_UART8_Init+0x98>)
 8002634:	601a      	str	r2, [r3, #0]
  huart8.Init.BaudRate = 115200;
 8002636:	4b22      	ldr	r3, [pc, #136]	@ (80026c0 <MX_UART8_Init+0x94>)
 8002638:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800263c:	605a      	str	r2, [r3, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_9B;
 800263e:	4b20      	ldr	r3, [pc, #128]	@ (80026c0 <MX_UART8_Init+0x94>)
 8002640:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002644:	609a      	str	r2, [r3, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 8002646:	4b1e      	ldr	r3, [pc, #120]	@ (80026c0 <MX_UART8_Init+0x94>)
 8002648:	2200      	movs	r2, #0
 800264a:	60da      	str	r2, [r3, #12]
  huart8.Init.Parity = UART_PARITY_EVEN;
 800264c:	4b1c      	ldr	r3, [pc, #112]	@ (80026c0 <MX_UART8_Init+0x94>)
 800264e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002652:	611a      	str	r2, [r3, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 8002654:	4b1a      	ldr	r3, [pc, #104]	@ (80026c0 <MX_UART8_Init+0x94>)
 8002656:	220c      	movs	r2, #12
 8002658:	615a      	str	r2, [r3, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800265a:	4b19      	ldr	r3, [pc, #100]	@ (80026c0 <MX_UART8_Init+0x94>)
 800265c:	2200      	movs	r2, #0
 800265e:	619a      	str	r2, [r3, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 8002660:	4b17      	ldr	r3, [pc, #92]	@ (80026c0 <MX_UART8_Init+0x94>)
 8002662:	2200      	movs	r2, #0
 8002664:	61da      	str	r2, [r3, #28]
  huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002666:	4b16      	ldr	r3, [pc, #88]	@ (80026c0 <MX_UART8_Init+0x94>)
 8002668:	2200      	movs	r2, #0
 800266a:	621a      	str	r2, [r3, #32]
  huart8.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800266c:	4b14      	ldr	r3, [pc, #80]	@ (80026c0 <MX_UART8_Init+0x94>)
 800266e:	2200      	movs	r2, #0
 8002670:	625a      	str	r2, [r3, #36]	@ 0x24
  huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002672:	4b13      	ldr	r3, [pc, #76]	@ (80026c0 <MX_UART8_Init+0x94>)
 8002674:	2200      	movs	r2, #0
 8002676:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart8) != HAL_OK)
 8002678:	4811      	ldr	r0, [pc, #68]	@ (80026c0 <MX_UART8_Init+0x94>)
 800267a:	f00c fa09 	bl	800ea90 <HAL_UART_Init>
 800267e:	4603      	mov	r3, r0
 8002680:	2b00      	cmp	r3, #0
 8002682:	d001      	beq.n	8002688 <MX_UART8_Init+0x5c>
  {
    Error_Handler();
 8002684:	f7fe fda8 	bl	80011d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart8, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002688:	2100      	movs	r1, #0
 800268a:	480d      	ldr	r0, [pc, #52]	@ (80026c0 <MX_UART8_Init+0x94>)
 800268c:	f00e fa1a 	bl	8010ac4 <HAL_UARTEx_SetTxFifoThreshold>
 8002690:	4603      	mov	r3, r0
 8002692:	2b00      	cmp	r3, #0
 8002694:	d001      	beq.n	800269a <MX_UART8_Init+0x6e>
  {
    Error_Handler();
 8002696:	f7fe fd9f 	bl	80011d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart8, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800269a:	2100      	movs	r1, #0
 800269c:	4808      	ldr	r0, [pc, #32]	@ (80026c0 <MX_UART8_Init+0x94>)
 800269e:	f00e fa4f 	bl	8010b40 <HAL_UARTEx_SetRxFifoThreshold>
 80026a2:	4603      	mov	r3, r0
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d001      	beq.n	80026ac <MX_UART8_Init+0x80>
  {
    Error_Handler();
 80026a8:	f7fe fd96 	bl	80011d8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart8) != HAL_OK)
 80026ac:	4804      	ldr	r0, [pc, #16]	@ (80026c0 <MX_UART8_Init+0x94>)
 80026ae:	f00e f9d0 	bl	8010a52 <HAL_UARTEx_DisableFifoMode>
 80026b2:	4603      	mov	r3, r0
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d001      	beq.n	80026bc <MX_UART8_Init+0x90>
  {
    Error_Handler();
 80026b8:	f7fe fd8e 	bl	80011d8 <Error_Handler>
  }
  /* USER CODE BEGIN UART8_Init 2 */

  /* USER CODE END UART8_Init 2 */

}
 80026bc:	bf00      	nop
 80026be:	bd80      	pop	{r7, pc}
 80026c0:	240009f8 	.word	0x240009f8
 80026c4:	40007c00 	.word	0x40007c00

080026c8 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80026cc:	4b22      	ldr	r3, [pc, #136]	@ (8002758 <MX_USART1_UART_Init+0x90>)
 80026ce:	4a23      	ldr	r2, [pc, #140]	@ (800275c <MX_USART1_UART_Init+0x94>)
 80026d0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80026d2:	4b21      	ldr	r3, [pc, #132]	@ (8002758 <MX_USART1_UART_Init+0x90>)
 80026d4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80026d8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80026da:	4b1f      	ldr	r3, [pc, #124]	@ (8002758 <MX_USART1_UART_Init+0x90>)
 80026dc:	2200      	movs	r2, #0
 80026de:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80026e0:	4b1d      	ldr	r3, [pc, #116]	@ (8002758 <MX_USART1_UART_Init+0x90>)
 80026e2:	2200      	movs	r2, #0
 80026e4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80026e6:	4b1c      	ldr	r3, [pc, #112]	@ (8002758 <MX_USART1_UART_Init+0x90>)
 80026e8:	2200      	movs	r2, #0
 80026ea:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80026ec:	4b1a      	ldr	r3, [pc, #104]	@ (8002758 <MX_USART1_UART_Init+0x90>)
 80026ee:	220c      	movs	r2, #12
 80026f0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80026f2:	4b19      	ldr	r3, [pc, #100]	@ (8002758 <MX_USART1_UART_Init+0x90>)
 80026f4:	2200      	movs	r2, #0
 80026f6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80026f8:	4b17      	ldr	r3, [pc, #92]	@ (8002758 <MX_USART1_UART_Init+0x90>)
 80026fa:	2200      	movs	r2, #0
 80026fc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80026fe:	4b16      	ldr	r3, [pc, #88]	@ (8002758 <MX_USART1_UART_Init+0x90>)
 8002700:	2200      	movs	r2, #0
 8002702:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002704:	4b14      	ldr	r3, [pc, #80]	@ (8002758 <MX_USART1_UART_Init+0x90>)
 8002706:	2200      	movs	r2, #0
 8002708:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800270a:	4b13      	ldr	r3, [pc, #76]	@ (8002758 <MX_USART1_UART_Init+0x90>)
 800270c:	2200      	movs	r2, #0
 800270e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002710:	4811      	ldr	r0, [pc, #68]	@ (8002758 <MX_USART1_UART_Init+0x90>)
 8002712:	f00c f9bd 	bl	800ea90 <HAL_UART_Init>
 8002716:	4603      	mov	r3, r0
 8002718:	2b00      	cmp	r3, #0
 800271a:	d001      	beq.n	8002720 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800271c:	f7fe fd5c 	bl	80011d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002720:	2100      	movs	r1, #0
 8002722:	480d      	ldr	r0, [pc, #52]	@ (8002758 <MX_USART1_UART_Init+0x90>)
 8002724:	f00e f9ce 	bl	8010ac4 <HAL_UARTEx_SetTxFifoThreshold>
 8002728:	4603      	mov	r3, r0
 800272a:	2b00      	cmp	r3, #0
 800272c:	d001      	beq.n	8002732 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800272e:	f7fe fd53 	bl	80011d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002732:	2100      	movs	r1, #0
 8002734:	4808      	ldr	r0, [pc, #32]	@ (8002758 <MX_USART1_UART_Init+0x90>)
 8002736:	f00e fa03 	bl	8010b40 <HAL_UARTEx_SetRxFifoThreshold>
 800273a:	4603      	mov	r3, r0
 800273c:	2b00      	cmp	r3, #0
 800273e:	d001      	beq.n	8002744 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002740:	f7fe fd4a 	bl	80011d8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002744:	4804      	ldr	r0, [pc, #16]	@ (8002758 <MX_USART1_UART_Init+0x90>)
 8002746:	f00e f984 	bl	8010a52 <HAL_UARTEx_DisableFifoMode>
 800274a:	4603      	mov	r3, r0
 800274c:	2b00      	cmp	r3, #0
 800274e:	d001      	beq.n	8002754 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002750:	f7fe fd42 	bl	80011d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002754:	bf00      	nop
 8002756:	bd80      	pop	{r7, pc}
 8002758:	24000ac4 	.word	0x24000ac4
 800275c:	40011000 	.word	0x40011000

08002760 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002764:	4b22      	ldr	r3, [pc, #136]	@ (80027f0 <MX_USART2_UART_Init+0x90>)
 8002766:	4a23      	ldr	r2, [pc, #140]	@ (80027f4 <MX_USART2_UART_Init+0x94>)
 8002768:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 1000000;
 800276a:	4b21      	ldr	r3, [pc, #132]	@ (80027f0 <MX_USART2_UART_Init+0x90>)
 800276c:	4a22      	ldr	r2, [pc, #136]	@ (80027f8 <MX_USART2_UART_Init+0x98>)
 800276e:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002770:	4b1f      	ldr	r3, [pc, #124]	@ (80027f0 <MX_USART2_UART_Init+0x90>)
 8002772:	2200      	movs	r2, #0
 8002774:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002776:	4b1e      	ldr	r3, [pc, #120]	@ (80027f0 <MX_USART2_UART_Init+0x90>)
 8002778:	2200      	movs	r2, #0
 800277a:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800277c:	4b1c      	ldr	r3, [pc, #112]	@ (80027f0 <MX_USART2_UART_Init+0x90>)
 800277e:	2200      	movs	r2, #0
 8002780:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002782:	4b1b      	ldr	r3, [pc, #108]	@ (80027f0 <MX_USART2_UART_Init+0x90>)
 8002784:	220c      	movs	r2, #12
 8002786:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002788:	4b19      	ldr	r3, [pc, #100]	@ (80027f0 <MX_USART2_UART_Init+0x90>)
 800278a:	2200      	movs	r2, #0
 800278c:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800278e:	4b18      	ldr	r3, [pc, #96]	@ (80027f0 <MX_USART2_UART_Init+0x90>)
 8002790:	2200      	movs	r2, #0
 8002792:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002794:	4b16      	ldr	r3, [pc, #88]	@ (80027f0 <MX_USART2_UART_Init+0x90>)
 8002796:	2200      	movs	r2, #0
 8002798:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800279a:	4b15      	ldr	r3, [pc, #84]	@ (80027f0 <MX_USART2_UART_Init+0x90>)
 800279c:	2200      	movs	r2, #0
 800279e:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80027a0:	4b13      	ldr	r3, [pc, #76]	@ (80027f0 <MX_USART2_UART_Init+0x90>)
 80027a2:	2200      	movs	r2, #0
 80027a4:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80027a6:	4812      	ldr	r0, [pc, #72]	@ (80027f0 <MX_USART2_UART_Init+0x90>)
 80027a8:	f00c f972 	bl	800ea90 <HAL_UART_Init>
 80027ac:	4603      	mov	r3, r0
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d001      	beq.n	80027b6 <MX_USART2_UART_Init+0x56>
  {
    Error_Handler();
 80027b2:	f7fe fd11 	bl	80011d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80027b6:	2100      	movs	r1, #0
 80027b8:	480d      	ldr	r0, [pc, #52]	@ (80027f0 <MX_USART2_UART_Init+0x90>)
 80027ba:	f00e f983 	bl	8010ac4 <HAL_UARTEx_SetTxFifoThreshold>
 80027be:	4603      	mov	r3, r0
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d001      	beq.n	80027c8 <MX_USART2_UART_Init+0x68>
  {
    Error_Handler();
 80027c4:	f7fe fd08 	bl	80011d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80027c8:	2100      	movs	r1, #0
 80027ca:	4809      	ldr	r0, [pc, #36]	@ (80027f0 <MX_USART2_UART_Init+0x90>)
 80027cc:	f00e f9b8 	bl	8010b40 <HAL_UARTEx_SetRxFifoThreshold>
 80027d0:	4603      	mov	r3, r0
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d001      	beq.n	80027da <MX_USART2_UART_Init+0x7a>
  {
    Error_Handler();
 80027d6:	f7fe fcff 	bl	80011d8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80027da:	4805      	ldr	r0, [pc, #20]	@ (80027f0 <MX_USART2_UART_Init+0x90>)
 80027dc:	f00e f939 	bl	8010a52 <HAL_UARTEx_DisableFifoMode>
 80027e0:	4603      	mov	r3, r0
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d001      	beq.n	80027ea <MX_USART2_UART_Init+0x8a>
  {
    Error_Handler();
 80027e6:	f7fe fcf7 	bl	80011d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80027ea:	bf00      	nop
 80027ec:	bd80      	pop	{r7, pc}
 80027ee:	bf00      	nop
 80027f0:	24000b90 	.word	0x24000b90
 80027f4:	40004400 	.word	0x40004400
 80027f8:	000f4240 	.word	0x000f4240

080027fc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b0c2      	sub	sp, #264	@ 0x108
 8002800:	af00      	add	r7, sp, #0
 8002802:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002806:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800280a:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800280c:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8002810:	2200      	movs	r2, #0
 8002812:	601a      	str	r2, [r3, #0]
 8002814:	605a      	str	r2, [r3, #4]
 8002816:	609a      	str	r2, [r3, #8]
 8002818:	60da      	str	r2, [r3, #12]
 800281a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800281c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002820:	22c0      	movs	r2, #192	@ 0xc0
 8002822:	2100      	movs	r1, #0
 8002824:	4618      	mov	r0, r3
 8002826:	f01a f9e5 	bl	801cbf4 <memset>
  if(uartHandle->Instance==UART7)
 800282a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800282e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	4a72      	ldr	r2, [pc, #456]	@ (8002a00 <HAL_UART_MspInit+0x204>)
 8002838:	4293      	cmp	r3, r2
 800283a:	f040 80f1 	bne.w	8002a20 <HAL_UART_MspInit+0x224>

  /* USER CODE END UART7_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 800283e:	f04f 0202 	mov.w	r2, #2
 8002842:	f04f 0300 	mov.w	r3, #0
 8002846:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800284a:	2300      	movs	r3, #0
 800284c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002850:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002854:	4618      	mov	r0, r3
 8002856:	f007 fa4f 	bl	8009cf8 <HAL_RCCEx_PeriphCLKConfig>
 800285a:	4603      	mov	r3, r0
 800285c:	2b00      	cmp	r3, #0
 800285e:	d001      	beq.n	8002864 <HAL_UART_MspInit+0x68>
    {
      Error_Handler();
 8002860:	f7fe fcba 	bl	80011d8 <Error_Handler>
    }

    /* UART7 clock enable */
    __HAL_RCC_UART7_CLK_ENABLE();
 8002864:	4b67      	ldr	r3, [pc, #412]	@ (8002a04 <HAL_UART_MspInit+0x208>)
 8002866:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800286a:	4a66      	ldr	r2, [pc, #408]	@ (8002a04 <HAL_UART_MspInit+0x208>)
 800286c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002870:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002874:	4b63      	ldr	r3, [pc, #396]	@ (8002a04 <HAL_UART_MspInit+0x208>)
 8002876:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800287a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800287e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002880:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002882:	4b60      	ldr	r3, [pc, #384]	@ (8002a04 <HAL_UART_MspInit+0x208>)
 8002884:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002888:	4a5e      	ldr	r2, [pc, #376]	@ (8002a04 <HAL_UART_MspInit+0x208>)
 800288a:	f043 0301 	orr.w	r3, r3, #1
 800288e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002892:	4b5c      	ldr	r3, [pc, #368]	@ (8002a04 <HAL_UART_MspInit+0x208>)
 8002894:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002898:	f003 0301 	and.w	r3, r3, #1
 800289c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800289e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028a0:	4b58      	ldr	r3, [pc, #352]	@ (8002a04 <HAL_UART_MspInit+0x208>)
 80028a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028a6:	4a57      	ldr	r2, [pc, #348]	@ (8002a04 <HAL_UART_MspInit+0x208>)
 80028a8:	f043 0302 	orr.w	r3, r3, #2
 80028ac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80028b0:	4b54      	ldr	r3, [pc, #336]	@ (8002a04 <HAL_UART_MspInit+0x208>)
 80028b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028b6:	f003 0302 	and.w	r3, r3, #2
 80028ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80028bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**UART7 GPIO Configuration
    PA15 (JTDI)     ------> UART7_TX
    PB3 (JTDO/TRACESWO)     ------> UART7_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80028be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80028c2:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028c6:	2302      	movs	r3, #2
 80028c8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028cc:	2300      	movs	r3, #0
 80028ce:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028d2:	2300      	movs	r3, #0
 80028d4:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF11_UART7;
 80028d8:	230b      	movs	r3, #11
 80028da:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028de:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 80028e2:	4619      	mov	r1, r3
 80028e4:	4848      	ldr	r0, [pc, #288]	@ (8002a08 <HAL_UART_MspInit+0x20c>)
 80028e6:	f004 f989 	bl	8006bfc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80028ea:	2308      	movs	r3, #8
 80028ec:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028f0:	2302      	movs	r3, #2
 80028f2:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028f6:	2300      	movs	r3, #0
 80028f8:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028fc:	2300      	movs	r3, #0
 80028fe:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF11_UART7;
 8002902:	230b      	movs	r3, #11
 8002904:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002908:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 800290c:	4619      	mov	r1, r3
 800290e:	483f      	ldr	r0, [pc, #252]	@ (8002a0c <HAL_UART_MspInit+0x210>)
 8002910:	f004 f974 	bl	8006bfc <HAL_GPIO_Init>

    /* UART7 DMA Init */
    /* UART7_RX Init */
    hdma_uart7_rx.Instance = DMA2_Stream2;
 8002914:	4b3e      	ldr	r3, [pc, #248]	@ (8002a10 <HAL_UART_MspInit+0x214>)
 8002916:	4a3f      	ldr	r2, [pc, #252]	@ (8002a14 <HAL_UART_MspInit+0x218>)
 8002918:	601a      	str	r2, [r3, #0]
    hdma_uart7_rx.Init.Request = DMA_REQUEST_UART7_RX;
 800291a:	4b3d      	ldr	r3, [pc, #244]	@ (8002a10 <HAL_UART_MspInit+0x214>)
 800291c:	224f      	movs	r2, #79	@ 0x4f
 800291e:	605a      	str	r2, [r3, #4]
    hdma_uart7_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002920:	4b3b      	ldr	r3, [pc, #236]	@ (8002a10 <HAL_UART_MspInit+0x214>)
 8002922:	2200      	movs	r2, #0
 8002924:	609a      	str	r2, [r3, #8]
    hdma_uart7_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002926:	4b3a      	ldr	r3, [pc, #232]	@ (8002a10 <HAL_UART_MspInit+0x214>)
 8002928:	2200      	movs	r2, #0
 800292a:	60da      	str	r2, [r3, #12]
    hdma_uart7_rx.Init.MemInc = DMA_MINC_ENABLE;
 800292c:	4b38      	ldr	r3, [pc, #224]	@ (8002a10 <HAL_UART_MspInit+0x214>)
 800292e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002932:	611a      	str	r2, [r3, #16]
    hdma_uart7_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002934:	4b36      	ldr	r3, [pc, #216]	@ (8002a10 <HAL_UART_MspInit+0x214>)
 8002936:	2200      	movs	r2, #0
 8002938:	615a      	str	r2, [r3, #20]
    hdma_uart7_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800293a:	4b35      	ldr	r3, [pc, #212]	@ (8002a10 <HAL_UART_MspInit+0x214>)
 800293c:	2200      	movs	r2, #0
 800293e:	619a      	str	r2, [r3, #24]
    hdma_uart7_rx.Init.Mode = DMA_CIRCULAR;
 8002940:	4b33      	ldr	r3, [pc, #204]	@ (8002a10 <HAL_UART_MspInit+0x214>)
 8002942:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002946:	61da      	str	r2, [r3, #28]
    hdma_uart7_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002948:	4b31      	ldr	r3, [pc, #196]	@ (8002a10 <HAL_UART_MspInit+0x214>)
 800294a:	2200      	movs	r2, #0
 800294c:	621a      	str	r2, [r3, #32]
    hdma_uart7_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800294e:	4b30      	ldr	r3, [pc, #192]	@ (8002a10 <HAL_UART_MspInit+0x214>)
 8002950:	2200      	movs	r2, #0
 8002952:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart7_rx) != HAL_OK)
 8002954:	482e      	ldr	r0, [pc, #184]	@ (8002a10 <HAL_UART_MspInit+0x214>)
 8002956:	f000 fc8f 	bl	8003278 <HAL_DMA_Init>
 800295a:	4603      	mov	r3, r0
 800295c:	2b00      	cmp	r3, #0
 800295e:	d001      	beq.n	8002964 <HAL_UART_MspInit+0x168>
    {
      Error_Handler();
 8002960:	f7fe fc3a 	bl	80011d8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart7_rx);
 8002964:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002968:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	4a28      	ldr	r2, [pc, #160]	@ (8002a10 <HAL_UART_MspInit+0x214>)
 8002970:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8002974:	4a26      	ldr	r2, [pc, #152]	@ (8002a10 <HAL_UART_MspInit+0x214>)
 8002976:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800297a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART7_TX Init */
    hdma_uart7_tx.Instance = DMA2_Stream3;
 8002982:	4b25      	ldr	r3, [pc, #148]	@ (8002a18 <HAL_UART_MspInit+0x21c>)
 8002984:	4a25      	ldr	r2, [pc, #148]	@ (8002a1c <HAL_UART_MspInit+0x220>)
 8002986:	601a      	str	r2, [r3, #0]
    hdma_uart7_tx.Init.Request = DMA_REQUEST_UART7_TX;
 8002988:	4b23      	ldr	r3, [pc, #140]	@ (8002a18 <HAL_UART_MspInit+0x21c>)
 800298a:	2250      	movs	r2, #80	@ 0x50
 800298c:	605a      	str	r2, [r3, #4]
    hdma_uart7_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800298e:	4b22      	ldr	r3, [pc, #136]	@ (8002a18 <HAL_UART_MspInit+0x21c>)
 8002990:	2240      	movs	r2, #64	@ 0x40
 8002992:	609a      	str	r2, [r3, #8]
    hdma_uart7_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002994:	4b20      	ldr	r3, [pc, #128]	@ (8002a18 <HAL_UART_MspInit+0x21c>)
 8002996:	2200      	movs	r2, #0
 8002998:	60da      	str	r2, [r3, #12]
    hdma_uart7_tx.Init.MemInc = DMA_MINC_ENABLE;
 800299a:	4b1f      	ldr	r3, [pc, #124]	@ (8002a18 <HAL_UART_MspInit+0x21c>)
 800299c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80029a0:	611a      	str	r2, [r3, #16]
    hdma_uart7_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80029a2:	4b1d      	ldr	r3, [pc, #116]	@ (8002a18 <HAL_UART_MspInit+0x21c>)
 80029a4:	2200      	movs	r2, #0
 80029a6:	615a      	str	r2, [r3, #20]
    hdma_uart7_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80029a8:	4b1b      	ldr	r3, [pc, #108]	@ (8002a18 <HAL_UART_MspInit+0x21c>)
 80029aa:	2200      	movs	r2, #0
 80029ac:	619a      	str	r2, [r3, #24]
    hdma_uart7_tx.Init.Mode = DMA_NORMAL;
 80029ae:	4b1a      	ldr	r3, [pc, #104]	@ (8002a18 <HAL_UART_MspInit+0x21c>)
 80029b0:	2200      	movs	r2, #0
 80029b2:	61da      	str	r2, [r3, #28]
    hdma_uart7_tx.Init.Priority = DMA_PRIORITY_LOW;
 80029b4:	4b18      	ldr	r3, [pc, #96]	@ (8002a18 <HAL_UART_MspInit+0x21c>)
 80029b6:	2200      	movs	r2, #0
 80029b8:	621a      	str	r2, [r3, #32]
    hdma_uart7_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80029ba:	4b17      	ldr	r3, [pc, #92]	@ (8002a18 <HAL_UART_MspInit+0x21c>)
 80029bc:	2200      	movs	r2, #0
 80029be:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart7_tx) != HAL_OK)
 80029c0:	4815      	ldr	r0, [pc, #84]	@ (8002a18 <HAL_UART_MspInit+0x21c>)
 80029c2:	f000 fc59 	bl	8003278 <HAL_DMA_Init>
 80029c6:	4603      	mov	r3, r0
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d001      	beq.n	80029d0 <HAL_UART_MspInit+0x1d4>
    {
      Error_Handler();
 80029cc:	f7fe fc04 	bl	80011d8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart7_tx);
 80029d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80029d4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4a0f      	ldr	r2, [pc, #60]	@ (8002a18 <HAL_UART_MspInit+0x21c>)
 80029dc:	67da      	str	r2, [r3, #124]	@ 0x7c
 80029de:	4a0e      	ldr	r2, [pc, #56]	@ (8002a18 <HAL_UART_MspInit+0x21c>)
 80029e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80029e4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART7 interrupt Init */
    HAL_NVIC_SetPriority(UART7_IRQn, 5, 0);
 80029ec:	2200      	movs	r2, #0
 80029ee:	2105      	movs	r1, #5
 80029f0:	2052      	movs	r0, #82	@ 0x52
 80029f2:	f000 fc19 	bl	8003228 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART7_IRQn);
 80029f6:	2052      	movs	r0, #82	@ 0x52
 80029f8:	f000 fc30 	bl	800325c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80029fc:	e27b      	b.n	8002ef6 <HAL_UART_MspInit+0x6fa>
 80029fe:	bf00      	nop
 8002a00:	40007800 	.word	0x40007800
 8002a04:	58024400 	.word	0x58024400
 8002a08:	58020000 	.word	0x58020000
 8002a0c:	58020400 	.word	0x58020400
 8002a10:	24000c5c 	.word	0x24000c5c
 8002a14:	40020440 	.word	0x40020440
 8002a18:	24000cd4 	.word	0x24000cd4
 8002a1c:	40020458 	.word	0x40020458
  else if(uartHandle->Instance==UART8)
 8002a20:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002a24:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a5f      	ldr	r2, [pc, #380]	@ (8002bac <HAL_UART_MspInit+0x3b0>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	f040 80ca 	bne.w	8002bc8 <HAL_UART_MspInit+0x3cc>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART8;
 8002a34:	f04f 0202 	mov.w	r2, #2
 8002a38:	f04f 0300 	mov.w	r3, #0
 8002a3c:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002a40:	2300      	movs	r3, #0
 8002a42:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002a46:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	f007 f954 	bl	8009cf8 <HAL_RCCEx_PeriphCLKConfig>
 8002a50:	4603      	mov	r3, r0
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d001      	beq.n	8002a5a <HAL_UART_MspInit+0x25e>
      Error_Handler();
 8002a56:	f7fe fbbf 	bl	80011d8 <Error_Handler>
    __HAL_RCC_UART8_CLK_ENABLE();
 8002a5a:	4b55      	ldr	r3, [pc, #340]	@ (8002bb0 <HAL_UART_MspInit+0x3b4>)
 8002a5c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002a60:	4a53      	ldr	r2, [pc, #332]	@ (8002bb0 <HAL_UART_MspInit+0x3b4>)
 8002a62:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002a66:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002a6a:	4b51      	ldr	r3, [pc, #324]	@ (8002bb0 <HAL_UART_MspInit+0x3b4>)
 8002a6c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002a70:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002a74:	623b      	str	r3, [r7, #32]
 8002a76:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002a78:	4b4d      	ldr	r3, [pc, #308]	@ (8002bb0 <HAL_UART_MspInit+0x3b4>)
 8002a7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002a7e:	4a4c      	ldr	r2, [pc, #304]	@ (8002bb0 <HAL_UART_MspInit+0x3b4>)
 8002a80:	f043 0310 	orr.w	r3, r3, #16
 8002a84:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002a88:	4b49      	ldr	r3, [pc, #292]	@ (8002bb0 <HAL_UART_MspInit+0x3b4>)
 8002a8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002a8e:	f003 0310 	and.w	r3, r3, #16
 8002a92:	61fb      	str	r3, [r7, #28]
 8002a94:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002a96:	2303      	movs	r3, #3
 8002a98:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a9c:	2302      	movs	r3, #2
 8002a9e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 8002aae:	2308      	movs	r3, #8
 8002ab0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002ab4:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8002ab8:	4619      	mov	r1, r3
 8002aba:	483e      	ldr	r0, [pc, #248]	@ (8002bb4 <HAL_UART_MspInit+0x3b8>)
 8002abc:	f004 f89e 	bl	8006bfc <HAL_GPIO_Init>
    hdma_uart8_rx.Instance = DMA1_Stream2;
 8002ac0:	4b3d      	ldr	r3, [pc, #244]	@ (8002bb8 <HAL_UART_MspInit+0x3bc>)
 8002ac2:	4a3e      	ldr	r2, [pc, #248]	@ (8002bbc <HAL_UART_MspInit+0x3c0>)
 8002ac4:	601a      	str	r2, [r3, #0]
    hdma_uart8_rx.Init.Request = DMA_REQUEST_UART8_RX;
 8002ac6:	4b3c      	ldr	r3, [pc, #240]	@ (8002bb8 <HAL_UART_MspInit+0x3bc>)
 8002ac8:	2251      	movs	r2, #81	@ 0x51
 8002aca:	605a      	str	r2, [r3, #4]
    hdma_uart8_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002acc:	4b3a      	ldr	r3, [pc, #232]	@ (8002bb8 <HAL_UART_MspInit+0x3bc>)
 8002ace:	2200      	movs	r2, #0
 8002ad0:	609a      	str	r2, [r3, #8]
    hdma_uart8_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ad2:	4b39      	ldr	r3, [pc, #228]	@ (8002bb8 <HAL_UART_MspInit+0x3bc>)
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	60da      	str	r2, [r3, #12]
    hdma_uart8_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002ad8:	4b37      	ldr	r3, [pc, #220]	@ (8002bb8 <HAL_UART_MspInit+0x3bc>)
 8002ada:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002ade:	611a      	str	r2, [r3, #16]
    hdma_uart8_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002ae0:	4b35      	ldr	r3, [pc, #212]	@ (8002bb8 <HAL_UART_MspInit+0x3bc>)
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	615a      	str	r2, [r3, #20]
    hdma_uart8_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002ae6:	4b34      	ldr	r3, [pc, #208]	@ (8002bb8 <HAL_UART_MspInit+0x3bc>)
 8002ae8:	2200      	movs	r2, #0
 8002aea:	619a      	str	r2, [r3, #24]
    hdma_uart8_rx.Init.Mode = DMA_NORMAL;
 8002aec:	4b32      	ldr	r3, [pc, #200]	@ (8002bb8 <HAL_UART_MspInit+0x3bc>)
 8002aee:	2200      	movs	r2, #0
 8002af0:	61da      	str	r2, [r3, #28]
    hdma_uart8_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8002af2:	4b31      	ldr	r3, [pc, #196]	@ (8002bb8 <HAL_UART_MspInit+0x3bc>)
 8002af4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002af8:	621a      	str	r2, [r3, #32]
    hdma_uart8_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002afa:	4b2f      	ldr	r3, [pc, #188]	@ (8002bb8 <HAL_UART_MspInit+0x3bc>)
 8002afc:	2200      	movs	r2, #0
 8002afe:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart8_rx) != HAL_OK)
 8002b00:	482d      	ldr	r0, [pc, #180]	@ (8002bb8 <HAL_UART_MspInit+0x3bc>)
 8002b02:	f000 fbb9 	bl	8003278 <HAL_DMA_Init>
 8002b06:	4603      	mov	r3, r0
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d001      	beq.n	8002b10 <HAL_UART_MspInit+0x314>
      Error_Handler();
 8002b0c:	f7fe fb64 	bl	80011d8 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart8_rx);
 8002b10:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002b14:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4a27      	ldr	r2, [pc, #156]	@ (8002bb8 <HAL_UART_MspInit+0x3bc>)
 8002b1c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8002b20:	4a25      	ldr	r2, [pc, #148]	@ (8002bb8 <HAL_UART_MspInit+0x3bc>)
 8002b22:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002b26:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_uart8_tx.Instance = DMA1_Stream3;
 8002b2e:	4b24      	ldr	r3, [pc, #144]	@ (8002bc0 <HAL_UART_MspInit+0x3c4>)
 8002b30:	4a24      	ldr	r2, [pc, #144]	@ (8002bc4 <HAL_UART_MspInit+0x3c8>)
 8002b32:	601a      	str	r2, [r3, #0]
    hdma_uart8_tx.Init.Request = DMA_REQUEST_UART8_TX;
 8002b34:	4b22      	ldr	r3, [pc, #136]	@ (8002bc0 <HAL_UART_MspInit+0x3c4>)
 8002b36:	2252      	movs	r2, #82	@ 0x52
 8002b38:	605a      	str	r2, [r3, #4]
    hdma_uart8_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002b3a:	4b21      	ldr	r3, [pc, #132]	@ (8002bc0 <HAL_UART_MspInit+0x3c4>)
 8002b3c:	2240      	movs	r2, #64	@ 0x40
 8002b3e:	609a      	str	r2, [r3, #8]
    hdma_uart8_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b40:	4b1f      	ldr	r3, [pc, #124]	@ (8002bc0 <HAL_UART_MspInit+0x3c4>)
 8002b42:	2200      	movs	r2, #0
 8002b44:	60da      	str	r2, [r3, #12]
    hdma_uart8_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002b46:	4b1e      	ldr	r3, [pc, #120]	@ (8002bc0 <HAL_UART_MspInit+0x3c4>)
 8002b48:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002b4c:	611a      	str	r2, [r3, #16]
    hdma_uart8_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002b4e:	4b1c      	ldr	r3, [pc, #112]	@ (8002bc0 <HAL_UART_MspInit+0x3c4>)
 8002b50:	2200      	movs	r2, #0
 8002b52:	615a      	str	r2, [r3, #20]
    hdma_uart8_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002b54:	4b1a      	ldr	r3, [pc, #104]	@ (8002bc0 <HAL_UART_MspInit+0x3c4>)
 8002b56:	2200      	movs	r2, #0
 8002b58:	619a      	str	r2, [r3, #24]
    hdma_uart8_tx.Init.Mode = DMA_NORMAL;
 8002b5a:	4b19      	ldr	r3, [pc, #100]	@ (8002bc0 <HAL_UART_MspInit+0x3c4>)
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	61da      	str	r2, [r3, #28]
    hdma_uart8_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002b60:	4b17      	ldr	r3, [pc, #92]	@ (8002bc0 <HAL_UART_MspInit+0x3c4>)
 8002b62:	2200      	movs	r2, #0
 8002b64:	621a      	str	r2, [r3, #32]
    hdma_uart8_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002b66:	4b16      	ldr	r3, [pc, #88]	@ (8002bc0 <HAL_UART_MspInit+0x3c4>)
 8002b68:	2200      	movs	r2, #0
 8002b6a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart8_tx) != HAL_OK)
 8002b6c:	4814      	ldr	r0, [pc, #80]	@ (8002bc0 <HAL_UART_MspInit+0x3c4>)
 8002b6e:	f000 fb83 	bl	8003278 <HAL_DMA_Init>
 8002b72:	4603      	mov	r3, r0
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d001      	beq.n	8002b7c <HAL_UART_MspInit+0x380>
      Error_Handler();
 8002b78:	f7fe fb2e 	bl	80011d8 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart8_tx);
 8002b7c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002b80:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4a0e      	ldr	r2, [pc, #56]	@ (8002bc0 <HAL_UART_MspInit+0x3c4>)
 8002b88:	67da      	str	r2, [r3, #124]	@ 0x7c
 8002b8a:	4a0d      	ldr	r2, [pc, #52]	@ (8002bc0 <HAL_UART_MspInit+0x3c4>)
 8002b8c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002b90:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(UART8_IRQn, 5, 0);
 8002b98:	2200      	movs	r2, #0
 8002b9a:	2105      	movs	r1, #5
 8002b9c:	2053      	movs	r0, #83	@ 0x53
 8002b9e:	f000 fb43 	bl	8003228 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART8_IRQn);
 8002ba2:	2053      	movs	r0, #83	@ 0x53
 8002ba4:	f000 fb5a 	bl	800325c <HAL_NVIC_EnableIRQ>
}
 8002ba8:	e1a5      	b.n	8002ef6 <HAL_UART_MspInit+0x6fa>
 8002baa:	bf00      	nop
 8002bac:	40007c00 	.word	0x40007c00
 8002bb0:	58024400 	.word	0x58024400
 8002bb4:	58021000 	.word	0x58021000
 8002bb8:	24000d4c 	.word	0x24000d4c
 8002bbc:	40020040 	.word	0x40020040
 8002bc0:	24000dc4 	.word	0x24000dc4
 8002bc4:	40020058 	.word	0x40020058
  else if(uartHandle->Instance==USART1)
 8002bc8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002bcc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4a5f      	ldr	r2, [pc, #380]	@ (8002d54 <HAL_UART_MspInit+0x558>)
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	f040 80ca 	bne.w	8002d70 <HAL_UART_MspInit+0x574>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002bdc:	f04f 0201 	mov.w	r2, #1
 8002be0:	f04f 0300 	mov.w	r3, #0
 8002be4:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8002be8:	2300      	movs	r3, #0
 8002bea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002bee:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f007 f880 	bl	8009cf8 <HAL_RCCEx_PeriphCLKConfig>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d001      	beq.n	8002c02 <HAL_UART_MspInit+0x406>
      Error_Handler();
 8002bfe:	f7fe faeb 	bl	80011d8 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002c02:	4b55      	ldr	r3, [pc, #340]	@ (8002d58 <HAL_UART_MspInit+0x55c>)
 8002c04:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002c08:	4a53      	ldr	r2, [pc, #332]	@ (8002d58 <HAL_UART_MspInit+0x55c>)
 8002c0a:	f043 0310 	orr.w	r3, r3, #16
 8002c0e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002c12:	4b51      	ldr	r3, [pc, #324]	@ (8002d58 <HAL_UART_MspInit+0x55c>)
 8002c14:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002c18:	f003 0310 	and.w	r3, r3, #16
 8002c1c:	61bb      	str	r3, [r7, #24]
 8002c1e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c20:	4b4d      	ldr	r3, [pc, #308]	@ (8002d58 <HAL_UART_MspInit+0x55c>)
 8002c22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002c26:	4a4c      	ldr	r2, [pc, #304]	@ (8002d58 <HAL_UART_MspInit+0x55c>)
 8002c28:	f043 0301 	orr.w	r3, r3, #1
 8002c2c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002c30:	4b49      	ldr	r3, [pc, #292]	@ (8002d58 <HAL_UART_MspInit+0x55c>)
 8002c32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002c36:	f003 0301 	and.w	r3, r3, #1
 8002c3a:	617b      	str	r3, [r7, #20]
 8002c3c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002c3e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002c42:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c46:	2302      	movs	r3, #2
 8002c48:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c52:	2300      	movs	r3, #0
 8002c54:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002c58:	2307      	movs	r3, #7
 8002c5a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c5e:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8002c62:	4619      	mov	r1, r3
 8002c64:	483d      	ldr	r0, [pc, #244]	@ (8002d5c <HAL_UART_MspInit+0x560>)
 8002c66:	f003 ffc9 	bl	8006bfc <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Stream0;
 8002c6a:	4b3d      	ldr	r3, [pc, #244]	@ (8002d60 <HAL_UART_MspInit+0x564>)
 8002c6c:	4a3d      	ldr	r2, [pc, #244]	@ (8002d64 <HAL_UART_MspInit+0x568>)
 8002c6e:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8002c70:	4b3b      	ldr	r3, [pc, #236]	@ (8002d60 <HAL_UART_MspInit+0x564>)
 8002c72:	2229      	movs	r2, #41	@ 0x29
 8002c74:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002c76:	4b3a      	ldr	r3, [pc, #232]	@ (8002d60 <HAL_UART_MspInit+0x564>)
 8002c78:	2200      	movs	r2, #0
 8002c7a:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c7c:	4b38      	ldr	r3, [pc, #224]	@ (8002d60 <HAL_UART_MspInit+0x564>)
 8002c7e:	2200      	movs	r2, #0
 8002c80:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002c82:	4b37      	ldr	r3, [pc, #220]	@ (8002d60 <HAL_UART_MspInit+0x564>)
 8002c84:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002c88:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002c8a:	4b35      	ldr	r3, [pc, #212]	@ (8002d60 <HAL_UART_MspInit+0x564>)
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002c90:	4b33      	ldr	r3, [pc, #204]	@ (8002d60 <HAL_UART_MspInit+0x564>)
 8002c92:	2200      	movs	r2, #0
 8002c94:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002c96:	4b32      	ldr	r3, [pc, #200]	@ (8002d60 <HAL_UART_MspInit+0x564>)
 8002c98:	2200      	movs	r2, #0
 8002c9a:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002c9c:	4b30      	ldr	r3, [pc, #192]	@ (8002d60 <HAL_UART_MspInit+0x564>)
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002ca2:	4b2f      	ldr	r3, [pc, #188]	@ (8002d60 <HAL_UART_MspInit+0x564>)
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002ca8:	482d      	ldr	r0, [pc, #180]	@ (8002d60 <HAL_UART_MspInit+0x564>)
 8002caa:	f000 fae5 	bl	8003278 <HAL_DMA_Init>
 8002cae:	4603      	mov	r3, r0
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d001      	beq.n	8002cb8 <HAL_UART_MspInit+0x4bc>
      Error_Handler();
 8002cb4:	f7fe fa90 	bl	80011d8 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8002cb8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002cbc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	4a27      	ldr	r2, [pc, #156]	@ (8002d60 <HAL_UART_MspInit+0x564>)
 8002cc4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8002cc8:	4a25      	ldr	r2, [pc, #148]	@ (8002d60 <HAL_UART_MspInit+0x564>)
 8002cca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002cce:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart1_tx.Instance = DMA1_Stream1;
 8002cd6:	4b24      	ldr	r3, [pc, #144]	@ (8002d68 <HAL_UART_MspInit+0x56c>)
 8002cd8:	4a24      	ldr	r2, [pc, #144]	@ (8002d6c <HAL_UART_MspInit+0x570>)
 8002cda:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8002cdc:	4b22      	ldr	r3, [pc, #136]	@ (8002d68 <HAL_UART_MspInit+0x56c>)
 8002cde:	222a      	movs	r2, #42	@ 0x2a
 8002ce0:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002ce2:	4b21      	ldr	r3, [pc, #132]	@ (8002d68 <HAL_UART_MspInit+0x56c>)
 8002ce4:	2240      	movs	r2, #64	@ 0x40
 8002ce6:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ce8:	4b1f      	ldr	r3, [pc, #124]	@ (8002d68 <HAL_UART_MspInit+0x56c>)
 8002cea:	2200      	movs	r2, #0
 8002cec:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002cee:	4b1e      	ldr	r3, [pc, #120]	@ (8002d68 <HAL_UART_MspInit+0x56c>)
 8002cf0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002cf4:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002cf6:	4b1c      	ldr	r3, [pc, #112]	@ (8002d68 <HAL_UART_MspInit+0x56c>)
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002cfc:	4b1a      	ldr	r3, [pc, #104]	@ (8002d68 <HAL_UART_MspInit+0x56c>)
 8002cfe:	2200      	movs	r2, #0
 8002d00:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002d02:	4b19      	ldr	r3, [pc, #100]	@ (8002d68 <HAL_UART_MspInit+0x56c>)
 8002d04:	2200      	movs	r2, #0
 8002d06:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002d08:	4b17      	ldr	r3, [pc, #92]	@ (8002d68 <HAL_UART_MspInit+0x56c>)
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002d0e:	4b16      	ldr	r3, [pc, #88]	@ (8002d68 <HAL_UART_MspInit+0x56c>)
 8002d10:	2200      	movs	r2, #0
 8002d12:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002d14:	4814      	ldr	r0, [pc, #80]	@ (8002d68 <HAL_UART_MspInit+0x56c>)
 8002d16:	f000 faaf 	bl	8003278 <HAL_DMA_Init>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d001      	beq.n	8002d24 <HAL_UART_MspInit+0x528>
      Error_Handler();
 8002d20:	f7fe fa5a 	bl	80011d8 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8002d24:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002d28:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4a0e      	ldr	r2, [pc, #56]	@ (8002d68 <HAL_UART_MspInit+0x56c>)
 8002d30:	67da      	str	r2, [r3, #124]	@ 0x7c
 8002d32:	4a0d      	ldr	r2, [pc, #52]	@ (8002d68 <HAL_UART_MspInit+0x56c>)
 8002d34:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002d38:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8002d40:	2200      	movs	r2, #0
 8002d42:	2105      	movs	r1, #5
 8002d44:	2025      	movs	r0, #37	@ 0x25
 8002d46:	f000 fa6f 	bl	8003228 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002d4a:	2025      	movs	r0, #37	@ 0x25
 8002d4c:	f000 fa86 	bl	800325c <HAL_NVIC_EnableIRQ>
}
 8002d50:	e0d1      	b.n	8002ef6 <HAL_UART_MspInit+0x6fa>
 8002d52:	bf00      	nop
 8002d54:	40011000 	.word	0x40011000
 8002d58:	58024400 	.word	0x58024400
 8002d5c:	58020000 	.word	0x58020000
 8002d60:	24000e3c 	.word	0x24000e3c
 8002d64:	40020010 	.word	0x40020010
 8002d68:	24000eb4 	.word	0x24000eb4
 8002d6c:	40020028 	.word	0x40020028
  else if(uartHandle->Instance==USART2)
 8002d70:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002d74:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4a60      	ldr	r2, [pc, #384]	@ (8002f00 <HAL_UART_MspInit+0x704>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	f040 80b9 	bne.w	8002ef6 <HAL_UART_MspInit+0x6fa>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002d84:	f04f 0202 	mov.w	r2, #2
 8002d88:	f04f 0300 	mov.w	r3, #0
 8002d8c:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002d90:	2300      	movs	r3, #0
 8002d92:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002d96:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	f006 ffac 	bl	8009cf8 <HAL_RCCEx_PeriphCLKConfig>
 8002da0:	4603      	mov	r3, r0
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d001      	beq.n	8002daa <HAL_UART_MspInit+0x5ae>
      Error_Handler();
 8002da6:	f7fe fa17 	bl	80011d8 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002daa:	4b56      	ldr	r3, [pc, #344]	@ (8002f04 <HAL_UART_MspInit+0x708>)
 8002dac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002db0:	4a54      	ldr	r2, [pc, #336]	@ (8002f04 <HAL_UART_MspInit+0x708>)
 8002db2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002db6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002dba:	4b52      	ldr	r3, [pc, #328]	@ (8002f04 <HAL_UART_MspInit+0x708>)
 8002dbc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002dc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dc4:	613b      	str	r3, [r7, #16]
 8002dc6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002dc8:	4b4e      	ldr	r3, [pc, #312]	@ (8002f04 <HAL_UART_MspInit+0x708>)
 8002dca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002dce:	4a4d      	ldr	r2, [pc, #308]	@ (8002f04 <HAL_UART_MspInit+0x708>)
 8002dd0:	f043 0301 	orr.w	r3, r3, #1
 8002dd4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002dd8:	4b4a      	ldr	r3, [pc, #296]	@ (8002f04 <HAL_UART_MspInit+0x708>)
 8002dda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002dde:	f003 0301 	and.w	r3, r3, #1
 8002de2:	60fb      	str	r3, [r7, #12]
 8002de4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002de6:	230c      	movs	r3, #12
 8002de8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dec:	2302      	movs	r3, #2
 8002dee:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002df2:	2300      	movs	r3, #0
 8002df4:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002df8:	2300      	movs	r3, #0
 8002dfa:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002dfe:	2307      	movs	r3, #7
 8002e00:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e04:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8002e08:	4619      	mov	r1, r3
 8002e0a:	483f      	ldr	r0, [pc, #252]	@ (8002f08 <HAL_UART_MspInit+0x70c>)
 8002e0c:	f003 fef6 	bl	8006bfc <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream4;
 8002e10:	4b3e      	ldr	r3, [pc, #248]	@ (8002f0c <HAL_UART_MspInit+0x710>)
 8002e12:	4a3f      	ldr	r2, [pc, #252]	@ (8002f10 <HAL_UART_MspInit+0x714>)
 8002e14:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8002e16:	4b3d      	ldr	r3, [pc, #244]	@ (8002f0c <HAL_UART_MspInit+0x710>)
 8002e18:	222b      	movs	r2, #43	@ 0x2b
 8002e1a:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002e1c:	4b3b      	ldr	r3, [pc, #236]	@ (8002f0c <HAL_UART_MspInit+0x710>)
 8002e1e:	2200      	movs	r2, #0
 8002e20:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e22:	4b3a      	ldr	r3, [pc, #232]	@ (8002f0c <HAL_UART_MspInit+0x710>)
 8002e24:	2200      	movs	r2, #0
 8002e26:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002e28:	4b38      	ldr	r3, [pc, #224]	@ (8002f0c <HAL_UART_MspInit+0x710>)
 8002e2a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002e2e:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002e30:	4b36      	ldr	r3, [pc, #216]	@ (8002f0c <HAL_UART_MspInit+0x710>)
 8002e32:	2200      	movs	r2, #0
 8002e34:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002e36:	4b35      	ldr	r3, [pc, #212]	@ (8002f0c <HAL_UART_MspInit+0x710>)
 8002e38:	2200      	movs	r2, #0
 8002e3a:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8002e3c:	4b33      	ldr	r3, [pc, #204]	@ (8002f0c <HAL_UART_MspInit+0x710>)
 8002e3e:	2200      	movs	r2, #0
 8002e40:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002e42:	4b32      	ldr	r3, [pc, #200]	@ (8002f0c <HAL_UART_MspInit+0x710>)
 8002e44:	2200      	movs	r2, #0
 8002e46:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002e48:	4b30      	ldr	r3, [pc, #192]	@ (8002f0c <HAL_UART_MspInit+0x710>)
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002e4e:	482f      	ldr	r0, [pc, #188]	@ (8002f0c <HAL_UART_MspInit+0x710>)
 8002e50:	f000 fa12 	bl	8003278 <HAL_DMA_Init>
 8002e54:	4603      	mov	r3, r0
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d001      	beq.n	8002e5e <HAL_UART_MspInit+0x662>
      Error_Handler();
 8002e5a:	f7fe f9bd 	bl	80011d8 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8002e5e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002e62:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a28      	ldr	r2, [pc, #160]	@ (8002f0c <HAL_UART_MspInit+0x710>)
 8002e6a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8002e6e:	4a27      	ldr	r2, [pc, #156]	@ (8002f0c <HAL_UART_MspInit+0x710>)
 8002e70:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002e74:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart2_tx.Instance = DMA1_Stream5;
 8002e7c:	4b25      	ldr	r3, [pc, #148]	@ (8002f14 <HAL_UART_MspInit+0x718>)
 8002e7e:	4a26      	ldr	r2, [pc, #152]	@ (8002f18 <HAL_UART_MspInit+0x71c>)
 8002e80:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8002e82:	4b24      	ldr	r3, [pc, #144]	@ (8002f14 <HAL_UART_MspInit+0x718>)
 8002e84:	222c      	movs	r2, #44	@ 0x2c
 8002e86:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002e88:	4b22      	ldr	r3, [pc, #136]	@ (8002f14 <HAL_UART_MspInit+0x718>)
 8002e8a:	2240      	movs	r2, #64	@ 0x40
 8002e8c:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e8e:	4b21      	ldr	r3, [pc, #132]	@ (8002f14 <HAL_UART_MspInit+0x718>)
 8002e90:	2200      	movs	r2, #0
 8002e92:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002e94:	4b1f      	ldr	r3, [pc, #124]	@ (8002f14 <HAL_UART_MspInit+0x718>)
 8002e96:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002e9a:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002e9c:	4b1d      	ldr	r3, [pc, #116]	@ (8002f14 <HAL_UART_MspInit+0x718>)
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002ea2:	4b1c      	ldr	r3, [pc, #112]	@ (8002f14 <HAL_UART_MspInit+0x718>)
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002ea8:	4b1a      	ldr	r3, [pc, #104]	@ (8002f14 <HAL_UART_MspInit+0x718>)
 8002eaa:	2200      	movs	r2, #0
 8002eac:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002eae:	4b19      	ldr	r3, [pc, #100]	@ (8002f14 <HAL_UART_MspInit+0x718>)
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002eb4:	4b17      	ldr	r3, [pc, #92]	@ (8002f14 <HAL_UART_MspInit+0x718>)
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002eba:	4816      	ldr	r0, [pc, #88]	@ (8002f14 <HAL_UART_MspInit+0x718>)
 8002ebc:	f000 f9dc 	bl	8003278 <HAL_DMA_Init>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d001      	beq.n	8002eca <HAL_UART_MspInit+0x6ce>
      Error_Handler();
 8002ec6:	f7fe f987 	bl	80011d8 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8002eca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002ece:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	4a0f      	ldr	r2, [pc, #60]	@ (8002f14 <HAL_UART_MspInit+0x718>)
 8002ed6:	67da      	str	r2, [r3, #124]	@ 0x7c
 8002ed8:	4a0e      	ldr	r2, [pc, #56]	@ (8002f14 <HAL_UART_MspInit+0x718>)
 8002eda:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002ede:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	2105      	movs	r1, #5
 8002eea:	2026      	movs	r0, #38	@ 0x26
 8002eec:	f000 f99c 	bl	8003228 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002ef0:	2026      	movs	r0, #38	@ 0x26
 8002ef2:	f000 f9b3 	bl	800325c <HAL_NVIC_EnableIRQ>
}
 8002ef6:	bf00      	nop
 8002ef8:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bd80      	pop	{r7, pc}
 8002f00:	40004400 	.word	0x40004400
 8002f04:	58024400 	.word	0x58024400
 8002f08:	58020000 	.word	0x58020000
 8002f0c:	24000f2c 	.word	0x24000f2c
 8002f10:	40020070 	.word	0x40020070
 8002f14:	24000fa4 	.word	0x24000fa4
 8002f18:	40020088 	.word	0x40020088

08002f1c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002f1c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8002f58 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8002f20:	f7fe fe72 	bl	8001c08 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002f24:	f7fe fdd0 	bl	8001ac8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002f28:	480c      	ldr	r0, [pc, #48]	@ (8002f5c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002f2a:	490d      	ldr	r1, [pc, #52]	@ (8002f60 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002f2c:	4a0d      	ldr	r2, [pc, #52]	@ (8002f64 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002f2e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002f30:	e002      	b.n	8002f38 <LoopCopyDataInit>

08002f32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002f32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002f34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002f36:	3304      	adds	r3, #4

08002f38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002f38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002f3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002f3c:	d3f9      	bcc.n	8002f32 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002f3e:	4a0a      	ldr	r2, [pc, #40]	@ (8002f68 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002f40:	4c0a      	ldr	r4, [pc, #40]	@ (8002f6c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002f42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002f44:	e001      	b.n	8002f4a <LoopFillZerobss>

08002f46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002f46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002f48:	3204      	adds	r2, #4

08002f4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002f4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002f4c:	d3fb      	bcc.n	8002f46 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002f4e:	f019 ff27 	bl	801cda0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002f52:	f7fe f885 	bl	8001060 <main>
  bx  lr
 8002f56:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002f58:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8002f5c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002f60:	24000080 	.word	0x24000080
  ldr r2, =_sidata
 8002f64:	0801f8d8 	.word	0x0801f8d8
  ldr r2, =_sbss
 8002f68:	24000080 	.word	0x24000080
  ldr r4, =_ebss
 8002f6c:	2401fd0c 	.word	0x2401fd0c

08002f70 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002f70:	e7fe      	b.n	8002f70 <ADC3_IRQHandler>
	...

08002f74 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b082      	sub	sp, #8
 8002f78:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f7a:	2003      	movs	r0, #3
 8002f7c:	f000 f949 	bl	8003212 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002f80:	f006 fca2 	bl	80098c8 <HAL_RCC_GetSysClockFreq>
 8002f84:	4602      	mov	r2, r0
 8002f86:	4b15      	ldr	r3, [pc, #84]	@ (8002fdc <HAL_Init+0x68>)
 8002f88:	699b      	ldr	r3, [r3, #24]
 8002f8a:	0a1b      	lsrs	r3, r3, #8
 8002f8c:	f003 030f 	and.w	r3, r3, #15
 8002f90:	4913      	ldr	r1, [pc, #76]	@ (8002fe0 <HAL_Init+0x6c>)
 8002f92:	5ccb      	ldrb	r3, [r1, r3]
 8002f94:	f003 031f 	and.w	r3, r3, #31
 8002f98:	fa22 f303 	lsr.w	r3, r2, r3
 8002f9c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002f9e:	4b0f      	ldr	r3, [pc, #60]	@ (8002fdc <HAL_Init+0x68>)
 8002fa0:	699b      	ldr	r3, [r3, #24]
 8002fa2:	f003 030f 	and.w	r3, r3, #15
 8002fa6:	4a0e      	ldr	r2, [pc, #56]	@ (8002fe0 <HAL_Init+0x6c>)
 8002fa8:	5cd3      	ldrb	r3, [r2, r3]
 8002faa:	f003 031f 	and.w	r3, r3, #31
 8002fae:	687a      	ldr	r2, [r7, #4]
 8002fb0:	fa22 f303 	lsr.w	r3, r2, r3
 8002fb4:	4a0b      	ldr	r2, [pc, #44]	@ (8002fe4 <HAL_Init+0x70>)
 8002fb6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002fb8:	4a0b      	ldr	r2, [pc, #44]	@ (8002fe8 <HAL_Init+0x74>)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002fbe:	200f      	movs	r0, #15
 8002fc0:	f7fe faf6 	bl	80015b0 <HAL_InitTick>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d001      	beq.n	8002fce <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002fca:	2301      	movs	r3, #1
 8002fcc:	e002      	b.n	8002fd4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002fce:	f7fe fad1 	bl	8001574 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002fd2:	2300      	movs	r3, #0
}
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	3708      	adds	r7, #8
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	bd80      	pop	{r7, pc}
 8002fdc:	58024400 	.word	0x58024400
 8002fe0:	0801e27c 	.word	0x0801e27c
 8002fe4:	24000008 	.word	0x24000008
 8002fe8:	24000004 	.word	0x24000004

08002fec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002fec:	b480      	push	{r7}
 8002fee:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002ff0:	4b06      	ldr	r3, [pc, #24]	@ (800300c <HAL_IncTick+0x20>)
 8002ff2:	781b      	ldrb	r3, [r3, #0]
 8002ff4:	461a      	mov	r2, r3
 8002ff6:	4b06      	ldr	r3, [pc, #24]	@ (8003010 <HAL_IncTick+0x24>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4413      	add	r3, r2
 8002ffc:	4a04      	ldr	r2, [pc, #16]	@ (8003010 <HAL_IncTick+0x24>)
 8002ffe:	6013      	str	r3, [r2, #0]
}
 8003000:	bf00      	nop
 8003002:	46bd      	mov	sp, r7
 8003004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003008:	4770      	bx	lr
 800300a:	bf00      	nop
 800300c:	24000010 	.word	0x24000010
 8003010:	2400101c 	.word	0x2400101c

08003014 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003014:	b480      	push	{r7}
 8003016:	af00      	add	r7, sp, #0
  return uwTick;
 8003018:	4b03      	ldr	r3, [pc, #12]	@ (8003028 <HAL_GetTick+0x14>)
 800301a:	681b      	ldr	r3, [r3, #0]
}
 800301c:	4618      	mov	r0, r3
 800301e:	46bd      	mov	sp, r7
 8003020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003024:	4770      	bx	lr
 8003026:	bf00      	nop
 8003028:	2400101c 	.word	0x2400101c

0800302c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	b084      	sub	sp, #16
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003034:	f7ff ffee 	bl	8003014 <HAL_GetTick>
 8003038:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003044:	d005      	beq.n	8003052 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003046:	4b0a      	ldr	r3, [pc, #40]	@ (8003070 <HAL_Delay+0x44>)
 8003048:	781b      	ldrb	r3, [r3, #0]
 800304a:	461a      	mov	r2, r3
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	4413      	add	r3, r2
 8003050:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003052:	bf00      	nop
 8003054:	f7ff ffde 	bl	8003014 <HAL_GetTick>
 8003058:	4602      	mov	r2, r0
 800305a:	68bb      	ldr	r3, [r7, #8]
 800305c:	1ad3      	subs	r3, r2, r3
 800305e:	68fa      	ldr	r2, [r7, #12]
 8003060:	429a      	cmp	r2, r3
 8003062:	d8f7      	bhi.n	8003054 <HAL_Delay+0x28>
  {
  }
}
 8003064:	bf00      	nop
 8003066:	bf00      	nop
 8003068:	3710      	adds	r7, #16
 800306a:	46bd      	mov	sp, r7
 800306c:	bd80      	pop	{r7, pc}
 800306e:	bf00      	nop
 8003070:	24000010 	.word	0x24000010

08003074 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8003074:	b480      	push	{r7}
 8003076:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8003078:	4b03      	ldr	r3, [pc, #12]	@ (8003088 <HAL_GetREVID+0x14>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	0c1b      	lsrs	r3, r3, #16
}
 800307e:	4618      	mov	r0, r3
 8003080:	46bd      	mov	sp, r7
 8003082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003086:	4770      	bx	lr
 8003088:	5c001000 	.word	0x5c001000

0800308c <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 800308c:	b480      	push	{r7}
 800308e:	b083      	sub	sp, #12
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
 8003094:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8003096:	4b07      	ldr	r3, [pc, #28]	@ (80030b4 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8003098:	685a      	ldr	r2, [r3, #4]
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	43db      	mvns	r3, r3
 800309e:	401a      	ands	r2, r3
 80030a0:	4904      	ldr	r1, [pc, #16]	@ (80030b4 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	4313      	orrs	r3, r2
 80030a6:	604b      	str	r3, [r1, #4]
}
 80030a8:	bf00      	nop
 80030aa:	370c      	adds	r7, #12
 80030ac:	46bd      	mov	sp, r7
 80030ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b2:	4770      	bx	lr
 80030b4:	58000400 	.word	0x58000400

080030b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b085      	sub	sp, #20
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	f003 0307 	and.w	r3, r3, #7
 80030c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80030c8:	4b0b      	ldr	r3, [pc, #44]	@ (80030f8 <__NVIC_SetPriorityGrouping+0x40>)
 80030ca:	68db      	ldr	r3, [r3, #12]
 80030cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80030ce:	68ba      	ldr	r2, [r7, #8]
 80030d0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80030d4:	4013      	ands	r3, r2
 80030d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80030dc:	68bb      	ldr	r3, [r7, #8]
 80030de:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80030e0:	4b06      	ldr	r3, [pc, #24]	@ (80030fc <__NVIC_SetPriorityGrouping+0x44>)
 80030e2:	4313      	orrs	r3, r2
 80030e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80030e6:	4a04      	ldr	r2, [pc, #16]	@ (80030f8 <__NVIC_SetPriorityGrouping+0x40>)
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	60d3      	str	r3, [r2, #12]
}
 80030ec:	bf00      	nop
 80030ee:	3714      	adds	r7, #20
 80030f0:	46bd      	mov	sp, r7
 80030f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f6:	4770      	bx	lr
 80030f8:	e000ed00 	.word	0xe000ed00
 80030fc:	05fa0000 	.word	0x05fa0000

08003100 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003100:	b480      	push	{r7}
 8003102:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003104:	4b04      	ldr	r3, [pc, #16]	@ (8003118 <__NVIC_GetPriorityGrouping+0x18>)
 8003106:	68db      	ldr	r3, [r3, #12]
 8003108:	0a1b      	lsrs	r3, r3, #8
 800310a:	f003 0307 	and.w	r3, r3, #7
}
 800310e:	4618      	mov	r0, r3
 8003110:	46bd      	mov	sp, r7
 8003112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003116:	4770      	bx	lr
 8003118:	e000ed00 	.word	0xe000ed00

0800311c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800311c:	b480      	push	{r7}
 800311e:	b083      	sub	sp, #12
 8003120:	af00      	add	r7, sp, #0
 8003122:	4603      	mov	r3, r0
 8003124:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003126:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800312a:	2b00      	cmp	r3, #0
 800312c:	db0b      	blt.n	8003146 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800312e:	88fb      	ldrh	r3, [r7, #6]
 8003130:	f003 021f 	and.w	r2, r3, #31
 8003134:	4907      	ldr	r1, [pc, #28]	@ (8003154 <__NVIC_EnableIRQ+0x38>)
 8003136:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800313a:	095b      	lsrs	r3, r3, #5
 800313c:	2001      	movs	r0, #1
 800313e:	fa00 f202 	lsl.w	r2, r0, r2
 8003142:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003146:	bf00      	nop
 8003148:	370c      	adds	r7, #12
 800314a:	46bd      	mov	sp, r7
 800314c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003150:	4770      	bx	lr
 8003152:	bf00      	nop
 8003154:	e000e100 	.word	0xe000e100

08003158 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003158:	b480      	push	{r7}
 800315a:	b083      	sub	sp, #12
 800315c:	af00      	add	r7, sp, #0
 800315e:	4603      	mov	r3, r0
 8003160:	6039      	str	r1, [r7, #0]
 8003162:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003164:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003168:	2b00      	cmp	r3, #0
 800316a:	db0a      	blt.n	8003182 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	b2da      	uxtb	r2, r3
 8003170:	490c      	ldr	r1, [pc, #48]	@ (80031a4 <__NVIC_SetPriority+0x4c>)
 8003172:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003176:	0112      	lsls	r2, r2, #4
 8003178:	b2d2      	uxtb	r2, r2
 800317a:	440b      	add	r3, r1
 800317c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003180:	e00a      	b.n	8003198 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	b2da      	uxtb	r2, r3
 8003186:	4908      	ldr	r1, [pc, #32]	@ (80031a8 <__NVIC_SetPriority+0x50>)
 8003188:	88fb      	ldrh	r3, [r7, #6]
 800318a:	f003 030f 	and.w	r3, r3, #15
 800318e:	3b04      	subs	r3, #4
 8003190:	0112      	lsls	r2, r2, #4
 8003192:	b2d2      	uxtb	r2, r2
 8003194:	440b      	add	r3, r1
 8003196:	761a      	strb	r2, [r3, #24]
}
 8003198:	bf00      	nop
 800319a:	370c      	adds	r7, #12
 800319c:	46bd      	mov	sp, r7
 800319e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a2:	4770      	bx	lr
 80031a4:	e000e100 	.word	0xe000e100
 80031a8:	e000ed00 	.word	0xe000ed00

080031ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80031ac:	b480      	push	{r7}
 80031ae:	b089      	sub	sp, #36	@ 0x24
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	60f8      	str	r0, [r7, #12]
 80031b4:	60b9      	str	r1, [r7, #8]
 80031b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	f003 0307 	and.w	r3, r3, #7
 80031be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80031c0:	69fb      	ldr	r3, [r7, #28]
 80031c2:	f1c3 0307 	rsb	r3, r3, #7
 80031c6:	2b04      	cmp	r3, #4
 80031c8:	bf28      	it	cs
 80031ca:	2304      	movcs	r3, #4
 80031cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80031ce:	69fb      	ldr	r3, [r7, #28]
 80031d0:	3304      	adds	r3, #4
 80031d2:	2b06      	cmp	r3, #6
 80031d4:	d902      	bls.n	80031dc <NVIC_EncodePriority+0x30>
 80031d6:	69fb      	ldr	r3, [r7, #28]
 80031d8:	3b03      	subs	r3, #3
 80031da:	e000      	b.n	80031de <NVIC_EncodePriority+0x32>
 80031dc:	2300      	movs	r3, #0
 80031de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031e0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80031e4:	69bb      	ldr	r3, [r7, #24]
 80031e6:	fa02 f303 	lsl.w	r3, r2, r3
 80031ea:	43da      	mvns	r2, r3
 80031ec:	68bb      	ldr	r3, [r7, #8]
 80031ee:	401a      	ands	r2, r3
 80031f0:	697b      	ldr	r3, [r7, #20]
 80031f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80031f4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80031f8:	697b      	ldr	r3, [r7, #20]
 80031fa:	fa01 f303 	lsl.w	r3, r1, r3
 80031fe:	43d9      	mvns	r1, r3
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003204:	4313      	orrs	r3, r2
         );
}
 8003206:	4618      	mov	r0, r3
 8003208:	3724      	adds	r7, #36	@ 0x24
 800320a:	46bd      	mov	sp, r7
 800320c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003210:	4770      	bx	lr

08003212 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003212:	b580      	push	{r7, lr}
 8003214:	b082      	sub	sp, #8
 8003216:	af00      	add	r7, sp, #0
 8003218:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800321a:	6878      	ldr	r0, [r7, #4]
 800321c:	f7ff ff4c 	bl	80030b8 <__NVIC_SetPriorityGrouping>
}
 8003220:	bf00      	nop
 8003222:	3708      	adds	r7, #8
 8003224:	46bd      	mov	sp, r7
 8003226:	bd80      	pop	{r7, pc}

08003228 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b086      	sub	sp, #24
 800322c:	af00      	add	r7, sp, #0
 800322e:	4603      	mov	r3, r0
 8003230:	60b9      	str	r1, [r7, #8]
 8003232:	607a      	str	r2, [r7, #4]
 8003234:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003236:	f7ff ff63 	bl	8003100 <__NVIC_GetPriorityGrouping>
 800323a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800323c:	687a      	ldr	r2, [r7, #4]
 800323e:	68b9      	ldr	r1, [r7, #8]
 8003240:	6978      	ldr	r0, [r7, #20]
 8003242:	f7ff ffb3 	bl	80031ac <NVIC_EncodePriority>
 8003246:	4602      	mov	r2, r0
 8003248:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800324c:	4611      	mov	r1, r2
 800324e:	4618      	mov	r0, r3
 8003250:	f7ff ff82 	bl	8003158 <__NVIC_SetPriority>
}
 8003254:	bf00      	nop
 8003256:	3718      	adds	r7, #24
 8003258:	46bd      	mov	sp, r7
 800325a:	bd80      	pop	{r7, pc}

0800325c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b082      	sub	sp, #8
 8003260:	af00      	add	r7, sp, #0
 8003262:	4603      	mov	r3, r0
 8003264:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003266:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800326a:	4618      	mov	r0, r3
 800326c:	f7ff ff56 	bl	800311c <__NVIC_EnableIRQ>
}
 8003270:	bf00      	nop
 8003272:	3708      	adds	r7, #8
 8003274:	46bd      	mov	sp, r7
 8003276:	bd80      	pop	{r7, pc}

08003278 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b086      	sub	sp, #24
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8003280:	f7ff fec8 	bl	8003014 <HAL_GetTick>
 8003284:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2b00      	cmp	r3, #0
 800328a:	d101      	bne.n	8003290 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 800328c:	2301      	movs	r3, #1
 800328e:	e316      	b.n	80038be <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4a66      	ldr	r2, [pc, #408]	@ (8003430 <HAL_DMA_Init+0x1b8>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d04a      	beq.n	8003330 <HAL_DMA_Init+0xb8>
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4a65      	ldr	r2, [pc, #404]	@ (8003434 <HAL_DMA_Init+0x1bc>)
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d045      	beq.n	8003330 <HAL_DMA_Init+0xb8>
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	4a63      	ldr	r2, [pc, #396]	@ (8003438 <HAL_DMA_Init+0x1c0>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d040      	beq.n	8003330 <HAL_DMA_Init+0xb8>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	4a62      	ldr	r2, [pc, #392]	@ (800343c <HAL_DMA_Init+0x1c4>)
 80032b4:	4293      	cmp	r3, r2
 80032b6:	d03b      	beq.n	8003330 <HAL_DMA_Init+0xb8>
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	4a60      	ldr	r2, [pc, #384]	@ (8003440 <HAL_DMA_Init+0x1c8>)
 80032be:	4293      	cmp	r3, r2
 80032c0:	d036      	beq.n	8003330 <HAL_DMA_Init+0xb8>
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	4a5f      	ldr	r2, [pc, #380]	@ (8003444 <HAL_DMA_Init+0x1cc>)
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d031      	beq.n	8003330 <HAL_DMA_Init+0xb8>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4a5d      	ldr	r2, [pc, #372]	@ (8003448 <HAL_DMA_Init+0x1d0>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d02c      	beq.n	8003330 <HAL_DMA_Init+0xb8>
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4a5c      	ldr	r2, [pc, #368]	@ (800344c <HAL_DMA_Init+0x1d4>)
 80032dc:	4293      	cmp	r3, r2
 80032de:	d027      	beq.n	8003330 <HAL_DMA_Init+0xb8>
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4a5a      	ldr	r2, [pc, #360]	@ (8003450 <HAL_DMA_Init+0x1d8>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d022      	beq.n	8003330 <HAL_DMA_Init+0xb8>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	4a59      	ldr	r2, [pc, #356]	@ (8003454 <HAL_DMA_Init+0x1dc>)
 80032f0:	4293      	cmp	r3, r2
 80032f2:	d01d      	beq.n	8003330 <HAL_DMA_Init+0xb8>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4a57      	ldr	r2, [pc, #348]	@ (8003458 <HAL_DMA_Init+0x1e0>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d018      	beq.n	8003330 <HAL_DMA_Init+0xb8>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	4a56      	ldr	r2, [pc, #344]	@ (800345c <HAL_DMA_Init+0x1e4>)
 8003304:	4293      	cmp	r3, r2
 8003306:	d013      	beq.n	8003330 <HAL_DMA_Init+0xb8>
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4a54      	ldr	r2, [pc, #336]	@ (8003460 <HAL_DMA_Init+0x1e8>)
 800330e:	4293      	cmp	r3, r2
 8003310:	d00e      	beq.n	8003330 <HAL_DMA_Init+0xb8>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	4a53      	ldr	r2, [pc, #332]	@ (8003464 <HAL_DMA_Init+0x1ec>)
 8003318:	4293      	cmp	r3, r2
 800331a:	d009      	beq.n	8003330 <HAL_DMA_Init+0xb8>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	4a51      	ldr	r2, [pc, #324]	@ (8003468 <HAL_DMA_Init+0x1f0>)
 8003322:	4293      	cmp	r3, r2
 8003324:	d004      	beq.n	8003330 <HAL_DMA_Init+0xb8>
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	4a50      	ldr	r2, [pc, #320]	@ (800346c <HAL_DMA_Init+0x1f4>)
 800332c:	4293      	cmp	r3, r2
 800332e:	d101      	bne.n	8003334 <HAL_DMA_Init+0xbc>
 8003330:	2301      	movs	r3, #1
 8003332:	e000      	b.n	8003336 <HAL_DMA_Init+0xbe>
 8003334:	2300      	movs	r3, #0
 8003336:	2b00      	cmp	r3, #0
 8003338:	f000 813b 	beq.w	80035b2 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2202      	movs	r2, #2
 8003340:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2200      	movs	r2, #0
 8003348:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4a37      	ldr	r2, [pc, #220]	@ (8003430 <HAL_DMA_Init+0x1b8>)
 8003352:	4293      	cmp	r3, r2
 8003354:	d04a      	beq.n	80033ec <HAL_DMA_Init+0x174>
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4a36      	ldr	r2, [pc, #216]	@ (8003434 <HAL_DMA_Init+0x1bc>)
 800335c:	4293      	cmp	r3, r2
 800335e:	d045      	beq.n	80033ec <HAL_DMA_Init+0x174>
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4a34      	ldr	r2, [pc, #208]	@ (8003438 <HAL_DMA_Init+0x1c0>)
 8003366:	4293      	cmp	r3, r2
 8003368:	d040      	beq.n	80033ec <HAL_DMA_Init+0x174>
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	4a33      	ldr	r2, [pc, #204]	@ (800343c <HAL_DMA_Init+0x1c4>)
 8003370:	4293      	cmp	r3, r2
 8003372:	d03b      	beq.n	80033ec <HAL_DMA_Init+0x174>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4a31      	ldr	r2, [pc, #196]	@ (8003440 <HAL_DMA_Init+0x1c8>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d036      	beq.n	80033ec <HAL_DMA_Init+0x174>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	4a30      	ldr	r2, [pc, #192]	@ (8003444 <HAL_DMA_Init+0x1cc>)
 8003384:	4293      	cmp	r3, r2
 8003386:	d031      	beq.n	80033ec <HAL_DMA_Init+0x174>
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	4a2e      	ldr	r2, [pc, #184]	@ (8003448 <HAL_DMA_Init+0x1d0>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d02c      	beq.n	80033ec <HAL_DMA_Init+0x174>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	4a2d      	ldr	r2, [pc, #180]	@ (800344c <HAL_DMA_Init+0x1d4>)
 8003398:	4293      	cmp	r3, r2
 800339a:	d027      	beq.n	80033ec <HAL_DMA_Init+0x174>
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4a2b      	ldr	r2, [pc, #172]	@ (8003450 <HAL_DMA_Init+0x1d8>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d022      	beq.n	80033ec <HAL_DMA_Init+0x174>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4a2a      	ldr	r2, [pc, #168]	@ (8003454 <HAL_DMA_Init+0x1dc>)
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d01d      	beq.n	80033ec <HAL_DMA_Init+0x174>
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4a28      	ldr	r2, [pc, #160]	@ (8003458 <HAL_DMA_Init+0x1e0>)
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d018      	beq.n	80033ec <HAL_DMA_Init+0x174>
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4a27      	ldr	r2, [pc, #156]	@ (800345c <HAL_DMA_Init+0x1e4>)
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d013      	beq.n	80033ec <HAL_DMA_Init+0x174>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4a25      	ldr	r2, [pc, #148]	@ (8003460 <HAL_DMA_Init+0x1e8>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d00e      	beq.n	80033ec <HAL_DMA_Init+0x174>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4a24      	ldr	r2, [pc, #144]	@ (8003464 <HAL_DMA_Init+0x1ec>)
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d009      	beq.n	80033ec <HAL_DMA_Init+0x174>
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a22      	ldr	r2, [pc, #136]	@ (8003468 <HAL_DMA_Init+0x1f0>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d004      	beq.n	80033ec <HAL_DMA_Init+0x174>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4a21      	ldr	r2, [pc, #132]	@ (800346c <HAL_DMA_Init+0x1f4>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d108      	bne.n	80033fe <HAL_DMA_Init+0x186>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	681a      	ldr	r2, [r3, #0]
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f022 0201 	bic.w	r2, r2, #1
 80033fa:	601a      	str	r2, [r3, #0]
 80033fc:	e007      	b.n	800340e <HAL_DMA_Init+0x196>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	681a      	ldr	r2, [r3, #0]
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f022 0201 	bic.w	r2, r2, #1
 800340c:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800340e:	e02f      	b.n	8003470 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003410:	f7ff fe00 	bl	8003014 <HAL_GetTick>
 8003414:	4602      	mov	r2, r0
 8003416:	693b      	ldr	r3, [r7, #16]
 8003418:	1ad3      	subs	r3, r2, r3
 800341a:	2b05      	cmp	r3, #5
 800341c:	d928      	bls.n	8003470 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2220      	movs	r2, #32
 8003422:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2203      	movs	r2, #3
 8003428:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 800342c:	2301      	movs	r3, #1
 800342e:	e246      	b.n	80038be <HAL_DMA_Init+0x646>
 8003430:	40020010 	.word	0x40020010
 8003434:	40020028 	.word	0x40020028
 8003438:	40020040 	.word	0x40020040
 800343c:	40020058 	.word	0x40020058
 8003440:	40020070 	.word	0x40020070
 8003444:	40020088 	.word	0x40020088
 8003448:	400200a0 	.word	0x400200a0
 800344c:	400200b8 	.word	0x400200b8
 8003450:	40020410 	.word	0x40020410
 8003454:	40020428 	.word	0x40020428
 8003458:	40020440 	.word	0x40020440
 800345c:	40020458 	.word	0x40020458
 8003460:	40020470 	.word	0x40020470
 8003464:	40020488 	.word	0x40020488
 8003468:	400204a0 	.word	0x400204a0
 800346c:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f003 0301 	and.w	r3, r3, #1
 800347a:	2b00      	cmp	r3, #0
 800347c:	d1c8      	bne.n	8003410 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003486:	697a      	ldr	r2, [r7, #20]
 8003488:	4b83      	ldr	r3, [pc, #524]	@ (8003698 <HAL_DMA_Init+0x420>)
 800348a:	4013      	ands	r3, r2
 800348c:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8003496:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	691b      	ldr	r3, [r3, #16]
 800349c:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034a2:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	699b      	ldr	r3, [r3, #24]
 80034a8:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034ae:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6a1b      	ldr	r3, [r3, #32]
 80034b4:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80034b6:	697a      	ldr	r2, [r7, #20]
 80034b8:	4313      	orrs	r3, r2
 80034ba:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034c0:	2b04      	cmp	r3, #4
 80034c2:	d107      	bne.n	80034d4 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034cc:	4313      	orrs	r3, r2
 80034ce:	697a      	ldr	r2, [r7, #20]
 80034d0:	4313      	orrs	r3, r2
 80034d2:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80034d4:	4b71      	ldr	r3, [pc, #452]	@ (800369c <HAL_DMA_Init+0x424>)
 80034d6:	681a      	ldr	r2, [r3, #0]
 80034d8:	4b71      	ldr	r3, [pc, #452]	@ (80036a0 <HAL_DMA_Init+0x428>)
 80034da:	4013      	ands	r3, r2
 80034dc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80034e0:	d328      	bcc.n	8003534 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	2b28      	cmp	r3, #40	@ 0x28
 80034e8:	d903      	bls.n	80034f2 <HAL_DMA_Init+0x27a>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	2b2e      	cmp	r3, #46	@ 0x2e
 80034f0:	d917      	bls.n	8003522 <HAL_DMA_Init+0x2aa>
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	2b3e      	cmp	r3, #62	@ 0x3e
 80034f8:	d903      	bls.n	8003502 <HAL_DMA_Init+0x28a>
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	2b42      	cmp	r3, #66	@ 0x42
 8003500:	d90f      	bls.n	8003522 <HAL_DMA_Init+0x2aa>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	2b46      	cmp	r3, #70	@ 0x46
 8003508:	d903      	bls.n	8003512 <HAL_DMA_Init+0x29a>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	2b48      	cmp	r3, #72	@ 0x48
 8003510:	d907      	bls.n	8003522 <HAL_DMA_Init+0x2aa>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	2b4e      	cmp	r3, #78	@ 0x4e
 8003518:	d905      	bls.n	8003526 <HAL_DMA_Init+0x2ae>
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	2b52      	cmp	r3, #82	@ 0x52
 8003520:	d801      	bhi.n	8003526 <HAL_DMA_Init+0x2ae>
 8003522:	2301      	movs	r3, #1
 8003524:	e000      	b.n	8003528 <HAL_DMA_Init+0x2b0>
 8003526:	2300      	movs	r3, #0
 8003528:	2b00      	cmp	r3, #0
 800352a:	d003      	beq.n	8003534 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 800352c:	697b      	ldr	r3, [r7, #20]
 800352e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003532:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	697a      	ldr	r2, [r7, #20]
 800353a:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	695b      	ldr	r3, [r3, #20]
 8003542:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003544:	697b      	ldr	r3, [r7, #20]
 8003546:	f023 0307 	bic.w	r3, r3, #7
 800354a:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003550:	697a      	ldr	r2, [r7, #20]
 8003552:	4313      	orrs	r3, r2
 8003554:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800355a:	2b04      	cmp	r3, #4
 800355c:	d117      	bne.n	800358e <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003562:	697a      	ldr	r2, [r7, #20]
 8003564:	4313      	orrs	r3, r2
 8003566:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800356c:	2b00      	cmp	r3, #0
 800356e:	d00e      	beq.n	800358e <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003570:	6878      	ldr	r0, [r7, #4]
 8003572:	f002 fb41 	bl	8005bf8 <DMA_CheckFifoParam>
 8003576:	4603      	mov	r3, r0
 8003578:	2b00      	cmp	r3, #0
 800357a:	d008      	beq.n	800358e <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2240      	movs	r2, #64	@ 0x40
 8003580:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2201      	movs	r2, #1
 8003586:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 800358a:	2301      	movs	r3, #1
 800358c:	e197      	b.n	80038be <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	697a      	ldr	r2, [r7, #20]
 8003594:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003596:	6878      	ldr	r0, [r7, #4]
 8003598:	f002 fa7c 	bl	8005a94 <DMA_CalcBaseAndBitshift>
 800359c:	4603      	mov	r3, r0
 800359e:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035a4:	f003 031f 	and.w	r3, r3, #31
 80035a8:	223f      	movs	r2, #63	@ 0x3f
 80035aa:	409a      	lsls	r2, r3
 80035ac:	68bb      	ldr	r3, [r7, #8]
 80035ae:	609a      	str	r2, [r3, #8]
 80035b0:	e0cd      	b.n	800374e <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4a3b      	ldr	r2, [pc, #236]	@ (80036a4 <HAL_DMA_Init+0x42c>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d022      	beq.n	8003602 <HAL_DMA_Init+0x38a>
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4a39      	ldr	r2, [pc, #228]	@ (80036a8 <HAL_DMA_Init+0x430>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d01d      	beq.n	8003602 <HAL_DMA_Init+0x38a>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4a38      	ldr	r2, [pc, #224]	@ (80036ac <HAL_DMA_Init+0x434>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d018      	beq.n	8003602 <HAL_DMA_Init+0x38a>
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a36      	ldr	r2, [pc, #216]	@ (80036b0 <HAL_DMA_Init+0x438>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d013      	beq.n	8003602 <HAL_DMA_Init+0x38a>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4a35      	ldr	r2, [pc, #212]	@ (80036b4 <HAL_DMA_Init+0x43c>)
 80035e0:	4293      	cmp	r3, r2
 80035e2:	d00e      	beq.n	8003602 <HAL_DMA_Init+0x38a>
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4a33      	ldr	r2, [pc, #204]	@ (80036b8 <HAL_DMA_Init+0x440>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d009      	beq.n	8003602 <HAL_DMA_Init+0x38a>
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4a32      	ldr	r2, [pc, #200]	@ (80036bc <HAL_DMA_Init+0x444>)
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d004      	beq.n	8003602 <HAL_DMA_Init+0x38a>
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4a30      	ldr	r2, [pc, #192]	@ (80036c0 <HAL_DMA_Init+0x448>)
 80035fe:	4293      	cmp	r3, r2
 8003600:	d101      	bne.n	8003606 <HAL_DMA_Init+0x38e>
 8003602:	2301      	movs	r3, #1
 8003604:	e000      	b.n	8003608 <HAL_DMA_Init+0x390>
 8003606:	2300      	movs	r3, #0
 8003608:	2b00      	cmp	r3, #0
 800360a:	f000 8097 	beq.w	800373c <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4a24      	ldr	r2, [pc, #144]	@ (80036a4 <HAL_DMA_Init+0x42c>)
 8003614:	4293      	cmp	r3, r2
 8003616:	d021      	beq.n	800365c <HAL_DMA_Init+0x3e4>
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a22      	ldr	r2, [pc, #136]	@ (80036a8 <HAL_DMA_Init+0x430>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d01c      	beq.n	800365c <HAL_DMA_Init+0x3e4>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4a21      	ldr	r2, [pc, #132]	@ (80036ac <HAL_DMA_Init+0x434>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d017      	beq.n	800365c <HAL_DMA_Init+0x3e4>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a1f      	ldr	r2, [pc, #124]	@ (80036b0 <HAL_DMA_Init+0x438>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d012      	beq.n	800365c <HAL_DMA_Init+0x3e4>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4a1e      	ldr	r2, [pc, #120]	@ (80036b4 <HAL_DMA_Init+0x43c>)
 800363c:	4293      	cmp	r3, r2
 800363e:	d00d      	beq.n	800365c <HAL_DMA_Init+0x3e4>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4a1c      	ldr	r2, [pc, #112]	@ (80036b8 <HAL_DMA_Init+0x440>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d008      	beq.n	800365c <HAL_DMA_Init+0x3e4>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	4a1b      	ldr	r2, [pc, #108]	@ (80036bc <HAL_DMA_Init+0x444>)
 8003650:	4293      	cmp	r3, r2
 8003652:	d003      	beq.n	800365c <HAL_DMA_Init+0x3e4>
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4a19      	ldr	r2, [pc, #100]	@ (80036c0 <HAL_DMA_Init+0x448>)
 800365a:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2202      	movs	r2, #2
 8003660:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2200      	movs	r2, #0
 8003668:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8003674:	697a      	ldr	r2, [r7, #20]
 8003676:	4b13      	ldr	r3, [pc, #76]	@ (80036c4 <HAL_DMA_Init+0x44c>)
 8003678:	4013      	ands	r3, r2
 800367a:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	689b      	ldr	r3, [r3, #8]
 8003680:	2b40      	cmp	r3, #64	@ 0x40
 8003682:	d021      	beq.n	80036c8 <HAL_DMA_Init+0x450>
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	689b      	ldr	r3, [r3, #8]
 8003688:	2b80      	cmp	r3, #128	@ 0x80
 800368a:	d102      	bne.n	8003692 <HAL_DMA_Init+0x41a>
 800368c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003690:	e01b      	b.n	80036ca <HAL_DMA_Init+0x452>
 8003692:	2300      	movs	r3, #0
 8003694:	e019      	b.n	80036ca <HAL_DMA_Init+0x452>
 8003696:	bf00      	nop
 8003698:	fe10803f 	.word	0xfe10803f
 800369c:	5c001000 	.word	0x5c001000
 80036a0:	ffff0000 	.word	0xffff0000
 80036a4:	58025408 	.word	0x58025408
 80036a8:	5802541c 	.word	0x5802541c
 80036ac:	58025430 	.word	0x58025430
 80036b0:	58025444 	.word	0x58025444
 80036b4:	58025458 	.word	0x58025458
 80036b8:	5802546c 	.word	0x5802546c
 80036bc:	58025480 	.word	0x58025480
 80036c0:	58025494 	.word	0x58025494
 80036c4:	fffe000f 	.word	0xfffe000f
 80036c8:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80036ca:	687a      	ldr	r2, [r7, #4]
 80036cc:	68d2      	ldr	r2, [r2, #12]
 80036ce:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80036d0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	691b      	ldr	r3, [r3, #16]
 80036d6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80036d8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	695b      	ldr	r3, [r3, #20]
 80036de:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80036e0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	699b      	ldr	r3, [r3, #24]
 80036e6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80036e8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	69db      	ldr	r3, [r3, #28]
 80036ee:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80036f0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6a1b      	ldr	r3, [r3, #32]
 80036f6:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80036f8:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80036fa:	697a      	ldr	r2, [r7, #20]
 80036fc:	4313      	orrs	r3, r2
 80036fe:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	697a      	ldr	r2, [r7, #20]
 8003706:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	461a      	mov	r2, r3
 800370e:	4b6e      	ldr	r3, [pc, #440]	@ (80038c8 <HAL_DMA_Init+0x650>)
 8003710:	4413      	add	r3, r2
 8003712:	4a6e      	ldr	r2, [pc, #440]	@ (80038cc <HAL_DMA_Init+0x654>)
 8003714:	fba2 2303 	umull	r2, r3, r2, r3
 8003718:	091b      	lsrs	r3, r3, #4
 800371a:	009a      	lsls	r2, r3, #2
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003720:	6878      	ldr	r0, [r7, #4]
 8003722:	f002 f9b7 	bl	8005a94 <DMA_CalcBaseAndBitshift>
 8003726:	4603      	mov	r3, r0
 8003728:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800372e:	f003 031f 	and.w	r3, r3, #31
 8003732:	2201      	movs	r2, #1
 8003734:	409a      	lsls	r2, r3
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	605a      	str	r2, [r3, #4]
 800373a:	e008      	b.n	800374e <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2240      	movs	r2, #64	@ 0x40
 8003740:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2203      	movs	r2, #3
 8003746:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 800374a:	2301      	movs	r3, #1
 800374c:	e0b7      	b.n	80038be <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	4a5f      	ldr	r2, [pc, #380]	@ (80038d0 <HAL_DMA_Init+0x658>)
 8003754:	4293      	cmp	r3, r2
 8003756:	d072      	beq.n	800383e <HAL_DMA_Init+0x5c6>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a5d      	ldr	r2, [pc, #372]	@ (80038d4 <HAL_DMA_Init+0x65c>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d06d      	beq.n	800383e <HAL_DMA_Init+0x5c6>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	4a5c      	ldr	r2, [pc, #368]	@ (80038d8 <HAL_DMA_Init+0x660>)
 8003768:	4293      	cmp	r3, r2
 800376a:	d068      	beq.n	800383e <HAL_DMA_Init+0x5c6>
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a5a      	ldr	r2, [pc, #360]	@ (80038dc <HAL_DMA_Init+0x664>)
 8003772:	4293      	cmp	r3, r2
 8003774:	d063      	beq.n	800383e <HAL_DMA_Init+0x5c6>
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4a59      	ldr	r2, [pc, #356]	@ (80038e0 <HAL_DMA_Init+0x668>)
 800377c:	4293      	cmp	r3, r2
 800377e:	d05e      	beq.n	800383e <HAL_DMA_Init+0x5c6>
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4a57      	ldr	r2, [pc, #348]	@ (80038e4 <HAL_DMA_Init+0x66c>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d059      	beq.n	800383e <HAL_DMA_Init+0x5c6>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	4a56      	ldr	r2, [pc, #344]	@ (80038e8 <HAL_DMA_Init+0x670>)
 8003790:	4293      	cmp	r3, r2
 8003792:	d054      	beq.n	800383e <HAL_DMA_Init+0x5c6>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4a54      	ldr	r2, [pc, #336]	@ (80038ec <HAL_DMA_Init+0x674>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d04f      	beq.n	800383e <HAL_DMA_Init+0x5c6>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4a53      	ldr	r2, [pc, #332]	@ (80038f0 <HAL_DMA_Init+0x678>)
 80037a4:	4293      	cmp	r3, r2
 80037a6:	d04a      	beq.n	800383e <HAL_DMA_Init+0x5c6>
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4a51      	ldr	r2, [pc, #324]	@ (80038f4 <HAL_DMA_Init+0x67c>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d045      	beq.n	800383e <HAL_DMA_Init+0x5c6>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4a50      	ldr	r2, [pc, #320]	@ (80038f8 <HAL_DMA_Init+0x680>)
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d040      	beq.n	800383e <HAL_DMA_Init+0x5c6>
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4a4e      	ldr	r2, [pc, #312]	@ (80038fc <HAL_DMA_Init+0x684>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d03b      	beq.n	800383e <HAL_DMA_Init+0x5c6>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4a4d      	ldr	r2, [pc, #308]	@ (8003900 <HAL_DMA_Init+0x688>)
 80037cc:	4293      	cmp	r3, r2
 80037ce:	d036      	beq.n	800383e <HAL_DMA_Init+0x5c6>
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4a4b      	ldr	r2, [pc, #300]	@ (8003904 <HAL_DMA_Init+0x68c>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d031      	beq.n	800383e <HAL_DMA_Init+0x5c6>
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4a4a      	ldr	r2, [pc, #296]	@ (8003908 <HAL_DMA_Init+0x690>)
 80037e0:	4293      	cmp	r3, r2
 80037e2:	d02c      	beq.n	800383e <HAL_DMA_Init+0x5c6>
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	4a48      	ldr	r2, [pc, #288]	@ (800390c <HAL_DMA_Init+0x694>)
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d027      	beq.n	800383e <HAL_DMA_Init+0x5c6>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4a47      	ldr	r2, [pc, #284]	@ (8003910 <HAL_DMA_Init+0x698>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d022      	beq.n	800383e <HAL_DMA_Init+0x5c6>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a45      	ldr	r2, [pc, #276]	@ (8003914 <HAL_DMA_Init+0x69c>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d01d      	beq.n	800383e <HAL_DMA_Init+0x5c6>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4a44      	ldr	r2, [pc, #272]	@ (8003918 <HAL_DMA_Init+0x6a0>)
 8003808:	4293      	cmp	r3, r2
 800380a:	d018      	beq.n	800383e <HAL_DMA_Init+0x5c6>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a42      	ldr	r2, [pc, #264]	@ (800391c <HAL_DMA_Init+0x6a4>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d013      	beq.n	800383e <HAL_DMA_Init+0x5c6>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4a41      	ldr	r2, [pc, #260]	@ (8003920 <HAL_DMA_Init+0x6a8>)
 800381c:	4293      	cmp	r3, r2
 800381e:	d00e      	beq.n	800383e <HAL_DMA_Init+0x5c6>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a3f      	ldr	r2, [pc, #252]	@ (8003924 <HAL_DMA_Init+0x6ac>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d009      	beq.n	800383e <HAL_DMA_Init+0x5c6>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4a3e      	ldr	r2, [pc, #248]	@ (8003928 <HAL_DMA_Init+0x6b0>)
 8003830:	4293      	cmp	r3, r2
 8003832:	d004      	beq.n	800383e <HAL_DMA_Init+0x5c6>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a3c      	ldr	r2, [pc, #240]	@ (800392c <HAL_DMA_Init+0x6b4>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d101      	bne.n	8003842 <HAL_DMA_Init+0x5ca>
 800383e:	2301      	movs	r3, #1
 8003840:	e000      	b.n	8003844 <HAL_DMA_Init+0x5cc>
 8003842:	2300      	movs	r3, #0
 8003844:	2b00      	cmp	r3, #0
 8003846:	d032      	beq.n	80038ae <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003848:	6878      	ldr	r0, [r7, #4]
 800384a:	f002 fa51 	bl	8005cf0 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	689b      	ldr	r3, [r3, #8]
 8003852:	2b80      	cmp	r3, #128	@ 0x80
 8003854:	d102      	bne.n	800385c <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2200      	movs	r2, #0
 800385a:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	685a      	ldr	r2, [r3, #4]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003864:	b2d2      	uxtb	r2, r2
 8003866:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800386c:	687a      	ldr	r2, [r7, #4]
 800386e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003870:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	685b      	ldr	r3, [r3, #4]
 8003876:	2b00      	cmp	r3, #0
 8003878:	d010      	beq.n	800389c <HAL_DMA_Init+0x624>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	2b08      	cmp	r3, #8
 8003880:	d80c      	bhi.n	800389c <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003882:	6878      	ldr	r0, [r7, #4]
 8003884:	f002 face 	bl	8005e24 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800388c:	2200      	movs	r2, #0
 800388e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003894:	687a      	ldr	r2, [r7, #4]
 8003896:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003898:	605a      	str	r2, [r3, #4]
 800389a:	e008      	b.n	80038ae <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2200      	movs	r2, #0
 80038a0:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2200      	movs	r2, #0
 80038a6:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2200      	movs	r2, #0
 80038ac:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2200      	movs	r2, #0
 80038b2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2201      	movs	r2, #1
 80038b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80038bc:	2300      	movs	r3, #0
}
 80038be:	4618      	mov	r0, r3
 80038c0:	3718      	adds	r7, #24
 80038c2:	46bd      	mov	sp, r7
 80038c4:	bd80      	pop	{r7, pc}
 80038c6:	bf00      	nop
 80038c8:	a7fdabf8 	.word	0xa7fdabf8
 80038cc:	cccccccd 	.word	0xcccccccd
 80038d0:	40020010 	.word	0x40020010
 80038d4:	40020028 	.word	0x40020028
 80038d8:	40020040 	.word	0x40020040
 80038dc:	40020058 	.word	0x40020058
 80038e0:	40020070 	.word	0x40020070
 80038e4:	40020088 	.word	0x40020088
 80038e8:	400200a0 	.word	0x400200a0
 80038ec:	400200b8 	.word	0x400200b8
 80038f0:	40020410 	.word	0x40020410
 80038f4:	40020428 	.word	0x40020428
 80038f8:	40020440 	.word	0x40020440
 80038fc:	40020458 	.word	0x40020458
 8003900:	40020470 	.word	0x40020470
 8003904:	40020488 	.word	0x40020488
 8003908:	400204a0 	.word	0x400204a0
 800390c:	400204b8 	.word	0x400204b8
 8003910:	58025408 	.word	0x58025408
 8003914:	5802541c 	.word	0x5802541c
 8003918:	58025430 	.word	0x58025430
 800391c:	58025444 	.word	0x58025444
 8003920:	58025458 	.word	0x58025458
 8003924:	5802546c 	.word	0x5802546c
 8003928:	58025480 	.word	0x58025480
 800392c:	58025494 	.word	0x58025494

08003930 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b086      	sub	sp, #24
 8003934:	af00      	add	r7, sp, #0
 8003936:	60f8      	str	r0, [r7, #12]
 8003938:	60b9      	str	r1, [r7, #8]
 800393a:	607a      	str	r2, [r7, #4]
 800393c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800393e:	2300      	movs	r3, #0
 8003940:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d101      	bne.n	800394c <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8003948:	2301      	movs	r3, #1
 800394a:	e226      	b.n	8003d9a <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003952:	2b01      	cmp	r3, #1
 8003954:	d101      	bne.n	800395a <HAL_DMA_Start_IT+0x2a>
 8003956:	2302      	movs	r3, #2
 8003958:	e21f      	b.n	8003d9a <HAL_DMA_Start_IT+0x46a>
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	2201      	movs	r2, #1
 800395e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003968:	b2db      	uxtb	r3, r3
 800396a:	2b01      	cmp	r3, #1
 800396c:	f040 820a 	bne.w	8003d84 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	2202      	movs	r2, #2
 8003974:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	2200      	movs	r2, #0
 800397c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4a68      	ldr	r2, [pc, #416]	@ (8003b24 <HAL_DMA_Start_IT+0x1f4>)
 8003984:	4293      	cmp	r3, r2
 8003986:	d04a      	beq.n	8003a1e <HAL_DMA_Start_IT+0xee>
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4a66      	ldr	r2, [pc, #408]	@ (8003b28 <HAL_DMA_Start_IT+0x1f8>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d045      	beq.n	8003a1e <HAL_DMA_Start_IT+0xee>
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	4a65      	ldr	r2, [pc, #404]	@ (8003b2c <HAL_DMA_Start_IT+0x1fc>)
 8003998:	4293      	cmp	r3, r2
 800399a:	d040      	beq.n	8003a1e <HAL_DMA_Start_IT+0xee>
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4a63      	ldr	r2, [pc, #396]	@ (8003b30 <HAL_DMA_Start_IT+0x200>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d03b      	beq.n	8003a1e <HAL_DMA_Start_IT+0xee>
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4a62      	ldr	r2, [pc, #392]	@ (8003b34 <HAL_DMA_Start_IT+0x204>)
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d036      	beq.n	8003a1e <HAL_DMA_Start_IT+0xee>
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	4a60      	ldr	r2, [pc, #384]	@ (8003b38 <HAL_DMA_Start_IT+0x208>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d031      	beq.n	8003a1e <HAL_DMA_Start_IT+0xee>
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a5f      	ldr	r2, [pc, #380]	@ (8003b3c <HAL_DMA_Start_IT+0x20c>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d02c      	beq.n	8003a1e <HAL_DMA_Start_IT+0xee>
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4a5d      	ldr	r2, [pc, #372]	@ (8003b40 <HAL_DMA_Start_IT+0x210>)
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d027      	beq.n	8003a1e <HAL_DMA_Start_IT+0xee>
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	4a5c      	ldr	r2, [pc, #368]	@ (8003b44 <HAL_DMA_Start_IT+0x214>)
 80039d4:	4293      	cmp	r3, r2
 80039d6:	d022      	beq.n	8003a1e <HAL_DMA_Start_IT+0xee>
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	4a5a      	ldr	r2, [pc, #360]	@ (8003b48 <HAL_DMA_Start_IT+0x218>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d01d      	beq.n	8003a1e <HAL_DMA_Start_IT+0xee>
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	4a59      	ldr	r2, [pc, #356]	@ (8003b4c <HAL_DMA_Start_IT+0x21c>)
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d018      	beq.n	8003a1e <HAL_DMA_Start_IT+0xee>
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4a57      	ldr	r2, [pc, #348]	@ (8003b50 <HAL_DMA_Start_IT+0x220>)
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d013      	beq.n	8003a1e <HAL_DMA_Start_IT+0xee>
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4a56      	ldr	r2, [pc, #344]	@ (8003b54 <HAL_DMA_Start_IT+0x224>)
 80039fc:	4293      	cmp	r3, r2
 80039fe:	d00e      	beq.n	8003a1e <HAL_DMA_Start_IT+0xee>
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4a54      	ldr	r2, [pc, #336]	@ (8003b58 <HAL_DMA_Start_IT+0x228>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d009      	beq.n	8003a1e <HAL_DMA_Start_IT+0xee>
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	4a53      	ldr	r2, [pc, #332]	@ (8003b5c <HAL_DMA_Start_IT+0x22c>)
 8003a10:	4293      	cmp	r3, r2
 8003a12:	d004      	beq.n	8003a1e <HAL_DMA_Start_IT+0xee>
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4a51      	ldr	r2, [pc, #324]	@ (8003b60 <HAL_DMA_Start_IT+0x230>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d108      	bne.n	8003a30 <HAL_DMA_Start_IT+0x100>
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	681a      	ldr	r2, [r3, #0]
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f022 0201 	bic.w	r2, r2, #1
 8003a2c:	601a      	str	r2, [r3, #0]
 8003a2e:	e007      	b.n	8003a40 <HAL_DMA_Start_IT+0x110>
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	681a      	ldr	r2, [r3, #0]
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f022 0201 	bic.w	r2, r2, #1
 8003a3e:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	687a      	ldr	r2, [r7, #4]
 8003a44:	68b9      	ldr	r1, [r7, #8]
 8003a46:	68f8      	ldr	r0, [r7, #12]
 8003a48:	f001 fe78 	bl	800573c <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	4a34      	ldr	r2, [pc, #208]	@ (8003b24 <HAL_DMA_Start_IT+0x1f4>)
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d04a      	beq.n	8003aec <HAL_DMA_Start_IT+0x1bc>
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4a33      	ldr	r2, [pc, #204]	@ (8003b28 <HAL_DMA_Start_IT+0x1f8>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d045      	beq.n	8003aec <HAL_DMA_Start_IT+0x1bc>
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4a31      	ldr	r2, [pc, #196]	@ (8003b2c <HAL_DMA_Start_IT+0x1fc>)
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d040      	beq.n	8003aec <HAL_DMA_Start_IT+0x1bc>
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	4a30      	ldr	r2, [pc, #192]	@ (8003b30 <HAL_DMA_Start_IT+0x200>)
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d03b      	beq.n	8003aec <HAL_DMA_Start_IT+0x1bc>
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4a2e      	ldr	r2, [pc, #184]	@ (8003b34 <HAL_DMA_Start_IT+0x204>)
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	d036      	beq.n	8003aec <HAL_DMA_Start_IT+0x1bc>
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	4a2d      	ldr	r2, [pc, #180]	@ (8003b38 <HAL_DMA_Start_IT+0x208>)
 8003a84:	4293      	cmp	r3, r2
 8003a86:	d031      	beq.n	8003aec <HAL_DMA_Start_IT+0x1bc>
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	4a2b      	ldr	r2, [pc, #172]	@ (8003b3c <HAL_DMA_Start_IT+0x20c>)
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d02c      	beq.n	8003aec <HAL_DMA_Start_IT+0x1bc>
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	4a2a      	ldr	r2, [pc, #168]	@ (8003b40 <HAL_DMA_Start_IT+0x210>)
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d027      	beq.n	8003aec <HAL_DMA_Start_IT+0x1bc>
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4a28      	ldr	r2, [pc, #160]	@ (8003b44 <HAL_DMA_Start_IT+0x214>)
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	d022      	beq.n	8003aec <HAL_DMA_Start_IT+0x1bc>
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	4a27      	ldr	r2, [pc, #156]	@ (8003b48 <HAL_DMA_Start_IT+0x218>)
 8003aac:	4293      	cmp	r3, r2
 8003aae:	d01d      	beq.n	8003aec <HAL_DMA_Start_IT+0x1bc>
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4a25      	ldr	r2, [pc, #148]	@ (8003b4c <HAL_DMA_Start_IT+0x21c>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d018      	beq.n	8003aec <HAL_DMA_Start_IT+0x1bc>
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4a24      	ldr	r2, [pc, #144]	@ (8003b50 <HAL_DMA_Start_IT+0x220>)
 8003ac0:	4293      	cmp	r3, r2
 8003ac2:	d013      	beq.n	8003aec <HAL_DMA_Start_IT+0x1bc>
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4a22      	ldr	r2, [pc, #136]	@ (8003b54 <HAL_DMA_Start_IT+0x224>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d00e      	beq.n	8003aec <HAL_DMA_Start_IT+0x1bc>
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4a21      	ldr	r2, [pc, #132]	@ (8003b58 <HAL_DMA_Start_IT+0x228>)
 8003ad4:	4293      	cmp	r3, r2
 8003ad6:	d009      	beq.n	8003aec <HAL_DMA_Start_IT+0x1bc>
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4a1f      	ldr	r2, [pc, #124]	@ (8003b5c <HAL_DMA_Start_IT+0x22c>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d004      	beq.n	8003aec <HAL_DMA_Start_IT+0x1bc>
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	4a1e      	ldr	r2, [pc, #120]	@ (8003b60 <HAL_DMA_Start_IT+0x230>)
 8003ae8:	4293      	cmp	r3, r2
 8003aea:	d101      	bne.n	8003af0 <HAL_DMA_Start_IT+0x1c0>
 8003aec:	2301      	movs	r3, #1
 8003aee:	e000      	b.n	8003af2 <HAL_DMA_Start_IT+0x1c2>
 8003af0:	2300      	movs	r3, #0
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d036      	beq.n	8003b64 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f023 021e 	bic.w	r2, r3, #30
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f042 0216 	orr.w	r2, r2, #22
 8003b08:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d03e      	beq.n	8003b90 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	681a      	ldr	r2, [r3, #0]
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f042 0208 	orr.w	r2, r2, #8
 8003b20:	601a      	str	r2, [r3, #0]
 8003b22:	e035      	b.n	8003b90 <HAL_DMA_Start_IT+0x260>
 8003b24:	40020010 	.word	0x40020010
 8003b28:	40020028 	.word	0x40020028
 8003b2c:	40020040 	.word	0x40020040
 8003b30:	40020058 	.word	0x40020058
 8003b34:	40020070 	.word	0x40020070
 8003b38:	40020088 	.word	0x40020088
 8003b3c:	400200a0 	.word	0x400200a0
 8003b40:	400200b8 	.word	0x400200b8
 8003b44:	40020410 	.word	0x40020410
 8003b48:	40020428 	.word	0x40020428
 8003b4c:	40020440 	.word	0x40020440
 8003b50:	40020458 	.word	0x40020458
 8003b54:	40020470 	.word	0x40020470
 8003b58:	40020488 	.word	0x40020488
 8003b5c:	400204a0 	.word	0x400204a0
 8003b60:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f023 020e 	bic.w	r2, r3, #14
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f042 020a 	orr.w	r2, r2, #10
 8003b76:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d007      	beq.n	8003b90 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	681a      	ldr	r2, [r3, #0]
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f042 0204 	orr.w	r2, r2, #4
 8003b8e:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	4a83      	ldr	r2, [pc, #524]	@ (8003da4 <HAL_DMA_Start_IT+0x474>)
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d072      	beq.n	8003c80 <HAL_DMA_Start_IT+0x350>
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4a82      	ldr	r2, [pc, #520]	@ (8003da8 <HAL_DMA_Start_IT+0x478>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d06d      	beq.n	8003c80 <HAL_DMA_Start_IT+0x350>
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4a80      	ldr	r2, [pc, #512]	@ (8003dac <HAL_DMA_Start_IT+0x47c>)
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d068      	beq.n	8003c80 <HAL_DMA_Start_IT+0x350>
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	4a7f      	ldr	r2, [pc, #508]	@ (8003db0 <HAL_DMA_Start_IT+0x480>)
 8003bb4:	4293      	cmp	r3, r2
 8003bb6:	d063      	beq.n	8003c80 <HAL_DMA_Start_IT+0x350>
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	4a7d      	ldr	r2, [pc, #500]	@ (8003db4 <HAL_DMA_Start_IT+0x484>)
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d05e      	beq.n	8003c80 <HAL_DMA_Start_IT+0x350>
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4a7c      	ldr	r2, [pc, #496]	@ (8003db8 <HAL_DMA_Start_IT+0x488>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d059      	beq.n	8003c80 <HAL_DMA_Start_IT+0x350>
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4a7a      	ldr	r2, [pc, #488]	@ (8003dbc <HAL_DMA_Start_IT+0x48c>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d054      	beq.n	8003c80 <HAL_DMA_Start_IT+0x350>
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4a79      	ldr	r2, [pc, #484]	@ (8003dc0 <HAL_DMA_Start_IT+0x490>)
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d04f      	beq.n	8003c80 <HAL_DMA_Start_IT+0x350>
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4a77      	ldr	r2, [pc, #476]	@ (8003dc4 <HAL_DMA_Start_IT+0x494>)
 8003be6:	4293      	cmp	r3, r2
 8003be8:	d04a      	beq.n	8003c80 <HAL_DMA_Start_IT+0x350>
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	4a76      	ldr	r2, [pc, #472]	@ (8003dc8 <HAL_DMA_Start_IT+0x498>)
 8003bf0:	4293      	cmp	r3, r2
 8003bf2:	d045      	beq.n	8003c80 <HAL_DMA_Start_IT+0x350>
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4a74      	ldr	r2, [pc, #464]	@ (8003dcc <HAL_DMA_Start_IT+0x49c>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d040      	beq.n	8003c80 <HAL_DMA_Start_IT+0x350>
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	4a73      	ldr	r2, [pc, #460]	@ (8003dd0 <HAL_DMA_Start_IT+0x4a0>)
 8003c04:	4293      	cmp	r3, r2
 8003c06:	d03b      	beq.n	8003c80 <HAL_DMA_Start_IT+0x350>
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4a71      	ldr	r2, [pc, #452]	@ (8003dd4 <HAL_DMA_Start_IT+0x4a4>)
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	d036      	beq.n	8003c80 <HAL_DMA_Start_IT+0x350>
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	4a70      	ldr	r2, [pc, #448]	@ (8003dd8 <HAL_DMA_Start_IT+0x4a8>)
 8003c18:	4293      	cmp	r3, r2
 8003c1a:	d031      	beq.n	8003c80 <HAL_DMA_Start_IT+0x350>
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4a6e      	ldr	r2, [pc, #440]	@ (8003ddc <HAL_DMA_Start_IT+0x4ac>)
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d02c      	beq.n	8003c80 <HAL_DMA_Start_IT+0x350>
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4a6d      	ldr	r2, [pc, #436]	@ (8003de0 <HAL_DMA_Start_IT+0x4b0>)
 8003c2c:	4293      	cmp	r3, r2
 8003c2e:	d027      	beq.n	8003c80 <HAL_DMA_Start_IT+0x350>
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	4a6b      	ldr	r2, [pc, #428]	@ (8003de4 <HAL_DMA_Start_IT+0x4b4>)
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d022      	beq.n	8003c80 <HAL_DMA_Start_IT+0x350>
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	4a6a      	ldr	r2, [pc, #424]	@ (8003de8 <HAL_DMA_Start_IT+0x4b8>)
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d01d      	beq.n	8003c80 <HAL_DMA_Start_IT+0x350>
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4a68      	ldr	r2, [pc, #416]	@ (8003dec <HAL_DMA_Start_IT+0x4bc>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d018      	beq.n	8003c80 <HAL_DMA_Start_IT+0x350>
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	4a67      	ldr	r2, [pc, #412]	@ (8003df0 <HAL_DMA_Start_IT+0x4c0>)
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d013      	beq.n	8003c80 <HAL_DMA_Start_IT+0x350>
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4a65      	ldr	r2, [pc, #404]	@ (8003df4 <HAL_DMA_Start_IT+0x4c4>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d00e      	beq.n	8003c80 <HAL_DMA_Start_IT+0x350>
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	4a64      	ldr	r2, [pc, #400]	@ (8003df8 <HAL_DMA_Start_IT+0x4c8>)
 8003c68:	4293      	cmp	r3, r2
 8003c6a:	d009      	beq.n	8003c80 <HAL_DMA_Start_IT+0x350>
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	4a62      	ldr	r2, [pc, #392]	@ (8003dfc <HAL_DMA_Start_IT+0x4cc>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d004      	beq.n	8003c80 <HAL_DMA_Start_IT+0x350>
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4a61      	ldr	r2, [pc, #388]	@ (8003e00 <HAL_DMA_Start_IT+0x4d0>)
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d101      	bne.n	8003c84 <HAL_DMA_Start_IT+0x354>
 8003c80:	2301      	movs	r3, #1
 8003c82:	e000      	b.n	8003c86 <HAL_DMA_Start_IT+0x356>
 8003c84:	2300      	movs	r3, #0
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d01a      	beq.n	8003cc0 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d007      	beq.n	8003ca8 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c9c:	681a      	ldr	r2, [r3, #0]
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ca2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ca6:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d007      	beq.n	8003cc0 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003cb4:	681a      	ldr	r2, [r3, #0]
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003cba:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003cbe:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	4a37      	ldr	r2, [pc, #220]	@ (8003da4 <HAL_DMA_Start_IT+0x474>)
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d04a      	beq.n	8003d60 <HAL_DMA_Start_IT+0x430>
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4a36      	ldr	r2, [pc, #216]	@ (8003da8 <HAL_DMA_Start_IT+0x478>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d045      	beq.n	8003d60 <HAL_DMA_Start_IT+0x430>
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	4a34      	ldr	r2, [pc, #208]	@ (8003dac <HAL_DMA_Start_IT+0x47c>)
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d040      	beq.n	8003d60 <HAL_DMA_Start_IT+0x430>
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	4a33      	ldr	r2, [pc, #204]	@ (8003db0 <HAL_DMA_Start_IT+0x480>)
 8003ce4:	4293      	cmp	r3, r2
 8003ce6:	d03b      	beq.n	8003d60 <HAL_DMA_Start_IT+0x430>
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	4a31      	ldr	r2, [pc, #196]	@ (8003db4 <HAL_DMA_Start_IT+0x484>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d036      	beq.n	8003d60 <HAL_DMA_Start_IT+0x430>
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	4a30      	ldr	r2, [pc, #192]	@ (8003db8 <HAL_DMA_Start_IT+0x488>)
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	d031      	beq.n	8003d60 <HAL_DMA_Start_IT+0x430>
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4a2e      	ldr	r2, [pc, #184]	@ (8003dbc <HAL_DMA_Start_IT+0x48c>)
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d02c      	beq.n	8003d60 <HAL_DMA_Start_IT+0x430>
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	4a2d      	ldr	r2, [pc, #180]	@ (8003dc0 <HAL_DMA_Start_IT+0x490>)
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d027      	beq.n	8003d60 <HAL_DMA_Start_IT+0x430>
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	4a2b      	ldr	r2, [pc, #172]	@ (8003dc4 <HAL_DMA_Start_IT+0x494>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d022      	beq.n	8003d60 <HAL_DMA_Start_IT+0x430>
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4a2a      	ldr	r2, [pc, #168]	@ (8003dc8 <HAL_DMA_Start_IT+0x498>)
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d01d      	beq.n	8003d60 <HAL_DMA_Start_IT+0x430>
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4a28      	ldr	r2, [pc, #160]	@ (8003dcc <HAL_DMA_Start_IT+0x49c>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d018      	beq.n	8003d60 <HAL_DMA_Start_IT+0x430>
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4a27      	ldr	r2, [pc, #156]	@ (8003dd0 <HAL_DMA_Start_IT+0x4a0>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d013      	beq.n	8003d60 <HAL_DMA_Start_IT+0x430>
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a25      	ldr	r2, [pc, #148]	@ (8003dd4 <HAL_DMA_Start_IT+0x4a4>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d00e      	beq.n	8003d60 <HAL_DMA_Start_IT+0x430>
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4a24      	ldr	r2, [pc, #144]	@ (8003dd8 <HAL_DMA_Start_IT+0x4a8>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d009      	beq.n	8003d60 <HAL_DMA_Start_IT+0x430>
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4a22      	ldr	r2, [pc, #136]	@ (8003ddc <HAL_DMA_Start_IT+0x4ac>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d004      	beq.n	8003d60 <HAL_DMA_Start_IT+0x430>
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4a21      	ldr	r2, [pc, #132]	@ (8003de0 <HAL_DMA_Start_IT+0x4b0>)
 8003d5c:	4293      	cmp	r3, r2
 8003d5e:	d108      	bne.n	8003d72 <HAL_DMA_Start_IT+0x442>
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	681a      	ldr	r2, [r3, #0]
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f042 0201 	orr.w	r2, r2, #1
 8003d6e:	601a      	str	r2, [r3, #0]
 8003d70:	e012      	b.n	8003d98 <HAL_DMA_Start_IT+0x468>
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	681a      	ldr	r2, [r3, #0]
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f042 0201 	orr.w	r2, r2, #1
 8003d80:	601a      	str	r2, [r3, #0]
 8003d82:	e009      	b.n	8003d98 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003d8a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	2200      	movs	r2, #0
 8003d90:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8003d94:	2301      	movs	r3, #1
 8003d96:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8003d98:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	3718      	adds	r7, #24
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bd80      	pop	{r7, pc}
 8003da2:	bf00      	nop
 8003da4:	40020010 	.word	0x40020010
 8003da8:	40020028 	.word	0x40020028
 8003dac:	40020040 	.word	0x40020040
 8003db0:	40020058 	.word	0x40020058
 8003db4:	40020070 	.word	0x40020070
 8003db8:	40020088 	.word	0x40020088
 8003dbc:	400200a0 	.word	0x400200a0
 8003dc0:	400200b8 	.word	0x400200b8
 8003dc4:	40020410 	.word	0x40020410
 8003dc8:	40020428 	.word	0x40020428
 8003dcc:	40020440 	.word	0x40020440
 8003dd0:	40020458 	.word	0x40020458
 8003dd4:	40020470 	.word	0x40020470
 8003dd8:	40020488 	.word	0x40020488
 8003ddc:	400204a0 	.word	0x400204a0
 8003de0:	400204b8 	.word	0x400204b8
 8003de4:	58025408 	.word	0x58025408
 8003de8:	5802541c 	.word	0x5802541c
 8003dec:	58025430 	.word	0x58025430
 8003df0:	58025444 	.word	0x58025444
 8003df4:	58025458 	.word	0x58025458
 8003df8:	5802546c 	.word	0x5802546c
 8003dfc:	58025480 	.word	0x58025480
 8003e00:	58025494 	.word	0x58025494

08003e04 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b086      	sub	sp, #24
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8003e0c:	f7ff f902 	bl	8003014 <HAL_GetTick>
 8003e10:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d101      	bne.n	8003e1c <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8003e18:	2301      	movs	r3, #1
 8003e1a:	e2dc      	b.n	80043d6 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003e22:	b2db      	uxtb	r3, r3
 8003e24:	2b02      	cmp	r3, #2
 8003e26:	d008      	beq.n	8003e3a <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2280      	movs	r2, #128	@ 0x80
 8003e2c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2200      	movs	r2, #0
 8003e32:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8003e36:	2301      	movs	r3, #1
 8003e38:	e2cd      	b.n	80043d6 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	4a76      	ldr	r2, [pc, #472]	@ (8004018 <HAL_DMA_Abort+0x214>)
 8003e40:	4293      	cmp	r3, r2
 8003e42:	d04a      	beq.n	8003eda <HAL_DMA_Abort+0xd6>
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	4a74      	ldr	r2, [pc, #464]	@ (800401c <HAL_DMA_Abort+0x218>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d045      	beq.n	8003eda <HAL_DMA_Abort+0xd6>
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4a73      	ldr	r2, [pc, #460]	@ (8004020 <HAL_DMA_Abort+0x21c>)
 8003e54:	4293      	cmp	r3, r2
 8003e56:	d040      	beq.n	8003eda <HAL_DMA_Abort+0xd6>
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4a71      	ldr	r2, [pc, #452]	@ (8004024 <HAL_DMA_Abort+0x220>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d03b      	beq.n	8003eda <HAL_DMA_Abort+0xd6>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	4a70      	ldr	r2, [pc, #448]	@ (8004028 <HAL_DMA_Abort+0x224>)
 8003e68:	4293      	cmp	r3, r2
 8003e6a:	d036      	beq.n	8003eda <HAL_DMA_Abort+0xd6>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	4a6e      	ldr	r2, [pc, #440]	@ (800402c <HAL_DMA_Abort+0x228>)
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d031      	beq.n	8003eda <HAL_DMA_Abort+0xd6>
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	4a6d      	ldr	r2, [pc, #436]	@ (8004030 <HAL_DMA_Abort+0x22c>)
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d02c      	beq.n	8003eda <HAL_DMA_Abort+0xd6>
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	4a6b      	ldr	r2, [pc, #428]	@ (8004034 <HAL_DMA_Abort+0x230>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d027      	beq.n	8003eda <HAL_DMA_Abort+0xd6>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	4a6a      	ldr	r2, [pc, #424]	@ (8004038 <HAL_DMA_Abort+0x234>)
 8003e90:	4293      	cmp	r3, r2
 8003e92:	d022      	beq.n	8003eda <HAL_DMA_Abort+0xd6>
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	4a68      	ldr	r2, [pc, #416]	@ (800403c <HAL_DMA_Abort+0x238>)
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d01d      	beq.n	8003eda <HAL_DMA_Abort+0xd6>
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	4a67      	ldr	r2, [pc, #412]	@ (8004040 <HAL_DMA_Abort+0x23c>)
 8003ea4:	4293      	cmp	r3, r2
 8003ea6:	d018      	beq.n	8003eda <HAL_DMA_Abort+0xd6>
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	4a65      	ldr	r2, [pc, #404]	@ (8004044 <HAL_DMA_Abort+0x240>)
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d013      	beq.n	8003eda <HAL_DMA_Abort+0xd6>
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	4a64      	ldr	r2, [pc, #400]	@ (8004048 <HAL_DMA_Abort+0x244>)
 8003eb8:	4293      	cmp	r3, r2
 8003eba:	d00e      	beq.n	8003eda <HAL_DMA_Abort+0xd6>
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	4a62      	ldr	r2, [pc, #392]	@ (800404c <HAL_DMA_Abort+0x248>)
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d009      	beq.n	8003eda <HAL_DMA_Abort+0xd6>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4a61      	ldr	r2, [pc, #388]	@ (8004050 <HAL_DMA_Abort+0x24c>)
 8003ecc:	4293      	cmp	r3, r2
 8003ece:	d004      	beq.n	8003eda <HAL_DMA_Abort+0xd6>
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4a5f      	ldr	r2, [pc, #380]	@ (8004054 <HAL_DMA_Abort+0x250>)
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d101      	bne.n	8003ede <HAL_DMA_Abort+0xda>
 8003eda:	2301      	movs	r3, #1
 8003edc:	e000      	b.n	8003ee0 <HAL_DMA_Abort+0xdc>
 8003ede:	2300      	movs	r3, #0
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d013      	beq.n	8003f0c <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	681a      	ldr	r2, [r3, #0]
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f022 021e 	bic.w	r2, r2, #30
 8003ef2:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	695a      	ldr	r2, [r3, #20]
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003f02:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	617b      	str	r3, [r7, #20]
 8003f0a:	e00a      	b.n	8003f22 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	681a      	ldr	r2, [r3, #0]
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f022 020e 	bic.w	r2, r2, #14
 8003f1a:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4a3c      	ldr	r2, [pc, #240]	@ (8004018 <HAL_DMA_Abort+0x214>)
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	d072      	beq.n	8004012 <HAL_DMA_Abort+0x20e>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4a3a      	ldr	r2, [pc, #232]	@ (800401c <HAL_DMA_Abort+0x218>)
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d06d      	beq.n	8004012 <HAL_DMA_Abort+0x20e>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	4a39      	ldr	r2, [pc, #228]	@ (8004020 <HAL_DMA_Abort+0x21c>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d068      	beq.n	8004012 <HAL_DMA_Abort+0x20e>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4a37      	ldr	r2, [pc, #220]	@ (8004024 <HAL_DMA_Abort+0x220>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d063      	beq.n	8004012 <HAL_DMA_Abort+0x20e>
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4a36      	ldr	r2, [pc, #216]	@ (8004028 <HAL_DMA_Abort+0x224>)
 8003f50:	4293      	cmp	r3, r2
 8003f52:	d05e      	beq.n	8004012 <HAL_DMA_Abort+0x20e>
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4a34      	ldr	r2, [pc, #208]	@ (800402c <HAL_DMA_Abort+0x228>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d059      	beq.n	8004012 <HAL_DMA_Abort+0x20e>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4a33      	ldr	r2, [pc, #204]	@ (8004030 <HAL_DMA_Abort+0x22c>)
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d054      	beq.n	8004012 <HAL_DMA_Abort+0x20e>
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4a31      	ldr	r2, [pc, #196]	@ (8004034 <HAL_DMA_Abort+0x230>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d04f      	beq.n	8004012 <HAL_DMA_Abort+0x20e>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	4a30      	ldr	r2, [pc, #192]	@ (8004038 <HAL_DMA_Abort+0x234>)
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d04a      	beq.n	8004012 <HAL_DMA_Abort+0x20e>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4a2e      	ldr	r2, [pc, #184]	@ (800403c <HAL_DMA_Abort+0x238>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d045      	beq.n	8004012 <HAL_DMA_Abort+0x20e>
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4a2d      	ldr	r2, [pc, #180]	@ (8004040 <HAL_DMA_Abort+0x23c>)
 8003f8c:	4293      	cmp	r3, r2
 8003f8e:	d040      	beq.n	8004012 <HAL_DMA_Abort+0x20e>
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4a2b      	ldr	r2, [pc, #172]	@ (8004044 <HAL_DMA_Abort+0x240>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d03b      	beq.n	8004012 <HAL_DMA_Abort+0x20e>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4a2a      	ldr	r2, [pc, #168]	@ (8004048 <HAL_DMA_Abort+0x244>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d036      	beq.n	8004012 <HAL_DMA_Abort+0x20e>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4a28      	ldr	r2, [pc, #160]	@ (800404c <HAL_DMA_Abort+0x248>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d031      	beq.n	8004012 <HAL_DMA_Abort+0x20e>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4a27      	ldr	r2, [pc, #156]	@ (8004050 <HAL_DMA_Abort+0x24c>)
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	d02c      	beq.n	8004012 <HAL_DMA_Abort+0x20e>
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4a25      	ldr	r2, [pc, #148]	@ (8004054 <HAL_DMA_Abort+0x250>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d027      	beq.n	8004012 <HAL_DMA_Abort+0x20e>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4a24      	ldr	r2, [pc, #144]	@ (8004058 <HAL_DMA_Abort+0x254>)
 8003fc8:	4293      	cmp	r3, r2
 8003fca:	d022      	beq.n	8004012 <HAL_DMA_Abort+0x20e>
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a22      	ldr	r2, [pc, #136]	@ (800405c <HAL_DMA_Abort+0x258>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d01d      	beq.n	8004012 <HAL_DMA_Abort+0x20e>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4a21      	ldr	r2, [pc, #132]	@ (8004060 <HAL_DMA_Abort+0x25c>)
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d018      	beq.n	8004012 <HAL_DMA_Abort+0x20e>
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a1f      	ldr	r2, [pc, #124]	@ (8004064 <HAL_DMA_Abort+0x260>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d013      	beq.n	8004012 <HAL_DMA_Abort+0x20e>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	4a1e      	ldr	r2, [pc, #120]	@ (8004068 <HAL_DMA_Abort+0x264>)
 8003ff0:	4293      	cmp	r3, r2
 8003ff2:	d00e      	beq.n	8004012 <HAL_DMA_Abort+0x20e>
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	4a1c      	ldr	r2, [pc, #112]	@ (800406c <HAL_DMA_Abort+0x268>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d009      	beq.n	8004012 <HAL_DMA_Abort+0x20e>
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	4a1b      	ldr	r2, [pc, #108]	@ (8004070 <HAL_DMA_Abort+0x26c>)
 8004004:	4293      	cmp	r3, r2
 8004006:	d004      	beq.n	8004012 <HAL_DMA_Abort+0x20e>
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	4a19      	ldr	r2, [pc, #100]	@ (8004074 <HAL_DMA_Abort+0x270>)
 800400e:	4293      	cmp	r3, r2
 8004010:	d132      	bne.n	8004078 <HAL_DMA_Abort+0x274>
 8004012:	2301      	movs	r3, #1
 8004014:	e031      	b.n	800407a <HAL_DMA_Abort+0x276>
 8004016:	bf00      	nop
 8004018:	40020010 	.word	0x40020010
 800401c:	40020028 	.word	0x40020028
 8004020:	40020040 	.word	0x40020040
 8004024:	40020058 	.word	0x40020058
 8004028:	40020070 	.word	0x40020070
 800402c:	40020088 	.word	0x40020088
 8004030:	400200a0 	.word	0x400200a0
 8004034:	400200b8 	.word	0x400200b8
 8004038:	40020410 	.word	0x40020410
 800403c:	40020428 	.word	0x40020428
 8004040:	40020440 	.word	0x40020440
 8004044:	40020458 	.word	0x40020458
 8004048:	40020470 	.word	0x40020470
 800404c:	40020488 	.word	0x40020488
 8004050:	400204a0 	.word	0x400204a0
 8004054:	400204b8 	.word	0x400204b8
 8004058:	58025408 	.word	0x58025408
 800405c:	5802541c 	.word	0x5802541c
 8004060:	58025430 	.word	0x58025430
 8004064:	58025444 	.word	0x58025444
 8004068:	58025458 	.word	0x58025458
 800406c:	5802546c 	.word	0x5802546c
 8004070:	58025480 	.word	0x58025480
 8004074:	58025494 	.word	0x58025494
 8004078:	2300      	movs	r3, #0
 800407a:	2b00      	cmp	r3, #0
 800407c:	d007      	beq.n	800408e <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004082:	681a      	ldr	r2, [r3, #0]
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004088:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800408c:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	4a6d      	ldr	r2, [pc, #436]	@ (8004248 <HAL_DMA_Abort+0x444>)
 8004094:	4293      	cmp	r3, r2
 8004096:	d04a      	beq.n	800412e <HAL_DMA_Abort+0x32a>
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4a6b      	ldr	r2, [pc, #428]	@ (800424c <HAL_DMA_Abort+0x448>)
 800409e:	4293      	cmp	r3, r2
 80040a0:	d045      	beq.n	800412e <HAL_DMA_Abort+0x32a>
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	4a6a      	ldr	r2, [pc, #424]	@ (8004250 <HAL_DMA_Abort+0x44c>)
 80040a8:	4293      	cmp	r3, r2
 80040aa:	d040      	beq.n	800412e <HAL_DMA_Abort+0x32a>
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4a68      	ldr	r2, [pc, #416]	@ (8004254 <HAL_DMA_Abort+0x450>)
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d03b      	beq.n	800412e <HAL_DMA_Abort+0x32a>
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	4a67      	ldr	r2, [pc, #412]	@ (8004258 <HAL_DMA_Abort+0x454>)
 80040bc:	4293      	cmp	r3, r2
 80040be:	d036      	beq.n	800412e <HAL_DMA_Abort+0x32a>
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	4a65      	ldr	r2, [pc, #404]	@ (800425c <HAL_DMA_Abort+0x458>)
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d031      	beq.n	800412e <HAL_DMA_Abort+0x32a>
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	4a64      	ldr	r2, [pc, #400]	@ (8004260 <HAL_DMA_Abort+0x45c>)
 80040d0:	4293      	cmp	r3, r2
 80040d2:	d02c      	beq.n	800412e <HAL_DMA_Abort+0x32a>
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4a62      	ldr	r2, [pc, #392]	@ (8004264 <HAL_DMA_Abort+0x460>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d027      	beq.n	800412e <HAL_DMA_Abort+0x32a>
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4a61      	ldr	r2, [pc, #388]	@ (8004268 <HAL_DMA_Abort+0x464>)
 80040e4:	4293      	cmp	r3, r2
 80040e6:	d022      	beq.n	800412e <HAL_DMA_Abort+0x32a>
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	4a5f      	ldr	r2, [pc, #380]	@ (800426c <HAL_DMA_Abort+0x468>)
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d01d      	beq.n	800412e <HAL_DMA_Abort+0x32a>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4a5e      	ldr	r2, [pc, #376]	@ (8004270 <HAL_DMA_Abort+0x46c>)
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d018      	beq.n	800412e <HAL_DMA_Abort+0x32a>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	4a5c      	ldr	r2, [pc, #368]	@ (8004274 <HAL_DMA_Abort+0x470>)
 8004102:	4293      	cmp	r3, r2
 8004104:	d013      	beq.n	800412e <HAL_DMA_Abort+0x32a>
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4a5b      	ldr	r2, [pc, #364]	@ (8004278 <HAL_DMA_Abort+0x474>)
 800410c:	4293      	cmp	r3, r2
 800410e:	d00e      	beq.n	800412e <HAL_DMA_Abort+0x32a>
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4a59      	ldr	r2, [pc, #356]	@ (800427c <HAL_DMA_Abort+0x478>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d009      	beq.n	800412e <HAL_DMA_Abort+0x32a>
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	4a58      	ldr	r2, [pc, #352]	@ (8004280 <HAL_DMA_Abort+0x47c>)
 8004120:	4293      	cmp	r3, r2
 8004122:	d004      	beq.n	800412e <HAL_DMA_Abort+0x32a>
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	4a56      	ldr	r2, [pc, #344]	@ (8004284 <HAL_DMA_Abort+0x480>)
 800412a:	4293      	cmp	r3, r2
 800412c:	d108      	bne.n	8004140 <HAL_DMA_Abort+0x33c>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	681a      	ldr	r2, [r3, #0]
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f022 0201 	bic.w	r2, r2, #1
 800413c:	601a      	str	r2, [r3, #0]
 800413e:	e007      	b.n	8004150 <HAL_DMA_Abort+0x34c>
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	681a      	ldr	r2, [r3, #0]
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f022 0201 	bic.w	r2, r2, #1
 800414e:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8004150:	e013      	b.n	800417a <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004152:	f7fe ff5f 	bl	8003014 <HAL_GetTick>
 8004156:	4602      	mov	r2, r0
 8004158:	693b      	ldr	r3, [r7, #16]
 800415a:	1ad3      	subs	r3, r2, r3
 800415c:	2b05      	cmp	r3, #5
 800415e:	d90c      	bls.n	800417a <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2220      	movs	r2, #32
 8004164:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	2203      	movs	r2, #3
 800416a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	2200      	movs	r2, #0
 8004172:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8004176:	2301      	movs	r3, #1
 8004178:	e12d      	b.n	80043d6 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800417a:	697b      	ldr	r3, [r7, #20]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f003 0301 	and.w	r3, r3, #1
 8004182:	2b00      	cmp	r3, #0
 8004184:	d1e5      	bne.n	8004152 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	4a2f      	ldr	r2, [pc, #188]	@ (8004248 <HAL_DMA_Abort+0x444>)
 800418c:	4293      	cmp	r3, r2
 800418e:	d04a      	beq.n	8004226 <HAL_DMA_Abort+0x422>
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	4a2d      	ldr	r2, [pc, #180]	@ (800424c <HAL_DMA_Abort+0x448>)
 8004196:	4293      	cmp	r3, r2
 8004198:	d045      	beq.n	8004226 <HAL_DMA_Abort+0x422>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	4a2c      	ldr	r2, [pc, #176]	@ (8004250 <HAL_DMA_Abort+0x44c>)
 80041a0:	4293      	cmp	r3, r2
 80041a2:	d040      	beq.n	8004226 <HAL_DMA_Abort+0x422>
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	4a2a      	ldr	r2, [pc, #168]	@ (8004254 <HAL_DMA_Abort+0x450>)
 80041aa:	4293      	cmp	r3, r2
 80041ac:	d03b      	beq.n	8004226 <HAL_DMA_Abort+0x422>
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	4a29      	ldr	r2, [pc, #164]	@ (8004258 <HAL_DMA_Abort+0x454>)
 80041b4:	4293      	cmp	r3, r2
 80041b6:	d036      	beq.n	8004226 <HAL_DMA_Abort+0x422>
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	4a27      	ldr	r2, [pc, #156]	@ (800425c <HAL_DMA_Abort+0x458>)
 80041be:	4293      	cmp	r3, r2
 80041c0:	d031      	beq.n	8004226 <HAL_DMA_Abort+0x422>
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4a26      	ldr	r2, [pc, #152]	@ (8004260 <HAL_DMA_Abort+0x45c>)
 80041c8:	4293      	cmp	r3, r2
 80041ca:	d02c      	beq.n	8004226 <HAL_DMA_Abort+0x422>
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	4a24      	ldr	r2, [pc, #144]	@ (8004264 <HAL_DMA_Abort+0x460>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d027      	beq.n	8004226 <HAL_DMA_Abort+0x422>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	4a23      	ldr	r2, [pc, #140]	@ (8004268 <HAL_DMA_Abort+0x464>)
 80041dc:	4293      	cmp	r3, r2
 80041de:	d022      	beq.n	8004226 <HAL_DMA_Abort+0x422>
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4a21      	ldr	r2, [pc, #132]	@ (800426c <HAL_DMA_Abort+0x468>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d01d      	beq.n	8004226 <HAL_DMA_Abort+0x422>
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	4a20      	ldr	r2, [pc, #128]	@ (8004270 <HAL_DMA_Abort+0x46c>)
 80041f0:	4293      	cmp	r3, r2
 80041f2:	d018      	beq.n	8004226 <HAL_DMA_Abort+0x422>
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	4a1e      	ldr	r2, [pc, #120]	@ (8004274 <HAL_DMA_Abort+0x470>)
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d013      	beq.n	8004226 <HAL_DMA_Abort+0x422>
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	4a1d      	ldr	r2, [pc, #116]	@ (8004278 <HAL_DMA_Abort+0x474>)
 8004204:	4293      	cmp	r3, r2
 8004206:	d00e      	beq.n	8004226 <HAL_DMA_Abort+0x422>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	4a1b      	ldr	r2, [pc, #108]	@ (800427c <HAL_DMA_Abort+0x478>)
 800420e:	4293      	cmp	r3, r2
 8004210:	d009      	beq.n	8004226 <HAL_DMA_Abort+0x422>
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	4a1a      	ldr	r2, [pc, #104]	@ (8004280 <HAL_DMA_Abort+0x47c>)
 8004218:	4293      	cmp	r3, r2
 800421a:	d004      	beq.n	8004226 <HAL_DMA_Abort+0x422>
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4a18      	ldr	r2, [pc, #96]	@ (8004284 <HAL_DMA_Abort+0x480>)
 8004222:	4293      	cmp	r3, r2
 8004224:	d101      	bne.n	800422a <HAL_DMA_Abort+0x426>
 8004226:	2301      	movs	r3, #1
 8004228:	e000      	b.n	800422c <HAL_DMA_Abort+0x428>
 800422a:	2300      	movs	r3, #0
 800422c:	2b00      	cmp	r3, #0
 800422e:	d02b      	beq.n	8004288 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004234:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800423a:	f003 031f 	and.w	r3, r3, #31
 800423e:	223f      	movs	r2, #63	@ 0x3f
 8004240:	409a      	lsls	r2, r3
 8004242:	68bb      	ldr	r3, [r7, #8]
 8004244:	609a      	str	r2, [r3, #8]
 8004246:	e02a      	b.n	800429e <HAL_DMA_Abort+0x49a>
 8004248:	40020010 	.word	0x40020010
 800424c:	40020028 	.word	0x40020028
 8004250:	40020040 	.word	0x40020040
 8004254:	40020058 	.word	0x40020058
 8004258:	40020070 	.word	0x40020070
 800425c:	40020088 	.word	0x40020088
 8004260:	400200a0 	.word	0x400200a0
 8004264:	400200b8 	.word	0x400200b8
 8004268:	40020410 	.word	0x40020410
 800426c:	40020428 	.word	0x40020428
 8004270:	40020440 	.word	0x40020440
 8004274:	40020458 	.word	0x40020458
 8004278:	40020470 	.word	0x40020470
 800427c:	40020488 	.word	0x40020488
 8004280:	400204a0 	.word	0x400204a0
 8004284:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800428c:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004292:	f003 031f 	and.w	r3, r3, #31
 8004296:	2201      	movs	r2, #1
 8004298:	409a      	lsls	r2, r3
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	4a4f      	ldr	r2, [pc, #316]	@ (80043e0 <HAL_DMA_Abort+0x5dc>)
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d072      	beq.n	800438e <HAL_DMA_Abort+0x58a>
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4a4d      	ldr	r2, [pc, #308]	@ (80043e4 <HAL_DMA_Abort+0x5e0>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d06d      	beq.n	800438e <HAL_DMA_Abort+0x58a>
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	4a4c      	ldr	r2, [pc, #304]	@ (80043e8 <HAL_DMA_Abort+0x5e4>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d068      	beq.n	800438e <HAL_DMA_Abort+0x58a>
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	4a4a      	ldr	r2, [pc, #296]	@ (80043ec <HAL_DMA_Abort+0x5e8>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d063      	beq.n	800438e <HAL_DMA_Abort+0x58a>
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4a49      	ldr	r2, [pc, #292]	@ (80043f0 <HAL_DMA_Abort+0x5ec>)
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d05e      	beq.n	800438e <HAL_DMA_Abort+0x58a>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a47      	ldr	r2, [pc, #284]	@ (80043f4 <HAL_DMA_Abort+0x5f0>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d059      	beq.n	800438e <HAL_DMA_Abort+0x58a>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4a46      	ldr	r2, [pc, #280]	@ (80043f8 <HAL_DMA_Abort+0x5f4>)
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d054      	beq.n	800438e <HAL_DMA_Abort+0x58a>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4a44      	ldr	r2, [pc, #272]	@ (80043fc <HAL_DMA_Abort+0x5f8>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d04f      	beq.n	800438e <HAL_DMA_Abort+0x58a>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	4a43      	ldr	r2, [pc, #268]	@ (8004400 <HAL_DMA_Abort+0x5fc>)
 80042f4:	4293      	cmp	r3, r2
 80042f6:	d04a      	beq.n	800438e <HAL_DMA_Abort+0x58a>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a41      	ldr	r2, [pc, #260]	@ (8004404 <HAL_DMA_Abort+0x600>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d045      	beq.n	800438e <HAL_DMA_Abort+0x58a>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4a40      	ldr	r2, [pc, #256]	@ (8004408 <HAL_DMA_Abort+0x604>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d040      	beq.n	800438e <HAL_DMA_Abort+0x58a>
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a3e      	ldr	r2, [pc, #248]	@ (800440c <HAL_DMA_Abort+0x608>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d03b      	beq.n	800438e <HAL_DMA_Abort+0x58a>
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	4a3d      	ldr	r2, [pc, #244]	@ (8004410 <HAL_DMA_Abort+0x60c>)
 800431c:	4293      	cmp	r3, r2
 800431e:	d036      	beq.n	800438e <HAL_DMA_Abort+0x58a>
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4a3b      	ldr	r2, [pc, #236]	@ (8004414 <HAL_DMA_Abort+0x610>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d031      	beq.n	800438e <HAL_DMA_Abort+0x58a>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	4a3a      	ldr	r2, [pc, #232]	@ (8004418 <HAL_DMA_Abort+0x614>)
 8004330:	4293      	cmp	r3, r2
 8004332:	d02c      	beq.n	800438e <HAL_DMA_Abort+0x58a>
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4a38      	ldr	r2, [pc, #224]	@ (800441c <HAL_DMA_Abort+0x618>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d027      	beq.n	800438e <HAL_DMA_Abort+0x58a>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4a37      	ldr	r2, [pc, #220]	@ (8004420 <HAL_DMA_Abort+0x61c>)
 8004344:	4293      	cmp	r3, r2
 8004346:	d022      	beq.n	800438e <HAL_DMA_Abort+0x58a>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a35      	ldr	r2, [pc, #212]	@ (8004424 <HAL_DMA_Abort+0x620>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d01d      	beq.n	800438e <HAL_DMA_Abort+0x58a>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	4a34      	ldr	r2, [pc, #208]	@ (8004428 <HAL_DMA_Abort+0x624>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d018      	beq.n	800438e <HAL_DMA_Abort+0x58a>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	4a32      	ldr	r2, [pc, #200]	@ (800442c <HAL_DMA_Abort+0x628>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d013      	beq.n	800438e <HAL_DMA_Abort+0x58a>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	4a31      	ldr	r2, [pc, #196]	@ (8004430 <HAL_DMA_Abort+0x62c>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d00e      	beq.n	800438e <HAL_DMA_Abort+0x58a>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4a2f      	ldr	r2, [pc, #188]	@ (8004434 <HAL_DMA_Abort+0x630>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d009      	beq.n	800438e <HAL_DMA_Abort+0x58a>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4a2e      	ldr	r2, [pc, #184]	@ (8004438 <HAL_DMA_Abort+0x634>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d004      	beq.n	800438e <HAL_DMA_Abort+0x58a>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a2c      	ldr	r2, [pc, #176]	@ (800443c <HAL_DMA_Abort+0x638>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d101      	bne.n	8004392 <HAL_DMA_Abort+0x58e>
 800438e:	2301      	movs	r3, #1
 8004390:	e000      	b.n	8004394 <HAL_DMA_Abort+0x590>
 8004392:	2300      	movs	r3, #0
 8004394:	2b00      	cmp	r3, #0
 8004396:	d015      	beq.n	80043c4 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800439c:	687a      	ldr	r2, [r7, #4]
 800439e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80043a0:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d00c      	beq.n	80043c4 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80043ae:	681a      	ldr	r2, [r3, #0]
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80043b4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80043b8:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043be:	687a      	ldr	r2, [r7, #4]
 80043c0:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80043c2:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2201      	movs	r2, #1
 80043c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2200      	movs	r2, #0
 80043d0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 80043d4:	2300      	movs	r3, #0
}
 80043d6:	4618      	mov	r0, r3
 80043d8:	3718      	adds	r7, #24
 80043da:	46bd      	mov	sp, r7
 80043dc:	bd80      	pop	{r7, pc}
 80043de:	bf00      	nop
 80043e0:	40020010 	.word	0x40020010
 80043e4:	40020028 	.word	0x40020028
 80043e8:	40020040 	.word	0x40020040
 80043ec:	40020058 	.word	0x40020058
 80043f0:	40020070 	.word	0x40020070
 80043f4:	40020088 	.word	0x40020088
 80043f8:	400200a0 	.word	0x400200a0
 80043fc:	400200b8 	.word	0x400200b8
 8004400:	40020410 	.word	0x40020410
 8004404:	40020428 	.word	0x40020428
 8004408:	40020440 	.word	0x40020440
 800440c:	40020458 	.word	0x40020458
 8004410:	40020470 	.word	0x40020470
 8004414:	40020488 	.word	0x40020488
 8004418:	400204a0 	.word	0x400204a0
 800441c:	400204b8 	.word	0x400204b8
 8004420:	58025408 	.word	0x58025408
 8004424:	5802541c 	.word	0x5802541c
 8004428:	58025430 	.word	0x58025430
 800442c:	58025444 	.word	0x58025444
 8004430:	58025458 	.word	0x58025458
 8004434:	5802546c 	.word	0x5802546c
 8004438:	58025480 	.word	0x58025480
 800443c:	58025494 	.word	0x58025494

08004440 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004440:	b580      	push	{r7, lr}
 8004442:	b084      	sub	sp, #16
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d101      	bne.n	8004452 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800444e:	2301      	movs	r3, #1
 8004450:	e237      	b.n	80048c2 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004458:	b2db      	uxtb	r3, r3
 800445a:	2b02      	cmp	r3, #2
 800445c:	d004      	beq.n	8004468 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2280      	movs	r2, #128	@ 0x80
 8004462:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004464:	2301      	movs	r3, #1
 8004466:	e22c      	b.n	80048c2 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4a5c      	ldr	r2, [pc, #368]	@ (80045e0 <HAL_DMA_Abort_IT+0x1a0>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d04a      	beq.n	8004508 <HAL_DMA_Abort_IT+0xc8>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	4a5b      	ldr	r2, [pc, #364]	@ (80045e4 <HAL_DMA_Abort_IT+0x1a4>)
 8004478:	4293      	cmp	r3, r2
 800447a:	d045      	beq.n	8004508 <HAL_DMA_Abort_IT+0xc8>
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4a59      	ldr	r2, [pc, #356]	@ (80045e8 <HAL_DMA_Abort_IT+0x1a8>)
 8004482:	4293      	cmp	r3, r2
 8004484:	d040      	beq.n	8004508 <HAL_DMA_Abort_IT+0xc8>
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4a58      	ldr	r2, [pc, #352]	@ (80045ec <HAL_DMA_Abort_IT+0x1ac>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d03b      	beq.n	8004508 <HAL_DMA_Abort_IT+0xc8>
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	4a56      	ldr	r2, [pc, #344]	@ (80045f0 <HAL_DMA_Abort_IT+0x1b0>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d036      	beq.n	8004508 <HAL_DMA_Abort_IT+0xc8>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	4a55      	ldr	r2, [pc, #340]	@ (80045f4 <HAL_DMA_Abort_IT+0x1b4>)
 80044a0:	4293      	cmp	r3, r2
 80044a2:	d031      	beq.n	8004508 <HAL_DMA_Abort_IT+0xc8>
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	4a53      	ldr	r2, [pc, #332]	@ (80045f8 <HAL_DMA_Abort_IT+0x1b8>)
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d02c      	beq.n	8004508 <HAL_DMA_Abort_IT+0xc8>
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4a52      	ldr	r2, [pc, #328]	@ (80045fc <HAL_DMA_Abort_IT+0x1bc>)
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d027      	beq.n	8004508 <HAL_DMA_Abort_IT+0xc8>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4a50      	ldr	r2, [pc, #320]	@ (8004600 <HAL_DMA_Abort_IT+0x1c0>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d022      	beq.n	8004508 <HAL_DMA_Abort_IT+0xc8>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	4a4f      	ldr	r2, [pc, #316]	@ (8004604 <HAL_DMA_Abort_IT+0x1c4>)
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d01d      	beq.n	8004508 <HAL_DMA_Abort_IT+0xc8>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4a4d      	ldr	r2, [pc, #308]	@ (8004608 <HAL_DMA_Abort_IT+0x1c8>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d018      	beq.n	8004508 <HAL_DMA_Abort_IT+0xc8>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4a4c      	ldr	r2, [pc, #304]	@ (800460c <HAL_DMA_Abort_IT+0x1cc>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d013      	beq.n	8004508 <HAL_DMA_Abort_IT+0xc8>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4a4a      	ldr	r2, [pc, #296]	@ (8004610 <HAL_DMA_Abort_IT+0x1d0>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d00e      	beq.n	8004508 <HAL_DMA_Abort_IT+0xc8>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4a49      	ldr	r2, [pc, #292]	@ (8004614 <HAL_DMA_Abort_IT+0x1d4>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d009      	beq.n	8004508 <HAL_DMA_Abort_IT+0xc8>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4a47      	ldr	r2, [pc, #284]	@ (8004618 <HAL_DMA_Abort_IT+0x1d8>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d004      	beq.n	8004508 <HAL_DMA_Abort_IT+0xc8>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4a46      	ldr	r2, [pc, #280]	@ (800461c <HAL_DMA_Abort_IT+0x1dc>)
 8004504:	4293      	cmp	r3, r2
 8004506:	d101      	bne.n	800450c <HAL_DMA_Abort_IT+0xcc>
 8004508:	2301      	movs	r3, #1
 800450a:	e000      	b.n	800450e <HAL_DMA_Abort_IT+0xce>
 800450c:	2300      	movs	r3, #0
 800450e:	2b00      	cmp	r3, #0
 8004510:	f000 8086 	beq.w	8004620 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2204      	movs	r2, #4
 8004518:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	4a2f      	ldr	r2, [pc, #188]	@ (80045e0 <HAL_DMA_Abort_IT+0x1a0>)
 8004522:	4293      	cmp	r3, r2
 8004524:	d04a      	beq.n	80045bc <HAL_DMA_Abort_IT+0x17c>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4a2e      	ldr	r2, [pc, #184]	@ (80045e4 <HAL_DMA_Abort_IT+0x1a4>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d045      	beq.n	80045bc <HAL_DMA_Abort_IT+0x17c>
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	4a2c      	ldr	r2, [pc, #176]	@ (80045e8 <HAL_DMA_Abort_IT+0x1a8>)
 8004536:	4293      	cmp	r3, r2
 8004538:	d040      	beq.n	80045bc <HAL_DMA_Abort_IT+0x17c>
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	4a2b      	ldr	r2, [pc, #172]	@ (80045ec <HAL_DMA_Abort_IT+0x1ac>)
 8004540:	4293      	cmp	r3, r2
 8004542:	d03b      	beq.n	80045bc <HAL_DMA_Abort_IT+0x17c>
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	4a29      	ldr	r2, [pc, #164]	@ (80045f0 <HAL_DMA_Abort_IT+0x1b0>)
 800454a:	4293      	cmp	r3, r2
 800454c:	d036      	beq.n	80045bc <HAL_DMA_Abort_IT+0x17c>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	4a28      	ldr	r2, [pc, #160]	@ (80045f4 <HAL_DMA_Abort_IT+0x1b4>)
 8004554:	4293      	cmp	r3, r2
 8004556:	d031      	beq.n	80045bc <HAL_DMA_Abort_IT+0x17c>
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	4a26      	ldr	r2, [pc, #152]	@ (80045f8 <HAL_DMA_Abort_IT+0x1b8>)
 800455e:	4293      	cmp	r3, r2
 8004560:	d02c      	beq.n	80045bc <HAL_DMA_Abort_IT+0x17c>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	4a25      	ldr	r2, [pc, #148]	@ (80045fc <HAL_DMA_Abort_IT+0x1bc>)
 8004568:	4293      	cmp	r3, r2
 800456a:	d027      	beq.n	80045bc <HAL_DMA_Abort_IT+0x17c>
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a23      	ldr	r2, [pc, #140]	@ (8004600 <HAL_DMA_Abort_IT+0x1c0>)
 8004572:	4293      	cmp	r3, r2
 8004574:	d022      	beq.n	80045bc <HAL_DMA_Abort_IT+0x17c>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	4a22      	ldr	r2, [pc, #136]	@ (8004604 <HAL_DMA_Abort_IT+0x1c4>)
 800457c:	4293      	cmp	r3, r2
 800457e:	d01d      	beq.n	80045bc <HAL_DMA_Abort_IT+0x17c>
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4a20      	ldr	r2, [pc, #128]	@ (8004608 <HAL_DMA_Abort_IT+0x1c8>)
 8004586:	4293      	cmp	r3, r2
 8004588:	d018      	beq.n	80045bc <HAL_DMA_Abort_IT+0x17c>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	4a1f      	ldr	r2, [pc, #124]	@ (800460c <HAL_DMA_Abort_IT+0x1cc>)
 8004590:	4293      	cmp	r3, r2
 8004592:	d013      	beq.n	80045bc <HAL_DMA_Abort_IT+0x17c>
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4a1d      	ldr	r2, [pc, #116]	@ (8004610 <HAL_DMA_Abort_IT+0x1d0>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d00e      	beq.n	80045bc <HAL_DMA_Abort_IT+0x17c>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	4a1c      	ldr	r2, [pc, #112]	@ (8004614 <HAL_DMA_Abort_IT+0x1d4>)
 80045a4:	4293      	cmp	r3, r2
 80045a6:	d009      	beq.n	80045bc <HAL_DMA_Abort_IT+0x17c>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	4a1a      	ldr	r2, [pc, #104]	@ (8004618 <HAL_DMA_Abort_IT+0x1d8>)
 80045ae:	4293      	cmp	r3, r2
 80045b0:	d004      	beq.n	80045bc <HAL_DMA_Abort_IT+0x17c>
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4a19      	ldr	r2, [pc, #100]	@ (800461c <HAL_DMA_Abort_IT+0x1dc>)
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d108      	bne.n	80045ce <HAL_DMA_Abort_IT+0x18e>
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	681a      	ldr	r2, [r3, #0]
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f022 0201 	bic.w	r2, r2, #1
 80045ca:	601a      	str	r2, [r3, #0]
 80045cc:	e178      	b.n	80048c0 <HAL_DMA_Abort_IT+0x480>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	681a      	ldr	r2, [r3, #0]
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f022 0201 	bic.w	r2, r2, #1
 80045dc:	601a      	str	r2, [r3, #0]
 80045de:	e16f      	b.n	80048c0 <HAL_DMA_Abort_IT+0x480>
 80045e0:	40020010 	.word	0x40020010
 80045e4:	40020028 	.word	0x40020028
 80045e8:	40020040 	.word	0x40020040
 80045ec:	40020058 	.word	0x40020058
 80045f0:	40020070 	.word	0x40020070
 80045f4:	40020088 	.word	0x40020088
 80045f8:	400200a0 	.word	0x400200a0
 80045fc:	400200b8 	.word	0x400200b8
 8004600:	40020410 	.word	0x40020410
 8004604:	40020428 	.word	0x40020428
 8004608:	40020440 	.word	0x40020440
 800460c:	40020458 	.word	0x40020458
 8004610:	40020470 	.word	0x40020470
 8004614:	40020488 	.word	0x40020488
 8004618:	400204a0 	.word	0x400204a0
 800461c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	681a      	ldr	r2, [r3, #0]
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f022 020e 	bic.w	r2, r2, #14
 800462e:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	4a6c      	ldr	r2, [pc, #432]	@ (80047e8 <HAL_DMA_Abort_IT+0x3a8>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d04a      	beq.n	80046d0 <HAL_DMA_Abort_IT+0x290>
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	4a6b      	ldr	r2, [pc, #428]	@ (80047ec <HAL_DMA_Abort_IT+0x3ac>)
 8004640:	4293      	cmp	r3, r2
 8004642:	d045      	beq.n	80046d0 <HAL_DMA_Abort_IT+0x290>
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4a69      	ldr	r2, [pc, #420]	@ (80047f0 <HAL_DMA_Abort_IT+0x3b0>)
 800464a:	4293      	cmp	r3, r2
 800464c:	d040      	beq.n	80046d0 <HAL_DMA_Abort_IT+0x290>
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4a68      	ldr	r2, [pc, #416]	@ (80047f4 <HAL_DMA_Abort_IT+0x3b4>)
 8004654:	4293      	cmp	r3, r2
 8004656:	d03b      	beq.n	80046d0 <HAL_DMA_Abort_IT+0x290>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4a66      	ldr	r2, [pc, #408]	@ (80047f8 <HAL_DMA_Abort_IT+0x3b8>)
 800465e:	4293      	cmp	r3, r2
 8004660:	d036      	beq.n	80046d0 <HAL_DMA_Abort_IT+0x290>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4a65      	ldr	r2, [pc, #404]	@ (80047fc <HAL_DMA_Abort_IT+0x3bc>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d031      	beq.n	80046d0 <HAL_DMA_Abort_IT+0x290>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	4a63      	ldr	r2, [pc, #396]	@ (8004800 <HAL_DMA_Abort_IT+0x3c0>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d02c      	beq.n	80046d0 <HAL_DMA_Abort_IT+0x290>
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	4a62      	ldr	r2, [pc, #392]	@ (8004804 <HAL_DMA_Abort_IT+0x3c4>)
 800467c:	4293      	cmp	r3, r2
 800467e:	d027      	beq.n	80046d0 <HAL_DMA_Abort_IT+0x290>
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	4a60      	ldr	r2, [pc, #384]	@ (8004808 <HAL_DMA_Abort_IT+0x3c8>)
 8004686:	4293      	cmp	r3, r2
 8004688:	d022      	beq.n	80046d0 <HAL_DMA_Abort_IT+0x290>
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	4a5f      	ldr	r2, [pc, #380]	@ (800480c <HAL_DMA_Abort_IT+0x3cc>)
 8004690:	4293      	cmp	r3, r2
 8004692:	d01d      	beq.n	80046d0 <HAL_DMA_Abort_IT+0x290>
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4a5d      	ldr	r2, [pc, #372]	@ (8004810 <HAL_DMA_Abort_IT+0x3d0>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d018      	beq.n	80046d0 <HAL_DMA_Abort_IT+0x290>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	4a5c      	ldr	r2, [pc, #368]	@ (8004814 <HAL_DMA_Abort_IT+0x3d4>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d013      	beq.n	80046d0 <HAL_DMA_Abort_IT+0x290>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	4a5a      	ldr	r2, [pc, #360]	@ (8004818 <HAL_DMA_Abort_IT+0x3d8>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d00e      	beq.n	80046d0 <HAL_DMA_Abort_IT+0x290>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4a59      	ldr	r2, [pc, #356]	@ (800481c <HAL_DMA_Abort_IT+0x3dc>)
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d009      	beq.n	80046d0 <HAL_DMA_Abort_IT+0x290>
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	4a57      	ldr	r2, [pc, #348]	@ (8004820 <HAL_DMA_Abort_IT+0x3e0>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d004      	beq.n	80046d0 <HAL_DMA_Abort_IT+0x290>
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4a56      	ldr	r2, [pc, #344]	@ (8004824 <HAL_DMA_Abort_IT+0x3e4>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d108      	bne.n	80046e2 <HAL_DMA_Abort_IT+0x2a2>
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	681a      	ldr	r2, [r3, #0]
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f022 0201 	bic.w	r2, r2, #1
 80046de:	601a      	str	r2, [r3, #0]
 80046e0:	e007      	b.n	80046f2 <HAL_DMA_Abort_IT+0x2b2>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	681a      	ldr	r2, [r3, #0]
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f022 0201 	bic.w	r2, r2, #1
 80046f0:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	4a3c      	ldr	r2, [pc, #240]	@ (80047e8 <HAL_DMA_Abort_IT+0x3a8>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d072      	beq.n	80047e2 <HAL_DMA_Abort_IT+0x3a2>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	4a3a      	ldr	r2, [pc, #232]	@ (80047ec <HAL_DMA_Abort_IT+0x3ac>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d06d      	beq.n	80047e2 <HAL_DMA_Abort_IT+0x3a2>
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	4a39      	ldr	r2, [pc, #228]	@ (80047f0 <HAL_DMA_Abort_IT+0x3b0>)
 800470c:	4293      	cmp	r3, r2
 800470e:	d068      	beq.n	80047e2 <HAL_DMA_Abort_IT+0x3a2>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	4a37      	ldr	r2, [pc, #220]	@ (80047f4 <HAL_DMA_Abort_IT+0x3b4>)
 8004716:	4293      	cmp	r3, r2
 8004718:	d063      	beq.n	80047e2 <HAL_DMA_Abort_IT+0x3a2>
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	4a36      	ldr	r2, [pc, #216]	@ (80047f8 <HAL_DMA_Abort_IT+0x3b8>)
 8004720:	4293      	cmp	r3, r2
 8004722:	d05e      	beq.n	80047e2 <HAL_DMA_Abort_IT+0x3a2>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4a34      	ldr	r2, [pc, #208]	@ (80047fc <HAL_DMA_Abort_IT+0x3bc>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d059      	beq.n	80047e2 <HAL_DMA_Abort_IT+0x3a2>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	4a33      	ldr	r2, [pc, #204]	@ (8004800 <HAL_DMA_Abort_IT+0x3c0>)
 8004734:	4293      	cmp	r3, r2
 8004736:	d054      	beq.n	80047e2 <HAL_DMA_Abort_IT+0x3a2>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4a31      	ldr	r2, [pc, #196]	@ (8004804 <HAL_DMA_Abort_IT+0x3c4>)
 800473e:	4293      	cmp	r3, r2
 8004740:	d04f      	beq.n	80047e2 <HAL_DMA_Abort_IT+0x3a2>
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	4a30      	ldr	r2, [pc, #192]	@ (8004808 <HAL_DMA_Abort_IT+0x3c8>)
 8004748:	4293      	cmp	r3, r2
 800474a:	d04a      	beq.n	80047e2 <HAL_DMA_Abort_IT+0x3a2>
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4a2e      	ldr	r2, [pc, #184]	@ (800480c <HAL_DMA_Abort_IT+0x3cc>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d045      	beq.n	80047e2 <HAL_DMA_Abort_IT+0x3a2>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	4a2d      	ldr	r2, [pc, #180]	@ (8004810 <HAL_DMA_Abort_IT+0x3d0>)
 800475c:	4293      	cmp	r3, r2
 800475e:	d040      	beq.n	80047e2 <HAL_DMA_Abort_IT+0x3a2>
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4a2b      	ldr	r2, [pc, #172]	@ (8004814 <HAL_DMA_Abort_IT+0x3d4>)
 8004766:	4293      	cmp	r3, r2
 8004768:	d03b      	beq.n	80047e2 <HAL_DMA_Abort_IT+0x3a2>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	4a2a      	ldr	r2, [pc, #168]	@ (8004818 <HAL_DMA_Abort_IT+0x3d8>)
 8004770:	4293      	cmp	r3, r2
 8004772:	d036      	beq.n	80047e2 <HAL_DMA_Abort_IT+0x3a2>
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4a28      	ldr	r2, [pc, #160]	@ (800481c <HAL_DMA_Abort_IT+0x3dc>)
 800477a:	4293      	cmp	r3, r2
 800477c:	d031      	beq.n	80047e2 <HAL_DMA_Abort_IT+0x3a2>
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	4a27      	ldr	r2, [pc, #156]	@ (8004820 <HAL_DMA_Abort_IT+0x3e0>)
 8004784:	4293      	cmp	r3, r2
 8004786:	d02c      	beq.n	80047e2 <HAL_DMA_Abort_IT+0x3a2>
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	4a25      	ldr	r2, [pc, #148]	@ (8004824 <HAL_DMA_Abort_IT+0x3e4>)
 800478e:	4293      	cmp	r3, r2
 8004790:	d027      	beq.n	80047e2 <HAL_DMA_Abort_IT+0x3a2>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4a24      	ldr	r2, [pc, #144]	@ (8004828 <HAL_DMA_Abort_IT+0x3e8>)
 8004798:	4293      	cmp	r3, r2
 800479a:	d022      	beq.n	80047e2 <HAL_DMA_Abort_IT+0x3a2>
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	4a22      	ldr	r2, [pc, #136]	@ (800482c <HAL_DMA_Abort_IT+0x3ec>)
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d01d      	beq.n	80047e2 <HAL_DMA_Abort_IT+0x3a2>
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	4a21      	ldr	r2, [pc, #132]	@ (8004830 <HAL_DMA_Abort_IT+0x3f0>)
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d018      	beq.n	80047e2 <HAL_DMA_Abort_IT+0x3a2>
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4a1f      	ldr	r2, [pc, #124]	@ (8004834 <HAL_DMA_Abort_IT+0x3f4>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d013      	beq.n	80047e2 <HAL_DMA_Abort_IT+0x3a2>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	4a1e      	ldr	r2, [pc, #120]	@ (8004838 <HAL_DMA_Abort_IT+0x3f8>)
 80047c0:	4293      	cmp	r3, r2
 80047c2:	d00e      	beq.n	80047e2 <HAL_DMA_Abort_IT+0x3a2>
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4a1c      	ldr	r2, [pc, #112]	@ (800483c <HAL_DMA_Abort_IT+0x3fc>)
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d009      	beq.n	80047e2 <HAL_DMA_Abort_IT+0x3a2>
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4a1b      	ldr	r2, [pc, #108]	@ (8004840 <HAL_DMA_Abort_IT+0x400>)
 80047d4:	4293      	cmp	r3, r2
 80047d6:	d004      	beq.n	80047e2 <HAL_DMA_Abort_IT+0x3a2>
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	4a19      	ldr	r2, [pc, #100]	@ (8004844 <HAL_DMA_Abort_IT+0x404>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d132      	bne.n	8004848 <HAL_DMA_Abort_IT+0x408>
 80047e2:	2301      	movs	r3, #1
 80047e4:	e031      	b.n	800484a <HAL_DMA_Abort_IT+0x40a>
 80047e6:	bf00      	nop
 80047e8:	40020010 	.word	0x40020010
 80047ec:	40020028 	.word	0x40020028
 80047f0:	40020040 	.word	0x40020040
 80047f4:	40020058 	.word	0x40020058
 80047f8:	40020070 	.word	0x40020070
 80047fc:	40020088 	.word	0x40020088
 8004800:	400200a0 	.word	0x400200a0
 8004804:	400200b8 	.word	0x400200b8
 8004808:	40020410 	.word	0x40020410
 800480c:	40020428 	.word	0x40020428
 8004810:	40020440 	.word	0x40020440
 8004814:	40020458 	.word	0x40020458
 8004818:	40020470 	.word	0x40020470
 800481c:	40020488 	.word	0x40020488
 8004820:	400204a0 	.word	0x400204a0
 8004824:	400204b8 	.word	0x400204b8
 8004828:	58025408 	.word	0x58025408
 800482c:	5802541c 	.word	0x5802541c
 8004830:	58025430 	.word	0x58025430
 8004834:	58025444 	.word	0x58025444
 8004838:	58025458 	.word	0x58025458
 800483c:	5802546c 	.word	0x5802546c
 8004840:	58025480 	.word	0x58025480
 8004844:	58025494 	.word	0x58025494
 8004848:	2300      	movs	r3, #0
 800484a:	2b00      	cmp	r3, #0
 800484c:	d028      	beq.n	80048a0 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004852:	681a      	ldr	r2, [r3, #0]
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004858:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800485c:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004862:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004868:	f003 031f 	and.w	r3, r3, #31
 800486c:	2201      	movs	r2, #1
 800486e:	409a      	lsls	r2, r3
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004878:	687a      	ldr	r2, [r7, #4]
 800487a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800487c:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004882:	2b00      	cmp	r3, #0
 8004884:	d00c      	beq.n	80048a0 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800488a:	681a      	ldr	r2, [r3, #0]
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004890:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004894:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800489a:	687a      	ldr	r2, [r7, #4]
 800489c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800489e:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2201      	movs	r2, #1
 80048a4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2200      	movs	r2, #0
 80048ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d003      	beq.n	80048c0 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048bc:	6878      	ldr	r0, [r7, #4]
 80048be:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80048c0:	2300      	movs	r3, #0
}
 80048c2:	4618      	mov	r0, r3
 80048c4:	3710      	adds	r7, #16
 80048c6:	46bd      	mov	sp, r7
 80048c8:	bd80      	pop	{r7, pc}
 80048ca:	bf00      	nop

080048cc <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b08a      	sub	sp, #40	@ 0x28
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80048d4:	2300      	movs	r3, #0
 80048d6:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80048d8:	4b67      	ldr	r3, [pc, #412]	@ (8004a78 <HAL_DMA_IRQHandler+0x1ac>)
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	4a67      	ldr	r2, [pc, #412]	@ (8004a7c <HAL_DMA_IRQHandler+0x1b0>)
 80048de:	fba2 2303 	umull	r2, r3, r2, r3
 80048e2:	0a9b      	lsrs	r3, r3, #10
 80048e4:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048ea:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048f0:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80048f2:	6a3b      	ldr	r3, [r7, #32]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80048f8:	69fb      	ldr	r3, [r7, #28]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	4a5f      	ldr	r2, [pc, #380]	@ (8004a80 <HAL_DMA_IRQHandler+0x1b4>)
 8004904:	4293      	cmp	r3, r2
 8004906:	d04a      	beq.n	800499e <HAL_DMA_IRQHandler+0xd2>
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4a5d      	ldr	r2, [pc, #372]	@ (8004a84 <HAL_DMA_IRQHandler+0x1b8>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d045      	beq.n	800499e <HAL_DMA_IRQHandler+0xd2>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4a5c      	ldr	r2, [pc, #368]	@ (8004a88 <HAL_DMA_IRQHandler+0x1bc>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d040      	beq.n	800499e <HAL_DMA_IRQHandler+0xd2>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4a5a      	ldr	r2, [pc, #360]	@ (8004a8c <HAL_DMA_IRQHandler+0x1c0>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d03b      	beq.n	800499e <HAL_DMA_IRQHandler+0xd2>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	4a59      	ldr	r2, [pc, #356]	@ (8004a90 <HAL_DMA_IRQHandler+0x1c4>)
 800492c:	4293      	cmp	r3, r2
 800492e:	d036      	beq.n	800499e <HAL_DMA_IRQHandler+0xd2>
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	4a57      	ldr	r2, [pc, #348]	@ (8004a94 <HAL_DMA_IRQHandler+0x1c8>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d031      	beq.n	800499e <HAL_DMA_IRQHandler+0xd2>
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	4a56      	ldr	r2, [pc, #344]	@ (8004a98 <HAL_DMA_IRQHandler+0x1cc>)
 8004940:	4293      	cmp	r3, r2
 8004942:	d02c      	beq.n	800499e <HAL_DMA_IRQHandler+0xd2>
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	4a54      	ldr	r2, [pc, #336]	@ (8004a9c <HAL_DMA_IRQHandler+0x1d0>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d027      	beq.n	800499e <HAL_DMA_IRQHandler+0xd2>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	4a53      	ldr	r2, [pc, #332]	@ (8004aa0 <HAL_DMA_IRQHandler+0x1d4>)
 8004954:	4293      	cmp	r3, r2
 8004956:	d022      	beq.n	800499e <HAL_DMA_IRQHandler+0xd2>
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	4a51      	ldr	r2, [pc, #324]	@ (8004aa4 <HAL_DMA_IRQHandler+0x1d8>)
 800495e:	4293      	cmp	r3, r2
 8004960:	d01d      	beq.n	800499e <HAL_DMA_IRQHandler+0xd2>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	4a50      	ldr	r2, [pc, #320]	@ (8004aa8 <HAL_DMA_IRQHandler+0x1dc>)
 8004968:	4293      	cmp	r3, r2
 800496a:	d018      	beq.n	800499e <HAL_DMA_IRQHandler+0xd2>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4a4e      	ldr	r2, [pc, #312]	@ (8004aac <HAL_DMA_IRQHandler+0x1e0>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d013      	beq.n	800499e <HAL_DMA_IRQHandler+0xd2>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	4a4d      	ldr	r2, [pc, #308]	@ (8004ab0 <HAL_DMA_IRQHandler+0x1e4>)
 800497c:	4293      	cmp	r3, r2
 800497e:	d00e      	beq.n	800499e <HAL_DMA_IRQHandler+0xd2>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4a4b      	ldr	r2, [pc, #300]	@ (8004ab4 <HAL_DMA_IRQHandler+0x1e8>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d009      	beq.n	800499e <HAL_DMA_IRQHandler+0xd2>
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	4a4a      	ldr	r2, [pc, #296]	@ (8004ab8 <HAL_DMA_IRQHandler+0x1ec>)
 8004990:	4293      	cmp	r3, r2
 8004992:	d004      	beq.n	800499e <HAL_DMA_IRQHandler+0xd2>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	4a48      	ldr	r2, [pc, #288]	@ (8004abc <HAL_DMA_IRQHandler+0x1f0>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d101      	bne.n	80049a2 <HAL_DMA_IRQHandler+0xd6>
 800499e:	2301      	movs	r3, #1
 80049a0:	e000      	b.n	80049a4 <HAL_DMA_IRQHandler+0xd8>
 80049a2:	2300      	movs	r3, #0
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	f000 842b 	beq.w	8005200 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049ae:	f003 031f 	and.w	r3, r3, #31
 80049b2:	2208      	movs	r2, #8
 80049b4:	409a      	lsls	r2, r3
 80049b6:	69bb      	ldr	r3, [r7, #24]
 80049b8:	4013      	ands	r3, r2
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	f000 80a2 	beq.w	8004b04 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	4a2e      	ldr	r2, [pc, #184]	@ (8004a80 <HAL_DMA_IRQHandler+0x1b4>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d04a      	beq.n	8004a60 <HAL_DMA_IRQHandler+0x194>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	4a2d      	ldr	r2, [pc, #180]	@ (8004a84 <HAL_DMA_IRQHandler+0x1b8>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d045      	beq.n	8004a60 <HAL_DMA_IRQHandler+0x194>
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4a2b      	ldr	r2, [pc, #172]	@ (8004a88 <HAL_DMA_IRQHandler+0x1bc>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d040      	beq.n	8004a60 <HAL_DMA_IRQHandler+0x194>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4a2a      	ldr	r2, [pc, #168]	@ (8004a8c <HAL_DMA_IRQHandler+0x1c0>)
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d03b      	beq.n	8004a60 <HAL_DMA_IRQHandler+0x194>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a28      	ldr	r2, [pc, #160]	@ (8004a90 <HAL_DMA_IRQHandler+0x1c4>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d036      	beq.n	8004a60 <HAL_DMA_IRQHandler+0x194>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4a27      	ldr	r2, [pc, #156]	@ (8004a94 <HAL_DMA_IRQHandler+0x1c8>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d031      	beq.n	8004a60 <HAL_DMA_IRQHandler+0x194>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	4a25      	ldr	r2, [pc, #148]	@ (8004a98 <HAL_DMA_IRQHandler+0x1cc>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d02c      	beq.n	8004a60 <HAL_DMA_IRQHandler+0x194>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	4a24      	ldr	r2, [pc, #144]	@ (8004a9c <HAL_DMA_IRQHandler+0x1d0>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d027      	beq.n	8004a60 <HAL_DMA_IRQHandler+0x194>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	4a22      	ldr	r2, [pc, #136]	@ (8004aa0 <HAL_DMA_IRQHandler+0x1d4>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d022      	beq.n	8004a60 <HAL_DMA_IRQHandler+0x194>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	4a21      	ldr	r2, [pc, #132]	@ (8004aa4 <HAL_DMA_IRQHandler+0x1d8>)
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d01d      	beq.n	8004a60 <HAL_DMA_IRQHandler+0x194>
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	4a1f      	ldr	r2, [pc, #124]	@ (8004aa8 <HAL_DMA_IRQHandler+0x1dc>)
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d018      	beq.n	8004a60 <HAL_DMA_IRQHandler+0x194>
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	4a1e      	ldr	r2, [pc, #120]	@ (8004aac <HAL_DMA_IRQHandler+0x1e0>)
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d013      	beq.n	8004a60 <HAL_DMA_IRQHandler+0x194>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	4a1c      	ldr	r2, [pc, #112]	@ (8004ab0 <HAL_DMA_IRQHandler+0x1e4>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d00e      	beq.n	8004a60 <HAL_DMA_IRQHandler+0x194>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4a1b      	ldr	r2, [pc, #108]	@ (8004ab4 <HAL_DMA_IRQHandler+0x1e8>)
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d009      	beq.n	8004a60 <HAL_DMA_IRQHandler+0x194>
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a19      	ldr	r2, [pc, #100]	@ (8004ab8 <HAL_DMA_IRQHandler+0x1ec>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d004      	beq.n	8004a60 <HAL_DMA_IRQHandler+0x194>
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4a18      	ldr	r2, [pc, #96]	@ (8004abc <HAL_DMA_IRQHandler+0x1f0>)
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d12f      	bne.n	8004ac0 <HAL_DMA_IRQHandler+0x1f4>
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f003 0304 	and.w	r3, r3, #4
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	bf14      	ite	ne
 8004a6e:	2301      	movne	r3, #1
 8004a70:	2300      	moveq	r3, #0
 8004a72:	b2db      	uxtb	r3, r3
 8004a74:	e02e      	b.n	8004ad4 <HAL_DMA_IRQHandler+0x208>
 8004a76:	bf00      	nop
 8004a78:	24000004 	.word	0x24000004
 8004a7c:	1b4e81b5 	.word	0x1b4e81b5
 8004a80:	40020010 	.word	0x40020010
 8004a84:	40020028 	.word	0x40020028
 8004a88:	40020040 	.word	0x40020040
 8004a8c:	40020058 	.word	0x40020058
 8004a90:	40020070 	.word	0x40020070
 8004a94:	40020088 	.word	0x40020088
 8004a98:	400200a0 	.word	0x400200a0
 8004a9c:	400200b8 	.word	0x400200b8
 8004aa0:	40020410 	.word	0x40020410
 8004aa4:	40020428 	.word	0x40020428
 8004aa8:	40020440 	.word	0x40020440
 8004aac:	40020458 	.word	0x40020458
 8004ab0:	40020470 	.word	0x40020470
 8004ab4:	40020488 	.word	0x40020488
 8004ab8:	400204a0 	.word	0x400204a0
 8004abc:	400204b8 	.word	0x400204b8
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f003 0308 	and.w	r3, r3, #8
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	bf14      	ite	ne
 8004ace:	2301      	movne	r3, #1
 8004ad0:	2300      	moveq	r3, #0
 8004ad2:	b2db      	uxtb	r3, r3
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d015      	beq.n	8004b04 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	681a      	ldr	r2, [r3, #0]
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f022 0204 	bic.w	r2, r2, #4
 8004ae6:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004aec:	f003 031f 	and.w	r3, r3, #31
 8004af0:	2208      	movs	r2, #8
 8004af2:	409a      	lsls	r2, r3
 8004af4:	6a3b      	ldr	r3, [r7, #32]
 8004af6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004afc:	f043 0201 	orr.w	r2, r3, #1
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b08:	f003 031f 	and.w	r3, r3, #31
 8004b0c:	69ba      	ldr	r2, [r7, #24]
 8004b0e:	fa22 f303 	lsr.w	r3, r2, r3
 8004b12:	f003 0301 	and.w	r3, r3, #1
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d06e      	beq.n	8004bf8 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	4a69      	ldr	r2, [pc, #420]	@ (8004cc4 <HAL_DMA_IRQHandler+0x3f8>)
 8004b20:	4293      	cmp	r3, r2
 8004b22:	d04a      	beq.n	8004bba <HAL_DMA_IRQHandler+0x2ee>
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	4a67      	ldr	r2, [pc, #412]	@ (8004cc8 <HAL_DMA_IRQHandler+0x3fc>)
 8004b2a:	4293      	cmp	r3, r2
 8004b2c:	d045      	beq.n	8004bba <HAL_DMA_IRQHandler+0x2ee>
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	4a66      	ldr	r2, [pc, #408]	@ (8004ccc <HAL_DMA_IRQHandler+0x400>)
 8004b34:	4293      	cmp	r3, r2
 8004b36:	d040      	beq.n	8004bba <HAL_DMA_IRQHandler+0x2ee>
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	4a64      	ldr	r2, [pc, #400]	@ (8004cd0 <HAL_DMA_IRQHandler+0x404>)
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d03b      	beq.n	8004bba <HAL_DMA_IRQHandler+0x2ee>
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	4a63      	ldr	r2, [pc, #396]	@ (8004cd4 <HAL_DMA_IRQHandler+0x408>)
 8004b48:	4293      	cmp	r3, r2
 8004b4a:	d036      	beq.n	8004bba <HAL_DMA_IRQHandler+0x2ee>
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	4a61      	ldr	r2, [pc, #388]	@ (8004cd8 <HAL_DMA_IRQHandler+0x40c>)
 8004b52:	4293      	cmp	r3, r2
 8004b54:	d031      	beq.n	8004bba <HAL_DMA_IRQHandler+0x2ee>
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	4a60      	ldr	r2, [pc, #384]	@ (8004cdc <HAL_DMA_IRQHandler+0x410>)
 8004b5c:	4293      	cmp	r3, r2
 8004b5e:	d02c      	beq.n	8004bba <HAL_DMA_IRQHandler+0x2ee>
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	4a5e      	ldr	r2, [pc, #376]	@ (8004ce0 <HAL_DMA_IRQHandler+0x414>)
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d027      	beq.n	8004bba <HAL_DMA_IRQHandler+0x2ee>
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	4a5d      	ldr	r2, [pc, #372]	@ (8004ce4 <HAL_DMA_IRQHandler+0x418>)
 8004b70:	4293      	cmp	r3, r2
 8004b72:	d022      	beq.n	8004bba <HAL_DMA_IRQHandler+0x2ee>
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	4a5b      	ldr	r2, [pc, #364]	@ (8004ce8 <HAL_DMA_IRQHandler+0x41c>)
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d01d      	beq.n	8004bba <HAL_DMA_IRQHandler+0x2ee>
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	4a5a      	ldr	r2, [pc, #360]	@ (8004cec <HAL_DMA_IRQHandler+0x420>)
 8004b84:	4293      	cmp	r3, r2
 8004b86:	d018      	beq.n	8004bba <HAL_DMA_IRQHandler+0x2ee>
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	4a58      	ldr	r2, [pc, #352]	@ (8004cf0 <HAL_DMA_IRQHandler+0x424>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d013      	beq.n	8004bba <HAL_DMA_IRQHandler+0x2ee>
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	4a57      	ldr	r2, [pc, #348]	@ (8004cf4 <HAL_DMA_IRQHandler+0x428>)
 8004b98:	4293      	cmp	r3, r2
 8004b9a:	d00e      	beq.n	8004bba <HAL_DMA_IRQHandler+0x2ee>
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	4a55      	ldr	r2, [pc, #340]	@ (8004cf8 <HAL_DMA_IRQHandler+0x42c>)
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	d009      	beq.n	8004bba <HAL_DMA_IRQHandler+0x2ee>
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	4a54      	ldr	r2, [pc, #336]	@ (8004cfc <HAL_DMA_IRQHandler+0x430>)
 8004bac:	4293      	cmp	r3, r2
 8004bae:	d004      	beq.n	8004bba <HAL_DMA_IRQHandler+0x2ee>
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	4a52      	ldr	r2, [pc, #328]	@ (8004d00 <HAL_DMA_IRQHandler+0x434>)
 8004bb6:	4293      	cmp	r3, r2
 8004bb8:	d10a      	bne.n	8004bd0 <HAL_DMA_IRQHandler+0x304>
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	695b      	ldr	r3, [r3, #20]
 8004bc0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	bf14      	ite	ne
 8004bc8:	2301      	movne	r3, #1
 8004bca:	2300      	moveq	r3, #0
 8004bcc:	b2db      	uxtb	r3, r3
 8004bce:	e003      	b.n	8004bd8 <HAL_DMA_IRQHandler+0x30c>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d00d      	beq.n	8004bf8 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004be0:	f003 031f 	and.w	r3, r3, #31
 8004be4:	2201      	movs	r2, #1
 8004be6:	409a      	lsls	r2, r3
 8004be8:	6a3b      	ldr	r3, [r7, #32]
 8004bea:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bf0:	f043 0202 	orr.w	r2, r3, #2
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bfc:	f003 031f 	and.w	r3, r3, #31
 8004c00:	2204      	movs	r2, #4
 8004c02:	409a      	lsls	r2, r3
 8004c04:	69bb      	ldr	r3, [r7, #24]
 8004c06:	4013      	ands	r3, r2
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	f000 808f 	beq.w	8004d2c <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	4a2c      	ldr	r2, [pc, #176]	@ (8004cc4 <HAL_DMA_IRQHandler+0x3f8>)
 8004c14:	4293      	cmp	r3, r2
 8004c16:	d04a      	beq.n	8004cae <HAL_DMA_IRQHandler+0x3e2>
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	4a2a      	ldr	r2, [pc, #168]	@ (8004cc8 <HAL_DMA_IRQHandler+0x3fc>)
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d045      	beq.n	8004cae <HAL_DMA_IRQHandler+0x3e2>
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	4a29      	ldr	r2, [pc, #164]	@ (8004ccc <HAL_DMA_IRQHandler+0x400>)
 8004c28:	4293      	cmp	r3, r2
 8004c2a:	d040      	beq.n	8004cae <HAL_DMA_IRQHandler+0x3e2>
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	4a27      	ldr	r2, [pc, #156]	@ (8004cd0 <HAL_DMA_IRQHandler+0x404>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d03b      	beq.n	8004cae <HAL_DMA_IRQHandler+0x3e2>
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	4a26      	ldr	r2, [pc, #152]	@ (8004cd4 <HAL_DMA_IRQHandler+0x408>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d036      	beq.n	8004cae <HAL_DMA_IRQHandler+0x3e2>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	4a24      	ldr	r2, [pc, #144]	@ (8004cd8 <HAL_DMA_IRQHandler+0x40c>)
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d031      	beq.n	8004cae <HAL_DMA_IRQHandler+0x3e2>
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	4a23      	ldr	r2, [pc, #140]	@ (8004cdc <HAL_DMA_IRQHandler+0x410>)
 8004c50:	4293      	cmp	r3, r2
 8004c52:	d02c      	beq.n	8004cae <HAL_DMA_IRQHandler+0x3e2>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	4a21      	ldr	r2, [pc, #132]	@ (8004ce0 <HAL_DMA_IRQHandler+0x414>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d027      	beq.n	8004cae <HAL_DMA_IRQHandler+0x3e2>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	4a20      	ldr	r2, [pc, #128]	@ (8004ce4 <HAL_DMA_IRQHandler+0x418>)
 8004c64:	4293      	cmp	r3, r2
 8004c66:	d022      	beq.n	8004cae <HAL_DMA_IRQHandler+0x3e2>
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	4a1e      	ldr	r2, [pc, #120]	@ (8004ce8 <HAL_DMA_IRQHandler+0x41c>)
 8004c6e:	4293      	cmp	r3, r2
 8004c70:	d01d      	beq.n	8004cae <HAL_DMA_IRQHandler+0x3e2>
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	4a1d      	ldr	r2, [pc, #116]	@ (8004cec <HAL_DMA_IRQHandler+0x420>)
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	d018      	beq.n	8004cae <HAL_DMA_IRQHandler+0x3e2>
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	4a1b      	ldr	r2, [pc, #108]	@ (8004cf0 <HAL_DMA_IRQHandler+0x424>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d013      	beq.n	8004cae <HAL_DMA_IRQHandler+0x3e2>
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	4a1a      	ldr	r2, [pc, #104]	@ (8004cf4 <HAL_DMA_IRQHandler+0x428>)
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	d00e      	beq.n	8004cae <HAL_DMA_IRQHandler+0x3e2>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	4a18      	ldr	r2, [pc, #96]	@ (8004cf8 <HAL_DMA_IRQHandler+0x42c>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d009      	beq.n	8004cae <HAL_DMA_IRQHandler+0x3e2>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	4a17      	ldr	r2, [pc, #92]	@ (8004cfc <HAL_DMA_IRQHandler+0x430>)
 8004ca0:	4293      	cmp	r3, r2
 8004ca2:	d004      	beq.n	8004cae <HAL_DMA_IRQHandler+0x3e2>
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	4a15      	ldr	r2, [pc, #84]	@ (8004d00 <HAL_DMA_IRQHandler+0x434>)
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d12a      	bne.n	8004d04 <HAL_DMA_IRQHandler+0x438>
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f003 0302 	and.w	r3, r3, #2
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	bf14      	ite	ne
 8004cbc:	2301      	movne	r3, #1
 8004cbe:	2300      	moveq	r3, #0
 8004cc0:	b2db      	uxtb	r3, r3
 8004cc2:	e023      	b.n	8004d0c <HAL_DMA_IRQHandler+0x440>
 8004cc4:	40020010 	.word	0x40020010
 8004cc8:	40020028 	.word	0x40020028
 8004ccc:	40020040 	.word	0x40020040
 8004cd0:	40020058 	.word	0x40020058
 8004cd4:	40020070 	.word	0x40020070
 8004cd8:	40020088 	.word	0x40020088
 8004cdc:	400200a0 	.word	0x400200a0
 8004ce0:	400200b8 	.word	0x400200b8
 8004ce4:	40020410 	.word	0x40020410
 8004ce8:	40020428 	.word	0x40020428
 8004cec:	40020440 	.word	0x40020440
 8004cf0:	40020458 	.word	0x40020458
 8004cf4:	40020470 	.word	0x40020470
 8004cf8:	40020488 	.word	0x40020488
 8004cfc:	400204a0 	.word	0x400204a0
 8004d00:	400204b8 	.word	0x400204b8
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d00d      	beq.n	8004d2c <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d14:	f003 031f 	and.w	r3, r3, #31
 8004d18:	2204      	movs	r2, #4
 8004d1a:	409a      	lsls	r2, r3
 8004d1c:	6a3b      	ldr	r3, [r7, #32]
 8004d1e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d24:	f043 0204 	orr.w	r2, r3, #4
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d30:	f003 031f 	and.w	r3, r3, #31
 8004d34:	2210      	movs	r2, #16
 8004d36:	409a      	lsls	r2, r3
 8004d38:	69bb      	ldr	r3, [r7, #24]
 8004d3a:	4013      	ands	r3, r2
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	f000 80a6 	beq.w	8004e8e <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	4a85      	ldr	r2, [pc, #532]	@ (8004f5c <HAL_DMA_IRQHandler+0x690>)
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d04a      	beq.n	8004de2 <HAL_DMA_IRQHandler+0x516>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4a83      	ldr	r2, [pc, #524]	@ (8004f60 <HAL_DMA_IRQHandler+0x694>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d045      	beq.n	8004de2 <HAL_DMA_IRQHandler+0x516>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	4a82      	ldr	r2, [pc, #520]	@ (8004f64 <HAL_DMA_IRQHandler+0x698>)
 8004d5c:	4293      	cmp	r3, r2
 8004d5e:	d040      	beq.n	8004de2 <HAL_DMA_IRQHandler+0x516>
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4a80      	ldr	r2, [pc, #512]	@ (8004f68 <HAL_DMA_IRQHandler+0x69c>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d03b      	beq.n	8004de2 <HAL_DMA_IRQHandler+0x516>
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	4a7f      	ldr	r2, [pc, #508]	@ (8004f6c <HAL_DMA_IRQHandler+0x6a0>)
 8004d70:	4293      	cmp	r3, r2
 8004d72:	d036      	beq.n	8004de2 <HAL_DMA_IRQHandler+0x516>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	4a7d      	ldr	r2, [pc, #500]	@ (8004f70 <HAL_DMA_IRQHandler+0x6a4>)
 8004d7a:	4293      	cmp	r3, r2
 8004d7c:	d031      	beq.n	8004de2 <HAL_DMA_IRQHandler+0x516>
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	4a7c      	ldr	r2, [pc, #496]	@ (8004f74 <HAL_DMA_IRQHandler+0x6a8>)
 8004d84:	4293      	cmp	r3, r2
 8004d86:	d02c      	beq.n	8004de2 <HAL_DMA_IRQHandler+0x516>
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	4a7a      	ldr	r2, [pc, #488]	@ (8004f78 <HAL_DMA_IRQHandler+0x6ac>)
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d027      	beq.n	8004de2 <HAL_DMA_IRQHandler+0x516>
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	4a79      	ldr	r2, [pc, #484]	@ (8004f7c <HAL_DMA_IRQHandler+0x6b0>)
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	d022      	beq.n	8004de2 <HAL_DMA_IRQHandler+0x516>
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	4a77      	ldr	r2, [pc, #476]	@ (8004f80 <HAL_DMA_IRQHandler+0x6b4>)
 8004da2:	4293      	cmp	r3, r2
 8004da4:	d01d      	beq.n	8004de2 <HAL_DMA_IRQHandler+0x516>
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	4a76      	ldr	r2, [pc, #472]	@ (8004f84 <HAL_DMA_IRQHandler+0x6b8>)
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d018      	beq.n	8004de2 <HAL_DMA_IRQHandler+0x516>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	4a74      	ldr	r2, [pc, #464]	@ (8004f88 <HAL_DMA_IRQHandler+0x6bc>)
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d013      	beq.n	8004de2 <HAL_DMA_IRQHandler+0x516>
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	4a73      	ldr	r2, [pc, #460]	@ (8004f8c <HAL_DMA_IRQHandler+0x6c0>)
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	d00e      	beq.n	8004de2 <HAL_DMA_IRQHandler+0x516>
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	4a71      	ldr	r2, [pc, #452]	@ (8004f90 <HAL_DMA_IRQHandler+0x6c4>)
 8004dca:	4293      	cmp	r3, r2
 8004dcc:	d009      	beq.n	8004de2 <HAL_DMA_IRQHandler+0x516>
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	4a70      	ldr	r2, [pc, #448]	@ (8004f94 <HAL_DMA_IRQHandler+0x6c8>)
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d004      	beq.n	8004de2 <HAL_DMA_IRQHandler+0x516>
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	4a6e      	ldr	r2, [pc, #440]	@ (8004f98 <HAL_DMA_IRQHandler+0x6cc>)
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d10a      	bne.n	8004df8 <HAL_DMA_IRQHandler+0x52c>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f003 0308 	and.w	r3, r3, #8
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	bf14      	ite	ne
 8004df0:	2301      	movne	r3, #1
 8004df2:	2300      	moveq	r3, #0
 8004df4:	b2db      	uxtb	r3, r3
 8004df6:	e009      	b.n	8004e0c <HAL_DMA_IRQHandler+0x540>
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f003 0304 	and.w	r3, r3, #4
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	bf14      	ite	ne
 8004e06:	2301      	movne	r3, #1
 8004e08:	2300      	moveq	r3, #0
 8004e0a:	b2db      	uxtb	r3, r3
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d03e      	beq.n	8004e8e <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e14:	f003 031f 	and.w	r3, r3, #31
 8004e18:	2210      	movs	r2, #16
 8004e1a:	409a      	lsls	r2, r3
 8004e1c:	6a3b      	ldr	r3, [r7, #32]
 8004e1e:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d018      	beq.n	8004e60 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d108      	bne.n	8004e4e <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d024      	beq.n	8004e8e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e48:	6878      	ldr	r0, [r7, #4]
 8004e4a:	4798      	blx	r3
 8004e4c:	e01f      	b.n	8004e8e <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d01b      	beq.n	8004e8e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e5a:	6878      	ldr	r0, [r7, #4]
 8004e5c:	4798      	blx	r3
 8004e5e:	e016      	b.n	8004e8e <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d107      	bne.n	8004e7e <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	681a      	ldr	r2, [r3, #0]
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f022 0208 	bic.w	r2, r2, #8
 8004e7c:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d003      	beq.n	8004e8e <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e8a:	6878      	ldr	r0, [r7, #4]
 8004e8c:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e92:	f003 031f 	and.w	r3, r3, #31
 8004e96:	2220      	movs	r2, #32
 8004e98:	409a      	lsls	r2, r3
 8004e9a:	69bb      	ldr	r3, [r7, #24]
 8004e9c:	4013      	ands	r3, r2
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	f000 8110 	beq.w	80050c4 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	4a2c      	ldr	r2, [pc, #176]	@ (8004f5c <HAL_DMA_IRQHandler+0x690>)
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	d04a      	beq.n	8004f44 <HAL_DMA_IRQHandler+0x678>
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	4a2b      	ldr	r2, [pc, #172]	@ (8004f60 <HAL_DMA_IRQHandler+0x694>)
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	d045      	beq.n	8004f44 <HAL_DMA_IRQHandler+0x678>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4a29      	ldr	r2, [pc, #164]	@ (8004f64 <HAL_DMA_IRQHandler+0x698>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d040      	beq.n	8004f44 <HAL_DMA_IRQHandler+0x678>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	4a28      	ldr	r2, [pc, #160]	@ (8004f68 <HAL_DMA_IRQHandler+0x69c>)
 8004ec8:	4293      	cmp	r3, r2
 8004eca:	d03b      	beq.n	8004f44 <HAL_DMA_IRQHandler+0x678>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4a26      	ldr	r2, [pc, #152]	@ (8004f6c <HAL_DMA_IRQHandler+0x6a0>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d036      	beq.n	8004f44 <HAL_DMA_IRQHandler+0x678>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4a25      	ldr	r2, [pc, #148]	@ (8004f70 <HAL_DMA_IRQHandler+0x6a4>)
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d031      	beq.n	8004f44 <HAL_DMA_IRQHandler+0x678>
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4a23      	ldr	r2, [pc, #140]	@ (8004f74 <HAL_DMA_IRQHandler+0x6a8>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d02c      	beq.n	8004f44 <HAL_DMA_IRQHandler+0x678>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	4a22      	ldr	r2, [pc, #136]	@ (8004f78 <HAL_DMA_IRQHandler+0x6ac>)
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d027      	beq.n	8004f44 <HAL_DMA_IRQHandler+0x678>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4a20      	ldr	r2, [pc, #128]	@ (8004f7c <HAL_DMA_IRQHandler+0x6b0>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d022      	beq.n	8004f44 <HAL_DMA_IRQHandler+0x678>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	4a1f      	ldr	r2, [pc, #124]	@ (8004f80 <HAL_DMA_IRQHandler+0x6b4>)
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d01d      	beq.n	8004f44 <HAL_DMA_IRQHandler+0x678>
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4a1d      	ldr	r2, [pc, #116]	@ (8004f84 <HAL_DMA_IRQHandler+0x6b8>)
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	d018      	beq.n	8004f44 <HAL_DMA_IRQHandler+0x678>
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	4a1c      	ldr	r2, [pc, #112]	@ (8004f88 <HAL_DMA_IRQHandler+0x6bc>)
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d013      	beq.n	8004f44 <HAL_DMA_IRQHandler+0x678>
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	4a1a      	ldr	r2, [pc, #104]	@ (8004f8c <HAL_DMA_IRQHandler+0x6c0>)
 8004f22:	4293      	cmp	r3, r2
 8004f24:	d00e      	beq.n	8004f44 <HAL_DMA_IRQHandler+0x678>
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4a19      	ldr	r2, [pc, #100]	@ (8004f90 <HAL_DMA_IRQHandler+0x6c4>)
 8004f2c:	4293      	cmp	r3, r2
 8004f2e:	d009      	beq.n	8004f44 <HAL_DMA_IRQHandler+0x678>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	4a17      	ldr	r2, [pc, #92]	@ (8004f94 <HAL_DMA_IRQHandler+0x6c8>)
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d004      	beq.n	8004f44 <HAL_DMA_IRQHandler+0x678>
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	4a16      	ldr	r2, [pc, #88]	@ (8004f98 <HAL_DMA_IRQHandler+0x6cc>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d12b      	bne.n	8004f9c <HAL_DMA_IRQHandler+0x6d0>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f003 0310 	and.w	r3, r3, #16
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	bf14      	ite	ne
 8004f52:	2301      	movne	r3, #1
 8004f54:	2300      	moveq	r3, #0
 8004f56:	b2db      	uxtb	r3, r3
 8004f58:	e02a      	b.n	8004fb0 <HAL_DMA_IRQHandler+0x6e4>
 8004f5a:	bf00      	nop
 8004f5c:	40020010 	.word	0x40020010
 8004f60:	40020028 	.word	0x40020028
 8004f64:	40020040 	.word	0x40020040
 8004f68:	40020058 	.word	0x40020058
 8004f6c:	40020070 	.word	0x40020070
 8004f70:	40020088 	.word	0x40020088
 8004f74:	400200a0 	.word	0x400200a0
 8004f78:	400200b8 	.word	0x400200b8
 8004f7c:	40020410 	.word	0x40020410
 8004f80:	40020428 	.word	0x40020428
 8004f84:	40020440 	.word	0x40020440
 8004f88:	40020458 	.word	0x40020458
 8004f8c:	40020470 	.word	0x40020470
 8004f90:	40020488 	.word	0x40020488
 8004f94:	400204a0 	.word	0x400204a0
 8004f98:	400204b8 	.word	0x400204b8
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f003 0302 	and.w	r3, r3, #2
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	bf14      	ite	ne
 8004faa:	2301      	movne	r3, #1
 8004fac:	2300      	moveq	r3, #0
 8004fae:	b2db      	uxtb	r3, r3
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	f000 8087 	beq.w	80050c4 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004fba:	f003 031f 	and.w	r3, r3, #31
 8004fbe:	2220      	movs	r2, #32
 8004fc0:	409a      	lsls	r2, r3
 8004fc2:	6a3b      	ldr	r3, [r7, #32]
 8004fc4:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004fcc:	b2db      	uxtb	r3, r3
 8004fce:	2b04      	cmp	r3, #4
 8004fd0:	d139      	bne.n	8005046 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	681a      	ldr	r2, [r3, #0]
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f022 0216 	bic.w	r2, r2, #22
 8004fe0:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	695a      	ldr	r2, [r3, #20]
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004ff0:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d103      	bne.n	8005002 <HAL_DMA_IRQHandler+0x736>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d007      	beq.n	8005012 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	681a      	ldr	r2, [r3, #0]
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f022 0208 	bic.w	r2, r2, #8
 8005010:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005016:	f003 031f 	and.w	r3, r3, #31
 800501a:	223f      	movs	r2, #63	@ 0x3f
 800501c:	409a      	lsls	r2, r3
 800501e:	6a3b      	ldr	r3, [r7, #32]
 8005020:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2201      	movs	r2, #1
 8005026:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2200      	movs	r2, #0
 800502e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005036:	2b00      	cmp	r3, #0
 8005038:	f000 834a 	beq.w	80056d0 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005040:	6878      	ldr	r0, [r7, #4]
 8005042:	4798      	blx	r3
          }
          return;
 8005044:	e344      	b.n	80056d0 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005050:	2b00      	cmp	r3, #0
 8005052:	d018      	beq.n	8005086 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800505e:	2b00      	cmp	r3, #0
 8005060:	d108      	bne.n	8005074 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005066:	2b00      	cmp	r3, #0
 8005068:	d02c      	beq.n	80050c4 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800506e:	6878      	ldr	r0, [r7, #4]
 8005070:	4798      	blx	r3
 8005072:	e027      	b.n	80050c4 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005078:	2b00      	cmp	r3, #0
 800507a:	d023      	beq.n	80050c4 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005080:	6878      	ldr	r0, [r7, #4]
 8005082:	4798      	blx	r3
 8005084:	e01e      	b.n	80050c4 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005090:	2b00      	cmp	r3, #0
 8005092:	d10f      	bne.n	80050b4 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	681a      	ldr	r2, [r3, #0]
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f022 0210 	bic.w	r2, r2, #16
 80050a2:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2201      	movs	r2, #1
 80050a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2200      	movs	r2, #0
 80050b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d003      	beq.n	80050c4 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050c0:	6878      	ldr	r0, [r7, #4]
 80050c2:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	f000 8306 	beq.w	80056da <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050d2:	f003 0301 	and.w	r3, r3, #1
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	f000 8088 	beq.w	80051ec <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2204      	movs	r2, #4
 80050e0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	4a7a      	ldr	r2, [pc, #488]	@ (80052d4 <HAL_DMA_IRQHandler+0xa08>)
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d04a      	beq.n	8005184 <HAL_DMA_IRQHandler+0x8b8>
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	4a79      	ldr	r2, [pc, #484]	@ (80052d8 <HAL_DMA_IRQHandler+0xa0c>)
 80050f4:	4293      	cmp	r3, r2
 80050f6:	d045      	beq.n	8005184 <HAL_DMA_IRQHandler+0x8b8>
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	4a77      	ldr	r2, [pc, #476]	@ (80052dc <HAL_DMA_IRQHandler+0xa10>)
 80050fe:	4293      	cmp	r3, r2
 8005100:	d040      	beq.n	8005184 <HAL_DMA_IRQHandler+0x8b8>
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	4a76      	ldr	r2, [pc, #472]	@ (80052e0 <HAL_DMA_IRQHandler+0xa14>)
 8005108:	4293      	cmp	r3, r2
 800510a:	d03b      	beq.n	8005184 <HAL_DMA_IRQHandler+0x8b8>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	4a74      	ldr	r2, [pc, #464]	@ (80052e4 <HAL_DMA_IRQHandler+0xa18>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d036      	beq.n	8005184 <HAL_DMA_IRQHandler+0x8b8>
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	4a73      	ldr	r2, [pc, #460]	@ (80052e8 <HAL_DMA_IRQHandler+0xa1c>)
 800511c:	4293      	cmp	r3, r2
 800511e:	d031      	beq.n	8005184 <HAL_DMA_IRQHandler+0x8b8>
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	4a71      	ldr	r2, [pc, #452]	@ (80052ec <HAL_DMA_IRQHandler+0xa20>)
 8005126:	4293      	cmp	r3, r2
 8005128:	d02c      	beq.n	8005184 <HAL_DMA_IRQHandler+0x8b8>
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	4a70      	ldr	r2, [pc, #448]	@ (80052f0 <HAL_DMA_IRQHandler+0xa24>)
 8005130:	4293      	cmp	r3, r2
 8005132:	d027      	beq.n	8005184 <HAL_DMA_IRQHandler+0x8b8>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	4a6e      	ldr	r2, [pc, #440]	@ (80052f4 <HAL_DMA_IRQHandler+0xa28>)
 800513a:	4293      	cmp	r3, r2
 800513c:	d022      	beq.n	8005184 <HAL_DMA_IRQHandler+0x8b8>
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	4a6d      	ldr	r2, [pc, #436]	@ (80052f8 <HAL_DMA_IRQHandler+0xa2c>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d01d      	beq.n	8005184 <HAL_DMA_IRQHandler+0x8b8>
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	4a6b      	ldr	r2, [pc, #428]	@ (80052fc <HAL_DMA_IRQHandler+0xa30>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d018      	beq.n	8005184 <HAL_DMA_IRQHandler+0x8b8>
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	4a6a      	ldr	r2, [pc, #424]	@ (8005300 <HAL_DMA_IRQHandler+0xa34>)
 8005158:	4293      	cmp	r3, r2
 800515a:	d013      	beq.n	8005184 <HAL_DMA_IRQHandler+0x8b8>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	4a68      	ldr	r2, [pc, #416]	@ (8005304 <HAL_DMA_IRQHandler+0xa38>)
 8005162:	4293      	cmp	r3, r2
 8005164:	d00e      	beq.n	8005184 <HAL_DMA_IRQHandler+0x8b8>
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	4a67      	ldr	r2, [pc, #412]	@ (8005308 <HAL_DMA_IRQHandler+0xa3c>)
 800516c:	4293      	cmp	r3, r2
 800516e:	d009      	beq.n	8005184 <HAL_DMA_IRQHandler+0x8b8>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	4a65      	ldr	r2, [pc, #404]	@ (800530c <HAL_DMA_IRQHandler+0xa40>)
 8005176:	4293      	cmp	r3, r2
 8005178:	d004      	beq.n	8005184 <HAL_DMA_IRQHandler+0x8b8>
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	4a64      	ldr	r2, [pc, #400]	@ (8005310 <HAL_DMA_IRQHandler+0xa44>)
 8005180:	4293      	cmp	r3, r2
 8005182:	d108      	bne.n	8005196 <HAL_DMA_IRQHandler+0x8ca>
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	681a      	ldr	r2, [r3, #0]
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f022 0201 	bic.w	r2, r2, #1
 8005192:	601a      	str	r2, [r3, #0]
 8005194:	e007      	b.n	80051a6 <HAL_DMA_IRQHandler+0x8da>
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	681a      	ldr	r2, [r3, #0]
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f022 0201 	bic.w	r2, r2, #1
 80051a4:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	3301      	adds	r3, #1
 80051aa:	60fb      	str	r3, [r7, #12]
 80051ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051ae:	429a      	cmp	r2, r3
 80051b0:	d307      	bcc.n	80051c2 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f003 0301 	and.w	r3, r3, #1
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d1f2      	bne.n	80051a6 <HAL_DMA_IRQHandler+0x8da>
 80051c0:	e000      	b.n	80051c4 <HAL_DMA_IRQHandler+0x8f8>
            break;
 80051c2:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f003 0301 	and.w	r3, r3, #1
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d004      	beq.n	80051dc <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2203      	movs	r2, #3
 80051d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 80051da:	e003      	b.n	80051e4 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2201      	movs	r2, #1
 80051e0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2200      	movs	r2, #0
 80051e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	f000 8272 	beq.w	80056da <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80051fa:	6878      	ldr	r0, [r7, #4]
 80051fc:	4798      	blx	r3
 80051fe:	e26c      	b.n	80056da <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	4a43      	ldr	r2, [pc, #268]	@ (8005314 <HAL_DMA_IRQHandler+0xa48>)
 8005206:	4293      	cmp	r3, r2
 8005208:	d022      	beq.n	8005250 <HAL_DMA_IRQHandler+0x984>
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	4a42      	ldr	r2, [pc, #264]	@ (8005318 <HAL_DMA_IRQHandler+0xa4c>)
 8005210:	4293      	cmp	r3, r2
 8005212:	d01d      	beq.n	8005250 <HAL_DMA_IRQHandler+0x984>
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	4a40      	ldr	r2, [pc, #256]	@ (800531c <HAL_DMA_IRQHandler+0xa50>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d018      	beq.n	8005250 <HAL_DMA_IRQHandler+0x984>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	4a3f      	ldr	r2, [pc, #252]	@ (8005320 <HAL_DMA_IRQHandler+0xa54>)
 8005224:	4293      	cmp	r3, r2
 8005226:	d013      	beq.n	8005250 <HAL_DMA_IRQHandler+0x984>
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	4a3d      	ldr	r2, [pc, #244]	@ (8005324 <HAL_DMA_IRQHandler+0xa58>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d00e      	beq.n	8005250 <HAL_DMA_IRQHandler+0x984>
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	4a3c      	ldr	r2, [pc, #240]	@ (8005328 <HAL_DMA_IRQHandler+0xa5c>)
 8005238:	4293      	cmp	r3, r2
 800523a:	d009      	beq.n	8005250 <HAL_DMA_IRQHandler+0x984>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4a3a      	ldr	r2, [pc, #232]	@ (800532c <HAL_DMA_IRQHandler+0xa60>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d004      	beq.n	8005250 <HAL_DMA_IRQHandler+0x984>
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	4a39      	ldr	r2, [pc, #228]	@ (8005330 <HAL_DMA_IRQHandler+0xa64>)
 800524c:	4293      	cmp	r3, r2
 800524e:	d101      	bne.n	8005254 <HAL_DMA_IRQHandler+0x988>
 8005250:	2301      	movs	r3, #1
 8005252:	e000      	b.n	8005256 <HAL_DMA_IRQHandler+0x98a>
 8005254:	2300      	movs	r3, #0
 8005256:	2b00      	cmp	r3, #0
 8005258:	f000 823f 	beq.w	80056da <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005268:	f003 031f 	and.w	r3, r3, #31
 800526c:	2204      	movs	r2, #4
 800526e:	409a      	lsls	r2, r3
 8005270:	697b      	ldr	r3, [r7, #20]
 8005272:	4013      	ands	r3, r2
 8005274:	2b00      	cmp	r3, #0
 8005276:	f000 80cd 	beq.w	8005414 <HAL_DMA_IRQHandler+0xb48>
 800527a:	693b      	ldr	r3, [r7, #16]
 800527c:	f003 0304 	and.w	r3, r3, #4
 8005280:	2b00      	cmp	r3, #0
 8005282:	f000 80c7 	beq.w	8005414 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800528a:	f003 031f 	and.w	r3, r3, #31
 800528e:	2204      	movs	r2, #4
 8005290:	409a      	lsls	r2, r3
 8005292:	69fb      	ldr	r3, [r7, #28]
 8005294:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005296:	693b      	ldr	r3, [r7, #16]
 8005298:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800529c:	2b00      	cmp	r3, #0
 800529e:	d049      	beq.n	8005334 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80052a0:	693b      	ldr	r3, [r7, #16]
 80052a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d109      	bne.n	80052be <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	f000 8210 	beq.w	80056d4 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052b8:	6878      	ldr	r0, [r7, #4]
 80052ba:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80052bc:	e20a      	b.n	80056d4 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	f000 8206 	beq.w	80056d4 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052cc:	6878      	ldr	r0, [r7, #4]
 80052ce:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80052d0:	e200      	b.n	80056d4 <HAL_DMA_IRQHandler+0xe08>
 80052d2:	bf00      	nop
 80052d4:	40020010 	.word	0x40020010
 80052d8:	40020028 	.word	0x40020028
 80052dc:	40020040 	.word	0x40020040
 80052e0:	40020058 	.word	0x40020058
 80052e4:	40020070 	.word	0x40020070
 80052e8:	40020088 	.word	0x40020088
 80052ec:	400200a0 	.word	0x400200a0
 80052f0:	400200b8 	.word	0x400200b8
 80052f4:	40020410 	.word	0x40020410
 80052f8:	40020428 	.word	0x40020428
 80052fc:	40020440 	.word	0x40020440
 8005300:	40020458 	.word	0x40020458
 8005304:	40020470 	.word	0x40020470
 8005308:	40020488 	.word	0x40020488
 800530c:	400204a0 	.word	0x400204a0
 8005310:	400204b8 	.word	0x400204b8
 8005314:	58025408 	.word	0x58025408
 8005318:	5802541c 	.word	0x5802541c
 800531c:	58025430 	.word	0x58025430
 8005320:	58025444 	.word	0x58025444
 8005324:	58025458 	.word	0x58025458
 8005328:	5802546c 	.word	0x5802546c
 800532c:	58025480 	.word	0x58025480
 8005330:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005334:	693b      	ldr	r3, [r7, #16]
 8005336:	f003 0320 	and.w	r3, r3, #32
 800533a:	2b00      	cmp	r3, #0
 800533c:	d160      	bne.n	8005400 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	4a7f      	ldr	r2, [pc, #508]	@ (8005540 <HAL_DMA_IRQHandler+0xc74>)
 8005344:	4293      	cmp	r3, r2
 8005346:	d04a      	beq.n	80053de <HAL_DMA_IRQHandler+0xb12>
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	4a7d      	ldr	r2, [pc, #500]	@ (8005544 <HAL_DMA_IRQHandler+0xc78>)
 800534e:	4293      	cmp	r3, r2
 8005350:	d045      	beq.n	80053de <HAL_DMA_IRQHandler+0xb12>
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	4a7c      	ldr	r2, [pc, #496]	@ (8005548 <HAL_DMA_IRQHandler+0xc7c>)
 8005358:	4293      	cmp	r3, r2
 800535a:	d040      	beq.n	80053de <HAL_DMA_IRQHandler+0xb12>
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	4a7a      	ldr	r2, [pc, #488]	@ (800554c <HAL_DMA_IRQHandler+0xc80>)
 8005362:	4293      	cmp	r3, r2
 8005364:	d03b      	beq.n	80053de <HAL_DMA_IRQHandler+0xb12>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	4a79      	ldr	r2, [pc, #484]	@ (8005550 <HAL_DMA_IRQHandler+0xc84>)
 800536c:	4293      	cmp	r3, r2
 800536e:	d036      	beq.n	80053de <HAL_DMA_IRQHandler+0xb12>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	4a77      	ldr	r2, [pc, #476]	@ (8005554 <HAL_DMA_IRQHandler+0xc88>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d031      	beq.n	80053de <HAL_DMA_IRQHandler+0xb12>
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	4a76      	ldr	r2, [pc, #472]	@ (8005558 <HAL_DMA_IRQHandler+0xc8c>)
 8005380:	4293      	cmp	r3, r2
 8005382:	d02c      	beq.n	80053de <HAL_DMA_IRQHandler+0xb12>
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	4a74      	ldr	r2, [pc, #464]	@ (800555c <HAL_DMA_IRQHandler+0xc90>)
 800538a:	4293      	cmp	r3, r2
 800538c:	d027      	beq.n	80053de <HAL_DMA_IRQHandler+0xb12>
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	4a73      	ldr	r2, [pc, #460]	@ (8005560 <HAL_DMA_IRQHandler+0xc94>)
 8005394:	4293      	cmp	r3, r2
 8005396:	d022      	beq.n	80053de <HAL_DMA_IRQHandler+0xb12>
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	4a71      	ldr	r2, [pc, #452]	@ (8005564 <HAL_DMA_IRQHandler+0xc98>)
 800539e:	4293      	cmp	r3, r2
 80053a0:	d01d      	beq.n	80053de <HAL_DMA_IRQHandler+0xb12>
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	4a70      	ldr	r2, [pc, #448]	@ (8005568 <HAL_DMA_IRQHandler+0xc9c>)
 80053a8:	4293      	cmp	r3, r2
 80053aa:	d018      	beq.n	80053de <HAL_DMA_IRQHandler+0xb12>
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	4a6e      	ldr	r2, [pc, #440]	@ (800556c <HAL_DMA_IRQHandler+0xca0>)
 80053b2:	4293      	cmp	r3, r2
 80053b4:	d013      	beq.n	80053de <HAL_DMA_IRQHandler+0xb12>
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	4a6d      	ldr	r2, [pc, #436]	@ (8005570 <HAL_DMA_IRQHandler+0xca4>)
 80053bc:	4293      	cmp	r3, r2
 80053be:	d00e      	beq.n	80053de <HAL_DMA_IRQHandler+0xb12>
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	4a6b      	ldr	r2, [pc, #428]	@ (8005574 <HAL_DMA_IRQHandler+0xca8>)
 80053c6:	4293      	cmp	r3, r2
 80053c8:	d009      	beq.n	80053de <HAL_DMA_IRQHandler+0xb12>
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	4a6a      	ldr	r2, [pc, #424]	@ (8005578 <HAL_DMA_IRQHandler+0xcac>)
 80053d0:	4293      	cmp	r3, r2
 80053d2:	d004      	beq.n	80053de <HAL_DMA_IRQHandler+0xb12>
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	4a68      	ldr	r2, [pc, #416]	@ (800557c <HAL_DMA_IRQHandler+0xcb0>)
 80053da:	4293      	cmp	r3, r2
 80053dc:	d108      	bne.n	80053f0 <HAL_DMA_IRQHandler+0xb24>
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	681a      	ldr	r2, [r3, #0]
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f022 0208 	bic.w	r2, r2, #8
 80053ec:	601a      	str	r2, [r3, #0]
 80053ee:	e007      	b.n	8005400 <HAL_DMA_IRQHandler+0xb34>
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	681a      	ldr	r2, [r3, #0]
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f022 0204 	bic.w	r2, r2, #4
 80053fe:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005404:	2b00      	cmp	r3, #0
 8005406:	f000 8165 	beq.w	80056d4 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800540e:	6878      	ldr	r0, [r7, #4]
 8005410:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005412:	e15f      	b.n	80056d4 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005418:	f003 031f 	and.w	r3, r3, #31
 800541c:	2202      	movs	r2, #2
 800541e:	409a      	lsls	r2, r3
 8005420:	697b      	ldr	r3, [r7, #20]
 8005422:	4013      	ands	r3, r2
 8005424:	2b00      	cmp	r3, #0
 8005426:	f000 80c5 	beq.w	80055b4 <HAL_DMA_IRQHandler+0xce8>
 800542a:	693b      	ldr	r3, [r7, #16]
 800542c:	f003 0302 	and.w	r3, r3, #2
 8005430:	2b00      	cmp	r3, #0
 8005432:	f000 80bf 	beq.w	80055b4 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800543a:	f003 031f 	and.w	r3, r3, #31
 800543e:	2202      	movs	r2, #2
 8005440:	409a      	lsls	r2, r3
 8005442:	69fb      	ldr	r3, [r7, #28]
 8005444:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005446:	693b      	ldr	r3, [r7, #16]
 8005448:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800544c:	2b00      	cmp	r3, #0
 800544e:	d018      	beq.n	8005482 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8005450:	693b      	ldr	r3, [r7, #16]
 8005452:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005456:	2b00      	cmp	r3, #0
 8005458:	d109      	bne.n	800546e <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800545e:	2b00      	cmp	r3, #0
 8005460:	f000 813a 	beq.w	80056d8 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005468:	6878      	ldr	r0, [r7, #4]
 800546a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800546c:	e134      	b.n	80056d8 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005472:	2b00      	cmp	r3, #0
 8005474:	f000 8130 	beq.w	80056d8 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800547c:	6878      	ldr	r0, [r7, #4]
 800547e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005480:	e12a      	b.n	80056d8 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005482:	693b      	ldr	r3, [r7, #16]
 8005484:	f003 0320 	and.w	r3, r3, #32
 8005488:	2b00      	cmp	r3, #0
 800548a:	f040 8089 	bne.w	80055a0 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	4a2b      	ldr	r2, [pc, #172]	@ (8005540 <HAL_DMA_IRQHandler+0xc74>)
 8005494:	4293      	cmp	r3, r2
 8005496:	d04a      	beq.n	800552e <HAL_DMA_IRQHandler+0xc62>
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	4a29      	ldr	r2, [pc, #164]	@ (8005544 <HAL_DMA_IRQHandler+0xc78>)
 800549e:	4293      	cmp	r3, r2
 80054a0:	d045      	beq.n	800552e <HAL_DMA_IRQHandler+0xc62>
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	4a28      	ldr	r2, [pc, #160]	@ (8005548 <HAL_DMA_IRQHandler+0xc7c>)
 80054a8:	4293      	cmp	r3, r2
 80054aa:	d040      	beq.n	800552e <HAL_DMA_IRQHandler+0xc62>
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	4a26      	ldr	r2, [pc, #152]	@ (800554c <HAL_DMA_IRQHandler+0xc80>)
 80054b2:	4293      	cmp	r3, r2
 80054b4:	d03b      	beq.n	800552e <HAL_DMA_IRQHandler+0xc62>
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	4a25      	ldr	r2, [pc, #148]	@ (8005550 <HAL_DMA_IRQHandler+0xc84>)
 80054bc:	4293      	cmp	r3, r2
 80054be:	d036      	beq.n	800552e <HAL_DMA_IRQHandler+0xc62>
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	4a23      	ldr	r2, [pc, #140]	@ (8005554 <HAL_DMA_IRQHandler+0xc88>)
 80054c6:	4293      	cmp	r3, r2
 80054c8:	d031      	beq.n	800552e <HAL_DMA_IRQHandler+0xc62>
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	4a22      	ldr	r2, [pc, #136]	@ (8005558 <HAL_DMA_IRQHandler+0xc8c>)
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d02c      	beq.n	800552e <HAL_DMA_IRQHandler+0xc62>
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	4a20      	ldr	r2, [pc, #128]	@ (800555c <HAL_DMA_IRQHandler+0xc90>)
 80054da:	4293      	cmp	r3, r2
 80054dc:	d027      	beq.n	800552e <HAL_DMA_IRQHandler+0xc62>
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	4a1f      	ldr	r2, [pc, #124]	@ (8005560 <HAL_DMA_IRQHandler+0xc94>)
 80054e4:	4293      	cmp	r3, r2
 80054e6:	d022      	beq.n	800552e <HAL_DMA_IRQHandler+0xc62>
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	4a1d      	ldr	r2, [pc, #116]	@ (8005564 <HAL_DMA_IRQHandler+0xc98>)
 80054ee:	4293      	cmp	r3, r2
 80054f0:	d01d      	beq.n	800552e <HAL_DMA_IRQHandler+0xc62>
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	4a1c      	ldr	r2, [pc, #112]	@ (8005568 <HAL_DMA_IRQHandler+0xc9c>)
 80054f8:	4293      	cmp	r3, r2
 80054fa:	d018      	beq.n	800552e <HAL_DMA_IRQHandler+0xc62>
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	4a1a      	ldr	r2, [pc, #104]	@ (800556c <HAL_DMA_IRQHandler+0xca0>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d013      	beq.n	800552e <HAL_DMA_IRQHandler+0xc62>
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	4a19      	ldr	r2, [pc, #100]	@ (8005570 <HAL_DMA_IRQHandler+0xca4>)
 800550c:	4293      	cmp	r3, r2
 800550e:	d00e      	beq.n	800552e <HAL_DMA_IRQHandler+0xc62>
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	4a17      	ldr	r2, [pc, #92]	@ (8005574 <HAL_DMA_IRQHandler+0xca8>)
 8005516:	4293      	cmp	r3, r2
 8005518:	d009      	beq.n	800552e <HAL_DMA_IRQHandler+0xc62>
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	4a16      	ldr	r2, [pc, #88]	@ (8005578 <HAL_DMA_IRQHandler+0xcac>)
 8005520:	4293      	cmp	r3, r2
 8005522:	d004      	beq.n	800552e <HAL_DMA_IRQHandler+0xc62>
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	4a14      	ldr	r2, [pc, #80]	@ (800557c <HAL_DMA_IRQHandler+0xcb0>)
 800552a:	4293      	cmp	r3, r2
 800552c:	d128      	bne.n	8005580 <HAL_DMA_IRQHandler+0xcb4>
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	681a      	ldr	r2, [r3, #0]
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f022 0214 	bic.w	r2, r2, #20
 800553c:	601a      	str	r2, [r3, #0]
 800553e:	e027      	b.n	8005590 <HAL_DMA_IRQHandler+0xcc4>
 8005540:	40020010 	.word	0x40020010
 8005544:	40020028 	.word	0x40020028
 8005548:	40020040 	.word	0x40020040
 800554c:	40020058 	.word	0x40020058
 8005550:	40020070 	.word	0x40020070
 8005554:	40020088 	.word	0x40020088
 8005558:	400200a0 	.word	0x400200a0
 800555c:	400200b8 	.word	0x400200b8
 8005560:	40020410 	.word	0x40020410
 8005564:	40020428 	.word	0x40020428
 8005568:	40020440 	.word	0x40020440
 800556c:	40020458 	.word	0x40020458
 8005570:	40020470 	.word	0x40020470
 8005574:	40020488 	.word	0x40020488
 8005578:	400204a0 	.word	0x400204a0
 800557c:	400204b8 	.word	0x400204b8
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	681a      	ldr	r2, [r3, #0]
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f022 020a 	bic.w	r2, r2, #10
 800558e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2201      	movs	r2, #1
 8005594:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2200      	movs	r2, #0
 800559c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	f000 8097 	beq.w	80056d8 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055ae:	6878      	ldr	r0, [r7, #4]
 80055b0:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80055b2:	e091      	b.n	80056d8 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055b8:	f003 031f 	and.w	r3, r3, #31
 80055bc:	2208      	movs	r2, #8
 80055be:	409a      	lsls	r2, r3
 80055c0:	697b      	ldr	r3, [r7, #20]
 80055c2:	4013      	ands	r3, r2
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	f000 8088 	beq.w	80056da <HAL_DMA_IRQHandler+0xe0e>
 80055ca:	693b      	ldr	r3, [r7, #16]
 80055cc:	f003 0308 	and.w	r3, r3, #8
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	f000 8082 	beq.w	80056da <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	4a41      	ldr	r2, [pc, #260]	@ (80056e0 <HAL_DMA_IRQHandler+0xe14>)
 80055dc:	4293      	cmp	r3, r2
 80055de:	d04a      	beq.n	8005676 <HAL_DMA_IRQHandler+0xdaa>
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	4a3f      	ldr	r2, [pc, #252]	@ (80056e4 <HAL_DMA_IRQHandler+0xe18>)
 80055e6:	4293      	cmp	r3, r2
 80055e8:	d045      	beq.n	8005676 <HAL_DMA_IRQHandler+0xdaa>
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	4a3e      	ldr	r2, [pc, #248]	@ (80056e8 <HAL_DMA_IRQHandler+0xe1c>)
 80055f0:	4293      	cmp	r3, r2
 80055f2:	d040      	beq.n	8005676 <HAL_DMA_IRQHandler+0xdaa>
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	4a3c      	ldr	r2, [pc, #240]	@ (80056ec <HAL_DMA_IRQHandler+0xe20>)
 80055fa:	4293      	cmp	r3, r2
 80055fc:	d03b      	beq.n	8005676 <HAL_DMA_IRQHandler+0xdaa>
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	4a3b      	ldr	r2, [pc, #236]	@ (80056f0 <HAL_DMA_IRQHandler+0xe24>)
 8005604:	4293      	cmp	r3, r2
 8005606:	d036      	beq.n	8005676 <HAL_DMA_IRQHandler+0xdaa>
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	4a39      	ldr	r2, [pc, #228]	@ (80056f4 <HAL_DMA_IRQHandler+0xe28>)
 800560e:	4293      	cmp	r3, r2
 8005610:	d031      	beq.n	8005676 <HAL_DMA_IRQHandler+0xdaa>
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	4a38      	ldr	r2, [pc, #224]	@ (80056f8 <HAL_DMA_IRQHandler+0xe2c>)
 8005618:	4293      	cmp	r3, r2
 800561a:	d02c      	beq.n	8005676 <HAL_DMA_IRQHandler+0xdaa>
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	4a36      	ldr	r2, [pc, #216]	@ (80056fc <HAL_DMA_IRQHandler+0xe30>)
 8005622:	4293      	cmp	r3, r2
 8005624:	d027      	beq.n	8005676 <HAL_DMA_IRQHandler+0xdaa>
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	4a35      	ldr	r2, [pc, #212]	@ (8005700 <HAL_DMA_IRQHandler+0xe34>)
 800562c:	4293      	cmp	r3, r2
 800562e:	d022      	beq.n	8005676 <HAL_DMA_IRQHandler+0xdaa>
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	4a33      	ldr	r2, [pc, #204]	@ (8005704 <HAL_DMA_IRQHandler+0xe38>)
 8005636:	4293      	cmp	r3, r2
 8005638:	d01d      	beq.n	8005676 <HAL_DMA_IRQHandler+0xdaa>
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	4a32      	ldr	r2, [pc, #200]	@ (8005708 <HAL_DMA_IRQHandler+0xe3c>)
 8005640:	4293      	cmp	r3, r2
 8005642:	d018      	beq.n	8005676 <HAL_DMA_IRQHandler+0xdaa>
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	4a30      	ldr	r2, [pc, #192]	@ (800570c <HAL_DMA_IRQHandler+0xe40>)
 800564a:	4293      	cmp	r3, r2
 800564c:	d013      	beq.n	8005676 <HAL_DMA_IRQHandler+0xdaa>
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	4a2f      	ldr	r2, [pc, #188]	@ (8005710 <HAL_DMA_IRQHandler+0xe44>)
 8005654:	4293      	cmp	r3, r2
 8005656:	d00e      	beq.n	8005676 <HAL_DMA_IRQHandler+0xdaa>
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	4a2d      	ldr	r2, [pc, #180]	@ (8005714 <HAL_DMA_IRQHandler+0xe48>)
 800565e:	4293      	cmp	r3, r2
 8005660:	d009      	beq.n	8005676 <HAL_DMA_IRQHandler+0xdaa>
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	4a2c      	ldr	r2, [pc, #176]	@ (8005718 <HAL_DMA_IRQHandler+0xe4c>)
 8005668:	4293      	cmp	r3, r2
 800566a:	d004      	beq.n	8005676 <HAL_DMA_IRQHandler+0xdaa>
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	4a2a      	ldr	r2, [pc, #168]	@ (800571c <HAL_DMA_IRQHandler+0xe50>)
 8005672:	4293      	cmp	r3, r2
 8005674:	d108      	bne.n	8005688 <HAL_DMA_IRQHandler+0xdbc>
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	681a      	ldr	r2, [r3, #0]
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f022 021c 	bic.w	r2, r2, #28
 8005684:	601a      	str	r2, [r3, #0]
 8005686:	e007      	b.n	8005698 <HAL_DMA_IRQHandler+0xdcc>
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	681a      	ldr	r2, [r3, #0]
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f022 020e 	bic.w	r2, r2, #14
 8005696:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800569c:	f003 031f 	and.w	r3, r3, #31
 80056a0:	2201      	movs	r2, #1
 80056a2:	409a      	lsls	r2, r3
 80056a4:	69fb      	ldr	r3, [r7, #28]
 80056a6:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2201      	movs	r2, #1
 80056ac:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	2201      	movs	r2, #1
 80056b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2200      	movs	r2, #0
 80056ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d009      	beq.n	80056da <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056ca:	6878      	ldr	r0, [r7, #4]
 80056cc:	4798      	blx	r3
 80056ce:	e004      	b.n	80056da <HAL_DMA_IRQHandler+0xe0e>
          return;
 80056d0:	bf00      	nop
 80056d2:	e002      	b.n	80056da <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80056d4:	bf00      	nop
 80056d6:	e000      	b.n	80056da <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80056d8:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80056da:	3728      	adds	r7, #40	@ 0x28
 80056dc:	46bd      	mov	sp, r7
 80056de:	bd80      	pop	{r7, pc}
 80056e0:	40020010 	.word	0x40020010
 80056e4:	40020028 	.word	0x40020028
 80056e8:	40020040 	.word	0x40020040
 80056ec:	40020058 	.word	0x40020058
 80056f0:	40020070 	.word	0x40020070
 80056f4:	40020088 	.word	0x40020088
 80056f8:	400200a0 	.word	0x400200a0
 80056fc:	400200b8 	.word	0x400200b8
 8005700:	40020410 	.word	0x40020410
 8005704:	40020428 	.word	0x40020428
 8005708:	40020440 	.word	0x40020440
 800570c:	40020458 	.word	0x40020458
 8005710:	40020470 	.word	0x40020470
 8005714:	40020488 	.word	0x40020488
 8005718:	400204a0 	.word	0x400204a0
 800571c:	400204b8 	.word	0x400204b8

08005720 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(const DMA_HandleTypeDef *hdma)
{
 8005720:	b480      	push	{r7}
 8005722:	b083      	sub	sp, #12
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800572e:	b2db      	uxtb	r3, r3
}
 8005730:	4618      	mov	r0, r3
 8005732:	370c      	adds	r7, #12
 8005734:	46bd      	mov	sp, r7
 8005736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573a:	4770      	bx	lr

0800573c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800573c:	b480      	push	{r7}
 800573e:	b087      	sub	sp, #28
 8005740:	af00      	add	r7, sp, #0
 8005742:	60f8      	str	r0, [r7, #12]
 8005744:	60b9      	str	r1, [r7, #8]
 8005746:	607a      	str	r2, [r7, #4]
 8005748:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800574e:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005754:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	4a7f      	ldr	r2, [pc, #508]	@ (8005958 <DMA_SetConfig+0x21c>)
 800575c:	4293      	cmp	r3, r2
 800575e:	d072      	beq.n	8005846 <DMA_SetConfig+0x10a>
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	4a7d      	ldr	r2, [pc, #500]	@ (800595c <DMA_SetConfig+0x220>)
 8005766:	4293      	cmp	r3, r2
 8005768:	d06d      	beq.n	8005846 <DMA_SetConfig+0x10a>
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	4a7c      	ldr	r2, [pc, #496]	@ (8005960 <DMA_SetConfig+0x224>)
 8005770:	4293      	cmp	r3, r2
 8005772:	d068      	beq.n	8005846 <DMA_SetConfig+0x10a>
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	4a7a      	ldr	r2, [pc, #488]	@ (8005964 <DMA_SetConfig+0x228>)
 800577a:	4293      	cmp	r3, r2
 800577c:	d063      	beq.n	8005846 <DMA_SetConfig+0x10a>
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	4a79      	ldr	r2, [pc, #484]	@ (8005968 <DMA_SetConfig+0x22c>)
 8005784:	4293      	cmp	r3, r2
 8005786:	d05e      	beq.n	8005846 <DMA_SetConfig+0x10a>
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	4a77      	ldr	r2, [pc, #476]	@ (800596c <DMA_SetConfig+0x230>)
 800578e:	4293      	cmp	r3, r2
 8005790:	d059      	beq.n	8005846 <DMA_SetConfig+0x10a>
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	4a76      	ldr	r2, [pc, #472]	@ (8005970 <DMA_SetConfig+0x234>)
 8005798:	4293      	cmp	r3, r2
 800579a:	d054      	beq.n	8005846 <DMA_SetConfig+0x10a>
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	4a74      	ldr	r2, [pc, #464]	@ (8005974 <DMA_SetConfig+0x238>)
 80057a2:	4293      	cmp	r3, r2
 80057a4:	d04f      	beq.n	8005846 <DMA_SetConfig+0x10a>
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	4a73      	ldr	r2, [pc, #460]	@ (8005978 <DMA_SetConfig+0x23c>)
 80057ac:	4293      	cmp	r3, r2
 80057ae:	d04a      	beq.n	8005846 <DMA_SetConfig+0x10a>
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	4a71      	ldr	r2, [pc, #452]	@ (800597c <DMA_SetConfig+0x240>)
 80057b6:	4293      	cmp	r3, r2
 80057b8:	d045      	beq.n	8005846 <DMA_SetConfig+0x10a>
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	4a70      	ldr	r2, [pc, #448]	@ (8005980 <DMA_SetConfig+0x244>)
 80057c0:	4293      	cmp	r3, r2
 80057c2:	d040      	beq.n	8005846 <DMA_SetConfig+0x10a>
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	4a6e      	ldr	r2, [pc, #440]	@ (8005984 <DMA_SetConfig+0x248>)
 80057ca:	4293      	cmp	r3, r2
 80057cc:	d03b      	beq.n	8005846 <DMA_SetConfig+0x10a>
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	4a6d      	ldr	r2, [pc, #436]	@ (8005988 <DMA_SetConfig+0x24c>)
 80057d4:	4293      	cmp	r3, r2
 80057d6:	d036      	beq.n	8005846 <DMA_SetConfig+0x10a>
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	4a6b      	ldr	r2, [pc, #428]	@ (800598c <DMA_SetConfig+0x250>)
 80057de:	4293      	cmp	r3, r2
 80057e0:	d031      	beq.n	8005846 <DMA_SetConfig+0x10a>
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	4a6a      	ldr	r2, [pc, #424]	@ (8005990 <DMA_SetConfig+0x254>)
 80057e8:	4293      	cmp	r3, r2
 80057ea:	d02c      	beq.n	8005846 <DMA_SetConfig+0x10a>
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	4a68      	ldr	r2, [pc, #416]	@ (8005994 <DMA_SetConfig+0x258>)
 80057f2:	4293      	cmp	r3, r2
 80057f4:	d027      	beq.n	8005846 <DMA_SetConfig+0x10a>
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	4a67      	ldr	r2, [pc, #412]	@ (8005998 <DMA_SetConfig+0x25c>)
 80057fc:	4293      	cmp	r3, r2
 80057fe:	d022      	beq.n	8005846 <DMA_SetConfig+0x10a>
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	4a65      	ldr	r2, [pc, #404]	@ (800599c <DMA_SetConfig+0x260>)
 8005806:	4293      	cmp	r3, r2
 8005808:	d01d      	beq.n	8005846 <DMA_SetConfig+0x10a>
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	4a64      	ldr	r2, [pc, #400]	@ (80059a0 <DMA_SetConfig+0x264>)
 8005810:	4293      	cmp	r3, r2
 8005812:	d018      	beq.n	8005846 <DMA_SetConfig+0x10a>
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	4a62      	ldr	r2, [pc, #392]	@ (80059a4 <DMA_SetConfig+0x268>)
 800581a:	4293      	cmp	r3, r2
 800581c:	d013      	beq.n	8005846 <DMA_SetConfig+0x10a>
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	4a61      	ldr	r2, [pc, #388]	@ (80059a8 <DMA_SetConfig+0x26c>)
 8005824:	4293      	cmp	r3, r2
 8005826:	d00e      	beq.n	8005846 <DMA_SetConfig+0x10a>
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	4a5f      	ldr	r2, [pc, #380]	@ (80059ac <DMA_SetConfig+0x270>)
 800582e:	4293      	cmp	r3, r2
 8005830:	d009      	beq.n	8005846 <DMA_SetConfig+0x10a>
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	4a5e      	ldr	r2, [pc, #376]	@ (80059b0 <DMA_SetConfig+0x274>)
 8005838:	4293      	cmp	r3, r2
 800583a:	d004      	beq.n	8005846 <DMA_SetConfig+0x10a>
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	4a5c      	ldr	r2, [pc, #368]	@ (80059b4 <DMA_SetConfig+0x278>)
 8005842:	4293      	cmp	r3, r2
 8005844:	d101      	bne.n	800584a <DMA_SetConfig+0x10e>
 8005846:	2301      	movs	r3, #1
 8005848:	e000      	b.n	800584c <DMA_SetConfig+0x110>
 800584a:	2300      	movs	r3, #0
 800584c:	2b00      	cmp	r3, #0
 800584e:	d00d      	beq.n	800586c <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005854:	68fa      	ldr	r2, [r7, #12]
 8005856:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8005858:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800585e:	2b00      	cmp	r3, #0
 8005860:	d004      	beq.n	800586c <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005866:	68fa      	ldr	r2, [r7, #12]
 8005868:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800586a:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	4a39      	ldr	r2, [pc, #228]	@ (8005958 <DMA_SetConfig+0x21c>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d04a      	beq.n	800590c <DMA_SetConfig+0x1d0>
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	4a38      	ldr	r2, [pc, #224]	@ (800595c <DMA_SetConfig+0x220>)
 800587c:	4293      	cmp	r3, r2
 800587e:	d045      	beq.n	800590c <DMA_SetConfig+0x1d0>
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	4a36      	ldr	r2, [pc, #216]	@ (8005960 <DMA_SetConfig+0x224>)
 8005886:	4293      	cmp	r3, r2
 8005888:	d040      	beq.n	800590c <DMA_SetConfig+0x1d0>
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	4a35      	ldr	r2, [pc, #212]	@ (8005964 <DMA_SetConfig+0x228>)
 8005890:	4293      	cmp	r3, r2
 8005892:	d03b      	beq.n	800590c <DMA_SetConfig+0x1d0>
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	4a33      	ldr	r2, [pc, #204]	@ (8005968 <DMA_SetConfig+0x22c>)
 800589a:	4293      	cmp	r3, r2
 800589c:	d036      	beq.n	800590c <DMA_SetConfig+0x1d0>
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	4a32      	ldr	r2, [pc, #200]	@ (800596c <DMA_SetConfig+0x230>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d031      	beq.n	800590c <DMA_SetConfig+0x1d0>
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	4a30      	ldr	r2, [pc, #192]	@ (8005970 <DMA_SetConfig+0x234>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d02c      	beq.n	800590c <DMA_SetConfig+0x1d0>
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	4a2f      	ldr	r2, [pc, #188]	@ (8005974 <DMA_SetConfig+0x238>)
 80058b8:	4293      	cmp	r3, r2
 80058ba:	d027      	beq.n	800590c <DMA_SetConfig+0x1d0>
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	4a2d      	ldr	r2, [pc, #180]	@ (8005978 <DMA_SetConfig+0x23c>)
 80058c2:	4293      	cmp	r3, r2
 80058c4:	d022      	beq.n	800590c <DMA_SetConfig+0x1d0>
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	4a2c      	ldr	r2, [pc, #176]	@ (800597c <DMA_SetConfig+0x240>)
 80058cc:	4293      	cmp	r3, r2
 80058ce:	d01d      	beq.n	800590c <DMA_SetConfig+0x1d0>
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	4a2a      	ldr	r2, [pc, #168]	@ (8005980 <DMA_SetConfig+0x244>)
 80058d6:	4293      	cmp	r3, r2
 80058d8:	d018      	beq.n	800590c <DMA_SetConfig+0x1d0>
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	4a29      	ldr	r2, [pc, #164]	@ (8005984 <DMA_SetConfig+0x248>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d013      	beq.n	800590c <DMA_SetConfig+0x1d0>
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	4a27      	ldr	r2, [pc, #156]	@ (8005988 <DMA_SetConfig+0x24c>)
 80058ea:	4293      	cmp	r3, r2
 80058ec:	d00e      	beq.n	800590c <DMA_SetConfig+0x1d0>
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	4a26      	ldr	r2, [pc, #152]	@ (800598c <DMA_SetConfig+0x250>)
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d009      	beq.n	800590c <DMA_SetConfig+0x1d0>
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	4a24      	ldr	r2, [pc, #144]	@ (8005990 <DMA_SetConfig+0x254>)
 80058fe:	4293      	cmp	r3, r2
 8005900:	d004      	beq.n	800590c <DMA_SetConfig+0x1d0>
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	4a23      	ldr	r2, [pc, #140]	@ (8005994 <DMA_SetConfig+0x258>)
 8005908:	4293      	cmp	r3, r2
 800590a:	d101      	bne.n	8005910 <DMA_SetConfig+0x1d4>
 800590c:	2301      	movs	r3, #1
 800590e:	e000      	b.n	8005912 <DMA_SetConfig+0x1d6>
 8005910:	2300      	movs	r3, #0
 8005912:	2b00      	cmp	r3, #0
 8005914:	d059      	beq.n	80059ca <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800591a:	f003 031f 	and.w	r3, r3, #31
 800591e:	223f      	movs	r2, #63	@ 0x3f
 8005920:	409a      	lsls	r2, r3
 8005922:	697b      	ldr	r3, [r7, #20]
 8005924:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	681a      	ldr	r2, [r3, #0]
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005934:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	683a      	ldr	r2, [r7, #0]
 800593c:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	689b      	ldr	r3, [r3, #8]
 8005942:	2b40      	cmp	r3, #64	@ 0x40
 8005944:	d138      	bne.n	80059b8 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	687a      	ldr	r2, [r7, #4]
 800594c:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	68ba      	ldr	r2, [r7, #8]
 8005954:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8005956:	e086      	b.n	8005a66 <DMA_SetConfig+0x32a>
 8005958:	40020010 	.word	0x40020010
 800595c:	40020028 	.word	0x40020028
 8005960:	40020040 	.word	0x40020040
 8005964:	40020058 	.word	0x40020058
 8005968:	40020070 	.word	0x40020070
 800596c:	40020088 	.word	0x40020088
 8005970:	400200a0 	.word	0x400200a0
 8005974:	400200b8 	.word	0x400200b8
 8005978:	40020410 	.word	0x40020410
 800597c:	40020428 	.word	0x40020428
 8005980:	40020440 	.word	0x40020440
 8005984:	40020458 	.word	0x40020458
 8005988:	40020470 	.word	0x40020470
 800598c:	40020488 	.word	0x40020488
 8005990:	400204a0 	.word	0x400204a0
 8005994:	400204b8 	.word	0x400204b8
 8005998:	58025408 	.word	0x58025408
 800599c:	5802541c 	.word	0x5802541c
 80059a0:	58025430 	.word	0x58025430
 80059a4:	58025444 	.word	0x58025444
 80059a8:	58025458 	.word	0x58025458
 80059ac:	5802546c 	.word	0x5802546c
 80059b0:	58025480 	.word	0x58025480
 80059b4:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	68ba      	ldr	r2, [r7, #8]
 80059be:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	687a      	ldr	r2, [r7, #4]
 80059c6:	60da      	str	r2, [r3, #12]
}
 80059c8:	e04d      	b.n	8005a66 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	4a29      	ldr	r2, [pc, #164]	@ (8005a74 <DMA_SetConfig+0x338>)
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d022      	beq.n	8005a1a <DMA_SetConfig+0x2de>
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	4a27      	ldr	r2, [pc, #156]	@ (8005a78 <DMA_SetConfig+0x33c>)
 80059da:	4293      	cmp	r3, r2
 80059dc:	d01d      	beq.n	8005a1a <DMA_SetConfig+0x2de>
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	4a26      	ldr	r2, [pc, #152]	@ (8005a7c <DMA_SetConfig+0x340>)
 80059e4:	4293      	cmp	r3, r2
 80059e6:	d018      	beq.n	8005a1a <DMA_SetConfig+0x2de>
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	4a24      	ldr	r2, [pc, #144]	@ (8005a80 <DMA_SetConfig+0x344>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d013      	beq.n	8005a1a <DMA_SetConfig+0x2de>
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	4a23      	ldr	r2, [pc, #140]	@ (8005a84 <DMA_SetConfig+0x348>)
 80059f8:	4293      	cmp	r3, r2
 80059fa:	d00e      	beq.n	8005a1a <DMA_SetConfig+0x2de>
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	4a21      	ldr	r2, [pc, #132]	@ (8005a88 <DMA_SetConfig+0x34c>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d009      	beq.n	8005a1a <DMA_SetConfig+0x2de>
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	4a20      	ldr	r2, [pc, #128]	@ (8005a8c <DMA_SetConfig+0x350>)
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d004      	beq.n	8005a1a <DMA_SetConfig+0x2de>
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	4a1e      	ldr	r2, [pc, #120]	@ (8005a90 <DMA_SetConfig+0x354>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d101      	bne.n	8005a1e <DMA_SetConfig+0x2e2>
 8005a1a:	2301      	movs	r3, #1
 8005a1c:	e000      	b.n	8005a20 <DMA_SetConfig+0x2e4>
 8005a1e:	2300      	movs	r3, #0
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d020      	beq.n	8005a66 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a28:	f003 031f 	and.w	r3, r3, #31
 8005a2c:	2201      	movs	r2, #1
 8005a2e:	409a      	lsls	r2, r3
 8005a30:	693b      	ldr	r3, [r7, #16]
 8005a32:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	683a      	ldr	r2, [r7, #0]
 8005a3a:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	689b      	ldr	r3, [r3, #8]
 8005a40:	2b40      	cmp	r3, #64	@ 0x40
 8005a42:	d108      	bne.n	8005a56 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	687a      	ldr	r2, [r7, #4]
 8005a4a:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	68ba      	ldr	r2, [r7, #8]
 8005a52:	60da      	str	r2, [r3, #12]
}
 8005a54:	e007      	b.n	8005a66 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	68ba      	ldr	r2, [r7, #8]
 8005a5c:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	687a      	ldr	r2, [r7, #4]
 8005a64:	60da      	str	r2, [r3, #12]
}
 8005a66:	bf00      	nop
 8005a68:	371c      	adds	r7, #28
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a70:	4770      	bx	lr
 8005a72:	bf00      	nop
 8005a74:	58025408 	.word	0x58025408
 8005a78:	5802541c 	.word	0x5802541c
 8005a7c:	58025430 	.word	0x58025430
 8005a80:	58025444 	.word	0x58025444
 8005a84:	58025458 	.word	0x58025458
 8005a88:	5802546c 	.word	0x5802546c
 8005a8c:	58025480 	.word	0x58025480
 8005a90:	58025494 	.word	0x58025494

08005a94 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005a94:	b480      	push	{r7}
 8005a96:	b085      	sub	sp, #20
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	4a42      	ldr	r2, [pc, #264]	@ (8005bac <DMA_CalcBaseAndBitshift+0x118>)
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d04a      	beq.n	8005b3c <DMA_CalcBaseAndBitshift+0xa8>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	4a41      	ldr	r2, [pc, #260]	@ (8005bb0 <DMA_CalcBaseAndBitshift+0x11c>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d045      	beq.n	8005b3c <DMA_CalcBaseAndBitshift+0xa8>
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	4a3f      	ldr	r2, [pc, #252]	@ (8005bb4 <DMA_CalcBaseAndBitshift+0x120>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d040      	beq.n	8005b3c <DMA_CalcBaseAndBitshift+0xa8>
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	4a3e      	ldr	r2, [pc, #248]	@ (8005bb8 <DMA_CalcBaseAndBitshift+0x124>)
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d03b      	beq.n	8005b3c <DMA_CalcBaseAndBitshift+0xa8>
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	4a3c      	ldr	r2, [pc, #240]	@ (8005bbc <DMA_CalcBaseAndBitshift+0x128>)
 8005aca:	4293      	cmp	r3, r2
 8005acc:	d036      	beq.n	8005b3c <DMA_CalcBaseAndBitshift+0xa8>
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	4a3b      	ldr	r2, [pc, #236]	@ (8005bc0 <DMA_CalcBaseAndBitshift+0x12c>)
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	d031      	beq.n	8005b3c <DMA_CalcBaseAndBitshift+0xa8>
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	4a39      	ldr	r2, [pc, #228]	@ (8005bc4 <DMA_CalcBaseAndBitshift+0x130>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d02c      	beq.n	8005b3c <DMA_CalcBaseAndBitshift+0xa8>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	4a38      	ldr	r2, [pc, #224]	@ (8005bc8 <DMA_CalcBaseAndBitshift+0x134>)
 8005ae8:	4293      	cmp	r3, r2
 8005aea:	d027      	beq.n	8005b3c <DMA_CalcBaseAndBitshift+0xa8>
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	4a36      	ldr	r2, [pc, #216]	@ (8005bcc <DMA_CalcBaseAndBitshift+0x138>)
 8005af2:	4293      	cmp	r3, r2
 8005af4:	d022      	beq.n	8005b3c <DMA_CalcBaseAndBitshift+0xa8>
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	4a35      	ldr	r2, [pc, #212]	@ (8005bd0 <DMA_CalcBaseAndBitshift+0x13c>)
 8005afc:	4293      	cmp	r3, r2
 8005afe:	d01d      	beq.n	8005b3c <DMA_CalcBaseAndBitshift+0xa8>
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	4a33      	ldr	r2, [pc, #204]	@ (8005bd4 <DMA_CalcBaseAndBitshift+0x140>)
 8005b06:	4293      	cmp	r3, r2
 8005b08:	d018      	beq.n	8005b3c <DMA_CalcBaseAndBitshift+0xa8>
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	4a32      	ldr	r2, [pc, #200]	@ (8005bd8 <DMA_CalcBaseAndBitshift+0x144>)
 8005b10:	4293      	cmp	r3, r2
 8005b12:	d013      	beq.n	8005b3c <DMA_CalcBaseAndBitshift+0xa8>
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	4a30      	ldr	r2, [pc, #192]	@ (8005bdc <DMA_CalcBaseAndBitshift+0x148>)
 8005b1a:	4293      	cmp	r3, r2
 8005b1c:	d00e      	beq.n	8005b3c <DMA_CalcBaseAndBitshift+0xa8>
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	4a2f      	ldr	r2, [pc, #188]	@ (8005be0 <DMA_CalcBaseAndBitshift+0x14c>)
 8005b24:	4293      	cmp	r3, r2
 8005b26:	d009      	beq.n	8005b3c <DMA_CalcBaseAndBitshift+0xa8>
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	4a2d      	ldr	r2, [pc, #180]	@ (8005be4 <DMA_CalcBaseAndBitshift+0x150>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d004      	beq.n	8005b3c <DMA_CalcBaseAndBitshift+0xa8>
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	4a2c      	ldr	r2, [pc, #176]	@ (8005be8 <DMA_CalcBaseAndBitshift+0x154>)
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	d101      	bne.n	8005b40 <DMA_CalcBaseAndBitshift+0xac>
 8005b3c:	2301      	movs	r3, #1
 8005b3e:	e000      	b.n	8005b42 <DMA_CalcBaseAndBitshift+0xae>
 8005b40:	2300      	movs	r3, #0
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d024      	beq.n	8005b90 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	b2db      	uxtb	r3, r3
 8005b4c:	3b10      	subs	r3, #16
 8005b4e:	4a27      	ldr	r2, [pc, #156]	@ (8005bec <DMA_CalcBaseAndBitshift+0x158>)
 8005b50:	fba2 2303 	umull	r2, r3, r2, r3
 8005b54:	091b      	lsrs	r3, r3, #4
 8005b56:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	f003 0307 	and.w	r3, r3, #7
 8005b5e:	4a24      	ldr	r2, [pc, #144]	@ (8005bf0 <DMA_CalcBaseAndBitshift+0x15c>)
 8005b60:	5cd3      	ldrb	r3, [r2, r3]
 8005b62:	461a      	mov	r2, r3
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	2b03      	cmp	r3, #3
 8005b6c:	d908      	bls.n	8005b80 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	461a      	mov	r2, r3
 8005b74:	4b1f      	ldr	r3, [pc, #124]	@ (8005bf4 <DMA_CalcBaseAndBitshift+0x160>)
 8005b76:	4013      	ands	r3, r2
 8005b78:	1d1a      	adds	r2, r3, #4
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	659a      	str	r2, [r3, #88]	@ 0x58
 8005b7e:	e00d      	b.n	8005b9c <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	461a      	mov	r2, r3
 8005b86:	4b1b      	ldr	r3, [pc, #108]	@ (8005bf4 <DMA_CalcBaseAndBitshift+0x160>)
 8005b88:	4013      	ands	r3, r2
 8005b8a:	687a      	ldr	r2, [r7, #4]
 8005b8c:	6593      	str	r3, [r2, #88]	@ 0x58
 8005b8e:	e005      	b.n	8005b9c <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	3714      	adds	r7, #20
 8005ba4:	46bd      	mov	sp, r7
 8005ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005baa:	4770      	bx	lr
 8005bac:	40020010 	.word	0x40020010
 8005bb0:	40020028 	.word	0x40020028
 8005bb4:	40020040 	.word	0x40020040
 8005bb8:	40020058 	.word	0x40020058
 8005bbc:	40020070 	.word	0x40020070
 8005bc0:	40020088 	.word	0x40020088
 8005bc4:	400200a0 	.word	0x400200a0
 8005bc8:	400200b8 	.word	0x400200b8
 8005bcc:	40020410 	.word	0x40020410
 8005bd0:	40020428 	.word	0x40020428
 8005bd4:	40020440 	.word	0x40020440
 8005bd8:	40020458 	.word	0x40020458
 8005bdc:	40020470 	.word	0x40020470
 8005be0:	40020488 	.word	0x40020488
 8005be4:	400204a0 	.word	0x400204a0
 8005be8:	400204b8 	.word	0x400204b8
 8005bec:	aaaaaaab 	.word	0xaaaaaaab
 8005bf0:	0801e28c 	.word	0x0801e28c
 8005bf4:	fffffc00 	.word	0xfffffc00

08005bf8 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8005bf8:	b480      	push	{r7}
 8005bfa:	b085      	sub	sp, #20
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005c00:	2300      	movs	r3, #0
 8005c02:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	699b      	ldr	r3, [r3, #24]
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d120      	bne.n	8005c4e <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c10:	2b03      	cmp	r3, #3
 8005c12:	d858      	bhi.n	8005cc6 <DMA_CheckFifoParam+0xce>
 8005c14:	a201      	add	r2, pc, #4	@ (adr r2, 8005c1c <DMA_CheckFifoParam+0x24>)
 8005c16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c1a:	bf00      	nop
 8005c1c:	08005c2d 	.word	0x08005c2d
 8005c20:	08005c3f 	.word	0x08005c3f
 8005c24:	08005c2d 	.word	0x08005c2d
 8005c28:	08005cc7 	.word	0x08005cc7
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c30:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d048      	beq.n	8005cca <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8005c38:	2301      	movs	r3, #1
 8005c3a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005c3c:	e045      	b.n	8005cca <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c42:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005c46:	d142      	bne.n	8005cce <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8005c48:	2301      	movs	r3, #1
 8005c4a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005c4c:	e03f      	b.n	8005cce <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	699b      	ldr	r3, [r3, #24]
 8005c52:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005c56:	d123      	bne.n	8005ca0 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c5c:	2b03      	cmp	r3, #3
 8005c5e:	d838      	bhi.n	8005cd2 <DMA_CheckFifoParam+0xda>
 8005c60:	a201      	add	r2, pc, #4	@ (adr r2, 8005c68 <DMA_CheckFifoParam+0x70>)
 8005c62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c66:	bf00      	nop
 8005c68:	08005c79 	.word	0x08005c79
 8005c6c:	08005c7f 	.word	0x08005c7f
 8005c70:	08005c79 	.word	0x08005c79
 8005c74:	08005c91 	.word	0x08005c91
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8005c78:	2301      	movs	r3, #1
 8005c7a:	73fb      	strb	r3, [r7, #15]
        break;
 8005c7c:	e030      	b.n	8005ce0 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c82:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d025      	beq.n	8005cd6 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8005c8a:	2301      	movs	r3, #1
 8005c8c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005c8e:	e022      	b.n	8005cd6 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c94:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005c98:	d11f      	bne.n	8005cda <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8005c9a:	2301      	movs	r3, #1
 8005c9c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005c9e:	e01c      	b.n	8005cda <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ca4:	2b02      	cmp	r3, #2
 8005ca6:	d902      	bls.n	8005cae <DMA_CheckFifoParam+0xb6>
 8005ca8:	2b03      	cmp	r3, #3
 8005caa:	d003      	beq.n	8005cb4 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8005cac:	e018      	b.n	8005ce0 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8005cae:	2301      	movs	r3, #1
 8005cb0:	73fb      	strb	r3, [r7, #15]
        break;
 8005cb2:	e015      	b.n	8005ce0 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cb8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d00e      	beq.n	8005cde <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8005cc0:	2301      	movs	r3, #1
 8005cc2:	73fb      	strb	r3, [r7, #15]
    break;
 8005cc4:	e00b      	b.n	8005cde <DMA_CheckFifoParam+0xe6>
        break;
 8005cc6:	bf00      	nop
 8005cc8:	e00a      	b.n	8005ce0 <DMA_CheckFifoParam+0xe8>
        break;
 8005cca:	bf00      	nop
 8005ccc:	e008      	b.n	8005ce0 <DMA_CheckFifoParam+0xe8>
        break;
 8005cce:	bf00      	nop
 8005cd0:	e006      	b.n	8005ce0 <DMA_CheckFifoParam+0xe8>
        break;
 8005cd2:	bf00      	nop
 8005cd4:	e004      	b.n	8005ce0 <DMA_CheckFifoParam+0xe8>
        break;
 8005cd6:	bf00      	nop
 8005cd8:	e002      	b.n	8005ce0 <DMA_CheckFifoParam+0xe8>
        break;
 8005cda:	bf00      	nop
 8005cdc:	e000      	b.n	8005ce0 <DMA_CheckFifoParam+0xe8>
    break;
 8005cde:	bf00      	nop
    }
  }

  return status;
 8005ce0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	3714      	adds	r7, #20
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cec:	4770      	bx	lr
 8005cee:	bf00      	nop

08005cf0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005cf0:	b480      	push	{r7}
 8005cf2:	b085      	sub	sp, #20
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	4a38      	ldr	r2, [pc, #224]	@ (8005de4 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8005d04:	4293      	cmp	r3, r2
 8005d06:	d022      	beq.n	8005d4e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	4a36      	ldr	r2, [pc, #216]	@ (8005de8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d01d      	beq.n	8005d4e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	4a35      	ldr	r2, [pc, #212]	@ (8005dec <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d018      	beq.n	8005d4e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4a33      	ldr	r2, [pc, #204]	@ (8005df0 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d013      	beq.n	8005d4e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	4a32      	ldr	r2, [pc, #200]	@ (8005df4 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8005d2c:	4293      	cmp	r3, r2
 8005d2e:	d00e      	beq.n	8005d4e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	4a30      	ldr	r2, [pc, #192]	@ (8005df8 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8005d36:	4293      	cmp	r3, r2
 8005d38:	d009      	beq.n	8005d4e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	4a2f      	ldr	r2, [pc, #188]	@ (8005dfc <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8005d40:	4293      	cmp	r3, r2
 8005d42:	d004      	beq.n	8005d4e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	4a2d      	ldr	r2, [pc, #180]	@ (8005e00 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8005d4a:	4293      	cmp	r3, r2
 8005d4c:	d101      	bne.n	8005d52 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8005d4e:	2301      	movs	r3, #1
 8005d50:	e000      	b.n	8005d54 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8005d52:	2300      	movs	r3, #0
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d01a      	beq.n	8005d8e <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	b2db      	uxtb	r3, r3
 8005d5e:	3b08      	subs	r3, #8
 8005d60:	4a28      	ldr	r2, [pc, #160]	@ (8005e04 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8005d62:	fba2 2303 	umull	r2, r3, r2, r3
 8005d66:	091b      	lsrs	r3, r3, #4
 8005d68:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8005d6a:	68fa      	ldr	r2, [r7, #12]
 8005d6c:	4b26      	ldr	r3, [pc, #152]	@ (8005e08 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8005d6e:	4413      	add	r3, r2
 8005d70:	009b      	lsls	r3, r3, #2
 8005d72:	461a      	mov	r2, r3
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	4a24      	ldr	r2, [pc, #144]	@ (8005e0c <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8005d7c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	f003 031f 	and.w	r3, r3, #31
 8005d84:	2201      	movs	r2, #1
 8005d86:	409a      	lsls	r2, r3
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8005d8c:	e024      	b.n	8005dd8 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	b2db      	uxtb	r3, r3
 8005d94:	3b10      	subs	r3, #16
 8005d96:	4a1e      	ldr	r2, [pc, #120]	@ (8005e10 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8005d98:	fba2 2303 	umull	r2, r3, r2, r3
 8005d9c:	091b      	lsrs	r3, r3, #4
 8005d9e:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8005da0:	68bb      	ldr	r3, [r7, #8]
 8005da2:	4a1c      	ldr	r2, [pc, #112]	@ (8005e14 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8005da4:	4293      	cmp	r3, r2
 8005da6:	d806      	bhi.n	8005db6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8005da8:	68bb      	ldr	r3, [r7, #8]
 8005daa:	4a1b      	ldr	r2, [pc, #108]	@ (8005e18 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8005dac:	4293      	cmp	r3, r2
 8005dae:	d902      	bls.n	8005db6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	3308      	adds	r3, #8
 8005db4:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8005db6:	68fa      	ldr	r2, [r7, #12]
 8005db8:	4b18      	ldr	r3, [pc, #96]	@ (8005e1c <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8005dba:	4413      	add	r3, r2
 8005dbc:	009b      	lsls	r3, r3, #2
 8005dbe:	461a      	mov	r2, r3
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	4a16      	ldr	r2, [pc, #88]	@ (8005e20 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8005dc8:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	f003 031f 	and.w	r3, r3, #31
 8005dd0:	2201      	movs	r2, #1
 8005dd2:	409a      	lsls	r2, r3
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005dd8:	bf00      	nop
 8005dda:	3714      	adds	r7, #20
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de2:	4770      	bx	lr
 8005de4:	58025408 	.word	0x58025408
 8005de8:	5802541c 	.word	0x5802541c
 8005dec:	58025430 	.word	0x58025430
 8005df0:	58025444 	.word	0x58025444
 8005df4:	58025458 	.word	0x58025458
 8005df8:	5802546c 	.word	0x5802546c
 8005dfc:	58025480 	.word	0x58025480
 8005e00:	58025494 	.word	0x58025494
 8005e04:	cccccccd 	.word	0xcccccccd
 8005e08:	16009600 	.word	0x16009600
 8005e0c:	58025880 	.word	0x58025880
 8005e10:	aaaaaaab 	.word	0xaaaaaaab
 8005e14:	400204b8 	.word	0x400204b8
 8005e18:	4002040f 	.word	0x4002040f
 8005e1c:	10008200 	.word	0x10008200
 8005e20:	40020880 	.word	0x40020880

08005e24 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005e24:	b480      	push	{r7}
 8005e26:	b085      	sub	sp, #20
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	685b      	ldr	r3, [r3, #4]
 8005e30:	b2db      	uxtb	r3, r3
 8005e32:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d04a      	beq.n	8005ed0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	2b08      	cmp	r3, #8
 8005e3e:	d847      	bhi.n	8005ed0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	4a25      	ldr	r2, [pc, #148]	@ (8005edc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8005e46:	4293      	cmp	r3, r2
 8005e48:	d022      	beq.n	8005e90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	4a24      	ldr	r2, [pc, #144]	@ (8005ee0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8005e50:	4293      	cmp	r3, r2
 8005e52:	d01d      	beq.n	8005e90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	4a22      	ldr	r2, [pc, #136]	@ (8005ee4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	d018      	beq.n	8005e90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	4a21      	ldr	r2, [pc, #132]	@ (8005ee8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8005e64:	4293      	cmp	r3, r2
 8005e66:	d013      	beq.n	8005e90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	4a1f      	ldr	r2, [pc, #124]	@ (8005eec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8005e6e:	4293      	cmp	r3, r2
 8005e70:	d00e      	beq.n	8005e90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	4a1e      	ldr	r2, [pc, #120]	@ (8005ef0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8005e78:	4293      	cmp	r3, r2
 8005e7a:	d009      	beq.n	8005e90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	4a1c      	ldr	r2, [pc, #112]	@ (8005ef4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8005e82:	4293      	cmp	r3, r2
 8005e84:	d004      	beq.n	8005e90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	4a1b      	ldr	r2, [pc, #108]	@ (8005ef8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8005e8c:	4293      	cmp	r3, r2
 8005e8e:	d101      	bne.n	8005e94 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8005e90:	2301      	movs	r3, #1
 8005e92:	e000      	b.n	8005e96 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8005e94:	2300      	movs	r3, #0
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d00a      	beq.n	8005eb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8005e9a:	68fa      	ldr	r2, [r7, #12]
 8005e9c:	4b17      	ldr	r3, [pc, #92]	@ (8005efc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8005e9e:	4413      	add	r3, r2
 8005ea0:	009b      	lsls	r3, r3, #2
 8005ea2:	461a      	mov	r2, r3
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	4a15      	ldr	r2, [pc, #84]	@ (8005f00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8005eac:	671a      	str	r2, [r3, #112]	@ 0x70
 8005eae:	e009      	b.n	8005ec4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005eb0:	68fa      	ldr	r2, [r7, #12]
 8005eb2:	4b14      	ldr	r3, [pc, #80]	@ (8005f04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8005eb4:	4413      	add	r3, r2
 8005eb6:	009b      	lsls	r3, r3, #2
 8005eb8:	461a      	mov	r2, r3
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	4a11      	ldr	r2, [pc, #68]	@ (8005f08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8005ec2:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	3b01      	subs	r3, #1
 8005ec8:	2201      	movs	r2, #1
 8005eca:	409a      	lsls	r2, r3
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8005ed0:	bf00      	nop
 8005ed2:	3714      	adds	r7, #20
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eda:	4770      	bx	lr
 8005edc:	58025408 	.word	0x58025408
 8005ee0:	5802541c 	.word	0x5802541c
 8005ee4:	58025430 	.word	0x58025430
 8005ee8:	58025444 	.word	0x58025444
 8005eec:	58025458 	.word	0x58025458
 8005ef0:	5802546c 	.word	0x5802546c
 8005ef4:	58025480 	.word	0x58025480
 8005ef8:	58025494 	.word	0x58025494
 8005efc:	1600963f 	.word	0x1600963f
 8005f00:	58025940 	.word	0x58025940
 8005f04:	1000823f 	.word	0x1000823f
 8005f08:	40020940 	.word	0x40020940

08005f0c <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	b098      	sub	sp, #96	@ 0x60
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8005f14:	4a84      	ldr	r2, [pc, #528]	@ (8006128 <HAL_FDCAN_Init+0x21c>)
 8005f16:	f107 030c 	add.w	r3, r7, #12
 8005f1a:	4611      	mov	r1, r2
 8005f1c:	224c      	movs	r2, #76	@ 0x4c
 8005f1e:	4618      	mov	r0, r3
 8005f20:	f016 ffea 	bl	801cef8 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d101      	bne.n	8005f2e <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8005f2a:	2301      	movs	r3, #1
 8005f2c:	e1c6      	b.n	80062bc <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	4a7e      	ldr	r2, [pc, #504]	@ (800612c <HAL_FDCAN_Init+0x220>)
 8005f34:	4293      	cmp	r3, r2
 8005f36:	d106      	bne.n	8005f46 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8005f40:	461a      	mov	r2, r3
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8005f4c:	b2db      	uxtb	r3, r3
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d106      	bne.n	8005f60 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	2200      	movs	r2, #0
 8005f56:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8005f5a:	6878      	ldr	r0, [r7, #4]
 8005f5c:	f7fa fd36 	bl	80009cc <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	699a      	ldr	r2, [r3, #24]
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f022 0210 	bic.w	r2, r2, #16
 8005f6e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005f70:	f7fd f850 	bl	8003014 <HAL_GetTick>
 8005f74:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005f76:	e014      	b.n	8005fa2 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8005f78:	f7fd f84c 	bl	8003014 <HAL_GetTick>
 8005f7c:	4602      	mov	r2, r0
 8005f7e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005f80:	1ad3      	subs	r3, r2, r3
 8005f82:	2b0a      	cmp	r3, #10
 8005f84:	d90d      	bls.n	8005fa2 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005f8c:	f043 0201 	orr.w	r2, r3, #1
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	2203      	movs	r2, #3
 8005f9a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8005f9e:	2301      	movs	r3, #1
 8005fa0:	e18c      	b.n	80062bc <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	699b      	ldr	r3, [r3, #24]
 8005fa8:	f003 0308 	and.w	r3, r3, #8
 8005fac:	2b08      	cmp	r3, #8
 8005fae:	d0e3      	beq.n	8005f78 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	699a      	ldr	r2, [r3, #24]
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f042 0201 	orr.w	r2, r2, #1
 8005fbe:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005fc0:	f7fd f828 	bl	8003014 <HAL_GetTick>
 8005fc4:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005fc6:	e014      	b.n	8005ff2 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8005fc8:	f7fd f824 	bl	8003014 <HAL_GetTick>
 8005fcc:	4602      	mov	r2, r0
 8005fce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005fd0:	1ad3      	subs	r3, r2, r3
 8005fd2:	2b0a      	cmp	r3, #10
 8005fd4:	d90d      	bls.n	8005ff2 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005fdc:	f043 0201 	orr.w	r2, r3, #1
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	2203      	movs	r2, #3
 8005fea:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8005fee:	2301      	movs	r3, #1
 8005ff0:	e164      	b.n	80062bc <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	699b      	ldr	r3, [r3, #24]
 8005ff8:	f003 0301 	and.w	r3, r3, #1
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d0e3      	beq.n	8005fc8 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	699a      	ldr	r2, [r3, #24]
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f042 0202 	orr.w	r2, r2, #2
 800600e:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	7c1b      	ldrb	r3, [r3, #16]
 8006014:	2b01      	cmp	r3, #1
 8006016:	d108      	bne.n	800602a <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	699a      	ldr	r2, [r3, #24]
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006026:	619a      	str	r2, [r3, #24]
 8006028:	e007      	b.n	800603a <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	699a      	ldr	r2, [r3, #24]
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006038:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	7c5b      	ldrb	r3, [r3, #17]
 800603e:	2b01      	cmp	r3, #1
 8006040:	d108      	bne.n	8006054 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	699a      	ldr	r2, [r3, #24]
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006050:	619a      	str	r2, [r3, #24]
 8006052:	e007      	b.n	8006064 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	699a      	ldr	r2, [r3, #24]
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006062:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	7c9b      	ldrb	r3, [r3, #18]
 8006068:	2b01      	cmp	r3, #1
 800606a:	d108      	bne.n	800607e <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	699a      	ldr	r2, [r3, #24]
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800607a:	619a      	str	r2, [r3, #24]
 800607c:	e007      	b.n	800608e <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	699a      	ldr	r2, [r3, #24]
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800608c:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	699b      	ldr	r3, [r3, #24]
 8006094:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	689a      	ldr	r2, [r3, #8]
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	430a      	orrs	r2, r1
 80060a2:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	699a      	ldr	r2, [r3, #24]
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 80060b2:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	691a      	ldr	r2, [r3, #16]
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f022 0210 	bic.w	r2, r2, #16
 80060c2:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	68db      	ldr	r3, [r3, #12]
 80060c8:	2b01      	cmp	r3, #1
 80060ca:	d108      	bne.n	80060de <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	699a      	ldr	r2, [r3, #24]
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f042 0204 	orr.w	r2, r2, #4
 80060da:	619a      	str	r2, [r3, #24]
 80060dc:	e030      	b.n	8006140 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	68db      	ldr	r3, [r3, #12]
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d02c      	beq.n	8006140 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	68db      	ldr	r3, [r3, #12]
 80060ea:	2b02      	cmp	r3, #2
 80060ec:	d020      	beq.n	8006130 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	699a      	ldr	r2, [r3, #24]
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80060fc:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	691a      	ldr	r2, [r3, #16]
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	f042 0210 	orr.w	r2, r2, #16
 800610c:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	68db      	ldr	r3, [r3, #12]
 8006112:	2b03      	cmp	r3, #3
 8006114:	d114      	bne.n	8006140 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	699a      	ldr	r2, [r3, #24]
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f042 0220 	orr.w	r2, r2, #32
 8006124:	619a      	str	r2, [r3, #24]
 8006126:	e00b      	b.n	8006140 <HAL_FDCAN_Init+0x234>
 8006128:	0801dcd0 	.word	0x0801dcd0
 800612c:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	699a      	ldr	r2, [r3, #24]
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f042 0220 	orr.w	r2, r2, #32
 800613e:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	699b      	ldr	r3, [r3, #24]
 8006144:	3b01      	subs	r3, #1
 8006146:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	69db      	ldr	r3, [r3, #28]
 800614c:	3b01      	subs	r3, #1
 800614e:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006150:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	6a1b      	ldr	r3, [r3, #32]
 8006156:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8006158:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	695b      	ldr	r3, [r3, #20]
 8006160:	3b01      	subs	r3, #1
 8006162:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8006168:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800616a:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	689b      	ldr	r3, [r3, #8]
 8006170:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006174:	d115      	bne.n	80061a2 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800617a:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006180:	3b01      	subs	r3, #1
 8006182:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006184:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800618a:	3b01      	subs	r3, #1
 800618c:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800618e:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006196:	3b01      	subs	r3, #1
 8006198:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800619e:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80061a0:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d00a      	beq.n	80061c0 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	430a      	orrs	r2, r1
 80061bc:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061c8:	4413      	add	r3, r2
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d011      	beq.n	80061f2 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80061d6:	f023 0107 	bic.w	r1, r3, #7
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80061de:	009b      	lsls	r3, r3, #2
 80061e0:	3360      	adds	r3, #96	@ 0x60
 80061e2:	443b      	add	r3, r7
 80061e4:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	430a      	orrs	r2, r1
 80061ee:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d011      	beq.n	800621e <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006202:	f023 0107 	bic.w	r1, r3, #7
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800620a:	009b      	lsls	r3, r3, #2
 800620c:	3360      	adds	r3, #96	@ 0x60
 800620e:	443b      	add	r3, r7
 8006210:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	430a      	orrs	r2, r1
 800621a:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006222:	2b00      	cmp	r3, #0
 8006224:	d012      	beq.n	800624c <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800622e:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006236:	009b      	lsls	r3, r3, #2
 8006238:	3360      	adds	r3, #96	@ 0x60
 800623a:	443b      	add	r3, r7
 800623c:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8006240:	011a      	lsls	r2, r3, #4
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	430a      	orrs	r2, r1
 8006248:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006250:	2b00      	cmp	r3, #0
 8006252:	d012      	beq.n	800627a <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800625c:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006264:	009b      	lsls	r3, r3, #2
 8006266:	3360      	adds	r3, #96	@ 0x60
 8006268:	443b      	add	r3, r7
 800626a:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800626e:	021a      	lsls	r2, r3, #8
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	430a      	orrs	r2, r1
 8006276:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	4a11      	ldr	r2, [pc, #68]	@ (80062c4 <HAL_FDCAN_Init+0x3b8>)
 8006280:	4293      	cmp	r3, r2
 8006282:	d107      	bne.n	8006294 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	685b      	ldr	r3, [r3, #4]
 8006288:	689a      	ldr	r2, [r3, #8]
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	685b      	ldr	r3, [r3, #4]
 800628e:	f022 0203 	bic.w	r2, r2, #3
 8006292:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2200      	movs	r2, #0
 8006298:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2200      	movs	r2, #0
 80062a0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2201      	movs	r2, #1
 80062a8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80062ac:	6878      	ldr	r0, [r7, #4]
 80062ae:	f000 fb1f 	bl	80068f0 <FDCAN_CalcultateRamBlockAddresses>
 80062b2:	4603      	mov	r3, r0
 80062b4:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 80062b8:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 80062bc:	4618      	mov	r0, r3
 80062be:	3760      	adds	r7, #96	@ 0x60
 80062c0:	46bd      	mov	sp, r7
 80062c2:	bd80      	pop	{r7, pc}
 80062c4:	4000a000 	.word	0x4000a000

080062c8 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b096      	sub	sp, #88	@ 0x58
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 80062d0:	4b9a      	ldr	r3, [pc, #616]	@ (800653c <HAL_FDCAN_IRQHandler+0x274>)
 80062d2:	691b      	ldr	r3, [r3, #16]
 80062d4:	079b      	lsls	r3, r3, #30
 80062d6:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 80062d8:	4b98      	ldr	r3, [pc, #608]	@ (800653c <HAL_FDCAN_IRQHandler+0x274>)
 80062da:	695b      	ldr	r3, [r3, #20]
 80062dc:	079b      	lsls	r3, r3, #30
 80062de:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80062e0:	4013      	ands	r3, r2
 80062e2:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80062ea:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80062ee:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062f6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80062f8:	4013      	ands	r3, r2
 80062fa:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006302:	f003 030f 	and.w	r3, r3, #15
 8006306:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800630e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006310:	4013      	ands	r3, r2
 8006312:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800631a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800631e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006326:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006328:	4013      	ands	r3, r2
 800632a:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006332:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 8006336:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800633e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006340:	4013      	ands	r3, r2
 8006342:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800634a:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 800634e:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006356:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006358:	4013      	ands	r3, r2
 800635a:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006362:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800636a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 800636c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800636e:	0a1b      	lsrs	r3, r3, #8
 8006370:	f003 0301 	and.w	r3, r3, #1
 8006374:	2b00      	cmp	r3, #0
 8006376:	d010      	beq.n	800639a <HAL_FDCAN_IRQHandler+0xd2>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8006378:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800637a:	0a1b      	lsrs	r3, r3, #8
 800637c:	f003 0301 	and.w	r3, r3, #1
 8006380:	2b00      	cmp	r3, #0
 8006382:	d00a      	beq.n	800639a <HAL_FDCAN_IRQHandler+0xd2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800638c:	651a      	str	r2, [r3, #80]	@ 0x50
 800638e:	4b6b      	ldr	r3, [pc, #428]	@ (800653c <HAL_FDCAN_IRQHandler+0x274>)
 8006390:	2200      	movs	r2, #0
 8006392:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8006394:	6878      	ldr	r0, [r7, #4]
 8006396:	f000 fa5f 	bl	8006858 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 800639a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800639c:	0a9b      	lsrs	r3, r3, #10
 800639e:	f003 0301 	and.w	r3, r3, #1
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d01d      	beq.n	80063e2 <HAL_FDCAN_IRQHandler+0x11a>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 80063a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063a8:	0a9b      	lsrs	r3, r3, #10
 80063aa:	f003 0301 	and.w	r3, r3, #1
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d017      	beq.n	80063e2 <HAL_FDCAN_IRQHandler+0x11a>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80063ba:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80063c4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80063c6:	4013      	ands	r3, r2
 80063c8:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80063d2:	651a      	str	r2, [r3, #80]	@ 0x50
 80063d4:	4b59      	ldr	r3, [pc, #356]	@ (800653c <HAL_FDCAN_IRQHandler+0x274>)
 80063d6:	2200      	movs	r2, #0
 80063d8:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 80063da:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80063dc:	6878      	ldr	r0, [r7, #4]
 80063de:	f000 fa12 	bl	8006806 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 80063e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d00d      	beq.n	8006404 <HAL_FDCAN_IRQHandler+0x13c>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681a      	ldr	r2, [r3, #0]
 80063ec:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80063ee:	4b54      	ldr	r3, [pc, #336]	@ (8006540 <HAL_FDCAN_IRQHandler+0x278>)
 80063f0:	400b      	ands	r3, r1
 80063f2:	6513      	str	r3, [r2, #80]	@ 0x50
 80063f4:	4a51      	ldr	r2, [pc, #324]	@ (800653c <HAL_FDCAN_IRQHandler+0x274>)
 80063f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80063f8:	0f9b      	lsrs	r3, r3, #30
 80063fa:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 80063fc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80063fe:	6878      	ldr	r0, [r7, #4]
 8006400:	f000 f9c0 	bl	8006784 <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8006404:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006406:	2b00      	cmp	r3, #0
 8006408:	d00d      	beq.n	8006426 <HAL_FDCAN_IRQHandler+0x15e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681a      	ldr	r2, [r3, #0]
 800640e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006410:	4b4b      	ldr	r3, [pc, #300]	@ (8006540 <HAL_FDCAN_IRQHandler+0x278>)
 8006412:	400b      	ands	r3, r1
 8006414:	6513      	str	r3, [r2, #80]	@ 0x50
 8006416:	4a49      	ldr	r2, [pc, #292]	@ (800653c <HAL_FDCAN_IRQHandler+0x274>)
 8006418:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800641a:	0f9b      	lsrs	r3, r3, #30
 800641c:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 800641e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006420:	6878      	ldr	r0, [r7, #4]
 8006422:	f000 f9ba 	bl	800679a <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8006426:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006428:	2b00      	cmp	r3, #0
 800642a:	d00d      	beq.n	8006448 <HAL_FDCAN_IRQHandler+0x180>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681a      	ldr	r2, [r3, #0]
 8006430:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8006432:	4b43      	ldr	r3, [pc, #268]	@ (8006540 <HAL_FDCAN_IRQHandler+0x278>)
 8006434:	400b      	ands	r3, r1
 8006436:	6513      	str	r3, [r2, #80]	@ 0x50
 8006438:	4a40      	ldr	r2, [pc, #256]	@ (800653c <HAL_FDCAN_IRQHandler+0x274>)
 800643a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800643c:	0f9b      	lsrs	r3, r3, #30
 800643e:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8006440:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8006442:	6878      	ldr	r0, [r7, #4]
 8006444:	f000 f9b4 	bl	80067b0 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8006448:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800644a:	2b00      	cmp	r3, #0
 800644c:	d00d      	beq.n	800646a <HAL_FDCAN_IRQHandler+0x1a2>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681a      	ldr	r2, [r3, #0]
 8006452:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8006454:	4b3a      	ldr	r3, [pc, #232]	@ (8006540 <HAL_FDCAN_IRQHandler+0x278>)
 8006456:	400b      	ands	r3, r1
 8006458:	6513      	str	r3, [r2, #80]	@ 0x50
 800645a:	4a38      	ldr	r2, [pc, #224]	@ (800653c <HAL_FDCAN_IRQHandler+0x274>)
 800645c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800645e:	0f9b      	lsrs	r3, r3, #30
 8006460:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8006462:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8006464:	6878      	ldr	r0, [r7, #4]
 8006466:	f000 f9ae 	bl	80067c6 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 800646a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800646c:	0adb      	lsrs	r3, r3, #11
 800646e:	f003 0301 	and.w	r3, r3, #1
 8006472:	2b00      	cmp	r3, #0
 8006474:	d010      	beq.n	8006498 <HAL_FDCAN_IRQHandler+0x1d0>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8006476:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006478:	0adb      	lsrs	r3, r3, #11
 800647a:	f003 0301 	and.w	r3, r3, #1
 800647e:	2b00      	cmp	r3, #0
 8006480:	d00a      	beq.n	8006498 <HAL_FDCAN_IRQHandler+0x1d0>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800648a:	651a      	str	r2, [r3, #80]	@ 0x50
 800648c:	4b2b      	ldr	r3, [pc, #172]	@ (800653c <HAL_FDCAN_IRQHandler+0x274>)
 800648e:	2200      	movs	r2, #0
 8006490:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8006492:	6878      	ldr	r0, [r7, #4]
 8006494:	f000 f9a2 	bl	80067dc <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 8006498:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800649a:	0a5b      	lsrs	r3, r3, #9
 800649c:	f003 0301 	and.w	r3, r3, #1
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d01d      	beq.n	80064e0 <HAL_FDCAN_IRQHandler+0x218>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 80064a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064a6:	0a5b      	lsrs	r3, r3, #9
 80064a8:	f003 0301 	and.w	r3, r3, #1
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d017      	beq.n	80064e0 <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80064b8:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80064c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80064c4:	4013      	ands	r3, r2
 80064c6:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80064d0:	651a      	str	r2, [r3, #80]	@ 0x50
 80064d2:	4b1a      	ldr	r3, [pc, #104]	@ (800653c <HAL_FDCAN_IRQHandler+0x274>)
 80064d4:	2200      	movs	r2, #0
 80064d6:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 80064d8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80064da:	6878      	ldr	r0, [r7, #4]
 80064dc:	f000 f988 	bl	80067f0 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 80064e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80064e2:	0cdb      	lsrs	r3, r3, #19
 80064e4:	f003 0301 	and.w	r3, r3, #1
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d010      	beq.n	800650e <HAL_FDCAN_IRQHandler+0x246>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 80064ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064ee:	0cdb      	lsrs	r3, r3, #19
 80064f0:	f003 0301 	and.w	r3, r3, #1
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d00a      	beq.n	800650e <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8006500:	651a      	str	r2, [r3, #80]	@ 0x50
 8006502:	4b0e      	ldr	r3, [pc, #56]	@ (800653c <HAL_FDCAN_IRQHandler+0x274>)
 8006504:	2200      	movs	r2, #0
 8006506:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 8006508:	6878      	ldr	r0, [r7, #4]
 800650a:	f000 f987 	bl	800681c <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 800650e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006510:	0c1b      	lsrs	r3, r3, #16
 8006512:	f003 0301 	and.w	r3, r3, #1
 8006516:	2b00      	cmp	r3, #0
 8006518:	d016      	beq.n	8006548 <HAL_FDCAN_IRQHandler+0x280>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 800651a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800651c:	0c1b      	lsrs	r3, r3, #16
 800651e:	f003 0301 	and.w	r3, r3, #1
 8006522:	2b00      	cmp	r3, #0
 8006524:	d010      	beq.n	8006548 <HAL_FDCAN_IRQHandler+0x280>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800652e:	651a      	str	r2, [r3, #80]	@ 0x50
 8006530:	4b02      	ldr	r3, [pc, #8]	@ (800653c <HAL_FDCAN_IRQHandler+0x274>)
 8006532:	2200      	movs	r2, #0
 8006534:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8006536:	6878      	ldr	r0, [r7, #4]
 8006538:	e004      	b.n	8006544 <HAL_FDCAN_IRQHandler+0x27c>
 800653a:	bf00      	nop
 800653c:	4000a800 	.word	0x4000a800
 8006540:	3fcfffff 	.word	0x3fcfffff
 8006544:	f000 f974 	bl	8006830 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8006548:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800654a:	0c9b      	lsrs	r3, r3, #18
 800654c:	f003 0301 	and.w	r3, r3, #1
 8006550:	2b00      	cmp	r3, #0
 8006552:	d010      	beq.n	8006576 <HAL_FDCAN_IRQHandler+0x2ae>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8006554:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006556:	0c9b      	lsrs	r3, r3, #18
 8006558:	f003 0301 	and.w	r3, r3, #1
 800655c:	2b00      	cmp	r3, #0
 800655e:	d00a      	beq.n	8006576 <HAL_FDCAN_IRQHandler+0x2ae>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8006568:	651a      	str	r2, [r3, #80]	@ 0x50
 800656a:	4b83      	ldr	r3, [pc, #524]	@ (8006778 <HAL_FDCAN_IRQHandler+0x4b0>)
 800656c:	2200      	movs	r2, #0
 800656e:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8006570:	6878      	ldr	r0, [r7, #4]
 8006572:	f000 f967 	bl	8006844 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8006576:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006578:	0c5b      	lsrs	r3, r3, #17
 800657a:	f003 0301 	and.w	r3, r3, #1
 800657e:	2b00      	cmp	r3, #0
 8006580:	d015      	beq.n	80065ae <HAL_FDCAN_IRQHandler+0x2e6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8006582:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006584:	0c5b      	lsrs	r3, r3, #17
 8006586:	f003 0301 	and.w	r3, r3, #1
 800658a:	2b00      	cmp	r3, #0
 800658c:	d00f      	beq.n	80065ae <HAL_FDCAN_IRQHandler+0x2e6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8006596:	651a      	str	r2, [r3, #80]	@ 0x50
 8006598:	4b77      	ldr	r3, [pc, #476]	@ (8006778 <HAL_FDCAN_IRQHandler+0x4b0>)
 800659a:	2200      	movs	r2, #0
 800659c:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80065a4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 80065ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d00d      	beq.n	80065d0 <HAL_FDCAN_IRQHandler+0x308>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681a      	ldr	r2, [r3, #0]
 80065b8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80065ba:	4b70      	ldr	r3, [pc, #448]	@ (800677c <HAL_FDCAN_IRQHandler+0x4b4>)
 80065bc:	400b      	ands	r3, r1
 80065be:	6513      	str	r3, [r2, #80]	@ 0x50
 80065c0:	4a6d      	ldr	r2, [pc, #436]	@ (8006778 <HAL_FDCAN_IRQHandler+0x4b0>)
 80065c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065c4:	0f9b      	lsrs	r3, r3, #30
 80065c6:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 80065c8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80065ca:	6878      	ldr	r0, [r7, #4]
 80065cc:	f000 f958 	bl	8006880 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 80065d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d011      	beq.n	80065fa <HAL_FDCAN_IRQHandler+0x332>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681a      	ldr	r2, [r3, #0]
 80065da:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80065dc:	4b67      	ldr	r3, [pc, #412]	@ (800677c <HAL_FDCAN_IRQHandler+0x4b4>)
 80065de:	400b      	ands	r3, r1
 80065e0:	6513      	str	r3, [r2, #80]	@ 0x50
 80065e2:	4a65      	ldr	r2, [pc, #404]	@ (8006778 <HAL_FDCAN_IRQHandler+0x4b0>)
 80065e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80065e6:	0f9b      	lsrs	r3, r3, #30
 80065e8:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 80065f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80065f2:	431a      	orrs	r2, r3
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	4a60      	ldr	r2, [pc, #384]	@ (8006780 <HAL_FDCAN_IRQHandler+0x4b8>)
 8006600:	4293      	cmp	r3, r2
 8006602:	f040 80ac 	bne.w	800675e <HAL_FDCAN_IRQHandler+0x496>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	685b      	ldr	r3, [r3, #4]
 800660a:	689b      	ldr	r3, [r3, #8]
 800660c:	f003 0303 	and.w	r3, r3, #3
 8006610:	2b00      	cmp	r3, #0
 8006612:	f000 80a4 	beq.w	800675e <HAL_FDCAN_IRQHandler+0x496>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	685b      	ldr	r3, [r3, #4]
 800661a:	6a1b      	ldr	r3, [r3, #32]
 800661c:	f003 030f 	and.w	r3, r3, #15
 8006620:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	685b      	ldr	r3, [r3, #4]
 8006626:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006628:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800662a:	4013      	ands	r3, r2
 800662c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	685b      	ldr	r3, [r3, #4]
 8006632:	6a1b      	ldr	r3, [r3, #32]
 8006634:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006638:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	685b      	ldr	r3, [r3, #4]
 800663e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006640:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006642:	4013      	ands	r3, r2
 8006644:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	685b      	ldr	r3, [r3, #4]
 800664a:	6a1b      	ldr	r3, [r3, #32]
 800664c:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8006650:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	685b      	ldr	r3, [r3, #4]
 8006656:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006658:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800665a:	4013      	ands	r3, r2
 800665c:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	685b      	ldr	r3, [r3, #4]
 8006662:	6a1b      	ldr	r3, [r3, #32]
 8006664:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 8006668:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	685b      	ldr	r3, [r3, #4]
 800666e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006670:	6a3a      	ldr	r2, [r7, #32]
 8006672:	4013      	ands	r3, r2
 8006674:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	685b      	ldr	r3, [r3, #4]
 800667a:	6a1b      	ldr	r3, [r3, #32]
 800667c:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 8006680:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	685b      	ldr	r3, [r3, #4]
 8006686:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006688:	69fa      	ldr	r2, [r7, #28]
 800668a:	4013      	ands	r3, r2
 800668c:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	685b      	ldr	r3, [r3, #4]
 8006692:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006694:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	685b      	ldr	r3, [r3, #4]
 800669a:	6a1b      	ldr	r3, [r3, #32]
 800669c:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 800669e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d007      	beq.n	80066b4 <HAL_FDCAN_IRQHandler+0x3ec>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	685b      	ldr	r3, [r3, #4]
 80066a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80066aa:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 80066ac:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80066ae:	6878      	ldr	r0, [r7, #4]
 80066b0:	f000 f8f1 	bl	8006896 <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 80066b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d007      	beq.n	80066ca <HAL_FDCAN_IRQHandler+0x402>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	685b      	ldr	r3, [r3, #4]
 80066be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80066c0:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 80066c2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80066c4:	6878      	ldr	r0, [r7, #4]
 80066c6:	f000 f8f1 	bl	80068ac <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 80066ca:	69bb      	ldr	r3, [r7, #24]
 80066cc:	099b      	lsrs	r3, r3, #6
 80066ce:	f003 0301 	and.w	r3, r3, #1
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d01a      	beq.n	800670c <HAL_FDCAN_IRQHandler+0x444>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 80066d6:	697b      	ldr	r3, [r7, #20]
 80066d8:	099b      	lsrs	r3, r3, #6
 80066da:	f003 0301 	and.w	r3, r3, #1
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d014      	beq.n	800670c <HAL_FDCAN_IRQHandler+0x444>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	685b      	ldr	r3, [r3, #4]
 80066e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066e8:	0c1b      	lsrs	r3, r3, #16
 80066ea:	b29b      	uxth	r3, r3
 80066ec:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	685b      	ldr	r3, [r3, #4]
 80066f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066f4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80066f8:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	685b      	ldr	r3, [r3, #4]
 80066fe:	2240      	movs	r2, #64	@ 0x40
 8006700:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 8006702:	68fa      	ldr	r2, [r7, #12]
 8006704:	6939      	ldr	r1, [r7, #16]
 8006706:	6878      	ldr	r0, [r7, #4]
 8006708:	f000 f8db 	bl	80068c2 <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 800670c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800670e:	2b00      	cmp	r3, #0
 8006710:	d007      	beq.n	8006722 <HAL_FDCAN_IRQHandler+0x45a>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	685b      	ldr	r3, [r3, #4]
 8006716:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006718:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 800671a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800671c:	6878      	ldr	r0, [r7, #4]
 800671e:	f000 f8dc 	bl	80068da <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 8006722:	6a3b      	ldr	r3, [r7, #32]
 8006724:	2b00      	cmp	r3, #0
 8006726:	d00b      	beq.n	8006740 <HAL_FDCAN_IRQHandler+0x478>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	685b      	ldr	r3, [r3, #4]
 800672c:	6a3a      	ldr	r2, [r7, #32]
 800672e:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8006736:	6a3b      	ldr	r3, [r7, #32]
 8006738:	431a      	orrs	r2, r3
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 8006740:	69fb      	ldr	r3, [r7, #28]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d00b      	beq.n	800675e <HAL_FDCAN_IRQHandler+0x496>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	685b      	ldr	r3, [r3, #4]
 800674a:	69fa      	ldr	r2, [r7, #28]
 800674c:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8006754:	69fb      	ldr	r3, [r7, #28]
 8006756:	431a      	orrs	r2, r3
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006764:	2b00      	cmp	r3, #0
 8006766:	d002      	beq.n	800676e <HAL_FDCAN_IRQHandler+0x4a6>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8006768:	6878      	ldr	r0, [r7, #4]
 800676a:	f000 f87f 	bl	800686c <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 800676e:	bf00      	nop
 8006770:	3758      	adds	r7, #88	@ 0x58
 8006772:	46bd      	mov	sp, r7
 8006774:	bd80      	pop	{r7, pc}
 8006776:	bf00      	nop
 8006778:	4000a800 	.word	0x4000a800
 800677c:	3fcfffff 	.word	0x3fcfffff
 8006780:	4000a000 	.word	0x4000a000

08006784 <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 8006784:	b480      	push	{r7}
 8006786:	b083      	sub	sp, #12
 8006788:	af00      	add	r7, sp, #0
 800678a:	6078      	str	r0, [r7, #4]
 800678c:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 800678e:	bf00      	nop
 8006790:	370c      	adds	r7, #12
 8006792:	46bd      	mov	sp, r7
 8006794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006798:	4770      	bx	lr

0800679a <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 800679a:	b480      	push	{r7}
 800679c:	b083      	sub	sp, #12
 800679e:	af00      	add	r7, sp, #0
 80067a0:	6078      	str	r0, [r7, #4]
 80067a2:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 80067a4:	bf00      	nop
 80067a6:	370c      	adds	r7, #12
 80067a8:	46bd      	mov	sp, r7
 80067aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ae:	4770      	bx	lr

080067b0 <HAL_FDCAN_RxFifo0Callback>:
  * @param  RxFifo0ITs indicates which Rx FIFO 0 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo0_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 80067b0:	b480      	push	{r7}
 80067b2:	b083      	sub	sp, #12
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	6078      	str	r0, [r7, #4]
 80067b8:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo0ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo0Callback could be implemented in the user file
   */
}
 80067ba:	bf00      	nop
 80067bc:	370c      	adds	r7, #12
 80067be:	46bd      	mov	sp, r7
 80067c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c4:	4770      	bx	lr

080067c6 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 80067c6:	b480      	push	{r7}
 80067c8:	b083      	sub	sp, #12
 80067ca:	af00      	add	r7, sp, #0
 80067cc:	6078      	str	r0, [r7, #4]
 80067ce:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 80067d0:	bf00      	nop
 80067d2:	370c      	adds	r7, #12
 80067d4:	46bd      	mov	sp, r7
 80067d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067da:	4770      	bx	lr

080067dc <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80067dc:	b480      	push	{r7}
 80067de:	b083      	sub	sp, #12
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 80067e4:	bf00      	nop
 80067e6:	370c      	adds	r7, #12
 80067e8:	46bd      	mov	sp, r7
 80067ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ee:	4770      	bx	lr

080067f0 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80067f0:	b480      	push	{r7}
 80067f2:	b083      	sub	sp, #12
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]
 80067f8:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 80067fa:	bf00      	nop
 80067fc:	370c      	adds	r7, #12
 80067fe:	46bd      	mov	sp, r7
 8006800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006804:	4770      	bx	lr

08006806 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8006806:	b480      	push	{r7}
 8006808:	b083      	sub	sp, #12
 800680a:	af00      	add	r7, sp, #0
 800680c:	6078      	str	r0, [r7, #4]
 800680e:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8006810:	bf00      	nop
 8006812:	370c      	adds	r7, #12
 8006814:	46bd      	mov	sp, r7
 8006816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681a:	4770      	bx	lr

0800681c <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800681c:	b480      	push	{r7}
 800681e:	b083      	sub	sp, #12
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 8006824:	bf00      	nop
 8006826:	370c      	adds	r7, #12
 8006828:	46bd      	mov	sp, r7
 800682a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682e:	4770      	bx	lr

08006830 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006830:	b480      	push	{r7}
 8006832:	b083      	sub	sp, #12
 8006834:	af00      	add	r7, sp, #0
 8006836:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8006838:	bf00      	nop
 800683a:	370c      	adds	r7, #12
 800683c:	46bd      	mov	sp, r7
 800683e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006842:	4770      	bx	lr

08006844 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006844:	b480      	push	{r7}
 8006846:	b083      	sub	sp, #12
 8006848:	af00      	add	r7, sp, #0
 800684a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 800684c:	bf00      	nop
 800684e:	370c      	adds	r7, #12
 8006850:	46bd      	mov	sp, r7
 8006852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006856:	4770      	bx	lr

08006858 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006858:	b480      	push	{r7}
 800685a:	b083      	sub	sp, #12
 800685c:	af00      	add	r7, sp, #0
 800685e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8006860:	bf00      	nop
 8006862:	370c      	adds	r7, #12
 8006864:	46bd      	mov	sp, r7
 8006866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686a:	4770      	bx	lr

0800686c <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800686c:	b480      	push	{r7}
 800686e:	b083      	sub	sp, #12
 8006870:	af00      	add	r7, sp, #0
 8006872:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8006874:	bf00      	nop
 8006876:	370c      	adds	r7, #12
 8006878:	46bd      	mov	sp, r7
 800687a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687e:	4770      	bx	lr

08006880 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8006880:	b480      	push	{r7}
 8006882:	b083      	sub	sp, #12
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]
 8006888:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 800688a:	bf00      	nop
 800688c:	370c      	adds	r7, #12
 800688e:	46bd      	mov	sp, r7
 8006890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006894:	4770      	bx	lr

08006896 <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 8006896:	b480      	push	{r7}
 8006898:	b083      	sub	sp, #12
 800689a:	af00      	add	r7, sp, #0
 800689c:	6078      	str	r0, [r7, #4]
 800689e:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 80068a0:	bf00      	nop
 80068a2:	370c      	adds	r7, #12
 80068a4:	46bd      	mov	sp, r7
 80068a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068aa:	4770      	bx	lr

080068ac <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 80068ac:	b480      	push	{r7}
 80068ae:	b083      	sub	sp, #12
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	6078      	str	r0, [r7, #4]
 80068b4:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 80068b6:	bf00      	nop
 80068b8:	370c      	adds	r7, #12
 80068ba:	46bd      	mov	sp, r7
 80068bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c0:	4770      	bx	lr

080068c2 <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 80068c2:	b480      	push	{r7}
 80068c4:	b085      	sub	sp, #20
 80068c6:	af00      	add	r7, sp, #0
 80068c8:	60f8      	str	r0, [r7, #12]
 80068ca:	60b9      	str	r1, [r7, #8]
 80068cc:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 80068ce:	bf00      	nop
 80068d0:	3714      	adds	r7, #20
 80068d2:	46bd      	mov	sp, r7
 80068d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d8:	4770      	bx	lr

080068da <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 80068da:	b480      	push	{r7}
 80068dc:	b083      	sub	sp, #12
 80068de:	af00      	add	r7, sp, #0
 80068e0:	6078      	str	r0, [r7, #4]
 80068e2:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 80068e4:	bf00      	nop
 80068e6:	370c      	adds	r7, #12
 80068e8:	46bd      	mov	sp, r7
 80068ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ee:	4770      	bx	lr

080068f0 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80068f0:	b480      	push	{r7}
 80068f2:	b085      	sub	sp, #20
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068fc:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8006906:	4ba7      	ldr	r3, [pc, #668]	@ (8006ba4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8006908:	4013      	ands	r3, r2
 800690a:	68ba      	ldr	r2, [r7, #8]
 800690c:	0091      	lsls	r1, r2, #2
 800690e:	687a      	ldr	r2, [r7, #4]
 8006910:	6812      	ldr	r2, [r2, #0]
 8006912:	430b      	orrs	r3, r1
 8006914:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006920:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006928:	041a      	lsls	r2, r3, #16
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	430a      	orrs	r2, r1
 8006930:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006938:	68ba      	ldr	r2, [r7, #8]
 800693a:	4413      	add	r3, r2
 800693c:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8006946:	4b97      	ldr	r3, [pc, #604]	@ (8006ba4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8006948:	4013      	ands	r3, r2
 800694a:	68ba      	ldr	r2, [r7, #8]
 800694c:	0091      	lsls	r1, r2, #2
 800694e:	687a      	ldr	r2, [r7, #4]
 8006950:	6812      	ldr	r2, [r2, #0]
 8006952:	430b      	orrs	r3, r1
 8006954:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006960:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006968:	041a      	lsls	r2, r3, #16
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	430a      	orrs	r2, r1
 8006970:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006978:	005b      	lsls	r3, r3, #1
 800697a:	68ba      	ldr	r2, [r7, #8]
 800697c:	4413      	add	r3, r2
 800697e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8006988:	4b86      	ldr	r3, [pc, #536]	@ (8006ba4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800698a:	4013      	ands	r3, r2
 800698c:	68ba      	ldr	r2, [r7, #8]
 800698e:	0091      	lsls	r1, r2, #2
 8006990:	687a      	ldr	r2, [r7, #4]
 8006992:	6812      	ldr	r2, [r2, #0]
 8006994:	430b      	orrs	r3, r1
 8006996:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80069a2:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069aa:	041a      	lsls	r2, r3, #16
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	430a      	orrs	r2, r1
 80069b2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069ba:	687a      	ldr	r2, [r7, #4]
 80069bc:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80069be:	fb02 f303 	mul.w	r3, r2, r3
 80069c2:	68ba      	ldr	r2, [r7, #8]
 80069c4:	4413      	add	r3, r2
 80069c6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80069d0:	4b74      	ldr	r3, [pc, #464]	@ (8006ba4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80069d2:	4013      	ands	r3, r2
 80069d4:	68ba      	ldr	r2, [r7, #8]
 80069d6:	0091      	lsls	r1, r2, #2
 80069d8:	687a      	ldr	r2, [r7, #4]
 80069da:	6812      	ldr	r2, [r2, #0]
 80069dc:	430b      	orrs	r3, r1
 80069de:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80069ea:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80069f2:	041a      	lsls	r2, r3, #16
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	430a      	orrs	r2, r1
 80069fa:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006a02:	687a      	ldr	r2, [r7, #4]
 8006a04:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8006a06:	fb02 f303 	mul.w	r3, r2, r3
 8006a0a:	68ba      	ldr	r2, [r7, #8]
 8006a0c:	4413      	add	r3, r2
 8006a0e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8006a18:	4b62      	ldr	r3, [pc, #392]	@ (8006ba4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8006a1a:	4013      	ands	r3, r2
 8006a1c:	68ba      	ldr	r2, [r7, #8]
 8006a1e:	0091      	lsls	r1, r2, #2
 8006a20:	687a      	ldr	r2, [r7, #4]
 8006a22:	6812      	ldr	r2, [r2, #0]
 8006a24:	430b      	orrs	r3, r1
 8006a26:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a2e:	687a      	ldr	r2, [r7, #4]
 8006a30:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8006a32:	fb02 f303 	mul.w	r3, r2, r3
 8006a36:	68ba      	ldr	r2, [r7, #8]
 8006a38:	4413      	add	r3, r2
 8006a3a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8006a44:	4b57      	ldr	r3, [pc, #348]	@ (8006ba4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8006a46:	4013      	ands	r3, r2
 8006a48:	68ba      	ldr	r2, [r7, #8]
 8006a4a:	0091      	lsls	r1, r2, #2
 8006a4c:	687a      	ldr	r2, [r7, #4]
 8006a4e:	6812      	ldr	r2, [r2, #0]
 8006a50:	430b      	orrs	r3, r1
 8006a52:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006a5e:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a66:	041a      	lsls	r2, r3, #16
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	430a      	orrs	r2, r1
 8006a6e:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a76:	005b      	lsls	r3, r3, #1
 8006a78:	68ba      	ldr	r2, [r7, #8]
 8006a7a:	4413      	add	r3, r2
 8006a7c:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8006a86:	4b47      	ldr	r3, [pc, #284]	@ (8006ba4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8006a88:	4013      	ands	r3, r2
 8006a8a:	68ba      	ldr	r2, [r7, #8]
 8006a8c:	0091      	lsls	r1, r2, #2
 8006a8e:	687a      	ldr	r2, [r7, #4]
 8006a90:	6812      	ldr	r2, [r2, #0]
 8006a92:	430b      	orrs	r3, r1
 8006a94:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8006aa0:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006aa8:	041a      	lsls	r2, r3, #16
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	430a      	orrs	r2, r1
 8006ab0:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8006abc:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ac4:	061a      	lsls	r2, r3, #24
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	430a      	orrs	r2, r1
 8006acc:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006ad4:	4b34      	ldr	r3, [pc, #208]	@ (8006ba8 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8006ad6:	4413      	add	r3, r2
 8006ad8:	009a      	lsls	r2, r3, #2
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ae6:	009b      	lsls	r3, r3, #2
 8006ae8:	441a      	add	r2, r3
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006af6:	00db      	lsls	r3, r3, #3
 8006af8:	441a      	add	r2, r3
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b06:	6879      	ldr	r1, [r7, #4]
 8006b08:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8006b0a:	fb01 f303 	mul.w	r3, r1, r3
 8006b0e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8006b10:	441a      	add	r2, r3
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b1e:	6879      	ldr	r1, [r7, #4]
 8006b20:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8006b22:	fb01 f303 	mul.w	r3, r1, r3
 8006b26:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8006b28:	441a      	add	r2, r3
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b36:	6879      	ldr	r1, [r7, #4]
 8006b38:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8006b3a:	fb01 f303 	mul.w	r3, r1, r3
 8006b3e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8006b40:	441a      	add	r2, r3
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b52:	00db      	lsls	r3, r3, #3
 8006b54:	441a      	add	r2, r3
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b66:	6879      	ldr	r1, [r7, #4]
 8006b68:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8006b6a:	fb01 f303 	mul.w	r3, r1, r3
 8006b6e:	009b      	lsls	r3, r3, #2
 8006b70:	441a      	add	r2, r3
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b82:	6879      	ldr	r1, [r7, #4]
 8006b84:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8006b86:	fb01 f303 	mul.w	r3, r1, r3
 8006b8a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8006b8c:	441a      	add	r2, r3
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b9a:	4a04      	ldr	r2, [pc, #16]	@ (8006bac <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8006b9c:	4293      	cmp	r3, r2
 8006b9e:	d915      	bls.n	8006bcc <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8006ba0:	e006      	b.n	8006bb0 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8006ba2:	bf00      	nop
 8006ba4:	ffff0003 	.word	0xffff0003
 8006ba8:	10002b00 	.word	0x10002b00
 8006bac:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006bb6:	f043 0220 	orr.w	r2, r3, #32
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2203      	movs	r2, #3
 8006bc4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8006bc8:	2301      	movs	r3, #1
 8006bca:	e010      	b.n	8006bee <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006bd0:	60fb      	str	r3, [r7, #12]
 8006bd2:	e005      	b.n	8006be0 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	3304      	adds	r3, #4
 8006bde:	60fb      	str	r3, [r7, #12]
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006be6:	68fa      	ldr	r2, [r7, #12]
 8006be8:	429a      	cmp	r2, r3
 8006bea:	d3f3      	bcc.n	8006bd4 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8006bec:	2300      	movs	r3, #0
}
 8006bee:	4618      	mov	r0, r3
 8006bf0:	3714      	adds	r7, #20
 8006bf2:	46bd      	mov	sp, r7
 8006bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf8:	4770      	bx	lr
 8006bfa:	bf00      	nop

08006bfc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8006bfc:	b480      	push	{r7}
 8006bfe:	b089      	sub	sp, #36	@ 0x24
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
 8006c04:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006c06:	2300      	movs	r3, #0
 8006c08:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8006c0a:	4b89      	ldr	r3, [pc, #548]	@ (8006e30 <HAL_GPIO_Init+0x234>)
 8006c0c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006c0e:	e194      	b.n	8006f3a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006c10:	683b      	ldr	r3, [r7, #0]
 8006c12:	681a      	ldr	r2, [r3, #0]
 8006c14:	2101      	movs	r1, #1
 8006c16:	69fb      	ldr	r3, [r7, #28]
 8006c18:	fa01 f303 	lsl.w	r3, r1, r3
 8006c1c:	4013      	ands	r3, r2
 8006c1e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8006c20:	693b      	ldr	r3, [r7, #16]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	f000 8186 	beq.w	8006f34 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006c28:	683b      	ldr	r3, [r7, #0]
 8006c2a:	685b      	ldr	r3, [r3, #4]
 8006c2c:	f003 0303 	and.w	r3, r3, #3
 8006c30:	2b01      	cmp	r3, #1
 8006c32:	d005      	beq.n	8006c40 <HAL_GPIO_Init+0x44>
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	685b      	ldr	r3, [r3, #4]
 8006c38:	f003 0303 	and.w	r3, r3, #3
 8006c3c:	2b02      	cmp	r3, #2
 8006c3e:	d130      	bne.n	8006ca2 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	689b      	ldr	r3, [r3, #8]
 8006c44:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006c46:	69fb      	ldr	r3, [r7, #28]
 8006c48:	005b      	lsls	r3, r3, #1
 8006c4a:	2203      	movs	r2, #3
 8006c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8006c50:	43db      	mvns	r3, r3
 8006c52:	69ba      	ldr	r2, [r7, #24]
 8006c54:	4013      	ands	r3, r2
 8006c56:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006c58:	683b      	ldr	r3, [r7, #0]
 8006c5a:	68da      	ldr	r2, [r3, #12]
 8006c5c:	69fb      	ldr	r3, [r7, #28]
 8006c5e:	005b      	lsls	r3, r3, #1
 8006c60:	fa02 f303 	lsl.w	r3, r2, r3
 8006c64:	69ba      	ldr	r2, [r7, #24]
 8006c66:	4313      	orrs	r3, r2
 8006c68:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	69ba      	ldr	r2, [r7, #24]
 8006c6e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	685b      	ldr	r3, [r3, #4]
 8006c74:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006c76:	2201      	movs	r2, #1
 8006c78:	69fb      	ldr	r3, [r7, #28]
 8006c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8006c7e:	43db      	mvns	r3, r3
 8006c80:	69ba      	ldr	r2, [r7, #24]
 8006c82:	4013      	ands	r3, r2
 8006c84:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006c86:	683b      	ldr	r3, [r7, #0]
 8006c88:	685b      	ldr	r3, [r3, #4]
 8006c8a:	091b      	lsrs	r3, r3, #4
 8006c8c:	f003 0201 	and.w	r2, r3, #1
 8006c90:	69fb      	ldr	r3, [r7, #28]
 8006c92:	fa02 f303 	lsl.w	r3, r2, r3
 8006c96:	69ba      	ldr	r2, [r7, #24]
 8006c98:	4313      	orrs	r3, r2
 8006c9a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	69ba      	ldr	r2, [r7, #24]
 8006ca0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006ca2:	683b      	ldr	r3, [r7, #0]
 8006ca4:	685b      	ldr	r3, [r3, #4]
 8006ca6:	f003 0303 	and.w	r3, r3, #3
 8006caa:	2b03      	cmp	r3, #3
 8006cac:	d017      	beq.n	8006cde <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	68db      	ldr	r3, [r3, #12]
 8006cb2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006cb4:	69fb      	ldr	r3, [r7, #28]
 8006cb6:	005b      	lsls	r3, r3, #1
 8006cb8:	2203      	movs	r2, #3
 8006cba:	fa02 f303 	lsl.w	r3, r2, r3
 8006cbe:	43db      	mvns	r3, r3
 8006cc0:	69ba      	ldr	r2, [r7, #24]
 8006cc2:	4013      	ands	r3, r2
 8006cc4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006cc6:	683b      	ldr	r3, [r7, #0]
 8006cc8:	689a      	ldr	r2, [r3, #8]
 8006cca:	69fb      	ldr	r3, [r7, #28]
 8006ccc:	005b      	lsls	r3, r3, #1
 8006cce:	fa02 f303 	lsl.w	r3, r2, r3
 8006cd2:	69ba      	ldr	r2, [r7, #24]
 8006cd4:	4313      	orrs	r3, r2
 8006cd6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	69ba      	ldr	r2, [r7, #24]
 8006cdc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006cde:	683b      	ldr	r3, [r7, #0]
 8006ce0:	685b      	ldr	r3, [r3, #4]
 8006ce2:	f003 0303 	and.w	r3, r3, #3
 8006ce6:	2b02      	cmp	r3, #2
 8006ce8:	d123      	bne.n	8006d32 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006cea:	69fb      	ldr	r3, [r7, #28]
 8006cec:	08da      	lsrs	r2, r3, #3
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	3208      	adds	r2, #8
 8006cf2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006cf6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006cf8:	69fb      	ldr	r3, [r7, #28]
 8006cfa:	f003 0307 	and.w	r3, r3, #7
 8006cfe:	009b      	lsls	r3, r3, #2
 8006d00:	220f      	movs	r2, #15
 8006d02:	fa02 f303 	lsl.w	r3, r2, r3
 8006d06:	43db      	mvns	r3, r3
 8006d08:	69ba      	ldr	r2, [r7, #24]
 8006d0a:	4013      	ands	r3, r2
 8006d0c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006d0e:	683b      	ldr	r3, [r7, #0]
 8006d10:	691a      	ldr	r2, [r3, #16]
 8006d12:	69fb      	ldr	r3, [r7, #28]
 8006d14:	f003 0307 	and.w	r3, r3, #7
 8006d18:	009b      	lsls	r3, r3, #2
 8006d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8006d1e:	69ba      	ldr	r2, [r7, #24]
 8006d20:	4313      	orrs	r3, r2
 8006d22:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006d24:	69fb      	ldr	r3, [r7, #28]
 8006d26:	08da      	lsrs	r2, r3, #3
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	3208      	adds	r2, #8
 8006d2c:	69b9      	ldr	r1, [r7, #24]
 8006d2e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006d38:	69fb      	ldr	r3, [r7, #28]
 8006d3a:	005b      	lsls	r3, r3, #1
 8006d3c:	2203      	movs	r2, #3
 8006d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8006d42:	43db      	mvns	r3, r3
 8006d44:	69ba      	ldr	r2, [r7, #24]
 8006d46:	4013      	ands	r3, r2
 8006d48:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006d4a:	683b      	ldr	r3, [r7, #0]
 8006d4c:	685b      	ldr	r3, [r3, #4]
 8006d4e:	f003 0203 	and.w	r2, r3, #3
 8006d52:	69fb      	ldr	r3, [r7, #28]
 8006d54:	005b      	lsls	r3, r3, #1
 8006d56:	fa02 f303 	lsl.w	r3, r2, r3
 8006d5a:	69ba      	ldr	r2, [r7, #24]
 8006d5c:	4313      	orrs	r3, r2
 8006d5e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	69ba      	ldr	r2, [r7, #24]
 8006d64:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006d66:	683b      	ldr	r3, [r7, #0]
 8006d68:	685b      	ldr	r3, [r3, #4]
 8006d6a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	f000 80e0 	beq.w	8006f34 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006d74:	4b2f      	ldr	r3, [pc, #188]	@ (8006e34 <HAL_GPIO_Init+0x238>)
 8006d76:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006d7a:	4a2e      	ldr	r2, [pc, #184]	@ (8006e34 <HAL_GPIO_Init+0x238>)
 8006d7c:	f043 0302 	orr.w	r3, r3, #2
 8006d80:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8006d84:	4b2b      	ldr	r3, [pc, #172]	@ (8006e34 <HAL_GPIO_Init+0x238>)
 8006d86:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006d8a:	f003 0302 	and.w	r3, r3, #2
 8006d8e:	60fb      	str	r3, [r7, #12]
 8006d90:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006d92:	4a29      	ldr	r2, [pc, #164]	@ (8006e38 <HAL_GPIO_Init+0x23c>)
 8006d94:	69fb      	ldr	r3, [r7, #28]
 8006d96:	089b      	lsrs	r3, r3, #2
 8006d98:	3302      	adds	r3, #2
 8006d9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006da0:	69fb      	ldr	r3, [r7, #28]
 8006da2:	f003 0303 	and.w	r3, r3, #3
 8006da6:	009b      	lsls	r3, r3, #2
 8006da8:	220f      	movs	r2, #15
 8006daa:	fa02 f303 	lsl.w	r3, r2, r3
 8006dae:	43db      	mvns	r3, r3
 8006db0:	69ba      	ldr	r2, [r7, #24]
 8006db2:	4013      	ands	r3, r2
 8006db4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	4a20      	ldr	r2, [pc, #128]	@ (8006e3c <HAL_GPIO_Init+0x240>)
 8006dba:	4293      	cmp	r3, r2
 8006dbc:	d052      	beq.n	8006e64 <HAL_GPIO_Init+0x268>
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	4a1f      	ldr	r2, [pc, #124]	@ (8006e40 <HAL_GPIO_Init+0x244>)
 8006dc2:	4293      	cmp	r3, r2
 8006dc4:	d031      	beq.n	8006e2a <HAL_GPIO_Init+0x22e>
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	4a1e      	ldr	r2, [pc, #120]	@ (8006e44 <HAL_GPIO_Init+0x248>)
 8006dca:	4293      	cmp	r3, r2
 8006dcc:	d02b      	beq.n	8006e26 <HAL_GPIO_Init+0x22a>
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	4a1d      	ldr	r2, [pc, #116]	@ (8006e48 <HAL_GPIO_Init+0x24c>)
 8006dd2:	4293      	cmp	r3, r2
 8006dd4:	d025      	beq.n	8006e22 <HAL_GPIO_Init+0x226>
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	4a1c      	ldr	r2, [pc, #112]	@ (8006e4c <HAL_GPIO_Init+0x250>)
 8006dda:	4293      	cmp	r3, r2
 8006ddc:	d01f      	beq.n	8006e1e <HAL_GPIO_Init+0x222>
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	4a1b      	ldr	r2, [pc, #108]	@ (8006e50 <HAL_GPIO_Init+0x254>)
 8006de2:	4293      	cmp	r3, r2
 8006de4:	d019      	beq.n	8006e1a <HAL_GPIO_Init+0x21e>
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	4a1a      	ldr	r2, [pc, #104]	@ (8006e54 <HAL_GPIO_Init+0x258>)
 8006dea:	4293      	cmp	r3, r2
 8006dec:	d013      	beq.n	8006e16 <HAL_GPIO_Init+0x21a>
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	4a19      	ldr	r2, [pc, #100]	@ (8006e58 <HAL_GPIO_Init+0x25c>)
 8006df2:	4293      	cmp	r3, r2
 8006df4:	d00d      	beq.n	8006e12 <HAL_GPIO_Init+0x216>
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	4a18      	ldr	r2, [pc, #96]	@ (8006e5c <HAL_GPIO_Init+0x260>)
 8006dfa:	4293      	cmp	r3, r2
 8006dfc:	d007      	beq.n	8006e0e <HAL_GPIO_Init+0x212>
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	4a17      	ldr	r2, [pc, #92]	@ (8006e60 <HAL_GPIO_Init+0x264>)
 8006e02:	4293      	cmp	r3, r2
 8006e04:	d101      	bne.n	8006e0a <HAL_GPIO_Init+0x20e>
 8006e06:	2309      	movs	r3, #9
 8006e08:	e02d      	b.n	8006e66 <HAL_GPIO_Init+0x26a>
 8006e0a:	230a      	movs	r3, #10
 8006e0c:	e02b      	b.n	8006e66 <HAL_GPIO_Init+0x26a>
 8006e0e:	2308      	movs	r3, #8
 8006e10:	e029      	b.n	8006e66 <HAL_GPIO_Init+0x26a>
 8006e12:	2307      	movs	r3, #7
 8006e14:	e027      	b.n	8006e66 <HAL_GPIO_Init+0x26a>
 8006e16:	2306      	movs	r3, #6
 8006e18:	e025      	b.n	8006e66 <HAL_GPIO_Init+0x26a>
 8006e1a:	2305      	movs	r3, #5
 8006e1c:	e023      	b.n	8006e66 <HAL_GPIO_Init+0x26a>
 8006e1e:	2304      	movs	r3, #4
 8006e20:	e021      	b.n	8006e66 <HAL_GPIO_Init+0x26a>
 8006e22:	2303      	movs	r3, #3
 8006e24:	e01f      	b.n	8006e66 <HAL_GPIO_Init+0x26a>
 8006e26:	2302      	movs	r3, #2
 8006e28:	e01d      	b.n	8006e66 <HAL_GPIO_Init+0x26a>
 8006e2a:	2301      	movs	r3, #1
 8006e2c:	e01b      	b.n	8006e66 <HAL_GPIO_Init+0x26a>
 8006e2e:	bf00      	nop
 8006e30:	58000080 	.word	0x58000080
 8006e34:	58024400 	.word	0x58024400
 8006e38:	58000400 	.word	0x58000400
 8006e3c:	58020000 	.word	0x58020000
 8006e40:	58020400 	.word	0x58020400
 8006e44:	58020800 	.word	0x58020800
 8006e48:	58020c00 	.word	0x58020c00
 8006e4c:	58021000 	.word	0x58021000
 8006e50:	58021400 	.word	0x58021400
 8006e54:	58021800 	.word	0x58021800
 8006e58:	58021c00 	.word	0x58021c00
 8006e5c:	58022000 	.word	0x58022000
 8006e60:	58022400 	.word	0x58022400
 8006e64:	2300      	movs	r3, #0
 8006e66:	69fa      	ldr	r2, [r7, #28]
 8006e68:	f002 0203 	and.w	r2, r2, #3
 8006e6c:	0092      	lsls	r2, r2, #2
 8006e6e:	4093      	lsls	r3, r2
 8006e70:	69ba      	ldr	r2, [r7, #24]
 8006e72:	4313      	orrs	r3, r2
 8006e74:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006e76:	4938      	ldr	r1, [pc, #224]	@ (8006f58 <HAL_GPIO_Init+0x35c>)
 8006e78:	69fb      	ldr	r3, [r7, #28]
 8006e7a:	089b      	lsrs	r3, r3, #2
 8006e7c:	3302      	adds	r3, #2
 8006e7e:	69ba      	ldr	r2, [r7, #24]
 8006e80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006e84:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006e8c:	693b      	ldr	r3, [r7, #16]
 8006e8e:	43db      	mvns	r3, r3
 8006e90:	69ba      	ldr	r2, [r7, #24]
 8006e92:	4013      	ands	r3, r2
 8006e94:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006e96:	683b      	ldr	r3, [r7, #0]
 8006e98:	685b      	ldr	r3, [r3, #4]
 8006e9a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d003      	beq.n	8006eaa <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8006ea2:	69ba      	ldr	r2, [r7, #24]
 8006ea4:	693b      	ldr	r3, [r7, #16]
 8006ea6:	4313      	orrs	r3, r2
 8006ea8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8006eaa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006eae:	69bb      	ldr	r3, [r7, #24]
 8006eb0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8006eb2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006eb6:	685b      	ldr	r3, [r3, #4]
 8006eb8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006eba:	693b      	ldr	r3, [r7, #16]
 8006ebc:	43db      	mvns	r3, r3
 8006ebe:	69ba      	ldr	r2, [r7, #24]
 8006ec0:	4013      	ands	r3, r2
 8006ec2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006ec4:	683b      	ldr	r3, [r7, #0]
 8006ec6:	685b      	ldr	r3, [r3, #4]
 8006ec8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d003      	beq.n	8006ed8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8006ed0:	69ba      	ldr	r2, [r7, #24]
 8006ed2:	693b      	ldr	r3, [r7, #16]
 8006ed4:	4313      	orrs	r3, r2
 8006ed6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8006ed8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006edc:	69bb      	ldr	r3, [r7, #24]
 8006ede:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8006ee0:	697b      	ldr	r3, [r7, #20]
 8006ee2:	685b      	ldr	r3, [r3, #4]
 8006ee4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006ee6:	693b      	ldr	r3, [r7, #16]
 8006ee8:	43db      	mvns	r3, r3
 8006eea:	69ba      	ldr	r2, [r7, #24]
 8006eec:	4013      	ands	r3, r2
 8006eee:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006ef0:	683b      	ldr	r3, [r7, #0]
 8006ef2:	685b      	ldr	r3, [r3, #4]
 8006ef4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d003      	beq.n	8006f04 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8006efc:	69ba      	ldr	r2, [r7, #24]
 8006efe:	693b      	ldr	r3, [r7, #16]
 8006f00:	4313      	orrs	r3, r2
 8006f02:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8006f04:	697b      	ldr	r3, [r7, #20]
 8006f06:	69ba      	ldr	r2, [r7, #24]
 8006f08:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8006f0a:	697b      	ldr	r3, [r7, #20]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006f10:	693b      	ldr	r3, [r7, #16]
 8006f12:	43db      	mvns	r3, r3
 8006f14:	69ba      	ldr	r2, [r7, #24]
 8006f16:	4013      	ands	r3, r2
 8006f18:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006f1a:	683b      	ldr	r3, [r7, #0]
 8006f1c:	685b      	ldr	r3, [r3, #4]
 8006f1e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d003      	beq.n	8006f2e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8006f26:	69ba      	ldr	r2, [r7, #24]
 8006f28:	693b      	ldr	r3, [r7, #16]
 8006f2a:	4313      	orrs	r3, r2
 8006f2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8006f2e:	697b      	ldr	r3, [r7, #20]
 8006f30:	69ba      	ldr	r2, [r7, #24]
 8006f32:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8006f34:	69fb      	ldr	r3, [r7, #28]
 8006f36:	3301      	adds	r3, #1
 8006f38:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006f3a:	683b      	ldr	r3, [r7, #0]
 8006f3c:	681a      	ldr	r2, [r3, #0]
 8006f3e:	69fb      	ldr	r3, [r7, #28]
 8006f40:	fa22 f303 	lsr.w	r3, r2, r3
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	f47f ae63 	bne.w	8006c10 <HAL_GPIO_Init+0x14>
  }
}
 8006f4a:	bf00      	nop
 8006f4c:	bf00      	nop
 8006f4e:	3724      	adds	r7, #36	@ 0x24
 8006f50:	46bd      	mov	sp, r7
 8006f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f56:	4770      	bx	lr
 8006f58:	58000400 	.word	0x58000400

08006f5c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006f5c:	b480      	push	{r7}
 8006f5e:	b085      	sub	sp, #20
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	6078      	str	r0, [r7, #4]
 8006f64:	460b      	mov	r3, r1
 8006f66:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	691a      	ldr	r2, [r3, #16]
 8006f6c:	887b      	ldrh	r3, [r7, #2]
 8006f6e:	4013      	ands	r3, r2
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d002      	beq.n	8006f7a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006f74:	2301      	movs	r3, #1
 8006f76:	73fb      	strb	r3, [r7, #15]
 8006f78:	e001      	b.n	8006f7e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006f7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f80:	4618      	mov	r0, r3
 8006f82:	3714      	adds	r7, #20
 8006f84:	46bd      	mov	sp, r7
 8006f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8a:	4770      	bx	lr

08006f8c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006f8c:	b480      	push	{r7}
 8006f8e:	b083      	sub	sp, #12
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	6078      	str	r0, [r7, #4]
 8006f94:	460b      	mov	r3, r1
 8006f96:	807b      	strh	r3, [r7, #2]
 8006f98:	4613      	mov	r3, r2
 8006f9a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006f9c:	787b      	ldrb	r3, [r7, #1]
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d003      	beq.n	8006faa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006fa2:	887a      	ldrh	r2, [r7, #2]
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8006fa8:	e003      	b.n	8006fb2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8006faa:	887b      	ldrh	r3, [r7, #2]
 8006fac:	041a      	lsls	r2, r3, #16
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	619a      	str	r2, [r3, #24]
}
 8006fb2:	bf00      	nop
 8006fb4:	370c      	adds	r7, #12
 8006fb6:	46bd      	mov	sp, r7
 8006fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fbc:	4770      	bx	lr

08006fbe <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006fbe:	b580      	push	{r7, lr}
 8006fc0:	b082      	sub	sp, #8
 8006fc2:	af00      	add	r7, sp, #0
 8006fc4:	4603      	mov	r3, r0
 8006fc6:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8006fc8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006fcc:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8006fd0:	88fb      	ldrh	r3, [r7, #6]
 8006fd2:	4013      	ands	r3, r2
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d008      	beq.n	8006fea <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006fd8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006fdc:	88fb      	ldrh	r3, [r7, #6]
 8006fde:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006fe2:	88fb      	ldrh	r3, [r7, #6]
 8006fe4:	4618      	mov	r0, r3
 8006fe6:	f011 fbaf 	bl	8018748 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 8006fea:	bf00      	nop
 8006fec:	3708      	adds	r7, #8
 8006fee:	46bd      	mov	sp, r7
 8006ff0:	bd80      	pop	{r7, pc}
	...

08006ff4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006ff4:	b580      	push	{r7, lr}
 8006ff6:	b082      	sub	sp, #8
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d101      	bne.n	8007006 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007002:	2301      	movs	r3, #1
 8007004:	e08b      	b.n	800711e <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800700c:	b2db      	uxtb	r3, r3
 800700e:	2b00      	cmp	r3, #0
 8007010:	d106      	bne.n	8007020 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	2200      	movs	r2, #0
 8007016:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800701a:	6878      	ldr	r0, [r7, #4]
 800701c:	f7f9 ff2e 	bl	8000e7c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2224      	movs	r2, #36	@ 0x24
 8007024:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	681a      	ldr	r2, [r3, #0]
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f022 0201 	bic.w	r2, r2, #1
 8007036:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	685a      	ldr	r2, [r3, #4]
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8007044:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	689a      	ldr	r2, [r3, #8]
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007054:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	68db      	ldr	r3, [r3, #12]
 800705a:	2b01      	cmp	r3, #1
 800705c:	d107      	bne.n	800706e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	689a      	ldr	r2, [r3, #8]
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800706a:	609a      	str	r2, [r3, #8]
 800706c:	e006      	b.n	800707c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	689a      	ldr	r2, [r3, #8]
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800707a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	68db      	ldr	r3, [r3, #12]
 8007080:	2b02      	cmp	r3, #2
 8007082:	d108      	bne.n	8007096 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	685a      	ldr	r2, [r3, #4]
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007092:	605a      	str	r2, [r3, #4]
 8007094:	e007      	b.n	80070a6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	685a      	ldr	r2, [r3, #4]
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80070a4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	6859      	ldr	r1, [r3, #4]
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681a      	ldr	r2, [r3, #0]
 80070b0:	4b1d      	ldr	r3, [pc, #116]	@ (8007128 <HAL_I2C_Init+0x134>)
 80070b2:	430b      	orrs	r3, r1
 80070b4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	68da      	ldr	r2, [r3, #12]
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80070c4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	691a      	ldr	r2, [r3, #16]
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	695b      	ldr	r3, [r3, #20]
 80070ce:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	699b      	ldr	r3, [r3, #24]
 80070d6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	430a      	orrs	r2, r1
 80070de:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	69d9      	ldr	r1, [r3, #28]
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	6a1a      	ldr	r2, [r3, #32]
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	430a      	orrs	r2, r1
 80070ee:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	681a      	ldr	r2, [r3, #0]
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	f042 0201 	orr.w	r2, r2, #1
 80070fe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	2200      	movs	r2, #0
 8007104:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	2220      	movs	r2, #32
 800710a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	2200      	movs	r2, #0
 8007112:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2200      	movs	r2, #0
 8007118:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800711c:	2300      	movs	r3, #0
}
 800711e:	4618      	mov	r0, r3
 8007120:	3708      	adds	r7, #8
 8007122:	46bd      	mov	sp, r7
 8007124:	bd80      	pop	{r7, pc}
 8007126:	bf00      	nop
 8007128:	02008000 	.word	0x02008000

0800712c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800712c:	b580      	push	{r7, lr}
 800712e:	b088      	sub	sp, #32
 8007130:	af02      	add	r7, sp, #8
 8007132:	60f8      	str	r0, [r7, #12]
 8007134:	607a      	str	r2, [r7, #4]
 8007136:	461a      	mov	r2, r3
 8007138:	460b      	mov	r3, r1
 800713a:	817b      	strh	r3, [r7, #10]
 800713c:	4613      	mov	r3, r2
 800713e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007146:	b2db      	uxtb	r3, r3
 8007148:	2b20      	cmp	r3, #32
 800714a:	f040 80fd 	bne.w	8007348 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007154:	2b01      	cmp	r3, #1
 8007156:	d101      	bne.n	800715c <HAL_I2C_Master_Transmit+0x30>
 8007158:	2302      	movs	r3, #2
 800715a:	e0f6      	b.n	800734a <HAL_I2C_Master_Transmit+0x21e>
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	2201      	movs	r2, #1
 8007160:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007164:	f7fb ff56 	bl	8003014 <HAL_GetTick>
 8007168:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800716a:	693b      	ldr	r3, [r7, #16]
 800716c:	9300      	str	r3, [sp, #0]
 800716e:	2319      	movs	r3, #25
 8007170:	2201      	movs	r2, #1
 8007172:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007176:	68f8      	ldr	r0, [r7, #12]
 8007178:	f001 fa71 	bl	800865e <I2C_WaitOnFlagUntilTimeout>
 800717c:	4603      	mov	r3, r0
 800717e:	2b00      	cmp	r3, #0
 8007180:	d001      	beq.n	8007186 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8007182:	2301      	movs	r3, #1
 8007184:	e0e1      	b.n	800734a <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	2221      	movs	r2, #33	@ 0x21
 800718a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	2210      	movs	r2, #16
 8007192:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	2200      	movs	r2, #0
 800719a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	687a      	ldr	r2, [r7, #4]
 80071a0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	893a      	ldrh	r2, [r7, #8]
 80071a6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	2200      	movs	r2, #0
 80071ac:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80071b2:	b29b      	uxth	r3, r3
 80071b4:	2bff      	cmp	r3, #255	@ 0xff
 80071b6:	d906      	bls.n	80071c6 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	22ff      	movs	r2, #255	@ 0xff
 80071bc:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80071be:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80071c2:	617b      	str	r3, [r7, #20]
 80071c4:	e007      	b.n	80071d6 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80071ca:	b29a      	uxth	r2, r3
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80071d0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80071d4:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d024      	beq.n	8007228 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071e2:	781a      	ldrb	r2, [r3, #0]
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071ee:	1c5a      	adds	r2, r3, #1
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80071f8:	b29b      	uxth	r3, r3
 80071fa:	3b01      	subs	r3, #1
 80071fc:	b29a      	uxth	r2, r3
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007206:	3b01      	subs	r3, #1
 8007208:	b29a      	uxth	r2, r3
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007212:	b2db      	uxtb	r3, r3
 8007214:	3301      	adds	r3, #1
 8007216:	b2da      	uxtb	r2, r3
 8007218:	8979      	ldrh	r1, [r7, #10]
 800721a:	4b4e      	ldr	r3, [pc, #312]	@ (8007354 <HAL_I2C_Master_Transmit+0x228>)
 800721c:	9300      	str	r3, [sp, #0]
 800721e:	697b      	ldr	r3, [r7, #20]
 8007220:	68f8      	ldr	r0, [r7, #12]
 8007222:	f001 fbdf 	bl	80089e4 <I2C_TransferConfig>
 8007226:	e066      	b.n	80072f6 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800722c:	b2da      	uxtb	r2, r3
 800722e:	8979      	ldrh	r1, [r7, #10]
 8007230:	4b48      	ldr	r3, [pc, #288]	@ (8007354 <HAL_I2C_Master_Transmit+0x228>)
 8007232:	9300      	str	r3, [sp, #0]
 8007234:	697b      	ldr	r3, [r7, #20]
 8007236:	68f8      	ldr	r0, [r7, #12]
 8007238:	f001 fbd4 	bl	80089e4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800723c:	e05b      	b.n	80072f6 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800723e:	693a      	ldr	r2, [r7, #16]
 8007240:	6a39      	ldr	r1, [r7, #32]
 8007242:	68f8      	ldr	r0, [r7, #12]
 8007244:	f001 fa64 	bl	8008710 <I2C_WaitOnTXISFlagUntilTimeout>
 8007248:	4603      	mov	r3, r0
 800724a:	2b00      	cmp	r3, #0
 800724c:	d001      	beq.n	8007252 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800724e:	2301      	movs	r3, #1
 8007250:	e07b      	b.n	800734a <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007256:	781a      	ldrb	r2, [r3, #0]
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007262:	1c5a      	adds	r2, r3, #1
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800726c:	b29b      	uxth	r3, r3
 800726e:	3b01      	subs	r3, #1
 8007270:	b29a      	uxth	r2, r3
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800727a:	3b01      	subs	r3, #1
 800727c:	b29a      	uxth	r2, r3
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007286:	b29b      	uxth	r3, r3
 8007288:	2b00      	cmp	r3, #0
 800728a:	d034      	beq.n	80072f6 <HAL_I2C_Master_Transmit+0x1ca>
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007290:	2b00      	cmp	r3, #0
 8007292:	d130      	bne.n	80072f6 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007294:	693b      	ldr	r3, [r7, #16]
 8007296:	9300      	str	r3, [sp, #0]
 8007298:	6a3b      	ldr	r3, [r7, #32]
 800729a:	2200      	movs	r2, #0
 800729c:	2180      	movs	r1, #128	@ 0x80
 800729e:	68f8      	ldr	r0, [r7, #12]
 80072a0:	f001 f9dd 	bl	800865e <I2C_WaitOnFlagUntilTimeout>
 80072a4:	4603      	mov	r3, r0
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d001      	beq.n	80072ae <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 80072aa:	2301      	movs	r3, #1
 80072ac:	e04d      	b.n	800734a <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80072b2:	b29b      	uxth	r3, r3
 80072b4:	2bff      	cmp	r3, #255	@ 0xff
 80072b6:	d90e      	bls.n	80072d6 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	22ff      	movs	r2, #255	@ 0xff
 80072bc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80072c2:	b2da      	uxtb	r2, r3
 80072c4:	8979      	ldrh	r1, [r7, #10]
 80072c6:	2300      	movs	r3, #0
 80072c8:	9300      	str	r3, [sp, #0]
 80072ca:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80072ce:	68f8      	ldr	r0, [r7, #12]
 80072d0:	f001 fb88 	bl	80089e4 <I2C_TransferConfig>
 80072d4:	e00f      	b.n	80072f6 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80072da:	b29a      	uxth	r2, r3
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80072e4:	b2da      	uxtb	r2, r3
 80072e6:	8979      	ldrh	r1, [r7, #10]
 80072e8:	2300      	movs	r3, #0
 80072ea:	9300      	str	r3, [sp, #0]
 80072ec:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80072f0:	68f8      	ldr	r0, [r7, #12]
 80072f2:	f001 fb77 	bl	80089e4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80072fa:	b29b      	uxth	r3, r3
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d19e      	bne.n	800723e <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007300:	693a      	ldr	r2, [r7, #16]
 8007302:	6a39      	ldr	r1, [r7, #32]
 8007304:	68f8      	ldr	r0, [r7, #12]
 8007306:	f001 fa4a 	bl	800879e <I2C_WaitOnSTOPFlagUntilTimeout>
 800730a:	4603      	mov	r3, r0
 800730c:	2b00      	cmp	r3, #0
 800730e:	d001      	beq.n	8007314 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8007310:	2301      	movs	r3, #1
 8007312:	e01a      	b.n	800734a <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	2220      	movs	r2, #32
 800731a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	6859      	ldr	r1, [r3, #4]
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	681a      	ldr	r2, [r3, #0]
 8007326:	4b0c      	ldr	r3, [pc, #48]	@ (8007358 <HAL_I2C_Master_Transmit+0x22c>)
 8007328:	400b      	ands	r3, r1
 800732a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	2220      	movs	r2, #32
 8007330:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	2200      	movs	r2, #0
 8007338:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	2200      	movs	r2, #0
 8007340:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007344:	2300      	movs	r3, #0
 8007346:	e000      	b.n	800734a <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8007348:	2302      	movs	r3, #2
  }
}
 800734a:	4618      	mov	r0, r3
 800734c:	3718      	adds	r7, #24
 800734e:	46bd      	mov	sp, r7
 8007350:	bd80      	pop	{r7, pc}
 8007352:	bf00      	nop
 8007354:	80002000 	.word	0x80002000
 8007358:	fe00e800 	.word	0xfe00e800

0800735c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800735c:	b580      	push	{r7, lr}
 800735e:	b088      	sub	sp, #32
 8007360:	af02      	add	r7, sp, #8
 8007362:	60f8      	str	r0, [r7, #12]
 8007364:	4608      	mov	r0, r1
 8007366:	4611      	mov	r1, r2
 8007368:	461a      	mov	r2, r3
 800736a:	4603      	mov	r3, r0
 800736c:	817b      	strh	r3, [r7, #10]
 800736e:	460b      	mov	r3, r1
 8007370:	813b      	strh	r3, [r7, #8]
 8007372:	4613      	mov	r3, r2
 8007374:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800737c:	b2db      	uxtb	r3, r3
 800737e:	2b20      	cmp	r3, #32
 8007380:	f040 80f9 	bne.w	8007576 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007384:	6a3b      	ldr	r3, [r7, #32]
 8007386:	2b00      	cmp	r3, #0
 8007388:	d002      	beq.n	8007390 <HAL_I2C_Mem_Write+0x34>
 800738a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800738c:	2b00      	cmp	r3, #0
 800738e:	d105      	bne.n	800739c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007396:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8007398:	2301      	movs	r3, #1
 800739a:	e0ed      	b.n	8007578 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80073a2:	2b01      	cmp	r3, #1
 80073a4:	d101      	bne.n	80073aa <HAL_I2C_Mem_Write+0x4e>
 80073a6:	2302      	movs	r3, #2
 80073a8:	e0e6      	b.n	8007578 <HAL_I2C_Mem_Write+0x21c>
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	2201      	movs	r2, #1
 80073ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80073b2:	f7fb fe2f 	bl	8003014 <HAL_GetTick>
 80073b6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80073b8:	697b      	ldr	r3, [r7, #20]
 80073ba:	9300      	str	r3, [sp, #0]
 80073bc:	2319      	movs	r3, #25
 80073be:	2201      	movs	r2, #1
 80073c0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80073c4:	68f8      	ldr	r0, [r7, #12]
 80073c6:	f001 f94a 	bl	800865e <I2C_WaitOnFlagUntilTimeout>
 80073ca:	4603      	mov	r3, r0
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d001      	beq.n	80073d4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80073d0:	2301      	movs	r3, #1
 80073d2:	e0d1      	b.n	8007578 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	2221      	movs	r2, #33	@ 0x21
 80073d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	2240      	movs	r2, #64	@ 0x40
 80073e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	2200      	movs	r2, #0
 80073e8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	6a3a      	ldr	r2, [r7, #32]
 80073ee:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80073f4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	2200      	movs	r2, #0
 80073fa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80073fc:	88f8      	ldrh	r0, [r7, #6]
 80073fe:	893a      	ldrh	r2, [r7, #8]
 8007400:	8979      	ldrh	r1, [r7, #10]
 8007402:	697b      	ldr	r3, [r7, #20]
 8007404:	9301      	str	r3, [sp, #4]
 8007406:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007408:	9300      	str	r3, [sp, #0]
 800740a:	4603      	mov	r3, r0
 800740c:	68f8      	ldr	r0, [r7, #12]
 800740e:	f000 fb93 	bl	8007b38 <I2C_RequestMemoryWrite>
 8007412:	4603      	mov	r3, r0
 8007414:	2b00      	cmp	r3, #0
 8007416:	d005      	beq.n	8007424 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	2200      	movs	r2, #0
 800741c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8007420:	2301      	movs	r3, #1
 8007422:	e0a9      	b.n	8007578 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007428:	b29b      	uxth	r3, r3
 800742a:	2bff      	cmp	r3, #255	@ 0xff
 800742c:	d90e      	bls.n	800744c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	22ff      	movs	r2, #255	@ 0xff
 8007432:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007438:	b2da      	uxtb	r2, r3
 800743a:	8979      	ldrh	r1, [r7, #10]
 800743c:	2300      	movs	r3, #0
 800743e:	9300      	str	r3, [sp, #0]
 8007440:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007444:	68f8      	ldr	r0, [r7, #12]
 8007446:	f001 facd 	bl	80089e4 <I2C_TransferConfig>
 800744a:	e00f      	b.n	800746c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007450:	b29a      	uxth	r2, r3
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800745a:	b2da      	uxtb	r2, r3
 800745c:	8979      	ldrh	r1, [r7, #10]
 800745e:	2300      	movs	r3, #0
 8007460:	9300      	str	r3, [sp, #0]
 8007462:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007466:	68f8      	ldr	r0, [r7, #12]
 8007468:	f001 fabc 	bl	80089e4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800746c:	697a      	ldr	r2, [r7, #20]
 800746e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007470:	68f8      	ldr	r0, [r7, #12]
 8007472:	f001 f94d 	bl	8008710 <I2C_WaitOnTXISFlagUntilTimeout>
 8007476:	4603      	mov	r3, r0
 8007478:	2b00      	cmp	r3, #0
 800747a:	d001      	beq.n	8007480 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800747c:	2301      	movs	r3, #1
 800747e:	e07b      	b.n	8007578 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007484:	781a      	ldrb	r2, [r3, #0]
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007490:	1c5a      	adds	r2, r3, #1
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800749a:	b29b      	uxth	r3, r3
 800749c:	3b01      	subs	r3, #1
 800749e:	b29a      	uxth	r2, r3
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80074a8:	3b01      	subs	r3, #1
 80074aa:	b29a      	uxth	r2, r3
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80074b4:	b29b      	uxth	r3, r3
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d034      	beq.n	8007524 <HAL_I2C_Mem_Write+0x1c8>
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d130      	bne.n	8007524 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80074c2:	697b      	ldr	r3, [r7, #20]
 80074c4:	9300      	str	r3, [sp, #0]
 80074c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074c8:	2200      	movs	r2, #0
 80074ca:	2180      	movs	r1, #128	@ 0x80
 80074cc:	68f8      	ldr	r0, [r7, #12]
 80074ce:	f001 f8c6 	bl	800865e <I2C_WaitOnFlagUntilTimeout>
 80074d2:	4603      	mov	r3, r0
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d001      	beq.n	80074dc <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80074d8:	2301      	movs	r3, #1
 80074da:	e04d      	b.n	8007578 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80074e0:	b29b      	uxth	r3, r3
 80074e2:	2bff      	cmp	r3, #255	@ 0xff
 80074e4:	d90e      	bls.n	8007504 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	22ff      	movs	r2, #255	@ 0xff
 80074ea:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80074f0:	b2da      	uxtb	r2, r3
 80074f2:	8979      	ldrh	r1, [r7, #10]
 80074f4:	2300      	movs	r3, #0
 80074f6:	9300      	str	r3, [sp, #0]
 80074f8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80074fc:	68f8      	ldr	r0, [r7, #12]
 80074fe:	f001 fa71 	bl	80089e4 <I2C_TransferConfig>
 8007502:	e00f      	b.n	8007524 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007508:	b29a      	uxth	r2, r3
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007512:	b2da      	uxtb	r2, r3
 8007514:	8979      	ldrh	r1, [r7, #10]
 8007516:	2300      	movs	r3, #0
 8007518:	9300      	str	r3, [sp, #0]
 800751a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800751e:	68f8      	ldr	r0, [r7, #12]
 8007520:	f001 fa60 	bl	80089e4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007528:	b29b      	uxth	r3, r3
 800752a:	2b00      	cmp	r3, #0
 800752c:	d19e      	bne.n	800746c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800752e:	697a      	ldr	r2, [r7, #20]
 8007530:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007532:	68f8      	ldr	r0, [r7, #12]
 8007534:	f001 f933 	bl	800879e <I2C_WaitOnSTOPFlagUntilTimeout>
 8007538:	4603      	mov	r3, r0
 800753a:	2b00      	cmp	r3, #0
 800753c:	d001      	beq.n	8007542 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800753e:	2301      	movs	r3, #1
 8007540:	e01a      	b.n	8007578 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	2220      	movs	r2, #32
 8007548:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	6859      	ldr	r1, [r3, #4]
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	681a      	ldr	r2, [r3, #0]
 8007554:	4b0a      	ldr	r3, [pc, #40]	@ (8007580 <HAL_I2C_Mem_Write+0x224>)
 8007556:	400b      	ands	r3, r1
 8007558:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	2220      	movs	r2, #32
 800755e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	2200      	movs	r2, #0
 8007566:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	2200      	movs	r2, #0
 800756e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007572:	2300      	movs	r3, #0
 8007574:	e000      	b.n	8007578 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8007576:	2302      	movs	r3, #2
  }
}
 8007578:	4618      	mov	r0, r3
 800757a:	3718      	adds	r7, #24
 800757c:	46bd      	mov	sp, r7
 800757e:	bd80      	pop	{r7, pc}
 8007580:	fe00e800 	.word	0xfe00e800

08007584 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007584:	b580      	push	{r7, lr}
 8007586:	b088      	sub	sp, #32
 8007588:	af02      	add	r7, sp, #8
 800758a:	60f8      	str	r0, [r7, #12]
 800758c:	4608      	mov	r0, r1
 800758e:	4611      	mov	r1, r2
 8007590:	461a      	mov	r2, r3
 8007592:	4603      	mov	r3, r0
 8007594:	817b      	strh	r3, [r7, #10]
 8007596:	460b      	mov	r3, r1
 8007598:	813b      	strh	r3, [r7, #8]
 800759a:	4613      	mov	r3, r2
 800759c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80075a4:	b2db      	uxtb	r3, r3
 80075a6:	2b20      	cmp	r3, #32
 80075a8:	f040 80fd 	bne.w	80077a6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80075ac:	6a3b      	ldr	r3, [r7, #32]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d002      	beq.n	80075b8 <HAL_I2C_Mem_Read+0x34>
 80075b2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d105      	bne.n	80075c4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80075be:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80075c0:	2301      	movs	r3, #1
 80075c2:	e0f1      	b.n	80077a8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80075ca:	2b01      	cmp	r3, #1
 80075cc:	d101      	bne.n	80075d2 <HAL_I2C_Mem_Read+0x4e>
 80075ce:	2302      	movs	r3, #2
 80075d0:	e0ea      	b.n	80077a8 <HAL_I2C_Mem_Read+0x224>
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	2201      	movs	r2, #1
 80075d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80075da:	f7fb fd1b 	bl	8003014 <HAL_GetTick>
 80075de:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80075e0:	697b      	ldr	r3, [r7, #20]
 80075e2:	9300      	str	r3, [sp, #0]
 80075e4:	2319      	movs	r3, #25
 80075e6:	2201      	movs	r2, #1
 80075e8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80075ec:	68f8      	ldr	r0, [r7, #12]
 80075ee:	f001 f836 	bl	800865e <I2C_WaitOnFlagUntilTimeout>
 80075f2:	4603      	mov	r3, r0
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d001      	beq.n	80075fc <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80075f8:	2301      	movs	r3, #1
 80075fa:	e0d5      	b.n	80077a8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	2222      	movs	r2, #34	@ 0x22
 8007600:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	2240      	movs	r2, #64	@ 0x40
 8007608:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	2200      	movs	r2, #0
 8007610:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	6a3a      	ldr	r2, [r7, #32]
 8007616:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800761c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	2200      	movs	r2, #0
 8007622:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007624:	88f8      	ldrh	r0, [r7, #6]
 8007626:	893a      	ldrh	r2, [r7, #8]
 8007628:	8979      	ldrh	r1, [r7, #10]
 800762a:	697b      	ldr	r3, [r7, #20]
 800762c:	9301      	str	r3, [sp, #4]
 800762e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007630:	9300      	str	r3, [sp, #0]
 8007632:	4603      	mov	r3, r0
 8007634:	68f8      	ldr	r0, [r7, #12]
 8007636:	f000 fad3 	bl	8007be0 <I2C_RequestMemoryRead>
 800763a:	4603      	mov	r3, r0
 800763c:	2b00      	cmp	r3, #0
 800763e:	d005      	beq.n	800764c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	2200      	movs	r2, #0
 8007644:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8007648:	2301      	movs	r3, #1
 800764a:	e0ad      	b.n	80077a8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007650:	b29b      	uxth	r3, r3
 8007652:	2bff      	cmp	r3, #255	@ 0xff
 8007654:	d90e      	bls.n	8007674 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	22ff      	movs	r2, #255	@ 0xff
 800765a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007660:	b2da      	uxtb	r2, r3
 8007662:	8979      	ldrh	r1, [r7, #10]
 8007664:	4b52      	ldr	r3, [pc, #328]	@ (80077b0 <HAL_I2C_Mem_Read+0x22c>)
 8007666:	9300      	str	r3, [sp, #0]
 8007668:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800766c:	68f8      	ldr	r0, [r7, #12]
 800766e:	f001 f9b9 	bl	80089e4 <I2C_TransferConfig>
 8007672:	e00f      	b.n	8007694 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007678:	b29a      	uxth	r2, r3
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007682:	b2da      	uxtb	r2, r3
 8007684:	8979      	ldrh	r1, [r7, #10]
 8007686:	4b4a      	ldr	r3, [pc, #296]	@ (80077b0 <HAL_I2C_Mem_Read+0x22c>)
 8007688:	9300      	str	r3, [sp, #0]
 800768a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800768e:	68f8      	ldr	r0, [r7, #12]
 8007690:	f001 f9a8 	bl	80089e4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8007694:	697b      	ldr	r3, [r7, #20]
 8007696:	9300      	str	r3, [sp, #0]
 8007698:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800769a:	2200      	movs	r2, #0
 800769c:	2104      	movs	r1, #4
 800769e:	68f8      	ldr	r0, [r7, #12]
 80076a0:	f000 ffdd 	bl	800865e <I2C_WaitOnFlagUntilTimeout>
 80076a4:	4603      	mov	r3, r0
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d001      	beq.n	80076ae <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80076aa:	2301      	movs	r3, #1
 80076ac:	e07c      	b.n	80077a8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076b8:	b2d2      	uxtb	r2, r2
 80076ba:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076c0:	1c5a      	adds	r2, r3, #1
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80076ca:	3b01      	subs	r3, #1
 80076cc:	b29a      	uxth	r2, r3
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80076d6:	b29b      	uxth	r3, r3
 80076d8:	3b01      	subs	r3, #1
 80076da:	b29a      	uxth	r2, r3
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80076e4:	b29b      	uxth	r3, r3
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d034      	beq.n	8007754 <HAL_I2C_Mem_Read+0x1d0>
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d130      	bne.n	8007754 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80076f2:	697b      	ldr	r3, [r7, #20]
 80076f4:	9300      	str	r3, [sp, #0]
 80076f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076f8:	2200      	movs	r2, #0
 80076fa:	2180      	movs	r1, #128	@ 0x80
 80076fc:	68f8      	ldr	r0, [r7, #12]
 80076fe:	f000 ffae 	bl	800865e <I2C_WaitOnFlagUntilTimeout>
 8007702:	4603      	mov	r3, r0
 8007704:	2b00      	cmp	r3, #0
 8007706:	d001      	beq.n	800770c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8007708:	2301      	movs	r3, #1
 800770a:	e04d      	b.n	80077a8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007710:	b29b      	uxth	r3, r3
 8007712:	2bff      	cmp	r3, #255	@ 0xff
 8007714:	d90e      	bls.n	8007734 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	22ff      	movs	r2, #255	@ 0xff
 800771a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007720:	b2da      	uxtb	r2, r3
 8007722:	8979      	ldrh	r1, [r7, #10]
 8007724:	2300      	movs	r3, #0
 8007726:	9300      	str	r3, [sp, #0]
 8007728:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800772c:	68f8      	ldr	r0, [r7, #12]
 800772e:	f001 f959 	bl	80089e4 <I2C_TransferConfig>
 8007732:	e00f      	b.n	8007754 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007738:	b29a      	uxth	r2, r3
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007742:	b2da      	uxtb	r2, r3
 8007744:	8979      	ldrh	r1, [r7, #10]
 8007746:	2300      	movs	r3, #0
 8007748:	9300      	str	r3, [sp, #0]
 800774a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800774e:	68f8      	ldr	r0, [r7, #12]
 8007750:	f001 f948 	bl	80089e4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007758:	b29b      	uxth	r3, r3
 800775a:	2b00      	cmp	r3, #0
 800775c:	d19a      	bne.n	8007694 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800775e:	697a      	ldr	r2, [r7, #20]
 8007760:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007762:	68f8      	ldr	r0, [r7, #12]
 8007764:	f001 f81b 	bl	800879e <I2C_WaitOnSTOPFlagUntilTimeout>
 8007768:	4603      	mov	r3, r0
 800776a:	2b00      	cmp	r3, #0
 800776c:	d001      	beq.n	8007772 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800776e:	2301      	movs	r3, #1
 8007770:	e01a      	b.n	80077a8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	2220      	movs	r2, #32
 8007778:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	6859      	ldr	r1, [r3, #4]
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	681a      	ldr	r2, [r3, #0]
 8007784:	4b0b      	ldr	r3, [pc, #44]	@ (80077b4 <HAL_I2C_Mem_Read+0x230>)
 8007786:	400b      	ands	r3, r1
 8007788:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	2220      	movs	r2, #32
 800778e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	2200      	movs	r2, #0
 8007796:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	2200      	movs	r2, #0
 800779e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80077a2:	2300      	movs	r3, #0
 80077a4:	e000      	b.n	80077a8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80077a6:	2302      	movs	r3, #2
  }
}
 80077a8:	4618      	mov	r0, r3
 80077aa:	3718      	adds	r7, #24
 80077ac:	46bd      	mov	sp, r7
 80077ae:	bd80      	pop	{r7, pc}
 80077b0:	80002400 	.word	0x80002400
 80077b4:	fe00e800 	.word	0xfe00e800

080077b8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 80077b8:	b580      	push	{r7, lr}
 80077ba:	b084      	sub	sp, #16
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	699b      	ldr	r3, [r3, #24]
 80077c6:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d005      	beq.n	80077e4 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80077dc:	68ba      	ldr	r2, [r7, #8]
 80077de:	68f9      	ldr	r1, [r7, #12]
 80077e0:	6878      	ldr	r0, [r7, #4]
 80077e2:	4798      	blx	r3
  }
}
 80077e4:	bf00      	nop
 80077e6:	3710      	adds	r7, #16
 80077e8:	46bd      	mov	sp, r7
 80077ea:	bd80      	pop	{r7, pc}

080077ec <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80077ec:	b580      	push	{r7, lr}
 80077ee:	b086      	sub	sp, #24
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	699b      	ldr	r3, [r3, #24]
 80077fa:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8007804:	697b      	ldr	r3, [r7, #20]
 8007806:	0a1b      	lsrs	r3, r3, #8
 8007808:	f003 0301 	and.w	r3, r3, #1
 800780c:	2b00      	cmp	r3, #0
 800780e:	d010      	beq.n	8007832 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8007810:	693b      	ldr	r3, [r7, #16]
 8007812:	09db      	lsrs	r3, r3, #7
 8007814:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8007818:	2b00      	cmp	r3, #0
 800781a:	d00a      	beq.n	8007832 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007820:	f043 0201 	orr.w	r2, r3, #1
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007830:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8007832:	697b      	ldr	r3, [r7, #20]
 8007834:	0a9b      	lsrs	r3, r3, #10
 8007836:	f003 0301 	and.w	r3, r3, #1
 800783a:	2b00      	cmp	r3, #0
 800783c:	d010      	beq.n	8007860 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800783e:	693b      	ldr	r3, [r7, #16]
 8007840:	09db      	lsrs	r3, r3, #7
 8007842:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8007846:	2b00      	cmp	r3, #0
 8007848:	d00a      	beq.n	8007860 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800784e:	f043 0208 	orr.w	r2, r3, #8
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800785e:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8007860:	697b      	ldr	r3, [r7, #20]
 8007862:	0a5b      	lsrs	r3, r3, #9
 8007864:	f003 0301 	and.w	r3, r3, #1
 8007868:	2b00      	cmp	r3, #0
 800786a:	d010      	beq.n	800788e <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800786c:	693b      	ldr	r3, [r7, #16]
 800786e:	09db      	lsrs	r3, r3, #7
 8007870:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8007874:	2b00      	cmp	r3, #0
 8007876:	d00a      	beq.n	800788e <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800787c:	f043 0202 	orr.w	r2, r3, #2
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800788c:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007892:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	f003 030b 	and.w	r3, r3, #11
 800789a:	2b00      	cmp	r3, #0
 800789c:	d003      	beq.n	80078a6 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 800789e:	68f9      	ldr	r1, [r7, #12]
 80078a0:	6878      	ldr	r0, [r7, #4]
 80078a2:	f000 fd83 	bl	80083ac <I2C_ITError>
  }
}
 80078a6:	bf00      	nop
 80078a8:	3718      	adds	r7, #24
 80078aa:	46bd      	mov	sp, r7
 80078ac:	bd80      	pop	{r7, pc}

080078ae <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80078ae:	b480      	push	{r7}
 80078b0:	b083      	sub	sp, #12
 80078b2:	af00      	add	r7, sp, #0
 80078b4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80078b6:	bf00      	nop
 80078b8:	370c      	adds	r7, #12
 80078ba:	46bd      	mov	sp, r7
 80078bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c0:	4770      	bx	lr

080078c2 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80078c2:	b480      	push	{r7}
 80078c4:	b083      	sub	sp, #12
 80078c6:	af00      	add	r7, sp, #0
 80078c8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80078ca:	bf00      	nop
 80078cc:	370c      	adds	r7, #12
 80078ce:	46bd      	mov	sp, r7
 80078d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d4:	4770      	bx	lr

080078d6 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80078d6:	b480      	push	{r7}
 80078d8:	b083      	sub	sp, #12
 80078da:	af00      	add	r7, sp, #0
 80078dc:	6078      	str	r0, [r7, #4]
 80078de:	460b      	mov	r3, r1
 80078e0:	70fb      	strb	r3, [r7, #3]
 80078e2:	4613      	mov	r3, r2
 80078e4:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80078e6:	bf00      	nop
 80078e8:	370c      	adds	r7, #12
 80078ea:	46bd      	mov	sp, r7
 80078ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f0:	4770      	bx	lr

080078f2 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80078f2:	b480      	push	{r7}
 80078f4:	b083      	sub	sp, #12
 80078f6:	af00      	add	r7, sp, #0
 80078f8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80078fa:	bf00      	nop
 80078fc:	370c      	adds	r7, #12
 80078fe:	46bd      	mov	sp, r7
 8007900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007904:	4770      	bx	lr

08007906 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8007906:	b480      	push	{r7}
 8007908:	b083      	sub	sp, #12
 800790a:	af00      	add	r7, sp, #0
 800790c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800790e:	bf00      	nop
 8007910:	370c      	adds	r7, #12
 8007912:	46bd      	mov	sp, r7
 8007914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007918:	4770      	bx	lr

0800791a <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800791a:	b480      	push	{r7}
 800791c:	b083      	sub	sp, #12
 800791e:	af00      	add	r7, sp, #0
 8007920:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8007922:	bf00      	nop
 8007924:	370c      	adds	r7, #12
 8007926:	46bd      	mov	sp, r7
 8007928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792c:	4770      	bx	lr

0800792e <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800792e:	b580      	push	{r7, lr}
 8007930:	b086      	sub	sp, #24
 8007932:	af00      	add	r7, sp, #0
 8007934:	60f8      	str	r0, [r7, #12]
 8007936:	60b9      	str	r1, [r7, #8]
 8007938:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800793e:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8007940:	68bb      	ldr	r3, [r7, #8]
 8007942:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800794a:	2b01      	cmp	r3, #1
 800794c:	d101      	bne.n	8007952 <I2C_Slave_ISR_IT+0x24>
 800794e:	2302      	movs	r3, #2
 8007950:	e0ed      	b.n	8007b2e <I2C_Slave_ISR_IT+0x200>
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	2201      	movs	r2, #1
 8007956:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800795a:	693b      	ldr	r3, [r7, #16]
 800795c:	095b      	lsrs	r3, r3, #5
 800795e:	f003 0301 	and.w	r3, r3, #1
 8007962:	2b00      	cmp	r3, #0
 8007964:	d00a      	beq.n	800797c <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	095b      	lsrs	r3, r3, #5
 800796a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800796e:	2b00      	cmp	r3, #0
 8007970:	d004      	beq.n	800797c <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8007972:	6939      	ldr	r1, [r7, #16]
 8007974:	68f8      	ldr	r0, [r7, #12]
 8007976:	f000 fa69 	bl	8007e4c <I2C_ITSlaveCplt>
 800797a:	e0d3      	b.n	8007b24 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800797c:	693b      	ldr	r3, [r7, #16]
 800797e:	091b      	lsrs	r3, r3, #4
 8007980:	f003 0301 	and.w	r3, r3, #1
 8007984:	2b00      	cmp	r3, #0
 8007986:	d04d      	beq.n	8007a24 <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	091b      	lsrs	r3, r3, #4
 800798c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8007990:	2b00      	cmp	r3, #0
 8007992:	d047      	beq.n	8007a24 <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007998:	b29b      	uxth	r3, r3
 800799a:	2b00      	cmp	r3, #0
 800799c:	d128      	bne.n	80079f0 <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80079a4:	b2db      	uxtb	r3, r3
 80079a6:	2b28      	cmp	r3, #40	@ 0x28
 80079a8:	d108      	bne.n	80079bc <I2C_Slave_ISR_IT+0x8e>
 80079aa:	697b      	ldr	r3, [r7, #20]
 80079ac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80079b0:	d104      	bne.n	80079bc <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80079b2:	6939      	ldr	r1, [r7, #16]
 80079b4:	68f8      	ldr	r0, [r7, #12]
 80079b6:	f000 fca3 	bl	8008300 <I2C_ITListenCplt>
 80079ba:	e032      	b.n	8007a22 <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80079c2:	b2db      	uxtb	r3, r3
 80079c4:	2b29      	cmp	r3, #41	@ 0x29
 80079c6:	d10e      	bne.n	80079e6 <I2C_Slave_ISR_IT+0xb8>
 80079c8:	697b      	ldr	r3, [r7, #20]
 80079ca:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80079ce:	d00a      	beq.n	80079e6 <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	2210      	movs	r2, #16
 80079d6:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80079d8:	68f8      	ldr	r0, [r7, #12]
 80079da:	f000 fdfe 	bl	80085da <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80079de:	68f8      	ldr	r0, [r7, #12]
 80079e0:	f000 f9d6 	bl	8007d90 <I2C_ITSlaveSeqCplt>
 80079e4:	e01d      	b.n	8007a22 <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	2210      	movs	r2, #16
 80079ec:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80079ee:	e096      	b.n	8007b1e <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	2210      	movs	r2, #16
 80079f6:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079fc:	f043 0204 	orr.w	r2, r3, #4
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8007a04:	697b      	ldr	r3, [r7, #20]
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d004      	beq.n	8007a14 <I2C_Slave_ISR_IT+0xe6>
 8007a0a:	697b      	ldr	r3, [r7, #20]
 8007a0c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007a10:	f040 8085 	bne.w	8007b1e <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a18:	4619      	mov	r1, r3
 8007a1a:	68f8      	ldr	r0, [r7, #12]
 8007a1c:	f000 fcc6 	bl	80083ac <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8007a20:	e07d      	b.n	8007b1e <I2C_Slave_ISR_IT+0x1f0>
 8007a22:	e07c      	b.n	8007b1e <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8007a24:	693b      	ldr	r3, [r7, #16]
 8007a26:	089b      	lsrs	r3, r3, #2
 8007a28:	f003 0301 	and.w	r3, r3, #1
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d030      	beq.n	8007a92 <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	089b      	lsrs	r3, r3, #2
 8007a34:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d02a      	beq.n	8007a92 <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007a40:	b29b      	uxth	r3, r3
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d018      	beq.n	8007a78 <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a50:	b2d2      	uxtb	r2, r2
 8007a52:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a58:	1c5a      	adds	r2, r3, #1
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007a62:	3b01      	subs	r3, #1
 8007a64:	b29a      	uxth	r2, r3
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007a6e:	b29b      	uxth	r3, r3
 8007a70:	3b01      	subs	r3, #1
 8007a72:	b29a      	uxth	r2, r3
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007a7c:	b29b      	uxth	r3, r3
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d14f      	bne.n	8007b22 <I2C_Slave_ISR_IT+0x1f4>
 8007a82:	697b      	ldr	r3, [r7, #20]
 8007a84:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007a88:	d04b      	beq.n	8007b22 <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8007a8a:	68f8      	ldr	r0, [r7, #12]
 8007a8c:	f000 f980 	bl	8007d90 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8007a90:	e047      	b.n	8007b22 <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8007a92:	693b      	ldr	r3, [r7, #16]
 8007a94:	08db      	lsrs	r3, r3, #3
 8007a96:	f003 0301 	and.w	r3, r3, #1
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d00a      	beq.n	8007ab4 <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	08db      	lsrs	r3, r3, #3
 8007aa2:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d004      	beq.n	8007ab4 <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8007aaa:	6939      	ldr	r1, [r7, #16]
 8007aac:	68f8      	ldr	r0, [r7, #12]
 8007aae:	f000 f8eb 	bl	8007c88 <I2C_ITAddrCplt>
 8007ab2:	e037      	b.n	8007b24 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8007ab4:	693b      	ldr	r3, [r7, #16]
 8007ab6:	085b      	lsrs	r3, r3, #1
 8007ab8:	f003 0301 	and.w	r3, r3, #1
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d031      	beq.n	8007b24 <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	085b      	lsrs	r3, r3, #1
 8007ac4:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d02b      	beq.n	8007b24 <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007ad0:	b29b      	uxth	r3, r3
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d018      	beq.n	8007b08 <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ada:	781a      	ldrb	r2, [r3, #0]
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ae6:	1c5a      	adds	r2, r3, #1
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007af0:	b29b      	uxth	r3, r3
 8007af2:	3b01      	subs	r3, #1
 8007af4:	b29a      	uxth	r2, r3
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007afe:	3b01      	subs	r3, #1
 8007b00:	b29a      	uxth	r2, r3
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	851a      	strh	r2, [r3, #40]	@ 0x28
 8007b06:	e00d      	b.n	8007b24 <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8007b08:	697b      	ldr	r3, [r7, #20]
 8007b0a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007b0e:	d002      	beq.n	8007b16 <I2C_Slave_ISR_IT+0x1e8>
 8007b10:	697b      	ldr	r3, [r7, #20]
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d106      	bne.n	8007b24 <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8007b16:	68f8      	ldr	r0, [r7, #12]
 8007b18:	f000 f93a 	bl	8007d90 <I2C_ITSlaveSeqCplt>
 8007b1c:	e002      	b.n	8007b24 <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 8007b1e:	bf00      	nop
 8007b20:	e000      	b.n	8007b24 <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 8007b22:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	2200      	movs	r2, #0
 8007b28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8007b2c:	2300      	movs	r3, #0
}
 8007b2e:	4618      	mov	r0, r3
 8007b30:	3718      	adds	r7, #24
 8007b32:	46bd      	mov	sp, r7
 8007b34:	bd80      	pop	{r7, pc}
	...

08007b38 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8007b38:	b580      	push	{r7, lr}
 8007b3a:	b086      	sub	sp, #24
 8007b3c:	af02      	add	r7, sp, #8
 8007b3e:	60f8      	str	r0, [r7, #12]
 8007b40:	4608      	mov	r0, r1
 8007b42:	4611      	mov	r1, r2
 8007b44:	461a      	mov	r2, r3
 8007b46:	4603      	mov	r3, r0
 8007b48:	817b      	strh	r3, [r7, #10]
 8007b4a:	460b      	mov	r3, r1
 8007b4c:	813b      	strh	r3, [r7, #8]
 8007b4e:	4613      	mov	r3, r2
 8007b50:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8007b52:	88fb      	ldrh	r3, [r7, #6]
 8007b54:	b2da      	uxtb	r2, r3
 8007b56:	8979      	ldrh	r1, [r7, #10]
 8007b58:	4b20      	ldr	r3, [pc, #128]	@ (8007bdc <I2C_RequestMemoryWrite+0xa4>)
 8007b5a:	9300      	str	r3, [sp, #0]
 8007b5c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007b60:	68f8      	ldr	r0, [r7, #12]
 8007b62:	f000 ff3f 	bl	80089e4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007b66:	69fa      	ldr	r2, [r7, #28]
 8007b68:	69b9      	ldr	r1, [r7, #24]
 8007b6a:	68f8      	ldr	r0, [r7, #12]
 8007b6c:	f000 fdd0 	bl	8008710 <I2C_WaitOnTXISFlagUntilTimeout>
 8007b70:	4603      	mov	r3, r0
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d001      	beq.n	8007b7a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8007b76:	2301      	movs	r3, #1
 8007b78:	e02c      	b.n	8007bd4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007b7a:	88fb      	ldrh	r3, [r7, #6]
 8007b7c:	2b01      	cmp	r3, #1
 8007b7e:	d105      	bne.n	8007b8c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007b80:	893b      	ldrh	r3, [r7, #8]
 8007b82:	b2da      	uxtb	r2, r3
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	629a      	str	r2, [r3, #40]	@ 0x28
 8007b8a:	e015      	b.n	8007bb8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007b8c:	893b      	ldrh	r3, [r7, #8]
 8007b8e:	0a1b      	lsrs	r3, r3, #8
 8007b90:	b29b      	uxth	r3, r3
 8007b92:	b2da      	uxtb	r2, r3
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007b9a:	69fa      	ldr	r2, [r7, #28]
 8007b9c:	69b9      	ldr	r1, [r7, #24]
 8007b9e:	68f8      	ldr	r0, [r7, #12]
 8007ba0:	f000 fdb6 	bl	8008710 <I2C_WaitOnTXISFlagUntilTimeout>
 8007ba4:	4603      	mov	r3, r0
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d001      	beq.n	8007bae <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8007baa:	2301      	movs	r3, #1
 8007bac:	e012      	b.n	8007bd4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007bae:	893b      	ldrh	r3, [r7, #8]
 8007bb0:	b2da      	uxtb	r2, r3
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8007bb8:	69fb      	ldr	r3, [r7, #28]
 8007bba:	9300      	str	r3, [sp, #0]
 8007bbc:	69bb      	ldr	r3, [r7, #24]
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	2180      	movs	r1, #128	@ 0x80
 8007bc2:	68f8      	ldr	r0, [r7, #12]
 8007bc4:	f000 fd4b 	bl	800865e <I2C_WaitOnFlagUntilTimeout>
 8007bc8:	4603      	mov	r3, r0
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d001      	beq.n	8007bd2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8007bce:	2301      	movs	r3, #1
 8007bd0:	e000      	b.n	8007bd4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8007bd2:	2300      	movs	r3, #0
}
 8007bd4:	4618      	mov	r0, r3
 8007bd6:	3710      	adds	r7, #16
 8007bd8:	46bd      	mov	sp, r7
 8007bda:	bd80      	pop	{r7, pc}
 8007bdc:	80002000 	.word	0x80002000

08007be0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8007be0:	b580      	push	{r7, lr}
 8007be2:	b086      	sub	sp, #24
 8007be4:	af02      	add	r7, sp, #8
 8007be6:	60f8      	str	r0, [r7, #12]
 8007be8:	4608      	mov	r0, r1
 8007bea:	4611      	mov	r1, r2
 8007bec:	461a      	mov	r2, r3
 8007bee:	4603      	mov	r3, r0
 8007bf0:	817b      	strh	r3, [r7, #10]
 8007bf2:	460b      	mov	r3, r1
 8007bf4:	813b      	strh	r3, [r7, #8]
 8007bf6:	4613      	mov	r3, r2
 8007bf8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8007bfa:	88fb      	ldrh	r3, [r7, #6]
 8007bfc:	b2da      	uxtb	r2, r3
 8007bfe:	8979      	ldrh	r1, [r7, #10]
 8007c00:	4b20      	ldr	r3, [pc, #128]	@ (8007c84 <I2C_RequestMemoryRead+0xa4>)
 8007c02:	9300      	str	r3, [sp, #0]
 8007c04:	2300      	movs	r3, #0
 8007c06:	68f8      	ldr	r0, [r7, #12]
 8007c08:	f000 feec 	bl	80089e4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007c0c:	69fa      	ldr	r2, [r7, #28]
 8007c0e:	69b9      	ldr	r1, [r7, #24]
 8007c10:	68f8      	ldr	r0, [r7, #12]
 8007c12:	f000 fd7d 	bl	8008710 <I2C_WaitOnTXISFlagUntilTimeout>
 8007c16:	4603      	mov	r3, r0
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d001      	beq.n	8007c20 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8007c1c:	2301      	movs	r3, #1
 8007c1e:	e02c      	b.n	8007c7a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007c20:	88fb      	ldrh	r3, [r7, #6]
 8007c22:	2b01      	cmp	r3, #1
 8007c24:	d105      	bne.n	8007c32 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007c26:	893b      	ldrh	r3, [r7, #8]
 8007c28:	b2da      	uxtb	r2, r3
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	629a      	str	r2, [r3, #40]	@ 0x28
 8007c30:	e015      	b.n	8007c5e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007c32:	893b      	ldrh	r3, [r7, #8]
 8007c34:	0a1b      	lsrs	r3, r3, #8
 8007c36:	b29b      	uxth	r3, r3
 8007c38:	b2da      	uxtb	r2, r3
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007c40:	69fa      	ldr	r2, [r7, #28]
 8007c42:	69b9      	ldr	r1, [r7, #24]
 8007c44:	68f8      	ldr	r0, [r7, #12]
 8007c46:	f000 fd63 	bl	8008710 <I2C_WaitOnTXISFlagUntilTimeout>
 8007c4a:	4603      	mov	r3, r0
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d001      	beq.n	8007c54 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8007c50:	2301      	movs	r3, #1
 8007c52:	e012      	b.n	8007c7a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007c54:	893b      	ldrh	r3, [r7, #8]
 8007c56:	b2da      	uxtb	r2, r3
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8007c5e:	69fb      	ldr	r3, [r7, #28]
 8007c60:	9300      	str	r3, [sp, #0]
 8007c62:	69bb      	ldr	r3, [r7, #24]
 8007c64:	2200      	movs	r2, #0
 8007c66:	2140      	movs	r1, #64	@ 0x40
 8007c68:	68f8      	ldr	r0, [r7, #12]
 8007c6a:	f000 fcf8 	bl	800865e <I2C_WaitOnFlagUntilTimeout>
 8007c6e:	4603      	mov	r3, r0
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d001      	beq.n	8007c78 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8007c74:	2301      	movs	r3, #1
 8007c76:	e000      	b.n	8007c7a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8007c78:	2300      	movs	r3, #0
}
 8007c7a:	4618      	mov	r0, r3
 8007c7c:	3710      	adds	r7, #16
 8007c7e:	46bd      	mov	sp, r7
 8007c80:	bd80      	pop	{r7, pc}
 8007c82:	bf00      	nop
 8007c84:	80002000 	.word	0x80002000

08007c88 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8007c88:	b580      	push	{r7, lr}
 8007c8a:	b084      	sub	sp, #16
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	6078      	str	r0, [r7, #4]
 8007c90:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007c98:	b2db      	uxtb	r3, r3
 8007c9a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007c9e:	2b28      	cmp	r3, #40	@ 0x28
 8007ca0:	d16a      	bne.n	8007d78 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	699b      	ldr	r3, [r3, #24]
 8007ca8:	0c1b      	lsrs	r3, r3, #16
 8007caa:	b2db      	uxtb	r3, r3
 8007cac:	f003 0301 	and.w	r3, r3, #1
 8007cb0:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	699b      	ldr	r3, [r3, #24]
 8007cb8:	0c1b      	lsrs	r3, r3, #16
 8007cba:	b29b      	uxth	r3, r3
 8007cbc:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8007cc0:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	689b      	ldr	r3, [r3, #8]
 8007cc8:	b29b      	uxth	r3, r3
 8007cca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007cce:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	68db      	ldr	r3, [r3, #12]
 8007cd6:	b29b      	uxth	r3, r3
 8007cd8:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8007cdc:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	68db      	ldr	r3, [r3, #12]
 8007ce2:	2b02      	cmp	r3, #2
 8007ce4:	d138      	bne.n	8007d58 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8007ce6:	897b      	ldrh	r3, [r7, #10]
 8007ce8:	09db      	lsrs	r3, r3, #7
 8007cea:	b29a      	uxth	r2, r3
 8007cec:	89bb      	ldrh	r3, [r7, #12]
 8007cee:	4053      	eors	r3, r2
 8007cf0:	b29b      	uxth	r3, r3
 8007cf2:	f003 0306 	and.w	r3, r3, #6
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d11c      	bne.n	8007d34 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8007cfa:	897b      	ldrh	r3, [r7, #10]
 8007cfc:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007d02:	1c5a      	adds	r2, r3, #1
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007d0c:	2b02      	cmp	r3, #2
 8007d0e:	d13b      	bne.n	8007d88 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	2200      	movs	r2, #0
 8007d14:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	2208      	movs	r2, #8
 8007d1c:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	2200      	movs	r2, #0
 8007d22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8007d26:	89ba      	ldrh	r2, [r7, #12]
 8007d28:	7bfb      	ldrb	r3, [r7, #15]
 8007d2a:	4619      	mov	r1, r3
 8007d2c:	6878      	ldr	r0, [r7, #4]
 8007d2e:	f7ff fdd2 	bl	80078d6 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8007d32:	e029      	b.n	8007d88 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8007d34:	893b      	ldrh	r3, [r7, #8]
 8007d36:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8007d38:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007d3c:	6878      	ldr	r0, [r7, #4]
 8007d3e:	f000 fe83 	bl	8008a48 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	2200      	movs	r2, #0
 8007d46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8007d4a:	89ba      	ldrh	r2, [r7, #12]
 8007d4c:	7bfb      	ldrb	r3, [r7, #15]
 8007d4e:	4619      	mov	r1, r3
 8007d50:	6878      	ldr	r0, [r7, #4]
 8007d52:	f7ff fdc0 	bl	80078d6 <HAL_I2C_AddrCallback>
}
 8007d56:	e017      	b.n	8007d88 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8007d58:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007d5c:	6878      	ldr	r0, [r7, #4]
 8007d5e:	f000 fe73 	bl	8008a48 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	2200      	movs	r2, #0
 8007d66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8007d6a:	89ba      	ldrh	r2, [r7, #12]
 8007d6c:	7bfb      	ldrb	r3, [r7, #15]
 8007d6e:	4619      	mov	r1, r3
 8007d70:	6878      	ldr	r0, [r7, #4]
 8007d72:	f7ff fdb0 	bl	80078d6 <HAL_I2C_AddrCallback>
}
 8007d76:	e007      	b.n	8007d88 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	2208      	movs	r2, #8
 8007d7e:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	2200      	movs	r2, #0
 8007d84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8007d88:	bf00      	nop
 8007d8a:	3710      	adds	r7, #16
 8007d8c:	46bd      	mov	sp, r7
 8007d8e:	bd80      	pop	{r7, pc}

08007d90 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8007d90:	b580      	push	{r7, lr}
 8007d92:	b084      	sub	sp, #16
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	2200      	movs	r2, #0
 8007da4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	0b9b      	lsrs	r3, r3, #14
 8007dac:	f003 0301 	and.w	r3, r3, #1
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d008      	beq.n	8007dc6 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	681a      	ldr	r2, [r3, #0]
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007dc2:	601a      	str	r2, [r3, #0]
 8007dc4:	e00d      	b.n	8007de2 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	0bdb      	lsrs	r3, r3, #15
 8007dca:	f003 0301 	and.w	r3, r3, #1
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d007      	beq.n	8007de2 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	681a      	ldr	r2, [r3, #0]
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007de0:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007de8:	b2db      	uxtb	r3, r3
 8007dea:	2b29      	cmp	r3, #41	@ 0x29
 8007dec:	d112      	bne.n	8007e14 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	2228      	movs	r2, #40	@ 0x28
 8007df2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	2221      	movs	r2, #33	@ 0x21
 8007dfa:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8007dfc:	2101      	movs	r1, #1
 8007dfe:	6878      	ldr	r0, [r7, #4]
 8007e00:	f000 fe22 	bl	8008a48 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	2200      	movs	r2, #0
 8007e08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007e0c:	6878      	ldr	r0, [r7, #4]
 8007e0e:	f7ff fd4e 	bl	80078ae <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8007e12:	e017      	b.n	8007e44 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007e1a:	b2db      	uxtb	r3, r3
 8007e1c:	2b2a      	cmp	r3, #42	@ 0x2a
 8007e1e:	d111      	bne.n	8007e44 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	2228      	movs	r2, #40	@ 0x28
 8007e24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	2222      	movs	r2, #34	@ 0x22
 8007e2c:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8007e2e:	2102      	movs	r1, #2
 8007e30:	6878      	ldr	r0, [r7, #4]
 8007e32:	f000 fe09 	bl	8008a48 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	2200      	movs	r2, #0
 8007e3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007e3e:	6878      	ldr	r0, [r7, #4]
 8007e40:	f7ff fd3f 	bl	80078c2 <HAL_I2C_SlaveRxCpltCallback>
}
 8007e44:	bf00      	nop
 8007e46:	3710      	adds	r7, #16
 8007e48:	46bd      	mov	sp, r7
 8007e4a:	bd80      	pop	{r7, pc}

08007e4c <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8007e4c:	b580      	push	{r7, lr}
 8007e4e:	b086      	sub	sp, #24
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	6078      	str	r0, [r7, #4]
 8007e54:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8007e5e:	683b      	ldr	r3, [r7, #0]
 8007e60:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e66:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007e6e:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	2220      	movs	r2, #32
 8007e76:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8007e78:	7afb      	ldrb	r3, [r7, #11]
 8007e7a:	2b21      	cmp	r3, #33	@ 0x21
 8007e7c:	d002      	beq.n	8007e84 <I2C_ITSlaveCplt+0x38>
 8007e7e:	7afb      	ldrb	r3, [r7, #11]
 8007e80:	2b29      	cmp	r3, #41	@ 0x29
 8007e82:	d108      	bne.n	8007e96 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8007e84:	f248 0101 	movw	r1, #32769	@ 0x8001
 8007e88:	6878      	ldr	r0, [r7, #4]
 8007e8a:	f000 fddd 	bl	8008a48 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	2221      	movs	r2, #33	@ 0x21
 8007e92:	631a      	str	r2, [r3, #48]	@ 0x30
 8007e94:	e019      	b.n	8007eca <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007e96:	7afb      	ldrb	r3, [r7, #11]
 8007e98:	2b22      	cmp	r3, #34	@ 0x22
 8007e9a:	d002      	beq.n	8007ea2 <I2C_ITSlaveCplt+0x56>
 8007e9c:	7afb      	ldrb	r3, [r7, #11]
 8007e9e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007ea0:	d108      	bne.n	8007eb4 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8007ea2:	f248 0102 	movw	r1, #32770	@ 0x8002
 8007ea6:	6878      	ldr	r0, [r7, #4]
 8007ea8:	f000 fdce 	bl	8008a48 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	2222      	movs	r2, #34	@ 0x22
 8007eb0:	631a      	str	r2, [r3, #48]	@ 0x30
 8007eb2:	e00a      	b.n	8007eca <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8007eb4:	7afb      	ldrb	r3, [r7, #11]
 8007eb6:	2b28      	cmp	r3, #40	@ 0x28
 8007eb8:	d107      	bne.n	8007eca <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8007eba:	f248 0103 	movw	r1, #32771	@ 0x8003
 8007ebe:	6878      	ldr	r0, [r7, #4]
 8007ec0:	f000 fdc2 	bl	8008a48 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	2200      	movs	r2, #0
 8007ec8:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	685a      	ldr	r2, [r3, #4]
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007ed8:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	6859      	ldr	r1, [r3, #4]
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681a      	ldr	r2, [r3, #0]
 8007ee4:	4b80      	ldr	r3, [pc, #512]	@ (80080e8 <I2C_ITSlaveCplt+0x29c>)
 8007ee6:	400b      	ands	r3, r1
 8007ee8:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8007eea:	6878      	ldr	r0, [r7, #4]
 8007eec:	f000 fb75 	bl	80085da <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8007ef0:	693b      	ldr	r3, [r7, #16]
 8007ef2:	0b9b      	lsrs	r3, r3, #14
 8007ef4:	f003 0301 	and.w	r3, r3, #1
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d07a      	beq.n	8007ff2 <I2C_ITSlaveCplt+0x1a6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	681a      	ldr	r2, [r3, #0]
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007f0a:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	f000 8112 	beq.w	800813a <I2C_ITSlaveCplt+0x2ee>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	4a73      	ldr	r2, [pc, #460]	@ (80080ec <I2C_ITSlaveCplt+0x2a0>)
 8007f1e:	4293      	cmp	r3, r2
 8007f20:	d059      	beq.n	8007fd6 <I2C_ITSlaveCplt+0x18a>
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	4a71      	ldr	r2, [pc, #452]	@ (80080f0 <I2C_ITSlaveCplt+0x2a4>)
 8007f2a:	4293      	cmp	r3, r2
 8007f2c:	d053      	beq.n	8007fd6 <I2C_ITSlaveCplt+0x18a>
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	4a6f      	ldr	r2, [pc, #444]	@ (80080f4 <I2C_ITSlaveCplt+0x2a8>)
 8007f36:	4293      	cmp	r3, r2
 8007f38:	d04d      	beq.n	8007fd6 <I2C_ITSlaveCplt+0x18a>
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	4a6d      	ldr	r2, [pc, #436]	@ (80080f8 <I2C_ITSlaveCplt+0x2ac>)
 8007f42:	4293      	cmp	r3, r2
 8007f44:	d047      	beq.n	8007fd6 <I2C_ITSlaveCplt+0x18a>
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	4a6b      	ldr	r2, [pc, #428]	@ (80080fc <I2C_ITSlaveCplt+0x2b0>)
 8007f4e:	4293      	cmp	r3, r2
 8007f50:	d041      	beq.n	8007fd6 <I2C_ITSlaveCplt+0x18a>
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	4a69      	ldr	r2, [pc, #420]	@ (8008100 <I2C_ITSlaveCplt+0x2b4>)
 8007f5a:	4293      	cmp	r3, r2
 8007f5c:	d03b      	beq.n	8007fd6 <I2C_ITSlaveCplt+0x18a>
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	4a67      	ldr	r2, [pc, #412]	@ (8008104 <I2C_ITSlaveCplt+0x2b8>)
 8007f66:	4293      	cmp	r3, r2
 8007f68:	d035      	beq.n	8007fd6 <I2C_ITSlaveCplt+0x18a>
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	4a65      	ldr	r2, [pc, #404]	@ (8008108 <I2C_ITSlaveCplt+0x2bc>)
 8007f72:	4293      	cmp	r3, r2
 8007f74:	d02f      	beq.n	8007fd6 <I2C_ITSlaveCplt+0x18a>
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	4a63      	ldr	r2, [pc, #396]	@ (800810c <I2C_ITSlaveCplt+0x2c0>)
 8007f7e:	4293      	cmp	r3, r2
 8007f80:	d029      	beq.n	8007fd6 <I2C_ITSlaveCplt+0x18a>
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	4a61      	ldr	r2, [pc, #388]	@ (8008110 <I2C_ITSlaveCplt+0x2c4>)
 8007f8a:	4293      	cmp	r3, r2
 8007f8c:	d023      	beq.n	8007fd6 <I2C_ITSlaveCplt+0x18a>
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	4a5f      	ldr	r2, [pc, #380]	@ (8008114 <I2C_ITSlaveCplt+0x2c8>)
 8007f96:	4293      	cmp	r3, r2
 8007f98:	d01d      	beq.n	8007fd6 <I2C_ITSlaveCplt+0x18a>
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	4a5d      	ldr	r2, [pc, #372]	@ (8008118 <I2C_ITSlaveCplt+0x2cc>)
 8007fa2:	4293      	cmp	r3, r2
 8007fa4:	d017      	beq.n	8007fd6 <I2C_ITSlaveCplt+0x18a>
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	4a5b      	ldr	r2, [pc, #364]	@ (800811c <I2C_ITSlaveCplt+0x2d0>)
 8007fae:	4293      	cmp	r3, r2
 8007fb0:	d011      	beq.n	8007fd6 <I2C_ITSlaveCplt+0x18a>
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	4a59      	ldr	r2, [pc, #356]	@ (8008120 <I2C_ITSlaveCplt+0x2d4>)
 8007fba:	4293      	cmp	r3, r2
 8007fbc:	d00b      	beq.n	8007fd6 <I2C_ITSlaveCplt+0x18a>
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	4a57      	ldr	r2, [pc, #348]	@ (8008124 <I2C_ITSlaveCplt+0x2d8>)
 8007fc6:	4293      	cmp	r3, r2
 8007fc8:	d005      	beq.n	8007fd6 <I2C_ITSlaveCplt+0x18a>
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	4a55      	ldr	r2, [pc, #340]	@ (8008128 <I2C_ITSlaveCplt+0x2dc>)
 8007fd2:	4293      	cmp	r3, r2
 8007fd4:	d105      	bne.n	8007fe2 <I2C_ITSlaveCplt+0x196>
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	685b      	ldr	r3, [r3, #4]
 8007fde:	b29b      	uxth	r3, r3
 8007fe0:	e004      	b.n	8007fec <I2C_ITSlaveCplt+0x1a0>
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	685b      	ldr	r3, [r3, #4]
 8007fea:	b29b      	uxth	r3, r3
 8007fec:	687a      	ldr	r2, [r7, #4]
 8007fee:	8553      	strh	r3, [r2, #42]	@ 0x2a
 8007ff0:	e0a3      	b.n	800813a <I2C_ITSlaveCplt+0x2ee>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8007ff2:	693b      	ldr	r3, [r7, #16]
 8007ff4:	0bdb      	lsrs	r3, r3, #15
 8007ff6:	f003 0301 	and.w	r3, r3, #1
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	f000 809d 	beq.w	800813a <I2C_ITSlaveCplt+0x2ee>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	681a      	ldr	r2, [r3, #0]
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800800e:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008014:	2b00      	cmp	r3, #0
 8008016:	f000 8090 	beq.w	800813a <I2C_ITSlaveCplt+0x2ee>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	4a32      	ldr	r2, [pc, #200]	@ (80080ec <I2C_ITSlaveCplt+0x2a0>)
 8008022:	4293      	cmp	r3, r2
 8008024:	d059      	beq.n	80080da <I2C_ITSlaveCplt+0x28e>
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	4a30      	ldr	r2, [pc, #192]	@ (80080f0 <I2C_ITSlaveCplt+0x2a4>)
 800802e:	4293      	cmp	r3, r2
 8008030:	d053      	beq.n	80080da <I2C_ITSlaveCplt+0x28e>
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	4a2e      	ldr	r2, [pc, #184]	@ (80080f4 <I2C_ITSlaveCplt+0x2a8>)
 800803a:	4293      	cmp	r3, r2
 800803c:	d04d      	beq.n	80080da <I2C_ITSlaveCplt+0x28e>
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	4a2c      	ldr	r2, [pc, #176]	@ (80080f8 <I2C_ITSlaveCplt+0x2ac>)
 8008046:	4293      	cmp	r3, r2
 8008048:	d047      	beq.n	80080da <I2C_ITSlaveCplt+0x28e>
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	4a2a      	ldr	r2, [pc, #168]	@ (80080fc <I2C_ITSlaveCplt+0x2b0>)
 8008052:	4293      	cmp	r3, r2
 8008054:	d041      	beq.n	80080da <I2C_ITSlaveCplt+0x28e>
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	4a28      	ldr	r2, [pc, #160]	@ (8008100 <I2C_ITSlaveCplt+0x2b4>)
 800805e:	4293      	cmp	r3, r2
 8008060:	d03b      	beq.n	80080da <I2C_ITSlaveCplt+0x28e>
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	4a26      	ldr	r2, [pc, #152]	@ (8008104 <I2C_ITSlaveCplt+0x2b8>)
 800806a:	4293      	cmp	r3, r2
 800806c:	d035      	beq.n	80080da <I2C_ITSlaveCplt+0x28e>
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	4a24      	ldr	r2, [pc, #144]	@ (8008108 <I2C_ITSlaveCplt+0x2bc>)
 8008076:	4293      	cmp	r3, r2
 8008078:	d02f      	beq.n	80080da <I2C_ITSlaveCplt+0x28e>
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	4a22      	ldr	r2, [pc, #136]	@ (800810c <I2C_ITSlaveCplt+0x2c0>)
 8008082:	4293      	cmp	r3, r2
 8008084:	d029      	beq.n	80080da <I2C_ITSlaveCplt+0x28e>
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	4a20      	ldr	r2, [pc, #128]	@ (8008110 <I2C_ITSlaveCplt+0x2c4>)
 800808e:	4293      	cmp	r3, r2
 8008090:	d023      	beq.n	80080da <I2C_ITSlaveCplt+0x28e>
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	4a1e      	ldr	r2, [pc, #120]	@ (8008114 <I2C_ITSlaveCplt+0x2c8>)
 800809a:	4293      	cmp	r3, r2
 800809c:	d01d      	beq.n	80080da <I2C_ITSlaveCplt+0x28e>
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	4a1c      	ldr	r2, [pc, #112]	@ (8008118 <I2C_ITSlaveCplt+0x2cc>)
 80080a6:	4293      	cmp	r3, r2
 80080a8:	d017      	beq.n	80080da <I2C_ITSlaveCplt+0x28e>
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	4a1a      	ldr	r2, [pc, #104]	@ (800811c <I2C_ITSlaveCplt+0x2d0>)
 80080b2:	4293      	cmp	r3, r2
 80080b4:	d011      	beq.n	80080da <I2C_ITSlaveCplt+0x28e>
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	4a18      	ldr	r2, [pc, #96]	@ (8008120 <I2C_ITSlaveCplt+0x2d4>)
 80080be:	4293      	cmp	r3, r2
 80080c0:	d00b      	beq.n	80080da <I2C_ITSlaveCplt+0x28e>
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	4a16      	ldr	r2, [pc, #88]	@ (8008124 <I2C_ITSlaveCplt+0x2d8>)
 80080ca:	4293      	cmp	r3, r2
 80080cc:	d005      	beq.n	80080da <I2C_ITSlaveCplt+0x28e>
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	4a14      	ldr	r2, [pc, #80]	@ (8008128 <I2C_ITSlaveCplt+0x2dc>)
 80080d6:	4293      	cmp	r3, r2
 80080d8:	d128      	bne.n	800812c <I2C_ITSlaveCplt+0x2e0>
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	685b      	ldr	r3, [r3, #4]
 80080e2:	b29b      	uxth	r3, r3
 80080e4:	e027      	b.n	8008136 <I2C_ITSlaveCplt+0x2ea>
 80080e6:	bf00      	nop
 80080e8:	fe00e800 	.word	0xfe00e800
 80080ec:	40020010 	.word	0x40020010
 80080f0:	40020028 	.word	0x40020028
 80080f4:	40020040 	.word	0x40020040
 80080f8:	40020058 	.word	0x40020058
 80080fc:	40020070 	.word	0x40020070
 8008100:	40020088 	.word	0x40020088
 8008104:	400200a0 	.word	0x400200a0
 8008108:	400200b8 	.word	0x400200b8
 800810c:	40020410 	.word	0x40020410
 8008110:	40020428 	.word	0x40020428
 8008114:	40020440 	.word	0x40020440
 8008118:	40020458 	.word	0x40020458
 800811c:	40020470 	.word	0x40020470
 8008120:	40020488 	.word	0x40020488
 8008124:	400204a0 	.word	0x400204a0
 8008128:	400204b8 	.word	0x400204b8
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	685b      	ldr	r3, [r3, #4]
 8008134:	b29b      	uxth	r3, r3
 8008136:	687a      	ldr	r2, [r7, #4]
 8008138:	8553      	strh	r3, [r2, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800813a:	697b      	ldr	r3, [r7, #20]
 800813c:	089b      	lsrs	r3, r3, #2
 800813e:	f003 0301 	and.w	r3, r3, #1
 8008142:	2b00      	cmp	r3, #0
 8008144:	d020      	beq.n	8008188 <I2C_ITSlaveCplt+0x33c>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8008146:	697b      	ldr	r3, [r7, #20]
 8008148:	f023 0304 	bic.w	r3, r3, #4
 800814c:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008158:	b2d2      	uxtb	r2, r2
 800815a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008160:	1c5a      	adds	r2, r3, #1
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800816a:	2b00      	cmp	r3, #0
 800816c:	d00c      	beq.n	8008188 <I2C_ITSlaveCplt+0x33c>
    {
      hi2c->XferSize--;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008172:	3b01      	subs	r3, #1
 8008174:	b29a      	uxth	r2, r3
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800817e:	b29b      	uxth	r3, r3
 8008180:	3b01      	subs	r3, #1
 8008182:	b29a      	uxth	r2, r3
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800818c:	b29b      	uxth	r3, r3
 800818e:	2b00      	cmp	r3, #0
 8008190:	d005      	beq.n	800819e <I2C_ITSlaveCplt+0x352>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008196:	f043 0204 	orr.w	r2, r3, #4
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800819e:	697b      	ldr	r3, [r7, #20]
 80081a0:	091b      	lsrs	r3, r3, #4
 80081a2:	f003 0301 	and.w	r3, r3, #1
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d04a      	beq.n	8008240 <I2C_ITSlaveCplt+0x3f4>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 80081aa:	693b      	ldr	r3, [r7, #16]
 80081ac:	091b      	lsrs	r3, r3, #4
 80081ae:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d044      	beq.n	8008240 <I2C_ITSlaveCplt+0x3f4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80081ba:	b29b      	uxth	r3, r3
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d128      	bne.n	8008212 <I2C_ITSlaveCplt+0x3c6>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80081c6:	b2db      	uxtb	r3, r3
 80081c8:	2b28      	cmp	r3, #40	@ 0x28
 80081ca:	d108      	bne.n	80081de <I2C_ITSlaveCplt+0x392>
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80081d2:	d104      	bne.n	80081de <I2C_ITSlaveCplt+0x392>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80081d4:	6979      	ldr	r1, [r7, #20]
 80081d6:	6878      	ldr	r0, [r7, #4]
 80081d8:	f000 f892 	bl	8008300 <I2C_ITListenCplt>
 80081dc:	e030      	b.n	8008240 <I2C_ITSlaveCplt+0x3f4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80081e4:	b2db      	uxtb	r3, r3
 80081e6:	2b29      	cmp	r3, #41	@ 0x29
 80081e8:	d10e      	bne.n	8008208 <I2C_ITSlaveCplt+0x3bc>
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80081f0:	d00a      	beq.n	8008208 <I2C_ITSlaveCplt+0x3bc>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	2210      	movs	r2, #16
 80081f8:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80081fa:	6878      	ldr	r0, [r7, #4]
 80081fc:	f000 f9ed 	bl	80085da <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8008200:	6878      	ldr	r0, [r7, #4]
 8008202:	f7ff fdc5 	bl	8007d90 <I2C_ITSlaveSeqCplt>
 8008206:	e01b      	b.n	8008240 <I2C_ITSlaveCplt+0x3f4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	2210      	movs	r2, #16
 800820e:	61da      	str	r2, [r3, #28]
 8008210:	e016      	b.n	8008240 <I2C_ITSlaveCplt+0x3f4>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	2210      	movs	r2, #16
 8008218:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800821e:	f043 0204 	orr.w	r2, r3, #4
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	2b00      	cmp	r3, #0
 800822a:	d003      	beq.n	8008234 <I2C_ITSlaveCplt+0x3e8>
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008232:	d105      	bne.n	8008240 <I2C_ITSlaveCplt+0x3f4>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008238:	4619      	mov	r1, r3
 800823a:	6878      	ldr	r0, [r7, #4]
 800823c:	f000 f8b6 	bl	80083ac <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	2200      	movs	r2, #0
 8008244:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	2200      	movs	r2, #0
 800824c:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008252:	2b00      	cmp	r3, #0
 8008254:	d010      	beq.n	8008278 <I2C_ITSlaveCplt+0x42c>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800825a:	4619      	mov	r1, r3
 800825c:	6878      	ldr	r0, [r7, #4]
 800825e:	f000 f8a5 	bl	80083ac <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008268:	b2db      	uxtb	r3, r3
 800826a:	2b28      	cmp	r3, #40	@ 0x28
 800826c:	d141      	bne.n	80082f2 <I2C_ITSlaveCplt+0x4a6>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800826e:	6979      	ldr	r1, [r7, #20]
 8008270:	6878      	ldr	r0, [r7, #4]
 8008272:	f000 f845 	bl	8008300 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008276:	e03c      	b.n	80082f2 <I2C_ITSlaveCplt+0x4a6>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800827c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008280:	d014      	beq.n	80082ac <I2C_ITSlaveCplt+0x460>
    I2C_ITSlaveSeqCplt(hi2c);
 8008282:	6878      	ldr	r0, [r7, #4]
 8008284:	f7ff fd84 	bl	8007d90 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	4a1c      	ldr	r2, [pc, #112]	@ (80082fc <I2C_ITSlaveCplt+0x4b0>)
 800828c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	2220      	movs	r2, #32
 8008292:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	2200      	movs	r2, #0
 800829a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	2200      	movs	r2, #0
 80082a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 80082a4:	6878      	ldr	r0, [r7, #4]
 80082a6:	f7ff fb24 	bl	80078f2 <HAL_I2C_ListenCpltCallback>
}
 80082aa:	e022      	b.n	80082f2 <I2C_ITSlaveCplt+0x4a6>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80082b2:	b2db      	uxtb	r3, r3
 80082b4:	2b22      	cmp	r3, #34	@ 0x22
 80082b6:	d10e      	bne.n	80082d6 <I2C_ITSlaveCplt+0x48a>
    hi2c->State = HAL_I2C_STATE_READY;
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	2220      	movs	r2, #32
 80082bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	2200      	movs	r2, #0
 80082c4:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	2200      	movs	r2, #0
 80082ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80082ce:	6878      	ldr	r0, [r7, #4]
 80082d0:	f7ff faf7 	bl	80078c2 <HAL_I2C_SlaveRxCpltCallback>
}
 80082d4:	e00d      	b.n	80082f2 <I2C_ITSlaveCplt+0x4a6>
    hi2c->State = HAL_I2C_STATE_READY;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	2220      	movs	r2, #32
 80082da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	2200      	movs	r2, #0
 80082e2:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	2200      	movs	r2, #0
 80082e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80082ec:	6878      	ldr	r0, [r7, #4]
 80082ee:	f7ff fade 	bl	80078ae <HAL_I2C_SlaveTxCpltCallback>
}
 80082f2:	bf00      	nop
 80082f4:	3718      	adds	r7, #24
 80082f6:	46bd      	mov	sp, r7
 80082f8:	bd80      	pop	{r7, pc}
 80082fa:	bf00      	nop
 80082fc:	ffff0000 	.word	0xffff0000

08008300 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8008300:	b580      	push	{r7, lr}
 8008302:	b082      	sub	sp, #8
 8008304:	af00      	add	r7, sp, #0
 8008306:	6078      	str	r0, [r7, #4]
 8008308:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	4a26      	ldr	r2, [pc, #152]	@ (80083a8 <I2C_ITListenCplt+0xa8>)
 800830e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	2200      	movs	r2, #0
 8008314:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	2220      	movs	r2, #32
 800831a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	2200      	movs	r2, #0
 8008322:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	2200      	movs	r2, #0
 800832a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800832c:	683b      	ldr	r3, [r7, #0]
 800832e:	089b      	lsrs	r3, r3, #2
 8008330:	f003 0301 	and.w	r3, r3, #1
 8008334:	2b00      	cmp	r3, #0
 8008336:	d022      	beq.n	800837e <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008342:	b2d2      	uxtb	r2, r2
 8008344:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800834a:	1c5a      	adds	r2, r3, #1
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008354:	2b00      	cmp	r3, #0
 8008356:	d012      	beq.n	800837e <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800835c:	3b01      	subs	r3, #1
 800835e:	b29a      	uxth	r2, r3
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008368:	b29b      	uxth	r3, r3
 800836a:	3b01      	subs	r3, #1
 800836c:	b29a      	uxth	r2, r3
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008376:	f043 0204 	orr.w	r2, r3, #4
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800837e:	f248 0103 	movw	r1, #32771	@ 0x8003
 8008382:	6878      	ldr	r0, [r7, #4]
 8008384:	f000 fb60 	bl	8008a48 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	2210      	movs	r2, #16
 800838e:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	2200      	movs	r2, #0
 8008394:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8008398:	6878      	ldr	r0, [r7, #4]
 800839a:	f7ff faaa 	bl	80078f2 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800839e:	bf00      	nop
 80083a0:	3708      	adds	r7, #8
 80083a2:	46bd      	mov	sp, r7
 80083a4:	bd80      	pop	{r7, pc}
 80083a6:	bf00      	nop
 80083a8:	ffff0000 	.word	0xffff0000

080083ac <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80083ac:	b580      	push	{r7, lr}
 80083ae:	b084      	sub	sp, #16
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	6078      	str	r0, [r7, #4]
 80083b4:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80083bc:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	2200      	movs	r2, #0
 80083c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	4a6d      	ldr	r2, [pc, #436]	@ (8008580 <I2C_ITError+0x1d4>)
 80083ca:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	2200      	movs	r2, #0
 80083d0:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80083d6:	683b      	ldr	r3, [r7, #0]
 80083d8:	431a      	orrs	r2, r3
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80083de:	7bfb      	ldrb	r3, [r7, #15]
 80083e0:	2b28      	cmp	r3, #40	@ 0x28
 80083e2:	d005      	beq.n	80083f0 <I2C_ITError+0x44>
 80083e4:	7bfb      	ldrb	r3, [r7, #15]
 80083e6:	2b29      	cmp	r3, #41	@ 0x29
 80083e8:	d002      	beq.n	80083f0 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 80083ea:	7bfb      	ldrb	r3, [r7, #15]
 80083ec:	2b2a      	cmp	r3, #42	@ 0x2a
 80083ee:	d10b      	bne.n	8008408 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80083f0:	2103      	movs	r1, #3
 80083f2:	6878      	ldr	r0, [r7, #4]
 80083f4:	f000 fb28 	bl	8008a48 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	2228      	movs	r2, #40	@ 0x28
 80083fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	4a60      	ldr	r2, [pc, #384]	@ (8008584 <I2C_ITError+0x1d8>)
 8008404:	635a      	str	r2, [r3, #52]	@ 0x34
 8008406:	e030      	b.n	800846a <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8008408:	f248 0103 	movw	r1, #32771	@ 0x8003
 800840c:	6878      	ldr	r0, [r7, #4]
 800840e:	f000 fb1b 	bl	8008a48 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008412:	6878      	ldr	r0, [r7, #4]
 8008414:	f000 f8e1 	bl	80085da <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800841e:	b2db      	uxtb	r3, r3
 8008420:	2b60      	cmp	r3, #96	@ 0x60
 8008422:	d01f      	beq.n	8008464 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	2220      	movs	r2, #32
 8008428:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	699b      	ldr	r3, [r3, #24]
 8008432:	f003 0320 	and.w	r3, r3, #32
 8008436:	2b20      	cmp	r3, #32
 8008438:	d114      	bne.n	8008464 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	699b      	ldr	r3, [r3, #24]
 8008440:	f003 0310 	and.w	r3, r3, #16
 8008444:	2b10      	cmp	r3, #16
 8008446:	d109      	bne.n	800845c <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	2210      	movs	r2, #16
 800844e:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008454:	f043 0204 	orr.w	r2, r3, #4
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	2220      	movs	r2, #32
 8008462:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	2200      	movs	r2, #0
 8008468:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800846e:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008474:	2b00      	cmp	r3, #0
 8008476:	d039      	beq.n	80084ec <I2C_ITError+0x140>
 8008478:	68bb      	ldr	r3, [r7, #8]
 800847a:	2b11      	cmp	r3, #17
 800847c:	d002      	beq.n	8008484 <I2C_ITError+0xd8>
 800847e:	68bb      	ldr	r3, [r7, #8]
 8008480:	2b21      	cmp	r3, #33	@ 0x21
 8008482:	d133      	bne.n	80084ec <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800848e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008492:	d107      	bne.n	80084a4 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	681a      	ldr	r2, [r3, #0]
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80084a2:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084a8:	4618      	mov	r0, r3
 80084aa:	f7fd f939 	bl	8005720 <HAL_DMA_GetState>
 80084ae:	4603      	mov	r3, r0
 80084b0:	2b01      	cmp	r3, #1
 80084b2:	d017      	beq.n	80084e4 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084b8:	4a33      	ldr	r2, [pc, #204]	@ (8008588 <I2C_ITError+0x1dc>)
 80084ba:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	2200      	movs	r2, #0
 80084c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084c8:	4618      	mov	r0, r3
 80084ca:	f7fb ffb9 	bl	8004440 <HAL_DMA_Abort_IT>
 80084ce:	4603      	mov	r3, r0
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d04d      	beq.n	8008570 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80084da:	687a      	ldr	r2, [r7, #4]
 80084dc:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80084de:	4610      	mov	r0, r2
 80084e0:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80084e2:	e045      	b.n	8008570 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80084e4:	6878      	ldr	r0, [r7, #4]
 80084e6:	f000 f851 	bl	800858c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80084ea:	e041      	b.n	8008570 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d039      	beq.n	8008568 <I2C_ITError+0x1bc>
 80084f4:	68bb      	ldr	r3, [r7, #8]
 80084f6:	2b12      	cmp	r3, #18
 80084f8:	d002      	beq.n	8008500 <I2C_ITError+0x154>
 80084fa:	68bb      	ldr	r3, [r7, #8]
 80084fc:	2b22      	cmp	r3, #34	@ 0x22
 80084fe:	d133      	bne.n	8008568 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800850a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800850e:	d107      	bne.n	8008520 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	681a      	ldr	r2, [r3, #0]
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800851e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008524:	4618      	mov	r0, r3
 8008526:	f7fd f8fb 	bl	8005720 <HAL_DMA_GetState>
 800852a:	4603      	mov	r3, r0
 800852c:	2b01      	cmp	r3, #1
 800852e:	d017      	beq.n	8008560 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008534:	4a14      	ldr	r2, [pc, #80]	@ (8008588 <I2C_ITError+0x1dc>)
 8008536:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	2200      	movs	r2, #0
 800853c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008544:	4618      	mov	r0, r3
 8008546:	f7fb ff7b 	bl	8004440 <HAL_DMA_Abort_IT>
 800854a:	4603      	mov	r3, r0
 800854c:	2b00      	cmp	r3, #0
 800854e:	d011      	beq.n	8008574 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008554:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008556:	687a      	ldr	r2, [r7, #4]
 8008558:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800855a:	4610      	mov	r0, r2
 800855c:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800855e:	e009      	b.n	8008574 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8008560:	6878      	ldr	r0, [r7, #4]
 8008562:	f000 f813 	bl	800858c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008566:	e005      	b.n	8008574 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8008568:	6878      	ldr	r0, [r7, #4]
 800856a:	f000 f80f 	bl	800858c <I2C_TreatErrorCallback>
  }
}
 800856e:	e002      	b.n	8008576 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8008570:	bf00      	nop
 8008572:	e000      	b.n	8008576 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008574:	bf00      	nop
}
 8008576:	bf00      	nop
 8008578:	3710      	adds	r7, #16
 800857a:	46bd      	mov	sp, r7
 800857c:	bd80      	pop	{r7, pc}
 800857e:	bf00      	nop
 8008580:	ffff0000 	.word	0xffff0000
 8008584:	0800792f 	.word	0x0800792f
 8008588:	08008623 	.word	0x08008623

0800858c <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800858c:	b580      	push	{r7, lr}
 800858e:	b082      	sub	sp, #8
 8008590:	af00      	add	r7, sp, #0
 8008592:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800859a:	b2db      	uxtb	r3, r3
 800859c:	2b60      	cmp	r3, #96	@ 0x60
 800859e:	d10e      	bne.n	80085be <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	2220      	movs	r2, #32
 80085a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	2200      	movs	r2, #0
 80085ac:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	2200      	movs	r2, #0
 80085b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80085b6:	6878      	ldr	r0, [r7, #4]
 80085b8:	f7ff f9af 	bl	800791a <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80085bc:	e009      	b.n	80085d2 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	2200      	movs	r2, #0
 80085c2:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	2200      	movs	r2, #0
 80085c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 80085cc:	6878      	ldr	r0, [r7, #4]
 80085ce:	f7ff f99a 	bl	8007906 <HAL_I2C_ErrorCallback>
}
 80085d2:	bf00      	nop
 80085d4:	3708      	adds	r7, #8
 80085d6:	46bd      	mov	sp, r7
 80085d8:	bd80      	pop	{r7, pc}

080085da <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80085da:	b480      	push	{r7}
 80085dc:	b083      	sub	sp, #12
 80085de:	af00      	add	r7, sp, #0
 80085e0:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	699b      	ldr	r3, [r3, #24]
 80085e8:	f003 0302 	and.w	r3, r3, #2
 80085ec:	2b02      	cmp	r3, #2
 80085ee:	d103      	bne.n	80085f8 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	2200      	movs	r2, #0
 80085f6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	699b      	ldr	r3, [r3, #24]
 80085fe:	f003 0301 	and.w	r3, r3, #1
 8008602:	2b01      	cmp	r3, #1
 8008604:	d007      	beq.n	8008616 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	699a      	ldr	r2, [r3, #24]
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	f042 0201 	orr.w	r2, r2, #1
 8008614:	619a      	str	r2, [r3, #24]
  }
}
 8008616:	bf00      	nop
 8008618:	370c      	adds	r7, #12
 800861a:	46bd      	mov	sp, r7
 800861c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008620:	4770      	bx	lr

08008622 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8008622:	b580      	push	{r7, lr}
 8008624:	b084      	sub	sp, #16
 8008626:	af00      	add	r7, sp, #0
 8008628:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800862e:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008634:	2b00      	cmp	r3, #0
 8008636:	d003      	beq.n	8008640 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800863c:	2200      	movs	r2, #0
 800863e:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008644:	2b00      	cmp	r3, #0
 8008646:	d003      	beq.n	8008650 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800864c:	2200      	movs	r2, #0
 800864e:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 8008650:	68f8      	ldr	r0, [r7, #12]
 8008652:	f7ff ff9b 	bl	800858c <I2C_TreatErrorCallback>
}
 8008656:	bf00      	nop
 8008658:	3710      	adds	r7, #16
 800865a:	46bd      	mov	sp, r7
 800865c:	bd80      	pop	{r7, pc}

0800865e <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800865e:	b580      	push	{r7, lr}
 8008660:	b084      	sub	sp, #16
 8008662:	af00      	add	r7, sp, #0
 8008664:	60f8      	str	r0, [r7, #12]
 8008666:	60b9      	str	r1, [r7, #8]
 8008668:	603b      	str	r3, [r7, #0]
 800866a:	4613      	mov	r3, r2
 800866c:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800866e:	e03b      	b.n	80086e8 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008670:	69ba      	ldr	r2, [r7, #24]
 8008672:	6839      	ldr	r1, [r7, #0]
 8008674:	68f8      	ldr	r0, [r7, #12]
 8008676:	f000 f8d5 	bl	8008824 <I2C_IsErrorOccurred>
 800867a:	4603      	mov	r3, r0
 800867c:	2b00      	cmp	r3, #0
 800867e:	d001      	beq.n	8008684 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8008680:	2301      	movs	r3, #1
 8008682:	e041      	b.n	8008708 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008684:	683b      	ldr	r3, [r7, #0]
 8008686:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800868a:	d02d      	beq.n	80086e8 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800868c:	f7fa fcc2 	bl	8003014 <HAL_GetTick>
 8008690:	4602      	mov	r2, r0
 8008692:	69bb      	ldr	r3, [r7, #24]
 8008694:	1ad3      	subs	r3, r2, r3
 8008696:	683a      	ldr	r2, [r7, #0]
 8008698:	429a      	cmp	r2, r3
 800869a:	d302      	bcc.n	80086a2 <I2C_WaitOnFlagUntilTimeout+0x44>
 800869c:	683b      	ldr	r3, [r7, #0]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d122      	bne.n	80086e8 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	699a      	ldr	r2, [r3, #24]
 80086a8:	68bb      	ldr	r3, [r7, #8]
 80086aa:	4013      	ands	r3, r2
 80086ac:	68ba      	ldr	r2, [r7, #8]
 80086ae:	429a      	cmp	r2, r3
 80086b0:	bf0c      	ite	eq
 80086b2:	2301      	moveq	r3, #1
 80086b4:	2300      	movne	r3, #0
 80086b6:	b2db      	uxtb	r3, r3
 80086b8:	461a      	mov	r2, r3
 80086ba:	79fb      	ldrb	r3, [r7, #7]
 80086bc:	429a      	cmp	r2, r3
 80086be:	d113      	bne.n	80086e8 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80086c4:	f043 0220 	orr.w	r2, r3, #32
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	2220      	movs	r2, #32
 80086d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	2200      	movs	r2, #0
 80086d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	2200      	movs	r2, #0
 80086e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80086e4:	2301      	movs	r3, #1
 80086e6:	e00f      	b.n	8008708 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	699a      	ldr	r2, [r3, #24]
 80086ee:	68bb      	ldr	r3, [r7, #8]
 80086f0:	4013      	ands	r3, r2
 80086f2:	68ba      	ldr	r2, [r7, #8]
 80086f4:	429a      	cmp	r2, r3
 80086f6:	bf0c      	ite	eq
 80086f8:	2301      	moveq	r3, #1
 80086fa:	2300      	movne	r3, #0
 80086fc:	b2db      	uxtb	r3, r3
 80086fe:	461a      	mov	r2, r3
 8008700:	79fb      	ldrb	r3, [r7, #7]
 8008702:	429a      	cmp	r2, r3
 8008704:	d0b4      	beq.n	8008670 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008706:	2300      	movs	r3, #0
}
 8008708:	4618      	mov	r0, r3
 800870a:	3710      	adds	r7, #16
 800870c:	46bd      	mov	sp, r7
 800870e:	bd80      	pop	{r7, pc}

08008710 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008710:	b580      	push	{r7, lr}
 8008712:	b084      	sub	sp, #16
 8008714:	af00      	add	r7, sp, #0
 8008716:	60f8      	str	r0, [r7, #12]
 8008718:	60b9      	str	r1, [r7, #8]
 800871a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800871c:	e033      	b.n	8008786 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800871e:	687a      	ldr	r2, [r7, #4]
 8008720:	68b9      	ldr	r1, [r7, #8]
 8008722:	68f8      	ldr	r0, [r7, #12]
 8008724:	f000 f87e 	bl	8008824 <I2C_IsErrorOccurred>
 8008728:	4603      	mov	r3, r0
 800872a:	2b00      	cmp	r3, #0
 800872c:	d001      	beq.n	8008732 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800872e:	2301      	movs	r3, #1
 8008730:	e031      	b.n	8008796 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008732:	68bb      	ldr	r3, [r7, #8]
 8008734:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008738:	d025      	beq.n	8008786 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800873a:	f7fa fc6b 	bl	8003014 <HAL_GetTick>
 800873e:	4602      	mov	r2, r0
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	1ad3      	subs	r3, r2, r3
 8008744:	68ba      	ldr	r2, [r7, #8]
 8008746:	429a      	cmp	r2, r3
 8008748:	d302      	bcc.n	8008750 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800874a:	68bb      	ldr	r3, [r7, #8]
 800874c:	2b00      	cmp	r3, #0
 800874e:	d11a      	bne.n	8008786 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	699b      	ldr	r3, [r3, #24]
 8008756:	f003 0302 	and.w	r3, r3, #2
 800875a:	2b02      	cmp	r3, #2
 800875c:	d013      	beq.n	8008786 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008762:	f043 0220 	orr.w	r2, r3, #32
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	2220      	movs	r2, #32
 800876e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	2200      	movs	r2, #0
 8008776:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	2200      	movs	r2, #0
 800877e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008782:	2301      	movs	r3, #1
 8008784:	e007      	b.n	8008796 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	699b      	ldr	r3, [r3, #24]
 800878c:	f003 0302 	and.w	r3, r3, #2
 8008790:	2b02      	cmp	r3, #2
 8008792:	d1c4      	bne.n	800871e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8008794:	2300      	movs	r3, #0
}
 8008796:	4618      	mov	r0, r3
 8008798:	3710      	adds	r7, #16
 800879a:	46bd      	mov	sp, r7
 800879c:	bd80      	pop	{r7, pc}

0800879e <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800879e:	b580      	push	{r7, lr}
 80087a0:	b084      	sub	sp, #16
 80087a2:	af00      	add	r7, sp, #0
 80087a4:	60f8      	str	r0, [r7, #12]
 80087a6:	60b9      	str	r1, [r7, #8]
 80087a8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80087aa:	e02f      	b.n	800880c <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80087ac:	687a      	ldr	r2, [r7, #4]
 80087ae:	68b9      	ldr	r1, [r7, #8]
 80087b0:	68f8      	ldr	r0, [r7, #12]
 80087b2:	f000 f837 	bl	8008824 <I2C_IsErrorOccurred>
 80087b6:	4603      	mov	r3, r0
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d001      	beq.n	80087c0 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80087bc:	2301      	movs	r3, #1
 80087be:	e02d      	b.n	800881c <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80087c0:	f7fa fc28 	bl	8003014 <HAL_GetTick>
 80087c4:	4602      	mov	r2, r0
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	1ad3      	subs	r3, r2, r3
 80087ca:	68ba      	ldr	r2, [r7, #8]
 80087cc:	429a      	cmp	r2, r3
 80087ce:	d302      	bcc.n	80087d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80087d0:	68bb      	ldr	r3, [r7, #8]
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d11a      	bne.n	800880c <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	699b      	ldr	r3, [r3, #24]
 80087dc:	f003 0320 	and.w	r3, r3, #32
 80087e0:	2b20      	cmp	r3, #32
 80087e2:	d013      	beq.n	800880c <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80087e8:	f043 0220 	orr.w	r2, r3, #32
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	2220      	movs	r2, #32
 80087f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	2200      	movs	r2, #0
 80087fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	2200      	movs	r2, #0
 8008804:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8008808:	2301      	movs	r3, #1
 800880a:	e007      	b.n	800881c <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	699b      	ldr	r3, [r3, #24]
 8008812:	f003 0320 	and.w	r3, r3, #32
 8008816:	2b20      	cmp	r3, #32
 8008818:	d1c8      	bne.n	80087ac <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800881a:	2300      	movs	r3, #0
}
 800881c:	4618      	mov	r0, r3
 800881e:	3710      	adds	r7, #16
 8008820:	46bd      	mov	sp, r7
 8008822:	bd80      	pop	{r7, pc}

08008824 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008824:	b580      	push	{r7, lr}
 8008826:	b08a      	sub	sp, #40	@ 0x28
 8008828:	af00      	add	r7, sp, #0
 800882a:	60f8      	str	r0, [r7, #12]
 800882c:	60b9      	str	r1, [r7, #8]
 800882e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008830:	2300      	movs	r3, #0
 8008832:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	699b      	ldr	r3, [r3, #24]
 800883c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800883e:	2300      	movs	r3, #0
 8008840:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8008846:	69bb      	ldr	r3, [r7, #24]
 8008848:	f003 0310 	and.w	r3, r3, #16
 800884c:	2b00      	cmp	r3, #0
 800884e:	d068      	beq.n	8008922 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	2210      	movs	r2, #16
 8008856:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008858:	e049      	b.n	80088ee <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800885a:	68bb      	ldr	r3, [r7, #8]
 800885c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008860:	d045      	beq.n	80088ee <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8008862:	f7fa fbd7 	bl	8003014 <HAL_GetTick>
 8008866:	4602      	mov	r2, r0
 8008868:	69fb      	ldr	r3, [r7, #28]
 800886a:	1ad3      	subs	r3, r2, r3
 800886c:	68ba      	ldr	r2, [r7, #8]
 800886e:	429a      	cmp	r2, r3
 8008870:	d302      	bcc.n	8008878 <I2C_IsErrorOccurred+0x54>
 8008872:	68bb      	ldr	r3, [r7, #8]
 8008874:	2b00      	cmp	r3, #0
 8008876:	d13a      	bne.n	80088ee <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	685b      	ldr	r3, [r3, #4]
 800887e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008882:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800888a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	699b      	ldr	r3, [r3, #24]
 8008892:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008896:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800889a:	d121      	bne.n	80088e0 <I2C_IsErrorOccurred+0xbc>
 800889c:	697b      	ldr	r3, [r7, #20]
 800889e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80088a2:	d01d      	beq.n	80088e0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80088a4:	7cfb      	ldrb	r3, [r7, #19]
 80088a6:	2b20      	cmp	r3, #32
 80088a8:	d01a      	beq.n	80088e0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	685a      	ldr	r2, [r3, #4]
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80088b8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80088ba:	f7fa fbab 	bl	8003014 <HAL_GetTick>
 80088be:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80088c0:	e00e      	b.n	80088e0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80088c2:	f7fa fba7 	bl	8003014 <HAL_GetTick>
 80088c6:	4602      	mov	r2, r0
 80088c8:	69fb      	ldr	r3, [r7, #28]
 80088ca:	1ad3      	subs	r3, r2, r3
 80088cc:	2b19      	cmp	r3, #25
 80088ce:	d907      	bls.n	80088e0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80088d0:	6a3b      	ldr	r3, [r7, #32]
 80088d2:	f043 0320 	orr.w	r3, r3, #32
 80088d6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80088d8:	2301      	movs	r3, #1
 80088da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80088de:	e006      	b.n	80088ee <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	699b      	ldr	r3, [r3, #24]
 80088e6:	f003 0320 	and.w	r3, r3, #32
 80088ea:	2b20      	cmp	r3, #32
 80088ec:	d1e9      	bne.n	80088c2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	699b      	ldr	r3, [r3, #24]
 80088f4:	f003 0320 	and.w	r3, r3, #32
 80088f8:	2b20      	cmp	r3, #32
 80088fa:	d003      	beq.n	8008904 <I2C_IsErrorOccurred+0xe0>
 80088fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008900:	2b00      	cmp	r3, #0
 8008902:	d0aa      	beq.n	800885a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8008904:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008908:	2b00      	cmp	r3, #0
 800890a:	d103      	bne.n	8008914 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	2220      	movs	r2, #32
 8008912:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8008914:	6a3b      	ldr	r3, [r7, #32]
 8008916:	f043 0304 	orr.w	r3, r3, #4
 800891a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800891c:	2301      	movs	r3, #1
 800891e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	699b      	ldr	r3, [r3, #24]
 8008928:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800892a:	69bb      	ldr	r3, [r7, #24]
 800892c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008930:	2b00      	cmp	r3, #0
 8008932:	d00b      	beq.n	800894c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8008934:	6a3b      	ldr	r3, [r7, #32]
 8008936:	f043 0301 	orr.w	r3, r3, #1
 800893a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008944:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008946:	2301      	movs	r3, #1
 8008948:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800894c:	69bb      	ldr	r3, [r7, #24]
 800894e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008952:	2b00      	cmp	r3, #0
 8008954:	d00b      	beq.n	800896e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8008956:	6a3b      	ldr	r3, [r7, #32]
 8008958:	f043 0308 	orr.w	r3, r3, #8
 800895c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8008966:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008968:	2301      	movs	r3, #1
 800896a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800896e:	69bb      	ldr	r3, [r7, #24]
 8008970:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008974:	2b00      	cmp	r3, #0
 8008976:	d00b      	beq.n	8008990 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8008978:	6a3b      	ldr	r3, [r7, #32]
 800897a:	f043 0302 	orr.w	r3, r3, #2
 800897e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008988:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800898a:	2301      	movs	r3, #1
 800898c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8008990:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008994:	2b00      	cmp	r3, #0
 8008996:	d01c      	beq.n	80089d2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008998:	68f8      	ldr	r0, [r7, #12]
 800899a:	f7ff fe1e 	bl	80085da <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	6859      	ldr	r1, [r3, #4]
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	681a      	ldr	r2, [r3, #0]
 80089a8:	4b0d      	ldr	r3, [pc, #52]	@ (80089e0 <I2C_IsErrorOccurred+0x1bc>)
 80089aa:	400b      	ands	r3, r1
 80089ac:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80089b2:	6a3b      	ldr	r3, [r7, #32]
 80089b4:	431a      	orrs	r2, r3
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	2220      	movs	r2, #32
 80089be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	2200      	movs	r2, #0
 80089c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	2200      	movs	r2, #0
 80089ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80089d2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80089d6:	4618      	mov	r0, r3
 80089d8:	3728      	adds	r7, #40	@ 0x28
 80089da:	46bd      	mov	sp, r7
 80089dc:	bd80      	pop	{r7, pc}
 80089de:	bf00      	nop
 80089e0:	fe00e800 	.word	0xfe00e800

080089e4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80089e4:	b480      	push	{r7}
 80089e6:	b087      	sub	sp, #28
 80089e8:	af00      	add	r7, sp, #0
 80089ea:	60f8      	str	r0, [r7, #12]
 80089ec:	607b      	str	r3, [r7, #4]
 80089ee:	460b      	mov	r3, r1
 80089f0:	817b      	strh	r3, [r7, #10]
 80089f2:	4613      	mov	r3, r2
 80089f4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80089f6:	897b      	ldrh	r3, [r7, #10]
 80089f8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80089fc:	7a7b      	ldrb	r3, [r7, #9]
 80089fe:	041b      	lsls	r3, r3, #16
 8008a00:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008a04:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008a0a:	6a3b      	ldr	r3, [r7, #32]
 8008a0c:	4313      	orrs	r3, r2
 8008a0e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008a12:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	685a      	ldr	r2, [r3, #4]
 8008a1a:	6a3b      	ldr	r3, [r7, #32]
 8008a1c:	0d5b      	lsrs	r3, r3, #21
 8008a1e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8008a22:	4b08      	ldr	r3, [pc, #32]	@ (8008a44 <I2C_TransferConfig+0x60>)
 8008a24:	430b      	orrs	r3, r1
 8008a26:	43db      	mvns	r3, r3
 8008a28:	ea02 0103 	and.w	r1, r2, r3
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	697a      	ldr	r2, [r7, #20]
 8008a32:	430a      	orrs	r2, r1
 8008a34:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8008a36:	bf00      	nop
 8008a38:	371c      	adds	r7, #28
 8008a3a:	46bd      	mov	sp, r7
 8008a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a40:	4770      	bx	lr
 8008a42:	bf00      	nop
 8008a44:	03ff63ff 	.word	0x03ff63ff

08008a48 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8008a48:	b480      	push	{r7}
 8008a4a:	b085      	sub	sp, #20
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	6078      	str	r0, [r7, #4]
 8008a50:	460b      	mov	r3, r1
 8008a52:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8008a54:	2300      	movs	r3, #0
 8008a56:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8008a58:	887b      	ldrh	r3, [r7, #2]
 8008a5a:	f003 0301 	and.w	r3, r3, #1
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d00f      	beq.n	8008a82 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8008a68:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008a70:	b2db      	uxtb	r3, r3
 8008a72:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8008a76:	2b28      	cmp	r3, #40	@ 0x28
 8008a78:	d003      	beq.n	8008a82 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8008a80:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8008a82:	887b      	ldrh	r3, [r7, #2]
 8008a84:	f003 0302 	and.w	r3, r3, #2
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d00f      	beq.n	8008aac <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8008a92:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008a9a:	b2db      	uxtb	r3, r3
 8008a9c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8008aa0:	2b28      	cmp	r3, #40	@ 0x28
 8008aa2:	d003      	beq.n	8008aac <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8008aaa:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8008aac:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	da03      	bge.n	8008abc <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8008aba:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8008abc:	887b      	ldrh	r3, [r7, #2]
 8008abe:	2b10      	cmp	r3, #16
 8008ac0:	d103      	bne.n	8008aca <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8008ac8:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8008aca:	887b      	ldrh	r3, [r7, #2]
 8008acc:	2b20      	cmp	r3, #32
 8008ace:	d103      	bne.n	8008ad8 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	f043 0320 	orr.w	r3, r3, #32
 8008ad6:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8008ad8:	887b      	ldrh	r3, [r7, #2]
 8008ada:	2b40      	cmp	r3, #64	@ 0x40
 8008adc:	d103      	bne.n	8008ae6 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008ae4:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	6819      	ldr	r1, [r3, #0]
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	43da      	mvns	r2, r3
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	400a      	ands	r2, r1
 8008af6:	601a      	str	r2, [r3, #0]
}
 8008af8:	bf00      	nop
 8008afa:	3714      	adds	r7, #20
 8008afc:	46bd      	mov	sp, r7
 8008afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b02:	4770      	bx	lr

08008b04 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008b04:	b480      	push	{r7}
 8008b06:	b083      	sub	sp, #12
 8008b08:	af00      	add	r7, sp, #0
 8008b0a:	6078      	str	r0, [r7, #4]
 8008b0c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008b14:	b2db      	uxtb	r3, r3
 8008b16:	2b20      	cmp	r3, #32
 8008b18:	d138      	bne.n	8008b8c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008b20:	2b01      	cmp	r3, #1
 8008b22:	d101      	bne.n	8008b28 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8008b24:	2302      	movs	r3, #2
 8008b26:	e032      	b.n	8008b8e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	2201      	movs	r2, #1
 8008b2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	2224      	movs	r2, #36	@ 0x24
 8008b34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	681a      	ldr	r2, [r3, #0]
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	f022 0201 	bic.w	r2, r2, #1
 8008b46:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	681a      	ldr	r2, [r3, #0]
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008b56:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	6819      	ldr	r1, [r3, #0]
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	683a      	ldr	r2, [r7, #0]
 8008b64:	430a      	orrs	r2, r1
 8008b66:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	681a      	ldr	r2, [r3, #0]
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	f042 0201 	orr.w	r2, r2, #1
 8008b76:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	2220      	movs	r2, #32
 8008b7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	2200      	movs	r2, #0
 8008b84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008b88:	2300      	movs	r3, #0
 8008b8a:	e000      	b.n	8008b8e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008b8c:	2302      	movs	r3, #2
  }
}
 8008b8e:	4618      	mov	r0, r3
 8008b90:	370c      	adds	r7, #12
 8008b92:	46bd      	mov	sp, r7
 8008b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b98:	4770      	bx	lr

08008b9a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8008b9a:	b480      	push	{r7}
 8008b9c:	b085      	sub	sp, #20
 8008b9e:	af00      	add	r7, sp, #0
 8008ba0:	6078      	str	r0, [r7, #4]
 8008ba2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008baa:	b2db      	uxtb	r3, r3
 8008bac:	2b20      	cmp	r3, #32
 8008bae:	d139      	bne.n	8008c24 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008bb6:	2b01      	cmp	r3, #1
 8008bb8:	d101      	bne.n	8008bbe <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8008bba:	2302      	movs	r3, #2
 8008bbc:	e033      	b.n	8008c26 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	2201      	movs	r2, #1
 8008bc2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	2224      	movs	r2, #36	@ 0x24
 8008bca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	681a      	ldr	r2, [r3, #0]
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	f022 0201 	bic.w	r2, r2, #1
 8008bdc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8008bec:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8008bee:	683b      	ldr	r3, [r7, #0]
 8008bf0:	021b      	lsls	r3, r3, #8
 8008bf2:	68fa      	ldr	r2, [r7, #12]
 8008bf4:	4313      	orrs	r3, r2
 8008bf6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	68fa      	ldr	r2, [r7, #12]
 8008bfe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	681a      	ldr	r2, [r3, #0]
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	f042 0201 	orr.w	r2, r2, #1
 8008c0e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	2220      	movs	r2, #32
 8008c14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	2200      	movs	r2, #0
 8008c1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008c20:	2300      	movs	r3, #0
 8008c22:	e000      	b.n	8008c26 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8008c24:	2302      	movs	r3, #2
  }
}
 8008c26:	4618      	mov	r0, r3
 8008c28:	3714      	adds	r7, #20
 8008c2a:	46bd      	mov	sp, r7
 8008c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c30:	4770      	bx	lr
	...

08008c34 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8008c34:	b580      	push	{r7, lr}
 8008c36:	b084      	sub	sp, #16
 8008c38:	af00      	add	r7, sp, #0
 8008c3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8008c3c:	4b19      	ldr	r3, [pc, #100]	@ (8008ca4 <HAL_PWREx_ConfigSupply+0x70>)
 8008c3e:	68db      	ldr	r3, [r3, #12]
 8008c40:	f003 0304 	and.w	r3, r3, #4
 8008c44:	2b04      	cmp	r3, #4
 8008c46:	d00a      	beq.n	8008c5e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8008c48:	4b16      	ldr	r3, [pc, #88]	@ (8008ca4 <HAL_PWREx_ConfigSupply+0x70>)
 8008c4a:	68db      	ldr	r3, [r3, #12]
 8008c4c:	f003 0307 	and.w	r3, r3, #7
 8008c50:	687a      	ldr	r2, [r7, #4]
 8008c52:	429a      	cmp	r2, r3
 8008c54:	d001      	beq.n	8008c5a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8008c56:	2301      	movs	r3, #1
 8008c58:	e01f      	b.n	8008c9a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8008c5a:	2300      	movs	r3, #0
 8008c5c:	e01d      	b.n	8008c9a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8008c5e:	4b11      	ldr	r3, [pc, #68]	@ (8008ca4 <HAL_PWREx_ConfigSupply+0x70>)
 8008c60:	68db      	ldr	r3, [r3, #12]
 8008c62:	f023 0207 	bic.w	r2, r3, #7
 8008c66:	490f      	ldr	r1, [pc, #60]	@ (8008ca4 <HAL_PWREx_ConfigSupply+0x70>)
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	4313      	orrs	r3, r2
 8008c6c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8008c6e:	f7fa f9d1 	bl	8003014 <HAL_GetTick>
 8008c72:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8008c74:	e009      	b.n	8008c8a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8008c76:	f7fa f9cd 	bl	8003014 <HAL_GetTick>
 8008c7a:	4602      	mov	r2, r0
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	1ad3      	subs	r3, r2, r3
 8008c80:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008c84:	d901      	bls.n	8008c8a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8008c86:	2301      	movs	r3, #1
 8008c88:	e007      	b.n	8008c9a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8008c8a:	4b06      	ldr	r3, [pc, #24]	@ (8008ca4 <HAL_PWREx_ConfigSupply+0x70>)
 8008c8c:	685b      	ldr	r3, [r3, #4]
 8008c8e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008c92:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008c96:	d1ee      	bne.n	8008c76 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8008c98:	2300      	movs	r3, #0
}
 8008c9a:	4618      	mov	r0, r3
 8008c9c:	3710      	adds	r7, #16
 8008c9e:	46bd      	mov	sp, r7
 8008ca0:	bd80      	pop	{r7, pc}
 8008ca2:	bf00      	nop
 8008ca4:	58024800 	.word	0x58024800

08008ca8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008ca8:	b580      	push	{r7, lr}
 8008caa:	b08c      	sub	sp, #48	@ 0x30
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d102      	bne.n	8008cbc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8008cb6:	2301      	movs	r3, #1
 8008cb8:	f000 bc48 	b.w	800954c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	f003 0301 	and.w	r3, r3, #1
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	f000 8088 	beq.w	8008dda <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008cca:	4b99      	ldr	r3, [pc, #612]	@ (8008f30 <HAL_RCC_OscConfig+0x288>)
 8008ccc:	691b      	ldr	r3, [r3, #16]
 8008cce:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008cd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008cd4:	4b96      	ldr	r3, [pc, #600]	@ (8008f30 <HAL_RCC_OscConfig+0x288>)
 8008cd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008cd8:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8008cda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008cdc:	2b10      	cmp	r3, #16
 8008cde:	d007      	beq.n	8008cf0 <HAL_RCC_OscConfig+0x48>
 8008ce0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ce2:	2b18      	cmp	r3, #24
 8008ce4:	d111      	bne.n	8008d0a <HAL_RCC_OscConfig+0x62>
 8008ce6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ce8:	f003 0303 	and.w	r3, r3, #3
 8008cec:	2b02      	cmp	r3, #2
 8008cee:	d10c      	bne.n	8008d0a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008cf0:	4b8f      	ldr	r3, [pc, #572]	@ (8008f30 <HAL_RCC_OscConfig+0x288>)
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d06d      	beq.n	8008dd8 <HAL_RCC_OscConfig+0x130>
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	685b      	ldr	r3, [r3, #4]
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d169      	bne.n	8008dd8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8008d04:	2301      	movs	r3, #1
 8008d06:	f000 bc21 	b.w	800954c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	685b      	ldr	r3, [r3, #4]
 8008d0e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008d12:	d106      	bne.n	8008d22 <HAL_RCC_OscConfig+0x7a>
 8008d14:	4b86      	ldr	r3, [pc, #536]	@ (8008f30 <HAL_RCC_OscConfig+0x288>)
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	4a85      	ldr	r2, [pc, #532]	@ (8008f30 <HAL_RCC_OscConfig+0x288>)
 8008d1a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008d1e:	6013      	str	r3, [r2, #0]
 8008d20:	e02e      	b.n	8008d80 <HAL_RCC_OscConfig+0xd8>
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	685b      	ldr	r3, [r3, #4]
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d10c      	bne.n	8008d44 <HAL_RCC_OscConfig+0x9c>
 8008d2a:	4b81      	ldr	r3, [pc, #516]	@ (8008f30 <HAL_RCC_OscConfig+0x288>)
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	4a80      	ldr	r2, [pc, #512]	@ (8008f30 <HAL_RCC_OscConfig+0x288>)
 8008d30:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008d34:	6013      	str	r3, [r2, #0]
 8008d36:	4b7e      	ldr	r3, [pc, #504]	@ (8008f30 <HAL_RCC_OscConfig+0x288>)
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	4a7d      	ldr	r2, [pc, #500]	@ (8008f30 <HAL_RCC_OscConfig+0x288>)
 8008d3c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008d40:	6013      	str	r3, [r2, #0]
 8008d42:	e01d      	b.n	8008d80 <HAL_RCC_OscConfig+0xd8>
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	685b      	ldr	r3, [r3, #4]
 8008d48:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008d4c:	d10c      	bne.n	8008d68 <HAL_RCC_OscConfig+0xc0>
 8008d4e:	4b78      	ldr	r3, [pc, #480]	@ (8008f30 <HAL_RCC_OscConfig+0x288>)
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	4a77      	ldr	r2, [pc, #476]	@ (8008f30 <HAL_RCC_OscConfig+0x288>)
 8008d54:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008d58:	6013      	str	r3, [r2, #0]
 8008d5a:	4b75      	ldr	r3, [pc, #468]	@ (8008f30 <HAL_RCC_OscConfig+0x288>)
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	4a74      	ldr	r2, [pc, #464]	@ (8008f30 <HAL_RCC_OscConfig+0x288>)
 8008d60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008d64:	6013      	str	r3, [r2, #0]
 8008d66:	e00b      	b.n	8008d80 <HAL_RCC_OscConfig+0xd8>
 8008d68:	4b71      	ldr	r3, [pc, #452]	@ (8008f30 <HAL_RCC_OscConfig+0x288>)
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	4a70      	ldr	r2, [pc, #448]	@ (8008f30 <HAL_RCC_OscConfig+0x288>)
 8008d6e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008d72:	6013      	str	r3, [r2, #0]
 8008d74:	4b6e      	ldr	r3, [pc, #440]	@ (8008f30 <HAL_RCC_OscConfig+0x288>)
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	4a6d      	ldr	r2, [pc, #436]	@ (8008f30 <HAL_RCC_OscConfig+0x288>)
 8008d7a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008d7e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	685b      	ldr	r3, [r3, #4]
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d013      	beq.n	8008db0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008d88:	f7fa f944 	bl	8003014 <HAL_GetTick>
 8008d8c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008d8e:	e008      	b.n	8008da2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008d90:	f7fa f940 	bl	8003014 <HAL_GetTick>
 8008d94:	4602      	mov	r2, r0
 8008d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d98:	1ad3      	subs	r3, r2, r3
 8008d9a:	2b64      	cmp	r3, #100	@ 0x64
 8008d9c:	d901      	bls.n	8008da2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008d9e:	2303      	movs	r3, #3
 8008da0:	e3d4      	b.n	800954c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008da2:	4b63      	ldr	r3, [pc, #396]	@ (8008f30 <HAL_RCC_OscConfig+0x288>)
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d0f0      	beq.n	8008d90 <HAL_RCC_OscConfig+0xe8>
 8008dae:	e014      	b.n	8008dda <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008db0:	f7fa f930 	bl	8003014 <HAL_GetTick>
 8008db4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8008db6:	e008      	b.n	8008dca <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008db8:	f7fa f92c 	bl	8003014 <HAL_GetTick>
 8008dbc:	4602      	mov	r2, r0
 8008dbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dc0:	1ad3      	subs	r3, r2, r3
 8008dc2:	2b64      	cmp	r3, #100	@ 0x64
 8008dc4:	d901      	bls.n	8008dca <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8008dc6:	2303      	movs	r3, #3
 8008dc8:	e3c0      	b.n	800954c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8008dca:	4b59      	ldr	r3, [pc, #356]	@ (8008f30 <HAL_RCC_OscConfig+0x288>)
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d1f0      	bne.n	8008db8 <HAL_RCC_OscConfig+0x110>
 8008dd6:	e000      	b.n	8008dda <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008dd8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	f003 0302 	and.w	r3, r3, #2
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	f000 80ca 	beq.w	8008f7c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008de8:	4b51      	ldr	r3, [pc, #324]	@ (8008f30 <HAL_RCC_OscConfig+0x288>)
 8008dea:	691b      	ldr	r3, [r3, #16]
 8008dec:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008df0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008df2:	4b4f      	ldr	r3, [pc, #316]	@ (8008f30 <HAL_RCC_OscConfig+0x288>)
 8008df4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008df6:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8008df8:	6a3b      	ldr	r3, [r7, #32]
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d007      	beq.n	8008e0e <HAL_RCC_OscConfig+0x166>
 8008dfe:	6a3b      	ldr	r3, [r7, #32]
 8008e00:	2b18      	cmp	r3, #24
 8008e02:	d156      	bne.n	8008eb2 <HAL_RCC_OscConfig+0x20a>
 8008e04:	69fb      	ldr	r3, [r7, #28]
 8008e06:	f003 0303 	and.w	r3, r3, #3
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d151      	bne.n	8008eb2 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008e0e:	4b48      	ldr	r3, [pc, #288]	@ (8008f30 <HAL_RCC_OscConfig+0x288>)
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	f003 0304 	and.w	r3, r3, #4
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d005      	beq.n	8008e26 <HAL_RCC_OscConfig+0x17e>
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	68db      	ldr	r3, [r3, #12]
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d101      	bne.n	8008e26 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8008e22:	2301      	movs	r3, #1
 8008e24:	e392      	b.n	800954c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8008e26:	4b42      	ldr	r3, [pc, #264]	@ (8008f30 <HAL_RCC_OscConfig+0x288>)
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	f023 0219 	bic.w	r2, r3, #25
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	68db      	ldr	r3, [r3, #12]
 8008e32:	493f      	ldr	r1, [pc, #252]	@ (8008f30 <HAL_RCC_OscConfig+0x288>)
 8008e34:	4313      	orrs	r3, r2
 8008e36:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008e38:	f7fa f8ec 	bl	8003014 <HAL_GetTick>
 8008e3c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008e3e:	e008      	b.n	8008e52 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008e40:	f7fa f8e8 	bl	8003014 <HAL_GetTick>
 8008e44:	4602      	mov	r2, r0
 8008e46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e48:	1ad3      	subs	r3, r2, r3
 8008e4a:	2b02      	cmp	r3, #2
 8008e4c:	d901      	bls.n	8008e52 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8008e4e:	2303      	movs	r3, #3
 8008e50:	e37c      	b.n	800954c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008e52:	4b37      	ldr	r3, [pc, #220]	@ (8008f30 <HAL_RCC_OscConfig+0x288>)
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	f003 0304 	and.w	r3, r3, #4
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d0f0      	beq.n	8008e40 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008e5e:	f7fa f909 	bl	8003074 <HAL_GetREVID>
 8008e62:	4603      	mov	r3, r0
 8008e64:	f241 0203 	movw	r2, #4099	@ 0x1003
 8008e68:	4293      	cmp	r3, r2
 8008e6a:	d817      	bhi.n	8008e9c <HAL_RCC_OscConfig+0x1f4>
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	691b      	ldr	r3, [r3, #16]
 8008e70:	2b40      	cmp	r3, #64	@ 0x40
 8008e72:	d108      	bne.n	8008e86 <HAL_RCC_OscConfig+0x1de>
 8008e74:	4b2e      	ldr	r3, [pc, #184]	@ (8008f30 <HAL_RCC_OscConfig+0x288>)
 8008e76:	685b      	ldr	r3, [r3, #4]
 8008e78:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8008e7c:	4a2c      	ldr	r2, [pc, #176]	@ (8008f30 <HAL_RCC_OscConfig+0x288>)
 8008e7e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008e82:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008e84:	e07a      	b.n	8008f7c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008e86:	4b2a      	ldr	r3, [pc, #168]	@ (8008f30 <HAL_RCC_OscConfig+0x288>)
 8008e88:	685b      	ldr	r3, [r3, #4]
 8008e8a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	691b      	ldr	r3, [r3, #16]
 8008e92:	031b      	lsls	r3, r3, #12
 8008e94:	4926      	ldr	r1, [pc, #152]	@ (8008f30 <HAL_RCC_OscConfig+0x288>)
 8008e96:	4313      	orrs	r3, r2
 8008e98:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008e9a:	e06f      	b.n	8008f7c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008e9c:	4b24      	ldr	r3, [pc, #144]	@ (8008f30 <HAL_RCC_OscConfig+0x288>)
 8008e9e:	685b      	ldr	r3, [r3, #4]
 8008ea0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	691b      	ldr	r3, [r3, #16]
 8008ea8:	061b      	lsls	r3, r3, #24
 8008eaa:	4921      	ldr	r1, [pc, #132]	@ (8008f30 <HAL_RCC_OscConfig+0x288>)
 8008eac:	4313      	orrs	r3, r2
 8008eae:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008eb0:	e064      	b.n	8008f7c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	68db      	ldr	r3, [r3, #12]
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d047      	beq.n	8008f4a <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8008eba:	4b1d      	ldr	r3, [pc, #116]	@ (8008f30 <HAL_RCC_OscConfig+0x288>)
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	f023 0219 	bic.w	r2, r3, #25
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	68db      	ldr	r3, [r3, #12]
 8008ec6:	491a      	ldr	r1, [pc, #104]	@ (8008f30 <HAL_RCC_OscConfig+0x288>)
 8008ec8:	4313      	orrs	r3, r2
 8008eca:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008ecc:	f7fa f8a2 	bl	8003014 <HAL_GetTick>
 8008ed0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008ed2:	e008      	b.n	8008ee6 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008ed4:	f7fa f89e 	bl	8003014 <HAL_GetTick>
 8008ed8:	4602      	mov	r2, r0
 8008eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008edc:	1ad3      	subs	r3, r2, r3
 8008ede:	2b02      	cmp	r3, #2
 8008ee0:	d901      	bls.n	8008ee6 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8008ee2:	2303      	movs	r3, #3
 8008ee4:	e332      	b.n	800954c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008ee6:	4b12      	ldr	r3, [pc, #72]	@ (8008f30 <HAL_RCC_OscConfig+0x288>)
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	f003 0304 	and.w	r3, r3, #4
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d0f0      	beq.n	8008ed4 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008ef2:	f7fa f8bf 	bl	8003074 <HAL_GetREVID>
 8008ef6:	4603      	mov	r3, r0
 8008ef8:	f241 0203 	movw	r2, #4099	@ 0x1003
 8008efc:	4293      	cmp	r3, r2
 8008efe:	d819      	bhi.n	8008f34 <HAL_RCC_OscConfig+0x28c>
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	691b      	ldr	r3, [r3, #16]
 8008f04:	2b40      	cmp	r3, #64	@ 0x40
 8008f06:	d108      	bne.n	8008f1a <HAL_RCC_OscConfig+0x272>
 8008f08:	4b09      	ldr	r3, [pc, #36]	@ (8008f30 <HAL_RCC_OscConfig+0x288>)
 8008f0a:	685b      	ldr	r3, [r3, #4]
 8008f0c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8008f10:	4a07      	ldr	r2, [pc, #28]	@ (8008f30 <HAL_RCC_OscConfig+0x288>)
 8008f12:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008f16:	6053      	str	r3, [r2, #4]
 8008f18:	e030      	b.n	8008f7c <HAL_RCC_OscConfig+0x2d4>
 8008f1a:	4b05      	ldr	r3, [pc, #20]	@ (8008f30 <HAL_RCC_OscConfig+0x288>)
 8008f1c:	685b      	ldr	r3, [r3, #4]
 8008f1e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	691b      	ldr	r3, [r3, #16]
 8008f26:	031b      	lsls	r3, r3, #12
 8008f28:	4901      	ldr	r1, [pc, #4]	@ (8008f30 <HAL_RCC_OscConfig+0x288>)
 8008f2a:	4313      	orrs	r3, r2
 8008f2c:	604b      	str	r3, [r1, #4]
 8008f2e:	e025      	b.n	8008f7c <HAL_RCC_OscConfig+0x2d4>
 8008f30:	58024400 	.word	0x58024400
 8008f34:	4b9a      	ldr	r3, [pc, #616]	@ (80091a0 <HAL_RCC_OscConfig+0x4f8>)
 8008f36:	685b      	ldr	r3, [r3, #4]
 8008f38:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	691b      	ldr	r3, [r3, #16]
 8008f40:	061b      	lsls	r3, r3, #24
 8008f42:	4997      	ldr	r1, [pc, #604]	@ (80091a0 <HAL_RCC_OscConfig+0x4f8>)
 8008f44:	4313      	orrs	r3, r2
 8008f46:	604b      	str	r3, [r1, #4]
 8008f48:	e018      	b.n	8008f7c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008f4a:	4b95      	ldr	r3, [pc, #596]	@ (80091a0 <HAL_RCC_OscConfig+0x4f8>)
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	4a94      	ldr	r2, [pc, #592]	@ (80091a0 <HAL_RCC_OscConfig+0x4f8>)
 8008f50:	f023 0301 	bic.w	r3, r3, #1
 8008f54:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008f56:	f7fa f85d 	bl	8003014 <HAL_GetTick>
 8008f5a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008f5c:	e008      	b.n	8008f70 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008f5e:	f7fa f859 	bl	8003014 <HAL_GetTick>
 8008f62:	4602      	mov	r2, r0
 8008f64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f66:	1ad3      	subs	r3, r2, r3
 8008f68:	2b02      	cmp	r3, #2
 8008f6a:	d901      	bls.n	8008f70 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8008f6c:	2303      	movs	r3, #3
 8008f6e:	e2ed      	b.n	800954c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008f70:	4b8b      	ldr	r3, [pc, #556]	@ (80091a0 <HAL_RCC_OscConfig+0x4f8>)
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	f003 0304 	and.w	r3, r3, #4
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d1f0      	bne.n	8008f5e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	f003 0310 	and.w	r3, r3, #16
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	f000 80a9 	beq.w	80090dc <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008f8a:	4b85      	ldr	r3, [pc, #532]	@ (80091a0 <HAL_RCC_OscConfig+0x4f8>)
 8008f8c:	691b      	ldr	r3, [r3, #16]
 8008f8e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008f92:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008f94:	4b82      	ldr	r3, [pc, #520]	@ (80091a0 <HAL_RCC_OscConfig+0x4f8>)
 8008f96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f98:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8008f9a:	69bb      	ldr	r3, [r7, #24]
 8008f9c:	2b08      	cmp	r3, #8
 8008f9e:	d007      	beq.n	8008fb0 <HAL_RCC_OscConfig+0x308>
 8008fa0:	69bb      	ldr	r3, [r7, #24]
 8008fa2:	2b18      	cmp	r3, #24
 8008fa4:	d13a      	bne.n	800901c <HAL_RCC_OscConfig+0x374>
 8008fa6:	697b      	ldr	r3, [r7, #20]
 8008fa8:	f003 0303 	and.w	r3, r3, #3
 8008fac:	2b01      	cmp	r3, #1
 8008fae:	d135      	bne.n	800901c <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008fb0:	4b7b      	ldr	r3, [pc, #492]	@ (80091a0 <HAL_RCC_OscConfig+0x4f8>)
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d005      	beq.n	8008fc8 <HAL_RCC_OscConfig+0x320>
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	69db      	ldr	r3, [r3, #28]
 8008fc0:	2b80      	cmp	r3, #128	@ 0x80
 8008fc2:	d001      	beq.n	8008fc8 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8008fc4:	2301      	movs	r3, #1
 8008fc6:	e2c1      	b.n	800954c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008fc8:	f7fa f854 	bl	8003074 <HAL_GetREVID>
 8008fcc:	4603      	mov	r3, r0
 8008fce:	f241 0203 	movw	r2, #4099	@ 0x1003
 8008fd2:	4293      	cmp	r3, r2
 8008fd4:	d817      	bhi.n	8009006 <HAL_RCC_OscConfig+0x35e>
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	6a1b      	ldr	r3, [r3, #32]
 8008fda:	2b20      	cmp	r3, #32
 8008fdc:	d108      	bne.n	8008ff0 <HAL_RCC_OscConfig+0x348>
 8008fde:	4b70      	ldr	r3, [pc, #448]	@ (80091a0 <HAL_RCC_OscConfig+0x4f8>)
 8008fe0:	685b      	ldr	r3, [r3, #4]
 8008fe2:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8008fe6:	4a6e      	ldr	r2, [pc, #440]	@ (80091a0 <HAL_RCC_OscConfig+0x4f8>)
 8008fe8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008fec:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008fee:	e075      	b.n	80090dc <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008ff0:	4b6b      	ldr	r3, [pc, #428]	@ (80091a0 <HAL_RCC_OscConfig+0x4f8>)
 8008ff2:	685b      	ldr	r3, [r3, #4]
 8008ff4:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	6a1b      	ldr	r3, [r3, #32]
 8008ffc:	069b      	lsls	r3, r3, #26
 8008ffe:	4968      	ldr	r1, [pc, #416]	@ (80091a0 <HAL_RCC_OscConfig+0x4f8>)
 8009000:	4313      	orrs	r3, r2
 8009002:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009004:	e06a      	b.n	80090dc <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009006:	4b66      	ldr	r3, [pc, #408]	@ (80091a0 <HAL_RCC_OscConfig+0x4f8>)
 8009008:	68db      	ldr	r3, [r3, #12]
 800900a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	6a1b      	ldr	r3, [r3, #32]
 8009012:	061b      	lsls	r3, r3, #24
 8009014:	4962      	ldr	r1, [pc, #392]	@ (80091a0 <HAL_RCC_OscConfig+0x4f8>)
 8009016:	4313      	orrs	r3, r2
 8009018:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800901a:	e05f      	b.n	80090dc <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	69db      	ldr	r3, [r3, #28]
 8009020:	2b00      	cmp	r3, #0
 8009022:	d042      	beq.n	80090aa <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8009024:	4b5e      	ldr	r3, [pc, #376]	@ (80091a0 <HAL_RCC_OscConfig+0x4f8>)
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	4a5d      	ldr	r2, [pc, #372]	@ (80091a0 <HAL_RCC_OscConfig+0x4f8>)
 800902a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800902e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009030:	f7f9 fff0 	bl	8003014 <HAL_GetTick>
 8009034:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009036:	e008      	b.n	800904a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8009038:	f7f9 ffec 	bl	8003014 <HAL_GetTick>
 800903c:	4602      	mov	r2, r0
 800903e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009040:	1ad3      	subs	r3, r2, r3
 8009042:	2b02      	cmp	r3, #2
 8009044:	d901      	bls.n	800904a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8009046:	2303      	movs	r3, #3
 8009048:	e280      	b.n	800954c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800904a:	4b55      	ldr	r3, [pc, #340]	@ (80091a0 <HAL_RCC_OscConfig+0x4f8>)
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009052:	2b00      	cmp	r3, #0
 8009054:	d0f0      	beq.n	8009038 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009056:	f7fa f80d 	bl	8003074 <HAL_GetREVID>
 800905a:	4603      	mov	r3, r0
 800905c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8009060:	4293      	cmp	r3, r2
 8009062:	d817      	bhi.n	8009094 <HAL_RCC_OscConfig+0x3ec>
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	6a1b      	ldr	r3, [r3, #32]
 8009068:	2b20      	cmp	r3, #32
 800906a:	d108      	bne.n	800907e <HAL_RCC_OscConfig+0x3d6>
 800906c:	4b4c      	ldr	r3, [pc, #304]	@ (80091a0 <HAL_RCC_OscConfig+0x4f8>)
 800906e:	685b      	ldr	r3, [r3, #4]
 8009070:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8009074:	4a4a      	ldr	r2, [pc, #296]	@ (80091a0 <HAL_RCC_OscConfig+0x4f8>)
 8009076:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800907a:	6053      	str	r3, [r2, #4]
 800907c:	e02e      	b.n	80090dc <HAL_RCC_OscConfig+0x434>
 800907e:	4b48      	ldr	r3, [pc, #288]	@ (80091a0 <HAL_RCC_OscConfig+0x4f8>)
 8009080:	685b      	ldr	r3, [r3, #4]
 8009082:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	6a1b      	ldr	r3, [r3, #32]
 800908a:	069b      	lsls	r3, r3, #26
 800908c:	4944      	ldr	r1, [pc, #272]	@ (80091a0 <HAL_RCC_OscConfig+0x4f8>)
 800908e:	4313      	orrs	r3, r2
 8009090:	604b      	str	r3, [r1, #4]
 8009092:	e023      	b.n	80090dc <HAL_RCC_OscConfig+0x434>
 8009094:	4b42      	ldr	r3, [pc, #264]	@ (80091a0 <HAL_RCC_OscConfig+0x4f8>)
 8009096:	68db      	ldr	r3, [r3, #12]
 8009098:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	6a1b      	ldr	r3, [r3, #32]
 80090a0:	061b      	lsls	r3, r3, #24
 80090a2:	493f      	ldr	r1, [pc, #252]	@ (80091a0 <HAL_RCC_OscConfig+0x4f8>)
 80090a4:	4313      	orrs	r3, r2
 80090a6:	60cb      	str	r3, [r1, #12]
 80090a8:	e018      	b.n	80090dc <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80090aa:	4b3d      	ldr	r3, [pc, #244]	@ (80091a0 <HAL_RCC_OscConfig+0x4f8>)
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	4a3c      	ldr	r2, [pc, #240]	@ (80091a0 <HAL_RCC_OscConfig+0x4f8>)
 80090b0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80090b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80090b6:	f7f9 ffad 	bl	8003014 <HAL_GetTick>
 80090ba:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80090bc:	e008      	b.n	80090d0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80090be:	f7f9 ffa9 	bl	8003014 <HAL_GetTick>
 80090c2:	4602      	mov	r2, r0
 80090c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090c6:	1ad3      	subs	r3, r2, r3
 80090c8:	2b02      	cmp	r3, #2
 80090ca:	d901      	bls.n	80090d0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80090cc:	2303      	movs	r3, #3
 80090ce:	e23d      	b.n	800954c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80090d0:	4b33      	ldr	r3, [pc, #204]	@ (80091a0 <HAL_RCC_OscConfig+0x4f8>)
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d1f0      	bne.n	80090be <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	f003 0308 	and.w	r3, r3, #8
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d036      	beq.n	8009156 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	695b      	ldr	r3, [r3, #20]
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d019      	beq.n	8009124 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80090f0:	4b2b      	ldr	r3, [pc, #172]	@ (80091a0 <HAL_RCC_OscConfig+0x4f8>)
 80090f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80090f4:	4a2a      	ldr	r2, [pc, #168]	@ (80091a0 <HAL_RCC_OscConfig+0x4f8>)
 80090f6:	f043 0301 	orr.w	r3, r3, #1
 80090fa:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80090fc:	f7f9 ff8a 	bl	8003014 <HAL_GetTick>
 8009100:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8009102:	e008      	b.n	8009116 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009104:	f7f9 ff86 	bl	8003014 <HAL_GetTick>
 8009108:	4602      	mov	r2, r0
 800910a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800910c:	1ad3      	subs	r3, r2, r3
 800910e:	2b02      	cmp	r3, #2
 8009110:	d901      	bls.n	8009116 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8009112:	2303      	movs	r3, #3
 8009114:	e21a      	b.n	800954c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8009116:	4b22      	ldr	r3, [pc, #136]	@ (80091a0 <HAL_RCC_OscConfig+0x4f8>)
 8009118:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800911a:	f003 0302 	and.w	r3, r3, #2
 800911e:	2b00      	cmp	r3, #0
 8009120:	d0f0      	beq.n	8009104 <HAL_RCC_OscConfig+0x45c>
 8009122:	e018      	b.n	8009156 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009124:	4b1e      	ldr	r3, [pc, #120]	@ (80091a0 <HAL_RCC_OscConfig+0x4f8>)
 8009126:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009128:	4a1d      	ldr	r2, [pc, #116]	@ (80091a0 <HAL_RCC_OscConfig+0x4f8>)
 800912a:	f023 0301 	bic.w	r3, r3, #1
 800912e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009130:	f7f9 ff70 	bl	8003014 <HAL_GetTick>
 8009134:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8009136:	e008      	b.n	800914a <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009138:	f7f9 ff6c 	bl	8003014 <HAL_GetTick>
 800913c:	4602      	mov	r2, r0
 800913e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009140:	1ad3      	subs	r3, r2, r3
 8009142:	2b02      	cmp	r3, #2
 8009144:	d901      	bls.n	800914a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8009146:	2303      	movs	r3, #3
 8009148:	e200      	b.n	800954c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800914a:	4b15      	ldr	r3, [pc, #84]	@ (80091a0 <HAL_RCC_OscConfig+0x4f8>)
 800914c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800914e:	f003 0302 	and.w	r3, r3, #2
 8009152:	2b00      	cmp	r3, #0
 8009154:	d1f0      	bne.n	8009138 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	f003 0320 	and.w	r3, r3, #32
 800915e:	2b00      	cmp	r3, #0
 8009160:	d039      	beq.n	80091d6 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	699b      	ldr	r3, [r3, #24]
 8009166:	2b00      	cmp	r3, #0
 8009168:	d01c      	beq.n	80091a4 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800916a:	4b0d      	ldr	r3, [pc, #52]	@ (80091a0 <HAL_RCC_OscConfig+0x4f8>)
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	4a0c      	ldr	r2, [pc, #48]	@ (80091a0 <HAL_RCC_OscConfig+0x4f8>)
 8009170:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8009174:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8009176:	f7f9 ff4d 	bl	8003014 <HAL_GetTick>
 800917a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800917c:	e008      	b.n	8009190 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800917e:	f7f9 ff49 	bl	8003014 <HAL_GetTick>
 8009182:	4602      	mov	r2, r0
 8009184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009186:	1ad3      	subs	r3, r2, r3
 8009188:	2b02      	cmp	r3, #2
 800918a:	d901      	bls.n	8009190 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800918c:	2303      	movs	r3, #3
 800918e:	e1dd      	b.n	800954c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8009190:	4b03      	ldr	r3, [pc, #12]	@ (80091a0 <HAL_RCC_OscConfig+0x4f8>)
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009198:	2b00      	cmp	r3, #0
 800919a:	d0f0      	beq.n	800917e <HAL_RCC_OscConfig+0x4d6>
 800919c:	e01b      	b.n	80091d6 <HAL_RCC_OscConfig+0x52e>
 800919e:	bf00      	nop
 80091a0:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80091a4:	4b9b      	ldr	r3, [pc, #620]	@ (8009414 <HAL_RCC_OscConfig+0x76c>)
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	4a9a      	ldr	r2, [pc, #616]	@ (8009414 <HAL_RCC_OscConfig+0x76c>)
 80091aa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80091ae:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80091b0:	f7f9 ff30 	bl	8003014 <HAL_GetTick>
 80091b4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80091b6:	e008      	b.n	80091ca <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80091b8:	f7f9 ff2c 	bl	8003014 <HAL_GetTick>
 80091bc:	4602      	mov	r2, r0
 80091be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091c0:	1ad3      	subs	r3, r2, r3
 80091c2:	2b02      	cmp	r3, #2
 80091c4:	d901      	bls.n	80091ca <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80091c6:	2303      	movs	r3, #3
 80091c8:	e1c0      	b.n	800954c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80091ca:	4b92      	ldr	r3, [pc, #584]	@ (8009414 <HAL_RCC_OscConfig+0x76c>)
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d1f0      	bne.n	80091b8 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	f003 0304 	and.w	r3, r3, #4
 80091de:	2b00      	cmp	r3, #0
 80091e0:	f000 8081 	beq.w	80092e6 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80091e4:	4b8c      	ldr	r3, [pc, #560]	@ (8009418 <HAL_RCC_OscConfig+0x770>)
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	4a8b      	ldr	r2, [pc, #556]	@ (8009418 <HAL_RCC_OscConfig+0x770>)
 80091ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80091ee:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80091f0:	f7f9 ff10 	bl	8003014 <HAL_GetTick>
 80091f4:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80091f6:	e008      	b.n	800920a <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80091f8:	f7f9 ff0c 	bl	8003014 <HAL_GetTick>
 80091fc:	4602      	mov	r2, r0
 80091fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009200:	1ad3      	subs	r3, r2, r3
 8009202:	2b64      	cmp	r3, #100	@ 0x64
 8009204:	d901      	bls.n	800920a <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8009206:	2303      	movs	r3, #3
 8009208:	e1a0      	b.n	800954c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800920a:	4b83      	ldr	r3, [pc, #524]	@ (8009418 <HAL_RCC_OscConfig+0x770>)
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009212:	2b00      	cmp	r3, #0
 8009214:	d0f0      	beq.n	80091f8 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	689b      	ldr	r3, [r3, #8]
 800921a:	2b01      	cmp	r3, #1
 800921c:	d106      	bne.n	800922c <HAL_RCC_OscConfig+0x584>
 800921e:	4b7d      	ldr	r3, [pc, #500]	@ (8009414 <HAL_RCC_OscConfig+0x76c>)
 8009220:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009222:	4a7c      	ldr	r2, [pc, #496]	@ (8009414 <HAL_RCC_OscConfig+0x76c>)
 8009224:	f043 0301 	orr.w	r3, r3, #1
 8009228:	6713      	str	r3, [r2, #112]	@ 0x70
 800922a:	e02d      	b.n	8009288 <HAL_RCC_OscConfig+0x5e0>
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	689b      	ldr	r3, [r3, #8]
 8009230:	2b00      	cmp	r3, #0
 8009232:	d10c      	bne.n	800924e <HAL_RCC_OscConfig+0x5a6>
 8009234:	4b77      	ldr	r3, [pc, #476]	@ (8009414 <HAL_RCC_OscConfig+0x76c>)
 8009236:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009238:	4a76      	ldr	r2, [pc, #472]	@ (8009414 <HAL_RCC_OscConfig+0x76c>)
 800923a:	f023 0301 	bic.w	r3, r3, #1
 800923e:	6713      	str	r3, [r2, #112]	@ 0x70
 8009240:	4b74      	ldr	r3, [pc, #464]	@ (8009414 <HAL_RCC_OscConfig+0x76c>)
 8009242:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009244:	4a73      	ldr	r2, [pc, #460]	@ (8009414 <HAL_RCC_OscConfig+0x76c>)
 8009246:	f023 0304 	bic.w	r3, r3, #4
 800924a:	6713      	str	r3, [r2, #112]	@ 0x70
 800924c:	e01c      	b.n	8009288 <HAL_RCC_OscConfig+0x5e0>
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	689b      	ldr	r3, [r3, #8]
 8009252:	2b05      	cmp	r3, #5
 8009254:	d10c      	bne.n	8009270 <HAL_RCC_OscConfig+0x5c8>
 8009256:	4b6f      	ldr	r3, [pc, #444]	@ (8009414 <HAL_RCC_OscConfig+0x76c>)
 8009258:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800925a:	4a6e      	ldr	r2, [pc, #440]	@ (8009414 <HAL_RCC_OscConfig+0x76c>)
 800925c:	f043 0304 	orr.w	r3, r3, #4
 8009260:	6713      	str	r3, [r2, #112]	@ 0x70
 8009262:	4b6c      	ldr	r3, [pc, #432]	@ (8009414 <HAL_RCC_OscConfig+0x76c>)
 8009264:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009266:	4a6b      	ldr	r2, [pc, #428]	@ (8009414 <HAL_RCC_OscConfig+0x76c>)
 8009268:	f043 0301 	orr.w	r3, r3, #1
 800926c:	6713      	str	r3, [r2, #112]	@ 0x70
 800926e:	e00b      	b.n	8009288 <HAL_RCC_OscConfig+0x5e0>
 8009270:	4b68      	ldr	r3, [pc, #416]	@ (8009414 <HAL_RCC_OscConfig+0x76c>)
 8009272:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009274:	4a67      	ldr	r2, [pc, #412]	@ (8009414 <HAL_RCC_OscConfig+0x76c>)
 8009276:	f023 0301 	bic.w	r3, r3, #1
 800927a:	6713      	str	r3, [r2, #112]	@ 0x70
 800927c:	4b65      	ldr	r3, [pc, #404]	@ (8009414 <HAL_RCC_OscConfig+0x76c>)
 800927e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009280:	4a64      	ldr	r2, [pc, #400]	@ (8009414 <HAL_RCC_OscConfig+0x76c>)
 8009282:	f023 0304 	bic.w	r3, r3, #4
 8009286:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	689b      	ldr	r3, [r3, #8]
 800928c:	2b00      	cmp	r3, #0
 800928e:	d015      	beq.n	80092bc <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009290:	f7f9 fec0 	bl	8003014 <HAL_GetTick>
 8009294:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009296:	e00a      	b.n	80092ae <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009298:	f7f9 febc 	bl	8003014 <HAL_GetTick>
 800929c:	4602      	mov	r2, r0
 800929e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092a0:	1ad3      	subs	r3, r2, r3
 80092a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80092a6:	4293      	cmp	r3, r2
 80092a8:	d901      	bls.n	80092ae <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80092aa:	2303      	movs	r3, #3
 80092ac:	e14e      	b.n	800954c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80092ae:	4b59      	ldr	r3, [pc, #356]	@ (8009414 <HAL_RCC_OscConfig+0x76c>)
 80092b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80092b2:	f003 0302 	and.w	r3, r3, #2
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d0ee      	beq.n	8009298 <HAL_RCC_OscConfig+0x5f0>
 80092ba:	e014      	b.n	80092e6 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80092bc:	f7f9 feaa 	bl	8003014 <HAL_GetTick>
 80092c0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80092c2:	e00a      	b.n	80092da <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80092c4:	f7f9 fea6 	bl	8003014 <HAL_GetTick>
 80092c8:	4602      	mov	r2, r0
 80092ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092cc:	1ad3      	subs	r3, r2, r3
 80092ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80092d2:	4293      	cmp	r3, r2
 80092d4:	d901      	bls.n	80092da <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80092d6:	2303      	movs	r3, #3
 80092d8:	e138      	b.n	800954c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80092da:	4b4e      	ldr	r3, [pc, #312]	@ (8009414 <HAL_RCC_OscConfig+0x76c>)
 80092dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80092de:	f003 0302 	and.w	r3, r3, #2
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d1ee      	bne.n	80092c4 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	f000 812d 	beq.w	800954a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80092f0:	4b48      	ldr	r3, [pc, #288]	@ (8009414 <HAL_RCC_OscConfig+0x76c>)
 80092f2:	691b      	ldr	r3, [r3, #16]
 80092f4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80092f8:	2b18      	cmp	r3, #24
 80092fa:	f000 80bd 	beq.w	8009478 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009302:	2b02      	cmp	r3, #2
 8009304:	f040 809e 	bne.w	8009444 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009308:	4b42      	ldr	r3, [pc, #264]	@ (8009414 <HAL_RCC_OscConfig+0x76c>)
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	4a41      	ldr	r2, [pc, #260]	@ (8009414 <HAL_RCC_OscConfig+0x76c>)
 800930e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009312:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009314:	f7f9 fe7e 	bl	8003014 <HAL_GetTick>
 8009318:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800931a:	e008      	b.n	800932e <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800931c:	f7f9 fe7a 	bl	8003014 <HAL_GetTick>
 8009320:	4602      	mov	r2, r0
 8009322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009324:	1ad3      	subs	r3, r2, r3
 8009326:	2b02      	cmp	r3, #2
 8009328:	d901      	bls.n	800932e <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800932a:	2303      	movs	r3, #3
 800932c:	e10e      	b.n	800954c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800932e:	4b39      	ldr	r3, [pc, #228]	@ (8009414 <HAL_RCC_OscConfig+0x76c>)
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009336:	2b00      	cmp	r3, #0
 8009338:	d1f0      	bne.n	800931c <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800933a:	4b36      	ldr	r3, [pc, #216]	@ (8009414 <HAL_RCC_OscConfig+0x76c>)
 800933c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800933e:	4b37      	ldr	r3, [pc, #220]	@ (800941c <HAL_RCC_OscConfig+0x774>)
 8009340:	4013      	ands	r3, r2
 8009342:	687a      	ldr	r2, [r7, #4]
 8009344:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8009346:	687a      	ldr	r2, [r7, #4]
 8009348:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800934a:	0112      	lsls	r2, r2, #4
 800934c:	430a      	orrs	r2, r1
 800934e:	4931      	ldr	r1, [pc, #196]	@ (8009414 <HAL_RCC_OscConfig+0x76c>)
 8009350:	4313      	orrs	r3, r2
 8009352:	628b      	str	r3, [r1, #40]	@ 0x28
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009358:	3b01      	subs	r3, #1
 800935a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009362:	3b01      	subs	r3, #1
 8009364:	025b      	lsls	r3, r3, #9
 8009366:	b29b      	uxth	r3, r3
 8009368:	431a      	orrs	r2, r3
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800936e:	3b01      	subs	r3, #1
 8009370:	041b      	lsls	r3, r3, #16
 8009372:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8009376:	431a      	orrs	r2, r3
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800937c:	3b01      	subs	r3, #1
 800937e:	061b      	lsls	r3, r3, #24
 8009380:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009384:	4923      	ldr	r1, [pc, #140]	@ (8009414 <HAL_RCC_OscConfig+0x76c>)
 8009386:	4313      	orrs	r3, r2
 8009388:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800938a:	4b22      	ldr	r3, [pc, #136]	@ (8009414 <HAL_RCC_OscConfig+0x76c>)
 800938c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800938e:	4a21      	ldr	r2, [pc, #132]	@ (8009414 <HAL_RCC_OscConfig+0x76c>)
 8009390:	f023 0301 	bic.w	r3, r3, #1
 8009394:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8009396:	4b1f      	ldr	r3, [pc, #124]	@ (8009414 <HAL_RCC_OscConfig+0x76c>)
 8009398:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800939a:	4b21      	ldr	r3, [pc, #132]	@ (8009420 <HAL_RCC_OscConfig+0x778>)
 800939c:	4013      	ands	r3, r2
 800939e:	687a      	ldr	r2, [r7, #4]
 80093a0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80093a2:	00d2      	lsls	r2, r2, #3
 80093a4:	491b      	ldr	r1, [pc, #108]	@ (8009414 <HAL_RCC_OscConfig+0x76c>)
 80093a6:	4313      	orrs	r3, r2
 80093a8:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80093aa:	4b1a      	ldr	r3, [pc, #104]	@ (8009414 <HAL_RCC_OscConfig+0x76c>)
 80093ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093ae:	f023 020c 	bic.w	r2, r3, #12
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093b6:	4917      	ldr	r1, [pc, #92]	@ (8009414 <HAL_RCC_OscConfig+0x76c>)
 80093b8:	4313      	orrs	r3, r2
 80093ba:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80093bc:	4b15      	ldr	r3, [pc, #84]	@ (8009414 <HAL_RCC_OscConfig+0x76c>)
 80093be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093c0:	f023 0202 	bic.w	r2, r3, #2
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093c8:	4912      	ldr	r1, [pc, #72]	@ (8009414 <HAL_RCC_OscConfig+0x76c>)
 80093ca:	4313      	orrs	r3, r2
 80093cc:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80093ce:	4b11      	ldr	r3, [pc, #68]	@ (8009414 <HAL_RCC_OscConfig+0x76c>)
 80093d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093d2:	4a10      	ldr	r2, [pc, #64]	@ (8009414 <HAL_RCC_OscConfig+0x76c>)
 80093d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80093d8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80093da:	4b0e      	ldr	r3, [pc, #56]	@ (8009414 <HAL_RCC_OscConfig+0x76c>)
 80093dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093de:	4a0d      	ldr	r2, [pc, #52]	@ (8009414 <HAL_RCC_OscConfig+0x76c>)
 80093e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80093e4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80093e6:	4b0b      	ldr	r3, [pc, #44]	@ (8009414 <HAL_RCC_OscConfig+0x76c>)
 80093e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093ea:	4a0a      	ldr	r2, [pc, #40]	@ (8009414 <HAL_RCC_OscConfig+0x76c>)
 80093ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80093f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80093f2:	4b08      	ldr	r3, [pc, #32]	@ (8009414 <HAL_RCC_OscConfig+0x76c>)
 80093f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093f6:	4a07      	ldr	r2, [pc, #28]	@ (8009414 <HAL_RCC_OscConfig+0x76c>)
 80093f8:	f043 0301 	orr.w	r3, r3, #1
 80093fc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80093fe:	4b05      	ldr	r3, [pc, #20]	@ (8009414 <HAL_RCC_OscConfig+0x76c>)
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	4a04      	ldr	r2, [pc, #16]	@ (8009414 <HAL_RCC_OscConfig+0x76c>)
 8009404:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009408:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800940a:	f7f9 fe03 	bl	8003014 <HAL_GetTick>
 800940e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009410:	e011      	b.n	8009436 <HAL_RCC_OscConfig+0x78e>
 8009412:	bf00      	nop
 8009414:	58024400 	.word	0x58024400
 8009418:	58024800 	.word	0x58024800
 800941c:	fffffc0c 	.word	0xfffffc0c
 8009420:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009424:	f7f9 fdf6 	bl	8003014 <HAL_GetTick>
 8009428:	4602      	mov	r2, r0
 800942a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800942c:	1ad3      	subs	r3, r2, r3
 800942e:	2b02      	cmp	r3, #2
 8009430:	d901      	bls.n	8009436 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8009432:	2303      	movs	r3, #3
 8009434:	e08a      	b.n	800954c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009436:	4b47      	ldr	r3, [pc, #284]	@ (8009554 <HAL_RCC_OscConfig+0x8ac>)
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800943e:	2b00      	cmp	r3, #0
 8009440:	d0f0      	beq.n	8009424 <HAL_RCC_OscConfig+0x77c>
 8009442:	e082      	b.n	800954a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009444:	4b43      	ldr	r3, [pc, #268]	@ (8009554 <HAL_RCC_OscConfig+0x8ac>)
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	4a42      	ldr	r2, [pc, #264]	@ (8009554 <HAL_RCC_OscConfig+0x8ac>)
 800944a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800944e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009450:	f7f9 fde0 	bl	8003014 <HAL_GetTick>
 8009454:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009456:	e008      	b.n	800946a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009458:	f7f9 fddc 	bl	8003014 <HAL_GetTick>
 800945c:	4602      	mov	r2, r0
 800945e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009460:	1ad3      	subs	r3, r2, r3
 8009462:	2b02      	cmp	r3, #2
 8009464:	d901      	bls.n	800946a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8009466:	2303      	movs	r3, #3
 8009468:	e070      	b.n	800954c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800946a:	4b3a      	ldr	r3, [pc, #232]	@ (8009554 <HAL_RCC_OscConfig+0x8ac>)
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009472:	2b00      	cmp	r3, #0
 8009474:	d1f0      	bne.n	8009458 <HAL_RCC_OscConfig+0x7b0>
 8009476:	e068      	b.n	800954a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8009478:	4b36      	ldr	r3, [pc, #216]	@ (8009554 <HAL_RCC_OscConfig+0x8ac>)
 800947a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800947c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800947e:	4b35      	ldr	r3, [pc, #212]	@ (8009554 <HAL_RCC_OscConfig+0x8ac>)
 8009480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009482:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009488:	2b01      	cmp	r3, #1
 800948a:	d031      	beq.n	80094f0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800948c:	693b      	ldr	r3, [r7, #16]
 800948e:	f003 0203 	and.w	r2, r3, #3
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009496:	429a      	cmp	r2, r3
 8009498:	d12a      	bne.n	80094f0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800949a:	693b      	ldr	r3, [r7, #16]
 800949c:	091b      	lsrs	r3, r3, #4
 800949e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80094a6:	429a      	cmp	r2, r3
 80094a8:	d122      	bne.n	80094f0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094b4:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80094b6:	429a      	cmp	r2, r3
 80094b8:	d11a      	bne.n	80094f0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	0a5b      	lsrs	r3, r3, #9
 80094be:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80094c6:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80094c8:	429a      	cmp	r2, r3
 80094ca:	d111      	bne.n	80094f0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	0c1b      	lsrs	r3, r3, #16
 80094d0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094d8:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80094da:	429a      	cmp	r2, r3
 80094dc:	d108      	bne.n	80094f0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	0e1b      	lsrs	r3, r3, #24
 80094e2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094ea:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80094ec:	429a      	cmp	r2, r3
 80094ee:	d001      	beq.n	80094f4 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80094f0:	2301      	movs	r3, #1
 80094f2:	e02b      	b.n	800954c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80094f4:	4b17      	ldr	r3, [pc, #92]	@ (8009554 <HAL_RCC_OscConfig+0x8ac>)
 80094f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80094f8:	08db      	lsrs	r3, r3, #3
 80094fa:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80094fe:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009504:	693a      	ldr	r2, [r7, #16]
 8009506:	429a      	cmp	r2, r3
 8009508:	d01f      	beq.n	800954a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800950a:	4b12      	ldr	r3, [pc, #72]	@ (8009554 <HAL_RCC_OscConfig+0x8ac>)
 800950c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800950e:	4a11      	ldr	r2, [pc, #68]	@ (8009554 <HAL_RCC_OscConfig+0x8ac>)
 8009510:	f023 0301 	bic.w	r3, r3, #1
 8009514:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8009516:	f7f9 fd7d 	bl	8003014 <HAL_GetTick>
 800951a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800951c:	bf00      	nop
 800951e:	f7f9 fd79 	bl	8003014 <HAL_GetTick>
 8009522:	4602      	mov	r2, r0
 8009524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009526:	4293      	cmp	r3, r2
 8009528:	d0f9      	beq.n	800951e <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800952a:	4b0a      	ldr	r3, [pc, #40]	@ (8009554 <HAL_RCC_OscConfig+0x8ac>)
 800952c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800952e:	4b0a      	ldr	r3, [pc, #40]	@ (8009558 <HAL_RCC_OscConfig+0x8b0>)
 8009530:	4013      	ands	r3, r2
 8009532:	687a      	ldr	r2, [r7, #4]
 8009534:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8009536:	00d2      	lsls	r2, r2, #3
 8009538:	4906      	ldr	r1, [pc, #24]	@ (8009554 <HAL_RCC_OscConfig+0x8ac>)
 800953a:	4313      	orrs	r3, r2
 800953c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800953e:	4b05      	ldr	r3, [pc, #20]	@ (8009554 <HAL_RCC_OscConfig+0x8ac>)
 8009540:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009542:	4a04      	ldr	r2, [pc, #16]	@ (8009554 <HAL_RCC_OscConfig+0x8ac>)
 8009544:	f043 0301 	orr.w	r3, r3, #1
 8009548:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800954a:	2300      	movs	r3, #0
}
 800954c:	4618      	mov	r0, r3
 800954e:	3730      	adds	r7, #48	@ 0x30
 8009550:	46bd      	mov	sp, r7
 8009552:	bd80      	pop	{r7, pc}
 8009554:	58024400 	.word	0x58024400
 8009558:	ffff0007 	.word	0xffff0007

0800955c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800955c:	b580      	push	{r7, lr}
 800955e:	b086      	sub	sp, #24
 8009560:	af00      	add	r7, sp, #0
 8009562:	6078      	str	r0, [r7, #4]
 8009564:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	2b00      	cmp	r3, #0
 800956a:	d101      	bne.n	8009570 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800956c:	2301      	movs	r3, #1
 800956e:	e19c      	b.n	80098aa <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009570:	4b8a      	ldr	r3, [pc, #552]	@ (800979c <HAL_RCC_ClockConfig+0x240>)
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	f003 030f 	and.w	r3, r3, #15
 8009578:	683a      	ldr	r2, [r7, #0]
 800957a:	429a      	cmp	r2, r3
 800957c:	d910      	bls.n	80095a0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800957e:	4b87      	ldr	r3, [pc, #540]	@ (800979c <HAL_RCC_ClockConfig+0x240>)
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	f023 020f 	bic.w	r2, r3, #15
 8009586:	4985      	ldr	r1, [pc, #532]	@ (800979c <HAL_RCC_ClockConfig+0x240>)
 8009588:	683b      	ldr	r3, [r7, #0]
 800958a:	4313      	orrs	r3, r2
 800958c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800958e:	4b83      	ldr	r3, [pc, #524]	@ (800979c <HAL_RCC_ClockConfig+0x240>)
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	f003 030f 	and.w	r3, r3, #15
 8009596:	683a      	ldr	r2, [r7, #0]
 8009598:	429a      	cmp	r2, r3
 800959a:	d001      	beq.n	80095a0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800959c:	2301      	movs	r3, #1
 800959e:	e184      	b.n	80098aa <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	f003 0304 	and.w	r3, r3, #4
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d010      	beq.n	80095ce <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	691a      	ldr	r2, [r3, #16]
 80095b0:	4b7b      	ldr	r3, [pc, #492]	@ (80097a0 <HAL_RCC_ClockConfig+0x244>)
 80095b2:	699b      	ldr	r3, [r3, #24]
 80095b4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80095b8:	429a      	cmp	r2, r3
 80095ba:	d908      	bls.n	80095ce <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80095bc:	4b78      	ldr	r3, [pc, #480]	@ (80097a0 <HAL_RCC_ClockConfig+0x244>)
 80095be:	699b      	ldr	r3, [r3, #24]
 80095c0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	691b      	ldr	r3, [r3, #16]
 80095c8:	4975      	ldr	r1, [pc, #468]	@ (80097a0 <HAL_RCC_ClockConfig+0x244>)
 80095ca:	4313      	orrs	r3, r2
 80095cc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	f003 0308 	and.w	r3, r3, #8
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d010      	beq.n	80095fc <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	695a      	ldr	r2, [r3, #20]
 80095de:	4b70      	ldr	r3, [pc, #448]	@ (80097a0 <HAL_RCC_ClockConfig+0x244>)
 80095e0:	69db      	ldr	r3, [r3, #28]
 80095e2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80095e6:	429a      	cmp	r2, r3
 80095e8:	d908      	bls.n	80095fc <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80095ea:	4b6d      	ldr	r3, [pc, #436]	@ (80097a0 <HAL_RCC_ClockConfig+0x244>)
 80095ec:	69db      	ldr	r3, [r3, #28]
 80095ee:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	695b      	ldr	r3, [r3, #20]
 80095f6:	496a      	ldr	r1, [pc, #424]	@ (80097a0 <HAL_RCC_ClockConfig+0x244>)
 80095f8:	4313      	orrs	r3, r2
 80095fa:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	f003 0310 	and.w	r3, r3, #16
 8009604:	2b00      	cmp	r3, #0
 8009606:	d010      	beq.n	800962a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	699a      	ldr	r2, [r3, #24]
 800960c:	4b64      	ldr	r3, [pc, #400]	@ (80097a0 <HAL_RCC_ClockConfig+0x244>)
 800960e:	69db      	ldr	r3, [r3, #28]
 8009610:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009614:	429a      	cmp	r2, r3
 8009616:	d908      	bls.n	800962a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8009618:	4b61      	ldr	r3, [pc, #388]	@ (80097a0 <HAL_RCC_ClockConfig+0x244>)
 800961a:	69db      	ldr	r3, [r3, #28]
 800961c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	699b      	ldr	r3, [r3, #24]
 8009624:	495e      	ldr	r1, [pc, #376]	@ (80097a0 <HAL_RCC_ClockConfig+0x244>)
 8009626:	4313      	orrs	r3, r2
 8009628:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	f003 0320 	and.w	r3, r3, #32
 8009632:	2b00      	cmp	r3, #0
 8009634:	d010      	beq.n	8009658 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	69da      	ldr	r2, [r3, #28]
 800963a:	4b59      	ldr	r3, [pc, #356]	@ (80097a0 <HAL_RCC_ClockConfig+0x244>)
 800963c:	6a1b      	ldr	r3, [r3, #32]
 800963e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009642:	429a      	cmp	r2, r3
 8009644:	d908      	bls.n	8009658 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8009646:	4b56      	ldr	r3, [pc, #344]	@ (80097a0 <HAL_RCC_ClockConfig+0x244>)
 8009648:	6a1b      	ldr	r3, [r3, #32]
 800964a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	69db      	ldr	r3, [r3, #28]
 8009652:	4953      	ldr	r1, [pc, #332]	@ (80097a0 <HAL_RCC_ClockConfig+0x244>)
 8009654:	4313      	orrs	r3, r2
 8009656:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	f003 0302 	and.w	r3, r3, #2
 8009660:	2b00      	cmp	r3, #0
 8009662:	d010      	beq.n	8009686 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	68da      	ldr	r2, [r3, #12]
 8009668:	4b4d      	ldr	r3, [pc, #308]	@ (80097a0 <HAL_RCC_ClockConfig+0x244>)
 800966a:	699b      	ldr	r3, [r3, #24]
 800966c:	f003 030f 	and.w	r3, r3, #15
 8009670:	429a      	cmp	r2, r3
 8009672:	d908      	bls.n	8009686 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009674:	4b4a      	ldr	r3, [pc, #296]	@ (80097a0 <HAL_RCC_ClockConfig+0x244>)
 8009676:	699b      	ldr	r3, [r3, #24]
 8009678:	f023 020f 	bic.w	r2, r3, #15
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	68db      	ldr	r3, [r3, #12]
 8009680:	4947      	ldr	r1, [pc, #284]	@ (80097a0 <HAL_RCC_ClockConfig+0x244>)
 8009682:	4313      	orrs	r3, r2
 8009684:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	f003 0301 	and.w	r3, r3, #1
 800968e:	2b00      	cmp	r3, #0
 8009690:	d055      	beq.n	800973e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8009692:	4b43      	ldr	r3, [pc, #268]	@ (80097a0 <HAL_RCC_ClockConfig+0x244>)
 8009694:	699b      	ldr	r3, [r3, #24]
 8009696:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	689b      	ldr	r3, [r3, #8]
 800969e:	4940      	ldr	r1, [pc, #256]	@ (80097a0 <HAL_RCC_ClockConfig+0x244>)
 80096a0:	4313      	orrs	r3, r2
 80096a2:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	685b      	ldr	r3, [r3, #4]
 80096a8:	2b02      	cmp	r3, #2
 80096aa:	d107      	bne.n	80096bc <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80096ac:	4b3c      	ldr	r3, [pc, #240]	@ (80097a0 <HAL_RCC_ClockConfig+0x244>)
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d121      	bne.n	80096fc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80096b8:	2301      	movs	r3, #1
 80096ba:	e0f6      	b.n	80098aa <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	685b      	ldr	r3, [r3, #4]
 80096c0:	2b03      	cmp	r3, #3
 80096c2:	d107      	bne.n	80096d4 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80096c4:	4b36      	ldr	r3, [pc, #216]	@ (80097a0 <HAL_RCC_ClockConfig+0x244>)
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d115      	bne.n	80096fc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80096d0:	2301      	movs	r3, #1
 80096d2:	e0ea      	b.n	80098aa <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	685b      	ldr	r3, [r3, #4]
 80096d8:	2b01      	cmp	r3, #1
 80096da:	d107      	bne.n	80096ec <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80096dc:	4b30      	ldr	r3, [pc, #192]	@ (80097a0 <HAL_RCC_ClockConfig+0x244>)
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d109      	bne.n	80096fc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80096e8:	2301      	movs	r3, #1
 80096ea:	e0de      	b.n	80098aa <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80096ec:	4b2c      	ldr	r3, [pc, #176]	@ (80097a0 <HAL_RCC_ClockConfig+0x244>)
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	f003 0304 	and.w	r3, r3, #4
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d101      	bne.n	80096fc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80096f8:	2301      	movs	r3, #1
 80096fa:	e0d6      	b.n	80098aa <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80096fc:	4b28      	ldr	r3, [pc, #160]	@ (80097a0 <HAL_RCC_ClockConfig+0x244>)
 80096fe:	691b      	ldr	r3, [r3, #16]
 8009700:	f023 0207 	bic.w	r2, r3, #7
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	685b      	ldr	r3, [r3, #4]
 8009708:	4925      	ldr	r1, [pc, #148]	@ (80097a0 <HAL_RCC_ClockConfig+0x244>)
 800970a:	4313      	orrs	r3, r2
 800970c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800970e:	f7f9 fc81 	bl	8003014 <HAL_GetTick>
 8009712:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009714:	e00a      	b.n	800972c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009716:	f7f9 fc7d 	bl	8003014 <HAL_GetTick>
 800971a:	4602      	mov	r2, r0
 800971c:	697b      	ldr	r3, [r7, #20]
 800971e:	1ad3      	subs	r3, r2, r3
 8009720:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009724:	4293      	cmp	r3, r2
 8009726:	d901      	bls.n	800972c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8009728:	2303      	movs	r3, #3
 800972a:	e0be      	b.n	80098aa <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800972c:	4b1c      	ldr	r3, [pc, #112]	@ (80097a0 <HAL_RCC_ClockConfig+0x244>)
 800972e:	691b      	ldr	r3, [r3, #16]
 8009730:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	685b      	ldr	r3, [r3, #4]
 8009738:	00db      	lsls	r3, r3, #3
 800973a:	429a      	cmp	r2, r3
 800973c:	d1eb      	bne.n	8009716 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	f003 0302 	and.w	r3, r3, #2
 8009746:	2b00      	cmp	r3, #0
 8009748:	d010      	beq.n	800976c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	68da      	ldr	r2, [r3, #12]
 800974e:	4b14      	ldr	r3, [pc, #80]	@ (80097a0 <HAL_RCC_ClockConfig+0x244>)
 8009750:	699b      	ldr	r3, [r3, #24]
 8009752:	f003 030f 	and.w	r3, r3, #15
 8009756:	429a      	cmp	r2, r3
 8009758:	d208      	bcs.n	800976c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800975a:	4b11      	ldr	r3, [pc, #68]	@ (80097a0 <HAL_RCC_ClockConfig+0x244>)
 800975c:	699b      	ldr	r3, [r3, #24]
 800975e:	f023 020f 	bic.w	r2, r3, #15
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	68db      	ldr	r3, [r3, #12]
 8009766:	490e      	ldr	r1, [pc, #56]	@ (80097a0 <HAL_RCC_ClockConfig+0x244>)
 8009768:	4313      	orrs	r3, r2
 800976a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800976c:	4b0b      	ldr	r3, [pc, #44]	@ (800979c <HAL_RCC_ClockConfig+0x240>)
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	f003 030f 	and.w	r3, r3, #15
 8009774:	683a      	ldr	r2, [r7, #0]
 8009776:	429a      	cmp	r2, r3
 8009778:	d214      	bcs.n	80097a4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800977a:	4b08      	ldr	r3, [pc, #32]	@ (800979c <HAL_RCC_ClockConfig+0x240>)
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	f023 020f 	bic.w	r2, r3, #15
 8009782:	4906      	ldr	r1, [pc, #24]	@ (800979c <HAL_RCC_ClockConfig+0x240>)
 8009784:	683b      	ldr	r3, [r7, #0]
 8009786:	4313      	orrs	r3, r2
 8009788:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800978a:	4b04      	ldr	r3, [pc, #16]	@ (800979c <HAL_RCC_ClockConfig+0x240>)
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	f003 030f 	and.w	r3, r3, #15
 8009792:	683a      	ldr	r2, [r7, #0]
 8009794:	429a      	cmp	r2, r3
 8009796:	d005      	beq.n	80097a4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8009798:	2301      	movs	r3, #1
 800979a:	e086      	b.n	80098aa <HAL_RCC_ClockConfig+0x34e>
 800979c:	52002000 	.word	0x52002000
 80097a0:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	f003 0304 	and.w	r3, r3, #4
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d010      	beq.n	80097d2 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	691a      	ldr	r2, [r3, #16]
 80097b4:	4b3f      	ldr	r3, [pc, #252]	@ (80098b4 <HAL_RCC_ClockConfig+0x358>)
 80097b6:	699b      	ldr	r3, [r3, #24]
 80097b8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80097bc:	429a      	cmp	r2, r3
 80097be:	d208      	bcs.n	80097d2 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80097c0:	4b3c      	ldr	r3, [pc, #240]	@ (80098b4 <HAL_RCC_ClockConfig+0x358>)
 80097c2:	699b      	ldr	r3, [r3, #24]
 80097c4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	691b      	ldr	r3, [r3, #16]
 80097cc:	4939      	ldr	r1, [pc, #228]	@ (80098b4 <HAL_RCC_ClockConfig+0x358>)
 80097ce:	4313      	orrs	r3, r2
 80097d0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	f003 0308 	and.w	r3, r3, #8
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d010      	beq.n	8009800 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	695a      	ldr	r2, [r3, #20]
 80097e2:	4b34      	ldr	r3, [pc, #208]	@ (80098b4 <HAL_RCC_ClockConfig+0x358>)
 80097e4:	69db      	ldr	r3, [r3, #28]
 80097e6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80097ea:	429a      	cmp	r2, r3
 80097ec:	d208      	bcs.n	8009800 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80097ee:	4b31      	ldr	r3, [pc, #196]	@ (80098b4 <HAL_RCC_ClockConfig+0x358>)
 80097f0:	69db      	ldr	r3, [r3, #28]
 80097f2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	695b      	ldr	r3, [r3, #20]
 80097fa:	492e      	ldr	r1, [pc, #184]	@ (80098b4 <HAL_RCC_ClockConfig+0x358>)
 80097fc:	4313      	orrs	r3, r2
 80097fe:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	f003 0310 	and.w	r3, r3, #16
 8009808:	2b00      	cmp	r3, #0
 800980a:	d010      	beq.n	800982e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	699a      	ldr	r2, [r3, #24]
 8009810:	4b28      	ldr	r3, [pc, #160]	@ (80098b4 <HAL_RCC_ClockConfig+0x358>)
 8009812:	69db      	ldr	r3, [r3, #28]
 8009814:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009818:	429a      	cmp	r2, r3
 800981a:	d208      	bcs.n	800982e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800981c:	4b25      	ldr	r3, [pc, #148]	@ (80098b4 <HAL_RCC_ClockConfig+0x358>)
 800981e:	69db      	ldr	r3, [r3, #28]
 8009820:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	699b      	ldr	r3, [r3, #24]
 8009828:	4922      	ldr	r1, [pc, #136]	@ (80098b4 <HAL_RCC_ClockConfig+0x358>)
 800982a:	4313      	orrs	r3, r2
 800982c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	f003 0320 	and.w	r3, r3, #32
 8009836:	2b00      	cmp	r3, #0
 8009838:	d010      	beq.n	800985c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	69da      	ldr	r2, [r3, #28]
 800983e:	4b1d      	ldr	r3, [pc, #116]	@ (80098b4 <HAL_RCC_ClockConfig+0x358>)
 8009840:	6a1b      	ldr	r3, [r3, #32]
 8009842:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009846:	429a      	cmp	r2, r3
 8009848:	d208      	bcs.n	800985c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800984a:	4b1a      	ldr	r3, [pc, #104]	@ (80098b4 <HAL_RCC_ClockConfig+0x358>)
 800984c:	6a1b      	ldr	r3, [r3, #32]
 800984e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	69db      	ldr	r3, [r3, #28]
 8009856:	4917      	ldr	r1, [pc, #92]	@ (80098b4 <HAL_RCC_ClockConfig+0x358>)
 8009858:	4313      	orrs	r3, r2
 800985a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800985c:	f000 f834 	bl	80098c8 <HAL_RCC_GetSysClockFreq>
 8009860:	4602      	mov	r2, r0
 8009862:	4b14      	ldr	r3, [pc, #80]	@ (80098b4 <HAL_RCC_ClockConfig+0x358>)
 8009864:	699b      	ldr	r3, [r3, #24]
 8009866:	0a1b      	lsrs	r3, r3, #8
 8009868:	f003 030f 	and.w	r3, r3, #15
 800986c:	4912      	ldr	r1, [pc, #72]	@ (80098b8 <HAL_RCC_ClockConfig+0x35c>)
 800986e:	5ccb      	ldrb	r3, [r1, r3]
 8009870:	f003 031f 	and.w	r3, r3, #31
 8009874:	fa22 f303 	lsr.w	r3, r2, r3
 8009878:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800987a:	4b0e      	ldr	r3, [pc, #56]	@ (80098b4 <HAL_RCC_ClockConfig+0x358>)
 800987c:	699b      	ldr	r3, [r3, #24]
 800987e:	f003 030f 	and.w	r3, r3, #15
 8009882:	4a0d      	ldr	r2, [pc, #52]	@ (80098b8 <HAL_RCC_ClockConfig+0x35c>)
 8009884:	5cd3      	ldrb	r3, [r2, r3]
 8009886:	f003 031f 	and.w	r3, r3, #31
 800988a:	693a      	ldr	r2, [r7, #16]
 800988c:	fa22 f303 	lsr.w	r3, r2, r3
 8009890:	4a0a      	ldr	r2, [pc, #40]	@ (80098bc <HAL_RCC_ClockConfig+0x360>)
 8009892:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8009894:	4a0a      	ldr	r2, [pc, #40]	@ (80098c0 <HAL_RCC_ClockConfig+0x364>)
 8009896:	693b      	ldr	r3, [r7, #16]
 8009898:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800989a:	4b0a      	ldr	r3, [pc, #40]	@ (80098c4 <HAL_RCC_ClockConfig+0x368>)
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	4618      	mov	r0, r3
 80098a0:	f7f7 fe86 	bl	80015b0 <HAL_InitTick>
 80098a4:	4603      	mov	r3, r0
 80098a6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80098a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80098aa:	4618      	mov	r0, r3
 80098ac:	3718      	adds	r7, #24
 80098ae:	46bd      	mov	sp, r7
 80098b0:	bd80      	pop	{r7, pc}
 80098b2:	bf00      	nop
 80098b4:	58024400 	.word	0x58024400
 80098b8:	0801e27c 	.word	0x0801e27c
 80098bc:	24000008 	.word	0x24000008
 80098c0:	24000004 	.word	0x24000004
 80098c4:	2400000c 	.word	0x2400000c

080098c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80098c8:	b480      	push	{r7}
 80098ca:	b089      	sub	sp, #36	@ 0x24
 80098cc:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80098ce:	4bb3      	ldr	r3, [pc, #716]	@ (8009b9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80098d0:	691b      	ldr	r3, [r3, #16]
 80098d2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80098d6:	2b18      	cmp	r3, #24
 80098d8:	f200 8155 	bhi.w	8009b86 <HAL_RCC_GetSysClockFreq+0x2be>
 80098dc:	a201      	add	r2, pc, #4	@ (adr r2, 80098e4 <HAL_RCC_GetSysClockFreq+0x1c>)
 80098de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098e2:	bf00      	nop
 80098e4:	08009949 	.word	0x08009949
 80098e8:	08009b87 	.word	0x08009b87
 80098ec:	08009b87 	.word	0x08009b87
 80098f0:	08009b87 	.word	0x08009b87
 80098f4:	08009b87 	.word	0x08009b87
 80098f8:	08009b87 	.word	0x08009b87
 80098fc:	08009b87 	.word	0x08009b87
 8009900:	08009b87 	.word	0x08009b87
 8009904:	0800996f 	.word	0x0800996f
 8009908:	08009b87 	.word	0x08009b87
 800990c:	08009b87 	.word	0x08009b87
 8009910:	08009b87 	.word	0x08009b87
 8009914:	08009b87 	.word	0x08009b87
 8009918:	08009b87 	.word	0x08009b87
 800991c:	08009b87 	.word	0x08009b87
 8009920:	08009b87 	.word	0x08009b87
 8009924:	08009975 	.word	0x08009975
 8009928:	08009b87 	.word	0x08009b87
 800992c:	08009b87 	.word	0x08009b87
 8009930:	08009b87 	.word	0x08009b87
 8009934:	08009b87 	.word	0x08009b87
 8009938:	08009b87 	.word	0x08009b87
 800993c:	08009b87 	.word	0x08009b87
 8009940:	08009b87 	.word	0x08009b87
 8009944:	0800997b 	.word	0x0800997b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009948:	4b94      	ldr	r3, [pc, #592]	@ (8009b9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	f003 0320 	and.w	r3, r3, #32
 8009950:	2b00      	cmp	r3, #0
 8009952:	d009      	beq.n	8009968 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009954:	4b91      	ldr	r3, [pc, #580]	@ (8009b9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	08db      	lsrs	r3, r3, #3
 800995a:	f003 0303 	and.w	r3, r3, #3
 800995e:	4a90      	ldr	r2, [pc, #576]	@ (8009ba0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8009960:	fa22 f303 	lsr.w	r3, r2, r3
 8009964:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8009966:	e111      	b.n	8009b8c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8009968:	4b8d      	ldr	r3, [pc, #564]	@ (8009ba0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800996a:	61bb      	str	r3, [r7, #24]
      break;
 800996c:	e10e      	b.n	8009b8c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800996e:	4b8d      	ldr	r3, [pc, #564]	@ (8009ba4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8009970:	61bb      	str	r3, [r7, #24]
      break;
 8009972:	e10b      	b.n	8009b8c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8009974:	4b8c      	ldr	r3, [pc, #560]	@ (8009ba8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8009976:	61bb      	str	r3, [r7, #24]
      break;
 8009978:	e108      	b.n	8009b8c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800997a:	4b88      	ldr	r3, [pc, #544]	@ (8009b9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800997c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800997e:	f003 0303 	and.w	r3, r3, #3
 8009982:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8009984:	4b85      	ldr	r3, [pc, #532]	@ (8009b9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009986:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009988:	091b      	lsrs	r3, r3, #4
 800998a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800998e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8009990:	4b82      	ldr	r3, [pc, #520]	@ (8009b9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009992:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009994:	f003 0301 	and.w	r3, r3, #1
 8009998:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800999a:	4b80      	ldr	r3, [pc, #512]	@ (8009b9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800999c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800999e:	08db      	lsrs	r3, r3, #3
 80099a0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80099a4:	68fa      	ldr	r2, [r7, #12]
 80099a6:	fb02 f303 	mul.w	r3, r2, r3
 80099aa:	ee07 3a90 	vmov	s15, r3
 80099ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80099b2:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80099b6:	693b      	ldr	r3, [r7, #16]
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	f000 80e1 	beq.w	8009b80 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80099be:	697b      	ldr	r3, [r7, #20]
 80099c0:	2b02      	cmp	r3, #2
 80099c2:	f000 8083 	beq.w	8009acc <HAL_RCC_GetSysClockFreq+0x204>
 80099c6:	697b      	ldr	r3, [r7, #20]
 80099c8:	2b02      	cmp	r3, #2
 80099ca:	f200 80a1 	bhi.w	8009b10 <HAL_RCC_GetSysClockFreq+0x248>
 80099ce:	697b      	ldr	r3, [r7, #20]
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d003      	beq.n	80099dc <HAL_RCC_GetSysClockFreq+0x114>
 80099d4:	697b      	ldr	r3, [r7, #20]
 80099d6:	2b01      	cmp	r3, #1
 80099d8:	d056      	beq.n	8009a88 <HAL_RCC_GetSysClockFreq+0x1c0>
 80099da:	e099      	b.n	8009b10 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80099dc:	4b6f      	ldr	r3, [pc, #444]	@ (8009b9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	f003 0320 	and.w	r3, r3, #32
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d02d      	beq.n	8009a44 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80099e8:	4b6c      	ldr	r3, [pc, #432]	@ (8009b9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	08db      	lsrs	r3, r3, #3
 80099ee:	f003 0303 	and.w	r3, r3, #3
 80099f2:	4a6b      	ldr	r2, [pc, #428]	@ (8009ba0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80099f4:	fa22 f303 	lsr.w	r3, r2, r3
 80099f8:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	ee07 3a90 	vmov	s15, r3
 8009a00:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009a04:	693b      	ldr	r3, [r7, #16]
 8009a06:	ee07 3a90 	vmov	s15, r3
 8009a0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009a0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009a12:	4b62      	ldr	r3, [pc, #392]	@ (8009b9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009a1a:	ee07 3a90 	vmov	s15, r3
 8009a1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009a22:	ed97 6a02 	vldr	s12, [r7, #8]
 8009a26:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8009bac <HAL_RCC_GetSysClockFreq+0x2e4>
 8009a2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009a2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009a32:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009a36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009a3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009a3e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8009a42:	e087      	b.n	8009b54 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009a44:	693b      	ldr	r3, [r7, #16]
 8009a46:	ee07 3a90 	vmov	s15, r3
 8009a4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009a4e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8009bb0 <HAL_RCC_GetSysClockFreq+0x2e8>
 8009a52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009a56:	4b51      	ldr	r3, [pc, #324]	@ (8009b9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009a5e:	ee07 3a90 	vmov	s15, r3
 8009a62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009a66:	ed97 6a02 	vldr	s12, [r7, #8]
 8009a6a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8009bac <HAL_RCC_GetSysClockFreq+0x2e4>
 8009a6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009a72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009a76:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009a7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009a7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009a82:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8009a86:	e065      	b.n	8009b54 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009a88:	693b      	ldr	r3, [r7, #16]
 8009a8a:	ee07 3a90 	vmov	s15, r3
 8009a8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009a92:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8009bb4 <HAL_RCC_GetSysClockFreq+0x2ec>
 8009a96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009a9a:	4b40      	ldr	r3, [pc, #256]	@ (8009b9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009aa2:	ee07 3a90 	vmov	s15, r3
 8009aa6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009aaa:	ed97 6a02 	vldr	s12, [r7, #8]
 8009aae:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8009bac <HAL_RCC_GetSysClockFreq+0x2e4>
 8009ab2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009ab6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009aba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009abe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009ac2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009ac6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8009aca:	e043      	b.n	8009b54 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009acc:	693b      	ldr	r3, [r7, #16]
 8009ace:	ee07 3a90 	vmov	s15, r3
 8009ad2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009ad6:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8009bb8 <HAL_RCC_GetSysClockFreq+0x2f0>
 8009ada:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009ade:	4b2f      	ldr	r3, [pc, #188]	@ (8009b9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009ae0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ae2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009ae6:	ee07 3a90 	vmov	s15, r3
 8009aea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009aee:	ed97 6a02 	vldr	s12, [r7, #8]
 8009af2:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8009bac <HAL_RCC_GetSysClockFreq+0x2e4>
 8009af6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009afa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009afe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009b02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009b06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009b0a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8009b0e:	e021      	b.n	8009b54 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009b10:	693b      	ldr	r3, [r7, #16]
 8009b12:	ee07 3a90 	vmov	s15, r3
 8009b16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009b1a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8009bb4 <HAL_RCC_GetSysClockFreq+0x2ec>
 8009b1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009b22:	4b1e      	ldr	r3, [pc, #120]	@ (8009b9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009b24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009b2a:	ee07 3a90 	vmov	s15, r3
 8009b2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009b32:	ed97 6a02 	vldr	s12, [r7, #8]
 8009b36:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8009bac <HAL_RCC_GetSysClockFreq+0x2e4>
 8009b3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009b3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009b42:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009b46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009b4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009b4e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8009b52:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8009b54:	4b11      	ldr	r3, [pc, #68]	@ (8009b9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009b56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b58:	0a5b      	lsrs	r3, r3, #9
 8009b5a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009b5e:	3301      	adds	r3, #1
 8009b60:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8009b62:	683b      	ldr	r3, [r7, #0]
 8009b64:	ee07 3a90 	vmov	s15, r3
 8009b68:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8009b6c:	edd7 6a07 	vldr	s13, [r7, #28]
 8009b70:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009b74:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009b78:	ee17 3a90 	vmov	r3, s15
 8009b7c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8009b7e:	e005      	b.n	8009b8c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8009b80:	2300      	movs	r3, #0
 8009b82:	61bb      	str	r3, [r7, #24]
      break;
 8009b84:	e002      	b.n	8009b8c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8009b86:	4b07      	ldr	r3, [pc, #28]	@ (8009ba4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8009b88:	61bb      	str	r3, [r7, #24]
      break;
 8009b8a:	bf00      	nop
  }

  return sysclockfreq;
 8009b8c:	69bb      	ldr	r3, [r7, #24]
}
 8009b8e:	4618      	mov	r0, r3
 8009b90:	3724      	adds	r7, #36	@ 0x24
 8009b92:	46bd      	mov	sp, r7
 8009b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b98:	4770      	bx	lr
 8009b9a:	bf00      	nop
 8009b9c:	58024400 	.word	0x58024400
 8009ba0:	03d09000 	.word	0x03d09000
 8009ba4:	003d0900 	.word	0x003d0900
 8009ba8:	017d7840 	.word	0x017d7840
 8009bac:	46000000 	.word	0x46000000
 8009bb0:	4c742400 	.word	0x4c742400
 8009bb4:	4a742400 	.word	0x4a742400
 8009bb8:	4bbebc20 	.word	0x4bbebc20

08009bbc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009bbc:	b580      	push	{r7, lr}
 8009bbe:	b082      	sub	sp, #8
 8009bc0:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8009bc2:	f7ff fe81 	bl	80098c8 <HAL_RCC_GetSysClockFreq>
 8009bc6:	4602      	mov	r2, r0
 8009bc8:	4b10      	ldr	r3, [pc, #64]	@ (8009c0c <HAL_RCC_GetHCLKFreq+0x50>)
 8009bca:	699b      	ldr	r3, [r3, #24]
 8009bcc:	0a1b      	lsrs	r3, r3, #8
 8009bce:	f003 030f 	and.w	r3, r3, #15
 8009bd2:	490f      	ldr	r1, [pc, #60]	@ (8009c10 <HAL_RCC_GetHCLKFreq+0x54>)
 8009bd4:	5ccb      	ldrb	r3, [r1, r3]
 8009bd6:	f003 031f 	and.w	r3, r3, #31
 8009bda:	fa22 f303 	lsr.w	r3, r2, r3
 8009bde:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8009be0:	4b0a      	ldr	r3, [pc, #40]	@ (8009c0c <HAL_RCC_GetHCLKFreq+0x50>)
 8009be2:	699b      	ldr	r3, [r3, #24]
 8009be4:	f003 030f 	and.w	r3, r3, #15
 8009be8:	4a09      	ldr	r2, [pc, #36]	@ (8009c10 <HAL_RCC_GetHCLKFreq+0x54>)
 8009bea:	5cd3      	ldrb	r3, [r2, r3]
 8009bec:	f003 031f 	and.w	r3, r3, #31
 8009bf0:	687a      	ldr	r2, [r7, #4]
 8009bf2:	fa22 f303 	lsr.w	r3, r2, r3
 8009bf6:	4a07      	ldr	r2, [pc, #28]	@ (8009c14 <HAL_RCC_GetHCLKFreq+0x58>)
 8009bf8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8009bfa:	4a07      	ldr	r2, [pc, #28]	@ (8009c18 <HAL_RCC_GetHCLKFreq+0x5c>)
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8009c00:	4b04      	ldr	r3, [pc, #16]	@ (8009c14 <HAL_RCC_GetHCLKFreq+0x58>)
 8009c02:	681b      	ldr	r3, [r3, #0]
}
 8009c04:	4618      	mov	r0, r3
 8009c06:	3708      	adds	r7, #8
 8009c08:	46bd      	mov	sp, r7
 8009c0a:	bd80      	pop	{r7, pc}
 8009c0c:	58024400 	.word	0x58024400
 8009c10:	0801e27c 	.word	0x0801e27c
 8009c14:	24000008 	.word	0x24000008
 8009c18:	24000004 	.word	0x24000004

08009c1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009c1c:	b580      	push	{r7, lr}
 8009c1e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8009c20:	f7ff ffcc 	bl	8009bbc <HAL_RCC_GetHCLKFreq>
 8009c24:	4602      	mov	r2, r0
 8009c26:	4b06      	ldr	r3, [pc, #24]	@ (8009c40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009c28:	69db      	ldr	r3, [r3, #28]
 8009c2a:	091b      	lsrs	r3, r3, #4
 8009c2c:	f003 0307 	and.w	r3, r3, #7
 8009c30:	4904      	ldr	r1, [pc, #16]	@ (8009c44 <HAL_RCC_GetPCLK1Freq+0x28>)
 8009c32:	5ccb      	ldrb	r3, [r1, r3]
 8009c34:	f003 031f 	and.w	r3, r3, #31
 8009c38:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8009c3c:	4618      	mov	r0, r3
 8009c3e:	bd80      	pop	{r7, pc}
 8009c40:	58024400 	.word	0x58024400
 8009c44:	0801e27c 	.word	0x0801e27c

08009c48 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009c48:	b580      	push	{r7, lr}
 8009c4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8009c4c:	f7ff ffb6 	bl	8009bbc <HAL_RCC_GetHCLKFreq>
 8009c50:	4602      	mov	r2, r0
 8009c52:	4b06      	ldr	r3, [pc, #24]	@ (8009c6c <HAL_RCC_GetPCLK2Freq+0x24>)
 8009c54:	69db      	ldr	r3, [r3, #28]
 8009c56:	0a1b      	lsrs	r3, r3, #8
 8009c58:	f003 0307 	and.w	r3, r3, #7
 8009c5c:	4904      	ldr	r1, [pc, #16]	@ (8009c70 <HAL_RCC_GetPCLK2Freq+0x28>)
 8009c5e:	5ccb      	ldrb	r3, [r1, r3]
 8009c60:	f003 031f 	and.w	r3, r3, #31
 8009c64:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8009c68:	4618      	mov	r0, r3
 8009c6a:	bd80      	pop	{r7, pc}
 8009c6c:	58024400 	.word	0x58024400
 8009c70:	0801e27c 	.word	0x0801e27c

08009c74 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8009c74:	b480      	push	{r7}
 8009c76:	b083      	sub	sp, #12
 8009c78:	af00      	add	r7, sp, #0
 8009c7a:	6078      	str	r0, [r7, #4]
 8009c7c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	223f      	movs	r2, #63	@ 0x3f
 8009c82:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8009c84:	4b1a      	ldr	r3, [pc, #104]	@ (8009cf0 <HAL_RCC_GetClockConfig+0x7c>)
 8009c86:	691b      	ldr	r3, [r3, #16]
 8009c88:	f003 0207 	and.w	r2, r3, #7
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8009c90:	4b17      	ldr	r3, [pc, #92]	@ (8009cf0 <HAL_RCC_GetClockConfig+0x7c>)
 8009c92:	699b      	ldr	r3, [r3, #24]
 8009c94:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8009c9c:	4b14      	ldr	r3, [pc, #80]	@ (8009cf0 <HAL_RCC_GetClockConfig+0x7c>)
 8009c9e:	699b      	ldr	r3, [r3, #24]
 8009ca0:	f003 020f 	and.w	r2, r3, #15
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8009ca8:	4b11      	ldr	r3, [pc, #68]	@ (8009cf0 <HAL_RCC_GetClockConfig+0x7c>)
 8009caa:	699b      	ldr	r3, [r3, #24]
 8009cac:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8009cb4:	4b0e      	ldr	r3, [pc, #56]	@ (8009cf0 <HAL_RCC_GetClockConfig+0x7c>)
 8009cb6:	69db      	ldr	r3, [r3, #28]
 8009cb8:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8009cc0:	4b0b      	ldr	r3, [pc, #44]	@ (8009cf0 <HAL_RCC_GetClockConfig+0x7c>)
 8009cc2:	69db      	ldr	r3, [r3, #28]
 8009cc4:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8009ccc:	4b08      	ldr	r3, [pc, #32]	@ (8009cf0 <HAL_RCC_GetClockConfig+0x7c>)
 8009cce:	6a1b      	ldr	r3, [r3, #32]
 8009cd0:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8009cd8:	4b06      	ldr	r3, [pc, #24]	@ (8009cf4 <HAL_RCC_GetClockConfig+0x80>)
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	f003 020f 	and.w	r2, r3, #15
 8009ce0:	683b      	ldr	r3, [r7, #0]
 8009ce2:	601a      	str	r2, [r3, #0]
}
 8009ce4:	bf00      	nop
 8009ce6:	370c      	adds	r7, #12
 8009ce8:	46bd      	mov	sp, r7
 8009cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cee:	4770      	bx	lr
 8009cf0:	58024400 	.word	0x58024400
 8009cf4:	52002000 	.word	0x52002000

08009cf8 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009cf8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009cfc:	b0ca      	sub	sp, #296	@ 0x128
 8009cfe:	af00      	add	r7, sp, #0
 8009d00:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009d04:	2300      	movs	r3, #0
 8009d06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009d0a:	2300      	movs	r3, #0
 8009d0c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8009d10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d18:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8009d1c:	2500      	movs	r5, #0
 8009d1e:	ea54 0305 	orrs.w	r3, r4, r5
 8009d22:	d049      	beq.n	8009db8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8009d24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d28:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009d2a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009d2e:	d02f      	beq.n	8009d90 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8009d30:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009d34:	d828      	bhi.n	8009d88 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8009d36:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009d3a:	d01a      	beq.n	8009d72 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8009d3c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009d40:	d822      	bhi.n	8009d88 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d003      	beq.n	8009d4e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8009d46:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009d4a:	d007      	beq.n	8009d5c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8009d4c:	e01c      	b.n	8009d88 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009d4e:	4bb8      	ldr	r3, [pc, #736]	@ (800a030 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009d50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d52:	4ab7      	ldr	r2, [pc, #732]	@ (800a030 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009d54:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009d58:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8009d5a:	e01a      	b.n	8009d92 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009d5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d60:	3308      	adds	r3, #8
 8009d62:	2102      	movs	r1, #2
 8009d64:	4618      	mov	r0, r3
 8009d66:	f001 fc8f 	bl	800b688 <RCCEx_PLL2_Config>
 8009d6a:	4603      	mov	r3, r0
 8009d6c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8009d70:	e00f      	b.n	8009d92 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009d72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d76:	3328      	adds	r3, #40	@ 0x28
 8009d78:	2102      	movs	r1, #2
 8009d7a:	4618      	mov	r0, r3
 8009d7c:	f001 fd36 	bl	800b7ec <RCCEx_PLL3_Config>
 8009d80:	4603      	mov	r3, r0
 8009d82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8009d86:	e004      	b.n	8009d92 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009d88:	2301      	movs	r3, #1
 8009d8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009d8e:	e000      	b.n	8009d92 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8009d90:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009d92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d10a      	bne.n	8009db0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8009d9a:	4ba5      	ldr	r3, [pc, #660]	@ (800a030 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009d9c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009d9e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8009da2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009da6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009da8:	4aa1      	ldr	r2, [pc, #644]	@ (800a030 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009daa:	430b      	orrs	r3, r1
 8009dac:	6513      	str	r3, [r2, #80]	@ 0x50
 8009dae:	e003      	b.n	8009db8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009db0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009db4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8009db8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dc0:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8009dc4:	f04f 0900 	mov.w	r9, #0
 8009dc8:	ea58 0309 	orrs.w	r3, r8, r9
 8009dcc:	d047      	beq.n	8009e5e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8009dce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009dd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009dd4:	2b04      	cmp	r3, #4
 8009dd6:	d82a      	bhi.n	8009e2e <HAL_RCCEx_PeriphCLKConfig+0x136>
 8009dd8:	a201      	add	r2, pc, #4	@ (adr r2, 8009de0 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8009dda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009dde:	bf00      	nop
 8009de0:	08009df5 	.word	0x08009df5
 8009de4:	08009e03 	.word	0x08009e03
 8009de8:	08009e19 	.word	0x08009e19
 8009dec:	08009e37 	.word	0x08009e37
 8009df0:	08009e37 	.word	0x08009e37
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009df4:	4b8e      	ldr	r3, [pc, #568]	@ (800a030 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009df6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009df8:	4a8d      	ldr	r2, [pc, #564]	@ (800a030 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009dfa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009dfe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009e00:	e01a      	b.n	8009e38 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009e02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e06:	3308      	adds	r3, #8
 8009e08:	2100      	movs	r1, #0
 8009e0a:	4618      	mov	r0, r3
 8009e0c:	f001 fc3c 	bl	800b688 <RCCEx_PLL2_Config>
 8009e10:	4603      	mov	r3, r0
 8009e12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009e16:	e00f      	b.n	8009e38 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009e18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e1c:	3328      	adds	r3, #40	@ 0x28
 8009e1e:	2100      	movs	r1, #0
 8009e20:	4618      	mov	r0, r3
 8009e22:	f001 fce3 	bl	800b7ec <RCCEx_PLL3_Config>
 8009e26:	4603      	mov	r3, r0
 8009e28:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009e2c:	e004      	b.n	8009e38 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009e2e:	2301      	movs	r3, #1
 8009e30:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009e34:	e000      	b.n	8009e38 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8009e36:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009e38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d10a      	bne.n	8009e56 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009e40:	4b7b      	ldr	r3, [pc, #492]	@ (800a030 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009e42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e44:	f023 0107 	bic.w	r1, r3, #7
 8009e48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e4e:	4a78      	ldr	r2, [pc, #480]	@ (800a030 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009e50:	430b      	orrs	r3, r1
 8009e52:	6513      	str	r3, [r2, #80]	@ 0x50
 8009e54:	e003      	b.n	8009e5e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009e56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009e5a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8009e5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e66:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8009e6a:	f04f 0b00 	mov.w	fp, #0
 8009e6e:	ea5a 030b 	orrs.w	r3, sl, fp
 8009e72:	d04c      	beq.n	8009f0e <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8009e74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009e7a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009e7e:	d030      	beq.n	8009ee2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8009e80:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009e84:	d829      	bhi.n	8009eda <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8009e86:	2bc0      	cmp	r3, #192	@ 0xc0
 8009e88:	d02d      	beq.n	8009ee6 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8009e8a:	2bc0      	cmp	r3, #192	@ 0xc0
 8009e8c:	d825      	bhi.n	8009eda <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8009e8e:	2b80      	cmp	r3, #128	@ 0x80
 8009e90:	d018      	beq.n	8009ec4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8009e92:	2b80      	cmp	r3, #128	@ 0x80
 8009e94:	d821      	bhi.n	8009eda <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d002      	beq.n	8009ea0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8009e9a:	2b40      	cmp	r3, #64	@ 0x40
 8009e9c:	d007      	beq.n	8009eae <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8009e9e:	e01c      	b.n	8009eda <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009ea0:	4b63      	ldr	r3, [pc, #396]	@ (800a030 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009ea2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ea4:	4a62      	ldr	r2, [pc, #392]	@ (800a030 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009ea6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009eaa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8009eac:	e01c      	b.n	8009ee8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009eae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009eb2:	3308      	adds	r3, #8
 8009eb4:	2100      	movs	r1, #0
 8009eb6:	4618      	mov	r0, r3
 8009eb8:	f001 fbe6 	bl	800b688 <RCCEx_PLL2_Config>
 8009ebc:	4603      	mov	r3, r0
 8009ebe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8009ec2:	e011      	b.n	8009ee8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009ec4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ec8:	3328      	adds	r3, #40	@ 0x28
 8009eca:	2100      	movs	r1, #0
 8009ecc:	4618      	mov	r0, r3
 8009ece:	f001 fc8d 	bl	800b7ec <RCCEx_PLL3_Config>
 8009ed2:	4603      	mov	r3, r0
 8009ed4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8009ed8:	e006      	b.n	8009ee8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009eda:	2301      	movs	r3, #1
 8009edc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009ee0:	e002      	b.n	8009ee8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8009ee2:	bf00      	nop
 8009ee4:	e000      	b.n	8009ee8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8009ee6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009ee8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d10a      	bne.n	8009f06 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8009ef0:	4b4f      	ldr	r3, [pc, #316]	@ (800a030 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009ef2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009ef4:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8009ef8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009efc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009efe:	4a4c      	ldr	r2, [pc, #304]	@ (800a030 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009f00:	430b      	orrs	r3, r1
 8009f02:	6513      	str	r3, [r2, #80]	@ 0x50
 8009f04:	e003      	b.n	8009f0e <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009f06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f0a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8009f0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f16:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8009f1a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8009f1e:	2300      	movs	r3, #0
 8009f20:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8009f24:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8009f28:	460b      	mov	r3, r1
 8009f2a:	4313      	orrs	r3, r2
 8009f2c:	d053      	beq.n	8009fd6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8009f2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f32:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8009f36:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009f3a:	d035      	beq.n	8009fa8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8009f3c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009f40:	d82e      	bhi.n	8009fa0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8009f42:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009f46:	d031      	beq.n	8009fac <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8009f48:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009f4c:	d828      	bhi.n	8009fa0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8009f4e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009f52:	d01a      	beq.n	8009f8a <HAL_RCCEx_PeriphCLKConfig+0x292>
 8009f54:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009f58:	d822      	bhi.n	8009fa0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d003      	beq.n	8009f66 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8009f5e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009f62:	d007      	beq.n	8009f74 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8009f64:	e01c      	b.n	8009fa0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009f66:	4b32      	ldr	r3, [pc, #200]	@ (800a030 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009f68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f6a:	4a31      	ldr	r2, [pc, #196]	@ (800a030 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009f6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009f70:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009f72:	e01c      	b.n	8009fae <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009f74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f78:	3308      	adds	r3, #8
 8009f7a:	2100      	movs	r1, #0
 8009f7c:	4618      	mov	r0, r3
 8009f7e:	f001 fb83 	bl	800b688 <RCCEx_PLL2_Config>
 8009f82:	4603      	mov	r3, r0
 8009f84:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8009f88:	e011      	b.n	8009fae <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009f8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f8e:	3328      	adds	r3, #40	@ 0x28
 8009f90:	2100      	movs	r1, #0
 8009f92:	4618      	mov	r0, r3
 8009f94:	f001 fc2a 	bl	800b7ec <RCCEx_PLL3_Config>
 8009f98:	4603      	mov	r3, r0
 8009f9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009f9e:	e006      	b.n	8009fae <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8009fa0:	2301      	movs	r3, #1
 8009fa2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009fa6:	e002      	b.n	8009fae <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8009fa8:	bf00      	nop
 8009faa:	e000      	b.n	8009fae <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8009fac:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009fae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	d10b      	bne.n	8009fce <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8009fb6:	4b1e      	ldr	r3, [pc, #120]	@ (800a030 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009fb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009fba:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8009fbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fc2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8009fc6:	4a1a      	ldr	r2, [pc, #104]	@ (800a030 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009fc8:	430b      	orrs	r3, r1
 8009fca:	6593      	str	r3, [r2, #88]	@ 0x58
 8009fcc:	e003      	b.n	8009fd6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009fce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009fd2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8009fd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fde:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8009fe2:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8009fe6:	2300      	movs	r3, #0
 8009fe8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8009fec:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8009ff0:	460b      	mov	r3, r1
 8009ff2:	4313      	orrs	r3, r2
 8009ff4:	d056      	beq.n	800a0a4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8009ff6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ffa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009ffe:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a002:	d038      	beq.n	800a076 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800a004:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a008:	d831      	bhi.n	800a06e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800a00a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a00e:	d034      	beq.n	800a07a <HAL_RCCEx_PeriphCLKConfig+0x382>
 800a010:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a014:	d82b      	bhi.n	800a06e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800a016:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a01a:	d01d      	beq.n	800a058 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800a01c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a020:	d825      	bhi.n	800a06e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800a022:	2b00      	cmp	r3, #0
 800a024:	d006      	beq.n	800a034 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800a026:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a02a:	d00a      	beq.n	800a042 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800a02c:	e01f      	b.n	800a06e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800a02e:	bf00      	nop
 800a030:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a034:	4ba2      	ldr	r3, [pc, #648]	@ (800a2c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a036:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a038:	4aa1      	ldr	r2, [pc, #644]	@ (800a2c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a03a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a03e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a040:	e01c      	b.n	800a07c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a042:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a046:	3308      	adds	r3, #8
 800a048:	2100      	movs	r1, #0
 800a04a:	4618      	mov	r0, r3
 800a04c:	f001 fb1c 	bl	800b688 <RCCEx_PLL2_Config>
 800a050:	4603      	mov	r3, r0
 800a052:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800a056:	e011      	b.n	800a07c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a058:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a05c:	3328      	adds	r3, #40	@ 0x28
 800a05e:	2100      	movs	r1, #0
 800a060:	4618      	mov	r0, r3
 800a062:	f001 fbc3 	bl	800b7ec <RCCEx_PLL3_Config>
 800a066:	4603      	mov	r3, r0
 800a068:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a06c:	e006      	b.n	800a07c <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800a06e:	2301      	movs	r3, #1
 800a070:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a074:	e002      	b.n	800a07c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800a076:	bf00      	nop
 800a078:	e000      	b.n	800a07c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800a07a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a07c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a080:	2b00      	cmp	r3, #0
 800a082:	d10b      	bne.n	800a09c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800a084:	4b8e      	ldr	r3, [pc, #568]	@ (800a2c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a086:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a088:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800a08c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a090:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800a094:	4a8a      	ldr	r2, [pc, #552]	@ (800a2c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a096:	430b      	orrs	r3, r1
 800a098:	6593      	str	r3, [r2, #88]	@ 0x58
 800a09a:	e003      	b.n	800a0a4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a09c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a0a0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800a0a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0ac:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800a0b0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800a0b4:	2300      	movs	r3, #0
 800a0b6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800a0ba:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800a0be:	460b      	mov	r3, r1
 800a0c0:	4313      	orrs	r3, r2
 800a0c2:	d03a      	beq.n	800a13a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800a0c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a0ca:	2b30      	cmp	r3, #48	@ 0x30
 800a0cc:	d01f      	beq.n	800a10e <HAL_RCCEx_PeriphCLKConfig+0x416>
 800a0ce:	2b30      	cmp	r3, #48	@ 0x30
 800a0d0:	d819      	bhi.n	800a106 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800a0d2:	2b20      	cmp	r3, #32
 800a0d4:	d00c      	beq.n	800a0f0 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800a0d6:	2b20      	cmp	r3, #32
 800a0d8:	d815      	bhi.n	800a106 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d019      	beq.n	800a112 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800a0de:	2b10      	cmp	r3, #16
 800a0e0:	d111      	bne.n	800a106 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a0e2:	4b77      	ldr	r3, [pc, #476]	@ (800a2c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a0e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0e6:	4a76      	ldr	r2, [pc, #472]	@ (800a2c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a0e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a0ec:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800a0ee:	e011      	b.n	800a114 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a0f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0f4:	3308      	adds	r3, #8
 800a0f6:	2102      	movs	r1, #2
 800a0f8:	4618      	mov	r0, r3
 800a0fa:	f001 fac5 	bl	800b688 <RCCEx_PLL2_Config>
 800a0fe:	4603      	mov	r3, r0
 800a100:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800a104:	e006      	b.n	800a114 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800a106:	2301      	movs	r3, #1
 800a108:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a10c:	e002      	b.n	800a114 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800a10e:	bf00      	nop
 800a110:	e000      	b.n	800a114 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800a112:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a114:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d10a      	bne.n	800a132 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800a11c:	4b68      	ldr	r3, [pc, #416]	@ (800a2c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a11e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a120:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800a124:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a128:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a12a:	4a65      	ldr	r2, [pc, #404]	@ (800a2c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a12c:	430b      	orrs	r3, r1
 800a12e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a130:	e003      	b.n	800a13a <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a132:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a136:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800a13a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a13e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a142:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800a146:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800a14a:	2300      	movs	r3, #0
 800a14c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800a150:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800a154:	460b      	mov	r3, r1
 800a156:	4313      	orrs	r3, r2
 800a158:	d051      	beq.n	800a1fe <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800a15a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a15e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a160:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a164:	d035      	beq.n	800a1d2 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800a166:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a16a:	d82e      	bhi.n	800a1ca <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800a16c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a170:	d031      	beq.n	800a1d6 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800a172:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a176:	d828      	bhi.n	800a1ca <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800a178:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a17c:	d01a      	beq.n	800a1b4 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800a17e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a182:	d822      	bhi.n	800a1ca <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800a184:	2b00      	cmp	r3, #0
 800a186:	d003      	beq.n	800a190 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800a188:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a18c:	d007      	beq.n	800a19e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800a18e:	e01c      	b.n	800a1ca <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a190:	4b4b      	ldr	r3, [pc, #300]	@ (800a2c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a192:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a194:	4a4a      	ldr	r2, [pc, #296]	@ (800a2c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a196:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a19a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800a19c:	e01c      	b.n	800a1d8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a19e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1a2:	3308      	adds	r3, #8
 800a1a4:	2100      	movs	r1, #0
 800a1a6:	4618      	mov	r0, r3
 800a1a8:	f001 fa6e 	bl	800b688 <RCCEx_PLL2_Config>
 800a1ac:	4603      	mov	r3, r0
 800a1ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800a1b2:	e011      	b.n	800a1d8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a1b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1b8:	3328      	adds	r3, #40	@ 0x28
 800a1ba:	2100      	movs	r1, #0
 800a1bc:	4618      	mov	r0, r3
 800a1be:	f001 fb15 	bl	800b7ec <RCCEx_PLL3_Config>
 800a1c2:	4603      	mov	r3, r0
 800a1c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800a1c8:	e006      	b.n	800a1d8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a1ca:	2301      	movs	r3, #1
 800a1cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a1d0:	e002      	b.n	800a1d8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800a1d2:	bf00      	nop
 800a1d4:	e000      	b.n	800a1d8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800a1d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a1d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d10a      	bne.n	800a1f6 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800a1e0:	4b37      	ldr	r3, [pc, #220]	@ (800a2c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a1e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a1e4:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800a1e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a1ee:	4a34      	ldr	r2, [pc, #208]	@ (800a2c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a1f0:	430b      	orrs	r3, r1
 800a1f2:	6513      	str	r3, [r2, #80]	@ 0x50
 800a1f4:	e003      	b.n	800a1fe <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a1f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a1fa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800a1fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a202:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a206:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800a20a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800a20e:	2300      	movs	r3, #0
 800a210:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800a214:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800a218:	460b      	mov	r3, r1
 800a21a:	4313      	orrs	r3, r2
 800a21c:	d056      	beq.n	800a2cc <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800a21e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a222:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a224:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a228:	d033      	beq.n	800a292 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800a22a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a22e:	d82c      	bhi.n	800a28a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800a230:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a234:	d02f      	beq.n	800a296 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800a236:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a23a:	d826      	bhi.n	800a28a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800a23c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a240:	d02b      	beq.n	800a29a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800a242:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a246:	d820      	bhi.n	800a28a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800a248:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a24c:	d012      	beq.n	800a274 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800a24e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a252:	d81a      	bhi.n	800a28a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800a254:	2b00      	cmp	r3, #0
 800a256:	d022      	beq.n	800a29e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800a258:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a25c:	d115      	bne.n	800a28a <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a25e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a262:	3308      	adds	r3, #8
 800a264:	2101      	movs	r1, #1
 800a266:	4618      	mov	r0, r3
 800a268:	f001 fa0e 	bl	800b688 <RCCEx_PLL2_Config>
 800a26c:	4603      	mov	r3, r0
 800a26e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800a272:	e015      	b.n	800a2a0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a274:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a278:	3328      	adds	r3, #40	@ 0x28
 800a27a:	2101      	movs	r1, #1
 800a27c:	4618      	mov	r0, r3
 800a27e:	f001 fab5 	bl	800b7ec <RCCEx_PLL3_Config>
 800a282:	4603      	mov	r3, r0
 800a284:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800a288:	e00a      	b.n	800a2a0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a28a:	2301      	movs	r3, #1
 800a28c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a290:	e006      	b.n	800a2a0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800a292:	bf00      	nop
 800a294:	e004      	b.n	800a2a0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800a296:	bf00      	nop
 800a298:	e002      	b.n	800a2a0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800a29a:	bf00      	nop
 800a29c:	e000      	b.n	800a2a0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800a29e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a2a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d10d      	bne.n	800a2c4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800a2a8:	4b05      	ldr	r3, [pc, #20]	@ (800a2c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a2aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a2ac:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800a2b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a2b4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a2b6:	4a02      	ldr	r2, [pc, #8]	@ (800a2c0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a2b8:	430b      	orrs	r3, r1
 800a2ba:	6513      	str	r3, [r2, #80]	@ 0x50
 800a2bc:	e006      	b.n	800a2cc <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800a2be:	bf00      	nop
 800a2c0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a2c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a2c8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800a2cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a2d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2d4:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800a2d8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800a2dc:	2300      	movs	r3, #0
 800a2de:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800a2e2:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800a2e6:	460b      	mov	r3, r1
 800a2e8:	4313      	orrs	r3, r2
 800a2ea:	d055      	beq.n	800a398 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800a2ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a2f0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800a2f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a2f8:	d033      	beq.n	800a362 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800a2fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a2fe:	d82c      	bhi.n	800a35a <HAL_RCCEx_PeriphCLKConfig+0x662>
 800a300:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a304:	d02f      	beq.n	800a366 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800a306:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a30a:	d826      	bhi.n	800a35a <HAL_RCCEx_PeriphCLKConfig+0x662>
 800a30c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a310:	d02b      	beq.n	800a36a <HAL_RCCEx_PeriphCLKConfig+0x672>
 800a312:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a316:	d820      	bhi.n	800a35a <HAL_RCCEx_PeriphCLKConfig+0x662>
 800a318:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a31c:	d012      	beq.n	800a344 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800a31e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a322:	d81a      	bhi.n	800a35a <HAL_RCCEx_PeriphCLKConfig+0x662>
 800a324:	2b00      	cmp	r3, #0
 800a326:	d022      	beq.n	800a36e <HAL_RCCEx_PeriphCLKConfig+0x676>
 800a328:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a32c:	d115      	bne.n	800a35a <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a32e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a332:	3308      	adds	r3, #8
 800a334:	2101      	movs	r1, #1
 800a336:	4618      	mov	r0, r3
 800a338:	f001 f9a6 	bl	800b688 <RCCEx_PLL2_Config>
 800a33c:	4603      	mov	r3, r0
 800a33e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800a342:	e015      	b.n	800a370 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a344:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a348:	3328      	adds	r3, #40	@ 0x28
 800a34a:	2101      	movs	r1, #1
 800a34c:	4618      	mov	r0, r3
 800a34e:	f001 fa4d 	bl	800b7ec <RCCEx_PLL3_Config>
 800a352:	4603      	mov	r3, r0
 800a354:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800a358:	e00a      	b.n	800a370 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800a35a:	2301      	movs	r3, #1
 800a35c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a360:	e006      	b.n	800a370 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800a362:	bf00      	nop
 800a364:	e004      	b.n	800a370 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800a366:	bf00      	nop
 800a368:	e002      	b.n	800a370 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800a36a:	bf00      	nop
 800a36c:	e000      	b.n	800a370 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800a36e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a370:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a374:	2b00      	cmp	r3, #0
 800a376:	d10b      	bne.n	800a390 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800a378:	4ba3      	ldr	r3, [pc, #652]	@ (800a608 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a37a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a37c:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800a380:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a384:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800a388:	4a9f      	ldr	r2, [pc, #636]	@ (800a608 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a38a:	430b      	orrs	r3, r1
 800a38c:	6593      	str	r3, [r2, #88]	@ 0x58
 800a38e:	e003      	b.n	800a398 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a390:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a394:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800a398:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a39c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3a0:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800a3a4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800a3a8:	2300      	movs	r3, #0
 800a3aa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800a3ae:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800a3b2:	460b      	mov	r3, r1
 800a3b4:	4313      	orrs	r3, r2
 800a3b6:	d037      	beq.n	800a428 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800a3b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a3bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a3be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a3c2:	d00e      	beq.n	800a3e2 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800a3c4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a3c8:	d816      	bhi.n	800a3f8 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	d018      	beq.n	800a400 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800a3ce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a3d2:	d111      	bne.n	800a3f8 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a3d4:	4b8c      	ldr	r3, [pc, #560]	@ (800a608 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a3d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3d8:	4a8b      	ldr	r2, [pc, #556]	@ (800a608 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a3da:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a3de:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800a3e0:	e00f      	b.n	800a402 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a3e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a3e6:	3308      	adds	r3, #8
 800a3e8:	2101      	movs	r1, #1
 800a3ea:	4618      	mov	r0, r3
 800a3ec:	f001 f94c 	bl	800b688 <RCCEx_PLL2_Config>
 800a3f0:	4603      	mov	r3, r0
 800a3f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800a3f6:	e004      	b.n	800a402 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a3f8:	2301      	movs	r3, #1
 800a3fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a3fe:	e000      	b.n	800a402 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800a400:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a402:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a406:	2b00      	cmp	r3, #0
 800a408:	d10a      	bne.n	800a420 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800a40a:	4b7f      	ldr	r3, [pc, #508]	@ (800a608 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a40c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a40e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800a412:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a416:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a418:	4a7b      	ldr	r2, [pc, #492]	@ (800a608 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a41a:	430b      	orrs	r3, r1
 800a41c:	6513      	str	r3, [r2, #80]	@ 0x50
 800a41e:	e003      	b.n	800a428 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a420:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a424:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800a428:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a42c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a430:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800a434:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a438:	2300      	movs	r3, #0
 800a43a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800a43e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800a442:	460b      	mov	r3, r1
 800a444:	4313      	orrs	r3, r2
 800a446:	d039      	beq.n	800a4bc <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800a448:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a44c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a44e:	2b03      	cmp	r3, #3
 800a450:	d81c      	bhi.n	800a48c <HAL_RCCEx_PeriphCLKConfig+0x794>
 800a452:	a201      	add	r2, pc, #4	@ (adr r2, 800a458 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800a454:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a458:	0800a495 	.word	0x0800a495
 800a45c:	0800a469 	.word	0x0800a469
 800a460:	0800a477 	.word	0x0800a477
 800a464:	0800a495 	.word	0x0800a495
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a468:	4b67      	ldr	r3, [pc, #412]	@ (800a608 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a46a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a46c:	4a66      	ldr	r2, [pc, #408]	@ (800a608 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a46e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a472:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800a474:	e00f      	b.n	800a496 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a476:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a47a:	3308      	adds	r3, #8
 800a47c:	2102      	movs	r1, #2
 800a47e:	4618      	mov	r0, r3
 800a480:	f001 f902 	bl	800b688 <RCCEx_PLL2_Config>
 800a484:	4603      	mov	r3, r0
 800a486:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800a48a:	e004      	b.n	800a496 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800a48c:	2301      	movs	r3, #1
 800a48e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a492:	e000      	b.n	800a496 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800a494:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a496:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d10a      	bne.n	800a4b4 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800a49e:	4b5a      	ldr	r3, [pc, #360]	@ (800a608 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a4a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a4a2:	f023 0103 	bic.w	r1, r3, #3
 800a4a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a4aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a4ac:	4a56      	ldr	r2, [pc, #344]	@ (800a608 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a4ae:	430b      	orrs	r3, r1
 800a4b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a4b2:	e003      	b.n	800a4bc <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a4b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a4b8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a4bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a4c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4c4:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800a4c8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a4cc:	2300      	movs	r3, #0
 800a4ce:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800a4d2:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800a4d6:	460b      	mov	r3, r1
 800a4d8:	4313      	orrs	r3, r2
 800a4da:	f000 809f 	beq.w	800a61c <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a4de:	4b4b      	ldr	r3, [pc, #300]	@ (800a60c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	4a4a      	ldr	r2, [pc, #296]	@ (800a60c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800a4e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a4e8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a4ea:	f7f8 fd93 	bl	8003014 <HAL_GetTick>
 800a4ee:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a4f2:	e00b      	b.n	800a50c <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a4f4:	f7f8 fd8e 	bl	8003014 <HAL_GetTick>
 800a4f8:	4602      	mov	r2, r0
 800a4fa:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800a4fe:	1ad3      	subs	r3, r2, r3
 800a500:	2b64      	cmp	r3, #100	@ 0x64
 800a502:	d903      	bls.n	800a50c <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800a504:	2303      	movs	r3, #3
 800a506:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a50a:	e005      	b.n	800a518 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a50c:	4b3f      	ldr	r3, [pc, #252]	@ (800a60c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a514:	2b00      	cmp	r3, #0
 800a516:	d0ed      	beq.n	800a4f4 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800a518:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	d179      	bne.n	800a614 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800a520:	4b39      	ldr	r3, [pc, #228]	@ (800a608 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a522:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800a524:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a528:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a52c:	4053      	eors	r3, r2
 800a52e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a532:	2b00      	cmp	r3, #0
 800a534:	d015      	beq.n	800a562 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a536:	4b34      	ldr	r3, [pc, #208]	@ (800a608 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a538:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a53a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a53e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a542:	4b31      	ldr	r3, [pc, #196]	@ (800a608 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a544:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a546:	4a30      	ldr	r2, [pc, #192]	@ (800a608 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a548:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a54c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a54e:	4b2e      	ldr	r3, [pc, #184]	@ (800a608 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a550:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a552:	4a2d      	ldr	r2, [pc, #180]	@ (800a608 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a554:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a558:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800a55a:	4a2b      	ldr	r2, [pc, #172]	@ (800a608 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a55c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800a560:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800a562:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a566:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a56a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a56e:	d118      	bne.n	800a5a2 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a570:	f7f8 fd50 	bl	8003014 <HAL_GetTick>
 800a574:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a578:	e00d      	b.n	800a596 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a57a:	f7f8 fd4b 	bl	8003014 <HAL_GetTick>
 800a57e:	4602      	mov	r2, r0
 800a580:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800a584:	1ad2      	subs	r2, r2, r3
 800a586:	f241 3388 	movw	r3, #5000	@ 0x1388
 800a58a:	429a      	cmp	r2, r3
 800a58c:	d903      	bls.n	800a596 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800a58e:	2303      	movs	r3, #3
 800a590:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800a594:	e005      	b.n	800a5a2 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a596:	4b1c      	ldr	r3, [pc, #112]	@ (800a608 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a598:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a59a:	f003 0302 	and.w	r3, r3, #2
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d0eb      	beq.n	800a57a <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800a5a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d129      	bne.n	800a5fe <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a5aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a5ae:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a5b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a5b6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a5ba:	d10e      	bne.n	800a5da <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800a5bc:	4b12      	ldr	r3, [pc, #72]	@ (800a608 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a5be:	691b      	ldr	r3, [r3, #16]
 800a5c0:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800a5c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a5c8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a5cc:	091a      	lsrs	r2, r3, #4
 800a5ce:	4b10      	ldr	r3, [pc, #64]	@ (800a610 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800a5d0:	4013      	ands	r3, r2
 800a5d2:	4a0d      	ldr	r2, [pc, #52]	@ (800a608 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a5d4:	430b      	orrs	r3, r1
 800a5d6:	6113      	str	r3, [r2, #16]
 800a5d8:	e005      	b.n	800a5e6 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800a5da:	4b0b      	ldr	r3, [pc, #44]	@ (800a608 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a5dc:	691b      	ldr	r3, [r3, #16]
 800a5de:	4a0a      	ldr	r2, [pc, #40]	@ (800a608 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a5e0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800a5e4:	6113      	str	r3, [r2, #16]
 800a5e6:	4b08      	ldr	r3, [pc, #32]	@ (800a608 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a5e8:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800a5ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a5ee:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a5f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a5f6:	4a04      	ldr	r2, [pc, #16]	@ (800a608 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a5f8:	430b      	orrs	r3, r1
 800a5fa:	6713      	str	r3, [r2, #112]	@ 0x70
 800a5fc:	e00e      	b.n	800a61c <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a5fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a602:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800a606:	e009      	b.n	800a61c <HAL_RCCEx_PeriphCLKConfig+0x924>
 800a608:	58024400 	.word	0x58024400
 800a60c:	58024800 	.word	0x58024800
 800a610:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a614:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a618:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800a61c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a620:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a624:	f002 0301 	and.w	r3, r2, #1
 800a628:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a62c:	2300      	movs	r3, #0
 800a62e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a632:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800a636:	460b      	mov	r3, r1
 800a638:	4313      	orrs	r3, r2
 800a63a:	f000 8089 	beq.w	800a750 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800a63e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a642:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a644:	2b28      	cmp	r3, #40	@ 0x28
 800a646:	d86b      	bhi.n	800a720 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800a648:	a201      	add	r2, pc, #4	@ (adr r2, 800a650 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800a64a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a64e:	bf00      	nop
 800a650:	0800a729 	.word	0x0800a729
 800a654:	0800a721 	.word	0x0800a721
 800a658:	0800a721 	.word	0x0800a721
 800a65c:	0800a721 	.word	0x0800a721
 800a660:	0800a721 	.word	0x0800a721
 800a664:	0800a721 	.word	0x0800a721
 800a668:	0800a721 	.word	0x0800a721
 800a66c:	0800a721 	.word	0x0800a721
 800a670:	0800a6f5 	.word	0x0800a6f5
 800a674:	0800a721 	.word	0x0800a721
 800a678:	0800a721 	.word	0x0800a721
 800a67c:	0800a721 	.word	0x0800a721
 800a680:	0800a721 	.word	0x0800a721
 800a684:	0800a721 	.word	0x0800a721
 800a688:	0800a721 	.word	0x0800a721
 800a68c:	0800a721 	.word	0x0800a721
 800a690:	0800a70b 	.word	0x0800a70b
 800a694:	0800a721 	.word	0x0800a721
 800a698:	0800a721 	.word	0x0800a721
 800a69c:	0800a721 	.word	0x0800a721
 800a6a0:	0800a721 	.word	0x0800a721
 800a6a4:	0800a721 	.word	0x0800a721
 800a6a8:	0800a721 	.word	0x0800a721
 800a6ac:	0800a721 	.word	0x0800a721
 800a6b0:	0800a729 	.word	0x0800a729
 800a6b4:	0800a721 	.word	0x0800a721
 800a6b8:	0800a721 	.word	0x0800a721
 800a6bc:	0800a721 	.word	0x0800a721
 800a6c0:	0800a721 	.word	0x0800a721
 800a6c4:	0800a721 	.word	0x0800a721
 800a6c8:	0800a721 	.word	0x0800a721
 800a6cc:	0800a721 	.word	0x0800a721
 800a6d0:	0800a729 	.word	0x0800a729
 800a6d4:	0800a721 	.word	0x0800a721
 800a6d8:	0800a721 	.word	0x0800a721
 800a6dc:	0800a721 	.word	0x0800a721
 800a6e0:	0800a721 	.word	0x0800a721
 800a6e4:	0800a721 	.word	0x0800a721
 800a6e8:	0800a721 	.word	0x0800a721
 800a6ec:	0800a721 	.word	0x0800a721
 800a6f0:	0800a729 	.word	0x0800a729
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a6f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a6f8:	3308      	adds	r3, #8
 800a6fa:	2101      	movs	r1, #1
 800a6fc:	4618      	mov	r0, r3
 800a6fe:	f000 ffc3 	bl	800b688 <RCCEx_PLL2_Config>
 800a702:	4603      	mov	r3, r0
 800a704:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800a708:	e00f      	b.n	800a72a <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a70a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a70e:	3328      	adds	r3, #40	@ 0x28
 800a710:	2101      	movs	r1, #1
 800a712:	4618      	mov	r0, r3
 800a714:	f001 f86a 	bl	800b7ec <RCCEx_PLL3_Config>
 800a718:	4603      	mov	r3, r0
 800a71a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800a71e:	e004      	b.n	800a72a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a720:	2301      	movs	r3, #1
 800a722:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a726:	e000      	b.n	800a72a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800a728:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a72a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d10a      	bne.n	800a748 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800a732:	4bbf      	ldr	r3, [pc, #764]	@ (800aa30 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a734:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a736:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800a73a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a73e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a740:	4abb      	ldr	r2, [pc, #748]	@ (800aa30 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a742:	430b      	orrs	r3, r1
 800a744:	6553      	str	r3, [r2, #84]	@ 0x54
 800a746:	e003      	b.n	800a750 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a748:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a74c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800a750:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a754:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a758:	f002 0302 	and.w	r3, r2, #2
 800a75c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a760:	2300      	movs	r3, #0
 800a762:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800a766:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800a76a:	460b      	mov	r3, r1
 800a76c:	4313      	orrs	r3, r2
 800a76e:	d041      	beq.n	800a7f4 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800a770:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a774:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a776:	2b05      	cmp	r3, #5
 800a778:	d824      	bhi.n	800a7c4 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800a77a:	a201      	add	r2, pc, #4	@ (adr r2, 800a780 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800a77c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a780:	0800a7cd 	.word	0x0800a7cd
 800a784:	0800a799 	.word	0x0800a799
 800a788:	0800a7af 	.word	0x0800a7af
 800a78c:	0800a7cd 	.word	0x0800a7cd
 800a790:	0800a7cd 	.word	0x0800a7cd
 800a794:	0800a7cd 	.word	0x0800a7cd
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a798:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a79c:	3308      	adds	r3, #8
 800a79e:	2101      	movs	r1, #1
 800a7a0:	4618      	mov	r0, r3
 800a7a2:	f000 ff71 	bl	800b688 <RCCEx_PLL2_Config>
 800a7a6:	4603      	mov	r3, r0
 800a7a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800a7ac:	e00f      	b.n	800a7ce <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a7ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a7b2:	3328      	adds	r3, #40	@ 0x28
 800a7b4:	2101      	movs	r1, #1
 800a7b6:	4618      	mov	r0, r3
 800a7b8:	f001 f818 	bl	800b7ec <RCCEx_PLL3_Config>
 800a7bc:	4603      	mov	r3, r0
 800a7be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800a7c2:	e004      	b.n	800a7ce <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a7c4:	2301      	movs	r3, #1
 800a7c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a7ca:	e000      	b.n	800a7ce <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800a7cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a7ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d10a      	bne.n	800a7ec <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800a7d6:	4b96      	ldr	r3, [pc, #600]	@ (800aa30 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a7d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a7da:	f023 0107 	bic.w	r1, r3, #7
 800a7de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a7e2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a7e4:	4a92      	ldr	r2, [pc, #584]	@ (800aa30 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a7e6:	430b      	orrs	r3, r1
 800a7e8:	6553      	str	r3, [r2, #84]	@ 0x54
 800a7ea:	e003      	b.n	800a7f4 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a7ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a7f0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a7f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a7f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7fc:	f002 0304 	and.w	r3, r2, #4
 800a800:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a804:	2300      	movs	r3, #0
 800a806:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a80a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800a80e:	460b      	mov	r3, r1
 800a810:	4313      	orrs	r3, r2
 800a812:	d044      	beq.n	800a89e <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800a814:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a818:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a81c:	2b05      	cmp	r3, #5
 800a81e:	d825      	bhi.n	800a86c <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800a820:	a201      	add	r2, pc, #4	@ (adr r2, 800a828 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800a822:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a826:	bf00      	nop
 800a828:	0800a875 	.word	0x0800a875
 800a82c:	0800a841 	.word	0x0800a841
 800a830:	0800a857 	.word	0x0800a857
 800a834:	0800a875 	.word	0x0800a875
 800a838:	0800a875 	.word	0x0800a875
 800a83c:	0800a875 	.word	0x0800a875
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a840:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a844:	3308      	adds	r3, #8
 800a846:	2101      	movs	r1, #1
 800a848:	4618      	mov	r0, r3
 800a84a:	f000 ff1d 	bl	800b688 <RCCEx_PLL2_Config>
 800a84e:	4603      	mov	r3, r0
 800a850:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800a854:	e00f      	b.n	800a876 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a856:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a85a:	3328      	adds	r3, #40	@ 0x28
 800a85c:	2101      	movs	r1, #1
 800a85e:	4618      	mov	r0, r3
 800a860:	f000 ffc4 	bl	800b7ec <RCCEx_PLL3_Config>
 800a864:	4603      	mov	r3, r0
 800a866:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800a86a:	e004      	b.n	800a876 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a86c:	2301      	movs	r3, #1
 800a86e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a872:	e000      	b.n	800a876 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800a874:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a876:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d10b      	bne.n	800a896 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a87e:	4b6c      	ldr	r3, [pc, #432]	@ (800aa30 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a880:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a882:	f023 0107 	bic.w	r1, r3, #7
 800a886:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a88a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a88e:	4a68      	ldr	r2, [pc, #416]	@ (800aa30 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a890:	430b      	orrs	r3, r1
 800a892:	6593      	str	r3, [r2, #88]	@ 0x58
 800a894:	e003      	b.n	800a89e <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a896:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a89a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800a89e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a8a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8a6:	f002 0320 	and.w	r3, r2, #32
 800a8aa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a8ae:	2300      	movs	r3, #0
 800a8b0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a8b4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800a8b8:	460b      	mov	r3, r1
 800a8ba:	4313      	orrs	r3, r2
 800a8bc:	d055      	beq.n	800a96a <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800a8be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a8c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a8c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a8ca:	d033      	beq.n	800a934 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800a8cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a8d0:	d82c      	bhi.n	800a92c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800a8d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a8d6:	d02f      	beq.n	800a938 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800a8d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a8dc:	d826      	bhi.n	800a92c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800a8de:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a8e2:	d02b      	beq.n	800a93c <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800a8e4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a8e8:	d820      	bhi.n	800a92c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800a8ea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a8ee:	d012      	beq.n	800a916 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800a8f0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a8f4:	d81a      	bhi.n	800a92c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d022      	beq.n	800a940 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800a8fa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a8fe:	d115      	bne.n	800a92c <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a900:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a904:	3308      	adds	r3, #8
 800a906:	2100      	movs	r1, #0
 800a908:	4618      	mov	r0, r3
 800a90a:	f000 febd 	bl	800b688 <RCCEx_PLL2_Config>
 800a90e:	4603      	mov	r3, r0
 800a910:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800a914:	e015      	b.n	800a942 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a916:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a91a:	3328      	adds	r3, #40	@ 0x28
 800a91c:	2102      	movs	r1, #2
 800a91e:	4618      	mov	r0, r3
 800a920:	f000 ff64 	bl	800b7ec <RCCEx_PLL3_Config>
 800a924:	4603      	mov	r3, r0
 800a926:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800a92a:	e00a      	b.n	800a942 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a92c:	2301      	movs	r3, #1
 800a92e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a932:	e006      	b.n	800a942 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800a934:	bf00      	nop
 800a936:	e004      	b.n	800a942 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800a938:	bf00      	nop
 800a93a:	e002      	b.n	800a942 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800a93c:	bf00      	nop
 800a93e:	e000      	b.n	800a942 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800a940:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a942:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a946:	2b00      	cmp	r3, #0
 800a948:	d10b      	bne.n	800a962 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a94a:	4b39      	ldr	r3, [pc, #228]	@ (800aa30 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a94c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a94e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800a952:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a956:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a95a:	4a35      	ldr	r2, [pc, #212]	@ (800aa30 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a95c:	430b      	orrs	r3, r1
 800a95e:	6553      	str	r3, [r2, #84]	@ 0x54
 800a960:	e003      	b.n	800a96a <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a962:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a966:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800a96a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a96e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a972:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800a976:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a97a:	2300      	movs	r3, #0
 800a97c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800a980:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800a984:	460b      	mov	r3, r1
 800a986:	4313      	orrs	r3, r2
 800a988:	d058      	beq.n	800aa3c <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800a98a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a98e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a992:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800a996:	d033      	beq.n	800aa00 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800a998:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800a99c:	d82c      	bhi.n	800a9f8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800a99e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a9a2:	d02f      	beq.n	800aa04 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800a9a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a9a8:	d826      	bhi.n	800a9f8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800a9aa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a9ae:	d02b      	beq.n	800aa08 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800a9b0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a9b4:	d820      	bhi.n	800a9f8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800a9b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a9ba:	d012      	beq.n	800a9e2 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800a9bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a9c0:	d81a      	bhi.n	800a9f8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d022      	beq.n	800aa0c <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800a9c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a9ca:	d115      	bne.n	800a9f8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a9cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a9d0:	3308      	adds	r3, #8
 800a9d2:	2100      	movs	r1, #0
 800a9d4:	4618      	mov	r0, r3
 800a9d6:	f000 fe57 	bl	800b688 <RCCEx_PLL2_Config>
 800a9da:	4603      	mov	r3, r0
 800a9dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800a9e0:	e015      	b.n	800aa0e <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a9e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a9e6:	3328      	adds	r3, #40	@ 0x28
 800a9e8:	2102      	movs	r1, #2
 800a9ea:	4618      	mov	r0, r3
 800a9ec:	f000 fefe 	bl	800b7ec <RCCEx_PLL3_Config>
 800a9f0:	4603      	mov	r3, r0
 800a9f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800a9f6:	e00a      	b.n	800aa0e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a9f8:	2301      	movs	r3, #1
 800a9fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a9fe:	e006      	b.n	800aa0e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800aa00:	bf00      	nop
 800aa02:	e004      	b.n	800aa0e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800aa04:	bf00      	nop
 800aa06:	e002      	b.n	800aa0e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800aa08:	bf00      	nop
 800aa0a:	e000      	b.n	800aa0e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800aa0c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aa0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d10e      	bne.n	800aa34 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800aa16:	4b06      	ldr	r3, [pc, #24]	@ (800aa30 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800aa18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aa1a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800aa1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aa22:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800aa26:	4a02      	ldr	r2, [pc, #8]	@ (800aa30 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800aa28:	430b      	orrs	r3, r1
 800aa2a:	6593      	str	r3, [r2, #88]	@ 0x58
 800aa2c:	e006      	b.n	800aa3c <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800aa2e:	bf00      	nop
 800aa30:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aa34:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800aa38:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800aa3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aa40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa44:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800aa48:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800aa4c:	2300      	movs	r3, #0
 800aa4e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800aa52:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800aa56:	460b      	mov	r3, r1
 800aa58:	4313      	orrs	r3, r2
 800aa5a:	d055      	beq.n	800ab08 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800aa5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aa60:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800aa64:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800aa68:	d033      	beq.n	800aad2 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800aa6a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800aa6e:	d82c      	bhi.n	800aaca <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800aa70:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800aa74:	d02f      	beq.n	800aad6 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800aa76:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800aa7a:	d826      	bhi.n	800aaca <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800aa7c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800aa80:	d02b      	beq.n	800aada <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800aa82:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800aa86:	d820      	bhi.n	800aaca <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800aa88:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800aa8c:	d012      	beq.n	800aab4 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800aa8e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800aa92:	d81a      	bhi.n	800aaca <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d022      	beq.n	800aade <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800aa98:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800aa9c:	d115      	bne.n	800aaca <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800aa9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aaa2:	3308      	adds	r3, #8
 800aaa4:	2100      	movs	r1, #0
 800aaa6:	4618      	mov	r0, r3
 800aaa8:	f000 fdee 	bl	800b688 <RCCEx_PLL2_Config>
 800aaac:	4603      	mov	r3, r0
 800aaae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800aab2:	e015      	b.n	800aae0 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800aab4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aab8:	3328      	adds	r3, #40	@ 0x28
 800aaba:	2102      	movs	r1, #2
 800aabc:	4618      	mov	r0, r3
 800aabe:	f000 fe95 	bl	800b7ec <RCCEx_PLL3_Config>
 800aac2:	4603      	mov	r3, r0
 800aac4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800aac8:	e00a      	b.n	800aae0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800aaca:	2301      	movs	r3, #1
 800aacc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800aad0:	e006      	b.n	800aae0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800aad2:	bf00      	nop
 800aad4:	e004      	b.n	800aae0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800aad6:	bf00      	nop
 800aad8:	e002      	b.n	800aae0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800aada:	bf00      	nop
 800aadc:	e000      	b.n	800aae0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800aade:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aae0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d10b      	bne.n	800ab00 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800aae8:	4ba1      	ldr	r3, [pc, #644]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800aaea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aaec:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800aaf0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aaf4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800aaf8:	4a9d      	ldr	r2, [pc, #628]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800aafa:	430b      	orrs	r3, r1
 800aafc:	6593      	str	r3, [r2, #88]	@ 0x58
 800aafe:	e003      	b.n	800ab08 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ab00:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ab04:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800ab08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ab0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab10:	f002 0308 	and.w	r3, r2, #8
 800ab14:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ab18:	2300      	movs	r3, #0
 800ab1a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ab1e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800ab22:	460b      	mov	r3, r1
 800ab24:	4313      	orrs	r3, r2
 800ab26:	d01e      	beq.n	800ab66 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800ab28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ab2c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ab30:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ab34:	d10c      	bne.n	800ab50 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800ab36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ab3a:	3328      	adds	r3, #40	@ 0x28
 800ab3c:	2102      	movs	r1, #2
 800ab3e:	4618      	mov	r0, r3
 800ab40:	f000 fe54 	bl	800b7ec <RCCEx_PLL3_Config>
 800ab44:	4603      	mov	r3, r0
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d002      	beq.n	800ab50 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800ab4a:	2301      	movs	r3, #1
 800ab4c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800ab50:	4b87      	ldr	r3, [pc, #540]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ab52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ab54:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ab58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ab5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ab60:	4a83      	ldr	r2, [pc, #524]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ab62:	430b      	orrs	r3, r1
 800ab64:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800ab66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ab6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab6e:	f002 0310 	and.w	r3, r2, #16
 800ab72:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ab76:	2300      	movs	r3, #0
 800ab78:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ab7c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800ab80:	460b      	mov	r3, r1
 800ab82:	4313      	orrs	r3, r2
 800ab84:	d01e      	beq.n	800abc4 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800ab86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ab8a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ab8e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ab92:	d10c      	bne.n	800abae <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800ab94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ab98:	3328      	adds	r3, #40	@ 0x28
 800ab9a:	2102      	movs	r1, #2
 800ab9c:	4618      	mov	r0, r3
 800ab9e:	f000 fe25 	bl	800b7ec <RCCEx_PLL3_Config>
 800aba2:	4603      	mov	r3, r0
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d002      	beq.n	800abae <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800aba8:	2301      	movs	r3, #1
 800abaa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800abae:	4b70      	ldr	r3, [pc, #448]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800abb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800abb2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800abb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800abba:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800abbe:	4a6c      	ldr	r2, [pc, #432]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800abc0:	430b      	orrs	r3, r1
 800abc2:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800abc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800abc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abcc:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800abd0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800abd4:	2300      	movs	r3, #0
 800abd6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800abda:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800abde:	460b      	mov	r3, r1
 800abe0:	4313      	orrs	r3, r2
 800abe2:	d03e      	beq.n	800ac62 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800abe4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800abe8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800abec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800abf0:	d022      	beq.n	800ac38 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800abf2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800abf6:	d81b      	bhi.n	800ac30 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d003      	beq.n	800ac04 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800abfc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ac00:	d00b      	beq.n	800ac1a <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800ac02:	e015      	b.n	800ac30 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ac04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ac08:	3308      	adds	r3, #8
 800ac0a:	2100      	movs	r1, #0
 800ac0c:	4618      	mov	r0, r3
 800ac0e:	f000 fd3b 	bl	800b688 <RCCEx_PLL2_Config>
 800ac12:	4603      	mov	r3, r0
 800ac14:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800ac18:	e00f      	b.n	800ac3a <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ac1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ac1e:	3328      	adds	r3, #40	@ 0x28
 800ac20:	2102      	movs	r1, #2
 800ac22:	4618      	mov	r0, r3
 800ac24:	f000 fde2 	bl	800b7ec <RCCEx_PLL3_Config>
 800ac28:	4603      	mov	r3, r0
 800ac2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800ac2e:	e004      	b.n	800ac3a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ac30:	2301      	movs	r3, #1
 800ac32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ac36:	e000      	b.n	800ac3a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800ac38:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ac3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	d10b      	bne.n	800ac5a <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800ac42:	4b4b      	ldr	r3, [pc, #300]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ac44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ac46:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800ac4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ac4e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800ac52:	4a47      	ldr	r2, [pc, #284]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ac54:	430b      	orrs	r3, r1
 800ac56:	6593      	str	r3, [r2, #88]	@ 0x58
 800ac58:	e003      	b.n	800ac62 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ac5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ac5e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800ac62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ac66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac6a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800ac6e:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ac70:	2300      	movs	r3, #0
 800ac72:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ac74:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800ac78:	460b      	mov	r3, r1
 800ac7a:	4313      	orrs	r3, r2
 800ac7c:	d03b      	beq.n	800acf6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800ac7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ac82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ac86:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800ac8a:	d01f      	beq.n	800accc <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800ac8c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800ac90:	d818      	bhi.n	800acc4 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800ac92:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ac96:	d003      	beq.n	800aca0 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800ac98:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ac9c:	d007      	beq.n	800acae <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800ac9e:	e011      	b.n	800acc4 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800aca0:	4b33      	ldr	r3, [pc, #204]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800aca2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aca4:	4a32      	ldr	r2, [pc, #200]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800aca6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800acaa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800acac:	e00f      	b.n	800acce <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800acae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800acb2:	3328      	adds	r3, #40	@ 0x28
 800acb4:	2101      	movs	r1, #1
 800acb6:	4618      	mov	r0, r3
 800acb8:	f000 fd98 	bl	800b7ec <RCCEx_PLL3_Config>
 800acbc:	4603      	mov	r3, r0
 800acbe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800acc2:	e004      	b.n	800acce <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800acc4:	2301      	movs	r3, #1
 800acc6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800acca:	e000      	b.n	800acce <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800accc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800acce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d10b      	bne.n	800acee <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800acd6:	4b26      	ldr	r3, [pc, #152]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800acd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800acda:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800acde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ace2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ace6:	4a22      	ldr	r2, [pc, #136]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ace8:	430b      	orrs	r3, r1
 800acea:	6553      	str	r3, [r2, #84]	@ 0x54
 800acec:	e003      	b.n	800acf6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800acee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800acf2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800acf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800acfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acfe:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800ad02:	673b      	str	r3, [r7, #112]	@ 0x70
 800ad04:	2300      	movs	r3, #0
 800ad06:	677b      	str	r3, [r7, #116]	@ 0x74
 800ad08:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800ad0c:	460b      	mov	r3, r1
 800ad0e:	4313      	orrs	r3, r2
 800ad10:	d034      	beq.n	800ad7c <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800ad12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ad16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	d003      	beq.n	800ad24 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800ad1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ad20:	d007      	beq.n	800ad32 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800ad22:	e011      	b.n	800ad48 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ad24:	4b12      	ldr	r3, [pc, #72]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ad26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad28:	4a11      	ldr	r2, [pc, #68]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ad2a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ad2e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800ad30:	e00e      	b.n	800ad50 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ad32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ad36:	3308      	adds	r3, #8
 800ad38:	2102      	movs	r1, #2
 800ad3a:	4618      	mov	r0, r3
 800ad3c:	f000 fca4 	bl	800b688 <RCCEx_PLL2_Config>
 800ad40:	4603      	mov	r3, r0
 800ad42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800ad46:	e003      	b.n	800ad50 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800ad48:	2301      	movs	r3, #1
 800ad4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ad4e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ad50:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	d10d      	bne.n	800ad74 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800ad58:	4b05      	ldr	r3, [pc, #20]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ad5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ad5c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800ad60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ad64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ad66:	4a02      	ldr	r2, [pc, #8]	@ (800ad70 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ad68:	430b      	orrs	r3, r1
 800ad6a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800ad6c:	e006      	b.n	800ad7c <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800ad6e:	bf00      	nop
 800ad70:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ad74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ad78:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800ad7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ad80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad84:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800ad88:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ad8a:	2300      	movs	r3, #0
 800ad8c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800ad8e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800ad92:	460b      	mov	r3, r1
 800ad94:	4313      	orrs	r3, r2
 800ad96:	d00c      	beq.n	800adb2 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800ad98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ad9c:	3328      	adds	r3, #40	@ 0x28
 800ad9e:	2102      	movs	r1, #2
 800ada0:	4618      	mov	r0, r3
 800ada2:	f000 fd23 	bl	800b7ec <RCCEx_PLL3_Config>
 800ada6:	4603      	mov	r3, r0
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d002      	beq.n	800adb2 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800adac:	2301      	movs	r3, #1
 800adae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800adb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800adb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adba:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800adbe:	663b      	str	r3, [r7, #96]	@ 0x60
 800adc0:	2300      	movs	r3, #0
 800adc2:	667b      	str	r3, [r7, #100]	@ 0x64
 800adc4:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800adc8:	460b      	mov	r3, r1
 800adca:	4313      	orrs	r3, r2
 800adcc:	d038      	beq.n	800ae40 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800adce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800add2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800add6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800adda:	d018      	beq.n	800ae0e <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800addc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ade0:	d811      	bhi.n	800ae06 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800ade2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ade6:	d014      	beq.n	800ae12 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800ade8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800adec:	d80b      	bhi.n	800ae06 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d011      	beq.n	800ae16 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800adf2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800adf6:	d106      	bne.n	800ae06 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800adf8:	4bc3      	ldr	r3, [pc, #780]	@ (800b108 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800adfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800adfc:	4ac2      	ldr	r2, [pc, #776]	@ (800b108 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800adfe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ae02:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800ae04:	e008      	b.n	800ae18 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ae06:	2301      	movs	r3, #1
 800ae08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ae0c:	e004      	b.n	800ae18 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800ae0e:	bf00      	nop
 800ae10:	e002      	b.n	800ae18 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800ae12:	bf00      	nop
 800ae14:	e000      	b.n	800ae18 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800ae16:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ae18:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ae1c:	2b00      	cmp	r3, #0
 800ae1e:	d10b      	bne.n	800ae38 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800ae20:	4bb9      	ldr	r3, [pc, #740]	@ (800b108 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ae22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ae24:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800ae28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ae2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae30:	4ab5      	ldr	r2, [pc, #724]	@ (800b108 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ae32:	430b      	orrs	r3, r1
 800ae34:	6553      	str	r3, [r2, #84]	@ 0x54
 800ae36:	e003      	b.n	800ae40 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ae38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ae3c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800ae40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ae44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae48:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800ae4c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ae4e:	2300      	movs	r3, #0
 800ae50:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ae52:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800ae56:	460b      	mov	r3, r1
 800ae58:	4313      	orrs	r3, r2
 800ae5a:	d009      	beq.n	800ae70 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800ae5c:	4baa      	ldr	r3, [pc, #680]	@ (800b108 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ae5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ae60:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800ae64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ae68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ae6a:	4aa7      	ldr	r2, [pc, #668]	@ (800b108 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ae6c:	430b      	orrs	r3, r1
 800ae6e:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800ae70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ae74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae78:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800ae7c:	653b      	str	r3, [r7, #80]	@ 0x50
 800ae7e:	2300      	movs	r3, #0
 800ae80:	657b      	str	r3, [r7, #84]	@ 0x54
 800ae82:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800ae86:	460b      	mov	r3, r1
 800ae88:	4313      	orrs	r3, r2
 800ae8a:	d00a      	beq.n	800aea2 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800ae8c:	4b9e      	ldr	r3, [pc, #632]	@ (800b108 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ae8e:	691b      	ldr	r3, [r3, #16]
 800ae90:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800ae94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ae98:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800ae9c:	4a9a      	ldr	r2, [pc, #616]	@ (800b108 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ae9e:	430b      	orrs	r3, r1
 800aea0:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800aea2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aea6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aeaa:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800aeae:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aeb0:	2300      	movs	r3, #0
 800aeb2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800aeb4:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800aeb8:	460b      	mov	r3, r1
 800aeba:	4313      	orrs	r3, r2
 800aebc:	d009      	beq.n	800aed2 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800aebe:	4b92      	ldr	r3, [pc, #584]	@ (800b108 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800aec0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aec2:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800aec6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aeca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aecc:	4a8e      	ldr	r2, [pc, #568]	@ (800b108 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800aece:	430b      	orrs	r3, r1
 800aed0:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800aed2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aed6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aeda:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800aede:	643b      	str	r3, [r7, #64]	@ 0x40
 800aee0:	2300      	movs	r3, #0
 800aee2:	647b      	str	r3, [r7, #68]	@ 0x44
 800aee4:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800aee8:	460b      	mov	r3, r1
 800aeea:	4313      	orrs	r3, r2
 800aeec:	d00e      	beq.n	800af0c <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800aeee:	4b86      	ldr	r3, [pc, #536]	@ (800b108 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800aef0:	691b      	ldr	r3, [r3, #16]
 800aef2:	4a85      	ldr	r2, [pc, #532]	@ (800b108 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800aef4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800aef8:	6113      	str	r3, [r2, #16]
 800aefa:	4b83      	ldr	r3, [pc, #524]	@ (800b108 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800aefc:	6919      	ldr	r1, [r3, #16]
 800aefe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800af02:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800af06:	4a80      	ldr	r2, [pc, #512]	@ (800b108 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800af08:	430b      	orrs	r3, r1
 800af0a:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800af0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800af10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af14:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800af18:	63bb      	str	r3, [r7, #56]	@ 0x38
 800af1a:	2300      	movs	r3, #0
 800af1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800af1e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800af22:	460b      	mov	r3, r1
 800af24:	4313      	orrs	r3, r2
 800af26:	d009      	beq.n	800af3c <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800af28:	4b77      	ldr	r3, [pc, #476]	@ (800b108 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800af2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800af2c:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800af30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800af34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800af36:	4a74      	ldr	r2, [pc, #464]	@ (800b108 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800af38:	430b      	orrs	r3, r1
 800af3a:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800af3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800af40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af44:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800af48:	633b      	str	r3, [r7, #48]	@ 0x30
 800af4a:	2300      	movs	r3, #0
 800af4c:	637b      	str	r3, [r7, #52]	@ 0x34
 800af4e:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800af52:	460b      	mov	r3, r1
 800af54:	4313      	orrs	r3, r2
 800af56:	d00a      	beq.n	800af6e <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800af58:	4b6b      	ldr	r3, [pc, #428]	@ (800b108 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800af5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800af5c:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800af60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800af64:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800af68:	4a67      	ldr	r2, [pc, #412]	@ (800b108 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800af6a:	430b      	orrs	r3, r1
 800af6c:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800af6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800af72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af76:	2100      	movs	r1, #0
 800af78:	62b9      	str	r1, [r7, #40]	@ 0x28
 800af7a:	f003 0301 	and.w	r3, r3, #1
 800af7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800af80:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800af84:	460b      	mov	r3, r1
 800af86:	4313      	orrs	r3, r2
 800af88:	d011      	beq.n	800afae <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800af8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800af8e:	3308      	adds	r3, #8
 800af90:	2100      	movs	r1, #0
 800af92:	4618      	mov	r0, r3
 800af94:	f000 fb78 	bl	800b688 <RCCEx_PLL2_Config>
 800af98:	4603      	mov	r3, r0
 800af9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800af9e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d003      	beq.n	800afae <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800afa6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800afaa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800afae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800afb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afb6:	2100      	movs	r1, #0
 800afb8:	6239      	str	r1, [r7, #32]
 800afba:	f003 0302 	and.w	r3, r3, #2
 800afbe:	627b      	str	r3, [r7, #36]	@ 0x24
 800afc0:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800afc4:	460b      	mov	r3, r1
 800afc6:	4313      	orrs	r3, r2
 800afc8:	d011      	beq.n	800afee <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800afca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800afce:	3308      	adds	r3, #8
 800afd0:	2101      	movs	r1, #1
 800afd2:	4618      	mov	r0, r3
 800afd4:	f000 fb58 	bl	800b688 <RCCEx_PLL2_Config>
 800afd8:	4603      	mov	r3, r0
 800afda:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800afde:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d003      	beq.n	800afee <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800afe6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800afea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800afee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aff6:	2100      	movs	r1, #0
 800aff8:	61b9      	str	r1, [r7, #24]
 800affa:	f003 0304 	and.w	r3, r3, #4
 800affe:	61fb      	str	r3, [r7, #28]
 800b000:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800b004:	460b      	mov	r3, r1
 800b006:	4313      	orrs	r3, r2
 800b008:	d011      	beq.n	800b02e <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b00a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b00e:	3308      	adds	r3, #8
 800b010:	2102      	movs	r1, #2
 800b012:	4618      	mov	r0, r3
 800b014:	f000 fb38 	bl	800b688 <RCCEx_PLL2_Config>
 800b018:	4603      	mov	r3, r0
 800b01a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800b01e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b022:	2b00      	cmp	r3, #0
 800b024:	d003      	beq.n	800b02e <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b026:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b02a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800b02e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b032:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b036:	2100      	movs	r1, #0
 800b038:	6139      	str	r1, [r7, #16]
 800b03a:	f003 0308 	and.w	r3, r3, #8
 800b03e:	617b      	str	r3, [r7, #20]
 800b040:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800b044:	460b      	mov	r3, r1
 800b046:	4313      	orrs	r3, r2
 800b048:	d011      	beq.n	800b06e <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b04a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b04e:	3328      	adds	r3, #40	@ 0x28
 800b050:	2100      	movs	r1, #0
 800b052:	4618      	mov	r0, r3
 800b054:	f000 fbca 	bl	800b7ec <RCCEx_PLL3_Config>
 800b058:	4603      	mov	r3, r0
 800b05a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800b05e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b062:	2b00      	cmp	r3, #0
 800b064:	d003      	beq.n	800b06e <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b066:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b06a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800b06e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b072:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b076:	2100      	movs	r1, #0
 800b078:	60b9      	str	r1, [r7, #8]
 800b07a:	f003 0310 	and.w	r3, r3, #16
 800b07e:	60fb      	str	r3, [r7, #12]
 800b080:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800b084:	460b      	mov	r3, r1
 800b086:	4313      	orrs	r3, r2
 800b088:	d011      	beq.n	800b0ae <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b08a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b08e:	3328      	adds	r3, #40	@ 0x28
 800b090:	2101      	movs	r1, #1
 800b092:	4618      	mov	r0, r3
 800b094:	f000 fbaa 	bl	800b7ec <RCCEx_PLL3_Config>
 800b098:	4603      	mov	r3, r0
 800b09a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800b09e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d003      	beq.n	800b0ae <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b0a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b0aa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800b0ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b0b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0b6:	2100      	movs	r1, #0
 800b0b8:	6039      	str	r1, [r7, #0]
 800b0ba:	f003 0320 	and.w	r3, r3, #32
 800b0be:	607b      	str	r3, [r7, #4]
 800b0c0:	e9d7 1200 	ldrd	r1, r2, [r7]
 800b0c4:	460b      	mov	r3, r1
 800b0c6:	4313      	orrs	r3, r2
 800b0c8:	d011      	beq.n	800b0ee <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b0ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b0ce:	3328      	adds	r3, #40	@ 0x28
 800b0d0:	2102      	movs	r1, #2
 800b0d2:	4618      	mov	r0, r3
 800b0d4:	f000 fb8a 	bl	800b7ec <RCCEx_PLL3_Config>
 800b0d8:	4603      	mov	r3, r0
 800b0da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800b0de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b0e2:	2b00      	cmp	r3, #0
 800b0e4:	d003      	beq.n	800b0ee <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b0e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b0ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800b0ee:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d101      	bne.n	800b0fa <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800b0f6:	2300      	movs	r3, #0
 800b0f8:	e000      	b.n	800b0fc <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800b0fa:	2301      	movs	r3, #1
}
 800b0fc:	4618      	mov	r0, r3
 800b0fe:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800b102:	46bd      	mov	sp, r7
 800b104:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b108:	58024400 	.word	0x58024400

0800b10c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800b10c:	b580      	push	{r7, lr}
 800b10e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800b110:	f7fe fd54 	bl	8009bbc <HAL_RCC_GetHCLKFreq>
 800b114:	4602      	mov	r2, r0
 800b116:	4b06      	ldr	r3, [pc, #24]	@ (800b130 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800b118:	6a1b      	ldr	r3, [r3, #32]
 800b11a:	091b      	lsrs	r3, r3, #4
 800b11c:	f003 0307 	and.w	r3, r3, #7
 800b120:	4904      	ldr	r1, [pc, #16]	@ (800b134 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800b122:	5ccb      	ldrb	r3, [r1, r3]
 800b124:	f003 031f 	and.w	r3, r3, #31
 800b128:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800b12c:	4618      	mov	r0, r3
 800b12e:	bd80      	pop	{r7, pc}
 800b130:	58024400 	.word	0x58024400
 800b134:	0801e27c 	.word	0x0801e27c

0800b138 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800b138:	b480      	push	{r7}
 800b13a:	b089      	sub	sp, #36	@ 0x24
 800b13c:	af00      	add	r7, sp, #0
 800b13e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b140:	4ba1      	ldr	r3, [pc, #644]	@ (800b3c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b142:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b144:	f003 0303 	and.w	r3, r3, #3
 800b148:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800b14a:	4b9f      	ldr	r3, [pc, #636]	@ (800b3c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b14c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b14e:	0b1b      	lsrs	r3, r3, #12
 800b150:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b154:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800b156:	4b9c      	ldr	r3, [pc, #624]	@ (800b3c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b158:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b15a:	091b      	lsrs	r3, r3, #4
 800b15c:	f003 0301 	and.w	r3, r3, #1
 800b160:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800b162:	4b99      	ldr	r3, [pc, #612]	@ (800b3c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b164:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b166:	08db      	lsrs	r3, r3, #3
 800b168:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b16c:	693a      	ldr	r2, [r7, #16]
 800b16e:	fb02 f303 	mul.w	r3, r2, r3
 800b172:	ee07 3a90 	vmov	s15, r3
 800b176:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b17a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800b17e:	697b      	ldr	r3, [r7, #20]
 800b180:	2b00      	cmp	r3, #0
 800b182:	f000 8111 	beq.w	800b3a8 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800b186:	69bb      	ldr	r3, [r7, #24]
 800b188:	2b02      	cmp	r3, #2
 800b18a:	f000 8083 	beq.w	800b294 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800b18e:	69bb      	ldr	r3, [r7, #24]
 800b190:	2b02      	cmp	r3, #2
 800b192:	f200 80a1 	bhi.w	800b2d8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800b196:	69bb      	ldr	r3, [r7, #24]
 800b198:	2b00      	cmp	r3, #0
 800b19a:	d003      	beq.n	800b1a4 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800b19c:	69bb      	ldr	r3, [r7, #24]
 800b19e:	2b01      	cmp	r3, #1
 800b1a0:	d056      	beq.n	800b250 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800b1a2:	e099      	b.n	800b2d8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b1a4:	4b88      	ldr	r3, [pc, #544]	@ (800b3c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	f003 0320 	and.w	r3, r3, #32
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	d02d      	beq.n	800b20c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b1b0:	4b85      	ldr	r3, [pc, #532]	@ (800b3c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	08db      	lsrs	r3, r3, #3
 800b1b6:	f003 0303 	and.w	r3, r3, #3
 800b1ba:	4a84      	ldr	r2, [pc, #528]	@ (800b3cc <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800b1bc:	fa22 f303 	lsr.w	r3, r2, r3
 800b1c0:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b1c2:	68bb      	ldr	r3, [r7, #8]
 800b1c4:	ee07 3a90 	vmov	s15, r3
 800b1c8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b1cc:	697b      	ldr	r3, [r7, #20]
 800b1ce:	ee07 3a90 	vmov	s15, r3
 800b1d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b1d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b1da:	4b7b      	ldr	r3, [pc, #492]	@ (800b3c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b1dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b1de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b1e2:	ee07 3a90 	vmov	s15, r3
 800b1e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b1ea:	ed97 6a03 	vldr	s12, [r7, #12]
 800b1ee:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800b3d0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b1f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b1f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b1fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b1fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b202:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b206:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b20a:	e087      	b.n	800b31c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b20c:	697b      	ldr	r3, [r7, #20]
 800b20e:	ee07 3a90 	vmov	s15, r3
 800b212:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b216:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800b3d4 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800b21a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b21e:	4b6a      	ldr	r3, [pc, #424]	@ (800b3c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b220:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b222:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b226:	ee07 3a90 	vmov	s15, r3
 800b22a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b22e:	ed97 6a03 	vldr	s12, [r7, #12]
 800b232:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800b3d0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b236:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b23a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b23e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b242:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b246:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b24a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b24e:	e065      	b.n	800b31c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b250:	697b      	ldr	r3, [r7, #20]
 800b252:	ee07 3a90 	vmov	s15, r3
 800b256:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b25a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800b3d8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800b25e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b262:	4b59      	ldr	r3, [pc, #356]	@ (800b3c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b264:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b266:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b26a:	ee07 3a90 	vmov	s15, r3
 800b26e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b272:	ed97 6a03 	vldr	s12, [r7, #12]
 800b276:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800b3d0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b27a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b27e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b282:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b286:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b28a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b28e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b292:	e043      	b.n	800b31c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b294:	697b      	ldr	r3, [r7, #20]
 800b296:	ee07 3a90 	vmov	s15, r3
 800b29a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b29e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800b3dc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800b2a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b2a6:	4b48      	ldr	r3, [pc, #288]	@ (800b3c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b2a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b2ae:	ee07 3a90 	vmov	s15, r3
 800b2b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b2b6:	ed97 6a03 	vldr	s12, [r7, #12]
 800b2ba:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800b3d0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b2be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b2c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b2c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b2ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b2ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b2d2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b2d6:	e021      	b.n	800b31c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b2d8:	697b      	ldr	r3, [r7, #20]
 800b2da:	ee07 3a90 	vmov	s15, r3
 800b2de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b2e2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800b3d8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800b2e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b2ea:	4b37      	ldr	r3, [pc, #220]	@ (800b3c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b2ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b2f2:	ee07 3a90 	vmov	s15, r3
 800b2f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b2fa:	ed97 6a03 	vldr	s12, [r7, #12]
 800b2fe:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800b3d0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b302:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b306:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b30a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b30e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b312:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b316:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b31a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800b31c:	4b2a      	ldr	r3, [pc, #168]	@ (800b3c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b31e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b320:	0a5b      	lsrs	r3, r3, #9
 800b322:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b326:	ee07 3a90 	vmov	s15, r3
 800b32a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b32e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b332:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b336:	edd7 6a07 	vldr	s13, [r7, #28]
 800b33a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b33e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b342:	ee17 2a90 	vmov	r2, s15
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800b34a:	4b1f      	ldr	r3, [pc, #124]	@ (800b3c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b34c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b34e:	0c1b      	lsrs	r3, r3, #16
 800b350:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b354:	ee07 3a90 	vmov	s15, r3
 800b358:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b35c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b360:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b364:	edd7 6a07 	vldr	s13, [r7, #28]
 800b368:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b36c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b370:	ee17 2a90 	vmov	r2, s15
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800b378:	4b13      	ldr	r3, [pc, #76]	@ (800b3c8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b37a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b37c:	0e1b      	lsrs	r3, r3, #24
 800b37e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b382:	ee07 3a90 	vmov	s15, r3
 800b386:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b38a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b38e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b392:	edd7 6a07 	vldr	s13, [r7, #28]
 800b396:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b39a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b39e:	ee17 2a90 	vmov	r2, s15
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800b3a6:	e008      	b.n	800b3ba <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	2200      	movs	r2, #0
 800b3ac:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	2200      	movs	r2, #0
 800b3b2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	2200      	movs	r2, #0
 800b3b8:	609a      	str	r2, [r3, #8]
}
 800b3ba:	bf00      	nop
 800b3bc:	3724      	adds	r7, #36	@ 0x24
 800b3be:	46bd      	mov	sp, r7
 800b3c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3c4:	4770      	bx	lr
 800b3c6:	bf00      	nop
 800b3c8:	58024400 	.word	0x58024400
 800b3cc:	03d09000 	.word	0x03d09000
 800b3d0:	46000000 	.word	0x46000000
 800b3d4:	4c742400 	.word	0x4c742400
 800b3d8:	4a742400 	.word	0x4a742400
 800b3dc:	4bbebc20 	.word	0x4bbebc20

0800b3e0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800b3e0:	b480      	push	{r7}
 800b3e2:	b089      	sub	sp, #36	@ 0x24
 800b3e4:	af00      	add	r7, sp, #0
 800b3e6:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b3e8:	4ba1      	ldr	r3, [pc, #644]	@ (800b670 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b3ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3ec:	f003 0303 	and.w	r3, r3, #3
 800b3f0:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800b3f2:	4b9f      	ldr	r3, [pc, #636]	@ (800b670 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b3f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3f6:	0d1b      	lsrs	r3, r3, #20
 800b3f8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b3fc:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800b3fe:	4b9c      	ldr	r3, [pc, #624]	@ (800b670 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b400:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b402:	0a1b      	lsrs	r3, r3, #8
 800b404:	f003 0301 	and.w	r3, r3, #1
 800b408:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800b40a:	4b99      	ldr	r3, [pc, #612]	@ (800b670 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b40c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b40e:	08db      	lsrs	r3, r3, #3
 800b410:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b414:	693a      	ldr	r2, [r7, #16]
 800b416:	fb02 f303 	mul.w	r3, r2, r3
 800b41a:	ee07 3a90 	vmov	s15, r3
 800b41e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b422:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800b426:	697b      	ldr	r3, [r7, #20]
 800b428:	2b00      	cmp	r3, #0
 800b42a:	f000 8111 	beq.w	800b650 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800b42e:	69bb      	ldr	r3, [r7, #24]
 800b430:	2b02      	cmp	r3, #2
 800b432:	f000 8083 	beq.w	800b53c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800b436:	69bb      	ldr	r3, [r7, #24]
 800b438:	2b02      	cmp	r3, #2
 800b43a:	f200 80a1 	bhi.w	800b580 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800b43e:	69bb      	ldr	r3, [r7, #24]
 800b440:	2b00      	cmp	r3, #0
 800b442:	d003      	beq.n	800b44c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800b444:	69bb      	ldr	r3, [r7, #24]
 800b446:	2b01      	cmp	r3, #1
 800b448:	d056      	beq.n	800b4f8 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800b44a:	e099      	b.n	800b580 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b44c:	4b88      	ldr	r3, [pc, #544]	@ (800b670 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	f003 0320 	and.w	r3, r3, #32
 800b454:	2b00      	cmp	r3, #0
 800b456:	d02d      	beq.n	800b4b4 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b458:	4b85      	ldr	r3, [pc, #532]	@ (800b670 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	08db      	lsrs	r3, r3, #3
 800b45e:	f003 0303 	and.w	r3, r3, #3
 800b462:	4a84      	ldr	r2, [pc, #528]	@ (800b674 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800b464:	fa22 f303 	lsr.w	r3, r2, r3
 800b468:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b46a:	68bb      	ldr	r3, [r7, #8]
 800b46c:	ee07 3a90 	vmov	s15, r3
 800b470:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b474:	697b      	ldr	r3, [r7, #20]
 800b476:	ee07 3a90 	vmov	s15, r3
 800b47a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b47e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b482:	4b7b      	ldr	r3, [pc, #492]	@ (800b670 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b484:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b486:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b48a:	ee07 3a90 	vmov	s15, r3
 800b48e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b492:	ed97 6a03 	vldr	s12, [r7, #12]
 800b496:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800b678 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b49a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b49e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b4a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b4a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b4aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b4ae:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b4b2:	e087      	b.n	800b5c4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b4b4:	697b      	ldr	r3, [r7, #20]
 800b4b6:	ee07 3a90 	vmov	s15, r3
 800b4ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b4be:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800b67c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800b4c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b4c6:	4b6a      	ldr	r3, [pc, #424]	@ (800b670 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b4c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b4ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b4ce:	ee07 3a90 	vmov	s15, r3
 800b4d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b4d6:	ed97 6a03 	vldr	s12, [r7, #12]
 800b4da:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800b678 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b4de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b4e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b4e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b4ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b4ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b4f2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b4f6:	e065      	b.n	800b5c4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b4f8:	697b      	ldr	r3, [r7, #20]
 800b4fa:	ee07 3a90 	vmov	s15, r3
 800b4fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b502:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800b680 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b506:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b50a:	4b59      	ldr	r3, [pc, #356]	@ (800b670 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b50c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b50e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b512:	ee07 3a90 	vmov	s15, r3
 800b516:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b51a:	ed97 6a03 	vldr	s12, [r7, #12]
 800b51e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800b678 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b522:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b526:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b52a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b52e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b532:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b536:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b53a:	e043      	b.n	800b5c4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b53c:	697b      	ldr	r3, [r7, #20]
 800b53e:	ee07 3a90 	vmov	s15, r3
 800b542:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b546:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800b684 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800b54a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b54e:	4b48      	ldr	r3, [pc, #288]	@ (800b670 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b550:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b552:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b556:	ee07 3a90 	vmov	s15, r3
 800b55a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b55e:	ed97 6a03 	vldr	s12, [r7, #12]
 800b562:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800b678 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b566:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b56a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b56e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b572:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b576:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b57a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b57e:	e021      	b.n	800b5c4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b580:	697b      	ldr	r3, [r7, #20]
 800b582:	ee07 3a90 	vmov	s15, r3
 800b586:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b58a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800b680 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b58e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b592:	4b37      	ldr	r3, [pc, #220]	@ (800b670 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b594:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b596:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b59a:	ee07 3a90 	vmov	s15, r3
 800b59e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b5a2:	ed97 6a03 	vldr	s12, [r7, #12]
 800b5a6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800b678 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b5aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b5ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b5b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b5b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b5ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b5be:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b5c2:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800b5c4:	4b2a      	ldr	r3, [pc, #168]	@ (800b670 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b5c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b5c8:	0a5b      	lsrs	r3, r3, #9
 800b5ca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b5ce:	ee07 3a90 	vmov	s15, r3
 800b5d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b5d6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b5da:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b5de:	edd7 6a07 	vldr	s13, [r7, #28]
 800b5e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b5e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b5ea:	ee17 2a90 	vmov	r2, s15
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800b5f2:	4b1f      	ldr	r3, [pc, #124]	@ (800b670 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b5f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b5f6:	0c1b      	lsrs	r3, r3, #16
 800b5f8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b5fc:	ee07 3a90 	vmov	s15, r3
 800b600:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b604:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b608:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b60c:	edd7 6a07 	vldr	s13, [r7, #28]
 800b610:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b614:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b618:	ee17 2a90 	vmov	r2, s15
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800b620:	4b13      	ldr	r3, [pc, #76]	@ (800b670 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b622:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b624:	0e1b      	lsrs	r3, r3, #24
 800b626:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b62a:	ee07 3a90 	vmov	s15, r3
 800b62e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b632:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b636:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b63a:	edd7 6a07 	vldr	s13, [r7, #28]
 800b63e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b642:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b646:	ee17 2a90 	vmov	r2, s15
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800b64e:	e008      	b.n	800b662 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	2200      	movs	r2, #0
 800b654:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	2200      	movs	r2, #0
 800b65a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	2200      	movs	r2, #0
 800b660:	609a      	str	r2, [r3, #8]
}
 800b662:	bf00      	nop
 800b664:	3724      	adds	r7, #36	@ 0x24
 800b666:	46bd      	mov	sp, r7
 800b668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b66c:	4770      	bx	lr
 800b66e:	bf00      	nop
 800b670:	58024400 	.word	0x58024400
 800b674:	03d09000 	.word	0x03d09000
 800b678:	46000000 	.word	0x46000000
 800b67c:	4c742400 	.word	0x4c742400
 800b680:	4a742400 	.word	0x4a742400
 800b684:	4bbebc20 	.word	0x4bbebc20

0800b688 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800b688:	b580      	push	{r7, lr}
 800b68a:	b084      	sub	sp, #16
 800b68c:	af00      	add	r7, sp, #0
 800b68e:	6078      	str	r0, [r7, #4]
 800b690:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b692:	2300      	movs	r3, #0
 800b694:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b696:	4b53      	ldr	r3, [pc, #332]	@ (800b7e4 <RCCEx_PLL2_Config+0x15c>)
 800b698:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b69a:	f003 0303 	and.w	r3, r3, #3
 800b69e:	2b03      	cmp	r3, #3
 800b6a0:	d101      	bne.n	800b6a6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800b6a2:	2301      	movs	r3, #1
 800b6a4:	e099      	b.n	800b7da <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800b6a6:	4b4f      	ldr	r3, [pc, #316]	@ (800b7e4 <RCCEx_PLL2_Config+0x15c>)
 800b6a8:	681b      	ldr	r3, [r3, #0]
 800b6aa:	4a4e      	ldr	r2, [pc, #312]	@ (800b7e4 <RCCEx_PLL2_Config+0x15c>)
 800b6ac:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b6b0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b6b2:	f7f7 fcaf 	bl	8003014 <HAL_GetTick>
 800b6b6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b6b8:	e008      	b.n	800b6cc <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b6ba:	f7f7 fcab 	bl	8003014 <HAL_GetTick>
 800b6be:	4602      	mov	r2, r0
 800b6c0:	68bb      	ldr	r3, [r7, #8]
 800b6c2:	1ad3      	subs	r3, r2, r3
 800b6c4:	2b02      	cmp	r3, #2
 800b6c6:	d901      	bls.n	800b6cc <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800b6c8:	2303      	movs	r3, #3
 800b6ca:	e086      	b.n	800b7da <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b6cc:	4b45      	ldr	r3, [pc, #276]	@ (800b7e4 <RCCEx_PLL2_Config+0x15c>)
 800b6ce:	681b      	ldr	r3, [r3, #0]
 800b6d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b6d4:	2b00      	cmp	r3, #0
 800b6d6:	d1f0      	bne.n	800b6ba <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800b6d8:	4b42      	ldr	r3, [pc, #264]	@ (800b7e4 <RCCEx_PLL2_Config+0x15c>)
 800b6da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b6dc:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	031b      	lsls	r3, r3, #12
 800b6e6:	493f      	ldr	r1, [pc, #252]	@ (800b7e4 <RCCEx_PLL2_Config+0x15c>)
 800b6e8:	4313      	orrs	r3, r2
 800b6ea:	628b      	str	r3, [r1, #40]	@ 0x28
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	685b      	ldr	r3, [r3, #4]
 800b6f0:	3b01      	subs	r3, #1
 800b6f2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	689b      	ldr	r3, [r3, #8]
 800b6fa:	3b01      	subs	r3, #1
 800b6fc:	025b      	lsls	r3, r3, #9
 800b6fe:	b29b      	uxth	r3, r3
 800b700:	431a      	orrs	r2, r3
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	68db      	ldr	r3, [r3, #12]
 800b706:	3b01      	subs	r3, #1
 800b708:	041b      	lsls	r3, r3, #16
 800b70a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b70e:	431a      	orrs	r2, r3
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	691b      	ldr	r3, [r3, #16]
 800b714:	3b01      	subs	r3, #1
 800b716:	061b      	lsls	r3, r3, #24
 800b718:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800b71c:	4931      	ldr	r1, [pc, #196]	@ (800b7e4 <RCCEx_PLL2_Config+0x15c>)
 800b71e:	4313      	orrs	r3, r2
 800b720:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800b722:	4b30      	ldr	r3, [pc, #192]	@ (800b7e4 <RCCEx_PLL2_Config+0x15c>)
 800b724:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b726:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	695b      	ldr	r3, [r3, #20]
 800b72e:	492d      	ldr	r1, [pc, #180]	@ (800b7e4 <RCCEx_PLL2_Config+0x15c>)
 800b730:	4313      	orrs	r3, r2
 800b732:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800b734:	4b2b      	ldr	r3, [pc, #172]	@ (800b7e4 <RCCEx_PLL2_Config+0x15c>)
 800b736:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b738:	f023 0220 	bic.w	r2, r3, #32
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	699b      	ldr	r3, [r3, #24]
 800b740:	4928      	ldr	r1, [pc, #160]	@ (800b7e4 <RCCEx_PLL2_Config+0x15c>)
 800b742:	4313      	orrs	r3, r2
 800b744:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800b746:	4b27      	ldr	r3, [pc, #156]	@ (800b7e4 <RCCEx_PLL2_Config+0x15c>)
 800b748:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b74a:	4a26      	ldr	r2, [pc, #152]	@ (800b7e4 <RCCEx_PLL2_Config+0x15c>)
 800b74c:	f023 0310 	bic.w	r3, r3, #16
 800b750:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800b752:	4b24      	ldr	r3, [pc, #144]	@ (800b7e4 <RCCEx_PLL2_Config+0x15c>)
 800b754:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b756:	4b24      	ldr	r3, [pc, #144]	@ (800b7e8 <RCCEx_PLL2_Config+0x160>)
 800b758:	4013      	ands	r3, r2
 800b75a:	687a      	ldr	r2, [r7, #4]
 800b75c:	69d2      	ldr	r2, [r2, #28]
 800b75e:	00d2      	lsls	r2, r2, #3
 800b760:	4920      	ldr	r1, [pc, #128]	@ (800b7e4 <RCCEx_PLL2_Config+0x15c>)
 800b762:	4313      	orrs	r3, r2
 800b764:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800b766:	4b1f      	ldr	r3, [pc, #124]	@ (800b7e4 <RCCEx_PLL2_Config+0x15c>)
 800b768:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b76a:	4a1e      	ldr	r2, [pc, #120]	@ (800b7e4 <RCCEx_PLL2_Config+0x15c>)
 800b76c:	f043 0310 	orr.w	r3, r3, #16
 800b770:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800b772:	683b      	ldr	r3, [r7, #0]
 800b774:	2b00      	cmp	r3, #0
 800b776:	d106      	bne.n	800b786 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800b778:	4b1a      	ldr	r3, [pc, #104]	@ (800b7e4 <RCCEx_PLL2_Config+0x15c>)
 800b77a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b77c:	4a19      	ldr	r2, [pc, #100]	@ (800b7e4 <RCCEx_PLL2_Config+0x15c>)
 800b77e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b782:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b784:	e00f      	b.n	800b7a6 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800b786:	683b      	ldr	r3, [r7, #0]
 800b788:	2b01      	cmp	r3, #1
 800b78a:	d106      	bne.n	800b79a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800b78c:	4b15      	ldr	r3, [pc, #84]	@ (800b7e4 <RCCEx_PLL2_Config+0x15c>)
 800b78e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b790:	4a14      	ldr	r2, [pc, #80]	@ (800b7e4 <RCCEx_PLL2_Config+0x15c>)
 800b792:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b796:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b798:	e005      	b.n	800b7a6 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800b79a:	4b12      	ldr	r3, [pc, #72]	@ (800b7e4 <RCCEx_PLL2_Config+0x15c>)
 800b79c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b79e:	4a11      	ldr	r2, [pc, #68]	@ (800b7e4 <RCCEx_PLL2_Config+0x15c>)
 800b7a0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b7a4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800b7a6:	4b0f      	ldr	r3, [pc, #60]	@ (800b7e4 <RCCEx_PLL2_Config+0x15c>)
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	4a0e      	ldr	r2, [pc, #56]	@ (800b7e4 <RCCEx_PLL2_Config+0x15c>)
 800b7ac:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b7b0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b7b2:	f7f7 fc2f 	bl	8003014 <HAL_GetTick>
 800b7b6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b7b8:	e008      	b.n	800b7cc <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b7ba:	f7f7 fc2b 	bl	8003014 <HAL_GetTick>
 800b7be:	4602      	mov	r2, r0
 800b7c0:	68bb      	ldr	r3, [r7, #8]
 800b7c2:	1ad3      	subs	r3, r2, r3
 800b7c4:	2b02      	cmp	r3, #2
 800b7c6:	d901      	bls.n	800b7cc <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800b7c8:	2303      	movs	r3, #3
 800b7ca:	e006      	b.n	800b7da <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b7cc:	4b05      	ldr	r3, [pc, #20]	@ (800b7e4 <RCCEx_PLL2_Config+0x15c>)
 800b7ce:	681b      	ldr	r3, [r3, #0]
 800b7d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	d0f0      	beq.n	800b7ba <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800b7d8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b7da:	4618      	mov	r0, r3
 800b7dc:	3710      	adds	r7, #16
 800b7de:	46bd      	mov	sp, r7
 800b7e0:	bd80      	pop	{r7, pc}
 800b7e2:	bf00      	nop
 800b7e4:	58024400 	.word	0x58024400
 800b7e8:	ffff0007 	.word	0xffff0007

0800b7ec <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800b7ec:	b580      	push	{r7, lr}
 800b7ee:	b084      	sub	sp, #16
 800b7f0:	af00      	add	r7, sp, #0
 800b7f2:	6078      	str	r0, [r7, #4]
 800b7f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b7f6:	2300      	movs	r3, #0
 800b7f8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b7fa:	4b53      	ldr	r3, [pc, #332]	@ (800b948 <RCCEx_PLL3_Config+0x15c>)
 800b7fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b7fe:	f003 0303 	and.w	r3, r3, #3
 800b802:	2b03      	cmp	r3, #3
 800b804:	d101      	bne.n	800b80a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800b806:	2301      	movs	r3, #1
 800b808:	e099      	b.n	800b93e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800b80a:	4b4f      	ldr	r3, [pc, #316]	@ (800b948 <RCCEx_PLL3_Config+0x15c>)
 800b80c:	681b      	ldr	r3, [r3, #0]
 800b80e:	4a4e      	ldr	r2, [pc, #312]	@ (800b948 <RCCEx_PLL3_Config+0x15c>)
 800b810:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b814:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b816:	f7f7 fbfd 	bl	8003014 <HAL_GetTick>
 800b81a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b81c:	e008      	b.n	800b830 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800b81e:	f7f7 fbf9 	bl	8003014 <HAL_GetTick>
 800b822:	4602      	mov	r2, r0
 800b824:	68bb      	ldr	r3, [r7, #8]
 800b826:	1ad3      	subs	r3, r2, r3
 800b828:	2b02      	cmp	r3, #2
 800b82a:	d901      	bls.n	800b830 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800b82c:	2303      	movs	r3, #3
 800b82e:	e086      	b.n	800b93e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b830:	4b45      	ldr	r3, [pc, #276]	@ (800b948 <RCCEx_PLL3_Config+0x15c>)
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b838:	2b00      	cmp	r3, #0
 800b83a:	d1f0      	bne.n	800b81e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800b83c:	4b42      	ldr	r3, [pc, #264]	@ (800b948 <RCCEx_PLL3_Config+0x15c>)
 800b83e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b840:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	051b      	lsls	r3, r3, #20
 800b84a:	493f      	ldr	r1, [pc, #252]	@ (800b948 <RCCEx_PLL3_Config+0x15c>)
 800b84c:	4313      	orrs	r3, r2
 800b84e:	628b      	str	r3, [r1, #40]	@ 0x28
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	685b      	ldr	r3, [r3, #4]
 800b854:	3b01      	subs	r3, #1
 800b856:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	689b      	ldr	r3, [r3, #8]
 800b85e:	3b01      	subs	r3, #1
 800b860:	025b      	lsls	r3, r3, #9
 800b862:	b29b      	uxth	r3, r3
 800b864:	431a      	orrs	r2, r3
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	68db      	ldr	r3, [r3, #12]
 800b86a:	3b01      	subs	r3, #1
 800b86c:	041b      	lsls	r3, r3, #16
 800b86e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b872:	431a      	orrs	r2, r3
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	691b      	ldr	r3, [r3, #16]
 800b878:	3b01      	subs	r3, #1
 800b87a:	061b      	lsls	r3, r3, #24
 800b87c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800b880:	4931      	ldr	r1, [pc, #196]	@ (800b948 <RCCEx_PLL3_Config+0x15c>)
 800b882:	4313      	orrs	r3, r2
 800b884:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800b886:	4b30      	ldr	r3, [pc, #192]	@ (800b948 <RCCEx_PLL3_Config+0x15c>)
 800b888:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b88a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	695b      	ldr	r3, [r3, #20]
 800b892:	492d      	ldr	r1, [pc, #180]	@ (800b948 <RCCEx_PLL3_Config+0x15c>)
 800b894:	4313      	orrs	r3, r2
 800b896:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800b898:	4b2b      	ldr	r3, [pc, #172]	@ (800b948 <RCCEx_PLL3_Config+0x15c>)
 800b89a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b89c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	699b      	ldr	r3, [r3, #24]
 800b8a4:	4928      	ldr	r1, [pc, #160]	@ (800b948 <RCCEx_PLL3_Config+0x15c>)
 800b8a6:	4313      	orrs	r3, r2
 800b8a8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800b8aa:	4b27      	ldr	r3, [pc, #156]	@ (800b948 <RCCEx_PLL3_Config+0x15c>)
 800b8ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b8ae:	4a26      	ldr	r2, [pc, #152]	@ (800b948 <RCCEx_PLL3_Config+0x15c>)
 800b8b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b8b4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800b8b6:	4b24      	ldr	r3, [pc, #144]	@ (800b948 <RCCEx_PLL3_Config+0x15c>)
 800b8b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b8ba:	4b24      	ldr	r3, [pc, #144]	@ (800b94c <RCCEx_PLL3_Config+0x160>)
 800b8bc:	4013      	ands	r3, r2
 800b8be:	687a      	ldr	r2, [r7, #4]
 800b8c0:	69d2      	ldr	r2, [r2, #28]
 800b8c2:	00d2      	lsls	r2, r2, #3
 800b8c4:	4920      	ldr	r1, [pc, #128]	@ (800b948 <RCCEx_PLL3_Config+0x15c>)
 800b8c6:	4313      	orrs	r3, r2
 800b8c8:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800b8ca:	4b1f      	ldr	r3, [pc, #124]	@ (800b948 <RCCEx_PLL3_Config+0x15c>)
 800b8cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b8ce:	4a1e      	ldr	r2, [pc, #120]	@ (800b948 <RCCEx_PLL3_Config+0x15c>)
 800b8d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b8d4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800b8d6:	683b      	ldr	r3, [r7, #0]
 800b8d8:	2b00      	cmp	r3, #0
 800b8da:	d106      	bne.n	800b8ea <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800b8dc:	4b1a      	ldr	r3, [pc, #104]	@ (800b948 <RCCEx_PLL3_Config+0x15c>)
 800b8de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b8e0:	4a19      	ldr	r2, [pc, #100]	@ (800b948 <RCCEx_PLL3_Config+0x15c>)
 800b8e2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800b8e6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b8e8:	e00f      	b.n	800b90a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800b8ea:	683b      	ldr	r3, [r7, #0]
 800b8ec:	2b01      	cmp	r3, #1
 800b8ee:	d106      	bne.n	800b8fe <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800b8f0:	4b15      	ldr	r3, [pc, #84]	@ (800b948 <RCCEx_PLL3_Config+0x15c>)
 800b8f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b8f4:	4a14      	ldr	r2, [pc, #80]	@ (800b948 <RCCEx_PLL3_Config+0x15c>)
 800b8f6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800b8fa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b8fc:	e005      	b.n	800b90a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800b8fe:	4b12      	ldr	r3, [pc, #72]	@ (800b948 <RCCEx_PLL3_Config+0x15c>)
 800b900:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b902:	4a11      	ldr	r2, [pc, #68]	@ (800b948 <RCCEx_PLL3_Config+0x15c>)
 800b904:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b908:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800b90a:	4b0f      	ldr	r3, [pc, #60]	@ (800b948 <RCCEx_PLL3_Config+0x15c>)
 800b90c:	681b      	ldr	r3, [r3, #0]
 800b90e:	4a0e      	ldr	r2, [pc, #56]	@ (800b948 <RCCEx_PLL3_Config+0x15c>)
 800b910:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b914:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b916:	f7f7 fb7d 	bl	8003014 <HAL_GetTick>
 800b91a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b91c:	e008      	b.n	800b930 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800b91e:	f7f7 fb79 	bl	8003014 <HAL_GetTick>
 800b922:	4602      	mov	r2, r0
 800b924:	68bb      	ldr	r3, [r7, #8]
 800b926:	1ad3      	subs	r3, r2, r3
 800b928:	2b02      	cmp	r3, #2
 800b92a:	d901      	bls.n	800b930 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800b92c:	2303      	movs	r3, #3
 800b92e:	e006      	b.n	800b93e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b930:	4b05      	ldr	r3, [pc, #20]	@ (800b948 <RCCEx_PLL3_Config+0x15c>)
 800b932:	681b      	ldr	r3, [r3, #0]
 800b934:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b938:	2b00      	cmp	r3, #0
 800b93a:	d0f0      	beq.n	800b91e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800b93c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b93e:	4618      	mov	r0, r3
 800b940:	3710      	adds	r7, #16
 800b942:	46bd      	mov	sp, r7
 800b944:	bd80      	pop	{r7, pc}
 800b946:	bf00      	nop
 800b948:	58024400 	.word	0x58024400
 800b94c:	ffff0007 	.word	0xffff0007

0800b950 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b950:	b580      	push	{r7, lr}
 800b952:	b084      	sub	sp, #16
 800b954:	af00      	add	r7, sp, #0
 800b956:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	d101      	bne.n	800b962 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b95e:	2301      	movs	r3, #1
 800b960:	e158      	b.n	800bc14 <HAL_SPI_Init+0x2c4>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	2200      	movs	r2, #0
 800b966:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	4a5f      	ldr	r2, [pc, #380]	@ (800baec <HAL_SPI_Init+0x19c>)
 800b96e:	4293      	cmp	r3, r2
 800b970:	d00f      	beq.n	800b992 <HAL_SPI_Init+0x42>
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	681b      	ldr	r3, [r3, #0]
 800b976:	4a5e      	ldr	r2, [pc, #376]	@ (800baf0 <HAL_SPI_Init+0x1a0>)
 800b978:	4293      	cmp	r3, r2
 800b97a:	d00a      	beq.n	800b992 <HAL_SPI_Init+0x42>
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	4a5c      	ldr	r2, [pc, #368]	@ (800baf4 <HAL_SPI_Init+0x1a4>)
 800b982:	4293      	cmp	r3, r2
 800b984:	d005      	beq.n	800b992 <HAL_SPI_Init+0x42>
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	68db      	ldr	r3, [r3, #12]
 800b98a:	2b0f      	cmp	r3, #15
 800b98c:	d901      	bls.n	800b992 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800b98e:	2301      	movs	r3, #1
 800b990:	e140      	b.n	800bc14 <HAL_SPI_Init+0x2c4>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800b992:	6878      	ldr	r0, [r7, #4]
 800b994:	f001 f8c0 	bl	800cb18 <SPI_GetPacketSize>
 800b998:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	681b      	ldr	r3, [r3, #0]
 800b99e:	4a53      	ldr	r2, [pc, #332]	@ (800baec <HAL_SPI_Init+0x19c>)
 800b9a0:	4293      	cmp	r3, r2
 800b9a2:	d00c      	beq.n	800b9be <HAL_SPI_Init+0x6e>
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	681b      	ldr	r3, [r3, #0]
 800b9a8:	4a51      	ldr	r2, [pc, #324]	@ (800baf0 <HAL_SPI_Init+0x1a0>)
 800b9aa:	4293      	cmp	r3, r2
 800b9ac:	d007      	beq.n	800b9be <HAL_SPI_Init+0x6e>
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	4a50      	ldr	r2, [pc, #320]	@ (800baf4 <HAL_SPI_Init+0x1a4>)
 800b9b4:	4293      	cmp	r3, r2
 800b9b6:	d002      	beq.n	800b9be <HAL_SPI_Init+0x6e>
 800b9b8:	68fb      	ldr	r3, [r7, #12]
 800b9ba:	2b08      	cmp	r3, #8
 800b9bc:	d811      	bhi.n	800b9e2 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800b9c2:	4a4a      	ldr	r2, [pc, #296]	@ (800baec <HAL_SPI_Init+0x19c>)
 800b9c4:	4293      	cmp	r3, r2
 800b9c6:	d009      	beq.n	800b9dc <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	4a48      	ldr	r2, [pc, #288]	@ (800baf0 <HAL_SPI_Init+0x1a0>)
 800b9ce:	4293      	cmp	r3, r2
 800b9d0:	d004      	beq.n	800b9dc <HAL_SPI_Init+0x8c>
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	681b      	ldr	r3, [r3, #0]
 800b9d6:	4a47      	ldr	r2, [pc, #284]	@ (800baf4 <HAL_SPI_Init+0x1a4>)
 800b9d8:	4293      	cmp	r3, r2
 800b9da:	d104      	bne.n	800b9e6 <HAL_SPI_Init+0x96>
 800b9dc:	68fb      	ldr	r3, [r7, #12]
 800b9de:	2b10      	cmp	r3, #16
 800b9e0:	d901      	bls.n	800b9e6 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800b9e2:	2301      	movs	r3, #1
 800b9e4:	e116      	b.n	800bc14 <HAL_SPI_Init+0x2c4>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800b9ec:	b2db      	uxtb	r3, r3
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d135      	bne.n	800ba5e <HAL_SPI_Init+0x10e>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	2200      	movs	r2, #0
 800b9f6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    /* Init the SPI Callback settings */
    hspi->TxCpltCallback       = HAL_SPI_TxCpltCallback;       /* Legacy weak TxCpltCallback       */
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	4a3e      	ldr	r2, [pc, #248]	@ (800baf8 <HAL_SPI_Init+0x1a8>)
 800b9fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    hspi->RxCpltCallback       = HAL_SPI_RxCpltCallback;       /* Legacy weak RxCpltCallback       */
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	4a3d      	ldr	r2, [pc, #244]	@ (800bafc <HAL_SPI_Init+0x1ac>)
 800ba06:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    hspi->TxRxCpltCallback     = HAL_SPI_TxRxCpltCallback;     /* Legacy weak TxRxCpltCallback     */
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	4a3c      	ldr	r2, [pc, #240]	@ (800bb00 <HAL_SPI_Init+0x1b0>)
 800ba0e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    hspi->TxHalfCpltCallback   = HAL_SPI_TxHalfCpltCallback;   /* Legacy weak TxHalfCpltCallback   */
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	4a3b      	ldr	r2, [pc, #236]	@ (800bb04 <HAL_SPI_Init+0x1b4>)
 800ba16:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    hspi->RxHalfCpltCallback   = HAL_SPI_RxHalfCpltCallback;   /* Legacy weak RxHalfCpltCallback   */
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	4a3a      	ldr	r2, [pc, #232]	@ (800bb08 <HAL_SPI_Init+0x1b8>)
 800ba1e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    hspi->TxRxHalfCpltCallback = HAL_SPI_TxRxHalfCpltCallback; /* Legacy weak TxRxHalfCpltCallback */
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	4a39      	ldr	r2, [pc, #228]	@ (800bb0c <HAL_SPI_Init+0x1bc>)
 800ba26:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    hspi->ErrorCallback        = HAL_SPI_ErrorCallback;        /* Legacy weak ErrorCallback        */
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	4a38      	ldr	r2, [pc, #224]	@ (800bb10 <HAL_SPI_Init+0x1c0>)
 800ba2e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
    hspi->AbortCpltCallback    = HAL_SPI_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    */
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	4a37      	ldr	r2, [pc, #220]	@ (800bb14 <HAL_SPI_Init+0x1c4>)
 800ba36:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
    hspi->SuspendCallback      = HAL_SPI_SuspendCallback;      /* Legacy weak SuspendCallback      */
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	4a36      	ldr	r2, [pc, #216]	@ (800bb18 <HAL_SPI_Init+0x1c8>)
 800ba3e:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8

    if (hspi->MspInitCallback == NULL)
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	d103      	bne.n	800ba54 <HAL_SPI_Init+0x104>
    {
      hspi->MspInitCallback = HAL_SPI_MspInit; /* Legacy weak MspInit  */
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	4a33      	ldr	r2, [pc, #204]	@ (800bb1c <HAL_SPI_Init+0x1cc>)
 800ba50:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
    }

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800ba5a:	6878      	ldr	r0, [r7, #4]
 800ba5c:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	2202      	movs	r2, #2
 800ba62:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	681b      	ldr	r3, [r3, #0]
 800ba6a:	681a      	ldr	r2, [r3, #0]
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	681b      	ldr	r3, [r3, #0]
 800ba70:	f022 0201 	bic.w	r2, r2, #1
 800ba74:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	689b      	ldr	r3, [r3, #8]
 800ba7c:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800ba80:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	699b      	ldr	r3, [r3, #24]
 800ba86:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800ba8a:	d119      	bne.n	800bac0 <HAL_SPI_Init+0x170>
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	685b      	ldr	r3, [r3, #4]
 800ba90:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ba94:	d103      	bne.n	800ba9e <HAL_SPI_Init+0x14e>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d008      	beq.n	800bab0 <HAL_SPI_Init+0x160>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800baa2:	2b00      	cmp	r3, #0
 800baa4:	d10c      	bne.n	800bac0 <HAL_SPI_Init+0x170>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800baaa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800baae:	d107      	bne.n	800bac0 <HAL_SPI_Init+0x170>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	681a      	ldr	r2, [r3, #0]
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800babe:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	685b      	ldr	r3, [r3, #4]
 800bac4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800bac8:	2b00      	cmp	r3, #0
 800baca:	d029      	beq.n	800bb20 <HAL_SPI_Init+0x1d0>
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	68db      	ldr	r3, [r3, #12]
 800bad0:	2b06      	cmp	r3, #6
 800bad2:	d925      	bls.n	800bb20 <HAL_SPI_Init+0x1d0>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	430a      	orrs	r2, r1
 800bae8:	601a      	str	r2, [r3, #0]
 800baea:	e021      	b.n	800bb30 <HAL_SPI_Init+0x1e0>
 800baec:	40013000 	.word	0x40013000
 800baf0:	40003800 	.word	0x40003800
 800baf4:	40003c00 	.word	0x40003c00
 800baf8:	0800c891 	.word	0x0800c891
 800bafc:	0800c8a5 	.word	0x0800c8a5
 800bb00:	0800c8b9 	.word	0x0800c8b9
 800bb04:	0800c8cd 	.word	0x0800c8cd
 800bb08:	0800c8e1 	.word	0x0800c8e1
 800bb0c:	0800c8f5 	.word	0x0800c8f5
 800bb10:	0800c909 	.word	0x0800c909
 800bb14:	0800c91d 	.word	0x0800c91d
 800bb18:	0800c931 	.word	0x0800c931
 800bb1c:	08001331 	.word	0x08001331
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	681b      	ldr	r3, [r3, #0]
 800bb24:	681a      	ldr	r2, [r3, #0]
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800bb2e:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	69da      	ldr	r2, [r3, #28]
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb38:	431a      	orrs	r2, r3
 800bb3a:	68bb      	ldr	r3, [r7, #8]
 800bb3c:	431a      	orrs	r2, r3
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bb42:	ea42 0103 	orr.w	r1, r2, r3
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	68da      	ldr	r2, [r3, #12]
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	681b      	ldr	r3, [r3, #0]
 800bb4e:	430a      	orrs	r2, r1
 800bb50:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bb5a:	431a      	orrs	r2, r3
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bb60:	431a      	orrs	r2, r3
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	699b      	ldr	r3, [r3, #24]
 800bb66:	431a      	orrs	r2, r3
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	691b      	ldr	r3, [r3, #16]
 800bb6c:	431a      	orrs	r2, r3
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	695b      	ldr	r3, [r3, #20]
 800bb72:	431a      	orrs	r2, r3
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	6a1b      	ldr	r3, [r3, #32]
 800bb78:	431a      	orrs	r2, r3
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	685b      	ldr	r3, [r3, #4]
 800bb7e:	431a      	orrs	r2, r3
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bb84:	431a      	orrs	r2, r3
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	689b      	ldr	r3, [r3, #8]
 800bb8a:	431a      	orrs	r2, r3
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bb90:	ea42 0103 	orr.w	r1, r2, r3
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	681b      	ldr	r3, [r3, #0]
 800bb9c:	430a      	orrs	r2, r1
 800bb9e:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	685b      	ldr	r3, [r3, #4]
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	d113      	bne.n	800bbd0 <HAL_SPI_Init+0x280>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	689b      	ldr	r3, [r3, #8]
 800bbae:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bbba:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	689b      	ldr	r3, [r3, #8]
 800bbc2:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800bbce:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	681b      	ldr	r3, [r3, #0]
 800bbd4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	681b      	ldr	r3, [r3, #0]
 800bbda:	f022 0201 	bic.w	r2, r2, #1
 800bbde:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	685b      	ldr	r3, [r3, #4]
 800bbe4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800bbe8:	2b00      	cmp	r3, #0
 800bbea:	d00a      	beq.n	800bc02 <HAL_SPI_Init+0x2b2>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	681b      	ldr	r3, [r3, #0]
 800bbf0:	68db      	ldr	r3, [r3, #12]
 800bbf2:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	681b      	ldr	r3, [r3, #0]
 800bbfe:	430a      	orrs	r2, r1
 800bc00:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	2200      	movs	r2, #0
 800bc06:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	2201      	movs	r2, #1
 800bc0e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800bc12:	2300      	movs	r3, #0
}
 800bc14:	4618      	mov	r0, r3
 800bc16:	3710      	adds	r7, #16
 800bc18:	46bd      	mov	sp, r7
 800bc1a:	bd80      	pop	{r7, pc}

0800bc1c <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bc1c:	b580      	push	{r7, lr}
 800bc1e:	b088      	sub	sp, #32
 800bc20:	af02      	add	r7, sp, #8
 800bc22:	60f8      	str	r0, [r7, #12]
 800bc24:	60b9      	str	r1, [r7, #8]
 800bc26:	603b      	str	r3, [r7, #0]
 800bc28:	4613      	mov	r3, r2
 800bc2a:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800bc2c:	68fb      	ldr	r3, [r7, #12]
 800bc2e:	681b      	ldr	r3, [r3, #0]
 800bc30:	3320      	adds	r3, #32
 800bc32:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bc34:	f7f7 f9ee 	bl	8003014 <HAL_GetTick>
 800bc38:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800bc3a:	68fb      	ldr	r3, [r7, #12]
 800bc3c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800bc40:	b2db      	uxtb	r3, r3
 800bc42:	2b01      	cmp	r3, #1
 800bc44:	d001      	beq.n	800bc4a <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 800bc46:	2302      	movs	r3, #2
 800bc48:	e1d1      	b.n	800bfee <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 800bc4a:	68bb      	ldr	r3, [r7, #8]
 800bc4c:	2b00      	cmp	r3, #0
 800bc4e:	d002      	beq.n	800bc56 <HAL_SPI_Transmit+0x3a>
 800bc50:	88fb      	ldrh	r3, [r7, #6]
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	d101      	bne.n	800bc5a <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 800bc56:	2301      	movs	r3, #1
 800bc58:	e1c9      	b.n	800bfee <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800bc5a:	68fb      	ldr	r3, [r7, #12]
 800bc5c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800bc60:	2b01      	cmp	r3, #1
 800bc62:	d101      	bne.n	800bc68 <HAL_SPI_Transmit+0x4c>
 800bc64:	2302      	movs	r3, #2
 800bc66:	e1c2      	b.n	800bfee <HAL_SPI_Transmit+0x3d2>
 800bc68:	68fb      	ldr	r3, [r7, #12]
 800bc6a:	2201      	movs	r2, #1
 800bc6c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800bc70:	68fb      	ldr	r3, [r7, #12]
 800bc72:	2203      	movs	r2, #3
 800bc74:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bc78:	68fb      	ldr	r3, [r7, #12]
 800bc7a:	2200      	movs	r2, #0
 800bc7c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800bc80:	68fb      	ldr	r3, [r7, #12]
 800bc82:	68ba      	ldr	r2, [r7, #8]
 800bc84:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 800bc86:	68fb      	ldr	r3, [r7, #12]
 800bc88:	88fa      	ldrh	r2, [r7, #6]
 800bc8a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 800bc8e:	68fb      	ldr	r3, [r7, #12]
 800bc90:	88fa      	ldrh	r2, [r7, #6]
 800bc92:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800bc96:	68fb      	ldr	r3, [r7, #12]
 800bc98:	2200      	movs	r2, #0
 800bc9a:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	2200      	movs	r2, #0
 800bca0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 800bca4:	68fb      	ldr	r3, [r7, #12]
 800bca6:	2200      	movs	r2, #0
 800bca8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	2200      	movs	r2, #0
 800bcb0:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 800bcb2:	68fb      	ldr	r3, [r7, #12]
 800bcb4:	2200      	movs	r2, #0
 800bcb6:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bcb8:	68fb      	ldr	r3, [r7, #12]
 800bcba:	689b      	ldr	r3, [r3, #8]
 800bcbc:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800bcc0:	d108      	bne.n	800bcd4 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 800bcc2:	68fb      	ldr	r3, [r7, #12]
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	681a      	ldr	r2, [r3, #0]
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	681b      	ldr	r3, [r3, #0]
 800bccc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bcd0:	601a      	str	r2, [r3, #0]
 800bcd2:	e009      	b.n	800bce8 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 800bcd4:	68fb      	ldr	r3, [r7, #12]
 800bcd6:	681b      	ldr	r3, [r3, #0]
 800bcd8:	68db      	ldr	r3, [r3, #12]
 800bcda:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800bcde:	68fb      	ldr	r3, [r7, #12]
 800bce0:	681b      	ldr	r3, [r3, #0]
 800bce2:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800bce6:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800bce8:	68fb      	ldr	r3, [r7, #12]
 800bcea:	681b      	ldr	r3, [r3, #0]
 800bcec:	685a      	ldr	r2, [r3, #4]
 800bcee:	4b96      	ldr	r3, [pc, #600]	@ (800bf48 <HAL_SPI_Transmit+0x32c>)
 800bcf0:	4013      	ands	r3, r2
 800bcf2:	88f9      	ldrh	r1, [r7, #6]
 800bcf4:	68fa      	ldr	r2, [r7, #12]
 800bcf6:	6812      	ldr	r2, [r2, #0]
 800bcf8:	430b      	orrs	r3, r1
 800bcfa:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800bcfc:	68fb      	ldr	r3, [r7, #12]
 800bcfe:	681b      	ldr	r3, [r3, #0]
 800bd00:	681a      	ldr	r2, [r3, #0]
 800bd02:	68fb      	ldr	r3, [r7, #12]
 800bd04:	681b      	ldr	r3, [r3, #0]
 800bd06:	f042 0201 	orr.w	r2, r2, #1
 800bd0a:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800bd0c:	68fb      	ldr	r3, [r7, #12]
 800bd0e:	685b      	ldr	r3, [r3, #4]
 800bd10:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800bd14:	d107      	bne.n	800bd26 <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800bd16:	68fb      	ldr	r3, [r7, #12]
 800bd18:	681b      	ldr	r3, [r3, #0]
 800bd1a:	681a      	ldr	r2, [r3, #0]
 800bd1c:	68fb      	ldr	r3, [r7, #12]
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800bd24:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800bd26:	68fb      	ldr	r3, [r7, #12]
 800bd28:	68db      	ldr	r3, [r3, #12]
 800bd2a:	2b0f      	cmp	r3, #15
 800bd2c:	d947      	bls.n	800bdbe <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800bd2e:	e03f      	b.n	800bdb0 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800bd30:	68fb      	ldr	r3, [r7, #12]
 800bd32:	681b      	ldr	r3, [r3, #0]
 800bd34:	695b      	ldr	r3, [r3, #20]
 800bd36:	f003 0302 	and.w	r3, r3, #2
 800bd3a:	2b02      	cmp	r3, #2
 800bd3c:	d114      	bne.n	800bd68 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800bd3e:	68fb      	ldr	r3, [r7, #12]
 800bd40:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800bd42:	68fb      	ldr	r3, [r7, #12]
 800bd44:	681b      	ldr	r3, [r3, #0]
 800bd46:	6812      	ldr	r2, [r2, #0]
 800bd48:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800bd4a:	68fb      	ldr	r3, [r7, #12]
 800bd4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bd4e:	1d1a      	adds	r2, r3, #4
 800bd50:	68fb      	ldr	r3, [r7, #12]
 800bd52:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800bd5a:	b29b      	uxth	r3, r3
 800bd5c:	3b01      	subs	r3, #1
 800bd5e:	b29a      	uxth	r2, r3
 800bd60:	68fb      	ldr	r3, [r7, #12]
 800bd62:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800bd66:	e023      	b.n	800bdb0 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bd68:	f7f7 f954 	bl	8003014 <HAL_GetTick>
 800bd6c:	4602      	mov	r2, r0
 800bd6e:	693b      	ldr	r3, [r7, #16]
 800bd70:	1ad3      	subs	r3, r2, r3
 800bd72:	683a      	ldr	r2, [r7, #0]
 800bd74:	429a      	cmp	r2, r3
 800bd76:	d803      	bhi.n	800bd80 <HAL_SPI_Transmit+0x164>
 800bd78:	683b      	ldr	r3, [r7, #0]
 800bd7a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800bd7e:	d102      	bne.n	800bd86 <HAL_SPI_Transmit+0x16a>
 800bd80:	683b      	ldr	r3, [r7, #0]
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	d114      	bne.n	800bdb0 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800bd86:	68f8      	ldr	r0, [r7, #12]
 800bd88:	f000 fdf8 	bl	800c97c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800bd8c:	68fb      	ldr	r3, [r7, #12]
 800bd8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bd92:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800bd96:	68fb      	ldr	r3, [r7, #12]
 800bd98:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800bd9c:	68fb      	ldr	r3, [r7, #12]
 800bd9e:	2201      	movs	r2, #1
 800bda0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800bda4:	68fb      	ldr	r3, [r7, #12]
 800bda6:	2200      	movs	r2, #0
 800bda8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800bdac:	2303      	movs	r3, #3
 800bdae:	e11e      	b.n	800bfee <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800bdb0:	68fb      	ldr	r3, [r7, #12]
 800bdb2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800bdb6:	b29b      	uxth	r3, r3
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d1b9      	bne.n	800bd30 <HAL_SPI_Transmit+0x114>
 800bdbc:	e0f1      	b.n	800bfa2 <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bdbe:	68fb      	ldr	r3, [r7, #12]
 800bdc0:	68db      	ldr	r3, [r3, #12]
 800bdc2:	2b07      	cmp	r3, #7
 800bdc4:	f240 80e6 	bls.w	800bf94 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800bdc8:	e05d      	b.n	800be86 <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800bdca:	68fb      	ldr	r3, [r7, #12]
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	695b      	ldr	r3, [r3, #20]
 800bdd0:	f003 0302 	and.w	r3, r3, #2
 800bdd4:	2b02      	cmp	r3, #2
 800bdd6:	d132      	bne.n	800be3e <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800bdd8:	68fb      	ldr	r3, [r7, #12]
 800bdda:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800bdde:	b29b      	uxth	r3, r3
 800bde0:	2b01      	cmp	r3, #1
 800bde2:	d918      	bls.n	800be16 <HAL_SPI_Transmit+0x1fa>
 800bde4:	68fb      	ldr	r3, [r7, #12]
 800bde6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bde8:	2b00      	cmp	r3, #0
 800bdea:	d014      	beq.n	800be16 <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800bdec:	68fb      	ldr	r3, [r7, #12]
 800bdee:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	6812      	ldr	r2, [r2, #0]
 800bdf6:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800bdf8:	68fb      	ldr	r3, [r7, #12]
 800bdfa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bdfc:	1d1a      	adds	r2, r3, #4
 800bdfe:	68fb      	ldr	r3, [r7, #12]
 800be00:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800be02:	68fb      	ldr	r3, [r7, #12]
 800be04:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800be08:	b29b      	uxth	r3, r3
 800be0a:	3b02      	subs	r3, #2
 800be0c:	b29a      	uxth	r2, r3
 800be0e:	68fb      	ldr	r3, [r7, #12]
 800be10:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800be14:	e037      	b.n	800be86 <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800be16:	68fb      	ldr	r3, [r7, #12]
 800be18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800be1a:	881a      	ldrh	r2, [r3, #0]
 800be1c:	697b      	ldr	r3, [r7, #20]
 800be1e:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800be20:	68fb      	ldr	r3, [r7, #12]
 800be22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800be24:	1c9a      	adds	r2, r3, #2
 800be26:	68fb      	ldr	r3, [r7, #12]
 800be28:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800be2a:	68fb      	ldr	r3, [r7, #12]
 800be2c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800be30:	b29b      	uxth	r3, r3
 800be32:	3b01      	subs	r3, #1
 800be34:	b29a      	uxth	r2, r3
 800be36:	68fb      	ldr	r3, [r7, #12]
 800be38:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800be3c:	e023      	b.n	800be86 <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800be3e:	f7f7 f8e9 	bl	8003014 <HAL_GetTick>
 800be42:	4602      	mov	r2, r0
 800be44:	693b      	ldr	r3, [r7, #16]
 800be46:	1ad3      	subs	r3, r2, r3
 800be48:	683a      	ldr	r2, [r7, #0]
 800be4a:	429a      	cmp	r2, r3
 800be4c:	d803      	bhi.n	800be56 <HAL_SPI_Transmit+0x23a>
 800be4e:	683b      	ldr	r3, [r7, #0]
 800be50:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800be54:	d102      	bne.n	800be5c <HAL_SPI_Transmit+0x240>
 800be56:	683b      	ldr	r3, [r7, #0]
 800be58:	2b00      	cmp	r3, #0
 800be5a:	d114      	bne.n	800be86 <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800be5c:	68f8      	ldr	r0, [r7, #12]
 800be5e:	f000 fd8d 	bl	800c97c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800be62:	68fb      	ldr	r3, [r7, #12]
 800be64:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800be68:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800be6c:	68fb      	ldr	r3, [r7, #12]
 800be6e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800be72:	68fb      	ldr	r3, [r7, #12]
 800be74:	2201      	movs	r2, #1
 800be76:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	2200      	movs	r2, #0
 800be7e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800be82:	2303      	movs	r3, #3
 800be84:	e0b3      	b.n	800bfee <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800be86:	68fb      	ldr	r3, [r7, #12]
 800be88:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800be8c:	b29b      	uxth	r3, r3
 800be8e:	2b00      	cmp	r3, #0
 800be90:	d19b      	bne.n	800bdca <HAL_SPI_Transmit+0x1ae>
 800be92:	e086      	b.n	800bfa2 <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800be94:	68fb      	ldr	r3, [r7, #12]
 800be96:	681b      	ldr	r3, [r3, #0]
 800be98:	695b      	ldr	r3, [r3, #20]
 800be9a:	f003 0302 	and.w	r3, r3, #2
 800be9e:	2b02      	cmp	r3, #2
 800bea0:	d154      	bne.n	800bf4c <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800bea2:	68fb      	ldr	r3, [r7, #12]
 800bea4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800bea8:	b29b      	uxth	r3, r3
 800beaa:	2b03      	cmp	r3, #3
 800beac:	d918      	bls.n	800bee0 <HAL_SPI_Transmit+0x2c4>
 800beae:	68fb      	ldr	r3, [r7, #12]
 800beb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800beb2:	2b40      	cmp	r3, #64	@ 0x40
 800beb4:	d914      	bls.n	800bee0 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800beb6:	68fb      	ldr	r3, [r7, #12]
 800beb8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800beba:	68fb      	ldr	r3, [r7, #12]
 800bebc:	681b      	ldr	r3, [r3, #0]
 800bebe:	6812      	ldr	r2, [r2, #0]
 800bec0:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800bec2:	68fb      	ldr	r3, [r7, #12]
 800bec4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bec6:	1d1a      	adds	r2, r3, #4
 800bec8:	68fb      	ldr	r3, [r7, #12]
 800beca:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800becc:	68fb      	ldr	r3, [r7, #12]
 800bece:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800bed2:	b29b      	uxth	r3, r3
 800bed4:	3b04      	subs	r3, #4
 800bed6:	b29a      	uxth	r2, r3
 800bed8:	68fb      	ldr	r3, [r7, #12]
 800beda:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800bede:	e059      	b.n	800bf94 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800bee0:	68fb      	ldr	r3, [r7, #12]
 800bee2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800bee6:	b29b      	uxth	r3, r3
 800bee8:	2b01      	cmp	r3, #1
 800beea:	d917      	bls.n	800bf1c <HAL_SPI_Transmit+0x300>
 800beec:	68fb      	ldr	r3, [r7, #12]
 800beee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bef0:	2b00      	cmp	r3, #0
 800bef2:	d013      	beq.n	800bf1c <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800bef4:	68fb      	ldr	r3, [r7, #12]
 800bef6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bef8:	881a      	ldrh	r2, [r3, #0]
 800befa:	697b      	ldr	r3, [r7, #20]
 800befc:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800befe:	68fb      	ldr	r3, [r7, #12]
 800bf00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bf02:	1c9a      	adds	r2, r3, #2
 800bf04:	68fb      	ldr	r3, [r7, #12]
 800bf06:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800bf08:	68fb      	ldr	r3, [r7, #12]
 800bf0a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800bf0e:	b29b      	uxth	r3, r3
 800bf10:	3b02      	subs	r3, #2
 800bf12:	b29a      	uxth	r2, r3
 800bf14:	68fb      	ldr	r3, [r7, #12]
 800bf16:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800bf1a:	e03b      	b.n	800bf94 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800bf1c:	68fb      	ldr	r3, [r7, #12]
 800bf1e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	681b      	ldr	r3, [r3, #0]
 800bf24:	3320      	adds	r3, #32
 800bf26:	7812      	ldrb	r2, [r2, #0]
 800bf28:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800bf2a:	68fb      	ldr	r3, [r7, #12]
 800bf2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bf2e:	1c5a      	adds	r2, r3, #1
 800bf30:	68fb      	ldr	r3, [r7, #12]
 800bf32:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800bf34:	68fb      	ldr	r3, [r7, #12]
 800bf36:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800bf3a:	b29b      	uxth	r3, r3
 800bf3c:	3b01      	subs	r3, #1
 800bf3e:	b29a      	uxth	r2, r3
 800bf40:	68fb      	ldr	r3, [r7, #12]
 800bf42:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800bf46:	e025      	b.n	800bf94 <HAL_SPI_Transmit+0x378>
 800bf48:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bf4c:	f7f7 f862 	bl	8003014 <HAL_GetTick>
 800bf50:	4602      	mov	r2, r0
 800bf52:	693b      	ldr	r3, [r7, #16]
 800bf54:	1ad3      	subs	r3, r2, r3
 800bf56:	683a      	ldr	r2, [r7, #0]
 800bf58:	429a      	cmp	r2, r3
 800bf5a:	d803      	bhi.n	800bf64 <HAL_SPI_Transmit+0x348>
 800bf5c:	683b      	ldr	r3, [r7, #0]
 800bf5e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800bf62:	d102      	bne.n	800bf6a <HAL_SPI_Transmit+0x34e>
 800bf64:	683b      	ldr	r3, [r7, #0]
 800bf66:	2b00      	cmp	r3, #0
 800bf68:	d114      	bne.n	800bf94 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800bf6a:	68f8      	ldr	r0, [r7, #12]
 800bf6c:	f000 fd06 	bl	800c97c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800bf70:	68fb      	ldr	r3, [r7, #12]
 800bf72:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bf76:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800bf7a:	68fb      	ldr	r3, [r7, #12]
 800bf7c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	2201      	movs	r2, #1
 800bf84:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800bf88:	68fb      	ldr	r3, [r7, #12]
 800bf8a:	2200      	movs	r2, #0
 800bf8c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800bf90:	2303      	movs	r3, #3
 800bf92:	e02c      	b.n	800bfee <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800bf94:	68fb      	ldr	r3, [r7, #12]
 800bf96:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800bf9a:	b29b      	uxth	r3, r3
 800bf9c:	2b00      	cmp	r3, #0
 800bf9e:	f47f af79 	bne.w	800be94 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800bfa2:	693b      	ldr	r3, [r7, #16]
 800bfa4:	9300      	str	r3, [sp, #0]
 800bfa6:	683b      	ldr	r3, [r7, #0]
 800bfa8:	2200      	movs	r2, #0
 800bfaa:	2108      	movs	r1, #8
 800bfac:	68f8      	ldr	r0, [r7, #12]
 800bfae:	f000 fd85 	bl	800cabc <SPI_WaitOnFlagUntilTimeout>
 800bfb2:	4603      	mov	r3, r0
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d007      	beq.n	800bfc8 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bfb8:	68fb      	ldr	r3, [r7, #12]
 800bfba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bfbe:	f043 0220 	orr.w	r2, r3, #32
 800bfc2:	68fb      	ldr	r3, [r7, #12]
 800bfc4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800bfc8:	68f8      	ldr	r0, [r7, #12]
 800bfca:	f000 fcd7 	bl	800c97c <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	2201      	movs	r2, #1
 800bfd2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800bfd6:	68fb      	ldr	r3, [r7, #12]
 800bfd8:	2200      	movs	r2, #0
 800bfda:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bfde:	68fb      	ldr	r3, [r7, #12]
 800bfe0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	d001      	beq.n	800bfec <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 800bfe8:	2301      	movs	r3, #1
 800bfea:	e000      	b.n	800bfee <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 800bfec:	2300      	movs	r3, #0
  }
}
 800bfee:	4618      	mov	r0, r3
 800bff0:	3718      	adds	r7, #24
 800bff2:	46bd      	mov	sp, r7
 800bff4:	bd80      	pop	{r7, pc}
 800bff6:	bf00      	nop

0800bff8 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bff8:	b580      	push	{r7, lr}
 800bffa:	b088      	sub	sp, #32
 800bffc:	af00      	add	r7, sp, #0
 800bffe:	60f8      	str	r0, [r7, #12]
 800c000:	60b9      	str	r1, [r7, #8]
 800c002:	603b      	str	r3, [r7, #0]
 800c004:	4613      	mov	r3, r2
 800c006:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 800c008:	68fb      	ldr	r3, [r7, #12]
 800c00a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c00c:	095b      	lsrs	r3, r3, #5
 800c00e:	b29b      	uxth	r3, r3
 800c010:	3301      	adds	r3, #1
 800c012:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800c014:	68fb      	ldr	r3, [r7, #12]
 800c016:	681b      	ldr	r3, [r3, #0]
 800c018:	3330      	adds	r3, #48	@ 0x30
 800c01a:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c01c:	f7f6 fffa 	bl	8003014 <HAL_GetTick>
 800c020:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800c022:	68fb      	ldr	r3, [r7, #12]
 800c024:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800c028:	b2db      	uxtb	r3, r3
 800c02a:	2b01      	cmp	r3, #1
 800c02c:	d001      	beq.n	800c032 <HAL_SPI_Receive+0x3a>
  {
    return HAL_BUSY;
 800c02e:	2302      	movs	r3, #2
 800c030:	e250      	b.n	800c4d4 <HAL_SPI_Receive+0x4dc>
  }

  if ((pData == NULL) || (Size == 0UL))
 800c032:	68bb      	ldr	r3, [r7, #8]
 800c034:	2b00      	cmp	r3, #0
 800c036:	d002      	beq.n	800c03e <HAL_SPI_Receive+0x46>
 800c038:	88fb      	ldrh	r3, [r7, #6]
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	d101      	bne.n	800c042 <HAL_SPI_Receive+0x4a>
  {
    return HAL_ERROR;
 800c03e:	2301      	movs	r3, #1
 800c040:	e248      	b.n	800c4d4 <HAL_SPI_Receive+0x4dc>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800c042:	68fb      	ldr	r3, [r7, #12]
 800c044:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800c048:	2b01      	cmp	r3, #1
 800c04a:	d101      	bne.n	800c050 <HAL_SPI_Receive+0x58>
 800c04c:	2302      	movs	r3, #2
 800c04e:	e241      	b.n	800c4d4 <HAL_SPI_Receive+0x4dc>
 800c050:	68fb      	ldr	r3, [r7, #12]
 800c052:	2201      	movs	r2, #1
 800c054:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800c058:	68fb      	ldr	r3, [r7, #12]
 800c05a:	2204      	movs	r2, #4
 800c05c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c060:	68fb      	ldr	r3, [r7, #12]
 800c062:	2200      	movs	r2, #0
 800c064:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800c068:	68fb      	ldr	r3, [r7, #12]
 800c06a:	68ba      	ldr	r2, [r7, #8]
 800c06c:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 800c06e:	68fb      	ldr	r3, [r7, #12]
 800c070:	88fa      	ldrh	r2, [r7, #6]
 800c072:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 800c076:	68fb      	ldr	r3, [r7, #12]
 800c078:	88fa      	ldrh	r2, [r7, #6]
 800c07a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 800c07e:	68fb      	ldr	r3, [r7, #12]
 800c080:	2200      	movs	r2, #0
 800c082:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 800c084:	68fb      	ldr	r3, [r7, #12]
 800c086:	2200      	movs	r2, #0
 800c088:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	2200      	movs	r2, #0
 800c090:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxISR       = NULL;
 800c094:	68fb      	ldr	r3, [r7, #12]
 800c096:	2200      	movs	r2, #0
 800c098:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 800c09a:	68fb      	ldr	r3, [r7, #12]
 800c09c:	2200      	movs	r2, #0
 800c09e:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	689b      	ldr	r3, [r3, #8]
 800c0a4:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800c0a8:	d108      	bne.n	800c0bc <HAL_SPI_Receive+0xc4>
  {
    SPI_1LINE_RX(hspi);
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	681b      	ldr	r3, [r3, #0]
 800c0ae:	681a      	ldr	r2, [r3, #0]
 800c0b0:	68fb      	ldr	r3, [r7, #12]
 800c0b2:	681b      	ldr	r3, [r3, #0]
 800c0b4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800c0b8:	601a      	str	r2, [r3, #0]
 800c0ba:	e009      	b.n	800c0d0 <HAL_SPI_Receive+0xd8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 800c0bc:	68fb      	ldr	r3, [r7, #12]
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	68db      	ldr	r3, [r3, #12]
 800c0c2:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800c0c6:	68fb      	ldr	r3, [r7, #12]
 800c0c8:	681b      	ldr	r3, [r3, #0]
 800c0ca:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800c0ce:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800c0d0:	68fb      	ldr	r3, [r7, #12]
 800c0d2:	681b      	ldr	r3, [r3, #0]
 800c0d4:	685a      	ldr	r2, [r3, #4]
 800c0d6:	4b95      	ldr	r3, [pc, #596]	@ (800c32c <HAL_SPI_Receive+0x334>)
 800c0d8:	4013      	ands	r3, r2
 800c0da:	88f9      	ldrh	r1, [r7, #6]
 800c0dc:	68fa      	ldr	r2, [r7, #12]
 800c0de:	6812      	ldr	r2, [r2, #0]
 800c0e0:	430b      	orrs	r3, r1
 800c0e2:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	681a      	ldr	r2, [r3, #0]
 800c0ea:	68fb      	ldr	r3, [r7, #12]
 800c0ec:	681b      	ldr	r3, [r3, #0]
 800c0ee:	f042 0201 	orr.w	r2, r2, #1
 800c0f2:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c0f4:	68fb      	ldr	r3, [r7, #12]
 800c0f6:	685b      	ldr	r3, [r3, #4]
 800c0f8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c0fc:	d107      	bne.n	800c10e <HAL_SPI_Receive+0x116>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800c0fe:	68fb      	ldr	r3, [r7, #12]
 800c100:	681b      	ldr	r3, [r3, #0]
 800c102:	681a      	ldr	r2, [r3, #0]
 800c104:	68fb      	ldr	r3, [r7, #12]
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800c10c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	68db      	ldr	r3, [r3, #12]
 800c112:	2b0f      	cmp	r3, #15
 800c114:	d96c      	bls.n	800c1f0 <HAL_SPI_Receive+0x1f8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800c116:	e064      	b.n	800c1e2 <HAL_SPI_Receive+0x1ea>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800c118:	68fb      	ldr	r3, [r7, #12]
 800c11a:	681b      	ldr	r3, [r3, #0]
 800c11c:	695b      	ldr	r3, [r3, #20]
 800c11e:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800c120:	68fb      	ldr	r3, [r7, #12]
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	695b      	ldr	r3, [r3, #20]
 800c126:	f003 0301 	and.w	r3, r3, #1
 800c12a:	2b01      	cmp	r3, #1
 800c12c:	d114      	bne.n	800c158 <HAL_SPI_Receive+0x160>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800c12e:	68fb      	ldr	r3, [r7, #12]
 800c130:	681a      	ldr	r2, [r3, #0]
 800c132:	68fb      	ldr	r3, [r7, #12]
 800c134:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c136:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800c138:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c13e:	1d1a      	adds	r2, r3, #4
 800c140:	68fb      	ldr	r3, [r7, #12]
 800c142:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800c144:	68fb      	ldr	r3, [r7, #12]
 800c146:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c14a:	b29b      	uxth	r3, r3
 800c14c:	3b01      	subs	r3, #1
 800c14e:	b29a      	uxth	r2, r3
 800c150:	68fb      	ldr	r3, [r7, #12]
 800c152:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800c156:	e044      	b.n	800c1e2 <HAL_SPI_Receive+0x1ea>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800c158:	68fb      	ldr	r3, [r7, #12]
 800c15a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c15e:	b29b      	uxth	r3, r3
 800c160:	8bfa      	ldrh	r2, [r7, #30]
 800c162:	429a      	cmp	r2, r3
 800c164:	d919      	bls.n	800c19a <HAL_SPI_Receive+0x1a2>
 800c166:	693b      	ldr	r3, [r7, #16]
 800c168:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	d014      	beq.n	800c19a <HAL_SPI_Receive+0x1a2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	681a      	ldr	r2, [r3, #0]
 800c174:	68fb      	ldr	r3, [r7, #12]
 800c176:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c178:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800c17a:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800c17c:	68fb      	ldr	r3, [r7, #12]
 800c17e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c180:	1d1a      	adds	r2, r3, #4
 800c182:	68fb      	ldr	r3, [r7, #12]
 800c184:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800c186:	68fb      	ldr	r3, [r7, #12]
 800c188:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c18c:	b29b      	uxth	r3, r3
 800c18e:	3b01      	subs	r3, #1
 800c190:	b29a      	uxth	r2, r3
 800c192:	68fb      	ldr	r3, [r7, #12]
 800c194:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800c198:	e023      	b.n	800c1e2 <HAL_SPI_Receive+0x1ea>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c19a:	f7f6 ff3b 	bl	8003014 <HAL_GetTick>
 800c19e:	4602      	mov	r2, r0
 800c1a0:	697b      	ldr	r3, [r7, #20]
 800c1a2:	1ad3      	subs	r3, r2, r3
 800c1a4:	683a      	ldr	r2, [r7, #0]
 800c1a6:	429a      	cmp	r2, r3
 800c1a8:	d803      	bhi.n	800c1b2 <HAL_SPI_Receive+0x1ba>
 800c1aa:	683b      	ldr	r3, [r7, #0]
 800c1ac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c1b0:	d102      	bne.n	800c1b8 <HAL_SPI_Receive+0x1c0>
 800c1b2:	683b      	ldr	r3, [r7, #0]
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	d114      	bne.n	800c1e2 <HAL_SPI_Receive+0x1ea>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800c1b8:	68f8      	ldr	r0, [r7, #12]
 800c1ba:	f000 fbdf 	bl	800c97c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800c1be:	68fb      	ldr	r3, [r7, #12]
 800c1c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c1c4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800c1c8:	68fb      	ldr	r3, [r7, #12]
 800c1ca:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800c1ce:	68fb      	ldr	r3, [r7, #12]
 800c1d0:	2201      	movs	r2, #1
 800c1d2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800c1d6:	68fb      	ldr	r3, [r7, #12]
 800c1d8:	2200      	movs	r2, #0
 800c1da:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800c1de:	2303      	movs	r3, #3
 800c1e0:	e178      	b.n	800c4d4 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c1e8:	b29b      	uxth	r3, r3
 800c1ea:	2b00      	cmp	r3, #0
 800c1ec:	d194      	bne.n	800c118 <HAL_SPI_Receive+0x120>
 800c1ee:	e15e      	b.n	800c4ae <HAL_SPI_Receive+0x4b6>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c1f0:	68fb      	ldr	r3, [r7, #12]
 800c1f2:	68db      	ldr	r3, [r3, #12]
 800c1f4:	2b07      	cmp	r3, #7
 800c1f6:	f240 8153 	bls.w	800c4a0 <HAL_SPI_Receive+0x4a8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800c1fa:	e08f      	b.n	800c31c <HAL_SPI_Receive+0x324>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800c1fc:	68fb      	ldr	r3, [r7, #12]
 800c1fe:	681b      	ldr	r3, [r3, #0]
 800c200:	695b      	ldr	r3, [r3, #20]
 800c202:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800c204:	68fb      	ldr	r3, [r7, #12]
 800c206:	681b      	ldr	r3, [r3, #0]
 800c208:	695b      	ldr	r3, [r3, #20]
 800c20a:	f003 0301 	and.w	r3, r3, #1
 800c20e:	2b01      	cmp	r3, #1
 800c210:	d114      	bne.n	800c23c <HAL_SPI_Receive+0x244>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800c212:	68fb      	ldr	r3, [r7, #12]
 800c214:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c216:	69ba      	ldr	r2, [r7, #24]
 800c218:	8812      	ldrh	r2, [r2, #0]
 800c21a:	b292      	uxth	r2, r2
 800c21c:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800c21e:	68fb      	ldr	r3, [r7, #12]
 800c220:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c222:	1c9a      	adds	r2, r3, #2
 800c224:	68fb      	ldr	r3, [r7, #12]
 800c226:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800c228:	68fb      	ldr	r3, [r7, #12]
 800c22a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c22e:	b29b      	uxth	r3, r3
 800c230:	3b01      	subs	r3, #1
 800c232:	b29a      	uxth	r2, r3
 800c234:	68fb      	ldr	r3, [r7, #12]
 800c236:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800c23a:	e06f      	b.n	800c31c <HAL_SPI_Receive+0x324>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800c23c:	68fb      	ldr	r3, [r7, #12]
 800c23e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c242:	b29b      	uxth	r3, r3
 800c244:	8bfa      	ldrh	r2, [r7, #30]
 800c246:	429a      	cmp	r2, r3
 800c248:	d924      	bls.n	800c294 <HAL_SPI_Receive+0x29c>
 800c24a:	693b      	ldr	r3, [r7, #16]
 800c24c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c250:	2b00      	cmp	r3, #0
 800c252:	d01f      	beq.n	800c294 <HAL_SPI_Receive+0x29c>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800c254:	68fb      	ldr	r3, [r7, #12]
 800c256:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c258:	69ba      	ldr	r2, [r7, #24]
 800c25a:	8812      	ldrh	r2, [r2, #0]
 800c25c:	b292      	uxth	r2, r2
 800c25e:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800c260:	68fb      	ldr	r3, [r7, #12]
 800c262:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c264:	1c9a      	adds	r2, r3, #2
 800c266:	68fb      	ldr	r3, [r7, #12]
 800c268:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800c26a:	68fb      	ldr	r3, [r7, #12]
 800c26c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c26e:	69ba      	ldr	r2, [r7, #24]
 800c270:	8812      	ldrh	r2, [r2, #0]
 800c272:	b292      	uxth	r2, r2
 800c274:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800c276:	68fb      	ldr	r3, [r7, #12]
 800c278:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c27a:	1c9a      	adds	r2, r3, #2
 800c27c:	68fb      	ldr	r3, [r7, #12]
 800c27e:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)2UL;
 800c280:	68fb      	ldr	r3, [r7, #12]
 800c282:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c286:	b29b      	uxth	r3, r3
 800c288:	3b02      	subs	r3, #2
 800c28a:	b29a      	uxth	r2, r3
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800c292:	e043      	b.n	800c31c <HAL_SPI_Receive+0x324>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 800c294:	68fb      	ldr	r3, [r7, #12]
 800c296:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c29a:	b29b      	uxth	r3, r3
 800c29c:	2b01      	cmp	r3, #1
 800c29e:	d119      	bne.n	800c2d4 <HAL_SPI_Receive+0x2dc>
 800c2a0:	693b      	ldr	r3, [r7, #16]
 800c2a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c2a6:	2b00      	cmp	r3, #0
 800c2a8:	d014      	beq.n	800c2d4 <HAL_SPI_Receive+0x2dc>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800c2aa:	68fb      	ldr	r3, [r7, #12]
 800c2ac:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c2ae:	69ba      	ldr	r2, [r7, #24]
 800c2b0:	8812      	ldrh	r2, [r2, #0]
 800c2b2:	b292      	uxth	r2, r2
 800c2b4:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800c2b6:	68fb      	ldr	r3, [r7, #12]
 800c2b8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c2ba:	1c9a      	adds	r2, r3, #2
 800c2bc:	68fb      	ldr	r3, [r7, #12]
 800c2be:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800c2c0:	68fb      	ldr	r3, [r7, #12]
 800c2c2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c2c6:	b29b      	uxth	r3, r3
 800c2c8:	3b01      	subs	r3, #1
 800c2ca:	b29a      	uxth	r2, r3
 800c2cc:	68fb      	ldr	r3, [r7, #12]
 800c2ce:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800c2d2:	e023      	b.n	800c31c <HAL_SPI_Receive+0x324>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c2d4:	f7f6 fe9e 	bl	8003014 <HAL_GetTick>
 800c2d8:	4602      	mov	r2, r0
 800c2da:	697b      	ldr	r3, [r7, #20]
 800c2dc:	1ad3      	subs	r3, r2, r3
 800c2de:	683a      	ldr	r2, [r7, #0]
 800c2e0:	429a      	cmp	r2, r3
 800c2e2:	d803      	bhi.n	800c2ec <HAL_SPI_Receive+0x2f4>
 800c2e4:	683b      	ldr	r3, [r7, #0]
 800c2e6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c2ea:	d102      	bne.n	800c2f2 <HAL_SPI_Receive+0x2fa>
 800c2ec:	683b      	ldr	r3, [r7, #0]
 800c2ee:	2b00      	cmp	r3, #0
 800c2f0:	d114      	bne.n	800c31c <HAL_SPI_Receive+0x324>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800c2f2:	68f8      	ldr	r0, [r7, #12]
 800c2f4:	f000 fb42 	bl	800c97c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800c2f8:	68fb      	ldr	r3, [r7, #12]
 800c2fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c2fe:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800c302:	68fb      	ldr	r3, [r7, #12]
 800c304:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800c308:	68fb      	ldr	r3, [r7, #12]
 800c30a:	2201      	movs	r2, #1
 800c30c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800c310:	68fb      	ldr	r3, [r7, #12]
 800c312:	2200      	movs	r2, #0
 800c314:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800c318:	2303      	movs	r3, #3
 800c31a:	e0db      	b.n	800c4d4 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 800c31c:	68fb      	ldr	r3, [r7, #12]
 800c31e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c322:	b29b      	uxth	r3, r3
 800c324:	2b00      	cmp	r3, #0
 800c326:	f47f af69 	bne.w	800c1fc <HAL_SPI_Receive+0x204>
 800c32a:	e0c0      	b.n	800c4ae <HAL_SPI_Receive+0x4b6>
 800c32c:	ffff0000 	.word	0xffff0000
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800c330:	68fb      	ldr	r3, [r7, #12]
 800c332:	681b      	ldr	r3, [r3, #0]
 800c334:	695b      	ldr	r3, [r3, #20]
 800c336:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800c338:	68fb      	ldr	r3, [r7, #12]
 800c33a:	681b      	ldr	r3, [r3, #0]
 800c33c:	695b      	ldr	r3, [r3, #20]
 800c33e:	f003 0301 	and.w	r3, r3, #1
 800c342:	2b01      	cmp	r3, #1
 800c344:	d117      	bne.n	800c376 <HAL_SPI_Receive+0x37e>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800c346:	68fb      	ldr	r3, [r7, #12]
 800c348:	681b      	ldr	r3, [r3, #0]
 800c34a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c34e:	68fb      	ldr	r3, [r7, #12]
 800c350:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c352:	7812      	ldrb	r2, [r2, #0]
 800c354:	b2d2      	uxtb	r2, r2
 800c356:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800c358:	68fb      	ldr	r3, [r7, #12]
 800c35a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c35c:	1c5a      	adds	r2, r3, #1
 800c35e:	68fb      	ldr	r3, [r7, #12]
 800c360:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800c362:	68fb      	ldr	r3, [r7, #12]
 800c364:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c368:	b29b      	uxth	r3, r3
 800c36a:	3b01      	subs	r3, #1
 800c36c:	b29a      	uxth	r2, r3
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800c374:	e094      	b.n	800c4a0 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800c376:	68fb      	ldr	r3, [r7, #12]
 800c378:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c37c:	b29b      	uxth	r3, r3
 800c37e:	8bfa      	ldrh	r2, [r7, #30]
 800c380:	429a      	cmp	r2, r3
 800c382:	d946      	bls.n	800c412 <HAL_SPI_Receive+0x41a>
 800c384:	693b      	ldr	r3, [r7, #16]
 800c386:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	d041      	beq.n	800c412 <HAL_SPI_Receive+0x41a>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800c38e:	68fb      	ldr	r3, [r7, #12]
 800c390:	681b      	ldr	r3, [r3, #0]
 800c392:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c396:	68fb      	ldr	r3, [r7, #12]
 800c398:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c39a:	7812      	ldrb	r2, [r2, #0]
 800c39c:	b2d2      	uxtb	r2, r2
 800c39e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800c3a0:	68fb      	ldr	r3, [r7, #12]
 800c3a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c3a4:	1c5a      	adds	r2, r3, #1
 800c3a6:	68fb      	ldr	r3, [r7, #12]
 800c3a8:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800c3aa:	68fb      	ldr	r3, [r7, #12]
 800c3ac:	681b      	ldr	r3, [r3, #0]
 800c3ae:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c3b2:	68fb      	ldr	r3, [r7, #12]
 800c3b4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c3b6:	7812      	ldrb	r2, [r2, #0]
 800c3b8:	b2d2      	uxtb	r2, r2
 800c3ba:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800c3bc:	68fb      	ldr	r3, [r7, #12]
 800c3be:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c3c0:	1c5a      	adds	r2, r3, #1
 800c3c2:	68fb      	ldr	r3, [r7, #12]
 800c3c4:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800c3c6:	68fb      	ldr	r3, [r7, #12]
 800c3c8:	681b      	ldr	r3, [r3, #0]
 800c3ca:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c3ce:	68fb      	ldr	r3, [r7, #12]
 800c3d0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c3d2:	7812      	ldrb	r2, [r2, #0]
 800c3d4:	b2d2      	uxtb	r2, r2
 800c3d6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800c3d8:	68fb      	ldr	r3, [r7, #12]
 800c3da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c3dc:	1c5a      	adds	r2, r3, #1
 800c3de:	68fb      	ldr	r3, [r7, #12]
 800c3e0:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800c3e2:	68fb      	ldr	r3, [r7, #12]
 800c3e4:	681b      	ldr	r3, [r3, #0]
 800c3e6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c3ea:	68fb      	ldr	r3, [r7, #12]
 800c3ec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c3ee:	7812      	ldrb	r2, [r2, #0]
 800c3f0:	b2d2      	uxtb	r2, r2
 800c3f2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800c3f4:	68fb      	ldr	r3, [r7, #12]
 800c3f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c3f8:	1c5a      	adds	r2, r3, #1
 800c3fa:	68fb      	ldr	r3, [r7, #12]
 800c3fc:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)4UL;
 800c3fe:	68fb      	ldr	r3, [r7, #12]
 800c400:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c404:	b29b      	uxth	r3, r3
 800c406:	3b04      	subs	r3, #4
 800c408:	b29a      	uxth	r2, r3
 800c40a:	68fb      	ldr	r3, [r7, #12]
 800c40c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800c410:	e046      	b.n	800c4a0 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 800c412:	68fb      	ldr	r3, [r7, #12]
 800c414:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c418:	b29b      	uxth	r3, r3
 800c41a:	2b03      	cmp	r3, #3
 800c41c:	d81c      	bhi.n	800c458 <HAL_SPI_Receive+0x460>
 800c41e:	693b      	ldr	r3, [r7, #16]
 800c420:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 800c424:	2b00      	cmp	r3, #0
 800c426:	d017      	beq.n	800c458 <HAL_SPI_Receive+0x460>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800c428:	68fb      	ldr	r3, [r7, #12]
 800c42a:	681b      	ldr	r3, [r3, #0]
 800c42c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c430:	68fb      	ldr	r3, [r7, #12]
 800c432:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c434:	7812      	ldrb	r2, [r2, #0]
 800c436:	b2d2      	uxtb	r2, r2
 800c438:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800c43a:	68fb      	ldr	r3, [r7, #12]
 800c43c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c43e:	1c5a      	adds	r2, r3, #1
 800c440:	68fb      	ldr	r3, [r7, #12]
 800c442:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800c444:	68fb      	ldr	r3, [r7, #12]
 800c446:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c44a:	b29b      	uxth	r3, r3
 800c44c:	3b01      	subs	r3, #1
 800c44e:	b29a      	uxth	r2, r3
 800c450:	68fb      	ldr	r3, [r7, #12]
 800c452:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800c456:	e023      	b.n	800c4a0 <HAL_SPI_Receive+0x4a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c458:	f7f6 fddc 	bl	8003014 <HAL_GetTick>
 800c45c:	4602      	mov	r2, r0
 800c45e:	697b      	ldr	r3, [r7, #20]
 800c460:	1ad3      	subs	r3, r2, r3
 800c462:	683a      	ldr	r2, [r7, #0]
 800c464:	429a      	cmp	r2, r3
 800c466:	d803      	bhi.n	800c470 <HAL_SPI_Receive+0x478>
 800c468:	683b      	ldr	r3, [r7, #0]
 800c46a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c46e:	d102      	bne.n	800c476 <HAL_SPI_Receive+0x47e>
 800c470:	683b      	ldr	r3, [r7, #0]
 800c472:	2b00      	cmp	r3, #0
 800c474:	d114      	bne.n	800c4a0 <HAL_SPI_Receive+0x4a8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800c476:	68f8      	ldr	r0, [r7, #12]
 800c478:	f000 fa80 	bl	800c97c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800c47c:	68fb      	ldr	r3, [r7, #12]
 800c47e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c482:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800c486:	68fb      	ldr	r3, [r7, #12]
 800c488:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800c48c:	68fb      	ldr	r3, [r7, #12]
 800c48e:	2201      	movs	r2, #1
 800c490:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800c494:	68fb      	ldr	r3, [r7, #12]
 800c496:	2200      	movs	r2, #0
 800c498:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800c49c:	2303      	movs	r3, #3
 800c49e:	e019      	b.n	800c4d4 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 800c4a0:	68fb      	ldr	r3, [r7, #12]
 800c4a2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c4a6:	b29b      	uxth	r3, r3
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	f47f af41 	bne.w	800c330 <HAL_SPI_Receive+0x338>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800c4ae:	68f8      	ldr	r0, [r7, #12]
 800c4b0:	f000 fa64 	bl	800c97c <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800c4b4:	68fb      	ldr	r3, [r7, #12]
 800c4b6:	2201      	movs	r2, #1
 800c4b8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800c4bc:	68fb      	ldr	r3, [r7, #12]
 800c4be:	2200      	movs	r2, #0
 800c4c0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c4c4:	68fb      	ldr	r3, [r7, #12]
 800c4c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	d001      	beq.n	800c4d2 <HAL_SPI_Receive+0x4da>
  {
    return HAL_ERROR;
 800c4ce:	2301      	movs	r3, #1
 800c4d0:	e000      	b.n	800c4d4 <HAL_SPI_Receive+0x4dc>
  }
  else
  {
    return HAL_OK;
 800c4d2:	2300      	movs	r3, #0
  }
}
 800c4d4:	4618      	mov	r0, r3
 800c4d6:	3720      	adds	r7, #32
 800c4d8:	46bd      	mov	sp, r7
 800c4da:	bd80      	pop	{r7, pc}

0800c4dc <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800c4dc:	b580      	push	{r7, lr}
 800c4de:	b08a      	sub	sp, #40	@ 0x28
 800c4e0:	af00      	add	r7, sp, #0
 800c4e2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	691b      	ldr	r3, [r3, #16]
 800c4ea:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	681b      	ldr	r3, [r3, #0]
 800c4f0:	695b      	ldr	r3, [r3, #20]
 800c4f2:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 800c4f4:	6a3a      	ldr	r2, [r7, #32]
 800c4f6:	69fb      	ldr	r3, [r7, #28]
 800c4f8:	4013      	ands	r3, r2
 800c4fa:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	689b      	ldr	r3, [r3, #8]
 800c502:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 800c504:	2300      	movs	r3, #0
 800c506:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800c50e:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	681b      	ldr	r3, [r3, #0]
 800c514:	3330      	adds	r3, #48	@ 0x30
 800c516:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 800c518:	69fb      	ldr	r3, [r7, #28]
 800c51a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c51e:	2b00      	cmp	r3, #0
 800c520:	d012      	beq.n	800c548 <HAL_SPI_IRQHandler+0x6c>
 800c522:	6a3b      	ldr	r3, [r7, #32]
 800c524:	f003 0308 	and.w	r3, r3, #8
 800c528:	2b00      	cmp	r3, #0
 800c52a:	d00d      	beq.n	800c548 <HAL_SPI_IRQHandler+0x6c>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	681b      	ldr	r3, [r3, #0]
 800c530:	699a      	ldr	r2, [r3, #24]
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c53a:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800c542:	6878      	ldr	r0, [r7, #4]
 800c544:	4798      	blx	r3
#else
    HAL_SPI_SuspendCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 800c546:	e19c      	b.n	800c882 <HAL_SPI_IRQHandler+0x3a6>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800c548:	69bb      	ldr	r3, [r7, #24]
 800c54a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c54e:	2b00      	cmp	r3, #0
 800c550:	d113      	bne.n	800c57a <HAL_SPI_IRQHandler+0x9e>
 800c552:	69bb      	ldr	r3, [r7, #24]
 800c554:	f003 0320 	and.w	r3, r3, #32
 800c558:	2b00      	cmp	r3, #0
 800c55a:	d10e      	bne.n	800c57a <HAL_SPI_IRQHandler+0x9e>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 800c55c:	69bb      	ldr	r3, [r7, #24]
 800c55e:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800c562:	2b00      	cmp	r3, #0
 800c564:	d009      	beq.n	800c57a <HAL_SPI_IRQHandler+0x9e>
  {
    hspi->TxISR(hspi);
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c56a:	6878      	ldr	r0, [r7, #4]
 800c56c:	4798      	blx	r3
    hspi->RxISR(hspi);
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c572:	6878      	ldr	r0, [r7, #4]
 800c574:	4798      	blx	r3
    handled = 1UL;
 800c576:	2301      	movs	r3, #1
 800c578:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800c57a:	69bb      	ldr	r3, [r7, #24]
 800c57c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c580:	2b00      	cmp	r3, #0
 800c582:	d10f      	bne.n	800c5a4 <HAL_SPI_IRQHandler+0xc8>
 800c584:	69bb      	ldr	r3, [r7, #24]
 800c586:	f003 0301 	and.w	r3, r3, #1
 800c58a:	2b00      	cmp	r3, #0
 800c58c:	d00a      	beq.n	800c5a4 <HAL_SPI_IRQHandler+0xc8>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800c58e:	69bb      	ldr	r3, [r7, #24]
 800c590:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800c594:	2b00      	cmp	r3, #0
 800c596:	d105      	bne.n	800c5a4 <HAL_SPI_IRQHandler+0xc8>
  {
    hspi->RxISR(hspi);
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c59c:	6878      	ldr	r0, [r7, #4]
 800c59e:	4798      	blx	r3
    handled = 1UL;
 800c5a0:	2301      	movs	r3, #1
 800c5a2:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800c5a4:	69bb      	ldr	r3, [r7, #24]
 800c5a6:	f003 0320 	and.w	r3, r3, #32
 800c5aa:	2b00      	cmp	r3, #0
 800c5ac:	d10f      	bne.n	800c5ce <HAL_SPI_IRQHandler+0xf2>
 800c5ae:	69bb      	ldr	r3, [r7, #24]
 800c5b0:	f003 0302 	and.w	r3, r3, #2
 800c5b4:	2b00      	cmp	r3, #0
 800c5b6:	d00a      	beq.n	800c5ce <HAL_SPI_IRQHandler+0xf2>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800c5b8:	69bb      	ldr	r3, [r7, #24]
 800c5ba:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	d105      	bne.n	800c5ce <HAL_SPI_IRQHandler+0xf2>
  {
    hspi->TxISR(hspi);
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c5c6:	6878      	ldr	r0, [r7, #4]
 800c5c8:	4798      	blx	r3
    handled = 1UL;
 800c5ca:	2301      	movs	r3, #1
 800c5cc:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 800c5ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5d0:	2b00      	cmp	r3, #0
 800c5d2:	f040 8151 	bne.w	800c878 <HAL_SPI_IRQHandler+0x39c>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 800c5d6:	69bb      	ldr	r3, [r7, #24]
 800c5d8:	f003 0308 	and.w	r3, r3, #8
 800c5dc:	2b00      	cmp	r3, #0
 800c5de:	f000 8093 	beq.w	800c708 <HAL_SPI_IRQHandler+0x22c>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	681b      	ldr	r3, [r3, #0]
 800c5e6:	699a      	ldr	r2, [r3, #24]
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	681b      	ldr	r3, [r3, #0]
 800c5ec:	f042 0208 	orr.w	r2, r2, #8
 800c5f0:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	681b      	ldr	r3, [r3, #0]
 800c5f6:	699a      	ldr	r2, [r3, #24]
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	681b      	ldr	r3, [r3, #0]
 800c5fc:	f042 0210 	orr.w	r2, r2, #16
 800c600:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	681b      	ldr	r3, [r3, #0]
 800c606:	699a      	ldr	r2, [r3, #24]
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	681b      	ldr	r3, [r3, #0]
 800c60c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c610:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	681b      	ldr	r3, [r3, #0]
 800c616:	691a      	ldr	r2, [r3, #16]
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	681b      	ldr	r3, [r3, #0]
 800c61c:	f022 0208 	bic.w	r2, r2, #8
 800c620:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	681b      	ldr	r3, [r3, #0]
 800c626:	689b      	ldr	r3, [r3, #8]
 800c628:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800c62c:	2b00      	cmp	r3, #0
 800c62e:	d13d      	bne.n	800c6ac <HAL_SPI_IRQHandler+0x1d0>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 800c630:	e036      	b.n	800c6a0 <HAL_SPI_IRQHandler+0x1c4>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	68db      	ldr	r3, [r3, #12]
 800c636:	2b0f      	cmp	r3, #15
 800c638:	d90b      	bls.n	800c652 <HAL_SPI_IRQHandler+0x176>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	681a      	ldr	r2, [r3, #0]
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c642:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800c644:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c64a:	1d1a      	adds	r2, r3, #4
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	665a      	str	r2, [r3, #100]	@ 0x64
 800c650:	e01d      	b.n	800c68e <HAL_SPI_IRQHandler+0x1b2>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	68db      	ldr	r3, [r3, #12]
 800c656:	2b07      	cmp	r3, #7
 800c658:	d90b      	bls.n	800c672 <HAL_SPI_IRQHandler+0x196>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c65e:	68fa      	ldr	r2, [r7, #12]
 800c660:	8812      	ldrh	r2, [r2, #0]
 800c662:	b292      	uxth	r2, r2
 800c664:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c66a:	1c9a      	adds	r2, r3, #2
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	665a      	str	r2, [r3, #100]	@ 0x64
 800c670:	e00d      	b.n	800c68e <HAL_SPI_IRQHandler+0x1b2>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	681b      	ldr	r3, [r3, #0]
 800c676:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c67a:	687b      	ldr	r3, [r7, #4]
 800c67c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c67e:	7812      	ldrb	r2, [r2, #0]
 800c680:	b2d2      	uxtb	r2, r2
 800c682:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c688:	1c5a      	adds	r2, r3, #1
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c694:	b29b      	uxth	r3, r3
 800c696:	3b01      	subs	r3, #1
 800c698:	b29a      	uxth	r2, r3
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c6a6:	b29b      	uxth	r3, r3
 800c6a8:	2b00      	cmp	r3, #0
 800c6aa:	d1c2      	bne.n	800c632 <HAL_SPI_IRQHandler+0x156>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 800c6ac:	6878      	ldr	r0, [r7, #4]
 800c6ae:	f000 f965 	bl	800c97c <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	2201      	movs	r2, #1
 800c6b6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	d005      	beq.n	800c6d0 <HAL_SPI_IRQHandler+0x1f4>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c6ca:	6878      	ldr	r0, [r7, #4]
 800c6cc:	4798      	blx	r3
#else
      HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800c6ce:	e0d8      	b.n	800c882 <HAL_SPI_IRQHandler+0x3a6>
    }

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 800c6d0:	7cfb      	ldrb	r3, [r7, #19]
 800c6d2:	2b05      	cmp	r3, #5
 800c6d4:	d105      	bne.n	800c6e2 <HAL_SPI_IRQHandler+0x206>
    {
      hspi->TxRxCpltCallback(hspi);
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c6dc:	6878      	ldr	r0, [r7, #4]
 800c6de:	4798      	blx	r3
    else
    {
      /* End of the appropriate call */
    }

    return;
 800c6e0:	e0cc      	b.n	800c87c <HAL_SPI_IRQHandler+0x3a0>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 800c6e2:	7cfb      	ldrb	r3, [r7, #19]
 800c6e4:	2b04      	cmp	r3, #4
 800c6e6:	d105      	bne.n	800c6f4 <HAL_SPI_IRQHandler+0x218>
      hspi->RxCpltCallback(hspi);
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c6ee:	6878      	ldr	r0, [r7, #4]
 800c6f0:	4798      	blx	r3
    return;
 800c6f2:	e0c3      	b.n	800c87c <HAL_SPI_IRQHandler+0x3a0>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 800c6f4:	7cfb      	ldrb	r3, [r7, #19]
 800c6f6:	2b03      	cmp	r3, #3
 800c6f8:	f040 80c0 	bne.w	800c87c <HAL_SPI_IRQHandler+0x3a0>
      hspi->TxCpltCallback(hspi);
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c702:	6878      	ldr	r0, [r7, #4]
 800c704:	4798      	blx	r3
    return;
 800c706:	e0b9      	b.n	800c87c <HAL_SPI_IRQHandler+0x3a0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 800c708:	69bb      	ldr	r3, [r7, #24]
 800c70a:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 800c70e:	2b00      	cmp	r3, #0
 800c710:	f000 80b7 	beq.w	800c882 <HAL_SPI_IRQHandler+0x3a6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 800c714:	69bb      	ldr	r3, [r7, #24]
 800c716:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c71a:	2b00      	cmp	r3, #0
 800c71c:	d00f      	beq.n	800c73e <HAL_SPI_IRQHandler+0x262>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c724:	f043 0204 	orr.w	r2, r3, #4
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	681b      	ldr	r3, [r3, #0]
 800c732:	699a      	ldr	r2, [r3, #24]
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	681b      	ldr	r3, [r3, #0]
 800c738:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c73c:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 800c73e:	69bb      	ldr	r3, [r7, #24]
 800c740:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c744:	2b00      	cmp	r3, #0
 800c746:	d00f      	beq.n	800c768 <HAL_SPI_IRQHandler+0x28c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c74e:	f043 0201 	orr.w	r2, r3, #1
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	681b      	ldr	r3, [r3, #0]
 800c75c:	699a      	ldr	r2, [r3, #24]
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800c766:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 800c768:	69bb      	ldr	r3, [r7, #24]
 800c76a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c76e:	2b00      	cmp	r3, #0
 800c770:	d00f      	beq.n	800c792 <HAL_SPI_IRQHandler+0x2b6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c778:	f043 0208 	orr.w	r2, r3, #8
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	681b      	ldr	r3, [r3, #0]
 800c786:	699a      	ldr	r2, [r3, #24]
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	681b      	ldr	r3, [r3, #0]
 800c78c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800c790:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 800c792:	69bb      	ldr	r3, [r7, #24]
 800c794:	f003 0320 	and.w	r3, r3, #32
 800c798:	2b00      	cmp	r3, #0
 800c79a:	d00f      	beq.n	800c7bc <HAL_SPI_IRQHandler+0x2e0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c7a2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	681b      	ldr	r3, [r3, #0]
 800c7b0:	699a      	ldr	r2, [r3, #24]
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	681b      	ldr	r3, [r3, #0]
 800c7b6:	f042 0220 	orr.w	r2, r2, #32
 800c7ba:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c7bc:	687b      	ldr	r3, [r7, #4]
 800c7be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c7c2:	2b00      	cmp	r3, #0
 800c7c4:	d05c      	beq.n	800c880 <HAL_SPI_IRQHandler+0x3a4>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	681b      	ldr	r3, [r3, #0]
 800c7ca:	681a      	ldr	r2, [r3, #0]
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	681b      	ldr	r3, [r3, #0]
 800c7d0:	f022 0201 	bic.w	r2, r2, #1
 800c7d4:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	681b      	ldr	r3, [r3, #0]
 800c7da:	6919      	ldr	r1, [r3, #16]
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	681a      	ldr	r2, [r3, #0]
 800c7e0:	4b29      	ldr	r3, [pc, #164]	@ (800c888 <HAL_SPI_IRQHandler+0x3ac>)
 800c7e2:	400b      	ands	r3, r1
 800c7e4:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800c7e6:	697b      	ldr	r3, [r7, #20]
 800c7e8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800c7ec:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800c7f0:	d138      	bne.n	800c864 <HAL_SPI_IRQHandler+0x388>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	681b      	ldr	r3, [r3, #0]
 800c7f6:	689a      	ldr	r2, [r3, #8]
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	681b      	ldr	r3, [r3, #0]
 800c7fc:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800c800:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800c802:	687b      	ldr	r3, [r7, #4]
 800c804:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c806:	2b00      	cmp	r3, #0
 800c808:	d013      	beq.n	800c832 <HAL_SPI_IRQHandler+0x356>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c80e:	4a1f      	ldr	r2, [pc, #124]	@ (800c88c <HAL_SPI_IRQHandler+0x3b0>)
 800c810:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c816:	4618      	mov	r0, r3
 800c818:	f7f7 fe12 	bl	8004440 <HAL_DMA_Abort_IT>
 800c81c:	4603      	mov	r3, r0
 800c81e:	2b00      	cmp	r3, #0
 800c820:	d007      	beq.n	800c832 <HAL_SPI_IRQHandler+0x356>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c828:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c836:	2b00      	cmp	r3, #0
 800c838:	d022      	beq.n	800c880 <HAL_SPI_IRQHandler+0x3a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c83e:	4a13      	ldr	r2, [pc, #76]	@ (800c88c <HAL_SPI_IRQHandler+0x3b0>)
 800c840:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c846:	4618      	mov	r0, r3
 800c848:	f7f7 fdfa 	bl	8004440 <HAL_DMA_Abort_IT>
 800c84c:	4603      	mov	r3, r0
 800c84e:	2b00      	cmp	r3, #0
 800c850:	d016      	beq.n	800c880 <HAL_SPI_IRQHandler+0x3a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c858:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800c862:	e00d      	b.n	800c880 <HAL_SPI_IRQHandler+0x3a4>
        hspi->State = HAL_SPI_STATE_READY;
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	2201      	movs	r2, #1
 800c868:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        hspi->ErrorCallback(hspi);
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c872:	6878      	ldr	r0, [r7, #4]
 800c874:	4798      	blx	r3
    return;
 800c876:	e003      	b.n	800c880 <HAL_SPI_IRQHandler+0x3a4>
    return;
 800c878:	bf00      	nop
 800c87a:	e002      	b.n	800c882 <HAL_SPI_IRQHandler+0x3a6>
    return;
 800c87c:	bf00      	nop
 800c87e:	e000      	b.n	800c882 <HAL_SPI_IRQHandler+0x3a6>
    return;
 800c880:	bf00      	nop
  }
}
 800c882:	3728      	adds	r7, #40	@ 0x28
 800c884:	46bd      	mov	sp, r7
 800c886:	bd80      	pop	{r7, pc}
 800c888:	fffffc94 	.word	0xfffffc94
 800c88c:	0800c945 	.word	0x0800c945

0800c890 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800c890:	b480      	push	{r7}
 800c892:	b083      	sub	sp, #12
 800c894:	af00      	add	r7, sp, #0
 800c896:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800c898:	bf00      	nop
 800c89a:	370c      	adds	r7, #12
 800c89c:	46bd      	mov	sp, r7
 800c89e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8a2:	4770      	bx	lr

0800c8a4 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800c8a4:	b480      	push	{r7}
 800c8a6:	b083      	sub	sp, #12
 800c8a8:	af00      	add	r7, sp, #0
 800c8aa:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800c8ac:	bf00      	nop
 800c8ae:	370c      	adds	r7, #12
 800c8b0:	46bd      	mov	sp, r7
 800c8b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8b6:	4770      	bx	lr

0800c8b8 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800c8b8:	b480      	push	{r7}
 800c8ba:	b083      	sub	sp, #12
 800c8bc:	af00      	add	r7, sp, #0
 800c8be:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800c8c0:	bf00      	nop
 800c8c2:	370c      	adds	r7, #12
 800c8c4:	46bd      	mov	sp, r7
 800c8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8ca:	4770      	bx	lr

0800c8cc <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800c8cc:	b480      	push	{r7}
 800c8ce:	b083      	sub	sp, #12
 800c8d0:	af00      	add	r7, sp, #0
 800c8d2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800c8d4:	bf00      	nop
 800c8d6:	370c      	adds	r7, #12
 800c8d8:	46bd      	mov	sp, r7
 800c8da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8de:	4770      	bx	lr

0800c8e0 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800c8e0:	b480      	push	{r7}
 800c8e2:	b083      	sub	sp, #12
 800c8e4:	af00      	add	r7, sp, #0
 800c8e6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 800c8e8:	bf00      	nop
 800c8ea:	370c      	adds	r7, #12
 800c8ec:	46bd      	mov	sp, r7
 800c8ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8f2:	4770      	bx	lr

0800c8f4 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800c8f4:	b480      	push	{r7}
 800c8f6:	b083      	sub	sp, #12
 800c8f8:	af00      	add	r7, sp, #0
 800c8fa:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800c8fc:	bf00      	nop
 800c8fe:	370c      	adds	r7, #12
 800c900:	46bd      	mov	sp, r7
 800c902:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c906:	4770      	bx	lr

0800c908 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800c908:	b480      	push	{r7}
 800c90a:	b083      	sub	sp, #12
 800c90c:	af00      	add	r7, sp, #0
 800c90e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800c910:	bf00      	nop
 800c912:	370c      	adds	r7, #12
 800c914:	46bd      	mov	sp, r7
 800c916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c91a:	4770      	bx	lr

0800c91c <HAL_SPI_AbortCpltCallback>:
  * @brief  SPI Abort Complete callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_AbortCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800c91c:	b480      	push	{r7}
 800c91e:	b083      	sub	sp, #12
 800c920:	af00      	add	r7, sp, #0
 800c922:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_AbortCpltCallback can be implemented in the user file.
   */
}
 800c924:	bf00      	nop
 800c926:	370c      	adds	r7, #12
 800c928:	46bd      	mov	sp, r7
 800c92a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c92e:	4770      	bx	lr

0800c930 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800c930:	b480      	push	{r7}
 800c932:	b083      	sub	sp, #12
 800c934:	af00      	add	r7, sp, #0
 800c936:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 800c938:	bf00      	nop
 800c93a:	370c      	adds	r7, #12
 800c93c:	46bd      	mov	sp, r7
 800c93e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c942:	4770      	bx	lr

0800c944 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c944:	b580      	push	{r7, lr}
 800c946:	b084      	sub	sp, #16
 800c948:	af00      	add	r7, sp, #0
 800c94a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c950:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 800c952:	68fb      	ldr	r3, [r7, #12]
 800c954:	2200      	movs	r2, #0
 800c956:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 800c95a:	68fb      	ldr	r3, [r7, #12]
 800c95c:	2200      	movs	r2, #0
 800c95e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 800c962:	68fb      	ldr	r3, [r7, #12]
 800c964:	2201      	movs	r2, #1
 800c966:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
 800c96a:	68fb      	ldr	r3, [r7, #12]
 800c96c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c970:	68f8      	ldr	r0, [r7, #12]
 800c972:	4798      	blx	r3
#else
  HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c974:	bf00      	nop
 800c976:	3710      	adds	r7, #16
 800c978:	46bd      	mov	sp, r7
 800c97a:	bd80      	pop	{r7, pc}

0800c97c <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800c97c:	b480      	push	{r7}
 800c97e:	b085      	sub	sp, #20
 800c980:	af00      	add	r7, sp, #0
 800c982:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	681b      	ldr	r3, [r3, #0]
 800c988:	695b      	ldr	r3, [r3, #20]
 800c98a:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	681b      	ldr	r3, [r3, #0]
 800c990:	699a      	ldr	r2, [r3, #24]
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	681b      	ldr	r3, [r3, #0]
 800c996:	f042 0208 	orr.w	r2, r2, #8
 800c99a:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	681b      	ldr	r3, [r3, #0]
 800c9a0:	699a      	ldr	r2, [r3, #24]
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	681b      	ldr	r3, [r3, #0]
 800c9a6:	f042 0210 	orr.w	r2, r2, #16
 800c9aa:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	681b      	ldr	r3, [r3, #0]
 800c9b0:	681a      	ldr	r2, [r3, #0]
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	681b      	ldr	r3, [r3, #0]
 800c9b6:	f022 0201 	bic.w	r2, r2, #1
 800c9ba:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	681b      	ldr	r3, [r3, #0]
 800c9c0:	6919      	ldr	r1, [r3, #16]
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	681a      	ldr	r2, [r3, #0]
 800c9c6:	4b3c      	ldr	r3, [pc, #240]	@ (800cab8 <SPI_CloseTransfer+0x13c>)
 800c9c8:	400b      	ands	r3, r1
 800c9ca:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	681b      	ldr	r3, [r3, #0]
 800c9d0:	689a      	ldr	r2, [r3, #8]
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	681b      	ldr	r3, [r3, #0]
 800c9d6:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800c9da:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800c9e2:	b2db      	uxtb	r3, r3
 800c9e4:	2b04      	cmp	r3, #4
 800c9e6:	d014      	beq.n	800ca12 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800c9e8:	68fb      	ldr	r3, [r7, #12]
 800c9ea:	f003 0320 	and.w	r3, r3, #32
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	d00f      	beq.n	800ca12 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c9f8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	681b      	ldr	r3, [r3, #0]
 800ca06:	699a      	ldr	r2, [r3, #24]
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	681b      	ldr	r3, [r3, #0]
 800ca0c:	f042 0220 	orr.w	r2, r2, #32
 800ca10:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800ca18:	b2db      	uxtb	r3, r3
 800ca1a:	2b03      	cmp	r3, #3
 800ca1c:	d014      	beq.n	800ca48 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800ca1e:	68fb      	ldr	r3, [r7, #12]
 800ca20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ca24:	2b00      	cmp	r3, #0
 800ca26:	d00f      	beq.n	800ca48 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ca2e:	f043 0204 	orr.w	r2, r3, #4
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	681b      	ldr	r3, [r3, #0]
 800ca3c:	699a      	ldr	r2, [r3, #24]
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	681b      	ldr	r3, [r3, #0]
 800ca42:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ca46:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800ca48:	68fb      	ldr	r3, [r7, #12]
 800ca4a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ca4e:	2b00      	cmp	r3, #0
 800ca50:	d00f      	beq.n	800ca72 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ca58:	f043 0201 	orr.w	r2, r3, #1
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	681b      	ldr	r3, [r3, #0]
 800ca66:	699a      	ldr	r2, [r3, #24]
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	681b      	ldr	r3, [r3, #0]
 800ca6c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800ca70:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800ca72:	68fb      	ldr	r3, [r7, #12]
 800ca74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ca78:	2b00      	cmp	r3, #0
 800ca7a:	d00f      	beq.n	800ca9c <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ca82:	f043 0208 	orr.w	r2, r3, #8
 800ca86:	687b      	ldr	r3, [r7, #4]
 800ca88:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	681b      	ldr	r3, [r3, #0]
 800ca90:	699a      	ldr	r2, [r3, #24]
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	681b      	ldr	r3, [r3, #0]
 800ca96:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800ca9a:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	2200      	movs	r2, #0
 800caa0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	2200      	movs	r2, #0
 800caa8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 800caac:	bf00      	nop
 800caae:	3714      	adds	r7, #20
 800cab0:	46bd      	mov	sp, r7
 800cab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cab6:	4770      	bx	lr
 800cab8:	fffffc90 	.word	0xfffffc90

0800cabc <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800cabc:	b580      	push	{r7, lr}
 800cabe:	b084      	sub	sp, #16
 800cac0:	af00      	add	r7, sp, #0
 800cac2:	60f8      	str	r0, [r7, #12]
 800cac4:	60b9      	str	r1, [r7, #8]
 800cac6:	603b      	str	r3, [r7, #0]
 800cac8:	4613      	mov	r3, r2
 800caca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800cacc:	e010      	b.n	800caf0 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800cace:	f7f6 faa1 	bl	8003014 <HAL_GetTick>
 800cad2:	4602      	mov	r2, r0
 800cad4:	69bb      	ldr	r3, [r7, #24]
 800cad6:	1ad3      	subs	r3, r2, r3
 800cad8:	683a      	ldr	r2, [r7, #0]
 800cada:	429a      	cmp	r2, r3
 800cadc:	d803      	bhi.n	800cae6 <SPI_WaitOnFlagUntilTimeout+0x2a>
 800cade:	683b      	ldr	r3, [r7, #0]
 800cae0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800cae4:	d102      	bne.n	800caec <SPI_WaitOnFlagUntilTimeout+0x30>
 800cae6:	683b      	ldr	r3, [r7, #0]
 800cae8:	2b00      	cmp	r3, #0
 800caea:	d101      	bne.n	800caf0 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800caec:	2303      	movs	r3, #3
 800caee:	e00f      	b.n	800cb10 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800caf0:	68fb      	ldr	r3, [r7, #12]
 800caf2:	681b      	ldr	r3, [r3, #0]
 800caf4:	695a      	ldr	r2, [r3, #20]
 800caf6:	68bb      	ldr	r3, [r7, #8]
 800caf8:	4013      	ands	r3, r2
 800cafa:	68ba      	ldr	r2, [r7, #8]
 800cafc:	429a      	cmp	r2, r3
 800cafe:	bf0c      	ite	eq
 800cb00:	2301      	moveq	r3, #1
 800cb02:	2300      	movne	r3, #0
 800cb04:	b2db      	uxtb	r3, r3
 800cb06:	461a      	mov	r2, r3
 800cb08:	79fb      	ldrb	r3, [r7, #7]
 800cb0a:	429a      	cmp	r2, r3
 800cb0c:	d0df      	beq.n	800cace <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800cb0e:	2300      	movs	r3, #0
}
 800cb10:	4618      	mov	r0, r3
 800cb12:	3710      	adds	r7, #16
 800cb14:	46bd      	mov	sp, r7
 800cb16:	bd80      	pop	{r7, pc}

0800cb18 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800cb18:	b480      	push	{r7}
 800cb1a:	b085      	sub	sp, #20
 800cb1c:	af00      	add	r7, sp, #0
 800cb1e:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cb24:	095b      	lsrs	r3, r3, #5
 800cb26:	3301      	adds	r3, #1
 800cb28:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	68db      	ldr	r3, [r3, #12]
 800cb2e:	3301      	adds	r3, #1
 800cb30:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800cb32:	68bb      	ldr	r3, [r7, #8]
 800cb34:	3307      	adds	r3, #7
 800cb36:	08db      	lsrs	r3, r3, #3
 800cb38:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800cb3a:	68bb      	ldr	r3, [r7, #8]
 800cb3c:	68fa      	ldr	r2, [r7, #12]
 800cb3e:	fb02 f303 	mul.w	r3, r2, r3
}
 800cb42:	4618      	mov	r0, r3
 800cb44:	3714      	adds	r7, #20
 800cb46:	46bd      	mov	sp, r7
 800cb48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb4c:	4770      	bx	lr

0800cb4e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800cb4e:	b580      	push	{r7, lr}
 800cb50:	b082      	sub	sp, #8
 800cb52:	af00      	add	r7, sp, #0
 800cb54:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	2b00      	cmp	r3, #0
 800cb5a:	d101      	bne.n	800cb60 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800cb5c:	2301      	movs	r3, #1
 800cb5e:	e049      	b.n	800cbf4 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800cb66:	b2db      	uxtb	r3, r3
 800cb68:	2b00      	cmp	r3, #0
 800cb6a:	d106      	bne.n	800cb7a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	2200      	movs	r2, #0
 800cb70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800cb74:	6878      	ldr	r0, [r7, #4]
 800cb76:	f7f5 fc05 	bl	8002384 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	2202      	movs	r2, #2
 800cb7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	681a      	ldr	r2, [r3, #0]
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	3304      	adds	r3, #4
 800cb8a:	4619      	mov	r1, r3
 800cb8c:	4610      	mov	r0, r2
 800cb8e:	f001 fa1b 	bl	800dfc8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	2201      	movs	r2, #1
 800cb96:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	2201      	movs	r2, #1
 800cb9e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	2201      	movs	r2, #1
 800cba6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	2201      	movs	r2, #1
 800cbae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	2201      	movs	r2, #1
 800cbb6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	2201      	movs	r2, #1
 800cbbe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	2201      	movs	r2, #1
 800cbc6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	2201      	movs	r2, #1
 800cbce:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	2201      	movs	r2, #1
 800cbd6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	2201      	movs	r2, #1
 800cbde:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	2201      	movs	r2, #1
 800cbe6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	2201      	movs	r2, #1
 800cbee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800cbf2:	2300      	movs	r3, #0
}
 800cbf4:	4618      	mov	r0, r3
 800cbf6:	3708      	adds	r7, #8
 800cbf8:	46bd      	mov	sp, r7
 800cbfa:	bd80      	pop	{r7, pc}

0800cbfc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800cbfc:	b480      	push	{r7}
 800cbfe:	b085      	sub	sp, #20
 800cc00:	af00      	add	r7, sp, #0
 800cc02:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800cc0a:	b2db      	uxtb	r3, r3
 800cc0c:	2b01      	cmp	r3, #1
 800cc0e:	d001      	beq.n	800cc14 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800cc10:	2301      	movs	r3, #1
 800cc12:	e04c      	b.n	800ccae <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	2202      	movs	r2, #2
 800cc18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	681b      	ldr	r3, [r3, #0]
 800cc20:	4a26      	ldr	r2, [pc, #152]	@ (800ccbc <HAL_TIM_Base_Start+0xc0>)
 800cc22:	4293      	cmp	r3, r2
 800cc24:	d022      	beq.n	800cc6c <HAL_TIM_Base_Start+0x70>
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	681b      	ldr	r3, [r3, #0]
 800cc2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cc2e:	d01d      	beq.n	800cc6c <HAL_TIM_Base_Start+0x70>
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	681b      	ldr	r3, [r3, #0]
 800cc34:	4a22      	ldr	r2, [pc, #136]	@ (800ccc0 <HAL_TIM_Base_Start+0xc4>)
 800cc36:	4293      	cmp	r3, r2
 800cc38:	d018      	beq.n	800cc6c <HAL_TIM_Base_Start+0x70>
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	681b      	ldr	r3, [r3, #0]
 800cc3e:	4a21      	ldr	r2, [pc, #132]	@ (800ccc4 <HAL_TIM_Base_Start+0xc8>)
 800cc40:	4293      	cmp	r3, r2
 800cc42:	d013      	beq.n	800cc6c <HAL_TIM_Base_Start+0x70>
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	681b      	ldr	r3, [r3, #0]
 800cc48:	4a1f      	ldr	r2, [pc, #124]	@ (800ccc8 <HAL_TIM_Base_Start+0xcc>)
 800cc4a:	4293      	cmp	r3, r2
 800cc4c:	d00e      	beq.n	800cc6c <HAL_TIM_Base_Start+0x70>
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	681b      	ldr	r3, [r3, #0]
 800cc52:	4a1e      	ldr	r2, [pc, #120]	@ (800cccc <HAL_TIM_Base_Start+0xd0>)
 800cc54:	4293      	cmp	r3, r2
 800cc56:	d009      	beq.n	800cc6c <HAL_TIM_Base_Start+0x70>
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	681b      	ldr	r3, [r3, #0]
 800cc5c:	4a1c      	ldr	r2, [pc, #112]	@ (800ccd0 <HAL_TIM_Base_Start+0xd4>)
 800cc5e:	4293      	cmp	r3, r2
 800cc60:	d004      	beq.n	800cc6c <HAL_TIM_Base_Start+0x70>
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	681b      	ldr	r3, [r3, #0]
 800cc66:	4a1b      	ldr	r2, [pc, #108]	@ (800ccd4 <HAL_TIM_Base_Start+0xd8>)
 800cc68:	4293      	cmp	r3, r2
 800cc6a:	d115      	bne.n	800cc98 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	681b      	ldr	r3, [r3, #0]
 800cc70:	689a      	ldr	r2, [r3, #8]
 800cc72:	4b19      	ldr	r3, [pc, #100]	@ (800ccd8 <HAL_TIM_Base_Start+0xdc>)
 800cc74:	4013      	ands	r3, r2
 800cc76:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cc78:	68fb      	ldr	r3, [r7, #12]
 800cc7a:	2b06      	cmp	r3, #6
 800cc7c:	d015      	beq.n	800ccaa <HAL_TIM_Base_Start+0xae>
 800cc7e:	68fb      	ldr	r3, [r7, #12]
 800cc80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cc84:	d011      	beq.n	800ccaa <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	681b      	ldr	r3, [r3, #0]
 800cc8a:	681a      	ldr	r2, [r3, #0]
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	681b      	ldr	r3, [r3, #0]
 800cc90:	f042 0201 	orr.w	r2, r2, #1
 800cc94:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cc96:	e008      	b.n	800ccaa <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	681b      	ldr	r3, [r3, #0]
 800cc9c:	681a      	ldr	r2, [r3, #0]
 800cc9e:	687b      	ldr	r3, [r7, #4]
 800cca0:	681b      	ldr	r3, [r3, #0]
 800cca2:	f042 0201 	orr.w	r2, r2, #1
 800cca6:	601a      	str	r2, [r3, #0]
 800cca8:	e000      	b.n	800ccac <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ccaa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ccac:	2300      	movs	r3, #0
}
 800ccae:	4618      	mov	r0, r3
 800ccb0:	3714      	adds	r7, #20
 800ccb2:	46bd      	mov	sp, r7
 800ccb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccb8:	4770      	bx	lr
 800ccba:	bf00      	nop
 800ccbc:	40010000 	.word	0x40010000
 800ccc0:	40000400 	.word	0x40000400
 800ccc4:	40000800 	.word	0x40000800
 800ccc8:	40000c00 	.word	0x40000c00
 800cccc:	40010400 	.word	0x40010400
 800ccd0:	40001800 	.word	0x40001800
 800ccd4:	40014000 	.word	0x40014000
 800ccd8:	00010007 	.word	0x00010007

0800ccdc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800ccdc:	b480      	push	{r7}
 800ccde:	b085      	sub	sp, #20
 800cce0:	af00      	add	r7, sp, #0
 800cce2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ccea:	b2db      	uxtb	r3, r3
 800ccec:	2b01      	cmp	r3, #1
 800ccee:	d001      	beq.n	800ccf4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800ccf0:	2301      	movs	r3, #1
 800ccf2:	e054      	b.n	800cd9e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	2202      	movs	r2, #2
 800ccf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	681b      	ldr	r3, [r3, #0]
 800cd00:	68da      	ldr	r2, [r3, #12]
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	681b      	ldr	r3, [r3, #0]
 800cd06:	f042 0201 	orr.w	r2, r2, #1
 800cd0a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	681b      	ldr	r3, [r3, #0]
 800cd10:	4a26      	ldr	r2, [pc, #152]	@ (800cdac <HAL_TIM_Base_Start_IT+0xd0>)
 800cd12:	4293      	cmp	r3, r2
 800cd14:	d022      	beq.n	800cd5c <HAL_TIM_Base_Start_IT+0x80>
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	681b      	ldr	r3, [r3, #0]
 800cd1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cd1e:	d01d      	beq.n	800cd5c <HAL_TIM_Base_Start_IT+0x80>
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	681b      	ldr	r3, [r3, #0]
 800cd24:	4a22      	ldr	r2, [pc, #136]	@ (800cdb0 <HAL_TIM_Base_Start_IT+0xd4>)
 800cd26:	4293      	cmp	r3, r2
 800cd28:	d018      	beq.n	800cd5c <HAL_TIM_Base_Start_IT+0x80>
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	681b      	ldr	r3, [r3, #0]
 800cd2e:	4a21      	ldr	r2, [pc, #132]	@ (800cdb4 <HAL_TIM_Base_Start_IT+0xd8>)
 800cd30:	4293      	cmp	r3, r2
 800cd32:	d013      	beq.n	800cd5c <HAL_TIM_Base_Start_IT+0x80>
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	681b      	ldr	r3, [r3, #0]
 800cd38:	4a1f      	ldr	r2, [pc, #124]	@ (800cdb8 <HAL_TIM_Base_Start_IT+0xdc>)
 800cd3a:	4293      	cmp	r3, r2
 800cd3c:	d00e      	beq.n	800cd5c <HAL_TIM_Base_Start_IT+0x80>
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	681b      	ldr	r3, [r3, #0]
 800cd42:	4a1e      	ldr	r2, [pc, #120]	@ (800cdbc <HAL_TIM_Base_Start_IT+0xe0>)
 800cd44:	4293      	cmp	r3, r2
 800cd46:	d009      	beq.n	800cd5c <HAL_TIM_Base_Start_IT+0x80>
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	681b      	ldr	r3, [r3, #0]
 800cd4c:	4a1c      	ldr	r2, [pc, #112]	@ (800cdc0 <HAL_TIM_Base_Start_IT+0xe4>)
 800cd4e:	4293      	cmp	r3, r2
 800cd50:	d004      	beq.n	800cd5c <HAL_TIM_Base_Start_IT+0x80>
 800cd52:	687b      	ldr	r3, [r7, #4]
 800cd54:	681b      	ldr	r3, [r3, #0]
 800cd56:	4a1b      	ldr	r2, [pc, #108]	@ (800cdc4 <HAL_TIM_Base_Start_IT+0xe8>)
 800cd58:	4293      	cmp	r3, r2
 800cd5a:	d115      	bne.n	800cd88 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	681b      	ldr	r3, [r3, #0]
 800cd60:	689a      	ldr	r2, [r3, #8]
 800cd62:	4b19      	ldr	r3, [pc, #100]	@ (800cdc8 <HAL_TIM_Base_Start_IT+0xec>)
 800cd64:	4013      	ands	r3, r2
 800cd66:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cd68:	68fb      	ldr	r3, [r7, #12]
 800cd6a:	2b06      	cmp	r3, #6
 800cd6c:	d015      	beq.n	800cd9a <HAL_TIM_Base_Start_IT+0xbe>
 800cd6e:	68fb      	ldr	r3, [r7, #12]
 800cd70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cd74:	d011      	beq.n	800cd9a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	681b      	ldr	r3, [r3, #0]
 800cd7a:	681a      	ldr	r2, [r3, #0]
 800cd7c:	687b      	ldr	r3, [r7, #4]
 800cd7e:	681b      	ldr	r3, [r3, #0]
 800cd80:	f042 0201 	orr.w	r2, r2, #1
 800cd84:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cd86:	e008      	b.n	800cd9a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	681b      	ldr	r3, [r3, #0]
 800cd8c:	681a      	ldr	r2, [r3, #0]
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	681b      	ldr	r3, [r3, #0]
 800cd92:	f042 0201 	orr.w	r2, r2, #1
 800cd96:	601a      	str	r2, [r3, #0]
 800cd98:	e000      	b.n	800cd9c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cd9a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800cd9c:	2300      	movs	r3, #0
}
 800cd9e:	4618      	mov	r0, r3
 800cda0:	3714      	adds	r7, #20
 800cda2:	46bd      	mov	sp, r7
 800cda4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cda8:	4770      	bx	lr
 800cdaa:	bf00      	nop
 800cdac:	40010000 	.word	0x40010000
 800cdb0:	40000400 	.word	0x40000400
 800cdb4:	40000800 	.word	0x40000800
 800cdb8:	40000c00 	.word	0x40000c00
 800cdbc:	40010400 	.word	0x40010400
 800cdc0:	40001800 	.word	0x40001800
 800cdc4:	40014000 	.word	0x40014000
 800cdc8:	00010007 	.word	0x00010007

0800cdcc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800cdcc:	b580      	push	{r7, lr}
 800cdce:	b082      	sub	sp, #8
 800cdd0:	af00      	add	r7, sp, #0
 800cdd2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	2b00      	cmp	r3, #0
 800cdd8:	d101      	bne.n	800cdde <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800cdda:	2301      	movs	r3, #1
 800cddc:	e049      	b.n	800ce72 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800cde4:	b2db      	uxtb	r3, r3
 800cde6:	2b00      	cmp	r3, #0
 800cde8:	d106      	bne.n	800cdf8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cdea:	687b      	ldr	r3, [r7, #4]
 800cdec:	2200      	movs	r2, #0
 800cdee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800cdf2:	6878      	ldr	r0, [r7, #4]
 800cdf4:	f7f5 f98a 	bl	800210c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	2202      	movs	r2, #2
 800cdfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	681a      	ldr	r2, [r3, #0]
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	3304      	adds	r3, #4
 800ce08:	4619      	mov	r1, r3
 800ce0a:	4610      	mov	r0, r2
 800ce0c:	f001 f8dc 	bl	800dfc8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	2201      	movs	r2, #1
 800ce14:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	2201      	movs	r2, #1
 800ce1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	2201      	movs	r2, #1
 800ce24:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	2201      	movs	r2, #1
 800ce2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	2201      	movs	r2, #1
 800ce34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	2201      	movs	r2, #1
 800ce3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	2201      	movs	r2, #1
 800ce44:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	2201      	movs	r2, #1
 800ce4c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	2201      	movs	r2, #1
 800ce54:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ce58:	687b      	ldr	r3, [r7, #4]
 800ce5a:	2201      	movs	r2, #1
 800ce5c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	2201      	movs	r2, #1
 800ce64:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	2201      	movs	r2, #1
 800ce6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ce70:	2300      	movs	r3, #0
}
 800ce72:	4618      	mov	r0, r3
 800ce74:	3708      	adds	r7, #8
 800ce76:	46bd      	mov	sp, r7
 800ce78:	bd80      	pop	{r7, pc}
	...

0800ce7c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ce7c:	b580      	push	{r7, lr}
 800ce7e:	b084      	sub	sp, #16
 800ce80:	af00      	add	r7, sp, #0
 800ce82:	6078      	str	r0, [r7, #4]
 800ce84:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800ce86:	683b      	ldr	r3, [r7, #0]
 800ce88:	2b00      	cmp	r3, #0
 800ce8a:	d109      	bne.n	800cea0 <HAL_TIM_PWM_Start+0x24>
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800ce92:	b2db      	uxtb	r3, r3
 800ce94:	2b01      	cmp	r3, #1
 800ce96:	bf14      	ite	ne
 800ce98:	2301      	movne	r3, #1
 800ce9a:	2300      	moveq	r3, #0
 800ce9c:	b2db      	uxtb	r3, r3
 800ce9e:	e03c      	b.n	800cf1a <HAL_TIM_PWM_Start+0x9e>
 800cea0:	683b      	ldr	r3, [r7, #0]
 800cea2:	2b04      	cmp	r3, #4
 800cea4:	d109      	bne.n	800ceba <HAL_TIM_PWM_Start+0x3e>
 800cea6:	687b      	ldr	r3, [r7, #4]
 800cea8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800ceac:	b2db      	uxtb	r3, r3
 800ceae:	2b01      	cmp	r3, #1
 800ceb0:	bf14      	ite	ne
 800ceb2:	2301      	movne	r3, #1
 800ceb4:	2300      	moveq	r3, #0
 800ceb6:	b2db      	uxtb	r3, r3
 800ceb8:	e02f      	b.n	800cf1a <HAL_TIM_PWM_Start+0x9e>
 800ceba:	683b      	ldr	r3, [r7, #0]
 800cebc:	2b08      	cmp	r3, #8
 800cebe:	d109      	bne.n	800ced4 <HAL_TIM_PWM_Start+0x58>
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800cec6:	b2db      	uxtb	r3, r3
 800cec8:	2b01      	cmp	r3, #1
 800ceca:	bf14      	ite	ne
 800cecc:	2301      	movne	r3, #1
 800cece:	2300      	moveq	r3, #0
 800ced0:	b2db      	uxtb	r3, r3
 800ced2:	e022      	b.n	800cf1a <HAL_TIM_PWM_Start+0x9e>
 800ced4:	683b      	ldr	r3, [r7, #0]
 800ced6:	2b0c      	cmp	r3, #12
 800ced8:	d109      	bne.n	800ceee <HAL_TIM_PWM_Start+0x72>
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cee0:	b2db      	uxtb	r3, r3
 800cee2:	2b01      	cmp	r3, #1
 800cee4:	bf14      	ite	ne
 800cee6:	2301      	movne	r3, #1
 800cee8:	2300      	moveq	r3, #0
 800ceea:	b2db      	uxtb	r3, r3
 800ceec:	e015      	b.n	800cf1a <HAL_TIM_PWM_Start+0x9e>
 800ceee:	683b      	ldr	r3, [r7, #0]
 800cef0:	2b10      	cmp	r3, #16
 800cef2:	d109      	bne.n	800cf08 <HAL_TIM_PWM_Start+0x8c>
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800cefa:	b2db      	uxtb	r3, r3
 800cefc:	2b01      	cmp	r3, #1
 800cefe:	bf14      	ite	ne
 800cf00:	2301      	movne	r3, #1
 800cf02:	2300      	moveq	r3, #0
 800cf04:	b2db      	uxtb	r3, r3
 800cf06:	e008      	b.n	800cf1a <HAL_TIM_PWM_Start+0x9e>
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800cf0e:	b2db      	uxtb	r3, r3
 800cf10:	2b01      	cmp	r3, #1
 800cf12:	bf14      	ite	ne
 800cf14:	2301      	movne	r3, #1
 800cf16:	2300      	moveq	r3, #0
 800cf18:	b2db      	uxtb	r3, r3
 800cf1a:	2b00      	cmp	r3, #0
 800cf1c:	d001      	beq.n	800cf22 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800cf1e:	2301      	movs	r3, #1
 800cf20:	e0a1      	b.n	800d066 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800cf22:	683b      	ldr	r3, [r7, #0]
 800cf24:	2b00      	cmp	r3, #0
 800cf26:	d104      	bne.n	800cf32 <HAL_TIM_PWM_Start+0xb6>
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	2202      	movs	r2, #2
 800cf2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800cf30:	e023      	b.n	800cf7a <HAL_TIM_PWM_Start+0xfe>
 800cf32:	683b      	ldr	r3, [r7, #0]
 800cf34:	2b04      	cmp	r3, #4
 800cf36:	d104      	bne.n	800cf42 <HAL_TIM_PWM_Start+0xc6>
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	2202      	movs	r2, #2
 800cf3c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800cf40:	e01b      	b.n	800cf7a <HAL_TIM_PWM_Start+0xfe>
 800cf42:	683b      	ldr	r3, [r7, #0]
 800cf44:	2b08      	cmp	r3, #8
 800cf46:	d104      	bne.n	800cf52 <HAL_TIM_PWM_Start+0xd6>
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	2202      	movs	r2, #2
 800cf4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800cf50:	e013      	b.n	800cf7a <HAL_TIM_PWM_Start+0xfe>
 800cf52:	683b      	ldr	r3, [r7, #0]
 800cf54:	2b0c      	cmp	r3, #12
 800cf56:	d104      	bne.n	800cf62 <HAL_TIM_PWM_Start+0xe6>
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	2202      	movs	r2, #2
 800cf5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800cf60:	e00b      	b.n	800cf7a <HAL_TIM_PWM_Start+0xfe>
 800cf62:	683b      	ldr	r3, [r7, #0]
 800cf64:	2b10      	cmp	r3, #16
 800cf66:	d104      	bne.n	800cf72 <HAL_TIM_PWM_Start+0xf6>
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	2202      	movs	r2, #2
 800cf6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800cf70:	e003      	b.n	800cf7a <HAL_TIM_PWM_Start+0xfe>
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	2202      	movs	r2, #2
 800cf76:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	681b      	ldr	r3, [r3, #0]
 800cf7e:	2201      	movs	r2, #1
 800cf80:	6839      	ldr	r1, [r7, #0]
 800cf82:	4618      	mov	r0, r3
 800cf84:	f001 fc34 	bl	800e7f0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	681b      	ldr	r3, [r3, #0]
 800cf8c:	4a38      	ldr	r2, [pc, #224]	@ (800d070 <HAL_TIM_PWM_Start+0x1f4>)
 800cf8e:	4293      	cmp	r3, r2
 800cf90:	d013      	beq.n	800cfba <HAL_TIM_PWM_Start+0x13e>
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	681b      	ldr	r3, [r3, #0]
 800cf96:	4a37      	ldr	r2, [pc, #220]	@ (800d074 <HAL_TIM_PWM_Start+0x1f8>)
 800cf98:	4293      	cmp	r3, r2
 800cf9a:	d00e      	beq.n	800cfba <HAL_TIM_PWM_Start+0x13e>
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	4a35      	ldr	r2, [pc, #212]	@ (800d078 <HAL_TIM_PWM_Start+0x1fc>)
 800cfa2:	4293      	cmp	r3, r2
 800cfa4:	d009      	beq.n	800cfba <HAL_TIM_PWM_Start+0x13e>
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	681b      	ldr	r3, [r3, #0]
 800cfaa:	4a34      	ldr	r2, [pc, #208]	@ (800d07c <HAL_TIM_PWM_Start+0x200>)
 800cfac:	4293      	cmp	r3, r2
 800cfae:	d004      	beq.n	800cfba <HAL_TIM_PWM_Start+0x13e>
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	681b      	ldr	r3, [r3, #0]
 800cfb4:	4a32      	ldr	r2, [pc, #200]	@ (800d080 <HAL_TIM_PWM_Start+0x204>)
 800cfb6:	4293      	cmp	r3, r2
 800cfb8:	d101      	bne.n	800cfbe <HAL_TIM_PWM_Start+0x142>
 800cfba:	2301      	movs	r3, #1
 800cfbc:	e000      	b.n	800cfc0 <HAL_TIM_PWM_Start+0x144>
 800cfbe:	2300      	movs	r3, #0
 800cfc0:	2b00      	cmp	r3, #0
 800cfc2:	d007      	beq.n	800cfd4 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	681b      	ldr	r3, [r3, #0]
 800cfc8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	681b      	ldr	r3, [r3, #0]
 800cfce:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800cfd2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	681b      	ldr	r3, [r3, #0]
 800cfd8:	4a25      	ldr	r2, [pc, #148]	@ (800d070 <HAL_TIM_PWM_Start+0x1f4>)
 800cfda:	4293      	cmp	r3, r2
 800cfdc:	d022      	beq.n	800d024 <HAL_TIM_PWM_Start+0x1a8>
 800cfde:	687b      	ldr	r3, [r7, #4]
 800cfe0:	681b      	ldr	r3, [r3, #0]
 800cfe2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cfe6:	d01d      	beq.n	800d024 <HAL_TIM_PWM_Start+0x1a8>
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	681b      	ldr	r3, [r3, #0]
 800cfec:	4a25      	ldr	r2, [pc, #148]	@ (800d084 <HAL_TIM_PWM_Start+0x208>)
 800cfee:	4293      	cmp	r3, r2
 800cff0:	d018      	beq.n	800d024 <HAL_TIM_PWM_Start+0x1a8>
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	681b      	ldr	r3, [r3, #0]
 800cff6:	4a24      	ldr	r2, [pc, #144]	@ (800d088 <HAL_TIM_PWM_Start+0x20c>)
 800cff8:	4293      	cmp	r3, r2
 800cffa:	d013      	beq.n	800d024 <HAL_TIM_PWM_Start+0x1a8>
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	681b      	ldr	r3, [r3, #0]
 800d000:	4a22      	ldr	r2, [pc, #136]	@ (800d08c <HAL_TIM_PWM_Start+0x210>)
 800d002:	4293      	cmp	r3, r2
 800d004:	d00e      	beq.n	800d024 <HAL_TIM_PWM_Start+0x1a8>
 800d006:	687b      	ldr	r3, [r7, #4]
 800d008:	681b      	ldr	r3, [r3, #0]
 800d00a:	4a1a      	ldr	r2, [pc, #104]	@ (800d074 <HAL_TIM_PWM_Start+0x1f8>)
 800d00c:	4293      	cmp	r3, r2
 800d00e:	d009      	beq.n	800d024 <HAL_TIM_PWM_Start+0x1a8>
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	681b      	ldr	r3, [r3, #0]
 800d014:	4a1e      	ldr	r2, [pc, #120]	@ (800d090 <HAL_TIM_PWM_Start+0x214>)
 800d016:	4293      	cmp	r3, r2
 800d018:	d004      	beq.n	800d024 <HAL_TIM_PWM_Start+0x1a8>
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	681b      	ldr	r3, [r3, #0]
 800d01e:	4a16      	ldr	r2, [pc, #88]	@ (800d078 <HAL_TIM_PWM_Start+0x1fc>)
 800d020:	4293      	cmp	r3, r2
 800d022:	d115      	bne.n	800d050 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	681b      	ldr	r3, [r3, #0]
 800d028:	689a      	ldr	r2, [r3, #8]
 800d02a:	4b1a      	ldr	r3, [pc, #104]	@ (800d094 <HAL_TIM_PWM_Start+0x218>)
 800d02c:	4013      	ands	r3, r2
 800d02e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d030:	68fb      	ldr	r3, [r7, #12]
 800d032:	2b06      	cmp	r3, #6
 800d034:	d015      	beq.n	800d062 <HAL_TIM_PWM_Start+0x1e6>
 800d036:	68fb      	ldr	r3, [r7, #12]
 800d038:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d03c:	d011      	beq.n	800d062 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	681b      	ldr	r3, [r3, #0]
 800d042:	681a      	ldr	r2, [r3, #0]
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	681b      	ldr	r3, [r3, #0]
 800d048:	f042 0201 	orr.w	r2, r2, #1
 800d04c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d04e:	e008      	b.n	800d062 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	681b      	ldr	r3, [r3, #0]
 800d054:	681a      	ldr	r2, [r3, #0]
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	681b      	ldr	r3, [r3, #0]
 800d05a:	f042 0201 	orr.w	r2, r2, #1
 800d05e:	601a      	str	r2, [r3, #0]
 800d060:	e000      	b.n	800d064 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d062:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800d064:	2300      	movs	r3, #0
}
 800d066:	4618      	mov	r0, r3
 800d068:	3710      	adds	r7, #16
 800d06a:	46bd      	mov	sp, r7
 800d06c:	bd80      	pop	{r7, pc}
 800d06e:	bf00      	nop
 800d070:	40010000 	.word	0x40010000
 800d074:	40010400 	.word	0x40010400
 800d078:	40014000 	.word	0x40014000
 800d07c:	40014400 	.word	0x40014400
 800d080:	40014800 	.word	0x40014800
 800d084:	40000400 	.word	0x40000400
 800d088:	40000800 	.word	0x40000800
 800d08c:	40000c00 	.word	0x40000c00
 800d090:	40001800 	.word	0x40001800
 800d094:	00010007 	.word	0x00010007

0800d098 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 800d098:	b580      	push	{r7, lr}
 800d09a:	b086      	sub	sp, #24
 800d09c:	af00      	add	r7, sp, #0
 800d09e:	60f8      	str	r0, [r7, #12]
 800d0a0:	60b9      	str	r1, [r7, #8]
 800d0a2:	607a      	str	r2, [r7, #4]
 800d0a4:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800d0a6:	2300      	movs	r3, #0
 800d0a8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800d0aa:	68bb      	ldr	r3, [r7, #8]
 800d0ac:	2b00      	cmp	r3, #0
 800d0ae:	d109      	bne.n	800d0c4 <HAL_TIM_PWM_Start_DMA+0x2c>
 800d0b0:	68fb      	ldr	r3, [r7, #12]
 800d0b2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800d0b6:	b2db      	uxtb	r3, r3
 800d0b8:	2b02      	cmp	r3, #2
 800d0ba:	bf0c      	ite	eq
 800d0bc:	2301      	moveq	r3, #1
 800d0be:	2300      	movne	r3, #0
 800d0c0:	b2db      	uxtb	r3, r3
 800d0c2:	e03c      	b.n	800d13e <HAL_TIM_PWM_Start_DMA+0xa6>
 800d0c4:	68bb      	ldr	r3, [r7, #8]
 800d0c6:	2b04      	cmp	r3, #4
 800d0c8:	d109      	bne.n	800d0de <HAL_TIM_PWM_Start_DMA+0x46>
 800d0ca:	68fb      	ldr	r3, [r7, #12]
 800d0cc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800d0d0:	b2db      	uxtb	r3, r3
 800d0d2:	2b02      	cmp	r3, #2
 800d0d4:	bf0c      	ite	eq
 800d0d6:	2301      	moveq	r3, #1
 800d0d8:	2300      	movne	r3, #0
 800d0da:	b2db      	uxtb	r3, r3
 800d0dc:	e02f      	b.n	800d13e <HAL_TIM_PWM_Start_DMA+0xa6>
 800d0de:	68bb      	ldr	r3, [r7, #8]
 800d0e0:	2b08      	cmp	r3, #8
 800d0e2:	d109      	bne.n	800d0f8 <HAL_TIM_PWM_Start_DMA+0x60>
 800d0e4:	68fb      	ldr	r3, [r7, #12]
 800d0e6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d0ea:	b2db      	uxtb	r3, r3
 800d0ec:	2b02      	cmp	r3, #2
 800d0ee:	bf0c      	ite	eq
 800d0f0:	2301      	moveq	r3, #1
 800d0f2:	2300      	movne	r3, #0
 800d0f4:	b2db      	uxtb	r3, r3
 800d0f6:	e022      	b.n	800d13e <HAL_TIM_PWM_Start_DMA+0xa6>
 800d0f8:	68bb      	ldr	r3, [r7, #8]
 800d0fa:	2b0c      	cmp	r3, #12
 800d0fc:	d109      	bne.n	800d112 <HAL_TIM_PWM_Start_DMA+0x7a>
 800d0fe:	68fb      	ldr	r3, [r7, #12]
 800d100:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d104:	b2db      	uxtb	r3, r3
 800d106:	2b02      	cmp	r3, #2
 800d108:	bf0c      	ite	eq
 800d10a:	2301      	moveq	r3, #1
 800d10c:	2300      	movne	r3, #0
 800d10e:	b2db      	uxtb	r3, r3
 800d110:	e015      	b.n	800d13e <HAL_TIM_PWM_Start_DMA+0xa6>
 800d112:	68bb      	ldr	r3, [r7, #8]
 800d114:	2b10      	cmp	r3, #16
 800d116:	d109      	bne.n	800d12c <HAL_TIM_PWM_Start_DMA+0x94>
 800d118:	68fb      	ldr	r3, [r7, #12]
 800d11a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d11e:	b2db      	uxtb	r3, r3
 800d120:	2b02      	cmp	r3, #2
 800d122:	bf0c      	ite	eq
 800d124:	2301      	moveq	r3, #1
 800d126:	2300      	movne	r3, #0
 800d128:	b2db      	uxtb	r3, r3
 800d12a:	e008      	b.n	800d13e <HAL_TIM_PWM_Start_DMA+0xa6>
 800d12c:	68fb      	ldr	r3, [r7, #12]
 800d12e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800d132:	b2db      	uxtb	r3, r3
 800d134:	2b02      	cmp	r3, #2
 800d136:	bf0c      	ite	eq
 800d138:	2301      	moveq	r3, #1
 800d13a:	2300      	movne	r3, #0
 800d13c:	b2db      	uxtb	r3, r3
 800d13e:	2b00      	cmp	r3, #0
 800d140:	d001      	beq.n	800d146 <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 800d142:	2302      	movs	r3, #2
 800d144:	e1b0      	b.n	800d4a8 <HAL_TIM_PWM_Start_DMA+0x410>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800d146:	68bb      	ldr	r3, [r7, #8]
 800d148:	2b00      	cmp	r3, #0
 800d14a:	d109      	bne.n	800d160 <HAL_TIM_PWM_Start_DMA+0xc8>
 800d14c:	68fb      	ldr	r3, [r7, #12]
 800d14e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800d152:	b2db      	uxtb	r3, r3
 800d154:	2b01      	cmp	r3, #1
 800d156:	bf0c      	ite	eq
 800d158:	2301      	moveq	r3, #1
 800d15a:	2300      	movne	r3, #0
 800d15c:	b2db      	uxtb	r3, r3
 800d15e:	e03c      	b.n	800d1da <HAL_TIM_PWM_Start_DMA+0x142>
 800d160:	68bb      	ldr	r3, [r7, #8]
 800d162:	2b04      	cmp	r3, #4
 800d164:	d109      	bne.n	800d17a <HAL_TIM_PWM_Start_DMA+0xe2>
 800d166:	68fb      	ldr	r3, [r7, #12]
 800d168:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800d16c:	b2db      	uxtb	r3, r3
 800d16e:	2b01      	cmp	r3, #1
 800d170:	bf0c      	ite	eq
 800d172:	2301      	moveq	r3, #1
 800d174:	2300      	movne	r3, #0
 800d176:	b2db      	uxtb	r3, r3
 800d178:	e02f      	b.n	800d1da <HAL_TIM_PWM_Start_DMA+0x142>
 800d17a:	68bb      	ldr	r3, [r7, #8]
 800d17c:	2b08      	cmp	r3, #8
 800d17e:	d109      	bne.n	800d194 <HAL_TIM_PWM_Start_DMA+0xfc>
 800d180:	68fb      	ldr	r3, [r7, #12]
 800d182:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d186:	b2db      	uxtb	r3, r3
 800d188:	2b01      	cmp	r3, #1
 800d18a:	bf0c      	ite	eq
 800d18c:	2301      	moveq	r3, #1
 800d18e:	2300      	movne	r3, #0
 800d190:	b2db      	uxtb	r3, r3
 800d192:	e022      	b.n	800d1da <HAL_TIM_PWM_Start_DMA+0x142>
 800d194:	68bb      	ldr	r3, [r7, #8]
 800d196:	2b0c      	cmp	r3, #12
 800d198:	d109      	bne.n	800d1ae <HAL_TIM_PWM_Start_DMA+0x116>
 800d19a:	68fb      	ldr	r3, [r7, #12]
 800d19c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d1a0:	b2db      	uxtb	r3, r3
 800d1a2:	2b01      	cmp	r3, #1
 800d1a4:	bf0c      	ite	eq
 800d1a6:	2301      	moveq	r3, #1
 800d1a8:	2300      	movne	r3, #0
 800d1aa:	b2db      	uxtb	r3, r3
 800d1ac:	e015      	b.n	800d1da <HAL_TIM_PWM_Start_DMA+0x142>
 800d1ae:	68bb      	ldr	r3, [r7, #8]
 800d1b0:	2b10      	cmp	r3, #16
 800d1b2:	d109      	bne.n	800d1c8 <HAL_TIM_PWM_Start_DMA+0x130>
 800d1b4:	68fb      	ldr	r3, [r7, #12]
 800d1b6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d1ba:	b2db      	uxtb	r3, r3
 800d1bc:	2b01      	cmp	r3, #1
 800d1be:	bf0c      	ite	eq
 800d1c0:	2301      	moveq	r3, #1
 800d1c2:	2300      	movne	r3, #0
 800d1c4:	b2db      	uxtb	r3, r3
 800d1c6:	e008      	b.n	800d1da <HAL_TIM_PWM_Start_DMA+0x142>
 800d1c8:	68fb      	ldr	r3, [r7, #12]
 800d1ca:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800d1ce:	b2db      	uxtb	r3, r3
 800d1d0:	2b01      	cmp	r3, #1
 800d1d2:	bf0c      	ite	eq
 800d1d4:	2301      	moveq	r3, #1
 800d1d6:	2300      	movne	r3, #0
 800d1d8:	b2db      	uxtb	r3, r3
 800d1da:	2b00      	cmp	r3, #0
 800d1dc:	d034      	beq.n	800d248 <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	2b00      	cmp	r3, #0
 800d1e2:	d002      	beq.n	800d1ea <HAL_TIM_PWM_Start_DMA+0x152>
 800d1e4:	887b      	ldrh	r3, [r7, #2]
 800d1e6:	2b00      	cmp	r3, #0
 800d1e8:	d101      	bne.n	800d1ee <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 800d1ea:	2301      	movs	r3, #1
 800d1ec:	e15c      	b.n	800d4a8 <HAL_TIM_PWM_Start_DMA+0x410>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800d1ee:	68bb      	ldr	r3, [r7, #8]
 800d1f0:	2b00      	cmp	r3, #0
 800d1f2:	d104      	bne.n	800d1fe <HAL_TIM_PWM_Start_DMA+0x166>
 800d1f4:	68fb      	ldr	r3, [r7, #12]
 800d1f6:	2202      	movs	r2, #2
 800d1f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d1fc:	e026      	b.n	800d24c <HAL_TIM_PWM_Start_DMA+0x1b4>
 800d1fe:	68bb      	ldr	r3, [r7, #8]
 800d200:	2b04      	cmp	r3, #4
 800d202:	d104      	bne.n	800d20e <HAL_TIM_PWM_Start_DMA+0x176>
 800d204:	68fb      	ldr	r3, [r7, #12]
 800d206:	2202      	movs	r2, #2
 800d208:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d20c:	e01e      	b.n	800d24c <HAL_TIM_PWM_Start_DMA+0x1b4>
 800d20e:	68bb      	ldr	r3, [r7, #8]
 800d210:	2b08      	cmp	r3, #8
 800d212:	d104      	bne.n	800d21e <HAL_TIM_PWM_Start_DMA+0x186>
 800d214:	68fb      	ldr	r3, [r7, #12]
 800d216:	2202      	movs	r2, #2
 800d218:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d21c:	e016      	b.n	800d24c <HAL_TIM_PWM_Start_DMA+0x1b4>
 800d21e:	68bb      	ldr	r3, [r7, #8]
 800d220:	2b0c      	cmp	r3, #12
 800d222:	d104      	bne.n	800d22e <HAL_TIM_PWM_Start_DMA+0x196>
 800d224:	68fb      	ldr	r3, [r7, #12]
 800d226:	2202      	movs	r2, #2
 800d228:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d22c:	e00e      	b.n	800d24c <HAL_TIM_PWM_Start_DMA+0x1b4>
 800d22e:	68bb      	ldr	r3, [r7, #8]
 800d230:	2b10      	cmp	r3, #16
 800d232:	d104      	bne.n	800d23e <HAL_TIM_PWM_Start_DMA+0x1a6>
 800d234:	68fb      	ldr	r3, [r7, #12]
 800d236:	2202      	movs	r2, #2
 800d238:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d23c:	e006      	b.n	800d24c <HAL_TIM_PWM_Start_DMA+0x1b4>
 800d23e:	68fb      	ldr	r3, [r7, #12]
 800d240:	2202      	movs	r2, #2
 800d242:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800d246:	e001      	b.n	800d24c <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 800d248:	2301      	movs	r3, #1
 800d24a:	e12d      	b.n	800d4a8 <HAL_TIM_PWM_Start_DMA+0x410>
  }

  switch (Channel)
 800d24c:	68bb      	ldr	r3, [r7, #8]
 800d24e:	2b0c      	cmp	r3, #12
 800d250:	f200 80ae 	bhi.w	800d3b0 <HAL_TIM_PWM_Start_DMA+0x318>
 800d254:	a201      	add	r2, pc, #4	@ (adr r2, 800d25c <HAL_TIM_PWM_Start_DMA+0x1c4>)
 800d256:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d25a:	bf00      	nop
 800d25c:	0800d291 	.word	0x0800d291
 800d260:	0800d3b1 	.word	0x0800d3b1
 800d264:	0800d3b1 	.word	0x0800d3b1
 800d268:	0800d3b1 	.word	0x0800d3b1
 800d26c:	0800d2d9 	.word	0x0800d2d9
 800d270:	0800d3b1 	.word	0x0800d3b1
 800d274:	0800d3b1 	.word	0x0800d3b1
 800d278:	0800d3b1 	.word	0x0800d3b1
 800d27c:	0800d321 	.word	0x0800d321
 800d280:	0800d3b1 	.word	0x0800d3b1
 800d284:	0800d3b1 	.word	0x0800d3b1
 800d288:	0800d3b1 	.word	0x0800d3b1
 800d28c:	0800d369 	.word	0x0800d369
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800d290:	68fb      	ldr	r3, [r7, #12]
 800d292:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d294:	4a86      	ldr	r2, [pc, #536]	@ (800d4b0 <HAL_TIM_PWM_Start_DMA+0x418>)
 800d296:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800d298:	68fb      	ldr	r3, [r7, #12]
 800d29a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d29c:	4a85      	ldr	r2, [pc, #532]	@ (800d4b4 <HAL_TIM_PWM_Start_DMA+0x41c>)
 800d29e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800d2a0:	68fb      	ldr	r3, [r7, #12]
 800d2a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d2a4:	4a84      	ldr	r2, [pc, #528]	@ (800d4b8 <HAL_TIM_PWM_Start_DMA+0x420>)
 800d2a6:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800d2a8:	68fb      	ldr	r3, [r7, #12]
 800d2aa:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800d2ac:	6879      	ldr	r1, [r7, #4]
 800d2ae:	68fb      	ldr	r3, [r7, #12]
 800d2b0:	681b      	ldr	r3, [r3, #0]
 800d2b2:	3334      	adds	r3, #52	@ 0x34
 800d2b4:	461a      	mov	r2, r3
 800d2b6:	887b      	ldrh	r3, [r7, #2]
 800d2b8:	f7f6 fb3a 	bl	8003930 <HAL_DMA_Start_IT>
 800d2bc:	4603      	mov	r3, r0
 800d2be:	2b00      	cmp	r3, #0
 800d2c0:	d001      	beq.n	800d2c6 <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800d2c2:	2301      	movs	r3, #1
 800d2c4:	e0f0      	b.n	800d4a8 <HAL_TIM_PWM_Start_DMA+0x410>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800d2c6:	68fb      	ldr	r3, [r7, #12]
 800d2c8:	681b      	ldr	r3, [r3, #0]
 800d2ca:	68da      	ldr	r2, [r3, #12]
 800d2cc:	68fb      	ldr	r3, [r7, #12]
 800d2ce:	681b      	ldr	r3, [r3, #0]
 800d2d0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d2d4:	60da      	str	r2, [r3, #12]
      break;
 800d2d6:	e06e      	b.n	800d3b6 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800d2d8:	68fb      	ldr	r3, [r7, #12]
 800d2da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d2dc:	4a74      	ldr	r2, [pc, #464]	@ (800d4b0 <HAL_TIM_PWM_Start_DMA+0x418>)
 800d2de:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800d2e0:	68fb      	ldr	r3, [r7, #12]
 800d2e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d2e4:	4a73      	ldr	r2, [pc, #460]	@ (800d4b4 <HAL_TIM_PWM_Start_DMA+0x41c>)
 800d2e6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800d2e8:	68fb      	ldr	r3, [r7, #12]
 800d2ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d2ec:	4a72      	ldr	r2, [pc, #456]	@ (800d4b8 <HAL_TIM_PWM_Start_DMA+0x420>)
 800d2ee:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800d2f0:	68fb      	ldr	r3, [r7, #12]
 800d2f2:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800d2f4:	6879      	ldr	r1, [r7, #4]
 800d2f6:	68fb      	ldr	r3, [r7, #12]
 800d2f8:	681b      	ldr	r3, [r3, #0]
 800d2fa:	3338      	adds	r3, #56	@ 0x38
 800d2fc:	461a      	mov	r2, r3
 800d2fe:	887b      	ldrh	r3, [r7, #2]
 800d300:	f7f6 fb16 	bl	8003930 <HAL_DMA_Start_IT>
 800d304:	4603      	mov	r3, r0
 800d306:	2b00      	cmp	r3, #0
 800d308:	d001      	beq.n	800d30e <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800d30a:	2301      	movs	r3, #1
 800d30c:	e0cc      	b.n	800d4a8 <HAL_TIM_PWM_Start_DMA+0x410>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800d30e:	68fb      	ldr	r3, [r7, #12]
 800d310:	681b      	ldr	r3, [r3, #0]
 800d312:	68da      	ldr	r2, [r3, #12]
 800d314:	68fb      	ldr	r3, [r7, #12]
 800d316:	681b      	ldr	r3, [r3, #0]
 800d318:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800d31c:	60da      	str	r2, [r3, #12]
      break;
 800d31e:	e04a      	b.n	800d3b6 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800d320:	68fb      	ldr	r3, [r7, #12]
 800d322:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d324:	4a62      	ldr	r2, [pc, #392]	@ (800d4b0 <HAL_TIM_PWM_Start_DMA+0x418>)
 800d326:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800d328:	68fb      	ldr	r3, [r7, #12]
 800d32a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d32c:	4a61      	ldr	r2, [pc, #388]	@ (800d4b4 <HAL_TIM_PWM_Start_DMA+0x41c>)
 800d32e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800d330:	68fb      	ldr	r3, [r7, #12]
 800d332:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d334:	4a60      	ldr	r2, [pc, #384]	@ (800d4b8 <HAL_TIM_PWM_Start_DMA+0x420>)
 800d336:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800d338:	68fb      	ldr	r3, [r7, #12]
 800d33a:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800d33c:	6879      	ldr	r1, [r7, #4]
 800d33e:	68fb      	ldr	r3, [r7, #12]
 800d340:	681b      	ldr	r3, [r3, #0]
 800d342:	333c      	adds	r3, #60	@ 0x3c
 800d344:	461a      	mov	r2, r3
 800d346:	887b      	ldrh	r3, [r7, #2]
 800d348:	f7f6 faf2 	bl	8003930 <HAL_DMA_Start_IT>
 800d34c:	4603      	mov	r3, r0
 800d34e:	2b00      	cmp	r3, #0
 800d350:	d001      	beq.n	800d356 <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800d352:	2301      	movs	r3, #1
 800d354:	e0a8      	b.n	800d4a8 <HAL_TIM_PWM_Start_DMA+0x410>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800d356:	68fb      	ldr	r3, [r7, #12]
 800d358:	681b      	ldr	r3, [r3, #0]
 800d35a:	68da      	ldr	r2, [r3, #12]
 800d35c:	68fb      	ldr	r3, [r7, #12]
 800d35e:	681b      	ldr	r3, [r3, #0]
 800d360:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d364:	60da      	str	r2, [r3, #12]
      break;
 800d366:	e026      	b.n	800d3b6 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800d368:	68fb      	ldr	r3, [r7, #12]
 800d36a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d36c:	4a50      	ldr	r2, [pc, #320]	@ (800d4b0 <HAL_TIM_PWM_Start_DMA+0x418>)
 800d36e:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800d370:	68fb      	ldr	r3, [r7, #12]
 800d372:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d374:	4a4f      	ldr	r2, [pc, #316]	@ (800d4b4 <HAL_TIM_PWM_Start_DMA+0x41c>)
 800d376:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800d378:	68fb      	ldr	r3, [r7, #12]
 800d37a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d37c:	4a4e      	ldr	r2, [pc, #312]	@ (800d4b8 <HAL_TIM_PWM_Start_DMA+0x420>)
 800d37e:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 800d380:	68fb      	ldr	r3, [r7, #12]
 800d382:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800d384:	6879      	ldr	r1, [r7, #4]
 800d386:	68fb      	ldr	r3, [r7, #12]
 800d388:	681b      	ldr	r3, [r3, #0]
 800d38a:	3340      	adds	r3, #64	@ 0x40
 800d38c:	461a      	mov	r2, r3
 800d38e:	887b      	ldrh	r3, [r7, #2]
 800d390:	f7f6 face 	bl	8003930 <HAL_DMA_Start_IT>
 800d394:	4603      	mov	r3, r0
 800d396:	2b00      	cmp	r3, #0
 800d398:	d001      	beq.n	800d39e <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800d39a:	2301      	movs	r3, #1
 800d39c:	e084      	b.n	800d4a8 <HAL_TIM_PWM_Start_DMA+0x410>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800d39e:	68fb      	ldr	r3, [r7, #12]
 800d3a0:	681b      	ldr	r3, [r3, #0]
 800d3a2:	68da      	ldr	r2, [r3, #12]
 800d3a4:	68fb      	ldr	r3, [r7, #12]
 800d3a6:	681b      	ldr	r3, [r3, #0]
 800d3a8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800d3ac:	60da      	str	r2, [r3, #12]
      break;
 800d3ae:	e002      	b.n	800d3b6 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 800d3b0:	2301      	movs	r3, #1
 800d3b2:	75fb      	strb	r3, [r7, #23]
      break;
 800d3b4:	bf00      	nop
  }

  if (status == HAL_OK)
 800d3b6:	7dfb      	ldrb	r3, [r7, #23]
 800d3b8:	2b00      	cmp	r3, #0
 800d3ba:	d174      	bne.n	800d4a6 <HAL_TIM_PWM_Start_DMA+0x40e>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800d3bc:	68fb      	ldr	r3, [r7, #12]
 800d3be:	681b      	ldr	r3, [r3, #0]
 800d3c0:	2201      	movs	r2, #1
 800d3c2:	68b9      	ldr	r1, [r7, #8]
 800d3c4:	4618      	mov	r0, r3
 800d3c6:	f001 fa13 	bl	800e7f0 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d3ca:	68fb      	ldr	r3, [r7, #12]
 800d3cc:	681b      	ldr	r3, [r3, #0]
 800d3ce:	4a3b      	ldr	r2, [pc, #236]	@ (800d4bc <HAL_TIM_PWM_Start_DMA+0x424>)
 800d3d0:	4293      	cmp	r3, r2
 800d3d2:	d013      	beq.n	800d3fc <HAL_TIM_PWM_Start_DMA+0x364>
 800d3d4:	68fb      	ldr	r3, [r7, #12]
 800d3d6:	681b      	ldr	r3, [r3, #0]
 800d3d8:	4a39      	ldr	r2, [pc, #228]	@ (800d4c0 <HAL_TIM_PWM_Start_DMA+0x428>)
 800d3da:	4293      	cmp	r3, r2
 800d3dc:	d00e      	beq.n	800d3fc <HAL_TIM_PWM_Start_DMA+0x364>
 800d3de:	68fb      	ldr	r3, [r7, #12]
 800d3e0:	681b      	ldr	r3, [r3, #0]
 800d3e2:	4a38      	ldr	r2, [pc, #224]	@ (800d4c4 <HAL_TIM_PWM_Start_DMA+0x42c>)
 800d3e4:	4293      	cmp	r3, r2
 800d3e6:	d009      	beq.n	800d3fc <HAL_TIM_PWM_Start_DMA+0x364>
 800d3e8:	68fb      	ldr	r3, [r7, #12]
 800d3ea:	681b      	ldr	r3, [r3, #0]
 800d3ec:	4a36      	ldr	r2, [pc, #216]	@ (800d4c8 <HAL_TIM_PWM_Start_DMA+0x430>)
 800d3ee:	4293      	cmp	r3, r2
 800d3f0:	d004      	beq.n	800d3fc <HAL_TIM_PWM_Start_DMA+0x364>
 800d3f2:	68fb      	ldr	r3, [r7, #12]
 800d3f4:	681b      	ldr	r3, [r3, #0]
 800d3f6:	4a35      	ldr	r2, [pc, #212]	@ (800d4cc <HAL_TIM_PWM_Start_DMA+0x434>)
 800d3f8:	4293      	cmp	r3, r2
 800d3fa:	d101      	bne.n	800d400 <HAL_TIM_PWM_Start_DMA+0x368>
 800d3fc:	2301      	movs	r3, #1
 800d3fe:	e000      	b.n	800d402 <HAL_TIM_PWM_Start_DMA+0x36a>
 800d400:	2300      	movs	r3, #0
 800d402:	2b00      	cmp	r3, #0
 800d404:	d007      	beq.n	800d416 <HAL_TIM_PWM_Start_DMA+0x37e>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800d406:	68fb      	ldr	r3, [r7, #12]
 800d408:	681b      	ldr	r3, [r3, #0]
 800d40a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d40c:	68fb      	ldr	r3, [r7, #12]
 800d40e:	681b      	ldr	r3, [r3, #0]
 800d410:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800d414:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d416:	68fb      	ldr	r3, [r7, #12]
 800d418:	681b      	ldr	r3, [r3, #0]
 800d41a:	4a28      	ldr	r2, [pc, #160]	@ (800d4bc <HAL_TIM_PWM_Start_DMA+0x424>)
 800d41c:	4293      	cmp	r3, r2
 800d41e:	d022      	beq.n	800d466 <HAL_TIM_PWM_Start_DMA+0x3ce>
 800d420:	68fb      	ldr	r3, [r7, #12]
 800d422:	681b      	ldr	r3, [r3, #0]
 800d424:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d428:	d01d      	beq.n	800d466 <HAL_TIM_PWM_Start_DMA+0x3ce>
 800d42a:	68fb      	ldr	r3, [r7, #12]
 800d42c:	681b      	ldr	r3, [r3, #0]
 800d42e:	4a28      	ldr	r2, [pc, #160]	@ (800d4d0 <HAL_TIM_PWM_Start_DMA+0x438>)
 800d430:	4293      	cmp	r3, r2
 800d432:	d018      	beq.n	800d466 <HAL_TIM_PWM_Start_DMA+0x3ce>
 800d434:	68fb      	ldr	r3, [r7, #12]
 800d436:	681b      	ldr	r3, [r3, #0]
 800d438:	4a26      	ldr	r2, [pc, #152]	@ (800d4d4 <HAL_TIM_PWM_Start_DMA+0x43c>)
 800d43a:	4293      	cmp	r3, r2
 800d43c:	d013      	beq.n	800d466 <HAL_TIM_PWM_Start_DMA+0x3ce>
 800d43e:	68fb      	ldr	r3, [r7, #12]
 800d440:	681b      	ldr	r3, [r3, #0]
 800d442:	4a25      	ldr	r2, [pc, #148]	@ (800d4d8 <HAL_TIM_PWM_Start_DMA+0x440>)
 800d444:	4293      	cmp	r3, r2
 800d446:	d00e      	beq.n	800d466 <HAL_TIM_PWM_Start_DMA+0x3ce>
 800d448:	68fb      	ldr	r3, [r7, #12]
 800d44a:	681b      	ldr	r3, [r3, #0]
 800d44c:	4a1c      	ldr	r2, [pc, #112]	@ (800d4c0 <HAL_TIM_PWM_Start_DMA+0x428>)
 800d44e:	4293      	cmp	r3, r2
 800d450:	d009      	beq.n	800d466 <HAL_TIM_PWM_Start_DMA+0x3ce>
 800d452:	68fb      	ldr	r3, [r7, #12]
 800d454:	681b      	ldr	r3, [r3, #0]
 800d456:	4a21      	ldr	r2, [pc, #132]	@ (800d4dc <HAL_TIM_PWM_Start_DMA+0x444>)
 800d458:	4293      	cmp	r3, r2
 800d45a:	d004      	beq.n	800d466 <HAL_TIM_PWM_Start_DMA+0x3ce>
 800d45c:	68fb      	ldr	r3, [r7, #12]
 800d45e:	681b      	ldr	r3, [r3, #0]
 800d460:	4a18      	ldr	r2, [pc, #96]	@ (800d4c4 <HAL_TIM_PWM_Start_DMA+0x42c>)
 800d462:	4293      	cmp	r3, r2
 800d464:	d115      	bne.n	800d492 <HAL_TIM_PWM_Start_DMA+0x3fa>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d466:	68fb      	ldr	r3, [r7, #12]
 800d468:	681b      	ldr	r3, [r3, #0]
 800d46a:	689a      	ldr	r2, [r3, #8]
 800d46c:	4b1c      	ldr	r3, [pc, #112]	@ (800d4e0 <HAL_TIM_PWM_Start_DMA+0x448>)
 800d46e:	4013      	ands	r3, r2
 800d470:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d472:	693b      	ldr	r3, [r7, #16]
 800d474:	2b06      	cmp	r3, #6
 800d476:	d015      	beq.n	800d4a4 <HAL_TIM_PWM_Start_DMA+0x40c>
 800d478:	693b      	ldr	r3, [r7, #16]
 800d47a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d47e:	d011      	beq.n	800d4a4 <HAL_TIM_PWM_Start_DMA+0x40c>
      {
        __HAL_TIM_ENABLE(htim);
 800d480:	68fb      	ldr	r3, [r7, #12]
 800d482:	681b      	ldr	r3, [r3, #0]
 800d484:	681a      	ldr	r2, [r3, #0]
 800d486:	68fb      	ldr	r3, [r7, #12]
 800d488:	681b      	ldr	r3, [r3, #0]
 800d48a:	f042 0201 	orr.w	r2, r2, #1
 800d48e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d490:	e008      	b.n	800d4a4 <HAL_TIM_PWM_Start_DMA+0x40c>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800d492:	68fb      	ldr	r3, [r7, #12]
 800d494:	681b      	ldr	r3, [r3, #0]
 800d496:	681a      	ldr	r2, [r3, #0]
 800d498:	68fb      	ldr	r3, [r7, #12]
 800d49a:	681b      	ldr	r3, [r3, #0]
 800d49c:	f042 0201 	orr.w	r2, r2, #1
 800d4a0:	601a      	str	r2, [r3, #0]
 800d4a2:	e000      	b.n	800d4a6 <HAL_TIM_PWM_Start_DMA+0x40e>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d4a4:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800d4a6:	7dfb      	ldrb	r3, [r7, #23]
}
 800d4a8:	4618      	mov	r0, r3
 800d4aa:	3718      	adds	r7, #24
 800d4ac:	46bd      	mov	sp, r7
 800d4ae:	bd80      	pop	{r7, pc}
 800d4b0:	0800deb7 	.word	0x0800deb7
 800d4b4:	0800df5f 	.word	0x0800df5f
 800d4b8:	0800de25 	.word	0x0800de25
 800d4bc:	40010000 	.word	0x40010000
 800d4c0:	40010400 	.word	0x40010400
 800d4c4:	40014000 	.word	0x40014000
 800d4c8:	40014400 	.word	0x40014400
 800d4cc:	40014800 	.word	0x40014800
 800d4d0:	40000400 	.word	0x40000400
 800d4d4:	40000800 	.word	0x40000800
 800d4d8:	40000c00 	.word	0x40000c00
 800d4dc:	40001800 	.word	0x40001800
 800d4e0:	00010007 	.word	0x00010007

0800d4e4 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d4e4:	b580      	push	{r7, lr}
 800d4e6:	b084      	sub	sp, #16
 800d4e8:	af00      	add	r7, sp, #0
 800d4ea:	6078      	str	r0, [r7, #4]
 800d4ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d4ee:	2300      	movs	r3, #0
 800d4f0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800d4f2:	683b      	ldr	r3, [r7, #0]
 800d4f4:	2b00      	cmp	r3, #0
 800d4f6:	d104      	bne.n	800d502 <HAL_TIM_IC_Start_IT+0x1e>
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800d4fe:	b2db      	uxtb	r3, r3
 800d500:	e023      	b.n	800d54a <HAL_TIM_IC_Start_IT+0x66>
 800d502:	683b      	ldr	r3, [r7, #0]
 800d504:	2b04      	cmp	r3, #4
 800d506:	d104      	bne.n	800d512 <HAL_TIM_IC_Start_IT+0x2e>
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800d50e:	b2db      	uxtb	r3, r3
 800d510:	e01b      	b.n	800d54a <HAL_TIM_IC_Start_IT+0x66>
 800d512:	683b      	ldr	r3, [r7, #0]
 800d514:	2b08      	cmp	r3, #8
 800d516:	d104      	bne.n	800d522 <HAL_TIM_IC_Start_IT+0x3e>
 800d518:	687b      	ldr	r3, [r7, #4]
 800d51a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d51e:	b2db      	uxtb	r3, r3
 800d520:	e013      	b.n	800d54a <HAL_TIM_IC_Start_IT+0x66>
 800d522:	683b      	ldr	r3, [r7, #0]
 800d524:	2b0c      	cmp	r3, #12
 800d526:	d104      	bne.n	800d532 <HAL_TIM_IC_Start_IT+0x4e>
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d52e:	b2db      	uxtb	r3, r3
 800d530:	e00b      	b.n	800d54a <HAL_TIM_IC_Start_IT+0x66>
 800d532:	683b      	ldr	r3, [r7, #0]
 800d534:	2b10      	cmp	r3, #16
 800d536:	d104      	bne.n	800d542 <HAL_TIM_IC_Start_IT+0x5e>
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d53e:	b2db      	uxtb	r3, r3
 800d540:	e003      	b.n	800d54a <HAL_TIM_IC_Start_IT+0x66>
 800d542:	687b      	ldr	r3, [r7, #4]
 800d544:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800d548:	b2db      	uxtb	r3, r3
 800d54a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800d54c:	683b      	ldr	r3, [r7, #0]
 800d54e:	2b00      	cmp	r3, #0
 800d550:	d104      	bne.n	800d55c <HAL_TIM_IC_Start_IT+0x78>
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d558:	b2db      	uxtb	r3, r3
 800d55a:	e013      	b.n	800d584 <HAL_TIM_IC_Start_IT+0xa0>
 800d55c:	683b      	ldr	r3, [r7, #0]
 800d55e:	2b04      	cmp	r3, #4
 800d560:	d104      	bne.n	800d56c <HAL_TIM_IC_Start_IT+0x88>
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d568:	b2db      	uxtb	r3, r3
 800d56a:	e00b      	b.n	800d584 <HAL_TIM_IC_Start_IT+0xa0>
 800d56c:	683b      	ldr	r3, [r7, #0]
 800d56e:	2b08      	cmp	r3, #8
 800d570:	d104      	bne.n	800d57c <HAL_TIM_IC_Start_IT+0x98>
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800d578:	b2db      	uxtb	r3, r3
 800d57a:	e003      	b.n	800d584 <HAL_TIM_IC_Start_IT+0xa0>
 800d57c:	687b      	ldr	r3, [r7, #4]
 800d57e:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800d582:	b2db      	uxtb	r3, r3
 800d584:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800d586:	7bbb      	ldrb	r3, [r7, #14]
 800d588:	2b01      	cmp	r3, #1
 800d58a:	d102      	bne.n	800d592 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800d58c:	7b7b      	ldrb	r3, [r7, #13]
 800d58e:	2b01      	cmp	r3, #1
 800d590:	d001      	beq.n	800d596 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 800d592:	2301      	movs	r3, #1
 800d594:	e0e2      	b.n	800d75c <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800d596:	683b      	ldr	r3, [r7, #0]
 800d598:	2b00      	cmp	r3, #0
 800d59a:	d104      	bne.n	800d5a6 <HAL_TIM_IC_Start_IT+0xc2>
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	2202      	movs	r2, #2
 800d5a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d5a4:	e023      	b.n	800d5ee <HAL_TIM_IC_Start_IT+0x10a>
 800d5a6:	683b      	ldr	r3, [r7, #0]
 800d5a8:	2b04      	cmp	r3, #4
 800d5aa:	d104      	bne.n	800d5b6 <HAL_TIM_IC_Start_IT+0xd2>
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	2202      	movs	r2, #2
 800d5b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d5b4:	e01b      	b.n	800d5ee <HAL_TIM_IC_Start_IT+0x10a>
 800d5b6:	683b      	ldr	r3, [r7, #0]
 800d5b8:	2b08      	cmp	r3, #8
 800d5ba:	d104      	bne.n	800d5c6 <HAL_TIM_IC_Start_IT+0xe2>
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	2202      	movs	r2, #2
 800d5c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d5c4:	e013      	b.n	800d5ee <HAL_TIM_IC_Start_IT+0x10a>
 800d5c6:	683b      	ldr	r3, [r7, #0]
 800d5c8:	2b0c      	cmp	r3, #12
 800d5ca:	d104      	bne.n	800d5d6 <HAL_TIM_IC_Start_IT+0xf2>
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	2202      	movs	r2, #2
 800d5d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d5d4:	e00b      	b.n	800d5ee <HAL_TIM_IC_Start_IT+0x10a>
 800d5d6:	683b      	ldr	r3, [r7, #0]
 800d5d8:	2b10      	cmp	r3, #16
 800d5da:	d104      	bne.n	800d5e6 <HAL_TIM_IC_Start_IT+0x102>
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	2202      	movs	r2, #2
 800d5e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d5e4:	e003      	b.n	800d5ee <HAL_TIM_IC_Start_IT+0x10a>
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	2202      	movs	r2, #2
 800d5ea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800d5ee:	683b      	ldr	r3, [r7, #0]
 800d5f0:	2b00      	cmp	r3, #0
 800d5f2:	d104      	bne.n	800d5fe <HAL_TIM_IC_Start_IT+0x11a>
 800d5f4:	687b      	ldr	r3, [r7, #4]
 800d5f6:	2202      	movs	r2, #2
 800d5f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d5fc:	e013      	b.n	800d626 <HAL_TIM_IC_Start_IT+0x142>
 800d5fe:	683b      	ldr	r3, [r7, #0]
 800d600:	2b04      	cmp	r3, #4
 800d602:	d104      	bne.n	800d60e <HAL_TIM_IC_Start_IT+0x12a>
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	2202      	movs	r2, #2
 800d608:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d60c:	e00b      	b.n	800d626 <HAL_TIM_IC_Start_IT+0x142>
 800d60e:	683b      	ldr	r3, [r7, #0]
 800d610:	2b08      	cmp	r3, #8
 800d612:	d104      	bne.n	800d61e <HAL_TIM_IC_Start_IT+0x13a>
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	2202      	movs	r2, #2
 800d618:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800d61c:	e003      	b.n	800d626 <HAL_TIM_IC_Start_IT+0x142>
 800d61e:	687b      	ldr	r3, [r7, #4]
 800d620:	2202      	movs	r2, #2
 800d622:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 800d626:	683b      	ldr	r3, [r7, #0]
 800d628:	2b0c      	cmp	r3, #12
 800d62a:	d841      	bhi.n	800d6b0 <HAL_TIM_IC_Start_IT+0x1cc>
 800d62c:	a201      	add	r2, pc, #4	@ (adr r2, 800d634 <HAL_TIM_IC_Start_IT+0x150>)
 800d62e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d632:	bf00      	nop
 800d634:	0800d669 	.word	0x0800d669
 800d638:	0800d6b1 	.word	0x0800d6b1
 800d63c:	0800d6b1 	.word	0x0800d6b1
 800d640:	0800d6b1 	.word	0x0800d6b1
 800d644:	0800d67b 	.word	0x0800d67b
 800d648:	0800d6b1 	.word	0x0800d6b1
 800d64c:	0800d6b1 	.word	0x0800d6b1
 800d650:	0800d6b1 	.word	0x0800d6b1
 800d654:	0800d68d 	.word	0x0800d68d
 800d658:	0800d6b1 	.word	0x0800d6b1
 800d65c:	0800d6b1 	.word	0x0800d6b1
 800d660:	0800d6b1 	.word	0x0800d6b1
 800d664:	0800d69f 	.word	0x0800d69f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800d668:	687b      	ldr	r3, [r7, #4]
 800d66a:	681b      	ldr	r3, [r3, #0]
 800d66c:	68da      	ldr	r2, [r3, #12]
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	681b      	ldr	r3, [r3, #0]
 800d672:	f042 0202 	orr.w	r2, r2, #2
 800d676:	60da      	str	r2, [r3, #12]
      break;
 800d678:	e01d      	b.n	800d6b6 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	681b      	ldr	r3, [r3, #0]
 800d67e:	68da      	ldr	r2, [r3, #12]
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	681b      	ldr	r3, [r3, #0]
 800d684:	f042 0204 	orr.w	r2, r2, #4
 800d688:	60da      	str	r2, [r3, #12]
      break;
 800d68a:	e014      	b.n	800d6b6 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	681b      	ldr	r3, [r3, #0]
 800d690:	68da      	ldr	r2, [r3, #12]
 800d692:	687b      	ldr	r3, [r7, #4]
 800d694:	681b      	ldr	r3, [r3, #0]
 800d696:	f042 0208 	orr.w	r2, r2, #8
 800d69a:	60da      	str	r2, [r3, #12]
      break;
 800d69c:	e00b      	b.n	800d6b6 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800d69e:	687b      	ldr	r3, [r7, #4]
 800d6a0:	681b      	ldr	r3, [r3, #0]
 800d6a2:	68da      	ldr	r2, [r3, #12]
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	681b      	ldr	r3, [r3, #0]
 800d6a8:	f042 0210 	orr.w	r2, r2, #16
 800d6ac:	60da      	str	r2, [r3, #12]
      break;
 800d6ae:	e002      	b.n	800d6b6 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 800d6b0:	2301      	movs	r3, #1
 800d6b2:	73fb      	strb	r3, [r7, #15]
      break;
 800d6b4:	bf00      	nop
  }

  if (status == HAL_OK)
 800d6b6:	7bfb      	ldrb	r3, [r7, #15]
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	d14e      	bne.n	800d75a <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	681b      	ldr	r3, [r3, #0]
 800d6c0:	2201      	movs	r2, #1
 800d6c2:	6839      	ldr	r1, [r7, #0]
 800d6c4:	4618      	mov	r0, r3
 800d6c6:	f001 f893 	bl	800e7f0 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	681b      	ldr	r3, [r3, #0]
 800d6ce:	4a25      	ldr	r2, [pc, #148]	@ (800d764 <HAL_TIM_IC_Start_IT+0x280>)
 800d6d0:	4293      	cmp	r3, r2
 800d6d2:	d022      	beq.n	800d71a <HAL_TIM_IC_Start_IT+0x236>
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	681b      	ldr	r3, [r3, #0]
 800d6d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d6dc:	d01d      	beq.n	800d71a <HAL_TIM_IC_Start_IT+0x236>
 800d6de:	687b      	ldr	r3, [r7, #4]
 800d6e0:	681b      	ldr	r3, [r3, #0]
 800d6e2:	4a21      	ldr	r2, [pc, #132]	@ (800d768 <HAL_TIM_IC_Start_IT+0x284>)
 800d6e4:	4293      	cmp	r3, r2
 800d6e6:	d018      	beq.n	800d71a <HAL_TIM_IC_Start_IT+0x236>
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	681b      	ldr	r3, [r3, #0]
 800d6ec:	4a1f      	ldr	r2, [pc, #124]	@ (800d76c <HAL_TIM_IC_Start_IT+0x288>)
 800d6ee:	4293      	cmp	r3, r2
 800d6f0:	d013      	beq.n	800d71a <HAL_TIM_IC_Start_IT+0x236>
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	681b      	ldr	r3, [r3, #0]
 800d6f6:	4a1e      	ldr	r2, [pc, #120]	@ (800d770 <HAL_TIM_IC_Start_IT+0x28c>)
 800d6f8:	4293      	cmp	r3, r2
 800d6fa:	d00e      	beq.n	800d71a <HAL_TIM_IC_Start_IT+0x236>
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	681b      	ldr	r3, [r3, #0]
 800d700:	4a1c      	ldr	r2, [pc, #112]	@ (800d774 <HAL_TIM_IC_Start_IT+0x290>)
 800d702:	4293      	cmp	r3, r2
 800d704:	d009      	beq.n	800d71a <HAL_TIM_IC_Start_IT+0x236>
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	681b      	ldr	r3, [r3, #0]
 800d70a:	4a1b      	ldr	r2, [pc, #108]	@ (800d778 <HAL_TIM_IC_Start_IT+0x294>)
 800d70c:	4293      	cmp	r3, r2
 800d70e:	d004      	beq.n	800d71a <HAL_TIM_IC_Start_IT+0x236>
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	681b      	ldr	r3, [r3, #0]
 800d714:	4a19      	ldr	r2, [pc, #100]	@ (800d77c <HAL_TIM_IC_Start_IT+0x298>)
 800d716:	4293      	cmp	r3, r2
 800d718:	d115      	bne.n	800d746 <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	681b      	ldr	r3, [r3, #0]
 800d71e:	689a      	ldr	r2, [r3, #8]
 800d720:	4b17      	ldr	r3, [pc, #92]	@ (800d780 <HAL_TIM_IC_Start_IT+0x29c>)
 800d722:	4013      	ands	r3, r2
 800d724:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d726:	68bb      	ldr	r3, [r7, #8]
 800d728:	2b06      	cmp	r3, #6
 800d72a:	d015      	beq.n	800d758 <HAL_TIM_IC_Start_IT+0x274>
 800d72c:	68bb      	ldr	r3, [r7, #8]
 800d72e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d732:	d011      	beq.n	800d758 <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 800d734:	687b      	ldr	r3, [r7, #4]
 800d736:	681b      	ldr	r3, [r3, #0]
 800d738:	681a      	ldr	r2, [r3, #0]
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	f042 0201 	orr.w	r2, r2, #1
 800d742:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d744:	e008      	b.n	800d758 <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800d746:	687b      	ldr	r3, [r7, #4]
 800d748:	681b      	ldr	r3, [r3, #0]
 800d74a:	681a      	ldr	r2, [r3, #0]
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	681b      	ldr	r3, [r3, #0]
 800d750:	f042 0201 	orr.w	r2, r2, #1
 800d754:	601a      	str	r2, [r3, #0]
 800d756:	e000      	b.n	800d75a <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d758:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800d75a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d75c:	4618      	mov	r0, r3
 800d75e:	3710      	adds	r7, #16
 800d760:	46bd      	mov	sp, r7
 800d762:	bd80      	pop	{r7, pc}
 800d764:	40010000 	.word	0x40010000
 800d768:	40000400 	.word	0x40000400
 800d76c:	40000800 	.word	0x40000800
 800d770:	40000c00 	.word	0x40000c00
 800d774:	40010400 	.word	0x40010400
 800d778:	40001800 	.word	0x40001800
 800d77c:	40014000 	.word	0x40014000
 800d780:	00010007 	.word	0x00010007

0800d784 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800d784:	b580      	push	{r7, lr}
 800d786:	b084      	sub	sp, #16
 800d788:	af00      	add	r7, sp, #0
 800d78a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800d78c:	687b      	ldr	r3, [r7, #4]
 800d78e:	681b      	ldr	r3, [r3, #0]
 800d790:	68db      	ldr	r3, [r3, #12]
 800d792:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800d794:	687b      	ldr	r3, [r7, #4]
 800d796:	681b      	ldr	r3, [r3, #0]
 800d798:	691b      	ldr	r3, [r3, #16]
 800d79a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800d79c:	68bb      	ldr	r3, [r7, #8]
 800d79e:	f003 0302 	and.w	r3, r3, #2
 800d7a2:	2b00      	cmp	r3, #0
 800d7a4:	d020      	beq.n	800d7e8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800d7a6:	68fb      	ldr	r3, [r7, #12]
 800d7a8:	f003 0302 	and.w	r3, r3, #2
 800d7ac:	2b00      	cmp	r3, #0
 800d7ae:	d01b      	beq.n	800d7e8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	681b      	ldr	r3, [r3, #0]
 800d7b4:	f06f 0202 	mvn.w	r2, #2
 800d7b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	2201      	movs	r2, #1
 800d7be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	681b      	ldr	r3, [r3, #0]
 800d7c4:	699b      	ldr	r3, [r3, #24]
 800d7c6:	f003 0303 	and.w	r3, r3, #3
 800d7ca:	2b00      	cmp	r3, #0
 800d7cc:	d003      	beq.n	800d7d6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800d7ce:	6878      	ldr	r0, [r7, #4]
 800d7d0:	f000 faf6 	bl	800ddc0 <HAL_TIM_IC_CaptureCallback>
 800d7d4:	e005      	b.n	800d7e2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d7d6:	6878      	ldr	r0, [r7, #4]
 800d7d8:	f000 fae8 	bl	800ddac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d7dc:	6878      	ldr	r0, [r7, #4]
 800d7de:	f000 faf9 	bl	800ddd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d7e2:	687b      	ldr	r3, [r7, #4]
 800d7e4:	2200      	movs	r2, #0
 800d7e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800d7e8:	68bb      	ldr	r3, [r7, #8]
 800d7ea:	f003 0304 	and.w	r3, r3, #4
 800d7ee:	2b00      	cmp	r3, #0
 800d7f0:	d020      	beq.n	800d834 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800d7f2:	68fb      	ldr	r3, [r7, #12]
 800d7f4:	f003 0304 	and.w	r3, r3, #4
 800d7f8:	2b00      	cmp	r3, #0
 800d7fa:	d01b      	beq.n	800d834 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	681b      	ldr	r3, [r3, #0]
 800d800:	f06f 0204 	mvn.w	r2, #4
 800d804:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	2202      	movs	r2, #2
 800d80a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d80c:	687b      	ldr	r3, [r7, #4]
 800d80e:	681b      	ldr	r3, [r3, #0]
 800d810:	699b      	ldr	r3, [r3, #24]
 800d812:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d816:	2b00      	cmp	r3, #0
 800d818:	d003      	beq.n	800d822 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d81a:	6878      	ldr	r0, [r7, #4]
 800d81c:	f000 fad0 	bl	800ddc0 <HAL_TIM_IC_CaptureCallback>
 800d820:	e005      	b.n	800d82e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d822:	6878      	ldr	r0, [r7, #4]
 800d824:	f000 fac2 	bl	800ddac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d828:	6878      	ldr	r0, [r7, #4]
 800d82a:	f000 fad3 	bl	800ddd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	2200      	movs	r2, #0
 800d832:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800d834:	68bb      	ldr	r3, [r7, #8]
 800d836:	f003 0308 	and.w	r3, r3, #8
 800d83a:	2b00      	cmp	r3, #0
 800d83c:	d020      	beq.n	800d880 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800d83e:	68fb      	ldr	r3, [r7, #12]
 800d840:	f003 0308 	and.w	r3, r3, #8
 800d844:	2b00      	cmp	r3, #0
 800d846:	d01b      	beq.n	800d880 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	681b      	ldr	r3, [r3, #0]
 800d84c:	f06f 0208 	mvn.w	r2, #8
 800d850:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	2204      	movs	r2, #4
 800d856:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	681b      	ldr	r3, [r3, #0]
 800d85c:	69db      	ldr	r3, [r3, #28]
 800d85e:	f003 0303 	and.w	r3, r3, #3
 800d862:	2b00      	cmp	r3, #0
 800d864:	d003      	beq.n	800d86e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d866:	6878      	ldr	r0, [r7, #4]
 800d868:	f000 faaa 	bl	800ddc0 <HAL_TIM_IC_CaptureCallback>
 800d86c:	e005      	b.n	800d87a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d86e:	6878      	ldr	r0, [r7, #4]
 800d870:	f000 fa9c 	bl	800ddac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d874:	6878      	ldr	r0, [r7, #4]
 800d876:	f000 faad 	bl	800ddd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	2200      	movs	r2, #0
 800d87e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800d880:	68bb      	ldr	r3, [r7, #8]
 800d882:	f003 0310 	and.w	r3, r3, #16
 800d886:	2b00      	cmp	r3, #0
 800d888:	d020      	beq.n	800d8cc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800d88a:	68fb      	ldr	r3, [r7, #12]
 800d88c:	f003 0310 	and.w	r3, r3, #16
 800d890:	2b00      	cmp	r3, #0
 800d892:	d01b      	beq.n	800d8cc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	681b      	ldr	r3, [r3, #0]
 800d898:	f06f 0210 	mvn.w	r2, #16
 800d89c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d89e:	687b      	ldr	r3, [r7, #4]
 800d8a0:	2208      	movs	r2, #8
 800d8a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	681b      	ldr	r3, [r3, #0]
 800d8a8:	69db      	ldr	r3, [r3, #28]
 800d8aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d8ae:	2b00      	cmp	r3, #0
 800d8b0:	d003      	beq.n	800d8ba <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d8b2:	6878      	ldr	r0, [r7, #4]
 800d8b4:	f000 fa84 	bl	800ddc0 <HAL_TIM_IC_CaptureCallback>
 800d8b8:	e005      	b.n	800d8c6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d8ba:	6878      	ldr	r0, [r7, #4]
 800d8bc:	f000 fa76 	bl	800ddac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d8c0:	6878      	ldr	r0, [r7, #4]
 800d8c2:	f000 fa87 	bl	800ddd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d8c6:	687b      	ldr	r3, [r7, #4]
 800d8c8:	2200      	movs	r2, #0
 800d8ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800d8cc:	68bb      	ldr	r3, [r7, #8]
 800d8ce:	f003 0301 	and.w	r3, r3, #1
 800d8d2:	2b00      	cmp	r3, #0
 800d8d4:	d00c      	beq.n	800d8f0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800d8d6:	68fb      	ldr	r3, [r7, #12]
 800d8d8:	f003 0301 	and.w	r3, r3, #1
 800d8dc:	2b00      	cmp	r3, #0
 800d8de:	d007      	beq.n	800d8f0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	681b      	ldr	r3, [r3, #0]
 800d8e4:	f06f 0201 	mvn.w	r2, #1
 800d8e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800d8ea:	6878      	ldr	r0, [r7, #4]
 800d8ec:	f7f3 fc62 	bl	80011b4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800d8f0:	68bb      	ldr	r3, [r7, #8]
 800d8f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	d104      	bne.n	800d904 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800d8fa:	68bb      	ldr	r3, [r7, #8]
 800d8fc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800d900:	2b00      	cmp	r3, #0
 800d902:	d00c      	beq.n	800d91e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800d904:	68fb      	ldr	r3, [r7, #12]
 800d906:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d90a:	2b00      	cmp	r3, #0
 800d90c:	d007      	beq.n	800d91e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800d90e:	687b      	ldr	r3, [r7, #4]
 800d910:	681b      	ldr	r3, [r3, #0]
 800d912:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800d916:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800d918:	6878      	ldr	r0, [r7, #4]
 800d91a:	f001 f8a5 	bl	800ea68 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800d91e:	68bb      	ldr	r3, [r7, #8]
 800d920:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d924:	2b00      	cmp	r3, #0
 800d926:	d00c      	beq.n	800d942 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800d928:	68fb      	ldr	r3, [r7, #12]
 800d92a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d92e:	2b00      	cmp	r3, #0
 800d930:	d007      	beq.n	800d942 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	681b      	ldr	r3, [r3, #0]
 800d936:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800d93a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800d93c:	6878      	ldr	r0, [r7, #4]
 800d93e:	f001 f89d 	bl	800ea7c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800d942:	68bb      	ldr	r3, [r7, #8]
 800d944:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d948:	2b00      	cmp	r3, #0
 800d94a:	d00c      	beq.n	800d966 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800d94c:	68fb      	ldr	r3, [r7, #12]
 800d94e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d952:	2b00      	cmp	r3, #0
 800d954:	d007      	beq.n	800d966 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	681b      	ldr	r3, [r3, #0]
 800d95a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800d95e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800d960:	6878      	ldr	r0, [r7, #4]
 800d962:	f000 fa4b 	bl	800ddfc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800d966:	68bb      	ldr	r3, [r7, #8]
 800d968:	f003 0320 	and.w	r3, r3, #32
 800d96c:	2b00      	cmp	r3, #0
 800d96e:	d00c      	beq.n	800d98a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800d970:	68fb      	ldr	r3, [r7, #12]
 800d972:	f003 0320 	and.w	r3, r3, #32
 800d976:	2b00      	cmp	r3, #0
 800d978:	d007      	beq.n	800d98a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	681b      	ldr	r3, [r3, #0]
 800d97e:	f06f 0220 	mvn.w	r2, #32
 800d982:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800d984:	6878      	ldr	r0, [r7, #4]
 800d986:	f001 f865 	bl	800ea54 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800d98a:	bf00      	nop
 800d98c:	3710      	adds	r7, #16
 800d98e:	46bd      	mov	sp, r7
 800d990:	bd80      	pop	{r7, pc}
	...

0800d994 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800d994:	b580      	push	{r7, lr}
 800d996:	b086      	sub	sp, #24
 800d998:	af00      	add	r7, sp, #0
 800d99a:	60f8      	str	r0, [r7, #12]
 800d99c:	60b9      	str	r1, [r7, #8]
 800d99e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800d9a0:	2300      	movs	r3, #0
 800d9a2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800d9a4:	68fb      	ldr	r3, [r7, #12]
 800d9a6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d9aa:	2b01      	cmp	r3, #1
 800d9ac:	d101      	bne.n	800d9b2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800d9ae:	2302      	movs	r3, #2
 800d9b0:	e0ff      	b.n	800dbb2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800d9b2:	68fb      	ldr	r3, [r7, #12]
 800d9b4:	2201      	movs	r2, #1
 800d9b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800d9ba:	687b      	ldr	r3, [r7, #4]
 800d9bc:	2b14      	cmp	r3, #20
 800d9be:	f200 80f0 	bhi.w	800dba2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800d9c2:	a201      	add	r2, pc, #4	@ (adr r2, 800d9c8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800d9c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d9c8:	0800da1d 	.word	0x0800da1d
 800d9cc:	0800dba3 	.word	0x0800dba3
 800d9d0:	0800dba3 	.word	0x0800dba3
 800d9d4:	0800dba3 	.word	0x0800dba3
 800d9d8:	0800da5d 	.word	0x0800da5d
 800d9dc:	0800dba3 	.word	0x0800dba3
 800d9e0:	0800dba3 	.word	0x0800dba3
 800d9e4:	0800dba3 	.word	0x0800dba3
 800d9e8:	0800da9f 	.word	0x0800da9f
 800d9ec:	0800dba3 	.word	0x0800dba3
 800d9f0:	0800dba3 	.word	0x0800dba3
 800d9f4:	0800dba3 	.word	0x0800dba3
 800d9f8:	0800dadf 	.word	0x0800dadf
 800d9fc:	0800dba3 	.word	0x0800dba3
 800da00:	0800dba3 	.word	0x0800dba3
 800da04:	0800dba3 	.word	0x0800dba3
 800da08:	0800db21 	.word	0x0800db21
 800da0c:	0800dba3 	.word	0x0800dba3
 800da10:	0800dba3 	.word	0x0800dba3
 800da14:	0800dba3 	.word	0x0800dba3
 800da18:	0800db61 	.word	0x0800db61
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800da1c:	68fb      	ldr	r3, [r7, #12]
 800da1e:	681b      	ldr	r3, [r3, #0]
 800da20:	68b9      	ldr	r1, [r7, #8]
 800da22:	4618      	mov	r0, r3
 800da24:	f000 fb70 	bl	800e108 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800da28:	68fb      	ldr	r3, [r7, #12]
 800da2a:	681b      	ldr	r3, [r3, #0]
 800da2c:	699a      	ldr	r2, [r3, #24]
 800da2e:	68fb      	ldr	r3, [r7, #12]
 800da30:	681b      	ldr	r3, [r3, #0]
 800da32:	f042 0208 	orr.w	r2, r2, #8
 800da36:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800da38:	68fb      	ldr	r3, [r7, #12]
 800da3a:	681b      	ldr	r3, [r3, #0]
 800da3c:	699a      	ldr	r2, [r3, #24]
 800da3e:	68fb      	ldr	r3, [r7, #12]
 800da40:	681b      	ldr	r3, [r3, #0]
 800da42:	f022 0204 	bic.w	r2, r2, #4
 800da46:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800da48:	68fb      	ldr	r3, [r7, #12]
 800da4a:	681b      	ldr	r3, [r3, #0]
 800da4c:	6999      	ldr	r1, [r3, #24]
 800da4e:	68bb      	ldr	r3, [r7, #8]
 800da50:	691a      	ldr	r2, [r3, #16]
 800da52:	68fb      	ldr	r3, [r7, #12]
 800da54:	681b      	ldr	r3, [r3, #0]
 800da56:	430a      	orrs	r2, r1
 800da58:	619a      	str	r2, [r3, #24]
      break;
 800da5a:	e0a5      	b.n	800dba8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800da5c:	68fb      	ldr	r3, [r7, #12]
 800da5e:	681b      	ldr	r3, [r3, #0]
 800da60:	68b9      	ldr	r1, [r7, #8]
 800da62:	4618      	mov	r0, r3
 800da64:	f000 fbe0 	bl	800e228 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800da68:	68fb      	ldr	r3, [r7, #12]
 800da6a:	681b      	ldr	r3, [r3, #0]
 800da6c:	699a      	ldr	r2, [r3, #24]
 800da6e:	68fb      	ldr	r3, [r7, #12]
 800da70:	681b      	ldr	r3, [r3, #0]
 800da72:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800da76:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800da78:	68fb      	ldr	r3, [r7, #12]
 800da7a:	681b      	ldr	r3, [r3, #0]
 800da7c:	699a      	ldr	r2, [r3, #24]
 800da7e:	68fb      	ldr	r3, [r7, #12]
 800da80:	681b      	ldr	r3, [r3, #0]
 800da82:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800da86:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800da88:	68fb      	ldr	r3, [r7, #12]
 800da8a:	681b      	ldr	r3, [r3, #0]
 800da8c:	6999      	ldr	r1, [r3, #24]
 800da8e:	68bb      	ldr	r3, [r7, #8]
 800da90:	691b      	ldr	r3, [r3, #16]
 800da92:	021a      	lsls	r2, r3, #8
 800da94:	68fb      	ldr	r3, [r7, #12]
 800da96:	681b      	ldr	r3, [r3, #0]
 800da98:	430a      	orrs	r2, r1
 800da9a:	619a      	str	r2, [r3, #24]
      break;
 800da9c:	e084      	b.n	800dba8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800da9e:	68fb      	ldr	r3, [r7, #12]
 800daa0:	681b      	ldr	r3, [r3, #0]
 800daa2:	68b9      	ldr	r1, [r7, #8]
 800daa4:	4618      	mov	r0, r3
 800daa6:	f000 fc49 	bl	800e33c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800daaa:	68fb      	ldr	r3, [r7, #12]
 800daac:	681b      	ldr	r3, [r3, #0]
 800daae:	69da      	ldr	r2, [r3, #28]
 800dab0:	68fb      	ldr	r3, [r7, #12]
 800dab2:	681b      	ldr	r3, [r3, #0]
 800dab4:	f042 0208 	orr.w	r2, r2, #8
 800dab8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800daba:	68fb      	ldr	r3, [r7, #12]
 800dabc:	681b      	ldr	r3, [r3, #0]
 800dabe:	69da      	ldr	r2, [r3, #28]
 800dac0:	68fb      	ldr	r3, [r7, #12]
 800dac2:	681b      	ldr	r3, [r3, #0]
 800dac4:	f022 0204 	bic.w	r2, r2, #4
 800dac8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800daca:	68fb      	ldr	r3, [r7, #12]
 800dacc:	681b      	ldr	r3, [r3, #0]
 800dace:	69d9      	ldr	r1, [r3, #28]
 800dad0:	68bb      	ldr	r3, [r7, #8]
 800dad2:	691a      	ldr	r2, [r3, #16]
 800dad4:	68fb      	ldr	r3, [r7, #12]
 800dad6:	681b      	ldr	r3, [r3, #0]
 800dad8:	430a      	orrs	r2, r1
 800dada:	61da      	str	r2, [r3, #28]
      break;
 800dadc:	e064      	b.n	800dba8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800dade:	68fb      	ldr	r3, [r7, #12]
 800dae0:	681b      	ldr	r3, [r3, #0]
 800dae2:	68b9      	ldr	r1, [r7, #8]
 800dae4:	4618      	mov	r0, r3
 800dae6:	f000 fcb1 	bl	800e44c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800daea:	68fb      	ldr	r3, [r7, #12]
 800daec:	681b      	ldr	r3, [r3, #0]
 800daee:	69da      	ldr	r2, [r3, #28]
 800daf0:	68fb      	ldr	r3, [r7, #12]
 800daf2:	681b      	ldr	r3, [r3, #0]
 800daf4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800daf8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800dafa:	68fb      	ldr	r3, [r7, #12]
 800dafc:	681b      	ldr	r3, [r3, #0]
 800dafe:	69da      	ldr	r2, [r3, #28]
 800db00:	68fb      	ldr	r3, [r7, #12]
 800db02:	681b      	ldr	r3, [r3, #0]
 800db04:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800db08:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800db0a:	68fb      	ldr	r3, [r7, #12]
 800db0c:	681b      	ldr	r3, [r3, #0]
 800db0e:	69d9      	ldr	r1, [r3, #28]
 800db10:	68bb      	ldr	r3, [r7, #8]
 800db12:	691b      	ldr	r3, [r3, #16]
 800db14:	021a      	lsls	r2, r3, #8
 800db16:	68fb      	ldr	r3, [r7, #12]
 800db18:	681b      	ldr	r3, [r3, #0]
 800db1a:	430a      	orrs	r2, r1
 800db1c:	61da      	str	r2, [r3, #28]
      break;
 800db1e:	e043      	b.n	800dba8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800db20:	68fb      	ldr	r3, [r7, #12]
 800db22:	681b      	ldr	r3, [r3, #0]
 800db24:	68b9      	ldr	r1, [r7, #8]
 800db26:	4618      	mov	r0, r3
 800db28:	f000 fcfa 	bl	800e520 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800db2c:	68fb      	ldr	r3, [r7, #12]
 800db2e:	681b      	ldr	r3, [r3, #0]
 800db30:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800db32:	68fb      	ldr	r3, [r7, #12]
 800db34:	681b      	ldr	r3, [r3, #0]
 800db36:	f042 0208 	orr.w	r2, r2, #8
 800db3a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800db3c:	68fb      	ldr	r3, [r7, #12]
 800db3e:	681b      	ldr	r3, [r3, #0]
 800db40:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800db42:	68fb      	ldr	r3, [r7, #12]
 800db44:	681b      	ldr	r3, [r3, #0]
 800db46:	f022 0204 	bic.w	r2, r2, #4
 800db4a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800db4c:	68fb      	ldr	r3, [r7, #12]
 800db4e:	681b      	ldr	r3, [r3, #0]
 800db50:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800db52:	68bb      	ldr	r3, [r7, #8]
 800db54:	691a      	ldr	r2, [r3, #16]
 800db56:	68fb      	ldr	r3, [r7, #12]
 800db58:	681b      	ldr	r3, [r3, #0]
 800db5a:	430a      	orrs	r2, r1
 800db5c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800db5e:	e023      	b.n	800dba8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800db60:	68fb      	ldr	r3, [r7, #12]
 800db62:	681b      	ldr	r3, [r3, #0]
 800db64:	68b9      	ldr	r1, [r7, #8]
 800db66:	4618      	mov	r0, r3
 800db68:	f000 fd3e 	bl	800e5e8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800db6c:	68fb      	ldr	r3, [r7, #12]
 800db6e:	681b      	ldr	r3, [r3, #0]
 800db70:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800db72:	68fb      	ldr	r3, [r7, #12]
 800db74:	681b      	ldr	r3, [r3, #0]
 800db76:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800db7a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800db7c:	68fb      	ldr	r3, [r7, #12]
 800db7e:	681b      	ldr	r3, [r3, #0]
 800db80:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800db82:	68fb      	ldr	r3, [r7, #12]
 800db84:	681b      	ldr	r3, [r3, #0]
 800db86:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800db8a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800db8c:	68fb      	ldr	r3, [r7, #12]
 800db8e:	681b      	ldr	r3, [r3, #0]
 800db90:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800db92:	68bb      	ldr	r3, [r7, #8]
 800db94:	691b      	ldr	r3, [r3, #16]
 800db96:	021a      	lsls	r2, r3, #8
 800db98:	68fb      	ldr	r3, [r7, #12]
 800db9a:	681b      	ldr	r3, [r3, #0]
 800db9c:	430a      	orrs	r2, r1
 800db9e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800dba0:	e002      	b.n	800dba8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800dba2:	2301      	movs	r3, #1
 800dba4:	75fb      	strb	r3, [r7, #23]
      break;
 800dba6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800dba8:	68fb      	ldr	r3, [r7, #12]
 800dbaa:	2200      	movs	r2, #0
 800dbac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800dbb0:	7dfb      	ldrb	r3, [r7, #23]
}
 800dbb2:	4618      	mov	r0, r3
 800dbb4:	3718      	adds	r7, #24
 800dbb6:	46bd      	mov	sp, r7
 800dbb8:	bd80      	pop	{r7, pc}
 800dbba:	bf00      	nop

0800dbbc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800dbbc:	b580      	push	{r7, lr}
 800dbbe:	b084      	sub	sp, #16
 800dbc0:	af00      	add	r7, sp, #0
 800dbc2:	6078      	str	r0, [r7, #4]
 800dbc4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800dbc6:	2300      	movs	r3, #0
 800dbc8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800dbca:	687b      	ldr	r3, [r7, #4]
 800dbcc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800dbd0:	2b01      	cmp	r3, #1
 800dbd2:	d101      	bne.n	800dbd8 <HAL_TIM_ConfigClockSource+0x1c>
 800dbd4:	2302      	movs	r3, #2
 800dbd6:	e0dc      	b.n	800dd92 <HAL_TIM_ConfigClockSource+0x1d6>
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	2201      	movs	r2, #1
 800dbdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800dbe0:	687b      	ldr	r3, [r7, #4]
 800dbe2:	2202      	movs	r2, #2
 800dbe4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800dbe8:	687b      	ldr	r3, [r7, #4]
 800dbea:	681b      	ldr	r3, [r3, #0]
 800dbec:	689b      	ldr	r3, [r3, #8]
 800dbee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800dbf0:	68ba      	ldr	r2, [r7, #8]
 800dbf2:	4b6a      	ldr	r3, [pc, #424]	@ (800dd9c <HAL_TIM_ConfigClockSource+0x1e0>)
 800dbf4:	4013      	ands	r3, r2
 800dbf6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800dbf8:	68bb      	ldr	r3, [r7, #8]
 800dbfa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800dbfe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800dc00:	687b      	ldr	r3, [r7, #4]
 800dc02:	681b      	ldr	r3, [r3, #0]
 800dc04:	68ba      	ldr	r2, [r7, #8]
 800dc06:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800dc08:	683b      	ldr	r3, [r7, #0]
 800dc0a:	681b      	ldr	r3, [r3, #0]
 800dc0c:	4a64      	ldr	r2, [pc, #400]	@ (800dda0 <HAL_TIM_ConfigClockSource+0x1e4>)
 800dc0e:	4293      	cmp	r3, r2
 800dc10:	f000 80a9 	beq.w	800dd66 <HAL_TIM_ConfigClockSource+0x1aa>
 800dc14:	4a62      	ldr	r2, [pc, #392]	@ (800dda0 <HAL_TIM_ConfigClockSource+0x1e4>)
 800dc16:	4293      	cmp	r3, r2
 800dc18:	f200 80ae 	bhi.w	800dd78 <HAL_TIM_ConfigClockSource+0x1bc>
 800dc1c:	4a61      	ldr	r2, [pc, #388]	@ (800dda4 <HAL_TIM_ConfigClockSource+0x1e8>)
 800dc1e:	4293      	cmp	r3, r2
 800dc20:	f000 80a1 	beq.w	800dd66 <HAL_TIM_ConfigClockSource+0x1aa>
 800dc24:	4a5f      	ldr	r2, [pc, #380]	@ (800dda4 <HAL_TIM_ConfigClockSource+0x1e8>)
 800dc26:	4293      	cmp	r3, r2
 800dc28:	f200 80a6 	bhi.w	800dd78 <HAL_TIM_ConfigClockSource+0x1bc>
 800dc2c:	4a5e      	ldr	r2, [pc, #376]	@ (800dda8 <HAL_TIM_ConfigClockSource+0x1ec>)
 800dc2e:	4293      	cmp	r3, r2
 800dc30:	f000 8099 	beq.w	800dd66 <HAL_TIM_ConfigClockSource+0x1aa>
 800dc34:	4a5c      	ldr	r2, [pc, #368]	@ (800dda8 <HAL_TIM_ConfigClockSource+0x1ec>)
 800dc36:	4293      	cmp	r3, r2
 800dc38:	f200 809e 	bhi.w	800dd78 <HAL_TIM_ConfigClockSource+0x1bc>
 800dc3c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800dc40:	f000 8091 	beq.w	800dd66 <HAL_TIM_ConfigClockSource+0x1aa>
 800dc44:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800dc48:	f200 8096 	bhi.w	800dd78 <HAL_TIM_ConfigClockSource+0x1bc>
 800dc4c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800dc50:	f000 8089 	beq.w	800dd66 <HAL_TIM_ConfigClockSource+0x1aa>
 800dc54:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800dc58:	f200 808e 	bhi.w	800dd78 <HAL_TIM_ConfigClockSource+0x1bc>
 800dc5c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800dc60:	d03e      	beq.n	800dce0 <HAL_TIM_ConfigClockSource+0x124>
 800dc62:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800dc66:	f200 8087 	bhi.w	800dd78 <HAL_TIM_ConfigClockSource+0x1bc>
 800dc6a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dc6e:	f000 8086 	beq.w	800dd7e <HAL_TIM_ConfigClockSource+0x1c2>
 800dc72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dc76:	d87f      	bhi.n	800dd78 <HAL_TIM_ConfigClockSource+0x1bc>
 800dc78:	2b70      	cmp	r3, #112	@ 0x70
 800dc7a:	d01a      	beq.n	800dcb2 <HAL_TIM_ConfigClockSource+0xf6>
 800dc7c:	2b70      	cmp	r3, #112	@ 0x70
 800dc7e:	d87b      	bhi.n	800dd78 <HAL_TIM_ConfigClockSource+0x1bc>
 800dc80:	2b60      	cmp	r3, #96	@ 0x60
 800dc82:	d050      	beq.n	800dd26 <HAL_TIM_ConfigClockSource+0x16a>
 800dc84:	2b60      	cmp	r3, #96	@ 0x60
 800dc86:	d877      	bhi.n	800dd78 <HAL_TIM_ConfigClockSource+0x1bc>
 800dc88:	2b50      	cmp	r3, #80	@ 0x50
 800dc8a:	d03c      	beq.n	800dd06 <HAL_TIM_ConfigClockSource+0x14a>
 800dc8c:	2b50      	cmp	r3, #80	@ 0x50
 800dc8e:	d873      	bhi.n	800dd78 <HAL_TIM_ConfigClockSource+0x1bc>
 800dc90:	2b40      	cmp	r3, #64	@ 0x40
 800dc92:	d058      	beq.n	800dd46 <HAL_TIM_ConfigClockSource+0x18a>
 800dc94:	2b40      	cmp	r3, #64	@ 0x40
 800dc96:	d86f      	bhi.n	800dd78 <HAL_TIM_ConfigClockSource+0x1bc>
 800dc98:	2b30      	cmp	r3, #48	@ 0x30
 800dc9a:	d064      	beq.n	800dd66 <HAL_TIM_ConfigClockSource+0x1aa>
 800dc9c:	2b30      	cmp	r3, #48	@ 0x30
 800dc9e:	d86b      	bhi.n	800dd78 <HAL_TIM_ConfigClockSource+0x1bc>
 800dca0:	2b20      	cmp	r3, #32
 800dca2:	d060      	beq.n	800dd66 <HAL_TIM_ConfigClockSource+0x1aa>
 800dca4:	2b20      	cmp	r3, #32
 800dca6:	d867      	bhi.n	800dd78 <HAL_TIM_ConfigClockSource+0x1bc>
 800dca8:	2b00      	cmp	r3, #0
 800dcaa:	d05c      	beq.n	800dd66 <HAL_TIM_ConfigClockSource+0x1aa>
 800dcac:	2b10      	cmp	r3, #16
 800dcae:	d05a      	beq.n	800dd66 <HAL_TIM_ConfigClockSource+0x1aa>
 800dcb0:	e062      	b.n	800dd78 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800dcb2:	687b      	ldr	r3, [r7, #4]
 800dcb4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800dcb6:	683b      	ldr	r3, [r7, #0]
 800dcb8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800dcba:	683b      	ldr	r3, [r7, #0]
 800dcbc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800dcbe:	683b      	ldr	r3, [r7, #0]
 800dcc0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800dcc2:	f000 fd75 	bl	800e7b0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800dcc6:	687b      	ldr	r3, [r7, #4]
 800dcc8:	681b      	ldr	r3, [r3, #0]
 800dcca:	689b      	ldr	r3, [r3, #8]
 800dccc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800dcce:	68bb      	ldr	r3, [r7, #8]
 800dcd0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800dcd4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800dcd6:	687b      	ldr	r3, [r7, #4]
 800dcd8:	681b      	ldr	r3, [r3, #0]
 800dcda:	68ba      	ldr	r2, [r7, #8]
 800dcdc:	609a      	str	r2, [r3, #8]
      break;
 800dcde:	e04f      	b.n	800dd80 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800dce0:	687b      	ldr	r3, [r7, #4]
 800dce2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800dce4:	683b      	ldr	r3, [r7, #0]
 800dce6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800dce8:	683b      	ldr	r3, [r7, #0]
 800dcea:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800dcec:	683b      	ldr	r3, [r7, #0]
 800dcee:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800dcf0:	f000 fd5e 	bl	800e7b0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	681b      	ldr	r3, [r3, #0]
 800dcf8:	689a      	ldr	r2, [r3, #8]
 800dcfa:	687b      	ldr	r3, [r7, #4]
 800dcfc:	681b      	ldr	r3, [r3, #0]
 800dcfe:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800dd02:	609a      	str	r2, [r3, #8]
      break;
 800dd04:	e03c      	b.n	800dd80 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800dd06:	687b      	ldr	r3, [r7, #4]
 800dd08:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800dd0a:	683b      	ldr	r3, [r7, #0]
 800dd0c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800dd0e:	683b      	ldr	r3, [r7, #0]
 800dd10:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800dd12:	461a      	mov	r2, r3
 800dd14:	f000 fcce 	bl	800e6b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	681b      	ldr	r3, [r3, #0]
 800dd1c:	2150      	movs	r1, #80	@ 0x50
 800dd1e:	4618      	mov	r0, r3
 800dd20:	f000 fd28 	bl	800e774 <TIM_ITRx_SetConfig>
      break;
 800dd24:	e02c      	b.n	800dd80 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800dd26:	687b      	ldr	r3, [r7, #4]
 800dd28:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800dd2a:	683b      	ldr	r3, [r7, #0]
 800dd2c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800dd2e:	683b      	ldr	r3, [r7, #0]
 800dd30:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800dd32:	461a      	mov	r2, r3
 800dd34:	f000 fced 	bl	800e712 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	681b      	ldr	r3, [r3, #0]
 800dd3c:	2160      	movs	r1, #96	@ 0x60
 800dd3e:	4618      	mov	r0, r3
 800dd40:	f000 fd18 	bl	800e774 <TIM_ITRx_SetConfig>
      break;
 800dd44:	e01c      	b.n	800dd80 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800dd46:	687b      	ldr	r3, [r7, #4]
 800dd48:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800dd4a:	683b      	ldr	r3, [r7, #0]
 800dd4c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800dd4e:	683b      	ldr	r3, [r7, #0]
 800dd50:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800dd52:	461a      	mov	r2, r3
 800dd54:	f000 fcae 	bl	800e6b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	681b      	ldr	r3, [r3, #0]
 800dd5c:	2140      	movs	r1, #64	@ 0x40
 800dd5e:	4618      	mov	r0, r3
 800dd60:	f000 fd08 	bl	800e774 <TIM_ITRx_SetConfig>
      break;
 800dd64:	e00c      	b.n	800dd80 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800dd66:	687b      	ldr	r3, [r7, #4]
 800dd68:	681a      	ldr	r2, [r3, #0]
 800dd6a:	683b      	ldr	r3, [r7, #0]
 800dd6c:	681b      	ldr	r3, [r3, #0]
 800dd6e:	4619      	mov	r1, r3
 800dd70:	4610      	mov	r0, r2
 800dd72:	f000 fcff 	bl	800e774 <TIM_ITRx_SetConfig>
      break;
 800dd76:	e003      	b.n	800dd80 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800dd78:	2301      	movs	r3, #1
 800dd7a:	73fb      	strb	r3, [r7, #15]
      break;
 800dd7c:	e000      	b.n	800dd80 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800dd7e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	2201      	movs	r2, #1
 800dd84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800dd88:	687b      	ldr	r3, [r7, #4]
 800dd8a:	2200      	movs	r2, #0
 800dd8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800dd90:	7bfb      	ldrb	r3, [r7, #15]
}
 800dd92:	4618      	mov	r0, r3
 800dd94:	3710      	adds	r7, #16
 800dd96:	46bd      	mov	sp, r7
 800dd98:	bd80      	pop	{r7, pc}
 800dd9a:	bf00      	nop
 800dd9c:	ffceff88 	.word	0xffceff88
 800dda0:	00100040 	.word	0x00100040
 800dda4:	00100030 	.word	0x00100030
 800dda8:	00100020 	.word	0x00100020

0800ddac <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ddac:	b480      	push	{r7}
 800ddae:	b083      	sub	sp, #12
 800ddb0:	af00      	add	r7, sp, #0
 800ddb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ddb4:	bf00      	nop
 800ddb6:	370c      	adds	r7, #12
 800ddb8:	46bd      	mov	sp, r7
 800ddba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddbe:	4770      	bx	lr

0800ddc0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ddc0:	b480      	push	{r7}
 800ddc2:	b083      	sub	sp, #12
 800ddc4:	af00      	add	r7, sp, #0
 800ddc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ddc8:	bf00      	nop
 800ddca:	370c      	adds	r7, #12
 800ddcc:	46bd      	mov	sp, r7
 800ddce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddd2:	4770      	bx	lr

0800ddd4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ddd4:	b480      	push	{r7}
 800ddd6:	b083      	sub	sp, #12
 800ddd8:	af00      	add	r7, sp, #0
 800ddda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800dddc:	bf00      	nop
 800ddde:	370c      	adds	r7, #12
 800dde0:	46bd      	mov	sp, r7
 800dde2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dde6:	4770      	bx	lr

0800dde8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800dde8:	b480      	push	{r7}
 800ddea:	b083      	sub	sp, #12
 800ddec:	af00      	add	r7, sp, #0
 800ddee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800ddf0:	bf00      	nop
 800ddf2:	370c      	adds	r7, #12
 800ddf4:	46bd      	mov	sp, r7
 800ddf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddfa:	4770      	bx	lr

0800ddfc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ddfc:	b480      	push	{r7}
 800ddfe:	b083      	sub	sp, #12
 800de00:	af00      	add	r7, sp, #0
 800de02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800de04:	bf00      	nop
 800de06:	370c      	adds	r7, #12
 800de08:	46bd      	mov	sp, r7
 800de0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de0e:	4770      	bx	lr

0800de10 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800de10:	b480      	push	{r7}
 800de12:	b083      	sub	sp, #12
 800de14:	af00      	add	r7, sp, #0
 800de16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800de18:	bf00      	nop
 800de1a:	370c      	adds	r7, #12
 800de1c:	46bd      	mov	sp, r7
 800de1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de22:	4770      	bx	lr

0800de24 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800de24:	b580      	push	{r7, lr}
 800de26:	b084      	sub	sp, #16
 800de28:	af00      	add	r7, sp, #0
 800de2a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800de30:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800de32:	68fb      	ldr	r3, [r7, #12]
 800de34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800de36:	687a      	ldr	r2, [r7, #4]
 800de38:	429a      	cmp	r2, r3
 800de3a:	d107      	bne.n	800de4c <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800de3c:	68fb      	ldr	r3, [r7, #12]
 800de3e:	2201      	movs	r2, #1
 800de40:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800de42:	68fb      	ldr	r3, [r7, #12]
 800de44:	2201      	movs	r2, #1
 800de46:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800de4a:	e02a      	b.n	800dea2 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800de4c:	68fb      	ldr	r3, [r7, #12]
 800de4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800de50:	687a      	ldr	r2, [r7, #4]
 800de52:	429a      	cmp	r2, r3
 800de54:	d107      	bne.n	800de66 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800de56:	68fb      	ldr	r3, [r7, #12]
 800de58:	2202      	movs	r2, #2
 800de5a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800de5c:	68fb      	ldr	r3, [r7, #12]
 800de5e:	2201      	movs	r2, #1
 800de60:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800de64:	e01d      	b.n	800dea2 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800de66:	68fb      	ldr	r3, [r7, #12]
 800de68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800de6a:	687a      	ldr	r2, [r7, #4]
 800de6c:	429a      	cmp	r2, r3
 800de6e:	d107      	bne.n	800de80 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800de70:	68fb      	ldr	r3, [r7, #12]
 800de72:	2204      	movs	r2, #4
 800de74:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800de76:	68fb      	ldr	r3, [r7, #12]
 800de78:	2201      	movs	r2, #1
 800de7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800de7e:	e010      	b.n	800dea2 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800de80:	68fb      	ldr	r3, [r7, #12]
 800de82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800de84:	687a      	ldr	r2, [r7, #4]
 800de86:	429a      	cmp	r2, r3
 800de88:	d107      	bne.n	800de9a <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800de8a:	68fb      	ldr	r3, [r7, #12]
 800de8c:	2208      	movs	r2, #8
 800de8e:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800de90:	68fb      	ldr	r3, [r7, #12]
 800de92:	2201      	movs	r2, #1
 800de94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800de98:	e003      	b.n	800dea2 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800de9a:	68fb      	ldr	r3, [r7, #12]
 800de9c:	2201      	movs	r2, #1
 800de9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800dea2:	68f8      	ldr	r0, [r7, #12]
 800dea4:	f7ff ffb4 	bl	800de10 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dea8:	68fb      	ldr	r3, [r7, #12]
 800deaa:	2200      	movs	r2, #0
 800deac:	771a      	strb	r2, [r3, #28]
}
 800deae:	bf00      	nop
 800deb0:	3710      	adds	r7, #16
 800deb2:	46bd      	mov	sp, r7
 800deb4:	bd80      	pop	{r7, pc}

0800deb6 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 800deb6:	b580      	push	{r7, lr}
 800deb8:	b084      	sub	sp, #16
 800deba:	af00      	add	r7, sp, #0
 800debc:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800debe:	687b      	ldr	r3, [r7, #4]
 800dec0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dec2:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800dec4:	68fb      	ldr	r3, [r7, #12]
 800dec6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dec8:	687a      	ldr	r2, [r7, #4]
 800deca:	429a      	cmp	r2, r3
 800decc:	d10b      	bne.n	800dee6 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800dece:	68fb      	ldr	r3, [r7, #12]
 800ded0:	2201      	movs	r2, #1
 800ded2:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	69db      	ldr	r3, [r3, #28]
 800ded8:	2b00      	cmp	r3, #0
 800deda:	d136      	bne.n	800df4a <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800dedc:	68fb      	ldr	r3, [r7, #12]
 800dede:	2201      	movs	r2, #1
 800dee0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800dee4:	e031      	b.n	800df4a <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800dee6:	68fb      	ldr	r3, [r7, #12]
 800dee8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800deea:	687a      	ldr	r2, [r7, #4]
 800deec:	429a      	cmp	r2, r3
 800deee:	d10b      	bne.n	800df08 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800def0:	68fb      	ldr	r3, [r7, #12]
 800def2:	2202      	movs	r2, #2
 800def4:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800def6:	687b      	ldr	r3, [r7, #4]
 800def8:	69db      	ldr	r3, [r3, #28]
 800defa:	2b00      	cmp	r3, #0
 800defc:	d125      	bne.n	800df4a <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800defe:	68fb      	ldr	r3, [r7, #12]
 800df00:	2201      	movs	r2, #1
 800df02:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800df06:	e020      	b.n	800df4a <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800df08:	68fb      	ldr	r3, [r7, #12]
 800df0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df0c:	687a      	ldr	r2, [r7, #4]
 800df0e:	429a      	cmp	r2, r3
 800df10:	d10b      	bne.n	800df2a <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800df12:	68fb      	ldr	r3, [r7, #12]
 800df14:	2204      	movs	r2, #4
 800df16:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	69db      	ldr	r3, [r3, #28]
 800df1c:	2b00      	cmp	r3, #0
 800df1e:	d114      	bne.n	800df4a <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800df20:	68fb      	ldr	r3, [r7, #12]
 800df22:	2201      	movs	r2, #1
 800df24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800df28:	e00f      	b.n	800df4a <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800df2a:	68fb      	ldr	r3, [r7, #12]
 800df2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800df2e:	687a      	ldr	r2, [r7, #4]
 800df30:	429a      	cmp	r2, r3
 800df32:	d10a      	bne.n	800df4a <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800df34:	68fb      	ldr	r3, [r7, #12]
 800df36:	2208      	movs	r2, #8
 800df38:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	69db      	ldr	r3, [r3, #28]
 800df3e:	2b00      	cmp	r3, #0
 800df40:	d103      	bne.n	800df4a <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800df42:	68fb      	ldr	r3, [r7, #12]
 800df44:	2201      	movs	r2, #1
 800df46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800df4a:	68f8      	ldr	r0, [r7, #12]
 800df4c:	f7ff ff42 	bl	800ddd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800df50:	68fb      	ldr	r3, [r7, #12]
 800df52:	2200      	movs	r2, #0
 800df54:	771a      	strb	r2, [r3, #28]
}
 800df56:	bf00      	nop
 800df58:	3710      	adds	r7, #16
 800df5a:	46bd      	mov	sp, r7
 800df5c:	bd80      	pop	{r7, pc}

0800df5e <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 800df5e:	b580      	push	{r7, lr}
 800df60:	b084      	sub	sp, #16
 800df62:	af00      	add	r7, sp, #0
 800df64:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800df6a:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800df6c:	68fb      	ldr	r3, [r7, #12]
 800df6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800df70:	687a      	ldr	r2, [r7, #4]
 800df72:	429a      	cmp	r2, r3
 800df74:	d103      	bne.n	800df7e <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800df76:	68fb      	ldr	r3, [r7, #12]
 800df78:	2201      	movs	r2, #1
 800df7a:	771a      	strb	r2, [r3, #28]
 800df7c:	e019      	b.n	800dfb2 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800df7e:	68fb      	ldr	r3, [r7, #12]
 800df80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800df82:	687a      	ldr	r2, [r7, #4]
 800df84:	429a      	cmp	r2, r3
 800df86:	d103      	bne.n	800df90 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800df88:	68fb      	ldr	r3, [r7, #12]
 800df8a:	2202      	movs	r2, #2
 800df8c:	771a      	strb	r2, [r3, #28]
 800df8e:	e010      	b.n	800dfb2 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800df90:	68fb      	ldr	r3, [r7, #12]
 800df92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df94:	687a      	ldr	r2, [r7, #4]
 800df96:	429a      	cmp	r2, r3
 800df98:	d103      	bne.n	800dfa2 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800df9a:	68fb      	ldr	r3, [r7, #12]
 800df9c:	2204      	movs	r2, #4
 800df9e:	771a      	strb	r2, [r3, #28]
 800dfa0:	e007      	b.n	800dfb2 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800dfa2:	68fb      	ldr	r3, [r7, #12]
 800dfa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dfa6:	687a      	ldr	r2, [r7, #4]
 800dfa8:	429a      	cmp	r2, r3
 800dfaa:	d102      	bne.n	800dfb2 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800dfac:	68fb      	ldr	r3, [r7, #12]
 800dfae:	2208      	movs	r2, #8
 800dfb0:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800dfb2:	68f8      	ldr	r0, [r7, #12]
 800dfb4:	f7ff ff18 	bl	800dde8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dfb8:	68fb      	ldr	r3, [r7, #12]
 800dfba:	2200      	movs	r2, #0
 800dfbc:	771a      	strb	r2, [r3, #28]
}
 800dfbe:	bf00      	nop
 800dfc0:	3710      	adds	r7, #16
 800dfc2:	46bd      	mov	sp, r7
 800dfc4:	bd80      	pop	{r7, pc}
	...

0800dfc8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800dfc8:	b480      	push	{r7}
 800dfca:	b085      	sub	sp, #20
 800dfcc:	af00      	add	r7, sp, #0
 800dfce:	6078      	str	r0, [r7, #4]
 800dfd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	681b      	ldr	r3, [r3, #0]
 800dfd6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	4a43      	ldr	r2, [pc, #268]	@ (800e0e8 <TIM_Base_SetConfig+0x120>)
 800dfdc:	4293      	cmp	r3, r2
 800dfde:	d013      	beq.n	800e008 <TIM_Base_SetConfig+0x40>
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dfe6:	d00f      	beq.n	800e008 <TIM_Base_SetConfig+0x40>
 800dfe8:	687b      	ldr	r3, [r7, #4]
 800dfea:	4a40      	ldr	r2, [pc, #256]	@ (800e0ec <TIM_Base_SetConfig+0x124>)
 800dfec:	4293      	cmp	r3, r2
 800dfee:	d00b      	beq.n	800e008 <TIM_Base_SetConfig+0x40>
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	4a3f      	ldr	r2, [pc, #252]	@ (800e0f0 <TIM_Base_SetConfig+0x128>)
 800dff4:	4293      	cmp	r3, r2
 800dff6:	d007      	beq.n	800e008 <TIM_Base_SetConfig+0x40>
 800dff8:	687b      	ldr	r3, [r7, #4]
 800dffa:	4a3e      	ldr	r2, [pc, #248]	@ (800e0f4 <TIM_Base_SetConfig+0x12c>)
 800dffc:	4293      	cmp	r3, r2
 800dffe:	d003      	beq.n	800e008 <TIM_Base_SetConfig+0x40>
 800e000:	687b      	ldr	r3, [r7, #4]
 800e002:	4a3d      	ldr	r2, [pc, #244]	@ (800e0f8 <TIM_Base_SetConfig+0x130>)
 800e004:	4293      	cmp	r3, r2
 800e006:	d108      	bne.n	800e01a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800e008:	68fb      	ldr	r3, [r7, #12]
 800e00a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e00e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800e010:	683b      	ldr	r3, [r7, #0]
 800e012:	685b      	ldr	r3, [r3, #4]
 800e014:	68fa      	ldr	r2, [r7, #12]
 800e016:	4313      	orrs	r3, r2
 800e018:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	4a32      	ldr	r2, [pc, #200]	@ (800e0e8 <TIM_Base_SetConfig+0x120>)
 800e01e:	4293      	cmp	r3, r2
 800e020:	d01f      	beq.n	800e062 <TIM_Base_SetConfig+0x9a>
 800e022:	687b      	ldr	r3, [r7, #4]
 800e024:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e028:	d01b      	beq.n	800e062 <TIM_Base_SetConfig+0x9a>
 800e02a:	687b      	ldr	r3, [r7, #4]
 800e02c:	4a2f      	ldr	r2, [pc, #188]	@ (800e0ec <TIM_Base_SetConfig+0x124>)
 800e02e:	4293      	cmp	r3, r2
 800e030:	d017      	beq.n	800e062 <TIM_Base_SetConfig+0x9a>
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	4a2e      	ldr	r2, [pc, #184]	@ (800e0f0 <TIM_Base_SetConfig+0x128>)
 800e036:	4293      	cmp	r3, r2
 800e038:	d013      	beq.n	800e062 <TIM_Base_SetConfig+0x9a>
 800e03a:	687b      	ldr	r3, [r7, #4]
 800e03c:	4a2d      	ldr	r2, [pc, #180]	@ (800e0f4 <TIM_Base_SetConfig+0x12c>)
 800e03e:	4293      	cmp	r3, r2
 800e040:	d00f      	beq.n	800e062 <TIM_Base_SetConfig+0x9a>
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	4a2c      	ldr	r2, [pc, #176]	@ (800e0f8 <TIM_Base_SetConfig+0x130>)
 800e046:	4293      	cmp	r3, r2
 800e048:	d00b      	beq.n	800e062 <TIM_Base_SetConfig+0x9a>
 800e04a:	687b      	ldr	r3, [r7, #4]
 800e04c:	4a2b      	ldr	r2, [pc, #172]	@ (800e0fc <TIM_Base_SetConfig+0x134>)
 800e04e:	4293      	cmp	r3, r2
 800e050:	d007      	beq.n	800e062 <TIM_Base_SetConfig+0x9a>
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	4a2a      	ldr	r2, [pc, #168]	@ (800e100 <TIM_Base_SetConfig+0x138>)
 800e056:	4293      	cmp	r3, r2
 800e058:	d003      	beq.n	800e062 <TIM_Base_SetConfig+0x9a>
 800e05a:	687b      	ldr	r3, [r7, #4]
 800e05c:	4a29      	ldr	r2, [pc, #164]	@ (800e104 <TIM_Base_SetConfig+0x13c>)
 800e05e:	4293      	cmp	r3, r2
 800e060:	d108      	bne.n	800e074 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800e062:	68fb      	ldr	r3, [r7, #12]
 800e064:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e068:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800e06a:	683b      	ldr	r3, [r7, #0]
 800e06c:	68db      	ldr	r3, [r3, #12]
 800e06e:	68fa      	ldr	r2, [r7, #12]
 800e070:	4313      	orrs	r3, r2
 800e072:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800e074:	68fb      	ldr	r3, [r7, #12]
 800e076:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800e07a:	683b      	ldr	r3, [r7, #0]
 800e07c:	695b      	ldr	r3, [r3, #20]
 800e07e:	4313      	orrs	r3, r2
 800e080:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800e082:	683b      	ldr	r3, [r7, #0]
 800e084:	689a      	ldr	r2, [r3, #8]
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800e08a:	683b      	ldr	r3, [r7, #0]
 800e08c:	681a      	ldr	r2, [r3, #0]
 800e08e:	687b      	ldr	r3, [r7, #4]
 800e090:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800e092:	687b      	ldr	r3, [r7, #4]
 800e094:	4a14      	ldr	r2, [pc, #80]	@ (800e0e8 <TIM_Base_SetConfig+0x120>)
 800e096:	4293      	cmp	r3, r2
 800e098:	d00f      	beq.n	800e0ba <TIM_Base_SetConfig+0xf2>
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	4a16      	ldr	r2, [pc, #88]	@ (800e0f8 <TIM_Base_SetConfig+0x130>)
 800e09e:	4293      	cmp	r3, r2
 800e0a0:	d00b      	beq.n	800e0ba <TIM_Base_SetConfig+0xf2>
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	4a15      	ldr	r2, [pc, #84]	@ (800e0fc <TIM_Base_SetConfig+0x134>)
 800e0a6:	4293      	cmp	r3, r2
 800e0a8:	d007      	beq.n	800e0ba <TIM_Base_SetConfig+0xf2>
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	4a14      	ldr	r2, [pc, #80]	@ (800e100 <TIM_Base_SetConfig+0x138>)
 800e0ae:	4293      	cmp	r3, r2
 800e0b0:	d003      	beq.n	800e0ba <TIM_Base_SetConfig+0xf2>
 800e0b2:	687b      	ldr	r3, [r7, #4]
 800e0b4:	4a13      	ldr	r2, [pc, #76]	@ (800e104 <TIM_Base_SetConfig+0x13c>)
 800e0b6:	4293      	cmp	r3, r2
 800e0b8:	d103      	bne.n	800e0c2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800e0ba:	683b      	ldr	r3, [r7, #0]
 800e0bc:	691a      	ldr	r2, [r3, #16]
 800e0be:	687b      	ldr	r3, [r7, #4]
 800e0c0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800e0c2:	687b      	ldr	r3, [r7, #4]
 800e0c4:	681b      	ldr	r3, [r3, #0]
 800e0c6:	f043 0204 	orr.w	r2, r3, #4
 800e0ca:	687b      	ldr	r3, [r7, #4]
 800e0cc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800e0ce:	687b      	ldr	r3, [r7, #4]
 800e0d0:	2201      	movs	r2, #1
 800e0d2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	68fa      	ldr	r2, [r7, #12]
 800e0d8:	601a      	str	r2, [r3, #0]
}
 800e0da:	bf00      	nop
 800e0dc:	3714      	adds	r7, #20
 800e0de:	46bd      	mov	sp, r7
 800e0e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0e4:	4770      	bx	lr
 800e0e6:	bf00      	nop
 800e0e8:	40010000 	.word	0x40010000
 800e0ec:	40000400 	.word	0x40000400
 800e0f0:	40000800 	.word	0x40000800
 800e0f4:	40000c00 	.word	0x40000c00
 800e0f8:	40010400 	.word	0x40010400
 800e0fc:	40014000 	.word	0x40014000
 800e100:	40014400 	.word	0x40014400
 800e104:	40014800 	.word	0x40014800

0800e108 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e108:	b480      	push	{r7}
 800e10a:	b087      	sub	sp, #28
 800e10c:	af00      	add	r7, sp, #0
 800e10e:	6078      	str	r0, [r7, #4]
 800e110:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	6a1b      	ldr	r3, [r3, #32]
 800e116:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	6a1b      	ldr	r3, [r3, #32]
 800e11c:	f023 0201 	bic.w	r2, r3, #1
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	685b      	ldr	r3, [r3, #4]
 800e128:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e12a:	687b      	ldr	r3, [r7, #4]
 800e12c:	699b      	ldr	r3, [r3, #24]
 800e12e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800e130:	68fa      	ldr	r2, [r7, #12]
 800e132:	4b37      	ldr	r3, [pc, #220]	@ (800e210 <TIM_OC1_SetConfig+0x108>)
 800e134:	4013      	ands	r3, r2
 800e136:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800e138:	68fb      	ldr	r3, [r7, #12]
 800e13a:	f023 0303 	bic.w	r3, r3, #3
 800e13e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e140:	683b      	ldr	r3, [r7, #0]
 800e142:	681b      	ldr	r3, [r3, #0]
 800e144:	68fa      	ldr	r2, [r7, #12]
 800e146:	4313      	orrs	r3, r2
 800e148:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800e14a:	697b      	ldr	r3, [r7, #20]
 800e14c:	f023 0302 	bic.w	r3, r3, #2
 800e150:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800e152:	683b      	ldr	r3, [r7, #0]
 800e154:	689b      	ldr	r3, [r3, #8]
 800e156:	697a      	ldr	r2, [r7, #20]
 800e158:	4313      	orrs	r3, r2
 800e15a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	4a2d      	ldr	r2, [pc, #180]	@ (800e214 <TIM_OC1_SetConfig+0x10c>)
 800e160:	4293      	cmp	r3, r2
 800e162:	d00f      	beq.n	800e184 <TIM_OC1_SetConfig+0x7c>
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	4a2c      	ldr	r2, [pc, #176]	@ (800e218 <TIM_OC1_SetConfig+0x110>)
 800e168:	4293      	cmp	r3, r2
 800e16a:	d00b      	beq.n	800e184 <TIM_OC1_SetConfig+0x7c>
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	4a2b      	ldr	r2, [pc, #172]	@ (800e21c <TIM_OC1_SetConfig+0x114>)
 800e170:	4293      	cmp	r3, r2
 800e172:	d007      	beq.n	800e184 <TIM_OC1_SetConfig+0x7c>
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	4a2a      	ldr	r2, [pc, #168]	@ (800e220 <TIM_OC1_SetConfig+0x118>)
 800e178:	4293      	cmp	r3, r2
 800e17a:	d003      	beq.n	800e184 <TIM_OC1_SetConfig+0x7c>
 800e17c:	687b      	ldr	r3, [r7, #4]
 800e17e:	4a29      	ldr	r2, [pc, #164]	@ (800e224 <TIM_OC1_SetConfig+0x11c>)
 800e180:	4293      	cmp	r3, r2
 800e182:	d10c      	bne.n	800e19e <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800e184:	697b      	ldr	r3, [r7, #20]
 800e186:	f023 0308 	bic.w	r3, r3, #8
 800e18a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800e18c:	683b      	ldr	r3, [r7, #0]
 800e18e:	68db      	ldr	r3, [r3, #12]
 800e190:	697a      	ldr	r2, [r7, #20]
 800e192:	4313      	orrs	r3, r2
 800e194:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800e196:	697b      	ldr	r3, [r7, #20]
 800e198:	f023 0304 	bic.w	r3, r3, #4
 800e19c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e19e:	687b      	ldr	r3, [r7, #4]
 800e1a0:	4a1c      	ldr	r2, [pc, #112]	@ (800e214 <TIM_OC1_SetConfig+0x10c>)
 800e1a2:	4293      	cmp	r3, r2
 800e1a4:	d00f      	beq.n	800e1c6 <TIM_OC1_SetConfig+0xbe>
 800e1a6:	687b      	ldr	r3, [r7, #4]
 800e1a8:	4a1b      	ldr	r2, [pc, #108]	@ (800e218 <TIM_OC1_SetConfig+0x110>)
 800e1aa:	4293      	cmp	r3, r2
 800e1ac:	d00b      	beq.n	800e1c6 <TIM_OC1_SetConfig+0xbe>
 800e1ae:	687b      	ldr	r3, [r7, #4]
 800e1b0:	4a1a      	ldr	r2, [pc, #104]	@ (800e21c <TIM_OC1_SetConfig+0x114>)
 800e1b2:	4293      	cmp	r3, r2
 800e1b4:	d007      	beq.n	800e1c6 <TIM_OC1_SetConfig+0xbe>
 800e1b6:	687b      	ldr	r3, [r7, #4]
 800e1b8:	4a19      	ldr	r2, [pc, #100]	@ (800e220 <TIM_OC1_SetConfig+0x118>)
 800e1ba:	4293      	cmp	r3, r2
 800e1bc:	d003      	beq.n	800e1c6 <TIM_OC1_SetConfig+0xbe>
 800e1be:	687b      	ldr	r3, [r7, #4]
 800e1c0:	4a18      	ldr	r2, [pc, #96]	@ (800e224 <TIM_OC1_SetConfig+0x11c>)
 800e1c2:	4293      	cmp	r3, r2
 800e1c4:	d111      	bne.n	800e1ea <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800e1c6:	693b      	ldr	r3, [r7, #16]
 800e1c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e1cc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800e1ce:	693b      	ldr	r3, [r7, #16]
 800e1d0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800e1d4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800e1d6:	683b      	ldr	r3, [r7, #0]
 800e1d8:	695b      	ldr	r3, [r3, #20]
 800e1da:	693a      	ldr	r2, [r7, #16]
 800e1dc:	4313      	orrs	r3, r2
 800e1de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800e1e0:	683b      	ldr	r3, [r7, #0]
 800e1e2:	699b      	ldr	r3, [r3, #24]
 800e1e4:	693a      	ldr	r2, [r7, #16]
 800e1e6:	4313      	orrs	r3, r2
 800e1e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	693a      	ldr	r2, [r7, #16]
 800e1ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e1f0:	687b      	ldr	r3, [r7, #4]
 800e1f2:	68fa      	ldr	r2, [r7, #12]
 800e1f4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800e1f6:	683b      	ldr	r3, [r7, #0]
 800e1f8:	685a      	ldr	r2, [r3, #4]
 800e1fa:	687b      	ldr	r3, [r7, #4]
 800e1fc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e1fe:	687b      	ldr	r3, [r7, #4]
 800e200:	697a      	ldr	r2, [r7, #20]
 800e202:	621a      	str	r2, [r3, #32]
}
 800e204:	bf00      	nop
 800e206:	371c      	adds	r7, #28
 800e208:	46bd      	mov	sp, r7
 800e20a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e20e:	4770      	bx	lr
 800e210:	fffeff8f 	.word	0xfffeff8f
 800e214:	40010000 	.word	0x40010000
 800e218:	40010400 	.word	0x40010400
 800e21c:	40014000 	.word	0x40014000
 800e220:	40014400 	.word	0x40014400
 800e224:	40014800 	.word	0x40014800

0800e228 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e228:	b480      	push	{r7}
 800e22a:	b087      	sub	sp, #28
 800e22c:	af00      	add	r7, sp, #0
 800e22e:	6078      	str	r0, [r7, #4]
 800e230:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e232:	687b      	ldr	r3, [r7, #4]
 800e234:	6a1b      	ldr	r3, [r3, #32]
 800e236:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	6a1b      	ldr	r3, [r3, #32]
 800e23c:	f023 0210 	bic.w	r2, r3, #16
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e244:	687b      	ldr	r3, [r7, #4]
 800e246:	685b      	ldr	r3, [r3, #4]
 800e248:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e24a:	687b      	ldr	r3, [r7, #4]
 800e24c:	699b      	ldr	r3, [r3, #24]
 800e24e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800e250:	68fa      	ldr	r2, [r7, #12]
 800e252:	4b34      	ldr	r3, [pc, #208]	@ (800e324 <TIM_OC2_SetConfig+0xfc>)
 800e254:	4013      	ands	r3, r2
 800e256:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800e258:	68fb      	ldr	r3, [r7, #12]
 800e25a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e25e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e260:	683b      	ldr	r3, [r7, #0]
 800e262:	681b      	ldr	r3, [r3, #0]
 800e264:	021b      	lsls	r3, r3, #8
 800e266:	68fa      	ldr	r2, [r7, #12]
 800e268:	4313      	orrs	r3, r2
 800e26a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800e26c:	697b      	ldr	r3, [r7, #20]
 800e26e:	f023 0320 	bic.w	r3, r3, #32
 800e272:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800e274:	683b      	ldr	r3, [r7, #0]
 800e276:	689b      	ldr	r3, [r3, #8]
 800e278:	011b      	lsls	r3, r3, #4
 800e27a:	697a      	ldr	r2, [r7, #20]
 800e27c:	4313      	orrs	r3, r2
 800e27e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800e280:	687b      	ldr	r3, [r7, #4]
 800e282:	4a29      	ldr	r2, [pc, #164]	@ (800e328 <TIM_OC2_SetConfig+0x100>)
 800e284:	4293      	cmp	r3, r2
 800e286:	d003      	beq.n	800e290 <TIM_OC2_SetConfig+0x68>
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	4a28      	ldr	r2, [pc, #160]	@ (800e32c <TIM_OC2_SetConfig+0x104>)
 800e28c:	4293      	cmp	r3, r2
 800e28e:	d10d      	bne.n	800e2ac <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800e290:	697b      	ldr	r3, [r7, #20]
 800e292:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e296:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800e298:	683b      	ldr	r3, [r7, #0]
 800e29a:	68db      	ldr	r3, [r3, #12]
 800e29c:	011b      	lsls	r3, r3, #4
 800e29e:	697a      	ldr	r2, [r7, #20]
 800e2a0:	4313      	orrs	r3, r2
 800e2a2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800e2a4:	697b      	ldr	r3, [r7, #20]
 800e2a6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e2aa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e2ac:	687b      	ldr	r3, [r7, #4]
 800e2ae:	4a1e      	ldr	r2, [pc, #120]	@ (800e328 <TIM_OC2_SetConfig+0x100>)
 800e2b0:	4293      	cmp	r3, r2
 800e2b2:	d00f      	beq.n	800e2d4 <TIM_OC2_SetConfig+0xac>
 800e2b4:	687b      	ldr	r3, [r7, #4]
 800e2b6:	4a1d      	ldr	r2, [pc, #116]	@ (800e32c <TIM_OC2_SetConfig+0x104>)
 800e2b8:	4293      	cmp	r3, r2
 800e2ba:	d00b      	beq.n	800e2d4 <TIM_OC2_SetConfig+0xac>
 800e2bc:	687b      	ldr	r3, [r7, #4]
 800e2be:	4a1c      	ldr	r2, [pc, #112]	@ (800e330 <TIM_OC2_SetConfig+0x108>)
 800e2c0:	4293      	cmp	r3, r2
 800e2c2:	d007      	beq.n	800e2d4 <TIM_OC2_SetConfig+0xac>
 800e2c4:	687b      	ldr	r3, [r7, #4]
 800e2c6:	4a1b      	ldr	r2, [pc, #108]	@ (800e334 <TIM_OC2_SetConfig+0x10c>)
 800e2c8:	4293      	cmp	r3, r2
 800e2ca:	d003      	beq.n	800e2d4 <TIM_OC2_SetConfig+0xac>
 800e2cc:	687b      	ldr	r3, [r7, #4]
 800e2ce:	4a1a      	ldr	r2, [pc, #104]	@ (800e338 <TIM_OC2_SetConfig+0x110>)
 800e2d0:	4293      	cmp	r3, r2
 800e2d2:	d113      	bne.n	800e2fc <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800e2d4:	693b      	ldr	r3, [r7, #16]
 800e2d6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800e2da:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800e2dc:	693b      	ldr	r3, [r7, #16]
 800e2de:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800e2e2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800e2e4:	683b      	ldr	r3, [r7, #0]
 800e2e6:	695b      	ldr	r3, [r3, #20]
 800e2e8:	009b      	lsls	r3, r3, #2
 800e2ea:	693a      	ldr	r2, [r7, #16]
 800e2ec:	4313      	orrs	r3, r2
 800e2ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800e2f0:	683b      	ldr	r3, [r7, #0]
 800e2f2:	699b      	ldr	r3, [r3, #24]
 800e2f4:	009b      	lsls	r3, r3, #2
 800e2f6:	693a      	ldr	r2, [r7, #16]
 800e2f8:	4313      	orrs	r3, r2
 800e2fa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	693a      	ldr	r2, [r7, #16]
 800e300:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e302:	687b      	ldr	r3, [r7, #4]
 800e304:	68fa      	ldr	r2, [r7, #12]
 800e306:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800e308:	683b      	ldr	r3, [r7, #0]
 800e30a:	685a      	ldr	r2, [r3, #4]
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e310:	687b      	ldr	r3, [r7, #4]
 800e312:	697a      	ldr	r2, [r7, #20]
 800e314:	621a      	str	r2, [r3, #32]
}
 800e316:	bf00      	nop
 800e318:	371c      	adds	r7, #28
 800e31a:	46bd      	mov	sp, r7
 800e31c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e320:	4770      	bx	lr
 800e322:	bf00      	nop
 800e324:	feff8fff 	.word	0xfeff8fff
 800e328:	40010000 	.word	0x40010000
 800e32c:	40010400 	.word	0x40010400
 800e330:	40014000 	.word	0x40014000
 800e334:	40014400 	.word	0x40014400
 800e338:	40014800 	.word	0x40014800

0800e33c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e33c:	b480      	push	{r7}
 800e33e:	b087      	sub	sp, #28
 800e340:	af00      	add	r7, sp, #0
 800e342:	6078      	str	r0, [r7, #4]
 800e344:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e346:	687b      	ldr	r3, [r7, #4]
 800e348:	6a1b      	ldr	r3, [r3, #32]
 800e34a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	6a1b      	ldr	r3, [r3, #32]
 800e350:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e358:	687b      	ldr	r3, [r7, #4]
 800e35a:	685b      	ldr	r3, [r3, #4]
 800e35c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e35e:	687b      	ldr	r3, [r7, #4]
 800e360:	69db      	ldr	r3, [r3, #28]
 800e362:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800e364:	68fa      	ldr	r2, [r7, #12]
 800e366:	4b33      	ldr	r3, [pc, #204]	@ (800e434 <TIM_OC3_SetConfig+0xf8>)
 800e368:	4013      	ands	r3, r2
 800e36a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800e36c:	68fb      	ldr	r3, [r7, #12]
 800e36e:	f023 0303 	bic.w	r3, r3, #3
 800e372:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e374:	683b      	ldr	r3, [r7, #0]
 800e376:	681b      	ldr	r3, [r3, #0]
 800e378:	68fa      	ldr	r2, [r7, #12]
 800e37a:	4313      	orrs	r3, r2
 800e37c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800e37e:	697b      	ldr	r3, [r7, #20]
 800e380:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800e384:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800e386:	683b      	ldr	r3, [r7, #0]
 800e388:	689b      	ldr	r3, [r3, #8]
 800e38a:	021b      	lsls	r3, r3, #8
 800e38c:	697a      	ldr	r2, [r7, #20]
 800e38e:	4313      	orrs	r3, r2
 800e390:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800e392:	687b      	ldr	r3, [r7, #4]
 800e394:	4a28      	ldr	r2, [pc, #160]	@ (800e438 <TIM_OC3_SetConfig+0xfc>)
 800e396:	4293      	cmp	r3, r2
 800e398:	d003      	beq.n	800e3a2 <TIM_OC3_SetConfig+0x66>
 800e39a:	687b      	ldr	r3, [r7, #4]
 800e39c:	4a27      	ldr	r2, [pc, #156]	@ (800e43c <TIM_OC3_SetConfig+0x100>)
 800e39e:	4293      	cmp	r3, r2
 800e3a0:	d10d      	bne.n	800e3be <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800e3a2:	697b      	ldr	r3, [r7, #20]
 800e3a4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800e3a8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800e3aa:	683b      	ldr	r3, [r7, #0]
 800e3ac:	68db      	ldr	r3, [r3, #12]
 800e3ae:	021b      	lsls	r3, r3, #8
 800e3b0:	697a      	ldr	r2, [r7, #20]
 800e3b2:	4313      	orrs	r3, r2
 800e3b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800e3b6:	697b      	ldr	r3, [r7, #20]
 800e3b8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800e3bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e3be:	687b      	ldr	r3, [r7, #4]
 800e3c0:	4a1d      	ldr	r2, [pc, #116]	@ (800e438 <TIM_OC3_SetConfig+0xfc>)
 800e3c2:	4293      	cmp	r3, r2
 800e3c4:	d00f      	beq.n	800e3e6 <TIM_OC3_SetConfig+0xaa>
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	4a1c      	ldr	r2, [pc, #112]	@ (800e43c <TIM_OC3_SetConfig+0x100>)
 800e3ca:	4293      	cmp	r3, r2
 800e3cc:	d00b      	beq.n	800e3e6 <TIM_OC3_SetConfig+0xaa>
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	4a1b      	ldr	r2, [pc, #108]	@ (800e440 <TIM_OC3_SetConfig+0x104>)
 800e3d2:	4293      	cmp	r3, r2
 800e3d4:	d007      	beq.n	800e3e6 <TIM_OC3_SetConfig+0xaa>
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	4a1a      	ldr	r2, [pc, #104]	@ (800e444 <TIM_OC3_SetConfig+0x108>)
 800e3da:	4293      	cmp	r3, r2
 800e3dc:	d003      	beq.n	800e3e6 <TIM_OC3_SetConfig+0xaa>
 800e3de:	687b      	ldr	r3, [r7, #4]
 800e3e0:	4a19      	ldr	r2, [pc, #100]	@ (800e448 <TIM_OC3_SetConfig+0x10c>)
 800e3e2:	4293      	cmp	r3, r2
 800e3e4:	d113      	bne.n	800e40e <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800e3e6:	693b      	ldr	r3, [r7, #16]
 800e3e8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e3ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800e3ee:	693b      	ldr	r3, [r7, #16]
 800e3f0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800e3f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800e3f6:	683b      	ldr	r3, [r7, #0]
 800e3f8:	695b      	ldr	r3, [r3, #20]
 800e3fa:	011b      	lsls	r3, r3, #4
 800e3fc:	693a      	ldr	r2, [r7, #16]
 800e3fe:	4313      	orrs	r3, r2
 800e400:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800e402:	683b      	ldr	r3, [r7, #0]
 800e404:	699b      	ldr	r3, [r3, #24]
 800e406:	011b      	lsls	r3, r3, #4
 800e408:	693a      	ldr	r2, [r7, #16]
 800e40a:	4313      	orrs	r3, r2
 800e40c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e40e:	687b      	ldr	r3, [r7, #4]
 800e410:	693a      	ldr	r2, [r7, #16]
 800e412:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e414:	687b      	ldr	r3, [r7, #4]
 800e416:	68fa      	ldr	r2, [r7, #12]
 800e418:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800e41a:	683b      	ldr	r3, [r7, #0]
 800e41c:	685a      	ldr	r2, [r3, #4]
 800e41e:	687b      	ldr	r3, [r7, #4]
 800e420:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e422:	687b      	ldr	r3, [r7, #4]
 800e424:	697a      	ldr	r2, [r7, #20]
 800e426:	621a      	str	r2, [r3, #32]
}
 800e428:	bf00      	nop
 800e42a:	371c      	adds	r7, #28
 800e42c:	46bd      	mov	sp, r7
 800e42e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e432:	4770      	bx	lr
 800e434:	fffeff8f 	.word	0xfffeff8f
 800e438:	40010000 	.word	0x40010000
 800e43c:	40010400 	.word	0x40010400
 800e440:	40014000 	.word	0x40014000
 800e444:	40014400 	.word	0x40014400
 800e448:	40014800 	.word	0x40014800

0800e44c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e44c:	b480      	push	{r7}
 800e44e:	b087      	sub	sp, #28
 800e450:	af00      	add	r7, sp, #0
 800e452:	6078      	str	r0, [r7, #4]
 800e454:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e456:	687b      	ldr	r3, [r7, #4]
 800e458:	6a1b      	ldr	r3, [r3, #32]
 800e45a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800e45c:	687b      	ldr	r3, [r7, #4]
 800e45e:	6a1b      	ldr	r3, [r3, #32]
 800e460:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800e464:	687b      	ldr	r3, [r7, #4]
 800e466:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e468:	687b      	ldr	r3, [r7, #4]
 800e46a:	685b      	ldr	r3, [r3, #4]
 800e46c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	69db      	ldr	r3, [r3, #28]
 800e472:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800e474:	68fa      	ldr	r2, [r7, #12]
 800e476:	4b24      	ldr	r3, [pc, #144]	@ (800e508 <TIM_OC4_SetConfig+0xbc>)
 800e478:	4013      	ands	r3, r2
 800e47a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800e47c:	68fb      	ldr	r3, [r7, #12]
 800e47e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e482:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e484:	683b      	ldr	r3, [r7, #0]
 800e486:	681b      	ldr	r3, [r3, #0]
 800e488:	021b      	lsls	r3, r3, #8
 800e48a:	68fa      	ldr	r2, [r7, #12]
 800e48c:	4313      	orrs	r3, r2
 800e48e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800e490:	693b      	ldr	r3, [r7, #16]
 800e492:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800e496:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800e498:	683b      	ldr	r3, [r7, #0]
 800e49a:	689b      	ldr	r3, [r3, #8]
 800e49c:	031b      	lsls	r3, r3, #12
 800e49e:	693a      	ldr	r2, [r7, #16]
 800e4a0:	4313      	orrs	r3, r2
 800e4a2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e4a4:	687b      	ldr	r3, [r7, #4]
 800e4a6:	4a19      	ldr	r2, [pc, #100]	@ (800e50c <TIM_OC4_SetConfig+0xc0>)
 800e4a8:	4293      	cmp	r3, r2
 800e4aa:	d00f      	beq.n	800e4cc <TIM_OC4_SetConfig+0x80>
 800e4ac:	687b      	ldr	r3, [r7, #4]
 800e4ae:	4a18      	ldr	r2, [pc, #96]	@ (800e510 <TIM_OC4_SetConfig+0xc4>)
 800e4b0:	4293      	cmp	r3, r2
 800e4b2:	d00b      	beq.n	800e4cc <TIM_OC4_SetConfig+0x80>
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	4a17      	ldr	r2, [pc, #92]	@ (800e514 <TIM_OC4_SetConfig+0xc8>)
 800e4b8:	4293      	cmp	r3, r2
 800e4ba:	d007      	beq.n	800e4cc <TIM_OC4_SetConfig+0x80>
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	4a16      	ldr	r2, [pc, #88]	@ (800e518 <TIM_OC4_SetConfig+0xcc>)
 800e4c0:	4293      	cmp	r3, r2
 800e4c2:	d003      	beq.n	800e4cc <TIM_OC4_SetConfig+0x80>
 800e4c4:	687b      	ldr	r3, [r7, #4]
 800e4c6:	4a15      	ldr	r2, [pc, #84]	@ (800e51c <TIM_OC4_SetConfig+0xd0>)
 800e4c8:	4293      	cmp	r3, r2
 800e4ca:	d109      	bne.n	800e4e0 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800e4cc:	697b      	ldr	r3, [r7, #20]
 800e4ce:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e4d2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800e4d4:	683b      	ldr	r3, [r7, #0]
 800e4d6:	695b      	ldr	r3, [r3, #20]
 800e4d8:	019b      	lsls	r3, r3, #6
 800e4da:	697a      	ldr	r2, [r7, #20]
 800e4dc:	4313      	orrs	r3, r2
 800e4de:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e4e0:	687b      	ldr	r3, [r7, #4]
 800e4e2:	697a      	ldr	r2, [r7, #20]
 800e4e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e4e6:	687b      	ldr	r3, [r7, #4]
 800e4e8:	68fa      	ldr	r2, [r7, #12]
 800e4ea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800e4ec:	683b      	ldr	r3, [r7, #0]
 800e4ee:	685a      	ldr	r2, [r3, #4]
 800e4f0:	687b      	ldr	r3, [r7, #4]
 800e4f2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e4f4:	687b      	ldr	r3, [r7, #4]
 800e4f6:	693a      	ldr	r2, [r7, #16]
 800e4f8:	621a      	str	r2, [r3, #32]
}
 800e4fa:	bf00      	nop
 800e4fc:	371c      	adds	r7, #28
 800e4fe:	46bd      	mov	sp, r7
 800e500:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e504:	4770      	bx	lr
 800e506:	bf00      	nop
 800e508:	feff8fff 	.word	0xfeff8fff
 800e50c:	40010000 	.word	0x40010000
 800e510:	40010400 	.word	0x40010400
 800e514:	40014000 	.word	0x40014000
 800e518:	40014400 	.word	0x40014400
 800e51c:	40014800 	.word	0x40014800

0800e520 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800e520:	b480      	push	{r7}
 800e522:	b087      	sub	sp, #28
 800e524:	af00      	add	r7, sp, #0
 800e526:	6078      	str	r0, [r7, #4]
 800e528:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e52a:	687b      	ldr	r3, [r7, #4]
 800e52c:	6a1b      	ldr	r3, [r3, #32]
 800e52e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	6a1b      	ldr	r3, [r3, #32]
 800e534:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800e538:	687b      	ldr	r3, [r7, #4]
 800e53a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e53c:	687b      	ldr	r3, [r7, #4]
 800e53e:	685b      	ldr	r3, [r3, #4]
 800e540:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e542:	687b      	ldr	r3, [r7, #4]
 800e544:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e546:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800e548:	68fa      	ldr	r2, [r7, #12]
 800e54a:	4b21      	ldr	r3, [pc, #132]	@ (800e5d0 <TIM_OC5_SetConfig+0xb0>)
 800e54c:	4013      	ands	r3, r2
 800e54e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e550:	683b      	ldr	r3, [r7, #0]
 800e552:	681b      	ldr	r3, [r3, #0]
 800e554:	68fa      	ldr	r2, [r7, #12]
 800e556:	4313      	orrs	r3, r2
 800e558:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800e55a:	693b      	ldr	r3, [r7, #16]
 800e55c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800e560:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800e562:	683b      	ldr	r3, [r7, #0]
 800e564:	689b      	ldr	r3, [r3, #8]
 800e566:	041b      	lsls	r3, r3, #16
 800e568:	693a      	ldr	r2, [r7, #16]
 800e56a:	4313      	orrs	r3, r2
 800e56c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e56e:	687b      	ldr	r3, [r7, #4]
 800e570:	4a18      	ldr	r2, [pc, #96]	@ (800e5d4 <TIM_OC5_SetConfig+0xb4>)
 800e572:	4293      	cmp	r3, r2
 800e574:	d00f      	beq.n	800e596 <TIM_OC5_SetConfig+0x76>
 800e576:	687b      	ldr	r3, [r7, #4]
 800e578:	4a17      	ldr	r2, [pc, #92]	@ (800e5d8 <TIM_OC5_SetConfig+0xb8>)
 800e57a:	4293      	cmp	r3, r2
 800e57c:	d00b      	beq.n	800e596 <TIM_OC5_SetConfig+0x76>
 800e57e:	687b      	ldr	r3, [r7, #4]
 800e580:	4a16      	ldr	r2, [pc, #88]	@ (800e5dc <TIM_OC5_SetConfig+0xbc>)
 800e582:	4293      	cmp	r3, r2
 800e584:	d007      	beq.n	800e596 <TIM_OC5_SetConfig+0x76>
 800e586:	687b      	ldr	r3, [r7, #4]
 800e588:	4a15      	ldr	r2, [pc, #84]	@ (800e5e0 <TIM_OC5_SetConfig+0xc0>)
 800e58a:	4293      	cmp	r3, r2
 800e58c:	d003      	beq.n	800e596 <TIM_OC5_SetConfig+0x76>
 800e58e:	687b      	ldr	r3, [r7, #4]
 800e590:	4a14      	ldr	r2, [pc, #80]	@ (800e5e4 <TIM_OC5_SetConfig+0xc4>)
 800e592:	4293      	cmp	r3, r2
 800e594:	d109      	bne.n	800e5aa <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800e596:	697b      	ldr	r3, [r7, #20]
 800e598:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e59c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800e59e:	683b      	ldr	r3, [r7, #0]
 800e5a0:	695b      	ldr	r3, [r3, #20]
 800e5a2:	021b      	lsls	r3, r3, #8
 800e5a4:	697a      	ldr	r2, [r7, #20]
 800e5a6:	4313      	orrs	r3, r2
 800e5a8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	697a      	ldr	r2, [r7, #20]
 800e5ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800e5b0:	687b      	ldr	r3, [r7, #4]
 800e5b2:	68fa      	ldr	r2, [r7, #12]
 800e5b4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800e5b6:	683b      	ldr	r3, [r7, #0]
 800e5b8:	685a      	ldr	r2, [r3, #4]
 800e5ba:	687b      	ldr	r3, [r7, #4]
 800e5bc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e5be:	687b      	ldr	r3, [r7, #4]
 800e5c0:	693a      	ldr	r2, [r7, #16]
 800e5c2:	621a      	str	r2, [r3, #32]
}
 800e5c4:	bf00      	nop
 800e5c6:	371c      	adds	r7, #28
 800e5c8:	46bd      	mov	sp, r7
 800e5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5ce:	4770      	bx	lr
 800e5d0:	fffeff8f 	.word	0xfffeff8f
 800e5d4:	40010000 	.word	0x40010000
 800e5d8:	40010400 	.word	0x40010400
 800e5dc:	40014000 	.word	0x40014000
 800e5e0:	40014400 	.word	0x40014400
 800e5e4:	40014800 	.word	0x40014800

0800e5e8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800e5e8:	b480      	push	{r7}
 800e5ea:	b087      	sub	sp, #28
 800e5ec:	af00      	add	r7, sp, #0
 800e5ee:	6078      	str	r0, [r7, #4]
 800e5f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e5f2:	687b      	ldr	r3, [r7, #4]
 800e5f4:	6a1b      	ldr	r3, [r3, #32]
 800e5f6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	6a1b      	ldr	r3, [r3, #32]
 800e5fc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800e600:	687b      	ldr	r3, [r7, #4]
 800e602:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e604:	687b      	ldr	r3, [r7, #4]
 800e606:	685b      	ldr	r3, [r3, #4]
 800e608:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e60a:	687b      	ldr	r3, [r7, #4]
 800e60c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e60e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800e610:	68fa      	ldr	r2, [r7, #12]
 800e612:	4b22      	ldr	r3, [pc, #136]	@ (800e69c <TIM_OC6_SetConfig+0xb4>)
 800e614:	4013      	ands	r3, r2
 800e616:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e618:	683b      	ldr	r3, [r7, #0]
 800e61a:	681b      	ldr	r3, [r3, #0]
 800e61c:	021b      	lsls	r3, r3, #8
 800e61e:	68fa      	ldr	r2, [r7, #12]
 800e620:	4313      	orrs	r3, r2
 800e622:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800e624:	693b      	ldr	r3, [r7, #16]
 800e626:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800e62a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800e62c:	683b      	ldr	r3, [r7, #0]
 800e62e:	689b      	ldr	r3, [r3, #8]
 800e630:	051b      	lsls	r3, r3, #20
 800e632:	693a      	ldr	r2, [r7, #16]
 800e634:	4313      	orrs	r3, r2
 800e636:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e638:	687b      	ldr	r3, [r7, #4]
 800e63a:	4a19      	ldr	r2, [pc, #100]	@ (800e6a0 <TIM_OC6_SetConfig+0xb8>)
 800e63c:	4293      	cmp	r3, r2
 800e63e:	d00f      	beq.n	800e660 <TIM_OC6_SetConfig+0x78>
 800e640:	687b      	ldr	r3, [r7, #4]
 800e642:	4a18      	ldr	r2, [pc, #96]	@ (800e6a4 <TIM_OC6_SetConfig+0xbc>)
 800e644:	4293      	cmp	r3, r2
 800e646:	d00b      	beq.n	800e660 <TIM_OC6_SetConfig+0x78>
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	4a17      	ldr	r2, [pc, #92]	@ (800e6a8 <TIM_OC6_SetConfig+0xc0>)
 800e64c:	4293      	cmp	r3, r2
 800e64e:	d007      	beq.n	800e660 <TIM_OC6_SetConfig+0x78>
 800e650:	687b      	ldr	r3, [r7, #4]
 800e652:	4a16      	ldr	r2, [pc, #88]	@ (800e6ac <TIM_OC6_SetConfig+0xc4>)
 800e654:	4293      	cmp	r3, r2
 800e656:	d003      	beq.n	800e660 <TIM_OC6_SetConfig+0x78>
 800e658:	687b      	ldr	r3, [r7, #4]
 800e65a:	4a15      	ldr	r2, [pc, #84]	@ (800e6b0 <TIM_OC6_SetConfig+0xc8>)
 800e65c:	4293      	cmp	r3, r2
 800e65e:	d109      	bne.n	800e674 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800e660:	697b      	ldr	r3, [r7, #20]
 800e662:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800e666:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800e668:	683b      	ldr	r3, [r7, #0]
 800e66a:	695b      	ldr	r3, [r3, #20]
 800e66c:	029b      	lsls	r3, r3, #10
 800e66e:	697a      	ldr	r2, [r7, #20]
 800e670:	4313      	orrs	r3, r2
 800e672:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e674:	687b      	ldr	r3, [r7, #4]
 800e676:	697a      	ldr	r2, [r7, #20]
 800e678:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800e67a:	687b      	ldr	r3, [r7, #4]
 800e67c:	68fa      	ldr	r2, [r7, #12]
 800e67e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800e680:	683b      	ldr	r3, [r7, #0]
 800e682:	685a      	ldr	r2, [r3, #4]
 800e684:	687b      	ldr	r3, [r7, #4]
 800e686:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e688:	687b      	ldr	r3, [r7, #4]
 800e68a:	693a      	ldr	r2, [r7, #16]
 800e68c:	621a      	str	r2, [r3, #32]
}
 800e68e:	bf00      	nop
 800e690:	371c      	adds	r7, #28
 800e692:	46bd      	mov	sp, r7
 800e694:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e698:	4770      	bx	lr
 800e69a:	bf00      	nop
 800e69c:	feff8fff 	.word	0xfeff8fff
 800e6a0:	40010000 	.word	0x40010000
 800e6a4:	40010400 	.word	0x40010400
 800e6a8:	40014000 	.word	0x40014000
 800e6ac:	40014400 	.word	0x40014400
 800e6b0:	40014800 	.word	0x40014800

0800e6b4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e6b4:	b480      	push	{r7}
 800e6b6:	b087      	sub	sp, #28
 800e6b8:	af00      	add	r7, sp, #0
 800e6ba:	60f8      	str	r0, [r7, #12]
 800e6bc:	60b9      	str	r1, [r7, #8]
 800e6be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800e6c0:	68fb      	ldr	r3, [r7, #12]
 800e6c2:	6a1b      	ldr	r3, [r3, #32]
 800e6c4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e6c6:	68fb      	ldr	r3, [r7, #12]
 800e6c8:	6a1b      	ldr	r3, [r3, #32]
 800e6ca:	f023 0201 	bic.w	r2, r3, #1
 800e6ce:	68fb      	ldr	r3, [r7, #12]
 800e6d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e6d2:	68fb      	ldr	r3, [r7, #12]
 800e6d4:	699b      	ldr	r3, [r3, #24]
 800e6d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800e6d8:	693b      	ldr	r3, [r7, #16]
 800e6da:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800e6de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800e6e0:	687b      	ldr	r3, [r7, #4]
 800e6e2:	011b      	lsls	r3, r3, #4
 800e6e4:	693a      	ldr	r2, [r7, #16]
 800e6e6:	4313      	orrs	r3, r2
 800e6e8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800e6ea:	697b      	ldr	r3, [r7, #20]
 800e6ec:	f023 030a 	bic.w	r3, r3, #10
 800e6f0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800e6f2:	697a      	ldr	r2, [r7, #20]
 800e6f4:	68bb      	ldr	r3, [r7, #8]
 800e6f6:	4313      	orrs	r3, r2
 800e6f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800e6fa:	68fb      	ldr	r3, [r7, #12]
 800e6fc:	693a      	ldr	r2, [r7, #16]
 800e6fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e700:	68fb      	ldr	r3, [r7, #12]
 800e702:	697a      	ldr	r2, [r7, #20]
 800e704:	621a      	str	r2, [r3, #32]
}
 800e706:	bf00      	nop
 800e708:	371c      	adds	r7, #28
 800e70a:	46bd      	mov	sp, r7
 800e70c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e710:	4770      	bx	lr

0800e712 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e712:	b480      	push	{r7}
 800e714:	b087      	sub	sp, #28
 800e716:	af00      	add	r7, sp, #0
 800e718:	60f8      	str	r0, [r7, #12]
 800e71a:	60b9      	str	r1, [r7, #8]
 800e71c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800e71e:	68fb      	ldr	r3, [r7, #12]
 800e720:	6a1b      	ldr	r3, [r3, #32]
 800e722:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e724:	68fb      	ldr	r3, [r7, #12]
 800e726:	6a1b      	ldr	r3, [r3, #32]
 800e728:	f023 0210 	bic.w	r2, r3, #16
 800e72c:	68fb      	ldr	r3, [r7, #12]
 800e72e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e730:	68fb      	ldr	r3, [r7, #12]
 800e732:	699b      	ldr	r3, [r3, #24]
 800e734:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800e736:	693b      	ldr	r3, [r7, #16]
 800e738:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800e73c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800e73e:	687b      	ldr	r3, [r7, #4]
 800e740:	031b      	lsls	r3, r3, #12
 800e742:	693a      	ldr	r2, [r7, #16]
 800e744:	4313      	orrs	r3, r2
 800e746:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800e748:	697b      	ldr	r3, [r7, #20]
 800e74a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800e74e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800e750:	68bb      	ldr	r3, [r7, #8]
 800e752:	011b      	lsls	r3, r3, #4
 800e754:	697a      	ldr	r2, [r7, #20]
 800e756:	4313      	orrs	r3, r2
 800e758:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800e75a:	68fb      	ldr	r3, [r7, #12]
 800e75c:	693a      	ldr	r2, [r7, #16]
 800e75e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e760:	68fb      	ldr	r3, [r7, #12]
 800e762:	697a      	ldr	r2, [r7, #20]
 800e764:	621a      	str	r2, [r3, #32]
}
 800e766:	bf00      	nop
 800e768:	371c      	adds	r7, #28
 800e76a:	46bd      	mov	sp, r7
 800e76c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e770:	4770      	bx	lr
	...

0800e774 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800e774:	b480      	push	{r7}
 800e776:	b085      	sub	sp, #20
 800e778:	af00      	add	r7, sp, #0
 800e77a:	6078      	str	r0, [r7, #4]
 800e77c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800e77e:	687b      	ldr	r3, [r7, #4]
 800e780:	689b      	ldr	r3, [r3, #8]
 800e782:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800e784:	68fa      	ldr	r2, [r7, #12]
 800e786:	4b09      	ldr	r3, [pc, #36]	@ (800e7ac <TIM_ITRx_SetConfig+0x38>)
 800e788:	4013      	ands	r3, r2
 800e78a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800e78c:	683a      	ldr	r2, [r7, #0]
 800e78e:	68fb      	ldr	r3, [r7, #12]
 800e790:	4313      	orrs	r3, r2
 800e792:	f043 0307 	orr.w	r3, r3, #7
 800e796:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e798:	687b      	ldr	r3, [r7, #4]
 800e79a:	68fa      	ldr	r2, [r7, #12]
 800e79c:	609a      	str	r2, [r3, #8]
}
 800e79e:	bf00      	nop
 800e7a0:	3714      	adds	r7, #20
 800e7a2:	46bd      	mov	sp, r7
 800e7a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7a8:	4770      	bx	lr
 800e7aa:	bf00      	nop
 800e7ac:	ffcfff8f 	.word	0xffcfff8f

0800e7b0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800e7b0:	b480      	push	{r7}
 800e7b2:	b087      	sub	sp, #28
 800e7b4:	af00      	add	r7, sp, #0
 800e7b6:	60f8      	str	r0, [r7, #12]
 800e7b8:	60b9      	str	r1, [r7, #8]
 800e7ba:	607a      	str	r2, [r7, #4]
 800e7bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800e7be:	68fb      	ldr	r3, [r7, #12]
 800e7c0:	689b      	ldr	r3, [r3, #8]
 800e7c2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e7c4:	697b      	ldr	r3, [r7, #20]
 800e7c6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800e7ca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800e7cc:	683b      	ldr	r3, [r7, #0]
 800e7ce:	021a      	lsls	r2, r3, #8
 800e7d0:	687b      	ldr	r3, [r7, #4]
 800e7d2:	431a      	orrs	r2, r3
 800e7d4:	68bb      	ldr	r3, [r7, #8]
 800e7d6:	4313      	orrs	r3, r2
 800e7d8:	697a      	ldr	r2, [r7, #20]
 800e7da:	4313      	orrs	r3, r2
 800e7dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e7de:	68fb      	ldr	r3, [r7, #12]
 800e7e0:	697a      	ldr	r2, [r7, #20]
 800e7e2:	609a      	str	r2, [r3, #8]
}
 800e7e4:	bf00      	nop
 800e7e6:	371c      	adds	r7, #28
 800e7e8:	46bd      	mov	sp, r7
 800e7ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7ee:	4770      	bx	lr

0800e7f0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800e7f0:	b480      	push	{r7}
 800e7f2:	b087      	sub	sp, #28
 800e7f4:	af00      	add	r7, sp, #0
 800e7f6:	60f8      	str	r0, [r7, #12]
 800e7f8:	60b9      	str	r1, [r7, #8]
 800e7fa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800e7fc:	68bb      	ldr	r3, [r7, #8]
 800e7fe:	f003 031f 	and.w	r3, r3, #31
 800e802:	2201      	movs	r2, #1
 800e804:	fa02 f303 	lsl.w	r3, r2, r3
 800e808:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800e80a:	68fb      	ldr	r3, [r7, #12]
 800e80c:	6a1a      	ldr	r2, [r3, #32]
 800e80e:	697b      	ldr	r3, [r7, #20]
 800e810:	43db      	mvns	r3, r3
 800e812:	401a      	ands	r2, r3
 800e814:	68fb      	ldr	r3, [r7, #12]
 800e816:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800e818:	68fb      	ldr	r3, [r7, #12]
 800e81a:	6a1a      	ldr	r2, [r3, #32]
 800e81c:	68bb      	ldr	r3, [r7, #8]
 800e81e:	f003 031f 	and.w	r3, r3, #31
 800e822:	6879      	ldr	r1, [r7, #4]
 800e824:	fa01 f303 	lsl.w	r3, r1, r3
 800e828:	431a      	orrs	r2, r3
 800e82a:	68fb      	ldr	r3, [r7, #12]
 800e82c:	621a      	str	r2, [r3, #32]
}
 800e82e:	bf00      	nop
 800e830:	371c      	adds	r7, #28
 800e832:	46bd      	mov	sp, r7
 800e834:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e838:	4770      	bx	lr
	...

0800e83c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800e83c:	b480      	push	{r7}
 800e83e:	b085      	sub	sp, #20
 800e840:	af00      	add	r7, sp, #0
 800e842:	6078      	str	r0, [r7, #4]
 800e844:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800e846:	687b      	ldr	r3, [r7, #4]
 800e848:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e84c:	2b01      	cmp	r3, #1
 800e84e:	d101      	bne.n	800e854 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800e850:	2302      	movs	r3, #2
 800e852:	e06d      	b.n	800e930 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800e854:	687b      	ldr	r3, [r7, #4]
 800e856:	2201      	movs	r2, #1
 800e858:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e85c:	687b      	ldr	r3, [r7, #4]
 800e85e:	2202      	movs	r2, #2
 800e860:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800e864:	687b      	ldr	r3, [r7, #4]
 800e866:	681b      	ldr	r3, [r3, #0]
 800e868:	685b      	ldr	r3, [r3, #4]
 800e86a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	681b      	ldr	r3, [r3, #0]
 800e870:	689b      	ldr	r3, [r3, #8]
 800e872:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800e874:	687b      	ldr	r3, [r7, #4]
 800e876:	681b      	ldr	r3, [r3, #0]
 800e878:	4a30      	ldr	r2, [pc, #192]	@ (800e93c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800e87a:	4293      	cmp	r3, r2
 800e87c:	d004      	beq.n	800e888 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800e87e:	687b      	ldr	r3, [r7, #4]
 800e880:	681b      	ldr	r3, [r3, #0]
 800e882:	4a2f      	ldr	r2, [pc, #188]	@ (800e940 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800e884:	4293      	cmp	r3, r2
 800e886:	d108      	bne.n	800e89a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800e888:	68fb      	ldr	r3, [r7, #12]
 800e88a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800e88e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800e890:	683b      	ldr	r3, [r7, #0]
 800e892:	685b      	ldr	r3, [r3, #4]
 800e894:	68fa      	ldr	r2, [r7, #12]
 800e896:	4313      	orrs	r3, r2
 800e898:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800e89a:	68fb      	ldr	r3, [r7, #12]
 800e89c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e8a0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800e8a2:	683b      	ldr	r3, [r7, #0]
 800e8a4:	681b      	ldr	r3, [r3, #0]
 800e8a6:	68fa      	ldr	r2, [r7, #12]
 800e8a8:	4313      	orrs	r3, r2
 800e8aa:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	681b      	ldr	r3, [r3, #0]
 800e8b0:	68fa      	ldr	r2, [r7, #12]
 800e8b2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e8b4:	687b      	ldr	r3, [r7, #4]
 800e8b6:	681b      	ldr	r3, [r3, #0]
 800e8b8:	4a20      	ldr	r2, [pc, #128]	@ (800e93c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800e8ba:	4293      	cmp	r3, r2
 800e8bc:	d022      	beq.n	800e904 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e8be:	687b      	ldr	r3, [r7, #4]
 800e8c0:	681b      	ldr	r3, [r3, #0]
 800e8c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e8c6:	d01d      	beq.n	800e904 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	681b      	ldr	r3, [r3, #0]
 800e8cc:	4a1d      	ldr	r2, [pc, #116]	@ (800e944 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800e8ce:	4293      	cmp	r3, r2
 800e8d0:	d018      	beq.n	800e904 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e8d2:	687b      	ldr	r3, [r7, #4]
 800e8d4:	681b      	ldr	r3, [r3, #0]
 800e8d6:	4a1c      	ldr	r2, [pc, #112]	@ (800e948 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800e8d8:	4293      	cmp	r3, r2
 800e8da:	d013      	beq.n	800e904 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e8dc:	687b      	ldr	r3, [r7, #4]
 800e8de:	681b      	ldr	r3, [r3, #0]
 800e8e0:	4a1a      	ldr	r2, [pc, #104]	@ (800e94c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800e8e2:	4293      	cmp	r3, r2
 800e8e4:	d00e      	beq.n	800e904 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e8e6:	687b      	ldr	r3, [r7, #4]
 800e8e8:	681b      	ldr	r3, [r3, #0]
 800e8ea:	4a15      	ldr	r2, [pc, #84]	@ (800e940 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800e8ec:	4293      	cmp	r3, r2
 800e8ee:	d009      	beq.n	800e904 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e8f0:	687b      	ldr	r3, [r7, #4]
 800e8f2:	681b      	ldr	r3, [r3, #0]
 800e8f4:	4a16      	ldr	r2, [pc, #88]	@ (800e950 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800e8f6:	4293      	cmp	r3, r2
 800e8f8:	d004      	beq.n	800e904 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	681b      	ldr	r3, [r3, #0]
 800e8fe:	4a15      	ldr	r2, [pc, #84]	@ (800e954 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800e900:	4293      	cmp	r3, r2
 800e902:	d10c      	bne.n	800e91e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800e904:	68bb      	ldr	r3, [r7, #8]
 800e906:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e90a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800e90c:	683b      	ldr	r3, [r7, #0]
 800e90e:	689b      	ldr	r3, [r3, #8]
 800e910:	68ba      	ldr	r2, [r7, #8]
 800e912:	4313      	orrs	r3, r2
 800e914:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800e916:	687b      	ldr	r3, [r7, #4]
 800e918:	681b      	ldr	r3, [r3, #0]
 800e91a:	68ba      	ldr	r2, [r7, #8]
 800e91c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800e91e:	687b      	ldr	r3, [r7, #4]
 800e920:	2201      	movs	r2, #1
 800e922:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800e926:	687b      	ldr	r3, [r7, #4]
 800e928:	2200      	movs	r2, #0
 800e92a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800e92e:	2300      	movs	r3, #0
}
 800e930:	4618      	mov	r0, r3
 800e932:	3714      	adds	r7, #20
 800e934:	46bd      	mov	sp, r7
 800e936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e93a:	4770      	bx	lr
 800e93c:	40010000 	.word	0x40010000
 800e940:	40010400 	.word	0x40010400
 800e944:	40000400 	.word	0x40000400
 800e948:	40000800 	.word	0x40000800
 800e94c:	40000c00 	.word	0x40000c00
 800e950:	40001800 	.word	0x40001800
 800e954:	40014000 	.word	0x40014000

0800e958 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800e958:	b480      	push	{r7}
 800e95a:	b085      	sub	sp, #20
 800e95c:	af00      	add	r7, sp, #0
 800e95e:	6078      	str	r0, [r7, #4]
 800e960:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800e962:	2300      	movs	r3, #0
 800e964:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 800e966:	687b      	ldr	r3, [r7, #4]
 800e968:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e96c:	2b01      	cmp	r3, #1
 800e96e:	d101      	bne.n	800e974 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800e970:	2302      	movs	r3, #2
 800e972:	e065      	b.n	800ea40 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800e974:	687b      	ldr	r3, [r7, #4]
 800e976:	2201      	movs	r2, #1
 800e978:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800e97c:	68fb      	ldr	r3, [r7, #12]
 800e97e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800e982:	683b      	ldr	r3, [r7, #0]
 800e984:	68db      	ldr	r3, [r3, #12]
 800e986:	4313      	orrs	r3, r2
 800e988:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800e98a:	68fb      	ldr	r3, [r7, #12]
 800e98c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800e990:	683b      	ldr	r3, [r7, #0]
 800e992:	689b      	ldr	r3, [r3, #8]
 800e994:	4313      	orrs	r3, r2
 800e996:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800e998:	68fb      	ldr	r3, [r7, #12]
 800e99a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800e99e:	683b      	ldr	r3, [r7, #0]
 800e9a0:	685b      	ldr	r3, [r3, #4]
 800e9a2:	4313      	orrs	r3, r2
 800e9a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800e9a6:	68fb      	ldr	r3, [r7, #12]
 800e9a8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800e9ac:	683b      	ldr	r3, [r7, #0]
 800e9ae:	681b      	ldr	r3, [r3, #0]
 800e9b0:	4313      	orrs	r3, r2
 800e9b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800e9b4:	68fb      	ldr	r3, [r7, #12]
 800e9b6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800e9ba:	683b      	ldr	r3, [r7, #0]
 800e9bc:	691b      	ldr	r3, [r3, #16]
 800e9be:	4313      	orrs	r3, r2
 800e9c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800e9c2:	68fb      	ldr	r3, [r7, #12]
 800e9c4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800e9c8:	683b      	ldr	r3, [r7, #0]
 800e9ca:	695b      	ldr	r3, [r3, #20]
 800e9cc:	4313      	orrs	r3, r2
 800e9ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800e9d0:	68fb      	ldr	r3, [r7, #12]
 800e9d2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800e9d6:	683b      	ldr	r3, [r7, #0]
 800e9d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e9da:	4313      	orrs	r3, r2
 800e9dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800e9de:	68fb      	ldr	r3, [r7, #12]
 800e9e0:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800e9e4:	683b      	ldr	r3, [r7, #0]
 800e9e6:	699b      	ldr	r3, [r3, #24]
 800e9e8:	041b      	lsls	r3, r3, #16
 800e9ea:	4313      	orrs	r3, r2
 800e9ec:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800e9ee:	687b      	ldr	r3, [r7, #4]
 800e9f0:	681b      	ldr	r3, [r3, #0]
 800e9f2:	4a16      	ldr	r2, [pc, #88]	@ (800ea4c <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800e9f4:	4293      	cmp	r3, r2
 800e9f6:	d004      	beq.n	800ea02 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800e9f8:	687b      	ldr	r3, [r7, #4]
 800e9fa:	681b      	ldr	r3, [r3, #0]
 800e9fc:	4a14      	ldr	r2, [pc, #80]	@ (800ea50 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800e9fe:	4293      	cmp	r3, r2
 800ea00:	d115      	bne.n	800ea2e <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800ea02:	68fb      	ldr	r3, [r7, #12]
 800ea04:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800ea08:	683b      	ldr	r3, [r7, #0]
 800ea0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ea0c:	051b      	lsls	r3, r3, #20
 800ea0e:	4313      	orrs	r3, r2
 800ea10:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800ea12:	68fb      	ldr	r3, [r7, #12]
 800ea14:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800ea18:	683b      	ldr	r3, [r7, #0]
 800ea1a:	69db      	ldr	r3, [r3, #28]
 800ea1c:	4313      	orrs	r3, r2
 800ea1e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800ea20:	68fb      	ldr	r3, [r7, #12]
 800ea22:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800ea26:	683b      	ldr	r3, [r7, #0]
 800ea28:	6a1b      	ldr	r3, [r3, #32]
 800ea2a:	4313      	orrs	r3, r2
 800ea2c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800ea2e:	687b      	ldr	r3, [r7, #4]
 800ea30:	681b      	ldr	r3, [r3, #0]
 800ea32:	68fa      	ldr	r2, [r7, #12]
 800ea34:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800ea36:	687b      	ldr	r3, [r7, #4]
 800ea38:	2200      	movs	r2, #0
 800ea3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800ea3e:	2300      	movs	r3, #0
}
 800ea40:	4618      	mov	r0, r3
 800ea42:	3714      	adds	r7, #20
 800ea44:	46bd      	mov	sp, r7
 800ea46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea4a:	4770      	bx	lr
 800ea4c:	40010000 	.word	0x40010000
 800ea50:	40010400 	.word	0x40010400

0800ea54 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ea54:	b480      	push	{r7}
 800ea56:	b083      	sub	sp, #12
 800ea58:	af00      	add	r7, sp, #0
 800ea5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ea5c:	bf00      	nop
 800ea5e:	370c      	adds	r7, #12
 800ea60:	46bd      	mov	sp, r7
 800ea62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea66:	4770      	bx	lr

0800ea68 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ea68:	b480      	push	{r7}
 800ea6a:	b083      	sub	sp, #12
 800ea6c:	af00      	add	r7, sp, #0
 800ea6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ea70:	bf00      	nop
 800ea72:	370c      	adds	r7, #12
 800ea74:	46bd      	mov	sp, r7
 800ea76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea7a:	4770      	bx	lr

0800ea7c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800ea7c:	b480      	push	{r7}
 800ea7e:	b083      	sub	sp, #12
 800ea80:	af00      	add	r7, sp, #0
 800ea82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800ea84:	bf00      	nop
 800ea86:	370c      	adds	r7, #12
 800ea88:	46bd      	mov	sp, r7
 800ea8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea8e:	4770      	bx	lr

0800ea90 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ea90:	b580      	push	{r7, lr}
 800ea92:	b082      	sub	sp, #8
 800ea94:	af00      	add	r7, sp, #0
 800ea96:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ea98:	687b      	ldr	r3, [r7, #4]
 800ea9a:	2b00      	cmp	r3, #0
 800ea9c:	d101      	bne.n	800eaa2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ea9e:	2301      	movs	r3, #1
 800eaa0:	e050      	b.n	800eb44 <HAL_UART_Init+0xb4>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800eaa2:	687b      	ldr	r3, [r7, #4]
 800eaa4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800eaa8:	2b00      	cmp	r3, #0
 800eaaa:	d114      	bne.n	800ead6 <HAL_UART_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800eaac:	687b      	ldr	r3, [r7, #4]
 800eaae:	2200      	movs	r2, #0
 800eab0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 800eab4:	6878      	ldr	r0, [r7, #4]
 800eab6:	f000 fd51 	bl	800f55c <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 800eaba:	687b      	ldr	r3, [r7, #4]
 800eabc:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800eac0:	2b00      	cmp	r3, #0
 800eac2:	d103      	bne.n	800eacc <HAL_UART_Init+0x3c>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 800eac4:	687b      	ldr	r3, [r7, #4]
 800eac6:	4a21      	ldr	r2, [pc, #132]	@ (800eb4c <HAL_UART_Init+0xbc>)
 800eac8:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 800eacc:	687b      	ldr	r3, [r7, #4]
 800eace:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800ead2:	6878      	ldr	r0, [r7, #4]
 800ead4:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ead6:	687b      	ldr	r3, [r7, #4]
 800ead8:	2224      	movs	r2, #36	@ 0x24
 800eada:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800eade:	687b      	ldr	r3, [r7, #4]
 800eae0:	681b      	ldr	r3, [r3, #0]
 800eae2:	681a      	ldr	r2, [r3, #0]
 800eae4:	687b      	ldr	r3, [r7, #4]
 800eae6:	681b      	ldr	r3, [r3, #0]
 800eae8:	f022 0201 	bic.w	r2, r2, #1
 800eaec:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800eaee:	687b      	ldr	r3, [r7, #4]
 800eaf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eaf2:	2b00      	cmp	r3, #0
 800eaf4:	d002      	beq.n	800eafc <HAL_UART_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 800eaf6:	6878      	ldr	r0, [r7, #4]
 800eaf8:	f001 faea 	bl	80100d0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800eafc:	6878      	ldr	r0, [r7, #4]
 800eafe:	f000 fd7f 	bl	800f600 <UART_SetConfig>
 800eb02:	4603      	mov	r3, r0
 800eb04:	2b01      	cmp	r3, #1
 800eb06:	d101      	bne.n	800eb0c <HAL_UART_Init+0x7c>
  {
    return HAL_ERROR;
 800eb08:	2301      	movs	r3, #1
 800eb0a:	e01b      	b.n	800eb44 <HAL_UART_Init+0xb4>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800eb0c:	687b      	ldr	r3, [r7, #4]
 800eb0e:	681b      	ldr	r3, [r3, #0]
 800eb10:	685a      	ldr	r2, [r3, #4]
 800eb12:	687b      	ldr	r3, [r7, #4]
 800eb14:	681b      	ldr	r3, [r3, #0]
 800eb16:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800eb1a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800eb1c:	687b      	ldr	r3, [r7, #4]
 800eb1e:	681b      	ldr	r3, [r3, #0]
 800eb20:	689a      	ldr	r2, [r3, #8]
 800eb22:	687b      	ldr	r3, [r7, #4]
 800eb24:	681b      	ldr	r3, [r3, #0]
 800eb26:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800eb2a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	681b      	ldr	r3, [r3, #0]
 800eb30:	681a      	ldr	r2, [r3, #0]
 800eb32:	687b      	ldr	r3, [r7, #4]
 800eb34:	681b      	ldr	r3, [r3, #0]
 800eb36:	f042 0201 	orr.w	r2, r2, #1
 800eb3a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800eb3c:	6878      	ldr	r0, [r7, #4]
 800eb3e:	f001 fb69 	bl	8010214 <UART_CheckIdleState>
 800eb42:	4603      	mov	r3, r0
}
 800eb44:	4618      	mov	r0, r3
 800eb46:	3708      	adds	r7, #8
 800eb48:	46bd      	mov	sp, r7
 800eb4a:	bd80      	pop	{r7, pc}
 800eb4c:	080027fd 	.word	0x080027fd

0800eb50 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800eb50:	b580      	push	{r7, lr}
 800eb52:	b08a      	sub	sp, #40	@ 0x28
 800eb54:	af00      	add	r7, sp, #0
 800eb56:	60f8      	str	r0, [r7, #12]
 800eb58:	60b9      	str	r1, [r7, #8]
 800eb5a:	4613      	mov	r3, r2
 800eb5c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800eb5e:	68fb      	ldr	r3, [r7, #12]
 800eb60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800eb64:	2b20      	cmp	r3, #32
 800eb66:	d167      	bne.n	800ec38 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800eb68:	68bb      	ldr	r3, [r7, #8]
 800eb6a:	2b00      	cmp	r3, #0
 800eb6c:	d002      	beq.n	800eb74 <HAL_UART_Transmit_DMA+0x24>
 800eb6e:	88fb      	ldrh	r3, [r7, #6]
 800eb70:	2b00      	cmp	r3, #0
 800eb72:	d101      	bne.n	800eb78 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800eb74:	2301      	movs	r3, #1
 800eb76:	e060      	b.n	800ec3a <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800eb78:	68fb      	ldr	r3, [r7, #12]
 800eb7a:	68ba      	ldr	r2, [r7, #8]
 800eb7c:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800eb7e:	68fb      	ldr	r3, [r7, #12]
 800eb80:	88fa      	ldrh	r2, [r7, #6]
 800eb82:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800eb86:	68fb      	ldr	r3, [r7, #12]
 800eb88:	88fa      	ldrh	r2, [r7, #6]
 800eb8a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800eb8e:	68fb      	ldr	r3, [r7, #12]
 800eb90:	2200      	movs	r2, #0
 800eb92:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800eb96:	68fb      	ldr	r3, [r7, #12]
 800eb98:	2221      	movs	r2, #33	@ 0x21
 800eb9a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800eb9e:	68fb      	ldr	r3, [r7, #12]
 800eba0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800eba2:	2b00      	cmp	r3, #0
 800eba4:	d028      	beq.n	800ebf8 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800eba6:	68fb      	ldr	r3, [r7, #12]
 800eba8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ebaa:	4a26      	ldr	r2, [pc, #152]	@ (800ec44 <HAL_UART_Transmit_DMA+0xf4>)
 800ebac:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800ebae:	68fb      	ldr	r3, [r7, #12]
 800ebb0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ebb2:	4a25      	ldr	r2, [pc, #148]	@ (800ec48 <HAL_UART_Transmit_DMA+0xf8>)
 800ebb4:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800ebb6:	68fb      	ldr	r3, [r7, #12]
 800ebb8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ebba:	4a24      	ldr	r2, [pc, #144]	@ (800ec4c <HAL_UART_Transmit_DMA+0xfc>)
 800ebbc:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800ebbe:	68fb      	ldr	r3, [r7, #12]
 800ebc0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ebc2:	2200      	movs	r2, #0
 800ebc4:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800ebc6:	68fb      	ldr	r3, [r7, #12]
 800ebc8:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800ebca:	68fb      	ldr	r3, [r7, #12]
 800ebcc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ebce:	4619      	mov	r1, r3
 800ebd0:	68fb      	ldr	r3, [r7, #12]
 800ebd2:	681b      	ldr	r3, [r3, #0]
 800ebd4:	3328      	adds	r3, #40	@ 0x28
 800ebd6:	461a      	mov	r2, r3
 800ebd8:	88fb      	ldrh	r3, [r7, #6]
 800ebda:	f7f4 fea9 	bl	8003930 <HAL_DMA_Start_IT>
 800ebde:	4603      	mov	r3, r0
 800ebe0:	2b00      	cmp	r3, #0
 800ebe2:	d009      	beq.n	800ebf8 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800ebe4:	68fb      	ldr	r3, [r7, #12]
 800ebe6:	2210      	movs	r2, #16
 800ebe8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800ebec:	68fb      	ldr	r3, [r7, #12]
 800ebee:	2220      	movs	r2, #32
 800ebf0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800ebf4:	2301      	movs	r3, #1
 800ebf6:	e020      	b.n	800ec3a <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800ebf8:	68fb      	ldr	r3, [r7, #12]
 800ebfa:	681b      	ldr	r3, [r3, #0]
 800ebfc:	2240      	movs	r2, #64	@ 0x40
 800ebfe:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ec00:	68fb      	ldr	r3, [r7, #12]
 800ec02:	681b      	ldr	r3, [r3, #0]
 800ec04:	3308      	adds	r3, #8
 800ec06:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ec08:	697b      	ldr	r3, [r7, #20]
 800ec0a:	e853 3f00 	ldrex	r3, [r3]
 800ec0e:	613b      	str	r3, [r7, #16]
   return(result);
 800ec10:	693b      	ldr	r3, [r7, #16]
 800ec12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ec16:	627b      	str	r3, [r7, #36]	@ 0x24
 800ec18:	68fb      	ldr	r3, [r7, #12]
 800ec1a:	681b      	ldr	r3, [r3, #0]
 800ec1c:	3308      	adds	r3, #8
 800ec1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ec20:	623a      	str	r2, [r7, #32]
 800ec22:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ec24:	69f9      	ldr	r1, [r7, #28]
 800ec26:	6a3a      	ldr	r2, [r7, #32]
 800ec28:	e841 2300 	strex	r3, r2, [r1]
 800ec2c:	61bb      	str	r3, [r7, #24]
   return(result);
 800ec2e:	69bb      	ldr	r3, [r7, #24]
 800ec30:	2b00      	cmp	r3, #0
 800ec32:	d1e5      	bne.n	800ec00 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800ec34:	2300      	movs	r3, #0
 800ec36:	e000      	b.n	800ec3a <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800ec38:	2302      	movs	r3, #2
  }
}
 800ec3a:	4618      	mov	r0, r3
 800ec3c:	3728      	adds	r7, #40	@ 0x28
 800ec3e:	46bd      	mov	sp, r7
 800ec40:	bd80      	pop	{r7, pc}
 800ec42:	bf00      	nop
 800ec44:	080106e1 	.word	0x080106e1
 800ec48:	0801077b 	.word	0x0801077b
 800ec4c:	08010911 	.word	0x08010911

0800ec50 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ec50:	b580      	push	{r7, lr}
 800ec52:	b08a      	sub	sp, #40	@ 0x28
 800ec54:	af00      	add	r7, sp, #0
 800ec56:	60f8      	str	r0, [r7, #12]
 800ec58:	60b9      	str	r1, [r7, #8]
 800ec5a:	4613      	mov	r3, r2
 800ec5c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800ec5e:	68fb      	ldr	r3, [r7, #12]
 800ec60:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ec64:	2b20      	cmp	r3, #32
 800ec66:	d137      	bne.n	800ecd8 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800ec68:	68bb      	ldr	r3, [r7, #8]
 800ec6a:	2b00      	cmp	r3, #0
 800ec6c:	d002      	beq.n	800ec74 <HAL_UART_Receive_DMA+0x24>
 800ec6e:	88fb      	ldrh	r3, [r7, #6]
 800ec70:	2b00      	cmp	r3, #0
 800ec72:	d101      	bne.n	800ec78 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800ec74:	2301      	movs	r3, #1
 800ec76:	e030      	b.n	800ecda <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ec78:	68fb      	ldr	r3, [r7, #12]
 800ec7a:	2200      	movs	r2, #0
 800ec7c:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ec7e:	68fb      	ldr	r3, [r7, #12]
 800ec80:	681b      	ldr	r3, [r3, #0]
 800ec82:	4a18      	ldr	r2, [pc, #96]	@ (800ece4 <HAL_UART_Receive_DMA+0x94>)
 800ec84:	4293      	cmp	r3, r2
 800ec86:	d01f      	beq.n	800ecc8 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ec88:	68fb      	ldr	r3, [r7, #12]
 800ec8a:	681b      	ldr	r3, [r3, #0]
 800ec8c:	685b      	ldr	r3, [r3, #4]
 800ec8e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ec92:	2b00      	cmp	r3, #0
 800ec94:	d018      	beq.n	800ecc8 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ec96:	68fb      	ldr	r3, [r7, #12]
 800ec98:	681b      	ldr	r3, [r3, #0]
 800ec9a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ec9c:	697b      	ldr	r3, [r7, #20]
 800ec9e:	e853 3f00 	ldrex	r3, [r3]
 800eca2:	613b      	str	r3, [r7, #16]
   return(result);
 800eca4:	693b      	ldr	r3, [r7, #16]
 800eca6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800ecaa:	627b      	str	r3, [r7, #36]	@ 0x24
 800ecac:	68fb      	ldr	r3, [r7, #12]
 800ecae:	681b      	ldr	r3, [r3, #0]
 800ecb0:	461a      	mov	r2, r3
 800ecb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ecb4:	623b      	str	r3, [r7, #32]
 800ecb6:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ecb8:	69f9      	ldr	r1, [r7, #28]
 800ecba:	6a3a      	ldr	r2, [r7, #32]
 800ecbc:	e841 2300 	strex	r3, r2, [r1]
 800ecc0:	61bb      	str	r3, [r7, #24]
   return(result);
 800ecc2:	69bb      	ldr	r3, [r7, #24]
 800ecc4:	2b00      	cmp	r3, #0
 800ecc6:	d1e6      	bne.n	800ec96 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800ecc8:	88fb      	ldrh	r3, [r7, #6]
 800ecca:	461a      	mov	r2, r3
 800eccc:	68b9      	ldr	r1, [r7, #8]
 800ecce:	68f8      	ldr	r0, [r7, #12]
 800ecd0:	f001 fbb8 	bl	8010444 <UART_Start_Receive_DMA>
 800ecd4:	4603      	mov	r3, r0
 800ecd6:	e000      	b.n	800ecda <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800ecd8:	2302      	movs	r3, #2
  }
}
 800ecda:	4618      	mov	r0, r3
 800ecdc:	3728      	adds	r7, #40	@ 0x28
 800ecde:	46bd      	mov	sp, r7
 800ece0:	bd80      	pop	{r7, pc}
 800ece2:	bf00      	nop
 800ece4:	58000c00 	.word	0x58000c00

0800ece8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ece8:	b580      	push	{r7, lr}
 800ecea:	b0ba      	sub	sp, #232	@ 0xe8
 800ecec:	af00      	add	r7, sp, #0
 800ecee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800ecf0:	687b      	ldr	r3, [r7, #4]
 800ecf2:	681b      	ldr	r3, [r3, #0]
 800ecf4:	69db      	ldr	r3, [r3, #28]
 800ecf6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ecfa:	687b      	ldr	r3, [r7, #4]
 800ecfc:	681b      	ldr	r3, [r3, #0]
 800ecfe:	681b      	ldr	r3, [r3, #0]
 800ed00:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ed04:	687b      	ldr	r3, [r7, #4]
 800ed06:	681b      	ldr	r3, [r3, #0]
 800ed08:	689b      	ldr	r3, [r3, #8]
 800ed0a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800ed0e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800ed12:	f640 030f 	movw	r3, #2063	@ 0x80f
 800ed16:	4013      	ands	r3, r2
 800ed18:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800ed1c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ed20:	2b00      	cmp	r3, #0
 800ed22:	d11b      	bne.n	800ed5c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ed24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ed28:	f003 0320 	and.w	r3, r3, #32
 800ed2c:	2b00      	cmp	r3, #0
 800ed2e:	d015      	beq.n	800ed5c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ed30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ed34:	f003 0320 	and.w	r3, r3, #32
 800ed38:	2b00      	cmp	r3, #0
 800ed3a:	d105      	bne.n	800ed48 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800ed3c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ed40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ed44:	2b00      	cmp	r3, #0
 800ed46:	d009      	beq.n	800ed5c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800ed48:	687b      	ldr	r3, [r7, #4]
 800ed4a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ed4c:	2b00      	cmp	r3, #0
 800ed4e:	f000 83a5 	beq.w	800f49c <HAL_UART_IRQHandler+0x7b4>
      {
        huart->RxISR(huart);
 800ed52:	687b      	ldr	r3, [r7, #4]
 800ed54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ed56:	6878      	ldr	r0, [r7, #4]
 800ed58:	4798      	blx	r3
      }
      return;
 800ed5a:	e39f      	b.n	800f49c <HAL_UART_IRQHandler+0x7b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800ed5c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ed60:	2b00      	cmp	r3, #0
 800ed62:	f000 8129 	beq.w	800efb8 <HAL_UART_IRQHandler+0x2d0>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800ed66:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800ed6a:	4b90      	ldr	r3, [pc, #576]	@ (800efac <HAL_UART_IRQHandler+0x2c4>)
 800ed6c:	4013      	ands	r3, r2
 800ed6e:	2b00      	cmp	r3, #0
 800ed70:	d106      	bne.n	800ed80 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800ed72:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800ed76:	4b8e      	ldr	r3, [pc, #568]	@ (800efb0 <HAL_UART_IRQHandler+0x2c8>)
 800ed78:	4013      	ands	r3, r2
 800ed7a:	2b00      	cmp	r3, #0
 800ed7c:	f000 811c 	beq.w	800efb8 <HAL_UART_IRQHandler+0x2d0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ed80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ed84:	f003 0301 	and.w	r3, r3, #1
 800ed88:	2b00      	cmp	r3, #0
 800ed8a:	d011      	beq.n	800edb0 <HAL_UART_IRQHandler+0xc8>
 800ed8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ed90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ed94:	2b00      	cmp	r3, #0
 800ed96:	d00b      	beq.n	800edb0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	681b      	ldr	r3, [r3, #0]
 800ed9c:	2201      	movs	r2, #1
 800ed9e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800eda0:	687b      	ldr	r3, [r7, #4]
 800eda2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800eda6:	f043 0201 	orr.w	r2, r3, #1
 800edaa:	687b      	ldr	r3, [r7, #4]
 800edac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800edb0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800edb4:	f003 0302 	and.w	r3, r3, #2
 800edb8:	2b00      	cmp	r3, #0
 800edba:	d011      	beq.n	800ede0 <HAL_UART_IRQHandler+0xf8>
 800edbc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800edc0:	f003 0301 	and.w	r3, r3, #1
 800edc4:	2b00      	cmp	r3, #0
 800edc6:	d00b      	beq.n	800ede0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800edc8:	687b      	ldr	r3, [r7, #4]
 800edca:	681b      	ldr	r3, [r3, #0]
 800edcc:	2202      	movs	r2, #2
 800edce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800edd0:	687b      	ldr	r3, [r7, #4]
 800edd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800edd6:	f043 0204 	orr.w	r2, r3, #4
 800edda:	687b      	ldr	r3, [r7, #4]
 800eddc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ede0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ede4:	f003 0304 	and.w	r3, r3, #4
 800ede8:	2b00      	cmp	r3, #0
 800edea:	d011      	beq.n	800ee10 <HAL_UART_IRQHandler+0x128>
 800edec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800edf0:	f003 0301 	and.w	r3, r3, #1
 800edf4:	2b00      	cmp	r3, #0
 800edf6:	d00b      	beq.n	800ee10 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800edf8:	687b      	ldr	r3, [r7, #4]
 800edfa:	681b      	ldr	r3, [r3, #0]
 800edfc:	2204      	movs	r2, #4
 800edfe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ee00:	687b      	ldr	r3, [r7, #4]
 800ee02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ee06:	f043 0202 	orr.w	r2, r3, #2
 800ee0a:	687b      	ldr	r3, [r7, #4]
 800ee0c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800ee10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ee14:	f003 0308 	and.w	r3, r3, #8
 800ee18:	2b00      	cmp	r3, #0
 800ee1a:	d017      	beq.n	800ee4c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ee1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ee20:	f003 0320 	and.w	r3, r3, #32
 800ee24:	2b00      	cmp	r3, #0
 800ee26:	d105      	bne.n	800ee34 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800ee28:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800ee2c:	4b5f      	ldr	r3, [pc, #380]	@ (800efac <HAL_UART_IRQHandler+0x2c4>)
 800ee2e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ee30:	2b00      	cmp	r3, #0
 800ee32:	d00b      	beq.n	800ee4c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ee34:	687b      	ldr	r3, [r7, #4]
 800ee36:	681b      	ldr	r3, [r3, #0]
 800ee38:	2208      	movs	r2, #8
 800ee3a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ee3c:	687b      	ldr	r3, [r7, #4]
 800ee3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ee42:	f043 0208 	orr.w	r2, r3, #8
 800ee46:	687b      	ldr	r3, [r7, #4]
 800ee48:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800ee4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ee50:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ee54:	2b00      	cmp	r3, #0
 800ee56:	d012      	beq.n	800ee7e <HAL_UART_IRQHandler+0x196>
 800ee58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ee5c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800ee60:	2b00      	cmp	r3, #0
 800ee62:	d00c      	beq.n	800ee7e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ee64:	687b      	ldr	r3, [r7, #4]
 800ee66:	681b      	ldr	r3, [r3, #0]
 800ee68:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ee6c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800ee6e:	687b      	ldr	r3, [r7, #4]
 800ee70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ee74:	f043 0220 	orr.w	r2, r3, #32
 800ee78:	687b      	ldr	r3, [r7, #4]
 800ee7a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ee7e:	687b      	ldr	r3, [r7, #4]
 800ee80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ee84:	2b00      	cmp	r3, #0
 800ee86:	f000 830b 	beq.w	800f4a0 <HAL_UART_IRQHandler+0x7b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ee8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ee8e:	f003 0320 	and.w	r3, r3, #32
 800ee92:	2b00      	cmp	r3, #0
 800ee94:	d013      	beq.n	800eebe <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ee96:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ee9a:	f003 0320 	and.w	r3, r3, #32
 800ee9e:	2b00      	cmp	r3, #0
 800eea0:	d105      	bne.n	800eeae <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800eea2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800eea6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800eeaa:	2b00      	cmp	r3, #0
 800eeac:	d007      	beq.n	800eebe <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800eeae:	687b      	ldr	r3, [r7, #4]
 800eeb0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800eeb2:	2b00      	cmp	r3, #0
 800eeb4:	d003      	beq.n	800eebe <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800eeb6:	687b      	ldr	r3, [r7, #4]
 800eeb8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800eeba:	6878      	ldr	r0, [r7, #4]
 800eebc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800eebe:	687b      	ldr	r3, [r7, #4]
 800eec0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800eec4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800eec8:	687b      	ldr	r3, [r7, #4]
 800eeca:	681b      	ldr	r3, [r3, #0]
 800eecc:	689b      	ldr	r3, [r3, #8]
 800eece:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800eed2:	2b40      	cmp	r3, #64	@ 0x40
 800eed4:	d005      	beq.n	800eee2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800eed6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800eeda:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800eede:	2b00      	cmp	r3, #0
 800eee0:	d058      	beq.n	800ef94 <HAL_UART_IRQHandler+0x2ac>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800eee2:	6878      	ldr	r0, [r7, #4]
 800eee4:	f001 fb96 	bl	8010614 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800eee8:	687b      	ldr	r3, [r7, #4]
 800eeea:	681b      	ldr	r3, [r3, #0]
 800eeec:	689b      	ldr	r3, [r3, #8]
 800eeee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800eef2:	2b40      	cmp	r3, #64	@ 0x40
 800eef4:	d148      	bne.n	800ef88 <HAL_UART_IRQHandler+0x2a0>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800eef6:	687b      	ldr	r3, [r7, #4]
 800eef8:	681b      	ldr	r3, [r3, #0]
 800eefa:	3308      	adds	r3, #8
 800eefc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ef00:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ef04:	e853 3f00 	ldrex	r3, [r3]
 800ef08:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800ef0c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ef10:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ef14:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800ef18:	687b      	ldr	r3, [r7, #4]
 800ef1a:	681b      	ldr	r3, [r3, #0]
 800ef1c:	3308      	adds	r3, #8
 800ef1e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800ef22:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800ef26:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ef2a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800ef2e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800ef32:	e841 2300 	strex	r3, r2, [r1]
 800ef36:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800ef3a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ef3e:	2b00      	cmp	r3, #0
 800ef40:	d1d9      	bne.n	800eef6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800ef42:	687b      	ldr	r3, [r7, #4]
 800ef44:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ef48:	2b00      	cmp	r3, #0
 800ef4a:	d017      	beq.n	800ef7c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ef4c:	687b      	ldr	r3, [r7, #4]
 800ef4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ef52:	4a18      	ldr	r2, [pc, #96]	@ (800efb4 <HAL_UART_IRQHandler+0x2cc>)
 800ef54:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ef56:	687b      	ldr	r3, [r7, #4]
 800ef58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ef5c:	4618      	mov	r0, r3
 800ef5e:	f7f5 fa6f 	bl	8004440 <HAL_DMA_Abort_IT>
 800ef62:	4603      	mov	r3, r0
 800ef64:	2b00      	cmp	r3, #0
 800ef66:	d01f      	beq.n	800efa8 <HAL_UART_IRQHandler+0x2c0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ef68:	687b      	ldr	r3, [r7, #4]
 800ef6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ef6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ef70:	687a      	ldr	r2, [r7, #4]
 800ef72:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800ef76:	4610      	mov	r0, r2
 800ef78:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ef7a:	e015      	b.n	800efa8 <HAL_UART_IRQHandler+0x2c0>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 800ef7c:	687b      	ldr	r3, [r7, #4]
 800ef7e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800ef82:	6878      	ldr	r0, [r7, #4]
 800ef84:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ef86:	e00f      	b.n	800efa8 <HAL_UART_IRQHandler+0x2c0>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 800ef88:	687b      	ldr	r3, [r7, #4]
 800ef8a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800ef8e:	6878      	ldr	r0, [r7, #4]
 800ef90:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ef92:	e009      	b.n	800efa8 <HAL_UART_IRQHandler+0x2c0>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 800ef94:	687b      	ldr	r3, [r7, #4]
 800ef96:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800ef9a:	6878      	ldr	r0, [r7, #4]
 800ef9c:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ef9e:	687b      	ldr	r3, [r7, #4]
 800efa0:	2200      	movs	r2, #0
 800efa2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800efa6:	e27b      	b.n	800f4a0 <HAL_UART_IRQHandler+0x7b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800efa8:	bf00      	nop
    return;
 800efaa:	e279      	b.n	800f4a0 <HAL_UART_IRQHandler+0x7b8>
 800efac:	10000001 	.word	0x10000001
 800efb0:	04000120 	.word	0x04000120
 800efb4:	08010995 	.word	0x08010995

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800efb8:	687b      	ldr	r3, [r7, #4]
 800efba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800efbc:	2b01      	cmp	r3, #1
 800efbe:	f040 8209 	bne.w	800f3d4 <HAL_UART_IRQHandler+0x6ec>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800efc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800efc6:	f003 0310 	and.w	r3, r3, #16
 800efca:	2b00      	cmp	r3, #0
 800efcc:	f000 8202 	beq.w	800f3d4 <HAL_UART_IRQHandler+0x6ec>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800efd0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800efd4:	f003 0310 	and.w	r3, r3, #16
 800efd8:	2b00      	cmp	r3, #0
 800efda:	f000 81fb 	beq.w	800f3d4 <HAL_UART_IRQHandler+0x6ec>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800efde:	687b      	ldr	r3, [r7, #4]
 800efe0:	681b      	ldr	r3, [r3, #0]
 800efe2:	2210      	movs	r2, #16
 800efe4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800efe6:	687b      	ldr	r3, [r7, #4]
 800efe8:	681b      	ldr	r3, [r3, #0]
 800efea:	689b      	ldr	r3, [r3, #8]
 800efec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800eff0:	2b40      	cmp	r3, #64	@ 0x40
 800eff2:	f040 8171 	bne.w	800f2d8 <HAL_UART_IRQHandler+0x5f0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800eff6:	687b      	ldr	r3, [r7, #4]
 800eff8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800effc:	681b      	ldr	r3, [r3, #0]
 800effe:	4aa6      	ldr	r2, [pc, #664]	@ (800f298 <HAL_UART_IRQHandler+0x5b0>)
 800f000:	4293      	cmp	r3, r2
 800f002:	d068      	beq.n	800f0d6 <HAL_UART_IRQHandler+0x3ee>
 800f004:	687b      	ldr	r3, [r7, #4]
 800f006:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f00a:	681b      	ldr	r3, [r3, #0]
 800f00c:	4aa3      	ldr	r2, [pc, #652]	@ (800f29c <HAL_UART_IRQHandler+0x5b4>)
 800f00e:	4293      	cmp	r3, r2
 800f010:	d061      	beq.n	800f0d6 <HAL_UART_IRQHandler+0x3ee>
 800f012:	687b      	ldr	r3, [r7, #4]
 800f014:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f018:	681b      	ldr	r3, [r3, #0]
 800f01a:	4aa1      	ldr	r2, [pc, #644]	@ (800f2a0 <HAL_UART_IRQHandler+0x5b8>)
 800f01c:	4293      	cmp	r3, r2
 800f01e:	d05a      	beq.n	800f0d6 <HAL_UART_IRQHandler+0x3ee>
 800f020:	687b      	ldr	r3, [r7, #4]
 800f022:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f026:	681b      	ldr	r3, [r3, #0]
 800f028:	4a9e      	ldr	r2, [pc, #632]	@ (800f2a4 <HAL_UART_IRQHandler+0x5bc>)
 800f02a:	4293      	cmp	r3, r2
 800f02c:	d053      	beq.n	800f0d6 <HAL_UART_IRQHandler+0x3ee>
 800f02e:	687b      	ldr	r3, [r7, #4]
 800f030:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f034:	681b      	ldr	r3, [r3, #0]
 800f036:	4a9c      	ldr	r2, [pc, #624]	@ (800f2a8 <HAL_UART_IRQHandler+0x5c0>)
 800f038:	4293      	cmp	r3, r2
 800f03a:	d04c      	beq.n	800f0d6 <HAL_UART_IRQHandler+0x3ee>
 800f03c:	687b      	ldr	r3, [r7, #4]
 800f03e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f042:	681b      	ldr	r3, [r3, #0]
 800f044:	4a99      	ldr	r2, [pc, #612]	@ (800f2ac <HAL_UART_IRQHandler+0x5c4>)
 800f046:	4293      	cmp	r3, r2
 800f048:	d045      	beq.n	800f0d6 <HAL_UART_IRQHandler+0x3ee>
 800f04a:	687b      	ldr	r3, [r7, #4]
 800f04c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f050:	681b      	ldr	r3, [r3, #0]
 800f052:	4a97      	ldr	r2, [pc, #604]	@ (800f2b0 <HAL_UART_IRQHandler+0x5c8>)
 800f054:	4293      	cmp	r3, r2
 800f056:	d03e      	beq.n	800f0d6 <HAL_UART_IRQHandler+0x3ee>
 800f058:	687b      	ldr	r3, [r7, #4]
 800f05a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f05e:	681b      	ldr	r3, [r3, #0]
 800f060:	4a94      	ldr	r2, [pc, #592]	@ (800f2b4 <HAL_UART_IRQHandler+0x5cc>)
 800f062:	4293      	cmp	r3, r2
 800f064:	d037      	beq.n	800f0d6 <HAL_UART_IRQHandler+0x3ee>
 800f066:	687b      	ldr	r3, [r7, #4]
 800f068:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f06c:	681b      	ldr	r3, [r3, #0]
 800f06e:	4a92      	ldr	r2, [pc, #584]	@ (800f2b8 <HAL_UART_IRQHandler+0x5d0>)
 800f070:	4293      	cmp	r3, r2
 800f072:	d030      	beq.n	800f0d6 <HAL_UART_IRQHandler+0x3ee>
 800f074:	687b      	ldr	r3, [r7, #4]
 800f076:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f07a:	681b      	ldr	r3, [r3, #0]
 800f07c:	4a8f      	ldr	r2, [pc, #572]	@ (800f2bc <HAL_UART_IRQHandler+0x5d4>)
 800f07e:	4293      	cmp	r3, r2
 800f080:	d029      	beq.n	800f0d6 <HAL_UART_IRQHandler+0x3ee>
 800f082:	687b      	ldr	r3, [r7, #4]
 800f084:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f088:	681b      	ldr	r3, [r3, #0]
 800f08a:	4a8d      	ldr	r2, [pc, #564]	@ (800f2c0 <HAL_UART_IRQHandler+0x5d8>)
 800f08c:	4293      	cmp	r3, r2
 800f08e:	d022      	beq.n	800f0d6 <HAL_UART_IRQHandler+0x3ee>
 800f090:	687b      	ldr	r3, [r7, #4]
 800f092:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f096:	681b      	ldr	r3, [r3, #0]
 800f098:	4a8a      	ldr	r2, [pc, #552]	@ (800f2c4 <HAL_UART_IRQHandler+0x5dc>)
 800f09a:	4293      	cmp	r3, r2
 800f09c:	d01b      	beq.n	800f0d6 <HAL_UART_IRQHandler+0x3ee>
 800f09e:	687b      	ldr	r3, [r7, #4]
 800f0a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f0a4:	681b      	ldr	r3, [r3, #0]
 800f0a6:	4a88      	ldr	r2, [pc, #544]	@ (800f2c8 <HAL_UART_IRQHandler+0x5e0>)
 800f0a8:	4293      	cmp	r3, r2
 800f0aa:	d014      	beq.n	800f0d6 <HAL_UART_IRQHandler+0x3ee>
 800f0ac:	687b      	ldr	r3, [r7, #4]
 800f0ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f0b2:	681b      	ldr	r3, [r3, #0]
 800f0b4:	4a85      	ldr	r2, [pc, #532]	@ (800f2cc <HAL_UART_IRQHandler+0x5e4>)
 800f0b6:	4293      	cmp	r3, r2
 800f0b8:	d00d      	beq.n	800f0d6 <HAL_UART_IRQHandler+0x3ee>
 800f0ba:	687b      	ldr	r3, [r7, #4]
 800f0bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f0c0:	681b      	ldr	r3, [r3, #0]
 800f0c2:	4a83      	ldr	r2, [pc, #524]	@ (800f2d0 <HAL_UART_IRQHandler+0x5e8>)
 800f0c4:	4293      	cmp	r3, r2
 800f0c6:	d006      	beq.n	800f0d6 <HAL_UART_IRQHandler+0x3ee>
 800f0c8:	687b      	ldr	r3, [r7, #4]
 800f0ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f0ce:	681b      	ldr	r3, [r3, #0]
 800f0d0:	4a80      	ldr	r2, [pc, #512]	@ (800f2d4 <HAL_UART_IRQHandler+0x5ec>)
 800f0d2:	4293      	cmp	r3, r2
 800f0d4:	d106      	bne.n	800f0e4 <HAL_UART_IRQHandler+0x3fc>
 800f0d6:	687b      	ldr	r3, [r7, #4]
 800f0d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f0dc:	681b      	ldr	r3, [r3, #0]
 800f0de:	685b      	ldr	r3, [r3, #4]
 800f0e0:	b29b      	uxth	r3, r3
 800f0e2:	e005      	b.n	800f0f0 <HAL_UART_IRQHandler+0x408>
 800f0e4:	687b      	ldr	r3, [r7, #4]
 800f0e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f0ea:	681b      	ldr	r3, [r3, #0]
 800f0ec:	685b      	ldr	r3, [r3, #4]
 800f0ee:	b29b      	uxth	r3, r3
 800f0f0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800f0f4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800f0f8:	2b00      	cmp	r3, #0
 800f0fa:	f000 80af 	beq.w	800f25c <HAL_UART_IRQHandler+0x574>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800f0fe:	687b      	ldr	r3, [r7, #4]
 800f100:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f104:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f108:	429a      	cmp	r2, r3
 800f10a:	f080 80a7 	bcs.w	800f25c <HAL_UART_IRQHandler+0x574>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800f10e:	687b      	ldr	r3, [r7, #4]
 800f110:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f114:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800f118:	687b      	ldr	r3, [r7, #4]
 800f11a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f11e:	69db      	ldr	r3, [r3, #28]
 800f120:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f124:	f000 8087 	beq.w	800f236 <HAL_UART_IRQHandler+0x54e>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f128:	687b      	ldr	r3, [r7, #4]
 800f12a:	681b      	ldr	r3, [r3, #0]
 800f12c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f130:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800f134:	e853 3f00 	ldrex	r3, [r3]
 800f138:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800f13c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800f140:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f144:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800f148:	687b      	ldr	r3, [r7, #4]
 800f14a:	681b      	ldr	r3, [r3, #0]
 800f14c:	461a      	mov	r2, r3
 800f14e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800f152:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f156:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f15a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800f15e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800f162:	e841 2300 	strex	r3, r2, [r1]
 800f166:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800f16a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f16e:	2b00      	cmp	r3, #0
 800f170:	d1da      	bne.n	800f128 <HAL_UART_IRQHandler+0x440>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f172:	687b      	ldr	r3, [r7, #4]
 800f174:	681b      	ldr	r3, [r3, #0]
 800f176:	3308      	adds	r3, #8
 800f178:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f17a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800f17c:	e853 3f00 	ldrex	r3, [r3]
 800f180:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800f182:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f184:	f023 0301 	bic.w	r3, r3, #1
 800f188:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800f18c:	687b      	ldr	r3, [r7, #4]
 800f18e:	681b      	ldr	r3, [r3, #0]
 800f190:	3308      	adds	r3, #8
 800f192:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800f196:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800f19a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f19c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800f19e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800f1a2:	e841 2300 	strex	r3, r2, [r1]
 800f1a6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800f1a8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f1aa:	2b00      	cmp	r3, #0
 800f1ac:	d1e1      	bne.n	800f172 <HAL_UART_IRQHandler+0x48a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f1ae:	687b      	ldr	r3, [r7, #4]
 800f1b0:	681b      	ldr	r3, [r3, #0]
 800f1b2:	3308      	adds	r3, #8
 800f1b4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f1b6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f1b8:	e853 3f00 	ldrex	r3, [r3]
 800f1bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800f1be:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f1c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f1c4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800f1c8:	687b      	ldr	r3, [r7, #4]
 800f1ca:	681b      	ldr	r3, [r3, #0]
 800f1cc:	3308      	adds	r3, #8
 800f1ce:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800f1d2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800f1d4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f1d6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800f1d8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800f1da:	e841 2300 	strex	r3, r2, [r1]
 800f1de:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800f1e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f1e2:	2b00      	cmp	r3, #0
 800f1e4:	d1e3      	bne.n	800f1ae <HAL_UART_IRQHandler+0x4c6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800f1e6:	687b      	ldr	r3, [r7, #4]
 800f1e8:	2220      	movs	r2, #32
 800f1ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f1ee:	687b      	ldr	r3, [r7, #4]
 800f1f0:	2200      	movs	r2, #0
 800f1f2:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f1f4:	687b      	ldr	r3, [r7, #4]
 800f1f6:	681b      	ldr	r3, [r3, #0]
 800f1f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f1fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f1fc:	e853 3f00 	ldrex	r3, [r3]
 800f200:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800f202:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f204:	f023 0310 	bic.w	r3, r3, #16
 800f208:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800f20c:	687b      	ldr	r3, [r7, #4]
 800f20e:	681b      	ldr	r3, [r3, #0]
 800f210:	461a      	mov	r2, r3
 800f212:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f216:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f218:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f21a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800f21c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f21e:	e841 2300 	strex	r3, r2, [r1]
 800f222:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800f224:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f226:	2b00      	cmp	r3, #0
 800f228:	d1e4      	bne.n	800f1f4 <HAL_UART_IRQHandler+0x50c>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800f22a:	687b      	ldr	r3, [r7, #4]
 800f22c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f230:	4618      	mov	r0, r3
 800f232:	f7f4 fde7 	bl	8003e04 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f236:	687b      	ldr	r3, [r7, #4]
 800f238:	2202      	movs	r2, #2
 800f23a:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800f23c:	687b      	ldr	r3, [r7, #4]
 800f23e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800f242:	687a      	ldr	r2, [r7, #4]
 800f244:	f8b2 105c 	ldrh.w	r1, [r2, #92]	@ 0x5c
 800f248:	687a      	ldr	r2, [r7, #4]
 800f24a:	f8b2 205e 	ldrh.w	r2, [r2, #94]	@ 0x5e
 800f24e:	b292      	uxth	r2, r2
 800f250:	1a8a      	subs	r2, r1, r2
 800f252:	b292      	uxth	r2, r2
 800f254:	4611      	mov	r1, r2
 800f256:	6878      	ldr	r0, [r7, #4]
 800f258:	4798      	blx	r3
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800f25a:	e123      	b.n	800f4a4 <HAL_UART_IRQHandler+0x7bc>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800f25c:	687b      	ldr	r3, [r7, #4]
 800f25e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f262:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f266:	429a      	cmp	r2, r3
 800f268:	f040 811c 	bne.w	800f4a4 <HAL_UART_IRQHandler+0x7bc>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800f26c:	687b      	ldr	r3, [r7, #4]
 800f26e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f272:	69db      	ldr	r3, [r3, #28]
 800f274:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f278:	f040 8114 	bne.w	800f4a4 <HAL_UART_IRQHandler+0x7bc>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f27c:	687b      	ldr	r3, [r7, #4]
 800f27e:	2202      	movs	r2, #2
 800f280:	671a      	str	r2, [r3, #112]	@ 0x70
            huart->RxEventCallback(huart, huart->RxXferSize);
 800f282:	687b      	ldr	r3, [r7, #4]
 800f284:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800f288:	687a      	ldr	r2, [r7, #4]
 800f28a:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800f28e:	4611      	mov	r1, r2
 800f290:	6878      	ldr	r0, [r7, #4]
 800f292:	4798      	blx	r3
      return;
 800f294:	e106      	b.n	800f4a4 <HAL_UART_IRQHandler+0x7bc>
 800f296:	bf00      	nop
 800f298:	40020010 	.word	0x40020010
 800f29c:	40020028 	.word	0x40020028
 800f2a0:	40020040 	.word	0x40020040
 800f2a4:	40020058 	.word	0x40020058
 800f2a8:	40020070 	.word	0x40020070
 800f2ac:	40020088 	.word	0x40020088
 800f2b0:	400200a0 	.word	0x400200a0
 800f2b4:	400200b8 	.word	0x400200b8
 800f2b8:	40020410 	.word	0x40020410
 800f2bc:	40020428 	.word	0x40020428
 800f2c0:	40020440 	.word	0x40020440
 800f2c4:	40020458 	.word	0x40020458
 800f2c8:	40020470 	.word	0x40020470
 800f2cc:	40020488 	.word	0x40020488
 800f2d0:	400204a0 	.word	0x400204a0
 800f2d4:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800f2d8:	687b      	ldr	r3, [r7, #4]
 800f2da:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800f2de:	687b      	ldr	r3, [r7, #4]
 800f2e0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f2e4:	b29b      	uxth	r3, r3
 800f2e6:	1ad3      	subs	r3, r2, r3
 800f2e8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800f2ec:	687b      	ldr	r3, [r7, #4]
 800f2ee:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f2f2:	b29b      	uxth	r3, r3
 800f2f4:	2b00      	cmp	r3, #0
 800f2f6:	f000 80d7 	beq.w	800f4a8 <HAL_UART_IRQHandler+0x7c0>
          && (nb_rx_data > 0U))
 800f2fa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800f2fe:	2b00      	cmp	r3, #0
 800f300:	f000 80d2 	beq.w	800f4a8 <HAL_UART_IRQHandler+0x7c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f304:	687b      	ldr	r3, [r7, #4]
 800f306:	681b      	ldr	r3, [r3, #0]
 800f308:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f30a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f30c:	e853 3f00 	ldrex	r3, [r3]
 800f310:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f312:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f314:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f318:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800f31c:	687b      	ldr	r3, [r7, #4]
 800f31e:	681b      	ldr	r3, [r3, #0]
 800f320:	461a      	mov	r2, r3
 800f322:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800f326:	647b      	str	r3, [r7, #68]	@ 0x44
 800f328:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f32a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f32c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f32e:	e841 2300 	strex	r3, r2, [r1]
 800f332:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f334:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f336:	2b00      	cmp	r3, #0
 800f338:	d1e4      	bne.n	800f304 <HAL_UART_IRQHandler+0x61c>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f33a:	687b      	ldr	r3, [r7, #4]
 800f33c:	681b      	ldr	r3, [r3, #0]
 800f33e:	3308      	adds	r3, #8
 800f340:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f344:	e853 3f00 	ldrex	r3, [r3]
 800f348:	623b      	str	r3, [r7, #32]
   return(result);
 800f34a:	6a3a      	ldr	r2, [r7, #32]
 800f34c:	4b59      	ldr	r3, [pc, #356]	@ (800f4b4 <HAL_UART_IRQHandler+0x7cc>)
 800f34e:	4013      	ands	r3, r2
 800f350:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800f354:	687b      	ldr	r3, [r7, #4]
 800f356:	681b      	ldr	r3, [r3, #0]
 800f358:	3308      	adds	r3, #8
 800f35a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800f35e:	633a      	str	r2, [r7, #48]	@ 0x30
 800f360:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f362:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f364:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f366:	e841 2300 	strex	r3, r2, [r1]
 800f36a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f36c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f36e:	2b00      	cmp	r3, #0
 800f370:	d1e3      	bne.n	800f33a <HAL_UART_IRQHandler+0x652>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800f372:	687b      	ldr	r3, [r7, #4]
 800f374:	2220      	movs	r2, #32
 800f376:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f37a:	687b      	ldr	r3, [r7, #4]
 800f37c:	2200      	movs	r2, #0
 800f37e:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800f380:	687b      	ldr	r3, [r7, #4]
 800f382:	2200      	movs	r2, #0
 800f384:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f386:	687b      	ldr	r3, [r7, #4]
 800f388:	681b      	ldr	r3, [r3, #0]
 800f38a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f38c:	693b      	ldr	r3, [r7, #16]
 800f38e:	e853 3f00 	ldrex	r3, [r3]
 800f392:	60fb      	str	r3, [r7, #12]
   return(result);
 800f394:	68fb      	ldr	r3, [r7, #12]
 800f396:	f023 0310 	bic.w	r3, r3, #16
 800f39a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800f39e:	687b      	ldr	r3, [r7, #4]
 800f3a0:	681b      	ldr	r3, [r3, #0]
 800f3a2:	461a      	mov	r2, r3
 800f3a4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800f3a8:	61fb      	str	r3, [r7, #28]
 800f3aa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f3ac:	69b9      	ldr	r1, [r7, #24]
 800f3ae:	69fa      	ldr	r2, [r7, #28]
 800f3b0:	e841 2300 	strex	r3, r2, [r1]
 800f3b4:	617b      	str	r3, [r7, #20]
   return(result);
 800f3b6:	697b      	ldr	r3, [r7, #20]
 800f3b8:	2b00      	cmp	r3, #0
 800f3ba:	d1e4      	bne.n	800f386 <HAL_UART_IRQHandler+0x69e>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f3bc:	687b      	ldr	r3, [r7, #4]
 800f3be:	2202      	movs	r2, #2
 800f3c0:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 800f3c2:	687b      	ldr	r3, [r7, #4]
 800f3c4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800f3c8:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 800f3cc:	4611      	mov	r1, r2
 800f3ce:	6878      	ldr	r0, [r7, #4]
 800f3d0:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800f3d2:	e069      	b.n	800f4a8 <HAL_UART_IRQHandler+0x7c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800f3d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f3d8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800f3dc:	2b00      	cmp	r3, #0
 800f3de:	d010      	beq.n	800f402 <HAL_UART_IRQHandler+0x71a>
 800f3e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f3e4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f3e8:	2b00      	cmp	r3, #0
 800f3ea:	d00a      	beq.n	800f402 <HAL_UART_IRQHandler+0x71a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800f3ec:	687b      	ldr	r3, [r7, #4]
 800f3ee:	681b      	ldr	r3, [r3, #0]
 800f3f0:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800f3f4:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 800f3f6:	687b      	ldr	r3, [r7, #4]
 800f3f8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800f3fc:	6878      	ldr	r0, [r7, #4]
 800f3fe:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f400:	e055      	b.n	800f4ae <HAL_UART_IRQHandler+0x7c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800f402:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f406:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f40a:	2b00      	cmp	r3, #0
 800f40c:	d014      	beq.n	800f438 <HAL_UART_IRQHandler+0x750>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800f40e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f412:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f416:	2b00      	cmp	r3, #0
 800f418:	d105      	bne.n	800f426 <HAL_UART_IRQHandler+0x73e>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800f41a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f41e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f422:	2b00      	cmp	r3, #0
 800f424:	d008      	beq.n	800f438 <HAL_UART_IRQHandler+0x750>
  {
    if (huart->TxISR != NULL)
 800f426:	687b      	ldr	r3, [r7, #4]
 800f428:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f42a:	2b00      	cmp	r3, #0
 800f42c:	d03e      	beq.n	800f4ac <HAL_UART_IRQHandler+0x7c4>
    {
      huart->TxISR(huart);
 800f42e:	687b      	ldr	r3, [r7, #4]
 800f430:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f432:	6878      	ldr	r0, [r7, #4]
 800f434:	4798      	blx	r3
    }
    return;
 800f436:	e039      	b.n	800f4ac <HAL_UART_IRQHandler+0x7c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800f438:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f43c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f440:	2b00      	cmp	r3, #0
 800f442:	d009      	beq.n	800f458 <HAL_UART_IRQHandler+0x770>
 800f444:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f448:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f44c:	2b00      	cmp	r3, #0
 800f44e:	d003      	beq.n	800f458 <HAL_UART_IRQHandler+0x770>
  {
    UART_EndTransmit_IT(huart);
 800f450:	6878      	ldr	r0, [r7, #4]
 800f452:	f001 fab3 	bl	80109bc <UART_EndTransmit_IT>
    return;
 800f456:	e02a      	b.n	800f4ae <HAL_UART_IRQHandler+0x7c6>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800f458:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f45c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f460:	2b00      	cmp	r3, #0
 800f462:	d00b      	beq.n	800f47c <HAL_UART_IRQHandler+0x794>
 800f464:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f468:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800f46c:	2b00      	cmp	r3, #0
 800f46e:	d005      	beq.n	800f47c <HAL_UART_IRQHandler+0x794>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
 800f470:	687b      	ldr	r3, [r7, #4]
 800f472:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800f476:	6878      	ldr	r0, [r7, #4]
 800f478:	4798      	blx	r3
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f47a:	e018      	b.n	800f4ae <HAL_UART_IRQHandler+0x7c6>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800f47c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f480:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800f484:	2b00      	cmp	r3, #0
 800f486:	d012      	beq.n	800f4ae <HAL_UART_IRQHandler+0x7c6>
 800f488:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f48c:	2b00      	cmp	r3, #0
 800f48e:	da0e      	bge.n	800f4ae <HAL_UART_IRQHandler+0x7c6>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
 800f490:	687b      	ldr	r3, [r7, #4]
 800f492:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800f496:	6878      	ldr	r0, [r7, #4]
 800f498:	4798      	blx	r3
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f49a:	e008      	b.n	800f4ae <HAL_UART_IRQHandler+0x7c6>
      return;
 800f49c:	bf00      	nop
 800f49e:	e006      	b.n	800f4ae <HAL_UART_IRQHandler+0x7c6>
    return;
 800f4a0:	bf00      	nop
 800f4a2:	e004      	b.n	800f4ae <HAL_UART_IRQHandler+0x7c6>
      return;
 800f4a4:	bf00      	nop
 800f4a6:	e002      	b.n	800f4ae <HAL_UART_IRQHandler+0x7c6>
      return;
 800f4a8:	bf00      	nop
 800f4aa:	e000      	b.n	800f4ae <HAL_UART_IRQHandler+0x7c6>
    return;
 800f4ac:	bf00      	nop
  }
}
 800f4ae:	37e8      	adds	r7, #232	@ 0xe8
 800f4b0:	46bd      	mov	sp, r7
 800f4b2:	bd80      	pop	{r7, pc}
 800f4b4:	effffffe 	.word	0xeffffffe

0800f4b8 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800f4b8:	b480      	push	{r7}
 800f4ba:	b083      	sub	sp, #12
 800f4bc:	af00      	add	r7, sp, #0
 800f4be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800f4c0:	bf00      	nop
 800f4c2:	370c      	adds	r7, #12
 800f4c4:	46bd      	mov	sp, r7
 800f4c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4ca:	4770      	bx	lr

0800f4cc <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800f4cc:	b480      	push	{r7}
 800f4ce:	b083      	sub	sp, #12
 800f4d0:	af00      	add	r7, sp, #0
 800f4d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800f4d4:	bf00      	nop
 800f4d6:	370c      	adds	r7, #12
 800f4d8:	46bd      	mov	sp, r7
 800f4da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4de:	4770      	bx	lr

0800f4e0 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800f4e0:	b480      	push	{r7}
 800f4e2:	b083      	sub	sp, #12
 800f4e4:	af00      	add	r7, sp, #0
 800f4e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800f4e8:	bf00      	nop
 800f4ea:	370c      	adds	r7, #12
 800f4ec:	46bd      	mov	sp, r7
 800f4ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4f2:	4770      	bx	lr

0800f4f4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800f4f4:	b480      	push	{r7}
 800f4f6:	b083      	sub	sp, #12
 800f4f8:	af00      	add	r7, sp, #0
 800f4fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800f4fc:	bf00      	nop
 800f4fe:	370c      	adds	r7, #12
 800f500:	46bd      	mov	sp, r7
 800f502:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f506:	4770      	bx	lr

0800f508 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 800f508:	b480      	push	{r7}
 800f50a:	b083      	sub	sp, #12
 800f50c:	af00      	add	r7, sp, #0
 800f50e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 800f510:	bf00      	nop
 800f512:	370c      	adds	r7, #12
 800f514:	46bd      	mov	sp, r7
 800f516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f51a:	4770      	bx	lr

0800f51c <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 800f51c:	b480      	push	{r7}
 800f51e:	b083      	sub	sp, #12
 800f520:	af00      	add	r7, sp, #0
 800f522:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 800f524:	bf00      	nop
 800f526:	370c      	adds	r7, #12
 800f528:	46bd      	mov	sp, r7
 800f52a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f52e:	4770      	bx	lr

0800f530 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800f530:	b480      	push	{r7}
 800f532:	b083      	sub	sp, #12
 800f534:	af00      	add	r7, sp, #0
 800f536:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 800f538:	bf00      	nop
 800f53a:	370c      	adds	r7, #12
 800f53c:	46bd      	mov	sp, r7
 800f53e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f542:	4770      	bx	lr

0800f544 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800f544:	b480      	push	{r7}
 800f546:	b083      	sub	sp, #12
 800f548:	af00      	add	r7, sp, #0
 800f54a:	6078      	str	r0, [r7, #4]
 800f54c:	460b      	mov	r3, r1
 800f54e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800f550:	bf00      	nop
 800f552:	370c      	adds	r7, #12
 800f554:	46bd      	mov	sp, r7
 800f556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f55a:	4770      	bx	lr

0800f55c <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 800f55c:	b480      	push	{r7}
 800f55e:	b083      	sub	sp, #12
 800f560:	af00      	add	r7, sp, #0
 800f562:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 800f564:	687b      	ldr	r3, [r7, #4]
 800f566:	4a1a      	ldr	r2, [pc, #104]	@ (800f5d0 <UART_InitCallbacksToDefault+0x74>)
 800f568:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 800f56c:	687b      	ldr	r3, [r7, #4]
 800f56e:	4a19      	ldr	r2, [pc, #100]	@ (800f5d4 <UART_InitCallbacksToDefault+0x78>)
 800f570:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 800f574:	687b      	ldr	r3, [r7, #4]
 800f576:	4a18      	ldr	r2, [pc, #96]	@ (800f5d8 <UART_InitCallbacksToDefault+0x7c>)
 800f578:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 800f57c:	687b      	ldr	r3, [r7, #4]
 800f57e:	4a17      	ldr	r2, [pc, #92]	@ (800f5dc <UART_InitCallbacksToDefault+0x80>)
 800f580:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 800f584:	687b      	ldr	r3, [r7, #4]
 800f586:	4a16      	ldr	r2, [pc, #88]	@ (800f5e0 <UART_InitCallbacksToDefault+0x84>)
 800f588:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 800f58c:	687b      	ldr	r3, [r7, #4]
 800f58e:	4a15      	ldr	r2, [pc, #84]	@ (800f5e4 <UART_InitCallbacksToDefault+0x88>)
 800f590:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 800f594:	687b      	ldr	r3, [r7, #4]
 800f596:	4a14      	ldr	r2, [pc, #80]	@ (800f5e8 <UART_InitCallbacksToDefault+0x8c>)
 800f598:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 800f59c:	687b      	ldr	r3, [r7, #4]
 800f59e:	4a13      	ldr	r2, [pc, #76]	@ (800f5ec <UART_InitCallbacksToDefault+0x90>)
 800f5a0:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 800f5a4:	687b      	ldr	r3, [r7, #4]
 800f5a6:	4a12      	ldr	r2, [pc, #72]	@ (800f5f0 <UART_InitCallbacksToDefault+0x94>)
 800f5a8:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
 800f5ac:	687b      	ldr	r3, [r7, #4]
 800f5ae:	4a11      	ldr	r2, [pc, #68]	@ (800f5f4 <UART_InitCallbacksToDefault+0x98>)
 800f5b0:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
 800f5b4:	687b      	ldr	r3, [r7, #4]
 800f5b6:	4a10      	ldr	r2, [pc, #64]	@ (800f5f8 <UART_InitCallbacksToDefault+0x9c>)
 800f5b8:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 800f5bc:	687b      	ldr	r3, [r7, #4]
 800f5be:	4a0f      	ldr	r2, [pc, #60]	@ (800f5fc <UART_InitCallbacksToDefault+0xa0>)
 800f5c0:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

}
 800f5c4:	bf00      	nop
 800f5c6:	370c      	adds	r7, #12
 800f5c8:	46bd      	mov	sp, r7
 800f5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5ce:	4770      	bx	lr
 800f5d0:	0800f4b9 	.word	0x0800f4b9
 800f5d4:	08019e71 	.word	0x08019e71
 800f5d8:	0800f4e1 	.word	0x0800f4e1
 800f5dc:	0800f4cd 	.word	0x0800f4cd
 800f5e0:	0800f4f5 	.word	0x0800f4f5
 800f5e4:	0800f509 	.word	0x0800f509
 800f5e8:	0800f51d 	.word	0x0800f51d
 800f5ec:	0800f531 	.word	0x0800f531
 800f5f0:	08010a17 	.word	0x08010a17
 800f5f4:	08010a2b 	.word	0x08010a2b
 800f5f8:	08010a3f 	.word	0x08010a3f
 800f5fc:	0800f545 	.word	0x0800f545

0800f600 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800f600:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f604:	b092      	sub	sp, #72	@ 0x48
 800f606:	af00      	add	r7, sp, #0
 800f608:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800f60a:	2300      	movs	r3, #0
 800f60c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800f610:	697b      	ldr	r3, [r7, #20]
 800f612:	689a      	ldr	r2, [r3, #8]
 800f614:	697b      	ldr	r3, [r7, #20]
 800f616:	691b      	ldr	r3, [r3, #16]
 800f618:	431a      	orrs	r2, r3
 800f61a:	697b      	ldr	r3, [r7, #20]
 800f61c:	695b      	ldr	r3, [r3, #20]
 800f61e:	431a      	orrs	r2, r3
 800f620:	697b      	ldr	r3, [r7, #20]
 800f622:	69db      	ldr	r3, [r3, #28]
 800f624:	4313      	orrs	r3, r2
 800f626:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800f628:	697b      	ldr	r3, [r7, #20]
 800f62a:	681b      	ldr	r3, [r3, #0]
 800f62c:	681a      	ldr	r2, [r3, #0]
 800f62e:	4bbe      	ldr	r3, [pc, #760]	@ (800f928 <UART_SetConfig+0x328>)
 800f630:	4013      	ands	r3, r2
 800f632:	697a      	ldr	r2, [r7, #20]
 800f634:	6812      	ldr	r2, [r2, #0]
 800f636:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800f638:	430b      	orrs	r3, r1
 800f63a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800f63c:	697b      	ldr	r3, [r7, #20]
 800f63e:	681b      	ldr	r3, [r3, #0]
 800f640:	685b      	ldr	r3, [r3, #4]
 800f642:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800f646:	697b      	ldr	r3, [r7, #20]
 800f648:	68da      	ldr	r2, [r3, #12]
 800f64a:	697b      	ldr	r3, [r7, #20]
 800f64c:	681b      	ldr	r3, [r3, #0]
 800f64e:	430a      	orrs	r2, r1
 800f650:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800f652:	697b      	ldr	r3, [r7, #20]
 800f654:	699b      	ldr	r3, [r3, #24]
 800f656:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800f658:	697b      	ldr	r3, [r7, #20]
 800f65a:	681b      	ldr	r3, [r3, #0]
 800f65c:	4ab3      	ldr	r2, [pc, #716]	@ (800f92c <UART_SetConfig+0x32c>)
 800f65e:	4293      	cmp	r3, r2
 800f660:	d004      	beq.n	800f66c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800f662:	697b      	ldr	r3, [r7, #20]
 800f664:	6a1b      	ldr	r3, [r3, #32]
 800f666:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f668:	4313      	orrs	r3, r2
 800f66a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800f66c:	697b      	ldr	r3, [r7, #20]
 800f66e:	681b      	ldr	r3, [r3, #0]
 800f670:	689a      	ldr	r2, [r3, #8]
 800f672:	4baf      	ldr	r3, [pc, #700]	@ (800f930 <UART_SetConfig+0x330>)
 800f674:	4013      	ands	r3, r2
 800f676:	697a      	ldr	r2, [r7, #20]
 800f678:	6812      	ldr	r2, [r2, #0]
 800f67a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800f67c:	430b      	orrs	r3, r1
 800f67e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800f680:	697b      	ldr	r3, [r7, #20]
 800f682:	681b      	ldr	r3, [r3, #0]
 800f684:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f686:	f023 010f 	bic.w	r1, r3, #15
 800f68a:	697b      	ldr	r3, [r7, #20]
 800f68c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f68e:	697b      	ldr	r3, [r7, #20]
 800f690:	681b      	ldr	r3, [r3, #0]
 800f692:	430a      	orrs	r2, r1
 800f694:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800f696:	697b      	ldr	r3, [r7, #20]
 800f698:	681b      	ldr	r3, [r3, #0]
 800f69a:	4aa6      	ldr	r2, [pc, #664]	@ (800f934 <UART_SetConfig+0x334>)
 800f69c:	4293      	cmp	r3, r2
 800f69e:	d177      	bne.n	800f790 <UART_SetConfig+0x190>
 800f6a0:	4ba5      	ldr	r3, [pc, #660]	@ (800f938 <UART_SetConfig+0x338>)
 800f6a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f6a4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800f6a8:	2b28      	cmp	r3, #40	@ 0x28
 800f6aa:	d86d      	bhi.n	800f788 <UART_SetConfig+0x188>
 800f6ac:	a201      	add	r2, pc, #4	@ (adr r2, 800f6b4 <UART_SetConfig+0xb4>)
 800f6ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f6b2:	bf00      	nop
 800f6b4:	0800f759 	.word	0x0800f759
 800f6b8:	0800f789 	.word	0x0800f789
 800f6bc:	0800f789 	.word	0x0800f789
 800f6c0:	0800f789 	.word	0x0800f789
 800f6c4:	0800f789 	.word	0x0800f789
 800f6c8:	0800f789 	.word	0x0800f789
 800f6cc:	0800f789 	.word	0x0800f789
 800f6d0:	0800f789 	.word	0x0800f789
 800f6d4:	0800f761 	.word	0x0800f761
 800f6d8:	0800f789 	.word	0x0800f789
 800f6dc:	0800f789 	.word	0x0800f789
 800f6e0:	0800f789 	.word	0x0800f789
 800f6e4:	0800f789 	.word	0x0800f789
 800f6e8:	0800f789 	.word	0x0800f789
 800f6ec:	0800f789 	.word	0x0800f789
 800f6f0:	0800f789 	.word	0x0800f789
 800f6f4:	0800f769 	.word	0x0800f769
 800f6f8:	0800f789 	.word	0x0800f789
 800f6fc:	0800f789 	.word	0x0800f789
 800f700:	0800f789 	.word	0x0800f789
 800f704:	0800f789 	.word	0x0800f789
 800f708:	0800f789 	.word	0x0800f789
 800f70c:	0800f789 	.word	0x0800f789
 800f710:	0800f789 	.word	0x0800f789
 800f714:	0800f771 	.word	0x0800f771
 800f718:	0800f789 	.word	0x0800f789
 800f71c:	0800f789 	.word	0x0800f789
 800f720:	0800f789 	.word	0x0800f789
 800f724:	0800f789 	.word	0x0800f789
 800f728:	0800f789 	.word	0x0800f789
 800f72c:	0800f789 	.word	0x0800f789
 800f730:	0800f789 	.word	0x0800f789
 800f734:	0800f779 	.word	0x0800f779
 800f738:	0800f789 	.word	0x0800f789
 800f73c:	0800f789 	.word	0x0800f789
 800f740:	0800f789 	.word	0x0800f789
 800f744:	0800f789 	.word	0x0800f789
 800f748:	0800f789 	.word	0x0800f789
 800f74c:	0800f789 	.word	0x0800f789
 800f750:	0800f789 	.word	0x0800f789
 800f754:	0800f781 	.word	0x0800f781
 800f758:	2301      	movs	r3, #1
 800f75a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f75e:	e222      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800f760:	2304      	movs	r3, #4
 800f762:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f766:	e21e      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800f768:	2308      	movs	r3, #8
 800f76a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f76e:	e21a      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800f770:	2310      	movs	r3, #16
 800f772:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f776:	e216      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800f778:	2320      	movs	r3, #32
 800f77a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f77e:	e212      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800f780:	2340      	movs	r3, #64	@ 0x40
 800f782:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f786:	e20e      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800f788:	2380      	movs	r3, #128	@ 0x80
 800f78a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f78e:	e20a      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800f790:	697b      	ldr	r3, [r7, #20]
 800f792:	681b      	ldr	r3, [r3, #0]
 800f794:	4a69      	ldr	r2, [pc, #420]	@ (800f93c <UART_SetConfig+0x33c>)
 800f796:	4293      	cmp	r3, r2
 800f798:	d130      	bne.n	800f7fc <UART_SetConfig+0x1fc>
 800f79a:	4b67      	ldr	r3, [pc, #412]	@ (800f938 <UART_SetConfig+0x338>)
 800f79c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f79e:	f003 0307 	and.w	r3, r3, #7
 800f7a2:	2b05      	cmp	r3, #5
 800f7a4:	d826      	bhi.n	800f7f4 <UART_SetConfig+0x1f4>
 800f7a6:	a201      	add	r2, pc, #4	@ (adr r2, 800f7ac <UART_SetConfig+0x1ac>)
 800f7a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f7ac:	0800f7c5 	.word	0x0800f7c5
 800f7b0:	0800f7cd 	.word	0x0800f7cd
 800f7b4:	0800f7d5 	.word	0x0800f7d5
 800f7b8:	0800f7dd 	.word	0x0800f7dd
 800f7bc:	0800f7e5 	.word	0x0800f7e5
 800f7c0:	0800f7ed 	.word	0x0800f7ed
 800f7c4:	2300      	movs	r3, #0
 800f7c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f7ca:	e1ec      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800f7cc:	2304      	movs	r3, #4
 800f7ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f7d2:	e1e8      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800f7d4:	2308      	movs	r3, #8
 800f7d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f7da:	e1e4      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800f7dc:	2310      	movs	r3, #16
 800f7de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f7e2:	e1e0      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800f7e4:	2320      	movs	r3, #32
 800f7e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f7ea:	e1dc      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800f7ec:	2340      	movs	r3, #64	@ 0x40
 800f7ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f7f2:	e1d8      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800f7f4:	2380      	movs	r3, #128	@ 0x80
 800f7f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f7fa:	e1d4      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800f7fc:	697b      	ldr	r3, [r7, #20]
 800f7fe:	681b      	ldr	r3, [r3, #0]
 800f800:	4a4f      	ldr	r2, [pc, #316]	@ (800f940 <UART_SetConfig+0x340>)
 800f802:	4293      	cmp	r3, r2
 800f804:	d130      	bne.n	800f868 <UART_SetConfig+0x268>
 800f806:	4b4c      	ldr	r3, [pc, #304]	@ (800f938 <UART_SetConfig+0x338>)
 800f808:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f80a:	f003 0307 	and.w	r3, r3, #7
 800f80e:	2b05      	cmp	r3, #5
 800f810:	d826      	bhi.n	800f860 <UART_SetConfig+0x260>
 800f812:	a201      	add	r2, pc, #4	@ (adr r2, 800f818 <UART_SetConfig+0x218>)
 800f814:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f818:	0800f831 	.word	0x0800f831
 800f81c:	0800f839 	.word	0x0800f839
 800f820:	0800f841 	.word	0x0800f841
 800f824:	0800f849 	.word	0x0800f849
 800f828:	0800f851 	.word	0x0800f851
 800f82c:	0800f859 	.word	0x0800f859
 800f830:	2300      	movs	r3, #0
 800f832:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f836:	e1b6      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800f838:	2304      	movs	r3, #4
 800f83a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f83e:	e1b2      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800f840:	2308      	movs	r3, #8
 800f842:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f846:	e1ae      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800f848:	2310      	movs	r3, #16
 800f84a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f84e:	e1aa      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800f850:	2320      	movs	r3, #32
 800f852:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f856:	e1a6      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800f858:	2340      	movs	r3, #64	@ 0x40
 800f85a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f85e:	e1a2      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800f860:	2380      	movs	r3, #128	@ 0x80
 800f862:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f866:	e19e      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800f868:	697b      	ldr	r3, [r7, #20]
 800f86a:	681b      	ldr	r3, [r3, #0]
 800f86c:	4a35      	ldr	r2, [pc, #212]	@ (800f944 <UART_SetConfig+0x344>)
 800f86e:	4293      	cmp	r3, r2
 800f870:	d130      	bne.n	800f8d4 <UART_SetConfig+0x2d4>
 800f872:	4b31      	ldr	r3, [pc, #196]	@ (800f938 <UART_SetConfig+0x338>)
 800f874:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f876:	f003 0307 	and.w	r3, r3, #7
 800f87a:	2b05      	cmp	r3, #5
 800f87c:	d826      	bhi.n	800f8cc <UART_SetConfig+0x2cc>
 800f87e:	a201      	add	r2, pc, #4	@ (adr r2, 800f884 <UART_SetConfig+0x284>)
 800f880:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f884:	0800f89d 	.word	0x0800f89d
 800f888:	0800f8a5 	.word	0x0800f8a5
 800f88c:	0800f8ad 	.word	0x0800f8ad
 800f890:	0800f8b5 	.word	0x0800f8b5
 800f894:	0800f8bd 	.word	0x0800f8bd
 800f898:	0800f8c5 	.word	0x0800f8c5
 800f89c:	2300      	movs	r3, #0
 800f89e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f8a2:	e180      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800f8a4:	2304      	movs	r3, #4
 800f8a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f8aa:	e17c      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800f8ac:	2308      	movs	r3, #8
 800f8ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f8b2:	e178      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800f8b4:	2310      	movs	r3, #16
 800f8b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f8ba:	e174      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800f8bc:	2320      	movs	r3, #32
 800f8be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f8c2:	e170      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800f8c4:	2340      	movs	r3, #64	@ 0x40
 800f8c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f8ca:	e16c      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800f8cc:	2380      	movs	r3, #128	@ 0x80
 800f8ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f8d2:	e168      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800f8d4:	697b      	ldr	r3, [r7, #20]
 800f8d6:	681b      	ldr	r3, [r3, #0]
 800f8d8:	4a1b      	ldr	r2, [pc, #108]	@ (800f948 <UART_SetConfig+0x348>)
 800f8da:	4293      	cmp	r3, r2
 800f8dc:	d142      	bne.n	800f964 <UART_SetConfig+0x364>
 800f8de:	4b16      	ldr	r3, [pc, #88]	@ (800f938 <UART_SetConfig+0x338>)
 800f8e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f8e2:	f003 0307 	and.w	r3, r3, #7
 800f8e6:	2b05      	cmp	r3, #5
 800f8e8:	d838      	bhi.n	800f95c <UART_SetConfig+0x35c>
 800f8ea:	a201      	add	r2, pc, #4	@ (adr r2, 800f8f0 <UART_SetConfig+0x2f0>)
 800f8ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f8f0:	0800f909 	.word	0x0800f909
 800f8f4:	0800f911 	.word	0x0800f911
 800f8f8:	0800f919 	.word	0x0800f919
 800f8fc:	0800f921 	.word	0x0800f921
 800f900:	0800f94d 	.word	0x0800f94d
 800f904:	0800f955 	.word	0x0800f955
 800f908:	2300      	movs	r3, #0
 800f90a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f90e:	e14a      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800f910:	2304      	movs	r3, #4
 800f912:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f916:	e146      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800f918:	2308      	movs	r3, #8
 800f91a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f91e:	e142      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800f920:	2310      	movs	r3, #16
 800f922:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f926:	e13e      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800f928:	cfff69f3 	.word	0xcfff69f3
 800f92c:	58000c00 	.word	0x58000c00
 800f930:	11fff4ff 	.word	0x11fff4ff
 800f934:	40011000 	.word	0x40011000
 800f938:	58024400 	.word	0x58024400
 800f93c:	40004400 	.word	0x40004400
 800f940:	40004800 	.word	0x40004800
 800f944:	40004c00 	.word	0x40004c00
 800f948:	40005000 	.word	0x40005000
 800f94c:	2320      	movs	r3, #32
 800f94e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f952:	e128      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800f954:	2340      	movs	r3, #64	@ 0x40
 800f956:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f95a:	e124      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800f95c:	2380      	movs	r3, #128	@ 0x80
 800f95e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f962:	e120      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800f964:	697b      	ldr	r3, [r7, #20]
 800f966:	681b      	ldr	r3, [r3, #0]
 800f968:	4acb      	ldr	r2, [pc, #812]	@ (800fc98 <UART_SetConfig+0x698>)
 800f96a:	4293      	cmp	r3, r2
 800f96c:	d176      	bne.n	800fa5c <UART_SetConfig+0x45c>
 800f96e:	4bcb      	ldr	r3, [pc, #812]	@ (800fc9c <UART_SetConfig+0x69c>)
 800f970:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f972:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800f976:	2b28      	cmp	r3, #40	@ 0x28
 800f978:	d86c      	bhi.n	800fa54 <UART_SetConfig+0x454>
 800f97a:	a201      	add	r2, pc, #4	@ (adr r2, 800f980 <UART_SetConfig+0x380>)
 800f97c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f980:	0800fa25 	.word	0x0800fa25
 800f984:	0800fa55 	.word	0x0800fa55
 800f988:	0800fa55 	.word	0x0800fa55
 800f98c:	0800fa55 	.word	0x0800fa55
 800f990:	0800fa55 	.word	0x0800fa55
 800f994:	0800fa55 	.word	0x0800fa55
 800f998:	0800fa55 	.word	0x0800fa55
 800f99c:	0800fa55 	.word	0x0800fa55
 800f9a0:	0800fa2d 	.word	0x0800fa2d
 800f9a4:	0800fa55 	.word	0x0800fa55
 800f9a8:	0800fa55 	.word	0x0800fa55
 800f9ac:	0800fa55 	.word	0x0800fa55
 800f9b0:	0800fa55 	.word	0x0800fa55
 800f9b4:	0800fa55 	.word	0x0800fa55
 800f9b8:	0800fa55 	.word	0x0800fa55
 800f9bc:	0800fa55 	.word	0x0800fa55
 800f9c0:	0800fa35 	.word	0x0800fa35
 800f9c4:	0800fa55 	.word	0x0800fa55
 800f9c8:	0800fa55 	.word	0x0800fa55
 800f9cc:	0800fa55 	.word	0x0800fa55
 800f9d0:	0800fa55 	.word	0x0800fa55
 800f9d4:	0800fa55 	.word	0x0800fa55
 800f9d8:	0800fa55 	.word	0x0800fa55
 800f9dc:	0800fa55 	.word	0x0800fa55
 800f9e0:	0800fa3d 	.word	0x0800fa3d
 800f9e4:	0800fa55 	.word	0x0800fa55
 800f9e8:	0800fa55 	.word	0x0800fa55
 800f9ec:	0800fa55 	.word	0x0800fa55
 800f9f0:	0800fa55 	.word	0x0800fa55
 800f9f4:	0800fa55 	.word	0x0800fa55
 800f9f8:	0800fa55 	.word	0x0800fa55
 800f9fc:	0800fa55 	.word	0x0800fa55
 800fa00:	0800fa45 	.word	0x0800fa45
 800fa04:	0800fa55 	.word	0x0800fa55
 800fa08:	0800fa55 	.word	0x0800fa55
 800fa0c:	0800fa55 	.word	0x0800fa55
 800fa10:	0800fa55 	.word	0x0800fa55
 800fa14:	0800fa55 	.word	0x0800fa55
 800fa18:	0800fa55 	.word	0x0800fa55
 800fa1c:	0800fa55 	.word	0x0800fa55
 800fa20:	0800fa4d 	.word	0x0800fa4d
 800fa24:	2301      	movs	r3, #1
 800fa26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fa2a:	e0bc      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800fa2c:	2304      	movs	r3, #4
 800fa2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fa32:	e0b8      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800fa34:	2308      	movs	r3, #8
 800fa36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fa3a:	e0b4      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800fa3c:	2310      	movs	r3, #16
 800fa3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fa42:	e0b0      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800fa44:	2320      	movs	r3, #32
 800fa46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fa4a:	e0ac      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800fa4c:	2340      	movs	r3, #64	@ 0x40
 800fa4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fa52:	e0a8      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800fa54:	2380      	movs	r3, #128	@ 0x80
 800fa56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fa5a:	e0a4      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800fa5c:	697b      	ldr	r3, [r7, #20]
 800fa5e:	681b      	ldr	r3, [r3, #0]
 800fa60:	4a8f      	ldr	r2, [pc, #572]	@ (800fca0 <UART_SetConfig+0x6a0>)
 800fa62:	4293      	cmp	r3, r2
 800fa64:	d130      	bne.n	800fac8 <UART_SetConfig+0x4c8>
 800fa66:	4b8d      	ldr	r3, [pc, #564]	@ (800fc9c <UART_SetConfig+0x69c>)
 800fa68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fa6a:	f003 0307 	and.w	r3, r3, #7
 800fa6e:	2b05      	cmp	r3, #5
 800fa70:	d826      	bhi.n	800fac0 <UART_SetConfig+0x4c0>
 800fa72:	a201      	add	r2, pc, #4	@ (adr r2, 800fa78 <UART_SetConfig+0x478>)
 800fa74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fa78:	0800fa91 	.word	0x0800fa91
 800fa7c:	0800fa99 	.word	0x0800fa99
 800fa80:	0800faa1 	.word	0x0800faa1
 800fa84:	0800faa9 	.word	0x0800faa9
 800fa88:	0800fab1 	.word	0x0800fab1
 800fa8c:	0800fab9 	.word	0x0800fab9
 800fa90:	2300      	movs	r3, #0
 800fa92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fa96:	e086      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800fa98:	2304      	movs	r3, #4
 800fa9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fa9e:	e082      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800faa0:	2308      	movs	r3, #8
 800faa2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800faa6:	e07e      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800faa8:	2310      	movs	r3, #16
 800faaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800faae:	e07a      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800fab0:	2320      	movs	r3, #32
 800fab2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fab6:	e076      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800fab8:	2340      	movs	r3, #64	@ 0x40
 800faba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fabe:	e072      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800fac0:	2380      	movs	r3, #128	@ 0x80
 800fac2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fac6:	e06e      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800fac8:	697b      	ldr	r3, [r7, #20]
 800faca:	681b      	ldr	r3, [r3, #0]
 800facc:	4a75      	ldr	r2, [pc, #468]	@ (800fca4 <UART_SetConfig+0x6a4>)
 800face:	4293      	cmp	r3, r2
 800fad0:	d130      	bne.n	800fb34 <UART_SetConfig+0x534>
 800fad2:	4b72      	ldr	r3, [pc, #456]	@ (800fc9c <UART_SetConfig+0x69c>)
 800fad4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fad6:	f003 0307 	and.w	r3, r3, #7
 800fada:	2b05      	cmp	r3, #5
 800fadc:	d826      	bhi.n	800fb2c <UART_SetConfig+0x52c>
 800fade:	a201      	add	r2, pc, #4	@ (adr r2, 800fae4 <UART_SetConfig+0x4e4>)
 800fae0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fae4:	0800fafd 	.word	0x0800fafd
 800fae8:	0800fb05 	.word	0x0800fb05
 800faec:	0800fb0d 	.word	0x0800fb0d
 800faf0:	0800fb15 	.word	0x0800fb15
 800faf4:	0800fb1d 	.word	0x0800fb1d
 800faf8:	0800fb25 	.word	0x0800fb25
 800fafc:	2300      	movs	r3, #0
 800fafe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fb02:	e050      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800fb04:	2304      	movs	r3, #4
 800fb06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fb0a:	e04c      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800fb0c:	2308      	movs	r3, #8
 800fb0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fb12:	e048      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800fb14:	2310      	movs	r3, #16
 800fb16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fb1a:	e044      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800fb1c:	2320      	movs	r3, #32
 800fb1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fb22:	e040      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800fb24:	2340      	movs	r3, #64	@ 0x40
 800fb26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fb2a:	e03c      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800fb2c:	2380      	movs	r3, #128	@ 0x80
 800fb2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fb32:	e038      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800fb34:	697b      	ldr	r3, [r7, #20]
 800fb36:	681b      	ldr	r3, [r3, #0]
 800fb38:	4a5b      	ldr	r2, [pc, #364]	@ (800fca8 <UART_SetConfig+0x6a8>)
 800fb3a:	4293      	cmp	r3, r2
 800fb3c:	d130      	bne.n	800fba0 <UART_SetConfig+0x5a0>
 800fb3e:	4b57      	ldr	r3, [pc, #348]	@ (800fc9c <UART_SetConfig+0x69c>)
 800fb40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fb42:	f003 0307 	and.w	r3, r3, #7
 800fb46:	2b05      	cmp	r3, #5
 800fb48:	d826      	bhi.n	800fb98 <UART_SetConfig+0x598>
 800fb4a:	a201      	add	r2, pc, #4	@ (adr r2, 800fb50 <UART_SetConfig+0x550>)
 800fb4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fb50:	0800fb69 	.word	0x0800fb69
 800fb54:	0800fb71 	.word	0x0800fb71
 800fb58:	0800fb79 	.word	0x0800fb79
 800fb5c:	0800fb81 	.word	0x0800fb81
 800fb60:	0800fb89 	.word	0x0800fb89
 800fb64:	0800fb91 	.word	0x0800fb91
 800fb68:	2302      	movs	r3, #2
 800fb6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fb6e:	e01a      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800fb70:	2304      	movs	r3, #4
 800fb72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fb76:	e016      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800fb78:	2308      	movs	r3, #8
 800fb7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fb7e:	e012      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800fb80:	2310      	movs	r3, #16
 800fb82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fb86:	e00e      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800fb88:	2320      	movs	r3, #32
 800fb8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fb8e:	e00a      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800fb90:	2340      	movs	r3, #64	@ 0x40
 800fb92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fb96:	e006      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800fb98:	2380      	movs	r3, #128	@ 0x80
 800fb9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fb9e:	e002      	b.n	800fba6 <UART_SetConfig+0x5a6>
 800fba0:	2380      	movs	r3, #128	@ 0x80
 800fba2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800fba6:	697b      	ldr	r3, [r7, #20]
 800fba8:	681b      	ldr	r3, [r3, #0]
 800fbaa:	4a3f      	ldr	r2, [pc, #252]	@ (800fca8 <UART_SetConfig+0x6a8>)
 800fbac:	4293      	cmp	r3, r2
 800fbae:	f040 80f8 	bne.w	800fda2 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800fbb2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800fbb6:	2b20      	cmp	r3, #32
 800fbb8:	dc46      	bgt.n	800fc48 <UART_SetConfig+0x648>
 800fbba:	2b02      	cmp	r3, #2
 800fbbc:	f2c0 8082 	blt.w	800fcc4 <UART_SetConfig+0x6c4>
 800fbc0:	3b02      	subs	r3, #2
 800fbc2:	2b1e      	cmp	r3, #30
 800fbc4:	d87e      	bhi.n	800fcc4 <UART_SetConfig+0x6c4>
 800fbc6:	a201      	add	r2, pc, #4	@ (adr r2, 800fbcc <UART_SetConfig+0x5cc>)
 800fbc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fbcc:	0800fc4f 	.word	0x0800fc4f
 800fbd0:	0800fcc5 	.word	0x0800fcc5
 800fbd4:	0800fc57 	.word	0x0800fc57
 800fbd8:	0800fcc5 	.word	0x0800fcc5
 800fbdc:	0800fcc5 	.word	0x0800fcc5
 800fbe0:	0800fcc5 	.word	0x0800fcc5
 800fbe4:	0800fc67 	.word	0x0800fc67
 800fbe8:	0800fcc5 	.word	0x0800fcc5
 800fbec:	0800fcc5 	.word	0x0800fcc5
 800fbf0:	0800fcc5 	.word	0x0800fcc5
 800fbf4:	0800fcc5 	.word	0x0800fcc5
 800fbf8:	0800fcc5 	.word	0x0800fcc5
 800fbfc:	0800fcc5 	.word	0x0800fcc5
 800fc00:	0800fcc5 	.word	0x0800fcc5
 800fc04:	0800fc77 	.word	0x0800fc77
 800fc08:	0800fcc5 	.word	0x0800fcc5
 800fc0c:	0800fcc5 	.word	0x0800fcc5
 800fc10:	0800fcc5 	.word	0x0800fcc5
 800fc14:	0800fcc5 	.word	0x0800fcc5
 800fc18:	0800fcc5 	.word	0x0800fcc5
 800fc1c:	0800fcc5 	.word	0x0800fcc5
 800fc20:	0800fcc5 	.word	0x0800fcc5
 800fc24:	0800fcc5 	.word	0x0800fcc5
 800fc28:	0800fcc5 	.word	0x0800fcc5
 800fc2c:	0800fcc5 	.word	0x0800fcc5
 800fc30:	0800fcc5 	.word	0x0800fcc5
 800fc34:	0800fcc5 	.word	0x0800fcc5
 800fc38:	0800fcc5 	.word	0x0800fcc5
 800fc3c:	0800fcc5 	.word	0x0800fcc5
 800fc40:	0800fcc5 	.word	0x0800fcc5
 800fc44:	0800fcb7 	.word	0x0800fcb7
 800fc48:	2b40      	cmp	r3, #64	@ 0x40
 800fc4a:	d037      	beq.n	800fcbc <UART_SetConfig+0x6bc>
 800fc4c:	e03a      	b.n	800fcc4 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800fc4e:	f7fb fa5d 	bl	800b10c <HAL_RCCEx_GetD3PCLK1Freq>
 800fc52:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800fc54:	e03c      	b.n	800fcd0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800fc56:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800fc5a:	4618      	mov	r0, r3
 800fc5c:	f7fb fa6c 	bl	800b138 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800fc60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fc64:	e034      	b.n	800fcd0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800fc66:	f107 0318 	add.w	r3, r7, #24
 800fc6a:	4618      	mov	r0, r3
 800fc6c:	f7fb fbb8 	bl	800b3e0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800fc70:	69fb      	ldr	r3, [r7, #28]
 800fc72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fc74:	e02c      	b.n	800fcd0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800fc76:	4b09      	ldr	r3, [pc, #36]	@ (800fc9c <UART_SetConfig+0x69c>)
 800fc78:	681b      	ldr	r3, [r3, #0]
 800fc7a:	f003 0320 	and.w	r3, r3, #32
 800fc7e:	2b00      	cmp	r3, #0
 800fc80:	d016      	beq.n	800fcb0 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800fc82:	4b06      	ldr	r3, [pc, #24]	@ (800fc9c <UART_SetConfig+0x69c>)
 800fc84:	681b      	ldr	r3, [r3, #0]
 800fc86:	08db      	lsrs	r3, r3, #3
 800fc88:	f003 0303 	and.w	r3, r3, #3
 800fc8c:	4a07      	ldr	r2, [pc, #28]	@ (800fcac <UART_SetConfig+0x6ac>)
 800fc8e:	fa22 f303 	lsr.w	r3, r2, r3
 800fc92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800fc94:	e01c      	b.n	800fcd0 <UART_SetConfig+0x6d0>
 800fc96:	bf00      	nop
 800fc98:	40011400 	.word	0x40011400
 800fc9c:	58024400 	.word	0x58024400
 800fca0:	40007800 	.word	0x40007800
 800fca4:	40007c00 	.word	0x40007c00
 800fca8:	58000c00 	.word	0x58000c00
 800fcac:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800fcb0:	4b9d      	ldr	r3, [pc, #628]	@ (800ff28 <UART_SetConfig+0x928>)
 800fcb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fcb4:	e00c      	b.n	800fcd0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800fcb6:	4b9d      	ldr	r3, [pc, #628]	@ (800ff2c <UART_SetConfig+0x92c>)
 800fcb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fcba:	e009      	b.n	800fcd0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800fcbc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800fcc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fcc2:	e005      	b.n	800fcd0 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800fcc4:	2300      	movs	r3, #0
 800fcc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800fcc8:	2301      	movs	r3, #1
 800fcca:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800fcce:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800fcd0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fcd2:	2b00      	cmp	r3, #0
 800fcd4:	f000 81de 	beq.w	8010094 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800fcd8:	697b      	ldr	r3, [r7, #20]
 800fcda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fcdc:	4a94      	ldr	r2, [pc, #592]	@ (800ff30 <UART_SetConfig+0x930>)
 800fcde:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fce2:	461a      	mov	r2, r3
 800fce4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fce6:	fbb3 f3f2 	udiv	r3, r3, r2
 800fcea:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800fcec:	697b      	ldr	r3, [r7, #20]
 800fcee:	685a      	ldr	r2, [r3, #4]
 800fcf0:	4613      	mov	r3, r2
 800fcf2:	005b      	lsls	r3, r3, #1
 800fcf4:	4413      	add	r3, r2
 800fcf6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fcf8:	429a      	cmp	r2, r3
 800fcfa:	d305      	bcc.n	800fd08 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800fcfc:	697b      	ldr	r3, [r7, #20]
 800fcfe:	685b      	ldr	r3, [r3, #4]
 800fd00:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800fd02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fd04:	429a      	cmp	r2, r3
 800fd06:	d903      	bls.n	800fd10 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800fd08:	2301      	movs	r3, #1
 800fd0a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800fd0e:	e1c1      	b.n	8010094 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800fd10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fd12:	2200      	movs	r2, #0
 800fd14:	60bb      	str	r3, [r7, #8]
 800fd16:	60fa      	str	r2, [r7, #12]
 800fd18:	697b      	ldr	r3, [r7, #20]
 800fd1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fd1c:	4a84      	ldr	r2, [pc, #528]	@ (800ff30 <UART_SetConfig+0x930>)
 800fd1e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fd22:	b29b      	uxth	r3, r3
 800fd24:	2200      	movs	r2, #0
 800fd26:	603b      	str	r3, [r7, #0]
 800fd28:	607a      	str	r2, [r7, #4]
 800fd2a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fd2e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800fd32:	f7f0 fb3d 	bl	80003b0 <__aeabi_uldivmod>
 800fd36:	4602      	mov	r2, r0
 800fd38:	460b      	mov	r3, r1
 800fd3a:	4610      	mov	r0, r2
 800fd3c:	4619      	mov	r1, r3
 800fd3e:	f04f 0200 	mov.w	r2, #0
 800fd42:	f04f 0300 	mov.w	r3, #0
 800fd46:	020b      	lsls	r3, r1, #8
 800fd48:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800fd4c:	0202      	lsls	r2, r0, #8
 800fd4e:	6979      	ldr	r1, [r7, #20]
 800fd50:	6849      	ldr	r1, [r1, #4]
 800fd52:	0849      	lsrs	r1, r1, #1
 800fd54:	2000      	movs	r0, #0
 800fd56:	460c      	mov	r4, r1
 800fd58:	4605      	mov	r5, r0
 800fd5a:	eb12 0804 	adds.w	r8, r2, r4
 800fd5e:	eb43 0905 	adc.w	r9, r3, r5
 800fd62:	697b      	ldr	r3, [r7, #20]
 800fd64:	685b      	ldr	r3, [r3, #4]
 800fd66:	2200      	movs	r2, #0
 800fd68:	469a      	mov	sl, r3
 800fd6a:	4693      	mov	fp, r2
 800fd6c:	4652      	mov	r2, sl
 800fd6e:	465b      	mov	r3, fp
 800fd70:	4640      	mov	r0, r8
 800fd72:	4649      	mov	r1, r9
 800fd74:	f7f0 fb1c 	bl	80003b0 <__aeabi_uldivmod>
 800fd78:	4602      	mov	r2, r0
 800fd7a:	460b      	mov	r3, r1
 800fd7c:	4613      	mov	r3, r2
 800fd7e:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800fd80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fd82:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800fd86:	d308      	bcc.n	800fd9a <UART_SetConfig+0x79a>
 800fd88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fd8a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800fd8e:	d204      	bcs.n	800fd9a <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800fd90:	697b      	ldr	r3, [r7, #20]
 800fd92:	681b      	ldr	r3, [r3, #0]
 800fd94:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800fd96:	60da      	str	r2, [r3, #12]
 800fd98:	e17c      	b.n	8010094 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800fd9a:	2301      	movs	r3, #1
 800fd9c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800fda0:	e178      	b.n	8010094 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800fda2:	697b      	ldr	r3, [r7, #20]
 800fda4:	69db      	ldr	r3, [r3, #28]
 800fda6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800fdaa:	f040 80c5 	bne.w	800ff38 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800fdae:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800fdb2:	2b20      	cmp	r3, #32
 800fdb4:	dc48      	bgt.n	800fe48 <UART_SetConfig+0x848>
 800fdb6:	2b00      	cmp	r3, #0
 800fdb8:	db7b      	blt.n	800feb2 <UART_SetConfig+0x8b2>
 800fdba:	2b20      	cmp	r3, #32
 800fdbc:	d879      	bhi.n	800feb2 <UART_SetConfig+0x8b2>
 800fdbe:	a201      	add	r2, pc, #4	@ (adr r2, 800fdc4 <UART_SetConfig+0x7c4>)
 800fdc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fdc4:	0800fe4f 	.word	0x0800fe4f
 800fdc8:	0800fe57 	.word	0x0800fe57
 800fdcc:	0800feb3 	.word	0x0800feb3
 800fdd0:	0800feb3 	.word	0x0800feb3
 800fdd4:	0800fe5f 	.word	0x0800fe5f
 800fdd8:	0800feb3 	.word	0x0800feb3
 800fddc:	0800feb3 	.word	0x0800feb3
 800fde0:	0800feb3 	.word	0x0800feb3
 800fde4:	0800fe6f 	.word	0x0800fe6f
 800fde8:	0800feb3 	.word	0x0800feb3
 800fdec:	0800feb3 	.word	0x0800feb3
 800fdf0:	0800feb3 	.word	0x0800feb3
 800fdf4:	0800feb3 	.word	0x0800feb3
 800fdf8:	0800feb3 	.word	0x0800feb3
 800fdfc:	0800feb3 	.word	0x0800feb3
 800fe00:	0800feb3 	.word	0x0800feb3
 800fe04:	0800fe7f 	.word	0x0800fe7f
 800fe08:	0800feb3 	.word	0x0800feb3
 800fe0c:	0800feb3 	.word	0x0800feb3
 800fe10:	0800feb3 	.word	0x0800feb3
 800fe14:	0800feb3 	.word	0x0800feb3
 800fe18:	0800feb3 	.word	0x0800feb3
 800fe1c:	0800feb3 	.word	0x0800feb3
 800fe20:	0800feb3 	.word	0x0800feb3
 800fe24:	0800feb3 	.word	0x0800feb3
 800fe28:	0800feb3 	.word	0x0800feb3
 800fe2c:	0800feb3 	.word	0x0800feb3
 800fe30:	0800feb3 	.word	0x0800feb3
 800fe34:	0800feb3 	.word	0x0800feb3
 800fe38:	0800feb3 	.word	0x0800feb3
 800fe3c:	0800feb3 	.word	0x0800feb3
 800fe40:	0800feb3 	.word	0x0800feb3
 800fe44:	0800fea5 	.word	0x0800fea5
 800fe48:	2b40      	cmp	r3, #64	@ 0x40
 800fe4a:	d02e      	beq.n	800feaa <UART_SetConfig+0x8aa>
 800fe4c:	e031      	b.n	800feb2 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800fe4e:	f7f9 fee5 	bl	8009c1c <HAL_RCC_GetPCLK1Freq>
 800fe52:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800fe54:	e033      	b.n	800febe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800fe56:	f7f9 fef7 	bl	8009c48 <HAL_RCC_GetPCLK2Freq>
 800fe5a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800fe5c:	e02f      	b.n	800febe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800fe5e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800fe62:	4618      	mov	r0, r3
 800fe64:	f7fb f968 	bl	800b138 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800fe68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fe6c:	e027      	b.n	800febe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800fe6e:	f107 0318 	add.w	r3, r7, #24
 800fe72:	4618      	mov	r0, r3
 800fe74:	f7fb fab4 	bl	800b3e0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800fe78:	69fb      	ldr	r3, [r7, #28]
 800fe7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fe7c:	e01f      	b.n	800febe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800fe7e:	4b2d      	ldr	r3, [pc, #180]	@ (800ff34 <UART_SetConfig+0x934>)
 800fe80:	681b      	ldr	r3, [r3, #0]
 800fe82:	f003 0320 	and.w	r3, r3, #32
 800fe86:	2b00      	cmp	r3, #0
 800fe88:	d009      	beq.n	800fe9e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800fe8a:	4b2a      	ldr	r3, [pc, #168]	@ (800ff34 <UART_SetConfig+0x934>)
 800fe8c:	681b      	ldr	r3, [r3, #0]
 800fe8e:	08db      	lsrs	r3, r3, #3
 800fe90:	f003 0303 	and.w	r3, r3, #3
 800fe94:	4a24      	ldr	r2, [pc, #144]	@ (800ff28 <UART_SetConfig+0x928>)
 800fe96:	fa22 f303 	lsr.w	r3, r2, r3
 800fe9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800fe9c:	e00f      	b.n	800febe <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800fe9e:	4b22      	ldr	r3, [pc, #136]	@ (800ff28 <UART_SetConfig+0x928>)
 800fea0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fea2:	e00c      	b.n	800febe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800fea4:	4b21      	ldr	r3, [pc, #132]	@ (800ff2c <UART_SetConfig+0x92c>)
 800fea6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fea8:	e009      	b.n	800febe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800feaa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800feae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800feb0:	e005      	b.n	800febe <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800feb2:	2300      	movs	r3, #0
 800feb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800feb6:	2301      	movs	r3, #1
 800feb8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800febc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800febe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fec0:	2b00      	cmp	r3, #0
 800fec2:	f000 80e7 	beq.w	8010094 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800fec6:	697b      	ldr	r3, [r7, #20]
 800fec8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800feca:	4a19      	ldr	r2, [pc, #100]	@ (800ff30 <UART_SetConfig+0x930>)
 800fecc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fed0:	461a      	mov	r2, r3
 800fed2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fed4:	fbb3 f3f2 	udiv	r3, r3, r2
 800fed8:	005a      	lsls	r2, r3, #1
 800feda:	697b      	ldr	r3, [r7, #20]
 800fedc:	685b      	ldr	r3, [r3, #4]
 800fede:	085b      	lsrs	r3, r3, #1
 800fee0:	441a      	add	r2, r3
 800fee2:	697b      	ldr	r3, [r7, #20]
 800fee4:	685b      	ldr	r3, [r3, #4]
 800fee6:	fbb2 f3f3 	udiv	r3, r2, r3
 800feea:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800feec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800feee:	2b0f      	cmp	r3, #15
 800fef0:	d916      	bls.n	800ff20 <UART_SetConfig+0x920>
 800fef2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fef4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800fef8:	d212      	bcs.n	800ff20 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800fefa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fefc:	b29b      	uxth	r3, r3
 800fefe:	f023 030f 	bic.w	r3, r3, #15
 800ff02:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ff04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ff06:	085b      	lsrs	r3, r3, #1
 800ff08:	b29b      	uxth	r3, r3
 800ff0a:	f003 0307 	and.w	r3, r3, #7
 800ff0e:	b29a      	uxth	r2, r3
 800ff10:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ff12:	4313      	orrs	r3, r2
 800ff14:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800ff16:	697b      	ldr	r3, [r7, #20]
 800ff18:	681b      	ldr	r3, [r3, #0]
 800ff1a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800ff1c:	60da      	str	r2, [r3, #12]
 800ff1e:	e0b9      	b.n	8010094 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800ff20:	2301      	movs	r3, #1
 800ff22:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800ff26:	e0b5      	b.n	8010094 <UART_SetConfig+0xa94>
 800ff28:	03d09000 	.word	0x03d09000
 800ff2c:	003d0900 	.word	0x003d0900
 800ff30:	0801e294 	.word	0x0801e294
 800ff34:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800ff38:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ff3c:	2b20      	cmp	r3, #32
 800ff3e:	dc49      	bgt.n	800ffd4 <UART_SetConfig+0x9d4>
 800ff40:	2b00      	cmp	r3, #0
 800ff42:	db7c      	blt.n	801003e <UART_SetConfig+0xa3e>
 800ff44:	2b20      	cmp	r3, #32
 800ff46:	d87a      	bhi.n	801003e <UART_SetConfig+0xa3e>
 800ff48:	a201      	add	r2, pc, #4	@ (adr r2, 800ff50 <UART_SetConfig+0x950>)
 800ff4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ff4e:	bf00      	nop
 800ff50:	0800ffdb 	.word	0x0800ffdb
 800ff54:	0800ffe3 	.word	0x0800ffe3
 800ff58:	0801003f 	.word	0x0801003f
 800ff5c:	0801003f 	.word	0x0801003f
 800ff60:	0800ffeb 	.word	0x0800ffeb
 800ff64:	0801003f 	.word	0x0801003f
 800ff68:	0801003f 	.word	0x0801003f
 800ff6c:	0801003f 	.word	0x0801003f
 800ff70:	0800fffb 	.word	0x0800fffb
 800ff74:	0801003f 	.word	0x0801003f
 800ff78:	0801003f 	.word	0x0801003f
 800ff7c:	0801003f 	.word	0x0801003f
 800ff80:	0801003f 	.word	0x0801003f
 800ff84:	0801003f 	.word	0x0801003f
 800ff88:	0801003f 	.word	0x0801003f
 800ff8c:	0801003f 	.word	0x0801003f
 800ff90:	0801000b 	.word	0x0801000b
 800ff94:	0801003f 	.word	0x0801003f
 800ff98:	0801003f 	.word	0x0801003f
 800ff9c:	0801003f 	.word	0x0801003f
 800ffa0:	0801003f 	.word	0x0801003f
 800ffa4:	0801003f 	.word	0x0801003f
 800ffa8:	0801003f 	.word	0x0801003f
 800ffac:	0801003f 	.word	0x0801003f
 800ffb0:	0801003f 	.word	0x0801003f
 800ffb4:	0801003f 	.word	0x0801003f
 800ffb8:	0801003f 	.word	0x0801003f
 800ffbc:	0801003f 	.word	0x0801003f
 800ffc0:	0801003f 	.word	0x0801003f
 800ffc4:	0801003f 	.word	0x0801003f
 800ffc8:	0801003f 	.word	0x0801003f
 800ffcc:	0801003f 	.word	0x0801003f
 800ffd0:	08010031 	.word	0x08010031
 800ffd4:	2b40      	cmp	r3, #64	@ 0x40
 800ffd6:	d02e      	beq.n	8010036 <UART_SetConfig+0xa36>
 800ffd8:	e031      	b.n	801003e <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ffda:	f7f9 fe1f 	bl	8009c1c <HAL_RCC_GetPCLK1Freq>
 800ffde:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ffe0:	e033      	b.n	801004a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ffe2:	f7f9 fe31 	bl	8009c48 <HAL_RCC_GetPCLK2Freq>
 800ffe6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ffe8:	e02f      	b.n	801004a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ffea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ffee:	4618      	mov	r0, r3
 800fff0:	f7fb f8a2 	bl	800b138 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800fff4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fff6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fff8:	e027      	b.n	801004a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800fffa:	f107 0318 	add.w	r3, r7, #24
 800fffe:	4618      	mov	r0, r3
 8010000:	f7fb f9ee 	bl	800b3e0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8010004:	69fb      	ldr	r3, [r7, #28]
 8010006:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010008:	e01f      	b.n	801004a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801000a:	4b2d      	ldr	r3, [pc, #180]	@ (80100c0 <UART_SetConfig+0xac0>)
 801000c:	681b      	ldr	r3, [r3, #0]
 801000e:	f003 0320 	and.w	r3, r3, #32
 8010012:	2b00      	cmp	r3, #0
 8010014:	d009      	beq.n	801002a <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8010016:	4b2a      	ldr	r3, [pc, #168]	@ (80100c0 <UART_SetConfig+0xac0>)
 8010018:	681b      	ldr	r3, [r3, #0]
 801001a:	08db      	lsrs	r3, r3, #3
 801001c:	f003 0303 	and.w	r3, r3, #3
 8010020:	4a28      	ldr	r2, [pc, #160]	@ (80100c4 <UART_SetConfig+0xac4>)
 8010022:	fa22 f303 	lsr.w	r3, r2, r3
 8010026:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8010028:	e00f      	b.n	801004a <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 801002a:	4b26      	ldr	r3, [pc, #152]	@ (80100c4 <UART_SetConfig+0xac4>)
 801002c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801002e:	e00c      	b.n	801004a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8010030:	4b25      	ldr	r3, [pc, #148]	@ (80100c8 <UART_SetConfig+0xac8>)
 8010032:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010034:	e009      	b.n	801004a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010036:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801003a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801003c:	e005      	b.n	801004a <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 801003e:	2300      	movs	r3, #0
 8010040:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8010042:	2301      	movs	r3, #1
 8010044:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8010048:	bf00      	nop
    }

    if (pclk != 0U)
 801004a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801004c:	2b00      	cmp	r3, #0
 801004e:	d021      	beq.n	8010094 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010050:	697b      	ldr	r3, [r7, #20]
 8010052:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010054:	4a1d      	ldr	r2, [pc, #116]	@ (80100cc <UART_SetConfig+0xacc>)
 8010056:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801005a:	461a      	mov	r2, r3
 801005c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801005e:	fbb3 f2f2 	udiv	r2, r3, r2
 8010062:	697b      	ldr	r3, [r7, #20]
 8010064:	685b      	ldr	r3, [r3, #4]
 8010066:	085b      	lsrs	r3, r3, #1
 8010068:	441a      	add	r2, r3
 801006a:	697b      	ldr	r3, [r7, #20]
 801006c:	685b      	ldr	r3, [r3, #4]
 801006e:	fbb2 f3f3 	udiv	r3, r2, r3
 8010072:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010074:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010076:	2b0f      	cmp	r3, #15
 8010078:	d909      	bls.n	801008e <UART_SetConfig+0xa8e>
 801007a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801007c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010080:	d205      	bcs.n	801008e <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8010082:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010084:	b29a      	uxth	r2, r3
 8010086:	697b      	ldr	r3, [r7, #20]
 8010088:	681b      	ldr	r3, [r3, #0]
 801008a:	60da      	str	r2, [r3, #12]
 801008c:	e002      	b.n	8010094 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 801008e:	2301      	movs	r3, #1
 8010090:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8010094:	697b      	ldr	r3, [r7, #20]
 8010096:	2201      	movs	r2, #1
 8010098:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 801009c:	697b      	ldr	r3, [r7, #20]
 801009e:	2201      	movs	r2, #1
 80100a0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80100a4:	697b      	ldr	r3, [r7, #20]
 80100a6:	2200      	movs	r2, #0
 80100a8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80100aa:	697b      	ldr	r3, [r7, #20]
 80100ac:	2200      	movs	r2, #0
 80100ae:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80100b0:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 80100b4:	4618      	mov	r0, r3
 80100b6:	3748      	adds	r7, #72	@ 0x48
 80100b8:	46bd      	mov	sp, r7
 80100ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80100be:	bf00      	nop
 80100c0:	58024400 	.word	0x58024400
 80100c4:	03d09000 	.word	0x03d09000
 80100c8:	003d0900 	.word	0x003d0900
 80100cc:	0801e294 	.word	0x0801e294

080100d0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80100d0:	b480      	push	{r7}
 80100d2:	b083      	sub	sp, #12
 80100d4:	af00      	add	r7, sp, #0
 80100d6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80100d8:	687b      	ldr	r3, [r7, #4]
 80100da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80100dc:	f003 0308 	and.w	r3, r3, #8
 80100e0:	2b00      	cmp	r3, #0
 80100e2:	d00a      	beq.n	80100fa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80100e4:	687b      	ldr	r3, [r7, #4]
 80100e6:	681b      	ldr	r3, [r3, #0]
 80100e8:	685b      	ldr	r3, [r3, #4]
 80100ea:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80100ee:	687b      	ldr	r3, [r7, #4]
 80100f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80100f2:	687b      	ldr	r3, [r7, #4]
 80100f4:	681b      	ldr	r3, [r3, #0]
 80100f6:	430a      	orrs	r2, r1
 80100f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80100fa:	687b      	ldr	r3, [r7, #4]
 80100fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80100fe:	f003 0301 	and.w	r3, r3, #1
 8010102:	2b00      	cmp	r3, #0
 8010104:	d00a      	beq.n	801011c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8010106:	687b      	ldr	r3, [r7, #4]
 8010108:	681b      	ldr	r3, [r3, #0]
 801010a:	685b      	ldr	r3, [r3, #4]
 801010c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8010110:	687b      	ldr	r3, [r7, #4]
 8010112:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010114:	687b      	ldr	r3, [r7, #4]
 8010116:	681b      	ldr	r3, [r3, #0]
 8010118:	430a      	orrs	r2, r1
 801011a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 801011c:	687b      	ldr	r3, [r7, #4]
 801011e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010120:	f003 0302 	and.w	r3, r3, #2
 8010124:	2b00      	cmp	r3, #0
 8010126:	d00a      	beq.n	801013e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8010128:	687b      	ldr	r3, [r7, #4]
 801012a:	681b      	ldr	r3, [r3, #0]
 801012c:	685b      	ldr	r3, [r3, #4]
 801012e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8010132:	687b      	ldr	r3, [r7, #4]
 8010134:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8010136:	687b      	ldr	r3, [r7, #4]
 8010138:	681b      	ldr	r3, [r3, #0]
 801013a:	430a      	orrs	r2, r1
 801013c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 801013e:	687b      	ldr	r3, [r7, #4]
 8010140:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010142:	f003 0304 	and.w	r3, r3, #4
 8010146:	2b00      	cmp	r3, #0
 8010148:	d00a      	beq.n	8010160 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 801014a:	687b      	ldr	r3, [r7, #4]
 801014c:	681b      	ldr	r3, [r3, #0]
 801014e:	685b      	ldr	r3, [r3, #4]
 8010150:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8010154:	687b      	ldr	r3, [r7, #4]
 8010156:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010158:	687b      	ldr	r3, [r7, #4]
 801015a:	681b      	ldr	r3, [r3, #0]
 801015c:	430a      	orrs	r2, r1
 801015e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8010160:	687b      	ldr	r3, [r7, #4]
 8010162:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010164:	f003 0310 	and.w	r3, r3, #16
 8010168:	2b00      	cmp	r3, #0
 801016a:	d00a      	beq.n	8010182 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 801016c:	687b      	ldr	r3, [r7, #4]
 801016e:	681b      	ldr	r3, [r3, #0]
 8010170:	689b      	ldr	r3, [r3, #8]
 8010172:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8010176:	687b      	ldr	r3, [r7, #4]
 8010178:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801017a:	687b      	ldr	r3, [r7, #4]
 801017c:	681b      	ldr	r3, [r3, #0]
 801017e:	430a      	orrs	r2, r1
 8010180:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8010182:	687b      	ldr	r3, [r7, #4]
 8010184:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010186:	f003 0320 	and.w	r3, r3, #32
 801018a:	2b00      	cmp	r3, #0
 801018c:	d00a      	beq.n	80101a4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 801018e:	687b      	ldr	r3, [r7, #4]
 8010190:	681b      	ldr	r3, [r3, #0]
 8010192:	689b      	ldr	r3, [r3, #8]
 8010194:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8010198:	687b      	ldr	r3, [r7, #4]
 801019a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801019c:	687b      	ldr	r3, [r7, #4]
 801019e:	681b      	ldr	r3, [r3, #0]
 80101a0:	430a      	orrs	r2, r1
 80101a2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80101a4:	687b      	ldr	r3, [r7, #4]
 80101a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80101a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80101ac:	2b00      	cmp	r3, #0
 80101ae:	d01a      	beq.n	80101e6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80101b0:	687b      	ldr	r3, [r7, #4]
 80101b2:	681b      	ldr	r3, [r3, #0]
 80101b4:	685b      	ldr	r3, [r3, #4]
 80101b6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80101ba:	687b      	ldr	r3, [r7, #4]
 80101bc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80101be:	687b      	ldr	r3, [r7, #4]
 80101c0:	681b      	ldr	r3, [r3, #0]
 80101c2:	430a      	orrs	r2, r1
 80101c4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80101c6:	687b      	ldr	r3, [r7, #4]
 80101c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80101ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80101ce:	d10a      	bne.n	80101e6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80101d0:	687b      	ldr	r3, [r7, #4]
 80101d2:	681b      	ldr	r3, [r3, #0]
 80101d4:	685b      	ldr	r3, [r3, #4]
 80101d6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80101da:	687b      	ldr	r3, [r7, #4]
 80101dc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80101de:	687b      	ldr	r3, [r7, #4]
 80101e0:	681b      	ldr	r3, [r3, #0]
 80101e2:	430a      	orrs	r2, r1
 80101e4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80101e6:	687b      	ldr	r3, [r7, #4]
 80101e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80101ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80101ee:	2b00      	cmp	r3, #0
 80101f0:	d00a      	beq.n	8010208 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80101f2:	687b      	ldr	r3, [r7, #4]
 80101f4:	681b      	ldr	r3, [r3, #0]
 80101f6:	685b      	ldr	r3, [r3, #4]
 80101f8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80101fc:	687b      	ldr	r3, [r7, #4]
 80101fe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8010200:	687b      	ldr	r3, [r7, #4]
 8010202:	681b      	ldr	r3, [r3, #0]
 8010204:	430a      	orrs	r2, r1
 8010206:	605a      	str	r2, [r3, #4]
  }
}
 8010208:	bf00      	nop
 801020a:	370c      	adds	r7, #12
 801020c:	46bd      	mov	sp, r7
 801020e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010212:	4770      	bx	lr

08010214 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8010214:	b580      	push	{r7, lr}
 8010216:	b098      	sub	sp, #96	@ 0x60
 8010218:	af02      	add	r7, sp, #8
 801021a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801021c:	687b      	ldr	r3, [r7, #4]
 801021e:	2200      	movs	r2, #0
 8010220:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8010224:	f7f2 fef6 	bl	8003014 <HAL_GetTick>
 8010228:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 801022a:	687b      	ldr	r3, [r7, #4]
 801022c:	681b      	ldr	r3, [r3, #0]
 801022e:	681b      	ldr	r3, [r3, #0]
 8010230:	f003 0308 	and.w	r3, r3, #8
 8010234:	2b08      	cmp	r3, #8
 8010236:	d12f      	bne.n	8010298 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010238:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 801023c:	9300      	str	r3, [sp, #0]
 801023e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010240:	2200      	movs	r2, #0
 8010242:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8010246:	6878      	ldr	r0, [r7, #4]
 8010248:	f000 f88e 	bl	8010368 <UART_WaitOnFlagUntilTimeout>
 801024c:	4603      	mov	r3, r0
 801024e:	2b00      	cmp	r3, #0
 8010250:	d022      	beq.n	8010298 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8010252:	687b      	ldr	r3, [r7, #4]
 8010254:	681b      	ldr	r3, [r3, #0]
 8010256:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010258:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801025a:	e853 3f00 	ldrex	r3, [r3]
 801025e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010260:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010262:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010266:	653b      	str	r3, [r7, #80]	@ 0x50
 8010268:	687b      	ldr	r3, [r7, #4]
 801026a:	681b      	ldr	r3, [r3, #0]
 801026c:	461a      	mov	r2, r3
 801026e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010270:	647b      	str	r3, [r7, #68]	@ 0x44
 8010272:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010274:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010276:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010278:	e841 2300 	strex	r3, r2, [r1]
 801027c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801027e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010280:	2b00      	cmp	r3, #0
 8010282:	d1e6      	bne.n	8010252 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8010284:	687b      	ldr	r3, [r7, #4]
 8010286:	2220      	movs	r2, #32
 8010288:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 801028c:	687b      	ldr	r3, [r7, #4]
 801028e:	2200      	movs	r2, #0
 8010290:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010294:	2303      	movs	r3, #3
 8010296:	e063      	b.n	8010360 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8010298:	687b      	ldr	r3, [r7, #4]
 801029a:	681b      	ldr	r3, [r3, #0]
 801029c:	681b      	ldr	r3, [r3, #0]
 801029e:	f003 0304 	and.w	r3, r3, #4
 80102a2:	2b04      	cmp	r3, #4
 80102a4:	d149      	bne.n	801033a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80102a6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80102aa:	9300      	str	r3, [sp, #0]
 80102ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80102ae:	2200      	movs	r2, #0
 80102b0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80102b4:	6878      	ldr	r0, [r7, #4]
 80102b6:	f000 f857 	bl	8010368 <UART_WaitOnFlagUntilTimeout>
 80102ba:	4603      	mov	r3, r0
 80102bc:	2b00      	cmp	r3, #0
 80102be:	d03c      	beq.n	801033a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80102c0:	687b      	ldr	r3, [r7, #4]
 80102c2:	681b      	ldr	r3, [r3, #0]
 80102c4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80102c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80102c8:	e853 3f00 	ldrex	r3, [r3]
 80102cc:	623b      	str	r3, [r7, #32]
   return(result);
 80102ce:	6a3b      	ldr	r3, [r7, #32]
 80102d0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80102d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80102d6:	687b      	ldr	r3, [r7, #4]
 80102d8:	681b      	ldr	r3, [r3, #0]
 80102da:	461a      	mov	r2, r3
 80102dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80102de:	633b      	str	r3, [r7, #48]	@ 0x30
 80102e0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80102e2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80102e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80102e6:	e841 2300 	strex	r3, r2, [r1]
 80102ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80102ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80102ee:	2b00      	cmp	r3, #0
 80102f0:	d1e6      	bne.n	80102c0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80102f2:	687b      	ldr	r3, [r7, #4]
 80102f4:	681b      	ldr	r3, [r3, #0]
 80102f6:	3308      	adds	r3, #8
 80102f8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80102fa:	693b      	ldr	r3, [r7, #16]
 80102fc:	e853 3f00 	ldrex	r3, [r3]
 8010300:	60fb      	str	r3, [r7, #12]
   return(result);
 8010302:	68fb      	ldr	r3, [r7, #12]
 8010304:	f023 0301 	bic.w	r3, r3, #1
 8010308:	64bb      	str	r3, [r7, #72]	@ 0x48
 801030a:	687b      	ldr	r3, [r7, #4]
 801030c:	681b      	ldr	r3, [r3, #0]
 801030e:	3308      	adds	r3, #8
 8010310:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010312:	61fa      	str	r2, [r7, #28]
 8010314:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010316:	69b9      	ldr	r1, [r7, #24]
 8010318:	69fa      	ldr	r2, [r7, #28]
 801031a:	e841 2300 	strex	r3, r2, [r1]
 801031e:	617b      	str	r3, [r7, #20]
   return(result);
 8010320:	697b      	ldr	r3, [r7, #20]
 8010322:	2b00      	cmp	r3, #0
 8010324:	d1e5      	bne.n	80102f2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8010326:	687b      	ldr	r3, [r7, #4]
 8010328:	2220      	movs	r2, #32
 801032a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 801032e:	687b      	ldr	r3, [r7, #4]
 8010330:	2200      	movs	r2, #0
 8010332:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010336:	2303      	movs	r3, #3
 8010338:	e012      	b.n	8010360 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 801033a:	687b      	ldr	r3, [r7, #4]
 801033c:	2220      	movs	r2, #32
 801033e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8010342:	687b      	ldr	r3, [r7, #4]
 8010344:	2220      	movs	r2, #32
 8010346:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801034a:	687b      	ldr	r3, [r7, #4]
 801034c:	2200      	movs	r2, #0
 801034e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010350:	687b      	ldr	r3, [r7, #4]
 8010352:	2200      	movs	r2, #0
 8010354:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8010356:	687b      	ldr	r3, [r7, #4]
 8010358:	2200      	movs	r2, #0
 801035a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801035e:	2300      	movs	r3, #0
}
 8010360:	4618      	mov	r0, r3
 8010362:	3758      	adds	r7, #88	@ 0x58
 8010364:	46bd      	mov	sp, r7
 8010366:	bd80      	pop	{r7, pc}

08010368 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8010368:	b580      	push	{r7, lr}
 801036a:	b084      	sub	sp, #16
 801036c:	af00      	add	r7, sp, #0
 801036e:	60f8      	str	r0, [r7, #12]
 8010370:	60b9      	str	r1, [r7, #8]
 8010372:	603b      	str	r3, [r7, #0]
 8010374:	4613      	mov	r3, r2
 8010376:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010378:	e04f      	b.n	801041a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 801037a:	69bb      	ldr	r3, [r7, #24]
 801037c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8010380:	d04b      	beq.n	801041a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010382:	f7f2 fe47 	bl	8003014 <HAL_GetTick>
 8010386:	4602      	mov	r2, r0
 8010388:	683b      	ldr	r3, [r7, #0]
 801038a:	1ad3      	subs	r3, r2, r3
 801038c:	69ba      	ldr	r2, [r7, #24]
 801038e:	429a      	cmp	r2, r3
 8010390:	d302      	bcc.n	8010398 <UART_WaitOnFlagUntilTimeout+0x30>
 8010392:	69bb      	ldr	r3, [r7, #24]
 8010394:	2b00      	cmp	r3, #0
 8010396:	d101      	bne.n	801039c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8010398:	2303      	movs	r3, #3
 801039a:	e04e      	b.n	801043a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 801039c:	68fb      	ldr	r3, [r7, #12]
 801039e:	681b      	ldr	r3, [r3, #0]
 80103a0:	681b      	ldr	r3, [r3, #0]
 80103a2:	f003 0304 	and.w	r3, r3, #4
 80103a6:	2b00      	cmp	r3, #0
 80103a8:	d037      	beq.n	801041a <UART_WaitOnFlagUntilTimeout+0xb2>
 80103aa:	68bb      	ldr	r3, [r7, #8]
 80103ac:	2b80      	cmp	r3, #128	@ 0x80
 80103ae:	d034      	beq.n	801041a <UART_WaitOnFlagUntilTimeout+0xb2>
 80103b0:	68bb      	ldr	r3, [r7, #8]
 80103b2:	2b40      	cmp	r3, #64	@ 0x40
 80103b4:	d031      	beq.n	801041a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80103b6:	68fb      	ldr	r3, [r7, #12]
 80103b8:	681b      	ldr	r3, [r3, #0]
 80103ba:	69db      	ldr	r3, [r3, #28]
 80103bc:	f003 0308 	and.w	r3, r3, #8
 80103c0:	2b08      	cmp	r3, #8
 80103c2:	d110      	bne.n	80103e6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80103c4:	68fb      	ldr	r3, [r7, #12]
 80103c6:	681b      	ldr	r3, [r3, #0]
 80103c8:	2208      	movs	r2, #8
 80103ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80103cc:	68f8      	ldr	r0, [r7, #12]
 80103ce:	f000 f921 	bl	8010614 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80103d2:	68fb      	ldr	r3, [r7, #12]
 80103d4:	2208      	movs	r2, #8
 80103d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80103da:	68fb      	ldr	r3, [r7, #12]
 80103dc:	2200      	movs	r2, #0
 80103de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80103e2:	2301      	movs	r3, #1
 80103e4:	e029      	b.n	801043a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80103e6:	68fb      	ldr	r3, [r7, #12]
 80103e8:	681b      	ldr	r3, [r3, #0]
 80103ea:	69db      	ldr	r3, [r3, #28]
 80103ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80103f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80103f4:	d111      	bne.n	801041a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80103f6:	68fb      	ldr	r3, [r7, #12]
 80103f8:	681b      	ldr	r3, [r3, #0]
 80103fa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80103fe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010400:	68f8      	ldr	r0, [r7, #12]
 8010402:	f000 f907 	bl	8010614 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8010406:	68fb      	ldr	r3, [r7, #12]
 8010408:	2220      	movs	r2, #32
 801040a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801040e:	68fb      	ldr	r3, [r7, #12]
 8010410:	2200      	movs	r2, #0
 8010412:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8010416:	2303      	movs	r3, #3
 8010418:	e00f      	b.n	801043a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801041a:	68fb      	ldr	r3, [r7, #12]
 801041c:	681b      	ldr	r3, [r3, #0]
 801041e:	69da      	ldr	r2, [r3, #28]
 8010420:	68bb      	ldr	r3, [r7, #8]
 8010422:	4013      	ands	r3, r2
 8010424:	68ba      	ldr	r2, [r7, #8]
 8010426:	429a      	cmp	r2, r3
 8010428:	bf0c      	ite	eq
 801042a:	2301      	moveq	r3, #1
 801042c:	2300      	movne	r3, #0
 801042e:	b2db      	uxtb	r3, r3
 8010430:	461a      	mov	r2, r3
 8010432:	79fb      	ldrb	r3, [r7, #7]
 8010434:	429a      	cmp	r2, r3
 8010436:	d0a0      	beq.n	801037a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010438:	2300      	movs	r3, #0
}
 801043a:	4618      	mov	r0, r3
 801043c:	3710      	adds	r7, #16
 801043e:	46bd      	mov	sp, r7
 8010440:	bd80      	pop	{r7, pc}
	...

08010444 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010444:	b580      	push	{r7, lr}
 8010446:	b096      	sub	sp, #88	@ 0x58
 8010448:	af00      	add	r7, sp, #0
 801044a:	60f8      	str	r0, [r7, #12]
 801044c:	60b9      	str	r1, [r7, #8]
 801044e:	4613      	mov	r3, r2
 8010450:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8010452:	68fb      	ldr	r3, [r7, #12]
 8010454:	68ba      	ldr	r2, [r7, #8]
 8010456:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8010458:	68fb      	ldr	r3, [r7, #12]
 801045a:	88fa      	ldrh	r2, [r7, #6]
 801045c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010460:	68fb      	ldr	r3, [r7, #12]
 8010462:	2200      	movs	r2, #0
 8010464:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8010468:	68fb      	ldr	r3, [r7, #12]
 801046a:	2222      	movs	r2, #34	@ 0x22
 801046c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8010470:	68fb      	ldr	r3, [r7, #12]
 8010472:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010476:	2b00      	cmp	r3, #0
 8010478:	d02d      	beq.n	80104d6 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 801047a:	68fb      	ldr	r3, [r7, #12]
 801047c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010480:	4a40      	ldr	r2, [pc, #256]	@ (8010584 <UART_Start_Receive_DMA+0x140>)
 8010482:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8010484:	68fb      	ldr	r3, [r7, #12]
 8010486:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801048a:	4a3f      	ldr	r2, [pc, #252]	@ (8010588 <UART_Start_Receive_DMA+0x144>)
 801048c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 801048e:	68fb      	ldr	r3, [r7, #12]
 8010490:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010494:	4a3d      	ldr	r2, [pc, #244]	@ (801058c <UART_Start_Receive_DMA+0x148>)
 8010496:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8010498:	68fb      	ldr	r3, [r7, #12]
 801049a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801049e:	2200      	movs	r2, #0
 80104a0:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80104a2:	68fb      	ldr	r3, [r7, #12]
 80104a4:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 80104a8:	68fb      	ldr	r3, [r7, #12]
 80104aa:	681b      	ldr	r3, [r3, #0]
 80104ac:	3324      	adds	r3, #36	@ 0x24
 80104ae:	4619      	mov	r1, r3
 80104b0:	68fb      	ldr	r3, [r7, #12]
 80104b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80104b4:	461a      	mov	r2, r3
 80104b6:	88fb      	ldrh	r3, [r7, #6]
 80104b8:	f7f3 fa3a 	bl	8003930 <HAL_DMA_Start_IT>
 80104bc:	4603      	mov	r3, r0
 80104be:	2b00      	cmp	r3, #0
 80104c0:	d009      	beq.n	80104d6 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80104c2:	68fb      	ldr	r3, [r7, #12]
 80104c4:	2210      	movs	r2, #16
 80104c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80104ca:	68fb      	ldr	r3, [r7, #12]
 80104cc:	2220      	movs	r2, #32
 80104ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 80104d2:	2301      	movs	r3, #1
 80104d4:	e051      	b.n	801057a <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80104d6:	68fb      	ldr	r3, [r7, #12]
 80104d8:	691b      	ldr	r3, [r3, #16]
 80104da:	2b00      	cmp	r3, #0
 80104dc:	d018      	beq.n	8010510 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80104de:	68fb      	ldr	r3, [r7, #12]
 80104e0:	681b      	ldr	r3, [r3, #0]
 80104e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80104e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80104e6:	e853 3f00 	ldrex	r3, [r3]
 80104ea:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80104ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80104ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80104f2:	657b      	str	r3, [r7, #84]	@ 0x54
 80104f4:	68fb      	ldr	r3, [r7, #12]
 80104f6:	681b      	ldr	r3, [r3, #0]
 80104f8:	461a      	mov	r2, r3
 80104fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80104fc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80104fe:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010500:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8010502:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010504:	e841 2300 	strex	r3, r2, [r1]
 8010508:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 801050a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801050c:	2b00      	cmp	r3, #0
 801050e:	d1e6      	bne.n	80104de <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010510:	68fb      	ldr	r3, [r7, #12]
 8010512:	681b      	ldr	r3, [r3, #0]
 8010514:	3308      	adds	r3, #8
 8010516:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010518:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801051a:	e853 3f00 	ldrex	r3, [r3]
 801051e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010522:	f043 0301 	orr.w	r3, r3, #1
 8010526:	653b      	str	r3, [r7, #80]	@ 0x50
 8010528:	68fb      	ldr	r3, [r7, #12]
 801052a:	681b      	ldr	r3, [r3, #0]
 801052c:	3308      	adds	r3, #8
 801052e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010530:	637a      	str	r2, [r7, #52]	@ 0x34
 8010532:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010534:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8010536:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010538:	e841 2300 	strex	r3, r2, [r1]
 801053c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 801053e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010540:	2b00      	cmp	r3, #0
 8010542:	d1e5      	bne.n	8010510 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010544:	68fb      	ldr	r3, [r7, #12]
 8010546:	681b      	ldr	r3, [r3, #0]
 8010548:	3308      	adds	r3, #8
 801054a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801054c:	697b      	ldr	r3, [r7, #20]
 801054e:	e853 3f00 	ldrex	r3, [r3]
 8010552:	613b      	str	r3, [r7, #16]
   return(result);
 8010554:	693b      	ldr	r3, [r7, #16]
 8010556:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801055a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801055c:	68fb      	ldr	r3, [r7, #12]
 801055e:	681b      	ldr	r3, [r3, #0]
 8010560:	3308      	adds	r3, #8
 8010562:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010564:	623a      	str	r2, [r7, #32]
 8010566:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010568:	69f9      	ldr	r1, [r7, #28]
 801056a:	6a3a      	ldr	r2, [r7, #32]
 801056c:	e841 2300 	strex	r3, r2, [r1]
 8010570:	61bb      	str	r3, [r7, #24]
   return(result);
 8010572:	69bb      	ldr	r3, [r7, #24]
 8010574:	2b00      	cmp	r3, #0
 8010576:	d1e5      	bne.n	8010544 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8010578:	2300      	movs	r3, #0
}
 801057a:	4618      	mov	r0, r3
 801057c:	3758      	adds	r7, #88	@ 0x58
 801057e:	46bd      	mov	sp, r7
 8010580:	bd80      	pop	{r7, pc}
 8010582:	bf00      	nop
 8010584:	0801079b 	.word	0x0801079b
 8010588:	080108cb 	.word	0x080108cb
 801058c:	08010911 	.word	0x08010911

08010590 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8010590:	b480      	push	{r7}
 8010592:	b08f      	sub	sp, #60	@ 0x3c
 8010594:	af00      	add	r7, sp, #0
 8010596:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8010598:	687b      	ldr	r3, [r7, #4]
 801059a:	681b      	ldr	r3, [r3, #0]
 801059c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801059e:	6a3b      	ldr	r3, [r7, #32]
 80105a0:	e853 3f00 	ldrex	r3, [r3]
 80105a4:	61fb      	str	r3, [r7, #28]
   return(result);
 80105a6:	69fb      	ldr	r3, [r7, #28]
 80105a8:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80105ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80105ae:	687b      	ldr	r3, [r7, #4]
 80105b0:	681b      	ldr	r3, [r3, #0]
 80105b2:	461a      	mov	r2, r3
 80105b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80105b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80105b8:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80105ba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80105bc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80105be:	e841 2300 	strex	r3, r2, [r1]
 80105c2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80105c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80105c6:	2b00      	cmp	r3, #0
 80105c8:	d1e6      	bne.n	8010598 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80105ca:	687b      	ldr	r3, [r7, #4]
 80105cc:	681b      	ldr	r3, [r3, #0]
 80105ce:	3308      	adds	r3, #8
 80105d0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80105d2:	68fb      	ldr	r3, [r7, #12]
 80105d4:	e853 3f00 	ldrex	r3, [r3]
 80105d8:	60bb      	str	r3, [r7, #8]
   return(result);
 80105da:	68bb      	ldr	r3, [r7, #8]
 80105dc:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80105e0:	633b      	str	r3, [r7, #48]	@ 0x30
 80105e2:	687b      	ldr	r3, [r7, #4]
 80105e4:	681b      	ldr	r3, [r3, #0]
 80105e6:	3308      	adds	r3, #8
 80105e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80105ea:	61ba      	str	r2, [r7, #24]
 80105ec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80105ee:	6979      	ldr	r1, [r7, #20]
 80105f0:	69ba      	ldr	r2, [r7, #24]
 80105f2:	e841 2300 	strex	r3, r2, [r1]
 80105f6:	613b      	str	r3, [r7, #16]
   return(result);
 80105f8:	693b      	ldr	r3, [r7, #16]
 80105fa:	2b00      	cmp	r3, #0
 80105fc:	d1e5      	bne.n	80105ca <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80105fe:	687b      	ldr	r3, [r7, #4]
 8010600:	2220      	movs	r2, #32
 8010602:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8010606:	bf00      	nop
 8010608:	373c      	adds	r7, #60	@ 0x3c
 801060a:	46bd      	mov	sp, r7
 801060c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010610:	4770      	bx	lr
	...

08010614 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8010614:	b480      	push	{r7}
 8010616:	b095      	sub	sp, #84	@ 0x54
 8010618:	af00      	add	r7, sp, #0
 801061a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801061c:	687b      	ldr	r3, [r7, #4]
 801061e:	681b      	ldr	r3, [r3, #0]
 8010620:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010622:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010624:	e853 3f00 	ldrex	r3, [r3]
 8010628:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 801062a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801062c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010630:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010632:	687b      	ldr	r3, [r7, #4]
 8010634:	681b      	ldr	r3, [r3, #0]
 8010636:	461a      	mov	r2, r3
 8010638:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801063a:	643b      	str	r3, [r7, #64]	@ 0x40
 801063c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801063e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8010640:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010642:	e841 2300 	strex	r3, r2, [r1]
 8010646:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010648:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801064a:	2b00      	cmp	r3, #0
 801064c:	d1e6      	bne.n	801061c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801064e:	687b      	ldr	r3, [r7, #4]
 8010650:	681b      	ldr	r3, [r3, #0]
 8010652:	3308      	adds	r3, #8
 8010654:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010656:	6a3b      	ldr	r3, [r7, #32]
 8010658:	e853 3f00 	ldrex	r3, [r3]
 801065c:	61fb      	str	r3, [r7, #28]
   return(result);
 801065e:	69fa      	ldr	r2, [r7, #28]
 8010660:	4b1e      	ldr	r3, [pc, #120]	@ (80106dc <UART_EndRxTransfer+0xc8>)
 8010662:	4013      	ands	r3, r2
 8010664:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010666:	687b      	ldr	r3, [r7, #4]
 8010668:	681b      	ldr	r3, [r3, #0]
 801066a:	3308      	adds	r3, #8
 801066c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801066e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8010670:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010672:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010674:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010676:	e841 2300 	strex	r3, r2, [r1]
 801067a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801067c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801067e:	2b00      	cmp	r3, #0
 8010680:	d1e5      	bne.n	801064e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010682:	687b      	ldr	r3, [r7, #4]
 8010684:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010686:	2b01      	cmp	r3, #1
 8010688:	d118      	bne.n	80106bc <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801068a:	687b      	ldr	r3, [r7, #4]
 801068c:	681b      	ldr	r3, [r3, #0]
 801068e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010690:	68fb      	ldr	r3, [r7, #12]
 8010692:	e853 3f00 	ldrex	r3, [r3]
 8010696:	60bb      	str	r3, [r7, #8]
   return(result);
 8010698:	68bb      	ldr	r3, [r7, #8]
 801069a:	f023 0310 	bic.w	r3, r3, #16
 801069e:	647b      	str	r3, [r7, #68]	@ 0x44
 80106a0:	687b      	ldr	r3, [r7, #4]
 80106a2:	681b      	ldr	r3, [r3, #0]
 80106a4:	461a      	mov	r2, r3
 80106a6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80106a8:	61bb      	str	r3, [r7, #24]
 80106aa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80106ac:	6979      	ldr	r1, [r7, #20]
 80106ae:	69ba      	ldr	r2, [r7, #24]
 80106b0:	e841 2300 	strex	r3, r2, [r1]
 80106b4:	613b      	str	r3, [r7, #16]
   return(result);
 80106b6:	693b      	ldr	r3, [r7, #16]
 80106b8:	2b00      	cmp	r3, #0
 80106ba:	d1e6      	bne.n	801068a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80106bc:	687b      	ldr	r3, [r7, #4]
 80106be:	2220      	movs	r2, #32
 80106c0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80106c4:	687b      	ldr	r3, [r7, #4]
 80106c6:	2200      	movs	r2, #0
 80106c8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80106ca:	687b      	ldr	r3, [r7, #4]
 80106cc:	2200      	movs	r2, #0
 80106ce:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80106d0:	bf00      	nop
 80106d2:	3754      	adds	r7, #84	@ 0x54
 80106d4:	46bd      	mov	sp, r7
 80106d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106da:	4770      	bx	lr
 80106dc:	effffffe 	.word	0xeffffffe

080106e0 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80106e0:	b580      	push	{r7, lr}
 80106e2:	b090      	sub	sp, #64	@ 0x40
 80106e4:	af00      	add	r7, sp, #0
 80106e6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80106e8:	687b      	ldr	r3, [r7, #4]
 80106ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80106ec:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80106ee:	687b      	ldr	r3, [r7, #4]
 80106f0:	69db      	ldr	r3, [r3, #28]
 80106f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80106f6:	d037      	beq.n	8010768 <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 80106f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80106fa:	2200      	movs	r2, #0
 80106fc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8010700:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010702:	681b      	ldr	r3, [r3, #0]
 8010704:	3308      	adds	r3, #8
 8010706:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801070a:	e853 3f00 	ldrex	r3, [r3]
 801070e:	623b      	str	r3, [r7, #32]
   return(result);
 8010710:	6a3b      	ldr	r3, [r7, #32]
 8010712:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010716:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010718:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801071a:	681b      	ldr	r3, [r3, #0]
 801071c:	3308      	adds	r3, #8
 801071e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010720:	633a      	str	r2, [r7, #48]	@ 0x30
 8010722:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010724:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010726:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010728:	e841 2300 	strex	r3, r2, [r1]
 801072c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801072e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010730:	2b00      	cmp	r3, #0
 8010732:	d1e5      	bne.n	8010700 <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8010734:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010736:	681b      	ldr	r3, [r3, #0]
 8010738:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801073a:	693b      	ldr	r3, [r7, #16]
 801073c:	e853 3f00 	ldrex	r3, [r3]
 8010740:	60fb      	str	r3, [r7, #12]
   return(result);
 8010742:	68fb      	ldr	r3, [r7, #12]
 8010744:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010748:	637b      	str	r3, [r7, #52]	@ 0x34
 801074a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801074c:	681b      	ldr	r3, [r3, #0]
 801074e:	461a      	mov	r2, r3
 8010750:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010752:	61fb      	str	r3, [r7, #28]
 8010754:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010756:	69b9      	ldr	r1, [r7, #24]
 8010758:	69fa      	ldr	r2, [r7, #28]
 801075a:	e841 2300 	strex	r3, r2, [r1]
 801075e:	617b      	str	r3, [r7, #20]
   return(result);
 8010760:	697b      	ldr	r3, [r7, #20]
 8010762:	2b00      	cmp	r3, #0
 8010764:	d1e6      	bne.n	8010734 <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010766:	e004      	b.n	8010772 <UART_DMATransmitCplt+0x92>
    huart->TxCpltCallback(huart);
 8010768:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801076a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 801076e:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8010770:	4798      	blx	r3
}
 8010772:	bf00      	nop
 8010774:	3740      	adds	r7, #64	@ 0x40
 8010776:	46bd      	mov	sp, r7
 8010778:	bd80      	pop	{r7, pc}

0801077a <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 801077a:	b580      	push	{r7, lr}
 801077c:	b084      	sub	sp, #16
 801077e:	af00      	add	r7, sp, #0
 8010780:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010782:	687b      	ldr	r3, [r7, #4]
 8010784:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010786:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
 8010788:	68fb      	ldr	r3, [r7, #12]
 801078a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801078e:	68f8      	ldr	r0, [r7, #12]
 8010790:	4798      	blx	r3
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010792:	bf00      	nop
 8010794:	3710      	adds	r7, #16
 8010796:	46bd      	mov	sp, r7
 8010798:	bd80      	pop	{r7, pc}

0801079a <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 801079a:	b580      	push	{r7, lr}
 801079c:	b09c      	sub	sp, #112	@ 0x70
 801079e:	af00      	add	r7, sp, #0
 80107a0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80107a2:	687b      	ldr	r3, [r7, #4]
 80107a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80107a6:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80107a8:	687b      	ldr	r3, [r7, #4]
 80107aa:	69db      	ldr	r3, [r3, #28]
 80107ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80107b0:	d071      	beq.n	8010896 <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 80107b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80107b4:	2200      	movs	r2, #0
 80107b6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80107ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80107bc:	681b      	ldr	r3, [r3, #0]
 80107be:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80107c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80107c2:	e853 3f00 	ldrex	r3, [r3]
 80107c6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80107c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80107ca:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80107ce:	66bb      	str	r3, [r7, #104]	@ 0x68
 80107d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80107d2:	681b      	ldr	r3, [r3, #0]
 80107d4:	461a      	mov	r2, r3
 80107d6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80107d8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80107da:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80107dc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80107de:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80107e0:	e841 2300 	strex	r3, r2, [r1]
 80107e4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80107e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80107e8:	2b00      	cmp	r3, #0
 80107ea:	d1e6      	bne.n	80107ba <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80107ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80107ee:	681b      	ldr	r3, [r3, #0]
 80107f0:	3308      	adds	r3, #8
 80107f2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80107f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107f6:	e853 3f00 	ldrex	r3, [r3]
 80107fa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80107fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80107fe:	f023 0301 	bic.w	r3, r3, #1
 8010802:	667b      	str	r3, [r7, #100]	@ 0x64
 8010804:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010806:	681b      	ldr	r3, [r3, #0]
 8010808:	3308      	adds	r3, #8
 801080a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801080c:	647a      	str	r2, [r7, #68]	@ 0x44
 801080e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010810:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010812:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010814:	e841 2300 	strex	r3, r2, [r1]
 8010818:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801081a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801081c:	2b00      	cmp	r3, #0
 801081e:	d1e5      	bne.n	80107ec <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010820:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010822:	681b      	ldr	r3, [r3, #0]
 8010824:	3308      	adds	r3, #8
 8010826:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801082a:	e853 3f00 	ldrex	r3, [r3]
 801082e:	623b      	str	r3, [r7, #32]
   return(result);
 8010830:	6a3b      	ldr	r3, [r7, #32]
 8010832:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010836:	663b      	str	r3, [r7, #96]	@ 0x60
 8010838:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801083a:	681b      	ldr	r3, [r3, #0]
 801083c:	3308      	adds	r3, #8
 801083e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8010840:	633a      	str	r2, [r7, #48]	@ 0x30
 8010842:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010844:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010846:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010848:	e841 2300 	strex	r3, r2, [r1]
 801084c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801084e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010850:	2b00      	cmp	r3, #0
 8010852:	d1e5      	bne.n	8010820 <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8010854:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010856:	2220      	movs	r2, #32
 8010858:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801085c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801085e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010860:	2b01      	cmp	r3, #1
 8010862:	d118      	bne.n	8010896 <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010864:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010866:	681b      	ldr	r3, [r3, #0]
 8010868:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801086a:	693b      	ldr	r3, [r7, #16]
 801086c:	e853 3f00 	ldrex	r3, [r3]
 8010870:	60fb      	str	r3, [r7, #12]
   return(result);
 8010872:	68fb      	ldr	r3, [r7, #12]
 8010874:	f023 0310 	bic.w	r3, r3, #16
 8010878:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801087a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801087c:	681b      	ldr	r3, [r3, #0]
 801087e:	461a      	mov	r2, r3
 8010880:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010882:	61fb      	str	r3, [r7, #28]
 8010884:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010886:	69b9      	ldr	r1, [r7, #24]
 8010888:	69fa      	ldr	r2, [r7, #28]
 801088a:	e841 2300 	strex	r3, r2, [r1]
 801088e:	617b      	str	r3, [r7, #20]
   return(result);
 8010890:	697b      	ldr	r3, [r7, #20]
 8010892:	2b00      	cmp	r3, #0
 8010894:	d1e6      	bne.n	8010864 <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010896:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010898:	2200      	movs	r2, #0
 801089a:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801089c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801089e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80108a0:	2b01      	cmp	r3, #1
 80108a2:	d109      	bne.n	80108b8 <UART_DMAReceiveCplt+0x11e>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
 80108a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80108a6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80108aa:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80108ac:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 80108b0:	4611      	mov	r1, r2
 80108b2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80108b4:	4798      	blx	r3
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80108b6:	e004      	b.n	80108c2 <UART_DMAReceiveCplt+0x128>
    huart->RxCpltCallback(huart);
 80108b8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80108ba:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80108be:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80108c0:	4798      	blx	r3
}
 80108c2:	bf00      	nop
 80108c4:	3770      	adds	r7, #112	@ 0x70
 80108c6:	46bd      	mov	sp, r7
 80108c8:	bd80      	pop	{r7, pc}

080108ca <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80108ca:	b580      	push	{r7, lr}
 80108cc:	b084      	sub	sp, #16
 80108ce:	af00      	add	r7, sp, #0
 80108d0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80108d2:	687b      	ldr	r3, [r7, #4]
 80108d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80108d6:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80108d8:	68fb      	ldr	r3, [r7, #12]
 80108da:	2201      	movs	r2, #1
 80108dc:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80108de:	68fb      	ldr	r3, [r7, #12]
 80108e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80108e2:	2b01      	cmp	r3, #1
 80108e4:	d10b      	bne.n	80108fe <UART_DMARxHalfCplt+0x34>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
 80108e6:	68fb      	ldr	r3, [r7, #12]
 80108e8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80108ec:	68fa      	ldr	r2, [r7, #12]
 80108ee:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 80108f2:	0852      	lsrs	r2, r2, #1
 80108f4:	b292      	uxth	r2, r2
 80108f6:	4611      	mov	r1, r2
 80108f8:	68f8      	ldr	r0, [r7, #12]
 80108fa:	4798      	blx	r3
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80108fc:	e004      	b.n	8010908 <UART_DMARxHalfCplt+0x3e>
    huart->RxHalfCpltCallback(huart);
 80108fe:	68fb      	ldr	r3, [r7, #12]
 8010900:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8010904:	68f8      	ldr	r0, [r7, #12]
 8010906:	4798      	blx	r3
}
 8010908:	bf00      	nop
 801090a:	3710      	adds	r7, #16
 801090c:	46bd      	mov	sp, r7
 801090e:	bd80      	pop	{r7, pc}

08010910 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8010910:	b580      	push	{r7, lr}
 8010912:	b086      	sub	sp, #24
 8010914:	af00      	add	r7, sp, #0
 8010916:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010918:	687b      	ldr	r3, [r7, #4]
 801091a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801091c:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 801091e:	697b      	ldr	r3, [r7, #20]
 8010920:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010924:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8010926:	697b      	ldr	r3, [r7, #20]
 8010928:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801092c:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 801092e:	697b      	ldr	r3, [r7, #20]
 8010930:	681b      	ldr	r3, [r3, #0]
 8010932:	689b      	ldr	r3, [r3, #8]
 8010934:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010938:	2b80      	cmp	r3, #128	@ 0x80
 801093a:	d109      	bne.n	8010950 <UART_DMAError+0x40>
 801093c:	693b      	ldr	r3, [r7, #16]
 801093e:	2b21      	cmp	r3, #33	@ 0x21
 8010940:	d106      	bne.n	8010950 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8010942:	697b      	ldr	r3, [r7, #20]
 8010944:	2200      	movs	r2, #0
 8010946:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 801094a:	6978      	ldr	r0, [r7, #20]
 801094c:	f7ff fe20 	bl	8010590 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8010950:	697b      	ldr	r3, [r7, #20]
 8010952:	681b      	ldr	r3, [r3, #0]
 8010954:	689b      	ldr	r3, [r3, #8]
 8010956:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801095a:	2b40      	cmp	r3, #64	@ 0x40
 801095c:	d109      	bne.n	8010972 <UART_DMAError+0x62>
 801095e:	68fb      	ldr	r3, [r7, #12]
 8010960:	2b22      	cmp	r3, #34	@ 0x22
 8010962:	d106      	bne.n	8010972 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8010964:	697b      	ldr	r3, [r7, #20]
 8010966:	2200      	movs	r2, #0
 8010968:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 801096c:	6978      	ldr	r0, [r7, #20]
 801096e:	f7ff fe51 	bl	8010614 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8010972:	697b      	ldr	r3, [r7, #20]
 8010974:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010978:	f043 0210 	orr.w	r2, r3, #16
 801097c:	697b      	ldr	r3, [r7, #20]
 801097e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8010982:	697b      	ldr	r3, [r7, #20]
 8010984:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8010988:	6978      	ldr	r0, [r7, #20]
 801098a:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801098c:	bf00      	nop
 801098e:	3718      	adds	r7, #24
 8010990:	46bd      	mov	sp, r7
 8010992:	bd80      	pop	{r7, pc}

08010994 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8010994:	b580      	push	{r7, lr}
 8010996:	b084      	sub	sp, #16
 8010998:	af00      	add	r7, sp, #0
 801099a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801099c:	687b      	ldr	r3, [r7, #4]
 801099e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80109a0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80109a2:	68fb      	ldr	r3, [r7, #12]
 80109a4:	2200      	movs	r2, #0
 80109a6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 80109aa:	68fb      	ldr	r3, [r7, #12]
 80109ac:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80109b0:	68f8      	ldr	r0, [r7, #12]
 80109b2:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80109b4:	bf00      	nop
 80109b6:	3710      	adds	r7, #16
 80109b8:	46bd      	mov	sp, r7
 80109ba:	bd80      	pop	{r7, pc}

080109bc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80109bc:	b580      	push	{r7, lr}
 80109be:	b088      	sub	sp, #32
 80109c0:	af00      	add	r7, sp, #0
 80109c2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80109c4:	687b      	ldr	r3, [r7, #4]
 80109c6:	681b      	ldr	r3, [r3, #0]
 80109c8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80109ca:	68fb      	ldr	r3, [r7, #12]
 80109cc:	e853 3f00 	ldrex	r3, [r3]
 80109d0:	60bb      	str	r3, [r7, #8]
   return(result);
 80109d2:	68bb      	ldr	r3, [r7, #8]
 80109d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80109d8:	61fb      	str	r3, [r7, #28]
 80109da:	687b      	ldr	r3, [r7, #4]
 80109dc:	681b      	ldr	r3, [r3, #0]
 80109de:	461a      	mov	r2, r3
 80109e0:	69fb      	ldr	r3, [r7, #28]
 80109e2:	61bb      	str	r3, [r7, #24]
 80109e4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80109e6:	6979      	ldr	r1, [r7, #20]
 80109e8:	69ba      	ldr	r2, [r7, #24]
 80109ea:	e841 2300 	strex	r3, r2, [r1]
 80109ee:	613b      	str	r3, [r7, #16]
   return(result);
 80109f0:	693b      	ldr	r3, [r7, #16]
 80109f2:	2b00      	cmp	r3, #0
 80109f4:	d1e6      	bne.n	80109c4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80109f6:	687b      	ldr	r3, [r7, #4]
 80109f8:	2220      	movs	r2, #32
 80109fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80109fe:	687b      	ldr	r3, [r7, #4]
 8010a00:	2200      	movs	r2, #0
 8010a02:	679a      	str	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 8010a04:	687b      	ldr	r3, [r7, #4]
 8010a06:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8010a0a:	6878      	ldr	r0, [r7, #4]
 8010a0c:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010a0e:	bf00      	nop
 8010a10:	3720      	adds	r7, #32
 8010a12:	46bd      	mov	sp, r7
 8010a14:	bd80      	pop	{r7, pc}

08010a16 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8010a16:	b480      	push	{r7}
 8010a18:	b083      	sub	sp, #12
 8010a1a:	af00      	add	r7, sp, #0
 8010a1c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8010a1e:	bf00      	nop
 8010a20:	370c      	adds	r7, #12
 8010a22:	46bd      	mov	sp, r7
 8010a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a28:	4770      	bx	lr

08010a2a <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8010a2a:	b480      	push	{r7}
 8010a2c:	b083      	sub	sp, #12
 8010a2e:	af00      	add	r7, sp, #0
 8010a30:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8010a32:	bf00      	nop
 8010a34:	370c      	adds	r7, #12
 8010a36:	46bd      	mov	sp, r7
 8010a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a3c:	4770      	bx	lr

08010a3e <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8010a3e:	b480      	push	{r7}
 8010a40:	b083      	sub	sp, #12
 8010a42:	af00      	add	r7, sp, #0
 8010a44:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8010a46:	bf00      	nop
 8010a48:	370c      	adds	r7, #12
 8010a4a:	46bd      	mov	sp, r7
 8010a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a50:	4770      	bx	lr

08010a52 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8010a52:	b480      	push	{r7}
 8010a54:	b085      	sub	sp, #20
 8010a56:	af00      	add	r7, sp, #0
 8010a58:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010a5a:	687b      	ldr	r3, [r7, #4]
 8010a5c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010a60:	2b01      	cmp	r3, #1
 8010a62:	d101      	bne.n	8010a68 <HAL_UARTEx_DisableFifoMode+0x16>
 8010a64:	2302      	movs	r3, #2
 8010a66:	e027      	b.n	8010ab8 <HAL_UARTEx_DisableFifoMode+0x66>
 8010a68:	687b      	ldr	r3, [r7, #4]
 8010a6a:	2201      	movs	r2, #1
 8010a6c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010a70:	687b      	ldr	r3, [r7, #4]
 8010a72:	2224      	movs	r2, #36	@ 0x24
 8010a74:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010a78:	687b      	ldr	r3, [r7, #4]
 8010a7a:	681b      	ldr	r3, [r3, #0]
 8010a7c:	681b      	ldr	r3, [r3, #0]
 8010a7e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010a80:	687b      	ldr	r3, [r7, #4]
 8010a82:	681b      	ldr	r3, [r3, #0]
 8010a84:	681a      	ldr	r2, [r3, #0]
 8010a86:	687b      	ldr	r3, [r7, #4]
 8010a88:	681b      	ldr	r3, [r3, #0]
 8010a8a:	f022 0201 	bic.w	r2, r2, #1
 8010a8e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8010a90:	68fb      	ldr	r3, [r7, #12]
 8010a92:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8010a96:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8010a98:	687b      	ldr	r3, [r7, #4]
 8010a9a:	2200      	movs	r2, #0
 8010a9c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010a9e:	687b      	ldr	r3, [r7, #4]
 8010aa0:	681b      	ldr	r3, [r3, #0]
 8010aa2:	68fa      	ldr	r2, [r7, #12]
 8010aa4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010aa6:	687b      	ldr	r3, [r7, #4]
 8010aa8:	2220      	movs	r2, #32
 8010aaa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010aae:	687b      	ldr	r3, [r7, #4]
 8010ab0:	2200      	movs	r2, #0
 8010ab2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010ab6:	2300      	movs	r3, #0
}
 8010ab8:	4618      	mov	r0, r3
 8010aba:	3714      	adds	r7, #20
 8010abc:	46bd      	mov	sp, r7
 8010abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ac2:	4770      	bx	lr

08010ac4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8010ac4:	b580      	push	{r7, lr}
 8010ac6:	b084      	sub	sp, #16
 8010ac8:	af00      	add	r7, sp, #0
 8010aca:	6078      	str	r0, [r7, #4]
 8010acc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010ace:	687b      	ldr	r3, [r7, #4]
 8010ad0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010ad4:	2b01      	cmp	r3, #1
 8010ad6:	d101      	bne.n	8010adc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8010ad8:	2302      	movs	r3, #2
 8010ada:	e02d      	b.n	8010b38 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8010adc:	687b      	ldr	r3, [r7, #4]
 8010ade:	2201      	movs	r2, #1
 8010ae0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010ae4:	687b      	ldr	r3, [r7, #4]
 8010ae6:	2224      	movs	r2, #36	@ 0x24
 8010ae8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010aec:	687b      	ldr	r3, [r7, #4]
 8010aee:	681b      	ldr	r3, [r3, #0]
 8010af0:	681b      	ldr	r3, [r3, #0]
 8010af2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010af4:	687b      	ldr	r3, [r7, #4]
 8010af6:	681b      	ldr	r3, [r3, #0]
 8010af8:	681a      	ldr	r2, [r3, #0]
 8010afa:	687b      	ldr	r3, [r7, #4]
 8010afc:	681b      	ldr	r3, [r3, #0]
 8010afe:	f022 0201 	bic.w	r2, r2, #1
 8010b02:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8010b04:	687b      	ldr	r3, [r7, #4]
 8010b06:	681b      	ldr	r3, [r3, #0]
 8010b08:	689b      	ldr	r3, [r3, #8]
 8010b0a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8010b0e:	687b      	ldr	r3, [r7, #4]
 8010b10:	681b      	ldr	r3, [r3, #0]
 8010b12:	683a      	ldr	r2, [r7, #0]
 8010b14:	430a      	orrs	r2, r1
 8010b16:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010b18:	6878      	ldr	r0, [r7, #4]
 8010b1a:	f000 f84f 	bl	8010bbc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010b1e:	687b      	ldr	r3, [r7, #4]
 8010b20:	681b      	ldr	r3, [r3, #0]
 8010b22:	68fa      	ldr	r2, [r7, #12]
 8010b24:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010b26:	687b      	ldr	r3, [r7, #4]
 8010b28:	2220      	movs	r2, #32
 8010b2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010b2e:	687b      	ldr	r3, [r7, #4]
 8010b30:	2200      	movs	r2, #0
 8010b32:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010b36:	2300      	movs	r3, #0
}
 8010b38:	4618      	mov	r0, r3
 8010b3a:	3710      	adds	r7, #16
 8010b3c:	46bd      	mov	sp, r7
 8010b3e:	bd80      	pop	{r7, pc}

08010b40 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8010b40:	b580      	push	{r7, lr}
 8010b42:	b084      	sub	sp, #16
 8010b44:	af00      	add	r7, sp, #0
 8010b46:	6078      	str	r0, [r7, #4]
 8010b48:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010b4a:	687b      	ldr	r3, [r7, #4]
 8010b4c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010b50:	2b01      	cmp	r3, #1
 8010b52:	d101      	bne.n	8010b58 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8010b54:	2302      	movs	r3, #2
 8010b56:	e02d      	b.n	8010bb4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8010b58:	687b      	ldr	r3, [r7, #4]
 8010b5a:	2201      	movs	r2, #1
 8010b5c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010b60:	687b      	ldr	r3, [r7, #4]
 8010b62:	2224      	movs	r2, #36	@ 0x24
 8010b64:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010b68:	687b      	ldr	r3, [r7, #4]
 8010b6a:	681b      	ldr	r3, [r3, #0]
 8010b6c:	681b      	ldr	r3, [r3, #0]
 8010b6e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010b70:	687b      	ldr	r3, [r7, #4]
 8010b72:	681b      	ldr	r3, [r3, #0]
 8010b74:	681a      	ldr	r2, [r3, #0]
 8010b76:	687b      	ldr	r3, [r7, #4]
 8010b78:	681b      	ldr	r3, [r3, #0]
 8010b7a:	f022 0201 	bic.w	r2, r2, #1
 8010b7e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8010b80:	687b      	ldr	r3, [r7, #4]
 8010b82:	681b      	ldr	r3, [r3, #0]
 8010b84:	689b      	ldr	r3, [r3, #8]
 8010b86:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8010b8a:	687b      	ldr	r3, [r7, #4]
 8010b8c:	681b      	ldr	r3, [r3, #0]
 8010b8e:	683a      	ldr	r2, [r7, #0]
 8010b90:	430a      	orrs	r2, r1
 8010b92:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010b94:	6878      	ldr	r0, [r7, #4]
 8010b96:	f000 f811 	bl	8010bbc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010b9a:	687b      	ldr	r3, [r7, #4]
 8010b9c:	681b      	ldr	r3, [r3, #0]
 8010b9e:	68fa      	ldr	r2, [r7, #12]
 8010ba0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010ba2:	687b      	ldr	r3, [r7, #4]
 8010ba4:	2220      	movs	r2, #32
 8010ba6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010baa:	687b      	ldr	r3, [r7, #4]
 8010bac:	2200      	movs	r2, #0
 8010bae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010bb2:	2300      	movs	r3, #0
}
 8010bb4:	4618      	mov	r0, r3
 8010bb6:	3710      	adds	r7, #16
 8010bb8:	46bd      	mov	sp, r7
 8010bba:	bd80      	pop	{r7, pc}

08010bbc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8010bbc:	b480      	push	{r7}
 8010bbe:	b085      	sub	sp, #20
 8010bc0:	af00      	add	r7, sp, #0
 8010bc2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8010bc4:	687b      	ldr	r3, [r7, #4]
 8010bc6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010bc8:	2b00      	cmp	r3, #0
 8010bca:	d108      	bne.n	8010bde <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8010bcc:	687b      	ldr	r3, [r7, #4]
 8010bce:	2201      	movs	r2, #1
 8010bd0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8010bd4:	687b      	ldr	r3, [r7, #4]
 8010bd6:	2201      	movs	r2, #1
 8010bd8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8010bdc:	e031      	b.n	8010c42 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8010bde:	2310      	movs	r3, #16
 8010be0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8010be2:	2310      	movs	r3, #16
 8010be4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8010be6:	687b      	ldr	r3, [r7, #4]
 8010be8:	681b      	ldr	r3, [r3, #0]
 8010bea:	689b      	ldr	r3, [r3, #8]
 8010bec:	0e5b      	lsrs	r3, r3, #25
 8010bee:	b2db      	uxtb	r3, r3
 8010bf0:	f003 0307 	and.w	r3, r3, #7
 8010bf4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8010bf6:	687b      	ldr	r3, [r7, #4]
 8010bf8:	681b      	ldr	r3, [r3, #0]
 8010bfa:	689b      	ldr	r3, [r3, #8]
 8010bfc:	0f5b      	lsrs	r3, r3, #29
 8010bfe:	b2db      	uxtb	r3, r3
 8010c00:	f003 0307 	and.w	r3, r3, #7
 8010c04:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010c06:	7bbb      	ldrb	r3, [r7, #14]
 8010c08:	7b3a      	ldrb	r2, [r7, #12]
 8010c0a:	4911      	ldr	r1, [pc, #68]	@ (8010c50 <UARTEx_SetNbDataToProcess+0x94>)
 8010c0c:	5c8a      	ldrb	r2, [r1, r2]
 8010c0e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8010c12:	7b3a      	ldrb	r2, [r7, #12]
 8010c14:	490f      	ldr	r1, [pc, #60]	@ (8010c54 <UARTEx_SetNbDataToProcess+0x98>)
 8010c16:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010c18:	fb93 f3f2 	sdiv	r3, r3, r2
 8010c1c:	b29a      	uxth	r2, r3
 8010c1e:	687b      	ldr	r3, [r7, #4]
 8010c20:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8010c24:	7bfb      	ldrb	r3, [r7, #15]
 8010c26:	7b7a      	ldrb	r2, [r7, #13]
 8010c28:	4909      	ldr	r1, [pc, #36]	@ (8010c50 <UARTEx_SetNbDataToProcess+0x94>)
 8010c2a:	5c8a      	ldrb	r2, [r1, r2]
 8010c2c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8010c30:	7b7a      	ldrb	r2, [r7, #13]
 8010c32:	4908      	ldr	r1, [pc, #32]	@ (8010c54 <UARTEx_SetNbDataToProcess+0x98>)
 8010c34:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8010c36:	fb93 f3f2 	sdiv	r3, r3, r2
 8010c3a:	b29a      	uxth	r2, r3
 8010c3c:	687b      	ldr	r3, [r7, #4]
 8010c3e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8010c42:	bf00      	nop
 8010c44:	3714      	adds	r7, #20
 8010c46:	46bd      	mov	sp, r7
 8010c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c4c:	4770      	bx	lr
 8010c4e:	bf00      	nop
 8010c50:	0801e2ac 	.word	0x0801e2ac
 8010c54:	0801e2b4 	.word	0x0801e2b4

08010c58 <__NVIC_SetPriority>:
{
 8010c58:	b480      	push	{r7}
 8010c5a:	b083      	sub	sp, #12
 8010c5c:	af00      	add	r7, sp, #0
 8010c5e:	4603      	mov	r3, r0
 8010c60:	6039      	str	r1, [r7, #0]
 8010c62:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8010c64:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8010c68:	2b00      	cmp	r3, #0
 8010c6a:	db0a      	blt.n	8010c82 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8010c6c:	683b      	ldr	r3, [r7, #0]
 8010c6e:	b2da      	uxtb	r2, r3
 8010c70:	490c      	ldr	r1, [pc, #48]	@ (8010ca4 <__NVIC_SetPriority+0x4c>)
 8010c72:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8010c76:	0112      	lsls	r2, r2, #4
 8010c78:	b2d2      	uxtb	r2, r2
 8010c7a:	440b      	add	r3, r1
 8010c7c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8010c80:	e00a      	b.n	8010c98 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8010c82:	683b      	ldr	r3, [r7, #0]
 8010c84:	b2da      	uxtb	r2, r3
 8010c86:	4908      	ldr	r1, [pc, #32]	@ (8010ca8 <__NVIC_SetPriority+0x50>)
 8010c88:	88fb      	ldrh	r3, [r7, #6]
 8010c8a:	f003 030f 	and.w	r3, r3, #15
 8010c8e:	3b04      	subs	r3, #4
 8010c90:	0112      	lsls	r2, r2, #4
 8010c92:	b2d2      	uxtb	r2, r2
 8010c94:	440b      	add	r3, r1
 8010c96:	761a      	strb	r2, [r3, #24]
}
 8010c98:	bf00      	nop
 8010c9a:	370c      	adds	r7, #12
 8010c9c:	46bd      	mov	sp, r7
 8010c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ca2:	4770      	bx	lr
 8010ca4:	e000e100 	.word	0xe000e100
 8010ca8:	e000ed00 	.word	0xe000ed00

08010cac <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8010cac:	b580      	push	{r7, lr}
 8010cae:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8010cb0:	4b05      	ldr	r3, [pc, #20]	@ (8010cc8 <SysTick_Handler+0x1c>)
 8010cb2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8010cb4:	f002 fcc0 	bl	8013638 <xTaskGetSchedulerState>
 8010cb8:	4603      	mov	r3, r0
 8010cba:	2b01      	cmp	r3, #1
 8010cbc:	d001      	beq.n	8010cc2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8010cbe:	f003 fe83 	bl	80149c8 <xPortSysTickHandler>
  }
}
 8010cc2:	bf00      	nop
 8010cc4:	bd80      	pop	{r7, pc}
 8010cc6:	bf00      	nop
 8010cc8:	e000e010 	.word	0xe000e010

08010ccc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8010ccc:	b580      	push	{r7, lr}
 8010cce:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8010cd0:	2100      	movs	r1, #0
 8010cd2:	f06f 0004 	mvn.w	r0, #4
 8010cd6:	f7ff ffbf 	bl	8010c58 <__NVIC_SetPriority>
#endif
}
 8010cda:	bf00      	nop
 8010cdc:	bd80      	pop	{r7, pc}
	...

08010ce0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8010ce0:	b480      	push	{r7}
 8010ce2:	b083      	sub	sp, #12
 8010ce4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010ce6:	f3ef 8305 	mrs	r3, IPSR
 8010cea:	603b      	str	r3, [r7, #0]
  return(result);
 8010cec:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8010cee:	2b00      	cmp	r3, #0
 8010cf0:	d003      	beq.n	8010cfa <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8010cf2:	f06f 0305 	mvn.w	r3, #5
 8010cf6:	607b      	str	r3, [r7, #4]
 8010cf8:	e00c      	b.n	8010d14 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8010cfa:	4b0a      	ldr	r3, [pc, #40]	@ (8010d24 <osKernelInitialize+0x44>)
 8010cfc:	681b      	ldr	r3, [r3, #0]
 8010cfe:	2b00      	cmp	r3, #0
 8010d00:	d105      	bne.n	8010d0e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8010d02:	4b08      	ldr	r3, [pc, #32]	@ (8010d24 <osKernelInitialize+0x44>)
 8010d04:	2201      	movs	r2, #1
 8010d06:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8010d08:	2300      	movs	r3, #0
 8010d0a:	607b      	str	r3, [r7, #4]
 8010d0c:	e002      	b.n	8010d14 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8010d0e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8010d12:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8010d14:	687b      	ldr	r3, [r7, #4]
}
 8010d16:	4618      	mov	r0, r3
 8010d18:	370c      	adds	r7, #12
 8010d1a:	46bd      	mov	sp, r7
 8010d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d20:	4770      	bx	lr
 8010d22:	bf00      	nop
 8010d24:	24001020 	.word	0x24001020

08010d28 <osKernelGetState>:
  }

  return (osOK);
}

osKernelState_t osKernelGetState (void) {
 8010d28:	b580      	push	{r7, lr}
 8010d2a:	b082      	sub	sp, #8
 8010d2c:	af00      	add	r7, sp, #0
  osKernelState_t state;

  switch (xTaskGetSchedulerState()) {
 8010d2e:	f002 fc83 	bl	8013638 <xTaskGetSchedulerState>
 8010d32:	4603      	mov	r3, r0
 8010d34:	2b00      	cmp	r3, #0
 8010d36:	d004      	beq.n	8010d42 <osKernelGetState+0x1a>
 8010d38:	2b02      	cmp	r3, #2
 8010d3a:	d105      	bne.n	8010d48 <osKernelGetState+0x20>
    case taskSCHEDULER_RUNNING:
      state = osKernelRunning;
 8010d3c:	2302      	movs	r3, #2
 8010d3e:	607b      	str	r3, [r7, #4]
      break;
 8010d40:	e00c      	b.n	8010d5c <osKernelGetState+0x34>

    case taskSCHEDULER_SUSPENDED:
      state = osKernelLocked;
 8010d42:	2303      	movs	r3, #3
 8010d44:	607b      	str	r3, [r7, #4]
      break;
 8010d46:	e009      	b.n	8010d5c <osKernelGetState+0x34>

    case taskSCHEDULER_NOT_STARTED:
    default:
      if (KernelState == osKernelReady) {
 8010d48:	4b07      	ldr	r3, [pc, #28]	@ (8010d68 <osKernelGetState+0x40>)
 8010d4a:	681b      	ldr	r3, [r3, #0]
 8010d4c:	2b01      	cmp	r3, #1
 8010d4e:	d102      	bne.n	8010d56 <osKernelGetState+0x2e>
        state = osKernelReady;
 8010d50:	2301      	movs	r3, #1
 8010d52:	607b      	str	r3, [r7, #4]
      } else {
        state = osKernelInactive;
      }
      break;
 8010d54:	e001      	b.n	8010d5a <osKernelGetState+0x32>
        state = osKernelInactive;
 8010d56:	2300      	movs	r3, #0
 8010d58:	607b      	str	r3, [r7, #4]
      break;
 8010d5a:	bf00      	nop
  }

  return (state);
 8010d5c:	687b      	ldr	r3, [r7, #4]
}
 8010d5e:	4618      	mov	r0, r3
 8010d60:	3708      	adds	r7, #8
 8010d62:	46bd      	mov	sp, r7
 8010d64:	bd80      	pop	{r7, pc}
 8010d66:	bf00      	nop
 8010d68:	24001020 	.word	0x24001020

08010d6c <osKernelStart>:

osStatus_t osKernelStart (void) {
 8010d6c:	b580      	push	{r7, lr}
 8010d6e:	b082      	sub	sp, #8
 8010d70:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010d72:	f3ef 8305 	mrs	r3, IPSR
 8010d76:	603b      	str	r3, [r7, #0]
  return(result);
 8010d78:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8010d7a:	2b00      	cmp	r3, #0
 8010d7c:	d003      	beq.n	8010d86 <osKernelStart+0x1a>
    stat = osErrorISR;
 8010d7e:	f06f 0305 	mvn.w	r3, #5
 8010d82:	607b      	str	r3, [r7, #4]
 8010d84:	e010      	b.n	8010da8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8010d86:	4b0b      	ldr	r3, [pc, #44]	@ (8010db4 <osKernelStart+0x48>)
 8010d88:	681b      	ldr	r3, [r3, #0]
 8010d8a:	2b01      	cmp	r3, #1
 8010d8c:	d109      	bne.n	8010da2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8010d8e:	f7ff ff9d 	bl	8010ccc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8010d92:	4b08      	ldr	r3, [pc, #32]	@ (8010db4 <osKernelStart+0x48>)
 8010d94:	2202      	movs	r2, #2
 8010d96:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8010d98:	f001 ffea 	bl	8012d70 <vTaskStartScheduler>
      stat = osOK;
 8010d9c:	2300      	movs	r3, #0
 8010d9e:	607b      	str	r3, [r7, #4]
 8010da0:	e002      	b.n	8010da8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8010da2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8010da6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8010da8:	687b      	ldr	r3, [r7, #4]
}
 8010daa:	4618      	mov	r0, r3
 8010dac:	3708      	adds	r7, #8
 8010dae:	46bd      	mov	sp, r7
 8010db0:	bd80      	pop	{r7, pc}
 8010db2:	bf00      	nop
 8010db4:	24001020 	.word	0x24001020

08010db8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8010db8:	b580      	push	{r7, lr}
 8010dba:	b08e      	sub	sp, #56	@ 0x38
 8010dbc:	af04      	add	r7, sp, #16
 8010dbe:	60f8      	str	r0, [r7, #12]
 8010dc0:	60b9      	str	r1, [r7, #8]
 8010dc2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8010dc4:	2300      	movs	r3, #0
 8010dc6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010dc8:	f3ef 8305 	mrs	r3, IPSR
 8010dcc:	617b      	str	r3, [r7, #20]
  return(result);
 8010dce:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8010dd0:	2b00      	cmp	r3, #0
 8010dd2:	d17e      	bne.n	8010ed2 <osThreadNew+0x11a>
 8010dd4:	68fb      	ldr	r3, [r7, #12]
 8010dd6:	2b00      	cmp	r3, #0
 8010dd8:	d07b      	beq.n	8010ed2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8010dda:	2380      	movs	r3, #128	@ 0x80
 8010ddc:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8010dde:	2318      	movs	r3, #24
 8010de0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8010de2:	2300      	movs	r3, #0
 8010de4:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8010de6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8010dea:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8010dec:	687b      	ldr	r3, [r7, #4]
 8010dee:	2b00      	cmp	r3, #0
 8010df0:	d045      	beq.n	8010e7e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8010df2:	687b      	ldr	r3, [r7, #4]
 8010df4:	681b      	ldr	r3, [r3, #0]
 8010df6:	2b00      	cmp	r3, #0
 8010df8:	d002      	beq.n	8010e00 <osThreadNew+0x48>
        name = attr->name;
 8010dfa:	687b      	ldr	r3, [r7, #4]
 8010dfc:	681b      	ldr	r3, [r3, #0]
 8010dfe:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8010e00:	687b      	ldr	r3, [r7, #4]
 8010e02:	699b      	ldr	r3, [r3, #24]
 8010e04:	2b00      	cmp	r3, #0
 8010e06:	d002      	beq.n	8010e0e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8010e08:	687b      	ldr	r3, [r7, #4]
 8010e0a:	699b      	ldr	r3, [r3, #24]
 8010e0c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8010e0e:	69fb      	ldr	r3, [r7, #28]
 8010e10:	2b00      	cmp	r3, #0
 8010e12:	d008      	beq.n	8010e26 <osThreadNew+0x6e>
 8010e14:	69fb      	ldr	r3, [r7, #28]
 8010e16:	2b38      	cmp	r3, #56	@ 0x38
 8010e18:	d805      	bhi.n	8010e26 <osThreadNew+0x6e>
 8010e1a:	687b      	ldr	r3, [r7, #4]
 8010e1c:	685b      	ldr	r3, [r3, #4]
 8010e1e:	f003 0301 	and.w	r3, r3, #1
 8010e22:	2b00      	cmp	r3, #0
 8010e24:	d001      	beq.n	8010e2a <osThreadNew+0x72>
        return (NULL);
 8010e26:	2300      	movs	r3, #0
 8010e28:	e054      	b.n	8010ed4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8010e2a:	687b      	ldr	r3, [r7, #4]
 8010e2c:	695b      	ldr	r3, [r3, #20]
 8010e2e:	2b00      	cmp	r3, #0
 8010e30:	d003      	beq.n	8010e3a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8010e32:	687b      	ldr	r3, [r7, #4]
 8010e34:	695b      	ldr	r3, [r3, #20]
 8010e36:	089b      	lsrs	r3, r3, #2
 8010e38:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8010e3a:	687b      	ldr	r3, [r7, #4]
 8010e3c:	689b      	ldr	r3, [r3, #8]
 8010e3e:	2b00      	cmp	r3, #0
 8010e40:	d00e      	beq.n	8010e60 <osThreadNew+0xa8>
 8010e42:	687b      	ldr	r3, [r7, #4]
 8010e44:	68db      	ldr	r3, [r3, #12]
 8010e46:	2ba7      	cmp	r3, #167	@ 0xa7
 8010e48:	d90a      	bls.n	8010e60 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8010e4a:	687b      	ldr	r3, [r7, #4]
 8010e4c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8010e4e:	2b00      	cmp	r3, #0
 8010e50:	d006      	beq.n	8010e60 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8010e52:	687b      	ldr	r3, [r7, #4]
 8010e54:	695b      	ldr	r3, [r3, #20]
 8010e56:	2b00      	cmp	r3, #0
 8010e58:	d002      	beq.n	8010e60 <osThreadNew+0xa8>
        mem = 1;
 8010e5a:	2301      	movs	r3, #1
 8010e5c:	61bb      	str	r3, [r7, #24]
 8010e5e:	e010      	b.n	8010e82 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8010e60:	687b      	ldr	r3, [r7, #4]
 8010e62:	689b      	ldr	r3, [r3, #8]
 8010e64:	2b00      	cmp	r3, #0
 8010e66:	d10c      	bne.n	8010e82 <osThreadNew+0xca>
 8010e68:	687b      	ldr	r3, [r7, #4]
 8010e6a:	68db      	ldr	r3, [r3, #12]
 8010e6c:	2b00      	cmp	r3, #0
 8010e6e:	d108      	bne.n	8010e82 <osThreadNew+0xca>
 8010e70:	687b      	ldr	r3, [r7, #4]
 8010e72:	691b      	ldr	r3, [r3, #16]
 8010e74:	2b00      	cmp	r3, #0
 8010e76:	d104      	bne.n	8010e82 <osThreadNew+0xca>
          mem = 0;
 8010e78:	2300      	movs	r3, #0
 8010e7a:	61bb      	str	r3, [r7, #24]
 8010e7c:	e001      	b.n	8010e82 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8010e7e:	2300      	movs	r3, #0
 8010e80:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8010e82:	69bb      	ldr	r3, [r7, #24]
 8010e84:	2b01      	cmp	r3, #1
 8010e86:	d110      	bne.n	8010eaa <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8010e88:	687b      	ldr	r3, [r7, #4]
 8010e8a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8010e8c:	687a      	ldr	r2, [r7, #4]
 8010e8e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8010e90:	9202      	str	r2, [sp, #8]
 8010e92:	9301      	str	r3, [sp, #4]
 8010e94:	69fb      	ldr	r3, [r7, #28]
 8010e96:	9300      	str	r3, [sp, #0]
 8010e98:	68bb      	ldr	r3, [r7, #8]
 8010e9a:	6a3a      	ldr	r2, [r7, #32]
 8010e9c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8010e9e:	68f8      	ldr	r0, [r7, #12]
 8010ea0:	f001 fcfe 	bl	80128a0 <xTaskCreateStatic>
 8010ea4:	4603      	mov	r3, r0
 8010ea6:	613b      	str	r3, [r7, #16]
 8010ea8:	e013      	b.n	8010ed2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8010eaa:	69bb      	ldr	r3, [r7, #24]
 8010eac:	2b00      	cmp	r3, #0
 8010eae:	d110      	bne.n	8010ed2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8010eb0:	6a3b      	ldr	r3, [r7, #32]
 8010eb2:	b29a      	uxth	r2, r3
 8010eb4:	f107 0310 	add.w	r3, r7, #16
 8010eb8:	9301      	str	r3, [sp, #4]
 8010eba:	69fb      	ldr	r3, [r7, #28]
 8010ebc:	9300      	str	r3, [sp, #0]
 8010ebe:	68bb      	ldr	r3, [r7, #8]
 8010ec0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8010ec2:	68f8      	ldr	r0, [r7, #12]
 8010ec4:	f001 fd4c 	bl	8012960 <xTaskCreate>
 8010ec8:	4603      	mov	r3, r0
 8010eca:	2b01      	cmp	r3, #1
 8010ecc:	d001      	beq.n	8010ed2 <osThreadNew+0x11a>
            hTask = NULL;
 8010ece:	2300      	movs	r3, #0
 8010ed0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8010ed2:	693b      	ldr	r3, [r7, #16]
}
 8010ed4:	4618      	mov	r0, r3
 8010ed6:	3728      	adds	r7, #40	@ 0x28
 8010ed8:	46bd      	mov	sp, r7
 8010eda:	bd80      	pop	{r7, pc}

08010edc <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 8010edc:	b580      	push	{r7, lr}
 8010ede:	b088      	sub	sp, #32
 8010ee0:	af02      	add	r7, sp, #8
 8010ee2:	6078      	str	r0, [r7, #4]
 8010ee4:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8010ee6:	687b      	ldr	r3, [r7, #4]
 8010ee8:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 8010eea:	697b      	ldr	r3, [r7, #20]
 8010eec:	2b00      	cmp	r3, #0
 8010eee:	d002      	beq.n	8010ef6 <osThreadFlagsSet+0x1a>
 8010ef0:	683b      	ldr	r3, [r7, #0]
 8010ef2:	2b00      	cmp	r3, #0
 8010ef4:	da03      	bge.n	8010efe <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 8010ef6:	f06f 0303 	mvn.w	r3, #3
 8010efa:	60fb      	str	r3, [r7, #12]
 8010efc:	e035      	b.n	8010f6a <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 8010efe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8010f02:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010f04:	f3ef 8305 	mrs	r3, IPSR
 8010f08:	613b      	str	r3, [r7, #16]
  return(result);
 8010f0a:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 8010f0c:	2b00      	cmp	r3, #0
 8010f0e:	d01f      	beq.n	8010f50 <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 8010f10:	2300      	movs	r3, #0
 8010f12:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 8010f14:	f107 0308 	add.w	r3, r7, #8
 8010f18:	9300      	str	r3, [sp, #0]
 8010f1a:	2300      	movs	r3, #0
 8010f1c:	2201      	movs	r2, #1
 8010f1e:	6839      	ldr	r1, [r7, #0]
 8010f20:	6978      	ldr	r0, [r7, #20]
 8010f22:	f002 fe39 	bl	8013b98 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 8010f26:	f107 030c 	add.w	r3, r7, #12
 8010f2a:	2200      	movs	r2, #0
 8010f2c:	9200      	str	r2, [sp, #0]
 8010f2e:	2200      	movs	r2, #0
 8010f30:	2100      	movs	r1, #0
 8010f32:	6978      	ldr	r0, [r7, #20]
 8010f34:	f002 fe30 	bl	8013b98 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 8010f38:	68bb      	ldr	r3, [r7, #8]
 8010f3a:	2b00      	cmp	r3, #0
 8010f3c:	d015      	beq.n	8010f6a <osThreadFlagsSet+0x8e>
 8010f3e:	4b0d      	ldr	r3, [pc, #52]	@ (8010f74 <osThreadFlagsSet+0x98>)
 8010f40:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010f44:	601a      	str	r2, [r3, #0]
 8010f46:	f3bf 8f4f 	dsb	sy
 8010f4a:	f3bf 8f6f 	isb	sy
 8010f4e:	e00c      	b.n	8010f6a <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 8010f50:	2300      	movs	r3, #0
 8010f52:	2201      	movs	r2, #1
 8010f54:	6839      	ldr	r1, [r7, #0]
 8010f56:	6978      	ldr	r0, [r7, #20]
 8010f58:	f002 fd5c 	bl	8013a14 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 8010f5c:	f107 030c 	add.w	r3, r7, #12
 8010f60:	2200      	movs	r2, #0
 8010f62:	2100      	movs	r1, #0
 8010f64:	6978      	ldr	r0, [r7, #20]
 8010f66:	f002 fd55 	bl	8013a14 <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 8010f6a:	68fb      	ldr	r3, [r7, #12]
}
 8010f6c:	4618      	mov	r0, r3
 8010f6e:	3718      	adds	r7, #24
 8010f70:	46bd      	mov	sp, r7
 8010f72:	bd80      	pop	{r7, pc}
 8010f74:	e000ed04 	.word	0xe000ed04

08010f78 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 8010f78:	b580      	push	{r7, lr}
 8010f7a:	b08c      	sub	sp, #48	@ 0x30
 8010f7c:	af00      	add	r7, sp, #0
 8010f7e:	60f8      	str	r0, [r7, #12]
 8010f80:	60b9      	str	r1, [r7, #8]
 8010f82:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010f84:	f3ef 8305 	mrs	r3, IPSR
 8010f88:	617b      	str	r3, [r7, #20]
  return(result);
 8010f8a:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 8010f8c:	2b00      	cmp	r3, #0
 8010f8e:	d003      	beq.n	8010f98 <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 8010f90:	f06f 0305 	mvn.w	r3, #5
 8010f94:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010f96:	e06b      	b.n	8011070 <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 8010f98:	68fb      	ldr	r3, [r7, #12]
 8010f9a:	2b00      	cmp	r3, #0
 8010f9c:	da03      	bge.n	8010fa6 <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 8010f9e:	f06f 0303 	mvn.w	r3, #3
 8010fa2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010fa4:	e064      	b.n	8011070 <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 8010fa6:	68bb      	ldr	r3, [r7, #8]
 8010fa8:	f003 0302 	and.w	r3, r3, #2
 8010fac:	2b00      	cmp	r3, #0
 8010fae:	d002      	beq.n	8010fb6 <osThreadFlagsWait+0x3e>
      clear = 0U;
 8010fb0:	2300      	movs	r3, #0
 8010fb2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010fb4:	e001      	b.n	8010fba <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 8010fb6:	68fb      	ldr	r3, [r7, #12]
 8010fb8:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    rflags = 0U;
 8010fba:	2300      	movs	r3, #0
 8010fbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    tout   = timeout;
 8010fbe:	687b      	ldr	r3, [r7, #4]
 8010fc0:	627b      	str	r3, [r7, #36]	@ 0x24

    t0 = xTaskGetTickCount();
 8010fc2:	f001 fff1 	bl	8012fa8 <xTaskGetTickCount>
 8010fc6:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 8010fc8:	f107 0210 	add.w	r2, r7, #16
 8010fcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010fce:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010fd0:	2000      	movs	r0, #0
 8010fd2:	f002 fcbf 	bl	8013954 <xTaskNotifyWait>
 8010fd6:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 8010fd8:	69fb      	ldr	r3, [r7, #28]
 8010fda:	2b01      	cmp	r3, #1
 8010fdc:	d137      	bne.n	801104e <osThreadFlagsWait+0xd6>
        rflags &= flags;
 8010fde:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010fe0:	68fb      	ldr	r3, [r7, #12]
 8010fe2:	4013      	ands	r3, r2
 8010fe4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        rflags |= nval;
 8010fe6:	693b      	ldr	r3, [r7, #16]
 8010fe8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010fea:	4313      	orrs	r3, r2
 8010fec:	62fb      	str	r3, [r7, #44]	@ 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 8010fee:	68bb      	ldr	r3, [r7, #8]
 8010ff0:	f003 0301 	and.w	r3, r3, #1
 8010ff4:	2b00      	cmp	r3, #0
 8010ff6:	d00c      	beq.n	8011012 <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 8010ff8:	68fa      	ldr	r2, [r7, #12]
 8010ffa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010ffc:	4013      	ands	r3, r2
 8010ffe:	68fa      	ldr	r2, [r7, #12]
 8011000:	429a      	cmp	r2, r3
 8011002:	d032      	beq.n	801106a <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 8011004:	687b      	ldr	r3, [r7, #4]
 8011006:	2b00      	cmp	r3, #0
 8011008:	d10f      	bne.n	801102a <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 801100a:	f06f 0302 	mvn.w	r3, #2
 801100e:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 8011010:	e02e      	b.n	8011070 <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 8011012:	68fa      	ldr	r2, [r7, #12]
 8011014:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011016:	4013      	ands	r3, r2
 8011018:	2b00      	cmp	r3, #0
 801101a:	d128      	bne.n	801106e <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 801101c:	687b      	ldr	r3, [r7, #4]
 801101e:	2b00      	cmp	r3, #0
 8011020:	d103      	bne.n	801102a <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 8011022:	f06f 0302 	mvn.w	r3, #2
 8011026:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 8011028:	e022      	b.n	8011070 <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 801102a:	f001 ffbd 	bl	8012fa8 <xTaskGetTickCount>
 801102e:	4602      	mov	r2, r0
 8011030:	6a3b      	ldr	r3, [r7, #32]
 8011032:	1ad3      	subs	r3, r2, r3
 8011034:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 8011036:	69ba      	ldr	r2, [r7, #24]
 8011038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801103a:	429a      	cmp	r2, r3
 801103c:	d902      	bls.n	8011044 <osThreadFlagsWait+0xcc>
          tout  = 0;
 801103e:	2300      	movs	r3, #0
 8011040:	627b      	str	r3, [r7, #36]	@ 0x24
 8011042:	e00e      	b.n	8011062 <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 8011044:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011046:	69bb      	ldr	r3, [r7, #24]
 8011048:	1ad3      	subs	r3, r2, r3
 801104a:	627b      	str	r3, [r7, #36]	@ 0x24
 801104c:	e009      	b.n	8011062 <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 801104e:	687b      	ldr	r3, [r7, #4]
 8011050:	2b00      	cmp	r3, #0
 8011052:	d103      	bne.n	801105c <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 8011054:	f06f 0302 	mvn.w	r3, #2
 8011058:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801105a:	e002      	b.n	8011062 <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 801105c:	f06f 0301 	mvn.w	r3, #1
 8011060:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 8011062:	69fb      	ldr	r3, [r7, #28]
 8011064:	2b00      	cmp	r3, #0
 8011066:	d1af      	bne.n	8010fc8 <osThreadFlagsWait+0x50>
 8011068:	e002      	b.n	8011070 <osThreadFlagsWait+0xf8>
            break;
 801106a:	bf00      	nop
 801106c:	e000      	b.n	8011070 <osThreadFlagsWait+0xf8>
            break;
 801106e:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 8011070:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8011072:	4618      	mov	r0, r3
 8011074:	3730      	adds	r7, #48	@ 0x30
 8011076:	46bd      	mov	sp, r7
 8011078:	bd80      	pop	{r7, pc}

0801107a <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 801107a:	b580      	push	{r7, lr}
 801107c:	b084      	sub	sp, #16
 801107e:	af00      	add	r7, sp, #0
 8011080:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011082:	f3ef 8305 	mrs	r3, IPSR
 8011086:	60bb      	str	r3, [r7, #8]
  return(result);
 8011088:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 801108a:	2b00      	cmp	r3, #0
 801108c:	d003      	beq.n	8011096 <osDelay+0x1c>
    stat = osErrorISR;
 801108e:	f06f 0305 	mvn.w	r3, #5
 8011092:	60fb      	str	r3, [r7, #12]
 8011094:	e007      	b.n	80110a6 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8011096:	2300      	movs	r3, #0
 8011098:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 801109a:	687b      	ldr	r3, [r7, #4]
 801109c:	2b00      	cmp	r3, #0
 801109e:	d002      	beq.n	80110a6 <osDelay+0x2c>
      vTaskDelay(ticks);
 80110a0:	6878      	ldr	r0, [r7, #4]
 80110a2:	f001 fe2f 	bl	8012d04 <vTaskDelay>
    }
  }

  return (stat);
 80110a6:	68fb      	ldr	r3, [r7, #12]
}
 80110a8:	4618      	mov	r0, r3
 80110aa:	3710      	adds	r7, #16
 80110ac:	46bd      	mov	sp, r7
 80110ae:	bd80      	pop	{r7, pc}

080110b0 <TimerCallback>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 80110b0:	b580      	push	{r7, lr}
 80110b2:	b084      	sub	sp, #16
 80110b4:	af00      	add	r7, sp, #0
 80110b6:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 80110b8:	6878      	ldr	r0, [r7, #4]
 80110ba:	f003 fa9f 	bl	80145fc <pvTimerGetTimerID>
 80110be:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 80110c0:	68fb      	ldr	r3, [r7, #12]
 80110c2:	2b00      	cmp	r3, #0
 80110c4:	d005      	beq.n	80110d2 <TimerCallback+0x22>
    callb->func (callb->arg);
 80110c6:	68fb      	ldr	r3, [r7, #12]
 80110c8:	681b      	ldr	r3, [r3, #0]
 80110ca:	68fa      	ldr	r2, [r7, #12]
 80110cc:	6852      	ldr	r2, [r2, #4]
 80110ce:	4610      	mov	r0, r2
 80110d0:	4798      	blx	r3
  }
}
 80110d2:	bf00      	nop
 80110d4:	3710      	adds	r7, #16
 80110d6:	46bd      	mov	sp, r7
 80110d8:	bd80      	pop	{r7, pc}
	...

080110dc <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 80110dc:	b580      	push	{r7, lr}
 80110de:	b08c      	sub	sp, #48	@ 0x30
 80110e0:	af02      	add	r7, sp, #8
 80110e2:	60f8      	str	r0, [r7, #12]
 80110e4:	607a      	str	r2, [r7, #4]
 80110e6:	603b      	str	r3, [r7, #0]
 80110e8:	460b      	mov	r3, r1
 80110ea:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 80110ec:	2300      	movs	r3, #0
 80110ee:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80110f0:	f3ef 8305 	mrs	r3, IPSR
 80110f4:	613b      	str	r3, [r7, #16]
  return(result);
 80110f6:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 80110f8:	2b00      	cmp	r3, #0
 80110fa:	d163      	bne.n	80111c4 <osTimerNew+0xe8>
 80110fc:	68fb      	ldr	r3, [r7, #12]
 80110fe:	2b00      	cmp	r3, #0
 8011100:	d060      	beq.n	80111c4 <osTimerNew+0xe8>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 8011102:	2008      	movs	r0, #8
 8011104:	f003 fcf2 	bl	8014aec <pvPortMalloc>
 8011108:	6178      	str	r0, [r7, #20]

    if (callb != NULL) {
 801110a:	697b      	ldr	r3, [r7, #20]
 801110c:	2b00      	cmp	r3, #0
 801110e:	d059      	beq.n	80111c4 <osTimerNew+0xe8>
      callb->func = func;
 8011110:	697b      	ldr	r3, [r7, #20]
 8011112:	68fa      	ldr	r2, [r7, #12]
 8011114:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 8011116:	697b      	ldr	r3, [r7, #20]
 8011118:	687a      	ldr	r2, [r7, #4]
 801111a:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 801111c:	7afb      	ldrb	r3, [r7, #11]
 801111e:	2b00      	cmp	r3, #0
 8011120:	d102      	bne.n	8011128 <osTimerNew+0x4c>
        reload = pdFALSE;
 8011122:	2300      	movs	r3, #0
 8011124:	61fb      	str	r3, [r7, #28]
 8011126:	e001      	b.n	801112c <osTimerNew+0x50>
      } else {
        reload = pdTRUE;
 8011128:	2301      	movs	r3, #1
 801112a:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 801112c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8011130:	61bb      	str	r3, [r7, #24]
      name = NULL;
 8011132:	2300      	movs	r3, #0
 8011134:	627b      	str	r3, [r7, #36]	@ 0x24

      if (attr != NULL) {
 8011136:	683b      	ldr	r3, [r7, #0]
 8011138:	2b00      	cmp	r3, #0
 801113a:	d01c      	beq.n	8011176 <osTimerNew+0x9a>
        if (attr->name != NULL) {
 801113c:	683b      	ldr	r3, [r7, #0]
 801113e:	681b      	ldr	r3, [r3, #0]
 8011140:	2b00      	cmp	r3, #0
 8011142:	d002      	beq.n	801114a <osTimerNew+0x6e>
          name = attr->name;
 8011144:	683b      	ldr	r3, [r7, #0]
 8011146:	681b      	ldr	r3, [r3, #0]
 8011148:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 801114a:	683b      	ldr	r3, [r7, #0]
 801114c:	689b      	ldr	r3, [r3, #8]
 801114e:	2b00      	cmp	r3, #0
 8011150:	d006      	beq.n	8011160 <osTimerNew+0x84>
 8011152:	683b      	ldr	r3, [r7, #0]
 8011154:	68db      	ldr	r3, [r3, #12]
 8011156:	2b2b      	cmp	r3, #43	@ 0x2b
 8011158:	d902      	bls.n	8011160 <osTimerNew+0x84>
          mem = 1;
 801115a:	2301      	movs	r3, #1
 801115c:	61bb      	str	r3, [r7, #24]
 801115e:	e00c      	b.n	801117a <osTimerNew+0x9e>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8011160:	683b      	ldr	r3, [r7, #0]
 8011162:	689b      	ldr	r3, [r3, #8]
 8011164:	2b00      	cmp	r3, #0
 8011166:	d108      	bne.n	801117a <osTimerNew+0x9e>
 8011168:	683b      	ldr	r3, [r7, #0]
 801116a:	68db      	ldr	r3, [r3, #12]
 801116c:	2b00      	cmp	r3, #0
 801116e:	d104      	bne.n	801117a <osTimerNew+0x9e>
            mem = 0;
 8011170:	2300      	movs	r3, #0
 8011172:	61bb      	str	r3, [r7, #24]
 8011174:	e001      	b.n	801117a <osTimerNew+0x9e>
          }
        }
      }
      else {
        mem = 0;
 8011176:	2300      	movs	r3, #0
 8011178:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 801117a:	69bb      	ldr	r3, [r7, #24]
 801117c:	2b01      	cmp	r3, #1
 801117e:	d10c      	bne.n	801119a <osTimerNew+0xbe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 8011180:	683b      	ldr	r3, [r7, #0]
 8011182:	689b      	ldr	r3, [r3, #8]
 8011184:	9301      	str	r3, [sp, #4]
 8011186:	4b12      	ldr	r3, [pc, #72]	@ (80111d0 <osTimerNew+0xf4>)
 8011188:	9300      	str	r3, [sp, #0]
 801118a:	697b      	ldr	r3, [r7, #20]
 801118c:	69fa      	ldr	r2, [r7, #28]
 801118e:	2101      	movs	r1, #1
 8011190:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8011192:	f002 fea6 	bl	8013ee2 <xTimerCreateStatic>
 8011196:	6238      	str	r0, [r7, #32]
 8011198:	e00b      	b.n	80111b2 <osTimerNew+0xd6>
        #endif
      }
      else {
        if (mem == 0) {
 801119a:	69bb      	ldr	r3, [r7, #24]
 801119c:	2b00      	cmp	r3, #0
 801119e:	d108      	bne.n	80111b2 <osTimerNew+0xd6>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 80111a0:	4b0b      	ldr	r3, [pc, #44]	@ (80111d0 <osTimerNew+0xf4>)
 80111a2:	9300      	str	r3, [sp, #0]
 80111a4:	697b      	ldr	r3, [r7, #20]
 80111a6:	69fa      	ldr	r2, [r7, #28]
 80111a8:	2101      	movs	r1, #1
 80111aa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80111ac:	f002 fe78 	bl	8013ea0 <xTimerCreate>
 80111b0:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 80111b2:	6a3b      	ldr	r3, [r7, #32]
 80111b4:	2b00      	cmp	r3, #0
 80111b6:	d105      	bne.n	80111c4 <osTimerNew+0xe8>
 80111b8:	697b      	ldr	r3, [r7, #20]
 80111ba:	2b00      	cmp	r3, #0
 80111bc:	d002      	beq.n	80111c4 <osTimerNew+0xe8>
        vPortFree (callb);
 80111be:	6978      	ldr	r0, [r7, #20]
 80111c0:	f003 fd62 	bl	8014c88 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 80111c4:	6a3b      	ldr	r3, [r7, #32]
}
 80111c6:	4618      	mov	r0, r3
 80111c8:	3728      	adds	r7, #40	@ 0x28
 80111ca:	46bd      	mov	sp, r7
 80111cc:	bd80      	pop	{r7, pc}
 80111ce:	bf00      	nop
 80111d0:	080110b1 	.word	0x080110b1

080111d4 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80111d4:	b580      	push	{r7, lr}
 80111d6:	b08a      	sub	sp, #40	@ 0x28
 80111d8:	af02      	add	r7, sp, #8
 80111da:	60f8      	str	r0, [r7, #12]
 80111dc:	60b9      	str	r1, [r7, #8]
 80111de:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 80111e0:	2300      	movs	r3, #0
 80111e2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80111e4:	f3ef 8305 	mrs	r3, IPSR
 80111e8:	613b      	str	r3, [r7, #16]
  return(result);
 80111ea:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 80111ec:	2b00      	cmp	r3, #0
 80111ee:	d175      	bne.n	80112dc <osSemaphoreNew+0x108>
 80111f0:	68fb      	ldr	r3, [r7, #12]
 80111f2:	2b00      	cmp	r3, #0
 80111f4:	d072      	beq.n	80112dc <osSemaphoreNew+0x108>
 80111f6:	68ba      	ldr	r2, [r7, #8]
 80111f8:	68fb      	ldr	r3, [r7, #12]
 80111fa:	429a      	cmp	r2, r3
 80111fc:	d86e      	bhi.n	80112dc <osSemaphoreNew+0x108>
    mem = -1;
 80111fe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8011202:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8011204:	687b      	ldr	r3, [r7, #4]
 8011206:	2b00      	cmp	r3, #0
 8011208:	d015      	beq.n	8011236 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 801120a:	687b      	ldr	r3, [r7, #4]
 801120c:	689b      	ldr	r3, [r3, #8]
 801120e:	2b00      	cmp	r3, #0
 8011210:	d006      	beq.n	8011220 <osSemaphoreNew+0x4c>
 8011212:	687b      	ldr	r3, [r7, #4]
 8011214:	68db      	ldr	r3, [r3, #12]
 8011216:	2b4f      	cmp	r3, #79	@ 0x4f
 8011218:	d902      	bls.n	8011220 <osSemaphoreNew+0x4c>
        mem = 1;
 801121a:	2301      	movs	r3, #1
 801121c:	61bb      	str	r3, [r7, #24]
 801121e:	e00c      	b.n	801123a <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8011220:	687b      	ldr	r3, [r7, #4]
 8011222:	689b      	ldr	r3, [r3, #8]
 8011224:	2b00      	cmp	r3, #0
 8011226:	d108      	bne.n	801123a <osSemaphoreNew+0x66>
 8011228:	687b      	ldr	r3, [r7, #4]
 801122a:	68db      	ldr	r3, [r3, #12]
 801122c:	2b00      	cmp	r3, #0
 801122e:	d104      	bne.n	801123a <osSemaphoreNew+0x66>
          mem = 0;
 8011230:	2300      	movs	r3, #0
 8011232:	61bb      	str	r3, [r7, #24]
 8011234:	e001      	b.n	801123a <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8011236:	2300      	movs	r3, #0
 8011238:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 801123a:	69bb      	ldr	r3, [r7, #24]
 801123c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8011240:	d04c      	beq.n	80112dc <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8011242:	68fb      	ldr	r3, [r7, #12]
 8011244:	2b01      	cmp	r3, #1
 8011246:	d128      	bne.n	801129a <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8011248:	69bb      	ldr	r3, [r7, #24]
 801124a:	2b01      	cmp	r3, #1
 801124c:	d10a      	bne.n	8011264 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 801124e:	687b      	ldr	r3, [r7, #4]
 8011250:	689b      	ldr	r3, [r3, #8]
 8011252:	2203      	movs	r2, #3
 8011254:	9200      	str	r2, [sp, #0]
 8011256:	2200      	movs	r2, #0
 8011258:	2100      	movs	r1, #0
 801125a:	2001      	movs	r0, #1
 801125c:	f000 fb5e 	bl	801191c <xQueueGenericCreateStatic>
 8011260:	61f8      	str	r0, [r7, #28]
 8011262:	e005      	b.n	8011270 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8011264:	2203      	movs	r2, #3
 8011266:	2100      	movs	r1, #0
 8011268:	2001      	movs	r0, #1
 801126a:	f000 fbd4 	bl	8011a16 <xQueueGenericCreate>
 801126e:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8011270:	69fb      	ldr	r3, [r7, #28]
 8011272:	2b00      	cmp	r3, #0
 8011274:	d022      	beq.n	80112bc <osSemaphoreNew+0xe8>
 8011276:	68bb      	ldr	r3, [r7, #8]
 8011278:	2b00      	cmp	r3, #0
 801127a:	d01f      	beq.n	80112bc <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 801127c:	2300      	movs	r3, #0
 801127e:	2200      	movs	r2, #0
 8011280:	2100      	movs	r1, #0
 8011282:	69f8      	ldr	r0, [r7, #28]
 8011284:	f000 fc94 	bl	8011bb0 <xQueueGenericSend>
 8011288:	4603      	mov	r3, r0
 801128a:	2b01      	cmp	r3, #1
 801128c:	d016      	beq.n	80112bc <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 801128e:	69f8      	ldr	r0, [r7, #28]
 8011290:	f001 f932 	bl	80124f8 <vQueueDelete>
            hSemaphore = NULL;
 8011294:	2300      	movs	r3, #0
 8011296:	61fb      	str	r3, [r7, #28]
 8011298:	e010      	b.n	80112bc <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 801129a:	69bb      	ldr	r3, [r7, #24]
 801129c:	2b01      	cmp	r3, #1
 801129e:	d108      	bne.n	80112b2 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80112a0:	687b      	ldr	r3, [r7, #4]
 80112a2:	689b      	ldr	r3, [r3, #8]
 80112a4:	461a      	mov	r2, r3
 80112a6:	68b9      	ldr	r1, [r7, #8]
 80112a8:	68f8      	ldr	r0, [r7, #12]
 80112aa:	f000 fc12 	bl	8011ad2 <xQueueCreateCountingSemaphoreStatic>
 80112ae:	61f8      	str	r0, [r7, #28]
 80112b0:	e004      	b.n	80112bc <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80112b2:	68b9      	ldr	r1, [r7, #8]
 80112b4:	68f8      	ldr	r0, [r7, #12]
 80112b6:	f000 fc45 	bl	8011b44 <xQueueCreateCountingSemaphore>
 80112ba:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80112bc:	69fb      	ldr	r3, [r7, #28]
 80112be:	2b00      	cmp	r3, #0
 80112c0:	d00c      	beq.n	80112dc <osSemaphoreNew+0x108>
        if (attr != NULL) {
 80112c2:	687b      	ldr	r3, [r7, #4]
 80112c4:	2b00      	cmp	r3, #0
 80112c6:	d003      	beq.n	80112d0 <osSemaphoreNew+0xfc>
          name = attr->name;
 80112c8:	687b      	ldr	r3, [r7, #4]
 80112ca:	681b      	ldr	r3, [r3, #0]
 80112cc:	617b      	str	r3, [r7, #20]
 80112ce:	e001      	b.n	80112d4 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 80112d0:	2300      	movs	r3, #0
 80112d2:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 80112d4:	6979      	ldr	r1, [r7, #20]
 80112d6:	69f8      	ldr	r0, [r7, #28]
 80112d8:	f001 fa5a 	bl	8012790 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 80112dc:	69fb      	ldr	r3, [r7, #28]
}
 80112de:	4618      	mov	r0, r3
 80112e0:	3720      	adds	r7, #32
 80112e2:	46bd      	mov	sp, r7
 80112e4:	bd80      	pop	{r7, pc}
	...

080112e8 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 80112e8:	b580      	push	{r7, lr}
 80112ea:	b086      	sub	sp, #24
 80112ec:	af00      	add	r7, sp, #0
 80112ee:	6078      	str	r0, [r7, #4]
 80112f0:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80112f2:	687b      	ldr	r3, [r7, #4]
 80112f4:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80112f6:	2300      	movs	r3, #0
 80112f8:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80112fa:	693b      	ldr	r3, [r7, #16]
 80112fc:	2b00      	cmp	r3, #0
 80112fe:	d103      	bne.n	8011308 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8011300:	f06f 0303 	mvn.w	r3, #3
 8011304:	617b      	str	r3, [r7, #20]
 8011306:	e039      	b.n	801137c <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011308:	f3ef 8305 	mrs	r3, IPSR
 801130c:	60fb      	str	r3, [r7, #12]
  return(result);
 801130e:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8011310:	2b00      	cmp	r3, #0
 8011312:	d022      	beq.n	801135a <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8011314:	683b      	ldr	r3, [r7, #0]
 8011316:	2b00      	cmp	r3, #0
 8011318:	d003      	beq.n	8011322 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 801131a:	f06f 0303 	mvn.w	r3, #3
 801131e:	617b      	str	r3, [r7, #20]
 8011320:	e02c      	b.n	801137c <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8011322:	2300      	movs	r3, #0
 8011324:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8011326:	f107 0308 	add.w	r3, r7, #8
 801132a:	461a      	mov	r2, r3
 801132c:	2100      	movs	r1, #0
 801132e:	6938      	ldr	r0, [r7, #16]
 8011330:	f001 f860 	bl	80123f4 <xQueueReceiveFromISR>
 8011334:	4603      	mov	r3, r0
 8011336:	2b01      	cmp	r3, #1
 8011338:	d003      	beq.n	8011342 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 801133a:	f06f 0302 	mvn.w	r3, #2
 801133e:	617b      	str	r3, [r7, #20]
 8011340:	e01c      	b.n	801137c <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8011342:	68bb      	ldr	r3, [r7, #8]
 8011344:	2b00      	cmp	r3, #0
 8011346:	d019      	beq.n	801137c <osSemaphoreAcquire+0x94>
 8011348:	4b0f      	ldr	r3, [pc, #60]	@ (8011388 <osSemaphoreAcquire+0xa0>)
 801134a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801134e:	601a      	str	r2, [r3, #0]
 8011350:	f3bf 8f4f 	dsb	sy
 8011354:	f3bf 8f6f 	isb	sy
 8011358:	e010      	b.n	801137c <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 801135a:	6839      	ldr	r1, [r7, #0]
 801135c:	6938      	ldr	r0, [r7, #16]
 801135e:	f000 ff39 	bl	80121d4 <xQueueSemaphoreTake>
 8011362:	4603      	mov	r3, r0
 8011364:	2b01      	cmp	r3, #1
 8011366:	d009      	beq.n	801137c <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8011368:	683b      	ldr	r3, [r7, #0]
 801136a:	2b00      	cmp	r3, #0
 801136c:	d003      	beq.n	8011376 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 801136e:	f06f 0301 	mvn.w	r3, #1
 8011372:	617b      	str	r3, [r7, #20]
 8011374:	e002      	b.n	801137c <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8011376:	f06f 0302 	mvn.w	r3, #2
 801137a:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 801137c:	697b      	ldr	r3, [r7, #20]
}
 801137e:	4618      	mov	r0, r3
 8011380:	3718      	adds	r7, #24
 8011382:	46bd      	mov	sp, r7
 8011384:	bd80      	pop	{r7, pc}
 8011386:	bf00      	nop
 8011388:	e000ed04 	.word	0xe000ed04

0801138c <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 801138c:	b580      	push	{r7, lr}
 801138e:	b086      	sub	sp, #24
 8011390:	af00      	add	r7, sp, #0
 8011392:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8011394:	687b      	ldr	r3, [r7, #4]
 8011396:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8011398:	2300      	movs	r3, #0
 801139a:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 801139c:	693b      	ldr	r3, [r7, #16]
 801139e:	2b00      	cmp	r3, #0
 80113a0:	d103      	bne.n	80113aa <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 80113a2:	f06f 0303 	mvn.w	r3, #3
 80113a6:	617b      	str	r3, [r7, #20]
 80113a8:	e02c      	b.n	8011404 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80113aa:	f3ef 8305 	mrs	r3, IPSR
 80113ae:	60fb      	str	r3, [r7, #12]
  return(result);
 80113b0:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80113b2:	2b00      	cmp	r3, #0
 80113b4:	d01a      	beq.n	80113ec <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 80113b6:	2300      	movs	r3, #0
 80113b8:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80113ba:	f107 0308 	add.w	r3, r7, #8
 80113be:	4619      	mov	r1, r3
 80113c0:	6938      	ldr	r0, [r7, #16]
 80113c2:	f000 fd95 	bl	8011ef0 <xQueueGiveFromISR>
 80113c6:	4603      	mov	r3, r0
 80113c8:	2b01      	cmp	r3, #1
 80113ca:	d003      	beq.n	80113d4 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 80113cc:	f06f 0302 	mvn.w	r3, #2
 80113d0:	617b      	str	r3, [r7, #20]
 80113d2:	e017      	b.n	8011404 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 80113d4:	68bb      	ldr	r3, [r7, #8]
 80113d6:	2b00      	cmp	r3, #0
 80113d8:	d014      	beq.n	8011404 <osSemaphoreRelease+0x78>
 80113da:	4b0d      	ldr	r3, [pc, #52]	@ (8011410 <osSemaphoreRelease+0x84>)
 80113dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80113e0:	601a      	str	r2, [r3, #0]
 80113e2:	f3bf 8f4f 	dsb	sy
 80113e6:	f3bf 8f6f 	isb	sy
 80113ea:	e00b      	b.n	8011404 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80113ec:	2300      	movs	r3, #0
 80113ee:	2200      	movs	r2, #0
 80113f0:	2100      	movs	r1, #0
 80113f2:	6938      	ldr	r0, [r7, #16]
 80113f4:	f000 fbdc 	bl	8011bb0 <xQueueGenericSend>
 80113f8:	4603      	mov	r3, r0
 80113fa:	2b01      	cmp	r3, #1
 80113fc:	d002      	beq.n	8011404 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 80113fe:	f06f 0302 	mvn.w	r3, #2
 8011402:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8011404:	697b      	ldr	r3, [r7, #20]
}
 8011406:	4618      	mov	r0, r3
 8011408:	3718      	adds	r7, #24
 801140a:	46bd      	mov	sp, r7
 801140c:	bd80      	pop	{r7, pc}
 801140e:	bf00      	nop
 8011410:	e000ed04 	.word	0xe000ed04

08011414 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8011414:	b580      	push	{r7, lr}
 8011416:	b08a      	sub	sp, #40	@ 0x28
 8011418:	af02      	add	r7, sp, #8
 801141a:	60f8      	str	r0, [r7, #12]
 801141c:	60b9      	str	r1, [r7, #8]
 801141e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8011420:	2300      	movs	r3, #0
 8011422:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011424:	f3ef 8305 	mrs	r3, IPSR
 8011428:	613b      	str	r3, [r7, #16]
  return(result);
 801142a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 801142c:	2b00      	cmp	r3, #0
 801142e:	d15f      	bne.n	80114f0 <osMessageQueueNew+0xdc>
 8011430:	68fb      	ldr	r3, [r7, #12]
 8011432:	2b00      	cmp	r3, #0
 8011434:	d05c      	beq.n	80114f0 <osMessageQueueNew+0xdc>
 8011436:	68bb      	ldr	r3, [r7, #8]
 8011438:	2b00      	cmp	r3, #0
 801143a:	d059      	beq.n	80114f0 <osMessageQueueNew+0xdc>
    mem = -1;
 801143c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8011440:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8011442:	687b      	ldr	r3, [r7, #4]
 8011444:	2b00      	cmp	r3, #0
 8011446:	d029      	beq.n	801149c <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8011448:	687b      	ldr	r3, [r7, #4]
 801144a:	689b      	ldr	r3, [r3, #8]
 801144c:	2b00      	cmp	r3, #0
 801144e:	d012      	beq.n	8011476 <osMessageQueueNew+0x62>
 8011450:	687b      	ldr	r3, [r7, #4]
 8011452:	68db      	ldr	r3, [r3, #12]
 8011454:	2b4f      	cmp	r3, #79	@ 0x4f
 8011456:	d90e      	bls.n	8011476 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8011458:	687b      	ldr	r3, [r7, #4]
 801145a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 801145c:	2b00      	cmp	r3, #0
 801145e:	d00a      	beq.n	8011476 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8011460:	687b      	ldr	r3, [r7, #4]
 8011462:	695a      	ldr	r2, [r3, #20]
 8011464:	68fb      	ldr	r3, [r7, #12]
 8011466:	68b9      	ldr	r1, [r7, #8]
 8011468:	fb01 f303 	mul.w	r3, r1, r3
 801146c:	429a      	cmp	r2, r3
 801146e:	d302      	bcc.n	8011476 <osMessageQueueNew+0x62>
        mem = 1;
 8011470:	2301      	movs	r3, #1
 8011472:	61bb      	str	r3, [r7, #24]
 8011474:	e014      	b.n	80114a0 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8011476:	687b      	ldr	r3, [r7, #4]
 8011478:	689b      	ldr	r3, [r3, #8]
 801147a:	2b00      	cmp	r3, #0
 801147c:	d110      	bne.n	80114a0 <osMessageQueueNew+0x8c>
 801147e:	687b      	ldr	r3, [r7, #4]
 8011480:	68db      	ldr	r3, [r3, #12]
 8011482:	2b00      	cmp	r3, #0
 8011484:	d10c      	bne.n	80114a0 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8011486:	687b      	ldr	r3, [r7, #4]
 8011488:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 801148a:	2b00      	cmp	r3, #0
 801148c:	d108      	bne.n	80114a0 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 801148e:	687b      	ldr	r3, [r7, #4]
 8011490:	695b      	ldr	r3, [r3, #20]
 8011492:	2b00      	cmp	r3, #0
 8011494:	d104      	bne.n	80114a0 <osMessageQueueNew+0x8c>
          mem = 0;
 8011496:	2300      	movs	r3, #0
 8011498:	61bb      	str	r3, [r7, #24]
 801149a:	e001      	b.n	80114a0 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 801149c:	2300      	movs	r3, #0
 801149e:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80114a0:	69bb      	ldr	r3, [r7, #24]
 80114a2:	2b01      	cmp	r3, #1
 80114a4:	d10b      	bne.n	80114be <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80114a6:	687b      	ldr	r3, [r7, #4]
 80114a8:	691a      	ldr	r2, [r3, #16]
 80114aa:	687b      	ldr	r3, [r7, #4]
 80114ac:	689b      	ldr	r3, [r3, #8]
 80114ae:	2100      	movs	r1, #0
 80114b0:	9100      	str	r1, [sp, #0]
 80114b2:	68b9      	ldr	r1, [r7, #8]
 80114b4:	68f8      	ldr	r0, [r7, #12]
 80114b6:	f000 fa31 	bl	801191c <xQueueGenericCreateStatic>
 80114ba:	61f8      	str	r0, [r7, #28]
 80114bc:	e008      	b.n	80114d0 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 80114be:	69bb      	ldr	r3, [r7, #24]
 80114c0:	2b00      	cmp	r3, #0
 80114c2:	d105      	bne.n	80114d0 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 80114c4:	2200      	movs	r2, #0
 80114c6:	68b9      	ldr	r1, [r7, #8]
 80114c8:	68f8      	ldr	r0, [r7, #12]
 80114ca:	f000 faa4 	bl	8011a16 <xQueueGenericCreate>
 80114ce:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80114d0:	69fb      	ldr	r3, [r7, #28]
 80114d2:	2b00      	cmp	r3, #0
 80114d4:	d00c      	beq.n	80114f0 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 80114d6:	687b      	ldr	r3, [r7, #4]
 80114d8:	2b00      	cmp	r3, #0
 80114da:	d003      	beq.n	80114e4 <osMessageQueueNew+0xd0>
        name = attr->name;
 80114dc:	687b      	ldr	r3, [r7, #4]
 80114de:	681b      	ldr	r3, [r3, #0]
 80114e0:	617b      	str	r3, [r7, #20]
 80114e2:	e001      	b.n	80114e8 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80114e4:	2300      	movs	r3, #0
 80114e6:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80114e8:	6979      	ldr	r1, [r7, #20]
 80114ea:	69f8      	ldr	r0, [r7, #28]
 80114ec:	f001 f950 	bl	8012790 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80114f0:	69fb      	ldr	r3, [r7, #28]
}
 80114f2:	4618      	mov	r0, r3
 80114f4:	3720      	adds	r7, #32
 80114f6:	46bd      	mov	sp, r7
 80114f8:	bd80      	pop	{r7, pc}
	...

080114fc <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80114fc:	b580      	push	{r7, lr}
 80114fe:	b088      	sub	sp, #32
 8011500:	af00      	add	r7, sp, #0
 8011502:	60f8      	str	r0, [r7, #12]
 8011504:	60b9      	str	r1, [r7, #8]
 8011506:	603b      	str	r3, [r7, #0]
 8011508:	4613      	mov	r3, r2
 801150a:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 801150c:	68fb      	ldr	r3, [r7, #12]
 801150e:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8011510:	2300      	movs	r3, #0
 8011512:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011514:	f3ef 8305 	mrs	r3, IPSR
 8011518:	617b      	str	r3, [r7, #20]
  return(result);
 801151a:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 801151c:	2b00      	cmp	r3, #0
 801151e:	d028      	beq.n	8011572 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8011520:	69bb      	ldr	r3, [r7, #24]
 8011522:	2b00      	cmp	r3, #0
 8011524:	d005      	beq.n	8011532 <osMessageQueuePut+0x36>
 8011526:	68bb      	ldr	r3, [r7, #8]
 8011528:	2b00      	cmp	r3, #0
 801152a:	d002      	beq.n	8011532 <osMessageQueuePut+0x36>
 801152c:	683b      	ldr	r3, [r7, #0]
 801152e:	2b00      	cmp	r3, #0
 8011530:	d003      	beq.n	801153a <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8011532:	f06f 0303 	mvn.w	r3, #3
 8011536:	61fb      	str	r3, [r7, #28]
 8011538:	e038      	b.n	80115ac <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 801153a:	2300      	movs	r3, #0
 801153c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 801153e:	f107 0210 	add.w	r2, r7, #16
 8011542:	2300      	movs	r3, #0
 8011544:	68b9      	ldr	r1, [r7, #8]
 8011546:	69b8      	ldr	r0, [r7, #24]
 8011548:	f000 fc34 	bl	8011db4 <xQueueGenericSendFromISR>
 801154c:	4603      	mov	r3, r0
 801154e:	2b01      	cmp	r3, #1
 8011550:	d003      	beq.n	801155a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8011552:	f06f 0302 	mvn.w	r3, #2
 8011556:	61fb      	str	r3, [r7, #28]
 8011558:	e028      	b.n	80115ac <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 801155a:	693b      	ldr	r3, [r7, #16]
 801155c:	2b00      	cmp	r3, #0
 801155e:	d025      	beq.n	80115ac <osMessageQueuePut+0xb0>
 8011560:	4b15      	ldr	r3, [pc, #84]	@ (80115b8 <osMessageQueuePut+0xbc>)
 8011562:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011566:	601a      	str	r2, [r3, #0]
 8011568:	f3bf 8f4f 	dsb	sy
 801156c:	f3bf 8f6f 	isb	sy
 8011570:	e01c      	b.n	80115ac <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8011572:	69bb      	ldr	r3, [r7, #24]
 8011574:	2b00      	cmp	r3, #0
 8011576:	d002      	beq.n	801157e <osMessageQueuePut+0x82>
 8011578:	68bb      	ldr	r3, [r7, #8]
 801157a:	2b00      	cmp	r3, #0
 801157c:	d103      	bne.n	8011586 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 801157e:	f06f 0303 	mvn.w	r3, #3
 8011582:	61fb      	str	r3, [r7, #28]
 8011584:	e012      	b.n	80115ac <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8011586:	2300      	movs	r3, #0
 8011588:	683a      	ldr	r2, [r7, #0]
 801158a:	68b9      	ldr	r1, [r7, #8]
 801158c:	69b8      	ldr	r0, [r7, #24]
 801158e:	f000 fb0f 	bl	8011bb0 <xQueueGenericSend>
 8011592:	4603      	mov	r3, r0
 8011594:	2b01      	cmp	r3, #1
 8011596:	d009      	beq.n	80115ac <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8011598:	683b      	ldr	r3, [r7, #0]
 801159a:	2b00      	cmp	r3, #0
 801159c:	d003      	beq.n	80115a6 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 801159e:	f06f 0301 	mvn.w	r3, #1
 80115a2:	61fb      	str	r3, [r7, #28]
 80115a4:	e002      	b.n	80115ac <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 80115a6:	f06f 0302 	mvn.w	r3, #2
 80115aa:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80115ac:	69fb      	ldr	r3, [r7, #28]
}
 80115ae:	4618      	mov	r0, r3
 80115b0:	3720      	adds	r7, #32
 80115b2:	46bd      	mov	sp, r7
 80115b4:	bd80      	pop	{r7, pc}
 80115b6:	bf00      	nop
 80115b8:	e000ed04 	.word	0xe000ed04

080115bc <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80115bc:	b580      	push	{r7, lr}
 80115be:	b088      	sub	sp, #32
 80115c0:	af00      	add	r7, sp, #0
 80115c2:	60f8      	str	r0, [r7, #12]
 80115c4:	60b9      	str	r1, [r7, #8]
 80115c6:	607a      	str	r2, [r7, #4]
 80115c8:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80115ca:	68fb      	ldr	r3, [r7, #12]
 80115cc:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80115ce:	2300      	movs	r3, #0
 80115d0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80115d2:	f3ef 8305 	mrs	r3, IPSR
 80115d6:	617b      	str	r3, [r7, #20]
  return(result);
 80115d8:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80115da:	2b00      	cmp	r3, #0
 80115dc:	d028      	beq.n	8011630 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80115de:	69bb      	ldr	r3, [r7, #24]
 80115e0:	2b00      	cmp	r3, #0
 80115e2:	d005      	beq.n	80115f0 <osMessageQueueGet+0x34>
 80115e4:	68bb      	ldr	r3, [r7, #8]
 80115e6:	2b00      	cmp	r3, #0
 80115e8:	d002      	beq.n	80115f0 <osMessageQueueGet+0x34>
 80115ea:	683b      	ldr	r3, [r7, #0]
 80115ec:	2b00      	cmp	r3, #0
 80115ee:	d003      	beq.n	80115f8 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 80115f0:	f06f 0303 	mvn.w	r3, #3
 80115f4:	61fb      	str	r3, [r7, #28]
 80115f6:	e037      	b.n	8011668 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 80115f8:	2300      	movs	r3, #0
 80115fa:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80115fc:	f107 0310 	add.w	r3, r7, #16
 8011600:	461a      	mov	r2, r3
 8011602:	68b9      	ldr	r1, [r7, #8]
 8011604:	69b8      	ldr	r0, [r7, #24]
 8011606:	f000 fef5 	bl	80123f4 <xQueueReceiveFromISR>
 801160a:	4603      	mov	r3, r0
 801160c:	2b01      	cmp	r3, #1
 801160e:	d003      	beq.n	8011618 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8011610:	f06f 0302 	mvn.w	r3, #2
 8011614:	61fb      	str	r3, [r7, #28]
 8011616:	e027      	b.n	8011668 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8011618:	693b      	ldr	r3, [r7, #16]
 801161a:	2b00      	cmp	r3, #0
 801161c:	d024      	beq.n	8011668 <osMessageQueueGet+0xac>
 801161e:	4b15      	ldr	r3, [pc, #84]	@ (8011674 <osMessageQueueGet+0xb8>)
 8011620:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011624:	601a      	str	r2, [r3, #0]
 8011626:	f3bf 8f4f 	dsb	sy
 801162a:	f3bf 8f6f 	isb	sy
 801162e:	e01b      	b.n	8011668 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8011630:	69bb      	ldr	r3, [r7, #24]
 8011632:	2b00      	cmp	r3, #0
 8011634:	d002      	beq.n	801163c <osMessageQueueGet+0x80>
 8011636:	68bb      	ldr	r3, [r7, #8]
 8011638:	2b00      	cmp	r3, #0
 801163a:	d103      	bne.n	8011644 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 801163c:	f06f 0303 	mvn.w	r3, #3
 8011640:	61fb      	str	r3, [r7, #28]
 8011642:	e011      	b.n	8011668 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8011644:	683a      	ldr	r2, [r7, #0]
 8011646:	68b9      	ldr	r1, [r7, #8]
 8011648:	69b8      	ldr	r0, [r7, #24]
 801164a:	f000 fce1 	bl	8012010 <xQueueReceive>
 801164e:	4603      	mov	r3, r0
 8011650:	2b01      	cmp	r3, #1
 8011652:	d009      	beq.n	8011668 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8011654:	683b      	ldr	r3, [r7, #0]
 8011656:	2b00      	cmp	r3, #0
 8011658:	d003      	beq.n	8011662 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 801165a:	f06f 0301 	mvn.w	r3, #1
 801165e:	61fb      	str	r3, [r7, #28]
 8011660:	e002      	b.n	8011668 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8011662:	f06f 0302 	mvn.w	r3, #2
 8011666:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8011668:	69fb      	ldr	r3, [r7, #28]
}
 801166a:	4618      	mov	r0, r3
 801166c:	3720      	adds	r7, #32
 801166e:	46bd      	mov	sp, r7
 8011670:	bd80      	pop	{r7, pc}
 8011672:	bf00      	nop
 8011674:	e000ed04 	.word	0xe000ed04

08011678 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8011678:	b480      	push	{r7}
 801167a:	b085      	sub	sp, #20
 801167c:	af00      	add	r7, sp, #0
 801167e:	60f8      	str	r0, [r7, #12]
 8011680:	60b9      	str	r1, [r7, #8]
 8011682:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8011684:	68fb      	ldr	r3, [r7, #12]
 8011686:	4a07      	ldr	r2, [pc, #28]	@ (80116a4 <vApplicationGetIdleTaskMemory+0x2c>)
 8011688:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 801168a:	68bb      	ldr	r3, [r7, #8]
 801168c:	4a06      	ldr	r2, [pc, #24]	@ (80116a8 <vApplicationGetIdleTaskMemory+0x30>)
 801168e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8011690:	687b      	ldr	r3, [r7, #4]
 8011692:	2280      	movs	r2, #128	@ 0x80
 8011694:	601a      	str	r2, [r3, #0]
}
 8011696:	bf00      	nop
 8011698:	3714      	adds	r7, #20
 801169a:	46bd      	mov	sp, r7
 801169c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116a0:	4770      	bx	lr
 80116a2:	bf00      	nop
 80116a4:	24001024 	.word	0x24001024
 80116a8:	240010cc 	.word	0x240010cc

080116ac <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80116ac:	b480      	push	{r7}
 80116ae:	b085      	sub	sp, #20
 80116b0:	af00      	add	r7, sp, #0
 80116b2:	60f8      	str	r0, [r7, #12]
 80116b4:	60b9      	str	r1, [r7, #8]
 80116b6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80116b8:	68fb      	ldr	r3, [r7, #12]
 80116ba:	4a07      	ldr	r2, [pc, #28]	@ (80116d8 <vApplicationGetTimerTaskMemory+0x2c>)
 80116bc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80116be:	68bb      	ldr	r3, [r7, #8]
 80116c0:	4a06      	ldr	r2, [pc, #24]	@ (80116dc <vApplicationGetTimerTaskMemory+0x30>)
 80116c2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80116c4:	687b      	ldr	r3, [r7, #4]
 80116c6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80116ca:	601a      	str	r2, [r3, #0]
}
 80116cc:	bf00      	nop
 80116ce:	3714      	adds	r7, #20
 80116d0:	46bd      	mov	sp, r7
 80116d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116d6:	4770      	bx	lr
 80116d8:	240012cc 	.word	0x240012cc
 80116dc:	24001374 	.word	0x24001374

080116e0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80116e0:	b480      	push	{r7}
 80116e2:	b083      	sub	sp, #12
 80116e4:	af00      	add	r7, sp, #0
 80116e6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80116e8:	687b      	ldr	r3, [r7, #4]
 80116ea:	f103 0208 	add.w	r2, r3, #8
 80116ee:	687b      	ldr	r3, [r7, #4]
 80116f0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80116f2:	687b      	ldr	r3, [r7, #4]
 80116f4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80116f8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80116fa:	687b      	ldr	r3, [r7, #4]
 80116fc:	f103 0208 	add.w	r2, r3, #8
 8011700:	687b      	ldr	r3, [r7, #4]
 8011702:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011704:	687b      	ldr	r3, [r7, #4]
 8011706:	f103 0208 	add.w	r2, r3, #8
 801170a:	687b      	ldr	r3, [r7, #4]
 801170c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 801170e:	687b      	ldr	r3, [r7, #4]
 8011710:	2200      	movs	r2, #0
 8011712:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8011714:	bf00      	nop
 8011716:	370c      	adds	r7, #12
 8011718:	46bd      	mov	sp, r7
 801171a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801171e:	4770      	bx	lr

08011720 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8011720:	b480      	push	{r7}
 8011722:	b083      	sub	sp, #12
 8011724:	af00      	add	r7, sp, #0
 8011726:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8011728:	687b      	ldr	r3, [r7, #4]
 801172a:	2200      	movs	r2, #0
 801172c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 801172e:	bf00      	nop
 8011730:	370c      	adds	r7, #12
 8011732:	46bd      	mov	sp, r7
 8011734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011738:	4770      	bx	lr

0801173a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801173a:	b480      	push	{r7}
 801173c:	b085      	sub	sp, #20
 801173e:	af00      	add	r7, sp, #0
 8011740:	6078      	str	r0, [r7, #4]
 8011742:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8011744:	687b      	ldr	r3, [r7, #4]
 8011746:	685b      	ldr	r3, [r3, #4]
 8011748:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 801174a:	683b      	ldr	r3, [r7, #0]
 801174c:	68fa      	ldr	r2, [r7, #12]
 801174e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8011750:	68fb      	ldr	r3, [r7, #12]
 8011752:	689a      	ldr	r2, [r3, #8]
 8011754:	683b      	ldr	r3, [r7, #0]
 8011756:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8011758:	68fb      	ldr	r3, [r7, #12]
 801175a:	689b      	ldr	r3, [r3, #8]
 801175c:	683a      	ldr	r2, [r7, #0]
 801175e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8011760:	68fb      	ldr	r3, [r7, #12]
 8011762:	683a      	ldr	r2, [r7, #0]
 8011764:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8011766:	683b      	ldr	r3, [r7, #0]
 8011768:	687a      	ldr	r2, [r7, #4]
 801176a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 801176c:	687b      	ldr	r3, [r7, #4]
 801176e:	681b      	ldr	r3, [r3, #0]
 8011770:	1c5a      	adds	r2, r3, #1
 8011772:	687b      	ldr	r3, [r7, #4]
 8011774:	601a      	str	r2, [r3, #0]
}
 8011776:	bf00      	nop
 8011778:	3714      	adds	r7, #20
 801177a:	46bd      	mov	sp, r7
 801177c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011780:	4770      	bx	lr

08011782 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8011782:	b480      	push	{r7}
 8011784:	b085      	sub	sp, #20
 8011786:	af00      	add	r7, sp, #0
 8011788:	6078      	str	r0, [r7, #4]
 801178a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 801178c:	683b      	ldr	r3, [r7, #0]
 801178e:	681b      	ldr	r3, [r3, #0]
 8011790:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8011792:	68bb      	ldr	r3, [r7, #8]
 8011794:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8011798:	d103      	bne.n	80117a2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 801179a:	687b      	ldr	r3, [r7, #4]
 801179c:	691b      	ldr	r3, [r3, #16]
 801179e:	60fb      	str	r3, [r7, #12]
 80117a0:	e00c      	b.n	80117bc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80117a2:	687b      	ldr	r3, [r7, #4]
 80117a4:	3308      	adds	r3, #8
 80117a6:	60fb      	str	r3, [r7, #12]
 80117a8:	e002      	b.n	80117b0 <vListInsert+0x2e>
 80117aa:	68fb      	ldr	r3, [r7, #12]
 80117ac:	685b      	ldr	r3, [r3, #4]
 80117ae:	60fb      	str	r3, [r7, #12]
 80117b0:	68fb      	ldr	r3, [r7, #12]
 80117b2:	685b      	ldr	r3, [r3, #4]
 80117b4:	681b      	ldr	r3, [r3, #0]
 80117b6:	68ba      	ldr	r2, [r7, #8]
 80117b8:	429a      	cmp	r2, r3
 80117ba:	d2f6      	bcs.n	80117aa <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80117bc:	68fb      	ldr	r3, [r7, #12]
 80117be:	685a      	ldr	r2, [r3, #4]
 80117c0:	683b      	ldr	r3, [r7, #0]
 80117c2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80117c4:	683b      	ldr	r3, [r7, #0]
 80117c6:	685b      	ldr	r3, [r3, #4]
 80117c8:	683a      	ldr	r2, [r7, #0]
 80117ca:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80117cc:	683b      	ldr	r3, [r7, #0]
 80117ce:	68fa      	ldr	r2, [r7, #12]
 80117d0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80117d2:	68fb      	ldr	r3, [r7, #12]
 80117d4:	683a      	ldr	r2, [r7, #0]
 80117d6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80117d8:	683b      	ldr	r3, [r7, #0]
 80117da:	687a      	ldr	r2, [r7, #4]
 80117dc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80117de:	687b      	ldr	r3, [r7, #4]
 80117e0:	681b      	ldr	r3, [r3, #0]
 80117e2:	1c5a      	adds	r2, r3, #1
 80117e4:	687b      	ldr	r3, [r7, #4]
 80117e6:	601a      	str	r2, [r3, #0]
}
 80117e8:	bf00      	nop
 80117ea:	3714      	adds	r7, #20
 80117ec:	46bd      	mov	sp, r7
 80117ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117f2:	4770      	bx	lr

080117f4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80117f4:	b480      	push	{r7}
 80117f6:	b085      	sub	sp, #20
 80117f8:	af00      	add	r7, sp, #0
 80117fa:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80117fc:	687b      	ldr	r3, [r7, #4]
 80117fe:	691b      	ldr	r3, [r3, #16]
 8011800:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8011802:	687b      	ldr	r3, [r7, #4]
 8011804:	685b      	ldr	r3, [r3, #4]
 8011806:	687a      	ldr	r2, [r7, #4]
 8011808:	6892      	ldr	r2, [r2, #8]
 801180a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 801180c:	687b      	ldr	r3, [r7, #4]
 801180e:	689b      	ldr	r3, [r3, #8]
 8011810:	687a      	ldr	r2, [r7, #4]
 8011812:	6852      	ldr	r2, [r2, #4]
 8011814:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8011816:	68fb      	ldr	r3, [r7, #12]
 8011818:	685b      	ldr	r3, [r3, #4]
 801181a:	687a      	ldr	r2, [r7, #4]
 801181c:	429a      	cmp	r2, r3
 801181e:	d103      	bne.n	8011828 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8011820:	687b      	ldr	r3, [r7, #4]
 8011822:	689a      	ldr	r2, [r3, #8]
 8011824:	68fb      	ldr	r3, [r7, #12]
 8011826:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8011828:	687b      	ldr	r3, [r7, #4]
 801182a:	2200      	movs	r2, #0
 801182c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 801182e:	68fb      	ldr	r3, [r7, #12]
 8011830:	681b      	ldr	r3, [r3, #0]
 8011832:	1e5a      	subs	r2, r3, #1
 8011834:	68fb      	ldr	r3, [r7, #12]
 8011836:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8011838:	68fb      	ldr	r3, [r7, #12]
 801183a:	681b      	ldr	r3, [r3, #0]
}
 801183c:	4618      	mov	r0, r3
 801183e:	3714      	adds	r7, #20
 8011840:	46bd      	mov	sp, r7
 8011842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011846:	4770      	bx	lr

08011848 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8011848:	b580      	push	{r7, lr}
 801184a:	b084      	sub	sp, #16
 801184c:	af00      	add	r7, sp, #0
 801184e:	6078      	str	r0, [r7, #4]
 8011850:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8011852:	687b      	ldr	r3, [r7, #4]
 8011854:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8011856:	68fb      	ldr	r3, [r7, #12]
 8011858:	2b00      	cmp	r3, #0
 801185a:	d10b      	bne.n	8011874 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 801185c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011860:	f383 8811 	msr	BASEPRI, r3
 8011864:	f3bf 8f6f 	isb	sy
 8011868:	f3bf 8f4f 	dsb	sy
 801186c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 801186e:	bf00      	nop
 8011870:	bf00      	nop
 8011872:	e7fd      	b.n	8011870 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8011874:	f003 f818 	bl	80148a8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011878:	68fb      	ldr	r3, [r7, #12]
 801187a:	681a      	ldr	r2, [r3, #0]
 801187c:	68fb      	ldr	r3, [r7, #12]
 801187e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011880:	68f9      	ldr	r1, [r7, #12]
 8011882:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8011884:	fb01 f303 	mul.w	r3, r1, r3
 8011888:	441a      	add	r2, r3
 801188a:	68fb      	ldr	r3, [r7, #12]
 801188c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 801188e:	68fb      	ldr	r3, [r7, #12]
 8011890:	2200      	movs	r2, #0
 8011892:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8011894:	68fb      	ldr	r3, [r7, #12]
 8011896:	681a      	ldr	r2, [r3, #0]
 8011898:	68fb      	ldr	r3, [r7, #12]
 801189a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801189c:	68fb      	ldr	r3, [r7, #12]
 801189e:	681a      	ldr	r2, [r3, #0]
 80118a0:	68fb      	ldr	r3, [r7, #12]
 80118a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80118a4:	3b01      	subs	r3, #1
 80118a6:	68f9      	ldr	r1, [r7, #12]
 80118a8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80118aa:	fb01 f303 	mul.w	r3, r1, r3
 80118ae:	441a      	add	r2, r3
 80118b0:	68fb      	ldr	r3, [r7, #12]
 80118b2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80118b4:	68fb      	ldr	r3, [r7, #12]
 80118b6:	22ff      	movs	r2, #255	@ 0xff
 80118b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80118bc:	68fb      	ldr	r3, [r7, #12]
 80118be:	22ff      	movs	r2, #255	@ 0xff
 80118c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80118c4:	683b      	ldr	r3, [r7, #0]
 80118c6:	2b00      	cmp	r3, #0
 80118c8:	d114      	bne.n	80118f4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80118ca:	68fb      	ldr	r3, [r7, #12]
 80118cc:	691b      	ldr	r3, [r3, #16]
 80118ce:	2b00      	cmp	r3, #0
 80118d0:	d01a      	beq.n	8011908 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80118d2:	68fb      	ldr	r3, [r7, #12]
 80118d4:	3310      	adds	r3, #16
 80118d6:	4618      	mov	r0, r3
 80118d8:	f001 fce8 	bl	80132ac <xTaskRemoveFromEventList>
 80118dc:	4603      	mov	r3, r0
 80118de:	2b00      	cmp	r3, #0
 80118e0:	d012      	beq.n	8011908 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80118e2:	4b0d      	ldr	r3, [pc, #52]	@ (8011918 <xQueueGenericReset+0xd0>)
 80118e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80118e8:	601a      	str	r2, [r3, #0]
 80118ea:	f3bf 8f4f 	dsb	sy
 80118ee:	f3bf 8f6f 	isb	sy
 80118f2:	e009      	b.n	8011908 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80118f4:	68fb      	ldr	r3, [r7, #12]
 80118f6:	3310      	adds	r3, #16
 80118f8:	4618      	mov	r0, r3
 80118fa:	f7ff fef1 	bl	80116e0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80118fe:	68fb      	ldr	r3, [r7, #12]
 8011900:	3324      	adds	r3, #36	@ 0x24
 8011902:	4618      	mov	r0, r3
 8011904:	f7ff feec 	bl	80116e0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8011908:	f003 f800 	bl	801490c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 801190c:	2301      	movs	r3, #1
}
 801190e:	4618      	mov	r0, r3
 8011910:	3710      	adds	r7, #16
 8011912:	46bd      	mov	sp, r7
 8011914:	bd80      	pop	{r7, pc}
 8011916:	bf00      	nop
 8011918:	e000ed04 	.word	0xe000ed04

0801191c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 801191c:	b580      	push	{r7, lr}
 801191e:	b08e      	sub	sp, #56	@ 0x38
 8011920:	af02      	add	r7, sp, #8
 8011922:	60f8      	str	r0, [r7, #12]
 8011924:	60b9      	str	r1, [r7, #8]
 8011926:	607a      	str	r2, [r7, #4]
 8011928:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801192a:	68fb      	ldr	r3, [r7, #12]
 801192c:	2b00      	cmp	r3, #0
 801192e:	d10b      	bne.n	8011948 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8011930:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011934:	f383 8811 	msr	BASEPRI, r3
 8011938:	f3bf 8f6f 	isb	sy
 801193c:	f3bf 8f4f 	dsb	sy
 8011940:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8011942:	bf00      	nop
 8011944:	bf00      	nop
 8011946:	e7fd      	b.n	8011944 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8011948:	683b      	ldr	r3, [r7, #0]
 801194a:	2b00      	cmp	r3, #0
 801194c:	d10b      	bne.n	8011966 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 801194e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011952:	f383 8811 	msr	BASEPRI, r3
 8011956:	f3bf 8f6f 	isb	sy
 801195a:	f3bf 8f4f 	dsb	sy
 801195e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8011960:	bf00      	nop
 8011962:	bf00      	nop
 8011964:	e7fd      	b.n	8011962 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8011966:	687b      	ldr	r3, [r7, #4]
 8011968:	2b00      	cmp	r3, #0
 801196a:	d002      	beq.n	8011972 <xQueueGenericCreateStatic+0x56>
 801196c:	68bb      	ldr	r3, [r7, #8]
 801196e:	2b00      	cmp	r3, #0
 8011970:	d001      	beq.n	8011976 <xQueueGenericCreateStatic+0x5a>
 8011972:	2301      	movs	r3, #1
 8011974:	e000      	b.n	8011978 <xQueueGenericCreateStatic+0x5c>
 8011976:	2300      	movs	r3, #0
 8011978:	2b00      	cmp	r3, #0
 801197a:	d10b      	bne.n	8011994 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 801197c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011980:	f383 8811 	msr	BASEPRI, r3
 8011984:	f3bf 8f6f 	isb	sy
 8011988:	f3bf 8f4f 	dsb	sy
 801198c:	623b      	str	r3, [r7, #32]
}
 801198e:	bf00      	nop
 8011990:	bf00      	nop
 8011992:	e7fd      	b.n	8011990 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8011994:	687b      	ldr	r3, [r7, #4]
 8011996:	2b00      	cmp	r3, #0
 8011998:	d102      	bne.n	80119a0 <xQueueGenericCreateStatic+0x84>
 801199a:	68bb      	ldr	r3, [r7, #8]
 801199c:	2b00      	cmp	r3, #0
 801199e:	d101      	bne.n	80119a4 <xQueueGenericCreateStatic+0x88>
 80119a0:	2301      	movs	r3, #1
 80119a2:	e000      	b.n	80119a6 <xQueueGenericCreateStatic+0x8a>
 80119a4:	2300      	movs	r3, #0
 80119a6:	2b00      	cmp	r3, #0
 80119a8:	d10b      	bne.n	80119c2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80119aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80119ae:	f383 8811 	msr	BASEPRI, r3
 80119b2:	f3bf 8f6f 	isb	sy
 80119b6:	f3bf 8f4f 	dsb	sy
 80119ba:	61fb      	str	r3, [r7, #28]
}
 80119bc:	bf00      	nop
 80119be:	bf00      	nop
 80119c0:	e7fd      	b.n	80119be <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80119c2:	2350      	movs	r3, #80	@ 0x50
 80119c4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80119c6:	697b      	ldr	r3, [r7, #20]
 80119c8:	2b50      	cmp	r3, #80	@ 0x50
 80119ca:	d00b      	beq.n	80119e4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80119cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80119d0:	f383 8811 	msr	BASEPRI, r3
 80119d4:	f3bf 8f6f 	isb	sy
 80119d8:	f3bf 8f4f 	dsb	sy
 80119dc:	61bb      	str	r3, [r7, #24]
}
 80119de:	bf00      	nop
 80119e0:	bf00      	nop
 80119e2:	e7fd      	b.n	80119e0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80119e4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80119e6:	683b      	ldr	r3, [r7, #0]
 80119e8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80119ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80119ec:	2b00      	cmp	r3, #0
 80119ee:	d00d      	beq.n	8011a0c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80119f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80119f2:	2201      	movs	r2, #1
 80119f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80119f8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80119fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80119fe:	9300      	str	r3, [sp, #0]
 8011a00:	4613      	mov	r3, r2
 8011a02:	687a      	ldr	r2, [r7, #4]
 8011a04:	68b9      	ldr	r1, [r7, #8]
 8011a06:	68f8      	ldr	r0, [r7, #12]
 8011a08:	f000 f840 	bl	8011a8c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8011a0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8011a0e:	4618      	mov	r0, r3
 8011a10:	3730      	adds	r7, #48	@ 0x30
 8011a12:	46bd      	mov	sp, r7
 8011a14:	bd80      	pop	{r7, pc}

08011a16 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8011a16:	b580      	push	{r7, lr}
 8011a18:	b08a      	sub	sp, #40	@ 0x28
 8011a1a:	af02      	add	r7, sp, #8
 8011a1c:	60f8      	str	r0, [r7, #12]
 8011a1e:	60b9      	str	r1, [r7, #8]
 8011a20:	4613      	mov	r3, r2
 8011a22:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8011a24:	68fb      	ldr	r3, [r7, #12]
 8011a26:	2b00      	cmp	r3, #0
 8011a28:	d10b      	bne.n	8011a42 <xQueueGenericCreate+0x2c>
	__asm volatile
 8011a2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a2e:	f383 8811 	msr	BASEPRI, r3
 8011a32:	f3bf 8f6f 	isb	sy
 8011a36:	f3bf 8f4f 	dsb	sy
 8011a3a:	613b      	str	r3, [r7, #16]
}
 8011a3c:	bf00      	nop
 8011a3e:	bf00      	nop
 8011a40:	e7fd      	b.n	8011a3e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011a42:	68fb      	ldr	r3, [r7, #12]
 8011a44:	68ba      	ldr	r2, [r7, #8]
 8011a46:	fb02 f303 	mul.w	r3, r2, r3
 8011a4a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8011a4c:	69fb      	ldr	r3, [r7, #28]
 8011a4e:	3350      	adds	r3, #80	@ 0x50
 8011a50:	4618      	mov	r0, r3
 8011a52:	f003 f84b 	bl	8014aec <pvPortMalloc>
 8011a56:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8011a58:	69bb      	ldr	r3, [r7, #24]
 8011a5a:	2b00      	cmp	r3, #0
 8011a5c:	d011      	beq.n	8011a82 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8011a5e:	69bb      	ldr	r3, [r7, #24]
 8011a60:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011a62:	697b      	ldr	r3, [r7, #20]
 8011a64:	3350      	adds	r3, #80	@ 0x50
 8011a66:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8011a68:	69bb      	ldr	r3, [r7, #24]
 8011a6a:	2200      	movs	r2, #0
 8011a6c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8011a70:	79fa      	ldrb	r2, [r7, #7]
 8011a72:	69bb      	ldr	r3, [r7, #24]
 8011a74:	9300      	str	r3, [sp, #0]
 8011a76:	4613      	mov	r3, r2
 8011a78:	697a      	ldr	r2, [r7, #20]
 8011a7a:	68b9      	ldr	r1, [r7, #8]
 8011a7c:	68f8      	ldr	r0, [r7, #12]
 8011a7e:	f000 f805 	bl	8011a8c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8011a82:	69bb      	ldr	r3, [r7, #24]
	}
 8011a84:	4618      	mov	r0, r3
 8011a86:	3720      	adds	r7, #32
 8011a88:	46bd      	mov	sp, r7
 8011a8a:	bd80      	pop	{r7, pc}

08011a8c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8011a8c:	b580      	push	{r7, lr}
 8011a8e:	b084      	sub	sp, #16
 8011a90:	af00      	add	r7, sp, #0
 8011a92:	60f8      	str	r0, [r7, #12]
 8011a94:	60b9      	str	r1, [r7, #8]
 8011a96:	607a      	str	r2, [r7, #4]
 8011a98:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8011a9a:	68bb      	ldr	r3, [r7, #8]
 8011a9c:	2b00      	cmp	r3, #0
 8011a9e:	d103      	bne.n	8011aa8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8011aa0:	69bb      	ldr	r3, [r7, #24]
 8011aa2:	69ba      	ldr	r2, [r7, #24]
 8011aa4:	601a      	str	r2, [r3, #0]
 8011aa6:	e002      	b.n	8011aae <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8011aa8:	69bb      	ldr	r3, [r7, #24]
 8011aaa:	687a      	ldr	r2, [r7, #4]
 8011aac:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8011aae:	69bb      	ldr	r3, [r7, #24]
 8011ab0:	68fa      	ldr	r2, [r7, #12]
 8011ab2:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8011ab4:	69bb      	ldr	r3, [r7, #24]
 8011ab6:	68ba      	ldr	r2, [r7, #8]
 8011ab8:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8011aba:	2101      	movs	r1, #1
 8011abc:	69b8      	ldr	r0, [r7, #24]
 8011abe:	f7ff fec3 	bl	8011848 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8011ac2:	69bb      	ldr	r3, [r7, #24]
 8011ac4:	78fa      	ldrb	r2, [r7, #3]
 8011ac6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8011aca:	bf00      	nop
 8011acc:	3710      	adds	r7, #16
 8011ace:	46bd      	mov	sp, r7
 8011ad0:	bd80      	pop	{r7, pc}

08011ad2 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8011ad2:	b580      	push	{r7, lr}
 8011ad4:	b08a      	sub	sp, #40	@ 0x28
 8011ad6:	af02      	add	r7, sp, #8
 8011ad8:	60f8      	str	r0, [r7, #12]
 8011ada:	60b9      	str	r1, [r7, #8]
 8011adc:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8011ade:	68fb      	ldr	r3, [r7, #12]
 8011ae0:	2b00      	cmp	r3, #0
 8011ae2:	d10b      	bne.n	8011afc <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8011ae4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011ae8:	f383 8811 	msr	BASEPRI, r3
 8011aec:	f3bf 8f6f 	isb	sy
 8011af0:	f3bf 8f4f 	dsb	sy
 8011af4:	61bb      	str	r3, [r7, #24]
}
 8011af6:	bf00      	nop
 8011af8:	bf00      	nop
 8011afa:	e7fd      	b.n	8011af8 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8011afc:	68ba      	ldr	r2, [r7, #8]
 8011afe:	68fb      	ldr	r3, [r7, #12]
 8011b00:	429a      	cmp	r2, r3
 8011b02:	d90b      	bls.n	8011b1c <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8011b04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b08:	f383 8811 	msr	BASEPRI, r3
 8011b0c:	f3bf 8f6f 	isb	sy
 8011b10:	f3bf 8f4f 	dsb	sy
 8011b14:	617b      	str	r3, [r7, #20]
}
 8011b16:	bf00      	nop
 8011b18:	bf00      	nop
 8011b1a:	e7fd      	b.n	8011b18 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8011b1c:	2302      	movs	r3, #2
 8011b1e:	9300      	str	r3, [sp, #0]
 8011b20:	687b      	ldr	r3, [r7, #4]
 8011b22:	2200      	movs	r2, #0
 8011b24:	2100      	movs	r1, #0
 8011b26:	68f8      	ldr	r0, [r7, #12]
 8011b28:	f7ff fef8 	bl	801191c <xQueueGenericCreateStatic>
 8011b2c:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8011b2e:	69fb      	ldr	r3, [r7, #28]
 8011b30:	2b00      	cmp	r3, #0
 8011b32:	d002      	beq.n	8011b3a <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8011b34:	69fb      	ldr	r3, [r7, #28]
 8011b36:	68ba      	ldr	r2, [r7, #8]
 8011b38:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8011b3a:	69fb      	ldr	r3, [r7, #28]
	}
 8011b3c:	4618      	mov	r0, r3
 8011b3e:	3720      	adds	r7, #32
 8011b40:	46bd      	mov	sp, r7
 8011b42:	bd80      	pop	{r7, pc}

08011b44 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8011b44:	b580      	push	{r7, lr}
 8011b46:	b086      	sub	sp, #24
 8011b48:	af00      	add	r7, sp, #0
 8011b4a:	6078      	str	r0, [r7, #4]
 8011b4c:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8011b4e:	687b      	ldr	r3, [r7, #4]
 8011b50:	2b00      	cmp	r3, #0
 8011b52:	d10b      	bne.n	8011b6c <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8011b54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b58:	f383 8811 	msr	BASEPRI, r3
 8011b5c:	f3bf 8f6f 	isb	sy
 8011b60:	f3bf 8f4f 	dsb	sy
 8011b64:	613b      	str	r3, [r7, #16]
}
 8011b66:	bf00      	nop
 8011b68:	bf00      	nop
 8011b6a:	e7fd      	b.n	8011b68 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8011b6c:	683a      	ldr	r2, [r7, #0]
 8011b6e:	687b      	ldr	r3, [r7, #4]
 8011b70:	429a      	cmp	r2, r3
 8011b72:	d90b      	bls.n	8011b8c <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8011b74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b78:	f383 8811 	msr	BASEPRI, r3
 8011b7c:	f3bf 8f6f 	isb	sy
 8011b80:	f3bf 8f4f 	dsb	sy
 8011b84:	60fb      	str	r3, [r7, #12]
}
 8011b86:	bf00      	nop
 8011b88:	bf00      	nop
 8011b8a:	e7fd      	b.n	8011b88 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8011b8c:	2202      	movs	r2, #2
 8011b8e:	2100      	movs	r1, #0
 8011b90:	6878      	ldr	r0, [r7, #4]
 8011b92:	f7ff ff40 	bl	8011a16 <xQueueGenericCreate>
 8011b96:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8011b98:	697b      	ldr	r3, [r7, #20]
 8011b9a:	2b00      	cmp	r3, #0
 8011b9c:	d002      	beq.n	8011ba4 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8011b9e:	697b      	ldr	r3, [r7, #20]
 8011ba0:	683a      	ldr	r2, [r7, #0]
 8011ba2:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8011ba4:	697b      	ldr	r3, [r7, #20]
	}
 8011ba6:	4618      	mov	r0, r3
 8011ba8:	3718      	adds	r7, #24
 8011baa:	46bd      	mov	sp, r7
 8011bac:	bd80      	pop	{r7, pc}
	...

08011bb0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8011bb0:	b580      	push	{r7, lr}
 8011bb2:	b08e      	sub	sp, #56	@ 0x38
 8011bb4:	af00      	add	r7, sp, #0
 8011bb6:	60f8      	str	r0, [r7, #12]
 8011bb8:	60b9      	str	r1, [r7, #8]
 8011bba:	607a      	str	r2, [r7, #4]
 8011bbc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8011bbe:	2300      	movs	r3, #0
 8011bc0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8011bc2:	68fb      	ldr	r3, [r7, #12]
 8011bc4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8011bc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011bc8:	2b00      	cmp	r3, #0
 8011bca:	d10b      	bne.n	8011be4 <xQueueGenericSend+0x34>
	__asm volatile
 8011bcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011bd0:	f383 8811 	msr	BASEPRI, r3
 8011bd4:	f3bf 8f6f 	isb	sy
 8011bd8:	f3bf 8f4f 	dsb	sy
 8011bdc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8011bde:	bf00      	nop
 8011be0:	bf00      	nop
 8011be2:	e7fd      	b.n	8011be0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011be4:	68bb      	ldr	r3, [r7, #8]
 8011be6:	2b00      	cmp	r3, #0
 8011be8:	d103      	bne.n	8011bf2 <xQueueGenericSend+0x42>
 8011bea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011bec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011bee:	2b00      	cmp	r3, #0
 8011bf0:	d101      	bne.n	8011bf6 <xQueueGenericSend+0x46>
 8011bf2:	2301      	movs	r3, #1
 8011bf4:	e000      	b.n	8011bf8 <xQueueGenericSend+0x48>
 8011bf6:	2300      	movs	r3, #0
 8011bf8:	2b00      	cmp	r3, #0
 8011bfa:	d10b      	bne.n	8011c14 <xQueueGenericSend+0x64>
	__asm volatile
 8011bfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c00:	f383 8811 	msr	BASEPRI, r3
 8011c04:	f3bf 8f6f 	isb	sy
 8011c08:	f3bf 8f4f 	dsb	sy
 8011c0c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8011c0e:	bf00      	nop
 8011c10:	bf00      	nop
 8011c12:	e7fd      	b.n	8011c10 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8011c14:	683b      	ldr	r3, [r7, #0]
 8011c16:	2b02      	cmp	r3, #2
 8011c18:	d103      	bne.n	8011c22 <xQueueGenericSend+0x72>
 8011c1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011c1e:	2b01      	cmp	r3, #1
 8011c20:	d101      	bne.n	8011c26 <xQueueGenericSend+0x76>
 8011c22:	2301      	movs	r3, #1
 8011c24:	e000      	b.n	8011c28 <xQueueGenericSend+0x78>
 8011c26:	2300      	movs	r3, #0
 8011c28:	2b00      	cmp	r3, #0
 8011c2a:	d10b      	bne.n	8011c44 <xQueueGenericSend+0x94>
	__asm volatile
 8011c2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c30:	f383 8811 	msr	BASEPRI, r3
 8011c34:	f3bf 8f6f 	isb	sy
 8011c38:	f3bf 8f4f 	dsb	sy
 8011c3c:	623b      	str	r3, [r7, #32]
}
 8011c3e:	bf00      	nop
 8011c40:	bf00      	nop
 8011c42:	e7fd      	b.n	8011c40 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011c44:	f001 fcf8 	bl	8013638 <xTaskGetSchedulerState>
 8011c48:	4603      	mov	r3, r0
 8011c4a:	2b00      	cmp	r3, #0
 8011c4c:	d102      	bne.n	8011c54 <xQueueGenericSend+0xa4>
 8011c4e:	687b      	ldr	r3, [r7, #4]
 8011c50:	2b00      	cmp	r3, #0
 8011c52:	d101      	bne.n	8011c58 <xQueueGenericSend+0xa8>
 8011c54:	2301      	movs	r3, #1
 8011c56:	e000      	b.n	8011c5a <xQueueGenericSend+0xaa>
 8011c58:	2300      	movs	r3, #0
 8011c5a:	2b00      	cmp	r3, #0
 8011c5c:	d10b      	bne.n	8011c76 <xQueueGenericSend+0xc6>
	__asm volatile
 8011c5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c62:	f383 8811 	msr	BASEPRI, r3
 8011c66:	f3bf 8f6f 	isb	sy
 8011c6a:	f3bf 8f4f 	dsb	sy
 8011c6e:	61fb      	str	r3, [r7, #28]
}
 8011c70:	bf00      	nop
 8011c72:	bf00      	nop
 8011c74:	e7fd      	b.n	8011c72 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8011c76:	f002 fe17 	bl	80148a8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8011c7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c7c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011c7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011c82:	429a      	cmp	r2, r3
 8011c84:	d302      	bcc.n	8011c8c <xQueueGenericSend+0xdc>
 8011c86:	683b      	ldr	r3, [r7, #0]
 8011c88:	2b02      	cmp	r3, #2
 8011c8a:	d129      	bne.n	8011ce0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8011c8c:	683a      	ldr	r2, [r7, #0]
 8011c8e:	68b9      	ldr	r1, [r7, #8]
 8011c90:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011c92:	f000 fc6d 	bl	8012570 <prvCopyDataToQueue>
 8011c96:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011c98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011c9c:	2b00      	cmp	r3, #0
 8011c9e:	d010      	beq.n	8011cc2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011ca0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011ca2:	3324      	adds	r3, #36	@ 0x24
 8011ca4:	4618      	mov	r0, r3
 8011ca6:	f001 fb01 	bl	80132ac <xTaskRemoveFromEventList>
 8011caa:	4603      	mov	r3, r0
 8011cac:	2b00      	cmp	r3, #0
 8011cae:	d013      	beq.n	8011cd8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8011cb0:	4b3f      	ldr	r3, [pc, #252]	@ (8011db0 <xQueueGenericSend+0x200>)
 8011cb2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011cb6:	601a      	str	r2, [r3, #0]
 8011cb8:	f3bf 8f4f 	dsb	sy
 8011cbc:	f3bf 8f6f 	isb	sy
 8011cc0:	e00a      	b.n	8011cd8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8011cc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011cc4:	2b00      	cmp	r3, #0
 8011cc6:	d007      	beq.n	8011cd8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8011cc8:	4b39      	ldr	r3, [pc, #228]	@ (8011db0 <xQueueGenericSend+0x200>)
 8011cca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011cce:	601a      	str	r2, [r3, #0]
 8011cd0:	f3bf 8f4f 	dsb	sy
 8011cd4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8011cd8:	f002 fe18 	bl	801490c <vPortExitCritical>
				return pdPASS;
 8011cdc:	2301      	movs	r3, #1
 8011cde:	e063      	b.n	8011da8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8011ce0:	687b      	ldr	r3, [r7, #4]
 8011ce2:	2b00      	cmp	r3, #0
 8011ce4:	d103      	bne.n	8011cee <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8011ce6:	f002 fe11 	bl	801490c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8011cea:	2300      	movs	r3, #0
 8011cec:	e05c      	b.n	8011da8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8011cee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011cf0:	2b00      	cmp	r3, #0
 8011cf2:	d106      	bne.n	8011d02 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8011cf4:	f107 0314 	add.w	r3, r7, #20
 8011cf8:	4618      	mov	r0, r3
 8011cfa:	f001 fb3b 	bl	8013374 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8011cfe:	2301      	movs	r3, #1
 8011d00:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8011d02:	f002 fe03 	bl	801490c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8011d06:	f001 f8a3 	bl	8012e50 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8011d0a:	f002 fdcd 	bl	80148a8 <vPortEnterCritical>
 8011d0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011d10:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011d14:	b25b      	sxtb	r3, r3
 8011d16:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8011d1a:	d103      	bne.n	8011d24 <xQueueGenericSend+0x174>
 8011d1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011d1e:	2200      	movs	r2, #0
 8011d20:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011d24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011d26:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011d2a:	b25b      	sxtb	r3, r3
 8011d2c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8011d30:	d103      	bne.n	8011d3a <xQueueGenericSend+0x18a>
 8011d32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011d34:	2200      	movs	r2, #0
 8011d36:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011d3a:	f002 fde7 	bl	801490c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011d3e:	1d3a      	adds	r2, r7, #4
 8011d40:	f107 0314 	add.w	r3, r7, #20
 8011d44:	4611      	mov	r1, r2
 8011d46:	4618      	mov	r0, r3
 8011d48:	f001 fb2a 	bl	80133a0 <xTaskCheckForTimeOut>
 8011d4c:	4603      	mov	r3, r0
 8011d4e:	2b00      	cmp	r3, #0
 8011d50:	d124      	bne.n	8011d9c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8011d52:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011d54:	f000 fd04 	bl	8012760 <prvIsQueueFull>
 8011d58:	4603      	mov	r3, r0
 8011d5a:	2b00      	cmp	r3, #0
 8011d5c:	d018      	beq.n	8011d90 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8011d5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011d60:	3310      	adds	r3, #16
 8011d62:	687a      	ldr	r2, [r7, #4]
 8011d64:	4611      	mov	r1, r2
 8011d66:	4618      	mov	r0, r3
 8011d68:	f001 fa4e 	bl	8013208 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8011d6c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011d6e:	f000 fc8f 	bl	8012690 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8011d72:	f001 f87b 	bl	8012e6c <xTaskResumeAll>
 8011d76:	4603      	mov	r3, r0
 8011d78:	2b00      	cmp	r3, #0
 8011d7a:	f47f af7c 	bne.w	8011c76 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8011d7e:	4b0c      	ldr	r3, [pc, #48]	@ (8011db0 <xQueueGenericSend+0x200>)
 8011d80:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011d84:	601a      	str	r2, [r3, #0]
 8011d86:	f3bf 8f4f 	dsb	sy
 8011d8a:	f3bf 8f6f 	isb	sy
 8011d8e:	e772      	b.n	8011c76 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8011d90:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011d92:	f000 fc7d 	bl	8012690 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8011d96:	f001 f869 	bl	8012e6c <xTaskResumeAll>
 8011d9a:	e76c      	b.n	8011c76 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8011d9c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011d9e:	f000 fc77 	bl	8012690 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8011da2:	f001 f863 	bl	8012e6c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8011da6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8011da8:	4618      	mov	r0, r3
 8011daa:	3738      	adds	r7, #56	@ 0x38
 8011dac:	46bd      	mov	sp, r7
 8011dae:	bd80      	pop	{r7, pc}
 8011db0:	e000ed04 	.word	0xe000ed04

08011db4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8011db4:	b580      	push	{r7, lr}
 8011db6:	b090      	sub	sp, #64	@ 0x40
 8011db8:	af00      	add	r7, sp, #0
 8011dba:	60f8      	str	r0, [r7, #12]
 8011dbc:	60b9      	str	r1, [r7, #8]
 8011dbe:	607a      	str	r2, [r7, #4]
 8011dc0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8011dc2:	68fb      	ldr	r3, [r7, #12]
 8011dc4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8011dc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011dc8:	2b00      	cmp	r3, #0
 8011dca:	d10b      	bne.n	8011de4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8011dcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011dd0:	f383 8811 	msr	BASEPRI, r3
 8011dd4:	f3bf 8f6f 	isb	sy
 8011dd8:	f3bf 8f4f 	dsb	sy
 8011ddc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8011dde:	bf00      	nop
 8011de0:	bf00      	nop
 8011de2:	e7fd      	b.n	8011de0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011de4:	68bb      	ldr	r3, [r7, #8]
 8011de6:	2b00      	cmp	r3, #0
 8011de8:	d103      	bne.n	8011df2 <xQueueGenericSendFromISR+0x3e>
 8011dea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011dee:	2b00      	cmp	r3, #0
 8011df0:	d101      	bne.n	8011df6 <xQueueGenericSendFromISR+0x42>
 8011df2:	2301      	movs	r3, #1
 8011df4:	e000      	b.n	8011df8 <xQueueGenericSendFromISR+0x44>
 8011df6:	2300      	movs	r3, #0
 8011df8:	2b00      	cmp	r3, #0
 8011dfa:	d10b      	bne.n	8011e14 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8011dfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e00:	f383 8811 	msr	BASEPRI, r3
 8011e04:	f3bf 8f6f 	isb	sy
 8011e08:	f3bf 8f4f 	dsb	sy
 8011e0c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8011e0e:	bf00      	nop
 8011e10:	bf00      	nop
 8011e12:	e7fd      	b.n	8011e10 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8011e14:	683b      	ldr	r3, [r7, #0]
 8011e16:	2b02      	cmp	r3, #2
 8011e18:	d103      	bne.n	8011e22 <xQueueGenericSendFromISR+0x6e>
 8011e1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011e1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011e1e:	2b01      	cmp	r3, #1
 8011e20:	d101      	bne.n	8011e26 <xQueueGenericSendFromISR+0x72>
 8011e22:	2301      	movs	r3, #1
 8011e24:	e000      	b.n	8011e28 <xQueueGenericSendFromISR+0x74>
 8011e26:	2300      	movs	r3, #0
 8011e28:	2b00      	cmp	r3, #0
 8011e2a:	d10b      	bne.n	8011e44 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8011e2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e30:	f383 8811 	msr	BASEPRI, r3
 8011e34:	f3bf 8f6f 	isb	sy
 8011e38:	f3bf 8f4f 	dsb	sy
 8011e3c:	623b      	str	r3, [r7, #32]
}
 8011e3e:	bf00      	nop
 8011e40:	bf00      	nop
 8011e42:	e7fd      	b.n	8011e40 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011e44:	f002 fe10 	bl	8014a68 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8011e48:	f3ef 8211 	mrs	r2, BASEPRI
 8011e4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e50:	f383 8811 	msr	BASEPRI, r3
 8011e54:	f3bf 8f6f 	isb	sy
 8011e58:	f3bf 8f4f 	dsb	sy
 8011e5c:	61fa      	str	r2, [r7, #28]
 8011e5e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8011e60:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8011e62:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8011e64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011e66:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011e68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011e6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011e6c:	429a      	cmp	r2, r3
 8011e6e:	d302      	bcc.n	8011e76 <xQueueGenericSendFromISR+0xc2>
 8011e70:	683b      	ldr	r3, [r7, #0]
 8011e72:	2b02      	cmp	r3, #2
 8011e74:	d12f      	bne.n	8011ed6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8011e76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011e78:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011e7c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011e80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011e82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011e84:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8011e86:	683a      	ldr	r2, [r7, #0]
 8011e88:	68b9      	ldr	r1, [r7, #8]
 8011e8a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8011e8c:	f000 fb70 	bl	8012570 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8011e90:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8011e94:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8011e98:	d112      	bne.n	8011ec0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011e9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011e9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011e9e:	2b00      	cmp	r3, #0
 8011ea0:	d016      	beq.n	8011ed0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011ea2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011ea4:	3324      	adds	r3, #36	@ 0x24
 8011ea6:	4618      	mov	r0, r3
 8011ea8:	f001 fa00 	bl	80132ac <xTaskRemoveFromEventList>
 8011eac:	4603      	mov	r3, r0
 8011eae:	2b00      	cmp	r3, #0
 8011eb0:	d00e      	beq.n	8011ed0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8011eb2:	687b      	ldr	r3, [r7, #4]
 8011eb4:	2b00      	cmp	r3, #0
 8011eb6:	d00b      	beq.n	8011ed0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8011eb8:	687b      	ldr	r3, [r7, #4]
 8011eba:	2201      	movs	r2, #1
 8011ebc:	601a      	str	r2, [r3, #0]
 8011ebe:	e007      	b.n	8011ed0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8011ec0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8011ec4:	3301      	adds	r3, #1
 8011ec6:	b2db      	uxtb	r3, r3
 8011ec8:	b25a      	sxtb	r2, r3
 8011eca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011ecc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8011ed0:	2301      	movs	r3, #1
 8011ed2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8011ed4:	e001      	b.n	8011eda <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8011ed6:	2300      	movs	r3, #0
 8011ed8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011eda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011edc:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8011ede:	697b      	ldr	r3, [r7, #20]
 8011ee0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8011ee4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8011ee6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8011ee8:	4618      	mov	r0, r3
 8011eea:	3740      	adds	r7, #64	@ 0x40
 8011eec:	46bd      	mov	sp, r7
 8011eee:	bd80      	pop	{r7, pc}

08011ef0 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8011ef0:	b580      	push	{r7, lr}
 8011ef2:	b08e      	sub	sp, #56	@ 0x38
 8011ef4:	af00      	add	r7, sp, #0
 8011ef6:	6078      	str	r0, [r7, #4]
 8011ef8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8011efa:	687b      	ldr	r3, [r7, #4]
 8011efc:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8011efe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f00:	2b00      	cmp	r3, #0
 8011f02:	d10b      	bne.n	8011f1c <xQueueGiveFromISR+0x2c>
	__asm volatile
 8011f04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f08:	f383 8811 	msr	BASEPRI, r3
 8011f0c:	f3bf 8f6f 	isb	sy
 8011f10:	f3bf 8f4f 	dsb	sy
 8011f14:	623b      	str	r3, [r7, #32]
}
 8011f16:	bf00      	nop
 8011f18:	bf00      	nop
 8011f1a:	e7fd      	b.n	8011f18 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8011f1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011f20:	2b00      	cmp	r3, #0
 8011f22:	d00b      	beq.n	8011f3c <xQueueGiveFromISR+0x4c>
	__asm volatile
 8011f24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f28:	f383 8811 	msr	BASEPRI, r3
 8011f2c:	f3bf 8f6f 	isb	sy
 8011f30:	f3bf 8f4f 	dsb	sy
 8011f34:	61fb      	str	r3, [r7, #28]
}
 8011f36:	bf00      	nop
 8011f38:	bf00      	nop
 8011f3a:	e7fd      	b.n	8011f38 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8011f3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f3e:	681b      	ldr	r3, [r3, #0]
 8011f40:	2b00      	cmp	r3, #0
 8011f42:	d103      	bne.n	8011f4c <xQueueGiveFromISR+0x5c>
 8011f44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f46:	689b      	ldr	r3, [r3, #8]
 8011f48:	2b00      	cmp	r3, #0
 8011f4a:	d101      	bne.n	8011f50 <xQueueGiveFromISR+0x60>
 8011f4c:	2301      	movs	r3, #1
 8011f4e:	e000      	b.n	8011f52 <xQueueGiveFromISR+0x62>
 8011f50:	2300      	movs	r3, #0
 8011f52:	2b00      	cmp	r3, #0
 8011f54:	d10b      	bne.n	8011f6e <xQueueGiveFromISR+0x7e>
	__asm volatile
 8011f56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f5a:	f383 8811 	msr	BASEPRI, r3
 8011f5e:	f3bf 8f6f 	isb	sy
 8011f62:	f3bf 8f4f 	dsb	sy
 8011f66:	61bb      	str	r3, [r7, #24]
}
 8011f68:	bf00      	nop
 8011f6a:	bf00      	nop
 8011f6c:	e7fd      	b.n	8011f6a <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011f6e:	f002 fd7b 	bl	8014a68 <vPortValidateInterruptPriority>
	__asm volatile
 8011f72:	f3ef 8211 	mrs	r2, BASEPRI
 8011f76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f7a:	f383 8811 	msr	BASEPRI, r3
 8011f7e:	f3bf 8f6f 	isb	sy
 8011f82:	f3bf 8f4f 	dsb	sy
 8011f86:	617a      	str	r2, [r7, #20]
 8011f88:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8011f8a:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8011f8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011f8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011f92:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8011f94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011f98:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011f9a:	429a      	cmp	r2, r3
 8011f9c:	d22b      	bcs.n	8011ff6 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8011f9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011fa0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011fa4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8011fa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011faa:	1c5a      	adds	r2, r3, #1
 8011fac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011fae:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8011fb0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8011fb4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8011fb8:	d112      	bne.n	8011fe0 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011fba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011fbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011fbe:	2b00      	cmp	r3, #0
 8011fc0:	d016      	beq.n	8011ff0 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011fc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011fc4:	3324      	adds	r3, #36	@ 0x24
 8011fc6:	4618      	mov	r0, r3
 8011fc8:	f001 f970 	bl	80132ac <xTaskRemoveFromEventList>
 8011fcc:	4603      	mov	r3, r0
 8011fce:	2b00      	cmp	r3, #0
 8011fd0:	d00e      	beq.n	8011ff0 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8011fd2:	683b      	ldr	r3, [r7, #0]
 8011fd4:	2b00      	cmp	r3, #0
 8011fd6:	d00b      	beq.n	8011ff0 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8011fd8:	683b      	ldr	r3, [r7, #0]
 8011fda:	2201      	movs	r2, #1
 8011fdc:	601a      	str	r2, [r3, #0]
 8011fde:	e007      	b.n	8011ff0 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8011fe0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011fe4:	3301      	adds	r3, #1
 8011fe6:	b2db      	uxtb	r3, r3
 8011fe8:	b25a      	sxtb	r2, r3
 8011fea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011fec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8011ff0:	2301      	movs	r3, #1
 8011ff2:	637b      	str	r3, [r7, #52]	@ 0x34
 8011ff4:	e001      	b.n	8011ffa <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8011ff6:	2300      	movs	r3, #0
 8011ff8:	637b      	str	r3, [r7, #52]	@ 0x34
 8011ffa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011ffc:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8011ffe:	68fb      	ldr	r3, [r7, #12]
 8012000:	f383 8811 	msr	BASEPRI, r3
}
 8012004:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8012006:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8012008:	4618      	mov	r0, r3
 801200a:	3738      	adds	r7, #56	@ 0x38
 801200c:	46bd      	mov	sp, r7
 801200e:	bd80      	pop	{r7, pc}

08012010 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8012010:	b580      	push	{r7, lr}
 8012012:	b08c      	sub	sp, #48	@ 0x30
 8012014:	af00      	add	r7, sp, #0
 8012016:	60f8      	str	r0, [r7, #12]
 8012018:	60b9      	str	r1, [r7, #8]
 801201a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 801201c:	2300      	movs	r3, #0
 801201e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8012020:	68fb      	ldr	r3, [r7, #12]
 8012022:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8012024:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012026:	2b00      	cmp	r3, #0
 8012028:	d10b      	bne.n	8012042 <xQueueReceive+0x32>
	__asm volatile
 801202a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801202e:	f383 8811 	msr	BASEPRI, r3
 8012032:	f3bf 8f6f 	isb	sy
 8012036:	f3bf 8f4f 	dsb	sy
 801203a:	623b      	str	r3, [r7, #32]
}
 801203c:	bf00      	nop
 801203e:	bf00      	nop
 8012040:	e7fd      	b.n	801203e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8012042:	68bb      	ldr	r3, [r7, #8]
 8012044:	2b00      	cmp	r3, #0
 8012046:	d103      	bne.n	8012050 <xQueueReceive+0x40>
 8012048:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801204a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801204c:	2b00      	cmp	r3, #0
 801204e:	d101      	bne.n	8012054 <xQueueReceive+0x44>
 8012050:	2301      	movs	r3, #1
 8012052:	e000      	b.n	8012056 <xQueueReceive+0x46>
 8012054:	2300      	movs	r3, #0
 8012056:	2b00      	cmp	r3, #0
 8012058:	d10b      	bne.n	8012072 <xQueueReceive+0x62>
	__asm volatile
 801205a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801205e:	f383 8811 	msr	BASEPRI, r3
 8012062:	f3bf 8f6f 	isb	sy
 8012066:	f3bf 8f4f 	dsb	sy
 801206a:	61fb      	str	r3, [r7, #28]
}
 801206c:	bf00      	nop
 801206e:	bf00      	nop
 8012070:	e7fd      	b.n	801206e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8012072:	f001 fae1 	bl	8013638 <xTaskGetSchedulerState>
 8012076:	4603      	mov	r3, r0
 8012078:	2b00      	cmp	r3, #0
 801207a:	d102      	bne.n	8012082 <xQueueReceive+0x72>
 801207c:	687b      	ldr	r3, [r7, #4]
 801207e:	2b00      	cmp	r3, #0
 8012080:	d101      	bne.n	8012086 <xQueueReceive+0x76>
 8012082:	2301      	movs	r3, #1
 8012084:	e000      	b.n	8012088 <xQueueReceive+0x78>
 8012086:	2300      	movs	r3, #0
 8012088:	2b00      	cmp	r3, #0
 801208a:	d10b      	bne.n	80120a4 <xQueueReceive+0x94>
	__asm volatile
 801208c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012090:	f383 8811 	msr	BASEPRI, r3
 8012094:	f3bf 8f6f 	isb	sy
 8012098:	f3bf 8f4f 	dsb	sy
 801209c:	61bb      	str	r3, [r7, #24]
}
 801209e:	bf00      	nop
 80120a0:	bf00      	nop
 80120a2:	e7fd      	b.n	80120a0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80120a4:	f002 fc00 	bl	80148a8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80120a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80120aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80120ac:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80120ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80120b0:	2b00      	cmp	r3, #0
 80120b2:	d01f      	beq.n	80120f4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80120b4:	68b9      	ldr	r1, [r7, #8]
 80120b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80120b8:	f000 fac4 	bl	8012644 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80120bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80120be:	1e5a      	subs	r2, r3, #1
 80120c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80120c2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80120c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80120c6:	691b      	ldr	r3, [r3, #16]
 80120c8:	2b00      	cmp	r3, #0
 80120ca:	d00f      	beq.n	80120ec <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80120cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80120ce:	3310      	adds	r3, #16
 80120d0:	4618      	mov	r0, r3
 80120d2:	f001 f8eb 	bl	80132ac <xTaskRemoveFromEventList>
 80120d6:	4603      	mov	r3, r0
 80120d8:	2b00      	cmp	r3, #0
 80120da:	d007      	beq.n	80120ec <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80120dc:	4b3c      	ldr	r3, [pc, #240]	@ (80121d0 <xQueueReceive+0x1c0>)
 80120de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80120e2:	601a      	str	r2, [r3, #0]
 80120e4:	f3bf 8f4f 	dsb	sy
 80120e8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80120ec:	f002 fc0e 	bl	801490c <vPortExitCritical>
				return pdPASS;
 80120f0:	2301      	movs	r3, #1
 80120f2:	e069      	b.n	80121c8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80120f4:	687b      	ldr	r3, [r7, #4]
 80120f6:	2b00      	cmp	r3, #0
 80120f8:	d103      	bne.n	8012102 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80120fa:	f002 fc07 	bl	801490c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80120fe:	2300      	movs	r3, #0
 8012100:	e062      	b.n	80121c8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8012102:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012104:	2b00      	cmp	r3, #0
 8012106:	d106      	bne.n	8012116 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8012108:	f107 0310 	add.w	r3, r7, #16
 801210c:	4618      	mov	r0, r3
 801210e:	f001 f931 	bl	8013374 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8012112:	2301      	movs	r3, #1
 8012114:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8012116:	f002 fbf9 	bl	801490c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801211a:	f000 fe99 	bl	8012e50 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801211e:	f002 fbc3 	bl	80148a8 <vPortEnterCritical>
 8012122:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012124:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8012128:	b25b      	sxtb	r3, r3
 801212a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801212e:	d103      	bne.n	8012138 <xQueueReceive+0x128>
 8012130:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012132:	2200      	movs	r2, #0
 8012134:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8012138:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801213a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801213e:	b25b      	sxtb	r3, r3
 8012140:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8012144:	d103      	bne.n	801214e <xQueueReceive+0x13e>
 8012146:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012148:	2200      	movs	r2, #0
 801214a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801214e:	f002 fbdd 	bl	801490c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8012152:	1d3a      	adds	r2, r7, #4
 8012154:	f107 0310 	add.w	r3, r7, #16
 8012158:	4611      	mov	r1, r2
 801215a:	4618      	mov	r0, r3
 801215c:	f001 f920 	bl	80133a0 <xTaskCheckForTimeOut>
 8012160:	4603      	mov	r3, r0
 8012162:	2b00      	cmp	r3, #0
 8012164:	d123      	bne.n	80121ae <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8012166:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012168:	f000 fae4 	bl	8012734 <prvIsQueueEmpty>
 801216c:	4603      	mov	r3, r0
 801216e:	2b00      	cmp	r3, #0
 8012170:	d017      	beq.n	80121a2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8012172:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012174:	3324      	adds	r3, #36	@ 0x24
 8012176:	687a      	ldr	r2, [r7, #4]
 8012178:	4611      	mov	r1, r2
 801217a:	4618      	mov	r0, r3
 801217c:	f001 f844 	bl	8013208 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8012180:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012182:	f000 fa85 	bl	8012690 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8012186:	f000 fe71 	bl	8012e6c <xTaskResumeAll>
 801218a:	4603      	mov	r3, r0
 801218c:	2b00      	cmp	r3, #0
 801218e:	d189      	bne.n	80120a4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8012190:	4b0f      	ldr	r3, [pc, #60]	@ (80121d0 <xQueueReceive+0x1c0>)
 8012192:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012196:	601a      	str	r2, [r3, #0]
 8012198:	f3bf 8f4f 	dsb	sy
 801219c:	f3bf 8f6f 	isb	sy
 80121a0:	e780      	b.n	80120a4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80121a2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80121a4:	f000 fa74 	bl	8012690 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80121a8:	f000 fe60 	bl	8012e6c <xTaskResumeAll>
 80121ac:	e77a      	b.n	80120a4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80121ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80121b0:	f000 fa6e 	bl	8012690 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80121b4:	f000 fe5a 	bl	8012e6c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80121b8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80121ba:	f000 fabb 	bl	8012734 <prvIsQueueEmpty>
 80121be:	4603      	mov	r3, r0
 80121c0:	2b00      	cmp	r3, #0
 80121c2:	f43f af6f 	beq.w	80120a4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80121c6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80121c8:	4618      	mov	r0, r3
 80121ca:	3730      	adds	r7, #48	@ 0x30
 80121cc:	46bd      	mov	sp, r7
 80121ce:	bd80      	pop	{r7, pc}
 80121d0:	e000ed04 	.word	0xe000ed04

080121d4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80121d4:	b580      	push	{r7, lr}
 80121d6:	b08e      	sub	sp, #56	@ 0x38
 80121d8:	af00      	add	r7, sp, #0
 80121da:	6078      	str	r0, [r7, #4]
 80121dc:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80121de:	2300      	movs	r3, #0
 80121e0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80121e2:	687b      	ldr	r3, [r7, #4]
 80121e4:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80121e6:	2300      	movs	r3, #0
 80121e8:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80121ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80121ec:	2b00      	cmp	r3, #0
 80121ee:	d10b      	bne.n	8012208 <xQueueSemaphoreTake+0x34>
	__asm volatile
 80121f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80121f4:	f383 8811 	msr	BASEPRI, r3
 80121f8:	f3bf 8f6f 	isb	sy
 80121fc:	f3bf 8f4f 	dsb	sy
 8012200:	623b      	str	r3, [r7, #32]
}
 8012202:	bf00      	nop
 8012204:	bf00      	nop
 8012206:	e7fd      	b.n	8012204 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8012208:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801220a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801220c:	2b00      	cmp	r3, #0
 801220e:	d00b      	beq.n	8012228 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8012210:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012214:	f383 8811 	msr	BASEPRI, r3
 8012218:	f3bf 8f6f 	isb	sy
 801221c:	f3bf 8f4f 	dsb	sy
 8012220:	61fb      	str	r3, [r7, #28]
}
 8012222:	bf00      	nop
 8012224:	bf00      	nop
 8012226:	e7fd      	b.n	8012224 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8012228:	f001 fa06 	bl	8013638 <xTaskGetSchedulerState>
 801222c:	4603      	mov	r3, r0
 801222e:	2b00      	cmp	r3, #0
 8012230:	d102      	bne.n	8012238 <xQueueSemaphoreTake+0x64>
 8012232:	683b      	ldr	r3, [r7, #0]
 8012234:	2b00      	cmp	r3, #0
 8012236:	d101      	bne.n	801223c <xQueueSemaphoreTake+0x68>
 8012238:	2301      	movs	r3, #1
 801223a:	e000      	b.n	801223e <xQueueSemaphoreTake+0x6a>
 801223c:	2300      	movs	r3, #0
 801223e:	2b00      	cmp	r3, #0
 8012240:	d10b      	bne.n	801225a <xQueueSemaphoreTake+0x86>
	__asm volatile
 8012242:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012246:	f383 8811 	msr	BASEPRI, r3
 801224a:	f3bf 8f6f 	isb	sy
 801224e:	f3bf 8f4f 	dsb	sy
 8012252:	61bb      	str	r3, [r7, #24]
}
 8012254:	bf00      	nop
 8012256:	bf00      	nop
 8012258:	e7fd      	b.n	8012256 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801225a:	f002 fb25 	bl	80148a8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 801225e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012260:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012262:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8012264:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012266:	2b00      	cmp	r3, #0
 8012268:	d024      	beq.n	80122b4 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 801226a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801226c:	1e5a      	subs	r2, r3, #1
 801226e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012270:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8012272:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012274:	681b      	ldr	r3, [r3, #0]
 8012276:	2b00      	cmp	r3, #0
 8012278:	d104      	bne.n	8012284 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 801227a:	f001 fb57 	bl	801392c <pvTaskIncrementMutexHeldCount>
 801227e:	4602      	mov	r2, r0
 8012280:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012282:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012284:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012286:	691b      	ldr	r3, [r3, #16]
 8012288:	2b00      	cmp	r3, #0
 801228a:	d00f      	beq.n	80122ac <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801228c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801228e:	3310      	adds	r3, #16
 8012290:	4618      	mov	r0, r3
 8012292:	f001 f80b 	bl	80132ac <xTaskRemoveFromEventList>
 8012296:	4603      	mov	r3, r0
 8012298:	2b00      	cmp	r3, #0
 801229a:	d007      	beq.n	80122ac <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 801229c:	4b54      	ldr	r3, [pc, #336]	@ (80123f0 <xQueueSemaphoreTake+0x21c>)
 801229e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80122a2:	601a      	str	r2, [r3, #0]
 80122a4:	f3bf 8f4f 	dsb	sy
 80122a8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80122ac:	f002 fb2e 	bl	801490c <vPortExitCritical>
				return pdPASS;
 80122b0:	2301      	movs	r3, #1
 80122b2:	e098      	b.n	80123e6 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80122b4:	683b      	ldr	r3, [r7, #0]
 80122b6:	2b00      	cmp	r3, #0
 80122b8:	d112      	bne.n	80122e0 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80122ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80122bc:	2b00      	cmp	r3, #0
 80122be:	d00b      	beq.n	80122d8 <xQueueSemaphoreTake+0x104>
	__asm volatile
 80122c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80122c4:	f383 8811 	msr	BASEPRI, r3
 80122c8:	f3bf 8f6f 	isb	sy
 80122cc:	f3bf 8f4f 	dsb	sy
 80122d0:	617b      	str	r3, [r7, #20]
}
 80122d2:	bf00      	nop
 80122d4:	bf00      	nop
 80122d6:	e7fd      	b.n	80122d4 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80122d8:	f002 fb18 	bl	801490c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80122dc:	2300      	movs	r3, #0
 80122de:	e082      	b.n	80123e6 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80122e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80122e2:	2b00      	cmp	r3, #0
 80122e4:	d106      	bne.n	80122f4 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80122e6:	f107 030c 	add.w	r3, r7, #12
 80122ea:	4618      	mov	r0, r3
 80122ec:	f001 f842 	bl	8013374 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80122f0:	2301      	movs	r3, #1
 80122f2:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80122f4:	f002 fb0a 	bl	801490c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80122f8:	f000 fdaa 	bl	8012e50 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80122fc:	f002 fad4 	bl	80148a8 <vPortEnterCritical>
 8012300:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012302:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8012306:	b25b      	sxtb	r3, r3
 8012308:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801230c:	d103      	bne.n	8012316 <xQueueSemaphoreTake+0x142>
 801230e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012310:	2200      	movs	r2, #0
 8012312:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8012316:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012318:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801231c:	b25b      	sxtb	r3, r3
 801231e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8012322:	d103      	bne.n	801232c <xQueueSemaphoreTake+0x158>
 8012324:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012326:	2200      	movs	r2, #0
 8012328:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801232c:	f002 faee 	bl	801490c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8012330:	463a      	mov	r2, r7
 8012332:	f107 030c 	add.w	r3, r7, #12
 8012336:	4611      	mov	r1, r2
 8012338:	4618      	mov	r0, r3
 801233a:	f001 f831 	bl	80133a0 <xTaskCheckForTimeOut>
 801233e:	4603      	mov	r3, r0
 8012340:	2b00      	cmp	r3, #0
 8012342:	d132      	bne.n	80123aa <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8012344:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012346:	f000 f9f5 	bl	8012734 <prvIsQueueEmpty>
 801234a:	4603      	mov	r3, r0
 801234c:	2b00      	cmp	r3, #0
 801234e:	d026      	beq.n	801239e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8012350:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012352:	681b      	ldr	r3, [r3, #0]
 8012354:	2b00      	cmp	r3, #0
 8012356:	d109      	bne.n	801236c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8012358:	f002 faa6 	bl	80148a8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 801235c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801235e:	689b      	ldr	r3, [r3, #8]
 8012360:	4618      	mov	r0, r3
 8012362:	f001 f987 	bl	8013674 <xTaskPriorityInherit>
 8012366:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8012368:	f002 fad0 	bl	801490c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 801236c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801236e:	3324      	adds	r3, #36	@ 0x24
 8012370:	683a      	ldr	r2, [r7, #0]
 8012372:	4611      	mov	r1, r2
 8012374:	4618      	mov	r0, r3
 8012376:	f000 ff47 	bl	8013208 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 801237a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801237c:	f000 f988 	bl	8012690 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8012380:	f000 fd74 	bl	8012e6c <xTaskResumeAll>
 8012384:	4603      	mov	r3, r0
 8012386:	2b00      	cmp	r3, #0
 8012388:	f47f af67 	bne.w	801225a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 801238c:	4b18      	ldr	r3, [pc, #96]	@ (80123f0 <xQueueSemaphoreTake+0x21c>)
 801238e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012392:	601a      	str	r2, [r3, #0]
 8012394:	f3bf 8f4f 	dsb	sy
 8012398:	f3bf 8f6f 	isb	sy
 801239c:	e75d      	b.n	801225a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 801239e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80123a0:	f000 f976 	bl	8012690 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80123a4:	f000 fd62 	bl	8012e6c <xTaskResumeAll>
 80123a8:	e757      	b.n	801225a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80123aa:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80123ac:	f000 f970 	bl	8012690 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80123b0:	f000 fd5c 	bl	8012e6c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80123b4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80123b6:	f000 f9bd 	bl	8012734 <prvIsQueueEmpty>
 80123ba:	4603      	mov	r3, r0
 80123bc:	2b00      	cmp	r3, #0
 80123be:	f43f af4c 	beq.w	801225a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80123c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80123c4:	2b00      	cmp	r3, #0
 80123c6:	d00d      	beq.n	80123e4 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80123c8:	f002 fa6e 	bl	80148a8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80123cc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80123ce:	f000 f8b7 	bl	8012540 <prvGetDisinheritPriorityAfterTimeout>
 80123d2:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80123d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80123d6:	689b      	ldr	r3, [r3, #8]
 80123d8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80123da:	4618      	mov	r0, r3
 80123dc:	f001 fa22 	bl	8013824 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80123e0:	f002 fa94 	bl	801490c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80123e4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80123e6:	4618      	mov	r0, r3
 80123e8:	3738      	adds	r7, #56	@ 0x38
 80123ea:	46bd      	mov	sp, r7
 80123ec:	bd80      	pop	{r7, pc}
 80123ee:	bf00      	nop
 80123f0:	e000ed04 	.word	0xe000ed04

080123f4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80123f4:	b580      	push	{r7, lr}
 80123f6:	b08e      	sub	sp, #56	@ 0x38
 80123f8:	af00      	add	r7, sp, #0
 80123fa:	60f8      	str	r0, [r7, #12]
 80123fc:	60b9      	str	r1, [r7, #8]
 80123fe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8012400:	68fb      	ldr	r3, [r7, #12]
 8012402:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8012404:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012406:	2b00      	cmp	r3, #0
 8012408:	d10b      	bne.n	8012422 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 801240a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801240e:	f383 8811 	msr	BASEPRI, r3
 8012412:	f3bf 8f6f 	isb	sy
 8012416:	f3bf 8f4f 	dsb	sy
 801241a:	623b      	str	r3, [r7, #32]
}
 801241c:	bf00      	nop
 801241e:	bf00      	nop
 8012420:	e7fd      	b.n	801241e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8012422:	68bb      	ldr	r3, [r7, #8]
 8012424:	2b00      	cmp	r3, #0
 8012426:	d103      	bne.n	8012430 <xQueueReceiveFromISR+0x3c>
 8012428:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801242a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801242c:	2b00      	cmp	r3, #0
 801242e:	d101      	bne.n	8012434 <xQueueReceiveFromISR+0x40>
 8012430:	2301      	movs	r3, #1
 8012432:	e000      	b.n	8012436 <xQueueReceiveFromISR+0x42>
 8012434:	2300      	movs	r3, #0
 8012436:	2b00      	cmp	r3, #0
 8012438:	d10b      	bne.n	8012452 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 801243a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801243e:	f383 8811 	msr	BASEPRI, r3
 8012442:	f3bf 8f6f 	isb	sy
 8012446:	f3bf 8f4f 	dsb	sy
 801244a:	61fb      	str	r3, [r7, #28]
}
 801244c:	bf00      	nop
 801244e:	bf00      	nop
 8012450:	e7fd      	b.n	801244e <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8012452:	f002 fb09 	bl	8014a68 <vPortValidateInterruptPriority>
	__asm volatile
 8012456:	f3ef 8211 	mrs	r2, BASEPRI
 801245a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801245e:	f383 8811 	msr	BASEPRI, r3
 8012462:	f3bf 8f6f 	isb	sy
 8012466:	f3bf 8f4f 	dsb	sy
 801246a:	61ba      	str	r2, [r7, #24]
 801246c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 801246e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8012470:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8012472:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012474:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012476:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8012478:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801247a:	2b00      	cmp	r3, #0
 801247c:	d02f      	beq.n	80124de <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 801247e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012480:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8012484:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8012488:	68b9      	ldr	r1, [r7, #8]
 801248a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801248c:	f000 f8da 	bl	8012644 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8012490:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012492:	1e5a      	subs	r2, r3, #1
 8012494:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012496:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8012498:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801249c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80124a0:	d112      	bne.n	80124c8 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80124a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80124a4:	691b      	ldr	r3, [r3, #16]
 80124a6:	2b00      	cmp	r3, #0
 80124a8:	d016      	beq.n	80124d8 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80124aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80124ac:	3310      	adds	r3, #16
 80124ae:	4618      	mov	r0, r3
 80124b0:	f000 fefc 	bl	80132ac <xTaskRemoveFromEventList>
 80124b4:	4603      	mov	r3, r0
 80124b6:	2b00      	cmp	r3, #0
 80124b8:	d00e      	beq.n	80124d8 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80124ba:	687b      	ldr	r3, [r7, #4]
 80124bc:	2b00      	cmp	r3, #0
 80124be:	d00b      	beq.n	80124d8 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80124c0:	687b      	ldr	r3, [r7, #4]
 80124c2:	2201      	movs	r2, #1
 80124c4:	601a      	str	r2, [r3, #0]
 80124c6:	e007      	b.n	80124d8 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80124c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80124cc:	3301      	adds	r3, #1
 80124ce:	b2db      	uxtb	r3, r3
 80124d0:	b25a      	sxtb	r2, r3
 80124d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80124d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80124d8:	2301      	movs	r3, #1
 80124da:	637b      	str	r3, [r7, #52]	@ 0x34
 80124dc:	e001      	b.n	80124e2 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80124de:	2300      	movs	r3, #0
 80124e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80124e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80124e4:	613b      	str	r3, [r7, #16]
	__asm volatile
 80124e6:	693b      	ldr	r3, [r7, #16]
 80124e8:	f383 8811 	msr	BASEPRI, r3
}
 80124ec:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80124ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80124f0:	4618      	mov	r0, r3
 80124f2:	3738      	adds	r7, #56	@ 0x38
 80124f4:	46bd      	mov	sp, r7
 80124f6:	bd80      	pop	{r7, pc}

080124f8 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80124f8:	b580      	push	{r7, lr}
 80124fa:	b084      	sub	sp, #16
 80124fc:	af00      	add	r7, sp, #0
 80124fe:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8012500:	687b      	ldr	r3, [r7, #4]
 8012502:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8012504:	68fb      	ldr	r3, [r7, #12]
 8012506:	2b00      	cmp	r3, #0
 8012508:	d10b      	bne.n	8012522 <vQueueDelete+0x2a>
	__asm volatile
 801250a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801250e:	f383 8811 	msr	BASEPRI, r3
 8012512:	f3bf 8f6f 	isb	sy
 8012516:	f3bf 8f4f 	dsb	sy
 801251a:	60bb      	str	r3, [r7, #8]
}
 801251c:	bf00      	nop
 801251e:	bf00      	nop
 8012520:	e7fd      	b.n	801251e <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8012522:	68f8      	ldr	r0, [r7, #12]
 8012524:	f000 f95e 	bl	80127e4 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8012528:	68fb      	ldr	r3, [r7, #12]
 801252a:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 801252e:	2b00      	cmp	r3, #0
 8012530:	d102      	bne.n	8012538 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8012532:	68f8      	ldr	r0, [r7, #12]
 8012534:	f002 fba8 	bl	8014c88 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8012538:	bf00      	nop
 801253a:	3710      	adds	r7, #16
 801253c:	46bd      	mov	sp, r7
 801253e:	bd80      	pop	{r7, pc}

08012540 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8012540:	b480      	push	{r7}
 8012542:	b085      	sub	sp, #20
 8012544:	af00      	add	r7, sp, #0
 8012546:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8012548:	687b      	ldr	r3, [r7, #4]
 801254a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801254c:	2b00      	cmp	r3, #0
 801254e:	d006      	beq.n	801255e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8012550:	687b      	ldr	r3, [r7, #4]
 8012552:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012554:	681b      	ldr	r3, [r3, #0]
 8012556:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 801255a:	60fb      	str	r3, [r7, #12]
 801255c:	e001      	b.n	8012562 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 801255e:	2300      	movs	r3, #0
 8012560:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8012562:	68fb      	ldr	r3, [r7, #12]
	}
 8012564:	4618      	mov	r0, r3
 8012566:	3714      	adds	r7, #20
 8012568:	46bd      	mov	sp, r7
 801256a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801256e:	4770      	bx	lr

08012570 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8012570:	b580      	push	{r7, lr}
 8012572:	b086      	sub	sp, #24
 8012574:	af00      	add	r7, sp, #0
 8012576:	60f8      	str	r0, [r7, #12]
 8012578:	60b9      	str	r1, [r7, #8]
 801257a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 801257c:	2300      	movs	r3, #0
 801257e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8012580:	68fb      	ldr	r3, [r7, #12]
 8012582:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012584:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8012586:	68fb      	ldr	r3, [r7, #12]
 8012588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801258a:	2b00      	cmp	r3, #0
 801258c:	d10d      	bne.n	80125aa <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801258e:	68fb      	ldr	r3, [r7, #12]
 8012590:	681b      	ldr	r3, [r3, #0]
 8012592:	2b00      	cmp	r3, #0
 8012594:	d14d      	bne.n	8012632 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8012596:	68fb      	ldr	r3, [r7, #12]
 8012598:	689b      	ldr	r3, [r3, #8]
 801259a:	4618      	mov	r0, r3
 801259c:	f001 f8d2 	bl	8013744 <xTaskPriorityDisinherit>
 80125a0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80125a2:	68fb      	ldr	r3, [r7, #12]
 80125a4:	2200      	movs	r2, #0
 80125a6:	609a      	str	r2, [r3, #8]
 80125a8:	e043      	b.n	8012632 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80125aa:	687b      	ldr	r3, [r7, #4]
 80125ac:	2b00      	cmp	r3, #0
 80125ae:	d119      	bne.n	80125e4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80125b0:	68fb      	ldr	r3, [r7, #12]
 80125b2:	6858      	ldr	r0, [r3, #4]
 80125b4:	68fb      	ldr	r3, [r7, #12]
 80125b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80125b8:	461a      	mov	r2, r3
 80125ba:	68b9      	ldr	r1, [r7, #8]
 80125bc:	f00a fc9c 	bl	801cef8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80125c0:	68fb      	ldr	r3, [r7, #12]
 80125c2:	685a      	ldr	r2, [r3, #4]
 80125c4:	68fb      	ldr	r3, [r7, #12]
 80125c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80125c8:	441a      	add	r2, r3
 80125ca:	68fb      	ldr	r3, [r7, #12]
 80125cc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80125ce:	68fb      	ldr	r3, [r7, #12]
 80125d0:	685a      	ldr	r2, [r3, #4]
 80125d2:	68fb      	ldr	r3, [r7, #12]
 80125d4:	689b      	ldr	r3, [r3, #8]
 80125d6:	429a      	cmp	r2, r3
 80125d8:	d32b      	bcc.n	8012632 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80125da:	68fb      	ldr	r3, [r7, #12]
 80125dc:	681a      	ldr	r2, [r3, #0]
 80125de:	68fb      	ldr	r3, [r7, #12]
 80125e0:	605a      	str	r2, [r3, #4]
 80125e2:	e026      	b.n	8012632 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80125e4:	68fb      	ldr	r3, [r7, #12]
 80125e6:	68d8      	ldr	r0, [r3, #12]
 80125e8:	68fb      	ldr	r3, [r7, #12]
 80125ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80125ec:	461a      	mov	r2, r3
 80125ee:	68b9      	ldr	r1, [r7, #8]
 80125f0:	f00a fc82 	bl	801cef8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80125f4:	68fb      	ldr	r3, [r7, #12]
 80125f6:	68da      	ldr	r2, [r3, #12]
 80125f8:	68fb      	ldr	r3, [r7, #12]
 80125fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80125fc:	425b      	negs	r3, r3
 80125fe:	441a      	add	r2, r3
 8012600:	68fb      	ldr	r3, [r7, #12]
 8012602:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8012604:	68fb      	ldr	r3, [r7, #12]
 8012606:	68da      	ldr	r2, [r3, #12]
 8012608:	68fb      	ldr	r3, [r7, #12]
 801260a:	681b      	ldr	r3, [r3, #0]
 801260c:	429a      	cmp	r2, r3
 801260e:	d207      	bcs.n	8012620 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8012610:	68fb      	ldr	r3, [r7, #12]
 8012612:	689a      	ldr	r2, [r3, #8]
 8012614:	68fb      	ldr	r3, [r7, #12]
 8012616:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012618:	425b      	negs	r3, r3
 801261a:	441a      	add	r2, r3
 801261c:	68fb      	ldr	r3, [r7, #12]
 801261e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8012620:	687b      	ldr	r3, [r7, #4]
 8012622:	2b02      	cmp	r3, #2
 8012624:	d105      	bne.n	8012632 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8012626:	693b      	ldr	r3, [r7, #16]
 8012628:	2b00      	cmp	r3, #0
 801262a:	d002      	beq.n	8012632 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 801262c:	693b      	ldr	r3, [r7, #16]
 801262e:	3b01      	subs	r3, #1
 8012630:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8012632:	693b      	ldr	r3, [r7, #16]
 8012634:	1c5a      	adds	r2, r3, #1
 8012636:	68fb      	ldr	r3, [r7, #12]
 8012638:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 801263a:	697b      	ldr	r3, [r7, #20]
}
 801263c:	4618      	mov	r0, r3
 801263e:	3718      	adds	r7, #24
 8012640:	46bd      	mov	sp, r7
 8012642:	bd80      	pop	{r7, pc}

08012644 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8012644:	b580      	push	{r7, lr}
 8012646:	b082      	sub	sp, #8
 8012648:	af00      	add	r7, sp, #0
 801264a:	6078      	str	r0, [r7, #4]
 801264c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 801264e:	687b      	ldr	r3, [r7, #4]
 8012650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012652:	2b00      	cmp	r3, #0
 8012654:	d018      	beq.n	8012688 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8012656:	687b      	ldr	r3, [r7, #4]
 8012658:	68da      	ldr	r2, [r3, #12]
 801265a:	687b      	ldr	r3, [r7, #4]
 801265c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801265e:	441a      	add	r2, r3
 8012660:	687b      	ldr	r3, [r7, #4]
 8012662:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8012664:	687b      	ldr	r3, [r7, #4]
 8012666:	68da      	ldr	r2, [r3, #12]
 8012668:	687b      	ldr	r3, [r7, #4]
 801266a:	689b      	ldr	r3, [r3, #8]
 801266c:	429a      	cmp	r2, r3
 801266e:	d303      	bcc.n	8012678 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8012670:	687b      	ldr	r3, [r7, #4]
 8012672:	681a      	ldr	r2, [r3, #0]
 8012674:	687b      	ldr	r3, [r7, #4]
 8012676:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8012678:	687b      	ldr	r3, [r7, #4]
 801267a:	68d9      	ldr	r1, [r3, #12]
 801267c:	687b      	ldr	r3, [r7, #4]
 801267e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012680:	461a      	mov	r2, r3
 8012682:	6838      	ldr	r0, [r7, #0]
 8012684:	f00a fc38 	bl	801cef8 <memcpy>
	}
}
 8012688:	bf00      	nop
 801268a:	3708      	adds	r7, #8
 801268c:	46bd      	mov	sp, r7
 801268e:	bd80      	pop	{r7, pc}

08012690 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8012690:	b580      	push	{r7, lr}
 8012692:	b084      	sub	sp, #16
 8012694:	af00      	add	r7, sp, #0
 8012696:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8012698:	f002 f906 	bl	80148a8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 801269c:	687b      	ldr	r3, [r7, #4]
 801269e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80126a2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80126a4:	e011      	b.n	80126ca <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80126a6:	687b      	ldr	r3, [r7, #4]
 80126a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80126aa:	2b00      	cmp	r3, #0
 80126ac:	d012      	beq.n	80126d4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80126ae:	687b      	ldr	r3, [r7, #4]
 80126b0:	3324      	adds	r3, #36	@ 0x24
 80126b2:	4618      	mov	r0, r3
 80126b4:	f000 fdfa 	bl	80132ac <xTaskRemoveFromEventList>
 80126b8:	4603      	mov	r3, r0
 80126ba:	2b00      	cmp	r3, #0
 80126bc:	d001      	beq.n	80126c2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80126be:	f000 fed3 	bl	8013468 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80126c2:	7bfb      	ldrb	r3, [r7, #15]
 80126c4:	3b01      	subs	r3, #1
 80126c6:	b2db      	uxtb	r3, r3
 80126c8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80126ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80126ce:	2b00      	cmp	r3, #0
 80126d0:	dce9      	bgt.n	80126a6 <prvUnlockQueue+0x16>
 80126d2:	e000      	b.n	80126d6 <prvUnlockQueue+0x46>
					break;
 80126d4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80126d6:	687b      	ldr	r3, [r7, #4]
 80126d8:	22ff      	movs	r2, #255	@ 0xff
 80126da:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80126de:	f002 f915 	bl	801490c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80126e2:	f002 f8e1 	bl	80148a8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80126e6:	687b      	ldr	r3, [r7, #4]
 80126e8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80126ec:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80126ee:	e011      	b.n	8012714 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80126f0:	687b      	ldr	r3, [r7, #4]
 80126f2:	691b      	ldr	r3, [r3, #16]
 80126f4:	2b00      	cmp	r3, #0
 80126f6:	d012      	beq.n	801271e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80126f8:	687b      	ldr	r3, [r7, #4]
 80126fa:	3310      	adds	r3, #16
 80126fc:	4618      	mov	r0, r3
 80126fe:	f000 fdd5 	bl	80132ac <xTaskRemoveFromEventList>
 8012702:	4603      	mov	r3, r0
 8012704:	2b00      	cmp	r3, #0
 8012706:	d001      	beq.n	801270c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8012708:	f000 feae 	bl	8013468 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 801270c:	7bbb      	ldrb	r3, [r7, #14]
 801270e:	3b01      	subs	r3, #1
 8012710:	b2db      	uxtb	r3, r3
 8012712:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8012714:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8012718:	2b00      	cmp	r3, #0
 801271a:	dce9      	bgt.n	80126f0 <prvUnlockQueue+0x60>
 801271c:	e000      	b.n	8012720 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 801271e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8012720:	687b      	ldr	r3, [r7, #4]
 8012722:	22ff      	movs	r2, #255	@ 0xff
 8012724:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8012728:	f002 f8f0 	bl	801490c <vPortExitCritical>
}
 801272c:	bf00      	nop
 801272e:	3710      	adds	r7, #16
 8012730:	46bd      	mov	sp, r7
 8012732:	bd80      	pop	{r7, pc}

08012734 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8012734:	b580      	push	{r7, lr}
 8012736:	b084      	sub	sp, #16
 8012738:	af00      	add	r7, sp, #0
 801273a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 801273c:	f002 f8b4 	bl	80148a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8012740:	687b      	ldr	r3, [r7, #4]
 8012742:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012744:	2b00      	cmp	r3, #0
 8012746:	d102      	bne.n	801274e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8012748:	2301      	movs	r3, #1
 801274a:	60fb      	str	r3, [r7, #12]
 801274c:	e001      	b.n	8012752 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 801274e:	2300      	movs	r3, #0
 8012750:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8012752:	f002 f8db 	bl	801490c <vPortExitCritical>

	return xReturn;
 8012756:	68fb      	ldr	r3, [r7, #12]
}
 8012758:	4618      	mov	r0, r3
 801275a:	3710      	adds	r7, #16
 801275c:	46bd      	mov	sp, r7
 801275e:	bd80      	pop	{r7, pc}

08012760 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8012760:	b580      	push	{r7, lr}
 8012762:	b084      	sub	sp, #16
 8012764:	af00      	add	r7, sp, #0
 8012766:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8012768:	f002 f89e 	bl	80148a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 801276c:	687b      	ldr	r3, [r7, #4]
 801276e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8012770:	687b      	ldr	r3, [r7, #4]
 8012772:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012774:	429a      	cmp	r2, r3
 8012776:	d102      	bne.n	801277e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8012778:	2301      	movs	r3, #1
 801277a:	60fb      	str	r3, [r7, #12]
 801277c:	e001      	b.n	8012782 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 801277e:	2300      	movs	r3, #0
 8012780:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8012782:	f002 f8c3 	bl	801490c <vPortExitCritical>

	return xReturn;
 8012786:	68fb      	ldr	r3, [r7, #12]
}
 8012788:	4618      	mov	r0, r3
 801278a:	3710      	adds	r7, #16
 801278c:	46bd      	mov	sp, r7
 801278e:	bd80      	pop	{r7, pc}

08012790 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8012790:	b480      	push	{r7}
 8012792:	b085      	sub	sp, #20
 8012794:	af00      	add	r7, sp, #0
 8012796:	6078      	str	r0, [r7, #4]
 8012798:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801279a:	2300      	movs	r3, #0
 801279c:	60fb      	str	r3, [r7, #12]
 801279e:	e014      	b.n	80127ca <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80127a0:	4a0f      	ldr	r2, [pc, #60]	@ (80127e0 <vQueueAddToRegistry+0x50>)
 80127a2:	68fb      	ldr	r3, [r7, #12]
 80127a4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80127a8:	2b00      	cmp	r3, #0
 80127aa:	d10b      	bne.n	80127c4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80127ac:	490c      	ldr	r1, [pc, #48]	@ (80127e0 <vQueueAddToRegistry+0x50>)
 80127ae:	68fb      	ldr	r3, [r7, #12]
 80127b0:	683a      	ldr	r2, [r7, #0]
 80127b2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80127b6:	4a0a      	ldr	r2, [pc, #40]	@ (80127e0 <vQueueAddToRegistry+0x50>)
 80127b8:	68fb      	ldr	r3, [r7, #12]
 80127ba:	00db      	lsls	r3, r3, #3
 80127bc:	4413      	add	r3, r2
 80127be:	687a      	ldr	r2, [r7, #4]
 80127c0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80127c2:	e006      	b.n	80127d2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80127c4:	68fb      	ldr	r3, [r7, #12]
 80127c6:	3301      	adds	r3, #1
 80127c8:	60fb      	str	r3, [r7, #12]
 80127ca:	68fb      	ldr	r3, [r7, #12]
 80127cc:	2b07      	cmp	r3, #7
 80127ce:	d9e7      	bls.n	80127a0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80127d0:	bf00      	nop
 80127d2:	bf00      	nop
 80127d4:	3714      	adds	r7, #20
 80127d6:	46bd      	mov	sp, r7
 80127d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127dc:	4770      	bx	lr
 80127de:	bf00      	nop
 80127e0:	24001774 	.word	0x24001774

080127e4 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 80127e4:	b480      	push	{r7}
 80127e6:	b085      	sub	sp, #20
 80127e8:	af00      	add	r7, sp, #0
 80127ea:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80127ec:	2300      	movs	r3, #0
 80127ee:	60fb      	str	r3, [r7, #12]
 80127f0:	e016      	b.n	8012820 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 80127f2:	4a10      	ldr	r2, [pc, #64]	@ (8012834 <vQueueUnregisterQueue+0x50>)
 80127f4:	68fb      	ldr	r3, [r7, #12]
 80127f6:	00db      	lsls	r3, r3, #3
 80127f8:	4413      	add	r3, r2
 80127fa:	685b      	ldr	r3, [r3, #4]
 80127fc:	687a      	ldr	r2, [r7, #4]
 80127fe:	429a      	cmp	r2, r3
 8012800:	d10b      	bne.n	801281a <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8012802:	4a0c      	ldr	r2, [pc, #48]	@ (8012834 <vQueueUnregisterQueue+0x50>)
 8012804:	68fb      	ldr	r3, [r7, #12]
 8012806:	2100      	movs	r1, #0
 8012808:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 801280c:	4a09      	ldr	r2, [pc, #36]	@ (8012834 <vQueueUnregisterQueue+0x50>)
 801280e:	68fb      	ldr	r3, [r7, #12]
 8012810:	00db      	lsls	r3, r3, #3
 8012812:	4413      	add	r3, r2
 8012814:	2200      	movs	r2, #0
 8012816:	605a      	str	r2, [r3, #4]
				break;
 8012818:	e006      	b.n	8012828 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801281a:	68fb      	ldr	r3, [r7, #12]
 801281c:	3301      	adds	r3, #1
 801281e:	60fb      	str	r3, [r7, #12]
 8012820:	68fb      	ldr	r3, [r7, #12]
 8012822:	2b07      	cmp	r3, #7
 8012824:	d9e5      	bls.n	80127f2 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8012826:	bf00      	nop
 8012828:	bf00      	nop
 801282a:	3714      	adds	r7, #20
 801282c:	46bd      	mov	sp, r7
 801282e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012832:	4770      	bx	lr
 8012834:	24001774 	.word	0x24001774

08012838 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8012838:	b580      	push	{r7, lr}
 801283a:	b086      	sub	sp, #24
 801283c:	af00      	add	r7, sp, #0
 801283e:	60f8      	str	r0, [r7, #12]
 8012840:	60b9      	str	r1, [r7, #8]
 8012842:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8012844:	68fb      	ldr	r3, [r7, #12]
 8012846:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8012848:	f002 f82e 	bl	80148a8 <vPortEnterCritical>
 801284c:	697b      	ldr	r3, [r7, #20]
 801284e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8012852:	b25b      	sxtb	r3, r3
 8012854:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8012858:	d103      	bne.n	8012862 <vQueueWaitForMessageRestricted+0x2a>
 801285a:	697b      	ldr	r3, [r7, #20]
 801285c:	2200      	movs	r2, #0
 801285e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8012862:	697b      	ldr	r3, [r7, #20]
 8012864:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8012868:	b25b      	sxtb	r3, r3
 801286a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801286e:	d103      	bne.n	8012878 <vQueueWaitForMessageRestricted+0x40>
 8012870:	697b      	ldr	r3, [r7, #20]
 8012872:	2200      	movs	r2, #0
 8012874:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8012878:	f002 f848 	bl	801490c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 801287c:	697b      	ldr	r3, [r7, #20]
 801287e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012880:	2b00      	cmp	r3, #0
 8012882:	d106      	bne.n	8012892 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8012884:	697b      	ldr	r3, [r7, #20]
 8012886:	3324      	adds	r3, #36	@ 0x24
 8012888:	687a      	ldr	r2, [r7, #4]
 801288a:	68b9      	ldr	r1, [r7, #8]
 801288c:	4618      	mov	r0, r3
 801288e:	f000 fce1 	bl	8013254 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8012892:	6978      	ldr	r0, [r7, #20]
 8012894:	f7ff fefc 	bl	8012690 <prvUnlockQueue>
	}
 8012898:	bf00      	nop
 801289a:	3718      	adds	r7, #24
 801289c:	46bd      	mov	sp, r7
 801289e:	bd80      	pop	{r7, pc}

080128a0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80128a0:	b580      	push	{r7, lr}
 80128a2:	b08e      	sub	sp, #56	@ 0x38
 80128a4:	af04      	add	r7, sp, #16
 80128a6:	60f8      	str	r0, [r7, #12]
 80128a8:	60b9      	str	r1, [r7, #8]
 80128aa:	607a      	str	r2, [r7, #4]
 80128ac:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80128ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80128b0:	2b00      	cmp	r3, #0
 80128b2:	d10b      	bne.n	80128cc <xTaskCreateStatic+0x2c>
	__asm volatile
 80128b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80128b8:	f383 8811 	msr	BASEPRI, r3
 80128bc:	f3bf 8f6f 	isb	sy
 80128c0:	f3bf 8f4f 	dsb	sy
 80128c4:	623b      	str	r3, [r7, #32]
}
 80128c6:	bf00      	nop
 80128c8:	bf00      	nop
 80128ca:	e7fd      	b.n	80128c8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80128cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80128ce:	2b00      	cmp	r3, #0
 80128d0:	d10b      	bne.n	80128ea <xTaskCreateStatic+0x4a>
	__asm volatile
 80128d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80128d6:	f383 8811 	msr	BASEPRI, r3
 80128da:	f3bf 8f6f 	isb	sy
 80128de:	f3bf 8f4f 	dsb	sy
 80128e2:	61fb      	str	r3, [r7, #28]
}
 80128e4:	bf00      	nop
 80128e6:	bf00      	nop
 80128e8:	e7fd      	b.n	80128e6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80128ea:	23a8      	movs	r3, #168	@ 0xa8
 80128ec:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80128ee:	693b      	ldr	r3, [r7, #16]
 80128f0:	2ba8      	cmp	r3, #168	@ 0xa8
 80128f2:	d00b      	beq.n	801290c <xTaskCreateStatic+0x6c>
	__asm volatile
 80128f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80128f8:	f383 8811 	msr	BASEPRI, r3
 80128fc:	f3bf 8f6f 	isb	sy
 8012900:	f3bf 8f4f 	dsb	sy
 8012904:	61bb      	str	r3, [r7, #24]
}
 8012906:	bf00      	nop
 8012908:	bf00      	nop
 801290a:	e7fd      	b.n	8012908 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 801290c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 801290e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012910:	2b00      	cmp	r3, #0
 8012912:	d01e      	beq.n	8012952 <xTaskCreateStatic+0xb2>
 8012914:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012916:	2b00      	cmp	r3, #0
 8012918:	d01b      	beq.n	8012952 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801291a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801291c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 801291e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012920:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012922:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8012924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012926:	2202      	movs	r2, #2
 8012928:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 801292c:	2300      	movs	r3, #0
 801292e:	9303      	str	r3, [sp, #12]
 8012930:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012932:	9302      	str	r3, [sp, #8]
 8012934:	f107 0314 	add.w	r3, r7, #20
 8012938:	9301      	str	r3, [sp, #4]
 801293a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801293c:	9300      	str	r3, [sp, #0]
 801293e:	683b      	ldr	r3, [r7, #0]
 8012940:	687a      	ldr	r2, [r7, #4]
 8012942:	68b9      	ldr	r1, [r7, #8]
 8012944:	68f8      	ldr	r0, [r7, #12]
 8012946:	f000 f851 	bl	80129ec <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801294a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801294c:	f000 f8f6 	bl	8012b3c <prvAddNewTaskToReadyList>
 8012950:	e001      	b.n	8012956 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8012952:	2300      	movs	r3, #0
 8012954:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8012956:	697b      	ldr	r3, [r7, #20]
	}
 8012958:	4618      	mov	r0, r3
 801295a:	3728      	adds	r7, #40	@ 0x28
 801295c:	46bd      	mov	sp, r7
 801295e:	bd80      	pop	{r7, pc}

08012960 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8012960:	b580      	push	{r7, lr}
 8012962:	b08c      	sub	sp, #48	@ 0x30
 8012964:	af04      	add	r7, sp, #16
 8012966:	60f8      	str	r0, [r7, #12]
 8012968:	60b9      	str	r1, [r7, #8]
 801296a:	603b      	str	r3, [r7, #0]
 801296c:	4613      	mov	r3, r2
 801296e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8012970:	88fb      	ldrh	r3, [r7, #6]
 8012972:	009b      	lsls	r3, r3, #2
 8012974:	4618      	mov	r0, r3
 8012976:	f002 f8b9 	bl	8014aec <pvPortMalloc>
 801297a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 801297c:	697b      	ldr	r3, [r7, #20]
 801297e:	2b00      	cmp	r3, #0
 8012980:	d00e      	beq.n	80129a0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8012982:	20a8      	movs	r0, #168	@ 0xa8
 8012984:	f002 f8b2 	bl	8014aec <pvPortMalloc>
 8012988:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 801298a:	69fb      	ldr	r3, [r7, #28]
 801298c:	2b00      	cmp	r3, #0
 801298e:	d003      	beq.n	8012998 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8012990:	69fb      	ldr	r3, [r7, #28]
 8012992:	697a      	ldr	r2, [r7, #20]
 8012994:	631a      	str	r2, [r3, #48]	@ 0x30
 8012996:	e005      	b.n	80129a4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8012998:	6978      	ldr	r0, [r7, #20]
 801299a:	f002 f975 	bl	8014c88 <vPortFree>
 801299e:	e001      	b.n	80129a4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80129a0:	2300      	movs	r3, #0
 80129a2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80129a4:	69fb      	ldr	r3, [r7, #28]
 80129a6:	2b00      	cmp	r3, #0
 80129a8:	d017      	beq.n	80129da <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80129aa:	69fb      	ldr	r3, [r7, #28]
 80129ac:	2200      	movs	r2, #0
 80129ae:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80129b2:	88fa      	ldrh	r2, [r7, #6]
 80129b4:	2300      	movs	r3, #0
 80129b6:	9303      	str	r3, [sp, #12]
 80129b8:	69fb      	ldr	r3, [r7, #28]
 80129ba:	9302      	str	r3, [sp, #8]
 80129bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80129be:	9301      	str	r3, [sp, #4]
 80129c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80129c2:	9300      	str	r3, [sp, #0]
 80129c4:	683b      	ldr	r3, [r7, #0]
 80129c6:	68b9      	ldr	r1, [r7, #8]
 80129c8:	68f8      	ldr	r0, [r7, #12]
 80129ca:	f000 f80f 	bl	80129ec <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80129ce:	69f8      	ldr	r0, [r7, #28]
 80129d0:	f000 f8b4 	bl	8012b3c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80129d4:	2301      	movs	r3, #1
 80129d6:	61bb      	str	r3, [r7, #24]
 80129d8:	e002      	b.n	80129e0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80129da:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80129de:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80129e0:	69bb      	ldr	r3, [r7, #24]
	}
 80129e2:	4618      	mov	r0, r3
 80129e4:	3720      	adds	r7, #32
 80129e6:	46bd      	mov	sp, r7
 80129e8:	bd80      	pop	{r7, pc}
	...

080129ec <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80129ec:	b580      	push	{r7, lr}
 80129ee:	b088      	sub	sp, #32
 80129f0:	af00      	add	r7, sp, #0
 80129f2:	60f8      	str	r0, [r7, #12]
 80129f4:	60b9      	str	r1, [r7, #8]
 80129f6:	607a      	str	r2, [r7, #4]
 80129f8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80129fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80129fc:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80129fe:	687b      	ldr	r3, [r7, #4]
 8012a00:	009b      	lsls	r3, r3, #2
 8012a02:	461a      	mov	r2, r3
 8012a04:	21a5      	movs	r1, #165	@ 0xa5
 8012a06:	f00a f8f5 	bl	801cbf4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8012a0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012a0c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8012a0e:	6879      	ldr	r1, [r7, #4]
 8012a10:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8012a14:	440b      	add	r3, r1
 8012a16:	009b      	lsls	r3, r3, #2
 8012a18:	4413      	add	r3, r2
 8012a1a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8012a1c:	69bb      	ldr	r3, [r7, #24]
 8012a1e:	f023 0307 	bic.w	r3, r3, #7
 8012a22:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8012a24:	69bb      	ldr	r3, [r7, #24]
 8012a26:	f003 0307 	and.w	r3, r3, #7
 8012a2a:	2b00      	cmp	r3, #0
 8012a2c:	d00b      	beq.n	8012a46 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8012a2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012a32:	f383 8811 	msr	BASEPRI, r3
 8012a36:	f3bf 8f6f 	isb	sy
 8012a3a:	f3bf 8f4f 	dsb	sy
 8012a3e:	617b      	str	r3, [r7, #20]
}
 8012a40:	bf00      	nop
 8012a42:	bf00      	nop
 8012a44:	e7fd      	b.n	8012a42 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8012a46:	68bb      	ldr	r3, [r7, #8]
 8012a48:	2b00      	cmp	r3, #0
 8012a4a:	d01f      	beq.n	8012a8c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8012a4c:	2300      	movs	r3, #0
 8012a4e:	61fb      	str	r3, [r7, #28]
 8012a50:	e012      	b.n	8012a78 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8012a52:	68ba      	ldr	r2, [r7, #8]
 8012a54:	69fb      	ldr	r3, [r7, #28]
 8012a56:	4413      	add	r3, r2
 8012a58:	7819      	ldrb	r1, [r3, #0]
 8012a5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012a5c:	69fb      	ldr	r3, [r7, #28]
 8012a5e:	4413      	add	r3, r2
 8012a60:	3334      	adds	r3, #52	@ 0x34
 8012a62:	460a      	mov	r2, r1
 8012a64:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8012a66:	68ba      	ldr	r2, [r7, #8]
 8012a68:	69fb      	ldr	r3, [r7, #28]
 8012a6a:	4413      	add	r3, r2
 8012a6c:	781b      	ldrb	r3, [r3, #0]
 8012a6e:	2b00      	cmp	r3, #0
 8012a70:	d006      	beq.n	8012a80 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8012a72:	69fb      	ldr	r3, [r7, #28]
 8012a74:	3301      	adds	r3, #1
 8012a76:	61fb      	str	r3, [r7, #28]
 8012a78:	69fb      	ldr	r3, [r7, #28]
 8012a7a:	2b0f      	cmp	r3, #15
 8012a7c:	d9e9      	bls.n	8012a52 <prvInitialiseNewTask+0x66>
 8012a7e:	e000      	b.n	8012a82 <prvInitialiseNewTask+0x96>
			{
				break;
 8012a80:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8012a82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012a84:	2200      	movs	r2, #0
 8012a86:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8012a8a:	e003      	b.n	8012a94 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8012a8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012a8e:	2200      	movs	r2, #0
 8012a90:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8012a94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012a96:	2b37      	cmp	r3, #55	@ 0x37
 8012a98:	d901      	bls.n	8012a9e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8012a9a:	2337      	movs	r3, #55	@ 0x37
 8012a9c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8012a9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012aa0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012aa2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8012aa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012aa6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012aa8:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8012aaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012aac:	2200      	movs	r2, #0
 8012aae:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8012ab0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012ab2:	3304      	adds	r3, #4
 8012ab4:	4618      	mov	r0, r3
 8012ab6:	f7fe fe33 	bl	8011720 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8012aba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012abc:	3318      	adds	r3, #24
 8012abe:	4618      	mov	r0, r3
 8012ac0:	f7fe fe2e 	bl	8011720 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8012ac4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012ac6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012ac8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012aca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012acc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8012ad0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012ad2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8012ad4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012ad6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012ad8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8012ada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012adc:	2200      	movs	r2, #0
 8012ade:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8012ae2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012ae4:	2200      	movs	r2, #0
 8012ae6:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8012aea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012aec:	3354      	adds	r3, #84	@ 0x54
 8012aee:	224c      	movs	r2, #76	@ 0x4c
 8012af0:	2100      	movs	r1, #0
 8012af2:	4618      	mov	r0, r3
 8012af4:	f00a f87e 	bl	801cbf4 <memset>
 8012af8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012afa:	4a0d      	ldr	r2, [pc, #52]	@ (8012b30 <prvInitialiseNewTask+0x144>)
 8012afc:	659a      	str	r2, [r3, #88]	@ 0x58
 8012afe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b00:	4a0c      	ldr	r2, [pc, #48]	@ (8012b34 <prvInitialiseNewTask+0x148>)
 8012b02:	65da      	str	r2, [r3, #92]	@ 0x5c
 8012b04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b06:	4a0c      	ldr	r2, [pc, #48]	@ (8012b38 <prvInitialiseNewTask+0x14c>)
 8012b08:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8012b0a:	683a      	ldr	r2, [r7, #0]
 8012b0c:	68f9      	ldr	r1, [r7, #12]
 8012b0e:	69b8      	ldr	r0, [r7, #24]
 8012b10:	f001 fd96 	bl	8014640 <pxPortInitialiseStack>
 8012b14:	4602      	mov	r2, r0
 8012b16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b18:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8012b1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012b1c:	2b00      	cmp	r3, #0
 8012b1e:	d002      	beq.n	8012b26 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8012b20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012b22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012b24:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012b26:	bf00      	nop
 8012b28:	3720      	adds	r7, #32
 8012b2a:	46bd      	mov	sp, r7
 8012b2c:	bd80      	pop	{r7, pc}
 8012b2e:	bf00      	nop
 8012b30:	2401fbc8 	.word	0x2401fbc8
 8012b34:	2401fc30 	.word	0x2401fc30
 8012b38:	2401fc98 	.word	0x2401fc98

08012b3c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8012b3c:	b580      	push	{r7, lr}
 8012b3e:	b082      	sub	sp, #8
 8012b40:	af00      	add	r7, sp, #0
 8012b42:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8012b44:	f001 feb0 	bl	80148a8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8012b48:	4b2d      	ldr	r3, [pc, #180]	@ (8012c00 <prvAddNewTaskToReadyList+0xc4>)
 8012b4a:	681b      	ldr	r3, [r3, #0]
 8012b4c:	3301      	adds	r3, #1
 8012b4e:	4a2c      	ldr	r2, [pc, #176]	@ (8012c00 <prvAddNewTaskToReadyList+0xc4>)
 8012b50:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8012b52:	4b2c      	ldr	r3, [pc, #176]	@ (8012c04 <prvAddNewTaskToReadyList+0xc8>)
 8012b54:	681b      	ldr	r3, [r3, #0]
 8012b56:	2b00      	cmp	r3, #0
 8012b58:	d109      	bne.n	8012b6e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8012b5a:	4a2a      	ldr	r2, [pc, #168]	@ (8012c04 <prvAddNewTaskToReadyList+0xc8>)
 8012b5c:	687b      	ldr	r3, [r7, #4]
 8012b5e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8012b60:	4b27      	ldr	r3, [pc, #156]	@ (8012c00 <prvAddNewTaskToReadyList+0xc4>)
 8012b62:	681b      	ldr	r3, [r3, #0]
 8012b64:	2b01      	cmp	r3, #1
 8012b66:	d110      	bne.n	8012b8a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8012b68:	f000 fca2 	bl	80134b0 <prvInitialiseTaskLists>
 8012b6c:	e00d      	b.n	8012b8a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8012b6e:	4b26      	ldr	r3, [pc, #152]	@ (8012c08 <prvAddNewTaskToReadyList+0xcc>)
 8012b70:	681b      	ldr	r3, [r3, #0]
 8012b72:	2b00      	cmp	r3, #0
 8012b74:	d109      	bne.n	8012b8a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8012b76:	4b23      	ldr	r3, [pc, #140]	@ (8012c04 <prvAddNewTaskToReadyList+0xc8>)
 8012b78:	681b      	ldr	r3, [r3, #0]
 8012b7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012b7c:	687b      	ldr	r3, [r7, #4]
 8012b7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012b80:	429a      	cmp	r2, r3
 8012b82:	d802      	bhi.n	8012b8a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8012b84:	4a1f      	ldr	r2, [pc, #124]	@ (8012c04 <prvAddNewTaskToReadyList+0xc8>)
 8012b86:	687b      	ldr	r3, [r7, #4]
 8012b88:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8012b8a:	4b20      	ldr	r3, [pc, #128]	@ (8012c0c <prvAddNewTaskToReadyList+0xd0>)
 8012b8c:	681b      	ldr	r3, [r3, #0]
 8012b8e:	3301      	adds	r3, #1
 8012b90:	4a1e      	ldr	r2, [pc, #120]	@ (8012c0c <prvAddNewTaskToReadyList+0xd0>)
 8012b92:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8012b94:	4b1d      	ldr	r3, [pc, #116]	@ (8012c0c <prvAddNewTaskToReadyList+0xd0>)
 8012b96:	681a      	ldr	r2, [r3, #0]
 8012b98:	687b      	ldr	r3, [r7, #4]
 8012b9a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8012b9c:	687b      	ldr	r3, [r7, #4]
 8012b9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012ba0:	4b1b      	ldr	r3, [pc, #108]	@ (8012c10 <prvAddNewTaskToReadyList+0xd4>)
 8012ba2:	681b      	ldr	r3, [r3, #0]
 8012ba4:	429a      	cmp	r2, r3
 8012ba6:	d903      	bls.n	8012bb0 <prvAddNewTaskToReadyList+0x74>
 8012ba8:	687b      	ldr	r3, [r7, #4]
 8012baa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012bac:	4a18      	ldr	r2, [pc, #96]	@ (8012c10 <prvAddNewTaskToReadyList+0xd4>)
 8012bae:	6013      	str	r3, [r2, #0]
 8012bb0:	687b      	ldr	r3, [r7, #4]
 8012bb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012bb4:	4613      	mov	r3, r2
 8012bb6:	009b      	lsls	r3, r3, #2
 8012bb8:	4413      	add	r3, r2
 8012bba:	009b      	lsls	r3, r3, #2
 8012bbc:	4a15      	ldr	r2, [pc, #84]	@ (8012c14 <prvAddNewTaskToReadyList+0xd8>)
 8012bbe:	441a      	add	r2, r3
 8012bc0:	687b      	ldr	r3, [r7, #4]
 8012bc2:	3304      	adds	r3, #4
 8012bc4:	4619      	mov	r1, r3
 8012bc6:	4610      	mov	r0, r2
 8012bc8:	f7fe fdb7 	bl	801173a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8012bcc:	f001 fe9e 	bl	801490c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8012bd0:	4b0d      	ldr	r3, [pc, #52]	@ (8012c08 <prvAddNewTaskToReadyList+0xcc>)
 8012bd2:	681b      	ldr	r3, [r3, #0]
 8012bd4:	2b00      	cmp	r3, #0
 8012bd6:	d00e      	beq.n	8012bf6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8012bd8:	4b0a      	ldr	r3, [pc, #40]	@ (8012c04 <prvAddNewTaskToReadyList+0xc8>)
 8012bda:	681b      	ldr	r3, [r3, #0]
 8012bdc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012bde:	687b      	ldr	r3, [r7, #4]
 8012be0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012be2:	429a      	cmp	r2, r3
 8012be4:	d207      	bcs.n	8012bf6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8012be6:	4b0c      	ldr	r3, [pc, #48]	@ (8012c18 <prvAddNewTaskToReadyList+0xdc>)
 8012be8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012bec:	601a      	str	r2, [r3, #0]
 8012bee:	f3bf 8f4f 	dsb	sy
 8012bf2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012bf6:	bf00      	nop
 8012bf8:	3708      	adds	r7, #8
 8012bfa:	46bd      	mov	sp, r7
 8012bfc:	bd80      	pop	{r7, pc}
 8012bfe:	bf00      	nop
 8012c00:	24001c88 	.word	0x24001c88
 8012c04:	240017b4 	.word	0x240017b4
 8012c08:	24001c94 	.word	0x24001c94
 8012c0c:	24001ca4 	.word	0x24001ca4
 8012c10:	24001c90 	.word	0x24001c90
 8012c14:	240017b8 	.word	0x240017b8
 8012c18:	e000ed04 	.word	0xe000ed04

08012c1c <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8012c1c:	b580      	push	{r7, lr}
 8012c1e:	b084      	sub	sp, #16
 8012c20:	af00      	add	r7, sp, #0
 8012c22:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8012c24:	f001 fe40 	bl	80148a8 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8012c28:	687b      	ldr	r3, [r7, #4]
 8012c2a:	2b00      	cmp	r3, #0
 8012c2c:	d102      	bne.n	8012c34 <vTaskDelete+0x18>
 8012c2e:	4b2d      	ldr	r3, [pc, #180]	@ (8012ce4 <vTaskDelete+0xc8>)
 8012c30:	681b      	ldr	r3, [r3, #0]
 8012c32:	e000      	b.n	8012c36 <vTaskDelete+0x1a>
 8012c34:	687b      	ldr	r3, [r7, #4]
 8012c36:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012c38:	68fb      	ldr	r3, [r7, #12]
 8012c3a:	3304      	adds	r3, #4
 8012c3c:	4618      	mov	r0, r3
 8012c3e:	f7fe fdd9 	bl	80117f4 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8012c42:	68fb      	ldr	r3, [r7, #12]
 8012c44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012c46:	2b00      	cmp	r3, #0
 8012c48:	d004      	beq.n	8012c54 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012c4a:	68fb      	ldr	r3, [r7, #12]
 8012c4c:	3318      	adds	r3, #24
 8012c4e:	4618      	mov	r0, r3
 8012c50:	f7fe fdd0 	bl	80117f4 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8012c54:	4b24      	ldr	r3, [pc, #144]	@ (8012ce8 <vTaskDelete+0xcc>)
 8012c56:	681b      	ldr	r3, [r3, #0]
 8012c58:	3301      	adds	r3, #1
 8012c5a:	4a23      	ldr	r2, [pc, #140]	@ (8012ce8 <vTaskDelete+0xcc>)
 8012c5c:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8012c5e:	4b21      	ldr	r3, [pc, #132]	@ (8012ce4 <vTaskDelete+0xc8>)
 8012c60:	681b      	ldr	r3, [r3, #0]
 8012c62:	68fa      	ldr	r2, [r7, #12]
 8012c64:	429a      	cmp	r2, r3
 8012c66:	d10b      	bne.n	8012c80 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8012c68:	68fb      	ldr	r3, [r7, #12]
 8012c6a:	3304      	adds	r3, #4
 8012c6c:	4619      	mov	r1, r3
 8012c6e:	481f      	ldr	r0, [pc, #124]	@ (8012cec <vTaskDelete+0xd0>)
 8012c70:	f7fe fd63 	bl	801173a <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8012c74:	4b1e      	ldr	r3, [pc, #120]	@ (8012cf0 <vTaskDelete+0xd4>)
 8012c76:	681b      	ldr	r3, [r3, #0]
 8012c78:	3301      	adds	r3, #1
 8012c7a:	4a1d      	ldr	r2, [pc, #116]	@ (8012cf0 <vTaskDelete+0xd4>)
 8012c7c:	6013      	str	r3, [r2, #0]
 8012c7e:	e009      	b.n	8012c94 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8012c80:	4b1c      	ldr	r3, [pc, #112]	@ (8012cf4 <vTaskDelete+0xd8>)
 8012c82:	681b      	ldr	r3, [r3, #0]
 8012c84:	3b01      	subs	r3, #1
 8012c86:	4a1b      	ldr	r2, [pc, #108]	@ (8012cf4 <vTaskDelete+0xd8>)
 8012c88:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 8012c8a:	68f8      	ldr	r0, [r7, #12]
 8012c8c:	f000 fc7e 	bl	801358c <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8012c90:	f000 fcb2 	bl	80135f8 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 8012c94:	f001 fe3a 	bl	801490c <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8012c98:	4b17      	ldr	r3, [pc, #92]	@ (8012cf8 <vTaskDelete+0xdc>)
 8012c9a:	681b      	ldr	r3, [r3, #0]
 8012c9c:	2b00      	cmp	r3, #0
 8012c9e:	d01c      	beq.n	8012cda <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 8012ca0:	4b10      	ldr	r3, [pc, #64]	@ (8012ce4 <vTaskDelete+0xc8>)
 8012ca2:	681b      	ldr	r3, [r3, #0]
 8012ca4:	68fa      	ldr	r2, [r7, #12]
 8012ca6:	429a      	cmp	r2, r3
 8012ca8:	d117      	bne.n	8012cda <vTaskDelete+0xbe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8012caa:	4b14      	ldr	r3, [pc, #80]	@ (8012cfc <vTaskDelete+0xe0>)
 8012cac:	681b      	ldr	r3, [r3, #0]
 8012cae:	2b00      	cmp	r3, #0
 8012cb0:	d00b      	beq.n	8012cca <vTaskDelete+0xae>
	__asm volatile
 8012cb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012cb6:	f383 8811 	msr	BASEPRI, r3
 8012cba:	f3bf 8f6f 	isb	sy
 8012cbe:	f3bf 8f4f 	dsb	sy
 8012cc2:	60bb      	str	r3, [r7, #8]
}
 8012cc4:	bf00      	nop
 8012cc6:	bf00      	nop
 8012cc8:	e7fd      	b.n	8012cc6 <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 8012cca:	4b0d      	ldr	r3, [pc, #52]	@ (8012d00 <vTaskDelete+0xe4>)
 8012ccc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012cd0:	601a      	str	r2, [r3, #0]
 8012cd2:	f3bf 8f4f 	dsb	sy
 8012cd6:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8012cda:	bf00      	nop
 8012cdc:	3710      	adds	r7, #16
 8012cde:	46bd      	mov	sp, r7
 8012ce0:	bd80      	pop	{r7, pc}
 8012ce2:	bf00      	nop
 8012ce4:	240017b4 	.word	0x240017b4
 8012ce8:	24001ca4 	.word	0x24001ca4
 8012cec:	24001c5c 	.word	0x24001c5c
 8012cf0:	24001c70 	.word	0x24001c70
 8012cf4:	24001c88 	.word	0x24001c88
 8012cf8:	24001c94 	.word	0x24001c94
 8012cfc:	24001cb0 	.word	0x24001cb0
 8012d00:	e000ed04 	.word	0xe000ed04

08012d04 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8012d04:	b580      	push	{r7, lr}
 8012d06:	b084      	sub	sp, #16
 8012d08:	af00      	add	r7, sp, #0
 8012d0a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8012d0c:	2300      	movs	r3, #0
 8012d0e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8012d10:	687b      	ldr	r3, [r7, #4]
 8012d12:	2b00      	cmp	r3, #0
 8012d14:	d018      	beq.n	8012d48 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8012d16:	4b14      	ldr	r3, [pc, #80]	@ (8012d68 <vTaskDelay+0x64>)
 8012d18:	681b      	ldr	r3, [r3, #0]
 8012d1a:	2b00      	cmp	r3, #0
 8012d1c:	d00b      	beq.n	8012d36 <vTaskDelay+0x32>
	__asm volatile
 8012d1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012d22:	f383 8811 	msr	BASEPRI, r3
 8012d26:	f3bf 8f6f 	isb	sy
 8012d2a:	f3bf 8f4f 	dsb	sy
 8012d2e:	60bb      	str	r3, [r7, #8]
}
 8012d30:	bf00      	nop
 8012d32:	bf00      	nop
 8012d34:	e7fd      	b.n	8012d32 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8012d36:	f000 f88b 	bl	8012e50 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8012d3a:	2100      	movs	r1, #0
 8012d3c:	6878      	ldr	r0, [r7, #4]
 8012d3e:	f001 f811 	bl	8013d64 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8012d42:	f000 f893 	bl	8012e6c <xTaskResumeAll>
 8012d46:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8012d48:	68fb      	ldr	r3, [r7, #12]
 8012d4a:	2b00      	cmp	r3, #0
 8012d4c:	d107      	bne.n	8012d5e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8012d4e:	4b07      	ldr	r3, [pc, #28]	@ (8012d6c <vTaskDelay+0x68>)
 8012d50:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012d54:	601a      	str	r2, [r3, #0]
 8012d56:	f3bf 8f4f 	dsb	sy
 8012d5a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8012d5e:	bf00      	nop
 8012d60:	3710      	adds	r7, #16
 8012d62:	46bd      	mov	sp, r7
 8012d64:	bd80      	pop	{r7, pc}
 8012d66:	bf00      	nop
 8012d68:	24001cb0 	.word	0x24001cb0
 8012d6c:	e000ed04 	.word	0xe000ed04

08012d70 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8012d70:	b580      	push	{r7, lr}
 8012d72:	b08a      	sub	sp, #40	@ 0x28
 8012d74:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8012d76:	2300      	movs	r3, #0
 8012d78:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8012d7a:	2300      	movs	r3, #0
 8012d7c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8012d7e:	463a      	mov	r2, r7
 8012d80:	1d39      	adds	r1, r7, #4
 8012d82:	f107 0308 	add.w	r3, r7, #8
 8012d86:	4618      	mov	r0, r3
 8012d88:	f7fe fc76 	bl	8011678 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8012d8c:	6839      	ldr	r1, [r7, #0]
 8012d8e:	687b      	ldr	r3, [r7, #4]
 8012d90:	68ba      	ldr	r2, [r7, #8]
 8012d92:	9202      	str	r2, [sp, #8]
 8012d94:	9301      	str	r3, [sp, #4]
 8012d96:	2300      	movs	r3, #0
 8012d98:	9300      	str	r3, [sp, #0]
 8012d9a:	2300      	movs	r3, #0
 8012d9c:	460a      	mov	r2, r1
 8012d9e:	4924      	ldr	r1, [pc, #144]	@ (8012e30 <vTaskStartScheduler+0xc0>)
 8012da0:	4824      	ldr	r0, [pc, #144]	@ (8012e34 <vTaskStartScheduler+0xc4>)
 8012da2:	f7ff fd7d 	bl	80128a0 <xTaskCreateStatic>
 8012da6:	4603      	mov	r3, r0
 8012da8:	4a23      	ldr	r2, [pc, #140]	@ (8012e38 <vTaskStartScheduler+0xc8>)
 8012daa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8012dac:	4b22      	ldr	r3, [pc, #136]	@ (8012e38 <vTaskStartScheduler+0xc8>)
 8012dae:	681b      	ldr	r3, [r3, #0]
 8012db0:	2b00      	cmp	r3, #0
 8012db2:	d002      	beq.n	8012dba <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8012db4:	2301      	movs	r3, #1
 8012db6:	617b      	str	r3, [r7, #20]
 8012db8:	e001      	b.n	8012dbe <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8012dba:	2300      	movs	r3, #0
 8012dbc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8012dbe:	697b      	ldr	r3, [r7, #20]
 8012dc0:	2b01      	cmp	r3, #1
 8012dc2:	d102      	bne.n	8012dca <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8012dc4:	f001 f822 	bl	8013e0c <xTimerCreateTimerTask>
 8012dc8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8012dca:	697b      	ldr	r3, [r7, #20]
 8012dcc:	2b01      	cmp	r3, #1
 8012dce:	d11b      	bne.n	8012e08 <vTaskStartScheduler+0x98>
	__asm volatile
 8012dd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012dd4:	f383 8811 	msr	BASEPRI, r3
 8012dd8:	f3bf 8f6f 	isb	sy
 8012ddc:	f3bf 8f4f 	dsb	sy
 8012de0:	613b      	str	r3, [r7, #16]
}
 8012de2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8012de4:	4b15      	ldr	r3, [pc, #84]	@ (8012e3c <vTaskStartScheduler+0xcc>)
 8012de6:	681b      	ldr	r3, [r3, #0]
 8012de8:	3354      	adds	r3, #84	@ 0x54
 8012dea:	4a15      	ldr	r2, [pc, #84]	@ (8012e40 <vTaskStartScheduler+0xd0>)
 8012dec:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8012dee:	4b15      	ldr	r3, [pc, #84]	@ (8012e44 <vTaskStartScheduler+0xd4>)
 8012df0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8012df4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8012df6:	4b14      	ldr	r3, [pc, #80]	@ (8012e48 <vTaskStartScheduler+0xd8>)
 8012df8:	2201      	movs	r2, #1
 8012dfa:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8012dfc:	4b13      	ldr	r3, [pc, #76]	@ (8012e4c <vTaskStartScheduler+0xdc>)
 8012dfe:	2200      	movs	r2, #0
 8012e00:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8012e02:	f001 fcad 	bl	8014760 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8012e06:	e00f      	b.n	8012e28 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8012e08:	697b      	ldr	r3, [r7, #20]
 8012e0a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8012e0e:	d10b      	bne.n	8012e28 <vTaskStartScheduler+0xb8>
	__asm volatile
 8012e10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012e14:	f383 8811 	msr	BASEPRI, r3
 8012e18:	f3bf 8f6f 	isb	sy
 8012e1c:	f3bf 8f4f 	dsb	sy
 8012e20:	60fb      	str	r3, [r7, #12]
}
 8012e22:	bf00      	nop
 8012e24:	bf00      	nop
 8012e26:	e7fd      	b.n	8012e24 <vTaskStartScheduler+0xb4>
}
 8012e28:	bf00      	nop
 8012e2a:	3718      	adds	r7, #24
 8012e2c:	46bd      	mov	sp, r7
 8012e2e:	bd80      	pop	{r7, pc}
 8012e30:	0801dd1c 	.word	0x0801dd1c
 8012e34:	08013481 	.word	0x08013481
 8012e38:	24001cac 	.word	0x24001cac
 8012e3c:	240017b4 	.word	0x240017b4
 8012e40:	24000030 	.word	0x24000030
 8012e44:	24001ca8 	.word	0x24001ca8
 8012e48:	24001c94 	.word	0x24001c94
 8012e4c:	24001c8c 	.word	0x24001c8c

08012e50 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8012e50:	b480      	push	{r7}
 8012e52:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8012e54:	4b04      	ldr	r3, [pc, #16]	@ (8012e68 <vTaskSuspendAll+0x18>)
 8012e56:	681b      	ldr	r3, [r3, #0]
 8012e58:	3301      	adds	r3, #1
 8012e5a:	4a03      	ldr	r2, [pc, #12]	@ (8012e68 <vTaskSuspendAll+0x18>)
 8012e5c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8012e5e:	bf00      	nop
 8012e60:	46bd      	mov	sp, r7
 8012e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e66:	4770      	bx	lr
 8012e68:	24001cb0 	.word	0x24001cb0

08012e6c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8012e6c:	b580      	push	{r7, lr}
 8012e6e:	b084      	sub	sp, #16
 8012e70:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8012e72:	2300      	movs	r3, #0
 8012e74:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8012e76:	2300      	movs	r3, #0
 8012e78:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8012e7a:	4b42      	ldr	r3, [pc, #264]	@ (8012f84 <xTaskResumeAll+0x118>)
 8012e7c:	681b      	ldr	r3, [r3, #0]
 8012e7e:	2b00      	cmp	r3, #0
 8012e80:	d10b      	bne.n	8012e9a <xTaskResumeAll+0x2e>
	__asm volatile
 8012e82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012e86:	f383 8811 	msr	BASEPRI, r3
 8012e8a:	f3bf 8f6f 	isb	sy
 8012e8e:	f3bf 8f4f 	dsb	sy
 8012e92:	603b      	str	r3, [r7, #0]
}
 8012e94:	bf00      	nop
 8012e96:	bf00      	nop
 8012e98:	e7fd      	b.n	8012e96 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8012e9a:	f001 fd05 	bl	80148a8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8012e9e:	4b39      	ldr	r3, [pc, #228]	@ (8012f84 <xTaskResumeAll+0x118>)
 8012ea0:	681b      	ldr	r3, [r3, #0]
 8012ea2:	3b01      	subs	r3, #1
 8012ea4:	4a37      	ldr	r2, [pc, #220]	@ (8012f84 <xTaskResumeAll+0x118>)
 8012ea6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012ea8:	4b36      	ldr	r3, [pc, #216]	@ (8012f84 <xTaskResumeAll+0x118>)
 8012eaa:	681b      	ldr	r3, [r3, #0]
 8012eac:	2b00      	cmp	r3, #0
 8012eae:	d162      	bne.n	8012f76 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8012eb0:	4b35      	ldr	r3, [pc, #212]	@ (8012f88 <xTaskResumeAll+0x11c>)
 8012eb2:	681b      	ldr	r3, [r3, #0]
 8012eb4:	2b00      	cmp	r3, #0
 8012eb6:	d05e      	beq.n	8012f76 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012eb8:	e02f      	b.n	8012f1a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012eba:	4b34      	ldr	r3, [pc, #208]	@ (8012f8c <xTaskResumeAll+0x120>)
 8012ebc:	68db      	ldr	r3, [r3, #12]
 8012ebe:	68db      	ldr	r3, [r3, #12]
 8012ec0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012ec2:	68fb      	ldr	r3, [r7, #12]
 8012ec4:	3318      	adds	r3, #24
 8012ec6:	4618      	mov	r0, r3
 8012ec8:	f7fe fc94 	bl	80117f4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012ecc:	68fb      	ldr	r3, [r7, #12]
 8012ece:	3304      	adds	r3, #4
 8012ed0:	4618      	mov	r0, r3
 8012ed2:	f7fe fc8f 	bl	80117f4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8012ed6:	68fb      	ldr	r3, [r7, #12]
 8012ed8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012eda:	4b2d      	ldr	r3, [pc, #180]	@ (8012f90 <xTaskResumeAll+0x124>)
 8012edc:	681b      	ldr	r3, [r3, #0]
 8012ede:	429a      	cmp	r2, r3
 8012ee0:	d903      	bls.n	8012eea <xTaskResumeAll+0x7e>
 8012ee2:	68fb      	ldr	r3, [r7, #12]
 8012ee4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012ee6:	4a2a      	ldr	r2, [pc, #168]	@ (8012f90 <xTaskResumeAll+0x124>)
 8012ee8:	6013      	str	r3, [r2, #0]
 8012eea:	68fb      	ldr	r3, [r7, #12]
 8012eec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012eee:	4613      	mov	r3, r2
 8012ef0:	009b      	lsls	r3, r3, #2
 8012ef2:	4413      	add	r3, r2
 8012ef4:	009b      	lsls	r3, r3, #2
 8012ef6:	4a27      	ldr	r2, [pc, #156]	@ (8012f94 <xTaskResumeAll+0x128>)
 8012ef8:	441a      	add	r2, r3
 8012efa:	68fb      	ldr	r3, [r7, #12]
 8012efc:	3304      	adds	r3, #4
 8012efe:	4619      	mov	r1, r3
 8012f00:	4610      	mov	r0, r2
 8012f02:	f7fe fc1a 	bl	801173a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8012f06:	68fb      	ldr	r3, [r7, #12]
 8012f08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012f0a:	4b23      	ldr	r3, [pc, #140]	@ (8012f98 <xTaskResumeAll+0x12c>)
 8012f0c:	681b      	ldr	r3, [r3, #0]
 8012f0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012f10:	429a      	cmp	r2, r3
 8012f12:	d302      	bcc.n	8012f1a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8012f14:	4b21      	ldr	r3, [pc, #132]	@ (8012f9c <xTaskResumeAll+0x130>)
 8012f16:	2201      	movs	r2, #1
 8012f18:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012f1a:	4b1c      	ldr	r3, [pc, #112]	@ (8012f8c <xTaskResumeAll+0x120>)
 8012f1c:	681b      	ldr	r3, [r3, #0]
 8012f1e:	2b00      	cmp	r3, #0
 8012f20:	d1cb      	bne.n	8012eba <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8012f22:	68fb      	ldr	r3, [r7, #12]
 8012f24:	2b00      	cmp	r3, #0
 8012f26:	d001      	beq.n	8012f2c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8012f28:	f000 fb66 	bl	80135f8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8012f2c:	4b1c      	ldr	r3, [pc, #112]	@ (8012fa0 <xTaskResumeAll+0x134>)
 8012f2e:	681b      	ldr	r3, [r3, #0]
 8012f30:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8012f32:	687b      	ldr	r3, [r7, #4]
 8012f34:	2b00      	cmp	r3, #0
 8012f36:	d010      	beq.n	8012f5a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8012f38:	f000 f846 	bl	8012fc8 <xTaskIncrementTick>
 8012f3c:	4603      	mov	r3, r0
 8012f3e:	2b00      	cmp	r3, #0
 8012f40:	d002      	beq.n	8012f48 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8012f42:	4b16      	ldr	r3, [pc, #88]	@ (8012f9c <xTaskResumeAll+0x130>)
 8012f44:	2201      	movs	r2, #1
 8012f46:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8012f48:	687b      	ldr	r3, [r7, #4]
 8012f4a:	3b01      	subs	r3, #1
 8012f4c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8012f4e:	687b      	ldr	r3, [r7, #4]
 8012f50:	2b00      	cmp	r3, #0
 8012f52:	d1f1      	bne.n	8012f38 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8012f54:	4b12      	ldr	r3, [pc, #72]	@ (8012fa0 <xTaskResumeAll+0x134>)
 8012f56:	2200      	movs	r2, #0
 8012f58:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8012f5a:	4b10      	ldr	r3, [pc, #64]	@ (8012f9c <xTaskResumeAll+0x130>)
 8012f5c:	681b      	ldr	r3, [r3, #0]
 8012f5e:	2b00      	cmp	r3, #0
 8012f60:	d009      	beq.n	8012f76 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8012f62:	2301      	movs	r3, #1
 8012f64:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8012f66:	4b0f      	ldr	r3, [pc, #60]	@ (8012fa4 <xTaskResumeAll+0x138>)
 8012f68:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012f6c:	601a      	str	r2, [r3, #0]
 8012f6e:	f3bf 8f4f 	dsb	sy
 8012f72:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8012f76:	f001 fcc9 	bl	801490c <vPortExitCritical>

	return xAlreadyYielded;
 8012f7a:	68bb      	ldr	r3, [r7, #8]
}
 8012f7c:	4618      	mov	r0, r3
 8012f7e:	3710      	adds	r7, #16
 8012f80:	46bd      	mov	sp, r7
 8012f82:	bd80      	pop	{r7, pc}
 8012f84:	24001cb0 	.word	0x24001cb0
 8012f88:	24001c88 	.word	0x24001c88
 8012f8c:	24001c48 	.word	0x24001c48
 8012f90:	24001c90 	.word	0x24001c90
 8012f94:	240017b8 	.word	0x240017b8
 8012f98:	240017b4 	.word	0x240017b4
 8012f9c:	24001c9c 	.word	0x24001c9c
 8012fa0:	24001c98 	.word	0x24001c98
 8012fa4:	e000ed04 	.word	0xe000ed04

08012fa8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8012fa8:	b480      	push	{r7}
 8012faa:	b083      	sub	sp, #12
 8012fac:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8012fae:	4b05      	ldr	r3, [pc, #20]	@ (8012fc4 <xTaskGetTickCount+0x1c>)
 8012fb0:	681b      	ldr	r3, [r3, #0]
 8012fb2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8012fb4:	687b      	ldr	r3, [r7, #4]
}
 8012fb6:	4618      	mov	r0, r3
 8012fb8:	370c      	adds	r7, #12
 8012fba:	46bd      	mov	sp, r7
 8012fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fc0:	4770      	bx	lr
 8012fc2:	bf00      	nop
 8012fc4:	24001c8c 	.word	0x24001c8c

08012fc8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8012fc8:	b580      	push	{r7, lr}
 8012fca:	b086      	sub	sp, #24
 8012fcc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8012fce:	2300      	movs	r3, #0
 8012fd0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012fd2:	4b4f      	ldr	r3, [pc, #316]	@ (8013110 <xTaskIncrementTick+0x148>)
 8012fd4:	681b      	ldr	r3, [r3, #0]
 8012fd6:	2b00      	cmp	r3, #0
 8012fd8:	f040 8090 	bne.w	80130fc <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8012fdc:	4b4d      	ldr	r3, [pc, #308]	@ (8013114 <xTaskIncrementTick+0x14c>)
 8012fde:	681b      	ldr	r3, [r3, #0]
 8012fe0:	3301      	adds	r3, #1
 8012fe2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8012fe4:	4a4b      	ldr	r2, [pc, #300]	@ (8013114 <xTaskIncrementTick+0x14c>)
 8012fe6:	693b      	ldr	r3, [r7, #16]
 8012fe8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8012fea:	693b      	ldr	r3, [r7, #16]
 8012fec:	2b00      	cmp	r3, #0
 8012fee:	d121      	bne.n	8013034 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8012ff0:	4b49      	ldr	r3, [pc, #292]	@ (8013118 <xTaskIncrementTick+0x150>)
 8012ff2:	681b      	ldr	r3, [r3, #0]
 8012ff4:	681b      	ldr	r3, [r3, #0]
 8012ff6:	2b00      	cmp	r3, #0
 8012ff8:	d00b      	beq.n	8013012 <xTaskIncrementTick+0x4a>
	__asm volatile
 8012ffa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012ffe:	f383 8811 	msr	BASEPRI, r3
 8013002:	f3bf 8f6f 	isb	sy
 8013006:	f3bf 8f4f 	dsb	sy
 801300a:	603b      	str	r3, [r7, #0]
}
 801300c:	bf00      	nop
 801300e:	bf00      	nop
 8013010:	e7fd      	b.n	801300e <xTaskIncrementTick+0x46>
 8013012:	4b41      	ldr	r3, [pc, #260]	@ (8013118 <xTaskIncrementTick+0x150>)
 8013014:	681b      	ldr	r3, [r3, #0]
 8013016:	60fb      	str	r3, [r7, #12]
 8013018:	4b40      	ldr	r3, [pc, #256]	@ (801311c <xTaskIncrementTick+0x154>)
 801301a:	681b      	ldr	r3, [r3, #0]
 801301c:	4a3e      	ldr	r2, [pc, #248]	@ (8013118 <xTaskIncrementTick+0x150>)
 801301e:	6013      	str	r3, [r2, #0]
 8013020:	4a3e      	ldr	r2, [pc, #248]	@ (801311c <xTaskIncrementTick+0x154>)
 8013022:	68fb      	ldr	r3, [r7, #12]
 8013024:	6013      	str	r3, [r2, #0]
 8013026:	4b3e      	ldr	r3, [pc, #248]	@ (8013120 <xTaskIncrementTick+0x158>)
 8013028:	681b      	ldr	r3, [r3, #0]
 801302a:	3301      	adds	r3, #1
 801302c:	4a3c      	ldr	r2, [pc, #240]	@ (8013120 <xTaskIncrementTick+0x158>)
 801302e:	6013      	str	r3, [r2, #0]
 8013030:	f000 fae2 	bl	80135f8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8013034:	4b3b      	ldr	r3, [pc, #236]	@ (8013124 <xTaskIncrementTick+0x15c>)
 8013036:	681b      	ldr	r3, [r3, #0]
 8013038:	693a      	ldr	r2, [r7, #16]
 801303a:	429a      	cmp	r2, r3
 801303c:	d349      	bcc.n	80130d2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801303e:	4b36      	ldr	r3, [pc, #216]	@ (8013118 <xTaskIncrementTick+0x150>)
 8013040:	681b      	ldr	r3, [r3, #0]
 8013042:	681b      	ldr	r3, [r3, #0]
 8013044:	2b00      	cmp	r3, #0
 8013046:	d104      	bne.n	8013052 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013048:	4b36      	ldr	r3, [pc, #216]	@ (8013124 <xTaskIncrementTick+0x15c>)
 801304a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801304e:	601a      	str	r2, [r3, #0]
					break;
 8013050:	e03f      	b.n	80130d2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013052:	4b31      	ldr	r3, [pc, #196]	@ (8013118 <xTaskIncrementTick+0x150>)
 8013054:	681b      	ldr	r3, [r3, #0]
 8013056:	68db      	ldr	r3, [r3, #12]
 8013058:	68db      	ldr	r3, [r3, #12]
 801305a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 801305c:	68bb      	ldr	r3, [r7, #8]
 801305e:	685b      	ldr	r3, [r3, #4]
 8013060:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8013062:	693a      	ldr	r2, [r7, #16]
 8013064:	687b      	ldr	r3, [r7, #4]
 8013066:	429a      	cmp	r2, r3
 8013068:	d203      	bcs.n	8013072 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 801306a:	4a2e      	ldr	r2, [pc, #184]	@ (8013124 <xTaskIncrementTick+0x15c>)
 801306c:	687b      	ldr	r3, [r7, #4]
 801306e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8013070:	e02f      	b.n	80130d2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013072:	68bb      	ldr	r3, [r7, #8]
 8013074:	3304      	adds	r3, #4
 8013076:	4618      	mov	r0, r3
 8013078:	f7fe fbbc 	bl	80117f4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 801307c:	68bb      	ldr	r3, [r7, #8]
 801307e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013080:	2b00      	cmp	r3, #0
 8013082:	d004      	beq.n	801308e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8013084:	68bb      	ldr	r3, [r7, #8]
 8013086:	3318      	adds	r3, #24
 8013088:	4618      	mov	r0, r3
 801308a:	f7fe fbb3 	bl	80117f4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 801308e:	68bb      	ldr	r3, [r7, #8]
 8013090:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013092:	4b25      	ldr	r3, [pc, #148]	@ (8013128 <xTaskIncrementTick+0x160>)
 8013094:	681b      	ldr	r3, [r3, #0]
 8013096:	429a      	cmp	r2, r3
 8013098:	d903      	bls.n	80130a2 <xTaskIncrementTick+0xda>
 801309a:	68bb      	ldr	r3, [r7, #8]
 801309c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801309e:	4a22      	ldr	r2, [pc, #136]	@ (8013128 <xTaskIncrementTick+0x160>)
 80130a0:	6013      	str	r3, [r2, #0]
 80130a2:	68bb      	ldr	r3, [r7, #8]
 80130a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80130a6:	4613      	mov	r3, r2
 80130a8:	009b      	lsls	r3, r3, #2
 80130aa:	4413      	add	r3, r2
 80130ac:	009b      	lsls	r3, r3, #2
 80130ae:	4a1f      	ldr	r2, [pc, #124]	@ (801312c <xTaskIncrementTick+0x164>)
 80130b0:	441a      	add	r2, r3
 80130b2:	68bb      	ldr	r3, [r7, #8]
 80130b4:	3304      	adds	r3, #4
 80130b6:	4619      	mov	r1, r3
 80130b8:	4610      	mov	r0, r2
 80130ba:	f7fe fb3e 	bl	801173a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80130be:	68bb      	ldr	r3, [r7, #8]
 80130c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80130c2:	4b1b      	ldr	r3, [pc, #108]	@ (8013130 <xTaskIncrementTick+0x168>)
 80130c4:	681b      	ldr	r3, [r3, #0]
 80130c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80130c8:	429a      	cmp	r2, r3
 80130ca:	d3b8      	bcc.n	801303e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80130cc:	2301      	movs	r3, #1
 80130ce:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80130d0:	e7b5      	b.n	801303e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80130d2:	4b17      	ldr	r3, [pc, #92]	@ (8013130 <xTaskIncrementTick+0x168>)
 80130d4:	681b      	ldr	r3, [r3, #0]
 80130d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80130d8:	4914      	ldr	r1, [pc, #80]	@ (801312c <xTaskIncrementTick+0x164>)
 80130da:	4613      	mov	r3, r2
 80130dc:	009b      	lsls	r3, r3, #2
 80130de:	4413      	add	r3, r2
 80130e0:	009b      	lsls	r3, r3, #2
 80130e2:	440b      	add	r3, r1
 80130e4:	681b      	ldr	r3, [r3, #0]
 80130e6:	2b01      	cmp	r3, #1
 80130e8:	d901      	bls.n	80130ee <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80130ea:	2301      	movs	r3, #1
 80130ec:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80130ee:	4b11      	ldr	r3, [pc, #68]	@ (8013134 <xTaskIncrementTick+0x16c>)
 80130f0:	681b      	ldr	r3, [r3, #0]
 80130f2:	2b00      	cmp	r3, #0
 80130f4:	d007      	beq.n	8013106 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80130f6:	2301      	movs	r3, #1
 80130f8:	617b      	str	r3, [r7, #20]
 80130fa:	e004      	b.n	8013106 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80130fc:	4b0e      	ldr	r3, [pc, #56]	@ (8013138 <xTaskIncrementTick+0x170>)
 80130fe:	681b      	ldr	r3, [r3, #0]
 8013100:	3301      	adds	r3, #1
 8013102:	4a0d      	ldr	r2, [pc, #52]	@ (8013138 <xTaskIncrementTick+0x170>)
 8013104:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8013106:	697b      	ldr	r3, [r7, #20]
}
 8013108:	4618      	mov	r0, r3
 801310a:	3718      	adds	r7, #24
 801310c:	46bd      	mov	sp, r7
 801310e:	bd80      	pop	{r7, pc}
 8013110:	24001cb0 	.word	0x24001cb0
 8013114:	24001c8c 	.word	0x24001c8c
 8013118:	24001c40 	.word	0x24001c40
 801311c:	24001c44 	.word	0x24001c44
 8013120:	24001ca0 	.word	0x24001ca0
 8013124:	24001ca8 	.word	0x24001ca8
 8013128:	24001c90 	.word	0x24001c90
 801312c:	240017b8 	.word	0x240017b8
 8013130:	240017b4 	.word	0x240017b4
 8013134:	24001c9c 	.word	0x24001c9c
 8013138:	24001c98 	.word	0x24001c98

0801313c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 801313c:	b480      	push	{r7}
 801313e:	b085      	sub	sp, #20
 8013140:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8013142:	4b2b      	ldr	r3, [pc, #172]	@ (80131f0 <vTaskSwitchContext+0xb4>)
 8013144:	681b      	ldr	r3, [r3, #0]
 8013146:	2b00      	cmp	r3, #0
 8013148:	d003      	beq.n	8013152 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 801314a:	4b2a      	ldr	r3, [pc, #168]	@ (80131f4 <vTaskSwitchContext+0xb8>)
 801314c:	2201      	movs	r2, #1
 801314e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8013150:	e047      	b.n	80131e2 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8013152:	4b28      	ldr	r3, [pc, #160]	@ (80131f4 <vTaskSwitchContext+0xb8>)
 8013154:	2200      	movs	r2, #0
 8013156:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013158:	4b27      	ldr	r3, [pc, #156]	@ (80131f8 <vTaskSwitchContext+0xbc>)
 801315a:	681b      	ldr	r3, [r3, #0]
 801315c:	60fb      	str	r3, [r7, #12]
 801315e:	e011      	b.n	8013184 <vTaskSwitchContext+0x48>
 8013160:	68fb      	ldr	r3, [r7, #12]
 8013162:	2b00      	cmp	r3, #0
 8013164:	d10b      	bne.n	801317e <vTaskSwitchContext+0x42>
	__asm volatile
 8013166:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801316a:	f383 8811 	msr	BASEPRI, r3
 801316e:	f3bf 8f6f 	isb	sy
 8013172:	f3bf 8f4f 	dsb	sy
 8013176:	607b      	str	r3, [r7, #4]
}
 8013178:	bf00      	nop
 801317a:	bf00      	nop
 801317c:	e7fd      	b.n	801317a <vTaskSwitchContext+0x3e>
 801317e:	68fb      	ldr	r3, [r7, #12]
 8013180:	3b01      	subs	r3, #1
 8013182:	60fb      	str	r3, [r7, #12]
 8013184:	491d      	ldr	r1, [pc, #116]	@ (80131fc <vTaskSwitchContext+0xc0>)
 8013186:	68fa      	ldr	r2, [r7, #12]
 8013188:	4613      	mov	r3, r2
 801318a:	009b      	lsls	r3, r3, #2
 801318c:	4413      	add	r3, r2
 801318e:	009b      	lsls	r3, r3, #2
 8013190:	440b      	add	r3, r1
 8013192:	681b      	ldr	r3, [r3, #0]
 8013194:	2b00      	cmp	r3, #0
 8013196:	d0e3      	beq.n	8013160 <vTaskSwitchContext+0x24>
 8013198:	68fa      	ldr	r2, [r7, #12]
 801319a:	4613      	mov	r3, r2
 801319c:	009b      	lsls	r3, r3, #2
 801319e:	4413      	add	r3, r2
 80131a0:	009b      	lsls	r3, r3, #2
 80131a2:	4a16      	ldr	r2, [pc, #88]	@ (80131fc <vTaskSwitchContext+0xc0>)
 80131a4:	4413      	add	r3, r2
 80131a6:	60bb      	str	r3, [r7, #8]
 80131a8:	68bb      	ldr	r3, [r7, #8]
 80131aa:	685b      	ldr	r3, [r3, #4]
 80131ac:	685a      	ldr	r2, [r3, #4]
 80131ae:	68bb      	ldr	r3, [r7, #8]
 80131b0:	605a      	str	r2, [r3, #4]
 80131b2:	68bb      	ldr	r3, [r7, #8]
 80131b4:	685a      	ldr	r2, [r3, #4]
 80131b6:	68bb      	ldr	r3, [r7, #8]
 80131b8:	3308      	adds	r3, #8
 80131ba:	429a      	cmp	r2, r3
 80131bc:	d104      	bne.n	80131c8 <vTaskSwitchContext+0x8c>
 80131be:	68bb      	ldr	r3, [r7, #8]
 80131c0:	685b      	ldr	r3, [r3, #4]
 80131c2:	685a      	ldr	r2, [r3, #4]
 80131c4:	68bb      	ldr	r3, [r7, #8]
 80131c6:	605a      	str	r2, [r3, #4]
 80131c8:	68bb      	ldr	r3, [r7, #8]
 80131ca:	685b      	ldr	r3, [r3, #4]
 80131cc:	68db      	ldr	r3, [r3, #12]
 80131ce:	4a0c      	ldr	r2, [pc, #48]	@ (8013200 <vTaskSwitchContext+0xc4>)
 80131d0:	6013      	str	r3, [r2, #0]
 80131d2:	4a09      	ldr	r2, [pc, #36]	@ (80131f8 <vTaskSwitchContext+0xbc>)
 80131d4:	68fb      	ldr	r3, [r7, #12]
 80131d6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80131d8:	4b09      	ldr	r3, [pc, #36]	@ (8013200 <vTaskSwitchContext+0xc4>)
 80131da:	681b      	ldr	r3, [r3, #0]
 80131dc:	3354      	adds	r3, #84	@ 0x54
 80131de:	4a09      	ldr	r2, [pc, #36]	@ (8013204 <vTaskSwitchContext+0xc8>)
 80131e0:	6013      	str	r3, [r2, #0]
}
 80131e2:	bf00      	nop
 80131e4:	3714      	adds	r7, #20
 80131e6:	46bd      	mov	sp, r7
 80131e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131ec:	4770      	bx	lr
 80131ee:	bf00      	nop
 80131f0:	24001cb0 	.word	0x24001cb0
 80131f4:	24001c9c 	.word	0x24001c9c
 80131f8:	24001c90 	.word	0x24001c90
 80131fc:	240017b8 	.word	0x240017b8
 8013200:	240017b4 	.word	0x240017b4
 8013204:	24000030 	.word	0x24000030

08013208 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8013208:	b580      	push	{r7, lr}
 801320a:	b084      	sub	sp, #16
 801320c:	af00      	add	r7, sp, #0
 801320e:	6078      	str	r0, [r7, #4]
 8013210:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8013212:	687b      	ldr	r3, [r7, #4]
 8013214:	2b00      	cmp	r3, #0
 8013216:	d10b      	bne.n	8013230 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8013218:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801321c:	f383 8811 	msr	BASEPRI, r3
 8013220:	f3bf 8f6f 	isb	sy
 8013224:	f3bf 8f4f 	dsb	sy
 8013228:	60fb      	str	r3, [r7, #12]
}
 801322a:	bf00      	nop
 801322c:	bf00      	nop
 801322e:	e7fd      	b.n	801322c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8013230:	4b07      	ldr	r3, [pc, #28]	@ (8013250 <vTaskPlaceOnEventList+0x48>)
 8013232:	681b      	ldr	r3, [r3, #0]
 8013234:	3318      	adds	r3, #24
 8013236:	4619      	mov	r1, r3
 8013238:	6878      	ldr	r0, [r7, #4]
 801323a:	f7fe faa2 	bl	8011782 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801323e:	2101      	movs	r1, #1
 8013240:	6838      	ldr	r0, [r7, #0]
 8013242:	f000 fd8f 	bl	8013d64 <prvAddCurrentTaskToDelayedList>
}
 8013246:	bf00      	nop
 8013248:	3710      	adds	r7, #16
 801324a:	46bd      	mov	sp, r7
 801324c:	bd80      	pop	{r7, pc}
 801324e:	bf00      	nop
 8013250:	240017b4 	.word	0x240017b4

08013254 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8013254:	b580      	push	{r7, lr}
 8013256:	b086      	sub	sp, #24
 8013258:	af00      	add	r7, sp, #0
 801325a:	60f8      	str	r0, [r7, #12]
 801325c:	60b9      	str	r1, [r7, #8]
 801325e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8013260:	68fb      	ldr	r3, [r7, #12]
 8013262:	2b00      	cmp	r3, #0
 8013264:	d10b      	bne.n	801327e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8013266:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801326a:	f383 8811 	msr	BASEPRI, r3
 801326e:	f3bf 8f6f 	isb	sy
 8013272:	f3bf 8f4f 	dsb	sy
 8013276:	617b      	str	r3, [r7, #20]
}
 8013278:	bf00      	nop
 801327a:	bf00      	nop
 801327c:	e7fd      	b.n	801327a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801327e:	4b0a      	ldr	r3, [pc, #40]	@ (80132a8 <vTaskPlaceOnEventListRestricted+0x54>)
 8013280:	681b      	ldr	r3, [r3, #0]
 8013282:	3318      	adds	r3, #24
 8013284:	4619      	mov	r1, r3
 8013286:	68f8      	ldr	r0, [r7, #12]
 8013288:	f7fe fa57 	bl	801173a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 801328c:	687b      	ldr	r3, [r7, #4]
 801328e:	2b00      	cmp	r3, #0
 8013290:	d002      	beq.n	8013298 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8013292:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8013296:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8013298:	6879      	ldr	r1, [r7, #4]
 801329a:	68b8      	ldr	r0, [r7, #8]
 801329c:	f000 fd62 	bl	8013d64 <prvAddCurrentTaskToDelayedList>
	}
 80132a0:	bf00      	nop
 80132a2:	3718      	adds	r7, #24
 80132a4:	46bd      	mov	sp, r7
 80132a6:	bd80      	pop	{r7, pc}
 80132a8:	240017b4 	.word	0x240017b4

080132ac <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80132ac:	b580      	push	{r7, lr}
 80132ae:	b086      	sub	sp, #24
 80132b0:	af00      	add	r7, sp, #0
 80132b2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80132b4:	687b      	ldr	r3, [r7, #4]
 80132b6:	68db      	ldr	r3, [r3, #12]
 80132b8:	68db      	ldr	r3, [r3, #12]
 80132ba:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80132bc:	693b      	ldr	r3, [r7, #16]
 80132be:	2b00      	cmp	r3, #0
 80132c0:	d10b      	bne.n	80132da <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80132c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80132c6:	f383 8811 	msr	BASEPRI, r3
 80132ca:	f3bf 8f6f 	isb	sy
 80132ce:	f3bf 8f4f 	dsb	sy
 80132d2:	60fb      	str	r3, [r7, #12]
}
 80132d4:	bf00      	nop
 80132d6:	bf00      	nop
 80132d8:	e7fd      	b.n	80132d6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80132da:	693b      	ldr	r3, [r7, #16]
 80132dc:	3318      	adds	r3, #24
 80132de:	4618      	mov	r0, r3
 80132e0:	f7fe fa88 	bl	80117f4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80132e4:	4b1d      	ldr	r3, [pc, #116]	@ (801335c <xTaskRemoveFromEventList+0xb0>)
 80132e6:	681b      	ldr	r3, [r3, #0]
 80132e8:	2b00      	cmp	r3, #0
 80132ea:	d11d      	bne.n	8013328 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80132ec:	693b      	ldr	r3, [r7, #16]
 80132ee:	3304      	adds	r3, #4
 80132f0:	4618      	mov	r0, r3
 80132f2:	f7fe fa7f 	bl	80117f4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80132f6:	693b      	ldr	r3, [r7, #16]
 80132f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80132fa:	4b19      	ldr	r3, [pc, #100]	@ (8013360 <xTaskRemoveFromEventList+0xb4>)
 80132fc:	681b      	ldr	r3, [r3, #0]
 80132fe:	429a      	cmp	r2, r3
 8013300:	d903      	bls.n	801330a <xTaskRemoveFromEventList+0x5e>
 8013302:	693b      	ldr	r3, [r7, #16]
 8013304:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013306:	4a16      	ldr	r2, [pc, #88]	@ (8013360 <xTaskRemoveFromEventList+0xb4>)
 8013308:	6013      	str	r3, [r2, #0]
 801330a:	693b      	ldr	r3, [r7, #16]
 801330c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801330e:	4613      	mov	r3, r2
 8013310:	009b      	lsls	r3, r3, #2
 8013312:	4413      	add	r3, r2
 8013314:	009b      	lsls	r3, r3, #2
 8013316:	4a13      	ldr	r2, [pc, #76]	@ (8013364 <xTaskRemoveFromEventList+0xb8>)
 8013318:	441a      	add	r2, r3
 801331a:	693b      	ldr	r3, [r7, #16]
 801331c:	3304      	adds	r3, #4
 801331e:	4619      	mov	r1, r3
 8013320:	4610      	mov	r0, r2
 8013322:	f7fe fa0a 	bl	801173a <vListInsertEnd>
 8013326:	e005      	b.n	8013334 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8013328:	693b      	ldr	r3, [r7, #16]
 801332a:	3318      	adds	r3, #24
 801332c:	4619      	mov	r1, r3
 801332e:	480e      	ldr	r0, [pc, #56]	@ (8013368 <xTaskRemoveFromEventList+0xbc>)
 8013330:	f7fe fa03 	bl	801173a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8013334:	693b      	ldr	r3, [r7, #16]
 8013336:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013338:	4b0c      	ldr	r3, [pc, #48]	@ (801336c <xTaskRemoveFromEventList+0xc0>)
 801333a:	681b      	ldr	r3, [r3, #0]
 801333c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801333e:	429a      	cmp	r2, r3
 8013340:	d905      	bls.n	801334e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8013342:	2301      	movs	r3, #1
 8013344:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8013346:	4b0a      	ldr	r3, [pc, #40]	@ (8013370 <xTaskRemoveFromEventList+0xc4>)
 8013348:	2201      	movs	r2, #1
 801334a:	601a      	str	r2, [r3, #0]
 801334c:	e001      	b.n	8013352 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 801334e:	2300      	movs	r3, #0
 8013350:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8013352:	697b      	ldr	r3, [r7, #20]
}
 8013354:	4618      	mov	r0, r3
 8013356:	3718      	adds	r7, #24
 8013358:	46bd      	mov	sp, r7
 801335a:	bd80      	pop	{r7, pc}
 801335c:	24001cb0 	.word	0x24001cb0
 8013360:	24001c90 	.word	0x24001c90
 8013364:	240017b8 	.word	0x240017b8
 8013368:	24001c48 	.word	0x24001c48
 801336c:	240017b4 	.word	0x240017b4
 8013370:	24001c9c 	.word	0x24001c9c

08013374 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8013374:	b480      	push	{r7}
 8013376:	b083      	sub	sp, #12
 8013378:	af00      	add	r7, sp, #0
 801337a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 801337c:	4b06      	ldr	r3, [pc, #24]	@ (8013398 <vTaskInternalSetTimeOutState+0x24>)
 801337e:	681a      	ldr	r2, [r3, #0]
 8013380:	687b      	ldr	r3, [r7, #4]
 8013382:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8013384:	4b05      	ldr	r3, [pc, #20]	@ (801339c <vTaskInternalSetTimeOutState+0x28>)
 8013386:	681a      	ldr	r2, [r3, #0]
 8013388:	687b      	ldr	r3, [r7, #4]
 801338a:	605a      	str	r2, [r3, #4]
}
 801338c:	bf00      	nop
 801338e:	370c      	adds	r7, #12
 8013390:	46bd      	mov	sp, r7
 8013392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013396:	4770      	bx	lr
 8013398:	24001ca0 	.word	0x24001ca0
 801339c:	24001c8c 	.word	0x24001c8c

080133a0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80133a0:	b580      	push	{r7, lr}
 80133a2:	b088      	sub	sp, #32
 80133a4:	af00      	add	r7, sp, #0
 80133a6:	6078      	str	r0, [r7, #4]
 80133a8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80133aa:	687b      	ldr	r3, [r7, #4]
 80133ac:	2b00      	cmp	r3, #0
 80133ae:	d10b      	bne.n	80133c8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80133b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80133b4:	f383 8811 	msr	BASEPRI, r3
 80133b8:	f3bf 8f6f 	isb	sy
 80133bc:	f3bf 8f4f 	dsb	sy
 80133c0:	613b      	str	r3, [r7, #16]
}
 80133c2:	bf00      	nop
 80133c4:	bf00      	nop
 80133c6:	e7fd      	b.n	80133c4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80133c8:	683b      	ldr	r3, [r7, #0]
 80133ca:	2b00      	cmp	r3, #0
 80133cc:	d10b      	bne.n	80133e6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80133ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80133d2:	f383 8811 	msr	BASEPRI, r3
 80133d6:	f3bf 8f6f 	isb	sy
 80133da:	f3bf 8f4f 	dsb	sy
 80133de:	60fb      	str	r3, [r7, #12]
}
 80133e0:	bf00      	nop
 80133e2:	bf00      	nop
 80133e4:	e7fd      	b.n	80133e2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80133e6:	f001 fa5f 	bl	80148a8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80133ea:	4b1d      	ldr	r3, [pc, #116]	@ (8013460 <xTaskCheckForTimeOut+0xc0>)
 80133ec:	681b      	ldr	r3, [r3, #0]
 80133ee:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80133f0:	687b      	ldr	r3, [r7, #4]
 80133f2:	685b      	ldr	r3, [r3, #4]
 80133f4:	69ba      	ldr	r2, [r7, #24]
 80133f6:	1ad3      	subs	r3, r2, r3
 80133f8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80133fa:	683b      	ldr	r3, [r7, #0]
 80133fc:	681b      	ldr	r3, [r3, #0]
 80133fe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8013402:	d102      	bne.n	801340a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8013404:	2300      	movs	r3, #0
 8013406:	61fb      	str	r3, [r7, #28]
 8013408:	e023      	b.n	8013452 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 801340a:	687b      	ldr	r3, [r7, #4]
 801340c:	681a      	ldr	r2, [r3, #0]
 801340e:	4b15      	ldr	r3, [pc, #84]	@ (8013464 <xTaskCheckForTimeOut+0xc4>)
 8013410:	681b      	ldr	r3, [r3, #0]
 8013412:	429a      	cmp	r2, r3
 8013414:	d007      	beq.n	8013426 <xTaskCheckForTimeOut+0x86>
 8013416:	687b      	ldr	r3, [r7, #4]
 8013418:	685b      	ldr	r3, [r3, #4]
 801341a:	69ba      	ldr	r2, [r7, #24]
 801341c:	429a      	cmp	r2, r3
 801341e:	d302      	bcc.n	8013426 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8013420:	2301      	movs	r3, #1
 8013422:	61fb      	str	r3, [r7, #28]
 8013424:	e015      	b.n	8013452 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8013426:	683b      	ldr	r3, [r7, #0]
 8013428:	681b      	ldr	r3, [r3, #0]
 801342a:	697a      	ldr	r2, [r7, #20]
 801342c:	429a      	cmp	r2, r3
 801342e:	d20b      	bcs.n	8013448 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8013430:	683b      	ldr	r3, [r7, #0]
 8013432:	681a      	ldr	r2, [r3, #0]
 8013434:	697b      	ldr	r3, [r7, #20]
 8013436:	1ad2      	subs	r2, r2, r3
 8013438:	683b      	ldr	r3, [r7, #0]
 801343a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 801343c:	6878      	ldr	r0, [r7, #4]
 801343e:	f7ff ff99 	bl	8013374 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8013442:	2300      	movs	r3, #0
 8013444:	61fb      	str	r3, [r7, #28]
 8013446:	e004      	b.n	8013452 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8013448:	683b      	ldr	r3, [r7, #0]
 801344a:	2200      	movs	r2, #0
 801344c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 801344e:	2301      	movs	r3, #1
 8013450:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8013452:	f001 fa5b 	bl	801490c <vPortExitCritical>

	return xReturn;
 8013456:	69fb      	ldr	r3, [r7, #28]
}
 8013458:	4618      	mov	r0, r3
 801345a:	3720      	adds	r7, #32
 801345c:	46bd      	mov	sp, r7
 801345e:	bd80      	pop	{r7, pc}
 8013460:	24001c8c 	.word	0x24001c8c
 8013464:	24001ca0 	.word	0x24001ca0

08013468 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8013468:	b480      	push	{r7}
 801346a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 801346c:	4b03      	ldr	r3, [pc, #12]	@ (801347c <vTaskMissedYield+0x14>)
 801346e:	2201      	movs	r2, #1
 8013470:	601a      	str	r2, [r3, #0]
}
 8013472:	bf00      	nop
 8013474:	46bd      	mov	sp, r7
 8013476:	f85d 7b04 	ldr.w	r7, [sp], #4
 801347a:	4770      	bx	lr
 801347c:	24001c9c 	.word	0x24001c9c

08013480 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8013480:	b580      	push	{r7, lr}
 8013482:	b082      	sub	sp, #8
 8013484:	af00      	add	r7, sp, #0
 8013486:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8013488:	f000 f852 	bl	8013530 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 801348c:	4b06      	ldr	r3, [pc, #24]	@ (80134a8 <prvIdleTask+0x28>)
 801348e:	681b      	ldr	r3, [r3, #0]
 8013490:	2b01      	cmp	r3, #1
 8013492:	d9f9      	bls.n	8013488 <prvIdleTask+0x8>
			{
				taskYIELD();
 8013494:	4b05      	ldr	r3, [pc, #20]	@ (80134ac <prvIdleTask+0x2c>)
 8013496:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801349a:	601a      	str	r2, [r3, #0]
 801349c:	f3bf 8f4f 	dsb	sy
 80134a0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80134a4:	e7f0      	b.n	8013488 <prvIdleTask+0x8>
 80134a6:	bf00      	nop
 80134a8:	240017b8 	.word	0x240017b8
 80134ac:	e000ed04 	.word	0xe000ed04

080134b0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80134b0:	b580      	push	{r7, lr}
 80134b2:	b082      	sub	sp, #8
 80134b4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80134b6:	2300      	movs	r3, #0
 80134b8:	607b      	str	r3, [r7, #4]
 80134ba:	e00c      	b.n	80134d6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80134bc:	687a      	ldr	r2, [r7, #4]
 80134be:	4613      	mov	r3, r2
 80134c0:	009b      	lsls	r3, r3, #2
 80134c2:	4413      	add	r3, r2
 80134c4:	009b      	lsls	r3, r3, #2
 80134c6:	4a12      	ldr	r2, [pc, #72]	@ (8013510 <prvInitialiseTaskLists+0x60>)
 80134c8:	4413      	add	r3, r2
 80134ca:	4618      	mov	r0, r3
 80134cc:	f7fe f908 	bl	80116e0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80134d0:	687b      	ldr	r3, [r7, #4]
 80134d2:	3301      	adds	r3, #1
 80134d4:	607b      	str	r3, [r7, #4]
 80134d6:	687b      	ldr	r3, [r7, #4]
 80134d8:	2b37      	cmp	r3, #55	@ 0x37
 80134da:	d9ef      	bls.n	80134bc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80134dc:	480d      	ldr	r0, [pc, #52]	@ (8013514 <prvInitialiseTaskLists+0x64>)
 80134de:	f7fe f8ff 	bl	80116e0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80134e2:	480d      	ldr	r0, [pc, #52]	@ (8013518 <prvInitialiseTaskLists+0x68>)
 80134e4:	f7fe f8fc 	bl	80116e0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80134e8:	480c      	ldr	r0, [pc, #48]	@ (801351c <prvInitialiseTaskLists+0x6c>)
 80134ea:	f7fe f8f9 	bl	80116e0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80134ee:	480c      	ldr	r0, [pc, #48]	@ (8013520 <prvInitialiseTaskLists+0x70>)
 80134f0:	f7fe f8f6 	bl	80116e0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80134f4:	480b      	ldr	r0, [pc, #44]	@ (8013524 <prvInitialiseTaskLists+0x74>)
 80134f6:	f7fe f8f3 	bl	80116e0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80134fa:	4b0b      	ldr	r3, [pc, #44]	@ (8013528 <prvInitialiseTaskLists+0x78>)
 80134fc:	4a05      	ldr	r2, [pc, #20]	@ (8013514 <prvInitialiseTaskLists+0x64>)
 80134fe:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8013500:	4b0a      	ldr	r3, [pc, #40]	@ (801352c <prvInitialiseTaskLists+0x7c>)
 8013502:	4a05      	ldr	r2, [pc, #20]	@ (8013518 <prvInitialiseTaskLists+0x68>)
 8013504:	601a      	str	r2, [r3, #0]
}
 8013506:	bf00      	nop
 8013508:	3708      	adds	r7, #8
 801350a:	46bd      	mov	sp, r7
 801350c:	bd80      	pop	{r7, pc}
 801350e:	bf00      	nop
 8013510:	240017b8 	.word	0x240017b8
 8013514:	24001c18 	.word	0x24001c18
 8013518:	24001c2c 	.word	0x24001c2c
 801351c:	24001c48 	.word	0x24001c48
 8013520:	24001c5c 	.word	0x24001c5c
 8013524:	24001c74 	.word	0x24001c74
 8013528:	24001c40 	.word	0x24001c40
 801352c:	24001c44 	.word	0x24001c44

08013530 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8013530:	b580      	push	{r7, lr}
 8013532:	b082      	sub	sp, #8
 8013534:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8013536:	e019      	b.n	801356c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8013538:	f001 f9b6 	bl	80148a8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801353c:	4b10      	ldr	r3, [pc, #64]	@ (8013580 <prvCheckTasksWaitingTermination+0x50>)
 801353e:	68db      	ldr	r3, [r3, #12]
 8013540:	68db      	ldr	r3, [r3, #12]
 8013542:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013544:	687b      	ldr	r3, [r7, #4]
 8013546:	3304      	adds	r3, #4
 8013548:	4618      	mov	r0, r3
 801354a:	f7fe f953 	bl	80117f4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 801354e:	4b0d      	ldr	r3, [pc, #52]	@ (8013584 <prvCheckTasksWaitingTermination+0x54>)
 8013550:	681b      	ldr	r3, [r3, #0]
 8013552:	3b01      	subs	r3, #1
 8013554:	4a0b      	ldr	r2, [pc, #44]	@ (8013584 <prvCheckTasksWaitingTermination+0x54>)
 8013556:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8013558:	4b0b      	ldr	r3, [pc, #44]	@ (8013588 <prvCheckTasksWaitingTermination+0x58>)
 801355a:	681b      	ldr	r3, [r3, #0]
 801355c:	3b01      	subs	r3, #1
 801355e:	4a0a      	ldr	r2, [pc, #40]	@ (8013588 <prvCheckTasksWaitingTermination+0x58>)
 8013560:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8013562:	f001 f9d3 	bl	801490c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8013566:	6878      	ldr	r0, [r7, #4]
 8013568:	f000 f810 	bl	801358c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801356c:	4b06      	ldr	r3, [pc, #24]	@ (8013588 <prvCheckTasksWaitingTermination+0x58>)
 801356e:	681b      	ldr	r3, [r3, #0]
 8013570:	2b00      	cmp	r3, #0
 8013572:	d1e1      	bne.n	8013538 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8013574:	bf00      	nop
 8013576:	bf00      	nop
 8013578:	3708      	adds	r7, #8
 801357a:	46bd      	mov	sp, r7
 801357c:	bd80      	pop	{r7, pc}
 801357e:	bf00      	nop
 8013580:	24001c5c 	.word	0x24001c5c
 8013584:	24001c88 	.word	0x24001c88
 8013588:	24001c70 	.word	0x24001c70

0801358c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 801358c:	b580      	push	{r7, lr}
 801358e:	b084      	sub	sp, #16
 8013590:	af00      	add	r7, sp, #0
 8013592:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8013594:	687b      	ldr	r3, [r7, #4]
 8013596:	3354      	adds	r3, #84	@ 0x54
 8013598:	4618      	mov	r0, r3
 801359a:	f009 fc39 	bl	801ce10 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 801359e:	687b      	ldr	r3, [r7, #4]
 80135a0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80135a4:	2b00      	cmp	r3, #0
 80135a6:	d108      	bne.n	80135ba <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80135a8:	687b      	ldr	r3, [r7, #4]
 80135aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80135ac:	4618      	mov	r0, r3
 80135ae:	f001 fb6b 	bl	8014c88 <vPortFree>
				vPortFree( pxTCB );
 80135b2:	6878      	ldr	r0, [r7, #4]
 80135b4:	f001 fb68 	bl	8014c88 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80135b8:	e019      	b.n	80135ee <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80135ba:	687b      	ldr	r3, [r7, #4]
 80135bc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80135c0:	2b01      	cmp	r3, #1
 80135c2:	d103      	bne.n	80135cc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80135c4:	6878      	ldr	r0, [r7, #4]
 80135c6:	f001 fb5f 	bl	8014c88 <vPortFree>
	}
 80135ca:	e010      	b.n	80135ee <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80135cc:	687b      	ldr	r3, [r7, #4]
 80135ce:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80135d2:	2b02      	cmp	r3, #2
 80135d4:	d00b      	beq.n	80135ee <prvDeleteTCB+0x62>
	__asm volatile
 80135d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80135da:	f383 8811 	msr	BASEPRI, r3
 80135de:	f3bf 8f6f 	isb	sy
 80135e2:	f3bf 8f4f 	dsb	sy
 80135e6:	60fb      	str	r3, [r7, #12]
}
 80135e8:	bf00      	nop
 80135ea:	bf00      	nop
 80135ec:	e7fd      	b.n	80135ea <prvDeleteTCB+0x5e>
	}
 80135ee:	bf00      	nop
 80135f0:	3710      	adds	r7, #16
 80135f2:	46bd      	mov	sp, r7
 80135f4:	bd80      	pop	{r7, pc}
	...

080135f8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80135f8:	b480      	push	{r7}
 80135fa:	b083      	sub	sp, #12
 80135fc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80135fe:	4b0c      	ldr	r3, [pc, #48]	@ (8013630 <prvResetNextTaskUnblockTime+0x38>)
 8013600:	681b      	ldr	r3, [r3, #0]
 8013602:	681b      	ldr	r3, [r3, #0]
 8013604:	2b00      	cmp	r3, #0
 8013606:	d104      	bne.n	8013612 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8013608:	4b0a      	ldr	r3, [pc, #40]	@ (8013634 <prvResetNextTaskUnblockTime+0x3c>)
 801360a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801360e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8013610:	e008      	b.n	8013624 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013612:	4b07      	ldr	r3, [pc, #28]	@ (8013630 <prvResetNextTaskUnblockTime+0x38>)
 8013614:	681b      	ldr	r3, [r3, #0]
 8013616:	68db      	ldr	r3, [r3, #12]
 8013618:	68db      	ldr	r3, [r3, #12]
 801361a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 801361c:	687b      	ldr	r3, [r7, #4]
 801361e:	685b      	ldr	r3, [r3, #4]
 8013620:	4a04      	ldr	r2, [pc, #16]	@ (8013634 <prvResetNextTaskUnblockTime+0x3c>)
 8013622:	6013      	str	r3, [r2, #0]
}
 8013624:	bf00      	nop
 8013626:	370c      	adds	r7, #12
 8013628:	46bd      	mov	sp, r7
 801362a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801362e:	4770      	bx	lr
 8013630:	24001c40 	.word	0x24001c40
 8013634:	24001ca8 	.word	0x24001ca8

08013638 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8013638:	b480      	push	{r7}
 801363a:	b083      	sub	sp, #12
 801363c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801363e:	4b0b      	ldr	r3, [pc, #44]	@ (801366c <xTaskGetSchedulerState+0x34>)
 8013640:	681b      	ldr	r3, [r3, #0]
 8013642:	2b00      	cmp	r3, #0
 8013644:	d102      	bne.n	801364c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8013646:	2301      	movs	r3, #1
 8013648:	607b      	str	r3, [r7, #4]
 801364a:	e008      	b.n	801365e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801364c:	4b08      	ldr	r3, [pc, #32]	@ (8013670 <xTaskGetSchedulerState+0x38>)
 801364e:	681b      	ldr	r3, [r3, #0]
 8013650:	2b00      	cmp	r3, #0
 8013652:	d102      	bne.n	801365a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8013654:	2302      	movs	r3, #2
 8013656:	607b      	str	r3, [r7, #4]
 8013658:	e001      	b.n	801365e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 801365a:	2300      	movs	r3, #0
 801365c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 801365e:	687b      	ldr	r3, [r7, #4]
	}
 8013660:	4618      	mov	r0, r3
 8013662:	370c      	adds	r7, #12
 8013664:	46bd      	mov	sp, r7
 8013666:	f85d 7b04 	ldr.w	r7, [sp], #4
 801366a:	4770      	bx	lr
 801366c:	24001c94 	.word	0x24001c94
 8013670:	24001cb0 	.word	0x24001cb0

08013674 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8013674:	b580      	push	{r7, lr}
 8013676:	b084      	sub	sp, #16
 8013678:	af00      	add	r7, sp, #0
 801367a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 801367c:	687b      	ldr	r3, [r7, #4]
 801367e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8013680:	2300      	movs	r3, #0
 8013682:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8013684:	687b      	ldr	r3, [r7, #4]
 8013686:	2b00      	cmp	r3, #0
 8013688:	d051      	beq.n	801372e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 801368a:	68bb      	ldr	r3, [r7, #8]
 801368c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801368e:	4b2a      	ldr	r3, [pc, #168]	@ (8013738 <xTaskPriorityInherit+0xc4>)
 8013690:	681b      	ldr	r3, [r3, #0]
 8013692:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013694:	429a      	cmp	r2, r3
 8013696:	d241      	bcs.n	801371c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8013698:	68bb      	ldr	r3, [r7, #8]
 801369a:	699b      	ldr	r3, [r3, #24]
 801369c:	2b00      	cmp	r3, #0
 801369e:	db06      	blt.n	80136ae <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80136a0:	4b25      	ldr	r3, [pc, #148]	@ (8013738 <xTaskPriorityInherit+0xc4>)
 80136a2:	681b      	ldr	r3, [r3, #0]
 80136a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80136a6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80136aa:	68bb      	ldr	r3, [r7, #8]
 80136ac:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80136ae:	68bb      	ldr	r3, [r7, #8]
 80136b0:	6959      	ldr	r1, [r3, #20]
 80136b2:	68bb      	ldr	r3, [r7, #8]
 80136b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80136b6:	4613      	mov	r3, r2
 80136b8:	009b      	lsls	r3, r3, #2
 80136ba:	4413      	add	r3, r2
 80136bc:	009b      	lsls	r3, r3, #2
 80136be:	4a1f      	ldr	r2, [pc, #124]	@ (801373c <xTaskPriorityInherit+0xc8>)
 80136c0:	4413      	add	r3, r2
 80136c2:	4299      	cmp	r1, r3
 80136c4:	d122      	bne.n	801370c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80136c6:	68bb      	ldr	r3, [r7, #8]
 80136c8:	3304      	adds	r3, #4
 80136ca:	4618      	mov	r0, r3
 80136cc:	f7fe f892 	bl	80117f4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80136d0:	4b19      	ldr	r3, [pc, #100]	@ (8013738 <xTaskPriorityInherit+0xc4>)
 80136d2:	681b      	ldr	r3, [r3, #0]
 80136d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80136d6:	68bb      	ldr	r3, [r7, #8]
 80136d8:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80136da:	68bb      	ldr	r3, [r7, #8]
 80136dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80136de:	4b18      	ldr	r3, [pc, #96]	@ (8013740 <xTaskPriorityInherit+0xcc>)
 80136e0:	681b      	ldr	r3, [r3, #0]
 80136e2:	429a      	cmp	r2, r3
 80136e4:	d903      	bls.n	80136ee <xTaskPriorityInherit+0x7a>
 80136e6:	68bb      	ldr	r3, [r7, #8]
 80136e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80136ea:	4a15      	ldr	r2, [pc, #84]	@ (8013740 <xTaskPriorityInherit+0xcc>)
 80136ec:	6013      	str	r3, [r2, #0]
 80136ee:	68bb      	ldr	r3, [r7, #8]
 80136f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80136f2:	4613      	mov	r3, r2
 80136f4:	009b      	lsls	r3, r3, #2
 80136f6:	4413      	add	r3, r2
 80136f8:	009b      	lsls	r3, r3, #2
 80136fa:	4a10      	ldr	r2, [pc, #64]	@ (801373c <xTaskPriorityInherit+0xc8>)
 80136fc:	441a      	add	r2, r3
 80136fe:	68bb      	ldr	r3, [r7, #8]
 8013700:	3304      	adds	r3, #4
 8013702:	4619      	mov	r1, r3
 8013704:	4610      	mov	r0, r2
 8013706:	f7fe f818 	bl	801173a <vListInsertEnd>
 801370a:	e004      	b.n	8013716 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801370c:	4b0a      	ldr	r3, [pc, #40]	@ (8013738 <xTaskPriorityInherit+0xc4>)
 801370e:	681b      	ldr	r3, [r3, #0]
 8013710:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013712:	68bb      	ldr	r3, [r7, #8]
 8013714:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8013716:	2301      	movs	r3, #1
 8013718:	60fb      	str	r3, [r7, #12]
 801371a:	e008      	b.n	801372e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 801371c:	68bb      	ldr	r3, [r7, #8]
 801371e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8013720:	4b05      	ldr	r3, [pc, #20]	@ (8013738 <xTaskPriorityInherit+0xc4>)
 8013722:	681b      	ldr	r3, [r3, #0]
 8013724:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013726:	429a      	cmp	r2, r3
 8013728:	d201      	bcs.n	801372e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 801372a:	2301      	movs	r3, #1
 801372c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801372e:	68fb      	ldr	r3, [r7, #12]
	}
 8013730:	4618      	mov	r0, r3
 8013732:	3710      	adds	r7, #16
 8013734:	46bd      	mov	sp, r7
 8013736:	bd80      	pop	{r7, pc}
 8013738:	240017b4 	.word	0x240017b4
 801373c:	240017b8 	.word	0x240017b8
 8013740:	24001c90 	.word	0x24001c90

08013744 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8013744:	b580      	push	{r7, lr}
 8013746:	b086      	sub	sp, #24
 8013748:	af00      	add	r7, sp, #0
 801374a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 801374c:	687b      	ldr	r3, [r7, #4]
 801374e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8013750:	2300      	movs	r3, #0
 8013752:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8013754:	687b      	ldr	r3, [r7, #4]
 8013756:	2b00      	cmp	r3, #0
 8013758:	d058      	beq.n	801380c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 801375a:	4b2f      	ldr	r3, [pc, #188]	@ (8013818 <xTaskPriorityDisinherit+0xd4>)
 801375c:	681b      	ldr	r3, [r3, #0]
 801375e:	693a      	ldr	r2, [r7, #16]
 8013760:	429a      	cmp	r2, r3
 8013762:	d00b      	beq.n	801377c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8013764:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013768:	f383 8811 	msr	BASEPRI, r3
 801376c:	f3bf 8f6f 	isb	sy
 8013770:	f3bf 8f4f 	dsb	sy
 8013774:	60fb      	str	r3, [r7, #12]
}
 8013776:	bf00      	nop
 8013778:	bf00      	nop
 801377a:	e7fd      	b.n	8013778 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 801377c:	693b      	ldr	r3, [r7, #16]
 801377e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8013780:	2b00      	cmp	r3, #0
 8013782:	d10b      	bne.n	801379c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8013784:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013788:	f383 8811 	msr	BASEPRI, r3
 801378c:	f3bf 8f6f 	isb	sy
 8013790:	f3bf 8f4f 	dsb	sy
 8013794:	60bb      	str	r3, [r7, #8]
}
 8013796:	bf00      	nop
 8013798:	bf00      	nop
 801379a:	e7fd      	b.n	8013798 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 801379c:	693b      	ldr	r3, [r7, #16]
 801379e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80137a0:	1e5a      	subs	r2, r3, #1
 80137a2:	693b      	ldr	r3, [r7, #16]
 80137a4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80137a6:	693b      	ldr	r3, [r7, #16]
 80137a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80137aa:	693b      	ldr	r3, [r7, #16]
 80137ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80137ae:	429a      	cmp	r2, r3
 80137b0:	d02c      	beq.n	801380c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80137b2:	693b      	ldr	r3, [r7, #16]
 80137b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80137b6:	2b00      	cmp	r3, #0
 80137b8:	d128      	bne.n	801380c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80137ba:	693b      	ldr	r3, [r7, #16]
 80137bc:	3304      	adds	r3, #4
 80137be:	4618      	mov	r0, r3
 80137c0:	f7fe f818 	bl	80117f4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80137c4:	693b      	ldr	r3, [r7, #16]
 80137c6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80137c8:	693b      	ldr	r3, [r7, #16]
 80137ca:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80137cc:	693b      	ldr	r3, [r7, #16]
 80137ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80137d0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80137d4:	693b      	ldr	r3, [r7, #16]
 80137d6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80137d8:	693b      	ldr	r3, [r7, #16]
 80137da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80137dc:	4b0f      	ldr	r3, [pc, #60]	@ (801381c <xTaskPriorityDisinherit+0xd8>)
 80137de:	681b      	ldr	r3, [r3, #0]
 80137e0:	429a      	cmp	r2, r3
 80137e2:	d903      	bls.n	80137ec <xTaskPriorityDisinherit+0xa8>
 80137e4:	693b      	ldr	r3, [r7, #16]
 80137e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80137e8:	4a0c      	ldr	r2, [pc, #48]	@ (801381c <xTaskPriorityDisinherit+0xd8>)
 80137ea:	6013      	str	r3, [r2, #0]
 80137ec:	693b      	ldr	r3, [r7, #16]
 80137ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80137f0:	4613      	mov	r3, r2
 80137f2:	009b      	lsls	r3, r3, #2
 80137f4:	4413      	add	r3, r2
 80137f6:	009b      	lsls	r3, r3, #2
 80137f8:	4a09      	ldr	r2, [pc, #36]	@ (8013820 <xTaskPriorityDisinherit+0xdc>)
 80137fa:	441a      	add	r2, r3
 80137fc:	693b      	ldr	r3, [r7, #16]
 80137fe:	3304      	adds	r3, #4
 8013800:	4619      	mov	r1, r3
 8013802:	4610      	mov	r0, r2
 8013804:	f7fd ff99 	bl	801173a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8013808:	2301      	movs	r3, #1
 801380a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801380c:	697b      	ldr	r3, [r7, #20]
	}
 801380e:	4618      	mov	r0, r3
 8013810:	3718      	adds	r7, #24
 8013812:	46bd      	mov	sp, r7
 8013814:	bd80      	pop	{r7, pc}
 8013816:	bf00      	nop
 8013818:	240017b4 	.word	0x240017b4
 801381c:	24001c90 	.word	0x24001c90
 8013820:	240017b8 	.word	0x240017b8

08013824 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8013824:	b580      	push	{r7, lr}
 8013826:	b088      	sub	sp, #32
 8013828:	af00      	add	r7, sp, #0
 801382a:	6078      	str	r0, [r7, #4]
 801382c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 801382e:	687b      	ldr	r3, [r7, #4]
 8013830:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8013832:	2301      	movs	r3, #1
 8013834:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8013836:	687b      	ldr	r3, [r7, #4]
 8013838:	2b00      	cmp	r3, #0
 801383a:	d06c      	beq.n	8013916 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 801383c:	69bb      	ldr	r3, [r7, #24]
 801383e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8013840:	2b00      	cmp	r3, #0
 8013842:	d10b      	bne.n	801385c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8013844:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013848:	f383 8811 	msr	BASEPRI, r3
 801384c:	f3bf 8f6f 	isb	sy
 8013850:	f3bf 8f4f 	dsb	sy
 8013854:	60fb      	str	r3, [r7, #12]
}
 8013856:	bf00      	nop
 8013858:	bf00      	nop
 801385a:	e7fd      	b.n	8013858 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 801385c:	69bb      	ldr	r3, [r7, #24]
 801385e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8013860:	683a      	ldr	r2, [r7, #0]
 8013862:	429a      	cmp	r2, r3
 8013864:	d902      	bls.n	801386c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8013866:	683b      	ldr	r3, [r7, #0]
 8013868:	61fb      	str	r3, [r7, #28]
 801386a:	e002      	b.n	8013872 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 801386c:	69bb      	ldr	r3, [r7, #24]
 801386e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8013870:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8013872:	69bb      	ldr	r3, [r7, #24]
 8013874:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013876:	69fa      	ldr	r2, [r7, #28]
 8013878:	429a      	cmp	r2, r3
 801387a:	d04c      	beq.n	8013916 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 801387c:	69bb      	ldr	r3, [r7, #24]
 801387e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8013880:	697a      	ldr	r2, [r7, #20]
 8013882:	429a      	cmp	r2, r3
 8013884:	d147      	bne.n	8013916 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8013886:	4b26      	ldr	r3, [pc, #152]	@ (8013920 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8013888:	681b      	ldr	r3, [r3, #0]
 801388a:	69ba      	ldr	r2, [r7, #24]
 801388c:	429a      	cmp	r2, r3
 801388e:	d10b      	bne.n	80138a8 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8013890:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013894:	f383 8811 	msr	BASEPRI, r3
 8013898:	f3bf 8f6f 	isb	sy
 801389c:	f3bf 8f4f 	dsb	sy
 80138a0:	60bb      	str	r3, [r7, #8]
}
 80138a2:	bf00      	nop
 80138a4:	bf00      	nop
 80138a6:	e7fd      	b.n	80138a4 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80138a8:	69bb      	ldr	r3, [r7, #24]
 80138aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80138ac:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80138ae:	69bb      	ldr	r3, [r7, #24]
 80138b0:	69fa      	ldr	r2, [r7, #28]
 80138b2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80138b4:	69bb      	ldr	r3, [r7, #24]
 80138b6:	699b      	ldr	r3, [r3, #24]
 80138b8:	2b00      	cmp	r3, #0
 80138ba:	db04      	blt.n	80138c6 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80138bc:	69fb      	ldr	r3, [r7, #28]
 80138be:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80138c2:	69bb      	ldr	r3, [r7, #24]
 80138c4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80138c6:	69bb      	ldr	r3, [r7, #24]
 80138c8:	6959      	ldr	r1, [r3, #20]
 80138ca:	693a      	ldr	r2, [r7, #16]
 80138cc:	4613      	mov	r3, r2
 80138ce:	009b      	lsls	r3, r3, #2
 80138d0:	4413      	add	r3, r2
 80138d2:	009b      	lsls	r3, r3, #2
 80138d4:	4a13      	ldr	r2, [pc, #76]	@ (8013924 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80138d6:	4413      	add	r3, r2
 80138d8:	4299      	cmp	r1, r3
 80138da:	d11c      	bne.n	8013916 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80138dc:	69bb      	ldr	r3, [r7, #24]
 80138de:	3304      	adds	r3, #4
 80138e0:	4618      	mov	r0, r3
 80138e2:	f7fd ff87 	bl	80117f4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80138e6:	69bb      	ldr	r3, [r7, #24]
 80138e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80138ea:	4b0f      	ldr	r3, [pc, #60]	@ (8013928 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80138ec:	681b      	ldr	r3, [r3, #0]
 80138ee:	429a      	cmp	r2, r3
 80138f0:	d903      	bls.n	80138fa <vTaskPriorityDisinheritAfterTimeout+0xd6>
 80138f2:	69bb      	ldr	r3, [r7, #24]
 80138f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80138f6:	4a0c      	ldr	r2, [pc, #48]	@ (8013928 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80138f8:	6013      	str	r3, [r2, #0]
 80138fa:	69bb      	ldr	r3, [r7, #24]
 80138fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80138fe:	4613      	mov	r3, r2
 8013900:	009b      	lsls	r3, r3, #2
 8013902:	4413      	add	r3, r2
 8013904:	009b      	lsls	r3, r3, #2
 8013906:	4a07      	ldr	r2, [pc, #28]	@ (8013924 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8013908:	441a      	add	r2, r3
 801390a:	69bb      	ldr	r3, [r7, #24]
 801390c:	3304      	adds	r3, #4
 801390e:	4619      	mov	r1, r3
 8013910:	4610      	mov	r0, r2
 8013912:	f7fd ff12 	bl	801173a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8013916:	bf00      	nop
 8013918:	3720      	adds	r7, #32
 801391a:	46bd      	mov	sp, r7
 801391c:	bd80      	pop	{r7, pc}
 801391e:	bf00      	nop
 8013920:	240017b4 	.word	0x240017b4
 8013924:	240017b8 	.word	0x240017b8
 8013928:	24001c90 	.word	0x24001c90

0801392c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 801392c:	b480      	push	{r7}
 801392e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8013930:	4b07      	ldr	r3, [pc, #28]	@ (8013950 <pvTaskIncrementMutexHeldCount+0x24>)
 8013932:	681b      	ldr	r3, [r3, #0]
 8013934:	2b00      	cmp	r3, #0
 8013936:	d004      	beq.n	8013942 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8013938:	4b05      	ldr	r3, [pc, #20]	@ (8013950 <pvTaskIncrementMutexHeldCount+0x24>)
 801393a:	681b      	ldr	r3, [r3, #0]
 801393c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801393e:	3201      	adds	r2, #1
 8013940:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8013942:	4b03      	ldr	r3, [pc, #12]	@ (8013950 <pvTaskIncrementMutexHeldCount+0x24>)
 8013944:	681b      	ldr	r3, [r3, #0]
	}
 8013946:	4618      	mov	r0, r3
 8013948:	46bd      	mov	sp, r7
 801394a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801394e:	4770      	bx	lr
 8013950:	240017b4 	.word	0x240017b4

08013954 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8013954:	b580      	push	{r7, lr}
 8013956:	b086      	sub	sp, #24
 8013958:	af00      	add	r7, sp, #0
 801395a:	60f8      	str	r0, [r7, #12]
 801395c:	60b9      	str	r1, [r7, #8]
 801395e:	607a      	str	r2, [r7, #4]
 8013960:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8013962:	f000 ffa1 	bl	80148a8 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8013966:	4b29      	ldr	r3, [pc, #164]	@ (8013a0c <xTaskNotifyWait+0xb8>)
 8013968:	681b      	ldr	r3, [r3, #0]
 801396a:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 801396e:	b2db      	uxtb	r3, r3
 8013970:	2b02      	cmp	r3, #2
 8013972:	d01c      	beq.n	80139ae <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8013974:	4b25      	ldr	r3, [pc, #148]	@ (8013a0c <xTaskNotifyWait+0xb8>)
 8013976:	681b      	ldr	r3, [r3, #0]
 8013978:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 801397c:	68fa      	ldr	r2, [r7, #12]
 801397e:	43d2      	mvns	r2, r2
 8013980:	400a      	ands	r2, r1
 8013982:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8013986:	4b21      	ldr	r3, [pc, #132]	@ (8013a0c <xTaskNotifyWait+0xb8>)
 8013988:	681b      	ldr	r3, [r3, #0]
 801398a:	2201      	movs	r2, #1
 801398c:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 8013990:	683b      	ldr	r3, [r7, #0]
 8013992:	2b00      	cmp	r3, #0
 8013994:	d00b      	beq.n	80139ae <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8013996:	2101      	movs	r1, #1
 8013998:	6838      	ldr	r0, [r7, #0]
 801399a:	f000 f9e3 	bl	8013d64 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 801399e:	4b1c      	ldr	r3, [pc, #112]	@ (8013a10 <xTaskNotifyWait+0xbc>)
 80139a0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80139a4:	601a      	str	r2, [r3, #0]
 80139a6:	f3bf 8f4f 	dsb	sy
 80139aa:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80139ae:	f000 ffad 	bl	801490c <vPortExitCritical>

		taskENTER_CRITICAL();
 80139b2:	f000 ff79 	bl	80148a8 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 80139b6:	687b      	ldr	r3, [r7, #4]
 80139b8:	2b00      	cmp	r3, #0
 80139ba:	d005      	beq.n	80139c8 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 80139bc:	4b13      	ldr	r3, [pc, #76]	@ (8013a0c <xTaskNotifyWait+0xb8>)
 80139be:	681b      	ldr	r3, [r3, #0]
 80139c0:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80139c4:	687b      	ldr	r3, [r7, #4]
 80139c6:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80139c8:	4b10      	ldr	r3, [pc, #64]	@ (8013a0c <xTaskNotifyWait+0xb8>)
 80139ca:	681b      	ldr	r3, [r3, #0]
 80139cc:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 80139d0:	b2db      	uxtb	r3, r3
 80139d2:	2b02      	cmp	r3, #2
 80139d4:	d002      	beq.n	80139dc <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 80139d6:	2300      	movs	r3, #0
 80139d8:	617b      	str	r3, [r7, #20]
 80139da:	e00a      	b.n	80139f2 <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 80139dc:	4b0b      	ldr	r3, [pc, #44]	@ (8013a0c <xTaskNotifyWait+0xb8>)
 80139de:	681b      	ldr	r3, [r3, #0]
 80139e0:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 80139e4:	68ba      	ldr	r2, [r7, #8]
 80139e6:	43d2      	mvns	r2, r2
 80139e8:	400a      	ands	r2, r1
 80139ea:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
				xReturn = pdTRUE;
 80139ee:	2301      	movs	r3, #1
 80139f0:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80139f2:	4b06      	ldr	r3, [pc, #24]	@ (8013a0c <xTaskNotifyWait+0xb8>)
 80139f4:	681b      	ldr	r3, [r3, #0]
 80139f6:	2200      	movs	r2, #0
 80139f8:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 80139fc:	f000 ff86 	bl	801490c <vPortExitCritical>

		return xReturn;
 8013a00:	697b      	ldr	r3, [r7, #20]
	}
 8013a02:	4618      	mov	r0, r3
 8013a04:	3718      	adds	r7, #24
 8013a06:	46bd      	mov	sp, r7
 8013a08:	bd80      	pop	{r7, pc}
 8013a0a:	bf00      	nop
 8013a0c:	240017b4 	.word	0x240017b4
 8013a10:	e000ed04 	.word	0xe000ed04

08013a14 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8013a14:	b580      	push	{r7, lr}
 8013a16:	b08a      	sub	sp, #40	@ 0x28
 8013a18:	af00      	add	r7, sp, #0
 8013a1a:	60f8      	str	r0, [r7, #12]
 8013a1c:	60b9      	str	r1, [r7, #8]
 8013a1e:	603b      	str	r3, [r7, #0]
 8013a20:	4613      	mov	r3, r2
 8013a22:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8013a24:	2301      	movs	r3, #1
 8013a26:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8013a28:	68fb      	ldr	r3, [r7, #12]
 8013a2a:	2b00      	cmp	r3, #0
 8013a2c:	d10b      	bne.n	8013a46 <xTaskGenericNotify+0x32>
	__asm volatile
 8013a2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013a32:	f383 8811 	msr	BASEPRI, r3
 8013a36:	f3bf 8f6f 	isb	sy
 8013a3a:	f3bf 8f4f 	dsb	sy
 8013a3e:	61bb      	str	r3, [r7, #24]
}
 8013a40:	bf00      	nop
 8013a42:	bf00      	nop
 8013a44:	e7fd      	b.n	8013a42 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 8013a46:	68fb      	ldr	r3, [r7, #12]
 8013a48:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8013a4a:	f000 ff2d 	bl	80148a8 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8013a4e:	683b      	ldr	r3, [r7, #0]
 8013a50:	2b00      	cmp	r3, #0
 8013a52:	d004      	beq.n	8013a5e <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8013a54:	6a3b      	ldr	r3, [r7, #32]
 8013a56:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8013a5a:	683b      	ldr	r3, [r7, #0]
 8013a5c:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8013a5e:	6a3b      	ldr	r3, [r7, #32]
 8013a60:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8013a64:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8013a66:	6a3b      	ldr	r3, [r7, #32]
 8013a68:	2202      	movs	r2, #2
 8013a6a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 8013a6e:	79fb      	ldrb	r3, [r7, #7]
 8013a70:	2b04      	cmp	r3, #4
 8013a72:	d82e      	bhi.n	8013ad2 <xTaskGenericNotify+0xbe>
 8013a74:	a201      	add	r2, pc, #4	@ (adr r2, 8013a7c <xTaskGenericNotify+0x68>)
 8013a76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013a7a:	bf00      	nop
 8013a7c:	08013af7 	.word	0x08013af7
 8013a80:	08013a91 	.word	0x08013a91
 8013a84:	08013aa3 	.word	0x08013aa3
 8013a88:	08013ab3 	.word	0x08013ab3
 8013a8c:	08013abd 	.word	0x08013abd
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8013a90:	6a3b      	ldr	r3, [r7, #32]
 8013a92:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8013a96:	68bb      	ldr	r3, [r7, #8]
 8013a98:	431a      	orrs	r2, r3
 8013a9a:	6a3b      	ldr	r3, [r7, #32]
 8013a9c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8013aa0:	e02c      	b.n	8013afc <xTaskGenericNotify+0xe8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8013aa2:	6a3b      	ldr	r3, [r7, #32]
 8013aa4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8013aa8:	1c5a      	adds	r2, r3, #1
 8013aaa:	6a3b      	ldr	r3, [r7, #32]
 8013aac:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8013ab0:	e024      	b.n	8013afc <xTaskGenericNotify+0xe8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8013ab2:	6a3b      	ldr	r3, [r7, #32]
 8013ab4:	68ba      	ldr	r2, [r7, #8]
 8013ab6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8013aba:	e01f      	b.n	8013afc <xTaskGenericNotify+0xe8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8013abc:	7ffb      	ldrb	r3, [r7, #31]
 8013abe:	2b02      	cmp	r3, #2
 8013ac0:	d004      	beq.n	8013acc <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8013ac2:	6a3b      	ldr	r3, [r7, #32]
 8013ac4:	68ba      	ldr	r2, [r7, #8]
 8013ac6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8013aca:	e017      	b.n	8013afc <xTaskGenericNotify+0xe8>
						xReturn = pdFAIL;
 8013acc:	2300      	movs	r3, #0
 8013ace:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 8013ad0:	e014      	b.n	8013afc <xTaskGenericNotify+0xe8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8013ad2:	6a3b      	ldr	r3, [r7, #32]
 8013ad4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8013ad8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8013adc:	d00d      	beq.n	8013afa <xTaskGenericNotify+0xe6>
	__asm volatile
 8013ade:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013ae2:	f383 8811 	msr	BASEPRI, r3
 8013ae6:	f3bf 8f6f 	isb	sy
 8013aea:	f3bf 8f4f 	dsb	sy
 8013aee:	617b      	str	r3, [r7, #20]
}
 8013af0:	bf00      	nop
 8013af2:	bf00      	nop
 8013af4:	e7fd      	b.n	8013af2 <xTaskGenericNotify+0xde>
					break;
 8013af6:	bf00      	nop
 8013af8:	e000      	b.n	8013afc <xTaskGenericNotify+0xe8>

					break;
 8013afa:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8013afc:	7ffb      	ldrb	r3, [r7, #31]
 8013afe:	2b01      	cmp	r3, #1
 8013b00:	d13b      	bne.n	8013b7a <xTaskGenericNotify+0x166>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013b02:	6a3b      	ldr	r3, [r7, #32]
 8013b04:	3304      	adds	r3, #4
 8013b06:	4618      	mov	r0, r3
 8013b08:	f7fd fe74 	bl	80117f4 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8013b0c:	6a3b      	ldr	r3, [r7, #32]
 8013b0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013b10:	4b1d      	ldr	r3, [pc, #116]	@ (8013b88 <xTaskGenericNotify+0x174>)
 8013b12:	681b      	ldr	r3, [r3, #0]
 8013b14:	429a      	cmp	r2, r3
 8013b16:	d903      	bls.n	8013b20 <xTaskGenericNotify+0x10c>
 8013b18:	6a3b      	ldr	r3, [r7, #32]
 8013b1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013b1c:	4a1a      	ldr	r2, [pc, #104]	@ (8013b88 <xTaskGenericNotify+0x174>)
 8013b1e:	6013      	str	r3, [r2, #0]
 8013b20:	6a3b      	ldr	r3, [r7, #32]
 8013b22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013b24:	4613      	mov	r3, r2
 8013b26:	009b      	lsls	r3, r3, #2
 8013b28:	4413      	add	r3, r2
 8013b2a:	009b      	lsls	r3, r3, #2
 8013b2c:	4a17      	ldr	r2, [pc, #92]	@ (8013b8c <xTaskGenericNotify+0x178>)
 8013b2e:	441a      	add	r2, r3
 8013b30:	6a3b      	ldr	r3, [r7, #32]
 8013b32:	3304      	adds	r3, #4
 8013b34:	4619      	mov	r1, r3
 8013b36:	4610      	mov	r0, r2
 8013b38:	f7fd fdff 	bl	801173a <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8013b3c:	6a3b      	ldr	r3, [r7, #32]
 8013b3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013b40:	2b00      	cmp	r3, #0
 8013b42:	d00b      	beq.n	8013b5c <xTaskGenericNotify+0x148>
	__asm volatile
 8013b44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013b48:	f383 8811 	msr	BASEPRI, r3
 8013b4c:	f3bf 8f6f 	isb	sy
 8013b50:	f3bf 8f4f 	dsb	sy
 8013b54:	613b      	str	r3, [r7, #16]
}
 8013b56:	bf00      	nop
 8013b58:	bf00      	nop
 8013b5a:	e7fd      	b.n	8013b58 <xTaskGenericNotify+0x144>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8013b5c:	6a3b      	ldr	r3, [r7, #32]
 8013b5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013b60:	4b0b      	ldr	r3, [pc, #44]	@ (8013b90 <xTaskGenericNotify+0x17c>)
 8013b62:	681b      	ldr	r3, [r3, #0]
 8013b64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013b66:	429a      	cmp	r2, r3
 8013b68:	d907      	bls.n	8013b7a <xTaskGenericNotify+0x166>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8013b6a:	4b0a      	ldr	r3, [pc, #40]	@ (8013b94 <xTaskGenericNotify+0x180>)
 8013b6c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013b70:	601a      	str	r2, [r3, #0]
 8013b72:	f3bf 8f4f 	dsb	sy
 8013b76:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8013b7a:	f000 fec7 	bl	801490c <vPortExitCritical>

		return xReturn;
 8013b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8013b80:	4618      	mov	r0, r3
 8013b82:	3728      	adds	r7, #40	@ 0x28
 8013b84:	46bd      	mov	sp, r7
 8013b86:	bd80      	pop	{r7, pc}
 8013b88:	24001c90 	.word	0x24001c90
 8013b8c:	240017b8 	.word	0x240017b8
 8013b90:	240017b4 	.word	0x240017b4
 8013b94:	e000ed04 	.word	0xe000ed04

08013b98 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8013b98:	b580      	push	{r7, lr}
 8013b9a:	b08e      	sub	sp, #56	@ 0x38
 8013b9c:	af00      	add	r7, sp, #0
 8013b9e:	60f8      	str	r0, [r7, #12]
 8013ba0:	60b9      	str	r1, [r7, #8]
 8013ba2:	603b      	str	r3, [r7, #0]
 8013ba4:	4613      	mov	r3, r2
 8013ba6:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8013ba8:	2301      	movs	r3, #1
 8013baa:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8013bac:	68fb      	ldr	r3, [r7, #12]
 8013bae:	2b00      	cmp	r3, #0
 8013bb0:	d10b      	bne.n	8013bca <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 8013bb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013bb6:	f383 8811 	msr	BASEPRI, r3
 8013bba:	f3bf 8f6f 	isb	sy
 8013bbe:	f3bf 8f4f 	dsb	sy
 8013bc2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8013bc4:	bf00      	nop
 8013bc6:	bf00      	nop
 8013bc8:	e7fd      	b.n	8013bc6 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8013bca:	f000 ff4d 	bl	8014a68 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8013bce:	68fb      	ldr	r3, [r7, #12]
 8013bd0:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 8013bd2:	f3ef 8211 	mrs	r2, BASEPRI
 8013bd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013bda:	f383 8811 	msr	BASEPRI, r3
 8013bde:	f3bf 8f6f 	isb	sy
 8013be2:	f3bf 8f4f 	dsb	sy
 8013be6:	623a      	str	r2, [r7, #32]
 8013be8:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8013bea:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8013bec:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8013bee:	683b      	ldr	r3, [r7, #0]
 8013bf0:	2b00      	cmp	r3, #0
 8013bf2:	d004      	beq.n	8013bfe <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8013bf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013bf6:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8013bfa:	683b      	ldr	r3, [r7, #0]
 8013bfc:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8013bfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013c00:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8013c04:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8013c08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013c0a:	2202      	movs	r2, #2
 8013c0c:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 8013c10:	79fb      	ldrb	r3, [r7, #7]
 8013c12:	2b04      	cmp	r3, #4
 8013c14:	d82e      	bhi.n	8013c74 <xTaskGenericNotifyFromISR+0xdc>
 8013c16:	a201      	add	r2, pc, #4	@ (adr r2, 8013c1c <xTaskGenericNotifyFromISR+0x84>)
 8013c18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013c1c:	08013c99 	.word	0x08013c99
 8013c20:	08013c31 	.word	0x08013c31
 8013c24:	08013c43 	.word	0x08013c43
 8013c28:	08013c53 	.word	0x08013c53
 8013c2c:	08013c5d 	.word	0x08013c5d
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8013c30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013c32:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8013c36:	68bb      	ldr	r3, [r7, #8]
 8013c38:	431a      	orrs	r2, r3
 8013c3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013c3c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8013c40:	e02d      	b.n	8013c9e <xTaskGenericNotifyFromISR+0x106>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8013c42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013c44:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8013c48:	1c5a      	adds	r2, r3, #1
 8013c4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013c4c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8013c50:	e025      	b.n	8013c9e <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8013c52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013c54:	68ba      	ldr	r2, [r7, #8]
 8013c56:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8013c5a:	e020      	b.n	8013c9e <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8013c5c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8013c60:	2b02      	cmp	r3, #2
 8013c62:	d004      	beq.n	8013c6e <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8013c64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013c66:	68ba      	ldr	r2, [r7, #8]
 8013c68:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8013c6c:	e017      	b.n	8013c9e <xTaskGenericNotifyFromISR+0x106>
						xReturn = pdFAIL;
 8013c6e:	2300      	movs	r3, #0
 8013c70:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 8013c72:	e014      	b.n	8013c9e <xTaskGenericNotifyFromISR+0x106>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8013c74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013c76:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8013c7a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8013c7e:	d00d      	beq.n	8013c9c <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 8013c80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013c84:	f383 8811 	msr	BASEPRI, r3
 8013c88:	f3bf 8f6f 	isb	sy
 8013c8c:	f3bf 8f4f 	dsb	sy
 8013c90:	61bb      	str	r3, [r7, #24]
}
 8013c92:	bf00      	nop
 8013c94:	bf00      	nop
 8013c96:	e7fd      	b.n	8013c94 <xTaskGenericNotifyFromISR+0xfc>
					break;
 8013c98:	bf00      	nop
 8013c9a:	e000      	b.n	8013c9e <xTaskGenericNotifyFromISR+0x106>
					break;
 8013c9c:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8013c9e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8013ca2:	2b01      	cmp	r3, #1
 8013ca4:	d147      	bne.n	8013d36 <xTaskGenericNotifyFromISR+0x19e>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8013ca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013ca8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013caa:	2b00      	cmp	r3, #0
 8013cac:	d00b      	beq.n	8013cc6 <xTaskGenericNotifyFromISR+0x12e>
	__asm volatile
 8013cae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013cb2:	f383 8811 	msr	BASEPRI, r3
 8013cb6:	f3bf 8f6f 	isb	sy
 8013cba:	f3bf 8f4f 	dsb	sy
 8013cbe:	617b      	str	r3, [r7, #20]
}
 8013cc0:	bf00      	nop
 8013cc2:	bf00      	nop
 8013cc4:	e7fd      	b.n	8013cc2 <xTaskGenericNotifyFromISR+0x12a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013cc6:	4b21      	ldr	r3, [pc, #132]	@ (8013d4c <xTaskGenericNotifyFromISR+0x1b4>)
 8013cc8:	681b      	ldr	r3, [r3, #0]
 8013cca:	2b00      	cmp	r3, #0
 8013ccc:	d11d      	bne.n	8013d0a <xTaskGenericNotifyFromISR+0x172>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013cce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013cd0:	3304      	adds	r3, #4
 8013cd2:	4618      	mov	r0, r3
 8013cd4:	f7fd fd8e 	bl	80117f4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8013cd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013cda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013cdc:	4b1c      	ldr	r3, [pc, #112]	@ (8013d50 <xTaskGenericNotifyFromISR+0x1b8>)
 8013cde:	681b      	ldr	r3, [r3, #0]
 8013ce0:	429a      	cmp	r2, r3
 8013ce2:	d903      	bls.n	8013cec <xTaskGenericNotifyFromISR+0x154>
 8013ce4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013ce6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013ce8:	4a19      	ldr	r2, [pc, #100]	@ (8013d50 <xTaskGenericNotifyFromISR+0x1b8>)
 8013cea:	6013      	str	r3, [r2, #0]
 8013cec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013cee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013cf0:	4613      	mov	r3, r2
 8013cf2:	009b      	lsls	r3, r3, #2
 8013cf4:	4413      	add	r3, r2
 8013cf6:	009b      	lsls	r3, r3, #2
 8013cf8:	4a16      	ldr	r2, [pc, #88]	@ (8013d54 <xTaskGenericNotifyFromISR+0x1bc>)
 8013cfa:	441a      	add	r2, r3
 8013cfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013cfe:	3304      	adds	r3, #4
 8013d00:	4619      	mov	r1, r3
 8013d02:	4610      	mov	r0, r2
 8013d04:	f7fd fd19 	bl	801173a <vListInsertEnd>
 8013d08:	e005      	b.n	8013d16 <xTaskGenericNotifyFromISR+0x17e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8013d0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013d0c:	3318      	adds	r3, #24
 8013d0e:	4619      	mov	r1, r3
 8013d10:	4811      	ldr	r0, [pc, #68]	@ (8013d58 <xTaskGenericNotifyFromISR+0x1c0>)
 8013d12:	f7fd fd12 	bl	801173a <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8013d16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013d18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013d1a:	4b10      	ldr	r3, [pc, #64]	@ (8013d5c <xTaskGenericNotifyFromISR+0x1c4>)
 8013d1c:	681b      	ldr	r3, [r3, #0]
 8013d1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013d20:	429a      	cmp	r2, r3
 8013d22:	d908      	bls.n	8013d36 <xTaskGenericNotifyFromISR+0x19e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8013d24:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013d26:	2b00      	cmp	r3, #0
 8013d28:	d002      	beq.n	8013d30 <xTaskGenericNotifyFromISR+0x198>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8013d2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013d2c:	2201      	movs	r2, #1
 8013d2e:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8013d30:	4b0b      	ldr	r3, [pc, #44]	@ (8013d60 <xTaskGenericNotifyFromISR+0x1c8>)
 8013d32:	2201      	movs	r2, #1
 8013d34:	601a      	str	r2, [r3, #0]
 8013d36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013d38:	613b      	str	r3, [r7, #16]
	__asm volatile
 8013d3a:	693b      	ldr	r3, [r7, #16]
 8013d3c:	f383 8811 	msr	BASEPRI, r3
}
 8013d40:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8013d42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 8013d44:	4618      	mov	r0, r3
 8013d46:	3738      	adds	r7, #56	@ 0x38
 8013d48:	46bd      	mov	sp, r7
 8013d4a:	bd80      	pop	{r7, pc}
 8013d4c:	24001cb0 	.word	0x24001cb0
 8013d50:	24001c90 	.word	0x24001c90
 8013d54:	240017b8 	.word	0x240017b8
 8013d58:	24001c48 	.word	0x24001c48
 8013d5c:	240017b4 	.word	0x240017b4
 8013d60:	24001c9c 	.word	0x24001c9c

08013d64 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8013d64:	b580      	push	{r7, lr}
 8013d66:	b084      	sub	sp, #16
 8013d68:	af00      	add	r7, sp, #0
 8013d6a:	6078      	str	r0, [r7, #4]
 8013d6c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8013d6e:	4b21      	ldr	r3, [pc, #132]	@ (8013df4 <prvAddCurrentTaskToDelayedList+0x90>)
 8013d70:	681b      	ldr	r3, [r3, #0]
 8013d72:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8013d74:	4b20      	ldr	r3, [pc, #128]	@ (8013df8 <prvAddCurrentTaskToDelayedList+0x94>)
 8013d76:	681b      	ldr	r3, [r3, #0]
 8013d78:	3304      	adds	r3, #4
 8013d7a:	4618      	mov	r0, r3
 8013d7c:	f7fd fd3a 	bl	80117f4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8013d80:	687b      	ldr	r3, [r7, #4]
 8013d82:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8013d86:	d10a      	bne.n	8013d9e <prvAddCurrentTaskToDelayedList+0x3a>
 8013d88:	683b      	ldr	r3, [r7, #0]
 8013d8a:	2b00      	cmp	r3, #0
 8013d8c:	d007      	beq.n	8013d9e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013d8e:	4b1a      	ldr	r3, [pc, #104]	@ (8013df8 <prvAddCurrentTaskToDelayedList+0x94>)
 8013d90:	681b      	ldr	r3, [r3, #0]
 8013d92:	3304      	adds	r3, #4
 8013d94:	4619      	mov	r1, r3
 8013d96:	4819      	ldr	r0, [pc, #100]	@ (8013dfc <prvAddCurrentTaskToDelayedList+0x98>)
 8013d98:	f7fd fccf 	bl	801173a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8013d9c:	e026      	b.n	8013dec <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8013d9e:	68fa      	ldr	r2, [r7, #12]
 8013da0:	687b      	ldr	r3, [r7, #4]
 8013da2:	4413      	add	r3, r2
 8013da4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8013da6:	4b14      	ldr	r3, [pc, #80]	@ (8013df8 <prvAddCurrentTaskToDelayedList+0x94>)
 8013da8:	681b      	ldr	r3, [r3, #0]
 8013daa:	68ba      	ldr	r2, [r7, #8]
 8013dac:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8013dae:	68ba      	ldr	r2, [r7, #8]
 8013db0:	68fb      	ldr	r3, [r7, #12]
 8013db2:	429a      	cmp	r2, r3
 8013db4:	d209      	bcs.n	8013dca <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013db6:	4b12      	ldr	r3, [pc, #72]	@ (8013e00 <prvAddCurrentTaskToDelayedList+0x9c>)
 8013db8:	681a      	ldr	r2, [r3, #0]
 8013dba:	4b0f      	ldr	r3, [pc, #60]	@ (8013df8 <prvAddCurrentTaskToDelayedList+0x94>)
 8013dbc:	681b      	ldr	r3, [r3, #0]
 8013dbe:	3304      	adds	r3, #4
 8013dc0:	4619      	mov	r1, r3
 8013dc2:	4610      	mov	r0, r2
 8013dc4:	f7fd fcdd 	bl	8011782 <vListInsert>
}
 8013dc8:	e010      	b.n	8013dec <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013dca:	4b0e      	ldr	r3, [pc, #56]	@ (8013e04 <prvAddCurrentTaskToDelayedList+0xa0>)
 8013dcc:	681a      	ldr	r2, [r3, #0]
 8013dce:	4b0a      	ldr	r3, [pc, #40]	@ (8013df8 <prvAddCurrentTaskToDelayedList+0x94>)
 8013dd0:	681b      	ldr	r3, [r3, #0]
 8013dd2:	3304      	adds	r3, #4
 8013dd4:	4619      	mov	r1, r3
 8013dd6:	4610      	mov	r0, r2
 8013dd8:	f7fd fcd3 	bl	8011782 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8013ddc:	4b0a      	ldr	r3, [pc, #40]	@ (8013e08 <prvAddCurrentTaskToDelayedList+0xa4>)
 8013dde:	681b      	ldr	r3, [r3, #0]
 8013de0:	68ba      	ldr	r2, [r7, #8]
 8013de2:	429a      	cmp	r2, r3
 8013de4:	d202      	bcs.n	8013dec <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8013de6:	4a08      	ldr	r2, [pc, #32]	@ (8013e08 <prvAddCurrentTaskToDelayedList+0xa4>)
 8013de8:	68bb      	ldr	r3, [r7, #8]
 8013dea:	6013      	str	r3, [r2, #0]
}
 8013dec:	bf00      	nop
 8013dee:	3710      	adds	r7, #16
 8013df0:	46bd      	mov	sp, r7
 8013df2:	bd80      	pop	{r7, pc}
 8013df4:	24001c8c 	.word	0x24001c8c
 8013df8:	240017b4 	.word	0x240017b4
 8013dfc:	24001c74 	.word	0x24001c74
 8013e00:	24001c44 	.word	0x24001c44
 8013e04:	24001c40 	.word	0x24001c40
 8013e08:	24001ca8 	.word	0x24001ca8

08013e0c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8013e0c:	b580      	push	{r7, lr}
 8013e0e:	b08a      	sub	sp, #40	@ 0x28
 8013e10:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8013e12:	2300      	movs	r3, #0
 8013e14:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8013e16:	f000 fbb1 	bl	801457c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8013e1a:	4b1d      	ldr	r3, [pc, #116]	@ (8013e90 <xTimerCreateTimerTask+0x84>)
 8013e1c:	681b      	ldr	r3, [r3, #0]
 8013e1e:	2b00      	cmp	r3, #0
 8013e20:	d021      	beq.n	8013e66 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8013e22:	2300      	movs	r3, #0
 8013e24:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8013e26:	2300      	movs	r3, #0
 8013e28:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8013e2a:	1d3a      	adds	r2, r7, #4
 8013e2c:	f107 0108 	add.w	r1, r7, #8
 8013e30:	f107 030c 	add.w	r3, r7, #12
 8013e34:	4618      	mov	r0, r3
 8013e36:	f7fd fc39 	bl	80116ac <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8013e3a:	6879      	ldr	r1, [r7, #4]
 8013e3c:	68bb      	ldr	r3, [r7, #8]
 8013e3e:	68fa      	ldr	r2, [r7, #12]
 8013e40:	9202      	str	r2, [sp, #8]
 8013e42:	9301      	str	r3, [sp, #4]
 8013e44:	2302      	movs	r3, #2
 8013e46:	9300      	str	r3, [sp, #0]
 8013e48:	2300      	movs	r3, #0
 8013e4a:	460a      	mov	r2, r1
 8013e4c:	4911      	ldr	r1, [pc, #68]	@ (8013e94 <xTimerCreateTimerTask+0x88>)
 8013e4e:	4812      	ldr	r0, [pc, #72]	@ (8013e98 <xTimerCreateTimerTask+0x8c>)
 8013e50:	f7fe fd26 	bl	80128a0 <xTaskCreateStatic>
 8013e54:	4603      	mov	r3, r0
 8013e56:	4a11      	ldr	r2, [pc, #68]	@ (8013e9c <xTimerCreateTimerTask+0x90>)
 8013e58:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8013e5a:	4b10      	ldr	r3, [pc, #64]	@ (8013e9c <xTimerCreateTimerTask+0x90>)
 8013e5c:	681b      	ldr	r3, [r3, #0]
 8013e5e:	2b00      	cmp	r3, #0
 8013e60:	d001      	beq.n	8013e66 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8013e62:	2301      	movs	r3, #1
 8013e64:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8013e66:	697b      	ldr	r3, [r7, #20]
 8013e68:	2b00      	cmp	r3, #0
 8013e6a:	d10b      	bne.n	8013e84 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8013e6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013e70:	f383 8811 	msr	BASEPRI, r3
 8013e74:	f3bf 8f6f 	isb	sy
 8013e78:	f3bf 8f4f 	dsb	sy
 8013e7c:	613b      	str	r3, [r7, #16]
}
 8013e7e:	bf00      	nop
 8013e80:	bf00      	nop
 8013e82:	e7fd      	b.n	8013e80 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8013e84:	697b      	ldr	r3, [r7, #20]
}
 8013e86:	4618      	mov	r0, r3
 8013e88:	3718      	adds	r7, #24
 8013e8a:	46bd      	mov	sp, r7
 8013e8c:	bd80      	pop	{r7, pc}
 8013e8e:	bf00      	nop
 8013e90:	24001ce4 	.word	0x24001ce4
 8013e94:	0801dd24 	.word	0x0801dd24
 8013e98:	08014115 	.word	0x08014115
 8013e9c:	24001ce8 	.word	0x24001ce8

08013ea0 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8013ea0:	b580      	push	{r7, lr}
 8013ea2:	b088      	sub	sp, #32
 8013ea4:	af02      	add	r7, sp, #8
 8013ea6:	60f8      	str	r0, [r7, #12]
 8013ea8:	60b9      	str	r1, [r7, #8]
 8013eaa:	607a      	str	r2, [r7, #4]
 8013eac:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8013eae:	202c      	movs	r0, #44	@ 0x2c
 8013eb0:	f000 fe1c 	bl	8014aec <pvPortMalloc>
 8013eb4:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8013eb6:	697b      	ldr	r3, [r7, #20]
 8013eb8:	2b00      	cmp	r3, #0
 8013eba:	d00d      	beq.n	8013ed8 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 8013ebc:	697b      	ldr	r3, [r7, #20]
 8013ebe:	2200      	movs	r2, #0
 8013ec0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8013ec4:	697b      	ldr	r3, [r7, #20]
 8013ec6:	9301      	str	r3, [sp, #4]
 8013ec8:	6a3b      	ldr	r3, [r7, #32]
 8013eca:	9300      	str	r3, [sp, #0]
 8013ecc:	683b      	ldr	r3, [r7, #0]
 8013ece:	687a      	ldr	r2, [r7, #4]
 8013ed0:	68b9      	ldr	r1, [r7, #8]
 8013ed2:	68f8      	ldr	r0, [r7, #12]
 8013ed4:	f000 f845 	bl	8013f62 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8013ed8:	697b      	ldr	r3, [r7, #20]
	}
 8013eda:	4618      	mov	r0, r3
 8013edc:	3718      	adds	r7, #24
 8013ede:	46bd      	mov	sp, r7
 8013ee0:	bd80      	pop	{r7, pc}

08013ee2 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 8013ee2:	b580      	push	{r7, lr}
 8013ee4:	b08a      	sub	sp, #40	@ 0x28
 8013ee6:	af02      	add	r7, sp, #8
 8013ee8:	60f8      	str	r0, [r7, #12]
 8013eea:	60b9      	str	r1, [r7, #8]
 8013eec:	607a      	str	r2, [r7, #4]
 8013eee:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 8013ef0:	232c      	movs	r3, #44	@ 0x2c
 8013ef2:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 8013ef4:	693b      	ldr	r3, [r7, #16]
 8013ef6:	2b2c      	cmp	r3, #44	@ 0x2c
 8013ef8:	d00b      	beq.n	8013f12 <xTimerCreateStatic+0x30>
	__asm volatile
 8013efa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013efe:	f383 8811 	msr	BASEPRI, r3
 8013f02:	f3bf 8f6f 	isb	sy
 8013f06:	f3bf 8f4f 	dsb	sy
 8013f0a:	61bb      	str	r3, [r7, #24]
}
 8013f0c:	bf00      	nop
 8013f0e:	bf00      	nop
 8013f10:	e7fd      	b.n	8013f0e <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8013f12:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 8013f14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013f16:	2b00      	cmp	r3, #0
 8013f18:	d10b      	bne.n	8013f32 <xTimerCreateStatic+0x50>
	__asm volatile
 8013f1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013f1e:	f383 8811 	msr	BASEPRI, r3
 8013f22:	f3bf 8f6f 	isb	sy
 8013f26:	f3bf 8f4f 	dsb	sy
 8013f2a:	617b      	str	r3, [r7, #20]
}
 8013f2c:	bf00      	nop
 8013f2e:	bf00      	nop
 8013f30:	e7fd      	b.n	8013f2e <xTimerCreateStatic+0x4c>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 8013f32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013f34:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 8013f36:	69fb      	ldr	r3, [r7, #28]
 8013f38:	2b00      	cmp	r3, #0
 8013f3a:	d00d      	beq.n	8013f58 <xTimerCreateStatic+0x76>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 8013f3c:	69fb      	ldr	r3, [r7, #28]
 8013f3e:	2202      	movs	r2, #2
 8013f40:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8013f44:	69fb      	ldr	r3, [r7, #28]
 8013f46:	9301      	str	r3, [sp, #4]
 8013f48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013f4a:	9300      	str	r3, [sp, #0]
 8013f4c:	683b      	ldr	r3, [r7, #0]
 8013f4e:	687a      	ldr	r2, [r7, #4]
 8013f50:	68b9      	ldr	r1, [r7, #8]
 8013f52:	68f8      	ldr	r0, [r7, #12]
 8013f54:	f000 f805 	bl	8013f62 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8013f58:	69fb      	ldr	r3, [r7, #28]
	}
 8013f5a:	4618      	mov	r0, r3
 8013f5c:	3720      	adds	r7, #32
 8013f5e:	46bd      	mov	sp, r7
 8013f60:	bd80      	pop	{r7, pc}

08013f62 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8013f62:	b580      	push	{r7, lr}
 8013f64:	b086      	sub	sp, #24
 8013f66:	af00      	add	r7, sp, #0
 8013f68:	60f8      	str	r0, [r7, #12]
 8013f6a:	60b9      	str	r1, [r7, #8]
 8013f6c:	607a      	str	r2, [r7, #4]
 8013f6e:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8013f70:	68bb      	ldr	r3, [r7, #8]
 8013f72:	2b00      	cmp	r3, #0
 8013f74:	d10b      	bne.n	8013f8e <prvInitialiseNewTimer+0x2c>
	__asm volatile
 8013f76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013f7a:	f383 8811 	msr	BASEPRI, r3
 8013f7e:	f3bf 8f6f 	isb	sy
 8013f82:	f3bf 8f4f 	dsb	sy
 8013f86:	617b      	str	r3, [r7, #20]
}
 8013f88:	bf00      	nop
 8013f8a:	bf00      	nop
 8013f8c:	e7fd      	b.n	8013f8a <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 8013f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013f90:	2b00      	cmp	r3, #0
 8013f92:	d01e      	beq.n	8013fd2 <prvInitialiseNewTimer+0x70>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8013f94:	f000 faf2 	bl	801457c <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8013f98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013f9a:	68fa      	ldr	r2, [r7, #12]
 8013f9c:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8013f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013fa0:	68ba      	ldr	r2, [r7, #8]
 8013fa2:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8013fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013fa6:	683a      	ldr	r2, [r7, #0]
 8013fa8:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8013faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013fac:	6a3a      	ldr	r2, [r7, #32]
 8013fae:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8013fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013fb2:	3304      	adds	r3, #4
 8013fb4:	4618      	mov	r0, r3
 8013fb6:	f7fd fbb3 	bl	8011720 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8013fba:	687b      	ldr	r3, [r7, #4]
 8013fbc:	2b00      	cmp	r3, #0
 8013fbe:	d008      	beq.n	8013fd2 <prvInitialiseNewTimer+0x70>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8013fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013fc2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013fc6:	f043 0304 	orr.w	r3, r3, #4
 8013fca:	b2da      	uxtb	r2, r3
 8013fcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013fce:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8013fd2:	bf00      	nop
 8013fd4:	3718      	adds	r7, #24
 8013fd6:	46bd      	mov	sp, r7
 8013fd8:	bd80      	pop	{r7, pc}
	...

08013fdc <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8013fdc:	b580      	push	{r7, lr}
 8013fde:	b08a      	sub	sp, #40	@ 0x28
 8013fe0:	af00      	add	r7, sp, #0
 8013fe2:	60f8      	str	r0, [r7, #12]
 8013fe4:	60b9      	str	r1, [r7, #8]
 8013fe6:	607a      	str	r2, [r7, #4]
 8013fe8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8013fea:	2300      	movs	r3, #0
 8013fec:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8013fee:	68fb      	ldr	r3, [r7, #12]
 8013ff0:	2b00      	cmp	r3, #0
 8013ff2:	d10b      	bne.n	801400c <xTimerGenericCommand+0x30>
	__asm volatile
 8013ff4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013ff8:	f383 8811 	msr	BASEPRI, r3
 8013ffc:	f3bf 8f6f 	isb	sy
 8014000:	f3bf 8f4f 	dsb	sy
 8014004:	623b      	str	r3, [r7, #32]
}
 8014006:	bf00      	nop
 8014008:	bf00      	nop
 801400a:	e7fd      	b.n	8014008 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 801400c:	4b19      	ldr	r3, [pc, #100]	@ (8014074 <xTimerGenericCommand+0x98>)
 801400e:	681b      	ldr	r3, [r3, #0]
 8014010:	2b00      	cmp	r3, #0
 8014012:	d02a      	beq.n	801406a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8014014:	68bb      	ldr	r3, [r7, #8]
 8014016:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8014018:	687b      	ldr	r3, [r7, #4]
 801401a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 801401c:	68fb      	ldr	r3, [r7, #12]
 801401e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8014020:	68bb      	ldr	r3, [r7, #8]
 8014022:	2b05      	cmp	r3, #5
 8014024:	dc18      	bgt.n	8014058 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8014026:	f7ff fb07 	bl	8013638 <xTaskGetSchedulerState>
 801402a:	4603      	mov	r3, r0
 801402c:	2b02      	cmp	r3, #2
 801402e:	d109      	bne.n	8014044 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8014030:	4b10      	ldr	r3, [pc, #64]	@ (8014074 <xTimerGenericCommand+0x98>)
 8014032:	6818      	ldr	r0, [r3, #0]
 8014034:	f107 0110 	add.w	r1, r7, #16
 8014038:	2300      	movs	r3, #0
 801403a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801403c:	f7fd fdb8 	bl	8011bb0 <xQueueGenericSend>
 8014040:	6278      	str	r0, [r7, #36]	@ 0x24
 8014042:	e012      	b.n	801406a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8014044:	4b0b      	ldr	r3, [pc, #44]	@ (8014074 <xTimerGenericCommand+0x98>)
 8014046:	6818      	ldr	r0, [r3, #0]
 8014048:	f107 0110 	add.w	r1, r7, #16
 801404c:	2300      	movs	r3, #0
 801404e:	2200      	movs	r2, #0
 8014050:	f7fd fdae 	bl	8011bb0 <xQueueGenericSend>
 8014054:	6278      	str	r0, [r7, #36]	@ 0x24
 8014056:	e008      	b.n	801406a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8014058:	4b06      	ldr	r3, [pc, #24]	@ (8014074 <xTimerGenericCommand+0x98>)
 801405a:	6818      	ldr	r0, [r3, #0]
 801405c:	f107 0110 	add.w	r1, r7, #16
 8014060:	2300      	movs	r3, #0
 8014062:	683a      	ldr	r2, [r7, #0]
 8014064:	f7fd fea6 	bl	8011db4 <xQueueGenericSendFromISR>
 8014068:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 801406a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 801406c:	4618      	mov	r0, r3
 801406e:	3728      	adds	r7, #40	@ 0x28
 8014070:	46bd      	mov	sp, r7
 8014072:	bd80      	pop	{r7, pc}
 8014074:	24001ce4 	.word	0x24001ce4

08014078 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8014078:	b580      	push	{r7, lr}
 801407a:	b088      	sub	sp, #32
 801407c:	af02      	add	r7, sp, #8
 801407e:	6078      	str	r0, [r7, #4]
 8014080:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014082:	4b23      	ldr	r3, [pc, #140]	@ (8014110 <prvProcessExpiredTimer+0x98>)
 8014084:	681b      	ldr	r3, [r3, #0]
 8014086:	68db      	ldr	r3, [r3, #12]
 8014088:	68db      	ldr	r3, [r3, #12]
 801408a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801408c:	697b      	ldr	r3, [r7, #20]
 801408e:	3304      	adds	r3, #4
 8014090:	4618      	mov	r0, r3
 8014092:	f7fd fbaf 	bl	80117f4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8014096:	697b      	ldr	r3, [r7, #20]
 8014098:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801409c:	f003 0304 	and.w	r3, r3, #4
 80140a0:	2b00      	cmp	r3, #0
 80140a2:	d023      	beq.n	80140ec <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80140a4:	697b      	ldr	r3, [r7, #20]
 80140a6:	699a      	ldr	r2, [r3, #24]
 80140a8:	687b      	ldr	r3, [r7, #4]
 80140aa:	18d1      	adds	r1, r2, r3
 80140ac:	687b      	ldr	r3, [r7, #4]
 80140ae:	683a      	ldr	r2, [r7, #0]
 80140b0:	6978      	ldr	r0, [r7, #20]
 80140b2:	f000 f8d5 	bl	8014260 <prvInsertTimerInActiveList>
 80140b6:	4603      	mov	r3, r0
 80140b8:	2b00      	cmp	r3, #0
 80140ba:	d020      	beq.n	80140fe <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80140bc:	2300      	movs	r3, #0
 80140be:	9300      	str	r3, [sp, #0]
 80140c0:	2300      	movs	r3, #0
 80140c2:	687a      	ldr	r2, [r7, #4]
 80140c4:	2100      	movs	r1, #0
 80140c6:	6978      	ldr	r0, [r7, #20]
 80140c8:	f7ff ff88 	bl	8013fdc <xTimerGenericCommand>
 80140cc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80140ce:	693b      	ldr	r3, [r7, #16]
 80140d0:	2b00      	cmp	r3, #0
 80140d2:	d114      	bne.n	80140fe <prvProcessExpiredTimer+0x86>
	__asm volatile
 80140d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80140d8:	f383 8811 	msr	BASEPRI, r3
 80140dc:	f3bf 8f6f 	isb	sy
 80140e0:	f3bf 8f4f 	dsb	sy
 80140e4:	60fb      	str	r3, [r7, #12]
}
 80140e6:	bf00      	nop
 80140e8:	bf00      	nop
 80140ea:	e7fd      	b.n	80140e8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80140ec:	697b      	ldr	r3, [r7, #20]
 80140ee:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80140f2:	f023 0301 	bic.w	r3, r3, #1
 80140f6:	b2da      	uxtb	r2, r3
 80140f8:	697b      	ldr	r3, [r7, #20]
 80140fa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80140fe:	697b      	ldr	r3, [r7, #20]
 8014100:	6a1b      	ldr	r3, [r3, #32]
 8014102:	6978      	ldr	r0, [r7, #20]
 8014104:	4798      	blx	r3
}
 8014106:	bf00      	nop
 8014108:	3718      	adds	r7, #24
 801410a:	46bd      	mov	sp, r7
 801410c:	bd80      	pop	{r7, pc}
 801410e:	bf00      	nop
 8014110:	24001cdc 	.word	0x24001cdc

08014114 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8014114:	b580      	push	{r7, lr}
 8014116:	b084      	sub	sp, #16
 8014118:	af00      	add	r7, sp, #0
 801411a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 801411c:	f107 0308 	add.w	r3, r7, #8
 8014120:	4618      	mov	r0, r3
 8014122:	f000 f859 	bl	80141d8 <prvGetNextExpireTime>
 8014126:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8014128:	68bb      	ldr	r3, [r7, #8]
 801412a:	4619      	mov	r1, r3
 801412c:	68f8      	ldr	r0, [r7, #12]
 801412e:	f000 f805 	bl	801413c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8014132:	f000 f8d7 	bl	80142e4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8014136:	bf00      	nop
 8014138:	e7f0      	b.n	801411c <prvTimerTask+0x8>
	...

0801413c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 801413c:	b580      	push	{r7, lr}
 801413e:	b084      	sub	sp, #16
 8014140:	af00      	add	r7, sp, #0
 8014142:	6078      	str	r0, [r7, #4]
 8014144:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8014146:	f7fe fe83 	bl	8012e50 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 801414a:	f107 0308 	add.w	r3, r7, #8
 801414e:	4618      	mov	r0, r3
 8014150:	f000 f866 	bl	8014220 <prvSampleTimeNow>
 8014154:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8014156:	68bb      	ldr	r3, [r7, #8]
 8014158:	2b00      	cmp	r3, #0
 801415a:	d130      	bne.n	80141be <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 801415c:	683b      	ldr	r3, [r7, #0]
 801415e:	2b00      	cmp	r3, #0
 8014160:	d10a      	bne.n	8014178 <prvProcessTimerOrBlockTask+0x3c>
 8014162:	687a      	ldr	r2, [r7, #4]
 8014164:	68fb      	ldr	r3, [r7, #12]
 8014166:	429a      	cmp	r2, r3
 8014168:	d806      	bhi.n	8014178 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 801416a:	f7fe fe7f 	bl	8012e6c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 801416e:	68f9      	ldr	r1, [r7, #12]
 8014170:	6878      	ldr	r0, [r7, #4]
 8014172:	f7ff ff81 	bl	8014078 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8014176:	e024      	b.n	80141c2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8014178:	683b      	ldr	r3, [r7, #0]
 801417a:	2b00      	cmp	r3, #0
 801417c:	d008      	beq.n	8014190 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 801417e:	4b13      	ldr	r3, [pc, #76]	@ (80141cc <prvProcessTimerOrBlockTask+0x90>)
 8014180:	681b      	ldr	r3, [r3, #0]
 8014182:	681b      	ldr	r3, [r3, #0]
 8014184:	2b00      	cmp	r3, #0
 8014186:	d101      	bne.n	801418c <prvProcessTimerOrBlockTask+0x50>
 8014188:	2301      	movs	r3, #1
 801418a:	e000      	b.n	801418e <prvProcessTimerOrBlockTask+0x52>
 801418c:	2300      	movs	r3, #0
 801418e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8014190:	4b0f      	ldr	r3, [pc, #60]	@ (80141d0 <prvProcessTimerOrBlockTask+0x94>)
 8014192:	6818      	ldr	r0, [r3, #0]
 8014194:	687a      	ldr	r2, [r7, #4]
 8014196:	68fb      	ldr	r3, [r7, #12]
 8014198:	1ad3      	subs	r3, r2, r3
 801419a:	683a      	ldr	r2, [r7, #0]
 801419c:	4619      	mov	r1, r3
 801419e:	f7fe fb4b 	bl	8012838 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80141a2:	f7fe fe63 	bl	8012e6c <xTaskResumeAll>
 80141a6:	4603      	mov	r3, r0
 80141a8:	2b00      	cmp	r3, #0
 80141aa:	d10a      	bne.n	80141c2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80141ac:	4b09      	ldr	r3, [pc, #36]	@ (80141d4 <prvProcessTimerOrBlockTask+0x98>)
 80141ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80141b2:	601a      	str	r2, [r3, #0]
 80141b4:	f3bf 8f4f 	dsb	sy
 80141b8:	f3bf 8f6f 	isb	sy
}
 80141bc:	e001      	b.n	80141c2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80141be:	f7fe fe55 	bl	8012e6c <xTaskResumeAll>
}
 80141c2:	bf00      	nop
 80141c4:	3710      	adds	r7, #16
 80141c6:	46bd      	mov	sp, r7
 80141c8:	bd80      	pop	{r7, pc}
 80141ca:	bf00      	nop
 80141cc:	24001ce0 	.word	0x24001ce0
 80141d0:	24001ce4 	.word	0x24001ce4
 80141d4:	e000ed04 	.word	0xe000ed04

080141d8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80141d8:	b480      	push	{r7}
 80141da:	b085      	sub	sp, #20
 80141dc:	af00      	add	r7, sp, #0
 80141de:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80141e0:	4b0e      	ldr	r3, [pc, #56]	@ (801421c <prvGetNextExpireTime+0x44>)
 80141e2:	681b      	ldr	r3, [r3, #0]
 80141e4:	681b      	ldr	r3, [r3, #0]
 80141e6:	2b00      	cmp	r3, #0
 80141e8:	d101      	bne.n	80141ee <prvGetNextExpireTime+0x16>
 80141ea:	2201      	movs	r2, #1
 80141ec:	e000      	b.n	80141f0 <prvGetNextExpireTime+0x18>
 80141ee:	2200      	movs	r2, #0
 80141f0:	687b      	ldr	r3, [r7, #4]
 80141f2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80141f4:	687b      	ldr	r3, [r7, #4]
 80141f6:	681b      	ldr	r3, [r3, #0]
 80141f8:	2b00      	cmp	r3, #0
 80141fa:	d105      	bne.n	8014208 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80141fc:	4b07      	ldr	r3, [pc, #28]	@ (801421c <prvGetNextExpireTime+0x44>)
 80141fe:	681b      	ldr	r3, [r3, #0]
 8014200:	68db      	ldr	r3, [r3, #12]
 8014202:	681b      	ldr	r3, [r3, #0]
 8014204:	60fb      	str	r3, [r7, #12]
 8014206:	e001      	b.n	801420c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8014208:	2300      	movs	r3, #0
 801420a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 801420c:	68fb      	ldr	r3, [r7, #12]
}
 801420e:	4618      	mov	r0, r3
 8014210:	3714      	adds	r7, #20
 8014212:	46bd      	mov	sp, r7
 8014214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014218:	4770      	bx	lr
 801421a:	bf00      	nop
 801421c:	24001cdc 	.word	0x24001cdc

08014220 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8014220:	b580      	push	{r7, lr}
 8014222:	b084      	sub	sp, #16
 8014224:	af00      	add	r7, sp, #0
 8014226:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8014228:	f7fe febe 	bl	8012fa8 <xTaskGetTickCount>
 801422c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 801422e:	4b0b      	ldr	r3, [pc, #44]	@ (801425c <prvSampleTimeNow+0x3c>)
 8014230:	681b      	ldr	r3, [r3, #0]
 8014232:	68fa      	ldr	r2, [r7, #12]
 8014234:	429a      	cmp	r2, r3
 8014236:	d205      	bcs.n	8014244 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8014238:	f000 f93a 	bl	80144b0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 801423c:	687b      	ldr	r3, [r7, #4]
 801423e:	2201      	movs	r2, #1
 8014240:	601a      	str	r2, [r3, #0]
 8014242:	e002      	b.n	801424a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8014244:	687b      	ldr	r3, [r7, #4]
 8014246:	2200      	movs	r2, #0
 8014248:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 801424a:	4a04      	ldr	r2, [pc, #16]	@ (801425c <prvSampleTimeNow+0x3c>)
 801424c:	68fb      	ldr	r3, [r7, #12]
 801424e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8014250:	68fb      	ldr	r3, [r7, #12]
}
 8014252:	4618      	mov	r0, r3
 8014254:	3710      	adds	r7, #16
 8014256:	46bd      	mov	sp, r7
 8014258:	bd80      	pop	{r7, pc}
 801425a:	bf00      	nop
 801425c:	24001cec 	.word	0x24001cec

08014260 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8014260:	b580      	push	{r7, lr}
 8014262:	b086      	sub	sp, #24
 8014264:	af00      	add	r7, sp, #0
 8014266:	60f8      	str	r0, [r7, #12]
 8014268:	60b9      	str	r1, [r7, #8]
 801426a:	607a      	str	r2, [r7, #4]
 801426c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 801426e:	2300      	movs	r3, #0
 8014270:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8014272:	68fb      	ldr	r3, [r7, #12]
 8014274:	68ba      	ldr	r2, [r7, #8]
 8014276:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8014278:	68fb      	ldr	r3, [r7, #12]
 801427a:	68fa      	ldr	r2, [r7, #12]
 801427c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 801427e:	68ba      	ldr	r2, [r7, #8]
 8014280:	687b      	ldr	r3, [r7, #4]
 8014282:	429a      	cmp	r2, r3
 8014284:	d812      	bhi.n	80142ac <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014286:	687a      	ldr	r2, [r7, #4]
 8014288:	683b      	ldr	r3, [r7, #0]
 801428a:	1ad2      	subs	r2, r2, r3
 801428c:	68fb      	ldr	r3, [r7, #12]
 801428e:	699b      	ldr	r3, [r3, #24]
 8014290:	429a      	cmp	r2, r3
 8014292:	d302      	bcc.n	801429a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8014294:	2301      	movs	r3, #1
 8014296:	617b      	str	r3, [r7, #20]
 8014298:	e01b      	b.n	80142d2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 801429a:	4b10      	ldr	r3, [pc, #64]	@ (80142dc <prvInsertTimerInActiveList+0x7c>)
 801429c:	681a      	ldr	r2, [r3, #0]
 801429e:	68fb      	ldr	r3, [r7, #12]
 80142a0:	3304      	adds	r3, #4
 80142a2:	4619      	mov	r1, r3
 80142a4:	4610      	mov	r0, r2
 80142a6:	f7fd fa6c 	bl	8011782 <vListInsert>
 80142aa:	e012      	b.n	80142d2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80142ac:	687a      	ldr	r2, [r7, #4]
 80142ae:	683b      	ldr	r3, [r7, #0]
 80142b0:	429a      	cmp	r2, r3
 80142b2:	d206      	bcs.n	80142c2 <prvInsertTimerInActiveList+0x62>
 80142b4:	68ba      	ldr	r2, [r7, #8]
 80142b6:	683b      	ldr	r3, [r7, #0]
 80142b8:	429a      	cmp	r2, r3
 80142ba:	d302      	bcc.n	80142c2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80142bc:	2301      	movs	r3, #1
 80142be:	617b      	str	r3, [r7, #20]
 80142c0:	e007      	b.n	80142d2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80142c2:	4b07      	ldr	r3, [pc, #28]	@ (80142e0 <prvInsertTimerInActiveList+0x80>)
 80142c4:	681a      	ldr	r2, [r3, #0]
 80142c6:	68fb      	ldr	r3, [r7, #12]
 80142c8:	3304      	adds	r3, #4
 80142ca:	4619      	mov	r1, r3
 80142cc:	4610      	mov	r0, r2
 80142ce:	f7fd fa58 	bl	8011782 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80142d2:	697b      	ldr	r3, [r7, #20]
}
 80142d4:	4618      	mov	r0, r3
 80142d6:	3718      	adds	r7, #24
 80142d8:	46bd      	mov	sp, r7
 80142da:	bd80      	pop	{r7, pc}
 80142dc:	24001ce0 	.word	0x24001ce0
 80142e0:	24001cdc 	.word	0x24001cdc

080142e4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80142e4:	b580      	push	{r7, lr}
 80142e6:	b08e      	sub	sp, #56	@ 0x38
 80142e8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80142ea:	e0ce      	b.n	801448a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80142ec:	687b      	ldr	r3, [r7, #4]
 80142ee:	2b00      	cmp	r3, #0
 80142f0:	da19      	bge.n	8014326 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80142f2:	1d3b      	adds	r3, r7, #4
 80142f4:	3304      	adds	r3, #4
 80142f6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80142f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80142fa:	2b00      	cmp	r3, #0
 80142fc:	d10b      	bne.n	8014316 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80142fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014302:	f383 8811 	msr	BASEPRI, r3
 8014306:	f3bf 8f6f 	isb	sy
 801430a:	f3bf 8f4f 	dsb	sy
 801430e:	61fb      	str	r3, [r7, #28]
}
 8014310:	bf00      	nop
 8014312:	bf00      	nop
 8014314:	e7fd      	b.n	8014312 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8014316:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014318:	681b      	ldr	r3, [r3, #0]
 801431a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801431c:	6850      	ldr	r0, [r2, #4]
 801431e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014320:	6892      	ldr	r2, [r2, #8]
 8014322:	4611      	mov	r1, r2
 8014324:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8014326:	687b      	ldr	r3, [r7, #4]
 8014328:	2b00      	cmp	r3, #0
 801432a:	f2c0 80ae 	blt.w	801448a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 801432e:	68fb      	ldr	r3, [r7, #12]
 8014330:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8014332:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014334:	695b      	ldr	r3, [r3, #20]
 8014336:	2b00      	cmp	r3, #0
 8014338:	d004      	beq.n	8014344 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801433a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801433c:	3304      	adds	r3, #4
 801433e:	4618      	mov	r0, r3
 8014340:	f7fd fa58 	bl	80117f4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8014344:	463b      	mov	r3, r7
 8014346:	4618      	mov	r0, r3
 8014348:	f7ff ff6a 	bl	8014220 <prvSampleTimeNow>
 801434c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 801434e:	687b      	ldr	r3, [r7, #4]
 8014350:	2b09      	cmp	r3, #9
 8014352:	f200 8097 	bhi.w	8014484 <prvProcessReceivedCommands+0x1a0>
 8014356:	a201      	add	r2, pc, #4	@ (adr r2, 801435c <prvProcessReceivedCommands+0x78>)
 8014358:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801435c:	08014385 	.word	0x08014385
 8014360:	08014385 	.word	0x08014385
 8014364:	08014385 	.word	0x08014385
 8014368:	080143fb 	.word	0x080143fb
 801436c:	0801440f 	.word	0x0801440f
 8014370:	0801445b 	.word	0x0801445b
 8014374:	08014385 	.word	0x08014385
 8014378:	08014385 	.word	0x08014385
 801437c:	080143fb 	.word	0x080143fb
 8014380:	0801440f 	.word	0x0801440f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8014384:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014386:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801438a:	f043 0301 	orr.w	r3, r3, #1
 801438e:	b2da      	uxtb	r2, r3
 8014390:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014392:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8014396:	68ba      	ldr	r2, [r7, #8]
 8014398:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801439a:	699b      	ldr	r3, [r3, #24]
 801439c:	18d1      	adds	r1, r2, r3
 801439e:	68bb      	ldr	r3, [r7, #8]
 80143a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80143a2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80143a4:	f7ff ff5c 	bl	8014260 <prvInsertTimerInActiveList>
 80143a8:	4603      	mov	r3, r0
 80143aa:	2b00      	cmp	r3, #0
 80143ac:	d06c      	beq.n	8014488 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80143ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80143b0:	6a1b      	ldr	r3, [r3, #32]
 80143b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80143b4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80143b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80143b8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80143bc:	f003 0304 	and.w	r3, r3, #4
 80143c0:	2b00      	cmp	r3, #0
 80143c2:	d061      	beq.n	8014488 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80143c4:	68ba      	ldr	r2, [r7, #8]
 80143c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80143c8:	699b      	ldr	r3, [r3, #24]
 80143ca:	441a      	add	r2, r3
 80143cc:	2300      	movs	r3, #0
 80143ce:	9300      	str	r3, [sp, #0]
 80143d0:	2300      	movs	r3, #0
 80143d2:	2100      	movs	r1, #0
 80143d4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80143d6:	f7ff fe01 	bl	8013fdc <xTimerGenericCommand>
 80143da:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80143dc:	6a3b      	ldr	r3, [r7, #32]
 80143de:	2b00      	cmp	r3, #0
 80143e0:	d152      	bne.n	8014488 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80143e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80143e6:	f383 8811 	msr	BASEPRI, r3
 80143ea:	f3bf 8f6f 	isb	sy
 80143ee:	f3bf 8f4f 	dsb	sy
 80143f2:	61bb      	str	r3, [r7, #24]
}
 80143f4:	bf00      	nop
 80143f6:	bf00      	nop
 80143f8:	e7fd      	b.n	80143f6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80143fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80143fc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014400:	f023 0301 	bic.w	r3, r3, #1
 8014404:	b2da      	uxtb	r2, r3
 8014406:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014408:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 801440c:	e03d      	b.n	801448a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801440e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014410:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014414:	f043 0301 	orr.w	r3, r3, #1
 8014418:	b2da      	uxtb	r2, r3
 801441a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801441c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8014420:	68ba      	ldr	r2, [r7, #8]
 8014422:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014424:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8014426:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014428:	699b      	ldr	r3, [r3, #24]
 801442a:	2b00      	cmp	r3, #0
 801442c:	d10b      	bne.n	8014446 <prvProcessReceivedCommands+0x162>
	__asm volatile
 801442e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014432:	f383 8811 	msr	BASEPRI, r3
 8014436:	f3bf 8f6f 	isb	sy
 801443a:	f3bf 8f4f 	dsb	sy
 801443e:	617b      	str	r3, [r7, #20]
}
 8014440:	bf00      	nop
 8014442:	bf00      	nop
 8014444:	e7fd      	b.n	8014442 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8014446:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014448:	699a      	ldr	r2, [r3, #24]
 801444a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801444c:	18d1      	adds	r1, r2, r3
 801444e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014450:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014452:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014454:	f7ff ff04 	bl	8014260 <prvInsertTimerInActiveList>
					break;
 8014458:	e017      	b.n	801448a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 801445a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801445c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014460:	f003 0302 	and.w	r3, r3, #2
 8014464:	2b00      	cmp	r3, #0
 8014466:	d103      	bne.n	8014470 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8014468:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801446a:	f000 fc0d 	bl	8014c88 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 801446e:	e00c      	b.n	801448a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8014470:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014472:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014476:	f023 0301 	bic.w	r3, r3, #1
 801447a:	b2da      	uxtb	r2, r3
 801447c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801447e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8014482:	e002      	b.n	801448a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8014484:	bf00      	nop
 8014486:	e000      	b.n	801448a <prvProcessReceivedCommands+0x1a6>
					break;
 8014488:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801448a:	4b08      	ldr	r3, [pc, #32]	@ (80144ac <prvProcessReceivedCommands+0x1c8>)
 801448c:	681b      	ldr	r3, [r3, #0]
 801448e:	1d39      	adds	r1, r7, #4
 8014490:	2200      	movs	r2, #0
 8014492:	4618      	mov	r0, r3
 8014494:	f7fd fdbc 	bl	8012010 <xQueueReceive>
 8014498:	4603      	mov	r3, r0
 801449a:	2b00      	cmp	r3, #0
 801449c:	f47f af26 	bne.w	80142ec <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80144a0:	bf00      	nop
 80144a2:	bf00      	nop
 80144a4:	3730      	adds	r7, #48	@ 0x30
 80144a6:	46bd      	mov	sp, r7
 80144a8:	bd80      	pop	{r7, pc}
 80144aa:	bf00      	nop
 80144ac:	24001ce4 	.word	0x24001ce4

080144b0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80144b0:	b580      	push	{r7, lr}
 80144b2:	b088      	sub	sp, #32
 80144b4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80144b6:	e049      	b.n	801454c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80144b8:	4b2e      	ldr	r3, [pc, #184]	@ (8014574 <prvSwitchTimerLists+0xc4>)
 80144ba:	681b      	ldr	r3, [r3, #0]
 80144bc:	68db      	ldr	r3, [r3, #12]
 80144be:	681b      	ldr	r3, [r3, #0]
 80144c0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80144c2:	4b2c      	ldr	r3, [pc, #176]	@ (8014574 <prvSwitchTimerLists+0xc4>)
 80144c4:	681b      	ldr	r3, [r3, #0]
 80144c6:	68db      	ldr	r3, [r3, #12]
 80144c8:	68db      	ldr	r3, [r3, #12]
 80144ca:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80144cc:	68fb      	ldr	r3, [r7, #12]
 80144ce:	3304      	adds	r3, #4
 80144d0:	4618      	mov	r0, r3
 80144d2:	f7fd f98f 	bl	80117f4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80144d6:	68fb      	ldr	r3, [r7, #12]
 80144d8:	6a1b      	ldr	r3, [r3, #32]
 80144da:	68f8      	ldr	r0, [r7, #12]
 80144dc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80144de:	68fb      	ldr	r3, [r7, #12]
 80144e0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80144e4:	f003 0304 	and.w	r3, r3, #4
 80144e8:	2b00      	cmp	r3, #0
 80144ea:	d02f      	beq.n	801454c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80144ec:	68fb      	ldr	r3, [r7, #12]
 80144ee:	699b      	ldr	r3, [r3, #24]
 80144f0:	693a      	ldr	r2, [r7, #16]
 80144f2:	4413      	add	r3, r2
 80144f4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80144f6:	68ba      	ldr	r2, [r7, #8]
 80144f8:	693b      	ldr	r3, [r7, #16]
 80144fa:	429a      	cmp	r2, r3
 80144fc:	d90e      	bls.n	801451c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80144fe:	68fb      	ldr	r3, [r7, #12]
 8014500:	68ba      	ldr	r2, [r7, #8]
 8014502:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8014504:	68fb      	ldr	r3, [r7, #12]
 8014506:	68fa      	ldr	r2, [r7, #12]
 8014508:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801450a:	4b1a      	ldr	r3, [pc, #104]	@ (8014574 <prvSwitchTimerLists+0xc4>)
 801450c:	681a      	ldr	r2, [r3, #0]
 801450e:	68fb      	ldr	r3, [r7, #12]
 8014510:	3304      	adds	r3, #4
 8014512:	4619      	mov	r1, r3
 8014514:	4610      	mov	r0, r2
 8014516:	f7fd f934 	bl	8011782 <vListInsert>
 801451a:	e017      	b.n	801454c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 801451c:	2300      	movs	r3, #0
 801451e:	9300      	str	r3, [sp, #0]
 8014520:	2300      	movs	r3, #0
 8014522:	693a      	ldr	r2, [r7, #16]
 8014524:	2100      	movs	r1, #0
 8014526:	68f8      	ldr	r0, [r7, #12]
 8014528:	f7ff fd58 	bl	8013fdc <xTimerGenericCommand>
 801452c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 801452e:	687b      	ldr	r3, [r7, #4]
 8014530:	2b00      	cmp	r3, #0
 8014532:	d10b      	bne.n	801454c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8014534:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014538:	f383 8811 	msr	BASEPRI, r3
 801453c:	f3bf 8f6f 	isb	sy
 8014540:	f3bf 8f4f 	dsb	sy
 8014544:	603b      	str	r3, [r7, #0]
}
 8014546:	bf00      	nop
 8014548:	bf00      	nop
 801454a:	e7fd      	b.n	8014548 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801454c:	4b09      	ldr	r3, [pc, #36]	@ (8014574 <prvSwitchTimerLists+0xc4>)
 801454e:	681b      	ldr	r3, [r3, #0]
 8014550:	681b      	ldr	r3, [r3, #0]
 8014552:	2b00      	cmp	r3, #0
 8014554:	d1b0      	bne.n	80144b8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8014556:	4b07      	ldr	r3, [pc, #28]	@ (8014574 <prvSwitchTimerLists+0xc4>)
 8014558:	681b      	ldr	r3, [r3, #0]
 801455a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 801455c:	4b06      	ldr	r3, [pc, #24]	@ (8014578 <prvSwitchTimerLists+0xc8>)
 801455e:	681b      	ldr	r3, [r3, #0]
 8014560:	4a04      	ldr	r2, [pc, #16]	@ (8014574 <prvSwitchTimerLists+0xc4>)
 8014562:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8014564:	4a04      	ldr	r2, [pc, #16]	@ (8014578 <prvSwitchTimerLists+0xc8>)
 8014566:	697b      	ldr	r3, [r7, #20]
 8014568:	6013      	str	r3, [r2, #0]
}
 801456a:	bf00      	nop
 801456c:	3718      	adds	r7, #24
 801456e:	46bd      	mov	sp, r7
 8014570:	bd80      	pop	{r7, pc}
 8014572:	bf00      	nop
 8014574:	24001cdc 	.word	0x24001cdc
 8014578:	24001ce0 	.word	0x24001ce0

0801457c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 801457c:	b580      	push	{r7, lr}
 801457e:	b082      	sub	sp, #8
 8014580:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8014582:	f000 f991 	bl	80148a8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8014586:	4b15      	ldr	r3, [pc, #84]	@ (80145dc <prvCheckForValidListAndQueue+0x60>)
 8014588:	681b      	ldr	r3, [r3, #0]
 801458a:	2b00      	cmp	r3, #0
 801458c:	d120      	bne.n	80145d0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 801458e:	4814      	ldr	r0, [pc, #80]	@ (80145e0 <prvCheckForValidListAndQueue+0x64>)
 8014590:	f7fd f8a6 	bl	80116e0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8014594:	4813      	ldr	r0, [pc, #76]	@ (80145e4 <prvCheckForValidListAndQueue+0x68>)
 8014596:	f7fd f8a3 	bl	80116e0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 801459a:	4b13      	ldr	r3, [pc, #76]	@ (80145e8 <prvCheckForValidListAndQueue+0x6c>)
 801459c:	4a10      	ldr	r2, [pc, #64]	@ (80145e0 <prvCheckForValidListAndQueue+0x64>)
 801459e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80145a0:	4b12      	ldr	r3, [pc, #72]	@ (80145ec <prvCheckForValidListAndQueue+0x70>)
 80145a2:	4a10      	ldr	r2, [pc, #64]	@ (80145e4 <prvCheckForValidListAndQueue+0x68>)
 80145a4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80145a6:	2300      	movs	r3, #0
 80145a8:	9300      	str	r3, [sp, #0]
 80145aa:	4b11      	ldr	r3, [pc, #68]	@ (80145f0 <prvCheckForValidListAndQueue+0x74>)
 80145ac:	4a11      	ldr	r2, [pc, #68]	@ (80145f4 <prvCheckForValidListAndQueue+0x78>)
 80145ae:	2110      	movs	r1, #16
 80145b0:	200a      	movs	r0, #10
 80145b2:	f7fd f9b3 	bl	801191c <xQueueGenericCreateStatic>
 80145b6:	4603      	mov	r3, r0
 80145b8:	4a08      	ldr	r2, [pc, #32]	@ (80145dc <prvCheckForValidListAndQueue+0x60>)
 80145ba:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80145bc:	4b07      	ldr	r3, [pc, #28]	@ (80145dc <prvCheckForValidListAndQueue+0x60>)
 80145be:	681b      	ldr	r3, [r3, #0]
 80145c0:	2b00      	cmp	r3, #0
 80145c2:	d005      	beq.n	80145d0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80145c4:	4b05      	ldr	r3, [pc, #20]	@ (80145dc <prvCheckForValidListAndQueue+0x60>)
 80145c6:	681b      	ldr	r3, [r3, #0]
 80145c8:	490b      	ldr	r1, [pc, #44]	@ (80145f8 <prvCheckForValidListAndQueue+0x7c>)
 80145ca:	4618      	mov	r0, r3
 80145cc:	f7fe f8e0 	bl	8012790 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80145d0:	f000 f99c 	bl	801490c <vPortExitCritical>
}
 80145d4:	bf00      	nop
 80145d6:	46bd      	mov	sp, r7
 80145d8:	bd80      	pop	{r7, pc}
 80145da:	bf00      	nop
 80145dc:	24001ce4 	.word	0x24001ce4
 80145e0:	24001cb4 	.word	0x24001cb4
 80145e4:	24001cc8 	.word	0x24001cc8
 80145e8:	24001cdc 	.word	0x24001cdc
 80145ec:	24001ce0 	.word	0x24001ce0
 80145f0:	24001d90 	.word	0x24001d90
 80145f4:	24001cf0 	.word	0x24001cf0
 80145f8:	0801dd2c 	.word	0x0801dd2c

080145fc <pvTimerGetTimerID>:
	return xReturn;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 80145fc:	b580      	push	{r7, lr}
 80145fe:	b086      	sub	sp, #24
 8014600:	af00      	add	r7, sp, #0
 8014602:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 8014604:	687b      	ldr	r3, [r7, #4]
 8014606:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 8014608:	687b      	ldr	r3, [r7, #4]
 801460a:	2b00      	cmp	r3, #0
 801460c:	d10b      	bne.n	8014626 <pvTimerGetTimerID+0x2a>
	__asm volatile
 801460e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014612:	f383 8811 	msr	BASEPRI, r3
 8014616:	f3bf 8f6f 	isb	sy
 801461a:	f3bf 8f4f 	dsb	sy
 801461e:	60fb      	str	r3, [r7, #12]
}
 8014620:	bf00      	nop
 8014622:	bf00      	nop
 8014624:	e7fd      	b.n	8014622 <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 8014626:	f000 f93f 	bl	80148a8 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 801462a:	697b      	ldr	r3, [r7, #20]
 801462c:	69db      	ldr	r3, [r3, #28]
 801462e:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 8014630:	f000 f96c 	bl	801490c <vPortExitCritical>

	return pvReturn;
 8014634:	693b      	ldr	r3, [r7, #16]
}
 8014636:	4618      	mov	r0, r3
 8014638:	3718      	adds	r7, #24
 801463a:	46bd      	mov	sp, r7
 801463c:	bd80      	pop	{r7, pc}
	...

08014640 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8014640:	b480      	push	{r7}
 8014642:	b085      	sub	sp, #20
 8014644:	af00      	add	r7, sp, #0
 8014646:	60f8      	str	r0, [r7, #12]
 8014648:	60b9      	str	r1, [r7, #8]
 801464a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 801464c:	68fb      	ldr	r3, [r7, #12]
 801464e:	3b04      	subs	r3, #4
 8014650:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8014652:	68fb      	ldr	r3, [r7, #12]
 8014654:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8014658:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801465a:	68fb      	ldr	r3, [r7, #12]
 801465c:	3b04      	subs	r3, #4
 801465e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8014660:	68bb      	ldr	r3, [r7, #8]
 8014662:	f023 0201 	bic.w	r2, r3, #1
 8014666:	68fb      	ldr	r3, [r7, #12]
 8014668:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801466a:	68fb      	ldr	r3, [r7, #12]
 801466c:	3b04      	subs	r3, #4
 801466e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8014670:	4a0c      	ldr	r2, [pc, #48]	@ (80146a4 <pxPortInitialiseStack+0x64>)
 8014672:	68fb      	ldr	r3, [r7, #12]
 8014674:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8014676:	68fb      	ldr	r3, [r7, #12]
 8014678:	3b14      	subs	r3, #20
 801467a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 801467c:	687a      	ldr	r2, [r7, #4]
 801467e:	68fb      	ldr	r3, [r7, #12]
 8014680:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8014682:	68fb      	ldr	r3, [r7, #12]
 8014684:	3b04      	subs	r3, #4
 8014686:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8014688:	68fb      	ldr	r3, [r7, #12]
 801468a:	f06f 0202 	mvn.w	r2, #2
 801468e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8014690:	68fb      	ldr	r3, [r7, #12]
 8014692:	3b20      	subs	r3, #32
 8014694:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8014696:	68fb      	ldr	r3, [r7, #12]
}
 8014698:	4618      	mov	r0, r3
 801469a:	3714      	adds	r7, #20
 801469c:	46bd      	mov	sp, r7
 801469e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146a2:	4770      	bx	lr
 80146a4:	080146a9 	.word	0x080146a9

080146a8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80146a8:	b480      	push	{r7}
 80146aa:	b085      	sub	sp, #20
 80146ac:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80146ae:	2300      	movs	r3, #0
 80146b0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80146b2:	4b13      	ldr	r3, [pc, #76]	@ (8014700 <prvTaskExitError+0x58>)
 80146b4:	681b      	ldr	r3, [r3, #0]
 80146b6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80146ba:	d00b      	beq.n	80146d4 <prvTaskExitError+0x2c>
	__asm volatile
 80146bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80146c0:	f383 8811 	msr	BASEPRI, r3
 80146c4:	f3bf 8f6f 	isb	sy
 80146c8:	f3bf 8f4f 	dsb	sy
 80146cc:	60fb      	str	r3, [r7, #12]
}
 80146ce:	bf00      	nop
 80146d0:	bf00      	nop
 80146d2:	e7fd      	b.n	80146d0 <prvTaskExitError+0x28>
	__asm volatile
 80146d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80146d8:	f383 8811 	msr	BASEPRI, r3
 80146dc:	f3bf 8f6f 	isb	sy
 80146e0:	f3bf 8f4f 	dsb	sy
 80146e4:	60bb      	str	r3, [r7, #8]
}
 80146e6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80146e8:	bf00      	nop
 80146ea:	687b      	ldr	r3, [r7, #4]
 80146ec:	2b00      	cmp	r3, #0
 80146ee:	d0fc      	beq.n	80146ea <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80146f0:	bf00      	nop
 80146f2:	bf00      	nop
 80146f4:	3714      	adds	r7, #20
 80146f6:	46bd      	mov	sp, r7
 80146f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146fc:	4770      	bx	lr
 80146fe:	bf00      	nop
 8014700:	24000014 	.word	0x24000014
	...

08014710 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8014710:	4b07      	ldr	r3, [pc, #28]	@ (8014730 <pxCurrentTCBConst2>)
 8014712:	6819      	ldr	r1, [r3, #0]
 8014714:	6808      	ldr	r0, [r1, #0]
 8014716:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801471a:	f380 8809 	msr	PSP, r0
 801471e:	f3bf 8f6f 	isb	sy
 8014722:	f04f 0000 	mov.w	r0, #0
 8014726:	f380 8811 	msr	BASEPRI, r0
 801472a:	4770      	bx	lr
 801472c:	f3af 8000 	nop.w

08014730 <pxCurrentTCBConst2>:
 8014730:	240017b4 	.word	0x240017b4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8014734:	bf00      	nop
 8014736:	bf00      	nop

08014738 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8014738:	4808      	ldr	r0, [pc, #32]	@ (801475c <prvPortStartFirstTask+0x24>)
 801473a:	6800      	ldr	r0, [r0, #0]
 801473c:	6800      	ldr	r0, [r0, #0]
 801473e:	f380 8808 	msr	MSP, r0
 8014742:	f04f 0000 	mov.w	r0, #0
 8014746:	f380 8814 	msr	CONTROL, r0
 801474a:	b662      	cpsie	i
 801474c:	b661      	cpsie	f
 801474e:	f3bf 8f4f 	dsb	sy
 8014752:	f3bf 8f6f 	isb	sy
 8014756:	df00      	svc	0
 8014758:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801475a:	bf00      	nop
 801475c:	e000ed08 	.word	0xe000ed08

08014760 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8014760:	b580      	push	{r7, lr}
 8014762:	b086      	sub	sp, #24
 8014764:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8014766:	4b47      	ldr	r3, [pc, #284]	@ (8014884 <xPortStartScheduler+0x124>)
 8014768:	681b      	ldr	r3, [r3, #0]
 801476a:	4a47      	ldr	r2, [pc, #284]	@ (8014888 <xPortStartScheduler+0x128>)
 801476c:	4293      	cmp	r3, r2
 801476e:	d10b      	bne.n	8014788 <xPortStartScheduler+0x28>
	__asm volatile
 8014770:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014774:	f383 8811 	msr	BASEPRI, r3
 8014778:	f3bf 8f6f 	isb	sy
 801477c:	f3bf 8f4f 	dsb	sy
 8014780:	60fb      	str	r3, [r7, #12]
}
 8014782:	bf00      	nop
 8014784:	bf00      	nop
 8014786:	e7fd      	b.n	8014784 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8014788:	4b3e      	ldr	r3, [pc, #248]	@ (8014884 <xPortStartScheduler+0x124>)
 801478a:	681b      	ldr	r3, [r3, #0]
 801478c:	4a3f      	ldr	r2, [pc, #252]	@ (801488c <xPortStartScheduler+0x12c>)
 801478e:	4293      	cmp	r3, r2
 8014790:	d10b      	bne.n	80147aa <xPortStartScheduler+0x4a>
	__asm volatile
 8014792:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014796:	f383 8811 	msr	BASEPRI, r3
 801479a:	f3bf 8f6f 	isb	sy
 801479e:	f3bf 8f4f 	dsb	sy
 80147a2:	613b      	str	r3, [r7, #16]
}
 80147a4:	bf00      	nop
 80147a6:	bf00      	nop
 80147a8:	e7fd      	b.n	80147a6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80147aa:	4b39      	ldr	r3, [pc, #228]	@ (8014890 <xPortStartScheduler+0x130>)
 80147ac:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80147ae:	697b      	ldr	r3, [r7, #20]
 80147b0:	781b      	ldrb	r3, [r3, #0]
 80147b2:	b2db      	uxtb	r3, r3
 80147b4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80147b6:	697b      	ldr	r3, [r7, #20]
 80147b8:	22ff      	movs	r2, #255	@ 0xff
 80147ba:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80147bc:	697b      	ldr	r3, [r7, #20]
 80147be:	781b      	ldrb	r3, [r3, #0]
 80147c0:	b2db      	uxtb	r3, r3
 80147c2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80147c4:	78fb      	ldrb	r3, [r7, #3]
 80147c6:	b2db      	uxtb	r3, r3
 80147c8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80147cc:	b2da      	uxtb	r2, r3
 80147ce:	4b31      	ldr	r3, [pc, #196]	@ (8014894 <xPortStartScheduler+0x134>)
 80147d0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80147d2:	4b31      	ldr	r3, [pc, #196]	@ (8014898 <xPortStartScheduler+0x138>)
 80147d4:	2207      	movs	r2, #7
 80147d6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80147d8:	e009      	b.n	80147ee <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80147da:	4b2f      	ldr	r3, [pc, #188]	@ (8014898 <xPortStartScheduler+0x138>)
 80147dc:	681b      	ldr	r3, [r3, #0]
 80147de:	3b01      	subs	r3, #1
 80147e0:	4a2d      	ldr	r2, [pc, #180]	@ (8014898 <xPortStartScheduler+0x138>)
 80147e2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80147e4:	78fb      	ldrb	r3, [r7, #3]
 80147e6:	b2db      	uxtb	r3, r3
 80147e8:	005b      	lsls	r3, r3, #1
 80147ea:	b2db      	uxtb	r3, r3
 80147ec:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80147ee:	78fb      	ldrb	r3, [r7, #3]
 80147f0:	b2db      	uxtb	r3, r3
 80147f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80147f6:	2b80      	cmp	r3, #128	@ 0x80
 80147f8:	d0ef      	beq.n	80147da <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80147fa:	4b27      	ldr	r3, [pc, #156]	@ (8014898 <xPortStartScheduler+0x138>)
 80147fc:	681b      	ldr	r3, [r3, #0]
 80147fe:	f1c3 0307 	rsb	r3, r3, #7
 8014802:	2b04      	cmp	r3, #4
 8014804:	d00b      	beq.n	801481e <xPortStartScheduler+0xbe>
	__asm volatile
 8014806:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801480a:	f383 8811 	msr	BASEPRI, r3
 801480e:	f3bf 8f6f 	isb	sy
 8014812:	f3bf 8f4f 	dsb	sy
 8014816:	60bb      	str	r3, [r7, #8]
}
 8014818:	bf00      	nop
 801481a:	bf00      	nop
 801481c:	e7fd      	b.n	801481a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801481e:	4b1e      	ldr	r3, [pc, #120]	@ (8014898 <xPortStartScheduler+0x138>)
 8014820:	681b      	ldr	r3, [r3, #0]
 8014822:	021b      	lsls	r3, r3, #8
 8014824:	4a1c      	ldr	r2, [pc, #112]	@ (8014898 <xPortStartScheduler+0x138>)
 8014826:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8014828:	4b1b      	ldr	r3, [pc, #108]	@ (8014898 <xPortStartScheduler+0x138>)
 801482a:	681b      	ldr	r3, [r3, #0]
 801482c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8014830:	4a19      	ldr	r2, [pc, #100]	@ (8014898 <xPortStartScheduler+0x138>)
 8014832:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8014834:	687b      	ldr	r3, [r7, #4]
 8014836:	b2da      	uxtb	r2, r3
 8014838:	697b      	ldr	r3, [r7, #20]
 801483a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801483c:	4b17      	ldr	r3, [pc, #92]	@ (801489c <xPortStartScheduler+0x13c>)
 801483e:	681b      	ldr	r3, [r3, #0]
 8014840:	4a16      	ldr	r2, [pc, #88]	@ (801489c <xPortStartScheduler+0x13c>)
 8014842:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8014846:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8014848:	4b14      	ldr	r3, [pc, #80]	@ (801489c <xPortStartScheduler+0x13c>)
 801484a:	681b      	ldr	r3, [r3, #0]
 801484c:	4a13      	ldr	r2, [pc, #76]	@ (801489c <xPortStartScheduler+0x13c>)
 801484e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8014852:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8014854:	f000 f8da 	bl	8014a0c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8014858:	4b11      	ldr	r3, [pc, #68]	@ (80148a0 <xPortStartScheduler+0x140>)
 801485a:	2200      	movs	r2, #0
 801485c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801485e:	f000 f8f9 	bl	8014a54 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8014862:	4b10      	ldr	r3, [pc, #64]	@ (80148a4 <xPortStartScheduler+0x144>)
 8014864:	681b      	ldr	r3, [r3, #0]
 8014866:	4a0f      	ldr	r2, [pc, #60]	@ (80148a4 <xPortStartScheduler+0x144>)
 8014868:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801486c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801486e:	f7ff ff63 	bl	8014738 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8014872:	f7fe fc63 	bl	801313c <vTaskSwitchContext>
	prvTaskExitError();
 8014876:	f7ff ff17 	bl	80146a8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801487a:	2300      	movs	r3, #0
}
 801487c:	4618      	mov	r0, r3
 801487e:	3718      	adds	r7, #24
 8014880:	46bd      	mov	sp, r7
 8014882:	bd80      	pop	{r7, pc}
 8014884:	e000ed00 	.word	0xe000ed00
 8014888:	410fc271 	.word	0x410fc271
 801488c:	410fc270 	.word	0x410fc270
 8014890:	e000e400 	.word	0xe000e400
 8014894:	24001de0 	.word	0x24001de0
 8014898:	24001de4 	.word	0x24001de4
 801489c:	e000ed20 	.word	0xe000ed20
 80148a0:	24000014 	.word	0x24000014
 80148a4:	e000ef34 	.word	0xe000ef34

080148a8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80148a8:	b480      	push	{r7}
 80148aa:	b083      	sub	sp, #12
 80148ac:	af00      	add	r7, sp, #0
	__asm volatile
 80148ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80148b2:	f383 8811 	msr	BASEPRI, r3
 80148b6:	f3bf 8f6f 	isb	sy
 80148ba:	f3bf 8f4f 	dsb	sy
 80148be:	607b      	str	r3, [r7, #4]
}
 80148c0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80148c2:	4b10      	ldr	r3, [pc, #64]	@ (8014904 <vPortEnterCritical+0x5c>)
 80148c4:	681b      	ldr	r3, [r3, #0]
 80148c6:	3301      	adds	r3, #1
 80148c8:	4a0e      	ldr	r2, [pc, #56]	@ (8014904 <vPortEnterCritical+0x5c>)
 80148ca:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80148cc:	4b0d      	ldr	r3, [pc, #52]	@ (8014904 <vPortEnterCritical+0x5c>)
 80148ce:	681b      	ldr	r3, [r3, #0]
 80148d0:	2b01      	cmp	r3, #1
 80148d2:	d110      	bne.n	80148f6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80148d4:	4b0c      	ldr	r3, [pc, #48]	@ (8014908 <vPortEnterCritical+0x60>)
 80148d6:	681b      	ldr	r3, [r3, #0]
 80148d8:	b2db      	uxtb	r3, r3
 80148da:	2b00      	cmp	r3, #0
 80148dc:	d00b      	beq.n	80148f6 <vPortEnterCritical+0x4e>
	__asm volatile
 80148de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80148e2:	f383 8811 	msr	BASEPRI, r3
 80148e6:	f3bf 8f6f 	isb	sy
 80148ea:	f3bf 8f4f 	dsb	sy
 80148ee:	603b      	str	r3, [r7, #0]
}
 80148f0:	bf00      	nop
 80148f2:	bf00      	nop
 80148f4:	e7fd      	b.n	80148f2 <vPortEnterCritical+0x4a>
	}
}
 80148f6:	bf00      	nop
 80148f8:	370c      	adds	r7, #12
 80148fa:	46bd      	mov	sp, r7
 80148fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014900:	4770      	bx	lr
 8014902:	bf00      	nop
 8014904:	24000014 	.word	0x24000014
 8014908:	e000ed04 	.word	0xe000ed04

0801490c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 801490c:	b480      	push	{r7}
 801490e:	b083      	sub	sp, #12
 8014910:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8014912:	4b12      	ldr	r3, [pc, #72]	@ (801495c <vPortExitCritical+0x50>)
 8014914:	681b      	ldr	r3, [r3, #0]
 8014916:	2b00      	cmp	r3, #0
 8014918:	d10b      	bne.n	8014932 <vPortExitCritical+0x26>
	__asm volatile
 801491a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801491e:	f383 8811 	msr	BASEPRI, r3
 8014922:	f3bf 8f6f 	isb	sy
 8014926:	f3bf 8f4f 	dsb	sy
 801492a:	607b      	str	r3, [r7, #4]
}
 801492c:	bf00      	nop
 801492e:	bf00      	nop
 8014930:	e7fd      	b.n	801492e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8014932:	4b0a      	ldr	r3, [pc, #40]	@ (801495c <vPortExitCritical+0x50>)
 8014934:	681b      	ldr	r3, [r3, #0]
 8014936:	3b01      	subs	r3, #1
 8014938:	4a08      	ldr	r2, [pc, #32]	@ (801495c <vPortExitCritical+0x50>)
 801493a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801493c:	4b07      	ldr	r3, [pc, #28]	@ (801495c <vPortExitCritical+0x50>)
 801493e:	681b      	ldr	r3, [r3, #0]
 8014940:	2b00      	cmp	r3, #0
 8014942:	d105      	bne.n	8014950 <vPortExitCritical+0x44>
 8014944:	2300      	movs	r3, #0
 8014946:	603b      	str	r3, [r7, #0]
	__asm volatile
 8014948:	683b      	ldr	r3, [r7, #0]
 801494a:	f383 8811 	msr	BASEPRI, r3
}
 801494e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8014950:	bf00      	nop
 8014952:	370c      	adds	r7, #12
 8014954:	46bd      	mov	sp, r7
 8014956:	f85d 7b04 	ldr.w	r7, [sp], #4
 801495a:	4770      	bx	lr
 801495c:	24000014 	.word	0x24000014

08014960 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8014960:	f3ef 8009 	mrs	r0, PSP
 8014964:	f3bf 8f6f 	isb	sy
 8014968:	4b15      	ldr	r3, [pc, #84]	@ (80149c0 <pxCurrentTCBConst>)
 801496a:	681a      	ldr	r2, [r3, #0]
 801496c:	f01e 0f10 	tst.w	lr, #16
 8014970:	bf08      	it	eq
 8014972:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8014976:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801497a:	6010      	str	r0, [r2, #0]
 801497c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8014980:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8014984:	f380 8811 	msr	BASEPRI, r0
 8014988:	f3bf 8f4f 	dsb	sy
 801498c:	f3bf 8f6f 	isb	sy
 8014990:	f7fe fbd4 	bl	801313c <vTaskSwitchContext>
 8014994:	f04f 0000 	mov.w	r0, #0
 8014998:	f380 8811 	msr	BASEPRI, r0
 801499c:	bc09      	pop	{r0, r3}
 801499e:	6819      	ldr	r1, [r3, #0]
 80149a0:	6808      	ldr	r0, [r1, #0]
 80149a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80149a6:	f01e 0f10 	tst.w	lr, #16
 80149aa:	bf08      	it	eq
 80149ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80149b0:	f380 8809 	msr	PSP, r0
 80149b4:	f3bf 8f6f 	isb	sy
 80149b8:	4770      	bx	lr
 80149ba:	bf00      	nop
 80149bc:	f3af 8000 	nop.w

080149c0 <pxCurrentTCBConst>:
 80149c0:	240017b4 	.word	0x240017b4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80149c4:	bf00      	nop
 80149c6:	bf00      	nop

080149c8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80149c8:	b580      	push	{r7, lr}
 80149ca:	b082      	sub	sp, #8
 80149cc:	af00      	add	r7, sp, #0
	__asm volatile
 80149ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80149d2:	f383 8811 	msr	BASEPRI, r3
 80149d6:	f3bf 8f6f 	isb	sy
 80149da:	f3bf 8f4f 	dsb	sy
 80149de:	607b      	str	r3, [r7, #4]
}
 80149e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80149e2:	f7fe faf1 	bl	8012fc8 <xTaskIncrementTick>
 80149e6:	4603      	mov	r3, r0
 80149e8:	2b00      	cmp	r3, #0
 80149ea:	d003      	beq.n	80149f4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80149ec:	4b06      	ldr	r3, [pc, #24]	@ (8014a08 <xPortSysTickHandler+0x40>)
 80149ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80149f2:	601a      	str	r2, [r3, #0]
 80149f4:	2300      	movs	r3, #0
 80149f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80149f8:	683b      	ldr	r3, [r7, #0]
 80149fa:	f383 8811 	msr	BASEPRI, r3
}
 80149fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8014a00:	bf00      	nop
 8014a02:	3708      	adds	r7, #8
 8014a04:	46bd      	mov	sp, r7
 8014a06:	bd80      	pop	{r7, pc}
 8014a08:	e000ed04 	.word	0xe000ed04

08014a0c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8014a0c:	b480      	push	{r7}
 8014a0e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8014a10:	4b0b      	ldr	r3, [pc, #44]	@ (8014a40 <vPortSetupTimerInterrupt+0x34>)
 8014a12:	2200      	movs	r2, #0
 8014a14:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8014a16:	4b0b      	ldr	r3, [pc, #44]	@ (8014a44 <vPortSetupTimerInterrupt+0x38>)
 8014a18:	2200      	movs	r2, #0
 8014a1a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8014a1c:	4b0a      	ldr	r3, [pc, #40]	@ (8014a48 <vPortSetupTimerInterrupt+0x3c>)
 8014a1e:	681b      	ldr	r3, [r3, #0]
 8014a20:	4a0a      	ldr	r2, [pc, #40]	@ (8014a4c <vPortSetupTimerInterrupt+0x40>)
 8014a22:	fba2 2303 	umull	r2, r3, r2, r3
 8014a26:	099b      	lsrs	r3, r3, #6
 8014a28:	4a09      	ldr	r2, [pc, #36]	@ (8014a50 <vPortSetupTimerInterrupt+0x44>)
 8014a2a:	3b01      	subs	r3, #1
 8014a2c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8014a2e:	4b04      	ldr	r3, [pc, #16]	@ (8014a40 <vPortSetupTimerInterrupt+0x34>)
 8014a30:	2207      	movs	r2, #7
 8014a32:	601a      	str	r2, [r3, #0]
}
 8014a34:	bf00      	nop
 8014a36:	46bd      	mov	sp, r7
 8014a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a3c:	4770      	bx	lr
 8014a3e:	bf00      	nop
 8014a40:	e000e010 	.word	0xe000e010
 8014a44:	e000e018 	.word	0xe000e018
 8014a48:	24000004 	.word	0x24000004
 8014a4c:	10624dd3 	.word	0x10624dd3
 8014a50:	e000e014 	.word	0xe000e014

08014a54 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8014a54:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8014a64 <vPortEnableVFP+0x10>
 8014a58:	6801      	ldr	r1, [r0, #0]
 8014a5a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8014a5e:	6001      	str	r1, [r0, #0]
 8014a60:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8014a62:	bf00      	nop
 8014a64:	e000ed88 	.word	0xe000ed88

08014a68 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8014a68:	b480      	push	{r7}
 8014a6a:	b085      	sub	sp, #20
 8014a6c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8014a6e:	f3ef 8305 	mrs	r3, IPSR
 8014a72:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8014a74:	68fb      	ldr	r3, [r7, #12]
 8014a76:	2b0f      	cmp	r3, #15
 8014a78:	d915      	bls.n	8014aa6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8014a7a:	4a18      	ldr	r2, [pc, #96]	@ (8014adc <vPortValidateInterruptPriority+0x74>)
 8014a7c:	68fb      	ldr	r3, [r7, #12]
 8014a7e:	4413      	add	r3, r2
 8014a80:	781b      	ldrb	r3, [r3, #0]
 8014a82:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8014a84:	4b16      	ldr	r3, [pc, #88]	@ (8014ae0 <vPortValidateInterruptPriority+0x78>)
 8014a86:	781b      	ldrb	r3, [r3, #0]
 8014a88:	7afa      	ldrb	r2, [r7, #11]
 8014a8a:	429a      	cmp	r2, r3
 8014a8c:	d20b      	bcs.n	8014aa6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8014a8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014a92:	f383 8811 	msr	BASEPRI, r3
 8014a96:	f3bf 8f6f 	isb	sy
 8014a9a:	f3bf 8f4f 	dsb	sy
 8014a9e:	607b      	str	r3, [r7, #4]
}
 8014aa0:	bf00      	nop
 8014aa2:	bf00      	nop
 8014aa4:	e7fd      	b.n	8014aa2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8014aa6:	4b0f      	ldr	r3, [pc, #60]	@ (8014ae4 <vPortValidateInterruptPriority+0x7c>)
 8014aa8:	681b      	ldr	r3, [r3, #0]
 8014aaa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8014aae:	4b0e      	ldr	r3, [pc, #56]	@ (8014ae8 <vPortValidateInterruptPriority+0x80>)
 8014ab0:	681b      	ldr	r3, [r3, #0]
 8014ab2:	429a      	cmp	r2, r3
 8014ab4:	d90b      	bls.n	8014ace <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8014ab6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014aba:	f383 8811 	msr	BASEPRI, r3
 8014abe:	f3bf 8f6f 	isb	sy
 8014ac2:	f3bf 8f4f 	dsb	sy
 8014ac6:	603b      	str	r3, [r7, #0]
}
 8014ac8:	bf00      	nop
 8014aca:	bf00      	nop
 8014acc:	e7fd      	b.n	8014aca <vPortValidateInterruptPriority+0x62>
	}
 8014ace:	bf00      	nop
 8014ad0:	3714      	adds	r7, #20
 8014ad2:	46bd      	mov	sp, r7
 8014ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ad8:	4770      	bx	lr
 8014ada:	bf00      	nop
 8014adc:	e000e3f0 	.word	0xe000e3f0
 8014ae0:	24001de0 	.word	0x24001de0
 8014ae4:	e000ed0c 	.word	0xe000ed0c
 8014ae8:	24001de4 	.word	0x24001de4

08014aec <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8014aec:	b580      	push	{r7, lr}
 8014aee:	b08a      	sub	sp, #40	@ 0x28
 8014af0:	af00      	add	r7, sp, #0
 8014af2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8014af4:	2300      	movs	r3, #0
 8014af6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8014af8:	f7fe f9aa 	bl	8012e50 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8014afc:	4b5c      	ldr	r3, [pc, #368]	@ (8014c70 <pvPortMalloc+0x184>)
 8014afe:	681b      	ldr	r3, [r3, #0]
 8014b00:	2b00      	cmp	r3, #0
 8014b02:	d101      	bne.n	8014b08 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8014b04:	f000 f924 	bl	8014d50 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8014b08:	4b5a      	ldr	r3, [pc, #360]	@ (8014c74 <pvPortMalloc+0x188>)
 8014b0a:	681a      	ldr	r2, [r3, #0]
 8014b0c:	687b      	ldr	r3, [r7, #4]
 8014b0e:	4013      	ands	r3, r2
 8014b10:	2b00      	cmp	r3, #0
 8014b12:	f040 8095 	bne.w	8014c40 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8014b16:	687b      	ldr	r3, [r7, #4]
 8014b18:	2b00      	cmp	r3, #0
 8014b1a:	d01e      	beq.n	8014b5a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8014b1c:	2208      	movs	r2, #8
 8014b1e:	687b      	ldr	r3, [r7, #4]
 8014b20:	4413      	add	r3, r2
 8014b22:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8014b24:	687b      	ldr	r3, [r7, #4]
 8014b26:	f003 0307 	and.w	r3, r3, #7
 8014b2a:	2b00      	cmp	r3, #0
 8014b2c:	d015      	beq.n	8014b5a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8014b2e:	687b      	ldr	r3, [r7, #4]
 8014b30:	f023 0307 	bic.w	r3, r3, #7
 8014b34:	3308      	adds	r3, #8
 8014b36:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8014b38:	687b      	ldr	r3, [r7, #4]
 8014b3a:	f003 0307 	and.w	r3, r3, #7
 8014b3e:	2b00      	cmp	r3, #0
 8014b40:	d00b      	beq.n	8014b5a <pvPortMalloc+0x6e>
	__asm volatile
 8014b42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014b46:	f383 8811 	msr	BASEPRI, r3
 8014b4a:	f3bf 8f6f 	isb	sy
 8014b4e:	f3bf 8f4f 	dsb	sy
 8014b52:	617b      	str	r3, [r7, #20]
}
 8014b54:	bf00      	nop
 8014b56:	bf00      	nop
 8014b58:	e7fd      	b.n	8014b56 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8014b5a:	687b      	ldr	r3, [r7, #4]
 8014b5c:	2b00      	cmp	r3, #0
 8014b5e:	d06f      	beq.n	8014c40 <pvPortMalloc+0x154>
 8014b60:	4b45      	ldr	r3, [pc, #276]	@ (8014c78 <pvPortMalloc+0x18c>)
 8014b62:	681b      	ldr	r3, [r3, #0]
 8014b64:	687a      	ldr	r2, [r7, #4]
 8014b66:	429a      	cmp	r2, r3
 8014b68:	d86a      	bhi.n	8014c40 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8014b6a:	4b44      	ldr	r3, [pc, #272]	@ (8014c7c <pvPortMalloc+0x190>)
 8014b6c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8014b6e:	4b43      	ldr	r3, [pc, #268]	@ (8014c7c <pvPortMalloc+0x190>)
 8014b70:	681b      	ldr	r3, [r3, #0]
 8014b72:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8014b74:	e004      	b.n	8014b80 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8014b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014b78:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8014b7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014b7c:	681b      	ldr	r3, [r3, #0]
 8014b7e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8014b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014b82:	685b      	ldr	r3, [r3, #4]
 8014b84:	687a      	ldr	r2, [r7, #4]
 8014b86:	429a      	cmp	r2, r3
 8014b88:	d903      	bls.n	8014b92 <pvPortMalloc+0xa6>
 8014b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014b8c:	681b      	ldr	r3, [r3, #0]
 8014b8e:	2b00      	cmp	r3, #0
 8014b90:	d1f1      	bne.n	8014b76 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8014b92:	4b37      	ldr	r3, [pc, #220]	@ (8014c70 <pvPortMalloc+0x184>)
 8014b94:	681b      	ldr	r3, [r3, #0]
 8014b96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014b98:	429a      	cmp	r2, r3
 8014b9a:	d051      	beq.n	8014c40 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8014b9c:	6a3b      	ldr	r3, [r7, #32]
 8014b9e:	681b      	ldr	r3, [r3, #0]
 8014ba0:	2208      	movs	r2, #8
 8014ba2:	4413      	add	r3, r2
 8014ba4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8014ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014ba8:	681a      	ldr	r2, [r3, #0]
 8014baa:	6a3b      	ldr	r3, [r7, #32]
 8014bac:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8014bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014bb0:	685a      	ldr	r2, [r3, #4]
 8014bb2:	687b      	ldr	r3, [r7, #4]
 8014bb4:	1ad2      	subs	r2, r2, r3
 8014bb6:	2308      	movs	r3, #8
 8014bb8:	005b      	lsls	r3, r3, #1
 8014bba:	429a      	cmp	r2, r3
 8014bbc:	d920      	bls.n	8014c00 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8014bbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014bc0:	687b      	ldr	r3, [r7, #4]
 8014bc2:	4413      	add	r3, r2
 8014bc4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8014bc6:	69bb      	ldr	r3, [r7, #24]
 8014bc8:	f003 0307 	and.w	r3, r3, #7
 8014bcc:	2b00      	cmp	r3, #0
 8014bce:	d00b      	beq.n	8014be8 <pvPortMalloc+0xfc>
	__asm volatile
 8014bd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014bd4:	f383 8811 	msr	BASEPRI, r3
 8014bd8:	f3bf 8f6f 	isb	sy
 8014bdc:	f3bf 8f4f 	dsb	sy
 8014be0:	613b      	str	r3, [r7, #16]
}
 8014be2:	bf00      	nop
 8014be4:	bf00      	nop
 8014be6:	e7fd      	b.n	8014be4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8014be8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014bea:	685a      	ldr	r2, [r3, #4]
 8014bec:	687b      	ldr	r3, [r7, #4]
 8014bee:	1ad2      	subs	r2, r2, r3
 8014bf0:	69bb      	ldr	r3, [r7, #24]
 8014bf2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8014bf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014bf6:	687a      	ldr	r2, [r7, #4]
 8014bf8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8014bfa:	69b8      	ldr	r0, [r7, #24]
 8014bfc:	f000 f90c 	bl	8014e18 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8014c00:	4b1d      	ldr	r3, [pc, #116]	@ (8014c78 <pvPortMalloc+0x18c>)
 8014c02:	681a      	ldr	r2, [r3, #0]
 8014c04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014c06:	685b      	ldr	r3, [r3, #4]
 8014c08:	1ad3      	subs	r3, r2, r3
 8014c0a:	4a1b      	ldr	r2, [pc, #108]	@ (8014c78 <pvPortMalloc+0x18c>)
 8014c0c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8014c0e:	4b1a      	ldr	r3, [pc, #104]	@ (8014c78 <pvPortMalloc+0x18c>)
 8014c10:	681a      	ldr	r2, [r3, #0]
 8014c12:	4b1b      	ldr	r3, [pc, #108]	@ (8014c80 <pvPortMalloc+0x194>)
 8014c14:	681b      	ldr	r3, [r3, #0]
 8014c16:	429a      	cmp	r2, r3
 8014c18:	d203      	bcs.n	8014c22 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8014c1a:	4b17      	ldr	r3, [pc, #92]	@ (8014c78 <pvPortMalloc+0x18c>)
 8014c1c:	681b      	ldr	r3, [r3, #0]
 8014c1e:	4a18      	ldr	r2, [pc, #96]	@ (8014c80 <pvPortMalloc+0x194>)
 8014c20:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8014c22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014c24:	685a      	ldr	r2, [r3, #4]
 8014c26:	4b13      	ldr	r3, [pc, #76]	@ (8014c74 <pvPortMalloc+0x188>)
 8014c28:	681b      	ldr	r3, [r3, #0]
 8014c2a:	431a      	orrs	r2, r3
 8014c2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014c2e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8014c30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014c32:	2200      	movs	r2, #0
 8014c34:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8014c36:	4b13      	ldr	r3, [pc, #76]	@ (8014c84 <pvPortMalloc+0x198>)
 8014c38:	681b      	ldr	r3, [r3, #0]
 8014c3a:	3301      	adds	r3, #1
 8014c3c:	4a11      	ldr	r2, [pc, #68]	@ (8014c84 <pvPortMalloc+0x198>)
 8014c3e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8014c40:	f7fe f914 	bl	8012e6c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8014c44:	69fb      	ldr	r3, [r7, #28]
 8014c46:	f003 0307 	and.w	r3, r3, #7
 8014c4a:	2b00      	cmp	r3, #0
 8014c4c:	d00b      	beq.n	8014c66 <pvPortMalloc+0x17a>
	__asm volatile
 8014c4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014c52:	f383 8811 	msr	BASEPRI, r3
 8014c56:	f3bf 8f6f 	isb	sy
 8014c5a:	f3bf 8f4f 	dsb	sy
 8014c5e:	60fb      	str	r3, [r7, #12]
}
 8014c60:	bf00      	nop
 8014c62:	bf00      	nop
 8014c64:	e7fd      	b.n	8014c62 <pvPortMalloc+0x176>
	return pvReturn;
 8014c66:	69fb      	ldr	r3, [r7, #28]
}
 8014c68:	4618      	mov	r0, r3
 8014c6a:	3728      	adds	r7, #40	@ 0x28
 8014c6c:	46bd      	mov	sp, r7
 8014c6e:	bd80      	pop	{r7, pc}
 8014c70:	2401f2b0 	.word	0x2401f2b0
 8014c74:	2401f2c4 	.word	0x2401f2c4
 8014c78:	2401f2b4 	.word	0x2401f2b4
 8014c7c:	2401f2a8 	.word	0x2401f2a8
 8014c80:	2401f2b8 	.word	0x2401f2b8
 8014c84:	2401f2bc 	.word	0x2401f2bc

08014c88 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8014c88:	b580      	push	{r7, lr}
 8014c8a:	b086      	sub	sp, #24
 8014c8c:	af00      	add	r7, sp, #0
 8014c8e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8014c90:	687b      	ldr	r3, [r7, #4]
 8014c92:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8014c94:	687b      	ldr	r3, [r7, #4]
 8014c96:	2b00      	cmp	r3, #0
 8014c98:	d04f      	beq.n	8014d3a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8014c9a:	2308      	movs	r3, #8
 8014c9c:	425b      	negs	r3, r3
 8014c9e:	697a      	ldr	r2, [r7, #20]
 8014ca0:	4413      	add	r3, r2
 8014ca2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8014ca4:	697b      	ldr	r3, [r7, #20]
 8014ca6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8014ca8:	693b      	ldr	r3, [r7, #16]
 8014caa:	685a      	ldr	r2, [r3, #4]
 8014cac:	4b25      	ldr	r3, [pc, #148]	@ (8014d44 <vPortFree+0xbc>)
 8014cae:	681b      	ldr	r3, [r3, #0]
 8014cb0:	4013      	ands	r3, r2
 8014cb2:	2b00      	cmp	r3, #0
 8014cb4:	d10b      	bne.n	8014cce <vPortFree+0x46>
	__asm volatile
 8014cb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014cba:	f383 8811 	msr	BASEPRI, r3
 8014cbe:	f3bf 8f6f 	isb	sy
 8014cc2:	f3bf 8f4f 	dsb	sy
 8014cc6:	60fb      	str	r3, [r7, #12]
}
 8014cc8:	bf00      	nop
 8014cca:	bf00      	nop
 8014ccc:	e7fd      	b.n	8014cca <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8014cce:	693b      	ldr	r3, [r7, #16]
 8014cd0:	681b      	ldr	r3, [r3, #0]
 8014cd2:	2b00      	cmp	r3, #0
 8014cd4:	d00b      	beq.n	8014cee <vPortFree+0x66>
	__asm volatile
 8014cd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014cda:	f383 8811 	msr	BASEPRI, r3
 8014cde:	f3bf 8f6f 	isb	sy
 8014ce2:	f3bf 8f4f 	dsb	sy
 8014ce6:	60bb      	str	r3, [r7, #8]
}
 8014ce8:	bf00      	nop
 8014cea:	bf00      	nop
 8014cec:	e7fd      	b.n	8014cea <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8014cee:	693b      	ldr	r3, [r7, #16]
 8014cf0:	685a      	ldr	r2, [r3, #4]
 8014cf2:	4b14      	ldr	r3, [pc, #80]	@ (8014d44 <vPortFree+0xbc>)
 8014cf4:	681b      	ldr	r3, [r3, #0]
 8014cf6:	4013      	ands	r3, r2
 8014cf8:	2b00      	cmp	r3, #0
 8014cfa:	d01e      	beq.n	8014d3a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8014cfc:	693b      	ldr	r3, [r7, #16]
 8014cfe:	681b      	ldr	r3, [r3, #0]
 8014d00:	2b00      	cmp	r3, #0
 8014d02:	d11a      	bne.n	8014d3a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8014d04:	693b      	ldr	r3, [r7, #16]
 8014d06:	685a      	ldr	r2, [r3, #4]
 8014d08:	4b0e      	ldr	r3, [pc, #56]	@ (8014d44 <vPortFree+0xbc>)
 8014d0a:	681b      	ldr	r3, [r3, #0]
 8014d0c:	43db      	mvns	r3, r3
 8014d0e:	401a      	ands	r2, r3
 8014d10:	693b      	ldr	r3, [r7, #16]
 8014d12:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8014d14:	f7fe f89c 	bl	8012e50 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8014d18:	693b      	ldr	r3, [r7, #16]
 8014d1a:	685a      	ldr	r2, [r3, #4]
 8014d1c:	4b0a      	ldr	r3, [pc, #40]	@ (8014d48 <vPortFree+0xc0>)
 8014d1e:	681b      	ldr	r3, [r3, #0]
 8014d20:	4413      	add	r3, r2
 8014d22:	4a09      	ldr	r2, [pc, #36]	@ (8014d48 <vPortFree+0xc0>)
 8014d24:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8014d26:	6938      	ldr	r0, [r7, #16]
 8014d28:	f000 f876 	bl	8014e18 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8014d2c:	4b07      	ldr	r3, [pc, #28]	@ (8014d4c <vPortFree+0xc4>)
 8014d2e:	681b      	ldr	r3, [r3, #0]
 8014d30:	3301      	adds	r3, #1
 8014d32:	4a06      	ldr	r2, [pc, #24]	@ (8014d4c <vPortFree+0xc4>)
 8014d34:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8014d36:	f7fe f899 	bl	8012e6c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8014d3a:	bf00      	nop
 8014d3c:	3718      	adds	r7, #24
 8014d3e:	46bd      	mov	sp, r7
 8014d40:	bd80      	pop	{r7, pc}
 8014d42:	bf00      	nop
 8014d44:	2401f2c4 	.word	0x2401f2c4
 8014d48:	2401f2b4 	.word	0x2401f2b4
 8014d4c:	2401f2c0 	.word	0x2401f2c0

08014d50 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8014d50:	b480      	push	{r7}
 8014d52:	b085      	sub	sp, #20
 8014d54:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8014d56:	4b29      	ldr	r3, [pc, #164]	@ (8014dfc <prvHeapInit+0xac>)
 8014d58:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8014d5a:	4b29      	ldr	r3, [pc, #164]	@ (8014e00 <prvHeapInit+0xb0>)
 8014d5c:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8014d5e:	68fb      	ldr	r3, [r7, #12]
 8014d60:	f003 0307 	and.w	r3, r3, #7
 8014d64:	2b00      	cmp	r3, #0
 8014d66:	d00c      	beq.n	8014d82 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8014d68:	68fb      	ldr	r3, [r7, #12]
 8014d6a:	3307      	adds	r3, #7
 8014d6c:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8014d6e:	68fb      	ldr	r3, [r7, #12]
 8014d70:	f023 0307 	bic.w	r3, r3, #7
 8014d74:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8014d76:	68ba      	ldr	r2, [r7, #8]
 8014d78:	68fb      	ldr	r3, [r7, #12]
 8014d7a:	1ad3      	subs	r3, r2, r3
 8014d7c:	4a20      	ldr	r2, [pc, #128]	@ (8014e00 <prvHeapInit+0xb0>)
 8014d7e:	4413      	add	r3, r2
 8014d80:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8014d82:	68fb      	ldr	r3, [r7, #12]
 8014d84:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8014d86:	4a1f      	ldr	r2, [pc, #124]	@ (8014e04 <prvHeapInit+0xb4>)
 8014d88:	687b      	ldr	r3, [r7, #4]
 8014d8a:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8014d8c:	4b1d      	ldr	r3, [pc, #116]	@ (8014e04 <prvHeapInit+0xb4>)
 8014d8e:	2200      	movs	r2, #0
 8014d90:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8014d92:	687b      	ldr	r3, [r7, #4]
 8014d94:	68ba      	ldr	r2, [r7, #8]
 8014d96:	4413      	add	r3, r2
 8014d98:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8014d9a:	2208      	movs	r2, #8
 8014d9c:	68fb      	ldr	r3, [r7, #12]
 8014d9e:	1a9b      	subs	r3, r3, r2
 8014da0:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8014da2:	68fb      	ldr	r3, [r7, #12]
 8014da4:	f023 0307 	bic.w	r3, r3, #7
 8014da8:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8014daa:	68fb      	ldr	r3, [r7, #12]
 8014dac:	4a16      	ldr	r2, [pc, #88]	@ (8014e08 <prvHeapInit+0xb8>)
 8014dae:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8014db0:	4b15      	ldr	r3, [pc, #84]	@ (8014e08 <prvHeapInit+0xb8>)
 8014db2:	681b      	ldr	r3, [r3, #0]
 8014db4:	2200      	movs	r2, #0
 8014db6:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8014db8:	4b13      	ldr	r3, [pc, #76]	@ (8014e08 <prvHeapInit+0xb8>)
 8014dba:	681b      	ldr	r3, [r3, #0]
 8014dbc:	2200      	movs	r2, #0
 8014dbe:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8014dc0:	687b      	ldr	r3, [r7, #4]
 8014dc2:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8014dc4:	683b      	ldr	r3, [r7, #0]
 8014dc6:	68fa      	ldr	r2, [r7, #12]
 8014dc8:	1ad2      	subs	r2, r2, r3
 8014dca:	683b      	ldr	r3, [r7, #0]
 8014dcc:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8014dce:	4b0e      	ldr	r3, [pc, #56]	@ (8014e08 <prvHeapInit+0xb8>)
 8014dd0:	681a      	ldr	r2, [r3, #0]
 8014dd2:	683b      	ldr	r3, [r7, #0]
 8014dd4:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8014dd6:	683b      	ldr	r3, [r7, #0]
 8014dd8:	685b      	ldr	r3, [r3, #4]
 8014dda:	4a0c      	ldr	r2, [pc, #48]	@ (8014e0c <prvHeapInit+0xbc>)
 8014ddc:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8014dde:	683b      	ldr	r3, [r7, #0]
 8014de0:	685b      	ldr	r3, [r3, #4]
 8014de2:	4a0b      	ldr	r2, [pc, #44]	@ (8014e10 <prvHeapInit+0xc0>)
 8014de4:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8014de6:	4b0b      	ldr	r3, [pc, #44]	@ (8014e14 <prvHeapInit+0xc4>)
 8014de8:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8014dec:	601a      	str	r2, [r3, #0]
}
 8014dee:	bf00      	nop
 8014df0:	3714      	adds	r7, #20
 8014df2:	46bd      	mov	sp, r7
 8014df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014df8:	4770      	bx	lr
 8014dfa:	bf00      	nop
 8014dfc:	0001d4c0 	.word	0x0001d4c0
 8014e00:	24001de8 	.word	0x24001de8
 8014e04:	2401f2a8 	.word	0x2401f2a8
 8014e08:	2401f2b0 	.word	0x2401f2b0
 8014e0c:	2401f2b8 	.word	0x2401f2b8
 8014e10:	2401f2b4 	.word	0x2401f2b4
 8014e14:	2401f2c4 	.word	0x2401f2c4

08014e18 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8014e18:	b480      	push	{r7}
 8014e1a:	b085      	sub	sp, #20
 8014e1c:	af00      	add	r7, sp, #0
 8014e1e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8014e20:	4b28      	ldr	r3, [pc, #160]	@ (8014ec4 <prvInsertBlockIntoFreeList+0xac>)
 8014e22:	60fb      	str	r3, [r7, #12]
 8014e24:	e002      	b.n	8014e2c <prvInsertBlockIntoFreeList+0x14>
 8014e26:	68fb      	ldr	r3, [r7, #12]
 8014e28:	681b      	ldr	r3, [r3, #0]
 8014e2a:	60fb      	str	r3, [r7, #12]
 8014e2c:	68fb      	ldr	r3, [r7, #12]
 8014e2e:	681b      	ldr	r3, [r3, #0]
 8014e30:	687a      	ldr	r2, [r7, #4]
 8014e32:	429a      	cmp	r2, r3
 8014e34:	d8f7      	bhi.n	8014e26 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8014e36:	68fb      	ldr	r3, [r7, #12]
 8014e38:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8014e3a:	68fb      	ldr	r3, [r7, #12]
 8014e3c:	685b      	ldr	r3, [r3, #4]
 8014e3e:	68ba      	ldr	r2, [r7, #8]
 8014e40:	4413      	add	r3, r2
 8014e42:	687a      	ldr	r2, [r7, #4]
 8014e44:	429a      	cmp	r2, r3
 8014e46:	d108      	bne.n	8014e5a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8014e48:	68fb      	ldr	r3, [r7, #12]
 8014e4a:	685a      	ldr	r2, [r3, #4]
 8014e4c:	687b      	ldr	r3, [r7, #4]
 8014e4e:	685b      	ldr	r3, [r3, #4]
 8014e50:	441a      	add	r2, r3
 8014e52:	68fb      	ldr	r3, [r7, #12]
 8014e54:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8014e56:	68fb      	ldr	r3, [r7, #12]
 8014e58:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8014e5a:	687b      	ldr	r3, [r7, #4]
 8014e5c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8014e5e:	687b      	ldr	r3, [r7, #4]
 8014e60:	685b      	ldr	r3, [r3, #4]
 8014e62:	68ba      	ldr	r2, [r7, #8]
 8014e64:	441a      	add	r2, r3
 8014e66:	68fb      	ldr	r3, [r7, #12]
 8014e68:	681b      	ldr	r3, [r3, #0]
 8014e6a:	429a      	cmp	r2, r3
 8014e6c:	d118      	bne.n	8014ea0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8014e6e:	68fb      	ldr	r3, [r7, #12]
 8014e70:	681a      	ldr	r2, [r3, #0]
 8014e72:	4b15      	ldr	r3, [pc, #84]	@ (8014ec8 <prvInsertBlockIntoFreeList+0xb0>)
 8014e74:	681b      	ldr	r3, [r3, #0]
 8014e76:	429a      	cmp	r2, r3
 8014e78:	d00d      	beq.n	8014e96 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8014e7a:	687b      	ldr	r3, [r7, #4]
 8014e7c:	685a      	ldr	r2, [r3, #4]
 8014e7e:	68fb      	ldr	r3, [r7, #12]
 8014e80:	681b      	ldr	r3, [r3, #0]
 8014e82:	685b      	ldr	r3, [r3, #4]
 8014e84:	441a      	add	r2, r3
 8014e86:	687b      	ldr	r3, [r7, #4]
 8014e88:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8014e8a:	68fb      	ldr	r3, [r7, #12]
 8014e8c:	681b      	ldr	r3, [r3, #0]
 8014e8e:	681a      	ldr	r2, [r3, #0]
 8014e90:	687b      	ldr	r3, [r7, #4]
 8014e92:	601a      	str	r2, [r3, #0]
 8014e94:	e008      	b.n	8014ea8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8014e96:	4b0c      	ldr	r3, [pc, #48]	@ (8014ec8 <prvInsertBlockIntoFreeList+0xb0>)
 8014e98:	681a      	ldr	r2, [r3, #0]
 8014e9a:	687b      	ldr	r3, [r7, #4]
 8014e9c:	601a      	str	r2, [r3, #0]
 8014e9e:	e003      	b.n	8014ea8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8014ea0:	68fb      	ldr	r3, [r7, #12]
 8014ea2:	681a      	ldr	r2, [r3, #0]
 8014ea4:	687b      	ldr	r3, [r7, #4]
 8014ea6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8014ea8:	68fa      	ldr	r2, [r7, #12]
 8014eaa:	687b      	ldr	r3, [r7, #4]
 8014eac:	429a      	cmp	r2, r3
 8014eae:	d002      	beq.n	8014eb6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8014eb0:	68fb      	ldr	r3, [r7, #12]
 8014eb2:	687a      	ldr	r2, [r7, #4]
 8014eb4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8014eb6:	bf00      	nop
 8014eb8:	3714      	adds	r7, #20
 8014eba:	46bd      	mov	sp, r7
 8014ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ec0:	4770      	bx	lr
 8014ec2:	bf00      	nop
 8014ec4:	2401f2a8 	.word	0x2401f2a8
 8014ec8:	2401f2b0 	.word	0x2401f2b0

08014ecc <_ZN21IKARUS_ControlManagerC1Ev>:
 */


#include "Control.hpp"

IKARUS_ControlManager::IKARUS_ControlManager(){}
 8014ecc:	b480      	push	{r7}
 8014ece:	b083      	sub	sp, #12
 8014ed0:	af00      	add	r7, sp, #0
 8014ed2:	6078      	str	r0, [r7, #4]
 8014ed4:	687b      	ldr	r3, [r7, #4]
 8014ed6:	2200      	movs	r2, #0
 8014ed8:	701a      	strb	r2, [r3, #0]
 8014eda:	687b      	ldr	r3, [r7, #4]
 8014edc:	2200      	movs	r2, #0
 8014ede:	705a      	strb	r2, [r3, #1]
 8014ee0:	687b      	ldr	r3, [r7, #4]
 8014ee2:	2200      	movs	r2, #0
 8014ee4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 8014ee8:	687b      	ldr	r3, [r7, #4]
 8014eea:	4618      	mov	r0, r3
 8014eec:	370c      	adds	r7, #12
 8014eee:	46bd      	mov	sp, r7
 8014ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ef4:	4770      	bx	lr

08014ef6 <_ZN21IKARUS_ControlManager4initE28ikarus_control_init_config_t>:


void IKARUS_ControlManager::init(ikarus_control_init_config_t config){
 8014ef6:	b480      	push	{r7}
 8014ef8:	b085      	sub	sp, #20
 8014efa:	af00      	add	r7, sp, #0
 8014efc:	60f8      	str	r0, [r7, #12]
 8014efe:	4638      	mov	r0, r7
 8014f00:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	this->config = config;
 8014f04:	68fb      	ldr	r3, [r7, #12]
 8014f06:	3304      	adds	r3, #4
 8014f08:	463a      	mov	r2, r7
 8014f0a:	ca07      	ldmia	r2, {r0, r1, r2}
 8014f0c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	this->_estimation = config.estimation;
 8014f10:	683a      	ldr	r2, [r7, #0]
 8014f12:	68fb      	ldr	r3, [r7, #12]
 8014f14:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

	this->status = IKARUS_CONTROL_STATUS_IDLE;
 8014f18:	68fb      	ldr	r3, [r7, #12]
 8014f1a:	2200      	movs	r2, #0
 8014f1c:	701a      	strb	r2, [r3, #0]
	this->mode = IKARUS_CONTROL_MODE_OFF;
 8014f1e:	68fb      	ldr	r3, [r7, #12]
 8014f20:	2200      	movs	r2, #0
 8014f22:	705a      	strb	r2, [r3, #1]

}
 8014f24:	bf00      	nop
 8014f26:	3714      	adds	r7, #20
 8014f28:	46bd      	mov	sp, r7
 8014f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f2e:	4770      	bx	lr

08014f30 <_ZN21IKARUS_ControlManager5startEv>:

uint8_t IKARUS_ControlManager::start(){
 8014f30:	b480      	push	{r7}
 8014f32:	b083      	sub	sp, #12
 8014f34:	af00      	add	r7, sp, #0
 8014f36:	6078      	str	r0, [r7, #4]
	if(this->status != IKARUS_CONTROL_STATUS_IDLE){
 8014f38:	687b      	ldr	r3, [r7, #4]
 8014f3a:	781b      	ldrb	r3, [r3, #0]
 8014f3c:	2b00      	cmp	r3, #0
 8014f3e:	d001      	beq.n	8014f44 <_ZN21IKARUS_ControlManager5startEv+0x14>
		return HAL_ERROR;
 8014f40:	2301      	movs	r3, #1
 8014f42:	e013      	b.n	8014f6c <_ZN21IKARUS_ControlManager5startEv+0x3c>
	}
	this->status = IKARUS_CONTROL_STATUS_OK;
 8014f44:	687b      	ldr	r3, [r7, #4]
 8014f46:	2201      	movs	r2, #1
 8014f48:	701a      	strb	r2, [r3, #0]

	this->_output.thrust1 = 0;
 8014f4a:	687b      	ldr	r3, [r7, #4]
 8014f4c:	2200      	movs	r2, #0
 8014f4e:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
	this->_output.thrust2 = 0;
 8014f52:	687b      	ldr	r3, [r7, #4]
 8014f54:	2200      	movs	r2, #0
 8014f56:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
	this->_output.thrust3 = 0;
 8014f5a:	687b      	ldr	r3, [r7, #4]
 8014f5c:	2200      	movs	r2, #0
 8014f5e:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
	this->_output.thrust4 = 0;
 8014f62:	687b      	ldr	r3, [r7, #4]
 8014f64:	2200      	movs	r2, #0
 8014f66:	f8a3 2076 	strh.w	r2, [r3, #118]	@ 0x76

	return HAL_OK;
 8014f6a:	2300      	movs	r3, #0
}
 8014f6c:	4618      	mov	r0, r3
 8014f6e:	370c      	adds	r7, #12
 8014f70:	46bd      	mov	sp, r7
 8014f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f76:	4770      	bx	lr

08014f78 <_ZZN21IKARUS_ControlManager6updateEvENKUlfE_clEf>:
    float T3 = T_base - R - T - Y; // RR
    float T4 = T_base + R - T + Y; // RL


    // --- Limit to legal DShot range ---
    auto clip = [&](float v) {
 8014f78:	b480      	push	{r7}
 8014f7a:	b083      	sub	sp, #12
 8014f7c:	af00      	add	r7, sp, #0
 8014f7e:	6078      	str	r0, [r7, #4]
 8014f80:	ed87 0a00 	vstr	s0, [r7]
        if (v < P.thrust_min) return (float)P.thrust_min;
 8014f84:	687b      	ldr	r3, [r7, #4]
 8014f86:	681b      	ldr	r3, [r3, #0]
 8014f88:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8014f8a:	ee07 3a90 	vmov	s15, r3
 8014f8e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014f92:	ed97 7a00 	vldr	s14, [r7]
 8014f96:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8014f9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014f9e:	d507      	bpl.n	8014fb0 <_ZZN21IKARUS_ControlManager6updateEvENKUlfE_clEf+0x38>
 8014fa0:	687b      	ldr	r3, [r7, #4]
 8014fa2:	681b      	ldr	r3, [r3, #0]
 8014fa4:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8014fa6:	ee07 3a90 	vmov	s15, r3
 8014faa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8014fae:	e017      	b.n	8014fe0 <_ZZN21IKARUS_ControlManager6updateEvENKUlfE_clEf+0x68>
        if (v > P.thrust_max) return (float)P.thrust_max;
 8014fb0:	687b      	ldr	r3, [r7, #4]
 8014fb2:	681b      	ldr	r3, [r3, #0]
 8014fb4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8014fb6:	ee07 3a90 	vmov	s15, r3
 8014fba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014fbe:	ed97 7a00 	vldr	s14, [r7]
 8014fc2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8014fc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014fca:	dd07      	ble.n	8014fdc <_ZZN21IKARUS_ControlManager6updateEvENKUlfE_clEf+0x64>
 8014fcc:	687b      	ldr	r3, [r7, #4]
 8014fce:	681b      	ldr	r3, [r3, #0]
 8014fd0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8014fd2:	ee07 3a90 	vmov	s15, r3
 8014fd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8014fda:	e001      	b.n	8014fe0 <_ZZN21IKARUS_ControlManager6updateEvENKUlfE_clEf+0x68>
        return v;
 8014fdc:	edd7 7a00 	vldr	s15, [r7]
    };
 8014fe0:	eeb0 0a67 	vmov.f32	s0, s15
 8014fe4:	370c      	adds	r7, #12
 8014fe6:	46bd      	mov	sp, r7
 8014fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014fec:	4770      	bx	lr

08014fee <_ZN21IKARUS_ControlManager6updateEv>:
void IKARUS_ControlManager::update() {
 8014fee:	b580      	push	{r7, lr}
 8014ff0:	b09c      	sub	sp, #112	@ 0x70
 8014ff2:	af00      	add	r7, sp, #0
 8014ff4:	6078      	str	r0, [r7, #4]
    ikarus_control_external_input_t inputs = this->config.controller->getControlInputs();
 8014ff6:	687b      	ldr	r3, [r7, #4]
 8014ff8:	689b      	ldr	r3, [r3, #8]
 8014ffa:	4618      	mov	r0, r3
 8014ffc:	f000 f9a8 	bl	8015350 <_ZN10Controller16getControlInputsEv>
 8015000:	eef0 6a40 	vmov.f32	s13, s0
 8015004:	eeb0 7a60 	vmov.f32	s14, s1
 8015008:	eef0 7a41 	vmov.f32	s15, s2
 801500c:	edc7 6a09 	vstr	s13, [r7, #36]	@ 0x24
 8015010:	ed87 7a0a 	vstr	s14, [r7, #40]	@ 0x28
 8015014:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    ikarus_estimation_state_t state = this->_estimation->getStateEstimation();
 8015018:	687b      	ldr	r3, [r7, #4]
 801501a:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 801501e:	f107 030c 	add.w	r3, r7, #12
 8015022:	4611      	mov	r1, r2
 8015024:	4618      	mov	r0, r3
 8015026:	f001 ffc3 	bl	8016fb0 <_ZN17IKARUS_Estimation18getStateEstimationEv>
    ikarus_control_params_t& P = this->params;
 801502a:	687b      	ldr	r3, [r7, #4]
 801502c:	3330      	adds	r3, #48	@ 0x30
 801502e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    float e_roll  = inputs.roll  - state.roll;
 8015030:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8015034:	edd7 7a03 	vldr	s15, [r7, #12]
 8015038:	ee77 7a67 	vsub.f32	s15, s14, s15
 801503c:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
    float e_pitch = inputs.pitch - state.pitch;
 8015040:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8015044:	edd7 7a04 	vldr	s15, [r7, #16]
 8015048:	ee77 7a67 	vsub.f32	s15, s14, s15
 801504c:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
    float e_yaw   = inputs.yaw   - state.yaw;
 8015050:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8015054:	edd7 7a05 	vldr	s15, [r7, #20]
 8015058:	ee77 7a67 	vsub.f32	s15, s14, s15
 801505c:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
    float u_roll  = P.Kp_roll  * e_roll  - P.Kd_roll  * state.roll_dot;
 8015060:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8015062:	ed93 7a00 	vldr	s14, [r3]
 8015066:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 801506a:	ee27 7a27 	vmul.f32	s14, s14, s15
 801506e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8015070:	edd3 6a01 	vldr	s13, [r3, #4]
 8015074:	edd7 7a06 	vldr	s15, [r7, #24]
 8015078:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801507c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015080:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
    float u_pitch = P.Kp_pitch * e_pitch - P.Kd_pitch * state.pitch_dot;
 8015084:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8015086:	ed93 7a02 	vldr	s14, [r3, #8]
 801508a:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 801508e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8015092:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8015094:	edd3 6a03 	vldr	s13, [r3, #12]
 8015098:	edd7 7a07 	vldr	s15, [r7, #28]
 801509c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80150a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80150a4:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
    float d_yaw = -P.Kd_yaw * state.yaw_dot;
 80150a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80150aa:	edd3 7a06 	vldr	s15, [r3, #24]
 80150ae:	eeb1 7a67 	vneg.f32	s14, s15
 80150b2:	edd7 7a08 	vldr	s15, [r7, #32]
 80150b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80150ba:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
    P.yaw_integrator += P.Ki_yaw * e_yaw;
 80150be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80150c0:	ed93 7a07 	vldr	s14, [r3, #28]
 80150c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80150c6:	edd3 6a05 	vldr	s13, [r3, #20]
 80150ca:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 80150ce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80150d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80150d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80150d8:	edc3 7a07 	vstr	s15, [r3, #28]
    if (P.yaw_integrator >  P.yaw_i_limit) P.yaw_integrator =  P.yaw_i_limit;
 80150dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80150de:	ed93 7a07 	vldr	s14, [r3, #28]
 80150e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80150e4:	edd3 7a08 	vldr	s15, [r3, #32]
 80150e8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80150ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80150f0:	dd03      	ble.n	80150fa <_ZN21IKARUS_ControlManager6updateEv+0x10c>
 80150f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80150f4:	6a1a      	ldr	r2, [r3, #32]
 80150f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80150f8:	61da      	str	r2, [r3, #28]
    if (P.yaw_integrator < -P.yaw_i_limit) P.yaw_integrator = -P.yaw_i_limit;
 80150fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80150fc:	ed93 7a07 	vldr	s14, [r3, #28]
 8015100:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8015102:	edd3 7a08 	vldr	s15, [r3, #32]
 8015106:	eef1 7a67 	vneg.f32	s15, s15
 801510a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801510e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015112:	d507      	bpl.n	8015124 <_ZN21IKARUS_ControlManager6updateEv+0x136>
 8015114:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8015116:	edd3 7a08 	vldr	s15, [r3, #32]
 801511a:	eef1 7a67 	vneg.f32	s15, s15
 801511e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8015120:	edc3 7a07 	vstr	s15, [r3, #28]
    float u_yaw = P.Kp_yaw * e_yaw + P.yaw_integrator + d_yaw;
 8015124:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8015126:	ed93 7a04 	vldr	s14, [r3, #16]
 801512a:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 801512e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8015132:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8015134:	edd3 7a07 	vldr	s15, [r3, #28]
 8015138:	ee77 7a27 	vadd.f32	s15, s14, s15
 801513c:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8015140:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015144:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    float R = P.mix_roll  * u_roll;
 8015148:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801514a:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 801514e:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8015152:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015156:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    float T = P.mix_pitch * u_pitch;   // P for pitch  T for "tilt"
 801515a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801515c:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8015160:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 8015164:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015168:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
    float Y = P.mix_yaw   * u_yaw;
 801516c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801516e:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8015172:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8015176:	ee67 7a27 	vmul.f32	s15, s14, s15
 801517a:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    float T_base = P.thrust_min + P.base_thrust * (P.thrust_max - P.thrust_min);
 801517e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8015180:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8015182:	ee07 3a90 	vmov	s15, r3
 8015186:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801518a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801518c:	edd3 6a0d 	vldr	s13, [r3, #52]	@ 0x34
 8015190:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8015192:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8015194:	461a      	mov	r2, r3
 8015196:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8015198:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 801519a:	1ad3      	subs	r3, r2, r3
 801519c:	ee07 3a90 	vmov	s15, r3
 80151a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80151a4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80151a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80151ac:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    float T1 = T_base + R + T - Y; // FL
 80151b0:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 80151b4:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 80151b8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80151bc:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80151c0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80151c4:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80151c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80151cc:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
    float T2 = T_base - R + T + Y; // FR
 80151d0:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 80151d4:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 80151d8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80151dc:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80151e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80151e4:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 80151e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80151ec:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
    float T3 = T_base - R - T - Y; // RR
 80151f0:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 80151f4:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 80151f8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80151fc:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8015200:	ee37 7a67 	vsub.f32	s14, s14, s15
 8015204:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8015208:	ee77 7a67 	vsub.f32	s15, s14, s15
 801520c:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    float T4 = T_base + R - T + Y; // RL
 8015210:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8015214:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8015218:	ee37 7a27 	vadd.f32	s14, s14, s15
 801521c:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8015220:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015224:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8015228:	ee77 7a27 	vadd.f32	s15, s14, s15
 801522c:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    };
 8015230:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8015232:	60bb      	str	r3, [r7, #8]

    T1 = clip(T1);
 8015234:	f107 0308 	add.w	r3, r7, #8
 8015238:	ed97 0a0f 	vldr	s0, [r7, #60]	@ 0x3c
 801523c:	4618      	mov	r0, r3
 801523e:	f7ff fe9b 	bl	8014f78 <_ZZN21IKARUS_ControlManager6updateEvENKUlfE_clEf>
 8015242:	ed87 0a0f 	vstr	s0, [r7, #60]	@ 0x3c
    T2 = clip(T2);
 8015246:	f107 0308 	add.w	r3, r7, #8
 801524a:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 801524e:	4618      	mov	r0, r3
 8015250:	f7ff fe92 	bl	8014f78 <_ZZN21IKARUS_ControlManager6updateEvENKUlfE_clEf>
 8015254:	ed87 0a0e 	vstr	s0, [r7, #56]	@ 0x38
    T3 = clip(T3);
 8015258:	f107 0308 	add.w	r3, r7, #8
 801525c:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 8015260:	4618      	mov	r0, r3
 8015262:	f7ff fe89 	bl	8014f78 <_ZZN21IKARUS_ControlManager6updateEvENKUlfE_clEf>
 8015266:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34
    T4 = clip(T4);
 801526a:	f107 0308 	add.w	r3, r7, #8
 801526e:	ed97 0a0c 	vldr	s0, [r7, #48]	@ 0x30
 8015272:	4618      	mov	r0, r3
 8015274:	f7ff fe80 	bl	8014f78 <_ZZN21IKARUS_ControlManager6updateEvENKUlfE_clEf>
 8015278:	ed87 0a0c 	vstr	s0, [r7, #48]	@ 0x30


    // --- Set outputs ---
    this->_output.thrust1 = (uint16_t)T1;
 801527c:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8015280:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8015284:	ee17 3a90 	vmov	r3, s15
 8015288:	b29a      	uxth	r2, r3
 801528a:	687b      	ldr	r3, [r7, #4]
 801528c:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
    this->_output.thrust2 = (uint16_t)T2;
 8015290:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8015294:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8015298:	ee17 3a90 	vmov	r3, s15
 801529c:	b29a      	uxth	r2, r3
 801529e:	687b      	ldr	r3, [r7, #4]
 80152a0:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
    this->_output.thrust3 = (uint16_t)T3;
 80152a4:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80152a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80152ac:	ee17 3a90 	vmov	r3, s15
 80152b0:	b29a      	uxth	r2, r3
 80152b2:	687b      	ldr	r3, [r7, #4]
 80152b4:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
    this->_output.thrust4 = (uint16_t)T4;
 80152b8:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80152bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80152c0:	ee17 3a90 	vmov	r3, s15
 80152c4:	b29a      	uxth	r2, r3
 80152c6:	687b      	ldr	r3, [r7, #4]
 80152c8:	f8a3 2076 	strh.w	r2, [r3, #118]	@ 0x76
//        this->_output.thrust1,
//        this->_output.thrust2,
//        this->_output.thrust3,
//        this->_output.thrust4
//    );
}
 80152cc:	bf00      	nop
 80152ce:	3770      	adds	r7, #112	@ 0x70
 80152d0:	46bd      	mov	sp, r7
 80152d2:	bd80      	pop	{r7, pc}

080152d4 <_ZN10ControllerC1Ev>:


static const osThreadAttr_t controller_task_attributes = { .name = "controller",
		.stack_size = 1280 * 4, .priority = (osPriority_t) osPriorityNormal, };

Controller::Controller() {
 80152d4:	b480      	push	{r7}
 80152d6:	b083      	sub	sp, #12
 80152d8:	af00      	add	r7, sp, #0
 80152da:	6078      	str	r0, [r7, #4]
 80152dc:	687b      	ldr	r3, [r7, #4]
 80152de:	2200      	movs	r2, #0
 80152e0:	801a      	strh	r2, [r3, #0]
 80152e2:	687b      	ldr	r3, [r7, #4]
 80152e4:	2200      	movs	r2, #0
 80152e6:	721a      	strb	r2, [r3, #8]
 80152e8:	687b      	ldr	r3, [r7, #4]
 80152ea:	2200      	movs	r2, #0
 80152ec:	725a      	strb	r2, [r3, #9]
	// Initialize controller state
}
 80152ee:	687b      	ldr	r3, [r7, #4]
 80152f0:	4618      	mov	r0, r3
 80152f2:	370c      	adds	r7, #12
 80152f4:	46bd      	mov	sp, r7
 80152f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152fa:	4770      	bx	lr

080152fc <_ZN10Controller4initE19controller_config_t>:

void Controller::init(controller_config_t config) {
 80152fc:	b480      	push	{r7}
 80152fe:	b083      	sub	sp, #12
 8015300:	af00      	add	r7, sp, #0
 8015302:	6078      	str	r0, [r7, #4]
 8015304:	6039      	str	r1, [r7, #0]
	this->config = config;
 8015306:	687b      	ldr	r3, [r7, #4]
 8015308:	683a      	ldr	r2, [r7, #0]
 801530a:	605a      	str	r2, [r3, #4]
	// Additional initialization if needed
}
 801530c:	bf00      	nop
 801530e:	370c      	adds	r7, #12
 8015310:	46bd      	mov	sp, r7
 8015312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015316:	4770      	bx	lr

08015318 <_ZN10Controller5startEv>:

void Controller::start() {
 8015318:	b580      	push	{r7, lr}
 801531a:	b082      	sub	sp, #8
 801531c:	af00      	add	r7, sp, #0
 801531e:	6078      	str	r0, [r7, #4]
	// Start controller operations if needed

	osThreadNew(controller_task, (void*) this, &controller_task_attributes);
 8015320:	4a05      	ldr	r2, [pc, #20]	@ (8015338 <_ZN10Controller5startEv+0x20>)
 8015322:	6879      	ldr	r1, [r7, #4]
 8015324:	4805      	ldr	r0, [pc, #20]	@ (801533c <_ZN10Controller5startEv+0x24>)
 8015326:	f7fb fd47 	bl	8010db8 <osThreadNew>
	this->initialized = true;
 801532a:	687b      	ldr	r3, [r7, #4]
 801532c:	2201      	movs	r2, #1
 801532e:	721a      	strb	r2, [r3, #8]
}
 8015330:	bf00      	nop
 8015332:	3708      	adds	r7, #8
 8015334:	46bd      	mov	sp, r7
 8015336:	bd80      	pop	{r7, pc}
 8015338:	0801e2bc 	.word	0x0801e2bc
 801533c:	0801538f 	.word	0x0801538f

08015340 <_ZN10Controller12task_fuctionEv>:

void Controller::task_fuction() {
 8015340:	b580      	push	{r7, lr}
 8015342:	b082      	sub	sp, #8
 8015344:	af00      	add	r7, sp, #0
 8015346:	6078      	str	r0, [r7, #4]

	while(true){
		osDelay(10); // 100 Hz
 8015348:	200a      	movs	r0, #10
 801534a:	f7fb fe96 	bl	801107a <osDelay>
 801534e:	e7fb      	b.n	8015348 <_ZN10Controller12task_fuctionEv+0x8>

08015350 <_ZN10Controller16getControlInputsEv>:
	// Return the current thrust value

	return 100; // Placeholder implementation
}

ikarus_control_external_input_t Controller::getControlInputs(){
 8015350:	b480      	push	{r7}
 8015352:	b08b      	sub	sp, #44	@ 0x2c
 8015354:	af00      	add	r7, sp, #0
 8015356:	6178      	str	r0, [r7, #20]
	return this->_inputs;
 8015358:	697a      	ldr	r2, [r7, #20]
 801535a:	f107 031c 	add.w	r3, r7, #28
 801535e:	320c      	adds	r2, #12
 8015360:	ca07      	ldmia	r2, {r0, r1, r2}
 8015362:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8015366:	69f9      	ldr	r1, [r7, #28]
 8015368:	6a3a      	ldr	r2, [r7, #32]
 801536a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801536c:	ee06 1a90 	vmov	s13, r1
 8015370:	ee07 2a10 	vmov	s14, r2
 8015374:	ee07 3a90 	vmov	s15, r3
}
 8015378:	eeb0 0a66 	vmov.f32	s0, s13
 801537c:	eef0 0a47 	vmov.f32	s1, s14
 8015380:	eeb0 1a67 	vmov.f32	s2, s15
 8015384:	372c      	adds	r7, #44	@ 0x2c
 8015386:	46bd      	mov	sp, r7
 8015388:	f85d 7b04 	ldr.w	r7, [sp], #4
 801538c:	4770      	bx	lr

0801538e <_Z15controller_taskPv>:


void controller_task(void *argument) {
 801538e:	b580      	push	{r7, lr}
 8015390:	b084      	sub	sp, #16
 8015392:	af00      	add	r7, sp, #0
 8015394:	6078      	str	r0, [r7, #4]
	Controller *controller = (Controller*) argument;
 8015396:	687b      	ldr	r3, [r7, #4]
 8015398:	60fb      	str	r3, [r7, #12]
	controller->task_fuction();
 801539a:	68f8      	ldr	r0, [r7, #12]
 801539c:	f7ff ffd0 	bl	8015340 <_ZN10Controller12task_fuctionEv>
}
 80153a0:	bf00      	nop
 80153a2:	3710      	adds	r7, #16
 80153a4:	46bd      	mov	sp, r7
 80153a6:	bd80      	pop	{r7, pc}

080153a8 <_ZNSt14numeric_limitsIdE7epsilonEv>:
      static _GLIBCXX_USE_CONSTEXPR bool is_integer = false;
      static _GLIBCXX_USE_CONSTEXPR bool is_exact = false;
      static _GLIBCXX_USE_CONSTEXPR int radix = __FLT_RADIX__;

      static _GLIBCXX_CONSTEXPR double
      epsilon() _GLIBCXX_USE_NOEXCEPT { return __DBL_EPSILON__; }
 80153a8:	b480      	push	{r7}
 80153aa:	af00      	add	r7, sp, #0
 80153ac:	f04f 0200 	mov.w	r2, #0
 80153b0:	4b04      	ldr	r3, [pc, #16]	@ (80153c4 <_ZNSt14numeric_limitsIdE7epsilonEv+0x1c>)
 80153b2:	ec43 2b17 	vmov	d7, r2, r3
 80153b6:	eeb0 0b47 	vmov.f64	d0, d7
 80153ba:	46bd      	mov	sp, r7
 80153bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153c0:	4770      	bx	lr
 80153c2:	bf00      	nop
 80153c4:	3cb00000 	.word	0x3cb00000

080153c8 <_ZNSt14numeric_limitsIdE9quiet_NaNEv>:

      static _GLIBCXX_CONSTEXPR double
      infinity() _GLIBCXX_USE_NOEXCEPT { return __builtin_huge_val(); }

      static _GLIBCXX_CONSTEXPR double
      quiet_NaN() _GLIBCXX_USE_NOEXCEPT { return __builtin_nan(""); }
 80153c8:	b480      	push	{r7}
 80153ca:	af00      	add	r7, sp, #0
 80153cc:	f04f 0200 	mov.w	r2, #0
 80153d0:	4b04      	ldr	r3, [pc, #16]	@ (80153e4 <_ZNSt14numeric_limitsIdE9quiet_NaNEv+0x1c>)
 80153d2:	ec43 2b17 	vmov	d7, r2, r3
 80153d6:	eeb0 0b47 	vmov.f64	d0, d7
 80153da:	46bd      	mov	sp, r7
 80153dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153e0:	4770      	bx	lr
 80153e2:	bf00      	nop
 80153e4:	7ff80000 	.word	0x7ff80000

080153e8 <_ZSt5isnand>:
  && !_GLIBCXX_NO_OBSOLETE_ISINF_ISNAN_DYNAMIC
  using ::isnan;
#else
  constexpr bool
  isnan(double __x)
  { return __builtin_isnan(__x); }
 80153e8:	b480      	push	{r7}
 80153ea:	b083      	sub	sp, #12
 80153ec:	af00      	add	r7, sp, #0
 80153ee:	ed87 0b00 	vstr	d0, [r7]
 80153f2:	ed97 6b00 	vldr	d6, [r7]
 80153f6:	ed97 7b00 	vldr	d7, [r7]
 80153fa:	eeb4 6b47 	vcmp.f64	d6, d7
 80153fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015402:	bf6c      	ite	vs
 8015404:	2301      	movvs	r3, #1
 8015406:	2300      	movvc	r3, #0
 8015408:	b2db      	uxtb	r3, r3
 801540a:	2b00      	cmp	r3, #0
 801540c:	bf14      	ite	ne
 801540e:	2301      	movne	r3, #1
 8015410:	2300      	moveq	r3, #0
 8015412:	b2db      	uxtb	r3, r3
 8015414:	4618      	mov	r0, r3
 8015416:	370c      	adds	r7, #12
 8015418:	46bd      	mov	sp, r7
 801541a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801541e:	4770      	bx	lr

08015420 <_ZN14BasicVQFParamsC1Ev>:
#define EPS std::numeric_limits<vqf_real_t>::epsilon()
#define NaN std::numeric_limits<vqf_real_t>::quiet_NaN()

inline vqf_real_t square(vqf_real_t x) { return x*x; }

BasicVQFParams::BasicVQFParams()
 8015420:	b480      	push	{r7}
 8015422:	b083      	sub	sp, #12
 8015424:	af00      	add	r7, sp, #0
 8015426:	6078      	str	r0, [r7, #4]
    : tauAcc(3.0)
 8015428:	6879      	ldr	r1, [r7, #4]
 801542a:	f04f 0200 	mov.w	r2, #0
 801542e:	4b08      	ldr	r3, [pc, #32]	@ (8015450 <_ZN14BasicVQFParamsC1Ev+0x30>)
 8015430:	e9c1 2300 	strd	r2, r3, [r1]
    , tauMag(9.0)
 8015434:	6879      	ldr	r1, [r7, #4]
 8015436:	f04f 0200 	mov.w	r2, #0
 801543a:	4b06      	ldr	r3, [pc, #24]	@ (8015454 <_ZN14BasicVQFParamsC1Ev+0x34>)
 801543c:	e9c1 2302 	strd	r2, r3, [r1, #8]
{

}
 8015440:	687b      	ldr	r3, [r7, #4]
 8015442:	4618      	mov	r0, r3
 8015444:	370c      	adds	r7, #12
 8015446:	46bd      	mov	sp, r7
 8015448:	f85d 7b04 	ldr.w	r7, [sp], #4
 801544c:	4770      	bx	lr
 801544e:	bf00      	nop
 8015450:	40080000 	.word	0x40080000
 8015454:	40220000 	.word	0x40220000

08015458 <_ZN8BasicVQFC1Eddd>:

BasicVQF::BasicVQF(vqf_real_t gyrTs, vqf_real_t accTs, vqf_real_t magTs)
 8015458:	b580      	push	{r7, lr}
 801545a:	b088      	sub	sp, #32
 801545c:	af00      	add	r7, sp, #0
 801545e:	61f8      	str	r0, [r7, #28]
 8015460:	ed87 0b04 	vstr	d0, [r7, #16]
 8015464:	ed87 1b02 	vstr	d1, [r7, #8]
 8015468:	ed87 2b00 	vstr	d2, [r7]
 801546c:	69fb      	ldr	r3, [r7, #28]
 801546e:	4618      	mov	r0, r3
 8015470:	f7ff ffd6 	bl	8015420 <_ZN14BasicVQFParamsC1Ev>
{
    coeffs.gyrTs = gyrTs;
 8015474:	69f9      	ldr	r1, [r7, #28]
 8015476:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 801547a:	e9c1 232a 	strd	r2, r3, [r1, #168]	@ 0xa8
    coeffs.accTs = accTs > 0 ? accTs : gyrTs;
 801547e:	ed97 7b02 	vldr	d7, [r7, #8]
 8015482:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8015486:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801548a:	dd02      	ble.n	8015492 <_ZN8BasicVQFC1Eddd+0x3a>
 801548c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8015490:	e001      	b.n	8015496 <_ZN8BasicVQFC1Eddd+0x3e>
 8015492:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8015496:	69f9      	ldr	r1, [r7, #28]
 8015498:	e9c1 232c 	strd	r2, r3, [r1, #176]	@ 0xb0
    coeffs.magTs = magTs > 0 ? magTs : gyrTs;
 801549c:	ed97 7b00 	vldr	d7, [r7]
 80154a0:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80154a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80154a8:	dd02      	ble.n	80154b0 <_ZN8BasicVQFC1Eddd+0x58>
 80154aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80154ae:	e001      	b.n	80154b4 <_ZN8BasicVQFC1Eddd+0x5c>
 80154b0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80154b4:	69f9      	ldr	r1, [r7, #28]
 80154b6:	e9c1 232e 	strd	r2, r3, [r1, #184]	@ 0xb8

    setup();
 80154ba:	69f8      	ldr	r0, [r7, #28]
 80154bc:	f001 f960 	bl	8016780 <_ZN8BasicVQF5setupEv>
}
 80154c0:	69fb      	ldr	r3, [r7, #28]
 80154c2:	4618      	mov	r0, r3
 80154c4:	3720      	adds	r7, #32
 80154c6:	46bd      	mov	sp, r7
 80154c8:	bd80      	pop	{r7, pc}

080154ca <_ZN8BasicVQF9updateGyrEPKd>:

    setup();
}

void BasicVQF::updateGyr(const vqf_real_t gyr[3])
{
 80154ca:	b580      	push	{r7, lr}
 80154cc:	b092      	sub	sp, #72	@ 0x48
 80154ce:	af00      	add	r7, sp, #0
 80154d0:	6078      	str	r0, [r7, #4]
 80154d2:	6039      	str	r1, [r7, #0]
    // gyroscope prediction step
    vqf_real_t gyrNorm = norm(gyr, 3);
 80154d4:	2103      	movs	r1, #3
 80154d6:	6838      	ldr	r0, [r7, #0]
 80154d8:	f000 fe05 	bl	80160e6 <_ZN8BasicVQF4normEPKdj>
 80154dc:	ed87 0b10 	vstr	d0, [r7, #64]	@ 0x40
    vqf_real_t angle = gyrNorm * coeffs.gyrTs;
 80154e0:	687b      	ldr	r3, [r7, #4]
 80154e2:	ed93 7b2a 	vldr	d7, [r3, #168]	@ 0xa8
 80154e6:	ed97 6b10 	vldr	d6, [r7, #64]	@ 0x40
 80154ea:	ee26 7b07 	vmul.f64	d7, d6, d7
 80154ee:	ed87 7b0e 	vstr	d7, [r7, #56]	@ 0x38
    if (gyrNorm > EPS) {
 80154f2:	f7ff ff59 	bl	80153a8 <_ZNSt14numeric_limitsIdE7epsilonEv>
 80154f6:	eeb0 6b40 	vmov.f64	d6, d0
 80154fa:	ed97 7b10 	vldr	d7, [r7, #64]	@ 0x40
 80154fe:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8015502:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015506:	bfcc      	ite	gt
 8015508:	2301      	movgt	r3, #1
 801550a:	2300      	movle	r3, #0
 801550c:	b2db      	uxtb	r3, r3
 801550e:	2b00      	cmp	r3, #0
 8015510:	d04f      	beq.n	80155b2 <_ZN8BasicVQF9updateGyrEPKd+0xe8>
        vqf_real_t c = cos(angle/2);
 8015512:	ed97 7b0e 	vldr	d7, [r7, #56]	@ 0x38
 8015516:	eeb0 5b00 	vmov.f64	d5, #0	@ 0x40000000  2.0
 801551a:	ee87 6b05 	vdiv.f64	d6, d7, d5
 801551e:	eeb0 0b46 	vmov.f64	d0, d6
 8015522:	f005 ff81 	bl	801b428 <cos>
 8015526:	ed87 0b0c 	vstr	d0, [r7, #48]	@ 0x30
        vqf_real_t s = sin(angle/2)/gyrNorm;
 801552a:	ed97 7b0e 	vldr	d7, [r7, #56]	@ 0x38
 801552e:	eeb0 5b00 	vmov.f64	d5, #0	@ 0x40000000  2.0
 8015532:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8015536:	eeb0 0b46 	vmov.f64	d0, d6
 801553a:	f005 ffd1 	bl	801b4e0 <sin>
 801553e:	eeb0 5b40 	vmov.f64	d5, d0
 8015542:	ed97 6b10 	vldr	d6, [r7, #64]	@ 0x40
 8015546:	ee85 7b06 	vdiv.f64	d7, d5, d6
 801554a:	ed87 7b0a 	vstr	d7, [r7, #40]	@ 0x28
        vqf_real_t gyrStepQuat[4] = {c, s*gyr[0], s*gyr[1], s*gyr[2]};
 801554e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8015552:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8015556:	683b      	ldr	r3, [r7, #0]
 8015558:	ed93 6b00 	vldr	d6, [r3]
 801555c:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 8015560:	ee26 7b07 	vmul.f64	d7, d6, d7
 8015564:	ed87 7b04 	vstr	d7, [r7, #16]
 8015568:	683b      	ldr	r3, [r7, #0]
 801556a:	3308      	adds	r3, #8
 801556c:	ed93 6b00 	vldr	d6, [r3]
 8015570:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 8015574:	ee26 7b07 	vmul.f64	d7, d6, d7
 8015578:	ed87 7b06 	vstr	d7, [r7, #24]
 801557c:	683b      	ldr	r3, [r7, #0]
 801557e:	3310      	adds	r3, #16
 8015580:	ed93 6b00 	vldr	d6, [r3]
 8015584:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 8015588:	ee26 7b07 	vmul.f64	d7, d6, d7
 801558c:	ed87 7b08 	vstr	d7, [r7, #32]
        quatMultiply(state.gyrQuat, gyrStepQuat, state.gyrQuat);
 8015590:	687b      	ldr	r3, [r7, #4]
 8015592:	f103 0010 	add.w	r0, r3, #16
 8015596:	687b      	ldr	r3, [r7, #4]
 8015598:	f103 0210 	add.w	r2, r3, #16
 801559c:	f107 0308 	add.w	r3, r7, #8
 80155a0:	4619      	mov	r1, r3
 80155a2:	f000 fac1 	bl	8015b28 <_ZN8BasicVQF12quatMultiplyEPKdS1_Pd>
        normalize(state.gyrQuat, 4);
 80155a6:	687b      	ldr	r3, [r7, #4]
 80155a8:	3310      	adds	r3, #16
 80155aa:	2104      	movs	r1, #4
 80155ac:	4618      	mov	r0, r3
 80155ae:	f000 fdce 	bl	801614e <_ZN8BasicVQF9normalizeEPdj>
    }
}
 80155b2:	bf00      	nop
 80155b4:	3748      	adds	r7, #72	@ 0x48
 80155b6:	46bd      	mov	sp, r7
 80155b8:	bd80      	pop	{r7, pc}
 80155ba:	0000      	movs	r0, r0
 80155bc:	0000      	movs	r0, r0
	...

080155c0 <_ZN8BasicVQF9updateAccEPKd>:

void BasicVQF::updateAcc(const vqf_real_t acc[3])
{
 80155c0:	b590      	push	{r4, r7, lr}
 80155c2:	b095      	sub	sp, #84	@ 0x54
 80155c4:	af02      	add	r7, sp, #8
 80155c6:	6078      	str	r0, [r7, #4]
 80155c8:	6039      	str	r1, [r7, #0]
    // ignore [0 0 0] samples
    if (acc[0] == vqf_real_t(0.0) && acc[1] == vqf_real_t(0.0) && acc[2] == vqf_real_t(0.0)) {
 80155ca:	683b      	ldr	r3, [r7, #0]
 80155cc:	ed93 7b00 	vldr	d7, [r3]
 80155d0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80155d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80155d8:	d112      	bne.n	8015600 <_ZN8BasicVQF9updateAccEPKd+0x40>
 80155da:	683b      	ldr	r3, [r7, #0]
 80155dc:	3308      	adds	r3, #8
 80155de:	ed93 7b00 	vldr	d7, [r3]
 80155e2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80155e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80155ea:	d109      	bne.n	8015600 <_ZN8BasicVQF9updateAccEPKd+0x40>
 80155ec:	683b      	ldr	r3, [r7, #0]
 80155ee:	3310      	adds	r3, #16
 80155f0:	ed93 7b00 	vldr	d7, [r3]
 80155f4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80155f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80155fc:	f000 809a 	beq.w	8015734 <_ZN8BasicVQF9updateAccEPKd+0x174>
    }

    vqf_real_t accEarth[3];

    // filter acc in inertial frame
    quatRotate(state.gyrQuat, acc, accEarth);
 8015600:	687b      	ldr	r3, [r7, #4]
 8015602:	3310      	adds	r3, #16
 8015604:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8015608:	6839      	ldr	r1, [r7, #0]
 801560a:	4618      	mov	r0, r3
 801560c:	f000 fc23 	bl	8015e56 <_ZN8BasicVQF10quatRotateEPKdS1_Pd>
    filterVec(accEarth, 3, params.tauAcc, coeffs.accTs, coeffs.accLpB, coeffs.accLpA, state.accLpState, state.lastAccLp);
 8015610:	687b      	ldr	r3, [r7, #4]
 8015612:	ed93 7b00 	vldr	d7, [r3]
 8015616:	687b      	ldr	r3, [r7, #4]
 8015618:	ed93 6b2c 	vldr	d6, [r3, #176]	@ 0xb0
 801561c:	687b      	ldr	r3, [r7, #4]
 801561e:	f103 01c0 	add.w	r1, r3, #192	@ 0xc0
 8015622:	687b      	ldr	r3, [r7, #4]
 8015624:	f103 04d8 	add.w	r4, r3, #216	@ 0xd8
 8015628:	687b      	ldr	r3, [r7, #4]
 801562a:	3370      	adds	r3, #112	@ 0x70
 801562c:	687a      	ldr	r2, [r7, #4]
 801562e:	3258      	adds	r2, #88	@ 0x58
 8015630:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 8015634:	9201      	str	r2, [sp, #4]
 8015636:	9300      	str	r3, [sp, #0]
 8015638:	4623      	mov	r3, r4
 801563a:	460a      	mov	r2, r1
 801563c:	eeb0 1b46 	vmov.f64	d1, d6
 8015640:	eeb0 0b47 	vmov.f64	d0, d7
 8015644:	2103      	movs	r1, #3
 8015646:	f000 ffbd 	bl	80165c4 <_ZN8BasicVQF9filterVecEPKdjddS1_S1_PdS2_>

    // transform to 6D earth frame and normalize
    quatRotate(state.accQuat, state.lastAccLp, accEarth);
 801564a:	687b      	ldr	r3, [r7, #4]
 801564c:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8015650:	687b      	ldr	r3, [r7, #4]
 8015652:	3358      	adds	r3, #88	@ 0x58
 8015654:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8015658:	4619      	mov	r1, r3
 801565a:	f000 fbfc 	bl	8015e56 <_ZN8BasicVQF10quatRotateEPKdS1_Pd>
    normalize(accEarth, 3);
 801565e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8015662:	2103      	movs	r1, #3
 8015664:	4618      	mov	r0, r3
 8015666:	f000 fd72 	bl	801614e <_ZN8BasicVQF9normalizeEPdj>

    // inclination correction
    vqf_real_t accCorrQuat[4];
    vqf_real_t q_w = sqrt((accEarth[2]+1)/2);
 801566a:	ed97 7b0e 	vldr	d7, [r7, #56]	@ 0x38
 801566e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8015672:	ee37 7b06 	vadd.f64	d7, d7, d6
 8015676:	eeb0 5b00 	vmov.f64	d5, #0	@ 0x40000000  2.0
 801567a:	ee87 6b05 	vdiv.f64	d6, d7, d5
 801567e:	eeb0 0b46 	vmov.f64	d0, d6
 8015682:	f005 fdad 	bl	801b1e0 <sqrt>
 8015686:	ed87 0b10 	vstr	d0, [r7, #64]	@ 0x40
    if (q_w > 1e-6) {
 801568a:	ed97 7b10 	vldr	d7, [r7, #64]	@ 0x40
 801568e:	ed9f 6b2c 	vldr	d6, [pc, #176]	@ 8015740 <_ZN8BasicVQF9updateAccEPKd+0x180>
 8015692:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8015696:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801569a:	dd22      	ble.n	80156e2 <_ZN8BasicVQF9updateAccEPKd+0x122>
        accCorrQuat[0] = q_w;
 801569c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80156a0:	e9c7 2302 	strd	r2, r3, [r7, #8]
        accCorrQuat[1] = 0.5*accEarth[1]/q_w;
 80156a4:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 80156a8:	eeb6 6b00 	vmov.f64	d6, #96	@ 0x3f000000  0.5
 80156ac:	ee27 5b06 	vmul.f64	d5, d7, d6
 80156b0:	ed97 6b10 	vldr	d6, [r7, #64]	@ 0x40
 80156b4:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80156b8:	ed87 7b04 	vstr	d7, [r7, #16]
        accCorrQuat[2] = -0.5*accEarth[0]/q_w;
 80156bc:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 80156c0:	eebe 6b00 	vmov.f64	d6, #224	@ 0xbf000000 -0.5
 80156c4:	ee27 5b06 	vmul.f64	d5, d7, d6
 80156c8:	ed97 6b10 	vldr	d6, [r7, #64]	@ 0x40
 80156cc:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80156d0:	ed87 7b06 	vstr	d7, [r7, #24]
        accCorrQuat[3] = 0;
 80156d4:	f04f 0200 	mov.w	r2, #0
 80156d8:	f04f 0300 	mov.w	r3, #0
 80156dc:	e9c7 2308 	strd	r2, r3, [r7, #32]
 80156e0:	e016      	b.n	8015710 <_ZN8BasicVQF9updateAccEPKd+0x150>
    } else {
        // to avoid numeric issues when acc is close to [0 0 -1], i.e. the correction step is close (<= 0.00011) to 180:
        accCorrQuat[0] = 0;
 80156e2:	f04f 0200 	mov.w	r2, #0
 80156e6:	f04f 0300 	mov.w	r3, #0
 80156ea:	e9c7 2302 	strd	r2, r3, [r7, #8]
        accCorrQuat[1] = 1;
 80156ee:	f04f 0200 	mov.w	r2, #0
 80156f2:	4b15      	ldr	r3, [pc, #84]	@ (8015748 <_ZN8BasicVQF9updateAccEPKd+0x188>)
 80156f4:	e9c7 2304 	strd	r2, r3, [r7, #16]
        accCorrQuat[2] = 0;
 80156f8:	f04f 0200 	mov.w	r2, #0
 80156fc:	f04f 0300 	mov.w	r3, #0
 8015700:	e9c7 2306 	strd	r2, r3, [r7, #24]
        accCorrQuat[3] = 0;
 8015704:	f04f 0200 	mov.w	r2, #0
 8015708:	f04f 0300 	mov.w	r3, #0
 801570c:	e9c7 2308 	strd	r2, r3, [r7, #32]
    }
    quatMultiply(accCorrQuat, state.accQuat, state.accQuat);
 8015710:	687b      	ldr	r3, [r7, #4]
 8015712:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8015716:	687b      	ldr	r3, [r7, #4]
 8015718:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 801571c:	f107 0308 	add.w	r3, r7, #8
 8015720:	4618      	mov	r0, r3
 8015722:	f000 fa01 	bl	8015b28 <_ZN8BasicVQF12quatMultiplyEPKdS1_Pd>
    normalize(state.accQuat, 4);
 8015726:	687b      	ldr	r3, [r7, #4]
 8015728:	3330      	adds	r3, #48	@ 0x30
 801572a:	2104      	movs	r1, #4
 801572c:	4618      	mov	r0, r3
 801572e:	f000 fd0e 	bl	801614e <_ZN8BasicVQF9normalizeEPdj>
 8015732:	e000      	b.n	8015736 <_ZN8BasicVQF9updateAccEPKd+0x176>
        return;
 8015734:	bf00      	nop
}
 8015736:	374c      	adds	r7, #76	@ 0x4c
 8015738:	46bd      	mov	sp, r7
 801573a:	bd90      	pop	{r4, r7, pc}
 801573c:	f3af 8000 	nop.w
 8015740:	a0b5ed8d 	.word	0xa0b5ed8d
 8015744:	3eb0c6f7 	.word	0x3eb0c6f7
 8015748:	3ff00000 	.word	0x3ff00000
 801574c:	00000000 	.word	0x00000000

08015750 <_ZN8BasicVQF9updateMagEPKd>:

void BasicVQF::updateMag(const vqf_real_t mag[3])
{
 8015750:	b580      	push	{r7, lr}
 8015752:	b094      	sub	sp, #80	@ 0x50
 8015754:	af00      	add	r7, sp, #0
 8015756:	6078      	str	r0, [r7, #4]
 8015758:	6039      	str	r1, [r7, #0]
    // ignore [0 0 0] samples
    if (mag[0] == vqf_real_t(0.0) && mag[1] == vqf_real_t(0.0) && mag[2] == vqf_real_t(0.0)) {
 801575a:	683b      	ldr	r3, [r7, #0]
 801575c:	ed93 7b00 	vldr	d7, [r3]
 8015760:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8015764:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015768:	d112      	bne.n	8015790 <_ZN8BasicVQF9updateMagEPKd+0x40>
 801576a:	683b      	ldr	r3, [r7, #0]
 801576c:	3308      	adds	r3, #8
 801576e:	ed93 7b00 	vldr	d7, [r3]
 8015772:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8015776:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801577a:	d109      	bne.n	8015790 <_ZN8BasicVQF9updateMagEPKd+0x40>
 801577c:	683b      	ldr	r3, [r7, #0]
 801577e:	3310      	adds	r3, #16
 8015780:	ed93 7b00 	vldr	d7, [r3]
 8015784:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8015788:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801578c:	f000 80be 	beq.w	801590c <_ZN8BasicVQF9updateMagEPKd+0x1bc>

    vqf_real_t magEarth[3];

    // bring magnetometer measurement into 6D earth frame
    vqf_real_t accGyrQuat[4];
    getQuat6D(accGyrQuat);
 8015790:	f107 0308 	add.w	r3, r7, #8
 8015794:	4619      	mov	r1, r3
 8015796:	6878      	ldr	r0, [r7, #4]
 8015798:	f000 f8e1 	bl	801595e <_ZNK8BasicVQF9getQuat6DEPd>
    quatRotate(accGyrQuat, mag, magEarth);
 801579c:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80157a0:	f107 0308 	add.w	r3, r7, #8
 80157a4:	6839      	ldr	r1, [r7, #0]
 80157a6:	4618      	mov	r0, r3
 80157a8:	f000 fb55 	bl	8015e56 <_ZN8BasicVQF10quatRotateEPKdS1_Pd>

    // calculate disagreement angle based on current magnetometer measurement
    vqf_real_t magDisAngle = atan2(magEarth[0], magEarth[1]) - state.delta;
 80157ac:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 80157b0:	ed97 6b0c 	vldr	d6, [r7, #48]	@ 0x30
 80157b4:	eeb0 1b46 	vmov.f64	d1, d6
 80157b8:	eeb0 0b47 	vmov.f64	d0, d7
 80157bc:	f005 fb08 	bl	801add0 <atan2>
 80157c0:	eeb0 6b40 	vmov.f64	d6, d0
 80157c4:	687b      	ldr	r3, [r7, #4]
 80157c6:	ed93 7b14 	vldr	d7, [r3, #80]	@ 0x50
 80157ca:	ee36 7b47 	vsub.f64	d7, d6, d7
 80157ce:	ed87 7b12 	vstr	d7, [r7, #72]	@ 0x48

    // make sure the disagreement angle is in the range [-pi, pi]
    if (magDisAngle > vqf_real_t(M_PI)) {
 80157d2:	ed97 7b12 	vldr	d7, [r7, #72]	@ 0x48
 80157d6:	ed9f 6b50 	vldr	d6, [pc, #320]	@ 8015918 <_ZN8BasicVQF9updateMagEPKd+0x1c8>
 80157da:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80157de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80157e2:	dd08      	ble.n	80157f6 <_ZN8BasicVQF9updateMagEPKd+0xa6>
        magDisAngle -= vqf_real_t(2*M_PI);
 80157e4:	ed97 7b12 	vldr	d7, [r7, #72]	@ 0x48
 80157e8:	ed9f 6b4d 	vldr	d6, [pc, #308]	@ 8015920 <_ZN8BasicVQF9updateMagEPKd+0x1d0>
 80157ec:	ee37 7b46 	vsub.f64	d7, d7, d6
 80157f0:	ed87 7b12 	vstr	d7, [r7, #72]	@ 0x48
 80157f4:	e010      	b.n	8015818 <_ZN8BasicVQF9updateMagEPKd+0xc8>
    } else if (magDisAngle < vqf_real_t(-M_PI)) {
 80157f6:	ed97 7b12 	vldr	d7, [r7, #72]	@ 0x48
 80157fa:	ed9f 6b4b 	vldr	d6, [pc, #300]	@ 8015928 <_ZN8BasicVQF9updateMagEPKd+0x1d8>
 80157fe:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8015802:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015806:	d507      	bpl.n	8015818 <_ZN8BasicVQF9updateMagEPKd+0xc8>
        magDisAngle += vqf_real_t(2*M_PI);
 8015808:	ed97 7b12 	vldr	d7, [r7, #72]	@ 0x48
 801580c:	ed9f 6b44 	vldr	d6, [pc, #272]	@ 8015920 <_ZN8BasicVQF9updateMagEPKd+0x1d0>
 8015810:	ee37 7b06 	vadd.f64	d7, d7, d6
 8015814:	ed87 7b12 	vstr	d7, [r7, #72]	@ 0x48
    }

    vqf_real_t k = coeffs.kMag;
 8015818:	687b      	ldr	r3, [r7, #4]
 801581a:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	@ 0xe8
 801581e:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40

    // ensure fast initial convergence
    if (state.kMagInit != vqf_real_t(0.0)) {
 8015822:	687b      	ldr	r3, [r7, #4]
 8015824:	ed93 7b28 	vldr	d7, [r3, #160]	@ 0xa0
 8015828:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801582c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015830:	d034      	beq.n	801589c <_ZN8BasicVQF9updateMagEPKd+0x14c>
        // make sure that the gain k is at least 1/N, N=1,2,3,... in the first few samples
        if (k < state.kMagInit) {
 8015832:	687b      	ldr	r3, [r7, #4]
 8015834:	ed93 7b28 	vldr	d7, [r3, #160]	@ 0xa0
 8015838:	ed97 6b10 	vldr	d6, [r7, #64]	@ 0x40
 801583c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8015840:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015844:	d504      	bpl.n	8015850 <_ZN8BasicVQF9updateMagEPKd+0x100>
            k = state.kMagInit;
 8015846:	687b      	ldr	r3, [r7, #4]
 8015848:	e9d3 2328 	ldrd	r2, r3, [r3, #160]	@ 0xa0
 801584c:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
        }

        // iterative expression to calculate 1/N
        state.kMagInit = state.kMagInit/(state.kMagInit+1);
 8015850:	687b      	ldr	r3, [r7, #4]
 8015852:	ed93 5b28 	vldr	d5, [r3, #160]	@ 0xa0
 8015856:	687b      	ldr	r3, [r7, #4]
 8015858:	ed93 7b28 	vldr	d7, [r3, #160]	@ 0xa0
 801585c:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8015860:	ee37 6b06 	vadd.f64	d6, d7, d6
 8015864:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8015868:	687b      	ldr	r3, [r7, #4]
 801586a:	ed83 7b28 	vstr	d7, [r3, #160]	@ 0xa0

        // disable if t > tauMag
        if (state.kMagInit*params.tauMag < coeffs.magTs) {
 801586e:	687b      	ldr	r3, [r7, #4]
 8015870:	ed93 6b28 	vldr	d6, [r3, #160]	@ 0xa0
 8015874:	687b      	ldr	r3, [r7, #4]
 8015876:	ed93 7b02 	vldr	d7, [r3, #8]
 801587a:	ee26 6b07 	vmul.f64	d6, d6, d7
 801587e:	687b      	ldr	r3, [r7, #4]
 8015880:	ed93 7b2e 	vldr	d7, [r3, #184]	@ 0xb8
 8015884:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8015888:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801588c:	d506      	bpl.n	801589c <_ZN8BasicVQF9updateMagEPKd+0x14c>
            state.kMagInit = 0.0;
 801588e:	6879      	ldr	r1, [r7, #4]
 8015890:	f04f 0200 	mov.w	r2, #0
 8015894:	f04f 0300 	mov.w	r3, #0
 8015898:	e9c1 2328 	strd	r2, r3, [r1, #160]	@ 0xa0
        }
    }

    // first-order filter step
    state.delta += k*magDisAngle;
 801589c:	687b      	ldr	r3, [r7, #4]
 801589e:	ed93 6b14 	vldr	d6, [r3, #80]	@ 0x50
 80158a2:	ed97 5b10 	vldr	d5, [r7, #64]	@ 0x40
 80158a6:	ed97 7b12 	vldr	d7, [r7, #72]	@ 0x48
 80158aa:	ee25 7b07 	vmul.f64	d7, d5, d7
 80158ae:	ee36 7b07 	vadd.f64	d7, d6, d7
 80158b2:	687b      	ldr	r3, [r7, #4]
 80158b4:	ed83 7b14 	vstr	d7, [r3, #80]	@ 0x50

    // make sure delta is in the range [-pi, pi]
    if (state.delta > vqf_real_t(M_PI)) {
 80158b8:	687b      	ldr	r3, [r7, #4]
 80158ba:	ed93 7b14 	vldr	d7, [r3, #80]	@ 0x50
 80158be:	ed9f 6b16 	vldr	d6, [pc, #88]	@ 8015918 <_ZN8BasicVQF9updateMagEPKd+0x1c8>
 80158c2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80158c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80158ca:	dd0a      	ble.n	80158e2 <_ZN8BasicVQF9updateMagEPKd+0x192>
        state.delta -= vqf_real_t(2*M_PI);
 80158cc:	687b      	ldr	r3, [r7, #4]
 80158ce:	ed93 7b14 	vldr	d7, [r3, #80]	@ 0x50
 80158d2:	ed9f 6b13 	vldr	d6, [pc, #76]	@ 8015920 <_ZN8BasicVQF9updateMagEPKd+0x1d0>
 80158d6:	ee37 7b46 	vsub.f64	d7, d7, d6
 80158da:	687b      	ldr	r3, [r7, #4]
 80158dc:	ed83 7b14 	vstr	d7, [r3, #80]	@ 0x50
 80158e0:	e015      	b.n	801590e <_ZN8BasicVQF9updateMagEPKd+0x1be>
    } else if (state.delta < vqf_real_t(-M_PI)) {
 80158e2:	687b      	ldr	r3, [r7, #4]
 80158e4:	ed93 7b14 	vldr	d7, [r3, #80]	@ 0x50
 80158e8:	ed9f 6b0f 	vldr	d6, [pc, #60]	@ 8015928 <_ZN8BasicVQF9updateMagEPKd+0x1d8>
 80158ec:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80158f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80158f4:	d50b      	bpl.n	801590e <_ZN8BasicVQF9updateMagEPKd+0x1be>
        state.delta += vqf_real_t(2*M_PI);
 80158f6:	687b      	ldr	r3, [r7, #4]
 80158f8:	ed93 7b14 	vldr	d7, [r3, #80]	@ 0x50
 80158fc:	ed9f 6b08 	vldr	d6, [pc, #32]	@ 8015920 <_ZN8BasicVQF9updateMagEPKd+0x1d0>
 8015900:	ee37 7b06 	vadd.f64	d7, d7, d6
 8015904:	687b      	ldr	r3, [r7, #4]
 8015906:	ed83 7b14 	vstr	d7, [r3, #80]	@ 0x50
 801590a:	e000      	b.n	801590e <_ZN8BasicVQF9updateMagEPKd+0x1be>
        return;
 801590c:	bf00      	nop
    }
}
 801590e:	3750      	adds	r7, #80	@ 0x50
 8015910:	46bd      	mov	sp, r7
 8015912:	bd80      	pop	{r7, pc}
 8015914:	f3af 8000 	nop.w
 8015918:	54442d18 	.word	0x54442d18
 801591c:	400921fb 	.word	0x400921fb
 8015920:	54442d18 	.word	0x54442d18
 8015924:	401921fb 	.word	0x401921fb
 8015928:	54442d18 	.word	0x54442d18
 801592c:	c00921fb 	.word	0xc00921fb

08015930 <_ZN8BasicVQF6updateEPKdS1_S1_>:
    updateGyr(gyr);
    updateAcc(acc);
}

void BasicVQF::update(const vqf_real_t gyr[3], const vqf_real_t acc[3], const vqf_real_t mag[3])
{
 8015930:	b580      	push	{r7, lr}
 8015932:	b084      	sub	sp, #16
 8015934:	af00      	add	r7, sp, #0
 8015936:	60f8      	str	r0, [r7, #12]
 8015938:	60b9      	str	r1, [r7, #8]
 801593a:	607a      	str	r2, [r7, #4]
 801593c:	603b      	str	r3, [r7, #0]
    updateGyr(gyr);
 801593e:	68b9      	ldr	r1, [r7, #8]
 8015940:	68f8      	ldr	r0, [r7, #12]
 8015942:	f7ff fdc2 	bl	80154ca <_ZN8BasicVQF9updateGyrEPKd>
    updateAcc(acc);
 8015946:	6879      	ldr	r1, [r7, #4]
 8015948:	68f8      	ldr	r0, [r7, #12]
 801594a:	f7ff fe39 	bl	80155c0 <_ZN8BasicVQF9updateAccEPKd>
    updateMag(mag);
 801594e:	6839      	ldr	r1, [r7, #0]
 8015950:	68f8      	ldr	r0, [r7, #12]
 8015952:	f7ff fefd 	bl	8015750 <_ZN8BasicVQF9updateMagEPKd>
}
 8015956:	bf00      	nop
 8015958:	3710      	adds	r7, #16
 801595a:	46bd      	mov	sp, r7
 801595c:	bd80      	pop	{r7, pc}

0801595e <_ZNK8BasicVQF9getQuat6DEPd>:
{
    std::copy(state.gyrQuat, state.gyrQuat+4, out);
}

void BasicVQF::getQuat6D(vqf_real_t out[4]) const
{
 801595e:	b580      	push	{r7, lr}
 8015960:	b082      	sub	sp, #8
 8015962:	af00      	add	r7, sp, #0
 8015964:	6078      	str	r0, [r7, #4]
 8015966:	6039      	str	r1, [r7, #0]
    quatMultiply(state.accQuat, state.gyrQuat, out);
 8015968:	687b      	ldr	r3, [r7, #4]
 801596a:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 801596e:	687b      	ldr	r3, [r7, #4]
 8015970:	3310      	adds	r3, #16
 8015972:	683a      	ldr	r2, [r7, #0]
 8015974:	4619      	mov	r1, r3
 8015976:	f000 f8d7 	bl	8015b28 <_ZN8BasicVQF12quatMultiplyEPKdS1_Pd>
}
 801597a:	bf00      	nop
 801597c:	3708      	adds	r7, #8
 801597e:	46bd      	mov	sp, r7
 8015980:	bd80      	pop	{r7, pc}

08015982 <_ZNK8BasicVQF9getQuat9DEPd>:

void BasicVQF::getQuat9D(vqf_real_t out[4]) const
{
 8015982:	b580      	push	{r7, lr}
 8015984:	b082      	sub	sp, #8
 8015986:	af00      	add	r7, sp, #0
 8015988:	6078      	str	r0, [r7, #4]
 801598a:	6039      	str	r1, [r7, #0]
    quatMultiply(state.accQuat, state.gyrQuat, out);
 801598c:	687b      	ldr	r3, [r7, #4]
 801598e:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8015992:	687b      	ldr	r3, [r7, #4]
 8015994:	3310      	adds	r3, #16
 8015996:	683a      	ldr	r2, [r7, #0]
 8015998:	4619      	mov	r1, r3
 801599a:	f000 f8c5 	bl	8015b28 <_ZN8BasicVQF12quatMultiplyEPKdS1_Pd>
    quatApplyDelta(out, state.delta, out);
 801599e:	687b      	ldr	r3, [r7, #4]
 80159a0:	ed93 7b14 	vldr	d7, [r3, #80]	@ 0x50
 80159a4:	6839      	ldr	r1, [r7, #0]
 80159a6:	eeb0 0b47 	vmov.f64	d0, d7
 80159aa:	6838      	ldr	r0, [r7, #0]
 80159ac:	f000 f9c8 	bl	8015d40 <_ZN8BasicVQF14quatApplyDeltaEPddS0_>
}
 80159b0:	bf00      	nop
 80159b2:	3708      	adds	r7, #8
 80159b4:	46bd      	mov	sp, r7
 80159b6:	bd80      	pop	{r7, pc}

080159b8 <_ZN8BasicVQF9setTauAccEd>:
{
    return state.delta;
}

void BasicVQF::setTauAcc(vqf_real_t tauAcc)
{
 80159b8:	b580      	push	{r7, lr}
 80159ba:	b094      	sub	sp, #80	@ 0x50
 80159bc:	af04      	add	r7, sp, #16
 80159be:	60f8      	str	r0, [r7, #12]
 80159c0:	ed87 0b00 	vstr	d0, [r7]
    if (params.tauAcc == tauAcc) {
 80159c4:	68fb      	ldr	r3, [r7, #12]
 80159c6:	ed93 7b00 	vldr	d7, [r3]
 80159ca:	ed97 6b00 	vldr	d6, [r7]
 80159ce:	eeb4 6b47 	vcmp.f64	d6, d7
 80159d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80159d6:	d041      	beq.n	8015a5c <_ZN8BasicVQF9setTauAccEd+0xa4>
        return;
    }
    params.tauAcc = tauAcc;
 80159d8:	68f9      	ldr	r1, [r7, #12]
 80159da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80159de:	e9c1 2300 	strd	r2, r3, [r1]
    double newB[3];
    double newA[3];

    filterCoeffs(params.tauAcc, coeffs.accTs, newB, newA);
 80159e2:	68fb      	ldr	r3, [r7, #12]
 80159e4:	ed93 7b00 	vldr	d7, [r3]
 80159e8:	68fb      	ldr	r3, [r7, #12]
 80159ea:	ed93 6b2c 	vldr	d6, [r3, #176]	@ 0xb0
 80159ee:	f107 0210 	add.w	r2, r7, #16
 80159f2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80159f6:	4611      	mov	r1, r2
 80159f8:	4618      	mov	r0, r3
 80159fa:	eeb0 1b46 	vmov.f64	d1, d6
 80159fe:	eeb0 0b47 	vmov.f64	d0, d7
 8015a02:	f000 fc41 	bl	8016288 <_ZN8BasicVQF12filterCoeffsEddPdS0_>
    filterAdaptStateForCoeffChange(state.lastAccLp, 3, coeffs.accLpB, coeffs.accLpA, newB, newA, state.accLpState);
 8015a06:	68fb      	ldr	r3, [r7, #12]
 8015a08:	f103 0058 	add.w	r0, r3, #88	@ 0x58
 8015a0c:	68fb      	ldr	r3, [r7, #12]
 8015a0e:	f103 02c0 	add.w	r2, r3, #192	@ 0xc0
 8015a12:	68fb      	ldr	r3, [r7, #12]
 8015a14:	f103 01d8 	add.w	r1, r3, #216	@ 0xd8
 8015a18:	68fb      	ldr	r3, [r7, #12]
 8015a1a:	3370      	adds	r3, #112	@ 0x70
 8015a1c:	9302      	str	r3, [sp, #8]
 8015a1e:	f107 0310 	add.w	r3, r7, #16
 8015a22:	9301      	str	r3, [sp, #4]
 8015a24:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8015a28:	9300      	str	r3, [sp, #0]
 8015a2a:	460b      	mov	r3, r1
 8015a2c:	2103      	movs	r1, #3
 8015a2e:	f000 fd0d 	bl	801644c <_ZN8BasicVQF30filterAdaptStateForCoeffChangeEPdjPKdS2_S2_S2_S0_>

    std::copy(newB, newB+3, coeffs.accLpB);
 8015a32:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8015a36:	3318      	adds	r3, #24
 8015a38:	68fa      	ldr	r2, [r7, #12]
 8015a3a:	32c0      	adds	r2, #192	@ 0xc0
 8015a3c:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 8015a40:	4619      	mov	r1, r3
 8015a42:	f000 ff03 	bl	801684c <_ZSt4copyIPdS0_ET0_T_S2_S1_>
    std::copy(newA, newA+2, coeffs.accLpA);
 8015a46:	f107 0310 	add.w	r3, r7, #16
 8015a4a:	3310      	adds	r3, #16
 8015a4c:	68fa      	ldr	r2, [r7, #12]
 8015a4e:	32d8      	adds	r2, #216	@ 0xd8
 8015a50:	f107 0010 	add.w	r0, r7, #16
 8015a54:	4619      	mov	r1, r3
 8015a56:	f000 fef9 	bl	801684c <_ZSt4copyIPdS0_ET0_T_S2_S1_>
 8015a5a:	e000      	b.n	8015a5e <_ZN8BasicVQF9setTauAccEd+0xa6>
        return;
 8015a5c:	bf00      	nop
}
 8015a5e:	3740      	adds	r7, #64	@ 0x40
 8015a60:	46bd      	mov	sp, r7
 8015a62:	bd80      	pop	{r7, pc}

08015a64 <_ZN8BasicVQF9setTauMagEd>:

void BasicVQF::setTauMag(vqf_real_t tauMag)
{
 8015a64:	b580      	push	{r7, lr}
 8015a66:	b084      	sub	sp, #16
 8015a68:	af00      	add	r7, sp, #0
 8015a6a:	60f8      	str	r0, [r7, #12]
 8015a6c:	ed87 0b00 	vstr	d0, [r7]
    params.tauMag = tauMag;
 8015a70:	68f9      	ldr	r1, [r7, #12]
 8015a72:	e9d7 2300 	ldrd	r2, r3, [r7]
 8015a76:	e9c1 2302 	strd	r2, r3, [r1, #8]
    coeffs.kMag = gainFromTau(params.tauMag, coeffs.magTs);
 8015a7a:	68fb      	ldr	r3, [r7, #12]
 8015a7c:	ed93 7b02 	vldr	d7, [r3, #8]
 8015a80:	68fb      	ldr	r3, [r7, #12]
 8015a82:	ed93 6b2e 	vldr	d6, [r3, #184]	@ 0xb8
 8015a86:	eeb0 1b46 	vmov.f64	d1, d6
 8015a8a:	eeb0 0b47 	vmov.f64	d0, d7
 8015a8e:	f000 fb9b 	bl	80161c8 <_ZN8BasicVQF11gainFromTauEdd>
 8015a92:	eeb0 7b40 	vmov.f64	d7, d0
 8015a96:	68fb      	ldr	r3, [r7, #12]
 8015a98:	ed83 7b3a 	vstr	d7, [r3, #232]	@ 0xe8
}
 8015a9c:	bf00      	nop
 8015a9e:	3710      	adds	r7, #16
 8015aa0:	46bd      	mov	sp, r7
 8015aa2:	bd80      	pop	{r7, pc}

08015aa4 <_ZN8BasicVQF10resetStateEv>:
{
    this->state = state;
}

void BasicVQF::resetState()
{
 8015aa4:	b5b0      	push	{r4, r5, r7, lr}
 8015aa6:	b086      	sub	sp, #24
 8015aa8:	af00      	add	r7, sp, #0
 8015aaa:	6078      	str	r0, [r7, #4]
    quatSetToIdentity(state.gyrQuat);
 8015aac:	687b      	ldr	r3, [r7, #4]
 8015aae:	3310      	adds	r3, #16
 8015ab0:	4618      	mov	r0, r3
 8015ab2:	f000 f917 	bl	8015ce4 <_ZN8BasicVQF17quatSetToIdentityEPd>
    quatSetToIdentity(state.accQuat);
 8015ab6:	687b      	ldr	r3, [r7, #4]
 8015ab8:	3330      	adds	r3, #48	@ 0x30
 8015aba:	4618      	mov	r0, r3
 8015abc:	f000 f912 	bl	8015ce4 <_ZN8BasicVQF17quatSetToIdentityEPd>
    state.delta = 0.0;
 8015ac0:	6879      	ldr	r1, [r7, #4]
 8015ac2:	f04f 0200 	mov.w	r2, #0
 8015ac6:	f04f 0300 	mov.w	r3, #0
 8015aca:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50

    std::fill(state.lastAccLp, state.lastAccLp+3, 0);
 8015ace:	687b      	ldr	r3, [r7, #4]
 8015ad0:	f103 0058 	add.w	r0, r3, #88	@ 0x58
 8015ad4:	687b      	ldr	r3, [r7, #4]
 8015ad6:	3358      	adds	r3, #88	@ 0x58
 8015ad8:	3318      	adds	r3, #24
 8015ada:	2200      	movs	r2, #0
 8015adc:	60fa      	str	r2, [r7, #12]
 8015ade:	f107 020c 	add.w	r2, r7, #12
 8015ae2:	4619      	mov	r1, r3
 8015ae4:	f000 feca 	bl	801687c <_ZSt4fillIPdiEvT_S1_RKT0_>
    std::fill(state.accLpState, state.accLpState + 3*2, NaN);
 8015ae8:	687b      	ldr	r3, [r7, #4]
 8015aea:	f103 0470 	add.w	r4, r3, #112	@ 0x70
 8015aee:	687b      	ldr	r3, [r7, #4]
 8015af0:	3370      	adds	r3, #112	@ 0x70
 8015af2:	f103 0530 	add.w	r5, r3, #48	@ 0x30
 8015af6:	f7ff fc67 	bl	80153c8 <_ZNSt14numeric_limitsIdE9quiet_NaNEv>
 8015afa:	eeb0 7b40 	vmov.f64	d7, d0
 8015afe:	ed87 7b04 	vstr	d7, [r7, #16]
 8015b02:	f107 0310 	add.w	r3, r7, #16
 8015b06:	461a      	mov	r2, r3
 8015b08:	4629      	mov	r1, r5
 8015b0a:	4620      	mov	r0, r4
 8015b0c:	f000 fec5 	bl	801689a <_ZSt4fillIPddEvT_S1_RKT0_>

    state.kMagInit = 1.0;
 8015b10:	6879      	ldr	r1, [r7, #4]
 8015b12:	f04f 0200 	mov.w	r2, #0
 8015b16:	4b03      	ldr	r3, [pc, #12]	@ (8015b24 <_ZN8BasicVQF10resetStateEv+0x80>)
 8015b18:	e9c1 2328 	strd	r2, r3, [r1, #160]	@ 0xa0
}
 8015b1c:	bf00      	nop
 8015b1e:	3718      	adds	r7, #24
 8015b20:	46bd      	mov	sp, r7
 8015b22:	bdb0      	pop	{r4, r5, r7, pc}
 8015b24:	3ff00000 	.word	0x3ff00000

08015b28 <_ZN8BasicVQF12quatMultiplyEPKdS1_Pd>:

void BasicVQF::quatMultiply(const vqf_real_t q1[4], const vqf_real_t q2[4], vqf_real_t out[4])
{
 8015b28:	b480      	push	{r7}
 8015b2a:	b08d      	sub	sp, #52	@ 0x34
 8015b2c:	af00      	add	r7, sp, #0
 8015b2e:	60f8      	str	r0, [r7, #12]
 8015b30:	60b9      	str	r1, [r7, #8]
 8015b32:	607a      	str	r2, [r7, #4]
    vqf_real_t w = q1[0] * q2[0] - q1[1] * q2[1] - q1[2] * q2[2] - q1[3] * q2[3];
 8015b34:	68fb      	ldr	r3, [r7, #12]
 8015b36:	ed93 6b00 	vldr	d6, [r3]
 8015b3a:	68bb      	ldr	r3, [r7, #8]
 8015b3c:	ed93 7b00 	vldr	d7, [r3]
 8015b40:	ee26 6b07 	vmul.f64	d6, d6, d7
 8015b44:	68fb      	ldr	r3, [r7, #12]
 8015b46:	3308      	adds	r3, #8
 8015b48:	ed93 5b00 	vldr	d5, [r3]
 8015b4c:	68bb      	ldr	r3, [r7, #8]
 8015b4e:	3308      	adds	r3, #8
 8015b50:	ed93 7b00 	vldr	d7, [r3]
 8015b54:	ee25 7b07 	vmul.f64	d7, d5, d7
 8015b58:	ee36 6b47 	vsub.f64	d6, d6, d7
 8015b5c:	68fb      	ldr	r3, [r7, #12]
 8015b5e:	3310      	adds	r3, #16
 8015b60:	ed93 5b00 	vldr	d5, [r3]
 8015b64:	68bb      	ldr	r3, [r7, #8]
 8015b66:	3310      	adds	r3, #16
 8015b68:	ed93 7b00 	vldr	d7, [r3]
 8015b6c:	ee25 7b07 	vmul.f64	d7, d5, d7
 8015b70:	ee36 6b47 	vsub.f64	d6, d6, d7
 8015b74:	68fb      	ldr	r3, [r7, #12]
 8015b76:	3318      	adds	r3, #24
 8015b78:	ed93 5b00 	vldr	d5, [r3]
 8015b7c:	68bb      	ldr	r3, [r7, #8]
 8015b7e:	3318      	adds	r3, #24
 8015b80:	ed93 7b00 	vldr	d7, [r3]
 8015b84:	ee25 7b07 	vmul.f64	d7, d5, d7
 8015b88:	ee36 7b47 	vsub.f64	d7, d6, d7
 8015b8c:	ed87 7b0a 	vstr	d7, [r7, #40]	@ 0x28
    vqf_real_t x = q1[0] * q2[1] + q1[1] * q2[0] + q1[2] * q2[3] - q1[3] * q2[2];
 8015b90:	68fb      	ldr	r3, [r7, #12]
 8015b92:	ed93 6b00 	vldr	d6, [r3]
 8015b96:	68bb      	ldr	r3, [r7, #8]
 8015b98:	3308      	adds	r3, #8
 8015b9a:	ed93 7b00 	vldr	d7, [r3]
 8015b9e:	ee26 6b07 	vmul.f64	d6, d6, d7
 8015ba2:	68fb      	ldr	r3, [r7, #12]
 8015ba4:	3308      	adds	r3, #8
 8015ba6:	ed93 5b00 	vldr	d5, [r3]
 8015baa:	68bb      	ldr	r3, [r7, #8]
 8015bac:	ed93 7b00 	vldr	d7, [r3]
 8015bb0:	ee25 7b07 	vmul.f64	d7, d5, d7
 8015bb4:	ee36 6b07 	vadd.f64	d6, d6, d7
 8015bb8:	68fb      	ldr	r3, [r7, #12]
 8015bba:	3310      	adds	r3, #16
 8015bbc:	ed93 5b00 	vldr	d5, [r3]
 8015bc0:	68bb      	ldr	r3, [r7, #8]
 8015bc2:	3318      	adds	r3, #24
 8015bc4:	ed93 7b00 	vldr	d7, [r3]
 8015bc8:	ee25 7b07 	vmul.f64	d7, d5, d7
 8015bcc:	ee36 6b07 	vadd.f64	d6, d6, d7
 8015bd0:	68fb      	ldr	r3, [r7, #12]
 8015bd2:	3318      	adds	r3, #24
 8015bd4:	ed93 5b00 	vldr	d5, [r3]
 8015bd8:	68bb      	ldr	r3, [r7, #8]
 8015bda:	3310      	adds	r3, #16
 8015bdc:	ed93 7b00 	vldr	d7, [r3]
 8015be0:	ee25 7b07 	vmul.f64	d7, d5, d7
 8015be4:	ee36 7b47 	vsub.f64	d7, d6, d7
 8015be8:	ed87 7b08 	vstr	d7, [r7, #32]
    vqf_real_t y = q1[0] * q2[2] - q1[1] * q2[3] + q1[2] * q2[0] + q1[3] * q2[1];
 8015bec:	68fb      	ldr	r3, [r7, #12]
 8015bee:	ed93 6b00 	vldr	d6, [r3]
 8015bf2:	68bb      	ldr	r3, [r7, #8]
 8015bf4:	3310      	adds	r3, #16
 8015bf6:	ed93 7b00 	vldr	d7, [r3]
 8015bfa:	ee26 6b07 	vmul.f64	d6, d6, d7
 8015bfe:	68fb      	ldr	r3, [r7, #12]
 8015c00:	3308      	adds	r3, #8
 8015c02:	ed93 5b00 	vldr	d5, [r3]
 8015c06:	68bb      	ldr	r3, [r7, #8]
 8015c08:	3318      	adds	r3, #24
 8015c0a:	ed93 7b00 	vldr	d7, [r3]
 8015c0e:	ee25 7b07 	vmul.f64	d7, d5, d7
 8015c12:	ee36 6b47 	vsub.f64	d6, d6, d7
 8015c16:	68fb      	ldr	r3, [r7, #12]
 8015c18:	3310      	adds	r3, #16
 8015c1a:	ed93 5b00 	vldr	d5, [r3]
 8015c1e:	68bb      	ldr	r3, [r7, #8]
 8015c20:	ed93 7b00 	vldr	d7, [r3]
 8015c24:	ee25 7b07 	vmul.f64	d7, d5, d7
 8015c28:	ee36 6b07 	vadd.f64	d6, d6, d7
 8015c2c:	68fb      	ldr	r3, [r7, #12]
 8015c2e:	3318      	adds	r3, #24
 8015c30:	ed93 5b00 	vldr	d5, [r3]
 8015c34:	68bb      	ldr	r3, [r7, #8]
 8015c36:	3308      	adds	r3, #8
 8015c38:	ed93 7b00 	vldr	d7, [r3]
 8015c3c:	ee25 7b07 	vmul.f64	d7, d5, d7
 8015c40:	ee36 7b07 	vadd.f64	d7, d6, d7
 8015c44:	ed87 7b06 	vstr	d7, [r7, #24]
    vqf_real_t z = q1[0] * q2[3] + q1[1] * q2[2] - q1[2] * q2[1] + q1[3] * q2[0];
 8015c48:	68fb      	ldr	r3, [r7, #12]
 8015c4a:	ed93 6b00 	vldr	d6, [r3]
 8015c4e:	68bb      	ldr	r3, [r7, #8]
 8015c50:	3318      	adds	r3, #24
 8015c52:	ed93 7b00 	vldr	d7, [r3]
 8015c56:	ee26 6b07 	vmul.f64	d6, d6, d7
 8015c5a:	68fb      	ldr	r3, [r7, #12]
 8015c5c:	3308      	adds	r3, #8
 8015c5e:	ed93 5b00 	vldr	d5, [r3]
 8015c62:	68bb      	ldr	r3, [r7, #8]
 8015c64:	3310      	adds	r3, #16
 8015c66:	ed93 7b00 	vldr	d7, [r3]
 8015c6a:	ee25 7b07 	vmul.f64	d7, d5, d7
 8015c6e:	ee36 6b07 	vadd.f64	d6, d6, d7
 8015c72:	68fb      	ldr	r3, [r7, #12]
 8015c74:	3310      	adds	r3, #16
 8015c76:	ed93 5b00 	vldr	d5, [r3]
 8015c7a:	68bb      	ldr	r3, [r7, #8]
 8015c7c:	3308      	adds	r3, #8
 8015c7e:	ed93 7b00 	vldr	d7, [r3]
 8015c82:	ee25 7b07 	vmul.f64	d7, d5, d7
 8015c86:	ee36 6b47 	vsub.f64	d6, d6, d7
 8015c8a:	68fb      	ldr	r3, [r7, #12]
 8015c8c:	3318      	adds	r3, #24
 8015c8e:	ed93 5b00 	vldr	d5, [r3]
 8015c92:	68bb      	ldr	r3, [r7, #8]
 8015c94:	ed93 7b00 	vldr	d7, [r3]
 8015c98:	ee25 7b07 	vmul.f64	d7, d5, d7
 8015c9c:	ee36 7b07 	vadd.f64	d7, d6, d7
 8015ca0:	ed87 7b04 	vstr	d7, [r7, #16]
    out[0] = w; out[1] = x; out[2] = y; out[3] = z;
 8015ca4:	6879      	ldr	r1, [r7, #4]
 8015ca6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8015caa:	e9c1 2300 	strd	r2, r3, [r1]
 8015cae:	687b      	ldr	r3, [r7, #4]
 8015cb0:	f103 0108 	add.w	r1, r3, #8
 8015cb4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8015cb8:	e9c1 2300 	strd	r2, r3, [r1]
 8015cbc:	687b      	ldr	r3, [r7, #4]
 8015cbe:	f103 0110 	add.w	r1, r3, #16
 8015cc2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8015cc6:	e9c1 2300 	strd	r2, r3, [r1]
 8015cca:	687b      	ldr	r3, [r7, #4]
 8015ccc:	f103 0118 	add.w	r1, r3, #24
 8015cd0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8015cd4:	e9c1 2300 	strd	r2, r3, [r1]
}
 8015cd8:	bf00      	nop
 8015cda:	3734      	adds	r7, #52	@ 0x34
 8015cdc:	46bd      	mov	sp, r7
 8015cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ce2:	4770      	bx	lr

08015ce4 <_ZN8BasicVQF17quatSetToIdentityEPd>:
    out[0] = w; out[1] = x; out[2] = y; out[3] = z;
}


void BasicVQF::quatSetToIdentity(vqf_real_t out[4])
{
 8015ce4:	b480      	push	{r7}
 8015ce6:	b083      	sub	sp, #12
 8015ce8:	af00      	add	r7, sp, #0
 8015cea:	6078      	str	r0, [r7, #4]
    out[0] = 1;
 8015cec:	6879      	ldr	r1, [r7, #4]
 8015cee:	f04f 0200 	mov.w	r2, #0
 8015cf2:	4b12      	ldr	r3, [pc, #72]	@ (8015d3c <_ZN8BasicVQF17quatSetToIdentityEPd+0x58>)
 8015cf4:	e9c1 2300 	strd	r2, r3, [r1]
    out[1] = 0;
 8015cf8:	687b      	ldr	r3, [r7, #4]
 8015cfa:	f103 0108 	add.w	r1, r3, #8
 8015cfe:	f04f 0200 	mov.w	r2, #0
 8015d02:	f04f 0300 	mov.w	r3, #0
 8015d06:	e9c1 2300 	strd	r2, r3, [r1]
    out[2] = 0;
 8015d0a:	687b      	ldr	r3, [r7, #4]
 8015d0c:	f103 0110 	add.w	r1, r3, #16
 8015d10:	f04f 0200 	mov.w	r2, #0
 8015d14:	f04f 0300 	mov.w	r3, #0
 8015d18:	e9c1 2300 	strd	r2, r3, [r1]
    out[3] = 0;
 8015d1c:	687b      	ldr	r3, [r7, #4]
 8015d1e:	f103 0118 	add.w	r1, r3, #24
 8015d22:	f04f 0200 	mov.w	r2, #0
 8015d26:	f04f 0300 	mov.w	r3, #0
 8015d2a:	e9c1 2300 	strd	r2, r3, [r1]
}
 8015d2e:	bf00      	nop
 8015d30:	370c      	adds	r7, #12
 8015d32:	46bd      	mov	sp, r7
 8015d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d38:	4770      	bx	lr
 8015d3a:	bf00      	nop
 8015d3c:	3ff00000 	.word	0x3ff00000

08015d40 <_ZN8BasicVQF14quatApplyDeltaEPddS0_>:

void BasicVQF::quatApplyDelta(vqf_real_t q[], vqf_real_t delta, vqf_real_t out[])
{
 8015d40:	b580      	push	{r7, lr}
 8015d42:	b090      	sub	sp, #64	@ 0x40
 8015d44:	af00      	add	r7, sp, #0
 8015d46:	60f8      	str	r0, [r7, #12]
 8015d48:	ed87 0b00 	vstr	d0, [r7]
 8015d4c:	60b9      	str	r1, [r7, #8]
    // out = quatMultiply([cos(delta/2), 0, 0, sin(delta/2)], q)
    vqf_real_t c = cos(delta/2);
 8015d4e:	ed97 7b00 	vldr	d7, [r7]
 8015d52:	eeb0 5b00 	vmov.f64	d5, #0	@ 0x40000000  2.0
 8015d56:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8015d5a:	eeb0 0b46 	vmov.f64	d0, d6
 8015d5e:	f005 fb63 	bl	801b428 <cos>
 8015d62:	ed87 0b0e 	vstr	d0, [r7, #56]	@ 0x38
    vqf_real_t s = sin(delta/2);
 8015d66:	ed97 7b00 	vldr	d7, [r7]
 8015d6a:	eeb0 5b00 	vmov.f64	d5, #0	@ 0x40000000  2.0
 8015d6e:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8015d72:	eeb0 0b46 	vmov.f64	d0, d6
 8015d76:	f005 fbb3 	bl	801b4e0 <sin>
 8015d7a:	ed87 0b0c 	vstr	d0, [r7, #48]	@ 0x30
    vqf_real_t w = c * q[0] - s * q[3];
 8015d7e:	68fb      	ldr	r3, [r7, #12]
 8015d80:	ed93 6b00 	vldr	d6, [r3]
 8015d84:	ed97 7b0e 	vldr	d7, [r7, #56]	@ 0x38
 8015d88:	ee26 6b07 	vmul.f64	d6, d6, d7
 8015d8c:	68fb      	ldr	r3, [r7, #12]
 8015d8e:	3318      	adds	r3, #24
 8015d90:	ed93 5b00 	vldr	d5, [r3]
 8015d94:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 8015d98:	ee25 7b07 	vmul.f64	d7, d5, d7
 8015d9c:	ee36 7b47 	vsub.f64	d7, d6, d7
 8015da0:	ed87 7b0a 	vstr	d7, [r7, #40]	@ 0x28
    vqf_real_t x = c * q[1] - s * q[2];
 8015da4:	68fb      	ldr	r3, [r7, #12]
 8015da6:	3308      	adds	r3, #8
 8015da8:	ed93 6b00 	vldr	d6, [r3]
 8015dac:	ed97 7b0e 	vldr	d7, [r7, #56]	@ 0x38
 8015db0:	ee26 6b07 	vmul.f64	d6, d6, d7
 8015db4:	68fb      	ldr	r3, [r7, #12]
 8015db6:	3310      	adds	r3, #16
 8015db8:	ed93 5b00 	vldr	d5, [r3]
 8015dbc:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 8015dc0:	ee25 7b07 	vmul.f64	d7, d5, d7
 8015dc4:	ee36 7b47 	vsub.f64	d7, d6, d7
 8015dc8:	ed87 7b08 	vstr	d7, [r7, #32]
    vqf_real_t y = c * q[2] + s * q[1];
 8015dcc:	68fb      	ldr	r3, [r7, #12]
 8015dce:	3310      	adds	r3, #16
 8015dd0:	ed93 6b00 	vldr	d6, [r3]
 8015dd4:	ed97 7b0e 	vldr	d7, [r7, #56]	@ 0x38
 8015dd8:	ee26 6b07 	vmul.f64	d6, d6, d7
 8015ddc:	68fb      	ldr	r3, [r7, #12]
 8015dde:	3308      	adds	r3, #8
 8015de0:	ed93 5b00 	vldr	d5, [r3]
 8015de4:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 8015de8:	ee25 7b07 	vmul.f64	d7, d5, d7
 8015dec:	ee36 7b07 	vadd.f64	d7, d6, d7
 8015df0:	ed87 7b06 	vstr	d7, [r7, #24]
    vqf_real_t z = c * q[3] + s * q[0];
 8015df4:	68fb      	ldr	r3, [r7, #12]
 8015df6:	3318      	adds	r3, #24
 8015df8:	ed93 6b00 	vldr	d6, [r3]
 8015dfc:	ed97 7b0e 	vldr	d7, [r7, #56]	@ 0x38
 8015e00:	ee26 6b07 	vmul.f64	d6, d6, d7
 8015e04:	68fb      	ldr	r3, [r7, #12]
 8015e06:	ed93 5b00 	vldr	d5, [r3]
 8015e0a:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 8015e0e:	ee25 7b07 	vmul.f64	d7, d5, d7
 8015e12:	ee36 7b07 	vadd.f64	d7, d6, d7
 8015e16:	ed87 7b04 	vstr	d7, [r7, #16]
    out[0] = w; out[1] = x; out[2] = y; out[3] = z;
 8015e1a:	68b9      	ldr	r1, [r7, #8]
 8015e1c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8015e20:	e9c1 2300 	strd	r2, r3, [r1]
 8015e24:	68bb      	ldr	r3, [r7, #8]
 8015e26:	f103 0108 	add.w	r1, r3, #8
 8015e2a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8015e2e:	e9c1 2300 	strd	r2, r3, [r1]
 8015e32:	68bb      	ldr	r3, [r7, #8]
 8015e34:	f103 0110 	add.w	r1, r3, #16
 8015e38:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8015e3c:	e9c1 2300 	strd	r2, r3, [r1]
 8015e40:	68bb      	ldr	r3, [r7, #8]
 8015e42:	f103 0118 	add.w	r1, r3, #24
 8015e46:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8015e4a:	e9c1 2300 	strd	r2, r3, [r1]
}
 8015e4e:	bf00      	nop
 8015e50:	3740      	adds	r7, #64	@ 0x40
 8015e52:	46bd      	mov	sp, r7
 8015e54:	bd80      	pop	{r7, pc}

08015e56 <_ZN8BasicVQF10quatRotateEPKdS1_Pd>:

void BasicVQF::quatRotate(const vqf_real_t q[4], const vqf_real_t v[3], vqf_real_t out[3])
{
 8015e56:	b480      	push	{r7}
 8015e58:	b08b      	sub	sp, #44	@ 0x2c
 8015e5a:	af00      	add	r7, sp, #0
 8015e5c:	60f8      	str	r0, [r7, #12]
 8015e5e:	60b9      	str	r1, [r7, #8]
 8015e60:	607a      	str	r2, [r7, #4]
    vqf_real_t x = (1 - 2*q[2]*q[2] - 2*q[3]*q[3])*v[0] + 2*v[1]*(q[2]*q[1] - q[0]*q[3]) + 2*v[2]*(q[0]*q[2] + q[3]*q[1]);
 8015e62:	68fb      	ldr	r3, [r7, #12]
 8015e64:	3310      	adds	r3, #16
 8015e66:	ed93 7b00 	vldr	d7, [r3]
 8015e6a:	ee37 6b07 	vadd.f64	d6, d7, d7
 8015e6e:	68fb      	ldr	r3, [r7, #12]
 8015e70:	3310      	adds	r3, #16
 8015e72:	ed93 7b00 	vldr	d7, [r3]
 8015e76:	ee26 7b07 	vmul.f64	d7, d6, d7
 8015e7a:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8015e7e:	ee36 6b47 	vsub.f64	d6, d6, d7
 8015e82:	68fb      	ldr	r3, [r7, #12]
 8015e84:	3318      	adds	r3, #24
 8015e86:	ed93 7b00 	vldr	d7, [r3]
 8015e8a:	ee37 5b07 	vadd.f64	d5, d7, d7
 8015e8e:	68fb      	ldr	r3, [r7, #12]
 8015e90:	3318      	adds	r3, #24
 8015e92:	ed93 7b00 	vldr	d7, [r3]
 8015e96:	ee25 7b07 	vmul.f64	d7, d5, d7
 8015e9a:	ee36 6b47 	vsub.f64	d6, d6, d7
 8015e9e:	68bb      	ldr	r3, [r7, #8]
 8015ea0:	ed93 7b00 	vldr	d7, [r3]
 8015ea4:	ee26 6b07 	vmul.f64	d6, d6, d7
 8015ea8:	68bb      	ldr	r3, [r7, #8]
 8015eaa:	3308      	adds	r3, #8
 8015eac:	ed93 7b00 	vldr	d7, [r3]
 8015eb0:	ee37 5b07 	vadd.f64	d5, d7, d7
 8015eb4:	68fb      	ldr	r3, [r7, #12]
 8015eb6:	3310      	adds	r3, #16
 8015eb8:	ed93 4b00 	vldr	d4, [r3]
 8015ebc:	68fb      	ldr	r3, [r7, #12]
 8015ebe:	3308      	adds	r3, #8
 8015ec0:	ed93 7b00 	vldr	d7, [r3]
 8015ec4:	ee24 4b07 	vmul.f64	d4, d4, d7
 8015ec8:	68fb      	ldr	r3, [r7, #12]
 8015eca:	ed93 3b00 	vldr	d3, [r3]
 8015ece:	68fb      	ldr	r3, [r7, #12]
 8015ed0:	3318      	adds	r3, #24
 8015ed2:	ed93 7b00 	vldr	d7, [r3]
 8015ed6:	ee23 7b07 	vmul.f64	d7, d3, d7
 8015eda:	ee34 7b47 	vsub.f64	d7, d4, d7
 8015ede:	ee25 7b07 	vmul.f64	d7, d5, d7
 8015ee2:	ee36 6b07 	vadd.f64	d6, d6, d7
 8015ee6:	68bb      	ldr	r3, [r7, #8]
 8015ee8:	3310      	adds	r3, #16
 8015eea:	ed93 7b00 	vldr	d7, [r3]
 8015eee:	ee37 5b07 	vadd.f64	d5, d7, d7
 8015ef2:	68fb      	ldr	r3, [r7, #12]
 8015ef4:	ed93 4b00 	vldr	d4, [r3]
 8015ef8:	68fb      	ldr	r3, [r7, #12]
 8015efa:	3310      	adds	r3, #16
 8015efc:	ed93 7b00 	vldr	d7, [r3]
 8015f00:	ee24 4b07 	vmul.f64	d4, d4, d7
 8015f04:	68fb      	ldr	r3, [r7, #12]
 8015f06:	3318      	adds	r3, #24
 8015f08:	ed93 3b00 	vldr	d3, [r3]
 8015f0c:	68fb      	ldr	r3, [r7, #12]
 8015f0e:	3308      	adds	r3, #8
 8015f10:	ed93 7b00 	vldr	d7, [r3]
 8015f14:	ee23 7b07 	vmul.f64	d7, d3, d7
 8015f18:	ee34 7b07 	vadd.f64	d7, d4, d7
 8015f1c:	ee25 7b07 	vmul.f64	d7, d5, d7
 8015f20:	ee36 7b07 	vadd.f64	d7, d6, d7
 8015f24:	ed87 7b08 	vstr	d7, [r7, #32]
    vqf_real_t y = 2*v[0]*(q[0]*q[3] + q[2]*q[1]) + v[1]*(1 - 2*q[1]*q[1] - 2*q[3]*q[3]) + 2*v[2]*(q[2]*q[3] - q[1]*q[0]);
 8015f28:	68bb      	ldr	r3, [r7, #8]
 8015f2a:	ed93 7b00 	vldr	d7, [r3]
 8015f2e:	ee37 6b07 	vadd.f64	d6, d7, d7
 8015f32:	68fb      	ldr	r3, [r7, #12]
 8015f34:	ed93 5b00 	vldr	d5, [r3]
 8015f38:	68fb      	ldr	r3, [r7, #12]
 8015f3a:	3318      	adds	r3, #24
 8015f3c:	ed93 7b00 	vldr	d7, [r3]
 8015f40:	ee25 5b07 	vmul.f64	d5, d5, d7
 8015f44:	68fb      	ldr	r3, [r7, #12]
 8015f46:	3310      	adds	r3, #16
 8015f48:	ed93 4b00 	vldr	d4, [r3]
 8015f4c:	68fb      	ldr	r3, [r7, #12]
 8015f4e:	3308      	adds	r3, #8
 8015f50:	ed93 7b00 	vldr	d7, [r3]
 8015f54:	ee24 7b07 	vmul.f64	d7, d4, d7
 8015f58:	ee35 7b07 	vadd.f64	d7, d5, d7
 8015f5c:	ee26 6b07 	vmul.f64	d6, d6, d7
 8015f60:	68bb      	ldr	r3, [r7, #8]
 8015f62:	3308      	adds	r3, #8
 8015f64:	ed93 5b00 	vldr	d5, [r3]
 8015f68:	68fb      	ldr	r3, [r7, #12]
 8015f6a:	3308      	adds	r3, #8
 8015f6c:	ed93 7b00 	vldr	d7, [r3]
 8015f70:	ee37 4b07 	vadd.f64	d4, d7, d7
 8015f74:	68fb      	ldr	r3, [r7, #12]
 8015f76:	3308      	adds	r3, #8
 8015f78:	ed93 7b00 	vldr	d7, [r3]
 8015f7c:	ee24 7b07 	vmul.f64	d7, d4, d7
 8015f80:	eeb7 4b00 	vmov.f64	d4, #112	@ 0x3f800000  1.0
 8015f84:	ee34 4b47 	vsub.f64	d4, d4, d7
 8015f88:	68fb      	ldr	r3, [r7, #12]
 8015f8a:	3318      	adds	r3, #24
 8015f8c:	ed93 7b00 	vldr	d7, [r3]
 8015f90:	ee37 3b07 	vadd.f64	d3, d7, d7
 8015f94:	68fb      	ldr	r3, [r7, #12]
 8015f96:	3318      	adds	r3, #24
 8015f98:	ed93 7b00 	vldr	d7, [r3]
 8015f9c:	ee23 7b07 	vmul.f64	d7, d3, d7
 8015fa0:	ee34 7b47 	vsub.f64	d7, d4, d7
 8015fa4:	ee25 7b07 	vmul.f64	d7, d5, d7
 8015fa8:	ee36 6b07 	vadd.f64	d6, d6, d7
 8015fac:	68bb      	ldr	r3, [r7, #8]
 8015fae:	3310      	adds	r3, #16
 8015fb0:	ed93 7b00 	vldr	d7, [r3]
 8015fb4:	ee37 5b07 	vadd.f64	d5, d7, d7
 8015fb8:	68fb      	ldr	r3, [r7, #12]
 8015fba:	3310      	adds	r3, #16
 8015fbc:	ed93 4b00 	vldr	d4, [r3]
 8015fc0:	68fb      	ldr	r3, [r7, #12]
 8015fc2:	3318      	adds	r3, #24
 8015fc4:	ed93 7b00 	vldr	d7, [r3]
 8015fc8:	ee24 4b07 	vmul.f64	d4, d4, d7
 8015fcc:	68fb      	ldr	r3, [r7, #12]
 8015fce:	3308      	adds	r3, #8
 8015fd0:	ed93 3b00 	vldr	d3, [r3]
 8015fd4:	68fb      	ldr	r3, [r7, #12]
 8015fd6:	ed93 7b00 	vldr	d7, [r3]
 8015fda:	ee23 7b07 	vmul.f64	d7, d3, d7
 8015fde:	ee34 7b47 	vsub.f64	d7, d4, d7
 8015fe2:	ee25 7b07 	vmul.f64	d7, d5, d7
 8015fe6:	ee36 7b07 	vadd.f64	d7, d6, d7
 8015fea:	ed87 7b06 	vstr	d7, [r7, #24]
    vqf_real_t z = 2*v[0]*(q[3]*q[1] - q[0]*q[2]) + 2*v[1]*(q[0]*q[1] + q[3]*q[2]) + v[2]*(1 - 2*q[1]*q[1] - 2*q[2]*q[2]);
 8015fee:	68bb      	ldr	r3, [r7, #8]
 8015ff0:	ed93 7b00 	vldr	d7, [r3]
 8015ff4:	ee37 6b07 	vadd.f64	d6, d7, d7
 8015ff8:	68fb      	ldr	r3, [r7, #12]
 8015ffa:	3318      	adds	r3, #24
 8015ffc:	ed93 5b00 	vldr	d5, [r3]
 8016000:	68fb      	ldr	r3, [r7, #12]
 8016002:	3308      	adds	r3, #8
 8016004:	ed93 7b00 	vldr	d7, [r3]
 8016008:	ee25 5b07 	vmul.f64	d5, d5, d7
 801600c:	68fb      	ldr	r3, [r7, #12]
 801600e:	ed93 4b00 	vldr	d4, [r3]
 8016012:	68fb      	ldr	r3, [r7, #12]
 8016014:	3310      	adds	r3, #16
 8016016:	ed93 7b00 	vldr	d7, [r3]
 801601a:	ee24 7b07 	vmul.f64	d7, d4, d7
 801601e:	ee35 7b47 	vsub.f64	d7, d5, d7
 8016022:	ee26 6b07 	vmul.f64	d6, d6, d7
 8016026:	68bb      	ldr	r3, [r7, #8]
 8016028:	3308      	adds	r3, #8
 801602a:	ed93 7b00 	vldr	d7, [r3]
 801602e:	ee37 5b07 	vadd.f64	d5, d7, d7
 8016032:	68fb      	ldr	r3, [r7, #12]
 8016034:	ed93 4b00 	vldr	d4, [r3]
 8016038:	68fb      	ldr	r3, [r7, #12]
 801603a:	3308      	adds	r3, #8
 801603c:	ed93 7b00 	vldr	d7, [r3]
 8016040:	ee24 4b07 	vmul.f64	d4, d4, d7
 8016044:	68fb      	ldr	r3, [r7, #12]
 8016046:	3318      	adds	r3, #24
 8016048:	ed93 3b00 	vldr	d3, [r3]
 801604c:	68fb      	ldr	r3, [r7, #12]
 801604e:	3310      	adds	r3, #16
 8016050:	ed93 7b00 	vldr	d7, [r3]
 8016054:	ee23 7b07 	vmul.f64	d7, d3, d7
 8016058:	ee34 7b07 	vadd.f64	d7, d4, d7
 801605c:	ee25 7b07 	vmul.f64	d7, d5, d7
 8016060:	ee36 6b07 	vadd.f64	d6, d6, d7
 8016064:	68bb      	ldr	r3, [r7, #8]
 8016066:	3310      	adds	r3, #16
 8016068:	ed93 5b00 	vldr	d5, [r3]
 801606c:	68fb      	ldr	r3, [r7, #12]
 801606e:	3308      	adds	r3, #8
 8016070:	ed93 7b00 	vldr	d7, [r3]
 8016074:	ee37 4b07 	vadd.f64	d4, d7, d7
 8016078:	68fb      	ldr	r3, [r7, #12]
 801607a:	3308      	adds	r3, #8
 801607c:	ed93 7b00 	vldr	d7, [r3]
 8016080:	ee24 7b07 	vmul.f64	d7, d4, d7
 8016084:	eeb7 4b00 	vmov.f64	d4, #112	@ 0x3f800000  1.0
 8016088:	ee34 4b47 	vsub.f64	d4, d4, d7
 801608c:	68fb      	ldr	r3, [r7, #12]
 801608e:	3310      	adds	r3, #16
 8016090:	ed93 7b00 	vldr	d7, [r3]
 8016094:	ee37 3b07 	vadd.f64	d3, d7, d7
 8016098:	68fb      	ldr	r3, [r7, #12]
 801609a:	3310      	adds	r3, #16
 801609c:	ed93 7b00 	vldr	d7, [r3]
 80160a0:	ee23 7b07 	vmul.f64	d7, d3, d7
 80160a4:	ee34 7b47 	vsub.f64	d7, d4, d7
 80160a8:	ee25 7b07 	vmul.f64	d7, d5, d7
 80160ac:	ee36 7b07 	vadd.f64	d7, d6, d7
 80160b0:	ed87 7b04 	vstr	d7, [r7, #16]
    out[0] = x; out[1] = y; out[2] = z;
 80160b4:	6879      	ldr	r1, [r7, #4]
 80160b6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80160ba:	e9c1 2300 	strd	r2, r3, [r1]
 80160be:	687b      	ldr	r3, [r7, #4]
 80160c0:	f103 0108 	add.w	r1, r3, #8
 80160c4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80160c8:	e9c1 2300 	strd	r2, r3, [r1]
 80160cc:	687b      	ldr	r3, [r7, #4]
 80160ce:	f103 0110 	add.w	r1, r3, #16
 80160d2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80160d6:	e9c1 2300 	strd	r2, r3, [r1]
}
 80160da:	bf00      	nop
 80160dc:	372c      	adds	r7, #44	@ 0x2c
 80160de:	46bd      	mov	sp, r7
 80160e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80160e4:	4770      	bx	lr

080160e6 <_ZN8BasicVQF4normEPKdj>:

vqf_real_t BasicVQF::norm(const vqf_real_t vec[], size_t N)
{
 80160e6:	b580      	push	{r7, lr}
 80160e8:	b086      	sub	sp, #24
 80160ea:	af00      	add	r7, sp, #0
 80160ec:	6078      	str	r0, [r7, #4]
 80160ee:	6039      	str	r1, [r7, #0]
    vqf_real_t s = 0;
 80160f0:	f04f 0200 	mov.w	r2, #0
 80160f4:	f04f 0300 	mov.w	r3, #0
 80160f8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    for(size_t i = 0; i < N; i++) {
 80160fc:	2300      	movs	r3, #0
 80160fe:	60fb      	str	r3, [r7, #12]
 8016100:	e016      	b.n	8016130 <_ZN8BasicVQF4normEPKdj+0x4a>
        s += vec[i]*vec[i];
 8016102:	68fb      	ldr	r3, [r7, #12]
 8016104:	00db      	lsls	r3, r3, #3
 8016106:	687a      	ldr	r2, [r7, #4]
 8016108:	4413      	add	r3, r2
 801610a:	ed93 6b00 	vldr	d6, [r3]
 801610e:	68fb      	ldr	r3, [r7, #12]
 8016110:	00db      	lsls	r3, r3, #3
 8016112:	687a      	ldr	r2, [r7, #4]
 8016114:	4413      	add	r3, r2
 8016116:	ed93 7b00 	vldr	d7, [r3]
 801611a:	ee26 7b07 	vmul.f64	d7, d6, d7
 801611e:	ed97 6b04 	vldr	d6, [r7, #16]
 8016122:	ee36 7b07 	vadd.f64	d7, d6, d7
 8016126:	ed87 7b04 	vstr	d7, [r7, #16]
    for(size_t i = 0; i < N; i++) {
 801612a:	68fb      	ldr	r3, [r7, #12]
 801612c:	3301      	adds	r3, #1
 801612e:	60fb      	str	r3, [r7, #12]
 8016130:	68fa      	ldr	r2, [r7, #12]
 8016132:	683b      	ldr	r3, [r7, #0]
 8016134:	429a      	cmp	r2, r3
 8016136:	d3e4      	bcc.n	8016102 <_ZN8BasicVQF4normEPKdj+0x1c>
    }
    return sqrt(s);
 8016138:	ed97 0b04 	vldr	d0, [r7, #16]
 801613c:	f005 f850 	bl	801b1e0 <sqrt>
 8016140:	eeb0 7b40 	vmov.f64	d7, d0
}
 8016144:	eeb0 0b47 	vmov.f64	d0, d7
 8016148:	3718      	adds	r7, #24
 801614a:	46bd      	mov	sp, r7
 801614c:	bd80      	pop	{r7, pc}

0801614e <_ZN8BasicVQF9normalizeEPdj>:

void BasicVQF::normalize(vqf_real_t vec[], size_t N)
{
 801614e:	b580      	push	{r7, lr}
 8016150:	b086      	sub	sp, #24
 8016152:	af00      	add	r7, sp, #0
 8016154:	6078      	str	r0, [r7, #4]
 8016156:	6039      	str	r1, [r7, #0]
    vqf_real_t n = norm(vec, N);
 8016158:	6839      	ldr	r1, [r7, #0]
 801615a:	6878      	ldr	r0, [r7, #4]
 801615c:	f7ff ffc3 	bl	80160e6 <_ZN8BasicVQF4normEPKdj>
 8016160:	ed87 0b02 	vstr	d0, [r7, #8]
    if (n < EPS) {
 8016164:	f7ff f920 	bl	80153a8 <_ZNSt14numeric_limitsIdE7epsilonEv>
 8016168:	eeb0 6b40 	vmov.f64	d6, d0
 801616c:	ed97 7b02 	vldr	d7, [r7, #8]
 8016170:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8016174:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016178:	bf4c      	ite	mi
 801617a:	2301      	movmi	r3, #1
 801617c:	2300      	movpl	r3, #0
 801617e:	b2db      	uxtb	r3, r3
 8016180:	2b00      	cmp	r3, #0
 8016182:	d11a      	bne.n	80161ba <_ZN8BasicVQF9normalizeEPdj+0x6c>
        return;
    }
    for(size_t i = 0; i < N; i++) {
 8016184:	2300      	movs	r3, #0
 8016186:	617b      	str	r3, [r7, #20]
 8016188:	e012      	b.n	80161b0 <_ZN8BasicVQF9normalizeEPdj+0x62>
        vec[i] /= n;
 801618a:	697b      	ldr	r3, [r7, #20]
 801618c:	00db      	lsls	r3, r3, #3
 801618e:	687a      	ldr	r2, [r7, #4]
 8016190:	4413      	add	r3, r2
 8016192:	ed93 5b00 	vldr	d5, [r3]
 8016196:	697b      	ldr	r3, [r7, #20]
 8016198:	00db      	lsls	r3, r3, #3
 801619a:	687a      	ldr	r2, [r7, #4]
 801619c:	4413      	add	r3, r2
 801619e:	ed97 6b02 	vldr	d6, [r7, #8]
 80161a2:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80161a6:	ed83 7b00 	vstr	d7, [r3]
    for(size_t i = 0; i < N; i++) {
 80161aa:	697b      	ldr	r3, [r7, #20]
 80161ac:	3301      	adds	r3, #1
 80161ae:	617b      	str	r3, [r7, #20]
 80161b0:	697a      	ldr	r2, [r7, #20]
 80161b2:	683b      	ldr	r3, [r7, #0]
 80161b4:	429a      	cmp	r2, r3
 80161b6:	d3e8      	bcc.n	801618a <_ZN8BasicVQF9normalizeEPdj+0x3c>
 80161b8:	e000      	b.n	80161bc <_ZN8BasicVQF9normalizeEPdj+0x6e>
        return;
 80161ba:	bf00      	nop
    }
}
 80161bc:	3718      	adds	r7, #24
 80161be:	46bd      	mov	sp, r7
 80161c0:	bd80      	pop	{r7, pc}
 80161c2:	0000      	movs	r0, r0
 80161c4:	0000      	movs	r0, r0
	...

080161c8 <_ZN8BasicVQF11gainFromTauEdd>:
        }
    }
}

vqf_real_t BasicVQF::gainFromTau(vqf_real_t tau, vqf_real_t Ts)
{
 80161c8:	b580      	push	{r7, lr}
 80161ca:	b084      	sub	sp, #16
 80161cc:	af00      	add	r7, sp, #0
 80161ce:	ed87 0b02 	vstr	d0, [r7, #8]
 80161d2:	ed87 1b00 	vstr	d1, [r7]
    assert(Ts > 0);
 80161d6:	ed97 7b00 	vldr	d7, [r7]
 80161da:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80161de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80161e2:	dc06      	bgt.n	80161f2 <_ZN8BasicVQF11gainFromTauEdd+0x2a>
 80161e4:	4b1a      	ldr	r3, [pc, #104]	@ (8016250 <_ZN8BasicVQF11gainFromTauEdd+0x88>)
 80161e6:	4a1b      	ldr	r2, [pc, #108]	@ (8016254 <_ZN8BasicVQF11gainFromTauEdd+0x8c>)
 80161e8:	f240 1151 	movw	r1, #337	@ 0x151
 80161ec:	481a      	ldr	r0, [pc, #104]	@ (8016258 <_ZN8BasicVQF11gainFromTauEdd+0x90>)
 80161ee:	f006 faf3 	bl	801c7d8 <__assert_func>
    if (tau < vqf_real_t(0.0)) {
 80161f2:	ed97 7b02 	vldr	d7, [r7, #8]
 80161f6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80161fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80161fe:	d502      	bpl.n	8016206 <_ZN8BasicVQF11gainFromTauEdd+0x3e>
        return 0; // k=0 for negative tau (disable update)
 8016200:	ed9f 7b11 	vldr	d7, [pc, #68]	@ 8016248 <_ZN8BasicVQF11gainFromTauEdd+0x80>
 8016204:	e01b      	b.n	801623e <_ZN8BasicVQF11gainFromTauEdd+0x76>
    } else if (tau == vqf_real_t(0.0)) {
 8016206:	ed97 7b02 	vldr	d7, [r7, #8]
 801620a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801620e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016212:	d102      	bne.n	801621a <_ZN8BasicVQF11gainFromTauEdd+0x52>
        return 1; // k=1 for tau=0
 8016214:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
 8016218:	e011      	b.n	801623e <_ZN8BasicVQF11gainFromTauEdd+0x76>
    } else {
        return 1 - exp(-Ts/tau);  // fc = 1/(2*pi*tau)
 801621a:	ed97 7b00 	vldr	d7, [r7]
 801621e:	eeb1 6b47 	vneg.f64	d6, d7
 8016222:	ed97 7b02 	vldr	d7, [r7, #8]
 8016226:	ee86 5b07 	vdiv.f64	d5, d6, d7
 801622a:	eeb0 0b45 	vmov.f64	d0, d5
 801622e:	f004 fdd3 	bl	801add8 <exp>
 8016232:	eeb0 7b40 	vmov.f64	d7, d0
 8016236:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 801623a:	ee36 7b47 	vsub.f64	d7, d6, d7
    }
}
 801623e:	eeb0 0b47 	vmov.f64	d0, d7
 8016242:	3710      	adds	r7, #16
 8016244:	46bd      	mov	sp, r7
 8016246:	bd80      	pop	{r7, pc}
	...
 8016250:	0801dd40 	.word	0x0801dd40
 8016254:	0801dd48 	.word	0x0801dd48
 8016258:	0801dd88 	.word	0x0801dd88

0801625c <_ZSt4sqrtIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>:
    sqrt(_Tp __x)
 801625c:	b580      	push	{r7, lr}
 801625e:	b082      	sub	sp, #8
 8016260:	af00      	add	r7, sp, #0
 8016262:	6078      	str	r0, [r7, #4]
    { return __builtin_sqrt(__x); }
 8016264:	687b      	ldr	r3, [r7, #4]
 8016266:	ee07 3a90 	vmov	s15, r3
 801626a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801626e:	eeb0 0b47 	vmov.f64	d0, d7
 8016272:	f004 ffb5 	bl	801b1e0 <sqrt>
 8016276:	eeb0 7b40 	vmov.f64	d7, d0
 801627a:	eeb0 0b47 	vmov.f64	d0, d7
 801627e:	3708      	adds	r7, #8
 8016280:	46bd      	mov	sp, r7
 8016282:	bd80      	pop	{r7, pc}
 8016284:	0000      	movs	r0, r0
	...

08016288 <_ZN8BasicVQF12filterCoeffsEddPdS0_>:

void BasicVQF::filterCoeffs(vqf_real_t tau, vqf_real_t Ts, double outB[], double outA[])
{
 8016288:	b580      	push	{r7, lr}
 801628a:	ed2d 8b02 	vpush	{d8}
 801628e:	b08e      	sub	sp, #56	@ 0x38
 8016290:	af00      	add	r7, sp, #0
 8016292:	ed87 0b04 	vstr	d0, [r7, #16]
 8016296:	ed87 1b02 	vstr	d1, [r7, #8]
 801629a:	6078      	str	r0, [r7, #4]
 801629c:	6039      	str	r1, [r7, #0]
    assert(tau > 0);
 801629e:	ed97 7b04 	vldr	d7, [r7, #16]
 80162a2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80162a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80162aa:	dc06      	bgt.n	80162ba <_ZN8BasicVQF12filterCoeffsEddPdS0_+0x32>
 80162ac:	4b4c      	ldr	r3, [pc, #304]	@ (80163e0 <_ZN8BasicVQF12filterCoeffsEddPdS0_+0x158>)
 80162ae:	4a4d      	ldr	r2, [pc, #308]	@ (80163e4 <_ZN8BasicVQF12filterCoeffsEddPdS0_+0x15c>)
 80162b0:	f240 115d 	movw	r1, #349	@ 0x15d
 80162b4:	484c      	ldr	r0, [pc, #304]	@ (80163e8 <_ZN8BasicVQF12filterCoeffsEddPdS0_+0x160>)
 80162b6:	f006 fa8f 	bl	801c7d8 <__assert_func>
    assert(Ts > 0);
 80162ba:	ed97 7b02 	vldr	d7, [r7, #8]
 80162be:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80162c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80162c6:	dc06      	bgt.n	80162d6 <_ZN8BasicVQF12filterCoeffsEddPdS0_+0x4e>
 80162c8:	4b48      	ldr	r3, [pc, #288]	@ (80163ec <_ZN8BasicVQF12filterCoeffsEddPdS0_+0x164>)
 80162ca:	4a46      	ldr	r2, [pc, #280]	@ (80163e4 <_ZN8BasicVQF12filterCoeffsEddPdS0_+0x15c>)
 80162cc:	f44f 71af 	mov.w	r1, #350	@ 0x15e
 80162d0:	4845      	ldr	r0, [pc, #276]	@ (80163e8 <_ZN8BasicVQF12filterCoeffsEddPdS0_+0x160>)
 80162d2:	f006 fa81 	bl	801c7d8 <__assert_func>
    // second order Butterworth filter based on https://stackoverflow.com/a/52764064
    double fc = (M_SQRT2 / (2.0*M_PI))/double(tau); // time constant of dampened, non-oscillating part of step response
 80162d6:	ed9f 5b3e 	vldr	d5, [pc, #248]	@ 80163d0 <_ZN8BasicVQF12filterCoeffsEddPdS0_+0x148>
 80162da:	ed97 6b04 	vldr	d6, [r7, #16]
 80162de:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80162e2:	ed87 7b0c 	vstr	d7, [r7, #48]	@ 0x30
    double C = tan(M_PI*fc*double(Ts));
 80162e6:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 80162ea:	ed9f 6b3b 	vldr	d6, [pc, #236]	@ 80163d8 <_ZN8BasicVQF12filterCoeffsEddPdS0_+0x150>
 80162ee:	ee27 6b06 	vmul.f64	d6, d7, d6
 80162f2:	ed97 7b02 	vldr	d7, [r7, #8]
 80162f6:	ee26 7b07 	vmul.f64	d7, d6, d7
 80162fa:	eeb0 0b47 	vmov.f64	d0, d7
 80162fe:	f005 f94b 	bl	801b598 <tan>
 8016302:	ed87 0b0a 	vstr	d0, [r7, #40]	@ 0x28
    double D = C*C + sqrt(2)*C + 1;
 8016306:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 801630a:	ee27 8b07 	vmul.f64	d8, d7, d7
 801630e:	2002      	movs	r0, #2
 8016310:	f7ff ffa4 	bl	801625c <_ZSt4sqrtIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8016314:	eeb0 6b40 	vmov.f64	d6, d0
 8016318:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 801631c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8016320:	ee38 7b07 	vadd.f64	d7, d8, d7
 8016324:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8016328:	ee37 7b06 	vadd.f64	d7, d7, d6
 801632c:	ed87 7b08 	vstr	d7, [r7, #32]
    double b0 = C*C/D;
 8016330:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 8016334:	ee27 5b07 	vmul.f64	d5, d7, d7
 8016338:	ed97 6b08 	vldr	d6, [r7, #32]
 801633c:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8016340:	ed87 7b06 	vstr	d7, [r7, #24]
    outB[0] = b0;
 8016344:	6879      	ldr	r1, [r7, #4]
 8016346:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 801634a:	e9c1 2300 	strd	r2, r3, [r1]
    outB[1] = 2*b0;
 801634e:	687b      	ldr	r3, [r7, #4]
 8016350:	3308      	adds	r3, #8
 8016352:	ed97 7b06 	vldr	d7, [r7, #24]
 8016356:	ee37 7b07 	vadd.f64	d7, d7, d7
 801635a:	ed83 7b00 	vstr	d7, [r3]
    outB[2] = b0;
 801635e:	687b      	ldr	r3, [r7, #4]
 8016360:	f103 0110 	add.w	r1, r3, #16
 8016364:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8016368:	e9c1 2300 	strd	r2, r3, [r1]
    // a0 = 1.0
    outA[0] = 2*(C*C-1)/D; // a1
 801636c:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 8016370:	ee27 7b07 	vmul.f64	d7, d7, d7
 8016374:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8016378:	ee37 7b46 	vsub.f64	d7, d7, d6
 801637c:	ee37 5b07 	vadd.f64	d5, d7, d7
 8016380:	ed97 6b08 	vldr	d6, [r7, #32]
 8016384:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8016388:	683b      	ldr	r3, [r7, #0]
 801638a:	ed83 7b00 	vstr	d7, [r3]
    outA[1] = (1-sqrt(2)*C+C*C)/D; // a2
 801638e:	2002      	movs	r0, #2
 8016390:	f7ff ff64 	bl	801625c <_ZSt4sqrtIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8016394:	eeb0 6b40 	vmov.f64	d6, d0
 8016398:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 801639c:	ee26 7b07 	vmul.f64	d7, d6, d7
 80163a0:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 80163a4:	ee36 6b47 	vsub.f64	d6, d6, d7
 80163a8:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 80163ac:	ee27 7b07 	vmul.f64	d7, d7, d7
 80163b0:	ee36 5b07 	vadd.f64	d5, d6, d7
 80163b4:	683b      	ldr	r3, [r7, #0]
 80163b6:	3308      	adds	r3, #8
 80163b8:	ed97 6b08 	vldr	d6, [r7, #32]
 80163bc:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80163c0:	ed83 7b00 	vstr	d7, [r3]
}
 80163c4:	bf00      	nop
 80163c6:	3738      	adds	r7, #56	@ 0x38
 80163c8:	46bd      	mov	sp, r7
 80163ca:	ecbd 8b02 	vpop	{d8}
 80163ce:	bd80      	pop	{r7, pc}
 80163d0:	29be6622 	.word	0x29be6622
 80163d4:	3fcccf64 	.word	0x3fcccf64
 80163d8:	54442d18 	.word	0x54442d18
 80163dc:	400921fb 	.word	0x400921fb
 80163e0:	0801ddac 	.word	0x0801ddac
 80163e4:	0801ddb4 	.word	0x0801ddb4
 80163e8:	0801dd88 	.word	0x0801dd88
 80163ec:	0801dd40 	.word	0x0801dd40

080163f0 <_ZN8BasicVQF18filterInitialStateEdPKdS1_Pd>:

void BasicVQF::filterInitialState(vqf_real_t x0, const double b[3], const double a[2], double out[])
{
 80163f0:	b480      	push	{r7}
 80163f2:	b087      	sub	sp, #28
 80163f4:	af00      	add	r7, sp, #0
 80163f6:	ed87 0b04 	vstr	d0, [r7, #16]
 80163fa:	60f8      	str	r0, [r7, #12]
 80163fc:	60b9      	str	r1, [r7, #8]
 80163fe:	607a      	str	r2, [r7, #4]
    // initial state for steady state (equivalent to scipy.signal.lfilter_zi, obtained by setting y=x=x0 in the filter
    // update equation)
    out[0] = x0*(1 - b[0]);
 8016400:	68fb      	ldr	r3, [r7, #12]
 8016402:	ed93 7b00 	vldr	d7, [r3]
 8016406:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 801640a:	ee36 6b47 	vsub.f64	d6, d6, d7
 801640e:	ed97 7b04 	vldr	d7, [r7, #16]
 8016412:	ee26 7b07 	vmul.f64	d7, d6, d7
 8016416:	687b      	ldr	r3, [r7, #4]
 8016418:	ed83 7b00 	vstr	d7, [r3]
    out[1] = x0*(b[2] - a[1]);
 801641c:	68fb      	ldr	r3, [r7, #12]
 801641e:	3310      	adds	r3, #16
 8016420:	ed93 6b00 	vldr	d6, [r3]
 8016424:	68bb      	ldr	r3, [r7, #8]
 8016426:	3308      	adds	r3, #8
 8016428:	ed93 7b00 	vldr	d7, [r3]
 801642c:	ee36 6b47 	vsub.f64	d6, d6, d7
 8016430:	687b      	ldr	r3, [r7, #4]
 8016432:	3308      	adds	r3, #8
 8016434:	ed97 7b04 	vldr	d7, [r7, #16]
 8016438:	ee26 7b07 	vmul.f64	d7, d6, d7
 801643c:	ed83 7b00 	vstr	d7, [r3]
}
 8016440:	bf00      	nop
 8016442:	371c      	adds	r7, #28
 8016444:	46bd      	mov	sp, r7
 8016446:	f85d 7b04 	ldr.w	r7, [sp], #4
 801644a:	4770      	bx	lr

0801644c <_ZN8BasicVQF30filterAdaptStateForCoeffChangeEPdjPKdS2_S2_S2_S0_>:

void BasicVQF::filterAdaptStateForCoeffChange(vqf_real_t last_y[], size_t N, const double b_old[],
                                              const double a_old[], const double b_new[],
                                              const double a_new[], double state[])
{
 801644c:	b580      	push	{r7, lr}
 801644e:	b086      	sub	sp, #24
 8016450:	af00      	add	r7, sp, #0
 8016452:	60f8      	str	r0, [r7, #12]
 8016454:	60b9      	str	r1, [r7, #8]
 8016456:	607a      	str	r2, [r7, #4]
 8016458:	603b      	str	r3, [r7, #0]
    if (isnan(state[0])) {
 801645a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801645c:	ed93 7b00 	vldr	d7, [r3]
 8016460:	eeb0 0b47 	vmov.f64	d0, d7
 8016464:	f7fe ffc0 	bl	80153e8 <_ZSt5isnand>
 8016468:	4603      	mov	r3, r0
 801646a:	2b00      	cmp	r3, #0
 801646c:	d154      	bne.n	8016518 <_ZN8BasicVQF30filterAdaptStateForCoeffChangeEPdjPKdS2_S2_S2_S0_+0xcc>
        return;
    }
    for (size_t i = 0; i < N; i++) {
 801646e:	2300      	movs	r3, #0
 8016470:	617b      	str	r3, [r7, #20]
 8016472:	e04c      	b.n	801650e <_ZN8BasicVQF30filterAdaptStateForCoeffChangeEPdjPKdS2_S2_S2_S0_+0xc2>
        state[0+2*i] = state[0+2*i] + (b_old[0] - b_new[0])*last_y[i];
 8016474:	697b      	ldr	r3, [r7, #20]
 8016476:	011b      	lsls	r3, r3, #4
 8016478:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801647a:	4413      	add	r3, r2
 801647c:	ed93 6b00 	vldr	d6, [r3]
 8016480:	687b      	ldr	r3, [r7, #4]
 8016482:	ed93 5b00 	vldr	d5, [r3]
 8016486:	6a3b      	ldr	r3, [r7, #32]
 8016488:	ed93 7b00 	vldr	d7, [r3]
 801648c:	ee35 5b47 	vsub.f64	d5, d5, d7
 8016490:	697b      	ldr	r3, [r7, #20]
 8016492:	00db      	lsls	r3, r3, #3
 8016494:	68fa      	ldr	r2, [r7, #12]
 8016496:	4413      	add	r3, r2
 8016498:	ed93 7b00 	vldr	d7, [r3]
 801649c:	ee25 7b07 	vmul.f64	d7, d5, d7
 80164a0:	697b      	ldr	r3, [r7, #20]
 80164a2:	011b      	lsls	r3, r3, #4
 80164a4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80164a6:	4413      	add	r3, r2
 80164a8:	ee36 7b07 	vadd.f64	d7, d6, d7
 80164ac:	ed83 7b00 	vstr	d7, [r3]
        state[1+2*i] = state[1+2*i] + (b_old[1] - b_new[1] - a_old[0] + a_new[0])*last_y[i];
 80164b0:	697b      	ldr	r3, [r7, #20]
 80164b2:	011b      	lsls	r3, r3, #4
 80164b4:	3308      	adds	r3, #8
 80164b6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80164b8:	4413      	add	r3, r2
 80164ba:	ed93 6b00 	vldr	d6, [r3]
 80164be:	687b      	ldr	r3, [r7, #4]
 80164c0:	3308      	adds	r3, #8
 80164c2:	ed93 5b00 	vldr	d5, [r3]
 80164c6:	6a3b      	ldr	r3, [r7, #32]
 80164c8:	3308      	adds	r3, #8
 80164ca:	ed93 7b00 	vldr	d7, [r3]
 80164ce:	ee35 5b47 	vsub.f64	d5, d5, d7
 80164d2:	683b      	ldr	r3, [r7, #0]
 80164d4:	ed93 7b00 	vldr	d7, [r3]
 80164d8:	ee35 5b47 	vsub.f64	d5, d5, d7
 80164dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80164de:	ed93 7b00 	vldr	d7, [r3]
 80164e2:	ee35 5b07 	vadd.f64	d5, d5, d7
 80164e6:	697b      	ldr	r3, [r7, #20]
 80164e8:	00db      	lsls	r3, r3, #3
 80164ea:	68fa      	ldr	r2, [r7, #12]
 80164ec:	4413      	add	r3, r2
 80164ee:	ed93 7b00 	vldr	d7, [r3]
 80164f2:	ee25 7b07 	vmul.f64	d7, d5, d7
 80164f6:	697b      	ldr	r3, [r7, #20]
 80164f8:	011b      	lsls	r3, r3, #4
 80164fa:	3308      	adds	r3, #8
 80164fc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80164fe:	4413      	add	r3, r2
 8016500:	ee36 7b07 	vadd.f64	d7, d6, d7
 8016504:	ed83 7b00 	vstr	d7, [r3]
    for (size_t i = 0; i < N; i++) {
 8016508:	697b      	ldr	r3, [r7, #20]
 801650a:	3301      	adds	r3, #1
 801650c:	617b      	str	r3, [r7, #20]
 801650e:	697a      	ldr	r2, [r7, #20]
 8016510:	68bb      	ldr	r3, [r7, #8]
 8016512:	429a      	cmp	r2, r3
 8016514:	d3ae      	bcc.n	8016474 <_ZN8BasicVQF30filterAdaptStateForCoeffChangeEPdjPKdS2_S2_S2_S0_+0x28>
 8016516:	e000      	b.n	801651a <_ZN8BasicVQF30filterAdaptStateForCoeffChangeEPdjPKdS2_S2_S2_S0_+0xce>
        return;
 8016518:	bf00      	nop
    }
}
 801651a:	3718      	adds	r7, #24
 801651c:	46bd      	mov	sp, r7
 801651e:	bd80      	pop	{r7, pc}

08016520 <_ZN8BasicVQF10filterStepEdPKdS1_Pd>:

vqf_real_t BasicVQF::filterStep(vqf_real_t x, const double b[3], const double a[2], double state[2])
{
 8016520:	b480      	push	{r7}
 8016522:	b089      	sub	sp, #36	@ 0x24
 8016524:	af00      	add	r7, sp, #0
 8016526:	ed87 0b04 	vstr	d0, [r7, #16]
 801652a:	60f8      	str	r0, [r7, #12]
 801652c:	60b9      	str	r1, [r7, #8]
 801652e:	607a      	str	r2, [r7, #4]
    // difference equations based on scipy.signal.lfilter documentation
    // assumes that a0 == 1.0
    double y = b[0]*x + state[0];
 8016530:	68fb      	ldr	r3, [r7, #12]
 8016532:	ed93 6b00 	vldr	d6, [r3]
 8016536:	ed97 7b04 	vldr	d7, [r7, #16]
 801653a:	ee26 6b07 	vmul.f64	d6, d6, d7
 801653e:	687b      	ldr	r3, [r7, #4]
 8016540:	ed93 7b00 	vldr	d7, [r3]
 8016544:	ee36 7b07 	vadd.f64	d7, d6, d7
 8016548:	ed87 7b06 	vstr	d7, [r7, #24]
    state[0] = b[1]*x - a[0]*y + state[1];
 801654c:	68fb      	ldr	r3, [r7, #12]
 801654e:	3308      	adds	r3, #8
 8016550:	ed93 6b00 	vldr	d6, [r3]
 8016554:	ed97 7b04 	vldr	d7, [r7, #16]
 8016558:	ee26 6b07 	vmul.f64	d6, d6, d7
 801655c:	68bb      	ldr	r3, [r7, #8]
 801655e:	ed93 5b00 	vldr	d5, [r3]
 8016562:	ed97 7b06 	vldr	d7, [r7, #24]
 8016566:	ee25 7b07 	vmul.f64	d7, d5, d7
 801656a:	ee36 6b47 	vsub.f64	d6, d6, d7
 801656e:	687b      	ldr	r3, [r7, #4]
 8016570:	3308      	adds	r3, #8
 8016572:	ed93 7b00 	vldr	d7, [r3]
 8016576:	ee36 7b07 	vadd.f64	d7, d6, d7
 801657a:	687b      	ldr	r3, [r7, #4]
 801657c:	ed83 7b00 	vstr	d7, [r3]
    state[1] = b[2]*x - a[1]*y;
 8016580:	68fb      	ldr	r3, [r7, #12]
 8016582:	3310      	adds	r3, #16
 8016584:	ed93 6b00 	vldr	d6, [r3]
 8016588:	ed97 7b04 	vldr	d7, [r7, #16]
 801658c:	ee26 6b07 	vmul.f64	d6, d6, d7
 8016590:	68bb      	ldr	r3, [r7, #8]
 8016592:	3308      	adds	r3, #8
 8016594:	ed93 5b00 	vldr	d5, [r3]
 8016598:	ed97 7b06 	vldr	d7, [r7, #24]
 801659c:	ee25 7b07 	vmul.f64	d7, d5, d7
 80165a0:	687b      	ldr	r3, [r7, #4]
 80165a2:	3308      	adds	r3, #8
 80165a4:	ee36 7b47 	vsub.f64	d7, d6, d7
 80165a8:	ed83 7b00 	vstr	d7, [r3]
    return y;
 80165ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80165b0:	ec43 2b17 	vmov	d7, r2, r3
}
 80165b4:	eeb0 0b47 	vmov.f64	d0, d7
 80165b8:	3724      	adds	r7, #36	@ 0x24
 80165ba:	46bd      	mov	sp, r7
 80165bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80165c0:	4770      	bx	lr
	...

080165c4 <_ZN8BasicVQF9filterVecEPKdjddS1_S1_PdS2_>:

void BasicVQF::filterVec(const vqf_real_t x[], size_t N, vqf_real_t tau, vqf_real_t Ts, const double b[3],
                         const double a[2], double state[], vqf_real_t out[])
{
 80165c4:	b590      	push	{r4, r7, lr}
 80165c6:	b08d      	sub	sp, #52	@ 0x34
 80165c8:	af00      	add	r7, sp, #0
 80165ca:	61f8      	str	r0, [r7, #28]
 80165cc:	61b9      	str	r1, [r7, #24]
 80165ce:	ed87 0b04 	vstr	d0, [r7, #16]
 80165d2:	ed87 1b02 	vstr	d1, [r7, #8]
 80165d6:	607a      	str	r2, [r7, #4]
 80165d8:	603b      	str	r3, [r7, #0]
    assert(N>=2);
 80165da:	69bb      	ldr	r3, [r7, #24]
 80165dc:	2b01      	cmp	r3, #1
 80165de:	d806      	bhi.n	80165ee <_ZN8BasicVQF9filterVecEPKdjddS1_S1_PdS2_+0x2a>
 80165e0:	4b64      	ldr	r3, [pc, #400]	@ (8016774 <_ZN8BasicVQF9filterVecEPKdjddS1_S1_PdS2_+0x1b0>)
 80165e2:	4a65      	ldr	r2, [pc, #404]	@ (8016778 <_ZN8BasicVQF9filterVecEPKdjddS1_S1_PdS2_+0x1b4>)
 80165e4:	f44f 71c7 	mov.w	r1, #398	@ 0x18e
 80165e8:	4864      	ldr	r0, [pc, #400]	@ (801677c <_ZN8BasicVQF9filterVecEPKdjddS1_S1_PdS2_+0x1b8>)
 80165ea:	f006 f8f5 	bl	801c7d8 <__assert_func>

    // to avoid depending on a single sample, average the first samples (for duration tau)
    // and then use this average to calculate the filter initial state
    if (isnan(state[0])) { // initialization phase
 80165ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80165f0:	ed93 7b00 	vldr	d7, [r3]
 80165f4:	eeb0 0b47 	vmov.f64	d0, d7
 80165f8:	f7fe fef6 	bl	80153e8 <_ZSt5isnand>
 80165fc:	4603      	mov	r3, r0
 80165fe:	2b00      	cmp	r3, #0
 8016600:	f000 8092 	beq.w	8016728 <_ZN8BasicVQF9filterVecEPKdjddS1_S1_PdS2_+0x164>
        if (isnan(state[1])) { // first sample
 8016604:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8016606:	3308      	adds	r3, #8
 8016608:	ed93 7b00 	vldr	d7, [r3]
 801660c:	eeb0 0b47 	vmov.f64	d0, d7
 8016610:	f7fe feea 	bl	80153e8 <_ZSt5isnand>
 8016614:	4603      	mov	r3, r0
 8016616:	2b00      	cmp	r3, #0
 8016618:	d01d      	beq.n	8016656 <_ZN8BasicVQF9filterVecEPKdjddS1_S1_PdS2_+0x92>
            state[1] = 0; // state[1] is used to store the sample count
 801661a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801661c:	f103 0108 	add.w	r1, r3, #8
 8016620:	f04f 0200 	mov.w	r2, #0
 8016624:	f04f 0300 	mov.w	r3, #0
 8016628:	e9c1 2300 	strd	r2, r3, [r1]
            for(size_t i = 0; i < N; i++) {
 801662c:	2300      	movs	r3, #0
 801662e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8016630:	e00d      	b.n	801664e <_ZN8BasicVQF9filterVecEPKdjddS1_S1_PdS2_+0x8a>
                state[2+i] = 0; // state[2+i] is used to store the sum
 8016632:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016634:	3302      	adds	r3, #2
 8016636:	00db      	lsls	r3, r3, #3
 8016638:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801663a:	18d1      	adds	r1, r2, r3
 801663c:	f04f 0200 	mov.w	r2, #0
 8016640:	f04f 0300 	mov.w	r3, #0
 8016644:	e9c1 2300 	strd	r2, r3, [r1]
            for(size_t i = 0; i < N; i++) {
 8016648:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801664a:	3301      	adds	r3, #1
 801664c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801664e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8016650:	69bb      	ldr	r3, [r7, #24]
 8016652:	429a      	cmp	r2, r3
 8016654:	d3ed      	bcc.n	8016632 <_ZN8BasicVQF9filterVecEPKdjddS1_S1_PdS2_+0x6e>
            }
        }
        state[1]++;
 8016656:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8016658:	3308      	adds	r3, #8
 801665a:	ed93 7b00 	vldr	d7, [r3]
 801665e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8016662:	ee37 7b06 	vadd.f64	d7, d7, d6
 8016666:	ed83 7b00 	vstr	d7, [r3]
        for (size_t i = 0; i < N; i++) {
 801666a:	2300      	movs	r3, #0
 801666c:	62bb      	str	r3, [r7, #40]	@ 0x28
 801666e:	e02b      	b.n	80166c8 <_ZN8BasicVQF9filterVecEPKdjddS1_S1_PdS2_+0x104>
            state[2+i] += x[i];
 8016670:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016672:	3302      	adds	r3, #2
 8016674:	00db      	lsls	r3, r3, #3
 8016676:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8016678:	4413      	add	r3, r2
 801667a:	ed93 6b00 	vldr	d6, [r3]
 801667e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016680:	00db      	lsls	r3, r3, #3
 8016682:	69fa      	ldr	r2, [r7, #28]
 8016684:	4413      	add	r3, r2
 8016686:	ed93 7b00 	vldr	d7, [r3]
 801668a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801668c:	3302      	adds	r3, #2
 801668e:	00db      	lsls	r3, r3, #3
 8016690:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8016692:	4413      	add	r3, r2
 8016694:	ee36 7b07 	vadd.f64	d7, d6, d7
 8016698:	ed83 7b00 	vstr	d7, [r3]
            out[i] = state[2+i]/state[1];
 801669c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801669e:	3302      	adds	r3, #2
 80166a0:	00db      	lsls	r3, r3, #3
 80166a2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80166a4:	4413      	add	r3, r2
 80166a6:	ed93 5b00 	vldr	d5, [r3]
 80166aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80166ac:	3308      	adds	r3, #8
 80166ae:	ed93 6b00 	vldr	d6, [r3]
 80166b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80166b4:	00db      	lsls	r3, r3, #3
 80166b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80166b8:	4413      	add	r3, r2
 80166ba:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80166be:	ed83 7b00 	vstr	d7, [r3]
        for (size_t i = 0; i < N; i++) {
 80166c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80166c4:	3301      	adds	r3, #1
 80166c6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80166c8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80166ca:	69bb      	ldr	r3, [r7, #24]
 80166cc:	429a      	cmp	r2, r3
 80166ce:	d3cf      	bcc.n	8016670 <_ZN8BasicVQF9filterVecEPKdjddS1_S1_PdS2_+0xac>
        }
        if (state[1]*Ts >= tau) {
 80166d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80166d2:	3308      	adds	r3, #8
 80166d4:	ed93 6b00 	vldr	d6, [r3]
 80166d8:	ed97 7b02 	vldr	d7, [r7, #8]
 80166dc:	ee26 7b07 	vmul.f64	d7, d6, d7
 80166e0:	ed97 6b04 	vldr	d6, [r7, #16]
 80166e4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80166e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80166ec:	d900      	bls.n	80166f0 <_ZN8BasicVQF9filterVecEPKdjddS1_S1_PdS2_+0x12c>
            for(size_t i = 0; i < N; i++) {
               filterInitialState(out[i], b, a, state+2*i);
            }
        }
        return;
 80166ee:	e03e      	b.n	801676e <_ZN8BasicVQF9filterVecEPKdjddS1_S1_PdS2_+0x1aa>
            for(size_t i = 0; i < N; i++) {
 80166f0:	2300      	movs	r3, #0
 80166f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80166f4:	e013      	b.n	801671e <_ZN8BasicVQF9filterVecEPKdjddS1_S1_PdS2_+0x15a>
               filterInitialState(out[i], b, a, state+2*i);
 80166f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80166f8:	00db      	lsls	r3, r3, #3
 80166fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80166fc:	4413      	add	r3, r2
 80166fe:	ed93 7b00 	vldr	d7, [r3]
 8016702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016704:	011b      	lsls	r3, r3, #4
 8016706:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8016708:	4413      	add	r3, r2
 801670a:	461a      	mov	r2, r3
 801670c:	6839      	ldr	r1, [r7, #0]
 801670e:	6878      	ldr	r0, [r7, #4]
 8016710:	eeb0 0b47 	vmov.f64	d0, d7
 8016714:	f7ff fe6c 	bl	80163f0 <_ZN8BasicVQF18filterInitialStateEdPKdS1_Pd>
            for(size_t i = 0; i < N; i++) {
 8016718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801671a:	3301      	adds	r3, #1
 801671c:	627b      	str	r3, [r7, #36]	@ 0x24
 801671e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016720:	69bb      	ldr	r3, [r7, #24]
 8016722:	429a      	cmp	r2, r3
 8016724:	d3e7      	bcc.n	80166f6 <_ZN8BasicVQF9filterVecEPKdjddS1_S1_PdS2_+0x132>
        return;
 8016726:	e022      	b.n	801676e <_ZN8BasicVQF9filterVecEPKdjddS1_S1_PdS2_+0x1aa>
    }

    for (size_t i = 0; i < N; i++) {
 8016728:	2300      	movs	r3, #0
 801672a:	623b      	str	r3, [r7, #32]
 801672c:	e01b      	b.n	8016766 <_ZN8BasicVQF9filterVecEPKdjddS1_S1_PdS2_+0x1a2>
        out[i] = filterStep(x[i], b, a, state+2*i);
 801672e:	6a3b      	ldr	r3, [r7, #32]
 8016730:	00db      	lsls	r3, r3, #3
 8016732:	69fa      	ldr	r2, [r7, #28]
 8016734:	4413      	add	r3, r2
 8016736:	ed93 7b00 	vldr	d7, [r3]
 801673a:	6a3b      	ldr	r3, [r7, #32]
 801673c:	011b      	lsls	r3, r3, #4
 801673e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8016740:	18d1      	adds	r1, r2, r3
 8016742:	6a3b      	ldr	r3, [r7, #32]
 8016744:	00db      	lsls	r3, r3, #3
 8016746:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8016748:	18d4      	adds	r4, r2, r3
 801674a:	460a      	mov	r2, r1
 801674c:	6839      	ldr	r1, [r7, #0]
 801674e:	6878      	ldr	r0, [r7, #4]
 8016750:	eeb0 0b47 	vmov.f64	d0, d7
 8016754:	f7ff fee4 	bl	8016520 <_ZN8BasicVQF10filterStepEdPKdS1_Pd>
 8016758:	eeb0 7b40 	vmov.f64	d7, d0
 801675c:	ed84 7b00 	vstr	d7, [r4]
    for (size_t i = 0; i < N; i++) {
 8016760:	6a3b      	ldr	r3, [r7, #32]
 8016762:	3301      	adds	r3, #1
 8016764:	623b      	str	r3, [r7, #32]
 8016766:	6a3a      	ldr	r2, [r7, #32]
 8016768:	69bb      	ldr	r3, [r7, #24]
 801676a:	429a      	cmp	r2, r3
 801676c:	d3df      	bcc.n	801672e <_ZN8BasicVQF9filterVecEPKdjddS1_S1_PdS2_+0x16a>
    }
}
 801676e:	3734      	adds	r7, #52	@ 0x34
 8016770:	46bd      	mov	sp, r7
 8016772:	bd90      	pop	{r4, r7, pc}
 8016774:	0801de04 	.word	0x0801de04
 8016778:	0801de0c 	.word	0x0801de0c
 801677c:	0801dd88 	.word	0x0801dd88

08016780 <_ZN8BasicVQF5setupEv>:

void BasicVQF::setup()
{
 8016780:	b580      	push	{r7, lr}
 8016782:	b082      	sub	sp, #8
 8016784:	af00      	add	r7, sp, #0
 8016786:	6078      	str	r0, [r7, #4]
    assert(coeffs.gyrTs > 0);
 8016788:	687b      	ldr	r3, [r7, #4]
 801678a:	ed93 7b2a 	vldr	d7, [r3, #168]	@ 0xa8
 801678e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8016792:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016796:	dc06      	bgt.n	80167a6 <_ZN8BasicVQF5setupEv+0x26>
 8016798:	4b27      	ldr	r3, [pc, #156]	@ (8016838 <_ZN8BasicVQF5setupEv+0xb8>)
 801679a:	4a28      	ldr	r2, [pc, #160]	@ (801683c <_ZN8BasicVQF5setupEv+0xbc>)
 801679c:	f240 11ad 	movw	r1, #429	@ 0x1ad
 80167a0:	4827      	ldr	r0, [pc, #156]	@ (8016840 <_ZN8BasicVQF5setupEv+0xc0>)
 80167a2:	f006 f819 	bl	801c7d8 <__assert_func>
    assert(coeffs.accTs > 0);
 80167a6:	687b      	ldr	r3, [r7, #4]
 80167a8:	ed93 7b2c 	vldr	d7, [r3, #176]	@ 0xb0
 80167ac:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80167b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80167b4:	dc06      	bgt.n	80167c4 <_ZN8BasicVQF5setupEv+0x44>
 80167b6:	4b23      	ldr	r3, [pc, #140]	@ (8016844 <_ZN8BasicVQF5setupEv+0xc4>)
 80167b8:	4a20      	ldr	r2, [pc, #128]	@ (801683c <_ZN8BasicVQF5setupEv+0xbc>)
 80167ba:	f44f 71d7 	mov.w	r1, #430	@ 0x1ae
 80167be:	4820      	ldr	r0, [pc, #128]	@ (8016840 <_ZN8BasicVQF5setupEv+0xc0>)
 80167c0:	f006 f80a 	bl	801c7d8 <__assert_func>
    assert(coeffs.magTs > 0);
 80167c4:	687b      	ldr	r3, [r7, #4]
 80167c6:	ed93 7b2e 	vldr	d7, [r3, #184]	@ 0xb8
 80167ca:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80167ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80167d2:	dc06      	bgt.n	80167e2 <_ZN8BasicVQF5setupEv+0x62>
 80167d4:	4b1c      	ldr	r3, [pc, #112]	@ (8016848 <_ZN8BasicVQF5setupEv+0xc8>)
 80167d6:	4a19      	ldr	r2, [pc, #100]	@ (801683c <_ZN8BasicVQF5setupEv+0xbc>)
 80167d8:	f240 11af 	movw	r1, #431	@ 0x1af
 80167dc:	4818      	ldr	r0, [pc, #96]	@ (8016840 <_ZN8BasicVQF5setupEv+0xc0>)
 80167de:	f005 fffb 	bl	801c7d8 <__assert_func>

    filterCoeffs(params.tauAcc, coeffs.accTs, coeffs.accLpB, coeffs.accLpA);
 80167e2:	687b      	ldr	r3, [r7, #4]
 80167e4:	ed93 7b00 	vldr	d7, [r3]
 80167e8:	687b      	ldr	r3, [r7, #4]
 80167ea:	ed93 6b2c 	vldr	d6, [r3, #176]	@ 0xb0
 80167ee:	687b      	ldr	r3, [r7, #4]
 80167f0:	f103 02c0 	add.w	r2, r3, #192	@ 0xc0
 80167f4:	687b      	ldr	r3, [r7, #4]
 80167f6:	33d8      	adds	r3, #216	@ 0xd8
 80167f8:	4619      	mov	r1, r3
 80167fa:	4610      	mov	r0, r2
 80167fc:	eeb0 1b46 	vmov.f64	d1, d6
 8016800:	eeb0 0b47 	vmov.f64	d0, d7
 8016804:	f7ff fd40 	bl	8016288 <_ZN8BasicVQF12filterCoeffsEddPdS0_>

    coeffs.kMag = gainFromTau(params.tauMag, coeffs.magTs);
 8016808:	687b      	ldr	r3, [r7, #4]
 801680a:	ed93 7b02 	vldr	d7, [r3, #8]
 801680e:	687b      	ldr	r3, [r7, #4]
 8016810:	ed93 6b2e 	vldr	d6, [r3, #184]	@ 0xb8
 8016814:	eeb0 1b46 	vmov.f64	d1, d6
 8016818:	eeb0 0b47 	vmov.f64	d0, d7
 801681c:	f7ff fcd4 	bl	80161c8 <_ZN8BasicVQF11gainFromTauEdd>
 8016820:	eeb0 7b40 	vmov.f64	d7, d0
 8016824:	687b      	ldr	r3, [r7, #4]
 8016826:	ed83 7b3a 	vstr	d7, [r3, #232]	@ 0xe8

    resetState();
 801682a:	6878      	ldr	r0, [r7, #4]
 801682c:	f7ff f93a 	bl	8015aa4 <_ZN8BasicVQF10resetStateEv>
}
 8016830:	bf00      	nop
 8016832:	3708      	adds	r7, #8
 8016834:	46bd      	mov	sp, r7
 8016836:	bd80      	pop	{r7, pc}
 8016838:	0801de94 	.word	0x0801de94
 801683c:	0801dea8 	.word	0x0801dea8
 8016840:	0801dd88 	.word	0x0801dd88
 8016844:	0801dec0 	.word	0x0801dec0
 8016848:	0801ded4 	.word	0x0801ded4

0801684c <_ZSt4copyIPdS0_ET0_T_S2_S1_>:
   *  within [first,last).
  */
  template<typename _II, typename _OI>
    _GLIBCXX20_CONSTEXPR
    inline _OI
    copy(_II __first, _II __last, _OI __result)
 801684c:	b590      	push	{r4, r7, lr}
 801684e:	b085      	sub	sp, #20
 8016850:	af00      	add	r7, sp, #0
 8016852:	60f8      	str	r0, [r7, #12]
 8016854:	60b9      	str	r1, [r7, #8]
 8016856:	607a      	str	r2, [r7, #4]
      __glibcxx_function_requires(_OutputIteratorConcept<_OI,
	    typename iterator_traits<_II>::reference>)
      __glibcxx_requires_can_increment_range(__first, __last, __result);

      return std::__copy_move_a<__is_move_iterator<_II>::__value>
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 8016858:	68f8      	ldr	r0, [r7, #12]
 801685a:	f000 f82d 	bl	80168b8 <_ZSt12__miter_baseIPdET_S1_>
 801685e:	4604      	mov	r4, r0
 8016860:	68b8      	ldr	r0, [r7, #8]
 8016862:	f000 f829 	bl	80168b8 <_ZSt12__miter_baseIPdET_S1_>
 8016866:	4603      	mov	r3, r0
 8016868:	687a      	ldr	r2, [r7, #4]
 801686a:	4619      	mov	r1, r3
 801686c:	4620      	mov	r0, r4
 801686e:	f000 f82e 	bl	80168ce <_ZSt13__copy_move_aILb0EPdS0_ET1_T0_S2_S1_>
 8016872:	4603      	mov	r3, r0
    }
 8016874:	4618      	mov	r0, r3
 8016876:	3714      	adds	r7, #20
 8016878:	46bd      	mov	sp, r7
 801687a:	bd90      	pop	{r4, r7, pc}

0801687c <_ZSt4fillIPdiEvT_S1_RKT0_>:
   *  to @c memset or @c wmemset.
  */
  template<typename _ForwardIterator, typename _Tp>
    _GLIBCXX20_CONSTEXPR
    inline void
    fill(_ForwardIterator __first, _ForwardIterator __last, const _Tp& __value)
 801687c:	b580      	push	{r7, lr}
 801687e:	b084      	sub	sp, #16
 8016880:	af00      	add	r7, sp, #0
 8016882:	60f8      	str	r0, [r7, #12]
 8016884:	60b9      	str	r1, [r7, #8]
 8016886:	607a      	str	r2, [r7, #4]
      // concept requirements
      __glibcxx_function_requires(_Mutable_ForwardIteratorConcept<
				  _ForwardIterator>)
      __glibcxx_requires_valid_range(__first, __last);

      std::__fill_a(__first, __last, __value);
 8016888:	687a      	ldr	r2, [r7, #4]
 801688a:	68b9      	ldr	r1, [r7, #8]
 801688c:	68f8      	ldr	r0, [r7, #12]
 801688e:	f000 f841 	bl	8016914 <_ZSt8__fill_aIPdiEvT_S1_RKT0_>
    }
 8016892:	bf00      	nop
 8016894:	3710      	adds	r7, #16
 8016896:	46bd      	mov	sp, r7
 8016898:	bd80      	pop	{r7, pc}

0801689a <_ZSt4fillIPddEvT_S1_RKT0_>:
    fill(_ForwardIterator __first, _ForwardIterator __last, const _Tp& __value)
 801689a:	b580      	push	{r7, lr}
 801689c:	b084      	sub	sp, #16
 801689e:	af00      	add	r7, sp, #0
 80168a0:	60f8      	str	r0, [r7, #12]
 80168a2:	60b9      	str	r1, [r7, #8]
 80168a4:	607a      	str	r2, [r7, #4]
      std::__fill_a(__first, __last, __value);
 80168a6:	687a      	ldr	r2, [r7, #4]
 80168a8:	68b9      	ldr	r1, [r7, #8]
 80168aa:	68f8      	ldr	r0, [r7, #12]
 80168ac:	f000 f841 	bl	8016932 <_ZSt8__fill_aIPddEvT_S1_RKT0_>
    }
 80168b0:	bf00      	nop
 80168b2:	3710      	adds	r7, #16
 80168b4:	46bd      	mov	sp, r7
 80168b6:	bd80      	pop	{r7, pc}

080168b8 <_ZSt12__miter_baseIPdET_S1_>:
  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the move_iterator wrapper.
  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    inline _Iterator
    __miter_base(_Iterator __it)
 80168b8:	b480      	push	{r7}
 80168ba:	b083      	sub	sp, #12
 80168bc:	af00      	add	r7, sp, #0
 80168be:	6078      	str	r0, [r7, #4]
    { return __it; }
 80168c0:	687b      	ldr	r3, [r7, #4]
 80168c2:	4618      	mov	r0, r3
 80168c4:	370c      	adds	r7, #12
 80168c6:	46bd      	mov	sp, r7
 80168c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80168cc:	4770      	bx	lr

080168ce <_ZSt13__copy_move_aILb0EPdS0_ET1_T0_S2_S1_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 80168ce:	b5b0      	push	{r4, r5, r7, lr}
 80168d0:	b084      	sub	sp, #16
 80168d2:	af00      	add	r7, sp, #0
 80168d4:	60f8      	str	r0, [r7, #12]
 80168d6:	60b9      	str	r1, [r7, #8]
 80168d8:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 80168da:	68f8      	ldr	r0, [r7, #12]
 80168dc:	f000 f838 	bl	8016950 <_ZSt12__niter_baseIPdET_S1_>
 80168e0:	4604      	mov	r4, r0
 80168e2:	68b8      	ldr	r0, [r7, #8]
 80168e4:	f000 f834 	bl	8016950 <_ZSt12__niter_baseIPdET_S1_>
 80168e8:	4605      	mov	r5, r0
 80168ea:	687b      	ldr	r3, [r7, #4]
 80168ec:	4618      	mov	r0, r3
 80168ee:	f000 f82f 	bl	8016950 <_ZSt12__niter_baseIPdET_S1_>
 80168f2:	4603      	mov	r3, r0
 80168f4:	461a      	mov	r2, r3
 80168f6:	4629      	mov	r1, r5
 80168f8:	4620      	mov	r0, r4
 80168fa:	f000 f840 	bl	801697e <_ZSt14__copy_move_a1ILb0EPdS0_ET1_T0_S2_S1_>
 80168fe:	4602      	mov	r2, r0
 8016900:	1d3b      	adds	r3, r7, #4
 8016902:	4611      	mov	r1, r2
 8016904:	4618      	mov	r0, r3
 8016906:	f000 f82e 	bl	8016966 <_ZSt12__niter_wrapIPdET_RKS1_S1_>
 801690a:	4603      	mov	r3, r0
    }
 801690c:	4618      	mov	r0, r3
 801690e:	3710      	adds	r7, #16
 8016910:	46bd      	mov	sp, r7
 8016912:	bdb0      	pop	{r4, r5, r7, pc}

08016914 <_ZSt8__fill_aIPdiEvT_S1_RKT0_>:
    __fill_a(_FIte __first, _FIte __last, const _Tp& __value)
 8016914:	b580      	push	{r7, lr}
 8016916:	b084      	sub	sp, #16
 8016918:	af00      	add	r7, sp, #0
 801691a:	60f8      	str	r0, [r7, #12]
 801691c:	60b9      	str	r1, [r7, #8]
 801691e:	607a      	str	r2, [r7, #4]
    { std::__fill_a1(__first, __last, __value); }
 8016920:	687a      	ldr	r2, [r7, #4]
 8016922:	68b9      	ldr	r1, [r7, #8]
 8016924:	68f8      	ldr	r0, [r7, #12]
 8016926:	f000 f83a 	bl	801699e <_ZSt9__fill_a1IPdiEN9__gnu_cxx11__enable_ifIXsrSt11__is_scalarIT0_E7__valueEvE6__typeET_S8_RKS4_>
 801692a:	bf00      	nop
 801692c:	3710      	adds	r7, #16
 801692e:	46bd      	mov	sp, r7
 8016930:	bd80      	pop	{r7, pc}

08016932 <_ZSt8__fill_aIPddEvT_S1_RKT0_>:
    __fill_a(_FIte __first, _FIte __last, const _Tp& __value)
 8016932:	b580      	push	{r7, lr}
 8016934:	b084      	sub	sp, #16
 8016936:	af00      	add	r7, sp, #0
 8016938:	60f8      	str	r0, [r7, #12]
 801693a:	60b9      	str	r1, [r7, #8]
 801693c:	607a      	str	r2, [r7, #4]
    { std::__fill_a1(__first, __last, __value); }
 801693e:	687a      	ldr	r2, [r7, #4]
 8016940:	68b9      	ldr	r1, [r7, #8]
 8016942:	68f8      	ldr	r0, [r7, #12]
 8016944:	f000 f84b 	bl	80169de <_ZSt9__fill_a1IPddEN9__gnu_cxx11__enable_ifIXsrSt11__is_scalarIT0_E7__valueEvE6__typeET_S8_RKS4_>
 8016948:	bf00      	nop
 801694a:	3710      	adds	r7, #16
 801694c:	46bd      	mov	sp, r7
 801694e:	bd80      	pop	{r7, pc}

08016950 <_ZSt12__niter_baseIPdET_S1_>:
    __niter_base(_Iterator __it)
 8016950:	b480      	push	{r7}
 8016952:	b083      	sub	sp, #12
 8016954:	af00      	add	r7, sp, #0
 8016956:	6078      	str	r0, [r7, #4]
    { return __it; }
 8016958:	687b      	ldr	r3, [r7, #4]
 801695a:	4618      	mov	r0, r3
 801695c:	370c      	adds	r7, #12
 801695e:	46bd      	mov	sp, r7
 8016960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016964:	4770      	bx	lr

08016966 <_ZSt12__niter_wrapIPdET_RKS1_S1_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 8016966:	b480      	push	{r7}
 8016968:	b083      	sub	sp, #12
 801696a:	af00      	add	r7, sp, #0
 801696c:	6078      	str	r0, [r7, #4]
 801696e:	6039      	str	r1, [r7, #0]
    { return __res; }
 8016970:	683b      	ldr	r3, [r7, #0]
 8016972:	4618      	mov	r0, r3
 8016974:	370c      	adds	r7, #12
 8016976:	46bd      	mov	sp, r7
 8016978:	f85d 7b04 	ldr.w	r7, [sp], #4
 801697c:	4770      	bx	lr

0801697e <_ZSt14__copy_move_a1ILb0EPdS0_ET1_T0_S2_S1_>:
    __copy_move_a1(_II __first, _II __last, _OI __result)
 801697e:	b580      	push	{r7, lr}
 8016980:	b084      	sub	sp, #16
 8016982:	af00      	add	r7, sp, #0
 8016984:	60f8      	str	r0, [r7, #12]
 8016986:	60b9      	str	r1, [r7, #8]
 8016988:	607a      	str	r2, [r7, #4]
    { return std::__copy_move_a2<_IsMove>(__first, __last, __result); }
 801698a:	687a      	ldr	r2, [r7, #4]
 801698c:	68b9      	ldr	r1, [r7, #8]
 801698e:	68f8      	ldr	r0, [r7, #12]
 8016990:	f000 f844 	bl	8016a1c <_ZSt14__copy_move_a2ILb0EPdS0_ET1_T0_S2_S1_>
 8016994:	4603      	mov	r3, r0
 8016996:	4618      	mov	r0, r3
 8016998:	3710      	adds	r7, #16
 801699a:	46bd      	mov	sp, r7
 801699c:	bd80      	pop	{r7, pc}

0801699e <_ZSt9__fill_a1IPdiEN9__gnu_cxx11__enable_ifIXsrSt11__is_scalarIT0_E7__valueEvE6__typeET_S8_RKS4_>:
    __fill_a1(_ForwardIterator __first, _ForwardIterator __last,
 801699e:	b480      	push	{r7}
 80169a0:	b087      	sub	sp, #28
 80169a2:	af00      	add	r7, sp, #0
 80169a4:	60f8      	str	r0, [r7, #12]
 80169a6:	60b9      	str	r1, [r7, #8]
 80169a8:	607a      	str	r2, [r7, #4]
      const _Tp __tmp = __value;
 80169aa:	687b      	ldr	r3, [r7, #4]
 80169ac:	681b      	ldr	r3, [r3, #0]
 80169ae:	617b      	str	r3, [r7, #20]
      for (; __first != __last; ++__first)
 80169b0:	e00a      	b.n	80169c8 <_ZSt9__fill_a1IPdiEN9__gnu_cxx11__enable_ifIXsrSt11__is_scalarIT0_E7__valueEvE6__typeET_S8_RKS4_+0x2a>
	*__first = __tmp;
 80169b2:	697b      	ldr	r3, [r7, #20]
 80169b4:	ee07 3a90 	vmov	s15, r3
 80169b8:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80169bc:	68fb      	ldr	r3, [r7, #12]
 80169be:	ed83 7b00 	vstr	d7, [r3]
      for (; __first != __last; ++__first)
 80169c2:	68fb      	ldr	r3, [r7, #12]
 80169c4:	3308      	adds	r3, #8
 80169c6:	60fb      	str	r3, [r7, #12]
 80169c8:	68fa      	ldr	r2, [r7, #12]
 80169ca:	68bb      	ldr	r3, [r7, #8]
 80169cc:	429a      	cmp	r2, r3
 80169ce:	d1f0      	bne.n	80169b2 <_ZSt9__fill_a1IPdiEN9__gnu_cxx11__enable_ifIXsrSt11__is_scalarIT0_E7__valueEvE6__typeET_S8_RKS4_+0x14>
    }
 80169d0:	bf00      	nop
 80169d2:	bf00      	nop
 80169d4:	371c      	adds	r7, #28
 80169d6:	46bd      	mov	sp, r7
 80169d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80169dc:	4770      	bx	lr

080169de <_ZSt9__fill_a1IPddEN9__gnu_cxx11__enable_ifIXsrSt11__is_scalarIT0_E7__valueEvE6__typeET_S8_RKS4_>:
    __fill_a1(_ForwardIterator __first, _ForwardIterator __last,
 80169de:	b480      	push	{r7}
 80169e0:	b087      	sub	sp, #28
 80169e2:	af00      	add	r7, sp, #0
 80169e4:	60f8      	str	r0, [r7, #12]
 80169e6:	60b9      	str	r1, [r7, #8]
 80169e8:	607a      	str	r2, [r7, #4]
      const _Tp __tmp = __value;
 80169ea:	687b      	ldr	r3, [r7, #4]
 80169ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80169f0:	e9c7 2304 	strd	r2, r3, [r7, #16]
      for (; __first != __last; ++__first)
 80169f4:	e007      	b.n	8016a06 <_ZSt9__fill_a1IPddEN9__gnu_cxx11__enable_ifIXsrSt11__is_scalarIT0_E7__valueEvE6__typeET_S8_RKS4_+0x28>
	*__first = __tmp;
 80169f6:	68f9      	ldr	r1, [r7, #12]
 80169f8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80169fc:	e9c1 2300 	strd	r2, r3, [r1]
      for (; __first != __last; ++__first)
 8016a00:	68fb      	ldr	r3, [r7, #12]
 8016a02:	3308      	adds	r3, #8
 8016a04:	60fb      	str	r3, [r7, #12]
 8016a06:	68fa      	ldr	r2, [r7, #12]
 8016a08:	68bb      	ldr	r3, [r7, #8]
 8016a0a:	429a      	cmp	r2, r3
 8016a0c:	d1f3      	bne.n	80169f6 <_ZSt9__fill_a1IPddEN9__gnu_cxx11__enable_ifIXsrSt11__is_scalarIT0_E7__valueEvE6__typeET_S8_RKS4_+0x18>
    }
 8016a0e:	bf00      	nop
 8016a10:	bf00      	nop
 8016a12:	371c      	adds	r7, #28
 8016a14:	46bd      	mov	sp, r7
 8016a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a1a:	4770      	bx	lr

08016a1c <_ZSt14__copy_move_a2ILb0EPdS0_ET1_T0_S2_S1_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 8016a1c:	b580      	push	{r7, lr}
 8016a1e:	b084      	sub	sp, #16
 8016a20:	af00      	add	r7, sp, #0
 8016a22:	60f8      	str	r0, [r7, #12]
 8016a24:	60b9      	str	r1, [r7, #8]
 8016a26:	607a      	str	r2, [r7, #4]
			      _Category>::__copy_m(__first, __last, __result);
 8016a28:	687a      	ldr	r2, [r7, #4]
 8016a2a:	68b9      	ldr	r1, [r7, #8]
 8016a2c:	68f8      	ldr	r0, [r7, #12]
 8016a2e:	f000 f805 	bl	8016a3c <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIddEEPT0_PT_S6_S4_>
 8016a32:	4603      	mov	r3, r0
    }
 8016a34:	4618      	mov	r0, r3
 8016a36:	3710      	adds	r7, #16
 8016a38:	46bd      	mov	sp, r7
 8016a3a:	bd80      	pop	{r7, pc}

08016a3c <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIddEEPT0_PT_S6_S4_>:
	__copy_m(_Tp* __first, _Tp* __last, _Up* __result)
 8016a3c:	b580      	push	{r7, lr}
 8016a3e:	b086      	sub	sp, #24
 8016a40:	af00      	add	r7, sp, #0
 8016a42:	60f8      	str	r0, [r7, #12]
 8016a44:	60b9      	str	r1, [r7, #8]
 8016a46:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 8016a48:	68ba      	ldr	r2, [r7, #8]
 8016a4a:	68fb      	ldr	r3, [r7, #12]
 8016a4c:	1ad3      	subs	r3, r2, r3
 8016a4e:	10db      	asrs	r3, r3, #3
 8016a50:	617b      	str	r3, [r7, #20]
	  if (__builtin_expect(_Num > 1, true))
 8016a52:	697b      	ldr	r3, [r7, #20]
 8016a54:	2b01      	cmp	r3, #1
 8016a56:	bfcc      	ite	gt
 8016a58:	2301      	movgt	r3, #1
 8016a5a:	2300      	movle	r3, #0
 8016a5c:	b2db      	uxtb	r3, r3
 8016a5e:	2b00      	cmp	r3, #0
 8016a60:	d007      	beq.n	8016a72 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIddEEPT0_PT_S6_S4_+0x36>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 8016a62:	697b      	ldr	r3, [r7, #20]
 8016a64:	00db      	lsls	r3, r3, #3
 8016a66:	461a      	mov	r2, r3
 8016a68:	68f9      	ldr	r1, [r7, #12]
 8016a6a:	6878      	ldr	r0, [r7, #4]
 8016a6c:	f006 f8a8 	bl	801cbc0 <memmove>
 8016a70:	e006      	b.n	8016a80 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIddEEPT0_PT_S6_S4_+0x44>
	  else if (_Num == 1)
 8016a72:	697b      	ldr	r3, [r7, #20]
 8016a74:	2b01      	cmp	r3, #1
 8016a76:	d103      	bne.n	8016a80 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIddEEPT0_PT_S6_S4_+0x44>
	      __assign_one(__result, __first);
 8016a78:	68f9      	ldr	r1, [r7, #12]
 8016a7a:	6878      	ldr	r0, [r7, #4]
 8016a7c:	f000 f808 	bl	8016a90 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE12__assign_oneIddEEvPT_PT0_>
	  return __result + _Num;
 8016a80:	697b      	ldr	r3, [r7, #20]
 8016a82:	00db      	lsls	r3, r3, #3
 8016a84:	687a      	ldr	r2, [r7, #4]
 8016a86:	4413      	add	r3, r2
	}
 8016a88:	4618      	mov	r0, r3
 8016a8a:	3718      	adds	r7, #24
 8016a8c:	46bd      	mov	sp, r7
 8016a8e:	bd80      	pop	{r7, pc}

08016a90 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE12__assign_oneIddEEvPT_PT0_>:
	__assign_one(_Tp* __to, _Up* __from)
 8016a90:	b480      	push	{r7}
 8016a92:	b083      	sub	sp, #12
 8016a94:	af00      	add	r7, sp, #0
 8016a96:	6078      	str	r0, [r7, #4]
 8016a98:	6039      	str	r1, [r7, #0]
	{ *__to = *__from; }
 8016a9a:	683b      	ldr	r3, [r7, #0]
 8016a9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016aa0:	6879      	ldr	r1, [r7, #4]
 8016aa2:	e9c1 2300 	strd	r2, r3, [r1]
 8016aa6:	bf00      	nop
 8016aa8:	370c      	adds	r7, #12
 8016aaa:	46bd      	mov	sp, r7
 8016aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ab0:	4770      	bx	lr

08016ab2 <_ZSt4asinf>:
  { return __builtin_asinf(__x); }
 8016ab2:	b580      	push	{r7, lr}
 8016ab4:	b082      	sub	sp, #8
 8016ab6:	af00      	add	r7, sp, #0
 8016ab8:	ed87 0a01 	vstr	s0, [r7, #4]
 8016abc:	ed97 0a01 	vldr	s0, [r7, #4]
 8016ac0:	f004 f958 	bl	801ad74 <asinf>
 8016ac4:	eef0 7a40 	vmov.f32	s15, s0
 8016ac8:	eeb0 0a67 	vmov.f32	s0, s15
 8016acc:	3708      	adds	r7, #8
 8016ace:	46bd      	mov	sp, r7
 8016ad0:	bd80      	pop	{r7, pc}

08016ad2 <_ZSt5atan2ff>:
  { return __builtin_atan2f(__y, __x); }
 8016ad2:	b580      	push	{r7, lr}
 8016ad4:	b082      	sub	sp, #8
 8016ad6:	af00      	add	r7, sp, #0
 8016ad8:	ed87 0a01 	vstr	s0, [r7, #4]
 8016adc:	edc7 0a00 	vstr	s1, [r7]
 8016ae0:	edd7 0a00 	vldr	s1, [r7]
 8016ae4:	ed97 0a01 	vldr	s0, [r7, #4]
 8016ae8:	f004 f970 	bl	801adcc <atan2f>
 8016aec:	eef0 7a40 	vmov.f32	s15, s0
 8016af0:	eeb0 0a67 	vmov.f32	s0, s15
 8016af4:	3708      	adds	r7, #8
 8016af6:	46bd      	mov	sp, r7
 8016af8:	bd80      	pop	{r7, pc}

08016afa <_ZSt4fabsf>:
  { return __builtin_fabsf(__x); }
 8016afa:	b480      	push	{r7}
 8016afc:	b083      	sub	sp, #12
 8016afe:	af00      	add	r7, sp, #0
 8016b00:	ed87 0a01 	vstr	s0, [r7, #4]
 8016b04:	edd7 7a01 	vldr	s15, [r7, #4]
 8016b08:	eef0 7ae7 	vabs.f32	s15, s15
 8016b0c:	eeb0 0a67 	vmov.f32	s0, s15
 8016b10:	370c      	adds	r7, #12
 8016b12:	46bd      	mov	sp, r7
 8016b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016b18:	4770      	bx	lr
 8016b1a:	0000      	movs	r0, r0
 8016b1c:	0000      	movs	r0, r0
	...

08016b20 <_ZN17IKARUS_EstimationC1Ev>:
static const osThreadAttr_t estimation_task_attributes = {
    .name = "estimation",
    .stack_size = 2048,           // 2 KB reicht locker
    .priority = (osPriority_t) osPriorityNormal,
};
IKARUS_Estimation::IKARUS_Estimation() :
 8016b20:	b580      	push	{r7, lr}
 8016b22:	b082      	sub	sp, #8
 8016b24:	af00      	add	r7, sp, #0
 8016b26:	6078      	str	r0, [r7, #4]
		vqf(IKARUS_ESTIMATION_TS) {
 8016b28:	687b      	ldr	r3, [r7, #4]
 8016b2a:	2200      	movs	r2, #0
 8016b2c:	601a      	str	r2, [r3, #0]
 8016b2e:	687b      	ldr	r3, [r7, #4]
 8016b30:	2200      	movs	r2, #0
 8016b32:	879a      	strh	r2, [r3, #60]	@ 0x3c
 8016b34:	687b      	ldr	r3, [r7, #4]
 8016b36:	f503 7398 	add.w	r3, r3, #304	@ 0x130
 8016b3a:	eebf 2b00 	vmov.f64	d2, #240	@ 0xbf800000 -1.0
 8016b3e:	eebf 1b00 	vmov.f64	d1, #240	@ 0xbf800000 -1.0
 8016b42:	ed9f 0b0f 	vldr	d0, [pc, #60]	@ 8016b80 <_ZN17IKARUS_EstimationC1Ev+0x60>
 8016b46:	4618      	mov	r0, r3
 8016b48:	f7fe fc86 	bl	8015458 <_ZN8BasicVQFC1Eddd>
 8016b4c:	687b      	ldr	r3, [r7, #4]
 8016b4e:	f04f 0200 	mov.w	r2, #0
 8016b52:	f8c3 2220 	str.w	r2, [r3, #544]	@ 0x220
	this->vqf.setTauAcc(0.5);
 8016b56:	687b      	ldr	r3, [r7, #4]
 8016b58:	f503 7398 	add.w	r3, r3, #304	@ 0x130
 8016b5c:	eeb6 0b00 	vmov.f64	d0, #96	@ 0x3f000000  0.5
 8016b60:	4618      	mov	r0, r3
 8016b62:	f7fe ff29 	bl	80159b8 <_ZN8BasicVQF9setTauAccEd>
			this->vqf.setTauMag(0.9);
 8016b66:	687b      	ldr	r3, [r7, #4]
 8016b68:	f503 7398 	add.w	r3, r3, #304	@ 0x130
 8016b6c:	ed9f 0b06 	vldr	d0, [pc, #24]	@ 8016b88 <_ZN17IKARUS_EstimationC1Ev+0x68>
 8016b70:	4618      	mov	r0, r3
 8016b72:	f7fe ff77 	bl	8015a64 <_ZN8BasicVQF9setTauMagEd>

}
 8016b76:	687b      	ldr	r3, [r7, #4]
 8016b78:	4618      	mov	r0, r3
 8016b7a:	3708      	adds	r7, #8
 8016b7c:	46bd      	mov	sp, r7
 8016b7e:	bd80      	pop	{r7, pc}
 8016b80:	47ae147b 	.word	0x47ae147b
 8016b84:	3f847ae1 	.word	0x3f847ae1
 8016b88:	cccccccd 	.word	0xcccccccd
 8016b8c:	3feccccc 	.word	0x3feccccc

08016b90 <_ZN17IKARUS_Estimation4initE26ikarus_estimation_config_t>:

void IKARUS_Estimation::init(ikarus_estimation_config_t config) {
 8016b90:	b480      	push	{r7}
 8016b92:	b083      	sub	sp, #12
 8016b94:	af00      	add	r7, sp, #0
 8016b96:	6078      	str	r0, [r7, #4]
 8016b98:	6039      	str	r1, [r7, #0]
	this->config = config;
 8016b9a:	687b      	ldr	r3, [r7, #4]
 8016b9c:	683a      	ldr	r2, [r7, #0]
 8016b9e:	639a      	str	r2, [r3, #56]	@ 0x38
	this->sensors = config.sensors;
 8016ba0:	683a      	ldr	r2, [r7, #0]
 8016ba2:	687b      	ldr	r3, [r7, #4]
 8016ba4:	601a      	str	r2, [r3, #0]
	this->status = IKARUS_ESTIMATION_STATUS_IDLE;
 8016ba6:	687b      	ldr	r3, [r7, #4]
 8016ba8:	2201      	movs	r2, #1
 8016baa:	711a      	strb	r2, [r3, #4]
}
 8016bac:	bf00      	nop
 8016bae:	370c      	adds	r7, #12
 8016bb0:	46bd      	mov	sp, r7
 8016bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016bb6:	4770      	bx	lr

08016bb8 <_ZN17IKARUS_Estimation5startEv>:

void IKARUS_Estimation::start() {
 8016bb8:	b580      	push	{r7, lr}
 8016bba:	b082      	sub	sp, #8
 8016bbc:	af00      	add	r7, sp, #0
 8016bbe:	6078      	str	r0, [r7, #4]
	osThreadNew(estimation_task, (void*) this, &estimation_task_attributes);
 8016bc0:	4a04      	ldr	r2, [pc, #16]	@ (8016bd4 <_ZN17IKARUS_Estimation5startEv+0x1c>)
 8016bc2:	6879      	ldr	r1, [r7, #4]
 8016bc4:	4804      	ldr	r0, [pc, #16]	@ (8016bd8 <_ZN17IKARUS_Estimation5startEv+0x20>)
 8016bc6:	f7fa f8f7 	bl	8010db8 <osThreadNew>
}
 8016bca:	bf00      	nop
 8016bcc:	3708      	adds	r7, #8
 8016bce:	46bd      	mov	sp, r7
 8016bd0:	bd80      	pop	{r7, pc}
 8016bd2:	bf00      	nop
 8016bd4:	0801e2e0 	.word	0x0801e2e0
 8016bd8:	08016fdb 	.word	0x08016fdb

08016bdc <_ZN17IKARUS_Estimation13task_functionEv>:

void IKARUS_Estimation::task_function() {
 8016bdc:	b580      	push	{r7, lr}
 8016bde:	b082      	sub	sp, #8
 8016be0:	af00      	add	r7, sp, #0
 8016be2:	6078      	str	r0, [r7, #4]
	this->status = IKARUS_ESTIMATION_STATUS_OK;
 8016be4:	687b      	ldr	r3, [r7, #4]
 8016be6:	2202      	movs	r2, #2
 8016be8:	711a      	strb	r2, [r3, #4]

	while (true) {
		this->update();
 8016bea:	6878      	ldr	r0, [r7, #4]
 8016bec:	f000 f808 	bl	8016c00 <_ZN17IKARUS_Estimation6updateEv>

		osDelay(10); // 100 Hz
 8016bf0:	200a      	movs	r0, #10
 8016bf2:	f7fa fa42 	bl	801107a <osDelay>
		this->update();
 8016bf6:	bf00      	nop
 8016bf8:	e7f7      	b.n	8016bea <_ZN17IKARUS_Estimation13task_functionEv+0xe>
 8016bfa:	0000      	movs	r0, r0
 8016bfc:	0000      	movs	r0, r0
	...

08016c00 <_ZN17IKARUS_Estimation6updateEv>:
	}
}

void IKARUS_Estimation::update() {
 8016c00:	b580      	push	{r7, lr}
 8016c02:	b0b6      	sub	sp, #216	@ 0xd8
 8016c04:	af00      	add	r7, sp, #0
 8016c06:	6078      	str	r0, [r7, #4]
	//TODO
	this->sensors->update();
 8016c08:	687b      	ldr	r3, [r7, #4]
 8016c0a:	681b      	ldr	r3, [r3, #0]
 8016c0c:	4618      	mov	r0, r3
 8016c0e:	f001 fbbb 	bl	8018388 <_ZN14IKARUS_Sensors6updateEv>
	ikarus_sensors_data_t data = this->sensors->getData();
 8016c12:	687b      	ldr	r3, [r7, #4]
 8016c14:	681a      	ldr	r2, [r3, #0]
 8016c16:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8016c1a:	4611      	mov	r1, r2
 8016c1c:	4618      	mov	r0, r3
 8016c1e:	f001 fbc3 	bl	80183a8 <_ZN14IKARUS_Sensors7getDataEv>

//	vqf_real_t gyr[3] = { data.gyrX, data.gyrY, data.gyrZ };
//	vqf_real_t acc[3] = { data.accX, data.accY, data.accZ };
	vqf_real_t gyr[3] = { data.gyr.x, data.gyr.y, data.gyr.z };
 8016c22:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8016c26:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8016c2a:	ed87 7b16 	vstr	d7, [r7, #88]	@ 0x58
 8016c2e:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8016c32:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8016c36:	ed87 7b18 	vstr	d7, [r7, #96]	@ 0x60
 8016c3a:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8016c3e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8016c42:	ed87 7b1a 	vstr	d7, [r7, #104]	@ 0x68
	vqf_real_t acc[3] = { data.acc.x, data.acc.y, data.acc.z };
 8016c46:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8016c4a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8016c4e:	ed87 7b10 	vstr	d7, [r7, #64]	@ 0x40
 8016c52:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8016c56:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8016c5a:	ed87 7b12 	vstr	d7, [r7, #72]	@ 0x48
 8016c5e:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 8016c62:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8016c66:	ed87 7b14 	vstr	d7, [r7, #80]	@ 0x50
	vqf_real_t mag[3] = { -data.mag.x -data.mag.z, -data.mag.y}; // verdrehte axhsen der sensoren
 8016c6a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8016c6e:	2200      	movs	r2, #0
 8016c70:	601a      	str	r2, [r3, #0]
 8016c72:	605a      	str	r2, [r3, #4]
 8016c74:	609a      	str	r2, [r3, #8]
 8016c76:	60da      	str	r2, [r3, #12]
 8016c78:	611a      	str	r2, [r3, #16]
 8016c7a:	615a      	str	r2, [r3, #20]
 8016c7c:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8016c80:	eeb1 7a67 	vneg.f32	s14, s15
 8016c84:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8016c88:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016c8c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8016c90:	ed87 7b0a 	vstr	d7, [r7, #40]	@ 0x28
 8016c94:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8016c98:	eef1 7a67 	vneg.f32	s15, s15
 8016c9c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8016ca0:	ed87 7b0c 	vstr	d7, [r7, #48]	@ 0x30

	float norm = sqrtf(mag[0]*mag[0] + mag[1]*mag[1] + mag[2]*mag[2]);
 8016ca4:	ed97 6b0a 	vldr	d6, [r7, #40]	@ 0x28
 8016ca8:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 8016cac:	ee26 6b07 	vmul.f64	d6, d6, d7
 8016cb0:	ed97 5b0c 	vldr	d5, [r7, #48]	@ 0x30
 8016cb4:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 8016cb8:	ee25 7b07 	vmul.f64	d7, d5, d7
 8016cbc:	ee36 6b07 	vadd.f64	d6, d6, d7
 8016cc0:	ed97 5b0e 	vldr	d5, [r7, #56]	@ 0x38
 8016cc4:	ed97 7b0e 	vldr	d7, [r7, #56]	@ 0x38
 8016cc8:	ee25 7b07 	vmul.f64	d7, d5, d7
 8016ccc:	ee36 7b07 	vadd.f64	d7, d6, d7
 8016cd0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8016cd4:	eeb0 0a67 	vmov.f32	s0, s15
 8016cd8:	f004 fa64 	bl	801b1a4 <sqrtf>
 8016cdc:	ed87 0a35 	vstr	s0, [r7, #212]	@ 0xd4
	if (norm > 1e-6f) {
 8016ce0:	edd7 7a35 	vldr	s15, [r7, #212]	@ 0xd4
 8016ce4:	ed9f 7ab0 	vldr	s14, [pc, #704]	@ 8016fa8 <_ZN17IKARUS_Estimation6updateEv+0x3a8>
 8016ce8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8016cec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016cf0:	dd1d      	ble.n	8016d2e <_ZN17IKARUS_Estimation6updateEv+0x12e>
	    mag[0] /= norm;
 8016cf2:	ed97 5b0a 	vldr	d5, [r7, #40]	@ 0x28
 8016cf6:	edd7 7a35 	vldr	s15, [r7, #212]	@ 0xd4
 8016cfa:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8016cfe:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8016d02:	ed87 7b0a 	vstr	d7, [r7, #40]	@ 0x28
	    mag[1] /= norm;
 8016d06:	ed97 5b0c 	vldr	d5, [r7, #48]	@ 0x30
 8016d0a:	edd7 7a35 	vldr	s15, [r7, #212]	@ 0xd4
 8016d0e:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8016d12:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8016d16:	ed87 7b0c 	vstr	d7, [r7, #48]	@ 0x30
	    mag[2] /= norm;
 8016d1a:	ed97 5b0e 	vldr	d5, [r7, #56]	@ 0x38
 8016d1e:	edd7 7a35 	vldr	s15, [r7, #212]	@ 0xd4
 8016d22:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8016d26:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8016d2a:	ed87 7b0e 	vstr	d7, [r7, #56]	@ 0x38
	}

	vqf.update(gyr, acc,mag);
 8016d2e:	687b      	ldr	r3, [r7, #4]
 8016d30:	f503 7098 	add.w	r0, r3, #304	@ 0x130
 8016d34:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8016d38:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8016d3c:	f107 0158 	add.w	r1, r7, #88	@ 0x58
 8016d40:	f7fe fdf6 	bl	8015930 <_ZN8BasicVQF6updateEPKdS1_S1_>

	vqf_real_t quat[4];
	vqf.getQuat9D(quat);
 8016d44:	687b      	ldr	r3, [r7, #4]
 8016d46:	f503 7398 	add.w	r3, r3, #304	@ 0x130
 8016d4a:	f107 0208 	add.w	r2, r7, #8
 8016d4e:	4611      	mov	r1, r2
 8016d50:	4618      	mov	r0, r3
 8016d52:	f7fe fe16 	bl	8015982 <_ZNK8BasicVQF9getQuat9DEPd>

	float w = quat[0];
 8016d56:	ed97 7b02 	vldr	d7, [r7, #8]
 8016d5a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8016d5e:	edc7 7a34 	vstr	s15, [r7, #208]	@ 0xd0
	float x = quat[1];
 8016d62:	ed97 7b04 	vldr	d7, [r7, #16]
 8016d66:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8016d6a:	edc7 7a33 	vstr	s15, [r7, #204]	@ 0xcc
	float y = quat[2];
 8016d6e:	ed97 7b06 	vldr	d7, [r7, #24]
 8016d72:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8016d76:	edc7 7a32 	vstr	s15, [r7, #200]	@ 0xc8
	float z = quat[3];
 8016d7a:	ed97 7b08 	vldr	d7, [r7, #32]
 8016d7e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8016d82:	edc7 7a31 	vstr	s15, [r7, #196]	@ 0xc4

    // --- Euler-Winkel berechnen ---
    // Formel aus konventioneller Quaternion->Euler-Umrechnung (Z-Y-X, also Yaw-Pitch-Roll)
    float sinr_cosp = 2.0f * (w * x + y * z);
 8016d86:	ed97 7a34 	vldr	s14, [r7, #208]	@ 0xd0
 8016d8a:	edd7 7a33 	vldr	s15, [r7, #204]	@ 0xcc
 8016d8e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8016d92:	edd7 6a32 	vldr	s13, [r7, #200]	@ 0xc8
 8016d96:	edd7 7a31 	vldr	s15, [r7, #196]	@ 0xc4
 8016d9a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8016d9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016da2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8016da6:	edc7 7a30 	vstr	s15, [r7, #192]	@ 0xc0
    float cosr_cosp = 1.0f - 2.0f * (x * x + y * y);
 8016daa:	edd7 7a33 	vldr	s15, [r7, #204]	@ 0xcc
 8016dae:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8016db2:	edd7 7a32 	vldr	s15, [r7, #200]	@ 0xc8
 8016db6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8016dba:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016dbe:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8016dc2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8016dc6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016dca:	edc7 7a2f 	vstr	s15, [r7, #188]	@ 0xbc
    float roll = atan2(sinr_cosp, cosr_cosp);
 8016dce:	edd7 0a2f 	vldr	s1, [r7, #188]	@ 0xbc
 8016dd2:	ed97 0a30 	vldr	s0, [r7, #192]	@ 0xc0
 8016dd6:	f7ff fe7c 	bl	8016ad2 <_ZSt5atan2ff>
 8016dda:	ed87 0a2e 	vstr	s0, [r7, #184]	@ 0xb8

    float sinp = 2.0f * (w * y - z * x);
 8016dde:	ed97 7a34 	vldr	s14, [r7, #208]	@ 0xd0
 8016de2:	edd7 7a32 	vldr	s15, [r7, #200]	@ 0xc8
 8016de6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8016dea:	edd7 6a31 	vldr	s13, [r7, #196]	@ 0xc4
 8016dee:	edd7 7a33 	vldr	s15, [r7, #204]	@ 0xcc
 8016df2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8016df6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016dfa:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8016dfe:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
    float pitch = (fabs(sinp) >= 1.0f) ? copysign(M_PI / 2.0f, sinp) : asin(sinp);
 8016e02:	ed97 0a2d 	vldr	s0, [r7, #180]	@ 0xb4
 8016e06:	f7ff fe78 	bl	8016afa <_ZSt4fabsf>
 8016e0a:	eef0 7a40 	vmov.f32	s15, s0
 8016e0e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8016e12:	eef4 7ac7 	vcmpe.f32	s15, s14
 8016e16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016e1a:	db0a      	blt.n	8016e32 <_ZN17IKARUS_Estimation6updateEv+0x232>
 8016e1c:	ed97 1a2d 	vldr	s2, [r7, #180]	@ 0xb4
 8016e20:	ed9f 0b5d 	vldr	d0, [pc, #372]	@ 8016f98 <_ZN17IKARUS_Estimation6updateEv+0x398>
 8016e24:	f000 f8e6 	bl	8016ff4 <_ZSt8copysignIdfEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8016e28:	eeb0 7b40 	vmov.f64	d7, d0
 8016e2c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8016e30:	e005      	b.n	8016e3e <_ZN17IKARUS_Estimation6updateEv+0x23e>
 8016e32:	ed97 0a2d 	vldr	s0, [r7, #180]	@ 0xb4
 8016e36:	f7ff fe3c 	bl	8016ab2 <_ZSt4asinf>
 8016e3a:	eef0 7a40 	vmov.f32	s15, s0
 8016e3e:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0

    float siny_cosp = 2.0f * (w * z + x * y);
 8016e42:	ed97 7a34 	vldr	s14, [r7, #208]	@ 0xd0
 8016e46:	edd7 7a31 	vldr	s15, [r7, #196]	@ 0xc4
 8016e4a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8016e4e:	edd7 6a33 	vldr	s13, [r7, #204]	@ 0xcc
 8016e52:	edd7 7a32 	vldr	s15, [r7, #200]	@ 0xc8
 8016e56:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8016e5a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016e5e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8016e62:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
    float cosy_cosp = 1.0f - 2.0f * (y * y + z * z);
 8016e66:	edd7 7a32 	vldr	s15, [r7, #200]	@ 0xc8
 8016e6a:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8016e6e:	edd7 7a31 	vldr	s15, [r7, #196]	@ 0xc4
 8016e72:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8016e76:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016e7a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8016e7e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8016e82:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016e86:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8
    float yaw = atan2(siny_cosp, cosy_cosp);
 8016e8a:	edd7 0a2a 	vldr	s1, [r7, #168]	@ 0xa8
 8016e8e:	ed97 0a2b 	vldr	s0, [r7, #172]	@ 0xac
 8016e92:	f7ff fe1e 	bl	8016ad2 <_ZSt5atan2ff>
 8016e96:	ed87 0a29 	vstr	s0, [r7, #164]	@ 0xa4

    // --- In Grad umrechnen ---
    float roll_deg  = roll  * 180.0f / M_PI;
 8016e9a:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 8016e9e:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8016fac <_ZN17IKARUS_Estimation6updateEv+0x3ac>
 8016ea2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8016ea6:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8016eaa:	ed9f 5b3d 	vldr	d5, [pc, #244]	@ 8016fa0 <_ZN17IKARUS_Estimation6updateEv+0x3a0>
 8016eae:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8016eb2:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8016eb6:	edc7 7a28 	vstr	s15, [r7, #160]	@ 0xa0
    float pitch_deg = pitch * 180.0f / M_PI;
 8016eba:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 8016ebe:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8016fac <_ZN17IKARUS_Estimation6updateEv+0x3ac>
 8016ec2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8016ec6:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8016eca:	ed9f 5b35 	vldr	d5, [pc, #212]	@ 8016fa0 <_ZN17IKARUS_Estimation6updateEv+0x3a0>
 8016ece:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8016ed2:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8016ed6:	edc7 7a27 	vstr	s15, [r7, #156]	@ 0x9c
    float yaw_deg   = yaw   * 180.0f / M_PI;
 8016eda:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8016ede:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8016fac <_ZN17IKARUS_Estimation6updateEv+0x3ac>
 8016ee2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8016ee6:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8016eea:	ed9f 5b2d 	vldr	d5, [pc, #180]	@ 8016fa0 <_ZN17IKARUS_Estimation6updateEv+0x3a0>
 8016eee:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8016ef2:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8016ef6:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98

    // --- Zustand speichern ---
    this->state.roll  = roll_deg;
 8016efa:	687b      	ldr	r3, [r7, #4]
 8016efc:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8016f00:	609a      	str	r2, [r3, #8]
    this->state.pitch = pitch_deg;
 8016f02:	687b      	ldr	r3, [r7, #4]
 8016f04:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8016f08:	60da      	str	r2, [r3, #12]
    this->state.yaw   = yaw_deg;
 8016f0a:	687b      	ldr	r3, [r7, #4]
 8016f0c:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8016f10:	611a      	str	r2, [r3, #16]
    this->state.roll_dot  = data.gyr.x;
 8016f12:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8016f14:	687b      	ldr	r3, [r7, #4]
 8016f16:	615a      	str	r2, [r3, #20]
    this->state.pitch_dot = data.gyr.y;
 8016f18:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8016f1c:	687b      	ldr	r3, [r7, #4]
 8016f1e:	619a      	str	r2, [r3, #24]
    this->state.yaw_dot   = data.gyr.z;
 8016f20:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8016f24:	687b      	ldr	r3, [r7, #4]
 8016f26:	61da      	str	r2, [r3, #28]


    // --- In Ringbuffer schreiben ---
    this->orientation_buffer[this->buffer_index].roll  = roll_deg;
 8016f28:	687b      	ldr	r3, [r7, #4]
 8016f2a:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8016f2c:	4619      	mov	r1, r3
 8016f2e:	687a      	ldr	r2, [r7, #4]
 8016f30:	460b      	mov	r3, r1
 8016f32:	005b      	lsls	r3, r3, #1
 8016f34:	440b      	add	r3, r1
 8016f36:	00db      	lsls	r3, r3, #3
 8016f38:	4413      	add	r3, r2
 8016f3a:	3340      	adds	r3, #64	@ 0x40
 8016f3c:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8016f40:	601a      	str	r2, [r3, #0]
    this->orientation_buffer[this->buffer_index].pitch = pitch_deg;
 8016f42:	687b      	ldr	r3, [r7, #4]
 8016f44:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8016f46:	4619      	mov	r1, r3
 8016f48:	687a      	ldr	r2, [r7, #4]
 8016f4a:	460b      	mov	r3, r1
 8016f4c:	005b      	lsls	r3, r3, #1
 8016f4e:	440b      	add	r3, r1
 8016f50:	00db      	lsls	r3, r3, #3
 8016f52:	4413      	add	r3, r2
 8016f54:	3344      	adds	r3, #68	@ 0x44
 8016f56:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8016f5a:	601a      	str	r2, [r3, #0]
    this->orientation_buffer[this->buffer_index].yaw   = yaw_deg;
 8016f5c:	687b      	ldr	r3, [r7, #4]
 8016f5e:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8016f60:	4619      	mov	r1, r3
 8016f62:	687a      	ldr	r2, [r7, #4]
 8016f64:	460b      	mov	r3, r1
 8016f66:	005b      	lsls	r3, r3, #1
 8016f68:	440b      	add	r3, r1
 8016f6a:	00db      	lsls	r3, r3, #3
 8016f6c:	4413      	add	r3, r2
 8016f6e:	3348      	adds	r3, #72	@ 0x48
 8016f70:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8016f74:	601a      	str	r2, [r3, #0]

    this->buffer_index++;
 8016f76:	687b      	ldr	r3, [r7, #4]
 8016f78:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8016f7a:	3301      	adds	r3, #1
 8016f7c:	b29a      	uxth	r2, r3
 8016f7e:	687b      	ldr	r3, [r7, #4]
 8016f80:	879a      	strh	r2, [r3, #60]	@ 0x3c
    if (this->buffer_index >= IKARUS_ESTIMATION_BUFFER_SIZE) {
 8016f82:	687b      	ldr	r3, [r7, #4]
 8016f84:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8016f86:	2b09      	cmp	r3, #9
 8016f88:	d902      	bls.n	8016f90 <_ZN17IKARUS_Estimation6updateEv+0x390>
        this->buffer_index = 0; // Ringpuffer
 8016f8a:	687b      	ldr	r3, [r7, #4]
 8016f8c:	2200      	movs	r2, #0
 8016f8e:	879a      	strh	r2, [r3, #60]	@ 0x3c
    }




}
 8016f90:	bf00      	nop
 8016f92:	37d8      	adds	r7, #216	@ 0xd8
 8016f94:	46bd      	mov	sp, r7
 8016f96:	bd80      	pop	{r7, pc}
 8016f98:	54442d18 	.word	0x54442d18
 8016f9c:	3ff921fb 	.word	0x3ff921fb
 8016fa0:	54442d18 	.word	0x54442d18
 8016fa4:	400921fb 	.word	0x400921fb
 8016fa8:	358637bd 	.word	0x358637bd
 8016fac:	43340000 	.word	0x43340000

08016fb0 <_ZN17IKARUS_Estimation18getStateEstimationEv>:
	memcpy(msg.payload, &orientation_buffer, sizeof(orientation_buffer));
	msg.crc = ikarus_calc_crc(reinterpret_cast<const uint8_t*>(&msg), 3 + msg.payload_length);

	ikarus_firmware.comm.sendBinary(reinterpret_cast<const uint8_t*>(&msg), 3 + msg.payload_length + 1);
}
ikarus_estimation_state_t IKARUS_Estimation::getStateEstimation() {
 8016fb0:	b4b0      	push	{r4, r5, r7}
 8016fb2:	b083      	sub	sp, #12
 8016fb4:	af00      	add	r7, sp, #0
 8016fb6:	6078      	str	r0, [r7, #4]
 8016fb8:	6039      	str	r1, [r7, #0]
	return this->state;
 8016fba:	687a      	ldr	r2, [r7, #4]
 8016fbc:	683b      	ldr	r3, [r7, #0]
 8016fbe:	4615      	mov	r5, r2
 8016fc0:	f103 0408 	add.w	r4, r3, #8
 8016fc4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8016fc6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8016fc8:	e894 0003 	ldmia.w	r4, {r0, r1}
 8016fcc:	e885 0003 	stmia.w	r5, {r0, r1}
}
 8016fd0:	6878      	ldr	r0, [r7, #4]
 8016fd2:	370c      	adds	r7, #12
 8016fd4:	46bd      	mov	sp, r7
 8016fd6:	bcb0      	pop	{r4, r5, r7}
 8016fd8:	4770      	bx	lr

08016fda <_Z15estimation_taskPv>:

void estimation_task(void *estimation) {
 8016fda:	b580      	push	{r7, lr}
 8016fdc:	b084      	sub	sp, #16
 8016fde:	af00      	add	r7, sp, #0
 8016fe0:	6078      	str	r0, [r7, #4]
	IKARUS_Estimation *estimator = (IKARUS_Estimation*) estimation;
 8016fe2:	687b      	ldr	r3, [r7, #4]
 8016fe4:	60fb      	str	r3, [r7, #12]
	estimator->task_function();
 8016fe6:	68f8      	ldr	r0, [r7, #12]
 8016fe8:	f7ff fdf8 	bl	8016bdc <_ZN17IKARUS_Estimation13task_functionEv>
}
 8016fec:	bf00      	nop
 8016fee:	3710      	adds	r7, #16
 8016ff0:	46bd      	mov	sp, r7
 8016ff2:	bd80      	pop	{r7, pc}

08016ff4 <_ZSt8copysignIdfEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>:
#endif

#ifndef __CORRECT_ISO_CPP11_MATH_H_PROTO_INT
  template<typename _Tp, typename _Up>
    constexpr typename __gnu_cxx::__promote_2<_Tp, _Up>::__type
    copysign(_Tp __x, _Up __y)
 8016ff4:	b580      	push	{r7, lr}
 8016ff6:	b084      	sub	sp, #16
 8016ff8:	af00      	add	r7, sp, #0
 8016ffa:	ed87 0b02 	vstr	d0, [r7, #8]
 8016ffe:	ed87 1a01 	vstr	s2, [r7, #4]
    {
      typedef typename __gnu_cxx::__promote_2<_Tp, _Up>::__type __type;
      return copysign(__type(__x), __type(__y));
 8017002:	edd7 7a01 	vldr	s15, [r7, #4]
 8017006:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 801700a:	eeb0 1b47 	vmov.f64	d1, d7
 801700e:	ed97 0b02 	vldr	d0, [r7, #8]
 8017012:	f004 fab1 	bl	801b578 <copysign>
 8017016:	eeb0 7b40 	vmov.f64	d7, d0
    }
 801701a:	eeb0 0b47 	vmov.f64	d0, d7
 801701e:	3710      	adds	r7, #16
 8017020:	46bd      	mov	sp, r7
 8017022:	bd80      	pop	{r7, pc}

08017024 <_ZN10Controller14getArmedStatusEv>:
	uint16_t getThrust(void);
	bool getButtonState(void);
	void setArmedStatus(bool status) {
		armed = status;
	}
	bool getArmedStatus(void) {
 8017024:	b480      	push	{r7}
 8017026:	b083      	sub	sp, #12
 8017028:	af00      	add	r7, sp, #0
 801702a:	6078      	str	r0, [r7, #4]
		return armed;
 801702c:	687b      	ldr	r3, [r7, #4]
 801702e:	7a5b      	ldrb	r3, [r3, #9]
	}
 8017030:	4618      	mov	r0, r3
 8017032:	370c      	adds	r7, #12
 8017034:	46bd      	mov	sp, r7
 8017036:	f85d 7b04 	ldr.w	r7, [sp], #4
 801703a:	4770      	bx	lr

0801703c <firmware>:
static const osThreadAttr_t control_task_attributes =
		{ .name = "control", .stack_size = 2560 * 4, .priority =
				(osPriority_t) osPriorityAboveNormal, };

// start firmware task -> called in main.c
void firmware(void) {
 801703c:	b580      	push	{r7, lr}
 801703e:	af00      	add	r7, sp, #0
	osThreadNew(start_firmware_task, (void*) &ikarus_firmware,
 8017040:	4a03      	ldr	r2, [pc, #12]	@ (8017050 <firmware+0x14>)
 8017042:	4904      	ldr	r1, [pc, #16]	@ (8017054 <firmware+0x18>)
 8017044:	4804      	ldr	r0, [pc, #16]	@ (8017058 <firmware+0x1c>)
 8017046:	f7f9 feb7 	bl	8010db8 <osThreadNew>
			&firmwareTask_attributes);
}
 801704a:	bf00      	nop
 801704c:	bd80      	pop	{r7, pc}
 801704e:	bf00      	nop
 8017050:	0801e304 	.word	0x0801e304
 8017054:	2401f2c8 	.word	0x2401f2c8
 8017058:	0801705d 	.word	0x0801705d

0801705c <start_firmware_task>:
void start_firmware_task(void *argument) {
 801705c:	b580      	push	{r7, lr}
 801705e:	b084      	sub	sp, #16
 8017060:	af00      	add	r7, sp, #0
 8017062:	6078      	str	r0, [r7, #4]
	IKARUS_Firmware *firmware = (IKARUS_Firmware*) argument;
 8017064:	687b      	ldr	r3, [r7, #4]
 8017066:	60fb      	str	r3, [r7, #12]
	// Start the helper task (core firmware loop)
	firmware->helperTask();
 8017068:	68f8      	ldr	r0, [r7, #12]
 801706a:	f000 f83b 	bl	80170e4 <_ZN15IKARUS_Firmware10helperTaskEv>
}
 801706e:	bf00      	nop
 8017070:	3710      	adds	r7, #16
 8017072:	46bd      	mov	sp, r7
 8017074:	bd80      	pop	{r7, pc}

08017076 <_ZN15IKARUS_FirmwareC1Ev>:

IKARUS_Firmware::IKARUS_Firmware() {
 8017076:	b580      	push	{r7, lr}
 8017078:	b082      	sub	sp, #8
 801707a:	af00      	add	r7, sp, #0
 801707c:	6078      	str	r0, [r7, #4]
 801707e:	687b      	ldr	r3, [r7, #4]
 8017080:	4618      	mov	r0, r3
 8017082:	f002 fa55 	bl	8019530 <_ZN27IKARUS_CommunicationManagerC1Ev>
 8017086:	687b      	ldr	r3, [r7, #4]
 8017088:	3304      	adds	r3, #4
 801708a:	4618      	mov	r0, r3
 801708c:	f7fd ff1e 	bl	8014ecc <_ZN21IKARUS_ControlManagerC1Ev>
 8017090:	687b      	ldr	r3, [r7, #4]
 8017092:	339c      	adds	r3, #156	@ 0x9c
 8017094:	4618      	mov	r0, r3
 8017096:	f000 fb5c 	bl	8017752 <_ZN22IKARUS_MotorControllerC1Ev>
 801709a:	687b      	ldr	r3, [r7, #4]
 801709c:	33dc      	adds	r3, #220	@ 0xdc
 801709e:	4618      	mov	r0, r3
 80170a0:	f001 f8bb 	bl	801821a <_ZN14IKARUS_SensorsC1Ev>
 80170a4:	687b      	ldr	r3, [r7, #4]
 80170a6:	f503 7305 	add.w	r3, r3, #532	@ 0x214
 80170aa:	4618      	mov	r0, r3
 80170ac:	f7fe f912 	bl	80152d4 <_ZN10ControllerC1Ev>
 80170b0:	687b      	ldr	r3, [r7, #4]
 80170b2:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 80170b6:	4618      	mov	r0, r3
 80170b8:	f7ff fd32 	bl	8016b20 <_ZN17IKARUS_EstimationC1Ev>
 80170bc:	687b      	ldr	r3, [r7, #4]
 80170be:	f503 638b 	add.w	r3, r3, #1112	@ 0x458
 80170c2:	4618      	mov	r0, r3
 80170c4:	f000 fa72 	bl	80175ac <_ZN13IKARUS_LoggerC1Ev>
 80170c8:	687b      	ldr	r3, [r7, #4]
 80170ca:	2200      	movs	r2, #0
 80170cc:	f883 24b0 	strb.w	r2, [r3, #1200]	@ 0x4b0
 80170d0:	687b      	ldr	r3, [r7, #4]
 80170d2:	2200      	movs	r2, #0
 80170d4:	f8a3 24b2 	strh.w	r2, [r3, #1202]	@ 0x4b2
	// Additional initialization if needed
}
 80170d8:	687b      	ldr	r3, [r7, #4]
 80170da:	4618      	mov	r0, r3
 80170dc:	3708      	adds	r7, #8
 80170de:	46bd      	mov	sp, r7
 80170e0:	bd80      	pop	{r7, pc}
	...

080170e4 <_ZN15IKARUS_Firmware10helperTaskEv>:

void IKARUS_Firmware::helperTask() {
 80170e4:	b580      	push	{r7, lr}
 80170e6:	b086      	sub	sp, #24
 80170e8:	af02      	add	r7, sp, #8
 80170ea:	6078      	str	r0, [r7, #4]
	// Initialize firmware modules and configurations

	for (uint8_t addr = 1; addr < 127; addr++) {
 80170ec:	2301      	movs	r3, #1
 80170ee:	73fb      	strb	r3, [r7, #15]
 80170f0:	e03f      	b.n	8017172 <_ZN15IKARUS_Firmware10helperTaskEv+0x8e>
		uint8_t i2cAddr = addr << 1;
 80170f2:	7bfb      	ldrb	r3, [r7, #15]
 80170f4:	005b      	lsls	r3, r3, #1
 80170f6:	737b      	strb	r3, [r7, #13]
		HAL_StatusTypeDef result;

		// Versuch mit leerem Write (reagiert am zuverlssigsten)
		uint8_t dummy = 0;
 80170f8:	2300      	movs	r3, #0
 80170fa:	72bb      	strb	r3, [r7, #10]
		result = HAL_I2C_Master_Transmit(&hi2c2, i2cAddr, &dummy, 1, 5);
 80170fc:	7b7b      	ldrb	r3, [r7, #13]
 80170fe:	b299      	uxth	r1, r3
 8017100:	f107 020a 	add.w	r2, r7, #10
 8017104:	2305      	movs	r3, #5
 8017106:	9300      	str	r3, [sp, #0]
 8017108:	2301      	movs	r3, #1
 801710a:	4828      	ldr	r0, [pc, #160]	@ (80171ac <_ZN15IKARUS_Firmware10helperTaskEv+0xc8>)
 801710c:	f7f0 f80e 	bl	800712c <HAL_I2C_Master_Transmit>
 8017110:	4603      	mov	r3, r0
 8017112:	733b      	strb	r3, [r7, #12]

		if (result == HAL_OK) {
 8017114:	7b3b      	ldrb	r3, [r7, #12]
 8017116:	2b00      	cmp	r3, #0
 8017118:	d102      	bne.n	8017120 <_ZN15IKARUS_Firmware10helperTaskEv+0x3c>
			uint8_t test = 1;
 801711a:	2301      	movs	r3, #1
 801711c:	72fb      	strb	r3, [r7, #11]
 801711e:	e022      	b.n	8017166 <_ZN15IKARUS_Firmware10helperTaskEv+0x82>
		} else if (result == HAL_BUSY) {
 8017120:	7b3b      	ldrb	r3, [r7, #12]
 8017122:	2b02      	cmp	r3, #2
 8017124:	d11f      	bne.n	8017166 <_ZN15IKARUS_Firmware10helperTaskEv+0x82>
			// Bus hngt, resetten
			if (__HAL_I2C_GET_FLAG(&hi2c2, I2C_FLAG_BUSY)) {
 8017126:	4b21      	ldr	r3, [pc, #132]	@ (80171ac <_ZN15IKARUS_Firmware10helperTaskEv+0xc8>)
 8017128:	681b      	ldr	r3, [r3, #0]
 801712a:	699b      	ldr	r3, [r3, #24]
 801712c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8017130:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8017134:	bf0c      	ite	eq
 8017136:	2301      	moveq	r3, #1
 8017138:	2300      	movne	r3, #0
 801713a:	b2db      	uxtb	r3, r3
 801713c:	2b00      	cmp	r3, #0
 801713e:	d012      	beq.n	8017166 <_ZN15IKARUS_Firmware10helperTaskEv+0x82>
				__HAL_I2C_DISABLE(&hi2c2);
 8017140:	4b1a      	ldr	r3, [pc, #104]	@ (80171ac <_ZN15IKARUS_Firmware10helperTaskEv+0xc8>)
 8017142:	681b      	ldr	r3, [r3, #0]
 8017144:	681a      	ldr	r2, [r3, #0]
 8017146:	4b19      	ldr	r3, [pc, #100]	@ (80171ac <_ZN15IKARUS_Firmware10helperTaskEv+0xc8>)
 8017148:	681b      	ldr	r3, [r3, #0]
 801714a:	f022 0201 	bic.w	r2, r2, #1
 801714e:	601a      	str	r2, [r3, #0]
				HAL_Delay(1);
 8017150:	2001      	movs	r0, #1
 8017152:	f7eb ff6b 	bl	800302c <HAL_Delay>
				__HAL_I2C_ENABLE(&hi2c2);
 8017156:	4b15      	ldr	r3, [pc, #84]	@ (80171ac <_ZN15IKARUS_Firmware10helperTaskEv+0xc8>)
 8017158:	681b      	ldr	r3, [r3, #0]
 801715a:	681a      	ldr	r2, [r3, #0]
 801715c:	4b13      	ldr	r3, [pc, #76]	@ (80171ac <_ZN15IKARUS_Firmware10helperTaskEv+0xc8>)
 801715e:	681b      	ldr	r3, [r3, #0]
 8017160:	f042 0201 	orr.w	r2, r2, #1
 8017164:	601a      	str	r2, [r3, #0]
			}
		}

		HAL_Delay(2);
 8017166:	2002      	movs	r0, #2
 8017168:	f7eb ff60 	bl	800302c <HAL_Delay>
	for (uint8_t addr = 1; addr < 127; addr++) {
 801716c:	7bfb      	ldrb	r3, [r7, #15]
 801716e:	3301      	adds	r3, #1
 8017170:	73fb      	strb	r3, [r7, #15]
 8017172:	7bfb      	ldrb	r3, [r7, #15]
 8017174:	2b7e      	cmp	r3, #126	@ 0x7e
 8017176:	d9bc      	bls.n	80170f2 <_ZN15IKARUS_Firmware10helperTaskEv+0xe>
	}

	HAL_StatusTypeDef status;
	status = this->init();
 8017178:	6878      	ldr	r0, [r7, #4]
 801717a:	f000 f819 	bl	80171b0 <_ZN15IKARUS_Firmware4initEv>
 801717e:	4603      	mov	r3, r0
 8017180:	73bb      	strb	r3, [r7, #14]
	if (status == HAL_ERROR) {
 8017182:	7bbb      	ldrb	r3, [r7, #14]
 8017184:	2b01      	cmp	r3, #1
 8017186:	d00b      	beq.n	80171a0 <_ZN15IKARUS_Firmware10helperTaskEv+0xbc>
		//TODO: Error Handling
		return;
	}
	status = this->start();
 8017188:	6878      	ldr	r0, [r7, #4]
 801718a:	f000 f891 	bl	80172b0 <_ZN15IKARUS_Firmware5startEv>
 801718e:	4603      	mov	r3, r0
 8017190:	73bb      	strb	r3, [r7, #14]
	if (status == HAL_ERROR) {
 8017192:	7bbb      	ldrb	r3, [r7, #14]
 8017194:	2b01      	cmp	r3, #1
 8017196:	d005      	beq.n	80171a4 <_ZN15IKARUS_Firmware10helperTaskEv+0xc0>
	}
//tasks always have to run infinity unless they are deleted correctly -> otherwise jumps into a fault handler
//    for (;;) {
//        osDelay(10);
//    }
	vTaskDelete(NULL); //stop task because right now it is not needed anymore
 8017198:	2000      	movs	r0, #0
 801719a:	f7fb fd3f 	bl	8012c1c <vTaskDelete>
 801719e:	e002      	b.n	80171a6 <_ZN15IKARUS_Firmware10helperTaskEv+0xc2>
		return;
 80171a0:	bf00      	nop
 80171a2:	e000      	b.n	80171a6 <_ZN15IKARUS_Firmware10helperTaskEv+0xc2>
		return;
 80171a4:	bf00      	nop

}
 80171a6:	3710      	adds	r7, #16
 80171a8:	46bd      	mov	sp, r7
 80171aa:	bd80      	pop	{r7, pc}
 80171ac:	24000234 	.word	0x24000234

080171b0 <_ZN15IKARUS_Firmware4initEv>:
HAL_StatusTypeDef IKARUS_Firmware::init() {
 80171b0:	b5b0      	push	{r4, r5, r7, lr}
 80171b2:	b09a      	sub	sp, #104	@ 0x68
 80171b4:	af00      	add	r7, sp, #0
 80171b6:	6078      	str	r0, [r7, #4]

	ikarus_communication_config_t ikarus_comm_config = { .huart = &huart7 };
 80171b8:	4b37      	ldr	r3, [pc, #220]	@ (8017298 <_ZN15IKARUS_Firmware4initEv+0xe8>)
 80171ba:	667b      	str	r3, [r7, #100]	@ 0x64
	this->comm.init(ikarus_comm_config);
 80171bc:	687b      	ldr	r3, [r7, #4]
 80171be:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80171c0:	4618      	mov	r0, r3
 80171c2:	f002 f9c1 	bl	8019548 <_ZN27IKARUS_CommunicationManager4initE29ikarus_communication_config_t>
	this->comm.send("Communication ready for commands"); // test communication
 80171c6:	687b      	ldr	r3, [r7, #4]
 80171c8:	4934      	ldr	r1, [pc, #208]	@ (801729c <_ZN15IKARUS_Firmware4initEv+0xec>)
 80171ca:	4618      	mov	r0, r3
 80171cc:	f002 f9d0 	bl	8019570 <_ZN27IKARUS_CommunicationManager4sendEPKc>

	ikarus_logger_config_t logger_config = { .comm = &comm };
 80171d0:	687b      	ldr	r3, [r7, #4]
 80171d2:	663b      	str	r3, [r7, #96]	@ 0x60
	this->logger.init(logger_config);
 80171d4:	687b      	ldr	r3, [r7, #4]
 80171d6:	f503 638b 	add.w	r3, r3, #1112	@ 0x458
 80171da:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80171dc:	4618      	mov	r0, r3
 80171de:	f000 f9f0 	bl	80175c2 <_ZN13IKARUS_Logger4initE22ikarus_logger_config_t>

	motor_controller_config_t motorontrollerConfig = { .htim1 = &htim1,
 80171e2:	4b2f      	ldr	r3, [pc, #188]	@ (80172a0 <_ZN15IKARUS_Firmware4initEv+0xf0>)
 80171e4:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 80171e8:	461d      	mov	r5, r3
 80171ea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80171ec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80171ee:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80171f2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			.channel_1 = TIM_CHANNEL_1, .htim2 = &htim1, .channel_2 =
			TIM_CHANNEL_4, .htim3 = &htim15, .channel_3 = TIM_CHANNEL_1,
			.htim4 = &htim4, .channel_4 = TIM_CHANNEL_3, };
	this->motorController.init(&motorontrollerConfig);
 80171f6:	687b      	ldr	r3, [r7, #4]
 80171f8:	339c      	adds	r3, #156	@ 0x9c
 80171fa:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 80171fe:	4611      	mov	r1, r2
 8017200:	4618      	mov	r0, r3
 8017202:	f000 fac7 	bl	8017794 <_ZN22IKARUS_MotorController4initEP25motor_controller_config_t>

	controller_config_t controllerConfig = {
 8017206:	2300      	movs	r3, #0
 8017208:	63fb      	str	r3, [r7, #60]	@ 0x3c
	//		.motorController = &motorController
			};
	this->controller.init(controllerConfig);
 801720a:	687b      	ldr	r3, [r7, #4]
 801720c:	f503 7305 	add.w	r3, r3, #532	@ 0x214
 8017210:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8017212:	4618      	mov	r0, r3
 8017214:	f7fe f872 	bl	80152fc <_ZN10Controller4initE19controller_config_t>

	//config of the sensors -> initialization in sensors.init()
	ultrasonic_config_t ultrasonicConfig = { .frequence_tim = &htim17,
 8017218:	4b22      	ldr	r3, [pc, #136]	@ (80172a4 <_ZN15IKARUS_Firmware4initEv+0xf4>)
 801721a:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 801721e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8017220:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			.counter_tim = &htim16, .triggerChannel = TIM_CHANNEL_1, .echoPin =
			echo_Pin };
	mpu6050_config_t imuConfig = { .address = MPU6050_ADDR, .hi2c = &hi2c2,
 8017224:	4a20      	ldr	r2, [pc, #128]	@ (80172a8 <_ZN15IKARUS_Firmware4initEv+0xf8>)
 8017226:	f107 0320 	add.w	r3, r7, #32
 801722a:	ca07      	ldmia	r2, {r0, r1, r2}
 801722c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			.acc_range = MPU6050_ACC_RANGE_8G, .gyr_range =
					MPU6050_GYR_RANGE_500, };
	gy271_config_t gyConfig = { .hi2c = &hi2c2, };
 8017230:	f107 0318 	add.w	r3, r7, #24
 8017234:	2200      	movs	r2, #0
 8017236:	601a      	str	r2, [r3, #0]
 8017238:	605a      	str	r2, [r3, #4]
 801723a:	4b1c      	ldr	r3, [pc, #112]	@ (80172ac <_ZN15IKARUS_Firmware4initEv+0xfc>)
 801723c:	61fb      	str	r3, [r7, #28]

	this->sensors.init(&ultrasonicConfig, &imuConfig, &gyConfig);
 801723e:	687b      	ldr	r3, [r7, #4]
 8017240:	f103 00dc 	add.w	r0, r3, #220	@ 0xdc
 8017244:	f107 0318 	add.w	r3, r7, #24
 8017248:	f107 0220 	add.w	r2, r7, #32
 801724c:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8017250:	f001 f836 	bl	80182c0 <_ZN14IKARUS_Sensors4initEP19ultrasonic_config_tP16mpu6050_config_tP14gy271_config_t>

	// Estimation
	ikarus_estimation_config_t estimationConfig = { .sensors = &sensors };
 8017254:	687b      	ldr	r3, [r7, #4]
 8017256:	33dc      	adds	r3, #220	@ 0xdc
 8017258:	617b      	str	r3, [r7, #20]
	this->estimation.init(estimationConfig);
 801725a:	687b      	ldr	r3, [r7, #4]
 801725c:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 8017260:	6979      	ldr	r1, [r7, #20]
 8017262:	4618      	mov	r0, r3
 8017264:	f7ff fc94 	bl	8016b90 <_ZN17IKARUS_Estimation4initE26ikarus_estimation_config_t>

	ikarus_control_init_config_t controlManagerConfig = { .estimation =
			&estimation, .controller = &controller, .motorController =
 8017268:	687b      	ldr	r3, [r7, #4]
 801726a:	f503 730c 	add.w	r3, r3, #560	@ 0x230
			&motorController };
 801726e:	60bb      	str	r3, [r7, #8]
			&estimation, .controller = &controller, .motorController =
 8017270:	687b      	ldr	r3, [r7, #4]
 8017272:	f503 7305 	add.w	r3, r3, #532	@ 0x214
			&motorController };
 8017276:	60fb      	str	r3, [r7, #12]
 8017278:	687b      	ldr	r3, [r7, #4]
 801727a:	339c      	adds	r3, #156	@ 0x9c
 801727c:	613b      	str	r3, [r7, #16]
	this->controlManager.init(controlManagerConfig);
 801727e:	687b      	ldr	r3, [r7, #4]
 8017280:	1d18      	adds	r0, r3, #4
 8017282:	f107 0308 	add.w	r3, r7, #8
 8017286:	cb0e      	ldmia	r3, {r1, r2, r3}
 8017288:	f7fd fe35 	bl	8014ef6 <_ZN21IKARUS_ControlManager4initE28ikarus_control_init_config_t>
	return HAL_OK;
 801728c:	2300      	movs	r3, #0
}
 801728e:	4618      	mov	r0, r3
 8017290:	3768      	adds	r7, #104	@ 0x68
 8017292:	46bd      	mov	sp, r7
 8017294:	bdb0      	pop	{r4, r5, r7, pc}
 8017296:	bf00      	nop
 8017298:	2400092c 	.word	0x2400092c
 801729c:	0801df0c 	.word	0x0801df0c
 80172a0:	0801df30 	.word	0x0801df30
 80172a4:	0801df50 	.word	0x0801df50
 80172a8:	0801df60 	.word	0x0801df60
 80172ac:	24000234 	.word	0x24000234

080172b0 <_ZN15IKARUS_Firmware5startEv>:

HAL_StatusTypeDef IKARUS_Firmware::start() {
 80172b0:	b580      	push	{r7, lr}
 80172b2:	b082      	sub	sp, #8
 80172b4:	af00      	add	r7, sp, #0
 80172b6:	6078      	str	r0, [r7, #4]

	this->motorController.start();
 80172b8:	687b      	ldr	r3, [r7, #4]
 80172ba:	339c      	adds	r3, #156	@ 0x9c
 80172bc:	4618      	mov	r0, r3
 80172be:	f000 fb03 	bl	80178c8 <_ZN22IKARUS_MotorController5startEv>
	this->sensors.start();
 80172c2:	687b      	ldr	r3, [r7, #4]
 80172c4:	33dc      	adds	r3, #220	@ 0xdc
 80172c6:	4618      	mov	r0, r3
 80172c8:	f001 f852 	bl	8018370 <_ZN14IKARUS_Sensors5startEv>
	this->estimation.start();
 80172cc:	687b      	ldr	r3, [r7, #4]
 80172ce:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 80172d2:	4618      	mov	r0, r3
 80172d4:	f7ff fc70 	bl	8016bb8 <_ZN17IKARUS_Estimation5startEv>
	this->controller.start();
 80172d8:	687b      	ldr	r3, [r7, #4]
 80172da:	f503 7305 	add.w	r3, r3, #532	@ 0x214
 80172de:	4618      	mov	r0, r3
 80172e0:	f7fe f81a 	bl	8015318 <_ZN10Controller5startEv>
	this->controlManager.start();
 80172e4:	687b      	ldr	r3, [r7, #4]
 80172e6:	3304      	adds	r3, #4
 80172e8:	4618      	mov	r0, r3
 80172ea:	f7fd fe21 	bl	8014f30 <_ZN21IKARUS_ControlManager5startEv>

	osThreadNew(start_firmware_control_task, (void*) &ikarus_firmware,
 80172ee:	4a08      	ldr	r2, [pc, #32]	@ (8017310 <_ZN15IKARUS_Firmware5startEv+0x60>)
 80172f0:	4908      	ldr	r1, [pc, #32]	@ (8017314 <_ZN15IKARUS_Firmware5startEv+0x64>)
 80172f2:	4809      	ldr	r0, [pc, #36]	@ (8017318 <_ZN15IKARUS_Firmware5startEv+0x68>)
 80172f4:	f7f9 fd60 	bl	8010db8 <osThreadNew>
			&control_task_attributes);

	this->firmware_state = IKARUS_FIRMWARE_STATE_UNARMED;
 80172f8:	687b      	ldr	r3, [r7, #4]
 80172fa:	2200      	movs	r2, #0
 80172fc:	f883 24b0 	strb.w	r2, [r3, #1200]	@ 0x4b0

	//sometimes when too short time after opening new thread -> thread not started
	osDelay(50);
 8017300:	2032      	movs	r0, #50	@ 0x32
 8017302:	f7f9 feba 	bl	801107a <osDelay>
	return HAL_OK;
 8017306:	2300      	movs	r3, #0
}
 8017308:	4618      	mov	r0, r3
 801730a:	3708      	adds	r7, #8
 801730c:	46bd      	mov	sp, r7
 801730e:	bd80      	pop	{r7, pc}
 8017310:	0801e328 	.word	0x0801e328
 8017314:	2401f2c8 	.word	0x2401f2c8
 8017318:	08017551 	.word	0x08017551

0801731c <_ZN15IKARUS_Firmware4taskEv>:

void IKARUS_Firmware::task() {
 801731c:	b580      	push	{r7, lr}
 801731e:	b084      	sub	sp, #16
 8017320:	af00      	add	r7, sp, #0
 8017322:	6078      	str	r0, [r7, #4]

	while (true) {

		switch (this->firmware_state) {
 8017324:	687b      	ldr	r3, [r7, #4]
 8017326:	f993 34b0 	ldrsb.w	r3, [r3, #1200]	@ 0x4b0
 801732a:	2b01      	cmp	r3, #1
 801732c:	f000 80ba 	beq.w	80174a4 <_ZN15IKARUS_Firmware4taskEv+0x188>
 8017330:	2b01      	cmp	r3, #1
 8017332:	dcf7      	bgt.n	8017324 <_ZN15IKARUS_Firmware4taskEv+0x8>
 8017334:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8017338:	f000 8100 	beq.w	801753c <_ZN15IKARUS_Firmware4taskEv+0x220>
 801733c:	2b00      	cmp	r3, #0
 801733e:	d1f1      	bne.n	8017324 <_ZN15IKARUS_Firmware4taskEv+0x8>

		case IKARUS_FIRMWARE_STATE_UNARMED: {

			if (this->controller.special_command != 0) {
 8017340:	687b      	ldr	r3, [r7, #4]
 8017342:	f8b3 3214 	ldrh.w	r3, [r3, #532]	@ 0x214
 8017346:	2b00      	cmp	r3, #0
 8017348:	d070      	beq.n	801742c <_ZN15IKARUS_Firmware4taskEv+0x110>
				switch (this->controller.special_command) {
 801734a:	687b      	ldr	r3, [r7, #4]
 801734c:	f8b3 3214 	ldrh.w	r3, [r3, #532]	@ 0x214
 8017350:	3b01      	subs	r3, #1
 8017352:	2b07      	cmp	r3, #7
 8017354:	d86a      	bhi.n	801742c <_ZN15IKARUS_Firmware4taskEv+0x110>
 8017356:	a201      	add	r2, pc, #4	@ (adr r2, 801735c <_ZN15IKARUS_Firmware4taskEv+0x40>)
 8017358:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801735c:	0801737d 	.word	0x0801737d
 8017360:	08017393 	.word	0x08017393
 8017364:	080173a9 	.word	0x080173a9
 8017368:	080173bf 	.word	0x080173bf
 801736c:	080173d5 	.word	0x080173d5
 8017370:	080173eb 	.word	0x080173eb
 8017374:	08017401 	.word	0x08017401
 8017378:	08017417 	.word	0x08017417
				case MOTOR1_BEEP:
					this->motorController.beepMotor(1);
 801737c:	687b      	ldr	r3, [r7, #4]
 801737e:	339c      	adds	r3, #156	@ 0x9c
 8017380:	2101      	movs	r1, #1
 8017382:	4618      	mov	r0, r3
 8017384:	f000 fbd8 	bl	8017b38 <_ZN22IKARUS_MotorController9beepMotorEh>
					this->controller.special_command = 0;
 8017388:	687b      	ldr	r3, [r7, #4]
 801738a:	2200      	movs	r2, #0
 801738c:	f8a3 2214 	strh.w	r2, [r3, #532]	@ 0x214
					break;
 8017390:	e04c      	b.n	801742c <_ZN15IKARUS_Firmware4taskEv+0x110>
				case MOTOR2_BEEP:
					this->motorController.beepMotor(2);
 8017392:	687b      	ldr	r3, [r7, #4]
 8017394:	339c      	adds	r3, #156	@ 0x9c
 8017396:	2102      	movs	r1, #2
 8017398:	4618      	mov	r0, r3
 801739a:	f000 fbcd 	bl	8017b38 <_ZN22IKARUS_MotorController9beepMotorEh>
					this->controller.special_command = 0;
 801739e:	687b      	ldr	r3, [r7, #4]
 80173a0:	2200      	movs	r2, #0
 80173a2:	f8a3 2214 	strh.w	r2, [r3, #532]	@ 0x214
					break;
 80173a6:	e041      	b.n	801742c <_ZN15IKARUS_Firmware4taskEv+0x110>
				case MOTOR3_BEEP:
					this->motorController.beepMotor(3);
 80173a8:	687b      	ldr	r3, [r7, #4]
 80173aa:	339c      	adds	r3, #156	@ 0x9c
 80173ac:	2103      	movs	r1, #3
 80173ae:	4618      	mov	r0, r3
 80173b0:	f000 fbc2 	bl	8017b38 <_ZN22IKARUS_MotorController9beepMotorEh>
					this->controller.special_command = 0;
 80173b4:	687b      	ldr	r3, [r7, #4]
 80173b6:	2200      	movs	r2, #0
 80173b8:	f8a3 2214 	strh.w	r2, [r3, #532]	@ 0x214
					break;
 80173bc:	e036      	b.n	801742c <_ZN15IKARUS_Firmware4taskEv+0x110>
				case MOTOR4_BEEP:
					this->motorController.beepMotor(4);
 80173be:	687b      	ldr	r3, [r7, #4]
 80173c0:	339c      	adds	r3, #156	@ 0x9c
 80173c2:	2104      	movs	r1, #4
 80173c4:	4618      	mov	r0, r3
 80173c6:	f000 fbb7 	bl	8017b38 <_ZN22IKARUS_MotorController9beepMotorEh>
					this->controller.special_command = 0;
 80173ca:	687b      	ldr	r3, [r7, #4]
 80173cc:	2200      	movs	r2, #0
 80173ce:	f8a3 2214 	strh.w	r2, [r3, #532]	@ 0x214
					break;
 80173d2:	e02b      	b.n	801742c <_ZN15IKARUS_Firmware4taskEv+0x110>
				case MOTOR1_REVERSE_SPIN:
					motorController.reverseMotorSpin(1);
 80173d4:	687b      	ldr	r3, [r7, #4]
 80173d6:	339c      	adds	r3, #156	@ 0x9c
 80173d8:	2101      	movs	r1, #1
 80173da:	4618      	mov	r0, r3
 80173dc:	f000 fc02 	bl	8017be4 <_ZN22IKARUS_MotorController16reverseMotorSpinEh>
					this->controller.special_command = 0;
 80173e0:	687b      	ldr	r3, [r7, #4]
 80173e2:	2200      	movs	r2, #0
 80173e4:	f8a3 2214 	strh.w	r2, [r3, #532]	@ 0x214
					break;
 80173e8:	e020      	b.n	801742c <_ZN15IKARUS_Firmware4taskEv+0x110>
				case MOTOR2_REVERSE_SPIN:
					motorController.reverseMotorSpin(2);
 80173ea:	687b      	ldr	r3, [r7, #4]
 80173ec:	339c      	adds	r3, #156	@ 0x9c
 80173ee:	2102      	movs	r1, #2
 80173f0:	4618      	mov	r0, r3
 80173f2:	f000 fbf7 	bl	8017be4 <_ZN22IKARUS_MotorController16reverseMotorSpinEh>
					this->controller.special_command = 0;
 80173f6:	687b      	ldr	r3, [r7, #4]
 80173f8:	2200      	movs	r2, #0
 80173fa:	f8a3 2214 	strh.w	r2, [r3, #532]	@ 0x214
					break;
 80173fe:	e015      	b.n	801742c <_ZN15IKARUS_Firmware4taskEv+0x110>
				case MOTOR3_REVERSE_SPIN:
					motorController.reverseMotorSpin(3);
 8017400:	687b      	ldr	r3, [r7, #4]
 8017402:	339c      	adds	r3, #156	@ 0x9c
 8017404:	2103      	movs	r1, #3
 8017406:	4618      	mov	r0, r3
 8017408:	f000 fbec 	bl	8017be4 <_ZN22IKARUS_MotorController16reverseMotorSpinEh>
					this->controller.special_command = 0;
 801740c:	687b      	ldr	r3, [r7, #4]
 801740e:	2200      	movs	r2, #0
 8017410:	f8a3 2214 	strh.w	r2, [r3, #532]	@ 0x214
					break;
 8017414:	e00a      	b.n	801742c <_ZN15IKARUS_Firmware4taskEv+0x110>
				case MOTOR4_REVERSE_SPIN:
					motorController.reverseMotorSpin(4);
 8017416:	687b      	ldr	r3, [r7, #4]
 8017418:	339c      	adds	r3, #156	@ 0x9c
 801741a:	2104      	movs	r1, #4
 801741c:	4618      	mov	r0, r3
 801741e:	f000 fbe1 	bl	8017be4 <_ZN22IKARUS_MotorController16reverseMotorSpinEh>
					this->controller.special_command = 0;
 8017422:	687b      	ldr	r3, [r7, #4]
 8017424:	2200      	movs	r2, #0
 8017426:	f8a3 2214 	strh.w	r2, [r3, #532]	@ 0x214
					break;
 801742a:	bf00      	nop

				}
			}

			uint8_t status = 1;
 801742c:	2301      	movs	r3, #1
 801742e:	73fb      	strb	r3, [r7, #15]

			if (this->controller.getArmedStatus()) {
 8017430:	687b      	ldr	r3, [r7, #4]
 8017432:	f503 7305 	add.w	r3, r3, #532	@ 0x214
 8017436:	4618      	mov	r0, r3
 8017438:	f7ff fdf4 	bl	8017024 <_ZN10Controller14getArmedStatusEv>
 801743c:	4603      	mov	r3, r0
 801743e:	2b00      	cmp	r3, #0
 8017440:	d02c      	beq.n	801749c <_ZN15IKARUS_Firmware4taskEv+0x180>
				for (uint8_t i = 0; i < 160; i++) {
 8017442:	2300      	movs	r3, #0
 8017444:	73bb      	strb	r3, [r7, #14]
 8017446:	e019      	b.n	801747c <_ZN15IKARUS_Firmware4taskEv+0x160>
					if (!this->controller.getArmedStatus()) {
 8017448:	687b      	ldr	r3, [r7, #4]
 801744a:	f503 7305 	add.w	r3, r3, #532	@ 0x214
 801744e:	4618      	mov	r0, r3
 8017450:	f7ff fde8 	bl	8017024 <_ZN10Controller14getArmedStatusEv>
 8017454:	4603      	mov	r3, r0
 8017456:	f083 0301 	eor.w	r3, r3, #1
 801745a:	b2db      	uxtb	r3, r3
 801745c:	2b00      	cmp	r3, #0
 801745e:	d002      	beq.n	8017466 <_ZN15IKARUS_Firmware4taskEv+0x14a>
						status = 0;
 8017460:	2300      	movs	r3, #0
 8017462:	73fb      	strb	r3, [r7, #15]
						break;
 8017464:	e00d      	b.n	8017482 <_ZN15IKARUS_Firmware4taskEv+0x166>
					}

					this->motorController.update();
 8017466:	687b      	ldr	r3, [r7, #4]
 8017468:	339c      	adds	r3, #156	@ 0x9c
 801746a:	4618      	mov	r0, r3
 801746c:	f000 fa5a 	bl	8017924 <_ZN22IKARUS_MotorController6updateEv>
					osDelay(25);
 8017470:	2019      	movs	r0, #25
 8017472:	f7f9 fe02 	bl	801107a <osDelay>
				for (uint8_t i = 0; i < 160; i++) {
 8017476:	7bbb      	ldrb	r3, [r7, #14]
 8017478:	3301      	adds	r3, #1
 801747a:	73bb      	strb	r3, [r7, #14]
 801747c:	7bbb      	ldrb	r3, [r7, #14]
 801747e:	2b9f      	cmp	r3, #159	@ 0x9f
 8017480:	d9e2      	bls.n	8017448 <_ZN15IKARUS_Firmware4taskEv+0x12c>
				}

				if (status) {
 8017482:	7bfb      	ldrb	r3, [r7, #15]
 8017484:	2b00      	cmp	r3, #0
 8017486:	d009      	beq.n	801749c <_ZN15IKARUS_Firmware4taskEv+0x180>
					this->firmware_state = IKARUS_FIRMWARE_STATE_RUNNING;
 8017488:	687b      	ldr	r3, [r7, #4]
 801748a:	2201      	movs	r2, #1
 801748c:	f883 24b0 	strb.w	r2, [r3, #1200]	@ 0x4b0
					HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8017490:	2201      	movs	r2, #1
 8017492:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8017496:	482c      	ldr	r0, [pc, #176]	@ (8017548 <_ZN15IKARUS_Firmware4taskEv+0x22c>)
 8017498:	f7ef fd78 	bl	8006f8c <HAL_GPIO_WritePin>
				}
			}

			osDelay(25);
 801749c:	2019      	movs	r0, #25
 801749e:	f7f9 fdec 	bl	801107a <osDelay>
			break;
 80174a2:	e050      	b.n	8017546 <_ZN15IKARUS_Firmware4taskEv+0x22a>
		}

		case IKARUS_FIRMWARE_STATE_RUNNING: {
			if (!this->controller.getArmedStatus()) {
 80174a4:	687b      	ldr	r3, [r7, #4]
 80174a6:	f503 7305 	add.w	r3, r3, #532	@ 0x214
 80174aa:	4618      	mov	r0, r3
 80174ac:	f7ff fdba 	bl	8017024 <_ZN10Controller14getArmedStatusEv>
 80174b0:	4603      	mov	r3, r0
 80174b2:	f083 0301 	eor.w	r3, r3, #1
 80174b6:	b2db      	uxtb	r3, r3
 80174b8:	2b00      	cmp	r3, #0
 80174ba:	d01a      	beq.n	80174f2 <_ZN15IKARUS_Firmware4taskEv+0x1d6>
				this->firmware_state = IKARUS_FIRMWARE_STATE_UNARMED;
 80174bc:	687b      	ldr	r3, [r7, #4]
 80174be:	2200      	movs	r2, #0
 80174c0:	f883 24b0 	strb.w	r2, [r3, #1200]	@ 0x4b0
				HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80174c4:	2200      	movs	r2, #0
 80174c6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80174ca:	481f      	ldr	r0, [pc, #124]	@ (8017548 <_ZN15IKARUS_Firmware4taskEv+0x22c>)
 80174cc:	f7ef fd5e 	bl	8006f8c <HAL_GPIO_WritePin>
				this->motorController.setThrust(0, 0, 0, 0);
 80174d0:	687b      	ldr	r3, [r7, #4]
 80174d2:	339c      	adds	r3, #156	@ 0x9c
 80174d4:	eddf 1a1d 	vldr	s3, [pc, #116]	@ 801754c <_ZN15IKARUS_Firmware4taskEv+0x230>
 80174d8:	ed9f 1a1c 	vldr	s2, [pc, #112]	@ 801754c <_ZN15IKARUS_Firmware4taskEv+0x230>
 80174dc:	eddf 0a1b 	vldr	s1, [pc, #108]	@ 801754c <_ZN15IKARUS_Firmware4taskEv+0x230>
 80174e0:	ed9f 0a1a 	vldr	s0, [pc, #104]	@ 801754c <_ZN15IKARUS_Firmware4taskEv+0x230>
 80174e4:	4618      	mov	r0, r3
 80174e6:	f000 fa6b 	bl	80179c0 <_ZN22IKARUS_MotorController9setThrustEffff>
				osDelay(25);
 80174ea:	2019      	movs	r0, #25
 80174ec:	f7f9 fdc5 	bl	801107a <osDelay>
				break;
 80174f0:	e029      	b.n	8017546 <_ZN15IKARUS_Firmware4taskEv+0x22a>
			}

			this->controlManager.update();
 80174f2:	687b      	ldr	r3, [r7, #4]
 80174f4:	3304      	adds	r3, #4
 80174f6:	4618      	mov	r0, r3
 80174f8:	f7fd fd79 	bl	8014fee <_ZN21IKARUS_ControlManager6updateEv>
			this->motorController.update();
 80174fc:	687b      	ldr	r3, [r7, #4]
 80174fe:	339c      	adds	r3, #156	@ 0x9c
 8017500:	4618      	mov	r0, r3
 8017502:	f000 fa0f 	bl	8017924 <_ZN22IKARUS_MotorController6updateEv>

			this->samples_counter++;
 8017506:	687b      	ldr	r3, [r7, #4]
 8017508:	f8b3 34b2 	ldrh.w	r3, [r3, #1202]	@ 0x4b2
 801750c:	3301      	adds	r3, #1
 801750e:	b29a      	uxth	r2, r3
 8017510:	687b      	ldr	r3, [r7, #4]
 8017512:	f8a3 24b2 	strh.w	r2, [r3, #1202]	@ 0x4b2
			if (this->samples_counter >= 10) {
 8017516:	687b      	ldr	r3, [r7, #4]
 8017518:	f8b3 34b2 	ldrh.w	r3, [r3, #1202]	@ 0x4b2
 801751c:	2b09      	cmp	r3, #9
 801751e:	d909      	bls.n	8017534 <_ZN15IKARUS_Firmware4taskEv+0x218>
				this->samples_counter = 0;
 8017520:	687b      	ldr	r3, [r7, #4]
 8017522:	2200      	movs	r2, #0
 8017524:	f8a3 24b2 	strh.w	r2, [r3, #1202]	@ 0x4b2

				this->logger.sendLog();
 8017528:	687b      	ldr	r3, [r7, #4]
 801752a:	f503 638b 	add.w	r3, r3, #1112	@ 0x458
 801752e:	4618      	mov	r0, r3
 8017530:	f000 f856 	bl	80175e0 <_ZN13IKARUS_Logger7sendLogEv>
			}

			// Wait until next cycle
			osDelay(25);
 8017534:	2019      	movs	r0, #25
 8017536:	f7f9 fda0 	bl	801107a <osDelay>
			break;
 801753a:	e004      	b.n	8017546 <_ZN15IKARUS_Firmware4taskEv+0x22a>
		}

		case IKARUS_FIRMWARE_STATE_ERROR: {
			//TODO
			while (1) {
				osDelay(1000);
 801753c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8017540:	f7f9 fd9b 	bl	801107a <osDelay>
 8017544:	e7fa      	b.n	801753c <_ZN15IKARUS_Firmware4taskEv+0x220>
			}
			break;
		}

		} // switch
	} // while
 8017546:	e6ed      	b.n	8017324 <_ZN15IKARUS_Firmware4taskEv+0x8>
 8017548:	58021000 	.word	0x58021000
 801754c:	00000000 	.word	0x00000000

08017550 <start_firmware_control_task>:
}

void start_firmware_control_task(void *argument) {
 8017550:	b580      	push	{r7, lr}
 8017552:	b084      	sub	sp, #16
 8017554:	af00      	add	r7, sp, #0
 8017556:	6078      	str	r0, [r7, #4]
	IKARUS_Firmware *firmware = (IKARUS_Firmware*) argument;
 8017558:	687b      	ldr	r3, [r7, #4]
 801755a:	60fb      	str	r3, [r7, #12]
	firmware->task();
 801755c:	68f8      	ldr	r0, [r7, #12]
 801755e:	f7ff fedd 	bl	801731c <_ZN15IKARUS_Firmware4taskEv>
}
 8017562:	bf00      	nop
 8017564:	3710      	adds	r7, #16
 8017566:	46bd      	mov	sp, r7
 8017568:	bd80      	pop	{r7, pc}
	...

0801756c <_Z41__static_initialization_and_destruction_0v>:
 801756c:	b580      	push	{r7, lr}
 801756e:	af00      	add	r7, sp, #0
IKARUS_Firmware ikarus_firmware;
 8017570:	4802      	ldr	r0, [pc, #8]	@ (801757c <_Z41__static_initialization_and_destruction_0v+0x10>)
 8017572:	f7ff fd80 	bl	8017076 <_ZN15IKARUS_FirmwareC1Ev>
}
 8017576:	bf00      	nop
 8017578:	bd80      	pop	{r7, pc}
 801757a:	bf00      	nop
 801757c:	2401f2c8 	.word	0x2401f2c8

08017580 <_GLOBAL__sub_I_ikarus_firmware>:
 8017580:	b580      	push	{r7, lr}
 8017582:	af00      	add	r7, sp, #0
 8017584:	f7ff fff2 	bl	801756c <_Z41__static_initialization_and_destruction_0v>
 8017588:	bd80      	pop	{r7, pc}

0801758a <_ZN21IKARUS_ControlManager10getOutputsEv>:

	void reset();

	void update();

	ikarus_control_outputs_t getOutputs(){
 801758a:	b480      	push	{r7}
 801758c:	b083      	sub	sp, #12
 801758e:	af00      	add	r7, sp, #0
 8017590:	6078      	str	r0, [r7, #4]
 8017592:	6039      	str	r1, [r7, #0]
        return this->_output;
 8017594:	687a      	ldr	r2, [r7, #4]
 8017596:	683b      	ldr	r3, [r7, #0]
 8017598:	3370      	adds	r3, #112	@ 0x70
 801759a:	cb03      	ldmia	r3!, {r0, r1}
 801759c:	6010      	str	r0, [r2, #0]
 801759e:	6051      	str	r1, [r2, #4]
    }
 80175a0:	6878      	ldr	r0, [r7, #4]
 80175a2:	370c      	adds	r7, #12
 80175a4:	46bd      	mov	sp, r7
 80175a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80175aa:	4770      	bx	lr

080175ac <_ZN13IKARUS_LoggerC1Ev>:
#include "logger.h"
#include "firmware.hpp"

extern IKARUS_Firmware ikarus_firmware;

IKARUS_Logger::IKARUS_Logger() {
 80175ac:	b480      	push	{r7}
 80175ae:	b083      	sub	sp, #12
 80175b0:	af00      	add	r7, sp, #0
 80175b2:	6078      	str	r0, [r7, #4]
}
 80175b4:	687b      	ldr	r3, [r7, #4]
 80175b6:	4618      	mov	r0, r3
 80175b8:	370c      	adds	r7, #12
 80175ba:	46bd      	mov	sp, r7
 80175bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80175c0:	4770      	bx	lr

080175c2 <_ZN13IKARUS_Logger4initE22ikarus_logger_config_t>:
void IKARUS_Logger::init(ikarus_logger_config_t config) {
 80175c2:	b480      	push	{r7}
 80175c4:	b083      	sub	sp, #12
 80175c6:	af00      	add	r7, sp, #0
 80175c8:	6078      	str	r0, [r7, #4]
 80175ca:	6039      	str	r1, [r7, #0]
	this->comm = config.comm;
 80175cc:	683a      	ldr	r2, [r7, #0]
 80175ce:	687b      	ldr	r3, [r7, #4]
 80175d0:	601a      	str	r2, [r3, #0]
}
 80175d2:	bf00      	nop
 80175d4:	370c      	adds	r7, #12
 80175d6:	46bd      	mov	sp, r7
 80175d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80175dc:	4770      	bx	lr
	...

080175e0 <_ZN13IKARUS_Logger7sendLogEv>:
void IKARUS_Logger::sendLog() {
 80175e0:	b5b0      	push	{r4, r5, r7, lr}
 80175e2:	b08c      	sub	sp, #48	@ 0x30
 80175e4:	af00      	add	r7, sp, #0
 80175e6:	62f8      	str	r0, [r7, #44]	@ 0x2c
	//TODO implement logging functionality
	_data.sensors = ikarus_firmware.sensors.getData();
 80175e8:	6afc      	ldr	r4, [r7, #44]	@ 0x2c
 80175ea:	463b      	mov	r3, r7
 80175ec:	4921      	ldr	r1, [pc, #132]	@ (8017674 <_ZN13IKARUS_Logger7sendLogEv+0x94>)
 80175ee:	4618      	mov	r0, r3
 80175f0:	f000 feda 	bl	80183a8 <_ZN14IKARUS_Sensors7getDataEv>
 80175f4:	3404      	adds	r4, #4
 80175f6:	463d      	mov	r5, r7
 80175f8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80175fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80175fc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80175fe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8017600:	e895 0003 	ldmia.w	r5, {r0, r1}
 8017604:	e884 0003 	stmia.w	r4, {r0, r1}
	_data.estimation = ikarus_firmware.estimation.getStateEstimation();
 8017608:	6afc      	ldr	r4, [r7, #44]	@ 0x2c
 801760a:	463b      	mov	r3, r7
 801760c:	491a      	ldr	r1, [pc, #104]	@ (8017678 <_ZN13IKARUS_Logger7sendLogEv+0x98>)
 801760e:	4618      	mov	r0, r3
 8017610:	f7ff fcce 	bl	8016fb0 <_ZN17IKARUS_Estimation18getStateEstimationEv>
 8017614:	342c      	adds	r4, #44	@ 0x2c
 8017616:	463d      	mov	r5, r7
 8017618:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801761a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801761c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8017620:	e884 0003 	stmia.w	r4, {r0, r1}
	_data.controller_inputs = ikarus_firmware.controller.getControlInputs();
 8017624:	6afc      	ldr	r4, [r7, #44]	@ 0x2c
 8017626:	4815      	ldr	r0, [pc, #84]	@ (801767c <_ZN13IKARUS_Logger7sendLogEv+0x9c>)
 8017628:	f7fd fe92 	bl	8015350 <_ZN10Controller16getControlInputsEv>
 801762c:	eef0 6a40 	vmov.f32	s13, s0
 8017630:	eeb0 7a60 	vmov.f32	s14, s1
 8017634:	eef0 7a41 	vmov.f32	s15, s2
 8017638:	edc4 6a13 	vstr	s13, [r4, #76]	@ 0x4c
 801763c:	ed84 7a14 	vstr	s14, [r4, #80]	@ 0x50
 8017640:	edc4 7a15 	vstr	s15, [r4, #84]	@ 0x54
	_data.control_outputs = ikarus_firmware.controlManager.getOutputs();
 8017644:	6afc      	ldr	r4, [r7, #44]	@ 0x2c
 8017646:	463b      	mov	r3, r7
 8017648:	490d      	ldr	r1, [pc, #52]	@ (8017680 <_ZN13IKARUS_Logger7sendLogEv+0xa0>)
 801764a:	4618      	mov	r0, r3
 801764c:	f7ff ff9d 	bl	801758a <_ZN21IKARUS_ControlManager10getOutputsEv>
 8017650:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8017654:	463a      	mov	r2, r7
 8017656:	6810      	ldr	r0, [r2, #0]
 8017658:	6851      	ldr	r1, [r2, #4]
 801765a:	c303      	stmia	r3!, {r0, r1}

	this->comm->sendSample(&_data);
 801765c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801765e:	681a      	ldr	r2, [r3, #0]
 8017660:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017662:	3304      	adds	r3, #4
 8017664:	4619      	mov	r1, r3
 8017666:	4610      	mov	r0, r2
 8017668:	f001 ff9c 	bl	80195a4 <_ZN27IKARUS_CommunicationManager10sendSampleEP17ikarus_log_data_t>


}
 801766c:	bf00      	nop
 801766e:	3730      	adds	r7, #48	@ 0x30
 8017670:	46bd      	mov	sp, r7
 8017672:	bdb0      	pop	{r4, r5, r7, pc}
 8017674:	2401f3a4 	.word	0x2401f3a4
 8017678:	2401f4f8 	.word	0x2401f4f8
 801767c:	2401f4dc 	.word	0x2401f4dc
 8017680:	2401f2cc 	.word	0x2401f2cc

08017684 <_ZN5MotorC1Ev>:
// Motor.cpp
#include "Motor.hpp"
#include "main.h"

Motor::Motor() {}
 8017684:	b580      	push	{r7, lr}
 8017686:	b082      	sub	sp, #8
 8017688:	af00      	add	r7, sp, #0
 801768a:	6078      	str	r0, [r7, #4]
 801768c:	687b      	ldr	r3, [r7, #4]
 801768e:	2200      	movs	r2, #0
 8017690:	811a      	strh	r2, [r3, #8]
 8017692:	687b      	ldr	r3, [r7, #4]
 8017694:	330c      	adds	r3, #12
 8017696:	2244      	movs	r2, #68	@ 0x44
 8017698:	2100      	movs	r1, #0
 801769a:	4618      	mov	r0, r3
 801769c:	f005 faaa 	bl	801cbf4 <memset>
 80176a0:	687b      	ldr	r3, [r7, #4]
 80176a2:	4618      	mov	r0, r3
 80176a4:	3708      	adds	r7, #8
 80176a6:	46bd      	mov	sp, r7
 80176a8:	bd80      	pop	{r7, pc}

080176aa <_ZN5Motor4initE14motor_config_t>:

void Motor::init(motor_config_t config) {
 80176aa:	b480      	push	{r7}
 80176ac:	b085      	sub	sp, #20
 80176ae:	af00      	add	r7, sp, #0
 80176b0:	60f8      	str	r0, [r7, #12]
 80176b2:	1d3b      	adds	r3, r7, #4
 80176b4:	e883 0006 	stmia.w	r3, {r1, r2}
	_htim = config.htim;
 80176b8:	687a      	ldr	r2, [r7, #4]
 80176ba:	68fb      	ldr	r3, [r7, #12]
 80176bc:	601a      	str	r2, [r3, #0]
	_channel = config.channel;
 80176be:	68ba      	ldr	r2, [r7, #8]
 80176c0:	68fb      	ldr	r3, [r7, #12]
 80176c2:	605a      	str	r2, [r3, #4]
	_signal = 0;
 80176c4:	68fb      	ldr	r3, [r7, #12]
 80176c6:	2200      	movs	r2, #0
 80176c8:	811a      	strh	r2, [r3, #8]
}
 80176ca:	bf00      	nop
 80176cc:	3714      	adds	r7, #20
 80176ce:	46bd      	mov	sp, r7
 80176d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80176d4:	4770      	bx	lr

080176d6 <_ZN5Motor5startEv>:

bool Motor::start() {
 80176d6:	b480      	push	{r7}
 80176d8:	b083      	sub	sp, #12
 80176da:	af00      	add	r7, sp, #0
 80176dc:	6078      	str	r0, [r7, #4]
	//ToDO
	return true;
 80176de:	2301      	movs	r3, #1
}
 80176e0:	4618      	mov	r0, r3
 80176e2:	370c      	adds	r7, #12
 80176e4:	46bd      	mov	sp, r7
 80176e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80176ea:	4770      	bx	lr

080176ec <_ZN5Motor9setSignalEt>:

void Motor::setSignal(uint16_t value) {
 80176ec:	b480      	push	{r7}
 80176ee:	b083      	sub	sp, #12
 80176f0:	af00      	add	r7, sp, #0
 80176f2:	6078      	str	r0, [r7, #4]
 80176f4:	460b      	mov	r3, r1
 80176f6:	807b      	strh	r3, [r7, #2]
    _signal = value;
 80176f8:	687b      	ldr	r3, [r7, #4]
 80176fa:	887a      	ldrh	r2, [r7, #2]
 80176fc:	811a      	strh	r2, [r3, #8]
}
 80176fe:	bf00      	nop
 8017700:	370c      	adds	r7, #12
 8017702:	46bd      	mov	sp, r7
 8017704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017708:	4770      	bx	lr

0801770a <_ZN5Motor9updatePWMEv>:

void Motor::updatePWM() {
 801770a:	b580      	push	{r7, lr}
 801770c:	b082      	sub	sp, #8
 801770e:	af00      	add	r7, sp, #0
 8017710:	6078      	str	r0, [r7, #4]
    prepare_dshot_buffer(_signal, _dshotBuffer);
 8017712:	687b      	ldr	r3, [r7, #4]
 8017714:	891a      	ldrh	r2, [r3, #8]
 8017716:	687b      	ldr	r3, [r7, #4]
 8017718:	330c      	adds	r3, #12
 801771a:	4619      	mov	r1, r3
 801771c:	4610      	mov	r0, r2
 801771e:	f002 fcc7 	bl	801a0b0 <_Z20prepare_dshot_buffertPm>
    if (HAL_TIM_PWM_Start_DMA(_htim, _channel, _dshotBuffer, 17)) {
 8017722:	687b      	ldr	r3, [r7, #4]
 8017724:	6818      	ldr	r0, [r3, #0]
 8017726:	687b      	ldr	r3, [r7, #4]
 8017728:	6859      	ldr	r1, [r3, #4]
 801772a:	687b      	ldr	r3, [r7, #4]
 801772c:	f103 020c 	add.w	r2, r3, #12
 8017730:	2311      	movs	r3, #17
 8017732:	f7f5 fcb1 	bl	800d098 <HAL_TIM_PWM_Start_DMA>
 8017736:	4603      	mov	r3, r0
 8017738:	2b00      	cmp	r3, #0
 801773a:	bf14      	ite	ne
 801773c:	2301      	movne	r3, #1
 801773e:	2300      	moveq	r3, #0
 8017740:	b2db      	uxtb	r3, r3
 8017742:	2b00      	cmp	r3, #0
 8017744:	d001      	beq.n	801774a <_ZN5Motor9updatePWMEv+0x40>
        Error_Handler();
 8017746:	f7e9 fd47 	bl	80011d8 <Error_Handler>
    }
}
 801774a:	bf00      	nop
 801774c:	3708      	adds	r7, #8
 801774e:	46bd      	mov	sp, r7
 8017750:	bd80      	pop	{r7, pc}

08017752 <_ZN22IKARUS_MotorControllerC1Ev>:
// MotorController.cpp
#include "MotorController.hpp"
#include "firmware.hpp"

IKARUS_MotorController::IKARUS_MotorController() {
 8017752:	b480      	push	{r7}
 8017754:	b083      	sub	sp, #12
 8017756:	af00      	add	r7, sp, #0
 8017758:	6078      	str	r0, [r7, #4]
 801775a:	687b      	ldr	r3, [r7, #4]
 801775c:	2200      	movs	r2, #0
 801775e:	801a      	strh	r2, [r3, #0]
 8017760:	687b      	ldr	r3, [r7, #4]
 8017762:	2200      	movs	r2, #0
 8017764:	805a      	strh	r2, [r3, #2]
 8017766:	687b      	ldr	r3, [r7, #4]
 8017768:	2200      	movs	r2, #0
 801776a:	809a      	strh	r2, [r3, #4]
 801776c:	687b      	ldr	r3, [r7, #4]
 801776e:	2200      	movs	r2, #0
 8017770:	80da      	strh	r2, [r3, #6]
 8017772:	687b      	ldr	r3, [r7, #4]
 8017774:	3308      	adds	r3, #8
 8017776:	2200      	movs	r2, #0
 8017778:	601a      	str	r2, [r3, #0]
 801777a:	605a      	str	r2, [r3, #4]
 801777c:	609a      	str	r2, [r3, #8]
 801777e:	60da      	str	r2, [r3, #12]
 8017780:	687b      	ldr	r3, [r7, #4]
 8017782:	2200      	movs	r2, #0
 8017784:	761a      	strb	r2, [r3, #24]
}
 8017786:	687b      	ldr	r3, [r7, #4]
 8017788:	4618      	mov	r0, r3
 801778a:	370c      	adds	r7, #12
 801778c:	46bd      	mov	sp, r7
 801778e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017792:	4770      	bx	lr

08017794 <_ZN22IKARUS_MotorController4initEP25motor_controller_config_t>:

extern IKARUS_Firmware ikarus_firmware;

void IKARUS_MotorController::init(motor_controller_config_t *config) {
 8017794:	b5b0      	push	{r4, r5, r7, lr}
 8017796:	b08c      	sub	sp, #48	@ 0x30
 8017798:	af00      	add	r7, sp, #0
 801779a:	6078      	str	r0, [r7, #4]
 801779c:	6039      	str	r1, [r7, #0]
	this->config = *config;
 801779e:	687b      	ldr	r3, [r7, #4]
 80177a0:	683a      	ldr	r2, [r7, #0]
 80177a2:	f103 0420 	add.w	r4, r3, #32
 80177a6:	4615      	mov	r5, r2
 80177a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80177aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80177ac:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80177b0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	motors[0] = new Motor();
 80177b4:	2050      	movs	r0, #80	@ 0x50
 80177b6:	f002 fcd9 	bl	801a16c <_Znwj>
 80177ba:	4603      	mov	r3, r0
 80177bc:	461c      	mov	r4, r3
 80177be:	4620      	mov	r0, r4
 80177c0:	f7ff ff60 	bl	8017684 <_ZN5MotorC1Ev>
 80177c4:	687b      	ldr	r3, [r7, #4]
 80177c6:	609c      	str	r4, [r3, #8]
	motors[1] = new Motor();
 80177c8:	2050      	movs	r0, #80	@ 0x50
 80177ca:	f002 fccf 	bl	801a16c <_Znwj>
 80177ce:	4603      	mov	r3, r0
 80177d0:	461c      	mov	r4, r3
 80177d2:	4620      	mov	r0, r4
 80177d4:	f7ff ff56 	bl	8017684 <_ZN5MotorC1Ev>
 80177d8:	687b      	ldr	r3, [r7, #4]
 80177da:	60dc      	str	r4, [r3, #12]
	motors[2] = new Motor();
 80177dc:	2050      	movs	r0, #80	@ 0x50
 80177de:	f002 fcc5 	bl	801a16c <_Znwj>
 80177e2:	4603      	mov	r3, r0
 80177e4:	461c      	mov	r4, r3
 80177e6:	4620      	mov	r0, r4
 80177e8:	f7ff ff4c 	bl	8017684 <_ZN5MotorC1Ev>
 80177ec:	687b      	ldr	r3, [r7, #4]
 80177ee:	611c      	str	r4, [r3, #16]
	motors[3] = new Motor();
 80177f0:	2050      	movs	r0, #80	@ 0x50
 80177f2:	f002 fcbb 	bl	801a16c <_Znwj>
 80177f6:	4603      	mov	r3, r0
 80177f8:	461c      	mov	r4, r3
 80177fa:	4620      	mov	r0, r4
 80177fc:	f7ff ff42 	bl	8017684 <_ZN5MotorC1Ev>
 8017800:	687b      	ldr	r3, [r7, #4]
 8017802:	615c      	str	r4, [r3, #20]

	motor_config_t motor1Config = { .htim = config->htim1, .channel =
 8017804:	683b      	ldr	r3, [r7, #0]
 8017806:	681b      	ldr	r3, [r3, #0]
			config->channel_1 };
 8017808:	627b      	str	r3, [r7, #36]	@ 0x24
 801780a:	683b      	ldr	r3, [r7, #0]
 801780c:	685b      	ldr	r3, [r3, #4]
 801780e:	62bb      	str	r3, [r7, #40]	@ 0x28
	motor_config_t motor2Config = { .htim = config->htim2, .channel =
 8017810:	683b      	ldr	r3, [r7, #0]
 8017812:	689b      	ldr	r3, [r3, #8]
			config->channel_2 };
 8017814:	61fb      	str	r3, [r7, #28]
 8017816:	683b      	ldr	r3, [r7, #0]
 8017818:	68db      	ldr	r3, [r3, #12]
 801781a:	623b      	str	r3, [r7, #32]
	motor_config_t motor3Config = { .htim = config->htim3, .channel =
 801781c:	683b      	ldr	r3, [r7, #0]
 801781e:	691b      	ldr	r3, [r3, #16]
			config->channel_3 };
 8017820:	617b      	str	r3, [r7, #20]
 8017822:	683b      	ldr	r3, [r7, #0]
 8017824:	695b      	ldr	r3, [r3, #20]
 8017826:	61bb      	str	r3, [r7, #24]
	motor_config_t motor4Config = { .htim = config->htim4, .channel =
 8017828:	683b      	ldr	r3, [r7, #0]
 801782a:	699b      	ldr	r3, [r3, #24]
			config->channel_4 };
 801782c:	60fb      	str	r3, [r7, #12]
 801782e:	683b      	ldr	r3, [r7, #0]
 8017830:	69db      	ldr	r3, [r3, #28]
 8017832:	613b      	str	r3, [r7, #16]

	motors[0]->init(motor1Config);
 8017834:	687b      	ldr	r3, [r7, #4]
 8017836:	6898      	ldr	r0, [r3, #8]
 8017838:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801783c:	e893 0006 	ldmia.w	r3, {r1, r2}
 8017840:	f7ff ff33 	bl	80176aa <_ZN5Motor4initE14motor_config_t>
	motors[1]->init(motor2Config);
 8017844:	687b      	ldr	r3, [r7, #4]
 8017846:	68d8      	ldr	r0, [r3, #12]
 8017848:	f107 031c 	add.w	r3, r7, #28
 801784c:	e893 0006 	ldmia.w	r3, {r1, r2}
 8017850:	f7ff ff2b 	bl	80176aa <_ZN5Motor4initE14motor_config_t>
	motors[2]->init(motor3Config);
 8017854:	687b      	ldr	r3, [r7, #4]
 8017856:	6918      	ldr	r0, [r3, #16]
 8017858:	f107 0314 	add.w	r3, r7, #20
 801785c:	e893 0006 	ldmia.w	r3, {r1, r2}
 8017860:	f7ff ff23 	bl	80176aa <_ZN5Motor4initE14motor_config_t>
	motors[3]->init(motor4Config);
 8017864:	687b      	ldr	r3, [r7, #4]
 8017866:	6958      	ldr	r0, [r3, #20]
 8017868:	f107 030c 	add.w	r3, r7, #12
 801786c:	e893 0006 	ldmia.w	r3, {r1, r2}
 8017870:	f7ff ff1b 	bl	80176aa <_ZN5Motor4initE14motor_config_t>

	for (int i = 0; i < 4; i++) {
 8017874:	2300      	movs	r3, #0
 8017876:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8017878:	e014      	b.n	80178a4 <_ZN22IKARUS_MotorController4initEP25motor_controller_config_t+0x110>
		if (!motors[i]->start()) {
 801787a:	687b      	ldr	r3, [r7, #4]
 801787c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801787e:	3202      	adds	r2, #2
 8017880:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017884:	4618      	mov	r0, r3
 8017886:	f7ff ff26 	bl	80176d6 <_ZN5Motor5startEv>
 801788a:	4603      	mov	r3, r0
 801788c:	f083 0301 	eor.w	r3, r3, #1
 8017890:	b2db      	uxtb	r3, r3
 8017892:	2b00      	cmp	r3, #0
 8017894:	d003      	beq.n	801789e <_ZN22IKARUS_MotorController4initEP25motor_controller_config_t+0x10a>
			ikarus_firmware.firmware_state = IKARUS_FIRMWARE_STATE_ERROR;
 8017896:	4b0b      	ldr	r3, [pc, #44]	@ (80178c4 <_ZN22IKARUS_MotorController4initEP25motor_controller_config_t+0x130>)
 8017898:	22ff      	movs	r2, #255	@ 0xff
 801789a:	f883 24b0 	strb.w	r2, [r3, #1200]	@ 0x4b0
	for (int i = 0; i < 4; i++) {
 801789e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80178a0:	3301      	adds	r3, #1
 80178a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80178a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80178a6:	2b03      	cmp	r3, #3
 80178a8:	dde7      	ble.n	801787a <_ZN22IKARUS_MotorController4initEP25motor_controller_config_t+0xe6>
		}
	}

	this->motorSemaphore = osSemaphoreNew(1, 1, NULL);
 80178aa:	2200      	movs	r2, #0
 80178ac:	2101      	movs	r1, #1
 80178ae:	2001      	movs	r0, #1
 80178b0:	f7f9 fc90 	bl	80111d4 <osSemaphoreNew>
 80178b4:	4602      	mov	r2, r0
 80178b6:	687b      	ldr	r3, [r7, #4]
 80178b8:	61da      	str	r2, [r3, #28]
}
 80178ba:	bf00      	nop
 80178bc:	3730      	adds	r7, #48	@ 0x30
 80178be:	46bd      	mov	sp, r7
 80178c0:	bdb0      	pop	{r4, r5, r7, pc}
 80178c2:	bf00      	nop
 80178c4:	2401f2c8 	.word	0x2401f2c8

080178c8 <_ZN22IKARUS_MotorController5startEv>:

void IKARUS_MotorController::start() {
 80178c8:	b580      	push	{r7, lr}
 80178ca:	b084      	sub	sp, #16
 80178cc:	af00      	add	r7, sp, #0
 80178ce:	6078      	str	r0, [r7, #4]
	// Check if any motor is the nullptr
	for (int i = 0; i < 4; i++) {
 80178d0:	2300      	movs	r3, #0
 80178d2:	60fb      	str	r3, [r7, #12]
 80178d4:	e00d      	b.n	80178f2 <_ZN22IKARUS_MotorController5startEv+0x2a>
		if (motors[i] == nullptr) {
 80178d6:	687b      	ldr	r3, [r7, #4]
 80178d8:	68fa      	ldr	r2, [r7, #12]
 80178da:	3202      	adds	r2, #2
 80178dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80178e0:	2b00      	cmp	r3, #0
 80178e2:	d103      	bne.n	80178ec <_ZN22IKARUS_MotorController5startEv+0x24>
			ikarus_firmware.firmware_state = IKARUS_FIRMWARE_STATE_ERROR;
 80178e4:	4b0d      	ldr	r3, [pc, #52]	@ (801791c <_ZN22IKARUS_MotorController5startEv+0x54>)
 80178e6:	22ff      	movs	r2, #255	@ 0xff
 80178e8:	f883 24b0 	strb.w	r2, [r3, #1200]	@ 0x4b0
	for (int i = 0; i < 4; i++) {
 80178ec:	68fb      	ldr	r3, [r7, #12]
 80178ee:	3301      	adds	r3, #1
 80178f0:	60fb      	str	r3, [r7, #12]
 80178f2:	68fb      	ldr	r3, [r7, #12]
 80178f4:	2b03      	cmp	r3, #3
 80178f6:	ddee      	ble.n	80178d6 <_ZN22IKARUS_MotorController5startEv+0xe>

		}
	}
	this->initialized = true;
 80178f8:	687b      	ldr	r3, [r7, #4]
 80178fa:	2201      	movs	r2, #1
 80178fc:	761a      	strb	r2, [r3, #24]
	this->setThrust(0, 0, 0, 0);
 80178fe:	eddf 1a08 	vldr	s3, [pc, #32]	@ 8017920 <_ZN22IKARUS_MotorController5startEv+0x58>
 8017902:	ed9f 1a07 	vldr	s2, [pc, #28]	@ 8017920 <_ZN22IKARUS_MotorController5startEv+0x58>
 8017906:	eddf 0a06 	vldr	s1, [pc, #24]	@ 8017920 <_ZN22IKARUS_MotorController5startEv+0x58>
 801790a:	ed9f 0a05 	vldr	s0, [pc, #20]	@ 8017920 <_ZN22IKARUS_MotorController5startEv+0x58>
 801790e:	6878      	ldr	r0, [r7, #4]
 8017910:	f000 f856 	bl	80179c0 <_ZN22IKARUS_MotorController9setThrustEffff>
}
 8017914:	bf00      	nop
 8017916:	3710      	adds	r7, #16
 8017918:	46bd      	mov	sp, r7
 801791a:	bd80      	pop	{r7, pc}
 801791c:	2401f2c8 	.word	0x2401f2c8
 8017920:	00000000 	.word	0x00000000

08017924 <_ZN22IKARUS_MotorController6updateEv>:

void IKARUS_MotorController::update() {
 8017924:	b580      	push	{r7, lr}
 8017926:	b084      	sub	sp, #16
 8017928:	af00      	add	r7, sp, #0
 801792a:	6078      	str	r0, [r7, #4]
	if (!this->initialized) {
 801792c:	687b      	ldr	r3, [r7, #4]
 801792e:	7e1b      	ldrb	r3, [r3, #24]
 8017930:	f083 0301 	eor.w	r3, r3, #1
 8017934:	b2db      	uxtb	r3, r3
 8017936:	2b00      	cmp	r3, #0
 8017938:	d13d      	bne.n	80179b6 <_ZN22IKARUS_MotorController6updateEv+0x92>
		// Error: MotorController not initialized
		return;
	}
	osSemaphoreAcquire(this->motorSemaphore, osWaitForever);
 801793a:	687b      	ldr	r3, [r7, #4]
 801793c:	69db      	ldr	r3, [r3, #28]
 801793e:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8017942:	4618      	mov	r0, r3
 8017944:	f7f9 fcd0 	bl	80112e8 <osSemaphoreAcquire>
	motors[0]->setSignal(this->thrust1);
 8017948:	687b      	ldr	r3, [r7, #4]
 801794a:	689a      	ldr	r2, [r3, #8]
 801794c:	687b      	ldr	r3, [r7, #4]
 801794e:	881b      	ldrh	r3, [r3, #0]
 8017950:	4619      	mov	r1, r3
 8017952:	4610      	mov	r0, r2
 8017954:	f7ff feca 	bl	80176ec <_ZN5Motor9setSignalEt>
	motors[1]->setSignal(this->thrust2);
 8017958:	687b      	ldr	r3, [r7, #4]
 801795a:	68da      	ldr	r2, [r3, #12]
 801795c:	687b      	ldr	r3, [r7, #4]
 801795e:	885b      	ldrh	r3, [r3, #2]
 8017960:	4619      	mov	r1, r3
 8017962:	4610      	mov	r0, r2
 8017964:	f7ff fec2 	bl	80176ec <_ZN5Motor9setSignalEt>
	motors[2]->setSignal(this->thrust3);
 8017968:	687b      	ldr	r3, [r7, #4]
 801796a:	691a      	ldr	r2, [r3, #16]
 801796c:	687b      	ldr	r3, [r7, #4]
 801796e:	889b      	ldrh	r3, [r3, #4]
 8017970:	4619      	mov	r1, r3
 8017972:	4610      	mov	r0, r2
 8017974:	f7ff feba 	bl	80176ec <_ZN5Motor9setSignalEt>
	motors[3]->setSignal(this->thrust4);
 8017978:	687b      	ldr	r3, [r7, #4]
 801797a:	695a      	ldr	r2, [r3, #20]
 801797c:	687b      	ldr	r3, [r7, #4]
 801797e:	88db      	ldrh	r3, [r3, #6]
 8017980:	4619      	mov	r1, r3
 8017982:	4610      	mov	r0, r2
 8017984:	f7ff feb2 	bl	80176ec <_ZN5Motor9setSignalEt>

	for (int i = 0; i < 4; i++) {
 8017988:	2300      	movs	r3, #0
 801798a:	60fb      	str	r3, [r7, #12]
 801798c:	e00a      	b.n	80179a4 <_ZN22IKARUS_MotorController6updateEv+0x80>
		motors[i]->updatePWM();
 801798e:	687b      	ldr	r3, [r7, #4]
 8017990:	68fa      	ldr	r2, [r7, #12]
 8017992:	3202      	adds	r2, #2
 8017994:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017998:	4618      	mov	r0, r3
 801799a:	f7ff feb6 	bl	801770a <_ZN5Motor9updatePWMEv>
	for (int i = 0; i < 4; i++) {
 801799e:	68fb      	ldr	r3, [r7, #12]
 80179a0:	3301      	adds	r3, #1
 80179a2:	60fb      	str	r3, [r7, #12]
 80179a4:	68fb      	ldr	r3, [r7, #12]
 80179a6:	2b03      	cmp	r3, #3
 80179a8:	ddf1      	ble.n	801798e <_ZN22IKARUS_MotorController6updateEv+0x6a>
	}
	osSemaphoreRelease(this->motorSemaphore);}
 80179aa:	687b      	ldr	r3, [r7, #4]
 80179ac:	69db      	ldr	r3, [r3, #28]
 80179ae:	4618      	mov	r0, r3
 80179b0:	f7f9 fcec 	bl	801138c <osSemaphoreRelease>
 80179b4:	e000      	b.n	80179b8 <_ZN22IKARUS_MotorController6updateEv+0x94>
		return;
 80179b6:	bf00      	nop
	osSemaphoreRelease(this->motorSemaphore);}
 80179b8:	3710      	adds	r7, #16
 80179ba:	46bd      	mov	sp, r7
 80179bc:	bd80      	pop	{r7, pc}
	...

080179c0 <_ZN22IKARUS_MotorController9setThrustEffff>:

void IKARUS_MotorController::setThrust(float t1, float t2, float t3, float t4) {
 80179c0:	b580      	push	{r7, lr}
 80179c2:	b086      	sub	sp, #24
 80179c4:	af00      	add	r7, sp, #0
 80179c6:	6178      	str	r0, [r7, #20]
 80179c8:	ed87 0a04 	vstr	s0, [r7, #16]
 80179cc:	edc7 0a03 	vstr	s1, [r7, #12]
 80179d0:	ed87 1a02 	vstr	s2, [r7, #8]
 80179d4:	edc7 1a01 	vstr	s3, [r7, #4]
	if (t1 > 300) t1 = 300;
 80179d8:	edd7 7a04 	vldr	s15, [r7, #16]
 80179dc:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8017a98 <_ZN22IKARUS_MotorController9setThrustEffff+0xd8>
 80179e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80179e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80179e8:	dd01      	ble.n	80179ee <_ZN22IKARUS_MotorController9setThrustEffff+0x2e>
 80179ea:	4b2c      	ldr	r3, [pc, #176]	@ (8017a9c <_ZN22IKARUS_MotorController9setThrustEffff+0xdc>)
 80179ec:	613b      	str	r3, [r7, #16]
	if (t2 > 300) t2 = 300;
 80179ee:	edd7 7a03 	vldr	s15, [r7, #12]
 80179f2:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8017a98 <_ZN22IKARUS_MotorController9setThrustEffff+0xd8>
 80179f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80179fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80179fe:	dd01      	ble.n	8017a04 <_ZN22IKARUS_MotorController9setThrustEffff+0x44>
 8017a00:	4b26      	ldr	r3, [pc, #152]	@ (8017a9c <_ZN22IKARUS_MotorController9setThrustEffff+0xdc>)
 8017a02:	60fb      	str	r3, [r7, #12]
	if (t3 > 300) t3 = 300;
 8017a04:	edd7 7a02 	vldr	s15, [r7, #8]
 8017a08:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8017a98 <_ZN22IKARUS_MotorController9setThrustEffff+0xd8>
 8017a0c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8017a10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017a14:	dd01      	ble.n	8017a1a <_ZN22IKARUS_MotorController9setThrustEffff+0x5a>
 8017a16:	4b21      	ldr	r3, [pc, #132]	@ (8017a9c <_ZN22IKARUS_MotorController9setThrustEffff+0xdc>)
 8017a18:	60bb      	str	r3, [r7, #8]
	if (t4 > 300) t4 = 300;
 8017a1a:	edd7 7a01 	vldr	s15, [r7, #4]
 8017a1e:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8017a98 <_ZN22IKARUS_MotorController9setThrustEffff+0xd8>
 8017a22:	eef4 7ac7 	vcmpe.f32	s15, s14
 8017a26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017a2a:	dd01      	ble.n	8017a30 <_ZN22IKARUS_MotorController9setThrustEffff+0x70>
 8017a2c:	4b1b      	ldr	r3, [pc, #108]	@ (8017a9c <_ZN22IKARUS_MotorController9setThrustEffff+0xdc>)
 8017a2e:	607b      	str	r3, [r7, #4]
    osSemaphoreAcquire(this->motorSemaphore, osWaitForever);
 8017a30:	697b      	ldr	r3, [r7, #20]
 8017a32:	69db      	ldr	r3, [r3, #28]
 8017a34:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8017a38:	4618      	mov	r0, r3
 8017a3a:	f7f9 fc55 	bl	80112e8 <osSemaphoreAcquire>
    thrust1 = t1;
 8017a3e:	edd7 7a04 	vldr	s15, [r7, #16]
 8017a42:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8017a46:	ee17 3a90 	vmov	r3, s15
 8017a4a:	b29a      	uxth	r2, r3
 8017a4c:	697b      	ldr	r3, [r7, #20]
 8017a4e:	801a      	strh	r2, [r3, #0]
    thrust2 = t2;
 8017a50:	edd7 7a03 	vldr	s15, [r7, #12]
 8017a54:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8017a58:	ee17 3a90 	vmov	r3, s15
 8017a5c:	b29a      	uxth	r2, r3
 8017a5e:	697b      	ldr	r3, [r7, #20]
 8017a60:	805a      	strh	r2, [r3, #2]
    thrust3 = t3;
 8017a62:	edd7 7a02 	vldr	s15, [r7, #8]
 8017a66:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8017a6a:	ee17 3a90 	vmov	r3, s15
 8017a6e:	b29a      	uxth	r2, r3
 8017a70:	697b      	ldr	r3, [r7, #20]
 8017a72:	809a      	strh	r2, [r3, #4]
    thrust4 = t4;
 8017a74:	edd7 7a01 	vldr	s15, [r7, #4]
 8017a78:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8017a7c:	ee17 3a90 	vmov	r3, s15
 8017a80:	b29a      	uxth	r2, r3
 8017a82:	697b      	ldr	r3, [r7, #20]
 8017a84:	80da      	strh	r2, [r3, #6]
    osSemaphoreRelease(this->motorSemaphore);
 8017a86:	697b      	ldr	r3, [r7, #20]
 8017a88:	69db      	ldr	r3, [r3, #28]
 8017a8a:	4618      	mov	r0, r3
 8017a8c:	f7f9 fc7e 	bl	801138c <osSemaphoreRelease>
}
 8017a90:	bf00      	nop
 8017a92:	3718      	adds	r7, #24
 8017a94:	46bd      	mov	sp, r7
 8017a96:	bd80      	pop	{r7, pc}
 8017a98:	43960000 	.word	0x43960000
 8017a9c:	43960000 	.word	0x43960000

08017aa0 <_ZN22IKARUS_MotorController10setThrust1Em>:

void IKARUS_MotorController::setThrust1(uint32_t thrust) {
 8017aa0:	b480      	push	{r7}
 8017aa2:	b083      	sub	sp, #12
 8017aa4:	af00      	add	r7, sp, #0
 8017aa6:	6078      	str	r0, [r7, #4]
 8017aa8:	6039      	str	r1, [r7, #0]
    if (thrust <= MAX_THRUST)
 8017aaa:	683b      	ldr	r3, [r7, #0]
 8017aac:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8017ab0:	d803      	bhi.n	8017aba <_ZN22IKARUS_MotorController10setThrust1Em+0x1a>
        this->thrust1 = thrust;
 8017ab2:	683b      	ldr	r3, [r7, #0]
 8017ab4:	b29a      	uxth	r2, r3
 8017ab6:	687b      	ldr	r3, [r7, #4]
 8017ab8:	801a      	strh	r2, [r3, #0]
}
 8017aba:	bf00      	nop
 8017abc:	370c      	adds	r7, #12
 8017abe:	46bd      	mov	sp, r7
 8017ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017ac4:	4770      	bx	lr

08017ac6 <_ZN22IKARUS_MotorController10setThrust2Em>:

void IKARUS_MotorController::setThrust2(uint32_t thrust) {
 8017ac6:	b480      	push	{r7}
 8017ac8:	b083      	sub	sp, #12
 8017aca:	af00      	add	r7, sp, #0
 8017acc:	6078      	str	r0, [r7, #4]
 8017ace:	6039      	str	r1, [r7, #0]
    if (thrust <= MAX_THRUST)
 8017ad0:	683b      	ldr	r3, [r7, #0]
 8017ad2:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8017ad6:	d803      	bhi.n	8017ae0 <_ZN22IKARUS_MotorController10setThrust2Em+0x1a>
    	this->thrust2 = thrust;
 8017ad8:	683b      	ldr	r3, [r7, #0]
 8017ada:	b29a      	uxth	r2, r3
 8017adc:	687b      	ldr	r3, [r7, #4]
 8017ade:	805a      	strh	r2, [r3, #2]
}
 8017ae0:	bf00      	nop
 8017ae2:	370c      	adds	r7, #12
 8017ae4:	46bd      	mov	sp, r7
 8017ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017aea:	4770      	bx	lr

08017aec <_ZN22IKARUS_MotorController10setThrust3Em>:

void IKARUS_MotorController::setThrust3(uint32_t thrust) {
 8017aec:	b480      	push	{r7}
 8017aee:	b083      	sub	sp, #12
 8017af0:	af00      	add	r7, sp, #0
 8017af2:	6078      	str	r0, [r7, #4]
 8017af4:	6039      	str	r1, [r7, #0]
    if (thrust <= MAX_THRUST)
 8017af6:	683b      	ldr	r3, [r7, #0]
 8017af8:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8017afc:	d803      	bhi.n	8017b06 <_ZN22IKARUS_MotorController10setThrust3Em+0x1a>
    	this->thrust3 = thrust;
 8017afe:	683b      	ldr	r3, [r7, #0]
 8017b00:	b29a      	uxth	r2, r3
 8017b02:	687b      	ldr	r3, [r7, #4]
 8017b04:	809a      	strh	r2, [r3, #4]
}
 8017b06:	bf00      	nop
 8017b08:	370c      	adds	r7, #12
 8017b0a:	46bd      	mov	sp, r7
 8017b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017b10:	4770      	bx	lr

08017b12 <_ZN22IKARUS_MotorController10setThrust4Em>:

void IKARUS_MotorController::setThrust4(uint32_t thrust) {
 8017b12:	b480      	push	{r7}
 8017b14:	b083      	sub	sp, #12
 8017b16:	af00      	add	r7, sp, #0
 8017b18:	6078      	str	r0, [r7, #4]
 8017b1a:	6039      	str	r1, [r7, #0]
    if (thrust <= MAX_THRUST)
 8017b1c:	683b      	ldr	r3, [r7, #0]
 8017b1e:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8017b22:	d803      	bhi.n	8017b2c <_ZN22IKARUS_MotorController10setThrust4Em+0x1a>
    	this->thrust4 = thrust;
 8017b24:	683b      	ldr	r3, [r7, #0]
 8017b26:	b29a      	uxth	r2, r3
 8017b28:	687b      	ldr	r3, [r7, #4]
 8017b2a:	80da      	strh	r2, [r3, #6]
}
 8017b2c:	bf00      	nop
 8017b2e:	370c      	adds	r7, #12
 8017b30:	46bd      	mov	sp, r7
 8017b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017b36:	4770      	bx	lr

08017b38 <_ZN22IKARUS_MotorController9beepMotorEh>:

void IKARUS_MotorController::beepMotor(uint8_t motorIndex){
 8017b38:	b580      	push	{r7, lr}
 8017b3a:	b096      	sub	sp, #88	@ 0x58
 8017b3c:	af00      	add	r7, sp, #0
 8017b3e:	6078      	str	r0, [r7, #4]
 8017b40:	460b      	mov	r3, r1
 8017b42:	70fb      	strb	r3, [r7, #3]
	if(motorIndex <1 || motorIndex >4){
 8017b44:	78fb      	ldrb	r3, [r7, #3]
 8017b46:	2b00      	cmp	r3, #0
 8017b48:	d048      	beq.n	8017bdc <_ZN22IKARUS_MotorController9beepMotorEh+0xa4>
 8017b4a:	78fb      	ldrb	r3, [r7, #3]
 8017b4c:	2b04      	cmp	r3, #4
 8017b4e:	d845      	bhi.n	8017bdc <_ZN22IKARUS_MotorController9beepMotorEh+0xa4>
		return;
	}
    uint32_t _dshotBuffer[17];
    for (int i = 0; i < 17; i++) {
 8017b50:	2300      	movs	r3, #0
 8017b52:	657b      	str	r3, [r7, #84]	@ 0x54
 8017b54:	e00a      	b.n	8017b6c <_ZN22IKARUS_MotorController9beepMotorEh+0x34>
        _dshotBuffer[i] = 333;
 8017b56:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8017b58:	009b      	lsls	r3, r3, #2
 8017b5a:	3358      	adds	r3, #88	@ 0x58
 8017b5c:	443b      	add	r3, r7
 8017b5e:	f240 124d 	movw	r2, #333	@ 0x14d
 8017b62:	f843 2c4c 	str.w	r2, [r3, #-76]
    for (int i = 0; i < 17; i++) {
 8017b66:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8017b68:	3301      	adds	r3, #1
 8017b6a:	657b      	str	r3, [r7, #84]	@ 0x54
 8017b6c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8017b6e:	2b10      	cmp	r3, #16
 8017b70:	ddf1      	ble.n	8017b56 <_ZN22IKARUS_MotorController9beepMotorEh+0x1e>
    }

    // Gewhlten Motor auswhlen (Index 0..3)
    Motor *motor = motors[motorIndex - 1];
 8017b72:	78fb      	ldrb	r3, [r7, #3]
 8017b74:	1e5a      	subs	r2, r3, #1
 8017b76:	687b      	ldr	r3, [r7, #4]
 8017b78:	3202      	adds	r2, #2
 8017b7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017b7e:	653b      	str	r3, [r7, #80]	@ 0x50

    // PWM/DShot nur auf diesem Motor starten
    if (HAL_TIM_PWM_Start_DMA(motor->_htim, motor->_channel, _dshotBuffer, 17)) {
 8017b80:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017b82:	6818      	ldr	r0, [r3, #0]
 8017b84:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017b86:	6859      	ldr	r1, [r3, #4]
 8017b88:	f107 020c 	add.w	r2, r7, #12
 8017b8c:	2311      	movs	r3, #17
 8017b8e:	f7f5 fa83 	bl	800d098 <HAL_TIM_PWM_Start_DMA>
 8017b92:	4603      	mov	r3, r0
 8017b94:	2b00      	cmp	r3, #0
 8017b96:	bf14      	ite	ne
 8017b98:	2301      	movne	r3, #1
 8017b9a:	2300      	moveq	r3, #0
 8017b9c:	b2db      	uxtb	r3, r3
 8017b9e:	2b00      	cmp	r3, #0
 8017ba0:	d001      	beq.n	8017ba6 <_ZN22IKARUS_MotorController9beepMotorEh+0x6e>
        Error_Handler();
 8017ba2:	f7e9 fb19 	bl	80011d8 <Error_Handler>
    }

    osDelay(1);
 8017ba6:	2001      	movs	r0, #1
 8017ba8:	f7f9 fa67 	bl	801107a <osDelay>
	motors[motorIndex-1]->setSignal(3);
 8017bac:	78fb      	ldrb	r3, [r7, #3]
 8017bae:	1e5a      	subs	r2, r3, #1
 8017bb0:	687b      	ldr	r3, [r7, #4]
 8017bb2:	3202      	adds	r2, #2
 8017bb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017bb8:	2103      	movs	r1, #3
 8017bba:	4618      	mov	r0, r3
 8017bbc:	f7ff fd96 	bl	80176ec <_ZN5Motor9setSignalEt>
	motors[motorIndex-1]->updatePWM();
 8017bc0:	78fb      	ldrb	r3, [r7, #3]
 8017bc2:	1e5a      	subs	r2, r3, #1
 8017bc4:	687b      	ldr	r3, [r7, #4]
 8017bc6:	3202      	adds	r2, #2
 8017bc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017bcc:	4618      	mov	r0, r3
 8017bce:	f7ff fd9c 	bl	801770a <_ZN5Motor9updatePWMEv>
	osDelay(500);
 8017bd2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8017bd6:	f7f9 fa50 	bl	801107a <osDelay>
 8017bda:	e000      	b.n	8017bde <_ZN22IKARUS_MotorController9beepMotorEh+0xa6>
		return;
 8017bdc:	bf00      	nop


}
 8017bde:	3758      	adds	r7, #88	@ 0x58
 8017be0:	46bd      	mov	sp, r7
 8017be2:	bd80      	pop	{r7, pc}

08017be4 <_ZN22IKARUS_MotorController16reverseMotorSpinEh>:

void IKARUS_MotorController::reverseMotorSpin(uint8_t motorIndex){
 8017be4:	b580      	push	{r7, lr}
 8017be6:	b084      	sub	sp, #16
 8017be8:	af00      	add	r7, sp, #0
 8017bea:	6078      	str	r0, [r7, #4]
 8017bec:	460b      	mov	r3, r1
 8017bee:	70fb      	strb	r3, [r7, #3]
	if(motorIndex <1 || motorIndex >4){
 8017bf0:	78fb      	ldrb	r3, [r7, #3]
 8017bf2:	2b00      	cmp	r3, #0
 8017bf4:	d039      	beq.n	8017c6a <_ZN22IKARUS_MotorController16reverseMotorSpinEh+0x86>
 8017bf6:	78fb      	ldrb	r3, [r7, #3]
 8017bf8:	2b04      	cmp	r3, #4
 8017bfa:	d836      	bhi.n	8017c6a <_ZN22IKARUS_MotorController16reverseMotorSpinEh+0x86>
		return;
	}
	for(uint8_t i=0; i<12; i++){
 8017bfc:	2300      	movs	r3, #0
 8017bfe:	73fb      	strb	r3, [r7, #15]
 8017c00:	e018      	b.n	8017c34 <_ZN22IKARUS_MotorController16reverseMotorSpinEh+0x50>
		motors[motorIndex-1]->setSignal(21);
 8017c02:	78fb      	ldrb	r3, [r7, #3]
 8017c04:	1e5a      	subs	r2, r3, #1
 8017c06:	687b      	ldr	r3, [r7, #4]
 8017c08:	3202      	adds	r2, #2
 8017c0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017c0e:	2115      	movs	r1, #21
 8017c10:	4618      	mov	r0, r3
 8017c12:	f7ff fd6b 	bl	80176ec <_ZN5Motor9setSignalEt>
		motors[motorIndex-1]->updatePWM();
 8017c16:	78fb      	ldrb	r3, [r7, #3]
 8017c18:	1e5a      	subs	r2, r3, #1
 8017c1a:	687b      	ldr	r3, [r7, #4]
 8017c1c:	3202      	adds	r2, #2
 8017c1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017c22:	4618      	mov	r0, r3
 8017c24:	f7ff fd71 	bl	801770a <_ZN5Motor9updatePWMEv>
		osDelay(1);
 8017c28:	2001      	movs	r0, #1
 8017c2a:	f7f9 fa26 	bl	801107a <osDelay>
	for(uint8_t i=0; i<12; i++){
 8017c2e:	7bfb      	ldrb	r3, [r7, #15]
 8017c30:	3301      	adds	r3, #1
 8017c32:	73fb      	strb	r3, [r7, #15]
 8017c34:	7bfb      	ldrb	r3, [r7, #15]
 8017c36:	2b0b      	cmp	r3, #11
 8017c38:	d9e3      	bls.n	8017c02 <_ZN22IKARUS_MotorController16reverseMotorSpinEh+0x1e>
	}
	motors[motorIndex-1]->setSignal(12);
 8017c3a:	78fb      	ldrb	r3, [r7, #3]
 8017c3c:	1e5a      	subs	r2, r3, #1
 8017c3e:	687b      	ldr	r3, [r7, #4]
 8017c40:	3202      	adds	r2, #2
 8017c42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017c46:	210c      	movs	r1, #12
 8017c48:	4618      	mov	r0, r3
 8017c4a:	f7ff fd4f 	bl	80176ec <_ZN5Motor9setSignalEt>
	motors[motorIndex-1]->updatePWM();
 8017c4e:	78fb      	ldrb	r3, [r7, #3]
 8017c50:	1e5a      	subs	r2, r3, #1
 8017c52:	687b      	ldr	r3, [r7, #4]
 8017c54:	3202      	adds	r2, #2
 8017c56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017c5a:	4618      	mov	r0, r3
 8017c5c:	f7ff fd55 	bl	801770a <_ZN5Motor9updatePWMEv>
	osDelay(500);
 8017c60:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8017c64:	f7f9 fa09 	bl	801107a <osDelay>
 8017c68:	e000      	b.n	8017c6c <_ZN22IKARUS_MotorController16reverseMotorSpinEh+0x88>
		return;
 8017c6a:	bf00      	nop
}
 8017c6c:	3710      	adds	r7, #16
 8017c6e:	46bd      	mov	sp, r7
 8017c70:	bd80      	pop	{r7, pc}
	...

08017c74 <_ZN5GY271C1Ev>:
#include "math.h"
#include "firmware.hpp"

extern IKARUS_Firmware ikarus_firmware;

GY271::GY271() {
 8017c74:	b4b0      	push	{r4, r5, r7}
 8017c76:	b083      	sub	sp, #12
 8017c78:	af00      	add	r7, sp, #0
 8017c7a:	6078      	str	r0, [r7, #4]
 8017c7c:	687b      	ldr	r3, [r7, #4]
 8017c7e:	4a0b      	ldr	r2, [pc, #44]	@ (8017cac <_ZN5GY271C1Ev+0x38>)
 8017c80:	461c      	mov	r4, r3
 8017c82:	4615      	mov	r5, r2
 8017c84:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8017c86:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8017c88:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8017c8c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8017c90:	687b      	ldr	r3, [r7, #4]
 8017c92:	f04f 0200 	mov.w	r2, #0
 8017c96:	629a      	str	r2, [r3, #40]	@ 0x28
 8017c98:	687b      	ldr	r3, [r7, #4]
 8017c9a:	f04f 0200 	mov.w	r2, #0
 8017c9e:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8017ca0:	687b      	ldr	r3, [r7, #4]
 8017ca2:	4618      	mov	r0, r3
 8017ca4:	370c      	adds	r7, #12
 8017ca6:	46bd      	mov	sp, r7
 8017ca8:	bcb0      	pop	{r4, r5, r7}
 8017caa:	4770      	bx	lr
 8017cac:	0801df6c 	.word	0x0801df6c

08017cb0 <_ZN5GY2714initEP14gy271_config_t>:

void GY271::init(gy271_config_t *cfg) {
 8017cb0:	b580      	push	{r7, lr}
 8017cb2:	b084      	sub	sp, #16
 8017cb4:	af00      	add	r7, sp, #0
 8017cb6:	6078      	str	r0, [r7, #4]
 8017cb8:	6039      	str	r1, [r7, #0]
	this->config = *cfg;
 8017cba:	687b      	ldr	r3, [r7, #4]
 8017cbc:	683a      	ldr	r2, [r7, #0]
 8017cbe:	3330      	adds	r3, #48	@ 0x30
 8017cc0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8017cc4:	e883 0003 	stmia.w	r3, {r0, r1}

	// Soft Reset (Control2 Bit7 = 1)
	write8(REG_CONTROL2, 0x80);
 8017cc8:	2280      	movs	r2, #128	@ 0x80
 8017cca:	210b      	movs	r1, #11
 8017ccc:	6878      	ldr	r0, [r7, #4]
 8017cce:	f000 f959 	bl	8017f84 <_ZN5GY2716write8Ehh>
	osDelay(50);
 8017cd2:	2032      	movs	r0, #50	@ 0x32
 8017cd4:	f7f9 f9d1 	bl	801107a <osDelay>

	// Prfe Chip-ID (sollte 0x80 sein)
	uint8_t chip_id = 0;
 8017cd8:	2300      	movs	r3, #0
 8017cda:	737b      	strb	r3, [r7, #13]
	if (readBytes(REG_CHIP_ID, &chip_id, 1) == HAL_OK) {
 8017cdc:	f107 020d 	add.w	r2, r7, #13
 8017ce0:	2301      	movs	r3, #1
 8017ce2:	2100      	movs	r1, #0
 8017ce4:	6878      	ldr	r0, [r7, #4]
 8017ce6:	f000 f969 	bl	8017fbc <_ZN5GY2719readBytesEhPhh>
 8017cea:	4603      	mov	r3, r0
 8017cec:	2b00      	cmp	r3, #0
 8017cee:	bf0c      	ite	eq
 8017cf0:	2301      	moveq	r3, #1
 8017cf2:	2300      	movne	r3, #0
 8017cf4:	b2db      	uxtb	r3, r3
 8017cf6:	2b00      	cmp	r3, #0
 8017cf8:	d002      	beq.n	8017d00 <_ZN5GY2714initEP14gy271_config_t+0x50>
		if (chip_id != 0x80) {
 8017cfa:	7b7b      	ldrb	r3, [r7, #13]
 8017cfc:	2b80      	cmp	r3, #128	@ 0x80
 8017cfe:	d11c      	bne.n	8017d3a <_ZN5GY2714initEP14gy271_config_t+0x8a>
	}

	// CONTROL2:
	// Bits [3:2] = Range (8G)
	// Bits [1:0] = Set/Reset ON
	uint8_t ctrl2 = (QMC_RANGE_8G << 2) | QMC_SETRESET_ON;
 8017d00:	2308      	movs	r3, #8
 8017d02:	73fb      	strb	r3, [r7, #15]
	write8(REG_CONTROL2, ctrl2);
 8017d04:	7bfb      	ldrb	r3, [r7, #15]
 8017d06:	461a      	mov	r2, r3
 8017d08:	210b      	movs	r1, #11
 8017d0a:	6878      	ldr	r0, [r7, #4]
 8017d0c:	f000 f93a 	bl	8017f84 <_ZN5GY2716write8Ehh>
	// CONTROL1:
	// Bits [7:6] = Downsample Ratio (4)
	// Bits [5:4] = OSR (4)
	// Bits [3:2] = ODR (100Hz)
	// Bits [1:0] = Mode (Continuous)
	uint8_t ctrl1 = (QMC_DSR_4 << 6) | (QMC_OSR_4 << 4) | (QMC_ODR_100HZ << 2)
 8017d10:	239b      	movs	r3, #155	@ 0x9b
 8017d12:	73bb      	strb	r3, [r7, #14]
			| QMC_MODE_CONTINUOUS;
	write8(REG_CONTROL1, ctrl1);
 8017d14:	7bbb      	ldrb	r3, [r7, #14]
 8017d16:	461a      	mov	r2, r3
 8017d18:	210a      	movs	r1, #10
 8017d1a:	6878      	ldr	r0, [r7, #4]
 8017d1c:	f000 f932 	bl	8017f84 <_ZN5GY2716write8Ehh>

	osDelay(50);
 8017d20:	2032      	movs	r0, #50	@ 0x32
 8017d22:	f7f9 f9aa 	bl	801107a <osDelay>

	this->lsb_per_gauss = getScaleForRange(QMC_RANGE_2G);
 8017d26:	2103      	movs	r1, #3
 8017d28:	6878      	ldr	r0, [r7, #4]
 8017d2a:	f000 f8fd 	bl	8017f28 <_ZN5GY27116getScaleForRangeE11qmc_range_t>
 8017d2e:	eef0 7a40 	vmov.f32	s15, s0
 8017d32:	687b      	ldr	r3, [r7, #4]
 8017d34:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
 8017d38:	e000      	b.n	8017d3c <_ZN5GY2714initEP14gy271_config_t+0x8c>
			return;
 8017d3a:	bf00      	nop
}
 8017d3c:	3710      	adds	r7, #16
 8017d3e:	46bd      	mov	sp, r7
 8017d40:	bd80      	pop	{r7, pc}
 8017d42:	0000      	movs	r0, r0
 8017d44:	0000      	movs	r0, r0
	...

08017d48 <_ZN5GY2714readEv>:

void GY271::read() {
 8017d48:	b580      	push	{r7, lr}
 8017d4a:	b088      	sub	sp, #32
 8017d4c:	af00      	add	r7, sp, #0
 8017d4e:	6078      	str	r0, [r7, #4]
	uint8_t buffer[6];
	if (readBytes(REG_XOUT_LSB, buffer, 6) != HAL_OK) {
 8017d50:	f107 0208 	add.w	r2, r7, #8
 8017d54:	2306      	movs	r3, #6
 8017d56:	2101      	movs	r1, #1
 8017d58:	6878      	ldr	r0, [r7, #4]
 8017d5a:	f000 f92f 	bl	8017fbc <_ZN5GY2719readBytesEhPhh>
 8017d5e:	4603      	mov	r3, r0
 8017d60:	2b00      	cmp	r3, #0
 8017d62:	bf14      	ite	ne
 8017d64:	2301      	movne	r3, #1
 8017d66:	2300      	moveq	r3, #0
 8017d68:	b2db      	uxtb	r3, r3
 8017d6a:	2b00      	cmp	r3, #0
 8017d6c:	f040 80cf 	bne.w	8017f0e <_ZN5GY2714readEv+0x1c6>
		return;
	}

	int16_t rawX = (int16_t) ((buffer[1] << 8) | buffer[0]);
 8017d70:	7a7b      	ldrb	r3, [r7, #9]
 8017d72:	b21b      	sxth	r3, r3
 8017d74:	021b      	lsls	r3, r3, #8
 8017d76:	b21a      	sxth	r2, r3
 8017d78:	7a3b      	ldrb	r3, [r7, #8]
 8017d7a:	b21b      	sxth	r3, r3
 8017d7c:	4313      	orrs	r3, r2
 8017d7e:	827b      	strh	r3, [r7, #18]
	int16_t rawY = (int16_t) ((buffer[3] << 8) | buffer[2]);
 8017d80:	7afb      	ldrb	r3, [r7, #11]
 8017d82:	b21b      	sxth	r3, r3
 8017d84:	021b      	lsls	r3, r3, #8
 8017d86:	b21a      	sxth	r2, r3
 8017d88:	7abb      	ldrb	r3, [r7, #10]
 8017d8a:	b21b      	sxth	r3, r3
 8017d8c:	4313      	orrs	r3, r2
 8017d8e:	823b      	strh	r3, [r7, #16]
	int16_t rawZ = (int16_t) ((buffer[5] << 8) | buffer[4]);
 8017d90:	7b7b      	ldrb	r3, [r7, #13]
 8017d92:	b21b      	sxth	r3, r3
 8017d94:	021b      	lsls	r3, r3, #8
 8017d96:	b21a      	sxth	r2, r3
 8017d98:	7b3b      	ldrb	r3, [r7, #12]
 8017d9a:	b21b      	sxth	r3, r3
 8017d9c:	4313      	orrs	r3, r2
 8017d9e:	81fb      	strh	r3, [r7, #14]

	float x = rawX / lsb_per_gauss;
 8017da0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8017da4:	ee07 3a90 	vmov	s15, r3
 8017da8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8017dac:	687b      	ldr	r3, [r7, #4]
 8017dae:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8017db2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8017db6:	edc7 7a07 	vstr	s15, [r7, #28]
	float y = rawY / lsb_per_gauss;
 8017dba:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8017dbe:	ee07 3a90 	vmov	s15, r3
 8017dc2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8017dc6:	687b      	ldr	r3, [r7, #4]
 8017dc8:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8017dcc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8017dd0:	edc7 7a06 	vstr	s15, [r7, #24]
	float z = rawZ / lsb_per_gauss;
 8017dd4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8017dd8:	ee07 3a90 	vmov	s15, r3
 8017ddc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8017de0:	687b      	ldr	r3, [r7, #4]
 8017de2:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8017de6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8017dea:	edc7 7a05 	vstr	s15, [r7, #20]

	// Kalibrierung anwenden (falls vorhanden)
	if (cal.scaleX != 0 && cal.scaleY != 0 && cal.scaleZ != 0) {
 8017dee:	687b      	ldr	r3, [r7, #4]
 8017df0:	edd3 7a03 	vldr	s15, [r3, #12]
 8017df4:	eef5 7a40 	vcmp.f32	s15, #0.0
 8017df8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017dfc:	d048      	beq.n	8017e90 <_ZN5GY2714readEv+0x148>
 8017dfe:	687b      	ldr	r3, [r7, #4]
 8017e00:	edd3 7a04 	vldr	s15, [r3, #16]
 8017e04:	eef5 7a40 	vcmp.f32	s15, #0.0
 8017e08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017e0c:	d040      	beq.n	8017e90 <_ZN5GY2714readEv+0x148>
 8017e0e:	687b      	ldr	r3, [r7, #4]
 8017e10:	edd3 7a05 	vldr	s15, [r3, #20]
 8017e14:	eef5 7a40 	vcmp.f32	s15, #0.0
 8017e18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017e1c:	d038      	beq.n	8017e90 <_ZN5GY2714readEv+0x148>
		x = (x - cal.offsetX) / cal.scaleX * cal.avgScale;
 8017e1e:	687b      	ldr	r3, [r7, #4]
 8017e20:	edd3 7a00 	vldr	s15, [r3]
 8017e24:	ed97 7a07 	vldr	s14, [r7, #28]
 8017e28:	ee77 6a67 	vsub.f32	s13, s14, s15
 8017e2c:	687b      	ldr	r3, [r7, #4]
 8017e2e:	edd3 7a03 	vldr	s15, [r3, #12]
 8017e32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8017e36:	687b      	ldr	r3, [r7, #4]
 8017e38:	edd3 7a06 	vldr	s15, [r3, #24]
 8017e3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8017e40:	edc7 7a07 	vstr	s15, [r7, #28]
		y = (y - cal.offsetY) / cal.scaleY * cal.avgScale;
 8017e44:	687b      	ldr	r3, [r7, #4]
 8017e46:	edd3 7a01 	vldr	s15, [r3, #4]
 8017e4a:	ed97 7a06 	vldr	s14, [r7, #24]
 8017e4e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8017e52:	687b      	ldr	r3, [r7, #4]
 8017e54:	edd3 7a04 	vldr	s15, [r3, #16]
 8017e58:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8017e5c:	687b      	ldr	r3, [r7, #4]
 8017e5e:	edd3 7a06 	vldr	s15, [r3, #24]
 8017e62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8017e66:	edc7 7a06 	vstr	s15, [r7, #24]
		z = (z - cal.offsetZ) / cal.scaleZ * cal.avgScale;
 8017e6a:	687b      	ldr	r3, [r7, #4]
 8017e6c:	edd3 7a02 	vldr	s15, [r3, #8]
 8017e70:	ed97 7a05 	vldr	s14, [r7, #20]
 8017e74:	ee77 6a67 	vsub.f32	s13, s14, s15
 8017e78:	687b      	ldr	r3, [r7, #4]
 8017e7a:	edd3 7a05 	vldr	s15, [r3, #20]
 8017e7e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8017e82:	687b      	ldr	r3, [r7, #4]
 8017e84:	edd3 7a06 	vldr	s15, [r3, #24]
 8017e88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8017e8c:	edc7 7a05 	vstr	s15, [r7, #20]
	}

	_mag.x = x;
 8017e90:	687b      	ldr	r3, [r7, #4]
 8017e92:	69fa      	ldr	r2, [r7, #28]
 8017e94:	61da      	str	r2, [r3, #28]
	_mag.y = y;
 8017e96:	687b      	ldr	r3, [r7, #4]
 8017e98:	69ba      	ldr	r2, [r7, #24]
 8017e9a:	621a      	str	r2, [r3, #32]
	_mag.z = z;
 8017e9c:	687b      	ldr	r3, [r7, #4]
 8017e9e:	697a      	ldr	r2, [r7, #20]
 8017ea0:	625a      	str	r2, [r3, #36]	@ 0x24

    // Arctan2 gibt den Winkel im Bogenma zurck (- .. +)
    heading = atan2(_mag.y, _mag.x);
 8017ea2:	687b      	ldr	r3, [r7, #4]
 8017ea4:	edd3 7a08 	vldr	s15, [r3, #32]
 8017ea8:	687b      	ldr	r3, [r7, #4]
 8017eaa:	ed93 7a07 	vldr	s14, [r3, #28]
 8017eae:	eef0 0a47 	vmov.f32	s1, s14
 8017eb2:	eeb0 0a67 	vmov.f32	s0, s15
 8017eb6:	f7fe fe0c 	bl	8016ad2 <_ZSt5atan2ff>
 8017eba:	eef0 7a40 	vmov.f32	s15, s0
 8017ebe:	687b      	ldr	r3, [r7, #4]
 8017ec0:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28

    // In Grad umrechnen
    heading = heading * 180.0f / M_PI;
 8017ec4:	687b      	ldr	r3, [r7, #4]
 8017ec6:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8017eca:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8017f20 <_ZN5GY2714readEv+0x1d8>
 8017ece:	ee67 7a87 	vmul.f32	s15, s15, s14
 8017ed2:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8017ed6:	ed9f 5b10 	vldr	d5, [pc, #64]	@ 8017f18 <_ZN5GY2714readEv+0x1d0>
 8017eda:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8017ede:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8017ee2:	687b      	ldr	r3, [r7, #4]
 8017ee4:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28

    // Negative Winkel auf 0360 verschieben
    if (heading < 0)
 8017ee8:	687b      	ldr	r3, [r7, #4]
 8017eea:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8017eee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8017ef2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017ef6:	d50b      	bpl.n	8017f10 <_ZN5GY2714readEv+0x1c8>
        heading += 360.0f;
 8017ef8:	687b      	ldr	r3, [r7, #4]
 8017efa:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8017efe:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8017f24 <_ZN5GY2714readEv+0x1dc>
 8017f02:	ee77 7a87 	vadd.f32	s15, s15, s14
 8017f06:	687b      	ldr	r3, [r7, #4]
 8017f08:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
 8017f0c:	e000      	b.n	8017f10 <_ZN5GY2714readEv+0x1c8>
		return;
 8017f0e:	bf00      	nop
}
 8017f10:	3720      	adds	r7, #32
 8017f12:	46bd      	mov	sp, r7
 8017f14:	bd80      	pop	{r7, pc}
 8017f16:	bf00      	nop
 8017f18:	54442d18 	.word	0x54442d18
 8017f1c:	400921fb 	.word	0x400921fb
 8017f20:	43340000 	.word	0x43340000
 8017f24:	43b40000 	.word	0x43b40000

08017f28 <_ZN5GY27116getScaleForRangeE11qmc_range_t>:

float GY271::getScaleForRange(qmc_range_t range) {
 8017f28:	b480      	push	{r7}
 8017f2a:	b083      	sub	sp, #12
 8017f2c:	af00      	add	r7, sp, #0
 8017f2e:	6078      	str	r0, [r7, #4]
 8017f30:	460b      	mov	r3, r1
 8017f32:	70fb      	strb	r3, [r7, #3]
    switch (range) {
 8017f34:	78fb      	ldrb	r3, [r7, #3]
 8017f36:	2b03      	cmp	r3, #3
 8017f38:	d812      	bhi.n	8017f60 <_ZN5GY27116getScaleForRangeE11qmc_range_t+0x38>
 8017f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8017f40 <_ZN5GY27116getScaleForRangeE11qmc_range_t+0x18>)
 8017f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017f40:	08017f5d 	.word	0x08017f5d
 8017f44:	08017f59 	.word	0x08017f59
 8017f48:	08017f55 	.word	0x08017f55
 8017f4c:	08017f51 	.word	0x08017f51
        case QMC_RANGE_2G:  return 15000.0f;
 8017f50:	4b08      	ldr	r3, [pc, #32]	@ (8017f74 <_ZN5GY27116getScaleForRangeE11qmc_range_t+0x4c>)
 8017f52:	e006      	b.n	8017f62 <_ZN5GY27116getScaleForRangeE11qmc_range_t+0x3a>
        case QMC_RANGE_8G:  return 3750.0f;
 8017f54:	4b08      	ldr	r3, [pc, #32]	@ (8017f78 <_ZN5GY27116getScaleForRangeE11qmc_range_t+0x50>)
 8017f56:	e004      	b.n	8017f62 <_ZN5GY27116getScaleForRangeE11qmc_range_t+0x3a>
        case QMC_RANGE_12G: return 2500.0f;
 8017f58:	4b08      	ldr	r3, [pc, #32]	@ (8017f7c <_ZN5GY27116getScaleForRangeE11qmc_range_t+0x54>)
 8017f5a:	e002      	b.n	8017f62 <_ZN5GY27116getScaleForRangeE11qmc_range_t+0x3a>
        case QMC_RANGE_30G: return 1000.0f;
 8017f5c:	4b08      	ldr	r3, [pc, #32]	@ (8017f80 <_ZN5GY27116getScaleForRangeE11qmc_range_t+0x58>)
 8017f5e:	e000      	b.n	8017f62 <_ZN5GY27116getScaleForRangeE11qmc_range_t+0x3a>
        default:            return 15000.0f;
 8017f60:	4b04      	ldr	r3, [pc, #16]	@ (8017f74 <_ZN5GY27116getScaleForRangeE11qmc_range_t+0x4c>)
    }
}
 8017f62:	ee07 3a90 	vmov	s15, r3
 8017f66:	eeb0 0a67 	vmov.f32	s0, s15
 8017f6a:	370c      	adds	r7, #12
 8017f6c:	46bd      	mov	sp, r7
 8017f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017f72:	4770      	bx	lr
 8017f74:	466a6000 	.word	0x466a6000
 8017f78:	456a6000 	.word	0x456a6000
 8017f7c:	451c4000 	.word	0x451c4000
 8017f80:	447a0000 	.word	0x447a0000

08017f84 <_ZN5GY2716write8Ehh>:

HAL_StatusTypeDef GY271::write8(uint8_t reg, uint8_t value) {
 8017f84:	b580      	push	{r7, lr}
 8017f86:	b086      	sub	sp, #24
 8017f88:	af04      	add	r7, sp, #16
 8017f8a:	6078      	str	r0, [r7, #4]
 8017f8c:	460b      	mov	r3, r1
 8017f8e:	70fb      	strb	r3, [r7, #3]
 8017f90:	4613      	mov	r3, r2
 8017f92:	70bb      	strb	r3, [r7, #2]
	return HAL_I2C_Mem_Write(config.hi2c, GY271_ADDR, reg, I2C_MEMADD_SIZE_8BIT,
 8017f94:	687b      	ldr	r3, [r7, #4]
 8017f96:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8017f98:	78fb      	ldrb	r3, [r7, #3]
 8017f9a:	b29a      	uxth	r2, r3
 8017f9c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8017fa0:	9302      	str	r3, [sp, #8]
 8017fa2:	2301      	movs	r3, #1
 8017fa4:	9301      	str	r3, [sp, #4]
 8017fa6:	1cbb      	adds	r3, r7, #2
 8017fa8:	9300      	str	r3, [sp, #0]
 8017faa:	2301      	movs	r3, #1
 8017fac:	2158      	movs	r1, #88	@ 0x58
 8017fae:	f7ef f9d5 	bl	800735c <HAL_I2C_Mem_Write>
 8017fb2:	4603      	mov	r3, r0
			&value, 1, HAL_MAX_DELAY);
}
 8017fb4:	4618      	mov	r0, r3
 8017fb6:	3708      	adds	r7, #8
 8017fb8:	46bd      	mov	sp, r7
 8017fba:	bd80      	pop	{r7, pc}

08017fbc <_ZN5GY2719readBytesEhPhh>:

HAL_StatusTypeDef GY271::readBytes(uint8_t reg, uint8_t *buffer,
		uint8_t length) {
 8017fbc:	b580      	push	{r7, lr}
 8017fbe:	b088      	sub	sp, #32
 8017fc0:	af04      	add	r7, sp, #16
 8017fc2:	60f8      	str	r0, [r7, #12]
 8017fc4:	607a      	str	r2, [r7, #4]
 8017fc6:	461a      	mov	r2, r3
 8017fc8:	460b      	mov	r3, r1
 8017fca:	72fb      	strb	r3, [r7, #11]
 8017fcc:	4613      	mov	r3, r2
 8017fce:	72bb      	strb	r3, [r7, #10]
	return HAL_I2C_Mem_Read(config.hi2c, GY271_ADDR, reg, I2C_MEMADD_SIZE_8BIT,
 8017fd0:	68fb      	ldr	r3, [r7, #12]
 8017fd2:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8017fd4:	7afb      	ldrb	r3, [r7, #11]
 8017fd6:	b29a      	uxth	r2, r3
 8017fd8:	7abb      	ldrb	r3, [r7, #10]
 8017fda:	b29b      	uxth	r3, r3
 8017fdc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8017fe0:	9102      	str	r1, [sp, #8]
 8017fe2:	9301      	str	r3, [sp, #4]
 8017fe4:	687b      	ldr	r3, [r7, #4]
 8017fe6:	9300      	str	r3, [sp, #0]
 8017fe8:	2301      	movs	r3, #1
 8017fea:	2158      	movs	r1, #88	@ 0x58
 8017fec:	f7ef faca 	bl	8007584 <HAL_I2C_Mem_Read>
 8017ff0:	4603      	mov	r3, r0
			buffer, length, HAL_MAX_DELAY);
}
 8017ff2:	4618      	mov	r0, r3
 8017ff4:	3710      	adds	r7, #16
 8017ff6:	46bd      	mov	sp, r7
 8017ff8:	bd80      	pop	{r7, pc}
	...

08017ffc <_ZN5GY2719calibrateEtt>:

void GY271::calibrate(uint16_t samples, uint16_t delay_ms) {
 8017ffc:	b580      	push	{r7, lr}
 8017ffe:	b08a      	sub	sp, #40	@ 0x28
 8018000:	af00      	add	r7, sp, #0
 8018002:	6078      	str	r0, [r7, #4]
 8018004:	460b      	mov	r3, r1
 8018006:	807b      	strh	r3, [r7, #2]
 8018008:	4613      	mov	r3, r2
 801800a:	803b      	strh	r3, [r7, #0]
    float minX =  1e6, minY =  1e6, minZ =  1e6;
 801800c:	4b6e      	ldr	r3, [pc, #440]	@ (80181c8 <_ZN5GY2719calibrateEtt+0x1cc>)
 801800e:	627b      	str	r3, [r7, #36]	@ 0x24
 8018010:	4b6d      	ldr	r3, [pc, #436]	@ (80181c8 <_ZN5GY2719calibrateEtt+0x1cc>)
 8018012:	623b      	str	r3, [r7, #32]
 8018014:	4b6c      	ldr	r3, [pc, #432]	@ (80181c8 <_ZN5GY2719calibrateEtt+0x1cc>)
 8018016:	61fb      	str	r3, [r7, #28]
    float maxX = -1e6, maxY = -1e6, maxZ = -1e6;
 8018018:	4b6c      	ldr	r3, [pc, #432]	@ (80181cc <_ZN5GY2719calibrateEtt+0x1d0>)
 801801a:	61bb      	str	r3, [r7, #24]
 801801c:	4b6b      	ldr	r3, [pc, #428]	@ (80181cc <_ZN5GY2719calibrateEtt+0x1d0>)
 801801e:	617b      	str	r3, [r7, #20]
 8018020:	4b6a      	ldr	r3, [pc, #424]	@ (80181cc <_ZN5GY2719calibrateEtt+0x1d0>)
 8018022:	613b      	str	r3, [r7, #16]

    ikarus_firmware.comm.send("Starting magnetometer calibration. Please rotate the sensor in all directions.");
 8018024:	496a      	ldr	r1, [pc, #424]	@ (80181d0 <_ZN5GY2719calibrateEtt+0x1d4>)
 8018026:	486b      	ldr	r0, [pc, #428]	@ (80181d4 <_ZN5GY2719calibrateEtt+0x1d8>)
 8018028:	f001 faa2 	bl	8019570 <_ZN27IKARUS_CommunicationManager4sendEPKc>
osDelay(1000);
 801802c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8018030:	f7f9 f823 	bl	801107a <osDelay>
    for (uint16_t i = 0; i < samples; i++) {
 8018034:	2300      	movs	r3, #0
 8018036:	81fb      	strh	r3, [r7, #14]
 8018038:	e057      	b.n	80180ea <_ZN5GY2719calibrateEtt+0xee>
        read();
 801803a:	6878      	ldr	r0, [r7, #4]
 801803c:	f7ff fe84 	bl	8017d48 <_ZN5GY2714readEv>

        if (_mag.x < minX) minX = _mag.x;
 8018040:	687b      	ldr	r3, [r7, #4]
 8018042:	edd3 7a07 	vldr	s15, [r3, #28]
 8018046:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 801804a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801804e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018052:	dd02      	ble.n	801805a <_ZN5GY2719calibrateEtt+0x5e>
 8018054:	687b      	ldr	r3, [r7, #4]
 8018056:	69db      	ldr	r3, [r3, #28]
 8018058:	627b      	str	r3, [r7, #36]	@ 0x24
        if (_mag.y < minY) minY = _mag.y;
 801805a:	687b      	ldr	r3, [r7, #4]
 801805c:	edd3 7a08 	vldr	s15, [r3, #32]
 8018060:	ed97 7a08 	vldr	s14, [r7, #32]
 8018064:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8018068:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801806c:	dd02      	ble.n	8018074 <_ZN5GY2719calibrateEtt+0x78>
 801806e:	687b      	ldr	r3, [r7, #4]
 8018070:	6a1b      	ldr	r3, [r3, #32]
 8018072:	623b      	str	r3, [r7, #32]
        if (_mag.z < minZ) minZ = _mag.z;
 8018074:	687b      	ldr	r3, [r7, #4]
 8018076:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 801807a:	ed97 7a07 	vldr	s14, [r7, #28]
 801807e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8018082:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018086:	dd02      	ble.n	801808e <_ZN5GY2719calibrateEtt+0x92>
 8018088:	687b      	ldr	r3, [r7, #4]
 801808a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801808c:	61fb      	str	r3, [r7, #28]

        if (_mag.x > maxX) maxX = _mag.x;
 801808e:	687b      	ldr	r3, [r7, #4]
 8018090:	edd3 7a07 	vldr	s15, [r3, #28]
 8018094:	ed97 7a06 	vldr	s14, [r7, #24]
 8018098:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801809c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80180a0:	d502      	bpl.n	80180a8 <_ZN5GY2719calibrateEtt+0xac>
 80180a2:	687b      	ldr	r3, [r7, #4]
 80180a4:	69db      	ldr	r3, [r3, #28]
 80180a6:	61bb      	str	r3, [r7, #24]
        if (_mag.y > maxY) maxY = _mag.y;
 80180a8:	687b      	ldr	r3, [r7, #4]
 80180aa:	edd3 7a08 	vldr	s15, [r3, #32]
 80180ae:	ed97 7a05 	vldr	s14, [r7, #20]
 80180b2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80180b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80180ba:	d502      	bpl.n	80180c2 <_ZN5GY2719calibrateEtt+0xc6>
 80180bc:	687b      	ldr	r3, [r7, #4]
 80180be:	6a1b      	ldr	r3, [r3, #32]
 80180c0:	617b      	str	r3, [r7, #20]
        if (_mag.z > maxZ) maxZ = _mag.z;
 80180c2:	687b      	ldr	r3, [r7, #4]
 80180c4:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80180c8:	ed97 7a04 	vldr	s14, [r7, #16]
 80180cc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80180d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80180d4:	d502      	bpl.n	80180dc <_ZN5GY2719calibrateEtt+0xe0>
 80180d6:	687b      	ldr	r3, [r7, #4]
 80180d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80180da:	613b      	str	r3, [r7, #16]

        osDelay(delay_ms);
 80180dc:	883b      	ldrh	r3, [r7, #0]
 80180de:	4618      	mov	r0, r3
 80180e0:	f7f8 ffcb 	bl	801107a <osDelay>
    for (uint16_t i = 0; i < samples; i++) {
 80180e4:	89fb      	ldrh	r3, [r7, #14]
 80180e6:	3301      	adds	r3, #1
 80180e8:	81fb      	strh	r3, [r7, #14]
 80180ea:	89fa      	ldrh	r2, [r7, #14]
 80180ec:	887b      	ldrh	r3, [r7, #2]
 80180ee:	429a      	cmp	r2, r3
 80180f0:	d3a3      	bcc.n	801803a <_ZN5GY2719calibrateEtt+0x3e>
    }

    cal.offsetX = (maxX + minX) / 2.0f;
 80180f2:	ed97 7a06 	vldr	s14, [r7, #24]
 80180f6:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80180fa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80180fe:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8018102:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8018106:	687b      	ldr	r3, [r7, #4]
 8018108:	edc3 7a00 	vstr	s15, [r3]
    cal.offsetY = (maxY + minY) / 2.0f;
 801810c:	ed97 7a05 	vldr	s14, [r7, #20]
 8018110:	edd7 7a08 	vldr	s15, [r7, #32]
 8018114:	ee37 7a27 	vadd.f32	s14, s14, s15
 8018118:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 801811c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8018120:	687b      	ldr	r3, [r7, #4]
 8018122:	edc3 7a01 	vstr	s15, [r3, #4]
    cal.offsetZ = (maxZ + minZ) / 2.0f;
 8018126:	ed97 7a04 	vldr	s14, [r7, #16]
 801812a:	edd7 7a07 	vldr	s15, [r7, #28]
 801812e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8018132:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8018136:	eec7 7a26 	vdiv.f32	s15, s14, s13
 801813a:	687b      	ldr	r3, [r7, #4]
 801813c:	edc3 7a02 	vstr	s15, [r3, #8]

    cal.scaleX = (maxX - minX) / 2.0f;
 8018140:	ed97 7a06 	vldr	s14, [r7, #24]
 8018144:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8018148:	ee37 7a67 	vsub.f32	s14, s14, s15
 801814c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8018150:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8018154:	687b      	ldr	r3, [r7, #4]
 8018156:	edc3 7a03 	vstr	s15, [r3, #12]
    cal.scaleY = (maxY - minY) / 2.0f;
 801815a:	ed97 7a05 	vldr	s14, [r7, #20]
 801815e:	edd7 7a08 	vldr	s15, [r7, #32]
 8018162:	ee37 7a67 	vsub.f32	s14, s14, s15
 8018166:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 801816a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 801816e:	687b      	ldr	r3, [r7, #4]
 8018170:	edc3 7a04 	vstr	s15, [r3, #16]
    cal.scaleZ = (maxZ - minZ) / 2.0f;
 8018174:	ed97 7a04 	vldr	s14, [r7, #16]
 8018178:	edd7 7a07 	vldr	s15, [r7, #28]
 801817c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8018180:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8018184:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8018188:	687b      	ldr	r3, [r7, #4]
 801818a:	edc3 7a05 	vstr	s15, [r3, #20]
    cal.avgScale = (cal.scaleX + cal.scaleY + cal.scaleZ) / 3.0f;
 801818e:	687b      	ldr	r3, [r7, #4]
 8018190:	ed93 7a03 	vldr	s14, [r3, #12]
 8018194:	687b      	ldr	r3, [r7, #4]
 8018196:	edd3 7a04 	vldr	s15, [r3, #16]
 801819a:	ee37 7a27 	vadd.f32	s14, s14, s15
 801819e:	687b      	ldr	r3, [r7, #4]
 80181a0:	edd3 7a05 	vldr	s15, [r3, #20]
 80181a4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80181a8:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 80181ac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80181b0:	687b      	ldr	r3, [r7, #4]
 80181b2:	edc3 7a06 	vstr	s15, [r3, #24]

    ikarus_firmware.comm.send("Magnetometer calibration completed.");
 80181b6:	4908      	ldr	r1, [pc, #32]	@ (80181d8 <_ZN5GY2719calibrateEtt+0x1dc>)
 80181b8:	4806      	ldr	r0, [pc, #24]	@ (80181d4 <_ZN5GY2719calibrateEtt+0x1d8>)
 80181ba:	f001 f9d9 	bl	8019570 <_ZN27IKARUS_CommunicationManager4sendEPKc>

}
 80181be:	bf00      	nop
 80181c0:	3728      	adds	r7, #40	@ 0x28
 80181c2:	46bd      	mov	sp, r7
 80181c4:	bd80      	pop	{r7, pc}
 80181c6:	bf00      	nop
 80181c8:	49742400 	.word	0x49742400
 80181cc:	c9742400 	.word	0xc9742400
 80181d0:	0801df88 	.word	0x0801df88
 80181d4:	2401f2c8 	.word	0x2401f2c8
 80181d8:	0801dfd8 	.word	0x0801dfd8

080181dc <_ZN5GY2716getMagEv>:
    GY271();
    void init(gy271_config_t *config);
    void read();
    float getScaleForRange(qmc_range_t range);
    void calibrate(uint16_t samples, uint16_t delay_ms);
    gy271_mag getMag() { return _mag; }
 80181dc:	b480      	push	{r7}
 80181de:	b08b      	sub	sp, #44	@ 0x2c
 80181e0:	af00      	add	r7, sp, #0
 80181e2:	6178      	str	r0, [r7, #20]
 80181e4:	697a      	ldr	r2, [r7, #20]
 80181e6:	f107 031c 	add.w	r3, r7, #28
 80181ea:	321c      	adds	r2, #28
 80181ec:	ca07      	ldmia	r2, {r0, r1, r2}
 80181ee:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80181f2:	69f9      	ldr	r1, [r7, #28]
 80181f4:	6a3a      	ldr	r2, [r7, #32]
 80181f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80181f8:	ee06 1a90 	vmov	s13, r1
 80181fc:	ee07 2a10 	vmov	s14, r2
 8018200:	ee07 3a90 	vmov	s15, r3
 8018204:	eeb0 0a66 	vmov.f32	s0, s13
 8018208:	eef0 0a47 	vmov.f32	s1, s14
 801820c:	eeb0 1a67 	vmov.f32	s2, s15
 8018210:	372c      	adds	r7, #44	@ 0x2c
 8018212:	46bd      	mov	sp, r7
 8018214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018218:	4770      	bx	lr

0801821a <_ZN14IKARUS_SensorsC1Ev>:
#include "IKARUS_Sensors.hpp"
#include "spi.h"
#include "string.h"

extern SPI_HandleTypeDef hspi2;
IKARUS_Sensors::IKARUS_Sensors() {
 801821a:	b580      	push	{r7, lr}
 801821c:	b082      	sub	sp, #8
 801821e:	af00      	add	r7, sp, #0
 8018220:	6078      	str	r0, [r7, #4]
 8018222:	687b      	ldr	r3, [r7, #4]
 8018224:	4618      	mov	r0, r3
 8018226:	f000 f93d 	bl	80184a4 <_ZN16UltrasonicSensorC1Ev>
 801822a:	687b      	ldr	r3, [r7, #4]
 801822c:	3338      	adds	r3, #56	@ 0x38
 801822e:	4618      	mov	r0, r3
 8018230:	f000 f91a 	bl	8018468 <_ZN7MPU6050C1Ev>
 8018234:	687b      	ldr	r3, [r7, #4]
 8018236:	3360      	adds	r3, #96	@ 0x60
 8018238:	4618      	mov	r0, r3
 801823a:	f7ff fd1b 	bl	8017c74 <_ZN5GY271C1Ev>
 801823e:	687b      	ldr	r3, [r7, #4]
 8018240:	3398      	adds	r3, #152	@ 0x98
 8018242:	4618      	mov	r0, r3
 8018244:	f000 fb1d 	bl	8018882 <_ZN6BMI160C1Ev>
 8018248:	687b      	ldr	r3, [r7, #4]
 801824a:	f04f 0200 	mov.w	r2, #0
 801824e:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
 8018252:	687b      	ldr	r3, [r7, #4]
 8018254:	f04f 0200 	mov.w	r2, #0
 8018258:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 801825c:	687b      	ldr	r3, [r7, #4]
 801825e:	f04f 0200 	mov.w	r2, #0
 8018262:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
 8018266:	687b      	ldr	r3, [r7, #4]
 8018268:	f04f 0200 	mov.w	r2, #0
 801826c:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 8018270:	687b      	ldr	r3, [r7, #4]
 8018272:	f04f 0200 	mov.w	r2, #0
 8018276:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
 801827a:	687b      	ldr	r3, [r7, #4]
 801827c:	f04f 0200 	mov.w	r2, #0
 8018280:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8
 8018284:	687b      	ldr	r3, [r7, #4]
 8018286:	f04f 0200 	mov.w	r2, #0
 801828a:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
 801828e:	687b      	ldr	r3, [r7, #4]
 8018290:	f04f 0200 	mov.w	r2, #0
 8018294:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8018298:	687b      	ldr	r3, [r7, #4]
 801829a:	f04f 0200 	mov.w	r2, #0
 801829e:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
 80182a2:	687b      	ldr	r3, [r7, #4]
 80182a4:	f04f 0200 	mov.w	r2, #0
 80182a8:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
 80182ac:	687b      	ldr	r3, [r7, #4]
 80182ae:	f04f 0200 	mov.w	r2, #0
 80182b2:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
}
 80182b6:	687b      	ldr	r3, [r7, #4]
 80182b8:	4618      	mov	r0, r3
 80182ba:	3708      	adds	r7, #8
 80182bc:	46bd      	mov	sp, r7
 80182be:	bd80      	pop	{r7, pc}

080182c0 <_ZN14IKARUS_Sensors4initEP19ultrasonic_config_tP16mpu6050_config_tP14gy271_config_t>:

void IKARUS_Sensors::init(ultrasonic_config_t *ultrasonic_config,mpu6050_config_t *imu_config, gy271_config_t *gy_config) {
 80182c0:	b590      	push	{r4, r7, lr}
 80182c2:	b08f      	sub	sp, #60	@ 0x3c
 80182c4:	af02      	add	r7, sp, #8
 80182c6:	60f8      	str	r0, [r7, #12]
 80182c8:	60b9      	str	r1, [r7, #8]
 80182ca:	607a      	str	r2, [r7, #4]
 80182cc:	603b      	str	r3, [r7, #0]
	// Initialize sensors (e.g., configure I2C, SPI, GPIOs)
	this -> ultrasonicSensor.init(ultrasonic_config);
 80182ce:	68fb      	ldr	r3, [r7, #12]
 80182d0:	68b9      	ldr	r1, [r7, #8]
 80182d2:	4618      	mov	r0, r3
 80182d4:	f000 f911 	bl	80184fa <_ZN16UltrasonicSensor4initEP19ultrasonic_config_t>
	//this -> mpu6050.init(imu_config);
	this->gy271.init(gy_config);
 80182d8:	68fb      	ldr	r3, [r7, #12]
 80182da:	3360      	adds	r3, #96	@ 0x60
 80182dc:	6839      	ldr	r1, [r7, #0]
 80182de:	4618      	mov	r0, r3
 80182e0:	f7ff fce6 	bl	8017cb0 <_ZN5GY2714initEP14gy271_config_t>

	// Initialize the IMU
		bmi160_gyr_config_t gyr_config;
 80182e4:	4b1e      	ldr	r3, [pc, #120]	@ (8018360 <_ZN14IKARUS_Sensors4initEP19ultrasonic_config_tP16mpu6050_config_tP14gy271_config_t+0xa0>)
 80182e6:	681b      	ldr	r3, [r3, #0]
 80182e8:	62bb      	str	r3, [r7, #40]	@ 0x28
		bmi160_acc_config_t acc_config;
 80182ea:	4b1e      	ldr	r3, [pc, #120]	@ (8018364 <_ZN14IKARUS_Sensors4initEP19ultrasonic_config_tP16mpu6050_config_tP14gy271_config_t+0xa4>)
 80182ec:	681b      	ldr	r3, [r3, #0]
 80182ee:	627b      	str	r3, [r7, #36]	@ 0x24
		bmi160_config_t imu_160_config = { .hspi = &hspi2, .CS_GPIOx =
 80182f0:	f107 0310 	add.w	r3, r7, #16
 80182f4:	2200      	movs	r2, #0
 80182f6:	601a      	str	r2, [r3, #0]
 80182f8:	605a      	str	r2, [r3, #4]
 80182fa:	609a      	str	r2, [r3, #8]
 80182fc:	60da      	str	r2, [r3, #12]
 80182fe:	611a      	str	r2, [r3, #16]
 8018300:	4b19      	ldr	r3, [pc, #100]	@ (8018368 <_ZN14IKARUS_Sensors4initEP19ultrasonic_config_tP16mpu6050_config_tP14gy271_config_t+0xa8>)
 8018302:	613b      	str	r3, [r7, #16]
 8018304:	4b19      	ldr	r3, [pc, #100]	@ (801836c <_ZN14IKARUS_Sensors4initEP19ultrasonic_config_tP16mpu6050_config_tP14gy271_config_t+0xac>)
 8018306:	617b      	str	r3, [r7, #20]
 8018308:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801830c:	833b      	strh	r3, [r7, #24]
		CS_IMU_GPIO_Port, .CS_GPIO_Pin =
		CS_IMU_Pin, .gyr = gyr_config, .acc = acc_config };
 801830e:	f107 031a 	add.w	r3, r7, #26
 8018312:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8018316:	6810      	ldr	r0, [r2, #0]
 8018318:	6018      	str	r0, [r3, #0]
 801831a:	f107 031e 	add.w	r3, r7, #30
 801831e:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8018322:	6810      	ldr	r0, [r2, #0]
 8018324:	6018      	str	r0, [r3, #0]

		uint8_t success = imu.init(imu_160_config);
 8018326:	68fb      	ldr	r3, [r7, #12]
 8018328:	f103 0498 	add.w	r4, r3, #152	@ 0x98
 801832c:	466a      	mov	r2, sp
 801832e:	f107 031c 	add.w	r3, r7, #28
 8018332:	e893 0003 	ldmia.w	r3, {r0, r1}
 8018336:	e882 0003 	stmia.w	r2, {r0, r1}
 801833a:	f107 0310 	add.w	r3, r7, #16
 801833e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8018340:	4620      	mov	r0, r4
 8018342:	f000 fade 	bl	8018902 <_ZN6BMI1604initE15bmi160_config_t>
 8018346:	4603      	mov	r3, r0
 8018348:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		imu.fastOffsetCalibration();
 801834c:	68fb      	ldr	r3, [r7, #12]
 801834e:	3398      	adds	r3, #152	@ 0x98
 8018350:	4618      	mov	r0, r3
 8018352:	f001 f838 	bl	80193c6 <_ZN6BMI16021fastOffsetCalibrationEv>
}
 8018356:	bf00      	nop
 8018358:	3734      	adds	r7, #52	@ 0x34
 801835a:	46bd      	mov	sp, r7
 801835c:	bd90      	pop	{r4, r7, pc}
 801835e:	bf00      	nop
 8018360:	0801dffc 	.word	0x0801dffc
 8018364:	0801e000 	.word	0x0801e000
 8018368:	24000390 	.word	0x24000390
 801836c:	58020400 	.word	0x58020400

08018370 <_ZN14IKARUS_Sensors5startEv>:

void IKARUS_Sensors::start() {
 8018370:	b580      	push	{r7, lr}
 8018372:	b082      	sub	sp, #8
 8018374:	af00      	add	r7, sp, #0
 8018376:	6078      	str	r0, [r7, #4]
	// Start sensor data acquisition (e.g., start timers, interrupts)
	this -> ultrasonicSensor.start();
 8018378:	687b      	ldr	r3, [r7, #4]
 801837a:	4618      	mov	r0, r3
 801837c:	f000 f8d8 	bl	8018530 <_ZN16UltrasonicSensor5startEv>
	//this -> mpu6050.Calibrate(50);
	//this->gy271.calibrate(1000, 50);


}
 8018380:	bf00      	nop
 8018382:	3708      	adds	r7, #8
 8018384:	46bd      	mov	sp, r7
 8018386:	bd80      	pop	{r7, pc}

08018388 <_ZN14IKARUS_Sensors6updateEv>:

void IKARUS_Sensors::update() {
 8018388:	b580      	push	{r7, lr}
 801838a:	b082      	sub	sp, #8
 801838c:	af00      	add	r7, sp, #0
 801838e:	6078      	str	r0, [r7, #4]
//    this->accY = acc.y;
//    this->accZ = acc.z;
//    this->gyrX = gyr.x;
//    this->gyrY = gyr.y;
//    this->gyrZ = gyr.z;
	this->_readImu();
 8018390:	6878      	ldr	r0, [r7, #4]
 8018392:	f000 f84a 	bl	801842a <_ZN14IKARUS_Sensors8_readImuEv>

    this->gy271.read();
 8018396:	687b      	ldr	r3, [r7, #4]
 8018398:	3360      	adds	r3, #96	@ 0x60
 801839a:	4618      	mov	r0, r3
 801839c:	f7ff fcd4 	bl	8017d48 <_ZN5GY2714readEv>
}
 80183a0:	bf00      	nop
 80183a2:	3708      	adds	r7, #8
 80183a4:	46bd      	mov	sp, r7
 80183a6:	bd80      	pop	{r7, pc}

080183a8 <_ZN14IKARUS_Sensors7getDataEv>:

ikarus_sensors_data_t IKARUS_Sensors::getData() {
 80183a8:	b5b0      	push	{r4, r5, r7, lr}
 80183aa:	b082      	sub	sp, #8
 80183ac:	af00      	add	r7, sp, #0
 80183ae:	6078      	str	r0, [r7, #4]
 80183b0:	6039      	str	r1, [r7, #0]
	_data.acc = this->imu.acc;
 80183b2:	683b      	ldr	r3, [r7, #0]
 80183b4:	683a      	ldr	r2, [r7, #0]
 80183b6:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 80183ba:	32b4      	adds	r2, #180	@ 0xb4
 80183bc:	ca07      	ldmia	r2, {r0, r1, r2}
 80183be:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	_data.gyr = this->imu.gyr;
 80183c2:	683b      	ldr	r3, [r7, #0]
 80183c4:	683a      	ldr	r2, [r7, #0]
 80183c6:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80183ca:	32a0      	adds	r2, #160	@ 0xa0
 80183cc:	ca07      	ldmia	r2, {r0, r1, r2}
 80183ce:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	_data.mag = this->gy271.getMag();
 80183d2:	683b      	ldr	r3, [r7, #0]
 80183d4:	3360      	adds	r3, #96	@ 0x60
 80183d6:	683c      	ldr	r4, [r7, #0]
 80183d8:	4618      	mov	r0, r3
 80183da:	f7ff feff 	bl	80181dc <_ZN5GY2716getMagEv>
 80183de:	eef0 6a40 	vmov.f32	s13, s0
 80183e2:	eeb0 7a60 	vmov.f32	s14, s1
 80183e6:	eef0 7a41 	vmov.f32	s15, s2
 80183ea:	edc4 6a4a 	vstr	s13, [r4, #296]	@ 0x128
 80183ee:	ed84 7a4b 	vstr	s14, [r4, #300]	@ 0x12c
 80183f2:	edc4 7a4c 	vstr	s15, [r4, #304]	@ 0x130
	_data.ultrasonic_front_distance = this->ultrasonicSensor.getDistance();
 80183f6:	683b      	ldr	r3, [r7, #0]
 80183f8:	4618      	mov	r0, r3
 80183fa:	f000 f911 	bl	8018620 <_ZN16UltrasonicSensor11getDistanceEv>
 80183fe:	eef0 7a40 	vmov.f32	s15, s0
 8018402:	683b      	ldr	r3, [r7, #0]
 8018404:	edc3 7a4d 	vstr	s15, [r3, #308]	@ 0x134
	//data.baro = this->baro; // Falls Barometerdaten vorhanden sind
	return _data;
 8018408:	687a      	ldr	r2, [r7, #4]
 801840a:	683b      	ldr	r3, [r7, #0]
 801840c:	4615      	mov	r5, r2
 801840e:	f503 7488 	add.w	r4, r3, #272	@ 0x110
 8018412:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8018414:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8018416:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8018418:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801841a:	e894 0003 	ldmia.w	r4, {r0, r1}
 801841e:	e885 0003 	stmia.w	r5, {r0, r1}
}
 8018422:	6878      	ldr	r0, [r7, #4]
 8018424:	3708      	adds	r7, #8
 8018426:	46bd      	mov	sp, r7
 8018428:	bdb0      	pop	{r4, r5, r7, pc}

0801842a <_ZN14IKARUS_Sensors8_readImuEv>:

float IKARUS_Sensors::getUltrasonic(void) {
	return this->ultrasonic_front_distance;
}

void IKARUS_Sensors::_readImu() {
 801842a:	b580      	push	{r7, lr}
 801842c:	b082      	sub	sp, #8
 801842e:	af00      	add	r7, sp, #0
 8018430:	6078      	str	r0, [r7, #4]
	this->imu.update();
 8018432:	687b      	ldr	r3, [r7, #4]
 8018434:	3398      	adds	r3, #152	@ 0x98
 8018436:	4618      	mov	r0, r3
 8018438:	f000 fb90 	bl	8018b5c <_ZN6BMI1606updateEv>
	memcpy(&this->_data.acc, &this->imu.acc, sizeof(this->_data.acc));
 801843c:	687b      	ldr	r3, [r7, #4]
 801843e:	f503 7088 	add.w	r0, r3, #272	@ 0x110
 8018442:	687b      	ldr	r3, [r7, #4]
 8018444:	33b4      	adds	r3, #180	@ 0xb4
 8018446:	220c      	movs	r2, #12
 8018448:	4619      	mov	r1, r3
 801844a:	f004 fd55 	bl	801cef8 <memcpy>
	memcpy(&this->_data.gyr, &this->imu.gyr, sizeof(this->_data.gyr));
 801844e:	687b      	ldr	r3, [r7, #4]
 8018450:	f503 708e 	add.w	r0, r3, #284	@ 0x11c
 8018454:	687b      	ldr	r3, [r7, #4]
 8018456:	33a0      	adds	r3, #160	@ 0xa0
 8018458:	220c      	movs	r2, #12
 801845a:	4619      	mov	r1, r3
 801845c:	f004 fd4c 	bl	801cef8 <memcpy>
}
 8018460:	bf00      	nop
 8018462:	3708      	adds	r7, #8
 8018464:	46bd      	mov	sp, r7
 8018466:	bd80      	pop	{r7, pc}

08018468 <_ZN7MPU6050C1Ev>:

#include "MPU6050.h"
#include "math.h"
#include "string.h"

MPU6050::MPU6050(){}
 8018468:	b480      	push	{r7}
 801846a:	b083      	sub	sp, #12
 801846c:	af00      	add	r7, sp, #0
 801846e:	6078      	str	r0, [r7, #4]
 8018470:	687b      	ldr	r3, [r7, #4]
 8018472:	4a0a      	ldr	r2, [pc, #40]	@ (801849c <_ZN7MPU6050C1Ev+0x34>)
 8018474:	331c      	adds	r3, #28
 8018476:	e892 0003 	ldmia.w	r2, {r0, r1}
 801847a:	6018      	str	r0, [r3, #0]
 801847c:	3304      	adds	r3, #4
 801847e:	8019      	strh	r1, [r3, #0]
 8018480:	687b      	ldr	r3, [r7, #4]
 8018482:	4a07      	ldr	r2, [pc, #28]	@ (80184a0 <_ZN7MPU6050C1Ev+0x38>)
 8018484:	3322      	adds	r3, #34	@ 0x22
 8018486:	6810      	ldr	r0, [r2, #0]
 8018488:	6018      	str	r0, [r3, #0]
 801848a:	8892      	ldrh	r2, [r2, #4]
 801848c:	809a      	strh	r2, [r3, #4]
 801848e:	687b      	ldr	r3, [r7, #4]
 8018490:	4618      	mov	r0, r3
 8018492:	370c      	adds	r7, #12
 8018494:	46bd      	mov	sp, r7
 8018496:	f85d 7b04 	ldr.w	r7, [sp], #4
 801849a:	4770      	bx	lr
 801849c:	0801e004 	.word	0x0801e004
 80184a0:	0801e00c 	.word	0x0801e00c

080184a4 <_ZN16UltrasonicSensorC1Ev>:
		.priority = (osPriority_t) osPriorityNormal2, };

static osThreadId_t ultrasonicThreadId;


UltrasonicSensor::UltrasonicSensor() {
 80184a4:	b480      	push	{r7}
 80184a6:	b083      	sub	sp, #12
 80184a8:	af00      	add	r7, sp, #0
 80184aa:	6078      	str	r0, [r7, #4]
 80184ac:	687b      	ldr	r3, [r7, #4]
 80184ae:	2200      	movs	r2, #0
 80184b0:	601a      	str	r2, [r3, #0]
 80184b2:	687b      	ldr	r3, [r7, #4]
 80184b4:	2200      	movs	r2, #0
 80184b6:	605a      	str	r2, [r3, #4]
 80184b8:	687b      	ldr	r3, [r7, #4]
 80184ba:	2200      	movs	r2, #0
 80184bc:	609a      	str	r2, [r3, #8]
 80184be:	687b      	ldr	r3, [r7, #4]
 80184c0:	2200      	movs	r2, #0
 80184c2:	731a      	strb	r2, [r3, #12]
 80184c4:	687b      	ldr	r3, [r7, #4]
 80184c6:	2200      	movs	r2, #0
 80184c8:	611a      	str	r2, [r3, #16]
 80184ca:	687b      	ldr	r3, [r7, #4]
 80184cc:	2200      	movs	r2, #0
 80184ce:	615a      	str	r2, [r3, #20]
 80184d0:	687b      	ldr	r3, [r7, #4]
 80184d2:	2200      	movs	r2, #0
 80184d4:	619a      	str	r2, [r3, #24]
 80184d6:	687b      	ldr	r3, [r7, #4]
 80184d8:	2200      	movs	r2, #0
 80184da:	61da      	str	r2, [r3, #28]
 80184dc:	687b      	ldr	r3, [r7, #4]
 80184de:	f04f 0200 	mov.w	r2, #0
 80184e2:	621a      	str	r2, [r3, #32]
 80184e4:	687b      	ldr	r3, [r7, #4]
 80184e6:	2200      	movs	r2, #0
 80184e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
}
 80184ec:	687b      	ldr	r3, [r7, #4]
 80184ee:	4618      	mov	r0, r3
 80184f0:	370c      	adds	r7, #12
 80184f2:	46bd      	mov	sp, r7
 80184f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80184f8:	4770      	bx	lr

080184fa <_ZN16UltrasonicSensor4initEP19ultrasonic_config_t>:

void UltrasonicSensor::init(ultrasonic_config_t *config) {
 80184fa:	b480      	push	{r7}
 80184fc:	b083      	sub	sp, #12
 80184fe:	af00      	add	r7, sp, #0
 8018500:	6078      	str	r0, [r7, #4]
 8018502:	6039      	str	r1, [r7, #0]
	this->frequence_tim = config->frequence_tim;
 8018504:	683b      	ldr	r3, [r7, #0]
 8018506:	681a      	ldr	r2, [r3, #0]
 8018508:	687b      	ldr	r3, [r7, #4]
 801850a:	611a      	str	r2, [r3, #16]
	this->counter_tim = config->counter_tim;
 801850c:	683b      	ldr	r3, [r7, #0]
 801850e:	685a      	ldr	r2, [r3, #4]
 8018510:	687b      	ldr	r3, [r7, #4]
 8018512:	615a      	str	r2, [r3, #20]
	this->triggerChannel = config->triggerChannel;
 8018514:	683b      	ldr	r3, [r7, #0]
 8018516:	689a      	ldr	r2, [r3, #8]
 8018518:	687b      	ldr	r3, [r7, #4]
 801851a:	619a      	str	r2, [r3, #24]
	this->echoChannel = config->echoPin;
 801851c:	683b      	ldr	r3, [r7, #0]
 801851e:	68da      	ldr	r2, [r3, #12]
 8018520:	687b      	ldr	r3, [r7, #4]
 8018522:	61da      	str	r2, [r3, #28]
}
 8018524:	bf00      	nop
 8018526:	370c      	adds	r7, #12
 8018528:	46bd      	mov	sp, r7
 801852a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801852e:	4770      	bx	lr

08018530 <_ZN16UltrasonicSensor5startEv>:

void UltrasonicSensor::start() {
 8018530:	b580      	push	{r7, lr}
 8018532:	b082      	sub	sp, #8
 8018534:	af00      	add	r7, sp, #0
 8018536:	6078      	str	r0, [r7, #4]
    // Start the timer that counts the time between sending and receiving the ultrasonic pulse
    HAL_TIM_Base_Start(this->counter_tim);
 8018538:	687b      	ldr	r3, [r7, #4]
 801853a:	695b      	ldr	r3, [r3, #20]
 801853c:	4618      	mov	r0, r3
 801853e:	f7f4 fb5d 	bl	800cbfc <HAL_TIM_Base_Start>

    // Ensure the trigger timer channel is in PWM mode and start it
    // This will generate the 10us pulse on the trigger pin
    __HAL_TIM_SET_COMPARE(this->frequence_tim, this->triggerChannel, 2); // 10us pulse, assuming 1MHz timer
 8018542:	687b      	ldr	r3, [r7, #4]
 8018544:	699b      	ldr	r3, [r3, #24]
 8018546:	2b00      	cmp	r3, #0
 8018548:	d105      	bne.n	8018556 <_ZN16UltrasonicSensor5startEv+0x26>
 801854a:	687b      	ldr	r3, [r7, #4]
 801854c:	691b      	ldr	r3, [r3, #16]
 801854e:	681b      	ldr	r3, [r3, #0]
 8018550:	2202      	movs	r2, #2
 8018552:	635a      	str	r2, [r3, #52]	@ 0x34
 8018554:	e02c      	b.n	80185b0 <_ZN16UltrasonicSensor5startEv+0x80>
 8018556:	687b      	ldr	r3, [r7, #4]
 8018558:	699b      	ldr	r3, [r3, #24]
 801855a:	2b04      	cmp	r3, #4
 801855c:	d105      	bne.n	801856a <_ZN16UltrasonicSensor5startEv+0x3a>
 801855e:	687b      	ldr	r3, [r7, #4]
 8018560:	691b      	ldr	r3, [r3, #16]
 8018562:	681b      	ldr	r3, [r3, #0]
 8018564:	2202      	movs	r2, #2
 8018566:	639a      	str	r2, [r3, #56]	@ 0x38
 8018568:	e022      	b.n	80185b0 <_ZN16UltrasonicSensor5startEv+0x80>
 801856a:	687b      	ldr	r3, [r7, #4]
 801856c:	699b      	ldr	r3, [r3, #24]
 801856e:	2b08      	cmp	r3, #8
 8018570:	d105      	bne.n	801857e <_ZN16UltrasonicSensor5startEv+0x4e>
 8018572:	687b      	ldr	r3, [r7, #4]
 8018574:	691b      	ldr	r3, [r3, #16]
 8018576:	681b      	ldr	r3, [r3, #0]
 8018578:	2202      	movs	r2, #2
 801857a:	63da      	str	r2, [r3, #60]	@ 0x3c
 801857c:	e018      	b.n	80185b0 <_ZN16UltrasonicSensor5startEv+0x80>
 801857e:	687b      	ldr	r3, [r7, #4]
 8018580:	699b      	ldr	r3, [r3, #24]
 8018582:	2b0c      	cmp	r3, #12
 8018584:	d105      	bne.n	8018592 <_ZN16UltrasonicSensor5startEv+0x62>
 8018586:	687b      	ldr	r3, [r7, #4]
 8018588:	691b      	ldr	r3, [r3, #16]
 801858a:	681b      	ldr	r3, [r3, #0]
 801858c:	2202      	movs	r2, #2
 801858e:	641a      	str	r2, [r3, #64]	@ 0x40
 8018590:	e00e      	b.n	80185b0 <_ZN16UltrasonicSensor5startEv+0x80>
 8018592:	687b      	ldr	r3, [r7, #4]
 8018594:	699b      	ldr	r3, [r3, #24]
 8018596:	2b10      	cmp	r3, #16
 8018598:	d105      	bne.n	80185a6 <_ZN16UltrasonicSensor5startEv+0x76>
 801859a:	687b      	ldr	r3, [r7, #4]
 801859c:	691b      	ldr	r3, [r3, #16]
 801859e:	681b      	ldr	r3, [r3, #0]
 80185a0:	2202      	movs	r2, #2
 80185a2:	659a      	str	r2, [r3, #88]	@ 0x58
 80185a4:	e004      	b.n	80185b0 <_ZN16UltrasonicSensor5startEv+0x80>
 80185a6:	687b      	ldr	r3, [r7, #4]
 80185a8:	691b      	ldr	r3, [r3, #16]
 80185aa:	681b      	ldr	r3, [r3, #0]
 80185ac:	2202      	movs	r2, #2
 80185ae:	65da      	str	r2, [r3, #92]	@ 0x5c
    HAL_TIM_PWM_Start(this->frequence_tim, this->triggerChannel);
 80185b0:	687b      	ldr	r3, [r7, #4]
 80185b2:	691a      	ldr	r2, [r3, #16]
 80185b4:	687b      	ldr	r3, [r7, #4]
 80185b6:	699b      	ldr	r3, [r3, #24]
 80185b8:	4619      	mov	r1, r3
 80185ba:	4610      	mov	r0, r2
 80185bc:	f7f4 fc5e 	bl	800ce7c <HAL_TIM_PWM_Start>

    // Start input capture in interrupt mode to detect the echo
    HAL_TIM_IC_Start_IT(this->frequence_tim, this->echoChannel);  // echoChannel used for input capture
 80185c0:	687b      	ldr	r3, [r7, #4]
 80185c2:	691a      	ldr	r2, [r3, #16]
 80185c4:	687b      	ldr	r3, [r7, #4]
 80185c6:	69db      	ldr	r3, [r3, #28]
 80185c8:	4619      	mov	r1, r3
 80185ca:	4610      	mov	r0, r2
 80185cc:	f7f4 ff8a 	bl	800d4e4 <HAL_TIM_IC_Start_IT>

    // Start the ultrasonic task thread (if using RTOS)
    ultrasonicThreadId = osThreadNew(start_ultrasonic_task, this,
 80185d0:	4a07      	ldr	r2, [pc, #28]	@ (80185f0 <_ZN16UltrasonicSensor5startEv+0xc0>)
 80185d2:	6879      	ldr	r1, [r7, #4]
 80185d4:	4807      	ldr	r0, [pc, #28]	@ (80185f4 <_ZN16UltrasonicSensor5startEv+0xc4>)
 80185d6:	f7f8 fbef 	bl	8010db8 <osThreadNew>
 80185da:	4603      	mov	r3, r0
 80185dc:	4a06      	ldr	r2, [pc, #24]	@ (80185f8 <_ZN16UltrasonicSensor5startEv+0xc8>)
 80185de:	6013      	str	r3, [r2, #0]
            &ultrasonicTask_attributes);

    this->initialized = true;
 80185e0:	687b      	ldr	r3, [r7, #4]
 80185e2:	2201      	movs	r2, #1
 80185e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
}
 80185e8:	bf00      	nop
 80185ea:	3708      	adds	r7, #8
 80185ec:	46bd      	mov	sp, r7
 80185ee:	bd80      	pop	{r7, pc}
 80185f0:	0801e34c 	.word	0x0801e34c
 80185f4:	0801872d 	.word	0x0801872d
 80185f8:	2401f780 	.word	0x2401f780

080185fc <_ZN16UltrasonicSensor4taskEv>:

void UltrasonicSensor::task() {
 80185fc:	b580      	push	{r7, lr}
 80185fe:	b082      	sub	sp, #8
 8018600:	af00      	add	r7, sp, #0
 8018602:	6078      	str	r0, [r7, #4]
    for (;;) {
        osThreadFlagsWait(0x01, osFlagsWaitAny, osWaitForever);
 8018604:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8018608:	2100      	movs	r1, #0
 801860a:	2001      	movs	r0, #1
 801860c:	f7f8 fcb4 	bl	8010f78 <osThreadFlagsWait>
        ikarus_firmware.sensors.ultrasonicSensor.handleExti(echo_Pin);
 8018610:	2104      	movs	r1, #4
 8018612:	4802      	ldr	r0, [pc, #8]	@ (801861c <_ZN16UltrasonicSensor4taskEv+0x20>)
 8018614:	f000 f814 	bl	8018640 <_ZN16UltrasonicSensor10handleExtiEt>
        osThreadFlagsWait(0x01, osFlagsWaitAny, osWaitForever);
 8018618:	bf00      	nop
 801861a:	e7f3      	b.n	8018604 <_ZN16UltrasonicSensor4taskEv+0x8>
 801861c:	2401f3a4 	.word	0x2401f3a4

08018620 <_ZN16UltrasonicSensor11getDistanceEv>:
    }
}

float UltrasonicSensor::getDistance() {
 8018620:	b480      	push	{r7}
 8018622:	b083      	sub	sp, #12
 8018624:	af00      	add	r7, sp, #0
 8018626:	6078      	str	r0, [r7, #4]
	return this->distance;
 8018628:	687b      	ldr	r3, [r7, #4]
 801862a:	6a1b      	ldr	r3, [r3, #32]
 801862c:	ee07 3a90 	vmov	s15, r3
}
 8018630:	eeb0 0a67 	vmov.f32	s0, s15
 8018634:	370c      	adds	r7, #12
 8018636:	46bd      	mov	sp, r7
 8018638:	f85d 7b04 	ldr.w	r7, [sp], #4
 801863c:	4770      	bx	lr
	...

08018640 <_ZN16UltrasonicSensor10handleExtiEt>:

void UltrasonicSensor::handleExti(uint16_t GPIO_Pin) {
 8018640:	b580      	push	{r7, lr}
 8018642:	b082      	sub	sp, #8
 8018644:	af00      	add	r7, sp, #0
 8018646:	6078      	str	r0, [r7, #4]
 8018648:	460b      	mov	r3, r1
 801864a:	807b      	strh	r3, [r7, #2]
	if (this->initialized == false) {
 801864c:	687b      	ldr	r3, [r7, #4]
 801864e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8018652:	2b00      	cmp	r3, #0
 8018654:	d061      	beq.n	801871a <_ZN16UltrasonicSensor10handleExtiEt+0xda>
		return;
	}
	if (HAL_GPIO_ReadPin(echo_GPIO_Port, echo_Pin) == GPIO_PIN_SET) {
 8018656:	2104      	movs	r1, #4
 8018658:	4832      	ldr	r0, [pc, #200]	@ (8018724 <_ZN16UltrasonicSensor10handleExtiEt+0xe4>)
 801865a:	f7ee fc7f 	bl	8006f5c <HAL_GPIO_ReadPin>
 801865e:	4603      	mov	r3, r0
 8018660:	2b01      	cmp	r3, #1
 8018662:	bf0c      	ite	eq
 8018664:	2301      	moveq	r3, #1
 8018666:	2300      	movne	r3, #0
 8018668:	b2db      	uxtb	r3, r3
 801866a:	2b00      	cmp	r3, #0
 801866c:	d009      	beq.n	8018682 <_ZN16UltrasonicSensor10handleExtiEt+0x42>
		this->echo_start = __HAL_TIM_GET_COUNTER(this->counter_tim);
 801866e:	687b      	ldr	r3, [r7, #4]
 8018670:	695b      	ldr	r3, [r3, #20]
 8018672:	681b      	ldr	r3, [r3, #0]
 8018674:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8018676:	687b      	ldr	r3, [r7, #4]
 8018678:	601a      	str	r2, [r3, #0]
		this->measuring = 1;
 801867a:	687b      	ldr	r3, [r7, #4]
 801867c:	2201      	movs	r2, #1
 801867e:	731a      	strb	r2, [r3, #12]
 8018680:	e04c      	b.n	801871c <_ZN16UltrasonicSensor10handleExtiEt+0xdc>
	}
	else if (this->measuring) {
 8018682:	687b      	ldr	r3, [r7, #4]
 8018684:	7b1b      	ldrb	r3, [r3, #12]
 8018686:	2b00      	cmp	r3, #0
 8018688:	d048      	beq.n	801871c <_ZN16UltrasonicSensor10handleExtiEt+0xdc>
		this->echo_end = __HAL_TIM_GET_COUNTER(this->counter_tim);
 801868a:	687b      	ldr	r3, [r7, #4]
 801868c:	695b      	ldr	r3, [r3, #20]
 801868e:	681b      	ldr	r3, [r3, #0]
 8018690:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8018692:	687b      	ldr	r3, [r7, #4]
 8018694:	605a      	str	r2, [r3, #4]
		if (this->echo_end >= this->echo_start)
 8018696:	687b      	ldr	r3, [r7, #4]
 8018698:	685a      	ldr	r2, [r3, #4]
 801869a:	687b      	ldr	r3, [r7, #4]
 801869c:	681b      	ldr	r3, [r3, #0]
 801869e:	429a      	cmp	r2, r3
 80186a0:	d307      	bcc.n	80186b2 <_ZN16UltrasonicSensor10handleExtiEt+0x72>
			this->echo_duration = this->echo_end - this->echo_start;
 80186a2:	687b      	ldr	r3, [r7, #4]
 80186a4:	685a      	ldr	r2, [r3, #4]
 80186a6:	687b      	ldr	r3, [r7, #4]
 80186a8:	681b      	ldr	r3, [r3, #0]
 80186aa:	1ad2      	subs	r2, r2, r3
 80186ac:	687b      	ldr	r3, [r7, #4]
 80186ae:	609a      	str	r2, [r3, #8]
 80186b0:	e00b      	b.n	80186ca <_ZN16UltrasonicSensor10handleExtiEt+0x8a>
		else
			this->echo_duration = (this->counter_tim->Init.Period + 1
 80186b2:	687b      	ldr	r3, [r7, #4]
 80186b4:	695b      	ldr	r3, [r3, #20]
 80186b6:	68da      	ldr	r2, [r3, #12]
					- this->echo_start) + this->echo_end;
 80186b8:	687b      	ldr	r3, [r7, #4]
 80186ba:	681b      	ldr	r3, [r3, #0]
 80186bc:	1ad2      	subs	r2, r2, r3
 80186be:	687b      	ldr	r3, [r7, #4]
 80186c0:	685b      	ldr	r3, [r3, #4]
 80186c2:	4413      	add	r3, r2
 80186c4:	1c5a      	adds	r2, r3, #1
			this->echo_duration = (this->counter_tim->Init.Period + 1
 80186c6:	687b      	ldr	r3, [r7, #4]
 80186c8:	609a      	str	r2, [r3, #8]
		this->distance = (float) this->echo_duration / 58.0f; // Convert to cm
 80186ca:	687b      	ldr	r3, [r7, #4]
 80186cc:	689b      	ldr	r3, [r3, #8]
 80186ce:	ee07 3a90 	vmov	s15, r3
 80186d2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80186d6:	eddf 6a14 	vldr	s13, [pc, #80]	@ 8018728 <_ZN16UltrasonicSensor10handleExtiEt+0xe8>
 80186da:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80186de:	687b      	ldr	r3, [r7, #4]
 80186e0:	edc3 7a08 	vstr	s15, [r3, #32]
		if (this->distance <= 10) {
 80186e4:	687b      	ldr	r3, [r7, #4]
 80186e6:	edd3 7a08 	vldr	s15, [r3, #32]
 80186ea:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80186ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 80186f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80186f6:	d806      	bhi.n	8018706 <_ZN16UltrasonicSensor10handleExtiEt+0xc6>
			HAL_GPIO_WritePin(ACT_LED_GPIO_Port, ACT_LED_Pin, GPIO_PIN_SET);
 80186f8:	2201      	movs	r2, #1
 80186fa:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80186fe:	4809      	ldr	r0, [pc, #36]	@ (8018724 <_ZN16UltrasonicSensor10handleExtiEt+0xe4>)
 8018700:	f7ee fc44 	bl	8006f8c <HAL_GPIO_WritePin>
 8018704:	e005      	b.n	8018712 <_ZN16UltrasonicSensor10handleExtiEt+0xd2>
			} else {
			HAL_GPIO_WritePin(ACT_LED_GPIO_Port, ACT_LED_Pin, GPIO_PIN_RESET);
 8018706:	2200      	movs	r2, #0
 8018708:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 801870c:	4805      	ldr	r0, [pc, #20]	@ (8018724 <_ZN16UltrasonicSensor10handleExtiEt+0xe4>)
 801870e:	f7ee fc3d 	bl	8006f8c <HAL_GPIO_WritePin>
		}
         measuring = 0;
 8018712:	687b      	ldr	r3, [r7, #4]
 8018714:	2200      	movs	r2, #0
 8018716:	731a      	strb	r2, [r3, #12]
 8018718:	e000      	b.n	801871c <_ZN16UltrasonicSensor10handleExtiEt+0xdc>
		return;
 801871a:	bf00      	nop

	}
}
 801871c:	3708      	adds	r7, #8
 801871e:	46bd      	mov	sp, r7
 8018720:	bd80      	pop	{r7, pc}
 8018722:	bf00      	nop
 8018724:	58020c00 	.word	0x58020c00
 8018728:	42680000 	.word	0x42680000

0801872c <_Z21start_ultrasonic_taskPv>:


void start_ultrasonic_task(void *argument) {
 801872c:	b580      	push	{r7, lr}
 801872e:	b084      	sub	sp, #16
 8018730:	af00      	add	r7, sp, #0
 8018732:	6078      	str	r0, [r7, #4]
	UltrasonicSensor* sensor = (UltrasonicSensor*) argument;
 8018734:	687b      	ldr	r3, [r7, #4]
 8018736:	60fb      	str	r3, [r7, #12]
	sensor->task();
 8018738:	68f8      	ldr	r0, [r7, #12]
 801873a:	f7ff ff5f 	bl	80185fc <_ZN16UltrasonicSensor4taskEv>
}
 801873e:	bf00      	nop
 8018740:	3710      	adds	r7, #16
 8018742:	46bd      	mov	sp, r7
 8018744:	bd80      	pop	{r7, pc}
	...

08018748 <HAL_GPIO_EXTI_Callback>:

extern "C" void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8018748:	b580      	push	{r7, lr}
 801874a:	b082      	sub	sp, #8
 801874c:	af00      	add	r7, sp, #0
 801874e:	4603      	mov	r3, r0
 8018750:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == echo_Pin) {
 8018752:	88fb      	ldrh	r3, [r7, #6]
 8018754:	2b04      	cmp	r3, #4
 8018756:	d106      	bne.n	8018766 <HAL_GPIO_EXTI_Callback+0x1e>
		//ikarus_firmware.sensors.ultrasonicSensor.handleExti(GPIO_Pin);
        osThreadFlagsSet(ultrasonicThreadId, 0x01);
 8018758:	4b04      	ldr	r3, [pc, #16]	@ (801876c <HAL_GPIO_EXTI_Callback+0x24>)
 801875a:	681b      	ldr	r3, [r3, #0]
 801875c:	2101      	movs	r1, #1
 801875e:	4618      	mov	r0, r3
 8018760:	f7f8 fbbc 	bl	8010edc <osThreadFlagsSet>

		return;
 8018764:	bf00      	nop
	}
}
 8018766:	3708      	adds	r7, #8
 8018768:	46bd      	mov	sp, r7
 801876a:	bd80      	pop	{r7, pc}
 801876c:	2401f780 	.word	0x2401f780

08018770 <_Z7deg2radf>:

#include "stdint.h"

const float pi = 3.14159265;

inline float deg2rad(float angle) {
 8018770:	b480      	push	{r7}
 8018772:	b083      	sub	sp, #12
 8018774:	af00      	add	r7, sp, #0
 8018776:	ed87 0a01 	vstr	s0, [r7, #4]
	return angle * pi / 180.0;
 801877a:	edd7 7a01 	vldr	s15, [r7, #4]
 801877e:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 80187a0 <_Z7deg2radf+0x30>
 8018782:	ee67 7a87 	vmul.f32	s15, s15, s14
 8018786:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 80187a4 <_Z7deg2radf+0x34>
 801878a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 801878e:	eef0 7a66 	vmov.f32	s15, s13
}
 8018792:	eeb0 0a67 	vmov.f32	s0, s15
 8018796:	370c      	adds	r7, #12
 8018798:	46bd      	mov	sp, r7
 801879a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801879e:	4770      	bx	lr
 80187a0:	40490fdb 	.word	0x40490fdb
 80187a4:	43340000 	.word	0x43340000

080187a8 <_Z5delaym>:
#include "utils/core_math.h"
#include "cmsis_os.h"

#define CORE_CONFIG_USE_RTOS 1

inline void delay(uint32_t msec){
 80187a8:	b580      	push	{r7, lr}
 80187aa:	b084      	sub	sp, #16
 80187ac:	af00      	add	r7, sp, #0
 80187ae:	6078      	str	r0, [r7, #4]
#if CORE_CONFIG_USE_RTOS

	osKernelState_t state = osKernelGetState();
 80187b0:	f7f8 faba 	bl	8010d28 <osKernelGetState>
 80187b4:	60f8      	str	r0, [r7, #12]
	if (state == osKernelRunning){
 80187b6:	68fb      	ldr	r3, [r7, #12]
 80187b8:	2b02      	cmp	r3, #2
 80187ba:	d103      	bne.n	80187c4 <_Z5delaym+0x1c>
		osDelay(msec);
 80187bc:	6878      	ldr	r0, [r7, #4]
 80187be:	f7f8 fc5c 	bl	801107a <osDelay>
	}

#else
	HAL_Delay(msec);
#endif
}
 80187c2:	e002      	b.n	80187ca <_Z5delaym+0x22>
		HAL_Delay(msec);
 80187c4:	6878      	ldr	r0, [r7, #4]
 80187c6:	f7ea fc31 	bl	800302c <HAL_Delay>
}
 80187ca:	bf00      	nop
 80187cc:	3710      	adds	r7, #16
 80187ce:	46bd      	mov	sp, r7
 80187d0:	bd80      	pop	{r7, pc}

080187d2 <_ZN18bmi160_gyr_calib_tC1Ev>:
	float x;
	float y;
	float z;
} bmi160_acc;

typedef struct bmi160_gyr_calib_t {
 80187d2:	b480      	push	{r7}
 80187d4:	b083      	sub	sp, #12
 80187d6:	af00      	add	r7, sp, #0
 80187d8:	6078      	str	r0, [r7, #4]
 80187da:	687b      	ldr	r3, [r7, #4]
 80187dc:	f04f 0200 	mov.w	r2, #0
 80187e0:	601a      	str	r2, [r3, #0]
 80187e2:	687b      	ldr	r3, [r7, #4]
 80187e4:	f04f 0200 	mov.w	r2, #0
 80187e8:	605a      	str	r2, [r3, #4]
 80187ea:	687b      	ldr	r3, [r7, #4]
 80187ec:	f04f 0200 	mov.w	r2, #0
 80187f0:	609a      	str	r2, [r3, #8]
 80187f2:	687b      	ldr	r3, [r7, #4]
 80187f4:	4618      	mov	r0, r3
 80187f6:	370c      	adds	r7, #12
 80187f8:	46bd      	mov	sp, r7
 80187fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80187fe:	4770      	bx	lr

08018800 <_ZN19bmi160_gyr_config_tC1Ev>:
	uint8_t bw = BMI160_ACCEL_BW_NORMAL_AVG4;
	uint8_t range = BMI160_ACCEL_RANGE_8G;
	uint8_t foc_enable = 0;
} bmi160_acc_config_t;

typedef struct bmi160_gyr_config_t {
 8018800:	b480      	push	{r7}
 8018802:	b083      	sub	sp, #12
 8018804:	af00      	add	r7, sp, #0
 8018806:	6078      	str	r0, [r7, #4]
 8018808:	687b      	ldr	r3, [r7, #4]
 801880a:	220b      	movs	r2, #11
 801880c:	701a      	strb	r2, [r3, #0]
 801880e:	687b      	ldr	r3, [r7, #4]
 8018810:	2220      	movs	r2, #32
 8018812:	705a      	strb	r2, [r3, #1]
 8018814:	687b      	ldr	r3, [r7, #4]
 8018816:	2200      	movs	r2, #0
 8018818:	709a      	strb	r2, [r3, #2]
 801881a:	687b      	ldr	r3, [r7, #4]
 801881c:	2201      	movs	r2, #1
 801881e:	70da      	strb	r2, [r3, #3]
 8018820:	687b      	ldr	r3, [r7, #4]
 8018822:	4618      	mov	r0, r3
 8018824:	370c      	adds	r7, #12
 8018826:	46bd      	mov	sp, r7
 8018828:	f85d 7b04 	ldr.w	r7, [sp], #4
 801882c:	4770      	bx	lr

0801882e <_ZN19bmi160_acc_config_tC1Ev>:
typedef struct bmi160_acc_config_t {
 801882e:	b480      	push	{r7}
 8018830:	b083      	sub	sp, #12
 8018832:	af00      	add	r7, sp, #0
 8018834:	6078      	str	r0, [r7, #4]
 8018836:	687b      	ldr	r3, [r7, #4]
 8018838:	220a      	movs	r2, #10
 801883a:	701a      	strb	r2, [r3, #0]
 801883c:	687b      	ldr	r3, [r7, #4]
 801883e:	2220      	movs	r2, #32
 8018840:	705a      	strb	r2, [r3, #1]
 8018842:	687b      	ldr	r3, [r7, #4]
 8018844:	2208      	movs	r2, #8
 8018846:	709a      	strb	r2, [r3, #2]
 8018848:	687b      	ldr	r3, [r7, #4]
 801884a:	2200      	movs	r2, #0
 801884c:	70da      	strb	r2, [r3, #3]
 801884e:	687b      	ldr	r3, [r7, #4]
 8018850:	4618      	mov	r0, r3
 8018852:	370c      	adds	r7, #12
 8018854:	46bd      	mov	sp, r7
 8018856:	f85d 7b04 	ldr.w	r7, [sp], #4
 801885a:	4770      	bx	lr

0801885c <_ZN15bmi160_config_tC1Ev>:
	uint8_t bw = BMI160_GYRO_BW_NORMAL_MODE;
	uint8_t range = BMI160_GYRO_RANGE_2000_DPS;
	uint8_t foc_enable = 1;
} bmi160_gyr_config_t;

typedef struct bmi160_config_t {
 801885c:	b580      	push	{r7, lr}
 801885e:	b082      	sub	sp, #8
 8018860:	af00      	add	r7, sp, #0
 8018862:	6078      	str	r0, [r7, #4]
 8018864:	687b      	ldr	r3, [r7, #4]
 8018866:	330a      	adds	r3, #10
 8018868:	4618      	mov	r0, r3
 801886a:	f7ff ffc9 	bl	8018800 <_ZN19bmi160_gyr_config_tC1Ev>
 801886e:	687b      	ldr	r3, [r7, #4]
 8018870:	330e      	adds	r3, #14
 8018872:	4618      	mov	r0, r3
 8018874:	f7ff ffdb 	bl	801882e <_ZN19bmi160_acc_config_tC1Ev>
 8018878:	687b      	ldr	r3, [r7, #4]
 801887a:	4618      	mov	r0, r3
 801887c:	3708      	adds	r7, #8
 801887e:	46bd      	mov	sp, r7
 8018880:	bd80      	pop	{r7, pc}

08018882 <_ZN6BMI160C1Ev>:

BMI160::BMI160(){
 8018882:	b580      	push	{r7, lr}
 8018884:	b082      	sub	sp, #8
 8018886:	af00      	add	r7, sp, #0
 8018888:	6078      	str	r0, [r7, #4]
 801888a:	687b      	ldr	r3, [r7, #4]
 801888c:	332c      	adds	r3, #44	@ 0x2c
 801888e:	4618      	mov	r0, r3
 8018890:	f7ff ff9f 	bl	80187d2 <_ZN18bmi160_gyr_calib_tC1Ev>
 8018894:	687b      	ldr	r3, [r7, #4]
 8018896:	3338      	adds	r3, #56	@ 0x38
 8018898:	4618      	mov	r0, r3
 801889a:	f7ff ffdf 	bl	801885c <_ZN15bmi160_config_tC1Ev>

}
 801889e:	687b      	ldr	r3, [r7, #4]
 80188a0:	4618      	mov	r0, r3
 80188a2:	3708      	adds	r7, #8
 80188a4:	46bd      	mov	sp, r7
 80188a6:	bd80      	pop	{r7, pc}

080188a8 <_ZN6BMI16013writeRegisterEhh>:

/* ============================================================================= */
uint8_t BMI160::writeRegister(uint8_t reg, uint8_t data) {
 80188a8:	b580      	push	{r7, lr}
 80188aa:	b082      	sub	sp, #8
 80188ac:	af00      	add	r7, sp, #0
 80188ae:	6078      	str	r0, [r7, #4]
 80188b0:	460b      	mov	r3, r1
 80188b2:	70fb      	strb	r3, [r7, #3]
 80188b4:	4613      	mov	r3, r2
 80188b6:	70bb      	strb	r3, [r7, #2]
	HAL_GPIO_WritePin(this->_config.CS_GPIOx, this->_config.CS_GPIO_Pin, GPIO_PIN_RESET);
 80188b8:	687b      	ldr	r3, [r7, #4]
 80188ba:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80188bc:	687b      	ldr	r3, [r7, #4]
 80188be:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80188c2:	2200      	movs	r2, #0
 80188c4:	4619      	mov	r1, r3
 80188c6:	f7ee fb61 	bl	8006f8c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(this->_config.hspi, &reg, 1, 1);
 80188ca:	687b      	ldr	r3, [r7, #4]
 80188cc:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80188ce:	1cf9      	adds	r1, r7, #3
 80188d0:	2301      	movs	r3, #1
 80188d2:	2201      	movs	r2, #1
 80188d4:	f7f3 f9a2 	bl	800bc1c <HAL_SPI_Transmit>
	HAL_SPI_Transmit(this->_config.hspi, &data, 1, 1);
 80188d8:	687b      	ldr	r3, [r7, #4]
 80188da:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80188dc:	1cb9      	adds	r1, r7, #2
 80188de:	2301      	movs	r3, #1
 80188e0:	2201      	movs	r2, #1
 80188e2:	f7f3 f99b 	bl	800bc1c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(this->_config.CS_GPIOx, this->_config.CS_GPIO_Pin, GPIO_PIN_SET);
 80188e6:	687b      	ldr	r3, [r7, #4]
 80188e8:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80188ea:	687b      	ldr	r3, [r7, #4]
 80188ec:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80188f0:	2201      	movs	r2, #1
 80188f2:	4619      	mov	r1, r3
 80188f4:	f7ee fb4a 	bl	8006f8c <HAL_GPIO_WritePin>

	return CORE_OK;
 80188f8:	2301      	movs	r3, #1
}
 80188fa:	4618      	mov	r0, r3
 80188fc:	3708      	adds	r7, #8
 80188fe:	46bd      	mov	sp, r7
 8018900:	bd80      	pop	{r7, pc}

08018902 <_ZN6BMI1604initE15bmi160_config_t>:

/* ============================================================================= */
uint8_t BMI160::init(bmi160_config_t config) {
 8018902:	b084      	sub	sp, #16
 8018904:	b5b0      	push	{r4, r5, r7, lr}
 8018906:	b084      	sub	sp, #16
 8018908:	af00      	add	r7, sp, #0
 801890a:	6078      	str	r0, [r7, #4]
 801890c:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8018910:	e880 000e 	stmia.w	r0, {r1, r2, r3}

	this->_config = config;
 8018914:	687b      	ldr	r3, [r7, #4]
 8018916:	f103 0538 	add.w	r5, r3, #56	@ 0x38
 801891a:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 801891e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8018920:	6028      	str	r0, [r5, #0]
 8018922:	6069      	str	r1, [r5, #4]
 8018924:	60aa      	str	r2, [r5, #8]
 8018926:	60eb      	str	r3, [r5, #12]
 8018928:	8823      	ldrh	r3, [r4, #0]
 801892a:	822b      	strh	r3, [r5, #16]
	// Make a dummy read to turn on SPI mode
//	this->readRegister(0x7F);
	HAL_GPIO_WritePin(this->_config.CS_GPIOx, this->_config.CS_GPIO_Pin, GPIO_PIN_SET);
 801892c:	687b      	ldr	r3, [r7, #4]
 801892e:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8018930:	687b      	ldr	r3, [r7, #4]
 8018932:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8018936:	2201      	movs	r2, #1
 8018938:	4619      	mov	r1, r3
 801893a:	f7ee fb27 	bl	8006f8c <HAL_GPIO_WritePin>
	delay(250);
 801893e:	20fa      	movs	r0, #250	@ 0xfa
 8018940:	f7ff ff32 	bl	80187a8 <_Z5delaym>

	// Check if the IMU can be addressed
	if (not (this->check())) {
 8018944:	6878      	ldr	r0, [r7, #4]
 8018946:	f000 f8e9 	bl	8018b1c <_ZN6BMI1605checkEv>
 801894a:	4603      	mov	r3, r0
 801894c:	2b00      	cmp	r3, #0
 801894e:	bf0c      	ite	eq
 8018950:	2301      	moveq	r3, #1
 8018952:	2300      	movne	r3, #0
 8018954:	b2db      	uxtb	r3, r3
 8018956:	2b00      	cmp	r3, #0
 8018958:	d001      	beq.n	801895e <_ZN6BMI1604initE15bmi160_config_t+0x5c>
		return 0;
 801895a:	2300      	movs	r3, #0
 801895c:	e06e      	b.n	8018a3c <_ZN6BMI1604initE15bmi160_config_t+0x13a>
	}

	// Reset the IMU to delete all previously loaded registers
	this->reset();
 801895e:	6878      	ldr	r0, [r7, #4]
 8018960:	f000 fd78 	bl	8019454 <_ZN6BMI1605resetEv>

	// Wait until the reset is finished
	delay(250);
 8018964:	20fa      	movs	r0, #250	@ 0xfa
 8018966:	f7ff ff1f 	bl	80187a8 <_Z5delaym>

	// Make a dummy read again to turn on SPI
	this->readRegister(0x7F);
 801896a:	217f      	movs	r1, #127	@ 0x7f
 801896c:	6878      	ldr	r0, [r7, #4]
 801896e:	f000 f86c 	bl	8018a4a <_ZN6BMI16012readRegisterEh>

	// Set the power mode to normal in order for all registers to be writable
	this->setPowerMode(BMI160_Power_Normal);
 8018972:	2100      	movs	r1, #0
 8018974:	6878      	ldr	r0, [r7, #4]
 8018976:	f000 fcf1 	bl	801935c <_ZN6BMI16012setPowerModeE16BMI160_PowerMode>

	// Set the accelerometer setting
	this->setAccConfig(this->_config.acc.odr | this->_config.acc.bw,
 801897a:	687b      	ldr	r3, [r7, #4]
 801897c:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 8018980:	687b      	ldr	r3, [r7, #4]
 8018982:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8018986:	4313      	orrs	r3, r2
 8018988:	b2d9      	uxtb	r1, r3
 801898a:	687b      	ldr	r3, [r7, #4]
 801898c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8018990:	461a      	mov	r2, r3
 8018992:	6878      	ldr	r0, [r7, #4]
 8018994:	f000 fcc9 	bl	801932a <_ZN6BMI16012setAccConfigEhh>
			this->_config.acc.range);

	// Set the gyroscope setting
	this->setGyroConfig(this->_config.gyr.odr | this->_config.gyr.bw,
 8018998:	687b      	ldr	r3, [r7, #4]
 801899a:	f893 2042 	ldrb.w	r2, [r3, #66]	@ 0x42
 801899e:	687b      	ldr	r3, [r7, #4]
 80189a0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80189a4:	4313      	orrs	r3, r2
 80189a6:	b2d9      	uxtb	r1, r3
 80189a8:	687b      	ldr	r3, [r7, #4]
 80189aa:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80189ae:	461a      	mov	r2, r3
 80189b0:	6878      	ldr	r0, [r7, #4]
 80189b2:	f000 fca1 	bl	80192f8 <_ZN6BMI16013setGyroConfigEhh>
			this->_config.gyr.range);

	// Check if the settings have been set correctly

	uint8_t acc_config_reg = this->readRegister(BMI160_REG_ACCEL_CONFIG);
 80189b6:	2140      	movs	r1, #64	@ 0x40
 80189b8:	6878      	ldr	r0, [r7, #4]
 80189ba:	f000 f846 	bl	8018a4a <_ZN6BMI16012readRegisterEh>
 80189be:	4603      	mov	r3, r0
 80189c0:	73fb      	strb	r3, [r7, #15]
	uint8_t acc_range_reg = this->readRegister(BMI160_REG_ACCEL_RANGE);
 80189c2:	2141      	movs	r1, #65	@ 0x41
 80189c4:	6878      	ldr	r0, [r7, #4]
 80189c6:	f000 f840 	bl	8018a4a <_ZN6BMI16012readRegisterEh>
 80189ca:	4603      	mov	r3, r0
 80189cc:	73bb      	strb	r3, [r7, #14]
	uint8_t gyr_config_reg = this->readRegister(BMI160_REG_GYRO_CONFIG);
 80189ce:	2142      	movs	r1, #66	@ 0x42
 80189d0:	6878      	ldr	r0, [r7, #4]
 80189d2:	f000 f83a 	bl	8018a4a <_ZN6BMI16012readRegisterEh>
 80189d6:	4603      	mov	r3, r0
 80189d8:	737b      	strb	r3, [r7, #13]
	uint8_t gyr_range_reg = this->readRegister(BMI160_REG_GYRO_RANGE);
 80189da:	2143      	movs	r1, #67	@ 0x43
 80189dc:	6878      	ldr	r0, [r7, #4]
 80189de:	f000 f834 	bl	8018a4a <_ZN6BMI16012readRegisterEh>
 80189e2:	4603      	mov	r3, r0
 80189e4:	733b      	strb	r3, [r7, #12]

	if (acc_config_reg != (this->_config.acc.odr | this->_config.acc.bw)) {
 80189e6:	687b      	ldr	r3, [r7, #4]
 80189e8:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 80189ec:	687b      	ldr	r3, [r7, #4]
 80189ee:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 80189f2:	4313      	orrs	r3, r2
 80189f4:	b2db      	uxtb	r3, r3
 80189f6:	7bfa      	ldrb	r2, [r7, #15]
 80189f8:	429a      	cmp	r2, r3
 80189fa:	d001      	beq.n	8018a00 <_ZN6BMI1604initE15bmi160_config_t+0xfe>
		return 0;
 80189fc:	2300      	movs	r3, #0
 80189fe:	e01d      	b.n	8018a3c <_ZN6BMI1604initE15bmi160_config_t+0x13a>
	}
	if (acc_range_reg != this->_config.acc.range) {
 8018a00:	687b      	ldr	r3, [r7, #4]
 8018a02:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8018a06:	7bba      	ldrb	r2, [r7, #14]
 8018a08:	429a      	cmp	r2, r3
 8018a0a:	d001      	beq.n	8018a10 <_ZN6BMI1604initE15bmi160_config_t+0x10e>
		return 0;
 8018a0c:	2300      	movs	r3, #0
 8018a0e:	e015      	b.n	8018a3c <_ZN6BMI1604initE15bmi160_config_t+0x13a>
	}
	if (gyr_config_reg != (this->_config.gyr.odr | this->_config.gyr.bw)) {
 8018a10:	687b      	ldr	r3, [r7, #4]
 8018a12:	f893 2042 	ldrb.w	r2, [r3, #66]	@ 0x42
 8018a16:	687b      	ldr	r3, [r7, #4]
 8018a18:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8018a1c:	4313      	orrs	r3, r2
 8018a1e:	b2db      	uxtb	r3, r3
 8018a20:	7b7a      	ldrb	r2, [r7, #13]
 8018a22:	429a      	cmp	r2, r3
 8018a24:	d001      	beq.n	8018a2a <_ZN6BMI1604initE15bmi160_config_t+0x128>
		return 0;
 8018a26:	2300      	movs	r3, #0
 8018a28:	e008      	b.n	8018a3c <_ZN6BMI1604initE15bmi160_config_t+0x13a>
	}
	if (gyr_range_reg != this->_config.gyr.range) {
 8018a2a:	687b      	ldr	r3, [r7, #4]
 8018a2c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8018a30:	7b3a      	ldrb	r2, [r7, #12]
 8018a32:	429a      	cmp	r2, r3
 8018a34:	d001      	beq.n	8018a3a <_ZN6BMI1604initE15bmi160_config_t+0x138>
		return 0;
 8018a36:	2300      	movs	r3, #0
 8018a38:	e000      	b.n	8018a3c <_ZN6BMI1604initE15bmi160_config_t+0x13a>
	}

	return CORE_OK;
 8018a3a:	2301      	movs	r3, #1
}
 8018a3c:	4618      	mov	r0, r3
 8018a3e:	3710      	adds	r7, #16
 8018a40:	46bd      	mov	sp, r7
 8018a42:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8018a46:	b004      	add	sp, #16
 8018a48:	4770      	bx	lr

08018a4a <_ZN6BMI16012readRegisterEh>:

/* ============================================================================= */
uint8_t BMI160::readRegister(uint8_t reg) {
 8018a4a:	b580      	push	{r7, lr}
 8018a4c:	b084      	sub	sp, #16
 8018a4e:	af00      	add	r7, sp, #0
 8018a50:	6078      	str	r0, [r7, #4]
 8018a52:	460b      	mov	r3, r1
 8018a54:	70fb      	strb	r3, [r7, #3]
	uint8_t ret = 0;
 8018a56:	2300      	movs	r3, #0
 8018a58:	73fb      	strb	r3, [r7, #15]
	reg |= 0x80;
 8018a5a:	78fb      	ldrb	r3, [r7, #3]
 8018a5c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8018a60:	b2db      	uxtb	r3, r3
 8018a62:	70fb      	strb	r3, [r7, #3]

	HAL_GPIO_WritePin(this->_config.CS_GPIOx, this->_config.CS_GPIO_Pin, GPIO_PIN_RESET);
 8018a64:	687b      	ldr	r3, [r7, #4]
 8018a66:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8018a68:	687b      	ldr	r3, [r7, #4]
 8018a6a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8018a6e:	2200      	movs	r2, #0
 8018a70:	4619      	mov	r1, r3
 8018a72:	f7ee fa8b 	bl	8006f8c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(this->_config.hspi, &reg, 1, 10);
 8018a76:	687b      	ldr	r3, [r7, #4]
 8018a78:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8018a7a:	1cf9      	adds	r1, r7, #3
 8018a7c:	230a      	movs	r3, #10
 8018a7e:	2201      	movs	r2, #1
 8018a80:	f7f3 f8cc 	bl	800bc1c <HAL_SPI_Transmit>
	HAL_SPI_Receive(this->_config.hspi, &ret, 1, 10);
 8018a84:	687b      	ldr	r3, [r7, #4]
 8018a86:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8018a88:	f107 010f 	add.w	r1, r7, #15
 8018a8c:	230a      	movs	r3, #10
 8018a8e:	2201      	movs	r2, #1
 8018a90:	f7f3 fab2 	bl	800bff8 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(this->_config.CS_GPIOx, this->_config.CS_GPIO_Pin, GPIO_PIN_SET);
 8018a94:	687b      	ldr	r3, [r7, #4]
 8018a96:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8018a98:	687b      	ldr	r3, [r7, #4]
 8018a9a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8018a9e:	2201      	movs	r2, #1
 8018aa0:	4619      	mov	r1, r3
 8018aa2:	f7ee fa73 	bl	8006f8c <HAL_GPIO_WritePin>

	return ret;
 8018aa6:	7bfb      	ldrb	r3, [r7, #15]
}
 8018aa8:	4618      	mov	r0, r3
 8018aaa:	3710      	adds	r7, #16
 8018aac:	46bd      	mov	sp, r7
 8018aae:	bd80      	pop	{r7, pc}

08018ab0 <_ZN6BMI16020readMultipleRegisterEhPhh>:

/* ============================================================================= */
uint8_t BMI160::readMultipleRegister(uint8_t reg, uint8_t *data, uint8_t len) {
 8018ab0:	b580      	push	{r7, lr}
 8018ab2:	b084      	sub	sp, #16
 8018ab4:	af00      	add	r7, sp, #0
 8018ab6:	60f8      	str	r0, [r7, #12]
 8018ab8:	607a      	str	r2, [r7, #4]
 8018aba:	461a      	mov	r2, r3
 8018abc:	460b      	mov	r3, r1
 8018abe:	72fb      	strb	r3, [r7, #11]
 8018ac0:	4613      	mov	r3, r2
 8018ac2:	72bb      	strb	r3, [r7, #10]
//	reg += 0x80;
	reg |= 0x80;
 8018ac4:	7afb      	ldrb	r3, [r7, #11]
 8018ac6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8018aca:	b2db      	uxtb	r3, r3
 8018acc:	72fb      	strb	r3, [r7, #11]

	HAL_GPIO_WritePin(this->_config.CS_GPIOx, this->_config.CS_GPIO_Pin, GPIO_PIN_RESET);
 8018ace:	68fb      	ldr	r3, [r7, #12]
 8018ad0:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8018ad2:	68fb      	ldr	r3, [r7, #12]
 8018ad4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8018ad8:	2200      	movs	r2, #0
 8018ada:	4619      	mov	r1, r3
 8018adc:	f7ee fa56 	bl	8006f8c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(this->_config.hspi, &reg, 1, 10);
 8018ae0:	68fb      	ldr	r3, [r7, #12]
 8018ae2:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8018ae4:	f107 010b 	add.w	r1, r7, #11
 8018ae8:	230a      	movs	r3, #10
 8018aea:	2201      	movs	r2, #1
 8018aec:	f7f3 f896 	bl	800bc1c <HAL_SPI_Transmit>
	HAL_SPI_Receive(this->_config.hspi, data, len, 10);
 8018af0:	68fb      	ldr	r3, [r7, #12]
 8018af2:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8018af4:	7abb      	ldrb	r3, [r7, #10]
 8018af6:	b29a      	uxth	r2, r3
 8018af8:	230a      	movs	r3, #10
 8018afa:	6879      	ldr	r1, [r7, #4]
 8018afc:	f7f3 fa7c 	bl	800bff8 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(this->_config.CS_GPIOx, this->_config.CS_GPIO_Pin, GPIO_PIN_SET);
 8018b00:	68fb      	ldr	r3, [r7, #12]
 8018b02:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8018b04:	68fb      	ldr	r3, [r7, #12]
 8018b06:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8018b0a:	2201      	movs	r2, #1
 8018b0c:	4619      	mov	r1, r3
 8018b0e:	f7ee fa3d 	bl	8006f8c <HAL_GPIO_WritePin>

	return CORE_OK;
 8018b12:	2301      	movs	r3, #1
}
 8018b14:	4618      	mov	r0, r3
 8018b16:	3710      	adds	r7, #16
 8018b18:	46bd      	mov	sp, r7
 8018b1a:	bd80      	pop	{r7, pc}

08018b1c <_ZN6BMI1605checkEv>:

/* ============================================================================= */
uint8_t BMI160::check() {
 8018b1c:	b580      	push	{r7, lr}
 8018b1e:	b084      	sub	sp, #16
 8018b20:	af00      	add	r7, sp, #0
 8018b22:	6078      	str	r0, [r7, #4]
	uint8_t id = this->readID();
 8018b24:	6878      	ldr	r0, [r7, #4]
 8018b26:	f000 f80c 	bl	8018b42 <_ZN6BMI1606readIDEv>
 8018b2a:	4603      	mov	r3, r0
 8018b2c:	73fb      	strb	r3, [r7, #15]
	if (id != 209) {
 8018b2e:	7bfb      	ldrb	r3, [r7, #15]
 8018b30:	2bd1      	cmp	r3, #209	@ 0xd1
 8018b32:	d001      	beq.n	8018b38 <_ZN6BMI1605checkEv+0x1c>
		return 0;
 8018b34:	2300      	movs	r3, #0
 8018b36:	e000      	b.n	8018b3a <_ZN6BMI1605checkEv+0x1e>
	}

	return CORE_OK;
 8018b38:	2301      	movs	r3, #1
}
 8018b3a:	4618      	mov	r0, r3
 8018b3c:	3710      	adds	r7, #16
 8018b3e:	46bd      	mov	sp, r7
 8018b40:	bd80      	pop	{r7, pc}

08018b42 <_ZN6BMI1606readIDEv>:

/* ============================================================================= */
uint8_t BMI160::readID() {
 8018b42:	b580      	push	{r7, lr}
 8018b44:	b082      	sub	sp, #8
 8018b46:	af00      	add	r7, sp, #0
 8018b48:	6078      	str	r0, [r7, #4]
	return this->readRegister(BMI160_REG_CHIP_ID);
 8018b4a:	2100      	movs	r1, #0
 8018b4c:	6878      	ldr	r0, [r7, #4]
 8018b4e:	f7ff ff7c 	bl	8018a4a <_ZN6BMI16012readRegisterEh>
 8018b52:	4603      	mov	r3, r0
}
 8018b54:	4618      	mov	r0, r3
 8018b56:	3708      	adds	r7, #8
 8018b58:	46bd      	mov	sp, r7
 8018b5a:	bd80      	pop	{r7, pc}

08018b5c <_ZN6BMI1606updateEv>:

/* ============================================================================= */
void BMI160::update() {
 8018b5c:	b580      	push	{r7, lr}
 8018b5e:	b082      	sub	sp, #8
 8018b60:	af00      	add	r7, sp, #0
 8018b62:	6078      	str	r0, [r7, #4]
	this->fetchData();
 8018b64:	6878      	ldr	r0, [r7, #4]
 8018b66:	f000 f807 	bl	8018b78 <_ZN6BMI1609fetchDataEv>
	this->processData();
 8018b6a:	6878      	ldr	r0, [r7, #4]
 8018b6c:	f000 f814 	bl	8018b98 <_ZN6BMI16011processDataEv>
}
 8018b70:	bf00      	nop
 8018b72:	3708      	adds	r7, #8
 8018b74:	46bd      	mov	sp, r7
 8018b76:	bd80      	pop	{r7, pc}

08018b78 <_ZN6BMI1609fetchDataEv>:

/* ============================================================================= */
uint8_t BMI160::fetchData() {
 8018b78:	b580      	push	{r7, lr}
 8018b7a:	b082      	sub	sp, #8
 8018b7c:	af00      	add	r7, sp, #0
 8018b7e:	6078      	str	r0, [r7, #4]
//	this->readSensorTime();
	this->readGyr();
 8018b80:	6878      	ldr	r0, [r7, #4]
 8018b82:	f000 fb55 	bl	8019230 <_ZN6BMI1607readGyrEv>
	this->readAcc();
 8018b86:	6878      	ldr	r0, [r7, #4]
 8018b88:	f000 fb84 	bl	8019294 <_ZN6BMI1607readAccEv>

	return 1;
 8018b8c:	2301      	movs	r3, #1
}
 8018b8e:	4618      	mov	r0, r3
 8018b90:	3708      	adds	r7, #8
 8018b92:	46bd      	mov	sp, r7
 8018b94:	bd80      	pop	{r7, pc}
	...

08018b98 <_ZN6BMI16011processDataEv>:

/* ============================================================================= */
uint8_t BMI160::processData() {
 8018b98:	b580      	push	{r7, lr}
 8018b9a:	b082      	sub	sp, #8
 8018b9c:	af00      	add	r7, sp, #0
 8018b9e:	6078      	str	r0, [r7, #4]

	// Gyroscope
	switch (this->_config.gyr.range) {
 8018ba0:	687b      	ldr	r3, [r7, #4]
 8018ba2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8018ba6:	2b04      	cmp	r3, #4
 8018ba8:	f200 8200 	bhi.w	8018fac <_ZN6BMI16011processDataEv+0x414>
 8018bac:	a201      	add	r2, pc, #4	@ (adr r2, 8018bb4 <_ZN6BMI16011processDataEv+0x1c>)
 8018bae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018bb2:	bf00      	nop
 8018bb4:	08018ef1 	.word	0x08018ef1
 8018bb8:	08018dfd 	.word	0x08018dfd
 8018bbc:	08018d41 	.word	0x08018d41
 8018bc0:	08018c85 	.word	0x08018c85
 8018bc4:	08018bc9 	.word	0x08018bc9
	case BMI160_GYRO_RANGE_125_DPS: {
		this->gyr.x = deg2rad(this->gyr_raw.x / 32768.0 * 125.0)
 8018bc8:	687b      	ldr	r3, [r7, #4]
 8018bca:	f9b3 3000 	ldrsh.w	r3, [r3]
 8018bce:	ee07 3a90 	vmov	s15, r3
 8018bd2:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8018bd6:	ed9f 5bc2 	vldr	d5, [pc, #776]	@ 8018ee0 <_ZN6BMI16011processDataEv+0x348>
 8018bda:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8018bde:	ed9f 6bb6 	vldr	d6, [pc, #728]	@ 8018eb8 <_ZN6BMI16011processDataEv+0x320>
 8018be2:	ee27 7b06 	vmul.f64	d7, d7, d6
 8018be6:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8018bea:	eeb0 0a67 	vmov.f32	s0, s15
 8018bee:	f7ff fdbf 	bl	8018770 <_Z7deg2radf>
 8018bf2:	eeb0 7a40 	vmov.f32	s14, s0
				- this->gyr_calib.x;
 8018bf6:	687b      	ldr	r3, [r7, #4]
 8018bf8:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8018bfc:	ee77 7a67 	vsub.f32	s15, s14, s15
		this->gyr.x = deg2rad(this->gyr_raw.x / 32768.0 * 125.0)
 8018c00:	687b      	ldr	r3, [r7, #4]
 8018c02:	edc3 7a02 	vstr	s15, [r3, #8]
		this->gyr.y = deg2rad(this->gyr_raw.y / 32768.0 * 125.0)
 8018c06:	687b      	ldr	r3, [r7, #4]
 8018c08:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8018c0c:	ee07 3a90 	vmov	s15, r3
 8018c10:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8018c14:	ed9f 5bb2 	vldr	d5, [pc, #712]	@ 8018ee0 <_ZN6BMI16011processDataEv+0x348>
 8018c18:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8018c1c:	ed9f 6ba6 	vldr	d6, [pc, #664]	@ 8018eb8 <_ZN6BMI16011processDataEv+0x320>
 8018c20:	ee27 7b06 	vmul.f64	d7, d7, d6
 8018c24:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8018c28:	eeb0 0a67 	vmov.f32	s0, s15
 8018c2c:	f7ff fda0 	bl	8018770 <_Z7deg2radf>
 8018c30:	eeb0 7a40 	vmov.f32	s14, s0
				- this->gyr_calib.y;
 8018c34:	687b      	ldr	r3, [r7, #4]
 8018c36:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8018c3a:	ee77 7a67 	vsub.f32	s15, s14, s15
		this->gyr.y = deg2rad(this->gyr_raw.y / 32768.0 * 125.0)
 8018c3e:	687b      	ldr	r3, [r7, #4]
 8018c40:	edc3 7a03 	vstr	s15, [r3, #12]
		this->gyr.z = deg2rad(this->gyr_raw.z / 32768.0 * 125.0)
 8018c44:	687b      	ldr	r3, [r7, #4]
 8018c46:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8018c4a:	ee07 3a90 	vmov	s15, r3
 8018c4e:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8018c52:	ed9f 5ba3 	vldr	d5, [pc, #652]	@ 8018ee0 <_ZN6BMI16011processDataEv+0x348>
 8018c56:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8018c5a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8018eb8 <_ZN6BMI16011processDataEv+0x320>
 8018c5e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8018c62:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8018c66:	eeb0 0a67 	vmov.f32	s0, s15
 8018c6a:	f7ff fd81 	bl	8018770 <_Z7deg2radf>
 8018c6e:	eeb0 7a40 	vmov.f32	s14, s0
				- this->gyr_calib.z;
 8018c72:	687b      	ldr	r3, [r7, #4]
 8018c74:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8018c78:	ee77 7a67 	vsub.f32	s15, s14, s15
		this->gyr.z = deg2rad(this->gyr_raw.z / 32768.0 * 125.0)
 8018c7c:	687b      	ldr	r3, [r7, #4]
 8018c7e:	edc3 7a04 	vstr	s15, [r3, #16]
		break;
 8018c82:	e193      	b.n	8018fac <_ZN6BMI16011processDataEv+0x414>
	}
	case BMI160_GYRO_RANGE_250_DPS: {
		this->gyr.x = deg2rad(this->gyr_raw.x / 32768.0 * 250.0)
 8018c84:	687b      	ldr	r3, [r7, #4]
 8018c86:	f9b3 3000 	ldrsh.w	r3, [r3]
 8018c8a:	ee07 3a90 	vmov	s15, r3
 8018c8e:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8018c92:	ed9f 5b93 	vldr	d5, [pc, #588]	@ 8018ee0 <_ZN6BMI16011processDataEv+0x348>
 8018c96:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8018c9a:	ed9f 6b89 	vldr	d6, [pc, #548]	@ 8018ec0 <_ZN6BMI16011processDataEv+0x328>
 8018c9e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8018ca2:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8018ca6:	eeb0 0a67 	vmov.f32	s0, s15
 8018caa:	f7ff fd61 	bl	8018770 <_Z7deg2radf>
 8018cae:	eeb0 7a40 	vmov.f32	s14, s0
				- this->gyr_calib.x;
 8018cb2:	687b      	ldr	r3, [r7, #4]
 8018cb4:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8018cb8:	ee77 7a67 	vsub.f32	s15, s14, s15
		this->gyr.x = deg2rad(this->gyr_raw.x / 32768.0 * 250.0)
 8018cbc:	687b      	ldr	r3, [r7, #4]
 8018cbe:	edc3 7a02 	vstr	s15, [r3, #8]
		this->gyr.y = deg2rad(this->gyr_raw.y / 32768.0 * 250.0)
 8018cc2:	687b      	ldr	r3, [r7, #4]
 8018cc4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8018cc8:	ee07 3a90 	vmov	s15, r3
 8018ccc:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8018cd0:	ed9f 5b83 	vldr	d5, [pc, #524]	@ 8018ee0 <_ZN6BMI16011processDataEv+0x348>
 8018cd4:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8018cd8:	ed9f 6b79 	vldr	d6, [pc, #484]	@ 8018ec0 <_ZN6BMI16011processDataEv+0x328>
 8018cdc:	ee27 7b06 	vmul.f64	d7, d7, d6
 8018ce0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8018ce4:	eeb0 0a67 	vmov.f32	s0, s15
 8018ce8:	f7ff fd42 	bl	8018770 <_Z7deg2radf>
 8018cec:	eeb0 7a40 	vmov.f32	s14, s0
				- this->gyr_calib.y;
 8018cf0:	687b      	ldr	r3, [r7, #4]
 8018cf2:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8018cf6:	ee77 7a67 	vsub.f32	s15, s14, s15
		this->gyr.y = deg2rad(this->gyr_raw.y / 32768.0 * 250.0)
 8018cfa:	687b      	ldr	r3, [r7, #4]
 8018cfc:	edc3 7a03 	vstr	s15, [r3, #12]
		this->gyr.z = deg2rad(this->gyr_raw.z / 32768.0 * 250.0)
 8018d00:	687b      	ldr	r3, [r7, #4]
 8018d02:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8018d06:	ee07 3a90 	vmov	s15, r3
 8018d0a:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8018d0e:	ed9f 5b74 	vldr	d5, [pc, #464]	@ 8018ee0 <_ZN6BMI16011processDataEv+0x348>
 8018d12:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8018d16:	ed9f 6b6a 	vldr	d6, [pc, #424]	@ 8018ec0 <_ZN6BMI16011processDataEv+0x328>
 8018d1a:	ee27 7b06 	vmul.f64	d7, d7, d6
 8018d1e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8018d22:	eeb0 0a67 	vmov.f32	s0, s15
 8018d26:	f7ff fd23 	bl	8018770 <_Z7deg2radf>
 8018d2a:	eeb0 7a40 	vmov.f32	s14, s0
				- this->gyr_calib.z;
 8018d2e:	687b      	ldr	r3, [r7, #4]
 8018d30:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8018d34:	ee77 7a67 	vsub.f32	s15, s14, s15
		this->gyr.z = deg2rad(this->gyr_raw.z / 32768.0 * 250.0)
 8018d38:	687b      	ldr	r3, [r7, #4]
 8018d3a:	edc3 7a04 	vstr	s15, [r3, #16]
		break;
 8018d3e:	e135      	b.n	8018fac <_ZN6BMI16011processDataEv+0x414>
	}
	case BMI160_GYRO_RANGE_500_DPS: {
		this->gyr.x = deg2rad(this->gyr_raw.x / 32768.0 * 500.0)
 8018d40:	687b      	ldr	r3, [r7, #4]
 8018d42:	f9b3 3000 	ldrsh.w	r3, [r3]
 8018d46:	ee07 3a90 	vmov	s15, r3
 8018d4a:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8018d4e:	ed9f 5b64 	vldr	d5, [pc, #400]	@ 8018ee0 <_ZN6BMI16011processDataEv+0x348>
 8018d52:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8018d56:	ed9f 6b5c 	vldr	d6, [pc, #368]	@ 8018ec8 <_ZN6BMI16011processDataEv+0x330>
 8018d5a:	ee27 7b06 	vmul.f64	d7, d7, d6
 8018d5e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8018d62:	eeb0 0a67 	vmov.f32	s0, s15
 8018d66:	f7ff fd03 	bl	8018770 <_Z7deg2radf>
 8018d6a:	eeb0 7a40 	vmov.f32	s14, s0
				- this->gyr_calib.x;
 8018d6e:	687b      	ldr	r3, [r7, #4]
 8018d70:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8018d74:	ee77 7a67 	vsub.f32	s15, s14, s15
		this->gyr.x = deg2rad(this->gyr_raw.x / 32768.0 * 500.0)
 8018d78:	687b      	ldr	r3, [r7, #4]
 8018d7a:	edc3 7a02 	vstr	s15, [r3, #8]
		this->gyr.y = deg2rad(this->gyr_raw.y / 32768.0 * 500.0)
 8018d7e:	687b      	ldr	r3, [r7, #4]
 8018d80:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8018d84:	ee07 3a90 	vmov	s15, r3
 8018d88:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8018d8c:	ed9f 5b54 	vldr	d5, [pc, #336]	@ 8018ee0 <_ZN6BMI16011processDataEv+0x348>
 8018d90:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8018d94:	ed9f 6b4c 	vldr	d6, [pc, #304]	@ 8018ec8 <_ZN6BMI16011processDataEv+0x330>
 8018d98:	ee27 7b06 	vmul.f64	d7, d7, d6
 8018d9c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8018da0:	eeb0 0a67 	vmov.f32	s0, s15
 8018da4:	f7ff fce4 	bl	8018770 <_Z7deg2radf>
 8018da8:	eeb0 7a40 	vmov.f32	s14, s0
				- this->gyr_calib.y;
 8018dac:	687b      	ldr	r3, [r7, #4]
 8018dae:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8018db2:	ee77 7a67 	vsub.f32	s15, s14, s15
		this->gyr.y = deg2rad(this->gyr_raw.y / 32768.0 * 500.0)
 8018db6:	687b      	ldr	r3, [r7, #4]
 8018db8:	edc3 7a03 	vstr	s15, [r3, #12]
		this->gyr.z = deg2rad(this->gyr_raw.z / 32768.0 * 500.0)
 8018dbc:	687b      	ldr	r3, [r7, #4]
 8018dbe:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8018dc2:	ee07 3a90 	vmov	s15, r3
 8018dc6:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8018dca:	ed9f 5b45 	vldr	d5, [pc, #276]	@ 8018ee0 <_ZN6BMI16011processDataEv+0x348>
 8018dce:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8018dd2:	ed9f 6b3d 	vldr	d6, [pc, #244]	@ 8018ec8 <_ZN6BMI16011processDataEv+0x330>
 8018dd6:	ee27 7b06 	vmul.f64	d7, d7, d6
 8018dda:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8018dde:	eeb0 0a67 	vmov.f32	s0, s15
 8018de2:	f7ff fcc5 	bl	8018770 <_Z7deg2radf>
 8018de6:	eeb0 7a40 	vmov.f32	s14, s0
				- this->gyr_calib.z;
 8018dea:	687b      	ldr	r3, [r7, #4]
 8018dec:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8018df0:	ee77 7a67 	vsub.f32	s15, s14, s15
		this->gyr.z = deg2rad(this->gyr_raw.z / 32768.0 * 500.0)
 8018df4:	687b      	ldr	r3, [r7, #4]
 8018df6:	edc3 7a04 	vstr	s15, [r3, #16]
		break;
 8018dfa:	e0d7      	b.n	8018fac <_ZN6BMI16011processDataEv+0x414>
	}
	case BMI160_GYRO_RANGE_1000_DPS: {
		this->gyr.x = deg2rad(this->gyr_raw.x / 32768.0 * 1000.0)
 8018dfc:	687b      	ldr	r3, [r7, #4]
 8018dfe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8018e02:	ee07 3a90 	vmov	s15, r3
 8018e06:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8018e0a:	ed9f 5b35 	vldr	d5, [pc, #212]	@ 8018ee0 <_ZN6BMI16011processDataEv+0x348>
 8018e0e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8018e12:	ed9f 6b2f 	vldr	d6, [pc, #188]	@ 8018ed0 <_ZN6BMI16011processDataEv+0x338>
 8018e16:	ee27 7b06 	vmul.f64	d7, d7, d6
 8018e1a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8018e1e:	eeb0 0a67 	vmov.f32	s0, s15
 8018e22:	f7ff fca5 	bl	8018770 <_Z7deg2radf>
 8018e26:	eeb0 7a40 	vmov.f32	s14, s0
				- this->gyr_calib.x;
 8018e2a:	687b      	ldr	r3, [r7, #4]
 8018e2c:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8018e30:	ee77 7a67 	vsub.f32	s15, s14, s15
		this->gyr.x = deg2rad(this->gyr_raw.x / 32768.0 * 1000.0)
 8018e34:	687b      	ldr	r3, [r7, #4]
 8018e36:	edc3 7a02 	vstr	s15, [r3, #8]
		this->gyr.y = deg2rad(this->gyr_raw.y / 32768.0 * 1000.0)
 8018e3a:	687b      	ldr	r3, [r7, #4]
 8018e3c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8018e40:	ee07 3a90 	vmov	s15, r3
 8018e44:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8018e48:	ed9f 5b25 	vldr	d5, [pc, #148]	@ 8018ee0 <_ZN6BMI16011processDataEv+0x348>
 8018e4c:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8018e50:	ed9f 6b1f 	vldr	d6, [pc, #124]	@ 8018ed0 <_ZN6BMI16011processDataEv+0x338>
 8018e54:	ee27 7b06 	vmul.f64	d7, d7, d6
 8018e58:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8018e5c:	eeb0 0a67 	vmov.f32	s0, s15
 8018e60:	f7ff fc86 	bl	8018770 <_Z7deg2radf>
 8018e64:	eeb0 7a40 	vmov.f32	s14, s0
				- this->gyr_calib.y;
 8018e68:	687b      	ldr	r3, [r7, #4]
 8018e6a:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8018e6e:	ee77 7a67 	vsub.f32	s15, s14, s15
		this->gyr.y = deg2rad(this->gyr_raw.y / 32768.0 * 1000.0)
 8018e72:	687b      	ldr	r3, [r7, #4]
 8018e74:	edc3 7a03 	vstr	s15, [r3, #12]
		this->gyr.z = deg2rad(this->gyr_raw.z / 32768.0 * 1000.0)
 8018e78:	687b      	ldr	r3, [r7, #4]
 8018e7a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8018e7e:	ee07 3a90 	vmov	s15, r3
 8018e82:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8018e86:	ed9f 5b16 	vldr	d5, [pc, #88]	@ 8018ee0 <_ZN6BMI16011processDataEv+0x348>
 8018e8a:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8018e8e:	ed9f 6b10 	vldr	d6, [pc, #64]	@ 8018ed0 <_ZN6BMI16011processDataEv+0x338>
 8018e92:	ee27 7b06 	vmul.f64	d7, d7, d6
 8018e96:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8018e9a:	eeb0 0a67 	vmov.f32	s0, s15
 8018e9e:	f7ff fc67 	bl	8018770 <_Z7deg2radf>
 8018ea2:	eeb0 7a40 	vmov.f32	s14, s0
				- this->gyr_calib.z;
 8018ea6:	687b      	ldr	r3, [r7, #4]
 8018ea8:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8018eac:	ee77 7a67 	vsub.f32	s15, s14, s15
		this->gyr.z = deg2rad(this->gyr_raw.z / 32768.0 * 1000.0)
 8018eb0:	687b      	ldr	r3, [r7, #4]
 8018eb2:	edc3 7a04 	vstr	s15, [r3, #16]
		break;
 8018eb6:	e079      	b.n	8018fac <_ZN6BMI16011processDataEv+0x414>
 8018eb8:	00000000 	.word	0x00000000
 8018ebc:	405f4000 	.word	0x405f4000
 8018ec0:	00000000 	.word	0x00000000
 8018ec4:	406f4000 	.word	0x406f4000
 8018ec8:	00000000 	.word	0x00000000
 8018ecc:	407f4000 	.word	0x407f4000
 8018ed0:	00000000 	.word	0x00000000
 8018ed4:	408f4000 	.word	0x408f4000
 8018ed8:	00000000 	.word	0x00000000
 8018edc:	409f4000 	.word	0x409f4000
 8018ee0:	00000000 	.word	0x00000000
 8018ee4:	40e00000 	.word	0x40e00000
 8018ee8:	51eb851f 	.word	0x51eb851f
 8018eec:	40239eb8 	.word	0x40239eb8
	}
	case BMI160_GYRO_RANGE_2000_DPS: {
		this->gyr.x = deg2rad(this->gyr_raw.x / 32768.0 * 2000.0)
 8018ef0:	687b      	ldr	r3, [r7, #4]
 8018ef2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8018ef6:	ee07 3a90 	vmov	s15, r3
 8018efa:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8018efe:	ed1f 5b08 	vldr	d5, [pc, #-32]	@ 8018ee0 <_ZN6BMI16011processDataEv+0x348>
 8018f02:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8018f06:	ed1f 6b0c 	vldr	d6, [pc, #-48]	@ 8018ed8 <_ZN6BMI16011processDataEv+0x340>
 8018f0a:	ee27 7b06 	vmul.f64	d7, d7, d6
 8018f0e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8018f12:	eeb0 0a67 	vmov.f32	s0, s15
 8018f16:	f7ff fc2b 	bl	8018770 <_Z7deg2radf>
 8018f1a:	eeb0 7a40 	vmov.f32	s14, s0
				- this->gyr_calib.x;
 8018f1e:	687b      	ldr	r3, [r7, #4]
 8018f20:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8018f24:	ee77 7a67 	vsub.f32	s15, s14, s15
		this->gyr.x = deg2rad(this->gyr_raw.x / 32768.0 * 2000.0)
 8018f28:	687b      	ldr	r3, [r7, #4]
 8018f2a:	edc3 7a02 	vstr	s15, [r3, #8]
		this->gyr.y = deg2rad(this->gyr_raw.y / 32768.0 * 2000.0)
 8018f2e:	687b      	ldr	r3, [r7, #4]
 8018f30:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8018f34:	ee07 3a90 	vmov	s15, r3
 8018f38:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8018f3c:	ed1f 5b18 	vldr	d5, [pc, #-96]	@ 8018ee0 <_ZN6BMI16011processDataEv+0x348>
 8018f40:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8018f44:	ed1f 6b1c 	vldr	d6, [pc, #-112]	@ 8018ed8 <_ZN6BMI16011processDataEv+0x340>
 8018f48:	ee27 7b06 	vmul.f64	d7, d7, d6
 8018f4c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8018f50:	eeb0 0a67 	vmov.f32	s0, s15
 8018f54:	f7ff fc0c 	bl	8018770 <_Z7deg2radf>
 8018f58:	eeb0 7a40 	vmov.f32	s14, s0
				- this->gyr_calib.y;
 8018f5c:	687b      	ldr	r3, [r7, #4]
 8018f5e:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8018f62:	ee77 7a67 	vsub.f32	s15, s14, s15
		this->gyr.y = deg2rad(this->gyr_raw.y / 32768.0 * 2000.0)
 8018f66:	687b      	ldr	r3, [r7, #4]
 8018f68:	edc3 7a03 	vstr	s15, [r3, #12]
		this->gyr.z = deg2rad(this->gyr_raw.z / 32768.0 * 2000.0)
 8018f6c:	687b      	ldr	r3, [r7, #4]
 8018f6e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8018f72:	ee07 3a90 	vmov	s15, r3
 8018f76:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8018f7a:	ed1f 5b27 	vldr	d5, [pc, #-156]	@ 8018ee0 <_ZN6BMI16011processDataEv+0x348>
 8018f7e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8018f82:	ed1f 6b2b 	vldr	d6, [pc, #-172]	@ 8018ed8 <_ZN6BMI16011processDataEv+0x340>
 8018f86:	ee27 7b06 	vmul.f64	d7, d7, d6
 8018f8a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8018f8e:	eeb0 0a67 	vmov.f32	s0, s15
 8018f92:	f7ff fbed 	bl	8018770 <_Z7deg2radf>
 8018f96:	eeb0 7a40 	vmov.f32	s14, s0
				- this->gyr_calib.z;
 8018f9a:	687b      	ldr	r3, [r7, #4]
 8018f9c:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8018fa0:	ee77 7a67 	vsub.f32	s15, s14, s15
		this->gyr.z = deg2rad(this->gyr_raw.z / 32768.0 * 2000.0)
 8018fa4:	687b      	ldr	r3, [r7, #4]
 8018fa6:	edc3 7a04 	vstr	s15, [r3, #16]
		break;
 8018faa:	bf00      	nop
	}
	}

	// Accelerometer
	switch (this->_config.acc.range) {
 8018fac:	687b      	ldr	r3, [r7, #4]
 8018fae:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8018fb2:	3b03      	subs	r3, #3
 8018fb4:	2b09      	cmp	r3, #9
 8018fb6:	f200 8135 	bhi.w	8019224 <_ZN6BMI16011processDataEv+0x68c>
 8018fba:	a201      	add	r2, pc, #4	@ (adr r2, 8018fc0 <_ZN6BMI16011processDataEv+0x428>)
 8018fbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018fc0:	08018fe9 	.word	0x08018fe9
 8018fc4:	08019225 	.word	0x08019225
 8018fc8:	0801906f 	.word	0x0801906f
 8018fcc:	08019225 	.word	0x08019225
 8018fd0:	08019225 	.word	0x08019225
 8018fd4:	08019101 	.word	0x08019101
 8018fd8:	08019225 	.word	0x08019225
 8018fdc:	08019225 	.word	0x08019225
 8018fe0:	08019225 	.word	0x08019225
 8018fe4:	08019193 	.word	0x08019193
	case BMI160_ACCEL_RANGE_2G: {
		this->acc.x = this->acc_raw.x / 32768.0 * 2.0 * 9.81;
 8018fe8:	687b      	ldr	r3, [r7, #4]
 8018fea:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8018fee:	ee07 3a90 	vmov	s15, r3
 8018ff2:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8018ff6:	ed1f 5b46 	vldr	d5, [pc, #-280]	@ 8018ee0 <_ZN6BMI16011processDataEv+0x348>
 8018ffa:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8018ffe:	ee37 7b07 	vadd.f64	d7, d7, d7
 8019002:	ed1f 6b47 	vldr	d6, [pc, #-284]	@ 8018ee8 <_ZN6BMI16011processDataEv+0x350>
 8019006:	ee27 7b06 	vmul.f64	d7, d7, d6
 801900a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 801900e:	687b      	ldr	r3, [r7, #4]
 8019010:	edc3 7a07 	vstr	s15, [r3, #28]
		this->acc.y = this->acc_raw.y / 32768.0 * 2.0 * 9.81;
 8019014:	687b      	ldr	r3, [r7, #4]
 8019016:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 801901a:	ee07 3a90 	vmov	s15, r3
 801901e:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8019022:	ed1f 5b51 	vldr	d5, [pc, #-324]	@ 8018ee0 <_ZN6BMI16011processDataEv+0x348>
 8019026:	ee86 7b05 	vdiv.f64	d7, d6, d5
 801902a:	ee37 7b07 	vadd.f64	d7, d7, d7
 801902e:	ed1f 6b52 	vldr	d6, [pc, #-328]	@ 8018ee8 <_ZN6BMI16011processDataEv+0x350>
 8019032:	ee27 7b06 	vmul.f64	d7, d7, d6
 8019036:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 801903a:	687b      	ldr	r3, [r7, #4]
 801903c:	edc3 7a08 	vstr	s15, [r3, #32]
		this->acc.z = this->acc_raw.z / 32768.0 * 2.0 * 9.81;
 8019040:	687b      	ldr	r3, [r7, #4]
 8019042:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 8019046:	ee07 3a90 	vmov	s15, r3
 801904a:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 801904e:	ed1f 5b5c 	vldr	d5, [pc, #-368]	@ 8018ee0 <_ZN6BMI16011processDataEv+0x348>
 8019052:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8019056:	ee37 7b07 	vadd.f64	d7, d7, d7
 801905a:	ed1f 6b5d 	vldr	d6, [pc, #-372]	@ 8018ee8 <_ZN6BMI16011processDataEv+0x350>
 801905e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8019062:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8019066:	687b      	ldr	r3, [r7, #4]
 8019068:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
		break;
 801906c:	e0da      	b.n	8019224 <_ZN6BMI16011processDataEv+0x68c>
	}
	case BMI160_ACCEL_RANGE_4G: {
		this->acc.x = this->acc_raw.x / 32768.0 * 4.0 * 9.81;
 801906e:	687b      	ldr	r3, [r7, #4]
 8019070:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8019074:	ee07 3a90 	vmov	s15, r3
 8019078:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 801907c:	ed1f 5b68 	vldr	d5, [pc, #-416]	@ 8018ee0 <_ZN6BMI16011processDataEv+0x348>
 8019080:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8019084:	eeb1 6b00 	vmov.f64	d6, #16	@ 0x40800000  4.0
 8019088:	ee27 7b06 	vmul.f64	d7, d7, d6
 801908c:	ed1f 6b6a 	vldr	d6, [pc, #-424]	@ 8018ee8 <_ZN6BMI16011processDataEv+0x350>
 8019090:	ee27 7b06 	vmul.f64	d7, d7, d6
 8019094:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8019098:	687b      	ldr	r3, [r7, #4]
 801909a:	edc3 7a07 	vstr	s15, [r3, #28]
		this->acc.y = this->acc_raw.y / 32768.0 * 4.0 * 9.81;
 801909e:	687b      	ldr	r3, [r7, #4]
 80190a0:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 80190a4:	ee07 3a90 	vmov	s15, r3
 80190a8:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80190ac:	ed1f 5b74 	vldr	d5, [pc, #-464]	@ 8018ee0 <_ZN6BMI16011processDataEv+0x348>
 80190b0:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80190b4:	eeb1 6b00 	vmov.f64	d6, #16	@ 0x40800000  4.0
 80190b8:	ee27 7b06 	vmul.f64	d7, d7, d6
 80190bc:	ed1f 6b76 	vldr	d6, [pc, #-472]	@ 8018ee8 <_ZN6BMI16011processDataEv+0x350>
 80190c0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80190c4:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80190c8:	687b      	ldr	r3, [r7, #4]
 80190ca:	edc3 7a08 	vstr	s15, [r3, #32]
		this->acc.z = this->acc_raw.z / 32768.0 * 4.0 * 9.81;
 80190ce:	687b      	ldr	r3, [r7, #4]
 80190d0:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 80190d4:	ee07 3a90 	vmov	s15, r3
 80190d8:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80190dc:	ed1f 5b80 	vldr	d5, [pc, #-512]	@ 8018ee0 <_ZN6BMI16011processDataEv+0x348>
 80190e0:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80190e4:	eeb1 6b00 	vmov.f64	d6, #16	@ 0x40800000  4.0
 80190e8:	ee27 7b06 	vmul.f64	d7, d7, d6
 80190ec:	ed1f 6b82 	vldr	d6, [pc, #-520]	@ 8018ee8 <_ZN6BMI16011processDataEv+0x350>
 80190f0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80190f4:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80190f8:	687b      	ldr	r3, [r7, #4]
 80190fa:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
		break;
 80190fe:	e091      	b.n	8019224 <_ZN6BMI16011processDataEv+0x68c>
	}
	case BMI160_ACCEL_RANGE_8G: {
		this->acc.x = this->acc_raw.x / 32768.0 * 8.0 * 9.81;
 8019100:	687b      	ldr	r3, [r7, #4]
 8019102:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8019106:	ee07 3a90 	vmov	s15, r3
 801910a:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 801910e:	ed1f 5b8c 	vldr	d5, [pc, #-560]	@ 8018ee0 <_ZN6BMI16011processDataEv+0x348>
 8019112:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8019116:	eeb2 6b00 	vmov.f64	d6, #32	@ 0x41000000  8.0
 801911a:	ee27 7b06 	vmul.f64	d7, d7, d6
 801911e:	ed1f 6b8e 	vldr	d6, [pc, #-568]	@ 8018ee8 <_ZN6BMI16011processDataEv+0x350>
 8019122:	ee27 7b06 	vmul.f64	d7, d7, d6
 8019126:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 801912a:	687b      	ldr	r3, [r7, #4]
 801912c:	edc3 7a07 	vstr	s15, [r3, #28]
		this->acc.y = this->acc_raw.y / 32768.0 * 8.0 * 9.81;
 8019130:	687b      	ldr	r3, [r7, #4]
 8019132:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8019136:	ee07 3a90 	vmov	s15, r3
 801913a:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 801913e:	ed1f 5b98 	vldr	d5, [pc, #-608]	@ 8018ee0 <_ZN6BMI16011processDataEv+0x348>
 8019142:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8019146:	eeb2 6b00 	vmov.f64	d6, #32	@ 0x41000000  8.0
 801914a:	ee27 7b06 	vmul.f64	d7, d7, d6
 801914e:	ed1f 6b9a 	vldr	d6, [pc, #-616]	@ 8018ee8 <_ZN6BMI16011processDataEv+0x350>
 8019152:	ee27 7b06 	vmul.f64	d7, d7, d6
 8019156:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 801915a:	687b      	ldr	r3, [r7, #4]
 801915c:	edc3 7a08 	vstr	s15, [r3, #32]
		this->acc.z = this->acc_raw.z / 32768.0 * 8.0 * 9.81;
 8019160:	687b      	ldr	r3, [r7, #4]
 8019162:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 8019166:	ee07 3a90 	vmov	s15, r3
 801916a:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 801916e:	ed1f 5ba4 	vldr	d5, [pc, #-656]	@ 8018ee0 <_ZN6BMI16011processDataEv+0x348>
 8019172:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8019176:	eeb2 6b00 	vmov.f64	d6, #32	@ 0x41000000  8.0
 801917a:	ee27 7b06 	vmul.f64	d7, d7, d6
 801917e:	ed1f 6ba6 	vldr	d6, [pc, #-664]	@ 8018ee8 <_ZN6BMI16011processDataEv+0x350>
 8019182:	ee27 7b06 	vmul.f64	d7, d7, d6
 8019186:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 801918a:	687b      	ldr	r3, [r7, #4]
 801918c:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
		break;
 8019190:	e048      	b.n	8019224 <_ZN6BMI16011processDataEv+0x68c>
	}
	case BMI160_ACCEL_RANGE_16G: {
		this->acc.x = this->acc_raw.x / 32768.0 * 16.0 * 9.81;
 8019192:	687b      	ldr	r3, [r7, #4]
 8019194:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8019198:	ee07 3a90 	vmov	s15, r3
 801919c:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80191a0:	ed1f 5bb1 	vldr	d5, [pc, #-708]	@ 8018ee0 <_ZN6BMI16011processDataEv+0x348>
 80191a4:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80191a8:	eeb3 6b00 	vmov.f64	d6, #48	@ 0x41800000  16.0
 80191ac:	ee27 7b06 	vmul.f64	d7, d7, d6
 80191b0:	ed1f 6bb3 	vldr	d6, [pc, #-716]	@ 8018ee8 <_ZN6BMI16011processDataEv+0x350>
 80191b4:	ee27 7b06 	vmul.f64	d7, d7, d6
 80191b8:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80191bc:	687b      	ldr	r3, [r7, #4]
 80191be:	edc3 7a07 	vstr	s15, [r3, #28]
		this->acc.y = this->acc_raw.y / 32768.0 * 16.0 * 9.81;
 80191c2:	687b      	ldr	r3, [r7, #4]
 80191c4:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 80191c8:	ee07 3a90 	vmov	s15, r3
 80191cc:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80191d0:	ed1f 5bbd 	vldr	d5, [pc, #-756]	@ 8018ee0 <_ZN6BMI16011processDataEv+0x348>
 80191d4:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80191d8:	eeb3 6b00 	vmov.f64	d6, #48	@ 0x41800000  16.0
 80191dc:	ee27 7b06 	vmul.f64	d7, d7, d6
 80191e0:	ed1f 6bbf 	vldr	d6, [pc, #-764]	@ 8018ee8 <_ZN6BMI16011processDataEv+0x350>
 80191e4:	ee27 7b06 	vmul.f64	d7, d7, d6
 80191e8:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80191ec:	687b      	ldr	r3, [r7, #4]
 80191ee:	edc3 7a08 	vstr	s15, [r3, #32]
		this->acc.z = this->acc_raw.z / 32768.0 * 16.0 * 9.81;
 80191f2:	687b      	ldr	r3, [r7, #4]
 80191f4:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 80191f8:	ee07 3a90 	vmov	s15, r3
 80191fc:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8019200:	ed1f 5bc9 	vldr	d5, [pc, #-804]	@ 8018ee0 <_ZN6BMI16011processDataEv+0x348>
 8019204:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8019208:	eeb3 6b00 	vmov.f64	d6, #48	@ 0x41800000  16.0
 801920c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8019210:	ed1f 6bcb 	vldr	d6, [pc, #-812]	@ 8018ee8 <_ZN6BMI16011processDataEv+0x350>
 8019214:	ee27 7b06 	vmul.f64	d7, d7, d6
 8019218:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 801921c:	687b      	ldr	r3, [r7, #4]
 801921e:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
		break;
 8019222:	bf00      	nop
	}
	}

	return 1;
 8019224:	2301      	movs	r3, #1
}
 8019226:	4618      	mov	r0, r3
 8019228:	3708      	adds	r7, #8
 801922a:	46bd      	mov	sp, r7
 801922c:	bd80      	pop	{r7, pc}
 801922e:	bf00      	nop

08019230 <_ZN6BMI1607readGyrEv>:
	this->gyr_calib.y = gyr_y;
	this->gyr_calib.z = gyr_z;
}

/* ============================================================================= */
uint8_t BMI160::readGyr() {
 8019230:	b580      	push	{r7, lr}
 8019232:	b084      	sub	sp, #16
 8019234:	af00      	add	r7, sp, #0
 8019236:	6078      	str	r0, [r7, #4]
	uint8_t gyr_data[6] = { 0 };
 8019238:	f107 0308 	add.w	r3, r7, #8
 801923c:	2200      	movs	r2, #0
 801923e:	601a      	str	r2, [r3, #0]
 8019240:	809a      	strh	r2, [r3, #4]
	this->readMultipleRegister(BMI160_REG_GYR_X_LOW, gyr_data, 6);
 8019242:	f107 0208 	add.w	r2, r7, #8
 8019246:	2306      	movs	r3, #6
 8019248:	210c      	movs	r1, #12
 801924a:	6878      	ldr	r0, [r7, #4]
 801924c:	f7ff fc30 	bl	8018ab0 <_ZN6BMI16020readMultipleRegisterEhPhh>

	this->gyr_raw.x = bytearray_to_int16(&gyr_data[0]);
 8019250:	f107 0308 	add.w	r3, r7, #8
 8019254:	4618      	mov	r0, r3
 8019256:	f000 ff14 	bl	801a082 <_Z18bytearray_to_int16Ph>
 801925a:	4603      	mov	r3, r0
 801925c:	461a      	mov	r2, r3
 801925e:	687b      	ldr	r3, [r7, #4]
 8019260:	801a      	strh	r2, [r3, #0]
	this->gyr_raw.y = bytearray_to_int16(&gyr_data[2]);
 8019262:	f107 0308 	add.w	r3, r7, #8
 8019266:	3302      	adds	r3, #2
 8019268:	4618      	mov	r0, r3
 801926a:	f000 ff0a 	bl	801a082 <_Z18bytearray_to_int16Ph>
 801926e:	4603      	mov	r3, r0
 8019270:	461a      	mov	r2, r3
 8019272:	687b      	ldr	r3, [r7, #4]
 8019274:	805a      	strh	r2, [r3, #2]
	this->gyr_raw.z = bytearray_to_int16(&gyr_data[4]);
 8019276:	f107 0308 	add.w	r3, r7, #8
 801927a:	3304      	adds	r3, #4
 801927c:	4618      	mov	r0, r3
 801927e:	f000 ff00 	bl	801a082 <_Z18bytearray_to_int16Ph>
 8019282:	4603      	mov	r3, r0
 8019284:	461a      	mov	r2, r3
 8019286:	687b      	ldr	r3, [r7, #4]
 8019288:	809a      	strh	r2, [r3, #4]

	return 1;
 801928a:	2301      	movs	r3, #1
}
 801928c:	4618      	mov	r0, r3
 801928e:	3710      	adds	r7, #16
 8019290:	46bd      	mov	sp, r7
 8019292:	bd80      	pop	{r7, pc}

08019294 <_ZN6BMI1607readAccEv>:

/* ============================================================================= */
uint8_t BMI160::readAcc() {
 8019294:	b580      	push	{r7, lr}
 8019296:	b084      	sub	sp, #16
 8019298:	af00      	add	r7, sp, #0
 801929a:	6078      	str	r0, [r7, #4]
	uint8_t acc_data[6] = { 0 };
 801929c:	f107 0308 	add.w	r3, r7, #8
 80192a0:	2200      	movs	r2, #0
 80192a2:	601a      	str	r2, [r3, #0]
 80192a4:	809a      	strh	r2, [r3, #4]
	this->readMultipleRegister(BMI160_REG_ACC_X_LOW, acc_data, 6);
 80192a6:	f107 0208 	add.w	r2, r7, #8
 80192aa:	2306      	movs	r3, #6
 80192ac:	2112      	movs	r1, #18
 80192ae:	6878      	ldr	r0, [r7, #4]
 80192b0:	f7ff fbfe 	bl	8018ab0 <_ZN6BMI16020readMultipleRegisterEhPhh>

	this->acc_raw.x = bytearray_to_int16(&acc_data[0]);
 80192b4:	f107 0308 	add.w	r3, r7, #8
 80192b8:	4618      	mov	r0, r3
 80192ba:	f000 fee2 	bl	801a082 <_Z18bytearray_to_int16Ph>
 80192be:	4603      	mov	r3, r0
 80192c0:	461a      	mov	r2, r3
 80192c2:	687b      	ldr	r3, [r7, #4]
 80192c4:	829a      	strh	r2, [r3, #20]
	this->acc_raw.y = bytearray_to_int16(&acc_data[2]);
 80192c6:	f107 0308 	add.w	r3, r7, #8
 80192ca:	3302      	adds	r3, #2
 80192cc:	4618      	mov	r0, r3
 80192ce:	f000 fed8 	bl	801a082 <_Z18bytearray_to_int16Ph>
 80192d2:	4603      	mov	r3, r0
 80192d4:	461a      	mov	r2, r3
 80192d6:	687b      	ldr	r3, [r7, #4]
 80192d8:	82da      	strh	r2, [r3, #22]
	this->acc_raw.z = bytearray_to_int16(&acc_data[4]);
 80192da:	f107 0308 	add.w	r3, r7, #8
 80192de:	3304      	adds	r3, #4
 80192e0:	4618      	mov	r0, r3
 80192e2:	f000 fece 	bl	801a082 <_Z18bytearray_to_int16Ph>
 80192e6:	4603      	mov	r3, r0
 80192e8:	461a      	mov	r2, r3
 80192ea:	687b      	ldr	r3, [r7, #4]
 80192ec:	831a      	strh	r2, [r3, #24]

	return 1;
 80192ee:	2301      	movs	r3, #1
}
 80192f0:	4618      	mov	r0, r3
 80192f2:	3710      	adds	r7, #16
 80192f4:	46bd      	mov	sp, r7
 80192f6:	bd80      	pop	{r7, pc}

080192f8 <_ZN6BMI16013setGyroConfigEhh>:
	this->sensortime = bytearray_to_uint32(sensortime_data);
	return CORE_OK;
}

/* ============================================================================= */
uint8_t BMI160::setGyroConfig(uint8_t config, uint8_t range) {
 80192f8:	b580      	push	{r7, lr}
 80192fa:	b082      	sub	sp, #8
 80192fc:	af00      	add	r7, sp, #0
 80192fe:	6078      	str	r0, [r7, #4]
 8019300:	460b      	mov	r3, r1
 8019302:	70fb      	strb	r3, [r7, #3]
 8019304:	4613      	mov	r3, r2
 8019306:	70bb      	strb	r3, [r7, #2]

	this->writeRegister(BMI160_REG_GYRO_RANGE, range);
 8019308:	78bb      	ldrb	r3, [r7, #2]
 801930a:	461a      	mov	r2, r3
 801930c:	2143      	movs	r1, #67	@ 0x43
 801930e:	6878      	ldr	r0, [r7, #4]
 8019310:	f7ff faca 	bl	80188a8 <_ZN6BMI16013writeRegisterEhh>
	this->writeRegister(BMI160_REG_GYRO_CONFIG, config);
 8019314:	78fb      	ldrb	r3, [r7, #3]
 8019316:	461a      	mov	r2, r3
 8019318:	2142      	movs	r1, #66	@ 0x42
 801931a:	6878      	ldr	r0, [r7, #4]
 801931c:	f7ff fac4 	bl	80188a8 <_ZN6BMI16013writeRegisterEhh>

	return CORE_OK;
 8019320:	2301      	movs	r3, #1
}
 8019322:	4618      	mov	r0, r3
 8019324:	3708      	adds	r7, #8
 8019326:	46bd      	mov	sp, r7
 8019328:	bd80      	pop	{r7, pc}

0801932a <_ZN6BMI16012setAccConfigEhh>:

/* ============================================================================= */
uint8_t BMI160::setAccConfig(uint8_t config, uint8_t range) {
 801932a:	b580      	push	{r7, lr}
 801932c:	b082      	sub	sp, #8
 801932e:	af00      	add	r7, sp, #0
 8019330:	6078      	str	r0, [r7, #4]
 8019332:	460b      	mov	r3, r1
 8019334:	70fb      	strb	r3, [r7, #3]
 8019336:	4613      	mov	r3, r2
 8019338:	70bb      	strb	r3, [r7, #2]
	this->writeRegister(BMI160_REG_ACCEL_CONFIG, config);
 801933a:	78fb      	ldrb	r3, [r7, #3]
 801933c:	461a      	mov	r2, r3
 801933e:	2140      	movs	r1, #64	@ 0x40
 8019340:	6878      	ldr	r0, [r7, #4]
 8019342:	f7ff fab1 	bl	80188a8 <_ZN6BMI16013writeRegisterEhh>
	this->writeRegister(BMI160_REG_ACCEL_RANGE, range);
 8019346:	78bb      	ldrb	r3, [r7, #2]
 8019348:	461a      	mov	r2, r3
 801934a:	2141      	movs	r1, #65	@ 0x41
 801934c:	6878      	ldr	r0, [r7, #4]
 801934e:	f7ff faab 	bl	80188a8 <_ZN6BMI16013writeRegisterEhh>

	return CORE_OK;
 8019352:	2301      	movs	r3, #1
}
 8019354:	4618      	mov	r0, r3
 8019356:	3708      	adds	r7, #8
 8019358:	46bd      	mov	sp, r7
 801935a:	bd80      	pop	{r7, pc}

0801935c <_ZN6BMI16012setPowerModeE16BMI160_PowerMode>:

/* ============================================================================= */
uint8_t BMI160::setPowerMode(BMI160_PowerMode mode) {
 801935c:	b580      	push	{r7, lr}
 801935e:	b082      	sub	sp, #8
 8019360:	af00      	add	r7, sp, #0
 8019362:	6078      	str	r0, [r7, #4]
 8019364:	460b      	mov	r3, r1
 8019366:	70fb      	strb	r3, [r7, #3]
	if (mode == BMI160_Power_Normal) {
 8019368:	78fb      	ldrb	r3, [r7, #3]
 801936a:	2b00      	cmp	r3, #0
 801936c:	d113      	bne.n	8019396 <_ZN6BMI16012setPowerModeE16BMI160_PowerMode+0x3a>
		delay(100);
 801936e:	2064      	movs	r0, #100	@ 0x64
 8019370:	f7ff fa1a 	bl	80187a8 <_Z5delaym>
		this->writeRegister(BMI160_REG_COMMAND, BMI160_GYRO_NORMAL_MODE);
 8019374:	2215      	movs	r2, #21
 8019376:	217e      	movs	r1, #126	@ 0x7e
 8019378:	6878      	ldr	r0, [r7, #4]
 801937a:	f7ff fa95 	bl	80188a8 <_ZN6BMI16013writeRegisterEhh>
		delay(250);
 801937e:	20fa      	movs	r0, #250	@ 0xfa
 8019380:	f7ff fa12 	bl	80187a8 <_Z5delaym>
		this->writeRegister(BMI160_REG_COMMAND, BMI160_ACCEL_NORMAL_MODE);
 8019384:	2211      	movs	r2, #17
 8019386:	217e      	movs	r1, #126	@ 0x7e
 8019388:	6878      	ldr	r0, [r7, #4]
 801938a:	f7ff fa8d 	bl	80188a8 <_ZN6BMI16013writeRegisterEhh>
		delay(250);
 801938e:	20fa      	movs	r0, #250	@ 0xfa
 8019390:	f7ff fa0a 	bl	80187a8 <_Z5delaym>
 8019394:	e012      	b.n	80193bc <_ZN6BMI16012setPowerModeE16BMI160_PowerMode+0x60>
	} else if (mode == BMI160_Power_Suspend) {
 8019396:	78fb      	ldrb	r3, [r7, #3]
 8019398:	2b01      	cmp	r3, #1
 801939a:	d10f      	bne.n	80193bc <_ZN6BMI16012setPowerModeE16BMI160_PowerMode+0x60>
		this->writeRegister(BMI160_REG_COMMAND, BMI160_ACCEL_SUSPEND_MODE);
 801939c:	2210      	movs	r2, #16
 801939e:	217e      	movs	r1, #126	@ 0x7e
 80193a0:	6878      	ldr	r0, [r7, #4]
 80193a2:	f7ff fa81 	bl	80188a8 <_ZN6BMI16013writeRegisterEhh>
		delay(100);
 80193a6:	2064      	movs	r0, #100	@ 0x64
 80193a8:	f7ff f9fe 	bl	80187a8 <_Z5delaym>
		this->writeRegister(BMI160_REG_COMMAND, BMI160_GYRO_SUSPEND_MODE);
 80193ac:	2214      	movs	r2, #20
 80193ae:	217e      	movs	r1, #126	@ 0x7e
 80193b0:	6878      	ldr	r0, [r7, #4]
 80193b2:	f7ff fa79 	bl	80188a8 <_ZN6BMI16013writeRegisterEhh>
		delay(100);
 80193b6:	2064      	movs	r0, #100	@ 0x64
 80193b8:	f7ff f9f6 	bl	80187a8 <_Z5delaym>
	}
	return CORE_OK;
 80193bc:	2301      	movs	r3, #1
}
 80193be:	4618      	mov	r0, r3
 80193c0:	3708      	adds	r7, #8
 80193c2:	46bd      	mov	sp, r7
 80193c4:	bd80      	pop	{r7, pc}

080193c6 <_ZN6BMI16021fastOffsetCalibrationEv>:

/* ============================================================================= */
void BMI160::fastOffsetCalibration() {
 80193c6:	b580      	push	{r7, lr}
 80193c8:	b084      	sub	sp, #16
 80193ca:	af00      	add	r7, sp, #0
 80193cc:	6078      	str	r0, [r7, #4]
	// Configure the FOC register
	uint8_t foc_data = 0;
 80193ce:	2300      	movs	r3, #0
 80193d0:	73fb      	strb	r3, [r7, #15]

	if (this->_config.gyr.foc_enable) {
 80193d2:	687b      	ldr	r3, [r7, #4]
 80193d4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80193d8:	2b00      	cmp	r3, #0
 80193da:	d002      	beq.n	80193e2 <_ZN6BMI16021fastOffsetCalibrationEv+0x1c>
		foc_data = BMI160_FOC_GYRO_ENABLE;
 80193dc:	2340      	movs	r3, #64	@ 0x40
 80193de:	73fb      	strb	r3, [r7, #15]
 80193e0:	e001      	b.n	80193e6 <_ZN6BMI16021fastOffsetCalibrationEv+0x20>
	} else {
		foc_data = BMI160_FOC_GYRO_DISABLE;
 80193e2:	2300      	movs	r3, #0
 80193e4:	73fb      	strb	r3, [r7, #15]

	if (this->_config.acc.foc_enable) {
	//	core_ErrorHandler(5);
	}

	this->writeRegister(BMI160_REG_FOC, foc_data);
 80193e6:	7bfb      	ldrb	r3, [r7, #15]
 80193e8:	461a      	mov	r2, r3
 80193ea:	2169      	movs	r1, #105	@ 0x69
 80193ec:	6878      	ldr	r0, [r7, #4]
 80193ee:	f7ff fa5b 	bl	80188a8 <_ZN6BMI16013writeRegisterEhh>
	delay(10);
 80193f2:	200a      	movs	r0, #10
 80193f4:	f7ff f9d8 	bl	80187a8 <_Z5delaym>

	// Perform the FOC
	this->writeRegister(BMI160_REG_COMMAND, BMI160_CMD_FAST_OFFSET_CALIBRATION);
 80193f8:	2203      	movs	r2, #3
 80193fa:	217e      	movs	r1, #126	@ 0x7e
 80193fc:	6878      	ldr	r0, [r7, #4]
 80193fe:	f7ff fa53 	bl	80188a8 <_ZN6BMI16013writeRegisterEhh>

	// Wait until the FOC is finished

	uint8_t foc_finished = 0;
 8019402:	2300      	movs	r3, #0
 8019404:	73bb      	strb	r3, [r7, #14]
	uint8_t status = 0;
 8019406:	2300      	movs	r3, #0
 8019408:	737b      	strb	r3, [r7, #13]
	while (foc_finished == 0) {
 801940a:	e00c      	b.n	8019426 <_ZN6BMI16021fastOffsetCalibrationEv+0x60>
		status = this->readRegister(0x1B);
 801940c:	211b      	movs	r1, #27
 801940e:	6878      	ldr	r0, [r7, #4]
 8019410:	f7ff fb1b 	bl	8018a4a <_ZN6BMI16012readRegisterEh>
 8019414:	4603      	mov	r3, r0
 8019416:	737b      	strb	r3, [r7, #13]
		foc_finished = status & 0b00001000;
 8019418:	7b7b      	ldrb	r3, [r7, #13]
 801941a:	f003 0308 	and.w	r3, r3, #8
 801941e:	73bb      	strb	r3, [r7, #14]
		delay(10);
 8019420:	200a      	movs	r0, #10
 8019422:	f7ff f9c1 	bl	80187a8 <_Z5delaym>
	while (foc_finished == 0) {
 8019426:	7bbb      	ldrb	r3, [r7, #14]
 8019428:	2b00      	cmp	r3, #0
 801942a:	d0ef      	beq.n	801940c <_ZN6BMI16021fastOffsetCalibrationEv+0x46>
	}

	uint8_t offset_register = this->readRegister(0x77);
 801942c:	2177      	movs	r1, #119	@ 0x77
 801942e:	6878      	ldr	r0, [r7, #4]
 8019430:	f7ff fb0b 	bl	8018a4a <_ZN6BMI16012readRegisterEh>
 8019434:	4603      	mov	r3, r0
 8019436:	733b      	strb	r3, [r7, #12]

	// enable the offset compensation for the gyroscope
	offset_register |= 0b10000000;
 8019438:	7b3b      	ldrb	r3, [r7, #12]
 801943a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 801943e:	733b      	strb	r3, [r7, #12]
	this->writeRegister(0x77, offset_register);
 8019440:	7b3b      	ldrb	r3, [r7, #12]
 8019442:	461a      	mov	r2, r3
 8019444:	2177      	movs	r1, #119	@ 0x77
 8019446:	6878      	ldr	r0, [r7, #4]
 8019448:	f7ff fa2e 	bl	80188a8 <_ZN6BMI16013writeRegisterEhh>

}
 801944c:	bf00      	nop
 801944e:	3710      	adds	r7, #16
 8019450:	46bd      	mov	sp, r7
 8019452:	bd80      	pop	{r7, pc}

08019454 <_ZN6BMI1605resetEv>:

/* ============================================================================= */
void BMI160::reset() {
 8019454:	b580      	push	{r7, lr}
 8019456:	b082      	sub	sp, #8
 8019458:	af00      	add	r7, sp, #0
 801945a:	6078      	str	r0, [r7, #4]
	this->writeRegister(BMI160_REG_COMMAND, 0xB6);
 801945c:	22b6      	movs	r2, #182	@ 0xb6
 801945e:	217e      	movs	r1, #126	@ 0x7e
 8019460:	6878      	ldr	r0, [r7, #4]
 8019462:	f7ff fa21 	bl	80188a8 <_ZN6BMI16013writeRegisterEhh>
	delay(10);
 8019466:	200a      	movs	r0, #10
 8019468:	f7ff f99e 	bl	80187a8 <_Z5delaym>
}
 801946c:	bf00      	nop
 801946e:	3708      	adds	r7, #8
 8019470:	46bd      	mov	sp, r7
 8019472:	bd80      	pop	{r7, pc}

08019474 <ikarus_calc_crc>:
} ikarus_waypoint_t;
#pragma pack(pop)

/* === CRC / Hilfsfunktionen === */
static inline uint8_t ikarus_calc_crc(const uint8_t *data, uint16_t len)
{
 8019474:	b480      	push	{r7}
 8019476:	b085      	sub	sp, #20
 8019478:	af00      	add	r7, sp, #0
 801947a:	6078      	str	r0, [r7, #4]
 801947c:	460b      	mov	r3, r1
 801947e:	807b      	strh	r3, [r7, #2]
    uint16_t sum = 0;
 8019480:	2300      	movs	r3, #0
 8019482:	81fb      	strh	r3, [r7, #14]
    for (uint16_t i = 0; i < len; i++)
 8019484:	2300      	movs	r3, #0
 8019486:	81bb      	strh	r3, [r7, #12]
 8019488:	e00a      	b.n	80194a0 <ikarus_calc_crc+0x2c>
        sum += data[i];
 801948a:	89bb      	ldrh	r3, [r7, #12]
 801948c:	687a      	ldr	r2, [r7, #4]
 801948e:	4413      	add	r3, r2
 8019490:	781b      	ldrb	r3, [r3, #0]
 8019492:	461a      	mov	r2, r3
 8019494:	89fb      	ldrh	r3, [r7, #14]
 8019496:	4413      	add	r3, r2
 8019498:	81fb      	strh	r3, [r7, #14]
    for (uint16_t i = 0; i < len; i++)
 801949a:	89bb      	ldrh	r3, [r7, #12]
 801949c:	3301      	adds	r3, #1
 801949e:	81bb      	strh	r3, [r7, #12]
 80194a0:	89ba      	ldrh	r2, [r7, #12]
 80194a2:	887b      	ldrh	r3, [r7, #2]
 80194a4:	429a      	cmp	r2, r3
 80194a6:	d3f0      	bcc.n	801948a <ikarus_calc_crc+0x16>
    return (uint8_t)(sum & 0xFF);
 80194a8:	89fb      	ldrh	r3, [r7, #14]
 80194aa:	b2db      	uxtb	r3, r3
}
 80194ac:	4618      	mov	r0, r3
 80194ae:	3714      	adds	r7, #20
 80194b0:	46bd      	mov	sp, r7
 80194b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80194b6:	4770      	bx	lr

080194b8 <_ZN10Controller14setArmedStatusEb>:
	void setArmedStatus(bool status) {
 80194b8:	b480      	push	{r7}
 80194ba:	b083      	sub	sp, #12
 80194bc:	af00      	add	r7, sp, #0
 80194be:	6078      	str	r0, [r7, #4]
 80194c0:	460b      	mov	r3, r1
 80194c2:	70fb      	strb	r3, [r7, #3]
		armed = status;
 80194c4:	687b      	ldr	r3, [r7, #4]
 80194c6:	78fa      	ldrb	r2, [r7, #3]
 80194c8:	725a      	strb	r2, [r3, #9]
	}
 80194ca:	bf00      	nop
 80194cc:	370c      	adds	r7, #12
 80194ce:	46bd      	mov	sp, r7
 80194d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80194d4:	4770      	bx	lr

080194d6 <_ZN10Controller8setPitchEf>:

	void setPitch(float pitch) {
 80194d6:	b480      	push	{r7}
 80194d8:	b083      	sub	sp, #12
 80194da:	af00      	add	r7, sp, #0
 80194dc:	6078      	str	r0, [r7, #4]
 80194de:	ed87 0a00 	vstr	s0, [r7]
		_inputs.pitch = pitch;
 80194e2:	687b      	ldr	r3, [r7, #4]
 80194e4:	683a      	ldr	r2, [r7, #0]
 80194e6:	611a      	str	r2, [r3, #16]
	}
 80194e8:	bf00      	nop
 80194ea:	370c      	adds	r7, #12
 80194ec:	46bd      	mov	sp, r7
 80194ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80194f2:	4770      	bx	lr

080194f4 <_ZN10Controller7setRollEf>:
	void setRoll(float roll) {
 80194f4:	b480      	push	{r7}
 80194f6:	b083      	sub	sp, #12
 80194f8:	af00      	add	r7, sp, #0
 80194fa:	6078      	str	r0, [r7, #4]
 80194fc:	ed87 0a00 	vstr	s0, [r7]
		_inputs.roll = roll;
 8019500:	687b      	ldr	r3, [r7, #4]
 8019502:	683a      	ldr	r2, [r7, #0]
 8019504:	60da      	str	r2, [r3, #12]
	}
 8019506:	bf00      	nop
 8019508:	370c      	adds	r7, #12
 801950a:	46bd      	mov	sp, r7
 801950c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019510:	4770      	bx	lr

08019512 <_ZN10Controller6setYawEf>:
	void setYaw(float yaw) {
 8019512:	b480      	push	{r7}
 8019514:	b083      	sub	sp, #12
 8019516:	af00      	add	r7, sp, #0
 8019518:	6078      	str	r0, [r7, #4]
 801951a:	ed87 0a00 	vstr	s0, [r7]
		_inputs.yaw = yaw;
 801951e:	687b      	ldr	r3, [r7, #4]
 8019520:	683a      	ldr	r2, [r7, #0]
 8019522:	615a      	str	r2, [r3, #20]
	}
 8019524:	bf00      	nop
 8019526:	370c      	adds	r7, #12
 8019528:	46bd      	mov	sp, r7
 801952a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801952e:	4770      	bx	lr

08019530 <_ZN27IKARUS_CommunicationManagerC1Ev>:
extern IKARUS_Firmware ikarus_firmware;

// global pointer auf aktive Instanz, damit MessageTask darauf zugreifen kann
IKARUS_CommunicationManager *active_manager = nullptr;

IKARUS_CommunicationManager::IKARUS_CommunicationManager() {
 8019530:	b480      	push	{r7}
 8019532:	b083      	sub	sp, #12
 8019534:	af00      	add	r7, sp, #0
 8019536:	6078      	str	r0, [r7, #4]
}
 8019538:	687b      	ldr	r3, [r7, #4]
 801953a:	4618      	mov	r0, r3
 801953c:	370c      	adds	r7, #12
 801953e:	46bd      	mov	sp, r7
 8019540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019544:	4770      	bx	lr
	...

08019548 <_ZN27IKARUS_CommunicationManager4initE29ikarus_communication_config_t>:

void IKARUS_CommunicationManager::init(ikarus_communication_config_t config) {
 8019548:	b580      	push	{r7, lr}
 801954a:	b082      	sub	sp, #8
 801954c:	af00      	add	r7, sp, #0
 801954e:	6078      	str	r0, [r7, #4]
 8019550:	6039      	str	r1, [r7, #0]
	this->config = config;
 8019552:	687b      	ldr	r3, [r7, #4]
 8019554:	683a      	ldr	r2, [r7, #0]
 8019556:	601a      	str	r2, [r3, #0]
	active_manager = this;
 8019558:	4a04      	ldr	r2, [pc, #16]	@ (801956c <_ZN27IKARUS_CommunicationManager4initE29ikarus_communication_config_t+0x24>)
 801955a:	687b      	ldr	r3, [r7, #4]
 801955c:	6013      	str	r3, [r2, #0]
	UART_Comm_Init(); // Initialisiert UART + Tasks
 801955e:	f000 fa67 	bl	8019a30 <UART_Comm_Init>
}
 8019562:	bf00      	nop
 8019564:	3708      	adds	r7, #8
 8019566:	46bd      	mov	sp, r7
 8019568:	bd80      	pop	{r7, pc}
 801956a:	bf00      	nop
 801956c:	2401f784 	.word	0x2401f784

08019570 <_ZN27IKARUS_CommunicationManager4sendEPKc>:
}

/**
 * Senden ber den Low-Level UART.
 */
void IKARUS_CommunicationManager::send(const char *msg) {
 8019570:	b580      	push	{r7, lr}
 8019572:	b082      	sub	sp, #8
 8019574:	af00      	add	r7, sp, #0
 8019576:	6078      	str	r0, [r7, #4]
 8019578:	6039      	str	r1, [r7, #0]
	UART_Send(msg);
 801957a:	6838      	ldr	r0, [r7, #0]
 801957c:	f000 fc90 	bl	8019ea0 <_Z9UART_SendPKc>
}
 8019580:	bf00      	nop
 8019582:	3708      	adds	r7, #8
 8019584:	46bd      	mov	sp, r7
 8019586:	bd80      	pop	{r7, pc}

08019588 <_ZN27IKARUS_CommunicationManager10sendBinaryEPKhj>:

void IKARUS_CommunicationManager::sendBinary(const uint8_t *data, size_t len) {
 8019588:	b580      	push	{r7, lr}
 801958a:	b084      	sub	sp, #16
 801958c:	af00      	add	r7, sp, #0
 801958e:	60f8      	str	r0, [r7, #12]
 8019590:	60b9      	str	r1, [r7, #8]
 8019592:	607a      	str	r2, [r7, #4]
	UART_SendBinary(data, len);
 8019594:	6879      	ldr	r1, [r7, #4]
 8019596:	68b8      	ldr	r0, [r7, #8]
 8019598:	f000 fca4 	bl	8019ee4 <_Z15UART_SendBinaryPKhj>
}
 801959c:	bf00      	nop
 801959e:	3710      	adds	r7, #16
 80195a0:	46bd      	mov	sp, r7
 80195a2:	bd80      	pop	{r7, pc}

080195a4 <_ZN27IKARUS_CommunicationManager10sendSampleEP17ikarus_log_data_t>:

void IKARUS_CommunicationManager::sendSample(
		 ikarus_log_data_t *sample) {
 80195a4:	b580      	push	{r7, lr}
 80195a6:	b09e      	sub	sp, #120	@ 0x78
 80195a8:	af00      	add	r7, sp, #0
 80195aa:	6078      	str	r0, [r7, #4]
 80195ac:	6039      	str	r1, [r7, #0]
	ikarus_message_t msg;
	msg.start = 0xAA;
 80195ae:	23aa      	movs	r3, #170	@ 0xaa
 80195b0:	723b      	strb	r3, [r7, #8]
	msg.msg_type = IKARUS_MSG_SAMPLE_UPDATE;    // e.g. IKARUS_MSG_ESTIMATION
 80195b2:	230a      	movs	r3, #10
 80195b4:	727b      	strb	r3, [r7, #9]
	msg.payload_length = sizeof(ikarus_log_data_t);
 80195b6:	2354      	movs	r3, #84	@ 0x54
 80195b8:	72bb      	strb	r3, [r7, #10]

	// Copy binary state struct into payload
	memcpy(msg.payload, sample, sizeof(ikarus_log_data_t));
 80195ba:	f107 0308 	add.w	r3, r7, #8
 80195be:	3303      	adds	r3, #3
 80195c0:	2254      	movs	r2, #84	@ 0x54
 80195c2:	6839      	ldr	r1, [r7, #0]
 80195c4:	4618      	mov	r0, r3
 80195c6:	f003 fc97 	bl	801cef8 <memcpy>

	// Compute CRC over header (start, type, length) + payload
	uint16_t crc = 0;
 80195ca:	2300      	movs	r3, #0
 80195cc:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76
	crc += msg.start;
 80195d0:	7a3b      	ldrb	r3, [r7, #8]
 80195d2:	461a      	mov	r2, r3
 80195d4:	f8b7 3076 	ldrh.w	r3, [r7, #118]	@ 0x76
 80195d8:	4413      	add	r3, r2
 80195da:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76
	crc += msg.msg_type;
 80195de:	7a7b      	ldrb	r3, [r7, #9]
 80195e0:	461a      	mov	r2, r3
 80195e2:	f8b7 3076 	ldrh.w	r3, [r7, #118]	@ 0x76
 80195e6:	4413      	add	r3, r2
 80195e8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76
	crc += msg.payload_length;
 80195ec:	7abb      	ldrb	r3, [r7, #10]
 80195ee:	461a      	mov	r2, r3
 80195f0:	f8b7 3076 	ldrh.w	r3, [r7, #118]	@ 0x76
 80195f4:	4413      	add	r3, r2
 80195f6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76
	for (int i = 0; i < msg.payload_length; i++)
 80195fa:	2300      	movs	r3, #0
 80195fc:	673b      	str	r3, [r7, #112]	@ 0x70
 80195fe:	e00d      	b.n	801961c <_ZN27IKARUS_CommunicationManager10sendSampleEP17ikarus_log_data_t+0x78>
		crc += msg.payload[i];
 8019600:	f107 020b 	add.w	r2, r7, #11
 8019604:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8019606:	4413      	add	r3, r2
 8019608:	781b      	ldrb	r3, [r3, #0]
 801960a:	461a      	mov	r2, r3
 801960c:	f8b7 3076 	ldrh.w	r3, [r7, #118]	@ 0x76
 8019610:	4413      	add	r3, r2
 8019612:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76
	for (int i = 0; i < msg.payload_length; i++)
 8019616:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8019618:	3301      	adds	r3, #1
 801961a:	673b      	str	r3, [r7, #112]	@ 0x70
 801961c:	7abb      	ldrb	r3, [r7, #10]
 801961e:	461a      	mov	r2, r3
 8019620:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8019622:	4293      	cmp	r3, r2
 8019624:	dbec      	blt.n	8019600 <_ZN27IKARUS_CommunicationManager10sendSampleEP17ikarus_log_data_t+0x5c>

	msg.crc = static_cast<uint8_t>(crc & 0xFF);
 8019626:	f8b7 3076 	ldrh.w	r3, [r7, #118]	@ 0x76
 801962a:	b2db      	uxtb	r3, r3
 801962c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f


	// Now send the whole message
	sendBinary(reinterpret_cast<uint8_t*>(&msg), sizeof(ikarus_message_t));
 8019630:	f107 0308 	add.w	r3, r7, #8
 8019634:	2268      	movs	r2, #104	@ 0x68
 8019636:	4619      	mov	r1, r3
 8019638:	6878      	ldr	r0, [r7, #4]
 801963a:	f7ff ffa5 	bl	8019588 <_ZN27IKARUS_CommunicationManager10sendBinaryEPKhj>
}
 801963e:	bf00      	nop
 8019640:	3778      	adds	r7, #120	@ 0x78
 8019642:	46bd      	mov	sp, r7
 8019644:	bd80      	pop	{r7, pc}
	...

08019648 <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj>:


void IKARUS_CommunicationManager::processBinaryMessage(const uint8_t *data,
	size_t len) {
 8019648:	b590      	push	{r4, r7, lr}
 801964a:	b08f      	sub	sp, #60	@ 0x3c
 801964c:	af00      	add	r7, sp, #0
 801964e:	60f8      	str	r0, [r7, #12]
 8019650:	60b9      	str	r1, [r7, #8]
 8019652:	607a      	str	r2, [r7, #4]
// --- 1 Grundprfung ---
if (len < sizeof(ikarus_message_t)) {
 8019654:	687b      	ldr	r3, [r7, #4]
 8019656:	2b67      	cmp	r3, #103	@ 0x67
 8019658:	d804      	bhi.n	8019664 <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x1c>
	send("ERR: msg too short\n");
 801965a:	49b8      	ldr	r1, [pc, #736]	@ (801993c <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x2f4>)
 801965c:	68f8      	ldr	r0, [r7, #12]
 801965e:	f7ff ff87 	bl	8019570 <_ZN27IKARUS_CommunicationManager4sendEPKc>
	return;
 8019662:	e1d4      	b.n	8019a0e <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x3c6>
}

const ikarus_message_t *msg = reinterpret_cast<const ikarus_message_t*>(data);
 8019664:	68bb      	ldr	r3, [r7, #8]
 8019666:	637b      	str	r3, [r7, #52]	@ 0x34

// Startbyte prfen
if (msg->start != IKARUS_MSG_START_BYTE) {
 8019668:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801966a:	781b      	ldrb	r3, [r3, #0]
 801966c:	2baa      	cmp	r3, #170	@ 0xaa
 801966e:	d004      	beq.n	801967a <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x32>
	send("ERR: invalid start\n");
 8019670:	49b3      	ldr	r1, [pc, #716]	@ (8019940 <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x2f8>)
 8019672:	68f8      	ldr	r0, [r7, #12]
 8019674:	f7ff ff7c 	bl	8019570 <_ZN27IKARUS_CommunicationManager4sendEPKc>
	return;
 8019678:	e1c9      	b.n	8019a0e <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x3c6>
}

// Lnge prfen
if (msg->payload_length > IKARUS_MSG_MAX_PAYLOAD) {
 801967a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801967c:	789b      	ldrb	r3, [r3, #2]
 801967e:	2b64      	cmp	r3, #100	@ 0x64
 8019680:	d904      	bls.n	801968c <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x44>
	send("ERR: invalid length\n");
 8019682:	49b0      	ldr	r1, [pc, #704]	@ (8019944 <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x2fc>)
 8019684:	68f8      	ldr	r0, [r7, #12]
 8019686:	f7ff ff73 	bl	8019570 <_ZN27IKARUS_CommunicationManager4sendEPKc>
	return;
 801968a:	e1c0      	b.n	8019a0e <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x3c6>
}

// CRC prfen
uint8_t calc_crc = ikarus_calc_crc(data, 3 + msg->payload_length);
 801968c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801968e:	789b      	ldrb	r3, [r3, #2]
 8019690:	3303      	adds	r3, #3
 8019692:	b29b      	uxth	r3, r3
 8019694:	4619      	mov	r1, r3
 8019696:	68b8      	ldr	r0, [r7, #8]
 8019698:	f7ff feec 	bl	8019474 <ikarus_calc_crc>
 801969c:	4603      	mov	r3, r0
 801969e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
if (calc_crc != msg->crc) {
 80196a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80196a4:	f893 3067 	ldrb.w	r3, [r3, #103]	@ 0x67
 80196a8:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80196ac:	429a      	cmp	r2, r3
 80196ae:	d004      	beq.n	80196ba <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x72>
	send("ERR: CRC mismatch\n");
 80196b0:	49a5      	ldr	r1, [pc, #660]	@ (8019948 <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x300>)
 80196b2:	68f8      	ldr	r0, [r7, #12]
 80196b4:	f7ff ff5c 	bl	8019570 <_ZN27IKARUS_CommunicationManager4sendEPKc>
	return;
 80196b8:	e1a9      	b.n	8019a0e <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x3c6>
}

// --- 2 Nachricht auswerten ---
switch (msg->msg_type) {
 80196ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80196bc:	785b      	ldrb	r3, [r3, #1]
 80196be:	2b32      	cmp	r3, #50	@ 0x32
 80196c0:	dc6e      	bgt.n	80197a0 <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x158>
 80196c2:	2b00      	cmp	r3, #0
 80196c4:	f2c0 819b 	blt.w	80199fe <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x3b6>
 80196c8:	2b32      	cmp	r3, #50	@ 0x32
 80196ca:	f200 8198 	bhi.w	80199fe <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x3b6>
 80196ce:	a201      	add	r2, pc, #4	@ (adr r2, 80196d4 <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x8c>)
 80196d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80196d4:	080197a9 	.word	0x080197a9
 80196d8:	08019817 	.word	0x08019817
 80196dc:	0801986b 	.word	0x0801986b
 80196e0:	0801986b 	.word	0x0801986b
 80196e4:	0801986b 	.word	0x0801986b
 80196e8:	080198e5 	.word	0x080198e5
 80196ec:	080198e5 	.word	0x080198e5
 80196f0:	080198e5 	.word	0x080198e5
 80196f4:	080198e5 	.word	0x080198e5
 80196f8:	080199ff 	.word	0x080199ff
 80196fc:	080199ff 	.word	0x080199ff
 8019700:	080199ff 	.word	0x080199ff
 8019704:	080199ff 	.word	0x080199ff
 8019708:	080199ff 	.word	0x080199ff
 801970c:	080199ff 	.word	0x080199ff
 8019710:	080199ff 	.word	0x080199ff
 8019714:	080199ff 	.word	0x080199ff
 8019718:	080199ff 	.word	0x080199ff
 801971c:	080199ff 	.word	0x080199ff
 8019720:	080199ff 	.word	0x080199ff
 8019724:	080199ff 	.word	0x080199ff
 8019728:	080199ff 	.word	0x080199ff
 801972c:	080199ff 	.word	0x080199ff
 8019730:	080199ff 	.word	0x080199ff
 8019734:	080199ff 	.word	0x080199ff
 8019738:	080199ff 	.word	0x080199ff
 801973c:	080199ff 	.word	0x080199ff
 8019740:	080199ff 	.word	0x080199ff
 8019744:	080199ff 	.word	0x080199ff
 8019748:	080199ff 	.word	0x080199ff
 801974c:	080199ff 	.word	0x080199ff
 8019750:	080199ff 	.word	0x080199ff
 8019754:	080199ff 	.word	0x080199ff
 8019758:	080199ff 	.word	0x080199ff
 801975c:	080199ff 	.word	0x080199ff
 8019760:	080199ff 	.word	0x080199ff
 8019764:	080199ff 	.word	0x080199ff
 8019768:	080199ff 	.word	0x080199ff
 801976c:	080199ff 	.word	0x080199ff
 8019770:	080199ff 	.word	0x080199ff
 8019774:	080199ff 	.word	0x080199ff
 8019778:	080199ff 	.word	0x080199ff
 801977c:	080199ff 	.word	0x080199ff
 8019780:	080199ff 	.word	0x080199ff
 8019784:	080199ff 	.word	0x080199ff
 8019788:	080199ff 	.word	0x080199ff
 801978c:	080199ff 	.word	0x080199ff
 8019790:	080199ff 	.word	0x080199ff
 8019794:	080199ff 	.word	0x080199ff
 8019798:	080199ff 	.word	0x080199ff
 801979c:	080199dd 	.word	0x080199dd
 80197a0:	2b64      	cmp	r3, #100	@ 0x64
 80197a2:	f000 8122 	beq.w	80199ea <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x3a2>
 80197a6:	e12a      	b.n	80199fe <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x3b6>

// =========================================================
// =============== ARMING ==================================
// =========================================================
case IKARUS_MSG_ARMING: {
	if (msg->payload_length != 1) {
 80197a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80197aa:	789b      	ldrb	r3, [r3, #2]
 80197ac:	2b01      	cmp	r3, #1
 80197ae:	d004      	beq.n	80197ba <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x172>
		send("ERR: invalid arming payload\n");
 80197b0:	4966      	ldr	r1, [pc, #408]	@ (801994c <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x304>)
 80197b2:	68f8      	ldr	r0, [r7, #12]
 80197b4:	f7ff fedc 	bl	8019570 <_ZN27IKARUS_CommunicationManager4sendEPKc>
		return;
 80197b8:	e129      	b.n	8019a0e <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x3c6>
	}

	uint8_t arm = msg->payload[0];
 80197ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80197bc:	78db      	ldrb	r3, [r3, #3]
 80197be:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32

	if (arm == 1) {
 80197c2:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80197c6:	2b01      	cmp	r3, #1
 80197c8:	d108      	bne.n	80197dc <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x194>
		ikarus_firmware.controller.setArmedStatus(true);
 80197ca:	2101      	movs	r1, #1
 80197cc:	4860      	ldr	r0, [pc, #384]	@ (8019950 <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x308>)
 80197ce:	f7ff fe73 	bl	80194b8 <_ZN10Controller14setArmedStatusEb>
		send("OK: armed\n");
 80197d2:	4960      	ldr	r1, [pc, #384]	@ (8019954 <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x30c>)
 80197d4:	68f8      	ldr	r0, [r7, #12]
 80197d6:	f7ff fecb 	bl	8019570 <_ZN27IKARUS_CommunicationManager4sendEPKc>
		ikarus_firmware.controller.setArmedStatus(false);
		send("OK: disarmed\n");
	} else {
		send("ERR: invalid arming value\n");
	}
	break;
 80197da:	e118      	b.n	8019a0e <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x3c6>
	} else if (arm == 0) {
 80197dc:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80197e0:	2b00      	cmp	r3, #0
 80197e2:	d113      	bne.n	801980c <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x1c4>
		ikarus_firmware.motorController.setThrust(0, 0, 0, 0);
 80197e4:	eddf 1a5c 	vldr	s3, [pc, #368]	@ 8019958 <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x310>
 80197e8:	ed9f 1a5b 	vldr	s2, [pc, #364]	@ 8019958 <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x310>
 80197ec:	eddf 0a5a 	vldr	s1, [pc, #360]	@ 8019958 <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x310>
 80197f0:	ed9f 0a59 	vldr	s0, [pc, #356]	@ 8019958 <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x310>
 80197f4:	4859      	ldr	r0, [pc, #356]	@ (801995c <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x314>)
 80197f6:	f7fe f8e3 	bl	80179c0 <_ZN22IKARUS_MotorController9setThrustEffff>
		ikarus_firmware.controller.setArmedStatus(false);
 80197fa:	2100      	movs	r1, #0
 80197fc:	4854      	ldr	r0, [pc, #336]	@ (8019950 <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x308>)
 80197fe:	f7ff fe5b 	bl	80194b8 <_ZN10Controller14setArmedStatusEb>
		send("OK: disarmed\n");
 8019802:	4957      	ldr	r1, [pc, #348]	@ (8019960 <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x318>)
 8019804:	68f8      	ldr	r0, [r7, #12]
 8019806:	f7ff feb3 	bl	8019570 <_ZN27IKARUS_CommunicationManager4sendEPKc>
	break;
 801980a:	e100      	b.n	8019a0e <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x3c6>
		send("ERR: invalid arming value\n");
 801980c:	4955      	ldr	r1, [pc, #340]	@ (8019964 <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x31c>)
 801980e:	68f8      	ldr	r0, [r7, #12]
 8019810:	f7ff feae 	bl	8019570 <_ZN27IKARUS_CommunicationManager4sendEPKc>
	break;
 8019814:	e0fb      	b.n	8019a0e <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x3c6>

	// =========================================================
	// ============== THRUST (4 MOTOR FLOATS) ==================
	// =========================================================
case IKARUS_MSG_THRUST: {
	if (msg->payload_length != sizeof(ikarus_motor_thrust_t)) {
 8019816:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019818:	789b      	ldrb	r3, [r3, #2]
 801981a:	2b10      	cmp	r3, #16
 801981c:	d004      	beq.n	8019828 <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x1e0>
		send("ERR: invalid thrust payload\n");
 801981e:	4952      	ldr	r1, [pc, #328]	@ (8019968 <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x320>)
 8019820:	68f8      	ldr	r0, [r7, #12]
 8019822:	f7ff fea5 	bl	8019570 <_ZN27IKARUS_CommunicationManager4sendEPKc>
 8019826:	e0f2      	b.n	8019a0e <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x3c6>
		return;
	}

	ikarus_motor_thrust_t thrust;
	memcpy(&thrust, msg->payload, sizeof(thrust));
 8019828:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801982a:	3303      	adds	r3, #3
 801982c:	f107 0420 	add.w	r4, r7, #32
 8019830:	6818      	ldr	r0, [r3, #0]
 8019832:	6859      	ldr	r1, [r3, #4]
 8019834:	689a      	ldr	r2, [r3, #8]
 8019836:	68db      	ldr	r3, [r3, #12]
 8019838:	c40f      	stmia	r4!, {r0, r1, r2, r3}

	ikarus_firmware.motorController.setThrust(thrust.motor1, thrust.motor2,
 801983a:	edd7 7a08 	vldr	s15, [r7, #32]
 801983e:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8019842:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8019846:	ed97 6a0b 	vldr	s12, [r7, #44]	@ 0x2c
 801984a:	eef0 1a46 	vmov.f32	s3, s12
 801984e:	eeb0 1a66 	vmov.f32	s2, s13
 8019852:	eef0 0a47 	vmov.f32	s1, s14
 8019856:	eeb0 0a67 	vmov.f32	s0, s15
 801985a:	4840      	ldr	r0, [pc, #256]	@ (801995c <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x314>)
 801985c:	f7fe f8b0 	bl	80179c0 <_ZN22IKARUS_MotorController9setThrustEffff>
			thrust.motor3, thrust.motor4);

	send("OK: thrust\n");
 8019860:	4942      	ldr	r1, [pc, #264]	@ (801996c <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x324>)
 8019862:	68f8      	ldr	r0, [r7, #12]
 8019864:	f7ff fe84 	bl	8019570 <_ZN27IKARUS_CommunicationManager4sendEPKc>
 8019868:	e0d1      	b.n	8019a0e <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x3c6>
	// =========================================================
case IKARUS_MSG_PITCH:
case IKARUS_MSG_ROLL:
case IKARUS_MSG_YAW: {

	if (msg->payload_length != sizeof(float)) {
 801986a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801986c:	789b      	ldrb	r3, [r3, #2]
 801986e:	2b04      	cmp	r3, #4
 8019870:	d004      	beq.n	801987c <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x234>
		send("ERR: invalid float payload\n");
 8019872:	493f      	ldr	r1, [pc, #252]	@ (8019970 <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x328>)
 8019874:	68f8      	ldr	r0, [r7, #12]
 8019876:	f7ff fe7b 	bl	8019570 <_ZN27IKARUS_CommunicationManager4sendEPKc>
 801987a:	e0c8      	b.n	8019a0e <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x3c6>
		return;
	}

	float value;
	memcpy(&value, msg->payload, sizeof(float));
 801987c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801987e:	3303      	adds	r3, #3
 8019880:	681b      	ldr	r3, [r3, #0]
 8019882:	61fb      	str	r3, [r7, #28]

	switch (msg->msg_type) {
 8019884:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019886:	785b      	ldrb	r3, [r3, #1]
 8019888:	2b04      	cmp	r3, #4
 801988a:	d01f      	beq.n	80198cc <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x284>
 801988c:	2b04      	cmp	r3, #4
 801988e:	f300 80bb 	bgt.w	8019a08 <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x3c0>
 8019892:	2b02      	cmp	r3, #2
 8019894:	d002      	beq.n	801989c <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x254>
 8019896:	2b03      	cmp	r3, #3
 8019898:	d00c      	beq.n	80198b4 <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x26c>
	case IKARUS_MSG_YAW:
		ikarus_firmware.controller.setYaw(value);
		send("OK: yaw\n");
		break;
	}
	break;
 801989a:	e0b5      	b.n	8019a08 <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x3c0>
		ikarus_firmware.controller.setPitch(value);
 801989c:	edd7 7a07 	vldr	s15, [r7, #28]
 80198a0:	eeb0 0a67 	vmov.f32	s0, s15
 80198a4:	482a      	ldr	r0, [pc, #168]	@ (8019950 <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x308>)
 80198a6:	f7ff fe16 	bl	80194d6 <_ZN10Controller8setPitchEf>
		send("OK: pitch\n");
 80198aa:	4932      	ldr	r1, [pc, #200]	@ (8019974 <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x32c>)
 80198ac:	68f8      	ldr	r0, [r7, #12]
 80198ae:	f7ff fe5f 	bl	8019570 <_ZN27IKARUS_CommunicationManager4sendEPKc>
		break;
 80198b2:	e0ac      	b.n	8019a0e <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x3c6>
		ikarus_firmware.controller.setRoll(value);
 80198b4:	edd7 7a07 	vldr	s15, [r7, #28]
 80198b8:	eeb0 0a67 	vmov.f32	s0, s15
 80198bc:	4824      	ldr	r0, [pc, #144]	@ (8019950 <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x308>)
 80198be:	f7ff fe19 	bl	80194f4 <_ZN10Controller7setRollEf>
		send("OK: roll\n");
 80198c2:	492d      	ldr	r1, [pc, #180]	@ (8019978 <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x330>)
 80198c4:	68f8      	ldr	r0, [r7, #12]
 80198c6:	f7ff fe53 	bl	8019570 <_ZN27IKARUS_CommunicationManager4sendEPKc>
		break;
 80198ca:	e0a0      	b.n	8019a0e <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x3c6>
		ikarus_firmware.controller.setYaw(value);
 80198cc:	edd7 7a07 	vldr	s15, [r7, #28]
 80198d0:	eeb0 0a67 	vmov.f32	s0, s15
 80198d4:	481e      	ldr	r0, [pc, #120]	@ (8019950 <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x308>)
 80198d6:	f7ff fe1c 	bl	8019512 <_ZN10Controller6setYawEf>
		send("OK: yaw\n");
 80198da:	4928      	ldr	r1, [pc, #160]	@ (801997c <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x334>)
 80198dc:	68f8      	ldr	r0, [r7, #12]
 80198de:	f7ff fe47 	bl	8019570 <_ZN27IKARUS_CommunicationManager4sendEPKc>
		break;
 80198e2:	e094      	b.n	8019a0e <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x3c6>
case IKARUS_MSG_MOTOR1:
case IKARUS_MSG_MOTOR2:
case IKARUS_MSG_MOTOR3:
case IKARUS_MSG_MOTOR4: {

	if (msg->payload_length != sizeof(float)) {
 80198e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80198e6:	789b      	ldrb	r3, [r3, #2]
 80198e8:	2b04      	cmp	r3, #4
 80198ea:	d004      	beq.n	80198f6 <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x2ae>
		send("ERR: invalid motor payload\n");
 80198ec:	4924      	ldr	r1, [pc, #144]	@ (8019980 <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x338>)
 80198ee:	68f8      	ldr	r0, [r7, #12]
 80198f0:	f7ff fe3e 	bl	8019570 <_ZN27IKARUS_CommunicationManager4sendEPKc>
 80198f4:	e08b      	b.n	8019a0e <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x3c6>
		return;
	}

	float value;
	memcpy(&value, msg->payload, sizeof(float));
 80198f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80198f8:	3303      	adds	r3, #3
 80198fa:	681b      	ldr	r3, [r3, #0]
 80198fc:	61bb      	str	r3, [r7, #24]

	switch (msg->msg_type) {
 80198fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019900:	785b      	ldrb	r3, [r3, #1]
 8019902:	3b05      	subs	r3, #5
 8019904:	2b03      	cmp	r3, #3
 8019906:	f200 8081 	bhi.w	8019a0c <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x3c4>
 801990a:	a201      	add	r2, pc, #4	@ (adr r2, 8019910 <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x2c8>)
 801990c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019910:	08019921 	.word	0x08019921
 8019914:	08019989 	.word	0x08019989
 8019918:	080199a5 	.word	0x080199a5
 801991c:	080199c1 	.word	0x080199c1
	case IKARUS_MSG_MOTOR1:
		ikarus_firmware.motorController.setThrust1(value);
 8019920:	edd7 7a06 	vldr	s15, [r7, #24]
 8019924:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8019928:	ee17 1a90 	vmov	r1, s15
 801992c:	480b      	ldr	r0, [pc, #44]	@ (801995c <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x314>)
 801992e:	f7fe f8b7 	bl	8017aa0 <_ZN22IKARUS_MotorController10setThrust1Em>
		send("OK: motor1\n");
 8019932:	4914      	ldr	r1, [pc, #80]	@ (8019984 <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x33c>)
 8019934:	68f8      	ldr	r0, [r7, #12]
 8019936:	f7ff fe1b 	bl	8019570 <_ZN27IKARUS_CommunicationManager4sendEPKc>
		break;
 801993a:	e068      	b.n	8019a0e <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x3c6>
 801993c:	0801e0b4 	.word	0x0801e0b4
 8019940:	0801e0c8 	.word	0x0801e0c8
 8019944:	0801e0dc 	.word	0x0801e0dc
 8019948:	0801e0f4 	.word	0x0801e0f4
 801994c:	0801e108 	.word	0x0801e108
 8019950:	2401f4dc 	.word	0x2401f4dc
 8019954:	0801e128 	.word	0x0801e128
 8019958:	00000000 	.word	0x00000000
 801995c:	2401f364 	.word	0x2401f364
 8019960:	0801e134 	.word	0x0801e134
 8019964:	0801e144 	.word	0x0801e144
 8019968:	0801e160 	.word	0x0801e160
 801996c:	0801e180 	.word	0x0801e180
 8019970:	0801e18c 	.word	0x0801e18c
 8019974:	0801e1a8 	.word	0x0801e1a8
 8019978:	0801e1b4 	.word	0x0801e1b4
 801997c:	0801e1c0 	.word	0x0801e1c0
 8019980:	0801e1cc 	.word	0x0801e1cc
 8019984:	0801e1e8 	.word	0x0801e1e8

	case IKARUS_MSG_MOTOR2:
		ikarus_firmware.motorController.setThrust2(value);
 8019988:	edd7 7a06 	vldr	s15, [r7, #24]
 801998c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8019990:	ee17 1a90 	vmov	r1, s15
 8019994:	481f      	ldr	r0, [pc, #124]	@ (8019a14 <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x3cc>)
 8019996:	f7fe f896 	bl	8017ac6 <_ZN22IKARUS_MotorController10setThrust2Em>
		send("OK: motor2\n");
 801999a:	491f      	ldr	r1, [pc, #124]	@ (8019a18 <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x3d0>)
 801999c:	68f8      	ldr	r0, [r7, #12]
 801999e:	f7ff fde7 	bl	8019570 <_ZN27IKARUS_CommunicationManager4sendEPKc>
		break;
 80199a2:	e034      	b.n	8019a0e <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x3c6>

	case IKARUS_MSG_MOTOR3:
		ikarus_firmware.motorController.setThrust3(value);
 80199a4:	edd7 7a06 	vldr	s15, [r7, #24]
 80199a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80199ac:	ee17 1a90 	vmov	r1, s15
 80199b0:	4818      	ldr	r0, [pc, #96]	@ (8019a14 <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x3cc>)
 80199b2:	f7fe f89b 	bl	8017aec <_ZN22IKARUS_MotorController10setThrust3Em>
		send("OK: motor3\n");
 80199b6:	4919      	ldr	r1, [pc, #100]	@ (8019a1c <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x3d4>)
 80199b8:	68f8      	ldr	r0, [r7, #12]
 80199ba:	f7ff fdd9 	bl	8019570 <_ZN27IKARUS_CommunicationManager4sendEPKc>
		break;
 80199be:	e026      	b.n	8019a0e <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x3c6>

	case IKARUS_MSG_MOTOR4:
		ikarus_firmware.motorController.setThrust4(value);
 80199c0:	edd7 7a06 	vldr	s15, [r7, #24]
 80199c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80199c8:	ee17 1a90 	vmov	r1, s15
 80199cc:	4811      	ldr	r0, [pc, #68]	@ (8019a14 <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x3cc>)
 80199ce:	f7fe f8a0 	bl	8017b12 <_ZN22IKARUS_MotorController10setThrust4Em>
		send("OK: motor4\n");
 80199d2:	4913      	ldr	r1, [pc, #76]	@ (8019a20 <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x3d8>)
 80199d4:	68f8      	ldr	r0, [r7, #12]
 80199d6:	f7ff fdcb 	bl	8019570 <_ZN27IKARUS_CommunicationManager4sendEPKc>
		break;
 80199da:	e018      	b.n	8019a0e <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x3c6>
	}
	break;
}

case IKARUS_MAG_CALIBRATE: {
	ikarus_firmware.sensors.gy271.calibrate(500, 20);
 80199dc:	2214      	movs	r2, #20
 80199de:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80199e2:	4810      	ldr	r0, [pc, #64]	@ (8019a24 <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x3dc>)
 80199e4:	f7fe fb0a 	bl	8017ffc <_ZN5GY2719calibrateEtt>
	break;
 80199e8:	e011      	b.n	8019a0e <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x3c6>
}
case IKARUS_SPECIAL_COMMAND: {
	uint16_t value;
	memcpy(&value, msg->payload, sizeof(uint16_t));
 80199ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80199ec:	3303      	adds	r3, #3
 80199ee:	881b      	ldrh	r3, [r3, #0]
 80199f0:	b29b      	uxth	r3, r3
 80199f2:	82fb      	strh	r3, [r7, #22]
	ikarus_firmware.controller.special_command =value;
 80199f4:	8afa      	ldrh	r2, [r7, #22]
 80199f6:	4b0c      	ldr	r3, [pc, #48]	@ (8019a28 <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x3e0>)
 80199f8:	f8a3 2214 	strh.w	r2, [r3, #532]	@ 0x214
	break;
 80199fc:	e007      	b.n	8019a0e <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x3c6>

	// =========================================================
	// ================ UNBEKANNTER TYP ========================
	// =========================================================
default:
	send("ERR: unknown type\n");
 80199fe:	490b      	ldr	r1, [pc, #44]	@ (8019a2c <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x3e4>)
 8019a00:	68f8      	ldr	r0, [r7, #12]
 8019a02:	f7ff fdb5 	bl	8019570 <_ZN27IKARUS_CommunicationManager4sendEPKc>
	break;
 8019a06:	e002      	b.n	8019a0e <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x3c6>
	break;
 8019a08:	bf00      	nop
 8019a0a:	e000      	b.n	8019a0e <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj+0x3c6>
	break;
 8019a0c:	bf00      	nop
}
}
 8019a0e:	373c      	adds	r7, #60	@ 0x3c
 8019a10:	46bd      	mov	sp, r7
 8019a12:	bd90      	pop	{r4, r7, pc}
 8019a14:	2401f364 	.word	0x2401f364
 8019a18:	0801e1f4 	.word	0x0801e1f4
 8019a1c:	0801e200 	.word	0x0801e200
 8019a20:	0801e20c 	.word	0x0801e20c
 8019a24:	2401f404 	.word	0x2401f404
 8019a28:	2401f2c8 	.word	0x2401f2c8
 8019a2c:	0801e218 	.word	0x0801e218

08019a30 <UART_Comm_Init>:
    .priority = (osPriority_t) osPriorityAboveNormal,
};

/* === Initialization === */
void UART_Comm_Init(void)
{
 8019a30:	b580      	push	{r7, lr}
 8019a32:	af00      	add	r7, sp, #0
    uartRxBuffer.reset();
 8019a34:	4813      	ldr	r0, [pc, #76]	@ (8019a84 <UART_Comm_Init+0x54>)
 8019a36:	f000 fa8f 	bl	8019f58 <_ZN10RingBufferIhLt512EE5resetEv>

    // CMSIS-RTOS2 MessageQueue anstelle von FreeRTOS Queue
    uartTxQueueHandle = osMessageQueueNew(10, TX_BUFFER_SIZE, nullptr);
 8019a3a:	2200      	movs	r2, #0
 8019a3c:	2180      	movs	r1, #128	@ 0x80
 8019a3e:	200a      	movs	r0, #10
 8019a40:	f7f7 fce8 	bl	8011414 <osMessageQueueNew>
 8019a44:	4603      	mov	r3, r0
 8019a46:	4a10      	ldr	r2, [pc, #64]	@ (8019a88 <UART_Comm_Init+0x58>)
 8019a48:	6013      	str	r3, [r2, #0]
    // Threads via CMSIS-RTOS2 API starten
    uartRxTaskHandle  = osThreadNew(UartRxTask,  nullptr, &uartRxTask_attributes);
 8019a4a:	4a10      	ldr	r2, [pc, #64]	@ (8019a8c <UART_Comm_Init+0x5c>)
 8019a4c:	2100      	movs	r1, #0
 8019a4e:	4810      	ldr	r0, [pc, #64]	@ (8019a90 <UART_Comm_Init+0x60>)
 8019a50:	f7f7 f9b2 	bl	8010db8 <osThreadNew>
 8019a54:	4603      	mov	r3, r0
 8019a56:	4a0f      	ldr	r2, [pc, #60]	@ (8019a94 <UART_Comm_Init+0x64>)
 8019a58:	6013      	str	r3, [r2, #0]
    uartTxTaskHandle  = osThreadNew(UartTxTask,  nullptr, &uartTxTask_attributes);
 8019a5a:	4a0f      	ldr	r2, [pc, #60]	@ (8019a98 <UART_Comm_Init+0x68>)
 8019a5c:	2100      	movs	r1, #0
 8019a5e:	480f      	ldr	r0, [pc, #60]	@ (8019a9c <UART_Comm_Init+0x6c>)
 8019a60:	f7f7 f9aa 	bl	8010db8 <osThreadNew>
 8019a64:	4603      	mov	r3, r0
 8019a66:	4a0e      	ldr	r2, [pc, #56]	@ (8019aa0 <UART_Comm_Init+0x70>)
 8019a68:	6013      	str	r3, [r2, #0]
    uartMsgTaskHandle = osThreadNew(MessageTask, nullptr, &uartMsgTask_attributes);
 8019a6a:	4a0e      	ldr	r2, [pc, #56]	@ (8019aa4 <UART_Comm_Init+0x74>)
 8019a6c:	2100      	movs	r1, #0
 8019a6e:	480e      	ldr	r0, [pc, #56]	@ (8019aa8 <UART_Comm_Init+0x78>)
 8019a70:	f7f7 f9a2 	bl	8010db8 <osThreadNew>
 8019a74:	4603      	mov	r3, r0
 8019a76:	4a0d      	ldr	r2, [pc, #52]	@ (8019aac <UART_Comm_Init+0x7c>)
 8019a78:	6013      	str	r3, [r2, #0]

	osDelay(50); // Kurze Pause, damit System stabil ist
 8019a7a:	2032      	movs	r0, #50	@ 0x32
 8019a7c:	f7f7 fafd 	bl	801107a <osDelay>

}
 8019a80:	bf00      	nop
 8019a82:	bd80      	pop	{r7, pc}
 8019a84:	2401f898 	.word	0x2401f898
 8019a88:	2401f788 	.word	0x2401f788
 8019a8c:	0801e370 	.word	0x0801e370
 8019a90:	08019ab1 	.word	0x08019ab1
 8019a94:	2401f78c 	.word	0x2401f78c
 8019a98:	0801e394 	.word	0x0801e394
 8019a9c:	08019e21 	.word	0x08019e21
 8019aa0:	2401f790 	.word	0x2401f790
 8019aa4:	0801e3b8 	.word	0x0801e3b8
 8019aa8:	08019d15 	.word	0x08019d15
 8019aac:	2401f794 	.word	0x2401f794

08019ab0 <_ZL10UartRxTaskPv>:

/* === RX Task === */
static void UartRxTask(void *argument)
{    // Starte UART DMA EINMALIG im Circular Mode
 8019ab0:	b580      	push	{r7, lr}
 8019ab2:	b082      	sub	sp, #8
 8019ab4:	af00      	add	r7, sp, #0
 8019ab6:	6078      	str	r0, [r7, #4]
    if (osKernelGetState() == osKernelRunning) {
 8019ab8:	f7f7 f936 	bl	8010d28 <osKernelGetState>
 8019abc:	4603      	mov	r3, r0
 8019abe:	2b02      	cmp	r3, #2
 8019ac0:	bf0c      	ite	eq
 8019ac2:	2301      	moveq	r3, #1
 8019ac4:	2300      	movne	r3, #0
 8019ac6:	b2db      	uxtb	r3, r3
 8019ac8:	2b00      	cmp	r3, #0
 8019aca:	d00c      	beq.n	8019ae6 <_ZL10UartRxTaskPv+0x36>
        HAL_UART_Receive_DMA(&huart7, rxBuffer, RX_BUFFER_SIZE);
 8019acc:	2280      	movs	r2, #128	@ 0x80
 8019ace:	490b      	ldr	r1, [pc, #44]	@ (8019afc <_ZL10UartRxTaskPv+0x4c>)
 8019ad0:	480b      	ldr	r0, [pc, #44]	@ (8019b00 <_ZL10UartRxTaskPv+0x50>)
 8019ad2:	f7f5 f8bd 	bl	800ec50 <HAL_UART_Receive_DMA>
        __HAL_UART_ENABLE_IT(&huart7, UART_IT_IDLE);
 8019ad6:	4b0a      	ldr	r3, [pc, #40]	@ (8019b00 <_ZL10UartRxTaskPv+0x50>)
 8019ad8:	681b      	ldr	r3, [r3, #0]
 8019ada:	681a      	ldr	r2, [r3, #0]
 8019adc:	4b08      	ldr	r3, [pc, #32]	@ (8019b00 <_ZL10UartRxTaskPv+0x50>)
 8019ade:	681b      	ldr	r3, [r3, #0]
 8019ae0:	f042 0210 	orr.w	r2, r2, #16
 8019ae4:	601a      	str	r2, [r3, #0]
    }

    osDelay(10);
 8019ae6:	200a      	movs	r0, #10
 8019ae8:	f7f7 fac7 	bl	801107a <osDelay>
    vTaskDelete(NULL); // Task beenden, da DMA im Hintergrund luft
 8019aec:	2000      	movs	r0, #0
 8019aee:	f7f9 f895 	bl	8012c1c <vTaskDelete>
}
 8019af2:	bf00      	nop
 8019af4:	3708      	adds	r7, #8
 8019af6:	46bd      	mov	sp, r7
 8019af8:	bd80      	pop	{r7, pc}
 8019afa:	bf00      	nop
 8019afc:	2401f798 	.word	0x2401f798
 8019b00:	2400092c 	.word	0x2400092c

08019b04 <UART_IdleCallback>:

/* === UART Idle Callback === */
extern "C" void UART_IdleCallback(UART_HandleTypeDef *huart)
{
 8019b04:	b580      	push	{r7, lr}
 8019b06:	b084      	sub	sp, #16
 8019b08:	af00      	add	r7, sp, #0
 8019b0a:	6078      	str	r0, [r7, #4]
    if (huart->Instance != UART7)
 8019b0c:	687b      	ldr	r3, [r7, #4]
 8019b0e:	681b      	ldr	r3, [r3, #0]
 8019b10:	4a6b      	ldr	r2, [pc, #428]	@ (8019cc0 <UART_IdleCallback+0x1bc>)
 8019b12:	4293      	cmp	r3, r2
 8019b14:	f040 80cf 	bne.w	8019cb6 <UART_IdleCallback+0x1b2>
        return;

    if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8019b18:	687b      	ldr	r3, [r7, #4]
 8019b1a:	681b      	ldr	r3, [r3, #0]
 8019b1c:	69db      	ldr	r3, [r3, #28]
 8019b1e:	f003 0310 	and.w	r3, r3, #16
 8019b22:	2b10      	cmp	r3, #16
 8019b24:	bf0c      	ite	eq
 8019b26:	2301      	moveq	r3, #1
 8019b28:	2300      	movne	r3, #0
 8019b2a:	b2db      	uxtb	r3, r3
 8019b2c:	2b00      	cmp	r3, #0
 8019b2e:	f000 80c3 	beq.w	8019cb8 <UART_IdleCallback+0x1b4>
    {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8019b32:	687b      	ldr	r3, [r7, #4]
 8019b34:	681b      	ldr	r3, [r3, #0]
 8019b36:	2210      	movs	r2, #16
 8019b38:	621a      	str	r2, [r3, #32]

        uint16_t dma_pos = RX_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8019b3a:	687b      	ldr	r3, [r7, #4]
 8019b3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8019b40:	681b      	ldr	r3, [r3, #0]
 8019b42:	4a60      	ldr	r2, [pc, #384]	@ (8019cc4 <UART_IdleCallback+0x1c0>)
 8019b44:	4293      	cmp	r3, r2
 8019b46:	d068      	beq.n	8019c1a <UART_IdleCallback+0x116>
 8019b48:	687b      	ldr	r3, [r7, #4]
 8019b4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8019b4e:	681b      	ldr	r3, [r3, #0]
 8019b50:	4a5d      	ldr	r2, [pc, #372]	@ (8019cc8 <UART_IdleCallback+0x1c4>)
 8019b52:	4293      	cmp	r3, r2
 8019b54:	d061      	beq.n	8019c1a <UART_IdleCallback+0x116>
 8019b56:	687b      	ldr	r3, [r7, #4]
 8019b58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8019b5c:	681b      	ldr	r3, [r3, #0]
 8019b5e:	4a5b      	ldr	r2, [pc, #364]	@ (8019ccc <UART_IdleCallback+0x1c8>)
 8019b60:	4293      	cmp	r3, r2
 8019b62:	d05a      	beq.n	8019c1a <UART_IdleCallback+0x116>
 8019b64:	687b      	ldr	r3, [r7, #4]
 8019b66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8019b6a:	681b      	ldr	r3, [r3, #0]
 8019b6c:	4a58      	ldr	r2, [pc, #352]	@ (8019cd0 <UART_IdleCallback+0x1cc>)
 8019b6e:	4293      	cmp	r3, r2
 8019b70:	d053      	beq.n	8019c1a <UART_IdleCallback+0x116>
 8019b72:	687b      	ldr	r3, [r7, #4]
 8019b74:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8019b78:	681b      	ldr	r3, [r3, #0]
 8019b7a:	4a56      	ldr	r2, [pc, #344]	@ (8019cd4 <UART_IdleCallback+0x1d0>)
 8019b7c:	4293      	cmp	r3, r2
 8019b7e:	d04c      	beq.n	8019c1a <UART_IdleCallback+0x116>
 8019b80:	687b      	ldr	r3, [r7, #4]
 8019b82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8019b86:	681b      	ldr	r3, [r3, #0]
 8019b88:	4a53      	ldr	r2, [pc, #332]	@ (8019cd8 <UART_IdleCallback+0x1d4>)
 8019b8a:	4293      	cmp	r3, r2
 8019b8c:	d045      	beq.n	8019c1a <UART_IdleCallback+0x116>
 8019b8e:	687b      	ldr	r3, [r7, #4]
 8019b90:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8019b94:	681b      	ldr	r3, [r3, #0]
 8019b96:	4a51      	ldr	r2, [pc, #324]	@ (8019cdc <UART_IdleCallback+0x1d8>)
 8019b98:	4293      	cmp	r3, r2
 8019b9a:	d03e      	beq.n	8019c1a <UART_IdleCallback+0x116>
 8019b9c:	687b      	ldr	r3, [r7, #4]
 8019b9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8019ba2:	681b      	ldr	r3, [r3, #0]
 8019ba4:	4a4e      	ldr	r2, [pc, #312]	@ (8019ce0 <UART_IdleCallback+0x1dc>)
 8019ba6:	4293      	cmp	r3, r2
 8019ba8:	d037      	beq.n	8019c1a <UART_IdleCallback+0x116>
 8019baa:	687b      	ldr	r3, [r7, #4]
 8019bac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8019bb0:	681b      	ldr	r3, [r3, #0]
 8019bb2:	4a4c      	ldr	r2, [pc, #304]	@ (8019ce4 <UART_IdleCallback+0x1e0>)
 8019bb4:	4293      	cmp	r3, r2
 8019bb6:	d030      	beq.n	8019c1a <UART_IdleCallback+0x116>
 8019bb8:	687b      	ldr	r3, [r7, #4]
 8019bba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8019bbe:	681b      	ldr	r3, [r3, #0]
 8019bc0:	4a49      	ldr	r2, [pc, #292]	@ (8019ce8 <UART_IdleCallback+0x1e4>)
 8019bc2:	4293      	cmp	r3, r2
 8019bc4:	d029      	beq.n	8019c1a <UART_IdleCallback+0x116>
 8019bc6:	687b      	ldr	r3, [r7, #4]
 8019bc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8019bcc:	681b      	ldr	r3, [r3, #0]
 8019bce:	4a47      	ldr	r2, [pc, #284]	@ (8019cec <UART_IdleCallback+0x1e8>)
 8019bd0:	4293      	cmp	r3, r2
 8019bd2:	d022      	beq.n	8019c1a <UART_IdleCallback+0x116>
 8019bd4:	687b      	ldr	r3, [r7, #4]
 8019bd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8019bda:	681b      	ldr	r3, [r3, #0]
 8019bdc:	4a44      	ldr	r2, [pc, #272]	@ (8019cf0 <UART_IdleCallback+0x1ec>)
 8019bde:	4293      	cmp	r3, r2
 8019be0:	d01b      	beq.n	8019c1a <UART_IdleCallback+0x116>
 8019be2:	687b      	ldr	r3, [r7, #4]
 8019be4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8019be8:	681b      	ldr	r3, [r3, #0]
 8019bea:	4a42      	ldr	r2, [pc, #264]	@ (8019cf4 <UART_IdleCallback+0x1f0>)
 8019bec:	4293      	cmp	r3, r2
 8019bee:	d014      	beq.n	8019c1a <UART_IdleCallback+0x116>
 8019bf0:	687b      	ldr	r3, [r7, #4]
 8019bf2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8019bf6:	681b      	ldr	r3, [r3, #0]
 8019bf8:	4a3f      	ldr	r2, [pc, #252]	@ (8019cf8 <UART_IdleCallback+0x1f4>)
 8019bfa:	4293      	cmp	r3, r2
 8019bfc:	d00d      	beq.n	8019c1a <UART_IdleCallback+0x116>
 8019bfe:	687b      	ldr	r3, [r7, #4]
 8019c00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8019c04:	681b      	ldr	r3, [r3, #0]
 8019c06:	4a3d      	ldr	r2, [pc, #244]	@ (8019cfc <UART_IdleCallback+0x1f8>)
 8019c08:	4293      	cmp	r3, r2
 8019c0a:	d006      	beq.n	8019c1a <UART_IdleCallback+0x116>
 8019c0c:	687b      	ldr	r3, [r7, #4]
 8019c0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8019c12:	681b      	ldr	r3, [r3, #0]
 8019c14:	4a3a      	ldr	r2, [pc, #232]	@ (8019d00 <UART_IdleCallback+0x1fc>)
 8019c16:	4293      	cmp	r3, r2
 8019c18:	d109      	bne.n	8019c2e <UART_IdleCallback+0x12a>
 8019c1a:	687b      	ldr	r3, [r7, #4]
 8019c1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8019c20:	681b      	ldr	r3, [r3, #0]
 8019c22:	685b      	ldr	r3, [r3, #4]
 8019c24:	b29b      	uxth	r3, r3
 8019c26:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8019c2a:	b29b      	uxth	r3, r3
 8019c2c:	e008      	b.n	8019c40 <UART_IdleCallback+0x13c>
 8019c2e:	687b      	ldr	r3, [r7, #4]
 8019c30:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8019c34:	681b      	ldr	r3, [r3, #0]
 8019c36:	685b      	ldr	r3, [r3, #4]
 8019c38:	b29b      	uxth	r3, r3
 8019c3a:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8019c3e:	b29b      	uxth	r3, r3
 8019c40:	81bb      	strh	r3, [r7, #12]
        uint16_t bytes_to_copy = (dma_pos >= old_pos)
 8019c42:	4b30      	ldr	r3, [pc, #192]	@ (8019d04 <UART_IdleCallback+0x200>)
 8019c44:	881b      	ldrh	r3, [r3, #0]
 8019c46:	b29b      	uxth	r3, r3
                                ? (dma_pos - old_pos)
                                : (RX_BUFFER_SIZE - old_pos + dma_pos);
 8019c48:	89ba      	ldrh	r2, [r7, #12]
 8019c4a:	429a      	cmp	r2, r3
 8019c4c:	d306      	bcc.n	8019c5c <UART_IdleCallback+0x158>
                                ? (dma_pos - old_pos)
 8019c4e:	4b2d      	ldr	r3, [pc, #180]	@ (8019d04 <UART_IdleCallback+0x200>)
 8019c50:	881b      	ldrh	r3, [r3, #0]
 8019c52:	b29b      	uxth	r3, r3
                                : (RX_BUFFER_SIZE - old_pos + dma_pos);
 8019c54:	89ba      	ldrh	r2, [r7, #12]
 8019c56:	1ad3      	subs	r3, r2, r3
 8019c58:	b29b      	uxth	r3, r3
 8019c5a:	e007      	b.n	8019c6c <UART_IdleCallback+0x168>
 8019c5c:	4b29      	ldr	r3, [pc, #164]	@ (8019d04 <UART_IdleCallback+0x200>)
 8019c5e:	881b      	ldrh	r3, [r3, #0]
 8019c60:	b29b      	uxth	r3, r3
 8019c62:	89ba      	ldrh	r2, [r7, #12]
 8019c64:	1ad3      	subs	r3, r2, r3
 8019c66:	b29b      	uxth	r3, r3
 8019c68:	3380      	adds	r3, #128	@ 0x80
 8019c6a:	b29b      	uxth	r3, r3
 8019c6c:	817b      	strh	r3, [r7, #10]

        for (uint16_t i = 0; i < bytes_to_copy; i++)
 8019c6e:	2300      	movs	r3, #0
 8019c70:	81fb      	strh	r3, [r7, #14]
 8019c72:	e012      	b.n	8019c9a <UART_IdleCallback+0x196>
        {
            uint16_t index = (old_pos + i) % RX_BUFFER_SIZE;
 8019c74:	4b23      	ldr	r3, [pc, #140]	@ (8019d04 <UART_IdleCallback+0x200>)
 8019c76:	881b      	ldrh	r3, [r3, #0]
 8019c78:	b29a      	uxth	r2, r3
 8019c7a:	89fb      	ldrh	r3, [r7, #14]
 8019c7c:	4413      	add	r3, r2
 8019c7e:	b29b      	uxth	r3, r3
 8019c80:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8019c84:	813b      	strh	r3, [r7, #8]
            uartRxBuffer.put(rxBuffer[index]);
 8019c86:	893b      	ldrh	r3, [r7, #8]
 8019c88:	4a1f      	ldr	r2, [pc, #124]	@ (8019d08 <UART_IdleCallback+0x204>)
 8019c8a:	5cd3      	ldrb	r3, [r2, r3]
 8019c8c:	4619      	mov	r1, r3
 8019c8e:	481f      	ldr	r0, [pc, #124]	@ (8019d0c <UART_IdleCallback+0x208>)
 8019c90:	f000 f975 	bl	8019f7e <_ZN10RingBufferIhLt512EE3putEh>
        for (uint16_t i = 0; i < bytes_to_copy; i++)
 8019c94:	89fb      	ldrh	r3, [r7, #14]
 8019c96:	3301      	adds	r3, #1
 8019c98:	81fb      	strh	r3, [r7, #14]
 8019c9a:	89fa      	ldrh	r2, [r7, #14]
 8019c9c:	897b      	ldrh	r3, [r7, #10]
 8019c9e:	429a      	cmp	r2, r3
 8019ca0:	d3e8      	bcc.n	8019c74 <UART_IdleCallback+0x170>
        }

        old_pos = dma_pos;
 8019ca2:	4a18      	ldr	r2, [pc, #96]	@ (8019d04 <UART_IdleCallback+0x200>)
 8019ca4:	89bb      	ldrh	r3, [r7, #12]
 8019ca6:	8013      	strh	r3, [r2, #0]
        osThreadFlagsSet(uartMsgTaskHandle, 0x01);
 8019ca8:	4b19      	ldr	r3, [pc, #100]	@ (8019d10 <UART_IdleCallback+0x20c>)
 8019caa:	681b      	ldr	r3, [r3, #0]
 8019cac:	2101      	movs	r1, #1
 8019cae:	4618      	mov	r0, r3
 8019cb0:	f7f7 f914 	bl	8010edc <osThreadFlagsSet>
 8019cb4:	e000      	b.n	8019cb8 <UART_IdleCallback+0x1b4>
        return;
 8019cb6:	bf00      	nop
    }
}
 8019cb8:	3710      	adds	r7, #16
 8019cba:	46bd      	mov	sp, r7
 8019cbc:	bd80      	pop	{r7, pc}
 8019cbe:	bf00      	nop
 8019cc0:	40007800 	.word	0x40007800
 8019cc4:	40020010 	.word	0x40020010
 8019cc8:	40020028 	.word	0x40020028
 8019ccc:	40020040 	.word	0x40020040
 8019cd0:	40020058 	.word	0x40020058
 8019cd4:	40020070 	.word	0x40020070
 8019cd8:	40020088 	.word	0x40020088
 8019cdc:	400200a0 	.word	0x400200a0
 8019ce0:	400200b8 	.word	0x400200b8
 8019ce4:	40020410 	.word	0x40020410
 8019ce8:	40020428 	.word	0x40020428
 8019cec:	40020440 	.word	0x40020440
 8019cf0:	40020458 	.word	0x40020458
 8019cf4:	40020470 	.word	0x40020470
 8019cf8:	40020488 	.word	0x40020488
 8019cfc:	400204a0 	.word	0x400204a0
 8019d00:	400204b8 	.word	0x400204b8
 8019d04:	2401fa9e 	.word	0x2401fa9e
 8019d08:	2401f798 	.word	0x2401f798
 8019d0c:	2401f898 	.word	0x2401f898
 8019d10:	2401f794 	.word	0x2401f794

08019d14 <_ZL11MessageTaskPv>:
//        }
//    }
//}

static void MessageTask(void *argument)
{
 8019d14:	b580      	push	{r7, lr}
 8019d16:	b084      	sub	sp, #16
 8019d18:	af00      	add	r7, sp, #0
 8019d1a:	6078      	str	r0, [r7, #4]
    uint8_t byte;
    static uint8_t msgBuf[sizeof(ikarus_message_t)];
    static uint16_t index = 0;
    static uint16_t expected_length = 0;
    bool in_message = false;
 8019d1c:	2300      	movs	r3, #0
 8019d1e:	73fb      	strb	r3, [r7, #15]

    for (;;) {
        // Warten bis neue Daten da sind
        osThreadFlagsWait(0x01, osFlagsWaitAny, osWaitForever);
 8019d20:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8019d24:	2100      	movs	r1, #0
 8019d26:	2001      	movs	r0, #1
 8019d28:	f7f7 f926 	bl	8010f78 <osThreadFlagsWait>

        while (uartRxBuffer.get(byte)) {
 8019d2c:	e064      	b.n	8019df8 <_ZL11MessageTaskPv+0xe4>

            // --- 1 Startbyte finden ---
            if (!in_message) {
 8019d2e:	7bfb      	ldrb	r3, [r7, #15]
 8019d30:	f083 0301 	eor.w	r3, r3, #1
 8019d34:	b2db      	uxtb	r3, r3
 8019d36:	2b00      	cmp	r3, #0
 8019d38:	d015      	beq.n	8019d66 <_ZL11MessageTaskPv+0x52>
                if (byte == 0xAA) {
 8019d3a:	7b7b      	ldrb	r3, [r7, #13]
 8019d3c:	2baa      	cmp	r3, #170	@ 0xaa
 8019d3e:	d15a      	bne.n	8019df6 <_ZL11MessageTaskPv+0xe2>
                    index = 0;
 8019d40:	4b32      	ldr	r3, [pc, #200]	@ (8019e0c <_ZL11MessageTaskPv+0xf8>)
 8019d42:	2200      	movs	r2, #0
 8019d44:	801a      	strh	r2, [r3, #0]
                    msgBuf[index++] = byte;
 8019d46:	4b31      	ldr	r3, [pc, #196]	@ (8019e0c <_ZL11MessageTaskPv+0xf8>)
 8019d48:	881b      	ldrh	r3, [r3, #0]
 8019d4a:	1c5a      	adds	r2, r3, #1
 8019d4c:	b291      	uxth	r1, r2
 8019d4e:	4a2f      	ldr	r2, [pc, #188]	@ (8019e0c <_ZL11MessageTaskPv+0xf8>)
 8019d50:	8011      	strh	r1, [r2, #0]
 8019d52:	461a      	mov	r2, r3
 8019d54:	7b79      	ldrb	r1, [r7, #13]
 8019d56:	4b2e      	ldr	r3, [pc, #184]	@ (8019e10 <_ZL11MessageTaskPv+0xfc>)
 8019d58:	5499      	strb	r1, [r3, r2]
                    in_message = true;
 8019d5a:	2301      	movs	r3, #1
 8019d5c:	73fb      	strb	r3, [r7, #15]
                    expected_length = 0; // wird gesetzt, sobald header komplett
 8019d5e:	4b2d      	ldr	r3, [pc, #180]	@ (8019e14 <_ZL11MessageTaskPv+0x100>)
 8019d60:	2200      	movs	r2, #0
 8019d62:	801a      	strh	r2, [r3, #0]
                }
                continue;
 8019d64:	e047      	b.n	8019df6 <_ZL11MessageTaskPv+0xe2>
            }

            // --- 2 Bytes in Buffer schreiben ---
            msgBuf[index++] = byte;
 8019d66:	4b29      	ldr	r3, [pc, #164]	@ (8019e0c <_ZL11MessageTaskPv+0xf8>)
 8019d68:	881b      	ldrh	r3, [r3, #0]
 8019d6a:	1c5a      	adds	r2, r3, #1
 8019d6c:	b291      	uxth	r1, r2
 8019d6e:	4a27      	ldr	r2, [pc, #156]	@ (8019e0c <_ZL11MessageTaskPv+0xf8>)
 8019d70:	8011      	strh	r1, [r2, #0]
 8019d72:	461a      	mov	r2, r3
 8019d74:	7b79      	ldrb	r1, [r7, #13]
 8019d76:	4b26      	ldr	r3, [pc, #152]	@ (8019e10 <_ZL11MessageTaskPv+0xfc>)
 8019d78:	5499      	strb	r1, [r3, r2]

            // --- 3 Wenn Header komplett ist (3 Bytes), erwartete Lnge berechnen ---
            if (index == 3) {
 8019d7a:	4b24      	ldr	r3, [pc, #144]	@ (8019e0c <_ZL11MessageTaskPv+0xf8>)
 8019d7c:	881b      	ldrh	r3, [r3, #0]
 8019d7e:	2b03      	cmp	r3, #3
 8019d80:	d10e      	bne.n	8019da0 <_ZL11MessageTaskPv+0x8c>
                uint8_t payload_len = msgBuf[2];
 8019d82:	4b23      	ldr	r3, [pc, #140]	@ (8019e10 <_ZL11MessageTaskPv+0xfc>)
 8019d84:	789b      	ldrb	r3, [r3, #2]
 8019d86:	73bb      	strb	r3, [r7, #14]
                if (payload_len > 100) {
 8019d88:	7bbb      	ldrb	r3, [r7, #14]
 8019d8a:	2b64      	cmp	r3, #100	@ 0x64
 8019d8c:	d905      	bls.n	8019d9a <_ZL11MessageTaskPv+0x86>
                    // Ungltige Lnge -> Reset
                    in_message = false;
 8019d8e:	2300      	movs	r3, #0
 8019d90:	73fb      	strb	r3, [r7, #15]
                    index = 0;
 8019d92:	4b1e      	ldr	r3, [pc, #120]	@ (8019e0c <_ZL11MessageTaskPv+0xf8>)
 8019d94:	2200      	movs	r2, #0
 8019d96:	801a      	strh	r2, [r3, #0]
                    continue;
 8019d98:	e02e      	b.n	8019df8 <_ZL11MessageTaskPv+0xe4>
                }
                expected_length = 3 + 100 + 1; // Header + Payload + CRC  -> payload erwartet immer 64 Bytes
 8019d9a:	4b1e      	ldr	r3, [pc, #120]	@ (8019e14 <_ZL11MessageTaskPv+0x100>)
 8019d9c:	2268      	movs	r2, #104	@ 0x68
 8019d9e:	801a      	strh	r2, [r3, #0]
            }

            // --- 4 Nachricht vollstndig? ---
            if (expected_length > 0 && index >= expected_length) {
 8019da0:	4b1c      	ldr	r3, [pc, #112]	@ (8019e14 <_ZL11MessageTaskPv+0x100>)
 8019da2:	881b      	ldrh	r3, [r3, #0]
 8019da4:	2b00      	cmp	r3, #0
 8019da6:	d019      	beq.n	8019ddc <_ZL11MessageTaskPv+0xc8>
 8019da8:	4b18      	ldr	r3, [pc, #96]	@ (8019e0c <_ZL11MessageTaskPv+0xf8>)
 8019daa:	881a      	ldrh	r2, [r3, #0]
 8019dac:	4b19      	ldr	r3, [pc, #100]	@ (8019e14 <_ZL11MessageTaskPv+0x100>)
 8019dae:	881b      	ldrh	r3, [r3, #0]
 8019db0:	429a      	cmp	r2, r3
 8019db2:	d313      	bcc.n	8019ddc <_ZL11MessageTaskPv+0xc8>
                if (active_manager != nullptr) {
 8019db4:	4b18      	ldr	r3, [pc, #96]	@ (8019e18 <_ZL11MessageTaskPv+0x104>)
 8019db6:	681b      	ldr	r3, [r3, #0]
 8019db8:	2b00      	cmp	r3, #0
 8019dba:	d007      	beq.n	8019dcc <_ZL11MessageTaskPv+0xb8>
                    active_manager->processBinaryMessage(msgBuf, expected_length);
 8019dbc:	4b16      	ldr	r3, [pc, #88]	@ (8019e18 <_ZL11MessageTaskPv+0x104>)
 8019dbe:	681b      	ldr	r3, [r3, #0]
 8019dc0:	4a14      	ldr	r2, [pc, #80]	@ (8019e14 <_ZL11MessageTaskPv+0x100>)
 8019dc2:	8812      	ldrh	r2, [r2, #0]
 8019dc4:	4912      	ldr	r1, [pc, #72]	@ (8019e10 <_ZL11MessageTaskPv+0xfc>)
 8019dc6:	4618      	mov	r0, r3
 8019dc8:	f7ff fc3e 	bl	8019648 <_ZN27IKARUS_CommunicationManager20processBinaryMessageEPKhj>
                }
                // Reset fr das nchste Paket
                in_message = false;
 8019dcc:	2300      	movs	r3, #0
 8019dce:	73fb      	strb	r3, [r7, #15]
                index = 0;
 8019dd0:	4b0e      	ldr	r3, [pc, #56]	@ (8019e0c <_ZL11MessageTaskPv+0xf8>)
 8019dd2:	2200      	movs	r2, #0
 8019dd4:	801a      	strh	r2, [r3, #0]
                expected_length = 0;
 8019dd6:	4b0f      	ldr	r3, [pc, #60]	@ (8019e14 <_ZL11MessageTaskPv+0x100>)
 8019dd8:	2200      	movs	r2, #0
 8019dda:	801a      	strh	r2, [r3, #0]
            }

            // --- 5 Overflow-Schutz ---
            if (index >= sizeof(msgBuf)) {
 8019ddc:	4b0b      	ldr	r3, [pc, #44]	@ (8019e0c <_ZL11MessageTaskPv+0xf8>)
 8019dde:	881b      	ldrh	r3, [r3, #0]
 8019de0:	2b67      	cmp	r3, #103	@ 0x67
 8019de2:	d909      	bls.n	8019df8 <_ZL11MessageTaskPv+0xe4>
                in_message = false;
 8019de4:	2300      	movs	r3, #0
 8019de6:	73fb      	strb	r3, [r7, #15]
                index = 0;
 8019de8:	4b08      	ldr	r3, [pc, #32]	@ (8019e0c <_ZL11MessageTaskPv+0xf8>)
 8019dea:	2200      	movs	r2, #0
 8019dec:	801a      	strh	r2, [r3, #0]
                expected_length = 0;
 8019dee:	4b09      	ldr	r3, [pc, #36]	@ (8019e14 <_ZL11MessageTaskPv+0x100>)
 8019df0:	2200      	movs	r2, #0
 8019df2:	801a      	strh	r2, [r3, #0]
 8019df4:	e000      	b.n	8019df8 <_ZL11MessageTaskPv+0xe4>
                continue;
 8019df6:	bf00      	nop
        while (uartRxBuffer.get(byte)) {
 8019df8:	f107 030d 	add.w	r3, r7, #13
 8019dfc:	4619      	mov	r1, r3
 8019dfe:	4807      	ldr	r0, [pc, #28]	@ (8019e1c <_ZL11MessageTaskPv+0x108>)
 8019e00:	f000 f8f1 	bl	8019fe6 <_ZN10RingBufferIhLt512EE3getERh>
 8019e04:	4603      	mov	r3, r0
 8019e06:	2b00      	cmp	r3, #0
 8019e08:	d191      	bne.n	8019d2e <_ZL11MessageTaskPv+0x1a>
            }
        }
    }
 8019e0a:	e789      	b.n	8019d20 <_ZL11MessageTaskPv+0xc>
 8019e0c:	2401fb08 	.word	0x2401fb08
 8019e10:	2401faa0 	.word	0x2401faa0
 8019e14:	2401fb0a 	.word	0x2401fb0a
 8019e18:	2401f784 	.word	0x2401f784
 8019e1c:	2401f898 	.word	0x2401f898

08019e20 <_ZL10UartTxTaskPv>:
}

/* === TX Task === */
static void UartTxTask(void *argument)
{
 8019e20:	b580      	push	{r7, lr}
 8019e22:	b0a2      	sub	sp, #136	@ 0x88
 8019e24:	af00      	add	r7, sp, #0
 8019e26:	6078      	str	r0, [r7, #4]
    char msg[TX_BUFFER_SIZE];

    for (;;)
    {
        if (osMessageQueueGet(uartTxQueueHandle, msg, nullptr, osWaitForever) == osOK)
 8019e28:	4b0f      	ldr	r3, [pc, #60]	@ (8019e68 <_ZL10UartTxTaskPv+0x48>)
 8019e2a:	6818      	ldr	r0, [r3, #0]
 8019e2c:	f107 0108 	add.w	r1, r7, #8
 8019e30:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8019e34:	2200      	movs	r2, #0
 8019e36:	f7f7 fbc1 	bl	80115bc <osMessageQueueGet>
 8019e3a:	4603      	mov	r3, r0
 8019e3c:	2b00      	cmp	r3, #0
 8019e3e:	bf0c      	ite	eq
 8019e40:	2301      	moveq	r3, #1
 8019e42:	2300      	movne	r3, #0
 8019e44:	b2db      	uxtb	r3, r3
 8019e46:	2b00      	cmp	r3, #0
 8019e48:	d0ee      	beq.n	8019e28 <_ZL10UartTxTaskPv+0x8>
        {
            HAL_UART_Transmit_DMA(&huart7, (uint8_t *)msg, TX_BUFFER_SIZE);
 8019e4a:	f107 0308 	add.w	r3, r7, #8
 8019e4e:	2280      	movs	r2, #128	@ 0x80
 8019e50:	4619      	mov	r1, r3
 8019e52:	4806      	ldr	r0, [pc, #24]	@ (8019e6c <_ZL10UartTxTaskPv+0x4c>)
 8019e54:	f7f4 fe7c 	bl	800eb50 <HAL_UART_Transmit_DMA>
            osThreadFlagsWait(0x01, osFlagsWaitAny, osWaitForever);
 8019e58:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8019e5c:	2100      	movs	r1, #0
 8019e5e:	2001      	movs	r0, #1
 8019e60:	f7f7 f88a 	bl	8010f78 <osThreadFlagsWait>
        if (osMessageQueueGet(uartTxQueueHandle, msg, nullptr, osWaitForever) == osOK)
 8019e64:	e7e0      	b.n	8019e28 <_ZL10UartTxTaskPv+0x8>
 8019e66:	bf00      	nop
 8019e68:	2401f788 	.word	0x2401f788
 8019e6c:	2400092c 	.word	0x2400092c

08019e70 <HAL_UART_TxCpltCallback>:
    }
}

/* === TX DMA Callback === */
extern "C" void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8019e70:	b580      	push	{r7, lr}
 8019e72:	b082      	sub	sp, #8
 8019e74:	af00      	add	r7, sp, #0
 8019e76:	6078      	str	r0, [r7, #4]
    if (huart->Instance == UART7)
 8019e78:	687b      	ldr	r3, [r7, #4]
 8019e7a:	681b      	ldr	r3, [r3, #0]
 8019e7c:	4a06      	ldr	r2, [pc, #24]	@ (8019e98 <HAL_UART_TxCpltCallback+0x28>)
 8019e7e:	4293      	cmp	r3, r2
 8019e80:	d105      	bne.n	8019e8e <HAL_UART_TxCpltCallback+0x1e>
    {
        osThreadFlagsSet(uartTxTaskHandle, 0x01);
 8019e82:	4b06      	ldr	r3, [pc, #24]	@ (8019e9c <HAL_UART_TxCpltCallback+0x2c>)
 8019e84:	681b      	ldr	r3, [r3, #0]
 8019e86:	2101      	movs	r1, #1
 8019e88:	4618      	mov	r0, r3
 8019e8a:	f7f7 f827 	bl	8010edc <osThreadFlagsSet>
    }
}
 8019e8e:	bf00      	nop
 8019e90:	3708      	adds	r7, #8
 8019e92:	46bd      	mov	sp, r7
 8019e94:	bd80      	pop	{r7, pc}
 8019e96:	bf00      	nop
 8019e98:	40007800 	.word	0x40007800
 8019e9c:	2401f790 	.word	0x2401f790

08019ea0 <_Z9UART_SendPKc>:

/* === Public Send Function === */
void UART_Send(const char *msg)
{
 8019ea0:	b580      	push	{r7, lr}
 8019ea2:	b084      	sub	sp, #16
 8019ea4:	af00      	add	r7, sp, #0
 8019ea6:	6078      	str	r0, [r7, #4]
    if (uartTxQueueHandle != nullptr)
 8019ea8:	4b0c      	ldr	r3, [pc, #48]	@ (8019edc <_Z9UART_SendPKc+0x3c>)
 8019eaa:	681b      	ldr	r3, [r3, #0]
 8019eac:	2b00      	cmp	r3, #0
 8019eae:	d010      	beq.n	8019ed2 <_Z9UART_SendPKc+0x32>
    {
        strncpy(txBuffer, msg, sizeof(txBuffer));
 8019eb0:	2280      	movs	r2, #128	@ 0x80
 8019eb2:	6879      	ldr	r1, [r7, #4]
 8019eb4:	480a      	ldr	r0, [pc, #40]	@ (8019ee0 <_Z9UART_SendPKc+0x40>)
 8019eb6:	f002 fecf 	bl	801cc58 <strncpy>
        txBuffer[sizeof(txBuffer) - 1] = '\0';
 8019eba:	4b09      	ldr	r3, [pc, #36]	@ (8019ee0 <_Z9UART_SendPKc+0x40>)
 8019ebc:	2200      	movs	r2, #0
 8019ebe:	f883 207f 	strb.w	r2, [r3, #127]	@ 0x7f
        osStatus_t st = osMessageQueuePut(uartTxQueueHandle, txBuffer, 0, 0);
 8019ec2:	4b06      	ldr	r3, [pc, #24]	@ (8019edc <_Z9UART_SendPKc+0x3c>)
 8019ec4:	6818      	ldr	r0, [r3, #0]
 8019ec6:	2300      	movs	r3, #0
 8019ec8:	2200      	movs	r2, #0
 8019eca:	4905      	ldr	r1, [pc, #20]	@ (8019ee0 <_Z9UART_SendPKc+0x40>)
 8019ecc:	f7f7 fb16 	bl	80114fc <osMessageQueuePut>
 8019ed0:	60f8      	str	r0, [r7, #12]
    }
}
 8019ed2:	bf00      	nop
 8019ed4:	3710      	adds	r7, #16
 8019ed6:	46bd      	mov	sp, r7
 8019ed8:	bd80      	pop	{r7, pc}
 8019eda:	bf00      	nop
 8019edc:	2401f788 	.word	0x2401f788
 8019ee0:	2401f818 	.word	0x2401f818

08019ee4 <_Z15UART_SendBinaryPKhj>:

void UART_SendBinary(const uint8_t *data, size_t len)
{
 8019ee4:	b580      	push	{r7, lr}
 8019ee6:	b084      	sub	sp, #16
 8019ee8:	af00      	add	r7, sp, #0
 8019eea:	6078      	str	r0, [r7, #4]
 8019eec:	6039      	str	r1, [r7, #0]
    if (uartTxQueueHandle != nullptr && len > 0)
 8019eee:	4b0e      	ldr	r3, [pc, #56]	@ (8019f28 <_Z15UART_SendBinaryPKhj+0x44>)
 8019ef0:	681b      	ldr	r3, [r3, #0]
 8019ef2:	2b00      	cmp	r3, #0
 8019ef4:	d014      	beq.n	8019f20 <_Z15UART_SendBinaryPKhj+0x3c>
 8019ef6:	683b      	ldr	r3, [r7, #0]
 8019ef8:	2b00      	cmp	r3, #0
 8019efa:	d011      	beq.n	8019f20 <_Z15UART_SendBinaryPKhj+0x3c>
    {
        // Sicherheitscheck: nicht grer als dein txBuffer
        if (len > sizeof(txBuffer)) {
 8019efc:	683b      	ldr	r3, [r7, #0]
 8019efe:	2b80      	cmp	r3, #128	@ 0x80
 8019f00:	d901      	bls.n	8019f06 <_Z15UART_SendBinaryPKhj+0x22>
            len = sizeof(txBuffer);
 8019f02:	2380      	movs	r3, #128	@ 0x80
 8019f04:	603b      	str	r3, [r7, #0]
        }

        memcpy(txBuffer, data, len);
 8019f06:	683a      	ldr	r2, [r7, #0]
 8019f08:	6879      	ldr	r1, [r7, #4]
 8019f0a:	4808      	ldr	r0, [pc, #32]	@ (8019f2c <_Z15UART_SendBinaryPKhj+0x48>)
 8019f0c:	f002 fff4 	bl	801cef8 <memcpy>

        // In Queue stellen (hier wird ein Pointer bertragen oder das ganze Array, je nach Queue-Setup)
        osStatus_t st = osMessageQueuePut(uartTxQueueHandle, txBuffer, 0, 0);
 8019f10:	4b05      	ldr	r3, [pc, #20]	@ (8019f28 <_Z15UART_SendBinaryPKhj+0x44>)
 8019f12:	6818      	ldr	r0, [r3, #0]
 8019f14:	2300      	movs	r3, #0
 8019f16:	2200      	movs	r2, #0
 8019f18:	4904      	ldr	r1, [pc, #16]	@ (8019f2c <_Z15UART_SendBinaryPKhj+0x48>)
 8019f1a:	f7f7 faef 	bl	80114fc <osMessageQueuePut>
 8019f1e:	60f8      	str	r0, [r7, #12]
    }
}
 8019f20:	bf00      	nop
 8019f22:	3710      	adds	r7, #16
 8019f24:	46bd      	mov	sp, r7
 8019f26:	bd80      	pop	{r7, pc}
 8019f28:	2401f788 	.word	0x2401f788
 8019f2c:	2401f818 	.word	0x2401f818

08019f30 <_ZN10RingBufferIhLt512EEC1Ev>:
 * Fr UART: T = uint8_t
 */
template<typename T, uint16_t Size>
class RingBuffer {
public:
    RingBuffer() : head(0), tail(0), overflow(false) {}
 8019f30:	b480      	push	{r7}
 8019f32:	b083      	sub	sp, #12
 8019f34:	af00      	add	r7, sp, #0
 8019f36:	6078      	str	r0, [r7, #4]
 8019f38:	687b      	ldr	r3, [r7, #4]
 8019f3a:	2200      	movs	r2, #0
 8019f3c:	801a      	strh	r2, [r3, #0]
 8019f3e:	687b      	ldr	r3, [r7, #4]
 8019f40:	2200      	movs	r2, #0
 8019f42:	805a      	strh	r2, [r3, #2]
 8019f44:	687b      	ldr	r3, [r7, #4]
 8019f46:	2200      	movs	r2, #0
 8019f48:	711a      	strb	r2, [r3, #4]
 8019f4a:	687b      	ldr	r3, [r7, #4]
 8019f4c:	4618      	mov	r0, r3
 8019f4e:	370c      	adds	r7, #12
 8019f50:	46bd      	mov	sp, r7
 8019f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019f56:	4770      	bx	lr

08019f58 <_ZN10RingBufferIhLt512EE5resetEv>:

    bool isFull() const {
        return ((head + 1) % Size) == tail;
    }

    void reset() {
 8019f58:	b480      	push	{r7}
 8019f5a:	b083      	sub	sp, #12
 8019f5c:	af00      	add	r7, sp, #0
 8019f5e:	6078      	str	r0, [r7, #4]
        head = tail = 0;
 8019f60:	687b      	ldr	r3, [r7, #4]
 8019f62:	2200      	movs	r2, #0
 8019f64:	805a      	strh	r2, [r3, #2]
 8019f66:	687b      	ldr	r3, [r7, #4]
 8019f68:	2200      	movs	r2, #0
 8019f6a:	801a      	strh	r2, [r3, #0]
        overflow = false;
 8019f6c:	687b      	ldr	r3, [r7, #4]
 8019f6e:	2200      	movs	r2, #0
 8019f70:	711a      	strb	r2, [r3, #4]
    }
 8019f72:	bf00      	nop
 8019f74:	370c      	adds	r7, #12
 8019f76:	46bd      	mov	sp, r7
 8019f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019f7c:	4770      	bx	lr

08019f7e <_ZN10RingBufferIhLt512EE3putEh>:
    bool put(T data) {
 8019f7e:	b480      	push	{r7}
 8019f80:	b085      	sub	sp, #20
 8019f82:	af00      	add	r7, sp, #0
 8019f84:	6078      	str	r0, [r7, #4]
 8019f86:	460b      	mov	r3, r1
 8019f88:	70fb      	strb	r3, [r7, #3]
        uint16_t next = (head + 1) % Size;
 8019f8a:	687b      	ldr	r3, [r7, #4]
 8019f8c:	881b      	ldrh	r3, [r3, #0]
 8019f8e:	b29b      	uxth	r3, r3
 8019f90:	3301      	adds	r3, #1
 8019f92:	425a      	negs	r2, r3
 8019f94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8019f98:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8019f9c:	bf58      	it	pl
 8019f9e:	4253      	negpl	r3, r2
 8019fa0:	81fb      	strh	r3, [r7, #14]
        if (next == tail) {
 8019fa2:	687b      	ldr	r3, [r7, #4]
 8019fa4:	885b      	ldrh	r3, [r3, #2]
 8019fa6:	b29b      	uxth	r3, r3
 8019fa8:	89fa      	ldrh	r2, [r7, #14]
 8019faa:	429a      	cmp	r2, r3
 8019fac:	bf0c      	ite	eq
 8019fae:	2301      	moveq	r3, #1
 8019fb0:	2300      	movne	r3, #0
 8019fb2:	b2db      	uxtb	r3, r3
 8019fb4:	2b00      	cmp	r3, #0
 8019fb6:	d004      	beq.n	8019fc2 <_ZN10RingBufferIhLt512EE3putEh+0x44>
            overflow = true; // Buffer voll
 8019fb8:	687b      	ldr	r3, [r7, #4]
 8019fba:	2201      	movs	r2, #1
 8019fbc:	711a      	strb	r2, [r3, #4]
            return false;
 8019fbe:	2300      	movs	r3, #0
 8019fc0:	e00b      	b.n	8019fda <_ZN10RingBufferIhLt512EE3putEh+0x5c>
        buffer[head] = data;
 8019fc2:	687b      	ldr	r3, [r7, #4]
 8019fc4:	881b      	ldrh	r3, [r3, #0]
 8019fc6:	b29b      	uxth	r3, r3
 8019fc8:	461a      	mov	r2, r3
 8019fca:	687b      	ldr	r3, [r7, #4]
 8019fcc:	4413      	add	r3, r2
 8019fce:	78fa      	ldrb	r2, [r7, #3]
 8019fd0:	715a      	strb	r2, [r3, #5]
        head = next;
 8019fd2:	687b      	ldr	r3, [r7, #4]
 8019fd4:	89fa      	ldrh	r2, [r7, #14]
 8019fd6:	801a      	strh	r2, [r3, #0]
        return true;
 8019fd8:	2301      	movs	r3, #1
    }
 8019fda:	4618      	mov	r0, r3
 8019fdc:	3714      	adds	r7, #20
 8019fde:	46bd      	mov	sp, r7
 8019fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019fe4:	4770      	bx	lr

08019fe6 <_ZN10RingBufferIhLt512EE3getERh>:
    bool get(T &data) {
 8019fe6:	b580      	push	{r7, lr}
 8019fe8:	b082      	sub	sp, #8
 8019fea:	af00      	add	r7, sp, #0
 8019fec:	6078      	str	r0, [r7, #4]
 8019fee:	6039      	str	r1, [r7, #0]
        if (isEmpty()) return false;
 8019ff0:	6878      	ldr	r0, [r7, #4]
 8019ff2:	f000 f821 	bl	801a038 <_ZNK10RingBufferIhLt512EE7isEmptyEv>
 8019ff6:	4603      	mov	r3, r0
 8019ff8:	2b00      	cmp	r3, #0
 8019ffa:	d001      	beq.n	801a000 <_ZN10RingBufferIhLt512EE3getERh+0x1a>
 8019ffc:	2300      	movs	r3, #0
 8019ffe:	e017      	b.n	801a030 <_ZN10RingBufferIhLt512EE3getERh+0x4a>
        data = buffer[tail];
 801a000:	687b      	ldr	r3, [r7, #4]
 801a002:	885b      	ldrh	r3, [r3, #2]
 801a004:	b29b      	uxth	r3, r3
 801a006:	461a      	mov	r2, r3
 801a008:	687b      	ldr	r3, [r7, #4]
 801a00a:	4413      	add	r3, r2
 801a00c:	795a      	ldrb	r2, [r3, #5]
 801a00e:	683b      	ldr	r3, [r7, #0]
 801a010:	701a      	strb	r2, [r3, #0]
        tail = (tail + 1) % Size;
 801a012:	687b      	ldr	r3, [r7, #4]
 801a014:	885b      	ldrh	r3, [r3, #2]
 801a016:	b29b      	uxth	r3, r3
 801a018:	3301      	adds	r3, #1
 801a01a:	425a      	negs	r2, r3
 801a01c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801a020:	f3c2 0208 	ubfx	r2, r2, #0, #9
 801a024:	bf58      	it	pl
 801a026:	4253      	negpl	r3, r2
 801a028:	b29a      	uxth	r2, r3
 801a02a:	687b      	ldr	r3, [r7, #4]
 801a02c:	805a      	strh	r2, [r3, #2]
        return true;
 801a02e:	2301      	movs	r3, #1
    }
 801a030:	4618      	mov	r0, r3
 801a032:	3708      	adds	r7, #8
 801a034:	46bd      	mov	sp, r7
 801a036:	bd80      	pop	{r7, pc}

0801a038 <_ZNK10RingBufferIhLt512EE7isEmptyEv>:
    bool isEmpty() const {
 801a038:	b480      	push	{r7}
 801a03a:	b083      	sub	sp, #12
 801a03c:	af00      	add	r7, sp, #0
 801a03e:	6078      	str	r0, [r7, #4]
        return head == tail;
 801a040:	687b      	ldr	r3, [r7, #4]
 801a042:	881b      	ldrh	r3, [r3, #0]
 801a044:	b29a      	uxth	r2, r3
 801a046:	687b      	ldr	r3, [r7, #4]
 801a048:	885b      	ldrh	r3, [r3, #2]
 801a04a:	b29b      	uxth	r3, r3
 801a04c:	429a      	cmp	r2, r3
 801a04e:	bf0c      	ite	eq
 801a050:	2301      	moveq	r3, #1
 801a052:	2300      	movne	r3, #0
 801a054:	b2db      	uxtb	r3, r3
    }
 801a056:	4618      	mov	r0, r3
 801a058:	370c      	adds	r7, #12
 801a05a:	46bd      	mov	sp, r7
 801a05c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a060:	4770      	bx	lr
	...

0801a064 <_Z41__static_initialization_and_destruction_0v>:
 801a064:	b580      	push	{r7, lr}
 801a066:	af00      	add	r7, sp, #0
static RingBuffer<uint8_t, 512> uartRxBuffer;
 801a068:	4802      	ldr	r0, [pc, #8]	@ (801a074 <_Z41__static_initialization_and_destruction_0v+0x10>)
 801a06a:	f7ff ff61 	bl	8019f30 <_ZN10RingBufferIhLt512EEC1Ev>
}
 801a06e:	bf00      	nop
 801a070:	bd80      	pop	{r7, pc}
 801a072:	bf00      	nop
 801a074:	2401f898 	.word	0x2401f898

0801a078 <_GLOBAL__sub_I_UART_Comm_Init>:
 801a078:	b580      	push	{r7, lr}
 801a07a:	af00      	add	r7, sp, #0
 801a07c:	f7ff fff2 	bl	801a064 <_Z41__static_initialization_and_destruction_0v>
 801a080:	bd80      	pop	{r7, pc}

0801a082 <_Z18bytearray_to_int16Ph>:
uint16_t bytearray_to_uint16(uint8_t *bytearray) {
	uint16_t out = bytearray[1] << 8 | bytearray[0];
	return out;
}

int16_t bytearray_to_int16(uint8_t *bytearray) {
 801a082:	b480      	push	{r7}
 801a084:	b085      	sub	sp, #20
 801a086:	af00      	add	r7, sp, #0
 801a088:	6078      	str	r0, [r7, #4]
	int16_t out = bytearray[1] << 8 | bytearray[0];
 801a08a:	687b      	ldr	r3, [r7, #4]
 801a08c:	3301      	adds	r3, #1
 801a08e:	781b      	ldrb	r3, [r3, #0]
 801a090:	b21b      	sxth	r3, r3
 801a092:	021b      	lsls	r3, r3, #8
 801a094:	b21a      	sxth	r2, r3
 801a096:	687b      	ldr	r3, [r7, #4]
 801a098:	781b      	ldrb	r3, [r3, #0]
 801a09a:	b21b      	sxth	r3, r3
 801a09c:	4313      	orrs	r3, r2
 801a09e:	81fb      	strh	r3, [r7, #14]
	return out;
 801a0a0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 801a0a4:	4618      	mov	r0, r3
 801a0a6:	3714      	adds	r7, #20
 801a0a8:	46bd      	mov	sp, r7
 801a0aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a0ae:	4770      	bx	lr

0801a0b0 <_Z20prepare_dshot_buffertPm>:
// Hier musst du die Werte definieren oder aus einer Konfigurationsdatei einbinden
constexpr uint32_t PERIOD = 275;             // Beispiel: Timer-Periode
constexpr uint32_t DSHOT_BIT_1_DUTY = 80;     // Prozent
constexpr uint32_t DSHOT_BIT_0_DUTY = 40;     // Prozent

void prepare_dshot_buffer(uint16_t value, uint32_t* dshot_pwm_buffer) {
 801a0b0:	b480      	push	{r7}
 801a0b2:	b087      	sub	sp, #28
 801a0b4:	af00      	add	r7, sp, #0
 801a0b6:	4603      	mov	r3, r0
 801a0b8:	6039      	str	r1, [r7, #0]
 801a0ba:	80fb      	strh	r3, [r7, #6]
    // 1. Limit value to 11 bits
    value &= 0x7FF;
 801a0bc:	88fb      	ldrh	r3, [r7, #6]
 801a0be:	f3c3 030a 	ubfx	r3, r3, #0, #11
 801a0c2:	80fb      	strh	r3, [r7, #6]

    // 2. Build 12-bit payload (11 bits value + 1 bit telemetry)
    uint16_t frame = (value << 1) | 0; // Telemetry bit = 0
 801a0c4:	88fb      	ldrh	r3, [r7, #6]
 801a0c6:	005b      	lsls	r3, r3, #1
 801a0c8:	817b      	strh	r3, [r7, #10]

    // 3. Calculate 4-bit CRC (checksum)
    uint8_t csum = 0;
 801a0ca:	2300      	movs	r3, #0
 801a0cc:	75fb      	strb	r3, [r7, #23]
    uint16_t csum_data = frame;
 801a0ce:	897b      	ldrh	r3, [r7, #10]
 801a0d0:	82bb      	strh	r3, [r7, #20]
    for (int i = 0; i < 3; i++) {
 801a0d2:	2300      	movs	r3, #0
 801a0d4:	613b      	str	r3, [r7, #16]
 801a0d6:	e00f      	b.n	801a0f8 <_Z20prepare_dshot_buffertPm+0x48>
        csum ^= (csum_data & 0xF); // XOR lower 4 bits
 801a0d8:	8abb      	ldrh	r3, [r7, #20]
 801a0da:	b25b      	sxtb	r3, r3
 801a0dc:	f003 030f 	and.w	r3, r3, #15
 801a0e0:	b25a      	sxtb	r2, r3
 801a0e2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801a0e6:	4053      	eors	r3, r2
 801a0e8:	b25b      	sxtb	r3, r3
 801a0ea:	75fb      	strb	r3, [r7, #23]
        csum_data >>= 4;
 801a0ec:	8abb      	ldrh	r3, [r7, #20]
 801a0ee:	091b      	lsrs	r3, r3, #4
 801a0f0:	82bb      	strh	r3, [r7, #20]
    for (int i = 0; i < 3; i++) {
 801a0f2:	693b      	ldr	r3, [r7, #16]
 801a0f4:	3301      	adds	r3, #1
 801a0f6:	613b      	str	r3, [r7, #16]
 801a0f8:	693b      	ldr	r3, [r7, #16]
 801a0fa:	2b02      	cmp	r3, #2
 801a0fc:	ddec      	ble.n	801a0d8 <_Z20prepare_dshot_buffertPm+0x28>
    }
    csum &= 0xF;
 801a0fe:	7dfb      	ldrb	r3, [r7, #23]
 801a100:	f003 030f 	and.w	r3, r3, #15
 801a104:	75fb      	strb	r3, [r7, #23]

    // 4. Compose final 16-bit DSHOT frame
    frame = (frame << 4) | csum;
 801a106:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 801a10a:	011b      	lsls	r3, r3, #4
 801a10c:	b21a      	sxth	r2, r3
 801a10e:	7dfb      	ldrb	r3, [r7, #23]
 801a110:	b21b      	sxth	r3, r3
 801a112:	4313      	orrs	r3, r2
 801a114:	b21b      	sxth	r3, r3
 801a116:	817b      	strh	r3, [r7, #10]

    // 5. Encode to PWM buffer (DSHOT300: 75% for '1', 37.5% for '0')
    for (int i = 0; i < 16; i++) {
 801a118:	2300      	movs	r3, #0
 801a11a:	60fb      	str	r3, [r7, #12]
 801a11c:	e019      	b.n	801a152 <_Z20prepare_dshot_buffertPm+0xa2>
        if (frame & (1 << (15 - i))) {
 801a11e:	897a      	ldrh	r2, [r7, #10]
 801a120:	68fb      	ldr	r3, [r7, #12]
 801a122:	f1c3 030f 	rsb	r3, r3, #15
 801a126:	fa42 f303 	asr.w	r3, r2, r3
 801a12a:	f003 0301 	and.w	r3, r3, #1
 801a12e:	2b00      	cmp	r3, #0
 801a130:	d006      	beq.n	801a140 <_Z20prepare_dshot_buffertPm+0x90>
            dshot_pwm_buffer[i] = (PERIOD * DSHOT_BIT_1_DUTY) / 100;
 801a132:	68fb      	ldr	r3, [r7, #12]
 801a134:	009b      	lsls	r3, r3, #2
 801a136:	683a      	ldr	r2, [r7, #0]
 801a138:	4413      	add	r3, r2
 801a13a:	22dc      	movs	r2, #220	@ 0xdc
 801a13c:	601a      	str	r2, [r3, #0]
 801a13e:	e005      	b.n	801a14c <_Z20prepare_dshot_buffertPm+0x9c>
        } else {
            dshot_pwm_buffer[i] = (PERIOD * DSHOT_BIT_0_DUTY) / 100;
 801a140:	68fb      	ldr	r3, [r7, #12]
 801a142:	009b      	lsls	r3, r3, #2
 801a144:	683a      	ldr	r2, [r7, #0]
 801a146:	4413      	add	r3, r2
 801a148:	226e      	movs	r2, #110	@ 0x6e
 801a14a:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < 16; i++) {
 801a14c:	68fb      	ldr	r3, [r7, #12]
 801a14e:	3301      	adds	r3, #1
 801a150:	60fb      	str	r3, [r7, #12]
 801a152:	68fb      	ldr	r3, [r7, #12]
 801a154:	2b0f      	cmp	r3, #15
 801a156:	dde2      	ble.n	801a11e <_Z20prepare_dshot_buffertPm+0x6e>
        }
    }
    dshot_pwm_buffer[16] = 0; // Reset / End-Bit
 801a158:	683b      	ldr	r3, [r7, #0]
 801a15a:	3340      	adds	r3, #64	@ 0x40
 801a15c:	2200      	movs	r2, #0
 801a15e:	601a      	str	r2, [r3, #0]
}
 801a160:	bf00      	nop
 801a162:	371c      	adds	r7, #28
 801a164:	46bd      	mov	sp, r7
 801a166:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a16a:	4770      	bx	lr

0801a16c <_Znwj>:
 801a16c:	2801      	cmp	r0, #1
 801a16e:	bf38      	it	cc
 801a170:	2001      	movcc	r0, #1
 801a172:	b510      	push	{r4, lr}
 801a174:	4604      	mov	r4, r0
 801a176:	4620      	mov	r0, r4
 801a178:	f002 fb4c 	bl	801c814 <malloc>
 801a17c:	b100      	cbz	r0, 801a180 <_Znwj+0x14>
 801a17e:	bd10      	pop	{r4, pc}
 801a180:	f000 fbc8 	bl	801a914 <_ZSt15get_new_handlerv>
 801a184:	b908      	cbnz	r0, 801a18a <_Znwj+0x1e>
 801a186:	f002 fb1f 	bl	801c7c8 <abort>
 801a18a:	4780      	blx	r0
 801a18c:	e7f3      	b.n	801a176 <_Znwj+0xa>

0801a18e <_ZNSs7_M_copyEPcPKcj>:
 801a18e:	2a01      	cmp	r2, #1
 801a190:	b430      	push	{r4, r5}
 801a192:	d103      	bne.n	801a19c <_ZNSs7_M_copyEPcPKcj+0xe>
 801a194:	780b      	ldrb	r3, [r1, #0]
 801a196:	7003      	strb	r3, [r0, #0]
 801a198:	bc30      	pop	{r4, r5}
 801a19a:	4770      	bx	lr
 801a19c:	2a00      	cmp	r2, #0
 801a19e:	d0fb      	beq.n	801a198 <_ZNSs7_M_copyEPcPKcj+0xa>
 801a1a0:	bc30      	pop	{r4, r5}
 801a1a2:	f002 bea9 	b.w	801cef8 <memcpy>

0801a1a6 <_ZNSs13_S_copy_charsEPcPKcS1_>:
 801a1a6:	b508      	push	{r3, lr}
 801a1a8:	1a52      	subs	r2, r2, r1
 801a1aa:	f7ff fff0 	bl	801a18e <_ZNSs7_M_copyEPcPKcj>
 801a1ae:	bd08      	pop	{r3, pc}

0801a1b0 <_ZNSs4_Rep26_M_set_length_and_sharableEj>:
 801a1b0:	4b04      	ldr	r3, [pc, #16]	@ (801a1c4 <_ZNSs4_Rep26_M_set_length_and_sharableEj+0x14>)
 801a1b2:	4298      	cmp	r0, r3
 801a1b4:	d004      	beq.n	801a1c0 <_ZNSs4_Rep26_M_set_length_and_sharableEj+0x10>
 801a1b6:	2300      	movs	r3, #0
 801a1b8:	6083      	str	r3, [r0, #8]
 801a1ba:	6001      	str	r1, [r0, #0]
 801a1bc:	4408      	add	r0, r1
 801a1be:	7303      	strb	r3, [r0, #12]
 801a1c0:	4770      	bx	lr
 801a1c2:	bf00      	nop
 801a1c4:	2401fb0c 	.word	0x2401fb0c

0801a1c8 <_ZNSs4_Rep9_S_createEjjRKSaIcE>:
 801a1c8:	4b15      	ldr	r3, [pc, #84]	@ (801a220 <_ZNSs4_Rep9_S_createEjjRKSaIcE+0x58>)
 801a1ca:	4298      	cmp	r0, r3
 801a1cc:	b510      	push	{r4, lr}
 801a1ce:	4604      	mov	r4, r0
 801a1d0:	d902      	bls.n	801a1d8 <_ZNSs4_Rep9_S_createEjjRKSaIcE+0x10>
 801a1d2:	4814      	ldr	r0, [pc, #80]	@ (801a224 <_ZNSs4_Rep9_S_createEjjRKSaIcE+0x5c>)
 801a1d4:	f000 f8b2 	bl	801a33c <_ZSt20__throw_length_errorPKc>
 801a1d8:	4288      	cmp	r0, r1
 801a1da:	d903      	bls.n	801a1e4 <_ZNSs4_Rep9_S_createEjjRKSaIcE+0x1c>
 801a1dc:	004b      	lsls	r3, r1, #1
 801a1de:	4298      	cmp	r0, r3
 801a1e0:	bf38      	it	cc
 801a1e2:	461c      	movcc	r4, r3
 801a1e4:	f104 031d 	add.w	r3, r4, #29
 801a1e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801a1ec:	f104 000d 	add.w	r0, r4, #13
 801a1f0:	d912      	bls.n	801a218 <_ZNSs4_Rep9_S_createEjjRKSaIcE+0x50>
 801a1f2:	428c      	cmp	r4, r1
 801a1f4:	d910      	bls.n	801a218 <_ZNSs4_Rep9_S_createEjjRKSaIcE+0x50>
 801a1f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 801a1fa:	f504 5480 	add.w	r4, r4, #4096	@ 0x1000
 801a1fe:	1ae4      	subs	r4, r4, r3
 801a200:	4b07      	ldr	r3, [pc, #28]	@ (801a220 <_ZNSs4_Rep9_S_createEjjRKSaIcE+0x58>)
 801a202:	429c      	cmp	r4, r3
 801a204:	bf28      	it	cs
 801a206:	461c      	movcs	r4, r3
 801a208:	f104 000d 	add.w	r0, r4, #13
 801a20c:	f7ff ffae 	bl	801a16c <_Znwj>
 801a210:	2200      	movs	r2, #0
 801a212:	6044      	str	r4, [r0, #4]
 801a214:	6082      	str	r2, [r0, #8]
 801a216:	bd10      	pop	{r4, pc}
 801a218:	2800      	cmp	r0, #0
 801a21a:	daf7      	bge.n	801a20c <_ZNSs4_Rep9_S_createEjjRKSaIcE+0x44>
 801a21c:	f000 f888 	bl	801a330 <_ZSt17__throw_bad_allocv>
 801a220:	3ffffffc 	.word	0x3ffffffc
 801a224:	0801e3dc 	.word	0x0801e3dc

0801a228 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj>:
 801a228:	4b18      	ldr	r3, [pc, #96]	@ (801a28c <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x64>)
 801a22a:	681a      	ldr	r2, [r3, #0]
 801a22c:	07d1      	lsls	r1, r2, #31
 801a22e:	bf5c      	itt	pl
 801a230:	2201      	movpl	r2, #1
 801a232:	601a      	strpl	r2, [r3, #0]
 801a234:	4b16      	ldr	r3, [pc, #88]	@ (801a290 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x68>)
 801a236:	681a      	ldr	r2, [r3, #0]
 801a238:	07d2      	lsls	r2, r2, #31
 801a23a:	bf5c      	itt	pl
 801a23c:	2201      	movpl	r2, #1
 801a23e:	601a      	strpl	r2, [r3, #0]
 801a240:	4b14      	ldr	r3, [pc, #80]	@ (801a294 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x6c>)
 801a242:	681a      	ldr	r2, [r3, #0]
 801a244:	07d0      	lsls	r0, r2, #31
 801a246:	bf5c      	itt	pl
 801a248:	2201      	movpl	r2, #1
 801a24a:	601a      	strpl	r2, [r3, #0]
 801a24c:	4b12      	ldr	r3, [pc, #72]	@ (801a298 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x70>)
 801a24e:	681a      	ldr	r2, [r3, #0]
 801a250:	07d1      	lsls	r1, r2, #31
 801a252:	bf5c      	itt	pl
 801a254:	2201      	movpl	r2, #1
 801a256:	601a      	strpl	r2, [r3, #0]
 801a258:	4b10      	ldr	r3, [pc, #64]	@ (801a29c <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x74>)
 801a25a:	681a      	ldr	r2, [r3, #0]
 801a25c:	07d2      	lsls	r2, r2, #31
 801a25e:	bf5c      	itt	pl
 801a260:	2201      	movpl	r2, #1
 801a262:	601a      	strpl	r2, [r3, #0]
 801a264:	4b0e      	ldr	r3, [pc, #56]	@ (801a2a0 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x78>)
 801a266:	681a      	ldr	r2, [r3, #0]
 801a268:	07d0      	lsls	r0, r2, #31
 801a26a:	bf5c      	itt	pl
 801a26c:	2201      	movpl	r2, #1
 801a26e:	601a      	strpl	r2, [r3, #0]
 801a270:	4b0c      	ldr	r3, [pc, #48]	@ (801a2a4 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x7c>)
 801a272:	681a      	ldr	r2, [r3, #0]
 801a274:	07d1      	lsls	r1, r2, #31
 801a276:	bf5c      	itt	pl
 801a278:	2201      	movpl	r2, #1
 801a27a:	601a      	strpl	r2, [r3, #0]
 801a27c:	4b0a      	ldr	r3, [pc, #40]	@ (801a2a8 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x80>)
 801a27e:	681a      	ldr	r2, [r3, #0]
 801a280:	07d2      	lsls	r2, r2, #31
 801a282:	bf5c      	itt	pl
 801a284:	2201      	movpl	r2, #1
 801a286:	601a      	strpl	r2, [r3, #0]
 801a288:	4770      	bx	lr
 801a28a:	bf00      	nop
 801a28c:	2401fb38 	.word	0x2401fb38
 801a290:	2401fb34 	.word	0x2401fb34
 801a294:	2401fb30 	.word	0x2401fb30
 801a298:	2401fb2c 	.word	0x2401fb2c
 801a29c:	2401fb28 	.word	0x2401fb28
 801a2a0:	2401fb24 	.word	0x2401fb24
 801a2a4:	2401fb20 	.word	0x2401fb20
 801a2a8:	2401fb1c 	.word	0x2401fb1c

0801a2ac <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj>:
 801a2ac:	4b18      	ldr	r3, [pc, #96]	@ (801a310 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x64>)
 801a2ae:	681a      	ldr	r2, [r3, #0]
 801a2b0:	07d1      	lsls	r1, r2, #31
 801a2b2:	bf5c      	itt	pl
 801a2b4:	2201      	movpl	r2, #1
 801a2b6:	601a      	strpl	r2, [r3, #0]
 801a2b8:	4b16      	ldr	r3, [pc, #88]	@ (801a314 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x68>)
 801a2ba:	681a      	ldr	r2, [r3, #0]
 801a2bc:	07d2      	lsls	r2, r2, #31
 801a2be:	bf5c      	itt	pl
 801a2c0:	2201      	movpl	r2, #1
 801a2c2:	601a      	strpl	r2, [r3, #0]
 801a2c4:	4b14      	ldr	r3, [pc, #80]	@ (801a318 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x6c>)
 801a2c6:	681a      	ldr	r2, [r3, #0]
 801a2c8:	07d0      	lsls	r0, r2, #31
 801a2ca:	bf5c      	itt	pl
 801a2cc:	2201      	movpl	r2, #1
 801a2ce:	601a      	strpl	r2, [r3, #0]
 801a2d0:	4b12      	ldr	r3, [pc, #72]	@ (801a31c <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x70>)
 801a2d2:	681a      	ldr	r2, [r3, #0]
 801a2d4:	07d1      	lsls	r1, r2, #31
 801a2d6:	bf5c      	itt	pl
 801a2d8:	2201      	movpl	r2, #1
 801a2da:	601a      	strpl	r2, [r3, #0]
 801a2dc:	4b10      	ldr	r3, [pc, #64]	@ (801a320 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x74>)
 801a2de:	681a      	ldr	r2, [r3, #0]
 801a2e0:	07d2      	lsls	r2, r2, #31
 801a2e2:	bf5c      	itt	pl
 801a2e4:	2201      	movpl	r2, #1
 801a2e6:	601a      	strpl	r2, [r3, #0]
 801a2e8:	4b0e      	ldr	r3, [pc, #56]	@ (801a324 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x78>)
 801a2ea:	681a      	ldr	r2, [r3, #0]
 801a2ec:	07d0      	lsls	r0, r2, #31
 801a2ee:	bf5c      	itt	pl
 801a2f0:	2201      	movpl	r2, #1
 801a2f2:	601a      	strpl	r2, [r3, #0]
 801a2f4:	4b0c      	ldr	r3, [pc, #48]	@ (801a328 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x7c>)
 801a2f6:	681a      	ldr	r2, [r3, #0]
 801a2f8:	07d1      	lsls	r1, r2, #31
 801a2fa:	bf5c      	itt	pl
 801a2fc:	2201      	movpl	r2, #1
 801a2fe:	601a      	strpl	r2, [r3, #0]
 801a300:	4b0a      	ldr	r3, [pc, #40]	@ (801a32c <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x80>)
 801a302:	681a      	ldr	r2, [r3, #0]
 801a304:	07d2      	lsls	r2, r2, #31
 801a306:	bf5c      	itt	pl
 801a308:	2201      	movpl	r2, #1
 801a30a:	601a      	strpl	r2, [r3, #0]
 801a30c:	4770      	bx	lr
 801a30e:	bf00      	nop
 801a310:	2401fb58 	.word	0x2401fb58
 801a314:	2401fb54 	.word	0x2401fb54
 801a318:	2401fb50 	.word	0x2401fb50
 801a31c:	2401fb4c 	.word	0x2401fb4c
 801a320:	2401fb48 	.word	0x2401fb48
 801a324:	2401fb44 	.word	0x2401fb44
 801a328:	2401fb40 	.word	0x2401fb40
 801a32c:	2401fb3c 	.word	0x2401fb3c

0801a330 <_ZSt17__throw_bad_allocv>:
 801a330:	b508      	push	{r3, lr}
 801a332:	f002 fa49 	bl	801c7c8 <abort>

0801a336 <_ZSt19__throw_logic_errorPKc>:
 801a336:	b508      	push	{r3, lr}
 801a338:	f002 fa46 	bl	801c7c8 <abort>

0801a33c <_ZSt20__throw_length_errorPKc>:
 801a33c:	b508      	push	{r3, lr}
 801a33e:	f002 fa43 	bl	801c7c8 <abort>
	...

0801a344 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj>:
 801a344:	4b24      	ldr	r3, [pc, #144]	@ (801a3d8 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0x94>)
 801a346:	681a      	ldr	r2, [r3, #0]
 801a348:	07d0      	lsls	r0, r2, #31
 801a34a:	bf5c      	itt	pl
 801a34c:	2201      	movpl	r2, #1
 801a34e:	601a      	strpl	r2, [r3, #0]
 801a350:	4b22      	ldr	r3, [pc, #136]	@ (801a3dc <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0x98>)
 801a352:	681a      	ldr	r2, [r3, #0]
 801a354:	07d1      	lsls	r1, r2, #31
 801a356:	bf5c      	itt	pl
 801a358:	2201      	movpl	r2, #1
 801a35a:	601a      	strpl	r2, [r3, #0]
 801a35c:	4b20      	ldr	r3, [pc, #128]	@ (801a3e0 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0x9c>)
 801a35e:	681a      	ldr	r2, [r3, #0]
 801a360:	07d2      	lsls	r2, r2, #31
 801a362:	bf5c      	itt	pl
 801a364:	2201      	movpl	r2, #1
 801a366:	601a      	strpl	r2, [r3, #0]
 801a368:	4b1e      	ldr	r3, [pc, #120]	@ (801a3e4 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xa0>)
 801a36a:	681a      	ldr	r2, [r3, #0]
 801a36c:	07d0      	lsls	r0, r2, #31
 801a36e:	bf5c      	itt	pl
 801a370:	2201      	movpl	r2, #1
 801a372:	601a      	strpl	r2, [r3, #0]
 801a374:	4b1c      	ldr	r3, [pc, #112]	@ (801a3e8 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xa4>)
 801a376:	681a      	ldr	r2, [r3, #0]
 801a378:	07d1      	lsls	r1, r2, #31
 801a37a:	bf5c      	itt	pl
 801a37c:	2201      	movpl	r2, #1
 801a37e:	601a      	strpl	r2, [r3, #0]
 801a380:	4b1a      	ldr	r3, [pc, #104]	@ (801a3ec <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xa8>)
 801a382:	681a      	ldr	r2, [r3, #0]
 801a384:	07d2      	lsls	r2, r2, #31
 801a386:	bf5c      	itt	pl
 801a388:	2201      	movpl	r2, #1
 801a38a:	601a      	strpl	r2, [r3, #0]
 801a38c:	4b18      	ldr	r3, [pc, #96]	@ (801a3f0 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xac>)
 801a38e:	681a      	ldr	r2, [r3, #0]
 801a390:	07d0      	lsls	r0, r2, #31
 801a392:	bf5c      	itt	pl
 801a394:	2201      	movpl	r2, #1
 801a396:	601a      	strpl	r2, [r3, #0]
 801a398:	4b16      	ldr	r3, [pc, #88]	@ (801a3f4 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xb0>)
 801a39a:	681a      	ldr	r2, [r3, #0]
 801a39c:	07d1      	lsls	r1, r2, #31
 801a39e:	bf5c      	itt	pl
 801a3a0:	2201      	movpl	r2, #1
 801a3a2:	601a      	strpl	r2, [r3, #0]
 801a3a4:	4b14      	ldr	r3, [pc, #80]	@ (801a3f8 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xb4>)
 801a3a6:	681a      	ldr	r2, [r3, #0]
 801a3a8:	07d2      	lsls	r2, r2, #31
 801a3aa:	bf5c      	itt	pl
 801a3ac:	2201      	movpl	r2, #1
 801a3ae:	601a      	strpl	r2, [r3, #0]
 801a3b0:	4b12      	ldr	r3, [pc, #72]	@ (801a3fc <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xb8>)
 801a3b2:	681a      	ldr	r2, [r3, #0]
 801a3b4:	07d0      	lsls	r0, r2, #31
 801a3b6:	bf5c      	itt	pl
 801a3b8:	2201      	movpl	r2, #1
 801a3ba:	601a      	strpl	r2, [r3, #0]
 801a3bc:	4b10      	ldr	r3, [pc, #64]	@ (801a400 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xbc>)
 801a3be:	681a      	ldr	r2, [r3, #0]
 801a3c0:	07d1      	lsls	r1, r2, #31
 801a3c2:	bf5c      	itt	pl
 801a3c4:	2201      	movpl	r2, #1
 801a3c6:	601a      	strpl	r2, [r3, #0]
 801a3c8:	4b0e      	ldr	r3, [pc, #56]	@ (801a404 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xc0>)
 801a3ca:	681a      	ldr	r2, [r3, #0]
 801a3cc:	07d2      	lsls	r2, r2, #31
 801a3ce:	bf5c      	itt	pl
 801a3d0:	2201      	movpl	r2, #1
 801a3d2:	601a      	strpl	r2, [r3, #0]
 801a3d4:	4770      	bx	lr
 801a3d6:	bf00      	nop
 801a3d8:	2401fb88 	.word	0x2401fb88
 801a3dc:	2401fb84 	.word	0x2401fb84
 801a3e0:	2401fb80 	.word	0x2401fb80
 801a3e4:	2401fb7c 	.word	0x2401fb7c
 801a3e8:	2401fb78 	.word	0x2401fb78
 801a3ec:	2401fb74 	.word	0x2401fb74
 801a3f0:	2401fb70 	.word	0x2401fb70
 801a3f4:	2401fb6c 	.word	0x2401fb6c
 801a3f8:	2401fb68 	.word	0x2401fb68
 801a3fc:	2401fb64 	.word	0x2401fb64
 801a400:	2401fb60 	.word	0x2401fb60
 801a404:	2401fb5c 	.word	0x2401fb5c

0801a408 <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0>:
 801a408:	b10a      	cbz	r2, 801a40e <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0+0x6>
 801a40a:	f002 bd75 	b.w	801cef8 <memcpy>
 801a40e:	4770      	bx	lr

0801a410 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_S_allocateERS3_j>:
 801a410:	1e08      	subs	r0, r1, #0
 801a412:	b508      	push	{r3, lr}
 801a414:	da01      	bge.n	801a41a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_S_allocateERS3_j+0xa>
 801a416:	f7ff ff8b 	bl	801a330 <_ZSt17__throw_bad_allocv>
 801a41a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 801a41e:	f7ff bea5 	b.w	801a16c <_Znwj>

0801a422 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>:
 801a422:	f850 3b08 	ldr.w	r3, [r0], #8
 801a426:	1a1b      	subs	r3, r3, r0
 801a428:	4258      	negs	r0, r3
 801a42a:	4158      	adcs	r0, r3
 801a42c:	4770      	bx	lr
	...

0801a430 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>:
 801a430:	680b      	ldr	r3, [r1, #0]
 801a432:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801a436:	b510      	push	{r4, lr}
 801a438:	d302      	bcc.n	801a440 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x10>
 801a43a:	480b      	ldr	r0, [pc, #44]	@ (801a468 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x38>)
 801a43c:	f7ff ff7e 	bl	801a33c <_ZSt20__throw_length_errorPKc>
 801a440:	4293      	cmp	r3, r2
 801a442:	d90b      	bls.n	801a45c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
 801a444:	ebb3 0f42 	cmp.w	r3, r2, lsl #1
 801a448:	ea4f 0442 	mov.w	r4, r2, lsl #1
 801a44c:	d206      	bcs.n	801a45c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
 801a44e:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 801a452:	bf2a      	itet	cs
 801a454:	f06f 4340 	mvncs.w	r3, #3221225472	@ 0xc0000000
 801a458:	600c      	strcc	r4, [r1, #0]
 801a45a:	600b      	strcs	r3, [r1, #0]
 801a45c:	6809      	ldr	r1, [r1, #0]
 801a45e:	3101      	adds	r1, #1
 801a460:	f7ff ffd6 	bl	801a410 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_S_allocateERS3_j>
 801a464:	bd10      	pop	{r4, pc}
 801a466:	bf00      	nop
 801a468:	0801e3f4 	.word	0x0801e3f4

0801a46c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_destroyEj>:
 801a46c:	6800      	ldr	r0, [r0, #0]
 801a46e:	f000 ba4d 	b.w	801a90c <_ZdlPv>

0801a472 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>:
 801a472:	b510      	push	{r4, lr}
 801a474:	4604      	mov	r4, r0
 801a476:	f7ff ffd4 	bl	801a422 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>
 801a47a:	b918      	cbnz	r0, 801a484 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv+0x12>
 801a47c:	68a1      	ldr	r1, [r4, #8]
 801a47e:	4620      	mov	r0, r4
 801a480:	f7ff fff4 	bl	801a46c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_destroyEj>
 801a484:	bd10      	pop	{r4, pc}

0801a486 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>:
 801a486:	6840      	ldr	r0, [r0, #4]
 801a488:	f101 4180 	add.w	r1, r1, #1073741824	@ 0x40000000
 801a48c:	3901      	subs	r1, #1
 801a48e:	1a09      	subs	r1, r1, r0
 801a490:	4291      	cmp	r1, r2
 801a492:	b508      	push	{r3, lr}
 801a494:	d202      	bcs.n	801a49c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc+0x16>
 801a496:	4618      	mov	r0, r3
 801a498:	f7ff ff50 	bl	801a33c <_ZSt20__throw_length_errorPKc>
 801a49c:	bd08      	pop	{r3, pc}

0801a49e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_disjunctEPKc>:
 801a49e:	6803      	ldr	r3, [r0, #0]
 801a4a0:	428b      	cmp	r3, r1
 801a4a2:	d806      	bhi.n	801a4b2 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_disjunctEPKc+0x14>
 801a4a4:	6842      	ldr	r2, [r0, #4]
 801a4a6:	4413      	add	r3, r2
 801a4a8:	4299      	cmp	r1, r3
 801a4aa:	bf94      	ite	ls
 801a4ac:	2000      	movls	r0, #0
 801a4ae:	2001      	movhi	r0, #1
 801a4b0:	4770      	bx	lr
 801a4b2:	2001      	movs	r0, #1
 801a4b4:	4770      	bx	lr

0801a4b6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>:
 801a4b6:	2a01      	cmp	r2, #1
 801a4b8:	b410      	push	{r4}
 801a4ba:	d104      	bne.n	801a4c6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj+0x10>
 801a4bc:	780a      	ldrb	r2, [r1, #0]
 801a4be:	f85d 4b04 	ldr.w	r4, [sp], #4
 801a4c2:	7002      	strb	r2, [r0, #0]
 801a4c4:	4770      	bx	lr
 801a4c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 801a4ca:	f7ff bf9d 	b.w	801a408 <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0>

0801a4ce <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>:
 801a4ce:	2a01      	cmp	r2, #1
 801a4d0:	b430      	push	{r4, r5}
 801a4d2:	d103      	bne.n	801a4dc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj+0xe>
 801a4d4:	780b      	ldrb	r3, [r1, #0]
 801a4d6:	7003      	strb	r3, [r0, #0]
 801a4d8:	bc30      	pop	{r4, r5}
 801a4da:	4770      	bx	lr
 801a4dc:	2a00      	cmp	r2, #0
 801a4de:	d0fb      	beq.n	801a4d8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj+0xa>
 801a4e0:	bc30      	pop	{r4, r5}
 801a4e2:	f002 bb6d 	b.w	801cbc0 <memmove>

0801a4e6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc>:
 801a4e6:	460b      	mov	r3, r1
 801a4e8:	2b01      	cmp	r3, #1
 801a4ea:	b410      	push	{r4}
 801a4ec:	4611      	mov	r1, r2
 801a4ee:	4604      	mov	r4, r0
 801a4f0:	d103      	bne.n	801a4fa <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc+0x14>
 801a4f2:	7022      	strb	r2, [r4, #0]
 801a4f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 801a4f8:	4770      	bx	lr
 801a4fa:	2b00      	cmp	r3, #0
 801a4fc:	d0fa      	beq.n	801a4f4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc+0xe>
 801a4fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 801a502:	461a      	mov	r2, r3
 801a504:	f002 bb76 	b.w	801cbf4 <memset>

0801a508 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>:
 801a508:	b510      	push	{r4, lr}
 801a50a:	4604      	mov	r4, r0
 801a50c:	f7ff ff89 	bl	801a422 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>
 801a510:	b908      	cbnz	r0, 801a516 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv+0xe>
 801a512:	68a0      	ldr	r0, [r4, #8]
 801a514:	bd10      	pop	{r4, pc}
 801a516:	200f      	movs	r0, #15
 801a518:	e7fc      	b.n	801a514 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv+0xc>

0801a51a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>:
 801a51a:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 801a51e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 801a520:	461f      	mov	r7, r3
 801a522:	6843      	ldr	r3, [r0, #4]
 801a524:	eb01 0802 	add.w	r8, r1, r2
 801a528:	1ab2      	subs	r2, r6, r2
 801a52a:	441a      	add	r2, r3
 801a52c:	4604      	mov	r4, r0
 801a52e:	460d      	mov	r5, r1
 801a530:	eba3 0908 	sub.w	r9, r3, r8
 801a534:	9201      	str	r2, [sp, #4]
 801a536:	f7ff ffe7 	bl	801a508 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>
 801a53a:	a901      	add	r1, sp, #4
 801a53c:	4602      	mov	r2, r0
 801a53e:	4620      	mov	r0, r4
 801a540:	f7ff ff76 	bl	801a430 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 801a544:	4682      	mov	sl, r0
 801a546:	b11d      	cbz	r5, 801a550 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x36>
 801a548:	6821      	ldr	r1, [r4, #0]
 801a54a:	462a      	mov	r2, r5
 801a54c:	f7ff ffb3 	bl	801a4b6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 801a550:	b137      	cbz	r7, 801a560 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x46>
 801a552:	b12e      	cbz	r6, 801a560 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x46>
 801a554:	4632      	mov	r2, r6
 801a556:	4639      	mov	r1, r7
 801a558:	eb0a 0005 	add.w	r0, sl, r5
 801a55c:	f7ff ffab 	bl	801a4b6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 801a560:	f1b9 0f00 	cmp.w	r9, #0
 801a564:	d007      	beq.n	801a576 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x5c>
 801a566:	6821      	ldr	r1, [r4, #0]
 801a568:	4435      	add	r5, r6
 801a56a:	464a      	mov	r2, r9
 801a56c:	4441      	add	r1, r8
 801a56e:	eb0a 0005 	add.w	r0, sl, r5
 801a572:	f7ff ffa0 	bl	801a4b6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 801a576:	4620      	mov	r0, r4
 801a578:	f7ff ff7b 	bl	801a472 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 801a57c:	9b01      	ldr	r3, [sp, #4]
 801a57e:	f8c4 a000 	str.w	sl, [r4]
 801a582:	60a3      	str	r3, [r4, #8]
 801a584:	b002      	add	sp, #8
 801a586:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

0801a58c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEjjjc>:
 801a58c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801a590:	4616      	mov	r6, r2
 801a592:	461d      	mov	r5, r3
 801a594:	4604      	mov	r4, r0
 801a596:	4b1b      	ldr	r3, [pc, #108]	@ (801a604 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEjjjc+0x78>)
 801a598:	462a      	mov	r2, r5
 801a59a:	460f      	mov	r7, r1
 801a59c:	4631      	mov	r1, r6
 801a59e:	f7ff ff72 	bl	801a486 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>
 801a5a2:	4620      	mov	r0, r4
 801a5a4:	f7ff ffb0 	bl	801a508 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>
 801a5a8:	f8d4 9004 	ldr.w	r9, [r4, #4]
 801a5ac:	eba5 0806 	sub.w	r8, r5, r6
 801a5b0:	44c8      	add	r8, r9
 801a5b2:	4540      	cmp	r0, r8
 801a5b4:	d31d      	bcc.n	801a5f2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEjjjc+0x66>
 801a5b6:	19f3      	adds	r3, r6, r7
 801a5b8:	ebb9 0203 	subs.w	r2, r9, r3
 801a5bc:	d007      	beq.n	801a5ce <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEjjjc+0x42>
 801a5be:	42ae      	cmp	r6, r5
 801a5c0:	d005      	beq.n	801a5ce <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEjjjc+0x42>
 801a5c2:	6820      	ldr	r0, [r4, #0]
 801a5c4:	4438      	add	r0, r7
 801a5c6:	1981      	adds	r1, r0, r6
 801a5c8:	4428      	add	r0, r5
 801a5ca:	f7ff ff80 	bl	801a4ce <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
 801a5ce:	b135      	cbz	r5, 801a5de <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEjjjc+0x52>
 801a5d0:	6820      	ldr	r0, [r4, #0]
 801a5d2:	f89d 2028 	ldrb.w	r2, [sp, #40]	@ 0x28
 801a5d6:	4629      	mov	r1, r5
 801a5d8:	4438      	add	r0, r7
 801a5da:	f7ff ff84 	bl	801a4e6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc>
 801a5de:	6823      	ldr	r3, [r4, #0]
 801a5e0:	f8c4 8004 	str.w	r8, [r4, #4]
 801a5e4:	2200      	movs	r2, #0
 801a5e6:	4620      	mov	r0, r4
 801a5e8:	f803 2008 	strb.w	r2, [r3, r8]
 801a5ec:	b003      	add	sp, #12
 801a5ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801a5f2:	9500      	str	r5, [sp, #0]
 801a5f4:	2300      	movs	r3, #0
 801a5f6:	4632      	mov	r2, r6
 801a5f8:	4639      	mov	r1, r7
 801a5fa:	4620      	mov	r0, r4
 801a5fc:	f7ff ff8d 	bl	801a51a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>
 801a600:	e7e5      	b.n	801a5ce <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEjjjc+0x42>
 801a602:	bf00      	nop
 801a604:	0801e40c 	.word	0x0801e40c

0801a608 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEjc>:
 801a608:	b507      	push	{r0, r1, r2, lr}
 801a60a:	9200      	str	r2, [sp, #0]
 801a60c:	460b      	mov	r3, r1
 801a60e:	2200      	movs	r2, #0
 801a610:	6841      	ldr	r1, [r0, #4]
 801a612:	f7ff ffbb 	bl	801a58c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEjjjc>
 801a616:	b003      	add	sp, #12
 801a618:	f85d fb04 	ldr.w	pc, [sp], #4

0801a61c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6resizeEjc>:
 801a61c:	b510      	push	{r4, lr}
 801a61e:	6844      	ldr	r4, [r0, #4]
 801a620:	428c      	cmp	r4, r1
 801a622:	4603      	mov	r3, r0
 801a624:	d203      	bcs.n	801a62e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6resizeEjc+0x12>
 801a626:	1b09      	subs	r1, r1, r4
 801a628:	f7ff ffee 	bl	801a608 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEjc>
 801a62c:	bd10      	pop	{r4, pc}
 801a62e:	bf81      	itttt	hi
 801a630:	6803      	ldrhi	r3, [r0, #0]
 801a632:	6041      	strhi	r1, [r0, #4]
 801a634:	2200      	movhi	r2, #0
 801a636:	545a      	strbhi	r2, [r3, r1]
 801a638:	e7f8      	b.n	801a62c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6resizeEjc+0x10>

0801a63a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6resizeEj>:
 801a63a:	b508      	push	{r3, lr}
 801a63c:	2200      	movs	r2, #0
 801a63e:	f7ff ffed 	bl	801a61c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6resizeEjc>
 801a642:	bd08      	pop	{r3, pc}

0801a644 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_replace_coldEPcjPKcjj>:
 801a644:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a648:	e9dd 6806 	ldrd	r6, r8, [sp, #24]
 801a64c:	460d      	mov	r5, r1
 801a64e:	4617      	mov	r7, r2
 801a650:	461c      	mov	r4, r3
 801a652:	b136      	cbz	r6, 801a662 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_replace_coldEPcjPKcjj+0x1e>
 801a654:	4296      	cmp	r6, r2
 801a656:	d830      	bhi.n	801a6ba <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_replace_coldEPcjPKcjj+0x76>
 801a658:	4632      	mov	r2, r6
 801a65a:	4619      	mov	r1, r3
 801a65c:	4628      	mov	r0, r5
 801a65e:	f7ff ff36 	bl	801a4ce <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
 801a662:	f1b8 0f00 	cmp.w	r8, #0
 801a666:	d011      	beq.n	801a68c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_replace_coldEPcjPKcjj+0x48>
 801a668:	42be      	cmp	r6, r7
 801a66a:	d00f      	beq.n	801a68c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_replace_coldEPcjPKcjj+0x48>
 801a66c:	4642      	mov	r2, r8
 801a66e:	19e9      	adds	r1, r5, r7
 801a670:	19a8      	adds	r0, r5, r6
 801a672:	f7ff ff2c 	bl	801a4ce <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
 801a676:	42be      	cmp	r6, r7
 801a678:	d908      	bls.n	801a68c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_replace_coldEPcjPKcjj+0x48>
 801a67a:	19eb      	adds	r3, r5, r7
 801a67c:	19a2      	adds	r2, r4, r6
 801a67e:	4293      	cmp	r3, r2
 801a680:	d306      	bcc.n	801a690 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_replace_coldEPcjPKcjj+0x4c>
 801a682:	4632      	mov	r2, r6
 801a684:	4621      	mov	r1, r4
 801a686:	4628      	mov	r0, r5
 801a688:	f7ff ff21 	bl	801a4ce <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
 801a68c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a690:	42a3      	cmp	r3, r4
 801a692:	d808      	bhi.n	801a6a6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_replace_coldEPcjPKcjj+0x62>
 801a694:	1b64      	subs	r4, r4, r5
 801a696:	1be4      	subs	r4, r4, r7
 801a698:	4434      	add	r4, r6
 801a69a:	4632      	mov	r2, r6
 801a69c:	1929      	adds	r1, r5, r4
 801a69e:	4628      	mov	r0, r5
 801a6a0:	f7ff ff09 	bl	801a4b6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 801a6a4:	e7f2      	b.n	801a68c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_replace_coldEPcjPKcjj+0x48>
 801a6a6:	1b1f      	subs	r7, r3, r4
 801a6a8:	463a      	mov	r2, r7
 801a6aa:	4621      	mov	r1, r4
 801a6ac:	4628      	mov	r0, r5
 801a6ae:	f7ff ff0e 	bl	801a4ce <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
 801a6b2:	1bf2      	subs	r2, r6, r7
 801a6b4:	19a9      	adds	r1, r5, r6
 801a6b6:	19e8      	adds	r0, r5, r7
 801a6b8:	e7f2      	b.n	801a6a0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_replace_coldEPcjPKcjj+0x5c>
 801a6ba:	f1b8 0f00 	cmp.w	r8, #0
 801a6be:	d1d5      	bne.n	801a66c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_replace_coldEPcjPKcjj+0x28>
 801a6c0:	e7db      	b.n	801a67a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_replace_coldEPcjPKcjj+0x36>
	...

0801a6c4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj>:
 801a6c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a6c8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801a6ca:	4615      	mov	r5, r2
 801a6cc:	4604      	mov	r4, r0
 801a6ce:	4632      	mov	r2, r6
 801a6d0:	460f      	mov	r7, r1
 801a6d2:	4698      	mov	r8, r3
 801a6d4:	4629      	mov	r1, r5
 801a6d6:	4b21      	ldr	r3, [pc, #132]	@ (801a75c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x98>)
 801a6d8:	f7ff fed5 	bl	801a486 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>
 801a6dc:	4620      	mov	r0, r4
 801a6de:	f7ff ff13 	bl	801a508 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>
 801a6e2:	f8d4 b004 	ldr.w	fp, [r4, #4]
 801a6e6:	eba6 0a05 	sub.w	sl, r6, r5
 801a6ea:	44da      	add	sl, fp
 801a6ec:	4550      	cmp	r0, sl
 801a6ee:	d32d      	bcc.n	801a74c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x88>
 801a6f0:	6823      	ldr	r3, [r4, #0]
 801a6f2:	4641      	mov	r1, r8
 801a6f4:	eb03 0907 	add.w	r9, r3, r7
 801a6f8:	4620      	mov	r0, r4
 801a6fa:	442f      	add	r7, r5
 801a6fc:	ebab 0707 	sub.w	r7, fp, r7
 801a700:	f7ff fecd 	bl	801a49e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_disjunctEPKc>
 801a704:	b1c8      	cbz	r0, 801a73a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x76>
 801a706:	b147      	cbz	r7, 801a71a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x56>
 801a708:	42b5      	cmp	r5, r6
 801a70a:	d006      	beq.n	801a71a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x56>
 801a70c:	463a      	mov	r2, r7
 801a70e:	eb09 0105 	add.w	r1, r9, r5
 801a712:	eb09 0006 	add.w	r0, r9, r6
 801a716:	f7ff feda 	bl	801a4ce <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
 801a71a:	b126      	cbz	r6, 801a726 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x62>
 801a71c:	4632      	mov	r2, r6
 801a71e:	4641      	mov	r1, r8
 801a720:	4648      	mov	r0, r9
 801a722:	f7ff fec8 	bl	801a4b6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 801a726:	6823      	ldr	r3, [r4, #0]
 801a728:	f8c4 a004 	str.w	sl, [r4, #4]
 801a72c:	2200      	movs	r2, #0
 801a72e:	4620      	mov	r0, r4
 801a730:	f803 200a 	strb.w	r2, [r3, sl]
 801a734:	b003      	add	sp, #12
 801a736:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a73a:	e9cd 6700 	strd	r6, r7, [sp]
 801a73e:	4643      	mov	r3, r8
 801a740:	462a      	mov	r2, r5
 801a742:	4649      	mov	r1, r9
 801a744:	4620      	mov	r0, r4
 801a746:	f7ff ff7d 	bl	801a644 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_replace_coldEPcjPKcjj>
 801a74a:	e7ec      	b.n	801a726 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x62>
 801a74c:	9600      	str	r6, [sp, #0]
 801a74e:	4643      	mov	r3, r8
 801a750:	462a      	mov	r2, r5
 801a752:	4639      	mov	r1, r7
 801a754:	4620      	mov	r0, r4
 801a756:	f7ff fee0 	bl	801a51a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>
 801a75a:	e7e4      	b.n	801a726 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x62>
 801a75c:	0801e429 	.word	0x0801e429

0801a760 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj>:
 801a760:	4b24      	ldr	r3, [pc, #144]	@ (801a7f4 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0x94>)
 801a762:	681a      	ldr	r2, [r3, #0]
 801a764:	07d0      	lsls	r0, r2, #31
 801a766:	bf5c      	itt	pl
 801a768:	2201      	movpl	r2, #1
 801a76a:	601a      	strpl	r2, [r3, #0]
 801a76c:	4b22      	ldr	r3, [pc, #136]	@ (801a7f8 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0x98>)
 801a76e:	681a      	ldr	r2, [r3, #0]
 801a770:	07d1      	lsls	r1, r2, #31
 801a772:	bf5c      	itt	pl
 801a774:	2201      	movpl	r2, #1
 801a776:	601a      	strpl	r2, [r3, #0]
 801a778:	4b20      	ldr	r3, [pc, #128]	@ (801a7fc <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0x9c>)
 801a77a:	681a      	ldr	r2, [r3, #0]
 801a77c:	07d2      	lsls	r2, r2, #31
 801a77e:	bf5c      	itt	pl
 801a780:	2201      	movpl	r2, #1
 801a782:	601a      	strpl	r2, [r3, #0]
 801a784:	4b1e      	ldr	r3, [pc, #120]	@ (801a800 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xa0>)
 801a786:	681a      	ldr	r2, [r3, #0]
 801a788:	07d0      	lsls	r0, r2, #31
 801a78a:	bf5c      	itt	pl
 801a78c:	2201      	movpl	r2, #1
 801a78e:	601a      	strpl	r2, [r3, #0]
 801a790:	4b1c      	ldr	r3, [pc, #112]	@ (801a804 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xa4>)
 801a792:	681a      	ldr	r2, [r3, #0]
 801a794:	07d1      	lsls	r1, r2, #31
 801a796:	bf5c      	itt	pl
 801a798:	2201      	movpl	r2, #1
 801a79a:	601a      	strpl	r2, [r3, #0]
 801a79c:	4b1a      	ldr	r3, [pc, #104]	@ (801a808 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xa8>)
 801a79e:	681a      	ldr	r2, [r3, #0]
 801a7a0:	07d2      	lsls	r2, r2, #31
 801a7a2:	bf5c      	itt	pl
 801a7a4:	2201      	movpl	r2, #1
 801a7a6:	601a      	strpl	r2, [r3, #0]
 801a7a8:	4b18      	ldr	r3, [pc, #96]	@ (801a80c <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xac>)
 801a7aa:	681a      	ldr	r2, [r3, #0]
 801a7ac:	07d0      	lsls	r0, r2, #31
 801a7ae:	bf5c      	itt	pl
 801a7b0:	2201      	movpl	r2, #1
 801a7b2:	601a      	strpl	r2, [r3, #0]
 801a7b4:	4b16      	ldr	r3, [pc, #88]	@ (801a810 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xb0>)
 801a7b6:	681a      	ldr	r2, [r3, #0]
 801a7b8:	07d1      	lsls	r1, r2, #31
 801a7ba:	bf5c      	itt	pl
 801a7bc:	2201      	movpl	r2, #1
 801a7be:	601a      	strpl	r2, [r3, #0]
 801a7c0:	4b14      	ldr	r3, [pc, #80]	@ (801a814 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xb4>)
 801a7c2:	681a      	ldr	r2, [r3, #0]
 801a7c4:	07d2      	lsls	r2, r2, #31
 801a7c6:	bf5c      	itt	pl
 801a7c8:	2201      	movpl	r2, #1
 801a7ca:	601a      	strpl	r2, [r3, #0]
 801a7cc:	4b12      	ldr	r3, [pc, #72]	@ (801a818 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xb8>)
 801a7ce:	681a      	ldr	r2, [r3, #0]
 801a7d0:	07d0      	lsls	r0, r2, #31
 801a7d2:	bf5c      	itt	pl
 801a7d4:	2201      	movpl	r2, #1
 801a7d6:	601a      	strpl	r2, [r3, #0]
 801a7d8:	4b10      	ldr	r3, [pc, #64]	@ (801a81c <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xbc>)
 801a7da:	681a      	ldr	r2, [r3, #0]
 801a7dc:	07d1      	lsls	r1, r2, #31
 801a7de:	bf5c      	itt	pl
 801a7e0:	2201      	movpl	r2, #1
 801a7e2:	601a      	strpl	r2, [r3, #0]
 801a7e4:	4b0e      	ldr	r3, [pc, #56]	@ (801a820 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xc0>)
 801a7e6:	681a      	ldr	r2, [r3, #0]
 801a7e8:	07d2      	lsls	r2, r2, #31
 801a7ea:	bf5c      	itt	pl
 801a7ec:	2201      	movpl	r2, #1
 801a7ee:	601a      	strpl	r2, [r3, #0]
 801a7f0:	4770      	bx	lr
 801a7f2:	bf00      	nop
 801a7f4:	2401fbb8 	.word	0x2401fbb8
 801a7f8:	2401fbb4 	.word	0x2401fbb4
 801a7fc:	2401fbb0 	.word	0x2401fbb0
 801a800:	2401fbac 	.word	0x2401fbac
 801a804:	2401fba8 	.word	0x2401fba8
 801a808:	2401fba4 	.word	0x2401fba4
 801a80c:	2401fba0 	.word	0x2401fba0
 801a810:	2401fb9c 	.word	0x2401fb9c
 801a814:	2401fb98 	.word	0x2401fb98
 801a818:	2401fb94 	.word	0x2401fb94
 801a81c:	2401fb90 	.word	0x2401fb90
 801a820:	2401fb8c 	.word	0x2401fb8c

0801a824 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PPv>:
 801a824:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 801a826:	2400      	movs	r4, #0
 801a828:	2310      	movs	r3, #16
 801a82a:	e9cd 3402 	strd	r3, r4, [sp, #8]
 801a82e:	6803      	ldr	r3, [r0, #0]
 801a830:	4615      	mov	r5, r2
 801a832:	699e      	ldr	r6, [r3, #24]
 801a834:	6812      	ldr	r2, [r2, #0]
 801a836:	466b      	mov	r3, sp
 801a838:	e9cd 4400 	strd	r4, r4, [sp]
 801a83c:	47b0      	blx	r6
 801a83e:	f89d 3004 	ldrb.w	r3, [sp, #4]
 801a842:	f003 0306 	and.w	r3, r3, #6
 801a846:	2b06      	cmp	r3, #6
 801a848:	bf03      	ittte	eq
 801a84a:	9b00      	ldreq	r3, [sp, #0]
 801a84c:	602b      	streq	r3, [r5, #0]
 801a84e:	2001      	moveq	r0, #1
 801a850:	4620      	movne	r0, r4
 801a852:	b004      	add	sp, #16
 801a854:	bd70      	pop	{r4, r5, r6, pc}

0801a856 <_ZNK10__cxxabiv117__class_type_info20__do_find_public_srcEiPKvPKS0_S2_>:
 801a856:	9800      	ldr	r0, [sp, #0]
 801a858:	4290      	cmp	r0, r2
 801a85a:	bf0c      	ite	eq
 801a85c:	2006      	moveq	r0, #6
 801a85e:	2001      	movne	r0, #1
 801a860:	4770      	bx	lr
	...

0801a864 <_ZN10__cxxabiv117__class_type_infoD1Ev>:
 801a864:	b510      	push	{r4, lr}
 801a866:	4b03      	ldr	r3, [pc, #12]	@ (801a874 <_ZN10__cxxabiv117__class_type_infoD1Ev+0x10>)
 801a868:	6003      	str	r3, [r0, #0]
 801a86a:	4604      	mov	r4, r0
 801a86c:	f000 f8db 	bl	801aa26 <_ZNSt9type_infoD1Ev>
 801a870:	4620      	mov	r0, r4
 801a872:	bd10      	pop	{r4, pc}
 801a874:	0801ebd8 	.word	0x0801ebd8

0801a878 <_ZN10__cxxabiv117__class_type_infoD0Ev>:
 801a878:	b510      	push	{r4, lr}
 801a87a:	4604      	mov	r4, r0
 801a87c:	f7ff fff2 	bl	801a864 <_ZN10__cxxabiv117__class_type_infoD1Ev>
 801a880:	4620      	mov	r0, r4
 801a882:	2108      	movs	r1, #8
 801a884:	f000 f844 	bl	801a910 <_ZdlPvj>
 801a888:	4620      	mov	r0, r4
 801a88a:	bd10      	pop	{r4, pc}

0801a88c <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE>:
 801a88c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a890:	461f      	mov	r7, r3
 801a892:	e9dd 3408 	ldrd	r3, r4, [sp, #32]
 801a896:	f8dd 8018 	ldr.w	r8, [sp, #24]
 801a89a:	4598      	cmp	r8, r3
 801a89c:	4606      	mov	r6, r0
 801a89e:	4615      	mov	r5, r2
 801a8a0:	d107      	bne.n	801a8b2 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x26>
 801a8a2:	9907      	ldr	r1, [sp, #28]
 801a8a4:	f000 f8c2 	bl	801aa2c <_ZNKSt9type_info7__equalERKS_>
 801a8a8:	b118      	cbz	r0, 801a8b2 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x26>
 801a8aa:	7165      	strb	r5, [r4, #5]
 801a8ac:	2000      	movs	r0, #0
 801a8ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a8b2:	4639      	mov	r1, r7
 801a8b4:	4630      	mov	r0, r6
 801a8b6:	f000 f8b9 	bl	801aa2c <_ZNKSt9type_info7__equalERKS_>
 801a8ba:	2800      	cmp	r0, #0
 801a8bc:	d0f6      	beq.n	801a8ac <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x20>
 801a8be:	2301      	movs	r3, #1
 801a8c0:	f8c4 8000 	str.w	r8, [r4]
 801a8c4:	7125      	strb	r5, [r4, #4]
 801a8c6:	71a3      	strb	r3, [r4, #6]
 801a8c8:	e7f0      	b.n	801a8ac <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x20>

0801a8ca <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>:
 801a8ca:	b538      	push	{r3, r4, r5, lr}
 801a8cc:	4615      	mov	r5, r2
 801a8ce:	461c      	mov	r4, r3
 801a8d0:	f000 f8ac 	bl	801aa2c <_ZNKSt9type_info7__equalERKS_>
 801a8d4:	b120      	cbz	r0, 801a8e0 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE+0x16>
 801a8d6:	2308      	movs	r3, #8
 801a8d8:	60e3      	str	r3, [r4, #12]
 801a8da:	2306      	movs	r3, #6
 801a8dc:	6025      	str	r5, [r4, #0]
 801a8de:	7123      	strb	r3, [r4, #4]
 801a8e0:	bd38      	pop	{r3, r4, r5, pc}

0801a8e2 <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj>:
 801a8e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a8e6:	4605      	mov	r5, r0
 801a8e8:	460c      	mov	r4, r1
 801a8ea:	4616      	mov	r6, r2
 801a8ec:	461f      	mov	r7, r3
 801a8ee:	f000 f89d 	bl	801aa2c <_ZNKSt9type_info7__equalERKS_>
 801a8f2:	b948      	cbnz	r0, 801a908 <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj+0x26>
 801a8f4:	2f03      	cmp	r7, #3
 801a8f6:	d807      	bhi.n	801a908 <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj+0x26>
 801a8f8:	6823      	ldr	r3, [r4, #0]
 801a8fa:	4632      	mov	r2, r6
 801a8fc:	4629      	mov	r1, r5
 801a8fe:	4620      	mov	r0, r4
 801a900:	695b      	ldr	r3, [r3, #20]
 801a902:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801a906:	4718      	bx	r3
 801a908:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801a90c <_ZdlPv>:
 801a90c:	f001 bf8a 	b.w	801c824 <free>

0801a910 <_ZdlPvj>:
 801a910:	f7ff bffc 	b.w	801a90c <_ZdlPv>

0801a914 <_ZSt15get_new_handlerv>:
 801a914:	4b02      	ldr	r3, [pc, #8]	@ (801a920 <_ZSt15get_new_handlerv+0xc>)
 801a916:	6818      	ldr	r0, [r3, #0]
 801a918:	f3bf 8f5b 	dmb	ish
 801a91c:	4770      	bx	lr
 801a91e:	bf00      	nop
 801a920:	2401fbbc 	.word	0x2401fbbc

0801a924 <_ZN10__cxxabiv120__si_class_type_infoD1Ev>:
 801a924:	b510      	push	{r4, lr}
 801a926:	4b03      	ldr	r3, [pc, #12]	@ (801a934 <_ZN10__cxxabiv120__si_class_type_infoD1Ev+0x10>)
 801a928:	6003      	str	r3, [r0, #0]
 801a92a:	4604      	mov	r4, r0
 801a92c:	f7ff ff9a 	bl	801a864 <_ZN10__cxxabiv117__class_type_infoD1Ev>
 801a930:	4620      	mov	r0, r4
 801a932:	bd10      	pop	{r4, pc}
 801a934:	0801ec38 	.word	0x0801ec38

0801a938 <_ZN10__cxxabiv120__si_class_type_infoD0Ev>:
 801a938:	b510      	push	{r4, lr}
 801a93a:	4604      	mov	r4, r0
 801a93c:	f7ff fff2 	bl	801a924 <_ZN10__cxxabiv120__si_class_type_infoD1Ev>
 801a940:	4620      	mov	r0, r4
 801a942:	210c      	movs	r1, #12
 801a944:	f7ff ffe4 	bl	801a910 <_ZdlPvj>
 801a948:	4620      	mov	r0, r4
 801a94a:	bd10      	pop	{r4, pc}

0801a94c <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_>:
 801a94c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a950:	f8dd 8018 	ldr.w	r8, [sp, #24]
 801a954:	4590      	cmp	r8, r2
 801a956:	4606      	mov	r6, r0
 801a958:	460f      	mov	r7, r1
 801a95a:	4615      	mov	r5, r2
 801a95c:	461c      	mov	r4, r3
 801a95e:	d00b      	beq.n	801a978 <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x2c>
 801a960:	68b0      	ldr	r0, [r6, #8]
 801a962:	6803      	ldr	r3, [r0, #0]
 801a964:	f8cd 8018 	str.w	r8, [sp, #24]
 801a968:	6a1e      	ldr	r6, [r3, #32]
 801a96a:	462a      	mov	r2, r5
 801a96c:	4623      	mov	r3, r4
 801a96e:	4639      	mov	r1, r7
 801a970:	46b4      	mov	ip, r6
 801a972:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801a976:	4760      	bx	ip
 801a978:	4619      	mov	r1, r3
 801a97a:	f000 f857 	bl	801aa2c <_ZNKSt9type_info7__equalERKS_>
 801a97e:	2800      	cmp	r0, #0
 801a980:	d0ee      	beq.n	801a960 <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x14>
 801a982:	2006      	movs	r0, #6
 801a984:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801a988 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE>:
 801a988:	e92d 4ff1 	stmdb	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a98c:	460d      	mov	r5, r1
 801a98e:	4619      	mov	r1, r3
 801a990:	e9dd 4b0a 	ldrd	r4, fp, [sp, #40]	@ 0x28
 801a994:	e9dd a60c 	ldrd	sl, r6, [sp, #48]	@ 0x30
 801a998:	4681      	mov	r9, r0
 801a99a:	4617      	mov	r7, r2
 801a99c:	4698      	mov	r8, r3
 801a99e:	f000 f845 	bl	801aa2c <_ZNKSt9type_info7__equalERKS_>
 801a9a2:	b190      	cbz	r0, 801a9ca <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x42>
 801a9a4:	2d00      	cmp	r5, #0
 801a9a6:	6034      	str	r4, [r6, #0]
 801a9a8:	7137      	strb	r7, [r6, #4]
 801a9aa:	db09      	blt.n	801a9c0 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x38>
 801a9ac:	442c      	add	r4, r5
 801a9ae:	45a2      	cmp	sl, r4
 801a9b0:	bf14      	ite	ne
 801a9b2:	2401      	movne	r4, #1
 801a9b4:	2406      	moveq	r4, #6
 801a9b6:	71b4      	strb	r4, [r6, #6]
 801a9b8:	2000      	movs	r0, #0
 801a9ba:	b001      	add	sp, #4
 801a9bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a9c0:	3502      	adds	r5, #2
 801a9c2:	d1f9      	bne.n	801a9b8 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x30>
 801a9c4:	2301      	movs	r3, #1
 801a9c6:	71b3      	strb	r3, [r6, #6]
 801a9c8:	e7f6      	b.n	801a9b8 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x30>
 801a9ca:	4554      	cmp	r4, sl
 801a9cc:	d106      	bne.n	801a9dc <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x54>
 801a9ce:	4659      	mov	r1, fp
 801a9d0:	4648      	mov	r0, r9
 801a9d2:	f000 f82b 	bl	801aa2c <_ZNKSt9type_info7__equalERKS_>
 801a9d6:	b108      	cbz	r0, 801a9dc <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x54>
 801a9d8:	7177      	strb	r7, [r6, #5]
 801a9da:	e7ed      	b.n	801a9b8 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x30>
 801a9dc:	f8d9 0008 	ldr.w	r0, [r9, #8]
 801a9e0:	6803      	ldr	r3, [r0, #0]
 801a9e2:	e9cd a60c 	strd	sl, r6, [sp, #48]	@ 0x30
 801a9e6:	e9cd 4b0a 	strd	r4, fp, [sp, #40]	@ 0x28
 801a9ea:	69dc      	ldr	r4, [r3, #28]
 801a9ec:	463a      	mov	r2, r7
 801a9ee:	4643      	mov	r3, r8
 801a9f0:	4629      	mov	r1, r5
 801a9f2:	46a4      	mov	ip, r4
 801a9f4:	b001      	add	sp, #4
 801a9f6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a9fa:	4760      	bx	ip

0801a9fc <_ZNK10__cxxabiv120__si_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE>:
 801a9fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801aa00:	4607      	mov	r7, r0
 801aa02:	460c      	mov	r4, r1
 801aa04:	4615      	mov	r5, r2
 801aa06:	461e      	mov	r6, r3
 801aa08:	f7ff ff5f 	bl	801a8ca <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>
 801aa0c:	b948      	cbnz	r0, 801aa22 <_ZNK10__cxxabiv120__si_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x26>
 801aa0e:	68b8      	ldr	r0, [r7, #8]
 801aa10:	6803      	ldr	r3, [r0, #0]
 801aa12:	699f      	ldr	r7, [r3, #24]
 801aa14:	462a      	mov	r2, r5
 801aa16:	4633      	mov	r3, r6
 801aa18:	4621      	mov	r1, r4
 801aa1a:	46bc      	mov	ip, r7
 801aa1c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801aa20:	4760      	bx	ip
 801aa22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801aa26 <_ZNSt9type_infoD1Ev>:
 801aa26:	4770      	bx	lr

0801aa28 <_ZNKSt9type_info14__is_pointer_pEv>:
 801aa28:	2000      	movs	r0, #0
 801aa2a:	4770      	bx	lr

0801aa2c <_ZNKSt9type_info7__equalERKS_>:
 801aa2c:	4281      	cmp	r1, r0
 801aa2e:	b508      	push	{r3, lr}
 801aa30:	d00e      	beq.n	801aa50 <_ZNKSt9type_info7__equalERKS_+0x24>
 801aa32:	6840      	ldr	r0, [r0, #4]
 801aa34:	7803      	ldrb	r3, [r0, #0]
 801aa36:	2b2a      	cmp	r3, #42	@ 0x2a
 801aa38:	d00c      	beq.n	801aa54 <_ZNKSt9type_info7__equalERKS_+0x28>
 801aa3a:	6849      	ldr	r1, [r1, #4]
 801aa3c:	780b      	ldrb	r3, [r1, #0]
 801aa3e:	2b2a      	cmp	r3, #42	@ 0x2a
 801aa40:	bf08      	it	eq
 801aa42:	3101      	addeq	r1, #1
 801aa44:	f7e5 fc4c 	bl	80002e0 <strcmp>
 801aa48:	fab0 f080 	clz	r0, r0
 801aa4c:	0940      	lsrs	r0, r0, #5
 801aa4e:	bd08      	pop	{r3, pc}
 801aa50:	2001      	movs	r0, #1
 801aa52:	e7fc      	b.n	801aa4e <_ZNKSt9type_info7__equalERKS_+0x22>
 801aa54:	2000      	movs	r0, #0
 801aa56:	e7fa      	b.n	801aa4e <_ZNKSt9type_info7__equalERKS_+0x22>

0801aa58 <_ZNK12_GLOBAL__N_117io_error_category4nameEv>:
 801aa58:	4800      	ldr	r0, [pc, #0]	@ (801aa5c <_ZNK12_GLOBAL__N_117io_error_category4nameEv+0x4>)
 801aa5a:	4770      	bx	lr
 801aa5c:	0801e442 	.word	0x0801e442

0801aa60 <_ZN12_GLOBAL__N_113constant_initD1Ev>:
 801aa60:	4770      	bx	lr
	...

0801aa64 <_ZN12_GLOBAL__N_117io_error_categoryD1Ev>:
 801aa64:	b510      	push	{r4, lr}
 801aa66:	4b03      	ldr	r3, [pc, #12]	@ (801aa74 <_ZN12_GLOBAL__N_117io_error_categoryD1Ev+0x10>)
 801aa68:	6003      	str	r3, [r0, #0]
 801aa6a:	4604      	mov	r4, r0
 801aa6c:	f000 f930 	bl	801acd0 <_ZNSt3_V214error_categoryD1Ev>
 801aa70:	4620      	mov	r0, r4
 801aa72:	bd10      	pop	{r4, pc}
 801aa74:	0801ecb0 	.word	0x0801ecb0

0801aa78 <_ZN12_GLOBAL__N_117io_error_categoryD0Ev>:
 801aa78:	b510      	push	{r4, lr}
 801aa7a:	4604      	mov	r4, r0
 801aa7c:	f7ff fff2 	bl	801aa64 <_ZN12_GLOBAL__N_117io_error_categoryD1Ev>
 801aa80:	4620      	mov	r0, r4
 801aa82:	f7ff ff43 	bl	801a90c <_ZdlPv>
 801aa86:	4620      	mov	r0, r4
 801aa88:	bd10      	pop	{r4, pc}
	...

0801aa8c <_ZNK12_GLOBAL__N_117io_error_category7messageB5cxx11Ei>:
 801aa8c:	b513      	push	{r0, r1, r4, lr}
 801aa8e:	4613      	mov	r3, r2
 801aa90:	2b01      	cmp	r3, #1
 801aa92:	f100 0208 	add.w	r2, r0, #8
 801aa96:	6002      	str	r2, [r0, #0]
 801aa98:	bf08      	it	eq
 801aa9a:	230e      	moveq	r3, #14
 801aa9c:	f04f 0200 	mov.w	r2, #0
 801aaa0:	bf18      	it	ne
 801aaa2:	230d      	movne	r3, #13
 801aaa4:	6042      	str	r2, [r0, #4]
 801aaa6:	7202      	strb	r2, [r0, #8]
 801aaa8:	4611      	mov	r1, r2
 801aaaa:	bf0b      	itete	eq
 801aaac:	9300      	streq	r3, [sp, #0]
 801aaae:	9300      	strne	r3, [sp, #0]
 801aab0:	4b03      	ldreq	r3, [pc, #12]	@ (801aac0 <_ZNK12_GLOBAL__N_117io_error_category7messageB5cxx11Ei+0x34>)
 801aab2:	4b04      	ldrne	r3, [pc, #16]	@ (801aac4 <_ZNK12_GLOBAL__N_117io_error_category7messageB5cxx11Ei+0x38>)
 801aab4:	4604      	mov	r4, r0
 801aab6:	f7ff fe05 	bl	801a6c4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj>
 801aaba:	4620      	mov	r0, r4
 801aabc:	b002      	add	sp, #8
 801aabe:	bd10      	pop	{r4, pc}
 801aac0:	0801e44b 	.word	0x0801e44b
 801aac4:	0801e45a 	.word	0x0801e45a

0801aac8 <_GLOBAL__sub_I__ZSt17iostream_categoryv>:
 801aac8:	4a02      	ldr	r2, [pc, #8]	@ (801aad4 <_GLOBAL__sub_I__ZSt17iostream_categoryv+0xc>)
 801aaca:	4903      	ldr	r1, [pc, #12]	@ (801aad8 <_GLOBAL__sub_I__ZSt17iostream_categoryv+0x10>)
 801aacc:	4803      	ldr	r0, [pc, #12]	@ (801aadc <_GLOBAL__sub_I__ZSt17iostream_categoryv+0x14>)
 801aace:	f000 b919 	b.w	801ad04 <__aeabi_atexit>
 801aad2:	bf00      	nop
 801aad4:	24000000 	.word	0x24000000
 801aad8:	0801aa61 	.word	0x0801aa61
 801aadc:	24000018 	.word	0x24000018

0801aae0 <_ZNK12_GLOBAL__N_122generic_error_category4nameEv>:
 801aae0:	4800      	ldr	r0, [pc, #0]	@ (801aae4 <_ZNK12_GLOBAL__N_122generic_error_category4nameEv+0x4>)
 801aae2:	4770      	bx	lr
 801aae4:	0801e468 	.word	0x0801e468

0801aae8 <_ZNK12_GLOBAL__N_122generic_error_category10equivalentEiRKSt15error_condition>:
 801aae8:	6813      	ldr	r3, [r2, #0]
 801aaea:	4299      	cmp	r1, r3
 801aaec:	d104      	bne.n	801aaf8 <_ZNK12_GLOBAL__N_122generic_error_category10equivalentEiRKSt15error_condition+0x10>
 801aaee:	6853      	ldr	r3, [r2, #4]
 801aaf0:	1a1b      	subs	r3, r3, r0
 801aaf2:	4258      	negs	r0, r3
 801aaf4:	4158      	adcs	r0, r3
 801aaf6:	4770      	bx	lr
 801aaf8:	2000      	movs	r0, #0
 801aafa:	4770      	bx	lr

0801aafc <_ZN12_GLOBAL__N_122generic_error_categoryD1Ev>:
 801aafc:	4770      	bx	lr
	...

0801ab00 <_ZNK12_GLOBAL__N_121system_error_category4nameEv>:
 801ab00:	4800      	ldr	r0, [pc, #0]	@ (801ab04 <_ZNK12_GLOBAL__N_121system_error_category4nameEv+0x4>)
 801ab02:	4770      	bx	lr
 801ab04:	0801e7e4 	.word	0x0801e7e4

0801ab08 <_ZNK12_GLOBAL__N_121system_error_category23default_error_conditionEi>:
 801ab08:	2a74      	cmp	r2, #116	@ 0x74
 801ab0a:	b510      	push	{r4, lr}
 801ab0c:	dc1a      	bgt.n	801ab44 <_ZNK12_GLOBAL__N_121system_error_category23default_error_conditionEi+0x3c>
 801ab0e:	2a57      	cmp	r2, #87	@ 0x57
 801ab10:	dc0c      	bgt.n	801ab2c <_ZNK12_GLOBAL__N_121system_error_category23default_error_conditionEi+0x24>
 801ab12:	2a4d      	cmp	r2, #77	@ 0x4d
 801ab14:	dc07      	bgt.n	801ab26 <_ZNK12_GLOBAL__N_121system_error_category23default_error_conditionEi+0x1e>
 801ab16:	2a3b      	cmp	r2, #59	@ 0x3b
 801ab18:	dc0c      	bgt.n	801ab34 <_ZNK12_GLOBAL__N_121system_error_category23default_error_conditionEi+0x2c>
 801ab1a:	2a24      	cmp	r2, #36	@ 0x24
 801ab1c:	dc0e      	bgt.n	801ab3c <_ZNK12_GLOBAL__N_121system_error_category23default_error_conditionEi+0x34>
 801ab1e:	2a0f      	cmp	r2, #15
 801ab20:	dc18      	bgt.n	801ab54 <_ZNK12_GLOBAL__N_121system_error_category23default_error_conditionEi+0x4c>
 801ab22:	2a0e      	cmp	r2, #14
 801ab24:	d916      	bls.n	801ab54 <_ZNK12_GLOBAL__N_121system_error_category23default_error_conditionEi+0x4c>
 801ab26:	e9c0 2100 	strd	r2, r1, [r0]
 801ab2a:	e016      	b.n	801ab5a <_ZNK12_GLOBAL__N_121system_error_category23default_error_conditionEi+0x52>
 801ab2c:	4b0b      	ldr	r3, [pc, #44]	@ (801ab5c <_ZNK12_GLOBAL__N_121system_error_category23default_error_conditionEi+0x54>)
 801ab2e:	f1a2 0458 	sub.w	r4, r2, #88	@ 0x58
 801ab32:	e00c      	b.n	801ab4e <_ZNK12_GLOBAL__N_121system_error_category23default_error_conditionEi+0x46>
 801ab34:	4b0a      	ldr	r3, [pc, #40]	@ (801ab60 <_ZNK12_GLOBAL__N_121system_error_category23default_error_conditionEi+0x58>)
 801ab36:	f1a2 043c 	sub.w	r4, r2, #60	@ 0x3c
 801ab3a:	e008      	b.n	801ab4e <_ZNK12_GLOBAL__N_121system_error_category23default_error_conditionEi+0x46>
 801ab3c:	f1a2 032d 	sub.w	r3, r2, #45	@ 0x2d
 801ab40:	2b01      	cmp	r3, #1
 801ab42:	e7ef      	b.n	801ab24 <_ZNK12_GLOBAL__N_121system_error_category23default_error_conditionEi+0x1c>
 801ab44:	f1a2 0476 	sub.w	r4, r2, #118	@ 0x76
 801ab48:	2c18      	cmp	r4, #24
 801ab4a:	d8ec      	bhi.n	801ab26 <_ZNK12_GLOBAL__N_121system_error_category23default_error_conditionEi+0x1e>
 801ab4c:	4b05      	ldr	r3, [pc, #20]	@ (801ab64 <_ZNK12_GLOBAL__N_121system_error_category23default_error_conditionEi+0x5c>)
 801ab4e:	40e3      	lsrs	r3, r4
 801ab50:	07db      	lsls	r3, r3, #31
 801ab52:	d5e8      	bpl.n	801ab26 <_ZNK12_GLOBAL__N_121system_error_category23default_error_conditionEi+0x1e>
 801ab54:	4b04      	ldr	r3, [pc, #16]	@ (801ab68 <_ZNK12_GLOBAL__N_121system_error_category23default_error_conditionEi+0x60>)
 801ab56:	6002      	str	r2, [r0, #0]
 801ab58:	6043      	str	r3, [r0, #4]
 801ab5a:	bd10      	pop	{r4, pc}
 801ab5c:	1fbf009d 	.word	0x1fbf009d
 801ab60:	0002088f 	.word	0x0002088f
 801ab64:	01f107bf 	.word	0x01f107bf
 801ab68:	24000020 	.word	0x24000020

0801ab6c <_ZN12_GLOBAL__N_121system_error_categoryD1Ev>:
 801ab6c:	4770      	bx	lr

0801ab6e <_ZNKSt3_V214error_category23default_error_conditionEi>:
 801ab6e:	e9c0 2100 	strd	r2, r1, [r0]
 801ab72:	4770      	bx	lr

0801ab74 <_ZNKSt3_V214error_category10equivalentEiRKSt15error_condition>:
 801ab74:	b513      	push	{r0, r1, r4, lr}
 801ab76:	6803      	ldr	r3, [r0, #0]
 801ab78:	4614      	mov	r4, r2
 801ab7a:	695b      	ldr	r3, [r3, #20]
 801ab7c:	460a      	mov	r2, r1
 801ab7e:	4601      	mov	r1, r0
 801ab80:	4668      	mov	r0, sp
 801ab82:	4798      	blx	r3
 801ab84:	6863      	ldr	r3, [r4, #4]
 801ab86:	9a01      	ldr	r2, [sp, #4]
 801ab88:	429a      	cmp	r2, r3
 801ab8a:	d106      	bne.n	801ab9a <_ZNKSt3_V214error_category10equivalentEiRKSt15error_condition+0x26>
 801ab8c:	9800      	ldr	r0, [sp, #0]
 801ab8e:	6823      	ldr	r3, [r4, #0]
 801ab90:	1ac3      	subs	r3, r0, r3
 801ab92:	4258      	negs	r0, r3
 801ab94:	4158      	adcs	r0, r3
 801ab96:	b002      	add	sp, #8
 801ab98:	bd10      	pop	{r4, pc}
 801ab9a:	2000      	movs	r0, #0
 801ab9c:	e7fb      	b.n	801ab96 <_ZNKSt3_V214error_category10equivalentEiRKSt15error_condition+0x22>

0801ab9e <_ZNKSt3_V214error_category10equivalentERKSt10error_codei>:
 801ab9e:	684b      	ldr	r3, [r1, #4]
 801aba0:	4283      	cmp	r3, r0
 801aba2:	d104      	bne.n	801abae <_ZNKSt3_V214error_category10equivalentERKSt10error_codei+0x10>
 801aba4:	6808      	ldr	r0, [r1, #0]
 801aba6:	1a83      	subs	r3, r0, r2
 801aba8:	4258      	negs	r0, r3
 801abaa:	4158      	adcs	r0, r3
 801abac:	4770      	bx	lr
 801abae:	2000      	movs	r0, #0
 801abb0:	4770      	bx	lr

0801abb2 <_ZN12_GLOBAL__N_113constant_initINS_22generic_error_categoryEED1Ev>:
 801abb2:	4770      	bx	lr

0801abb4 <_ZN12_GLOBAL__N_113constant_initINS_21system_error_categoryEED1Ev>:
 801abb4:	4770      	bx	lr

0801abb6 <_ZN12_GLOBAL__N_122generic_error_categoryD0Ev>:
 801abb6:	b510      	push	{r4, lr}
 801abb8:	4604      	mov	r4, r0
 801abba:	f7ff fea7 	bl	801a90c <_ZdlPv>
 801abbe:	4620      	mov	r0, r4
 801abc0:	bd10      	pop	{r4, pc}

0801abc2 <_ZN12_GLOBAL__N_121system_error_categoryD0Ev>:
 801abc2:	b510      	push	{r4, lr}
 801abc4:	4604      	mov	r4, r0
 801abc6:	f7ff fea1 	bl	801a90c <_ZdlPv>
 801abca:	4620      	mov	r0, r4
 801abcc:	bd10      	pop	{r4, pc}
	...

0801abd0 <_ZNK12_GLOBAL__N_121system_error_category7messageB5cxx11Ei>:
 801abd0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801abd4:	f100 0308 	add.w	r3, r0, #8
 801abd8:	b085      	sub	sp, #20
 801abda:	6003      	str	r3, [r0, #0]
 801abdc:	2300      	movs	r3, #0
 801abde:	4604      	mov	r4, r0
 801abe0:	4616      	mov	r6, r2
 801abe2:	6043      	str	r3, [r0, #4]
 801abe4:	7203      	strb	r3, [r0, #8]
 801abe6:	253c      	movs	r5, #60	@ 0x3c
 801abe8:	af02      	add	r7, sp, #8
 801abea:	4629      	mov	r1, r5
 801abec:	4620      	mov	r0, r4
 801abee:	f7ff fd24 	bl	801a63a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6resizeEj>
 801abf2:	f8d4 8000 	ldr.w	r8, [r4]
 801abf6:	462a      	mov	r2, r5
 801abf8:	4641      	mov	r1, r8
 801abfa:	4630      	mov	r0, r6
 801abfc:	f002 f802 	bl	801cc04 <__xpg_strerror_r>
 801ac00:	b920      	cbnz	r0, 801ac0c <_ZNK12_GLOBAL__N_121system_error_category7messageB5cxx11Ei+0x3c>
 801ac02:	4640      	mov	r0, r8
 801ac04:	f7e5 fbcc 	bl	80003a0 <strlen>
 801ac08:	4601      	mov	r1, r0
 801ac0a:	e003      	b.n	801ac14 <_ZNK12_GLOBAL__N_121system_error_category7messageB5cxx11Ei+0x44>
 801ac0c:	2822      	cmp	r0, #34	@ 0x22
 801ac0e:	d10b      	bne.n	801ac28 <_ZNK12_GLOBAL__N_121system_error_category7messageB5cxx11Ei+0x58>
 801ac10:	006d      	lsls	r5, r5, #1
 801ac12:	2100      	movs	r1, #0
 801ac14:	4620      	mov	r0, r4
 801ac16:	f7ff fd10 	bl	801a63a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6resizeEj>
 801ac1a:	6863      	ldr	r3, [r4, #4]
 801ac1c:	2b00      	cmp	r3, #0
 801ac1e:	d0e4      	beq.n	801abea <_ZNK12_GLOBAL__N_121system_error_category7messageB5cxx11Ei+0x1a>
 801ac20:	4620      	mov	r0, r4
 801ac22:	b005      	add	sp, #20
 801ac24:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801ac28:	f898 3000 	ldrb.w	r3, [r8]
 801ac2c:	2b00      	cmp	r3, #0
 801ac2e:	d1e8      	bne.n	801ac02 <_ZNK12_GLOBAL__N_121system_error_category7messageB5cxx11Ei+0x32>
 801ac30:	4b13      	ldr	r3, [pc, #76]	@ (801ac80 <_ZNK12_GLOBAL__N_121system_error_category7messageB5cxx11Ei+0xb0>)
 801ac32:	46ec      	mov	ip, sp
 801ac34:	f103 0908 	add.w	r9, r3, #8
 801ac38:	4662      	mov	r2, ip
 801ac3a:	6818      	ldr	r0, [r3, #0]
 801ac3c:	6859      	ldr	r1, [r3, #4]
 801ac3e:	46e6      	mov	lr, ip
 801ac40:	e8ae 0003 	stmia.w	lr!, {r0, r1}
 801ac44:	3308      	adds	r3, #8
 801ac46:	454b      	cmp	r3, r9
 801ac48:	46f4      	mov	ip, lr
 801ac4a:	d1f6      	bne.n	801ac3a <_ZNK12_GLOBAL__N_121system_error_category7messageB5cxx11Ei+0x6a>
 801ac4c:	6818      	ldr	r0, [r3, #0]
 801ac4e:	889b      	ldrh	r3, [r3, #4]
 801ac50:	f8ae 3004 	strh.w	r3, [lr, #4]
 801ac54:	f8ce 0000 	str.w	r0, [lr]
 801ac58:	4613      	mov	r3, r2
 801ac5a:	4642      	mov	r2, r8
 801ac5c:	469c      	mov	ip, r3
 801ac5e:	e8bc 0003 	ldmia.w	ip!, {r0, r1}
 801ac62:	45bc      	cmp	ip, r7
 801ac64:	6010      	str	r0, [r2, #0]
 801ac66:	6051      	str	r1, [r2, #4]
 801ac68:	4663      	mov	r3, ip
 801ac6a:	f102 0208 	add.w	r2, r2, #8
 801ac6e:	d1f5      	bne.n	801ac5c <_ZNK12_GLOBAL__N_121system_error_category7messageB5cxx11Ei+0x8c>
 801ac70:	f8dc 0000 	ldr.w	r0, [ip]
 801ac74:	6010      	str	r0, [r2, #0]
 801ac76:	f89c 3004 	ldrb.w	r3, [ip, #4]
 801ac7a:	7113      	strb	r3, [r2, #4]
 801ac7c:	210d      	movs	r1, #13
 801ac7e:	e7c9      	b.n	801ac14 <_ZNK12_GLOBAL__N_121system_error_category7messageB5cxx11Ei+0x44>
 801ac80:	0801e45a 	.word	0x0801e45a

0801ac84 <_ZNKSt3_V214error_category10_M_messageB5cxx11Ei>:
 801ac84:	b510      	push	{r4, lr}
 801ac86:	680b      	ldr	r3, [r1, #0]
 801ac88:	b086      	sub	sp, #24
 801ac8a:	691b      	ldr	r3, [r3, #16]
 801ac8c:	4604      	mov	r4, r0
 801ac8e:	4668      	mov	r0, sp
 801ac90:	4798      	blx	r3
 801ac92:	e9dd 1200 	ldrd	r1, r2, [sp]
 801ac96:	4620      	mov	r0, r4
 801ac98:	f000 f860 	bl	801ad5c <_ZNSt12__cow_stringC1EPKcj>
 801ac9c:	4668      	mov	r0, sp
 801ac9e:	f7ff fbe8 	bl	801a472 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 801aca2:	4620      	mov	r0, r4
 801aca4:	b006      	add	sp, #24
 801aca6:	bd10      	pop	{r4, pc}

0801aca8 <_ZNK12_GLOBAL__N_121system_error_category10equivalentEiRKSt15error_condition>:
 801aca8:	b513      	push	{r0, r1, r4, lr}
 801acaa:	4614      	mov	r4, r2
 801acac:	460a      	mov	r2, r1
 801acae:	4601      	mov	r1, r0
 801acb0:	4668      	mov	r0, sp
 801acb2:	f7ff ff29 	bl	801ab08 <_ZNK12_GLOBAL__N_121system_error_category23default_error_conditionEi>
 801acb6:	6863      	ldr	r3, [r4, #4]
 801acb8:	9a01      	ldr	r2, [sp, #4]
 801acba:	429a      	cmp	r2, r3
 801acbc:	d106      	bne.n	801accc <_ZNK12_GLOBAL__N_121system_error_category10equivalentEiRKSt15error_condition+0x24>
 801acbe:	9800      	ldr	r0, [sp, #0]
 801acc0:	6823      	ldr	r3, [r4, #0]
 801acc2:	1ac3      	subs	r3, r0, r3
 801acc4:	4258      	negs	r0, r3
 801acc6:	4158      	adcs	r0, r3
 801acc8:	b002      	add	sp, #8
 801acca:	bd10      	pop	{r4, pc}
 801accc:	2000      	movs	r0, #0
 801acce:	e7fb      	b.n	801acc8 <_ZNK12_GLOBAL__N_121system_error_category10equivalentEiRKSt15error_condition+0x20>

0801acd0 <_ZNSt3_V214error_categoryD1Ev>:
 801acd0:	4770      	bx	lr
	...

0801acd4 <_GLOBAL__sub_I__ZSt20__throw_system_errori>:
 801acd4:	b510      	push	{r4, lr}
 801acd6:	4c06      	ldr	r4, [pc, #24]	@ (801acf0 <_GLOBAL__sub_I__ZSt20__throw_system_errori+0x1c>)
 801acd8:	4906      	ldr	r1, [pc, #24]	@ (801acf4 <_GLOBAL__sub_I__ZSt20__throw_system_errori+0x20>)
 801acda:	4807      	ldr	r0, [pc, #28]	@ (801acf8 <_GLOBAL__sub_I__ZSt20__throw_system_errori+0x24>)
 801acdc:	4622      	mov	r2, r4
 801acde:	f000 f811 	bl	801ad04 <__aeabi_atexit>
 801ace2:	4622      	mov	r2, r4
 801ace4:	4905      	ldr	r1, [pc, #20]	@ (801acfc <_GLOBAL__sub_I__ZSt20__throw_system_errori+0x28>)
 801ace6:	4806      	ldr	r0, [pc, #24]	@ (801ad00 <_GLOBAL__sub_I__ZSt20__throw_system_errori+0x2c>)
 801ace8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801acec:	f000 b80a 	b.w	801ad04 <__aeabi_atexit>
 801acf0:	24000000 	.word	0x24000000
 801acf4:	0801abb3 	.word	0x0801abb3
 801acf8:	24000020 	.word	0x24000020
 801acfc:	0801abb5 	.word	0x0801abb5
 801ad00:	2400001c 	.word	0x2400001c

0801ad04 <__aeabi_atexit>:
 801ad04:	460b      	mov	r3, r1
 801ad06:	4601      	mov	r1, r0
 801ad08:	4618      	mov	r0, r3
 801ad0a:	f002 b8df 	b.w	801cecc <__cxa_atexit>
	...

0801ad10 <_ZNSs12_S_constructIPKcEEPcT_S3_RKSaIcESt20forward_iterator_tag.isra.0>:
 801ad10:	4288      	cmp	r0, r1
 801ad12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ad16:	4604      	mov	r4, r0
 801ad18:	460d      	mov	r5, r1
 801ad1a:	d018      	beq.n	801ad4e <_ZNSs12_S_constructIPKcEEPcT_S3_RKSaIcESt20forward_iterator_tag.isra.0+0x3e>
 801ad1c:	b1a0      	cbz	r0, 801ad48 <_ZNSs12_S_constructIPKcEEPcT_S3_RKSaIcESt20forward_iterator_tag.isra.0+0x38>
 801ad1e:	eba1 0800 	sub.w	r8, r1, r0
 801ad22:	4640      	mov	r0, r8
 801ad24:	2100      	movs	r1, #0
 801ad26:	f7ff fa4f 	bl	801a1c8 <_ZNSs4_Rep9_S_createEjjRKSaIcE>
 801ad2a:	f100 070c 	add.w	r7, r0, #12
 801ad2e:	4606      	mov	r6, r0
 801ad30:	4621      	mov	r1, r4
 801ad32:	4638      	mov	r0, r7
 801ad34:	462a      	mov	r2, r5
 801ad36:	f7ff fa36 	bl	801a1a6 <_ZNSs13_S_copy_charsEPcPKcS1_>
 801ad3a:	4641      	mov	r1, r8
 801ad3c:	4630      	mov	r0, r6
 801ad3e:	f7ff fa37 	bl	801a1b0 <_ZNSs4_Rep26_M_set_length_and_sharableEj>
 801ad42:	4638      	mov	r0, r7
 801ad44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ad48:	4802      	ldr	r0, [pc, #8]	@ (801ad54 <_ZNSs12_S_constructIPKcEEPcT_S3_RKSaIcESt20forward_iterator_tag.isra.0+0x44>)
 801ad4a:	f7ff faf4 	bl	801a336 <_ZSt19__throw_logic_errorPKc>
 801ad4e:	4f02      	ldr	r7, [pc, #8]	@ (801ad58 <_ZNSs12_S_constructIPKcEEPcT_S3_RKSaIcESt20forward_iterator_tag.isra.0+0x48>)
 801ad50:	e7f7      	b.n	801ad42 <_ZNSs12_S_constructIPKcEEPcT_S3_RKSaIcESt20forward_iterator_tag.isra.0+0x32>
 801ad52:	bf00      	nop
 801ad54:	0801e470 	.word	0x0801e470
 801ad58:	2401fb18 	.word	0x2401fb18

0801ad5c <_ZNSt12__cow_stringC1EPKcj>:
 801ad5c:	b513      	push	{r0, r1, r4, lr}
 801ad5e:	4604      	mov	r4, r0
 801ad60:	4608      	mov	r0, r1
 801ad62:	4611      	mov	r1, r2
 801ad64:	4401      	add	r1, r0
 801ad66:	aa01      	add	r2, sp, #4
 801ad68:	f7ff ffd2 	bl	801ad10 <_ZNSs12_S_constructIPKcEEPcT_S3_RKSaIcESt20forward_iterator_tag.isra.0>
 801ad6c:	6020      	str	r0, [r4, #0]
 801ad6e:	4620      	mov	r0, r4
 801ad70:	b002      	add	sp, #8
 801ad72:	bd10      	pop	{r4, pc}

0801ad74 <asinf>:
 801ad74:	b508      	push	{r3, lr}
 801ad76:	ed2d 8b02 	vpush	{d8}
 801ad7a:	eeb0 8a40 	vmov.f32	s16, s0
 801ad7e:	f000 fc3f 	bl	801b600 <__ieee754_asinf>
 801ad82:	eeb4 8a48 	vcmp.f32	s16, s16
 801ad86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ad8a:	eef0 8a40 	vmov.f32	s17, s0
 801ad8e:	d615      	bvs.n	801adbc <asinf+0x48>
 801ad90:	eeb0 0a48 	vmov.f32	s0, s16
 801ad94:	f000 fa44 	bl	801b220 <fabsf>
 801ad98:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 801ad9c:	eeb4 0ae7 	vcmpe.f32	s0, s15
 801ada0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ada4:	dd0a      	ble.n	801adbc <asinf+0x48>
 801ada6:	f001 fff5 	bl	801cd94 <__errno>
 801adaa:	ecbd 8b02 	vpop	{d8}
 801adae:	2321      	movs	r3, #33	@ 0x21
 801adb0:	6003      	str	r3, [r0, #0]
 801adb2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 801adb6:	4804      	ldr	r0, [pc, #16]	@ (801adc8 <asinf+0x54>)
 801adb8:	f000 bb8a 	b.w	801b4d0 <nanf>
 801adbc:	eeb0 0a68 	vmov.f32	s0, s17
 801adc0:	ecbd 8b02 	vpop	{d8}
 801adc4:	bd08      	pop	{r3, pc}
 801adc6:	bf00      	nop
 801adc8:	0801e4d5 	.word	0x0801e4d5

0801adcc <atan2f>:
 801adcc:	f000 bcfc 	b.w	801b7c8 <__ieee754_atan2f>

0801add0 <atan2>:
 801add0:	f000 b926 	b.w	801b020 <__ieee754_atan2>
 801add4:	0000      	movs	r0, r0
	...

0801add8 <exp>:
 801add8:	b4ff      	push	{r0, r1, r2, r3, r4, r5, r6, r7}
 801adda:	ee10 3a90 	vmov	r3, s1
 801adde:	f46f 7272 	mvn.w	r2, #968	@ 0x3c8
 801ade2:	f3c3 540a 	ubfx	r4, r3, #20, #11
 801ade6:	18a2      	adds	r2, r4, r2
 801ade8:	2a3e      	cmp	r2, #62	@ 0x3e
 801adea:	ee10 1a10 	vmov	r1, s0
 801adee:	d922      	bls.n	801ae36 <exp+0x5e>
 801adf0:	2a00      	cmp	r2, #0
 801adf2:	da06      	bge.n	801ae02 <exp+0x2a>
 801adf4:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
 801adf8:	ee30 0b07 	vadd.f64	d0, d0, d7
 801adfc:	b004      	add	sp, #16
 801adfe:	bcf0      	pop	{r4, r5, r6, r7}
 801ae00:	4770      	bx	lr
 801ae02:	f5b4 6f81 	cmp.w	r4, #1032	@ 0x408
 801ae06:	f04f 0000 	mov.w	r0, #0
 801ae0a:	d913      	bls.n	801ae34 <exp+0x5c>
 801ae0c:	f513 1f80 	cmn.w	r3, #1048576	@ 0x100000
 801ae10:	bf08      	it	eq
 801ae12:	4281      	cmpeq	r1, r0
 801ae14:	f000 80a0 	beq.w	801af58 <exp+0x180>
 801ae18:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 801ae1c:	4294      	cmp	r4, r2
 801ae1e:	d0e9      	beq.n	801adf4 <exp+0x1c>
 801ae20:	4283      	cmp	r3, r0
 801ae22:	da03      	bge.n	801ae2c <exp+0x54>
 801ae24:	b004      	add	sp, #16
 801ae26:	bcf0      	pop	{r4, r5, r6, r7}
 801ae28:	f000 b8ca 	b.w	801afc0 <__math_uflow>
 801ae2c:	b004      	add	sp, #16
 801ae2e:	bcf0      	pop	{r4, r5, r6, r7}
 801ae30:	f000 b8ce 	b.w	801afd0 <__math_oflow>
 801ae34:	4604      	mov	r4, r0
 801ae36:	4950      	ldr	r1, [pc, #320]	@ (801af78 <exp+0x1a0>)
 801ae38:	ed91 6b02 	vldr	d6, [r1, #8]
 801ae3c:	ed91 5b00 	vldr	d5, [r1]
 801ae40:	eeb0 7b46 	vmov.f64	d7, d6
 801ae44:	eea5 7b00 	vfma.f64	d7, d5, d0
 801ae48:	ee17 5a10 	vmov	r5, s14
 801ae4c:	ee37 7b46 	vsub.f64	d7, d7, d6
 801ae50:	ed91 6b04 	vldr	d6, [r1, #16]
 801ae54:	f005 037f 	and.w	r3, r5, #127	@ 0x7f
 801ae58:	eea6 0b07 	vfma.f64	d0, d6, d7
 801ae5c:	ed91 6b06 	vldr	d6, [r1, #24]
 801ae60:	18d8      	adds	r0, r3, r3
 801ae62:	f100 030f 	add.w	r3, r0, #15
 801ae66:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 801ae6a:	eea6 0b07 	vfma.f64	d0, d6, d7
 801ae6e:	ed91 3b0a 	vldr	d3, [r1, #40]	@ 0x28
 801ae72:	ee20 7b00 	vmul.f64	d7, d0, d0
 801ae76:	ed90 6b1c 	vldr	d6, [r0, #112]	@ 0x70
 801ae7a:	ed91 4b08 	vldr	d4, [r1, #32]
 801ae7e:	ee30 6b06 	vadd.f64	d6, d0, d6
 801ae82:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
 801ae86:	eea3 4b00 	vfma.f64	d4, d3, d0
 801ae8a:	ed91 3b0e 	vldr	d3, [r1, #56]	@ 0x38
 801ae8e:	eea4 6b07 	vfma.f64	d6, d4, d7
 801ae92:	ee27 7b07 	vmul.f64	d7, d7, d7
 801ae96:	ed91 4b0c 	vldr	d4, [r1, #48]	@ 0x30
 801ae9a:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
 801ae9e:	f8d2 c004 	ldr.w	ip, [r2, #4]
 801aea2:	eea3 4b00 	vfma.f64	d4, d3, d0
 801aea6:	2600      	movs	r6, #0
 801aea8:	19f2      	adds	r2, r6, r7
 801aeaa:	eb0c 3345 	add.w	r3, ip, r5, lsl #13
 801aeae:	eea7 6b04 	vfma.f64	d6, d7, d4
 801aeb2:	2c00      	cmp	r4, #0
 801aeb4:	d14b      	bne.n	801af4e <exp+0x176>
 801aeb6:	42b5      	cmp	r5, r6
 801aeb8:	db10      	blt.n	801aedc <exp+0x104>
 801aeba:	f103 4140 	add.w	r1, r3, #3221225472	@ 0xc0000000
 801aebe:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 801af60 <exp+0x188>
 801aec2:	f501 0170 	add.w	r1, r1, #15728640	@ 0xf00000
 801aec6:	4610      	mov	r0, r2
 801aec8:	ec41 0b10 	vmov	d0, r0, r1
 801aecc:	eea6 0b00 	vfma.f64	d0, d6, d0
 801aed0:	ee20 0b07 	vmul.f64	d0, d0, d7
 801aed4:	b004      	add	sp, #16
 801aed6:	bcf0      	pop	{r4, r5, r6, r7}
 801aed8:	f000 b88e 	b.w	801aff8 <__math_check_oflow>
 801aedc:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 801aee0:	f501 1100 	add.w	r1, r1, #2097152	@ 0x200000
 801aee4:	4610      	mov	r0, r2
 801aee6:	ec41 0b17 	vmov	d7, r0, r1
 801aeea:	eeb7 4b00 	vmov.f64	d4, #112	@ 0x3f800000  1.0
 801aeee:	ee26 6b07 	vmul.f64	d6, d6, d7
 801aef2:	ee37 5b06 	vadd.f64	d5, d7, d6
 801aef6:	eeb4 5bc4 	vcmpe.f64	d5, d4
 801aefa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801aefe:	ed9f 0b1a 	vldr	d0, [pc, #104]	@ 801af68 <exp+0x190>
 801af02:	d51e      	bpl.n	801af42 <exp+0x16a>
 801af04:	ee35 3b04 	vadd.f64	d3, d5, d4
 801af08:	ee37 7b45 	vsub.f64	d7, d7, d5
 801af0c:	ee37 7b06 	vadd.f64	d7, d7, d6
 801af10:	ee34 6b43 	vsub.f64	d6, d4, d3
 801af14:	ee36 6b05 	vadd.f64	d6, d6, d5
 801af18:	ee36 6b07 	vadd.f64	d6, d6, d7
 801af1c:	ee36 6b03 	vadd.f64	d6, d6, d3
 801af20:	ee36 5b44 	vsub.f64	d5, d6, d4
 801af24:	eeb5 5b40 	vcmp.f64	d5, #0.0
 801af28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801af2c:	d101      	bne.n	801af32 <exp+0x15a>
 801af2e:	ed9f 5b10 	vldr	d5, [pc, #64]	@ 801af70 <exp+0x198>
 801af32:	ed8d 0b00 	vstr	d0, [sp]
 801af36:	ed9d 7b00 	vldr	d7, [sp]
 801af3a:	ee27 7b00 	vmul.f64	d7, d7, d0
 801af3e:	ed8d 7b02 	vstr	d7, [sp, #8]
 801af42:	ee25 0b00 	vmul.f64	d0, d5, d0
 801af46:	b004      	add	sp, #16
 801af48:	bcf0      	pop	{r4, r5, r6, r7}
 801af4a:	f000 b849 	b.w	801afe0 <__math_check_uflow>
 801af4e:	ec43 2b10 	vmov	d0, r2, r3
 801af52:	eea6 0b00 	vfma.f64	d0, d6, d0
 801af56:	e751      	b.n	801adfc <exp+0x24>
 801af58:	ed9f 0b05 	vldr	d0, [pc, #20]	@ 801af70 <exp+0x198>
 801af5c:	e74e      	b.n	801adfc <exp+0x24>
 801af5e:	bf00      	nop
 801af60:	00000000 	.word	0x00000000
 801af64:	7f000000 	.word	0x7f000000
 801af68:	00000000 	.word	0x00000000
 801af6c:	00100000 	.word	0x00100000
	...
 801af78:	0801edb8 	.word	0x0801edb8

0801af7c <with_errno>:
 801af7c:	b510      	push	{r4, lr}
 801af7e:	ed2d 8b02 	vpush	{d8}
 801af82:	eeb0 8b40 	vmov.f64	d8, d0
 801af86:	4604      	mov	r4, r0
 801af88:	f001 ff04 	bl	801cd94 <__errno>
 801af8c:	eeb0 0b48 	vmov.f64	d0, d8
 801af90:	ecbd 8b02 	vpop	{d8}
 801af94:	6004      	str	r4, [r0, #0]
 801af96:	bd10      	pop	{r4, pc}

0801af98 <xflow>:
 801af98:	b082      	sub	sp, #8
 801af9a:	b158      	cbz	r0, 801afb4 <xflow+0x1c>
 801af9c:	eeb1 7b40 	vneg.f64	d7, d0
 801afa0:	ed8d 7b00 	vstr	d7, [sp]
 801afa4:	ed9d 7b00 	vldr	d7, [sp]
 801afa8:	2022      	movs	r0, #34	@ 0x22
 801afaa:	ee20 0b07 	vmul.f64	d0, d0, d7
 801afae:	b002      	add	sp, #8
 801afb0:	f7ff bfe4 	b.w	801af7c <with_errno>
 801afb4:	eeb0 7b40 	vmov.f64	d7, d0
 801afb8:	e7f2      	b.n	801afa0 <xflow+0x8>
 801afba:	0000      	movs	r0, r0
 801afbc:	0000      	movs	r0, r0
	...

0801afc0 <__math_uflow>:
 801afc0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 801afc8 <__math_uflow+0x8>
 801afc4:	f7ff bfe8 	b.w	801af98 <xflow>
 801afc8:	00000000 	.word	0x00000000
 801afcc:	10000000 	.word	0x10000000

0801afd0 <__math_oflow>:
 801afd0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 801afd8 <__math_oflow+0x8>
 801afd4:	f7ff bfe0 	b.w	801af98 <xflow>
 801afd8:	00000000 	.word	0x00000000
 801afdc:	70000000 	.word	0x70000000

0801afe0 <__math_check_uflow>:
 801afe0:	eeb5 0b40 	vcmp.f64	d0, #0.0
 801afe4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801afe8:	d102      	bne.n	801aff0 <__math_check_uflow+0x10>
 801afea:	2022      	movs	r0, #34	@ 0x22
 801afec:	f7ff bfc6 	b.w	801af7c <with_errno>
 801aff0:	4770      	bx	lr
 801aff2:	0000      	movs	r0, r0
 801aff4:	0000      	movs	r0, r0
	...

0801aff8 <__math_check_oflow>:
 801aff8:	ed9f 6b07 	vldr	d6, [pc, #28]	@ 801b018 <__math_check_oflow+0x20>
 801affc:	eeb0 7bc0 	vabs.f64	d7, d0
 801b000:	eeb4 7b46 	vcmp.f64	d7, d6
 801b004:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b008:	dd02      	ble.n	801b010 <__math_check_oflow+0x18>
 801b00a:	2022      	movs	r0, #34	@ 0x22
 801b00c:	f7ff bfb6 	b.w	801af7c <with_errno>
 801b010:	4770      	bx	lr
 801b012:	bf00      	nop
 801b014:	f3af 8000 	nop.w
 801b018:	ffffffff 	.word	0xffffffff
 801b01c:	7fefffff 	.word	0x7fefffff

0801b020 <__ieee754_atan2>:
 801b020:	ee11 1a10 	vmov	r1, s2
 801b024:	eeb0 7b40 	vmov.f64	d7, d0
 801b028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b02a:	ee11 5a90 	vmov	r5, s3
 801b02e:	424b      	negs	r3, r1
 801b030:	4f59      	ldr	r7, [pc, #356]	@ (801b198 <__ieee754_atan2+0x178>)
 801b032:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 801b036:	430b      	orrs	r3, r1
 801b038:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 801b03c:	42bb      	cmp	r3, r7
 801b03e:	d80d      	bhi.n	801b05c <__ieee754_atan2+0x3c>
 801b040:	ee10 ca10 	vmov	ip, s0
 801b044:	ee17 6a90 	vmov	r6, s15
 801b048:	f1cc 0000 	rsb	r0, ip, #0
 801b04c:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 801b050:	ea40 000c 	orr.w	r0, r0, ip
 801b054:	ea43 70d0 	orr.w	r0, r3, r0, lsr #31
 801b058:	42b8      	cmp	r0, r7
 801b05a:	d904      	bls.n	801b066 <__ieee754_atan2+0x46>
 801b05c:	ee37 7b01 	vadd.f64	d7, d7, d1
 801b060:	eeb0 0b47 	vmov.f64	d0, d7
 801b064:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b066:	f105 4040 	add.w	r0, r5, #3221225472	@ 0xc0000000
 801b06a:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 801b06e:	4308      	orrs	r0, r1
 801b070:	d103      	bne.n	801b07a <__ieee754_atan2+0x5a>
 801b072:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801b076:	f000 b8db 	b.w	801b230 <atan>
 801b07a:	17ac      	asrs	r4, r5, #30
 801b07c:	f004 0402 	and.w	r4, r4, #2
 801b080:	ea53 0c0c 	orrs.w	ip, r3, ip
 801b084:	ea44 74d6 	orr.w	r4, r4, r6, lsr #31
 801b088:	d107      	bne.n	801b09a <__ieee754_atan2+0x7a>
 801b08a:	2c02      	cmp	r4, #2
 801b08c:	d05c      	beq.n	801b148 <__ieee754_atan2+0x128>
 801b08e:	ed9f 6b34 	vldr	d6, [pc, #208]	@ 801b160 <__ieee754_atan2+0x140>
 801b092:	2c03      	cmp	r4, #3
 801b094:	fe06 7b00 	vseleq.f64	d7, d6, d0
 801b098:	e7e2      	b.n	801b060 <__ieee754_atan2+0x40>
 801b09a:	4311      	orrs	r1, r2
 801b09c:	d107      	bne.n	801b0ae <__ieee754_atan2+0x8e>
 801b09e:	ed9f 7b32 	vldr	d7, [pc, #200]	@ 801b168 <__ieee754_atan2+0x148>
 801b0a2:	ed9f 6b33 	vldr	d6, [pc, #204]	@ 801b170 <__ieee754_atan2+0x150>
 801b0a6:	2e00      	cmp	r6, #0
 801b0a8:	fe26 7b07 	vselge.f64	d7, d6, d7
 801b0ac:	e7d8      	b.n	801b060 <__ieee754_atan2+0x40>
 801b0ae:	42ba      	cmp	r2, r7
 801b0b0:	d10f      	bne.n	801b0d2 <__ieee754_atan2+0xb2>
 801b0b2:	4293      	cmp	r3, r2
 801b0b4:	f104 34ff 	add.w	r4, r4, #4294967295	@ 0xffffffff
 801b0b8:	d107      	bne.n	801b0ca <__ieee754_atan2+0xaa>
 801b0ba:	2c02      	cmp	r4, #2
 801b0bc:	d847      	bhi.n	801b14e <__ieee754_atan2+0x12e>
 801b0be:	4b37      	ldr	r3, [pc, #220]	@ (801b19c <__ieee754_atan2+0x17c>)
 801b0c0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801b0c4:	ed93 7b00 	vldr	d7, [r3]
 801b0c8:	e7ca      	b.n	801b060 <__ieee754_atan2+0x40>
 801b0ca:	2c02      	cmp	r4, #2
 801b0cc:	d842      	bhi.n	801b154 <__ieee754_atan2+0x134>
 801b0ce:	4b34      	ldr	r3, [pc, #208]	@ (801b1a0 <__ieee754_atan2+0x180>)
 801b0d0:	e7f6      	b.n	801b0c0 <__ieee754_atan2+0xa0>
 801b0d2:	42bb      	cmp	r3, r7
 801b0d4:	d0e3      	beq.n	801b09e <__ieee754_atan2+0x7e>
 801b0d6:	1a9b      	subs	r3, r3, r2
 801b0d8:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 801b0dc:	ea4f 5223 	mov.w	r2, r3, asr #20
 801b0e0:	da1a      	bge.n	801b118 <__ieee754_atan2+0xf8>
 801b0e2:	2d00      	cmp	r5, #0
 801b0e4:	da01      	bge.n	801b0ea <__ieee754_atan2+0xca>
 801b0e6:	323c      	adds	r2, #60	@ 0x3c
 801b0e8:	db19      	blt.n	801b11e <__ieee754_atan2+0xfe>
 801b0ea:	ee87 0b01 	vdiv.f64	d0, d7, d1
 801b0ee:	f000 f9e7 	bl	801b4c0 <fabs>
 801b0f2:	f000 f89d 	bl	801b230 <atan>
 801b0f6:	eeb0 7b40 	vmov.f64	d7, d0
 801b0fa:	2c01      	cmp	r4, #1
 801b0fc:	d012      	beq.n	801b124 <__ieee754_atan2+0x104>
 801b0fe:	2c02      	cmp	r4, #2
 801b100:	d019      	beq.n	801b136 <__ieee754_atan2+0x116>
 801b102:	2c00      	cmp	r4, #0
 801b104:	d0ac      	beq.n	801b060 <__ieee754_atan2+0x40>
 801b106:	ed9f 6b1c 	vldr	d6, [pc, #112]	@ 801b178 <__ieee754_atan2+0x158>
 801b10a:	ee37 7b46 	vsub.f64	d7, d7, d6
 801b10e:	ed9f 6b1c 	vldr	d6, [pc, #112]	@ 801b180 <__ieee754_atan2+0x160>
 801b112:	ee37 7b46 	vsub.f64	d7, d7, d6
 801b116:	e7a3      	b.n	801b060 <__ieee754_atan2+0x40>
 801b118:	ed9f 7b15 	vldr	d7, [pc, #84]	@ 801b170 <__ieee754_atan2+0x150>
 801b11c:	e7ed      	b.n	801b0fa <__ieee754_atan2+0xda>
 801b11e:	ed9f 7b1a 	vldr	d7, [pc, #104]	@ 801b188 <__ieee754_atan2+0x168>
 801b122:	e7ea      	b.n	801b0fa <__ieee754_atan2+0xda>
 801b124:	ee17 1a90 	vmov	r1, s15
 801b128:	ec53 2b17 	vmov	r2, r3, d7
 801b12c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801b130:	ec43 2b17 	vmov	d7, r2, r3
 801b134:	e794      	b.n	801b060 <__ieee754_atan2+0x40>
 801b136:	ed9f 6b10 	vldr	d6, [pc, #64]	@ 801b178 <__ieee754_atan2+0x158>
 801b13a:	ee37 7b46 	vsub.f64	d7, d7, d6
 801b13e:	ed9f 6b10 	vldr	d6, [pc, #64]	@ 801b180 <__ieee754_atan2+0x160>
 801b142:	ee36 7b47 	vsub.f64	d7, d6, d7
 801b146:	e78b      	b.n	801b060 <__ieee754_atan2+0x40>
 801b148:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 801b180 <__ieee754_atan2+0x160>
 801b14c:	e788      	b.n	801b060 <__ieee754_atan2+0x40>
 801b14e:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 801b190 <__ieee754_atan2+0x170>
 801b152:	e785      	b.n	801b060 <__ieee754_atan2+0x40>
 801b154:	ed9f 7b0c 	vldr	d7, [pc, #48]	@ 801b188 <__ieee754_atan2+0x168>
 801b158:	e782      	b.n	801b060 <__ieee754_atan2+0x40>
 801b15a:	bf00      	nop
 801b15c:	f3af 8000 	nop.w
 801b160:	54442d18 	.word	0x54442d18
 801b164:	c00921fb 	.word	0xc00921fb
 801b168:	54442d18 	.word	0x54442d18
 801b16c:	bff921fb 	.word	0xbff921fb
 801b170:	54442d18 	.word	0x54442d18
 801b174:	3ff921fb 	.word	0x3ff921fb
 801b178:	33145c07 	.word	0x33145c07
 801b17c:	3ca1a626 	.word	0x3ca1a626
 801b180:	54442d18 	.word	0x54442d18
 801b184:	400921fb 	.word	0x400921fb
	...
 801b190:	54442d18 	.word	0x54442d18
 801b194:	3fe921fb 	.word	0x3fe921fb
 801b198:	7ff00000 	.word	0x7ff00000
 801b19c:	0801f640 	.word	0x0801f640
 801b1a0:	0801f628 	.word	0x0801f628

0801b1a4 <sqrtf>:
 801b1a4:	b508      	push	{r3, lr}
 801b1a6:	ed2d 8b02 	vpush	{d8}
 801b1aa:	eeb0 8a40 	vmov.f32	s16, s0
 801b1ae:	f000 fbac 	bl	801b90a <__ieee754_sqrtf>
 801b1b2:	eeb4 8a48 	vcmp.f32	s16, s16
 801b1b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b1ba:	d60c      	bvs.n	801b1d6 <sqrtf+0x32>
 801b1bc:	eddf 8a07 	vldr	s17, [pc, #28]	@ 801b1dc <sqrtf+0x38>
 801b1c0:	eeb4 8ae8 	vcmpe.f32	s16, s17
 801b1c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b1c8:	d505      	bpl.n	801b1d6 <sqrtf+0x32>
 801b1ca:	f001 fde3 	bl	801cd94 <__errno>
 801b1ce:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 801b1d2:	2321      	movs	r3, #33	@ 0x21
 801b1d4:	6003      	str	r3, [r0, #0]
 801b1d6:	ecbd 8b02 	vpop	{d8}
 801b1da:	bd08      	pop	{r3, pc}
 801b1dc:	00000000 	.word	0x00000000

0801b1e0 <sqrt>:
 801b1e0:	b508      	push	{r3, lr}
 801b1e2:	ed2d 8b04 	vpush	{d8-d9}
 801b1e6:	eeb0 8b40 	vmov.f64	d8, d0
 801b1ea:	f000 fb8b 	bl	801b904 <__ieee754_sqrt>
 801b1ee:	eeb4 8b48 	vcmp.f64	d8, d8
 801b1f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b1f6:	d60c      	bvs.n	801b212 <sqrt+0x32>
 801b1f8:	ed9f 9b07 	vldr	d9, [pc, #28]	@ 801b218 <sqrt+0x38>
 801b1fc:	eeb4 8bc9 	vcmpe.f64	d8, d9
 801b200:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b204:	d505      	bpl.n	801b212 <sqrt+0x32>
 801b206:	f001 fdc5 	bl	801cd94 <__errno>
 801b20a:	ee89 0b09 	vdiv.f64	d0, d9, d9
 801b20e:	2321      	movs	r3, #33	@ 0x21
 801b210:	6003      	str	r3, [r0, #0]
 801b212:	ecbd 8b04 	vpop	{d8-d9}
 801b216:	bd08      	pop	{r3, pc}
	...

0801b220 <fabsf>:
 801b220:	ee10 3a10 	vmov	r3, s0
 801b224:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801b228:	ee00 3a10 	vmov	s0, r3
 801b22c:	4770      	bx	lr
	...

0801b230 <atan>:
 801b230:	b538      	push	{r3, r4, r5, lr}
 801b232:	eeb0 7b40 	vmov.f64	d7, d0
 801b236:	ee17 5a90 	vmov	r5, s15
 801b23a:	4b73      	ldr	r3, [pc, #460]	@ (801b408 <atan+0x1d8>)
 801b23c:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 801b240:	429c      	cmp	r4, r3
 801b242:	d913      	bls.n	801b26c <atan+0x3c>
 801b244:	4b71      	ldr	r3, [pc, #452]	@ (801b40c <atan+0x1dc>)
 801b246:	429c      	cmp	r4, r3
 801b248:	d803      	bhi.n	801b252 <atan+0x22>
 801b24a:	d107      	bne.n	801b25c <atan+0x2c>
 801b24c:	ee10 3a10 	vmov	r3, s0
 801b250:	b123      	cbz	r3, 801b25c <atan+0x2c>
 801b252:	ee37 7b07 	vadd.f64	d7, d7, d7
 801b256:	eeb0 0b47 	vmov.f64	d0, d7
 801b25a:	bd38      	pop	{r3, r4, r5, pc}
 801b25c:	ed9f 7b4e 	vldr	d7, [pc, #312]	@ 801b398 <atan+0x168>
 801b260:	ed9f 6b4f 	vldr	d6, [pc, #316]	@ 801b3a0 <atan+0x170>
 801b264:	2d00      	cmp	r5, #0
 801b266:	fe36 7b07 	vselgt.f64	d7, d6, d7
 801b26a:	e7f4      	b.n	801b256 <atan+0x26>
 801b26c:	4b68      	ldr	r3, [pc, #416]	@ (801b410 <atan+0x1e0>)
 801b26e:	429c      	cmp	r4, r3
 801b270:	d811      	bhi.n	801b296 <atan+0x66>
 801b272:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 801b276:	429c      	cmp	r4, r3
 801b278:	d80a      	bhi.n	801b290 <atan+0x60>
 801b27a:	eeb7 5b00 	vmov.f64	d5, #112	@ 0x3f800000  1.0
 801b27e:	ed9f 6b4a 	vldr	d6, [pc, #296]	@ 801b3a8 <atan+0x178>
 801b282:	ee30 6b06 	vadd.f64	d6, d0, d6
 801b286:	eeb4 6bc5 	vcmpe.f64	d6, d5
 801b28a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b28e:	dce2      	bgt.n	801b256 <atan+0x26>
 801b290:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801b294:	e013      	b.n	801b2be <atan+0x8e>
 801b296:	f000 f913 	bl	801b4c0 <fabs>
 801b29a:	4b5e      	ldr	r3, [pc, #376]	@ (801b414 <atan+0x1e4>)
 801b29c:	429c      	cmp	r4, r3
 801b29e:	d84f      	bhi.n	801b340 <atan+0x110>
 801b2a0:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 801b2a4:	429c      	cmp	r4, r3
 801b2a6:	d841      	bhi.n	801b32c <atan+0xfc>
 801b2a8:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 801b2ac:	eebf 5b00 	vmov.f64	d5, #240	@ 0xbf800000 -1.0
 801b2b0:	2300      	movs	r3, #0
 801b2b2:	eea0 5b07 	vfma.f64	d5, d0, d7
 801b2b6:	ee30 0b07 	vadd.f64	d0, d0, d7
 801b2ba:	ee85 7b00 	vdiv.f64	d7, d5, d0
 801b2be:	ed9f 6b3c 	vldr	d6, [pc, #240]	@ 801b3b0 <atan+0x180>
 801b2c2:	ee27 4b07 	vmul.f64	d4, d7, d7
 801b2c6:	ee24 5b04 	vmul.f64	d5, d4, d4
 801b2ca:	ed9f 3b3b 	vldr	d3, [pc, #236]	@ 801b3b8 <atan+0x188>
 801b2ce:	eea5 3b06 	vfma.f64	d3, d5, d6
 801b2d2:	ed9f 6b3b 	vldr	d6, [pc, #236]	@ 801b3c0 <atan+0x190>
 801b2d6:	eea3 6b05 	vfma.f64	d6, d3, d5
 801b2da:	ed9f 3b3b 	vldr	d3, [pc, #236]	@ 801b3c8 <atan+0x198>
 801b2de:	eea6 3b05 	vfma.f64	d3, d6, d5
 801b2e2:	ed9f 6b3b 	vldr	d6, [pc, #236]	@ 801b3d0 <atan+0x1a0>
 801b2e6:	eea3 6b05 	vfma.f64	d6, d3, d5
 801b2ea:	ed9f 3b3b 	vldr	d3, [pc, #236]	@ 801b3d8 <atan+0x1a8>
 801b2ee:	ed9f 2b3c 	vldr	d2, [pc, #240]	@ 801b3e0 <atan+0x1b0>
 801b2f2:	eea6 3b05 	vfma.f64	d3, d6, d5
 801b2f6:	ed9f 6b3c 	vldr	d6, [pc, #240]	@ 801b3e8 <atan+0x1b8>
 801b2fa:	eea5 2b06 	vfma.f64	d2, d5, d6
 801b2fe:	ed9f 6b3c 	vldr	d6, [pc, #240]	@ 801b3f0 <atan+0x1c0>
 801b302:	eea2 6b05 	vfma.f64	d6, d2, d5
 801b306:	ed9f 2b3c 	vldr	d2, [pc, #240]	@ 801b3f8 <atan+0x1c8>
 801b30a:	eea6 2b05 	vfma.f64	d2, d6, d5
 801b30e:	ed9f 6b3c 	vldr	d6, [pc, #240]	@ 801b400 <atan+0x1d0>
 801b312:	1c5a      	adds	r2, r3, #1
 801b314:	eea2 6b05 	vfma.f64	d6, d2, d5
 801b318:	ee26 6b05 	vmul.f64	d6, d6, d5
 801b31c:	eea3 6b04 	vfma.f64	d6, d3, d4
 801b320:	ee27 6b06 	vmul.f64	d6, d7, d6
 801b324:	d121      	bne.n	801b36a <atan+0x13a>
 801b326:	ee37 7b46 	vsub.f64	d7, d7, d6
 801b32a:	e794      	b.n	801b256 <atan+0x26>
 801b32c:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
 801b330:	2301      	movs	r3, #1
 801b332:	ee30 5b47 	vsub.f64	d5, d0, d7
 801b336:	ee30 0b07 	vadd.f64	d0, d0, d7
 801b33a:	ee85 7b00 	vdiv.f64	d7, d5, d0
 801b33e:	e7be      	b.n	801b2be <atan+0x8e>
 801b340:	4b35      	ldr	r3, [pc, #212]	@ (801b418 <atan+0x1e8>)
 801b342:	429c      	cmp	r4, r3
 801b344:	d20b      	bcs.n	801b35e <atan+0x12e>
 801b346:	eeb7 7b08 	vmov.f64	d7, #120	@ 0x3fc00000  1.5
 801b34a:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 801b34e:	ee30 5b47 	vsub.f64	d5, d0, d7
 801b352:	eea0 6b07 	vfma.f64	d6, d0, d7
 801b356:	2302      	movs	r3, #2
 801b358:	ee85 7b06 	vdiv.f64	d7, d5, d6
 801b35c:	e7af      	b.n	801b2be <atan+0x8e>
 801b35e:	eebf 6b00 	vmov.f64	d6, #240	@ 0xbf800000 -1.0
 801b362:	2303      	movs	r3, #3
 801b364:	ee86 7b00 	vdiv.f64	d7, d6, d0
 801b368:	e7a9      	b.n	801b2be <atan+0x8e>
 801b36a:	4a2c      	ldr	r2, [pc, #176]	@ (801b41c <atan+0x1ec>)
 801b36c:	492c      	ldr	r1, [pc, #176]	@ (801b420 <atan+0x1f0>)
 801b36e:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 801b372:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
 801b376:	ed93 5b00 	vldr	d5, [r3]
 801b37a:	ee36 6b45 	vsub.f64	d6, d6, d5
 801b37e:	ee36 6b47 	vsub.f64	d6, d6, d7
 801b382:	ed92 7b00 	vldr	d7, [r2]
 801b386:	2d00      	cmp	r5, #0
 801b388:	ee37 7b46 	vsub.f64	d7, d7, d6
 801b38c:	bfb8      	it	lt
 801b38e:	eeb1 7b47 	vneglt.f64	d7, d7
 801b392:	e760      	b.n	801b256 <atan+0x26>
 801b394:	f3af 8000 	nop.w
 801b398:	54442d18 	.word	0x54442d18
 801b39c:	bff921fb 	.word	0xbff921fb
 801b3a0:	54442d18 	.word	0x54442d18
 801b3a4:	3ff921fb 	.word	0x3ff921fb
 801b3a8:	8800759c 	.word	0x8800759c
 801b3ac:	7e37e43c 	.word	0x7e37e43c
 801b3b0:	e322da11 	.word	0xe322da11
 801b3b4:	3f90ad3a 	.word	0x3f90ad3a
 801b3b8:	24760deb 	.word	0x24760deb
 801b3bc:	3fa97b4b 	.word	0x3fa97b4b
 801b3c0:	a0d03d51 	.word	0xa0d03d51
 801b3c4:	3fb10d66 	.word	0x3fb10d66
 801b3c8:	c54c206e 	.word	0xc54c206e
 801b3cc:	3fb745cd 	.word	0x3fb745cd
 801b3d0:	920083ff 	.word	0x920083ff
 801b3d4:	3fc24924 	.word	0x3fc24924
 801b3d8:	5555550d 	.word	0x5555550d
 801b3dc:	3fd55555 	.word	0x3fd55555
 801b3e0:	52defd9a 	.word	0x52defd9a
 801b3e4:	bfadde2d 	.word	0xbfadde2d
 801b3e8:	2c6a6c2f 	.word	0x2c6a6c2f
 801b3ec:	bfa2b444 	.word	0xbfa2b444
 801b3f0:	af749a6d 	.word	0xaf749a6d
 801b3f4:	bfb3b0f2 	.word	0xbfb3b0f2
 801b3f8:	fe231671 	.word	0xfe231671
 801b3fc:	bfbc71c6 	.word	0xbfbc71c6
 801b400:	9998ebc4 	.word	0x9998ebc4
 801b404:	bfc99999 	.word	0xbfc99999
 801b408:	440fffff 	.word	0x440fffff
 801b40c:	7ff00000 	.word	0x7ff00000
 801b410:	3fdbffff 	.word	0x3fdbffff
 801b414:	3ff2ffff 	.word	0x3ff2ffff
 801b418:	40038000 	.word	0x40038000
 801b41c:	0801f678 	.word	0x0801f678
 801b420:	0801f658 	.word	0x0801f658
 801b424:	00000000 	.word	0x00000000

0801b428 <cos>:
 801b428:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801b42a:	eeb0 7b40 	vmov.f64	d7, d0
 801b42e:	ee17 3a90 	vmov	r3, s15
 801b432:	4a21      	ldr	r2, [pc, #132]	@ (801b4b8 <cos+0x90>)
 801b434:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801b438:	4293      	cmp	r3, r2
 801b43a:	d806      	bhi.n	801b44a <cos+0x22>
 801b43c:	ed9f 1b1c 	vldr	d1, [pc, #112]	@ 801b4b0 <cos+0x88>
 801b440:	b005      	add	sp, #20
 801b442:	f85d eb04 	ldr.w	lr, [sp], #4
 801b446:	f000 be1b 	b.w	801c080 <__kernel_cos>
 801b44a:	4a1c      	ldr	r2, [pc, #112]	@ (801b4bc <cos+0x94>)
 801b44c:	4293      	cmp	r3, r2
 801b44e:	d904      	bls.n	801b45a <cos+0x32>
 801b450:	ee30 0b40 	vsub.f64	d0, d0, d0
 801b454:	b005      	add	sp, #20
 801b456:	f85d fb04 	ldr.w	pc, [sp], #4
 801b45a:	4668      	mov	r0, sp
 801b45c:	f000 fa58 	bl	801b910 <__ieee754_rem_pio2>
 801b460:	f000 0003 	and.w	r0, r0, #3
 801b464:	2801      	cmp	r0, #1
 801b466:	d009      	beq.n	801b47c <cos+0x54>
 801b468:	2802      	cmp	r0, #2
 801b46a:	d010      	beq.n	801b48e <cos+0x66>
 801b46c:	b9b0      	cbnz	r0, 801b49c <cos+0x74>
 801b46e:	ed9d 1b02 	vldr	d1, [sp, #8]
 801b472:	ed9d 0b00 	vldr	d0, [sp]
 801b476:	f000 fe03 	bl	801c080 <__kernel_cos>
 801b47a:	e7eb      	b.n	801b454 <cos+0x2c>
 801b47c:	ed9d 1b02 	vldr	d1, [sp, #8]
 801b480:	ed9d 0b00 	vldr	d0, [sp]
 801b484:	f000 fe64 	bl	801c150 <__kernel_sin>
 801b488:	eeb1 0b40 	vneg.f64	d0, d0
 801b48c:	e7e2      	b.n	801b454 <cos+0x2c>
 801b48e:	ed9d 1b02 	vldr	d1, [sp, #8]
 801b492:	ed9d 0b00 	vldr	d0, [sp]
 801b496:	f000 fdf3 	bl	801c080 <__kernel_cos>
 801b49a:	e7f5      	b.n	801b488 <cos+0x60>
 801b49c:	ed9d 1b02 	vldr	d1, [sp, #8]
 801b4a0:	ed9d 0b00 	vldr	d0, [sp]
 801b4a4:	2001      	movs	r0, #1
 801b4a6:	f000 fe53 	bl	801c150 <__kernel_sin>
 801b4aa:	e7d3      	b.n	801b454 <cos+0x2c>
 801b4ac:	f3af 8000 	nop.w
	...
 801b4b8:	3fe921fb 	.word	0x3fe921fb
 801b4bc:	7fefffff 	.word	0x7fefffff

0801b4c0 <fabs>:
 801b4c0:	ec51 0b10 	vmov	r0, r1, d0
 801b4c4:	4602      	mov	r2, r0
 801b4c6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801b4ca:	ec43 2b10 	vmov	d0, r2, r3
 801b4ce:	4770      	bx	lr

0801b4d0 <nanf>:
 801b4d0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 801b4d8 <nanf+0x8>
 801b4d4:	4770      	bx	lr
 801b4d6:	bf00      	nop
 801b4d8:	7fc00000 	.word	0x7fc00000
 801b4dc:	00000000 	.word	0x00000000

0801b4e0 <sin>:
 801b4e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801b4e2:	eeb0 7b40 	vmov.f64	d7, d0
 801b4e6:	ee17 3a90 	vmov	r3, s15
 801b4ea:	4a21      	ldr	r2, [pc, #132]	@ (801b570 <sin+0x90>)
 801b4ec:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801b4f0:	4293      	cmp	r3, r2
 801b4f2:	d807      	bhi.n	801b504 <sin+0x24>
 801b4f4:	ed9f 1b1c 	vldr	d1, [pc, #112]	@ 801b568 <sin+0x88>
 801b4f8:	2000      	movs	r0, #0
 801b4fa:	b005      	add	sp, #20
 801b4fc:	f85d eb04 	ldr.w	lr, [sp], #4
 801b500:	f000 be26 	b.w	801c150 <__kernel_sin>
 801b504:	4a1b      	ldr	r2, [pc, #108]	@ (801b574 <sin+0x94>)
 801b506:	4293      	cmp	r3, r2
 801b508:	d904      	bls.n	801b514 <sin+0x34>
 801b50a:	ee30 0b40 	vsub.f64	d0, d0, d0
 801b50e:	b005      	add	sp, #20
 801b510:	f85d fb04 	ldr.w	pc, [sp], #4
 801b514:	4668      	mov	r0, sp
 801b516:	f000 f9fb 	bl	801b910 <__ieee754_rem_pio2>
 801b51a:	f000 0003 	and.w	r0, r0, #3
 801b51e:	2801      	cmp	r0, #1
 801b520:	d00a      	beq.n	801b538 <sin+0x58>
 801b522:	2802      	cmp	r0, #2
 801b524:	d00f      	beq.n	801b546 <sin+0x66>
 801b526:	b9c0      	cbnz	r0, 801b55a <sin+0x7a>
 801b528:	ed9d 1b02 	vldr	d1, [sp, #8]
 801b52c:	ed9d 0b00 	vldr	d0, [sp]
 801b530:	2001      	movs	r0, #1
 801b532:	f000 fe0d 	bl	801c150 <__kernel_sin>
 801b536:	e7ea      	b.n	801b50e <sin+0x2e>
 801b538:	ed9d 1b02 	vldr	d1, [sp, #8]
 801b53c:	ed9d 0b00 	vldr	d0, [sp]
 801b540:	f000 fd9e 	bl	801c080 <__kernel_cos>
 801b544:	e7e3      	b.n	801b50e <sin+0x2e>
 801b546:	ed9d 1b02 	vldr	d1, [sp, #8]
 801b54a:	ed9d 0b00 	vldr	d0, [sp]
 801b54e:	2001      	movs	r0, #1
 801b550:	f000 fdfe 	bl	801c150 <__kernel_sin>
 801b554:	eeb1 0b40 	vneg.f64	d0, d0
 801b558:	e7d9      	b.n	801b50e <sin+0x2e>
 801b55a:	ed9d 1b02 	vldr	d1, [sp, #8]
 801b55e:	ed9d 0b00 	vldr	d0, [sp]
 801b562:	f000 fd8d 	bl	801c080 <__kernel_cos>
 801b566:	e7f5      	b.n	801b554 <sin+0x74>
	...
 801b570:	3fe921fb 	.word	0x3fe921fb
 801b574:	7fefffff 	.word	0x7fefffff

0801b578 <copysign>:
 801b578:	ec51 0b10 	vmov	r0, r1, d0
 801b57c:	b082      	sub	sp, #8
 801b57e:	ed8d 1b00 	vstr	d1, [sp]
 801b582:	4602      	mov	r2, r0
 801b584:	9801      	ldr	r0, [sp, #4]
 801b586:	f361 001e 	bfi	r0, r1, #0, #31
 801b58a:	4603      	mov	r3, r0
 801b58c:	ec43 2b10 	vmov	d0, r2, r3
 801b590:	b002      	add	sp, #8
 801b592:	4770      	bx	lr
 801b594:	0000      	movs	r0, r0
	...

0801b598 <tan>:
 801b598:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801b59a:	eeb0 7b40 	vmov.f64	d7, d0
 801b59e:	ee17 3a90 	vmov	r3, s15
 801b5a2:	4a15      	ldr	r2, [pc, #84]	@ (801b5f8 <tan+0x60>)
 801b5a4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801b5a8:	4293      	cmp	r3, r2
 801b5aa:	d807      	bhi.n	801b5bc <tan+0x24>
 801b5ac:	ed9f 1b10 	vldr	d1, [pc, #64]	@ 801b5f0 <tan+0x58>
 801b5b0:	2001      	movs	r0, #1
 801b5b2:	b005      	add	sp, #20
 801b5b4:	f85d eb04 	ldr.w	lr, [sp], #4
 801b5b8:	f000 be22 	b.w	801c200 <__kernel_tan>
 801b5bc:	4a0f      	ldr	r2, [pc, #60]	@ (801b5fc <tan+0x64>)
 801b5be:	4293      	cmp	r3, r2
 801b5c0:	d904      	bls.n	801b5cc <tan+0x34>
 801b5c2:	ee30 0b40 	vsub.f64	d0, d0, d0
 801b5c6:	b005      	add	sp, #20
 801b5c8:	f85d fb04 	ldr.w	pc, [sp], #4
 801b5cc:	4668      	mov	r0, sp
 801b5ce:	f000 f99f 	bl	801b910 <__ieee754_rem_pio2>
 801b5d2:	0040      	lsls	r0, r0, #1
 801b5d4:	f000 0002 	and.w	r0, r0, #2
 801b5d8:	ed9d 1b02 	vldr	d1, [sp, #8]
 801b5dc:	ed9d 0b00 	vldr	d0, [sp]
 801b5e0:	f1c0 0001 	rsb	r0, r0, #1
 801b5e4:	f000 fe0c 	bl	801c200 <__kernel_tan>
 801b5e8:	e7ed      	b.n	801b5c6 <tan+0x2e>
 801b5ea:	bf00      	nop
 801b5ec:	f3af 8000 	nop.w
	...
 801b5f8:	3fe921fb 	.word	0x3fe921fb
 801b5fc:	7fefffff 	.word	0x7fefffff

0801b600 <__ieee754_asinf>:
 801b600:	b538      	push	{r3, r4, r5, lr}
 801b602:	ee10 5a10 	vmov	r5, s0
 801b606:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 801b60a:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 801b60e:	ed2d 8b04 	vpush	{d8-d9}
 801b612:	d10c      	bne.n	801b62e <__ieee754_asinf+0x2e>
 801b614:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 801b788 <__ieee754_asinf+0x188>
 801b618:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 801b78c <__ieee754_asinf+0x18c>
 801b61c:	ee60 7a27 	vmul.f32	s15, s0, s15
 801b620:	eee0 7a07 	vfma.f32	s15, s0, s14
 801b624:	eeb0 0a67 	vmov.f32	s0, s15
 801b628:	ecbd 8b04 	vpop	{d8-d9}
 801b62c:	bd38      	pop	{r3, r4, r5, pc}
 801b62e:	d904      	bls.n	801b63a <__ieee754_asinf+0x3a>
 801b630:	ee70 7a40 	vsub.f32	s15, s0, s0
 801b634:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 801b638:	e7f6      	b.n	801b628 <__ieee754_asinf+0x28>
 801b63a:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 801b63e:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 801b642:	d20b      	bcs.n	801b65c <__ieee754_asinf+0x5c>
 801b644:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 801b648:	d252      	bcs.n	801b6f0 <__ieee754_asinf+0xf0>
 801b64a:	eddf 7a51 	vldr	s15, [pc, #324]	@ 801b790 <__ieee754_asinf+0x190>
 801b64e:	ee70 7a27 	vadd.f32	s15, s0, s15
 801b652:	eef4 7ae8 	vcmpe.f32	s15, s17
 801b656:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b65a:	dce5      	bgt.n	801b628 <__ieee754_asinf+0x28>
 801b65c:	f7ff fde0 	bl	801b220 <fabsf>
 801b660:	ee38 8ac0 	vsub.f32	s16, s17, s0
 801b664:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 801b668:	ee28 8a27 	vmul.f32	s16, s16, s15
 801b66c:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 801b794 <__ieee754_asinf+0x194>
 801b670:	eddf 7a49 	vldr	s15, [pc, #292]	@ 801b798 <__ieee754_asinf+0x198>
 801b674:	ed9f 9a49 	vldr	s18, [pc, #292]	@ 801b79c <__ieee754_asinf+0x19c>
 801b678:	eea8 7a27 	vfma.f32	s14, s16, s15
 801b67c:	eddf 7a48 	vldr	s15, [pc, #288]	@ 801b7a0 <__ieee754_asinf+0x1a0>
 801b680:	eee7 7a08 	vfma.f32	s15, s14, s16
 801b684:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 801b7a4 <__ieee754_asinf+0x1a4>
 801b688:	eea7 7a88 	vfma.f32	s14, s15, s16
 801b68c:	eddf 7a46 	vldr	s15, [pc, #280]	@ 801b7a8 <__ieee754_asinf+0x1a8>
 801b690:	eee7 7a08 	vfma.f32	s15, s14, s16
 801b694:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 801b7ac <__ieee754_asinf+0x1ac>
 801b698:	eea7 9a88 	vfma.f32	s18, s15, s16
 801b69c:	eddf 7a44 	vldr	s15, [pc, #272]	@ 801b7b0 <__ieee754_asinf+0x1b0>
 801b6a0:	eee8 7a07 	vfma.f32	s15, s16, s14
 801b6a4:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 801b7b4 <__ieee754_asinf+0x1b4>
 801b6a8:	eea7 7a88 	vfma.f32	s14, s15, s16
 801b6ac:	eddf 7a42 	vldr	s15, [pc, #264]	@ 801b7b8 <__ieee754_asinf+0x1b8>
 801b6b0:	eee7 7a08 	vfma.f32	s15, s14, s16
 801b6b4:	eeb0 0a48 	vmov.f32	s0, s16
 801b6b8:	eee7 8a88 	vfma.f32	s17, s15, s16
 801b6bc:	f000 f925 	bl	801b90a <__ieee754_sqrtf>
 801b6c0:	4b3e      	ldr	r3, [pc, #248]	@ (801b7bc <__ieee754_asinf+0x1bc>)
 801b6c2:	ee29 9a08 	vmul.f32	s18, s18, s16
 801b6c6:	429c      	cmp	r4, r3
 801b6c8:	ee89 6a28 	vdiv.f32	s12, s18, s17
 801b6cc:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 801b6d0:	d93d      	bls.n	801b74e <__ieee754_asinf+0x14e>
 801b6d2:	eea0 0a06 	vfma.f32	s0, s0, s12
 801b6d6:	eddf 7a3a 	vldr	s15, [pc, #232]	@ 801b7c0 <__ieee754_asinf+0x1c0>
 801b6da:	eee0 7a26 	vfma.f32	s15, s0, s13
 801b6de:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 801b78c <__ieee754_asinf+0x18c>
 801b6e2:	ee30 0a67 	vsub.f32	s0, s0, s15
 801b6e6:	2d00      	cmp	r5, #0
 801b6e8:	bfd8      	it	le
 801b6ea:	eeb1 0a40 	vnegle.f32	s0, s0
 801b6ee:	e79b      	b.n	801b628 <__ieee754_asinf+0x28>
 801b6f0:	ee60 7a00 	vmul.f32	s15, s0, s0
 801b6f4:	eddf 6a28 	vldr	s13, [pc, #160]	@ 801b798 <__ieee754_asinf+0x198>
 801b6f8:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 801b794 <__ieee754_asinf+0x194>
 801b6fc:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 801b7ac <__ieee754_asinf+0x1ac>
 801b700:	eea7 7aa6 	vfma.f32	s14, s15, s13
 801b704:	eddf 6a26 	vldr	s13, [pc, #152]	@ 801b7a0 <__ieee754_asinf+0x1a0>
 801b708:	eee7 6a27 	vfma.f32	s13, s14, s15
 801b70c:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 801b7a4 <__ieee754_asinf+0x1a4>
 801b710:	eea6 7aa7 	vfma.f32	s14, s13, s15
 801b714:	eddf 6a24 	vldr	s13, [pc, #144]	@ 801b7a8 <__ieee754_asinf+0x1a8>
 801b718:	eee7 6a27 	vfma.f32	s13, s14, s15
 801b71c:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 801b79c <__ieee754_asinf+0x19c>
 801b720:	eea6 7aa7 	vfma.f32	s14, s13, s15
 801b724:	eddf 6a22 	vldr	s13, [pc, #136]	@ 801b7b0 <__ieee754_asinf+0x1b0>
 801b728:	eee7 6a86 	vfma.f32	s13, s15, s12
 801b72c:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 801b7b4 <__ieee754_asinf+0x1b4>
 801b730:	eea6 6aa7 	vfma.f32	s12, s13, s15
 801b734:	eddf 6a20 	vldr	s13, [pc, #128]	@ 801b7b8 <__ieee754_asinf+0x1b8>
 801b738:	eee6 6a27 	vfma.f32	s13, s12, s15
 801b73c:	ee27 7a27 	vmul.f32	s14, s14, s15
 801b740:	eee6 8aa7 	vfma.f32	s17, s13, s15
 801b744:	eec7 7a28 	vdiv.f32	s15, s14, s17
 801b748:	eea0 0a27 	vfma.f32	s0, s0, s15
 801b74c:	e76c      	b.n	801b628 <__ieee754_asinf+0x28>
 801b74e:	ee10 3a10 	vmov	r3, s0
 801b752:	f36f 030b 	bfc	r3, #0, #12
 801b756:	ee07 3a10 	vmov	s14, r3
 801b75a:	eea7 8a47 	vfms.f32	s16, s14, s14
 801b75e:	ee70 5a00 	vadd.f32	s11, s0, s0
 801b762:	ee30 0a07 	vadd.f32	s0, s0, s14
 801b766:	eddf 7a08 	vldr	s15, [pc, #32]	@ 801b788 <__ieee754_asinf+0x188>
 801b76a:	ee88 5a00 	vdiv.f32	s10, s16, s0
 801b76e:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 801b7c4 <__ieee754_asinf+0x1c4>
 801b772:	eee5 7a66 	vfms.f32	s15, s10, s13
 801b776:	eed5 7a86 	vfnms.f32	s15, s11, s12
 801b77a:	eeb0 6a40 	vmov.f32	s12, s0
 801b77e:	eea7 6a66 	vfms.f32	s12, s14, s13
 801b782:	ee77 7ac6 	vsub.f32	s15, s15, s12
 801b786:	e7ac      	b.n	801b6e2 <__ieee754_asinf+0xe2>
 801b788:	b33bbd2e 	.word	0xb33bbd2e
 801b78c:	3fc90fdb 	.word	0x3fc90fdb
 801b790:	7149f2ca 	.word	0x7149f2ca
 801b794:	3a4f7f04 	.word	0x3a4f7f04
 801b798:	3811ef08 	.word	0x3811ef08
 801b79c:	3e2aaaab 	.word	0x3e2aaaab
 801b7a0:	bd241146 	.word	0xbd241146
 801b7a4:	3e4e0aa8 	.word	0x3e4e0aa8
 801b7a8:	bea6b090 	.word	0xbea6b090
 801b7ac:	3d9dc62e 	.word	0x3d9dc62e
 801b7b0:	bf303361 	.word	0xbf303361
 801b7b4:	4001572d 	.word	0x4001572d
 801b7b8:	c019d139 	.word	0xc019d139
 801b7bc:	3f799999 	.word	0x3f799999
 801b7c0:	333bbd2e 	.word	0x333bbd2e
 801b7c4:	3f490fdb 	.word	0x3f490fdb

0801b7c8 <__ieee754_atan2f>:
 801b7c8:	ee10 2a90 	vmov	r2, s1
 801b7cc:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 801b7d0:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 801b7d4:	b510      	push	{r4, lr}
 801b7d6:	eef0 7a40 	vmov.f32	s15, s0
 801b7da:	d806      	bhi.n	801b7ea <__ieee754_atan2f+0x22>
 801b7dc:	ee10 0a10 	vmov	r0, s0
 801b7e0:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 801b7e4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 801b7e8:	d904      	bls.n	801b7f4 <__ieee754_atan2f+0x2c>
 801b7ea:	ee77 7aa0 	vadd.f32	s15, s15, s1
 801b7ee:	eeb0 0a67 	vmov.f32	s0, s15
 801b7f2:	bd10      	pop	{r4, pc}
 801b7f4:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 801b7f8:	d103      	bne.n	801b802 <__ieee754_atan2f+0x3a>
 801b7fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b7fe:	f000 be1b 	b.w	801c438 <atanf>
 801b802:	1794      	asrs	r4, r2, #30
 801b804:	f004 0402 	and.w	r4, r4, #2
 801b808:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 801b80c:	b93b      	cbnz	r3, 801b81e <__ieee754_atan2f+0x56>
 801b80e:	2c02      	cmp	r4, #2
 801b810:	d05c      	beq.n	801b8cc <__ieee754_atan2f+0x104>
 801b812:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 801b8e0 <__ieee754_atan2f+0x118>
 801b816:	2c03      	cmp	r4, #3
 801b818:	fe47 7a00 	vseleq.f32	s15, s14, s0
 801b81c:	e7e7      	b.n	801b7ee <__ieee754_atan2f+0x26>
 801b81e:	b939      	cbnz	r1, 801b830 <__ieee754_atan2f+0x68>
 801b820:	eddf 7a30 	vldr	s15, [pc, #192]	@ 801b8e4 <__ieee754_atan2f+0x11c>
 801b824:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 801b8e8 <__ieee754_atan2f+0x120>
 801b828:	2800      	cmp	r0, #0
 801b82a:	fe67 7a27 	vselge.f32	s15, s14, s15
 801b82e:	e7de      	b.n	801b7ee <__ieee754_atan2f+0x26>
 801b830:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 801b834:	d110      	bne.n	801b858 <__ieee754_atan2f+0x90>
 801b836:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 801b83a:	f104 34ff 	add.w	r4, r4, #4294967295	@ 0xffffffff
 801b83e:	d107      	bne.n	801b850 <__ieee754_atan2f+0x88>
 801b840:	2c02      	cmp	r4, #2
 801b842:	d846      	bhi.n	801b8d2 <__ieee754_atan2f+0x10a>
 801b844:	4b29      	ldr	r3, [pc, #164]	@ (801b8ec <__ieee754_atan2f+0x124>)
 801b846:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 801b84a:	edd3 7a00 	vldr	s15, [r3]
 801b84e:	e7ce      	b.n	801b7ee <__ieee754_atan2f+0x26>
 801b850:	2c02      	cmp	r4, #2
 801b852:	d841      	bhi.n	801b8d8 <__ieee754_atan2f+0x110>
 801b854:	4b26      	ldr	r3, [pc, #152]	@ (801b8f0 <__ieee754_atan2f+0x128>)
 801b856:	e7f6      	b.n	801b846 <__ieee754_atan2f+0x7e>
 801b858:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 801b85c:	d0e0      	beq.n	801b820 <__ieee754_atan2f+0x58>
 801b85e:	1a5b      	subs	r3, r3, r1
 801b860:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 801b864:	ea4f 51e3 	mov.w	r1, r3, asr #23
 801b868:	da1a      	bge.n	801b8a0 <__ieee754_atan2f+0xd8>
 801b86a:	2a00      	cmp	r2, #0
 801b86c:	da01      	bge.n	801b872 <__ieee754_atan2f+0xaa>
 801b86e:	313c      	adds	r1, #60	@ 0x3c
 801b870:	db19      	blt.n	801b8a6 <__ieee754_atan2f+0xde>
 801b872:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 801b876:	f7ff fcd3 	bl	801b220 <fabsf>
 801b87a:	f000 fddd 	bl	801c438 <atanf>
 801b87e:	eef0 7a40 	vmov.f32	s15, s0
 801b882:	2c01      	cmp	r4, #1
 801b884:	d012      	beq.n	801b8ac <__ieee754_atan2f+0xe4>
 801b886:	2c02      	cmp	r4, #2
 801b888:	d017      	beq.n	801b8ba <__ieee754_atan2f+0xf2>
 801b88a:	2c00      	cmp	r4, #0
 801b88c:	d0af      	beq.n	801b7ee <__ieee754_atan2f+0x26>
 801b88e:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 801b8f4 <__ieee754_atan2f+0x12c>
 801b892:	ee77 7a87 	vadd.f32	s15, s15, s14
 801b896:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 801b8f8 <__ieee754_atan2f+0x130>
 801b89a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801b89e:	e7a6      	b.n	801b7ee <__ieee754_atan2f+0x26>
 801b8a0:	eddf 7a11 	vldr	s15, [pc, #68]	@ 801b8e8 <__ieee754_atan2f+0x120>
 801b8a4:	e7ed      	b.n	801b882 <__ieee754_atan2f+0xba>
 801b8a6:	eddf 7a15 	vldr	s15, [pc, #84]	@ 801b8fc <__ieee754_atan2f+0x134>
 801b8aa:	e7ea      	b.n	801b882 <__ieee754_atan2f+0xba>
 801b8ac:	ee17 3a90 	vmov	r3, s15
 801b8b0:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 801b8b4:	ee07 3a90 	vmov	s15, r3
 801b8b8:	e799      	b.n	801b7ee <__ieee754_atan2f+0x26>
 801b8ba:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 801b8f4 <__ieee754_atan2f+0x12c>
 801b8be:	ee77 7a87 	vadd.f32	s15, s15, s14
 801b8c2:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 801b8f8 <__ieee754_atan2f+0x130>
 801b8c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 801b8ca:	e790      	b.n	801b7ee <__ieee754_atan2f+0x26>
 801b8cc:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 801b8f8 <__ieee754_atan2f+0x130>
 801b8d0:	e78d      	b.n	801b7ee <__ieee754_atan2f+0x26>
 801b8d2:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 801b900 <__ieee754_atan2f+0x138>
 801b8d6:	e78a      	b.n	801b7ee <__ieee754_atan2f+0x26>
 801b8d8:	eddf 7a08 	vldr	s15, [pc, #32]	@ 801b8fc <__ieee754_atan2f+0x134>
 801b8dc:	e787      	b.n	801b7ee <__ieee754_atan2f+0x26>
 801b8de:	bf00      	nop
 801b8e0:	c0490fdb 	.word	0xc0490fdb
 801b8e4:	bfc90fdb 	.word	0xbfc90fdb
 801b8e8:	3fc90fdb 	.word	0x3fc90fdb
 801b8ec:	0801f6a4 	.word	0x0801f6a4
 801b8f0:	0801f698 	.word	0x0801f698
 801b8f4:	33bbbd2e 	.word	0x33bbbd2e
 801b8f8:	40490fdb 	.word	0x40490fdb
 801b8fc:	00000000 	.word	0x00000000
 801b900:	3f490fdb 	.word	0x3f490fdb

0801b904 <__ieee754_sqrt>:
 801b904:	eeb1 0bc0 	vsqrt.f64	d0, d0
 801b908:	4770      	bx	lr

0801b90a <__ieee754_sqrtf>:
 801b90a:	eeb1 0ac0 	vsqrt.f32	s0, s0
 801b90e:	4770      	bx	lr

0801b910 <__ieee754_rem_pio2>:
 801b910:	b570      	push	{r4, r5, r6, lr}
 801b912:	eeb0 7b40 	vmov.f64	d7, d0
 801b916:	ee17 5a90 	vmov	r5, s15
 801b91a:	4b99      	ldr	r3, [pc, #612]	@ (801bb80 <__ieee754_rem_pio2+0x270>)
 801b91c:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 801b920:	429e      	cmp	r6, r3
 801b922:	b088      	sub	sp, #32
 801b924:	4604      	mov	r4, r0
 801b926:	d807      	bhi.n	801b938 <__ieee754_rem_pio2+0x28>
 801b928:	2200      	movs	r2, #0
 801b92a:	2300      	movs	r3, #0
 801b92c:	ed84 0b00 	vstr	d0, [r4]
 801b930:	e9c0 2302 	strd	r2, r3, [r0, #8]
 801b934:	2000      	movs	r0, #0
 801b936:	e01b      	b.n	801b970 <__ieee754_rem_pio2+0x60>
 801b938:	4b92      	ldr	r3, [pc, #584]	@ (801bb84 <__ieee754_rem_pio2+0x274>)
 801b93a:	429e      	cmp	r6, r3
 801b93c:	d83b      	bhi.n	801b9b6 <__ieee754_rem_pio2+0xa6>
 801b93e:	f5a3 231b 	sub.w	r3, r3, #634880	@ 0x9b000
 801b942:	2d00      	cmp	r5, #0
 801b944:	ed9f 6b7e 	vldr	d6, [pc, #504]	@ 801bb40 <__ieee754_rem_pio2+0x230>
 801b948:	f5a3 63f0 	sub.w	r3, r3, #1920	@ 0x780
 801b94c:	dd19      	ble.n	801b982 <__ieee754_rem_pio2+0x72>
 801b94e:	ee30 7b46 	vsub.f64	d7, d0, d6
 801b952:	429e      	cmp	r6, r3
 801b954:	d00e      	beq.n	801b974 <__ieee754_rem_pio2+0x64>
 801b956:	ed9f 5b7c 	vldr	d5, [pc, #496]	@ 801bb48 <__ieee754_rem_pio2+0x238>
 801b95a:	ee37 6b45 	vsub.f64	d6, d7, d5
 801b95e:	ee37 7b46 	vsub.f64	d7, d7, d6
 801b962:	ed84 6b00 	vstr	d6, [r4]
 801b966:	ee37 7b45 	vsub.f64	d7, d7, d5
 801b96a:	ed84 7b02 	vstr	d7, [r4, #8]
 801b96e:	2001      	movs	r0, #1
 801b970:	b008      	add	sp, #32
 801b972:	bd70      	pop	{r4, r5, r6, pc}
 801b974:	ed9f 6b76 	vldr	d6, [pc, #472]	@ 801bb50 <__ieee754_rem_pio2+0x240>
 801b978:	ed9f 5b77 	vldr	d5, [pc, #476]	@ 801bb58 <__ieee754_rem_pio2+0x248>
 801b97c:	ee37 7b46 	vsub.f64	d7, d7, d6
 801b980:	e7eb      	b.n	801b95a <__ieee754_rem_pio2+0x4a>
 801b982:	429e      	cmp	r6, r3
 801b984:	ee30 7b06 	vadd.f64	d7, d0, d6
 801b988:	d00e      	beq.n	801b9a8 <__ieee754_rem_pio2+0x98>
 801b98a:	ed9f 5b6f 	vldr	d5, [pc, #444]	@ 801bb48 <__ieee754_rem_pio2+0x238>
 801b98e:	ee37 6b05 	vadd.f64	d6, d7, d5
 801b992:	ee37 7b46 	vsub.f64	d7, d7, d6
 801b996:	ed84 6b00 	vstr	d6, [r4]
 801b99a:	ee37 7b05 	vadd.f64	d7, d7, d5
 801b99e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801b9a2:	ed84 7b02 	vstr	d7, [r4, #8]
 801b9a6:	e7e3      	b.n	801b970 <__ieee754_rem_pio2+0x60>
 801b9a8:	ed9f 6b69 	vldr	d6, [pc, #420]	@ 801bb50 <__ieee754_rem_pio2+0x240>
 801b9ac:	ed9f 5b6a 	vldr	d5, [pc, #424]	@ 801bb58 <__ieee754_rem_pio2+0x248>
 801b9b0:	ee37 7b06 	vadd.f64	d7, d7, d6
 801b9b4:	e7eb      	b.n	801b98e <__ieee754_rem_pio2+0x7e>
 801b9b6:	4b74      	ldr	r3, [pc, #464]	@ (801bb88 <__ieee754_rem_pio2+0x278>)
 801b9b8:	429e      	cmp	r6, r3
 801b9ba:	d870      	bhi.n	801ba9e <__ieee754_rem_pio2+0x18e>
 801b9bc:	f7ff fd80 	bl	801b4c0 <fabs>
 801b9c0:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 801b9c4:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 801bb60 <__ieee754_rem_pio2+0x250>
 801b9c8:	eea0 7b06 	vfma.f64	d7, d0, d6
 801b9cc:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 801b9d0:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 801b9d4:	ee17 0a90 	vmov	r0, s15
 801b9d8:	eeb1 4b45 	vneg.f64	d4, d5
 801b9dc:	ed9f 7b58 	vldr	d7, [pc, #352]	@ 801bb40 <__ieee754_rem_pio2+0x230>
 801b9e0:	eea5 0b47 	vfms.f64	d0, d5, d7
 801b9e4:	ed9f 7b58 	vldr	d7, [pc, #352]	@ 801bb48 <__ieee754_rem_pio2+0x238>
 801b9e8:	281f      	cmp	r0, #31
 801b9ea:	ee25 7b07 	vmul.f64	d7, d5, d7
 801b9ee:	ee30 6b47 	vsub.f64	d6, d0, d7
 801b9f2:	dc05      	bgt.n	801ba00 <__ieee754_rem_pio2+0xf0>
 801b9f4:	4b65      	ldr	r3, [pc, #404]	@ (801bb8c <__ieee754_rem_pio2+0x27c>)
 801b9f6:	1e42      	subs	r2, r0, #1
 801b9f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801b9fc:	42b3      	cmp	r3, r6
 801b9fe:	d109      	bne.n	801ba14 <__ieee754_rem_pio2+0x104>
 801ba00:	ee16 3a90 	vmov	r3, s13
 801ba04:	f3c3 530a 	ubfx	r3, r3, #20, #11
 801ba08:	ebc3 5316 	rsb	r3, r3, r6, lsr #20
 801ba0c:	2b10      	cmp	r3, #16
 801ba0e:	ea4f 5226 	mov.w	r2, r6, asr #20
 801ba12:	dc02      	bgt.n	801ba1a <__ieee754_rem_pio2+0x10a>
 801ba14:	ed84 6b00 	vstr	d6, [r4]
 801ba18:	e01a      	b.n	801ba50 <__ieee754_rem_pio2+0x140>
 801ba1a:	ed9f 3b4d 	vldr	d3, [pc, #308]	@ 801bb50 <__ieee754_rem_pio2+0x240>
 801ba1e:	eeb0 6b40 	vmov.f64	d6, d0
 801ba22:	eea4 6b03 	vfma.f64	d6, d4, d3
 801ba26:	ee30 7b46 	vsub.f64	d7, d0, d6
 801ba2a:	eea4 7b03 	vfma.f64	d7, d4, d3
 801ba2e:	ed9f 3b4a 	vldr	d3, [pc, #296]	@ 801bb58 <__ieee754_rem_pio2+0x248>
 801ba32:	ee95 7b03 	vfnms.f64	d7, d5, d3
 801ba36:	ee36 3b47 	vsub.f64	d3, d6, d7
 801ba3a:	ee13 3a90 	vmov	r3, s7
 801ba3e:	f3c3 530a 	ubfx	r3, r3, #20, #11
 801ba42:	1ad3      	subs	r3, r2, r3
 801ba44:	2b31      	cmp	r3, #49	@ 0x31
 801ba46:	dc17      	bgt.n	801ba78 <__ieee754_rem_pio2+0x168>
 801ba48:	eeb0 0b46 	vmov.f64	d0, d6
 801ba4c:	ed84 3b00 	vstr	d3, [r4]
 801ba50:	ed94 6b00 	vldr	d6, [r4]
 801ba54:	2d00      	cmp	r5, #0
 801ba56:	ee30 0b46 	vsub.f64	d0, d0, d6
 801ba5a:	ee30 0b47 	vsub.f64	d0, d0, d7
 801ba5e:	ed84 0b02 	vstr	d0, [r4, #8]
 801ba62:	da85      	bge.n	801b970 <__ieee754_rem_pio2+0x60>
 801ba64:	eeb1 6b46 	vneg.f64	d6, d6
 801ba68:	eeb1 0b40 	vneg.f64	d0, d0
 801ba6c:	ed84 6b00 	vstr	d6, [r4]
 801ba70:	ed84 0b02 	vstr	d0, [r4, #8]
 801ba74:	4240      	negs	r0, r0
 801ba76:	e77b      	b.n	801b970 <__ieee754_rem_pio2+0x60>
 801ba78:	ed9f 7b3b 	vldr	d7, [pc, #236]	@ 801bb68 <__ieee754_rem_pio2+0x258>
 801ba7c:	eeb0 0b46 	vmov.f64	d0, d6
 801ba80:	eea4 0b07 	vfma.f64	d0, d4, d7
 801ba84:	ee36 6b40 	vsub.f64	d6, d6, d0
 801ba88:	eea4 6b07 	vfma.f64	d6, d4, d7
 801ba8c:	ed9f 4b38 	vldr	d4, [pc, #224]	@ 801bb70 <__ieee754_rem_pio2+0x260>
 801ba90:	eeb0 7b46 	vmov.f64	d7, d6
 801ba94:	ee95 7b04 	vfnms.f64	d7, d5, d4
 801ba98:	ee30 6b47 	vsub.f64	d6, d0, d7
 801ba9c:	e7ba      	b.n	801ba14 <__ieee754_rem_pio2+0x104>
 801ba9e:	4b3c      	ldr	r3, [pc, #240]	@ (801bb90 <__ieee754_rem_pio2+0x280>)
 801baa0:	429e      	cmp	r6, r3
 801baa2:	d906      	bls.n	801bab2 <__ieee754_rem_pio2+0x1a2>
 801baa4:	ee30 7b40 	vsub.f64	d7, d0, d0
 801baa8:	ed80 7b02 	vstr	d7, [r0, #8]
 801baac:	ed80 7b00 	vstr	d7, [r0]
 801bab0:	e740      	b.n	801b934 <__ieee754_rem_pio2+0x24>
 801bab2:	ee10 3a10 	vmov	r3, s0
 801bab6:	1532      	asrs	r2, r6, #20
 801bab8:	f2a2 4216 	subw	r2, r2, #1046	@ 0x416
 801babc:	4618      	mov	r0, r3
 801babe:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 801bac2:	ec41 0b17 	vmov	d7, r0, r1
 801bac6:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 801baca:	ed9f 5b2b 	vldr	d5, [pc, #172]	@ 801bb78 <__ieee754_rem_pio2+0x268>
 801bace:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 801bad2:	ee37 7b46 	vsub.f64	d7, d7, d6
 801bad6:	ed8d 6b02 	vstr	d6, [sp, #8]
 801bada:	ee27 7b05 	vmul.f64	d7, d7, d5
 801bade:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 801bae2:	a808      	add	r0, sp, #32
 801bae4:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 801bae8:	ee37 7b46 	vsub.f64	d7, d7, d6
 801baec:	ed8d 6b04 	vstr	d6, [sp, #16]
 801baf0:	ee27 7b05 	vmul.f64	d7, d7, d5
 801baf4:	ed8d 7b06 	vstr	d7, [sp, #24]
 801baf8:	2103      	movs	r1, #3
 801bafa:	ed30 7b02 	vldmdb	r0!, {d7}
 801bafe:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801bb02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bb06:	460b      	mov	r3, r1
 801bb08:	f101 31ff 	add.w	r1, r1, #4294967295	@ 0xffffffff
 801bb0c:	d0f5      	beq.n	801bafa <__ieee754_rem_pio2+0x1ea>
 801bb0e:	4921      	ldr	r1, [pc, #132]	@ (801bb94 <__ieee754_rem_pio2+0x284>)
 801bb10:	9101      	str	r1, [sp, #4]
 801bb12:	2102      	movs	r1, #2
 801bb14:	9100      	str	r1, [sp, #0]
 801bb16:	a802      	add	r0, sp, #8
 801bb18:	4621      	mov	r1, r4
 801bb1a:	f000 f83d 	bl	801bb98 <__kernel_rem_pio2>
 801bb1e:	2d00      	cmp	r5, #0
 801bb20:	f6bf af26 	bge.w	801b970 <__ieee754_rem_pio2+0x60>
 801bb24:	ed94 7b00 	vldr	d7, [r4]
 801bb28:	eeb1 7b47 	vneg.f64	d7, d7
 801bb2c:	ed84 7b00 	vstr	d7, [r4]
 801bb30:	ed94 7b02 	vldr	d7, [r4, #8]
 801bb34:	eeb1 7b47 	vneg.f64	d7, d7
 801bb38:	ed84 7b02 	vstr	d7, [r4, #8]
 801bb3c:	e79a      	b.n	801ba74 <__ieee754_rem_pio2+0x164>
 801bb3e:	bf00      	nop
 801bb40:	54400000 	.word	0x54400000
 801bb44:	3ff921fb 	.word	0x3ff921fb
 801bb48:	1a626331 	.word	0x1a626331
 801bb4c:	3dd0b461 	.word	0x3dd0b461
 801bb50:	1a600000 	.word	0x1a600000
 801bb54:	3dd0b461 	.word	0x3dd0b461
 801bb58:	2e037073 	.word	0x2e037073
 801bb5c:	3ba3198a 	.word	0x3ba3198a
 801bb60:	6dc9c883 	.word	0x6dc9c883
 801bb64:	3fe45f30 	.word	0x3fe45f30
 801bb68:	2e000000 	.word	0x2e000000
 801bb6c:	3ba3198a 	.word	0x3ba3198a
 801bb70:	252049c1 	.word	0x252049c1
 801bb74:	397b839a 	.word	0x397b839a
 801bb78:	00000000 	.word	0x00000000
 801bb7c:	41700000 	.word	0x41700000
 801bb80:	3fe921fb 	.word	0x3fe921fb
 801bb84:	4002d97b 	.word	0x4002d97b
 801bb88:	413921fb 	.word	0x413921fb
 801bb8c:	0801f6b0 	.word	0x0801f6b0
 801bb90:	7fefffff 	.word	0x7fefffff
 801bb94:	0801f730 	.word	0x0801f730

0801bb98 <__kernel_rem_pio2>:
 801bb98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bb9c:	ed2d 8b06 	vpush	{d8-d10}
 801bba0:	f5ad 7d13 	sub.w	sp, sp, #588	@ 0x24c
 801bba4:	469b      	mov	fp, r3
 801bba6:	460f      	mov	r7, r1
 801bba8:	4bb9      	ldr	r3, [pc, #740]	@ (801be90 <__kernel_rem_pio2+0x2f8>)
 801bbaa:	99a2      	ldr	r1, [sp, #648]	@ 0x288
 801bbac:	9ea3      	ldr	r6, [sp, #652]	@ 0x28c
 801bbae:	f853 9021 	ldr.w	r9, [r3, r1, lsl #2]
 801bbb2:	9001      	str	r0, [sp, #4]
 801bbb4:	f112 0f14 	cmn.w	r2, #20
 801bbb8:	bfa8      	it	ge
 801bbba:	1ed3      	subge	r3, r2, #3
 801bbbc:	f10b 3aff 	add.w	sl, fp, #4294967295	@ 0xffffffff
 801bbc0:	bfb8      	it	lt
 801bbc2:	2300      	movlt	r3, #0
 801bbc4:	f06f 0517 	mvn.w	r5, #23
 801bbc8:	ed9f 6bab 	vldr	d6, [pc, #684]	@ 801be78 <__kernel_rem_pio2+0x2e0>
 801bbcc:	bfa4      	itt	ge
 801bbce:	2018      	movge	r0, #24
 801bbd0:	fb93 f3f0 	sdivge	r3, r3, r0
 801bbd4:	fb03 5505 	mla	r5, r3, r5, r5
 801bbd8:	eba3 040a 	sub.w	r4, r3, sl
 801bbdc:	4415      	add	r5, r2
 801bbde:	eb09 0c0a 	add.w	ip, r9, sl
 801bbe2:	a81a      	add	r0, sp, #104	@ 0x68
 801bbe4:	eb06 0e84 	add.w	lr, r6, r4, lsl #2
 801bbe8:	2200      	movs	r2, #0
 801bbea:	4562      	cmp	r2, ip
 801bbec:	dd0e      	ble.n	801bc0c <__kernel_rem_pio2+0x74>
 801bbee:	aa1a      	add	r2, sp, #104	@ 0x68
 801bbf0:	eb02 02cb 	add.w	r2, r2, fp, lsl #3
 801bbf4:	f50d 78d4 	add.w	r8, sp, #424	@ 0x1a8
 801bbf8:	2400      	movs	r4, #0
 801bbfa:	454c      	cmp	r4, r9
 801bbfc:	dc23      	bgt.n	801bc46 <__kernel_rem_pio2+0xae>
 801bbfe:	ed9f 7b9e 	vldr	d7, [pc, #632]	@ 801be78 <__kernel_rem_pio2+0x2e0>
 801bc02:	f8dd e004 	ldr.w	lr, [sp, #4]
 801bc06:	4694      	mov	ip, r2
 801bc08:	2000      	movs	r0, #0
 801bc0a:	e015      	b.n	801bc38 <__kernel_rem_pio2+0xa0>
 801bc0c:	42d4      	cmn	r4, r2
 801bc0e:	d409      	bmi.n	801bc24 <__kernel_rem_pio2+0x8c>
 801bc10:	f85e 1022 	ldr.w	r1, [lr, r2, lsl #2]
 801bc14:	ee07 1a90 	vmov	s15, r1
 801bc18:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801bc1c:	eca0 7b02 	vstmia	r0!, {d7}
 801bc20:	3201      	adds	r2, #1
 801bc22:	e7e2      	b.n	801bbea <__kernel_rem_pio2+0x52>
 801bc24:	eeb0 7b46 	vmov.f64	d7, d6
 801bc28:	e7f8      	b.n	801bc1c <__kernel_rem_pio2+0x84>
 801bc2a:	ecbe 5b02 	vldmia	lr!, {d5}
 801bc2e:	ed3c 6b02 	vldmdb	ip!, {d6}
 801bc32:	3001      	adds	r0, #1
 801bc34:	eea5 7b06 	vfma.f64	d7, d5, d6
 801bc38:	4550      	cmp	r0, sl
 801bc3a:	ddf6      	ble.n	801bc2a <__kernel_rem_pio2+0x92>
 801bc3c:	eca8 7b02 	vstmia	r8!, {d7}
 801bc40:	3401      	adds	r4, #1
 801bc42:	3208      	adds	r2, #8
 801bc44:	e7d9      	b.n	801bbfa <__kernel_rem_pio2+0x62>
 801bc46:	aa06      	add	r2, sp, #24
 801bc48:	ed9f 9b8d 	vldr	d9, [pc, #564]	@ 801be80 <__kernel_rem_pio2+0x2e8>
 801bc4c:	ed9f ab8e 	vldr	d10, [pc, #568]	@ 801be88 <__kernel_rem_pio2+0x2f0>
 801bc50:	eb02 0289 	add.w	r2, r2, r9, lsl #2
 801bc54:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 801bc58:	9203      	str	r2, [sp, #12]
 801bc5a:	9302      	str	r3, [sp, #8]
 801bc5c:	464c      	mov	r4, r9
 801bc5e:	00e3      	lsls	r3, r4, #3
 801bc60:	9304      	str	r3, [sp, #16]
 801bc62:	ab92      	add	r3, sp, #584	@ 0x248
 801bc64:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801bc68:	ed13 0b28 	vldr	d0, [r3, #-160]	@ 0xffffff60
 801bc6c:	aa6a      	add	r2, sp, #424	@ 0x1a8
 801bc6e:	ab06      	add	r3, sp, #24
 801bc70:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 801bc74:	461e      	mov	r6, r3
 801bc76:	4620      	mov	r0, r4
 801bc78:	2800      	cmp	r0, #0
 801bc7a:	dc4a      	bgt.n	801bd12 <__kernel_rem_pio2+0x17a>
 801bc7c:	4628      	mov	r0, r5
 801bc7e:	9305      	str	r3, [sp, #20]
 801bc80:	f000 fcae 	bl	801c5e0 <scalbn>
 801bc84:	eeb0 8b40 	vmov.f64	d8, d0
 801bc88:	eeb4 0b00 	vmov.f64	d0, #64	@ 0x3e000000  0.125
 801bc8c:	ee28 0b00 	vmul.f64	d0, d8, d0
 801bc90:	f000 fd22 	bl	801c6d8 <floor>
 801bc94:	eeb2 7b00 	vmov.f64	d7, #32	@ 0x41000000  8.0
 801bc98:	eea0 8b47 	vfms.f64	d8, d0, d7
 801bc9c:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 801bca0:	2d00      	cmp	r5, #0
 801bca2:	ee17 8a90 	vmov	r8, s15
 801bca6:	9b05      	ldr	r3, [sp, #20]
 801bca8:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801bcac:	ee38 8b47 	vsub.f64	d8, d8, d7
 801bcb0:	dd41      	ble.n	801bd36 <__kernel_rem_pio2+0x19e>
 801bcb2:	1e60      	subs	r0, r4, #1
 801bcb4:	aa06      	add	r2, sp, #24
 801bcb6:	f1c5 0c18 	rsb	ip, r5, #24
 801bcba:	f852 6020 	ldr.w	r6, [r2, r0, lsl #2]
 801bcbe:	fa46 f20c 	asr.w	r2, r6, ip
 801bcc2:	4490      	add	r8, r2
 801bcc4:	fa02 f20c 	lsl.w	r2, r2, ip
 801bcc8:	1ab6      	subs	r6, r6, r2
 801bcca:	aa06      	add	r2, sp, #24
 801bccc:	f842 6020 	str.w	r6, [r2, r0, lsl #2]
 801bcd0:	f1c5 0217 	rsb	r2, r5, #23
 801bcd4:	4116      	asrs	r6, r2
 801bcd6:	2e00      	cmp	r6, #0
 801bcd8:	dd3c      	ble.n	801bd54 <__kernel_rem_pio2+0x1bc>
 801bcda:	f04f 0c00 	mov.w	ip, #0
 801bcde:	f108 0801 	add.w	r8, r8, #1
 801bce2:	4660      	mov	r0, ip
 801bce4:	f06f 4e7f 	mvn.w	lr, #4278190080	@ 0xff000000
 801bce8:	4564      	cmp	r4, ip
 801bcea:	dc66      	bgt.n	801bdba <__kernel_rem_pio2+0x222>
 801bcec:	2d00      	cmp	r5, #0
 801bcee:	dd03      	ble.n	801bcf8 <__kernel_rem_pio2+0x160>
 801bcf0:	2d01      	cmp	r5, #1
 801bcf2:	d072      	beq.n	801bdda <__kernel_rem_pio2+0x242>
 801bcf4:	2d02      	cmp	r5, #2
 801bcf6:	d07a      	beq.n	801bdee <__kernel_rem_pio2+0x256>
 801bcf8:	2e02      	cmp	r6, #2
 801bcfa:	d12b      	bne.n	801bd54 <__kernel_rem_pio2+0x1bc>
 801bcfc:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 801bd00:	ee30 8b48 	vsub.f64	d8, d0, d8
 801bd04:	b330      	cbz	r0, 801bd54 <__kernel_rem_pio2+0x1bc>
 801bd06:	4628      	mov	r0, r5
 801bd08:	f000 fc6a 	bl	801c5e0 <scalbn>
 801bd0c:	ee38 8b40 	vsub.f64	d8, d8, d0
 801bd10:	e020      	b.n	801bd54 <__kernel_rem_pio2+0x1bc>
 801bd12:	ee20 7b09 	vmul.f64	d7, d0, d9
 801bd16:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 801bd1a:	3801      	subs	r0, #1
 801bd1c:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 801bd20:	eea7 0b4a 	vfms.f64	d0, d7, d10
 801bd24:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 801bd28:	eca6 0a01 	vstmia	r6!, {s0}
 801bd2c:	ed32 0b02 	vldmdb	r2!, {d0}
 801bd30:	ee37 0b00 	vadd.f64	d0, d7, d0
 801bd34:	e7a0      	b.n	801bc78 <__kernel_rem_pio2+0xe0>
 801bd36:	d105      	bne.n	801bd44 <__kernel_rem_pio2+0x1ac>
 801bd38:	1e62      	subs	r2, r4, #1
 801bd3a:	a906      	add	r1, sp, #24
 801bd3c:	f851 6022 	ldr.w	r6, [r1, r2, lsl #2]
 801bd40:	15f6      	asrs	r6, r6, #23
 801bd42:	e7c8      	b.n	801bcd6 <__kernel_rem_pio2+0x13e>
 801bd44:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 801bd48:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801bd4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bd50:	da31      	bge.n	801bdb6 <__kernel_rem_pio2+0x21e>
 801bd52:	2600      	movs	r6, #0
 801bd54:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801bd58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bd5c:	f040 809c 	bne.w	801be98 <__kernel_rem_pio2+0x300>
 801bd60:	1e62      	subs	r2, r4, #1
 801bd62:	2000      	movs	r0, #0
 801bd64:	454a      	cmp	r2, r9
 801bd66:	da49      	bge.n	801bdfc <__kernel_rem_pio2+0x264>
 801bd68:	2800      	cmp	r0, #0
 801bd6a:	d062      	beq.n	801be32 <__kernel_rem_pio2+0x29a>
 801bd6c:	3c01      	subs	r4, #1
 801bd6e:	ab06      	add	r3, sp, #24
 801bd70:	3d18      	subs	r5, #24
 801bd72:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 801bd76:	2b00      	cmp	r3, #0
 801bd78:	d0f8      	beq.n	801bd6c <__kernel_rem_pio2+0x1d4>
 801bd7a:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 801bd7e:	4628      	mov	r0, r5
 801bd80:	f000 fc2e 	bl	801c5e0 <scalbn>
 801bd84:	ed9f 6b3e 	vldr	d6, [pc, #248]	@ 801be80 <__kernel_rem_pio2+0x2e8>
 801bd88:	1c62      	adds	r2, r4, #1
 801bd8a:	a96a      	add	r1, sp, #424	@ 0x1a8
 801bd8c:	00d3      	lsls	r3, r2, #3
 801bd8e:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 801bd92:	4622      	mov	r2, r4
 801bd94:	2a00      	cmp	r2, #0
 801bd96:	f280 80a9 	bge.w	801beec <__kernel_rem_pio2+0x354>
 801bd9a:	4622      	mov	r2, r4
 801bd9c:	2a00      	cmp	r2, #0
 801bd9e:	f2c0 80c7 	blt.w	801bf30 <__kernel_rem_pio2+0x398>
 801bda2:	a96a      	add	r1, sp, #424	@ 0x1a8
 801bda4:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 801bda8:	ed9f 7b33 	vldr	d7, [pc, #204]	@ 801be78 <__kernel_rem_pio2+0x2e0>
 801bdac:	f8df c0e4 	ldr.w	ip, [pc, #228]	@ 801be94 <__kernel_rem_pio2+0x2fc>
 801bdb0:	2000      	movs	r0, #0
 801bdb2:	1aa1      	subs	r1, r4, r2
 801bdb4:	e0b1      	b.n	801bf1a <__kernel_rem_pio2+0x382>
 801bdb6:	2602      	movs	r6, #2
 801bdb8:	e78f      	b.n	801bcda <__kernel_rem_pio2+0x142>
 801bdba:	f853 2b04 	ldr.w	r2, [r3], #4
 801bdbe:	b948      	cbnz	r0, 801bdd4 <__kernel_rem_pio2+0x23c>
 801bdc0:	b122      	cbz	r2, 801bdcc <__kernel_rem_pio2+0x234>
 801bdc2:	f1c2 7280 	rsb	r2, r2, #16777216	@ 0x1000000
 801bdc6:	f843 2c04 	str.w	r2, [r3, #-4]
 801bdca:	2201      	movs	r2, #1
 801bdcc:	f10c 0c01 	add.w	ip, ip, #1
 801bdd0:	4610      	mov	r0, r2
 801bdd2:	e789      	b.n	801bce8 <__kernel_rem_pio2+0x150>
 801bdd4:	ebae 0202 	sub.w	r2, lr, r2
 801bdd8:	e7f5      	b.n	801bdc6 <__kernel_rem_pio2+0x22e>
 801bdda:	1e62      	subs	r2, r4, #1
 801bddc:	ab06      	add	r3, sp, #24
 801bdde:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801bde2:	f3c3 0316 	ubfx	r3, r3, #0, #23
 801bde6:	a906      	add	r1, sp, #24
 801bde8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 801bdec:	e784      	b.n	801bcf8 <__kernel_rem_pio2+0x160>
 801bdee:	1e62      	subs	r2, r4, #1
 801bdf0:	ab06      	add	r3, sp, #24
 801bdf2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801bdf6:	f3c3 0315 	ubfx	r3, r3, #0, #22
 801bdfa:	e7f4      	b.n	801bde6 <__kernel_rem_pio2+0x24e>
 801bdfc:	ab06      	add	r3, sp, #24
 801bdfe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801be02:	3a01      	subs	r2, #1
 801be04:	4318      	orrs	r0, r3
 801be06:	e7ad      	b.n	801bd64 <__kernel_rem_pio2+0x1cc>
 801be08:	3301      	adds	r3, #1
 801be0a:	f852 0d04 	ldr.w	r0, [r2, #-4]!
 801be0e:	2800      	cmp	r0, #0
 801be10:	d0fa      	beq.n	801be08 <__kernel_rem_pio2+0x270>
 801be12:	9a04      	ldr	r2, [sp, #16]
 801be14:	f502 7212 	add.w	r2, r2, #584	@ 0x248
 801be18:	446a      	add	r2, sp
 801be1a:	eb04 000b 	add.w	r0, r4, fp
 801be1e:	a91a      	add	r1, sp, #104	@ 0x68
 801be20:	1c66      	adds	r6, r4, #1
 801be22:	3a98      	subs	r2, #152	@ 0x98
 801be24:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 801be28:	4423      	add	r3, r4
 801be2a:	42b3      	cmp	r3, r6
 801be2c:	da04      	bge.n	801be38 <__kernel_rem_pio2+0x2a0>
 801be2e:	461c      	mov	r4, r3
 801be30:	e715      	b.n	801bc5e <__kernel_rem_pio2+0xc6>
 801be32:	9a03      	ldr	r2, [sp, #12]
 801be34:	2301      	movs	r3, #1
 801be36:	e7e8      	b.n	801be0a <__kernel_rem_pio2+0x272>
 801be38:	9902      	ldr	r1, [sp, #8]
 801be3a:	f8dd c004 	ldr.w	ip, [sp, #4]
 801be3e:	f851 1026 	ldr.w	r1, [r1, r6, lsl #2]
 801be42:	9104      	str	r1, [sp, #16]
 801be44:	ee07 1a90 	vmov	s15, r1
 801be48:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801be4c:	2400      	movs	r4, #0
 801be4e:	eca0 7b02 	vstmia	r0!, {d7}
 801be52:	ed9f 7b09 	vldr	d7, [pc, #36]	@ 801be78 <__kernel_rem_pio2+0x2e0>
 801be56:	4686      	mov	lr, r0
 801be58:	4554      	cmp	r4, sl
 801be5a:	dd03      	ble.n	801be64 <__kernel_rem_pio2+0x2cc>
 801be5c:	eca2 7b02 	vstmia	r2!, {d7}
 801be60:	3601      	adds	r6, #1
 801be62:	e7e2      	b.n	801be2a <__kernel_rem_pio2+0x292>
 801be64:	ecbc 5b02 	vldmia	ip!, {d5}
 801be68:	ed3e 6b02 	vldmdb	lr!, {d6}
 801be6c:	3401      	adds	r4, #1
 801be6e:	eea5 7b06 	vfma.f64	d7, d5, d6
 801be72:	e7f1      	b.n	801be58 <__kernel_rem_pio2+0x2c0>
 801be74:	f3af 8000 	nop.w
	...
 801be84:	3e700000 	.word	0x3e700000
 801be88:	00000000 	.word	0x00000000
 801be8c:	41700000 	.word	0x41700000
 801be90:	0801f878 	.word	0x0801f878
 801be94:	0801f838 	.word	0x0801f838
 801be98:	4268      	negs	r0, r5
 801be9a:	eeb0 0b48 	vmov.f64	d0, d8
 801be9e:	f000 fb9f 	bl	801c5e0 <scalbn>
 801bea2:	ed9f 6b71 	vldr	d6, [pc, #452]	@ 801c068 <__kernel_rem_pio2+0x4d0>
 801bea6:	eeb4 0bc6 	vcmpe.f64	d0, d6
 801beaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801beae:	db17      	blt.n	801bee0 <__kernel_rem_pio2+0x348>
 801beb0:	ed9f 7b6f 	vldr	d7, [pc, #444]	@ 801c070 <__kernel_rem_pio2+0x4d8>
 801beb4:	ee20 7b07 	vmul.f64	d7, d0, d7
 801beb8:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 801bebc:	aa06      	add	r2, sp, #24
 801bebe:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 801bec2:	eea5 0b46 	vfms.f64	d0, d5, d6
 801bec6:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 801beca:	3518      	adds	r5, #24
 801becc:	ee10 3a10 	vmov	r3, s0
 801bed0:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 801bed4:	ee17 3a10 	vmov	r3, s14
 801bed8:	3401      	adds	r4, #1
 801beda:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 801bede:	e74c      	b.n	801bd7a <__kernel_rem_pio2+0x1e2>
 801bee0:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 801bee4:	aa06      	add	r2, sp, #24
 801bee6:	ee10 3a10 	vmov	r3, s0
 801beea:	e7f6      	b.n	801beda <__kernel_rem_pio2+0x342>
 801beec:	a806      	add	r0, sp, #24
 801beee:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 801bef2:	9001      	str	r0, [sp, #4]
 801bef4:	ee07 0a90 	vmov	s15, r0
 801bef8:	3a01      	subs	r2, #1
 801befa:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801befe:	ee27 7b00 	vmul.f64	d7, d7, d0
 801bf02:	ee20 0b06 	vmul.f64	d0, d0, d6
 801bf06:	ed21 7b02 	vstmdb	r1!, {d7}
 801bf0a:	e743      	b.n	801bd94 <__kernel_rem_pio2+0x1fc>
 801bf0c:	ecbc 5b02 	vldmia	ip!, {d5}
 801bf10:	ecb5 6b02 	vldmia	r5!, {d6}
 801bf14:	3001      	adds	r0, #1
 801bf16:	eea5 7b06 	vfma.f64	d7, d5, d6
 801bf1a:	4548      	cmp	r0, r9
 801bf1c:	dc01      	bgt.n	801bf22 <__kernel_rem_pio2+0x38a>
 801bf1e:	4288      	cmp	r0, r1
 801bf20:	ddf4      	ble.n	801bf0c <__kernel_rem_pio2+0x374>
 801bf22:	a842      	add	r0, sp, #264	@ 0x108
 801bf24:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 801bf28:	ed81 7b00 	vstr	d7, [r1]
 801bf2c:	3a01      	subs	r2, #1
 801bf2e:	e735      	b.n	801bd9c <__kernel_rem_pio2+0x204>
 801bf30:	9aa2      	ldr	r2, [sp, #648]	@ 0x288
 801bf32:	2a02      	cmp	r2, #2
 801bf34:	dc0a      	bgt.n	801bf4c <__kernel_rem_pio2+0x3b4>
 801bf36:	2a00      	cmp	r2, #0
 801bf38:	dc29      	bgt.n	801bf8e <__kernel_rem_pio2+0x3f6>
 801bf3a:	d042      	beq.n	801bfc2 <__kernel_rem_pio2+0x42a>
 801bf3c:	f008 0007 	and.w	r0, r8, #7
 801bf40:	f50d 7d13 	add.w	sp, sp, #588	@ 0x24c
 801bf44:	ecbd 8b06 	vpop	{d8-d10}
 801bf48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bf4c:	9aa2      	ldr	r2, [sp, #648]	@ 0x288
 801bf4e:	2a03      	cmp	r2, #3
 801bf50:	d1f4      	bne.n	801bf3c <__kernel_rem_pio2+0x3a4>
 801bf52:	a942      	add	r1, sp, #264	@ 0x108
 801bf54:	f1a3 0208 	sub.w	r2, r3, #8
 801bf58:	440a      	add	r2, r1
 801bf5a:	4611      	mov	r1, r2
 801bf5c:	4620      	mov	r0, r4
 801bf5e:	2800      	cmp	r0, #0
 801bf60:	dc50      	bgt.n	801c004 <__kernel_rem_pio2+0x46c>
 801bf62:	4621      	mov	r1, r4
 801bf64:	2901      	cmp	r1, #1
 801bf66:	dc5d      	bgt.n	801c024 <__kernel_rem_pio2+0x48c>
 801bf68:	ed9f 7b43 	vldr	d7, [pc, #268]	@ 801c078 <__kernel_rem_pio2+0x4e0>
 801bf6c:	aa42      	add	r2, sp, #264	@ 0x108
 801bf6e:	4413      	add	r3, r2
 801bf70:	2c01      	cmp	r4, #1
 801bf72:	dc67      	bgt.n	801c044 <__kernel_rem_pio2+0x4ac>
 801bf74:	ed9d 5b42 	vldr	d5, [sp, #264]	@ 0x108
 801bf78:	ed9d 6b44 	vldr	d6, [sp, #272]	@ 0x110
 801bf7c:	2e00      	cmp	r6, #0
 801bf7e:	d167      	bne.n	801c050 <__kernel_rem_pio2+0x4b8>
 801bf80:	ed87 5b00 	vstr	d5, [r7]
 801bf84:	ed87 6b02 	vstr	d6, [r7, #8]
 801bf88:	ed87 7b04 	vstr	d7, [r7, #16]
 801bf8c:	e7d6      	b.n	801bf3c <__kernel_rem_pio2+0x3a4>
 801bf8e:	ed9f 6b3a 	vldr	d6, [pc, #232]	@ 801c078 <__kernel_rem_pio2+0x4e0>
 801bf92:	aa42      	add	r2, sp, #264	@ 0x108
 801bf94:	4413      	add	r3, r2
 801bf96:	4622      	mov	r2, r4
 801bf98:	2a00      	cmp	r2, #0
 801bf9a:	da24      	bge.n	801bfe6 <__kernel_rem_pio2+0x44e>
 801bf9c:	b34e      	cbz	r6, 801bff2 <__kernel_rem_pio2+0x45a>
 801bf9e:	eeb1 7b46 	vneg.f64	d7, d6
 801bfa2:	ed87 7b00 	vstr	d7, [r7]
 801bfa6:	ed9d 7b42 	vldr	d7, [sp, #264]	@ 0x108
 801bfaa:	aa44      	add	r2, sp, #272	@ 0x110
 801bfac:	2301      	movs	r3, #1
 801bfae:	ee37 7b46 	vsub.f64	d7, d7, d6
 801bfb2:	429c      	cmp	r4, r3
 801bfb4:	da20      	bge.n	801bff8 <__kernel_rem_pio2+0x460>
 801bfb6:	b10e      	cbz	r6, 801bfbc <__kernel_rem_pio2+0x424>
 801bfb8:	eeb1 7b47 	vneg.f64	d7, d7
 801bfbc:	ed87 7b02 	vstr	d7, [r7, #8]
 801bfc0:	e7bc      	b.n	801bf3c <__kernel_rem_pio2+0x3a4>
 801bfc2:	ed9f 7b2d 	vldr	d7, [pc, #180]	@ 801c078 <__kernel_rem_pio2+0x4e0>
 801bfc6:	aa42      	add	r2, sp, #264	@ 0x108
 801bfc8:	4413      	add	r3, r2
 801bfca:	2c00      	cmp	r4, #0
 801bfcc:	da05      	bge.n	801bfda <__kernel_rem_pio2+0x442>
 801bfce:	b10e      	cbz	r6, 801bfd4 <__kernel_rem_pio2+0x43c>
 801bfd0:	eeb1 7b47 	vneg.f64	d7, d7
 801bfd4:	ed87 7b00 	vstr	d7, [r7]
 801bfd8:	e7b0      	b.n	801bf3c <__kernel_rem_pio2+0x3a4>
 801bfda:	ed33 6b02 	vldmdb	r3!, {d6}
 801bfde:	3c01      	subs	r4, #1
 801bfe0:	ee37 7b06 	vadd.f64	d7, d7, d6
 801bfe4:	e7f1      	b.n	801bfca <__kernel_rem_pio2+0x432>
 801bfe6:	ed33 7b02 	vldmdb	r3!, {d7}
 801bfea:	3a01      	subs	r2, #1
 801bfec:	ee36 6b07 	vadd.f64	d6, d6, d7
 801bff0:	e7d2      	b.n	801bf98 <__kernel_rem_pio2+0x400>
 801bff2:	eeb0 7b46 	vmov.f64	d7, d6
 801bff6:	e7d4      	b.n	801bfa2 <__kernel_rem_pio2+0x40a>
 801bff8:	ecb2 6b02 	vldmia	r2!, {d6}
 801bffc:	3301      	adds	r3, #1
 801bffe:	ee37 7b06 	vadd.f64	d7, d7, d6
 801c002:	e7d6      	b.n	801bfb2 <__kernel_rem_pio2+0x41a>
 801c004:	ed31 7b02 	vldmdb	r1!, {d7}
 801c008:	ed91 5b02 	vldr	d5, [r1, #8]
 801c00c:	3801      	subs	r0, #1
 801c00e:	ee37 6b05 	vadd.f64	d6, d7, d5
 801c012:	ee37 7b46 	vsub.f64	d7, d7, d6
 801c016:	ed81 6b00 	vstr	d6, [r1]
 801c01a:	ee37 7b05 	vadd.f64	d7, d7, d5
 801c01e:	ed81 7b02 	vstr	d7, [r1, #8]
 801c022:	e79c      	b.n	801bf5e <__kernel_rem_pio2+0x3c6>
 801c024:	ed32 7b02 	vldmdb	r2!, {d7}
 801c028:	ed92 5b02 	vldr	d5, [r2, #8]
 801c02c:	3901      	subs	r1, #1
 801c02e:	ee37 6b05 	vadd.f64	d6, d7, d5
 801c032:	ee37 7b46 	vsub.f64	d7, d7, d6
 801c036:	ed82 6b00 	vstr	d6, [r2]
 801c03a:	ee37 7b05 	vadd.f64	d7, d7, d5
 801c03e:	ed82 7b02 	vstr	d7, [r2, #8]
 801c042:	e78f      	b.n	801bf64 <__kernel_rem_pio2+0x3cc>
 801c044:	ed33 6b02 	vldmdb	r3!, {d6}
 801c048:	3c01      	subs	r4, #1
 801c04a:	ee37 7b06 	vadd.f64	d7, d7, d6
 801c04e:	e78f      	b.n	801bf70 <__kernel_rem_pio2+0x3d8>
 801c050:	eeb1 5b45 	vneg.f64	d5, d5
 801c054:	eeb1 6b46 	vneg.f64	d6, d6
 801c058:	ed87 5b00 	vstr	d5, [r7]
 801c05c:	eeb1 7b47 	vneg.f64	d7, d7
 801c060:	ed87 6b02 	vstr	d6, [r7, #8]
 801c064:	e790      	b.n	801bf88 <__kernel_rem_pio2+0x3f0>
 801c066:	bf00      	nop
 801c068:	00000000 	.word	0x00000000
 801c06c:	41700000 	.word	0x41700000
 801c070:	00000000 	.word	0x00000000
 801c074:	3e700000 	.word	0x3e700000
	...

0801c080 <__kernel_cos>:
 801c080:	eeb0 5b40 	vmov.f64	d5, d0
 801c084:	ee15 1a90 	vmov	r1, s11
 801c088:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 801c08c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 801c090:	f1b1 5f79 	cmp.w	r1, #1044381696	@ 0x3e400000
 801c094:	d204      	bcs.n	801c0a0 <__kernel_cos+0x20>
 801c096:	eefd 7bc5 	vcvt.s32.f64	s15, d5
 801c09a:	ee17 3a90 	vmov	r3, s15
 801c09e:	b343      	cbz	r3, 801c0f2 <__kernel_cos+0x72>
 801c0a0:	ee25 6b05 	vmul.f64	d6, d5, d5
 801c0a4:	ee21 1b45 	vnmul.f64	d1, d1, d5
 801c0a8:	ed9f 7b1b 	vldr	d7, [pc, #108]	@ 801c118 <__kernel_cos+0x98>
 801c0ac:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 801c120 <__kernel_cos+0xa0>
 801c0b0:	eea6 4b07 	vfma.f64	d4, d6, d7
 801c0b4:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 801c128 <__kernel_cos+0xa8>
 801c0b8:	eea4 7b06 	vfma.f64	d7, d4, d6
 801c0bc:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 801c130 <__kernel_cos+0xb0>
 801c0c0:	eea7 4b06 	vfma.f64	d4, d7, d6
 801c0c4:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 801c138 <__kernel_cos+0xb8>
 801c0c8:	4b1f      	ldr	r3, [pc, #124]	@ (801c148 <__kernel_cos+0xc8>)
 801c0ca:	eea4 7b06 	vfma.f64	d7, d4, d6
 801c0ce:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 801c140 <__kernel_cos+0xc0>
 801c0d2:	4299      	cmp	r1, r3
 801c0d4:	eea7 4b06 	vfma.f64	d4, d7, d6
 801c0d8:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 801c0dc:	ee24 4b06 	vmul.f64	d4, d4, d6
 801c0e0:	ee26 7b07 	vmul.f64	d7, d6, d7
 801c0e4:	eea6 1b04 	vfma.f64	d1, d6, d4
 801c0e8:	d804      	bhi.n	801c0f4 <__kernel_cos+0x74>
 801c0ea:	ee37 7b41 	vsub.f64	d7, d7, d1
 801c0ee:	ee30 0b47 	vsub.f64	d0, d0, d7
 801c0f2:	4770      	bx	lr
 801c0f4:	4b15      	ldr	r3, [pc, #84]	@ (801c14c <__kernel_cos+0xcc>)
 801c0f6:	4299      	cmp	r1, r3
 801c0f8:	d809      	bhi.n	801c10e <__kernel_cos+0x8e>
 801c0fa:	2200      	movs	r2, #0
 801c0fc:	f5a1 1300 	sub.w	r3, r1, #2097152	@ 0x200000
 801c100:	ec43 2b16 	vmov	d6, r2, r3
 801c104:	ee30 0b46 	vsub.f64	d0, d0, d6
 801c108:	ee37 7b46 	vsub.f64	d7, d7, d6
 801c10c:	e7ed      	b.n	801c0ea <__kernel_cos+0x6a>
 801c10e:	eeb5 6b02 	vmov.f64	d6, #82	@ 0x3e900000  0.2812500
 801c112:	e7f7      	b.n	801c104 <__kernel_cos+0x84>
 801c114:	f3af 8000 	nop.w
 801c118:	be8838d4 	.word	0xbe8838d4
 801c11c:	bda8fae9 	.word	0xbda8fae9
 801c120:	bdb4b1c4 	.word	0xbdb4b1c4
 801c124:	3e21ee9e 	.word	0x3e21ee9e
 801c128:	809c52ad 	.word	0x809c52ad
 801c12c:	be927e4f 	.word	0xbe927e4f
 801c130:	19cb1590 	.word	0x19cb1590
 801c134:	3efa01a0 	.word	0x3efa01a0
 801c138:	16c15177 	.word	0x16c15177
 801c13c:	bf56c16c 	.word	0xbf56c16c
 801c140:	5555554c 	.word	0x5555554c
 801c144:	3fa55555 	.word	0x3fa55555
 801c148:	3fd33332 	.word	0x3fd33332
 801c14c:	3fe90000 	.word	0x3fe90000

0801c150 <__kernel_sin>:
 801c150:	ee10 3a90 	vmov	r3, s1
 801c154:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801c158:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 801c15c:	d204      	bcs.n	801c168 <__kernel_sin+0x18>
 801c15e:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 801c162:	ee17 3a90 	vmov	r3, s15
 801c166:	b35b      	cbz	r3, 801c1c0 <__kernel_sin+0x70>
 801c168:	ee20 6b00 	vmul.f64	d6, d0, d0
 801c16c:	ee20 5b06 	vmul.f64	d5, d0, d6
 801c170:	ed9f 7b15 	vldr	d7, [pc, #84]	@ 801c1c8 <__kernel_sin+0x78>
 801c174:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 801c1d0 <__kernel_sin+0x80>
 801c178:	eea6 4b07 	vfma.f64	d4, d6, d7
 801c17c:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 801c1d8 <__kernel_sin+0x88>
 801c180:	eea4 7b06 	vfma.f64	d7, d4, d6
 801c184:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 801c1e0 <__kernel_sin+0x90>
 801c188:	eea7 4b06 	vfma.f64	d4, d7, d6
 801c18c:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 801c1e8 <__kernel_sin+0x98>
 801c190:	eea4 7b06 	vfma.f64	d7, d4, d6
 801c194:	b930      	cbnz	r0, 801c1a4 <__kernel_sin+0x54>
 801c196:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 801c1f0 <__kernel_sin+0xa0>
 801c19a:	eea6 4b07 	vfma.f64	d4, d6, d7
 801c19e:	eea4 0b05 	vfma.f64	d0, d4, d5
 801c1a2:	4770      	bx	lr
 801c1a4:	ee27 7b45 	vnmul.f64	d7, d7, d5
 801c1a8:	eeb6 4b00 	vmov.f64	d4, #96	@ 0x3f000000  0.5
 801c1ac:	eea1 7b04 	vfma.f64	d7, d1, d4
 801c1b0:	ee97 1b06 	vfnms.f64	d1, d7, d6
 801c1b4:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 801c1f8 <__kernel_sin+0xa8>
 801c1b8:	eea5 1b07 	vfma.f64	d1, d5, d7
 801c1bc:	ee30 0b41 	vsub.f64	d0, d0, d1
 801c1c0:	4770      	bx	lr
 801c1c2:	bf00      	nop
 801c1c4:	f3af 8000 	nop.w
 801c1c8:	5acfd57c 	.word	0x5acfd57c
 801c1cc:	3de5d93a 	.word	0x3de5d93a
 801c1d0:	8a2b9ceb 	.word	0x8a2b9ceb
 801c1d4:	be5ae5e6 	.word	0xbe5ae5e6
 801c1d8:	57b1fe7d 	.word	0x57b1fe7d
 801c1dc:	3ec71de3 	.word	0x3ec71de3
 801c1e0:	19c161d5 	.word	0x19c161d5
 801c1e4:	bf2a01a0 	.word	0xbf2a01a0
 801c1e8:	1110f8a6 	.word	0x1110f8a6
 801c1ec:	3f811111 	.word	0x3f811111
 801c1f0:	55555549 	.word	0x55555549
 801c1f4:	bfc55555 	.word	0xbfc55555
 801c1f8:	55555549 	.word	0x55555549
 801c1fc:	3fc55555 	.word	0x3fc55555

0801c200 <__kernel_tan>:
 801c200:	eeb0 7b40 	vmov.f64	d7, d0
 801c204:	ee17 3a90 	vmov	r3, s15
 801c208:	4989      	ldr	r1, [pc, #548]	@ (801c430 <__kernel_tan+0x230>)
 801c20a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 801c20e:	428a      	cmp	r2, r1
 801c210:	b510      	push	{r4, lr}
 801c212:	d833      	bhi.n	801c27c <__kernel_tan+0x7c>
 801c214:	eefd 6bc0 	vcvt.s32.f64	s13, d0
 801c218:	ee16 1a90 	vmov	r1, s13
 801c21c:	2900      	cmp	r1, #0
 801c21e:	d143      	bne.n	801c2a8 <__kernel_tan+0xa8>
 801c220:	ee10 4a10 	vmov	r4, s0
 801c224:	1c43      	adds	r3, r0, #1
 801c226:	4323      	orrs	r3, r4
 801c228:	4313      	orrs	r3, r2
 801c22a:	d108      	bne.n	801c23e <__kernel_tan+0x3e>
 801c22c:	f7ff f948 	bl	801b4c0 <fabs>
 801c230:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 801c234:	ee86 7b00 	vdiv.f64	d7, d6, d0
 801c238:	eeb0 0b47 	vmov.f64	d0, d7
 801c23c:	bd10      	pop	{r4, pc}
 801c23e:	2801      	cmp	r0, #1
 801c240:	d0fa      	beq.n	801c238 <__kernel_tan+0x38>
 801c242:	ee30 6b01 	vadd.f64	d6, d0, d1
 801c246:	eebf 7b00 	vmov.f64	d7, #240	@ 0xbf800000 -1.0
 801c24a:	ec53 2b16 	vmov	r2, r3, d6
 801c24e:	ee87 3b06 	vdiv.f64	d3, d7, d6
 801c252:	460a      	mov	r2, r1
 801c254:	ec43 2b15 	vmov	d5, r2, r3
 801c258:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 801c25c:	ec53 2b13 	vmov	r2, r3, d3
 801c260:	ee35 4b40 	vsub.f64	d4, d5, d0
 801c264:	460a      	mov	r2, r1
 801c266:	ec43 2b17 	vmov	d7, r2, r3
 801c26a:	ee31 4b44 	vsub.f64	d4, d1, d4
 801c26e:	eea5 6b07 	vfma.f64	d6, d5, d7
 801c272:	eea4 6b07 	vfma.f64	d6, d4, d7
 801c276:	eea6 7b03 	vfma.f64	d7, d6, d3
 801c27a:	e7dd      	b.n	801c238 <__kernel_tan+0x38>
 801c27c:	496d      	ldr	r1, [pc, #436]	@ (801c434 <__kernel_tan+0x234>)
 801c27e:	428a      	cmp	r2, r1
 801c280:	d912      	bls.n	801c2a8 <__kernel_tan+0xa8>
 801c282:	ed9f 6b4b 	vldr	d6, [pc, #300]	@ 801c3b0 <__kernel_tan+0x1b0>
 801c286:	2b00      	cmp	r3, #0
 801c288:	bfb8      	it	lt
 801c28a:	eeb1 7b40 	vneglt.f64	d7, d0
 801c28e:	ee36 6b47 	vsub.f64	d6, d6, d7
 801c292:	ed9f 7b49 	vldr	d7, [pc, #292]	@ 801c3b8 <__kernel_tan+0x1b8>
 801c296:	bfb8      	it	lt
 801c298:	eeb1 1b41 	vneglt.f64	d1, d1
 801c29c:	ee37 7b41 	vsub.f64	d7, d7, d1
 801c2a0:	ed9f 1b47 	vldr	d1, [pc, #284]	@ 801c3c0 <__kernel_tan+0x1c0>
 801c2a4:	ee37 7b06 	vadd.f64	d7, d7, d6
 801c2a8:	ee27 5b07 	vmul.f64	d5, d7, d7
 801c2ac:	ed9f 3b46 	vldr	d3, [pc, #280]	@ 801c3c8 <__kernel_tan+0x1c8>
 801c2b0:	ee25 6b05 	vmul.f64	d6, d5, d5
 801c2b4:	ed9f 4b46 	vldr	d4, [pc, #280]	@ 801c3d0 <__kernel_tan+0x1d0>
 801c2b8:	eea6 4b03 	vfma.f64	d4, d6, d3
 801c2bc:	ed9f 3b46 	vldr	d3, [pc, #280]	@ 801c3d8 <__kernel_tan+0x1d8>
 801c2c0:	eea4 3b06 	vfma.f64	d3, d4, d6
 801c2c4:	ed9f 4b46 	vldr	d4, [pc, #280]	@ 801c3e0 <__kernel_tan+0x1e0>
 801c2c8:	eea3 4b06 	vfma.f64	d4, d3, d6
 801c2cc:	ed9f 3b46 	vldr	d3, [pc, #280]	@ 801c3e8 <__kernel_tan+0x1e8>
 801c2d0:	eea4 3b06 	vfma.f64	d3, d4, d6
 801c2d4:	ed9f 4b46 	vldr	d4, [pc, #280]	@ 801c3f0 <__kernel_tan+0x1f0>
 801c2d8:	ed9f 2b47 	vldr	d2, [pc, #284]	@ 801c3f8 <__kernel_tan+0x1f8>
 801c2dc:	eea3 4b06 	vfma.f64	d4, d3, d6
 801c2e0:	ed9f 3b47 	vldr	d3, [pc, #284]	@ 801c400 <__kernel_tan+0x200>
 801c2e4:	eea6 3b02 	vfma.f64	d3, d6, d2
 801c2e8:	ed9f 2b47 	vldr	d2, [pc, #284]	@ 801c408 <__kernel_tan+0x208>
 801c2ec:	eea3 2b06 	vfma.f64	d2, d3, d6
 801c2f0:	ed9f 3b47 	vldr	d3, [pc, #284]	@ 801c410 <__kernel_tan+0x210>
 801c2f4:	eea2 3b06 	vfma.f64	d3, d2, d6
 801c2f8:	ed9f 2b47 	vldr	d2, [pc, #284]	@ 801c418 <__kernel_tan+0x218>
 801c2fc:	eea3 2b06 	vfma.f64	d2, d3, d6
 801c300:	ed9f 3b47 	vldr	d3, [pc, #284]	@ 801c420 <__kernel_tan+0x220>
 801c304:	494b      	ldr	r1, [pc, #300]	@ (801c434 <__kernel_tan+0x234>)
 801c306:	eea2 3b06 	vfma.f64	d3, d2, d6
 801c30a:	ee27 2b05 	vmul.f64	d2, d7, d5
 801c30e:	eeb0 6b44 	vmov.f64	d6, d4
 801c312:	eeb0 4b41 	vmov.f64	d4, d1
 801c316:	eea3 6b05 	vfma.f64	d6, d3, d5
 801c31a:	eea6 4b02 	vfma.f64	d4, d6, d2
 801c31e:	ed9f 6b42 	vldr	d6, [pc, #264]	@ 801c428 <__kernel_tan+0x228>
 801c322:	eea4 1b05 	vfma.f64	d1, d4, d5
 801c326:	428a      	cmp	r2, r1
 801c328:	eea2 1b06 	vfma.f64	d1, d2, d6
 801c32c:	ee37 3b01 	vadd.f64	d3, d7, d1
 801c330:	d91d      	bls.n	801c36e <__kernel_tan+0x16e>
 801c332:	ee23 2b03 	vmul.f64	d2, d3, d3
 801c336:	179b      	asrs	r3, r3, #30
 801c338:	ee06 0a90 	vmov	s13, r0
 801c33c:	f003 0302 	and.w	r3, r3, #2
 801c340:	f1c3 0301 	rsb	r3, r3, #1
 801c344:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 801c348:	ee06 3a90 	vmov	s13, r3
 801c34c:	ee33 3b05 	vadd.f64	d3, d3, d5
 801c350:	eeb8 4be6 	vcvt.f64.s32	d4, s13
 801c354:	ee82 6b03 	vdiv.f64	d6, d2, d3
 801c358:	eeb0 3b00 	vmov.f64	d3, #0	@ 0x40000000  2.0
 801c35c:	ee36 6b41 	vsub.f64	d6, d6, d1
 801c360:	ee37 6b46 	vsub.f64	d6, d7, d6
 801c364:	eea6 5b43 	vfms.f64	d5, d6, d3
 801c368:	ee24 7b05 	vmul.f64	d7, d4, d5
 801c36c:	e764      	b.n	801c238 <__kernel_tan+0x38>
 801c36e:	2801      	cmp	r0, #1
 801c370:	d01a      	beq.n	801c3a8 <__kernel_tan+0x1a8>
 801c372:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 801c376:	ec51 0b13 	vmov	r0, r1, d3
 801c37a:	2000      	movs	r0, #0
 801c37c:	ec41 0b14 	vmov	d4, r0, r1
 801c380:	ee34 7b47 	vsub.f64	d7, d4, d7
 801c384:	ee31 1b47 	vsub.f64	d1, d1, d7
 801c388:	eebf 7b00 	vmov.f64	d7, #240	@ 0xbf800000 -1.0
 801c38c:	ee87 5b03 	vdiv.f64	d5, d7, d3
 801c390:	ec53 2b15 	vmov	r2, r3, d5
 801c394:	4602      	mov	r2, r0
 801c396:	ec43 2b17 	vmov	d7, r2, r3
 801c39a:	eea4 6b07 	vfma.f64	d6, d4, d7
 801c39e:	eea1 6b07 	vfma.f64	d6, d1, d7
 801c3a2:	eea6 7b05 	vfma.f64	d7, d6, d5
 801c3a6:	e747      	b.n	801c238 <__kernel_tan+0x38>
 801c3a8:	eeb0 7b43 	vmov.f64	d7, d3
 801c3ac:	e744      	b.n	801c238 <__kernel_tan+0x38>
 801c3ae:	bf00      	nop
 801c3b0:	54442d18 	.word	0x54442d18
 801c3b4:	3fe921fb 	.word	0x3fe921fb
 801c3b8:	33145c07 	.word	0x33145c07
 801c3bc:	3c81a626 	.word	0x3c81a626
	...
 801c3c8:	db605373 	.word	0xdb605373
 801c3cc:	bef375cb 	.word	0xbef375cb
 801c3d0:	a03792a6 	.word	0xa03792a6
 801c3d4:	3f147e88 	.word	0x3f147e88
 801c3d8:	f2f26501 	.word	0xf2f26501
 801c3dc:	3f4344d8 	.word	0x3f4344d8
 801c3e0:	c9560328 	.word	0xc9560328
 801c3e4:	3f6d6d22 	.word	0x3f6d6d22
 801c3e8:	8406d637 	.word	0x8406d637
 801c3ec:	3f9664f4 	.word	0x3f9664f4
 801c3f0:	1110fe7a 	.word	0x1110fe7a
 801c3f4:	3fc11111 	.word	0x3fc11111
 801c3f8:	74bf7ad4 	.word	0x74bf7ad4
 801c3fc:	3efb2a70 	.word	0x3efb2a70
 801c400:	32f0a7e9 	.word	0x32f0a7e9
 801c404:	3f12b80f 	.word	0x3f12b80f
 801c408:	1a8d1068 	.word	0x1a8d1068
 801c40c:	3f3026f7 	.word	0x3f3026f7
 801c410:	fee08315 	.word	0xfee08315
 801c414:	3f57dbc8 	.word	0x3f57dbc8
 801c418:	e96e8493 	.word	0xe96e8493
 801c41c:	3f8226e3 	.word	0x3f8226e3
 801c420:	1bb341fe 	.word	0x1bb341fe
 801c424:	3faba1ba 	.word	0x3faba1ba
 801c428:	55555563 	.word	0x55555563
 801c42c:	3fd55555 	.word	0x3fd55555
 801c430:	3e2fffff 	.word	0x3e2fffff
 801c434:	3fe59427 	.word	0x3fe59427

0801c438 <atanf>:
 801c438:	b538      	push	{r3, r4, r5, lr}
 801c43a:	ee10 5a10 	vmov	r5, s0
 801c43e:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 801c442:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 801c446:	eef0 7a40 	vmov.f32	s15, s0
 801c44a:	d30f      	bcc.n	801c46c <atanf+0x34>
 801c44c:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 801c450:	d904      	bls.n	801c45c <atanf+0x24>
 801c452:	ee70 7a00 	vadd.f32	s15, s0, s0
 801c456:	eeb0 0a67 	vmov.f32	s0, s15
 801c45a:	bd38      	pop	{r3, r4, r5, pc}
 801c45c:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 801c594 <atanf+0x15c>
 801c460:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 801c598 <atanf+0x160>
 801c464:	2d00      	cmp	r5, #0
 801c466:	fe77 7a27 	vselgt.f32	s15, s14, s15
 801c46a:	e7f4      	b.n	801c456 <atanf+0x1e>
 801c46c:	4b4b      	ldr	r3, [pc, #300]	@ (801c59c <atanf+0x164>)
 801c46e:	429c      	cmp	r4, r3
 801c470:	d810      	bhi.n	801c494 <atanf+0x5c>
 801c472:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 801c476:	d20a      	bcs.n	801c48e <atanf+0x56>
 801c478:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 801c5a0 <atanf+0x168>
 801c47c:	ee30 7a07 	vadd.f32	s14, s0, s14
 801c480:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801c484:	eeb4 7ae6 	vcmpe.f32	s14, s13
 801c488:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c48c:	dce3      	bgt.n	801c456 <atanf+0x1e>
 801c48e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801c492:	e013      	b.n	801c4bc <atanf+0x84>
 801c494:	f7fe fec4 	bl	801b220 <fabsf>
 801c498:	4b42      	ldr	r3, [pc, #264]	@ (801c5a4 <atanf+0x16c>)
 801c49a:	429c      	cmp	r4, r3
 801c49c:	d84f      	bhi.n	801c53e <atanf+0x106>
 801c49e:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 801c4a2:	429c      	cmp	r4, r3
 801c4a4:	d841      	bhi.n	801c52a <atanf+0xf2>
 801c4a6:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 801c4aa:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 801c4ae:	eea0 7a27 	vfma.f32	s14, s0, s15
 801c4b2:	2300      	movs	r3, #0
 801c4b4:	ee30 0a27 	vadd.f32	s0, s0, s15
 801c4b8:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801c4bc:	1c5a      	adds	r2, r3, #1
 801c4be:	ee27 6aa7 	vmul.f32	s12, s15, s15
 801c4c2:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 801c5a8 <atanf+0x170>
 801c4c6:	eddf 5a39 	vldr	s11, [pc, #228]	@ 801c5ac <atanf+0x174>
 801c4ca:	ed9f 5a39 	vldr	s10, [pc, #228]	@ 801c5b0 <atanf+0x178>
 801c4ce:	ee66 6a06 	vmul.f32	s13, s12, s12
 801c4d2:	eee6 5a87 	vfma.f32	s11, s13, s14
 801c4d6:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 801c5b4 <atanf+0x17c>
 801c4da:	eea5 7aa6 	vfma.f32	s14, s11, s13
 801c4de:	eddf 5a36 	vldr	s11, [pc, #216]	@ 801c5b8 <atanf+0x180>
 801c4e2:	eee7 5a26 	vfma.f32	s11, s14, s13
 801c4e6:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 801c5bc <atanf+0x184>
 801c4ea:	eea5 7aa6 	vfma.f32	s14, s11, s13
 801c4ee:	eddf 5a34 	vldr	s11, [pc, #208]	@ 801c5c0 <atanf+0x188>
 801c4f2:	eee7 5a26 	vfma.f32	s11, s14, s13
 801c4f6:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 801c5c4 <atanf+0x18c>
 801c4fa:	eea6 5a87 	vfma.f32	s10, s13, s14
 801c4fe:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 801c5c8 <atanf+0x190>
 801c502:	eea5 7a26 	vfma.f32	s14, s10, s13
 801c506:	ed9f 5a31 	vldr	s10, [pc, #196]	@ 801c5cc <atanf+0x194>
 801c50a:	eea7 5a26 	vfma.f32	s10, s14, s13
 801c50e:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 801c5d0 <atanf+0x198>
 801c512:	eea5 7a26 	vfma.f32	s14, s10, s13
 801c516:	ee27 7a26 	vmul.f32	s14, s14, s13
 801c51a:	eea5 7a86 	vfma.f32	s14, s11, s12
 801c51e:	ee27 7a87 	vmul.f32	s14, s15, s14
 801c522:	d121      	bne.n	801c568 <atanf+0x130>
 801c524:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801c528:	e795      	b.n	801c456 <atanf+0x1e>
 801c52a:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 801c52e:	ee30 7a67 	vsub.f32	s14, s0, s15
 801c532:	ee30 0a27 	vadd.f32	s0, s0, s15
 801c536:	2301      	movs	r3, #1
 801c538:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801c53c:	e7be      	b.n	801c4bc <atanf+0x84>
 801c53e:	4b25      	ldr	r3, [pc, #148]	@ (801c5d4 <atanf+0x19c>)
 801c540:	429c      	cmp	r4, r3
 801c542:	d80b      	bhi.n	801c55c <atanf+0x124>
 801c544:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 801c548:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801c54c:	eea0 7a27 	vfma.f32	s14, s0, s15
 801c550:	2302      	movs	r3, #2
 801c552:	ee70 6a67 	vsub.f32	s13, s0, s15
 801c556:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801c55a:	e7af      	b.n	801c4bc <atanf+0x84>
 801c55c:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 801c560:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801c564:	2303      	movs	r3, #3
 801c566:	e7a9      	b.n	801c4bc <atanf+0x84>
 801c568:	4a1b      	ldr	r2, [pc, #108]	@ (801c5d8 <atanf+0x1a0>)
 801c56a:	491c      	ldr	r1, [pc, #112]	@ (801c5dc <atanf+0x1a4>)
 801c56c:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 801c570:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 801c574:	edd3 6a00 	vldr	s13, [r3]
 801c578:	ee37 7a66 	vsub.f32	s14, s14, s13
 801c57c:	2d00      	cmp	r5, #0
 801c57e:	ee37 7a67 	vsub.f32	s14, s14, s15
 801c582:	edd2 7a00 	vldr	s15, [r2]
 801c586:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801c58a:	bfb8      	it	lt
 801c58c:	eef1 7a67 	vneglt.f32	s15, s15
 801c590:	e761      	b.n	801c456 <atanf+0x1e>
 801c592:	bf00      	nop
 801c594:	bfc90fdb 	.word	0xbfc90fdb
 801c598:	3fc90fdb 	.word	0x3fc90fdb
 801c59c:	3edfffff 	.word	0x3edfffff
 801c5a0:	7149f2ca 	.word	0x7149f2ca
 801c5a4:	3f97ffff 	.word	0x3f97ffff
 801c5a8:	3c8569d7 	.word	0x3c8569d7
 801c5ac:	3d4bda59 	.word	0x3d4bda59
 801c5b0:	bd6ef16b 	.word	0xbd6ef16b
 801c5b4:	3d886b35 	.word	0x3d886b35
 801c5b8:	3dba2e6e 	.word	0x3dba2e6e
 801c5bc:	3e124925 	.word	0x3e124925
 801c5c0:	3eaaaaab 	.word	0x3eaaaaab
 801c5c4:	bd15a221 	.word	0xbd15a221
 801c5c8:	bd9d8795 	.word	0xbd9d8795
 801c5cc:	bde38e38 	.word	0xbde38e38
 801c5d0:	be4ccccd 	.word	0xbe4ccccd
 801c5d4:	401bffff 	.word	0x401bffff
 801c5d8:	0801f898 	.word	0x0801f898
 801c5dc:	0801f888 	.word	0x0801f888

0801c5e0 <scalbn>:
 801c5e0:	ee10 1a90 	vmov	r1, s1
 801c5e4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801c5e8:	b98b      	cbnz	r3, 801c60e <scalbn+0x2e>
 801c5ea:	ee10 3a10 	vmov	r3, s0
 801c5ee:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 801c5f2:	4319      	orrs	r1, r3
 801c5f4:	d00a      	beq.n	801c60c <scalbn+0x2c>
 801c5f6:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 801c6a0 <scalbn+0xc0>
 801c5fa:	4b35      	ldr	r3, [pc, #212]	@ (801c6d0 <scalbn+0xf0>)
 801c5fc:	ee20 0b07 	vmul.f64	d0, d0, d7
 801c600:	4298      	cmp	r0, r3
 801c602:	da0b      	bge.n	801c61c <scalbn+0x3c>
 801c604:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 801c6a8 <scalbn+0xc8>
 801c608:	ee20 0b07 	vmul.f64	d0, d0, d7
 801c60c:	4770      	bx	lr
 801c60e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 801c612:	4293      	cmp	r3, r2
 801c614:	d107      	bne.n	801c626 <scalbn+0x46>
 801c616:	ee30 0b00 	vadd.f64	d0, d0, d0
 801c61a:	4770      	bx	lr
 801c61c:	ee10 1a90 	vmov	r1, s1
 801c620:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801c624:	3b36      	subs	r3, #54	@ 0x36
 801c626:	f24c 3250 	movw	r2, #50000	@ 0xc350
 801c62a:	4290      	cmp	r0, r2
 801c62c:	dd0d      	ble.n	801c64a <scalbn+0x6a>
 801c62e:	ed9f 7b20 	vldr	d7, [pc, #128]	@ 801c6b0 <scalbn+0xd0>
 801c632:	ee10 3a90 	vmov	r3, s1
 801c636:	eeb0 6b47 	vmov.f64	d6, d7
 801c63a:	ed9f 5b1f 	vldr	d5, [pc, #124]	@ 801c6b8 <scalbn+0xd8>
 801c63e:	2b00      	cmp	r3, #0
 801c640:	fe27 7b05 	vselge.f64	d7, d7, d5
 801c644:	ee27 0b06 	vmul.f64	d0, d7, d6
 801c648:	4770      	bx	lr
 801c64a:	4418      	add	r0, r3
 801c64c:	f240 73fe 	movw	r3, #2046	@ 0x7fe
 801c650:	4298      	cmp	r0, r3
 801c652:	dcec      	bgt.n	801c62e <scalbn+0x4e>
 801c654:	2800      	cmp	r0, #0
 801c656:	dd08      	ble.n	801c66a <scalbn+0x8a>
 801c658:	ec53 2b10 	vmov	r2, r3, d0
 801c65c:	f36f 511e 	bfc	r1, #20, #11
 801c660:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 801c664:	ec43 2b10 	vmov	d0, r2, r3
 801c668:	4770      	bx	lr
 801c66a:	f110 0f35 	cmn.w	r0, #53	@ 0x35
 801c66e:	da09      	bge.n	801c684 <scalbn+0xa4>
 801c670:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 801c6a8 <scalbn+0xc8>
 801c674:	ee10 3a90 	vmov	r3, s1
 801c678:	eeb0 6b47 	vmov.f64	d6, d7
 801c67c:	ed9f 5b10 	vldr	d5, [pc, #64]	@ 801c6c0 <scalbn+0xe0>
 801c680:	2b00      	cmp	r3, #0
 801c682:	e7dd      	b.n	801c640 <scalbn+0x60>
 801c684:	ec53 2b10 	vmov	r2, r3, d0
 801c688:	3036      	adds	r0, #54	@ 0x36
 801c68a:	f36f 511e 	bfc	r1, #20, #11
 801c68e:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 801c692:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 801c6c8 <scalbn+0xe8>
 801c696:	ec43 2b10 	vmov	d0, r2, r3
 801c69a:	e7b5      	b.n	801c608 <scalbn+0x28>
 801c69c:	f3af 8000 	nop.w
 801c6a0:	00000000 	.word	0x00000000
 801c6a4:	43500000 	.word	0x43500000
 801c6a8:	c2f8f359 	.word	0xc2f8f359
 801c6ac:	01a56e1f 	.word	0x01a56e1f
 801c6b0:	8800759c 	.word	0x8800759c
 801c6b4:	7e37e43c 	.word	0x7e37e43c
 801c6b8:	8800759c 	.word	0x8800759c
 801c6bc:	fe37e43c 	.word	0xfe37e43c
 801c6c0:	c2f8f359 	.word	0xc2f8f359
 801c6c4:	81a56e1f 	.word	0x81a56e1f
 801c6c8:	00000000 	.word	0x00000000
 801c6cc:	3c900000 	.word	0x3c900000
 801c6d0:	ffff3cb0 	.word	0xffff3cb0
 801c6d4:	00000000 	.word	0x00000000

0801c6d8 <floor>:
 801c6d8:	ee10 3a90 	vmov	r3, s1
 801c6dc:	f3c3 500a 	ubfx	r0, r3, #20, #11
 801c6e0:	ee10 2a10 	vmov	r2, s0
 801c6e4:	f2a0 31ff 	subw	r1, r0, #1023	@ 0x3ff
 801c6e8:	2913      	cmp	r1, #19
 801c6ea:	b530      	push	{r4, r5, lr}
 801c6ec:	4615      	mov	r5, r2
 801c6ee:	dc33      	bgt.n	801c758 <floor+0x80>
 801c6f0:	2900      	cmp	r1, #0
 801c6f2:	da18      	bge.n	801c726 <floor+0x4e>
 801c6f4:	ed9f 7b30 	vldr	d7, [pc, #192]	@ 801c7b8 <floor+0xe0>
 801c6f8:	ee30 0b07 	vadd.f64	d0, d0, d7
 801c6fc:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801c700:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c704:	dd0a      	ble.n	801c71c <floor+0x44>
 801c706:	2b00      	cmp	r3, #0
 801c708:	da50      	bge.n	801c7ac <floor+0xd4>
 801c70a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801c70e:	4313      	orrs	r3, r2
 801c710:	2200      	movs	r2, #0
 801c712:	4293      	cmp	r3, r2
 801c714:	4b2a      	ldr	r3, [pc, #168]	@ (801c7c0 <floor+0xe8>)
 801c716:	bf08      	it	eq
 801c718:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 801c71c:	4619      	mov	r1, r3
 801c71e:	4610      	mov	r0, r2
 801c720:	ec41 0b10 	vmov	d0, r0, r1
 801c724:	e01f      	b.n	801c766 <floor+0x8e>
 801c726:	4827      	ldr	r0, [pc, #156]	@ (801c7c4 <floor+0xec>)
 801c728:	4108      	asrs	r0, r1
 801c72a:	ea03 0400 	and.w	r4, r3, r0
 801c72e:	4314      	orrs	r4, r2
 801c730:	d019      	beq.n	801c766 <floor+0x8e>
 801c732:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 801c7b8 <floor+0xe0>
 801c736:	ee30 0b07 	vadd.f64	d0, d0, d7
 801c73a:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801c73e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c742:	ddeb      	ble.n	801c71c <floor+0x44>
 801c744:	2b00      	cmp	r3, #0
 801c746:	bfbe      	ittt	lt
 801c748:	f44f 1280 	movlt.w	r2, #1048576	@ 0x100000
 801c74c:	410a      	asrlt	r2, r1
 801c74e:	189b      	addlt	r3, r3, r2
 801c750:	ea23 0300 	bic.w	r3, r3, r0
 801c754:	2200      	movs	r2, #0
 801c756:	e7e1      	b.n	801c71c <floor+0x44>
 801c758:	2933      	cmp	r1, #51	@ 0x33
 801c75a:	dd05      	ble.n	801c768 <floor+0x90>
 801c75c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 801c760:	d101      	bne.n	801c766 <floor+0x8e>
 801c762:	ee30 0b00 	vadd.f64	d0, d0, d0
 801c766:	bd30      	pop	{r4, r5, pc}
 801c768:	f2a0 4413 	subw	r4, r0, #1043	@ 0x413
 801c76c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801c770:	40e0      	lsrs	r0, r4
 801c772:	4210      	tst	r0, r2
 801c774:	d0f7      	beq.n	801c766 <floor+0x8e>
 801c776:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 801c7b8 <floor+0xe0>
 801c77a:	ee30 0b07 	vadd.f64	d0, d0, d7
 801c77e:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801c782:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c786:	ddc9      	ble.n	801c71c <floor+0x44>
 801c788:	2b00      	cmp	r3, #0
 801c78a:	da02      	bge.n	801c792 <floor+0xba>
 801c78c:	2914      	cmp	r1, #20
 801c78e:	d103      	bne.n	801c798 <floor+0xc0>
 801c790:	3301      	adds	r3, #1
 801c792:	ea22 0200 	bic.w	r2, r2, r0
 801c796:	e7c1      	b.n	801c71c <floor+0x44>
 801c798:	2401      	movs	r4, #1
 801c79a:	f1c1 0134 	rsb	r1, r1, #52	@ 0x34
 801c79e:	fa04 f101 	lsl.w	r1, r4, r1
 801c7a2:	440a      	add	r2, r1
 801c7a4:	42aa      	cmp	r2, r5
 801c7a6:	bf38      	it	cc
 801c7a8:	191b      	addcc	r3, r3, r4
 801c7aa:	e7f2      	b.n	801c792 <floor+0xba>
 801c7ac:	2200      	movs	r2, #0
 801c7ae:	4613      	mov	r3, r2
 801c7b0:	e7b4      	b.n	801c71c <floor+0x44>
 801c7b2:	bf00      	nop
 801c7b4:	f3af 8000 	nop.w
 801c7b8:	8800759c 	.word	0x8800759c
 801c7bc:	7e37e43c 	.word	0x7e37e43c
 801c7c0:	bff00000 	.word	0xbff00000
 801c7c4:	000fffff 	.word	0x000fffff

0801c7c8 <abort>:
 801c7c8:	b508      	push	{r3, lr}
 801c7ca:	2006      	movs	r0, #6
 801c7cc:	f000 fa80 	bl	801ccd0 <raise>
 801c7d0:	2001      	movs	r0, #1
 801c7d2:	f7e5 f8cb 	bl	800196c <_exit>
	...

0801c7d8 <__assert_func>:
 801c7d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801c7da:	4614      	mov	r4, r2
 801c7dc:	461a      	mov	r2, r3
 801c7de:	4b09      	ldr	r3, [pc, #36]	@ (801c804 <__assert_func+0x2c>)
 801c7e0:	681b      	ldr	r3, [r3, #0]
 801c7e2:	4605      	mov	r5, r0
 801c7e4:	68d8      	ldr	r0, [r3, #12]
 801c7e6:	b14c      	cbz	r4, 801c7fc <__assert_func+0x24>
 801c7e8:	4b07      	ldr	r3, [pc, #28]	@ (801c808 <__assert_func+0x30>)
 801c7ea:	9100      	str	r1, [sp, #0]
 801c7ec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801c7f0:	4906      	ldr	r1, [pc, #24]	@ (801c80c <__assert_func+0x34>)
 801c7f2:	462b      	mov	r3, r5
 801c7f4:	f000 f9b4 	bl	801cb60 <fiprintf>
 801c7f8:	f7ff ffe6 	bl	801c7c8 <abort>
 801c7fc:	4b04      	ldr	r3, [pc, #16]	@ (801c810 <__assert_func+0x38>)
 801c7fe:	461c      	mov	r4, r3
 801c800:	e7f3      	b.n	801c7ea <__assert_func+0x12>
 801c802:	bf00      	nop
 801c804:	24000030 	.word	0x24000030
 801c808:	0801e49a 	.word	0x0801e49a
 801c80c:	0801e4a7 	.word	0x0801e4a7
 801c810:	0801e4d5 	.word	0x0801e4d5

0801c814 <malloc>:
 801c814:	4b02      	ldr	r3, [pc, #8]	@ (801c820 <malloc+0xc>)
 801c816:	4601      	mov	r1, r0
 801c818:	6818      	ldr	r0, [r3, #0]
 801c81a:	f000 b82d 	b.w	801c878 <_malloc_r>
 801c81e:	bf00      	nop
 801c820:	24000030 	.word	0x24000030

0801c824 <free>:
 801c824:	4b02      	ldr	r3, [pc, #8]	@ (801c830 <free+0xc>)
 801c826:	4601      	mov	r1, r0
 801c828:	6818      	ldr	r0, [r3, #0]
 801c82a:	f000 bb73 	b.w	801cf14 <_free_r>
 801c82e:	bf00      	nop
 801c830:	24000030 	.word	0x24000030

0801c834 <sbrk_aligned>:
 801c834:	b570      	push	{r4, r5, r6, lr}
 801c836:	4e0f      	ldr	r6, [pc, #60]	@ (801c874 <sbrk_aligned+0x40>)
 801c838:	460c      	mov	r4, r1
 801c83a:	6831      	ldr	r1, [r6, #0]
 801c83c:	4605      	mov	r5, r0
 801c83e:	b911      	cbnz	r1, 801c846 <sbrk_aligned+0x12>
 801c840:	f000 fa86 	bl	801cd50 <_sbrk_r>
 801c844:	6030      	str	r0, [r6, #0]
 801c846:	4621      	mov	r1, r4
 801c848:	4628      	mov	r0, r5
 801c84a:	f000 fa81 	bl	801cd50 <_sbrk_r>
 801c84e:	1c43      	adds	r3, r0, #1
 801c850:	d103      	bne.n	801c85a <sbrk_aligned+0x26>
 801c852:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 801c856:	4620      	mov	r0, r4
 801c858:	bd70      	pop	{r4, r5, r6, pc}
 801c85a:	1cc4      	adds	r4, r0, #3
 801c85c:	f024 0403 	bic.w	r4, r4, #3
 801c860:	42a0      	cmp	r0, r4
 801c862:	d0f8      	beq.n	801c856 <sbrk_aligned+0x22>
 801c864:	1a21      	subs	r1, r4, r0
 801c866:	4628      	mov	r0, r5
 801c868:	f000 fa72 	bl	801cd50 <_sbrk_r>
 801c86c:	3001      	adds	r0, #1
 801c86e:	d1f2      	bne.n	801c856 <sbrk_aligned+0x22>
 801c870:	e7ef      	b.n	801c852 <sbrk_aligned+0x1e>
 801c872:	bf00      	nop
 801c874:	2401fbc0 	.word	0x2401fbc0

0801c878 <_malloc_r>:
 801c878:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801c87c:	1ccd      	adds	r5, r1, #3
 801c87e:	f025 0503 	bic.w	r5, r5, #3
 801c882:	3508      	adds	r5, #8
 801c884:	2d0c      	cmp	r5, #12
 801c886:	bf38      	it	cc
 801c888:	250c      	movcc	r5, #12
 801c88a:	2d00      	cmp	r5, #0
 801c88c:	4606      	mov	r6, r0
 801c88e:	db01      	blt.n	801c894 <_malloc_r+0x1c>
 801c890:	42a9      	cmp	r1, r5
 801c892:	d904      	bls.n	801c89e <_malloc_r+0x26>
 801c894:	230c      	movs	r3, #12
 801c896:	6033      	str	r3, [r6, #0]
 801c898:	2000      	movs	r0, #0
 801c89a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801c89e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801c974 <_malloc_r+0xfc>
 801c8a2:	f000 f869 	bl	801c978 <__malloc_lock>
 801c8a6:	f8d8 3000 	ldr.w	r3, [r8]
 801c8aa:	461c      	mov	r4, r3
 801c8ac:	bb44      	cbnz	r4, 801c900 <_malloc_r+0x88>
 801c8ae:	4629      	mov	r1, r5
 801c8b0:	4630      	mov	r0, r6
 801c8b2:	f7ff ffbf 	bl	801c834 <sbrk_aligned>
 801c8b6:	1c43      	adds	r3, r0, #1
 801c8b8:	4604      	mov	r4, r0
 801c8ba:	d158      	bne.n	801c96e <_malloc_r+0xf6>
 801c8bc:	f8d8 4000 	ldr.w	r4, [r8]
 801c8c0:	4627      	mov	r7, r4
 801c8c2:	2f00      	cmp	r7, #0
 801c8c4:	d143      	bne.n	801c94e <_malloc_r+0xd6>
 801c8c6:	2c00      	cmp	r4, #0
 801c8c8:	d04b      	beq.n	801c962 <_malloc_r+0xea>
 801c8ca:	6823      	ldr	r3, [r4, #0]
 801c8cc:	4639      	mov	r1, r7
 801c8ce:	4630      	mov	r0, r6
 801c8d0:	eb04 0903 	add.w	r9, r4, r3
 801c8d4:	f000 fa3c 	bl	801cd50 <_sbrk_r>
 801c8d8:	4581      	cmp	r9, r0
 801c8da:	d142      	bne.n	801c962 <_malloc_r+0xea>
 801c8dc:	6821      	ldr	r1, [r4, #0]
 801c8de:	1a6d      	subs	r5, r5, r1
 801c8e0:	4629      	mov	r1, r5
 801c8e2:	4630      	mov	r0, r6
 801c8e4:	f7ff ffa6 	bl	801c834 <sbrk_aligned>
 801c8e8:	3001      	adds	r0, #1
 801c8ea:	d03a      	beq.n	801c962 <_malloc_r+0xea>
 801c8ec:	6823      	ldr	r3, [r4, #0]
 801c8ee:	442b      	add	r3, r5
 801c8f0:	6023      	str	r3, [r4, #0]
 801c8f2:	f8d8 3000 	ldr.w	r3, [r8]
 801c8f6:	685a      	ldr	r2, [r3, #4]
 801c8f8:	bb62      	cbnz	r2, 801c954 <_malloc_r+0xdc>
 801c8fa:	f8c8 7000 	str.w	r7, [r8]
 801c8fe:	e00f      	b.n	801c920 <_malloc_r+0xa8>
 801c900:	6822      	ldr	r2, [r4, #0]
 801c902:	1b52      	subs	r2, r2, r5
 801c904:	d420      	bmi.n	801c948 <_malloc_r+0xd0>
 801c906:	2a0b      	cmp	r2, #11
 801c908:	d917      	bls.n	801c93a <_malloc_r+0xc2>
 801c90a:	1961      	adds	r1, r4, r5
 801c90c:	42a3      	cmp	r3, r4
 801c90e:	6025      	str	r5, [r4, #0]
 801c910:	bf18      	it	ne
 801c912:	6059      	strne	r1, [r3, #4]
 801c914:	6863      	ldr	r3, [r4, #4]
 801c916:	bf08      	it	eq
 801c918:	f8c8 1000 	streq.w	r1, [r8]
 801c91c:	5162      	str	r2, [r4, r5]
 801c91e:	604b      	str	r3, [r1, #4]
 801c920:	4630      	mov	r0, r6
 801c922:	f000 f82f 	bl	801c984 <__malloc_unlock>
 801c926:	f104 000b 	add.w	r0, r4, #11
 801c92a:	1d23      	adds	r3, r4, #4
 801c92c:	f020 0007 	bic.w	r0, r0, #7
 801c930:	1ac2      	subs	r2, r0, r3
 801c932:	bf1c      	itt	ne
 801c934:	1a1b      	subne	r3, r3, r0
 801c936:	50a3      	strne	r3, [r4, r2]
 801c938:	e7af      	b.n	801c89a <_malloc_r+0x22>
 801c93a:	6862      	ldr	r2, [r4, #4]
 801c93c:	42a3      	cmp	r3, r4
 801c93e:	bf0c      	ite	eq
 801c940:	f8c8 2000 	streq.w	r2, [r8]
 801c944:	605a      	strne	r2, [r3, #4]
 801c946:	e7eb      	b.n	801c920 <_malloc_r+0xa8>
 801c948:	4623      	mov	r3, r4
 801c94a:	6864      	ldr	r4, [r4, #4]
 801c94c:	e7ae      	b.n	801c8ac <_malloc_r+0x34>
 801c94e:	463c      	mov	r4, r7
 801c950:	687f      	ldr	r7, [r7, #4]
 801c952:	e7b6      	b.n	801c8c2 <_malloc_r+0x4a>
 801c954:	461a      	mov	r2, r3
 801c956:	685b      	ldr	r3, [r3, #4]
 801c958:	42a3      	cmp	r3, r4
 801c95a:	d1fb      	bne.n	801c954 <_malloc_r+0xdc>
 801c95c:	2300      	movs	r3, #0
 801c95e:	6053      	str	r3, [r2, #4]
 801c960:	e7de      	b.n	801c920 <_malloc_r+0xa8>
 801c962:	230c      	movs	r3, #12
 801c964:	6033      	str	r3, [r6, #0]
 801c966:	4630      	mov	r0, r6
 801c968:	f000 f80c 	bl	801c984 <__malloc_unlock>
 801c96c:	e794      	b.n	801c898 <_malloc_r+0x20>
 801c96e:	6005      	str	r5, [r0, #0]
 801c970:	e7d6      	b.n	801c920 <_malloc_r+0xa8>
 801c972:	bf00      	nop
 801c974:	2401fbc4 	.word	0x2401fbc4

0801c978 <__malloc_lock>:
 801c978:	4801      	ldr	r0, [pc, #4]	@ (801c980 <__malloc_lock+0x8>)
 801c97a:	f000 ba36 	b.w	801cdea <__retarget_lock_acquire_recursive>
 801c97e:	bf00      	nop
 801c980:	2401fd04 	.word	0x2401fd04

0801c984 <__malloc_unlock>:
 801c984:	4801      	ldr	r0, [pc, #4]	@ (801c98c <__malloc_unlock+0x8>)
 801c986:	f000 ba31 	b.w	801cdec <__retarget_lock_release_recursive>
 801c98a:	bf00      	nop
 801c98c:	2401fd04 	.word	0x2401fd04

0801c990 <__sread>:
 801c990:	b510      	push	{r4, lr}
 801c992:	460c      	mov	r4, r1
 801c994:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c998:	f000 f9b4 	bl	801cd04 <_read_r>
 801c99c:	2800      	cmp	r0, #0
 801c99e:	bfab      	itete	ge
 801c9a0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801c9a2:	89a3      	ldrhlt	r3, [r4, #12]
 801c9a4:	181b      	addge	r3, r3, r0
 801c9a6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801c9aa:	bfac      	ite	ge
 801c9ac:	6563      	strge	r3, [r4, #84]	@ 0x54
 801c9ae:	81a3      	strhlt	r3, [r4, #12]
 801c9b0:	bd10      	pop	{r4, pc}

0801c9b2 <__swrite>:
 801c9b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c9b6:	461f      	mov	r7, r3
 801c9b8:	898b      	ldrh	r3, [r1, #12]
 801c9ba:	05db      	lsls	r3, r3, #23
 801c9bc:	4605      	mov	r5, r0
 801c9be:	460c      	mov	r4, r1
 801c9c0:	4616      	mov	r6, r2
 801c9c2:	d505      	bpl.n	801c9d0 <__swrite+0x1e>
 801c9c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c9c8:	2302      	movs	r3, #2
 801c9ca:	2200      	movs	r2, #0
 801c9cc:	f000 f988 	bl	801cce0 <_lseek_r>
 801c9d0:	89a3      	ldrh	r3, [r4, #12]
 801c9d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801c9d6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801c9da:	81a3      	strh	r3, [r4, #12]
 801c9dc:	4632      	mov	r2, r6
 801c9de:	463b      	mov	r3, r7
 801c9e0:	4628      	mov	r0, r5
 801c9e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801c9e6:	f000 b9c3 	b.w	801cd70 <_write_r>

0801c9ea <__sseek>:
 801c9ea:	b510      	push	{r4, lr}
 801c9ec:	460c      	mov	r4, r1
 801c9ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c9f2:	f000 f975 	bl	801cce0 <_lseek_r>
 801c9f6:	1c43      	adds	r3, r0, #1
 801c9f8:	89a3      	ldrh	r3, [r4, #12]
 801c9fa:	bf15      	itete	ne
 801c9fc:	6560      	strne	r0, [r4, #84]	@ 0x54
 801c9fe:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801ca02:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801ca06:	81a3      	strheq	r3, [r4, #12]
 801ca08:	bf18      	it	ne
 801ca0a:	81a3      	strhne	r3, [r4, #12]
 801ca0c:	bd10      	pop	{r4, pc}

0801ca0e <__sclose>:
 801ca0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ca12:	f000 b9ed 	b.w	801cdf0 <_close_r>
	...

0801ca18 <std>:
 801ca18:	2300      	movs	r3, #0
 801ca1a:	b510      	push	{r4, lr}
 801ca1c:	4604      	mov	r4, r0
 801ca1e:	e9c0 3300 	strd	r3, r3, [r0]
 801ca22:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801ca26:	6083      	str	r3, [r0, #8]
 801ca28:	8181      	strh	r1, [r0, #12]
 801ca2a:	6643      	str	r3, [r0, #100]	@ 0x64
 801ca2c:	81c2      	strh	r2, [r0, #14]
 801ca2e:	6183      	str	r3, [r0, #24]
 801ca30:	4619      	mov	r1, r3
 801ca32:	2208      	movs	r2, #8
 801ca34:	305c      	adds	r0, #92	@ 0x5c
 801ca36:	f000 f8dd 	bl	801cbf4 <memset>
 801ca3a:	4b0d      	ldr	r3, [pc, #52]	@ (801ca70 <std+0x58>)
 801ca3c:	6263      	str	r3, [r4, #36]	@ 0x24
 801ca3e:	4b0d      	ldr	r3, [pc, #52]	@ (801ca74 <std+0x5c>)
 801ca40:	62a3      	str	r3, [r4, #40]	@ 0x28
 801ca42:	4b0d      	ldr	r3, [pc, #52]	@ (801ca78 <std+0x60>)
 801ca44:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801ca46:	4b0d      	ldr	r3, [pc, #52]	@ (801ca7c <std+0x64>)
 801ca48:	6323      	str	r3, [r4, #48]	@ 0x30
 801ca4a:	4b0d      	ldr	r3, [pc, #52]	@ (801ca80 <std+0x68>)
 801ca4c:	6224      	str	r4, [r4, #32]
 801ca4e:	429c      	cmp	r4, r3
 801ca50:	d006      	beq.n	801ca60 <std+0x48>
 801ca52:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801ca56:	4294      	cmp	r4, r2
 801ca58:	d002      	beq.n	801ca60 <std+0x48>
 801ca5a:	33d0      	adds	r3, #208	@ 0xd0
 801ca5c:	429c      	cmp	r4, r3
 801ca5e:	d105      	bne.n	801ca6c <std+0x54>
 801ca60:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801ca64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801ca68:	f000 b9be 	b.w	801cde8 <__retarget_lock_init_recursive>
 801ca6c:	bd10      	pop	{r4, pc}
 801ca6e:	bf00      	nop
 801ca70:	0801c991 	.word	0x0801c991
 801ca74:	0801c9b3 	.word	0x0801c9b3
 801ca78:	0801c9eb 	.word	0x0801c9eb
 801ca7c:	0801ca0f 	.word	0x0801ca0f
 801ca80:	2401fbc8 	.word	0x2401fbc8

0801ca84 <stdio_exit_handler>:
 801ca84:	4a02      	ldr	r2, [pc, #8]	@ (801ca90 <stdio_exit_handler+0xc>)
 801ca86:	4903      	ldr	r1, [pc, #12]	@ (801ca94 <stdio_exit_handler+0x10>)
 801ca88:	4803      	ldr	r0, [pc, #12]	@ (801ca98 <stdio_exit_handler+0x14>)
 801ca8a:	f000 b87b 	b.w	801cb84 <_fwalk_sglue>
 801ca8e:	bf00      	nop
 801ca90:	24000024 	.word	0x24000024
 801ca94:	0801d64d 	.word	0x0801d64d
 801ca98:	24000034 	.word	0x24000034

0801ca9c <cleanup_stdio>:
 801ca9c:	6841      	ldr	r1, [r0, #4]
 801ca9e:	4b0c      	ldr	r3, [pc, #48]	@ (801cad0 <cleanup_stdio+0x34>)
 801caa0:	4299      	cmp	r1, r3
 801caa2:	b510      	push	{r4, lr}
 801caa4:	4604      	mov	r4, r0
 801caa6:	d001      	beq.n	801caac <cleanup_stdio+0x10>
 801caa8:	f000 fdd0 	bl	801d64c <_fflush_r>
 801caac:	68a1      	ldr	r1, [r4, #8]
 801caae:	4b09      	ldr	r3, [pc, #36]	@ (801cad4 <cleanup_stdio+0x38>)
 801cab0:	4299      	cmp	r1, r3
 801cab2:	d002      	beq.n	801caba <cleanup_stdio+0x1e>
 801cab4:	4620      	mov	r0, r4
 801cab6:	f000 fdc9 	bl	801d64c <_fflush_r>
 801caba:	68e1      	ldr	r1, [r4, #12]
 801cabc:	4b06      	ldr	r3, [pc, #24]	@ (801cad8 <cleanup_stdio+0x3c>)
 801cabe:	4299      	cmp	r1, r3
 801cac0:	d004      	beq.n	801cacc <cleanup_stdio+0x30>
 801cac2:	4620      	mov	r0, r4
 801cac4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801cac8:	f000 bdc0 	b.w	801d64c <_fflush_r>
 801cacc:	bd10      	pop	{r4, pc}
 801cace:	bf00      	nop
 801cad0:	2401fbc8 	.word	0x2401fbc8
 801cad4:	2401fc30 	.word	0x2401fc30
 801cad8:	2401fc98 	.word	0x2401fc98

0801cadc <global_stdio_init.part.0>:
 801cadc:	b510      	push	{r4, lr}
 801cade:	4b0b      	ldr	r3, [pc, #44]	@ (801cb0c <global_stdio_init.part.0+0x30>)
 801cae0:	4c0b      	ldr	r4, [pc, #44]	@ (801cb10 <global_stdio_init.part.0+0x34>)
 801cae2:	4a0c      	ldr	r2, [pc, #48]	@ (801cb14 <global_stdio_init.part.0+0x38>)
 801cae4:	601a      	str	r2, [r3, #0]
 801cae6:	4620      	mov	r0, r4
 801cae8:	2200      	movs	r2, #0
 801caea:	2104      	movs	r1, #4
 801caec:	f7ff ff94 	bl	801ca18 <std>
 801caf0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801caf4:	2201      	movs	r2, #1
 801caf6:	2109      	movs	r1, #9
 801caf8:	f7ff ff8e 	bl	801ca18 <std>
 801cafc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801cb00:	2202      	movs	r2, #2
 801cb02:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801cb06:	2112      	movs	r1, #18
 801cb08:	f7ff bf86 	b.w	801ca18 <std>
 801cb0c:	2401fd00 	.word	0x2401fd00
 801cb10:	2401fbc8 	.word	0x2401fbc8
 801cb14:	0801ca85 	.word	0x0801ca85

0801cb18 <__sfp_lock_acquire>:
 801cb18:	4801      	ldr	r0, [pc, #4]	@ (801cb20 <__sfp_lock_acquire+0x8>)
 801cb1a:	f000 b966 	b.w	801cdea <__retarget_lock_acquire_recursive>
 801cb1e:	bf00      	nop
 801cb20:	2401fd05 	.word	0x2401fd05

0801cb24 <__sfp_lock_release>:
 801cb24:	4801      	ldr	r0, [pc, #4]	@ (801cb2c <__sfp_lock_release+0x8>)
 801cb26:	f000 b961 	b.w	801cdec <__retarget_lock_release_recursive>
 801cb2a:	bf00      	nop
 801cb2c:	2401fd05 	.word	0x2401fd05

0801cb30 <__sinit>:
 801cb30:	b510      	push	{r4, lr}
 801cb32:	4604      	mov	r4, r0
 801cb34:	f7ff fff0 	bl	801cb18 <__sfp_lock_acquire>
 801cb38:	6a23      	ldr	r3, [r4, #32]
 801cb3a:	b11b      	cbz	r3, 801cb44 <__sinit+0x14>
 801cb3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801cb40:	f7ff bff0 	b.w	801cb24 <__sfp_lock_release>
 801cb44:	4b04      	ldr	r3, [pc, #16]	@ (801cb58 <__sinit+0x28>)
 801cb46:	6223      	str	r3, [r4, #32]
 801cb48:	4b04      	ldr	r3, [pc, #16]	@ (801cb5c <__sinit+0x2c>)
 801cb4a:	681b      	ldr	r3, [r3, #0]
 801cb4c:	2b00      	cmp	r3, #0
 801cb4e:	d1f5      	bne.n	801cb3c <__sinit+0xc>
 801cb50:	f7ff ffc4 	bl	801cadc <global_stdio_init.part.0>
 801cb54:	e7f2      	b.n	801cb3c <__sinit+0xc>
 801cb56:	bf00      	nop
 801cb58:	0801ca9d 	.word	0x0801ca9d
 801cb5c:	2401fd00 	.word	0x2401fd00

0801cb60 <fiprintf>:
 801cb60:	b40e      	push	{r1, r2, r3}
 801cb62:	b503      	push	{r0, r1, lr}
 801cb64:	4601      	mov	r1, r0
 801cb66:	ab03      	add	r3, sp, #12
 801cb68:	4805      	ldr	r0, [pc, #20]	@ (801cb80 <fiprintf+0x20>)
 801cb6a:	f853 2b04 	ldr.w	r2, [r3], #4
 801cb6e:	6800      	ldr	r0, [r0, #0]
 801cb70:	9301      	str	r3, [sp, #4]
 801cb72:	f000 fa43 	bl	801cffc <_vfiprintf_r>
 801cb76:	b002      	add	sp, #8
 801cb78:	f85d eb04 	ldr.w	lr, [sp], #4
 801cb7c:	b003      	add	sp, #12
 801cb7e:	4770      	bx	lr
 801cb80:	24000030 	.word	0x24000030

0801cb84 <_fwalk_sglue>:
 801cb84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801cb88:	4607      	mov	r7, r0
 801cb8a:	4688      	mov	r8, r1
 801cb8c:	4614      	mov	r4, r2
 801cb8e:	2600      	movs	r6, #0
 801cb90:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801cb94:	f1b9 0901 	subs.w	r9, r9, #1
 801cb98:	d505      	bpl.n	801cba6 <_fwalk_sglue+0x22>
 801cb9a:	6824      	ldr	r4, [r4, #0]
 801cb9c:	2c00      	cmp	r4, #0
 801cb9e:	d1f7      	bne.n	801cb90 <_fwalk_sglue+0xc>
 801cba0:	4630      	mov	r0, r6
 801cba2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801cba6:	89ab      	ldrh	r3, [r5, #12]
 801cba8:	2b01      	cmp	r3, #1
 801cbaa:	d907      	bls.n	801cbbc <_fwalk_sglue+0x38>
 801cbac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801cbb0:	3301      	adds	r3, #1
 801cbb2:	d003      	beq.n	801cbbc <_fwalk_sglue+0x38>
 801cbb4:	4629      	mov	r1, r5
 801cbb6:	4638      	mov	r0, r7
 801cbb8:	47c0      	blx	r8
 801cbba:	4306      	orrs	r6, r0
 801cbbc:	3568      	adds	r5, #104	@ 0x68
 801cbbe:	e7e9      	b.n	801cb94 <_fwalk_sglue+0x10>

0801cbc0 <memmove>:
 801cbc0:	4288      	cmp	r0, r1
 801cbc2:	b510      	push	{r4, lr}
 801cbc4:	eb01 0402 	add.w	r4, r1, r2
 801cbc8:	d902      	bls.n	801cbd0 <memmove+0x10>
 801cbca:	4284      	cmp	r4, r0
 801cbcc:	4623      	mov	r3, r4
 801cbce:	d807      	bhi.n	801cbe0 <memmove+0x20>
 801cbd0:	1e43      	subs	r3, r0, #1
 801cbd2:	42a1      	cmp	r1, r4
 801cbd4:	d008      	beq.n	801cbe8 <memmove+0x28>
 801cbd6:	f811 2b01 	ldrb.w	r2, [r1], #1
 801cbda:	f803 2f01 	strb.w	r2, [r3, #1]!
 801cbde:	e7f8      	b.n	801cbd2 <memmove+0x12>
 801cbe0:	4402      	add	r2, r0
 801cbe2:	4601      	mov	r1, r0
 801cbe4:	428a      	cmp	r2, r1
 801cbe6:	d100      	bne.n	801cbea <memmove+0x2a>
 801cbe8:	bd10      	pop	{r4, pc}
 801cbea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801cbee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801cbf2:	e7f7      	b.n	801cbe4 <memmove+0x24>

0801cbf4 <memset>:
 801cbf4:	4402      	add	r2, r0
 801cbf6:	4603      	mov	r3, r0
 801cbf8:	4293      	cmp	r3, r2
 801cbfa:	d100      	bne.n	801cbfe <memset+0xa>
 801cbfc:	4770      	bx	lr
 801cbfe:	f803 1b01 	strb.w	r1, [r3], #1
 801cc02:	e7f9      	b.n	801cbf8 <memset+0x4>

0801cc04 <__xpg_strerror_r>:
 801cc04:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801cc06:	2700      	movs	r7, #0
 801cc08:	460e      	mov	r6, r1
 801cc0a:	9701      	str	r7, [sp, #4]
 801cc0c:	4614      	mov	r4, r2
 801cc0e:	b192      	cbz	r2, 801cc36 <__xpg_strerror_r+0x32>
 801cc10:	4601      	mov	r1, r0
 801cc12:	4810      	ldr	r0, [pc, #64]	@ (801cc54 <__xpg_strerror_r+0x50>)
 801cc14:	ab01      	add	r3, sp, #4
 801cc16:	2201      	movs	r2, #1
 801cc18:	6800      	ldr	r0, [r0, #0]
 801cc1a:	f000 fe35 	bl	801d888 <_strerror_r>
 801cc1e:	4605      	mov	r5, r0
 801cc20:	f7e3 fbbe 	bl	80003a0 <strlen>
 801cc24:	42a0      	cmp	r0, r4
 801cc26:	d309      	bcc.n	801cc3c <__xpg_strerror_r+0x38>
 801cc28:	3c01      	subs	r4, #1
 801cc2a:	4622      	mov	r2, r4
 801cc2c:	4629      	mov	r1, r5
 801cc2e:	4630      	mov	r0, r6
 801cc30:	f000 f962 	bl	801cef8 <memcpy>
 801cc34:	5537      	strb	r7, [r6, r4]
 801cc36:	2022      	movs	r0, #34	@ 0x22
 801cc38:	b003      	add	sp, #12
 801cc3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801cc3c:	4629      	mov	r1, r5
 801cc3e:	4630      	mov	r0, r6
 801cc40:	f000 f952 	bl	801cee8 <strcpy>
 801cc44:	9801      	ldr	r0, [sp, #4]
 801cc46:	2800      	cmp	r0, #0
 801cc48:	d1f6      	bne.n	801cc38 <__xpg_strerror_r+0x34>
 801cc4a:	782b      	ldrb	r3, [r5, #0]
 801cc4c:	2b00      	cmp	r3, #0
 801cc4e:	bf08      	it	eq
 801cc50:	2016      	moveq	r0, #22
 801cc52:	e7f1      	b.n	801cc38 <__xpg_strerror_r+0x34>
 801cc54:	24000030 	.word	0x24000030

0801cc58 <strncpy>:
 801cc58:	b510      	push	{r4, lr}
 801cc5a:	3901      	subs	r1, #1
 801cc5c:	4603      	mov	r3, r0
 801cc5e:	b132      	cbz	r2, 801cc6e <strncpy+0x16>
 801cc60:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801cc64:	f803 4b01 	strb.w	r4, [r3], #1
 801cc68:	3a01      	subs	r2, #1
 801cc6a:	2c00      	cmp	r4, #0
 801cc6c:	d1f7      	bne.n	801cc5e <strncpy+0x6>
 801cc6e:	441a      	add	r2, r3
 801cc70:	2100      	movs	r1, #0
 801cc72:	4293      	cmp	r3, r2
 801cc74:	d100      	bne.n	801cc78 <strncpy+0x20>
 801cc76:	bd10      	pop	{r4, pc}
 801cc78:	f803 1b01 	strb.w	r1, [r3], #1
 801cc7c:	e7f9      	b.n	801cc72 <strncpy+0x1a>

0801cc7e <_raise_r>:
 801cc7e:	291f      	cmp	r1, #31
 801cc80:	b538      	push	{r3, r4, r5, lr}
 801cc82:	4605      	mov	r5, r0
 801cc84:	460c      	mov	r4, r1
 801cc86:	d904      	bls.n	801cc92 <_raise_r+0x14>
 801cc88:	2316      	movs	r3, #22
 801cc8a:	6003      	str	r3, [r0, #0]
 801cc8c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801cc90:	bd38      	pop	{r3, r4, r5, pc}
 801cc92:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801cc94:	b112      	cbz	r2, 801cc9c <_raise_r+0x1e>
 801cc96:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801cc9a:	b94b      	cbnz	r3, 801ccb0 <_raise_r+0x32>
 801cc9c:	4628      	mov	r0, r5
 801cc9e:	f000 f855 	bl	801cd4c <_getpid_r>
 801cca2:	4622      	mov	r2, r4
 801cca4:	4601      	mov	r1, r0
 801cca6:	4628      	mov	r0, r5
 801cca8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801ccac:	f000 b83c 	b.w	801cd28 <_kill_r>
 801ccb0:	2b01      	cmp	r3, #1
 801ccb2:	d00a      	beq.n	801ccca <_raise_r+0x4c>
 801ccb4:	1c59      	adds	r1, r3, #1
 801ccb6:	d103      	bne.n	801ccc0 <_raise_r+0x42>
 801ccb8:	2316      	movs	r3, #22
 801ccba:	6003      	str	r3, [r0, #0]
 801ccbc:	2001      	movs	r0, #1
 801ccbe:	e7e7      	b.n	801cc90 <_raise_r+0x12>
 801ccc0:	2100      	movs	r1, #0
 801ccc2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801ccc6:	4620      	mov	r0, r4
 801ccc8:	4798      	blx	r3
 801ccca:	2000      	movs	r0, #0
 801cccc:	e7e0      	b.n	801cc90 <_raise_r+0x12>
	...

0801ccd0 <raise>:
 801ccd0:	4b02      	ldr	r3, [pc, #8]	@ (801ccdc <raise+0xc>)
 801ccd2:	4601      	mov	r1, r0
 801ccd4:	6818      	ldr	r0, [r3, #0]
 801ccd6:	f7ff bfd2 	b.w	801cc7e <_raise_r>
 801ccda:	bf00      	nop
 801ccdc:	24000030 	.word	0x24000030

0801cce0 <_lseek_r>:
 801cce0:	b538      	push	{r3, r4, r5, lr}
 801cce2:	4d07      	ldr	r5, [pc, #28]	@ (801cd00 <_lseek_r+0x20>)
 801cce4:	4604      	mov	r4, r0
 801cce6:	4608      	mov	r0, r1
 801cce8:	4611      	mov	r1, r2
 801ccea:	2200      	movs	r2, #0
 801ccec:	602a      	str	r2, [r5, #0]
 801ccee:	461a      	mov	r2, r3
 801ccf0:	f7e4 fea7 	bl	8001a42 <_lseek>
 801ccf4:	1c43      	adds	r3, r0, #1
 801ccf6:	d102      	bne.n	801ccfe <_lseek_r+0x1e>
 801ccf8:	682b      	ldr	r3, [r5, #0]
 801ccfa:	b103      	cbz	r3, 801ccfe <_lseek_r+0x1e>
 801ccfc:	6023      	str	r3, [r4, #0]
 801ccfe:	bd38      	pop	{r3, r4, r5, pc}
 801cd00:	2401fd08 	.word	0x2401fd08

0801cd04 <_read_r>:
 801cd04:	b538      	push	{r3, r4, r5, lr}
 801cd06:	4d07      	ldr	r5, [pc, #28]	@ (801cd24 <_read_r+0x20>)
 801cd08:	4604      	mov	r4, r0
 801cd0a:	4608      	mov	r0, r1
 801cd0c:	4611      	mov	r1, r2
 801cd0e:	2200      	movs	r2, #0
 801cd10:	602a      	str	r2, [r5, #0]
 801cd12:	461a      	mov	r2, r3
 801cd14:	f7e4 fe35 	bl	8001982 <_read>
 801cd18:	1c43      	adds	r3, r0, #1
 801cd1a:	d102      	bne.n	801cd22 <_read_r+0x1e>
 801cd1c:	682b      	ldr	r3, [r5, #0]
 801cd1e:	b103      	cbz	r3, 801cd22 <_read_r+0x1e>
 801cd20:	6023      	str	r3, [r4, #0]
 801cd22:	bd38      	pop	{r3, r4, r5, pc}
 801cd24:	2401fd08 	.word	0x2401fd08

0801cd28 <_kill_r>:
 801cd28:	b538      	push	{r3, r4, r5, lr}
 801cd2a:	4d07      	ldr	r5, [pc, #28]	@ (801cd48 <_kill_r+0x20>)
 801cd2c:	2300      	movs	r3, #0
 801cd2e:	4604      	mov	r4, r0
 801cd30:	4608      	mov	r0, r1
 801cd32:	4611      	mov	r1, r2
 801cd34:	602b      	str	r3, [r5, #0]
 801cd36:	f7e4 fe09 	bl	800194c <_kill>
 801cd3a:	1c43      	adds	r3, r0, #1
 801cd3c:	d102      	bne.n	801cd44 <_kill_r+0x1c>
 801cd3e:	682b      	ldr	r3, [r5, #0]
 801cd40:	b103      	cbz	r3, 801cd44 <_kill_r+0x1c>
 801cd42:	6023      	str	r3, [r4, #0]
 801cd44:	bd38      	pop	{r3, r4, r5, pc}
 801cd46:	bf00      	nop
 801cd48:	2401fd08 	.word	0x2401fd08

0801cd4c <_getpid_r>:
 801cd4c:	f7e4 bdf6 	b.w	800193c <_getpid>

0801cd50 <_sbrk_r>:
 801cd50:	b538      	push	{r3, r4, r5, lr}
 801cd52:	4d06      	ldr	r5, [pc, #24]	@ (801cd6c <_sbrk_r+0x1c>)
 801cd54:	2300      	movs	r3, #0
 801cd56:	4604      	mov	r4, r0
 801cd58:	4608      	mov	r0, r1
 801cd5a:	602b      	str	r3, [r5, #0]
 801cd5c:	f7e4 fe7e 	bl	8001a5c <_sbrk>
 801cd60:	1c43      	adds	r3, r0, #1
 801cd62:	d102      	bne.n	801cd6a <_sbrk_r+0x1a>
 801cd64:	682b      	ldr	r3, [r5, #0]
 801cd66:	b103      	cbz	r3, 801cd6a <_sbrk_r+0x1a>
 801cd68:	6023      	str	r3, [r4, #0]
 801cd6a:	bd38      	pop	{r3, r4, r5, pc}
 801cd6c:	2401fd08 	.word	0x2401fd08

0801cd70 <_write_r>:
 801cd70:	b538      	push	{r3, r4, r5, lr}
 801cd72:	4d07      	ldr	r5, [pc, #28]	@ (801cd90 <_write_r+0x20>)
 801cd74:	4604      	mov	r4, r0
 801cd76:	4608      	mov	r0, r1
 801cd78:	4611      	mov	r1, r2
 801cd7a:	2200      	movs	r2, #0
 801cd7c:	602a      	str	r2, [r5, #0]
 801cd7e:	461a      	mov	r2, r3
 801cd80:	f7e4 fe1c 	bl	80019bc <_write>
 801cd84:	1c43      	adds	r3, r0, #1
 801cd86:	d102      	bne.n	801cd8e <_write_r+0x1e>
 801cd88:	682b      	ldr	r3, [r5, #0]
 801cd8a:	b103      	cbz	r3, 801cd8e <_write_r+0x1e>
 801cd8c:	6023      	str	r3, [r4, #0]
 801cd8e:	bd38      	pop	{r3, r4, r5, pc}
 801cd90:	2401fd08 	.word	0x2401fd08

0801cd94 <__errno>:
 801cd94:	4b01      	ldr	r3, [pc, #4]	@ (801cd9c <__errno+0x8>)
 801cd96:	6818      	ldr	r0, [r3, #0]
 801cd98:	4770      	bx	lr
 801cd9a:	bf00      	nop
 801cd9c:	24000030 	.word	0x24000030

0801cda0 <__libc_init_array>:
 801cda0:	b570      	push	{r4, r5, r6, lr}
 801cda2:	4d0d      	ldr	r5, [pc, #52]	@ (801cdd8 <__libc_init_array+0x38>)
 801cda4:	4c0d      	ldr	r4, [pc, #52]	@ (801cddc <__libc_init_array+0x3c>)
 801cda6:	1b64      	subs	r4, r4, r5
 801cda8:	10a4      	asrs	r4, r4, #2
 801cdaa:	2600      	movs	r6, #0
 801cdac:	42a6      	cmp	r6, r4
 801cdae:	d109      	bne.n	801cdc4 <__libc_init_array+0x24>
 801cdb0:	4d0b      	ldr	r5, [pc, #44]	@ (801cde0 <__libc_init_array+0x40>)
 801cdb2:	4c0c      	ldr	r4, [pc, #48]	@ (801cde4 <__libc_init_array+0x44>)
 801cdb4:	f000 ff72 	bl	801dc9c <_init>
 801cdb8:	1b64      	subs	r4, r4, r5
 801cdba:	10a4      	asrs	r4, r4, #2
 801cdbc:	2600      	movs	r6, #0
 801cdbe:	42a6      	cmp	r6, r4
 801cdc0:	d105      	bne.n	801cdce <__libc_init_array+0x2e>
 801cdc2:	bd70      	pop	{r4, r5, r6, pc}
 801cdc4:	f855 3b04 	ldr.w	r3, [r5], #4
 801cdc8:	4798      	blx	r3
 801cdca:	3601      	adds	r6, #1
 801cdcc:	e7ee      	b.n	801cdac <__libc_init_array+0xc>
 801cdce:	f855 3b04 	ldr.w	r3, [r5], #4
 801cdd2:	4798      	blx	r3
 801cdd4:	3601      	adds	r6, #1
 801cdd6:	e7f2      	b.n	801cdbe <__libc_init_array+0x1e>
 801cdd8:	0801f8b0 	.word	0x0801f8b0
 801cddc:	0801f8b0 	.word	0x0801f8b0
 801cde0:	0801f8b0 	.word	0x0801f8b0
 801cde4:	0801f8d4 	.word	0x0801f8d4

0801cde8 <__retarget_lock_init_recursive>:
 801cde8:	4770      	bx	lr

0801cdea <__retarget_lock_acquire_recursive>:
 801cdea:	4770      	bx	lr

0801cdec <__retarget_lock_release_recursive>:
 801cdec:	4770      	bx	lr
	...

0801cdf0 <_close_r>:
 801cdf0:	b538      	push	{r3, r4, r5, lr}
 801cdf2:	4d06      	ldr	r5, [pc, #24]	@ (801ce0c <_close_r+0x1c>)
 801cdf4:	2300      	movs	r3, #0
 801cdf6:	4604      	mov	r4, r0
 801cdf8:	4608      	mov	r0, r1
 801cdfa:	602b      	str	r3, [r5, #0]
 801cdfc:	f7e4 fdfa 	bl	80019f4 <_close>
 801ce00:	1c43      	adds	r3, r0, #1
 801ce02:	d102      	bne.n	801ce0a <_close_r+0x1a>
 801ce04:	682b      	ldr	r3, [r5, #0]
 801ce06:	b103      	cbz	r3, 801ce0a <_close_r+0x1a>
 801ce08:	6023      	str	r3, [r4, #0]
 801ce0a:	bd38      	pop	{r3, r4, r5, pc}
 801ce0c:	2401fd08 	.word	0x2401fd08

0801ce10 <_reclaim_reent>:
 801ce10:	4b2d      	ldr	r3, [pc, #180]	@ (801cec8 <_reclaim_reent+0xb8>)
 801ce12:	681b      	ldr	r3, [r3, #0]
 801ce14:	4283      	cmp	r3, r0
 801ce16:	b570      	push	{r4, r5, r6, lr}
 801ce18:	4604      	mov	r4, r0
 801ce1a:	d053      	beq.n	801cec4 <_reclaim_reent+0xb4>
 801ce1c:	69c3      	ldr	r3, [r0, #28]
 801ce1e:	b31b      	cbz	r3, 801ce68 <_reclaim_reent+0x58>
 801ce20:	68db      	ldr	r3, [r3, #12]
 801ce22:	b163      	cbz	r3, 801ce3e <_reclaim_reent+0x2e>
 801ce24:	2500      	movs	r5, #0
 801ce26:	69e3      	ldr	r3, [r4, #28]
 801ce28:	68db      	ldr	r3, [r3, #12]
 801ce2a:	5959      	ldr	r1, [r3, r5]
 801ce2c:	b9b1      	cbnz	r1, 801ce5c <_reclaim_reent+0x4c>
 801ce2e:	3504      	adds	r5, #4
 801ce30:	2d80      	cmp	r5, #128	@ 0x80
 801ce32:	d1f8      	bne.n	801ce26 <_reclaim_reent+0x16>
 801ce34:	69e3      	ldr	r3, [r4, #28]
 801ce36:	4620      	mov	r0, r4
 801ce38:	68d9      	ldr	r1, [r3, #12]
 801ce3a:	f000 f86b 	bl	801cf14 <_free_r>
 801ce3e:	69e3      	ldr	r3, [r4, #28]
 801ce40:	6819      	ldr	r1, [r3, #0]
 801ce42:	b111      	cbz	r1, 801ce4a <_reclaim_reent+0x3a>
 801ce44:	4620      	mov	r0, r4
 801ce46:	f000 f865 	bl	801cf14 <_free_r>
 801ce4a:	69e3      	ldr	r3, [r4, #28]
 801ce4c:	689d      	ldr	r5, [r3, #8]
 801ce4e:	b15d      	cbz	r5, 801ce68 <_reclaim_reent+0x58>
 801ce50:	4629      	mov	r1, r5
 801ce52:	4620      	mov	r0, r4
 801ce54:	682d      	ldr	r5, [r5, #0]
 801ce56:	f000 f85d 	bl	801cf14 <_free_r>
 801ce5a:	e7f8      	b.n	801ce4e <_reclaim_reent+0x3e>
 801ce5c:	680e      	ldr	r6, [r1, #0]
 801ce5e:	4620      	mov	r0, r4
 801ce60:	f000 f858 	bl	801cf14 <_free_r>
 801ce64:	4631      	mov	r1, r6
 801ce66:	e7e1      	b.n	801ce2c <_reclaim_reent+0x1c>
 801ce68:	6961      	ldr	r1, [r4, #20]
 801ce6a:	b111      	cbz	r1, 801ce72 <_reclaim_reent+0x62>
 801ce6c:	4620      	mov	r0, r4
 801ce6e:	f000 f851 	bl	801cf14 <_free_r>
 801ce72:	69e1      	ldr	r1, [r4, #28]
 801ce74:	b111      	cbz	r1, 801ce7c <_reclaim_reent+0x6c>
 801ce76:	4620      	mov	r0, r4
 801ce78:	f000 f84c 	bl	801cf14 <_free_r>
 801ce7c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801ce7e:	b111      	cbz	r1, 801ce86 <_reclaim_reent+0x76>
 801ce80:	4620      	mov	r0, r4
 801ce82:	f000 f847 	bl	801cf14 <_free_r>
 801ce86:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801ce88:	b111      	cbz	r1, 801ce90 <_reclaim_reent+0x80>
 801ce8a:	4620      	mov	r0, r4
 801ce8c:	f000 f842 	bl	801cf14 <_free_r>
 801ce90:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801ce92:	b111      	cbz	r1, 801ce9a <_reclaim_reent+0x8a>
 801ce94:	4620      	mov	r0, r4
 801ce96:	f000 f83d 	bl	801cf14 <_free_r>
 801ce9a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 801ce9c:	b111      	cbz	r1, 801cea4 <_reclaim_reent+0x94>
 801ce9e:	4620      	mov	r0, r4
 801cea0:	f000 f838 	bl	801cf14 <_free_r>
 801cea4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801cea6:	b111      	cbz	r1, 801ceae <_reclaim_reent+0x9e>
 801cea8:	4620      	mov	r0, r4
 801ceaa:	f000 f833 	bl	801cf14 <_free_r>
 801ceae:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801ceb0:	b111      	cbz	r1, 801ceb8 <_reclaim_reent+0xa8>
 801ceb2:	4620      	mov	r0, r4
 801ceb4:	f000 f82e 	bl	801cf14 <_free_r>
 801ceb8:	6a23      	ldr	r3, [r4, #32]
 801ceba:	b11b      	cbz	r3, 801cec4 <_reclaim_reent+0xb4>
 801cebc:	4620      	mov	r0, r4
 801cebe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801cec2:	4718      	bx	r3
 801cec4:	bd70      	pop	{r4, r5, r6, pc}
 801cec6:	bf00      	nop
 801cec8:	24000030 	.word	0x24000030

0801cecc <__cxa_atexit>:
 801cecc:	b510      	push	{r4, lr}
 801cece:	4604      	mov	r4, r0
 801ced0:	4804      	ldr	r0, [pc, #16]	@ (801cee4 <__cxa_atexit+0x18>)
 801ced2:	4613      	mov	r3, r2
 801ced4:	b120      	cbz	r0, 801cee0 <__cxa_atexit+0x14>
 801ced6:	460a      	mov	r2, r1
 801ced8:	2002      	movs	r0, #2
 801ceda:	4621      	mov	r1, r4
 801cedc:	f3af 8000 	nop.w
 801cee0:	bd10      	pop	{r4, pc}
 801cee2:	bf00      	nop
 801cee4:	00000000 	.word	0x00000000

0801cee8 <strcpy>:
 801cee8:	4603      	mov	r3, r0
 801ceea:	f811 2b01 	ldrb.w	r2, [r1], #1
 801ceee:	f803 2b01 	strb.w	r2, [r3], #1
 801cef2:	2a00      	cmp	r2, #0
 801cef4:	d1f9      	bne.n	801ceea <strcpy+0x2>
 801cef6:	4770      	bx	lr

0801cef8 <memcpy>:
 801cef8:	440a      	add	r2, r1
 801cefa:	4291      	cmp	r1, r2
 801cefc:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 801cf00:	d100      	bne.n	801cf04 <memcpy+0xc>
 801cf02:	4770      	bx	lr
 801cf04:	b510      	push	{r4, lr}
 801cf06:	f811 4b01 	ldrb.w	r4, [r1], #1
 801cf0a:	f803 4f01 	strb.w	r4, [r3, #1]!
 801cf0e:	4291      	cmp	r1, r2
 801cf10:	d1f9      	bne.n	801cf06 <memcpy+0xe>
 801cf12:	bd10      	pop	{r4, pc}

0801cf14 <_free_r>:
 801cf14:	b538      	push	{r3, r4, r5, lr}
 801cf16:	4605      	mov	r5, r0
 801cf18:	2900      	cmp	r1, #0
 801cf1a:	d041      	beq.n	801cfa0 <_free_r+0x8c>
 801cf1c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801cf20:	1f0c      	subs	r4, r1, #4
 801cf22:	2b00      	cmp	r3, #0
 801cf24:	bfb8      	it	lt
 801cf26:	18e4      	addlt	r4, r4, r3
 801cf28:	f7ff fd26 	bl	801c978 <__malloc_lock>
 801cf2c:	4a1d      	ldr	r2, [pc, #116]	@ (801cfa4 <_free_r+0x90>)
 801cf2e:	6813      	ldr	r3, [r2, #0]
 801cf30:	b933      	cbnz	r3, 801cf40 <_free_r+0x2c>
 801cf32:	6063      	str	r3, [r4, #4]
 801cf34:	6014      	str	r4, [r2, #0]
 801cf36:	4628      	mov	r0, r5
 801cf38:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801cf3c:	f7ff bd22 	b.w	801c984 <__malloc_unlock>
 801cf40:	42a3      	cmp	r3, r4
 801cf42:	d908      	bls.n	801cf56 <_free_r+0x42>
 801cf44:	6820      	ldr	r0, [r4, #0]
 801cf46:	1821      	adds	r1, r4, r0
 801cf48:	428b      	cmp	r3, r1
 801cf4a:	bf01      	itttt	eq
 801cf4c:	6819      	ldreq	r1, [r3, #0]
 801cf4e:	685b      	ldreq	r3, [r3, #4]
 801cf50:	1809      	addeq	r1, r1, r0
 801cf52:	6021      	streq	r1, [r4, #0]
 801cf54:	e7ed      	b.n	801cf32 <_free_r+0x1e>
 801cf56:	461a      	mov	r2, r3
 801cf58:	685b      	ldr	r3, [r3, #4]
 801cf5a:	b10b      	cbz	r3, 801cf60 <_free_r+0x4c>
 801cf5c:	42a3      	cmp	r3, r4
 801cf5e:	d9fa      	bls.n	801cf56 <_free_r+0x42>
 801cf60:	6811      	ldr	r1, [r2, #0]
 801cf62:	1850      	adds	r0, r2, r1
 801cf64:	42a0      	cmp	r0, r4
 801cf66:	d10b      	bne.n	801cf80 <_free_r+0x6c>
 801cf68:	6820      	ldr	r0, [r4, #0]
 801cf6a:	4401      	add	r1, r0
 801cf6c:	1850      	adds	r0, r2, r1
 801cf6e:	4283      	cmp	r3, r0
 801cf70:	6011      	str	r1, [r2, #0]
 801cf72:	d1e0      	bne.n	801cf36 <_free_r+0x22>
 801cf74:	6818      	ldr	r0, [r3, #0]
 801cf76:	685b      	ldr	r3, [r3, #4]
 801cf78:	6053      	str	r3, [r2, #4]
 801cf7a:	4408      	add	r0, r1
 801cf7c:	6010      	str	r0, [r2, #0]
 801cf7e:	e7da      	b.n	801cf36 <_free_r+0x22>
 801cf80:	d902      	bls.n	801cf88 <_free_r+0x74>
 801cf82:	230c      	movs	r3, #12
 801cf84:	602b      	str	r3, [r5, #0]
 801cf86:	e7d6      	b.n	801cf36 <_free_r+0x22>
 801cf88:	6820      	ldr	r0, [r4, #0]
 801cf8a:	1821      	adds	r1, r4, r0
 801cf8c:	428b      	cmp	r3, r1
 801cf8e:	bf04      	itt	eq
 801cf90:	6819      	ldreq	r1, [r3, #0]
 801cf92:	685b      	ldreq	r3, [r3, #4]
 801cf94:	6063      	str	r3, [r4, #4]
 801cf96:	bf04      	itt	eq
 801cf98:	1809      	addeq	r1, r1, r0
 801cf9a:	6021      	streq	r1, [r4, #0]
 801cf9c:	6054      	str	r4, [r2, #4]
 801cf9e:	e7ca      	b.n	801cf36 <_free_r+0x22>
 801cfa0:	bd38      	pop	{r3, r4, r5, pc}
 801cfa2:	bf00      	nop
 801cfa4:	2401fbc4 	.word	0x2401fbc4

0801cfa8 <__sfputc_r>:
 801cfa8:	6893      	ldr	r3, [r2, #8]
 801cfaa:	3b01      	subs	r3, #1
 801cfac:	2b00      	cmp	r3, #0
 801cfae:	b410      	push	{r4}
 801cfb0:	6093      	str	r3, [r2, #8]
 801cfb2:	da08      	bge.n	801cfc6 <__sfputc_r+0x1e>
 801cfb4:	6994      	ldr	r4, [r2, #24]
 801cfb6:	42a3      	cmp	r3, r4
 801cfb8:	db01      	blt.n	801cfbe <__sfputc_r+0x16>
 801cfba:	290a      	cmp	r1, #10
 801cfbc:	d103      	bne.n	801cfc6 <__sfputc_r+0x1e>
 801cfbe:	f85d 4b04 	ldr.w	r4, [sp], #4
 801cfc2:	f000 bb6b 	b.w	801d69c <__swbuf_r>
 801cfc6:	6813      	ldr	r3, [r2, #0]
 801cfc8:	1c58      	adds	r0, r3, #1
 801cfca:	6010      	str	r0, [r2, #0]
 801cfcc:	7019      	strb	r1, [r3, #0]
 801cfce:	4608      	mov	r0, r1
 801cfd0:	f85d 4b04 	ldr.w	r4, [sp], #4
 801cfd4:	4770      	bx	lr

0801cfd6 <__sfputs_r>:
 801cfd6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801cfd8:	4606      	mov	r6, r0
 801cfda:	460f      	mov	r7, r1
 801cfdc:	4614      	mov	r4, r2
 801cfde:	18d5      	adds	r5, r2, r3
 801cfe0:	42ac      	cmp	r4, r5
 801cfe2:	d101      	bne.n	801cfe8 <__sfputs_r+0x12>
 801cfe4:	2000      	movs	r0, #0
 801cfe6:	e007      	b.n	801cff8 <__sfputs_r+0x22>
 801cfe8:	f814 1b01 	ldrb.w	r1, [r4], #1
 801cfec:	463a      	mov	r2, r7
 801cfee:	4630      	mov	r0, r6
 801cff0:	f7ff ffda 	bl	801cfa8 <__sfputc_r>
 801cff4:	1c43      	adds	r3, r0, #1
 801cff6:	d1f3      	bne.n	801cfe0 <__sfputs_r+0xa>
 801cff8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801cffc <_vfiprintf_r>:
 801cffc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d000:	460d      	mov	r5, r1
 801d002:	b09d      	sub	sp, #116	@ 0x74
 801d004:	4614      	mov	r4, r2
 801d006:	4698      	mov	r8, r3
 801d008:	4606      	mov	r6, r0
 801d00a:	b118      	cbz	r0, 801d014 <_vfiprintf_r+0x18>
 801d00c:	6a03      	ldr	r3, [r0, #32]
 801d00e:	b90b      	cbnz	r3, 801d014 <_vfiprintf_r+0x18>
 801d010:	f7ff fd8e 	bl	801cb30 <__sinit>
 801d014:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801d016:	07d9      	lsls	r1, r3, #31
 801d018:	d405      	bmi.n	801d026 <_vfiprintf_r+0x2a>
 801d01a:	89ab      	ldrh	r3, [r5, #12]
 801d01c:	059a      	lsls	r2, r3, #22
 801d01e:	d402      	bmi.n	801d026 <_vfiprintf_r+0x2a>
 801d020:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801d022:	f7ff fee2 	bl	801cdea <__retarget_lock_acquire_recursive>
 801d026:	89ab      	ldrh	r3, [r5, #12]
 801d028:	071b      	lsls	r3, r3, #28
 801d02a:	d501      	bpl.n	801d030 <_vfiprintf_r+0x34>
 801d02c:	692b      	ldr	r3, [r5, #16]
 801d02e:	b99b      	cbnz	r3, 801d058 <_vfiprintf_r+0x5c>
 801d030:	4629      	mov	r1, r5
 801d032:	4630      	mov	r0, r6
 801d034:	f000 fb70 	bl	801d718 <__swsetup_r>
 801d038:	b170      	cbz	r0, 801d058 <_vfiprintf_r+0x5c>
 801d03a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801d03c:	07dc      	lsls	r4, r3, #31
 801d03e:	d504      	bpl.n	801d04a <_vfiprintf_r+0x4e>
 801d040:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801d044:	b01d      	add	sp, #116	@ 0x74
 801d046:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d04a:	89ab      	ldrh	r3, [r5, #12]
 801d04c:	0598      	lsls	r0, r3, #22
 801d04e:	d4f7      	bmi.n	801d040 <_vfiprintf_r+0x44>
 801d050:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801d052:	f7ff fecb 	bl	801cdec <__retarget_lock_release_recursive>
 801d056:	e7f3      	b.n	801d040 <_vfiprintf_r+0x44>
 801d058:	2300      	movs	r3, #0
 801d05a:	9309      	str	r3, [sp, #36]	@ 0x24
 801d05c:	2320      	movs	r3, #32
 801d05e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801d062:	f8cd 800c 	str.w	r8, [sp, #12]
 801d066:	2330      	movs	r3, #48	@ 0x30
 801d068:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801d218 <_vfiprintf_r+0x21c>
 801d06c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801d070:	f04f 0901 	mov.w	r9, #1
 801d074:	4623      	mov	r3, r4
 801d076:	469a      	mov	sl, r3
 801d078:	f813 2b01 	ldrb.w	r2, [r3], #1
 801d07c:	b10a      	cbz	r2, 801d082 <_vfiprintf_r+0x86>
 801d07e:	2a25      	cmp	r2, #37	@ 0x25
 801d080:	d1f9      	bne.n	801d076 <_vfiprintf_r+0x7a>
 801d082:	ebba 0b04 	subs.w	fp, sl, r4
 801d086:	d00b      	beq.n	801d0a0 <_vfiprintf_r+0xa4>
 801d088:	465b      	mov	r3, fp
 801d08a:	4622      	mov	r2, r4
 801d08c:	4629      	mov	r1, r5
 801d08e:	4630      	mov	r0, r6
 801d090:	f7ff ffa1 	bl	801cfd6 <__sfputs_r>
 801d094:	3001      	adds	r0, #1
 801d096:	f000 80a7 	beq.w	801d1e8 <_vfiprintf_r+0x1ec>
 801d09a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801d09c:	445a      	add	r2, fp
 801d09e:	9209      	str	r2, [sp, #36]	@ 0x24
 801d0a0:	f89a 3000 	ldrb.w	r3, [sl]
 801d0a4:	2b00      	cmp	r3, #0
 801d0a6:	f000 809f 	beq.w	801d1e8 <_vfiprintf_r+0x1ec>
 801d0aa:	2300      	movs	r3, #0
 801d0ac:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801d0b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801d0b4:	f10a 0a01 	add.w	sl, sl, #1
 801d0b8:	9304      	str	r3, [sp, #16]
 801d0ba:	9307      	str	r3, [sp, #28]
 801d0bc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801d0c0:	931a      	str	r3, [sp, #104]	@ 0x68
 801d0c2:	4654      	mov	r4, sl
 801d0c4:	2205      	movs	r2, #5
 801d0c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d0ca:	4853      	ldr	r0, [pc, #332]	@ (801d218 <_vfiprintf_r+0x21c>)
 801d0cc:	f7e3 f918 	bl	8000300 <memchr>
 801d0d0:	9a04      	ldr	r2, [sp, #16]
 801d0d2:	b9d8      	cbnz	r0, 801d10c <_vfiprintf_r+0x110>
 801d0d4:	06d1      	lsls	r1, r2, #27
 801d0d6:	bf44      	itt	mi
 801d0d8:	2320      	movmi	r3, #32
 801d0da:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801d0de:	0713      	lsls	r3, r2, #28
 801d0e0:	bf44      	itt	mi
 801d0e2:	232b      	movmi	r3, #43	@ 0x2b
 801d0e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801d0e8:	f89a 3000 	ldrb.w	r3, [sl]
 801d0ec:	2b2a      	cmp	r3, #42	@ 0x2a
 801d0ee:	d015      	beq.n	801d11c <_vfiprintf_r+0x120>
 801d0f0:	9a07      	ldr	r2, [sp, #28]
 801d0f2:	4654      	mov	r4, sl
 801d0f4:	2000      	movs	r0, #0
 801d0f6:	f04f 0c0a 	mov.w	ip, #10
 801d0fa:	4621      	mov	r1, r4
 801d0fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 801d100:	3b30      	subs	r3, #48	@ 0x30
 801d102:	2b09      	cmp	r3, #9
 801d104:	d94b      	bls.n	801d19e <_vfiprintf_r+0x1a2>
 801d106:	b1b0      	cbz	r0, 801d136 <_vfiprintf_r+0x13a>
 801d108:	9207      	str	r2, [sp, #28]
 801d10a:	e014      	b.n	801d136 <_vfiprintf_r+0x13a>
 801d10c:	eba0 0308 	sub.w	r3, r0, r8
 801d110:	fa09 f303 	lsl.w	r3, r9, r3
 801d114:	4313      	orrs	r3, r2
 801d116:	9304      	str	r3, [sp, #16]
 801d118:	46a2      	mov	sl, r4
 801d11a:	e7d2      	b.n	801d0c2 <_vfiprintf_r+0xc6>
 801d11c:	9b03      	ldr	r3, [sp, #12]
 801d11e:	1d19      	adds	r1, r3, #4
 801d120:	681b      	ldr	r3, [r3, #0]
 801d122:	9103      	str	r1, [sp, #12]
 801d124:	2b00      	cmp	r3, #0
 801d126:	bfbb      	ittet	lt
 801d128:	425b      	neglt	r3, r3
 801d12a:	f042 0202 	orrlt.w	r2, r2, #2
 801d12e:	9307      	strge	r3, [sp, #28]
 801d130:	9307      	strlt	r3, [sp, #28]
 801d132:	bfb8      	it	lt
 801d134:	9204      	strlt	r2, [sp, #16]
 801d136:	7823      	ldrb	r3, [r4, #0]
 801d138:	2b2e      	cmp	r3, #46	@ 0x2e
 801d13a:	d10a      	bne.n	801d152 <_vfiprintf_r+0x156>
 801d13c:	7863      	ldrb	r3, [r4, #1]
 801d13e:	2b2a      	cmp	r3, #42	@ 0x2a
 801d140:	d132      	bne.n	801d1a8 <_vfiprintf_r+0x1ac>
 801d142:	9b03      	ldr	r3, [sp, #12]
 801d144:	1d1a      	adds	r2, r3, #4
 801d146:	681b      	ldr	r3, [r3, #0]
 801d148:	9203      	str	r2, [sp, #12]
 801d14a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801d14e:	3402      	adds	r4, #2
 801d150:	9305      	str	r3, [sp, #20]
 801d152:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801d228 <_vfiprintf_r+0x22c>
 801d156:	7821      	ldrb	r1, [r4, #0]
 801d158:	2203      	movs	r2, #3
 801d15a:	4650      	mov	r0, sl
 801d15c:	f7e3 f8d0 	bl	8000300 <memchr>
 801d160:	b138      	cbz	r0, 801d172 <_vfiprintf_r+0x176>
 801d162:	9b04      	ldr	r3, [sp, #16]
 801d164:	eba0 000a 	sub.w	r0, r0, sl
 801d168:	2240      	movs	r2, #64	@ 0x40
 801d16a:	4082      	lsls	r2, r0
 801d16c:	4313      	orrs	r3, r2
 801d16e:	3401      	adds	r4, #1
 801d170:	9304      	str	r3, [sp, #16]
 801d172:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d176:	4829      	ldr	r0, [pc, #164]	@ (801d21c <_vfiprintf_r+0x220>)
 801d178:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801d17c:	2206      	movs	r2, #6
 801d17e:	f7e3 f8bf 	bl	8000300 <memchr>
 801d182:	2800      	cmp	r0, #0
 801d184:	d03f      	beq.n	801d206 <_vfiprintf_r+0x20a>
 801d186:	4b26      	ldr	r3, [pc, #152]	@ (801d220 <_vfiprintf_r+0x224>)
 801d188:	bb1b      	cbnz	r3, 801d1d2 <_vfiprintf_r+0x1d6>
 801d18a:	9b03      	ldr	r3, [sp, #12]
 801d18c:	3307      	adds	r3, #7
 801d18e:	f023 0307 	bic.w	r3, r3, #7
 801d192:	3308      	adds	r3, #8
 801d194:	9303      	str	r3, [sp, #12]
 801d196:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d198:	443b      	add	r3, r7
 801d19a:	9309      	str	r3, [sp, #36]	@ 0x24
 801d19c:	e76a      	b.n	801d074 <_vfiprintf_r+0x78>
 801d19e:	fb0c 3202 	mla	r2, ip, r2, r3
 801d1a2:	460c      	mov	r4, r1
 801d1a4:	2001      	movs	r0, #1
 801d1a6:	e7a8      	b.n	801d0fa <_vfiprintf_r+0xfe>
 801d1a8:	2300      	movs	r3, #0
 801d1aa:	3401      	adds	r4, #1
 801d1ac:	9305      	str	r3, [sp, #20]
 801d1ae:	4619      	mov	r1, r3
 801d1b0:	f04f 0c0a 	mov.w	ip, #10
 801d1b4:	4620      	mov	r0, r4
 801d1b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 801d1ba:	3a30      	subs	r2, #48	@ 0x30
 801d1bc:	2a09      	cmp	r2, #9
 801d1be:	d903      	bls.n	801d1c8 <_vfiprintf_r+0x1cc>
 801d1c0:	2b00      	cmp	r3, #0
 801d1c2:	d0c6      	beq.n	801d152 <_vfiprintf_r+0x156>
 801d1c4:	9105      	str	r1, [sp, #20]
 801d1c6:	e7c4      	b.n	801d152 <_vfiprintf_r+0x156>
 801d1c8:	fb0c 2101 	mla	r1, ip, r1, r2
 801d1cc:	4604      	mov	r4, r0
 801d1ce:	2301      	movs	r3, #1
 801d1d0:	e7f0      	b.n	801d1b4 <_vfiprintf_r+0x1b8>
 801d1d2:	ab03      	add	r3, sp, #12
 801d1d4:	9300      	str	r3, [sp, #0]
 801d1d6:	462a      	mov	r2, r5
 801d1d8:	4b12      	ldr	r3, [pc, #72]	@ (801d224 <_vfiprintf_r+0x228>)
 801d1da:	a904      	add	r1, sp, #16
 801d1dc:	4630      	mov	r0, r6
 801d1de:	f3af 8000 	nop.w
 801d1e2:	4607      	mov	r7, r0
 801d1e4:	1c78      	adds	r0, r7, #1
 801d1e6:	d1d6      	bne.n	801d196 <_vfiprintf_r+0x19a>
 801d1e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801d1ea:	07d9      	lsls	r1, r3, #31
 801d1ec:	d405      	bmi.n	801d1fa <_vfiprintf_r+0x1fe>
 801d1ee:	89ab      	ldrh	r3, [r5, #12]
 801d1f0:	059a      	lsls	r2, r3, #22
 801d1f2:	d402      	bmi.n	801d1fa <_vfiprintf_r+0x1fe>
 801d1f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801d1f6:	f7ff fdf9 	bl	801cdec <__retarget_lock_release_recursive>
 801d1fa:	89ab      	ldrh	r3, [r5, #12]
 801d1fc:	065b      	lsls	r3, r3, #25
 801d1fe:	f53f af1f 	bmi.w	801d040 <_vfiprintf_r+0x44>
 801d202:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801d204:	e71e      	b.n	801d044 <_vfiprintf_r+0x48>
 801d206:	ab03      	add	r3, sp, #12
 801d208:	9300      	str	r3, [sp, #0]
 801d20a:	462a      	mov	r2, r5
 801d20c:	4b05      	ldr	r3, [pc, #20]	@ (801d224 <_vfiprintf_r+0x228>)
 801d20e:	a904      	add	r1, sp, #16
 801d210:	4630      	mov	r0, r6
 801d212:	f000 f879 	bl	801d308 <_printf_i>
 801d216:	e7e4      	b.n	801d1e2 <_vfiprintf_r+0x1e6>
 801d218:	0801e4d6 	.word	0x0801e4d6
 801d21c:	0801e4e0 	.word	0x0801e4e0
 801d220:	00000000 	.word	0x00000000
 801d224:	0801cfd7 	.word	0x0801cfd7
 801d228:	0801e4dc 	.word	0x0801e4dc

0801d22c <_printf_common>:
 801d22c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801d230:	4616      	mov	r6, r2
 801d232:	4698      	mov	r8, r3
 801d234:	688a      	ldr	r2, [r1, #8]
 801d236:	690b      	ldr	r3, [r1, #16]
 801d238:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801d23c:	4293      	cmp	r3, r2
 801d23e:	bfb8      	it	lt
 801d240:	4613      	movlt	r3, r2
 801d242:	6033      	str	r3, [r6, #0]
 801d244:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801d248:	4607      	mov	r7, r0
 801d24a:	460c      	mov	r4, r1
 801d24c:	b10a      	cbz	r2, 801d252 <_printf_common+0x26>
 801d24e:	3301      	adds	r3, #1
 801d250:	6033      	str	r3, [r6, #0]
 801d252:	6823      	ldr	r3, [r4, #0]
 801d254:	0699      	lsls	r1, r3, #26
 801d256:	bf42      	ittt	mi
 801d258:	6833      	ldrmi	r3, [r6, #0]
 801d25a:	3302      	addmi	r3, #2
 801d25c:	6033      	strmi	r3, [r6, #0]
 801d25e:	6825      	ldr	r5, [r4, #0]
 801d260:	f015 0506 	ands.w	r5, r5, #6
 801d264:	d106      	bne.n	801d274 <_printf_common+0x48>
 801d266:	f104 0a19 	add.w	sl, r4, #25
 801d26a:	68e3      	ldr	r3, [r4, #12]
 801d26c:	6832      	ldr	r2, [r6, #0]
 801d26e:	1a9b      	subs	r3, r3, r2
 801d270:	42ab      	cmp	r3, r5
 801d272:	dc26      	bgt.n	801d2c2 <_printf_common+0x96>
 801d274:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801d278:	6822      	ldr	r2, [r4, #0]
 801d27a:	3b00      	subs	r3, #0
 801d27c:	bf18      	it	ne
 801d27e:	2301      	movne	r3, #1
 801d280:	0692      	lsls	r2, r2, #26
 801d282:	d42b      	bmi.n	801d2dc <_printf_common+0xb0>
 801d284:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801d288:	4641      	mov	r1, r8
 801d28a:	4638      	mov	r0, r7
 801d28c:	47c8      	blx	r9
 801d28e:	3001      	adds	r0, #1
 801d290:	d01e      	beq.n	801d2d0 <_printf_common+0xa4>
 801d292:	6823      	ldr	r3, [r4, #0]
 801d294:	6922      	ldr	r2, [r4, #16]
 801d296:	f003 0306 	and.w	r3, r3, #6
 801d29a:	2b04      	cmp	r3, #4
 801d29c:	bf02      	ittt	eq
 801d29e:	68e5      	ldreq	r5, [r4, #12]
 801d2a0:	6833      	ldreq	r3, [r6, #0]
 801d2a2:	1aed      	subeq	r5, r5, r3
 801d2a4:	68a3      	ldr	r3, [r4, #8]
 801d2a6:	bf0c      	ite	eq
 801d2a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801d2ac:	2500      	movne	r5, #0
 801d2ae:	4293      	cmp	r3, r2
 801d2b0:	bfc4      	itt	gt
 801d2b2:	1a9b      	subgt	r3, r3, r2
 801d2b4:	18ed      	addgt	r5, r5, r3
 801d2b6:	2600      	movs	r6, #0
 801d2b8:	341a      	adds	r4, #26
 801d2ba:	42b5      	cmp	r5, r6
 801d2bc:	d11a      	bne.n	801d2f4 <_printf_common+0xc8>
 801d2be:	2000      	movs	r0, #0
 801d2c0:	e008      	b.n	801d2d4 <_printf_common+0xa8>
 801d2c2:	2301      	movs	r3, #1
 801d2c4:	4652      	mov	r2, sl
 801d2c6:	4641      	mov	r1, r8
 801d2c8:	4638      	mov	r0, r7
 801d2ca:	47c8      	blx	r9
 801d2cc:	3001      	adds	r0, #1
 801d2ce:	d103      	bne.n	801d2d8 <_printf_common+0xac>
 801d2d0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801d2d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d2d8:	3501      	adds	r5, #1
 801d2da:	e7c6      	b.n	801d26a <_printf_common+0x3e>
 801d2dc:	18e1      	adds	r1, r4, r3
 801d2de:	1c5a      	adds	r2, r3, #1
 801d2e0:	2030      	movs	r0, #48	@ 0x30
 801d2e2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801d2e6:	4422      	add	r2, r4
 801d2e8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801d2ec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801d2f0:	3302      	adds	r3, #2
 801d2f2:	e7c7      	b.n	801d284 <_printf_common+0x58>
 801d2f4:	2301      	movs	r3, #1
 801d2f6:	4622      	mov	r2, r4
 801d2f8:	4641      	mov	r1, r8
 801d2fa:	4638      	mov	r0, r7
 801d2fc:	47c8      	blx	r9
 801d2fe:	3001      	adds	r0, #1
 801d300:	d0e6      	beq.n	801d2d0 <_printf_common+0xa4>
 801d302:	3601      	adds	r6, #1
 801d304:	e7d9      	b.n	801d2ba <_printf_common+0x8e>
	...

0801d308 <_printf_i>:
 801d308:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801d30c:	7e0f      	ldrb	r7, [r1, #24]
 801d30e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801d310:	2f78      	cmp	r7, #120	@ 0x78
 801d312:	4691      	mov	r9, r2
 801d314:	4680      	mov	r8, r0
 801d316:	460c      	mov	r4, r1
 801d318:	469a      	mov	sl, r3
 801d31a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801d31e:	d807      	bhi.n	801d330 <_printf_i+0x28>
 801d320:	2f62      	cmp	r7, #98	@ 0x62
 801d322:	d80a      	bhi.n	801d33a <_printf_i+0x32>
 801d324:	2f00      	cmp	r7, #0
 801d326:	f000 80d1 	beq.w	801d4cc <_printf_i+0x1c4>
 801d32a:	2f58      	cmp	r7, #88	@ 0x58
 801d32c:	f000 80b8 	beq.w	801d4a0 <_printf_i+0x198>
 801d330:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801d334:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801d338:	e03a      	b.n	801d3b0 <_printf_i+0xa8>
 801d33a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801d33e:	2b15      	cmp	r3, #21
 801d340:	d8f6      	bhi.n	801d330 <_printf_i+0x28>
 801d342:	a101      	add	r1, pc, #4	@ (adr r1, 801d348 <_printf_i+0x40>)
 801d344:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801d348:	0801d3a1 	.word	0x0801d3a1
 801d34c:	0801d3b5 	.word	0x0801d3b5
 801d350:	0801d331 	.word	0x0801d331
 801d354:	0801d331 	.word	0x0801d331
 801d358:	0801d331 	.word	0x0801d331
 801d35c:	0801d331 	.word	0x0801d331
 801d360:	0801d3b5 	.word	0x0801d3b5
 801d364:	0801d331 	.word	0x0801d331
 801d368:	0801d331 	.word	0x0801d331
 801d36c:	0801d331 	.word	0x0801d331
 801d370:	0801d331 	.word	0x0801d331
 801d374:	0801d4b3 	.word	0x0801d4b3
 801d378:	0801d3df 	.word	0x0801d3df
 801d37c:	0801d46d 	.word	0x0801d46d
 801d380:	0801d331 	.word	0x0801d331
 801d384:	0801d331 	.word	0x0801d331
 801d388:	0801d4d5 	.word	0x0801d4d5
 801d38c:	0801d331 	.word	0x0801d331
 801d390:	0801d3df 	.word	0x0801d3df
 801d394:	0801d331 	.word	0x0801d331
 801d398:	0801d331 	.word	0x0801d331
 801d39c:	0801d475 	.word	0x0801d475
 801d3a0:	6833      	ldr	r3, [r6, #0]
 801d3a2:	1d1a      	adds	r2, r3, #4
 801d3a4:	681b      	ldr	r3, [r3, #0]
 801d3a6:	6032      	str	r2, [r6, #0]
 801d3a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801d3ac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801d3b0:	2301      	movs	r3, #1
 801d3b2:	e09c      	b.n	801d4ee <_printf_i+0x1e6>
 801d3b4:	6833      	ldr	r3, [r6, #0]
 801d3b6:	6820      	ldr	r0, [r4, #0]
 801d3b8:	1d19      	adds	r1, r3, #4
 801d3ba:	6031      	str	r1, [r6, #0]
 801d3bc:	0606      	lsls	r6, r0, #24
 801d3be:	d501      	bpl.n	801d3c4 <_printf_i+0xbc>
 801d3c0:	681d      	ldr	r5, [r3, #0]
 801d3c2:	e003      	b.n	801d3cc <_printf_i+0xc4>
 801d3c4:	0645      	lsls	r5, r0, #25
 801d3c6:	d5fb      	bpl.n	801d3c0 <_printf_i+0xb8>
 801d3c8:	f9b3 5000 	ldrsh.w	r5, [r3]
 801d3cc:	2d00      	cmp	r5, #0
 801d3ce:	da03      	bge.n	801d3d8 <_printf_i+0xd0>
 801d3d0:	232d      	movs	r3, #45	@ 0x2d
 801d3d2:	426d      	negs	r5, r5
 801d3d4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801d3d8:	4858      	ldr	r0, [pc, #352]	@ (801d53c <_printf_i+0x234>)
 801d3da:	230a      	movs	r3, #10
 801d3dc:	e011      	b.n	801d402 <_printf_i+0xfa>
 801d3de:	6821      	ldr	r1, [r4, #0]
 801d3e0:	6833      	ldr	r3, [r6, #0]
 801d3e2:	0608      	lsls	r0, r1, #24
 801d3e4:	f853 5b04 	ldr.w	r5, [r3], #4
 801d3e8:	d402      	bmi.n	801d3f0 <_printf_i+0xe8>
 801d3ea:	0649      	lsls	r1, r1, #25
 801d3ec:	bf48      	it	mi
 801d3ee:	b2ad      	uxthmi	r5, r5
 801d3f0:	2f6f      	cmp	r7, #111	@ 0x6f
 801d3f2:	4852      	ldr	r0, [pc, #328]	@ (801d53c <_printf_i+0x234>)
 801d3f4:	6033      	str	r3, [r6, #0]
 801d3f6:	bf14      	ite	ne
 801d3f8:	230a      	movne	r3, #10
 801d3fa:	2308      	moveq	r3, #8
 801d3fc:	2100      	movs	r1, #0
 801d3fe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801d402:	6866      	ldr	r6, [r4, #4]
 801d404:	60a6      	str	r6, [r4, #8]
 801d406:	2e00      	cmp	r6, #0
 801d408:	db05      	blt.n	801d416 <_printf_i+0x10e>
 801d40a:	6821      	ldr	r1, [r4, #0]
 801d40c:	432e      	orrs	r6, r5
 801d40e:	f021 0104 	bic.w	r1, r1, #4
 801d412:	6021      	str	r1, [r4, #0]
 801d414:	d04b      	beq.n	801d4ae <_printf_i+0x1a6>
 801d416:	4616      	mov	r6, r2
 801d418:	fbb5 f1f3 	udiv	r1, r5, r3
 801d41c:	fb03 5711 	mls	r7, r3, r1, r5
 801d420:	5dc7      	ldrb	r7, [r0, r7]
 801d422:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801d426:	462f      	mov	r7, r5
 801d428:	42bb      	cmp	r3, r7
 801d42a:	460d      	mov	r5, r1
 801d42c:	d9f4      	bls.n	801d418 <_printf_i+0x110>
 801d42e:	2b08      	cmp	r3, #8
 801d430:	d10b      	bne.n	801d44a <_printf_i+0x142>
 801d432:	6823      	ldr	r3, [r4, #0]
 801d434:	07df      	lsls	r7, r3, #31
 801d436:	d508      	bpl.n	801d44a <_printf_i+0x142>
 801d438:	6923      	ldr	r3, [r4, #16]
 801d43a:	6861      	ldr	r1, [r4, #4]
 801d43c:	4299      	cmp	r1, r3
 801d43e:	bfde      	ittt	le
 801d440:	2330      	movle	r3, #48	@ 0x30
 801d442:	f806 3c01 	strble.w	r3, [r6, #-1]
 801d446:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 801d44a:	1b92      	subs	r2, r2, r6
 801d44c:	6122      	str	r2, [r4, #16]
 801d44e:	f8cd a000 	str.w	sl, [sp]
 801d452:	464b      	mov	r3, r9
 801d454:	aa03      	add	r2, sp, #12
 801d456:	4621      	mov	r1, r4
 801d458:	4640      	mov	r0, r8
 801d45a:	f7ff fee7 	bl	801d22c <_printf_common>
 801d45e:	3001      	adds	r0, #1
 801d460:	d14a      	bne.n	801d4f8 <_printf_i+0x1f0>
 801d462:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801d466:	b004      	add	sp, #16
 801d468:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d46c:	6823      	ldr	r3, [r4, #0]
 801d46e:	f043 0320 	orr.w	r3, r3, #32
 801d472:	6023      	str	r3, [r4, #0]
 801d474:	4832      	ldr	r0, [pc, #200]	@ (801d540 <_printf_i+0x238>)
 801d476:	2778      	movs	r7, #120	@ 0x78
 801d478:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801d47c:	6823      	ldr	r3, [r4, #0]
 801d47e:	6831      	ldr	r1, [r6, #0]
 801d480:	061f      	lsls	r7, r3, #24
 801d482:	f851 5b04 	ldr.w	r5, [r1], #4
 801d486:	d402      	bmi.n	801d48e <_printf_i+0x186>
 801d488:	065f      	lsls	r7, r3, #25
 801d48a:	bf48      	it	mi
 801d48c:	b2ad      	uxthmi	r5, r5
 801d48e:	6031      	str	r1, [r6, #0]
 801d490:	07d9      	lsls	r1, r3, #31
 801d492:	bf44      	itt	mi
 801d494:	f043 0320 	orrmi.w	r3, r3, #32
 801d498:	6023      	strmi	r3, [r4, #0]
 801d49a:	b11d      	cbz	r5, 801d4a4 <_printf_i+0x19c>
 801d49c:	2310      	movs	r3, #16
 801d49e:	e7ad      	b.n	801d3fc <_printf_i+0xf4>
 801d4a0:	4826      	ldr	r0, [pc, #152]	@ (801d53c <_printf_i+0x234>)
 801d4a2:	e7e9      	b.n	801d478 <_printf_i+0x170>
 801d4a4:	6823      	ldr	r3, [r4, #0]
 801d4a6:	f023 0320 	bic.w	r3, r3, #32
 801d4aa:	6023      	str	r3, [r4, #0]
 801d4ac:	e7f6      	b.n	801d49c <_printf_i+0x194>
 801d4ae:	4616      	mov	r6, r2
 801d4b0:	e7bd      	b.n	801d42e <_printf_i+0x126>
 801d4b2:	6833      	ldr	r3, [r6, #0]
 801d4b4:	6825      	ldr	r5, [r4, #0]
 801d4b6:	6961      	ldr	r1, [r4, #20]
 801d4b8:	1d18      	adds	r0, r3, #4
 801d4ba:	6030      	str	r0, [r6, #0]
 801d4bc:	062e      	lsls	r6, r5, #24
 801d4be:	681b      	ldr	r3, [r3, #0]
 801d4c0:	d501      	bpl.n	801d4c6 <_printf_i+0x1be>
 801d4c2:	6019      	str	r1, [r3, #0]
 801d4c4:	e002      	b.n	801d4cc <_printf_i+0x1c4>
 801d4c6:	0668      	lsls	r0, r5, #25
 801d4c8:	d5fb      	bpl.n	801d4c2 <_printf_i+0x1ba>
 801d4ca:	8019      	strh	r1, [r3, #0]
 801d4cc:	2300      	movs	r3, #0
 801d4ce:	6123      	str	r3, [r4, #16]
 801d4d0:	4616      	mov	r6, r2
 801d4d2:	e7bc      	b.n	801d44e <_printf_i+0x146>
 801d4d4:	6833      	ldr	r3, [r6, #0]
 801d4d6:	1d1a      	adds	r2, r3, #4
 801d4d8:	6032      	str	r2, [r6, #0]
 801d4da:	681e      	ldr	r6, [r3, #0]
 801d4dc:	6862      	ldr	r2, [r4, #4]
 801d4de:	2100      	movs	r1, #0
 801d4e0:	4630      	mov	r0, r6
 801d4e2:	f7e2 ff0d 	bl	8000300 <memchr>
 801d4e6:	b108      	cbz	r0, 801d4ec <_printf_i+0x1e4>
 801d4e8:	1b80      	subs	r0, r0, r6
 801d4ea:	6060      	str	r0, [r4, #4]
 801d4ec:	6863      	ldr	r3, [r4, #4]
 801d4ee:	6123      	str	r3, [r4, #16]
 801d4f0:	2300      	movs	r3, #0
 801d4f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801d4f6:	e7aa      	b.n	801d44e <_printf_i+0x146>
 801d4f8:	6923      	ldr	r3, [r4, #16]
 801d4fa:	4632      	mov	r2, r6
 801d4fc:	4649      	mov	r1, r9
 801d4fe:	4640      	mov	r0, r8
 801d500:	47d0      	blx	sl
 801d502:	3001      	adds	r0, #1
 801d504:	d0ad      	beq.n	801d462 <_printf_i+0x15a>
 801d506:	6823      	ldr	r3, [r4, #0]
 801d508:	079b      	lsls	r3, r3, #30
 801d50a:	d413      	bmi.n	801d534 <_printf_i+0x22c>
 801d50c:	68e0      	ldr	r0, [r4, #12]
 801d50e:	9b03      	ldr	r3, [sp, #12]
 801d510:	4298      	cmp	r0, r3
 801d512:	bfb8      	it	lt
 801d514:	4618      	movlt	r0, r3
 801d516:	e7a6      	b.n	801d466 <_printf_i+0x15e>
 801d518:	2301      	movs	r3, #1
 801d51a:	4632      	mov	r2, r6
 801d51c:	4649      	mov	r1, r9
 801d51e:	4640      	mov	r0, r8
 801d520:	47d0      	blx	sl
 801d522:	3001      	adds	r0, #1
 801d524:	d09d      	beq.n	801d462 <_printf_i+0x15a>
 801d526:	3501      	adds	r5, #1
 801d528:	68e3      	ldr	r3, [r4, #12]
 801d52a:	9903      	ldr	r1, [sp, #12]
 801d52c:	1a5b      	subs	r3, r3, r1
 801d52e:	42ab      	cmp	r3, r5
 801d530:	dcf2      	bgt.n	801d518 <_printf_i+0x210>
 801d532:	e7eb      	b.n	801d50c <_printf_i+0x204>
 801d534:	2500      	movs	r5, #0
 801d536:	f104 0619 	add.w	r6, r4, #25
 801d53a:	e7f5      	b.n	801d528 <_printf_i+0x220>
 801d53c:	0801e4e7 	.word	0x0801e4e7
 801d540:	0801e4f8 	.word	0x0801e4f8

0801d544 <__sflush_r>:
 801d544:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801d548:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d54c:	0716      	lsls	r6, r2, #28
 801d54e:	4605      	mov	r5, r0
 801d550:	460c      	mov	r4, r1
 801d552:	d454      	bmi.n	801d5fe <__sflush_r+0xba>
 801d554:	684b      	ldr	r3, [r1, #4]
 801d556:	2b00      	cmp	r3, #0
 801d558:	dc02      	bgt.n	801d560 <__sflush_r+0x1c>
 801d55a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801d55c:	2b00      	cmp	r3, #0
 801d55e:	dd48      	ble.n	801d5f2 <__sflush_r+0xae>
 801d560:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801d562:	2e00      	cmp	r6, #0
 801d564:	d045      	beq.n	801d5f2 <__sflush_r+0xae>
 801d566:	2300      	movs	r3, #0
 801d568:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801d56c:	682f      	ldr	r7, [r5, #0]
 801d56e:	6a21      	ldr	r1, [r4, #32]
 801d570:	602b      	str	r3, [r5, #0]
 801d572:	d030      	beq.n	801d5d6 <__sflush_r+0x92>
 801d574:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801d576:	89a3      	ldrh	r3, [r4, #12]
 801d578:	0759      	lsls	r1, r3, #29
 801d57a:	d505      	bpl.n	801d588 <__sflush_r+0x44>
 801d57c:	6863      	ldr	r3, [r4, #4]
 801d57e:	1ad2      	subs	r2, r2, r3
 801d580:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801d582:	b10b      	cbz	r3, 801d588 <__sflush_r+0x44>
 801d584:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801d586:	1ad2      	subs	r2, r2, r3
 801d588:	2300      	movs	r3, #0
 801d58a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801d58c:	6a21      	ldr	r1, [r4, #32]
 801d58e:	4628      	mov	r0, r5
 801d590:	47b0      	blx	r6
 801d592:	1c43      	adds	r3, r0, #1
 801d594:	89a3      	ldrh	r3, [r4, #12]
 801d596:	d106      	bne.n	801d5a6 <__sflush_r+0x62>
 801d598:	6829      	ldr	r1, [r5, #0]
 801d59a:	291d      	cmp	r1, #29
 801d59c:	d82b      	bhi.n	801d5f6 <__sflush_r+0xb2>
 801d59e:	4a2a      	ldr	r2, [pc, #168]	@ (801d648 <__sflush_r+0x104>)
 801d5a0:	40ca      	lsrs	r2, r1
 801d5a2:	07d6      	lsls	r6, r2, #31
 801d5a4:	d527      	bpl.n	801d5f6 <__sflush_r+0xb2>
 801d5a6:	2200      	movs	r2, #0
 801d5a8:	6062      	str	r2, [r4, #4]
 801d5aa:	04d9      	lsls	r1, r3, #19
 801d5ac:	6922      	ldr	r2, [r4, #16]
 801d5ae:	6022      	str	r2, [r4, #0]
 801d5b0:	d504      	bpl.n	801d5bc <__sflush_r+0x78>
 801d5b2:	1c42      	adds	r2, r0, #1
 801d5b4:	d101      	bne.n	801d5ba <__sflush_r+0x76>
 801d5b6:	682b      	ldr	r3, [r5, #0]
 801d5b8:	b903      	cbnz	r3, 801d5bc <__sflush_r+0x78>
 801d5ba:	6560      	str	r0, [r4, #84]	@ 0x54
 801d5bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801d5be:	602f      	str	r7, [r5, #0]
 801d5c0:	b1b9      	cbz	r1, 801d5f2 <__sflush_r+0xae>
 801d5c2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801d5c6:	4299      	cmp	r1, r3
 801d5c8:	d002      	beq.n	801d5d0 <__sflush_r+0x8c>
 801d5ca:	4628      	mov	r0, r5
 801d5cc:	f7ff fca2 	bl	801cf14 <_free_r>
 801d5d0:	2300      	movs	r3, #0
 801d5d2:	6363      	str	r3, [r4, #52]	@ 0x34
 801d5d4:	e00d      	b.n	801d5f2 <__sflush_r+0xae>
 801d5d6:	2301      	movs	r3, #1
 801d5d8:	4628      	mov	r0, r5
 801d5da:	47b0      	blx	r6
 801d5dc:	4602      	mov	r2, r0
 801d5de:	1c50      	adds	r0, r2, #1
 801d5e0:	d1c9      	bne.n	801d576 <__sflush_r+0x32>
 801d5e2:	682b      	ldr	r3, [r5, #0]
 801d5e4:	2b00      	cmp	r3, #0
 801d5e6:	d0c6      	beq.n	801d576 <__sflush_r+0x32>
 801d5e8:	2b1d      	cmp	r3, #29
 801d5ea:	d001      	beq.n	801d5f0 <__sflush_r+0xac>
 801d5ec:	2b16      	cmp	r3, #22
 801d5ee:	d11e      	bne.n	801d62e <__sflush_r+0xea>
 801d5f0:	602f      	str	r7, [r5, #0]
 801d5f2:	2000      	movs	r0, #0
 801d5f4:	e022      	b.n	801d63c <__sflush_r+0xf8>
 801d5f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801d5fa:	b21b      	sxth	r3, r3
 801d5fc:	e01b      	b.n	801d636 <__sflush_r+0xf2>
 801d5fe:	690f      	ldr	r7, [r1, #16]
 801d600:	2f00      	cmp	r7, #0
 801d602:	d0f6      	beq.n	801d5f2 <__sflush_r+0xae>
 801d604:	0793      	lsls	r3, r2, #30
 801d606:	680e      	ldr	r6, [r1, #0]
 801d608:	bf08      	it	eq
 801d60a:	694b      	ldreq	r3, [r1, #20]
 801d60c:	600f      	str	r7, [r1, #0]
 801d60e:	bf18      	it	ne
 801d610:	2300      	movne	r3, #0
 801d612:	eba6 0807 	sub.w	r8, r6, r7
 801d616:	608b      	str	r3, [r1, #8]
 801d618:	f1b8 0f00 	cmp.w	r8, #0
 801d61c:	dde9      	ble.n	801d5f2 <__sflush_r+0xae>
 801d61e:	6a21      	ldr	r1, [r4, #32]
 801d620:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801d622:	4643      	mov	r3, r8
 801d624:	463a      	mov	r2, r7
 801d626:	4628      	mov	r0, r5
 801d628:	47b0      	blx	r6
 801d62a:	2800      	cmp	r0, #0
 801d62c:	dc08      	bgt.n	801d640 <__sflush_r+0xfc>
 801d62e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d632:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801d636:	81a3      	strh	r3, [r4, #12]
 801d638:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801d63c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d640:	4407      	add	r7, r0
 801d642:	eba8 0800 	sub.w	r8, r8, r0
 801d646:	e7e7      	b.n	801d618 <__sflush_r+0xd4>
 801d648:	20400001 	.word	0x20400001

0801d64c <_fflush_r>:
 801d64c:	b538      	push	{r3, r4, r5, lr}
 801d64e:	690b      	ldr	r3, [r1, #16]
 801d650:	4605      	mov	r5, r0
 801d652:	460c      	mov	r4, r1
 801d654:	b913      	cbnz	r3, 801d65c <_fflush_r+0x10>
 801d656:	2500      	movs	r5, #0
 801d658:	4628      	mov	r0, r5
 801d65a:	bd38      	pop	{r3, r4, r5, pc}
 801d65c:	b118      	cbz	r0, 801d666 <_fflush_r+0x1a>
 801d65e:	6a03      	ldr	r3, [r0, #32]
 801d660:	b90b      	cbnz	r3, 801d666 <_fflush_r+0x1a>
 801d662:	f7ff fa65 	bl	801cb30 <__sinit>
 801d666:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d66a:	2b00      	cmp	r3, #0
 801d66c:	d0f3      	beq.n	801d656 <_fflush_r+0xa>
 801d66e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801d670:	07d0      	lsls	r0, r2, #31
 801d672:	d404      	bmi.n	801d67e <_fflush_r+0x32>
 801d674:	0599      	lsls	r1, r3, #22
 801d676:	d402      	bmi.n	801d67e <_fflush_r+0x32>
 801d678:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801d67a:	f7ff fbb6 	bl	801cdea <__retarget_lock_acquire_recursive>
 801d67e:	4628      	mov	r0, r5
 801d680:	4621      	mov	r1, r4
 801d682:	f7ff ff5f 	bl	801d544 <__sflush_r>
 801d686:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801d688:	07da      	lsls	r2, r3, #31
 801d68a:	4605      	mov	r5, r0
 801d68c:	d4e4      	bmi.n	801d658 <_fflush_r+0xc>
 801d68e:	89a3      	ldrh	r3, [r4, #12]
 801d690:	059b      	lsls	r3, r3, #22
 801d692:	d4e1      	bmi.n	801d658 <_fflush_r+0xc>
 801d694:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801d696:	f7ff fba9 	bl	801cdec <__retarget_lock_release_recursive>
 801d69a:	e7dd      	b.n	801d658 <_fflush_r+0xc>

0801d69c <__swbuf_r>:
 801d69c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d69e:	460e      	mov	r6, r1
 801d6a0:	4614      	mov	r4, r2
 801d6a2:	4605      	mov	r5, r0
 801d6a4:	b118      	cbz	r0, 801d6ae <__swbuf_r+0x12>
 801d6a6:	6a03      	ldr	r3, [r0, #32]
 801d6a8:	b90b      	cbnz	r3, 801d6ae <__swbuf_r+0x12>
 801d6aa:	f7ff fa41 	bl	801cb30 <__sinit>
 801d6ae:	69a3      	ldr	r3, [r4, #24]
 801d6b0:	60a3      	str	r3, [r4, #8]
 801d6b2:	89a3      	ldrh	r3, [r4, #12]
 801d6b4:	071a      	lsls	r2, r3, #28
 801d6b6:	d501      	bpl.n	801d6bc <__swbuf_r+0x20>
 801d6b8:	6923      	ldr	r3, [r4, #16]
 801d6ba:	b943      	cbnz	r3, 801d6ce <__swbuf_r+0x32>
 801d6bc:	4621      	mov	r1, r4
 801d6be:	4628      	mov	r0, r5
 801d6c0:	f000 f82a 	bl	801d718 <__swsetup_r>
 801d6c4:	b118      	cbz	r0, 801d6ce <__swbuf_r+0x32>
 801d6c6:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 801d6ca:	4638      	mov	r0, r7
 801d6cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801d6ce:	6823      	ldr	r3, [r4, #0]
 801d6d0:	6922      	ldr	r2, [r4, #16]
 801d6d2:	1a98      	subs	r0, r3, r2
 801d6d4:	6963      	ldr	r3, [r4, #20]
 801d6d6:	b2f6      	uxtb	r6, r6
 801d6d8:	4283      	cmp	r3, r0
 801d6da:	4637      	mov	r7, r6
 801d6dc:	dc05      	bgt.n	801d6ea <__swbuf_r+0x4e>
 801d6de:	4621      	mov	r1, r4
 801d6e0:	4628      	mov	r0, r5
 801d6e2:	f7ff ffb3 	bl	801d64c <_fflush_r>
 801d6e6:	2800      	cmp	r0, #0
 801d6e8:	d1ed      	bne.n	801d6c6 <__swbuf_r+0x2a>
 801d6ea:	68a3      	ldr	r3, [r4, #8]
 801d6ec:	3b01      	subs	r3, #1
 801d6ee:	60a3      	str	r3, [r4, #8]
 801d6f0:	6823      	ldr	r3, [r4, #0]
 801d6f2:	1c5a      	adds	r2, r3, #1
 801d6f4:	6022      	str	r2, [r4, #0]
 801d6f6:	701e      	strb	r6, [r3, #0]
 801d6f8:	6962      	ldr	r2, [r4, #20]
 801d6fa:	1c43      	adds	r3, r0, #1
 801d6fc:	429a      	cmp	r2, r3
 801d6fe:	d004      	beq.n	801d70a <__swbuf_r+0x6e>
 801d700:	89a3      	ldrh	r3, [r4, #12]
 801d702:	07db      	lsls	r3, r3, #31
 801d704:	d5e1      	bpl.n	801d6ca <__swbuf_r+0x2e>
 801d706:	2e0a      	cmp	r6, #10
 801d708:	d1df      	bne.n	801d6ca <__swbuf_r+0x2e>
 801d70a:	4621      	mov	r1, r4
 801d70c:	4628      	mov	r0, r5
 801d70e:	f7ff ff9d 	bl	801d64c <_fflush_r>
 801d712:	2800      	cmp	r0, #0
 801d714:	d0d9      	beq.n	801d6ca <__swbuf_r+0x2e>
 801d716:	e7d6      	b.n	801d6c6 <__swbuf_r+0x2a>

0801d718 <__swsetup_r>:
 801d718:	b538      	push	{r3, r4, r5, lr}
 801d71a:	4b29      	ldr	r3, [pc, #164]	@ (801d7c0 <__swsetup_r+0xa8>)
 801d71c:	4605      	mov	r5, r0
 801d71e:	6818      	ldr	r0, [r3, #0]
 801d720:	460c      	mov	r4, r1
 801d722:	b118      	cbz	r0, 801d72c <__swsetup_r+0x14>
 801d724:	6a03      	ldr	r3, [r0, #32]
 801d726:	b90b      	cbnz	r3, 801d72c <__swsetup_r+0x14>
 801d728:	f7ff fa02 	bl	801cb30 <__sinit>
 801d72c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d730:	0719      	lsls	r1, r3, #28
 801d732:	d422      	bmi.n	801d77a <__swsetup_r+0x62>
 801d734:	06da      	lsls	r2, r3, #27
 801d736:	d407      	bmi.n	801d748 <__swsetup_r+0x30>
 801d738:	2209      	movs	r2, #9
 801d73a:	602a      	str	r2, [r5, #0]
 801d73c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801d740:	81a3      	strh	r3, [r4, #12]
 801d742:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801d746:	e033      	b.n	801d7b0 <__swsetup_r+0x98>
 801d748:	0758      	lsls	r0, r3, #29
 801d74a:	d512      	bpl.n	801d772 <__swsetup_r+0x5a>
 801d74c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801d74e:	b141      	cbz	r1, 801d762 <__swsetup_r+0x4a>
 801d750:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801d754:	4299      	cmp	r1, r3
 801d756:	d002      	beq.n	801d75e <__swsetup_r+0x46>
 801d758:	4628      	mov	r0, r5
 801d75a:	f7ff fbdb 	bl	801cf14 <_free_r>
 801d75e:	2300      	movs	r3, #0
 801d760:	6363      	str	r3, [r4, #52]	@ 0x34
 801d762:	89a3      	ldrh	r3, [r4, #12]
 801d764:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801d768:	81a3      	strh	r3, [r4, #12]
 801d76a:	2300      	movs	r3, #0
 801d76c:	6063      	str	r3, [r4, #4]
 801d76e:	6923      	ldr	r3, [r4, #16]
 801d770:	6023      	str	r3, [r4, #0]
 801d772:	89a3      	ldrh	r3, [r4, #12]
 801d774:	f043 0308 	orr.w	r3, r3, #8
 801d778:	81a3      	strh	r3, [r4, #12]
 801d77a:	6923      	ldr	r3, [r4, #16]
 801d77c:	b94b      	cbnz	r3, 801d792 <__swsetup_r+0x7a>
 801d77e:	89a3      	ldrh	r3, [r4, #12]
 801d780:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801d784:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801d788:	d003      	beq.n	801d792 <__swsetup_r+0x7a>
 801d78a:	4621      	mov	r1, r4
 801d78c:	4628      	mov	r0, r5
 801d78e:	f000 f83f 	bl	801d810 <__smakebuf_r>
 801d792:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d796:	f013 0201 	ands.w	r2, r3, #1
 801d79a:	d00a      	beq.n	801d7b2 <__swsetup_r+0x9a>
 801d79c:	2200      	movs	r2, #0
 801d79e:	60a2      	str	r2, [r4, #8]
 801d7a0:	6962      	ldr	r2, [r4, #20]
 801d7a2:	4252      	negs	r2, r2
 801d7a4:	61a2      	str	r2, [r4, #24]
 801d7a6:	6922      	ldr	r2, [r4, #16]
 801d7a8:	b942      	cbnz	r2, 801d7bc <__swsetup_r+0xa4>
 801d7aa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801d7ae:	d1c5      	bne.n	801d73c <__swsetup_r+0x24>
 801d7b0:	bd38      	pop	{r3, r4, r5, pc}
 801d7b2:	0799      	lsls	r1, r3, #30
 801d7b4:	bf58      	it	pl
 801d7b6:	6962      	ldrpl	r2, [r4, #20]
 801d7b8:	60a2      	str	r2, [r4, #8]
 801d7ba:	e7f4      	b.n	801d7a6 <__swsetup_r+0x8e>
 801d7bc:	2000      	movs	r0, #0
 801d7be:	e7f7      	b.n	801d7b0 <__swsetup_r+0x98>
 801d7c0:	24000030 	.word	0x24000030

0801d7c4 <__swhatbuf_r>:
 801d7c4:	b570      	push	{r4, r5, r6, lr}
 801d7c6:	460c      	mov	r4, r1
 801d7c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801d7cc:	2900      	cmp	r1, #0
 801d7ce:	b096      	sub	sp, #88	@ 0x58
 801d7d0:	4615      	mov	r5, r2
 801d7d2:	461e      	mov	r6, r3
 801d7d4:	da0d      	bge.n	801d7f2 <__swhatbuf_r+0x2e>
 801d7d6:	89a3      	ldrh	r3, [r4, #12]
 801d7d8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801d7dc:	f04f 0100 	mov.w	r1, #0
 801d7e0:	bf14      	ite	ne
 801d7e2:	2340      	movne	r3, #64	@ 0x40
 801d7e4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801d7e8:	2000      	movs	r0, #0
 801d7ea:	6031      	str	r1, [r6, #0]
 801d7ec:	602b      	str	r3, [r5, #0]
 801d7ee:	b016      	add	sp, #88	@ 0x58
 801d7f0:	bd70      	pop	{r4, r5, r6, pc}
 801d7f2:	466a      	mov	r2, sp
 801d7f4:	f000 fa40 	bl	801dc78 <_fstat_r>
 801d7f8:	2800      	cmp	r0, #0
 801d7fa:	dbec      	blt.n	801d7d6 <__swhatbuf_r+0x12>
 801d7fc:	9901      	ldr	r1, [sp, #4]
 801d7fe:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801d802:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801d806:	4259      	negs	r1, r3
 801d808:	4159      	adcs	r1, r3
 801d80a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801d80e:	e7eb      	b.n	801d7e8 <__swhatbuf_r+0x24>

0801d810 <__smakebuf_r>:
 801d810:	898b      	ldrh	r3, [r1, #12]
 801d812:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801d814:	079d      	lsls	r5, r3, #30
 801d816:	4606      	mov	r6, r0
 801d818:	460c      	mov	r4, r1
 801d81a:	d507      	bpl.n	801d82c <__smakebuf_r+0x1c>
 801d81c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801d820:	6023      	str	r3, [r4, #0]
 801d822:	6123      	str	r3, [r4, #16]
 801d824:	2301      	movs	r3, #1
 801d826:	6163      	str	r3, [r4, #20]
 801d828:	b003      	add	sp, #12
 801d82a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801d82c:	ab01      	add	r3, sp, #4
 801d82e:	466a      	mov	r2, sp
 801d830:	f7ff ffc8 	bl	801d7c4 <__swhatbuf_r>
 801d834:	9f00      	ldr	r7, [sp, #0]
 801d836:	4605      	mov	r5, r0
 801d838:	4639      	mov	r1, r7
 801d83a:	4630      	mov	r0, r6
 801d83c:	f7ff f81c 	bl	801c878 <_malloc_r>
 801d840:	b948      	cbnz	r0, 801d856 <__smakebuf_r+0x46>
 801d842:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d846:	059a      	lsls	r2, r3, #22
 801d848:	d4ee      	bmi.n	801d828 <__smakebuf_r+0x18>
 801d84a:	f023 0303 	bic.w	r3, r3, #3
 801d84e:	f043 0302 	orr.w	r3, r3, #2
 801d852:	81a3      	strh	r3, [r4, #12]
 801d854:	e7e2      	b.n	801d81c <__smakebuf_r+0xc>
 801d856:	89a3      	ldrh	r3, [r4, #12]
 801d858:	6020      	str	r0, [r4, #0]
 801d85a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801d85e:	81a3      	strh	r3, [r4, #12]
 801d860:	9b01      	ldr	r3, [sp, #4]
 801d862:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801d866:	b15b      	cbz	r3, 801d880 <__smakebuf_r+0x70>
 801d868:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801d86c:	4630      	mov	r0, r6
 801d86e:	f000 f9f3 	bl	801dc58 <_isatty_r>
 801d872:	b128      	cbz	r0, 801d880 <__smakebuf_r+0x70>
 801d874:	89a3      	ldrh	r3, [r4, #12]
 801d876:	f023 0303 	bic.w	r3, r3, #3
 801d87a:	f043 0301 	orr.w	r3, r3, #1
 801d87e:	81a3      	strh	r3, [r4, #12]
 801d880:	89a3      	ldrh	r3, [r4, #12]
 801d882:	431d      	orrs	r5, r3
 801d884:	81a5      	strh	r5, [r4, #12]
 801d886:	e7cf      	b.n	801d828 <__smakebuf_r+0x18>

0801d888 <_strerror_r>:
 801d888:	b510      	push	{r4, lr}
 801d88a:	4604      	mov	r4, r0
 801d88c:	4608      	mov	r0, r1
 801d88e:	4611      	mov	r1, r2
 801d890:	461a      	mov	r2, r3
 801d892:	288e      	cmp	r0, #142	@ 0x8e
 801d894:	f200 8130 	bhi.w	801daf8 <_strerror_r+0x270>
 801d898:	e8df f010 	tbh	[pc, r0, lsl #1]
 801d89c:	0138008f 	.word	0x0138008f
 801d8a0:	00940092 	.word	0x00940092
 801d8a4:	00980096 	.word	0x00980096
 801d8a8:	009c009a 	.word	0x009c009a
 801d8ac:	00a2009e 	.word	0x00a2009e
 801d8b0:	00a800a4 	.word	0x00a800a4
 801d8b4:	00ac00aa 	.word	0x00ac00aa
 801d8b8:	012e00ae 	.word	0x012e00ae
 801d8bc:	00b200b0 	.word	0x00b200b0
 801d8c0:	00b600b4 	.word	0x00b600b4
 801d8c4:	00be00b8 	.word	0x00be00b8
 801d8c8:	00c600c0 	.word	0x00c600c0
 801d8cc:	00ca00c8 	.word	0x00ca00c8
 801d8d0:	00ce00cc 	.word	0x00ce00cc
 801d8d4:	00d600d2 	.word	0x00d600d2
 801d8d8:	00da00d8 	.word	0x00da00d8
 801d8dc:	00de00dc 	.word	0x00de00dc
 801d8e0:	00e200e0 	.word	0x00e200e0
 801d8e4:	012e00e4 	.word	0x012e00e4
 801d8e8:	012e012e 	.word	0x012e012e
 801d8ec:	012e012e 	.word	0x012e012e
 801d8f0:	012e012e 	.word	0x012e012e
 801d8f4:	00e8012e 	.word	0x00e8012e
 801d8f8:	012e00ec 	.word	0x012e00ec
 801d8fc:	012e012e 	.word	0x012e012e
 801d900:	012e012e 	.word	0x012e012e
 801d904:	012e012e 	.word	0x012e012e
 801d908:	012e012e 	.word	0x012e012e
 801d90c:	012e012e 	.word	0x012e012e
 801d910:	012e012e 	.word	0x012e012e
 801d914:	010800ee 	.word	0x010800ee
 801d918:	00f200f0 	.word	0x00f200f0
 801d91c:	012e012e 	.word	0x012e012e
 801d920:	00f4012e 	.word	0x00f4012e
 801d924:	012e012e 	.word	0x012e012e
 801d928:	00f6012e 	.word	0x00f6012e
 801d92c:	012e012e 	.word	0x012e012e
 801d930:	012e00fa 	.word	0x012e00fa
 801d934:	00fc012e 	.word	0x00fc012e
 801d938:	012e012e 	.word	0x012e012e
 801d93c:	012e012e 	.word	0x012e012e
 801d940:	012e012e 	.word	0x012e012e
 801d944:	012e012e 	.word	0x012e012e
 801d948:	012e012e 	.word	0x012e012e
 801d94c:	012e00fe 	.word	0x012e00fe
 801d950:	01020100 	.word	0x01020100
 801d954:	012e0104 	.word	0x012e0104
 801d958:	0126012e 	.word	0x0126012e
 801d95c:	012e012e 	.word	0x012e012e
 801d960:	012e012e 	.word	0x012e012e
 801d964:	012e012e 	.word	0x012e012e
 801d968:	012e012e 	.word	0x012e012e
 801d96c:	01060114 	.word	0x01060114
 801d970:	010c010a 	.word	0x010c010a
 801d974:	0110010e 	.word	0x0110010e
 801d978:	0112012e 	.word	0x0112012e
 801d97c:	011a0116 	.word	0x011a0116
 801d980:	00c200ea 	.word	0x00c200ea
 801d984:	00ba012c 	.word	0x00ba012c
 801d988:	00bc00d0 	.word	0x00bc00d0
 801d98c:	00a600a0 	.word	0x00a600a0
 801d990:	00f8012a 	.word	0x00f8012a
 801d994:	0118012e 	.word	0x0118012e
 801d998:	011e00c4 	.word	0x011e00c4
 801d99c:	012e011c 	.word	0x012e011c
 801d9a0:	012e012e 	.word	0x012e012e
 801d9a4:	012e012e 	.word	0x012e012e
 801d9a8:	012e00d4 	.word	0x012e00d4
 801d9ac:	012e012e 	.word	0x012e012e
 801d9b0:	012800e6 	.word	0x012800e6
 801d9b4:	01220120 	.word	0x01220120
 801d9b8:	0124      	.short	0x0124
 801d9ba:	4b55      	ldr	r3, [pc, #340]	@ (801db10 <_strerror_r+0x288>)
 801d9bc:	4618      	mov	r0, r3
 801d9be:	bd10      	pop	{r4, pc}
 801d9c0:	4b54      	ldr	r3, [pc, #336]	@ (801db14 <_strerror_r+0x28c>)
 801d9c2:	e7fb      	b.n	801d9bc <_strerror_r+0x134>
 801d9c4:	4b54      	ldr	r3, [pc, #336]	@ (801db18 <_strerror_r+0x290>)
 801d9c6:	e7f9      	b.n	801d9bc <_strerror_r+0x134>
 801d9c8:	4b54      	ldr	r3, [pc, #336]	@ (801db1c <_strerror_r+0x294>)
 801d9ca:	e7f7      	b.n	801d9bc <_strerror_r+0x134>
 801d9cc:	4b54      	ldr	r3, [pc, #336]	@ (801db20 <_strerror_r+0x298>)
 801d9ce:	e7f5      	b.n	801d9bc <_strerror_r+0x134>
 801d9d0:	4b54      	ldr	r3, [pc, #336]	@ (801db24 <_strerror_r+0x29c>)
 801d9d2:	e7f3      	b.n	801d9bc <_strerror_r+0x134>
 801d9d4:	4b54      	ldr	r3, [pc, #336]	@ (801db28 <_strerror_r+0x2a0>)
 801d9d6:	e7f1      	b.n	801d9bc <_strerror_r+0x134>
 801d9d8:	4b54      	ldr	r3, [pc, #336]	@ (801db2c <_strerror_r+0x2a4>)
 801d9da:	e7ef      	b.n	801d9bc <_strerror_r+0x134>
 801d9dc:	4b54      	ldr	r3, [pc, #336]	@ (801db30 <_strerror_r+0x2a8>)
 801d9de:	e7ed      	b.n	801d9bc <_strerror_r+0x134>
 801d9e0:	4b54      	ldr	r3, [pc, #336]	@ (801db34 <_strerror_r+0x2ac>)
 801d9e2:	e7eb      	b.n	801d9bc <_strerror_r+0x134>
 801d9e4:	4b54      	ldr	r3, [pc, #336]	@ (801db38 <_strerror_r+0x2b0>)
 801d9e6:	e7e9      	b.n	801d9bc <_strerror_r+0x134>
 801d9e8:	4b54      	ldr	r3, [pc, #336]	@ (801db3c <_strerror_r+0x2b4>)
 801d9ea:	e7e7      	b.n	801d9bc <_strerror_r+0x134>
 801d9ec:	4b54      	ldr	r3, [pc, #336]	@ (801db40 <_strerror_r+0x2b8>)
 801d9ee:	e7e5      	b.n	801d9bc <_strerror_r+0x134>
 801d9f0:	4b54      	ldr	r3, [pc, #336]	@ (801db44 <_strerror_r+0x2bc>)
 801d9f2:	e7e3      	b.n	801d9bc <_strerror_r+0x134>
 801d9f4:	4b54      	ldr	r3, [pc, #336]	@ (801db48 <_strerror_r+0x2c0>)
 801d9f6:	e7e1      	b.n	801d9bc <_strerror_r+0x134>
 801d9f8:	4b54      	ldr	r3, [pc, #336]	@ (801db4c <_strerror_r+0x2c4>)
 801d9fa:	e7df      	b.n	801d9bc <_strerror_r+0x134>
 801d9fc:	4b54      	ldr	r3, [pc, #336]	@ (801db50 <_strerror_r+0x2c8>)
 801d9fe:	e7dd      	b.n	801d9bc <_strerror_r+0x134>
 801da00:	4b54      	ldr	r3, [pc, #336]	@ (801db54 <_strerror_r+0x2cc>)
 801da02:	e7db      	b.n	801d9bc <_strerror_r+0x134>
 801da04:	4b54      	ldr	r3, [pc, #336]	@ (801db58 <_strerror_r+0x2d0>)
 801da06:	e7d9      	b.n	801d9bc <_strerror_r+0x134>
 801da08:	4b54      	ldr	r3, [pc, #336]	@ (801db5c <_strerror_r+0x2d4>)
 801da0a:	e7d7      	b.n	801d9bc <_strerror_r+0x134>
 801da0c:	4b54      	ldr	r3, [pc, #336]	@ (801db60 <_strerror_r+0x2d8>)
 801da0e:	e7d5      	b.n	801d9bc <_strerror_r+0x134>
 801da10:	4b54      	ldr	r3, [pc, #336]	@ (801db64 <_strerror_r+0x2dc>)
 801da12:	e7d3      	b.n	801d9bc <_strerror_r+0x134>
 801da14:	4b54      	ldr	r3, [pc, #336]	@ (801db68 <_strerror_r+0x2e0>)
 801da16:	e7d1      	b.n	801d9bc <_strerror_r+0x134>
 801da18:	4b54      	ldr	r3, [pc, #336]	@ (801db6c <_strerror_r+0x2e4>)
 801da1a:	e7cf      	b.n	801d9bc <_strerror_r+0x134>
 801da1c:	4b54      	ldr	r3, [pc, #336]	@ (801db70 <_strerror_r+0x2e8>)
 801da1e:	e7cd      	b.n	801d9bc <_strerror_r+0x134>
 801da20:	4b54      	ldr	r3, [pc, #336]	@ (801db74 <_strerror_r+0x2ec>)
 801da22:	e7cb      	b.n	801d9bc <_strerror_r+0x134>
 801da24:	4b54      	ldr	r3, [pc, #336]	@ (801db78 <_strerror_r+0x2f0>)
 801da26:	e7c9      	b.n	801d9bc <_strerror_r+0x134>
 801da28:	4b54      	ldr	r3, [pc, #336]	@ (801db7c <_strerror_r+0x2f4>)
 801da2a:	e7c7      	b.n	801d9bc <_strerror_r+0x134>
 801da2c:	4b54      	ldr	r3, [pc, #336]	@ (801db80 <_strerror_r+0x2f8>)
 801da2e:	e7c5      	b.n	801d9bc <_strerror_r+0x134>
 801da30:	4b54      	ldr	r3, [pc, #336]	@ (801db84 <_strerror_r+0x2fc>)
 801da32:	e7c3      	b.n	801d9bc <_strerror_r+0x134>
 801da34:	4b54      	ldr	r3, [pc, #336]	@ (801db88 <_strerror_r+0x300>)
 801da36:	e7c1      	b.n	801d9bc <_strerror_r+0x134>
 801da38:	4b54      	ldr	r3, [pc, #336]	@ (801db8c <_strerror_r+0x304>)
 801da3a:	e7bf      	b.n	801d9bc <_strerror_r+0x134>
 801da3c:	4b54      	ldr	r3, [pc, #336]	@ (801db90 <_strerror_r+0x308>)
 801da3e:	e7bd      	b.n	801d9bc <_strerror_r+0x134>
 801da40:	4b54      	ldr	r3, [pc, #336]	@ (801db94 <_strerror_r+0x30c>)
 801da42:	e7bb      	b.n	801d9bc <_strerror_r+0x134>
 801da44:	4b54      	ldr	r3, [pc, #336]	@ (801db98 <_strerror_r+0x310>)
 801da46:	e7b9      	b.n	801d9bc <_strerror_r+0x134>
 801da48:	4b54      	ldr	r3, [pc, #336]	@ (801db9c <_strerror_r+0x314>)
 801da4a:	e7b7      	b.n	801d9bc <_strerror_r+0x134>
 801da4c:	4b54      	ldr	r3, [pc, #336]	@ (801dba0 <_strerror_r+0x318>)
 801da4e:	e7b5      	b.n	801d9bc <_strerror_r+0x134>
 801da50:	4b54      	ldr	r3, [pc, #336]	@ (801dba4 <_strerror_r+0x31c>)
 801da52:	e7b3      	b.n	801d9bc <_strerror_r+0x134>
 801da54:	4b54      	ldr	r3, [pc, #336]	@ (801dba8 <_strerror_r+0x320>)
 801da56:	e7b1      	b.n	801d9bc <_strerror_r+0x134>
 801da58:	4b54      	ldr	r3, [pc, #336]	@ (801dbac <_strerror_r+0x324>)
 801da5a:	e7af      	b.n	801d9bc <_strerror_r+0x134>
 801da5c:	4b54      	ldr	r3, [pc, #336]	@ (801dbb0 <_strerror_r+0x328>)
 801da5e:	e7ad      	b.n	801d9bc <_strerror_r+0x134>
 801da60:	4b54      	ldr	r3, [pc, #336]	@ (801dbb4 <_strerror_r+0x32c>)
 801da62:	e7ab      	b.n	801d9bc <_strerror_r+0x134>
 801da64:	4b54      	ldr	r3, [pc, #336]	@ (801dbb8 <_strerror_r+0x330>)
 801da66:	e7a9      	b.n	801d9bc <_strerror_r+0x134>
 801da68:	4b54      	ldr	r3, [pc, #336]	@ (801dbbc <_strerror_r+0x334>)
 801da6a:	e7a7      	b.n	801d9bc <_strerror_r+0x134>
 801da6c:	4b54      	ldr	r3, [pc, #336]	@ (801dbc0 <_strerror_r+0x338>)
 801da6e:	e7a5      	b.n	801d9bc <_strerror_r+0x134>
 801da70:	4b54      	ldr	r3, [pc, #336]	@ (801dbc4 <_strerror_r+0x33c>)
 801da72:	e7a3      	b.n	801d9bc <_strerror_r+0x134>
 801da74:	4b54      	ldr	r3, [pc, #336]	@ (801dbc8 <_strerror_r+0x340>)
 801da76:	e7a1      	b.n	801d9bc <_strerror_r+0x134>
 801da78:	4b54      	ldr	r3, [pc, #336]	@ (801dbcc <_strerror_r+0x344>)
 801da7a:	e79f      	b.n	801d9bc <_strerror_r+0x134>
 801da7c:	4b54      	ldr	r3, [pc, #336]	@ (801dbd0 <_strerror_r+0x348>)
 801da7e:	e79d      	b.n	801d9bc <_strerror_r+0x134>
 801da80:	4b54      	ldr	r3, [pc, #336]	@ (801dbd4 <_strerror_r+0x34c>)
 801da82:	e79b      	b.n	801d9bc <_strerror_r+0x134>
 801da84:	4b54      	ldr	r3, [pc, #336]	@ (801dbd8 <_strerror_r+0x350>)
 801da86:	e799      	b.n	801d9bc <_strerror_r+0x134>
 801da88:	4b54      	ldr	r3, [pc, #336]	@ (801dbdc <_strerror_r+0x354>)
 801da8a:	e797      	b.n	801d9bc <_strerror_r+0x134>
 801da8c:	4b54      	ldr	r3, [pc, #336]	@ (801dbe0 <_strerror_r+0x358>)
 801da8e:	e795      	b.n	801d9bc <_strerror_r+0x134>
 801da90:	4b54      	ldr	r3, [pc, #336]	@ (801dbe4 <_strerror_r+0x35c>)
 801da92:	e793      	b.n	801d9bc <_strerror_r+0x134>
 801da94:	4b54      	ldr	r3, [pc, #336]	@ (801dbe8 <_strerror_r+0x360>)
 801da96:	e791      	b.n	801d9bc <_strerror_r+0x134>
 801da98:	4b54      	ldr	r3, [pc, #336]	@ (801dbec <_strerror_r+0x364>)
 801da9a:	e78f      	b.n	801d9bc <_strerror_r+0x134>
 801da9c:	4b54      	ldr	r3, [pc, #336]	@ (801dbf0 <_strerror_r+0x368>)
 801da9e:	e78d      	b.n	801d9bc <_strerror_r+0x134>
 801daa0:	4b54      	ldr	r3, [pc, #336]	@ (801dbf4 <_strerror_r+0x36c>)
 801daa2:	e78b      	b.n	801d9bc <_strerror_r+0x134>
 801daa4:	4b54      	ldr	r3, [pc, #336]	@ (801dbf8 <_strerror_r+0x370>)
 801daa6:	e789      	b.n	801d9bc <_strerror_r+0x134>
 801daa8:	4b54      	ldr	r3, [pc, #336]	@ (801dbfc <_strerror_r+0x374>)
 801daaa:	e787      	b.n	801d9bc <_strerror_r+0x134>
 801daac:	4b54      	ldr	r3, [pc, #336]	@ (801dc00 <_strerror_r+0x378>)
 801daae:	e785      	b.n	801d9bc <_strerror_r+0x134>
 801dab0:	4b54      	ldr	r3, [pc, #336]	@ (801dc04 <_strerror_r+0x37c>)
 801dab2:	e783      	b.n	801d9bc <_strerror_r+0x134>
 801dab4:	4b54      	ldr	r3, [pc, #336]	@ (801dc08 <_strerror_r+0x380>)
 801dab6:	e781      	b.n	801d9bc <_strerror_r+0x134>
 801dab8:	4b54      	ldr	r3, [pc, #336]	@ (801dc0c <_strerror_r+0x384>)
 801daba:	e77f      	b.n	801d9bc <_strerror_r+0x134>
 801dabc:	4b54      	ldr	r3, [pc, #336]	@ (801dc10 <_strerror_r+0x388>)
 801dabe:	e77d      	b.n	801d9bc <_strerror_r+0x134>
 801dac0:	4b54      	ldr	r3, [pc, #336]	@ (801dc14 <_strerror_r+0x38c>)
 801dac2:	e77b      	b.n	801d9bc <_strerror_r+0x134>
 801dac4:	4b54      	ldr	r3, [pc, #336]	@ (801dc18 <_strerror_r+0x390>)
 801dac6:	e779      	b.n	801d9bc <_strerror_r+0x134>
 801dac8:	4b54      	ldr	r3, [pc, #336]	@ (801dc1c <_strerror_r+0x394>)
 801daca:	e777      	b.n	801d9bc <_strerror_r+0x134>
 801dacc:	4b54      	ldr	r3, [pc, #336]	@ (801dc20 <_strerror_r+0x398>)
 801dace:	e775      	b.n	801d9bc <_strerror_r+0x134>
 801dad0:	4b54      	ldr	r3, [pc, #336]	@ (801dc24 <_strerror_r+0x39c>)
 801dad2:	e773      	b.n	801d9bc <_strerror_r+0x134>
 801dad4:	4b54      	ldr	r3, [pc, #336]	@ (801dc28 <_strerror_r+0x3a0>)
 801dad6:	e771      	b.n	801d9bc <_strerror_r+0x134>
 801dad8:	4b54      	ldr	r3, [pc, #336]	@ (801dc2c <_strerror_r+0x3a4>)
 801dada:	e76f      	b.n	801d9bc <_strerror_r+0x134>
 801dadc:	4b54      	ldr	r3, [pc, #336]	@ (801dc30 <_strerror_r+0x3a8>)
 801dade:	e76d      	b.n	801d9bc <_strerror_r+0x134>
 801dae0:	4b54      	ldr	r3, [pc, #336]	@ (801dc34 <_strerror_r+0x3ac>)
 801dae2:	e76b      	b.n	801d9bc <_strerror_r+0x134>
 801dae4:	4b54      	ldr	r3, [pc, #336]	@ (801dc38 <_strerror_r+0x3b0>)
 801dae6:	e769      	b.n	801d9bc <_strerror_r+0x134>
 801dae8:	4b54      	ldr	r3, [pc, #336]	@ (801dc3c <_strerror_r+0x3b4>)
 801daea:	e767      	b.n	801d9bc <_strerror_r+0x134>
 801daec:	4b54      	ldr	r3, [pc, #336]	@ (801dc40 <_strerror_r+0x3b8>)
 801daee:	e765      	b.n	801d9bc <_strerror_r+0x134>
 801daf0:	4b54      	ldr	r3, [pc, #336]	@ (801dc44 <_strerror_r+0x3bc>)
 801daf2:	e763      	b.n	801d9bc <_strerror_r+0x134>
 801daf4:	4b54      	ldr	r3, [pc, #336]	@ (801dc48 <_strerror_r+0x3c0>)
 801daf6:	e761      	b.n	801d9bc <_strerror_r+0x134>
 801daf8:	2a00      	cmp	r2, #0
 801dafa:	bf08      	it	eq
 801dafc:	4622      	moveq	r2, r4
 801dafe:	f000 f8a9 	bl	801dc54 <_user_strerror>
 801db02:	4b52      	ldr	r3, [pc, #328]	@ (801dc4c <_strerror_r+0x3c4>)
 801db04:	2800      	cmp	r0, #0
 801db06:	bf18      	it	ne
 801db08:	4603      	movne	r3, r0
 801db0a:	e757      	b.n	801d9bc <_strerror_r+0x134>
 801db0c:	4b50      	ldr	r3, [pc, #320]	@ (801dc50 <_strerror_r+0x3c8>)
 801db0e:	e755      	b.n	801d9bc <_strerror_r+0x134>
 801db10:	0801e509 	.word	0x0801e509
 801db14:	0801e51b 	.word	0x0801e51b
 801db18:	0801e535 	.word	0x0801e535
 801db1c:	0801e545 	.word	0x0801e545
 801db20:	0801e55d 	.word	0x0801e55d
 801db24:	0801e567 	.word	0x0801e567
 801db28:	0801e581 	.word	0x0801e581
 801db2c:	0801e593 	.word	0x0801e593
 801db30:	0801e5a5 	.word	0x0801e5a5
 801db34:	0801e5be 	.word	0x0801e5be
 801db38:	0801e5ce 	.word	0x0801e5ce
 801db3c:	0801e5da 	.word	0x0801e5da
 801db40:	0801e5f7 	.word	0x0801e5f7
 801db44:	0801e609 	.word	0x0801e609
 801db48:	0801e61a 	.word	0x0801e61a
 801db4c:	0801e62c 	.word	0x0801e62c
 801db50:	0801e638 	.word	0x0801e638
 801db54:	0801e650 	.word	0x0801e650
 801db58:	0801e65c 	.word	0x0801e65c
 801db5c:	0801e66e 	.word	0x0801e66e
 801db60:	0801e67d 	.word	0x0801e67d
 801db64:	0801e68d 	.word	0x0801e68d
 801db68:	0801e69a 	.word	0x0801e69a
 801db6c:	0801e6b9 	.word	0x0801e6b9
 801db70:	0801e6c8 	.word	0x0801e6c8
 801db74:	0801e6d9 	.word	0x0801e6d9
 801db78:	0801e6fd 	.word	0x0801e6fd
 801db7c:	0801e71b 	.word	0x0801e71b
 801db80:	0801e739 	.word	0x0801e739
 801db84:	0801e759 	.word	0x0801e759
 801db88:	0801e770 	.word	0x0801e770
 801db8c:	0801e77f 	.word	0x0801e77f
 801db90:	0801e78e 	.word	0x0801e78e
 801db94:	0801e7a2 	.word	0x0801e7a2
 801db98:	0801e7ba 	.word	0x0801e7ba
 801db9c:	0801e7c8 	.word	0x0801e7c8
 801dba0:	0801e7d5 	.word	0x0801e7d5
 801dba4:	0801e7eb 	.word	0x0801e7eb
 801dba8:	0801e7fa 	.word	0x0801e7fa
 801dbac:	0801e806 	.word	0x0801e806
 801dbb0:	0801e835 	.word	0x0801e835
 801dbb4:	0801e846 	.word	0x0801e846
 801dbb8:	0801e861 	.word	0x0801e861
 801dbbc:	0801e874 	.word	0x0801e874
 801dbc0:	0801e88a 	.word	0x0801e88a
 801dbc4:	0801e893 	.word	0x0801e893
 801dbc8:	0801e8aa 	.word	0x0801e8aa
 801dbcc:	0801e8b2 	.word	0x0801e8b2
 801dbd0:	0801e8bf 	.word	0x0801e8bf
 801dbd4:	0801e8d4 	.word	0x0801e8d4
 801dbd8:	0801e8e8 	.word	0x0801e8e8
 801dbdc:	0801e900 	.word	0x0801e900
 801dbe0:	0801e90f 	.word	0x0801e90f
 801dbe4:	0801e920 	.word	0x0801e920
 801dbe8:	0801e933 	.word	0x0801e933
 801dbec:	0801e93f 	.word	0x0801e93f
 801dbf0:	0801e958 	.word	0x0801e958
 801dbf4:	0801e96c 	.word	0x0801e96c
 801dbf8:	0801e987 	.word	0x0801e987
 801dbfc:	0801e99f 	.word	0x0801e99f
 801dc00:	0801e9b9 	.word	0x0801e9b9
 801dc04:	0801e9c1 	.word	0x0801e9c1
 801dc08:	0801e9f1 	.word	0x0801e9f1
 801dc0c:	0801ea10 	.word	0x0801ea10
 801dc10:	0801ea2f 	.word	0x0801ea2f
 801dc14:	0801ea46 	.word	0x0801ea46
 801dc18:	0801ea59 	.word	0x0801ea59
 801dc1c:	0801ea72 	.word	0x0801ea72
 801dc20:	0801ea89 	.word	0x0801ea89
 801dc24:	0801ea9f 	.word	0x0801ea9f
 801dc28:	0801eac0 	.word	0x0801eac0
 801dc2c:	0801ead8 	.word	0x0801ead8
 801dc30:	0801eaf4 	.word	0x0801eaf4
 801dc34:	0801eb07 	.word	0x0801eb07
 801dc38:	0801eb1d 	.word	0x0801eb1d
 801dc3c:	0801eb31 	.word	0x0801eb31
 801dc40:	0801eb53 	.word	0x0801eb53
 801dc44:	0801eb79 	.word	0x0801eb79
 801dc48:	0801eb8a 	.word	0x0801eb8a
 801dc4c:	0801e4d5 	.word	0x0801e4d5
 801dc50:	0801e511 	.word	0x0801e511

0801dc54 <_user_strerror>:
 801dc54:	2000      	movs	r0, #0
 801dc56:	4770      	bx	lr

0801dc58 <_isatty_r>:
 801dc58:	b538      	push	{r3, r4, r5, lr}
 801dc5a:	4d06      	ldr	r5, [pc, #24]	@ (801dc74 <_isatty_r+0x1c>)
 801dc5c:	2300      	movs	r3, #0
 801dc5e:	4604      	mov	r4, r0
 801dc60:	4608      	mov	r0, r1
 801dc62:	602b      	str	r3, [r5, #0]
 801dc64:	f7e3 fee2 	bl	8001a2c <_isatty>
 801dc68:	1c43      	adds	r3, r0, #1
 801dc6a:	d102      	bne.n	801dc72 <_isatty_r+0x1a>
 801dc6c:	682b      	ldr	r3, [r5, #0]
 801dc6e:	b103      	cbz	r3, 801dc72 <_isatty_r+0x1a>
 801dc70:	6023      	str	r3, [r4, #0]
 801dc72:	bd38      	pop	{r3, r4, r5, pc}
 801dc74:	2401fd08 	.word	0x2401fd08

0801dc78 <_fstat_r>:
 801dc78:	b538      	push	{r3, r4, r5, lr}
 801dc7a:	4d07      	ldr	r5, [pc, #28]	@ (801dc98 <_fstat_r+0x20>)
 801dc7c:	2300      	movs	r3, #0
 801dc7e:	4604      	mov	r4, r0
 801dc80:	4608      	mov	r0, r1
 801dc82:	4611      	mov	r1, r2
 801dc84:	602b      	str	r3, [r5, #0]
 801dc86:	f7e3 fec1 	bl	8001a0c <_fstat>
 801dc8a:	1c43      	adds	r3, r0, #1
 801dc8c:	d102      	bne.n	801dc94 <_fstat_r+0x1c>
 801dc8e:	682b      	ldr	r3, [r5, #0]
 801dc90:	b103      	cbz	r3, 801dc94 <_fstat_r+0x1c>
 801dc92:	6023      	str	r3, [r4, #0]
 801dc94:	bd38      	pop	{r3, r4, r5, pc}
 801dc96:	bf00      	nop
 801dc98:	2401fd08 	.word	0x2401fd08

0801dc9c <_init>:
 801dc9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801dc9e:	bf00      	nop
 801dca0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801dca2:	bc08      	pop	{r3}
 801dca4:	469e      	mov	lr, r3
 801dca6:	4770      	bx	lr

0801dca8 <_fini>:
 801dca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801dcaa:	bf00      	nop
 801dcac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801dcae:	bc08      	pop	{r3}
 801dcb0:	469e      	mov	lr, r3
 801dcb2:	4770      	bx	lr
