// Seed: 1455197448
module module_0;
  assign module_2.id_5 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  module_0 modCall_1 ();
  input wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_12;
endmodule
module module_2 (
    input uwire id_0,
    input tri1 id_1,
    output tri1 id_2,
    output tri1 id_3,
    output tri id_4,
    input uwire id_5,
    input supply0 id_6,
    output tri id_7
);
  assign id_7 = 1'b0;
  timeprecision 1ps;
  module_0 modCall_1 ();
endmodule
