TimeQuest Timing Analyzer report for Processador
Tue Apr 17 18:44:07 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk_div:clockzao|ax'
 12. Slow Model Setup: 'clk27'
 13. Slow Model Hold: 'clk27'
 14. Slow Model Hold: 'clk_div:clockzao|ax'
 15. Slow Model Minimum Pulse Width: 'clk_div:clockzao|ax'
 16. Slow Model Minimum Pulse Width: 'clk27'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'clk_div:clockzao|ax'
 27. Fast Model Setup: 'clk27'
 28. Fast Model Hold: 'clk27'
 29. Fast Model Hold: 'clk_div:clockzao|ax'
 30. Fast Model Minimum Pulse Width: 'clk_div:clockzao|ax'
 31. Fast Model Minimum Pulse Width: 'clk27'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Processador                                                       ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                   ;
+---------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; clk27               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk27 }               ;
; clk_div:clockzao|ax ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:clockzao|ax } ;
+---------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-----------------------------------------------------------+
; Slow Model Fmax Summary                                   ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 62.08 MHz  ; 62.08 MHz       ; clk_div:clockzao|ax ;      ;
; 270.64 MHz ; 270.64 MHz      ; clk27               ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------+
; Slow Model Setup Summary                      ;
+---------------------+---------+---------------+
; Clock               ; Slack   ; End Point TNS ;
+---------------------+---------+---------------+
; clk_div:clockzao|ax ; -15.108 ; -1025.295     ;
; clk27               ; -2.695  ; -46.047       ;
+---------------------+---------+---------------+


+----------------------------------------------+
; Slow Model Hold Summary                      ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk27               ; -2.471 ; -2.471        ;
; clk_div:clockzao|ax ; 0.391  ; 0.000         ;
+---------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------+
; Slow Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk_div:clockzao|ax ; -2.000 ; -281.000      ;
; clk27               ; -1.380 ; -26.380       ;
+---------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:clockzao|ax'                                                                                                                                                                                                                                                ;
+---------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack   ; From Node                                                                   ; To Node                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; -15.108 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.093     ; 15.980     ;
; -15.099 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.093     ; 15.971     ;
; -15.094 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.093     ; 15.966     ;
; -15.086 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.093     ; 15.958     ;
; -15.084 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.093     ; 15.956     ;
; -15.081 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.093     ; 15.953     ;
; -15.079 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.093     ; 15.951     ;
; -15.000 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.093     ; 15.872     ;
; -14.993 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.093     ; 15.865     ;
; -14.991 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.093     ; 15.863     ;
; -14.986 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.093     ; 15.858     ;
; -14.984 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.093     ; 15.856     ;
; -14.979 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.093     ; 15.851     ;
; -14.978 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.093     ; 15.850     ;
; -14.976 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.093     ; 15.848     ;
; -14.973 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.093     ; 15.845     ;
; -14.971 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.093     ; 15.843     ;
; -14.971 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.093     ; 15.843     ;
; -14.969 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.093     ; 15.841     ;
; -14.966 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.093     ; 15.838     ;
; -14.964 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.093     ; 15.836     ;
; -14.871 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD2|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.093     ; 15.743     ;
; -14.862 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD2|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.093     ; 15.734     ;
; -14.857 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD2|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.093     ; 15.729     ;
; -14.849 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD2|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.093     ; 15.721     ;
; -14.847 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD2|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.093     ; 15.719     ;
; -14.844 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD2|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.093     ; 15.716     ;
; -14.842 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD2|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.093     ; 15.714     ;
; -14.833 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD5|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.005     ; 15.864     ;
; -14.829 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.093     ; 15.701     ;
; -14.725 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD5|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.005     ; 15.756     ;
; -14.721 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.093     ; 15.593     ;
; -14.718 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD5|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.005     ; 15.749     ;
; -14.714 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.093     ; 15.586     ;
; -14.696 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD7|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.006     ; 15.726     ;
; -14.696 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD6|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.006     ; 15.726     ;
; -14.696 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD4|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.006     ; 15.726     ;
; -14.696 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD3|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.006     ; 15.726     ;
; -14.696 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD2|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.006     ; 15.726     ;
; -14.696 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD1|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.006     ; 15.726     ;
; -14.696 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD0|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.006     ; 15.726     ;
; -14.634 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.005     ; 15.665     ;
; -14.634 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.005     ; 15.665     ;
; -14.634 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.005     ; 15.665     ;
; -14.634 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.005     ; 15.665     ;
; -14.634 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.005     ; 15.665     ;
; -14.634 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.005     ; 15.665     ;
; -14.634 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.005     ; 15.665     ;
; -14.634 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS            ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD7|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.005     ; 15.665     ;
; -14.596 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD2|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD5|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.005     ; 15.627     ;
; -14.592 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD2|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.093     ; 15.464     ;
; -14.588 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD7|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.006     ; 15.618     ;
; -14.588 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD6|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.006     ; 15.618     ;
; -14.588 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD4|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.006     ; 15.618     ;
; -14.588 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD3|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.006     ; 15.618     ;
; -14.588 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD2|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.006     ; 15.618     ;
; -14.588 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD1|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.006     ; 15.618     ;
; -14.588 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD0|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.006     ; 15.618     ;
; -14.581 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD7|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.006     ; 15.611     ;
; -14.581 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD6|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.006     ; 15.611     ;
; -14.581 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD4|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.006     ; 15.611     ;
; -14.581 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD3|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.006     ; 15.611     ;
; -14.581 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD2|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.006     ; 15.611     ;
; -14.581 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD1|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.006     ; 15.611     ;
; -14.581 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD0|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.006     ; 15.611     ;
; -14.545 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.093     ; 15.417     ;
; -14.536 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.093     ; 15.408     ;
; -14.531 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.093     ; 15.403     ;
; -14.526 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.005     ; 15.557     ;
; -14.526 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.005     ; 15.557     ;
; -14.526 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.005     ; 15.557     ;
; -14.526 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.005     ; 15.557     ;
; -14.526 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.005     ; 15.557     ;
; -14.526 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.005     ; 15.557     ;
; -14.526 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.005     ; 15.557     ;
; -14.526 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD7|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.005     ; 15.557     ;
; -14.523 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.093     ; 15.395     ;
; -14.522 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD3|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.093     ; 15.394     ;
; -14.521 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.093     ; 15.393     ;
; -14.519 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.005     ; 15.550     ;
; -14.519 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.005     ; 15.550     ;
; -14.519 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.005     ; 15.550     ;
; -14.519 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.005     ; 15.550     ;
; -14.519 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.005     ; 15.550     ;
; -14.519 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.005     ; 15.550     ;
; -14.519 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.005     ; 15.550     ;
; -14.519 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD7|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.005     ; 15.550     ;
; -14.518 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.093     ; 15.390     ;
; -14.516 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.093     ; 15.388     ;
; -14.513 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD3|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.093     ; 15.385     ;
; -14.508 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD3|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.093     ; 15.380     ;
; -14.500 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD3|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.093     ; 15.372     ;
; -14.498 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD3|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.093     ; 15.370     ;
; -14.495 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD3|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.093     ; 15.367     ;
; -14.493 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD3|qS            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.093     ; 15.365     ;
; -14.459 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD2|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD7|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.006     ; 15.489     ;
; -14.459 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD2|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD6|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.006     ; 15.489     ;
; -14.459 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD2|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD4|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.006     ; 15.489     ;
; -14.459 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD2|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD3|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.006     ; 15.489     ;
; -14.459 ; datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD2|qS            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD2|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.006     ; 15.489     ;
+---------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk27'                                                                                                          ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -2.695 ; clk_div:clockzao|cnt[0]  ; clk_div:clockzao|cnt[22] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 3.728      ;
; -2.666 ; clk_div:clockzao|cnt[1]  ; clk_div:clockzao|cnt[22] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 3.699      ;
; -2.630 ; clk_div:clockzao|cnt[0]  ; clk_div:clockzao|cnt[23] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 3.663      ;
; -2.601 ; clk_div:clockzao|cnt[1]  ; clk_div:clockzao|cnt[23] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 3.634      ;
; -2.591 ; clk_div:clockzao|cnt[2]  ; clk_div:clockzao|cnt[22] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 3.624      ;
; -2.526 ; clk_div:clockzao|cnt[2]  ; clk_div:clockzao|cnt[23] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 3.559      ;
; -2.495 ; clk_div:clockzao|cnt[0]  ; clk_div:clockzao|cnt[18] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 3.528      ;
; -2.481 ; clk_div:clockzao|cnt[3]  ; clk_div:clockzao|cnt[22] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 3.514      ;
; -2.466 ; clk_div:clockzao|cnt[1]  ; clk_div:clockzao|cnt[18] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 3.499      ;
; -2.416 ; clk_div:clockzao|cnt[3]  ; clk_div:clockzao|cnt[23] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 3.449      ;
; -2.391 ; clk_div:clockzao|cnt[2]  ; clk_div:clockzao|cnt[18] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 3.424      ;
; -2.387 ; clk_div:clockzao|cnt[0]  ; clk_div:clockzao|cnt[19] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 3.420      ;
; -2.373 ; clk_div:clockzao|cnt[0]  ; clk_div:clockzao|cnt[16] ; clk27        ; clk27       ; 1.000        ; -0.007     ; 3.402      ;
; -2.358 ; clk_div:clockzao|cnt[1]  ; clk_div:clockzao|cnt[19] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 3.391      ;
; -2.356 ; clk_div:clockzao|cnt[4]  ; clk_div:clockzao|cnt[22] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 3.389      ;
; -2.344 ; clk_div:clockzao|cnt[1]  ; clk_div:clockzao|cnt[16] ; clk27        ; clk27       ; 1.000        ; -0.007     ; 3.373      ;
; -2.323 ; clk_div:clockzao|cnt[0]  ; clk_div:clockzao|ax      ; clk27        ; clk27       ; 1.000        ; -0.035     ; 3.324      ;
; -2.294 ; clk_div:clockzao|cnt[5]  ; clk_div:clockzao|cnt[22] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 3.327      ;
; -2.291 ; clk_div:clockzao|cnt[4]  ; clk_div:clockzao|cnt[23] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 3.324      ;
; -2.283 ; clk_div:clockzao|cnt[2]  ; clk_div:clockzao|cnt[19] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 3.316      ;
; -2.281 ; clk_div:clockzao|cnt[3]  ; clk_div:clockzao|cnt[18] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 3.314      ;
; -2.281 ; clk_div:clockzao|cnt[2]  ; clk_div:clockzao|ax      ; clk27        ; clk27       ; 1.000        ; -0.035     ; 3.282      ;
; -2.269 ; clk_div:clockzao|cnt[2]  ; clk_div:clockzao|cnt[16] ; clk27        ; clk27       ; 1.000        ; -0.007     ; 3.298      ;
; -2.242 ; clk_div:clockzao|cnt[7]  ; clk_div:clockzao|ax      ; clk27        ; clk27       ; 1.000        ; -0.035     ; 3.243      ;
; -2.237 ; clk_div:clockzao|cnt[0]  ; clk_div:clockzao|cnt[6]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 3.273      ;
; -2.232 ; clk_div:clockzao|cnt[3]  ; clk_div:clockzao|ax      ; clk27        ; clk27       ; 1.000        ; -0.035     ; 3.233      ;
; -2.229 ; clk_div:clockzao|cnt[5]  ; clk_div:clockzao|cnt[23] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 3.262      ;
; -2.210 ; clk_div:clockzao|cnt[1]  ; clk_div:clockzao|ax      ; clk27        ; clk27       ; 1.000        ; -0.035     ; 3.211      ;
; -2.197 ; clk_div:clockzao|cnt[9]  ; clk_div:clockzao|cnt[22] ; clk27        ; clk27       ; 1.000        ; 0.001      ; 3.234      ;
; -2.195 ; clk_div:clockzao|cnt[2]  ; clk_div:clockzao|cnt[6]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 3.231      ;
; -2.180 ; clk_div:clockzao|cnt[6]  ; clk_div:clockzao|cnt[22] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 3.213      ;
; -2.173 ; clk_div:clockzao|cnt[3]  ; clk_div:clockzao|cnt[19] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 3.206      ;
; -2.170 ; clk_div:clockzao|cnt[0]  ; clk_div:clockzao|cnt[15] ; clk27        ; clk27       ; 1.000        ; -0.007     ; 3.199      ;
; -2.166 ; clk_div:clockzao|cnt[7]  ; clk_div:clockzao|cnt[23] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 3.199      ;
; -2.163 ; clk_div:clockzao|cnt[6]  ; clk_div:clockzao|ax      ; clk27        ; clk27       ; 1.000        ; -0.035     ; 3.164      ;
; -2.159 ; clk_div:clockzao|cnt[3]  ; clk_div:clockzao|cnt[16] ; clk27        ; clk27       ; 1.000        ; -0.007     ; 3.188      ;
; -2.156 ; clk_div:clockzao|cnt[4]  ; clk_div:clockzao|cnt[18] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 3.189      ;
; -2.156 ; clk_div:clockzao|cnt[7]  ; clk_div:clockzao|cnt[6]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 3.192      ;
; -2.146 ; clk_div:clockzao|cnt[3]  ; clk_div:clockzao|cnt[6]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 3.182      ;
; -2.145 ; clk_div:clockzao|cnt[4]  ; clk_div:clockzao|ax      ; clk27        ; clk27       ; 1.000        ; -0.035     ; 3.146      ;
; -2.141 ; clk_div:clockzao|cnt[1]  ; clk_div:clockzao|cnt[15] ; clk27        ; clk27       ; 1.000        ; -0.007     ; 3.170      ;
; -2.132 ; clk_div:clockzao|cnt[9]  ; clk_div:clockzao|cnt[23] ; clk27        ; clk27       ; 1.000        ; 0.001      ; 3.169      ;
; -2.127 ; clk_div:clockzao|cnt[9]  ; clk_div:clockzao|ax      ; clk27        ; clk27       ; 1.000        ; -0.031     ; 3.132      ;
; -2.124 ; clk_div:clockzao|cnt[1]  ; clk_div:clockzao|cnt[6]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 3.160      ;
; -2.117 ; clk_div:clockzao|cnt[0]  ; clk_div:clockzao|cnt[10] ; clk27        ; clk27       ; 1.000        ; -0.004     ; 3.149      ;
; -2.116 ; clk_div:clockzao|cnt[0]  ; clk_div:clockzao|cnt[9]  ; clk27        ; clk27       ; 1.000        ; -0.004     ; 3.148      ;
; -2.116 ; clk_div:clockzao|cnt[0]  ; clk_div:clockzao|cnt[11] ; clk27        ; clk27       ; 1.000        ; -0.004     ; 3.148      ;
; -2.115 ; clk_div:clockzao|cnt[6]  ; clk_div:clockzao|cnt[23] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 3.148      ;
; -2.108 ; clk_div:clockzao|cnt[7]  ; clk_div:clockzao|cnt[22] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 3.141      ;
; -2.107 ; clk_div:clockzao|cnt[11] ; clk_div:clockzao|ax      ; clk27        ; clk27       ; 1.000        ; -0.031     ; 3.112      ;
; -2.102 ; clk_div:clockzao|cnt[0]  ; clk_div:clockzao|cnt[14] ; clk27        ; clk27       ; 1.000        ; -0.007     ; 3.131      ;
; -2.095 ; clk_div:clockzao|cnt[0]  ; clk_div:clockzao|cnt[0]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 3.131      ;
; -2.094 ; clk_div:clockzao|cnt[0]  ; clk_div:clockzao|cnt[21] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 3.127      ;
; -2.094 ; clk_div:clockzao|cnt[0]  ; clk_div:clockzao|cnt[5]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 3.130      ;
; -2.094 ; clk_div:clockzao|cnt[5]  ; clk_div:clockzao|cnt[18] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 3.127      ;
; -2.093 ; clk_div:clockzao|cnt[0]  ; clk_div:clockzao|cnt[12] ; clk27        ; clk27       ; 1.000        ; -0.007     ; 3.122      ;
; -2.077 ; clk_div:clockzao|cnt[8]  ; clk_div:clockzao|cnt[22] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 3.110      ;
; -2.077 ; clk_div:clockzao|cnt[6]  ; clk_div:clockzao|cnt[6]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 3.113      ;
; -2.075 ; clk_div:clockzao|cnt[2]  ; clk_div:clockzao|cnt[10] ; clk27        ; clk27       ; 1.000        ; -0.004     ; 3.107      ;
; -2.074 ; clk_div:clockzao|cnt[2]  ; clk_div:clockzao|cnt[9]  ; clk27        ; clk27       ; 1.000        ; -0.004     ; 3.106      ;
; -2.074 ; clk_div:clockzao|cnt[2]  ; clk_div:clockzao|cnt[11] ; clk27        ; clk27       ; 1.000        ; -0.004     ; 3.106      ;
; -2.073 ; clk_div:clockzao|cnt[1]  ; clk_div:clockzao|cnt[14] ; clk27        ; clk27       ; 1.000        ; -0.007     ; 3.102      ;
; -2.071 ; clk_div:clockzao|cnt[10] ; clk_div:clockzao|cnt[22] ; clk27        ; clk27       ; 1.000        ; 0.001      ; 3.108      ;
; -2.066 ; clk_div:clockzao|cnt[2]  ; clk_div:clockzao|cnt[15] ; clk27        ; clk27       ; 1.000        ; -0.007     ; 3.095      ;
; -2.065 ; clk_div:clockzao|cnt[1]  ; clk_div:clockzao|cnt[21] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 3.098      ;
; -2.064 ; clk_div:clockzao|cnt[1]  ; clk_div:clockzao|cnt[12] ; clk27        ; clk27       ; 1.000        ; -0.007     ; 3.093      ;
; -2.059 ; clk_div:clockzao|cnt[4]  ; clk_div:clockzao|cnt[6]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 3.095      ;
; -2.053 ; clk_div:clockzao|cnt[2]  ; clk_div:clockzao|cnt[0]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 3.089      ;
; -2.052 ; clk_div:clockzao|cnt[2]  ; clk_div:clockzao|cnt[5]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 3.088      ;
; -2.048 ; clk_div:clockzao|cnt[4]  ; clk_div:clockzao|cnt[19] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 3.081      ;
; -2.041 ; clk_div:clockzao|cnt[9]  ; clk_div:clockzao|cnt[6]  ; clk27        ; clk27       ; 1.000        ; 0.004      ; 3.081      ;
; -2.036 ; clk_div:clockzao|cnt[7]  ; clk_div:clockzao|cnt[10] ; clk27        ; clk27       ; 1.000        ; -0.004     ; 3.068      ;
; -2.035 ; clk_div:clockzao|cnt[7]  ; clk_div:clockzao|cnt[9]  ; clk27        ; clk27       ; 1.000        ; -0.004     ; 3.067      ;
; -2.035 ; clk_div:clockzao|cnt[7]  ; clk_div:clockzao|cnt[11] ; clk27        ; clk27       ; 1.000        ; -0.004     ; 3.067      ;
; -2.034 ; clk_div:clockzao|cnt[4]  ; clk_div:clockzao|cnt[16] ; clk27        ; clk27       ; 1.000        ; -0.007     ; 3.063      ;
; -2.032 ; clk_div:clockzao|cnt[0]  ; clk_div:clockzao|cnt[13] ; clk27        ; clk27       ; 1.000        ; -0.007     ; 3.061      ;
; -2.031 ; clk_div:clockzao|cnt[11] ; clk_div:clockzao|cnt[23] ; clk27        ; clk27       ; 1.000        ; 0.001      ; 3.068      ;
; -2.026 ; clk_div:clockzao|cnt[3]  ; clk_div:clockzao|cnt[10] ; clk27        ; clk27       ; 1.000        ; -0.004     ; 3.058      ;
; -2.025 ; clk_div:clockzao|cnt[3]  ; clk_div:clockzao|cnt[9]  ; clk27        ; clk27       ; 1.000        ; -0.004     ; 3.057      ;
; -2.025 ; clk_div:clockzao|cnt[3]  ; clk_div:clockzao|cnt[11] ; clk27        ; clk27       ; 1.000        ; -0.004     ; 3.057      ;
; -2.023 ; clk_div:clockzao|cnt[0]  ; clk_div:clockzao|cnt[20] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 3.056      ;
; -2.021 ; clk_div:clockzao|cnt[11] ; clk_div:clockzao|cnt[6]  ; clk27        ; clk27       ; 1.000        ; 0.004      ; 3.061      ;
; -2.019 ; clk_div:clockzao|cnt[11] ; clk_div:clockzao|cnt[22] ; clk27        ; clk27       ; 1.000        ; 0.001      ; 3.056      ;
; -2.014 ; clk_div:clockzao|cnt[7]  ; clk_div:clockzao|cnt[0]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 3.050      ;
; -2.013 ; clk_div:clockzao|cnt[7]  ; clk_div:clockzao|cnt[5]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 3.049      ;
; -2.012 ; clk_div:clockzao|cnt[8]  ; clk_div:clockzao|cnt[23] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 3.045      ;
; -2.011 ; clk_div:clockzao|cnt[5]  ; clk_div:clockzao|ax      ; clk27        ; clk27       ; 1.000        ; -0.035     ; 3.012      ;
; -2.010 ; clk_div:clockzao|cnt[8]  ; clk_div:clockzao|ax      ; clk27        ; clk27       ; 1.000        ; -0.035     ; 3.011      ;
; -2.006 ; clk_div:clockzao|cnt[10] ; clk_div:clockzao|cnt[23] ; clk27        ; clk27       ; 1.000        ; 0.001      ; 3.043      ;
; -2.004 ; clk_div:clockzao|cnt[1]  ; clk_div:clockzao|cnt[10] ; clk27        ; clk27       ; 1.000        ; -0.004     ; 3.036      ;
; -2.004 ; clk_div:clockzao|cnt[3]  ; clk_div:clockzao|cnt[0]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 3.040      ;
; -2.003 ; clk_div:clockzao|cnt[1]  ; clk_div:clockzao|cnt[9]  ; clk27        ; clk27       ; 1.000        ; -0.004     ; 3.035      ;
; -2.003 ; clk_div:clockzao|cnt[1]  ; clk_div:clockzao|cnt[11] ; clk27        ; clk27       ; 1.000        ; -0.004     ; 3.035      ;
; -2.003 ; clk_div:clockzao|cnt[3]  ; clk_div:clockzao|cnt[5]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 3.039      ;
; -2.003 ; clk_div:clockzao|cnt[1]  ; clk_div:clockzao|cnt[13] ; clk27        ; clk27       ; 1.000        ; -0.007     ; 3.032      ;
; -1.998 ; clk_div:clockzao|cnt[2]  ; clk_div:clockzao|cnt[14] ; clk27        ; clk27       ; 1.000        ; -0.007     ; 3.027      ;
; -1.997 ; clk_div:clockzao|cnt[9]  ; clk_div:clockzao|cnt[18] ; clk27        ; clk27       ; 1.000        ; 0.001      ; 3.034      ;
; -1.994 ; clk_div:clockzao|cnt[1]  ; clk_div:clockzao|cnt[20] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 3.027      ;
; -1.990 ; clk_div:clockzao|cnt[2]  ; clk_div:clockzao|cnt[21] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 3.023      ;
; -1.989 ; clk_div:clockzao|cnt[2]  ; clk_div:clockzao|cnt[12] ; clk27        ; clk27       ; 1.000        ; -0.007     ; 3.018      ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk27'                                                                                                                  ;
+--------+--------------------------+--------------------------+---------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+---------------------+-------------+--------------+------------+------------+
; -2.471 ; clk_div:clockzao|ax      ; clk_div:clockzao|ax      ; clk_div:clockzao|ax ; clk27       ; 0.000        ; 2.612      ; 0.657      ;
; -1.971 ; clk_div:clockzao|ax      ; clk_div:clockzao|ax      ; clk_div:clockzao|ax ; clk27       ; -0.500       ; 2.612      ; 0.657      ;
; 0.801  ; clk_div:clockzao|cnt[21] ; clk_div:clockzao|cnt[21] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.067      ;
; 0.802  ; clk_div:clockzao|cnt[3]  ; clk_div:clockzao|cnt[3]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.068      ;
; 0.805  ; clk_div:clockzao|cnt[7]  ; clk_div:clockzao|cnt[7]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.071      ;
; 0.835  ; clk_div:clockzao|cnt[17] ; clk_div:clockzao|cnt[17] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.101      ;
; 0.837  ; clk_div:clockzao|cnt[4]  ; clk_div:clockzao|cnt[4]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.103      ;
; 0.838  ; clk_div:clockzao|cnt[20] ; clk_div:clockzao|cnt[20] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.104      ;
; 0.842  ; clk_div:clockzao|cnt[2]  ; clk_div:clockzao|cnt[2]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.108      ;
; 0.842  ; clk_div:clockzao|cnt[8]  ; clk_div:clockzao|cnt[8]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.108      ;
; 0.846  ; clk_div:clockzao|cnt[1]  ; clk_div:clockzao|cnt[1]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.112      ;
; 0.926  ; clk_div:clockzao|cnt[23] ; clk_div:clockzao|cnt[23] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.192      ;
; 0.963  ; clk_div:clockzao|cnt[16] ; clk_div:clockzao|cnt[12] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.229      ;
; 0.964  ; clk_div:clockzao|cnt[16] ; clk_div:clockzao|cnt[16] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.230      ;
; 1.188  ; clk_div:clockzao|cnt[7]  ; clk_div:clockzao|cnt[8]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.454      ;
; 1.189  ; clk_div:clockzao|cnt[6]  ; clk_div:clockzao|cnt[7]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.455      ;
; 1.190  ; clk_div:clockzao|cnt[0]  ; clk_div:clockzao|cnt[1]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.456      ;
; 1.224  ; clk_div:clockzao|cnt[20] ; clk_div:clockzao|cnt[21] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.490      ;
; 1.228  ; clk_div:clockzao|cnt[2]  ; clk_div:clockzao|cnt[3]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.494      ;
; 1.232  ; clk_div:clockzao|cnt[1]  ; clk_div:clockzao|cnt[2]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.498      ;
; 1.246  ; clk_div:clockzao|cnt[5]  ; clk_div:clockzao|cnt[5]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.512      ;
; 1.247  ; clk_div:clockzao|cnt[23] ; clk_div:clockzao|cnt[13] ; clk27               ; clk27       ; 0.000        ; -0.004     ; 1.509      ;
; 1.247  ; clk_div:clockzao|cnt[23] ; clk_div:clockzao|cnt[14] ; clk27               ; clk27       ; 0.000        ; -0.004     ; 1.509      ;
; 1.251  ; clk_div:clockzao|cnt[23] ; clk_div:clockzao|cnt[15] ; clk27               ; clk27       ; 0.000        ; -0.004     ; 1.513      ;
; 1.260  ; clk_div:clockzao|cnt[6]  ; clk_div:clockzao|cnt[8]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.526      ;
; 1.261  ; clk_div:clockzao|cnt[0]  ; clk_div:clockzao|cnt[2]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.527      ;
; 1.268  ; clk_div:clockzao|cnt[17] ; clk_div:clockzao|cnt[12] ; clk27               ; clk27       ; 0.000        ; -0.004     ; 1.530      ;
; 1.269  ; clk_div:clockzao|cnt[17] ; clk_div:clockzao|cnt[16] ; clk27               ; clk27       ; 0.000        ; -0.004     ; 1.531      ;
; 1.277  ; clk_div:clockzao|cnt[3]  ; clk_div:clockzao|cnt[4]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.543      ;
; 1.282  ; clk_div:clockzao|cnt[19] ; clk_div:clockzao|cnt[20] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.548      ;
; 1.303  ; clk_div:clockzao|cnt[5]  ; clk_div:clockzao|cnt[7]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.569      ;
; 1.303  ; clk_div:clockzao|cnt[1]  ; clk_div:clockzao|cnt[3]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.569      ;
; 1.330  ; clk_div:clockzao|cnt[19] ; clk_div:clockzao|cnt[19] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.596      ;
; 1.332  ; clk_div:clockzao|cnt[0]  ; clk_div:clockzao|cnt[3]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.598      ;
; 1.343  ; clk_div:clockzao|cnt[6]  ; clk_div:clockzao|cnt[6]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.609      ;
; 1.349  ; clk_div:clockzao|cnt[18] ; clk_div:clockzao|cnt[20] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.615      ;
; 1.353  ; clk_div:clockzao|cnt[19] ; clk_div:clockzao|cnt[21] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.619      ;
; 1.365  ; clk_div:clockzao|cnt[4]  ; clk_div:clockzao|cnt[7]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.631      ;
; 1.369  ; clk_div:clockzao|cnt[22] ; clk_div:clockzao|cnt[22] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.635      ;
; 1.374  ; clk_div:clockzao|cnt[5]  ; clk_div:clockzao|cnt[8]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.640      ;
; 1.385  ; clk_div:clockzao|cnt[16] ; clk_div:clockzao|cnt[17] ; clk27               ; clk27       ; 0.000        ; 0.004      ; 1.655      ;
; 1.387  ; clk_div:clockzao|cnt[2]  ; clk_div:clockzao|cnt[4]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.653      ;
; 1.420  ; clk_div:clockzao|cnt[18] ; clk_div:clockzao|cnt[21] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.686      ;
; 1.425  ; clk_div:clockzao|cnt[23] ; clk_div:clockzao|cnt[12] ; clk27               ; clk27       ; 0.000        ; -0.004     ; 1.687      ;
; 1.426  ; clk_div:clockzao|cnt[15] ; clk_div:clockzao|cnt[17] ; clk27               ; clk27       ; 0.000        ; 0.004      ; 1.696      ;
; 1.427  ; clk_div:clockzao|cnt[23] ; clk_div:clockzao|cnt[16] ; clk27               ; clk27       ; 0.000        ; -0.004     ; 1.689      ;
; 1.431  ; clk_div:clockzao|cnt[16] ; clk_div:clockzao|cnt[23] ; clk27               ; clk27       ; 0.000        ; 0.004      ; 1.701      ;
; 1.436  ; clk_div:clockzao|cnt[4]  ; clk_div:clockzao|cnt[8]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.702      ;
; 1.441  ; clk_div:clockzao|cnt[23] ; clk_div:clockzao|cnt[18] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.707      ;
; 1.451  ; clk_div:clockzao|cnt[16] ; clk_div:clockzao|cnt[13] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.717      ;
; 1.451  ; clk_div:clockzao|cnt[17] ; clk_div:clockzao|cnt[20] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.717      ;
; 1.452  ; clk_div:clockzao|cnt[16] ; clk_div:clockzao|cnt[14] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.718      ;
; 1.452  ; clk_div:clockzao|cnt[16] ; clk_div:clockzao|cnt[15] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.718      ;
; 1.458  ; clk_div:clockzao|cnt[16] ; clk_div:clockzao|cnt[22] ; clk27               ; clk27       ; 0.000        ; 0.004      ; 1.728      ;
; 1.459  ; clk_div:clockzao|cnt[16] ; clk_div:clockzao|cnt[19] ; clk27               ; clk27       ; 0.000        ; 0.004      ; 1.729      ;
; 1.461  ; clk_div:clockzao|cnt[16] ; clk_div:clockzao|cnt[18] ; clk27               ; clk27       ; 0.000        ; 0.004      ; 1.731      ;
; 1.462  ; clk_div:clockzao|cnt[1]  ; clk_div:clockzao|cnt[4]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.728      ;
; 1.480  ; clk_div:clockzao|cnt[0]  ; clk_div:clockzao|cnt[0]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.746      ;
; 1.490  ; clk_div:clockzao|cnt[3]  ; clk_div:clockzao|cnt[7]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.756      ;
; 1.491  ; clk_div:clockzao|cnt[0]  ; clk_div:clockzao|cnt[4]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.757      ;
; 1.505  ; clk_div:clockzao|cnt[14] ; clk_div:clockzao|cnt[17] ; clk27               ; clk27       ; 0.000        ; 0.004      ; 1.775      ;
; 1.506  ; clk_div:clockzao|cnt[21] ; clk_div:clockzao|cnt[13] ; clk27               ; clk27       ; 0.000        ; -0.004     ; 1.768      ;
; 1.506  ; clk_div:clockzao|cnt[21] ; clk_div:clockzao|cnt[14] ; clk27               ; clk27       ; 0.000        ; -0.004     ; 1.768      ;
; 1.509  ; clk_div:clockzao|cnt[18] ; clk_div:clockzao|cnt[18] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.775      ;
; 1.510  ; clk_div:clockzao|cnt[21] ; clk_div:clockzao|cnt[15] ; clk27               ; clk27       ; 0.000        ; -0.004     ; 1.772      ;
; 1.522  ; clk_div:clockzao|cnt[17] ; clk_div:clockzao|cnt[21] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.788      ;
; 1.541  ; clk_div:clockzao|cnt[11] ; clk_div:clockzao|cnt[11] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.807      ;
; 1.559  ; clk_div:clockzao|cnt[15] ; clk_div:clockzao|cnt[15] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.825      ;
; 1.560  ; clk_div:clockzao|cnt[19] ; clk_div:clockzao|cnt[12] ; clk27               ; clk27       ; 0.000        ; -0.004     ; 1.822      ;
; 1.561  ; clk_div:clockzao|cnt[19] ; clk_div:clockzao|cnt[16] ; clk27               ; clk27       ; 0.000        ; -0.004     ; 1.823      ;
; 1.561  ; clk_div:clockzao|cnt[20] ; clk_div:clockzao|cnt[13] ; clk27               ; clk27       ; 0.000        ; -0.004     ; 1.823      ;
; 1.561  ; clk_div:clockzao|cnt[20] ; clk_div:clockzao|cnt[14] ; clk27               ; clk27       ; 0.000        ; -0.004     ; 1.823      ;
; 1.561  ; clk_div:clockzao|cnt[3]  ; clk_div:clockzao|cnt[8]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.827      ;
; 1.562  ; clk_div:clockzao|cnt[23] ; clk_div:clockzao|cnt[6]  ; clk27               ; clk27       ; 0.000        ; 0.003      ; 1.831      ;
; 1.562  ; clk_div:clockzao|cnt[23] ; clk_div:clockzao|cnt[0]  ; clk27               ; clk27       ; 0.000        ; 0.003      ; 1.831      ;
; 1.564  ; clk_div:clockzao|cnt[10] ; clk_div:clockzao|cnt[10] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.830      ;
; 1.565  ; clk_div:clockzao|cnt[20] ; clk_div:clockzao|cnt[15] ; clk27               ; clk27       ; 0.000        ; -0.004     ; 1.827      ;
; 1.573  ; clk_div:clockzao|cnt[14] ; clk_div:clockzao|cnt[14] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.839      ;
; 1.597  ; clk_div:clockzao|cnt[13] ; clk_div:clockzao|cnt[13] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.863      ;
; 1.599  ; clk_div:clockzao|cnt[13] ; clk_div:clockzao|cnt[17] ; clk27               ; clk27       ; 0.000        ; 0.004      ; 1.869      ;
; 1.600  ; clk_div:clockzao|cnt[2]  ; clk_div:clockzao|cnt[7]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.866      ;
; 1.614  ; clk_div:clockzao|cnt[23] ; clk_div:clockzao|cnt[22] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.880      ;
; 1.615  ; clk_div:clockzao|cnt[23] ; clk_div:clockzao|cnt[19] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.881      ;
; 1.619  ; clk_div:clockzao|cnt[22] ; clk_div:clockzao|cnt[23] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.885      ;
; 1.623  ; clk_div:clockzao|cnt[4]  ; clk_div:clockzao|cnt[5]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.889      ;
; 1.625  ; clk_div:clockzao|cnt[18] ; clk_div:clockzao|cnt[12] ; clk27               ; clk27       ; 0.000        ; -0.004     ; 1.887      ;
; 1.626  ; clk_div:clockzao|cnt[18] ; clk_div:clockzao|cnt[16] ; clk27               ; clk27       ; 0.000        ; -0.004     ; 1.888      ;
; 1.628  ; clk_div:clockzao|cnt[22] ; clk_div:clockzao|cnt[13] ; clk27               ; clk27       ; 0.000        ; -0.004     ; 1.890      ;
; 1.628  ; clk_div:clockzao|cnt[22] ; clk_div:clockzao|cnt[14] ; clk27               ; clk27       ; 0.000        ; -0.004     ; 1.890      ;
; 1.632  ; clk_div:clockzao|cnt[22] ; clk_div:clockzao|cnt[15] ; clk27               ; clk27       ; 0.000        ; -0.004     ; 1.894      ;
; 1.649  ; clk_div:clockzao|cnt[21] ; clk_div:clockzao|cnt[23] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.915      ;
; 1.659  ; clk_div:clockzao|cnt[16] ; clk_div:clockzao|cnt[11] ; clk27               ; clk27       ; 0.000        ; 0.003      ; 1.928      ;
; 1.660  ; clk_div:clockzao|cnt[16] ; clk_div:clockzao|cnt[10] ; clk27               ; clk27       ; 0.000        ; 0.003      ; 1.929      ;
; 1.668  ; clk_div:clockzao|cnt[12] ; clk_div:clockzao|cnt[17] ; clk27               ; clk27       ; 0.000        ; 0.004      ; 1.938      ;
; 1.671  ; clk_div:clockzao|cnt[2]  ; clk_div:clockzao|cnt[8]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.937      ;
; 1.675  ; clk_div:clockzao|cnt[1]  ; clk_div:clockzao|cnt[7]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 1.941      ;
; 1.684  ; clk_div:clockzao|cnt[21] ; clk_div:clockzao|cnt[12] ; clk27               ; clk27       ; 0.000        ; -0.004     ; 1.946      ;
; 1.686  ; clk_div:clockzao|cnt[21] ; clk_div:clockzao|cnt[16] ; clk27               ; clk27       ; 0.000        ; -0.004     ; 1.948      ;
; 1.686  ; clk_div:clockzao|cnt[16] ; clk_div:clockzao|cnt[20] ; clk27               ; clk27       ; 0.000        ; 0.004      ; 1.956      ;
; 1.690  ; clk_div:clockzao|cnt[16] ; clk_div:clockzao|cnt[9]  ; clk27               ; clk27       ; 0.000        ; 0.003      ; 1.959      ;
+--------+--------------------------+--------------------------+---------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:clockzao|ax'                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.391 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD0|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD0|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD1|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD1|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD2|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD2|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD3|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD3|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD4|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD4|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD5|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD5|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD6|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD6|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD7|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD7|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.670 ; controller:controller_pm|mde:mde_pm|y_present.e4                                            ; controller:controller_pm|mde:mde_pm|y_present.e5                                                          ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.936      ;
; 0.717 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD1|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD2|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.983      ;
; 0.802 ; controller:controller_pm|mde:mde_pm|y_present.e8                                            ; controller:controller_pm|mde:mde_pm|y_present.e1                                                          ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 1.068      ;
; 0.853 ; controller:controller_pm|mde:mde_pm|y_present.inicio                                        ; controller:controller_pm|mde:mde_pm|y_present.inicio2                                                     ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.001      ; 1.120      ;
; 0.867 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD5|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD6|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 1.133      ;
; 0.870 ; controller:controller_pm|mde:mde_pm|y_present.e3                                            ; controller:controller_pm|mde:mde_pm|y_present.e4                                                          ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 1.136      ;
; 0.871 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 1.137      ;
; 0.987 ; controller:controller_pm|mde:mde_pm|y_present.e6                                            ; controller:controller_pm|mde:mde_pm|y_present.e7                                                          ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.001     ; 1.252      ;
; 0.998 ; controller:controller_pm|mde:mde_pm|y_present.e5                                            ; controller:controller_pm|mde:mde_pm|y_present.e6                                                          ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.001      ; 1.265      ;
; 1.031 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD0|qS                                    ; controller:controller_pm|mde:mde_pm|y_present.e5                                                          ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.008     ; 1.289      ;
; 1.038 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD3|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD4|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 1.304      ;
; 1.064 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 1.330      ;
; 1.127 ; controller:controller_pm|mde:mde_pm|y_present.e0                                            ; controller:controller_pm|mde:mde_pm|y_present.e1                                                          ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.004      ; 1.397      ;
; 1.161 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD5|qS                                    ; controller:controller_pm|mde:mde_pm|y_present.e4                                                          ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.008     ; 1.419      ;
; 1.165 ; controller:controller_pm|mde:mde_pm|y_present.e2                                            ; controller:controller_pm|mde:mde_pm|y_present.e3                                                          ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.008     ; 1.423      ;
; 1.168 ; controller:controller_pm|mde:mde_pm|y_present.e7                                            ; controller:controller_pm|mde:mde_pm|y_present.e8                                                          ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.001      ; 1.435      ;
; 1.213 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD2|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD3|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 1.479      ;
; 1.218 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD2|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD4|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 1.484      ;
; 1.236 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS                                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 1.502      ;
; 1.269 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD0|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD2|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.011      ; 1.546      ;
; 1.271 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD0|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD1|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.011      ; 1.548      ;
; 1.280 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 1.546      ;
; 1.281 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD1|qS                                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD5|qS                               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.001     ; 1.546      ;
; 1.290 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD6|qS                                    ; controller:controller_pm|mde:mde_pm|y_present.e4                                                          ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.008     ; 1.548      ;
; 1.335 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD0|qS                                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD2|qS                               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.002     ; 1.599      ;
; 1.343 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD0|qS                                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD3|qS                               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.002     ; 1.607      ;
; 1.347 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD0|qS                                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD0|qS                               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.002     ; 1.611      ;
; 1.348 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD0|qS                                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD6|qS                               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.002     ; 1.612      ;
; 1.373 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 1.639      ;
; 1.404 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD5|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD7|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 1.670      ;
; 1.417 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 1.683      ;
; 1.425 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS                                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 1.691      ;
; 1.454 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD7|qS                                    ; controller:controller_pm|mde:mde_pm|y_present.e4                                                          ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.008     ; 1.712      ;
; 1.455 ; controller:controller_pm|mde:mde_pm|y_present.e5                                            ; controller:controller_pm|mde:mde_pm|y_present.e0                                                          ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.003     ; 1.718      ;
; 1.472 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 1.738      ;
; 1.485 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD0|qS                                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD5|qS                               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.001     ; 1.750      ;
; 1.493 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD5|qS                                    ; controller:controller_pm|mde:mde_pm|y_present.e8                                                          ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.007     ; 1.752      ;
; 1.520 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD4|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD6|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 1.786      ;
; 1.522 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD4|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD5|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 1.788      ;
; 1.531 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD1|qS                                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD1|qS                               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.002     ; 1.795      ;
; 1.532 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD4|qS                                   ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.087     ; 1.679      ;
; 1.534 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD1|qS                                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD4|qS                               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.002     ; 1.798      ;
; 1.534 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD6|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD7|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 1.800      ;
; 1.535 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS                                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 1.801      ;
; 1.539 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 1.805      ;
; 1.555 ; controller:controller_pm|mde:mde_pm|y_present.e1                                            ; controller:controller_pm|mde:mde_pm|y_present.e2                                                          ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.007      ; 1.828      ;
; 1.572 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD0|qS                                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD7|qS                               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.016      ; 1.854      ;
; 1.602 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 1.868      ;
; 1.615 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS                                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 1.881      ;
; 1.620 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 1.886      ;
; 1.626 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD0|qS                                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD1|qS                               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.002     ; 1.890      ;
; 1.630 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD0|qS                                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD4|qS                               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.002     ; 1.894      ;
; 1.670 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                                ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.088     ; 1.816      ;
; 1.677 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD1|qS                                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD3|qS                               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.002     ; 1.941      ;
; 1.680 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD1|qS                                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD2|qS                               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.002     ; 1.944      ;
; 1.682 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD1|qS                                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD0|qS                               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.002     ; 1.946      ;
; 1.682 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD1|qS                                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD6|qS                               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.002     ; 1.946      ;
; 1.697 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD4|qS                                    ; controller:controller_pm|mde:mde_pm|y_present.e4                                                          ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.008     ; 1.955      ;
; 1.702 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD1|qS                                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD7|qS                               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.016      ; 1.984      ;
; 1.707 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD7|qS                                    ; controller:controller_pm|mde:mde_pm|y_present.e0                                                          ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.011     ; 1.962      ;
; 1.709 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 1.975      ;
; 1.712 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD0|qS                                    ; controller:controller_pm|mde:mde_pm|y_present.e4                                                          ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.008     ; 1.970      ;
; 1.712 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD1|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD3|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 1.978      ;
; 1.717 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD1|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD4|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 1.983      ;
; 1.721 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                                ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.088     ; 1.867      ;
; 1.724 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 1.990      ;
; 1.727 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD3|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD6|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 1.993      ;
; 1.729 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD3|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD5|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 1.995      ;
; 1.764 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 2.030      ;
; 1.765 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 2.031      ;
; 1.765 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD2|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD6|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 2.031      ;
; 1.767 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD2|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD5|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 2.033      ;
; 1.784 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD0|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD3|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.011      ; 2.061      ;
; 1.788 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD0|qS                                   ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.087     ; 1.935      ;
; 1.789 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD0|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD4|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.011      ; 2.066      ;
; 1.839 ; controller:controller_pm|mde:mde_pm|y_present.e3                                            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.080     ; 1.993      ;
; 1.847 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD5|qS                 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD5|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.001      ; 2.114      ;
; 1.883 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD0|qS ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.078     ; 2.039      ;
; 1.894 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD3|qS                                    ; controller:controller_pm|mde:mde_pm|y_present.e4                                                          ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.008     ; 2.152      ;
; 1.896 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD5|qS                                    ; controller:controller_pm|mde:mde_pm|y_present.e7                                                          ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.008     ; 2.154      ;
; 1.907 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS                                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 2.173      ;
; 1.909 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD3|qS                                   ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.087     ; 2.056      ;
; 1.934 ; controller:controller_pm|mde:mde_pm|y_present.e2                                            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD7|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.001     ; 2.199      ;
; 1.934 ; controller:controller_pm|mde:mde_pm|y_present.e2                                            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD6|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.001     ; 2.199      ;
; 1.934 ; controller:controller_pm|mde:mde_pm|y_present.e2                                            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD4|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.001     ; 2.199      ;
; 1.934 ; controller:controller_pm|mde:mde_pm|y_present.e2                                            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD3|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.001     ; 2.199      ;
; 1.934 ; controller:controller_pm|mde:mde_pm|y_present.e2                                            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD2|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.001     ; 2.199      ;
; 1.934 ; controller:controller_pm|mde:mde_pm|y_present.e2                                            ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD1|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.001     ; 2.199      ;
+-------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:clockzao|ax'                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~portb_memory_reg0  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD0|qS                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD0|qS                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk27'                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk27 ; Rise       ; clk27                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|ax      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|ax      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|cnt[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|cnt[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|cnt[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|cnt[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|cnt[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|cnt[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|cnt[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|cnt[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|cnt[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|cnt[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|cnt[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|cnt[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|cnt[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|cnt[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|cnt[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|cnt[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|cnt[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|cnt[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|cnt[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|cnt[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|cnt[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|cnt[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|cnt[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|cnt[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|cnt[20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|cnt[20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|cnt[21] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|cnt[21] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|cnt[22] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|cnt[22] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|cnt[23] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|cnt[23] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|cnt[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|cnt[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|cnt[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|cnt[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|cnt[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|cnt[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|cnt[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|cnt[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|cnt[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|cnt[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|cnt[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|cnt[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|cnt[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|cnt[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|cnt[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|cnt[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk27|combout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk27|combout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk27~clkctrl|inclk[0]   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk27~clkctrl|inclk[0]   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk27~clkctrl|outclk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk27~clkctrl|outclk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clockzao|ax|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clockzao|ax|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clockzao|cnt[0]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clockzao|cnt[0]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clockzao|cnt[10]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clockzao|cnt[10]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clockzao|cnt[11]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clockzao|cnt[11]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clockzao|cnt[12]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clockzao|cnt[12]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clockzao|cnt[13]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clockzao|cnt[13]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clockzao|cnt[14]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clockzao|cnt[14]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clockzao|cnt[15]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clockzao|cnt[15]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clockzao|cnt[16]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clockzao|cnt[16]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clockzao|cnt[17]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clockzao|cnt[17]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clockzao|cnt[18]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clockzao|cnt[18]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clockzao|cnt[19]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clockzao|cnt[19]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clockzao|cnt[1]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clockzao|cnt[1]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clockzao|cnt[20]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clockzao|cnt[20]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clockzao|cnt[21]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clockzao|cnt[21]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clockzao|cnt[22]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clockzao|cnt[22]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clockzao|cnt[23]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clockzao|cnt[23]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clockzao|cnt[2]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clockzao|cnt[2]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clockzao|cnt[3]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clockzao|cnt[3]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clockzao|cnt[4]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clockzao|cnt[4]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clockzao|cnt[5]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clockzao|cnt[5]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clockzao|cnt[6]|clk      ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------+


+--------------------------------------------------------------------------------------+
; Setup Times                                                                          ;
+-----------+---------------------+--------+--------+------------+---------------------+
; Data Port ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+-----------+---------------------+--------+--------+------------+---------------------+
; sw[*]     ; clk_div:clockzao|ax ; 0.355  ; 0.355  ; Rise       ; clk_div:clockzao|ax ;
;  sw[0]    ; clk_div:clockzao|ax ; -0.581 ; -0.581 ; Rise       ; clk_div:clockzao|ax ;
;  sw[1]    ; clk_div:clockzao|ax ; -0.617 ; -0.617 ; Rise       ; clk_div:clockzao|ax ;
;  sw[2]    ; clk_div:clockzao|ax ; -0.648 ; -0.648 ; Rise       ; clk_div:clockzao|ax ;
;  sw[3]    ; clk_div:clockzao|ax ; 0.098  ; 0.098  ; Rise       ; clk_div:clockzao|ax ;
;  sw[4]    ; clk_div:clockzao|ax ; 0.329  ; 0.329  ; Rise       ; clk_div:clockzao|ax ;
;  sw[5]    ; clk_div:clockzao|ax ; 0.288  ; 0.288  ; Rise       ; clk_div:clockzao|ax ;
;  sw[6]    ; clk_div:clockzao|ax ; 0.355  ; 0.355  ; Rise       ; clk_div:clockzao|ax ;
;  sw[7]    ; clk_div:clockzao|ax ; -0.404 ; -0.404 ; Rise       ; clk_div:clockzao|ax ;
+-----------+---------------------+--------+--------+------------+---------------------+


+--------------------------------------------------------------------------------------+
; Hold Times                                                                           ;
+-----------+---------------------+--------+--------+------------+---------------------+
; Data Port ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+-----------+---------------------+--------+--------+------------+---------------------+
; sw[*]     ; clk_div:clockzao|ax ; 0.917  ; 0.917  ; Rise       ; clk_div:clockzao|ax ;
;  sw[0]    ; clk_div:clockzao|ax ; 0.850  ; 0.850  ; Rise       ; clk_div:clockzao|ax ;
;  sw[1]    ; clk_div:clockzao|ax ; 0.886  ; 0.886  ; Rise       ; clk_div:clockzao|ax ;
;  sw[2]    ; clk_div:clockzao|ax ; 0.917  ; 0.917  ; Rise       ; clk_div:clockzao|ax ;
;  sw[3]    ; clk_div:clockzao|ax ; 0.171  ; 0.171  ; Rise       ; clk_div:clockzao|ax ;
;  sw[4]    ; clk_div:clockzao|ax ; -0.060 ; -0.060 ; Rise       ; clk_div:clockzao|ax ;
;  sw[5]    ; clk_div:clockzao|ax ; -0.019 ; -0.019 ; Rise       ; clk_div:clockzao|ax ;
;  sw[6]    ; clk_div:clockzao|ax ; -0.086 ; -0.086 ; Rise       ; clk_div:clockzao|ax ;
;  sw[7]    ; clk_div:clockzao|ax ; 0.673  ; 0.673  ; Rise       ; clk_div:clockzao|ax ;
+-----------+---------------------+--------+--------+------------+---------------------+


+-------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                     ;
+----------------+---------------------+--------+--------+------------+---------------------+
; Data Port      ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+----------------+---------------------+--------+--------+------------+---------------------+
; A[*]           ; clk_div:clockzao|ax ; 8.345  ; 8.345  ; Rise       ; clk_div:clockzao|ax ;
;  A[0]          ; clk_div:clockzao|ax ; 7.686  ; 7.686  ; Rise       ; clk_div:clockzao|ax ;
;  A[1]          ; clk_div:clockzao|ax ; 8.338  ; 8.338  ; Rise       ; clk_div:clockzao|ax ;
;  A[2]          ; clk_div:clockzao|ax ; 8.345  ; 8.345  ; Rise       ; clk_div:clockzao|ax ;
;  A[3]          ; clk_div:clockzao|ax ; 7.684  ; 7.684  ; Rise       ; clk_div:clockzao|ax ;
;  A[4]          ; clk_div:clockzao|ax ; 8.124  ; 8.124  ; Rise       ; clk_div:clockzao|ax ;
;  A[5]          ; clk_div:clockzao|ax ; 8.125  ; 8.125  ; Rise       ; clk_div:clockzao|ax ;
;  A[6]          ; clk_div:clockzao|ax ; 7.750  ; 7.750  ; Rise       ; clk_div:clockzao|ax ;
;  A[7]          ; clk_div:clockzao|ax ; 8.312  ; 8.312  ; Rise       ; clk_div:clockzao|ax ;
; B[*]           ; clk_div:clockzao|ax ; 8.394  ; 8.394  ; Rise       ; clk_div:clockzao|ax ;
;  B[0]          ; clk_div:clockzao|ax ; 8.074  ; 8.074  ; Rise       ; clk_div:clockzao|ax ;
;  B[1]          ; clk_div:clockzao|ax ; 8.097  ; 8.097  ; Rise       ; clk_div:clockzao|ax ;
;  B[2]          ; clk_div:clockzao|ax ; 8.023  ; 8.023  ; Rise       ; clk_div:clockzao|ax ;
;  B[3]          ; clk_div:clockzao|ax ; 8.102  ; 8.102  ; Rise       ; clk_div:clockzao|ax ;
;  B[4]          ; clk_div:clockzao|ax ; 7.607  ; 7.607  ; Rise       ; clk_div:clockzao|ax ;
;  B[5]          ; clk_div:clockzao|ax ; 7.658  ; 7.658  ; Rise       ; clk_div:clockzao|ax ;
;  B[6]          ; clk_div:clockzao|ax ; 7.817  ; 7.817  ; Rise       ; clk_div:clockzao|ax ;
;  B[7]          ; clk_div:clockzao|ax ; 8.394  ; 8.394  ; Rise       ; clk_div:clockzao|ax ;
; C[*]           ; clk_div:clockzao|ax ; 8.479  ; 8.479  ; Rise       ; clk_div:clockzao|ax ;
;  C[0]          ; clk_div:clockzao|ax ; 7.936  ; 7.936  ; Rise       ; clk_div:clockzao|ax ;
;  C[1]          ; clk_div:clockzao|ax ; 8.135  ; 8.135  ; Rise       ; clk_div:clockzao|ax ;
;  C[2]          ; clk_div:clockzao|ax ; 7.612  ; 7.612  ; Rise       ; clk_div:clockzao|ax ;
;  C[3]          ; clk_div:clockzao|ax ; 8.277  ; 8.277  ; Rise       ; clk_div:clockzao|ax ;
;  C[4]          ; clk_div:clockzao|ax ; 7.719  ; 7.719  ; Rise       ; clk_div:clockzao|ax ;
;  C[5]          ; clk_div:clockzao|ax ; 7.651  ; 7.651  ; Rise       ; clk_div:clockzao|ax ;
;  C[6]          ; clk_div:clockzao|ax ; 7.853  ; 7.853  ; Rise       ; clk_div:clockzao|ax ;
;  C[7]          ; clk_div:clockzao|ax ; 8.479  ; 8.479  ; Rise       ; clk_div:clockzao|ax ;
; D[*]           ; clk_div:clockzao|ax ; 8.072  ; 8.072  ; Rise       ; clk_div:clockzao|ax ;
;  D[0]          ; clk_div:clockzao|ax ; 7.868  ; 7.868  ; Rise       ; clk_div:clockzao|ax ;
;  D[1]          ; clk_div:clockzao|ax ; 7.904  ; 7.904  ; Rise       ; clk_div:clockzao|ax ;
;  D[2]          ; clk_div:clockzao|ax ; 7.860  ; 7.860  ; Rise       ; clk_div:clockzao|ax ;
;  D[3]          ; clk_div:clockzao|ax ; 7.847  ; 7.847  ; Rise       ; clk_div:clockzao|ax ;
;  D[4]          ; clk_div:clockzao|ax ; 7.390  ; 7.390  ; Rise       ; clk_div:clockzao|ax ;
;  D[5]          ; clk_div:clockzao|ax ; 7.576  ; 7.576  ; Rise       ; clk_div:clockzao|ax ;
;  D[6]          ; clk_div:clockzao|ax ; 8.072  ; 8.072  ; Rise       ; clk_div:clockzao|ax ;
;  D[7]          ; clk_div:clockzao|ax ; 7.931  ; 7.931  ; Rise       ; clk_div:clockzao|ax ;
; Ld_IR          ; clk_div:clockzao|ax ; 9.144  ; 9.144  ; Rise       ; clk_div:clockzao|ax ;
; Ld_PC          ; clk_div:clockzao|ax ; 22.087 ; 22.087 ; Rise       ; clk_div:clockzao|ax ;
; Ld_mar_ABCD    ; clk_div:clockzao|ax ; 11.155 ; 11.155 ; Rise       ; clk_div:clockzao|ax ;
; Wr_ABCD        ; clk_div:clockzao|ax ; 12.390 ; 12.390 ; Rise       ; clk_div:clockzao|ax ;
; entrada2[*]    ; clk_div:clockzao|ax ; 8.823  ; 8.823  ; Rise       ; clk_div:clockzao|ax ;
;  entrada2[0]   ; clk_div:clockzao|ax ; 8.400  ; 8.400  ; Rise       ; clk_div:clockzao|ax ;
;  entrada2[1]   ; clk_div:clockzao|ax ; 8.150  ; 8.150  ; Rise       ; clk_div:clockzao|ax ;
;  entrada2[2]   ; clk_div:clockzao|ax ; 7.771  ; 7.771  ; Rise       ; clk_div:clockzao|ax ;
;  entrada2[3]   ; clk_div:clockzao|ax ; 8.366  ; 8.366  ; Rise       ; clk_div:clockzao|ax ;
;  entrada2[4]   ; clk_div:clockzao|ax ; 8.048  ; 8.048  ; Rise       ; clk_div:clockzao|ax ;
;  entrada2[5]   ; clk_div:clockzao|ax ; 8.823  ; 8.823  ; Rise       ; clk_div:clockzao|ax ;
;  entrada2[6]   ; clk_div:clockzao|ax ; 8.174  ; 8.174  ; Rise       ; clk_div:clockzao|ax ;
;  entrada2[7]   ; clk_div:clockzao|ax ; 8.632  ; 8.632  ; Rise       ; clk_div:clockzao|ax ;
; opcode[*]      ; clk_div:clockzao|ax ; 8.350  ; 8.350  ; Rise       ; clk_div:clockzao|ax ;
;  opcode[0]     ; clk_div:clockzao|ax ; 7.864  ; 7.864  ; Rise       ; clk_div:clockzao|ax ;
;  opcode[1]     ; clk_div:clockzao|ax ; 7.637  ; 7.637  ; Rise       ; clk_div:clockzao|ax ;
;  opcode[2]     ; clk_div:clockzao|ax ; 8.350  ; 8.350  ; Rise       ; clk_div:clockzao|ax ;
;  opcode[3]     ; clk_div:clockzao|ax ; 8.264  ; 8.264  ; Rise       ; clk_div:clockzao|ax ;
;  opcode[4]     ; clk_div:clockzao|ax ; 8.180  ; 8.180  ; Rise       ; clk_div:clockzao|ax ;
;  opcode[5]     ; clk_div:clockzao|ax ; 8.159  ; 8.159  ; Rise       ; clk_div:clockzao|ax ;
;  opcode[6]     ; clk_div:clockzao|ax ; 7.825  ; 7.825  ; Rise       ; clk_div:clockzao|ax ;
;  opcode[7]     ; clk_div:clockzao|ax ; 8.079  ; 8.079  ; Rise       ; clk_div:clockzao|ax ;
; out0[*]        ; clk_div:clockzao|ax ; 18.665 ; 18.665 ; Rise       ; clk_div:clockzao|ax ;
;  out0[0]       ; clk_div:clockzao|ax ; 16.755 ; 16.755 ; Rise       ; clk_div:clockzao|ax ;
;  out0[1]       ; clk_div:clockzao|ax ; 16.563 ; 16.563 ; Rise       ; clk_div:clockzao|ax ;
;  out0[2]       ; clk_div:clockzao|ax ; 18.612 ; 18.612 ; Rise       ; clk_div:clockzao|ax ;
;  out0[3]       ; clk_div:clockzao|ax ; 18.665 ; 18.665 ; Rise       ; clk_div:clockzao|ax ;
;  out0[4]       ; clk_div:clockzao|ax ; 16.854 ; 16.854 ; Rise       ; clk_div:clockzao|ax ;
;  out0[5]       ; clk_div:clockzao|ax ; 18.279 ; 18.279 ; Rise       ; clk_div:clockzao|ax ;
;  out0[6]       ; clk_div:clockzao|ax ; 15.785 ; 15.785 ; Rise       ; clk_div:clockzao|ax ;
; out1[*]        ; clk_div:clockzao|ax ; 17.822 ; 17.822 ; Rise       ; clk_div:clockzao|ax ;
;  out1[0]       ; clk_div:clockzao|ax ; 17.224 ; 17.224 ; Rise       ; clk_div:clockzao|ax ;
;  out1[1]       ; clk_div:clockzao|ax ; 15.436 ; 15.436 ; Rise       ; clk_div:clockzao|ax ;
;  out1[2]       ; clk_div:clockzao|ax ; 17.114 ; 17.114 ; Rise       ; clk_div:clockzao|ax ;
;  out1[3]       ; clk_div:clockzao|ax ; 17.788 ; 17.788 ; Rise       ; clk_div:clockzao|ax ;
;  out1[4]       ; clk_div:clockzao|ax ; 15.071 ; 15.071 ; Rise       ; clk_div:clockzao|ax ;
;  out1[5]       ; clk_div:clockzao|ax ; 17.822 ; 17.822 ; Rise       ; clk_div:clockzao|ax ;
;  out1[6]       ; clk_div:clockzao|ax ; 15.099 ; 15.099 ; Rise       ; clk_div:clockzao|ax ;
; out2[*]        ; clk_div:clockzao|ax ; 13.460 ; 13.460 ; Rise       ; clk_div:clockzao|ax ;
;  out2[0]       ; clk_div:clockzao|ax ; 13.445 ; 13.445 ; Rise       ; clk_div:clockzao|ax ;
;  out2[2]       ; clk_div:clockzao|ax ; 12.756 ; 12.756 ; Rise       ; clk_div:clockzao|ax ;
;  out2[3]       ; clk_div:clockzao|ax ; 13.460 ; 13.460 ; Rise       ; clk_div:clockzao|ax ;
;  out2[4]       ; clk_div:clockzao|ax ; 13.429 ; 13.429 ; Rise       ; clk_div:clockzao|ax ;
;  out2[5]       ; clk_div:clockzao|ax ; 12.742 ; 12.742 ; Rise       ; clk_div:clockzao|ax ;
;  out2[6]       ; clk_div:clockzao|ax ; 12.865 ; 12.865 ; Rise       ; clk_div:clockzao|ax ;
; pc[*]          ; clk_div:clockzao|ax ; 7.670  ; 7.670  ; Rise       ; clk_div:clockzao|ax ;
;  pc[0]         ; clk_div:clockzao|ax ; 7.282  ; 7.282  ; Rise       ; clk_div:clockzao|ax ;
;  pc[1]         ; clk_div:clockzao|ax ; 7.670  ; 7.670  ; Rise       ; clk_div:clockzao|ax ;
;  pc[2]         ; clk_div:clockzao|ax ; 7.259  ; 7.259  ; Rise       ; clk_div:clockzao|ax ;
;  pc[3]         ; clk_div:clockzao|ax ; 7.667  ; 7.667  ; Rise       ; clk_div:clockzao|ax ;
;  pc[4]         ; clk_div:clockzao|ax ; 7.574  ; 7.574  ; Rise       ; clk_div:clockzao|ax ;
;  pc[5]         ; clk_div:clockzao|ax ; 7.623  ; 7.623  ; Rise       ; clk_div:clockzao|ax ;
;  pc[6]         ; clk_div:clockzao|ax ; 7.286  ; 7.286  ; Rise       ; clk_div:clockzao|ax ;
;  pc[7]         ; clk_div:clockzao|ax ; 7.325  ; 7.325  ; Rise       ; clk_div:clockzao|ax ;
; ram_out[*]     ; clk_div:clockzao|ax ; 10.979 ; 10.979 ; Rise       ; clk_div:clockzao|ax ;
;  ram_out[0]    ; clk_div:clockzao|ax ; 10.622 ; 10.622 ; Rise       ; clk_div:clockzao|ax ;
;  ram_out[1]    ; clk_div:clockzao|ax ; 10.634 ; 10.634 ; Rise       ; clk_div:clockzao|ax ;
;  ram_out[2]    ; clk_div:clockzao|ax ; 10.699 ; 10.699 ; Rise       ; clk_div:clockzao|ax ;
;  ram_out[3]    ; clk_div:clockzao|ax ; 10.675 ; 10.675 ; Rise       ; clk_div:clockzao|ax ;
;  ram_out[4]    ; clk_div:clockzao|ax ; 10.636 ; 10.636 ; Rise       ; clk_div:clockzao|ax ;
;  ram_out[5]    ; clk_div:clockzao|ax ; 10.979 ; 10.979 ; Rise       ; clk_div:clockzao|ax ;
;  ram_out[6]    ; clk_div:clockzao|ax ; 10.959 ; 10.959 ; Rise       ; clk_div:clockzao|ax ;
;  ram_out[7]    ; clk_div:clockzao|ax ; 10.772 ; 10.772 ; Rise       ; clk_div:clockzao|ax ;
; write_data[*]  ; clk_div:clockzao|ax ; 19.980 ; 19.980 ; Rise       ; clk_div:clockzao|ax ;
;  write_data[0] ; clk_div:clockzao|ax ; 18.033 ; 18.033 ; Rise       ; clk_div:clockzao|ax ;
;  write_data[1] ; clk_div:clockzao|ax ; 18.898 ; 18.898 ; Rise       ; clk_div:clockzao|ax ;
;  write_data[2] ; clk_div:clockzao|ax ; 18.555 ; 18.555 ; Rise       ; clk_div:clockzao|ax ;
;  write_data[3] ; clk_div:clockzao|ax ; 19.723 ; 19.723 ; Rise       ; clk_div:clockzao|ax ;
;  write_data[4] ; clk_div:clockzao|ax ; 18.828 ; 18.828 ; Rise       ; clk_div:clockzao|ax ;
;  write_data[5] ; clk_div:clockzao|ax ; 18.670 ; 18.670 ; Rise       ; clk_div:clockzao|ax ;
;  write_data[6] ; clk_div:clockzao|ax ; 19.909 ; 19.909 ; Rise       ; clk_div:clockzao|ax ;
;  write_data[7] ; clk_div:clockzao|ax ; 19.980 ; 19.980 ; Rise       ; clk_div:clockzao|ax ;
+----------------+---------------------+--------+--------+------------+---------------------+


+-------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                             ;
+----------------+---------------------+--------+--------+------------+---------------------+
; Data Port      ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+----------------+---------------------+--------+--------+------------+---------------------+
; A[*]           ; clk_div:clockzao|ax ; 7.684  ; 7.684  ; Rise       ; clk_div:clockzao|ax ;
;  A[0]          ; clk_div:clockzao|ax ; 7.686  ; 7.686  ; Rise       ; clk_div:clockzao|ax ;
;  A[1]          ; clk_div:clockzao|ax ; 8.338  ; 8.338  ; Rise       ; clk_div:clockzao|ax ;
;  A[2]          ; clk_div:clockzao|ax ; 8.345  ; 8.345  ; Rise       ; clk_div:clockzao|ax ;
;  A[3]          ; clk_div:clockzao|ax ; 7.684  ; 7.684  ; Rise       ; clk_div:clockzao|ax ;
;  A[4]          ; clk_div:clockzao|ax ; 8.124  ; 8.124  ; Rise       ; clk_div:clockzao|ax ;
;  A[5]          ; clk_div:clockzao|ax ; 8.125  ; 8.125  ; Rise       ; clk_div:clockzao|ax ;
;  A[6]          ; clk_div:clockzao|ax ; 7.750  ; 7.750  ; Rise       ; clk_div:clockzao|ax ;
;  A[7]          ; clk_div:clockzao|ax ; 8.312  ; 8.312  ; Rise       ; clk_div:clockzao|ax ;
; B[*]           ; clk_div:clockzao|ax ; 7.607  ; 7.607  ; Rise       ; clk_div:clockzao|ax ;
;  B[0]          ; clk_div:clockzao|ax ; 8.074  ; 8.074  ; Rise       ; clk_div:clockzao|ax ;
;  B[1]          ; clk_div:clockzao|ax ; 8.097  ; 8.097  ; Rise       ; clk_div:clockzao|ax ;
;  B[2]          ; clk_div:clockzao|ax ; 8.023  ; 8.023  ; Rise       ; clk_div:clockzao|ax ;
;  B[3]          ; clk_div:clockzao|ax ; 8.102  ; 8.102  ; Rise       ; clk_div:clockzao|ax ;
;  B[4]          ; clk_div:clockzao|ax ; 7.607  ; 7.607  ; Rise       ; clk_div:clockzao|ax ;
;  B[5]          ; clk_div:clockzao|ax ; 7.658  ; 7.658  ; Rise       ; clk_div:clockzao|ax ;
;  B[6]          ; clk_div:clockzao|ax ; 7.817  ; 7.817  ; Rise       ; clk_div:clockzao|ax ;
;  B[7]          ; clk_div:clockzao|ax ; 8.394  ; 8.394  ; Rise       ; clk_div:clockzao|ax ;
; C[*]           ; clk_div:clockzao|ax ; 7.612  ; 7.612  ; Rise       ; clk_div:clockzao|ax ;
;  C[0]          ; clk_div:clockzao|ax ; 7.936  ; 7.936  ; Rise       ; clk_div:clockzao|ax ;
;  C[1]          ; clk_div:clockzao|ax ; 8.135  ; 8.135  ; Rise       ; clk_div:clockzao|ax ;
;  C[2]          ; clk_div:clockzao|ax ; 7.612  ; 7.612  ; Rise       ; clk_div:clockzao|ax ;
;  C[3]          ; clk_div:clockzao|ax ; 8.277  ; 8.277  ; Rise       ; clk_div:clockzao|ax ;
;  C[4]          ; clk_div:clockzao|ax ; 7.719  ; 7.719  ; Rise       ; clk_div:clockzao|ax ;
;  C[5]          ; clk_div:clockzao|ax ; 7.651  ; 7.651  ; Rise       ; clk_div:clockzao|ax ;
;  C[6]          ; clk_div:clockzao|ax ; 7.853  ; 7.853  ; Rise       ; clk_div:clockzao|ax ;
;  C[7]          ; clk_div:clockzao|ax ; 8.479  ; 8.479  ; Rise       ; clk_div:clockzao|ax ;
; D[*]           ; clk_div:clockzao|ax ; 7.390  ; 7.390  ; Rise       ; clk_div:clockzao|ax ;
;  D[0]          ; clk_div:clockzao|ax ; 7.868  ; 7.868  ; Rise       ; clk_div:clockzao|ax ;
;  D[1]          ; clk_div:clockzao|ax ; 7.904  ; 7.904  ; Rise       ; clk_div:clockzao|ax ;
;  D[2]          ; clk_div:clockzao|ax ; 7.860  ; 7.860  ; Rise       ; clk_div:clockzao|ax ;
;  D[3]          ; clk_div:clockzao|ax ; 7.847  ; 7.847  ; Rise       ; clk_div:clockzao|ax ;
;  D[4]          ; clk_div:clockzao|ax ; 7.390  ; 7.390  ; Rise       ; clk_div:clockzao|ax ;
;  D[5]          ; clk_div:clockzao|ax ; 7.576  ; 7.576  ; Rise       ; clk_div:clockzao|ax ;
;  D[6]          ; clk_div:clockzao|ax ; 8.072  ; 8.072  ; Rise       ; clk_div:clockzao|ax ;
;  D[7]          ; clk_div:clockzao|ax ; 7.931  ; 7.931  ; Rise       ; clk_div:clockzao|ax ;
; Ld_IR          ; clk_div:clockzao|ax ; 8.775  ; 8.775  ; Rise       ; clk_div:clockzao|ax ;
; Ld_PC          ; clk_div:clockzao|ax ; 9.017  ; 9.017  ; Rise       ; clk_div:clockzao|ax ;
; Ld_mar_ABCD    ; clk_div:clockzao|ax ; 9.039  ; 9.039  ; Rise       ; clk_div:clockzao|ax ;
; Wr_ABCD        ; clk_div:clockzao|ax ; 9.451  ; 9.451  ; Rise       ; clk_div:clockzao|ax ;
; entrada2[*]    ; clk_div:clockzao|ax ; 7.771  ; 7.771  ; Rise       ; clk_div:clockzao|ax ;
;  entrada2[0]   ; clk_div:clockzao|ax ; 8.400  ; 8.400  ; Rise       ; clk_div:clockzao|ax ;
;  entrada2[1]   ; clk_div:clockzao|ax ; 8.150  ; 8.150  ; Rise       ; clk_div:clockzao|ax ;
;  entrada2[2]   ; clk_div:clockzao|ax ; 7.771  ; 7.771  ; Rise       ; clk_div:clockzao|ax ;
;  entrada2[3]   ; clk_div:clockzao|ax ; 8.366  ; 8.366  ; Rise       ; clk_div:clockzao|ax ;
;  entrada2[4]   ; clk_div:clockzao|ax ; 8.048  ; 8.048  ; Rise       ; clk_div:clockzao|ax ;
;  entrada2[5]   ; clk_div:clockzao|ax ; 8.823  ; 8.823  ; Rise       ; clk_div:clockzao|ax ;
;  entrada2[6]   ; clk_div:clockzao|ax ; 8.174  ; 8.174  ; Rise       ; clk_div:clockzao|ax ;
;  entrada2[7]   ; clk_div:clockzao|ax ; 8.632  ; 8.632  ; Rise       ; clk_div:clockzao|ax ;
; opcode[*]      ; clk_div:clockzao|ax ; 7.637  ; 7.637  ; Rise       ; clk_div:clockzao|ax ;
;  opcode[0]     ; clk_div:clockzao|ax ; 7.864  ; 7.864  ; Rise       ; clk_div:clockzao|ax ;
;  opcode[1]     ; clk_div:clockzao|ax ; 7.637  ; 7.637  ; Rise       ; clk_div:clockzao|ax ;
;  opcode[2]     ; clk_div:clockzao|ax ; 8.350  ; 8.350  ; Rise       ; clk_div:clockzao|ax ;
;  opcode[3]     ; clk_div:clockzao|ax ; 8.264  ; 8.264  ; Rise       ; clk_div:clockzao|ax ;
;  opcode[4]     ; clk_div:clockzao|ax ; 8.180  ; 8.180  ; Rise       ; clk_div:clockzao|ax ;
;  opcode[5]     ; clk_div:clockzao|ax ; 8.159  ; 8.159  ; Rise       ; clk_div:clockzao|ax ;
;  opcode[6]     ; clk_div:clockzao|ax ; 7.825  ; 7.825  ; Rise       ; clk_div:clockzao|ax ;
;  opcode[7]     ; clk_div:clockzao|ax ; 8.079  ; 8.079  ; Rise       ; clk_div:clockzao|ax ;
; out0[*]        ; clk_div:clockzao|ax ; 12.844 ; 12.844 ; Rise       ; clk_div:clockzao|ax ;
;  out0[0]       ; clk_div:clockzao|ax ; 12.844 ; 12.844 ; Rise       ; clk_div:clockzao|ax ;
;  out0[1]       ; clk_div:clockzao|ax ; 13.327 ; 13.327 ; Rise       ; clk_div:clockzao|ax ;
;  out0[2]       ; clk_div:clockzao|ax ; 14.669 ; 14.669 ; Rise       ; clk_div:clockzao|ax ;
;  out0[3]       ; clk_div:clockzao|ax ; 14.252 ; 14.252 ; Rise       ; clk_div:clockzao|ax ;
;  out0[4]       ; clk_div:clockzao|ax ; 14.348 ; 14.348 ; Rise       ; clk_div:clockzao|ax ;
;  out0[5]       ; clk_div:clockzao|ax ; 14.040 ; 14.040 ; Rise       ; clk_div:clockzao|ax ;
;  out0[6]       ; clk_div:clockzao|ax ; 13.113 ; 13.113 ; Rise       ; clk_div:clockzao|ax ;
; out1[*]        ; clk_div:clockzao|ax ; 11.813 ; 11.813 ; Rise       ; clk_div:clockzao|ax ;
;  out1[0]       ; clk_div:clockzao|ax ; 13.990 ; 13.990 ; Rise       ; clk_div:clockzao|ax ;
;  out1[1]       ; clk_div:clockzao|ax ; 13.574 ; 13.574 ; Rise       ; clk_div:clockzao|ax ;
;  out1[2]       ; clk_div:clockzao|ax ; 13.880 ; 13.880 ; Rise       ; clk_div:clockzao|ax ;
;  out1[3]       ; clk_div:clockzao|ax ; 13.681 ; 13.681 ; Rise       ; clk_div:clockzao|ax ;
;  out1[4]       ; clk_div:clockzao|ax ; 11.813 ; 11.813 ; Rise       ; clk_div:clockzao|ax ;
;  out1[5]       ; clk_div:clockzao|ax ; 13.717 ; 13.717 ; Rise       ; clk_div:clockzao|ax ;
;  out1[6]       ; clk_div:clockzao|ax ; 12.806 ; 12.806 ; Rise       ; clk_div:clockzao|ax ;
; out2[*]        ; clk_div:clockzao|ax ; 11.903 ; 11.903 ; Rise       ; clk_div:clockzao|ax ;
;  out2[0]       ; clk_div:clockzao|ax ; 12.594 ; 12.594 ; Rise       ; clk_div:clockzao|ax ;
;  out2[2]       ; clk_div:clockzao|ax ; 12.184 ; 12.184 ; Rise       ; clk_div:clockzao|ax ;
;  out2[3]       ; clk_div:clockzao|ax ; 12.609 ; 12.609 ; Rise       ; clk_div:clockzao|ax ;
;  out2[4]       ; clk_div:clockzao|ax ; 12.578 ; 12.578 ; Rise       ; clk_div:clockzao|ax ;
;  out2[5]       ; clk_div:clockzao|ax ; 11.903 ; 11.903 ; Rise       ; clk_div:clockzao|ax ;
;  out2[6]       ; clk_div:clockzao|ax ; 12.293 ; 12.293 ; Rise       ; clk_div:clockzao|ax ;
; pc[*]          ; clk_div:clockzao|ax ; 7.259  ; 7.259  ; Rise       ; clk_div:clockzao|ax ;
;  pc[0]         ; clk_div:clockzao|ax ; 7.282  ; 7.282  ; Rise       ; clk_div:clockzao|ax ;
;  pc[1]         ; clk_div:clockzao|ax ; 7.670  ; 7.670  ; Rise       ; clk_div:clockzao|ax ;
;  pc[2]         ; clk_div:clockzao|ax ; 7.259  ; 7.259  ; Rise       ; clk_div:clockzao|ax ;
;  pc[3]         ; clk_div:clockzao|ax ; 7.667  ; 7.667  ; Rise       ; clk_div:clockzao|ax ;
;  pc[4]         ; clk_div:clockzao|ax ; 7.574  ; 7.574  ; Rise       ; clk_div:clockzao|ax ;
;  pc[5]         ; clk_div:clockzao|ax ; 7.623  ; 7.623  ; Rise       ; clk_div:clockzao|ax ;
;  pc[6]         ; clk_div:clockzao|ax ; 7.286  ; 7.286  ; Rise       ; clk_div:clockzao|ax ;
;  pc[7]         ; clk_div:clockzao|ax ; 7.325  ; 7.325  ; Rise       ; clk_div:clockzao|ax ;
; ram_out[*]     ; clk_div:clockzao|ax ; 10.622 ; 10.622 ; Rise       ; clk_div:clockzao|ax ;
;  ram_out[0]    ; clk_div:clockzao|ax ; 10.622 ; 10.622 ; Rise       ; clk_div:clockzao|ax ;
;  ram_out[1]    ; clk_div:clockzao|ax ; 10.634 ; 10.634 ; Rise       ; clk_div:clockzao|ax ;
;  ram_out[2]    ; clk_div:clockzao|ax ; 10.699 ; 10.699 ; Rise       ; clk_div:clockzao|ax ;
;  ram_out[3]    ; clk_div:clockzao|ax ; 10.675 ; 10.675 ; Rise       ; clk_div:clockzao|ax ;
;  ram_out[4]    ; clk_div:clockzao|ax ; 10.636 ; 10.636 ; Rise       ; clk_div:clockzao|ax ;
;  ram_out[5]    ; clk_div:clockzao|ax ; 10.979 ; 10.979 ; Rise       ; clk_div:clockzao|ax ;
;  ram_out[6]    ; clk_div:clockzao|ax ; 10.959 ; 10.959 ; Rise       ; clk_div:clockzao|ax ;
;  ram_out[7]    ; clk_div:clockzao|ax ; 10.772 ; 10.772 ; Rise       ; clk_div:clockzao|ax ;
; write_data[*]  ; clk_div:clockzao|ax ; 9.642  ; 9.642  ; Rise       ; clk_div:clockzao|ax ;
;  write_data[0] ; clk_div:clockzao|ax ; 10.707 ; 10.707 ; Rise       ; clk_div:clockzao|ax ;
;  write_data[1] ; clk_div:clockzao|ax ; 10.606 ; 10.606 ; Rise       ; clk_div:clockzao|ax ;
;  write_data[2] ; clk_div:clockzao|ax ; 9.642  ; 9.642  ; Rise       ; clk_div:clockzao|ax ;
;  write_data[3] ; clk_div:clockzao|ax ; 10.583 ; 10.583 ; Rise       ; clk_div:clockzao|ax ;
;  write_data[4] ; clk_div:clockzao|ax ; 9.971  ; 9.971  ; Rise       ; clk_div:clockzao|ax ;
;  write_data[5] ; clk_div:clockzao|ax ; 10.173 ; 10.173 ; Rise       ; clk_div:clockzao|ax ;
;  write_data[6] ; clk_div:clockzao|ax ; 10.959 ; 10.959 ; Rise       ; clk_div:clockzao|ax ;
;  write_data[7] ; clk_div:clockzao|ax ; 10.732 ; 10.732 ; Rise       ; clk_div:clockzao|ax ;
+----------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------+
; Fast Model Setup Summary                     ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk_div:clockzao|ax ; -6.235 ; -449.584      ;
; clk27               ; -0.768 ; -9.335        ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Fast Model Hold Summary                      ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk27               ; -1.520 ; -1.520        ;
; clk_div:clockzao|ax ; 0.215  ; 0.000         ;
+---------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------+
; Fast Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk_div:clockzao|ax ; -2.000 ; -281.000      ;
; clk27               ; -1.380 ; -26.380       ;
+---------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:clockzao|ax'                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; -6.235 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD5|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.010     ; 7.257      ;
; -6.235 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD5|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.010     ; 7.257      ;
; -6.235 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD5|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.010     ; 7.257      ;
; -6.235 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD5|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.010     ; 7.257      ;
; -6.235 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD5|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.010     ; 7.257      ;
; -6.235 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD5|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.010     ; 7.257      ;
; -6.235 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD5|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.010     ; 7.257      ;
; -6.235 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD5|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.010     ; 7.257      ;
; -6.235 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD5|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.010     ; 7.257      ;
; -6.233 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.232      ;
; -6.233 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.232      ;
; -6.233 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.232      ;
; -6.233 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.232      ;
; -6.233 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.232      ;
; -6.233 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.232      ;
; -6.233 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.232      ;
; -6.233 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.232      ;
; -6.233 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.232      ;
; -6.226 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.225      ;
; -6.226 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.225      ;
; -6.226 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.225      ;
; -6.226 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.225      ;
; -6.226 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.225      ;
; -6.226 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.225      ;
; -6.226 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.225      ;
; -6.226 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.225      ;
; -6.226 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.225      ;
; -6.217 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.216      ;
; -6.217 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.216      ;
; -6.217 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.216      ;
; -6.217 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.216      ;
; -6.217 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.216      ;
; -6.217 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.216      ;
; -6.217 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.216      ;
; -6.217 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.216      ;
; -6.217 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.216      ;
; -6.214 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.213      ;
; -6.214 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.213      ;
; -6.214 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.213      ;
; -6.214 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.213      ;
; -6.214 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.213      ;
; -6.214 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.213      ;
; -6.214 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.213      ;
; -6.214 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.213      ;
; -6.214 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.213      ;
; -6.207 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.206      ;
; -6.207 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.206      ;
; -6.207 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.206      ;
; -6.207 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.206      ;
; -6.207 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.206      ;
; -6.207 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.206      ;
; -6.207 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.206      ;
; -6.207 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.206      ;
; -6.207 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.206      ;
; -6.206 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.205      ;
; -6.206 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.205      ;
; -6.206 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.205      ;
; -6.206 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.205      ;
; -6.206 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.205      ;
; -6.206 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.205      ;
; -6.206 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.205      ;
; -6.206 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.205      ;
; -6.206 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.205      ;
; -6.201 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.200      ;
; -6.201 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.200      ;
; -6.201 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.200      ;
; -6.201 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.200      ;
; -6.201 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.200      ;
; -6.201 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.200      ;
; -6.201 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.200      ;
; -6.201 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.200      ;
; -6.201 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; 0.000      ; 7.200      ;
; -6.168 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD7|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.011     ; 7.189      ;
; -6.168 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD6|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.011     ; 7.189      ;
; -6.168 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD4|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.011     ; 7.189      ;
; -6.168 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD3|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.011     ; 7.189      ;
; -6.168 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD2|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.011     ; 7.189      ;
; -6.168 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD1|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.011     ; 7.189      ;
; -6.168 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD0|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.011     ; 7.189      ;
; -6.168 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD7|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.011     ; 7.189      ;
; -6.168 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD7|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.011     ; 7.189      ;
; -6.168 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD7|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.011     ; 7.189      ;
; -6.168 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD7|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.011     ; 7.189      ;
; -6.168 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD7|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.011     ; 7.189      ;
; -6.168 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD7|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.011     ; 7.189      ;
; -6.168 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD7|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.011     ; 7.189      ;
; -6.168 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD7|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.011     ; 7.189      ;
; -6.168 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD6|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.011     ; 7.189      ;
; -6.168 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD6|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.011     ; 7.189      ;
; -6.168 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD6|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.011     ; 7.189      ;
; -6.168 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD6|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.011     ; 7.189      ;
; -6.168 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD6|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.011     ; 7.189      ;
; -6.168 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD6|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.011     ; 7.189      ;
; -6.168 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD6|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.011     ; 7.189      ;
; -6.168 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD6|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.011     ; 7.189      ;
; -6.168 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD4|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.011     ; 7.189      ;
; -6.168 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD4|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.011     ; 7.189      ;
; -6.168 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD4|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.011     ; 7.189      ;
; -6.168 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD4|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.011     ; 7.189      ;
; -6.168 ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD4|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 1.000        ; -0.011     ; 7.189      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk27'                                                                                                          ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -0.768 ; clk_div:clockzao|cnt[0]  ; clk_div:clockzao|cnt[22] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.798      ;
; -0.749 ; clk_div:clockzao|cnt[1]  ; clk_div:clockzao|cnt[22] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.779      ;
; -0.726 ; clk_div:clockzao|cnt[0]  ; clk_div:clockzao|cnt[23] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.756      ;
; -0.714 ; clk_div:clockzao|cnt[2]  ; clk_div:clockzao|cnt[22] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.744      ;
; -0.707 ; clk_div:clockzao|cnt[1]  ; clk_div:clockzao|cnt[23] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.737      ;
; -0.672 ; clk_div:clockzao|cnt[2]  ; clk_div:clockzao|cnt[23] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.702      ;
; -0.658 ; clk_div:clockzao|cnt[3]  ; clk_div:clockzao|cnt[22] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.688      ;
; -0.627 ; clk_div:clockzao|cnt[0]  ; clk_div:clockzao|cnt[18] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.657      ;
; -0.616 ; clk_div:clockzao|cnt[3]  ; clk_div:clockzao|cnt[23] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.646      ;
; -0.608 ; clk_div:clockzao|cnt[1]  ; clk_div:clockzao|cnt[18] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.638      ;
; -0.600 ; clk_div:clockzao|cnt[0]  ; clk_div:clockzao|cnt[19] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.630      ;
; -0.586 ; clk_div:clockzao|cnt[0]  ; clk_div:clockzao|cnt[16] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 1.615      ;
; -0.581 ; clk_div:clockzao|cnt[4]  ; clk_div:clockzao|cnt[22] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.611      ;
; -0.581 ; clk_div:clockzao|cnt[1]  ; clk_div:clockzao|cnt[19] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.611      ;
; -0.573 ; clk_div:clockzao|cnt[2]  ; clk_div:clockzao|cnt[18] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.603      ;
; -0.567 ; clk_div:clockzao|cnt[1]  ; clk_div:clockzao|cnt[16] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 1.596      ;
; -0.554 ; clk_div:clockzao|cnt[5]  ; clk_div:clockzao|cnt[22] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.584      ;
; -0.546 ; clk_div:clockzao|cnt[2]  ; clk_div:clockzao|cnt[19] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.576      ;
; -0.539 ; clk_div:clockzao|cnt[4]  ; clk_div:clockzao|cnt[23] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.569      ;
; -0.537 ; clk_div:clockzao|cnt[0]  ; clk_div:clockzao|ax      ; clk27        ; clk27       ; 1.000        ; -0.030     ; 1.539      ;
; -0.532 ; clk_div:clockzao|cnt[2]  ; clk_div:clockzao|cnt[16] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 1.561      ;
; -0.525 ; clk_div:clockzao|cnt[2]  ; clk_div:clockzao|ax      ; clk27        ; clk27       ; 1.000        ; -0.030     ; 1.527      ;
; -0.517 ; clk_div:clockzao|cnt[3]  ; clk_div:clockzao|cnt[18] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.547      ;
; -0.512 ; clk_div:clockzao|cnt[5]  ; clk_div:clockzao|cnt[23] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.542      ;
; -0.510 ; clk_div:clockzao|cnt[3]  ; clk_div:clockzao|ax      ; clk27        ; clk27       ; 1.000        ; -0.030     ; 1.512      ;
; -0.505 ; clk_div:clockzao|cnt[7]  ; clk_div:clockzao|ax      ; clk27        ; clk27       ; 1.000        ; -0.030     ; 1.507      ;
; -0.500 ; clk_div:clockzao|cnt[6]  ; clk_div:clockzao|cnt[22] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.530      ;
; -0.496 ; clk_div:clockzao|cnt[9]  ; clk_div:clockzao|cnt[22] ; clk27        ; clk27       ; 1.000        ; -0.001     ; 1.527      ;
; -0.492 ; clk_div:clockzao|cnt[0]  ; clk_div:clockzao|cnt[21] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.522      ;
; -0.490 ; clk_div:clockzao|cnt[3]  ; clk_div:clockzao|cnt[19] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.520      ;
; -0.476 ; clk_div:clockzao|cnt[3]  ; clk_div:clockzao|cnt[16] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 1.505      ;
; -0.475 ; clk_div:clockzao|cnt[0]  ; clk_div:clockzao|cnt[15] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 1.504      ;
; -0.474 ; clk_div:clockzao|cnt[6]  ; clk_div:clockzao|ax      ; clk27        ; clk27       ; 1.000        ; -0.030     ; 1.476      ;
; -0.473 ; clk_div:clockzao|cnt[1]  ; clk_div:clockzao|cnt[21] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.503      ;
; -0.472 ; clk_div:clockzao|cnt[1]  ; clk_div:clockzao|ax      ; clk27        ; clk27       ; 1.000        ; -0.030     ; 1.474      ;
; -0.465 ; clk_div:clockzao|cnt[0]  ; clk_div:clockzao|cnt[6]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.497      ;
; -0.462 ; clk_div:clockzao|cnt[7]  ; clk_div:clockzao|cnt[22] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.492      ;
; -0.458 ; clk_div:clockzao|cnt[6]  ; clk_div:clockzao|cnt[23] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.488      ;
; -0.457 ; clk_div:clockzao|cnt[0]  ; clk_div:clockzao|cnt[20] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.487      ;
; -0.456 ; clk_div:clockzao|cnt[1]  ; clk_div:clockzao|cnt[15] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 1.485      ;
; -0.454 ; clk_div:clockzao|cnt[9]  ; clk_div:clockzao|cnt[23] ; clk27        ; clk27       ; 1.000        ; -0.001     ; 1.485      ;
; -0.453 ; clk_div:clockzao|cnt[2]  ; clk_div:clockzao|cnt[6]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.485      ;
; -0.448 ; clk_div:clockzao|cnt[0]  ; clk_div:clockzao|cnt[12] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 1.477      ;
; -0.448 ; clk_div:clockzao|cnt[11] ; clk_div:clockzao|ax      ; clk27        ; clk27       ; 1.000        ; -0.029     ; 1.451      ;
; -0.448 ; clk_div:clockzao|cnt[4]  ; clk_div:clockzao|ax      ; clk27        ; clk27       ; 1.000        ; -0.030     ; 1.450      ;
; -0.446 ; clk_div:clockzao|cnt[7]  ; clk_div:clockzao|cnt[23] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.476      ;
; -0.443 ; clk_div:clockzao|cnt[8]  ; clk_div:clockzao|cnt[22] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.473      ;
; -0.441 ; clk_div:clockzao|cnt[0]  ; clk_div:clockzao|cnt[14] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 1.470      ;
; -0.440 ; clk_div:clockzao|cnt[4]  ; clk_div:clockzao|cnt[18] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.470      ;
; -0.438 ; clk_div:clockzao|cnt[2]  ; clk_div:clockzao|cnt[21] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.468      ;
; -0.438 ; clk_div:clockzao|cnt[1]  ; clk_div:clockzao|cnt[20] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.468      ;
; -0.438 ; clk_div:clockzao|cnt[3]  ; clk_div:clockzao|cnt[6]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.470      ;
; -0.437 ; clk_div:clockzao|cnt[10] ; clk_div:clockzao|cnt[22] ; clk27        ; clk27       ; 1.000        ; -0.001     ; 1.468      ;
; -0.433 ; clk_div:clockzao|cnt[9]  ; clk_div:clockzao|ax      ; clk27        ; clk27       ; 1.000        ; -0.029     ; 1.436      ;
; -0.433 ; clk_div:clockzao|cnt[7]  ; clk_div:clockzao|cnt[6]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.465      ;
; -0.429 ; clk_div:clockzao|cnt[1]  ; clk_div:clockzao|cnt[12] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 1.458      ;
; -0.422 ; clk_div:clockzao|cnt[1]  ; clk_div:clockzao|cnt[14] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 1.451      ;
; -0.421 ; clk_div:clockzao|cnt[2]  ; clk_div:clockzao|cnt[15] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 1.450      ;
; -0.413 ; clk_div:clockzao|cnt[5]  ; clk_div:clockzao|cnt[18] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.443      ;
; -0.413 ; clk_div:clockzao|cnt[4]  ; clk_div:clockzao|cnt[19] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.443      ;
; -0.408 ; clk_div:clockzao|cnt[0]  ; clk_div:clockzao|cnt[10] ; clk27        ; clk27       ; 1.000        ; -0.001     ; 1.439      ;
; -0.408 ; clk_div:clockzao|cnt[11] ; clk_div:clockzao|cnt[22] ; clk27        ; clk27       ; 1.000        ; -0.001     ; 1.439      ;
; -0.407 ; clk_div:clockzao|cnt[0]  ; clk_div:clockzao|cnt[9]  ; clk27        ; clk27       ; 1.000        ; -0.001     ; 1.438      ;
; -0.407 ; clk_div:clockzao|cnt[0]  ; clk_div:clockzao|cnt[11] ; clk27        ; clk27       ; 1.000        ; -0.001     ; 1.438      ;
; -0.407 ; clk_div:clockzao|cnt[0]  ; clk_div:clockzao|cnt[13] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 1.436      ;
; -0.403 ; clk_div:clockzao|cnt[2]  ; clk_div:clockzao|cnt[20] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.433      ;
; -0.402 ; clk_div:clockzao|cnt[6]  ; clk_div:clockzao|cnt[6]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.434      ;
; -0.401 ; clk_div:clockzao|cnt[8]  ; clk_div:clockzao|cnt[23] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.431      ;
; -0.400 ; clk_div:clockzao|cnt[1]  ; clk_div:clockzao|cnt[6]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.432      ;
; -0.399 ; clk_div:clockzao|cnt[4]  ; clk_div:clockzao|cnt[16] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 1.428      ;
; -0.396 ; clk_div:clockzao|cnt[0]  ; clk_div:clockzao|cnt[0]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.428      ;
; -0.396 ; clk_div:clockzao|cnt[2]  ; clk_div:clockzao|cnt[10] ; clk27        ; clk27       ; 1.000        ; -0.001     ; 1.427      ;
; -0.395 ; clk_div:clockzao|cnt[0]  ; clk_div:clockzao|cnt[5]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.427      ;
; -0.395 ; clk_div:clockzao|cnt[10] ; clk_div:clockzao|cnt[23] ; clk27        ; clk27       ; 1.000        ; -0.001     ; 1.426      ;
; -0.395 ; clk_div:clockzao|cnt[5]  ; clk_div:clockzao|ax      ; clk27        ; clk27       ; 1.000        ; -0.030     ; 1.397      ;
; -0.395 ; clk_div:clockzao|cnt[2]  ; clk_div:clockzao|cnt[9]  ; clk27        ; clk27       ; 1.000        ; -0.001     ; 1.426      ;
; -0.395 ; clk_div:clockzao|cnt[2]  ; clk_div:clockzao|cnt[11] ; clk27        ; clk27       ; 1.000        ; -0.001     ; 1.426      ;
; -0.394 ; clk_div:clockzao|cnt[2]  ; clk_div:clockzao|cnt[12] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 1.423      ;
; -0.389 ; clk_div:clockzao|cnt[11] ; clk_div:clockzao|cnt[23] ; clk27        ; clk27       ; 1.000        ; -0.001     ; 1.420      ;
; -0.388 ; clk_div:clockzao|cnt[1]  ; clk_div:clockzao|cnt[13] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 1.417      ;
; -0.387 ; clk_div:clockzao|cnt[2]  ; clk_div:clockzao|cnt[14] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 1.416      ;
; -0.386 ; clk_div:clockzao|cnt[5]  ; clk_div:clockzao|cnt[19] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.416      ;
; -0.384 ; clk_div:clockzao|cnt[2]  ; clk_div:clockzao|cnt[0]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.416      ;
; -0.383 ; clk_div:clockzao|cnt[2]  ; clk_div:clockzao|cnt[5]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.415      ;
; -0.382 ; clk_div:clockzao|cnt[8]  ; clk_div:clockzao|ax      ; clk27        ; clk27       ; 1.000        ; -0.030     ; 1.384      ;
; -0.382 ; clk_div:clockzao|cnt[3]  ; clk_div:clockzao|cnt[21] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.412      ;
; -0.381 ; clk_div:clockzao|cnt[3]  ; clk_div:clockzao|cnt[10] ; clk27        ; clk27       ; 1.000        ; -0.001     ; 1.412      ;
; -0.380 ; clk_div:clockzao|cnt[18] ; clk_div:clockzao|ax      ; clk27        ; clk27       ; 1.000        ; -0.028     ; 1.384      ;
; -0.380 ; clk_div:clockzao|cnt[3]  ; clk_div:clockzao|cnt[9]  ; clk27        ; clk27       ; 1.000        ; -0.001     ; 1.411      ;
; -0.380 ; clk_div:clockzao|cnt[3]  ; clk_div:clockzao|cnt[11] ; clk27        ; clk27       ; 1.000        ; -0.001     ; 1.411      ;
; -0.376 ; clk_div:clockzao|cnt[11] ; clk_div:clockzao|cnt[6]  ; clk27        ; clk27       ; 1.000        ; 0.001      ; 1.409      ;
; -0.376 ; clk_div:clockzao|cnt[4]  ; clk_div:clockzao|cnt[6]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.408      ;
; -0.376 ; clk_div:clockzao|cnt[7]  ; clk_div:clockzao|cnt[10] ; clk27        ; clk27       ; 1.000        ; -0.001     ; 1.407      ;
; -0.375 ; clk_div:clockzao|cnt[7]  ; clk_div:clockzao|cnt[9]  ; clk27        ; clk27       ; 1.000        ; -0.001     ; 1.406      ;
; -0.375 ; clk_div:clockzao|cnt[7]  ; clk_div:clockzao|cnt[11] ; clk27        ; clk27       ; 1.000        ; -0.001     ; 1.406      ;
; -0.373 ; clk_div:clockzao|cnt[12] ; clk_div:clockzao|ax      ; clk27        ; clk27       ; 1.000        ; -0.027     ; 1.378      ;
; -0.372 ; clk_div:clockzao|cnt[5]  ; clk_div:clockzao|cnt[16] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 1.401      ;
; -0.369 ; clk_div:clockzao|cnt[3]  ; clk_div:clockzao|cnt[0]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.401      ;
; -0.368 ; clk_div:clockzao|cnt[3]  ; clk_div:clockzao|cnt[5]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.400      ;
; -0.365 ; clk_div:clockzao|cnt[3]  ; clk_div:clockzao|cnt[15] ; clk27        ; clk27       ; 1.000        ; -0.003     ; 1.394      ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk27'                                                                                                                  ;
+--------+--------------------------+--------------------------+---------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+---------------------+-------------+--------------+------------+------------+
; -1.520 ; clk_div:clockzao|ax      ; clk_div:clockzao|ax      ; clk_div:clockzao|ax ; clk27       ; 0.000        ; 1.594      ; 0.367      ;
; -1.020 ; clk_div:clockzao|ax      ; clk_div:clockzao|ax      ; clk_div:clockzao|ax ; clk27       ; -0.500       ; 1.594      ; 0.367      ;
; 0.358  ; clk_div:clockzao|cnt[21] ; clk_div:clockzao|cnt[21] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.510      ;
; 0.360  ; clk_div:clockzao|cnt[7]  ; clk_div:clockzao|cnt[7]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; clk_div:clockzao|cnt[3]  ; clk_div:clockzao|cnt[3]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.513      ;
; 0.369  ; clk_div:clockzao|cnt[17] ; clk_div:clockzao|cnt[17] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.521      ;
; 0.371  ; clk_div:clockzao|cnt[20] ; clk_div:clockzao|cnt[20] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; clk_div:clockzao|cnt[4]  ; clk_div:clockzao|cnt[4]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.524      ;
; 0.374  ; clk_div:clockzao|cnt[8]  ; clk_div:clockzao|cnt[8]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.526      ;
; 0.376  ; clk_div:clockzao|cnt[1]  ; clk_div:clockzao|cnt[1]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; clk_div:clockzao|cnt[2]  ; clk_div:clockzao|cnt[2]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.528      ;
; 0.408  ; clk_div:clockzao|cnt[23] ; clk_div:clockzao|cnt[23] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.560      ;
; 0.424  ; clk_div:clockzao|cnt[16] ; clk_div:clockzao|cnt[12] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.576      ;
; 0.425  ; clk_div:clockzao|cnt[16] ; clk_div:clockzao|cnt[16] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.577      ;
; 0.498  ; clk_div:clockzao|cnt[7]  ; clk_div:clockzao|cnt[8]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.650      ;
; 0.500  ; clk_div:clockzao|cnt[0]  ; clk_div:clockzao|cnt[1]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.652      ;
; 0.501  ; clk_div:clockzao|cnt[6]  ; clk_div:clockzao|cnt[7]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.653      ;
; 0.511  ; clk_div:clockzao|cnt[20] ; clk_div:clockzao|cnt[21] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.663      ;
; 0.516  ; clk_div:clockzao|cnt[2]  ; clk_div:clockzao|cnt[3]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.668      ;
; 0.516  ; clk_div:clockzao|cnt[1]  ; clk_div:clockzao|cnt[2]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.668      ;
; 0.535  ; clk_div:clockzao|cnt[0]  ; clk_div:clockzao|cnt[2]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.687      ;
; 0.536  ; clk_div:clockzao|cnt[6]  ; clk_div:clockzao|cnt[8]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.688      ;
; 0.548  ; clk_div:clockzao|cnt[5]  ; clk_div:clockzao|cnt[5]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.700      ;
; 0.549  ; clk_div:clockzao|cnt[23] ; clk_div:clockzao|cnt[13] ; clk27               ; clk27       ; 0.000        ; -0.001     ; 0.700      ;
; 0.550  ; clk_div:clockzao|cnt[23] ; clk_div:clockzao|cnt[14] ; clk27               ; clk27       ; 0.000        ; -0.001     ; 0.701      ;
; 0.550  ; clk_div:clockzao|cnt[17] ; clk_div:clockzao|cnt[12] ; clk27               ; clk27       ; 0.000        ; -0.001     ; 0.701      ;
; 0.551  ; clk_div:clockzao|cnt[17] ; clk_div:clockzao|cnt[16] ; clk27               ; clk27       ; 0.000        ; -0.001     ; 0.702      ;
; 0.551  ; clk_div:clockzao|cnt[1]  ; clk_div:clockzao|cnt[3]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.703      ;
; 0.554  ; clk_div:clockzao|cnt[23] ; clk_div:clockzao|cnt[15] ; clk27               ; clk27       ; 0.000        ; -0.001     ; 0.705      ;
; 0.554  ; clk_div:clockzao|cnt[3]  ; clk_div:clockzao|cnt[4]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.706      ;
; 0.555  ; clk_div:clockzao|cnt[19] ; clk_div:clockzao|cnt[20] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.707      ;
; 0.555  ; clk_div:clockzao|cnt[5]  ; clk_div:clockzao|cnt[7]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.707      ;
; 0.570  ; clk_div:clockzao|cnt[0]  ; clk_div:clockzao|cnt[3]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.722      ;
; 0.582  ; clk_div:clockzao|cnt[4]  ; clk_div:clockzao|cnt[7]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.734      ;
; 0.590  ; clk_div:clockzao|cnt[19] ; clk_div:clockzao|cnt[21] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.742      ;
; 0.590  ; clk_div:clockzao|cnt[5]  ; clk_div:clockzao|cnt[8]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.742      ;
; 0.591  ; clk_div:clockzao|cnt[16] ; clk_div:clockzao|cnt[17] ; clk27               ; clk27       ; 0.000        ; 0.001      ; 0.744      ;
; 0.594  ; clk_div:clockzao|cnt[18] ; clk_div:clockzao|cnt[20] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.746      ;
; 0.599  ; clk_div:clockzao|cnt[19] ; clk_div:clockzao|cnt[19] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.751      ;
; 0.610  ; clk_div:clockzao|cnt[2]  ; clk_div:clockzao|cnt[4]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.762      ;
; 0.611  ; clk_div:clockzao|cnt[6]  ; clk_div:clockzao|cnt[6]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.763      ;
; 0.613  ; clk_div:clockzao|cnt[22] ; clk_div:clockzao|cnt[22] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.765      ;
; 0.613  ; clk_div:clockzao|cnt[15] ; clk_div:clockzao|cnt[17] ; clk27               ; clk27       ; 0.000        ; 0.001      ; 0.766      ;
; 0.617  ; clk_div:clockzao|cnt[4]  ; clk_div:clockzao|cnt[8]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.769      ;
; 0.629  ; clk_div:clockzao|cnt[18] ; clk_div:clockzao|cnt[21] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.781      ;
; 0.631  ; clk_div:clockzao|cnt[23] ; clk_div:clockzao|cnt[12] ; clk27               ; clk27       ; 0.000        ; -0.001     ; 0.782      ;
; 0.632  ; clk_div:clockzao|cnt[23] ; clk_div:clockzao|cnt[16] ; clk27               ; clk27       ; 0.000        ; -0.001     ; 0.783      ;
; 0.638  ; clk_div:clockzao|cnt[17] ; clk_div:clockzao|cnt[20] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.790      ;
; 0.639  ; clk_div:clockzao|cnt[23] ; clk_div:clockzao|cnt[18] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.791      ;
; 0.645  ; clk_div:clockzao|cnt[1]  ; clk_div:clockzao|cnt[4]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.797      ;
; 0.646  ; clk_div:clockzao|cnt[16] ; clk_div:clockzao|cnt[22] ; clk27               ; clk27       ; 0.000        ; 0.001      ; 0.799      ;
; 0.647  ; clk_div:clockzao|cnt[16] ; clk_div:clockzao|cnt[23] ; clk27               ; clk27       ; 0.000        ; 0.001      ; 0.800      ;
; 0.647  ; clk_div:clockzao|cnt[16] ; clk_div:clockzao|cnt[13] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.799      ;
; 0.647  ; clk_div:clockzao|cnt[16] ; clk_div:clockzao|cnt[14] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.799      ;
; 0.647  ; clk_div:clockzao|cnt[16] ; clk_div:clockzao|cnt[19] ; clk27               ; clk27       ; 0.000        ; 0.001      ; 0.800      ;
; 0.648  ; clk_div:clockzao|cnt[16] ; clk_div:clockzao|cnt[15] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.800      ;
; 0.648  ; clk_div:clockzao|cnt[14] ; clk_div:clockzao|cnt[17] ; clk27               ; clk27       ; 0.000        ; 0.001      ; 0.801      ;
; 0.650  ; clk_div:clockzao|cnt[0]  ; clk_div:clockzao|cnt[0]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.802      ;
; 0.650  ; clk_div:clockzao|cnt[16] ; clk_div:clockzao|cnt[18] ; clk27               ; clk27       ; 0.000        ; 0.001      ; 0.803      ;
; 0.659  ; clk_div:clockzao|cnt[3]  ; clk_div:clockzao|cnt[7]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.811      ;
; 0.661  ; clk_div:clockzao|cnt[18] ; clk_div:clockzao|cnt[18] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.813      ;
; 0.664  ; clk_div:clockzao|cnt[0]  ; clk_div:clockzao|cnt[4]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.816      ;
; 0.673  ; clk_div:clockzao|cnt[17] ; clk_div:clockzao|cnt[21] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.825      ;
; 0.674  ; clk_div:clockzao|cnt[21] ; clk_div:clockzao|cnt[13] ; clk27               ; clk27       ; 0.000        ; -0.001     ; 0.825      ;
; 0.675  ; clk_div:clockzao|cnt[21] ; clk_div:clockzao|cnt[14] ; clk27               ; clk27       ; 0.000        ; -0.001     ; 0.826      ;
; 0.676  ; clk_div:clockzao|cnt[22] ; clk_div:clockzao|cnt[23] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.828      ;
; 0.679  ; clk_div:clockzao|cnt[21] ; clk_div:clockzao|cnt[15] ; clk27               ; clk27       ; 0.000        ; -0.001     ; 0.830      ;
; 0.680  ; clk_div:clockzao|cnt[4]  ; clk_div:clockzao|cnt[5]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.832      ;
; 0.686  ; clk_div:clockzao|cnt[10] ; clk_div:clockzao|cnt[10] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.838      ;
; 0.690  ; clk_div:clockzao|cnt[11] ; clk_div:clockzao|cnt[11] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.842      ;
; 0.690  ; clk_div:clockzao|cnt[15] ; clk_div:clockzao|cnt[15] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.842      ;
; 0.691  ; clk_div:clockzao|cnt[20] ; clk_div:clockzao|cnt[13] ; clk27               ; clk27       ; 0.000        ; -0.001     ; 0.842      ;
; 0.692  ; clk_div:clockzao|cnt[20] ; clk_div:clockzao|cnt[14] ; clk27               ; clk27       ; 0.000        ; -0.001     ; 0.843      ;
; 0.693  ; clk_div:clockzao|cnt[14] ; clk_div:clockzao|cnt[14] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.845      ;
; 0.694  ; clk_div:clockzao|cnt[3]  ; clk_div:clockzao|cnt[8]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.846      ;
; 0.695  ; clk_div:clockzao|cnt[21] ; clk_div:clockzao|cnt[23] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.847      ;
; 0.696  ; clk_div:clockzao|cnt[20] ; clk_div:clockzao|cnt[15] ; clk27               ; clk27       ; 0.000        ; -0.001     ; 0.847      ;
; 0.696  ; clk_div:clockzao|cnt[13] ; clk_div:clockzao|cnt[17] ; clk27               ; clk27       ; 0.000        ; 0.001      ; 0.849      ;
; 0.697  ; clk_div:clockzao|cnt[19] ; clk_div:clockzao|cnt[12] ; clk27               ; clk27       ; 0.000        ; -0.001     ; 0.848      ;
; 0.697  ; clk_div:clockzao|cnt[23] ; clk_div:clockzao|cnt[6]  ; clk27               ; clk27       ; 0.000        ; 0.002      ; 0.851      ;
; 0.697  ; clk_div:clockzao|cnt[23] ; clk_div:clockzao|cnt[0]  ; clk27               ; clk27       ; 0.000        ; 0.002      ; 0.851      ;
; 0.698  ; clk_div:clockzao|cnt[19] ; clk_div:clockzao|cnt[16] ; clk27               ; clk27       ; 0.000        ; -0.001     ; 0.849      ;
; 0.707  ; clk_div:clockzao|cnt[13] ; clk_div:clockzao|cnt[13] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.859      ;
; 0.715  ; clk_div:clockzao|cnt[2]  ; clk_div:clockzao|cnt[7]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.867      ;
; 0.717  ; clk_div:clockzao|cnt[23] ; clk_div:clockzao|cnt[22] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.869      ;
; 0.718  ; clk_div:clockzao|cnt[23] ; clk_div:clockzao|cnt[19] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.870      ;
; 0.726  ; clk_div:clockzao|cnt[22] ; clk_div:clockzao|cnt[13] ; clk27               ; clk27       ; 0.000        ; -0.001     ; 0.877      ;
; 0.727  ; clk_div:clockzao|cnt[22] ; clk_div:clockzao|cnt[14] ; clk27               ; clk27       ; 0.000        ; -0.001     ; 0.878      ;
; 0.730  ; clk_div:clockzao|cnt[12] ; clk_div:clockzao|cnt[17] ; clk27               ; clk27       ; 0.000        ; 0.001      ; 0.883      ;
; 0.731  ; clk_div:clockzao|cnt[22] ; clk_div:clockzao|cnt[15] ; clk27               ; clk27       ; 0.000        ; -0.001     ; 0.882      ;
; 0.737  ; clk_div:clockzao|cnt[18] ; clk_div:clockzao|cnt[19] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.889      ;
; 0.737  ; clk_div:clockzao|cnt[21] ; clk_div:clockzao|cnt[22] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.889      ;
; 0.742  ; clk_div:clockzao|cnt[18] ; clk_div:clockzao|cnt[12] ; clk27               ; clk27       ; 0.000        ; -0.001     ; 0.893      ;
; 0.743  ; clk_div:clockzao|cnt[18] ; clk_div:clockzao|cnt[16] ; clk27               ; clk27       ; 0.000        ; -0.001     ; 0.894      ;
; 0.745  ; clk_div:clockzao|cnt[20] ; clk_div:clockzao|cnt[23] ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.897      ;
; 0.750  ; clk_div:clockzao|cnt[2]  ; clk_div:clockzao|cnt[8]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.902      ;
; 0.750  ; clk_div:clockzao|cnt[1]  ; clk_div:clockzao|cnt[7]  ; clk27               ; clk27       ; 0.000        ; 0.000      ; 0.902      ;
; 0.753  ; clk_div:clockzao|cnt[16] ; clk_div:clockzao|cnt[11] ; clk27               ; clk27       ; 0.000        ; 0.002      ; 0.907      ;
; 0.754  ; clk_div:clockzao|cnt[16] ; clk_div:clockzao|cnt[10] ; clk27               ; clk27       ; 0.000        ; 0.002      ; 0.908      ;
; 0.755  ; clk_div:clockzao|cnt[16] ; clk_div:clockzao|cnt[20] ; clk27               ; clk27       ; 0.000        ; 0.001      ; 0.908      ;
+--------+--------------------------+--------------------------+---------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:clockzao|ax'                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.215 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD0|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD0|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD1|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD1|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD2|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD2|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD3|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD3|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD4|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD4|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD5|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD5|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD6|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD6|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD7|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD7|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.325 ; controller:controller_pm|mde:mde_pm|y_present.e4                                            ; controller:controller_pm|mde:mde_pm|y_present.e5                                                          ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.477      ;
; 0.330 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD1|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD2|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.482      ;
; 0.362 ; controller:controller_pm|mde:mde_pm|y_present.e8                                            ; controller:controller_pm|mde:mde_pm|y_present.e1                                                          ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.514      ;
; 0.381 ; controller:controller_pm|mde:mde_pm|y_present.inicio                                        ; controller:controller_pm|mde:mde_pm|y_present.inicio2                                                     ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.001      ; 0.534      ;
; 0.391 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.543      ;
; 0.394 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD5|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD6|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.546      ;
; 0.399 ; controller:controller_pm|mde:mde_pm|y_present.e3                                            ; controller:controller_pm|mde:mde_pm|y_present.e4                                                          ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.551      ;
; 0.451 ; controller:controller_pm|mde:mde_pm|y_present.e6                                            ; controller:controller_pm|mde:mde_pm|y_present.e7                                                          ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.603      ;
; 0.457 ; controller:controller_pm|mde:mde_pm|y_present.e5                                            ; controller:controller_pm|mde:mde_pm|y_present.e6                                                          ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.609      ;
; 0.459 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.611      ;
; 0.462 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD3|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD4|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.614      ;
; 0.489 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD0|qS                                    ; controller:controller_pm|mde:mde_pm|y_present.e5                                                          ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.008     ; 0.633      ;
; 0.524 ; controller:controller_pm|mde:mde_pm|y_present.e7                                            ; controller:controller_pm|mde:mde_pm|y_present.e8                                                          ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.676      ;
; 0.528 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD5|qS                                    ; controller:controller_pm|mde:mde_pm|y_present.e4                                                          ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.008     ; 0.672      ;
; 0.532 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD2|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD3|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.684      ;
; 0.534 ; controller:controller_pm|mde:mde_pm|y_present.e0                                            ; controller:controller_pm|mde:mde_pm|y_present.e1                                                          ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.006      ; 0.692      ;
; 0.535 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS                                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.687      ;
; 0.538 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD2|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD4|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.690      ;
; 0.561 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.713      ;
; 0.569 ; controller:controller_pm|mde:mde_pm|y_present.e2                                            ; controller:controller_pm|mde:mde_pm|y_present.e3                                                          ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.008     ; 0.713      ;
; 0.581 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD0|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD2|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.011      ; 0.744      ;
; 0.583 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD0|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD1|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.011      ; 0.746      ;
; 0.597 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.749      ;
; 0.610 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD1|qS                                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD5|qS                               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.001     ; 0.761      ;
; 0.610 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD6|qS                                    ; controller:controller_pm|mde:mde_pm|y_present.e4                                                          ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.008     ; 0.754      ;
; 0.615 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.767      ;
; 0.624 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS                                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.776      ;
; 0.630 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD4|qS                                   ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.011      ; 0.779      ;
; 0.637 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD5|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD7|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.789      ;
; 0.644 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD0|qS                                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD2|qS                               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.002     ; 0.794      ;
; 0.644 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.796      ;
; 0.649 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD0|qS                                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD3|qS                               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.002     ; 0.799      ;
; 0.653 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD7|qS                                    ; controller:controller_pm|mde:mde_pm|y_present.e4                                                          ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.008     ; 0.797      ;
; 0.654 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD0|qS                                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD0|qS                               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.002     ; 0.804      ;
; 0.654 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD0|qS                                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD6|qS                               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.002     ; 0.804      ;
; 0.662 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS                                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.814      ;
; 0.672 ; controller:controller_pm|mde:mde_pm|y_present.e5                                            ; controller:controller_pm|mde:mde_pm|y_present.e0                                                          ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.006     ; 0.818      ;
; 0.673 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.825      ;
; 0.676 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD4|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD6|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.828      ;
; 0.679 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD4|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD5|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.831      ;
; 0.689 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD6|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD7|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.841      ;
; 0.691 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD5|qS                                    ; controller:controller_pm|mde:mde_pm|y_present.e8                                                          ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.008     ; 0.835      ;
; 0.702 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.854      ;
; 0.703 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.855      ;
; 0.704 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD0|qS                                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD5|qS                               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.001     ; 0.855      ;
; 0.705 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                                ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.010      ; 0.853      ;
; 0.712 ; controller:controller_pm|mde:mde_pm|y_present.e1                                            ; controller:controller_pm|mde:mde_pm|y_present.e2                                                          ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.008      ; 0.872      ;
; 0.724 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                                ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.010      ; 0.872      ;
; 0.730 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS                                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.882      ;
; 0.741 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD0|qS                                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD7|qS                               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.014      ; 0.907      ;
; 0.749 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD1|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD3|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.901      ;
; 0.751 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD0|qS                                   ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.011      ; 0.900      ;
; 0.755 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD1|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD4|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.907      ;
; 0.758 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.910      ;
; 0.759 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD1|qS                                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD1|qS                               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.002     ; 0.909      ;
; 0.760 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD4|qS                                    ; controller:controller_pm|mde:mde_pm|y_present.e4                                                          ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.008     ; 0.904      ;
; 0.761 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD3|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD6|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.913      ;
; 0.762 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD1|qS                                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD4|qS                               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.002     ; 0.912      ;
; 0.762 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.914      ;
; 0.763 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD2|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD6|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.915      ;
; 0.764 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD3|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD5|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.916      ;
; 0.766 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD2|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD5|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.918      ;
; 0.772 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD0|qS ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.020      ; 0.930      ;
; 0.773 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD7|qS                                    ; controller:controller_pm|mde:mde_pm|y_present.e0                                                          ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.014     ; 0.911      ;
; 0.777 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD0|qS                                    ; controller:controller_pm|mde:mde_pm|y_present.e4                                                          ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.008     ; 0.921      ;
; 0.783 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.935      ;
; 0.788 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.940      ;
; 0.788 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD0|qS                                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD1|qS                               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.002     ; 0.938      ;
; 0.790 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD0|qS                                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD4|qS                               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.002     ; 0.940      ;
; 0.794 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD3|qS                                   ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.011      ; 0.943      ;
; 0.796 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD0|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD3|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.011      ; 0.959      ;
; 0.799 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD1|qS                                   ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.011      ; 0.948      ;
; 0.802 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD0|qS ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD4|qS               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.011      ; 0.965      ;
; 0.813 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD1|qS                                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD7|qS                               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.014      ; 0.979      ;
; 0.818 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD1|qS                                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD3|qS                               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.002     ; 0.968      ;
; 0.819 ; controller:controller_pm|mde:mde_pm|y_present.e3                                            ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.016      ; 0.973      ;
; 0.822 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD1|qS                                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD2|qS                               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.002     ; 0.972      ;
; 0.823 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD1|qS                                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD0|qS                               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.002     ; 0.973      ;
; 0.823 ; datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD1|qS                                  ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD6|qS                               ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.002     ; 0.973      ;
; 0.843 ; controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD3|qS ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.009      ; 0.990      ;
; 0.844 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS                                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 0.996      ;
; 0.848 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD5|qS                                    ; controller:controller_pm|mde:mde_pm|y_present.e7                                                          ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.008     ; 0.992      ;
; 0.856 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                                ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.010      ; 1.004      ;
; 0.861 ; datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD5|qS                 ; datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD5|qS                                                 ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.001     ; 1.012      ;
; 0.868 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD3|qS                                    ; controller:controller_pm|mde:mde_pm|y_present.e4                                                          ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.008     ; 1.012      ;
; 0.876 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 1.028      ;
; 0.878 ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                                ; controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                                              ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; 0.000      ; 1.030      ;
; 0.897 ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD1|qS                                    ; controller:controller_pm|mde:mde_pm|y_present.e4                                                          ; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 0.000        ; -0.008     ; 1.041      ;
+-------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:clockzao|ax'                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~portb_memory_reg0  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:clockzao|ax ; Rise       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD0|qS                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:clockzao|ax ; Rise       ; controller:controller_pm|Registrador8Bits:ir|FFD:FFD0|qS                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk27'                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk27 ; Rise       ; clk27                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|ax      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|ax      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|cnt[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|cnt[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|cnt[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|cnt[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|cnt[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|cnt[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|cnt[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|cnt[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|cnt[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|cnt[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|cnt[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|cnt[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|cnt[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|cnt[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|cnt[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|cnt[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|cnt[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|cnt[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|cnt[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|cnt[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|cnt[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|cnt[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|cnt[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|cnt[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|cnt[20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|cnt[20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|cnt[21] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|cnt[21] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|cnt[22] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|cnt[22] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|cnt[23] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|cnt[23] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|cnt[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|cnt[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|cnt[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|cnt[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|cnt[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|cnt[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|cnt[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|cnt[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|cnt[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|cnt[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|cnt[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|cnt[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|cnt[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|cnt[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; clk_div:clockzao|cnt[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_div:clockzao|cnt[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk27|combout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk27|combout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk27~clkctrl|inclk[0]   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk27~clkctrl|inclk[0]   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk27~clkctrl|outclk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk27~clkctrl|outclk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clockzao|ax|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clockzao|ax|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clockzao|cnt[0]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clockzao|cnt[0]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clockzao|cnt[10]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clockzao|cnt[10]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clockzao|cnt[11]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clockzao|cnt[11]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clockzao|cnt[12]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clockzao|cnt[12]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clockzao|cnt[13]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clockzao|cnt[13]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clockzao|cnt[14]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clockzao|cnt[14]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clockzao|cnt[15]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clockzao|cnt[15]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clockzao|cnt[16]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clockzao|cnt[16]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clockzao|cnt[17]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clockzao|cnt[17]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clockzao|cnt[18]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clockzao|cnt[18]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clockzao|cnt[19]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clockzao|cnt[19]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clockzao|cnt[1]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clockzao|cnt[1]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clockzao|cnt[20]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clockzao|cnt[20]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clockzao|cnt[21]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clockzao|cnt[21]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clockzao|cnt[22]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clockzao|cnt[22]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clockzao|cnt[23]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clockzao|cnt[23]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clockzao|cnt[2]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clockzao|cnt[2]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clockzao|cnt[3]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clockzao|cnt[3]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clockzao|cnt[4]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clockzao|cnt[4]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clockzao|cnt[5]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clockzao|cnt[5]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clockzao|cnt[6]|clk      ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------+


+--------------------------------------------------------------------------------------+
; Setup Times                                                                          ;
+-----------+---------------------+--------+--------+------------+---------------------+
; Data Port ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+-----------+---------------------+--------+--------+------------+---------------------+
; sw[*]     ; clk_div:clockzao|ax ; 0.019  ; 0.019  ; Rise       ; clk_div:clockzao|ax ;
;  sw[0]    ; clk_div:clockzao|ax ; -0.541 ; -0.541 ; Rise       ; clk_div:clockzao|ax ;
;  sw[1]    ; clk_div:clockzao|ax ; -0.572 ; -0.572 ; Rise       ; clk_div:clockzao|ax ;
;  sw[2]    ; clk_div:clockzao|ax ; -0.593 ; -0.593 ; Rise       ; clk_div:clockzao|ax ;
;  sw[3]    ; clk_div:clockzao|ax ; -0.147 ; -0.147 ; Rise       ; clk_div:clockzao|ax ;
;  sw[4]    ; clk_div:clockzao|ax ; -0.041 ; -0.041 ; Rise       ; clk_div:clockzao|ax ;
;  sw[5]    ; clk_div:clockzao|ax ; 0.019  ; 0.019  ; Rise       ; clk_div:clockzao|ax ;
;  sw[6]    ; clk_div:clockzao|ax ; -0.017 ; -0.017 ; Rise       ; clk_div:clockzao|ax ;
;  sw[7]    ; clk_div:clockzao|ax ; -0.431 ; -0.431 ; Rise       ; clk_div:clockzao|ax ;
+-----------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------+
; Hold Times                                                                         ;
+-----------+---------------------+-------+-------+------------+---------------------+
; Data Port ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+-----------+---------------------+-------+-------+------------+---------------------+
; sw[*]     ; clk_div:clockzao|ax ; 0.732 ; 0.732 ; Rise       ; clk_div:clockzao|ax ;
;  sw[0]    ; clk_div:clockzao|ax ; 0.680 ; 0.680 ; Rise       ; clk_div:clockzao|ax ;
;  sw[1]    ; clk_div:clockzao|ax ; 0.711 ; 0.711 ; Rise       ; clk_div:clockzao|ax ;
;  sw[2]    ; clk_div:clockzao|ax ; 0.732 ; 0.732 ; Rise       ; clk_div:clockzao|ax ;
;  sw[3]    ; clk_div:clockzao|ax ; 0.286 ; 0.286 ; Rise       ; clk_div:clockzao|ax ;
;  sw[4]    ; clk_div:clockzao|ax ; 0.180 ; 0.180 ; Rise       ; clk_div:clockzao|ax ;
;  sw[5]    ; clk_div:clockzao|ax ; 0.120 ; 0.120 ; Rise       ; clk_div:clockzao|ax ;
;  sw[6]    ; clk_div:clockzao|ax ; 0.156 ; 0.156 ; Rise       ; clk_div:clockzao|ax ;
;  sw[7]    ; clk_div:clockzao|ax ; 0.570 ; 0.570 ; Rise       ; clk_div:clockzao|ax ;
+-----------+---------------------+-------+-------+------------+---------------------+


+-------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                     ;
+----------------+---------------------+--------+--------+------------+---------------------+
; Data Port      ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+----------------+---------------------+--------+--------+------------+---------------------+
; A[*]           ; clk_div:clockzao|ax ; 4.516  ; 4.516  ; Rise       ; clk_div:clockzao|ax ;
;  A[0]          ; clk_div:clockzao|ax ; 4.223  ; 4.223  ; Rise       ; clk_div:clockzao|ax ;
;  A[1]          ; clk_div:clockzao|ax ; 4.448  ; 4.448  ; Rise       ; clk_div:clockzao|ax ;
;  A[2]          ; clk_div:clockzao|ax ; 4.456  ; 4.456  ; Rise       ; clk_div:clockzao|ax ;
;  A[3]          ; clk_div:clockzao|ax ; 4.211  ; 4.211  ; Rise       ; clk_div:clockzao|ax ;
;  A[4]          ; clk_div:clockzao|ax ; 4.352  ; 4.352  ; Rise       ; clk_div:clockzao|ax ;
;  A[5]          ; clk_div:clockzao|ax ; 4.355  ; 4.355  ; Rise       ; clk_div:clockzao|ax ;
;  A[6]          ; clk_div:clockzao|ax ; 4.260  ; 4.260  ; Rise       ; clk_div:clockzao|ax ;
;  A[7]          ; clk_div:clockzao|ax ; 4.516  ; 4.516  ; Rise       ; clk_div:clockzao|ax ;
; B[*]           ; clk_div:clockzao|ax ; 4.550  ; 4.550  ; Rise       ; clk_div:clockzao|ax ;
;  B[0]          ; clk_div:clockzao|ax ; 4.396  ; 4.396  ; Rise       ; clk_div:clockzao|ax ;
;  B[1]          ; clk_div:clockzao|ax ; 4.343  ; 4.343  ; Rise       ; clk_div:clockzao|ax ;
;  B[2]          ; clk_div:clockzao|ax ; 4.326  ; 4.326  ; Rise       ; clk_div:clockzao|ax ;
;  B[3]          ; clk_div:clockzao|ax ; 4.408  ; 4.408  ; Rise       ; clk_div:clockzao|ax ;
;  B[4]          ; clk_div:clockzao|ax ; 4.167  ; 4.167  ; Rise       ; clk_div:clockzao|ax ;
;  B[5]          ; clk_div:clockzao|ax ; 4.186  ; 4.186  ; Rise       ; clk_div:clockzao|ax ;
;  B[6]          ; clk_div:clockzao|ax ; 4.269  ; 4.269  ; Rise       ; clk_div:clockzao|ax ;
;  B[7]          ; clk_div:clockzao|ax ; 4.550  ; 4.550  ; Rise       ; clk_div:clockzao|ax ;
; C[*]           ; clk_div:clockzao|ax ; 4.607  ; 4.607  ; Rise       ; clk_div:clockzao|ax ;
;  C[0]          ; clk_div:clockzao|ax ; 4.341  ; 4.341  ; Rise       ; clk_div:clockzao|ax ;
;  C[1]          ; clk_div:clockzao|ax ; 4.437  ; 4.437  ; Rise       ; clk_div:clockzao|ax ;
;  C[2]          ; clk_div:clockzao|ax ; 4.178  ; 4.178  ; Rise       ; clk_div:clockzao|ax ;
;  C[3]          ; clk_div:clockzao|ax ; 4.400  ; 4.400  ; Rise       ; clk_div:clockzao|ax ;
;  C[4]          ; clk_div:clockzao|ax ; 4.234  ; 4.234  ; Rise       ; clk_div:clockzao|ax ;
;  C[5]          ; clk_div:clockzao|ax ; 4.198  ; 4.198  ; Rise       ; clk_div:clockzao|ax ;
;  C[6]          ; clk_div:clockzao|ax ; 4.293  ; 4.293  ; Rise       ; clk_div:clockzao|ax ;
;  C[7]          ; clk_div:clockzao|ax ; 4.607  ; 4.607  ; Rise       ; clk_div:clockzao|ax ;
; D[*]           ; clk_div:clockzao|ax ; 4.393  ; 4.393  ; Rise       ; clk_div:clockzao|ax ;
;  D[0]          ; clk_div:clockzao|ax ; 4.305  ; 4.305  ; Rise       ; clk_div:clockzao|ax ;
;  D[1]          ; clk_div:clockzao|ax ; 4.328  ; 4.328  ; Rise       ; clk_div:clockzao|ax ;
;  D[2]          ; clk_div:clockzao|ax ; 4.303  ; 4.303  ; Rise       ; clk_div:clockzao|ax ;
;  D[3]          ; clk_div:clockzao|ax ; 4.284  ; 4.284  ; Rise       ; clk_div:clockzao|ax ;
;  D[4]          ; clk_div:clockzao|ax ; 4.094  ; 4.094  ; Rise       ; clk_div:clockzao|ax ;
;  D[5]          ; clk_div:clockzao|ax ; 4.153  ; 4.153  ; Rise       ; clk_div:clockzao|ax ;
;  D[6]          ; clk_div:clockzao|ax ; 4.393  ; 4.393  ; Rise       ; clk_div:clockzao|ax ;
;  D[7]          ; clk_div:clockzao|ax ; 4.334  ; 4.334  ; Rise       ; clk_div:clockzao|ax ;
; Ld_IR          ; clk_div:clockzao|ax ; 4.859  ; 4.859  ; Rise       ; clk_div:clockzao|ax ;
; Ld_PC          ; clk_div:clockzao|ax ; 10.631 ; 10.631 ; Rise       ; clk_div:clockzao|ax ;
; Ld_mar_ABCD    ; clk_div:clockzao|ax ; 5.757  ; 5.757  ; Rise       ; clk_div:clockzao|ax ;
; Wr_ABCD        ; clk_div:clockzao|ax ; 6.301  ; 6.301  ; Rise       ; clk_div:clockzao|ax ;
; entrada2[*]    ; clk_div:clockzao|ax ; 4.651  ; 4.651  ; Rise       ; clk_div:clockzao|ax ;
;  entrada2[0]   ; clk_div:clockzao|ax ; 4.479  ; 4.479  ; Rise       ; clk_div:clockzao|ax ;
;  entrada2[1]   ; clk_div:clockzao|ax ; 4.366  ; 4.366  ; Rise       ; clk_div:clockzao|ax ;
;  entrada2[2]   ; clk_div:clockzao|ax ; 4.278  ; 4.278  ; Rise       ; clk_div:clockzao|ax ;
;  entrada2[3]   ; clk_div:clockzao|ax ; 4.446  ; 4.446  ; Rise       ; clk_div:clockzao|ax ;
;  entrada2[4]   ; clk_div:clockzao|ax ; 4.303  ; 4.303  ; Rise       ; clk_div:clockzao|ax ;
;  entrada2[5]   ; clk_div:clockzao|ax ; 4.651  ; 4.651  ; Rise       ; clk_div:clockzao|ax ;
;  entrada2[6]   ; clk_div:clockzao|ax ; 4.410  ; 4.410  ; Rise       ; clk_div:clockzao|ax ;
;  entrada2[7]   ; clk_div:clockzao|ax ; 4.597  ; 4.597  ; Rise       ; clk_div:clockzao|ax ;
; opcode[*]      ; clk_div:clockzao|ax ; 4.472  ; 4.472  ; Rise       ; clk_div:clockzao|ax ;
;  opcode[0]     ; clk_div:clockzao|ax ; 4.296  ; 4.296  ; Rise       ; clk_div:clockzao|ax ;
;  opcode[1]     ; clk_div:clockzao|ax ; 4.181  ; 4.181  ; Rise       ; clk_div:clockzao|ax ;
;  opcode[2]     ; clk_div:clockzao|ax ; 4.472  ; 4.472  ; Rise       ; clk_div:clockzao|ax ;
;  opcode[3]     ; clk_div:clockzao|ax ; 4.450  ; 4.450  ; Rise       ; clk_div:clockzao|ax ;
;  opcode[4]     ; clk_div:clockzao|ax ; 4.386  ; 4.386  ; Rise       ; clk_div:clockzao|ax ;
;  opcode[5]     ; clk_div:clockzao|ax ; 4.372  ; 4.372  ; Rise       ; clk_div:clockzao|ax ;
;  opcode[6]     ; clk_div:clockzao|ax ; 4.271  ; 4.271  ; Rise       ; clk_div:clockzao|ax ;
;  opcode[7]     ; clk_div:clockzao|ax ; 4.326  ; 4.326  ; Rise       ; clk_div:clockzao|ax ;
; out0[*]        ; clk_div:clockzao|ax ; 9.853  ; 9.853  ; Rise       ; clk_div:clockzao|ax ;
;  out0[0]       ; clk_div:clockzao|ax ; 8.957  ; 8.957  ; Rise       ; clk_div:clockzao|ax ;
;  out0[1]       ; clk_div:clockzao|ax ; 8.848  ; 8.848  ; Rise       ; clk_div:clockzao|ax ;
;  out0[2]       ; clk_div:clockzao|ax ; 9.853  ; 9.853  ; Rise       ; clk_div:clockzao|ax ;
;  out0[3]       ; clk_div:clockzao|ax ; 9.740  ; 9.740  ; Rise       ; clk_div:clockzao|ax ;
;  out0[4]       ; clk_div:clockzao|ax ; 8.945  ; 8.945  ; Rise       ; clk_div:clockzao|ax ;
;  out0[5]       ; clk_div:clockzao|ax ; 9.596  ; 9.596  ; Rise       ; clk_div:clockzao|ax ;
;  out0[6]       ; clk_div:clockzao|ax ; 8.482  ; 8.482  ; Rise       ; clk_div:clockzao|ax ;
; out1[*]        ; clk_div:clockzao|ax ; 9.296  ; 9.296  ; Rise       ; clk_div:clockzao|ax ;
;  out1[0]       ; clk_div:clockzao|ax ; 9.087  ; 9.087  ; Rise       ; clk_div:clockzao|ax ;
;  out1[1]       ; clk_div:clockzao|ax ; 8.358  ; 8.358  ; Rise       ; clk_div:clockzao|ax ;
;  out1[2]       ; clk_div:clockzao|ax ; 8.988  ; 8.988  ; Rise       ; clk_div:clockzao|ax ;
;  out1[3]       ; clk_div:clockzao|ax ; 9.264  ; 9.264  ; Rise       ; clk_div:clockzao|ax ;
;  out1[4]       ; clk_div:clockzao|ax ; 8.053  ; 8.053  ; Rise       ; clk_div:clockzao|ax ;
;  out1[5]       ; clk_div:clockzao|ax ; 9.296  ; 9.296  ; Rise       ; clk_div:clockzao|ax ;
;  out1[6]       ; clk_div:clockzao|ax ; 8.066  ; 8.066  ; Rise       ; clk_div:clockzao|ax ;
; out2[*]        ; clk_div:clockzao|ax ; 7.395  ; 7.395  ; Rise       ; clk_div:clockzao|ax ;
;  out2[0]       ; clk_div:clockzao|ax ; 7.380  ; 7.380  ; Rise       ; clk_div:clockzao|ax ;
;  out2[2]       ; clk_div:clockzao|ax ; 7.074  ; 7.074  ; Rise       ; clk_div:clockzao|ax ;
;  out2[3]       ; clk_div:clockzao|ax ; 7.395  ; 7.395  ; Rise       ; clk_div:clockzao|ax ;
;  out2[4]       ; clk_div:clockzao|ax ; 7.366  ; 7.366  ; Rise       ; clk_div:clockzao|ax ;
;  out2[5]       ; clk_div:clockzao|ax ; 7.051  ; 7.051  ; Rise       ; clk_div:clockzao|ax ;
;  out2[6]       ; clk_div:clockzao|ax ; 7.126  ; 7.126  ; Rise       ; clk_div:clockzao|ax ;
; pc[*]          ; clk_div:clockzao|ax ; 4.152  ; 4.152  ; Rise       ; clk_div:clockzao|ax ;
;  pc[0]         ; clk_div:clockzao|ax ; 3.948  ; 3.948  ; Rise       ; clk_div:clockzao|ax ;
;  pc[1]         ; clk_div:clockzao|ax ; 4.152  ; 4.152  ; Rise       ; clk_div:clockzao|ax ;
;  pc[2]         ; clk_div:clockzao|ax ; 3.976  ; 3.976  ; Rise       ; clk_div:clockzao|ax ;
;  pc[3]         ; clk_div:clockzao|ax ; 4.144  ; 4.144  ; Rise       ; clk_div:clockzao|ax ;
;  pc[4]         ; clk_div:clockzao|ax ; 4.076  ; 4.076  ; Rise       ; clk_div:clockzao|ax ;
;  pc[5]         ; clk_div:clockzao|ax ; 4.125  ; 4.125  ; Rise       ; clk_div:clockzao|ax ;
;  pc[6]         ; clk_div:clockzao|ax ; 3.982  ; 3.982  ; Rise       ; clk_div:clockzao|ax ;
;  pc[7]         ; clk_div:clockzao|ax ; 3.978  ; 3.978  ; Rise       ; clk_div:clockzao|ax ;
; ram_out[*]     ; clk_div:clockzao|ax ; 6.259  ; 6.259  ; Rise       ; clk_div:clockzao|ax ;
;  ram_out[0]    ; clk_div:clockzao|ax ; 6.079  ; 6.079  ; Rise       ; clk_div:clockzao|ax ;
;  ram_out[1]    ; clk_div:clockzao|ax ; 6.075  ; 6.075  ; Rise       ; clk_div:clockzao|ax ;
;  ram_out[2]    ; clk_div:clockzao|ax ; 6.125  ; 6.125  ; Rise       ; clk_div:clockzao|ax ;
;  ram_out[3]    ; clk_div:clockzao|ax ; 6.113  ; 6.113  ; Rise       ; clk_div:clockzao|ax ;
;  ram_out[4]    ; clk_div:clockzao|ax ; 6.082  ; 6.082  ; Rise       ; clk_div:clockzao|ax ;
;  ram_out[5]    ; clk_div:clockzao|ax ; 6.259  ; 6.259  ; Rise       ; clk_div:clockzao|ax ;
;  ram_out[6]    ; clk_div:clockzao|ax ; 6.240  ; 6.240  ; Rise       ; clk_div:clockzao|ax ;
;  ram_out[7]    ; clk_div:clockzao|ax ; 6.174  ; 6.174  ; Rise       ; clk_div:clockzao|ax ;
; write_data[*]  ; clk_div:clockzao|ax ; 10.241 ; 10.241 ; Rise       ; clk_div:clockzao|ax ;
;  write_data[0] ; clk_div:clockzao|ax ; 9.337  ; 9.337  ; Rise       ; clk_div:clockzao|ax ;
;  write_data[1] ; clk_div:clockzao|ax ; 9.662  ; 9.662  ; Rise       ; clk_div:clockzao|ax ;
;  write_data[2] ; clk_div:clockzao|ax ; 9.522  ; 9.522  ; Rise       ; clk_div:clockzao|ax ;
;  write_data[3] ; clk_div:clockzao|ax ; 10.133 ; 10.133 ; Rise       ; clk_div:clockzao|ax ;
;  write_data[4] ; clk_div:clockzao|ax ; 9.640  ; 9.640  ; Rise       ; clk_div:clockzao|ax ;
;  write_data[5] ; clk_div:clockzao|ax ; 9.597  ; 9.597  ; Rise       ; clk_div:clockzao|ax ;
;  write_data[6] ; clk_div:clockzao|ax ; 10.241 ; 10.241 ; Rise       ; clk_div:clockzao|ax ;
;  write_data[7] ; clk_div:clockzao|ax ; 10.184 ; 10.184 ; Rise       ; clk_div:clockzao|ax ;
+----------------+---------------------+--------+--------+------------+---------------------+


+-----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                           ;
+----------------+---------------------+-------+-------+------------+---------------------+
; Data Port      ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+----------------+---------------------+-------+-------+------------+---------------------+
; A[*]           ; clk_div:clockzao|ax ; 4.211 ; 4.211 ; Rise       ; clk_div:clockzao|ax ;
;  A[0]          ; clk_div:clockzao|ax ; 4.223 ; 4.223 ; Rise       ; clk_div:clockzao|ax ;
;  A[1]          ; clk_div:clockzao|ax ; 4.448 ; 4.448 ; Rise       ; clk_div:clockzao|ax ;
;  A[2]          ; clk_div:clockzao|ax ; 4.456 ; 4.456 ; Rise       ; clk_div:clockzao|ax ;
;  A[3]          ; clk_div:clockzao|ax ; 4.211 ; 4.211 ; Rise       ; clk_div:clockzao|ax ;
;  A[4]          ; clk_div:clockzao|ax ; 4.352 ; 4.352 ; Rise       ; clk_div:clockzao|ax ;
;  A[5]          ; clk_div:clockzao|ax ; 4.355 ; 4.355 ; Rise       ; clk_div:clockzao|ax ;
;  A[6]          ; clk_div:clockzao|ax ; 4.260 ; 4.260 ; Rise       ; clk_div:clockzao|ax ;
;  A[7]          ; clk_div:clockzao|ax ; 4.516 ; 4.516 ; Rise       ; clk_div:clockzao|ax ;
; B[*]           ; clk_div:clockzao|ax ; 4.167 ; 4.167 ; Rise       ; clk_div:clockzao|ax ;
;  B[0]          ; clk_div:clockzao|ax ; 4.396 ; 4.396 ; Rise       ; clk_div:clockzao|ax ;
;  B[1]          ; clk_div:clockzao|ax ; 4.343 ; 4.343 ; Rise       ; clk_div:clockzao|ax ;
;  B[2]          ; clk_div:clockzao|ax ; 4.326 ; 4.326 ; Rise       ; clk_div:clockzao|ax ;
;  B[3]          ; clk_div:clockzao|ax ; 4.408 ; 4.408 ; Rise       ; clk_div:clockzao|ax ;
;  B[4]          ; clk_div:clockzao|ax ; 4.167 ; 4.167 ; Rise       ; clk_div:clockzao|ax ;
;  B[5]          ; clk_div:clockzao|ax ; 4.186 ; 4.186 ; Rise       ; clk_div:clockzao|ax ;
;  B[6]          ; clk_div:clockzao|ax ; 4.269 ; 4.269 ; Rise       ; clk_div:clockzao|ax ;
;  B[7]          ; clk_div:clockzao|ax ; 4.550 ; 4.550 ; Rise       ; clk_div:clockzao|ax ;
; C[*]           ; clk_div:clockzao|ax ; 4.178 ; 4.178 ; Rise       ; clk_div:clockzao|ax ;
;  C[0]          ; clk_div:clockzao|ax ; 4.341 ; 4.341 ; Rise       ; clk_div:clockzao|ax ;
;  C[1]          ; clk_div:clockzao|ax ; 4.437 ; 4.437 ; Rise       ; clk_div:clockzao|ax ;
;  C[2]          ; clk_div:clockzao|ax ; 4.178 ; 4.178 ; Rise       ; clk_div:clockzao|ax ;
;  C[3]          ; clk_div:clockzao|ax ; 4.400 ; 4.400 ; Rise       ; clk_div:clockzao|ax ;
;  C[4]          ; clk_div:clockzao|ax ; 4.234 ; 4.234 ; Rise       ; clk_div:clockzao|ax ;
;  C[5]          ; clk_div:clockzao|ax ; 4.198 ; 4.198 ; Rise       ; clk_div:clockzao|ax ;
;  C[6]          ; clk_div:clockzao|ax ; 4.293 ; 4.293 ; Rise       ; clk_div:clockzao|ax ;
;  C[7]          ; clk_div:clockzao|ax ; 4.607 ; 4.607 ; Rise       ; clk_div:clockzao|ax ;
; D[*]           ; clk_div:clockzao|ax ; 4.094 ; 4.094 ; Rise       ; clk_div:clockzao|ax ;
;  D[0]          ; clk_div:clockzao|ax ; 4.305 ; 4.305 ; Rise       ; clk_div:clockzao|ax ;
;  D[1]          ; clk_div:clockzao|ax ; 4.328 ; 4.328 ; Rise       ; clk_div:clockzao|ax ;
;  D[2]          ; clk_div:clockzao|ax ; 4.303 ; 4.303 ; Rise       ; clk_div:clockzao|ax ;
;  D[3]          ; clk_div:clockzao|ax ; 4.284 ; 4.284 ; Rise       ; clk_div:clockzao|ax ;
;  D[4]          ; clk_div:clockzao|ax ; 4.094 ; 4.094 ; Rise       ; clk_div:clockzao|ax ;
;  D[5]          ; clk_div:clockzao|ax ; 4.153 ; 4.153 ; Rise       ; clk_div:clockzao|ax ;
;  D[6]          ; clk_div:clockzao|ax ; 4.393 ; 4.393 ; Rise       ; clk_div:clockzao|ax ;
;  D[7]          ; clk_div:clockzao|ax ; 4.334 ; 4.334 ; Rise       ; clk_div:clockzao|ax ;
; Ld_IR          ; clk_div:clockzao|ax ; 4.678 ; 4.678 ; Rise       ; clk_div:clockzao|ax ;
; Ld_PC          ; clk_div:clockzao|ax ; 4.724 ; 4.724 ; Rise       ; clk_div:clockzao|ax ;
; Ld_mar_ABCD    ; clk_div:clockzao|ax ; 4.832 ; 4.832 ; Rise       ; clk_div:clockzao|ax ;
; Wr_ABCD        ; clk_div:clockzao|ax ; 4.991 ; 4.991 ; Rise       ; clk_div:clockzao|ax ;
; entrada2[*]    ; clk_div:clockzao|ax ; 4.278 ; 4.278 ; Rise       ; clk_div:clockzao|ax ;
;  entrada2[0]   ; clk_div:clockzao|ax ; 4.479 ; 4.479 ; Rise       ; clk_div:clockzao|ax ;
;  entrada2[1]   ; clk_div:clockzao|ax ; 4.366 ; 4.366 ; Rise       ; clk_div:clockzao|ax ;
;  entrada2[2]   ; clk_div:clockzao|ax ; 4.278 ; 4.278 ; Rise       ; clk_div:clockzao|ax ;
;  entrada2[3]   ; clk_div:clockzao|ax ; 4.446 ; 4.446 ; Rise       ; clk_div:clockzao|ax ;
;  entrada2[4]   ; clk_div:clockzao|ax ; 4.303 ; 4.303 ; Rise       ; clk_div:clockzao|ax ;
;  entrada2[5]   ; clk_div:clockzao|ax ; 4.651 ; 4.651 ; Rise       ; clk_div:clockzao|ax ;
;  entrada2[6]   ; clk_div:clockzao|ax ; 4.410 ; 4.410 ; Rise       ; clk_div:clockzao|ax ;
;  entrada2[7]   ; clk_div:clockzao|ax ; 4.597 ; 4.597 ; Rise       ; clk_div:clockzao|ax ;
; opcode[*]      ; clk_div:clockzao|ax ; 4.181 ; 4.181 ; Rise       ; clk_div:clockzao|ax ;
;  opcode[0]     ; clk_div:clockzao|ax ; 4.296 ; 4.296 ; Rise       ; clk_div:clockzao|ax ;
;  opcode[1]     ; clk_div:clockzao|ax ; 4.181 ; 4.181 ; Rise       ; clk_div:clockzao|ax ;
;  opcode[2]     ; clk_div:clockzao|ax ; 4.472 ; 4.472 ; Rise       ; clk_div:clockzao|ax ;
;  opcode[3]     ; clk_div:clockzao|ax ; 4.450 ; 4.450 ; Rise       ; clk_div:clockzao|ax ;
;  opcode[4]     ; clk_div:clockzao|ax ; 4.386 ; 4.386 ; Rise       ; clk_div:clockzao|ax ;
;  opcode[5]     ; clk_div:clockzao|ax ; 4.372 ; 4.372 ; Rise       ; clk_div:clockzao|ax ;
;  opcode[6]     ; clk_div:clockzao|ax ; 4.271 ; 4.271 ; Rise       ; clk_div:clockzao|ax ;
;  opcode[7]     ; clk_div:clockzao|ax ; 4.326 ; 4.326 ; Rise       ; clk_div:clockzao|ax ;
; out0[*]        ; clk_div:clockzao|ax ; 7.218 ; 7.218 ; Rise       ; clk_div:clockzao|ax ;
;  out0[0]       ; clk_div:clockzao|ax ; 7.218 ; 7.218 ; Rise       ; clk_div:clockzao|ax ;
;  out0[1]       ; clk_div:clockzao|ax ; 7.429 ; 7.429 ; Rise       ; clk_div:clockzao|ax ;
;  out0[2]       ; clk_div:clockzao|ax ; 8.121 ; 8.121 ; Rise       ; clk_div:clockzao|ax ;
;  out0[3]       ; clk_div:clockzao|ax ; 7.810 ; 7.810 ; Rise       ; clk_div:clockzao|ax ;
;  out0[4]       ; clk_div:clockzao|ax ; 7.864 ; 7.864 ; Rise       ; clk_div:clockzao|ax ;
;  out0[5]       ; clk_div:clockzao|ax ; 7.707 ; 7.707 ; Rise       ; clk_div:clockzao|ax ;
;  out0[6]       ; clk_div:clockzao|ax ; 7.349 ; 7.349 ; Rise       ; clk_div:clockzao|ax ;
; out1[*]        ; clk_div:clockzao|ax ; 6.668 ; 6.668 ; Rise       ; clk_div:clockzao|ax ;
;  out1[0]       ; clk_div:clockzao|ax ; 7.651 ; 7.651 ; Rise       ; clk_div:clockzao|ax ;
;  out1[1]       ; clk_div:clockzao|ax ; 7.559 ; 7.559 ; Rise       ; clk_div:clockzao|ax ;
;  out1[2]       ; clk_div:clockzao|ax ; 7.552 ; 7.552 ; Rise       ; clk_div:clockzao|ax ;
;  out1[3]       ; clk_div:clockzao|ax ; 7.449 ; 7.449 ; Rise       ; clk_div:clockzao|ax ;
;  out1[4]       ; clk_div:clockzao|ax ; 6.668 ; 6.668 ; Rise       ; clk_div:clockzao|ax ;
;  out1[5]       ; clk_div:clockzao|ax ; 7.479 ; 7.479 ; Rise       ; clk_div:clockzao|ax ;
;  out1[6]       ; clk_div:clockzao|ax ; 7.091 ; 7.091 ; Rise       ; clk_div:clockzao|ax ;
; out2[*]        ; clk_div:clockzao|ax ; 6.690 ; 6.690 ; Rise       ; clk_div:clockzao|ax ;
;  out2[0]       ; clk_div:clockzao|ax ; 7.017 ; 7.017 ; Rise       ; clk_div:clockzao|ax ;
;  out2[2]       ; clk_div:clockzao|ax ; 6.850 ; 6.850 ; Rise       ; clk_div:clockzao|ax ;
;  out2[3]       ; clk_div:clockzao|ax ; 7.032 ; 7.032 ; Rise       ; clk_div:clockzao|ax ;
;  out2[4]       ; clk_div:clockzao|ax ; 7.003 ; 7.003 ; Rise       ; clk_div:clockzao|ax ;
;  out2[5]       ; clk_div:clockzao|ax ; 6.690 ; 6.690 ; Rise       ; clk_div:clockzao|ax ;
;  out2[6]       ; clk_div:clockzao|ax ; 6.902 ; 6.902 ; Rise       ; clk_div:clockzao|ax ;
; pc[*]          ; clk_div:clockzao|ax ; 3.948 ; 3.948 ; Rise       ; clk_div:clockzao|ax ;
;  pc[0]         ; clk_div:clockzao|ax ; 3.948 ; 3.948 ; Rise       ; clk_div:clockzao|ax ;
;  pc[1]         ; clk_div:clockzao|ax ; 4.152 ; 4.152 ; Rise       ; clk_div:clockzao|ax ;
;  pc[2]         ; clk_div:clockzao|ax ; 3.976 ; 3.976 ; Rise       ; clk_div:clockzao|ax ;
;  pc[3]         ; clk_div:clockzao|ax ; 4.144 ; 4.144 ; Rise       ; clk_div:clockzao|ax ;
;  pc[4]         ; clk_div:clockzao|ax ; 4.076 ; 4.076 ; Rise       ; clk_div:clockzao|ax ;
;  pc[5]         ; clk_div:clockzao|ax ; 4.125 ; 4.125 ; Rise       ; clk_div:clockzao|ax ;
;  pc[6]         ; clk_div:clockzao|ax ; 3.982 ; 3.982 ; Rise       ; clk_div:clockzao|ax ;
;  pc[7]         ; clk_div:clockzao|ax ; 3.978 ; 3.978 ; Rise       ; clk_div:clockzao|ax ;
; ram_out[*]     ; clk_div:clockzao|ax ; 6.075 ; 6.075 ; Rise       ; clk_div:clockzao|ax ;
;  ram_out[0]    ; clk_div:clockzao|ax ; 6.079 ; 6.079 ; Rise       ; clk_div:clockzao|ax ;
;  ram_out[1]    ; clk_div:clockzao|ax ; 6.075 ; 6.075 ; Rise       ; clk_div:clockzao|ax ;
;  ram_out[2]    ; clk_div:clockzao|ax ; 6.125 ; 6.125 ; Rise       ; clk_div:clockzao|ax ;
;  ram_out[3]    ; clk_div:clockzao|ax ; 6.113 ; 6.113 ; Rise       ; clk_div:clockzao|ax ;
;  ram_out[4]    ; clk_div:clockzao|ax ; 6.082 ; 6.082 ; Rise       ; clk_div:clockzao|ax ;
;  ram_out[5]    ; clk_div:clockzao|ax ; 6.259 ; 6.259 ; Rise       ; clk_div:clockzao|ax ;
;  ram_out[6]    ; clk_div:clockzao|ax ; 6.240 ; 6.240 ; Rise       ; clk_div:clockzao|ax ;
;  ram_out[7]    ; clk_div:clockzao|ax ; 6.174 ; 6.174 ; Rise       ; clk_div:clockzao|ax ;
; write_data[*]  ; clk_div:clockzao|ax ; 5.050 ; 5.050 ; Rise       ; clk_div:clockzao|ax ;
;  write_data[0] ; clk_div:clockzao|ax ; 5.507 ; 5.507 ; Rise       ; clk_div:clockzao|ax ;
;  write_data[1] ; clk_div:clockzao|ax ; 5.390 ; 5.390 ; Rise       ; clk_div:clockzao|ax ;
;  write_data[2] ; clk_div:clockzao|ax ; 5.050 ; 5.050 ; Rise       ; clk_div:clockzao|ax ;
;  write_data[3] ; clk_div:clockzao|ax ; 5.515 ; 5.515 ; Rise       ; clk_div:clockzao|ax ;
;  write_data[4] ; clk_div:clockzao|ax ; 5.146 ; 5.146 ; Rise       ; clk_div:clockzao|ax ;
;  write_data[5] ; clk_div:clockzao|ax ; 5.298 ; 5.298 ; Rise       ; clk_div:clockzao|ax ;
;  write_data[6] ; clk_div:clockzao|ax ; 5.705 ; 5.705 ; Rise       ; clk_div:clockzao|ax ;
;  write_data[7] ; clk_div:clockzao|ax ; 5.490 ; 5.490 ; Rise       ; clk_div:clockzao|ax ;
+----------------+---------------------+-------+-------+------------+---------------------+


+--------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                  ;
+----------------------+-----------+--------+----------+---------+---------------------+
; Clock                ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack     ; -15.108   ; -2.471 ; N/A      ; N/A     ; -2.000              ;
;  clk27               ; -2.695    ; -2.471 ; N/A      ; N/A     ; -1.380              ;
;  clk_div:clockzao|ax ; -15.108   ; 0.215  ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS      ; -1071.342 ; -2.471 ; 0.0      ; 0.0     ; -307.38             ;
;  clk27               ; -46.047   ; -2.471 ; N/A      ; N/A     ; -26.380             ;
;  clk_div:clockzao|ax ; -1025.295 ; 0.000  ; N/A      ; N/A     ; -281.000            ;
+----------------------+-----------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------+
; Setup Times                                                                          ;
+-----------+---------------------+--------+--------+------------+---------------------+
; Data Port ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+-----------+---------------------+--------+--------+------------+---------------------+
; sw[*]     ; clk_div:clockzao|ax ; 0.355  ; 0.355  ; Rise       ; clk_div:clockzao|ax ;
;  sw[0]    ; clk_div:clockzao|ax ; -0.541 ; -0.541 ; Rise       ; clk_div:clockzao|ax ;
;  sw[1]    ; clk_div:clockzao|ax ; -0.572 ; -0.572 ; Rise       ; clk_div:clockzao|ax ;
;  sw[2]    ; clk_div:clockzao|ax ; -0.593 ; -0.593 ; Rise       ; clk_div:clockzao|ax ;
;  sw[3]    ; clk_div:clockzao|ax ; 0.098  ; 0.098  ; Rise       ; clk_div:clockzao|ax ;
;  sw[4]    ; clk_div:clockzao|ax ; 0.329  ; 0.329  ; Rise       ; clk_div:clockzao|ax ;
;  sw[5]    ; clk_div:clockzao|ax ; 0.288  ; 0.288  ; Rise       ; clk_div:clockzao|ax ;
;  sw[6]    ; clk_div:clockzao|ax ; 0.355  ; 0.355  ; Rise       ; clk_div:clockzao|ax ;
;  sw[7]    ; clk_div:clockzao|ax ; -0.404 ; -0.404 ; Rise       ; clk_div:clockzao|ax ;
+-----------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------+
; Hold Times                                                                         ;
+-----------+---------------------+-------+-------+------------+---------------------+
; Data Port ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+-----------+---------------------+-------+-------+------------+---------------------+
; sw[*]     ; clk_div:clockzao|ax ; 0.917 ; 0.917 ; Rise       ; clk_div:clockzao|ax ;
;  sw[0]    ; clk_div:clockzao|ax ; 0.850 ; 0.850 ; Rise       ; clk_div:clockzao|ax ;
;  sw[1]    ; clk_div:clockzao|ax ; 0.886 ; 0.886 ; Rise       ; clk_div:clockzao|ax ;
;  sw[2]    ; clk_div:clockzao|ax ; 0.917 ; 0.917 ; Rise       ; clk_div:clockzao|ax ;
;  sw[3]    ; clk_div:clockzao|ax ; 0.286 ; 0.286 ; Rise       ; clk_div:clockzao|ax ;
;  sw[4]    ; clk_div:clockzao|ax ; 0.180 ; 0.180 ; Rise       ; clk_div:clockzao|ax ;
;  sw[5]    ; clk_div:clockzao|ax ; 0.120 ; 0.120 ; Rise       ; clk_div:clockzao|ax ;
;  sw[6]    ; clk_div:clockzao|ax ; 0.156 ; 0.156 ; Rise       ; clk_div:clockzao|ax ;
;  sw[7]    ; clk_div:clockzao|ax ; 0.673 ; 0.673 ; Rise       ; clk_div:clockzao|ax ;
+-----------+---------------------+-------+-------+------------+---------------------+


+-------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                     ;
+----------------+---------------------+--------+--------+------------+---------------------+
; Data Port      ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+----------------+---------------------+--------+--------+------------+---------------------+
; A[*]           ; clk_div:clockzao|ax ; 8.345  ; 8.345  ; Rise       ; clk_div:clockzao|ax ;
;  A[0]          ; clk_div:clockzao|ax ; 7.686  ; 7.686  ; Rise       ; clk_div:clockzao|ax ;
;  A[1]          ; clk_div:clockzao|ax ; 8.338  ; 8.338  ; Rise       ; clk_div:clockzao|ax ;
;  A[2]          ; clk_div:clockzao|ax ; 8.345  ; 8.345  ; Rise       ; clk_div:clockzao|ax ;
;  A[3]          ; clk_div:clockzao|ax ; 7.684  ; 7.684  ; Rise       ; clk_div:clockzao|ax ;
;  A[4]          ; clk_div:clockzao|ax ; 8.124  ; 8.124  ; Rise       ; clk_div:clockzao|ax ;
;  A[5]          ; clk_div:clockzao|ax ; 8.125  ; 8.125  ; Rise       ; clk_div:clockzao|ax ;
;  A[6]          ; clk_div:clockzao|ax ; 7.750  ; 7.750  ; Rise       ; clk_div:clockzao|ax ;
;  A[7]          ; clk_div:clockzao|ax ; 8.312  ; 8.312  ; Rise       ; clk_div:clockzao|ax ;
; B[*]           ; clk_div:clockzao|ax ; 8.394  ; 8.394  ; Rise       ; clk_div:clockzao|ax ;
;  B[0]          ; clk_div:clockzao|ax ; 8.074  ; 8.074  ; Rise       ; clk_div:clockzao|ax ;
;  B[1]          ; clk_div:clockzao|ax ; 8.097  ; 8.097  ; Rise       ; clk_div:clockzao|ax ;
;  B[2]          ; clk_div:clockzao|ax ; 8.023  ; 8.023  ; Rise       ; clk_div:clockzao|ax ;
;  B[3]          ; clk_div:clockzao|ax ; 8.102  ; 8.102  ; Rise       ; clk_div:clockzao|ax ;
;  B[4]          ; clk_div:clockzao|ax ; 7.607  ; 7.607  ; Rise       ; clk_div:clockzao|ax ;
;  B[5]          ; clk_div:clockzao|ax ; 7.658  ; 7.658  ; Rise       ; clk_div:clockzao|ax ;
;  B[6]          ; clk_div:clockzao|ax ; 7.817  ; 7.817  ; Rise       ; clk_div:clockzao|ax ;
;  B[7]          ; clk_div:clockzao|ax ; 8.394  ; 8.394  ; Rise       ; clk_div:clockzao|ax ;
; C[*]           ; clk_div:clockzao|ax ; 8.479  ; 8.479  ; Rise       ; clk_div:clockzao|ax ;
;  C[0]          ; clk_div:clockzao|ax ; 7.936  ; 7.936  ; Rise       ; clk_div:clockzao|ax ;
;  C[1]          ; clk_div:clockzao|ax ; 8.135  ; 8.135  ; Rise       ; clk_div:clockzao|ax ;
;  C[2]          ; clk_div:clockzao|ax ; 7.612  ; 7.612  ; Rise       ; clk_div:clockzao|ax ;
;  C[3]          ; clk_div:clockzao|ax ; 8.277  ; 8.277  ; Rise       ; clk_div:clockzao|ax ;
;  C[4]          ; clk_div:clockzao|ax ; 7.719  ; 7.719  ; Rise       ; clk_div:clockzao|ax ;
;  C[5]          ; clk_div:clockzao|ax ; 7.651  ; 7.651  ; Rise       ; clk_div:clockzao|ax ;
;  C[6]          ; clk_div:clockzao|ax ; 7.853  ; 7.853  ; Rise       ; clk_div:clockzao|ax ;
;  C[7]          ; clk_div:clockzao|ax ; 8.479  ; 8.479  ; Rise       ; clk_div:clockzao|ax ;
; D[*]           ; clk_div:clockzao|ax ; 8.072  ; 8.072  ; Rise       ; clk_div:clockzao|ax ;
;  D[0]          ; clk_div:clockzao|ax ; 7.868  ; 7.868  ; Rise       ; clk_div:clockzao|ax ;
;  D[1]          ; clk_div:clockzao|ax ; 7.904  ; 7.904  ; Rise       ; clk_div:clockzao|ax ;
;  D[2]          ; clk_div:clockzao|ax ; 7.860  ; 7.860  ; Rise       ; clk_div:clockzao|ax ;
;  D[3]          ; clk_div:clockzao|ax ; 7.847  ; 7.847  ; Rise       ; clk_div:clockzao|ax ;
;  D[4]          ; clk_div:clockzao|ax ; 7.390  ; 7.390  ; Rise       ; clk_div:clockzao|ax ;
;  D[5]          ; clk_div:clockzao|ax ; 7.576  ; 7.576  ; Rise       ; clk_div:clockzao|ax ;
;  D[6]          ; clk_div:clockzao|ax ; 8.072  ; 8.072  ; Rise       ; clk_div:clockzao|ax ;
;  D[7]          ; clk_div:clockzao|ax ; 7.931  ; 7.931  ; Rise       ; clk_div:clockzao|ax ;
; Ld_IR          ; clk_div:clockzao|ax ; 9.144  ; 9.144  ; Rise       ; clk_div:clockzao|ax ;
; Ld_PC          ; clk_div:clockzao|ax ; 22.087 ; 22.087 ; Rise       ; clk_div:clockzao|ax ;
; Ld_mar_ABCD    ; clk_div:clockzao|ax ; 11.155 ; 11.155 ; Rise       ; clk_div:clockzao|ax ;
; Wr_ABCD        ; clk_div:clockzao|ax ; 12.390 ; 12.390 ; Rise       ; clk_div:clockzao|ax ;
; entrada2[*]    ; clk_div:clockzao|ax ; 8.823  ; 8.823  ; Rise       ; clk_div:clockzao|ax ;
;  entrada2[0]   ; clk_div:clockzao|ax ; 8.400  ; 8.400  ; Rise       ; clk_div:clockzao|ax ;
;  entrada2[1]   ; clk_div:clockzao|ax ; 8.150  ; 8.150  ; Rise       ; clk_div:clockzao|ax ;
;  entrada2[2]   ; clk_div:clockzao|ax ; 7.771  ; 7.771  ; Rise       ; clk_div:clockzao|ax ;
;  entrada2[3]   ; clk_div:clockzao|ax ; 8.366  ; 8.366  ; Rise       ; clk_div:clockzao|ax ;
;  entrada2[4]   ; clk_div:clockzao|ax ; 8.048  ; 8.048  ; Rise       ; clk_div:clockzao|ax ;
;  entrada2[5]   ; clk_div:clockzao|ax ; 8.823  ; 8.823  ; Rise       ; clk_div:clockzao|ax ;
;  entrada2[6]   ; clk_div:clockzao|ax ; 8.174  ; 8.174  ; Rise       ; clk_div:clockzao|ax ;
;  entrada2[7]   ; clk_div:clockzao|ax ; 8.632  ; 8.632  ; Rise       ; clk_div:clockzao|ax ;
; opcode[*]      ; clk_div:clockzao|ax ; 8.350  ; 8.350  ; Rise       ; clk_div:clockzao|ax ;
;  opcode[0]     ; clk_div:clockzao|ax ; 7.864  ; 7.864  ; Rise       ; clk_div:clockzao|ax ;
;  opcode[1]     ; clk_div:clockzao|ax ; 7.637  ; 7.637  ; Rise       ; clk_div:clockzao|ax ;
;  opcode[2]     ; clk_div:clockzao|ax ; 8.350  ; 8.350  ; Rise       ; clk_div:clockzao|ax ;
;  opcode[3]     ; clk_div:clockzao|ax ; 8.264  ; 8.264  ; Rise       ; clk_div:clockzao|ax ;
;  opcode[4]     ; clk_div:clockzao|ax ; 8.180  ; 8.180  ; Rise       ; clk_div:clockzao|ax ;
;  opcode[5]     ; clk_div:clockzao|ax ; 8.159  ; 8.159  ; Rise       ; clk_div:clockzao|ax ;
;  opcode[6]     ; clk_div:clockzao|ax ; 7.825  ; 7.825  ; Rise       ; clk_div:clockzao|ax ;
;  opcode[7]     ; clk_div:clockzao|ax ; 8.079  ; 8.079  ; Rise       ; clk_div:clockzao|ax ;
; out0[*]        ; clk_div:clockzao|ax ; 18.665 ; 18.665 ; Rise       ; clk_div:clockzao|ax ;
;  out0[0]       ; clk_div:clockzao|ax ; 16.755 ; 16.755 ; Rise       ; clk_div:clockzao|ax ;
;  out0[1]       ; clk_div:clockzao|ax ; 16.563 ; 16.563 ; Rise       ; clk_div:clockzao|ax ;
;  out0[2]       ; clk_div:clockzao|ax ; 18.612 ; 18.612 ; Rise       ; clk_div:clockzao|ax ;
;  out0[3]       ; clk_div:clockzao|ax ; 18.665 ; 18.665 ; Rise       ; clk_div:clockzao|ax ;
;  out0[4]       ; clk_div:clockzao|ax ; 16.854 ; 16.854 ; Rise       ; clk_div:clockzao|ax ;
;  out0[5]       ; clk_div:clockzao|ax ; 18.279 ; 18.279 ; Rise       ; clk_div:clockzao|ax ;
;  out0[6]       ; clk_div:clockzao|ax ; 15.785 ; 15.785 ; Rise       ; clk_div:clockzao|ax ;
; out1[*]        ; clk_div:clockzao|ax ; 17.822 ; 17.822 ; Rise       ; clk_div:clockzao|ax ;
;  out1[0]       ; clk_div:clockzao|ax ; 17.224 ; 17.224 ; Rise       ; clk_div:clockzao|ax ;
;  out1[1]       ; clk_div:clockzao|ax ; 15.436 ; 15.436 ; Rise       ; clk_div:clockzao|ax ;
;  out1[2]       ; clk_div:clockzao|ax ; 17.114 ; 17.114 ; Rise       ; clk_div:clockzao|ax ;
;  out1[3]       ; clk_div:clockzao|ax ; 17.788 ; 17.788 ; Rise       ; clk_div:clockzao|ax ;
;  out1[4]       ; clk_div:clockzao|ax ; 15.071 ; 15.071 ; Rise       ; clk_div:clockzao|ax ;
;  out1[5]       ; clk_div:clockzao|ax ; 17.822 ; 17.822 ; Rise       ; clk_div:clockzao|ax ;
;  out1[6]       ; clk_div:clockzao|ax ; 15.099 ; 15.099 ; Rise       ; clk_div:clockzao|ax ;
; out2[*]        ; clk_div:clockzao|ax ; 13.460 ; 13.460 ; Rise       ; clk_div:clockzao|ax ;
;  out2[0]       ; clk_div:clockzao|ax ; 13.445 ; 13.445 ; Rise       ; clk_div:clockzao|ax ;
;  out2[2]       ; clk_div:clockzao|ax ; 12.756 ; 12.756 ; Rise       ; clk_div:clockzao|ax ;
;  out2[3]       ; clk_div:clockzao|ax ; 13.460 ; 13.460 ; Rise       ; clk_div:clockzao|ax ;
;  out2[4]       ; clk_div:clockzao|ax ; 13.429 ; 13.429 ; Rise       ; clk_div:clockzao|ax ;
;  out2[5]       ; clk_div:clockzao|ax ; 12.742 ; 12.742 ; Rise       ; clk_div:clockzao|ax ;
;  out2[6]       ; clk_div:clockzao|ax ; 12.865 ; 12.865 ; Rise       ; clk_div:clockzao|ax ;
; pc[*]          ; clk_div:clockzao|ax ; 7.670  ; 7.670  ; Rise       ; clk_div:clockzao|ax ;
;  pc[0]         ; clk_div:clockzao|ax ; 7.282  ; 7.282  ; Rise       ; clk_div:clockzao|ax ;
;  pc[1]         ; clk_div:clockzao|ax ; 7.670  ; 7.670  ; Rise       ; clk_div:clockzao|ax ;
;  pc[2]         ; clk_div:clockzao|ax ; 7.259  ; 7.259  ; Rise       ; clk_div:clockzao|ax ;
;  pc[3]         ; clk_div:clockzao|ax ; 7.667  ; 7.667  ; Rise       ; clk_div:clockzao|ax ;
;  pc[4]         ; clk_div:clockzao|ax ; 7.574  ; 7.574  ; Rise       ; clk_div:clockzao|ax ;
;  pc[5]         ; clk_div:clockzao|ax ; 7.623  ; 7.623  ; Rise       ; clk_div:clockzao|ax ;
;  pc[6]         ; clk_div:clockzao|ax ; 7.286  ; 7.286  ; Rise       ; clk_div:clockzao|ax ;
;  pc[7]         ; clk_div:clockzao|ax ; 7.325  ; 7.325  ; Rise       ; clk_div:clockzao|ax ;
; ram_out[*]     ; clk_div:clockzao|ax ; 10.979 ; 10.979 ; Rise       ; clk_div:clockzao|ax ;
;  ram_out[0]    ; clk_div:clockzao|ax ; 10.622 ; 10.622 ; Rise       ; clk_div:clockzao|ax ;
;  ram_out[1]    ; clk_div:clockzao|ax ; 10.634 ; 10.634 ; Rise       ; clk_div:clockzao|ax ;
;  ram_out[2]    ; clk_div:clockzao|ax ; 10.699 ; 10.699 ; Rise       ; clk_div:clockzao|ax ;
;  ram_out[3]    ; clk_div:clockzao|ax ; 10.675 ; 10.675 ; Rise       ; clk_div:clockzao|ax ;
;  ram_out[4]    ; clk_div:clockzao|ax ; 10.636 ; 10.636 ; Rise       ; clk_div:clockzao|ax ;
;  ram_out[5]    ; clk_div:clockzao|ax ; 10.979 ; 10.979 ; Rise       ; clk_div:clockzao|ax ;
;  ram_out[6]    ; clk_div:clockzao|ax ; 10.959 ; 10.959 ; Rise       ; clk_div:clockzao|ax ;
;  ram_out[7]    ; clk_div:clockzao|ax ; 10.772 ; 10.772 ; Rise       ; clk_div:clockzao|ax ;
; write_data[*]  ; clk_div:clockzao|ax ; 19.980 ; 19.980 ; Rise       ; clk_div:clockzao|ax ;
;  write_data[0] ; clk_div:clockzao|ax ; 18.033 ; 18.033 ; Rise       ; clk_div:clockzao|ax ;
;  write_data[1] ; clk_div:clockzao|ax ; 18.898 ; 18.898 ; Rise       ; clk_div:clockzao|ax ;
;  write_data[2] ; clk_div:clockzao|ax ; 18.555 ; 18.555 ; Rise       ; clk_div:clockzao|ax ;
;  write_data[3] ; clk_div:clockzao|ax ; 19.723 ; 19.723 ; Rise       ; clk_div:clockzao|ax ;
;  write_data[4] ; clk_div:clockzao|ax ; 18.828 ; 18.828 ; Rise       ; clk_div:clockzao|ax ;
;  write_data[5] ; clk_div:clockzao|ax ; 18.670 ; 18.670 ; Rise       ; clk_div:clockzao|ax ;
;  write_data[6] ; clk_div:clockzao|ax ; 19.909 ; 19.909 ; Rise       ; clk_div:clockzao|ax ;
;  write_data[7] ; clk_div:clockzao|ax ; 19.980 ; 19.980 ; Rise       ; clk_div:clockzao|ax ;
+----------------+---------------------+--------+--------+------------+---------------------+


+-----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                           ;
+----------------+---------------------+-------+-------+------------+---------------------+
; Data Port      ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+----------------+---------------------+-------+-------+------------+---------------------+
; A[*]           ; clk_div:clockzao|ax ; 4.211 ; 4.211 ; Rise       ; clk_div:clockzao|ax ;
;  A[0]          ; clk_div:clockzao|ax ; 4.223 ; 4.223 ; Rise       ; clk_div:clockzao|ax ;
;  A[1]          ; clk_div:clockzao|ax ; 4.448 ; 4.448 ; Rise       ; clk_div:clockzao|ax ;
;  A[2]          ; clk_div:clockzao|ax ; 4.456 ; 4.456 ; Rise       ; clk_div:clockzao|ax ;
;  A[3]          ; clk_div:clockzao|ax ; 4.211 ; 4.211 ; Rise       ; clk_div:clockzao|ax ;
;  A[4]          ; clk_div:clockzao|ax ; 4.352 ; 4.352 ; Rise       ; clk_div:clockzao|ax ;
;  A[5]          ; clk_div:clockzao|ax ; 4.355 ; 4.355 ; Rise       ; clk_div:clockzao|ax ;
;  A[6]          ; clk_div:clockzao|ax ; 4.260 ; 4.260 ; Rise       ; clk_div:clockzao|ax ;
;  A[7]          ; clk_div:clockzao|ax ; 4.516 ; 4.516 ; Rise       ; clk_div:clockzao|ax ;
; B[*]           ; clk_div:clockzao|ax ; 4.167 ; 4.167 ; Rise       ; clk_div:clockzao|ax ;
;  B[0]          ; clk_div:clockzao|ax ; 4.396 ; 4.396 ; Rise       ; clk_div:clockzao|ax ;
;  B[1]          ; clk_div:clockzao|ax ; 4.343 ; 4.343 ; Rise       ; clk_div:clockzao|ax ;
;  B[2]          ; clk_div:clockzao|ax ; 4.326 ; 4.326 ; Rise       ; clk_div:clockzao|ax ;
;  B[3]          ; clk_div:clockzao|ax ; 4.408 ; 4.408 ; Rise       ; clk_div:clockzao|ax ;
;  B[4]          ; clk_div:clockzao|ax ; 4.167 ; 4.167 ; Rise       ; clk_div:clockzao|ax ;
;  B[5]          ; clk_div:clockzao|ax ; 4.186 ; 4.186 ; Rise       ; clk_div:clockzao|ax ;
;  B[6]          ; clk_div:clockzao|ax ; 4.269 ; 4.269 ; Rise       ; clk_div:clockzao|ax ;
;  B[7]          ; clk_div:clockzao|ax ; 4.550 ; 4.550 ; Rise       ; clk_div:clockzao|ax ;
; C[*]           ; clk_div:clockzao|ax ; 4.178 ; 4.178 ; Rise       ; clk_div:clockzao|ax ;
;  C[0]          ; clk_div:clockzao|ax ; 4.341 ; 4.341 ; Rise       ; clk_div:clockzao|ax ;
;  C[1]          ; clk_div:clockzao|ax ; 4.437 ; 4.437 ; Rise       ; clk_div:clockzao|ax ;
;  C[2]          ; clk_div:clockzao|ax ; 4.178 ; 4.178 ; Rise       ; clk_div:clockzao|ax ;
;  C[3]          ; clk_div:clockzao|ax ; 4.400 ; 4.400 ; Rise       ; clk_div:clockzao|ax ;
;  C[4]          ; clk_div:clockzao|ax ; 4.234 ; 4.234 ; Rise       ; clk_div:clockzao|ax ;
;  C[5]          ; clk_div:clockzao|ax ; 4.198 ; 4.198 ; Rise       ; clk_div:clockzao|ax ;
;  C[6]          ; clk_div:clockzao|ax ; 4.293 ; 4.293 ; Rise       ; clk_div:clockzao|ax ;
;  C[7]          ; clk_div:clockzao|ax ; 4.607 ; 4.607 ; Rise       ; clk_div:clockzao|ax ;
; D[*]           ; clk_div:clockzao|ax ; 4.094 ; 4.094 ; Rise       ; clk_div:clockzao|ax ;
;  D[0]          ; clk_div:clockzao|ax ; 4.305 ; 4.305 ; Rise       ; clk_div:clockzao|ax ;
;  D[1]          ; clk_div:clockzao|ax ; 4.328 ; 4.328 ; Rise       ; clk_div:clockzao|ax ;
;  D[2]          ; clk_div:clockzao|ax ; 4.303 ; 4.303 ; Rise       ; clk_div:clockzao|ax ;
;  D[3]          ; clk_div:clockzao|ax ; 4.284 ; 4.284 ; Rise       ; clk_div:clockzao|ax ;
;  D[4]          ; clk_div:clockzao|ax ; 4.094 ; 4.094 ; Rise       ; clk_div:clockzao|ax ;
;  D[5]          ; clk_div:clockzao|ax ; 4.153 ; 4.153 ; Rise       ; clk_div:clockzao|ax ;
;  D[6]          ; clk_div:clockzao|ax ; 4.393 ; 4.393 ; Rise       ; clk_div:clockzao|ax ;
;  D[7]          ; clk_div:clockzao|ax ; 4.334 ; 4.334 ; Rise       ; clk_div:clockzao|ax ;
; Ld_IR          ; clk_div:clockzao|ax ; 4.678 ; 4.678 ; Rise       ; clk_div:clockzao|ax ;
; Ld_PC          ; clk_div:clockzao|ax ; 4.724 ; 4.724 ; Rise       ; clk_div:clockzao|ax ;
; Ld_mar_ABCD    ; clk_div:clockzao|ax ; 4.832 ; 4.832 ; Rise       ; clk_div:clockzao|ax ;
; Wr_ABCD        ; clk_div:clockzao|ax ; 4.991 ; 4.991 ; Rise       ; clk_div:clockzao|ax ;
; entrada2[*]    ; clk_div:clockzao|ax ; 4.278 ; 4.278 ; Rise       ; clk_div:clockzao|ax ;
;  entrada2[0]   ; clk_div:clockzao|ax ; 4.479 ; 4.479 ; Rise       ; clk_div:clockzao|ax ;
;  entrada2[1]   ; clk_div:clockzao|ax ; 4.366 ; 4.366 ; Rise       ; clk_div:clockzao|ax ;
;  entrada2[2]   ; clk_div:clockzao|ax ; 4.278 ; 4.278 ; Rise       ; clk_div:clockzao|ax ;
;  entrada2[3]   ; clk_div:clockzao|ax ; 4.446 ; 4.446 ; Rise       ; clk_div:clockzao|ax ;
;  entrada2[4]   ; clk_div:clockzao|ax ; 4.303 ; 4.303 ; Rise       ; clk_div:clockzao|ax ;
;  entrada2[5]   ; clk_div:clockzao|ax ; 4.651 ; 4.651 ; Rise       ; clk_div:clockzao|ax ;
;  entrada2[6]   ; clk_div:clockzao|ax ; 4.410 ; 4.410 ; Rise       ; clk_div:clockzao|ax ;
;  entrada2[7]   ; clk_div:clockzao|ax ; 4.597 ; 4.597 ; Rise       ; clk_div:clockzao|ax ;
; opcode[*]      ; clk_div:clockzao|ax ; 4.181 ; 4.181 ; Rise       ; clk_div:clockzao|ax ;
;  opcode[0]     ; clk_div:clockzao|ax ; 4.296 ; 4.296 ; Rise       ; clk_div:clockzao|ax ;
;  opcode[1]     ; clk_div:clockzao|ax ; 4.181 ; 4.181 ; Rise       ; clk_div:clockzao|ax ;
;  opcode[2]     ; clk_div:clockzao|ax ; 4.472 ; 4.472 ; Rise       ; clk_div:clockzao|ax ;
;  opcode[3]     ; clk_div:clockzao|ax ; 4.450 ; 4.450 ; Rise       ; clk_div:clockzao|ax ;
;  opcode[4]     ; clk_div:clockzao|ax ; 4.386 ; 4.386 ; Rise       ; clk_div:clockzao|ax ;
;  opcode[5]     ; clk_div:clockzao|ax ; 4.372 ; 4.372 ; Rise       ; clk_div:clockzao|ax ;
;  opcode[6]     ; clk_div:clockzao|ax ; 4.271 ; 4.271 ; Rise       ; clk_div:clockzao|ax ;
;  opcode[7]     ; clk_div:clockzao|ax ; 4.326 ; 4.326 ; Rise       ; clk_div:clockzao|ax ;
; out0[*]        ; clk_div:clockzao|ax ; 7.218 ; 7.218 ; Rise       ; clk_div:clockzao|ax ;
;  out0[0]       ; clk_div:clockzao|ax ; 7.218 ; 7.218 ; Rise       ; clk_div:clockzao|ax ;
;  out0[1]       ; clk_div:clockzao|ax ; 7.429 ; 7.429 ; Rise       ; clk_div:clockzao|ax ;
;  out0[2]       ; clk_div:clockzao|ax ; 8.121 ; 8.121 ; Rise       ; clk_div:clockzao|ax ;
;  out0[3]       ; clk_div:clockzao|ax ; 7.810 ; 7.810 ; Rise       ; clk_div:clockzao|ax ;
;  out0[4]       ; clk_div:clockzao|ax ; 7.864 ; 7.864 ; Rise       ; clk_div:clockzao|ax ;
;  out0[5]       ; clk_div:clockzao|ax ; 7.707 ; 7.707 ; Rise       ; clk_div:clockzao|ax ;
;  out0[6]       ; clk_div:clockzao|ax ; 7.349 ; 7.349 ; Rise       ; clk_div:clockzao|ax ;
; out1[*]        ; clk_div:clockzao|ax ; 6.668 ; 6.668 ; Rise       ; clk_div:clockzao|ax ;
;  out1[0]       ; clk_div:clockzao|ax ; 7.651 ; 7.651 ; Rise       ; clk_div:clockzao|ax ;
;  out1[1]       ; clk_div:clockzao|ax ; 7.559 ; 7.559 ; Rise       ; clk_div:clockzao|ax ;
;  out1[2]       ; clk_div:clockzao|ax ; 7.552 ; 7.552 ; Rise       ; clk_div:clockzao|ax ;
;  out1[3]       ; clk_div:clockzao|ax ; 7.449 ; 7.449 ; Rise       ; clk_div:clockzao|ax ;
;  out1[4]       ; clk_div:clockzao|ax ; 6.668 ; 6.668 ; Rise       ; clk_div:clockzao|ax ;
;  out1[5]       ; clk_div:clockzao|ax ; 7.479 ; 7.479 ; Rise       ; clk_div:clockzao|ax ;
;  out1[6]       ; clk_div:clockzao|ax ; 7.091 ; 7.091 ; Rise       ; clk_div:clockzao|ax ;
; out2[*]        ; clk_div:clockzao|ax ; 6.690 ; 6.690 ; Rise       ; clk_div:clockzao|ax ;
;  out2[0]       ; clk_div:clockzao|ax ; 7.017 ; 7.017 ; Rise       ; clk_div:clockzao|ax ;
;  out2[2]       ; clk_div:clockzao|ax ; 6.850 ; 6.850 ; Rise       ; clk_div:clockzao|ax ;
;  out2[3]       ; clk_div:clockzao|ax ; 7.032 ; 7.032 ; Rise       ; clk_div:clockzao|ax ;
;  out2[4]       ; clk_div:clockzao|ax ; 7.003 ; 7.003 ; Rise       ; clk_div:clockzao|ax ;
;  out2[5]       ; clk_div:clockzao|ax ; 6.690 ; 6.690 ; Rise       ; clk_div:clockzao|ax ;
;  out2[6]       ; clk_div:clockzao|ax ; 6.902 ; 6.902 ; Rise       ; clk_div:clockzao|ax ;
; pc[*]          ; clk_div:clockzao|ax ; 3.948 ; 3.948 ; Rise       ; clk_div:clockzao|ax ;
;  pc[0]         ; clk_div:clockzao|ax ; 3.948 ; 3.948 ; Rise       ; clk_div:clockzao|ax ;
;  pc[1]         ; clk_div:clockzao|ax ; 4.152 ; 4.152 ; Rise       ; clk_div:clockzao|ax ;
;  pc[2]         ; clk_div:clockzao|ax ; 3.976 ; 3.976 ; Rise       ; clk_div:clockzao|ax ;
;  pc[3]         ; clk_div:clockzao|ax ; 4.144 ; 4.144 ; Rise       ; clk_div:clockzao|ax ;
;  pc[4]         ; clk_div:clockzao|ax ; 4.076 ; 4.076 ; Rise       ; clk_div:clockzao|ax ;
;  pc[5]         ; clk_div:clockzao|ax ; 4.125 ; 4.125 ; Rise       ; clk_div:clockzao|ax ;
;  pc[6]         ; clk_div:clockzao|ax ; 3.982 ; 3.982 ; Rise       ; clk_div:clockzao|ax ;
;  pc[7]         ; clk_div:clockzao|ax ; 3.978 ; 3.978 ; Rise       ; clk_div:clockzao|ax ;
; ram_out[*]     ; clk_div:clockzao|ax ; 6.075 ; 6.075 ; Rise       ; clk_div:clockzao|ax ;
;  ram_out[0]    ; clk_div:clockzao|ax ; 6.079 ; 6.079 ; Rise       ; clk_div:clockzao|ax ;
;  ram_out[1]    ; clk_div:clockzao|ax ; 6.075 ; 6.075 ; Rise       ; clk_div:clockzao|ax ;
;  ram_out[2]    ; clk_div:clockzao|ax ; 6.125 ; 6.125 ; Rise       ; clk_div:clockzao|ax ;
;  ram_out[3]    ; clk_div:clockzao|ax ; 6.113 ; 6.113 ; Rise       ; clk_div:clockzao|ax ;
;  ram_out[4]    ; clk_div:clockzao|ax ; 6.082 ; 6.082 ; Rise       ; clk_div:clockzao|ax ;
;  ram_out[5]    ; clk_div:clockzao|ax ; 6.259 ; 6.259 ; Rise       ; clk_div:clockzao|ax ;
;  ram_out[6]    ; clk_div:clockzao|ax ; 6.240 ; 6.240 ; Rise       ; clk_div:clockzao|ax ;
;  ram_out[7]    ; clk_div:clockzao|ax ; 6.174 ; 6.174 ; Rise       ; clk_div:clockzao|ax ;
; write_data[*]  ; clk_div:clockzao|ax ; 5.050 ; 5.050 ; Rise       ; clk_div:clockzao|ax ;
;  write_data[0] ; clk_div:clockzao|ax ; 5.507 ; 5.507 ; Rise       ; clk_div:clockzao|ax ;
;  write_data[1] ; clk_div:clockzao|ax ; 5.390 ; 5.390 ; Rise       ; clk_div:clockzao|ax ;
;  write_data[2] ; clk_div:clockzao|ax ; 5.050 ; 5.050 ; Rise       ; clk_div:clockzao|ax ;
;  write_data[3] ; clk_div:clockzao|ax ; 5.515 ; 5.515 ; Rise       ; clk_div:clockzao|ax ;
;  write_data[4] ; clk_div:clockzao|ax ; 5.146 ; 5.146 ; Rise       ; clk_div:clockzao|ax ;
;  write_data[5] ; clk_div:clockzao|ax ; 5.298 ; 5.298 ; Rise       ; clk_div:clockzao|ax ;
;  write_data[6] ; clk_div:clockzao|ax ; 5.705 ; 5.705 ; Rise       ; clk_div:clockzao|ax ;
;  write_data[7] ; clk_div:clockzao|ax ; 5.490 ; 5.490 ; Rise       ; clk_div:clockzao|ax ;
+----------------+---------------------+-------+-------+------------+---------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; clk27               ; clk27               ; 684      ; 0        ; 0        ; 0        ;
; clk_div:clockzao|ax ; clk27               ; 1        ; 1        ; 0        ; 0        ;
; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 43179161 ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; clk27               ; clk27               ; 684      ; 0        ; 0        ; 0        ;
; clk_div:clockzao|ax ; clk27               ; 1        ; 1        ; 0        ; 0        ;
; clk_div:clockzao|ax ; clk_div:clockzao|ax ; 43179161 ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 8     ; 8    ;
; Unconstrained Output Ports      ; 96    ; 96   ;
; Unconstrained Output Port Paths ; 888   ; 888  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Apr 17 18:44:04 2018
Info: Command: quartus_sta Processador -c Processador
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Processador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_div:clockzao|ax clk_div:clockzao|ax
    Info (332105): create_clock -period 1.000 -name clk27 clk27
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -15.108
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -15.108     -1025.295 clk_div:clockzao|ax 
    Info (332119):    -2.695       -46.047 clk27 
Info (332146): Worst-case hold slack is -2.471
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.471        -2.471 clk27 
    Info (332119):     0.391         0.000 clk_div:clockzao|ax 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -281.000 clk_div:clockzao|ax 
    Info (332119):    -1.380       -26.380 clk27 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.235
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.235      -449.584 clk_div:clockzao|ax 
    Info (332119):    -0.768        -9.335 clk27 
Info (332146): Worst-case hold slack is -1.520
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.520        -1.520 clk27 
    Info (332119):     0.215         0.000 clk_div:clockzao|ax 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -281.000 clk_div:clockzao|ax 
    Info (332119):    -1.380       -26.380 clk27 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 481 megabytes
    Info: Processing ended: Tue Apr 17 18:44:07 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


