#Name,Filed Name,Width,Direction,Type,Default,DC SCAN Mode,Disable Scan (gating),OCC SCAN Mode,Special DFT Control,enable DFT TPI,Truth Table,Description,,,,,,
#Register_MISC,,,,,,,,,,,,,,,,,,
##MISC_ID,,,,,,,,,,,,,,,,,,
[15:8],IP_REV,8,OD,RD,0x0,N/A,N,N/A,N/A,N/A,,revision 0,,,,,,
[7:0],IP_INFO,8,OD,RD,0x0,N/A,N,N/A,N/A,N/A,,N/A,,,,,,
,,,,,,,,,,,,,,,,,,
##MISC1_ATEST_IVREF,,,,,,,,,,,,,,,,,,
[15:11],MISC_TE_BLK,5,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,test block select. 0::disable, 1: ivref, 2/3: pll, 4: pi, 5: tx, 6: rx, 7: cmc
[10:8],MISC_TR,3,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,test mux select,,,,,,
[7],MISC_PU_ICCGEN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,Constant Current Generator,,,,,,
[6],MISC_PU_RANDGEN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,Random number generator enable,,,,,,
[5],MISC_ICC_MODE_SEL,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,0: 4.99K, 1: 2.49K for RBIAS,,,,,
[4:3],MISC_EFUSE_ITH_SEL,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,Efuse power switch enable slew rate selection,,,,,,
[2],MISC_PU_RING,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,For UVDetection,,,,,,
[1:0],MISC_RSVD_WR_MISC1,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,rsvd wr,,,,,,
,,,,,,,,,,,,,,,,,,
##MISC2_CK,,,,,,,,,,,,,,,,,,
[15],MISC_CLK_DIG_DGLTCH_EN,1,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,,CK25_XTAL deglitch clk enable,,,,,,
[14],MISC_SEL_DEGLITCH_REF_CLK,1,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,,reference deglitch clk enable,,,,,,
[13:12],MISC_SEL_DEGLITCH_WIDTH_REF_CLK,2,ID,WR,0x3,0x3,Y,0x3,Configurable,N/A,,reference deglitch clk bit,,,,,,
[11],MISC_EN_REFCLK2SDS,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,,,,,,,,
[10:0],MISC_RSVD_WR_MISC2,11,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,rsvd wr,,,,,,
,,,,,,,,,,,,,,,,,,
##MISC3_TSEN_RANDGEN,,,,,,,,,,,,,,,,,,
[15],MISC_TSEN_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,temp sensor enable,,,,,,
[14],MISC_TSEN_CLK_SEL,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[13],MISC_TSEN_IN05_SEL,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[12],MISC_TSEN_INBUF_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[11],MISC_TSEN_MODE,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[10:9],MISC_TSEN_CHOP_EN,2,ID,WR,0x3,0x3,Y,0x3,Configurable,N/A,,,,,,,,
[8],MISC_TSEN_AZ,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[7],MISC_TSEN_DIFF_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[2:0],MISC_RSVD_WR_MISC3,3,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,rsvd wr,,,,,,
,,,,,,,,,,,,,,,,,,
##MISC4_UVLO,,,,,,,,,,,,,,,,,,
[15:14],MISC_HYST18_SEL,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,DVDDIO setting for UVLO (2b'00:1.8V, 2b'01:2.5V, 2b'1X:3.3V),,,,
[13:12],MISC_HYST33_VT_SEL,2,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,,AVDD33 UVLO threshold voltage setting,,,,,,
[11:10],MISC_HYST33_WD_SEL,2,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,,AVDD33 UVLO hysteresis window setting,,,,,,
[9:8],MISC_HYST18_VT_SEL,2,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,,DVDDIO UVLO threshold voltage setting,,,,,,
[7:6],MISC_HYST18_WD_SEL,2,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,,DVDDIO UVLO hysteresis window setting,,,,,,
[5:4],MISC_HYST11_VT_SEL,2,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,,DVDD11 UVLO threshold voltage setting,,,,,,
[3:2],MISC_HYST11_WD_SEL,2,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,,DVDD11 UVLO hysteresis window setting,,,,,,
[1:0],MISC_RSVD_WR_MISC4,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,rsvd wr,,,,,,
,,,,,,,,,,,,,,,,,,
##MISC5_REG,,,,,,,,,,,,,,,,,,
[15:14],MISC_REG_1P1V_VSEL,2,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,,,,,,,,
[13:12],MISC_REG_1P8V_VSEL,2,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,,,,,,,,
[11:10],MISC_REG_1P8V_INTERNAL_SEL,2,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,,,,,,,,
[9:8],MISC_REG_1P1V_IOVSEL,2,ID,WR,0x2,0x2,Y,0x2,Configurable,N/A,,,,,,,,
[7:6],MISC_REG_1P8V_IOVSEL,2,ID,WR,0x2,0x2,Y,0x2,Configurable,N/A,,,,,,,,
[5:0],MISC_RSVD_WR_MISC5,6,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
,,,,,,,,,,,,,,,,,,
##MISC6_RO,,,,,,,,,,,,,,,,,,
[15],MISC_REG_1P1V_IOVER,1,OD,RD,0x0,N/A,N,N/A,N/A,N/A,,,,,,,,
[14],MISC_REG_1P1V_NORM,1,OD,RD,0x0,N/A,N,N/A,N/A,N/A,,,,,,,,
[13],MISC_REG_1P1V_SST,1,OD,RD,0x0,N/A,N,N/A,N/A,N/A,,,,,,,,
[12],MISC_REG_1P1V_VDET,1,OD,RD,0x0,N/A,N,N/A,N/A,N/A,,,,,,,,
[11],MISC_REG_1P8V_IOVER,1,OD,RD,0x0,N/A,N,N/A,N/A,N/A,,,,,,,,
[10],MISC_REG_1P8V_NORM,1,OD,RD,0x0,N/A,N,N/A,N/A,N/A,,,,,,,,
[9],MISC_REG_1P8V_SST,1,OD,RD,0x0,N/A,N,N/A,N/A,N/A,,,,,,,,
[8],MISC_REG_1P8V_VDET,1,OD,RD,0x0,N/A,N,N/A,N/A,N/A,,,,,,,,
[7],MISC_HYST_UVB_AVDD33_OUT,1,OD,RD,0x1,N/A,N,N/A,N/A,N/A,,AVDD33 UVLO output,,,,,,
[6],MISC_HYST_UVB_DVDDIO_OUT,1,OD,RD,0x1,N/A,N,N/A,N/A,N/A,,DVDDIO UVLO output,,,,,,
[5],MISC_HYST_UVB_DVDD11_OUT,1,OD,RD,0x1,N/A,N,N/A,N/A,N/A,,DVDD11 UVLO output,,,,,,
[4:0],MISC_RSVD_RD_MISC6,5,OD,RD,0x0,N/A,N,N/A,N/A,N/A,,,,,,,,
,,,,,,,,,,,,,,,,,,
##LPSD_CFG0,,,,,,,,,,,,,,,,,,
[15],LPSD_LATCH_EN,1,ID,WR,0,0,Y,0,Configurable,N/A,,latch enable for LPSD module,,,,,,
[14],LPSD_REM_PD,1,ID,WR,0,0,Y,0,Configurable,N/A,,enable wake up by cable signal,,,,,,
[13],LPSD_LOC_PD,1,ID,WR,0,0,Y,0,Configurable,N/A,,enable wake up by local wake signal,,,,,,
[12],LPSD_PS_EN,1,ID,WR,0,0,Y,0,Configurable,N/A,,enable LPSD power down mode,,,,,,
[11:10],LPSD_PULSE_WIDTH,2,ID,WR,0,0,Y,0,Configurable,N/A,,WAKE_IN pulse minimum width,,,,,,
[9],LPSD_REM_ST,1,OD,RD,0,N/A,N,N/A,N/A,N/A,,waked up by remote,,,,,,
[8],LPSD_LOC_ST,1,OD,RD,0,N/A,N,N/A,N/A,N/A,,waked up by local,,,,,,
[7:6],LPSD_VTH_SEL,2,ID,WR,0,0,Y,0,Configurable,N/A,,cable signal detect threshold select,,,,,,
[5],LPSD_RSTN,1,ID,WR,0,0,Y,0,Configurable,N/A,,resetn signal from digital,,,,,,
[4],LPSD_WKFWD_PD,1,ID,WR,1,1,Y,1,Configurable,N/A,,"enable wake up forwardfunction, default forward function off",,,,,,
[3],LPSD_WUR_IN,1,ID,WR,0,0,Y,0,Configurable,N/A,,WUR control from digital,,,,,,
[2],LPSD_WUR_EN,1,ID,WR,0,0,Y,0,Configurable,N/A,,enable WUR control from digital,,,,,,
[1],LPSD_ST_ORDER,1,OD,RD,0,N/A,N,N/A,N/A,N/A,,lpsd wake up order,,,,,,
[0],LPSD_RSVD_OUT,1,OD,RD,0,N/A,N,N/A,N/A,N/A,,reserved output,,,,,,
,,,,,,,,,,,,,,,,,,
##LPSD_CFG1,,,,,,,,,,,,,,,,,,
[15:0],LPSD_PD_PWD,16,ID,WR,0,0,Y,0,Configurable,N/A,,code to enter LP mode,,,,,,
,,,,,,,,,,,,,,,,,,
##LPSD_CFG2,,,,,,,,,,,,,,,,,,
[15:0],LPSD_WUR_PWD,16,ID,WR,0,0,Y,0,Configurable,N/A,,code to enter WUR mode,,,,,,
,,,,,,,,,,,,,,,,,,
##LPSD_CFG3,,,,,,,,,,,,,,,,,,
[15:0],LPSD_UVEN_PWD,16,ID,WR,0,0,Y,0,Configurable,N/A,,UV Enable passwd,,,,,,
,,,,,,,,,,,,,,,,,,
##LPSD_CFG4,,,,,,,,,,,,,,,,,,
[15],LPSD_UVOT_ST,1,OD,RD,0,N/A,N,N/A,N/A,N/A,,power supply uvlo over 100ms,,,,,,
[14],LPSD_UV_ST,1,OD,RD,0,N/A,N,N/A,N/A,N/A,,power supply uvlo,,,,,,
[13:12],LPSD_RO_LPSD_CFG4,2,OD,RD,0,N/A,N,N/A,N/A,N/A,,,,,,,,
[11:0],LPSD_WR_LPSD_CFG4,12,ID,WR,0,0,Y,0,Configurable,N/A,,,,,,,,
,,,,,,,,,,,,,,,,,,
##LPSD_MEM_WR0,,,,,,,,,,,,,,,,,,
,LPSD_DATA_WR_0,16,ID,WR,0,0,Y,0,Configurable,N/A,,,,,,,,
##LPSD_MEM_WR1,,,,,,,,,,,,,,,,,,
,LPSD_DATA_WR_1,16,ID,WR,0,0,Y,0,Configurable,N/A,,,,,,,,
##LPSD_MEM_WR2,,,,,,,,,,,,,,,,,,
,LPSD_DATA_WR_2,16,ID,WR,0,0,Y,0,Configurable,N/A,,,,,,,,
##LPSD_MEM_WR3,,,,,,,,,,,,,,,,,,
,LPSD_DATA_WR_3,16,ID,WR,0,0,Y,0,Configurable,N/A,,,,,,,,
##LPSD_MEM_RO0,,,,,,,,,,,,,,,,,,
,LPSD_DATA_RO_0,16,OD,RD,0,N/A,N,N/A,N/A,N/A,,,,,,,,
##LPSD_MEM_RO1,,,,,,,,,,,,,,,,,,
,LPSD_DATA_RO_1,16,OD,RD,0,N/A,N,N/A,N/A,N/A,,,,,,,,
##LPSD_MEM_RO2,,,,,,,,,,,,,,,,,,
,LPSD_DATA_RO_2,16,OD,RD,0,N/A,N,N/A,N/A,N/A,,,,,,,,
##LPSD_MEM_RO3,,,,,,,,,,,,,,,,,,
,LPSD_DATA_RO_3,16,OD,RD,0,N/A,N,N/A,N/A,N/A,,,,,,,,
,,,,,,,,,,,,,,,,,,
#Register_BWPLL,,,,,,,,,,,,,,,,,,
##BWPLL_PU0,,,,,,,,,,,,,,,,,,
[15],BWPLL0_PU_ANA_LDO_1P8V_TO_0P9V,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,,,,,,,
[14],BWPLL0_PUB_ANA_LDO_1V_TO_0P3V,1,ID,WR,0x1,0x1,Y,0x0,Configurable,N/A,Y,,,,,,,
[13],BWPLL0_PU_ANA_LDO_3P3V_TO_1P8V,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,,,,,,,
[12],BWPLL0_PU_ANA_LDO_3P3V_TO_1V,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,,,,,,,
[11],BWPLL0_PU_ANA_LDO_1P8V_TO_0P9V_TX,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,,,,,,,
[10],BWPLL0_PU_ANA_LDO_1V_TO_0P9V,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,,,,,,,
[9],BWPLL0_PU_ANA_LDO_1V_TO_0P9V_TX,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,,,,,,,
[8],BWPLL0_PU_SLV_PRECHG_0,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,,,,,,,
[7],BWPLL0_PU_LDO_MAS,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,,,,,,,
[6],BWPLL0_PU_PLL,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,,,,,,,
[5],BWPLL0_PU_PI_SSC,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,,,,,,,
[4:0],BWPLL0_RSVD_WR_PLL_PU0,5,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
,,,,,,,,,,,,,,,,,,
##BWPLL_CFG1,,,,,,,,,,,,,,,,,,
[15],BWPLL0_AVDD_VCO_TST_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,used to freeze CP and make CPOUT high Z in PLL,,,,,,
[14:12],BWPLL0_CP_ISEL,3,ID,WR,0x3,0x3,Y,0x3,Configurable,N/A,Y,config PFD's dead zone in PLL,,,,,,
[11],BWPLL0_CP_PUB,1,ID,WR,0x1,0x1,Y,0x0,Configurable,N/A,Y,enable PFD's dummy current in PLL,,,,,,
[10],BWPLL0_DAC_IN_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,enable lock detector in PLL,,,,,,
[9:3],BWPLL0_FBDIV_RAT,7,ID,WR,0x30,0x30,Y,0x30,Configurable,N/A,Y,config FBDIV Ratio,,,,,,
[2],BWPLL0_FBDIV_RSTN,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,enable Charge Pump in PLL,,,,,,
[1],BWPLL0_LOCKDET_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,config LPF's R1 in PLL,,,,,,
[0],BWPLL0_LOCK_OUT,1,OD,RD,0x0,N/A,N,N/A,N/A,N/A,,config LPF's C1 in PLL,,,,,,
,,,,,,,,,,,,,,,,,,
##BWPLL_CFG2,,,,,,,,,,,,,,,,,,
[15],BWPLL0_LPF_C1_SEL,1,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,Y,config LPF's C2 in PLL,,,,,,
[14],BWPLL0_LPF_C2_SEL,1,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,Y,config LPF's R3 in PLL,,,,,,
[13:12],BWPLL0_LPF_R1_SEL,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,config LPF's C3 in PLL,,,,,,
[11],BWPLL0_LPF_VCON_RSTN,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,reset VCON to ground in PLL,,,,,,
[10],BWPLL0_PFD_FREEZE_CP_B,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,no use,,,,,,
[9],BWPLL0_PU_ANA_LDO_CP_VCO,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,enable VCON to testmux in PLL,,,,,,
[8:6],BWPLL0_VCON_DAC_SEL,3,ID,WR,0x3,0x3,Y,0x3,Configurable,N/A,Y,enable VCON buffer in PLL,,,,,,
[5],BWPLL0_VCON_TST_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,set VCON to 0.7V in PLL,,,,,,
[4],BWPLL0_VCO_LDO_BIAS_SEL,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,enable LPF's dummy current in PLL,,,,,,
[3:1],BWPLL0_VCO_SEL_BAND,3,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,Y,2.5V regulator output. 0:2.5V 1:2.55V 2:2.61V 3:2.68V,,,,,,
[0],BWPLL0_VCO_BUF_PUL_UPB,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,,,,,,,
,,,,,,,,,,,,,,,,,,
##BWPLL_CFG3,,,,,,,,,,,,,,,,,,
[15],BWPLL0_PFD_LDO_BIAS_SEL,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[14],BWPLL0_EN_0P9V_THRGH_MODE,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[13],BWPLL0_ICC1P25U_HALF,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[12],BWPLL0_ISAVDD10_0P9B,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[11:10],BWPLL0_SSC_PI_ISEL,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[9:8],BWPLL0_SSC_PI_RSEL,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[7],BWPLL0_SSC_EN_LPHJUMP,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,reset feedback divider in PLL,,,,,,
[6],BWPLL0_CLK_125M_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,enable feedback divider's dummy current in PLL,,,,,,
[5],BWPLL0_EN_1P1V_THRGH_MODE,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,config analog LDO's 1.5V voltage in PLL,,,,,,
[4],BWPLL0_EN_1P1V_THRGH_MODE_CKTREE,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,config analog LDO's 0.9V voltage in PLL,,,,,,
[3:2],BWPLL0_RSVD_WR_CFG3,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[1:0],BWPLL0_RSVD_RD_CFG3,2,OD,RD,0x0,N/A,N,N/A,N/A,N/A,Y,enable feedback divider in PLL,,,,,,
,,,,,,,,,,,,,,,,,,
##BWPLL_ATEST,,,,,,,,,,,,,,,,,,
[15:11],BWPLL0_TE_BLK,5,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[10:8],BWPLL0_TR,3,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[7:0],BWPLL0_RSVD_ATEST,8,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
,,,,,,,,,,,,,,,,,,
##BWPLL_RSVD0,,,,,,,,,,,,,,,,,,
[15:8],BWPLL0_RSVD_WR,8,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,Reserved,,,,,,
[7:0],BWPLL0_RSVD_RO,8,OD,RD,0x0,N/A,N,N/A,N/A,N/A,,Reserved,,,,,,
,,,,,,,,,,,,,,,,,,
#Register_BWPHY,,,,,,,,,,,,,,,,,,
##BWPHY_CKTREE0,,,,,,,,,,,,,,,,,,
[15],BWPHY0_SLAVE_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,1: enable,,,,,,
[14:0],BWPHY0_RSVD_WR_CKTREE0,15,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
,,,,,,,,,,,,,,,,,,
##BWPHY_ATEST,,,,,,,,,,,,,,,,,,
[15:11],BWPHY0_TE_BLK,5,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[10:8],BWPHY0_TR,3,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[7:0],BWPHY0_RSVD_ATEST,8,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
,,,,,,,,,,,,,,,,,,
##BWPHY_PU0,,,,,,,,,,,,,,,,,,
[15],BWPHY0_PU_CKTREE,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,,,,,,,
[14],BWPHY0_PU_PI,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,,,,,,,,
[13],BWPHY0_PU_TXDAC,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,,,,,,,
[12],BWPHY0_PU_TXAMP,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,,,,,,,
[11],BWPHY0_PU_CMC,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,,,,,,,
[10],BWPHY0_PU_RVGA,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,,,,,,,
[9],BWPHY0_PU_SAR,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,,,,,,,
[8],BWPHY0_PU_SAR_CM,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,,,,,,,
[7:0],BWPHY0_RSVD_WR_PU0,8,ID,WR,0x0,0x0,Y,0x64,Configurable,N/A,Y,,,,,,,
,,,,,,,,,,,,,,,,,,
##BWPHY_PI_CFG0,,,,,,,,,,,,,,,,,,
[15],BWPHY0_PI_DIV2_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[14],BWPHY0_PI_DIV3_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[13],BWPHY0_PI_ADC_DUTY_SEL,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[12:11],BWPHY0_PI_RSEL,2,ID,WR,0x3,0x3,Y,0x3,Configurable,N/A,,,,,,,,
[10:9],BWPHY0_PI_ISEL,2,ID,WR,0x2,0x2,Y,0x2,Configurable,N/A,,,,,,,,
[8],BWPHY0_PI_1VR_SEL,1,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,,,,,,,,
[7],BWPHY0_PI_1P8VR_SEL,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[6:0],BWPHY0_RSVD_WR_PI_CFG1,7,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
,,,,,,,,,,,,,,,,,,
##BWPHY_PI_CFG1,,,,,,,,,,,,,,,,,,
[15:13],BWPHY0_PI_CORE_VSEL,3,ID,WR,0x6,0x6,Y,0x6,Configurable,N/A,,,,,,,,
[12:10],BWPHY0_PI_CBUF_VSEL,3,ID,WR,0x6,0x6,Y,0x6,Configurable,N/A,,,,,,,,
[9:7],BWPHY0_PI_CLK_VSEL,3,ID,WR,0x4,0x4,Y,0x4,Configurable,N/A,,,,,,,,
[6:4],BWPHY0_PI_DEC_VSEL,3,ID,WR,0x2,0x2,Y,0x2,Configurable,N/A,,,,,,,,
[3:0],BWPHY0_RSVD_WR_PI_CFG2,4,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
,,,,,,,,,,,,,,,,,,
##BWPHY_PI_RSVD0,,,,,,,,,,,,,,,,,,
[15:0],BWPHY0_RSVD_WR_PI_RSVD0,16,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
,,,,,,,,,,,,,,,,,,
##BWPHY_RVGA0_CFG0,,,,,,,,,,,,,,,,,,
[15],BWPHY0_RX_BM_CP,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,rvga baseline bias mode select. 0: x1, 1: x2.,,,,,
[14],BWPHY0_RX_BOOST_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,"no use, boost function is removed",,,,,,
[13],BWPHY0_RX_CP_START,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,"baseline charge pump enable , 0: disable; 1: enable",,,,,,
[12],BWPHY0_RX_RVDD13_SEL,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,rvga regulator output select. 0: 1.1V, 1: 1.3V,,,,,
[11:8],BWPHY0_RX_CSEL,4,ID,WR,0x3,0x3,Y,0x3,Configurable,N/A,,"rvga filter cap select. 0~15, with 100fF/step",,,,,,
[7:0],BWPHY0_RX_RSEL,8,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,"rvga dc gain select. 0,1,3,5,8,12,24,28,56,60,120,248,255 are used, with 1~1.5 dB/step, from around -7 dB @ rsel=0",,,,,,
,,,,,,,,,,,,,,,,,,
##BWPHY_RVGA_CFG1,,,,,,,,,,,,,,,,,,
[15],BWPHY0_RX_LP_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,rvga sf low power mode enable. 0: 800uA, 1: 400uA,,,,,
[14],BWPHY0_RX_REG10_SEL,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,rvga slave regulator select. 0: use 1.8V slave regulator, 1: 1.1V through mode,,,,,
[13:12],BWPHY0_RX_VCM_SEL,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,rvga output common mode select. 0: 0.55V, 1: 0.6V, 2: 0.45V, 3: 0.5V,,,
[11],BWPHY0_RX_RTERM,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,rvga 100 Ohm termination enable. 0: disable, 1: enable,,,,,
[10:9],BWPHY0_RX_S2D_RDEG,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,rvga baseline s2d degeneration resistor select to program baseline analog gain. 0: 15k, 1: 9k, 2: 6k, 2: 6k,,,
[8],BWPHY0_RX_MODE_SEL,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,"rvga mode select, as echo toplogy is changed. not used. always set to 1 in firmware",,,,,,
[7],BWPHY0_RX_ECHO_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,rvga rx echo enable. 0: disable, 1: enable,,,,,
[6],BWPHY0_RX_BM_CMFB,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,rvga cmfb bias mode select. 0: small, 1: big,,,,,
[5:3],BWPHY0_RX_C2_SEL,3,ID,WR,0x7,0x7,Y,0x7,Configurable,N/A,,"2RDorder filter programmability, 0~7, with 100 fF/step",,,,,,
[2:0],BWPHY0_RSVD_WR_RVGA_CFG1,3,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,reserved,,,,,,
,,,,,,,,,,,,,,,,,,
##BWPHY_RVGA_RSVD0,,,,,,,,,,,,,,,,,,
[15:0],BWPHY0_RSVD_WR_RVGA_RSVD0,16,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
,,,,,,,,,,,,,,,,,,
##BWPHY_SAR0_CFG0,,,,,,,,,,,,,,,,,,
[15],BWPHY0_SAR_TEST_CK_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[14:12],BWPHY0_SAR_VCMSEL,3,ID,WR,0x3,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[11:10],BWPHY0_SAR_ISEL,2,ID,WR,0x3,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[9],BWPHY0_SAR_DELAY,1,ID,WR,0x1,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[8],BWPHY0_SAR_RSTN,1,ID,WR,0x1,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[7],BWPHY0_SAR_REVERSE,1,ID,WR,0x1,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[6],BWPHY0_SAR_BUFFERCM_PD,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[5:4],BWPHY0_SAR_ISELCM,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[3:2],BWPHY0_SAR_GAINCM,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[1:0],BWPHY0_RSVD_WR_SAR0_CFG0,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
,,,,,,,,,,,,,,,,,,
##BWPHY_SAR_RSVD0,,,,,,,,,,,,,,,,,,
[15:0],BWPHY0_RSVD_WR_SAR_RSVD0,16,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
,,,,,,,,,,,,,,,,,,
##BWPHY_CMC_CFG0,,,,,,,,,,,,,,,,,,
[15:12],BWPHY0_CMC_STRENGTH,4,ID,WR,0x7,0x7,Y,0x7,Configurable,N/A,,,,,,,,
[11:9],BWPHY0_CMC_VREF_SEL,3,ID,WR,0x3,0x3,Y,0x3,Configurable,N/A,,,,,,,,
[8:0],BWPHY0_RSVD_WR_CMC_CFG0,9,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
,,,,,,,,,,,,,,,,,,
##BWPHY_TX_CFG0,,,,,,,,,,,,,,,,,,
[15:13],BWPHY0_TX_AMP_BM,3,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,,,,,,,
[12],BWPHY0_TX_IBOOST,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,,,,,,,
[11:10],BWPHY0_TX_AMP_IB,2,ID,WR,0x1,0x1,Y,0x0,Configurable,N/A,Y,,,,,,,
[9:8],BWPHY0_TX_RVDD_SEL,2,ID,WR,0x1,0x1,Y,0x0,Configurable,N/A,Y,,,,,,,
[7:6],BWPHY0_TX_AMP_MODE,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,,,,,,,
[5:4],BWPHY0_TX_AMP_ISEL,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,,,,,,,
[3:0],BWPHY0_TX_DAC_IDC_SEL,4,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,,,,,,,
,,,,,,,,,,,,,,,,,,
##BWPHY_TX_CFG1,,,,,,,,,,,,,,,,,,
[15:10],BWPHY0_TX_DAC_BM,6,ID,WR,0x2,0x2,Y,0x2,Configurable,N/A,Y,,,,,,,
[9:8],BWPHY0_TX_DAC_MODE,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,,,,,,,
[7],BWPHY0_TX_ECHO_EN,1,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,Y,,,,,,,
[6:0],BWPHY0_RSVD_WR_TX_CFG1,7,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,,,,,,,,
,,,,,,,,,,,,,,,,,,
##BWPHY_RSVD_TX0,,,,,,,,,,,,,,,,,,
[15:0],BWPHY0_RSVD_WR_RSVD_TX0,16,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
,,,,,,,,,,,,,,,,,,
##BWPHY_RSVD0,,,,,,,,,,,,,,,,,,
[15:8],BWPHY0_RSVD_WR_RSVD0,8,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[7:0],BWPHY0_RSVD_RO_RSVD1,8,OD,RD,0x0,N/A,N,N/A,N/A,N/A,,,,,,,,
,,,,,,,,,,,,,,,,,,
#Register_SDSPLL,,,,,,,,,,,,,,,,,,
##SDSPLL_ATEST,,,,,,,,,,,,,,,,,,
[15:13],SDSPLL0_TR,3,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[12:9],SDSPLL0_TE_BLK,4,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[8:0],SDSPLL0_RSVD_WR_SDSPLL_ATEST,9,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
,,,,,,,,,,N/A,,,,,,,,
##SDSPLL_AZCAL0,,,,,,,,,,,,,,,,,,
[15],SDSPLL0_AZCMPOUT,1,OD,RD,0x1,N/A,N,N/A,N/A,N/A,,auto-zero comparator output,,,,,,
[14],SDSPLL0_AZB,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,auto-zero start signal,,,,,,
[13:11],SDSPLL0_AZSEL,3,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,auto-zero input selection,,,,,,
[10:8],SDSPLL0_AZ_IN_SEL,3,ID,WR,0x2,0x2,Y,0x2,Configurable,N/A,,,,,,,,
[7:5],SDSPLL0_RCALPG_B,3,ID,WR,0x4,0x4,Y,0x4,Configurable,N/A,,"Calibration ipp current selection (0:IO_PCAL,1:STX_PCAL,2:IO_NCAL,3:STX_NCAL,4 and above: power down)",,,,,,
[4:2],SDSPLL0_RCAL_BR_SEL,3,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,Calibration icc/ipp current path selection,,,,,,
[1],SDSPLL0_PU_AZCMP,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,Power up auto-zero comparator,,,,,,
[0],SDSPLL0_RSVD_WR_AZCAL0,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
,,,,,,,,,,,,,,,,,,
##SDSPLL_PU0,,,,,,,,,,,,,,,,,,
[15],SDSPLL0_PU_ANA_LDO_1P8V_TO_0P9V,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,,,,,,,
[14],SDSPLL0_PU_ANA_LDO_3P3V_TO_1V,1,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,Y,,,,,,,
[13],SDSPLL0_PU_ANA_LDO_1V_TO_0P9V,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,,,,,,,
[12],SDSPLL0_PU_ANA_LDO_1V_TO_0P9V_TX,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,,,,,,,
[11],SDSPLL0_PU_SDS_PLL,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,,,,,,,
[10],SDSPLL0_PU_SDS_BIAS,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,,,,,,,
[9:0],SDSPLL0_RSVD_WR_SDSPLL_PU0,10,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
,,,,,,,,,,,,,,,,,,
,,,,,,,,,,,,,,,,,,
##SDSPLL_CFG0,,,,,,,,,,,,,,,,,,
[15],SDSPLL0_AVDD_VCO_TST_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[14:12],SDSPLL0_CP_ISEL,3,ID,WR,0x3,0x3,Y,0x3,Configurable,N/A,,,,,,,,
[11],SDSPLL0_CP_PUB,1,ID,WR,0x1,0x1,Y,0x0,Configurable,N/A,Y,,,,,,,
[10],SDSPLL0_DAC_IN_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[9:3],SDSPLL0_FBDIV_RAT,7,ID,WR,0x32,0x32,Y,0x32,Configurable,N/A,,,,,,,,
[2],SDSPLL0_FBDIV_RSTN,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,,,,,,,
[1],SDSPLL0_LOCKDET_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[0],SDSPLL0_LOCK_OUT,1,OD,RD,0x0,N/A,N,N/A,N/A,N/A,,,,,,,,
,,,,,,,,,,,,,,,,,,
##SDSPLL_CFG1,,,,,,,,,,,,,,,,,,
[15],SDSPLL0_LPF_C1_SEL,1,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,,,,,,,,
[14],SDSPLL0_LPF_C2_SEL,1,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,,,,,,,,
[13:12],SDSPLL0_LPF_R1_SEL,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[11],SDSPLL0_LPF_VCON_RSTN,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,,,,,,,
[10],SDSPLL0_PFD_FREEZE_CP_B,1,ID,WR,0x1,0x1,Y,0x0,Configurable,N/A,Y,,,,,,,
[9],SDSPLL0_PU_ANA_LDO_CP_VCO,1,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,,,,,,,,
[8:6],SDSPLL0_VCON_DAC_SEL,3,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[5],SDSPLL0_VCON_TST_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[4],SDSPLL0_VCO_LDO_BIAS_SEL,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[3:1],SDSPLL0_VCO_SEL_BAND,3,ID,WR,0x2,0x2,Y,0x2,Configurable,N/A,,,,,,,,
[0],SDSPLL0_VCO_BUF_PUL_UPB,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,,,,,,,
,,,,,,,,,,,,,,,,,,
##SDSPLL_CFG2,,,,,,,,,,,,,,,,,,
[15:14],SDSPLL0_VREF_SEL,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[13],SDSPLL0_PFD_LDO_BIAS_SEL,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[12],SDSPLL0_EN_0P9V_THRGH_MODE,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[11],SDSPLL0_PI_ISEL,1,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,,,,,,,,
[10],SDSPLL0_SEL_DEGLITCH_REF_CLK,1,ID,WR,0x1,0x1,Y,0x1,Configurable,N/A,,sds reference deglitch clk enable,,,,,,
[9:8],SDSPLL0_SEL_DEGLITCH_WIDTH_REF_CLK,2,ID,WR,0x3,0x3,Y,0x3,Configurable,N/A,,,,,,,,
[7:5],SDSPLL0_BIAS_CFG,3,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[4:0],SDSPLL0_RSVD_WR_PLL_CFG2,5,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
,,,,,,,,,,,,,,,,,,
#Register_SDSPHY,,,,,,,,,,,,,,,,,,
##SDSPHY_PU0,,,,,,,,,,,,,,,,,,
[15],SDSPHY0_PU_SDS_TX,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,Y,Serdes TX power up signal. 0: power down, 1: power up,,,,,
[14],SDSPHY0_PU_SDS_RX,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,,,,,,,
[13],SDSPHY0_PU_SDS_RTCAL,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[12],SDSPHY0_PU_SDS_RX_SQ,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,,,,,,,
[11],SDSPHY0_PU_SDS_PI,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,Y,Serdes PI power up signal. 0: power down, 1: power up,,,,,
[10:0],SDSPHY0_RSVD_WR_SDS_PU0,11,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
,,,,,,,,,,,,,,,,,,
##SDSPHY_RX0,,,,,,,,,,,,,,,,,,
[15:10],SDSPHY0_SRX_RTERM,6,ID,WR,0x1F,0x1F,Y,0x1F,Configurable,N/A,,,,,,,,
[9],SDSPHY0_SQ_CK_REVERSE,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[8:7],SDSPHY0_SQ_DAC_SEL,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[6:5],SDSPHY0_SQ_NUM_SEL,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[4:3],SDSPHY0_SQ_SMP_THD,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[2:0],SDSPHY0_RSVD_WR_RVGA0,3,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
,,,,,,,,,,,,,,,,,,
##SDSPHY_TX0,,,,,,,,,,,,,,,,,,
[15],SDSPHY0_STX_DRV_SEL_SLEW,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,STX slew rate control signal. 0: w/o slew control, 1: with slew control,,,,,
[14:10],SDSPHY0_STX_DRV_NSEL,5,ID,WR,0x0,0x0,Y,0x10,Configurable,N/A,,"STX Driver N-side impedance trim signal, set by calibration",,,,,,
[9:5],SDSPHY0_STX_DRV_PSEL,5,ID,WR,0x0,0x0,Y,0x10,Configurable,N/A,,"STX Driver P-side impedance trim signal, set by calibration",,,,,,
[4],SDSPHY0_STX_DRV_SEL_IMP,1,ID,WR,0x1,0x0,Y,0x0,Configurable,N/A,,"STX Driver standby impedance control signal, 0: high impedance; 1: low impedance",,,,,,
[3:0],SDSPHY0_RSVD_WR_TX0,4,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,reserved,,,,,,
,,,,,,,,,,,,,,,,,,
##SDSPHY_TX1,,,,,,,,,,,,,,,,,,
[15],SDSPHY0_STX_DRV_EN,1,ID,WR,0x0,0x0,Y,0x1,Configurable,N/A,,"STX Driver enable control signal, 0: standby; 1: enable",,,,,,
[14:12],SDSPHY0_STX_DRV_SEL,3,ID,WR,0x0,0x0,Y,0x4,Configurable,N/A,,"STX Driver branch number trim signal, set by calibration",,,,,,
[11:10],SDSPHY0_STX_REG_VSEL,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,"STX LDO voltage trim signal, 0: driver&clock path 0.9Vdd; 1: driver 0.9Vdd, clock 0.93Vdd; 2: driver 0.93Vdd, clock 0.9Vdd; 3: driver&clock 0.93Vdd",,,,,,
[9],SDSPHY0_STX_TESTMODE,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,"STX output pattern control, 0: normal data; 1: 0101 pattern",,,,,,
[8:7],SDSPHY0_STX_THRGH_MODE_EN,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,"STX LDO bypass mode control signal, 0: ldo mode; 1: driver-path LDO bypass; 2: clock-path LDO bypass; 3: driver&clock path LDO bypass;",,,,,,
[6:0],SDSPHY0_RSVD_WR_TX1,7,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,reserverd,,,,,,
,,,,,,,,,,,,,,,,,,
##SDSPHY_TX2,,,,,,,,,,,,,,,,,,
[15],SDSPHY0_STX_CALN_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,"STX Driver N-side impedance calibration enable signal, 0: disable; 1:enable",,,,,,
[14],SDSPHY0_STX_CALP_EN,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,"STX Driver P-side impedance calibration enable signal, 0: disable; 1:enable",,,,,,
[13:9],SDSPHY0_STX_CAL_NSEL,5,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,"STX Driver replica unit N-side impedance trim signal, set by calibration",,,,,,
[8:4],SDSPHY0_STX_CAL_PSEL,5,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,"STX Driver replica unit P-side impedance trim signal, set by calibration",,,,,,
[3:0],SDSPHY0_RSVD_WR_TX2,4,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,reserverd,,,,,,
,,,,,,,,,,,,,,,,,,
##SDSPHY_CKTREE,,,,,,,,,,,,,,,,,,
[15],SDSPHY0_PI_EN_1P8VR_SL,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[14],SDSPHY0_SGMII_SEL,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[13:12],SDSPHY0_PI_RSEL,2,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[11],SDSPHY0_CLK2TX_SEL,1,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[10:0],SDSPHY0_RSVD_WR_CKTREE,11,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
,,,,,,,,,,,,,,,,,,
##SDSPHY_ATEST,,,,,,,,,,,,,,,,,,
[15:13],SDSPHY0_TR,3,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[12:9],SDSPHY0_TE_BLK,4,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[8:0],SDSPHY0_RSVD_WR_SDSPHY_ATEST,9,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
,,,,,,,,,,,,,,,,,,
##SDSPHY_RSVD0,,,,,,,,,,,,,,,,,,
[15:8],SDSPHY0_RSVD_WR,8,ID,WR,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
[7:0],SDSPHY0_RSVD_RO,8,OD,RD,0x0,N/A,N,N/A,N/A,N/A,,,,,,,,
,,,,,,,,,,,,,,,,,,
,,,,,,,,,,,,,,,,,,
#DataClock_MISC,,,,,,,,,,,,,,,,,,
##Data_Clock_XTAL_SYSPLL,,,,,,,,,,,,,,,,,,
,MISC_CK25_XTAL,1,OCK,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,25MHz syspll clock for DFT,,,,,,
,MISC_RSTB2DIG,1,ODH,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,Global reset for digital,,,,,,
,MISC_RAND_OUT,1,ODH,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,random signal output at 25MHz rate,,,,,,
,,,,,,,,,,,,,,,,,,
##Data_Clock_TSEN,,,,,,,,,,,,,,,,,,
,MISC_TSEN_RESETB,1,IDH,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,,,,,,,
,MISC_TSEN_MODV09,1,ODH,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,,,,,,,
,MISC_CLK_TSEN,1,OCK,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,,,,,,,
##Efuse,,,,,,,,,,,,,,,,,,
,MISC_EFUSE_LDO_EN,1,IDH,N/A,0x0,0x0,Y,0x0,Configurable,N/A,,,,,,,,
,,,,,,,,,,,,,,,,,,
#DataClock_BWPLL,,,,,,,,,,,,,,,,,,
##Data_Clock_BWPLL,,,,,,,,,,,,,,,,,,
,BWPLL0_CK200_PLL,1,OCK,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,200MHz clock from PLL,,,,,,
,BWPLL0_CK600_SSC,1,OCK,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,200MHz SSC clock,,,,,,
,BWPLL0_SSCPI_DATA,12,IDH,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,SSC PI data,,,,,,
,BWPLL0_SSCPI_RESETB,1,IDH,N/A,N/A,0x0,Y,0x0,Configurable,N/A,,SSC PI reset_b,,,,,,
,,,,,,,,,,,,,,,,,,
#DataClock_BWPHY,,,,,,,,,,,,,,,,,,
##Data_Clock_BWPHY,,,,,,,,,,,,,,,,,,
,BWPHY0_CK200_PI,1,OCK,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,200MHz clock from PI,,,,,,
,BWPHY0_CK400_DAC,1,OCK,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,dac clk (400MHz),,,,,,
,BWPHY0_TX_DATA,9,IDH,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,9bit dac data in,,,,,,
,BWPHY0_CK66_ADC,1,OCK,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,adc clk ��66.6MHz) (CK66_ADC��,,,,,,
,BWPHY0_SAR_ADC_DATA_DM,8,ODH,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,8bit adc data out,,,,,,
,BWPHY0_SAR_ADC_DATA_CM,8,ODH,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,cmadc data,,,,,,
,BWPHY0_CK66_PI,1,OCK,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,PI clk (66.6MHz),,,,,,
,BWPHY0_PI_DATA,7,IDH,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,PI data,,,,,,
,BWPHY0_PI_RESETB,1,IDH,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,PI reset_b,,,,,,
,BWPHY0_WANDER_UP,1,IDH,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,baseline wander up,,,,,,
,BWPHY0_WANDER_DN,1,IDH,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,baseline wander down,,,,,,
,,,,,,,,,,,,,,,,,,
#DataClock_SDSPHY,,,,,,,,,,,,,,,,,,
##SDS_Data_Clock,,,,,,,,,,,,,,,,,,
,SDSPHY0_RX_DATA,10,ODH,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,10 bit data outputs to digital,,,,,,
,SDSPHY0_RX_EDGE,10,ODH,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,10 bit edge outputs to digital,,,,,,
,SDSPHY0_RX_DEMUXCLK2DIG,1,OCK,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,demux clock to digital to fetch RVGA data.,,,,,,
,SDSPHY0_TX_DATA,10,IDH,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,10 bit TX data from digital.,,,,,,
,SDSPHY0_TX_CLK125M2DIG,1,OCK,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,SerDes TX clock to digital to fetch TX data.,,,,,,
,SDSPHY0_PI_DATA,7,IDH,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,SerDes PI data from digital,,,,,,
,SDSPHY0_PI_RESETB,1,IDH,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,SerDes PI resetb from digital,,,,,,
,SDSPHY0_SQ_OUT2REG,1,ODH,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,squelch detector output,,,,,,
,SDSPHY0_SQUELCH_CK_DIG,1,OCK,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,squelch detector clkout,,,,,,
,,,,,,,,,,,,,,,,,,
#PIN,,,,,,,,,,,,,,,,,,
##MDI,,,,,,,,,,,,,,,,,,
,PIN_MDIN,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,EPHY negative RVGA/tx of T1 interface,,,,,,
,PIN_MDIP,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,EPHY positive RVGA/tx of T1 interface,,,,,,
,,,,,,,,,,,,,,,,,,
##Serdes INOUT,,,,,,,,,,,,,,,,,,
,PIN_SIP,1,PIA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,Rx positive input of serdes,,,,,,
,PIN_SIN,1,PIA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,Rx negative input of serdes,,,,,,
,PIN_SOP,1,POA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,Tx positive output of serdes,,,,,,
,PIN_SON,1,POA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,Tx negative output of serdes,,,,,,
,,,,,,,,,,,,,,,,,,
##PHY_Power_Ground,,,,,,,,,,,,,,,,,,
,PIN_AVDD33_TRX,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,3.3V power supply of T1PHY,,,,,,
,PIN_AVDD33_XTAL,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,3.3V power supply of XTAL,,,,,,
,PIN_AVDD33_PLL,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,3.3V power supply of IV reference,,,,,,
,PIN_AVSS33,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,ground of T1PHY,,,,,,
,PIN_AVSS11,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,ground of T1PHY,,,,,,
,PIN_AVSSXTAL,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,ground of XTAL,,,,,,
,PIN_AVSSPLL,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,ground of T1PHY,,,,,,
,,,,,,,,,,,,,,,,,,
##Regulators,,,,,,,,,,,,,,,,,,
,PIN_AVDD33_REG,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,3.3V power supply of regulators,,,,,,
,PIN_AVSS_REG,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,ground of regulators,,,,,,
,PIN_DVDD_OUT,1,POA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,1.1V regulator output,,,,,,
,PIN_DVDD_OUT_FB,1,PIA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,1.1V regulator output,,,,,,
,,,,,,,,,,,,,,,,,,
##Serdes_Power_Ground,,,,,,,,,,,,,,,,,,
,PIN_AVDD11_SDS,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,0.95V power supply of serdes rx,,,,,,
,PIN_AVDD11_SDSPLL,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,0.95V power supply of serdes tx,,,,,,
,PIN_AVSS_SDS,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,ground of serdes rx,,,,,,
,PIN_AVSS_SDSPLL,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,ground of serdes pll,,,,,,
,,,,,,,,,,,,,,,,,,
##RESET,,,,,,,,,,,,,,,,,,
,PIN_RSTN,1,PIA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,chip hardware reset input,,,,,,
,,,,,,,,,,,,,,,,,,
##XTAL,,,,,,,,,,,,,,,,,,
,PIN_XI,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,crystal oscillator input,,,,,,
,PIN_XO,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,crystal oscillator ouput,,,,,,
,,,,,,,,,,,,,,,,,,
##Analog_Common,,,,,,,,,,,,,,,,,,
,PIN_RBIAS,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,Reference resistor -- 2.49k Ohm(1%) resistor or 4.99k Ohm,,,,,,
,,,,,,,,,,,,,,,,,,
##LPSD,,,,,,,,,,,,,,,,,,
,PIN_VLPR,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,,,,,,,
,PIN_VLPF,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,,,,,,,
,PIN_INH,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,,,,,,,
,PIN_WAKE,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,,,,,,,
,PIN_AVSS_LPSD,1,PIOA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,,,,,,,
,,,,,,,,,,,,,,,,,,
##Digital_Supply,,,,,,,,,,,,,,,,,,
,DVDD,1,PIA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,,,,,,,
,DVSS,1,PIA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,,,,,,,
,DVDDPST,1,PIA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,,,,,,,
,DVSSPST,1,PIA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,,,,,,,
,,,,,,,,,,,,,,,,,,
##EFUSE_Power_VDDQ,,,,,,,,,,,,,,,,,,
,MISC_EFUSE_LDO_2P5V,1,OA ,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,,,,,,,
,,,,,,,,,,,,,,,,,,
##IO_DFT,,,,,,,,,,,,,,,,,,
,TE33_IO,1,OA ,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,,,,,,,
,TR33_IO,8,OA ,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,,,,,,,
,ATEST_IO,1,IA,N/A,N/A,N/A,N/A,N/A,N/A,N/A,,,,,,,,
