Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.3 (win64) Build 329390 Wed Oct 16 18:37:02 MDT 2013
| Date         : Sun Oct 19 21:48:16 2014
| Host         : vvs running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -file v6pcieDMA_timing_summary_routed.rpt -pb v6pcieDMA_timing_summary_routed.pb
| Design       : v6pcieDMA
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.10 2013-09-28
------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 17 register/latch pins with no clock driven by: delay_clk_IBUF_BUFG_inst/O and possible clock pin by: delay_clk 
 There is 1 register/latch pin with no clock driven by: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1 and possible clock pin by: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK 
 There is 1 register/latch pin with no clock driven by: theTlpControl/tx_Itf/trn_tsrc_rdy_derived_reg_i_1/O and possible clock pin by: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/axi_basic_top_i/tx_inst/xhdl12.tx_thrl_ctl_inst/tready_thrtl_xhdl1_reg/Q theTlpControl/tx_Itf/trn_teof_n_i_reg/Q theTlpControl/tx_Itf/trn_tsrc_rdy_n_i_reg/Q 
 There are 0 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 26 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 10 input ports with no input delay specified.

Checking 'no_output_delay'.
 There are 8 ports with no output delay specified.

Checking 'multiple_clock'.
 There are 213 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 3 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 0 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.050       -0.067                      3                18685        0.053        0.000                      0                18655        0.543        0.000                       0                  7743  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                             ------------         ----------      --------------
adc_clk_in_n                                                                                      {0.000 4.000}        8.000           125.000         
adc_clk_in_p                                                                                      {0.000 4.000}        8.000           125.000         
sys_clk_c                                                                                         {0.000 5.000}        10.000          100.000         
  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz  {0.000 4.000}        8.000           125.000         
  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1    {0.000 4.000}        8.000           125.000         
  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk_in_n                                                                                            4.104        0.000                      0                  976        0.183        0.000                      0                  976        3.146        0.000                       0                   214  
adc_clk_in_p                                                                                            4.104        0.000                      0                  976        0.183        0.000                      0                  976        3.146        0.000                       0                   214  
  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz        0.101        0.000                      0                12939        0.053        0.000                      0                12939        0.543        0.000                       0                  7529  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                      To Clock                                                                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                      --------                                                                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk_in_p                                                                                    adc_clk_in_n                                                                                         -0.046       -0.055                      3                  976        4.042        0.000                      0                  976  
pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz  adc_clk_in_n                                                                                          0.047        0.000                      0                  681        4.139        0.000                      0                  666  
adc_clk_in_n                                                                                    adc_clk_in_p                                                                                         -0.050       -0.067                      3                  976        4.046        0.000                      0                  976  
pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz  adc_clk_in_p                                                                                          4.045        0.000                      0                  681        0.141        0.000                      0                  666  
adc_clk_in_n                                                                                    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz        0.362        0.000                      0                  177        4.593        0.000                      0                  162  
adc_clk_in_p                                                                                    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz        4.364        0.000                      0                  177        0.591        0.000                      0                  162  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                      From Clock                                                                                      To Clock                                                                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                      ----------                                                                                      --------                                                                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                               adc_clk_in_n                                                                                    adc_clk_in_n                                                                                          6.004        0.000                      0                    4        0.519        0.000                      0                    4  
**async_default**                                                                               adc_clk_in_p                                                                                    adc_clk_in_n                                                                                          1.854        0.000                      0                    4        4.378        0.000                      0                    4  
**async_default**                                                                               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz  adc_clk_in_n                                                                                          1.453        0.000                      0                    1        4.334        0.000                      0                    1  
**async_default**                                                                               adc_clk_in_n                                                                                    adc_clk_in_p                                                                                          1.850        0.000                      0                    4        4.382        0.000                      0                    4  
**async_default**                                                                               adc_clk_in_p                                                                                    adc_clk_in_p                                                                                          6.004        0.000                      0                    4        0.519        0.000                      0                    4  
**async_default**                                                                               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz  adc_clk_in_p                                                                                          5.451        0.000                      0                    1        0.336        0.000                      0                    1  
**async_default**                                                                               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz        0.924        0.000                      0                 4230        0.334        0.000                      0                 4230  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_in_n
  To Clock:  adc_clk_in_n

Setup :            0  Failing Endpoints,  Worst Slack        4.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.104ns  (required time - arrival time)
  Source:                 LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_in_n'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk_in_n'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_in_n
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_in_n fall@12.000ns - adc_clk_in_n fall@4.000ns)
  Data Path Delay:        3.395ns  (logic 0.643ns (18.939%)  route 2.752ns (81.061%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.156ns = ( 16.156 - 12.000 ) 
    Source Clock Delay      (SCD):    4.393ns = ( 8.393 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in_n fall edge)
                                                      4.000     4.000 f  
    C19                                               0.000     4.000 f  adc_clk_in_n
                         net (fo=0)                   0.000     4.000    ad9467_1/adc_clk_in_n
    D19                  IBUFDS (Prop_ibufds_IB_O)    0.893     4.893 r  ad9467_1/i_clk_ibuf/O
                         net (fo=1, routed)           2.034     6.927    ad9467_1/clk_buf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     7.009 r  ad9467_1/i_clk_gbuf/O
                         net (fo=213, routed)         1.383     8.393    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X52Y169                                                     r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y169        FDCE (Prop_fdce_C_Q)         0.433     8.826 f  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[14]/Q
                         net (fo=11, routed)          0.822     9.647    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[14]
    SLICE_X54Y172        LUT5 (Prop_lut5_I3_O)        0.105     9.752 r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=7, routed)           1.112    10.864    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/I4
    SLICE_X78Y172        LUT2 (Prop_lut2_I0_O)        0.105    10.969 r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_56/O
                         net (fo=1, routed)           0.819    11.788    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_56
    RAMB36_X5Y34         RAMB36E1                                     r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in_n fall edge)
                                                     12.000    12.000 f  
    C19                                               0.000    12.000 f  adc_clk_in_n
                         net (fo=0)                   0.000    12.000    ad9467_1/adc_clk_in_n
    D19                  IBUFDS (Prop_ibufds_IB_O)    0.853    12.853 r  ad9467_1/i_clk_ibuf/O
                         net (fo=1, routed)           1.926    14.779    ad9467_1/clk_buf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    14.857 r  ad9467_1/i_clk_gbuf/O
                         net (fo=213, routed)         1.299    16.156    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/wr_clk
    RAMB36_X5Y34                                                      r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.158    16.314    
                         clock uncertainty           -0.035    16.279    
    RAMB36_X5Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    15.892    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.892    
                         arrival time                         -11.788    
  -------------------------------------------------------------------
                         slack                                  4.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_in_n'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk_in_n'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_in_n
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in_n fall@4.000ns - adc_clk_in_n fall@4.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.157%)  route 0.057ns (27.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns = ( 6.194 - 4.000 ) 
    Source Clock Delay      (SCD):    1.823ns = ( 5.823 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in_n fall edge)
                                                      4.000     4.000 f  
    C19                                               0.000     4.000 f  adc_clk_in_n
                         net (fo=0)                   0.000     4.000    ad9467_1/adc_clk_in_n
    D19                  IBUFDS (Prop_ibufds_IB_O)    0.389     4.389 r  ad9467_1/i_clk_ibuf/O
                         net (fo=1, routed)           0.832     5.221    ad9467_1/clk_buf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     5.248 r  ad9467_1/i_clk_gbuf/O
                         net (fo=213, routed)         0.575     5.823    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X52Y181                                                     r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y181        FDCE (Prop_fdce_C_Q)         0.148     5.971 r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/Q
                         net (fo=1, routed)           0.057     6.028    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/I1[7]
    SLICE_X52Y181        FDCE                                         r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in_n fall edge)
                                                      4.000     4.000 f  
    C19                                               0.000     4.000 f  adc_clk_in_n
                         net (fo=0)                   0.000     4.000    ad9467_1/adc_clk_in_n
    D19                  IBUFDS (Prop_ibufds_IB_O)    0.424     4.424 r  ad9467_1/i_clk_ibuf/O
                         net (fo=1, routed)           0.898     5.322    ad9467_1/clk_buf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     5.352 r  ad9467_1/i_clk_gbuf/O
                         net (fo=213, routed)         0.843     6.194    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X52Y181                                                     r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.372     5.823    
    SLICE_X52Y181        FDCE (Hold_fdce_C_D)         0.022     5.845    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.845    
                         arrival time                           6.028    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk_in_n
Waveform:           { 0 4 }
Period:             8.000
Sources:            { adc_clk_in_n }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170     8.000   5.830  RAMB36_X4Y33   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854     4.000   3.146  SLICE_X36Y198  ad9467_1/adc_dmux_a_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     4.000   3.146  SLICE_X36Y198  ad9467_1/adc_dmux_a_reg[0]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_in_p
  To Clock:  adc_clk_in_p

Setup :            0  Failing Endpoints,  Worst Slack        4.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.104ns  (required time - arrival time)
  Source:                 LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_in_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk_in_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_in_p rise@8.000ns - adc_clk_in_p rise@0.000ns)
  Data Path Delay:        3.395ns  (logic 0.643ns (18.939%)  route 2.752ns (81.061%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.154ns = ( 12.154 - 8.000 ) 
    Source Clock Delay      (SCD):    4.391ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  adc_clk_in_p
                         net (fo=0)                   0.000     0.000    ad9467_1/adc_clk_in_p
    D19                  IBUFDS (Prop_ibufds_I_O)     0.891     0.891 r  ad9467_1/i_clk_ibuf/O
                         net (fo=1, routed)           2.034     2.925    ad9467_1/clk_buf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     3.007 r  ad9467_1/i_clk_gbuf/O
                         net (fo=213, routed)         1.383     4.391    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X52Y169                                                     r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y169        FDCE (Prop_fdce_C_Q)         0.433     4.824 f  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[14]/Q
                         net (fo=11, routed)          0.822     5.645    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[14]
    SLICE_X54Y172        LUT5 (Prop_lut5_I3_O)        0.105     5.750 r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=7, routed)           1.112     6.862    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/I4
    SLICE_X78Y172        LUT2 (Prop_lut2_I0_O)        0.105     6.967 r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_56/O
                         net (fo=1, routed)           0.819     7.786    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_56
    RAMB36_X5Y34         RAMB36E1                                     r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in_p rise edge)
                                                      8.000     8.000 r  
    D19                                               0.000     8.000 r  adc_clk_in_p
                         net (fo=0)                   0.000     8.000    ad9467_1/adc_clk_in_p
    D19                  IBUFDS (Prop_ibufds_I_O)     0.851     8.851 r  ad9467_1/i_clk_ibuf/O
                         net (fo=1, routed)           1.926    10.777    ad9467_1/clk_buf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    10.855 r  ad9467_1/i_clk_gbuf/O
                         net (fo=213, routed)         1.299    12.154    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/wr_clk
    RAMB36_X5Y34                                                      r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.158    12.312    
                         clock uncertainty           -0.035    12.277    
    RAMB36_X5Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    11.890    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.890    
                         arrival time                          -7.786    
  -------------------------------------------------------------------
                         slack                                  4.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_in_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk_in_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in_p rise@0.000ns - adc_clk_in_p rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.157%)  route 0.057ns (27.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  adc_clk_in_p
                         net (fo=0)                   0.000     0.000    ad9467_1/adc_clk_in_p
    D19                  IBUFDS (Prop_ibufds_I_O)     0.387     0.387 r  ad9467_1/i_clk_ibuf/O
                         net (fo=1, routed)           0.832     1.219    ad9467_1/clk_buf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.246 r  ad9467_1/i_clk_gbuf/O
                         net (fo=213, routed)         0.575     1.821    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X52Y181                                                     r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y181        FDCE (Prop_fdce_C_Q)         0.148     1.969 r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/Q
                         net (fo=1, routed)           0.057     2.026    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/I1[7]
    SLICE_X52Y181        FDCE                                         r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  adc_clk_in_p
                         net (fo=0)                   0.000     0.000    ad9467_1/adc_clk_in_p
    D19                  IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  ad9467_1/i_clk_ibuf/O
                         net (fo=1, routed)           0.898     1.320    ad9467_1/clk_buf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.350 r  ad9467_1/i_clk_gbuf/O
                         net (fo=213, routed)         0.843     2.192    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X52Y181                                                     r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.372     1.821    
    SLICE_X52Y181        FDCE (Hold_fdce_C_D)         0.022     1.843    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk_in_p
Waveform:           { 0 4 }
Period:             8.000
Sources:            { adc_clk_in_p }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170     8.000   5.830  RAMB36_X4Y33   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854     4.000   3.146  SLICE_X36Y198  ad9467_1/adc_dmux_a_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854     4.000   3.146  SLICE_X36Y198  ad9467_1/adc_dmux_a_reg[0]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
  To Clock:  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz

Setup :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.543ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9467_1/reg09_rd_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz rise@8.000ns - pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz rise@0.000ns)
  Data Path Delay:        7.402ns  (logic 2.964ns (40.045%)  route 4.438ns (59.955%))
  Logic Levels:           6  (LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.840ns = ( 10.840 - 8.000 ) 
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=1, routed)           1.559     1.559    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.640 r  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=7535, routed)        1.533     3.173    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/v6_noinit.ram/rd_clk
    RAMB36_X1Y28                                                      r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.125     5.298 r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.649     6.947    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/I102[2]
    SLICE_X36Y176        LUT6 (Prop_lut6_I5_O)        0.105     7.052 r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[57]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     7.052    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/n_0_dout[57]_INST_0_i_2
    SLICE_X36Y176        MUXF7 (Prop_muxf7_I1_O)      0.178     7.230 r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[57]_INST_0/O
                         net (fo=2, routed)           1.168     8.398    LoopBack_FIFO_Off.queue_buffer0/dout[57]
    SLICE_X52Y175        LUT6 (Prop_lut6_I0_O)        0.241     8.639 r  LoopBack_FIFO_Off.queue_buffer0/debug_data1_reg[0]_i_15/O
                         net (fo=1, routed)           0.805     9.444    LoopBack_FIFO_Off.queue_buffer0/n_0_debug_data1_reg[0]_i_15
    SLICE_X52Y177        LUT6 (Prop_lut6_I2_O)        0.105     9.549 r  LoopBack_FIFO_Off.queue_buffer0/debug_data1_reg[0]_i_4/O
                         net (fo=1, routed)           0.247     9.796    LoopBack_FIFO_Off.queue_buffer0/n_0_debug_data1_reg[0]_i_4
    SLICE_X52Y179        LUT6 (Prop_lut6_I5_O)        0.105     9.901 r  LoopBack_FIFO_Off.queue_buffer0/debug_data1_reg[0]_i_1/O
                         net (fo=33, routed)          0.296    10.197    LoopBack_FIFO_Off.queue_buffer0/debug_data1_reg0
    SLICE_X54Y179        LUT2 (Prop_lut2_I1_O)        0.105    10.302 r  LoopBack_FIFO_Off.queue_buffer0/reg09_rd[31]_i_1/O
                         net (fo=32, routed)          0.273    10.575    ad9467_1/E[0]
    SLICE_X54Y178        FDRE                                         r  ad9467_1/reg09_rd_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz rise edge)
                                                      8.000     8.000 r  
    MMCME2_ADV_X0Y2                                   0.000     8.000 r  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=1, routed)           1.488     9.488    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     9.564 r  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=7535, routed)        1.275    10.840    ad9467_1/PIPE_USERCLK2
    SLICE_X54Y178                                                     r  ad9467_1/reg09_rd_reg[0]/C
                         clock pessimism              0.075    10.915    
                         clock uncertainty           -0.071    10.844    
    SLICE_X54Y178        FDRE (Setup_fdre_C_CE)      -0.168    10.676    ad9467_1/reg09_rd_reg[0]
  -------------------------------------------------------------------
                         required time                         10.676    
                         arrival time                         -10.575    
  -------------------------------------------------------------------
                         slack                                  0.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_reg[53]/C
                            (rising edge-triggered cell FDCE clocked by pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[53].gv4.srl16/D
                            (rising edge-triggered cell SRL16E clocked by pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz rise@0.000ns - pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.978%)  route 0.111ns (44.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    1.196ns
    Clock Pessimism Removal (CPR):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=1, routed)           0.545     0.545    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.571 r  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=7535, routed)        0.625     1.196    theTlpControl/rx_Itf/MRd_Channel/PIPE_USERCLK2
    SLICE_X13Y196                                                     r  theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y196        FDCE (Prop_fdce_C_Q)         0.141     1.337 r  theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_reg[53]/Q
                         net (fo=2, routed)           0.111     1.447    theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/din[53]
    SLICE_X14Y196        SRL16E                                       r  theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[53].gv4.srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y2                                   0.000     0.000 r  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=1, routed)           0.595     0.595    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.624 r  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=7535, routed)        0.896     1.520    theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/clk
    SLICE_X14Y196                                                     r  theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[53].gv4.srl16/CLK
                         clock pessimism             -0.309     1.212    
    SLICE_X14Y196        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.395    theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[53].gv4.srl16
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
Waveform:           { 0 4 }
Period:             8.000
Sources:            { pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin     Required  Actual  Slack    Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK  n/a               5.714     8.000   2.286    GTPE2_CHANNEL_X0Y7  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a               213.360   8.000   205.360  MMCME2_ADV_X0Y2     pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK            n/a               0.854     4.000   3.146    SLICE_X16Y211       theTlpControl/rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[0].gv4.srl16/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a               0.854     4.000   3.146    SLICE_X16Y211       theTlpControl/rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[0].gv4.srl16/CLK
Max Skew          Fast    PCIE_2_1/PIPECLK      PCIE_2_1/USERCLK  0.560     0.017   0.543    PCIE_X0Y0           pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_in_p
  To Clock:  adc_clk_in_n

Setup :            3  Failing Endpoints,  Worst Slack       -0.046ns,  Total Violation       -0.055ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.046ns  (required time - arrival time)
  Source:                 LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_in_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk_in_n'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_in_n
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in_n fall@4.000ns - adc_clk_in_p rise@0.000ns)
  Data Path Delay:        3.395ns  (logic 0.643ns (18.939%)  route 2.752ns (81.061%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.156ns = ( 8.156 - 4.000 ) 
    Source Clock Delay      (SCD):    4.391ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  adc_clk_in_p
                         net (fo=0)                   0.000     0.000    ad9467_1/adc_clk_in_p
    D19                  IBUFDS (Prop_ibufds_I_O)     0.891     0.891 r  ad9467_1/i_clk_ibuf/O
                         net (fo=1, routed)           2.034     2.925    ad9467_1/clk_buf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     3.007 r  ad9467_1/i_clk_gbuf/O
                         net (fo=213, routed)         1.383     4.391    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X52Y169                                                     r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y169        FDCE (Prop_fdce_C_Q)         0.433     4.824 f  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[14]/Q
                         net (fo=11, routed)          0.822     5.645    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[14]
    SLICE_X54Y172        LUT5 (Prop_lut5_I3_O)        0.105     5.750 r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=7, routed)           1.112     6.862    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/I4
    SLICE_X78Y172        LUT2 (Prop_lut2_I0_O)        0.105     6.967 r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_56/O
                         net (fo=1, routed)           0.819     7.786    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_56
    RAMB36_X5Y34         RAMB36E1                                     r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in_n fall edge)
                                                      4.000     4.000 f  
    C19                                               0.000     4.000 f  adc_clk_in_n
                         net (fo=0)                   0.000     4.000    ad9467_1/adc_clk_in_n
    D19                  IBUFDS (Prop_ibufds_IB_O)    0.853     4.853 r  ad9467_1/i_clk_ibuf/O
                         net (fo=1, routed)           1.926     6.779    ad9467_1/clk_buf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     6.857 r  ad9467_1/i_clk_gbuf/O
                         net (fo=213, routed)         1.299     8.156    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/wr_clk
    RAMB36_X5Y34                                                      r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.006     8.162    
                         clock uncertainty           -0.035     8.127    
    RAMB36_X5Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     7.740    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.740    
                         arrival time                          -7.786    
  -------------------------------------------------------------------
                         slack                                 -0.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.042ns  (arrival time - required time)
  Source:                 LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_in_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk_in_n'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_in_n
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.000ns  (adc_clk_in_n fall@4.000ns - adc_clk_in_p rise@8.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.157%)  route 0.057ns (27.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns = ( 6.194 - 4.000 ) 
    Source Clock Delay      (SCD):    1.821ns = ( 9.821 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in_p rise edge)
                                                      8.000     8.000 r  
    D19                                               0.000     8.000 r  adc_clk_in_p
                         net (fo=0)                   0.000     8.000    ad9467_1/adc_clk_in_p
    D19                  IBUFDS (Prop_ibufds_I_O)     0.387     8.387 r  ad9467_1/i_clk_ibuf/O
                         net (fo=1, routed)           0.832     9.219    ad9467_1/clk_buf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     9.246 r  ad9467_1/i_clk_gbuf/O
                         net (fo=213, routed)         0.575     9.821    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X52Y181                                                     r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y181        FDCE (Prop_fdce_C_Q)         0.148     9.969 r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/Q
                         net (fo=1, routed)           0.057    10.026    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/I1[7]
    SLICE_X52Y181        FDCE                                         r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in_n fall edge)
                                                      4.000     4.000 f  
    C19                                               0.000     4.000 f  adc_clk_in_n
                         net (fo=0)                   0.000     4.000    ad9467_1/adc_clk_in_n
    D19                  IBUFDS (Prop_ibufds_IB_O)    0.424     4.424 r  ad9467_1/i_clk_ibuf/O
                         net (fo=1, routed)           0.898     5.322    ad9467_1/clk_buf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     5.352 r  ad9467_1/i_clk_gbuf/O
                         net (fo=213, routed)         0.843     6.194    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X52Y181                                                     r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.268     5.927    
                         clock uncertainty            0.035     5.962    
    SLICE_X52Y181        FDCE (Hold_fdce_C_D)         0.022     5.984    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.984    
                         arrival time                          10.026    
  -------------------------------------------------------------------
                         slack                                  4.042    





---------------------------------------------------------------------------------------------------
From Clock:  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
  To Clock:  adc_clk_in_n

Setup :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 ad9467_1/real_data_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk_in_n'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_in_n
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in_n fall@4.000ns - pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 0.433ns (10.101%)  route 3.854ns (89.899%))
  Logic Levels:           0  
  Clock Path Skew:        1.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.182ns = ( 8.182 - 4.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=1, routed)           1.559     1.559    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.640 r  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=7535, routed)        1.397     3.037    ad9467_1/PIPE_USERCLK2
    SLICE_X46Y193                                                     r  ad9467_1/real_data_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y193        FDRE (Prop_fdre_C_Q)         0.433     3.470 r  ad9467_1/real_data_out_reg[20]/Q
                         net (fo=10, routed)          3.854     7.324    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/din[1]
    RAMB36_X3Y25         RAMB36E1                                     r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in_n fall edge)
                                                      4.000     4.000 f  
    C19                                               0.000     4.000 f  adc_clk_in_n
                         net (fo=0)                   0.000     4.000    ad9467_1/adc_clk_in_n
    D19                  IBUFDS (Prop_ibufds_IB_O)    0.853     4.853 r  ad9467_1/i_clk_ibuf/O
                         net (fo=1, routed)           1.926     6.779    ad9467_1/clk_buf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     6.857 r  ad9467_1/i_clk_gbuf/O
                         net (fo=213, routed)         1.324     8.182    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/wr_clk
    RAMB36_X3Y25                                                      r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     8.182    
                         clock uncertainty           -0.170     8.012    
    RAMB36_X3Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.641     7.371    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.371    
                         arrival time                          -7.324    
  -------------------------------------------------------------------
                         slack                                  0.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.139ns  (arrival time - required time)
  Source:                 ad9467_1/real_data_out_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk_in_n'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_in_n
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.000ns  (adc_clk_in_n fall@4.000ns - pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz rise@8.000ns)
  Data Path Delay:        1.636ns  (logic 0.128ns (7.826%)  route 1.508ns (92.174%))
  Logic Levels:           0  
  Clock Path Skew:        1.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns = ( 6.237 - 4.000 ) 
    Source Clock Delay      (SCD):    1.154ns = ( 9.154 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz rise edge)
                                                      8.000     8.000 r  
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     8.000 r  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=1, routed)           0.545     8.545    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     8.571 r  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=7535, routed)        0.583     9.154    ad9467_1/PIPE_USERCLK2
    SLICE_X43Y190                                                     r  ad9467_1/real_data_out_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y190        FDRE (Prop_fdre_C_Q)         0.128     9.282 r  ad9467_1/real_data_out_reg[50]/Q
                         net (fo=9, routed)           1.508    10.789    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/din[4]
    RAMB36_X2Y25         RAMB36E1                                     r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in_n fall edge)
                                                      4.000     4.000 f  
    C19                                               0.000     4.000 f  adc_clk_in_n
                         net (fo=0)                   0.000     4.000    ad9467_1/adc_clk_in_n
    D19                  IBUFDS (Prop_ibufds_IB_O)    0.424     4.424 r  ad9467_1/i_clk_ibuf/O
                         net (fo=1, routed)           0.898     5.322    ad9467_1/clk_buf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     5.352 r  ad9467_1/i_clk_gbuf/O
                         net (fo=213, routed)         0.885     6.237    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/wr_clk
    RAMB36_X2Y25                                                      r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     6.237    
                         clock uncertainty            0.170     6.407    
    RAMB36_X2Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.243     6.650    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -6.650    
                         arrival time                          10.789    
  -------------------------------------------------------------------
                         slack                                  4.139    





---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_in_n
  To Clock:  adc_clk_in_p

Setup :            3  Failing Endpoints,  Worst Slack       -0.050ns,  Total Violation       -0.067ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.050ns  (required time - arrival time)
  Source:                 LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_in_n'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk_in_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in_p rise@8.000ns - adc_clk_in_n fall@4.000ns)
  Data Path Delay:        3.395ns  (logic 0.643ns (18.939%)  route 2.752ns (81.061%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.154ns = ( 12.154 - 8.000 ) 
    Source Clock Delay      (SCD):    4.393ns = ( 8.393 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in_n fall edge)
                                                      4.000     4.000 f  
    C19                                               0.000     4.000 f  adc_clk_in_n
                         net (fo=0)                   0.000     4.000    ad9467_1/adc_clk_in_n
    D19                  IBUFDS (Prop_ibufds_IB_O)    0.893     4.893 r  ad9467_1/i_clk_ibuf/O
                         net (fo=1, routed)           2.034     6.927    ad9467_1/clk_buf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     7.009 r  ad9467_1/i_clk_gbuf/O
                         net (fo=213, routed)         1.383     8.393    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X52Y169                                                     r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y169        FDCE (Prop_fdce_C_Q)         0.433     8.826 f  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[14]/Q
                         net (fo=11, routed)          0.822     9.647    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[14]
    SLICE_X54Y172        LUT5 (Prop_lut5_I3_O)        0.105     9.752 r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=7, routed)           1.112    10.864    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/I4
    SLICE_X78Y172        LUT2 (Prop_lut2_I0_O)        0.105    10.969 r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_56/O
                         net (fo=1, routed)           0.819    11.788    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_56
    RAMB36_X5Y34         RAMB36E1                                     r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in_p rise edge)
                                                      8.000     8.000 r  
    D19                                               0.000     8.000 r  adc_clk_in_p
                         net (fo=0)                   0.000     8.000    ad9467_1/adc_clk_in_p
    D19                  IBUFDS (Prop_ibufds_I_O)     0.851     8.851 r  ad9467_1/i_clk_ibuf/O
                         net (fo=1, routed)           1.926    10.777    ad9467_1/clk_buf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    10.855 r  ad9467_1/i_clk_gbuf/O
                         net (fo=213, routed)         1.299    12.154    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/wr_clk
    RAMB36_X5Y34                                                      r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.006    12.160    
                         clock uncertainty           -0.035    12.125    
    RAMB36_X5Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    11.738    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.738    
                         arrival time                         -11.788    
  -------------------------------------------------------------------
                         slack                                 -0.050    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.046ns  (arrival time - required time)
  Source:                 LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_in_n'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk_in_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.000ns  (adc_clk_in_p rise@0.000ns - adc_clk_in_n fall@4.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.157%)  route 0.057ns (27.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.823ns = ( 5.823 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in_n fall edge)
                                                      4.000     4.000 f  
    C19                                               0.000     4.000 f  adc_clk_in_n
                         net (fo=0)                   0.000     4.000    ad9467_1/adc_clk_in_n
    D19                  IBUFDS (Prop_ibufds_IB_O)    0.389     4.389 r  ad9467_1/i_clk_ibuf/O
                         net (fo=1, routed)           0.832     5.221    ad9467_1/clk_buf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     5.248 r  ad9467_1/i_clk_gbuf/O
                         net (fo=213, routed)         0.575     5.823    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X52Y181                                                     r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y181        FDCE (Prop_fdce_C_Q)         0.148     5.971 r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/Q
                         net (fo=1, routed)           0.057     6.028    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/I1[7]
    SLICE_X52Y181        FDCE                                         r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  adc_clk_in_p
                         net (fo=0)                   0.000     0.000    ad9467_1/adc_clk_in_p
    D19                  IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  ad9467_1/i_clk_ibuf/O
                         net (fo=1, routed)           0.898     1.320    ad9467_1/clk_buf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.350 r  ad9467_1/i_clk_gbuf/O
                         net (fo=213, routed)         0.843     2.192    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X52Y181                                                     r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.268     1.925    
                         clock uncertainty            0.035     1.960    
    SLICE_X52Y181        FDCE (Hold_fdce_C_D)         0.022     1.982    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           6.028    
  -------------------------------------------------------------------
                         slack                                  4.046    





---------------------------------------------------------------------------------------------------
From Clock:  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
  To Clock:  adc_clk_in_p

Setup :            0  Failing Endpoints,  Worst Slack        4.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.045ns  (required time - arrival time)
  Source:                 ad9467_1/real_data_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk_in_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_in_p rise@8.000ns - pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 0.433ns (10.101%)  route 3.854ns (89.899%))
  Logic Levels:           0  
  Clock Path Skew:        1.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.180ns = ( 12.180 - 8.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=1, routed)           1.559     1.559    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.640 r  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=7535, routed)        1.397     3.037    ad9467_1/PIPE_USERCLK2
    SLICE_X46Y193                                                     r  ad9467_1/real_data_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y193        FDRE (Prop_fdre_C_Q)         0.433     3.470 r  ad9467_1/real_data_out_reg[20]/Q
                         net (fo=10, routed)          3.854     7.324    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/din[1]
    RAMB36_X3Y25         RAMB36E1                                     r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in_p rise edge)
                                                      8.000     8.000 r  
    D19                                               0.000     8.000 r  adc_clk_in_p
                         net (fo=0)                   0.000     8.000    ad9467_1/adc_clk_in_p
    D19                  IBUFDS (Prop_ibufds_I_O)     0.851     8.851 r  ad9467_1/i_clk_ibuf/O
                         net (fo=1, routed)           1.926    10.777    ad9467_1/clk_buf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    10.855 r  ad9467_1/i_clk_gbuf/O
                         net (fo=213, routed)         1.324    12.180    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/wr_clk
    RAMB36_X3Y25                                                      r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.180    
                         clock uncertainty           -0.170    12.010    
    RAMB36_X3Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.641    11.369    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.369    
                         arrival time                          -7.324    
  -------------------------------------------------------------------
                         slack                                  4.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 ad9467_1/real_data_out_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk_in_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in_p rise@0.000ns - pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.128ns (7.826%)  route 1.508ns (92.174%))
  Logic Levels:           0  
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=1, routed)           0.545     0.545    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.571 r  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=7535, routed)        0.583     1.154    ad9467_1/PIPE_USERCLK2
    SLICE_X43Y190                                                     r  ad9467_1/real_data_out_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y190        FDRE (Prop_fdre_C_Q)         0.128     1.282 r  ad9467_1/real_data_out_reg[50]/Q
                         net (fo=9, routed)           1.508     2.789    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/din[4]
    RAMB36_X2Y25         RAMB36E1                                     r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  adc_clk_in_p
                         net (fo=0)                   0.000     0.000    ad9467_1/adc_clk_in_p
    D19                  IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  ad9467_1/i_clk_ibuf/O
                         net (fo=1, routed)           0.898     1.320    ad9467_1/clk_buf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.350 r  ad9467_1/i_clk_gbuf/O
                         net (fo=213, routed)         0.885     2.235    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/wr_clk
    RAMB36_X2Y25                                                      r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.235    
                         clock uncertainty            0.170     2.405    
    RAMB36_X2Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.243     2.648    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.648    
                         arrival time                           2.789    
  -------------------------------------------------------------------
                         slack                                  0.141    





---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_in_n
  To Clock:  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz

Setup :            0  Failing Endpoints,  Worst Slack        0.362ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.593ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 ad9467_1/real_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in_n'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9467_1/real_data_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz rise@8.000ns - adc_clk_in_n fall@4.000ns)
  Data Path Delay:        1.869ns  (logic 0.633ns (33.872%)  route 1.236ns (66.128%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.852ns = ( 10.852 - 8.000 ) 
    Source Clock Delay      (SCD):    4.481ns = ( 8.481 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in_n fall edge)
                                                      4.000     4.000 f  
    C19                                               0.000     4.000 f  adc_clk_in_n
                         net (fo=0)                   0.000     4.000    ad9467_1/adc_clk_in_n
    D19                  IBUFDS (Prop_ibufds_IB_O)    0.893     4.893 r  ad9467_1/i_clk_ibuf/O
                         net (fo=1, routed)           2.034     6.927    ad9467_1/clk_buf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     7.009 r  ad9467_1/i_clk_gbuf/O
                         net (fo=213, routed)         1.471     8.481    ad9467_1/B2H_wr_clk
    SLICE_X36Y199                                                     r  ad9467_1/real_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y199        FDRE (Prop_fdre_C_Q)         0.398     8.879 r  ad9467_1/real_data_reg[11]/Q
                         net (fo=4, routed)           1.236    10.114    ad9467_1/real_data[11]
    SLICE_X49Y191        LUT3 (Prop_lut3_I0_O)        0.235    10.349 r  ad9467_1/real_data_out[11]_i_1/O
                         net (fo=1, routed)           0.000    10.349    ad9467_1/n_0_real_data_out[11]_i_1
    SLICE_X49Y191        FDRE                                         r  ad9467_1/real_data_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz rise edge)
                                                      8.000     8.000 r  
    MMCME2_ADV_X0Y2                                   0.000     8.000 r  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=1, routed)           1.488     9.488    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     9.564 r  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=7535, routed)        1.287    10.852    ad9467_1/PIPE_USERCLK2
    SLICE_X49Y191                                                     r  ad9467_1/real_data_out_reg[11]/C
                         clock pessimism              0.000    10.852    
                         clock uncertainty           -0.170    10.682    
    SLICE_X49Y191        FDRE (Setup_fdre_C_D)        0.030    10.712    ad9467_1/real_data_out_reg[11]
  -------------------------------------------------------------------
                         required time                         10.712    
                         arrival time                         -10.349    
  -------------------------------------------------------------------
                         slack                                  0.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.593ns  (arrival time - required time)
  Source:                 LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_in_n'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9467_1/fifowasoverflow_reg/D
                            (rising edge-triggered cell FDRE clocked by pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.000ns  (pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz rise@0.000ns - adc_clk_in_n fall@4.000ns)
  Data Path Delay:        0.624ns  (logic 0.186ns (29.828%)  route 0.438ns (70.172%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    1.830ns = ( 5.830 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in_n fall edge)
                                                      4.000     4.000 f  
    C19                                               0.000     4.000 f  adc_clk_in_n
                         net (fo=0)                   0.000     4.000    ad9467_1/adc_clk_in_n
    D19                  IBUFDS (Prop_ibufds_IB_O)    0.389     4.389 r  ad9467_1/i_clk_ibuf/O
                         net (fo=1, routed)           0.832     5.221    ad9467_1/clk_buf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     5.248 r  ad9467_1/i_clk_gbuf/O
                         net (fo=213, routed)         0.582     5.830    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X43Y194                                                     r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y194        FDPE (Prop_fdpe_C_Q)         0.141     5.971 r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=36, routed)          0.438     6.408    ad9467_1/B2H_wr_full
    SLICE_X42Y205        LUT5 (Prop_lut5_I2_O)        0.045     6.453 r  ad9467_1/fifowasoverflow_i_1/O
                         net (fo=1, routed)           0.000     6.453    ad9467_1/n_0_fifowasoverflow_i_1
    SLICE_X42Y205        FDRE                                         r  ad9467_1/fifowasoverflow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y2                                   0.000     0.000 r  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=1, routed)           0.595     0.595    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.624 r  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=7535, routed)        0.947     1.571    ad9467_1/PIPE_USERCLK2
    SLICE_X42Y205                                                     r  ad9467_1/fifowasoverflow_reg/C
                         clock pessimism              0.000     1.571    
                         clock uncertainty            0.170     1.740    
    SLICE_X42Y205        FDRE (Hold_fdre_C_D)         0.120     1.860    ad9467_1/fifowasoverflow_reg
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           6.453    
  -------------------------------------------------------------------
                         slack                                  4.593    





---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_in_p
  To Clock:  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz

Setup :            0  Failing Endpoints,  Worst Slack        4.364ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.364ns  (required time - arrival time)
  Source:                 ad9467_1/real_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9467_1/real_data_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz rise@8.000ns - adc_clk_in_p rise@0.000ns)
  Data Path Delay:        1.869ns  (logic 0.633ns (33.872%)  route 1.236ns (66.128%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.852ns = ( 10.852 - 8.000 ) 
    Source Clock Delay      (SCD):    4.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  adc_clk_in_p
                         net (fo=0)                   0.000     0.000    ad9467_1/adc_clk_in_p
    D19                  IBUFDS (Prop_ibufds_I_O)     0.891     0.891 r  ad9467_1/i_clk_ibuf/O
                         net (fo=1, routed)           2.034     2.925    ad9467_1/clk_buf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     3.007 r  ad9467_1/i_clk_gbuf/O
                         net (fo=213, routed)         1.471     4.479    ad9467_1/B2H_wr_clk
    SLICE_X36Y199                                                     r  ad9467_1/real_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y199        FDRE (Prop_fdre_C_Q)         0.398     4.877 r  ad9467_1/real_data_reg[11]/Q
                         net (fo=4, routed)           1.236     6.112    ad9467_1/real_data[11]
    SLICE_X49Y191        LUT3 (Prop_lut3_I0_O)        0.235     6.347 r  ad9467_1/real_data_out[11]_i_1/O
                         net (fo=1, routed)           0.000     6.347    ad9467_1/n_0_real_data_out[11]_i_1
    SLICE_X49Y191        FDRE                                         r  ad9467_1/real_data_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz rise edge)
                                                      8.000     8.000 r  
    MMCME2_ADV_X0Y2                                   0.000     8.000 r  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=1, routed)           1.488     9.488    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     9.564 r  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=7535, routed)        1.287    10.852    ad9467_1/PIPE_USERCLK2
    SLICE_X49Y191                                                     r  ad9467_1/real_data_out_reg[11]/C
                         clock pessimism              0.000    10.852    
                         clock uncertainty           -0.170    10.682    
    SLICE_X49Y191        FDRE (Setup_fdre_C_D)        0.030    10.712    ad9467_1/real_data_out_reg[11]
  -------------------------------------------------------------------
                         required time                         10.712    
                         arrival time                          -6.347    
  -------------------------------------------------------------------
                         slack                                  4.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_in_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9467_1/fifowasoverflow_reg/D
                            (rising edge-triggered cell FDRE clocked by pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz rise@0.000ns - adc_clk_in_p rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.186ns (29.828%)  route 0.438ns (70.172%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  adc_clk_in_p
                         net (fo=0)                   0.000     0.000    ad9467_1/adc_clk_in_p
    D19                  IBUFDS (Prop_ibufds_I_O)     0.387     0.387 r  ad9467_1/i_clk_ibuf/O
                         net (fo=1, routed)           0.832     1.219    ad9467_1/clk_buf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.246 r  ad9467_1/i_clk_gbuf/O
                         net (fo=213, routed)         0.582     1.828    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X43Y194                                                     r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y194        FDPE (Prop_fdpe_C_Q)         0.141     1.969 r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=36, routed)          0.438     2.406    ad9467_1/B2H_wr_full
    SLICE_X42Y205        LUT5 (Prop_lut5_I2_O)        0.045     2.451 r  ad9467_1/fifowasoverflow_i_1/O
                         net (fo=1, routed)           0.000     2.451    ad9467_1/n_0_fifowasoverflow_i_1
    SLICE_X42Y205        FDRE                                         r  ad9467_1/fifowasoverflow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y2                                   0.000     0.000 r  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=1, routed)           0.595     0.595    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.624 r  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=7535, routed)        0.947     1.571    ad9467_1/PIPE_USERCLK2
    SLICE_X42Y205                                                     r  ad9467_1/fifowasoverflow_reg/C
                         clock pessimism              0.000     1.571    
                         clock uncertainty            0.170     1.740    
    SLICE_X42Y205        FDRE (Hold_fdre_C_D)         0.120     1.860    ad9467_1/fifowasoverflow_reg
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.451    
  -------------------------------------------------------------------
                         slack                                  0.591    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  adc_clk_in_n
  To Clock:  adc_clk_in_n

Setup :            0  Failing Endpoints,  Worst Slack        6.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.519ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.004ns  (required time - arrival time)
  Source:                 LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_in_n'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock adc_clk_in_n'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_in_n fall@12.000ns - adc_clk_in_n fall@4.000ns)
  Data Path Delay:        1.617ns  (logic 0.433ns (26.777%)  route 1.184ns (73.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.133ns = ( 16.133 - 12.000 ) 
    Source Clock Delay      (SCD):    4.403ns = ( 8.403 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in_n fall edge)
                                                      4.000     4.000 f  
    C19                                               0.000     4.000 f  adc_clk_in_n
                         net (fo=0)                   0.000     4.000    ad9467_1/adc_clk_in_n
    D19                  IBUFDS (Prop_ibufds_IB_O)    0.893     4.893 r  ad9467_1/i_clk_ibuf/O
                         net (fo=1, routed)           2.034     6.927    ad9467_1/clk_buf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     7.009 r  ad9467_1/i_clk_gbuf/O
                         net (fo=213, routed)         1.393     8.403    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y191                                                     r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y191        FDPE (Prop_fdpe_C_Q)         0.433     8.836 f  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           1.184    10.020    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X53Y170        FDPE                                         f  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in_n fall edge)
                                                     12.000    12.000 f  
    C19                                               0.000    12.000 f  adc_clk_in_n
                         net (fo=0)                   0.000    12.000    ad9467_1/adc_clk_in_n
    D19                  IBUFDS (Prop_ibufds_IB_O)    0.853    12.853 r  ad9467_1/i_clk_ibuf/O
                         net (fo=1, routed)           1.926    14.779    ad9467_1/clk_buf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    14.857 r  ad9467_1/i_clk_gbuf/O
                         net (fo=213, routed)         1.276    16.133    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X53Y170                                                     r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.217    16.351    
                         clock uncertainty           -0.035    16.315    
    SLICE_X53Y170        FDPE (Recov_fdpe_C_PRE)     -0.292    16.023    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         16.023    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                  6.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_in_n'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock adc_clk_in_n'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in_n fall@4.000ns - adc_clk_in_n fall@4.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.477%)  route 0.298ns (64.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns = ( 6.204 - 4.000 ) 
    Source Clock Delay      (SCD):    1.829ns = ( 5.829 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in_n fall edge)
                                                      4.000     4.000 f  
    C19                                               0.000     4.000 f  adc_clk_in_n
                         net (fo=0)                   0.000     4.000    ad9467_1/adc_clk_in_n
    D19                  IBUFDS (Prop_ibufds_IB_O)    0.389     4.389 r  ad9467_1/i_clk_ibuf/O
                         net (fo=1, routed)           0.832     5.221    ad9467_1/clk_buf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     5.248 r  ad9467_1/i_clk_gbuf/O
                         net (fo=213, routed)         0.581     5.829    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y191                                                     r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y191        FDPE (Prop_fdpe_C_Q)         0.164     5.993 f  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.298     6.291    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X43Y194        FDPE                                         f  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in_n fall edge)
                                                      4.000     4.000 f  
    C19                                               0.000     4.000 f  adc_clk_in_n
                         net (fo=0)                   0.000     4.000    ad9467_1/adc_clk_in_n
    D19                  IBUFDS (Prop_ibufds_IB_O)    0.424     4.424 r  ad9467_1/i_clk_ibuf/O
                         net (fo=1, routed)           0.898     5.322    ad9467_1/clk_buf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     5.352 r  ad9467_1/i_clk_gbuf/O
                         net (fo=213, routed)         0.853     6.204    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X43Y194                                                     r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.338     5.867    
    SLICE_X43Y194        FDPE (Remov_fdpe_C_PRE)     -0.095     5.772    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -5.772    
                         arrival time                           6.291    
  -------------------------------------------------------------------
                         slack                                  0.519    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  adc_clk_in_p
  To Clock:  adc_clk_in_n

Setup :            0  Failing Endpoints,  Worst Slack        1.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.378ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.854ns  (required time - arrival time)
  Source:                 LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_in_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock adc_clk_in_n'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in_n fall@4.000ns - adc_clk_in_p rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.433ns (26.777%)  route 1.184ns (73.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.133ns = ( 8.133 - 4.000 ) 
    Source Clock Delay      (SCD):    4.401ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  adc_clk_in_p
                         net (fo=0)                   0.000     0.000    ad9467_1/adc_clk_in_p
    D19                  IBUFDS (Prop_ibufds_I_O)     0.891     0.891 r  ad9467_1/i_clk_ibuf/O
                         net (fo=1, routed)           2.034     2.925    ad9467_1/clk_buf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     3.007 r  ad9467_1/i_clk_gbuf/O
                         net (fo=213, routed)         1.393     4.401    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y191                                                     r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y191        FDPE (Prop_fdpe_C_Q)         0.433     4.834 f  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           1.184     6.018    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X53Y170        FDPE                                         f  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in_n fall edge)
                                                      4.000     4.000 f  
    C19                                               0.000     4.000 f  adc_clk_in_n
                         net (fo=0)                   0.000     4.000    ad9467_1/adc_clk_in_n
    D19                  IBUFDS (Prop_ibufds_IB_O)    0.853     4.853 r  ad9467_1/i_clk_ibuf/O
                         net (fo=1, routed)           1.926     6.779    ad9467_1/clk_buf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     6.857 r  ad9467_1/i_clk_gbuf/O
                         net (fo=213, routed)         1.276     8.133    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X53Y170                                                     r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.065     8.199    
                         clock uncertainty           -0.035     8.163    
    SLICE_X53Y170        FDPE (Recov_fdpe_C_PRE)     -0.292     7.871    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          7.871    
                         arrival time                          -6.018    
  -------------------------------------------------------------------
                         slack                                  1.854    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.378ns  (arrival time - required time)
  Source:                 LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_in_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock adc_clk_in_n'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.000ns  (adc_clk_in_n fall@4.000ns - adc_clk_in_p rise@8.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.477%)  route 0.298ns (64.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns = ( 6.204 - 4.000 ) 
    Source Clock Delay      (SCD):    1.827ns = ( 9.827 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in_p rise edge)
                                                      8.000     8.000 r  
    D19                                               0.000     8.000 r  adc_clk_in_p
                         net (fo=0)                   0.000     8.000    ad9467_1/adc_clk_in_p
    D19                  IBUFDS (Prop_ibufds_I_O)     0.387     8.387 r  ad9467_1/i_clk_ibuf/O
                         net (fo=1, routed)           0.832     9.219    ad9467_1/clk_buf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     9.246 r  ad9467_1/i_clk_gbuf/O
                         net (fo=213, routed)         0.581     9.827    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y191                                                     r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y191        FDPE (Prop_fdpe_C_Q)         0.164     9.991 f  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.298    10.289    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X43Y194        FDPE                                         f  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in_n fall edge)
                                                      4.000     4.000 f  
    C19                                               0.000     4.000 f  adc_clk_in_n
                         net (fo=0)                   0.000     4.000    ad9467_1/adc_clk_in_n
    D19                  IBUFDS (Prop_ibufds_IB_O)    0.424     4.424 r  ad9467_1/i_clk_ibuf/O
                         net (fo=1, routed)           0.898     5.322    ad9467_1/clk_buf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     5.352 r  ad9467_1/i_clk_gbuf/O
                         net (fo=213, routed)         0.853     6.204    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X43Y194                                                     r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.234     5.971    
                         clock uncertainty            0.035     6.006    
    SLICE_X43Y194        FDPE (Remov_fdpe_C_PRE)     -0.095     5.911    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -5.911    
                         arrival time                          10.289    
  -------------------------------------------------------------------
                         slack                                  4.378    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
  To Clock:  adc_clk_in_n

Setup :            0  Failing Endpoints,  Worst Slack        1.453ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.453ns  (required time - arrival time)
  Source:                 ad9467_1/resetfifo_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/CLR
                            (recovery check against rising-edge clock adc_clk_in_n'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in_n fall@4.000ns - pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 0.538ns (18.095%)  route 2.435ns (81.905%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.142ns = ( 8.142 - 4.000 ) 
    Source Clock Delay      (SCD):    3.289ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=1, routed)           1.559     1.559    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.640 r  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=7535, routed)        1.649     3.289    ad9467_1/PIPE_USERCLK2
    SLICE_X18Y230                                                     r  ad9467_1/resetfifo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y230        FDRE (Prop_fdre_C_Q)         0.433     3.722 f  ad9467_1/resetfifo_reg/Q
                         net (fo=1, routed)           0.704     4.426    theTlpControl/Memory_Space/resetfifo
    SLICE_X24Y227        LUT2 (Prop_lut2_I1_O)        0.105     4.531 f  theTlpControl/Memory_Space/U0_B2H_i_1/O
                         net (fo=6, routed)           1.731     6.262    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X46Y191        FDCE                                         f  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in_n fall edge)
                                                      4.000     4.000 f  
    C19                                               0.000     4.000 f  adc_clk_in_n
                         net (fo=0)                   0.000     4.000    ad9467_1/adc_clk_in_n
    D19                  IBUFDS (Prop_ibufds_IB_O)    0.853     4.853 r  ad9467_1/i_clk_ibuf/O
                         net (fo=1, routed)           1.926     6.779    ad9467_1/clk_buf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     6.857 r  ad9467_1/i_clk_gbuf/O
                         net (fo=213, routed)         1.285     8.142    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y191                                                     r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/C
                         clock pessimism              0.000     8.142    
                         clock uncertainty           -0.170     7.973    
    SLICE_X46Y191        FDCE (Recov_fdce_C_CLR)     -0.258     7.715    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg
  -------------------------------------------------------------------
                         required time                          7.715    
                         arrival time                          -6.262    
  -------------------------------------------------------------------
                         slack                                  1.453    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.334ns  (arrival time - required time)
  Source:                 theTlpControl/Memory_Space/eb_FIFO_Rst_i_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/CLR
                            (removal check against rising-edge clock adc_clk_in_n'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.000ns  (adc_clk_in_n fall@4.000ns - pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz rise@8.000ns)
  Data Path Delay:        1.372ns  (logic 0.186ns (13.560%)  route 1.186ns (86.440%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.934ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns = ( 6.202 - 4.000 ) 
    Source Clock Delay      (SCD):    1.268ns = ( 9.268 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz rise edge)
                                                      8.000     8.000 r  
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     8.000 r  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=1, routed)           0.545     8.545    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     8.571 r  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=7535, routed)        0.697     9.268    theTlpControl/Memory_Space/PIPE_USERCLK2
    SLICE_X24Y228                                                     r  theTlpControl/Memory_Space/eb_FIFO_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y228        FDPE (Prop_fdpe_C_Q)         0.141     9.409 f  theTlpControl/Memory_Space/eb_FIFO_Rst_i_reg/Q
                         net (fo=2, routed)           0.286     9.695    theTlpControl/Memory_Space/eb_FIFO_Rst
    SLICE_X24Y227        LUT2 (Prop_lut2_I0_O)        0.045     9.740 f  theTlpControl/Memory_Space/U0_B2H_i_1/O
                         net (fo=6, routed)           0.899    10.640    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X46Y191        FDCE                                         f  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in_n fall edge)
                                                      4.000     4.000 f  
    C19                                               0.000     4.000 f  adc_clk_in_n
                         net (fo=0)                   0.000     4.000    ad9467_1/adc_clk_in_n
    D19                  IBUFDS (Prop_ibufds_IB_O)    0.424     4.424 r  ad9467_1/i_clk_ibuf/O
                         net (fo=1, routed)           0.898     5.322    ad9467_1/clk_buf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     5.352 r  ad9467_1/i_clk_gbuf/O
                         net (fo=213, routed)         0.850     6.202    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y191                                                     r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/C
                         clock pessimism              0.000     6.202    
                         clock uncertainty            0.170     6.372    
    SLICE_X46Y191        FDCE (Remov_fdce_C_CLR)     -0.067     6.305    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg
  -------------------------------------------------------------------
                         required time                         -6.305    
                         arrival time                          10.640    
  -------------------------------------------------------------------
                         slack                                  4.334    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  adc_clk_in_n
  To Clock:  adc_clk_in_p

Setup :            0  Failing Endpoints,  Worst Slack        1.850ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.382ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.850ns  (required time - arrival time)
  Source:                 LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_in_n'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock adc_clk_in_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in_p rise@8.000ns - adc_clk_in_n fall@4.000ns)
  Data Path Delay:        1.617ns  (logic 0.433ns (26.777%)  route 1.184ns (73.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.131ns = ( 12.131 - 8.000 ) 
    Source Clock Delay      (SCD):    4.403ns = ( 8.403 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in_n fall edge)
                                                      4.000     4.000 f  
    C19                                               0.000     4.000 f  adc_clk_in_n
                         net (fo=0)                   0.000     4.000    ad9467_1/adc_clk_in_n
    D19                  IBUFDS (Prop_ibufds_IB_O)    0.893     4.893 r  ad9467_1/i_clk_ibuf/O
                         net (fo=1, routed)           2.034     6.927    ad9467_1/clk_buf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     7.009 r  ad9467_1/i_clk_gbuf/O
                         net (fo=213, routed)         1.393     8.403    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y191                                                     r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y191        FDPE (Prop_fdpe_C_Q)         0.433     8.836 f  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           1.184    10.020    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X53Y170        FDPE                                         f  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in_p rise edge)
                                                      8.000     8.000 r  
    D19                                               0.000     8.000 r  adc_clk_in_p
                         net (fo=0)                   0.000     8.000    ad9467_1/adc_clk_in_p
    D19                  IBUFDS (Prop_ibufds_I_O)     0.851     8.851 r  ad9467_1/i_clk_ibuf/O
                         net (fo=1, routed)           1.926    10.777    ad9467_1/clk_buf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    10.855 r  ad9467_1/i_clk_gbuf/O
                         net (fo=213, routed)         1.276    12.131    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X53Y170                                                     r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.065    12.197    
                         clock uncertainty           -0.035    12.161    
    SLICE_X53Y170        FDPE (Recov_fdpe_C_PRE)     -0.292    11.869    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.869    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                  1.850    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.382ns  (arrival time - required time)
  Source:                 LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_in_n'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock adc_clk_in_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.000ns  (adc_clk_in_p rise@0.000ns - adc_clk_in_n fall@4.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.477%)  route 0.298ns (64.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.829ns = ( 5.829 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in_n fall edge)
                                                      4.000     4.000 f  
    C19                                               0.000     4.000 f  adc_clk_in_n
                         net (fo=0)                   0.000     4.000    ad9467_1/adc_clk_in_n
    D19                  IBUFDS (Prop_ibufds_IB_O)    0.389     4.389 r  ad9467_1/i_clk_ibuf/O
                         net (fo=1, routed)           0.832     5.221    ad9467_1/clk_buf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     5.248 r  ad9467_1/i_clk_gbuf/O
                         net (fo=213, routed)         0.581     5.829    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y191                                                     r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y191        FDPE (Prop_fdpe_C_Q)         0.164     5.993 f  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.298     6.291    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X43Y194        FDPE                                         f  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  adc_clk_in_p
                         net (fo=0)                   0.000     0.000    ad9467_1/adc_clk_in_p
    D19                  IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  ad9467_1/i_clk_ibuf/O
                         net (fo=1, routed)           0.898     1.320    ad9467_1/clk_buf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.350 r  ad9467_1/i_clk_gbuf/O
                         net (fo=213, routed)         0.853     2.202    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X43Y194                                                     r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.234     1.969    
                         clock uncertainty            0.035     2.004    
    SLICE_X43Y194        FDPE (Remov_fdpe_C_PRE)     -0.095     1.909    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           6.291    
  -------------------------------------------------------------------
                         slack                                  4.382    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  adc_clk_in_p
  To Clock:  adc_clk_in_p

Setup :            0  Failing Endpoints,  Worst Slack        6.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.519ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.004ns  (required time - arrival time)
  Source:                 LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_in_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock adc_clk_in_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_in_p rise@8.000ns - adc_clk_in_p rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.433ns (26.777%)  route 1.184ns (73.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.131ns = ( 12.131 - 8.000 ) 
    Source Clock Delay      (SCD):    4.401ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  adc_clk_in_p
                         net (fo=0)                   0.000     0.000    ad9467_1/adc_clk_in_p
    D19                  IBUFDS (Prop_ibufds_I_O)     0.891     0.891 r  ad9467_1/i_clk_ibuf/O
                         net (fo=1, routed)           2.034     2.925    ad9467_1/clk_buf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     3.007 r  ad9467_1/i_clk_gbuf/O
                         net (fo=213, routed)         1.393     4.401    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y191                                                     r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y191        FDPE (Prop_fdpe_C_Q)         0.433     4.834 f  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           1.184     6.018    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X53Y170        FDPE                                         f  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in_p rise edge)
                                                      8.000     8.000 r  
    D19                                               0.000     8.000 r  adc_clk_in_p
                         net (fo=0)                   0.000     8.000    ad9467_1/adc_clk_in_p
    D19                  IBUFDS (Prop_ibufds_I_O)     0.851     8.851 r  ad9467_1/i_clk_ibuf/O
                         net (fo=1, routed)           1.926    10.777    ad9467_1/clk_buf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    10.855 r  ad9467_1/i_clk_gbuf/O
                         net (fo=213, routed)         1.276    12.131    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X53Y170                                                     r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.217    12.349    
                         clock uncertainty           -0.035    12.313    
    SLICE_X53Y170        FDPE (Recov_fdpe_C_PRE)     -0.292    12.021    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.021    
                         arrival time                          -6.018    
  -------------------------------------------------------------------
                         slack                                  6.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_in_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock adc_clk_in_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in_p rise@0.000ns - adc_clk_in_p rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.477%)  route 0.298ns (64.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  adc_clk_in_p
                         net (fo=0)                   0.000     0.000    ad9467_1/adc_clk_in_p
    D19                  IBUFDS (Prop_ibufds_I_O)     0.387     0.387 r  ad9467_1/i_clk_ibuf/O
                         net (fo=1, routed)           0.832     1.219    ad9467_1/clk_buf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.246 r  ad9467_1/i_clk_gbuf/O
                         net (fo=213, routed)         0.581     1.827    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y191                                                     r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y191        FDPE (Prop_fdpe_C_Q)         0.164     1.991 f  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.298     2.289    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X43Y194        FDPE                                         f  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  adc_clk_in_p
                         net (fo=0)                   0.000     0.000    ad9467_1/adc_clk_in_p
    D19                  IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  ad9467_1/i_clk_ibuf/O
                         net (fo=1, routed)           0.898     1.320    ad9467_1/clk_buf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.350 r  ad9467_1/i_clk_gbuf/O
                         net (fo=213, routed)         0.853     2.202    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X43Y194                                                     r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.338     1.865    
    SLICE_X43Y194        FDPE (Remov_fdpe_C_PRE)     -0.095     1.770    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.519    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
  To Clock:  adc_clk_in_p

Setup :            0  Failing Endpoints,  Worst Slack        5.451ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.451ns  (required time - arrival time)
  Source:                 ad9467_1/resetfifo_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/CLR
                            (recovery check against rising-edge clock adc_clk_in_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_in_p rise@8.000ns - pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 0.538ns (18.095%)  route 2.435ns (81.905%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.140ns = ( 12.140 - 8.000 ) 
    Source Clock Delay      (SCD):    3.289ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=1, routed)           1.559     1.559    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.640 r  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=7535, routed)        1.649     3.289    ad9467_1/PIPE_USERCLK2
    SLICE_X18Y230                                                     r  ad9467_1/resetfifo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y230        FDRE (Prop_fdre_C_Q)         0.433     3.722 f  ad9467_1/resetfifo_reg/Q
                         net (fo=1, routed)           0.704     4.426    theTlpControl/Memory_Space/resetfifo
    SLICE_X24Y227        LUT2 (Prop_lut2_I1_O)        0.105     4.531 f  theTlpControl/Memory_Space/U0_B2H_i_1/O
                         net (fo=6, routed)           1.731     6.262    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X46Y191        FDCE                                         f  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in_p rise edge)
                                                      8.000     8.000 r  
    D19                                               0.000     8.000 r  adc_clk_in_p
                         net (fo=0)                   0.000     8.000    ad9467_1/adc_clk_in_p
    D19                  IBUFDS (Prop_ibufds_I_O)     0.851     8.851 r  ad9467_1/i_clk_ibuf/O
                         net (fo=1, routed)           1.926    10.777    ad9467_1/clk_buf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    10.855 r  ad9467_1/i_clk_gbuf/O
                         net (fo=213, routed)         1.285    12.140    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y191                                                     r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/C
                         clock pessimism              0.000    12.140    
                         clock uncertainty           -0.170    11.971    
    SLICE_X46Y191        FDCE (Recov_fdce_C_CLR)     -0.258    11.713    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg
  -------------------------------------------------------------------
                         required time                         11.713    
                         arrival time                          -6.262    
  -------------------------------------------------------------------
                         slack                                  5.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 theTlpControl/Memory_Space/eb_FIFO_Rst_i_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/CLR
                            (removal check against rising-edge clock adc_clk_in_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in_p rise@0.000ns - pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.186ns (13.560%)  route 1.186ns (86.440%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=1, routed)           0.545     0.545    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.571 r  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=7535, routed)        0.697     1.268    theTlpControl/Memory_Space/PIPE_USERCLK2
    SLICE_X24Y228                                                     r  theTlpControl/Memory_Space/eb_FIFO_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y228        FDPE (Prop_fdpe_C_Q)         0.141     1.409 f  theTlpControl/Memory_Space/eb_FIFO_Rst_i_reg/Q
                         net (fo=2, routed)           0.286     1.695    theTlpControl/Memory_Space/eb_FIFO_Rst
    SLICE_X24Y227        LUT2 (Prop_lut2_I0_O)        0.045     1.740 f  theTlpControl/Memory_Space/U0_B2H_i_1/O
                         net (fo=6, routed)           0.899     2.640    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X46Y191        FDCE                                         f  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  adc_clk_in_p
                         net (fo=0)                   0.000     0.000    ad9467_1/adc_clk_in_p
    D19                  IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  ad9467_1/i_clk_ibuf/O
                         net (fo=1, routed)           0.898     1.320    ad9467_1/clk_buf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.350 r  ad9467_1/i_clk_gbuf/O
                         net (fo=213, routed)         0.850     2.200    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y191                                                     r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/C
                         clock pessimism              0.000     2.200    
                         clock uncertainty            0.170     2.370    
    SLICE_X46Y191        FDCE (Remov_fdce_C_CLR)     -0.067     2.303    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  0.336    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
  To Clock:  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz

Setup :            0  Failing Endpoints,  Worst Slack        0.924ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.924ns  (required time - arrival time)
  Source:                 trn_lnk_up_n_int_i/C
                            (rising edge-triggered cell FDCE clocked by pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            theTlpControl/Memory_Space/reg01_td_i_reg[0]/CLR
                            (recovery check against rising-edge clock pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz rise@8.000ns - pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz rise@0.000ns)
  Data Path Delay:        6.610ns  (logic 0.379ns (5.734%)  route 6.231ns (94.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.077ns = ( 11.077 - 8.000 ) 
    Source Clock Delay      (SCD):    3.291ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=1, routed)           1.559     1.559    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.640 r  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=7535, routed)        1.651     3.291    trn_clk
    SLICE_X31Y207                                                     r  trn_lnk_up_n_int_i/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y207        FDCE (Prop_fdce_C_Q)         0.379     3.670 f  trn_lnk_up_n_int_i/Q
                         net (fo=1710, routed)        6.231     9.901    theTlpControl/Memory_Space/I2
    SLICE_X38Y225        FDCE                                         f  theTlpControl/Memory_Space/reg01_td_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz rise edge)
                                                      8.000     8.000 r  
    MMCME2_ADV_X0Y2                                   0.000     8.000 r  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=1, routed)           1.488     9.488    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     9.564 r  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=7535, routed)        1.513    11.077    theTlpControl/Memory_Space/PIPE_USERCLK2
    SLICE_X38Y225                                                     r  theTlpControl/Memory_Space/reg01_td_i_reg[0]/C
                         clock pessimism              0.149    11.227    
                         clock uncertainty           -0.071    11.156    
    SLICE_X38Y225        FDCE (Recov_fdce_C_CLR)     -0.331    10.825    theTlpControl/Memory_Space/reg01_td_i_reg[0]
  -------------------------------------------------------------------
                         required time                         10.825    
                         arrival time                          -9.901    
  -------------------------------------------------------------------
                         slack                                  0.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 theTlpControl/Memory_Space/DG_Reset_i_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            theTlpControl/Memory_Space/DG_Status_i_reg[8]/CLR
                            (removal check against rising-edge clock pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz rise@0.000ns - pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.078%)  route 0.115ns (44.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=1, routed)           0.545     0.545    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.571 r  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=7535, routed)        0.706     1.277    theTlpControl/Memory_Space/PIPE_USERCLK2
    SLICE_X21Y235                                                     r  theTlpControl/Memory_Space/DG_Reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y235        FDPE (Prop_fdpe_C_Q)         0.141     1.418 f  theTlpControl/Memory_Space/DG_Reset_i_reg/Q
                         net (fo=1, routed)           0.115     1.533    theTlpControl/Memory_Space/n_0_DG_Reset_i_reg
    SLICE_X21Y234        FDCE                                         f  theTlpControl/Memory_Space/DG_Status_i_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X0Y2                                   0.000     0.000 r  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=1, routed)           0.595     0.595    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.624 r  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=7535, routed)        0.981     1.605    theTlpControl/Memory_Space/PIPE_USERCLK2
    SLICE_X21Y234                                                     r  theTlpControl/Memory_Space/DG_Status_i_reg[8]/C
                         clock pessimism             -0.314     1.291    
    SLICE_X21Y234        FDCE (Remov_fdce_C_CLR)     -0.092     1.199    theTlpControl/Memory_Space/DG_Status_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.334    





