
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000312                       # Number of seconds simulated
sim_ticks                                   312207500                       # Number of ticks simulated
final_tick                                  312207500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 219083                       # Simulator instruction rate (inst/s)
host_op_rate                                   327279                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              104957114                       # Simulator tick rate (ticks/s)
host_mem_usage                                1184092                       # Number of bytes of host memory used
host_seconds                                     2.97                       # Real time elapsed on the host
sim_insts                                      651681                       # Number of instructions simulated
sim_ops                                        973527                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    312207500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            50752                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data            79872                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              130624                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        50752                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          50752                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::cpu.inst               793                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data              1248                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2041                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst           162558555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data           255829857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              418388412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst      162558555                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         162558555                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst          162558555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data          255829857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             418388412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                         2041                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2041                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  130624                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   130624                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                183                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                127                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                124                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                122                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                100                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                173                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                160                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                202                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 73                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 98                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                99                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                85                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               139                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               147                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                91                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               118                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                      312135000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2041                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1556                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      328                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      120                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       29                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        6                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          316                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     402.430380                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    227.141873                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    386.611973                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           109     34.49%     34.49% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           58     18.35%     52.85% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           23      7.28%     60.13% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           21      6.65%     66.77% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           15      4.75%     71.52% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            6      1.90%     73.42% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            6      1.90%     75.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           10      3.16%     78.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           68     21.52%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           316                       # Bytes accessed per row activation
system.mem_ctrl.totQLat                      29166500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 67435250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    10205000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      14290.30                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 33040.30                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        418.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     418.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          3.27                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      3.27                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.40                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1713                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  83.93                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      152932.39                       # Average gap between requests
system.mem_ctrl.pageHitRate                     83.93                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   1185240                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    610995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  8503740                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          15980640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              16506060                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                947040                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         46180830                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         13676640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy          35005860                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               138597045                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             443.926059                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             273426250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       1337500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        6784000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     136654000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     35619750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       30544750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    101267500                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1156680                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    588225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  6069000                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          18439200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              13340280                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               1781760                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         53895210                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         21729120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy          27057360                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               144056835                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             461.413755                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             278269500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       3900000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        7824000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     103536000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     56584000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       22171750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    118191750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    312207500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   79145                       # Number of BP lookups
system.cpu.branchPred.condPredicted             79145                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              5429                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                46818                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    3853                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                744                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           46818                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              36368                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            10450                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         2814                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    312207500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      247284                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       68167                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           475                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            73                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    312207500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    312207500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       83581                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           234                       # TLB misses on write requests
system.cpu.workload.numSyscalls                   140                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       312207500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           624416                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             223218                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         767838                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       79145                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              40221                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        338272                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   11130                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  197                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           707                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          207                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     83401                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2598                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             568180                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.080409                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.290395                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   384896     67.74%     67.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     7219      1.27%     69.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    18687      3.29%     72.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     5697      1.00%     73.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     8551      1.50%     74.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     6035      1.06%     75.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    13636      2.40%     78.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    13504      2.38%     80.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   109955     19.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               568180                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.126750                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.229690                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   193322                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                203502                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    145595                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 20196                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   5565                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                1153900                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   5565                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   205096                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   24280                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6730                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    153550                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                172959                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                1133093                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    60                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    303                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  55008                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 109476                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             1414262                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               2838201                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1702412                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            250482                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1229893                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   184369                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                339                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            339                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    109911                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               246670                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               73620                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             59127                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             8810                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    1096199                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 734                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1052154                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               930                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          123405                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       180015                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            594                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        568180                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.851797                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.340574                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              284912     50.14%     50.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               46790      8.24%     58.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               49324      8.68%     67.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               46076      8.11%     75.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               40857      7.19%     82.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               36443      6.41%     88.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               33179      5.84%     94.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               21021      3.70%     98.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                9578      1.69%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          568180                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    3098     21.55%     21.55% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     21.55% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     21.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   212      1.47%     23.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     23.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     23.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     23.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     23.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     23.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     23.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     23.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     23.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     23.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     23.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     23.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     23.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     23.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     23.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     23.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     23.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     23.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     23.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     23.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     23.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     23.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     23.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     23.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     23.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     23.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     23.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     23.02% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   9165     63.74%     86.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   536      3.73%     90.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               872      6.06%     96.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              496      3.45%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              3821      0.36%      0.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                647543     61.54%     61.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  922      0.09%     62.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   255      0.02%     62.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               88318      8.39%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               211096     20.06%     90.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               51937      4.94%     95.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           31152      2.96%     98.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          17110      1.63%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1052154                       # Type of FU issued
system.cpu.iq.rate                           1.685021                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       14379                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013666                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            2382533                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1061311                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       884602                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              305264                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             159126                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       151158                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 909187                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  153525                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            72690                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        18898                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          178                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          101                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         8858                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          237                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   5565                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   14460                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  7032                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             1096933                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               131                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                246670                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                73620                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                460                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     14                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  7015                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            101                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1118                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         5773                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 6891                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1041403                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                239871                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             10751                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       308026                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    63448                       # Number of branches executed
system.cpu.iew.exec_stores                      68155                       # Number of stores executed
system.cpu.iew.exec_rate                     1.667803                       # Inst execution rate
system.cpu.iew.wb_sent                        1038038                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       1035760                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    824451                       # num instructions producing a value
system.cpu.iew.wb_consumers                   1205707                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.658766                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.683791                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          123422                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             140                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              5484                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       548560                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.774696                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.784392                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       321475     58.60%     58.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        54177      9.88%     68.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        31006      5.65%     74.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        33424      6.09%     80.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         8748      1.59%     81.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        15146      2.76%     84.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        12256      2.23%     86.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         5816      1.06%     87.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        66512     12.12%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       548560                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               651681                       # Number of instructions committed
system.cpu.commit.committedOps                 973527                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         292534                       # Number of memory references committed
system.cpu.commit.loads                        227772                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      58646                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                     149718                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    877813                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 3077                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         2351      0.24%      0.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           590732     60.68%     60.92% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             849      0.09%     61.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               83      0.01%     61.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          86978      8.93%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          197128     20.25%     90.20% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          47690      4.90%     95.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        30644      3.15%     98.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        17072      1.75%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            973527                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 66512                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      1578997                       # The number of ROB reads
system.cpu.rob.rob_writes                     2213848                       # The number of ROB writes
system.cpu.timesIdled                            2968                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           56236                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      651681                       # Number of Instructions Simulated
system.cpu.committedOps                        973527                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.958162                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.958162                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.043665                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.043665                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1545241                       # number of integer regfile reads
system.cpu.int_regfile_writes                  772003                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    244730                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   132717                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    347720                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   394998                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  435275                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    312207500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              1068                       # number of replacements
system.cpu.dcache.tags.tagsinuse           703.365397                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              235720                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1941                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            121.442555                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            171500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   703.365397                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.686880                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.686880                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          873                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          837                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.852539                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            479259                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           479259                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    312207500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       172122                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          172122                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        63597                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          63597                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        235719                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           235719                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       235719                       # number of overall hits
system.cpu.dcache.overall_hits::total          235719                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1775                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1775                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1165                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1165                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         2940                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2940                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         2940                       # number of overall misses
system.cpu.dcache.overall_misses::total          2940                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     37420500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     37420500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     88474000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     88474000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    125894500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    125894500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    125894500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    125894500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       173897                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       173897                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        64762                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        64762                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       238659                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       238659                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       238659                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       238659                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.010207                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010207                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.017989                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017989                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.012319                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012319                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.012319                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012319                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 21081.971831                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21081.971831                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 75943.347639                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75943.347639                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 42821.258503                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42821.258503                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 42821.258503                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42821.258503                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            1                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         1006                       # number of writebacks
system.cpu.dcache.writebacks::total              1006                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          996                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          996                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          998                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          998                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          998                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          998                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          779                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          779                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1163                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1163                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1942                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1942                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1942                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1942                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     20622500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     20622500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     87195500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     87195500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    107818000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    107818000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    107818000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    107818000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.004480                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004480                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.017958                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017958                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.008137                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008137                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.008137                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008137                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 26473.042362                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26473.042362                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 74974.634566                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74974.634566                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 55519.052523                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55519.052523                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 55519.052523                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55519.052523                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    312207500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              6246                       # number of replacements
system.cpu.icache.tags.tagsinuse           245.435225                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               76148                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6502                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             11.711473                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   245.435225                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.958731                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.958731                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          141                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          104                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            173303                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           173303                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    312207500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst        76148                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           76148                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         76148                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            76148                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        76148                       # number of overall hits
system.cpu.icache.overall_hits::total           76148                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         7252                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7252                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         7252                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7252                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         7252                       # number of overall misses
system.cpu.icache.overall_misses::total          7252                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    160053996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    160053996                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    160053996                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    160053996                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    160053996                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    160053996                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        83400                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        83400                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        83400                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        83400                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        83400                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        83400                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.086954                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.086954                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.086954                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.086954                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.086954                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.086954                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 22070.324876                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 22070.324876                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 22070.324876                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 22070.324876                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 22070.324876                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 22070.324876                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1496                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                37                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    40.432432                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          748                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          748                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          748                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          748                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          748                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          748                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         6504                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6504                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         6504                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6504                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         6504                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6504                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    132871998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    132871998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    132871998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    132871998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    132871998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    132871998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.077986                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.077986                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.077986                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.077986                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.077986                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.077986                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 20429.273985                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 20429.273985                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 20429.273985                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 20429.273985                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 20429.273985                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 20429.273985                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests          15760                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         7316                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED    312207500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                7282                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          1006                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              6310                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               1162                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              1162                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           7283                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        19252                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         4952                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   24204                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       416128                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       188608                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   604736                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 3                       # Total snoops (count)
system.l2bus.snoopTraffic                          64                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               8448                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000829                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.028775                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     8441     99.92%     99.92% # Request fanout histogram
system.l2bus.snoop_fanout::1                        7      0.08%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 8448                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              8886000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             9754500                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               3.1                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             2912998                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.9                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    312207500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                    2                       # number of replacements
system.l2cache.tags.tagsinuse             1504.485336                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  13714                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2041                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 6.719255                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                71500                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst   552.679072                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data   951.806264                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.134931                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.232375                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.367306                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2039                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1971                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.497803                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               128089                       # Number of tag accesses
system.l2cache.tags.data_accesses              128089                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    312207500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks         1006                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         1006                       # number of WritebackDirty hits
system.l2cache.UpgradeReq_hits::cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.ReadExReq_hits::cpu.data            41                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               41                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst         5709                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data          652                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6361                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst             5709                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data              693                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6402                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst            5709                       # number of overall hits
system.l2cache.overall_hits::cpu.data             693                       # number of overall hits
system.l2cache.overall_hits::total               6402                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data         1121                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1121                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          794                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          127                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          921                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            794                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data           1248                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2042                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           794                       # number of overall misses
system.l2cache.overall_misses::cpu.data          1248                       # number of overall misses
system.l2cache.overall_misses::total             2042                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data     85004000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     85004000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     63150500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     12598500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     75749000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     63150500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     97602500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    160753000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     63150500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     97602500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    160753000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks         1006                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         1006                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data         1162                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         1162                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst         6503                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data          779                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         7282                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst         6503                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data         1941                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            8444                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst         6503                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data         1941                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           8444                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.964716                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.964716                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.122097                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.163030                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.126476                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.122097                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.642968                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.241829                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.122097                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.642968                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.241829                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 75828.724353                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 75828.724353                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 79534.634761                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 99200.787402                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 82246.471227                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 79534.634761                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 78207.131410                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 78723.310480                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 79534.634761                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 78207.131410                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 78723.310480                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::cpu.data         1121                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1121                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          794                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          127                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          921                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          794                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data         1248                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2042                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          794                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data         1248                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2042                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     73794000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     73794000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     55220500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     11328500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     66549000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     55220500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     85122500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    140343000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     55220500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     85122500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    140343000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.964716                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.964716                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.122097                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.163030                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.126476                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.122097                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.642968                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.241829                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.122097                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.642968                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.241829                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 65828.724353                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 65828.724353                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 69547.229219                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 89200.787402                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 72257.328990                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 69547.229219                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 68207.131410                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 68728.207640                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 69547.229219                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 68207.131410                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 68728.207640                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          2043                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            2                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    312207500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                920                       # Transaction distribution
system.membus.trans_dist::CleanEvict                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1121                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1121                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           920                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         4084                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         4084                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4084                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       130624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       130624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  130624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2041                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2041    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2041                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1021500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy            5554750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
