{
    "Substrate Preparation": 130,
    "Wafer Manufacturing": 280,
    "Crystal Growth": 250,
    "Wafer Slicing": 120,
    "Edge Rounding": 310,
    "Wafer Polishing": 110,
    "Lapping": 280,
    "Chemical Mechanical Polishing": 220,
    "Cleaning": 280,
    "RCA Clean": 190,
    "Piranha Clean": 160,
    "Vapor Phase Cleaning": 230,
    "Film Formation": 90,
    "Oxidation": 230,
    "Thermal Oxidation": 110,
    "Plasma-Enhanced Oxidation": 140,
    "High Pressure Oxidation": 170,
    "Low Pressure Oxidation": 100,
    "Anodic Oxidation": 170,
    "Deposition": 350,
    "Chemical Vapor Deposition (CVD)": 10,
    "Physical Vapor Deposition (PVD)": 200,
    "Atomic Layer Deposition (ALD)": 10,
    "Pulsed Layer Deposition": 200,
    "Epitaxial Growth": 60,
    "Silicon Epitaxy": 30,
    "Compound Semiconductor Epitaxy": 230,
    "Patterning": 20,
    "Lithography": 230,
    "Photoresist Application": 220,
    "Exposure (UV Deep UV EUV)": 130,
    "Development": 210,
    "Electron Beam Lithography": 70,
    "Ion Beam Lithography": 100,
    "Maskless Lithography": 160,
    "Immersion Lithography": 0,
    "Etching": 70,
    "Wet Etching": 180,
    "Dry Etching": 150,
    "Plasma Etching": 170,
    "Reactive Ion Etching": 150,
    "Deep Reactive Ion Etching": 0,
    "Isotropic Wet Etching": 190,
    "Anisotropic Wet Etching": 120,
    "Atomic Ion Etching": 30,
    "Electron Cyclotron Etching": 90,
    "Doping": 250,
    "Ion Implantation": 170,
    "High Energy Implantation": 190,
    "Low Energy Implantation": 160,
    "Plasma Immersion Ion Implantation": 70,
    "Focused Ion Beam Implantation": 130,
    "Diffusion": 180,
    "Thermal Diffusion": 140,
    "Rapid Thermal Diffusion": 140,
    "In-situ Doping": 50,
    "During Epitaxial Growth": 150,
    "During Deposition": 0,
    "Planarization": 130,
    "Chemical Mechanical Planarization": 30,
    "Oxide CMP": 30,
    "Metal CMP": 40,
    "Etchback Planarization": 10,
    "Resist Etchback": 100,
    "Sacrificial Layer Etchback": 20,
    "Cleaning and Surface Preparation": 360,
    "Wet Cleaning": 230,
    "HF Dip": 190,
    "Dry Cleaning": 270,
    "Plasma Cleaning": 190,
    "UV-Ozone Cleaning": 30,
    "Advanced Cleaning": 230,
    "Supercritical CO2 Cleaning": 120,
    "Cryogenic Cleaning": 210,
    "Thermal Processing": 230,
    "Annealing": 240,
    "Furnace Annealing": 90,
    "Rapid Thermal Annealing": 140,
    "Laser Annealing": 190,
    "Dry Oxidation": 40,
    "Wet Oxidation": 150,
    "Dopant Activation": 20,
    "Spike Annealing": 130,
    "Flash Annealing": 100,
    "Metrology and Inspection": 10,
    "Physical Metrology": 60,
    "Profilometry": 70,
    "Ellipsometry": 160,
    "X-ray Reflectometry": 160,
    "Electrical Metrology": 150,
    "Sheet Resistance Measurement": 70,
    "Capacitance-Voltage Measurement": 150,
    "Defect Inspection": 250,
    "Optical Inspection": 260,
    "E-beam Inspection": 50,
    "Wafer Inspection": 20,
    "Advanced Modules": 40,
    "High-k/Metal Gate": 140,
    "Gate Dielectric Deposition": 80,
    "Metal Gate Deposition": 130,
    "Strain Engineering": 70,
    "Strained Silicon": 140,
    "SiGe Channels": 120,
    "3D Structures": 210,
    "FinFET Formation": 150,
    "Gate-All-Around Structures": 180,
    "Back-End Processes": 70,
    "Multilayer Interconnect": 170,
    "Interlayer Dielectric Deposition": 110,
    "Metal Deposition": 170,
    "Metallization": 210,
    "Physical Vapor Deposition": 260,
    "Chemical Vapor Deposition": 20,
    "Electroplating": 280,
    "Sputtering": 250,
    "Interconnect Patterning": 180,
    "Damascene Process": 180,
    "Dual Damascene Process": 50,
    "Passivation": 320,
    "Silicon Nitride Deposition": 170,
    "Polyimide Coating": 130,
    "Wafer Thinning": 50,
    "Backside Grinding": 220,
    "Chemical Etching": 240,
    "Wafer Testing": 260,
    "Parametric Testing": 300,
    "Functional Testing": 360,
    "Dicing": 310,
    "Mechanical Dicing": 10,
    "Laser Dicing": 200,
    "Plasma Dicing": 150,
    "Packaging": 380,
    "Die Attach": 300,
    "Wire Bonding": 290,
    "Flip Chip Bonding": 60,
    "Encapsulation": 290,
    "Advanced Packaging": 290,
    "Through-Silicon Via (TSV)": 120,
    "Wafer-Level Packaging": 240
}