Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: EncrypterAndDecrypter.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "EncrypterAndDecrypter.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "EncrypterAndDecrypter"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : EncrypterAndDecrypter
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/akshay/Xilinix/Lab3_Mysterious/HalfAdder.vhd" into library work
Parsing entity <HalfAdder>.
Parsing architecture <Behavioral> of entity <halfadder>.
Parsing VHDL file "/home/akshay/Xilinix/Lab3_Mysterious/FullAdder.vhd" into library work
Parsing entity <FullAdder>.
Parsing architecture <Behavioral> of entity <fulladder>.
Parsing VHDL file "/home/akshay/Xilinix/Lab3_Mysterious/Count.vhd" into library work
Parsing entity <Count>.
Parsing architecture <Behavioral> of entity <count>.
Parsing VHDL file "/home/akshay/Xilinix/Lab3_Mysterious/Encrypter.vhd" into library work
Parsing entity <Encrypter>.
Parsing architecture <Behavioral> of entity <encrypter>.
Parsing VHDL file "/home/akshay/Xilinix/Lab3_Mysterious/Decrypter.vhd" into library work
Parsing entity <Decrypter>.
Parsing architecture <Behavioral> of entity <decrypter>.
Parsing VHDL file "/home/akshay/Xilinix/Lab3_Mysterious/EncrypterAndDecrypter.vhd" into library work
Parsing entity <EncrypterAndDecrypter>.
Parsing architecture <Behavioral> of entity <encrypteranddecrypter>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <EncrypterAndDecrypter> (architecture <Behavioral>) from library <work>.

Elaborating entity <Encrypter> (architecture <Behavioral>) from library <work>.

Elaborating entity <Count> (architecture <Behavioral>) from library <work>.

Elaborating entity <FullAdder> (architecture <Behavioral>) from library <work>.

Elaborating entity <HalfAdder> (architecture <Behavioral>) from library <work>.

Elaborating entity <Decrypter> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <EncrypterAndDecrypter>.
    Related source file is "/home/akshay/Xilinix/Lab3_Mysterious/EncrypterAndDecrypter.vhd".
    Summary:
	no macro.
Unit <EncrypterAndDecrypter> synthesized.

Synthesizing Unit <Encrypter>.
    Related source file is "/home/akshay/Xilinix/Lab3_Mysterious/Encrypter.vhd".
    Found 32-bit register for signal <C>.
    Found 6-bit register for signal <i>.
    Found 4-bit register for signal <T>.
    Found 32-bit register for signal <temp>.
    Found 4-bit adder for signal <T[3]_GND_7_o_add_5_OUT> created at line 77.
    Found 6-bit adder for signal <N[5]_GND_7_o_add_7_OUT> created at line 79.
    Found 6-bit adder for signal <i[5]_GND_7_o_add_9_OUT> created at line 81.
    Found 6-bit comparator greater for signal <i[5]_N[5]_LessThan_4_o> created at line 75
    Found 6-bit comparator not equal for signal <i[5]_N[5]_equal_9_o> created at line 79
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  74 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <Encrypter> synthesized.

Synthesizing Unit <Count>.
    Related source file is "/home/akshay/Xilinix/Lab3_Mysterious/Count.vhd".
    Summary:
	no macro.
Unit <Count> synthesized.

Synthesizing Unit <FullAdder>.
    Related source file is "/home/akshay/Xilinix/Lab3_Mysterious/FullAdder.vhd".
    Summary:
Unit <FullAdder> synthesized.

Synthesizing Unit <HalfAdder>.
    Related source file is "/home/akshay/Xilinix/Lab3_Mysterious/HalfAdder.vhd".
    Summary:
Unit <HalfAdder> synthesized.

Synthesizing Unit <Decrypter>.
    Related source file is "/home/akshay/Xilinix/Lab3_Mysterious/Decrypter.vhd".
    Found 32-bit register for signal <P>.
    Found 6-bit register for signal <i>.
    Found 4-bit register for signal <T>.
    Found 32-bit register for signal <temp>.
    Found 4-bit adder for signal <T[3]_PWR_11_o_add_10_OUT> created at line 83.
    Found 6-bit adder for signal <i[5]_GND_11_o_add_13_OUT> created at line 86.
    Found 6-bit subtractor for signal <N0[5]_GND_11_o_add_11_OUT> created at line 84.
    Found 6-bit comparator greater for signal <i[5]_N0[5]_LessThan_8_o> created at line 80
    Found 6-bit comparator not equal for signal <i[5]_N0[5]_equal_13_o> created at line 84
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  74 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Decrypter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 4-bit adder                                           : 2
 6-bit adder                                           : 3
 6-bit subtractor                                      : 1
# Registers                                            : 8
 32-bit register                                       : 4
 4-bit register                                        : 2
 6-bit register                                        : 2
# Comparators                                          : 4
 6-bit comparator greater                              : 2
 6-bit comparator not equal                            : 2
# Multiplexers                                         : 3
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 2
# Xors                                                 : 128
 1-bit xor2                                            : 118
 1-bit xor8                                            : 8
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Decrypter>.
The following registers are absorbed into accumulator <T>: 1 register on signal <T>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
Unit <Decrypter> synthesized (advanced).

Synthesizing (advanced) Unit <Encrypter>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
The following registers are absorbed into counter <T>: 1 register on signal <T>.
Unit <Encrypter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 4-bit adder                                           : 1
 6-bit adder                                           : 1
 6-bit subtractor                                      : 1
# Counters                                             : 3
 4-bit up counter                                      : 1
 6-bit up counter                                      : 2
# Accumulators                                         : 1
 4-bit up loadable accumulator                         : 1
# Registers                                            : 128
 Flip-Flops                                            : 128
# Comparators                                          : 4
 6-bit comparator greater                              : 2
 6-bit comparator not equal                            : 2
# Multiplexers                                         : 2
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 128
 1-bit xor2                                            : 118
 1-bit xor8                                            : 8
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <EncrypterAndDecrypter> ...

Optimizing unit <Encrypter> ...

Optimizing unit <Decrypter> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block EncrypterAndDecrypter, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 148
 Flip-Flops                                            : 148

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : EncrypterAndDecrypter.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 277
#      LUT2                        : 5
#      LUT3                        : 20
#      LUT4                        : 11
#      LUT5                        : 174
#      LUT6                        : 64
#      MUXF7                       : 3
# FlipFlops/Latches                : 148
#      FD                          : 8
#      FDC                         : 76
#      FDCE                        : 64
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 132
#      IBUF                        : 68
#      OBUF                        : 64

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             148  out of  54576     0%  
 Number of Slice LUTs:                  274  out of  27288     1%  
    Number used as Logic:               274  out of  27288     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    274
   Number with an unused Flip Flop:     126  out of    274    45%  
   Number with an unused LUT:             0  out of    274     0%  
   Number of fully used LUT-FF pairs:   148  out of    274    54%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                         133
 Number of bonded IOBs:                 133  out of    218    61%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 148   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.954ns (Maximum Frequency: 201.847MHz)
   Minimum input arrival time before clock: 13.560ns
   Maximum output required time after clock: 3.668ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 4.954ns (frequency: 201.847MHz)
  Total number of paths / destination ports: 3561 / 212
-------------------------------------------------------------------------
Delay:               4.954ns (Levels of Logic = 4)
  Source:            DE1/i_0 (FF)
  Destination:       DE1/temp_31 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: DE1/i_0 to DE1/temp_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             16   0.447   1.005  DE1/i_0 (DE1/i_0)
     LUT4:I3->O            1   0.205   0.580  DE1/i[5]_N0[5]_LessThan_8_o11 (DE1/i[5]_N0[5]_LessThan_8_o1)
     LUT6:I5->O            6   0.205   0.973  DE1/i[5]_N0[5]_LessThan_8_o12 (DE1/i[5]_N0[5]_LessThan_8_o11)
     LUT6:I3->O           17   0.205   1.028  DE1/_n0155_inv1 (DE1/_n0155_inv)
     LUT5:I4->O            1   0.205   0.000  DE1/temp_31_rstpot (DE1/temp_31_rstpot)
     FDC:D                     0.102          DE1/temp_31
    ----------------------------------------
    Total                      4.954ns (1.369ns logic, 3.585ns route)
                                       (27.6% logic, 72.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 1562297 / 352
-------------------------------------------------------------------------
Offset:              13.560ns (Levels of Logic = 11)
  Source:            K<3> (PAD)
  Destination:       EN1/C_31 (FF)
  Destination Clock: clock rising

  Data Path: K<3> to EN1/C_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   0.912  K_3_IBUF (K_3_IBUF)
     LUT3:I0->O            2   0.205   0.961  EN1/C1/FA1/Mxor_sum_xo<0>1 (DE1/C1/level0<1>)
     LUT5:I0->O            4   0.203   1.048  EN1/C1/FA10/Mxor_sum_xo<0>1 (DE1/C1/level0<11>)
     LUT6:I0->O            5   0.203   0.962  EN1/C1/HA4/carry1 (DE1/C1/level1<20>)
     LUT5:I1->O            3   0.203   0.898  EN1/C1/FA23/carry1 (DE1/C1/level3<2>)
     LUT5:I1->O           12   0.203   1.273  EN1/C1/FA25/Mxor_sum_xo<0>1 (DE1/C1/level3<4>)
     LUT6:I0->O            4   0.203   0.931  EN1/Madd_N[5]_GND_7_o_add_7_OUT_xor<4>121 (EN1/Madd_N[5]_GND_7_o_add_7_OUT_xor<4>12)
     LUT5:I1->O            3   0.203   1.015  EN1/Madd_N[5]_GND_7_o_add_7_OUT_xor<5>1 (EN1/N[5]_GND_7_o_add_7_OUT<5>)
     LUT6:I0->O           12   0.203   0.909  EN1/i[5]_N[5]_LessThan_4_o12 (EN1/i[5]_N[5]_LessThan_4_o11)
     LUT6:I5->O           32   0.205   1.292  EN1/i[5]_N[5]_LessThan_4_o15 (EN1/i[5]_N[5]_LessThan_4_o)
     LUT5:I4->O            1   0.205   0.000  EN1/C_0_dpot (EN1/C_0_dpot)
     FDCE:D                    0.102          EN1/C_0
    ----------------------------------------
    Total                     13.560ns (3.360ns logic, 10.200ns route)
                                       (24.8% logic, 75.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              3.668ns (Levels of Logic = 1)
  Source:            EN1/C_31 (FF)
  Destination:       C_out<31> (PAD)
  Source Clock:      clock rising

  Data Path: EN1/C_31 to C_out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.650  EN1/C_31 (EN1/C_31)
     OBUF:I->O                 2.571          C_out_31_OBUF (C_out<31>)
    ----------------------------------------
    Total                      3.668ns (3.018ns logic, 0.650ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    4.954|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.42 secs
 
--> 


Total memory usage is 390680 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

