set_property SRC_FILE_INFO {cfile:c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc rfile:../../../near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc id:1 order:EARLY scoped_inst:design_1_i/axi_dma_0/U0} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc rfile:../../../near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc id:2} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:3 order:LATE scoped_inst:{design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:4 order:LATE scoped_inst:{design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:5 order:LATE scoped_inst:{design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:6 order:LATE scoped_inst:{design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:7 order:LATE scoped_inst:{design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:8 order:LATE scoped_inst:{design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:9 order:LATE scoped_inst:{design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:10 order:LATE scoped_inst:{design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:11 order:LATE scoped_inst:{design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:12 order:LATE scoped_inst:{design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:13 order:LATE scoped_inst:{design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:14 order:LATE scoped_inst:{design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:15 order:LATE scoped_inst:{design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:16 order:LATE scoped_inst:{design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:17 order:LATE scoped_inst:{design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:18 order:LATE scoped_inst:{design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:19 order:LATE scoped_inst:{design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:20 order:LATE scoped_inst:{design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:21 order:LATE scoped_inst:{design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:22 order:LATE scoped_inst:{design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:23 order:LATE scoped_inst:{design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:24 order:LATE scoped_inst:{design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory} unmanaged:yes} [current_design]
current_instance design_1_i/axi_dma_0/U0
set_property src_info {type:SCOPED_XDC file:1 line:52 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -type CDC -id {CDC-1} -user "axi_dma" -tags "9601" -desc "The CDC-1 warning is waived as it is safe in the context of AXI DMA. The Address and Data value does not change until AXI transaction is complete." -to [get_pins -hier -quiet -filter {NAME =~*I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[*].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D}]
set_property src_info {type:SCOPED_XDC file:1 line:56 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -type CDC -id {CDC-1} -user "axi_dma" -tags "9601" -desc "The CDC-1 warning is waived as it is safe in the context of AXI DMA. The Address and Data value does not change until AXI transaction is complete." -to [get_pins -hier -quiet -filter {NAME =~*I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[*].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D}]
set_property src_info {type:SCOPED_XDC file:1 line:61 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -internal -scope -type CDC -id {CDC-1} -user "axi_dma" -tags "9601" -desc "The CDC-1 warning is waived as it is safe in the context of AXI DMA. In multi channel mode, it is safe to ignore this." -from [get_pins -hier -quiet -filter {NAME =~*MM2S_SPLIT.I_COMMAND_MM2S_SPLITTER/vsize_data_int_reg[*]/C}]
current_instance
set_property src_info {type:XDC file:2 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A20      [get_ports "UART2_TXD_FPGA_RXD"] ;# Bank  28 VCCO - VCC1V8   - IO_L21P_T3L_N4_AD8P_28
set_property src_info {type:XDC file:2 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "UART2_TXD_FPGA_RXD"] ;# Bank  28 VCCO - VCC1V8   - IO_L21P_T3L_N4_AD8P_28
set_property src_info {type:XDC file:2 line:32 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C19      [get_ports "UART2_RXD_FPGA_TXD"] ;# Bank  28 VCCO - VCC1V8   - IO_L20N_T3L_N3_AD1N_28
set_property src_info {type:XDC file:2 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "UART2_RXD_FPGA_TXD"] ;# Bank  28 VCCO - VCC1V8   - IO_L20N_T3L_N3_AD1N_28
set_property src_info {type:XDC file:2 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C18      [get_ports "UART2_RTS_B"] ;# Bank  28 VCCO - VCC1V8   - IO_L20P_T3L_N2_AD1P_28
set_property src_info {type:XDC file:2 line:35 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "UART2_RTS_B"] ;# Bank  28 VCCO - VCC1V8   - IO_L20P_T3L_N2_AD1P_28
set_property src_info {type:XDC file:2 line:36 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A19      [get_ports "UART2_CTS_B"] ;# Bank  28 VCCO - VCC1V8   - IO_L19N_T3L_N1_DBC_AD9N_28
set_property src_info {type:XDC file:2 line:37 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "UART2_CTS_B"] ;# Bank  28 VCCO - VCC1V8   - IO_L19N_T3L_N1_DBC_AD9N_28
set_property src_info {type:XDC file:2 line:64 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E23      [get_ports "CLK_125_N"] ;# Bank  28 VCCO - VCC1V8   - IO_L13N_T2L_N1_GC_QBC_28
set_property src_info {type:XDC file:2 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "CLK_125_N"] ;# Bank  28 VCCO - VCC1V8   - IO_L13N_T2L_N1_GC_QBC_28
set_property src_info {type:XDC file:2 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F23      [get_ports "CLK_125_P"] ;# Bank  28 VCCO - VCC1V8   - IO_L13P_T2L_N0_GC_QBC_28
set_property src_info {type:XDC file:2 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "CLK_125_P"] ;# Bank  28 VCCO - VCC1V8   - IO_L13P_T2L_N0_GC_QBC_28
set_property src_info {type:XDC file:2 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F21      [get_ports "HDMI_TX_LVDS_OUT_N"] ;# Bank  28 VCCO - VCC1V8   - IO_L12N_T1U_N11_GC_28
set_property src_info {type:XDC file:2 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "HDMI_TX_LVDS_OUT_N"] ;# Bank  28 VCCO - VCC1V8   - IO_L12N_T1U_N11_GC_28
set_property src_info {type:XDC file:2 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G21      [get_ports "HDMI_TX_LVDS_OUT_P"] ;# Bank  28 VCCO - VCC1V8   - IO_L12P_T1U_N10_GC_28
set_property src_info {type:XDC file:2 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "HDMI_TX_LVDS_OUT_P"] ;# Bank  28 VCCO - VCC1V8   - IO_L12P_T1U_N10_GC_28
set_property src_info {type:XDC file:2 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E22      [get_ports "HDMI_REC_CLOCK_N"] ;# Bank  28 VCCO - VCC1V8   - IO_L11N_T1U_N9_GC_28
set_property src_info {type:XDC file:2 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "HDMI_REC_CLOCK_N"] ;# Bank  28 VCCO - VCC1V8   - IO_L11N_T1U_N9_GC_28
set_property src_info {type:XDC file:2 line:74 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F22      [get_ports "HDMI_REC_CLOCK_P"] ;# Bank  28 VCCO - VCC1V8   - IO_L11P_T1U_N8_GC_28
set_property src_info {type:XDC file:2 line:75 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "HDMI_REC_CLOCK_P"] ;# Bank  28 VCCO - VCC1V8   - IO_L11P_T1U_N8_GC_28
set_property src_info {type:XDC file:2 line:121 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A11      [get_ports "FMC_LPC_LA23_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L24N_T3U_N11_68
set_property src_info {type:XDC file:2 line:122 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA23_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L24N_T3U_N11_68
set_property src_info {type:XDC file:2 line:123 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B11      [get_ports "FMC_LPC_LA23_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L24P_T3U_N10_68
set_property src_info {type:XDC file:2 line:124 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA23_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L24P_T3U_N10_68
set_property src_info {type:XDC file:2 line:125 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A7       [get_ports "FMC_LPC_LA27_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L23N_T3U_N9_68
set_property src_info {type:XDC file:2 line:126 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA27_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L23N_T3U_N9_68
set_property src_info {type:XDC file:2 line:127 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A8       [get_ports "FMC_LPC_LA27_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L23P_T3U_N8_68
set_property src_info {type:XDC file:2 line:128 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA27_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L23P_T3U_N8_68
set_property src_info {type:XDC file:2 line:129 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A10      [get_ports "FMC_LPC_LA21_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L22N_T3U_N7_DBC_AD0N_68
set_property src_info {type:XDC file:2 line:130 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA21_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L22N_T3U_N7_DBC_AD0N_68
set_property src_info {type:XDC file:2 line:131 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B10      [get_ports "FMC_LPC_LA21_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L22P_T3U_N6_DBC_AD0P_68
set_property src_info {type:XDC file:2 line:132 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA21_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L22P_T3U_N6_DBC_AD0P_68
set_property src_info {type:XDC file:2 line:133 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A6       [get_ports "FMC_LPC_LA24_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L21N_T3L_N5_AD8N_68
set_property src_info {type:XDC file:2 line:134 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA24_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L21N_T3L_N5_AD8N_68
set_property src_info {type:XDC file:2 line:135 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B6       [get_ports "FMC_LPC_LA24_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L21P_T3L_N4_AD8P_68
set_property src_info {type:XDC file:2 line:136 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA24_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L21P_T3L_N4_AD8P_68
set_property src_info {type:XDC file:2 line:137 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B8       [get_ports "FMC_LPC_LA26_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L20N_T3L_N3_AD1N_68
set_property src_info {type:XDC file:2 line:138 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA26_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L20N_T3L_N3_AD1N_68
set_property src_info {type:XDC file:2 line:139 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B9       [get_ports "FMC_LPC_LA26_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L20P_T3L_N2_AD1P_68
set_property src_info {type:XDC file:2 line:140 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA26_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L20P_T3L_N2_AD1P_68
set_property src_info {type:XDC file:2 line:141 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C6       [get_ports "FMC_LPC_LA25_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L19N_T3L_N1_DBC_AD9N_68
set_property src_info {type:XDC file:2 line:142 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA25_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L19N_T3L_N1_DBC_AD9N_68
set_property src_info {type:XDC file:2 line:143 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C7       [get_ports "FMC_LPC_LA25_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L19P_T3L_N0_DBC_AD9P_68
set_property src_info {type:XDC file:2 line:144 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA25_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L19P_T3L_N0_DBC_AD9P_68
set_property src_info {type:XDC file:2 line:149 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C11      [get_ports "FMC_LPC_LA19_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L18N_T2U_N11_AD2N_68
set_property src_info {type:XDC file:2 line:150 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA19_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L18N_T2U_N11_AD2N_68
set_property src_info {type:XDC file:2 line:151 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D12      [get_ports "FMC_LPC_LA19_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L18P_T2U_N10_AD2P_68
set_property src_info {type:XDC file:2 line:152 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA19_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L18P_T2U_N10_AD2P_68
set_property src_info {type:XDC file:2 line:153 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E12      [get_ports "FMC_LPC_LA20_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L17N_T2U_N9_AD10N_68
set_property src_info {type:XDC file:2 line:154 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA20_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L17N_T2U_N9_AD10N_68
set_property src_info {type:XDC file:2 line:155 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F12      [get_ports "FMC_LPC_LA20_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L17P_T2U_N8_AD10P_68
set_property src_info {type:XDC file:2 line:156 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA20_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L17P_T2U_N8_AD10P_68
set_property src_info {type:XDC file:2 line:157 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D10      [get_ports "FMC_LPC_LA18_CC_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L16N_T2U_N7_QBC_AD3N_68
set_property src_info {type:XDC file:2 line:158 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA18_CC_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L16N_T2U_N7_QBC_AD3N_68
set_property src_info {type:XDC file:2 line:159 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D11      [get_ports "FMC_LPC_LA18_CC_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L16P_T2U_N6_QBC_AD3P_68
set_property src_info {type:XDC file:2 line:160 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA18_CC_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L16P_T2U_N6_QBC_AD3P_68
set_property src_info {type:XDC file:2 line:161 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H12      [get_ports "FMC_LPC_LA22_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L15N_T2L_N5_AD11N_68
set_property src_info {type:XDC file:2 line:162 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA22_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L15N_T2L_N5_AD11N_68
set_property src_info {type:XDC file:2 line:163 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H13      [get_ports "FMC_LPC_LA22_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L15P_T2L_N4_AD11P_68
set_property src_info {type:XDC file:2 line:164 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA22_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L15P_T2L_N4_AD11P_68
set_property src_info {type:XDC file:2 line:165 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E10      [get_ports "FMC_LPC_LA17_CC_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L14N_T2L_N3_GC_68
set_property src_info {type:XDC file:2 line:166 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA17_CC_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L14N_T2L_N3_GC_68
set_property src_info {type:XDC file:2 line:167 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F11      [get_ports "FMC_LPC_LA17_CC_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L14P_T2L_N2_GC_68
set_property src_info {type:XDC file:2 line:168 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA17_CC_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L14P_T2L_N2_GC_68
set_property src_info {type:XDC file:2 line:173 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F10      [get_ports "FMC_LPC_CLK1_M2C_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L12N_T1U_N11_GC_68
set_property src_info {type:XDC file:2 line:174 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_CLK1_M2C_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L12N_T1U_N11_GC_68
set_property src_info {type:XDC file:2 line:175 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G10      [get_ports "FMC_LPC_CLK1_M2C_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L12P_T1U_N10_GC_68
set_property src_info {type:XDC file:2 line:176 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_CLK1_M2C_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L12P_T1U_N10_GC_68
set_property src_info {type:XDC file:2 line:181 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D9       [get_ports "FMC_LPC_LA30_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L10N_T1U_N7_QBC_AD4N_68
set_property src_info {type:XDC file:2 line:182 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA30_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L10N_T1U_N7_QBC_AD4N_68
set_property src_info {type:XDC file:2 line:183 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E9       [get_ports "FMC_LPC_LA30_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L10P_T1U_N6_QBC_AD4P_68
set_property src_info {type:XDC file:2 line:184 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA30_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L10P_T1U_N6_QBC_AD4P_68
set_property src_info {type:XDC file:2 line:185 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E8       [get_ports "FMC_LPC_LA32_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L9N_T1L_N5_AD12N_68
set_property src_info {type:XDC file:2 line:186 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA32_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L9N_T1L_N5_AD12N_68
set_property src_info {type:XDC file:2 line:187 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F8       [get_ports "FMC_LPC_LA32_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L9P_T1L_N4_AD12P_68
set_property src_info {type:XDC file:2 line:188 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA32_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L9P_T1L_N4_AD12P_68
set_property src_info {type:XDC file:2 line:189 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C8       [get_ports "FMC_LPC_LA33_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L8N_T1L_N3_AD5N_68
set_property src_info {type:XDC file:2 line:190 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA33_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L8N_T1L_N3_AD5N_68
set_property src_info {type:XDC file:2 line:191 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C9       [get_ports "FMC_LPC_LA33_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L8P_T1L_N2_AD5P_68
set_property src_info {type:XDC file:2 line:192 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA33_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L8P_T1L_N2_AD5P_68
set_property src_info {type:XDC file:2 line:193 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E7       [get_ports "FMC_LPC_LA31_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L7N_T1L_N1_QBC_AD13N_68
set_property src_info {type:XDC file:2 line:194 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA31_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L7N_T1L_N1_QBC_AD13N_68
set_property src_info {type:XDC file:2 line:195 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F7       [get_ports "FMC_LPC_LA31_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L7P_T1L_N0_QBC_AD13P_68
set_property src_info {type:XDC file:2 line:196 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA31_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L7P_T1L_N0_QBC_AD13P_68
set_property src_info {type:XDC file:2 line:217 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J10      [get_ports "FMC_LPC_LA29_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L2N_T0L_N3_68
set_property src_info {type:XDC file:2 line:218 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA29_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L2N_T0L_N3_68
set_property src_info {type:XDC file:2 line:219 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K10      [get_ports "FMC_LPC_LA29_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L2P_T0L_N2_68
set_property src_info {type:XDC file:2 line:220 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA29_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L2P_T0L_N2_68
set_property src_info {type:XDC file:2 line:221 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L13      [get_ports "FMC_LPC_LA28_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L1N_T0L_N1_DBC_68
set_property src_info {type:XDC file:2 line:222 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA28_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L1N_T0L_N1_DBC_68
set_property src_info {type:XDC file:2 line:223 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M13      [get_ports "FMC_LPC_LA28_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L1P_T0L_N0_DBC_68
set_property src_info {type:XDC file:2 line:224 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA28_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L1P_T0L_N0_DBC_68
set_property src_info {type:XDC file:2 line:226 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L16      [get_ports "FMC_LPC_LA04_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L24N_T3U_N11_67
set_property src_info {type:XDC file:2 line:227 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA04_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L24N_T3U_N11_67
set_property src_info {type:XDC file:2 line:228 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L17      [get_ports "FMC_LPC_LA04_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L24P_T3U_N10_67
set_property src_info {type:XDC file:2 line:229 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA04_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L24P_T3U_N10_67
set_property src_info {type:XDC file:2 line:230 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K18      [get_ports "FMC_LPC_LA03_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L23N_T3U_N9_67
set_property src_info {type:XDC file:2 line:231 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA03_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L23N_T3U_N9_67
set_property src_info {type:XDC file:2 line:232 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K19      [get_ports "FMC_LPC_LA03_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L23P_T3U_N8_67
set_property src_info {type:XDC file:2 line:233 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA03_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L23P_T3U_N8_67
set_property src_info {type:XDC file:2 line:234 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K15      [get_ports "FMC_LPC_LA10_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L22N_T3U_N7_DBC_AD0N_67
set_property src_info {type:XDC file:2 line:235 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA10_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L22N_T3U_N7_DBC_AD0N_67
set_property src_info {type:XDC file:2 line:236 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L15      [get_ports "FMC_LPC_LA10_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L22P_T3U_N6_DBC_AD0P_67
set_property src_info {type:XDC file:2 line:237 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA10_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L22P_T3U_N6_DBC_AD0P_67
set_property src_info {type:XDC file:2 line:238 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J17      [get_ports "FMC_LPC_LA05_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L21N_T3L_N5_AD8N_67
set_property src_info {type:XDC file:2 line:239 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA05_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L21N_T3L_N5_AD8N_67
set_property src_info {type:XDC file:2 line:240 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K17      [get_ports "FMC_LPC_LA05_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L21P_T3L_N4_AD8P_67
set_property src_info {type:XDC file:2 line:241 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA05_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L21P_T3L_N4_AD8P_67
set_property src_info {type:XDC file:2 line:242 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J15      [get_ports "FMC_LPC_LA07_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L20N_T3L_N3_AD1N_67
set_property src_info {type:XDC file:2 line:243 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA07_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L20N_T3L_N3_AD1N_67
set_property src_info {type:XDC file:2 line:244 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J16      [get_ports "FMC_LPC_LA07_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L20P_T3L_N2_AD1P_67
set_property src_info {type:XDC file:2 line:245 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA07_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L20P_T3L_N2_AD1P_67
set_property src_info {type:XDC file:2 line:246 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K20      [get_ports "FMC_LPC_LA02_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L19N_T3L_N1_DBC_AD9N_67
set_property src_info {type:XDC file:2 line:247 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA02_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L19N_T3L_N1_DBC_AD9N_67
set_property src_info {type:XDC file:2 line:248 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L20      [get_ports "FMC_LPC_LA02_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L19P_T3L_N0_DBC_AD9P_67
set_property src_info {type:XDC file:2 line:249 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA02_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L19P_T3L_N0_DBC_AD9P_67
set_property src_info {type:XDC file:2 line:255 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA09_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L18N_T2U_N11_AD2N_67
set_property src_info {type:XDC file:2 line:256 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H16      [get_ports "FMC_LPC_LA09_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L18P_T2U_N10_AD2P_67
set_property src_info {type:XDC file:2 line:257 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA09_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L18P_T2U_N10_AD2P_67
set_property src_info {type:XDC file:2 line:258 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F18      [get_ports "FMC_LPC_LA12_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L17N_T2U_N9_AD10N_67
set_property src_info {type:XDC file:2 line:259 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA12_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L17N_T2U_N9_AD10N_67
set_property src_info {type:XDC file:2 line:260 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G18      [get_ports "FMC_LPC_LA12_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L17P_T2U_N8_AD10P_67
set_property src_info {type:XDC file:2 line:261 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA12_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L17P_T2U_N8_AD10P_67
set_property src_info {type:XDC file:2 line:262 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H17      [get_ports "FMC_LPC_LA01_CC_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L16N_T2U_N7_QBC_AD3N_67
set_property src_info {type:XDC file:2 line:263 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA01_CC_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L16N_T2U_N7_QBC_AD3N_67
set_property src_info {type:XDC file:2 line:264 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H18      [get_ports "FMC_LPC_LA01_CC_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L16P_T2U_N6_QBC_AD3P_67
set_property src_info {type:XDC file:2 line:265 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA01_CC_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L16P_T2U_N6_QBC_AD3P_67
set_property src_info {type:XDC file:2 line:266 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G19      [get_ports "FMC_LPC_LA06_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L15N_T2L_N5_AD11N_67
set_property src_info {type:XDC file:2 line:267 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA06_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L15N_T2L_N5_AD11N_67
set_property src_info {type:XDC file:2 line:268 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H19      [get_ports "FMC_LPC_LA06_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L15P_T2L_N4_AD11P_67
set_property src_info {type:XDC file:2 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA06_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L15P_T2L_N4_AD11P_67
set_property src_info {type:XDC file:2 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F15      [get_ports "FMC_LPC_LA13_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L14N_T2L_N3_GC_67
set_property src_info {type:XDC file:2 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA13_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L14N_T2L_N3_GC_67
set_property src_info {type:XDC file:2 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G15      [get_ports "FMC_LPC_LA13_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L14P_T2L_N2_GC_67
set_property src_info {type:XDC file:2 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA13_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L14P_T2L_N2_GC_67
set_property src_info {type:XDC file:2 line:274 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F16      [get_ports "FMC_LPC_LA00_CC_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L13N_T2L_N1_GC_QBC_67
set_property src_info {type:XDC file:2 line:275 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA00_CC_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L13N_T2L_N1_GC_QBC_67
set_property src_info {type:XDC file:2 line:276 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F17      [get_ports "FMC_LPC_LA00_CC_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L13P_T2L_N0_GC_QBC_67
set_property src_info {type:XDC file:2 line:277 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA00_CC_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L13P_T2L_N0_GC_QBC_67
set_property src_info {type:XDC file:2 line:278 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E14      [get_ports "FMC_LPC_CLK0_M2C_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L12N_T1U_N11_GC_67
set_property src_info {type:XDC file:2 line:279 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_CLK0_M2C_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L12N_T1U_N11_GC_67
set_property src_info {type:XDC file:2 line:280 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E15      [get_ports "FMC_LPC_CLK0_M2C_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L12P_T1U_N10_GC_67
set_property src_info {type:XDC file:2 line:281 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_CLK0_M2C_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L12P_T1U_N10_GC_67
set_property src_info {type:XDC file:2 line:290 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E17      [get_ports "FMC_LPC_LA08_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L9N_T1L_N5_AD12N_67
set_property src_info {type:XDC file:2 line:291 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA08_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L9N_T1L_N5_AD12N_67
set_property src_info {type:XDC file:2 line:292 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E18      [get_ports "FMC_LPC_LA08_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L9P_T1L_N4_AD12P_67
set_property src_info {type:XDC file:2 line:293 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA08_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L9P_T1L_N4_AD12P_67
set_property src_info {type:XDC file:2 line:294 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C17      [get_ports "FMC_LPC_LA16_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L8N_T1L_N3_AD5N_67
set_property src_info {type:XDC file:2 line:295 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA16_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L8N_T1L_N3_AD5N_67
set_property src_info {type:XDC file:2 line:296 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D17      [get_ports "FMC_LPC_LA16_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L8P_T1L_N2_AD5P_67
set_property src_info {type:XDC file:2 line:297 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA16_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L8P_T1L_N2_AD5P_67
set_property src_info {type:XDC file:2 line:298 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C16      [get_ports "FMC_LPC_LA15_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L7N_T1L_N1_QBC_AD13N_67
set_property src_info {type:XDC file:2 line:299 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA15_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L7N_T1L_N1_QBC_AD13N_67
set_property src_info {type:XDC file:2 line:300 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D16      [get_ports "FMC_LPC_LA15_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L7P_T1L_N0_QBC_AD13P_67
set_property src_info {type:XDC file:2 line:301 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA15_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L7P_T1L_N0_QBC_AD13P_67
set_property src_info {type:XDC file:2 line:307 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA14_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L6N_T0U_N11_AD6N_67
set_property src_info {type:XDC file:2 line:308 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C13      [get_ports "FMC_LPC_LA14_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L6P_T0U_N10_AD6P_67
set_property src_info {type:XDC file:2 line:309 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA14_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L6P_T0U_N10_AD6P_67
set_property src_info {type:XDC file:2 line:310 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A12      [get_ports "FMC_LPC_LA11_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L5N_T0U_N9_AD14N_67
set_property src_info {type:XDC file:2 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA11_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L5N_T0U_N9_AD14N_67
set_property src_info {type:XDC file:2 line:312 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A13      [get_ports "FMC_LPC_LA11_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L5P_T0U_N8_AD14P_67
set_property src_info {type:XDC file:2 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA11_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L5P_T0U_N8_AD14P_67
set_property src_info {type:XDC file:2 line:331 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC13     [get_ports "DDR4_SODIMM_DQ32"] ;# Bank  66 VCCO - VCC1V2   - IO_L24N_T3U_N11_66
set_property src_info {type:XDC file:2 line:332 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ32"] ;# Bank  66 VCCO - VCC1V2   - IO_L24N_T3U_N11_66
set_property src_info {type:XDC file:2 line:333 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB13     [get_ports "DDR4_SODIMM_DQ33"] ;# Bank  66 VCCO - VCC1V2   - IO_L24P_T3U_N10_66
set_property src_info {type:XDC file:2 line:334 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ33"] ;# Bank  66 VCCO - VCC1V2   - IO_L24P_T3U_N10_66
set_property src_info {type:XDC file:2 line:335 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF12     [get_ports "DDR4_SODIMM_DQ34"] ;# Bank  66 VCCO - VCC1V2   - IO_L23N_T3U_N9_66
set_property src_info {type:XDC file:2 line:336 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ34"] ;# Bank  66 VCCO - VCC1V2   - IO_L23N_T3U_N9_66
set_property src_info {type:XDC file:2 line:337 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE12     [get_ports "DDR4_SODIMM_DQ35"] ;# Bank  66 VCCO - VCC1V2   - IO_L23P_T3U_N8_66
set_property src_info {type:XDC file:2 line:338 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ35"] ;# Bank  66 VCCO - VCC1V2   - IO_L23P_T3U_N8_66
set_property src_info {type:XDC file:2 line:339 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD12     [get_ports "DDR4_SODIMM_DQS4_C"] ;# Bank  66 VCCO - VCC1V2   - IO_L22N_T3U_N7_DBC_AD0N_66
set_property src_info {type:XDC file:2 line:340 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_SODIMM_DQS4_C"] ;# Bank  66 VCCO - VCC1V2   - IO_L22N_T3U_N7_DBC_AD0N_66
set_property src_info {type:XDC file:2 line:341 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC12     [get_ports "DDR4_SODIMM_DQS4_T"] ;# Bank  66 VCCO - VCC1V2   - IO_L22P_T3U_N6_DBC_AD0P_66
set_property src_info {type:XDC file:2 line:342 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_SODIMM_DQS4_T"] ;# Bank  66 VCCO - VCC1V2   - IO_L22P_T3U_N6_DBC_AD0P_66
set_property src_info {type:XDC file:2 line:343 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF13     [get_ports "DDR4_SODIMM_DQ36"] ;# Bank  66 VCCO - VCC1V2   - IO_L21N_T3L_N5_AD8N_66
set_property src_info {type:XDC file:2 line:344 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ36"] ;# Bank  66 VCCO - VCC1V2   - IO_L21N_T3L_N5_AD8N_66
set_property src_info {type:XDC file:2 line:345 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE13     [get_ports "DDR4_SODIMM_DQ37"] ;# Bank  66 VCCO - VCC1V2   - IO_L21P_T3L_N4_AD8P_66
set_property src_info {type:XDC file:2 line:346 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ37"] ;# Bank  66 VCCO - VCC1V2   - IO_L21P_T3L_N4_AD8P_66
set_property src_info {type:XDC file:2 line:347 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE14     [get_ports "DDR4_SODIMM_DQ38"] ;# Bank  66 VCCO - VCC1V2   - IO_L20N_T3L_N3_AD1N_66
set_property src_info {type:XDC file:2 line:348 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ38"] ;# Bank  66 VCCO - VCC1V2   - IO_L20N_T3L_N3_AD1N_66
set_property src_info {type:XDC file:2 line:349 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD14     [get_ports "DDR4_SODIMM_DQ39"] ;# Bank  66 VCCO - VCC1V2   - IO_L20P_T3L_N2_AD1P_66
set_property src_info {type:XDC file:2 line:350 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ39"] ;# Bank  66 VCCO - VCC1V2   - IO_L20P_T3L_N2_AD1P_66
set_property src_info {type:XDC file:2 line:353 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF11     [get_ports "DDR4_SODIMM_DM4_B"] ;# Bank  66 VCCO - VCC1V2   - IO_L19P_T3L_N0_DBC_AD9P_66
set_property src_info {type:XDC file:2 line:354 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DM4_B"] ;# Bank  66 VCCO - VCC1V2   - IO_L19P_T3L_N0_DBC_AD9P_66
set_property src_info {type:XDC file:2 line:359 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG8      [get_ports "DDR4_SODIMM_DQ40"] ;# Bank  66 VCCO - VCC1V2   - IO_L18N_T2U_N11_AD2N_66
set_property src_info {type:XDC file:2 line:360 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ40"] ;# Bank  66 VCCO - VCC1V2   - IO_L18N_T2U_N11_AD2N_66
set_property src_info {type:XDC file:2 line:361 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF8      [get_ports "DDR4_SODIMM_DQ41"] ;# Bank  66 VCCO - VCC1V2   - IO_L18P_T2U_N10_AD2P_66
set_property src_info {type:XDC file:2 line:362 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ41"] ;# Bank  66 VCCO - VCC1V2   - IO_L18P_T2U_N10_AD2P_66
set_property src_info {type:XDC file:2 line:363 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG10     [get_ports "DDR4_SODIMM_DQ42"] ;# Bank  66 VCCO - VCC1V2   - IO_L17N_T2U_N9_AD10N_66
set_property src_info {type:XDC file:2 line:364 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ42"] ;# Bank  66 VCCO - VCC1V2   - IO_L17N_T2U_N9_AD10N_66
set_property src_info {type:XDC file:2 line:365 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG11     [get_ports "DDR4_SODIMM_DQ43"] ;# Bank  66 VCCO - VCC1V2   - IO_L17P_T2U_N8_AD10P_66
set_property src_info {type:XDC file:2 line:366 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ43"] ;# Bank  66 VCCO - VCC1V2   - IO_L17P_T2U_N8_AD10P_66
set_property src_info {type:XDC file:2 line:367 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH9      [get_ports "DDR4_SODIMM_DQS5_C"] ;# Bank  66 VCCO - VCC1V2   - IO_L16N_T2U_N7_QBC_AD3N_66
set_property src_info {type:XDC file:2 line:368 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_SODIMM_DQS5_C"] ;# Bank  66 VCCO - VCC1V2   - IO_L16N_T2U_N7_QBC_AD3N_66
set_property src_info {type:XDC file:2 line:369 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG9      [get_ports "DDR4_SODIMM_DQS5_T"] ;# Bank  66 VCCO - VCC1V2   - IO_L16P_T2U_N6_QBC_AD3P_66
set_property src_info {type:XDC file:2 line:370 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_SODIMM_DQS5_T"] ;# Bank  66 VCCO - VCC1V2   - IO_L16P_T2U_N6_QBC_AD3P_66
set_property src_info {type:XDC file:2 line:371 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH13     [get_ports "DDR4_SODIMM_DQ44"] ;# Bank  66 VCCO - VCC1V2   - IO_L15N_T2L_N5_AD11N_66
set_property src_info {type:XDC file:2 line:372 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ44"] ;# Bank  66 VCCO - VCC1V2   - IO_L15N_T2L_N5_AD11N_66
set_property src_info {type:XDC file:2 line:373 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG13     [get_ports "DDR4_SODIMM_DQ45"] ;# Bank  66 VCCO - VCC1V2   - IO_L15P_T2L_N4_AD11P_66
set_property src_info {type:XDC file:2 line:374 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ45"] ;# Bank  66 VCCO - VCC1V2   - IO_L15P_T2L_N4_AD11P_66
set_property src_info {type:XDC file:2 line:375 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ11     [get_ports "DDR4_SODIMM_DQ46"] ;# Bank  66 VCCO - VCC1V2   - IO_L14N_T2L_N3_GC_66
set_property src_info {type:XDC file:2 line:376 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ46"] ;# Bank  66 VCCO - VCC1V2   - IO_L14N_T2L_N3_GC_66
set_property src_info {type:XDC file:2 line:377 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH11     [get_ports "DDR4_SODIMM_DQ47"] ;# Bank  66 VCCO - VCC1V2   - IO_L14P_T2L_N2_GC_66
set_property src_info {type:XDC file:2 line:378 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ47"] ;# Bank  66 VCCO - VCC1V2   - IO_L14P_T2L_N2_GC_66
set_property src_info {type:XDC file:2 line:381 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH12     [get_ports "DDR4_SODIMM_DM5_B"] ;# Bank  66 VCCO - VCC1V2   - IO_L13P_T2L_N0_GC_QBC_66
set_property src_info {type:XDC file:2 line:382 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DM5_B"] ;# Bank  66 VCCO - VCC1V2   - IO_L13P_T2L_N0_GC_QBC_66
set_property src_info {type:XDC file:2 line:383 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK9      [get_ports "DDR4_SODIMM_DQ48"] ;# Bank  66 VCCO - VCC1V2   - IO_L12N_T1U_N11_GC_66
set_property src_info {type:XDC file:2 line:384 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ48"] ;# Bank  66 VCCO - VCC1V2   - IO_L12N_T1U_N11_GC_66
set_property src_info {type:XDC file:2 line:385 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ9      [get_ports "DDR4_SODIMM_DQ49"] ;# Bank  66 VCCO - VCC1V2   - IO_L12P_T1U_N10_GC_66
set_property src_info {type:XDC file:2 line:386 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ49"] ;# Bank  66 VCCO - VCC1V2   - IO_L12P_T1U_N10_GC_66
set_property src_info {type:XDC file:2 line:387 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK10     [get_ports "DDR4_SODIMM_DQ50"] ;# Bank  66 VCCO - VCC1V2   - IO_L11N_T1U_N9_GC_66
set_property src_info {type:XDC file:2 line:388 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ50"] ;# Bank  66 VCCO - VCC1V2   - IO_L11N_T1U_N9_GC_66
set_property src_info {type:XDC file:2 line:389 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ10     [get_ports "DDR4_SODIMM_DQ51"] ;# Bank  66 VCCO - VCC1V2   - IO_L11P_T1U_N8_GC_66
set_property src_info {type:XDC file:2 line:390 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ51"] ;# Bank  66 VCCO - VCC1V2   - IO_L11P_T1U_N8_GC_66
set_property src_info {type:XDC file:2 line:391 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL8      [get_ports "DDR4_SODIMM_DQS6_C"] ;# Bank  66 VCCO - VCC1V2   - IO_L10N_T1U_N7_QBC_AD4N_66
set_property src_info {type:XDC file:2 line:392 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_SODIMM_DQS6_C"] ;# Bank  66 VCCO - VCC1V2   - IO_L10N_T1U_N7_QBC_AD4N_66
set_property src_info {type:XDC file:2 line:393 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK8      [get_ports "DDR4_SODIMM_DQS6_T"] ;# Bank  66 VCCO - VCC1V2   - IO_L10P_T1U_N6_QBC_AD4P_66
set_property src_info {type:XDC file:2 line:394 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_SODIMM_DQS6_T"] ;# Bank  66 VCCO - VCC1V2   - IO_L10P_T1U_N6_QBC_AD4P_66
set_property src_info {type:XDC file:2 line:395 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL12     [get_ports "DDR4_SODIMM_DQ52"] ;# Bank  66 VCCO - VCC1V2   - IO_L9N_T1L_N5_AD12N_66
set_property src_info {type:XDC file:2 line:396 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ52"] ;# Bank  66 VCCO - VCC1V2   - IO_L9N_T1L_N5_AD12N_66
set_property src_info {type:XDC file:2 line:397 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK12     [get_ports "DDR4_SODIMM_DQ53"] ;# Bank  66 VCCO - VCC1V2   - IO_L9P_T1L_N4_AD12P_66
set_property src_info {type:XDC file:2 line:398 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ53"] ;# Bank  66 VCCO - VCC1V2   - IO_L9P_T1L_N4_AD12P_66
set_property src_info {type:XDC file:2 line:399 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL10     [get_ports "DDR4_SODIMM_DQ54"] ;# Bank  66 VCCO - VCC1V2   - IO_L8N_T1L_N3_AD5N_66
set_property src_info {type:XDC file:2 line:400 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ54"] ;# Bank  66 VCCO - VCC1V2   - IO_L8N_T1L_N3_AD5N_66
set_property src_info {type:XDC file:2 line:401 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL11     [get_ports "DDR4_SODIMM_DQ55"] ;# Bank  66 VCCO - VCC1V2   - IO_L8P_T1L_N2_AD5P_66
set_property src_info {type:XDC file:2 line:402 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12     [get_ports "DDR4_SODIMM_DQ55"] ;# Bank  66 VCCO - VCC1V2   - IO_L8P_T1L_N2_AD5P_66
set_property src_info {type:XDC file:2 line:405 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK13     [get_ports "DDR4_SODIMM_DM6_B"] ;# Bank  66 VCCO - VCC1V2   - IO_L7P_T1L_N0_QBC_AD13P_66
set_property src_info {type:XDC file:2 line:406 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DM6_B"] ;# Bank  66 VCCO - VCC1V2   - IO_L7P_T1L_N0_QBC_AD13P_66
set_property src_info {type:XDC file:2 line:411 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM8      [get_ports "DDR4_SODIMM_DQ56"] ;# Bank  66 VCCO - VCC1V2   - IO_L6N_T0U_N11_AD6N_66
set_property src_info {type:XDC file:2 line:412 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ56"] ;# Bank  66 VCCO - VCC1V2   - IO_L6N_T0U_N11_AD6N_66
set_property src_info {type:XDC file:2 line:413 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM9      [get_ports "DDR4_SODIMM_DQ57"] ;# Bank  66 VCCO - VCC1V2   - IO_L6P_T0U_N10_AD6P_66
set_property src_info {type:XDC file:2 line:414 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ57"] ;# Bank  66 VCCO - VCC1V2   - IO_L6P_T0U_N10_AD6P_66
set_property src_info {type:XDC file:2 line:415 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM10     [get_ports "DDR4_SODIMM_DQ58"] ;# Bank  66 VCCO - VCC1V2   - IO_L5N_T0U_N9_AD14N_66
set_property src_info {type:XDC file:2 line:416 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ58"] ;# Bank  66 VCCO - VCC1V2   - IO_L5N_T0U_N9_AD14N_66
set_property src_info {type:XDC file:2 line:417 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM11     [get_ports "DDR4_SODIMM_DQ59"] ;# Bank  66 VCCO - VCC1V2   - IO_L5P_T0U_N8_AD14P_66
set_property src_info {type:XDC file:2 line:418 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ59"] ;# Bank  66 VCCO - VCC1V2   - IO_L5P_T0U_N8_AD14P_66
set_property src_info {type:XDC file:2 line:419 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN8      [get_ports "DDR4_SODIMM_DQS7_C"] ;# Bank  66 VCCO - VCC1V2   - IO_L4N_T0U_N7_DBC_AD7N_66
set_property src_info {type:XDC file:2 line:420 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_SODIMM_DQS7_C"] ;# Bank  66 VCCO - VCC1V2   - IO_L4N_T0U_N7_DBC_AD7N_66
set_property src_info {type:XDC file:2 line:421 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN9      [get_ports "DDR4_SODIMM_DQS7_T"] ;# Bank  66 VCCO - VCC1V2   - IO_L4P_T0U_N6_DBC_AD7P_66
set_property src_info {type:XDC file:2 line:422 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_SODIMM_DQS7_T"] ;# Bank  66 VCCO - VCC1V2   - IO_L4P_T0U_N6_DBC_AD7P_66
set_property src_info {type:XDC file:2 line:423 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP11     [get_ports "DDR4_SODIMM_DQ60"] ;# Bank  66 VCCO - VCC1V2   - IO_L3N_T0L_N5_AD15N_66
set_property src_info {type:XDC file:2 line:424 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ60"] ;# Bank  66 VCCO - VCC1V2   - IO_L3N_T0L_N5_AD15N_66
set_property src_info {type:XDC file:2 line:425 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN11     [get_ports "DDR4_SODIMM_DQ61"] ;# Bank  66 VCCO - VCC1V2   - IO_L3P_T0L_N4_AD15P_66
set_property src_info {type:XDC file:2 line:426 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ61"] ;# Bank  66 VCCO - VCC1V2   - IO_L3P_T0L_N4_AD15P_66
set_property src_info {type:XDC file:2 line:427 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP9      [get_ports "DDR4_SODIMM_DQ62"] ;# Bank  66 VCCO - VCC1V2   - IO_L2N_T0L_N3_66
set_property src_info {type:XDC file:2 line:428 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ62"] ;# Bank  66 VCCO - VCC1V2   - IO_L2N_T0L_N3_66
set_property src_info {type:XDC file:2 line:429 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP10     [get_ports "DDR4_SODIMM_DQ63"] ;# Bank  66 VCCO - VCC1V2   - IO_L2P_T0L_N2_66
set_property src_info {type:XDC file:2 line:430 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ63"] ;# Bank  66 VCCO - VCC1V2   - IO_L2P_T0L_N2_66
set_property src_info {type:XDC file:2 line:433 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN12     [get_ports "DDR4_SODIMM_DM7_B"] ;# Bank  66 VCCO - VCC1V2   - IO_L1P_T0L_N0_DBC_66
set_property src_info {type:XDC file:2 line:434 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DM7_B"] ;# Bank  66 VCCO - VCC1V2   - IO_L1P_T0L_N0_DBC_66
set_property src_info {type:XDC file:2 line:436 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA20     [get_ports "DDR4_SODIMM_DQ8"] ;# Bank  65 VCCO - VCC1V2   - IO_L24N_T3U_N11_PERSTN0_65
set_property src_info {type:XDC file:2 line:437 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12   [get_ports "DDR4_SODIMM_DQ8"] ;# Bank  65 VCCO - VCC1V2   - IO_L24N_T3U_N11_PERSTN0_65
set_property src_info {type:XDC file:2 line:438 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA19     [get_ports "DDR4_SODIMM_DQ9"] ;# Bank  65 VCCO - VCC1V2   - IO_L24P_T3U_N10_PERSTN1_I2C_SDA_65
set_property src_info {type:XDC file:2 line:439 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ9"] ;# Bank  65 VCCO - VCC1V2   - IO_L24P_T3U_N10_PERSTN1_I2C_SDA_65
set_property src_info {type:XDC file:2 line:440 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD19     [get_ports "DDR4_SODIMM_DQ10"] ;# Bank  65 VCCO - VCC1V2   - IO_L23N_T3U_N9_65
set_property src_info {type:XDC file:2 line:441 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ10"] ;# Bank  65 VCCO - VCC1V2   - IO_L23N_T3U_N9_65
set_property src_info {type:XDC file:2 line:442 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC18     [get_ports "DDR4_SODIMM_DQ11"] ;# Bank  65 VCCO - VCC1V2   - IO_L23P_T3U_N8_I2C_SCLK_65
set_property src_info {type:XDC file:2 line:443 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ11"] ;# Bank  65 VCCO - VCC1V2   - IO_L23P_T3U_N8_I2C_SCLK_65
set_property src_info {type:XDC file:2 line:444 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB18     [get_ports "DDR4_SODIMM_DQS1_C"] ;# Bank  65 VCCO - VCC1V2   - IO_L22N_T3U_N7_DBC_AD0N_65
set_property src_info {type:XDC file:2 line:445 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_SODIMM_DQS1_C"] ;# Bank  65 VCCO - VCC1V2   - IO_L22N_T3U_N7_DBC_AD0N_65
set_property src_info {type:XDC file:2 line:446 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA18     [get_ports "DDR4_SODIMM_DQS1_T"] ;# Bank  65 VCCO - VCC1V2   - IO_L22P_T3U_N6_DBC_AD0P_65
set_property src_info {type:XDC file:2 line:447 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_SODIMM_DQS1_T"] ;# Bank  65 VCCO - VCC1V2   - IO_L22P_T3U_N6_DBC_AD0P_65
set_property src_info {type:XDC file:2 line:448 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE20     [get_ports "DDR4_SODIMM_DQ12"] ;# Bank  65 VCCO - VCC1V2   - IO_L21N_T3L_N5_AD8N_65
set_property src_info {type:XDC file:2 line:449 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ12"] ;# Bank  65 VCCO - VCC1V2   - IO_L21N_T3L_N5_AD8N_65
set_property src_info {type:XDC file:2 line:450 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD20     [get_ports "DDR4_SODIMM_DQ13"] ;# Bank  65 VCCO - VCC1V2   - IO_L21P_T3L_N4_AD8P_65
set_property src_info {type:XDC file:2 line:451 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ13"] ;# Bank  65 VCCO - VCC1V2   - IO_L21P_T3L_N4_AD8P_65
set_property src_info {type:XDC file:2 line:452 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC19     [get_ports "DDR4_SODIMM_DQ14"] ;# Bank  65 VCCO - VCC1V2   - IO_L20N_T3L_N3_AD1N_65
set_property src_info {type:XDC file:2 line:453 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ14"] ;# Bank  65 VCCO - VCC1V2   - IO_L20N_T3L_N3_AD1N_65
set_property src_info {type:XDC file:2 line:454 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB19     [get_ports "DDR4_SODIMM_DQ15"] ;# Bank  65 VCCO - VCC1V2   - IO_L20P_T3L_N2_AD1P_65
set_property src_info {type:XDC file:2 line:455 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ15"] ;# Bank  65 VCCO - VCC1V2   - IO_L20P_T3L_N2_AD1P_65
set_property src_info {type:XDC file:2 line:458 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE18     [get_ports "DDR4_SODIMM_DM1_B"] ;# Bank  65 VCCO - VCC1V2   - IO_L19P_T3L_N0_DBC_AD9P_65
set_property src_info {type:XDC file:2 line:459 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DM1_B"] ;# Bank  65 VCCO - VCC1V2   - IO_L19P_T3L_N0_DBC_AD9P_65
set_property src_info {type:XDC file:2 line:464 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE24     [get_ports "DDR4_SODIMM_DQ0"] ;# Bank  65 VCCO - VCC1V2   - IO_L18N_T2U_N11_AD2N_65
set_property src_info {type:XDC file:2 line:465 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ0"] ;# Bank  65 VCCO - VCC1V2   - IO_L18N_T2U_N11_AD2N_65
set_property src_info {type:XDC file:2 line:466 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE23     [get_ports "DDR4_SODIMM_DQ1"] ;# Bank  65 VCCO - VCC1V2   - IO_L18P_T2U_N10_AD2P_65
set_property src_info {type:XDC file:2 line:467 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ1"] ;# Bank  65 VCCO - VCC1V2   - IO_L18P_T2U_N10_AD2P_65
set_property src_info {type:XDC file:2 line:468 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF22     [get_ports "DDR4_SODIMM_DQ2"] ;# Bank  65 VCCO - VCC1V2   - IO_L17N_T2U_N9_AD10N_65
set_property src_info {type:XDC file:2 line:469 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ2"] ;# Bank  65 VCCO - VCC1V2   - IO_L17N_T2U_N9_AD10N_65
set_property src_info {type:XDC file:2 line:470 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF21     [get_ports "DDR4_SODIMM_DQ3"] ;# Bank  65 VCCO - VCC1V2   - IO_L17P_T2U_N8_AD10P_65
set_property src_info {type:XDC file:2 line:471 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ3"] ;# Bank  65 VCCO - VCC1V2   - IO_L17P_T2U_N8_AD10P_65
set_property src_info {type:XDC file:2 line:472 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG23     [get_ports "DDR4_SODIMM_DQS0_C"] ;# Bank  65 VCCO - VCC1V2   - IO_L16N_T2U_N7_QBC_AD3N_65
set_property src_info {type:XDC file:2 line:473 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_SODIMM_DQS0_C"] ;# Bank  65 VCCO - VCC1V2   - IO_L16N_T2U_N7_QBC_AD3N_65
set_property src_info {type:XDC file:2 line:474 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF23     [get_ports "DDR4_SODIMM_DQS0_T"] ;# Bank  65 VCCO - VCC1V2   - IO_L16P_T2U_N6_QBC_AD3P_65
set_property src_info {type:XDC file:2 line:475 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12[get_ports "DDR4_SODIMM_DQS0_T"] ;# Bank  65 VCCO - VCC1V2   - IO_L16P_T2U_N6_QBC_AD3P_65
set_property src_info {type:XDC file:2 line:476 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG20     [get_ports "DDR4_SODIMM_DQ4"] ;# Bank  65 VCCO - VCC1V2   - IO_L15N_T2L_N5_AD11N_65
set_property src_info {type:XDC file:2 line:477 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ4"] ;# Bank  65 VCCO - VCC1V2   - IO_L15N_T2L_N5_AD11N_65
set_property src_info {type:XDC file:2 line:478 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG19     [get_ports "DDR4_SODIMM_DQ5"] ;# Bank  65 VCCO - VCC1V2   - IO_L15P_T2L_N4_AD11P_65
set_property src_info {type:XDC file:2 line:479 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ5"] ;# Bank  65 VCCO - VCC1V2   - IO_L15P_T2L_N4_AD11P_65
set_property src_info {type:XDC file:2 line:480 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH21     [get_ports "DDR4_SODIMM_DQ6"] ;# Bank  65 VCCO - VCC1V2   - IO_L14N_T2L_N3_GC_65
set_property src_info {type:XDC file:2 line:481 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ6"] ;# Bank  65 VCCO - VCC1V2   - IO_L14N_T2L_N3_GC_65
set_property src_info {type:XDC file:2 line:482 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG21     [get_ports "DDR4_SODIMM_DQ7"] ;# Bank  65 VCCO - VCC1V2   - IO_L14P_T2L_N2_GC_65
set_property src_info {type:XDC file:2 line:483 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ7"] ;# Bank  65 VCCO - VCC1V2   - IO_L14P_T2L_N2_GC_65
set_property src_info {type:XDC file:2 line:486 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH22     [get_ports "DDR4_SODIMM_DM0_B"] ;# Bank  65 VCCO - VCC1V2   - IO_L13P_T2L_N0_GC_QBC_65
set_property src_info {type:XDC file:2 line:487 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DM0_B"] ;# Bank  65 VCCO - VCC1V2   - IO_L13P_T2L_N0_GC_QBC_65
set_property src_info {type:XDC file:2 line:488 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ22     [get_ports "DDR4_SODIMM_DQ16"] ;# Bank  65 VCCO - VCC1V2   - IO_L12N_T1U_N11_GC_65
set_property src_info {type:XDC file:2 line:489 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ16"] ;# Bank  65 VCCO - VCC1V2   - IO_L12N_T1U_N11_GC_65
set_property src_info {type:XDC file:2 line:490 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ21     [get_ports "DDR4_SODIMM_DQ17"] ;# Bank  65 VCCO - VCC1V2   - IO_L12P_T1U_N10_GC_65
set_property src_info {type:XDC file:2 line:491 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ17"] ;# Bank  65 VCCO - VCC1V2   - IO_L12P_T1U_N10_GC_65
set_property src_info {type:XDC file:2 line:492 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK20     [get_ports "DDR4_SODIMM_DQ18"] ;# Bank  65 VCCO - VCC1V2   - IO_L11N_T1U_N9_GC_65
set_property src_info {type:XDC file:2 line:493 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ18"] ;# Bank  65 VCCO - VCC1V2   - IO_L11N_T1U_N9_GC_65
set_property src_info {type:XDC file:2 line:494 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ20     [get_ports "DDR4_SODIMM_DQ19"] ;# Bank  65 VCCO - VCC1V2   - IO_L11P_T1U_N8_GC_65
set_property src_info {type:XDC file:2 line:495 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ19"] ;# Bank  65 VCCO - VCC1V2   - IO_L11P_T1U_N8_GC_65
set_property src_info {type:XDC file:2 line:496 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK23     [get_ports "DDR4_SODIMM_DQS2_C"] ;# Bank  65 VCCO - VCC1V2   - IO_L10N_T1U_N7_QBC_AD4N_65
set_property src_info {type:XDC file:2 line:497 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_SODIMM_DQS2_C"] ;# Bank  65 VCCO - VCC1V2   - IO_L10N_T1U_N7_QBC_AD4N_65
set_property src_info {type:XDC file:2 line:498 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK22     [get_ports "DDR4_SODIMM_DQS2_T"] ;# Bank  65 VCCO - VCC1V2   - IO_L10P_T1U_N6_QBC_AD4P_65
set_property src_info {type:XDC file:2 line:499 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_SODIMM_DQS2_T"] ;# Bank  65 VCCO - VCC1V2   - IO_L10P_T1U_N6_QBC_AD4P_65
set_property src_info {type:XDC file:2 line:500 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK19     [get_ports "DDR4_SODIMM_DQ20"] ;# Bank  65 VCCO - VCC1V2   - IO_L9N_T1L_N5_AD12N_65
set_property src_info {type:XDC file:2 line:501 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ20"] ;# Bank  65 VCCO - VCC1V2   - IO_L9N_T1L_N5_AD12N_65
set_property src_info {type:XDC file:2 line:502 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ19     [get_ports "DDR4_SODIMM_DQ21"] ;# Bank  65 VCCO - VCC1V2   - IO_L9P_T1L_N4_AD12P_65
set_property src_info {type:XDC file:2 line:503 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ21"] ;# Bank  65 VCCO - VCC1V2   - IO_L9P_T1L_N4_AD12P_65
set_property src_info {type:XDC file:2 line:504 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL23     [get_ports "DDR4_SODIMM_DQ22"] ;# Bank  65 VCCO - VCC1V2   - IO_L8N_T1L_N3_AD5N_65
set_property src_info {type:XDC file:2 line:505 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ22"] ;# Bank  65 VCCO - VCC1V2   - IO_L8N_T1L_N3_AD5N_65
set_property src_info {type:XDC file:2 line:506 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL22     [get_ports "DDR4_SODIMM_DQ23"] ;# Bank  65 VCCO - VCC1V2   - IO_L8P_T1L_N2_AD5P_65
set_property src_info {type:XDC file:2 line:507 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ23"] ;# Bank  65 VCCO - VCC1V2   - IO_L8P_T1L_N2_AD5P_65
set_property src_info {type:XDC file:2 line:510 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL20     [get_ports "DDR4_SODIMM_DM2_B"] ;# Bank  65 VCCO - VCC1V2   - IO_L7P_T1L_N0_QBC_AD13P_65
set_property src_info {type:XDC file:2 line:511 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DM2_B"] ;# Bank  65 VCCO - VCC1V2   - IO_L7P_T1L_N0_QBC_AD13P_65
set_property src_info {type:XDC file:2 line:516 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN23     [get_ports "DDR4_SODIMM_DQ24"] ;# Bank  65 VCCO - VCC1V2   - IO_L6N_T0U_N11_AD6N_65
set_property src_info {type:XDC file:2 line:517 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ24"] ;# Bank  65 VCCO - VCC1V2   - IO_L6N_T0U_N11_AD6N_65
set_property src_info {type:XDC file:2 line:518 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM23     [get_ports "DDR4_SODIMM_DQ25"] ;# Bank  65 VCCO - VCC1V2   - IO_L6P_T0U_N10_AD6P_65
set_property src_info {type:XDC file:2 line:519 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ25"] ;# Bank  65 VCCO - VCC1V2   - IO_L6P_T0U_N10_AD6P_65
set_property src_info {type:XDC file:2 line:520 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP23     [get_ports "DDR4_SODIMM_DQ26"] ;# Bank  65 VCCO - VCC1V2   - IO_L5N_T0U_N9_AD14N_65
set_property src_info {type:XDC file:2 line:521 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ26"] ;# Bank  65 VCCO - VCC1V2   - IO_L5N_T0U_N9_AD14N_65
set_property src_info {type:XDC file:2 line:522 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN22     [get_ports "DDR4_SODIMM_DQ27"] ;# Bank  65 VCCO - VCC1V2   - IO_L5P_T0U_N8_AD14P_65
set_property src_info {type:XDC file:2 line:523 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ27"] ;# Bank  65 VCCO - VCC1V2   - IO_L5P_T0U_N8_AD14P_65
set_property src_info {type:XDC file:2 line:524 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN21     [get_ports "DDR4_SODIMM_DQS3_C"] ;# Bank  65 VCCO - VCC1V2   - IO_L4N_T0U_N7_DBC_AD7N_65
set_property src_info {type:XDC file:2 line:525 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_SODIMM_DQS3_C"] ;# Bank  65 VCCO - VCC1V2   - IO_L4N_T0U_N7_DBC_AD7N_65
set_property src_info {type:XDC file:2 line:526 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM21     [get_ports "DDR4_SODIMM_DQS3_T"] ;# Bank  65 VCCO - VCC1V2   - IO_L4P_T0U_N6_DBC_AD7P_SMBALERT_65
set_property src_info {type:XDC file:2 line:527 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_SODIMM_DQS3_T"] ;# Bank  65 VCCO - VCC1V2   - IO_L4P_T0U_N6_DBC_AD7P_SMBALERT_65
set_property src_info {type:XDC file:2 line:528 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP22     [get_ports "DDR4_SODIMM_DQ28"] ;# Bank  65 VCCO - VCC1V2   - IO_L3N_T0L_N5_AD15N_65
set_property src_info {type:XDC file:2 line:529 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ28"] ;# Bank  65 VCCO - VCC1V2   - IO_L3N_T0L_N5_AD15N_65
set_property src_info {type:XDC file:2 line:530 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP21     [get_ports "DDR4_SODIMM_DQ29"] ;# Bank  65 VCCO - VCC1V2   - IO_L3P_T0L_N4_AD15P_65
set_property src_info {type:XDC file:2 line:531 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ29"] ;# Bank  65 VCCO - VCC1V2   - IO_L3P_T0L_N4_AD15P_65
set_property src_info {type:XDC file:2 line:532 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN19     [get_ports "DDR4_SODIMM_DQ30"] ;# Bank  65 VCCO - VCC1V2   - IO_L2N_T0L_N3_65
set_property src_info {type:XDC file:2 line:533 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ30"] ;# Bank  65 VCCO - VCC1V2   - IO_L2N_T0L_N3_65
set_property src_info {type:XDC file:2 line:534 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM19     [get_ports "DDR4_SODIMM_DQ31"] ;# Bank  65 VCCO - VCC1V2   - IO_L2P_T0L_N2_65
set_property src_info {type:XDC file:2 line:535 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DQ31"] ;# Bank  65 VCCO - VCC1V2   - IO_L2P_T0L_N2_65
set_property src_info {type:XDC file:2 line:538 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP19     [get_ports "DDR4_SODIMM_DM3_B"] ;# Bank  65 VCCO - VCC1V2   - IO_L1P_T0L_N0_DBC_65
set_property src_info {type:XDC file:2 line:539 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_DM3_B"] ;# Bank  65 VCCO - VCC1V2   - IO_L1P_T0L_N0_DBC_65
set_property src_info {type:XDC file:2 line:541 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD16     [get_ports "DDR4_SODIMM_PARITY"] ;# Bank  64 VCCO - VCC1V2   - IO_L24N_T3U_N11_64
set_property src_info {type:XDC file:2 line:542 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_PARITY"] ;# Bank  64 VCCO - VCC1V2   - IO_L24N_T3U_N11_64
set_property src_info {type:XDC file:2 line:543 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD17     [get_ports "DDR4_SODIMM_CKE0"] ;# Bank  64 VCCO - VCC1V2   - IO_L24P_T3U_N10_64
set_property src_info {type:XDC file:2 line:544 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_SODIMM_CKE0"] ;# Bank  64 VCCO - VCC1V2   - IO_L24P_T3U_N10_64
set_property src_info {type:XDC file:2 line:545 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB14     [get_ports "DDR4_SODIMM_RESET_B"] ;# Bank  64 VCCO - VCC1V2   - IO_L23N_T3U_N9_64
set_property src_info {type:XDC file:2 line:546 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12 [get_ports "DDR4_SODIMM_RESET_B"] ;# Bank  64 VCCO - VCC1V2   - IO_L23N_T3U_N9_64
set_property src_info {type:XDC file:2 line:547 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA14     [get_ports "DDR4_SODIMM_CAS_B"] ;# Bank  64 VCCO - VCC1V2   - IO_L23P_T3U_N8_64
set_property src_info {type:XDC file:2 line:548 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL21   [get_ports "DDR4_SODIMM_CAS_B"] ;# Bank  64 VCCO - VCC1V2   - IO_L23P_T3U_N8_64
set_property src_info {type:XDC file:2 line:549 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA15     [get_ports "DDR4_SODIMM_CS0_B"] ;# Bank  64 VCCO - VCC1V2   - IO_L22N_T3U_N7_DBC_AD0N_64
set_property src_info {type:XDC file:2 line:550 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_SODIMM_CS0_B"] ;# Bank  64 VCCO - VCC1V2   - IO_L22N_T3U_N7_DBC_AD0N_64
set_property src_info {type:XDC file:2 line:551 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA16     [get_ports "DDR4_SODIMM_WE_B"] ;# Bank  64 VCCO - VCC1V2   - IO_L22P_T3U_N6_DBC_AD0P_64
set_property src_info {type:XDC file:2 line:552 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_SODIMM_WE_B"] ;# Bank  64 VCCO - VCC1V2   - IO_L22P_T3U_N6_DBC_AD0P_64
set_property src_info {type:XDC file:2 line:553 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB15     [get_ports "DDR4_SODIMM_ALERT_B"] ;# Bank  64 VCCO - VCC1V2   - IO_L21N_T3L_N5_AD8N_64
set_property src_info {type:XDC file:2 line:554 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "DDR4_SODIMM_ALERT_B"] ;# Bank  64 VCCO - VCC1V2   - IO_L21N_T3L_N5_AD8N_64
set_property src_info {type:XDC file:2 line:555 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB16     [get_ports "DDR4_SODIMM_BG1"] ;# Bank  64 VCCO - VCC1V2   - IO_L21P_T3L_N4_AD8P_64
set_property src_info {type:XDC file:2 line:556 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_SODIMM_BG1"] ;# Bank  64 VCCO - VCC1V2   - IO_L21P_T3L_N4_AD8P_64
set_property src_info {type:XDC file:2 line:557 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC16     [get_ports "DDR4_SODIMM_BG0"] ;# Bank  64 VCCO - VCC1V2   - IO_L20N_T3L_N3_AD1N_64
set_property src_info {type:XDC file:2 line:558 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_SODIMM_BG0"] ;# Bank  64 VCCO - VCC1V2   - IO_L20N_T3L_N3_AD1N_64
set_property src_info {type:XDC file:2 line:559 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC17     [get_ports "DDR4_SODIMM_ACT_B"] ;# Bank  64 VCCO - VCC1V2   - IO_L20P_T3L_N2_AD1P_64
set_property src_info {type:XDC file:2 line:560 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_SODIMM_ACT_B"] ;# Bank  64 VCCO - VCC1V2   - IO_L20P_T3L_N2_AD1P_64
set_property src_info {type:XDC file:2 line:561 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE15     [get_ports "DDR4_SODIMM_ODT0"] ;# Bank  64 VCCO - VCC1V2   - IO_L19N_T3L_N1_DBC_AD9N_64
set_property src_info {type:XDC file:2 line:562 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_SODIMM_ODT0"] ;# Bank  64 VCCO - VCC1V2   - IO_L19N_T3L_N1_DBC_AD9N_64
set_property src_info {type:XDC file:2 line:563 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD15     [get_ports "DDR4_SODIMM_RAS_B"] ;# Bank  64 VCCO - VCC1V2   - IO_L19P_T3L_N0_DBC_AD9P_64
set_property src_info {type:XDC file:2 line:564 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_SODIMM_RAS_B"] ;# Bank  64 VCCO - VCC1V2   - IO_L19P_T3L_N0_DBC_AD9P_64
set_property src_info {type:XDC file:2 line:567 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH16     [get_ports "DDR4_SODIMM_A0"] ;# Bank  64 VCCO - VCC1V2   - IO_T2U_N12_64
set_property src_info {type:XDC file:2 line:568 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_SODIMM_A0"] ;# Bank  64 VCCO - VCC1V2   - IO_T2U_N12_64
set_property src_info {type:XDC file:2 line:569 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG14     [get_ports "DDR4_SODIMM_A1"] ;# Bank  64 VCCO - VCC1V2   - IO_L18N_T2U_N11_AD2N_64
set_property src_info {type:XDC file:2 line:570 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_SODIMM_A1"] ;# Bank  64 VCCO - VCC1V2   - IO_L18N_T2U_N11_AD2N_64
set_property src_info {type:XDC file:2 line:571 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG15     [get_ports "DDR4_SODIMM_A2"] ;# Bank  64 VCCO - VCC1V2   - IO_L18P_T2U_N10_AD2P_64
set_property src_info {type:XDC file:2 line:572 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_SODIMM_A2"] ;# Bank  64 VCCO - VCC1V2   - IO_L18P_T2U_N10_AD2P_64
set_property src_info {type:XDC file:2 line:573 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF15     [get_ports "DDR4_SODIMM_A3"] ;# Bank  64 VCCO - VCC1V2   - IO_L17N_T2U_N9_AD10N_64
set_property src_info {type:XDC file:2 line:574 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_SODIMM_A3"] ;# Bank  64 VCCO - VCC1V2   - IO_L17N_T2U_N9_AD10N_64
set_property src_info {type:XDC file:2 line:575 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF16     [get_ports "DDR4_SODIMM_A4"] ;# Bank  64 VCCO - VCC1V2   - IO_L17P_T2U_N8_AD10P_64
set_property src_info {type:XDC file:2 line:576 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_SODIMM_A4"] ;# Bank  64 VCCO - VCC1V2   - IO_L17P_T2U_N8_AD10P_64
set_property src_info {type:XDC file:2 line:577 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ14     [get_ports "DDR4_SODIMM_A5"] ;# Bank  64 VCCO - VCC1V2   - IO_L16N_T2U_N7_QBC_AD3N_64
set_property src_info {type:XDC file:2 line:578 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_SODIMM_A5"] ;# Bank  64 VCCO - VCC1V2   - IO_L16N_T2U_N7_QBC_AD3N_64
set_property src_info {type:XDC file:2 line:579 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH14     [get_ports "DDR4_SODIMM_A6"] ;# Bank  64 VCCO - VCC1V2   - IO_L16P_T2U_N6_QBC_AD3P_64
set_property src_info {type:XDC file:2 line:580 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_SODIMM_A6"] ;# Bank  64 VCCO - VCC1V2   - IO_L16P_T2U_N6_QBC_AD3P_64
set_property src_info {type:XDC file:2 line:581 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF17     [get_ports "DDR4_SODIMM_A7"] ;# Bank  64 VCCO - VCC1V2   - IO_L15N_T2L_N5_AD11N_64
set_property src_info {type:XDC file:2 line:582 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_SODIMM_A7"] ;# Bank  64 VCCO - VCC1V2   - IO_L15N_T2L_N5_AD11N_64
set_property src_info {type:XDC file:2 line:585 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG18     [get_ports "DDR4_SODIMM_CK0_C"] ;# Bank  64 VCCO - VCC1V2   - IO_L14N_T2L_N3_GC_64
set_property src_info {type:XDC file:2 line:586 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_SODIMM_CK0_C"] ;# Bank  64 VCCO - VCC1V2   - IO_L14N_T2L_N3_GC_64
set_property src_info {type:XDC file:2 line:587 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF18     [get_ports "DDR4_SODIMM_CK0_T"] ;# Bank  64 VCCO - VCC1V2   - IO_L14P_T2L_N2_GC_64
set_property src_info {type:XDC file:2 line:588 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_SODIMM_CK0_T"] ;# Bank  64 VCCO - VCC1V2   - IO_L14P_T2L_N2_GC_64
set_property src_info {type:XDC file:2 line:589 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH17     [get_ports "CLK_300_N"] ;# Bank  64 VCCO - VCC1V2   - IO_L13N_T2L_N1_GC_QBC_64
set_property src_info {type:XDC file:2 line:590 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_SSTL12 [get_ports "CLK_300_N"] ;# Bank  64 VCCO - VCC1V2   - IO_L13N_T2L_N1_GC_QBC_64
set_property src_info {type:XDC file:2 line:591 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH18     [get_ports "CLK_300_P"] ;# Bank  64 VCCO - VCC1V2   - IO_L13P_T2L_N0_GC_QBC_64
set_property src_info {type:XDC file:2 line:592 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_SSTL12 [get_ports "CLK_300_P"] ;# Bank  64 VCCO - VCC1V2   - IO_L13P_T2L_N0_GC_QBC_64
set_property src_info {type:XDC file:2 line:593 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ15     [get_ports "DDR4_SODIMM_CK1_C"] ;# Bank  64 VCCO - VCC1V2   - IO_L12N_T1U_N11_GC_64
set_property src_info {type:XDC file:2 line:594 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_SODIMM_CK1_C"] ;# Bank  64 VCCO - VCC1V2   - IO_L12N_T1U_N11_GC_64
set_property src_info {type:XDC file:2 line:595 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ16     [get_ports "DDR4_SODIMM_CK1_T"] ;# Bank  64 VCCO - VCC1V2   - IO_L12P_T1U_N10_GC_64
set_property src_info {type:XDC file:2 line:596 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_SODIMM_CK1_T"] ;# Bank  64 VCCO - VCC1V2   - IO_L12P_T1U_N10_GC_64
set_property src_info {type:XDC file:2 line:597 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK17     [get_ports "DDR4_SODIMM_A8"] ;# Bank  64 VCCO - VCC1V2   - IO_L11N_T1U_N9_GC_64
set_property src_info {type:XDC file:2 line:598 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_SODIMM_A8"] ;# Bank  64 VCCO - VCC1V2   - IO_L11N_T1U_N9_GC_64
set_property src_info {type:XDC file:2 line:599 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ17     [get_ports "DDR4_SODIMM_A9"] ;# Bank  64 VCCO - VCC1V2   - IO_L11P_T1U_N8_GC_64
set_property src_info {type:XDC file:2 line:600 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_SODIMM_A9"] ;# Bank  64 VCCO - VCC1V2   - IO_L11P_T1U_N8_GC_64
set_property src_info {type:XDC file:2 line:601 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK14     [get_ports "DDR4_SODIMM_A10"] ;# Bank  64 VCCO - VCC1V2   - IO_L10N_T1U_N7_QBC_AD4N_64
set_property src_info {type:XDC file:2 line:602 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_SODIMM_A10"] ;# Bank  64 VCCO - VCC1V2   - IO_L10N_T1U_N7_QBC_AD4N_64
set_property src_info {type:XDC file:2 line:603 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK15     [get_ports "DDR4_SODIMM_A11"] ;# Bank  64 VCCO - VCC1V2   - IO_L10P_T1U_N6_QBC_AD4P_64
set_property src_info {type:XDC file:2 line:604 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_SODIMM_A11"] ;# Bank  64 VCCO - VCC1V2   - IO_L10P_T1U_N6_QBC_AD4P_64
set_property src_info {type:XDC file:2 line:605 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL18     [get_ports "DDR4_SODIMM_A12"] ;# Bank  64 VCCO - VCC1V2   - IO_L9N_T1L_N5_AD12N_64
set_property src_info {type:XDC file:2 line:606 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_SODIMM_A12"] ;# Bank  64 VCCO - VCC1V2   - IO_L9N_T1L_N5_AD12N_64
set_property src_info {type:XDC file:2 line:607 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK18     [get_ports "DDR4_SODIMM_A13"] ;# Bank  64 VCCO - VCC1V2   - IO_L9P_T1L_N4_AD12P_64
set_property src_info {type:XDC file:2 line:608 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_SODIMM_A13"] ;# Bank  64 VCCO - VCC1V2   - IO_L9P_T1L_N4_AD12P_64
set_property src_info {type:XDC file:2 line:609 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL15     [get_ports "DDR4_SODIMM_BA0"] ;# Bank  64 VCCO - VCC1V2   - IO_L8N_T1L_N3_AD5N_64
set_property src_info {type:XDC file:2 line:610 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_SODIMM_BA0"] ;# Bank  64 VCCO - VCC1V2   - IO_L8N_T1L_N3_AD5N_64
set_property src_info {type:XDC file:2 line:611 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL16     [get_ports "DDR4_SODIMM_BA1"] ;# Bank  64 VCCO - VCC1V2   - IO_L8P_T1L_N2_AD5P_64
set_property src_info {type:XDC file:2 line:612 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_SODIMM_BA1"] ;# Bank  64 VCCO - VCC1V2   - IO_L8P_T1L_N2_AD5P_64
set_property src_info {type:XDC file:2 line:613 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM15     [get_ports "DDR4_SODIMM_CKE1"] ;# Bank  64 VCCO - VCC1V2   - IO_L7N_T1L_N1_QBC_AD13N_64
set_property src_info {type:XDC file:2 line:614 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_SODIMM_CKE1"] ;# Bank  64 VCCO - VCC1V2   - IO_L7N_T1L_N1_QBC_AD13N_64
set_property src_info {type:XDC file:2 line:615 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM16     [get_ports "DDR4_SODIMM_ODT1"] ;# Bank  64 VCCO - VCC1V2   - IO_L7P_T1L_N0_QBC_AD13P_64
set_property src_info {type:XDC file:2 line:616 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_SODIMM_ODT1"] ;# Bank  64 VCCO - VCC1V2   - IO_L7P_T1L_N0_QBC_AD13P_64
set_property src_info {type:XDC file:2 line:617 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL17     [get_ports "DDR4_SODIMM_CS1_B"] ;# Bank  64 VCCO - VCC1V2   - IO_T1U_N12_64
set_property src_info {type:XDC file:2 line:618 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_SODIMM_CS1_B"] ;# Bank  64 VCCO - VCC1V2   - IO_T1U_N12_64
set_property src_info {type:XDC file:2 line:620 export:INPUT save:INPUT read:READ} [current_design]
3set_property IOSTANDARD  LVCMOSxx [get_ports "VRP_64"] ;# Bank  64 VCCO - VCC1V2   - IO_T0U_N12_VRP_64
set_property src_info {type:XDC file:2 line:621 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN16     [get_ports "DDR4_SODIMM_CS3_B"] ;# Bank  64 VCCO - VCC1V2   - IO_L6N_T0U_N11_AD6N_64
set_property src_info {type:XDC file:2 line:622 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_SODIMM_CS3_B"] ;# Bank  64 VCCO - VCC1V2   - IO_L6N_T0U_N11_AD6N_64
set_property src_info {type:XDC file:2 line:623 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN17     [get_ports "DDR4_SODIMM_CS2_B"] ;# Bank  64 VCCO - VCC1V2   - IO_L6P_T0U_N10_AD6P_64
set_property src_info {type:XDC file:2 line:624 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_SODIMM_CS2_B"] ;# Bank  64 VCCO - VCC1V2   - IO_L6P_T0U_N10_AD6P_64
set_property src_info {type:XDC file:2 line:646 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E5       [get_ports "HDMI_RX_PWR_DET"] ;# Bank  88 VCCO - VCC3V3   - IO_L12N_AD8N_88
set_property src_info {type:XDC file:2 line:647 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "HDMI_RX_PWR_DET"] ;# Bank  88 VCCO - VCC3V3   - IO_L12N_AD8N_88
set_property src_info {type:XDC file:2 line:648 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F6       [get_ports "HDMI_RX_HPD"] ;# Bank  88 VCCO - VCC3V3   - IO_L12P_AD8P_88
set_property src_info {type:XDC file:2 line:649 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "HDMI_RX_HPD"] ;# Bank  88 VCCO - VCC3V3   - IO_L12P_AD8P_88
set_property src_info {type:XDC file:2 line:650 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D5       [get_ports "GPIO_LED_0_LS"] ;# Bank  88 VCCO - VCC3V3   - IO_L11N_AD9N_88
set_property src_info {type:XDC file:2 line:651 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "GPIO_LED_0_LS"] ;# Bank  88 VCCO - VCC3V3   - IO_L11N_AD9N_88
set_property src_info {type:XDC file:2 line:652 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D6       [get_ports "GPIO_LED_1_LS"] ;# Bank  88 VCCO - VCC3V3   - IO_L11P_AD9P_88
set_property src_info {type:XDC file:2 line:653 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "GPIO_LED_1_LS"] ;# Bank  88 VCCO - VCC3V3   - IO_L11P_AD9P_88
set_property src_info {type:XDC file:2 line:654 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A5       [get_ports "GPIO_LED_2_LS"] ;# Bank  88 VCCO - VCC3V3   - IO_L10N_AD10N_88
set_property src_info {type:XDC file:2 line:655 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "GPIO_LED_2_LS"] ;# Bank  88 VCCO - VCC3V3   - IO_L10N_AD10N_88
set_property src_info {type:XDC file:2 line:656 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B5       [get_ports "GPIO_LED_3_LS"] ;# Bank  88 VCCO - VCC3V3   - IO_L10P_AD10P_88
set_property src_info {type:XDC file:2 line:657 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "GPIO_LED_3_LS"] ;# Bank  88 VCCO - VCC3V3   - IO_L10P_AD10P_88
set_property src_info {type:XDC file:2 line:658 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F4       [get_ports "GPIO_DIP_SW3"] ;# Bank  88 VCCO - VCC3V3   - IO_L9N_AD11N_88
set_property src_info {type:XDC file:2 line:659 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "GPIO_DIP_SW3"] ;# Bank  88 VCCO - VCC3V3   - IO_L9N_AD11N_88
set_property src_info {type:XDC file:2 line:660 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F5       [get_ports "GPIO_DIP_SW2"] ;# Bank  88 VCCO - VCC3V3   - IO_L9P_AD11P_88
set_property src_info {type:XDC file:2 line:661 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "GPIO_DIP_SW2"] ;# Bank  88 VCCO - VCC3V3   - IO_L9P_AD11P_88
set_property src_info {type:XDC file:2 line:662 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D4       [get_ports "GPIO_DIP_SW1"] ;# Bank  88 VCCO - VCC3V3   - IO_L8N_HDGC_88
set_property src_info {type:XDC file:2 line:663 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "GPIO_DIP_SW1"] ;# Bank  88 VCCO - VCC3V3   - IO_L8N_HDGC_88
set_property src_info {type:XDC file:2 line:664 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E4       [get_ports "GPIO_DIP_SW0"] ;# Bank  88 VCCO - VCC3V3   - IO_L8P_HDGC_88
set_property src_info {type:XDC file:2 line:665 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "GPIO_DIP_SW0"] ;# Bank  88 VCCO - VCC3V3   - IO_L8P_HDGC_88
set_property src_info {type:XDC file:2 line:666 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B4       [get_ports "GPIO_PB_SW0"] ;# Bank  88 VCCO - VCC3V3   - IO_L7N_HDGC_88
set_property src_info {type:XDC file:2 line:667 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "GPIO_PB_SW0"] ;# Bank  88 VCCO - VCC3V3   - IO_L7N_HDGC_88
set_property src_info {type:XDC file:2 line:668 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C4       [get_ports "GPIO_PB_SW1"] ;# Bank  88 VCCO - VCC3V3   - IO_L7P_HDGC_88
set_property src_info {type:XDC file:2 line:669 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "GPIO_PB_SW1"] ;# Bank  88 VCCO - VCC3V3   - IO_L7P_HDGC_88
set_property src_info {type:XDC file:2 line:670 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B3       [get_ports "GPIO_PB_SW2"] ;# Bank  88 VCCO - VCC3V3   - IO_L6N_HDGC_88
set_property src_info {type:XDC file:2 line:671 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "GPIO_PB_SW2"] ;# Bank  88 VCCO - VCC3V3   - IO_L6N_HDGC_88
set_property src_info {type:XDC file:2 line:672 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C3       [get_ports "GPIO_PB_SW3"] ;# Bank  88 VCCO - VCC3V3   - IO_L6P_HDGC_88
set_property src_info {type:XDC file:2 line:673 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "GPIO_PB_SW3"] ;# Bank  88 VCCO - VCC3V3   - IO_L6P_HDGC_88
set_property src_info {type:XDC file:2 line:674 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C2       [get_ports "34N8749"] ;# Bank  88 VCCO - VCC3V3   - IO_L5N_HDGC_88
set_property src_info {type:XDC file:2 line:675 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "HDMI_RX_LS_OE"] ;# Bank  88 VCCO - VCC3V3   - IO_L5N_HDGC_88
set_property src_info {type:XDC file:2 line:676 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D2       [get_ports "HDMI_RX_SNK_SCL"] ;# Bank  88 VCCO - VCC3V3   - IO_L5P_HDGC_88
set_property src_info {type:XDC file:2 line:677 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "HDMI_RX_SNK_SCL"] ;# Bank  88 VCCO - VCC3V3   - IO_L5P_HDGC_88
set_property src_info {type:XDC file:2 line:678 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E2       [get_ports "HDMI_RX_SNK_SDA"] ;# Bank  88 VCCO - VCC3V3   - IO_L4N_AD12N_88
set_property src_info {type:XDC file:2 line:679 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "HDMI_RX_SNK_SDA"] ;# Bank  88 VCCO - VCC3V3   - IO_L4N_AD12N_88
set_property src_info {type:XDC file:2 line:680 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E3       [get_ports "HDMI_TX_HPD"] ;# Bank  88 VCCO - VCC3V3   - IO_L4P_AD12P_88
set_property src_info {type:XDC file:2 line:681 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "HDMI_TX_HPD"] ;# Bank  88 VCCO - VCC3V3   - IO_L4P_AD12P_88
set_property src_info {type:XDC file:2 line:682 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A2       [get_ports "HDMI_TX_EN"] ;# Bank  88 VCCO - VCC3V3   - IO_L3N_AD13N_88
set_property src_info {type:XDC file:2 line:683 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "HDMI_TX_EN"] ;# Bank  88 VCCO - VCC3V3   - IO_L3N_AD13N_88
set_property src_info {type:XDC file:2 line:684 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A3       [get_ports "HDMI_TX_CEC"] ;# Bank  88 VCCO - VCC3V3   - IO_L3P_AD13P_88
set_property src_info {type:XDC file:2 line:685 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "HDMI_TX_CEC"] ;# Bank  88 VCCO - VCC3V3   - IO_L3P_AD13P_88
set_property src_info {type:XDC file:2 line:686 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B1       [get_ports "HDMI_TX_SRC_SCL"] ;# Bank  88 VCCO - VCC3V3   - IO_L2N_AD14N_88
set_property src_info {type:XDC file:2 line:687 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "HDMI_TX_SRC_SCL"] ;# Bank  88 VCCO - VCC3V3   - IO_L2N_AD14N_88
set_property src_info {type:XDC file:2 line:688 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C1       [get_ports "HDMI_TX_SRC_SDA"] ;# Bank  88 VCCO - VCC3V3   - IO_L2P_AD14P_88
set_property src_info {type:XDC file:2 line:689 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "HDMI_TX_SRC_SDA"] ;# Bank  88 VCCO - VCC3V3   - IO_L2P_AD14P_88
set_property src_info {type:XDC file:2 line:690 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D1       [get_ports "HDMI_CTL_SCL"] ;# Bank  88 VCCO - VCC3V3   - IO_L1N_AD15N_88
set_property src_info {type:XDC file:2 line:691 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "HDMI_CTL_SCL"] ;# Bank  88 VCCO - VCC3V3   - IO_L1N_AD15N_88
set_property src_info {type:XDC file:2 line:692 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E1       [get_ports "HDMI_CTL_SDA"] ;# Bank  88 VCCO - VCC3V3   - IO_L1P_AD15P_88
set_property src_info {type:XDC file:2 line:693 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "HDMI_CTL_SDA"] ;# Bank  88 VCCO - VCC3V3   - IO_L1P_AD15P_88
set_property src_info {type:XDC file:2 line:694 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G8       [get_ports "PMOD0_0"] ;# Bank  87 VCCO - VCC3V3   - IO_L12N_AD0N_87
set_property src_info {type:XDC file:2 line:695 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "PMOD0_0"] ;# Bank  87 VCCO - VCC3V3   - IO_L12N_AD0N_87
set_property src_info {type:XDC file:2 line:696 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H8       [get_ports "PMOD0_1"] ;# Bank  87 VCCO - VCC3V3   - IO_L12P_AD0P_87
set_property src_info {type:XDC file:2 line:697 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "PMOD0_1"] ;# Bank  87 VCCO - VCC3V3   - IO_L12P_AD0P_87
set_property src_info {type:XDC file:2 line:698 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G7       [get_ports "PMOD0_2"] ;# Bank  87 VCCO - VCC3V3   - IO_L11N_AD1N_87
set_property src_info {type:XDC file:2 line:699 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "PMOD0_2"] ;# Bank  87 VCCO - VCC3V3   - IO_L11N_AD1N_87
set_property src_info {type:XDC file:2 line:700 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H7       [get_ports "PMOD0_3"] ;# Bank  87 VCCO - VCC3V3   - IO_L11P_AD1P_87
set_property src_info {type:XDC file:2 line:701 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "PMOD0_3"] ;# Bank  87 VCCO - VCC3V3   - IO_L11P_AD1P_87
set_property src_info {type:XDC file:2 line:702 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G6       [get_ports "PMOD0_4"] ;# Bank  87 VCCO - VCC3V3   - IO_L10N_AD2N_87
set_property src_info {type:XDC file:2 line:703 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "PMOD0_4"] ;# Bank  87 VCCO - VCC3V3   - IO_L10N_AD2N_87
set_property src_info {type:XDC file:2 line:704 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H6       [get_ports "PMOD0_5"] ;# Bank  87 VCCO - VCC3V3   - IO_L10P_AD2P_87
set_property src_info {type:XDC file:2 line:705 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "PMOD0_5"] ;# Bank  87 VCCO - VCC3V3   - IO_L10P_AD2P_87
set_property src_info {type:XDC file:2 line:706 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J6       [get_ports "PMOD0_6"] ;# Bank  87 VCCO - VCC3V3   - IO_L9N_AD3N_87
set_property src_info {type:XDC file:2 line:707 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "PMOD0_6"] ;# Bank  87 VCCO - VCC3V3   - IO_L9N_AD3N_87
set_property src_info {type:XDC file:2 line:708 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J7       [get_ports "PMOD0_7"] ;# Bank  87 VCCO - VCC3V3   - IO_L9P_AD3P_87
set_property src_info {type:XDC file:2 line:709 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "PMOD0_7"] ;# Bank  87 VCCO - VCC3V3   - IO_L9P_AD3P_87
set_property src_info {type:XDC file:2 line:710 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J9       [get_ports "PMOD1_0"] ;# Bank  87 VCCO - VCC3V3   - IO_L8N_HDGC_AD4N_87
set_property src_info {type:XDC file:2 line:711 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "PMOD1_0"] ;# Bank  87 VCCO - VCC3V3   - IO_L8N_HDGC_AD4N_87
set_property src_info {type:XDC file:2 line:712 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K9       [get_ports "PMOD1_1"] ;# Bank  87 VCCO - VCC3V3   - IO_L8P_HDGC_AD4P_87
set_property src_info {type:XDC file:2 line:713 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "PMOD1_1"] ;# Bank  87 VCCO - VCC3V3   - IO_L8P_HDGC_AD4P_87
set_property src_info {type:XDC file:2 line:714 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K8       [get_ports "PMOD1_2"] ;# Bank  87 VCCO - VCC3V3   - IO_L7N_HDGC_AD5N_87
set_property src_info {type:XDC file:2 line:715 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "PMOD1_2"] ;# Bank  87 VCCO - VCC3V3   - IO_L7N_HDGC_AD5N_87
set_property src_info {type:XDC file:2 line:716 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L8       [get_ports "PMOD1_3"] ;# Bank  87 VCCO - VCC3V3   - IO_L7P_HDGC_AD5P_87
set_property src_info {type:XDC file:2 line:717 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "PMOD1_3"] ;# Bank  87 VCCO - VCC3V3   - IO_L7P_HDGC_AD5P_87
set_property src_info {type:XDC file:2 line:718 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L10      [get_ports "PMOD1_4"] ;# Bank  87 VCCO - VCC3V3   - IO_L6N_HDGC_AD6N_87
set_property src_info {type:XDC file:2 line:719 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "PMOD1_4"] ;# Bank  87 VCCO - VCC3V3   - IO_L6N_HDGC_AD6N_87
set_property src_info {type:XDC file:2 line:720 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M10      [get_ports "PMOD1_5"] ;# Bank  87 VCCO - VCC3V3   - IO_L6P_HDGC_AD6P_87
set_property src_info {type:XDC file:2 line:721 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "PMOD1_5"] ;# Bank  87 VCCO - VCC3V3   - IO_L6P_HDGC_AD6P_87
set_property src_info {type:XDC file:2 line:722 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M8       [get_ports "PMOD1_6"] ;# Bank  87 VCCO - VCC3V3   - IO_L5N_HDGC_AD7N_87
set_property src_info {type:XDC file:2 line:723 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "PMOD1_6"] ;# Bank  87 VCCO - VCC3V3   - IO_L5N_HDGC_AD7N_87
set_property src_info {type:XDC file:2 line:724 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M9       [get_ports "PMOD1_7"] ;# Bank  87 VCCO - VCC3V3   - IO_L5P_HDGC_AD7P_87
set_property src_info {type:XDC file:2 line:725 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "PMOD1_7"] ;# Bank  87 VCCO - VCC3V3   - IO_L5P_HDGC_AD7P_87
set_property src_info {type:XDC file:2 line:726 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M11      [get_ports "CPU_RESET"] ;# Bank  87 VCCO - VCC3V3   - IO_L4N_AD8N_87
set_property src_info {type:XDC file:2 line:727 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "CPU_RESET"] ;# Bank  87 VCCO - VCC3V3   - IO_L4N_AD8N_87
set_property src_info {type:XDC file:2 line:728 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N11      [get_ports "HDMI_8T49N241_LOL"] ;# Bank  87 VCCO - VCC3V3   - IO_L4P_AD8P_87
set_property src_info {type:XDC file:2 line:729 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "HDMI_8T49N241_LOL"] ;# Bank  87 VCCO - VCC3V3   - IO_L4P_AD8P_87
set_property src_info {type:XDC file:2 line:730 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M12      [get_ports "HDMI_8T49N241_RST"] ;# Bank  87 VCCO - VCC3V3   - IO_L3N_AD9N_87
set_property src_info {type:XDC file:2 line:731 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "HDMI_8T49N241_RST"] ;# Bank  87 VCCO - VCC3V3   - IO_L3N_AD9N_87
set_property src_info {type:XDC file:2 line:732 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N13      [get_ports "HDMI_TX_LS_OE"] ;# Bank  87 VCCO - VCC3V3   - IO_L3P_AD9P_87
set_property src_info {type:XDC file:2 line:733 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "HDMI_TX_LS_OE"] ;# Bank  87 VCCO - VCC3V3   - IO_L3P_AD9P_87
set_property src_info {type:XDC file:2 line:734 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N8       [get_ports "HDMI_TX_CT_HPD"] ;# Bank  87 VCCO - VCC3V3   - IO_L2N_AD10N_87
set_property src_info {type:XDC file:2 line:735 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "HDMI_TX_CT_HPD"] ;# Bank  87 VCCO - VCC3V3   - IO_L2N_AD10N_87
set_property src_info {type:XDC file:2 line:736 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N9       [get_ports "34N8735"] ;# Bank  87 VCCO - VCC3V3   - IO_L2P_AD10P_87
set_property src_info {type:XDC file:2 line:737 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "34N8735"] ;# Bank  87 VCCO - VCC3V3   - IO_L2P_AD10P_87
set_property src_info {type:XDC file:2 line:738 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N12      [get_ports "PL_I2C1_SCL_LS"] ;# Bank  87 VCCO - VCC3V3   - IO_L1N_AD11N_87
set_property src_info {type:XDC file:2 line:739 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "PL_I2C1_SCL_LS"] ;# Bank  87 VCCO - VCC3V3   - IO_L1N_AD11N_87
set_property src_info {type:XDC file:2 line:740 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P12      [get_ports "PL_I2C1_SDA_LS"] ;# Bank  87 VCCO - VCC3V3   - IO_L1P_AD11P_87
set_property src_info {type:XDC file:2 line:741 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33 [get_ports "PL_I2C1_SDA_LS"] ;# Bank  87 VCCO - VCC3V3   - IO_L1P_AD11P_87
set_property src_info {type:XDC file:2 line:742 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP3      [get_ports "GND"] ;# Bank 223 - MGTHRXN0_223
set_property src_info {type:XDC file:2 line:743 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN1      [get_ports "GND"] ;# Bank 223 - MGTHRXN1_223
set_property src_info {type:XDC file:2 line:744 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL1      [get_ports "GND"] ;# Bank 223 - MGTHRXN2_223
set_property src_info {type:XDC file:2 line:745 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK3      [get_ports "GND"] ;# Bank 223 - MGTHRXN3_223
set_property src_info {type:XDC file:2 line:746 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP4      [get_ports "GND"] ;# Bank 223 - MGTHRXP0_223
set_property src_info {type:XDC file:2 line:747 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN2      [get_ports "GND"] ;# Bank 223 - MGTHRXP1_223
set_property src_info {type:XDC file:2 line:748 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL2      [get_ports "GND"] ;# Bank 223 - MGTHRXP2_223
set_property src_info {type:XDC file:2 line:749 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK4      [get_ports "GND"] ;# Bank 223 - MGTHRXP3_223
set_property src_info {type:XDC file:2 line:750 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN5      [get_ports "9N7450"] ;# Bank 223 - MGTHTXN0_223
set_property src_info {type:XDC file:2 line:751 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM3      [get_ports "9N7448"] ;# Bank 223 - MGTHTXN1_223
set_property src_info {type:XDC file:2 line:752 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL5      [get_ports "9N7446"] ;# Bank 223 - MGTHTXN2_223
set_property src_info {type:XDC file:2 line:753 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ5      [get_ports "9N7444"] ;# Bank 223 - MGTHTXN3_223
set_property src_info {type:XDC file:2 line:754 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN6      [get_ports "9N7449"] ;# Bank 223 - MGTHTXP0_223
set_property src_info {type:XDC file:2 line:755 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM4      [get_ports "9N7447"] ;# Bank 223 - MGTHTXP1_223
set_property src_info {type:XDC file:2 line:756 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL6      [get_ports "9N7445"] ;# Bank 223 - MGTHTXP2_223
set_property src_info {type:XDC file:2 line:757 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ6      [get_ports "9N7443"] ;# Bank 223 - MGTHTXP3_223
set_property src_info {type:XDC file:2 line:758 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD7      [get_ports "9N7442"] ;# Bank 223 - MGTREFCLK0N_223
set_property src_info {type:XDC file:2 line:759 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD8      [get_ports "9N7441"] ;# Bank 223 - MGTREFCLK0P_223
set_property src_info {type:XDC file:2 line:760 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC9      [get_ports "9N7455"] ;# Bank 223 - MGTREFCLK1N_223
set_property src_info {type:XDC file:2 line:761 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC10     [get_ports "9N7454"] ;# Bank 223 - MGTREFCLK1P_223
set_property src_info {type:XDC file:2 line:762 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ1      [get_ports "GND"] ;# Bank 224 - MGTHRXN0_224
set_property src_info {type:XDC file:2 line:763 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG1      [get_ports "GND"] ;# Bank 224 - MGTHRXN1_224
set_property src_info {type:XDC file:2 line:764 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF3      [get_ports "GND"] ;# Bank 224 - MGTHRXN2_224
set_property src_info {type:XDC file:2 line:765 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE1      [get_ports "GND"] ;# Bank 224 - MGTHRXN3_224
set_property src_info {type:XDC file:2 line:766 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ2      [get_ports "GND"] ;# Bank 224 - MGTHRXP0_224
set_property src_info {type:XDC file:2 line:767 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG2      [get_ports "GND"] ;# Bank 224 - MGTHRXP1_224
set_property src_info {type:XDC file:2 line:768 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF4      [get_ports "GND"] ;# Bank 224 - MGTHRXP2_224
set_property src_info {type:XDC file:2 line:769 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE2      [get_ports "GND"] ;# Bank 224 - MGTHRXP3_224
set_property src_info {type:XDC file:2 line:770 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH3      [get_ports "9N7412"] ;# Bank 224 - MGTHTXN0_224
set_property src_info {type:XDC file:2 line:771 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG5      [get_ports "9N7408"] ;# Bank 224 - MGTHTXN1_224
set_property src_info {type:XDC file:2 line:772 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE5      [get_ports "9N7404"] ;# Bank 224 - MGTHTXN2_224
set_property src_info {type:XDC file:2 line:773 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD3      [get_ports "9N7400"] ;# Bank 224 - MGTHTXN3_224
set_property src_info {type:XDC file:2 line:774 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH4      [get_ports "9N7411"] ;# Bank 224 - MGTHTXP0_224
set_property src_info {type:XDC file:2 line:775 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG6      [get_ports "9N7407"] ;# Bank 224 - MGTHTXP1_224
set_property src_info {type:XDC file:2 line:776 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE6      [get_ports "9N7403"] ;# Bank 224 - MGTHTXP2_224
set_property src_info {type:XDC file:2 line:777 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD4      [get_ports "9N7399"] ;# Bank 224 - MGTHTXP3_224
set_property src_info {type:XDC file:2 line:778 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB7      [get_ports "9N7396"] ;# Bank 224 - MGTREFCLK0N_224
set_property src_info {type:XDC file:2 line:779 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB8      [get_ports "9N7395"] ;# Bank 224 - MGTREFCLK0P_224
set_property src_info {type:XDC file:2 line:780 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA9      [get_ports "9N7386"] ;# Bank 224 - MGTREFCLK1N_224
set_property src_info {type:XDC file:2 line:781 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA10     [get_ports "9N7384"] ;# Bank 224 - MGTREFCLK1P_224
set_property src_info {type:XDC file:2 line:783 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD10     [get_ports "MGTRREF_224"] ;# Bank 224 - MGTRREF_R
set_property src_info {type:XDC file:2 line:784 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC1      [get_ports "GND"] ;# Bank 225 - MGTHRXN0_225
set_property src_info {type:XDC file:2 line:785 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB3      [get_ports "GND"] ;# Bank 225 - MGTHRXN1_225
set_property src_info {type:XDC file:2 line:786 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA1      [get_ports "GND"] ;# Bank 225 - MGTHRXN2_225
set_property src_info {type:XDC file:2 line:787 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W1       [get_ports "GND"] ;# Bank 225 - MGTHRXN3_225
set_property src_info {type:XDC file:2 line:788 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC2      [get_ports "GND"] ;# Bank 225 - MGTHRXP0_225
set_property src_info {type:XDC file:2 line:789 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB4      [get_ports "GND"] ;# Bank 225 - MGTHRXP1_225
set_property src_info {type:XDC file:2 line:790 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA2      [get_ports "GND"] ;# Bank 225 - MGTHRXP2_225
set_property src_info {type:XDC file:2 line:791 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W2       [get_ports "GND"] ;# Bank 225 - MGTHRXP3_225
set_property src_info {type:XDC file:2 line:792 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC5      [get_ports "38N7665"] ;# Bank 225 - MGTHTXN0_225
set_property src_info {type:XDC file:2 line:793 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA5      [get_ports "38N7659"] ;# Bank 225 - MGTHTXN1_225
set_property src_info {type:XDC file:2 line:794 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y3       [get_ports "38N7653"] ;# Bank 225 - MGTHTXN2_225
set_property src_info {type:XDC file:2 line:795 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W5       [get_ports "38N7647"] ;# Bank 225 - MGTHTXN3_225
set_property src_info {type:XDC file:2 line:796 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC6      [get_ports "38N7663"] ;# Bank 225 - MGTHTXP0_225
set_property src_info {type:XDC file:2 line:797 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA6      [get_ports "38N7657"] ;# Bank 225 - MGTHTXP1_225
set_property src_info {type:XDC file:2 line:798 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y4       [get_ports "38N7651"] ;# Bank 225 - MGTHTXP2_225
set_property src_info {type:XDC file:2 line:799 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W6       [get_ports "38N7645"] ;# Bank 225 - MGTHTXP3_225
set_property src_info {type:XDC file:2 line:800 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y7       [get_ports "38N7641"] ;# Bank 225 - MGTREFCLK0N_225
set_property src_info {type:XDC file:2 line:801 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y8       [get_ports "38N7639"] ;# Bank 225 - MGTREFCLK0P_225
set_property src_info {type:XDC file:2 line:802 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W9       [get_ports "38N7635"] ;# Bank 225 - MGTREFCLK1N_225
set_property src_info {type:XDC file:2 line:803 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W10      [get_ports "38N7633"] ;# Bank 225 - MGTREFCLK1P_225
set_property src_info {type:XDC file:2 line:804 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V3       [get_ports "GND"] ;# Bank 226 - MGTHRXN0_226
set_property src_info {type:XDC file:2 line:805 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U1       [get_ports "GND"] ;# Bank 226 - MGTHRXN1_226
set_property src_info {type:XDC file:2 line:806 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R1       [get_ports "GND"] ;# Bank 226 - MGTHRXN2_226
set_property src_info {type:XDC file:2 line:807 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P3       [get_ports "FMC_LPC_DP0_M2C_N"] ;# Bank 226 - MGTHRXN3_226
set_property src_info {type:XDC file:2 line:808 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V4       [get_ports "GND"] ;# Bank 226 - MGTHRXP0_226
set_property src_info {type:XDC file:2 line:809 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U2       [get_ports "GND"] ;# Bank 226 - MGTHRXP1_226
set_property src_info {type:XDC file:2 line:810 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R2       [get_ports "GND"] ;# Bank 226 - MGTHRXP2_226
set_property src_info {type:XDC file:2 line:811 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P4       [get_ports "FMC_LPC_DP0_M2C_P"] ;# Bank 226 - MGTHRXP3_226
set_property src_info {type:XDC file:2 line:812 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U5       [get_ports "38N7744"] ;# Bank 226 - MGTHTXN0_226
set_property src_info {type:XDC file:2 line:813 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T3       [get_ports "38N7740"] ;# Bank 226 - MGTHTXN1_226
set_property src_info {type:XDC file:2 line:814 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R5       [get_ports "38N8078"] ;# Bank 226 - MGTHTXN2_226
set_property src_info {type:XDC file:2 line:815 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N5       [get_ports "FMC_LPC_DP0_C2M_N"] ;# Bank 226 - MGTHTXN3_226
set_property src_info {type:XDC file:2 line:816 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U6       [get_ports "38N7743"] ;# Bank 226 - MGTHTXP0_226
set_property src_info {type:XDC file:2 line:817 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T4       [get_ports "38N7739"] ;# Bank 226 - MGTHTXP1_226
set_property src_info {type:XDC file:2 line:818 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R6       [get_ports "38N8077"] ;# Bank 226 - MGTHTXP2_226
set_property src_info {type:XDC file:2 line:819 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N6       [get_ports "FMC_LPC_DP0_C2M_P"] ;# Bank 226 - MGTHTXP3_226
set_property src_info {type:XDC file:2 line:820 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V7       [get_ports "FMC_LPC_GBTCLK0_M2C_C_N"] ;# Bank 226 - MGTREFCLK0N_226
set_property src_info {type:XDC file:2 line:821 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V8       [get_ports "FMC_LPC_GBTCLK0_M2C_C_P"] ;# Bank 226 - MGTREFCLK0P_226
set_property src_info {type:XDC file:2 line:822 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U9       [get_ports "HDMI_DRU_CLOCK_C_N"] ;# Bank 226 - MGTREFCLK1N_226
set_property src_info {type:XDC file:2 line:823 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U10      [get_ports "HDMI_DRU_CLOCK_C_P"] ;# Bank 226 - MGTREFCLK1P_226
set_property src_info {type:XDC file:2 line:824 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N1       [get_ports "HDMI_RX0_C_N"] ;# Bank 227 - MGTHRXN0_227
set_property src_info {type:XDC file:2 line:825 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L1       [get_ports "HDMI_RX1_C_N"] ;# Bank 227 - MGTHRXN1_227
set_property src_info {type:XDC file:2 line:826 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J1       [get_ports "HDMI_RX2_C_N"] ;# Bank 227 - MGTHRXN2_227
set_property src_info {type:XDC file:2 line:827 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G1       [get_ports "GND"] ;# Bank 227 - MGTHRXN3_227
set_property src_info {type:XDC file:2 line:828 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N2       [get_ports "HDMI_RX0_C_P"] ;# Bank 227 - MGTHRXP0_227
set_property src_info {type:XDC file:2 line:829 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L2       [get_ports "HDMI_RX1_C_P"] ;# Bank 227 - MGTHRXP1_227
set_property src_info {type:XDC file:2 line:830 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J2       [get_ports "HDMI_RX2_C_P"] ;# Bank 227 - MGTHRXP2_227
set_property src_info {type:XDC file:2 line:831 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G2       [get_ports "GND"] ;# Bank 227 - MGTHRXP3_227
set_property src_info {type:XDC file:2 line:832 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M3       [get_ports "HDMI_TX0_N"] ;# Bank 227 - MGTHTXN0_227
set_property src_info {type:XDC file:2 line:833 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L5       [get_ports "HDMI_TX1_N"] ;# Bank 227 - MGTHTXN1_227
set_property src_info {type:XDC file:2 line:834 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K3       [get_ports "HDMI_TX2_N"] ;# Bank 227 - MGTHTXN2_227
set_property src_info {type:XDC file:2 line:835 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H3       [get_ports "38N8088"] ;# Bank 227 - MGTHTXN3_227
set_property src_info {type:XDC file:2 line:836 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M4       [get_ports "HDMI_TX0_P"] ;# Bank 227 - MGTHTXP0_227
set_property src_info {type:XDC file:2 line:837 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L6       [get_ports "HDMI_TX1_P"] ;# Bank 227 - MGTHTXP1_227
set_property src_info {type:XDC file:2 line:838 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K4       [get_ports "HDMI_TX2_P"] ;# Bank 227 - MGTHTXP2_227
set_property src_info {type:XDC file:2 line:839 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H4       [get_ports "38N8087"] ;# Bank 227 - MGTHTXP3_227
set_property src_info {type:XDC file:2 line:840 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T7       [get_ports "HDMI_8T49N241_OUT_C_N"] ;# Bank 227 - MGTREFCLK0N_227
set_property src_info {type:XDC file:2 line:841 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T8       [get_ports "HDMI_8T49N241_OUT_C_P"] ;# Bank 227 - MGTREFCLK0P_227
set_property src_info {type:XDC file:2 line:842 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R9       [get_ports "HDMI_RX_CLK_C_N"] ;# Bank 227 - MGTREFCLK1N_227
set_property src_info {type:XDC file:2 line:843 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R10      [get_ports "HDMI_RX_CLK_C_P"] ;# Bank 227 - MGTREFCLK1P_227
current_instance {design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_property src_info {type:SCOPED_XDC file:3 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
current_instance
current_instance {design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_property src_info {type:SCOPED_XDC file:4 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
current_instance
current_instance {design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_property src_info {type:SCOPED_XDC file:5 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
current_instance
current_instance {design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_property src_info {type:SCOPED_XDC file:6 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
current_instance
current_instance {design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_property src_info {type:SCOPED_XDC file:7 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
current_instance
current_instance {design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_property src_info {type:SCOPED_XDC file:8 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
current_instance
current_instance {design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_property src_info {type:SCOPED_XDC file:9 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
current_instance
current_instance {design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_property src_info {type:SCOPED_XDC file:10 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
current_instance
current_instance {design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_property src_info {type:SCOPED_XDC file:11 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
current_instance
current_instance {design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_property src_info {type:SCOPED_XDC file:12 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
current_instance
current_instance {design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_property src_info {type:SCOPED_XDC file:13 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
current_instance
current_instance {design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_property src_info {type:SCOPED_XDC file:14 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
current_instance
current_instance {design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_property src_info {type:SCOPED_XDC file:15 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
current_instance
current_instance {design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_property src_info {type:SCOPED_XDC file:16 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
current_instance
current_instance {design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_property src_info {type:SCOPED_XDC file:17 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
current_instance
current_instance {design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_property src_info {type:SCOPED_XDC file:18 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
current_instance
current_instance {design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_property src_info {type:SCOPED_XDC file:19 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
current_instance
current_instance {design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_property src_info {type:SCOPED_XDC file:20 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
current_instance
current_instance {design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_property src_info {type:SCOPED_XDC file:21 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
current_instance
current_instance {design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_property src_info {type:SCOPED_XDC file:22 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
current_instance
current_instance {design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_property src_info {type:SCOPED_XDC file:23 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
current_instance
current_instance {design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_property src_info {type:SCOPED_XDC file:24 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
