-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity design_1_v_tpg_0_1_tpgBackground is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    srcImg_V_val_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    srcImg_V_val_0_V_empty_n : IN STD_LOGIC;
    srcImg_V_val_0_V_read : OUT STD_LOGIC;
    srcImg_V_val_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    srcImg_V_val_1_V_empty_n : IN STD_LOGIC;
    srcImg_V_val_1_V_read : OUT STD_LOGIC;
    srcImg_V_val_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    srcImg_V_val_2_V_empty_n : IN STD_LOGIC;
    srcImg_V_val_2_V_read : OUT STD_LOGIC;
    height : IN STD_LOGIC_VECTOR (15 downto 0);
    width : IN STD_LOGIC_VECTOR (15 downto 0);
    passthruStartX : IN STD_LOGIC_VECTOR (15 downto 0);
    passthruStartY : IN STD_LOGIC_VECTOR (15 downto 0);
    passthruEndX : IN STD_LOGIC_VECTOR (15 downto 0);
    passthruEndY : IN STD_LOGIC_VECTOR (15 downto 0);
    enableInput : IN STD_LOGIC_VECTOR (7 downto 0);
    patternId : IN STD_LOGIC_VECTOR (7 downto 0);
    motionSpeed : IN STD_LOGIC_VECTOR (7 downto 0);
    colorFormat : IN STD_LOGIC_VECTOR (7 downto 0);
    outImg_V_val_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    outImg_V_val_0_V_full_n : IN STD_LOGIC;
    outImg_V_val_0_V_write : OUT STD_LOGIC;
    outImg_V_val_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    outImg_V_val_1_V_full_n : IN STD_LOGIC;
    outImg_V_val_1_V_write : OUT STD_LOGIC;
    outImg_V_val_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    outImg_V_val_2_V_full_n : IN STD_LOGIC;
    outImg_V_val_2_V_write : OUT STD_LOGIC );
end;


architecture behav of design_1_v_tpg_0_1_tpgBackground is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv8_13 : STD_LOGIC_VECTOR (7 downto 0) := "00010011";
    constant ap_const_lv8_12 : STD_LOGIC_VECTOR (7 downto 0) := "00010010";
    constant ap_const_lv8_11 : STD_LOGIC_VECTOR (7 downto 0) := "00010001";
    constant ap_const_lv8_F : STD_LOGIC_VECTOR (7 downto 0) := "00001111";
    constant ap_const_lv8_E : STD_LOGIC_VECTOR (7 downto 0) := "00001110";
    constant ap_const_lv8_D : STD_LOGIC_VECTOR (7 downto 0) := "00001101";
    constant ap_const_lv8_C : STD_LOGIC_VECTOR (7 downto 0) := "00001100";
    constant ap_const_lv8_B : STD_LOGIC_VECTOR (7 downto 0) := "00001011";
    constant ap_const_lv8_A : STD_LOGIC_VECTOR (7 downto 0) := "00001010";
    constant ap_const_lv8_9 : STD_LOGIC_VECTOR (7 downto 0) := "00001001";
    constant ap_const_lv8_7 : STD_LOGIC_VECTOR (7 downto 0) := "00000111";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv8_10 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_const_lv8_8 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_const_lv8_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000110";
    constant ap_const_lv8_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000101";
    constant ap_const_lv8_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal rampStart : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal srcImg_V_val_0_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exitcond2_reg_966 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter2_exitcond2_reg_966 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_645_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal srcImg_V_val_1_V_blk_n : STD_LOGIC;
    signal srcImg_V_val_2_V_blk_n : STD_LOGIC;
    signal outImg_V_val_0_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_reg_pp0_iter5_exitcond2_reg_966 : STD_LOGIC_VECTOR (0 downto 0);
    signal outImg_V_val_1_V_blk_n : STD_LOGIC;
    signal outImg_V_val_2_V_blk_n : STD_LOGIC;
    signal x_reg_328 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2 : BOOLEAN;
    signal srcImg_V_val_0_V0_status : STD_LOGIC;
    signal ap_predicate_op95_read_state6 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter5 : BOOLEAN;
    signal outImg_V_val_0_V1_status : STD_LOGIC;
    signal ap_block_state9_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_val_2_V_4_reg_498 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_val_1_V_4_reg_513 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_val_0_V_4_reg_528 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_reg_pp0_iter3_exitcond2_reg_966 : STD_LOGIC_VECTOR (0 downto 0);
    signal patternId_read_read_fu_246_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal exitcond1_fu_651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal y_2_fu_656_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal y_2_reg_951 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_15_fu_662_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_reg_956 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_667_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_961 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond2_fu_687_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter1_exitcond2_reg_966 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter4_exitcond2_reg_966 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_2_fu_692_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal x_2_reg_970 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal or_cond_fu_703_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_975 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter1_or_cond_reg_975 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter2_or_cond_reg_975 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter3_or_cond_reg_975 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter4_or_cond_reg_975 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_fu_713_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_reg_979 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter1_or_cond1_reg_979 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter2_or_cond1_reg_979 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter3_or_cond1_reg_979 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter4_or_cond1_reg_979 : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_val_0_V_5_reg_986 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_1_V_29_reg_991 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_2_V_27_reg_996 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_0_V_6_reg_1001 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_1_V_21_reg_1007 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_2_V_20_reg_1013 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_condition_pp0_exit_iter5_state8 : STD_LOGIC;
    signal call_ret15_tpgPRBS_fu_543_ap_start : STD_LOGIC;
    signal call_ret15_tpgPRBS_fu_543_ap_done : STD_LOGIC;
    signal call_ret15_tpgPRBS_fu_543_ap_idle : STD_LOGIC;
    signal call_ret15_tpgPRBS_fu_543_ap_ready : STD_LOGIC;
    signal call_ret15_tpgPRBS_fu_543_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret15_tpgPRBS_fu_543_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret15_tpgPRBS_fu_543_ap_return_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret15_tpgPRBS_fu_543_ap_ce : STD_LOGIC;
    signal ap_predicate_op56_call_state4 : BOOLEAN;
    signal grp_tpgPatternSolidRed_fu_556_ap_start : STD_LOGIC;
    signal grp_tpgPatternSolidRed_fu_556_ap_done : STD_LOGIC;
    signal grp_tpgPatternSolidRed_fu_556_ap_idle : STD_LOGIC;
    signal grp_tpgPatternSolidRed_fu_556_ap_ready : STD_LOGIC;
    signal grp_tpgPatternSolidRed_fu_556_ap_ce : STD_LOGIC;
    signal grp_tpgPatternSolidRed_fu_556_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgPatternSolidRed_fu_556_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgPatternSolidRed_fu_556_ap_return_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_op71_call_state4 : BOOLEAN;
    signal grp_tpgPatternSolidBlue_fu_565_ap_start : STD_LOGIC;
    signal grp_tpgPatternSolidBlue_fu_565_ap_done : STD_LOGIC;
    signal grp_tpgPatternSolidBlue_fu_565_ap_idle : STD_LOGIC;
    signal grp_tpgPatternSolidBlue_fu_565_ap_ready : STD_LOGIC;
    signal grp_tpgPatternSolidBlue_fu_565_ap_ce : STD_LOGIC;
    signal grp_tpgPatternSolidBlue_fu_565_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgPatternSolidBlue_fu_565_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgPatternSolidBlue_fu_565_ap_return_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_op69_call_state4 : BOOLEAN;
    signal grp_tpgPatternSolidGreen_fu_574_ap_start : STD_LOGIC;
    signal grp_tpgPatternSolidGreen_fu_574_ap_done : STD_LOGIC;
    signal grp_tpgPatternSolidGreen_fu_574_ap_idle : STD_LOGIC;
    signal grp_tpgPatternSolidGreen_fu_574_ap_ready : STD_LOGIC;
    signal grp_tpgPatternSolidGreen_fu_574_ap_ce : STD_LOGIC;
    signal grp_tpgPatternSolidGreen_fu_574_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgPatternSolidGreen_fu_574_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgPatternSolidGreen_fu_574_ap_return_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_op70_call_state4 : BOOLEAN;
    signal grp_tpgPatternSolidWhite_fu_583_ap_start : STD_LOGIC;
    signal grp_tpgPatternSolidWhite_fu_583_ap_done : STD_LOGIC;
    signal grp_tpgPatternSolidWhite_fu_583_ap_idle : STD_LOGIC;
    signal grp_tpgPatternSolidWhite_fu_583_ap_ready : STD_LOGIC;
    signal grp_tpgPatternSolidWhite_fu_583_ap_ce : STD_LOGIC;
    signal grp_tpgPatternSolidWhite_fu_583_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgPatternSolidWhite_fu_583_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_op67_call_state4 : BOOLEAN;
    signal grp_tpgPatternSolidBlack_fu_592_ap_start : STD_LOGIC;
    signal grp_tpgPatternSolidBlack_fu_592_ap_done : STD_LOGIC;
    signal grp_tpgPatternSolidBlack_fu_592_ap_idle : STD_LOGIC;
    signal grp_tpgPatternSolidBlack_fu_592_ap_ready : STD_LOGIC;
    signal grp_tpgPatternSolidBlack_fu_592_ap_ce : STD_LOGIC;
    signal grp_tpgPatternSolidBlack_fu_592_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgPatternSolidBlack_fu_592_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_op53_call_state4 : BOOLEAN;
    signal ap_predicate_op54_call_state4 : BOOLEAN;
    signal ap_predicate_op55_call_state4 : BOOLEAN;
    signal ap_predicate_op60_call_state4 : BOOLEAN;
    signal ap_predicate_op61_call_state4 : BOOLEAN;
    signal ap_predicate_op62_call_state4 : BOOLEAN;
    signal ap_predicate_op63_call_state4 : BOOLEAN;
    signal ap_predicate_op64_call_state4 : BOOLEAN;
    signal ap_predicate_op65_call_state4 : BOOLEAN;
    signal ap_predicate_op66_call_state4 : BOOLEAN;
    signal ap_predicate_op68_call_state4 : BOOLEAN;
    signal ap_predicate_op72_call_state4 : BOOLEAN;
    signal ap_predicate_op73_call_state4 : BOOLEAN;
    signal ap_predicate_op74_call_state4 : BOOLEAN;
    signal y_reg_317 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_phi_mux_x_phi_fu_332_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_outpix_val_V_2_2_phi_fu_343_p42 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter5_outpix_val_V_2_2_reg_340 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_outpix_val_V_2_2_reg_340 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_outpix_val_V_2_2_reg_340 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_outpix_val_V_2_2_reg_340 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_outpix_val_V_2_2_reg_340 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_outpix_val_V_2_2_reg_340 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_outpix_val_V_1_2_phi_fu_390_p42 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter5_outpix_val_V_1_2_reg_387 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_outpix_val_V_1_2_reg_387 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_outpix_val_V_1_2_reg_387 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_outpix_val_V_1_2_reg_387 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_outpix_val_V_1_2_reg_387 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_outpix_val_V_1_2_reg_387 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_outpix_val_V_0_2_phi_fu_439_p42 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter5_outpix_val_V_0_2_reg_434 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_outpix_val_V_0_2_reg_434 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_outpix_val_V_0_2_reg_434 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_outpix_val_V_0_2_reg_434 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_outpix_val_V_0_2_reg_434 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_outpix_val_V_0_2_reg_434 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_tmp_val_2_V_4_phi_fu_502_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter5_tmp_val_2_V_4_reg_498 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_val_V_2_2_outpix_fu_822_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_tmp_val_1_V_4_phi_fu_517_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter5_tmp_val_1_V_4_reg_513 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_val_V_1_2_outpix_fu_829_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_tmp_val_0_V_4_phi_fu_532_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter5_tmp_val_0_V_4_reg_528 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_val_V_0_2_outpix_fu_836_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_call_ret15_tpgPRBS_fu_543_ap_start : STD_LOGIC := '0';
    signal ap_predicate_op56_call_state4_state3 : BOOLEAN;
    signal ap_reg_grp_tpgPatternSolidRed_fu_556_ap_start : STD_LOGIC := '0';
    signal ap_predicate_op71_call_state4_state3 : BOOLEAN;
    signal ap_reg_grp_tpgPatternSolidBlue_fu_565_ap_start : STD_LOGIC := '0';
    signal ap_predicate_op69_call_state4_state3 : BOOLEAN;
    signal ap_reg_grp_tpgPatternSolidGreen_fu_574_ap_start : STD_LOGIC := '0';
    signal ap_predicate_op70_call_state4_state3 : BOOLEAN;
    signal ap_reg_grp_tpgPatternSolidWhite_fu_583_ap_start : STD_LOGIC := '0';
    signal ap_predicate_op67_call_state4_state3 : BOOLEAN;
    signal ap_reg_grp_tpgPatternSolidBlack_fu_592_ap_start : STD_LOGIC := '0';
    signal ap_predicate_op53_call_state4_state3 : BOOLEAN;
    signal ap_predicate_op54_call_state4_state3 : BOOLEAN;
    signal ap_predicate_op55_call_state4_state3 : BOOLEAN;
    signal ap_predicate_op60_call_state4_state3 : BOOLEAN;
    signal ap_predicate_op61_call_state4_state3 : BOOLEAN;
    signal ap_predicate_op62_call_state4_state3 : BOOLEAN;
    signal ap_predicate_op63_call_state4_state3 : BOOLEAN;
    signal ap_predicate_op64_call_state4_state3 : BOOLEAN;
    signal ap_predicate_op65_call_state4_state3 : BOOLEAN;
    signal ap_predicate_op66_call_state4_state3 : BOOLEAN;
    signal ap_predicate_op68_call_state4_state3 : BOOLEAN;
    signal ap_predicate_op72_call_state4_state3 : BOOLEAN;
    signal ap_predicate_op73_call_state4_state3 : BOOLEAN;
    signal ap_predicate_op74_call_state4_state3 : BOOLEAN;
    signal srcImg_V_val_0_V0_update : STD_LOGIC;
    signal outImg_V_val_0_V1_update : STD_LOGIC;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_s_fu_676_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_val_0_V_fu_210 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_val_1_V_fu_214 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_val_2_V_fu_218 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_0_V_fu_222 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_1_V_fu_226 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_2_V_fu_230 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_17_fu_698_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_708_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component design_1_v_tpg_0_1_tpgPRBS IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x : IN STD_LOGIC_VECTOR (15 downto 0);
        color : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component design_1_v_tpg_0_1_tpgPatternSolidRed IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        x : IN STD_LOGIC_VECTOR (15 downto 0);
        color : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_1_tpgPatternSolidBlue IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        x : IN STD_LOGIC_VECTOR (15 downto 0);
        color : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_1_tpgPatternSolidGreen IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        x : IN STD_LOGIC_VECTOR (15 downto 0);
        color : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_1_tpgPatternSolidWhite IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        x : IN STD_LOGIC_VECTOR (15 downto 0);
        color : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_1_tpgPatternSolidBlack IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        x : IN STD_LOGIC_VECTOR (15 downto 0);
        color : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    call_ret15_tpgPRBS_fu_543 : component design_1_v_tpg_0_1_tpgPRBS
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => call_ret15_tpgPRBS_fu_543_ap_start,
        ap_done => call_ret15_tpgPRBS_fu_543_ap_done,
        ap_idle => call_ret15_tpgPRBS_fu_543_ap_idle,
        ap_ready => call_ret15_tpgPRBS_fu_543_ap_ready,
        x => x_reg_328,
        color => colorFormat,
        ap_return_0 => call_ret15_tpgPRBS_fu_543_ap_return_0,
        ap_return_1 => call_ret15_tpgPRBS_fu_543_ap_return_1,
        ap_return_2 => call_ret15_tpgPRBS_fu_543_ap_return_2,
        ap_ce => call_ret15_tpgPRBS_fu_543_ap_ce);

    grp_tpgPatternSolidRed_fu_556 : component design_1_v_tpg_0_1_tpgPatternSolidRed
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_tpgPatternSolidRed_fu_556_ap_start,
        ap_done => grp_tpgPatternSolidRed_fu_556_ap_done,
        ap_idle => grp_tpgPatternSolidRed_fu_556_ap_idle,
        ap_ready => grp_tpgPatternSolidRed_fu_556_ap_ready,
        ap_ce => grp_tpgPatternSolidRed_fu_556_ap_ce,
        x => x_reg_328,
        color => colorFormat,
        ap_return_0 => grp_tpgPatternSolidRed_fu_556_ap_return_0,
        ap_return_1 => grp_tpgPatternSolidRed_fu_556_ap_return_1,
        ap_return_2 => grp_tpgPatternSolidRed_fu_556_ap_return_2);

    grp_tpgPatternSolidBlue_fu_565 : component design_1_v_tpg_0_1_tpgPatternSolidBlue
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_tpgPatternSolidBlue_fu_565_ap_start,
        ap_done => grp_tpgPatternSolidBlue_fu_565_ap_done,
        ap_idle => grp_tpgPatternSolidBlue_fu_565_ap_idle,
        ap_ready => grp_tpgPatternSolidBlue_fu_565_ap_ready,
        ap_ce => grp_tpgPatternSolidBlue_fu_565_ap_ce,
        x => x_reg_328,
        color => colorFormat,
        ap_return_0 => grp_tpgPatternSolidBlue_fu_565_ap_return_0,
        ap_return_1 => grp_tpgPatternSolidBlue_fu_565_ap_return_1,
        ap_return_2 => grp_tpgPatternSolidBlue_fu_565_ap_return_2);

    grp_tpgPatternSolidGreen_fu_574 : component design_1_v_tpg_0_1_tpgPatternSolidGreen
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_tpgPatternSolidGreen_fu_574_ap_start,
        ap_done => grp_tpgPatternSolidGreen_fu_574_ap_done,
        ap_idle => grp_tpgPatternSolidGreen_fu_574_ap_idle,
        ap_ready => grp_tpgPatternSolidGreen_fu_574_ap_ready,
        ap_ce => grp_tpgPatternSolidGreen_fu_574_ap_ce,
        x => x_reg_328,
        color => colorFormat,
        ap_return_0 => grp_tpgPatternSolidGreen_fu_574_ap_return_0,
        ap_return_1 => grp_tpgPatternSolidGreen_fu_574_ap_return_1,
        ap_return_2 => grp_tpgPatternSolidGreen_fu_574_ap_return_2);

    grp_tpgPatternSolidWhite_fu_583 : component design_1_v_tpg_0_1_tpgPatternSolidWhite
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_tpgPatternSolidWhite_fu_583_ap_start,
        ap_done => grp_tpgPatternSolidWhite_fu_583_ap_done,
        ap_idle => grp_tpgPatternSolidWhite_fu_583_ap_idle,
        ap_ready => grp_tpgPatternSolidWhite_fu_583_ap_ready,
        ap_ce => grp_tpgPatternSolidWhite_fu_583_ap_ce,
        x => x_reg_328,
        color => colorFormat,
        ap_return_0 => grp_tpgPatternSolidWhite_fu_583_ap_return_0,
        ap_return_1 => grp_tpgPatternSolidWhite_fu_583_ap_return_1);

    grp_tpgPatternSolidBlack_fu_592 : component design_1_v_tpg_0_1_tpgPatternSolidBlack
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_tpgPatternSolidBlack_fu_592_ap_start,
        ap_done => grp_tpgPatternSolidBlack_fu_592_ap_done,
        ap_idle => grp_tpgPatternSolidBlack_fu_592_ap_idle,
        ap_ready => grp_tpgPatternSolidBlack_fu_592_ap_ready,
        ap_ce => grp_tpgPatternSolidBlack_fu_592_ap_ce,
        x => x_reg_328,
        color => colorFormat,
        ap_return_0 => grp_tpgPatternSolidBlack_fu_592_ap_return_0,
        ap_return_1 => grp_tpgPatternSolidBlack_fu_592_ap_return_1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((exitcond1_fu_651_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (exitcond2_fu_687_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((exitcond1_fu_651_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter5_state8)) or ((exitcond1_fu_651_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
                    ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter5_state8))) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter4;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                elsif (((exitcond1_fu_651_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_call_ret15_tpgPRBS_fu_543_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_call_ret15_tpgPRBS_fu_543_ap_start <= ap_const_logic_0;
            else
                if (((ap_predicate_op56_call_state4_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_reg_call_ret15_tpgPRBS_fu_543_ap_start <= ap_const_logic_1;
                elsif ((call_ret15_tpgPRBS_fu_543_ap_ready = ap_const_logic_1)) then 
                    ap_reg_call_ret15_tpgPRBS_fu_543_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_tpgPatternSolidBlack_fu_592_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_tpgPatternSolidBlack_fu_592_ap_start <= ap_const_logic_0;
            else
                if ((((ap_predicate_op74_call_state4_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op73_call_state4_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op72_call_state4_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op68_call_state4_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op66_call_state4_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op65_call_state4_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op64_call_state4_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op63_call_state4_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op62_call_state4_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op61_call_state4_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op60_call_state4_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op55_call_state4_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op54_call_state4_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op53_call_state4_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                    ap_reg_grp_tpgPatternSolidBlack_fu_592_ap_start <= ap_const_logic_1;
                elsif ((grp_tpgPatternSolidBlack_fu_592_ap_ready = ap_const_logic_1)) then 
                    ap_reg_grp_tpgPatternSolidBlack_fu_592_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_tpgPatternSolidBlue_fu_565_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_tpgPatternSolidBlue_fu_565_ap_start <= ap_const_logic_0;
            else
                if (((ap_predicate_op69_call_state4_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_reg_grp_tpgPatternSolidBlue_fu_565_ap_start <= ap_const_logic_1;
                elsif ((grp_tpgPatternSolidBlue_fu_565_ap_ready = ap_const_logic_1)) then 
                    ap_reg_grp_tpgPatternSolidBlue_fu_565_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_tpgPatternSolidGreen_fu_574_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_tpgPatternSolidGreen_fu_574_ap_start <= ap_const_logic_0;
            else
                if (((ap_predicate_op70_call_state4_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_reg_grp_tpgPatternSolidGreen_fu_574_ap_start <= ap_const_logic_1;
                elsif ((grp_tpgPatternSolidGreen_fu_574_ap_ready = ap_const_logic_1)) then 
                    ap_reg_grp_tpgPatternSolidGreen_fu_574_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_tpgPatternSolidRed_fu_556_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_tpgPatternSolidRed_fu_556_ap_start <= ap_const_logic_0;
            else
                if (((ap_predicate_op71_call_state4_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_reg_grp_tpgPatternSolidRed_fu_556_ap_start <= ap_const_logic_1;
                elsif ((grp_tpgPatternSolidRed_fu_556_ap_ready = ap_const_logic_1)) then 
                    ap_reg_grp_tpgPatternSolidRed_fu_556_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_tpgPatternSolidWhite_fu_583_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_tpgPatternSolidWhite_fu_583_ap_start <= ap_const_logic_0;
            else
                if (((ap_predicate_op67_call_state4_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_reg_grp_tpgPatternSolidWhite_fu_583_ap_start <= ap_const_logic_1;
                elsif ((grp_tpgPatternSolidWhite_fu_583_ap_ready = ap_const_logic_1)) then 
                    ap_reg_grp_tpgPatternSolidWhite_fu_583_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter3_outpix_val_V_0_2_reg_434_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_reg_pp0_iter1_exitcond2_reg_966 = ap_const_lv1_0) and (patternId = ap_const_lv8_10))) then 
                    ap_phi_reg_pp0_iter3_outpix_val_V_0_2_reg_434 <= outpix_val_0_V_5_reg_986;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_outpix_val_V_0_2_reg_434 <= ap_phi_reg_pp0_iter2_outpix_val_V_0_2_reg_434;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_outpix_val_V_1_2_reg_387_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_reg_pp0_iter1_exitcond2_reg_966 = ap_const_lv1_0) and (patternId = ap_const_lv8_10))) then 
                    ap_phi_reg_pp0_iter3_outpix_val_V_1_2_reg_387 <= outpix_val_1_V_29_reg_991;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_outpix_val_V_1_2_reg_387 <= ap_phi_reg_pp0_iter2_outpix_val_V_1_2_reg_387;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_outpix_val_V_2_2_reg_340_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_reg_pp0_iter1_exitcond2_reg_966 = ap_const_lv1_0) and (patternId = ap_const_lv8_10))) then 
                    ap_phi_reg_pp0_iter3_outpix_val_V_2_2_reg_340 <= outpix_val_2_V_27_reg_996;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_outpix_val_V_2_2_reg_340 <= ap_phi_reg_pp0_iter2_outpix_val_V_2_2_reg_340;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_outpix_val_V_0_2_reg_434_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (patternId_read_read_fu_246_p2 = ap_const_lv8_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter5_outpix_val_V_0_2_reg_434 <= outpix_val_0_V_fu_222;
            elsif (((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter5_outpix_val_V_0_2_reg_434 <= grp_tpgPatternSolidRed_fu_556_ap_return_0;
            elsif (((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter5_outpix_val_V_0_2_reg_434 <= grp_tpgPatternSolidGreen_fu_574_ap_return_0;
            elsif (((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter5_outpix_val_V_0_2_reg_434 <= grp_tpgPatternSolidBlue_fu_565_ap_return_0;
            elsif (((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter5_outpix_val_V_0_2_reg_434 <= ap_const_lv8_FF;
            elsif ((((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_11) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_12) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter5_outpix_val_V_0_2_reg_434 <= ap_const_lv8_0;
            elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter5_outpix_val_V_0_2_reg_434 <= ap_phi_reg_pp0_iter4_outpix_val_V_0_2_reg_434;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_outpix_val_V_1_2_reg_387_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (patternId_read_read_fu_246_p2 = ap_const_lv8_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter5_outpix_val_V_1_2_reg_387 <= outpix_val_1_V_fu_226;
            elsif (((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter5_outpix_val_V_1_2_reg_387 <= grp_tpgPatternSolidRed_fu_556_ap_return_1;
            elsif (((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter5_outpix_val_V_1_2_reg_387 <= grp_tpgPatternSolidGreen_fu_574_ap_return_1;
            elsif (((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter5_outpix_val_V_1_2_reg_387 <= grp_tpgPatternSolidBlue_fu_565_ap_return_1;
            elsif (((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter5_outpix_val_V_1_2_reg_387 <= grp_tpgPatternSolidWhite_fu_583_ap_return_0;
            elsif ((((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_11) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_12) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter5_outpix_val_V_1_2_reg_387 <= grp_tpgPatternSolidBlack_fu_592_ap_return_0;
            elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter5_outpix_val_V_1_2_reg_387 <= ap_phi_reg_pp0_iter4_outpix_val_V_1_2_reg_387;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_outpix_val_V_2_2_reg_340_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (patternId_read_read_fu_246_p2 = ap_const_lv8_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter5_outpix_val_V_2_2_reg_340 <= outpix_val_2_V_fu_230;
            elsif (((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter5_outpix_val_V_2_2_reg_340 <= grp_tpgPatternSolidRed_fu_556_ap_return_2;
            elsif (((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter5_outpix_val_V_2_2_reg_340 <= grp_tpgPatternSolidGreen_fu_574_ap_return_2;
            elsif (((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter5_outpix_val_V_2_2_reg_340 <= grp_tpgPatternSolidBlue_fu_565_ap_return_2;
            elsif (((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter5_outpix_val_V_2_2_reg_340 <= grp_tpgPatternSolidWhite_fu_583_ap_return_1;
            elsif ((((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_11) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_12) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (patternId = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter5_outpix_val_V_2_2_reg_340 <= grp_tpgPatternSolidBlack_fu_592_ap_return_1;
            elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter5_outpix_val_V_2_2_reg_340 <= ap_phi_reg_pp0_iter4_outpix_val_V_2_2_reg_340;
            end if; 
        end if;
    end process;

    tmp_val_0_V_4_reg_528_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_fu_645_p2 = ap_const_lv1_0) and (ap_reg_pp0_iter4_or_cond_reg_975 = ap_const_lv1_0) and (ap_reg_pp0_iter4_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                tmp_val_0_V_4_reg_528 <= pix_val_V_0_2_outpix_fu_836_p3;
            elsif ((((tmp_fu_645_p2 = ap_const_lv1_0) and (ap_reg_pp0_iter4_exitcond2_reg_966 = ap_const_lv1_0) and (ap_reg_pp0_iter4_or_cond_reg_975 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_fu_645_p2 = ap_const_lv1_1) and (ap_reg_pp0_iter4_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                tmp_val_0_V_4_reg_528 <= ap_phi_mux_outpix_val_V_0_2_phi_fu_439_p42;
            elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                tmp_val_0_V_4_reg_528 <= ap_phi_reg_pp0_iter5_tmp_val_0_V_4_reg_528;
            end if; 
        end if;
    end process;

    tmp_val_1_V_4_reg_513_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_fu_645_p2 = ap_const_lv1_0) and (ap_reg_pp0_iter4_or_cond_reg_975 = ap_const_lv1_0) and (ap_reg_pp0_iter4_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                tmp_val_1_V_4_reg_513 <= pix_val_V_1_2_outpix_fu_829_p3;
            elsif ((((tmp_fu_645_p2 = ap_const_lv1_0) and (ap_reg_pp0_iter4_exitcond2_reg_966 = ap_const_lv1_0) and (ap_reg_pp0_iter4_or_cond_reg_975 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_fu_645_p2 = ap_const_lv1_1) and (ap_reg_pp0_iter4_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                tmp_val_1_V_4_reg_513 <= ap_phi_mux_outpix_val_V_1_2_phi_fu_390_p42;
            elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                tmp_val_1_V_4_reg_513 <= ap_phi_reg_pp0_iter5_tmp_val_1_V_4_reg_513;
            end if; 
        end if;
    end process;

    tmp_val_2_V_4_reg_498_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_fu_645_p2 = ap_const_lv1_0) and (ap_reg_pp0_iter4_or_cond_reg_975 = ap_const_lv1_0) and (ap_reg_pp0_iter4_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                tmp_val_2_V_4_reg_498 <= pix_val_V_2_2_outpix_fu_822_p3;
            elsif ((((tmp_fu_645_p2 = ap_const_lv1_0) and (ap_reg_pp0_iter4_exitcond2_reg_966 = ap_const_lv1_0) and (ap_reg_pp0_iter4_or_cond_reg_975 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_fu_645_p2 = ap_const_lv1_1) and (ap_reg_pp0_iter4_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                tmp_val_2_V_4_reg_498 <= ap_phi_mux_outpix_val_V_2_2_phi_fu_343_p42;
            elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                tmp_val_2_V_4_reg_498 <= ap_phi_reg_pp0_iter5_tmp_val_2_V_4_reg_498;
            end if; 
        end if;
    end process;

    x_reg_328_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond2_reg_966 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                x_reg_328 <= x_2_reg_970;
            elsif (((exitcond1_fu_651_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                x_reg_328 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    y_reg_317_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                y_reg_317 <= y_2_reg_951;
            elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                y_reg_317 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter1_outpix_val_V_0_2_reg_434 <= ap_phi_reg_pp0_iter0_outpix_val_V_0_2_reg_434;
                ap_phi_reg_pp0_iter1_outpix_val_V_1_2_reg_387 <= ap_phi_reg_pp0_iter0_outpix_val_V_1_2_reg_387;
                ap_phi_reg_pp0_iter1_outpix_val_V_2_2_reg_340 <= ap_phi_reg_pp0_iter0_outpix_val_V_2_2_reg_340;
                x_2_reg_970 <= x_2_fu_692_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter2_outpix_val_V_0_2_reg_434 <= ap_phi_reg_pp0_iter1_outpix_val_V_0_2_reg_434;
                ap_phi_reg_pp0_iter2_outpix_val_V_1_2_reg_387 <= ap_phi_reg_pp0_iter1_outpix_val_V_1_2_reg_387;
                ap_phi_reg_pp0_iter2_outpix_val_V_2_2_reg_340 <= ap_phi_reg_pp0_iter1_outpix_val_V_2_2_reg_340;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter4_outpix_val_V_0_2_reg_434 <= ap_phi_reg_pp0_iter3_outpix_val_V_0_2_reg_434;
                ap_phi_reg_pp0_iter4_outpix_val_V_1_2_reg_387 <= ap_phi_reg_pp0_iter3_outpix_val_V_1_2_reg_387;
                ap_phi_reg_pp0_iter4_outpix_val_V_2_2_reg_340 <= ap_phi_reg_pp0_iter3_outpix_val_V_2_2_reg_340;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_reg_pp0_iter1_exitcond2_reg_966 <= exitcond2_reg_966;
                ap_reg_pp0_iter1_or_cond1_reg_979 <= or_cond1_reg_979;
                ap_reg_pp0_iter1_or_cond_reg_975 <= or_cond_reg_975;
                exitcond2_reg_966 <= exitcond2_fu_687_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_reg_pp0_iter2_exitcond2_reg_966 <= ap_reg_pp0_iter1_exitcond2_reg_966;
                ap_reg_pp0_iter2_or_cond1_reg_979 <= ap_reg_pp0_iter1_or_cond1_reg_979;
                ap_reg_pp0_iter2_or_cond_reg_975 <= ap_reg_pp0_iter1_or_cond_reg_975;
                ap_reg_pp0_iter3_exitcond2_reg_966 <= ap_reg_pp0_iter2_exitcond2_reg_966;
                ap_reg_pp0_iter3_or_cond1_reg_979 <= ap_reg_pp0_iter2_or_cond1_reg_979;
                ap_reg_pp0_iter3_or_cond_reg_975 <= ap_reg_pp0_iter2_or_cond_reg_975;
                ap_reg_pp0_iter4_exitcond2_reg_966 <= ap_reg_pp0_iter3_exitcond2_reg_966;
                ap_reg_pp0_iter4_or_cond1_reg_979 <= ap_reg_pp0_iter3_or_cond1_reg_979;
                ap_reg_pp0_iter4_or_cond_reg_975 <= ap_reg_pp0_iter3_or_cond_reg_975;
                ap_reg_pp0_iter5_exitcond2_reg_966 <= ap_reg_pp0_iter4_exitcond2_reg_966;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_fu_645_p2 = ap_const_lv1_0) and (or_cond_fu_703_p2 = ap_const_lv1_0) and (exitcond2_fu_687_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                or_cond1_reg_979 <= or_cond1_fu_713_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_fu_645_p2 = ap_const_lv1_0) and (exitcond2_fu_687_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                or_cond_reg_975 <= or_cond_fu_703_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond2_reg_966 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (patternId = ap_const_lv8_10) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                outpix_val_0_V_5_reg_986 <= call_ret15_tpgPRBS_fu_543_ap_return_0;
                outpix_val_1_V_29_reg_991 <= call_ret15_tpgPRBS_fu_543_ap_return_1;
                outpix_val_2_V_27_reg_996 <= call_ret15_tpgPRBS_fu_543_ap_return_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter3_exitcond2_reg_966 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                outpix_val_0_V_6_reg_1001 <= outpix_val_0_V_fu_222;
                outpix_val_1_V_21_reg_1007 <= outpix_val_1_V_fu_226;
                outpix_val_2_V_20_reg_1013 <= outpix_val_2_V_fu_230;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_op95_read_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                outpix_val_0_V_fu_222 <= srcImg_V_val_0_V_dout;
                outpix_val_1_V_fu_226 <= srcImg_V_val_1_V_dout;
                outpix_val_2_V_fu_230 <= srcImg_V_val_2_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond1_fu_651_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                rampStart <= tmp_s_fu_676_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond1_fu_651_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                tmp_15_reg_956 <= tmp_15_fu_662_p2;
                tmp_16_reg_961 <= tmp_16_fu_667_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter4_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_val_0_V_fu_210 <= ap_phi_mux_tmp_val_0_V_4_phi_fu_532_p6;
                tmp_val_1_V_fu_214 <= ap_phi_mux_tmp_val_1_V_4_phi_fu_517_p6;
                tmp_val_2_V_fu_218 <= ap_phi_mux_tmp_val_2_V_4_phi_fu_502_p6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                y_2_reg_951 <= y_2_fu_656_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter4, exitcond1_fu_651_p2, ap_CS_fsm_state2, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter5)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((exitcond1_fu_651_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(3);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter6, ap_reg_pp0_iter5_exitcond2_reg_966, srcImg_V_val_0_V0_status, ap_predicate_op95_read_state6, outImg_V_val_0_V1_status)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_reg_pp0_iter5_exitcond2_reg_966 = ap_const_lv1_0) and (outImg_V_val_0_V1_status = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((srcImg_V_val_0_V0_status = ap_const_logic_0) and (ap_predicate_op95_read_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter6, ap_reg_pp0_iter5_exitcond2_reg_966, srcImg_V_val_0_V0_status, ap_predicate_op95_read_state6, outImg_V_val_0_V1_status)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_reg_pp0_iter5_exitcond2_reg_966 = ap_const_lv1_0) and (outImg_V_val_0_V1_status = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((srcImg_V_val_0_V0_status = ap_const_logic_0) and (ap_predicate_op95_read_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter6, ap_reg_pp0_iter5_exitcond2_reg_966, srcImg_V_val_0_V0_status, ap_predicate_op95_read_state6, outImg_V_val_0_V1_status)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_reg_pp0_iter5_exitcond2_reg_966 = ap_const_lv1_0) and (outImg_V_val_0_V1_status = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((srcImg_V_val_0_V0_status = ap_const_logic_0) and (ap_predicate_op95_read_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state3_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state6_pp0_stage0_iter3_assign_proc : process(srcImg_V_val_0_V0_status, ap_predicate_op95_read_state6)
    begin
                ap_block_state6_pp0_stage0_iter3 <= ((srcImg_V_val_0_V0_status = ap_const_logic_0) and (ap_predicate_op95_read_state6 = ap_const_boolean_1));
    end process;

        ap_block_state7_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state9_pp0_stage0_iter6_assign_proc : process(ap_reg_pp0_iter5_exitcond2_reg_966, outImg_V_val_0_V1_status)
    begin
                ap_block_state9_pp0_stage0_iter6 <= ((ap_reg_pp0_iter5_exitcond2_reg_966 = ap_const_lv1_0) and (outImg_V_val_0_V1_status = ap_const_logic_0));
    end process;


    ap_condition_pp0_exit_iter5_state8_assign_proc : process(ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0))) then 
            ap_condition_pp0_exit_iter5_state8 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter5_state8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, exitcond1_fu_651_p2, ap_CS_fsm_state2)
    begin
        if (((exitcond1_fu_651_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_outpix_val_V_0_2_phi_fu_439_p42_assign_proc : process(patternId, ap_block_pp0_stage0, patternId_read_read_fu_246_p2, ap_reg_pp0_iter4_exitcond2_reg_966, ap_enable_reg_pp0_iter5, ap_phi_reg_pp0_iter5_outpix_val_V_0_2_reg_434, tmp_val_0_V_fu_210)
    begin
        if ((not((patternId_read_read_fu_246_p2 = ap_const_lv8_0)) and not((patternId = ap_const_lv8_4)) and not((patternId = ap_const_lv8_5)) and not((patternId = ap_const_lv8_6)) and not((patternId = ap_const_lv8_8)) and not((patternId = ap_const_lv8_10)) and not((patternId = ap_const_lv8_1)) and not((patternId = ap_const_lv8_2)) and not((patternId = ap_const_lv8_3)) and not((patternId = ap_const_lv8_7)) and not((patternId = ap_const_lv8_9)) and not((patternId = ap_const_lv8_A)) and not((patternId = ap_const_lv8_B)) and not((patternId = ap_const_lv8_C)) and not((patternId = ap_const_lv8_D)) and not((patternId = ap_const_lv8_E)) and not((patternId = ap_const_lv8_F)) and not((patternId = ap_const_lv8_11)) and not((patternId = ap_const_lv8_12)) and not((patternId = ap_const_lv8_13)) and (ap_reg_pp0_iter4_exitcond2_reg_966 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_outpix_val_V_0_2_phi_fu_439_p42 <= tmp_val_0_V_fu_210;
        else 
            ap_phi_mux_outpix_val_V_0_2_phi_fu_439_p42 <= ap_phi_reg_pp0_iter5_outpix_val_V_0_2_reg_434;
        end if; 
    end process;


    ap_phi_mux_outpix_val_V_1_2_phi_fu_390_p42_assign_proc : process(patternId, ap_block_pp0_stage0, patternId_read_read_fu_246_p2, ap_reg_pp0_iter4_exitcond2_reg_966, ap_enable_reg_pp0_iter5, ap_phi_reg_pp0_iter5_outpix_val_V_1_2_reg_387, tmp_val_1_V_fu_214)
    begin
        if ((not((patternId_read_read_fu_246_p2 = ap_const_lv8_0)) and not((patternId = ap_const_lv8_4)) and not((patternId = ap_const_lv8_5)) and not((patternId = ap_const_lv8_6)) and not((patternId = ap_const_lv8_8)) and not((patternId = ap_const_lv8_10)) and not((patternId = ap_const_lv8_1)) and not((patternId = ap_const_lv8_2)) and not((patternId = ap_const_lv8_3)) and not((patternId = ap_const_lv8_7)) and not((patternId = ap_const_lv8_9)) and not((patternId = ap_const_lv8_A)) and not((patternId = ap_const_lv8_B)) and not((patternId = ap_const_lv8_C)) and not((patternId = ap_const_lv8_D)) and not((patternId = ap_const_lv8_E)) and not((patternId = ap_const_lv8_F)) and not((patternId = ap_const_lv8_11)) and not((patternId = ap_const_lv8_12)) and not((patternId = ap_const_lv8_13)) and (ap_reg_pp0_iter4_exitcond2_reg_966 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_outpix_val_V_1_2_phi_fu_390_p42 <= tmp_val_1_V_fu_214;
        else 
            ap_phi_mux_outpix_val_V_1_2_phi_fu_390_p42 <= ap_phi_reg_pp0_iter5_outpix_val_V_1_2_reg_387;
        end if; 
    end process;


    ap_phi_mux_outpix_val_V_2_2_phi_fu_343_p42_assign_proc : process(patternId, ap_block_pp0_stage0, patternId_read_read_fu_246_p2, ap_reg_pp0_iter4_exitcond2_reg_966, ap_enable_reg_pp0_iter5, ap_phi_reg_pp0_iter5_outpix_val_V_2_2_reg_340, tmp_val_2_V_fu_218)
    begin
        if ((not((patternId_read_read_fu_246_p2 = ap_const_lv8_0)) and not((patternId = ap_const_lv8_4)) and not((patternId = ap_const_lv8_5)) and not((patternId = ap_const_lv8_6)) and not((patternId = ap_const_lv8_8)) and not((patternId = ap_const_lv8_10)) and not((patternId = ap_const_lv8_1)) and not((patternId = ap_const_lv8_2)) and not((patternId = ap_const_lv8_3)) and not((patternId = ap_const_lv8_7)) and not((patternId = ap_const_lv8_9)) and not((patternId = ap_const_lv8_A)) and not((patternId = ap_const_lv8_B)) and not((patternId = ap_const_lv8_C)) and not((patternId = ap_const_lv8_D)) and not((patternId = ap_const_lv8_E)) and not((patternId = ap_const_lv8_F)) and not((patternId = ap_const_lv8_11)) and not((patternId = ap_const_lv8_12)) and not((patternId = ap_const_lv8_13)) and (ap_reg_pp0_iter4_exitcond2_reg_966 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_outpix_val_V_2_2_phi_fu_343_p42 <= tmp_val_2_V_fu_218;
        else 
            ap_phi_mux_outpix_val_V_2_2_phi_fu_343_p42 <= ap_phi_reg_pp0_iter5_outpix_val_V_2_2_reg_340;
        end if; 
    end process;


    ap_phi_mux_tmp_val_0_V_4_phi_fu_532_p6_assign_proc : process(ap_block_pp0_stage0, tmp_fu_645_p2, ap_reg_pp0_iter4_exitcond2_reg_966, ap_reg_pp0_iter4_or_cond_reg_975, ap_enable_reg_pp0_iter5, ap_phi_mux_outpix_val_V_0_2_phi_fu_439_p42, ap_phi_reg_pp0_iter5_tmp_val_0_V_4_reg_528, pix_val_V_0_2_outpix_fu_836_p3)
    begin
        if (((tmp_fu_645_p2 = ap_const_lv1_0) and (ap_reg_pp0_iter4_or_cond_reg_975 = ap_const_lv1_0) and (ap_reg_pp0_iter4_exitcond2_reg_966 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_tmp_val_0_V_4_phi_fu_532_p6 <= pix_val_V_0_2_outpix_fu_836_p3;
        elsif ((((tmp_fu_645_p2 = ap_const_lv1_0) and (ap_reg_pp0_iter4_exitcond2_reg_966 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_reg_pp0_iter4_or_cond_reg_975 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((tmp_fu_645_p2 = ap_const_lv1_1) and (ap_reg_pp0_iter4_exitcond2_reg_966 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            ap_phi_mux_tmp_val_0_V_4_phi_fu_532_p6 <= ap_phi_mux_outpix_val_V_0_2_phi_fu_439_p42;
        else 
            ap_phi_mux_tmp_val_0_V_4_phi_fu_532_p6 <= ap_phi_reg_pp0_iter5_tmp_val_0_V_4_reg_528;
        end if; 
    end process;


    ap_phi_mux_tmp_val_1_V_4_phi_fu_517_p6_assign_proc : process(ap_block_pp0_stage0, tmp_fu_645_p2, ap_reg_pp0_iter4_exitcond2_reg_966, ap_reg_pp0_iter4_or_cond_reg_975, ap_enable_reg_pp0_iter5, ap_phi_mux_outpix_val_V_1_2_phi_fu_390_p42, ap_phi_reg_pp0_iter5_tmp_val_1_V_4_reg_513, pix_val_V_1_2_outpix_fu_829_p3)
    begin
        if (((tmp_fu_645_p2 = ap_const_lv1_0) and (ap_reg_pp0_iter4_or_cond_reg_975 = ap_const_lv1_0) and (ap_reg_pp0_iter4_exitcond2_reg_966 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_tmp_val_1_V_4_phi_fu_517_p6 <= pix_val_V_1_2_outpix_fu_829_p3;
        elsif ((((tmp_fu_645_p2 = ap_const_lv1_0) and (ap_reg_pp0_iter4_exitcond2_reg_966 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_reg_pp0_iter4_or_cond_reg_975 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((tmp_fu_645_p2 = ap_const_lv1_1) and (ap_reg_pp0_iter4_exitcond2_reg_966 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            ap_phi_mux_tmp_val_1_V_4_phi_fu_517_p6 <= ap_phi_mux_outpix_val_V_1_2_phi_fu_390_p42;
        else 
            ap_phi_mux_tmp_val_1_V_4_phi_fu_517_p6 <= ap_phi_reg_pp0_iter5_tmp_val_1_V_4_reg_513;
        end if; 
    end process;


    ap_phi_mux_tmp_val_2_V_4_phi_fu_502_p6_assign_proc : process(ap_block_pp0_stage0, tmp_fu_645_p2, ap_reg_pp0_iter4_exitcond2_reg_966, ap_reg_pp0_iter4_or_cond_reg_975, ap_enable_reg_pp0_iter5, ap_phi_mux_outpix_val_V_2_2_phi_fu_343_p42, ap_phi_reg_pp0_iter5_tmp_val_2_V_4_reg_498, pix_val_V_2_2_outpix_fu_822_p3)
    begin
        if (((tmp_fu_645_p2 = ap_const_lv1_0) and (ap_reg_pp0_iter4_or_cond_reg_975 = ap_const_lv1_0) and (ap_reg_pp0_iter4_exitcond2_reg_966 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_tmp_val_2_V_4_phi_fu_502_p6 <= pix_val_V_2_2_outpix_fu_822_p3;
        elsif ((((tmp_fu_645_p2 = ap_const_lv1_0) and (ap_reg_pp0_iter4_exitcond2_reg_966 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_reg_pp0_iter4_or_cond_reg_975 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((tmp_fu_645_p2 = ap_const_lv1_1) and (ap_reg_pp0_iter4_exitcond2_reg_966 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            ap_phi_mux_tmp_val_2_V_4_phi_fu_502_p6 <= ap_phi_mux_outpix_val_V_2_2_phi_fu_343_p42;
        else 
            ap_phi_mux_tmp_val_2_V_4_phi_fu_502_p6 <= ap_phi_reg_pp0_iter5_tmp_val_2_V_4_reg_498;
        end if; 
    end process;


    ap_phi_mux_x_phi_fu_332_p4_assign_proc : process(ap_block_pp0_stage0, exitcond2_reg_966, x_reg_328, ap_CS_fsm_pp0_stage0, x_2_reg_970, ap_enable_reg_pp0_iter1)
    begin
        if (((exitcond2_reg_966 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_x_phi_fu_332_p4 <= x_2_reg_970;
        else 
            ap_phi_mux_x_phi_fu_332_p4 <= x_reg_328;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_outpix_val_V_0_2_reg_434 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_outpix_val_V_1_2_reg_387 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_outpix_val_V_2_2_reg_340 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter5_tmp_val_0_V_4_reg_528 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter5_tmp_val_1_V_4_reg_513 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter5_tmp_val_2_V_4_reg_498 <= "XXXXXXXX";

    ap_predicate_op53_call_state4_assign_proc : process(patternId, exitcond2_reg_966)
    begin
                ap_predicate_op53_call_state4 <= ((exitcond2_reg_966 = ap_const_lv1_0) and (patternId = ap_const_lv8_13));
    end process;


    ap_predicate_op53_call_state4_state3_assign_proc : process(patternId, exitcond2_fu_687_p2)
    begin
                ap_predicate_op53_call_state4_state3 <= ((exitcond2_fu_687_p2 = ap_const_lv1_0) and (patternId = ap_const_lv8_13));
    end process;


    ap_predicate_op54_call_state4_assign_proc : process(patternId, exitcond2_reg_966)
    begin
                ap_predicate_op54_call_state4 <= ((exitcond2_reg_966 = ap_const_lv1_0) and (patternId = ap_const_lv8_12));
    end process;


    ap_predicate_op54_call_state4_state3_assign_proc : process(patternId, exitcond2_fu_687_p2)
    begin
                ap_predicate_op54_call_state4_state3 <= ((exitcond2_fu_687_p2 = ap_const_lv1_0) and (patternId = ap_const_lv8_12));
    end process;


    ap_predicate_op55_call_state4_assign_proc : process(patternId, exitcond2_reg_966)
    begin
                ap_predicate_op55_call_state4 <= ((exitcond2_reg_966 = ap_const_lv1_0) and (patternId = ap_const_lv8_11));
    end process;


    ap_predicate_op55_call_state4_state3_assign_proc : process(patternId, exitcond2_fu_687_p2)
    begin
                ap_predicate_op55_call_state4_state3 <= ((exitcond2_fu_687_p2 = ap_const_lv1_0) and (patternId = ap_const_lv8_11));
    end process;


    ap_predicate_op56_call_state4_assign_proc : process(patternId, exitcond2_reg_966)
    begin
                ap_predicate_op56_call_state4 <= ((exitcond2_reg_966 = ap_const_lv1_0) and (patternId = ap_const_lv8_10));
    end process;


    ap_predicate_op56_call_state4_state3_assign_proc : process(patternId, exitcond2_fu_687_p2)
    begin
                ap_predicate_op56_call_state4_state3 <= ((exitcond2_fu_687_p2 = ap_const_lv1_0) and (patternId = ap_const_lv8_10));
    end process;


    ap_predicate_op60_call_state4_assign_proc : process(patternId, exitcond2_reg_966)
    begin
                ap_predicate_op60_call_state4 <= ((exitcond2_reg_966 = ap_const_lv1_0) and (patternId = ap_const_lv8_F));
    end process;


    ap_predicate_op60_call_state4_state3_assign_proc : process(patternId, exitcond2_fu_687_p2)
    begin
                ap_predicate_op60_call_state4_state3 <= ((exitcond2_fu_687_p2 = ap_const_lv1_0) and (patternId = ap_const_lv8_F));
    end process;


    ap_predicate_op61_call_state4_assign_proc : process(patternId, exitcond2_reg_966)
    begin
                ap_predicate_op61_call_state4 <= ((exitcond2_reg_966 = ap_const_lv1_0) and (patternId = ap_const_lv8_E));
    end process;


    ap_predicate_op61_call_state4_state3_assign_proc : process(patternId, exitcond2_fu_687_p2)
    begin
                ap_predicate_op61_call_state4_state3 <= ((exitcond2_fu_687_p2 = ap_const_lv1_0) and (patternId = ap_const_lv8_E));
    end process;


    ap_predicate_op62_call_state4_assign_proc : process(patternId, exitcond2_reg_966)
    begin
                ap_predicate_op62_call_state4 <= ((exitcond2_reg_966 = ap_const_lv1_0) and (patternId = ap_const_lv8_D));
    end process;


    ap_predicate_op62_call_state4_state3_assign_proc : process(patternId, exitcond2_fu_687_p2)
    begin
                ap_predicate_op62_call_state4_state3 <= ((exitcond2_fu_687_p2 = ap_const_lv1_0) and (patternId = ap_const_lv8_D));
    end process;


    ap_predicate_op63_call_state4_assign_proc : process(patternId, exitcond2_reg_966)
    begin
                ap_predicate_op63_call_state4 <= ((exitcond2_reg_966 = ap_const_lv1_0) and (patternId = ap_const_lv8_C));
    end process;


    ap_predicate_op63_call_state4_state3_assign_proc : process(patternId, exitcond2_fu_687_p2)
    begin
                ap_predicate_op63_call_state4_state3 <= ((exitcond2_fu_687_p2 = ap_const_lv1_0) and (patternId = ap_const_lv8_C));
    end process;


    ap_predicate_op64_call_state4_assign_proc : process(patternId, exitcond2_reg_966)
    begin
                ap_predicate_op64_call_state4 <= ((exitcond2_reg_966 = ap_const_lv1_0) and (patternId = ap_const_lv8_B));
    end process;


    ap_predicate_op64_call_state4_state3_assign_proc : process(patternId, exitcond2_fu_687_p2)
    begin
                ap_predicate_op64_call_state4_state3 <= ((exitcond2_fu_687_p2 = ap_const_lv1_0) and (patternId = ap_const_lv8_B));
    end process;


    ap_predicate_op65_call_state4_assign_proc : process(patternId, exitcond2_reg_966)
    begin
                ap_predicate_op65_call_state4 <= ((exitcond2_reg_966 = ap_const_lv1_0) and (patternId = ap_const_lv8_A));
    end process;


    ap_predicate_op65_call_state4_state3_assign_proc : process(patternId, exitcond2_fu_687_p2)
    begin
                ap_predicate_op65_call_state4_state3 <= ((exitcond2_fu_687_p2 = ap_const_lv1_0) and (patternId = ap_const_lv8_A));
    end process;


    ap_predicate_op66_call_state4_assign_proc : process(patternId, exitcond2_reg_966)
    begin
                ap_predicate_op66_call_state4 <= ((exitcond2_reg_966 = ap_const_lv1_0) and (patternId = ap_const_lv8_9));
    end process;


    ap_predicate_op66_call_state4_state3_assign_proc : process(patternId, exitcond2_fu_687_p2)
    begin
                ap_predicate_op66_call_state4_state3 <= ((exitcond2_fu_687_p2 = ap_const_lv1_0) and (patternId = ap_const_lv8_9));
    end process;


    ap_predicate_op67_call_state4_assign_proc : process(patternId, exitcond2_reg_966)
    begin
                ap_predicate_op67_call_state4 <= ((exitcond2_reg_966 = ap_const_lv1_0) and (patternId = ap_const_lv8_8));
    end process;


    ap_predicate_op67_call_state4_state3_assign_proc : process(patternId, exitcond2_fu_687_p2)
    begin
                ap_predicate_op67_call_state4_state3 <= ((exitcond2_fu_687_p2 = ap_const_lv1_0) and (patternId = ap_const_lv8_8));
    end process;


    ap_predicate_op68_call_state4_assign_proc : process(patternId, exitcond2_reg_966)
    begin
                ap_predicate_op68_call_state4 <= ((exitcond2_reg_966 = ap_const_lv1_0) and (patternId = ap_const_lv8_7));
    end process;


    ap_predicate_op68_call_state4_state3_assign_proc : process(patternId, exitcond2_fu_687_p2)
    begin
                ap_predicate_op68_call_state4_state3 <= ((exitcond2_fu_687_p2 = ap_const_lv1_0) and (patternId = ap_const_lv8_7));
    end process;


    ap_predicate_op69_call_state4_assign_proc : process(patternId, exitcond2_reg_966)
    begin
                ap_predicate_op69_call_state4 <= ((exitcond2_reg_966 = ap_const_lv1_0) and (patternId = ap_const_lv8_6));
    end process;


    ap_predicate_op69_call_state4_state3_assign_proc : process(patternId, exitcond2_fu_687_p2)
    begin
                ap_predicate_op69_call_state4_state3 <= ((exitcond2_fu_687_p2 = ap_const_lv1_0) and (patternId = ap_const_lv8_6));
    end process;


    ap_predicate_op70_call_state4_assign_proc : process(patternId, exitcond2_reg_966)
    begin
                ap_predicate_op70_call_state4 <= ((exitcond2_reg_966 = ap_const_lv1_0) and (patternId = ap_const_lv8_5));
    end process;


    ap_predicate_op70_call_state4_state3_assign_proc : process(patternId, exitcond2_fu_687_p2)
    begin
                ap_predicate_op70_call_state4_state3 <= ((exitcond2_fu_687_p2 = ap_const_lv1_0) and (patternId = ap_const_lv8_5));
    end process;


    ap_predicate_op71_call_state4_assign_proc : process(patternId, exitcond2_reg_966)
    begin
                ap_predicate_op71_call_state4 <= ((exitcond2_reg_966 = ap_const_lv1_0) and (patternId = ap_const_lv8_4));
    end process;


    ap_predicate_op71_call_state4_state3_assign_proc : process(patternId, exitcond2_fu_687_p2)
    begin
                ap_predicate_op71_call_state4_state3 <= ((exitcond2_fu_687_p2 = ap_const_lv1_0) and (patternId = ap_const_lv8_4));
    end process;


    ap_predicate_op72_call_state4_assign_proc : process(patternId, exitcond2_reg_966)
    begin
                ap_predicate_op72_call_state4 <= ((exitcond2_reg_966 = ap_const_lv1_0) and (patternId = ap_const_lv8_3));
    end process;


    ap_predicate_op72_call_state4_state3_assign_proc : process(patternId, exitcond2_fu_687_p2)
    begin
                ap_predicate_op72_call_state4_state3 <= ((exitcond2_fu_687_p2 = ap_const_lv1_0) and (patternId = ap_const_lv8_3));
    end process;


    ap_predicate_op73_call_state4_assign_proc : process(patternId, exitcond2_reg_966)
    begin
                ap_predicate_op73_call_state4 <= ((exitcond2_reg_966 = ap_const_lv1_0) and (patternId = ap_const_lv8_2));
    end process;


    ap_predicate_op73_call_state4_state3_assign_proc : process(patternId, exitcond2_fu_687_p2)
    begin
                ap_predicate_op73_call_state4_state3 <= ((exitcond2_fu_687_p2 = ap_const_lv1_0) and (patternId = ap_const_lv8_2));
    end process;


    ap_predicate_op74_call_state4_assign_proc : process(patternId, exitcond2_reg_966)
    begin
                ap_predicate_op74_call_state4 <= ((exitcond2_reg_966 = ap_const_lv1_0) and (patternId = ap_const_lv8_1));
    end process;


    ap_predicate_op74_call_state4_state3_assign_proc : process(patternId, exitcond2_fu_687_p2)
    begin
                ap_predicate_op74_call_state4_state3 <= ((exitcond2_fu_687_p2 = ap_const_lv1_0) and (patternId = ap_const_lv8_1));
    end process;


    ap_predicate_op95_read_state6_assign_proc : process(ap_reg_pp0_iter2_exitcond2_reg_966, tmp_fu_645_p2)
    begin
                ap_predicate_op95_read_state6 <= ((tmp_fu_645_p2 = ap_const_lv1_0) and (ap_reg_pp0_iter2_exitcond2_reg_966 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(exitcond1_fu_651_p2, ap_CS_fsm_state2)
    begin
        if (((exitcond1_fu_651_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    call_ret15_tpgPRBS_fu_543_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_predicate_op56_call_state4)
    begin
        if (((ap_predicate_op56_call_state4 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            call_ret15_tpgPRBS_fu_543_ap_ce <= ap_const_logic_1;
        else 
            call_ret15_tpgPRBS_fu_543_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    call_ret15_tpgPRBS_fu_543_ap_start <= ap_reg_call_ret15_tpgPRBS_fu_543_ap_start;
    exitcond1_fu_651_p2 <= "1" when (y_reg_317 = height) else "0";
    exitcond2_fu_687_p2 <= "1" when (ap_phi_mux_x_phi_fu_332_p4 = width) else "0";

    grp_tpgPatternSolidBlack_fu_592_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_tpgPatternSolidBlack_fu_592_ap_ce <= ap_const_logic_1;
        else 
            grp_tpgPatternSolidBlack_fu_592_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_tpgPatternSolidBlack_fu_592_ap_start <= ap_reg_grp_tpgPatternSolidBlack_fu_592_ap_start;

    grp_tpgPatternSolidBlue_fu_565_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_tpgPatternSolidBlue_fu_565_ap_ce <= ap_const_logic_1;
        else 
            grp_tpgPatternSolidBlue_fu_565_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_tpgPatternSolidBlue_fu_565_ap_start <= ap_reg_grp_tpgPatternSolidBlue_fu_565_ap_start;

    grp_tpgPatternSolidGreen_fu_574_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_tpgPatternSolidGreen_fu_574_ap_ce <= ap_const_logic_1;
        else 
            grp_tpgPatternSolidGreen_fu_574_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_tpgPatternSolidGreen_fu_574_ap_start <= ap_reg_grp_tpgPatternSolidGreen_fu_574_ap_start;

    grp_tpgPatternSolidRed_fu_556_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_tpgPatternSolidRed_fu_556_ap_ce <= ap_const_logic_1;
        else 
            grp_tpgPatternSolidRed_fu_556_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_tpgPatternSolidRed_fu_556_ap_start <= ap_reg_grp_tpgPatternSolidRed_fu_556_ap_start;

    grp_tpgPatternSolidWhite_fu_583_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_tpgPatternSolidWhite_fu_583_ap_ce <= ap_const_logic_1;
        else 
            grp_tpgPatternSolidWhite_fu_583_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_tpgPatternSolidWhite_fu_583_ap_start <= ap_reg_grp_tpgPatternSolidWhite_fu_583_ap_start;
    or_cond1_fu_713_p2 <= (tmp_18_fu_708_p2 and tmp_16_reg_961);
    or_cond_fu_703_p2 <= (tmp_17_fu_698_p2 or tmp_15_reg_956);
    outImg_V_val_0_V1_status <= (outImg_V_val_2_V_full_n and outImg_V_val_1_V_full_n and outImg_V_val_0_V_full_n);

    outImg_V_val_0_V1_update_assign_proc : process(ap_enable_reg_pp0_iter6, ap_reg_pp0_iter5_exitcond2_reg_966, ap_block_pp0_stage0_11001)
    begin
        if (((ap_reg_pp0_iter5_exitcond2_reg_966 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            outImg_V_val_0_V1_update <= ap_const_logic_1;
        else 
            outImg_V_val_0_V1_update <= ap_const_logic_0;
        end if; 
    end process;


    outImg_V_val_0_V_blk_n_assign_proc : process(outImg_V_val_0_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter6, ap_reg_pp0_iter5_exitcond2_reg_966)
    begin
        if (((ap_reg_pp0_iter5_exitcond2_reg_966 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            outImg_V_val_0_V_blk_n <= outImg_V_val_0_V_full_n;
        else 
            outImg_V_val_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    outImg_V_val_0_V_din <= tmp_val_0_V_4_reg_528;
    outImg_V_val_0_V_write <= outImg_V_val_0_V1_update;

    outImg_V_val_1_V_blk_n_assign_proc : process(outImg_V_val_1_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter6, ap_reg_pp0_iter5_exitcond2_reg_966)
    begin
        if (((ap_reg_pp0_iter5_exitcond2_reg_966 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            outImg_V_val_1_V_blk_n <= outImg_V_val_1_V_full_n;
        else 
            outImg_V_val_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    outImg_V_val_1_V_din <= tmp_val_1_V_4_reg_513;
    outImg_V_val_1_V_write <= outImg_V_val_0_V1_update;

    outImg_V_val_2_V_blk_n_assign_proc : process(outImg_V_val_2_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter6, ap_reg_pp0_iter5_exitcond2_reg_966)
    begin
        if (((ap_reg_pp0_iter5_exitcond2_reg_966 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            outImg_V_val_2_V_blk_n <= outImg_V_val_2_V_full_n;
        else 
            outImg_V_val_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    outImg_V_val_2_V_din <= tmp_val_2_V_4_reg_498;
    outImg_V_val_2_V_write <= outImg_V_val_0_V1_update;
    patternId_read_read_fu_246_p2 <= patternId;
    pix_val_V_0_2_outpix_fu_836_p3 <= 
        outpix_val_0_V_6_reg_1001 when (ap_reg_pp0_iter4_or_cond1_reg_979(0) = '1') else 
        ap_phi_mux_outpix_val_V_0_2_phi_fu_439_p42;
    pix_val_V_1_2_outpix_fu_829_p3 <= 
        outpix_val_1_V_21_reg_1007 when (ap_reg_pp0_iter4_or_cond1_reg_979(0) = '1') else 
        ap_phi_mux_outpix_val_V_1_2_phi_fu_390_p42;
    pix_val_V_2_2_outpix_fu_822_p3 <= 
        outpix_val_2_V_20_reg_1013 when (ap_reg_pp0_iter4_or_cond1_reg_979(0) = '1') else 
        ap_phi_mux_outpix_val_V_2_2_phi_fu_343_p42;
    srcImg_V_val_0_V0_status <= (srcImg_V_val_2_V_empty_n and srcImg_V_val_1_V_empty_n and srcImg_V_val_0_V_empty_n);

    srcImg_V_val_0_V0_update_assign_proc : process(ap_enable_reg_pp0_iter3, ap_predicate_op95_read_state6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op95_read_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            srcImg_V_val_0_V0_update <= ap_const_logic_1;
        else 
            srcImg_V_val_0_V0_update <= ap_const_logic_0;
        end if; 
    end process;


    srcImg_V_val_0_V_blk_n_assign_proc : process(srcImg_V_val_0_V_empty_n, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, ap_reg_pp0_iter2_exitcond2_reg_966, tmp_fu_645_p2)
    begin
        if (((tmp_fu_645_p2 = ap_const_lv1_0) and (ap_reg_pp0_iter2_exitcond2_reg_966 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            srcImg_V_val_0_V_blk_n <= srcImg_V_val_0_V_empty_n;
        else 
            srcImg_V_val_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    srcImg_V_val_0_V_read <= srcImg_V_val_0_V0_update;

    srcImg_V_val_1_V_blk_n_assign_proc : process(srcImg_V_val_1_V_empty_n, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, ap_reg_pp0_iter2_exitcond2_reg_966, tmp_fu_645_p2)
    begin
        if (((tmp_fu_645_p2 = ap_const_lv1_0) and (ap_reg_pp0_iter2_exitcond2_reg_966 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            srcImg_V_val_1_V_blk_n <= srcImg_V_val_1_V_empty_n;
        else 
            srcImg_V_val_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    srcImg_V_val_1_V_read <= srcImg_V_val_0_V0_update;

    srcImg_V_val_2_V_blk_n_assign_proc : process(srcImg_V_val_2_V_empty_n, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, ap_reg_pp0_iter2_exitcond2_reg_966, tmp_fu_645_p2)
    begin
        if (((tmp_fu_645_p2 = ap_const_lv1_0) and (ap_reg_pp0_iter2_exitcond2_reg_966 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            srcImg_V_val_2_V_blk_n <= srcImg_V_val_2_V_empty_n;
        else 
            srcImg_V_val_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    srcImg_V_val_2_V_read <= srcImg_V_val_0_V0_update;
    tmp_15_fu_662_p2 <= "1" when (unsigned(y_reg_317) < unsigned(passthruStartY)) else "0";
    tmp_16_fu_667_p2 <= "1" when (unsigned(y_reg_317) < unsigned(passthruEndY)) else "0";
    tmp_17_fu_698_p2 <= "1" when (unsigned(ap_phi_mux_x_phi_fu_332_p4) < unsigned(passthruStartX)) else "0";
    tmp_18_fu_708_p2 <= "1" when (unsigned(ap_phi_mux_x_phi_fu_332_p4) < unsigned(passthruEndX)) else "0";
    tmp_fu_645_p2 <= "1" when (enableInput = ap_const_lv8_0) else "0";
    tmp_s_fu_676_p2 <= std_logic_vector(unsigned(rampStart) + unsigned(motionSpeed));
    x_2_fu_692_p2 <= std_logic_vector(unsigned(ap_phi_mux_x_phi_fu_332_p4) + unsigned(ap_const_lv16_1));
    y_2_fu_656_p2 <= std_logic_vector(unsigned(y_reg_317) + unsigned(ap_const_lv16_1));
end behav;
