###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        73424   # Number of WRITE/WRITEP commands
num_reads_done                 =       702849   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       561064   # Number of read row buffer hits
num_read_cmds                  =       702853   # Number of READ/READP commands
num_writes_done                =        73490   # Number of read requests issued
num_write_row_hits             =        41218   # Number of write row buffer hits
num_act_cmds                   =       174675   # Number of ACT commands
num_pre_cmds                   =       174645   # Number of PRE commands
num_ondemand_pres              =       152105   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9319767   # Cyles of rank active rank.0
rank_active_cycles.1           =      8993001   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       680233   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1006999   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       728664   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8772   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3684   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4329   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1477   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1410   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2151   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3455   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1051   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          861   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20582   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =           15   # Write cmd latency (cycles)
write_latency[40-59]           =           25   # Write cmd latency (cycles)
write_latency[60-79]           =           82   # Write cmd latency (cycles)
write_latency[80-99]           =          221   # Write cmd latency (cycles)
write_latency[100-119]         =          351   # Write cmd latency (cycles)
write_latency[120-139]         =          613   # Write cmd latency (cycles)
write_latency[140-159]         =          901   # Write cmd latency (cycles)
write_latency[160-179]         =         1326   # Write cmd latency (cycles)
write_latency[180-199]         =         1933   # Write cmd latency (cycles)
write_latency[200-]            =        67956   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       271002   # Read request latency (cycles)
read_latency[40-59]            =        89855   # Read request latency (cycles)
read_latency[60-79]            =        92653   # Read request latency (cycles)
read_latency[80-99]            =        42495   # Read request latency (cycles)
read_latency[100-119]          =        32309   # Read request latency (cycles)
read_latency[120-139]          =        26730   # Read request latency (cycles)
read_latency[140-159]          =        18195   # Read request latency (cycles)
read_latency[160-179]          =        14745   # Read request latency (cycles)
read_latency[180-199]          =        11998   # Read request latency (cycles)
read_latency[200-]             =       102866   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.66533e+08   # Write energy
read_energy                    =   2.8339e+09   # Read energy
act_energy                     =  4.77911e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.26512e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   4.8336e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.81553e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.61163e+09   # Active standby energy rank.1
average_read_latency           =       120.54   # Average read request latency (cycles)
average_interarrival           =      12.8793   # Average request interarrival latency (cycles)
total_energy                   =    1.662e+10   # Total energy (pJ)
average_power                  =         1662   # Average power (mW)
average_bandwidth              =      6.62476   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        72930   # Number of WRITE/WRITEP commands
num_reads_done                 =       726108   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       549671   # Number of read row buffer hits
num_read_cmds                  =       726111   # Number of READ/READP commands
num_writes_done                =        72974   # Number of read requests issued
num_write_row_hits             =        42776   # Number of write row buffer hits
num_act_cmds                   =       207463   # Number of ACT commands
num_pre_cmds                   =       207433   # Number of PRE commands
num_ondemand_pres              =       185389   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9142590   # Cyles of rank active rank.0
rank_active_cycles.1           =      9119801   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       857410   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       880199   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       751761   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8563   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3595   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4313   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1471   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1401   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2138   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3467   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1100   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          855   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20534   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =           26   # Write cmd latency (cycles)
write_latency[40-59]           =           33   # Write cmd latency (cycles)
write_latency[60-79]           =          102   # Write cmd latency (cycles)
write_latency[80-99]           =          176   # Write cmd latency (cycles)
write_latency[100-119]         =          283   # Write cmd latency (cycles)
write_latency[120-139]         =          575   # Write cmd latency (cycles)
write_latency[140-159]         =          761   # Write cmd latency (cycles)
write_latency[160-179]         =         1240   # Write cmd latency (cycles)
write_latency[180-199]         =         1726   # Write cmd latency (cycles)
write_latency[200-]            =        68007   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       259418   # Read request latency (cycles)
read_latency[40-59]            =        87041   # Read request latency (cycles)
read_latency[60-79]            =       105505   # Read request latency (cycles)
read_latency[80-99]            =        47758   # Read request latency (cycles)
read_latency[100-119]          =        36753   # Read request latency (cycles)
read_latency[120-139]          =        30926   # Read request latency (cycles)
read_latency[140-159]          =        20635   # Read request latency (cycles)
read_latency[160-179]          =        16134   # Read request latency (cycles)
read_latency[180-199]          =        13022   # Read request latency (cycles)
read_latency[200-]             =       108913   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.64067e+08   # Write energy
read_energy                    =  2.92768e+09   # Read energy
act_energy                     =  5.67619e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.11557e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.22496e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.70498e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.69076e+09   # Active standby energy rank.1
average_read_latency           =      124.804   # Average read request latency (cycles)
average_interarrival           =      12.5125   # Average request interarrival latency (cycles)
total_energy                   =  1.67938e+10   # Total energy (pJ)
average_power                  =      1679.38   # Average power (mW)
average_bandwidth              =      6.81883   # Average bandwidth
