set_property SRC_FILE_INFO {cfile:/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.srcs/constrs_1/imports/HdlMicroProcessor.constraints/Arty-S7-50-Master.xdc rfile:../../../HdlMicroProcessor.srcs/constrs_1/imports/HdlMicroProcessor.constraints/Arty-S7-50-Master.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN F14 IOSTANDARD LVCMOS33} [get_ports clk]
set_property src_info {type:XDC file:1 line:9 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN R2 IOSTANDARD SSTL135} [get_ports clk100M]
set_property src_info {type:XDC file:1 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN G15 IOSTANDARD LVCMOS33} [get_ports nreset]
set_property src_info {type:XDC file:1 line:39 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN L17 IOSTANDARD LVCMOS33} [get_ports {red[0]}]
set_property src_info {type:XDC file:1 line:40 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN L18 IOSTANDARD LVCMOS33} [get_ports {red[1]}]
set_property src_info {type:XDC file:1 line:41 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN M14 IOSTANDARD LVCMOS33} [get_ports {red[2]}]
set_property src_info {type:XDC file:1 line:42 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN N14 IOSTANDARD LVCMOS33} [get_ports {red[3]}]
set_property src_info {type:XDC file:1 line:43 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN M16 IOSTANDARD LVCMOS33} [get_ports {green[0]}]
set_property src_info {type:XDC file:1 line:44 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN M17 IOSTANDARD LVCMOS33} [get_ports {green[1]}]
set_property src_info {type:XDC file:1 line:45 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN M18 IOSTANDARD LVCMOS33} [get_ports {green[2]}]
set_property src_info {type:XDC file:1 line:46 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN N18 IOSTANDARD LVCMOS33} [get_ports {green[3]}]
set_property src_info {type:XDC file:1 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN P17 IOSTANDARD LVCMOS33} [get_ports {blue[0]}]
set_property src_info {type:XDC file:1 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN P18 IOSTANDARD LVCMOS33} [get_ports {blue[1]}]
set_property src_info {type:XDC file:1 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN R18 IOSTANDARD LVCMOS33} [get_ports {blue[2]}]
set_property src_info {type:XDC file:1 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN T18 IOSTANDARD LVCMOS33} [get_ports {blue[3]}]
set_property src_info {type:XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN P14 IOSTANDARD LVCMOS33} [get_ports hsync]
set_property src_info {type:XDC file:1 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN P15 IOSTANDARD LVCMOS33} [get_ports vsync]
set_property src_info {type:XDC file:1 line:201 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pipeline/id_ex_register/instruction_out[0]} -source [get_pins sys_clk_gen/inst/clkout1_buf/O] -divide_by 1 -add -master_clock core_clk [get_pins {pipeline/id_ex_register/instruction_out_reg[0]/Q}]
set_property src_info {type:XDC file:1 line:202 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pipeline/id_ex_register/instruction_out[10]} -source [get_pins sys_clk_gen/inst/clkout1_buf/O] -divide_by 1 -add -master_clock core_clk [get_pins {pipeline/id_ex_register/instruction_out_reg[10]/Q}]
set_property src_info {type:XDC file:1 line:203 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pipeline/id_ex_register/instruction_out[11]} -source [get_pins sys_clk_gen/inst/clkout1_buf/O] -divide_by 1 -add -master_clock core_clk [get_pins {pipeline/id_ex_register/instruction_out_reg[11]/Q}]
set_property src_info {type:XDC file:1 line:204 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pipeline/id_ex_register/instruction_out[12]} -source [get_pins sys_clk_gen/inst/clkout1_buf/O] -divide_by 1 -add -master_clock core_clk [get_pins {pipeline/id_ex_register/instruction_out_reg[12]/Q}]
set_property src_info {type:XDC file:1 line:205 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pipeline/id_ex_register/instruction_out[13]} -source [get_pins sys_clk_gen/inst/clkout1_buf/O] -divide_by 1 -add -master_clock core_clk [get_pins {pipeline/id_ex_register/instruction_out_reg[13]/Q}]
set_property src_info {type:XDC file:1 line:206 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pipeline/id_ex_register/instruction_out[14]} -source [get_pins sys_clk_gen/inst/clkout1_buf/O] -divide_by 1 -add -master_clock core_clk [get_pins {pipeline/id_ex_register/instruction_out_reg[14]/Q}]
set_property src_info {type:XDC file:1 line:207 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pipeline/id_ex_register/instruction_out[15]} -source [get_pins sys_clk_gen/inst/clkout1_buf/O] -divide_by 1 -add -master_clock core_clk [get_pins {pipeline/id_ex_register/instruction_out_reg[15]/Q}]
set_property src_info {type:XDC file:1 line:208 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pipeline/id_ex_register/instruction_out[16]} -source [get_pins sys_clk_gen/inst/clkout1_buf/O] -divide_by 1 -add -master_clock core_clk [get_pins {pipeline/id_ex_register/instruction_out_reg[16]/Q}]
set_property src_info {type:XDC file:1 line:209 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pipeline/id_ex_register/instruction_out[17]} -source [get_pins sys_clk_gen/inst/clkout1_buf/O] -divide_by 1 -add -master_clock core_clk [get_pins {pipeline/id_ex_register/instruction_out_reg[17]/Q}]
set_property src_info {type:XDC file:1 line:210 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pipeline/id_ex_register/instruction_out[1]} -source [get_pins sys_clk_gen/inst/clkout1_buf/O] -divide_by 1 -add -master_clock core_clk [get_pins {pipeline/id_ex_register/instruction_out_reg[1]/Q}]
set_property src_info {type:XDC file:1 line:211 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pipeline/id_ex_register/instruction_out[2]} -source [get_pins sys_clk_gen/inst/clkout1_buf/O] -divide_by 1 -add -master_clock core_clk [get_pins {pipeline/id_ex_register/instruction_out_reg[2]/Q}]
set_property src_info {type:XDC file:1 line:212 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pipeline/id_ex_register/instruction_out[3]} -source [get_pins sys_clk_gen/inst/clkout1_buf/O] -divide_by 1 -add -master_clock core_clk [get_pins {pipeline/id_ex_register/instruction_out_reg[3]/Q}]
set_property src_info {type:XDC file:1 line:213 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pipeline/id_ex_register/instruction_out[5]} -source [get_pins sys_clk_gen/inst/clkout1_buf/O] -divide_by 1 -add -master_clock core_clk [get_pins {pipeline/id_ex_register/instruction_out_reg[5]/Q}]
set_property src_info {type:XDC file:1 line:214 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pipeline/id_ex_register/instruction_out[6]} -source [get_pins sys_clk_gen/inst/clkout1_buf/O] -divide_by 1 -add -master_clock core_clk [get_pins {pipeline/id_ex_register/instruction_out_reg[6]/Q}]
set_property src_info {type:XDC file:1 line:215 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pipeline/id_ex_register/instruction_out[7]} -source [get_pins sys_clk_gen/inst/clkout1_buf/O] -divide_by 1 -add -master_clock core_clk [get_pins {pipeline/id_ex_register/instruction_out_reg[7]/Q}]
set_property src_info {type:XDC file:1 line:216 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pipeline/id_ex_register/instruction_out[8]} -source [get_pins sys_clk_gen/inst/clkout1_buf/O] -divide_by 1 -add -master_clock core_clk [get_pins {pipeline/id_ex_register/instruction_out_reg[8]/Q}]
set_property src_info {type:XDC file:1 line:217 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pipeline/id_ex_register/instruction_out[9]} -source [get_pins sys_clk_gen/inst/clkout1_buf/O] -divide_by 1 -add -master_clock core_clk [get_pins {pipeline/id_ex_register/instruction_out_reg[9]/Q}]
set_property src_info {type:XDC file:1 line:218 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pipeline/if_id_register/instruction_out[0]} -source [get_pins sys_clk_gen/inst/clkout1_buf/O] -divide_by 1 -add -master_clock core_clk [get_pins {pipeline/if_id_register/instruction_out_reg[0]/Q}]
set_property src_info {type:XDC file:1 line:219 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pipeline/if_id_register/instruction_out[11]} -source [get_pins sys_clk_gen/inst/clkout1_buf/O] -divide_by 1 -add -master_clock core_clk [get_pins {pipeline/if_id_register/instruction_out_reg[11]/Q}]
set_property src_info {type:XDC file:1 line:220 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pipeline/if_id_register/instruction_out[2]} -source [get_pins sys_clk_gen/inst/clkout1_buf/O] -divide_by 1 -add -master_clock core_clk [get_pins {pipeline/if_id_register/instruction_out_reg[2]/Q}]
set_property src_info {type:XDC file:1 line:221 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pipeline/if_id_register/instruction_out[3]} -source [get_pins sys_clk_gen/inst/clkout1_buf/O] -divide_by 1 -add -master_clock core_clk [get_pins {pipeline/if_id_register/instruction_out_reg[3]/Q}]
set_property src_info {type:XDC file:1 line:222 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pipeline/if_id_register/instruction_out[10]} -source [get_pins sys_clk_gen/inst/clkout1_buf/O] -divide_by 1 -add -master_clock core_clk [get_pins {pipeline/if_id_register/instruction_out_reg[10]/Q}]
set_property src_info {type:XDC file:1 line:223 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pipeline/if_id_register/instruction_out[1]} -source [get_pins sys_clk_gen/inst/clkout1_buf/O] -divide_by 1 -add -master_clock core_clk [get_pins {pipeline/if_id_register/instruction_out_reg[1]/Q}]
set_property src_info {type:XDC file:1 line:224 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pipeline/if_id_register/instruction_out[12]} -source [get_pins sys_clk_gen/inst/clkout1_buf/O] -divide_by 1 -add -master_clock core_clk [get_pins {pipeline/if_id_register/instruction_out_reg[12]/Q}]
set_property src_info {type:XDC file:1 line:225 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pipeline/if_id_register/instruction_out[13]} -source [get_pins sys_clk_gen/inst/clkout1_buf/O] -divide_by 1 -add -master_clock core_clk [get_pins {pipeline/if_id_register/instruction_out_reg[13]/Q}]
set_property src_info {type:XDC file:1 line:226 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pipeline/if_id_register/instruction_out[14]} -source [get_pins sys_clk_gen/inst/clkout1_buf/O] -divide_by 1 -add -master_clock core_clk [get_pins {pipeline/if_id_register/instruction_out_reg[14]/Q}]
set_property src_info {type:XDC file:1 line:227 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pipeline/if_id_register/instruction_out[15]} -source [get_pins sys_clk_gen/inst/clkout1_buf/O] -divide_by 1 -add -master_clock core_clk [get_pins {pipeline/if_id_register/instruction_out_reg[15]/Q}]
set_property src_info {type:XDC file:1 line:228 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pipeline/if_id_register/instruction_out[16]} -source [get_pins sys_clk_gen/inst/clkout1_buf/O] -divide_by 1 -add -master_clock core_clk [get_pins {pipeline/if_id_register/instruction_out_reg[16]/Q}]
set_property src_info {type:XDC file:1 line:229 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pipeline/if_id_register/instruction_out[17]} -source [get_pins sys_clk_gen/inst/clkout1_buf/O] -divide_by 1 -add -master_clock core_clk [get_pins {pipeline/if_id_register/instruction_out_reg[17]/Q}]
set_property src_info {type:XDC file:1 line:230 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pipeline/if_id_register/instruction_out[4]} -source [get_pins sys_clk_gen/inst/clkout1_buf/O] -divide_by 1 -add -master_clock core_clk [get_pins {pipeline/if_id_register/instruction_out_reg[4]/Q}]
set_property src_info {type:XDC file:1 line:231 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pipeline/if_id_register/instruction_out[5]} -source [get_pins sys_clk_gen/inst/clkout1_buf/O] -divide_by 1 -add -master_clock core_clk [get_pins {pipeline/if_id_register/instruction_out_reg[5]/Q}]
set_property src_info {type:XDC file:1 line:232 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pipeline/if_id_register/instruction_out[6]} -source [get_pins sys_clk_gen/inst/clkout1_buf/O] -divide_by 1 -add -master_clock core_clk [get_pins {pipeline/if_id_register/instruction_out_reg[6]/Q}]
set_property src_info {type:XDC file:1 line:233 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pipeline/if_id_register/instruction_out[7]} -source [get_pins sys_clk_gen/inst/clkout1_buf/O] -divide_by 1 -add -master_clock core_clk [get_pins {pipeline/if_id_register/instruction_out_reg[7]/Q}]
set_property src_info {type:XDC file:1 line:234 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pipeline/if_id_register/instruction_out[8]} -source [get_pins sys_clk_gen/inst/clkout1_buf/O] -divide_by 1 -add -master_clock core_clk [get_pins {pipeline/if_id_register/instruction_out_reg[8]/Q}]
set_property src_info {type:XDC file:1 line:235 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pipeline/if_id_register/instruction_out[9]} -source [get_pins sys_clk_gen/inst/clkout1_buf/O] -divide_by 1 -add -master_clock core_clk [get_pins {pipeline/if_id_register/instruction_out_reg[9]/Q}]
set_property src_info {type:XDC file:1 line:236 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name vga/horizontal_cntr/p_0_in1_in -source [get_pins vga_clk_gen/inst/clkout1_buf/O] -divide_by 1 -add -master_clock vga_clk [get_pins {vga/horizontal_cntr/value_reg[3]/Q}]
set_property src_info {type:XDC file:1 line:237 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name vga/horizontal_cntr/p_0_in3_in -source [get_pins vga_clk_gen/inst/clkout1_buf/O] -divide_by 1 -add -master_clock vga_clk [get_pins {vga/horizontal_cntr/value_reg[4]/Q}]
set_property src_info {type:XDC file:1 line:238 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name vga/horizontal_cntr/p_0_in5_in -source [get_pins vga_clk_gen/inst/clkout1_buf/O] -divide_by 1 -add -master_clock vga_clk [get_pins {vga/horizontal_cntr/value_reg[1]/Q}]
set_property src_info {type:XDC file:1 line:239 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name vga/horizontal_cntr/p_0_in9_in -source [get_pins vga_clk_gen/inst/clkout1_buf/O] -divide_by 1 -add -master_clock vga_clk [get_pins {vga/horizontal_cntr/value_reg[7]/Q}]
set_property src_info {type:XDC file:1 line:240 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name vga/horizontal_cntr/p_1_in -source [get_pins vga_clk_gen/inst/clkout1_buf/O] -divide_by 1 -add -master_clock vga_clk [get_pins {vga/horizontal_cntr/value_reg[5]/Q}]
set_property src_info {type:XDC file:1 line:241 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name vga/horizontal_cntr/p_2_in6_in -source [get_pins vga_clk_gen/inst/clkout1_buf/O] -divide_by 1 -add -master_clock vga_clk [get_pins {vga/horizontal_cntr/value_reg[2]/Q}]
set_property src_info {type:XDC file:1 line:242 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name vga/horizontal_cntr/p_3_in -source [get_pins vga_clk_gen/inst/clkout1_buf/O] -divide_by 1 -add -master_clock vga_clk [get_pins {vga/horizontal_cntr/value_reg[6]/Q}]
set_property src_info {type:XDC file:1 line:243 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name vga/horizontal_cntr/p_5_in -source [get_pins vga_clk_gen/inst/clkout1_buf/O] -divide_by 1 -add -master_clock vga_clk [get_pins {vga/horizontal_cntr/value_reg[8]/Q}]
set_property src_info {type:XDC file:1 line:244 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {vga/horizontal_cntr/value_reg_n_0_[0]} -source [get_pins vga_clk_gen/inst/clkout1_buf/O] -divide_by 1 -add -master_clock vga_clk [get_pins {vga/horizontal_cntr/value_reg[0]/Q}]
set_property src_info {type:XDC file:1 line:256 export:INPUT save:INPUT read:READ} [current_design]
set_clock_groups -physically_exclusive -group [get_clocks -include_generated_clocks clkfbout_clk_gen] -group [get_clocks -include_generated_clocks clkfbout_clk_gen_1]
set_property src_info {type:XDC file:1 line:257 export:INPUT save:INPUT read:READ} [current_design]
set_clock_groups -physically_exclusive -group [get_clocks -include_generated_clocks core_clk_clk_gen] -group [get_clocks -include_generated_clocks core_clk_clk_gen_1]
set_property src_info {type:XDC file:1 line:258 export:INPUT save:INPUT read:READ} [current_design]
set_clock_groups -physically_exclusive -group [get_clocks -include_generated_clocks mem_clk_clk_gen] -group [get_clocks -include_generated_clocks mem_clk_clk_gen_1]
