{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1418105389258 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418105389278 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 08 20:09:48 2014 " "Processing started: Mon Dec 08 20:09:48 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418105389278 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1418105389278 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TapTapChar -c TapTapChar " "Command: quartus_map --read_settings_files=on --write_settings_files=off TapTapChar -c TapTapChar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1418105389278 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1418105391618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final-arch " "Found design unit 1: final-arch" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418105392868 ""} { "Info" "ISGN_ENTITY_NAME" "1 final " "Found entity 1: final" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418105392868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418105392868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Display-Behavior " "Found design unit 1: LCD_Display-Behavior" {  } { { "LCD_Display.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/LCD_Display.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418105393038 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "LCD_Display.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/LCD_Display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418105393038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418105393038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arrow_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arrow_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ARROW_GENERATOR-Behavior " "Found design unit 1: ARROW_GENERATOR-Behavior" {  } { { "ARROW_GENERATOR.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/ARROW_GENERATOR.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418105393208 ""} { "Info" "ISGN_ENTITY_NAME" "1 ARROW_GENERATOR " "Found entity 1: ARROW_GENERATOR" {  } { { "ARROW_GENERATOR.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/ARROW_GENERATOR.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418105393208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418105393208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd7seg-RTL " "Found design unit 1: bcd7seg-RTL" {  } { { "bcd7seg.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/bcd7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418105393368 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd7seg " "Found entity 1: bcd7seg" {  } { { "bcd7seg.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/bcd7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418105393368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418105393368 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final " "Elaborating entity \"Final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1418105394618 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "COUNTER3 final.vhd(149) " "VHDL Process Statement warning at final.vhd(149): inferring latch(es) for signal or variable \"COUNTER3\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 149 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418105394618 "|Final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "COUNTER3 final.vhd(163) " "VHDL Process Statement warning at final.vhd(163): inferring latch(es) for signal or variable \"COUNTER3\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 163 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418105394628 "|Final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GAMEOVER final.vhd(195) " "VHDL Process Statement warning at final.vhd(195): signal \"GAMEOVER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418105394628 "|Final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GAMEOVER final.vhd(200) " "VHDL Process Statement warning at final.vhd(200): signal \"GAMEOVER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418105394628 "|Final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WIN final.vhd(204) " "VHDL Process Statement warning at final.vhd(204): signal \"WIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418105394628 "|Final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LOSE final.vhd(205) " "VHDL Process Statement warning at final.vhd(205): signal \"LOSE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418105394628 "|Final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GAMEOVER final.vhd(240) " "VHDL Process Statement warning at final.vhd(240): signal \"GAMEOVER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 240 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418105394628 "|Final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ASYNCSCORE final.vhd(251) " "VHDL Process Statement warning at final.vhd(251): signal \"ASYNCSCORE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418105394628 "|Final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ASYNCSCORE final.vhd(238) " "VHDL Process Statement warning at final.vhd(238): inferring latch(es) for signal or variable \"ASYNCSCORE\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 238 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418105394628 "|Final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A0 final.vhd(258) " "VHDL Process Statement warning at final.vhd(258): signal \"A0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 258 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418105394628 "|Final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A1 final.vhd(259) " "VHDL Process Statement warning at final.vhd(259): signal \"A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418105394628 "|Final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A2 final.vhd(260) " "VHDL Process Statement warning at final.vhd(260): signal \"A2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 260 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418105394628 "|Final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A3 final.vhd(261) " "VHDL Process Statement warning at final.vhd(261): signal \"A3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 261 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418105394628 "|Final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G0 final.vhd(263) " "VHDL Process Statement warning at final.vhd(263): signal \"G0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 263 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418105394628 "|Final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G1 final.vhd(264) " "VHDL Process Statement warning at final.vhd(264): signal \"G1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418105394638 "|Final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G2 final.vhd(265) " "VHDL Process Statement warning at final.vhd(265): signal \"G2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418105394638 "|Final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G3 final.vhd(266) " "VHDL Process Statement warning at final.vhd(266): signal \"G3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 266 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418105394638 "|Final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G0 final.vhd(255) " "VHDL Process Statement warning at final.vhd(255): inferring latch(es) for signal or variable \"G0\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 255 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418105394638 "|Final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G1 final.vhd(255) " "VHDL Process Statement warning at final.vhd(255): inferring latch(es) for signal or variable \"G1\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 255 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418105394638 "|Final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G2 final.vhd(255) " "VHDL Process Statement warning at final.vhd(255): inferring latch(es) for signal or variable \"G2\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 255 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418105394638 "|Final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G3 final.vhd(255) " "VHDL Process Statement warning at final.vhd(255): inferring latch(es) for signal or variable \"G3\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 255 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418105394638 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G3\[0\] final.vhd(255) " "Inferred latch for \"G3\[0\]\" at final.vhd(255)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394638 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G3\[1\] final.vhd(255) " "Inferred latch for \"G3\[1\]\" at final.vhd(255)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394638 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASYNCSCORE\[0\] final.vhd(238) " "Inferred latch for \"ASYNCSCORE\[0\]\" at final.vhd(238)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394638 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASYNCSCORE\[1\] final.vhd(238) " "Inferred latch for \"ASYNCSCORE\[1\]\" at final.vhd(238)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394638 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASYNCSCORE\[2\] final.vhd(238) " "Inferred latch for \"ASYNCSCORE\[2\]\" at final.vhd(238)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394638 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASYNCSCORE\[3\] final.vhd(238) " "Inferred latch for \"ASYNCSCORE\[3\]\" at final.vhd(238)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394638 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASYNCSCORE\[4\] final.vhd(238) " "Inferred latch for \"ASYNCSCORE\[4\]\" at final.vhd(238)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394638 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER3\[0\] final.vhd(163) " "Inferred latch for \"COUNTER3\[0\]\" at final.vhd(163)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394648 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER3\[1\] final.vhd(163) " "Inferred latch for \"COUNTER3\[1\]\" at final.vhd(163)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394648 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER3\[2\] final.vhd(163) " "Inferred latch for \"COUNTER3\[2\]\" at final.vhd(163)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394648 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER3\[3\] final.vhd(163) " "Inferred latch for \"COUNTER3\[3\]\" at final.vhd(163)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394648 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER3\[4\] final.vhd(163) " "Inferred latch for \"COUNTER3\[4\]\" at final.vhd(163)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394648 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER3\[5\] final.vhd(163) " "Inferred latch for \"COUNTER3\[5\]\" at final.vhd(163)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394648 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER3\[6\] final.vhd(163) " "Inferred latch for \"COUNTER3\[6\]\" at final.vhd(163)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394648 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER3\[7\] final.vhd(163) " "Inferred latch for \"COUNTER3\[7\]\" at final.vhd(163)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394648 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER3\[8\] final.vhd(163) " "Inferred latch for \"COUNTER3\[8\]\" at final.vhd(163)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394648 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER3\[9\] final.vhd(163) " "Inferred latch for \"COUNTER3\[9\]\" at final.vhd(163)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394648 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER3\[10\] final.vhd(163) " "Inferred latch for \"COUNTER3\[10\]\" at final.vhd(163)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394648 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER3\[11\] final.vhd(163) " "Inferred latch for \"COUNTER3\[11\]\" at final.vhd(163)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394648 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER3\[12\] final.vhd(163) " "Inferred latch for \"COUNTER3\[12\]\" at final.vhd(163)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394648 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER3\[13\] final.vhd(163) " "Inferred latch for \"COUNTER3\[13\]\" at final.vhd(163)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394648 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER3\[14\] final.vhd(163) " "Inferred latch for \"COUNTER3\[14\]\" at final.vhd(163)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394648 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER3\[15\] final.vhd(163) " "Inferred latch for \"COUNTER3\[15\]\" at final.vhd(163)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394648 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER3\[16\] final.vhd(163) " "Inferred latch for \"COUNTER3\[16\]\" at final.vhd(163)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394648 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER3\[17\] final.vhd(163) " "Inferred latch for \"COUNTER3\[17\]\" at final.vhd(163)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394648 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER3\[18\] final.vhd(163) " "Inferred latch for \"COUNTER3\[18\]\" at final.vhd(163)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394648 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER3\[19\] final.vhd(163) " "Inferred latch for \"COUNTER3\[19\]\" at final.vhd(163)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394648 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER3\[20\] final.vhd(163) " "Inferred latch for \"COUNTER3\[20\]\" at final.vhd(163)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394648 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER3\[21\] final.vhd(163) " "Inferred latch for \"COUNTER3\[21\]\" at final.vhd(163)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394658 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER3\[22\] final.vhd(163) " "Inferred latch for \"COUNTER3\[22\]\" at final.vhd(163)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394658 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER3\[23\] final.vhd(163) " "Inferred latch for \"COUNTER3\[23\]\" at final.vhd(163)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394658 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER3\[0\] final.vhd(149) " "Inferred latch for \"COUNTER3\[0\]\" at final.vhd(149)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394658 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER3\[1\] final.vhd(149) " "Inferred latch for \"COUNTER3\[1\]\" at final.vhd(149)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394658 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER3\[2\] final.vhd(149) " "Inferred latch for \"COUNTER3\[2\]\" at final.vhd(149)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394658 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER3\[3\] final.vhd(149) " "Inferred latch for \"COUNTER3\[3\]\" at final.vhd(149)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394658 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER3\[4\] final.vhd(149) " "Inferred latch for \"COUNTER3\[4\]\" at final.vhd(149)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394658 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER3\[5\] final.vhd(149) " "Inferred latch for \"COUNTER3\[5\]\" at final.vhd(149)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394658 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER3\[6\] final.vhd(149) " "Inferred latch for \"COUNTER3\[6\]\" at final.vhd(149)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394658 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER3\[7\] final.vhd(149) " "Inferred latch for \"COUNTER3\[7\]\" at final.vhd(149)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394658 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER3\[8\] final.vhd(149) " "Inferred latch for \"COUNTER3\[8\]\" at final.vhd(149)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394658 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER3\[9\] final.vhd(149) " "Inferred latch for \"COUNTER3\[9\]\" at final.vhd(149)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394658 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER3\[10\] final.vhd(149) " "Inferred latch for \"COUNTER3\[10\]\" at final.vhd(149)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394658 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER3\[11\] final.vhd(149) " "Inferred latch for \"COUNTER3\[11\]\" at final.vhd(149)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394658 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER3\[12\] final.vhd(149) " "Inferred latch for \"COUNTER3\[12\]\" at final.vhd(149)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394658 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER3\[13\] final.vhd(149) " "Inferred latch for \"COUNTER3\[13\]\" at final.vhd(149)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394658 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER3\[14\] final.vhd(149) " "Inferred latch for \"COUNTER3\[14\]\" at final.vhd(149)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394658 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER3\[15\] final.vhd(149) " "Inferred latch for \"COUNTER3\[15\]\" at final.vhd(149)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394658 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER3\[16\] final.vhd(149) " "Inferred latch for \"COUNTER3\[16\]\" at final.vhd(149)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394658 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER3\[17\] final.vhd(149) " "Inferred latch for \"COUNTER3\[17\]\" at final.vhd(149)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394658 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER3\[18\] final.vhd(149) " "Inferred latch for \"COUNTER3\[18\]\" at final.vhd(149)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394658 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER3\[19\] final.vhd(149) " "Inferred latch for \"COUNTER3\[19\]\" at final.vhd(149)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394658 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER3\[20\] final.vhd(149) " "Inferred latch for \"COUNTER3\[20\]\" at final.vhd(149)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394658 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER3\[21\] final.vhd(149) " "Inferred latch for \"COUNTER3\[21\]\" at final.vhd(149)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394658 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER3\[22\] final.vhd(149) " "Inferred latch for \"COUNTER3\[22\]\" at final.vhd(149)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394658 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER3\[23\] final.vhd(149) " "Inferred latch for \"COUNTER3\[23\]\" at final.vhd(149)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394658 "|Final"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "COUNTER3\[23\] final.vhd(163) " "Can't resolve multiple constant drivers for net \"COUNTER3\[23\]\" at final.vhd(163)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 163 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394698 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "final.vhd(149) " "Constant driver at final.vhd(149)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 149 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1418105394698 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "COUNTER3\[22\] final.vhd(163) " "Can't resolve multiple constant drivers for net \"COUNTER3\[22\]\" at final.vhd(163)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 163 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394698 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "COUNTER3\[21\] final.vhd(163) " "Can't resolve multiple constant drivers for net \"COUNTER3\[21\]\" at final.vhd(163)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 163 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394698 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "COUNTER3\[20\] final.vhd(163) " "Can't resolve multiple constant drivers for net \"COUNTER3\[20\]\" at final.vhd(163)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 163 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394698 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "COUNTER3\[19\] final.vhd(163) " "Can't resolve multiple constant drivers for net \"COUNTER3\[19\]\" at final.vhd(163)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 163 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394698 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "COUNTER3\[18\] final.vhd(163) " "Can't resolve multiple constant drivers for net \"COUNTER3\[18\]\" at final.vhd(163)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 163 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394698 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "COUNTER3\[17\] final.vhd(163) " "Can't resolve multiple constant drivers for net \"COUNTER3\[17\]\" at final.vhd(163)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 163 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394698 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "COUNTER3\[16\] final.vhd(163) " "Can't resolve multiple constant drivers for net \"COUNTER3\[16\]\" at final.vhd(163)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 163 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394698 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "COUNTER3\[15\] final.vhd(163) " "Can't resolve multiple constant drivers for net \"COUNTER3\[15\]\" at final.vhd(163)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 163 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394698 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "COUNTER3\[14\] final.vhd(163) " "Can't resolve multiple constant drivers for net \"COUNTER3\[14\]\" at final.vhd(163)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 163 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394698 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "COUNTER3\[13\] final.vhd(163) " "Can't resolve multiple constant drivers for net \"COUNTER3\[13\]\" at final.vhd(163)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 163 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394698 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "COUNTER3\[12\] final.vhd(163) " "Can't resolve multiple constant drivers for net \"COUNTER3\[12\]\" at final.vhd(163)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 163 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394698 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "COUNTER3\[11\] final.vhd(163) " "Can't resolve multiple constant drivers for net \"COUNTER3\[11\]\" at final.vhd(163)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 163 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394698 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "COUNTER3\[10\] final.vhd(163) " "Can't resolve multiple constant drivers for net \"COUNTER3\[10\]\" at final.vhd(163)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 163 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394698 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "COUNTER3\[9\] final.vhd(163) " "Can't resolve multiple constant drivers for net \"COUNTER3\[9\]\" at final.vhd(163)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 163 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394698 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "COUNTER3\[8\] final.vhd(163) " "Can't resolve multiple constant drivers for net \"COUNTER3\[8\]\" at final.vhd(163)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 163 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394698 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "COUNTER3\[7\] final.vhd(163) " "Can't resolve multiple constant drivers for net \"COUNTER3\[7\]\" at final.vhd(163)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 163 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394698 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "COUNTER3\[6\] final.vhd(163) " "Can't resolve multiple constant drivers for net \"COUNTER3\[6\]\" at final.vhd(163)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 163 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105394698 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1418105394698 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 22 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 20 errors, 22 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "364 " "Peak virtual memory: 364 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418105395735 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 08 20:09:55 2014 " "Processing ended: Mon Dec 08 20:09:55 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418105395735 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418105395735 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418105395735 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418105395735 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 22 s " "Quartus II Full Compilation was unsuccessful. 22 errors, 22 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418105396815 ""}
