Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: OctaveKeyboardTop.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "OctaveKeyboardTop.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "OctaveKeyboardTop"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : OctaveKeyboardTop
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\F000JW7\Desktop\octave-keyboard\OctaveKeyboard\ipcore_dir\SinLUT.vhd" into library work
Parsing entity <SinLUT>.
Parsing architecture <SinLUT_a> of entity <sinlut>.
Parsing VHDL file "C:\Users\F000JW7\Desktop\octave-keyboard\OctaveKeyboard\PWM.vhd" into library work
Parsing entity <PWM>.
Parsing architecture <Behavioral> of entity <pwm>.
Parsing VHDL file "C:\Users\F000JW7\Desktop\octave-keyboard\OctaveKeyboard\PlayCount.vhd" into library work
Parsing entity <PlayCount>.
Parsing architecture <Behavioral> of entity <playcount>.
Parsing VHDL file "C:\Users\F000JW7\Desktop\octave-keyboard\OctaveKeyboard\FreqLUT.vhd" into library work
Parsing entity <FreqLUT>.
Parsing architecture <Behavioral> of entity <freqlut>.
Parsing VHDL file "C:\Users\F000JW7\Desktop\octave-keyboard\OctaveKeyboard\DDS.vhd" into library work
Parsing entity <DDS>.
Parsing architecture <Behavioral> of entity <dds>.
Parsing VHDL file "C:\Users\F000JW7\Desktop\octave-keyboard\OctaveKeyboard\Controller.vhd" into library work
Parsing entity <Controller>.
Parsing architecture <Behavioral> of entity <controller>.
Parsing VHDL file "C:\Users\F000JW7\Desktop\octave-keyboard\OctaveKeyboard\OctaveKeyboardTop.vhd" into library work
Parsing entity <OctaveKeyboardTop>.
Parsing architecture <Behavioral> of entity <octavekeyboardtop>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <OctaveKeyboardTop> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:89 - "C:\Users\F000JW7\Desktop\octave-keyboard\OctaveKeyboard\OctaveKeyboardTop.vhd" Line 106: <debounce> remains a black-box since it has no binding entity.

Elaborating entity <Controller> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\F000JW7\Desktop\octave-keyboard\OctaveKeyboard\Controller.vhd" Line 399. Case statement is complete. others clause is never selected

Elaborating entity <FreqLUT> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <DDS> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <PWM> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <SinLUT> (architecture <SinLUT_a>) from library <work>.

Elaborating entity <PlayCount> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <OctaveKeyboardTop>.
    Related source file is "C:\Users\F000JW7\Desktop\octave-keyboard\OctaveKeyboard\OctaveKeyboardTop.vhd".
        ACCUMSIZE = 13
        INDEXSIZE = 8
        LUTOUT = 10
        CLKFREQ = 10000
INFO:Xst:3210 - "C:\Users\F000JW7\Desktop\octave-keyboard\OctaveKeyboard\OctaveKeyboardTop.vhd" line 210: Output port <m_axis_data_tvalid> of the instance <SinFreqs> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <song_enable_sync>.
    Found 1-bit register for signal <clk_en>.
    Found 1-bit register for signal <led_disable_sync>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <OctaveKeyboardTop> synthesized.

Synthesizing Unit <Controller>.
    Related source file is "C:\Users\F000JW7\Desktop\octave-keyboard\OctaveKeyboard\Controller.vhd".
    Found 5-bit register for signal <curr_state>.
    Found finite state machine <FSM_0> for signal <curr_state>.
    -----------------------------------------------------------------------
    | States             | 32                                             |
    | Transitions        | 97                                             |
    | Inputs             | 12                                             |
    | Outputs            | 12                                             |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <reps[31]_GND_6_o_add_52_OUT> created at line 313.
WARNING:Xst:737 - Found 1-bit latch for signal <reps<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reps<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reps<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reps<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reps<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reps<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reps<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reps<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reps<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reps<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reps<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reps<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reps<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reps<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reps<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reps<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reps<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reps<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reps<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reps<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reps<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reps<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reps<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reps<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reps<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reps<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reps<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reps<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reps<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reps<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reps<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reps<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator greater for signal <GND_6_o_reps[31]_LessThan_50_o> created at line 307
    Found 32-bit comparator greater for signal <GND_6_o_reps[31]_LessThan_52_o> created at line 311
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 Latch(s).
	inferred   2 Comparator(s).
	inferred  35 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Controller> synthesized.

Synthesizing Unit <FreqLUT>.
    Related source file is "C:\Users\F000JW7\Desktop\octave-keyboard\OctaveKeyboard\FreqLUT.vhd".
        ACCUMSIZE = 13
        CLKFREQ = 10000
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   7 Multiplexer(s).
Unit <FreqLUT> synthesized.

Synthesizing Unit <DDS>.
    Related source file is "C:\Users\F000JW7\Desktop\octave-keyboard\OctaveKeyboard\DDS.vhd".
        ACCUMSIZE = 13
        INDEXSIZE = 8
        CLKFREQ = 100000000
    Found 13-bit register for signal <curr_phase>.
    Found 13-bit adder for signal <curr_phase[12]_step[12]_add_0_OUT> created at line 48.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
Unit <DDS> synthesized.

Synthesizing Unit <PWM>.
    Related source file is "C:\Users\F000JW7\Desktop\octave-keyboard\OctaveKeyboard\PWM.vhd".
        LUTOUT = 10
        CLKFREQ = 100000000
    Found 1-bit register for signal <pulse>.
    Found 1-bit register for signal <slowclk>.
    Found 14-bit register for signal <count>.
    Found 14-bit adder for signal <count[13]_GND_41_o_add_0_OUT> created at line 1241.
    Found 10-bit comparator greater for signal <count[9]_offset[9]_LessThan_2_o> created at line 54
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <PWM> synthesized.

Synthesizing Unit <PlayCount>.
    Related source file is "C:\Users\F000JW7\Desktop\octave-keyboard\OctaveKeyboard\PlayCount.vhd".
    Found 4-bit register for signal <count>.
    Found 32-bit register for signal <clkcount>.
    Found 1-bit register for signal <tc_tick>.
    Found 4-bit adder for signal <count[3]_GND_43_o_add_2_OUT> created at line 1241.
    Found 32-bit adder for signal <clkcount[31]_GND_43_o_add_4_OUT> created at line 58.
    Found 4-bit comparator equal for signal <count[3]_count_to[3]_equal_2_o> created at line 49
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  37 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <PlayCount> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 13-bit adder                                          : 1
 14-bit adder                                          : 1
 32-bit adder                                          : 2
 4-bit adder                                           : 1
# Registers                                            : 10
 1-bit register                                        : 6
 13-bit register                                       : 1
 14-bit register                                       : 1
 32-bit register                                       : 1
 4-bit register                                        : 1
# Latches                                              : 32
 1-bit latch                                           : 32
# Comparators                                          : 4
 10-bit comparator greater                             : 1
 32-bit comparator greater                             : 2
 4-bit comparator equal                                : 1
# Multiplexers                                         : 43
 1-bit 2-to-1 multiplexer                              : 32
 13-bit 2-to-1 multiplexer                             : 7
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <debounce.ngc>.
Reading core <ipcore_dir/SinLUT.ngc>.
Reading Secure Unit <blk00000001>.
Loading core <debounce> for timing and area information for instance <debouncer0>.
Loading core <debounce> for timing and area information for instance <debouncer1>.
Loading core <debounce> for timing and area information for instance <debouncer2>.
Loading core <debounce> for timing and area information for instance <debouncer3>.
Loading core <debounce> for timing and area information for instance <debouncer4>.
Loading core <debounce> for timing and area information for instance <debouncer5>.
Loading core <debounce> for timing and area information for instance <debouncer6>.
Loading core <debounce> for timing and area information for instance <debouncer7>.
Loading core <SinLUT> for timing and area information for instance <SinFreqs>.

Synthesizing (advanced) Unit <DDS>.
The following registers are absorbed into accumulator <curr_phase>: 1 register on signal <curr_phase>.
Unit <DDS> synthesized (advanced).

Synthesizing (advanced) Unit <PWM>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <PWM> synthesized (advanced).

Synthesizing (advanced) Unit <PlayCount>.
The following registers are absorbed into counter <clkcount>: 1 register on signal <clkcount>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <PlayCount> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 3
 14-bit up counter                                     : 1
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Accumulators                                         : 1
 13-bit up accumulator                                 : 1
# Registers                                            : 6
 Flip-Flops                                            : 6
# Comparators                                          : 4
 10-bit comparator greater                             : 1
 32-bit comparator greater                             : 2
 4-bit comparator equal                                : 1
# Multiplexers                                         : 42
 1-bit 2-to-1 multiplexer                              : 32
 13-bit 2-to-1 multiplexer                             : 7
 32-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <KeyControl/FSM_0> on signal <curr_state[1:5]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 00000
 low_c    | 01100
 d        | 00100
 e        | 00101
 f        | 00111
 g        | 00110
 a        | 00010
 b        | 00011
 high_c   | 00001
 intro1c  | 01101
 intro1cr | 01111
 intro1d  | 01110
 intro1dr | 01010
 intro1e  | 01011
 intro1er | 01001
 intro1g  | 01000
 intro1gr | 11000
 enda     | 11001
 endar    | 11011
 endb     | 11010
 enda2    | 11110
 endg     | 11111
 endgr    | 11101
 ende     | 11100
 endd     | 10100
 intro2c  | 10101
 intro2a  | 10111
 intro2ar | 10110
 intro2b  | 10010
 intro2br | 10011
 intro2g  | 10001
 intro2gr | 10000
----------------------

Optimizing unit <OctaveKeyboardTop> ...

Optimizing unit <Controller> ...
WARNING:Xst:1293 - FF/Latch <kidsCounter/clkcount_24> has a constant value of 0 in block <OctaveKeyboardTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <kidsCounter/clkcount_25> has a constant value of 0 in block <OctaveKeyboardTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <kidsCounter/clkcount_26> has a constant value of 0 in block <OctaveKeyboardTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <kidsCounter/clkcount_27> has a constant value of 0 in block <OctaveKeyboardTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <kidsCounter/clkcount_28> has a constant value of 0 in block <OctaveKeyboardTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <kidsCounter/clkcount_29> has a constant value of 0 in block <OctaveKeyboardTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <kidsCounter/clkcount_30> has a constant value of 0 in block <OctaveKeyboardTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <kidsCounter/clkcount_31> has a constant value of 0 in block <OctaveKeyboardTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PulseWM/count_13> has a constant value of 0 in block <OctaveKeyboardTop>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block OctaveKeyboardTop, actual ratio is 4.
FlipFlop KeyControl/curr_state_FSM_FFd1 has been replicated 3 time(s)
FlipFlop KeyControl/curr_state_FSM_FFd2 has been replicated 3 time(s)
FlipFlop KeyControl/curr_state_FSM_FFd3 has been replicated 2 time(s)
FlipFlop KeyControl/curr_state_FSM_FFd4 has been replicated 2 time(s)
FlipFlop KeyControl/curr_state_FSM_FFd5 has been replicated 2 time(s)
FlipFlop kidsCounter/tc_tick has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 79
 Flip-Flops                                            : 79

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : OctaveKeyboardTop.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 778
#      GND                         : 9
#      INV                         : 21
#      LUT1                        : 141
#      LUT2                        : 8
#      LUT3                        : 15
#      LUT4                        : 69
#      LUT5                        : 90
#      LUT6                        : 83
#      MUXCY                       : 170
#      MUXF7                       : 1
#      VCC                         : 9
#      XORCY                       : 162
# FlipFlops/Latches                : 223
#      FD                          : 142
#      FDE                         : 49
#      LD                          : 32
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 28
#      IBUF                        : 10
#      OBUF                        : 18

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             221  out of  18224     1%  
 Number of Slice LUTs:                  427  out of   9112     4%  
    Number used as Logic:               427  out of   9112     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    442
   Number with an unused Flip Flop:     221  out of    442    50%  
   Number with an unused LUT:            15  out of    442     3%  
   Number of fully used LUT-FF pairs:   206  out of    442    46%  
   Number of unique control sets:        22

IO Utilization: 
 Number of IOs:                          29
 Number of bonded IOBs:                  29  out of    232    12%  
    IOB Flip Flops/Latches:               2

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------+----------------------------+-------+
Clock Signal                                                                  | Clock buffer(FF name)      | Load  |
------------------------------------------------------------------------------+----------------------------+-------+
clk                                                                           | BUFGP                      | 3     |
clk_en                                                                        | BUFG                       | 200   |
KeyControl/curr_state[4]_GND_7_o_Mux_80_o(KeyControl/curr_state__n0454<12>1:O)| BUFG(*)(KeyControl/reps_31)| 32    |
------------------------------------------------------------------------------+----------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.597ns (Maximum Frequency: 217.546MHz)
   Minimum input arrival time before clock: 3.930ns
   Maximum output required time after clock: 6.389ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.216ns (frequency: 451.264MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.216ns (Levels of Logic = 1)
  Source:            clk_en (FF)
  Destination:       clk_en (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clk_en to clk_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  clk_en (clk_en)
     INV:I->O              1   0.255   0.681  clk_en_INV_5_o1_INV_0 (clk_en_INV_5_o)
     FD:D                      0.074          clk_en
    ----------------------------------------
    Total                      2.216ns (0.854ns logic, 1.362ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_en'
  Clock period: 4.471ns (frequency: 223.664MHz)
  Total number of paths / destination ports: 3354 / 263
-------------------------------------------------------------------------
Delay:               4.471ns (Levels of Logic = 5)
  Source:            debouncer1/dbreg_0 (FF)
  Destination:       KeyControl/curr_state_FSM_FFd5 (FF)
  Source Clock:      clk_en rising
  Destination Clock: clk_en rising

  Data Path: debouncer1/dbreg_0 to KeyControl/curr_state_FSM_FFd5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.525   1.374  dbreg_0 (dbswitch)
     end scope: 'debouncer1:dbswitch'
     LUT6:I1->O            1   0.254   0.910  KeyControl/curr_state_FSM_FFd5-In9 (KeyControl/curr_state_FSM_FFd5-In9)
     LUT6:I3->O            1   0.235   0.000  KeyControl/curr_state_FSM_FFd5-In11_F (N19)
     MUXF7:I0->O           1   0.163   0.682  KeyControl/curr_state_FSM_FFd5-In11 (KeyControl/curr_state_FSM_FFd5-In11)
     LUT4:I3->O            3   0.254   0.000  KeyControl/curr_state_FSM_FFd5-In12 (KeyControl/curr_state_FSM_FFd5-In)
     FD:D                      0.074          KeyControl/curr_state_FSM_FFd5
    ----------------------------------------
    Total                      4.471ns (1.505ns logic, 2.966ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'KeyControl/curr_state[4]_GND_7_o_Mux_80_o'
  Clock period: 4.597ns (frequency: 217.546MHz)
  Total number of paths / destination ports: 4528 / 32
-------------------------------------------------------------------------
Delay:               4.597ns (Levels of Logic = 8)
  Source:            KeyControl/reps_5 (LATCH)
  Destination:       KeyControl/reps_31 (LATCH)
  Source Clock:      KeyControl/curr_state[4]_GND_7_o_Mux_80_o falling
  Destination Clock: KeyControl/curr_state[4]_GND_7_o_Mux_80_o falling

  Data Path: KeyControl/reps_5 to KeyControl/reps_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.581   1.271  KeyControl/reps_5 (KeyControl/reps_5)
     LUT5:I0->O            1   0.254   0.000  KeyControl/Mcompar_GND_6_o_reps[31]_LessThan_50_o_lut<1> (KeyControl/Mcompar_GND_6_o_reps[31]_LessThan_50_o_lut<1>)
     MUXCY:S->O            1   0.215   0.000  KeyControl/Mcompar_GND_6_o_reps[31]_LessThan_50_o_cy<1> (KeyControl/Mcompar_GND_6_o_reps[31]_LessThan_50_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  KeyControl/Mcompar_GND_6_o_reps[31]_LessThan_50_o_cy<2> (KeyControl/Mcompar_GND_6_o_reps[31]_LessThan_50_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  KeyControl/Mcompar_GND_6_o_reps[31]_LessThan_50_o_cy<3> (KeyControl/Mcompar_GND_6_o_reps[31]_LessThan_50_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  KeyControl/Mcompar_GND_6_o_reps[31]_LessThan_50_o_cy<4> (KeyControl/Mcompar_GND_6_o_reps[31]_LessThan_50_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  KeyControl/Mcompar_GND_6_o_reps[31]_LessThan_50_o_cy<5> (KeyControl/Mcompar_GND_6_o_reps[31]_LessThan_50_o_cy<5>)
     MUXCY:CI->O          34   0.235   1.661  KeyControl/Mcompar_GND_6_o_reps[31]_LessThan_50_o_cy<6> (KeyControl/Mcompar_GND_6_o_reps[31]_LessThan_50_o_cy<6>)
     LUT4:I2->O            1   0.250   0.000  KeyControl/Mmux_GND_6_o_GND_6_o_mux_59_OUT<0>1331 (KeyControl/GND_6_o_GND_6_o_mux_59_OUT<0>)
     LD:D                      0.036          KeyControl/reps_0
    ----------------------------------------
    Total                      4.597ns (1.664ns logic, 2.932ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.083ns (Levels of Logic = 1)
  Source:            led_disable (PAD)
  Destination:       led_disable_sync (FF)
  Destination Clock: clk rising

  Data Path: led_disable to led_disable_sync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  led_disable_IBUF (led_disable_IBUF)
     FD:D                      0.074          led_disable_sync
    ----------------------------------------
    Total                      2.083ns (1.402ns logic, 0.681ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_en'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.930ns (Levels of Logic = 4)
  Source:            keys<7> (PAD)
  Destination:       debouncer7/dbreg_1 (FF)
  Destination Clock: clk_en rising

  Data Path: keys<7> to debouncer7/dbreg_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.328   1.234  keys_7_IBUF (keys_7_IBUF)
     begin scope: 'debouncer7:switch'
     LUT5:I0->O            1   0.254   0.790  CE<9>_rstpot_SW2 (N9)
     LUT6:I4->O            1   0.250   0.000  dbreg_1_dpot (dbreg_1_dpot)
     FDE:D                     0.074          dbreg_1
    ----------------------------------------
    Total                      3.930ns (1.906ns logic, 2.024ns route)
                                       (48.5% logic, 51.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_en'
  Total number of paths / destination ports: 79 / 17
-------------------------------------------------------------------------
Offset:              6.389ns (Levels of Logic = 2)
  Source:            KeyControl/curr_state_FSM_FFd1 (FF)
  Destination:       key_out<5> (PAD)
  Source Clock:      clk_en rising

  Data Path: KeyControl/curr_state_FSM_FFd1 to key_out<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              36   0.525   2.017  KeyControl/curr_state_FSM_FFd1 (KeyControl/curr_state_FSM_FFd1)
     LUT5:I0->O            1   0.254   0.681  KeyControl/curr_state__n0454<3>1 (key_out_3_OBUF)
     OBUF:I->O                 2.912          key_out_3_OBUF (key_out<3>)
    ----------------------------------------
    Total                      6.389ns (3.691ns logic, 2.698ns route)
                                       (57.8% logic, 42.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              5.771ns (Levels of Logic = 2)
  Source:            led_disable_sync (FF)
  Destination:       led_out<6> (PAD)
  Source Clock:      clk rising

  Data Path: led_disable_sync to led_out<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.525   1.399  led_disable_sync (led_disable_sync)
     LUT6:I0->O            1   0.254   0.681  KeyControl/Mmux_led_out11 (led_out_0_OBUF)
     OBUF:I->O                 2.912          led_out_0_OBUF (led_out<0>)
    ----------------------------------------
    Total                      5.771ns (3.691ns logic, 2.080ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock KeyControl/curr_state[4]_GND_7_o_Mux_80_o
-----------------------------------------+---------+---------+---------+---------+
                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------+---------+---------+---------+---------+
KeyControl/curr_state[4]_GND_7_o_Mux_80_o|         |         |    4.597|         |
clk_en                                   |         |         |    2.678|         |
-----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.216|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_en
-----------------------------------------+---------+---------+---------+---------+
                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------+---------+---------+---------+---------+
KeyControl/curr_state[4]_GND_7_o_Mux_80_o|         |    7.873|         |         |
clk                                      |    4.412|         |         |         |
clk_en                                   |    4.471|         |         |         |
-----------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.93 secs
 
--> 

Total memory usage is 276948 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   43 (   0 filtered)
Number of infos    :    1 (   0 filtered)

