#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun Aug 19 07:52:03 2018
# Process ID: 24353
# Current directory: /home/chase/github/FPGA_VHDL/lab7/lab7.runs/dds_compiler_0_synth_1
# Command line: vivado -log dds_compiler_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source dds_compiler_0.tcl
# Log file: /home/chase/github/FPGA_VHDL/lab7/lab7.runs/dds_compiler_0_synth_1/dds_compiler_0.vds
# Journal file: /home/chase/github/FPGA_VHDL/lab7/lab7.runs/dds_compiler_0_synth_1/vivado.jou
#-----------------------------------------------------------
source dds_compiler_0.tcl -notrace
