digraph "CFG for '_Z15vector_inv_cbrtiPKfiiPfii' function" {
	label="CFG for '_Z15vector_inv_cbrtiPKfiiPfii' function";

	Node0x499ea60 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%7:\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %9 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %10 = getelementptr i8, i8 addrspace(4)* %9, i64 4\l  %11 = bitcast i8 addrspace(4)* %10 to i16 addrspace(4)*\l  %12 = load i16, i16 addrspace(4)* %11, align 4, !range !4, !invariant.load !5\l  %13 = zext i16 %12 to i32\l  %14 = mul i32 %8, %13\l  %15 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %16 = add i32 %14, %15\l  %17 = icmp slt i32 %16, %0\l  br i1 %17, label %18, label %47\l|{<s0>T|<s1>F}}"];
	Node0x499ea60:s0 -> Node0x49a0990;
	Node0x499ea60:s1 -> Node0x49a0a20;
	Node0x49a0990 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%18:\l18:                                               \l  %19 = mul nsw i32 %16, %3\l  %20 = add nsw i32 %19, %2\l  %21 = sext i32 %20 to i64\l  %22 = getelementptr inbounds float, float addrspace(1)* %1, i64 %21\l  %23 = load float, float addrspace(1)* %22, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %24 = tail call float @llvm.fabs.f32(float %23)\l  %25 = tail call i1 @llvm.amdgcn.class.f32(float %23, i32 144)\l  %26 = tail call float @llvm.amdgcn.ldexp.f32(float %24, i32 24)\l  %27 = select i1 %25, float %26, float %24\l  %28 = tail call float @llvm.log2.f32(float %27)\l  %29 = fmul float %28, 0xBFD5555560000000\l  %30 = tail call float @llvm.exp2.f32(float %29)\l  %31 = fmul float %30, %30\l  %32 = fneg float %30\l  %33 = fmul float %27, %32\l  %34 = tail call float @llvm.fmuladd.f32(float %31, float %33, float\l... 1.000000e+00)\l  %35 = fmul float %30, 0x3FD5555560000000\l  %36 = tail call float @llvm.fmuladd.f32(float %34, float %35, float %30)\l  %37 = tail call float @llvm.amdgcn.ldexp.f32(float %36, i32 8)\l  %38 = select i1 %25, float %37, float %36\l  %39 = tail call float @llvm.amdgcn.rcp.f32(float %23)\l  %40 = tail call i1 @llvm.amdgcn.class.f32(float %23, i32 615)\l  %41 = select i1 %40, float %39, float %38\l  %42 = tail call float @llvm.copysign.f32(float %41, float %23)\l  %43 = mul nsw i32 %16, %6\l  %44 = add nsw i32 %43, %5\l  %45 = sext i32 %44 to i64\l  %46 = getelementptr inbounds float, float addrspace(1)* %4, i64 %45\l  store float %42, float addrspace(1)* %46, align 4, !tbaa !7\l  br label %47\l}"];
	Node0x49a0990 -> Node0x49a0a20;
	Node0x49a0a20 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%47:\l47:                                               \l  ret void\l}"];
}
