$date
	Sat Nov 26 14:24:19 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$scope module lfsr0 $end
$var wire 16 ! add [15:0] $end
$var wire 1 " clk $end
$var wire 16 # in [15:0] $end
$var wire 1 $ rst_n $end
$var reg 16 % lsfr [15:0] $end
$var reg 12 & out [11:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b1001111111000111 %
0$
bx #
0"
bx !
$end
#5
1"
#10
0"
1$
#15
b1010011111100011 %
1"
b1000 #
b1011 !
#20
0"
#25
b1001 !
b1011101111110001 %
1"
#30
0"
#35
b10000 !
b1011010111111000 %
1"
#40
0"
#45
b10100 !
b1 &
b101101011111100 %
1"
#50
0"
#55
b10110 !
b10110101111110 %
1"
#60
0"
#65
b10111 !
b1011010111111 %
1"
#70
0"
#75
b1110001101011111 %
1"
#80
0"
#85
b1001100110101111 %
1"
#90
0"
#95
b1111 !
b1010010011010111 %
1"
#100
0"
#105
b10011 !
b0 &
b1011101001101011 %
1"
#110
0"
#115
b1101 !
b1 &
b1011010100110101 %
1"
#120
0"
#125
b10010 !
b0 &
b1011001010011010 %
1"
#130
0"
#135
b10101 !
b1 &
b101100101001101 %
1"
#140
0"
#145
b1110 !
b1100010010100110 %
1"
#150
0"
#155
b1011 !
b0 &
b110001001010011 %
1"
#160
0"
#165
b10001 !
b1101100100101001 %
1"
#170
0"
#175
b1100 !
b1 &
b1000010010010100 %
1"
#180
0"
#185
b10010 !
b0 &
b100001001001010 %
1"
#190
0"
#195
b1101 !
b1 &
b10000100100101 %
1"
#200
0"
#205
b1010 !
b0 &
b1111100010010010 %
1"
#210
0"
#215
b10001 !
b111110001001001 %
1"
#220
0"
#225
b1100 !
b1 &
b1101011000100100 %
1"
#230
0"
#235
b1010 !
b0 &
b110101100010010 %
1"
#240
0"
#245
b10001 !
b11010110001001 %
1"
#250
0"
#255
b1100 !
b1 &
b1111001011000100 %
1"
#260
0"
#265
b1010 !
b0 &
b111100101100010 %
1"
#270
0"
#275
b1001 !
b11110010110001 %
1"
#280
0"
#285
b10000 !
b1111011001011000 %
1"
#290
0"
#295
b10100 !
b1 &
b111101100101100 %
1"
#300
0"
#305
b1110 !
b11110110010110 %
1"
#310
0"
#315
b10011 !
b0 &
b1111011001011 %
1"
