<stg><name>bn</name>


<trans_list>

<trans id="725" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="2" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="33" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:0  %result_pack_0_V_1 = alloca i64

]]></Node>
<StgValue><ssdm name="result_pack_0_V_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:1  %result_pack_1_V_1 = alloca i64

]]></Node>
<StgValue><ssdm name="result_pack_1_V_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:2  %result_pack_2_V_1 = alloca i64

]]></Node>
<StgValue><ssdm name="result_pack_2_V_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:3  %result_pack_3_V_1 = alloca i64

]]></Node>
<StgValue><ssdm name="result_pack_3_V_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:4  %out_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %out_V)

]]></Node>
<StgValue><ssdm name="out_V_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:5  %moving_variance_V_re = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %moving_variance_V)

]]></Node>
<StgValue><ssdm name="moving_variance_V_re"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:6  %moving_mean_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %moving_mean_V)

]]></Node>
<StgValue><ssdm name="moving_mean_V_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:7  %gamma_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %gamma_V)

]]></Node>
<StgValue><ssdm name="gamma_V_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:8  %beta_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %beta_V)

]]></Node>
<StgValue><ssdm name="beta_V_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:9  %in_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %in_V)

]]></Node>
<StgValue><ssdm name="in_V_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:10  %tmp_31 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %out_V_read, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="30" op_0_bw="29">
<![CDATA[
arrayctor.loop1.preheader:11  %p_cast35 = zext i29 %tmp_31 to i30

]]></Node>
<StgValue><ssdm name="p_cast35"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:12  %tmp_32 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %moving_variance_V_re, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="30" op_0_bw="29">
<![CDATA[
arrayctor.loop1.preheader:13  %p_cast34 = zext i29 %tmp_32 to i30

]]></Node>
<StgValue><ssdm name="p_cast34"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:14  %tmp_33 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %moving_mean_V_read, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="30" op_0_bw="29">
<![CDATA[
arrayctor.loop1.preheader:15  %p_cast33 = zext i29 %tmp_33 to i30

]]></Node>
<StgValue><ssdm name="p_cast33"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:16  %tmp_34 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %gamma_V_read, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="30" op_0_bw="29">
<![CDATA[
arrayctor.loop1.preheader:17  %p_cast32 = zext i29 %tmp_34 to i30

]]></Node>
<StgValue><ssdm name="p_cast32"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:18  %tmp_35 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %beta_V_read, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="30" op_0_bw="29">
<![CDATA[
arrayctor.loop1.preheader:19  %p_cast31 = zext i29 %tmp_35 to i30

]]></Node>
<StgValue><ssdm name="p_cast31"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:20  %tmp_36 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %in_V_read, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="30" op_0_bw="29">
<![CDATA[
arrayctor.loop1.preheader:21  %p_cast = zext i29 %tmp_36 to i30

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:22  call void (...)* @_ssdm_op_SpecBitsMap(i64* %OUT_r), !map !224

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:23  call void (...)* @_ssdm_op_SpecBitsMap(i64* %M_V), !map !230

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:24  call void (...)* @_ssdm_op_SpecBitsMap(i64* %M_M), !map !234

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:25  call void (...)* @_ssdm_op_SpecBitsMap(i64* %GAMMA), !map !238

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:26  call void (...)* @_ssdm_op_SpecBitsMap(i64* %BETA), !map !242

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:27  call void (...)* @_ssdm_op_SpecBitsMap(i64* %IN_r), !map !246

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
arrayctor.loop1.preheader:28  call void (...)* @_ssdm_op_SpecTopModule([3 x i8]* @bn_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:29  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln71"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:30  call void (...)* @_ssdm_op_SpecInterface(i64* %IN_r, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [3 x i8]* @p_str4, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln72"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:31  call void (...)* @_ssdm_op_SpecInterface(i32 %in_V, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [1 x i8]* @bundle, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln72"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:32  call void (...)* @_ssdm_op_SpecInterface(i64* %BETA, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [5 x i8]* @p_str6, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln73"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:33  call void (...)* @_ssdm_op_SpecInterface(i32 %beta_V, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [1 x i8]* @bundle2, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln73"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:34  call void (...)* @_ssdm_op_SpecInterface(i64* %GAMMA, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [6 x i8]* @p_str7, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln74"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:35  call void (...)* @_ssdm_op_SpecInterface(i32 %gamma_V, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [1 x i8]* @bundle4, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln74"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:36  call void (...)* @_ssdm_op_SpecInterface(i64* %M_M, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [4 x i8]* @p_str8, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln75"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:37  call void (...)* @_ssdm_op_SpecInterface(i32 %moving_mean_V, [10 x i8]* @mode5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [1 x i8]* @bundle6, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln75"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:38  call void (...)* @_ssdm_op_SpecInterface(i64* %M_V, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [4 x i8]* @p_str9, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln76"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:39  call void (...)* @_ssdm_op_SpecInterface(i32 %moving_variance_V, [10 x i8]* @mode7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [1 x i8]* @bundle8, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln76"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:40  call void (...)* @_ssdm_op_SpecInterface(i64* %OUT_r, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [4 x i8]* @p_str10, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln77"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:41  call void (...)* @_ssdm_op_SpecInterface(i32 %out_V, [10 x i8]* @mode9, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [1 x i8]* @bundle10, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln77"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop1.preheader:42  br label %0

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i6 [ 0, %arrayctor.loop1.preheader ], [ %i, %hls_label_0 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
:1  %tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %i_0, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_37, label %1, label %hls_label_0

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="30" op_0_bw="6">
<![CDATA[
hls_label_0:6  %zext_ln321 = zext i6 %i_0 to i30

]]></Node>
<StgValue><ssdm name="zext_ln321"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
hls_label_0:8  %add_ln321 = add i30 %p_cast, %zext_ln321

]]></Node>
<StgValue><ssdm name="add_ln321"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
hls_label_0:13  %add_ln321_1 = add i30 %p_cast31, %zext_ln321

]]></Node>
<StgValue><ssdm name="add_ln321_1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
hls_label_0:18  %add_ln321_2 = add i30 %p_cast32, %zext_ln321

]]></Node>
<StgValue><ssdm name="add_ln321_2"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
hls_label_0:23  %add_ln321_3 = add i30 %p_cast33, %zext_ln321

]]></Node>
<StgValue><ssdm name="add_ln321_3"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
hls_label_0:28  %add_ln321_4 = add i30 %p_cast34, %zext_ln321

]]></Node>
<StgValue><ssdm name="add_ln321_4"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="6">
<![CDATA[
hls_label_0:7  %trunc_ln321 = trunc i6 %i_0 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln321"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="30">
<![CDATA[
hls_label_0:9  %zext_ln321_1 = zext i30 %add_ln321 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_1"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:10  %IN_addr = getelementptr i64* %IN_r, i64 %zext_ln321_1

]]></Node>
<StgValue><ssdm name="IN_addr"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:11  %IN_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %IN_addr, i32 1)

]]></Node>
<StgValue><ssdm name="IN_load_req"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="30">
<![CDATA[
hls_label_0:14  %zext_ln321_2 = zext i30 %add_ln321_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_2"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:15  %BETA_addr = getelementptr i64* %BETA, i64 %zext_ln321_2

]]></Node>
<StgValue><ssdm name="BETA_addr"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:16  %BETA_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %BETA_addr, i32 1)

]]></Node>
<StgValue><ssdm name="BETA_load_req"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="30">
<![CDATA[
hls_label_0:19  %zext_ln321_3 = zext i30 %add_ln321_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_3"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:20  %GAMMA_addr = getelementptr i64* %GAMMA, i64 %zext_ln321_3

]]></Node>
<StgValue><ssdm name="GAMMA_addr"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:21  %GAMMA_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %GAMMA_addr, i32 1)

]]></Node>
<StgValue><ssdm name="GAMMA_load_req"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="30">
<![CDATA[
hls_label_0:24  %zext_ln321_4 = zext i30 %add_ln321_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_4"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:25  %M_M_addr = getelementptr i64* %M_M, i64 %zext_ln321_4

]]></Node>
<StgValue><ssdm name="M_M_addr"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:26  %M_M_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_M_addr, i32 1)

]]></Node>
<StgValue><ssdm name="M_M_load_req"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="30">
<![CDATA[
hls_label_0:29  %zext_ln321_5 = zext i30 %add_ln321_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_5"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:30  %M_V_addr = getelementptr i64* %M_V, i64 %zext_ln321_5

]]></Node>
<StgValue><ssdm name="M_V_addr"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:31  %M_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="M_V_load_req"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_0:36  %or_ln91 = or i5 %trunc_ln321, 1

]]></Node>
<StgValue><ssdm name="or_ln91"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="30" op_0_bw="5">
<![CDATA[
hls_label_0:37  %zext_ln321_6 = zext i5 %or_ln91 to i30

]]></Node>
<StgValue><ssdm name="zext_ln321_6"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
hls_label_0:38  %add_ln321_5 = add i30 %p_cast, %zext_ln321_6

]]></Node>
<StgValue><ssdm name="add_ln321_5"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
hls_label_0:43  %add_ln321_6 = add i30 %p_cast31, %zext_ln321_6

]]></Node>
<StgValue><ssdm name="add_ln321_6"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
hls_label_0:48  %add_ln321_7 = add i30 %p_cast32, %zext_ln321_6

]]></Node>
<StgValue><ssdm name="add_ln321_7"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
hls_label_0:53  %add_ln321_8 = add i30 %p_cast33, %zext_ln321_6

]]></Node>
<StgValue><ssdm name="add_ln321_8"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
hls_label_0:58  %add_ln321_9 = add i30 %p_cast34, %zext_ln321_6

]]></Node>
<StgValue><ssdm name="add_ln321_9"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="111" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:11  %IN_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %IN_addr, i32 1)

]]></Node>
<StgValue><ssdm name="IN_load_req"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:16  %BETA_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %BETA_addr, i32 1)

]]></Node>
<StgValue><ssdm name="BETA_load_req"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:21  %GAMMA_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %GAMMA_addr, i32 1)

]]></Node>
<StgValue><ssdm name="GAMMA_load_req"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:26  %M_M_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_M_addr, i32 1)

]]></Node>
<StgValue><ssdm name="M_M_load_req"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:31  %M_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="M_V_load_req"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="30">
<![CDATA[
hls_label_0:39  %zext_ln321_7 = zext i30 %add_ln321_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_7"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:40  %IN_addr_1 = getelementptr i64* %IN_r, i64 %zext_ln321_7

]]></Node>
<StgValue><ssdm name="IN_addr_1"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:41  %IN_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %IN_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="IN_load_1_req"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="30">
<![CDATA[
hls_label_0:44  %zext_ln321_8 = zext i30 %add_ln321_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_8"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:45  %BETA_addr_1 = getelementptr i64* %BETA, i64 %zext_ln321_8

]]></Node>
<StgValue><ssdm name="BETA_addr_1"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:46  %BETA_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %BETA_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="BETA_load_1_req"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="30">
<![CDATA[
hls_label_0:49  %zext_ln321_9 = zext i30 %add_ln321_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_9"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:50  %GAMMA_addr_1 = getelementptr i64* %GAMMA, i64 %zext_ln321_9

]]></Node>
<StgValue><ssdm name="GAMMA_addr_1"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:51  %GAMMA_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %GAMMA_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="GAMMA_load_1_req"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="30">
<![CDATA[
hls_label_0:54  %zext_ln321_10 = zext i30 %add_ln321_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_10"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:55  %M_M_addr_1 = getelementptr i64* %M_M, i64 %zext_ln321_10

]]></Node>
<StgValue><ssdm name="M_M_addr_1"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:56  %M_M_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_M_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="M_M_load_1_req"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="30">
<![CDATA[
hls_label_0:59  %zext_ln321_11 = zext i30 %add_ln321_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_11"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:60  %M_V_addr_1 = getelementptr i64* %M_V, i64 %zext_ln321_11

]]></Node>
<StgValue><ssdm name="M_V_addr_1"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:61  %M_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="M_V_load_1_req"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_0:66  %or_ln91_1 = or i5 %trunc_ln321, 2

]]></Node>
<StgValue><ssdm name="or_ln91_1"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="30" op_0_bw="5">
<![CDATA[
hls_label_0:67  %zext_ln321_12 = zext i5 %or_ln91_1 to i30

]]></Node>
<StgValue><ssdm name="zext_ln321_12"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
hls_label_0:68  %add_ln321_10 = add i30 %p_cast, %zext_ln321_12

]]></Node>
<StgValue><ssdm name="add_ln321_10"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
hls_label_0:73  %add_ln321_11 = add i30 %p_cast31, %zext_ln321_12

]]></Node>
<StgValue><ssdm name="add_ln321_11"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
hls_label_0:78  %add_ln321_12 = add i30 %p_cast32, %zext_ln321_12

]]></Node>
<StgValue><ssdm name="add_ln321_12"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
hls_label_0:83  %add_ln321_13 = add i30 %p_cast33, %zext_ln321_12

]]></Node>
<StgValue><ssdm name="add_ln321_13"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
hls_label_0:88  %add_ln321_14 = add i30 %p_cast34, %zext_ln321_12

]]></Node>
<StgValue><ssdm name="add_ln321_14"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="138" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:11  %IN_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %IN_addr, i32 1)

]]></Node>
<StgValue><ssdm name="IN_load_req"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:16  %BETA_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %BETA_addr, i32 1)

]]></Node>
<StgValue><ssdm name="BETA_load_req"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:21  %GAMMA_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %GAMMA_addr, i32 1)

]]></Node>
<StgValue><ssdm name="GAMMA_load_req"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:26  %M_M_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_M_addr, i32 1)

]]></Node>
<StgValue><ssdm name="M_M_load_req"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:31  %M_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="M_V_load_req"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:41  %IN_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %IN_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="IN_load_1_req"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:46  %BETA_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %BETA_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="BETA_load_1_req"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:51  %GAMMA_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %GAMMA_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="GAMMA_load_1_req"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:56  %M_M_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_M_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="M_M_load_1_req"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:61  %M_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="M_V_load_1_req"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="30">
<![CDATA[
hls_label_0:69  %zext_ln321_13 = zext i30 %add_ln321_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_13"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:70  %IN_addr_2 = getelementptr i64* %IN_r, i64 %zext_ln321_13

]]></Node>
<StgValue><ssdm name="IN_addr_2"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:71  %IN_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %IN_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="IN_load_2_req"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="30">
<![CDATA[
hls_label_0:74  %zext_ln321_14 = zext i30 %add_ln321_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_14"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:75  %BETA_addr_2 = getelementptr i64* %BETA, i64 %zext_ln321_14

]]></Node>
<StgValue><ssdm name="BETA_addr_2"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:76  %BETA_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %BETA_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="BETA_load_2_req"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="30">
<![CDATA[
hls_label_0:79  %zext_ln321_15 = zext i30 %add_ln321_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_15"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:80  %GAMMA_addr_2 = getelementptr i64* %GAMMA, i64 %zext_ln321_15

]]></Node>
<StgValue><ssdm name="GAMMA_addr_2"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:81  %GAMMA_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %GAMMA_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="GAMMA_load_2_req"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="30">
<![CDATA[
hls_label_0:84  %zext_ln321_16 = zext i30 %add_ln321_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_16"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:85  %M_M_addr_2 = getelementptr i64* %M_M, i64 %zext_ln321_16

]]></Node>
<StgValue><ssdm name="M_M_addr_2"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:86  %M_M_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_M_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="M_M_load_2_req"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="30">
<![CDATA[
hls_label_0:89  %zext_ln321_17 = zext i30 %add_ln321_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_17"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:90  %M_V_addr_2 = getelementptr i64* %M_V, i64 %zext_ln321_17

]]></Node>
<StgValue><ssdm name="M_V_addr_2"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:91  %M_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="M_V_load_2_req"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_0:96  %or_ln91_2 = or i5 %trunc_ln321, 3

]]></Node>
<StgValue><ssdm name="or_ln91_2"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="30" op_0_bw="5">
<![CDATA[
hls_label_0:97  %zext_ln321_18 = zext i5 %or_ln91_2 to i30

]]></Node>
<StgValue><ssdm name="zext_ln321_18"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
hls_label_0:98  %add_ln321_15 = add i30 %p_cast, %zext_ln321_18

]]></Node>
<StgValue><ssdm name="add_ln321_15"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
hls_label_0:103  %add_ln321_16 = add i30 %p_cast31, %zext_ln321_18

]]></Node>
<StgValue><ssdm name="add_ln321_16"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
hls_label_0:108  %add_ln321_17 = add i30 %p_cast32, %zext_ln321_18

]]></Node>
<StgValue><ssdm name="add_ln321_17"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
hls_label_0:113  %add_ln321_18 = add i30 %p_cast33, %zext_ln321_18

]]></Node>
<StgValue><ssdm name="add_ln321_18"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
hls_label_0:118  %add_ln321_19 = add i30 %p_cast34, %zext_ln321_18

]]></Node>
<StgValue><ssdm name="add_ln321_19"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
hls_label_0:440  %add_ln321_20 = add i30 %p_cast35, %zext_ln321

]]></Node>
<StgValue><ssdm name="add_ln321_20"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
hls_label_0:447  %add_ln321_21 = add i30 %p_cast35, %zext_ln321_6

]]></Node>
<StgValue><ssdm name="add_ln321_21"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
hls_label_0:454  %add_ln321_22 = add i30 %p_cast35, %zext_ln321_12

]]></Node>
<StgValue><ssdm name="add_ln321_22"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
hls_label_0:461  %add_ln321_23 = add i30 %p_cast35, %zext_ln321_18

]]></Node>
<StgValue><ssdm name="add_ln321_23"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_0:468  %i = add i6 4, %i_0

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="175" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:11  %IN_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %IN_addr, i32 1)

]]></Node>
<StgValue><ssdm name="IN_load_req"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:16  %BETA_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %BETA_addr, i32 1)

]]></Node>
<StgValue><ssdm name="BETA_load_req"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:21  %GAMMA_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %GAMMA_addr, i32 1)

]]></Node>
<StgValue><ssdm name="GAMMA_load_req"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:26  %M_M_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_M_addr, i32 1)

]]></Node>
<StgValue><ssdm name="M_M_load_req"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:31  %M_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="M_V_load_req"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:41  %IN_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %IN_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="IN_load_1_req"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:46  %BETA_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %BETA_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="BETA_load_1_req"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:51  %GAMMA_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %GAMMA_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="GAMMA_load_1_req"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:56  %M_M_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_M_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="M_M_load_1_req"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:61  %M_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="M_V_load_1_req"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:71  %IN_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %IN_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="IN_load_2_req"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:76  %BETA_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %BETA_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="BETA_load_2_req"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:81  %GAMMA_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %GAMMA_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="GAMMA_load_2_req"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:86  %M_M_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_M_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="M_M_load_2_req"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:91  %M_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="M_V_load_2_req"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="30">
<![CDATA[
hls_label_0:99  %zext_ln321_19 = zext i30 %add_ln321_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_19"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:100  %IN_addr_3 = getelementptr i64* %IN_r, i64 %zext_ln321_19

]]></Node>
<StgValue><ssdm name="IN_addr_3"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:101  %IN_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %IN_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="IN_load_3_req"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="30">
<![CDATA[
hls_label_0:104  %zext_ln321_20 = zext i30 %add_ln321_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_20"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:105  %BETA_addr_3 = getelementptr i64* %BETA, i64 %zext_ln321_20

]]></Node>
<StgValue><ssdm name="BETA_addr_3"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:106  %BETA_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %BETA_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="BETA_load_3_req"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="30">
<![CDATA[
hls_label_0:109  %zext_ln321_21 = zext i30 %add_ln321_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_21"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:110  %GAMMA_addr_3 = getelementptr i64* %GAMMA, i64 %zext_ln321_21

]]></Node>
<StgValue><ssdm name="GAMMA_addr_3"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:111  %GAMMA_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %GAMMA_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="GAMMA_load_3_req"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="30">
<![CDATA[
hls_label_0:114  %zext_ln321_22 = zext i30 %add_ln321_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_22"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:115  %M_M_addr_3 = getelementptr i64* %M_M, i64 %zext_ln321_22

]]></Node>
<StgValue><ssdm name="M_M_addr_3"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:116  %M_M_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_M_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="M_M_load_3_req"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="30">
<![CDATA[
hls_label_0:119  %zext_ln321_23 = zext i30 %add_ln321_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_23"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:120  %M_V_addr_3 = getelementptr i64* %M_V, i64 %zext_ln321_23

]]></Node>
<StgValue><ssdm name="M_V_addr_3"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:121  %M_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_V_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="M_V_load_3_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="205" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:11  %IN_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %IN_addr, i32 1)

]]></Node>
<StgValue><ssdm name="IN_load_req"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:16  %BETA_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %BETA_addr, i32 1)

]]></Node>
<StgValue><ssdm name="BETA_load_req"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:21  %GAMMA_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %GAMMA_addr, i32 1)

]]></Node>
<StgValue><ssdm name="GAMMA_load_req"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:26  %M_M_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_M_addr, i32 1)

]]></Node>
<StgValue><ssdm name="M_M_load_req"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:31  %M_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="M_V_load_req"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:41  %IN_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %IN_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="IN_load_1_req"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:46  %BETA_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %BETA_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="BETA_load_1_req"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:51  %GAMMA_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %GAMMA_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="GAMMA_load_1_req"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:56  %M_M_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_M_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="M_M_load_1_req"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:61  %M_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="M_V_load_1_req"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:71  %IN_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %IN_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="IN_load_2_req"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:76  %BETA_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %BETA_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="BETA_load_2_req"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:81  %GAMMA_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %GAMMA_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="GAMMA_load_2_req"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:86  %M_M_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_M_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="M_M_load_2_req"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:91  %M_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="M_V_load_2_req"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:101  %IN_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %IN_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="IN_load_3_req"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:106  %BETA_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %BETA_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="BETA_load_3_req"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:111  %GAMMA_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %GAMMA_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="GAMMA_load_3_req"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:116  %M_M_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_M_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="M_M_load_3_req"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:121  %M_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_V_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="M_V_load_3_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="225" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:11  %IN_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %IN_addr, i32 1)

]]></Node>
<StgValue><ssdm name="IN_load_req"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:16  %BETA_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %BETA_addr, i32 1)

]]></Node>
<StgValue><ssdm name="BETA_load_req"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:21  %GAMMA_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %GAMMA_addr, i32 1)

]]></Node>
<StgValue><ssdm name="GAMMA_load_req"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:26  %M_M_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_M_addr, i32 1)

]]></Node>
<StgValue><ssdm name="M_M_load_req"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:31  %M_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="M_V_load_req"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:41  %IN_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %IN_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="IN_load_1_req"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:46  %BETA_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %BETA_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="BETA_load_1_req"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:51  %GAMMA_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %GAMMA_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="GAMMA_load_1_req"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:56  %M_M_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_M_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="M_M_load_1_req"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:61  %M_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="M_V_load_1_req"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:71  %IN_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %IN_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="IN_load_2_req"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:76  %BETA_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %BETA_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="BETA_load_2_req"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:81  %GAMMA_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %GAMMA_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="GAMMA_load_2_req"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:86  %M_M_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_M_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="M_M_load_2_req"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:91  %M_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="M_V_load_2_req"/></StgValue>
</operation>

<operation id="240" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:101  %IN_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %IN_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="IN_load_3_req"/></StgValue>
</operation>

<operation id="241" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:106  %BETA_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %BETA_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="BETA_load_3_req"/></StgValue>
</operation>

<operation id="242" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:111  %GAMMA_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %GAMMA_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="GAMMA_load_3_req"/></StgValue>
</operation>

<operation id="243" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:116  %M_M_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_M_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="M_M_load_3_req"/></StgValue>
</operation>

<operation id="244" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:121  %M_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_V_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="M_V_load_3_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="245" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:11  %IN_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %IN_addr, i32 1)

]]></Node>
<StgValue><ssdm name="IN_load_req"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:16  %BETA_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %BETA_addr, i32 1)

]]></Node>
<StgValue><ssdm name="BETA_load_req"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:21  %GAMMA_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %GAMMA_addr, i32 1)

]]></Node>
<StgValue><ssdm name="GAMMA_load_req"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:26  %M_M_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_M_addr, i32 1)

]]></Node>
<StgValue><ssdm name="M_M_load_req"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:31  %M_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="M_V_load_req"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:41  %IN_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %IN_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="IN_load_1_req"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:46  %BETA_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %BETA_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="BETA_load_1_req"/></StgValue>
</operation>

<operation id="252" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:51  %GAMMA_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %GAMMA_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="GAMMA_load_1_req"/></StgValue>
</operation>

<operation id="253" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:56  %M_M_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_M_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="M_M_load_1_req"/></StgValue>
</operation>

<operation id="254" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:61  %M_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="M_V_load_1_req"/></StgValue>
</operation>

<operation id="255" st_id="9" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:71  %IN_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %IN_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="IN_load_2_req"/></StgValue>
</operation>

<operation id="256" st_id="9" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:76  %BETA_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %BETA_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="BETA_load_2_req"/></StgValue>
</operation>

<operation id="257" st_id="9" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:81  %GAMMA_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %GAMMA_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="GAMMA_load_2_req"/></StgValue>
</operation>

<operation id="258" st_id="9" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:86  %M_M_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_M_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="M_M_load_2_req"/></StgValue>
</operation>

<operation id="259" st_id="9" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:91  %M_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="M_V_load_2_req"/></StgValue>
</operation>

<operation id="260" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:101  %IN_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %IN_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="IN_load_3_req"/></StgValue>
</operation>

<operation id="261" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:106  %BETA_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %BETA_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="BETA_load_3_req"/></StgValue>
</operation>

<operation id="262" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:111  %GAMMA_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %GAMMA_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="GAMMA_load_3_req"/></StgValue>
</operation>

<operation id="263" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:116  %M_M_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_M_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="M_M_load_3_req"/></StgValue>
</operation>

<operation id="264" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:121  %M_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_V_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="M_V_load_3_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="265" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
hls_label_0:12  %IN_addr_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %IN_addr)

]]></Node>
<StgValue><ssdm name="IN_addr_read"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
hls_label_0:17  %BETA_addr_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %BETA_addr)

]]></Node>
<StgValue><ssdm name="BETA_addr_read"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
hls_label_0:22  %GAMMA_addr_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %GAMMA_addr)

]]></Node>
<StgValue><ssdm name="GAMMA_addr_read"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
hls_label_0:27  %M_M_addr_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %M_M_addr)

]]></Node>
<StgValue><ssdm name="M_M_addr_read"/></StgValue>
</operation>

<operation id="269" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
hls_label_0:32  %M_V_addr_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %M_V_addr)

]]></Node>
<StgValue><ssdm name="M_V_addr_read"/></StgValue>
</operation>

<operation id="270" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="64">
<![CDATA[
hls_label_0:33  %trunc_ln339 = trunc i64 %IN_addr_read to i16

]]></Node>
<StgValue><ssdm name="trunc_ln339"/></StgValue>
</operation>

<operation id="271" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="64">
<![CDATA[
hls_label_0:34  %trunc_ln339_1 = trunc i64 %M_M_addr_read to i16

]]></Node>
<StgValue><ssdm name="trunc_ln339_1"/></StgValue>
</operation>

<operation id="272" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="64">
<![CDATA[
hls_label_0:35  %trunc_ln339_2 = trunc i64 %M_V_addr_read to i16

]]></Node>
<StgValue><ssdm name="trunc_ln339_2"/></StgValue>
</operation>

<operation id="273" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:41  %IN_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %IN_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="IN_load_1_req"/></StgValue>
</operation>

<operation id="274" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:46  %BETA_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %BETA_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="BETA_load_1_req"/></StgValue>
</operation>

<operation id="275" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:51  %GAMMA_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %GAMMA_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="GAMMA_load_1_req"/></StgValue>
</operation>

<operation id="276" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:56  %M_M_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_M_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="M_M_load_1_req"/></StgValue>
</operation>

<operation id="277" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:61  %M_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="M_V_load_1_req"/></StgValue>
</operation>

<operation id="278" st_id="10" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:71  %IN_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %IN_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="IN_load_2_req"/></StgValue>
</operation>

<operation id="279" st_id="10" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:76  %BETA_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %BETA_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="BETA_load_2_req"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:81  %GAMMA_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %GAMMA_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="GAMMA_load_2_req"/></StgValue>
</operation>

<operation id="281" st_id="10" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:86  %M_M_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_M_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="M_M_load_2_req"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:91  %M_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="M_V_load_2_req"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:101  %IN_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %IN_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="IN_load_3_req"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:106  %BETA_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %BETA_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="BETA_load_3_req"/></StgValue>
</operation>

<operation id="285" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:111  %GAMMA_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %GAMMA_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="GAMMA_load_3_req"/></StgValue>
</operation>

<operation id="286" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:116  %M_M_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_M_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="M_M_load_3_req"/></StgValue>
</operation>

<operation id="287" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:121  %M_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_V_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="M_V_load_3_req"/></StgValue>
</operation>

<operation id="288" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="64">
<![CDATA[
hls_label_0:151  %trunc_ln1118 = trunc i64 %GAMMA_addr_read to i16

]]></Node>
<StgValue><ssdm name="trunc_ln1118"/></StgValue>
</operation>

<operation id="289" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="64">
<![CDATA[
hls_label_0:162  %trunc_ln728 = trunc i64 %BETA_addr_read to i16

]]></Node>
<StgValue><ssdm name="trunc_ln728"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="290" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="64">
<![CDATA[
hls_label_0:42  %IN_addr_1_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %IN_addr_1)

]]></Node>
<StgValue><ssdm name="IN_addr_1_read"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="64">
<![CDATA[
hls_label_0:47  %BETA_addr_1_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %BETA_addr_1)

]]></Node>
<StgValue><ssdm name="BETA_addr_1_read"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="64">
<![CDATA[
hls_label_0:52  %GAMMA_addr_1_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %GAMMA_addr_1)

]]></Node>
<StgValue><ssdm name="GAMMA_addr_1_read"/></StgValue>
</operation>

<operation id="293" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="64">
<![CDATA[
hls_label_0:57  %M_M_addr_1_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %M_M_addr_1)

]]></Node>
<StgValue><ssdm name="M_M_addr_1_read"/></StgValue>
</operation>

<operation id="294" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="64">
<![CDATA[
hls_label_0:62  %M_V_addr_1_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %M_V_addr_1)

]]></Node>
<StgValue><ssdm name="M_V_addr_1_read"/></StgValue>
</operation>

<operation id="295" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="64">
<![CDATA[
hls_label_0:63  %in_m_1_V = trunc i64 %IN_addr_1_read to i16

]]></Node>
<StgValue><ssdm name="in_m_1_V"/></StgValue>
</operation>

<operation id="296" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="64">
<![CDATA[
hls_label_0:64  %moving_mean_m_1_V = trunc i64 %M_M_addr_1_read to i16

]]></Node>
<StgValue><ssdm name="moving_mean_m_1_V"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="64">
<![CDATA[
hls_label_0:65  %moving_variance_m_1 = trunc i64 %M_V_addr_1_read to i16

]]></Node>
<StgValue><ssdm name="moving_variance_m_1"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:71  %IN_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %IN_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="IN_load_2_req"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:76  %BETA_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %BETA_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="BETA_load_2_req"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:81  %GAMMA_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %GAMMA_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="GAMMA_load_2_req"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:86  %M_M_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_M_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="M_M_load_2_req"/></StgValue>
</operation>

<operation id="302" st_id="11" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:91  %M_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="M_V_load_2_req"/></StgValue>
</operation>

<operation id="303" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:101  %IN_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %IN_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="IN_load_3_req"/></StgValue>
</operation>

<operation id="304" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:106  %BETA_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %BETA_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="BETA_load_3_req"/></StgValue>
</operation>

<operation id="305" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:111  %GAMMA_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %GAMMA_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="GAMMA_load_3_req"/></StgValue>
</operation>

<operation id="306" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:116  %M_M_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_M_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="M_M_load_3_req"/></StgValue>
</operation>

<operation id="307" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:121  %M_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_V_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="M_V_load_3_req"/></StgValue>
</operation>

<operation id="308" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:126  %sext_ln703 = sext i16 %trunc_ln339_2 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="309" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_0:127  %add_ln1192 = add nsw i17 1, %sext_ln703

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="310" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_0:128  %tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="311" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:129  %add_ln703 = add i16 1, %trunc_ln339_2

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="312" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_0:130  %tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="313" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:131  %xor_ln786 = xor i1 %tmp_39, true

]]></Node>
<StgValue><ssdm name="xor_ln786"/></StgValue>
</operation>

<operation id="314" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:132  %and_ln786 = and i1 %tmp_38, %xor_ln786

]]></Node>
<StgValue><ssdm name="and_ln786"/></StgValue>
</operation>

<operation id="315" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:133  %xor_ln340_4 = xor i1 %tmp_38, %tmp_39

]]></Node>
<StgValue><ssdm name="xor_ln340_4"/></StgValue>
</operation>

<operation id="316" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:134  %xor_ln340 = xor i1 %tmp_38, true

]]></Node>
<StgValue><ssdm name="xor_ln340"/></StgValue>
</operation>

<operation id="317" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:135  %or_ln340 = or i1 %tmp_39, %xor_ln340

]]></Node>
<StgValue><ssdm name="or_ln340"/></StgValue>
</operation>

<operation id="318" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:136  %select_ln340 = select i1 %xor_ln340_4, i16 32767, i16 %add_ln703

]]></Node>
<StgValue><ssdm name="select_ln340"/></StgValue>
</operation>

<operation id="319" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:137  %select_ln388 = select i1 %and_ln786, i16 -32768, i16 %add_ln703

]]></Node>
<StgValue><ssdm name="select_ln388"/></StgValue>
</operation>

<operation id="320" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:138  %x_V = select i1 %or_ln340, i16 %select_ln340, i16 %select_ln388

]]></Node>
<StgValue><ssdm name="x_V"/></StgValue>
</operation>

<operation id="321" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:139  %sext_ln703_1 = sext i16 %trunc_ln339 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_1"/></StgValue>
</operation>

<operation id="322" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:140  %sext_ln703_2 = sext i16 %trunc_ln339_1 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_2"/></StgValue>
</operation>

<operation id="323" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_0:141  %sub_ln1193 = sub i17 %sext_ln703_1, %sext_ln703_2

]]></Node>
<StgValue><ssdm name="sub_ln1193"/></StgValue>
</operation>

<operation id="324" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_0:142  %tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="325" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:143  %trunc_ln703 = trunc i17 %sub_ln1193 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln703"/></StgValue>
</operation>

<operation id="326" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_0:144  %tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="327" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:145  %xor_ln786_1 = xor i1 %tmp_41, true

]]></Node>
<StgValue><ssdm name="xor_ln786_1"/></StgValue>
</operation>

<operation id="328" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:146  %and_ln786_4 = and i1 %tmp_40, %xor_ln786_1

]]></Node>
<StgValue><ssdm name="and_ln786_4"/></StgValue>
</operation>

<operation id="329" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:147  %xor_ln340_7 = xor i1 %tmp_40, %tmp_41

]]></Node>
<StgValue><ssdm name="xor_ln340_7"/></StgValue>
</operation>

<operation id="330" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:148  %xor_ln340_1 = xor i1 %tmp_40, true

]]></Node>
<StgValue><ssdm name="xor_ln340_1"/></StgValue>
</operation>

<operation id="331" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:149  %or_ln340_1 = or i1 %tmp_41, %xor_ln340_1

]]></Node>
<StgValue><ssdm name="or_ln340_1"/></StgValue>
</operation>

<operation id="332" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:156  %select_ln340_2 = select i1 %xor_ln340_7, i16 32767, i16 %trunc_ln703

]]></Node>
<StgValue><ssdm name="select_ln340_2"/></StgValue>
</operation>

<operation id="333" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:157  %select_ln388_1 = select i1 %and_ln786_4, i16 -32768, i16 %trunc_ln703

]]></Node>
<StgValue><ssdm name="select_ln388_1"/></StgValue>
</operation>

<operation id="334" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:158  %select_ln340_3 = select i1 %or_ln340_1, i16 %select_ln340_2, i16 %select_ln388_1

]]></Node>
<StgValue><ssdm name="select_ln340_3"/></StgValue>
</operation>

<operation id="335" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="64">
<![CDATA[
hls_label_0:229  %trunc_ln1118_1 = trunc i64 %GAMMA_addr_1_read to i16

]]></Node>
<StgValue><ssdm name="trunc_ln1118_1"/></StgValue>
</operation>

<operation id="336" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="64">
<![CDATA[
hls_label_0:240  %trunc_ln728_1 = trunc i64 %BETA_addr_1_read to i16

]]></Node>
<StgValue><ssdm name="trunc_ln728_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="337" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="64">
<![CDATA[
hls_label_0:72  %IN_addr_2_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %IN_addr_2)

]]></Node>
<StgValue><ssdm name="IN_addr_2_read"/></StgValue>
</operation>

<operation id="338" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="64">
<![CDATA[
hls_label_0:77  %BETA_addr_2_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %BETA_addr_2)

]]></Node>
<StgValue><ssdm name="BETA_addr_2_read"/></StgValue>
</operation>

<operation id="339" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="64">
<![CDATA[
hls_label_0:82  %GAMMA_addr_2_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %GAMMA_addr_2)

]]></Node>
<StgValue><ssdm name="GAMMA_addr_2_read"/></StgValue>
</operation>

<operation id="340" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="64">
<![CDATA[
hls_label_0:87  %M_M_addr_2_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %M_M_addr_2)

]]></Node>
<StgValue><ssdm name="M_M_addr_2_read"/></StgValue>
</operation>

<operation id="341" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="64">
<![CDATA[
hls_label_0:92  %M_V_addr_2_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %M_V_addr_2)

]]></Node>
<StgValue><ssdm name="M_V_addr_2_read"/></StgValue>
</operation>

<operation id="342" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="64">
<![CDATA[
hls_label_0:93  %in_m_2_V = trunc i64 %IN_addr_2_read to i16

]]></Node>
<StgValue><ssdm name="in_m_2_V"/></StgValue>
</operation>

<operation id="343" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="64">
<![CDATA[
hls_label_0:94  %moving_mean_m_2_V = trunc i64 %M_M_addr_2_read to i16

]]></Node>
<StgValue><ssdm name="moving_mean_m_2_V"/></StgValue>
</operation>

<operation id="344" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="64">
<![CDATA[
hls_label_0:95  %moving_variance_m_2 = trunc i64 %M_V_addr_2_read to i16

]]></Node>
<StgValue><ssdm name="moving_variance_m_2"/></StgValue>
</operation>

<operation id="345" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:101  %IN_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %IN_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="IN_load_3_req"/></StgValue>
</operation>

<operation id="346" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:106  %BETA_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %BETA_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="BETA_load_3_req"/></StgValue>
</operation>

<operation id="347" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:111  %GAMMA_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %GAMMA_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="GAMMA_load_3_req"/></StgValue>
</operation>

<operation id="348" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:116  %M_M_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_M_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="M_M_load_3_req"/></StgValue>
</operation>

<operation id="349" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:121  %M_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %M_V_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="M_V_load_3_req"/></StgValue>
</operation>

<operation id="350" st_id="12" stage="9" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:150  %x_sqrt_V = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V)

]]></Node>
<StgValue><ssdm name="x_sqrt_V"/></StgValue>
</operation>

<operation id="351" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:204  %sext_ln703_3 = sext i16 %moving_variance_m_1 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_3"/></StgValue>
</operation>

<operation id="352" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_0:205  %add_ln1192_2 = add nsw i17 1, %sext_ln703_3

]]></Node>
<StgValue><ssdm name="add_ln1192_2"/></StgValue>
</operation>

<operation id="353" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_0:206  %tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_2, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="354" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:207  %add_ln703_18 = add i16 1, %moving_variance_m_1

]]></Node>
<StgValue><ssdm name="add_ln703_18"/></StgValue>
</operation>

<operation id="355" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_0:208  %tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_18, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="356" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:209  %xor_ln786_4 = xor i1 %tmp_49, true

]]></Node>
<StgValue><ssdm name="xor_ln786_4"/></StgValue>
</operation>

<operation id="357" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:210  %and_ln786_7 = and i1 %tmp_48, %xor_ln786_4

]]></Node>
<StgValue><ssdm name="and_ln786_7"/></StgValue>
</operation>

<operation id="358" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:211  %xor_ln340_9 = xor i1 %tmp_48, %tmp_49

]]></Node>
<StgValue><ssdm name="xor_ln340_9"/></StgValue>
</operation>

<operation id="359" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:212  %xor_ln340_5 = xor i1 %tmp_48, true

]]></Node>
<StgValue><ssdm name="xor_ln340_5"/></StgValue>
</operation>

<operation id="360" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:213  %or_ln340_5 = or i1 %tmp_49, %xor_ln340_5

]]></Node>
<StgValue><ssdm name="or_ln340_5"/></StgValue>
</operation>

<operation id="361" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:214  %select_ln340_5 = select i1 %xor_ln340_9, i16 32767, i16 %add_ln703_18

]]></Node>
<StgValue><ssdm name="select_ln340_5"/></StgValue>
</operation>

<operation id="362" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:215  %select_ln388_3 = select i1 %and_ln786_7, i16 -32768, i16 %add_ln703_18

]]></Node>
<StgValue><ssdm name="select_ln388_3"/></StgValue>
</operation>

<operation id="363" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:216  %x_V_1 = select i1 %or_ln340_5, i16 %select_ln340_5, i16 %select_ln388_3

]]></Node>
<StgValue><ssdm name="x_V_1"/></StgValue>
</operation>

<operation id="364" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:217  %sext_ln703_4 = sext i16 %in_m_1_V to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_4"/></StgValue>
</operation>

<operation id="365" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:218  %sext_ln703_5 = sext i16 %moving_mean_m_1_V to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_5"/></StgValue>
</operation>

<operation id="366" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_0:219  %sub_ln1193_1 = sub i17 %sext_ln703_4, %sext_ln703_5

]]></Node>
<StgValue><ssdm name="sub_ln1193_1"/></StgValue>
</operation>

<operation id="367" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_0:220  %tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="368" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:221  %trunc_ln703_1 = trunc i17 %sub_ln1193_1 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln703_1"/></StgValue>
</operation>

<operation id="369" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_0:222  %tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="370" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:223  %xor_ln786_5 = xor i1 %tmp_51, true

]]></Node>
<StgValue><ssdm name="xor_ln786_5"/></StgValue>
</operation>

<operation id="371" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:224  %and_ln786_8 = and i1 %tmp_50, %xor_ln786_5

]]></Node>
<StgValue><ssdm name="and_ln786_8"/></StgValue>
</operation>

<operation id="372" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:225  %xor_ln340_11 = xor i1 %tmp_50, %tmp_51

]]></Node>
<StgValue><ssdm name="xor_ln340_11"/></StgValue>
</operation>

<operation id="373" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:226  %xor_ln340_6 = xor i1 %tmp_50, true

]]></Node>
<StgValue><ssdm name="xor_ln340_6"/></StgValue>
</operation>

<operation id="374" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:227  %or_ln340_6 = or i1 %tmp_51, %xor_ln340_6

]]></Node>
<StgValue><ssdm name="or_ln340_6"/></StgValue>
</operation>

<operation id="375" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:234  %select_ln340_13 = select i1 %xor_ln340_11, i16 32767, i16 %trunc_ln703_1

]]></Node>
<StgValue><ssdm name="select_ln340_13"/></StgValue>
</operation>

<operation id="376" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:235  %select_ln388_4 = select i1 %and_ln786_8, i16 -32768, i16 %trunc_ln703_1

]]></Node>
<StgValue><ssdm name="select_ln388_4"/></StgValue>
</operation>

<operation id="377" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:236  %select_ln340_14 = select i1 %or_ln340_6, i16 %select_ln340_13, i16 %select_ln388_4

]]></Node>
<StgValue><ssdm name="select_ln340_14"/></StgValue>
</operation>

<operation id="378" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="64">
<![CDATA[
hls_label_0:307  %trunc_ln1118_2 = trunc i64 %GAMMA_addr_2_read to i16

]]></Node>
<StgValue><ssdm name="trunc_ln1118_2"/></StgValue>
</operation>

<operation id="379" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="64">
<![CDATA[
hls_label_0:318  %trunc_ln728_2 = trunc i64 %BETA_addr_2_read to i16

]]></Node>
<StgValue><ssdm name="trunc_ln728_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="380" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="64">
<![CDATA[
hls_label_0:102  %IN_addr_3_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %IN_addr_3)

]]></Node>
<StgValue><ssdm name="IN_addr_3_read"/></StgValue>
</operation>

<operation id="381" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="64">
<![CDATA[
hls_label_0:107  %BETA_addr_3_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %BETA_addr_3)

]]></Node>
<StgValue><ssdm name="BETA_addr_3_read"/></StgValue>
</operation>

<operation id="382" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="64">
<![CDATA[
hls_label_0:112  %GAMMA_addr_3_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %GAMMA_addr_3)

]]></Node>
<StgValue><ssdm name="GAMMA_addr_3_read"/></StgValue>
</operation>

<operation id="383" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="64">
<![CDATA[
hls_label_0:117  %M_M_addr_3_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %M_M_addr_3)

]]></Node>
<StgValue><ssdm name="M_M_addr_3_read"/></StgValue>
</operation>

<operation id="384" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="64">
<![CDATA[
hls_label_0:122  %M_V_addr_3_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %M_V_addr_3)

]]></Node>
<StgValue><ssdm name="M_V_addr_3_read"/></StgValue>
</operation>

<operation id="385" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="64">
<![CDATA[
hls_label_0:123  %in_m_3_V = trunc i64 %IN_addr_3_read to i16

]]></Node>
<StgValue><ssdm name="in_m_3_V"/></StgValue>
</operation>

<operation id="386" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="64">
<![CDATA[
hls_label_0:124  %moving_mean_m_3_V = trunc i64 %M_M_addr_3_read to i16

]]></Node>
<StgValue><ssdm name="moving_mean_m_3_V"/></StgValue>
</operation>

<operation id="387" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="64">
<![CDATA[
hls_label_0:125  %moving_variance_m_3 = trunc i64 %M_V_addr_3_read to i16

]]></Node>
<StgValue><ssdm name="moving_variance_m_3"/></StgValue>
</operation>

<operation id="388" st_id="13" stage="8" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:150  %x_sqrt_V = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V)

]]></Node>
<StgValue><ssdm name="x_sqrt_V"/></StgValue>
</operation>

<operation id="389" st_id="13" stage="9" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:228  %x_sqrt_V_1 = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V_1)

]]></Node>
<StgValue><ssdm name="x_sqrt_V_1"/></StgValue>
</operation>

<operation id="390" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:282  %sext_ln703_6 = sext i16 %moving_variance_m_2 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_6"/></StgValue>
</operation>

<operation id="391" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_0:283  %add_ln1192_4 = add nsw i17 1, %sext_ln703_6

]]></Node>
<StgValue><ssdm name="add_ln1192_4"/></StgValue>
</operation>

<operation id="392" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_0:284  %tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_4, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="393" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:285  %add_ln703_19 = add i16 1, %moving_variance_m_2

]]></Node>
<StgValue><ssdm name="add_ln703_19"/></StgValue>
</operation>

<operation id="394" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_0:286  %tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_19, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="395" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:287  %xor_ln786_7 = xor i1 %tmp_59, true

]]></Node>
<StgValue><ssdm name="xor_ln786_7"/></StgValue>
</operation>

<operation id="396" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:288  %and_ln786_10 = and i1 %tmp_58, %xor_ln786_7

]]></Node>
<StgValue><ssdm name="and_ln786_10"/></StgValue>
</operation>

<operation id="397" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:289  %xor_ln340_12 = xor i1 %tmp_58, %tmp_59

]]></Node>
<StgValue><ssdm name="xor_ln340_12"/></StgValue>
</operation>

<operation id="398" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:290  %xor_ln340_8 = xor i1 %tmp_58, true

]]></Node>
<StgValue><ssdm name="xor_ln340_8"/></StgValue>
</operation>

<operation id="399" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:291  %or_ln340_10 = or i1 %tmp_59, %xor_ln340_8

]]></Node>
<StgValue><ssdm name="or_ln340_10"/></StgValue>
</operation>

<operation id="400" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:292  %select_ln340_8 = select i1 %xor_ln340_12, i16 32767, i16 %add_ln703_19

]]></Node>
<StgValue><ssdm name="select_ln340_8"/></StgValue>
</operation>

<operation id="401" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:293  %select_ln388_6 = select i1 %and_ln786_10, i16 -32768, i16 %add_ln703_19

]]></Node>
<StgValue><ssdm name="select_ln388_6"/></StgValue>
</operation>

<operation id="402" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:294  %x_V_2 = select i1 %or_ln340_10, i16 %select_ln340_8, i16 %select_ln388_6

]]></Node>
<StgValue><ssdm name="x_V_2"/></StgValue>
</operation>

<operation id="403" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:295  %sext_ln703_7 = sext i16 %in_m_2_V to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_7"/></StgValue>
</operation>

<operation id="404" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:296  %sext_ln703_8 = sext i16 %moving_mean_m_2_V to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_8"/></StgValue>
</operation>

<operation id="405" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_0:297  %sub_ln1193_2 = sub i17 %sext_ln703_7, %sext_ln703_8

]]></Node>
<StgValue><ssdm name="sub_ln1193_2"/></StgValue>
</operation>

<operation id="406" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_0:298  %tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_2, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="407" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:299  %trunc_ln703_2 = trunc i17 %sub_ln1193_2 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln703_2"/></StgValue>
</operation>

<operation id="408" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_0:300  %tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_2, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="409" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:301  %xor_ln786_8 = xor i1 %tmp_61, true

]]></Node>
<StgValue><ssdm name="xor_ln786_8"/></StgValue>
</operation>

<operation id="410" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:302  %and_ln786_11 = and i1 %tmp_60, %xor_ln786_8

]]></Node>
<StgValue><ssdm name="and_ln786_11"/></StgValue>
</operation>

<operation id="411" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:303  %xor_ln340_13 = xor i1 %tmp_60, %tmp_61

]]></Node>
<StgValue><ssdm name="xor_ln340_13"/></StgValue>
</operation>

<operation id="412" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:304  %xor_ln340_2 = xor i1 %tmp_60, true

]]></Node>
<StgValue><ssdm name="xor_ln340_2"/></StgValue>
</operation>

<operation id="413" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:305  %or_ln340_11 = or i1 %tmp_61, %xor_ln340_2

]]></Node>
<StgValue><ssdm name="or_ln340_11"/></StgValue>
</operation>

<operation id="414" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:312  %select_ln340_17 = select i1 %xor_ln340_13, i16 32767, i16 %trunc_ln703_2

]]></Node>
<StgValue><ssdm name="select_ln340_17"/></StgValue>
</operation>

<operation id="415" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:313  %select_ln388_7 = select i1 %and_ln786_11, i16 -32768, i16 %trunc_ln703_2

]]></Node>
<StgValue><ssdm name="select_ln388_7"/></StgValue>
</operation>

<operation id="416" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:314  %select_ln340_18 = select i1 %or_ln340_11, i16 %select_ln340_17, i16 %select_ln388_7

]]></Node>
<StgValue><ssdm name="select_ln340_18"/></StgValue>
</operation>

<operation id="417" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="64">
<![CDATA[
hls_label_0:385  %trunc_ln1118_3 = trunc i64 %GAMMA_addr_3_read to i16

]]></Node>
<StgValue><ssdm name="trunc_ln1118_3"/></StgValue>
</operation>

<operation id="418" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="16" op_0_bw="64">
<![CDATA[
hls_label_0:396  %trunc_ln728_3 = trunc i64 %BETA_addr_3_read to i16

]]></Node>
<StgValue><ssdm name="trunc_ln728_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="419" st_id="14" stage="7" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:150  %x_sqrt_V = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V)

]]></Node>
<StgValue><ssdm name="x_sqrt_V"/></StgValue>
</operation>

<operation id="420" st_id="14" stage="8" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:228  %x_sqrt_V_1 = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V_1)

]]></Node>
<StgValue><ssdm name="x_sqrt_V_1"/></StgValue>
</operation>

<operation id="421" st_id="14" stage="9" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:306  %x_sqrt_V_2 = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V_2)

]]></Node>
<StgValue><ssdm name="x_sqrt_V_2"/></StgValue>
</operation>

<operation id="422" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:360  %sext_ln703_9 = sext i16 %moving_variance_m_3 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_9"/></StgValue>
</operation>

<operation id="423" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_0:361  %add_ln1192_6 = add nsw i17 1, %sext_ln703_9

]]></Node>
<StgValue><ssdm name="add_ln1192_6"/></StgValue>
</operation>

<operation id="424" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_0:362  %tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_6, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="425" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:363  %add_ln703_20 = add i16 1, %moving_variance_m_3

]]></Node>
<StgValue><ssdm name="add_ln703_20"/></StgValue>
</operation>

<operation id="426" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_0:364  %tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_20, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="427" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:365  %xor_ln786_3 = xor i1 %tmp_69, true

]]></Node>
<StgValue><ssdm name="xor_ln786_3"/></StgValue>
</operation>

<operation id="428" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:366  %and_ln786_13 = and i1 %tmp_68, %xor_ln786_3

]]></Node>
<StgValue><ssdm name="and_ln786_13"/></StgValue>
</operation>

<operation id="429" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:367  %xor_ln340_14 = xor i1 %tmp_68, %tmp_69

]]></Node>
<StgValue><ssdm name="xor_ln340_14"/></StgValue>
</operation>

<operation id="430" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:368  %xor_ln340_10 = xor i1 %tmp_68, true

]]></Node>
<StgValue><ssdm name="xor_ln340_10"/></StgValue>
</operation>

<operation id="431" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:369  %or_ln340_15 = or i1 %tmp_69, %xor_ln340_10

]]></Node>
<StgValue><ssdm name="or_ln340_15"/></StgValue>
</operation>

<operation id="432" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:370  %select_ln340_10 = select i1 %xor_ln340_14, i16 32767, i16 %add_ln703_20

]]></Node>
<StgValue><ssdm name="select_ln340_10"/></StgValue>
</operation>

<operation id="433" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:371  %select_ln388_9 = select i1 %and_ln786_13, i16 -32768, i16 %add_ln703_20

]]></Node>
<StgValue><ssdm name="select_ln388_9"/></StgValue>
</operation>

<operation id="434" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:372  %x_V_3 = select i1 %or_ln340_15, i16 %select_ln340_10, i16 %select_ln388_9

]]></Node>
<StgValue><ssdm name="x_V_3"/></StgValue>
</operation>

<operation id="435" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:373  %sext_ln703_10 = sext i16 %in_m_3_V to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_10"/></StgValue>
</operation>

<operation id="436" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:374  %sext_ln703_11 = sext i16 %moving_mean_m_3_V to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_11"/></StgValue>
</operation>

<operation id="437" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_0:375  %sub_ln1193_3 = sub i17 %sext_ln703_10, %sext_ln703_11

]]></Node>
<StgValue><ssdm name="sub_ln1193_3"/></StgValue>
</operation>

<operation id="438" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_0:376  %tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_3, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="439" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:377  %trunc_ln703_3 = trunc i17 %sub_ln1193_3 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln703_3"/></StgValue>
</operation>

<operation id="440" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_0:378  %tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="441" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:379  %xor_ln786_10 = xor i1 %tmp_71, true

]]></Node>
<StgValue><ssdm name="xor_ln786_10"/></StgValue>
</operation>

<operation id="442" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:380  %and_ln786_14 = and i1 %tmp_70, %xor_ln786_10

]]></Node>
<StgValue><ssdm name="and_ln786_14"/></StgValue>
</operation>

<operation id="443" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:381  %xor_ln340_15 = xor i1 %tmp_70, %tmp_71

]]></Node>
<StgValue><ssdm name="xor_ln340_15"/></StgValue>
</operation>

<operation id="444" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:382  %xor_ln340_3 = xor i1 %tmp_70, true

]]></Node>
<StgValue><ssdm name="xor_ln340_3"/></StgValue>
</operation>

<operation id="445" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:383  %or_ln340_16 = or i1 %tmp_71, %xor_ln340_3

]]></Node>
<StgValue><ssdm name="or_ln340_16"/></StgValue>
</operation>

<operation id="446" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:390  %select_ln340_21 = select i1 %xor_ln340_15, i16 32767, i16 %trunc_ln703_3

]]></Node>
<StgValue><ssdm name="select_ln340_21"/></StgValue>
</operation>

<operation id="447" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:391  %select_ln388_10 = select i1 %and_ln786_14, i16 -32768, i16 %trunc_ln703_3

]]></Node>
<StgValue><ssdm name="select_ln388_10"/></StgValue>
</operation>

<operation id="448" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:392  %select_ln340_22 = select i1 %or_ln340_16, i16 %select_ln340_21, i16 %select_ln388_10

]]></Node>
<StgValue><ssdm name="select_ln340_22"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="449" st_id="15" stage="6" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:150  %x_sqrt_V = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V)

]]></Node>
<StgValue><ssdm name="x_sqrt_V"/></StgValue>
</operation>

<operation id="450" st_id="15" stage="7" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:228  %x_sqrt_V_1 = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V_1)

]]></Node>
<StgValue><ssdm name="x_sqrt_V_1"/></StgValue>
</operation>

<operation id="451" st_id="15" stage="8" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:306  %x_sqrt_V_2 = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V_2)

]]></Node>
<StgValue><ssdm name="x_sqrt_V_2"/></StgValue>
</operation>

<operation id="452" st_id="15" stage="9" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:384  %x_sqrt_V_3 = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V_3)

]]></Node>
<StgValue><ssdm name="x_sqrt_V_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="453" st_id="16" stage="5" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:150  %x_sqrt_V = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V)

]]></Node>
<StgValue><ssdm name="x_sqrt_V"/></StgValue>
</operation>

<operation id="454" st_id="16" stage="6" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:228  %x_sqrt_V_1 = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V_1)

]]></Node>
<StgValue><ssdm name="x_sqrt_V_1"/></StgValue>
</operation>

<operation id="455" st_id="16" stage="7" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:306  %x_sqrt_V_2 = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V_2)

]]></Node>
<StgValue><ssdm name="x_sqrt_V_2"/></StgValue>
</operation>

<operation id="456" st_id="16" stage="8" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:384  %x_sqrt_V_3 = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V_3)

]]></Node>
<StgValue><ssdm name="x_sqrt_V_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="457" st_id="17" stage="4" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:150  %x_sqrt_V = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V)

]]></Node>
<StgValue><ssdm name="x_sqrt_V"/></StgValue>
</operation>

<operation id="458" st_id="17" stage="5" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:228  %x_sqrt_V_1 = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V_1)

]]></Node>
<StgValue><ssdm name="x_sqrt_V_1"/></StgValue>
</operation>

<operation id="459" st_id="17" stage="6" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:306  %x_sqrt_V_2 = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V_2)

]]></Node>
<StgValue><ssdm name="x_sqrt_V_2"/></StgValue>
</operation>

<operation id="460" st_id="17" stage="7" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:384  %x_sqrt_V_3 = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V_3)

]]></Node>
<StgValue><ssdm name="x_sqrt_V_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="461" st_id="18" stage="3" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:150  %x_sqrt_V = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V)

]]></Node>
<StgValue><ssdm name="x_sqrt_V"/></StgValue>
</operation>

<operation id="462" st_id="18" stage="4" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:228  %x_sqrt_V_1 = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V_1)

]]></Node>
<StgValue><ssdm name="x_sqrt_V_1"/></StgValue>
</operation>

<operation id="463" st_id="18" stage="5" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:306  %x_sqrt_V_2 = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V_2)

]]></Node>
<StgValue><ssdm name="x_sqrt_V_2"/></StgValue>
</operation>

<operation id="464" st_id="18" stage="6" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:384  %x_sqrt_V_3 = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V_3)

]]></Node>
<StgValue><ssdm name="x_sqrt_V_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="465" st_id="19" stage="2" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:150  %x_sqrt_V = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V)

]]></Node>
<StgValue><ssdm name="x_sqrt_V"/></StgValue>
</operation>

<operation id="466" st_id="19" stage="3" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:228  %x_sqrt_V_1 = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V_1)

]]></Node>
<StgValue><ssdm name="x_sqrt_V_1"/></StgValue>
</operation>

<operation id="467" st_id="19" stage="4" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:306  %x_sqrt_V_2 = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V_2)

]]></Node>
<StgValue><ssdm name="x_sqrt_V_2"/></StgValue>
</operation>

<operation id="468" st_id="19" stage="5" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:384  %x_sqrt_V_3 = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V_3)

]]></Node>
<StgValue><ssdm name="x_sqrt_V_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="469" st_id="20" stage="1" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:150  %x_sqrt_V = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V)

]]></Node>
<StgValue><ssdm name="x_sqrt_V"/></StgValue>
</operation>

<operation id="470" st_id="20" stage="2" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:228  %x_sqrt_V_1 = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V_1)

]]></Node>
<StgValue><ssdm name="x_sqrt_V_1"/></StgValue>
</operation>

<operation id="471" st_id="20" stage="3" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:306  %x_sqrt_V_2 = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V_2)

]]></Node>
<StgValue><ssdm name="x_sqrt_V_2"/></StgValue>
</operation>

<operation id="472" st_id="20" stage="4" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:384  %x_sqrt_V_3 = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V_3)

]]></Node>
<StgValue><ssdm name="x_sqrt_V_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="473" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="29" op_0_bw="16">
<![CDATA[
hls_label_0:152  %sext_ln1118 = sext i16 %trunc_ln1118 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="474" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="29" op_0_bw="13">
<![CDATA[
hls_label_0:153  %zext_ln1118 = zext i13 %x_sqrt_V to i29

]]></Node>
<StgValue><ssdm name="zext_ln1118"/></StgValue>
</operation>

<operation id="475" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
hls_label_0:154  %mul_ln1118 = mul i29 %zext_ln1118, %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="476" st_id="21" stage="1" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:228  %x_sqrt_V_1 = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V_1)

]]></Node>
<StgValue><ssdm name="x_sqrt_V_1"/></StgValue>
</operation>

<operation id="477" st_id="21" stage="2" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:306  %x_sqrt_V_2 = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V_2)

]]></Node>
<StgValue><ssdm name="x_sqrt_V_2"/></StgValue>
</operation>

<operation id="478" st_id="21" stage="3" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:384  %x_sqrt_V_3 = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V_3)

]]></Node>
<StgValue><ssdm name="x_sqrt_V_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="479" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="45" op_0_bw="29">
<![CDATA[
hls_label_0:155  %sext_ln1118_1 = sext i29 %mul_ln1118 to i45

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="480" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="45" op_0_bw="16">
<![CDATA[
hls_label_0:159  %sext_ln1118_2 = sext i16 %select_ln340_3 to i45

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="481" st_id="22" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
hls_label_0:160  %mul_ln1118_1 = mul i45 %sext_ln1118_2, %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="482" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="37" op_0_bw="45">
<![CDATA[
hls_label_0:165  %trunc_ln1192 = trunc i45 %mul_ln1118_1 to i37

]]></Node>
<StgValue><ssdm name="trunc_ln1192"/></StgValue>
</operation>

<operation id="483" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="45" op_2_bw="32">
<![CDATA[
hls_label_0:172  %tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i45.i32(i45 %mul_ln1118_1, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="484" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="29" op_0_bw="16">
<![CDATA[
hls_label_0:230  %sext_ln1118_3 = sext i16 %trunc_ln1118_1 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="485" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="29" op_0_bw="13">
<![CDATA[
hls_label_0:231  %zext_ln1118_1 = zext i13 %x_sqrt_V_1 to i29

]]></Node>
<StgValue><ssdm name="zext_ln1118_1"/></StgValue>
</operation>

<operation id="486" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
hls_label_0:232  %mul_ln1118_2 = mul i29 %zext_ln1118_1, %sext_ln1118_3

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="487" st_id="22" stage="1" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:306  %x_sqrt_V_2 = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V_2)

]]></Node>
<StgValue><ssdm name="x_sqrt_V_2"/></StgValue>
</operation>

<operation id="488" st_id="22" stage="2" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:384  %x_sqrt_V_3 = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V_3)

]]></Node>
<StgValue><ssdm name="x_sqrt_V_3"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="489" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="47" op_0_bw="45">
<![CDATA[
hls_label_0:161  %sext_ln727 = sext i45 %mul_ln1118_1 to i47

]]></Node>
<StgValue><ssdm name="sext_ln727"/></StgValue>
</operation>

<operation id="490" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="36" op_0_bw="36" op_1_bw="16" op_2_bw="20">
<![CDATA[
hls_label_0:163  %shl_ln = call i36 @_ssdm_op_BitConcatenate.i36.i16.i20(i16 %trunc_ln728, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="491" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="47" op_0_bw="36">
<![CDATA[
hls_label_0:164  %sext_ln728 = sext i36 %shl_ln to i47

]]></Node>
<StgValue><ssdm name="sext_ln728"/></StgValue>
</operation>

<operation id="492" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="37" op_0_bw="36">
<![CDATA[
hls_label_0:166  %sext_ln1192 = sext i36 %shl_ln to i37

]]></Node>
<StgValue><ssdm name="sext_ln1192"/></StgValue>
</operation>

<operation id="493" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
hls_label_0:167  %add_ln1192_1 = add i47 %sext_ln727, %sext_ln728

]]></Node>
<StgValue><ssdm name="add_ln1192_1"/></StgValue>
</operation>

<operation id="494" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
hls_label_0:168  %add_ln1192_8 = add i37 %sext_ln1192, %trunc_ln1192

]]></Node>
<StgValue><ssdm name="add_ln1192_8"/></StgValue>
</operation>

<operation id="495" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="47" op_2_bw="32">
<![CDATA[
hls_label_0:169  %tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %add_ln1192_1, i32 46)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="496" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:170  %trunc_ln4 = call i16 @_ssdm_op_PartSelect.i16.i47.i32.i32(i47 %add_ln1192_1, i32 20, i32 35)

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="497" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="47" op_2_bw="32">
<![CDATA[
hls_label_0:171  %tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %add_ln1192_1, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="498" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="1">
<![CDATA[
hls_label_0:173  %zext_ln415 = zext i1 %tmp_44 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="499" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:174  %add_ln415 = add i16 %zext_ln415, %trunc_ln4

]]></Node>
<StgValue><ssdm name="add_ln415"/></StgValue>
</operation>

<operation id="500" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_0:175  %tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="501" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:176  %xor_ln416 = xor i1 %tmp_45, true

]]></Node>
<StgValue><ssdm name="xor_ln416"/></StgValue>
</operation>

<operation id="502" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:177  %and_ln416 = and i1 %tmp_43, %xor_ln416

]]></Node>
<StgValue><ssdm name="and_ln416"/></StgValue>
</operation>

<operation id="503" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_0:178  %tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="504" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="10" op_0_bw="10" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:179  %tmp_1 = call i10 @_ssdm_op_PartSelect.i10.i47.i32.i32(i47 %add_ln1192_1, i32 37, i32 46)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="505" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0:180  %icmp_ln879 = icmp eq i10 %tmp_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="506" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="11" op_0_bw="11" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:181  %tmp_2 = call i11 @_ssdm_op_PartSelect.i11.i47.i32.i32(i47 %add_ln1192_1, i32 36, i32 46)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="507" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_0:182  %icmp_ln879_1 = icmp eq i11 %tmp_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_1"/></StgValue>
</operation>

<operation id="508" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_0:183  %icmp_ln768 = icmp eq i11 %tmp_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768"/></StgValue>
</operation>

<operation id="509" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="37" op_2_bw="32">
<![CDATA[
hls_label_0:185  %tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i37.i32(i37 %add_ln1192_8, i32 36)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="510" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:186  %xor_ln779 = xor i1 %tmp_47, true

]]></Node>
<StgValue><ssdm name="xor_ln779"/></StgValue>
</operation>

<operation id="511" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:187  %and_ln779 = and i1 %icmp_ln879, %xor_ln779

]]></Node>
<StgValue><ssdm name="and_ln779"/></StgValue>
</operation>

<operation id="512" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:188  %select_ln416 = select i1 %and_ln416, i1 %and_ln779, i1 %icmp_ln879_1

]]></Node>
<StgValue><ssdm name="select_ln416"/></StgValue>
</operation>

<operation id="513" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:194  %and_ln786_5 = and i1 %tmp_46, %select_ln416

]]></Node>
<StgValue><ssdm name="and_ln786_5"/></StgValue>
</operation>

<operation id="514" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="45" op_0_bw="29">
<![CDATA[
hls_label_0:233  %sext_ln1118_4 = sext i29 %mul_ln1118_2 to i45

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="515" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="45" op_0_bw="16">
<![CDATA[
hls_label_0:237  %sext_ln1118_5 = sext i16 %select_ln340_14 to i45

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="516" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
hls_label_0:238  %mul_ln1118_3 = mul i45 %sext_ln1118_5, %sext_ln1118_4

]]></Node>
<StgValue><ssdm name="mul_ln1118_3"/></StgValue>
</operation>

<operation id="517" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="37" op_0_bw="45">
<![CDATA[
hls_label_0:243  %trunc_ln1192_1 = trunc i45 %mul_ln1118_3 to i37

]]></Node>
<StgValue><ssdm name="trunc_ln1192_1"/></StgValue>
</operation>

<operation id="518" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="45" op_2_bw="32">
<![CDATA[
hls_label_0:250  %tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i45.i32(i45 %mul_ln1118_3, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="519" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="29" op_0_bw="16">
<![CDATA[
hls_label_0:308  %sext_ln1118_6 = sext i16 %trunc_ln1118_2 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="520" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="29" op_0_bw="13">
<![CDATA[
hls_label_0:309  %zext_ln1118_2 = zext i13 %x_sqrt_V_2 to i29

]]></Node>
<StgValue><ssdm name="zext_ln1118_2"/></StgValue>
</operation>

<operation id="521" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
hls_label_0:310  %mul_ln1118_4 = mul i29 %zext_ln1118_2, %sext_ln1118_6

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="522" st_id="23" stage="1" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:384  %x_sqrt_V_3 = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V_3)

]]></Node>
<StgValue><ssdm name="x_sqrt_V_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="523" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:184  %select_ln777 = select i1 %and_ln416, i1 %icmp_ln879_1, i1 %icmp_ln768

]]></Node>
<StgValue><ssdm name="select_ln777"/></StgValue>
</operation>

<operation id="524" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:189  %and_ln781 = and i1 %and_ln416, %icmp_ln879_1

]]></Node>
<StgValue><ssdm name="and_ln781"/></StgValue>
</operation>

<operation id="525" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:190  %xor_ln785 = xor i1 %select_ln777, true

]]></Node>
<StgValue><ssdm name="xor_ln785"/></StgValue>
</operation>

<operation id="526" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:191  %or_ln785 = or i1 %tmp_46, %xor_ln785

]]></Node>
<StgValue><ssdm name="or_ln785"/></StgValue>
</operation>

<operation id="527" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:192  %xor_ln785_1 = xor i1 %tmp_42, true

]]></Node>
<StgValue><ssdm name="xor_ln785_1"/></StgValue>
</operation>

<operation id="528" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:193  %and_ln785 = and i1 %or_ln785, %xor_ln785_1

]]></Node>
<StgValue><ssdm name="and_ln785"/></StgValue>
</operation>

<operation id="529" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:195  %or_ln786 = or i1 %and_ln781, %and_ln786_5

]]></Node>
<StgValue><ssdm name="or_ln786"/></StgValue>
</operation>

<operation id="530" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:196  %xor_ln786_2 = xor i1 %or_ln786, true

]]></Node>
<StgValue><ssdm name="xor_ln786_2"/></StgValue>
</operation>

<operation id="531" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:197  %and_ln786_6 = and i1 %tmp_42, %xor_ln786_2

]]></Node>
<StgValue><ssdm name="and_ln786_6"/></StgValue>
</operation>

<operation id="532" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:198  %or_ln340_2 = or i1 %and_ln786_6, %and_ln785

]]></Node>
<StgValue><ssdm name="or_ln340_2"/></StgValue>
</operation>

<operation id="533" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:199  %or_ln340_3 = or i1 %and_ln786_5, %xor_ln785_1

]]></Node>
<StgValue><ssdm name="or_ln340_3"/></StgValue>
</operation>

<operation id="534" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:200  %or_ln340_4 = or i1 %or_ln340_3, %and_ln781

]]></Node>
<StgValue><ssdm name="or_ln340_4"/></StgValue>
</operation>

<operation id="535" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:201  %select_ln340_4 = select i1 %or_ln340_2, i16 32767, i16 %add_ln415

]]></Node>
<StgValue><ssdm name="select_ln340_4"/></StgValue>
</operation>

<operation id="536" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:202  %select_ln388_2 = select i1 %and_ln786_6, i16 -32768, i16 %add_ln415

]]></Node>
<StgValue><ssdm name="select_ln388_2"/></StgValue>
</operation>

<operation id="537" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:203  %result_0_V = select i1 %or_ln340_4, i16 %select_ln340_4, i16 %select_ln388_2

]]></Node>
<StgValue><ssdm name="result_0_V"/></StgValue>
</operation>

<operation id="538" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="47" op_0_bw="45">
<![CDATA[
hls_label_0:239  %sext_ln727_1 = sext i45 %mul_ln1118_3 to i47

]]></Node>
<StgValue><ssdm name="sext_ln727_1"/></StgValue>
</operation>

<operation id="539" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="36" op_0_bw="36" op_1_bw="16" op_2_bw="20">
<![CDATA[
hls_label_0:241  %shl_ln728_1 = call i36 @_ssdm_op_BitConcatenate.i36.i16.i20(i16 %trunc_ln728_1, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_1"/></StgValue>
</operation>

<operation id="540" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="47" op_0_bw="36">
<![CDATA[
hls_label_0:242  %sext_ln728_1 = sext i36 %shl_ln728_1 to i47

]]></Node>
<StgValue><ssdm name="sext_ln728_1"/></StgValue>
</operation>

<operation id="541" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="37" op_0_bw="36">
<![CDATA[
hls_label_0:244  %sext_ln1192_1 = sext i36 %shl_ln728_1 to i37

]]></Node>
<StgValue><ssdm name="sext_ln1192_1"/></StgValue>
</operation>

<operation id="542" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
hls_label_0:245  %add_ln1192_3 = add i47 %sext_ln727_1, %sext_ln728_1

]]></Node>
<StgValue><ssdm name="add_ln1192_3"/></StgValue>
</operation>

<operation id="543" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
hls_label_0:246  %add_ln1192_9 = add i37 %sext_ln1192_1, %trunc_ln1192_1

]]></Node>
<StgValue><ssdm name="add_ln1192_9"/></StgValue>
</operation>

<operation id="544" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="47" op_2_bw="32">
<![CDATA[
hls_label_0:247  %tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %add_ln1192_3, i32 46)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="545" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="16" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:248  %trunc_ln708_s = call i16 @_ssdm_op_PartSelect.i16.i47.i32.i32(i47 %add_ln1192_3, i32 20, i32 35)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="546" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="47" op_2_bw="32">
<![CDATA[
hls_label_0:249  %tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %add_ln1192_3, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="547" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="1">
<![CDATA[
hls_label_0:251  %zext_ln415_1 = zext i1 %tmp_54 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_1"/></StgValue>
</operation>

<operation id="548" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:252  %add_ln415_1 = add i16 %zext_ln415_1, %trunc_ln708_s

]]></Node>
<StgValue><ssdm name="add_ln415_1"/></StgValue>
</operation>

<operation id="549" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_0:253  %tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="550" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:254  %xor_ln416_1 = xor i1 %tmp_55, true

]]></Node>
<StgValue><ssdm name="xor_ln416_1"/></StgValue>
</operation>

<operation id="551" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:255  %and_ln416_1 = and i1 %tmp_53, %xor_ln416_1

]]></Node>
<StgValue><ssdm name="and_ln416_1"/></StgValue>
</operation>

<operation id="552" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_0:256  %tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="553" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="10" op_0_bw="10" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:257  %tmp_3 = call i10 @_ssdm_op_PartSelect.i10.i47.i32.i32(i47 %add_ln1192_3, i32 37, i32 46)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="554" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0:258  %icmp_ln879_2 = icmp eq i10 %tmp_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_2"/></StgValue>
</operation>

<operation id="555" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="11" op_0_bw="11" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:259  %tmp_4 = call i11 @_ssdm_op_PartSelect.i11.i47.i32.i32(i47 %add_ln1192_3, i32 36, i32 46)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="556" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_0:260  %icmp_ln879_3 = icmp eq i11 %tmp_4, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_3"/></StgValue>
</operation>

<operation id="557" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_0:261  %icmp_ln768_1 = icmp eq i11 %tmp_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_1"/></StgValue>
</operation>

<operation id="558" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="37" op_2_bw="32">
<![CDATA[
hls_label_0:263  %tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i37.i32(i37 %add_ln1192_9, i32 36)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="559" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:264  %xor_ln779_1 = xor i1 %tmp_57, true

]]></Node>
<StgValue><ssdm name="xor_ln779_1"/></StgValue>
</operation>

<operation id="560" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:265  %and_ln779_1 = and i1 %icmp_ln879_2, %xor_ln779_1

]]></Node>
<StgValue><ssdm name="and_ln779_1"/></StgValue>
</operation>

<operation id="561" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:266  %select_ln416_1 = select i1 %and_ln416_1, i1 %and_ln779_1, i1 %icmp_ln879_3

]]></Node>
<StgValue><ssdm name="select_ln416_1"/></StgValue>
</operation>

<operation id="562" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:272  %and_ln786_1 = and i1 %tmp_56, %select_ln416_1

]]></Node>
<StgValue><ssdm name="and_ln786_1"/></StgValue>
</operation>

<operation id="563" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="45" op_0_bw="29">
<![CDATA[
hls_label_0:311  %sext_ln1118_7 = sext i29 %mul_ln1118_4 to i45

]]></Node>
<StgValue><ssdm name="sext_ln1118_7"/></StgValue>
</operation>

<operation id="564" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="45" op_0_bw="16">
<![CDATA[
hls_label_0:315  %sext_ln1118_8 = sext i16 %select_ln340_18 to i45

]]></Node>
<StgValue><ssdm name="sext_ln1118_8"/></StgValue>
</operation>

<operation id="565" st_id="24" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
hls_label_0:316  %mul_ln1118_5 = mul i45 %sext_ln1118_8, %sext_ln1118_7

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>

<operation id="566" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="37" op_0_bw="45">
<![CDATA[
hls_label_0:321  %trunc_ln1192_2 = trunc i45 %mul_ln1118_5 to i37

]]></Node>
<StgValue><ssdm name="trunc_ln1192_2"/></StgValue>
</operation>

<operation id="567" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="45" op_2_bw="32">
<![CDATA[
hls_label_0:328  %tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i45.i32(i45 %mul_ln1118_5, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="568" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="29" op_0_bw="16">
<![CDATA[
hls_label_0:386  %sext_ln1118_9 = sext i16 %trunc_ln1118_3 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1118_9"/></StgValue>
</operation>

<operation id="569" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="29" op_0_bw="13">
<![CDATA[
hls_label_0:387  %zext_ln1118_3 = zext i13 %x_sqrt_V_3 to i29

]]></Node>
<StgValue><ssdm name="zext_ln1118_3"/></StgValue>
</operation>

<operation id="570" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
hls_label_0:388  %mul_ln1118_6 = mul i29 %zext_ln1118_3, %sext_ln1118_9

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="571" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="30">
<![CDATA[
hls_label_0:441  %zext_ln321_24 = zext i30 %add_ln321_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_24"/></StgValue>
</operation>

<operation id="572" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:442  %OUT_addr = getelementptr i64* %OUT_r, i64 %zext_ln321_24

]]></Node>
<StgValue><ssdm name="OUT_addr"/></StgValue>
</operation>

<operation id="573" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:443  %OUT_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %OUT_addr, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_req"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="574" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64">
<![CDATA[
hls_label_0:0  %result_pack_0_V_1_l = load i64* %result_pack_0_V_1

]]></Node>
<StgValue><ssdm name="result_pack_0_V_1_l"/></StgValue>
</operation>

<operation id="575" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:262  %select_ln777_1 = select i1 %and_ln416_1, i1 %icmp_ln879_3, i1 %icmp_ln768_1

]]></Node>
<StgValue><ssdm name="select_ln777_1"/></StgValue>
</operation>

<operation id="576" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:267  %and_ln781_1 = and i1 %and_ln416_1, %icmp_ln879_3

]]></Node>
<StgValue><ssdm name="and_ln781_1"/></StgValue>
</operation>

<operation id="577" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:268  %xor_ln785_2 = xor i1 %select_ln777_1, true

]]></Node>
<StgValue><ssdm name="xor_ln785_2"/></StgValue>
</operation>

<operation id="578" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:269  %or_ln785_1 = or i1 %tmp_56, %xor_ln785_2

]]></Node>
<StgValue><ssdm name="or_ln785_1"/></StgValue>
</operation>

<operation id="579" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:270  %xor_ln785_3 = xor i1 %tmp_52, true

]]></Node>
<StgValue><ssdm name="xor_ln785_3"/></StgValue>
</operation>

<operation id="580" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:271  %and_ln785_1 = and i1 %or_ln785_1, %xor_ln785_3

]]></Node>
<StgValue><ssdm name="and_ln785_1"/></StgValue>
</operation>

<operation id="581" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:273  %or_ln786_1 = or i1 %and_ln781_1, %and_ln786_1

]]></Node>
<StgValue><ssdm name="or_ln786_1"/></StgValue>
</operation>

<operation id="582" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:274  %xor_ln786_6 = xor i1 %or_ln786_1, true

]]></Node>
<StgValue><ssdm name="xor_ln786_6"/></StgValue>
</operation>

<operation id="583" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:275  %and_ln786_9 = and i1 %tmp_52, %xor_ln786_6

]]></Node>
<StgValue><ssdm name="and_ln786_9"/></StgValue>
</operation>

<operation id="584" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:276  %or_ln340_7 = or i1 %and_ln786_9, %and_ln785_1

]]></Node>
<StgValue><ssdm name="or_ln340_7"/></StgValue>
</operation>

<operation id="585" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:277  %or_ln340_8 = or i1 %and_ln786_1, %xor_ln785_3

]]></Node>
<StgValue><ssdm name="or_ln340_8"/></StgValue>
</operation>

<operation id="586" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:278  %or_ln340_9 = or i1 %or_ln340_8, %and_ln781_1

]]></Node>
<StgValue><ssdm name="or_ln340_9"/></StgValue>
</operation>

<operation id="587" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:279  %select_ln340_7 = select i1 %or_ln340_7, i16 32767, i16 %add_ln415_1

]]></Node>
<StgValue><ssdm name="select_ln340_7"/></StgValue>
</operation>

<operation id="588" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:280  %select_ln388_5 = select i1 %and_ln786_9, i16 -32768, i16 %add_ln415_1

]]></Node>
<StgValue><ssdm name="select_ln388_5"/></StgValue>
</operation>

<operation id="589" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:281  %result_1_V = select i1 %or_ln340_9, i16 %select_ln340_7, i16 %select_ln388_5

]]></Node>
<StgValue><ssdm name="result_1_V"/></StgValue>
</operation>

<operation id="590" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="47" op_0_bw="45">
<![CDATA[
hls_label_0:317  %sext_ln727_2 = sext i45 %mul_ln1118_5 to i47

]]></Node>
<StgValue><ssdm name="sext_ln727_2"/></StgValue>
</operation>

<operation id="591" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="36" op_0_bw="36" op_1_bw="16" op_2_bw="20">
<![CDATA[
hls_label_0:319  %shl_ln728_2 = call i36 @_ssdm_op_BitConcatenate.i36.i16.i20(i16 %trunc_ln728_2, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_2"/></StgValue>
</operation>

<operation id="592" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="47" op_0_bw="36">
<![CDATA[
hls_label_0:320  %sext_ln728_2 = sext i36 %shl_ln728_2 to i47

]]></Node>
<StgValue><ssdm name="sext_ln728_2"/></StgValue>
</operation>

<operation id="593" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="37" op_0_bw="36">
<![CDATA[
hls_label_0:322  %sext_ln1192_2 = sext i36 %shl_ln728_2 to i37

]]></Node>
<StgValue><ssdm name="sext_ln1192_2"/></StgValue>
</operation>

<operation id="594" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
hls_label_0:323  %add_ln1192_5 = add i47 %sext_ln727_2, %sext_ln728_2

]]></Node>
<StgValue><ssdm name="add_ln1192_5"/></StgValue>
</operation>

<operation id="595" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
hls_label_0:324  %add_ln1192_10 = add i37 %sext_ln1192_2, %trunc_ln1192_2

]]></Node>
<StgValue><ssdm name="add_ln1192_10"/></StgValue>
</operation>

<operation id="596" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="47" op_2_bw="32">
<![CDATA[
hls_label_0:325  %tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %add_ln1192_5, i32 46)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="597" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="16" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:326  %trunc_ln708_13 = call i16 @_ssdm_op_PartSelect.i16.i47.i32.i32(i47 %add_ln1192_5, i32 20, i32 35)

]]></Node>
<StgValue><ssdm name="trunc_ln708_13"/></StgValue>
</operation>

<operation id="598" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="47" op_2_bw="32">
<![CDATA[
hls_label_0:327  %tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %add_ln1192_5, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="599" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="1">
<![CDATA[
hls_label_0:329  %zext_ln415_2 = zext i1 %tmp_64 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_2"/></StgValue>
</operation>

<operation id="600" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:330  %add_ln415_2 = add i16 %zext_ln415_2, %trunc_ln708_13

]]></Node>
<StgValue><ssdm name="add_ln415_2"/></StgValue>
</operation>

<operation id="601" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_0:331  %tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_2, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="602" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:332  %xor_ln416_2 = xor i1 %tmp_65, true

]]></Node>
<StgValue><ssdm name="xor_ln416_2"/></StgValue>
</operation>

<operation id="603" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:333  %and_ln416_2 = and i1 %tmp_63, %xor_ln416_2

]]></Node>
<StgValue><ssdm name="and_ln416_2"/></StgValue>
</operation>

<operation id="604" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_0:334  %tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_2, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="605" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="10" op_0_bw="10" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:335  %tmp_5 = call i10 @_ssdm_op_PartSelect.i10.i47.i32.i32(i47 %add_ln1192_5, i32 37, i32 46)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="606" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0:336  %icmp_ln879_4 = icmp eq i10 %tmp_5, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_4"/></StgValue>
</operation>

<operation id="607" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="11" op_0_bw="11" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:337  %tmp_6 = call i11 @_ssdm_op_PartSelect.i11.i47.i32.i32(i47 %add_ln1192_5, i32 36, i32 46)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="608" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_0:338  %icmp_ln879_5 = icmp eq i11 %tmp_6, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_5"/></StgValue>
</operation>

<operation id="609" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_0:339  %icmp_ln768_2 = icmp eq i11 %tmp_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_2"/></StgValue>
</operation>

<operation id="610" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="37" op_2_bw="32">
<![CDATA[
hls_label_0:341  %tmp_67 = call i1 @_ssdm_op_BitSelect.i1.i37.i32(i37 %add_ln1192_10, i32 36)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="611" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:342  %xor_ln779_2 = xor i1 %tmp_67, true

]]></Node>
<StgValue><ssdm name="xor_ln779_2"/></StgValue>
</operation>

<operation id="612" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:343  %and_ln779_2 = and i1 %icmp_ln879_4, %xor_ln779_2

]]></Node>
<StgValue><ssdm name="and_ln779_2"/></StgValue>
</operation>

<operation id="613" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:344  %select_ln416_2 = select i1 %and_ln416_2, i1 %and_ln779_2, i1 %icmp_ln879_5

]]></Node>
<StgValue><ssdm name="select_ln416_2"/></StgValue>
</operation>

<operation id="614" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:350  %and_ln786_2 = and i1 %tmp_66, %select_ln416_2

]]></Node>
<StgValue><ssdm name="and_ln786_2"/></StgValue>
</operation>

<operation id="615" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="45" op_0_bw="29">
<![CDATA[
hls_label_0:389  %sext_ln1118_10 = sext i29 %mul_ln1118_6 to i45

]]></Node>
<StgValue><ssdm name="sext_ln1118_10"/></StgValue>
</operation>

<operation id="616" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="45" op_0_bw="16">
<![CDATA[
hls_label_0:393  %sext_ln1118_11 = sext i16 %select_ln340_22 to i45

]]></Node>
<StgValue><ssdm name="sext_ln1118_11"/></StgValue>
</operation>

<operation id="617" st_id="25" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
hls_label_0:394  %mul_ln1118_7 = mul i45 %sext_ln1118_11, %sext_ln1118_10

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>

<operation id="618" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="37" op_0_bw="45">
<![CDATA[
hls_label_0:399  %trunc_ln1192_3 = trunc i45 %mul_ln1118_7 to i37

]]></Node>
<StgValue><ssdm name="trunc_ln1192_3"/></StgValue>
</operation>

<operation id="619" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="45" op_2_bw="32">
<![CDATA[
hls_label_0:406  %tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i45.i32(i45 %mul_ln1118_7, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="620" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
hls_label_0:439  %result_pack_0_V = call i64 @llvm.part.set.i64.i16(i64 %result_pack_0_V_1_l, i16 %result_0_V, i32 0, i32 15)

]]></Node>
<StgValue><ssdm name="result_pack_0_V"/></StgValue>
</operation>

<operation id="621" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="8" op_4_bw="1">
<![CDATA[
hls_label_0:444  call void @_ssdm_op_Write.m_axi.i64P(i64* %OUT_addr, i64 %result_pack_0_V, i8 -1)

]]></Node>
<StgValue><ssdm name="write_ln113"/></StgValue>
</operation>

<operation id="622" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="30">
<![CDATA[
hls_label_0:448  %zext_ln321_25 = zext i30 %add_ln321_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_25"/></StgValue>
</operation>

<operation id="623" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:449  %OUT_addr_1 = getelementptr i64* %OUT_r, i64 %zext_ln321_25

]]></Node>
<StgValue><ssdm name="OUT_addr_1"/></StgValue>
</operation>

<operation id="624" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:450  %OUT_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %OUT_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_1_req"/></StgValue>
</operation>

<operation id="625" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:472  store i64 %result_pack_0_V, i64* %result_pack_0_V_1

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="626" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64">
<![CDATA[
hls_label_0:1  %result_pack_1_V_1_l = load i64* %result_pack_1_V_1

]]></Node>
<StgValue><ssdm name="result_pack_1_V_1_l"/></StgValue>
</operation>

<operation id="627" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:340  %select_ln777_2 = select i1 %and_ln416_2, i1 %icmp_ln879_5, i1 %icmp_ln768_2

]]></Node>
<StgValue><ssdm name="select_ln777_2"/></StgValue>
</operation>

<operation id="628" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:345  %and_ln781_2 = and i1 %and_ln416_2, %icmp_ln879_5

]]></Node>
<StgValue><ssdm name="and_ln781_2"/></StgValue>
</operation>

<operation id="629" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:346  %xor_ln785_4 = xor i1 %select_ln777_2, true

]]></Node>
<StgValue><ssdm name="xor_ln785_4"/></StgValue>
</operation>

<operation id="630" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:347  %or_ln785_2 = or i1 %tmp_66, %xor_ln785_4

]]></Node>
<StgValue><ssdm name="or_ln785_2"/></StgValue>
</operation>

<operation id="631" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:348  %xor_ln785_5 = xor i1 %tmp_62, true

]]></Node>
<StgValue><ssdm name="xor_ln785_5"/></StgValue>
</operation>

<operation id="632" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:349  %and_ln785_2 = and i1 %or_ln785_2, %xor_ln785_5

]]></Node>
<StgValue><ssdm name="and_ln785_2"/></StgValue>
</operation>

<operation id="633" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:351  %or_ln786_2 = or i1 %and_ln781_2, %and_ln786_2

]]></Node>
<StgValue><ssdm name="or_ln786_2"/></StgValue>
</operation>

<operation id="634" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:352  %xor_ln786_9 = xor i1 %or_ln786_2, true

]]></Node>
<StgValue><ssdm name="xor_ln786_9"/></StgValue>
</operation>

<operation id="635" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:353  %and_ln786_12 = and i1 %tmp_62, %xor_ln786_9

]]></Node>
<StgValue><ssdm name="and_ln786_12"/></StgValue>
</operation>

<operation id="636" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:354  %or_ln340_12 = or i1 %and_ln786_12, %and_ln785_2

]]></Node>
<StgValue><ssdm name="or_ln340_12"/></StgValue>
</operation>

<operation id="637" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:355  %or_ln340_13 = or i1 %and_ln786_2, %xor_ln785_5

]]></Node>
<StgValue><ssdm name="or_ln340_13"/></StgValue>
</operation>

<operation id="638" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:356  %or_ln340_14 = or i1 %or_ln340_13, %and_ln781_2

]]></Node>
<StgValue><ssdm name="or_ln340_14"/></StgValue>
</operation>

<operation id="639" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:357  %select_ln340_9 = select i1 %or_ln340_12, i16 32767, i16 %add_ln415_2

]]></Node>
<StgValue><ssdm name="select_ln340_9"/></StgValue>
</operation>

<operation id="640" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:358  %select_ln388_8 = select i1 %and_ln786_12, i16 -32768, i16 %add_ln415_2

]]></Node>
<StgValue><ssdm name="select_ln388_8"/></StgValue>
</operation>

<operation id="641" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:359  %result_2_V = select i1 %or_ln340_14, i16 %select_ln340_9, i16 %select_ln388_8

]]></Node>
<StgValue><ssdm name="result_2_V"/></StgValue>
</operation>

<operation id="642" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="47" op_0_bw="45">
<![CDATA[
hls_label_0:395  %sext_ln727_3 = sext i45 %mul_ln1118_7 to i47

]]></Node>
<StgValue><ssdm name="sext_ln727_3"/></StgValue>
</operation>

<operation id="643" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="36" op_0_bw="36" op_1_bw="16" op_2_bw="20">
<![CDATA[
hls_label_0:397  %shl_ln728_3 = call i36 @_ssdm_op_BitConcatenate.i36.i16.i20(i16 %trunc_ln728_3, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_3"/></StgValue>
</operation>

<operation id="644" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="47" op_0_bw="36">
<![CDATA[
hls_label_0:398  %sext_ln728_3 = sext i36 %shl_ln728_3 to i47

]]></Node>
<StgValue><ssdm name="sext_ln728_3"/></StgValue>
</operation>

<operation id="645" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="37" op_0_bw="36">
<![CDATA[
hls_label_0:400  %sext_ln1192_3 = sext i36 %shl_ln728_3 to i37

]]></Node>
<StgValue><ssdm name="sext_ln1192_3"/></StgValue>
</operation>

<operation id="646" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
hls_label_0:401  %add_ln1192_7 = add i47 %sext_ln727_3, %sext_ln728_3

]]></Node>
<StgValue><ssdm name="add_ln1192_7"/></StgValue>
</operation>

<operation id="647" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
hls_label_0:402  %add_ln1192_11 = add i37 %sext_ln1192_3, %trunc_ln1192_3

]]></Node>
<StgValue><ssdm name="add_ln1192_11"/></StgValue>
</operation>

<operation id="648" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="47" op_2_bw="32">
<![CDATA[
hls_label_0:403  %tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %add_ln1192_7, i32 46)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="649" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="16" op_0_bw="16" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:404  %trunc_ln708_14 = call i16 @_ssdm_op_PartSelect.i16.i47.i32.i32(i47 %add_ln1192_7, i32 20, i32 35)

]]></Node>
<StgValue><ssdm name="trunc_ln708_14"/></StgValue>
</operation>

<operation id="650" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="47" op_2_bw="32">
<![CDATA[
hls_label_0:405  %tmp_73 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %add_ln1192_7, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="651" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="16" op_0_bw="1">
<![CDATA[
hls_label_0:407  %zext_ln415_3 = zext i1 %tmp_74 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_3"/></StgValue>
</operation>

<operation id="652" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:408  %add_ln415_3 = add i16 %zext_ln415_3, %trunc_ln708_14

]]></Node>
<StgValue><ssdm name="add_ln415_3"/></StgValue>
</operation>

<operation id="653" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_0:409  %tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="654" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:410  %xor_ln416_3 = xor i1 %tmp_75, true

]]></Node>
<StgValue><ssdm name="xor_ln416_3"/></StgValue>
</operation>

<operation id="655" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:411  %and_ln416_3 = and i1 %tmp_73, %xor_ln416_3

]]></Node>
<StgValue><ssdm name="and_ln416_3"/></StgValue>
</operation>

<operation id="656" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_0:412  %tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="657" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="10" op_0_bw="10" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:413  %tmp_7 = call i10 @_ssdm_op_PartSelect.i10.i47.i32.i32(i47 %add_ln1192_7, i32 37, i32 46)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="658" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0:414  %icmp_ln879_6 = icmp eq i10 %tmp_7, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_6"/></StgValue>
</operation>

<operation id="659" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="11" op_0_bw="11" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:415  %tmp_8 = call i11 @_ssdm_op_PartSelect.i11.i47.i32.i32(i47 %add_ln1192_7, i32 36, i32 46)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="660" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_0:416  %icmp_ln879_7 = icmp eq i11 %tmp_8, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_7"/></StgValue>
</operation>

<operation id="661" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_0:417  %icmp_ln768_3 = icmp eq i11 %tmp_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_3"/></StgValue>
</operation>

<operation id="662" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="37" op_2_bw="32">
<![CDATA[
hls_label_0:419  %tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i37.i32(i37 %add_ln1192_11, i32 36)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="663" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:420  %xor_ln779_3 = xor i1 %tmp_77, true

]]></Node>
<StgValue><ssdm name="xor_ln779_3"/></StgValue>
</operation>

<operation id="664" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:421  %and_ln779_3 = and i1 %icmp_ln879_6, %xor_ln779_3

]]></Node>
<StgValue><ssdm name="and_ln779_3"/></StgValue>
</operation>

<operation id="665" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:422  %select_ln416_3 = select i1 %and_ln416_3, i1 %and_ln779_3, i1 %icmp_ln879_7

]]></Node>
<StgValue><ssdm name="select_ln416_3"/></StgValue>
</operation>

<operation id="666" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:423  %and_ln781_3 = and i1 %and_ln416_3, %icmp_ln879_7

]]></Node>
<StgValue><ssdm name="and_ln781_3"/></StgValue>
</operation>

<operation id="667" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:428  %and_ln786_3 = and i1 %tmp_76, %select_ln416_3

]]></Node>
<StgValue><ssdm name="and_ln786_3"/></StgValue>
</operation>

<operation id="668" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:429  %or_ln786_3 = or i1 %and_ln781_3, %and_ln786_3

]]></Node>
<StgValue><ssdm name="or_ln786_3"/></StgValue>
</operation>

<operation id="669" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:430  %xor_ln786_11 = xor i1 %or_ln786_3, true

]]></Node>
<StgValue><ssdm name="xor_ln786_11"/></StgValue>
</operation>

<operation id="670" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:431  %and_ln786_15 = and i1 %tmp_72, %xor_ln786_11

]]></Node>
<StgValue><ssdm name="and_ln786_15"/></StgValue>
</operation>

<operation id="671" st_id="26" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
hls_label_0:445  %OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %OUT_addr)

]]></Node>
<StgValue><ssdm name="OUT_addr_resp"/></StgValue>
</operation>

<operation id="672" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
hls_label_0:446  %result_pack_1_V = call i64 @llvm.part.set.i64.i16(i64 %result_pack_1_V_1_l, i16 %result_1_V, i32 0, i32 15)

]]></Node>
<StgValue><ssdm name="result_pack_1_V"/></StgValue>
</operation>

<operation id="673" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="8" op_4_bw="1" op_5_bw="0">
<![CDATA[
hls_label_0:451  call void @_ssdm_op_Write.m_axi.i64P(i64* %OUT_addr_1, i64 %result_pack_1_V, i8 -1)

]]></Node>
<StgValue><ssdm name="write_ln113"/></StgValue>
</operation>

<operation id="674" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="30">
<![CDATA[
hls_label_0:455  %zext_ln321_26 = zext i30 %add_ln321_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_26"/></StgValue>
</operation>

<operation id="675" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:456  %OUT_addr_2 = getelementptr i64* %OUT_r, i64 %zext_ln321_26

]]></Node>
<StgValue><ssdm name="OUT_addr_2"/></StgValue>
</operation>

<operation id="676" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:457  %OUT_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %OUT_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_2_req"/></StgValue>
</operation>

<operation id="677" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:471  store i64 %result_pack_1_V, i64* %result_pack_1_V_1

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="678" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64">
<![CDATA[
hls_label_0:2  %result_pack_2_V_1_l = load i64* %result_pack_2_V_1

]]></Node>
<StgValue><ssdm name="result_pack_2_V_1_l"/></StgValue>
</operation>

<operation id="679" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:418  %select_ln777_3 = select i1 %and_ln416_3, i1 %icmp_ln879_7, i1 %icmp_ln768_3

]]></Node>
<StgValue><ssdm name="select_ln777_3"/></StgValue>
</operation>

<operation id="680" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:424  %xor_ln785_6 = xor i1 %select_ln777_3, true

]]></Node>
<StgValue><ssdm name="xor_ln785_6"/></StgValue>
</operation>

<operation id="681" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:425  %or_ln785_3 = or i1 %tmp_76, %xor_ln785_6

]]></Node>
<StgValue><ssdm name="or_ln785_3"/></StgValue>
</operation>

<operation id="682" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:426  %xor_ln785_7 = xor i1 %tmp_72, true

]]></Node>
<StgValue><ssdm name="xor_ln785_7"/></StgValue>
</operation>

<operation id="683" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:427  %and_ln785_3 = and i1 %or_ln785_3, %xor_ln785_7

]]></Node>
<StgValue><ssdm name="and_ln785_3"/></StgValue>
</operation>

<operation id="684" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:432  %or_ln340_17 = or i1 %and_ln786_15, %and_ln785_3

]]></Node>
<StgValue><ssdm name="or_ln340_17"/></StgValue>
</operation>

<operation id="685" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:433  %or_ln340_18 = or i1 %and_ln786_3, %xor_ln785_7

]]></Node>
<StgValue><ssdm name="or_ln340_18"/></StgValue>
</operation>

<operation id="686" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:434  %or_ln340_19 = or i1 %or_ln340_18, %and_ln781_3

]]></Node>
<StgValue><ssdm name="or_ln340_19"/></StgValue>
</operation>

<operation id="687" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:435  %select_ln340_11 = select i1 %or_ln340_17, i16 32767, i16 %add_ln415_3

]]></Node>
<StgValue><ssdm name="select_ln340_11"/></StgValue>
</operation>

<operation id="688" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:436  %select_ln388_11 = select i1 %and_ln786_15, i16 -32768, i16 %add_ln415_3

]]></Node>
<StgValue><ssdm name="select_ln388_11"/></StgValue>
</operation>

<operation id="689" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:437  %select_ln340_23 = select i1 %or_ln340_19, i16 %select_ln340_11, i16 %select_ln388_11

]]></Node>
<StgValue><ssdm name="select_ln340_23"/></StgValue>
</operation>

<operation id="690" st_id="27" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
hls_label_0:445  %OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %OUT_addr)

]]></Node>
<StgValue><ssdm name="OUT_addr_resp"/></StgValue>
</operation>

<operation id="691" st_id="27" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:452  %OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %OUT_addr_1)

]]></Node>
<StgValue><ssdm name="OUT_addr_1_resp"/></StgValue>
</operation>

<operation id="692" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
hls_label_0:453  %result_pack_2_V = call i64 @llvm.part.set.i64.i16(i64 %result_pack_2_V_1_l, i16 %result_2_V, i32 0, i32 15)

]]></Node>
<StgValue><ssdm name="result_pack_2_V"/></StgValue>
</operation>

<operation id="693" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="8" op_4_bw="1" op_5_bw="0">
<![CDATA[
hls_label_0:458  call void @_ssdm_op_Write.m_axi.i64P(i64* %OUT_addr_2, i64 %result_pack_2_V, i8 -1)

]]></Node>
<StgValue><ssdm name="write_ln113"/></StgValue>
</operation>

<operation id="694" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="30">
<![CDATA[
hls_label_0:462  %zext_ln321_27 = zext i30 %add_ln321_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_27"/></StgValue>
</operation>

<operation id="695" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:463  %OUT_addr_3 = getelementptr i64* %OUT_r, i64 %zext_ln321_27

]]></Node>
<StgValue><ssdm name="OUT_addr_3"/></StgValue>
</operation>

<operation id="696" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:464  %OUT_addr_3_req = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %OUT_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_3_req"/></StgValue>
</operation>

<operation id="697" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:470  store i64 %result_pack_2_V, i64* %result_pack_2_V_1

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="698" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64">
<![CDATA[
hls_label_0:3  %result_pack_3_V_1_l = load i64* %result_pack_3_V_1

]]></Node>
<StgValue><ssdm name="result_pack_3_V_1_l"/></StgValue>
</operation>

<operation id="699" st_id="28" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
hls_label_0:445  %OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %OUT_addr)

]]></Node>
<StgValue><ssdm name="OUT_addr_resp"/></StgValue>
</operation>

<operation id="700" st_id="28" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:452  %OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %OUT_addr_1)

]]></Node>
<StgValue><ssdm name="OUT_addr_1_resp"/></StgValue>
</operation>

<operation id="701" st_id="28" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:459  %OUT_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %OUT_addr_2)

]]></Node>
<StgValue><ssdm name="OUT_addr_2_resp"/></StgValue>
</operation>

<operation id="702" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
hls_label_0:460  %result_pack_3_V = call i64 @llvm.part.set.i64.i16(i64 %result_pack_3_V_1_l, i16 %select_ln340_23, i32 0, i32 15)

]]></Node>
<StgValue><ssdm name="result_pack_3_V"/></StgValue>
</operation>

<operation id="703" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="8" op_4_bw="1" op_5_bw="0">
<![CDATA[
hls_label_0:465  call void @_ssdm_op_Write.m_axi.i64P(i64* %OUT_addr_3, i64 %result_pack_3_V, i8 -1)

]]></Node>
<StgValue><ssdm name="write_ln113"/></StgValue>
</operation>

<operation id="704" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:469  store i64 %result_pack_3_V, i64* %result_pack_3_V_1

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="705" st_id="29" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
hls_label_0:445  %OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %OUT_addr)

]]></Node>
<StgValue><ssdm name="OUT_addr_resp"/></StgValue>
</operation>

<operation id="706" st_id="29" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:452  %OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %OUT_addr_1)

]]></Node>
<StgValue><ssdm name="OUT_addr_1_resp"/></StgValue>
</operation>

<operation id="707" st_id="29" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:459  %OUT_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %OUT_addr_2)

]]></Node>
<StgValue><ssdm name="OUT_addr_2_resp"/></StgValue>
</operation>

<operation id="708" st_id="29" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:466  %OUT_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %OUT_addr_3)

]]></Node>
<StgValue><ssdm name="OUT_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="709" st_id="30" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
hls_label_0:445  %OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %OUT_addr)

]]></Node>
<StgValue><ssdm name="OUT_addr_resp"/></StgValue>
</operation>

<operation id="710" st_id="30" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:452  %OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %OUT_addr_1)

]]></Node>
<StgValue><ssdm name="OUT_addr_1_resp"/></StgValue>
</operation>

<operation id="711" st_id="30" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:459  %OUT_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %OUT_addr_2)

]]></Node>
<StgValue><ssdm name="OUT_addr_2_resp"/></StgValue>
</operation>

<operation id="712" st_id="30" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:466  %OUT_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %OUT_addr_3)

]]></Node>
<StgValue><ssdm name="OUT_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="713" st_id="31" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:452  %OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %OUT_addr_1)

]]></Node>
<StgValue><ssdm name="OUT_addr_1_resp"/></StgValue>
</operation>

<operation id="714" st_id="31" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:459  %OUT_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %OUT_addr_2)

]]></Node>
<StgValue><ssdm name="OUT_addr_2_resp"/></StgValue>
</operation>

<operation id="715" st_id="31" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:466  %OUT_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %OUT_addr_3)

]]></Node>
<StgValue><ssdm name="OUT_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="716" st_id="32" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:459  %OUT_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %OUT_addr_2)

]]></Node>
<StgValue><ssdm name="OUT_addr_2_resp"/></StgValue>
</operation>

<operation id="717" st_id="32" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:466  %OUT_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %OUT_addr_3)

]]></Node>
<StgValue><ssdm name="OUT_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="718" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0:4  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="719" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0:5  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln89"/></StgValue>
</operation>

<operation id="720" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0:438  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln110"/></StgValue>
</operation>

<operation id="721" st_id="33" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_0:466  %OUT_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %OUT_addr_3)

]]></Node>
<StgValue><ssdm name="OUT_addr_3_resp"/></StgValue>
</operation>

<operation id="722" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0:467  %empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="723" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0:473  br label %0

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="724" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln116"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
