% =====================================================================
% Journal article on the hardware property checking via software netlists.
%
%   - 14 pages maximum, including everything
%   - TCAD requires 30% new content.
%   - page charges apply
% =====================================================================

% For final copy to IEEE
\documentclass[journal]{IEEEtran}

% For the initial submission
%\documentclass[journal,draftclsnofoot,onecolumn]{IEEEtran}

% ---------------------------------------------------------------------
% External packages - Please keep these minimal
% ---------------------------------------------------------------------
\usepackage{amsfonts}
\usepackage{amssymb}
\usepackage{amsmath}
\usepackage{amsthm}
\usepackage{listings}

\usepackage{graphicx}
\usepackage{tikz}
\usetikzlibrary{plotmarks}
\usepackage{pgfplotstable}
\usepackage{pgfplots}

\usepackage{cite}
\usepackage{color}
\usepackage{paralist}
\usepackage[algo2e,linesnumbered,ruled,lined]{algorithm2e}

% \usepackage{hyperref} - save it for the Authors' Postprint

\newcommand{\Omit}[1]{}

% Author comments to each other.
% \def\comment#1{{\color{red}#1}}  % display comments/notes.
\newcommand{\rmcmt}[1]{{\color{magenta}{#1}}}%#1
\newcommand{\tmcmt}[1]{{\color{red}{#1}}}%#1

\theoremstyle{definition}
\newtheorem{definition}{Definition}
\newtheorem{example}{Example}

\lstdefinestyle{base}{
  language=C,
  emptylines=1,
  breaklines=true,
  escapeinside={(*}{*)},
  basicstyle=\ttfamily\color{black},
  moredelim=**[is][\color{magenta}]{~}{~},
  %moredelim=**[is][\color{red}]{@}{@},
  moredelim=**[is][\color{blue}]{'}{'}
}

\lstset{basicstyle=\ttfamily}

% ---------------------------------------------------------------------
% Use millimetres as unit of length, of course.
% ---------------------------------------------------------------------
\setlength{\unitlength}{1mm}

% ---------------------------------------------------------------------
% Any textual macros we define go here
% ---------------------------------------------------------------------
\input{symbols}

% ---------------------------------------------------------------------
% Start of document
% ---------------------------------------------------------------------
\begin{document}

\title{Exploring Formal Verification of Hardware Properties using Software Analysis Tools}

\author{Rajdeep Mukherjee, 
        Peter Schrammel,
        Daniel Kroening, 
        Tom Melham, \\
        Antoine Min{\'e} and
        Eugene Goldberg
        \thanks{R. Mukherjee, D. Kroening and T. Melham are at 
                University of Oxford, Department of Computer Science,
                Wolfson Building, Parks Road,
                Oxford, OX1 3QD, England.}
        \thanks{P. Schrammel is at  Diffblue Limited, Oxford, UK, and
                School of Engineering and Informatics,
                University of Sussex, Brighton, BN1 9RH, UK}
        \thanks{E. Goldberg is at Diffblue Limited, Oxford, UK}
        \thanks{A. Min{\'e} is at Engineering School, UPMC University, Paris}}
\markboth{IEEE Transactions on Computer-Aided Design of Integrated
          Circuits And Systems, Vol. XX, No. Y, Month 2004}%
         {Mukherjee et al.: Hardware Propety Verification using Software Analyzers}

% Create the title
\maketitle
% \IEEEpeerreviewmaketitle

\begin{abstract}
This paper explores formal verification of hardware via translation of
Verilog RTL into a novel ANSI-C representation called a \emph{software
netlist}.  Unlike abstract software models of hardware designed for
high-performance simulation, software netlists are cycle-accurate, faithful
translations of the RTL.  This precise representation enables novel
experiments with software verification technologies for formal verification
of hardware at the register-transfer level of abstraction.  To establish an
experimental baseline, we compare the capability and performance of verification
tools for RTL and software verification tools that use propositional SAT/SMT
solvers for bit-level analysis.  We also evaluate some contemporary software
verification tools that use abstraction, such as classical abstract
interpretation and counterexample-guided abstraction refinement.
Experiments with 34 RTL benchmarks confirm that SAT-based, bit-level
hardware model checkers currently outperform bit-level software analyzers.
However, we also establish that abstract interpretation with manual guidance
is effective for finding complex bugs, as well as for proving unbounded safety
of software netlist designs generated from RTL circuits.
\end{abstract}

\begin{IEEEkeywords} % Supposed to be in alphabetical order.
Abstract Interpretation, 
ANSI-C, 
Formal Verification, 
SAT, 
Symbolic Execution,
Verilog RTL. 
\end{IEEEkeywords}

% ---------------------------------------------------------------------
% Start of text.
% ---------------------------------------------------------------------
\input{intro}                   % Motivation, vision, and contributions
\input{notation}                % Notation and definition of problem
\input{background}              % Background on property checking methods
\input{example.tex}             % Motivating example
\input{v2c}                     % The v2c tool
\input{equivalence}             % Equivalence of Hardware and Software
\input{experiment}              % Experiments.
\input{related_work}            % Related work
\input{concl}                   % Conclusions

% ---------------------------------------------------------------------
% Un-numbered section of acknowledgments
% ---------------------------------------------------------------------
\section*{Acknowledgments}

% ---------------------------------------------------------------------
% Bibliography
% ---------------------------------------------------------------------
\bibliographystyle{IEEEtran}
\bibliography{paper}

% ---------------------------------------------------------------------
% Biographies of authors.
% ---------------------------------------------------------------------

% \begin{IEEEbiography}{Rajdeep Mukherjee}
% \end{IEEEbiography}

% \begin{IEEEbiography}{Peter Schrammel}
% \end{IEEEbiography}

% \begin{IEEEbiography}{Daniel Kroening}
% \end{IEEEbiography}

% \begin{IEEEbiography}{Tom Melham}
% \end{IEEEbiography}

% \begin{IEEEbiography}{Antoine Min{\'e}}
% \end{IEEEbiography}

% \begin{IEEEbiography}{Eugene Goldberg}
% \end{IEEEbiography}

\end{document}


