Timing Analyzer report for Generator
Fri May 10 09:29:33 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'Block1:BlockU1|ADSR:ADSR_inst|EN'
 14. Slow 1200mV 85C Model Setup: 'Block1:BlockU2|ADSR:ADSR_inst|EN'
 15. Slow 1200mV 85C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'
 16. Slow 1200mV 85C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Setup: 'BUT_1'
 18. Slow 1200mV 85C Model Setup: 'BUT_2'
 19. Slow 1200mV 85C Model Setup: 'C'
 20. Slow 1200mV 85C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'
 21. Slow 1200mV 85C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Hold: 'BUT_1'
 23. Slow 1200mV 85C Model Hold: 'BUT_2'
 24. Slow 1200mV 85C Model Hold: 'C'
 25. Slow 1200mV 85C Model Hold: 'Block1:BlockU1|ADSR:ADSR_inst|EN'
 26. Slow 1200mV 85C Model Hold: 'Block1:BlockU2|ADSR:ADSR_inst|EN'
 27. Slow 1200mV 85C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'
 28. Slow 1200mV 85C Model Recovery: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 85C Model Removal: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 85C Model Metastability Summary
 31. Slow 1200mV 0C Model Fmax Summary
 32. Slow 1200mV 0C Model Setup Summary
 33. Slow 1200mV 0C Model Hold Summary
 34. Slow 1200mV 0C Model Recovery Summary
 35. Slow 1200mV 0C Model Removal Summary
 36. Slow 1200mV 0C Model Minimum Pulse Width Summary
 37. Slow 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Setup: 'Block1:BlockU1|ADSR:ADSR_inst|EN'
 39. Slow 1200mV 0C Model Setup: 'Block1:BlockU2|ADSR:ADSR_inst|EN'
 40. Slow 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'
 41. Slow 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'
 42. Slow 1200mV 0C Model Setup: 'BUT_1'
 43. Slow 1200mV 0C Model Setup: 'BUT_2'
 44. Slow 1200mV 0C Model Setup: 'C'
 45. Slow 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'
 46. Slow 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 47. Slow 1200mV 0C Model Hold: 'BUT_1'
 48. Slow 1200mV 0C Model Hold: 'C'
 49. Slow 1200mV 0C Model Hold: 'BUT_2'
 50. Slow 1200mV 0C Model Hold: 'Block1:BlockU1|ADSR:ADSR_inst|EN'
 51. Slow 1200mV 0C Model Hold: 'Block1:BlockU2|ADSR:ADSR_inst|EN'
 52. Slow 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'
 53. Slow 1200mV 0C Model Recovery: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 54. Slow 1200mV 0C Model Removal: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 55. Slow 1200mV 0C Model Metastability Summary
 56. Fast 1200mV 0C Model Setup Summary
 57. Fast 1200mV 0C Model Hold Summary
 58. Fast 1200mV 0C Model Recovery Summary
 59. Fast 1200mV 0C Model Removal Summary
 60. Fast 1200mV 0C Model Minimum Pulse Width Summary
 61. Fast 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 62. Fast 1200mV 0C Model Setup: 'Block1:BlockU1|ADSR:ADSR_inst|EN'
 63. Fast 1200mV 0C Model Setup: 'Block1:BlockU2|ADSR:ADSR_inst|EN'
 64. Fast 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'
 65. Fast 1200mV 0C Model Setup: 'BUT_1'
 66. Fast 1200mV 0C Model Setup: 'BUT_2'
 67. Fast 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'
 68. Fast 1200mV 0C Model Setup: 'C'
 69. Fast 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 70. Fast 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'
 71. Fast 1200mV 0C Model Hold: 'C'
 72. Fast 1200mV 0C Model Hold: 'BUT_1'
 73. Fast 1200mV 0C Model Hold: 'BUT_2'
 74. Fast 1200mV 0C Model Hold: 'Block1:BlockU1|ADSR:ADSR_inst|EN'
 75. Fast 1200mV 0C Model Hold: 'Block1:BlockU2|ADSR:ADSR_inst|EN'
 76. Fast 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'
 77. Fast 1200mV 0C Model Recovery: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 78. Fast 1200mV 0C Model Removal: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 79. Fast 1200mV 0C Model Metastability Summary
 80. Multicorner Timing Analysis Summary
 81. Board Trace Model Assignments
 82. Input Transition Times
 83. Signal Integrity Metrics (Slow 1200mv 0c Model)
 84. Signal Integrity Metrics (Slow 1200mv 85c Model)
 85. Signal Integrity Metrics (Fast 1200mv 0c Model)
 86. Setup Transfers
 87. Hold Transfers
 88. Recovery Transfers
 89. Removal Transfers
 90. Report TCCS
 91. Report RSKM
 92. Unconstrained Paths Summary
 93. Clock Status Summary
 94. Unconstrained Input Ports
 95. Unconstrained Output Ports
 96. Unconstrained Input Ports
 97. Unconstrained Output Ports
 98. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Generator                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.33        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  14.1%      ;
;     Processor 3            ;  10.8%      ;
;     Processor 4            ;   8.2%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { Block1:BlockU1|ADSR:ADSR_inst|EN }                 ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { Block1:BlockU2|ADSR:ADSR_inst|EN }                 ;
; BUT_1                                            ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { BUT_1 }                                            ;
; BUT_2                                            ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { BUT_2 }                                            ;
; C                                                ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { C }                                                ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 5.000   ; 200.0 MHz  ; 0.000 ; 2.500  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; C      ; UPLL|altpll_component|auto_generated|pll1|inclk[0] ; { UPLL|altpll_component|auto_generated|pll1|clk[0] } ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 2.500   ; 400.0 MHz  ; 0.000 ; 1.250  ; 50.00      ; 1         ; 8           ;       ;        ;           ;            ; false    ; C      ; UPLL|altpll_component|auto_generated|pll1|inclk[0] ; { UPLL|altpll_component|auto_generated|pll1|clk[1] } ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; C      ; UPLL|altpll_component|auto_generated|pll1|inclk[0] ; { UPLL|altpll_component|auto_generated|pll1|clk[2] } ;
+--------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                              ;
+------------+-----------------+--------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note                                                          ;
+------------+-----------------+--------------------------------------------------+---------------------------------------------------------------+
; 93.44 MHz  ; 93.44 MHz       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 113.42 MHz ; 113.42 MHz      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ;                                                               ;
; 132.42 MHz ; 132.42 MHz      ; C                                                ;                                                               ;
; 487.33 MHz ; 250.0 MHz       ; BUT_1                                            ; limit due to minimum period restriction (max I/O toggle rate) ;
; 616.9 MHz  ; 250.0 MHz       ; BUT_2                                            ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; -9.014 ; -3504.549     ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; -4.184 ; -103.550      ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; -3.973 ; -97.685       ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; -3.304 ; -222.678      ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; -1.846 ; -20.640       ;
; BUT_1                                            ; -1.052 ; -2.303        ;
; BUT_2                                            ; -0.621 ; -1.374        ;
; C                                                ; 0.076  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.433 ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.451 ; 0.000         ;
; BUT_1                                            ; 0.453 ; 0.000         ;
; BUT_2                                            ; 0.454 ; 0.000         ;
; C                                                ; 0.454 ; 0.000         ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; 1.480 ; 0.000         ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; 1.555 ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.512 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                   ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.206 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                    ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.006 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; BUT_1                                            ; -3.000 ; -8.948        ;
; BUT_2                                            ; -3.000 ; -7.461        ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; -1.701 ; -20.412       ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; 0.351  ; 0.000         ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; 0.399  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.799  ; 0.000         ;
; C                                                ; 9.783  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 49.691 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                                                                                                           ; Launch Clock                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------+------------+------------+
; -9.014 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.969     ; 6.237      ;
; -9.014 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.969     ; 6.237      ;
; -9.014 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.969     ; 6.237      ;
; -9.014 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.969     ; 6.237      ;
; -9.014 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.969     ; 6.237      ;
; -9.014 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.969     ; 6.237      ;
; -9.014 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.969     ; 6.237      ;
; -9.014 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.969     ; 6.237      ;
; -9.014 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.969     ; 6.237      ;
; -9.014 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.969     ; 6.237      ;
; -9.014 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.969     ; 6.237      ;
; -9.014 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.969     ; 6.237      ;
; -9.014 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.969     ; 6.237      ;
; -9.014 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.969     ; 6.237      ;
; -9.014 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.969     ; 6.237      ;
; -9.014 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.969     ; 6.237      ;
; -9.014 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.969     ; 6.237      ;
; -9.014 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.969     ; 6.237      ;
; -9.014 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.969     ; 6.237      ;
; -9.014 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.969     ; 6.237      ;
; -9.014 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.969     ; 6.237      ;
; -9.014 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.969     ; 6.237      ;
; -9.014 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.969     ; 6.237      ;
; -9.014 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.969     ; 6.237      ;
; -9.000 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.951     ; 6.241      ;
; -9.000 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.951     ; 6.241      ;
; -9.000 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.951     ; 6.241      ;
; -9.000 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.951     ; 6.241      ;
; -9.000 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.951     ; 6.241      ;
; -9.000 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.951     ; 6.241      ;
; -9.000 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.951     ; 6.241      ;
; -9.000 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.951     ; 6.241      ;
; -9.000 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.951     ; 6.241      ;
; -9.000 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.951     ; 6.241      ;
; -9.000 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.951     ; 6.241      ;
; -9.000 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.951     ; 6.241      ;
; -9.000 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.951     ; 6.241      ;
; -9.000 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.951     ; 6.241      ;
; -9.000 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.951     ; 6.241      ;
; -9.000 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.951     ; 6.241      ;
; -9.000 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.951     ; 6.241      ;
; -9.000 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.951     ; 6.241      ;
; -9.000 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.951     ; 6.241      ;
; -9.000 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.951     ; 6.241      ;
; -9.000 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.951     ; 6.241      ;
; -9.000 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.951     ; 6.241      ;
; -9.000 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.951     ; 6.241      ;
; -9.000 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.951     ; 6.241      ;
; -8.953 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.144     ; 6.001      ;
; -8.953 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.144     ; 6.001      ;
; -8.953 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.144     ; 6.001      ;
; -8.953 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.144     ; 6.001      ;
; -8.953 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.144     ; 6.001      ;
; -8.953 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.144     ; 6.001      ;
; -8.953 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.144     ; 6.001      ;
; -8.953 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.144     ; 6.001      ;
; -8.953 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.144     ; 6.001      ;
; -8.953 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.144     ; 6.001      ;
; -8.953 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.144     ; 6.001      ;
; -8.953 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.144     ; 6.001      ;
; -8.953 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.144     ; 6.001      ;
; -8.953 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.144     ; 6.001      ;
; -8.953 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.144     ; 6.001      ;
; -8.953 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.144     ; 6.001      ;
; -8.953 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.144     ; 6.001      ;
; -8.953 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.144     ; 6.001      ;
; -8.953 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.144     ; 6.001      ;
; -8.953 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.144     ; 6.001      ;
; -8.953 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.144     ; 6.001      ;
; -8.953 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.144     ; 6.001      ;
; -8.953 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.144     ; 6.001      ;
; -8.953 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.144     ; 6.001      ;
; -8.918 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT18 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.965     ; 6.145      ;
; -8.918 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT19 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.965     ; 6.145      ;
; -8.918 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT20 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.965     ; 6.145      ;
; -8.918 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT21 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.965     ; 6.145      ;
; -8.918 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT22 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.965     ; 6.145      ;
; -8.918 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT23 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.965     ; 6.145      ;
; -8.918 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT24 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.965     ; 6.145      ;
; -8.918 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT25 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.965     ; 6.145      ;
; -8.918 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT26 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.965     ; 6.145      ;
; -8.918 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT27 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.965     ; 6.145      ;
; -8.918 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT28 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.965     ; 6.145      ;
; -8.918 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT29 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.965     ; 6.145      ;
; -8.918 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT30 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.965     ; 6.145      ;
; -8.918 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT31 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.965     ; 6.145      ;
; -8.918 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT32 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.965     ; 6.145      ;
; -8.918 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT33 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.965     ; 6.145      ;
; -8.918 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT34 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.965     ; 6.145      ;
; -8.918 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT35 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.965     ; 6.145      ;
; -8.918 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT11 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.965     ; 6.145      ;
; -8.918 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT14 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.965     ; 6.145      ;
; -8.918 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT12 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.965     ; 6.145      ;
; -8.918 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT13 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.965     ; 6.145      ;
; -8.918 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT1  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.965     ; 6.145      ;
; -8.918 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT2  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.965     ; 6.145      ;
; -8.918 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT7  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.965     ; 6.145      ;
; -8.918 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT10 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.965     ; 6.145      ;
; -8.918 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT9  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.965     ; 6.145      ;
; -8.918 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT8  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.965     ; 6.145      ;
+--------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Block1:BlockU1|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; -4.184 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.556      ; 5.122      ;
; -4.024 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.529      ; 5.138      ;
; -4.000 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.734      ; 5.044      ;
; -3.617 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.431      ; 4.996      ;
; -3.428 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.692      ; 4.996      ;
; -3.376 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.658      ; 4.964      ;
; -3.355 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.429      ; 5.052      ;
; -3.324 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.651      ; 5.085      ;
; -3.303 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.428      ; 4.989      ;
; -3.291 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.656      ; 5.054      ;
; -3.285 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.416      ; 5.125      ;
; -3.254 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.431      ; 4.886      ;
; -3.206 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.354      ; 4.978      ;
; -3.199 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.568      ; 5.036      ;
; -3.190 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.426      ; 5.040      ;
; -3.180 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.355      ; 4.940      ;
; -3.167 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.415      ; 5.006      ;
; -3.159 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.534      ; 4.957      ;
; -3.156 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.418      ; 4.990      ;
; -3.146 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.385      ; 4.962      ;
; -3.108 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.418      ; 4.942      ;
; -3.092 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.387      ; 4.917      ;
; -3.090 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.561      ; 4.914      ;
; -3.090 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.598      ; 4.965      ;
; -3.069 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.386      ; 4.887      ;
; -3.055 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.554      ; 4.879      ;
; -3.006 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.567      ; 4.865      ;
; -2.976 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.571      ; 4.841      ;
; -2.954 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.601      ; 4.832      ;
; -2.889 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.555      ; 5.061      ;
; -2.717 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.737      ; 4.943      ;
; -2.660 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.737      ; 4.888      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Block1:BlockU2|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; -3.973 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.243      ; 4.288      ;
; -3.627 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.994      ; 4.526      ;
; -3.549 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.241      ; 4.367      ;
; -3.409 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.212      ; 4.475      ;
; -3.256 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.030      ; 4.480      ;
; -3.165 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.242      ; 4.527      ;
; -3.157 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.019      ; 4.588      ;
; -3.095 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.000      ; 4.521      ;
; -3.068 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.208      ; 4.397      ;
; -3.063 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.177      ; 4.524      ;
; -3.055 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.221      ; 4.543      ;
; -3.031 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.242      ; 4.550      ;
; -3.007 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.018      ; 4.450      ;
; -3.004 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.281      ; 4.409      ;
; -2.993 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.217      ; 4.484      ;
; -2.993 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.000      ; 4.430      ;
; -2.989 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.220      ; 4.474      ;
; -2.977 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.178      ; 4.440      ;
; -2.974 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.243      ; 4.474      ;
; -2.944 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.218      ; 4.426      ;
; -2.943 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.208      ; 4.433      ;
; -2.933 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.215      ; 4.427      ;
; -2.929 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.017      ; 4.360      ;
; -2.910 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.027      ; 4.361      ;
; -2.899 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.178      ; 4.343      ;
; -2.898 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.216      ; 4.393      ;
; -2.882 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.217      ; 4.390      ;
; -2.861 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.178      ; 4.304      ;
; -2.853 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.215      ; 4.356      ;
; -2.811 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.220      ; 4.318      ;
; -2.788 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.017      ; 4.402      ;
; -2.649 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.219      ; 4.473      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                               ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -3.304 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[24] ; Block1:BlockU1|ADSR:ADSR_inst|data1[24]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.209     ; 0.536      ;
; -3.242 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|ADSR:ADSR_inst|data1[14]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.918     ; 0.765      ;
; -3.222 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[23] ; Block1:BlockU1|ADSR:ADSR_inst|data1[23]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.926     ; 0.737      ;
; -3.219 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[25] ; Block1:BlockU1|ADSR:ADSR_inst|data1[25]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.925     ; 0.735      ;
; -3.029 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[1]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.719     ; 0.751      ;
; -3.016 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[5]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.917     ; 0.540      ;
; -3.009 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[9]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.335     ; 0.115      ;
; -3.009 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[7]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.335     ; 0.115      ;
; -2.986 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[26] ; Block1:BlockU1|ADSR:ADSR_inst|data1[26]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.676     ; 0.751      ;
; -2.952 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[1]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.659     ; 0.734      ;
; -2.895 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[2]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[2]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.786     ; 0.550      ;
; -2.880 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[4]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.772     ; 0.549      ;
; -2.870 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU2|ADSR:ADSR_inst|data1[14]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.550     ; 0.761      ;
; -2.865 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[3]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[3]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.770     ; 0.536      ;
; -2.834 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|ADSR:ADSR_inst|data1[13]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.160     ; 0.115      ;
; -2.831 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|ADSR:ADSR_inst|data1[10]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.157     ; 0.115      ;
; -2.827 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|ADSR:ADSR_inst|data1[15]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.718     ; 0.550      ;
; -2.788 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[27] ; Block1:BlockU1|ADSR:ADSR_inst|data1[27]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.114     ; 0.115      ;
; -2.788 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[29] ; Block1:BlockU1|ADSR:ADSR_inst|data1[29]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.114     ; 0.115      ;
; -2.787 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[28] ; Block1:BlockU1|ADSR:ADSR_inst|data1[28]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.113     ; 0.115      ;
; -2.762 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[30] ; Block1:BlockU1|ADSR:ADSR_inst|data1[30]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.088     ; 0.115      ;
; -2.659 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[28] ; Block1:BlockU2|ADSR:ADSR_inst|data1[28]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.550     ; 0.550      ;
; -2.648 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[29] ; Block1:BlockU2|ADSR:ADSR_inst|data1[29]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.328     ; 0.761      ;
; -2.643 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[8]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.969     ; 0.115      ;
; -2.643 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[12] ; Block1:BlockU1|ADSR:ADSR_inst|data1[12]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.969     ; 0.115      ;
; -2.642 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|ADSR:ADSR_inst|data1[15]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.968     ; 0.115      ;
; -2.640 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[0]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.966     ; 0.115      ;
; -2.633 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[23] ; Block1:BlockU2|ADSR:ADSR_inst|data1[23]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.326     ; 0.748      ;
; -2.623 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[24] ; Block1:BlockU2|ADSR:ADSR_inst|data1[24]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.329     ; 0.735      ;
; -2.601 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[31] ; Block1:BlockU1|ADSR:ADSR_inst|data1[31]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.927     ; 0.115      ;
; -2.565 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[21] ; Block1:BlockU1|ADSR:ADSR_inst|data1[21]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.891     ; 0.115      ;
; -2.540 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[19] ; Block1:BlockU2|ADSR:ADSR_inst|data1[19]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.246     ; 0.735      ;
; -2.539 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[20] ; Block1:BlockU2|ADSR:ADSR_inst|data1[20]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.245     ; 0.735      ;
; -2.522 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[20] ; Block1:BlockU1|ADSR:ADSR_inst|data1[20]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.848     ; 0.115      ;
; -2.506 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[31] ; Block1:BlockU2|ADSR:ADSR_inst|data1[31]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.832     ; 0.115      ;
; -2.459 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[5]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.785     ; 0.115      ;
; -2.458 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[6]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.784     ; 0.115      ;
; -2.458 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU2|ADSR:ADSR_inst|data1[13]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.784     ; 0.115      ;
; -2.457 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[4]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[4]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.783     ; 0.115      ;
; -2.435 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[3]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[3]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.326     ; 0.550      ;
; -2.435 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[0]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.327     ; 0.549      ;
; -2.433 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[18] ; Block1:BlockU2|ADSR:ADSR_inst|data1[18]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.759     ; 0.115      ;
; -2.433 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[21] ; Block1:BlockU2|ADSR:ADSR_inst|data1[21]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.759     ; 0.115      ;
; -2.431 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[22] ; Block1:BlockU2|ADSR:ADSR_inst|data1[22]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.757     ; 0.115      ;
; -2.431 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU2|ADSR:ADSR_inst|data1[16]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.757     ; 0.115      ;
; -2.428 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU2|ADSR:ADSR_inst|data1[17]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.754     ; 0.115      ;
; -2.424 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[9]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.750     ; 0.115      ;
; -2.424 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|ADSR:ADSR_inst|data1[11]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.750     ; 0.115      ;
; -2.418 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[27] ; Block1:BlockU2|ADSR:ADSR_inst|data1[27]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.324     ; 0.535      ;
; -2.413 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[25] ; Block1:BlockU2|ADSR:ADSR_inst|data1[25]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.118     ; 0.736      ;
; -2.348 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[2]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[2]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.674     ; 0.115      ;
; -2.345 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|ADSR:ADSR_inst|data1[11]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.671     ; 0.115      ;
; -2.344 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[6]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.670     ; 0.115      ;
; -2.238 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[7]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.564     ; 0.115      ;
; -2.235 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[12] ; Block1:BlockU2|ADSR:ADSR_inst|data1[12]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.561     ; 0.115      ;
; -2.225 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[18] ; Block1:BlockU1|ADSR:ADSR_inst|data1[18]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.551     ; 0.115      ;
; -2.225 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[19] ; Block1:BlockU1|ADSR:ADSR_inst|data1[19]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.551     ; 0.115      ;
; -2.223 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|ADSR:ADSR_inst|data1[17]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.549     ; 0.115      ;
; -2.222 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|ADSR:ADSR_inst|data1[16]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.548     ; 0.115      ;
; -2.220 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; Block1:BlockU1|ADSR:ADSR_inst|data1[22]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.546     ; 0.115      ;
; -2.213 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[26] ; Block1:BlockU2|ADSR:ADSR_inst|data1[26]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.117     ; 0.537      ;
; -2.208 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[8]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.534     ; 0.115      ;
; -2.207 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU2|ADSR:ADSR_inst|data1[10]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.533     ; 0.115      ;
; -2.199 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[30] ; Block1:BlockU2|ADSR:ADSR_inst|data1[30]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.525     ; 0.115      ;
; -1.262 ; UARTPROC:uartpr|DECAY_TIME[22]               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.191     ; 6.072      ;
; -1.260 ; UARTPROC:uartpr|DECAY_TIME[22]               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.191     ; 6.070      ;
; -1.253 ; UARTPROC:uartpr|DECAY_TIME[8]                ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.209     ; 6.045      ;
; -1.251 ; UARTPROC:uartpr|DECAY_TIME[8]                ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.209     ; 6.043      ;
; -1.170 ; UARTPROC:uartpr|DECAY_TIME[29]               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 5.982      ;
; -1.168 ; UARTPROC:uartpr|DECAY_TIME[29]               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 5.980      ;
; -1.132 ; UARTPROC:uartpr|DECAY_TIME[9]                ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.209     ; 5.924      ;
; -1.130 ; UARTPROC:uartpr|DECAY_TIME[9]                ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.209     ; 5.922      ;
; -1.129 ; UARTPROC:uartpr|DECAY_TIME[23]               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.191     ; 5.939      ;
; -1.127 ; UARTPROC:uartpr|DECAY_TIME[23]               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.191     ; 5.937      ;
; -1.110 ; UARTPROC:uartpr|ATTACK_TIME[18]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.181     ; 5.930      ;
; -1.110 ; UARTPROC:uartpr|ATTACK_TIME[18]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.181     ; 5.930      ;
; -1.110 ; UARTPROC:uartpr|ATTACK_TIME[18]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.181     ; 5.930      ;
; -1.110 ; UARTPROC:uartpr|ATTACK_TIME[18]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.181     ; 5.930      ;
; -1.110 ; UARTPROC:uartpr|ATTACK_TIME[18]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.181     ; 5.930      ;
; -1.110 ; UARTPROC:uartpr|ATTACK_TIME[18]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.181     ; 5.930      ;
; -1.110 ; UARTPROC:uartpr|ATTACK_TIME[18]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.181     ; 5.930      ;
; -1.048 ; UARTPROC:uartpr|DECAY_TIME[7]                ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.201     ; 5.848      ;
; -1.046 ; UARTPROC:uartpr|DECAY_TIME[7]                ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.201     ; 5.846      ;
; -1.037 ; UARTPROC:uartpr|DECAY_TIME[28]               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 5.849      ;
; -1.035 ; UARTPROC:uartpr|DECAY_TIME[28]               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 5.847      ;
; -1.030 ; UARTPROC:uartpr|DECAY_TIME[20]               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.201     ; 5.830      ;
; -1.028 ; UARTPROC:uartpr|DECAY_TIME[20]               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.201     ; 5.828      ;
; -0.995 ; UARTPROC:uartpr|DECAY_TIME[25]               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.201     ; 5.795      ;
; -0.993 ; UARTPROC:uartpr|DECAY_TIME[25]               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.201     ; 5.793      ;
; -0.944 ; UARTPROC:uartpr|ATTACK_TIME[16]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.181     ; 5.764      ;
; -0.944 ; UARTPROC:uartpr|ATTACK_TIME[16]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.181     ; 5.764      ;
; -0.944 ; UARTPROC:uartpr|ATTACK_TIME[16]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.181     ; 5.764      ;
; -0.944 ; UARTPROC:uartpr|ATTACK_TIME[16]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.181     ; 5.764      ;
; -0.944 ; UARTPROC:uartpr|ATTACK_TIME[16]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.181     ; 5.764      ;
; -0.944 ; UARTPROC:uartpr|ATTACK_TIME[16]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.181     ; 5.764      ;
; -0.944 ; UARTPROC:uartpr|ATTACK_TIME[16]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.181     ; 5.764      ;
; -0.933 ; UARTPROC:uartpr|DECAY_TIME[22]               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.191     ; 5.743      ;
; -0.933 ; UARTPROC:uartpr|DECAY_TIME[22]               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.191     ; 5.743      ;
; -0.930 ; UARTPROC:uartpr|ATTACK_TIME[6]               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.184     ; 5.747      ;
; -0.930 ; UARTPROC:uartpr|ATTACK_TIME[6]               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.184     ; 5.747      ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                     ;
+--------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                                                                                    ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -1.846 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.252     ; 2.082      ;
; -1.836 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.252     ; 2.072      ;
; -1.820 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.252     ; 2.056      ;
; -1.812 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.252     ; 2.048      ;
; -1.788 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.240     ; 2.036      ;
; -1.761 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.252     ; 1.997      ;
; -1.760 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.244     ; 2.004      ;
; -1.752 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.240     ; 2.000      ;
; -1.751 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.232     ; 2.007      ;
; -1.739 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.252     ; 1.975      ;
; -1.739 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.253     ; 1.974      ;
; -1.734 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.254     ; 1.968      ;
; -1.709 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.235     ; 1.962      ;
; -1.708 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.240     ; 1.956      ;
; -1.701 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.236     ; 1.953      ;
; -1.694 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.238     ; 1.944      ;
; -1.693 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.236     ; 1.945      ;
; -1.681 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.236     ; 1.933      ;
; -1.673 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.233     ; 1.928      ;
; -1.669 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.225     ; 1.932      ;
; -1.669 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.244     ; 1.913      ;
; -1.662 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.236     ; 1.914      ;
; -1.661 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.225     ; 1.924      ;
; -1.658 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.238     ; 1.908      ;
; -1.651 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.230     ; 1.909      ;
; -1.649 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.246     ; 1.891      ;
; -1.643 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.240     ; 1.891      ;
; -1.634 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.235     ; 1.887      ;
; -1.626 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.233     ; 1.881      ;
; -1.617 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.238     ; 1.867      ;
; -1.612 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.220     ; 1.880      ;
; -1.566 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.228     ; 1.826      ;
; -1.545 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.223     ; 1.810      ;
; -1.513 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.207     ; 1.794      ;
; -1.510 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.224     ; 1.774      ;
; -1.505 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.252     ; 1.741      ;
; -1.503 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.252     ; 1.739      ;
; -1.476 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.236     ; 1.728      ;
; -1.470 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.252     ; 1.706      ;
; -1.461 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.253     ; 1.696      ;
; -1.457 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.254     ; 1.691      ;
; -1.457 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.225     ; 1.720      ;
; -1.456 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.253     ; 1.691      ;
; -1.450 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.254     ; 1.684      ;
; -1.441 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.236     ; 1.693      ;
; -1.441 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.239     ; 1.690      ;
; -1.435 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.236     ; 1.687      ;
; -1.433 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.207     ; 1.714      ;
; -1.433 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.238     ; 1.683      ;
; -1.430 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.234     ; 1.684      ;
; -1.429 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.240     ; 1.677      ;
; -1.427 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.236     ; 1.679      ;
; -1.427 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.238     ; 1.677      ;
; -1.427 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.210     ; 1.705      ;
; -1.425 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.238     ; 1.675      ;
; -1.424 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.254     ; 1.658      ;
; -1.424 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.253     ; 1.659      ;
; -1.421 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.239     ; 1.670      ;
; -1.420 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.240     ; 1.668      ;
; -1.417 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.238     ; 1.667      ;
; -1.415 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.254     ; 1.649      ;
; -1.406 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.253     ; 1.641      ;
; -1.405 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.244     ; 1.649      ;
; -1.404 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.236     ; 1.656      ;
; -1.404 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.233     ; 1.659      ;
; -1.402 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.238     ; 1.652      ;
; -1.402 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.239     ; 1.651      ;
; -1.397 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.236     ; 1.649      ;
; -1.395 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.240     ; 1.643      ;
; -1.394 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.254     ; 1.628      ;
; -1.389 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.239     ; 1.638      ;
; -1.387 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.220     ; 1.655      ;
; -1.386 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.215     ; 1.659      ;
; -1.381 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.239     ; 1.630      ;
; -1.379 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.217     ; 1.650      ;
; -1.378 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.215     ; 1.651      ;
; -1.376 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.238     ; 1.626      ;
; -1.373 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.233     ; 1.628      ;
; -1.372 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.233     ; 1.627      ;
; -1.369 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.236     ; 1.621      ;
; -1.363 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.236     ; 1.615      ;
; -1.354 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.217     ; 1.625      ;
; -1.352 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.233     ; 1.607      ;
; -1.347 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.238     ; 1.597      ;
; -1.347 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.236     ; 1.599      ;
; -1.346 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.244     ; 1.590      ;
; -1.343 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.244     ; 1.587      ;
; -1.338 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.215     ; 1.611      ;
; -1.334 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.233     ; 1.589      ;
; -1.333 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.244     ; 1.577      ;
; -1.329 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.239     ; 1.578      ;
; -1.326 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.215     ; 1.599      ;
; -1.320 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.233     ; 1.575      ;
; -1.318 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.233     ; 1.573      ;
; -1.317 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.236     ; 1.569      ;
; -1.315 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.233     ; 1.570      ;
; -1.313 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.233     ; 1.568      ;
; -1.301 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.236     ; 1.553      ;
; -1.289 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.235     ; 1.542      ;
; -1.284 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.215     ; 1.557      ;
+--------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'BUT_1'                                                                                                         ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -1.052 ; UARTPROC:uartpr|octave_cnt[1] ; UARTPROC:uartpr|octave_cnt[2] ; BUT_1        ; BUT_1       ; 1.000        ; -0.081     ; 1.972      ;
; -0.910 ; UARTPROC:uartpr|octave_cnt[0] ; UARTPROC:uartpr|octave_cnt[2] ; BUT_1        ; BUT_1       ; 1.000        ; -0.081     ; 1.830      ;
; -0.763 ; UARTPROC:uartpr|octave_cnt[2] ; UARTPROC:uartpr|octave_cnt[2] ; BUT_1        ; BUT_1       ; 1.000        ; -0.081     ; 1.683      ;
; -0.643 ; UARTPROC:uartpr|octave_cnt[0] ; UARTPROC:uartpr|octave_cnt[1] ; BUT_1        ; BUT_1       ; 1.000        ; -0.081     ; 1.563      ;
; -0.608 ; UARTPROC:uartpr|octave_cnt[0] ; UARTPROC:uartpr|octave_cnt[3] ; BUT_1        ; BUT_1       ; 1.000        ; -0.081     ; 1.528      ;
; -0.466 ; UARTPROC:uartpr|octave_cnt[2] ; UARTPROC:uartpr|octave_cnt[3] ; BUT_1        ; BUT_1       ; 1.000        ; -0.081     ; 1.386      ;
; -0.456 ; UARTPROC:uartpr|octave_cnt[3] ; UARTPROC:uartpr|octave_cnt[1] ; BUT_1        ; BUT_1       ; 1.000        ; -0.081     ; 1.376      ;
; -0.338 ; UARTPROC:uartpr|octave_cnt[1] ; UARTPROC:uartpr|octave_cnt[3] ; BUT_1        ; BUT_1       ; 1.000        ; -0.081     ; 1.258      ;
; -0.139 ; UARTPROC:uartpr|octave_cnt[2] ; UARTPROC:uartpr|octave_cnt[1] ; BUT_1        ; BUT_1       ; 1.000        ; -0.081     ; 1.059      ;
; 0.062  ; UARTPROC:uartpr|octave_cnt[0] ; UARTPROC:uartpr|octave_cnt[0] ; BUT_1        ; BUT_1       ; 1.000        ; -0.081     ; 0.858      ;
; 0.062  ; UARTPROC:uartpr|octave_cnt[1] ; UARTPROC:uartpr|octave_cnt[1] ; BUT_1        ; BUT_1       ; 1.000        ; -0.081     ; 0.858      ;
; 0.062  ; UARTPROC:uartpr|octave_cnt[3] ; UARTPROC:uartpr|octave_cnt[3] ; BUT_1        ; BUT_1       ; 1.000        ; -0.081     ; 0.858      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'BUT_2'                                                                                                     ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; -0.621 ; UARTPROC:uartpr|mult_cnt[1] ; UARTPROC:uartpr|mult_cnt[1] ; BUT_2        ; BUT_2       ; 1.000        ; -0.080     ; 1.542      ;
; -0.464 ; UARTPROC:uartpr|mult_cnt[0] ; UARTPROC:uartpr|mult_cnt[1] ; BUT_2        ; BUT_2       ; 1.000        ; -0.080     ; 1.385      ;
; -0.403 ; UARTPROC:uartpr|mult_cnt[1] ; UARTPROC:uartpr|mult_cnt[2] ; BUT_2        ; BUT_2       ; 1.000        ; -0.080     ; 1.324      ;
; -0.350 ; UARTPROC:uartpr|mult_cnt[1] ; UARTPROC:uartpr|mult_cnt[0] ; BUT_2        ; BUT_2       ; 1.000        ; -0.080     ; 1.271      ;
; -0.218 ; UARTPROC:uartpr|mult_cnt[0] ; UARTPROC:uartpr|mult_cnt[2] ; BUT_2        ; BUT_2       ; 1.000        ; -0.080     ; 1.139      ;
; 0.027  ; UARTPROC:uartpr|mult_cnt[2] ; UARTPROC:uartpr|mult_cnt[0] ; BUT_2        ; BUT_2       ; 1.000        ; -0.080     ; 0.894      ;
; 0.063  ; UARTPROC:uartpr|mult_cnt[2] ; UARTPROC:uartpr|mult_cnt[2] ; BUT_2        ; BUT_2       ; 1.000        ; -0.080     ; 0.858      ;
; 0.063  ; UARTPROC:uartpr|mult_cnt[0] ; UARTPROC:uartpr|mult_cnt[0] ; BUT_2        ; BUT_2       ; 1.000        ; -0.080     ; 0.858      ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'C'                                                                                                                                                                 ;
+-------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                            ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 0.076 ; ButtonProc:UBut|FREQ2[0]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.114      ; 6.959      ;
; 0.196 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.143      ; 6.868      ;
; 0.218 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.143      ; 6.846      ;
; 0.227 ; ButtonProc:UBut|FREQ1[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.143      ; 6.837      ;
; 0.235 ; ButtonProc:UBut|FREQ2[3]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.116      ; 6.802      ;
; 0.237 ; ButtonProc:UBut|FREQ1[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.130      ; 6.814      ;
; 0.238 ; ButtonProc:UBut|FREQ1[1]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.115      ; 6.798      ;
; 0.238 ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.119      ; 6.802      ;
; 0.249 ; ButtonProc:UBut|FREQ1[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.143      ; 6.815      ;
; 0.253 ; ButtonProc:UBut|FREQ1[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.143      ; 6.811      ;
; 0.261 ; ButtonProc:UBut|FREQ1[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.143      ; 6.803      ;
; 0.262 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.143      ; 6.802      ;
; 0.267 ; ButtonProc:UBut|FREQ1[0]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.759      ;
; 0.268 ; ButtonProc:UBut|FREQ1[26] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.139      ; 6.792      ;
; 0.274 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.143      ; 6.790      ;
; 0.274 ; ButtonProc:UBut|FREQ1[0]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.118      ; 6.765      ;
; 0.277 ; ButtonProc:UBut|FREQ2[17] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.112      ; 6.756      ;
; 0.277 ; ButtonProc:UBut|FREQ2[15] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.122      ; 6.766      ;
; 0.278 ; ButtonProc:UBut|FREQ1[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.146      ; 6.789      ;
; 0.284 ; ButtonProc:UBut|FREQ1[0]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.742      ;
; 0.284 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.143      ; 6.780      ;
; 0.287 ; ButtonProc:UBut|FREQ2[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.122      ; 6.756      ;
; 0.288 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.143      ; 6.776      ;
; 0.289 ; ButtonProc:UBut|FREQ1[8]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.138      ; 6.770      ;
; 0.292 ; ButtonProc:UBut|FREQ2[3]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.118      ; 6.747      ;
; 0.293 ; ButtonProc:UBut|FREQ1[22] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.153      ; 6.781      ;
; 0.294 ; ButtonProc:UBut|FREQ1[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.143      ; 6.770      ;
; 0.295 ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.119      ; 6.745      ;
; 0.296 ; ButtonProc:UBut|FREQ1[0]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.118      ; 6.743      ;
; 0.296 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.143      ; 6.768      ;
; 0.297 ; ButtonProc:UBut|FREQ1[22] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.153      ; 6.777      ;
; 0.299 ; ButtonProc:UBut|FREQ1[8]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.125      ; 6.747      ;
; 0.300 ; ButtonProc:UBut|FREQ1[0]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.118      ; 6.739      ;
; 0.305 ; ButtonProc:UBut|FREQ1[22] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.153      ; 6.769      ;
; 0.308 ; ButtonProc:UBut|FREQ1[0]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.118      ; 6.731      ;
; 0.311 ; ButtonProc:UBut|FREQ1[14] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.111      ; 6.721      ;
; 0.311 ; ButtonProc:UBut|FREQ1[8]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.138      ; 6.748      ;
; 0.315 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.143      ; 6.749      ;
; 0.315 ; ButtonProc:UBut|FREQ1[8]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.138      ; 6.744      ;
; 0.316 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.119      ; 6.724      ;
; 0.317 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.143      ; 6.747      ;
; 0.318 ; ButtonProc:UBut|FREQ2[3]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.118      ; 6.721      ;
; 0.318 ; ButtonProc:UBut|FREQ2[22] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.112      ; 6.715      ;
; 0.318 ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.112      ; 6.715      ;
; 0.321 ; ButtonProc:UBut|FREQ1[0]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.114      ; 6.714      ;
; 0.323 ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.124      ; 6.722      ;
; 0.323 ; ButtonProc:UBut|FREQ1[8]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.138      ; 6.736      ;
; 0.324 ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.122      ; 6.719      ;
; 0.325 ; ButtonProc:UBut|FREQ1[0]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.121      ; 6.717      ;
; 0.330 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.119      ; 6.710      ;
; 0.333 ; ButtonProc:UBut|FREQ1[14] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.111      ; 6.699      ;
; 0.334 ; ButtonProc:UBut|FREQ2[17] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.114      ; 6.701      ;
; 0.334 ; ButtonProc:UBut|FREQ2[15] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.124      ; 6.711      ;
; 0.337 ; ButtonProc:UBut|FREQ1[14] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.111      ; 6.695      ;
; 0.341 ; ButtonProc:UBut|FREQ1[0]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.118      ; 6.698      ;
; 0.342 ; ButtonProc:UBut|FREQ2[3]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.116      ; 6.695      ;
; 0.344 ; ButtonProc:UBut|FREQ2[3]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.114      ; 6.691      ;
; 0.344 ; ButtonProc:UBut|FREQ2[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.124      ; 6.701      ;
; 0.345 ; ButtonProc:UBut|FREQ1[14] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.111      ; 6.687      ;
; 0.345 ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.119      ; 6.695      ;
; 0.346 ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.117      ; 6.692      ;
; 0.349 ; ButtonProc:UBut|FREQ1[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.138      ; 6.710      ;
; 0.350 ; ButtonProc:UBut|FREQ1[17] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.141      ; 6.712      ;
; 0.355 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.119      ; 6.685      ;
; 0.355 ; ButtonProc:UBut|FREQ1[2]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.125      ; 6.691      ;
; 0.356 ; ButtonProc:UBut|FREQ2[3]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.116      ; 6.681      ;
; 0.356 ; ButtonProc:UBut|FREQ1[1]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.119      ; 6.684      ;
; 0.357 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.119      ; 6.683      ;
; 0.359 ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.119      ; 6.681      ;
; 0.360 ; ButtonProc:UBut|FREQ2[15] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.124      ; 6.685      ;
; 0.362 ; ButtonProc:UBut|FREQ1[2]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.138      ; 6.697      ;
; 0.364 ; ButtonProc:UBut|FREQ1[6]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.118      ; 6.675      ;
; 0.366 ; ButtonProc:UBut|FREQ2[3]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.114      ; 6.669      ;
; 0.367 ; ButtonProc:UBut|FREQ1[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.143      ; 6.697      ;
; 0.368 ; ButtonProc:UBut|FREQ2[3]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.114      ; 6.667      ;
; 0.368 ; ButtonProc:UBut|FREQ1[10] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.141      ; 6.694      ;
; 0.370 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.124      ; 6.675      ;
; 0.370 ; ButtonProc:UBut|FREQ2[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.124      ; 6.675      ;
; 0.371 ; ButtonProc:UBut|FREQ1[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.138      ; 6.688      ;
; 0.371 ; ButtonProc:UBut|FREQ2[3]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.116      ; 6.666      ;
; 0.372 ; ButtonProc:UBut|FREQ1[17] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.141      ; 6.690      ;
; 0.372 ; ButtonProc:UBut|FREQ1[2]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.125      ; 6.674      ;
; 0.374 ; ButtonProc:UBut|FREQ1[6]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.652      ;
; 0.374 ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.113      ; 6.660      ;
; 0.377 ; ButtonProc:UBut|FREQ1[25] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.121      ; 6.665      ;
; 0.378 ; ButtonProc:UBut|FREQ1[10] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.128      ; 6.671      ;
; 0.378 ; ButtonProc:UBut|FREQ1[1]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.119      ; 6.662      ;
; 0.379 ; ButtonProc:UBut|FREQ2[3]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.114      ; 6.656      ;
; 0.380 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.143      ; 6.684      ;
; 0.381 ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.124      ; 6.664      ;
; 0.381 ; ButtonProc:UBut|FREQ2[3]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.116      ; 6.656      ;
; 0.382 ; ButtonProc:UBut|FREQ1[0]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.114      ; 6.653      ;
; 0.382 ; ButtonProc:UBut|FREQ1[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.138      ; 6.677      ;
; 0.384 ; ButtonProc:UBut|FREQ1[2]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.138      ; 6.675      ;
; 0.384 ; ButtonProc:UBut|FREQ2[17] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.112      ; 6.649      ;
; 0.384 ; ButtonProc:UBut|FREQ2[15] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.122      ; 6.659      ;
; 0.384 ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.119      ; 6.656      ;
; 0.386 ; ButtonProc:UBut|FREQ1[6]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.118      ; 6.653      ;
; 0.388 ; ButtonProc:UBut|FREQ1[16] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.134      ; 6.667      ;
; 0.388 ; ButtonProc:UBut|FREQ1[23] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.138      ; 6.671      ;
+-------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                         ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.433 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.632 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.418      ;
; 0.641 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.427      ;
; 0.741 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.054      ;
; 0.741 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.054      ;
; 0.742 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.055      ;
; 0.742 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.055      ;
; 0.743 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.056      ;
; 0.743 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.056      ;
; 0.743 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.056      ;
; 0.745 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.058      ;
; 0.756 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.542      ;
; 0.761 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.551      ;
; 0.765 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.079      ;
; 0.766 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.079      ;
; 0.766 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.059      ;
; 0.768 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.081      ;
; 0.785 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.078      ;
; 0.787 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.079      ;
; 0.895 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.681      ;
; 0.904 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.690      ;
; 0.913 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.699      ;
; 0.922 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.708      ;
; 1.033 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.576      ; 1.821      ;
; 1.035 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.821      ;
; 1.044 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.830      ;
; 1.053 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.839      ;
; 1.062 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.848      ;
; 1.083 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.396      ;
; 1.095 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.408      ;
; 1.096 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.409      ;
; 1.096 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.409      ;
; 1.097 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.410      ;
; 1.103 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.416      ;
; 1.104 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.417      ;
; 1.104 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.417      ;
; 1.112 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.425      ;
; 1.113 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.426      ;
; 1.113 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.426      ;
; 1.115 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.408      ;
; 1.115 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.408      ;
; 1.115 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.408      ;
; 1.116 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.408      ;
; 1.116 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.409      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                             ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.451 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UARTPROC:uartpr|fsm.rec_addr                                                                                                                                                                                                                          ; UARTPROC:uartpr|fsm.rec_addr                                                                                                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UARTPROC:uartpr|cnt[2]                                                                                                                                                                                                                                ; UARTPROC:uartpr|cnt[2]                                                                                                                                                                                                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UARTPROC:uartpr|cnt[1]                                                                                                                                                                                                                                ; UARTPROC:uartpr|cnt[1]                                                                                                                                                                                                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UARTPROC:uartpr|cnt[0]                                                                                                                                                                                                                                ; UARTPROC:uartpr|cnt[0]                                                                                                                                                                                                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ButtonProc:UBut|cnt[2]                                                                                                                                                                                                                                ; ButtonProc:UBut|cnt[2]                                                                                                                                                                                                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ButtonProc:UBut|cnt[3]                                                                                                                                                                                                                                ; ButtonProc:UBut|cnt[3]                                                                                                                                                                                                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ButtonProc:UBut|cnt[1]                                                                                                                                                                                                                                ; ButtonProc:UBut|cnt[1]                                                                                                                                                                                                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe3a[1]                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~portb_address_reg0                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.183      ;
; 0.454 ; Block1:BlockU2|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.459 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe3a[0]                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~portb_address_reg0                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.188      ;
; 0.463 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.758      ;
; 0.465 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; ButtonProc:UBut|cnt[0]                                                                                                                                                                                                                                ; ButtonProc:UBut|cnt[0]                                                                                                                                                                                                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.483 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~porta_address_reg0                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.211      ;
; 0.485 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_c6m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]             ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_c6m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a0~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.213      ;
; 0.485 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_c6m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]             ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_c6m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a0~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.214      ;
; 0.485 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|need_complement_dffe2                                                                                                                        ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_sign_dffe21                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.778      ;
; 0.499 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|man_or_reg2                                                                                                 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|man_or_reg3                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe2                                                                                                                   ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe21                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe31                                                                                                                ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe3                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe2                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe21                                                                                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|added_power2_reg[4]                                                                                         ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|max_shift_reg                                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|sign_input_reg2                                                                                             ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|sign_input_reg3                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[31]                                                                                               ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|sign_input_reg1                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff3                                                                                                                                                             ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff4                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|sign_input_reg1                                                                                             ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|sign_input_reg2                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff2                                                                                                                                                             ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff3                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|exp_result_ff[0]                                                                                                                                                          ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[23]                                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe21                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe31                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe31                                                                                                                     ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe3                                                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe1                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe2                                                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe31                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe3                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe21                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe31                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe1                                                                                                                   ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe2                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe21                                                                                                                ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe31                                                                                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'BUT_1'                                                                                                         ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; 0.453 ; UARTPROC:uartpr|octave_cnt[3] ; UARTPROC:uartpr|octave_cnt[3] ; BUT_1        ; BUT_1       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UARTPROC:uartpr|octave_cnt[1] ; UARTPROC:uartpr|octave_cnt[1] ; BUT_1        ; BUT_1       ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; UARTPROC:uartpr|octave_cnt[0] ; UARTPROC:uartpr|octave_cnt[0] ; BUT_1        ; BUT_1       ; 0.000        ; 0.081      ; 0.758      ;
; 0.610 ; UARTPROC:uartpr|octave_cnt[2] ; UARTPROC:uartpr|octave_cnt[1] ; BUT_1        ; BUT_1       ; 0.000        ; 0.081      ; 0.903      ;
; 0.840 ; UARTPROC:uartpr|octave_cnt[2] ; UARTPROC:uartpr|octave_cnt[3] ; BUT_1        ; BUT_1       ; 0.000        ; 0.081      ; 1.133      ;
; 0.848 ; UARTPROC:uartpr|octave_cnt[1] ; UARTPROC:uartpr|octave_cnt[3] ; BUT_1        ; BUT_1       ; 0.000        ; 0.081      ; 1.141      ;
; 0.937 ; UARTPROC:uartpr|octave_cnt[3] ; UARTPROC:uartpr|octave_cnt[1] ; BUT_1        ; BUT_1       ; 0.000        ; 0.081      ; 1.230      ;
; 1.055 ; UARTPROC:uartpr|octave_cnt[0] ; UARTPROC:uartpr|octave_cnt[3] ; BUT_1        ; BUT_1       ; 0.000        ; 0.081      ; 1.348      ;
; 1.059 ; UARTPROC:uartpr|octave_cnt[0] ; UARTPROC:uartpr|octave_cnt[1] ; BUT_1        ; BUT_1       ; 0.000        ; 0.081      ; 1.352      ;
; 1.212 ; UARTPROC:uartpr|octave_cnt[2] ; UARTPROC:uartpr|octave_cnt[2] ; BUT_1        ; BUT_1       ; 0.000        ; 0.081      ; 1.505      ;
; 1.358 ; UARTPROC:uartpr|octave_cnt[0] ; UARTPROC:uartpr|octave_cnt[2] ; BUT_1        ; BUT_1       ; 0.000        ; 0.081      ; 1.651      ;
; 1.465 ; UARTPROC:uartpr|octave_cnt[1] ; UARTPROC:uartpr|octave_cnt[2] ; BUT_1        ; BUT_1       ; 0.000        ; 0.081      ; 1.758      ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'BUT_2'                                                                                                     ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 0.454 ; UARTPROC:uartpr|mult_cnt[2] ; UARTPROC:uartpr|mult_cnt[2] ; BUT_2        ; BUT_2       ; 0.000        ; 0.080      ; 0.746      ;
; 0.466 ; UARTPROC:uartpr|mult_cnt[0] ; UARTPROC:uartpr|mult_cnt[0] ; BUT_2        ; BUT_2       ; 0.000        ; 0.080      ; 0.758      ;
; 0.485 ; UARTPROC:uartpr|mult_cnt[2] ; UARTPROC:uartpr|mult_cnt[0] ; BUT_2        ; BUT_2       ; 0.000        ; 0.080      ; 0.777      ;
; 0.754 ; UARTPROC:uartpr|mult_cnt[0] ; UARTPROC:uartpr|mult_cnt[2] ; BUT_2        ; BUT_2       ; 0.000        ; 0.080      ; 1.046      ;
; 0.804 ; UARTPROC:uartpr|mult_cnt[1] ; UARTPROC:uartpr|mult_cnt[0] ; BUT_2        ; BUT_2       ; 0.000        ; 0.080      ; 1.096      ;
; 0.805 ; UARTPROC:uartpr|mult_cnt[1] ; UARTPROC:uartpr|mult_cnt[2] ; BUT_2        ; BUT_2       ; 0.000        ; 0.080      ; 1.097      ;
; 0.929 ; UARTPROC:uartpr|mult_cnt[0] ; UARTPROC:uartpr|mult_cnt[1] ; BUT_2        ; BUT_2       ; 0.000        ; 0.080      ; 1.221      ;
; 1.072 ; UARTPROC:uartpr|mult_cnt[1] ; UARTPROC:uartpr|mult_cnt[1] ; BUT_2        ; BUT_2       ; 0.000        ; 0.080      ; 1.364      ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'C'                                                                                                   ;
+-------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; 0.454 ; uartRX:uart|fsm.start    ; uartRX:uart|fsm.start    ; C            ; C           ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uartRX:uart|fsm.idle     ; uartRX:uart|fsm.idle     ; C            ; C           ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uartRX:uart|fsm.rec      ; uartRX:uart|fsm.rec      ; C            ; C           ; 0.000        ; 0.080      ; 0.746      ;
; 0.466 ; uartRX:uart|fsm.finish   ; uartRX:uart|fsm.finish   ; C            ; C           ; 0.000        ; 0.080      ; 0.758      ;
; 0.493 ; uartRX:uart|bit_cnt[5]   ; uartRX:uart|bit_cnt[5]   ; C            ; C           ; 0.000        ; 0.080      ; 0.785      ;
; 0.503 ; uartRX:uart|rx_buffer[2] ; uartRX:uart|rx_buffer[1] ; C            ; C           ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; uartRX:uart|rx_buffer[3] ; uartRX:uart|rx_buffer[2] ; C            ; C           ; 0.000        ; 0.080      ; 0.795      ;
; 0.508 ; uartRX:uart|data[3]      ; uartRX:uart|RXOUT[3]     ; C            ; C           ; 0.000        ; 0.080      ; 0.800      ;
; 0.513 ; uartRX:uart|data[3]      ; uartRX:uart|data[2]      ; C            ; C           ; 0.000        ; 0.080      ; 0.805      ;
; 0.527 ; uartRX:uart|data[4]      ; uartRX:uart|data[3]      ; C            ; C           ; 0.000        ; 0.080      ; 0.819      ;
; 0.527 ; uartRX:uart|data[5]      ; uartRX:uart|data[4]      ; C            ; C           ; 0.000        ; 0.080      ; 0.819      ;
; 0.528 ; uartRX:uart|data[1]      ; uartRX:uart|data[0]      ; C            ; C           ; 0.000        ; 0.080      ; 0.820      ;
; 0.529 ; uartRX:uart|data[6]      ; uartRX:uart|data[5]      ; C            ; C           ; 0.000        ; 0.080      ; 0.821      ;
; 0.541 ; uartRX:uart|fsm.finish   ; uartRX:uart|fsm.start    ; C            ; C           ; 0.000        ; 0.080      ; 0.833      ;
; 0.546 ; uartRX:uart|fsm.finish   ; uartRX:uart|fsm.idle     ; C            ; C           ; 0.000        ; 0.080      ; 0.838      ;
; 0.713 ; uartRX:uart|rx_buffer[1] ; uartRX:uart|rx_buffer[0] ; C            ; C           ; 0.000        ; 0.080      ; 1.005      ;
; 0.720 ; uartRX:uart|data[1]      ; uartRX:uart|RXOUT[1]     ; C            ; C           ; 0.000        ; 0.080      ; 1.012      ;
; 0.723 ; uartRX:uart|data[5]      ; uartRX:uart|RXOUT[5]     ; C            ; C           ; 0.000        ; 0.080      ; 1.015      ;
; 0.724 ; uartRX:uart|data[2]      ; uartRX:uart|data[1]      ; C            ; C           ; 0.000        ; 0.080      ; 1.016      ;
; 0.746 ; uartRX:uart|bit_cnt[1]   ; uartRX:uart|bit_cnt[1]   ; C            ; C           ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; uartRX:uart|bit_cnt[3]   ; uartRX:uart|bit_cnt[3]   ; C            ; C           ; 0.000        ; 0.080      ; 1.038      ;
; 0.747 ; uartRX:uart|data[2]      ; uartRX:uart|RXOUT[2]     ; C            ; C           ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; uartRX:uart|bit_cnt[2]   ; uartRX:uart|bit_cnt[2]   ; C            ; C           ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; uartRX:uart|bit_cnt[4]   ; uartRX:uart|bit_cnt[4]   ; C            ; C           ; 0.000        ; 0.080      ; 1.040      ;
; 0.754 ; uartRX:uart|cnt[5]       ; uartRX:uart|cnt[5]       ; C            ; C           ; 0.000        ; 0.081      ; 1.047      ;
; 0.754 ; uartRX:uart|cnt[6]       ; uartRX:uart|cnt[6]       ; C            ; C           ; 0.000        ; 0.081      ; 1.047      ;
; 0.754 ; uartRX:uart|cnt[7]       ; uartRX:uart|cnt[7]       ; C            ; C           ; 0.000        ; 0.081      ; 1.047      ;
; 0.755 ; uartRX:uart|cnt[3]       ; uartRX:uart|cnt[3]       ; C            ; C           ; 0.000        ; 0.081      ; 1.048      ;
; 0.756 ; uartRX:uart|cnt[4]       ; uartRX:uart|cnt[4]       ; C            ; C           ; 0.000        ; 0.081      ; 1.049      ;
; 0.757 ; uartRX:uart|cnt[2]       ; uartRX:uart|cnt[2]       ; C            ; C           ; 0.000        ; 0.081      ; 1.050      ;
; 0.770 ; uartRX:uart|cnt[1]       ; uartRX:uart|cnt[1]       ; C            ; C           ; 0.000        ; 0.081      ; 1.063      ;
; 0.770 ; uartRX:uart|bit_cnt[0]   ; uartRX:uart|bit_cnt[0]   ; C            ; C           ; 0.000        ; 0.080      ; 1.062      ;
; 0.771 ; uartRX:uart|cnt[0]       ; uartRX:uart|cnt[0]       ; C            ; C           ; 0.000        ; 0.081      ; 1.064      ;
; 0.772 ; uartRX:uart|cnt[8]       ; uartRX:uart|cnt[8]       ; C            ; C           ; 0.000        ; 0.081      ; 1.065      ;
; 0.932 ; uartRX:uart|data[4]      ; uartRX:uart|RXOUT[4]     ; C            ; C           ; 0.000        ; 0.080      ; 1.224      ;
; 0.935 ; uartRX:uart|data[7]      ; uartRX:uart|data[6]      ; C            ; C           ; 0.000        ; 0.080      ; 1.227      ;
; 0.950 ; uartRX:uart|data[0]      ; uartRX:uart|RXOUT[0]     ; C            ; C           ; 0.000        ; 0.080      ; 1.242      ;
; 0.992 ; uartRX:uart|fsm.finish   ; uartRX:uart|fsm.rec      ; C            ; C           ; 0.000        ; 0.080      ; 1.284      ;
; 1.046 ; uartRX:uart|data[7]      ; uartRX:uart|RXOUT[7]     ; C            ; C           ; 0.000        ; 0.080      ; 1.338      ;
; 1.100 ; uartRX:uart|bit_cnt[1]   ; uartRX:uart|bit_cnt[2]   ; C            ; C           ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; uartRX:uart|bit_cnt[3]   ; uartRX:uart|bit_cnt[4]   ; C            ; C           ; 0.000        ; 0.080      ; 1.392      ;
; 1.108 ; uartRX:uart|cnt[5]       ; uartRX:uart|cnt[6]       ; C            ; C           ; 0.000        ; 0.081      ; 1.401      ;
; 1.108 ; uartRX:uart|bit_cnt[0]   ; uartRX:uart|bit_cnt[1]   ; C            ; C           ; 0.000        ; 0.080      ; 1.400      ;
; 1.108 ; uartRX:uart|bit_cnt[2]   ; uartRX:uart|bit_cnt[3]   ; C            ; C           ; 0.000        ; 0.080      ; 1.400      ;
; 1.108 ; uartRX:uart|cnt[7]       ; uartRX:uart|cnt[8]       ; C            ; C           ; 0.000        ; 0.081      ; 1.401      ;
; 1.109 ; uartRX:uart|bit_cnt[4]   ; uartRX:uart|bit_cnt[5]   ; C            ; C           ; 0.000        ; 0.080      ; 1.401      ;
; 1.109 ; uartRX:uart|cnt[3]       ; uartRX:uart|cnt[4]       ; C            ; C           ; 0.000        ; 0.081      ; 1.402      ;
; 1.115 ; uartRX:uart|cnt[6]       ; uartRX:uart|cnt[7]       ; C            ; C           ; 0.000        ; 0.081      ; 1.408      ;
; 1.115 ; uartRX:uart|cnt[0]       ; uartRX:uart|cnt[1]       ; C            ; C           ; 0.000        ; 0.081      ; 1.408      ;
; 1.117 ; uartRX:uart|cnt[4]       ; uartRX:uart|cnt[5]       ; C            ; C           ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; uartRX:uart|bit_cnt[0]   ; uartRX:uart|bit_cnt[2]   ; C            ; C           ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; uartRX:uart|bit_cnt[2]   ; uartRX:uart|bit_cnt[4]   ; C            ; C           ; 0.000        ; 0.080      ; 1.409      ;
; 1.118 ; uartRX:uart|cnt[2]       ; uartRX:uart|cnt[3]       ; C            ; C           ; 0.000        ; 0.081      ; 1.411      ;
; 1.124 ; uartRX:uart|cnt[0]       ; uartRX:uart|cnt[2]       ; C            ; C           ; 0.000        ; 0.081      ; 1.417      ;
; 1.124 ; uartRX:uart|cnt[6]       ; uartRX:uart|cnt[8]       ; C            ; C           ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; uartRX:uart|cnt[1]       ; uartRX:uart|cnt[2]       ; C            ; C           ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; uartRX:uart|cnt[4]       ; uartRX:uart|cnt[6]       ; C            ; C           ; 0.000        ; 0.081      ; 1.419      ;
; 1.127 ; uartRX:uart|cnt[2]       ; uartRX:uart|cnt[4]       ; C            ; C           ; 0.000        ; 0.081      ; 1.420      ;
; 1.211 ; uartRX:uart|data[6]      ; uartRX:uart|RXOUT[6]     ; C            ; C           ; 0.000        ; 0.080      ; 1.503      ;
; 1.231 ; uartRX:uart|bit_cnt[1]   ; uartRX:uart|bit_cnt[3]   ; C            ; C           ; 0.000        ; 0.080      ; 1.523      ;
; 1.231 ; uartRX:uart|bit_cnt[3]   ; uartRX:uart|bit_cnt[5]   ; C            ; C           ; 0.000        ; 0.080      ; 1.523      ;
; 1.239 ; uartRX:uart|cnt[5]       ; uartRX:uart|cnt[7]       ; C            ; C           ; 0.000        ; 0.081      ; 1.532      ;
; 1.240 ; uartRX:uart|cnt[3]       ; uartRX:uart|cnt[5]       ; C            ; C           ; 0.000        ; 0.081      ; 1.533      ;
; 1.240 ; uartRX:uart|bit_cnt[1]   ; uartRX:uart|bit_cnt[4]   ; C            ; C           ; 0.000        ; 0.080      ; 1.532      ;
; 1.248 ; uartRX:uart|cnt[5]       ; uartRX:uart|cnt[8]       ; C            ; C           ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; uartRX:uart|bit_cnt[0]   ; uartRX:uart|bit_cnt[3]   ; C            ; C           ; 0.000        ; 0.080      ; 1.540      ;
; 1.248 ; uartRX:uart|bit_cnt[2]   ; uartRX:uart|bit_cnt[5]   ; C            ; C           ; 0.000        ; 0.080      ; 1.540      ;
; 1.249 ; uartRX:uart|cnt[3]       ; uartRX:uart|cnt[6]       ; C            ; C           ; 0.000        ; 0.081      ; 1.542      ;
; 1.255 ; uartRX:uart|cnt[0]       ; uartRX:uart|cnt[3]       ; C            ; C           ; 0.000        ; 0.081      ; 1.548      ;
; 1.256 ; uartRX:uart|cnt[1]       ; uartRX:uart|cnt[3]       ; C            ; C           ; 0.000        ; 0.081      ; 1.549      ;
; 1.257 ; uartRX:uart|cnt[4]       ; uartRX:uart|cnt[7]       ; C            ; C           ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; uartRX:uart|bit_cnt[0]   ; uartRX:uart|bit_cnt[4]   ; C            ; C           ; 0.000        ; 0.080      ; 1.549      ;
; 1.258 ; uartRX:uart|cnt[2]       ; uartRX:uart|cnt[5]       ; C            ; C           ; 0.000        ; 0.081      ; 1.551      ;
; 1.264 ; uartRX:uart|cnt[0]       ; uartRX:uart|cnt[4]       ; C            ; C           ; 0.000        ; 0.081      ; 1.557      ;
; 1.265 ; uartRX:uart|cnt[1]       ; uartRX:uart|cnt[4]       ; C            ; C           ; 0.000        ; 0.081      ; 1.558      ;
; 1.266 ; uartRX:uart|cnt[4]       ; uartRX:uart|cnt[8]       ; C            ; C           ; 0.000        ; 0.081      ; 1.559      ;
; 1.267 ; uartRX:uart|cnt[2]       ; uartRX:uart|cnt[6]       ; C            ; C           ; 0.000        ; 0.081      ; 1.560      ;
; 1.274 ; uartRX:uart|rx_buffer[0] ; uartRX:uart|data[7]      ; C            ; C           ; 0.000        ; 0.079      ; 1.565      ;
; 1.346 ; uartRX:uart|cnt[8]       ; uartRX:uart|fsm.rec      ; C            ; C           ; 0.000        ; 0.080      ; 1.638      ;
; 1.371 ; uartRX:uart|bit_cnt[1]   ; uartRX:uart|bit_cnt[5]   ; C            ; C           ; 0.000        ; 0.080      ; 1.663      ;
; 1.380 ; uartRX:uart|cnt[3]       ; uartRX:uart|cnt[7]       ; C            ; C           ; 0.000        ; 0.081      ; 1.673      ;
; 1.388 ; uartRX:uart|bit_cnt[0]   ; uartRX:uart|bit_cnt[5]   ; C            ; C           ; 0.000        ; 0.080      ; 1.680      ;
; 1.389 ; uartRX:uart|cnt[3]       ; uartRX:uart|cnt[8]       ; C            ; C           ; 0.000        ; 0.081      ; 1.682      ;
; 1.395 ; uartRX:uart|cnt[0]       ; uartRX:uart|cnt[5]       ; C            ; C           ; 0.000        ; 0.081      ; 1.688      ;
; 1.396 ; uartRX:uart|cnt[1]       ; uartRX:uart|cnt[5]       ; C            ; C           ; 0.000        ; 0.081      ; 1.689      ;
; 1.398 ; uartRX:uart|cnt[2]       ; uartRX:uart|cnt[7]       ; C            ; C           ; 0.000        ; 0.081      ; 1.691      ;
; 1.404 ; uartRX:uart|cnt[0]       ; uartRX:uart|cnt[6]       ; C            ; C           ; 0.000        ; 0.081      ; 1.697      ;
; 1.405 ; uartRX:uart|cnt[1]       ; uartRX:uart|cnt[6]       ; C            ; C           ; 0.000        ; 0.081      ; 1.698      ;
; 1.407 ; uartRX:uart|cnt[2]       ; uartRX:uart|cnt[8]       ; C            ; C           ; 0.000        ; 0.081      ; 1.700      ;
; 1.419 ; uartRX:uart|rx_buffer[1] ; uartRX:uart|fsm.start    ; C            ; C           ; 0.000        ; 0.080      ; 1.711      ;
; 1.473 ; uartRX:uart|fsm.rec      ; uartRX:uart|bit_cnt[4]   ; C            ; C           ; 0.000        ; 0.078      ; 1.763      ;
; 1.473 ; uartRX:uart|fsm.rec      ; uartRX:uart|bit_cnt[0]   ; C            ; C           ; 0.000        ; 0.078      ; 1.763      ;
; 1.473 ; uartRX:uart|fsm.rec      ; uartRX:uart|bit_cnt[1]   ; C            ; C           ; 0.000        ; 0.078      ; 1.763      ;
; 1.473 ; uartRX:uart|fsm.rec      ; uartRX:uart|bit_cnt[2]   ; C            ; C           ; 0.000        ; 0.078      ; 1.763      ;
; 1.473 ; uartRX:uart|fsm.rec      ; uartRX:uart|bit_cnt[3]   ; C            ; C           ; 0.000        ; 0.078      ; 1.763      ;
; 1.473 ; uartRX:uart|fsm.rec      ; uartRX:uart|bit_cnt[5]   ; C            ; C           ; 0.000        ; 0.078      ; 1.763      ;
; 1.509 ; uartRX:uart|rx_buffer[0] ; uartRX:uart|fsm.start    ; C            ; C           ; 0.000        ; 0.080      ; 1.801      ;
; 1.535 ; uartRX:uart|cnt[0]       ; uartRX:uart|cnt[7]       ; C            ; C           ; 0.000        ; 0.081      ; 1.828      ;
; 1.536 ; uartRX:uart|cnt[1]       ; uartRX:uart|cnt[7]       ; C            ; C           ; 0.000        ; 0.081      ; 1.829      ;
; 1.542 ; uartRX:uart|cnt[8]       ; uartRX:uart|fsm.finish   ; C            ; C           ; 0.000        ; 0.080      ; 1.834      ;
+-------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Block1:BlockU1|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; 1.480 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.327      ; 4.387      ;
; 1.608 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.315      ; 4.503      ;
; 1.632 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.152      ; 4.364      ;
; 1.633 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.272      ; 4.485      ;
; 1.648 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.121      ; 4.349      ;
; 1.701 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.217      ; 4.498      ;
; 1.701 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.327      ; 4.608      ;
; 1.707 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.219      ; 4.506      ;
; 1.735 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.975      ; 4.290      ;
; 1.775 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.213      ; 4.568      ;
; 1.789 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.149      ; 4.518      ;
; 1.818 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.104      ; 4.502      ;
; 1.819 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.961      ; 4.360      ;
; 1.834 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.112      ; 4.526      ;
; 1.842 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.117      ; 4.539      ;
; 1.874 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.082      ; 4.536      ;
; 1.891 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.105      ; 4.576      ;
; 1.893 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.118      ; 4.591      ;
; 1.914 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.105      ; 4.599      ;
; 1.932 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.958      ; 4.470      ;
; 1.936 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.896      ; 4.412      ;
; 1.965 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.975      ; 4.520      ;
; 2.002 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.970      ; 4.552      ;
; 2.003 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.930      ; 4.513      ;
; 2.003 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.895      ; 4.478      ;
; 2.009 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.931      ; 4.520      ;
; 2.033 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.961      ; 4.574      ;
; 2.039 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.078      ; 4.697      ;
; 2.044 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.973      ; 4.597      ;
; 2.050 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.960      ; 4.590      ;
; 2.055 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.972      ; 4.607      ;
; 2.149 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.929      ; 4.658      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Block1:BlockU2|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; 1.555 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.778      ; 3.913      ;
; 1.589 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.754      ; 3.923      ;
; 1.604 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.751      ; 3.935      ;
; 1.610 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.776      ; 3.966      ;
; 1.628 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.825      ; 4.033      ;
; 1.656 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.749      ; 3.985      ;
; 1.657 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.711      ; 3.948      ;
; 1.704 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.749      ; 4.033      ;
; 1.708 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.751      ; 4.039      ;
; 1.712 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.754      ; 4.046      ;
; 1.723 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.741      ; 4.044      ;
; 1.730 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.751      ; 4.061      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.746      ; 4.060      ;
; 1.744 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.753      ; 4.077      ;
; 1.745 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.710      ; 4.035      ;
; 1.750 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.777      ; 4.107      ;
; 1.772 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.777      ; 4.129      ;
; 1.775 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.755      ; 4.110      ;
; 1.776 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.752      ; 4.108      ;
; 1.784 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.779      ; 4.143      ;
; 1.807 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.711      ; 4.098      ;
; 1.828 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.741      ; 4.149      ;
; 1.846 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.543      ; 3.969      ;
; 1.852 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.543      ; 3.975      ;
; 1.883 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.710      ; 4.173      ;
; 1.938 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.543      ; 4.061      ;
; 1.964 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.557      ; 4.101      ;
; 1.988 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.554      ; 4.122      ;
; 1.990 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.524      ; 4.094      ;
; 2.053 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.545      ; 4.178      ;
; 2.076 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.519      ; 4.175      ;
; 2.094 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.525      ; 4.199      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                     ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                                                                                    ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 2.512 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.718     ; 1.148      ;
; 2.512 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.713     ; 1.153      ;
; 2.517 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.715     ; 1.156      ;
; 2.520 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.715     ; 1.159      ;
; 2.525 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.715     ; 1.164      ;
; 2.528 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.729     ; 1.153      ;
; 2.530 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.718     ; 1.166      ;
; 2.565 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.715     ; 1.204      ;
; 2.567 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.700     ; 1.221      ;
; 2.577 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.713     ; 1.218      ;
; 2.579 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.715     ; 1.218      ;
; 2.586 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.713     ; 1.227      ;
; 2.590 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.723     ; 1.221      ;
; 2.591 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.713     ; 1.232      ;
; 2.600 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.721     ; 1.233      ;
; 2.607 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.713     ; 1.248      ;
; 2.607 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.719     ; 1.242      ;
; 2.611 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.715     ; 1.250      ;
; 2.621 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.719     ; 1.256      ;
; 2.625 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.719     ; 1.260      ;
; 2.627 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.713     ; 1.268      ;
; 2.628 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.719     ; 1.263      ;
; 2.634 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.730     ; 1.258      ;
; 2.642 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.713     ; 1.283      ;
; 2.643 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.734     ; 1.263      ;
; 2.643 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.719     ; 1.278      ;
; 2.643 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.733     ; 1.264      ;
; 2.647 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.734     ; 1.267      ;
; 2.647 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.733     ; 1.268      ;
; 2.649 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.719     ; 1.284      ;
; 2.650 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.728     ; 1.276      ;
; 2.670 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.733     ; 1.291      ;
; 2.682 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.729     ; 1.307      ;
; 2.683 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.690     ; 1.347      ;
; 2.696 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.733     ; 1.317      ;
; 2.734 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.734     ; 1.354      ;
; 2.757 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.713     ; 1.398      ;
; 2.762 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.724     ; 1.392      ;
; 2.769 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.724     ; 1.399      ;
; 2.770 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.694     ; 1.430      ;
; 2.792 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.694     ; 1.452      ;
; 2.793 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.715     ; 1.432      ;
; 2.798 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.694     ; 1.458      ;
; 2.800 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.694     ; 1.460      ;
; 2.802 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.724     ; 1.432      ;
; 2.809 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.694     ; 1.469      ;
; 2.822 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.715     ; 1.461      ;
; 2.824 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.715     ; 1.463      ;
; 2.828 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.713     ; 1.469      ;
; 2.832 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.713     ; 1.473      ;
; 2.834 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.713     ; 1.475      ;
; 2.835 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.713     ; 1.476      ;
; 2.848 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.713     ; 1.489      ;
; 2.855 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.694     ; 1.515      ;
; 2.855 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.724     ; 1.485      ;
; 2.856 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.724     ; 1.486      ;
; 2.865 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.694     ; 1.525      ;
; 2.865 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.719     ; 1.500      ;
; 2.870 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.724     ; 1.500      ;
; 2.871 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.713     ; 1.512      ;
; 2.875 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.713     ; 1.516      ;
; 2.879 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.696     ; 1.537      ;
; 2.880 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.715     ; 1.519      ;
; 2.882 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.718     ; 1.518      ;
; 2.882 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.715     ; 1.521      ;
; 2.887 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.713     ; 1.528      ;
; 2.892 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.716     ; 1.530      ;
; 2.899 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.696     ; 1.557      ;
; 2.902 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.718     ; 1.538      ;
; 2.903 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.719     ; 1.538      ;
; 2.910 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.694     ; 1.570      ;
; 2.913 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.694     ; 1.573      ;
; 2.913 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.718     ; 1.549      ;
; 2.916 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.724     ; 1.546      ;
; 2.921 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.719     ; 1.556      ;
; 2.922 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.713     ; 1.563      ;
; 2.923 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.716     ; 1.561      ;
; 2.923 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.700     ; 1.577      ;
; 2.924 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.716     ; 1.562      ;
; 2.928 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.718     ; 1.564      ;
; 2.931 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.716     ; 1.569      ;
; 2.932 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.734     ; 1.552      ;
; 2.937 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.719     ; 1.572      ;
; 2.940 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.734     ; 1.560      ;
; 2.940 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.733     ; 1.561      ;
; 2.941 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.719     ; 1.576      ;
; 2.946 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.686     ; 1.614      ;
; 2.946 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.714     ; 1.586      ;
; 2.947 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.718     ; 1.583      ;
; 2.947 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.718     ; 1.583      ;
; 2.952 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.718     ; 1.588      ;
; 2.952 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.733     ; 1.573      ;
; 2.953 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.719     ; 1.588      ;
; 2.957 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.716     ; 1.595      ;
; 2.957 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.734     ; 1.577      ;
; 2.962 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.719     ; 1.597      ;
; 2.966 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.719     ; 1.601      ;
; 2.968 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.716     ; 1.606      ;
; 2.976 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.719     ; 1.611      ;
; 2.977 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.690     ; 1.641      ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.206 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.182     ; 3.613      ;
; 1.206 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.182     ; 3.613      ;
; 1.206 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.182     ; 3.613      ;
; 1.206 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.182     ; 3.613      ;
; 1.509 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[4]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.179     ; 3.313      ;
; 1.509 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.179     ; 3.313      ;
; 1.509 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[3]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.179     ; 3.313      ;
; 1.509 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[0]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.179     ; 3.313      ;
; 1.509 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[1]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.179     ; 3.313      ;
; 1.509 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[2]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.179     ; 3.313      ;
; 1.509 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[7]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.179     ; 3.313      ;
; 1.509 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[3]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.179     ; 3.313      ;
; 1.509 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[5]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.179     ; 3.313      ;
; 1.509 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[5]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.179     ; 3.313      ;
; 1.509 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[6]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.179     ; 3.313      ;
; 1.509 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[6]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.179     ; 3.313      ;
; 1.509 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[0]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.179     ; 3.313      ;
; 1.524 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[25]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.180     ; 3.297      ;
; 1.524 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[17]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.180     ; 3.297      ;
; 1.524 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[21]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.180     ; 3.297      ;
; 1.595 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[16]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.178     ; 3.228      ;
; 1.595 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[23]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.178     ; 3.228      ;
; 1.595 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[7]     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.178     ; 3.228      ;
; 1.595 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[4]     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.178     ; 3.228      ;
; 1.595 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[8]     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.178     ; 3.228      ;
; 1.595 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[24]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.178     ; 3.228      ;
; 1.603 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[12]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.181     ; 3.217      ;
; 1.603 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[7]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.181     ; 3.217      ;
; 1.603 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[1]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.181     ; 3.217      ;
; 1.603 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[9]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.181     ; 3.217      ;
; 1.603 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[4]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.181     ; 3.217      ;
; 1.603 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[2]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.181     ; 3.217      ;
; 1.603 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[6]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.181     ; 3.217      ;
; 1.603 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[5]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.181     ; 3.217      ;
; 1.603 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[3]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.181     ; 3.217      ;
; 1.603 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[5]     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.181     ; 3.217      ;
; 1.603 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[13]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.181     ; 3.217      ;
; 1.603 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[8]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.181     ; 3.217      ;
; 1.603 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[11]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.181     ; 3.217      ;
; 1.603 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[10]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.181     ; 3.217      ;
; 1.603 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[0]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.181     ; 3.217      ;
; 1.603 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[9]     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.181     ; 3.217      ;
; 1.624 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.184     ; 3.193      ;
; 1.624 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.184     ; 3.193      ;
; 1.624 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.184     ; 3.193      ;
; 1.652 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[3]     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.179     ; 3.170      ;
; 1.652 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[18]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.179     ; 3.170      ;
; 1.652 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[20]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.179     ; 3.170      ;
; 1.652 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[6]     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.179     ; 3.170      ;
; 1.652 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[15]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.179     ; 3.170      ;
; 1.652 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[10]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.179     ; 3.170      ;
; 1.652 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[13]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.179     ; 3.170      ;
; 1.652 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[12]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.179     ; 3.170      ;
; 1.652 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[19]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.179     ; 3.170      ;
; 1.652 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[22]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.179     ; 3.170      ;
; 1.716 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.182     ; 3.103      ;
; 1.716 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.182     ; 3.103      ;
; 1.732 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.183     ; 3.086      ;
; 1.732 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.183     ; 3.086      ;
; 1.732 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.183     ; 3.086      ;
; 1.732 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.183     ; 3.086      ;
; 1.732 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.183     ; 3.086      ;
; 1.831 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[7]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.176     ; 2.994      ;
; 1.831 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[7]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.176     ; 2.994      ;
; 1.831 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[0]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.176     ; 2.994      ;
; 1.831 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[0]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.176     ; 2.994      ;
; 1.831 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[8]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.176     ; 2.994      ;
; 1.831 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[8]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.176     ; 2.994      ;
; 1.831 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[16]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.176     ; 2.994      ;
; 1.862 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[2]     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.180     ; 2.959      ;
; 1.878 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[1]                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.175     ; 2.948      ;
; 1.886 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe31                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.184     ; 2.931      ;
; 1.886 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe3                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.184     ; 2.931      ;
; 1.887 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_adj_dffe21[1]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.153     ; 2.961      ;
; 1.887 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[1]                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.152     ; 2.962      ;
; 1.887 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[5] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.153     ; 2.961      ;
; 1.887 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[6] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.153     ; 2.961      ;
; 1.887 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[7] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.153     ; 2.961      ;
; 1.887 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[8] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.153     ; 2.961      ;
; 1.887 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[4] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.153     ; 2.961      ;
; 1.887 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.153     ; 2.961      ;
; 1.887 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[1] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.153     ; 2.961      ;
; 1.887 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[3] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.153     ; 2.961      ;
; 1.887 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.153     ; 2.961      ;
; 1.888 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[5]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.161     ; 2.952      ;
; 1.888 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[6]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.161     ; 2.952      ;
; 1.888 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[7]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.161     ; 2.952      ;
; 1.888 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[3]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.161     ; 2.952      ;
; 1.888 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[4]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.161     ; 2.952      ;
; 1.888 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[2]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.161     ; 2.952      ;
; 1.888 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[1]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.161     ; 2.952      ;
; 1.888 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|denormal_res_dffe3                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.161     ; 2.952      ;
; 1.888 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[0]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.161     ; 2.952      ;
; 1.888 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_res_dffe3                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.161     ; 2.952      ;
; 1.888 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_res_dffe4                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.161     ; 2.952      ;
; 1.888 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe4                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.161     ; 2.952      ;
; 1.891 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[0]                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.166     ; 2.944      ;
; 1.891 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[2]                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.168     ; 2.942      ;
; 1.891 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[16]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.167     ; 2.943      ;
; 1.891 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[17]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.167     ; 2.943      ;
+-------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.006 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[1]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 1.424      ;
; 1.006 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[17]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 1.424      ;
; 1.006 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[17]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 1.424      ;
; 1.006 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[1]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 1.424      ;
; 1.006 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[19]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 1.424      ;
; 1.006 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[19]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 1.424      ;
; 1.006 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[13]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 1.424      ;
; 1.006 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[13]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 1.424      ;
; 1.006 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[15]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 1.424      ;
; 1.601 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[11]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 2.018      ;
; 1.601 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[9]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 2.018      ;
; 1.601 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[9]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 2.018      ;
; 1.621 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 2.269      ;
; 1.621 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a1  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 2.269      ;
; 1.621 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a2  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 2.269      ;
; 1.621 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a3  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 2.269      ;
; 1.621 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a4  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 2.269      ;
; 1.621 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a5  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 2.269      ;
; 1.621 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a6  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 2.269      ;
; 1.621 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a7  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 2.269      ;
; 1.621 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a8  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 2.269      ;
; 1.621 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a9  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 2.269      ;
; 1.621 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a10 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 2.269      ;
; 1.621 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a11 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 2.269      ;
; 1.643 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.284      ;
; 1.643 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a1  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.284      ;
; 1.643 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a2  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.284      ;
; 1.643 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a3  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.284      ;
; 1.643 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a4  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.284      ;
; 1.643 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a5  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.284      ;
; 1.643 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a6  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.284      ;
; 1.643 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a7  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.284      ;
; 1.643 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a8  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.284      ;
; 1.643 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a9  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.284      ;
; 1.643 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a10 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.284      ;
; 1.643 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a11 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.284      ;
; 1.655 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[17]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 2.074      ;
; 1.655 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[20]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 2.074      ;
; 1.655 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[19]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 2.074      ;
; 1.655 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[18]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 2.074      ;
; 1.655 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_adj_dffe21[1]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 2.074      ;
; 1.685 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[12]                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 2.104      ;
; 1.685 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe4                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 2.102      ;
; 1.685 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe3                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 2.102      ;
; 1.685 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe31                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 2.102      ;
; 1.685 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe21                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 2.102      ;
; 1.685 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[3]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 2.104      ;
; 1.685 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sticky_bit_dffe2                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 2.102      ;
; 1.685 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[0]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 2.104      ;
; 1.685 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[24]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 2.102      ;
; 1.685 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[11]                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 2.104      ;
; 1.685 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[25]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 2.102      ;
; 1.685 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[6]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 2.104      ;
; 1.685 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[2]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 2.104      ;
; 1.685 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[23]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 2.102      ;
; 1.685 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[10]                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 2.104      ;
; 1.685 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[5]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 2.104      ;
; 1.685 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[4]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 2.104      ;
; 1.685 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[22]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 2.102      ;
; 1.685 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[9]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 2.104      ;
; 1.685 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[21]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 2.102      ;
; 1.685 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[8]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 2.104      ;
; 1.685 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[7]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 2.104      ;
; 1.685 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[1]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 2.104      ;
; 1.686 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|cout_regr                                                   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 2.104      ;
; 1.686 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[9]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 2.104      ;
; 1.686 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[3]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 2.104      ;
; 1.686 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[8]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 2.104      ;
; 1.686 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[11]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 2.104      ;
; 1.686 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[10]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 2.104      ;
; 1.686 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[4]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 2.104      ;
; 1.686 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[7]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 2.104      ;
; 1.686 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[2]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 2.104      ;
; 1.686 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[0]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 2.104      ;
; 1.686 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[1]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 2.104      ;
; 1.686 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[5]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 2.104      ;
; 1.686 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[12]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 2.104      ;
; 1.686 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[13]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 2.104      ;
; 1.686 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[6]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 2.104      ;
; 1.700 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[9]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 2.120      ;
; 1.700 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|cout_regr                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 2.120      ;
; 1.700 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[3]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 2.120      ;
; 1.700 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[8]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 2.120      ;
; 1.700 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[11]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 2.120      ;
; 1.700 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[10]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 2.120      ;
; 1.700 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[4]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 2.120      ;
; 1.700 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[7]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 2.120      ;
; 1.700 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[2]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 2.120      ;
; 1.700 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[0]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 2.120      ;
; 1.700 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[1]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 2.120      ;
; 1.700 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[5]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 2.120      ;
; 1.700 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[12]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 2.120      ;
; 1.700 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[13]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 2.120      ;
; 1.700 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[6]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 2.120      ;
; 1.824 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|need_complement_dffe2                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.706      ; 2.762      ;
; 1.890 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_sign_dffe21                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 2.308      ;
; 1.890 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|need_complement_dffe2                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 2.308      ;
; 1.890 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|zero_man_sign_dffe21                                                                                                   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 2.308      ;
; 1.890 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|zero_man_sign_dffe2                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 2.308      ;
; 1.894 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[12]                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 2.313      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                               ;
+------------+-----------------+--------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note                                                          ;
+------------+-----------------+--------------------------------------------------+---------------------------------------------------------------+
; 101.04 MHz ; 101.04 MHz      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 119.69 MHz ; 119.69 MHz      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ;                                                               ;
; 139.24 MHz ; 139.24 MHz      ; C                                                ;                                                               ;
; 535.62 MHz ; 250.0 MHz       ; BUT_1                                            ; limit due to minimum period restriction (max I/O toggle rate) ;
; 678.43 MHz ; 250.0 MHz       ; BUT_2                                            ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; -8.115 ; -2958.724     ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; -4.262 ; -107.436      ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; -4.062 ; -100.471      ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; -2.798 ; -172.809      ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; -1.465 ; -16.126       ;
; BUT_1                                            ; -0.867 ; -1.854        ;
; BUT_2                                            ; -0.474 ; -0.947        ;
; C                                                ; 0.090  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.383 ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.400 ; 0.000         ;
; BUT_1                                            ; 0.401 ; 0.000         ;
; C                                                ; 0.402 ; 0.000         ;
; BUT_2                                            ; 0.403 ; 0.000         ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; 1.502 ; 0.000         ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; 1.569 ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.193 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                    ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.412 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                     ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.919 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; BUT_1                                            ; -3.000 ; -8.948        ;
; BUT_2                                            ; -3.000 ; -7.461        ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; -1.701 ; -20.412       ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; 0.264  ; 0.000         ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; 0.339  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.799  ; 0.000         ;
; C                                                ; 9.773  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 49.664 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                                                                                                           ; Launch Clock                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------+------------+------------+
; -8.115 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.540     ; 5.784      ;
; -8.115 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.540     ; 5.784      ;
; -8.115 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.540     ; 5.784      ;
; -8.115 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.540     ; 5.784      ;
; -8.115 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.540     ; 5.784      ;
; -8.115 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.540     ; 5.784      ;
; -8.115 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.540     ; 5.784      ;
; -8.115 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.540     ; 5.784      ;
; -8.115 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.540     ; 5.784      ;
; -8.115 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.540     ; 5.784      ;
; -8.115 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.540     ; 5.784      ;
; -8.115 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.540     ; 5.784      ;
; -8.115 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.540     ; 5.784      ;
; -8.115 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.540     ; 5.784      ;
; -8.115 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.540     ; 5.784      ;
; -8.115 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.540     ; 5.784      ;
; -8.115 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.540     ; 5.784      ;
; -8.115 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.540     ; 5.784      ;
; -8.115 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.540     ; 5.784      ;
; -8.115 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.540     ; 5.784      ;
; -8.115 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.540     ; 5.784      ;
; -8.115 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.540     ; 5.784      ;
; -8.115 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.540     ; 5.784      ;
; -8.115 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.540     ; 5.784      ;
; -8.089 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.521     ; 5.777      ;
; -8.089 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.521     ; 5.777      ;
; -8.089 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.521     ; 5.777      ;
; -8.089 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.521     ; 5.777      ;
; -8.089 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.521     ; 5.777      ;
; -8.089 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.521     ; 5.777      ;
; -8.089 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.521     ; 5.777      ;
; -8.089 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.521     ; 5.777      ;
; -8.089 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.521     ; 5.777      ;
; -8.089 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.521     ; 5.777      ;
; -8.089 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.521     ; 5.777      ;
; -8.089 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.521     ; 5.777      ;
; -8.089 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.521     ; 5.777      ;
; -8.089 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.521     ; 5.777      ;
; -8.089 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.521     ; 5.777      ;
; -8.089 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.521     ; 5.777      ;
; -8.089 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.521     ; 5.777      ;
; -8.089 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.521     ; 5.777      ;
; -8.089 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.521     ; 5.777      ;
; -8.089 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.521     ; 5.777      ;
; -8.089 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.521     ; 5.777      ;
; -8.089 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.521     ; 5.777      ;
; -8.089 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.521     ; 5.777      ;
; -8.089 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.521     ; 5.777      ;
; -8.046 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.692     ; 5.563      ;
; -8.046 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.692     ; 5.563      ;
; -8.046 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.692     ; 5.563      ;
; -8.046 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.692     ; 5.563      ;
; -8.046 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.692     ; 5.563      ;
; -8.046 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.692     ; 5.563      ;
; -8.046 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.692     ; 5.563      ;
; -8.046 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.692     ; 5.563      ;
; -8.046 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.692     ; 5.563      ;
; -8.046 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.692     ; 5.563      ;
; -8.046 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.692     ; 5.563      ;
; -8.046 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.692     ; 5.563      ;
; -8.046 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.692     ; 5.563      ;
; -8.046 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.692     ; 5.563      ;
; -8.046 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.692     ; 5.563      ;
; -8.046 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.692     ; 5.563      ;
; -8.046 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.692     ; 5.563      ;
; -8.046 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.692     ; 5.563      ;
; -8.046 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.692     ; 5.563      ;
; -8.046 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.692     ; 5.563      ;
; -8.046 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.692     ; 5.563      ;
; -8.046 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.692     ; 5.563      ;
; -8.046 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.692     ; 5.563      ;
; -8.046 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.692     ; 5.563      ;
; -8.017 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT18 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.532     ; 5.694      ;
; -8.017 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT19 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.532     ; 5.694      ;
; -8.017 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT20 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.532     ; 5.694      ;
; -8.017 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT21 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.532     ; 5.694      ;
; -8.017 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT22 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.532     ; 5.694      ;
; -8.017 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT23 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.532     ; 5.694      ;
; -8.017 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT24 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.532     ; 5.694      ;
; -8.017 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT25 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.532     ; 5.694      ;
; -8.017 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT26 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.532     ; 5.694      ;
; -8.017 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT27 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.532     ; 5.694      ;
; -8.017 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT28 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.532     ; 5.694      ;
; -8.017 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT29 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.532     ; 5.694      ;
; -8.017 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT30 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.532     ; 5.694      ;
; -8.017 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT31 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.532     ; 5.694      ;
; -8.017 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT32 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.532     ; 5.694      ;
; -8.017 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT33 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.532     ; 5.694      ;
; -8.017 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT34 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.532     ; 5.694      ;
; -8.017 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT35 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.532     ; 5.694      ;
; -8.017 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT11 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.532     ; 5.694      ;
; -8.017 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT14 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.532     ; 5.694      ;
; -8.017 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT12 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.532     ; 5.694      ;
; -8.017 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT13 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.532     ; 5.694      ;
; -8.017 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT1  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.532     ; 5.694      ;
; -8.017 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT2  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.532     ; 5.694      ;
; -8.017 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT7  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.532     ; 5.694      ;
; -8.017 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT10 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.532     ; 5.694      ;
; -8.017 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT9  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.532     ; 5.694      ;
; -8.017 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT8  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.532     ; 5.694      ;
+--------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Block1:BlockU1|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; -4.262 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.164      ; 4.867      ;
; -4.132 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.320      ; 4.847      ;
; -4.085 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.143      ; 4.905      ;
; -3.793 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.044      ; 4.843      ;
; -3.609 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.278      ; 4.837      ;
; -3.535 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.249      ; 4.804      ;
; -3.523 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.042      ; 4.882      ;
; -3.461 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.248      ; 4.924      ;
; -3.438 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.247      ; 4.903      ;
; -3.437 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.036      ; 4.973      ;
; -3.420 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.042      ; 4.771      ;
; -3.417 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.045      ; 4.712      ;
; -3.338 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.034      ; 4.872      ;
; -3.322 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.978      ; 4.797      ;
; -3.314 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.040      ; 4.853      ;
; -3.307 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.177      ; 4.846      ;
; -3.288 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.979      ; 4.753      ;
; -3.278 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.038      ; 4.811      ;
; -3.241 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.038      ; 4.774      ;
; -3.229 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.146      ; 4.729      ;
; -3.224 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.011      ; 4.741      ;
; -3.213 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.205      ; 4.784      ;
; -3.164 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.012      ; 4.689      ;
; -3.158 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.173      ; 4.688      ;
; -3.154 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.163      ; 4.679      ;
; -3.131 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.012      ; 4.651      ;
; -3.118 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.180      ; 4.679      ;
; -3.107 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.176      ; 4.662      ;
; -3.086 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.208      ; 4.660      ;
; -2.978 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.164      ; 4.816      ;
; -2.854 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.324      ; 4.735      ;
; -2.820 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.324      ; 4.702      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Block1:BlockU2|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; -4.062 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.886      ; 4.119      ;
; -3.705 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.656      ; 4.330      ;
; -3.648 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.885      ; 4.185      ;
; -3.482 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.856      ; 4.267      ;
; -3.358 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.692      ; 4.294      ;
; -3.280 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.886      ; 4.348      ;
; -3.232 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.682      ; 4.406      ;
; -3.197 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.853      ; 4.233      ;
; -3.139 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.663      ; 4.306      ;
; -3.135 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.828      ; 4.335      ;
; -3.126 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.868      ; 4.352      ;
; -3.097 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.886      ; 4.349      ;
; -3.090 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.682      ; 4.276      ;
; -3.078 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.911      ; 4.219      ;
; -3.070 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.887      ; 4.308      ;
; -3.068 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.864      ; 4.296      ;
; -3.057 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.868      ; 4.281      ;
; -3.055 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.853      ; 4.281      ;
; -3.053 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.662      ; 4.228      ;
; -3.053 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.828      ; 4.255      ;
; -3.036 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.866      ; 4.260      ;
; -3.010 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.678      ; 4.179      ;
; -3.010 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.859      ; 4.239      ;
; -3.007 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.828      ; 4.192      ;
; -2.993 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.689      ; 4.182      ;
; -2.992 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.861      ; 4.233      ;
; -2.981 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.860      ; 4.211      ;
; -2.960 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.828      ; 4.147      ;
; -2.933 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.859      ; 4.169      ;
; -2.907 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.678      ; 4.240      ;
; -2.899 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.869      ; 4.143      ;
; -2.758 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.865      ; 4.286      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -2.798 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[24] ; Block1:BlockU1|ADSR:ADSR_inst|data1[24]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.740     ; 0.500      ;
; -2.740 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|ADSR:ADSR_inst|data1[14]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.478     ; 0.704      ;
; -2.725 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[23] ; Block1:BlockU1|ADSR:ADSR_inst|data1[23]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.489     ; 0.678      ;
; -2.721 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[25] ; Block1:BlockU1|ADSR:ADSR_inst|data1[25]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.487     ; 0.676      ;
; -2.555 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[1]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.306     ; 0.691      ;
; -2.536 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[5]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.477     ; 0.501      ;
; -2.513 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[9]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.854     ; 0.101      ;
; -2.513 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[7]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.854     ; 0.101      ;
; -2.501 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[26] ; Block1:BlockU1|ADSR:ADSR_inst|data1[26]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.252     ; 0.691      ;
; -2.451 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[1]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.231     ; 0.662      ;
; -2.441 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[2]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[2]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.368     ; 0.515      ;
; -2.408 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU2|ADSR:ADSR_inst|data1[14]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.150     ; 0.700      ;
; -2.396 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[4]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.325     ; 0.513      ;
; -2.380 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[3]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[3]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.323     ; 0.499      ;
; -2.378 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|ADSR:ADSR_inst|data1[15]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.306     ; 0.514      ;
; -2.361 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|ADSR:ADSR_inst|data1[13]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.702     ; 0.101      ;
; -2.358 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|ADSR:ADSR_inst|data1[10]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.699     ; 0.101      ;
; -2.317 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[27] ; Block1:BlockU1|ADSR:ADSR_inst|data1[27]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.658     ; 0.101      ;
; -2.317 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[29] ; Block1:BlockU1|ADSR:ADSR_inst|data1[29]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.658     ; 0.101      ;
; -2.316 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[28] ; Block1:BlockU1|ADSR:ADSR_inst|data1[28]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.657     ; 0.101      ;
; -2.295 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[30] ; Block1:BlockU1|ADSR:ADSR_inst|data1[30]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.636     ; 0.101      ;
; -2.223 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[28] ; Block1:BlockU2|ADSR:ADSR_inst|data1[28]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.150     ; 0.515      ;
; -2.204 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[29] ; Block1:BlockU2|ADSR:ADSR_inst|data1[29]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.947     ; 0.699      ;
; -2.191 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[23] ; Block1:BlockU2|ADSR:ADSR_inst|data1[23]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.944     ; 0.689      ;
; -2.184 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[8]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.525     ; 0.101      ;
; -2.184 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[12] ; Block1:BlockU1|ADSR:ADSR_inst|data1[12]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.525     ; 0.101      ;
; -2.183 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|ADSR:ADSR_inst|data1[15]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.524     ; 0.101      ;
; -2.182 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[24] ; Block1:BlockU2|ADSR:ADSR_inst|data1[24]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.948     ; 0.676      ;
; -2.181 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[0]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.522     ; 0.101      ;
; -2.148 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[31] ; Block1:BlockU1|ADSR:ADSR_inst|data1[31]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.489     ; 0.101      ;
; -2.099 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[19] ; Block1:BlockU2|ADSR:ADSR_inst|data1[19]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.865     ; 0.676      ;
; -2.098 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[20] ; Block1:BlockU2|ADSR:ADSR_inst|data1[20]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.864     ; 0.676      ;
; -2.097 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[21] ; Block1:BlockU1|ADSR:ADSR_inst|data1[21]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.438     ; 0.101      ;
; -2.060 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[31] ; Block1:BlockU2|ADSR:ADSR_inst|data1[31]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.401     ; 0.101      ;
; -2.054 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[20] ; Block1:BlockU1|ADSR:ADSR_inst|data1[20]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.395     ; 0.101      ;
; -2.026 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[5]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.367     ; 0.101      ;
; -2.025 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[6]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.366     ; 0.101      ;
; -2.025 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU2|ADSR:ADSR_inst|data1[13]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.366     ; 0.101      ;
; -2.024 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[4]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[4]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.365     ; 0.101      ;
; -2.020 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[0]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.948     ; 0.514      ;
; -2.018 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[3]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[3]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.945     ; 0.515      ;
; -2.000 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[27] ; Block1:BlockU2|ADSR:ADSR_inst|data1[27]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.944     ; 0.498      ;
; -1.999 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[18] ; Block1:BlockU2|ADSR:ADSR_inst|data1[18]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.340     ; 0.101      ;
; -1.998 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[21] ; Block1:BlockU2|ADSR:ADSR_inst|data1[21]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.339     ; 0.101      ;
; -1.997 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[22] ; Block1:BlockU2|ADSR:ADSR_inst|data1[22]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.338     ; 0.101      ;
; -1.997 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU2|ADSR:ADSR_inst|data1[16]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.338     ; 0.101      ;
; -1.995 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU2|ADSR:ADSR_inst|data1[17]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.336     ; 0.101      ;
; -1.991 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[9]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.332     ; 0.101      ;
; -1.991 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|ADSR:ADSR_inst|data1[11]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.332     ; 0.101      ;
; -1.990 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[25] ; Block1:BlockU2|ADSR:ADSR_inst|data1[25]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.754     ; 0.678      ;
; -1.904 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[2]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[2]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.245     ; 0.101      ;
; -1.901 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|ADSR:ADSR_inst|data1[11]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.242     ; 0.101      ;
; -1.900 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[6]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.241     ; 0.101      ;
; -1.824 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[7]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.165     ; 0.101      ;
; -1.821 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[12] ; Block1:BlockU2|ADSR:ADSR_inst|data1[12]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.162     ; 0.101      ;
; -1.812 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[26] ; Block1:BlockU2|ADSR:ADSR_inst|data1[26]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.754     ; 0.500      ;
; -1.794 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[8]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.135     ; 0.101      ;
; -1.793 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU2|ADSR:ADSR_inst|data1[10]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.134     ; 0.101      ;
; -1.790 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[19] ; Block1:BlockU1|ADSR:ADSR_inst|data1[19]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.131     ; 0.101      ;
; -1.789 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[18] ; Block1:BlockU1|ADSR:ADSR_inst|data1[18]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.130     ; 0.101      ;
; -1.787 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|ADSR:ADSR_inst|data1[17]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.128     ; 0.101      ;
; -1.787 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|ADSR:ADSR_inst|data1[16]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.128     ; 0.101      ;
; -1.787 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[30] ; Block1:BlockU2|ADSR:ADSR_inst|data1[30]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.128     ; 0.101      ;
; -1.785 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; Block1:BlockU1|ADSR:ADSR_inst|data1[22]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.126     ; 0.101      ;
; -0.927 ; UARTPROC:uartpr|DECAY_TIME[22]               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.174     ; 5.755      ;
; -0.925 ; UARTPROC:uartpr|DECAY_TIME[22]               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.174     ; 5.753      ;
; -0.894 ; UARTPROC:uartpr|DECAY_TIME[8]                ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.187     ; 5.709      ;
; -0.892 ; UARTPROC:uartpr|DECAY_TIME[8]                ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.187     ; 5.707      ;
; -0.838 ; UARTPROC:uartpr|ATTACK_TIME[18]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.163     ; 5.677      ;
; -0.838 ; UARTPROC:uartpr|ATTACK_TIME[18]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.163     ; 5.677      ;
; -0.838 ; UARTPROC:uartpr|ATTACK_TIME[18]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.163     ; 5.677      ;
; -0.838 ; UARTPROC:uartpr|ATTACK_TIME[18]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.163     ; 5.677      ;
; -0.838 ; UARTPROC:uartpr|ATTACK_TIME[18]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.163     ; 5.677      ;
; -0.838 ; UARTPROC:uartpr|ATTACK_TIME[18]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.163     ; 5.677      ;
; -0.838 ; UARTPROC:uartpr|ATTACK_TIME[18]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.163     ; 5.677      ;
; -0.802 ; UARTPROC:uartpr|DECAY_TIME[23]               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.174     ; 5.630      ;
; -0.800 ; UARTPROC:uartpr|DECAY_TIME[23]               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.174     ; 5.628      ;
; -0.795 ; UARTPROC:uartpr|DECAY_TIME[29]               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.169     ; 5.628      ;
; -0.793 ; UARTPROC:uartpr|DECAY_TIME[29]               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.169     ; 5.626      ;
; -0.780 ; UARTPROC:uartpr|DECAY_TIME[9]                ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.187     ; 5.595      ;
; -0.778 ; UARTPROC:uartpr|DECAY_TIME[9]                ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.187     ; 5.593      ;
; -0.689 ; UARTPROC:uartpr|DECAY_TIME[20]               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.180     ; 5.511      ;
; -0.687 ; UARTPROC:uartpr|DECAY_TIME[20]               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.180     ; 5.509      ;
; -0.684 ; UARTPROC:uartpr|DECAY_TIME[7]                ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.180     ; 5.506      ;
; -0.682 ; UARTPROC:uartpr|DECAY_TIME[7]                ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.180     ; 5.504      ;
; -0.680 ; UARTPROC:uartpr|ATTACK_TIME[0]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.151     ; 5.531      ;
; -0.680 ; UARTPROC:uartpr|ATTACK_TIME[0]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.151     ; 5.531      ;
; -0.680 ; UARTPROC:uartpr|ATTACK_TIME[0]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.151     ; 5.531      ;
; -0.680 ; UARTPROC:uartpr|ATTACK_TIME[0]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.151     ; 5.531      ;
; -0.680 ; UARTPROC:uartpr|ATTACK_TIME[0]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.151     ; 5.531      ;
; -0.680 ; UARTPROC:uartpr|ATTACK_TIME[0]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.151     ; 5.531      ;
; -0.680 ; UARTPROC:uartpr|ATTACK_TIME[0]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.151     ; 5.531      ;
; -0.669 ; UARTPROC:uartpr|DECAY_TIME[28]               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.169     ; 5.502      ;
; -0.667 ; UARTPROC:uartpr|DECAY_TIME[28]               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.169     ; 5.500      ;
; -0.657 ; UARTPROC:uartpr|DECAY_TIME[25]               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.180     ; 5.479      ;
; -0.655 ; UARTPROC:uartpr|DECAY_TIME[25]               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.180     ; 5.477      ;
; -0.653 ; UARTPROC:uartpr|ATTACK_TIME[16]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.163     ; 5.492      ;
; -0.653 ; UARTPROC:uartpr|ATTACK_TIME[16]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.163     ; 5.492      ;
; -0.653 ; UARTPROC:uartpr|ATTACK_TIME[16]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.163     ; 5.492      ;
; -0.653 ; UARTPROC:uartpr|ATTACK_TIME[16]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.163     ; 5.492      ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                      ;
+--------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                                                                                    ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -1.465 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.953     ; 1.991      ;
; -1.454 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.953     ; 1.980      ;
; -1.442 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.953     ; 1.968      ;
; -1.430 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.953     ; 1.956      ;
; -1.408 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.942     ; 1.945      ;
; -1.378 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.953     ; 1.904      ;
; -1.375 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.947     ; 1.907      ;
; -1.374 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.935     ; 1.918      ;
; -1.370 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.942     ; 1.907      ;
; -1.363 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.954     ; 1.888      ;
; -1.362 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.953     ; 1.888      ;
; -1.357 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.955     ; 1.881      ;
; -1.332 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.942     ; 1.869      ;
; -1.328 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.937     ; 1.870      ;
; -1.325 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.940     ; 1.864      ;
; -1.314 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.940     ; 1.853      ;
; -1.311 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.939     ; 1.851      ;
; -1.301 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.939     ; 1.841      ;
; -1.298 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.947     ; 1.830      ;
; -1.295 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.938     ; 1.836      ;
; -1.293 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.929     ; 1.843      ;
; -1.289 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.939     ; 1.829      ;
; -1.286 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.930     ; 1.835      ;
; -1.286 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.938     ; 1.827      ;
; -1.272 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.931     ; 1.820      ;
; -1.267 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.946     ; 1.800      ;
; -1.256 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.938     ; 1.797      ;
; -1.254 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.924     ; 1.809      ;
; -1.253 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.936     ; 1.796      ;
; -1.247 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.937     ; 1.789      ;
; -1.240 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.939     ; 1.780      ;
; -1.194 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.932     ; 1.741      ;
; -1.178 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.928     ; 1.729      ;
; -1.149 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.913     ; 1.715      ;
; -1.142 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.929     ; 1.692      ;
; -1.130 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.953     ; 1.656      ;
; -1.126 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.953     ; 1.652      ;
; -1.108 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.940     ; 1.647      ;
; -1.095 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.953     ; 1.621      ;
; -1.091 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.954     ; 1.616      ;
; -1.088 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.930     ; 1.637      ;
; -1.086 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.955     ; 1.610      ;
; -1.085 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.955     ; 1.609      ;
; -1.085 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.954     ; 1.610      ;
; -1.080 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.940     ; 1.619      ;
; -1.077 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.914     ; 1.642      ;
; -1.073 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.940     ; 1.612      ;
; -1.064 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.937     ; 1.606      ;
; -1.062 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.939     ; 1.602      ;
; -1.061 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.940     ; 1.600      ;
; -1.060 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.915     ; 1.624      ;
; -1.060 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.942     ; 1.597      ;
; -1.056 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.939     ; 1.596      ;
; -1.055 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.942     ; 1.592      ;
; -1.052 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.940     ; 1.591      ;
; -1.052 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.955     ; 1.576      ;
; -1.052 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.954     ; 1.577      ;
; -1.049 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.940     ; 1.588      ;
; -1.048 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.939     ; 1.588      ;
; -1.044 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.955     ; 1.568      ;
; -1.043 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.954     ; 1.568      ;
; -1.039 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.947     ; 1.571      ;
; -1.039 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.939     ; 1.579      ;
; -1.038 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.936     ; 1.581      ;
; -1.036 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.922     ; 1.593      ;
; -1.035 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.940     ; 1.574      ;
; -1.032 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.940     ; 1.571      ;
; -1.031 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.940     ; 1.570      ;
; -1.030 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.942     ; 1.567      ;
; -1.028 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.922     ; 1.585      ;
; -1.028 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.939     ; 1.568      ;
; -1.027 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.921     ; 1.585      ;
; -1.027 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.955     ; 1.551      ;
; -1.023 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.923     ; 1.579      ;
; -1.019 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.937     ; 1.561      ;
; -1.017 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.940     ; 1.556      ;
; -1.015 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.938     ; 1.556      ;
; -1.013 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.937     ; 1.555      ;
; -1.010 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.940     ; 1.549      ;
; -1.009 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.939     ; 1.549      ;
; -0.993 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.940     ; 1.532      ;
; -0.991 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.921     ; 1.549      ;
; -0.990 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.937     ; 1.532      ;
; -0.990 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.922     ; 1.547      ;
; -0.989 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.947     ; 1.521      ;
; -0.987 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.938     ; 1.528      ;
; -0.983 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.947     ; 1.515      ;
; -0.980 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.922     ; 1.537      ;
; -0.977 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.947     ; 1.509      ;
; -0.975 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.939     ; 1.515      ;
; -0.972 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.940     ; 1.511      ;
; -0.967 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.937     ; 1.509      ;
; -0.961 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.937     ; 1.503      ;
; -0.960 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.937     ; 1.502      ;
; -0.956 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.938     ; 1.497      ;
; -0.955 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.938     ; 1.496      ;
; -0.950 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.938     ; 1.491      ;
; -0.945 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.922     ; 1.502      ;
; -0.943 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.937     ; 1.485      ;
; -0.933 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.922     ; 1.490      ;
+--------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'BUT_1'                                                                                                          ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -0.867 ; UARTPROC:uartpr|octave_cnt[1] ; UARTPROC:uartpr|octave_cnt[2] ; BUT_1        ; BUT_1       ; 1.000        ; -0.073     ; 1.796      ;
; -0.738 ; UARTPROC:uartpr|octave_cnt[0] ; UARTPROC:uartpr|octave_cnt[2] ; BUT_1        ; BUT_1       ; 1.000        ; -0.073     ; 1.667      ;
; -0.598 ; UARTPROC:uartpr|octave_cnt[2] ; UARTPROC:uartpr|octave_cnt[2] ; BUT_1        ; BUT_1       ; 1.000        ; -0.073     ; 1.527      ;
; -0.508 ; UARTPROC:uartpr|octave_cnt[0] ; UARTPROC:uartpr|octave_cnt[1] ; BUT_1        ; BUT_1       ; 1.000        ; -0.073     ; 1.437      ;
; -0.479 ; UARTPROC:uartpr|octave_cnt[0] ; UARTPROC:uartpr|octave_cnt[3] ; BUT_1        ; BUT_1       ; 1.000        ; -0.073     ; 1.408      ;
; -0.310 ; UARTPROC:uartpr|octave_cnt[2] ; UARTPROC:uartpr|octave_cnt[3] ; BUT_1        ; BUT_1       ; 1.000        ; -0.073     ; 1.239      ;
; -0.308 ; UARTPROC:uartpr|octave_cnt[3] ; UARTPROC:uartpr|octave_cnt[1] ; BUT_1        ; BUT_1       ; 1.000        ; -0.073     ; 1.237      ;
; -0.209 ; UARTPROC:uartpr|octave_cnt[1] ; UARTPROC:uartpr|octave_cnt[3] ; BUT_1        ; BUT_1       ; 1.000        ; -0.073     ; 1.138      ;
; -0.015 ; UARTPROC:uartpr|octave_cnt[2] ; UARTPROC:uartpr|octave_cnt[1] ; BUT_1        ; BUT_1       ; 1.000        ; -0.073     ; 0.944      ;
; 0.159  ; UARTPROC:uartpr|octave_cnt[0] ; UARTPROC:uartpr|octave_cnt[0] ; BUT_1        ; BUT_1       ; 1.000        ; -0.073     ; 0.770      ;
; 0.159  ; UARTPROC:uartpr|octave_cnt[1] ; UARTPROC:uartpr|octave_cnt[1] ; BUT_1        ; BUT_1       ; 1.000        ; -0.073     ; 0.770      ;
; 0.159  ; UARTPROC:uartpr|octave_cnt[3] ; UARTPROC:uartpr|octave_cnt[3] ; BUT_1        ; BUT_1       ; 1.000        ; -0.073     ; 0.770      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'BUT_2'                                                                                                      ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; -0.474 ; UARTPROC:uartpr|mult_cnt[1] ; UARTPROC:uartpr|mult_cnt[1] ; BUT_2        ; BUT_2       ; 1.000        ; -0.071     ; 1.405      ;
; -0.344 ; UARTPROC:uartpr|mult_cnt[0] ; UARTPROC:uartpr|mult_cnt[1] ; BUT_2        ; BUT_2       ; 1.000        ; -0.071     ; 1.275      ;
; -0.261 ; UARTPROC:uartpr|mult_cnt[1] ; UARTPROC:uartpr|mult_cnt[2] ; BUT_2        ; BUT_2       ; 1.000        ; -0.071     ; 1.192      ;
; -0.212 ; UARTPROC:uartpr|mult_cnt[1] ; UARTPROC:uartpr|mult_cnt[0] ; BUT_2        ; BUT_2       ; 1.000        ; -0.071     ; 1.143      ;
; -0.120 ; UARTPROC:uartpr|mult_cnt[0] ; UARTPROC:uartpr|mult_cnt[2] ; BUT_2        ; BUT_2       ; 1.000        ; -0.071     ; 1.051      ;
; 0.117  ; UARTPROC:uartpr|mult_cnt[2] ; UARTPROC:uartpr|mult_cnt[0] ; BUT_2        ; BUT_2       ; 1.000        ; -0.071     ; 0.814      ;
; 0.161  ; UARTPROC:uartpr|mult_cnt[2] ; UARTPROC:uartpr|mult_cnt[2] ; BUT_2        ; BUT_2       ; 1.000        ; -0.071     ; 0.770      ;
; 0.161  ; UARTPROC:uartpr|mult_cnt[0] ; UARTPROC:uartpr|mult_cnt[0] ; BUT_2        ; BUT_2       ; 1.000        ; -0.071     ; 0.770      ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'C'                                                                                                                                                                  ;
+-------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                            ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 0.090 ; ButtonProc:UBut|FREQ2[0]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.834      ; 6.666      ;
; 0.306 ; ButtonProc:UBut|FREQ1[26] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.854      ; 6.470      ;
; 0.314 ; ButtonProc:UBut|FREQ1[0]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.824      ; 6.432      ;
; 0.316 ; ButtonProc:UBut|FREQ1[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.864      ; 6.470      ;
; 0.329 ; ButtonProc:UBut|FREQ1[22] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.869      ; 6.462      ;
; 0.353 ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.840      ; 6.409      ;
; 0.354 ; ButtonProc:UBut|FREQ2[22] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.835      ; 6.403      ;
; 0.354 ; ButtonProc:UBut|FREQ1[0]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.833      ; 6.401      ;
; 0.359 ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.839      ; 6.402      ;
; 0.362 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.859      ; 6.419      ;
; 0.365 ; ButtonProc:UBut|FREQ1[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.848      ; 6.405      ;
; 0.366 ; ButtonProc:UBut|FREQ1[22] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.869      ; 6.425      ;
; 0.368 ; ButtonProc:UBut|FREQ1[22] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.869      ; 6.423      ;
; 0.369 ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.836      ; 6.389      ;
; 0.372 ; ButtonProc:UBut|FREQ1[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.859      ; 6.409      ;
; 0.372 ; ButtonProc:UBut|FREQ1[2]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.842      ; 6.392      ;
; 0.372 ; ButtonProc:UBut|FREQ1[1]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.834      ; 6.384      ;
; 0.373 ; ButtonProc:UBut|FREQ1[8]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.844      ; 6.393      ;
; 0.375 ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.835      ; 6.382      ;
; 0.375 ; ButtonProc:UBut|FREQ1[14] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.828      ; 6.375      ;
; 0.381 ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.839      ; 6.380      ;
; 0.391 ; ButtonProc:UBut|FREQ1[0]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.840      ; 6.371      ;
; 0.392 ; ButtonProc:UBut|FREQ1[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.859      ; 6.389      ;
; 0.395 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.839      ; 6.366      ;
; 0.399 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.859      ; 6.382      ;
; 0.400 ; ButtonProc:UBut|FREQ1[8]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.855      ; 6.377      ;
; 0.412 ; ButtonProc:UBut|FREQ1[14] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.828      ; 6.338      ;
; 0.418 ; ButtonProc:UBut|FREQ1[0]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.833      ; 6.337      ;
; 0.429 ; ButtonProc:UBut|FREQ1[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.859      ; 6.352      ;
; 0.430 ; ButtonProc:UBut|FREQ1[21] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.855      ; 6.347      ;
; 0.435 ; ButtonProc:UBut|FREQ2[26] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.834      ; 6.321      ;
; 0.435 ; ButtonProc:UBut|FREQ2[24] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.835      ; 6.322      ;
; 0.435 ; ButtonProc:UBut|FREQ1[23] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.853      ; 6.340      ;
; 0.436 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.859      ; 6.345      ;
; 0.437 ; ButtonProc:UBut|FREQ1[23] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.853      ; 6.338      ;
; 0.437 ; ButtonProc:UBut|FREQ1[8]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.855      ; 6.340      ;
; 0.438 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.859      ; 6.343      ;
; 0.440 ; ButtonProc:UBut|FREQ1[0]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.824      ; 6.306      ;
; 0.442 ; ButtonProc:UBut|FREQ1[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.858      ; 6.338      ;
; 0.444 ; ButtonProc:UBut|FREQ1[16] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.852      ; 6.330      ;
; 0.447 ; ButtonProc:UBut|FREQ1[0]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.835      ; 6.310      ;
; 0.448 ; ButtonProc:UBut|FREQ2[3]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.834      ; 6.308      ;
; 0.448 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.859      ; 6.333      ;
; 0.448 ; ButtonProc:UBut|FREQ1[10] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.845      ; 6.319      ;
; 0.449 ; ButtonProc:UBut|FREQ1[25] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.838      ; 6.311      ;
; 0.449 ; ButtonProc:UBut|FREQ1[2]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.858      ; 6.331      ;
; 0.449 ; ButtonProc:UBut|FREQ1[14] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.828      ; 6.301      ;
; 0.451 ; ButtonProc:UBut|FREQ1[14] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.828      ; 6.299      ;
; 0.453 ; ButtonProc:UBut|FREQ2[22] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.835      ; 6.304      ;
; 0.456 ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.837      ; 6.303      ;
; 0.458 ; ButtonProc:UBut|FREQ2[3]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.834      ; 6.298      ;
; 0.458 ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.839      ; 6.303      ;
; 0.459 ; ButtonProc:UBut|FREQ1[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.848      ; 6.311      ;
; 0.462 ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.836      ; 6.296      ;
; 0.466 ; ButtonProc:UBut|FREQ1[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.859      ; 6.315      ;
; 0.467 ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.835      ; 6.290      ;
; 0.467 ; ButtonProc:UBut|FREQ1[0]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.835      ; 6.290      ;
; 0.467 ; ButtonProc:UBut|FREQ1[21] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.855      ; 6.310      ;
; 0.467 ; ButtonProc:UBut|FREQ2[8]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.837      ; 6.292      ;
; 0.467 ; ButtonProc:UBut|FREQ1[8]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.844      ; 6.299      ;
; 0.468 ; ButtonProc:UBut|FREQ1[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.859      ; 6.313      ;
; 0.469 ; ButtonProc:UBut|FREQ1[21] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.855      ; 6.308      ;
; 0.474 ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.835      ; 6.283      ;
; 0.474 ; ButtonProc:UBut|FREQ1[8]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.855      ; 6.303      ;
; 0.475 ; ButtonProc:UBut|FREQ1[10] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.856      ; 6.303      ;
; 0.476 ; ButtonProc:UBut|FREQ1[8]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.855      ; 6.301      ;
; 0.477 ; ButtonProc:UBut|FREQ1[26] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.854      ; 6.299      ;
; 0.477 ; ButtonProc:UBut|FREQ1[6]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.824      ; 6.269      ;
; 0.477 ; ButtonProc:UBut|FREQ2[8]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.837      ; 6.282      ;
; 0.480 ; ButtonProc:UBut|FREQ1[1]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.825      ; 6.267      ;
; 0.481 ; ButtonProc:UBut|FREQ1[16] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.852      ; 6.293      ;
; 0.484 ; ButtonProc:UBut|FREQ1[6]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.835      ; 6.273      ;
; 0.484 ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.836      ; 6.274      ;
; 0.488 ; ButtonProc:UBut|FREQ2[10] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.838      ; 6.272      ;
; 0.491 ; ButtonProc:UBut|FREQ1[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.842      ; 6.273      ;
; 0.492 ; ButtonProc:UBut|FREQ2[3]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.835      ; 6.265      ;
; 0.493 ; ButtonProc:UBut|FREQ2[26] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.835      ; 6.264      ;
; 0.493 ; ButtonProc:UBut|FREQ2[17] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.836      ; 6.265      ;
; 0.494 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.839      ; 6.267      ;
; 0.496 ; ButtonProc:UBut|FREQ2[26] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.827      ; 6.253      ;
; 0.496 ; ButtonProc:UBut|FREQ2[26] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.835      ; 6.261      ;
; 0.497 ; ButtonProc:UBut|FREQ1[24] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.868      ; 6.293      ;
; 0.498 ; ButtonProc:UBut|FREQ2[22] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.835      ; 6.259      ;
; 0.498 ; ButtonProc:UBut|FREQ1[2]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.842      ; 6.266      ;
; 0.498 ; ButtonProc:UBut|FREQ1[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.853      ; 6.277      ;
; 0.499 ; ButtonProc:UBut|FREQ2[3]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.836      ; 6.259      ;
; 0.499 ; ButtonProc:UBut|FREQ1[24] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.868      ; 6.291      ;
; 0.499 ; ButtonProc:UBut|FREQ2[17] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.835      ; 6.258      ;
; 0.500 ; ButtonProc:UBut|FREQ2[26] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.835      ; 6.257      ;
; 0.501 ; ButtonProc:UBut|FREQ2[3]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.824      ; 6.245      ;
; 0.503 ; ButtonProc:UBut|FREQ1[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.864      ; 6.283      ;
; 0.503 ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.839      ; 6.258      ;
; 0.504 ; ButtonProc:UBut|FREQ1[6]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.835      ; 6.253      ;
; 0.504 ; ButtonProc:UBut|FREQ1[0]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.835      ; 6.253      ;
; 0.504 ; ButtonProc:UBut|FREQ2[17] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.834      ; 6.252      ;
; 0.505 ; ButtonProc:UBut|FREQ1[2]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.853      ; 6.270      ;
; 0.506 ; ButtonProc:UBut|FREQ1[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.857      ; 6.273      ;
; 0.508 ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.839      ; 6.253      ;
; 0.509 ; ButtonProc:UBut|FREQ2[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.841      ; 6.254      ;
; 0.511 ; ButtonProc:UBut|FREQ2[8]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.838      ; 6.249      ;
+-------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                          ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.383 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.562 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 1.294      ;
; 0.577 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 1.309      ;
; 0.663 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 1.395      ;
; 0.686 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.973      ;
; 0.687 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.974      ;
; 0.687 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.974      ;
; 0.687 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.974      ;
; 0.688 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.975      ;
; 0.689 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.976      ;
; 0.690 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.976      ;
; 0.690 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 1.422      ;
; 0.691 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.977      ;
; 0.704 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.000      ;
; 0.714 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.000      ;
; 0.714 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.001      ;
; 0.727 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.995      ;
; 0.730 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.997      ;
; 0.784 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 1.516      ;
; 0.808 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 1.540      ;
; 0.812 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 1.544      ;
; 0.825 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 1.557      ;
; 0.907 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 1.639      ;
; 0.931 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 1.663      ;
; 0.934 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 1.666      ;
; 0.947 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 1.679      ;
; 0.970 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.535      ; 1.700      ;
; 0.995 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.281      ;
; 1.006 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.293      ;
; 1.006 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.293      ;
; 1.007 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.294      ;
; 1.008 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.295      ;
; 1.011 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.298      ;
; 1.012 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.299      ;
; 1.014 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.300      ;
; 1.021 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.308      ;
; 1.021 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.308      ;
; 1.022 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 1.754      ;
; 1.024 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.293      ;
; 1.024 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.311      ;
; 1.025 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.293      ;
; 1.025 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.293      ;
; 1.025 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.293      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                             ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.400 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ButtonProc:UBut|cnt[3]                                                                                                                                                                                                                                ; ButtonProc:UBut|cnt[3]                                                                                                                                                                                                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ButtonProc:UBut|cnt[1]                                                                                                                                                                                                                                ; ButtonProc:UBut|cnt[1]                                                                                                                                                                                                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UARTPROC:uartpr|fsm.rec_addr                                                                                                                                                                                                                          ; UARTPROC:uartpr|fsm.rec_addr                                                                                                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UARTPROC:uartpr|cnt[2]                                                                                                                                                                                                                                ; UARTPROC:uartpr|cnt[2]                                                                                                                                                                                                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UARTPROC:uartpr|cnt[1]                                                                                                                                                                                                                                ; UARTPROC:uartpr|cnt[1]                                                                                                                                                                                                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UARTPROC:uartpr|cnt[0]                                                                                                                                                                                                                                ; UARTPROC:uartpr|cnt[0]                                                                                                                                                                                                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ButtonProc:UBut|cnt[2]                                                                                                                                                                                                                                ; ButtonProc:UBut|cnt[2]                                                                                                                                                                                                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.415 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; ButtonProc:UBut|cnt[0]                                                                                                                                                                                                                                ; ButtonProc:UBut|cnt[0]                                                                                                                                                                                                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.440 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe3a[0]                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~portb_address_reg0                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.088      ;
; 0.442 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe3a[1]                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~portb_address_reg0                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.090      ;
; 0.448 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|need_complement_dffe2                                                                                                                        ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_sign_dffe21                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.716      ;
; 0.459 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~porta_address_reg0                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.107      ;
; 0.460 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_c6m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]             ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_c6m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a0~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.109      ;
; 0.460 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_c6m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]             ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_c6m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a0~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.109      ;
; 0.468 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|man_or_reg2                                                                                                 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|man_or_reg3                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.469 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|sign_input_reg2                                                                                             ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|sign_input_reg3                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[31]                                                                                               ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|sign_input_reg1                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff4                                                                                                                                                             ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[31]                                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff3                                                                                                                                                             ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff4                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|sign_input_reg1                                                                                             ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|sign_input_reg2                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|exp_result_ff[0]                                                                                                                                                          ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[23]                                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe21                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe31                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe2                                                                                                                   ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe21                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe1                                                                                                                   ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe2                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.470 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|added_power2_reg[4]                                                                                         ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|max_shift_reg                                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|sign_input_reg1                                                                                             ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|sign_input_reg2                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff2                                                                                                                                                             ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff3                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[31]                                                                                               ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|sign_input_reg1                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff3                                                                                                                                                             ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff4                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff2                                                                                                                                                             ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff3                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff1                                                                                                                                                             ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff2                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|added_power2_reg[3]                                                                                         ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|max_shift_reg                                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'BUT_1'                                                                                                          ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; UARTPROC:uartpr|octave_cnt[3] ; UARTPROC:uartpr|octave_cnt[3] ; BUT_1        ; BUT_1       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UARTPROC:uartpr|octave_cnt[1] ; UARTPROC:uartpr|octave_cnt[1] ; BUT_1        ; BUT_1       ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; UARTPROC:uartpr|octave_cnt[0] ; UARTPROC:uartpr|octave_cnt[0] ; BUT_1        ; BUT_1       ; 0.000        ; 0.073      ; 0.684      ;
; 0.581 ; UARTPROC:uartpr|octave_cnt[2] ; UARTPROC:uartpr|octave_cnt[1] ; BUT_1        ; BUT_1       ; 0.000        ; 0.073      ; 0.849      ;
; 0.784 ; UARTPROC:uartpr|octave_cnt[1] ; UARTPROC:uartpr|octave_cnt[3] ; BUT_1        ; BUT_1       ; 0.000        ; 0.073      ; 1.052      ;
; 0.786 ; UARTPROC:uartpr|octave_cnt[2] ; UARTPROC:uartpr|octave_cnt[3] ; BUT_1        ; BUT_1       ; 0.000        ; 0.073      ; 1.054      ;
; 0.867 ; UARTPROC:uartpr|octave_cnt[3] ; UARTPROC:uartpr|octave_cnt[1] ; BUT_1        ; BUT_1       ; 0.000        ; 0.073      ; 1.135      ;
; 0.990 ; UARTPROC:uartpr|octave_cnt[0] ; UARTPROC:uartpr|octave_cnt[1] ; BUT_1        ; BUT_1       ; 0.000        ; 0.073      ; 1.258      ;
; 0.999 ; UARTPROC:uartpr|octave_cnt[0] ; UARTPROC:uartpr|octave_cnt[3] ; BUT_1        ; BUT_1       ; 0.000        ; 0.073      ; 1.267      ;
; 1.131 ; UARTPROC:uartpr|octave_cnt[2] ; UARTPROC:uartpr|octave_cnt[2] ; BUT_1        ; BUT_1       ; 0.000        ; 0.073      ; 1.399      ;
; 1.261 ; UARTPROC:uartpr|octave_cnt[0] ; UARTPROC:uartpr|octave_cnt[2] ; BUT_1        ; BUT_1       ; 0.000        ; 0.073      ; 1.529      ;
; 1.368 ; UARTPROC:uartpr|octave_cnt[1] ; UARTPROC:uartpr|octave_cnt[2] ; BUT_1        ; BUT_1       ; 0.000        ; 0.073      ; 1.636      ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'C'                                                                                                    ;
+-------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; uartRX:uart|fsm.start    ; uartRX:uart|fsm.start    ; C            ; C           ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uartRX:uart|fsm.idle     ; uartRX:uart|fsm.idle     ; C            ; C           ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uartRX:uart|fsm.rec      ; uartRX:uart|fsm.rec      ; C            ; C           ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; uartRX:uart|fsm.finish   ; uartRX:uart|fsm.finish   ; C            ; C           ; 0.000        ; 0.072      ; 0.684      ;
; 0.457 ; uartRX:uart|bit_cnt[5]   ; uartRX:uart|bit_cnt[5]   ; C            ; C           ; 0.000        ; 0.072      ; 0.724      ;
; 0.472 ; uartRX:uart|rx_buffer[2] ; uartRX:uart|rx_buffer[1] ; C            ; C           ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; uartRX:uart|rx_buffer[3] ; uartRX:uart|rx_buffer[2] ; C            ; C           ; 0.000        ; 0.072      ; 0.739      ;
; 0.476 ; uartRX:uart|data[3]      ; uartRX:uart|RXOUT[3]     ; C            ; C           ; 0.000        ; 0.072      ; 0.743      ;
; 0.480 ; uartRX:uart|data[3]      ; uartRX:uart|data[2]      ; C            ; C           ; 0.000        ; 0.072      ; 0.747      ;
; 0.492 ; uartRX:uart|data[4]      ; uartRX:uart|data[3]      ; C            ; C           ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; uartRX:uart|data[5]      ; uartRX:uart|data[4]      ; C            ; C           ; 0.000        ; 0.072      ; 0.759      ;
; 0.493 ; uartRX:uart|data[1]      ; uartRX:uart|data[0]      ; C            ; C           ; 0.000        ; 0.072      ; 0.760      ;
; 0.494 ; uartRX:uart|data[6]      ; uartRX:uart|data[5]      ; C            ; C           ; 0.000        ; 0.072      ; 0.761      ;
; 0.497 ; uartRX:uart|fsm.finish   ; uartRX:uart|fsm.start    ; C            ; C           ; 0.000        ; 0.072      ; 0.764      ;
; 0.501 ; uartRX:uart|fsm.finish   ; uartRX:uart|fsm.idle     ; C            ; C           ; 0.000        ; 0.072      ; 0.768      ;
; 0.643 ; uartRX:uart|data[1]      ; uartRX:uart|RXOUT[1]     ; C            ; C           ; 0.000        ; 0.072      ; 0.910      ;
; 0.645 ; uartRX:uart|data[5]      ; uartRX:uart|RXOUT[5]     ; C            ; C           ; 0.000        ; 0.072      ; 0.912      ;
; 0.660 ; uartRX:uart|rx_buffer[1] ; uartRX:uart|rx_buffer[0] ; C            ; C           ; 0.000        ; 0.072      ; 0.927      ;
; 0.665 ; uartRX:uart|data[2]      ; uartRX:uart|RXOUT[2]     ; C            ; C           ; 0.000        ; 0.072      ; 0.932      ;
; 0.667 ; uartRX:uart|data[2]      ; uartRX:uart|data[1]      ; C            ; C           ; 0.000        ; 0.072      ; 0.934      ;
; 0.694 ; uartRX:uart|bit_cnt[4]   ; uartRX:uart|bit_cnt[4]   ; C            ; C           ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; uartRX:uart|bit_cnt[1]   ; uartRX:uart|bit_cnt[1]   ; C            ; C           ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; uartRX:uart|bit_cnt[2]   ; uartRX:uart|bit_cnt[2]   ; C            ; C           ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; uartRX:uart|bit_cnt[3]   ; uartRX:uart|bit_cnt[3]   ; C            ; C           ; 0.000        ; 0.072      ; 0.962      ;
; 0.701 ; uartRX:uart|cnt[7]       ; uartRX:uart|cnt[7]       ; C            ; C           ; 0.000        ; 0.073      ; 0.969      ;
; 0.702 ; uartRX:uart|cnt[5]       ; uartRX:uart|cnt[5]       ; C            ; C           ; 0.000        ; 0.073      ; 0.970      ;
; 0.702 ; uartRX:uart|cnt[6]       ; uartRX:uart|cnt[6]       ; C            ; C           ; 0.000        ; 0.073      ; 0.970      ;
; 0.703 ; uartRX:uart|cnt[3]       ; uartRX:uart|cnt[3]       ; C            ; C           ; 0.000        ; 0.073      ; 0.971      ;
; 0.706 ; uartRX:uart|cnt[2]       ; uartRX:uart|cnt[2]       ; C            ; C           ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; uartRX:uart|cnt[4]       ; uartRX:uart|cnt[4]       ; C            ; C           ; 0.000        ; 0.073      ; 0.975      ;
; 0.715 ; uartRX:uart|cnt[8]       ; uartRX:uart|cnt[8]       ; C            ; C           ; 0.000        ; 0.073      ; 0.983      ;
; 0.715 ; uartRX:uart|cnt[1]       ; uartRX:uart|cnt[1]       ; C            ; C           ; 0.000        ; 0.073      ; 0.983      ;
; 0.720 ; uartRX:uart|bit_cnt[0]   ; uartRX:uart|bit_cnt[0]   ; C            ; C           ; 0.000        ; 0.072      ; 0.987      ;
; 0.724 ; uartRX:uart|cnt[0]       ; uartRX:uart|cnt[0]       ; C            ; C           ; 0.000        ; 0.073      ; 0.992      ;
; 0.859 ; uartRX:uart|data[7]      ; uartRX:uart|data[6]      ; C            ; C           ; 0.000        ; 0.072      ; 1.126      ;
; 0.868 ; uartRX:uart|data[4]      ; uartRX:uart|RXOUT[4]     ; C            ; C           ; 0.000        ; 0.072      ; 1.135      ;
; 0.872 ; uartRX:uart|data[0]      ; uartRX:uart|RXOUT[0]     ; C            ; C           ; 0.000        ; 0.072      ; 1.139      ;
; 0.899 ; uartRX:uart|fsm.finish   ; uartRX:uart|fsm.rec      ; C            ; C           ; 0.000        ; 0.072      ; 1.166      ;
; 0.925 ; uartRX:uart|data[7]      ; uartRX:uart|RXOUT[7]     ; C            ; C           ; 0.000        ; 0.072      ; 1.192      ;
; 1.013 ; uartRX:uart|bit_cnt[4]   ; uartRX:uart|bit_cnt[5]   ; C            ; C           ; 0.000        ; 0.072      ; 1.280      ;
; 1.014 ; uartRX:uart|bit_cnt[2]   ; uartRX:uart|bit_cnt[3]   ; C            ; C           ; 0.000        ; 0.072      ; 1.281      ;
; 1.015 ; uartRX:uart|bit_cnt[0]   ; uartRX:uart|bit_cnt[1]   ; C            ; C           ; 0.000        ; 0.072      ; 1.282      ;
; 1.018 ; uartRX:uart|bit_cnt[1]   ; uartRX:uart|bit_cnt[2]   ; C            ; C           ; 0.000        ; 0.072      ; 1.285      ;
; 1.019 ; uartRX:uart|bit_cnt[3]   ; uartRX:uart|bit_cnt[4]   ; C            ; C           ; 0.000        ; 0.072      ; 1.286      ;
; 1.021 ; uartRX:uart|cnt[6]       ; uartRX:uart|cnt[7]       ; C            ; C           ; 0.000        ; 0.073      ; 1.289      ;
; 1.022 ; uartRX:uart|cnt[0]       ; uartRX:uart|cnt[1]       ; C            ; C           ; 0.000        ; 0.073      ; 1.290      ;
; 1.025 ; uartRX:uart|cnt[7]       ; uartRX:uart|cnt[8]       ; C            ; C           ; 0.000        ; 0.073      ; 1.293      ;
; 1.025 ; uartRX:uart|cnt[2]       ; uartRX:uart|cnt[3]       ; C            ; C           ; 0.000        ; 0.073      ; 1.293      ;
; 1.026 ; uartRX:uart|cnt[5]       ; uartRX:uart|cnt[6]       ; C            ; C           ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; uartRX:uart|cnt[4]       ; uartRX:uart|cnt[5]       ; C            ; C           ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; uartRX:uart|cnt[3]       ; uartRX:uart|cnt[4]       ; C            ; C           ; 0.000        ; 0.073      ; 1.295      ;
; 1.029 ; uartRX:uart|bit_cnt[2]   ; uartRX:uart|bit_cnt[4]   ; C            ; C           ; 0.000        ; 0.072      ; 1.296      ;
; 1.030 ; uartRX:uart|bit_cnt[0]   ; uartRX:uart|bit_cnt[2]   ; C            ; C           ; 0.000        ; 0.072      ; 1.297      ;
; 1.036 ; uartRX:uart|cnt[6]       ; uartRX:uart|cnt[8]       ; C            ; C           ; 0.000        ; 0.073      ; 1.304      ;
; 1.037 ; uartRX:uart|cnt[1]       ; uartRX:uart|cnt[2]       ; C            ; C           ; 0.000        ; 0.073      ; 1.305      ;
; 1.037 ; uartRX:uart|cnt[0]       ; uartRX:uart|cnt[2]       ; C            ; C           ; 0.000        ; 0.073      ; 1.305      ;
; 1.040 ; uartRX:uart|cnt[2]       ; uartRX:uart|cnt[4]       ; C            ; C           ; 0.000        ; 0.073      ; 1.308      ;
; 1.041 ; uartRX:uart|cnt[4]       ; uartRX:uart|cnt[6]       ; C            ; C           ; 0.000        ; 0.073      ; 1.309      ;
; 1.094 ; uartRX:uart|data[6]      ; uartRX:uart|RXOUT[6]     ; C            ; C           ; 0.000        ; 0.072      ; 1.361      ;
; 1.115 ; uartRX:uart|bit_cnt[1]   ; uartRX:uart|bit_cnt[3]   ; C            ; C           ; 0.000        ; 0.072      ; 1.382      ;
; 1.116 ; uartRX:uart|bit_cnt[3]   ; uartRX:uart|bit_cnt[5]   ; C            ; C           ; 0.000        ; 0.072      ; 1.383      ;
; 1.126 ; uartRX:uart|cnt[5]       ; uartRX:uart|cnt[7]       ; C            ; C           ; 0.000        ; 0.073      ; 1.394      ;
; 1.127 ; uartRX:uart|cnt[3]       ; uartRX:uart|cnt[5]       ; C            ; C           ; 0.000        ; 0.073      ; 1.395      ;
; 1.134 ; uartRX:uart|cnt[1]       ; uartRX:uart|cnt[3]       ; C            ; C           ; 0.000        ; 0.073      ; 1.402      ;
; 1.135 ; uartRX:uart|rx_buffer[0] ; uartRX:uart|data[7]      ; C            ; C           ; 0.000        ; 0.071      ; 1.401      ;
; 1.136 ; uartRX:uart|bit_cnt[2]   ; uartRX:uart|bit_cnt[5]   ; C            ; C           ; 0.000        ; 0.072      ; 1.403      ;
; 1.137 ; uartRX:uart|bit_cnt[0]   ; uartRX:uart|bit_cnt[3]   ; C            ; C           ; 0.000        ; 0.072      ; 1.404      ;
; 1.140 ; uartRX:uart|bit_cnt[1]   ; uartRX:uart|bit_cnt[4]   ; C            ; C           ; 0.000        ; 0.072      ; 1.407      ;
; 1.144 ; uartRX:uart|cnt[0]       ; uartRX:uart|cnt[3]       ; C            ; C           ; 0.000        ; 0.073      ; 1.412      ;
; 1.147 ; uartRX:uart|cnt[2]       ; uartRX:uart|cnt[5]       ; C            ; C           ; 0.000        ; 0.073      ; 1.415      ;
; 1.148 ; uartRX:uart|cnt[5]       ; uartRX:uart|cnt[8]       ; C            ; C           ; 0.000        ; 0.073      ; 1.416      ;
; 1.148 ; uartRX:uart|cnt[4]       ; uartRX:uart|cnt[7]       ; C            ; C           ; 0.000        ; 0.073      ; 1.416      ;
; 1.149 ; uartRX:uart|cnt[3]       ; uartRX:uart|cnt[6]       ; C            ; C           ; 0.000        ; 0.073      ; 1.417      ;
; 1.152 ; uartRX:uart|bit_cnt[0]   ; uartRX:uart|bit_cnt[4]   ; C            ; C           ; 0.000        ; 0.072      ; 1.419      ;
; 1.159 ; uartRX:uart|cnt[1]       ; uartRX:uart|cnt[4]       ; C            ; C           ; 0.000        ; 0.073      ; 1.427      ;
; 1.159 ; uartRX:uart|cnt[0]       ; uartRX:uart|cnt[4]       ; C            ; C           ; 0.000        ; 0.073      ; 1.427      ;
; 1.162 ; uartRX:uart|cnt[2]       ; uartRX:uart|cnt[6]       ; C            ; C           ; 0.000        ; 0.073      ; 1.430      ;
; 1.163 ; uartRX:uart|cnt[4]       ; uartRX:uart|cnt[8]       ; C            ; C           ; 0.000        ; 0.073      ; 1.431      ;
; 1.237 ; uartRX:uart|bit_cnt[1]   ; uartRX:uart|bit_cnt[5]   ; C            ; C           ; 0.000        ; 0.072      ; 1.504      ;
; 1.241 ; uartRX:uart|cnt[8]       ; uartRX:uart|fsm.rec      ; C            ; C           ; 0.000        ; 0.072      ; 1.508      ;
; 1.249 ; uartRX:uart|cnt[3]       ; uartRX:uart|cnt[7]       ; C            ; C           ; 0.000        ; 0.073      ; 1.517      ;
; 1.256 ; uartRX:uart|cnt[1]       ; uartRX:uart|cnt[5]       ; C            ; C           ; 0.000        ; 0.073      ; 1.524      ;
; 1.259 ; uartRX:uart|bit_cnt[0]   ; uartRX:uart|bit_cnt[5]   ; C            ; C           ; 0.000        ; 0.072      ; 1.526      ;
; 1.266 ; uartRX:uart|cnt[0]       ; uartRX:uart|cnt[5]       ; C            ; C           ; 0.000        ; 0.073      ; 1.534      ;
; 1.269 ; uartRX:uart|cnt[2]       ; uartRX:uart|cnt[7]       ; C            ; C           ; 0.000        ; 0.073      ; 1.537      ;
; 1.271 ; uartRX:uart|cnt[3]       ; uartRX:uart|cnt[8]       ; C            ; C           ; 0.000        ; 0.073      ; 1.539      ;
; 1.281 ; uartRX:uart|cnt[1]       ; uartRX:uart|cnt[6]       ; C            ; C           ; 0.000        ; 0.073      ; 1.549      ;
; 1.281 ; uartRX:uart|cnt[0]       ; uartRX:uart|cnt[6]       ; C            ; C           ; 0.000        ; 0.073      ; 1.549      ;
; 1.284 ; uartRX:uart|cnt[2]       ; uartRX:uart|cnt[8]       ; C            ; C           ; 0.000        ; 0.073      ; 1.552      ;
; 1.295 ; uartRX:uart|rx_buffer[1] ; uartRX:uart|fsm.start    ; C            ; C           ; 0.000        ; 0.072      ; 1.562      ;
; 1.378 ; uartRX:uart|cnt[1]       ; uartRX:uart|cnt[7]       ; C            ; C           ; 0.000        ; 0.073      ; 1.646      ;
; 1.379 ; uartRX:uart|cnt[8]       ; uartRX:uart|fsm.finish   ; C            ; C           ; 0.000        ; 0.072      ; 1.646      ;
; 1.388 ; uartRX:uart|cnt[0]       ; uartRX:uart|cnt[7]       ; C            ; C           ; 0.000        ; 0.073      ; 1.656      ;
; 1.403 ; uartRX:uart|cnt[1]       ; uartRX:uart|cnt[8]       ; C            ; C           ; 0.000        ; 0.073      ; 1.671      ;
; 1.403 ; uartRX:uart|cnt[0]       ; uartRX:uart|cnt[8]       ; C            ; C           ; 0.000        ; 0.073      ; 1.671      ;
; 1.408 ; uartRX:uart|rx_buffer[0] ; uartRX:uart|fsm.start    ; C            ; C           ; 0.000        ; 0.072      ; 1.675      ;
; 1.422 ; uartRX:uart|fsm.rec      ; uartRX:uart|bit_cnt[4]   ; C            ; C           ; 0.000        ; 0.069      ; 1.686      ;
; 1.422 ; uartRX:uart|fsm.rec      ; uartRX:uart|bit_cnt[0]   ; C            ; C           ; 0.000        ; 0.069      ; 1.686      ;
; 1.422 ; uartRX:uart|fsm.rec      ; uartRX:uart|bit_cnt[1]   ; C            ; C           ; 0.000        ; 0.069      ; 1.686      ;
; 1.422 ; uartRX:uart|fsm.rec      ; uartRX:uart|bit_cnt[2]   ; C            ; C           ; 0.000        ; 0.069      ; 1.686      ;
+-------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'BUT_2'                                                                                                      ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 0.403 ; UARTPROC:uartpr|mult_cnt[2] ; UARTPROC:uartpr|mult_cnt[2] ; BUT_2        ; BUT_2       ; 0.000        ; 0.071      ; 0.669      ;
; 0.418 ; UARTPROC:uartpr|mult_cnt[0] ; UARTPROC:uartpr|mult_cnt[0] ; BUT_2        ; BUT_2       ; 0.000        ; 0.071      ; 0.684      ;
; 0.450 ; UARTPROC:uartpr|mult_cnt[2] ; UARTPROC:uartpr|mult_cnt[0] ; BUT_2        ; BUT_2       ; 0.000        ; 0.071      ; 0.716      ;
; 0.687 ; UARTPROC:uartpr|mult_cnt[0] ; UARTPROC:uartpr|mult_cnt[2] ; BUT_2        ; BUT_2       ; 0.000        ; 0.071      ; 0.953      ;
; 0.748 ; UARTPROC:uartpr|mult_cnt[1] ; UARTPROC:uartpr|mult_cnt[0] ; BUT_2        ; BUT_2       ; 0.000        ; 0.071      ; 1.014      ;
; 0.749 ; UARTPROC:uartpr|mult_cnt[1] ; UARTPROC:uartpr|mult_cnt[2] ; BUT_2        ; BUT_2       ; 0.000        ; 0.071      ; 1.015      ;
; 0.848 ; UARTPROC:uartpr|mult_cnt[0] ; UARTPROC:uartpr|mult_cnt[1] ; BUT_2        ; BUT_2       ; 0.000        ; 0.071      ; 1.114      ;
; 0.986 ; UARTPROC:uartpr|mult_cnt[1] ; UARTPROC:uartpr|mult_cnt[1] ; BUT_2        ; BUT_2       ; 0.000        ; 0.071      ; 1.252      ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Block1:BlockU1|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; 1.502 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.846      ; 3.928      ;
; 1.629 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.694      ; 3.903      ;
; 1.637 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.832      ; 4.049      ;
; 1.652 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.789      ; 4.021      ;
; 1.654 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.666      ; 3.900      ;
; 1.702 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.744      ; 4.026      ;
; 1.709 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.746      ; 4.035      ;
; 1.718 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.846      ; 4.144      ;
; 1.744 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.525      ; 3.849      ;
; 1.765 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.691      ; 4.036      ;
; 1.770 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.743      ; 4.093      ;
; 1.806 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.517      ; 3.903      ;
; 1.824 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.662      ; 4.066      ;
; 1.825 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.648      ; 4.053      ;
; 1.857 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.658      ; 4.095      ;
; 1.880 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.663      ; 4.123      ;
; 1.897 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.628      ; 4.105      ;
; 1.901 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.649      ; 4.130      ;
; 1.905 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.514      ; 3.999      ;
; 1.925 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.649      ; 4.154      ;
; 1.926 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.457      ; 3.963      ;
; 1.952 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.524      ; 4.056      ;
; 1.968 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.456      ; 4.004      ;
; 1.986 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.520      ; 4.086      ;
; 1.999 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.517      ; 4.096      ;
; 2.004 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.492      ; 4.076      ;
; 2.008 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.492      ; 4.080      ;
; 2.015 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.516      ; 4.111      ;
; 2.023 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.522      ; 4.125      ;
; 2.029 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.627      ; 4.236      ;
; 2.035 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.522      ; 4.137      ;
; 2.113 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.490      ; 4.183      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Block1:BlockU2|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; 1.569 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.359      ; 3.508      ;
; 1.602 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.340      ; 3.522      ;
; 1.632 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.357      ; 3.569      ;
; 1.633 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.330      ; 3.543      ;
; 1.654 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.393      ; 3.627      ;
; 1.658 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.297      ; 3.535      ;
; 1.675 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.329      ; 3.584      ;
; 1.714 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.331      ; 3.625      ;
; 1.718 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.329      ; 3.627      ;
; 1.721 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.323      ; 3.624      ;
; 1.722 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.336      ; 3.638      ;
; 1.723 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.336      ; 3.639      ;
; 1.731 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.297      ; 3.608      ;
; 1.737 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.339      ; 3.656      ;
; 1.759 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.327      ; 3.666      ;
; 1.764 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.358      ; 3.702      ;
; 1.770 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.358      ; 3.708      ;
; 1.779 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.335      ; 3.694      ;
; 1.779 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.360      ; 3.719      ;
; 1.786 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.339      ; 3.705      ;
; 1.799 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.299      ; 3.678      ;
; 1.811 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.323      ; 3.714      ;
; 1.830 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.142      ; 3.552      ;
; 1.851 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.142      ; 3.573      ;
; 1.878 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.298      ; 3.756      ;
; 1.929 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.146      ; 3.655      ;
; 1.952 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.157      ; 3.689      ;
; 1.988 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.154      ; 3.722      ;
; 1.994 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.125      ; 3.699      ;
; 2.029 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.145      ; 3.754      ;
; 2.053 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.120      ; 3.753      ;
; 2.083 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.126      ; 3.789      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                      ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                                                                                    ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 2.193 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.482     ; 1.041      ;
; 2.201 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.482     ; 1.049      ;
; 2.202 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.481     ; 1.051      ;
; 2.206 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.481     ; 1.055      ;
; 2.208 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.493     ; 1.045      ;
; 2.210 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.481     ; 1.059      ;
; 2.217 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.483     ; 1.064      ;
; 2.249 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.481     ; 1.098      ;
; 2.255 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.468     ; 1.117      ;
; 2.264 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.482     ; 1.112      ;
; 2.266 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.484     ; 1.112      ;
; 2.267 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.482     ; 1.115      ;
; 2.272 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.482     ; 1.120      ;
; 2.277 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.482     ; 1.125      ;
; 2.282 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.486     ; 1.126      ;
; 2.283 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.483     ; 1.130      ;
; 2.288 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.482     ; 1.136      ;
; 2.297 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.482     ; 1.145      ;
; 2.301 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.485     ; 1.146      ;
; 2.306 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.485     ; 1.151      ;
; 2.307 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.482     ; 1.155      ;
; 2.311 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.483     ; 1.158      ;
; 2.311 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.496     ; 1.145      ;
; 2.320 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.482     ; 1.168      ;
; 2.321 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.483     ; 1.168      ;
; 2.322 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.497     ; 1.155      ;
; 2.323 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.499     ; 1.154      ;
; 2.327 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.497     ; 1.160      ;
; 2.328 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.493     ; 1.165      ;
; 2.328 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.499     ; 1.159      ;
; 2.331 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.485     ; 1.176      ;
; 2.346 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.497     ; 1.179      ;
; 2.355 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.494     ; 1.191      ;
; 2.378 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.497     ; 1.211      ;
; 2.385 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.461     ; 1.254      ;
; 2.413 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.499     ; 1.244      ;
; 2.415 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.481     ; 1.264      ;
; 2.425 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.492     ; 1.263      ;
; 2.431 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.492     ; 1.269      ;
; 2.432 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.466     ; 1.296      ;
; 2.449 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.481     ; 1.298      ;
; 2.450 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.466     ; 1.314      ;
; 2.456 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.466     ; 1.320      ;
; 2.456 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.466     ; 1.320      ;
; 2.464 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.492     ; 1.302      ;
; 2.466 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.466     ; 1.330      ;
; 2.469 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.481     ; 1.318      ;
; 2.480 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.481     ; 1.329      ;
; 2.483 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.481     ; 1.332      ;
; 2.483 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.481     ; 1.332      ;
; 2.484 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.481     ; 1.333      ;
; 2.490 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.482     ; 1.338      ;
; 2.502 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.481     ; 1.351      ;
; 2.507 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.492     ; 1.345      ;
; 2.509 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.492     ; 1.347      ;
; 2.513 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.466     ; 1.377      ;
; 2.519 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.483     ; 1.366      ;
; 2.521 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.466     ; 1.385      ;
; 2.521 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.492     ; 1.359      ;
; 2.524 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.481     ; 1.373      ;
; 2.525 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.481     ; 1.374      ;
; 2.526 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.481     ; 1.375      ;
; 2.530 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.483     ; 1.377      ;
; 2.530 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.481     ; 1.379      ;
; 2.533 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.464     ; 1.399      ;
; 2.535 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.481     ; 1.384      ;
; 2.542 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.483     ; 1.389      ;
; 2.543 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.485     ; 1.388      ;
; 2.547 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.483     ; 1.394      ;
; 2.551 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.465     ; 1.416      ;
; 2.557 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.483     ; 1.404      ;
; 2.564 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.466     ; 1.428      ;
; 2.565 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.466     ; 1.429      ;
; 2.565 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.492     ; 1.403      ;
; 2.565 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.483     ; 1.412      ;
; 2.568 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.483     ; 1.415      ;
; 2.568 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.466     ; 1.432      ;
; 2.571 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.485     ; 1.416      ;
; 2.573 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.485     ; 1.418      ;
; 2.573 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.479     ; 1.424      ;
; 2.578 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.485     ; 1.423      ;
; 2.579 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.497     ; 1.412      ;
; 2.580 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.499     ; 1.411      ;
; 2.581 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.499     ; 1.412      ;
; 2.582 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.483     ; 1.429      ;
; 2.586 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.483     ; 1.433      ;
; 2.586 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.483     ; 1.433      ;
; 2.587 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.485     ; 1.432      ;
; 2.593 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.483     ; 1.440      ;
; 2.594 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.458     ; 1.466      ;
; 2.594 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.480     ; 1.444      ;
; 2.595 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.497     ; 1.428      ;
; 2.600 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.485     ; 1.445      ;
; 2.602 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.485     ; 1.447      ;
; 2.602 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.499     ; 1.433      ;
; 2.603 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.483     ; 1.450      ;
; 2.608 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.485     ; 1.453      ;
; 2.611 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.485     ; 1.456      ;
; 2.611 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.483     ; 1.458      ;
; 2.621 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.459     ; 1.492      ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                            ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.412 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.160     ; 3.430      ;
; 1.412 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.160     ; 3.430      ;
; 1.412 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.160     ; 3.430      ;
; 1.412 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.160     ; 3.430      ;
; 1.709 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[4]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.156     ; 3.137      ;
; 1.709 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.156     ; 3.137      ;
; 1.709 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[3]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.156     ; 3.137      ;
; 1.709 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[0]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.156     ; 3.137      ;
; 1.709 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[1]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.156     ; 3.137      ;
; 1.709 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[2]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.156     ; 3.137      ;
; 1.709 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[7]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.156     ; 3.137      ;
; 1.709 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[3]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.156     ; 3.137      ;
; 1.709 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[5]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.156     ; 3.137      ;
; 1.709 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[5]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.156     ; 3.137      ;
; 1.709 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[6]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.156     ; 3.137      ;
; 1.709 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[6]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.156     ; 3.137      ;
; 1.709 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[0]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.156     ; 3.137      ;
; 1.725 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[25] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.159     ; 3.118      ;
; 1.725 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[17] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.159     ; 3.118      ;
; 1.725 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[21] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.159     ; 3.118      ;
; 1.802 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[16] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.157     ; 3.043      ;
; 1.802 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[23] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.157     ; 3.043      ;
; 1.802 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.157     ; 3.043      ;
; 1.802 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.157     ; 3.043      ;
; 1.802 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.157     ; 3.043      ;
; 1.802 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[24] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.157     ; 3.043      ;
; 1.804 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[12]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.160     ; 3.038      ;
; 1.804 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[7]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.160     ; 3.038      ;
; 1.804 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[1]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.160     ; 3.038      ;
; 1.804 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[9]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.160     ; 3.038      ;
; 1.804 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[4]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.160     ; 3.038      ;
; 1.804 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[2]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.160     ; 3.038      ;
; 1.804 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[6]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.160     ; 3.038      ;
; 1.804 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[5]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.160     ; 3.038      ;
; 1.804 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[3]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.160     ; 3.038      ;
; 1.804 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.160     ; 3.038      ;
; 1.804 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[13]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.160     ; 3.038      ;
; 1.804 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[8]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.160     ; 3.038      ;
; 1.804 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[11]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.160     ; 3.038      ;
; 1.804 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[10]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.160     ; 3.038      ;
; 1.804 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[0]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.160     ; 3.038      ;
; 1.804 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.160     ; 3.038      ;
; 1.819 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.160     ; 3.023      ;
; 1.819 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.160     ; 3.023      ;
; 1.819 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.160     ; 3.023      ;
; 1.857 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.158     ; 2.987      ;
; 1.857 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[18] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.158     ; 2.987      ;
; 1.857 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[20] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.158     ; 2.987      ;
; 1.857 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.158     ; 2.987      ;
; 1.857 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[15] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.158     ; 2.987      ;
; 1.857 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[10] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.158     ; 2.987      ;
; 1.857 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[13] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.158     ; 2.987      ;
; 1.857 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[12] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.158     ; 2.987      ;
; 1.857 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[19] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.158     ; 2.987      ;
; 1.857 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[22] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.158     ; 2.987      ;
; 1.908 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.160     ; 2.934      ;
; 1.908 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.160     ; 2.934      ;
; 1.915 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.159     ; 2.928      ;
; 1.915 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.159     ; 2.928      ;
; 1.915 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.159     ; 2.928      ;
; 1.915 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.159     ; 2.928      ;
; 1.915 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.159     ; 2.928      ;
; 2.037 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[7]                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.151     ; 2.814      ;
; 2.037 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[7]                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.151     ; 2.814      ;
; 2.037 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[0]                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.151     ; 2.814      ;
; 2.037 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[0]                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.151     ; 2.814      ;
; 2.037 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[8]                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.151     ; 2.814      ;
; 2.037 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[8]                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.151     ; 2.814      ;
; 2.037 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[16]                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.151     ; 2.814      ;
; 2.063 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.159     ; 2.780      ;
; 2.084 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[1]                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.152     ; 2.766      ;
; 2.094 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe1                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.158     ; 2.750      ;
; 2.094 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe3                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.158     ; 2.750      ;
; 2.094 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe31                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.158     ; 2.750      ;
; 2.094 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe21                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.158     ; 2.750      ;
; 2.094 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe2                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.158     ; 2.750      ;
; 2.094 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|add_sub_dffe1                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.158     ; 2.750      ;
; 2.094 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe4                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.158     ; 2.750      ;
; 2.094 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe3                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.158     ; 2.750      ;
; 2.094 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe31                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.158     ; 2.750      ;
; 2.094 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe21                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.158     ; 2.750      ;
; 2.094 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe2                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.158     ; 2.750      ;
; 2.094 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_sign_dffe1                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.158     ; 2.750      ;
; 2.125 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[14] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.153     ; 2.724      ;
; 2.125 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[11] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.153     ; 2.724      ;
; 2.138 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[22]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.159     ; 2.705      ;
; 2.138 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[20]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.159     ; 2.705      ;
; 2.138 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[15]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.159     ; 2.705      ;
; 2.138 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[14]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.159     ; 2.705      ;
; 2.138 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[21]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.159     ; 2.705      ;
; 2.141 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.159     ; 2.702      ;
; 2.141 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.159     ; 2.702      ;
; 2.141 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.159     ; 2.702      ;
; 2.141 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.159     ; 2.702      ;
; 2.141 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.159     ; 2.702      ;
; 2.141 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.159     ; 2.702      ;
; 2.141 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.159     ; 2.702      ;
; 2.165 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|denormal_res_dffe3                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.151     ; 2.686      ;
; 2.165 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_res_dffe4                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.151     ; 2.686      ;
; 2.165 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_res_dffe3                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.151     ; 2.686      ;
+-------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.919 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[1]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.302      ;
; 0.919 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[17]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.302      ;
; 0.919 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[17]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.302      ;
; 0.919 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[1]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.302      ;
; 0.919 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[19]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.302      ;
; 0.919 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[19]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.302      ;
; 0.919 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[13]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.302      ;
; 0.919 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[13]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.302      ;
; 0.919 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[15]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.302      ;
; 1.451 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[11]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.834      ;
; 1.451 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[9]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.834      ;
; 1.451 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[9]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.834      ;
; 1.475 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.052      ;
; 1.475 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a1  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.052      ;
; 1.475 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a2  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.052      ;
; 1.475 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a3  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.052      ;
; 1.475 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a4  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.052      ;
; 1.475 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a5  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.052      ;
; 1.475 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a6  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.052      ;
; 1.475 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a7  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.052      ;
; 1.475 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a8  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.052      ;
; 1.475 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a9  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.052      ;
; 1.475 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a10 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.052      ;
; 1.475 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a11 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.052      ;
; 1.495 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 2.065      ;
; 1.495 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a1  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 2.065      ;
; 1.495 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a2  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 2.065      ;
; 1.495 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a3  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 2.065      ;
; 1.495 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a4  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 2.065      ;
; 1.495 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a5  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 2.065      ;
; 1.495 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a6  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 2.065      ;
; 1.495 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a7  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 2.065      ;
; 1.495 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a8  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 2.065      ;
; 1.495 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a9  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 2.065      ;
; 1.495 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a10 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 2.065      ;
; 1.495 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a11 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 2.065      ;
; 1.519 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[17]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.166      ; 1.900      ;
; 1.519 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[20]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.166      ; 1.900      ;
; 1.519 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[19]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.166      ; 1.900      ;
; 1.519 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[18]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.166      ; 1.900      ;
; 1.519 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_adj_dffe21[1]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.166      ; 1.900      ;
; 1.533 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[12]                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.166      ; 1.914      ;
; 1.533 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[3]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.166      ; 1.914      ;
; 1.533 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[0]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.166      ; 1.914      ;
; 1.533 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[11]                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.166      ; 1.914      ;
; 1.533 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[6]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.166      ; 1.914      ;
; 1.533 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[2]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.166      ; 1.914      ;
; 1.533 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[10]                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.166      ; 1.914      ;
; 1.533 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[5]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.166      ; 1.914      ;
; 1.533 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[4]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.166      ; 1.914      ;
; 1.533 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[9]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.166      ; 1.914      ;
; 1.533 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[8]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.166      ; 1.914      ;
; 1.533 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[7]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.166      ; 1.914      ;
; 1.533 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[1]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.166      ; 1.914      ;
; 1.548 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|cout_regr                                                   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 1.928      ;
; 1.548 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[9]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 1.928      ;
; 1.548 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[3]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 1.928      ;
; 1.548 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[8]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 1.928      ;
; 1.548 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[11]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 1.928      ;
; 1.548 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[10]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 1.928      ;
; 1.548 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[4]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 1.928      ;
; 1.548 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[7]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 1.928      ;
; 1.548 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[2]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 1.928      ;
; 1.548 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[0]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 1.928      ;
; 1.548 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[1]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 1.928      ;
; 1.548 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[5]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 1.928      ;
; 1.548 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[12]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 1.928      ;
; 1.548 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[13]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 1.928      ;
; 1.548 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[6]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 1.928      ;
; 1.549 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe4                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 1.928      ;
; 1.549 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe3                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 1.928      ;
; 1.549 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe31                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 1.928      ;
; 1.549 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe21                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 1.928      ;
; 1.549 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sticky_bit_dffe2                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 1.928      ;
; 1.549 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[24]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 1.928      ;
; 1.549 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[25]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 1.928      ;
; 1.549 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[23]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 1.928      ;
; 1.549 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[22]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 1.928      ;
; 1.549 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[21]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 1.928      ;
; 1.554 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[9]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 1.936      ;
; 1.554 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|cout_regr                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 1.936      ;
; 1.554 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[3]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 1.936      ;
; 1.554 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[8]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 1.936      ;
; 1.554 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[11]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 1.936      ;
; 1.554 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[10]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 1.936      ;
; 1.554 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[4]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 1.936      ;
; 1.554 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[7]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 1.936      ;
; 1.554 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[2]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 1.936      ;
; 1.554 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[0]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 1.936      ;
; 1.554 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[1]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 1.936      ;
; 1.554 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[5]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 1.936      ;
; 1.554 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[12]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 1.936      ;
; 1.554 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[13]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 1.936      ;
; 1.554 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[6]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 1.936      ;
; 1.631 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|need_complement_dffe2                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.653      ; 2.499      ;
; 1.700 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_sign_dffe21                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 2.080      ;
; 1.700 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|need_complement_dffe2                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 2.080      ;
; 1.700 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|zero_man_sign_dffe21                                                                                                   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 2.080      ;
; 1.700 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|zero_man_sign_dffe2                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 2.080      ;
; 1.702 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[12]                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.166      ; 2.083      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; -3.904 ; -969.921      ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; -1.633 ; -36.974       ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; -1.508 ; -35.202       ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; -1.441 ; -71.682       ;
; BUT_1                                            ; 0.122  ; 0.000         ;
; BUT_2                                            ; 0.295  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.308  ; 0.000         ;
; C                                                ; 2.774  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.158 ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.179 ; 0.000         ;
; C                                                ; 0.186 ; 0.000         ;
; BUT_1                                            ; 0.187 ; 0.000         ;
; BUT_2                                            ; 0.187 ; 0.000         ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; 0.675 ; 0.000         ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; 0.734 ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.137 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                    ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 3.236 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                     ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.420 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; BUT_1                                            ; -3.000 ; -7.260        ;
; BUT_2                                            ; -3.000 ; -6.192        ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; 0.398  ; 0.000         ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; 0.426  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.500  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 2.232  ; 0.000         ;
; C                                                ; 9.433  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 49.769 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                                                                                                           ; Launch Clock                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------+------------+------------+
; -3.904 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.500     ; 2.716      ;
; -3.904 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.500     ; 2.716      ;
; -3.904 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.500     ; 2.716      ;
; -3.904 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.500     ; 2.716      ;
; -3.904 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.500     ; 2.716      ;
; -3.904 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.500     ; 2.716      ;
; -3.904 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.500     ; 2.716      ;
; -3.904 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.500     ; 2.716      ;
; -3.904 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.500     ; 2.716      ;
; -3.904 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.500     ; 2.716      ;
; -3.904 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.500     ; 2.716      ;
; -3.904 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.500     ; 2.716      ;
; -3.904 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.500     ; 2.716      ;
; -3.904 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.500     ; 2.716      ;
; -3.904 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.500     ; 2.716      ;
; -3.904 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.500     ; 2.716      ;
; -3.904 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.500     ; 2.716      ;
; -3.904 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.500     ; 2.716      ;
; -3.904 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.500     ; 2.716      ;
; -3.904 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.500     ; 2.716      ;
; -3.904 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.500     ; 2.716      ;
; -3.904 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.500     ; 2.716      ;
; -3.904 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.500     ; 2.716      ;
; -3.904 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.500     ; 2.716      ;
; -3.903 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.509     ; 2.706      ;
; -3.903 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.509     ; 2.706      ;
; -3.903 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.509     ; 2.706      ;
; -3.903 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.509     ; 2.706      ;
; -3.903 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.509     ; 2.706      ;
; -3.903 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.509     ; 2.706      ;
; -3.903 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.509     ; 2.706      ;
; -3.903 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.509     ; 2.706      ;
; -3.903 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.509     ; 2.706      ;
; -3.903 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.509     ; 2.706      ;
; -3.903 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.509     ; 2.706      ;
; -3.903 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.509     ; 2.706      ;
; -3.903 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.509     ; 2.706      ;
; -3.903 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.509     ; 2.706      ;
; -3.903 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.509     ; 2.706      ;
; -3.903 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.509     ; 2.706      ;
; -3.903 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.509     ; 2.706      ;
; -3.903 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.509     ; 2.706      ;
; -3.903 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.509     ; 2.706      ;
; -3.903 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.509     ; 2.706      ;
; -3.903 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.509     ; 2.706      ;
; -3.903 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.509     ; 2.706      ;
; -3.903 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.509     ; 2.706      ;
; -3.903 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.509     ; 2.706      ;
; -3.888 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.592     ; 2.608      ;
; -3.888 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.592     ; 2.608      ;
; -3.888 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.592     ; 2.608      ;
; -3.888 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.592     ; 2.608      ;
; -3.888 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.592     ; 2.608      ;
; -3.888 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.592     ; 2.608      ;
; -3.888 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.592     ; 2.608      ;
; -3.888 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.592     ; 2.608      ;
; -3.888 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.592     ; 2.608      ;
; -3.888 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.592     ; 2.608      ;
; -3.888 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.592     ; 2.608      ;
; -3.888 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.592     ; 2.608      ;
; -3.888 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.592     ; 2.608      ;
; -3.888 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.592     ; 2.608      ;
; -3.888 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.592     ; 2.608      ;
; -3.888 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.592     ; 2.608      ;
; -3.888 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.592     ; 2.608      ;
; -3.888 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.592     ; 2.608      ;
; -3.888 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.592     ; 2.608      ;
; -3.888 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.592     ; 2.608      ;
; -3.888 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.592     ; 2.608      ;
; -3.888 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.592     ; 2.608      ;
; -3.888 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.592     ; 2.608      ;
; -3.888 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.592     ; 2.608      ;
; -3.868 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.591     ; 2.589      ;
; -3.868 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.591     ; 2.589      ;
; -3.868 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.591     ; 2.589      ;
; -3.868 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.591     ; 2.589      ;
; -3.868 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.591     ; 2.589      ;
; -3.868 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.591     ; 2.589      ;
; -3.868 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.591     ; 2.589      ;
; -3.868 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.591     ; 2.589      ;
; -3.868 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.591     ; 2.589      ;
; -3.868 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.591     ; 2.589      ;
; -3.868 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.591     ; 2.589      ;
; -3.868 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.591     ; 2.589      ;
; -3.868 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.591     ; 2.589      ;
; -3.868 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.591     ; 2.589      ;
; -3.868 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.591     ; 2.589      ;
; -3.868 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.591     ; 2.589      ;
; -3.868 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.591     ; 2.589      ;
; -3.868 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.591     ; 2.589      ;
; -3.868 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.591     ; 2.589      ;
; -3.868 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.591     ; 2.589      ;
; -3.868 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.591     ; 2.589      ;
; -3.868 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.591     ; 2.589      ;
; -3.868 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.591     ; 2.589      ;
; -3.868 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.591     ; 2.589      ;
; -3.847 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT18 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.505     ; 2.654      ;
; -3.847 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT19 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.505     ; 2.654      ;
; -3.847 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT20 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.505     ; 2.654      ;
; -3.847 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2~DATAOUT21 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.505     ; 2.654      ;
+--------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Block1:BlockU1|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; -1.633 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.305      ; 2.507      ;
; -1.632 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.321      ; 2.471      ;
; -1.425 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.401      ; 2.318      ;
; -1.293 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.268      ; 2.345      ;
; -1.285 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.305      ; 2.500      ;
; -1.250 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.321      ; 2.486      ;
; -1.210 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.268      ; 2.378      ;
; -1.208 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.252      ; 2.442      ;
; -1.197 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.371      ; 2.338      ;
; -1.197 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.269      ; 2.374      ;
; -1.189 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.381      ; 2.331      ;
; -1.168 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.369      ; 2.385      ;
; -1.153 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.254      ; 2.389      ;
; -1.150 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.254      ; 2.389      ;
; -1.143 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.318      ; 2.379      ;
; -1.143 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.324      ; 2.384      ;
; -1.134 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.264      ; 2.376      ;
; -1.120 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.369      ; 2.336      ;
; -1.103 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.267      ; 2.348      ;
; -1.101 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.265      ; 2.344      ;
; -1.100 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.323      ; 2.348      ;
; -1.079 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.336      ; 2.333      ;
; -1.065 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.234      ; 2.272      ;
; -1.064 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.262      ; 2.305      ;
; -1.063 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.321      ; 2.465      ;
; -1.063 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.233      ; 2.273      ;
; -1.029 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.269      ; 2.188      ;
; -1.010 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.327      ; 2.262      ;
; -1.001 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.265      ; 2.244      ;
; -0.988 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.339      ; 2.245      ;
; -0.950 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.405      ; 2.376      ;
; -0.828 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.404      ; 2.253      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Block1:BlockU2|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; -1.508 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.162      ; 2.038      ;
; -1.322 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.053      ; 2.142      ;
; -1.288 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.160      ; 2.073      ;
; -1.275 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.147      ; 2.167      ;
; -1.182 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.161      ; 2.188      ;
; -1.178 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.059      ; 2.220      ;
; -1.171 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.073      ; 2.130      ;
; -1.164 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.130      ; 2.215      ;
; -1.139 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.151      ; 2.203      ;
; -1.119 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.066      ; 2.163      ;
; -1.118 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.161      ; 2.197      ;
; -1.115 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.146      ; 2.177      ;
; -1.108 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.070      ; 2.157      ;
; -1.105 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.058      ; 2.148      ;
; -1.104 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.146      ; 2.095      ;
; -1.093 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.162      ; 2.166      ;
; -1.085 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.131      ; 2.137      ;
; -1.071 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.181      ; 2.107      ;
; -1.063 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.146      ; 2.131      ;
; -1.054 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.066      ; 2.103      ;
; -1.053 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.150      ; 2.114      ;
; -1.040 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.151      ; 2.115      ;
; -1.035 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.148      ; 2.098      ;
; -1.030 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.150      ; 2.102      ;
; -1.019 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.130      ; 2.061      ;
; -1.012 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.150      ; 2.085      ;
; -0.998 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.067      ; 2.039      ;
; -0.989 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.130      ; 2.033      ;
; -0.988 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.151      ; 2.060      ;
; -0.975 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.151      ; 2.048      ;
; -0.913 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.150      ; 2.138      ;
; -0.888 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.067      ; 2.023      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -1.441 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[24] ; Block1:BlockU1|ADSR:ADSR_inst|data1[24]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.633     ; 0.235      ;
; -1.388 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|ADSR:ADSR_inst|data1[14]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.505     ; 0.310      ;
; -1.380 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[23] ; Block1:BlockU1|ADSR:ADSR_inst|data1[23]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.511     ; 0.296      ;
; -1.375 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[25] ; Block1:BlockU1|ADSR:ADSR_inst|data1[25]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.510     ; 0.292      ;
; -1.313 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[7]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.690     ; 0.050      ;
; -1.312 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[9]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.689     ; 0.050      ;
; -1.312 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[5]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.503     ; 0.236      ;
; -1.282 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[1]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.396     ; 0.313      ;
; -1.281 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[26] ; Block1:BlockU1|ADSR:ADSR_inst|data1[26]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.405     ; 0.303      ;
; -1.272 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[4]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.460     ; 0.239      ;
; -1.267 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[1]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.389     ; 0.305      ;
; -1.263 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[3]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[3]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.458     ; 0.232      ;
; -1.236 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[2]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[2]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.423     ; 0.240      ;
; -1.230 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|ADSR:ADSR_inst|data1[13]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.607     ; 0.050      ;
; -1.227 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|ADSR:ADSR_inst|data1[10]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.604     ; 0.050      ;
; -1.212 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[27] ; Block1:BlockU1|ADSR:ADSR_inst|data1[27]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.589     ; 0.050      ;
; -1.212 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[29] ; Block1:BlockU1|ADSR:ADSR_inst|data1[29]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.589     ; 0.050      ;
; -1.208 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[28] ; Block1:BlockU1|ADSR:ADSR_inst|data1[28]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.585     ; 0.050      ;
; -1.205 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU2|ADSR:ADSR_inst|data1[14]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.324     ; 0.308      ;
; -1.202 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|ADSR:ADSR_inst|data1[15]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.389     ; 0.240      ;
; -1.196 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[30] ; Block1:BlockU1|ADSR:ADSR_inst|data1[30]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.573     ; 0.050      ;
; -1.153 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[8]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.530     ; 0.050      ;
; -1.153 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[12] ; Block1:BlockU1|ADSR:ADSR_inst|data1[12]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.530     ; 0.050      ;
; -1.152 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|ADSR:ADSR_inst|data1[15]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.529     ; 0.050      ;
; -1.150 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[0]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.527     ; 0.050      ;
; -1.138 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[28] ; Block1:BlockU2|ADSR:ADSR_inst|data1[28]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.324     ; 0.241      ;
; -1.136 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[21] ; Block1:BlockU1|ADSR:ADSR_inst|data1[21]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.513     ; 0.050      ;
; -1.135 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[31] ; Block1:BlockU1|ADSR:ADSR_inst|data1[31]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.512     ; 0.050      ;
; -1.116 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[20] ; Block1:BlockU1|ADSR:ADSR_inst|data1[20]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.493     ; 0.050      ;
; -1.113 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[29] ; Block1:BlockU2|ADSR:ADSR_inst|data1[29]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.234     ; 0.306      ;
; -1.107 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[23] ; Block1:BlockU2|ADSR:ADSR_inst|data1[23]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.232     ; 0.302      ;
; -1.103 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[24] ; Block1:BlockU2|ADSR:ADSR_inst|data1[24]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.235     ; 0.295      ;
; -1.067 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[31] ; Block1:BlockU2|ADSR:ADSR_inst|data1[31]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.444     ; 0.050      ;
; -1.065 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[19] ; Block1:BlockU2|ADSR:ADSR_inst|data1[19]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.198     ; 0.294      ;
; -1.063 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[20] ; Block1:BlockU2|ADSR:ADSR_inst|data1[20]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.197     ; 0.293      ;
; -1.050 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[3]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[3]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.236     ; 0.241      ;
; -1.050 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[0]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.237     ; 0.240      ;
; -1.045 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[5]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.422     ; 0.050      ;
; -1.044 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[6]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.421     ; 0.050      ;
; -1.044 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU2|ADSR:ADSR_inst|data1[13]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.421     ; 0.050      ;
; -1.043 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[4]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[4]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.420     ; 0.050      ;
; -1.037 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[27] ; Block1:BlockU2|ADSR:ADSR_inst|data1[27]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.232     ; 0.232      ;
; -1.035 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[2]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[2]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.412     ; 0.050      ;
; -1.035 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[18] ; Block1:BlockU2|ADSR:ADSR_inst|data1[18]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.412     ; 0.050      ;
; -1.034 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[21] ; Block1:BlockU2|ADSR:ADSR_inst|data1[21]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.411     ; 0.050      ;
; -1.033 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[22] ; Block1:BlockU2|ADSR:ADSR_inst|data1[22]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.410     ; 0.050      ;
; -1.033 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU2|ADSR:ADSR_inst|data1[16]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.410     ; 0.050      ;
; -1.032 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|ADSR:ADSR_inst|data1[11]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.409     ; 0.050      ;
; -1.031 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[6]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.408     ; 0.050      ;
; -1.030 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU2|ADSR:ADSR_inst|data1[17]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.407     ; 0.050      ;
; -1.029 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[9]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.406     ; 0.050      ;
; -1.029 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|ADSR:ADSR_inst|data1[11]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.406     ; 0.050      ;
; -1.016 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[25] ; Block1:BlockU2|ADSR:ADSR_inst|data1[25]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.147     ; 0.296      ;
; -0.981 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|ADSR:ADSR_inst|data1[17]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.358     ; 0.050      ;
; -0.981 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[19] ; Block1:BlockU1|ADSR:ADSR_inst|data1[19]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.358     ; 0.050      ;
; -0.980 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|ADSR:ADSR_inst|data1[16]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.357     ; 0.050      ;
; -0.980 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[18] ; Block1:BlockU1|ADSR:ADSR_inst|data1[18]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.357     ; 0.050      ;
; -0.979 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; Block1:BlockU1|ADSR:ADSR_inst|data1[22]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.356     ; 0.050      ;
; -0.956 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[26] ; Block1:BlockU2|ADSR:ADSR_inst|data1[26]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.148     ; 0.235      ;
; -0.953 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[7]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.330     ; 0.050      ;
; -0.950 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[12] ; Block1:BlockU2|ADSR:ADSR_inst|data1[12]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.327     ; 0.050      ;
; -0.938 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[8]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.315     ; 0.050      ;
; -0.937 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU2|ADSR:ADSR_inst|data1[10]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.314     ; 0.050      ;
; -0.932 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[30] ; Block1:BlockU2|ADSR:ADSR_inst|data1[30]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.309     ; 0.050      ;
; 2.252  ; UARTPROC:uartpr|DECAY_TIME[29]               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.091     ; 2.644      ;
; 2.254  ; UARTPROC:uartpr|DECAY_TIME[29]               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.091     ; 2.642      ;
; 2.255  ; UARTPROC:uartpr|DECAY_TIME[22]               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.095     ; 2.637      ;
; 2.257  ; UARTPROC:uartpr|DECAY_TIME[8]                ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.101     ; 2.629      ;
; 2.257  ; UARTPROC:uartpr|DECAY_TIME[22]               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.095     ; 2.635      ;
; 2.259  ; UARTPROC:uartpr|DECAY_TIME[8]                ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.101     ; 2.627      ;
; 2.324  ; UARTPROC:uartpr|DECAY_TIME[9]                ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.101     ; 2.562      ;
; 2.326  ; UARTPROC:uartpr|DECAY_TIME[28]               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.091     ; 2.570      ;
; 2.326  ; UARTPROC:uartpr|DECAY_TIME[9]                ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.101     ; 2.560      ;
; 2.328  ; UARTPROC:uartpr|DECAY_TIME[28]               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.091     ; 2.568      ;
; 2.331  ; UARTPROC:uartpr|DECAY_TIME[23]               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.095     ; 2.561      ;
; 2.333  ; UARTPROC:uartpr|DECAY_TIME[23]               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.095     ; 2.559      ;
; 2.346  ; UARTPROC:uartpr|DECAY_TIME[7]                ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.095     ; 2.546      ;
; 2.348  ; UARTPROC:uartpr|DECAY_TIME[7]                ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.095     ; 2.544      ;
; 2.361  ; UARTPROC:uartpr|ATTACK_TIME[18]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.088     ; 2.538      ;
; 2.361  ; UARTPROC:uartpr|ATTACK_TIME[18]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.088     ; 2.538      ;
; 2.361  ; UARTPROC:uartpr|ATTACK_TIME[18]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.088     ; 2.538      ;
; 2.361  ; UARTPROC:uartpr|ATTACK_TIME[18]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.088     ; 2.538      ;
; 2.361  ; UARTPROC:uartpr|ATTACK_TIME[18]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.088     ; 2.538      ;
; 2.361  ; UARTPROC:uartpr|ATTACK_TIME[18]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.088     ; 2.538      ;
; 2.361  ; UARTPROC:uartpr|ATTACK_TIME[18]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.088     ; 2.538      ;
; 2.374  ; UARTPROC:uartpr|DECAY_TIME[25]               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.095     ; 2.518      ;
; 2.376  ; UARTPROC:uartpr|DECAY_TIME[25]               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.095     ; 2.516      ;
; 2.376  ; UARTPROC:uartpr|DECAY_TIME[20]               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.095     ; 2.516      ;
; 2.378  ; UARTPROC:uartpr|DECAY_TIME[20]               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.095     ; 2.514      ;
; 2.391  ; UARTPROC:uartpr|DECAY_TIME[0]                ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.096     ; 2.500      ;
; 2.393  ; UARTPROC:uartpr|DECAY_TIME[29]               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.091     ; 2.503      ;
; 2.393  ; UARTPROC:uartpr|DECAY_TIME[0]                ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.096     ; 2.498      ;
; 2.394  ; UARTPROC:uartpr|DECAY_TIME[29]               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.091     ; 2.502      ;
; 2.396  ; UARTPROC:uartpr|DECAY_TIME[22]               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.095     ; 2.496      ;
; 2.397  ; UARTPROC:uartpr|DECAY_TIME[22]               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.095     ; 2.495      ;
; 2.398  ; UARTPROC:uartpr|DECAY_TIME[8]                ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.101     ; 2.488      ;
; 2.399  ; UARTPROC:uartpr|DECAY_TIME[8]                ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.101     ; 2.487      ;
; 2.400  ; UARTPROC:uartpr|ATTACK_TIME[18]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.094      ; 2.681      ;
; 2.403  ; UARTPROC:uartpr|ATTACK_TIME[18]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.094      ; 2.678      ;
; 2.405  ; UARTPROC:uartpr|DECAY_TIME[1]                ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.096     ; 2.486      ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'BUT_1'                                                                                                         ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; 0.122 ; UARTPROC:uartpr|octave_cnt[1] ; UARTPROC:uartpr|octave_cnt[2] ; BUT_1        ; BUT_1       ; 1.000        ; -0.036     ; 0.829      ;
; 0.189 ; UARTPROC:uartpr|octave_cnt[0] ; UARTPROC:uartpr|octave_cnt[2] ; BUT_1        ; BUT_1       ; 1.000        ; -0.036     ; 0.762      ;
; 0.261 ; UARTPROC:uartpr|octave_cnt[2] ; UARTPROC:uartpr|octave_cnt[2] ; BUT_1        ; BUT_1       ; 1.000        ; -0.036     ; 0.690      ;
; 0.263 ; UARTPROC:uartpr|octave_cnt[0] ; UARTPROC:uartpr|octave_cnt[1] ; BUT_1        ; BUT_1       ; 1.000        ; -0.036     ; 0.688      ;
; 0.281 ; UARTPROC:uartpr|octave_cnt[0] ; UARTPROC:uartpr|octave_cnt[3] ; BUT_1        ; BUT_1       ; 1.000        ; -0.036     ; 0.670      ;
; 0.353 ; UARTPROC:uartpr|octave_cnt[2] ; UARTPROC:uartpr|octave_cnt[3] ; BUT_1        ; BUT_1       ; 1.000        ; -0.036     ; 0.598      ;
; 0.356 ; UARTPROC:uartpr|octave_cnt[3] ; UARTPROC:uartpr|octave_cnt[1] ; BUT_1        ; BUT_1       ; 1.000        ; -0.036     ; 0.595      ;
; 0.395 ; UARTPROC:uartpr|octave_cnt[1] ; UARTPROC:uartpr|octave_cnt[3] ; BUT_1        ; BUT_1       ; 1.000        ; -0.036     ; 0.556      ;
; 0.494 ; UARTPROC:uartpr|octave_cnt[2] ; UARTPROC:uartpr|octave_cnt[1] ; BUT_1        ; BUT_1       ; 1.000        ; -0.036     ; 0.457      ;
; 0.592 ; UARTPROC:uartpr|octave_cnt[0] ; UARTPROC:uartpr|octave_cnt[0] ; BUT_1        ; BUT_1       ; 1.000        ; -0.036     ; 0.359      ;
; 0.592 ; UARTPROC:uartpr|octave_cnt[1] ; UARTPROC:uartpr|octave_cnt[1] ; BUT_1        ; BUT_1       ; 1.000        ; -0.036     ; 0.359      ;
; 0.592 ; UARTPROC:uartpr|octave_cnt[3] ; UARTPROC:uartpr|octave_cnt[3] ; BUT_1        ; BUT_1       ; 1.000        ; -0.036     ; 0.359      ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'BUT_2'                                                                                                     ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 0.295 ; UARTPROC:uartpr|mult_cnt[1] ; UARTPROC:uartpr|mult_cnt[1] ; BUT_2        ; BUT_2       ; 1.000        ; -0.036     ; 0.656      ;
; 0.371 ; UARTPROC:uartpr|mult_cnt[0] ; UARTPROC:uartpr|mult_cnt[1] ; BUT_2        ; BUT_2       ; 1.000        ; -0.036     ; 0.580      ;
; 0.382 ; UARTPROC:uartpr|mult_cnt[1] ; UARTPROC:uartpr|mult_cnt[2] ; BUT_2        ; BUT_2       ; 1.000        ; -0.036     ; 0.569      ;
; 0.403 ; UARTPROC:uartpr|mult_cnt[1] ; UARTPROC:uartpr|mult_cnt[0] ; BUT_2        ; BUT_2       ; 1.000        ; -0.036     ; 0.548      ;
; 0.459 ; UARTPROC:uartpr|mult_cnt[0] ; UARTPROC:uartpr|mult_cnt[2] ; BUT_2        ; BUT_2       ; 1.000        ; -0.036     ; 0.492      ;
; 0.583 ; UARTPROC:uartpr|mult_cnt[2] ; UARTPROC:uartpr|mult_cnt[0] ; BUT_2        ; BUT_2       ; 1.000        ; -0.036     ; 0.368      ;
; 0.592 ; UARTPROC:uartpr|mult_cnt[2] ; UARTPROC:uartpr|mult_cnt[2] ; BUT_2        ; BUT_2       ; 1.000        ; -0.036     ; 0.359      ;
; 0.592 ; UARTPROC:uartpr|mult_cnt[0] ; UARTPROC:uartpr|mult_cnt[0] ; BUT_2        ; BUT_2       ; 1.000        ; -0.036     ; 0.359      ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                     ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                                                                                    ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 0.308 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.148     ; 0.993      ;
; 0.316 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.148     ; 0.985      ;
; 0.322 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.148     ; 0.979      ;
; 0.323 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.148     ; 0.978      ;
; 0.342 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.965      ;
; 0.354 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.148     ; 0.947      ;
; 0.362 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.134     ; 0.953      ;
; 0.362 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.149     ; 0.938      ;
; 0.363 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.148     ; 0.938      ;
; 0.368 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.149     ; 0.932      ;
; 0.374 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.933      ;
; 0.388 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.919      ;
; 0.390 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.136     ; 0.923      ;
; 0.394 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.144     ; 0.911      ;
; 0.401 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.906      ;
; 0.406 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.141     ; 0.902      ;
; 0.411 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.896      ;
; 0.412 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.135     ; 0.902      ;
; 0.417 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.138     ; 0.894      ;
; 0.419 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.134     ; 0.896      ;
; 0.421 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.130     ; 0.898      ;
; 0.421 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.139     ; 0.889      ;
; 0.426 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.130     ; 0.893      ;
; 0.430 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.132     ; 0.887      ;
; 0.434 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.140     ; 0.875      ;
; 0.435 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.139     ; 0.875      ;
; 0.438 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.143     ; 0.868      ;
; 0.438 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.131     ; 0.880      ;
; 0.443 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.144     ; 0.862      ;
; 0.446 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.140     ; 0.863      ;
; 0.447 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.138     ; 0.864      ;
; 0.449 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.133     ; 0.867      ;
; 0.451 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.122     ; 0.876      ;
; 0.461 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.148     ; 0.840      ;
; 0.465 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.139     ; 0.845      ;
; 0.469 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.148     ; 0.832      ;
; 0.480 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.133     ; 0.836      ;
; 0.486 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.133     ; 0.830      ;
; 0.486 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.148     ; 0.815      ;
; 0.488 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.149     ; 0.812      ;
; 0.489 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.149     ; 0.811      ;
; 0.489 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.149     ; 0.811      ;
; 0.490 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.149     ; 0.810      ;
; 0.497 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.810      ;
; 0.498 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.124     ; 0.827      ;
; 0.505 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.802      ;
; 0.508 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.149     ; 0.792      ;
; 0.510 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.797      ;
; 0.511 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.140     ; 0.798      ;
; 0.511 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.796      ;
; 0.512 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.795      ;
; 0.512 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.149     ; 0.788      ;
; 0.516 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.123     ; 0.810      ;
; 0.518 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.789      ;
; 0.520 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.132     ; 0.797      ;
; 0.520 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.140     ; 0.789      ;
; 0.522 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.132     ; 0.795      ;
; 0.522 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.137     ; 0.790      ;
; 0.523 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.140     ; 0.786      ;
; 0.523 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.149     ; 0.777      ;
; 0.525 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.782      ;
; 0.525 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.140     ; 0.784      ;
; 0.526 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.140     ; 0.783      ;
; 0.528 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.140     ; 0.781      ;
; 0.529 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.778      ;
; 0.530 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.136     ; 0.783      ;
; 0.531 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.131     ; 0.787      ;
; 0.534 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.140     ; 0.775      ;
; 0.535 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.128     ; 0.786      ;
; 0.535 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.149     ; 0.765      ;
; 0.535 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.149     ; 0.765      ;
; 0.540 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.144     ; 0.765      ;
; 0.540 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.140     ; 0.769      ;
; 0.541 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.766      ;
; 0.546 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.761      ;
; 0.546 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.132     ; 0.771      ;
; 0.546 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.140     ; 0.763      ;
; 0.552 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.132     ; 0.765      ;
; 0.553 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.139     ; 0.757      ;
; 0.554 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.140     ; 0.755      ;
; 0.554 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.126     ; 0.769      ;
; 0.558 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.140     ; 0.751      ;
; 0.559 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.144     ; 0.746      ;
; 0.559 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.138     ; 0.752      ;
; 0.562 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.139     ; 0.748      ;
; 0.564 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.140     ; 0.745      ;
; 0.564 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.140     ; 0.745      ;
; 0.565 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.139     ; 0.745      ;
; 0.566 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.138     ; 0.745      ;
; 0.567 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.144     ; 0.738      ;
; 0.571 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.144     ; 0.734      ;
; 0.577 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.139     ; 0.733      ;
; 0.583 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.139     ; 0.727      ;
; 0.584 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.139     ; 0.726      ;
; 0.585 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.139     ; 0.725      ;
; 0.586 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.138     ; 0.725      ;
; 0.592 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.132     ; 0.725      ;
; 0.595 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.139     ; 0.715      ;
; 0.596 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.144     ; 0.709      ;
; 0.598 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.132     ; 0.719      ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'C'                                                                                                                                                                  ;
+-------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                            ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 2.774 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.085      ; 3.218      ;
; 2.778 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.085      ; 3.214      ;
; 2.799 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.085      ; 3.193      ;
; 2.800 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.085      ; 3.192      ;
; 2.807 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.085      ; 3.185      ;
; 2.808 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.085      ; 3.184      ;
; 2.822 ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.075      ; 3.160      ;
; 2.827 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.085      ; 3.165      ;
; 2.827 ; ButtonProc:UBut|FREQ2[15] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.079      ; 3.159      ;
; 2.830 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.074      ; 3.151      ;
; 2.843 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.085      ; 3.149      ;
; 2.848 ; ButtonProc:UBut|FREQ2[17] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.071      ; 3.130      ;
; 2.854 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.085      ; 3.138      ;
; 2.854 ; ButtonProc:UBut|FREQ1[17] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.084      ; 3.137      ;
; 2.862 ; ButtonProc:UBut|FREQ2[15] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.078      ; 3.123      ;
; 2.863 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.075      ; 3.119      ;
; 2.867 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.085      ; 3.125      ;
; 2.868 ; ButtonProc:UBut|FREQ1[25] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.075      ; 3.114      ;
; 2.868 ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.075      ; 3.114      ;
; 2.870 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.085      ; 3.122      ;
; 2.872 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.075      ; 3.110      ;
; 2.873 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.085      ; 3.119      ;
; 2.873 ; ButtonProc:UBut|FREQ2[15] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.079      ; 3.113      ;
; 2.875 ; ButtonProc:UBut|FREQ1[17] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.084      ; 3.116      ;
; 2.876 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.075      ; 3.106      ;
; 2.876 ; ButtonProc:UBut|FREQ1[17] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.084      ; 3.115      ;
; 2.877 ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.075      ; 3.105      ;
; 2.880 ; ButtonProc:UBut|FREQ1[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.087      ; 3.114      ;
; 2.881 ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.075      ; 3.101      ;
; 2.882 ; ButtonProc:UBut|FREQ2[15] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.079      ; 3.104      ;
; 2.883 ; ButtonProc:UBut|FREQ1[17] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.084      ; 3.108      ;
; 2.883 ; ButtonProc:UBut|FREQ2[17] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.070      ; 3.094      ;
; 2.884 ; ButtonProc:UBut|FREQ1[17] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.084      ; 3.107      ;
; 2.884 ; ButtonProc:UBut|FREQ1[1]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.079      ; 3.102      ;
; 2.886 ; ButtonProc:UBut|FREQ2[15] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.079      ; 3.100      ;
; 2.894 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.075      ; 3.088      ;
; 2.894 ; ButtonProc:UBut|FREQ2[17] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.071      ; 3.084      ;
; 2.895 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.070      ; 3.082      ;
; 2.895 ; ButtonProc:UBut|FREQ1[25] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.075      ; 3.087      ;
; 2.899 ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.075      ; 3.083      ;
; 2.901 ; ButtonProc:UBut|FREQ2[15] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.078      ; 3.084      ;
; 2.903 ; ButtonProc:UBut|FREQ1[17] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.084      ; 3.088      ;
; 2.903 ; ButtonProc:UBut|FREQ2[17] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.071      ; 3.075      ;
; 2.904 ; ButtonProc:UBut|FREQ2[15] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.079      ; 3.082      ;
; 2.906 ; ButtonProc:UBut|FREQ1[17] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.073      ; 3.074      ;
; 2.907 ; ButtonProc:UBut|FREQ2[17] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.071      ; 3.071      ;
; 2.908 ; ButtonProc:UBut|FREQ2[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.071      ; 3.070      ;
; 2.908 ; ButtonProc:UBut|FREQ1[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.087      ; 3.086      ;
; 2.908 ; ButtonProc:UBut|FREQ2[24] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.071      ; 3.070      ;
; 2.909 ; ButtonProc:UBut|FREQ1[1]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.071      ; 3.069      ;
; 2.909 ; ButtonProc:UBut|FREQ2[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.079      ; 3.077      ;
; 2.909 ; ButtonProc:UBut|FREQ2[3]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.062      ;
; 2.910 ; ButtonProc:UBut|FREQ1[19] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.075      ; 3.072      ;
; 2.910 ; ButtonProc:UBut|FREQ2[3]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.072      ; 3.069      ;
; 2.912 ; ButtonProc:UBut|FREQ1[1]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.079      ; 3.074      ;
; 2.915 ; ButtonProc:UBut|FREQ2[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.077      ; 3.069      ;
; 2.916 ; ButtonProc:UBut|FREQ2[3]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.070      ; 3.061      ;
; 2.917 ; ButtonProc:UBut|FREQ1[19] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.075      ; 3.065      ;
; 2.918 ; ButtonProc:UBut|FREQ1[19] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.075      ; 3.064      ;
; 2.919 ; ButtonProc:UBut|FREQ1[17] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.084      ; 3.072      ;
; 2.925 ; ButtonProc:UBut|FREQ2[17] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.071      ; 3.053      ;
; 2.930 ; ButtonProc:UBut|FREQ1[17] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.084      ; 3.061      ;
; 2.930 ; ButtonProc:UBut|FREQ1[0]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.077      ; 3.054      ;
; 2.931 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.082      ; 3.058      ;
; 2.931 ; ButtonProc:UBut|FREQ2[25] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.071      ; 3.047      ;
; 2.935 ; ButtonProc:UBut|FREQ1[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.092      ; 3.064      ;
; 2.936 ; ButtonProc:UBut|FREQ2[15] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.078      ; 3.049      ;
; 2.936 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.085      ; 3.056      ;
; 2.937 ; ButtonProc:UBut|FREQ2[3]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.034      ;
; 2.937 ; ButtonProc:UBut|FREQ1[19] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.075      ; 3.045      ;
; 2.940 ; ButtonProc:UBut|FREQ1[19] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.031      ;
; 2.941 ; ButtonProc:UBut|FREQ1[25] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.075      ; 3.041      ;
; 2.942 ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.071      ; 3.036      ;
; 2.943 ; ButtonProc:UBut|FREQ1[17] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.084      ; 3.048      ;
; 2.943 ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.079      ; 3.043      ;
; 2.944 ; ButtonProc:UBut|FREQ2[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.078      ; 3.041      ;
; 2.945 ; ButtonProc:UBut|FREQ1[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.079      ; 3.041      ;
; 2.945 ; ButtonProc:UBut|FREQ1[1]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.067      ; 3.029      ;
; 2.945 ; ButtonProc:UBut|FREQ2[3]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.071      ; 3.033      ;
; 2.949 ; ButtonProc:UBut|FREQ1[17] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.084      ; 3.042      ;
; 2.949 ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.077      ; 3.035      ;
; 2.949 ; ButtonProc:UBut|FREQ1[1]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.071      ; 3.029      ;
; 2.950 ; ButtonProc:UBut|FREQ1[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.075      ; 3.032      ;
; 2.953 ; ButtonProc:UBut|FREQ1[19] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.075      ; 3.029      ;
; 2.954 ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.077      ; 3.030      ;
; 2.954 ; ButtonProc:UBut|FREQ1[1]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.067      ; 3.020      ;
; 2.955 ; ButtonProc:UBut|FREQ1[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.080      ; 3.032      ;
; 2.955 ; ButtonProc:UBut|FREQ2[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.079      ; 3.031      ;
; 2.955 ; ButtonProc:UBut|FREQ1[0]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.069      ; 3.021      ;
; 2.956 ; ButtonProc:UBut|FREQ2[3]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.072      ; 3.023      ;
; 2.957 ; ButtonProc:UBut|FREQ2[3]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.072      ; 3.022      ;
; 2.957 ; ButtonProc:UBut|FREQ1[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.080      ; 3.030      ;
; 2.957 ; ButtonProc:UBut|FREQ2[17] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.070      ; 3.020      ;
; 2.958 ; ButtonProc:UBut|FREQ1[0]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.077      ; 3.026      ;
; 2.959 ; ButtonProc:UBut|FREQ1[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.079      ; 3.027      ;
; 2.959 ; ButtonProc:UBut|FREQ1[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.080      ; 3.028      ;
; 2.959 ; ButtonProc:UBut|FREQ2[15] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.081      ; 3.029      ;
; 2.959 ; ButtonProc:UBut|FREQ1[1]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.072      ; 3.020      ;
; 2.961 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.075      ; 3.021      ;
; 2.961 ; ButtonProc:UBut|FREQ1[1]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.072      ; 3.018      ;
+-------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                             ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.158 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe3a[0]                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~portb_address_reg0                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.483      ;
; 0.170 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~porta_address_reg0                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.493      ;
; 0.174 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_c6m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]             ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_c6m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a0~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.498      ;
; 0.175 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_c6m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]             ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_c6m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a0~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.497      ;
; 0.184 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe3a[0]                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~portb_address_reg0                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.510      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UARTPROC:uartpr|fsm.rec_addr                                                                                                                                                                                                                          ; UARTPROC:uartpr|fsm.rec_addr                                                                                                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UARTPROC:uartpr|cnt[2]                                                                                                                                                                                                                                ; UARTPROC:uartpr|cnt[2]                                                                                                                                                                                                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UARTPROC:uartpr|cnt[1]                                                                                                                                                                                                                                ; UARTPROC:uartpr|cnt[1]                                                                                                                                                                                                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UARTPROC:uartpr|cnt[0]                                                                                                                                                                                                                                ; UARTPROC:uartpr|cnt[0]                                                                                                                                                                                                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~porta_address_reg0                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.510      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~porta_address_reg0                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.510      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ButtonProc:UBut|cnt[2]                                                                                                                                                                                                                                ; ButtonProc:UBut|cnt[2]                                                                                                                                                                                                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ButtonProc:UBut|cnt[3]                                                                                                                                                                                                                                ; ButtonProc:UBut|cnt[3]                                                                                                                                                                                                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ButtonProc:UBut|cnt[1]                                                                                                                                                                                                                                ; ButtonProc:UBut|cnt[1]                                                                                                                                                                                                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.189 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~porta_address_reg0                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.512      ;
; 0.189 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe3a[1]                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~portb_address_reg0                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.514      ;
; 0.192 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|man_or_reg2                                                                                                 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|man_or_reg3                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe31                                                                                                                ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe3                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe2                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe21                                                                                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|added_power2_reg[4]                                                                                         ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|max_shift_reg                                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|sign_input_reg2                                                                                             ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|sign_input_reg3                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[31]                                                                                               ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|sign_input_reg1                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff4                                                                                                                                                             ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[31]                                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff3                                                                                                                                                             ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff4                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|sign_input_reg1                                                                                             ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|sign_input_reg2                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff2                                                                                                                                                             ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff3                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff1                                                                                                                                                             ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff2                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|exp_result_ff[0]                                                                                                                                                          ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[23]                                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|exp_result_ff[7]                                                                                                                                                          ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[30]                                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe3                                                                                                                      ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe4                                                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|need_complement_dffe2                                                                                                                        ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_sign_dffe21                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe21                                                                                                                          ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe31                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe21                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe31                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                          ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.179 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.264 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 0.584      ;
; 0.267 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 0.587      ;
; 0.295 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.424      ;
; 0.296 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.425      ;
; 0.297 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.426      ;
; 0.304 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.436      ;
; 0.307 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.437      ;
; 0.309 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.438      ;
; 0.316 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.437      ;
; 0.319 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 0.639      ;
; 0.322 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 0.642      ;
; 0.384 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 0.704      ;
; 0.387 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 0.707      ;
; 0.397 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 0.717      ;
; 0.400 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 0.720      ;
; 0.420 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 0.739      ;
; 0.444 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.573      ;
; 0.445 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.574      ;
; 0.446 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.575      ;
; 0.446 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.575      ;
; 0.450 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 0.770      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 0.773      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.583      ;
; 0.454 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.583      ;
; 0.454 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.574      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'C'                                                                                                    ;
+-------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; uartRX:uart|fsm.start    ; uartRX:uart|fsm.start    ; C            ; C           ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uartRX:uart|fsm.idle     ; uartRX:uart|fsm.idle     ; C            ; C           ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uartRX:uart|fsm.rec      ; uartRX:uart|fsm.rec      ; C            ; C           ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; uartRX:uart|fsm.finish   ; uartRX:uart|fsm.finish   ; C            ; C           ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; uartRX:uart|rx_buffer[2] ; uartRX:uart|rx_buffer[1] ; C            ; C           ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; uartRX:uart|rx_buffer[3] ; uartRX:uart|rx_buffer[2] ; C            ; C           ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; uartRX:uart|data[3]      ; uartRX:uart|RXOUT[3]     ; C            ; C           ; 0.000        ; 0.037      ; 0.316      ;
; 0.197 ; uartRX:uart|bit_cnt[5]   ; uartRX:uart|bit_cnt[5]   ; C            ; C           ; 0.000        ; 0.037      ; 0.318      ;
; 0.200 ; uartRX:uart|data[3]      ; uartRX:uart|data[2]      ; C            ; C           ; 0.000        ; 0.037      ; 0.321      ;
; 0.204 ; uartRX:uart|data[4]      ; uartRX:uart|data[3]      ; C            ; C           ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; uartRX:uart|data[5]      ; uartRX:uart|data[4]      ; C            ; C           ; 0.000        ; 0.037      ; 0.325      ;
; 0.206 ; uartRX:uart|data[1]      ; uartRX:uart|data[0]      ; C            ; C           ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; uartRX:uart|data[6]      ; uartRX:uart|data[5]      ; C            ; C           ; 0.000        ; 0.037      ; 0.327      ;
; 0.223 ; uartRX:uart|fsm.finish   ; uartRX:uart|fsm.start    ; C            ; C           ; 0.000        ; 0.037      ; 0.344      ;
; 0.227 ; uartRX:uart|fsm.finish   ; uartRX:uart|fsm.idle     ; C            ; C           ; 0.000        ; 0.037      ; 0.348      ;
; 0.273 ; uartRX:uart|data[1]      ; uartRX:uart|RXOUT[1]     ; C            ; C           ; 0.000        ; 0.036      ; 0.393      ;
; 0.274 ; uartRX:uart|rx_buffer[1] ; uartRX:uart|rx_buffer[0] ; C            ; C           ; 0.000        ; 0.037      ; 0.395      ;
; 0.276 ; uartRX:uart|data[5]      ; uartRX:uart|RXOUT[5]     ; C            ; C           ; 0.000        ; 0.036      ; 0.396      ;
; 0.277 ; uartRX:uart|data[2]      ; uartRX:uart|data[1]      ; C            ; C           ; 0.000        ; 0.037      ; 0.398      ;
; 0.282 ; uartRX:uart|data[2]      ; uartRX:uart|RXOUT[2]     ; C            ; C           ; 0.000        ; 0.036      ; 0.402      ;
; 0.298 ; uartRX:uart|bit_cnt[4]   ; uartRX:uart|bit_cnt[4]   ; C            ; C           ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; uartRX:uart|bit_cnt[1]   ; uartRX:uart|bit_cnt[1]   ; C            ; C           ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; uartRX:uart|bit_cnt[2]   ; uartRX:uart|bit_cnt[2]   ; C            ; C           ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; uartRX:uart|bit_cnt[3]   ; uartRX:uart|bit_cnt[3]   ; C            ; C           ; 0.000        ; 0.037      ; 0.420      ;
; 0.302 ; uartRX:uart|cnt[3]       ; uartRX:uart|cnt[3]       ; C            ; C           ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; uartRX:uart|cnt[7]       ; uartRX:uart|cnt[7]       ; C            ; C           ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; uartRX:uart|cnt[5]       ; uartRX:uart|cnt[5]       ; C            ; C           ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; uartRX:uart|cnt[6]       ; uartRX:uart|cnt[6]       ; C            ; C           ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; uartRX:uart|cnt[2]       ; uartRX:uart|cnt[2]       ; C            ; C           ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; uartRX:uart|cnt[4]       ; uartRX:uart|cnt[4]       ; C            ; C           ; 0.000        ; 0.037      ; 0.425      ;
; 0.308 ; uartRX:uart|bit_cnt[0]   ; uartRX:uart|bit_cnt[0]   ; C            ; C           ; 0.000        ; 0.037      ; 0.429      ;
; 0.309 ; uartRX:uart|cnt[8]       ; uartRX:uart|cnt[8]       ; C            ; C           ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; uartRX:uart|cnt[1]       ; uartRX:uart|cnt[1]       ; C            ; C           ; 0.000        ; 0.037      ; 0.430      ;
; 0.313 ; uartRX:uart|cnt[0]       ; uartRX:uart|cnt[0]       ; C            ; C           ; 0.000        ; 0.037      ; 0.434      ;
; 0.348 ; uartRX:uart|data[4]      ; uartRX:uart|RXOUT[4]     ; C            ; C           ; 0.000        ; 0.036      ; 0.468      ;
; 0.348 ; uartRX:uart|data[7]      ; uartRX:uart|data[6]      ; C            ; C           ; 0.000        ; 0.037      ; 0.469      ;
; 0.349 ; uartRX:uart|data[0]      ; uartRX:uart|RXOUT[0]     ; C            ; C           ; 0.000        ; 0.036      ; 0.469      ;
; 0.386 ; uartRX:uart|fsm.finish   ; uartRX:uart|fsm.rec      ; C            ; C           ; 0.000        ; 0.037      ; 0.507      ;
; 0.411 ; uartRX:uart|data[7]      ; uartRX:uart|RXOUT[7]     ; C            ; C           ; 0.000        ; 0.036      ; 0.531      ;
; 0.447 ; uartRX:uart|bit_cnt[1]   ; uartRX:uart|bit_cnt[2]   ; C            ; C           ; 0.000        ; 0.037      ; 0.568      ;
; 0.448 ; uartRX:uart|bit_cnt[3]   ; uartRX:uart|bit_cnt[4]   ; C            ; C           ; 0.000        ; 0.037      ; 0.569      ;
; 0.451 ; uartRX:uart|cnt[3]       ; uartRX:uart|cnt[4]       ; C            ; C           ; 0.000        ; 0.037      ; 0.572      ;
; 0.451 ; uartRX:uart|cnt[7]       ; uartRX:uart|cnt[8]       ; C            ; C           ; 0.000        ; 0.037      ; 0.572      ;
; 0.452 ; uartRX:uart|cnt[5]       ; uartRX:uart|cnt[6]       ; C            ; C           ; 0.000        ; 0.037      ; 0.573      ;
; 0.455 ; uartRX:uart|bit_cnt[0]   ; uartRX:uart|bit_cnt[1]   ; C            ; C           ; 0.000        ; 0.037      ; 0.576      ;
; 0.456 ; uartRX:uart|bit_cnt[4]   ; uartRX:uart|bit_cnt[5]   ; C            ; C           ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; uartRX:uart|bit_cnt[2]   ; uartRX:uart|bit_cnt[3]   ; C            ; C           ; 0.000        ; 0.037      ; 0.577      ;
; 0.458 ; uartRX:uart|cnt[1]       ; uartRX:uart|cnt[2]       ; C            ; C           ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; uartRX:uart|bit_cnt[0]   ; uartRX:uart|bit_cnt[2]   ; C            ; C           ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; uartRX:uart|bit_cnt[2]   ; uartRX:uart|bit_cnt[4]   ; C            ; C           ; 0.000        ; 0.037      ; 0.580      ;
; 0.461 ; uartRX:uart|cnt[6]       ; uartRX:uart|cnt[7]       ; C            ; C           ; 0.000        ; 0.037      ; 0.582      ;
; 0.462 ; uartRX:uart|cnt[2]       ; uartRX:uart|cnt[3]       ; C            ; C           ; 0.000        ; 0.037      ; 0.583      ;
; 0.462 ; uartRX:uart|cnt[4]       ; uartRX:uart|cnt[5]       ; C            ; C           ; 0.000        ; 0.037      ; 0.583      ;
; 0.462 ; uartRX:uart|cnt[0]       ; uartRX:uart|cnt[1]       ; C            ; C           ; 0.000        ; 0.037      ; 0.583      ;
; 0.463 ; uartRX:uart|data[6]      ; uartRX:uart|RXOUT[6]     ; C            ; C           ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; uartRX:uart|cnt[6]       ; uartRX:uart|cnt[8]       ; C            ; C           ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; uartRX:uart|cnt[2]       ; uartRX:uart|cnt[4]       ; C            ; C           ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; uartRX:uart|cnt[4]       ; uartRX:uart|cnt[6]       ; C            ; C           ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; uartRX:uart|cnt[0]       ; uartRX:uart|cnt[2]       ; C            ; C           ; 0.000        ; 0.037      ; 0.586      ;
; 0.510 ; uartRX:uart|bit_cnt[1]   ; uartRX:uart|bit_cnt[3]   ; C            ; C           ; 0.000        ; 0.037      ; 0.631      ;
; 0.511 ; uartRX:uart|bit_cnt[3]   ; uartRX:uart|bit_cnt[5]   ; C            ; C           ; 0.000        ; 0.037      ; 0.632      ;
; 0.513 ; uartRX:uart|bit_cnt[1]   ; uartRX:uart|bit_cnt[4]   ; C            ; C           ; 0.000        ; 0.037      ; 0.634      ;
; 0.514 ; uartRX:uart|cnt[3]       ; uartRX:uart|cnt[5]       ; C            ; C           ; 0.000        ; 0.037      ; 0.635      ;
; 0.515 ; uartRX:uart|cnt[5]       ; uartRX:uart|cnt[7]       ; C            ; C           ; 0.000        ; 0.037      ; 0.636      ;
; 0.517 ; uartRX:uart|cnt[3]       ; uartRX:uart|cnt[6]       ; C            ; C           ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; uartRX:uart|cnt[5]       ; uartRX:uart|cnt[8]       ; C            ; C           ; 0.000        ; 0.037      ; 0.639      ;
; 0.521 ; uartRX:uart|cnt[1]       ; uartRX:uart|cnt[3]       ; C            ; C           ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; uartRX:uart|bit_cnt[0]   ; uartRX:uart|bit_cnt[3]   ; C            ; C           ; 0.000        ; 0.037      ; 0.642      ;
; 0.522 ; uartRX:uart|bit_cnt[2]   ; uartRX:uart|bit_cnt[5]   ; C            ; C           ; 0.000        ; 0.037      ; 0.643      ;
; 0.524 ; uartRX:uart|cnt[1]       ; uartRX:uart|cnt[4]       ; C            ; C           ; 0.000        ; 0.037      ; 0.645      ;
; 0.524 ; uartRX:uart|bit_cnt[0]   ; uartRX:uart|bit_cnt[4]   ; C            ; C           ; 0.000        ; 0.037      ; 0.645      ;
; 0.528 ; uartRX:uart|cnt[2]       ; uartRX:uart|cnt[5]       ; C            ; C           ; 0.000        ; 0.037      ; 0.649      ;
; 0.528 ; uartRX:uart|cnt[4]       ; uartRX:uart|cnt[7]       ; C            ; C           ; 0.000        ; 0.037      ; 0.649      ;
; 0.528 ; uartRX:uart|cnt[0]       ; uartRX:uart|cnt[3]       ; C            ; C           ; 0.000        ; 0.037      ; 0.649      ;
; 0.529 ; uartRX:uart|rx_buffer[0] ; uartRX:uart|data[7]      ; C            ; C           ; 0.000        ; 0.036      ; 0.649      ;
; 0.531 ; uartRX:uart|cnt[2]       ; uartRX:uart|cnt[6]       ; C            ; C           ; 0.000        ; 0.037      ; 0.652      ;
; 0.531 ; uartRX:uart|cnt[4]       ; uartRX:uart|cnt[8]       ; C            ; C           ; 0.000        ; 0.037      ; 0.652      ;
; 0.531 ; uartRX:uart|cnt[0]       ; uartRX:uart|cnt[4]       ; C            ; C           ; 0.000        ; 0.037      ; 0.652      ;
; 0.564 ; uartRX:uart|fsm.rec      ; uartRX:uart|bit_cnt[4]   ; C            ; C           ; 0.000        ; 0.033      ; 0.681      ;
; 0.564 ; uartRX:uart|fsm.rec      ; uartRX:uart|bit_cnt[0]   ; C            ; C           ; 0.000        ; 0.033      ; 0.681      ;
; 0.564 ; uartRX:uart|fsm.rec      ; uartRX:uart|bit_cnt[1]   ; C            ; C           ; 0.000        ; 0.033      ; 0.681      ;
; 0.564 ; uartRX:uart|fsm.rec      ; uartRX:uart|bit_cnt[2]   ; C            ; C           ; 0.000        ; 0.033      ; 0.681      ;
; 0.564 ; uartRX:uart|fsm.rec      ; uartRX:uart|bit_cnt[3]   ; C            ; C           ; 0.000        ; 0.033      ; 0.681      ;
; 0.564 ; uartRX:uart|fsm.rec      ; uartRX:uart|bit_cnt[5]   ; C            ; C           ; 0.000        ; 0.033      ; 0.681      ;
; 0.565 ; uartRX:uart|cnt[8]       ; uartRX:uart|fsm.rec      ; C            ; C           ; 0.000        ; 0.037      ; 0.686      ;
; 0.576 ; uartRX:uart|bit_cnt[1]   ; uartRX:uart|bit_cnt[5]   ; C            ; C           ; 0.000        ; 0.037      ; 0.697      ;
; 0.580 ; uartRX:uart|cnt[3]       ; uartRX:uart|cnt[7]       ; C            ; C           ; 0.000        ; 0.037      ; 0.701      ;
; 0.583 ; uartRX:uart|cnt[3]       ; uartRX:uart|cnt[8]       ; C            ; C           ; 0.000        ; 0.037      ; 0.704      ;
; 0.587 ; uartRX:uart|cnt[1]       ; uartRX:uart|cnt[5]       ; C            ; C           ; 0.000        ; 0.037      ; 0.708      ;
; 0.587 ; uartRX:uart|bit_cnt[0]   ; uartRX:uart|bit_cnt[5]   ; C            ; C           ; 0.000        ; 0.037      ; 0.708      ;
; 0.588 ; uartRX:uart|rx_buffer[1] ; uartRX:uart|fsm.start    ; C            ; C           ; 0.000        ; 0.037      ; 0.709      ;
; 0.590 ; uartRX:uart|cnt[1]       ; uartRX:uart|cnt[6]       ; C            ; C           ; 0.000        ; 0.037      ; 0.711      ;
; 0.594 ; uartRX:uart|cnt[2]       ; uartRX:uart|cnt[7]       ; C            ; C           ; 0.000        ; 0.037      ; 0.715      ;
; 0.594 ; uartRX:uart|cnt[0]       ; uartRX:uart|cnt[5]       ; C            ; C           ; 0.000        ; 0.037      ; 0.715      ;
; 0.597 ; uartRX:uart|cnt[2]       ; uartRX:uart|cnt[8]       ; C            ; C           ; 0.000        ; 0.037      ; 0.718      ;
; 0.597 ; uartRX:uart|cnt[0]       ; uartRX:uart|cnt[6]       ; C            ; C           ; 0.000        ; 0.037      ; 0.718      ;
; 0.602 ; uartRX:uart|cnt[8]       ; uartRX:uart|fsm.finish   ; C            ; C           ; 0.000        ; 0.037      ; 0.723      ;
; 0.609 ; uartRX:uart|rx_buffer[0] ; uartRX:uart|fsm.start    ; C            ; C           ; 0.000        ; 0.037      ; 0.730      ;
; 0.651 ; uartRX:uart|fsm.start    ; uartRX:uart|fsm.rec      ; C            ; C           ; 0.000        ; 0.037      ; 0.772      ;
; 0.653 ; uartRX:uart|cnt[1]       ; uartRX:uart|cnt[7]       ; C            ; C           ; 0.000        ; 0.037      ; 0.774      ;
+-------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'BUT_1'                                                                                                          ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; UARTPROC:uartpr|octave_cnt[3] ; UARTPROC:uartpr|octave_cnt[3] ; BUT_1        ; BUT_1       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UARTPROC:uartpr|octave_cnt[1] ; UARTPROC:uartpr|octave_cnt[1] ; BUT_1        ; BUT_1       ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; UARTPROC:uartpr|octave_cnt[0] ; UARTPROC:uartpr|octave_cnt[0] ; BUT_1        ; BUT_1       ; 0.000        ; 0.036      ; 0.314      ;
; 0.256 ; UARTPROC:uartpr|octave_cnt[2] ; UARTPROC:uartpr|octave_cnt[1] ; BUT_1        ; BUT_1       ; 0.000        ; 0.036      ; 0.376      ;
; 0.344 ; UARTPROC:uartpr|octave_cnt[1] ; UARTPROC:uartpr|octave_cnt[3] ; BUT_1        ; BUT_1       ; 0.000        ; 0.036      ; 0.464      ;
; 0.345 ; UARTPROC:uartpr|octave_cnt[2] ; UARTPROC:uartpr|octave_cnt[3] ; BUT_1        ; BUT_1       ; 0.000        ; 0.036      ; 0.465      ;
; 0.392 ; UARTPROC:uartpr|octave_cnt[3] ; UARTPROC:uartpr|octave_cnt[1] ; BUT_1        ; BUT_1       ; 0.000        ; 0.036      ; 0.512      ;
; 0.422 ; UARTPROC:uartpr|octave_cnt[0] ; UARTPROC:uartpr|octave_cnt[3] ; BUT_1        ; BUT_1       ; 0.000        ; 0.036      ; 0.542      ;
; 0.426 ; UARTPROC:uartpr|octave_cnt[0] ; UARTPROC:uartpr|octave_cnt[1] ; BUT_1        ; BUT_1       ; 0.000        ; 0.036      ; 0.546      ;
; 0.480 ; UARTPROC:uartpr|octave_cnt[2] ; UARTPROC:uartpr|octave_cnt[2] ; BUT_1        ; BUT_1       ; 0.000        ; 0.036      ; 0.600      ;
; 0.540 ; UARTPROC:uartpr|octave_cnt[0] ; UARTPROC:uartpr|octave_cnt[2] ; BUT_1        ; BUT_1       ; 0.000        ; 0.036      ; 0.660      ;
; 0.595 ; UARTPROC:uartpr|octave_cnt[1] ; UARTPROC:uartpr|octave_cnt[2] ; BUT_1        ; BUT_1       ; 0.000        ; 0.036      ; 0.715      ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'BUT_2'                                                                                                      ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; UARTPROC:uartpr|mult_cnt[2] ; UARTPROC:uartpr|mult_cnt[2] ; BUT_2        ; BUT_2       ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; UARTPROC:uartpr|mult_cnt[0] ; UARTPROC:uartpr|mult_cnt[0] ; BUT_2        ; BUT_2       ; 0.000        ; 0.036      ; 0.314      ;
; 0.198 ; UARTPROC:uartpr|mult_cnt[2] ; UARTPROC:uartpr|mult_cnt[0] ; BUT_2        ; BUT_2       ; 0.000        ; 0.036      ; 0.318      ;
; 0.297 ; UARTPROC:uartpr|mult_cnt[0] ; UARTPROC:uartpr|mult_cnt[2] ; BUT_2        ; BUT_2       ; 0.000        ; 0.036      ; 0.417      ;
; 0.326 ; UARTPROC:uartpr|mult_cnt[1] ; UARTPROC:uartpr|mult_cnt[0] ; BUT_2        ; BUT_2       ; 0.000        ; 0.036      ; 0.446      ;
; 0.328 ; UARTPROC:uartpr|mult_cnt[1] ; UARTPROC:uartpr|mult_cnt[2] ; BUT_2        ; BUT_2       ; 0.000        ; 0.036      ; 0.448      ;
; 0.377 ; UARTPROC:uartpr|mult_cnt[0] ; UARTPROC:uartpr|mult_cnt[1] ; BUT_2        ; BUT_2       ; 0.000        ; 0.036      ; 0.497      ;
; 0.438 ; UARTPROC:uartpr|mult_cnt[1] ; UARTPROC:uartpr|mult_cnt[1] ; BUT_2        ; BUT_2       ; 0.000        ; 0.036      ; 0.558      ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Block1:BlockU1|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; 0.675 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.684      ; 1.939      ;
; 0.717 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.684      ; 1.981      ;
; 0.717 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.664      ; 1.961      ;
; 0.721 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.602      ; 1.903      ;
; 0.750 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.685      ; 2.015      ;
; 0.753 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.638      ; 1.971      ;
; 0.756 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.590      ; 1.926      ;
; 0.766 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.636      ; 1.982      ;
; 0.783 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.529      ; 1.892      ;
; 0.794 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.635      ; 2.009      ;
; 0.797 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.599      ; 1.976      ;
; 0.802 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.586      ; 1.968      ;
; 0.838 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.587      ; 2.005      ;
; 0.843 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.522      ; 1.945      ;
; 0.844 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.525      ; 1.949      ;
; 0.845 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.581      ; 2.006      ;
; 0.870 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.494      ; 1.944      ;
; 0.873 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.492      ; 1.945      ;
; 0.884 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.527      ; 1.991      ;
; 0.886 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.528      ; 1.994      ;
; 0.889 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.525      ; 1.994      ;
; 0.897 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.585      ; 2.062      ;
; 0.900 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.528      ; 2.008      ;
; 0.900 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.524      ; 2.004      ;
; 0.905 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.585      ; 2.070      ;
; 0.907 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.529      ; 2.016      ;
; 0.921 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.513      ; 2.014      ;
; 0.925 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.514      ; 2.019      ;
; 0.934 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.584      ; 2.098      ;
; 0.941 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.512      ; 2.033      ;
; 0.963 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.568      ; 2.111      ;
; 0.967 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.567      ; 2.114      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Block1:BlockU2|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; 0.734 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.417      ; 1.731      ;
; 0.754 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.384      ; 1.718      ;
; 0.759 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.406      ; 1.745      ;
; 0.761 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.415      ; 1.756      ;
; 0.762 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.384      ; 1.726      ;
; 0.766 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.439      ; 1.785      ;
; 0.767 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.406      ; 1.753      ;
; 0.781 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.403      ; 1.764      ;
; 0.785 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.401      ; 1.766      ;
; 0.789 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.407      ; 1.776      ;
; 0.790 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.405      ; 1.775      ;
; 0.790 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.401      ; 1.771      ;
; 0.793 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.405      ; 1.778      ;
; 0.798 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.405      ; 1.783      ;
; 0.800 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.405      ; 1.785      ;
; 0.814 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.319      ; 1.713      ;
; 0.817 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.418      ; 1.815      ;
; 0.835 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.402      ; 1.817      ;
; 0.841 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.319      ; 1.740      ;
; 0.846 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.385      ; 1.811      ;
; 0.849 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.416      ; 1.845      ;
; 0.859 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.401      ; 1.840      ;
; 0.866 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.416      ; 1.862      ;
; 0.881 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.406      ; 1.867      ;
; 0.895 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.318      ; 1.793      ;
; 0.904 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.325      ; 1.809      ;
; 0.906 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.322      ; 1.808      ;
; 0.909 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.384      ; 1.873      ;
; 0.925 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.309      ; 1.814      ;
; 0.931 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.305      ; 1.816      ;
; 0.934 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.317      ; 1.831      ;
; 0.970 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.310      ; 1.860      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                      ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                                                                                    ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 1.137 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.883     ; 0.458      ;
; 1.138 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.879     ; 0.463      ;
; 1.139 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.879     ; 0.464      ;
; 1.141 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.879     ; 0.466      ;
; 1.144 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.882     ; 0.466      ;
; 1.147 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.889     ; 0.462      ;
; 1.158 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.879     ; 0.483      ;
; 1.160 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.884     ; 0.480      ;
; 1.167 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.872     ; 0.499      ;
; 1.171 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.880     ; 0.495      ;
; 1.174 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.882     ; 0.496      ;
; 1.174 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.885     ; 0.493      ;
; 1.178 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.881     ; 0.501      ;
; 1.182 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.882     ; 0.504      ;
; 1.184 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.882     ; 0.506      ;
; 1.186 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.880     ; 0.510      ;
; 1.187 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.504      ;
; 1.190 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.882     ; 0.512      ;
; 1.190 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.881     ; 0.513      ;
; 1.192 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.881     ; 0.515      ;
; 1.192 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.883     ; 0.513      ;
; 1.193 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.888     ; 0.509      ;
; 1.194 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.883     ; 0.515      ;
; 1.197 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.882     ; 0.519      ;
; 1.203 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.882     ; 0.525      ;
; 1.206 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.883     ; 0.527      ;
; 1.207 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.886     ; 0.525      ;
; 1.207 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.890     ; 0.521      ;
; 1.208 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.891     ; 0.521      ;
; 1.209 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.891     ; 0.522      ;
; 1.209 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.890     ; 0.523      ;
; 1.209 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.890     ; 0.523      ;
; 1.215 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.532      ;
; 1.231 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.890     ; 0.545      ;
; 1.236 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.868     ; 0.572      ;
; 1.244 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.891     ; 0.557      ;
; 1.252 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.881     ; 0.575      ;
; 1.260 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.577      ;
; 1.262 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.579      ;
; 1.268 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.874     ; 0.598      ;
; 1.268 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.879     ; 0.593      ;
; 1.272 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.874     ; 0.602      ;
; 1.274 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.874     ; 0.604      ;
; 1.276 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.881     ; 0.599      ;
; 1.278 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.874     ; 0.608      ;
; 1.279 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.874     ; 0.609      ;
; 1.282 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.599      ;
; 1.283 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.879     ; 0.608      ;
; 1.287 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.881     ; 0.610      ;
; 1.289 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.881     ; 0.612      ;
; 1.290 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.881     ; 0.613      ;
; 1.292 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.882     ; 0.614      ;
; 1.299 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.881     ; 0.622      ;
; 1.302 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.619      ;
; 1.303 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.881     ; 0.626      ;
; 1.305 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.881     ; 0.628      ;
; 1.305 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.622      ;
; 1.305 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.879     ; 0.630      ;
; 1.305 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.879     ; 0.630      ;
; 1.306 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.881     ; 0.629      ;
; 1.310 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.881     ; 0.633      ;
; 1.310 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.627      ;
; 1.312 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.883     ; 0.633      ;
; 1.313 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.881     ; 0.636      ;
; 1.316 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.874     ; 0.646      ;
; 1.317 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.868     ; 0.653      ;
; 1.319 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.883     ; 0.640      ;
; 1.320 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.883     ; 0.641      ;
; 1.322 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.874     ; 0.652      ;
; 1.325 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.885     ; 0.644      ;
; 1.325 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.870     ; 0.659      ;
; 1.326 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.881     ; 0.649      ;
; 1.329 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.646      ;
; 1.331 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.873     ; 0.662      ;
; 1.331 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.881     ; 0.654      ;
; 1.331 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.891     ; 0.644      ;
; 1.331 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.890     ; 0.645      ;
; 1.332 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.885     ; 0.651      ;
; 1.333 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.883     ; 0.654      ;
; 1.334 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.881     ; 0.657      ;
; 1.335 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.883     ; 0.656      ;
; 1.336 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.885     ; 0.655      ;
; 1.336 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.878     ; 0.662      ;
; 1.337 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.874     ; 0.667      ;
; 1.337 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.865     ; 0.676      ;
; 1.338 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.874     ; 0.668      ;
; 1.338 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.883     ; 0.659      ;
; 1.339 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.885     ; 0.658      ;
; 1.339 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.883     ; 0.660      ;
; 1.339 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.883     ; 0.660      ;
; 1.339 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.891     ; 0.652      ;
; 1.339 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.890     ; 0.653      ;
; 1.341 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.881     ; 0.664      ;
; 1.341 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.879     ; 0.666      ;
; 1.343 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.883     ; 0.664      ;
; 1.350 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.883     ; 0.671      ;
; 1.351 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.885     ; 0.670      ;
; 1.352 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.885     ; 0.671      ;
; 1.353 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.891     ; 0.666      ;
; 1.354 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.866     ; 0.692      ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                            ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 3.236 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 1.661      ;
; 3.236 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 1.661      ;
; 3.236 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 1.661      ;
; 3.236 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 1.661      ;
; 3.337 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[25] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 1.562      ;
; 3.337 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[17] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 1.562      ;
; 3.337 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[21] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 1.562      ;
; 3.348 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[4]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 1.555      ;
; 3.348 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 1.555      ;
; 3.348 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[3]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 1.555      ;
; 3.348 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[0]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 1.555      ;
; 3.348 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[1]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 1.555      ;
; 3.348 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[2]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 1.555      ;
; 3.348 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[7]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 1.555      ;
; 3.348 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[3]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 1.555      ;
; 3.348 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[5]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 1.555      ;
; 3.348 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[5]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 1.555      ;
; 3.348 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[6]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 1.555      ;
; 3.348 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[6]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 1.555      ;
; 3.348 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[0]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 1.555      ;
; 3.390 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[16] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.086     ; 1.511      ;
; 3.390 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[23] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.086     ; 1.511      ;
; 3.390 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.086     ; 1.511      ;
; 3.390 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.086     ; 1.511      ;
; 3.390 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.086     ; 1.511      ;
; 3.390 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[24] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.086     ; 1.511      ;
; 3.395 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[12]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 1.503      ;
; 3.395 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[7]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 1.503      ;
; 3.395 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[1]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 1.503      ;
; 3.395 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[9]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 1.503      ;
; 3.395 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[4]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 1.503      ;
; 3.395 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[2]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 1.503      ;
; 3.395 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[6]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 1.503      ;
; 3.395 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[5]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 1.503      ;
; 3.395 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[3]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 1.503      ;
; 3.395 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 1.503      ;
; 3.395 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[13]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 1.503      ;
; 3.395 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[8]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 1.503      ;
; 3.395 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[11]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 1.503      ;
; 3.395 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[10]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 1.503      ;
; 3.395 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[0]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 1.503      ;
; 3.395 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 1.503      ;
; 3.413 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 1.487      ;
; 3.413 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[18] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 1.487      ;
; 3.413 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[20] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 1.487      ;
; 3.413 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 1.487      ;
; 3.413 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[15] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 1.487      ;
; 3.413 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[10] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 1.487      ;
; 3.413 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[13] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 1.487      ;
; 3.413 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[12] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 1.487      ;
; 3.413 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[19] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 1.487      ;
; 3.413 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[22] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 1.487      ;
; 3.414 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 1.484      ;
; 3.414 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 1.484      ;
; 3.414 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 1.484      ;
; 3.458 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 1.440      ;
; 3.458 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 1.440      ;
; 3.473 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 1.425      ;
; 3.473 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 1.425      ;
; 3.473 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 1.425      ;
; 3.473 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 1.425      ;
; 3.473 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 1.425      ;
; 3.489 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 1.410      ;
; 3.509 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[7]                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 1.397      ;
; 3.509 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[7]                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 1.397      ;
; 3.509 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[0]                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 1.397      ;
; 3.509 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[0]                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 1.397      ;
; 3.509 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[8]                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 1.397      ;
; 3.509 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[8]                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 1.397      ;
; 3.509 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[16]                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 1.397      ;
; 3.532 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe1                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 1.368      ;
; 3.532 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe3                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 1.368      ;
; 3.532 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe31                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 1.368      ;
; 3.532 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe21                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 1.368      ;
; 3.532 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe2                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 1.368      ;
; 3.532 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|add_sub_dffe1                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 1.368      ;
; 3.532 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe4                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 1.368      ;
; 3.532 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe3                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 1.368      ;
; 3.532 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe31                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 1.368      ;
; 3.532 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe21                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 1.368      ;
; 3.532 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe2                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 1.368      ;
; 3.532 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_sign_dffe1                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 1.368      ;
; 3.542 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[1]                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 1.363      ;
; 3.546 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[14] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 1.358      ;
; 3.546 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[11] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 1.358      ;
; 3.550 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[22]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 1.349      ;
; 3.550 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[20]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 1.349      ;
; 3.550 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[15]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 1.349      ;
; 3.550 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[14]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 1.349      ;
; 3.550 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[21]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 1.349      ;
; 3.553 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 1.346      ;
; 3.553 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 1.346      ;
; 3.553 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 1.346      ;
; 3.553 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 1.346      ;
; 3.553 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 1.346      ;
; 3.553 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 1.346      ;
; 3.553 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 1.346      ;
; 3.554 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|denormal_res_dffe3                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 1.352      ;
; 3.554 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_res_dffe4                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 1.352      ;
; 3.554 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_res_dffe3                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 1.352      ;
+-------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.420 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[1]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.614      ;
; 0.420 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[17]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.614      ;
; 0.420 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[17]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.614      ;
; 0.420 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[1]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.614      ;
; 0.420 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[19]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.614      ;
; 0.420 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[19]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.614      ;
; 0.420 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[13]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.614      ;
; 0.420 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[13]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.614      ;
; 0.420 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[15]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.614      ;
; 0.649 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[11]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.843      ;
; 0.649 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[9]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.843      ;
; 0.649 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[9]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.843      ;
; 0.690 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.989      ;
; 0.690 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a1  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.989      ;
; 0.690 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a2  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.989      ;
; 0.690 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a3  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.989      ;
; 0.690 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a4  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.989      ;
; 0.690 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a5  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.989      ;
; 0.690 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a6  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.989      ;
; 0.690 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a7  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.989      ;
; 0.690 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a8  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.989      ;
; 0.690 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a9  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.989      ;
; 0.690 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a10 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.989      ;
; 0.690 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a11 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.989      ;
; 0.690 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[17]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.882      ;
; 0.690 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[20]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.882      ;
; 0.690 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[19]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.882      ;
; 0.690 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[18]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.882      ;
; 0.690 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_adj_dffe21[1]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.882      ;
; 0.700 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[9]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.893      ;
; 0.700 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|cout_regr                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.893      ;
; 0.700 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[3]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.893      ;
; 0.700 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[8]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.893      ;
; 0.700 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[11]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.893      ;
; 0.700 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[10]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.893      ;
; 0.700 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[4]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.893      ;
; 0.700 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[7]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.893      ;
; 0.700 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[2]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.893      ;
; 0.700 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[0]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.893      ;
; 0.700 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[1]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.893      ;
; 0.700 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[5]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.893      ;
; 0.700 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[12]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.893      ;
; 0.700 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[13]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.893      ;
; 0.700 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[6]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.893      ;
; 0.703 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[12]                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.895      ;
; 0.703 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[3]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.895      ;
; 0.703 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[0]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.895      ;
; 0.703 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[11]                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.895      ;
; 0.703 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[6]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.895      ;
; 0.703 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[2]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.895      ;
; 0.703 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[10]                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.895      ;
; 0.703 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[5]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.895      ;
; 0.703 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[4]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.895      ;
; 0.703 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[9]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.895      ;
; 0.703 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[8]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.895      ;
; 0.703 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[7]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.895      ;
; 0.703 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[1]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.895      ;
; 0.704 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.996      ;
; 0.704 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a1  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.996      ;
; 0.704 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a2  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.996      ;
; 0.704 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a3  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.996      ;
; 0.704 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a4  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.996      ;
; 0.704 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a5  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.996      ;
; 0.704 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a6  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.996      ;
; 0.704 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a7  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.996      ;
; 0.704 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a8  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.996      ;
; 0.704 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a9  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.996      ;
; 0.704 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a10 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.996      ;
; 0.704 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a11 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.996      ;
; 0.704 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|cout_regr                                                   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.895      ;
; 0.704 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe4                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.895      ;
; 0.704 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe3                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.895      ;
; 0.704 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe31                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.895      ;
; 0.704 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe21                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.895      ;
; 0.704 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sticky_bit_dffe2                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.895      ;
; 0.704 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[9]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.895      ;
; 0.704 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[3]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.895      ;
; 0.704 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[8]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.895      ;
; 0.704 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[24]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.895      ;
; 0.704 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[25]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.895      ;
; 0.704 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[11]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.895      ;
; 0.704 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[10]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.895      ;
; 0.704 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[4]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.895      ;
; 0.704 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[7]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.895      ;
; 0.704 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[2]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.895      ;
; 0.704 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[0]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.895      ;
; 0.704 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[1]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.895      ;
; 0.704 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[5]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.895      ;
; 0.704 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[12]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.895      ;
; 0.704 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[13]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.895      ;
; 0.704 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[6]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.895      ;
; 0.704 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[23]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.895      ;
; 0.704 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[22]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.895      ;
; 0.704 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[21]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.895      ;
; 0.780 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[12]                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.972      ;
; 0.780 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[3]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.972      ;
; 0.780 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[0]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.972      ;
; 0.780 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[11]                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.972      ;
; 0.780 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[6]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.972      ;
; 0.780 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[2]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.972      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 116
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 5.768 ns




+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+---------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                             ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                  ; -9.014    ; 0.158 ; 1.206    ; 0.420   ; -3.000              ;
;  BUT_1                                            ; -1.052    ; 0.187 ; N/A      ; N/A     ; -3.000              ;
;  BUT_2                                            ; -0.621    ; 0.187 ; N/A      ; N/A     ; -3.000              ;
;  Block1:BlockU1|ADSR:ADSR_inst|EN                 ; -4.262    ; 0.675 ; N/A      ; N/A     ; 0.264               ;
;  Block1:BlockU2|ADSR:ADSR_inst|EN                 ; -4.062    ; 0.734 ; N/A      ; N/A     ; 0.339               ;
;  C                                                ; 0.076     ; 0.186 ; N/A      ; N/A     ; 9.433               ;
;  UPLL|altpll_component|auto_generated|pll1|clk[0] ; -9.014    ; 0.158 ; 1.206    ; 0.420   ; 0.799               ;
;  UPLL|altpll_component|auto_generated|pll1|clk[1] ; -1.846    ; 1.137 ; N/A      ; N/A     ; -1.701              ;
;  UPLL|altpll_component|auto_generated|pll1|clk[2] ; -3.304    ; 0.179 ; N/A      ; N/A     ; 49.664              ;
; Design-wide TNS                                   ; -3952.779 ; 0.0   ; 0.0      ; 0.0     ; -36.821             ;
;  BUT_1                                            ; -2.303    ; 0.000 ; N/A      ; N/A     ; -8.948              ;
;  BUT_2                                            ; -1.374    ; 0.000 ; N/A      ; N/A     ; -7.461              ;
;  Block1:BlockU1|ADSR:ADSR_inst|EN                 ; -107.436  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  Block1:BlockU2|ADSR:ADSR_inst|EN                 ; -100.471  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  C                                                ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  UPLL|altpll_component|auto_generated|pll1|clk[0] ; -3504.549 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  UPLL|altpll_component|auto_generated|pll1|clk[1] ; -20.640   ; 0.000 ; N/A      ; N/A     ; -20.412             ;
;  UPLL|altpll_component|auto_generated|pll1|clk[2] ; -222.678  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+-----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SIGNAL_OUT[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; BUT_3                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; C                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; R                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BUT_2                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BUT_1                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RX                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SIGNAL_OUT[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SIGNAL_OUT[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SIGNAL_OUT[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SIGNAL_OUT[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SIGNAL_OUT[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SIGNAL_OUT[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SIGNAL_OUT[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SIGNAL_OUT[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SIGNAL_OUT[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SIGNAL_OUT[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SIGNAL_OUT[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; 0        ; 0        ; 32       ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; 0        ; 0        ; 32       ; 0        ;
; BUT_1                                            ; BUT_1                                            ; 12       ; 0        ; 0        ; 0        ;
; BUT_2                                            ; BUT_2                                            ; 8        ; 0        ; 0        ; 0        ;
; C                                                ; C                                                ; 1727     ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C                                                ; 1026     ; 0        ; 0        ; 0        ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 1376     ; 0        ; 0        ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 1376     ; 0        ; 0        ;
; BUT_1                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1406     ; 0        ; 0        ; 0        ;
; BUT_2                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 70       ; 0        ; 0        ; 0        ;
; C                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 131      ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 300523   ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 24       ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 248750   ; 0        ; 0        ; 0        ;
; C                                                ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 144      ; 0        ; 0        ; 0        ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0        ; 32       ; 0        ; 0        ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0        ; 32       ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 7368     ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 8912     ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; 0        ; 0        ; 32       ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; 0        ; 0        ; 32       ; 0        ;
; BUT_1                                            ; BUT_1                                            ; 12       ; 0        ; 0        ; 0        ;
; BUT_2                                            ; BUT_2                                            ; 8        ; 0        ; 0        ; 0        ;
; C                                                ; C                                                ; 1727     ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C                                                ; 1026     ; 0        ; 0        ; 0        ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 1376     ; 0        ; 0        ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 1376     ; 0        ; 0        ;
; BUT_1                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1406     ; 0        ; 0        ; 0        ;
; BUT_2                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 70       ; 0        ; 0        ; 0        ;
; C                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 131      ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 300523   ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 24       ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 248750   ; 0        ; 0        ; 0        ;
; C                                                ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 144      ; 0        ; 0        ; 0        ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0        ; 32       ; 0        ; 0        ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0        ; 32       ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 7368     ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 8912     ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                              ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 24       ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 678      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                               ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 24       ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 678      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 14    ; 14   ;
; Unconstrained Input Port Paths  ; 1076  ; 1076 ;
; Unconstrained Output Ports      ; 13    ; 13   ;
; Unconstrained Output Port Paths ; 180   ; 180  ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                          ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; Target                                           ; Clock                                            ; Type      ; Status      ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; BUT_1                                            ; BUT_1                                            ; Base      ; Constrained ;
; BUT_2                                            ; BUT_2                                            ; Base      ; Constrained ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; Base      ; Constrained ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; Base      ; Constrained ;
; C                                                ; C                                                ; Base      ; Constrained ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; R          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RX         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; SIGNAL_OUT[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; R          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RX         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; SIGNAL_OUT[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri May 10 09:29:25 2019
Info: Command: quartus_sta Generator -c Generator
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 66 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Generator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name C C
    Info (332110): create_generated_clock -source {UPLL|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {UPLL|altpll_component|auto_generated|pll1|clk[0]} {UPLL|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {UPLL|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 8 -duty_cycle 50.00 -name {UPLL|altpll_component|auto_generated|pll1|clk[1]} {UPLL|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {UPLL|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {UPLL|altpll_component|auto_generated|pll1|clk[2]} {UPLL|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Block1:BlockU1|ADSR:ADSR_inst|EN Block1:BlockU1|ADSR:ADSR_inst|EN
    Info (332105): create_clock -period 1.000 -name Block1:BlockU2|ADSR:ADSR_inst|EN Block1:BlockU2|ADSR:ADSR_inst|EN
    Info (332105): create_clock -period 1.000 -name BUT_1 BUT_1
    Info (332105): create_clock -period 1.000 -name BUT_2 BUT_2
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -9.014
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.014           -3504.549 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.184            -103.550 Block1:BlockU1|ADSR:ADSR_inst|EN 
    Info (332119):    -3.973             -97.685 Block1:BlockU2|ADSR:ADSR_inst|EN 
    Info (332119):    -3.304            -222.678 UPLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -1.846             -20.640 UPLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -1.052              -2.303 BUT_1 
    Info (332119):    -0.621              -1.374 BUT_2 
    Info (332119):     0.076               0.000 C 
Info (332146): Worst-case hold slack is 0.433
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.433               0.000 UPLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.451               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.453               0.000 BUT_1 
    Info (332119):     0.454               0.000 BUT_2 
    Info (332119):     0.454               0.000 C 
    Info (332119):     1.480               0.000 Block1:BlockU1|ADSR:ADSR_inst|EN 
    Info (332119):     1.555               0.000 Block1:BlockU2|ADSR:ADSR_inst|EN 
    Info (332119):     2.512               0.000 UPLL|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 1.206
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.206               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.006
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.006               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -8.948 BUT_1 
    Info (332119):    -3.000              -7.461 BUT_2 
    Info (332119):    -1.701             -20.412 UPLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.351               0.000 Block1:BlockU1|ADSR:ADSR_inst|EN 
    Info (332119):     0.399               0.000 Block1:BlockU2|ADSR:ADSR_inst|EN 
    Info (332119):     0.799               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.783               0.000 C 
    Info (332119):    49.691               0.000 UPLL|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 116 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -8.115
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.115           -2958.724 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.262            -107.436 Block1:BlockU1|ADSR:ADSR_inst|EN 
    Info (332119):    -4.062            -100.471 Block1:BlockU2|ADSR:ADSR_inst|EN 
    Info (332119):    -2.798            -172.809 UPLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -1.465             -16.126 UPLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.867              -1.854 BUT_1 
    Info (332119):    -0.474              -0.947 BUT_2 
    Info (332119):     0.090               0.000 C 
Info (332146): Worst-case hold slack is 0.383
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.383               0.000 UPLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.400               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.401               0.000 BUT_1 
    Info (332119):     0.402               0.000 C 
    Info (332119):     0.403               0.000 BUT_2 
    Info (332119):     1.502               0.000 Block1:BlockU1|ADSR:ADSR_inst|EN 
    Info (332119):     1.569               0.000 Block1:BlockU2|ADSR:ADSR_inst|EN 
    Info (332119):     2.193               0.000 UPLL|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 1.412
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.412               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.919
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.919               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -8.948 BUT_1 
    Info (332119):    -3.000              -7.461 BUT_2 
    Info (332119):    -1.701             -20.412 UPLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.264               0.000 Block1:BlockU1|ADSR:ADSR_inst|EN 
    Info (332119):     0.339               0.000 Block1:BlockU2|ADSR:ADSR_inst|EN 
    Info (332119):     0.799               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.773               0.000 C 
    Info (332119):    49.664               0.000 UPLL|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 116 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.904
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.904            -969.921 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.633             -36.974 Block1:BlockU1|ADSR:ADSR_inst|EN 
    Info (332119):    -1.508             -35.202 Block1:BlockU2|ADSR:ADSR_inst|EN 
    Info (332119):    -1.441             -71.682 UPLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.122               0.000 BUT_1 
    Info (332119):     0.295               0.000 BUT_2 
    Info (332119):     0.308               0.000 UPLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.774               0.000 C 
Info (332146): Worst-case hold slack is 0.158
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.158               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.179               0.000 UPLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.186               0.000 C 
    Info (332119):     0.187               0.000 BUT_1 
    Info (332119):     0.187               0.000 BUT_2 
    Info (332119):     0.675               0.000 Block1:BlockU1|ADSR:ADSR_inst|EN 
    Info (332119):     0.734               0.000 Block1:BlockU2|ADSR:ADSR_inst|EN 
    Info (332119):     1.137               0.000 UPLL|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 3.236
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.236               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.420
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.420               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -7.260 BUT_1 
    Info (332119):    -3.000              -6.192 BUT_2 
    Info (332119):     0.398               0.000 Block1:BlockU1|ADSR:ADSR_inst|EN 
    Info (332119):     0.426               0.000 Block1:BlockU2|ADSR:ADSR_inst|EN 
    Info (332119):     0.500               0.000 UPLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.232               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.433               0.000 C 
    Info (332119):    49.769               0.000 UPLL|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 116 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 116
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 5.768 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4807 megabytes
    Info: Processing ended: Fri May 10 09:29:33 2019
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:07


