|claptonver1
clkin => clkin.IN2
reset => _.IN1
reset => _.IN1
reset => _.IN1
exec => _.IN1
externalinput[0] => _.IN1
externalinput[1] => _.IN1
externalinput[2] => _.IN1
externalinput[3] => _.IN1
externalinput[4] => _.IN1
externalinput[5] => _.IN1
externalinput[6] => _.IN1
externalinput[7] => _.IN1
externalinput[8] => _.IN1
externalinput[9] => _.IN1
externalinput[10] => _.IN1
externalinput[11] => _.IN1
externalinput[12] => _.IN1
externalinput[13] => _.IN1
externalinput[14] => _.IN1
externalinput[15] => _.IN1
writedataM[0] <= writedataM[0].DB_MAX_OUTPUT_PORT_TYPE
writedataM[1] <= writedataM[1].DB_MAX_OUTPUT_PORT_TYPE
writedataM[2] <= writedataM[2].DB_MAX_OUTPUT_PORT_TYPE
writedataM[3] <= writedataM[3].DB_MAX_OUTPUT_PORT_TYPE
writedataM[4] <= writedataM[4].DB_MAX_OUTPUT_PORT_TYPE
writedataM[5] <= writedataM[5].DB_MAX_OUTPUT_PORT_TYPE
writedataM[6] <= writedataM[6].DB_MAX_OUTPUT_PORT_TYPE
writedataM[7] <= writedataM[7].DB_MAX_OUTPUT_PORT_TYPE
writedataM[8] <= writedataM[8].DB_MAX_OUTPUT_PORT_TYPE
writedataM[9] <= writedataM[9].DB_MAX_OUTPUT_PORT_TYPE
writedataM[10] <= writedataM[10].DB_MAX_OUTPUT_PORT_TYPE
writedataM[11] <= writedataM[11].DB_MAX_OUTPUT_PORT_TYPE
writedataM[12] <= writedataM[12].DB_MAX_OUTPUT_PORT_TYPE
writedataM[13] <= writedataM[13].DB_MAX_OUTPUT_PORT_TYPE
writedataM[14] <= writedataM[14].DB_MAX_OUTPUT_PORT_TYPE
writedataM[15] <= writedataM[15].DB_MAX_OUTPUT_PORT_TYPE
readdataM[0] <= readdataM[0].DB_MAX_OUTPUT_PORT_TYPE
readdataM[1] <= readdataM[1].DB_MAX_OUTPUT_PORT_TYPE
readdataM[2] <= readdataM[2].DB_MAX_OUTPUT_PORT_TYPE
readdataM[3] <= readdataM[3].DB_MAX_OUTPUT_PORT_TYPE
readdataM[4] <= readdataM[4].DB_MAX_OUTPUT_PORT_TYPE
readdataM[5] <= readdataM[5].DB_MAX_OUTPUT_PORT_TYPE
readdataM[6] <= readdataM[6].DB_MAX_OUTPUT_PORT_TYPE
readdataM[7] <= readdataM[7].DB_MAX_OUTPUT_PORT_TYPE
readdataM[8] <= readdataM[8].DB_MAX_OUTPUT_PORT_TYPE
readdataM[9] <= readdataM[9].DB_MAX_OUTPUT_PORT_TYPE
readdataM[10] <= readdataM[10].DB_MAX_OUTPUT_PORT_TYPE
readdataM[11] <= readdataM[11].DB_MAX_OUTPUT_PORT_TYPE
readdataM[12] <= readdataM[12].DB_MAX_OUTPUT_PORT_TYPE
readdataM[13] <= readdataM[13].DB_MAX_OUTPUT_PORT_TYPE
readdataM[14] <= readdataM[14].DB_MAX_OUTPUT_PORT_TYPE
readdataM[15] <= readdataM[15].DB_MAX_OUTPUT_PORT_TYPE
regdminM[0] <= regdminM[0].DB_MAX_OUTPUT_PORT_TYPE
regdminM[1] <= regdminM[1].DB_MAX_OUTPUT_PORT_TYPE
regdminM[2] <= regdminM[2].DB_MAX_OUTPUT_PORT_TYPE
regdminM[3] <= regdminM[3].DB_MAX_OUTPUT_PORT_TYPE
regdminM[4] <= regdminM[4].DB_MAX_OUTPUT_PORT_TYPE
regdminM[5] <= regdminM[5].DB_MAX_OUTPUT_PORT_TYPE
regdminM[6] <= regdminM[6].DB_MAX_OUTPUT_PORT_TYPE
regdminM[7] <= regdminM[7].DB_MAX_OUTPUT_PORT_TYPE
regdminM[8] <= regdminM[8].DB_MAX_OUTPUT_PORT_TYPE
regdminM[9] <= regdminM[9].DB_MAX_OUTPUT_PORT_TYPE
regdminM[10] <= regdminM[10].DB_MAX_OUTPUT_PORT_TYPE
regdminM[11] <= regdminM[11].DB_MAX_OUTPUT_PORT_TYPE
regdminM[12] <= processor:proc.port8
regdminM[13] <= processor:proc.port8
regdminM[14] <= processor:proc.port8
regdminM[15] <= processor:proc.port8
pc[0] <= pc[0].DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= pc[1].DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= pc[2].DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= pc[3].DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= pc[4].DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= pc[5].DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= pc[6].DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= pc[7].DB_MAX_OUTPUT_PORT_TYPE
pc[8] <= pc[8].DB_MAX_OUTPUT_PORT_TYPE
pc[9] <= pc[9].DB_MAX_OUTPUT_PORT_TYPE
pc[10] <= pc[10].DB_MAX_OUTPUT_PORT_TYPE
pc[11] <= pc[11].DB_MAX_OUTPUT_PORT_TYPE
pc[12] <= pc[12].DB_MAX_OUTPUT_PORT_TYPE
pc[13] <= pc[13].DB_MAX_OUTPUT_PORT_TYPE
pc[14] <= pc[14].DB_MAX_OUTPUT_PORT_TYPE
pc[15] <= pc[15].DB_MAX_OUTPUT_PORT_TYPE
instrF[0] <= instrF[0].DB_MAX_OUTPUT_PORT_TYPE
instrF[1] <= instrF[1].DB_MAX_OUTPUT_PORT_TYPE
instrF[2] <= instrF[2].DB_MAX_OUTPUT_PORT_TYPE
instrF[3] <= instrF[3].DB_MAX_OUTPUT_PORT_TYPE
instrF[4] <= instrF[4].DB_MAX_OUTPUT_PORT_TYPE
instrF[5] <= instrF[5].DB_MAX_OUTPUT_PORT_TYPE
instrF[6] <= instrF[6].DB_MAX_OUTPUT_PORT_TYPE
instrF[7] <= instrF[7].DB_MAX_OUTPUT_PORT_TYPE
instrF[8] <= instrF[8].DB_MAX_OUTPUT_PORT_TYPE
instrF[9] <= instrF[9].DB_MAX_OUTPUT_PORT_TYPE
instrF[10] <= instrF[10].DB_MAX_OUTPUT_PORT_TYPE
instrF[11] <= instrF[11].DB_MAX_OUTPUT_PORT_TYPE
instrF[12] <= instrF[12].DB_MAX_OUTPUT_PORT_TYPE
instrF[13] <= instrF[13].DB_MAX_OUTPUT_PORT_TYPE
instrF[14] <= instrF[14].DB_MAX_OUTPUT_PORT_TYPE
instrF[15] <= instrF[15].DB_MAX_OUTPUT_PORT_TYPE
instrD[0] <= processor:proc.port6
instrD[1] <= processor:proc.port6
instrD[2] <= processor:proc.port6
instrD[3] <= processor:proc.port6
instrD[4] <= processor:proc.port6
instrD[5] <= processor:proc.port6
instrD[6] <= processor:proc.port6
instrD[7] <= processor:proc.port6
instrD[8] <= processor:proc.port6
instrD[9] <= processor:proc.port6
instrD[10] <= processor:proc.port6
instrD[11] <= processor:proc.port6
instrD[12] <= processor:proc.port6
instrD[13] <= processor:proc.port6
instrD[14] <= processor:proc.port6
instrD[15] <= processor:proc.port6
memwrite <= memwrite.DB_MAX_OUTPUT_PORT_TYPE
haltW <= processor:proc.port13
stallF <= processor:proc.port14
pcsrcD <= processor:proc.port15
memtoregE <= processor:proc.port16
rsD[0] <= processor:proc.port17
rsD[1] <= processor:proc.port17
rsD[2] <= processor:proc.port17
rdD[0] <= processor:proc.port18
rdD[1] <= processor:proc.port18
rdD[2] <= processor:proc.port18
writeregE[0] <= processor:proc.port19
writeregE[1] <= processor:proc.port19
writeregE[2] <= processor:proc.port19
selecter1 <= <VCC>
resultW[0] <= processor:proc.port24
resultW[1] <= processor:proc.port24
resultW[2] <= processor:proc.port24
resultW[3] <= processor:proc.port24
resultW[4] <= processor:proc.port24
resultW[5] <= processor:proc.port24
resultW[6] <= processor:proc.port24
resultW[7] <= processor:proc.port24
resultW[8] <= processor:proc.port24
resultW[9] <= processor:proc.port24
resultW[10] <= processor:proc.port24
resultW[11] <= processor:proc.port24
resultW[12] <= processor:proc.port24
resultW[13] <= processor:proc.port24
resultW[14] <= processor:proc.port24
resultW[15] <= processor:proc.port24
inM <= processor:proc.port22
outW <= processor:proc.port23
cycle[0] <= cyclecounter:cyclecount.port2
cycle[1] <= cyclecounter:cyclecount.port2
cycle[2] <= cyclecounter:cyclecount.port2
cycle[3] <= cyclecounter:cyclecount.port2
cycle[4] <= cyclecounter:cyclecount.port2
cycle[5] <= cyclecounter:cyclecount.port2
cycle[6] <= cyclecounter:cyclecount.port2
cycle[7] <= cyclecounter:cyclecount.port2
cycle[8] <= cyclecounter:cyclecount.port2
cycle[9] <= cyclecounter:cyclecount.port2
cycle[10] <= cyclecounter:cyclecount.port2
cycle[11] <= cyclecounter:cyclecount.port2
cycle[12] <= cyclecounter:cyclecount.port2
cycle[13] <= cyclecounter:cyclecount.port2
cycle[14] <= cyclecounter:cyclecount.port2
cycle[15] <= cyclecounter:cyclecount.port2
cycle[16] <= cyclecounter:cyclecount.port2
cycle[17] <= cyclecounter:cyclecount.port2
cycle[18] <= cyclecounter:cyclecount.port2
cycle[19] <= cyclecounter:cyclecount.port2
cycle[20] <= cyclecounter:cyclecount.port2
cycle[21] <= cyclecounter:cyclecount.port2
cycle[22] <= cyclecounter:cyclecount.port2
cycle[23] <= cyclecounter:cyclecount.port2
cycle[24] <= cyclecounter:cyclecount.port2
cycle[25] <= cyclecounter:cyclecount.port2
cycle[26] <= cyclecounter:cyclecount.port2
cycle[27] <= cyclecounter:cyclecount.port2
cycle[28] <= cyclecounter:cyclecount.port2
cycle[29] <= cyclecounter:cyclecount.port2
cycle[30] <= cyclecounter:cyclecount.port2
cycle[31] <= cyclecounter:cyclecount.port2


|claptonver1|cyclecounter:cyclecount
clock => cycle[0]~reg0.CLK
clock => cycle[1]~reg0.CLK
clock => cycle[2]~reg0.CLK
clock => cycle[3]~reg0.CLK
clock => cycle[4]~reg0.CLK
clock => cycle[5]~reg0.CLK
clock => cycle[6]~reg0.CLK
clock => cycle[7]~reg0.CLK
clock => cycle[8]~reg0.CLK
clock => cycle[9]~reg0.CLK
clock => cycle[10]~reg0.CLK
clock => cycle[11]~reg0.CLK
clock => cycle[12]~reg0.CLK
clock => cycle[13]~reg0.CLK
clock => cycle[14]~reg0.CLK
clock => cycle[15]~reg0.CLK
clock => cycle[16]~reg0.CLK
clock => cycle[17]~reg0.CLK
clock => cycle[18]~reg0.CLK
clock => cycle[19]~reg0.CLK
clock => cycle[20]~reg0.CLK
clock => cycle[21]~reg0.CLK
clock => cycle[22]~reg0.CLK
clock => cycle[23]~reg0.CLK
clock => cycle[24]~reg0.CLK
clock => cycle[25]~reg0.CLK
clock => cycle[26]~reg0.CLK
clock => cycle[27]~reg0.CLK
clock => cycle[28]~reg0.CLK
clock => cycle[29]~reg0.CLK
clock => cycle[30]~reg0.CLK
clock => cycle[31]~reg0.CLK
reset => cycle[0]~reg0.ACLR
reset => cycle[1]~reg0.ACLR
reset => cycle[2]~reg0.ACLR
reset => cycle[3]~reg0.ACLR
reset => cycle[4]~reg0.ACLR
reset => cycle[5]~reg0.ACLR
reset => cycle[6]~reg0.ACLR
reset => cycle[7]~reg0.ACLR
reset => cycle[8]~reg0.ACLR
reset => cycle[9]~reg0.ACLR
reset => cycle[10]~reg0.ACLR
reset => cycle[11]~reg0.ACLR
reset => cycle[12]~reg0.ACLR
reset => cycle[13]~reg0.ACLR
reset => cycle[14]~reg0.ACLR
reset => cycle[15]~reg0.ACLR
reset => cycle[16]~reg0.ACLR
reset => cycle[17]~reg0.ACLR
reset => cycle[18]~reg0.ACLR
reset => cycle[19]~reg0.ACLR
reset => cycle[20]~reg0.ACLR
reset => cycle[21]~reg0.ACLR
reset => cycle[22]~reg0.ACLR
reset => cycle[23]~reg0.ACLR
reset => cycle[24]~reg0.ACLR
reset => cycle[25]~reg0.ACLR
reset => cycle[26]~reg0.ACLR
reset => cycle[27]~reg0.ACLR
reset => cycle[28]~reg0.ACLR
reset => cycle[29]~reg0.ACLR
reset => cycle[30]~reg0.ACLR
reset => cycle[31]~reg0.ACLR
cycle[0] <= cycle[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle[1] <= cycle[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle[2] <= cycle[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle[3] <= cycle[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle[4] <= cycle[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle[5] <= cycle[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle[6] <= cycle[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle[7] <= cycle[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle[8] <= cycle[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle[9] <= cycle[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle[10] <= cycle[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle[11] <= cycle[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle[12] <= cycle[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle[13] <= cycle[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle[14] <= cycle[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle[15] <= cycle[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle[16] <= cycle[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle[17] <= cycle[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle[18] <= cycle[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle[19] <= cycle[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle[20] <= cycle[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle[21] <= cycle[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle[22] <= cycle[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle[23] <= cycle[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle[24] <= cycle[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle[25] <= cycle[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle[26] <= cycle[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle[27] <= cycle[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle[28] <= cycle[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle[29] <= cycle[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle[30] <= cycle[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle[31] <= cycle[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|claptonver1|chat:chatremove
clock => out~reg0.CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
reset => counter[0].ACLR
reset => counter[1].ACLR
reset => counter[2].ACLR
reset => counter[3].ACLR
reset => counter[4].ACLR
in => out~reg0.DATAIN
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|claptonver1|switch:sw
sw_in => flag.CLK
out <= flag.DB_MAX_OUTPUT_PORT_TYPE


|claptonver1|pllclk:pllclk_inst
inclk0 => sub_wire5[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk


|claptonver1|pllclk:pllclk_inst|altpll:altpll_component
inclk[0] => pllclk_altpll:auto_generated.inclk[0]
inclk[1] => pllclk_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|claptonver1|pllclk:pllclk_inst|altpll:altpll_component|pllclk_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|claptonver1|processor:proc
regclock => regclock.IN1
clk => clk.IN6
reset => reset.IN7
externalinput[0] => externalinput[0].IN1
externalinput[1] => externalinput[1].IN1
externalinput[2] => externalinput[2].IN1
externalinput[3] => externalinput[3].IN1
externalinput[4] => externalinput[4].IN1
externalinput[5] => externalinput[5].IN1
externalinput[6] => externalinput[6].IN1
externalinput[7] => externalinput[7].IN1
externalinput[8] => externalinput[8].IN1
externalinput[9] => externalinput[9].IN1
externalinput[10] => externalinput[10].IN1
externalinput[11] => externalinput[11].IN1
externalinput[12] => externalinput[12].IN1
externalinput[13] => externalinput[13].IN1
externalinput[14] => externalinput[14].IN1
externalinput[15] => externalinput[15].IN1
pcF[0] <= pcF[0].DB_MAX_OUTPUT_PORT_TYPE
pcF[1] <= pcF[1].DB_MAX_OUTPUT_PORT_TYPE
pcF[2] <= pcF[2].DB_MAX_OUTPUT_PORT_TYPE
pcF[3] <= pcF[3].DB_MAX_OUTPUT_PORT_TYPE
pcF[4] <= pcF[4].DB_MAX_OUTPUT_PORT_TYPE
pcF[5] <= pcF[5].DB_MAX_OUTPUT_PORT_TYPE
pcF[6] <= pcF[6].DB_MAX_OUTPUT_PORT_TYPE
pcF[7] <= pcF[7].DB_MAX_OUTPUT_PORT_TYPE
pcF[8] <= pcF[8].DB_MAX_OUTPUT_PORT_TYPE
pcF[9] <= pcF[9].DB_MAX_OUTPUT_PORT_TYPE
pcF[10] <= pcF[10].DB_MAX_OUTPUT_PORT_TYPE
pcF[11] <= pcF[11].DB_MAX_OUTPUT_PORT_TYPE
pcF[12] <= pcF[12].DB_MAX_OUTPUT_PORT_TYPE
pcF[13] <= pcF[13].DB_MAX_OUTPUT_PORT_TYPE
pcF[14] <= pcF[14].DB_MAX_OUTPUT_PORT_TYPE
pcF[15] <= pcF[15].DB_MAX_OUTPUT_PORT_TYPE
instrF[0] => instrF[0].IN1
instrF[1] => instrF[1].IN1
instrF[2] => instrF[2].IN1
instrF[3] => instrF[3].IN1
instrF[4] => instrF[4].IN1
instrF[5] => instrF[5].IN1
instrF[6] => instrF[6].IN1
instrF[7] => instrF[7].IN1
instrF[8] => instrF[8].IN1
instrF[9] => instrF[9].IN1
instrF[10] => instrF[10].IN1
instrF[11] => instrF[11].IN1
instrF[12] => instrF[12].IN1
instrF[13] => instrF[13].IN1
instrF[14] => instrF[14].IN1
instrF[15] => instrF[15].IN1
instrD[0] <= instrD[0].DB_MAX_OUTPUT_PORT_TYPE
instrD[1] <= instrD[1].DB_MAX_OUTPUT_PORT_TYPE
instrD[2] <= instrD[2].DB_MAX_OUTPUT_PORT_TYPE
instrD[3] <= instrD[3].DB_MAX_OUTPUT_PORT_TYPE
instrD[4] <= instrD[4].DB_MAX_OUTPUT_PORT_TYPE
instrD[5] <= instrD[5].DB_MAX_OUTPUT_PORT_TYPE
instrD[6] <= instrD[6].DB_MAX_OUTPUT_PORT_TYPE
instrD[7] <= instrD[7].DB_MAX_OUTPUT_PORT_TYPE
instrD[8] <= instrD[8].DB_MAX_OUTPUT_PORT_TYPE
instrD[9] <= instrD[9].DB_MAX_OUTPUT_PORT_TYPE
instrD[10] <= instrD[10].DB_MAX_OUTPUT_PORT_TYPE
instrD[11] <= instrD[11].DB_MAX_OUTPUT_PORT_TYPE
instrD[12] <= instrD[12].DB_MAX_OUTPUT_PORT_TYPE
instrD[13] <= instrD[13].DB_MAX_OUTPUT_PORT_TYPE
instrD[14] <= instrD[14].DB_MAX_OUTPUT_PORT_TYPE
instrD[15] <= instrD[15].DB_MAX_OUTPUT_PORT_TYPE
memwriteM <= flopr:EXMEM.port3
regdminM[0] <= regdminM[0].DB_MAX_OUTPUT_PORT_TYPE
regdminM[1] <= regdminM[1].DB_MAX_OUTPUT_PORT_TYPE
regdminM[2] <= regdminM[2].DB_MAX_OUTPUT_PORT_TYPE
regdminM[3] <= regdminM[3].DB_MAX_OUTPUT_PORT_TYPE
regdminM[4] <= regdminM[4].DB_MAX_OUTPUT_PORT_TYPE
regdminM[5] <= regdminM[5].DB_MAX_OUTPUT_PORT_TYPE
regdminM[6] <= regdminM[6].DB_MAX_OUTPUT_PORT_TYPE
regdminM[7] <= regdminM[7].DB_MAX_OUTPUT_PORT_TYPE
regdminM[8] <= regdminM[8].DB_MAX_OUTPUT_PORT_TYPE
regdminM[9] <= regdminM[9].DB_MAX_OUTPUT_PORT_TYPE
regdminM[10] <= regdminM[10].DB_MAX_OUTPUT_PORT_TYPE
regdminM[11] <= regdminM[11].DB_MAX_OUTPUT_PORT_TYPE
regdminM[12] <= regdminM[12].DB_MAX_OUTPUT_PORT_TYPE
regdminM[13] <= regdminM[13].DB_MAX_OUTPUT_PORT_TYPE
regdminM[14] <= regdminM[14].DB_MAX_OUTPUT_PORT_TYPE
regdminM[15] <= regdminM[15].DB_MAX_OUTPUT_PORT_TYPE
writedataM[0] <= flopr:EXMEM.port3
writedataM[1] <= flopr:EXMEM.port3
writedataM[2] <= flopr:EXMEM.port3
writedataM[3] <= flopr:EXMEM.port3
writedataM[4] <= flopr:EXMEM.port3
writedataM[5] <= flopr:EXMEM.port3
writedataM[6] <= flopr:EXMEM.port3
writedataM[7] <= flopr:EXMEM.port3
writedataM[8] <= flopr:EXMEM.port3
writedataM[9] <= flopr:EXMEM.port3
writedataM[10] <= flopr:EXMEM.port3
writedataM[11] <= flopr:EXMEM.port3
writedataM[12] <= flopr:EXMEM.port3
writedataM[13] <= flopr:EXMEM.port3
writedataM[14] <= flopr:EXMEM.port3
writedataM[15] <= flopr:EXMEM.port3
readdataM[0] => MEMWBin1[3].IN1
readdataM[1] => MEMWBin1[4].IN1
readdataM[2] => MEMWBin1[5].IN1
readdataM[3] => MEMWBin1[6].IN1
readdataM[4] => MEMWBin1[7].IN1
readdataM[5] => MEMWBin1[8].IN1
readdataM[6] => MEMWBin1[9].IN1
readdataM[7] => MEMWBin1[10].IN1
readdataM[8] => MEMWBin1[11].IN1
readdataM[9] => MEMWBin1[12].IN1
readdataM[10] => MEMWBin1[13].IN1
readdataM[11] => MEMWBin1[14].IN1
readdataM[12] => MEMWBin1[15].IN1
readdataM[13] => MEMWBin1[16].IN1
readdataM[14] => MEMWBin1[17].IN1
readdataM[15] => MEMWBin1[18].IN1
aluaE[0] <= aluaE[0].DB_MAX_OUTPUT_PORT_TYPE
aluaE[1] <= aluaE[1].DB_MAX_OUTPUT_PORT_TYPE
aluaE[2] <= aluaE[2].DB_MAX_OUTPUT_PORT_TYPE
aluaE[3] <= aluaE[3].DB_MAX_OUTPUT_PORT_TYPE
aluaE[4] <= aluaE[4].DB_MAX_OUTPUT_PORT_TYPE
aluaE[5] <= aluaE[5].DB_MAX_OUTPUT_PORT_TYPE
aluaE[6] <= aluaE[6].DB_MAX_OUTPUT_PORT_TYPE
aluaE[7] <= aluaE[7].DB_MAX_OUTPUT_PORT_TYPE
aluaE[8] <= aluaE[8].DB_MAX_OUTPUT_PORT_TYPE
aluaE[9] <= aluaE[9].DB_MAX_OUTPUT_PORT_TYPE
aluaE[10] <= aluaE[10].DB_MAX_OUTPUT_PORT_TYPE
aluaE[11] <= aluaE[11].DB_MAX_OUTPUT_PORT_TYPE
aluaE[12] <= aluaE[12].DB_MAX_OUTPUT_PORT_TYPE
aluaE[13] <= aluaE[13].DB_MAX_OUTPUT_PORT_TYPE
aluaE[14] <= aluaE[14].DB_MAX_OUTPUT_PORT_TYPE
aluaE[15] <= aluaE[15].DB_MAX_OUTPUT_PORT_TYPE
alubE[0] <= alubE[0].DB_MAX_OUTPUT_PORT_TYPE
alubE[1] <= alubE[1].DB_MAX_OUTPUT_PORT_TYPE
alubE[2] <= alubE[2].DB_MAX_OUTPUT_PORT_TYPE
alubE[3] <= alubE[3].DB_MAX_OUTPUT_PORT_TYPE
alubE[4] <= alubE[4].DB_MAX_OUTPUT_PORT_TYPE
alubE[5] <= alubE[5].DB_MAX_OUTPUT_PORT_TYPE
alubE[6] <= alubE[6].DB_MAX_OUTPUT_PORT_TYPE
alubE[7] <= alubE[7].DB_MAX_OUTPUT_PORT_TYPE
alubE[8] <= alubE[8].DB_MAX_OUTPUT_PORT_TYPE
alubE[9] <= alubE[9].DB_MAX_OUTPUT_PORT_TYPE
alubE[10] <= alubE[10].DB_MAX_OUTPUT_PORT_TYPE
alubE[11] <= alubE[11].DB_MAX_OUTPUT_PORT_TYPE
alubE[12] <= alubE[12].DB_MAX_OUTPUT_PORT_TYPE
alubE[13] <= alubE[13].DB_MAX_OUTPUT_PORT_TYPE
alubE[14] <= alubE[14].DB_MAX_OUTPUT_PORT_TYPE
alubE[15] <= alubE[15].DB_MAX_OUTPUT_PORT_TYPE
haltW <= flopr:MEMWB2.port3
stallF <= hazard:haz.port15
pcsrcD <= pcsrcD.DB_MAX_OUTPUT_PORT_TYPE
memtoregE <= memtoregE.DB_MAX_OUTPUT_PORT_TYPE
rsD[0] <= instrD[11].DB_MAX_OUTPUT_PORT_TYPE
rsD[1] <= instrD[12].DB_MAX_OUTPUT_PORT_TYPE
rsD[2] <= instrD[13].DB_MAX_OUTPUT_PORT_TYPE
rdD[0] <= instrD[8].DB_MAX_OUTPUT_PORT_TYPE
rdD[1] <= instrD[9].DB_MAX_OUTPUT_PORT_TYPE
rdD[2] <= instrD[10].DB_MAX_OUTPUT_PORT_TYPE
writeregE[0] <= writeregE[0].DB_MAX_OUTPUT_PORT_TYPE
writeregE[1] <= writeregE[1].DB_MAX_OUTPUT_PORT_TYPE
writeregE[2] <= writeregE[2].DB_MAX_OUTPUT_PORT_TYPE
srcaD[0] <= IDEXin[38].DB_MAX_OUTPUT_PORT_TYPE
srcaD[1] <= IDEXin[39].DB_MAX_OUTPUT_PORT_TYPE
srcaD[2] <= IDEXin[40].DB_MAX_OUTPUT_PORT_TYPE
srcaD[3] <= IDEXin[41].DB_MAX_OUTPUT_PORT_TYPE
srcaD[4] <= IDEXin[42].DB_MAX_OUTPUT_PORT_TYPE
srcaD[5] <= IDEXin[43].DB_MAX_OUTPUT_PORT_TYPE
srcaD[6] <= IDEXin[44].DB_MAX_OUTPUT_PORT_TYPE
srcaD[7] <= IDEXin[45].DB_MAX_OUTPUT_PORT_TYPE
srcaD[8] <= IDEXin[46].DB_MAX_OUTPUT_PORT_TYPE
srcaD[9] <= IDEXin[47].DB_MAX_OUTPUT_PORT_TYPE
srcaD[10] <= IDEXin[48].DB_MAX_OUTPUT_PORT_TYPE
srcaD[11] <= IDEXin[49].DB_MAX_OUTPUT_PORT_TYPE
srcaD[12] <= IDEXin[50].DB_MAX_OUTPUT_PORT_TYPE
srcaD[13] <= IDEXin[51].DB_MAX_OUTPUT_PORT_TYPE
srcaD[14] <= IDEXin[52].DB_MAX_OUTPUT_PORT_TYPE
srcaD[15] <= IDEXin[53].DB_MAX_OUTPUT_PORT_TYPE
srcbD[0] <= IDEXin[22].DB_MAX_OUTPUT_PORT_TYPE
srcbD[1] <= IDEXin[23].DB_MAX_OUTPUT_PORT_TYPE
srcbD[2] <= IDEXin[24].DB_MAX_OUTPUT_PORT_TYPE
srcbD[3] <= IDEXin[25].DB_MAX_OUTPUT_PORT_TYPE
srcbD[4] <= IDEXin[26].DB_MAX_OUTPUT_PORT_TYPE
srcbD[5] <= IDEXin[27].DB_MAX_OUTPUT_PORT_TYPE
srcbD[6] <= IDEXin[28].DB_MAX_OUTPUT_PORT_TYPE
srcbD[7] <= IDEXin[29].DB_MAX_OUTPUT_PORT_TYPE
srcbD[8] <= IDEXin[30].DB_MAX_OUTPUT_PORT_TYPE
srcbD[9] <= IDEXin[31].DB_MAX_OUTPUT_PORT_TYPE
srcbD[10] <= IDEXin[32].DB_MAX_OUTPUT_PORT_TYPE
srcbD[11] <= IDEXin[33].DB_MAX_OUTPUT_PORT_TYPE
srcbD[12] <= IDEXin[34].DB_MAX_OUTPUT_PORT_TYPE
srcbD[13] <= IDEXin[35].DB_MAX_OUTPUT_PORT_TYPE
srcbD[14] <= IDEXin[36].DB_MAX_OUTPUT_PORT_TYPE
srcbD[15] <= IDEXin[37].DB_MAX_OUTPUT_PORT_TYPE
inM <= inM.DB_MAX_OUTPUT_PORT_TYPE
outW <= <GND>
resultW[0] <= resultW[0].DB_MAX_OUTPUT_PORT_TYPE
resultW[1] <= resultW[1].DB_MAX_OUTPUT_PORT_TYPE
resultW[2] <= resultW[2].DB_MAX_OUTPUT_PORT_TYPE
resultW[3] <= resultW[3].DB_MAX_OUTPUT_PORT_TYPE
resultW[4] <= resultW[4].DB_MAX_OUTPUT_PORT_TYPE
resultW[5] <= resultW[5].DB_MAX_OUTPUT_PORT_TYPE
resultW[6] <= resultW[6].DB_MAX_OUTPUT_PORT_TYPE
resultW[7] <= resultW[7].DB_MAX_OUTPUT_PORT_TYPE
resultW[8] <= resultW[8].DB_MAX_OUTPUT_PORT_TYPE
resultW[9] <= resultW[9].DB_MAX_OUTPUT_PORT_TYPE
resultW[10] <= resultW[10].DB_MAX_OUTPUT_PORT_TYPE
resultW[11] <= resultW[11].DB_MAX_OUTPUT_PORT_TYPE
resultW[12] <= resultW[12].DB_MAX_OUTPUT_PORT_TYPE
resultW[13] <= resultW[13].DB_MAX_OUTPUT_PORT_TYPE
resultW[14] <= resultW[14].DB_MAX_OUTPUT_PORT_TYPE
resultW[15] <= resultW[15].DB_MAX_OUTPUT_PORT_TYPE


|claptonver1|processor:proc|controller:c
op1[0] => op1[0].IN1
op1[1] => op1[1].IN1
op2[0] => op2[0].IN1
op2[1] => op2[1].IN1
op2[2] => op2[2].IN1
cond[0] => cond[0].IN1
cond[1] => cond[1].IN1
cond[2] => cond[2].IN1
op3[0] => op3[0].IN2
op3[1] => op3[1].IN2
op3[2] => op3[2].IN2
op3[3] => op3[3].IN2
shiftD <= maindec:md.port4
inD <= maindec:md.port5
addi <= maindec:md.port7
memtoregD <= maindec:md.port8
memwriteD <= maindec:md.port9
alusrcD <= maindec:md.port11
regwriteD <= maindec:md.port12
jumpD <= maindec:md.port13
liD <= maindec:md.port17
alucontrolD[0] <= aludec:ad.port2
alucontrolD[1] <= aludec:ad.port2
alucontrolD[2] <= aludec:ad.port2
alucontrolD[3] <= aludec:ad.port2
haltD <= aludec:ad.port3
branchD[0] <= maindec:md.port18
branchD[1] <= maindec:md.port16
branchD[2] <= maindec:md.port15
branchD[3] <= maindec:md.port14
branchD[4] <= maindec:md.port10


|claptonver1|processor:proc|controller:c|maindec:md
op1[0] => Decoder6.IN1
op1[0] => Mux1.IN5
op1[0] => Mux2.IN5
op1[1] => Decoder6.IN0
op1[1] => Mux1.IN4
op1[1] => Mux2.IN4
op2[0] => Decoder4.IN2
op2[0] => Decoder5.IN1
op2[0] => Mux0.IN10
op2[1] => Decoder4.IN1
op2[1] => Mux0.IN9
op2[2] => Decoder4.IN0
op2[2] => Decoder5.IN0
op2[2] => Mux0.IN8
cond[0] => Decoder3.IN2
cond[1] => Decoder3.IN1
cond[2] => Decoder3.IN0
cond[2] => Mux0.IN7
op3[0] => Decoder1.IN3
op3[0] => Decoder2.IN2
op3[1] => Decoder1.IN2
op3[1] => Decoder2.IN1
op3[2] => Decoder0.IN1
op3[2] => Decoder1.IN1
op3[2] => Decoder2.IN0
op3[3] => Decoder0.IN0
op3[3] => Decoder1.IN0
shift <= controls.DB_MAX_OUTPUT_PORT_TYPE
in <= controls.DB_MAX_OUTPUT_PORT_TYPE
out <= controls.DB_MAX_OUTPUT_PORT_TYPE
addi <= controls.DB_MAX_OUTPUT_PORT_TYPE
memtoreg <= Decoder6.DB_MAX_OUTPUT_PORT_TYPE
memwrite <= Decoder6.DB_MAX_OUTPUT_PORT_TYPE
be <= controls.DB_MAX_OUTPUT_PORT_TYPE
alusrc <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
regwrite <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
jump <= controls.DB_MAX_OUTPUT_PORT_TYPE
blt <= controls.DB_MAX_OUTPUT_PORT_TYPE
ble <= controls.DB_MAX_OUTPUT_PORT_TYPE
bne <= controls.DB_MAX_OUTPUT_PORT_TYPE
li <= controls.DB_MAX_OUTPUT_PORT_TYPE
br <= controls.DB_MAX_OUTPUT_PORT_TYPE
aluop[0] <= controls.DB_MAX_OUTPUT_PORT_TYPE
aluop[1] <= Decoder6.DB_MAX_OUTPUT_PORT_TYPE


|claptonver1|processor:proc|controller:c|aludec:ad
op3[0] => Equal2.IN7
op3[0] => Selector0.IN5
op3[1] => Equal2.IN6
op3[1] => aludecoder.DATAB
op3[2] => Equal2.IN5
op3[2] => aludecoder.DATAB
op3[3] => Equal2.IN4
op3[3] => aludecoder.DATAB
aluop[0] => Equal0.IN3
aluop[0] => Equal1.IN3
aluop[0] => Equal3.IN3
aluop[1] => Equal0.IN2
aluop[1] => Equal1.IN2
aluop[1] => Equal3.IN2
alucontrol[0] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
alucontrol[1] <= aludecoder.DB_MAX_OUTPUT_PORT_TYPE
alucontrol[2] <= aludecoder.DB_MAX_OUTPUT_PORT_TYPE
alucontrol[3] <= aludecoder.DB_MAX_OUTPUT_PORT_TYPE
halt <= haltdecoder.DB_MAX_OUTPUT_PORT_TYPE


|claptonver1|processor:proc|flopenablepc:pcreg
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
enable => q[0]~reg0.ENA
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|claptonver1|processor:proc|adder:pcadd1
a[0] => Add0.IN16
a[1] => Add0.IN15
a[2] => Add0.IN14
a[3] => Add0.IN13
a[4] => Add0.IN12
a[5] => Add0.IN11
a[6] => Add0.IN10
a[7] => Add0.IN9
a[8] => Add0.IN8
a[9] => Add0.IN7
a[10] => Add0.IN6
a[11] => Add0.IN5
a[12] => Add0.IN4
a[13] => Add0.IN3
a[14] => Add0.IN2
a[15] => Add0.IN1
b[0] => Add0.IN32
b[1] => Add0.IN31
b[2] => Add0.IN30
b[3] => Add0.IN29
b[4] => Add0.IN28
b[5] => Add0.IN27
b[6] => Add0.IN26
b[7] => Add0.IN25
b[8] => Add0.IN24
b[9] => Add0.IN23
b[10] => Add0.IN22
b[11] => Add0.IN21
b[12] => Add0.IN20
b[13] => Add0.IN19
b[14] => Add0.IN18
b[15] => Add0.IN17
y[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|claptonver1|processor:proc|mux2:pcbrmux
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE


|claptonver1|processor:proc|mux2:pcjumpmux
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE


|claptonver1|processor:proc|flopenable:IFID
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.PRESET
reset => q[27]~reg0.PRESET
reset => q[28]~reg0.PRESET
reset => q[29]~reg0.PRESET
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.PRESET
pcsrcD => q.OUTPUTSELECT
pcsrcD => q.OUTPUTSELECT
pcsrcD => q.OUTPUTSELECT
pcsrcD => q.OUTPUTSELECT
pcsrcD => q.OUTPUTSELECT
pcsrcD => q.OUTPUTSELECT
pcsrcD => q.OUTPUTSELECT
pcsrcD => q.OUTPUTSELECT
pcsrcD => q.OUTPUTSELECT
pcsrcD => q.OUTPUTSELECT
pcsrcD => q.OUTPUTSELECT
pcsrcD => q.OUTPUTSELECT
pcsrcD => q.OUTPUTSELECT
pcsrcD => q.OUTPUTSELECT
pcsrcD => q.OUTPUTSELECT
pcsrcD => q.OUTPUTSELECT
pcsrcD => q.OUTPUTSELECT
pcsrcD => q.OUTPUTSELECT
pcsrcD => q.OUTPUTSELECT
pcsrcD => q.OUTPUTSELECT
pcsrcD => q.OUTPUTSELECT
pcsrcD => q.OUTPUTSELECT
pcsrcD => q.OUTPUTSELECT
pcsrcD => q.OUTPUTSELECT
pcsrcD => q.OUTPUTSELECT
pcsrcD => q.OUTPUTSELECT
pcsrcD => q.OUTPUTSELECT
pcsrcD => q.OUTPUTSELECT
pcsrcD => q.OUTPUTSELECT
pcsrcD => q.OUTPUTSELECT
pcsrcD => q.OUTPUTSELECT
pcsrcD => q.OUTPUTSELECT
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
d[4] => q.DATAB
d[5] => q.DATAB
d[6] => q.DATAB
d[7] => q.DATAB
d[8] => q.DATAB
d[9] => q.DATAB
d[10] => q.DATAB
d[11] => q.DATAB
d[12] => q.DATAB
d[13] => q.DATAB
d[14] => q.DATAB
d[15] => q.DATAB
d[16] => q.DATAB
d[17] => q.DATAB
d[18] => q.DATAB
d[19] => q.DATAB
d[20] => q.DATAB
d[21] => q.DATAB
d[22] => q.DATAB
d[23] => q.DATAB
d[24] => q.DATAB
d[25] => q.DATAB
d[26] => q.DATAB
d[27] => q.DATAB
d[28] => q.DATAB
d[29] => q.DATAB
d[30] => q.DATAB
d[31] => q.DATAB
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|claptonver1|processor:proc|mux2:rsmux
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE


|claptonver1|processor:proc|regfile:re
clk => rf[0][0].CLK
clk => rf[0][1].CLK
clk => rf[0][2].CLK
clk => rf[0][3].CLK
clk => rf[0][4].CLK
clk => rf[0][5].CLK
clk => rf[0][6].CLK
clk => rf[0][7].CLK
clk => rf[0][8].CLK
clk => rf[0][9].CLK
clk => rf[0][10].CLK
clk => rf[0][11].CLK
clk => rf[0][12].CLK
clk => rf[0][13].CLK
clk => rf[0][14].CLK
clk => rf[0][15].CLK
clk => rf[1][0].CLK
clk => rf[1][1].CLK
clk => rf[1][2].CLK
clk => rf[1][3].CLK
clk => rf[1][4].CLK
clk => rf[1][5].CLK
clk => rf[1][6].CLK
clk => rf[1][7].CLK
clk => rf[1][8].CLK
clk => rf[1][9].CLK
clk => rf[1][10].CLK
clk => rf[1][11].CLK
clk => rf[1][12].CLK
clk => rf[1][13].CLK
clk => rf[1][14].CLK
clk => rf[1][15].CLK
clk => rf[2][0].CLK
clk => rf[2][1].CLK
clk => rf[2][2].CLK
clk => rf[2][3].CLK
clk => rf[2][4].CLK
clk => rf[2][5].CLK
clk => rf[2][6].CLK
clk => rf[2][7].CLK
clk => rf[2][8].CLK
clk => rf[2][9].CLK
clk => rf[2][10].CLK
clk => rf[2][11].CLK
clk => rf[2][12].CLK
clk => rf[2][13].CLK
clk => rf[2][14].CLK
clk => rf[2][15].CLK
clk => rf[3][0].CLK
clk => rf[3][1].CLK
clk => rf[3][2].CLK
clk => rf[3][3].CLK
clk => rf[3][4].CLK
clk => rf[3][5].CLK
clk => rf[3][6].CLK
clk => rf[3][7].CLK
clk => rf[3][8].CLK
clk => rf[3][9].CLK
clk => rf[3][10].CLK
clk => rf[3][11].CLK
clk => rf[3][12].CLK
clk => rf[3][13].CLK
clk => rf[3][14].CLK
clk => rf[3][15].CLK
clk => rf[4][0].CLK
clk => rf[4][1].CLK
clk => rf[4][2].CLK
clk => rf[4][3].CLK
clk => rf[4][4].CLK
clk => rf[4][5].CLK
clk => rf[4][6].CLK
clk => rf[4][7].CLK
clk => rf[4][8].CLK
clk => rf[4][9].CLK
clk => rf[4][10].CLK
clk => rf[4][11].CLK
clk => rf[4][12].CLK
clk => rf[4][13].CLK
clk => rf[4][14].CLK
clk => rf[4][15].CLK
clk => rf[5][0].CLK
clk => rf[5][1].CLK
clk => rf[5][2].CLK
clk => rf[5][3].CLK
clk => rf[5][4].CLK
clk => rf[5][5].CLK
clk => rf[5][6].CLK
clk => rf[5][7].CLK
clk => rf[5][8].CLK
clk => rf[5][9].CLK
clk => rf[5][10].CLK
clk => rf[5][11].CLK
clk => rf[5][12].CLK
clk => rf[5][13].CLK
clk => rf[5][14].CLK
clk => rf[5][15].CLK
clk => rf[6][0].CLK
clk => rf[6][1].CLK
clk => rf[6][2].CLK
clk => rf[6][3].CLK
clk => rf[6][4].CLK
clk => rf[6][5].CLK
clk => rf[6][6].CLK
clk => rf[6][7].CLK
clk => rf[6][8].CLK
clk => rf[6][9].CLK
clk => rf[6][10].CLK
clk => rf[6][11].CLK
clk => rf[6][12].CLK
clk => rf[6][13].CLK
clk => rf[6][14].CLK
clk => rf[6][15].CLK
clk => rf[7][0].CLK
clk => rf[7][1].CLK
clk => rf[7][2].CLK
clk => rf[7][3].CLK
clk => rf[7][4].CLK
clk => rf[7][5].CLK
clk => rf[7][6].CLK
clk => rf[7][7].CLK
clk => rf[7][8].CLK
clk => rf[7][9].CLK
clk => rf[7][10].CLK
clk => rf[7][11].CLK
clk => rf[7][12].CLK
clk => rf[7][13].CLK
clk => rf[7][14].CLK
clk => rf[7][15].CLK
reset => rf[0][0].ACLR
reset => rf[0][1].ACLR
reset => rf[0][2].ACLR
reset => rf[0][3].ACLR
reset => rf[0][4].ACLR
reset => rf[0][5].ACLR
reset => rf[0][6].ACLR
reset => rf[0][7].ACLR
reset => rf[0][8].ACLR
reset => rf[0][9].ACLR
reset => rf[0][10].ACLR
reset => rf[0][11].ACLR
reset => rf[0][12].ACLR
reset => rf[0][13].ACLR
reset => rf[0][14].ACLR
reset => rf[0][15].ACLR
reset => rf[1][0].ACLR
reset => rf[1][1].ACLR
reset => rf[1][2].ACLR
reset => rf[1][3].ACLR
reset => rf[1][4].ACLR
reset => rf[1][5].ACLR
reset => rf[1][6].ACLR
reset => rf[1][7].ACLR
reset => rf[1][8].ACLR
reset => rf[1][9].ACLR
reset => rf[1][10].ACLR
reset => rf[1][11].ACLR
reset => rf[1][12].ACLR
reset => rf[1][13].ACLR
reset => rf[1][14].ACLR
reset => rf[1][15].ACLR
reset => rf[2][0].ACLR
reset => rf[2][1].ACLR
reset => rf[2][2].ACLR
reset => rf[2][3].ACLR
reset => rf[2][4].ACLR
reset => rf[2][5].ACLR
reset => rf[2][6].ACLR
reset => rf[2][7].ACLR
reset => rf[2][8].ACLR
reset => rf[2][9].ACLR
reset => rf[2][10].ACLR
reset => rf[2][11].ACLR
reset => rf[2][12].ACLR
reset => rf[2][13].ACLR
reset => rf[2][14].ACLR
reset => rf[2][15].ACLR
reset => rf[3][0].ACLR
reset => rf[3][1].ACLR
reset => rf[3][2].ACLR
reset => rf[3][3].ACLR
reset => rf[3][4].ACLR
reset => rf[3][5].ACLR
reset => rf[3][6].ACLR
reset => rf[3][7].ACLR
reset => rf[3][8].ACLR
reset => rf[3][9].ACLR
reset => rf[3][10].ACLR
reset => rf[3][11].ACLR
reset => rf[3][12].ACLR
reset => rf[3][13].ACLR
reset => rf[3][14].ACLR
reset => rf[3][15].ACLR
reset => rf[4][0].ACLR
reset => rf[4][1].ACLR
reset => rf[4][2].ACLR
reset => rf[4][3].ACLR
reset => rf[4][4].ACLR
reset => rf[4][5].ACLR
reset => rf[4][6].ACLR
reset => rf[4][7].ACLR
reset => rf[4][8].ACLR
reset => rf[4][9].ACLR
reset => rf[4][10].ACLR
reset => rf[4][11].ACLR
reset => rf[4][12].ACLR
reset => rf[4][13].ACLR
reset => rf[4][14].ACLR
reset => rf[4][15].ACLR
reset => rf[5][0].ACLR
reset => rf[5][1].ACLR
reset => rf[5][2].ACLR
reset => rf[5][3].ACLR
reset => rf[5][4].ACLR
reset => rf[5][5].ACLR
reset => rf[5][6].ACLR
reset => rf[5][7].ACLR
reset => rf[5][8].ACLR
reset => rf[5][9].ACLR
reset => rf[5][10].ACLR
reset => rf[5][11].ACLR
reset => rf[5][12].ACLR
reset => rf[5][13].ACLR
reset => rf[5][14].ACLR
reset => rf[5][15].ACLR
reset => rf[6][0].ACLR
reset => rf[6][1].ACLR
reset => rf[6][2].ACLR
reset => rf[6][3].ACLR
reset => rf[6][4].ACLR
reset => rf[6][5].ACLR
reset => rf[6][6].ACLR
reset => rf[6][7].ACLR
reset => rf[6][8].ACLR
reset => rf[6][9].ACLR
reset => rf[6][10].ACLR
reset => rf[6][11].ACLR
reset => rf[6][12].ACLR
reset => rf[6][13].ACLR
reset => rf[6][14].ACLR
reset => rf[6][15].ACLR
reset => rf[7][0].ACLR
reset => rf[7][1].ACLR
reset => rf[7][2].ACLR
reset => rf[7][3].ACLR
reset => rf[7][4].ACLR
reset => rf[7][5].ACLR
reset => rf[7][6].ACLR
reset => rf[7][7].ACLR
reset => rf[7][8].ACLR
reset => rf[7][9].ACLR
reset => rf[7][10].ACLR
reset => rf[7][11].ACLR
reset => rf[7][12].ACLR
reset => rf[7][13].ACLR
reset => rf[7][14].ACLR
reset => rf[7][15].ACLR
regwrite => rf[7][15].ENA
regwrite => rf[7][14].ENA
regwrite => rf[7][13].ENA
regwrite => rf[7][12].ENA
regwrite => rf[7][11].ENA
regwrite => rf[7][10].ENA
regwrite => rf[7][9].ENA
regwrite => rf[7][8].ENA
regwrite => rf[7][7].ENA
regwrite => rf[7][6].ENA
regwrite => rf[7][5].ENA
regwrite => rf[7][4].ENA
regwrite => rf[7][3].ENA
regwrite => rf[7][2].ENA
regwrite => rf[7][1].ENA
regwrite => rf[7][0].ENA
regwrite => rf[6][15].ENA
regwrite => rf[6][14].ENA
regwrite => rf[6][13].ENA
regwrite => rf[6][12].ENA
regwrite => rf[6][11].ENA
regwrite => rf[6][10].ENA
regwrite => rf[6][9].ENA
regwrite => rf[6][8].ENA
regwrite => rf[6][7].ENA
regwrite => rf[6][6].ENA
regwrite => rf[6][5].ENA
regwrite => rf[6][4].ENA
regwrite => rf[6][3].ENA
regwrite => rf[6][2].ENA
regwrite => rf[6][1].ENA
regwrite => rf[6][0].ENA
regwrite => rf[5][15].ENA
regwrite => rf[5][14].ENA
regwrite => rf[5][13].ENA
regwrite => rf[5][12].ENA
regwrite => rf[5][11].ENA
regwrite => rf[5][10].ENA
regwrite => rf[5][9].ENA
regwrite => rf[5][8].ENA
regwrite => rf[5][7].ENA
regwrite => rf[5][6].ENA
regwrite => rf[5][5].ENA
regwrite => rf[5][4].ENA
regwrite => rf[5][3].ENA
regwrite => rf[5][2].ENA
regwrite => rf[5][1].ENA
regwrite => rf[5][0].ENA
regwrite => rf[4][15].ENA
regwrite => rf[4][14].ENA
regwrite => rf[4][13].ENA
regwrite => rf[4][12].ENA
regwrite => rf[4][11].ENA
regwrite => rf[4][10].ENA
regwrite => rf[4][9].ENA
regwrite => rf[4][8].ENA
regwrite => rf[4][7].ENA
regwrite => rf[4][6].ENA
regwrite => rf[4][5].ENA
regwrite => rf[4][4].ENA
regwrite => rf[4][3].ENA
regwrite => rf[4][2].ENA
regwrite => rf[4][1].ENA
regwrite => rf[4][0].ENA
regwrite => rf[3][15].ENA
regwrite => rf[3][14].ENA
regwrite => rf[3][13].ENA
regwrite => rf[3][12].ENA
regwrite => rf[3][11].ENA
regwrite => rf[3][10].ENA
regwrite => rf[3][9].ENA
regwrite => rf[3][8].ENA
regwrite => rf[3][7].ENA
regwrite => rf[3][6].ENA
regwrite => rf[3][5].ENA
regwrite => rf[3][4].ENA
regwrite => rf[3][3].ENA
regwrite => rf[3][2].ENA
regwrite => rf[3][1].ENA
regwrite => rf[3][0].ENA
regwrite => rf[2][15].ENA
regwrite => rf[2][14].ENA
regwrite => rf[2][13].ENA
regwrite => rf[2][12].ENA
regwrite => rf[2][11].ENA
regwrite => rf[2][10].ENA
regwrite => rf[2][9].ENA
regwrite => rf[2][8].ENA
regwrite => rf[2][7].ENA
regwrite => rf[2][6].ENA
regwrite => rf[2][5].ENA
regwrite => rf[2][4].ENA
regwrite => rf[2][3].ENA
regwrite => rf[2][2].ENA
regwrite => rf[2][1].ENA
regwrite => rf[2][0].ENA
regwrite => rf[1][15].ENA
regwrite => rf[1][14].ENA
regwrite => rf[1][13].ENA
regwrite => rf[1][12].ENA
regwrite => rf[1][11].ENA
regwrite => rf[1][10].ENA
regwrite => rf[1][9].ENA
regwrite => rf[1][8].ENA
regwrite => rf[1][7].ENA
regwrite => rf[1][6].ENA
regwrite => rf[1][5].ENA
regwrite => rf[1][4].ENA
regwrite => rf[1][3].ENA
regwrite => rf[1][2].ENA
regwrite => rf[1][1].ENA
regwrite => rf[1][0].ENA
regwrite => rf[0][15].ENA
regwrite => rf[0][14].ENA
regwrite => rf[0][13].ENA
regwrite => rf[0][12].ENA
regwrite => rf[0][11].ENA
regwrite => rf[0][10].ENA
regwrite => rf[0][9].ENA
regwrite => rf[0][8].ENA
regwrite => rf[0][7].ENA
regwrite => rf[0][6].ENA
regwrite => rf[0][5].ENA
regwrite => rf[0][4].ENA
regwrite => rf[0][3].ENA
regwrite => rf[0][2].ENA
regwrite => rf[0][1].ENA
regwrite => rf[0][0].ENA
rs[0] => Mux16.IN2
rs[0] => Mux17.IN2
rs[0] => Mux18.IN2
rs[0] => Mux19.IN2
rs[0] => Mux20.IN2
rs[0] => Mux21.IN2
rs[0] => Mux22.IN2
rs[0] => Mux23.IN2
rs[0] => Mux24.IN2
rs[0] => Mux25.IN2
rs[0] => Mux26.IN2
rs[0] => Mux27.IN2
rs[0] => Mux28.IN2
rs[0] => Mux29.IN2
rs[0] => Mux30.IN2
rs[0] => Mux31.IN2
rs[1] => Mux16.IN1
rs[1] => Mux17.IN1
rs[1] => Mux18.IN1
rs[1] => Mux19.IN1
rs[1] => Mux20.IN1
rs[1] => Mux21.IN1
rs[1] => Mux22.IN1
rs[1] => Mux23.IN1
rs[1] => Mux24.IN1
rs[1] => Mux25.IN1
rs[1] => Mux26.IN1
rs[1] => Mux27.IN1
rs[1] => Mux28.IN1
rs[1] => Mux29.IN1
rs[1] => Mux30.IN1
rs[1] => Mux31.IN1
rs[2] => Mux16.IN0
rs[2] => Mux17.IN0
rs[2] => Mux18.IN0
rs[2] => Mux19.IN0
rs[2] => Mux20.IN0
rs[2] => Mux21.IN0
rs[2] => Mux22.IN0
rs[2] => Mux23.IN0
rs[2] => Mux24.IN0
rs[2] => Mux25.IN0
rs[2] => Mux26.IN0
rs[2] => Mux27.IN0
rs[2] => Mux28.IN0
rs[2] => Mux29.IN0
rs[2] => Mux30.IN0
rs[2] => Mux31.IN0
rd[0] => Mux0.IN2
rd[0] => Mux1.IN2
rd[0] => Mux2.IN2
rd[0] => Mux3.IN2
rd[0] => Mux4.IN2
rd[0] => Mux5.IN2
rd[0] => Mux6.IN2
rd[0] => Mux7.IN2
rd[0] => Mux8.IN2
rd[0] => Mux9.IN2
rd[0] => Mux10.IN2
rd[0] => Mux11.IN2
rd[0] => Mux12.IN2
rd[0] => Mux13.IN2
rd[0] => Mux14.IN2
rd[0] => Mux15.IN2
rd[1] => Mux0.IN1
rd[1] => Mux1.IN1
rd[1] => Mux2.IN1
rd[1] => Mux3.IN1
rd[1] => Mux4.IN1
rd[1] => Mux5.IN1
rd[1] => Mux6.IN1
rd[1] => Mux7.IN1
rd[1] => Mux8.IN1
rd[1] => Mux9.IN1
rd[1] => Mux10.IN1
rd[1] => Mux11.IN1
rd[1] => Mux12.IN1
rd[1] => Mux13.IN1
rd[1] => Mux14.IN1
rd[1] => Mux15.IN1
rd[2] => Mux0.IN0
rd[2] => Mux1.IN0
rd[2] => Mux2.IN0
rd[2] => Mux3.IN0
rd[2] => Mux4.IN0
rd[2] => Mux5.IN0
rd[2] => Mux6.IN0
rd[2] => Mux7.IN0
rd[2] => Mux8.IN0
rd[2] => Mux9.IN0
rd[2] => Mux10.IN0
rd[2] => Mux11.IN0
rd[2] => Mux12.IN0
rd[2] => Mux13.IN0
rd[2] => Mux14.IN0
rd[2] => Mux15.IN0
writeregW[0] => Decoder0.IN2
writeregW[1] => Decoder0.IN1
writeregW[2] => Decoder0.IN0
result[0] => rf.DATAB
result[0] => rf.DATAB
result[0] => rf.DATAB
result[0] => rf.DATAB
result[0] => rf.DATAB
result[0] => rf.DATAB
result[0] => rf.DATAB
result[0] => rf.DATAB
result[1] => rf.DATAB
result[1] => rf.DATAB
result[1] => rf.DATAB
result[1] => rf.DATAB
result[1] => rf.DATAB
result[1] => rf.DATAB
result[1] => rf.DATAB
result[1] => rf.DATAB
result[2] => rf.DATAB
result[2] => rf.DATAB
result[2] => rf.DATAB
result[2] => rf.DATAB
result[2] => rf.DATAB
result[2] => rf.DATAB
result[2] => rf.DATAB
result[2] => rf.DATAB
result[3] => rf.DATAB
result[3] => rf.DATAB
result[3] => rf.DATAB
result[3] => rf.DATAB
result[3] => rf.DATAB
result[3] => rf.DATAB
result[3] => rf.DATAB
result[3] => rf.DATAB
result[4] => rf.DATAB
result[4] => rf.DATAB
result[4] => rf.DATAB
result[4] => rf.DATAB
result[4] => rf.DATAB
result[4] => rf.DATAB
result[4] => rf.DATAB
result[4] => rf.DATAB
result[5] => rf.DATAB
result[5] => rf.DATAB
result[5] => rf.DATAB
result[5] => rf.DATAB
result[5] => rf.DATAB
result[5] => rf.DATAB
result[5] => rf.DATAB
result[5] => rf.DATAB
result[6] => rf.DATAB
result[6] => rf.DATAB
result[6] => rf.DATAB
result[6] => rf.DATAB
result[6] => rf.DATAB
result[6] => rf.DATAB
result[6] => rf.DATAB
result[6] => rf.DATAB
result[7] => rf.DATAB
result[7] => rf.DATAB
result[7] => rf.DATAB
result[7] => rf.DATAB
result[7] => rf.DATAB
result[7] => rf.DATAB
result[7] => rf.DATAB
result[7] => rf.DATAB
result[8] => rf.DATAB
result[8] => rf.DATAB
result[8] => rf.DATAB
result[8] => rf.DATAB
result[8] => rf.DATAB
result[8] => rf.DATAB
result[8] => rf.DATAB
result[8] => rf.DATAB
result[9] => rf.DATAB
result[9] => rf.DATAB
result[9] => rf.DATAB
result[9] => rf.DATAB
result[9] => rf.DATAB
result[9] => rf.DATAB
result[9] => rf.DATAB
result[9] => rf.DATAB
result[10] => rf.DATAB
result[10] => rf.DATAB
result[10] => rf.DATAB
result[10] => rf.DATAB
result[10] => rf.DATAB
result[10] => rf.DATAB
result[10] => rf.DATAB
result[10] => rf.DATAB
result[11] => rf.DATAB
result[11] => rf.DATAB
result[11] => rf.DATAB
result[11] => rf.DATAB
result[11] => rf.DATAB
result[11] => rf.DATAB
result[11] => rf.DATAB
result[11] => rf.DATAB
result[12] => rf.DATAB
result[12] => rf.DATAB
result[12] => rf.DATAB
result[12] => rf.DATAB
result[12] => rf.DATAB
result[12] => rf.DATAB
result[12] => rf.DATAB
result[12] => rf.DATAB
result[13] => rf.DATAB
result[13] => rf.DATAB
result[13] => rf.DATAB
result[13] => rf.DATAB
result[13] => rf.DATAB
result[13] => rf.DATAB
result[13] => rf.DATAB
result[13] => rf.DATAB
result[14] => rf.DATAB
result[14] => rf.DATAB
result[14] => rf.DATAB
result[14] => rf.DATAB
result[14] => rf.DATAB
result[14] => rf.DATAB
result[14] => rf.DATAB
result[14] => rf.DATAB
result[15] => rf.DATAB
result[15] => rf.DATAB
result[15] => rf.DATAB
result[15] => rf.DATAB
result[15] => rf.DATAB
result[15] => rf.DATAB
result[15] => rf.DATAB
result[15] => rf.DATAB
rd1[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
rd1[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
rd1[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
rd1[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
rd1[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
rd1[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
rd1[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
rd1[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
rd1[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
rd1[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
rd1[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
rd1[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
rd1[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
rd1[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
rd1[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
rd1[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
rd2[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
rd2[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
rd2[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
rd2[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
rd2[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
rd2[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
rd2[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
rd2[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
rd2[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
rd2[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
rd2[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
rd2[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
rd2[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
rd2[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
rd2[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
rd2[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|claptonver1|processor:proc|signext:se
a[0] => y[0].DATAIN
a[1] => y[1].DATAIN
a[2] => y[2].DATAIN
a[3] => signex.DATAB
a[3] => signex.DATAB
a[3] => signex.DATAB
a[3] => signex.DATAB
a[3] => signex.DATAB
a[3] => signex.DATAB
a[3] => signex.DATAB
a[3] => signex.DATAB
a[3] => signex.DATAB
a[3] => signex.DATAB
a[3] => signex.DATAB
a[3] => signex.DATAB
a[3] => y[3].DATAIN
a[4] => signex.DATAA
a[5] => signex.DATAA
a[6] => signex.DATAA
a[7] => signex.DATAA
a[7] => signex.DATAA
a[7] => signex.DATAA
a[7] => signex.DATAA
a[7] => signex.DATAA
a[7] => signex.DATAA
a[7] => signex.DATAA
a[7] => signex.DATAA
a[7] => signex.DATAA
shiftD => signex.OUTPUTSELECT
shiftD => signex.OUTPUTSELECT
shiftD => signex.OUTPUTSELECT
shiftD => signex.OUTPUTSELECT
shiftD => signex.OUTPUTSELECT
shiftD => signex.OUTPUTSELECT
shiftD => signex.OUTPUTSELECT
shiftD => signex.OUTPUTSELECT
shiftD => signex.OUTPUTSELECT
shiftD => signex.OUTPUTSELECT
shiftD => signex.OUTPUTSELECT
shiftD => signex.OUTPUTSELECT
y[0] <= a[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= a[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= signex.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= signex.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= signex.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= signex.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= signex.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= signex.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= signex.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= signex.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= signex.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= signex.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= signex.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= signex.DB_MAX_OUTPUT_PORT_TYPE


|claptonver1|processor:proc|flopenableEX:IDEX
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
clk => q[32]~reg0.CLK
clk => q[33]~reg0.CLK
clk => q[34]~reg0.CLK
clk => q[35]~reg0.CLK
clk => q[36]~reg0.CLK
clk => q[37]~reg0.CLK
clk => q[38]~reg0.CLK
clk => q[39]~reg0.CLK
clk => q[40]~reg0.CLK
clk => q[41]~reg0.CLK
clk => q[42]~reg0.CLK
clk => q[43]~reg0.CLK
clk => q[44]~reg0.CLK
clk => q[45]~reg0.CLK
clk => q[46]~reg0.CLK
clk => q[47]~reg0.CLK
clk => q[48]~reg0.CLK
clk => q[49]~reg0.CLK
clk => q[50]~reg0.CLK
clk => q[51]~reg0.CLK
clk => q[52]~reg0.CLK
clk => q[53]~reg0.CLK
clk => q[54]~reg0.CLK
clk => q[55]~reg0.CLK
clk => q[56]~reg0.CLK
clk => q[57]~reg0.CLK
clk => q[58]~reg0.CLK
clk => q[59]~reg0.CLK
clk => q[60]~reg0.CLK
clk => q[61]~reg0.CLK
clk => q[62]~reg0.CLK
clk => q[63]~reg0.CLK
clk => q[64]~reg0.CLK
clk => q[65]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
reset => q[32]~reg0.ACLR
reset => q[33]~reg0.ACLR
reset => q[34]~reg0.ACLR
reset => q[35]~reg0.ACLR
reset => q[36]~reg0.ACLR
reset => q[37]~reg0.ACLR
reset => q[38]~reg0.ACLR
reset => q[39]~reg0.ACLR
reset => q[40]~reg0.ACLR
reset => q[41]~reg0.ACLR
reset => q[42]~reg0.ACLR
reset => q[43]~reg0.ACLR
reset => q[44]~reg0.ACLR
reset => q[45]~reg0.ACLR
reset => q[46]~reg0.ACLR
reset => q[47]~reg0.ACLR
reset => q[48]~reg0.ACLR
reset => q[49]~reg0.ACLR
reset => q[50]~reg0.ACLR
reset => q[51]~reg0.ACLR
reset => q[52]~reg0.ACLR
reset => q[53]~reg0.ACLR
reset => q[54]~reg0.ACLR
reset => q[55]~reg0.ACLR
reset => q[56]~reg0.ACLR
reset => q[57]~reg0.ACLR
reset => q[58]~reg0.ACLR
reset => q[59]~reg0.ACLR
reset => q[60]~reg0.ACLR
reset => q[61]~reg0.ACLR
reset => q[62]~reg0.ACLR
reset => q[63]~reg0.ACLR
reset => q[64]~reg0.ACLR
reset => q[65]~reg0.ACLR
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
d[0] => q.DATAA
d[1] => q.DATAA
d[2] => q.DATAA
d[3] => q.DATAA
d[4] => q.DATAA
d[5] => q.DATAA
d[6] => q.DATAA
d[7] => q.DATAA
d[8] => q.DATAA
d[9] => q.DATAA
d[10] => q.DATAA
d[11] => q.DATAA
d[12] => q.DATAA
d[13] => q.DATAA
d[14] => q.DATAA
d[15] => q.DATAA
d[16] => q.DATAA
d[17] => q.DATAA
d[18] => q.DATAA
d[19] => q.DATAA
d[20] => q.DATAA
d[21] => q.DATAA
d[22] => q.DATAA
d[23] => q.DATAA
d[24] => q.DATAA
d[25] => q.DATAA
d[26] => q.DATAA
d[27] => q.DATAA
d[28] => q.DATAA
d[29] => q.DATAA
d[30] => q.DATAA
d[31] => q.DATAA
d[32] => q.DATAA
d[33] => q.DATAA
d[34] => q.DATAA
d[35] => q.DATAA
d[36] => q.DATAA
d[37] => q.DATAA
d[38] => q.DATAA
d[39] => q.DATAA
d[40] => q.DATAA
d[41] => q.DATAA
d[42] => q.DATAA
d[43] => q.DATAA
d[44] => q.DATAA
d[45] => q.DATAA
d[46] => q.DATAA
d[47] => q.DATAA
d[48] => q.DATAA
d[49] => q.DATAA
d[50] => q.DATAA
d[51] => q.DATAA
d[52] => q.DATAA
d[53] => q.DATAA
d[54] => q.DATAA
d[55] => q.DATAA
d[56] => q.DATAA
d[57] => q.DATAA
d[58] => q.DATAA
d[59] => q.DATAA
d[60] => q.DATAA
d[61] => q.DATAA
d[62] => q.DATAA
d[63] => q.DATAA
d[64] => q.DATAA
d[65] => q.DATAA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[38] <= q[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[39] <= q[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[40] <= q[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[41] <= q[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[42] <= q[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[43] <= q[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[44] <= q[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[45] <= q[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[46] <= q[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[47] <= q[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[48] <= q[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[49] <= q[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[50] <= q[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[51] <= q[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[52] <= q[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[53] <= q[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[54] <= q[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[55] <= q[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[56] <= q[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[57] <= q[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[58] <= q[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[59] <= q[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[60] <= q[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[61] <= q[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[62] <= q[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[63] <= q[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[64] <= q[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[65] <= q[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|claptonver1|processor:proc|mux3:aemux
d0[0] => Mux15.IN1
d0[1] => Mux14.IN1
d0[2] => Mux13.IN1
d0[3] => Mux12.IN1
d0[4] => Mux11.IN1
d0[5] => Mux10.IN1
d0[6] => Mux9.IN1
d0[7] => Mux8.IN1
d0[8] => Mux7.IN1
d0[9] => Mux6.IN1
d0[10] => Mux5.IN1
d0[11] => Mux4.IN1
d0[12] => Mux3.IN1
d0[13] => Mux2.IN1
d0[14] => Mux1.IN1
d0[15] => Mux0.IN1
d1[0] => Mux15.IN2
d1[1] => Mux14.IN2
d1[2] => Mux13.IN2
d1[3] => Mux12.IN2
d1[4] => Mux11.IN2
d1[5] => Mux10.IN2
d1[6] => Mux9.IN2
d1[7] => Mux8.IN2
d1[8] => Mux7.IN2
d1[9] => Mux6.IN2
d1[10] => Mux5.IN2
d1[11] => Mux4.IN2
d1[12] => Mux3.IN2
d1[13] => Mux2.IN2
d1[14] => Mux1.IN2
d1[15] => Mux0.IN2
d2[0] => Mux15.IN3
d2[1] => Mux14.IN3
d2[2] => Mux13.IN3
d2[3] => Mux12.IN3
d2[4] => Mux11.IN3
d2[5] => Mux10.IN3
d2[6] => Mux9.IN3
d2[7] => Mux8.IN3
d2[8] => Mux7.IN3
d2[9] => Mux6.IN3
d2[10] => Mux5.IN3
d2[11] => Mux4.IN3
d2[12] => Mux3.IN3
d2[13] => Mux2.IN3
d2[14] => Mux1.IN3
d2[15] => Mux0.IN3
s[0] => Mux0.IN5
s[0] => Mux1.IN5
s[0] => Mux2.IN5
s[0] => Mux3.IN5
s[0] => Mux4.IN5
s[0] => Mux5.IN5
s[0] => Mux6.IN5
s[0] => Mux7.IN5
s[0] => Mux8.IN5
s[0] => Mux9.IN5
s[0] => Mux10.IN5
s[0] => Mux11.IN5
s[0] => Mux12.IN5
s[0] => Mux13.IN5
s[0] => Mux14.IN5
s[0] => Mux15.IN5
s[1] => Mux0.IN4
s[1] => Mux1.IN4
s[1] => Mux2.IN4
s[1] => Mux3.IN4
s[1] => Mux4.IN4
s[1] => Mux5.IN4
s[1] => Mux6.IN4
s[1] => Mux7.IN4
s[1] => Mux8.IN4
s[1] => Mux9.IN4
s[1] => Mux10.IN4
s[1] => Mux11.IN4
s[1] => Mux12.IN4
s[1] => Mux13.IN4
s[1] => Mux14.IN4
s[1] => Mux15.IN4
y[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|claptonver1|processor:proc|mux3:bemux
d0[0] => Mux15.IN1
d0[1] => Mux14.IN1
d0[2] => Mux13.IN1
d0[3] => Mux12.IN1
d0[4] => Mux11.IN1
d0[5] => Mux10.IN1
d0[6] => Mux9.IN1
d0[7] => Mux8.IN1
d0[8] => Mux7.IN1
d0[9] => Mux6.IN1
d0[10] => Mux5.IN1
d0[11] => Mux4.IN1
d0[12] => Mux3.IN1
d0[13] => Mux2.IN1
d0[14] => Mux1.IN1
d0[15] => Mux0.IN1
d1[0] => Mux15.IN2
d1[1] => Mux14.IN2
d1[2] => Mux13.IN2
d1[3] => Mux12.IN2
d1[4] => Mux11.IN2
d1[5] => Mux10.IN2
d1[6] => Mux9.IN2
d1[7] => Mux8.IN2
d1[8] => Mux7.IN2
d1[9] => Mux6.IN2
d1[10] => Mux5.IN2
d1[11] => Mux4.IN2
d1[12] => Mux3.IN2
d1[13] => Mux2.IN2
d1[14] => Mux1.IN2
d1[15] => Mux0.IN2
d2[0] => Mux15.IN3
d2[1] => Mux14.IN3
d2[2] => Mux13.IN3
d2[3] => Mux12.IN3
d2[4] => Mux11.IN3
d2[5] => Mux10.IN3
d2[6] => Mux9.IN3
d2[7] => Mux8.IN3
d2[8] => Mux7.IN3
d2[9] => Mux6.IN3
d2[10] => Mux5.IN3
d2[11] => Mux4.IN3
d2[12] => Mux3.IN3
d2[13] => Mux2.IN3
d2[14] => Mux1.IN3
d2[15] => Mux0.IN3
s[0] => Mux0.IN5
s[0] => Mux1.IN5
s[0] => Mux2.IN5
s[0] => Mux3.IN5
s[0] => Mux4.IN5
s[0] => Mux5.IN5
s[0] => Mux6.IN5
s[0] => Mux7.IN5
s[0] => Mux8.IN5
s[0] => Mux9.IN5
s[0] => Mux10.IN5
s[0] => Mux11.IN5
s[0] => Mux12.IN5
s[0] => Mux13.IN5
s[0] => Mux14.IN5
s[0] => Mux15.IN5
s[1] => Mux0.IN4
s[1] => Mux1.IN4
s[1] => Mux2.IN4
s[1] => Mux3.IN4
s[1] => Mux4.IN4
s[1] => Mux5.IN4
s[1] => Mux6.IN4
s[1] => Mux7.IN4
s[1] => Mux8.IN4
s[1] => Mux9.IN4
s[1] => Mux10.IN4
s[1] => Mux11.IN4
s[1] => Mux12.IN4
s[1] => Mux13.IN4
s[1] => Mux14.IN4
s[1] => Mux15.IN4
y[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|claptonver1|processor:proc|mux2:srcbmux
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE


|claptonver1|processor:proc|ALU:alu
a[0] => Add0.IN16
a[0] => Add1.IN32
a[0] => res.IN0
a[0] => res.IN0
a[0] => res.IN0
a[0] => ShiftLeft0.IN17
a[0] => ShiftRight0.IN36
a[0] => ShiftRight0.IN37
a[0] => ShiftRight1.IN17
a[1] => Add0.IN15
a[1] => Add1.IN31
a[1] => res.IN0
a[1] => res.IN0
a[1] => res.IN0
a[1] => ShiftLeft0.IN16
a[1] => ShiftRight0.IN34
a[1] => ShiftRight0.IN35
a[1] => ShiftRight1.IN16
a[2] => Add0.IN14
a[2] => Add1.IN30
a[2] => res.IN0
a[2] => res.IN0
a[2] => res.IN0
a[2] => ShiftLeft0.IN15
a[2] => ShiftRight0.IN32
a[2] => ShiftRight0.IN33
a[2] => ShiftRight1.IN15
a[3] => Add0.IN13
a[3] => Add1.IN29
a[3] => res.IN0
a[3] => res.IN0
a[3] => res.IN0
a[3] => ShiftLeft0.IN14
a[3] => ShiftRight0.IN30
a[3] => ShiftRight0.IN31
a[3] => ShiftRight1.IN14
a[4] => Add0.IN12
a[4] => Add1.IN28
a[4] => res.IN0
a[4] => res.IN0
a[4] => res.IN0
a[4] => ShiftLeft0.IN13
a[4] => ShiftRight0.IN28
a[4] => ShiftRight0.IN29
a[4] => ShiftRight1.IN13
a[5] => Add0.IN11
a[5] => Add1.IN27
a[5] => res.IN0
a[5] => res.IN0
a[5] => res.IN0
a[5] => ShiftLeft0.IN12
a[5] => ShiftRight0.IN26
a[5] => ShiftRight0.IN27
a[5] => ShiftRight1.IN12
a[6] => Add0.IN10
a[6] => Add1.IN26
a[6] => res.IN0
a[6] => res.IN0
a[6] => res.IN0
a[6] => ShiftLeft0.IN11
a[6] => ShiftRight0.IN24
a[6] => ShiftRight0.IN25
a[6] => ShiftRight1.IN11
a[7] => Add0.IN9
a[7] => Add1.IN25
a[7] => res.IN0
a[7] => res.IN0
a[7] => res.IN0
a[7] => ShiftLeft0.IN10
a[7] => ShiftRight0.IN22
a[7] => ShiftRight0.IN23
a[7] => ShiftRight1.IN10
a[8] => Add0.IN8
a[8] => Add1.IN24
a[8] => res.IN0
a[8] => res.IN0
a[8] => res.IN0
a[8] => ShiftLeft0.IN9
a[8] => ShiftRight0.IN20
a[8] => ShiftRight0.IN21
a[8] => ShiftRight1.IN9
a[9] => Add0.IN7
a[9] => Add1.IN23
a[9] => res.IN0
a[9] => res.IN0
a[9] => res.IN0
a[9] => ShiftLeft0.IN8
a[9] => ShiftRight0.IN18
a[9] => ShiftRight0.IN19
a[9] => ShiftRight1.IN8
a[10] => Add0.IN6
a[10] => Add1.IN22
a[10] => res.IN0
a[10] => res.IN0
a[10] => res.IN0
a[10] => ShiftLeft0.IN7
a[10] => ShiftRight0.IN16
a[10] => ShiftRight0.IN17
a[10] => ShiftRight1.IN7
a[11] => Add0.IN5
a[11] => Add1.IN21
a[11] => res.IN0
a[11] => res.IN0
a[11] => res.IN0
a[11] => ShiftLeft0.IN6
a[11] => ShiftRight0.IN14
a[11] => ShiftRight0.IN15
a[11] => ShiftRight1.IN6
a[12] => Add0.IN4
a[12] => Add1.IN20
a[12] => res.IN0
a[12] => res.IN0
a[12] => res.IN0
a[12] => ShiftLeft0.IN5
a[12] => ShiftRight0.IN12
a[12] => ShiftRight0.IN13
a[12] => ShiftRight1.IN5
a[13] => Add0.IN3
a[13] => Add1.IN19
a[13] => res.IN0
a[13] => res.IN0
a[13] => res.IN0
a[13] => ShiftLeft0.IN4
a[13] => ShiftRight0.IN10
a[13] => ShiftRight0.IN11
a[13] => ShiftRight1.IN4
a[14] => Add0.IN2
a[14] => Add1.IN18
a[14] => res.IN0
a[14] => res.IN0
a[14] => res.IN0
a[14] => ShiftLeft0.IN3
a[14] => ShiftRight0.IN8
a[14] => ShiftRight0.IN9
a[14] => ShiftRight1.IN3
a[15] => Add0.IN1
a[15] => Add1.IN17
a[15] => res.IN0
a[15] => res.IN0
a[15] => res.IN0
a[15] => ShiftLeft0.IN2
a[15] => ShiftRight0.IN6
a[15] => ShiftRight0.IN7
a[15] => ShiftRight1.IN2
a[15] => V.IN1
b[0] => Add0.IN32
b[0] => res.IN1
b[0] => res.IN1
b[0] => res.IN1
b[0] => ShiftLeft0.IN33
b[0] => ShiftRight1.IN33
b[0] => Mux15.IN15
b[0] => Add1.IN16
b[0] => Add2.IN4
b[1] => Add0.IN31
b[1] => res.IN1
b[1] => res.IN1
b[1] => res.IN1
b[1] => ShiftLeft0.IN32
b[1] => ShiftRight1.IN32
b[1] => Mux14.IN15
b[1] => Add1.IN15
b[1] => Add2.IN3
b[2] => Add0.IN30
b[2] => res.IN1
b[2] => res.IN1
b[2] => res.IN1
b[2] => ShiftLeft0.IN31
b[2] => ShiftRight1.IN31
b[2] => Mux13.IN15
b[2] => Add1.IN14
b[2] => Add2.IN2
b[3] => Add0.IN29
b[3] => res.IN1
b[3] => res.IN1
b[3] => res.IN1
b[3] => ShiftLeft0.IN30
b[3] => ShiftRight1.IN30
b[3] => Mux12.IN15
b[3] => Add1.IN13
b[3] => Add2.IN1
b[4] => Add0.IN28
b[4] => res.IN1
b[4] => res.IN1
b[4] => res.IN1
b[4] => ShiftLeft0.IN29
b[4] => ShiftRight1.IN29
b[4] => Mux11.IN15
b[4] => Add1.IN12
b[5] => Add0.IN27
b[5] => res.IN1
b[5] => res.IN1
b[5] => res.IN1
b[5] => ShiftLeft0.IN28
b[5] => ShiftRight1.IN28
b[5] => Mux10.IN15
b[5] => Add1.IN11
b[6] => Add0.IN26
b[6] => res.IN1
b[6] => res.IN1
b[6] => res.IN1
b[6] => ShiftLeft0.IN27
b[6] => ShiftRight1.IN27
b[6] => Mux9.IN15
b[6] => Add1.IN10
b[7] => Add0.IN25
b[7] => res.IN1
b[7] => res.IN1
b[7] => res.IN1
b[7] => ShiftLeft0.IN26
b[7] => ShiftRight1.IN26
b[7] => Mux8.IN15
b[7] => Add1.IN9
b[8] => Add0.IN24
b[8] => res.IN1
b[8] => res.IN1
b[8] => res.IN1
b[8] => ShiftLeft0.IN25
b[8] => ShiftRight1.IN25
b[8] => Mux7.IN15
b[8] => Add1.IN8
b[9] => Add0.IN23
b[9] => res.IN1
b[9] => res.IN1
b[9] => res.IN1
b[9] => ShiftLeft0.IN24
b[9] => ShiftRight1.IN24
b[9] => Mux6.IN15
b[9] => Add1.IN7
b[10] => Add0.IN22
b[10] => res.IN1
b[10] => res.IN1
b[10] => res.IN1
b[10] => ShiftLeft0.IN23
b[10] => ShiftRight1.IN23
b[10] => Mux5.IN15
b[10] => Add1.IN6
b[11] => Add0.IN21
b[11] => res.IN1
b[11] => res.IN1
b[11] => res.IN1
b[11] => ShiftLeft0.IN22
b[11] => ShiftRight1.IN22
b[11] => Mux4.IN15
b[11] => Add1.IN5
b[12] => Add0.IN20
b[12] => res.IN1
b[12] => res.IN1
b[12] => res.IN1
b[12] => ShiftLeft0.IN21
b[12] => ShiftRight1.IN21
b[12] => Mux3.IN15
b[12] => Add1.IN4
b[13] => Add0.IN19
b[13] => res.IN1
b[13] => res.IN1
b[13] => res.IN1
b[13] => ShiftLeft0.IN20
b[13] => ShiftRight1.IN20
b[13] => Mux2.IN15
b[13] => Add1.IN3
b[14] => Add0.IN18
b[14] => res.IN1
b[14] => res.IN1
b[14] => res.IN1
b[14] => ShiftLeft0.IN19
b[14] => ShiftRight1.IN19
b[14] => Mux1.IN15
b[14] => Add1.IN2
b[15] => Add0.IN17
b[15] => res.IN1
b[15] => res.IN1
b[15] => res.IN1
b[15] => ShiftLeft0.IN18
b[15] => ShiftRight1.IN18
b[15] => Mux0.IN15
b[15] => Add1.IN1
control[0] => Mux0.IN19
control[0] => Mux1.IN19
control[0] => Mux2.IN19
control[0] => Mux3.IN19
control[0] => Mux4.IN19
control[0] => Mux5.IN19
control[0] => Mux6.IN19
control[0] => Mux7.IN19
control[0] => Mux8.IN19
control[0] => Mux9.IN19
control[0] => Mux10.IN19
control[0] => Mux11.IN19
control[0] => Mux12.IN19
control[0] => Mux13.IN19
control[0] => Mux14.IN19
control[0] => Mux15.IN19
control[0] => Mux16.IN19
control[0] => Decoder0.IN3
control[1] => Mux0.IN18
control[1] => Mux1.IN18
control[1] => Mux2.IN18
control[1] => Mux3.IN18
control[1] => Mux4.IN18
control[1] => Mux5.IN18
control[1] => Mux6.IN18
control[1] => Mux7.IN18
control[1] => Mux8.IN18
control[1] => Mux9.IN18
control[1] => Mux10.IN18
control[1] => Mux11.IN18
control[1] => Mux12.IN18
control[1] => Mux13.IN18
control[1] => Mux14.IN18
control[1] => Mux15.IN18
control[1] => Mux16.IN18
control[1] => Decoder0.IN2
control[2] => Mux0.IN17
control[2] => Mux1.IN17
control[2] => Mux2.IN17
control[2] => Mux3.IN17
control[2] => Mux4.IN17
control[2] => Mux5.IN17
control[2] => Mux6.IN17
control[2] => Mux7.IN17
control[2] => Mux8.IN17
control[2] => Mux9.IN17
control[2] => Mux10.IN17
control[2] => Mux11.IN17
control[2] => Mux12.IN17
control[2] => Mux13.IN17
control[2] => Mux14.IN17
control[2] => Mux15.IN17
control[2] => Mux16.IN17
control[2] => Decoder0.IN1
control[3] => Mux0.IN16
control[3] => Mux1.IN16
control[3] => Mux2.IN16
control[3] => Mux3.IN16
control[3] => Mux4.IN16
control[3] => Mux5.IN16
control[3] => Mux6.IN16
control[3] => Mux7.IN16
control[3] => Mux8.IN16
control[3] => Mux9.IN16
control[3] => Mux10.IN16
control[3] => Mux11.IN16
control[3] => Mux12.IN16
control[3] => Mux13.IN16
control[3] => Mux14.IN16
control[3] => Mux15.IN16
control[3] => Mux16.IN16
control[3] => Decoder0.IN0
res[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
S <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Z <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
C <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
V <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|claptonver1|processor:proc|mux2:writeregdestination
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE


|claptonver1|processor:proc|adder:pcadd2
a[0] => Add0.IN16
a[1] => Add0.IN15
a[2] => Add0.IN14
a[3] => Add0.IN13
a[4] => Add0.IN12
a[5] => Add0.IN11
a[6] => Add0.IN10
a[7] => Add0.IN9
a[8] => Add0.IN8
a[9] => Add0.IN7
a[10] => Add0.IN6
a[11] => Add0.IN5
a[12] => Add0.IN4
a[13] => Add0.IN3
a[14] => Add0.IN2
a[15] => Add0.IN1
b[0] => Add0.IN32
b[1] => Add0.IN31
b[2] => Add0.IN30
b[3] => Add0.IN29
b[4] => Add0.IN28
b[5] => Add0.IN27
b[6] => Add0.IN26
b[7] => Add0.IN25
b[8] => Add0.IN24
b[9] => Add0.IN23
b[10] => Add0.IN22
b[11] => Add0.IN21
b[12] => Add0.IN20
b[13] => Add0.IN19
b[14] => Add0.IN18
b[15] => Add0.IN17
y[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|claptonver1|processor:proc|flopr:EXMEM
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
clk => q[32]~reg0.CLK
clk => q[33]~reg0.CLK
clk => q[34]~reg0.CLK
clk => q[35]~reg0.CLK
clk => q[36]~reg0.CLK
clk => q[37]~reg0.CLK
clk => q[38]~reg0.CLK
clk => q[39]~reg0.CLK
clk => q[40]~reg0.CLK
clk => q[41]~reg0.CLK
clk => q[42]~reg0.CLK
clk => q[43]~reg0.CLK
clk => q[44]~reg0.CLK
clk => q[45]~reg0.CLK
clk => q[46]~reg0.CLK
clk => q[47]~reg0.CLK
clk => q[48]~reg0.CLK
clk => q[49]~reg0.CLK
clk => q[50]~reg0.CLK
clk => q[51]~reg0.CLK
clk => q[52]~reg0.CLK
clk => q[53]~reg0.CLK
clk => q[54]~reg0.CLK
clk => q[55]~reg0.CLK
clk => q[56]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
reset => q[32]~reg0.ACLR
reset => q[33]~reg0.ACLR
reset => q[34]~reg0.ACLR
reset => q[35]~reg0.ACLR
reset => q[36]~reg0.ACLR
reset => q[37]~reg0.ACLR
reset => q[38]~reg0.ACLR
reset => q[39]~reg0.ACLR
reset => q[40]~reg0.ACLR
reset => q[41]~reg0.ACLR
reset => q[42]~reg0.ACLR
reset => q[43]~reg0.ACLR
reset => q[44]~reg0.ACLR
reset => q[45]~reg0.ACLR
reset => q[46]~reg0.ACLR
reset => q[47]~reg0.ACLR
reset => q[48]~reg0.ACLR
reset => q[49]~reg0.ACLR
reset => q[50]~reg0.ACLR
reset => q[51]~reg0.ACLR
reset => q[52]~reg0.ACLR
reset => q[53]~reg0.ACLR
reset => q[54]~reg0.ACLR
reset => q[55]~reg0.ACLR
reset => q[56]~reg0.ACLR
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
d[32] => q[32]~reg0.DATAIN
d[33] => q[33]~reg0.DATAIN
d[34] => q[34]~reg0.DATAIN
d[35] => q[35]~reg0.DATAIN
d[36] => q[36]~reg0.DATAIN
d[37] => q[37]~reg0.DATAIN
d[38] => q[38]~reg0.DATAIN
d[39] => q[39]~reg0.DATAIN
d[40] => q[40]~reg0.DATAIN
d[41] => q[41]~reg0.DATAIN
d[42] => q[42]~reg0.DATAIN
d[43] => q[43]~reg0.DATAIN
d[44] => q[44]~reg0.DATAIN
d[45] => q[45]~reg0.DATAIN
d[46] => q[46]~reg0.DATAIN
d[47] => q[47]~reg0.DATAIN
d[48] => q[48]~reg0.DATAIN
d[49] => q[49]~reg0.DATAIN
d[50] => q[50]~reg0.DATAIN
d[51] => q[51]~reg0.DATAIN
d[52] => q[52]~reg0.DATAIN
d[53] => q[53]~reg0.DATAIN
d[54] => q[54]~reg0.DATAIN
d[55] => q[55]~reg0.DATAIN
d[56] => q[56]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[38] <= q[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[39] <= q[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[40] <= q[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[41] <= q[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[42] <= q[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[43] <= q[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[44] <= q[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[45] <= q[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[46] <= q[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[47] <= q[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[48] <= q[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[49] <= q[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[50] <= q[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[51] <= q[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[52] <= q[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[53] <= q[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[54] <= q[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[55] <= q[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[56] <= q[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|claptonver1|processor:proc|pcbranch:pcbr
branchD[0] => always0.IN1
branchD[1] => always0.IN0
branchD[2] => always0.IN1
branchD[3] => always0.IN1
branchD[4] => always0.IN0
ZE => always0.IN1
ZE => always0.IN1
ZE => always0.IN1
SE => always0.IN0
VE => always0.IN1
jumpD => pcsrcD.IN1
pcsrcD <= pcsrcD.DB_MAX_OUTPUT_PORT_TYPE


|claptonver1|processor:proc|mux2:limux
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE


|claptonver1|processor:proc|mux2:exinput
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE


|claptonver1|processor:proc|flopr:MEMWB1
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
clk => q[32]~reg0.CLK
clk => q[33]~reg0.CLK
clk => q[34]~reg0.CLK
clk => q[35]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
reset => q[32]~reg0.ACLR
reset => q[33]~reg0.ACLR
reset => q[34]~reg0.ACLR
reset => q[35]~reg0.ACLR
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
d[32] => q[32]~reg0.DATAIN
d[33] => q[33]~reg0.DATAIN
d[34] => q[34]~reg0.DATAIN
d[35] => q[35]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|claptonver1|processor:proc|flopr:MEMWB2
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|claptonver1|processor:proc|mux2:regwritemux
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE


|claptonver1|processor:proc|hazard:haz
rsD[0] => Equal4.IN2
rsD[1] => Equal4.IN1
rsD[2] => Equal4.IN0
rdD[0] => Equal5.IN2
rdD[1] => Equal5.IN1
rdD[2] => Equal5.IN0
rsE[0] => Equal0.IN2
rsE[0] => Equal1.IN2
rsE[1] => Equal0.IN1
rsE[1] => Equal1.IN1
rsE[2] => Equal0.IN0
rsE[2] => Equal1.IN0
rdE[0] => Equal2.IN2
rdE[0] => Equal3.IN2
rdE[1] => Equal2.IN1
rdE[1] => Equal3.IN1
rdE[2] => Equal2.IN0
rdE[2] => Equal3.IN0
writeregE[0] => Equal4.IN5
writeregE[0] => Equal5.IN5
writeregE[1] => Equal4.IN4
writeregE[1] => Equal5.IN4
writeregE[2] => Equal4.IN3
writeregE[2] => Equal5.IN3
writeregM[0] => Equal0.IN5
writeregM[0] => Equal2.IN5
writeregM[1] => Equal0.IN4
writeregM[1] => Equal2.IN4
writeregM[2] => Equal0.IN3
writeregM[2] => Equal2.IN3
writeregW[0] => Equal1.IN5
writeregW[0] => Equal3.IN5
writeregW[1] => Equal1.IN4
writeregW[1] => Equal3.IN4
writeregW[2] => Equal1.IN3
writeregW[2] => Equal3.IN3
pcsrcD => stallD.IN1
regwriteM => always0.IN1
regwriteM => always0.IN1
regwriteW => always0.IN1
regwriteW => always0.IN1
memtoregE => lwstall.IN0
liE => lwstall.IN1
inE => lwstall.IN1
forwardAE[0] <= forwardAE.DB_MAX_OUTPUT_PORT_TYPE
forwardAE[1] <= always0.DB_MAX_OUTPUT_PORT_TYPE
forwardBE[0] <= forwardBE.DB_MAX_OUTPUT_PORT_TYPE
forwardBE[1] <= always0.DB_MAX_OUTPUT_PORT_TYPE
stallF <= lwstall.DB_MAX_OUTPUT_PORT_TYPE
stallD <= stallD.DB_MAX_OUTPUT_PORT_TYPE


|claptonver1|IM:im
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|claptonver1|IM:im|altsyncram:altsyncram_component
wren_a => altsyncram_n6k1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_n6k1:auto_generated.data_a[0]
data_a[1] => altsyncram_n6k1:auto_generated.data_a[1]
data_a[2] => altsyncram_n6k1:auto_generated.data_a[2]
data_a[3] => altsyncram_n6k1:auto_generated.data_a[3]
data_a[4] => altsyncram_n6k1:auto_generated.data_a[4]
data_a[5] => altsyncram_n6k1:auto_generated.data_a[5]
data_a[6] => altsyncram_n6k1:auto_generated.data_a[6]
data_a[7] => altsyncram_n6k1:auto_generated.data_a[7]
data_a[8] => altsyncram_n6k1:auto_generated.data_a[8]
data_a[9] => altsyncram_n6k1:auto_generated.data_a[9]
data_a[10] => altsyncram_n6k1:auto_generated.data_a[10]
data_a[11] => altsyncram_n6k1:auto_generated.data_a[11]
data_a[12] => altsyncram_n6k1:auto_generated.data_a[12]
data_a[13] => altsyncram_n6k1:auto_generated.data_a[13]
data_a[14] => altsyncram_n6k1:auto_generated.data_a[14]
data_a[15] => altsyncram_n6k1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_n6k1:auto_generated.address_a[0]
address_a[1] => altsyncram_n6k1:auto_generated.address_a[1]
address_a[2] => altsyncram_n6k1:auto_generated.address_a[2]
address_a[3] => altsyncram_n6k1:auto_generated.address_a[3]
address_a[4] => altsyncram_n6k1:auto_generated.address_a[4]
address_a[5] => altsyncram_n6k1:auto_generated.address_a[5]
address_a[6] => altsyncram_n6k1:auto_generated.address_a[6]
address_a[7] => altsyncram_n6k1:auto_generated.address_a[7]
address_a[8] => altsyncram_n6k1:auto_generated.address_a[8]
address_a[9] => altsyncram_n6k1:auto_generated.address_a[9]
address_a[10] => altsyncram_n6k1:auto_generated.address_a[10]
address_a[11] => altsyncram_n6k1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_n6k1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_n6k1:auto_generated.q_a[0]
q_a[1] <= altsyncram_n6k1:auto_generated.q_a[1]
q_a[2] <= altsyncram_n6k1:auto_generated.q_a[2]
q_a[3] <= altsyncram_n6k1:auto_generated.q_a[3]
q_a[4] <= altsyncram_n6k1:auto_generated.q_a[4]
q_a[5] <= altsyncram_n6k1:auto_generated.q_a[5]
q_a[6] <= altsyncram_n6k1:auto_generated.q_a[6]
q_a[7] <= altsyncram_n6k1:auto_generated.q_a[7]
q_a[8] <= altsyncram_n6k1:auto_generated.q_a[8]
q_a[9] <= altsyncram_n6k1:auto_generated.q_a[9]
q_a[10] <= altsyncram_n6k1:auto_generated.q_a[10]
q_a[11] <= altsyncram_n6k1:auto_generated.q_a[11]
q_a[12] <= altsyncram_n6k1:auto_generated.q_a[12]
q_a[13] <= altsyncram_n6k1:auto_generated.q_a[13]
q_a[14] <= altsyncram_n6k1:auto_generated.q_a[14]
q_a[15] <= altsyncram_n6k1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|claptonver1|IM:im|altsyncram:altsyncram_component|altsyncram_n6k1:auto_generated
address_a[0] => altsyncram_lga2:altsyncram1.address_a[0]
address_a[1] => altsyncram_lga2:altsyncram1.address_a[1]
address_a[2] => altsyncram_lga2:altsyncram1.address_a[2]
address_a[3] => altsyncram_lga2:altsyncram1.address_a[3]
address_a[4] => altsyncram_lga2:altsyncram1.address_a[4]
address_a[5] => altsyncram_lga2:altsyncram1.address_a[5]
address_a[6] => altsyncram_lga2:altsyncram1.address_a[6]
address_a[7] => altsyncram_lga2:altsyncram1.address_a[7]
address_a[8] => altsyncram_lga2:altsyncram1.address_a[8]
address_a[9] => altsyncram_lga2:altsyncram1.address_a[9]
address_a[10] => altsyncram_lga2:altsyncram1.address_a[10]
address_a[11] => altsyncram_lga2:altsyncram1.address_a[11]
clock0 => altsyncram_lga2:altsyncram1.clock0
data_a[0] => altsyncram_lga2:altsyncram1.data_a[0]
data_a[1] => altsyncram_lga2:altsyncram1.data_a[1]
data_a[2] => altsyncram_lga2:altsyncram1.data_a[2]
data_a[3] => altsyncram_lga2:altsyncram1.data_a[3]
data_a[4] => altsyncram_lga2:altsyncram1.data_a[4]
data_a[5] => altsyncram_lga2:altsyncram1.data_a[5]
data_a[6] => altsyncram_lga2:altsyncram1.data_a[6]
data_a[7] => altsyncram_lga2:altsyncram1.data_a[7]
data_a[8] => altsyncram_lga2:altsyncram1.data_a[8]
data_a[9] => altsyncram_lga2:altsyncram1.data_a[9]
data_a[10] => altsyncram_lga2:altsyncram1.data_a[10]
data_a[11] => altsyncram_lga2:altsyncram1.data_a[11]
data_a[12] => altsyncram_lga2:altsyncram1.data_a[12]
data_a[13] => altsyncram_lga2:altsyncram1.data_a[13]
data_a[14] => altsyncram_lga2:altsyncram1.data_a[14]
data_a[15] => altsyncram_lga2:altsyncram1.data_a[15]
q_a[0] <= altsyncram_lga2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_lga2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_lga2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_lga2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_lga2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_lga2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_lga2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_lga2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_lga2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_lga2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_lga2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_lga2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_lga2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_lga2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_lga2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_lga2:altsyncram1.q_a[15]
wren_a => altsyncram_lga2:altsyncram1.wren_a


|claptonver1|IM:im|altsyncram:altsyncram_component|altsyncram_n6k1:auto_generated|altsyncram_lga2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[11] => ram_block3a8.PORTAADDR11
address_a[11] => ram_block3a9.PORTAADDR11
address_a[11] => ram_block3a10.PORTAADDR11
address_a[11] => ram_block3a11.PORTAADDR11
address_a[11] => ram_block3a12.PORTAADDR11
address_a[11] => ram_block3a13.PORTAADDR11
address_a[11] => ram_block3a14.PORTAADDR11
address_a[11] => ram_block3a15.PORTAADDR11
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[11] => ram_block3a8.PORTBADDR11
address_b[11] => ram_block3a9.PORTBADDR11
address_b[11] => ram_block3a10.PORTBADDR11
address_b[11] => ram_block3a11.PORTBADDR11
address_b[11] => ram_block3a12.PORTBADDR11
address_b[11] => ram_block3a13.PORTBADDR11
address_b[11] => ram_block3a14.PORTBADDR11
address_b[11] => ram_block3a15.PORTBADDR11
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE


|claptonver1|IM:im|altsyncram:altsyncram_component|altsyncram_n6k1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|claptonver1|IM:im|altsyncram:altsyncram_component|altsyncram_n6k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|claptonver1|IM:im|altsyncram:altsyncram_component|altsyncram_n6k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|claptonver1|IM:im|altsyncram:altsyncram_component|altsyncram_n6k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
ROM_DATA[48] => Mux3.IN18
ROM_DATA[49] => Mux2.IN18
ROM_DATA[50] => Mux1.IN18
ROM_DATA[51] => Mux0.IN18
ROM_DATA[52] => Mux3.IN14
ROM_DATA[53] => Mux2.IN14
ROM_DATA[54] => Mux1.IN14
ROM_DATA[55] => Mux0.IN14
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|claptonver1|DM:dm
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|claptonver1|DM:dm|altsyncram:altsyncram_component
wren_a => altsyncram_hjk1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_hjk1:auto_generated.data_a[0]
data_a[1] => altsyncram_hjk1:auto_generated.data_a[1]
data_a[2] => altsyncram_hjk1:auto_generated.data_a[2]
data_a[3] => altsyncram_hjk1:auto_generated.data_a[3]
data_a[4] => altsyncram_hjk1:auto_generated.data_a[4]
data_a[5] => altsyncram_hjk1:auto_generated.data_a[5]
data_a[6] => altsyncram_hjk1:auto_generated.data_a[6]
data_a[7] => altsyncram_hjk1:auto_generated.data_a[7]
data_a[8] => altsyncram_hjk1:auto_generated.data_a[8]
data_a[9] => altsyncram_hjk1:auto_generated.data_a[9]
data_a[10] => altsyncram_hjk1:auto_generated.data_a[10]
data_a[11] => altsyncram_hjk1:auto_generated.data_a[11]
data_a[12] => altsyncram_hjk1:auto_generated.data_a[12]
data_a[13] => altsyncram_hjk1:auto_generated.data_a[13]
data_a[14] => altsyncram_hjk1:auto_generated.data_a[14]
data_a[15] => altsyncram_hjk1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_hjk1:auto_generated.address_a[0]
address_a[1] => altsyncram_hjk1:auto_generated.address_a[1]
address_a[2] => altsyncram_hjk1:auto_generated.address_a[2]
address_a[3] => altsyncram_hjk1:auto_generated.address_a[3]
address_a[4] => altsyncram_hjk1:auto_generated.address_a[4]
address_a[5] => altsyncram_hjk1:auto_generated.address_a[5]
address_a[6] => altsyncram_hjk1:auto_generated.address_a[6]
address_a[7] => altsyncram_hjk1:auto_generated.address_a[7]
address_a[8] => altsyncram_hjk1:auto_generated.address_a[8]
address_a[9] => altsyncram_hjk1:auto_generated.address_a[9]
address_a[10] => altsyncram_hjk1:auto_generated.address_a[10]
address_a[11] => altsyncram_hjk1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hjk1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_hjk1:auto_generated.q_a[0]
q_a[1] <= altsyncram_hjk1:auto_generated.q_a[1]
q_a[2] <= altsyncram_hjk1:auto_generated.q_a[2]
q_a[3] <= altsyncram_hjk1:auto_generated.q_a[3]
q_a[4] <= altsyncram_hjk1:auto_generated.q_a[4]
q_a[5] <= altsyncram_hjk1:auto_generated.q_a[5]
q_a[6] <= altsyncram_hjk1:auto_generated.q_a[6]
q_a[7] <= altsyncram_hjk1:auto_generated.q_a[7]
q_a[8] <= altsyncram_hjk1:auto_generated.q_a[8]
q_a[9] <= altsyncram_hjk1:auto_generated.q_a[9]
q_a[10] <= altsyncram_hjk1:auto_generated.q_a[10]
q_a[11] <= altsyncram_hjk1:auto_generated.q_a[11]
q_a[12] <= altsyncram_hjk1:auto_generated.q_a[12]
q_a[13] <= altsyncram_hjk1:auto_generated.q_a[13]
q_a[14] <= altsyncram_hjk1:auto_generated.q_a[14]
q_a[15] <= altsyncram_hjk1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|claptonver1|DM:dm|altsyncram:altsyncram_component|altsyncram_hjk1:auto_generated
address_a[0] => altsyncram_fta2:altsyncram1.address_a[0]
address_a[1] => altsyncram_fta2:altsyncram1.address_a[1]
address_a[2] => altsyncram_fta2:altsyncram1.address_a[2]
address_a[3] => altsyncram_fta2:altsyncram1.address_a[3]
address_a[4] => altsyncram_fta2:altsyncram1.address_a[4]
address_a[5] => altsyncram_fta2:altsyncram1.address_a[5]
address_a[6] => altsyncram_fta2:altsyncram1.address_a[6]
address_a[7] => altsyncram_fta2:altsyncram1.address_a[7]
address_a[8] => altsyncram_fta2:altsyncram1.address_a[8]
address_a[9] => altsyncram_fta2:altsyncram1.address_a[9]
address_a[10] => altsyncram_fta2:altsyncram1.address_a[10]
address_a[11] => altsyncram_fta2:altsyncram1.address_a[11]
clock0 => altsyncram_fta2:altsyncram1.clock0
data_a[0] => altsyncram_fta2:altsyncram1.data_a[0]
data_a[1] => altsyncram_fta2:altsyncram1.data_a[1]
data_a[2] => altsyncram_fta2:altsyncram1.data_a[2]
data_a[3] => altsyncram_fta2:altsyncram1.data_a[3]
data_a[4] => altsyncram_fta2:altsyncram1.data_a[4]
data_a[5] => altsyncram_fta2:altsyncram1.data_a[5]
data_a[6] => altsyncram_fta2:altsyncram1.data_a[6]
data_a[7] => altsyncram_fta2:altsyncram1.data_a[7]
data_a[8] => altsyncram_fta2:altsyncram1.data_a[8]
data_a[9] => altsyncram_fta2:altsyncram1.data_a[9]
data_a[10] => altsyncram_fta2:altsyncram1.data_a[10]
data_a[11] => altsyncram_fta2:altsyncram1.data_a[11]
data_a[12] => altsyncram_fta2:altsyncram1.data_a[12]
data_a[13] => altsyncram_fta2:altsyncram1.data_a[13]
data_a[14] => altsyncram_fta2:altsyncram1.data_a[14]
data_a[15] => altsyncram_fta2:altsyncram1.data_a[15]
q_a[0] <= altsyncram_fta2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_fta2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_fta2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_fta2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_fta2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_fta2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_fta2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_fta2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_fta2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_fta2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_fta2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_fta2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_fta2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_fta2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_fta2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_fta2:altsyncram1.q_a[15]
wren_a => altsyncram_fta2:altsyncram1.wren_a


|claptonver1|DM:dm|altsyncram:altsyncram_component|altsyncram_hjk1:auto_generated|altsyncram_fta2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[11] => ram_block3a8.PORTAADDR11
address_a[11] => ram_block3a9.PORTAADDR11
address_a[11] => ram_block3a10.PORTAADDR11
address_a[11] => ram_block3a11.PORTAADDR11
address_a[11] => ram_block3a12.PORTAADDR11
address_a[11] => ram_block3a13.PORTAADDR11
address_a[11] => ram_block3a14.PORTAADDR11
address_a[11] => ram_block3a15.PORTAADDR11
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[11] => ram_block3a8.PORTBADDR11
address_b[11] => ram_block3a9.PORTBADDR11
address_b[11] => ram_block3a10.PORTBADDR11
address_b[11] => ram_block3a11.PORTBADDR11
address_b[11] => ram_block3a12.PORTBADDR11
address_b[11] => ram_block3a13.PORTBADDR11
address_b[11] => ram_block3a14.PORTBADDR11
address_b[11] => ram_block3a15.PORTBADDR11
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE


|claptonver1|DM:dm|altsyncram:altsyncram_component|altsyncram_hjk1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|claptonver1|DM:dm|altsyncram:altsyncram_component|altsyncram_hjk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|claptonver1|DM:dm|altsyncram:altsyncram_component|altsyncram_hjk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|claptonver1|DM:dm|altsyncram:altsyncram_component|altsyncram_hjk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
ROM_DATA[48] => Mux3.IN18
ROM_DATA[49] => Mux2.IN18
ROM_DATA[50] => Mux1.IN18
ROM_DATA[51] => Mux0.IN18
ROM_DATA[52] => Mux3.IN14
ROM_DATA[53] => Mux2.IN14
ROM_DATA[54] => Mux1.IN14
ROM_DATA[55] => Mux0.IN14
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


