\doxysubsubsection{PLL entry clock source}
\hypertarget{group___r_c_c___l_l___e_c___p_l_l_s_o_u_r_c_e}{}\label{group___r_c_c___l_l___e_c___p_l_l_s_o_u_r_c_e}\index{PLL entry clock source@{PLL entry clock source}}
\doxysubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___p_l_l_s_o_u_r_c_e_ga90a71ed6ed4b44a5b6ad271fd8b6c570}{LL\+\_\+\+RCC\+\_\+\+PLLSOURCE\+\_\+\+NONE}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___p_l_l_s_o_u_r_c_e_ga709a71b78d39545b3eb3fcbf0cb72ff8}{LL\+\_\+\+RCC\+\_\+\+PLLSOURCE\+\_\+\+HSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf688c4f038f29247cc0280dbdda24a7}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSI}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___p_l_l_s_o_u_r_c_e_ga1016d09eeee6f436b77fc117a9c67ffb}{LL\+\_\+\+RCC\+\_\+\+PLLSOURCE\+\_\+\+HSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3a86c3918526efe2258ecbb34b91587}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE}}
\end{DoxyCompactItemize}


\doxysubsubsubsection{Description détaillée}


\doxysubsubsubsection{Documentation des macros}
\Hypertarget{group___r_c_c___l_l___e_c___p_l_l_s_o_u_r_c_e_ga1016d09eeee6f436b77fc117a9c67ffb}\index{PLL entry clock source@{PLL entry clock source}!LL\_RCC\_PLLSOURCE\_HSE@{LL\_RCC\_PLLSOURCE\_HSE}}
\index{LL\_RCC\_PLLSOURCE\_HSE@{LL\_RCC\_PLLSOURCE\_HSE}!PLL entry clock source@{PLL entry clock source}}
\doxysubsubsubsubsection{\texorpdfstring{LL\_RCC\_PLLSOURCE\_HSE}{LL\_RCC\_PLLSOURCE\_HSE}}
{\footnotesize\ttfamily \label{group___r_c_c___l_l___e_c___p_l_l_s_o_u_r_c_e_ga1016d09eeee6f436b77fc117a9c67ffb} 
\#define LL\+\_\+\+RCC\+\_\+\+PLLSOURCE\+\_\+\+HSE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3a86c3918526efe2258ecbb34b91587}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE}}}

HSE clock selected as PLL entry clock source \Hypertarget{group___r_c_c___l_l___e_c___p_l_l_s_o_u_r_c_e_ga709a71b78d39545b3eb3fcbf0cb72ff8}\index{PLL entry clock source@{PLL entry clock source}!LL\_RCC\_PLLSOURCE\_HSI@{LL\_RCC\_PLLSOURCE\_HSI}}
\index{LL\_RCC\_PLLSOURCE\_HSI@{LL\_RCC\_PLLSOURCE\_HSI}!PLL entry clock source@{PLL entry clock source}}
\doxysubsubsubsubsection{\texorpdfstring{LL\_RCC\_PLLSOURCE\_HSI}{LL\_RCC\_PLLSOURCE\_HSI}}
{\footnotesize\ttfamily \label{group___r_c_c___l_l___e_c___p_l_l_s_o_u_r_c_e_ga709a71b78d39545b3eb3fcbf0cb72ff8} 
\#define LL\+\_\+\+RCC\+\_\+\+PLLSOURCE\+\_\+\+HSI~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf688c4f038f29247cc0280dbdda24a7}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSI}}}

HSI16 clock selected as PLL entry clock source \Hypertarget{group___r_c_c___l_l___e_c___p_l_l_s_o_u_r_c_e_ga90a71ed6ed4b44a5b6ad271fd8b6c570}\index{PLL entry clock source@{PLL entry clock source}!LL\_RCC\_PLLSOURCE\_NONE@{LL\_RCC\_PLLSOURCE\_NONE}}
\index{LL\_RCC\_PLLSOURCE\_NONE@{LL\_RCC\_PLLSOURCE\_NONE}!PLL entry clock source@{PLL entry clock source}}
\doxysubsubsubsubsection{\texorpdfstring{LL\_RCC\_PLLSOURCE\_NONE}{LL\_RCC\_PLLSOURCE\_NONE}}
{\footnotesize\ttfamily \label{group___r_c_c___l_l___e_c___p_l_l_s_o_u_r_c_e_ga90a71ed6ed4b44a5b6ad271fd8b6c570} 
\#define LL\+\_\+\+RCC\+\_\+\+PLLSOURCE\+\_\+\+NONE~0x00000000U}

No clock 