{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724049972909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724049972909 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 19 11:46:12 2024 " "Processing started: Mon Aug 19 11:46:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724049972909 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724049972909 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gru_cell -c gru_cell " "Command: quartus_map --read_settings_files=on --write_settings_files=off gru_cell -c gru_cell" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724049972909 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1724049973179 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1724049973180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/TwosComp.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/TwosComp.v" { { "Info" "ISGN_ENTITY_NAME" "1 TwosComp " "Found entity 1: TwosComp" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/TwosComp.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/TwosComp.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724049980232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724049980232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/sub.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub " "Found entity 1: sub" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/sub.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/sub.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724049980233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724049980233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segmentDetector_General.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segmentDetector_General.v" { { "Info" "ISGN_ENTITY_NAME" "1 segmentDetector_General " "Found entity 1: segmentDetector_General" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segmentDetector_General.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segmentDetector_General.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724049980234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724049980234 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style ../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v(31) " "Unrecognized synthesis attribute \"rom_style\" at ../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v(31)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 31 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724049980235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" { { "Info" "ISGN_ENTITY_NAME" "1 segCoeffROM_tanh " "Found entity 1: segCoeffROM_tanh" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724049980235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724049980235 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style ../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v(31) " "Unrecognized synthesis attribute \"rom_style\" at ../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v(31)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 31 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724049980236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" { { "Info" "ISGN_ENTITY_NAME" "1 segCoeffROM_logsig " "Found entity 1: segCoeffROM_logsig" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724049980236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724049980236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/register_file_r_z.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/register_file_r_z.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file_r_z " "Found entity 1: register_file_r_z" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/register_file_r_z.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/register_file_r_z.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724049980237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724049980237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/register_file.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/register_file.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724049980237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724049980237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/RAM_P.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/RAM_P.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_P " "Found entity 1: RAM_P" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/RAM_P.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/RAM_P.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724049980238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724049980238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/quant.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/quant.v" { { "Info" "ISGN_ENTITY_NAME" "1 quant " "Found entity 1: quant" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/quant.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/quant.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724049980239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724049980239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/PSigmoid.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/PSigmoid.v" { { "Info" "ISGN_ENTITY_NAME" "1 PSigmoid " "Found entity 1: PSigmoid" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/PSigmoid.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/PSigmoid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724049980240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724049980240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724049980240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724049980240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/kernel.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/kernel.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel " "Found entity 1: kernel" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/kernel.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/kernel.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724049980241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724049980241 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bias BIAS gru_cell.v(58) " "Verilog HDL Declaration information at gru_cell.v(58): object \"bias\" differs only in case from object \"BIAS\" in the same scope" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/gru_cell.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/gru_cell.v" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724049980243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/gru_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/gru_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 gru_cell " "Found entity 1: gru_cell" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/gru_cell.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/gru_cell.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724049980243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724049980243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Sub.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 FixedPoint_Sub " "Found entity 1: FixedPoint_Sub" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Sub.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Sub.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724049980244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724049980244 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "WIO1 ../project_1.srcs/sources_1/imports/rani_koneru-attachments/sub.v 25 FixedPoint_Multiplier.v(23) " "Verilog HDL macro warning at FixedPoint_Multiplier.v(23): overriding existing definition for macro \"WIO1\", which was defined in \"../project_1.srcs/sources_1/imports/rani_koneru-attachments/sub.v\", line 25" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" 23 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1724049980245 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "Max_len ../project_1.srcs/sources_1/imports/rani_koneru-attachments/sub.v 27 FixedPoint_Multiplier.v(25) " "Verilog HDL macro warning at FixedPoint_Multiplier.v(25): overriding existing definition for macro \"Max_len\", which was defined in \"../project_1.srcs/sources_1/imports/rani_koneru-attachments/sub.v\", line 27" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" 25 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1724049980245 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "trun_size ../project_1.srcs/sources_1/imports/rani_koneru-attachments/sub.v 29 FixedPoint_Multiplier.v(27) " "Verilog HDL macro warning at FixedPoint_Multiplier.v(27): overriding existing definition for macro \"trun_size\", which was defined in \"../project_1.srcs/sources_1/imports/rani_koneru-attachments/sub.v\", line 29" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" 27 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1724049980245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 FixedPoint_Multiplier " "Found entity 1: FixedPoint_Multiplier" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724049980246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724049980246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Extend_Unsigned.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Extend_Unsigned.v" { { "Info" "ISGN_ENTITY_NAME" "1 FixedPoint_Extend_Unsigned " "Found entity 1: FixedPoint_Extend_Unsigned" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Extend_Unsigned.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Extend_Unsigned.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724049980246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724049980246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FixedPoint_Adder " "Found entity 1: FixedPoint_Adder" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Adder.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Adder.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724049980247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724049980247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/elementwise_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/elementwise_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 elementwise_sub " "Found entity 1: elementwise_sub" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/elementwise_sub.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/elementwise_sub.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724049980248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724049980248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/elementwise_quant.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/elementwise_quant.v" { { "Info" "ISGN_ENTITY_NAME" "1 elementwise_quant " "Found entity 1: elementwise_quant" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/elementwise_quant.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/elementwise_quant.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724049980249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724049980249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/elementwise_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/elementwise_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 elementwise_mult " "Found entity 1: elementwise_mult" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/elementwise_mult.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/elementwise_mult.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724049980250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724049980250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/elementwise_add.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/elementwise_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 elementwise_add " "Found entity 1: elementwise_add" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/elementwise_add.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/elementwise_add.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724049980250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724049980250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/control_unit.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/control_unit.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724049980251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724049980251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/columnwise_mvm.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/columnwise_mvm.v" { { "Info" "ISGN_ENTITY_NAME" "1 columnwise_mvm " "Found entity 1: columnwise_mvm" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/columnwise_mvm.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/columnwise_mvm.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724049980252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724049980252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/bias_add.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/bias_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 bias_add " "Found entity 1: bias_add" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/bias_add.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/bias_add.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724049980253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724049980253 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "WIO1 ../project_1.srcs/sources_1/imports/rani_koneru-attachments/sub.v 25 adder.v(27) " "Verilog HDL macro warning at adder.v(27): overriding existing definition for macro \"WIO1\", which was defined in \"../project_1.srcs/sources_1/imports/rani_koneru-attachments/sub.v\", line 25" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/adder.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/adder.v" 27 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1724049980253 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "Max_len ../project_1.srcs/sources_1/imports/rani_koneru-attachments/sub.v 27 adder.v(29) " "Verilog HDL macro warning at adder.v(29): overriding existing definition for macro \"Max_len\", which was defined in \"../project_1.srcs/sources_1/imports/rani_koneru-attachments/sub.v\", line 27" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/adder.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/adder.v" 29 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1724049980253 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "trun_size ../project_1.srcs/sources_1/imports/rani_koneru-attachments/sub.v 29 adder.v(31) " "Verilog HDL macro warning at adder.v(31): overriding existing definition for macro \"trun_size\", which was defined in \"../project_1.srcs/sources_1/imports/rani_koneru-attachments/sub.v\", line 29" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/adder.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/adder.v" 31 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1724049980253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/adder.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/adder.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724049980254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724049980254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/activation_function.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/activation_function.v" { { "Info" "ISGN_ENTITY_NAME" "1 activation_function " "Found entity 1: activation_function" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/activation_function.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/activation_function.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724049980255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724049980255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/abs.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/abs.v" { { "Info" "ISGN_ENTITY_NAME" "1 abs " "Found entity 1: abs" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/abs.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/abs.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724049980255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724049980255 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "gru_cell " "Elaborating entity \"gru_cell\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1724049980456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_P RAM_P:RAM " "Elaborating entity \"RAM_P\" for hierarchy \"RAM_P:RAM\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/gru_cell.v" "RAM" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/gru_cell.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724049981576 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1) " "Verilog HDL assignment warning at weight_matrix.txt(1): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993229 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(2) " "Verilog HDL assignment warning at weight_matrix.txt(2): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993230 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(3) " "Verilog HDL assignment warning at weight_matrix.txt(3): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993230 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(4) " "Verilog HDL assignment warning at weight_matrix.txt(4): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993231 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(5) " "Verilog HDL assignment warning at weight_matrix.txt(5): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993231 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(6) " "Verilog HDL assignment warning at weight_matrix.txt(6): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993232 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(7) " "Verilog HDL assignment warning at weight_matrix.txt(7): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993232 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(8) " "Verilog HDL assignment warning at weight_matrix.txt(8): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993233 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(9) " "Verilog HDL assignment warning at weight_matrix.txt(9): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993233 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(10) " "Verilog HDL assignment warning at weight_matrix.txt(10): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993234 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(11) " "Verilog HDL assignment warning at weight_matrix.txt(11): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993234 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(12) " "Verilog HDL assignment warning at weight_matrix.txt(12): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993235 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(13) " "Verilog HDL assignment warning at weight_matrix.txt(13): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993235 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(14) " "Verilog HDL assignment warning at weight_matrix.txt(14): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993235 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(15) " "Verilog HDL assignment warning at weight_matrix.txt(15): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993236 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(16) " "Verilog HDL assignment warning at weight_matrix.txt(16): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993236 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(17) " "Verilog HDL assignment warning at weight_matrix.txt(17): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993236 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(18) " "Verilog HDL assignment warning at weight_matrix.txt(18): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993236 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(19) " "Verilog HDL assignment warning at weight_matrix.txt(19): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993237 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(20) " "Verilog HDL assignment warning at weight_matrix.txt(20): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993237 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(21) " "Verilog HDL assignment warning at weight_matrix.txt(21): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993237 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(22) " "Verilog HDL assignment warning at weight_matrix.txt(22): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993238 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(23) " "Verilog HDL assignment warning at weight_matrix.txt(23): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993238 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(24) " "Verilog HDL assignment warning at weight_matrix.txt(24): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993238 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(25) " "Verilog HDL assignment warning at weight_matrix.txt(25): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993239 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(26) " "Verilog HDL assignment warning at weight_matrix.txt(26): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993239 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(27) " "Verilog HDL assignment warning at weight_matrix.txt(27): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993240 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(28) " "Verilog HDL assignment warning at weight_matrix.txt(28): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993240 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(29) " "Verilog HDL assignment warning at weight_matrix.txt(29): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993240 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(30) " "Verilog HDL assignment warning at weight_matrix.txt(30): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993241 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(31) " "Verilog HDL assignment warning at weight_matrix.txt(31): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993241 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(32) " "Verilog HDL assignment warning at weight_matrix.txt(32): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993241 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(33) " "Verilog HDL assignment warning at weight_matrix.txt(33): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993242 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(34) " "Verilog HDL assignment warning at weight_matrix.txt(34): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993242 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(35) " "Verilog HDL assignment warning at weight_matrix.txt(35): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993242 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(36) " "Verilog HDL assignment warning at weight_matrix.txt(36): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993242 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(37) " "Verilog HDL assignment warning at weight_matrix.txt(37): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993243 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(38) " "Verilog HDL assignment warning at weight_matrix.txt(38): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993243 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(39) " "Verilog HDL assignment warning at weight_matrix.txt(39): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993243 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(40) " "Verilog HDL assignment warning at weight_matrix.txt(40): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993244 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(41) " "Verilog HDL assignment warning at weight_matrix.txt(41): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993244 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(42) " "Verilog HDL assignment warning at weight_matrix.txt(42): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993245 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(43) " "Verilog HDL assignment warning at weight_matrix.txt(43): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993245 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(44) " "Verilog HDL assignment warning at weight_matrix.txt(44): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993245 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(45) " "Verilog HDL assignment warning at weight_matrix.txt(45): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993246 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(46) " "Verilog HDL assignment warning at weight_matrix.txt(46): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993246 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(47) " "Verilog HDL assignment warning at weight_matrix.txt(47): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993246 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(48) " "Verilog HDL assignment warning at weight_matrix.txt(48): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993247 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(49) " "Verilog HDL assignment warning at weight_matrix.txt(49): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993247 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(50) " "Verilog HDL assignment warning at weight_matrix.txt(50): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993247 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(51) " "Verilog HDL assignment warning at weight_matrix.txt(51): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993248 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(52) " "Verilog HDL assignment warning at weight_matrix.txt(52): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993248 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(53) " "Verilog HDL assignment warning at weight_matrix.txt(53): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993248 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(54) " "Verilog HDL assignment warning at weight_matrix.txt(54): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993249 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(55) " "Verilog HDL assignment warning at weight_matrix.txt(55): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993249 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(56) " "Verilog HDL assignment warning at weight_matrix.txt(56): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993249 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(57) " "Verilog HDL assignment warning at weight_matrix.txt(57): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993250 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(58) " "Verilog HDL assignment warning at weight_matrix.txt(58): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993250 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(59) " "Verilog HDL assignment warning at weight_matrix.txt(59): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993250 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(60) " "Verilog HDL assignment warning at weight_matrix.txt(60): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993251 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(61) " "Verilog HDL assignment warning at weight_matrix.txt(61): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993251 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(62) " "Verilog HDL assignment warning at weight_matrix.txt(62): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993251 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(63) " "Verilog HDL assignment warning at weight_matrix.txt(63): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993252 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(64) " "Verilog HDL assignment warning at weight_matrix.txt(64): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993252 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(65) " "Verilog HDL assignment warning at weight_matrix.txt(65): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993252 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(66) " "Verilog HDL assignment warning at weight_matrix.txt(66): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993252 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(67) " "Verilog HDL assignment warning at weight_matrix.txt(67): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993253 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(68) " "Verilog HDL assignment warning at weight_matrix.txt(68): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993253 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(69) " "Verilog HDL assignment warning at weight_matrix.txt(69): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993253 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(70) " "Verilog HDL assignment warning at weight_matrix.txt(70): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993254 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(71) " "Verilog HDL assignment warning at weight_matrix.txt(71): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993254 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(72) " "Verilog HDL assignment warning at weight_matrix.txt(72): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993254 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(73) " "Verilog HDL assignment warning at weight_matrix.txt(73): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993255 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(74) " "Verilog HDL assignment warning at weight_matrix.txt(74): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993255 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(75) " "Verilog HDL assignment warning at weight_matrix.txt(75): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993255 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(76) " "Verilog HDL assignment warning at weight_matrix.txt(76): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993255 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(77) " "Verilog HDL assignment warning at weight_matrix.txt(77): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993256 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(78) " "Verilog HDL assignment warning at weight_matrix.txt(78): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993256 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(79) " "Verilog HDL assignment warning at weight_matrix.txt(79): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993256 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(80) " "Verilog HDL assignment warning at weight_matrix.txt(80): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993257 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(81) " "Verilog HDL assignment warning at weight_matrix.txt(81): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993257 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(82) " "Verilog HDL assignment warning at weight_matrix.txt(82): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993257 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(83) " "Verilog HDL assignment warning at weight_matrix.txt(83): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993258 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(84) " "Verilog HDL assignment warning at weight_matrix.txt(84): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993258 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(85) " "Verilog HDL assignment warning at weight_matrix.txt(85): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993259 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(86) " "Verilog HDL assignment warning at weight_matrix.txt(86): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993259 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(87) " "Verilog HDL assignment warning at weight_matrix.txt(87): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993259 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(88) " "Verilog HDL assignment warning at weight_matrix.txt(88): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993260 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(89) " "Verilog HDL assignment warning at weight_matrix.txt(89): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993260 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(90) " "Verilog HDL assignment warning at weight_matrix.txt(90): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993260 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(91) " "Verilog HDL assignment warning at weight_matrix.txt(91): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993261 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(92) " "Verilog HDL assignment warning at weight_matrix.txt(92): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993261 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(93) " "Verilog HDL assignment warning at weight_matrix.txt(93): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993261 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(94) " "Verilog HDL assignment warning at weight_matrix.txt(94): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993261 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(95) " "Verilog HDL assignment warning at weight_matrix.txt(95): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993262 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(96) " "Verilog HDL assignment warning at weight_matrix.txt(96): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993262 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(97) " "Verilog HDL assignment warning at weight_matrix.txt(97): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993263 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(98) " "Verilog HDL assignment warning at weight_matrix.txt(98): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993263 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(99) " "Verilog HDL assignment warning at weight_matrix.txt(99): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993263 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(100) " "Verilog HDL assignment warning at weight_matrix.txt(100): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993264 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(101) " "Verilog HDL assignment warning at weight_matrix.txt(101): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993264 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(102) " "Verilog HDL assignment warning at weight_matrix.txt(102): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993264 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(103) " "Verilog HDL assignment warning at weight_matrix.txt(103): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993264 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(104) " "Verilog HDL assignment warning at weight_matrix.txt(104): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993265 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(105) " "Verilog HDL assignment warning at weight_matrix.txt(105): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993265 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(106) " "Verilog HDL assignment warning at weight_matrix.txt(106): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993266 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(107) " "Verilog HDL assignment warning at weight_matrix.txt(107): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993266 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(108) " "Verilog HDL assignment warning at weight_matrix.txt(108): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993266 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(109) " "Verilog HDL assignment warning at weight_matrix.txt(109): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993267 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(110) " "Verilog HDL assignment warning at weight_matrix.txt(110): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993267 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(111) " "Verilog HDL assignment warning at weight_matrix.txt(111): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993267 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(112) " "Verilog HDL assignment warning at weight_matrix.txt(112): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993268 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(113) " "Verilog HDL assignment warning at weight_matrix.txt(113): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993268 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(114) " "Verilog HDL assignment warning at weight_matrix.txt(114): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993268 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(115) " "Verilog HDL assignment warning at weight_matrix.txt(115): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993268 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(116) " "Verilog HDL assignment warning at weight_matrix.txt(116): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993269 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(117) " "Verilog HDL assignment warning at weight_matrix.txt(117): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993269 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(118) " "Verilog HDL assignment warning at weight_matrix.txt(118): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993270 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(119) " "Verilog HDL assignment warning at weight_matrix.txt(119): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993270 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(120) " "Verilog HDL assignment warning at weight_matrix.txt(120): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993271 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(121) " "Verilog HDL assignment warning at weight_matrix.txt(121): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993271 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(122) " "Verilog HDL assignment warning at weight_matrix.txt(122): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993271 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(123) " "Verilog HDL assignment warning at weight_matrix.txt(123): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993271 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(124) " "Verilog HDL assignment warning at weight_matrix.txt(124): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993272 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(125) " "Verilog HDL assignment warning at weight_matrix.txt(125): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993272 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(126) " "Verilog HDL assignment warning at weight_matrix.txt(126): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993273 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(127) " "Verilog HDL assignment warning at weight_matrix.txt(127): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993273 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(128) " "Verilog HDL assignment warning at weight_matrix.txt(128): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993273 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(129) " "Verilog HDL assignment warning at weight_matrix.txt(129): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993274 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(130) " "Verilog HDL assignment warning at weight_matrix.txt(130): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993274 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(131) " "Verilog HDL assignment warning at weight_matrix.txt(131): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993274 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(132) " "Verilog HDL assignment warning at weight_matrix.txt(132): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993274 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(133) " "Verilog HDL assignment warning at weight_matrix.txt(133): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993275 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(134) " "Verilog HDL assignment warning at weight_matrix.txt(134): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993275 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(135) " "Verilog HDL assignment warning at weight_matrix.txt(135): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993275 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(136) " "Verilog HDL assignment warning at weight_matrix.txt(136): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993276 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(137) " "Verilog HDL assignment warning at weight_matrix.txt(137): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993276 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(138) " "Verilog HDL assignment warning at weight_matrix.txt(138): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993276 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(139) " "Verilog HDL assignment warning at weight_matrix.txt(139): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993276 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(140) " "Verilog HDL assignment warning at weight_matrix.txt(140): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993277 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(141) " "Verilog HDL assignment warning at weight_matrix.txt(141): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993277 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(142) " "Verilog HDL assignment warning at weight_matrix.txt(142): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993278 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(143) " "Verilog HDL assignment warning at weight_matrix.txt(143): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993278 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(144) " "Verilog HDL assignment warning at weight_matrix.txt(144): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993278 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(145) " "Verilog HDL assignment warning at weight_matrix.txt(145): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993279 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(146) " "Verilog HDL assignment warning at weight_matrix.txt(146): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993279 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(147) " "Verilog HDL assignment warning at weight_matrix.txt(147): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993279 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(148) " "Verilog HDL assignment warning at weight_matrix.txt(148): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993279 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(149) " "Verilog HDL assignment warning at weight_matrix.txt(149): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993280 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(150) " "Verilog HDL assignment warning at weight_matrix.txt(150): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993280 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(151) " "Verilog HDL assignment warning at weight_matrix.txt(151): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993280 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(152) " "Verilog HDL assignment warning at weight_matrix.txt(152): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993281 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(153) " "Verilog HDL assignment warning at weight_matrix.txt(153): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993281 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(154) " "Verilog HDL assignment warning at weight_matrix.txt(154): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993281 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(155) " "Verilog HDL assignment warning at weight_matrix.txt(155): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993282 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(156) " "Verilog HDL assignment warning at weight_matrix.txt(156): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993282 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(157) " "Verilog HDL assignment warning at weight_matrix.txt(157): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993282 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(158) " "Verilog HDL assignment warning at weight_matrix.txt(158): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993283 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(159) " "Verilog HDL assignment warning at weight_matrix.txt(159): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993283 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(160) " "Verilog HDL assignment warning at weight_matrix.txt(160): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993283 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(161) " "Verilog HDL assignment warning at weight_matrix.txt(161): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993284 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(162) " "Verilog HDL assignment warning at weight_matrix.txt(162): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993284 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(163) " "Verilog HDL assignment warning at weight_matrix.txt(163): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993284 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(164) " "Verilog HDL assignment warning at weight_matrix.txt(164): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993284 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(165) " "Verilog HDL assignment warning at weight_matrix.txt(165): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993285 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(166) " "Verilog HDL assignment warning at weight_matrix.txt(166): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993285 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(167) " "Verilog HDL assignment warning at weight_matrix.txt(167): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993286 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(168) " "Verilog HDL assignment warning at weight_matrix.txt(168): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993286 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(169) " "Verilog HDL assignment warning at weight_matrix.txt(169): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993287 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(170) " "Verilog HDL assignment warning at weight_matrix.txt(170): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993287 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(171) " "Verilog HDL assignment warning at weight_matrix.txt(171): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993287 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(172) " "Verilog HDL assignment warning at weight_matrix.txt(172): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993288 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(173) " "Verilog HDL assignment warning at weight_matrix.txt(173): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993288 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(174) " "Verilog HDL assignment warning at weight_matrix.txt(174): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993288 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(175) " "Verilog HDL assignment warning at weight_matrix.txt(175): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993289 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(176) " "Verilog HDL assignment warning at weight_matrix.txt(176): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993289 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(177) " "Verilog HDL assignment warning at weight_matrix.txt(177): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993289 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(178) " "Verilog HDL assignment warning at weight_matrix.txt(178): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993290 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(179) " "Verilog HDL assignment warning at weight_matrix.txt(179): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993290 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(180) " "Verilog HDL assignment warning at weight_matrix.txt(180): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993290 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(181) " "Verilog HDL assignment warning at weight_matrix.txt(181): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993291 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(182) " "Verilog HDL assignment warning at weight_matrix.txt(182): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993291 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(183) " "Verilog HDL assignment warning at weight_matrix.txt(183): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993291 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(184) " "Verilog HDL assignment warning at weight_matrix.txt(184): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993292 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(185) " "Verilog HDL assignment warning at weight_matrix.txt(185): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993292 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(186) " "Verilog HDL assignment warning at weight_matrix.txt(186): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993292 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(187) " "Verilog HDL assignment warning at weight_matrix.txt(187): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993293 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(188) " "Verilog HDL assignment warning at weight_matrix.txt(188): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993293 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(189) " "Verilog HDL assignment warning at weight_matrix.txt(189): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993293 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(190) " "Verilog HDL assignment warning at weight_matrix.txt(190): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993293 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(191) " "Verilog HDL assignment warning at weight_matrix.txt(191): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993294 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(192) " "Verilog HDL assignment warning at weight_matrix.txt(192): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993294 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(193) " "Verilog HDL assignment warning at weight_matrix.txt(193): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993294 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(194) " "Verilog HDL assignment warning at weight_matrix.txt(194): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993295 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(195) " "Verilog HDL assignment warning at weight_matrix.txt(195): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993295 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(196) " "Verilog HDL assignment warning at weight_matrix.txt(196): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993295 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(197) " "Verilog HDL assignment warning at weight_matrix.txt(197): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993295 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(198) " "Verilog HDL assignment warning at weight_matrix.txt(198): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993296 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(199) " "Verilog HDL assignment warning at weight_matrix.txt(199): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993296 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(200) " "Verilog HDL assignment warning at weight_matrix.txt(200): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993296 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(201) " "Verilog HDL assignment warning at weight_matrix.txt(201): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993296 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(202) " "Verilog HDL assignment warning at weight_matrix.txt(202): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993297 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(203) " "Verilog HDL assignment warning at weight_matrix.txt(203): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993297 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(204) " "Verilog HDL assignment warning at weight_matrix.txt(204): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993297 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(205) " "Verilog HDL assignment warning at weight_matrix.txt(205): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993298 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(206) " "Verilog HDL assignment warning at weight_matrix.txt(206): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993298 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(207) " "Verilog HDL assignment warning at weight_matrix.txt(207): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993298 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(208) " "Verilog HDL assignment warning at weight_matrix.txt(208): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993298 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(209) " "Verilog HDL assignment warning at weight_matrix.txt(209): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993299 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(210) " "Verilog HDL assignment warning at weight_matrix.txt(210): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993299 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(211) " "Verilog HDL assignment warning at weight_matrix.txt(211): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993299 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(212) " "Verilog HDL assignment warning at weight_matrix.txt(212): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993300 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(213) " "Verilog HDL assignment warning at weight_matrix.txt(213): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993300 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(214) " "Verilog HDL assignment warning at weight_matrix.txt(214): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993300 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(215) " "Verilog HDL assignment warning at weight_matrix.txt(215): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993300 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(216) " "Verilog HDL assignment warning at weight_matrix.txt(216): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993301 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(217) " "Verilog HDL assignment warning at weight_matrix.txt(217): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993301 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(218) " "Verilog HDL assignment warning at weight_matrix.txt(218): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993301 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(219) " "Verilog HDL assignment warning at weight_matrix.txt(219): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993301 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(220) " "Verilog HDL assignment warning at weight_matrix.txt(220): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993302 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(221) " "Verilog HDL assignment warning at weight_matrix.txt(221): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993302 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(222) " "Verilog HDL assignment warning at weight_matrix.txt(222): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993302 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(223) " "Verilog HDL assignment warning at weight_matrix.txt(223): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993303 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(224) " "Verilog HDL assignment warning at weight_matrix.txt(224): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993303 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(225) " "Verilog HDL assignment warning at weight_matrix.txt(225): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993303 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(226) " "Verilog HDL assignment warning at weight_matrix.txt(226): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993303 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(227) " "Verilog HDL assignment warning at weight_matrix.txt(227): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993304 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(228) " "Verilog HDL assignment warning at weight_matrix.txt(228): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993304 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(229) " "Verilog HDL assignment warning at weight_matrix.txt(229): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993304 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(230) " "Verilog HDL assignment warning at weight_matrix.txt(230): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993305 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(231) " "Verilog HDL assignment warning at weight_matrix.txt(231): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993305 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(232) " "Verilog HDL assignment warning at weight_matrix.txt(232): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993305 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(233) " "Verilog HDL assignment warning at weight_matrix.txt(233): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993305 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(234) " "Verilog HDL assignment warning at weight_matrix.txt(234): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993306 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(235) " "Verilog HDL assignment warning at weight_matrix.txt(235): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993306 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(236) " "Verilog HDL assignment warning at weight_matrix.txt(236): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993306 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(237) " "Verilog HDL assignment warning at weight_matrix.txt(237): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993307 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(238) " "Verilog HDL assignment warning at weight_matrix.txt(238): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993307 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(239) " "Verilog HDL assignment warning at weight_matrix.txt(239): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993307 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(240) " "Verilog HDL assignment warning at weight_matrix.txt(240): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993307 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(241) " "Verilog HDL assignment warning at weight_matrix.txt(241): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993308 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(242) " "Verilog HDL assignment warning at weight_matrix.txt(242): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993308 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(243) " "Verilog HDL assignment warning at weight_matrix.txt(243): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993308 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(244) " "Verilog HDL assignment warning at weight_matrix.txt(244): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993309 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(245) " "Verilog HDL assignment warning at weight_matrix.txt(245): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993309 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(246) " "Verilog HDL assignment warning at weight_matrix.txt(246): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993309 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(247) " "Verilog HDL assignment warning at weight_matrix.txt(247): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993309 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(248) " "Verilog HDL assignment warning at weight_matrix.txt(248): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993310 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(249) " "Verilog HDL assignment warning at weight_matrix.txt(249): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993310 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(250) " "Verilog HDL assignment warning at weight_matrix.txt(250): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993310 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(251) " "Verilog HDL assignment warning at weight_matrix.txt(251): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993311 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(252) " "Verilog HDL assignment warning at weight_matrix.txt(252): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993311 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(253) " "Verilog HDL assignment warning at weight_matrix.txt(253): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993311 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(254) " "Verilog HDL assignment warning at weight_matrix.txt(254): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993311 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(255) " "Verilog HDL assignment warning at weight_matrix.txt(255): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993312 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(256) " "Verilog HDL assignment warning at weight_matrix.txt(256): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993312 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(257) " "Verilog HDL assignment warning at weight_matrix.txt(257): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993312 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(258) " "Verilog HDL assignment warning at weight_matrix.txt(258): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993312 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(259) " "Verilog HDL assignment warning at weight_matrix.txt(259): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993313 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(260) " "Verilog HDL assignment warning at weight_matrix.txt(260): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993313 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(261) " "Verilog HDL assignment warning at weight_matrix.txt(261): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993313 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(262) " "Verilog HDL assignment warning at weight_matrix.txt(262): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993314 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(263) " "Verilog HDL assignment warning at weight_matrix.txt(263): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993314 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(264) " "Verilog HDL assignment warning at weight_matrix.txt(264): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993314 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(265) " "Verilog HDL assignment warning at weight_matrix.txt(265): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993314 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(266) " "Verilog HDL assignment warning at weight_matrix.txt(266): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993315 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(267) " "Verilog HDL assignment warning at weight_matrix.txt(267): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993315 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(268) " "Verilog HDL assignment warning at weight_matrix.txt(268): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993315 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(269) " "Verilog HDL assignment warning at weight_matrix.txt(269): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993316 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(270) " "Verilog HDL assignment warning at weight_matrix.txt(270): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993316 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(271) " "Verilog HDL assignment warning at weight_matrix.txt(271): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993316 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(272) " "Verilog HDL assignment warning at weight_matrix.txt(272): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993316 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(273) " "Verilog HDL assignment warning at weight_matrix.txt(273): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993317 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(274) " "Verilog HDL assignment warning at weight_matrix.txt(274): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993317 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(275) " "Verilog HDL assignment warning at weight_matrix.txt(275): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993317 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(276) " "Verilog HDL assignment warning at weight_matrix.txt(276): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993318 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(277) " "Verilog HDL assignment warning at weight_matrix.txt(277): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993318 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(278) " "Verilog HDL assignment warning at weight_matrix.txt(278): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993318 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(279) " "Verilog HDL assignment warning at weight_matrix.txt(279): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993319 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(280) " "Verilog HDL assignment warning at weight_matrix.txt(280): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993319 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(281) " "Verilog HDL assignment warning at weight_matrix.txt(281): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993319 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(282) " "Verilog HDL assignment warning at weight_matrix.txt(282): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993319 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(283) " "Verilog HDL assignment warning at weight_matrix.txt(283): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993320 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(284) " "Verilog HDL assignment warning at weight_matrix.txt(284): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993320 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(285) " "Verilog HDL assignment warning at weight_matrix.txt(285): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993320 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(286) " "Verilog HDL assignment warning at weight_matrix.txt(286): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993321 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(287) " "Verilog HDL assignment warning at weight_matrix.txt(287): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993321 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(288) " "Verilog HDL assignment warning at weight_matrix.txt(288): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993321 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(289) " "Verilog HDL assignment warning at weight_matrix.txt(289): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993321 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(290) " "Verilog HDL assignment warning at weight_matrix.txt(290): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993322 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(291) " "Verilog HDL assignment warning at weight_matrix.txt(291): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993322 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(292) " "Verilog HDL assignment warning at weight_matrix.txt(292): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993322 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(293) " "Verilog HDL assignment warning at weight_matrix.txt(293): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993323 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(294) " "Verilog HDL assignment warning at weight_matrix.txt(294): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993323 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(295) " "Verilog HDL assignment warning at weight_matrix.txt(295): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993323 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(296) " "Verilog HDL assignment warning at weight_matrix.txt(296): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993324 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(297) " "Verilog HDL assignment warning at weight_matrix.txt(297): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993324 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(298) " "Verilog HDL assignment warning at weight_matrix.txt(298): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993324 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(299) " "Verilog HDL assignment warning at weight_matrix.txt(299): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993325 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(300) " "Verilog HDL assignment warning at weight_matrix.txt(300): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993325 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(301) " "Verilog HDL assignment warning at weight_matrix.txt(301): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993325 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(302) " "Verilog HDL assignment warning at weight_matrix.txt(302): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993325 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(303) " "Verilog HDL assignment warning at weight_matrix.txt(303): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993326 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(304) " "Verilog HDL assignment warning at weight_matrix.txt(304): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993326 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(305) " "Verilog HDL assignment warning at weight_matrix.txt(305): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993326 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(306) " "Verilog HDL assignment warning at weight_matrix.txt(306): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993327 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(307) " "Verilog HDL assignment warning at weight_matrix.txt(307): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993327 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(308) " "Verilog HDL assignment warning at weight_matrix.txt(308): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993327 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(309) " "Verilog HDL assignment warning at weight_matrix.txt(309): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993328 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(310) " "Verilog HDL assignment warning at weight_matrix.txt(310): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993328 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(311) " "Verilog HDL assignment warning at weight_matrix.txt(311): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993328 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(312) " "Verilog HDL assignment warning at weight_matrix.txt(312): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993328 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(313) " "Verilog HDL assignment warning at weight_matrix.txt(313): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993328 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(314) " "Verilog HDL assignment warning at weight_matrix.txt(314): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993329 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(315) " "Verilog HDL assignment warning at weight_matrix.txt(315): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993329 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(316) " "Verilog HDL assignment warning at weight_matrix.txt(316): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993329 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(317) " "Verilog HDL assignment warning at weight_matrix.txt(317): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993329 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(318) " "Verilog HDL assignment warning at weight_matrix.txt(318): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993330 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(319) " "Verilog HDL assignment warning at weight_matrix.txt(319): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993330 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(320) " "Verilog HDL assignment warning at weight_matrix.txt(320): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993330 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(321) " "Verilog HDL assignment warning at weight_matrix.txt(321): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993330 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(322) " "Verilog HDL assignment warning at weight_matrix.txt(322): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993331 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(323) " "Verilog HDL assignment warning at weight_matrix.txt(323): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993331 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(324) " "Verilog HDL assignment warning at weight_matrix.txt(324): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993331 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(325) " "Verilog HDL assignment warning at weight_matrix.txt(325): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993332 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(326) " "Verilog HDL assignment warning at weight_matrix.txt(326): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993332 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(327) " "Verilog HDL assignment warning at weight_matrix.txt(327): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993332 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(328) " "Verilog HDL assignment warning at weight_matrix.txt(328): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993332 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(329) " "Verilog HDL assignment warning at weight_matrix.txt(329): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993333 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(330) " "Verilog HDL assignment warning at weight_matrix.txt(330): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993333 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(331) " "Verilog HDL assignment warning at weight_matrix.txt(331): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993333 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(332) " "Verilog HDL assignment warning at weight_matrix.txt(332): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993333 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(333) " "Verilog HDL assignment warning at weight_matrix.txt(333): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993334 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(334) " "Verilog HDL assignment warning at weight_matrix.txt(334): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993334 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(335) " "Verilog HDL assignment warning at weight_matrix.txt(335): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993334 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(336) " "Verilog HDL assignment warning at weight_matrix.txt(336): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993335 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(337) " "Verilog HDL assignment warning at weight_matrix.txt(337): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993335 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(338) " "Verilog HDL assignment warning at weight_matrix.txt(338): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993335 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(339) " "Verilog HDL assignment warning at weight_matrix.txt(339): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993335 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(340) " "Verilog HDL assignment warning at weight_matrix.txt(340): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993336 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(341) " "Verilog HDL assignment warning at weight_matrix.txt(341): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993336 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(342) " "Verilog HDL assignment warning at weight_matrix.txt(342): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993336 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(343) " "Verilog HDL assignment warning at weight_matrix.txt(343): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993337 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(344) " "Verilog HDL assignment warning at weight_matrix.txt(344): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993337 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(345) " "Verilog HDL assignment warning at weight_matrix.txt(345): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993337 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(346) " "Verilog HDL assignment warning at weight_matrix.txt(346): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993337 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(347) " "Verilog HDL assignment warning at weight_matrix.txt(347): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993338 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(348) " "Verilog HDL assignment warning at weight_matrix.txt(348): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993338 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(349) " "Verilog HDL assignment warning at weight_matrix.txt(349): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993338 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(350) " "Verilog HDL assignment warning at weight_matrix.txt(350): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993339 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(351) " "Verilog HDL assignment warning at weight_matrix.txt(351): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993339 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(352) " "Verilog HDL assignment warning at weight_matrix.txt(352): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993339 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(353) " "Verilog HDL assignment warning at weight_matrix.txt(353): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993339 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(354) " "Verilog HDL assignment warning at weight_matrix.txt(354): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993340 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(355) " "Verilog HDL assignment warning at weight_matrix.txt(355): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993340 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(356) " "Verilog HDL assignment warning at weight_matrix.txt(356): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993340 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(357) " "Verilog HDL assignment warning at weight_matrix.txt(357): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993341 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(358) " "Verilog HDL assignment warning at weight_matrix.txt(358): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993341 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(359) " "Verilog HDL assignment warning at weight_matrix.txt(359): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993341 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(360) " "Verilog HDL assignment warning at weight_matrix.txt(360): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993342 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(361) " "Verilog HDL assignment warning at weight_matrix.txt(361): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993342 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(362) " "Verilog HDL assignment warning at weight_matrix.txt(362): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993342 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(363) " "Verilog HDL assignment warning at weight_matrix.txt(363): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993342 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(364) " "Verilog HDL assignment warning at weight_matrix.txt(364): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993343 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(365) " "Verilog HDL assignment warning at weight_matrix.txt(365): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993343 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(366) " "Verilog HDL assignment warning at weight_matrix.txt(366): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993343 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(367) " "Verilog HDL assignment warning at weight_matrix.txt(367): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993343 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(368) " "Verilog HDL assignment warning at weight_matrix.txt(368): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993344 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(369) " "Verilog HDL assignment warning at weight_matrix.txt(369): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993344 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(370) " "Verilog HDL assignment warning at weight_matrix.txt(370): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993344 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(371) " "Verilog HDL assignment warning at weight_matrix.txt(371): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993345 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(372) " "Verilog HDL assignment warning at weight_matrix.txt(372): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993345 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(373) " "Verilog HDL assignment warning at weight_matrix.txt(373): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993345 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(374) " "Verilog HDL assignment warning at weight_matrix.txt(374): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993345 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(375) " "Verilog HDL assignment warning at weight_matrix.txt(375): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993346 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(376) " "Verilog HDL assignment warning at weight_matrix.txt(376): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993346 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(377) " "Verilog HDL assignment warning at weight_matrix.txt(377): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993346 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(378) " "Verilog HDL assignment warning at weight_matrix.txt(378): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993347 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(379) " "Verilog HDL assignment warning at weight_matrix.txt(379): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993347 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(380) " "Verilog HDL assignment warning at weight_matrix.txt(380): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993347 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(381) " "Verilog HDL assignment warning at weight_matrix.txt(381): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993347 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(382) " "Verilog HDL assignment warning at weight_matrix.txt(382): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993348 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(383) " "Verilog HDL assignment warning at weight_matrix.txt(383): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993348 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(384) " "Verilog HDL assignment warning at weight_matrix.txt(384): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993348 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(385) " "Verilog HDL assignment warning at weight_matrix.txt(385): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993349 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(386) " "Verilog HDL assignment warning at weight_matrix.txt(386): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993349 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(387) " "Verilog HDL assignment warning at weight_matrix.txt(387): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993349 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(388) " "Verilog HDL assignment warning at weight_matrix.txt(388): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993349 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(389) " "Verilog HDL assignment warning at weight_matrix.txt(389): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993350 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(390) " "Verilog HDL assignment warning at weight_matrix.txt(390): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993350 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(391) " "Verilog HDL assignment warning at weight_matrix.txt(391): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993350 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(392) " "Verilog HDL assignment warning at weight_matrix.txt(392): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993351 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(393) " "Verilog HDL assignment warning at weight_matrix.txt(393): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993351 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(394) " "Verilog HDL assignment warning at weight_matrix.txt(394): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993351 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(395) " "Verilog HDL assignment warning at weight_matrix.txt(395): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993351 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(396) " "Verilog HDL assignment warning at weight_matrix.txt(396): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993352 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(397) " "Verilog HDL assignment warning at weight_matrix.txt(397): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993352 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(398) " "Verilog HDL assignment warning at weight_matrix.txt(398): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993352 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(399) " "Verilog HDL assignment warning at weight_matrix.txt(399): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993352 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(400) " "Verilog HDL assignment warning at weight_matrix.txt(400): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993353 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(401) " "Verilog HDL assignment warning at weight_matrix.txt(401): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993353 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(402) " "Verilog HDL assignment warning at weight_matrix.txt(402): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993353 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(403) " "Verilog HDL assignment warning at weight_matrix.txt(403): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993353 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(404) " "Verilog HDL assignment warning at weight_matrix.txt(404): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993354 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(405) " "Verilog HDL assignment warning at weight_matrix.txt(405): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993354 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(406) " "Verilog HDL assignment warning at weight_matrix.txt(406): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993354 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(407) " "Verilog HDL assignment warning at weight_matrix.txt(407): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993355 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(408) " "Verilog HDL assignment warning at weight_matrix.txt(408): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993355 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(409) " "Verilog HDL assignment warning at weight_matrix.txt(409): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993355 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(410) " "Verilog HDL assignment warning at weight_matrix.txt(410): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993355 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(411) " "Verilog HDL assignment warning at weight_matrix.txt(411): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993356 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(412) " "Verilog HDL assignment warning at weight_matrix.txt(412): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993356 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(413) " "Verilog HDL assignment warning at weight_matrix.txt(413): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993356 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(414) " "Verilog HDL assignment warning at weight_matrix.txt(414): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993357 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(415) " "Verilog HDL assignment warning at weight_matrix.txt(415): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993357 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(416) " "Verilog HDL assignment warning at weight_matrix.txt(416): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993357 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(417) " "Verilog HDL assignment warning at weight_matrix.txt(417): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993358 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(418) " "Verilog HDL assignment warning at weight_matrix.txt(418): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993358 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(419) " "Verilog HDL assignment warning at weight_matrix.txt(419): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993358 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(420) " "Verilog HDL assignment warning at weight_matrix.txt(420): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993358 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(421) " "Verilog HDL assignment warning at weight_matrix.txt(421): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993359 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(422) " "Verilog HDL assignment warning at weight_matrix.txt(422): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993359 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(423) " "Verilog HDL assignment warning at weight_matrix.txt(423): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993359 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(424) " "Verilog HDL assignment warning at weight_matrix.txt(424): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993360 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(425) " "Verilog HDL assignment warning at weight_matrix.txt(425): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993360 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(426) " "Verilog HDL assignment warning at weight_matrix.txt(426): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993360 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(427) " "Verilog HDL assignment warning at weight_matrix.txt(427): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993360 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(428) " "Verilog HDL assignment warning at weight_matrix.txt(428): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993361 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(429) " "Verilog HDL assignment warning at weight_matrix.txt(429): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993361 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(430) " "Verilog HDL assignment warning at weight_matrix.txt(430): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993361 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(431) " "Verilog HDL assignment warning at weight_matrix.txt(431): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993362 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(432) " "Verilog HDL assignment warning at weight_matrix.txt(432): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993362 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(433) " "Verilog HDL assignment warning at weight_matrix.txt(433): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993362 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(434) " "Verilog HDL assignment warning at weight_matrix.txt(434): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993363 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(435) " "Verilog HDL assignment warning at weight_matrix.txt(435): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993363 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(436) " "Verilog HDL assignment warning at weight_matrix.txt(436): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993363 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(437) " "Verilog HDL assignment warning at weight_matrix.txt(437): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993363 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(438) " "Verilog HDL assignment warning at weight_matrix.txt(438): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993363 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(439) " "Verilog HDL assignment warning at weight_matrix.txt(439): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993364 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(440) " "Verilog HDL assignment warning at weight_matrix.txt(440): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993364 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(441) " "Verilog HDL assignment warning at weight_matrix.txt(441): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993364 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(442) " "Verilog HDL assignment warning at weight_matrix.txt(442): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993364 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(443) " "Verilog HDL assignment warning at weight_matrix.txt(443): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993365 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(444) " "Verilog HDL assignment warning at weight_matrix.txt(444): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993365 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(445) " "Verilog HDL assignment warning at weight_matrix.txt(445): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993365 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(446) " "Verilog HDL assignment warning at weight_matrix.txt(446): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993365 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(447) " "Verilog HDL assignment warning at weight_matrix.txt(447): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993366 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(448) " "Verilog HDL assignment warning at weight_matrix.txt(448): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993366 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(449) " "Verilog HDL assignment warning at weight_matrix.txt(449): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993366 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(450) " "Verilog HDL assignment warning at weight_matrix.txt(450): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993367 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(451) " "Verilog HDL assignment warning at weight_matrix.txt(451): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993367 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(452) " "Verilog HDL assignment warning at weight_matrix.txt(452): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993367 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(453) " "Verilog HDL assignment warning at weight_matrix.txt(453): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993367 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(454) " "Verilog HDL assignment warning at weight_matrix.txt(454): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993368 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(455) " "Verilog HDL assignment warning at weight_matrix.txt(455): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993368 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(456) " "Verilog HDL assignment warning at weight_matrix.txt(456): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993368 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(457) " "Verilog HDL assignment warning at weight_matrix.txt(457): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993369 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(458) " "Verilog HDL assignment warning at weight_matrix.txt(458): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993369 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(459) " "Verilog HDL assignment warning at weight_matrix.txt(459): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993369 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(460) " "Verilog HDL assignment warning at weight_matrix.txt(460): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993369 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(461) " "Verilog HDL assignment warning at weight_matrix.txt(461): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993370 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(462) " "Verilog HDL assignment warning at weight_matrix.txt(462): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993370 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(463) " "Verilog HDL assignment warning at weight_matrix.txt(463): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993370 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(464) " "Verilog HDL assignment warning at weight_matrix.txt(464): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993371 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(465) " "Verilog HDL assignment warning at weight_matrix.txt(465): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993371 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(466) " "Verilog HDL assignment warning at weight_matrix.txt(466): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993371 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(467) " "Verilog HDL assignment warning at weight_matrix.txt(467): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993371 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(468) " "Verilog HDL assignment warning at weight_matrix.txt(468): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993372 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(469) " "Verilog HDL assignment warning at weight_matrix.txt(469): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993372 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(470) " "Verilog HDL assignment warning at weight_matrix.txt(470): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993372 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(471) " "Verilog HDL assignment warning at weight_matrix.txt(471): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993372 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(472) " "Verilog HDL assignment warning at weight_matrix.txt(472): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993373 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(473) " "Verilog HDL assignment warning at weight_matrix.txt(473): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993373 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(474) " "Verilog HDL assignment warning at weight_matrix.txt(474): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993373 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(475) " "Verilog HDL assignment warning at weight_matrix.txt(475): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993374 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(476) " "Verilog HDL assignment warning at weight_matrix.txt(476): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993374 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(477) " "Verilog HDL assignment warning at weight_matrix.txt(477): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993374 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(478) " "Verilog HDL assignment warning at weight_matrix.txt(478): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993375 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(479) " "Verilog HDL assignment warning at weight_matrix.txt(479): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993375 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(480) " "Verilog HDL assignment warning at weight_matrix.txt(480): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993375 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(481) " "Verilog HDL assignment warning at weight_matrix.txt(481): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993375 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(482) " "Verilog HDL assignment warning at weight_matrix.txt(482): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993376 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(483) " "Verilog HDL assignment warning at weight_matrix.txt(483): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993376 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(484) " "Verilog HDL assignment warning at weight_matrix.txt(484): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993376 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(485) " "Verilog HDL assignment warning at weight_matrix.txt(485): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993377 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(486) " "Verilog HDL assignment warning at weight_matrix.txt(486): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993377 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(487) " "Verilog HDL assignment warning at weight_matrix.txt(487): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993377 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(488) " "Verilog HDL assignment warning at weight_matrix.txt(488): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993377 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(489) " "Verilog HDL assignment warning at weight_matrix.txt(489): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993378 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(490) " "Verilog HDL assignment warning at weight_matrix.txt(490): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993378 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(491) " "Verilog HDL assignment warning at weight_matrix.txt(491): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993378 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(492) " "Verilog HDL assignment warning at weight_matrix.txt(492): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993378 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(493) " "Verilog HDL assignment warning at weight_matrix.txt(493): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993379 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(494) " "Verilog HDL assignment warning at weight_matrix.txt(494): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993379 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(495) " "Verilog HDL assignment warning at weight_matrix.txt(495): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993379 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(496) " "Verilog HDL assignment warning at weight_matrix.txt(496): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993380 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(497) " "Verilog HDL assignment warning at weight_matrix.txt(497): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993380 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(498) " "Verilog HDL assignment warning at weight_matrix.txt(498): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993380 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(499) " "Verilog HDL assignment warning at weight_matrix.txt(499): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993380 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(500) " "Verilog HDL assignment warning at weight_matrix.txt(500): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993381 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(501) " "Verilog HDL assignment warning at weight_matrix.txt(501): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993381 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(502) " "Verilog HDL assignment warning at weight_matrix.txt(502): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993381 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(503) " "Verilog HDL assignment warning at weight_matrix.txt(503): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993381 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(504) " "Verilog HDL assignment warning at weight_matrix.txt(504): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993382 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(505) " "Verilog HDL assignment warning at weight_matrix.txt(505): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993382 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(506) " "Verilog HDL assignment warning at weight_matrix.txt(506): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993382 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(507) " "Verilog HDL assignment warning at weight_matrix.txt(507): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993383 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(508) " "Verilog HDL assignment warning at weight_matrix.txt(508): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993383 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(509) " "Verilog HDL assignment warning at weight_matrix.txt(509): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993383 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(510) " "Verilog HDL assignment warning at weight_matrix.txt(510): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993383 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(511) " "Verilog HDL assignment warning at weight_matrix.txt(511): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993384 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(512) " "Verilog HDL assignment warning at weight_matrix.txt(512): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993384 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(513) " "Verilog HDL assignment warning at weight_matrix.txt(513): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993384 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(514) " "Verilog HDL assignment warning at weight_matrix.txt(514): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993385 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(515) " "Verilog HDL assignment warning at weight_matrix.txt(515): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993385 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(516) " "Verilog HDL assignment warning at weight_matrix.txt(516): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993385 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(517) " "Verilog HDL assignment warning at weight_matrix.txt(517): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993385 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(518) " "Verilog HDL assignment warning at weight_matrix.txt(518): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993386 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(519) " "Verilog HDL assignment warning at weight_matrix.txt(519): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993386 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(520) " "Verilog HDL assignment warning at weight_matrix.txt(520): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993386 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(521) " "Verilog HDL assignment warning at weight_matrix.txt(521): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993386 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(522) " "Verilog HDL assignment warning at weight_matrix.txt(522): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993387 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(523) " "Verilog HDL assignment warning at weight_matrix.txt(523): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993387 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(524) " "Verilog HDL assignment warning at weight_matrix.txt(524): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993387 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(525) " "Verilog HDL assignment warning at weight_matrix.txt(525): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993388 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(526) " "Verilog HDL assignment warning at weight_matrix.txt(526): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993388 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(527) " "Verilog HDL assignment warning at weight_matrix.txt(527): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993388 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(528) " "Verilog HDL assignment warning at weight_matrix.txt(528): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993388 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(529) " "Verilog HDL assignment warning at weight_matrix.txt(529): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993389 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(530) " "Verilog HDL assignment warning at weight_matrix.txt(530): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993389 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(531) " "Verilog HDL assignment warning at weight_matrix.txt(531): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993389 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(532) " "Verilog HDL assignment warning at weight_matrix.txt(532): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993390 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(533) " "Verilog HDL assignment warning at weight_matrix.txt(533): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993390 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(534) " "Verilog HDL assignment warning at weight_matrix.txt(534): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993390 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(535) " "Verilog HDL assignment warning at weight_matrix.txt(535): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993391 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(536) " "Verilog HDL assignment warning at weight_matrix.txt(536): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993391 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(537) " "Verilog HDL assignment warning at weight_matrix.txt(537): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993391 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(538) " "Verilog HDL assignment warning at weight_matrix.txt(538): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993392 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(539) " "Verilog HDL assignment warning at weight_matrix.txt(539): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993392 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(540) " "Verilog HDL assignment warning at weight_matrix.txt(540): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993392 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(541) " "Verilog HDL assignment warning at weight_matrix.txt(541): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993392 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(542) " "Verilog HDL assignment warning at weight_matrix.txt(542): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993393 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(543) " "Verilog HDL assignment warning at weight_matrix.txt(543): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993393 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(544) " "Verilog HDL assignment warning at weight_matrix.txt(544): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993393 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(545) " "Verilog HDL assignment warning at weight_matrix.txt(545): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993394 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(546) " "Verilog HDL assignment warning at weight_matrix.txt(546): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993394 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(547) " "Verilog HDL assignment warning at weight_matrix.txt(547): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993394 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(548) " "Verilog HDL assignment warning at weight_matrix.txt(548): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993395 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(549) " "Verilog HDL assignment warning at weight_matrix.txt(549): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993395 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(550) " "Verilog HDL assignment warning at weight_matrix.txt(550): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993395 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(551) " "Verilog HDL assignment warning at weight_matrix.txt(551): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993395 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(552) " "Verilog HDL assignment warning at weight_matrix.txt(552): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993396 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(553) " "Verilog HDL assignment warning at weight_matrix.txt(553): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993396 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(554) " "Verilog HDL assignment warning at weight_matrix.txt(554): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993396 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(555) " "Verilog HDL assignment warning at weight_matrix.txt(555): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993397 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(556) " "Verilog HDL assignment warning at weight_matrix.txt(556): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993397 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(557) " "Verilog HDL assignment warning at weight_matrix.txt(557): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993397 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(558) " "Verilog HDL assignment warning at weight_matrix.txt(558): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993397 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(559) " "Verilog HDL assignment warning at weight_matrix.txt(559): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993398 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(560) " "Verilog HDL assignment warning at weight_matrix.txt(560): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993398 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(561) " "Verilog HDL assignment warning at weight_matrix.txt(561): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993398 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(562) " "Verilog HDL assignment warning at weight_matrix.txt(562): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993398 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(563) " "Verilog HDL assignment warning at weight_matrix.txt(563): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993398 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(564) " "Verilog HDL assignment warning at weight_matrix.txt(564): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993399 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(565) " "Verilog HDL assignment warning at weight_matrix.txt(565): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993399 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(566) " "Verilog HDL assignment warning at weight_matrix.txt(566): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993399 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(567) " "Verilog HDL assignment warning at weight_matrix.txt(567): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993400 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(568) " "Verilog HDL assignment warning at weight_matrix.txt(568): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993400 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(569) " "Verilog HDL assignment warning at weight_matrix.txt(569): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993400 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(570) " "Verilog HDL assignment warning at weight_matrix.txt(570): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993400 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(571) " "Verilog HDL assignment warning at weight_matrix.txt(571): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993401 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(572) " "Verilog HDL assignment warning at weight_matrix.txt(572): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993401 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(573) " "Verilog HDL assignment warning at weight_matrix.txt(573): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993401 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(574) " "Verilog HDL assignment warning at weight_matrix.txt(574): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993401 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(575) " "Verilog HDL assignment warning at weight_matrix.txt(575): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993402 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(576) " "Verilog HDL assignment warning at weight_matrix.txt(576): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993402 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(577) " "Verilog HDL assignment warning at weight_matrix.txt(577): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993402 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(578) " "Verilog HDL assignment warning at weight_matrix.txt(578): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993403 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(579) " "Verilog HDL assignment warning at weight_matrix.txt(579): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993403 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(580) " "Verilog HDL assignment warning at weight_matrix.txt(580): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993403 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(581) " "Verilog HDL assignment warning at weight_matrix.txt(581): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993403 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(582) " "Verilog HDL assignment warning at weight_matrix.txt(582): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993404 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(583) " "Verilog HDL assignment warning at weight_matrix.txt(583): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993404 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(584) " "Verilog HDL assignment warning at weight_matrix.txt(584): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993404 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(585) " "Verilog HDL assignment warning at weight_matrix.txt(585): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993405 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(586) " "Verilog HDL assignment warning at weight_matrix.txt(586): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993405 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(587) " "Verilog HDL assignment warning at weight_matrix.txt(587): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993405 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(588) " "Verilog HDL assignment warning at weight_matrix.txt(588): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993405 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(589) " "Verilog HDL assignment warning at weight_matrix.txt(589): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993406 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(590) " "Verilog HDL assignment warning at weight_matrix.txt(590): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993406 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(591) " "Verilog HDL assignment warning at weight_matrix.txt(591): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993406 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(592) " "Verilog HDL assignment warning at weight_matrix.txt(592): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993407 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(593) " "Verilog HDL assignment warning at weight_matrix.txt(593): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993407 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(594) " "Verilog HDL assignment warning at weight_matrix.txt(594): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993407 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(595) " "Verilog HDL assignment warning at weight_matrix.txt(595): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993407 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(596) " "Verilog HDL assignment warning at weight_matrix.txt(596): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993408 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(597) " "Verilog HDL assignment warning at weight_matrix.txt(597): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993408 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(598) " "Verilog HDL assignment warning at weight_matrix.txt(598): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993408 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(599) " "Verilog HDL assignment warning at weight_matrix.txt(599): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993409 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(600) " "Verilog HDL assignment warning at weight_matrix.txt(600): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993409 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(601) " "Verilog HDL assignment warning at weight_matrix.txt(601): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993409 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(602) " "Verilog HDL assignment warning at weight_matrix.txt(602): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993409 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(603) " "Verilog HDL assignment warning at weight_matrix.txt(603): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993410 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(604) " "Verilog HDL assignment warning at weight_matrix.txt(604): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993410 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(605) " "Verilog HDL assignment warning at weight_matrix.txt(605): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993410 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(606) " "Verilog HDL assignment warning at weight_matrix.txt(606): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993410 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(607) " "Verilog HDL assignment warning at weight_matrix.txt(607): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993411 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(608) " "Verilog HDL assignment warning at weight_matrix.txt(608): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993411 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(609) " "Verilog HDL assignment warning at weight_matrix.txt(609): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993411 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(610) " "Verilog HDL assignment warning at weight_matrix.txt(610): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993412 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(611) " "Verilog HDL assignment warning at weight_matrix.txt(611): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993412 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(612) " "Verilog HDL assignment warning at weight_matrix.txt(612): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993412 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(613) " "Verilog HDL assignment warning at weight_matrix.txt(613): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993412 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(614) " "Verilog HDL assignment warning at weight_matrix.txt(614): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993413 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(615) " "Verilog HDL assignment warning at weight_matrix.txt(615): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993413 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(616) " "Verilog HDL assignment warning at weight_matrix.txt(616): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993413 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(617) " "Verilog HDL assignment warning at weight_matrix.txt(617): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993414 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(618) " "Verilog HDL assignment warning at weight_matrix.txt(618): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993414 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(619) " "Verilog HDL assignment warning at weight_matrix.txt(619): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993414 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(620) " "Verilog HDL assignment warning at weight_matrix.txt(620): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993414 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(621) " "Verilog HDL assignment warning at weight_matrix.txt(621): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993415 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(622) " "Verilog HDL assignment warning at weight_matrix.txt(622): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993415 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(623) " "Verilog HDL assignment warning at weight_matrix.txt(623): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993415 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(624) " "Verilog HDL assignment warning at weight_matrix.txt(624): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993416 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(625) " "Verilog HDL assignment warning at weight_matrix.txt(625): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993416 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(626) " "Verilog HDL assignment warning at weight_matrix.txt(626): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993416 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(627) " "Verilog HDL assignment warning at weight_matrix.txt(627): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993416 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(628) " "Verilog HDL assignment warning at weight_matrix.txt(628): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993417 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(629) " "Verilog HDL assignment warning at weight_matrix.txt(629): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993417 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(630) " "Verilog HDL assignment warning at weight_matrix.txt(630): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993417 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(631) " "Verilog HDL assignment warning at weight_matrix.txt(631): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993417 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(632) " "Verilog HDL assignment warning at weight_matrix.txt(632): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993418 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(633) " "Verilog HDL assignment warning at weight_matrix.txt(633): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993418 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(634) " "Verilog HDL assignment warning at weight_matrix.txt(634): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993418 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(635) " "Verilog HDL assignment warning at weight_matrix.txt(635): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993419 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(636) " "Verilog HDL assignment warning at weight_matrix.txt(636): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993419 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(637) " "Verilog HDL assignment warning at weight_matrix.txt(637): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993419 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(638) " "Verilog HDL assignment warning at weight_matrix.txt(638): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993419 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(639) " "Verilog HDL assignment warning at weight_matrix.txt(639): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993420 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(640) " "Verilog HDL assignment warning at weight_matrix.txt(640): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 640 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993420 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(641) " "Verilog HDL assignment warning at weight_matrix.txt(641): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 641 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993420 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(642) " "Verilog HDL assignment warning at weight_matrix.txt(642): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993421 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(643) " "Verilog HDL assignment warning at weight_matrix.txt(643): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993421 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(644) " "Verilog HDL assignment warning at weight_matrix.txt(644): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993421 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(645) " "Verilog HDL assignment warning at weight_matrix.txt(645): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993421 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(646) " "Verilog HDL assignment warning at weight_matrix.txt(646): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993422 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(647) " "Verilog HDL assignment warning at weight_matrix.txt(647): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993422 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(648) " "Verilog HDL assignment warning at weight_matrix.txt(648): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993422 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(649) " "Verilog HDL assignment warning at weight_matrix.txt(649): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993423 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(650) " "Verilog HDL assignment warning at weight_matrix.txt(650): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993423 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(651) " "Verilog HDL assignment warning at weight_matrix.txt(651): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993423 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(652) " "Verilog HDL assignment warning at weight_matrix.txt(652): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993423 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(653) " "Verilog HDL assignment warning at weight_matrix.txt(653): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993424 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(654) " "Verilog HDL assignment warning at weight_matrix.txt(654): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993424 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(655) " "Verilog HDL assignment warning at weight_matrix.txt(655): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993424 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(656) " "Verilog HDL assignment warning at weight_matrix.txt(656): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993425 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(657) " "Verilog HDL assignment warning at weight_matrix.txt(657): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993425 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(658) " "Verilog HDL assignment warning at weight_matrix.txt(658): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993425 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(659) " "Verilog HDL assignment warning at weight_matrix.txt(659): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993425 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(660) " "Verilog HDL assignment warning at weight_matrix.txt(660): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 660 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993426 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(661) " "Verilog HDL assignment warning at weight_matrix.txt(661): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993426 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(662) " "Verilog HDL assignment warning at weight_matrix.txt(662): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993426 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(663) " "Verilog HDL assignment warning at weight_matrix.txt(663): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993427 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(664) " "Verilog HDL assignment warning at weight_matrix.txt(664): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993427 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(665) " "Verilog HDL assignment warning at weight_matrix.txt(665): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993427 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(666) " "Verilog HDL assignment warning at weight_matrix.txt(666): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993428 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(667) " "Verilog HDL assignment warning at weight_matrix.txt(667): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993428 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(668) " "Verilog HDL assignment warning at weight_matrix.txt(668): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993428 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(669) " "Verilog HDL assignment warning at weight_matrix.txt(669): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993428 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(670) " "Verilog HDL assignment warning at weight_matrix.txt(670): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993429 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(671) " "Verilog HDL assignment warning at weight_matrix.txt(671): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993429 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(672) " "Verilog HDL assignment warning at weight_matrix.txt(672): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993429 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(673) " "Verilog HDL assignment warning at weight_matrix.txt(673): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993430 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(674) " "Verilog HDL assignment warning at weight_matrix.txt(674): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993430 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(675) " "Verilog HDL assignment warning at weight_matrix.txt(675): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993430 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(676) " "Verilog HDL assignment warning at weight_matrix.txt(676): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993431 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(677) " "Verilog HDL assignment warning at weight_matrix.txt(677): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993431 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(678) " "Verilog HDL assignment warning at weight_matrix.txt(678): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993431 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(679) " "Verilog HDL assignment warning at weight_matrix.txt(679): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993431 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(680) " "Verilog HDL assignment warning at weight_matrix.txt(680): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993432 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(681) " "Verilog HDL assignment warning at weight_matrix.txt(681): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993432 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(682) " "Verilog HDL assignment warning at weight_matrix.txt(682): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993432 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(683) " "Verilog HDL assignment warning at weight_matrix.txt(683): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993432 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(684) " "Verilog HDL assignment warning at weight_matrix.txt(684): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993433 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(685) " "Verilog HDL assignment warning at weight_matrix.txt(685): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993433 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(686) " "Verilog HDL assignment warning at weight_matrix.txt(686): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993433 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(687) " "Verilog HDL assignment warning at weight_matrix.txt(687): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993433 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(688) " "Verilog HDL assignment warning at weight_matrix.txt(688): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993434 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(689) " "Verilog HDL assignment warning at weight_matrix.txt(689): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993434 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(690) " "Verilog HDL assignment warning at weight_matrix.txt(690): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993434 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(691) " "Verilog HDL assignment warning at weight_matrix.txt(691): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993434 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(692) " "Verilog HDL assignment warning at weight_matrix.txt(692): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993435 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(693) " "Verilog HDL assignment warning at weight_matrix.txt(693): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993435 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(694) " "Verilog HDL assignment warning at weight_matrix.txt(694): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993435 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(695) " "Verilog HDL assignment warning at weight_matrix.txt(695): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993436 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(696) " "Verilog HDL assignment warning at weight_matrix.txt(696): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993436 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(697) " "Verilog HDL assignment warning at weight_matrix.txt(697): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993436 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(698) " "Verilog HDL assignment warning at weight_matrix.txt(698): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993437 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(699) " "Verilog HDL assignment warning at weight_matrix.txt(699): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993437 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(700) " "Verilog HDL assignment warning at weight_matrix.txt(700): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993437 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(701) " "Verilog HDL assignment warning at weight_matrix.txt(701): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993438 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(702) " "Verilog HDL assignment warning at weight_matrix.txt(702): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993438 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(703) " "Verilog HDL assignment warning at weight_matrix.txt(703): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993438 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(704) " "Verilog HDL assignment warning at weight_matrix.txt(704): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993439 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(705) " "Verilog HDL assignment warning at weight_matrix.txt(705): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993439 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(706) " "Verilog HDL assignment warning at weight_matrix.txt(706): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993439 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(707) " "Verilog HDL assignment warning at weight_matrix.txt(707): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993440 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(708) " "Verilog HDL assignment warning at weight_matrix.txt(708): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993440 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(709) " "Verilog HDL assignment warning at weight_matrix.txt(709): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993440 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(710) " "Verilog HDL assignment warning at weight_matrix.txt(710): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993440 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(711) " "Verilog HDL assignment warning at weight_matrix.txt(711): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993441 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(712) " "Verilog HDL assignment warning at weight_matrix.txt(712): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993441 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(713) " "Verilog HDL assignment warning at weight_matrix.txt(713): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993441 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(714) " "Verilog HDL assignment warning at weight_matrix.txt(714): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993442 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(715) " "Verilog HDL assignment warning at weight_matrix.txt(715): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993442 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(716) " "Verilog HDL assignment warning at weight_matrix.txt(716): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993442 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(717) " "Verilog HDL assignment warning at weight_matrix.txt(717): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993442 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(718) " "Verilog HDL assignment warning at weight_matrix.txt(718): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993443 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(719) " "Verilog HDL assignment warning at weight_matrix.txt(719): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993443 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(720) " "Verilog HDL assignment warning at weight_matrix.txt(720): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993443 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(721) " "Verilog HDL assignment warning at weight_matrix.txt(721): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993444 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(722) " "Verilog HDL assignment warning at weight_matrix.txt(722): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993444 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(723) " "Verilog HDL assignment warning at weight_matrix.txt(723): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993445 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(724) " "Verilog HDL assignment warning at weight_matrix.txt(724): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993445 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(725) " "Verilog HDL assignment warning at weight_matrix.txt(725): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 725 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993445 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(726) " "Verilog HDL assignment warning at weight_matrix.txt(726): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993446 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(727) " "Verilog HDL assignment warning at weight_matrix.txt(727): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993446 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(728) " "Verilog HDL assignment warning at weight_matrix.txt(728): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993447 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(729) " "Verilog HDL assignment warning at weight_matrix.txt(729): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993447 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(730) " "Verilog HDL assignment warning at weight_matrix.txt(730): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993447 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(731) " "Verilog HDL assignment warning at weight_matrix.txt(731): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993448 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(732) " "Verilog HDL assignment warning at weight_matrix.txt(732): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993448 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(733) " "Verilog HDL assignment warning at weight_matrix.txt(733): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993448 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(734) " "Verilog HDL assignment warning at weight_matrix.txt(734): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993449 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(735) " "Verilog HDL assignment warning at weight_matrix.txt(735): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993449 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(736) " "Verilog HDL assignment warning at weight_matrix.txt(736): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993449 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(737) " "Verilog HDL assignment warning at weight_matrix.txt(737): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993450 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(738) " "Verilog HDL assignment warning at weight_matrix.txt(738): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993450 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(739) " "Verilog HDL assignment warning at weight_matrix.txt(739): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993450 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(740) " "Verilog HDL assignment warning at weight_matrix.txt(740): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993451 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(741) " "Verilog HDL assignment warning at weight_matrix.txt(741): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993451 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(742) " "Verilog HDL assignment warning at weight_matrix.txt(742): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993451 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(743) " "Verilog HDL assignment warning at weight_matrix.txt(743): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993452 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(744) " "Verilog HDL assignment warning at weight_matrix.txt(744): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993452 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(745) " "Verilog HDL assignment warning at weight_matrix.txt(745): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993452 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(746) " "Verilog HDL assignment warning at weight_matrix.txt(746): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993453 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(747) " "Verilog HDL assignment warning at weight_matrix.txt(747): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993453 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(748) " "Verilog HDL assignment warning at weight_matrix.txt(748): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993453 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(749) " "Verilog HDL assignment warning at weight_matrix.txt(749): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993454 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(750) " "Verilog HDL assignment warning at weight_matrix.txt(750): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 750 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993454 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(751) " "Verilog HDL assignment warning at weight_matrix.txt(751): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993454 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(752) " "Verilog HDL assignment warning at weight_matrix.txt(752): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993455 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(753) " "Verilog HDL assignment warning at weight_matrix.txt(753): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993455 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(754) " "Verilog HDL assignment warning at weight_matrix.txt(754): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993455 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(755) " "Verilog HDL assignment warning at weight_matrix.txt(755): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993456 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(756) " "Verilog HDL assignment warning at weight_matrix.txt(756): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993456 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(757) " "Verilog HDL assignment warning at weight_matrix.txt(757): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993456 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(758) " "Verilog HDL assignment warning at weight_matrix.txt(758): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993456 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(759) " "Verilog HDL assignment warning at weight_matrix.txt(759): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993457 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(760) " "Verilog HDL assignment warning at weight_matrix.txt(760): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993457 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(761) " "Verilog HDL assignment warning at weight_matrix.txt(761): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993458 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(762) " "Verilog HDL assignment warning at weight_matrix.txt(762): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993458 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(763) " "Verilog HDL assignment warning at weight_matrix.txt(763): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993459 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(764) " "Verilog HDL assignment warning at weight_matrix.txt(764): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993459 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(765) " "Verilog HDL assignment warning at weight_matrix.txt(765): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993459 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(766) " "Verilog HDL assignment warning at weight_matrix.txt(766): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993460 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(767) " "Verilog HDL assignment warning at weight_matrix.txt(767): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993460 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(768) " "Verilog HDL assignment warning at weight_matrix.txt(768): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993460 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(769) " "Verilog HDL assignment warning at weight_matrix.txt(769): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993460 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(770) " "Verilog HDL assignment warning at weight_matrix.txt(770): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993461 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(771) " "Verilog HDL assignment warning at weight_matrix.txt(771): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993461 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(772) " "Verilog HDL assignment warning at weight_matrix.txt(772): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993462 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(773) " "Verilog HDL assignment warning at weight_matrix.txt(773): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993462 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(774) " "Verilog HDL assignment warning at weight_matrix.txt(774): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993462 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(775) " "Verilog HDL assignment warning at weight_matrix.txt(775): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993462 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(776) " "Verilog HDL assignment warning at weight_matrix.txt(776): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993463 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(777) " "Verilog HDL assignment warning at weight_matrix.txt(777): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993463 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(778) " "Verilog HDL assignment warning at weight_matrix.txt(778): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993463 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(779) " "Verilog HDL assignment warning at weight_matrix.txt(779): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993464 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(780) " "Verilog HDL assignment warning at weight_matrix.txt(780): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993464 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(781) " "Verilog HDL assignment warning at weight_matrix.txt(781): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993464 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(782) " "Verilog HDL assignment warning at weight_matrix.txt(782): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993465 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(783) " "Verilog HDL assignment warning at weight_matrix.txt(783): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993465 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(784) " "Verilog HDL assignment warning at weight_matrix.txt(784): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993465 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(785) " "Verilog HDL assignment warning at weight_matrix.txt(785): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993465 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(786) " "Verilog HDL assignment warning at weight_matrix.txt(786): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993466 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(787) " "Verilog HDL assignment warning at weight_matrix.txt(787): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993466 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(788) " "Verilog HDL assignment warning at weight_matrix.txt(788): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993466 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(789) " "Verilog HDL assignment warning at weight_matrix.txt(789): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993467 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(790) " "Verilog HDL assignment warning at weight_matrix.txt(790): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993467 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(791) " "Verilog HDL assignment warning at weight_matrix.txt(791): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993467 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(792) " "Verilog HDL assignment warning at weight_matrix.txt(792): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993468 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(793) " "Verilog HDL assignment warning at weight_matrix.txt(793): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993468 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(794) " "Verilog HDL assignment warning at weight_matrix.txt(794): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993469 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(795) " "Verilog HDL assignment warning at weight_matrix.txt(795): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993469 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(796) " "Verilog HDL assignment warning at weight_matrix.txt(796): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993469 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(797) " "Verilog HDL assignment warning at weight_matrix.txt(797): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993470 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(798) " "Verilog HDL assignment warning at weight_matrix.txt(798): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993470 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(799) " "Verilog HDL assignment warning at weight_matrix.txt(799): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993471 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(800) " "Verilog HDL assignment warning at weight_matrix.txt(800): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993471 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(801) " "Verilog HDL assignment warning at weight_matrix.txt(801): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 801 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993471 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(802) " "Verilog HDL assignment warning at weight_matrix.txt(802): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993472 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(803) " "Verilog HDL assignment warning at weight_matrix.txt(803): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 803 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993472 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(804) " "Verilog HDL assignment warning at weight_matrix.txt(804): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 804 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993472 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(805) " "Verilog HDL assignment warning at weight_matrix.txt(805): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993473 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(806) " "Verilog HDL assignment warning at weight_matrix.txt(806): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 806 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993473 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(807) " "Verilog HDL assignment warning at weight_matrix.txt(807): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993473 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(808) " "Verilog HDL assignment warning at weight_matrix.txt(808): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 808 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993474 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(809) " "Verilog HDL assignment warning at weight_matrix.txt(809): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993474 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(810) " "Verilog HDL assignment warning at weight_matrix.txt(810): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 810 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993475 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(811) " "Verilog HDL assignment warning at weight_matrix.txt(811): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 811 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993475 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(812) " "Verilog HDL assignment warning at weight_matrix.txt(812): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 812 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993475 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(813) " "Verilog HDL assignment warning at weight_matrix.txt(813): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993476 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(814) " "Verilog HDL assignment warning at weight_matrix.txt(814): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993476 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(815) " "Verilog HDL assignment warning at weight_matrix.txt(815): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993477 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(816) " "Verilog HDL assignment warning at weight_matrix.txt(816): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 816 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993477 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(817) " "Verilog HDL assignment warning at weight_matrix.txt(817): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993477 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(818) " "Verilog HDL assignment warning at weight_matrix.txt(818): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993477 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(819) " "Verilog HDL assignment warning at weight_matrix.txt(819): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993478 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(820) " "Verilog HDL assignment warning at weight_matrix.txt(820): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 820 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993478 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(821) " "Verilog HDL assignment warning at weight_matrix.txt(821): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993478 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(822) " "Verilog HDL assignment warning at weight_matrix.txt(822): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993479 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(823) " "Verilog HDL assignment warning at weight_matrix.txt(823): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993479 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(824) " "Verilog HDL assignment warning at weight_matrix.txt(824): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 824 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993479 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(825) " "Verilog HDL assignment warning at weight_matrix.txt(825): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 825 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993480 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(826) " "Verilog HDL assignment warning at weight_matrix.txt(826): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 826 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993480 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(827) " "Verilog HDL assignment warning at weight_matrix.txt(827): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993481 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(828) " "Verilog HDL assignment warning at weight_matrix.txt(828): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993481 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(829) " "Verilog HDL assignment warning at weight_matrix.txt(829): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993482 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(830) " "Verilog HDL assignment warning at weight_matrix.txt(830): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993482 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(831) " "Verilog HDL assignment warning at weight_matrix.txt(831): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993483 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(832) " "Verilog HDL assignment warning at weight_matrix.txt(832): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 832 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993483 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(833) " "Verilog HDL assignment warning at weight_matrix.txt(833): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993483 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(834) " "Verilog HDL assignment warning at weight_matrix.txt(834): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 834 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993484 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(835) " "Verilog HDL assignment warning at weight_matrix.txt(835): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993484 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(836) " "Verilog HDL assignment warning at weight_matrix.txt(836): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993485 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(837) " "Verilog HDL assignment warning at weight_matrix.txt(837): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993485 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(838) " "Verilog HDL assignment warning at weight_matrix.txt(838): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993485 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(839) " "Verilog HDL assignment warning at weight_matrix.txt(839): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993486 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(840) " "Verilog HDL assignment warning at weight_matrix.txt(840): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 840 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993486 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(841) " "Verilog HDL assignment warning at weight_matrix.txt(841): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993487 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(842) " "Verilog HDL assignment warning at weight_matrix.txt(842): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993487 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(843) " "Verilog HDL assignment warning at weight_matrix.txt(843): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 843 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993487 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(844) " "Verilog HDL assignment warning at weight_matrix.txt(844): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993488 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(845) " "Verilog HDL assignment warning at weight_matrix.txt(845): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993488 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(846) " "Verilog HDL assignment warning at weight_matrix.txt(846): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993488 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(847) " "Verilog HDL assignment warning at weight_matrix.txt(847): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993489 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(848) " "Verilog HDL assignment warning at weight_matrix.txt(848): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 848 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993489 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(849) " "Verilog HDL assignment warning at weight_matrix.txt(849): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993489 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(850) " "Verilog HDL assignment warning at weight_matrix.txt(850): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993489 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(851) " "Verilog HDL assignment warning at weight_matrix.txt(851): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993490 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(852) " "Verilog HDL assignment warning at weight_matrix.txt(852): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993490 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(853) " "Verilog HDL assignment warning at weight_matrix.txt(853): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993491 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(854) " "Verilog HDL assignment warning at weight_matrix.txt(854): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993492 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(855) " "Verilog HDL assignment warning at weight_matrix.txt(855): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993492 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(856) " "Verilog HDL assignment warning at weight_matrix.txt(856): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 856 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993493 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(857) " "Verilog HDL assignment warning at weight_matrix.txt(857): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993493 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(858) " "Verilog HDL assignment warning at weight_matrix.txt(858): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993494 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(859) " "Verilog HDL assignment warning at weight_matrix.txt(859): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993494 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(860) " "Verilog HDL assignment warning at weight_matrix.txt(860): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 860 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993495 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(861) " "Verilog HDL assignment warning at weight_matrix.txt(861): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993495 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(862) " "Verilog HDL assignment warning at weight_matrix.txt(862): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993496 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(863) " "Verilog HDL assignment warning at weight_matrix.txt(863): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993496 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(864) " "Verilog HDL assignment warning at weight_matrix.txt(864): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 864 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993497 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(865) " "Verilog HDL assignment warning at weight_matrix.txt(865): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 865 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993498 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(866) " "Verilog HDL assignment warning at weight_matrix.txt(866): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 866 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993498 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(867) " "Verilog HDL assignment warning at weight_matrix.txt(867): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 867 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993498 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(868) " "Verilog HDL assignment warning at weight_matrix.txt(868): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 868 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993499 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(869) " "Verilog HDL assignment warning at weight_matrix.txt(869): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993499 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(870) " "Verilog HDL assignment warning at weight_matrix.txt(870): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 870 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993500 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(871) " "Verilog HDL assignment warning at weight_matrix.txt(871): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 871 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993501 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(872) " "Verilog HDL assignment warning at weight_matrix.txt(872): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 872 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993501 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(873) " "Verilog HDL assignment warning at weight_matrix.txt(873): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 873 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993502 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(874) " "Verilog HDL assignment warning at weight_matrix.txt(874): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993502 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(875) " "Verilog HDL assignment warning at weight_matrix.txt(875): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 875 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993503 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(876) " "Verilog HDL assignment warning at weight_matrix.txt(876): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 876 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993503 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(877) " "Verilog HDL assignment warning at weight_matrix.txt(877): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993504 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(878) " "Verilog HDL assignment warning at weight_matrix.txt(878): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 878 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993504 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(879) " "Verilog HDL assignment warning at weight_matrix.txt(879): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 879 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993505 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(880) " "Verilog HDL assignment warning at weight_matrix.txt(880): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 880 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993505 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(881) " "Verilog HDL assignment warning at weight_matrix.txt(881): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 881 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993506 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(882) " "Verilog HDL assignment warning at weight_matrix.txt(882): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 882 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993506 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(883) " "Verilog HDL assignment warning at weight_matrix.txt(883): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 883 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993507 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(884) " "Verilog HDL assignment warning at weight_matrix.txt(884): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 884 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993507 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(885) " "Verilog HDL assignment warning at weight_matrix.txt(885): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 885 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993508 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(886) " "Verilog HDL assignment warning at weight_matrix.txt(886): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 886 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993508 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(887) " "Verilog HDL assignment warning at weight_matrix.txt(887): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 887 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993509 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(888) " "Verilog HDL assignment warning at weight_matrix.txt(888): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993509 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(889) " "Verilog HDL assignment warning at weight_matrix.txt(889): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 889 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993510 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(890) " "Verilog HDL assignment warning at weight_matrix.txt(890): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993510 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(891) " "Verilog HDL assignment warning at weight_matrix.txt(891): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 891 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993511 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(892) " "Verilog HDL assignment warning at weight_matrix.txt(892): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 892 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993511 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(893) " "Verilog HDL assignment warning at weight_matrix.txt(893): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993512 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(894) " "Verilog HDL assignment warning at weight_matrix.txt(894): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993513 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(895) " "Verilog HDL assignment warning at weight_matrix.txt(895): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 895 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993513 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(896) " "Verilog HDL assignment warning at weight_matrix.txt(896): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 896 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993514 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(897) " "Verilog HDL assignment warning at weight_matrix.txt(897): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993514 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(898) " "Verilog HDL assignment warning at weight_matrix.txt(898): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993515 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(899) " "Verilog HDL assignment warning at weight_matrix.txt(899): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993515 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(900) " "Verilog HDL assignment warning at weight_matrix.txt(900): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993516 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(901) " "Verilog HDL assignment warning at weight_matrix.txt(901): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 901 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993516 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(902) " "Verilog HDL assignment warning at weight_matrix.txt(902): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993517 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(903) " "Verilog HDL assignment warning at weight_matrix.txt(903): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 903 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993517 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(904) " "Verilog HDL assignment warning at weight_matrix.txt(904): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 904 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993518 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(905) " "Verilog HDL assignment warning at weight_matrix.txt(905): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 905 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993519 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(906) " "Verilog HDL assignment warning at weight_matrix.txt(906): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 906 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993519 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(907) " "Verilog HDL assignment warning at weight_matrix.txt(907): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 907 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993520 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(908) " "Verilog HDL assignment warning at weight_matrix.txt(908): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 908 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993520 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(909) " "Verilog HDL assignment warning at weight_matrix.txt(909): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 909 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993521 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(910) " "Verilog HDL assignment warning at weight_matrix.txt(910): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 910 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993521 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(911) " "Verilog HDL assignment warning at weight_matrix.txt(911): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 911 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993522 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(912) " "Verilog HDL assignment warning at weight_matrix.txt(912): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 912 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993523 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(913) " "Verilog HDL assignment warning at weight_matrix.txt(913): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 913 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993523 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(914) " "Verilog HDL assignment warning at weight_matrix.txt(914): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 914 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993524 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(915) " "Verilog HDL assignment warning at weight_matrix.txt(915): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 915 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993524 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(916) " "Verilog HDL assignment warning at weight_matrix.txt(916): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993525 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(917) " "Verilog HDL assignment warning at weight_matrix.txt(917): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 917 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993525 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(918) " "Verilog HDL assignment warning at weight_matrix.txt(918): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 918 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993526 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(919) " "Verilog HDL assignment warning at weight_matrix.txt(919): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 919 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993526 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(920) " "Verilog HDL assignment warning at weight_matrix.txt(920): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 920 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993527 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(921) " "Verilog HDL assignment warning at weight_matrix.txt(921): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 921 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993527 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(922) " "Verilog HDL assignment warning at weight_matrix.txt(922): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 922 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993528 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(923) " "Verilog HDL assignment warning at weight_matrix.txt(923): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 923 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993528 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(924) " "Verilog HDL assignment warning at weight_matrix.txt(924): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 924 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993529 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(925) " "Verilog HDL assignment warning at weight_matrix.txt(925): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 925 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993529 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(926) " "Verilog HDL assignment warning at weight_matrix.txt(926): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 926 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993530 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(927) " "Verilog HDL assignment warning at weight_matrix.txt(927): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 927 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993530 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(928) " "Verilog HDL assignment warning at weight_matrix.txt(928): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 928 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993531 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(929) " "Verilog HDL assignment warning at weight_matrix.txt(929): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 929 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993531 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(930) " "Verilog HDL assignment warning at weight_matrix.txt(930): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 930 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993532 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(931) " "Verilog HDL assignment warning at weight_matrix.txt(931): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 931 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993532 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(932) " "Verilog HDL assignment warning at weight_matrix.txt(932): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 932 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993533 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(933) " "Verilog HDL assignment warning at weight_matrix.txt(933): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 933 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993533 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(934) " "Verilog HDL assignment warning at weight_matrix.txt(934): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 934 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993534 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(935) " "Verilog HDL assignment warning at weight_matrix.txt(935): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993534 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(936) " "Verilog HDL assignment warning at weight_matrix.txt(936): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 936 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993535 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(937) " "Verilog HDL assignment warning at weight_matrix.txt(937): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 937 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993535 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(938) " "Verilog HDL assignment warning at weight_matrix.txt(938): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993536 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(939) " "Verilog HDL assignment warning at weight_matrix.txt(939): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 939 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993536 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(940) " "Verilog HDL assignment warning at weight_matrix.txt(940): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 940 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993537 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(941) " "Verilog HDL assignment warning at weight_matrix.txt(941): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 941 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993537 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(942) " "Verilog HDL assignment warning at weight_matrix.txt(942): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 942 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993538 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(943) " "Verilog HDL assignment warning at weight_matrix.txt(943): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 943 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993538 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(944) " "Verilog HDL assignment warning at weight_matrix.txt(944): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 944 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993539 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(945) " "Verilog HDL assignment warning at weight_matrix.txt(945): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 945 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993539 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(946) " "Verilog HDL assignment warning at weight_matrix.txt(946): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 946 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993540 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(947) " "Verilog HDL assignment warning at weight_matrix.txt(947): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 947 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993540 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(948) " "Verilog HDL assignment warning at weight_matrix.txt(948): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 948 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993541 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(949) " "Verilog HDL assignment warning at weight_matrix.txt(949): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 949 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993541 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(950) " "Verilog HDL assignment warning at weight_matrix.txt(950): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 950 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993542 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(951) " "Verilog HDL assignment warning at weight_matrix.txt(951): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 951 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993543 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(952) " "Verilog HDL assignment warning at weight_matrix.txt(952): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 952 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993543 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(953) " "Verilog HDL assignment warning at weight_matrix.txt(953): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 953 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993544 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(954) " "Verilog HDL assignment warning at weight_matrix.txt(954): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 954 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993544 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(955) " "Verilog HDL assignment warning at weight_matrix.txt(955): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993545 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(956) " "Verilog HDL assignment warning at weight_matrix.txt(956): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 956 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993545 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(957) " "Verilog HDL assignment warning at weight_matrix.txt(957): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 957 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993546 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(958) " "Verilog HDL assignment warning at weight_matrix.txt(958): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 958 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993546 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(959) " "Verilog HDL assignment warning at weight_matrix.txt(959): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 959 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993546 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(960) " "Verilog HDL assignment warning at weight_matrix.txt(960): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 960 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993547 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(961) " "Verilog HDL assignment warning at weight_matrix.txt(961): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 961 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993547 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(962) " "Verilog HDL assignment warning at weight_matrix.txt(962): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 962 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993547 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(963) " "Verilog HDL assignment warning at weight_matrix.txt(963): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 963 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993547 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(964) " "Verilog HDL assignment warning at weight_matrix.txt(964): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 964 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993548 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(965) " "Verilog HDL assignment warning at weight_matrix.txt(965): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 965 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993548 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(966) " "Verilog HDL assignment warning at weight_matrix.txt(966): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 966 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993548 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(967) " "Verilog HDL assignment warning at weight_matrix.txt(967): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 967 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993549 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(968) " "Verilog HDL assignment warning at weight_matrix.txt(968): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 968 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993549 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(969) " "Verilog HDL assignment warning at weight_matrix.txt(969): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 969 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993549 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(970) " "Verilog HDL assignment warning at weight_matrix.txt(970): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 970 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993550 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(971) " "Verilog HDL assignment warning at weight_matrix.txt(971): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 971 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993550 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(972) " "Verilog HDL assignment warning at weight_matrix.txt(972): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 972 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993550 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(973) " "Verilog HDL assignment warning at weight_matrix.txt(973): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 973 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993550 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(974) " "Verilog HDL assignment warning at weight_matrix.txt(974): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 974 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993551 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(975) " "Verilog HDL assignment warning at weight_matrix.txt(975): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 975 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993551 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(976) " "Verilog HDL assignment warning at weight_matrix.txt(976): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993551 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(977) " "Verilog HDL assignment warning at weight_matrix.txt(977): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 977 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993552 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(978) " "Verilog HDL assignment warning at weight_matrix.txt(978): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993552 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(979) " "Verilog HDL assignment warning at weight_matrix.txt(979): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 979 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993552 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(980) " "Verilog HDL assignment warning at weight_matrix.txt(980): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 980 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993552 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(981) " "Verilog HDL assignment warning at weight_matrix.txt(981): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993553 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(982) " "Verilog HDL assignment warning at weight_matrix.txt(982): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 982 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993553 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(983) " "Verilog HDL assignment warning at weight_matrix.txt(983): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993553 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(984) " "Verilog HDL assignment warning at weight_matrix.txt(984): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993554 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(985) " "Verilog HDL assignment warning at weight_matrix.txt(985): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 985 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993554 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(986) " "Verilog HDL assignment warning at weight_matrix.txt(986): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 986 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993554 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(987) " "Verilog HDL assignment warning at weight_matrix.txt(987): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 987 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993555 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(988) " "Verilog HDL assignment warning at weight_matrix.txt(988): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 988 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993555 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(989) " "Verilog HDL assignment warning at weight_matrix.txt(989): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993555 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(990) " "Verilog HDL assignment warning at weight_matrix.txt(990): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993556 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(991) " "Verilog HDL assignment warning at weight_matrix.txt(991): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993556 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(992) " "Verilog HDL assignment warning at weight_matrix.txt(992): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993556 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(993) " "Verilog HDL assignment warning at weight_matrix.txt(993): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993556 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(994) " "Verilog HDL assignment warning at weight_matrix.txt(994): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993557 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(995) " "Verilog HDL assignment warning at weight_matrix.txt(995): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993557 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(996) " "Verilog HDL assignment warning at weight_matrix.txt(996): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993557 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(997) " "Verilog HDL assignment warning at weight_matrix.txt(997): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993558 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(998) " "Verilog HDL assignment warning at weight_matrix.txt(998): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993558 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(999) " "Verilog HDL assignment warning at weight_matrix.txt(999): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993558 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1000) " "Verilog HDL assignment warning at weight_matrix.txt(1000): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993558 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1001) " "Verilog HDL assignment warning at weight_matrix.txt(1001): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993559 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1002) " "Verilog HDL assignment warning at weight_matrix.txt(1002): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1002 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993559 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1003) " "Verilog HDL assignment warning at weight_matrix.txt(1003): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1003 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993559 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1004) " "Verilog HDL assignment warning at weight_matrix.txt(1004): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993560 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1005) " "Verilog HDL assignment warning at weight_matrix.txt(1005): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1005 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993560 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1006) " "Verilog HDL assignment warning at weight_matrix.txt(1006): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1006 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993560 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1007) " "Verilog HDL assignment warning at weight_matrix.txt(1007): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1007 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993560 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1008) " "Verilog HDL assignment warning at weight_matrix.txt(1008): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1008 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993561 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1009) " "Verilog HDL assignment warning at weight_matrix.txt(1009): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1009 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993561 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1010) " "Verilog HDL assignment warning at weight_matrix.txt(1010): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1010 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993561 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1011) " "Verilog HDL assignment warning at weight_matrix.txt(1011): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1011 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993561 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1012) " "Verilog HDL assignment warning at weight_matrix.txt(1012): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1012 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993562 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1013) " "Verilog HDL assignment warning at weight_matrix.txt(1013): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1013 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993562 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1014) " "Verilog HDL assignment warning at weight_matrix.txt(1014): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1014 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993562 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1015) " "Verilog HDL assignment warning at weight_matrix.txt(1015): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1015 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993563 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1016) " "Verilog HDL assignment warning at weight_matrix.txt(1016): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1016 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993563 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1017) " "Verilog HDL assignment warning at weight_matrix.txt(1017): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1017 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993563 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1018) " "Verilog HDL assignment warning at weight_matrix.txt(1018): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1018 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993564 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1019) " "Verilog HDL assignment warning at weight_matrix.txt(1019): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1019 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993564 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1020) " "Verilog HDL assignment warning at weight_matrix.txt(1020): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993564 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1021) " "Verilog HDL assignment warning at weight_matrix.txt(1021): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1021 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993565 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1022) " "Verilog HDL assignment warning at weight_matrix.txt(1022): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1022 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993565 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1023) " "Verilog HDL assignment warning at weight_matrix.txt(1023): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1023 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993565 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1024) " "Verilog HDL assignment warning at weight_matrix.txt(1024): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1024 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993565 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1025) " "Verilog HDL assignment warning at weight_matrix.txt(1025): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1025 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993566 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1026) " "Verilog HDL assignment warning at weight_matrix.txt(1026): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1026 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993566 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1027) " "Verilog HDL assignment warning at weight_matrix.txt(1027): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1027 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993566 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1028) " "Verilog HDL assignment warning at weight_matrix.txt(1028): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1028 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993567 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1029) " "Verilog HDL assignment warning at weight_matrix.txt(1029): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1029 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993567 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1030) " "Verilog HDL assignment warning at weight_matrix.txt(1030): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1030 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993567 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1031) " "Verilog HDL assignment warning at weight_matrix.txt(1031): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1031 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993567 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1032) " "Verilog HDL assignment warning at weight_matrix.txt(1032): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1032 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993568 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1033) " "Verilog HDL assignment warning at weight_matrix.txt(1033): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1033 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993568 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1034) " "Verilog HDL assignment warning at weight_matrix.txt(1034): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1034 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993568 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1035) " "Verilog HDL assignment warning at weight_matrix.txt(1035): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1035 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993569 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1036) " "Verilog HDL assignment warning at weight_matrix.txt(1036): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1036 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993569 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1037) " "Verilog HDL assignment warning at weight_matrix.txt(1037): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1037 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993569 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1038) " "Verilog HDL assignment warning at weight_matrix.txt(1038): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1038 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993569 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1039) " "Verilog HDL assignment warning at weight_matrix.txt(1039): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1039 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993570 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1040) " "Verilog HDL assignment warning at weight_matrix.txt(1040): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1040 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993570 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1041) " "Verilog HDL assignment warning at weight_matrix.txt(1041): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1041 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993570 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1042) " "Verilog HDL assignment warning at weight_matrix.txt(1042): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1042 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993571 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1043) " "Verilog HDL assignment warning at weight_matrix.txt(1043): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993571 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1044) " "Verilog HDL assignment warning at weight_matrix.txt(1044): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1044 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993571 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1045) " "Verilog HDL assignment warning at weight_matrix.txt(1045): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1045 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993572 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1046) " "Verilog HDL assignment warning at weight_matrix.txt(1046): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1046 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993572 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1047) " "Verilog HDL assignment warning at weight_matrix.txt(1047): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1047 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993572 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1048) " "Verilog HDL assignment warning at weight_matrix.txt(1048): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1048 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993573 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1049) " "Verilog HDL assignment warning at weight_matrix.txt(1049): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1049 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993573 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1050) " "Verilog HDL assignment warning at weight_matrix.txt(1050): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1050 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993573 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1051) " "Verilog HDL assignment warning at weight_matrix.txt(1051): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1051 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993574 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1052) " "Verilog HDL assignment warning at weight_matrix.txt(1052): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1052 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993574 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1053) " "Verilog HDL assignment warning at weight_matrix.txt(1053): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1053 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993574 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1054) " "Verilog HDL assignment warning at weight_matrix.txt(1054): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1054 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993574 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1055) " "Verilog HDL assignment warning at weight_matrix.txt(1055): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1055 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993575 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1056) " "Verilog HDL assignment warning at weight_matrix.txt(1056): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1056 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993575 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1057) " "Verilog HDL assignment warning at weight_matrix.txt(1057): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1057 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993575 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1058) " "Verilog HDL assignment warning at weight_matrix.txt(1058): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1058 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993575 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1059) " "Verilog HDL assignment warning at weight_matrix.txt(1059): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1059 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993576 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1060) " "Verilog HDL assignment warning at weight_matrix.txt(1060): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1060 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993576 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1061) " "Verilog HDL assignment warning at weight_matrix.txt(1061): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1061 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993576 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1062) " "Verilog HDL assignment warning at weight_matrix.txt(1062): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1062 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993577 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1063) " "Verilog HDL assignment warning at weight_matrix.txt(1063): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1063 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993577 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1064) " "Verilog HDL assignment warning at weight_matrix.txt(1064): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1064 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993577 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1065) " "Verilog HDL assignment warning at weight_matrix.txt(1065): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1065 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993577 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1066) " "Verilog HDL assignment warning at weight_matrix.txt(1066): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1066 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993578 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1067) " "Verilog HDL assignment warning at weight_matrix.txt(1067): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1067 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993578 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1068) " "Verilog HDL assignment warning at weight_matrix.txt(1068): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1068 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993578 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1069) " "Verilog HDL assignment warning at weight_matrix.txt(1069): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1069 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993579 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1070) " "Verilog HDL assignment warning at weight_matrix.txt(1070): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1070 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993579 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1071) " "Verilog HDL assignment warning at weight_matrix.txt(1071): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1071 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993579 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1072) " "Verilog HDL assignment warning at weight_matrix.txt(1072): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1072 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993579 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1073) " "Verilog HDL assignment warning at weight_matrix.txt(1073): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1073 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993580 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1074) " "Verilog HDL assignment warning at weight_matrix.txt(1074): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1074 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993580 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1075) " "Verilog HDL assignment warning at weight_matrix.txt(1075): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1075 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993580 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1076) " "Verilog HDL assignment warning at weight_matrix.txt(1076): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1076 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993580 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1077) " "Verilog HDL assignment warning at weight_matrix.txt(1077): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1077 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993581 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1078) " "Verilog HDL assignment warning at weight_matrix.txt(1078): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1078 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993581 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1079) " "Verilog HDL assignment warning at weight_matrix.txt(1079): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1079 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993581 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1080) " "Verilog HDL assignment warning at weight_matrix.txt(1080): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1080 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993582 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1081) " "Verilog HDL assignment warning at weight_matrix.txt(1081): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1081 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993582 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1082) " "Verilog HDL assignment warning at weight_matrix.txt(1082): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1082 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993582 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1083) " "Verilog HDL assignment warning at weight_matrix.txt(1083): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1083 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993583 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1084) " "Verilog HDL assignment warning at weight_matrix.txt(1084): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993583 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1085) " "Verilog HDL assignment warning at weight_matrix.txt(1085): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1085 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993583 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1086) " "Verilog HDL assignment warning at weight_matrix.txt(1086): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1086 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993583 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1087) " "Verilog HDL assignment warning at weight_matrix.txt(1087): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1087 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993584 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1088) " "Verilog HDL assignment warning at weight_matrix.txt(1088): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1088 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993584 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1089) " "Verilog HDL assignment warning at weight_matrix.txt(1089): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1089 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993584 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1090) " "Verilog HDL assignment warning at weight_matrix.txt(1090): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1090 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993584 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1091) " "Verilog HDL assignment warning at weight_matrix.txt(1091): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1091 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993585 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1092) " "Verilog HDL assignment warning at weight_matrix.txt(1092): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1092 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993585 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1093) " "Verilog HDL assignment warning at weight_matrix.txt(1093): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1093 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993586 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1094) " "Verilog HDL assignment warning at weight_matrix.txt(1094): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1094 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993586 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1095) " "Verilog HDL assignment warning at weight_matrix.txt(1095): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1095 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993586 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1096) " "Verilog HDL assignment warning at weight_matrix.txt(1096): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1096 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993587 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1097) " "Verilog HDL assignment warning at weight_matrix.txt(1097): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1097 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993587 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1098) " "Verilog HDL assignment warning at weight_matrix.txt(1098): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1098 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993588 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1099) " "Verilog HDL assignment warning at weight_matrix.txt(1099): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1099 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993588 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1100) " "Verilog HDL assignment warning at weight_matrix.txt(1100): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993588 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1101) " "Verilog HDL assignment warning at weight_matrix.txt(1101): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993589 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1102) " "Verilog HDL assignment warning at weight_matrix.txt(1102): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993589 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1103) " "Verilog HDL assignment warning at weight_matrix.txt(1103): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993589 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1104) " "Verilog HDL assignment warning at weight_matrix.txt(1104): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993590 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1105) " "Verilog HDL assignment warning at weight_matrix.txt(1105): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993590 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1106) " "Verilog HDL assignment warning at weight_matrix.txt(1106): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993590 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1107) " "Verilog HDL assignment warning at weight_matrix.txt(1107): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993591 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1108) " "Verilog HDL assignment warning at weight_matrix.txt(1108): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993591 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1109) " "Verilog HDL assignment warning at weight_matrix.txt(1109): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993591 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1110) " "Verilog HDL assignment warning at weight_matrix.txt(1110): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993592 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1111) " "Verilog HDL assignment warning at weight_matrix.txt(1111): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993592 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1112) " "Verilog HDL assignment warning at weight_matrix.txt(1112): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993592 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1113) " "Verilog HDL assignment warning at weight_matrix.txt(1113): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993593 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1114) " "Verilog HDL assignment warning at weight_matrix.txt(1114): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993593 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1115) " "Verilog HDL assignment warning at weight_matrix.txt(1115): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993593 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1116) " "Verilog HDL assignment warning at weight_matrix.txt(1116): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993593 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1117) " "Verilog HDL assignment warning at weight_matrix.txt(1117): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993594 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1118) " "Verilog HDL assignment warning at weight_matrix.txt(1118): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993594 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1119) " "Verilog HDL assignment warning at weight_matrix.txt(1119): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993594 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1120) " "Verilog HDL assignment warning at weight_matrix.txt(1120): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993595 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1121) " "Verilog HDL assignment warning at weight_matrix.txt(1121): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993595 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1122) " "Verilog HDL assignment warning at weight_matrix.txt(1122): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993595 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1123) " "Verilog HDL assignment warning at weight_matrix.txt(1123): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993596 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1124) " "Verilog HDL assignment warning at weight_matrix.txt(1124): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993596 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1125) " "Verilog HDL assignment warning at weight_matrix.txt(1125): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993596 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1126) " "Verilog HDL assignment warning at weight_matrix.txt(1126): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993597 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1127) " "Verilog HDL assignment warning at weight_matrix.txt(1127): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993597 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1128) " "Verilog HDL assignment warning at weight_matrix.txt(1128): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993597 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1129) " "Verilog HDL assignment warning at weight_matrix.txt(1129): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993597 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1130) " "Verilog HDL assignment warning at weight_matrix.txt(1130): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993598 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1131) " "Verilog HDL assignment warning at weight_matrix.txt(1131): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993598 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1132) " "Verilog HDL assignment warning at weight_matrix.txt(1132): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993598 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1133) " "Verilog HDL assignment warning at weight_matrix.txt(1133): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993599 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1134) " "Verilog HDL assignment warning at weight_matrix.txt(1134): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993599 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1135) " "Verilog HDL assignment warning at weight_matrix.txt(1135): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993599 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1136) " "Verilog HDL assignment warning at weight_matrix.txt(1136): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993600 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1137) " "Verilog HDL assignment warning at weight_matrix.txt(1137): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993600 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1138) " "Verilog HDL assignment warning at weight_matrix.txt(1138): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993600 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1139) " "Verilog HDL assignment warning at weight_matrix.txt(1139): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993601 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1140) " "Verilog HDL assignment warning at weight_matrix.txt(1140): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993601 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1141) " "Verilog HDL assignment warning at weight_matrix.txt(1141): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993601 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1142) " "Verilog HDL assignment warning at weight_matrix.txt(1142): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993602 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1143) " "Verilog HDL assignment warning at weight_matrix.txt(1143): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993602 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1144) " "Verilog HDL assignment warning at weight_matrix.txt(1144): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993602 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1145) " "Verilog HDL assignment warning at weight_matrix.txt(1145): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993603 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1146) " "Verilog HDL assignment warning at weight_matrix.txt(1146): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993603 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1147) " "Verilog HDL assignment warning at weight_matrix.txt(1147): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993603 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1148) " "Verilog HDL assignment warning at weight_matrix.txt(1148): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993604 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1149) " "Verilog HDL assignment warning at weight_matrix.txt(1149): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993604 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1150) " "Verilog HDL assignment warning at weight_matrix.txt(1150): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993604 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1151) " "Verilog HDL assignment warning at weight_matrix.txt(1151): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993604 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1152) " "Verilog HDL assignment warning at weight_matrix.txt(1152): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993605 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1153) " "Verilog HDL assignment warning at weight_matrix.txt(1153): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993605 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1154) " "Verilog HDL assignment warning at weight_matrix.txt(1154): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993605 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1155) " "Verilog HDL assignment warning at weight_matrix.txt(1155): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993606 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1156) " "Verilog HDL assignment warning at weight_matrix.txt(1156): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993606 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1157) " "Verilog HDL assignment warning at weight_matrix.txt(1157): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993606 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1158) " "Verilog HDL assignment warning at weight_matrix.txt(1158): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993607 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1159) " "Verilog HDL assignment warning at weight_matrix.txt(1159): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993607 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1160) " "Verilog HDL assignment warning at weight_matrix.txt(1160): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993607 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1161) " "Verilog HDL assignment warning at weight_matrix.txt(1161): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993608 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1162) " "Verilog HDL assignment warning at weight_matrix.txt(1162): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993608 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1163) " "Verilog HDL assignment warning at weight_matrix.txt(1163): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993608 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1164) " "Verilog HDL assignment warning at weight_matrix.txt(1164): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993609 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1165) " "Verilog HDL assignment warning at weight_matrix.txt(1165): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993609 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1166) " "Verilog HDL assignment warning at weight_matrix.txt(1166): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993609 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1167) " "Verilog HDL assignment warning at weight_matrix.txt(1167): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993610 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1168) " "Verilog HDL assignment warning at weight_matrix.txt(1168): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993610 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1169) " "Verilog HDL assignment warning at weight_matrix.txt(1169): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993610 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1170) " "Verilog HDL assignment warning at weight_matrix.txt(1170): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993611 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1171) " "Verilog HDL assignment warning at weight_matrix.txt(1171): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993611 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1172) " "Verilog HDL assignment warning at weight_matrix.txt(1172): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993611 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1173) " "Verilog HDL assignment warning at weight_matrix.txt(1173): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993612 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1174) " "Verilog HDL assignment warning at weight_matrix.txt(1174): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993612 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1175) " "Verilog HDL assignment warning at weight_matrix.txt(1175): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993612 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1176) " "Verilog HDL assignment warning at weight_matrix.txt(1176): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993613 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1177) " "Verilog HDL assignment warning at weight_matrix.txt(1177): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993613 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1178) " "Verilog HDL assignment warning at weight_matrix.txt(1178): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993613 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1179) " "Verilog HDL assignment warning at weight_matrix.txt(1179): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993613 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1180) " "Verilog HDL assignment warning at weight_matrix.txt(1180): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993614 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1181) " "Verilog HDL assignment warning at weight_matrix.txt(1181): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993614 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1182) " "Verilog HDL assignment warning at weight_matrix.txt(1182): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993614 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1183) " "Verilog HDL assignment warning at weight_matrix.txt(1183): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993615 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1184) " "Verilog HDL assignment warning at weight_matrix.txt(1184): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993615 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1185) " "Verilog HDL assignment warning at weight_matrix.txt(1185): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993615 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1186) " "Verilog HDL assignment warning at weight_matrix.txt(1186): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993616 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1187) " "Verilog HDL assignment warning at weight_matrix.txt(1187): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993616 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1188) " "Verilog HDL assignment warning at weight_matrix.txt(1188): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993616 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1189) " "Verilog HDL assignment warning at weight_matrix.txt(1189): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993617 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1190) " "Verilog HDL assignment warning at weight_matrix.txt(1190): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993617 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1191) " "Verilog HDL assignment warning at weight_matrix.txt(1191): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993617 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1192) " "Verilog HDL assignment warning at weight_matrix.txt(1192): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993618 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1193) " "Verilog HDL assignment warning at weight_matrix.txt(1193): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993618 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1194) " "Verilog HDL assignment warning at weight_matrix.txt(1194): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993618 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1195) " "Verilog HDL assignment warning at weight_matrix.txt(1195): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993618 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1196) " "Verilog HDL assignment warning at weight_matrix.txt(1196): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993619 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1197) " "Verilog HDL assignment warning at weight_matrix.txt(1197): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993619 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1198) " "Verilog HDL assignment warning at weight_matrix.txt(1198): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993619 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1199) " "Verilog HDL assignment warning at weight_matrix.txt(1199): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993620 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1200) " "Verilog HDL assignment warning at weight_matrix.txt(1200): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993620 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1201) " "Verilog HDL assignment warning at weight_matrix.txt(1201): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993620 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1202) " "Verilog HDL assignment warning at weight_matrix.txt(1202): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993621 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1203) " "Verilog HDL assignment warning at weight_matrix.txt(1203): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993621 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1204) " "Verilog HDL assignment warning at weight_matrix.txt(1204): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993621 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1205) " "Verilog HDL assignment warning at weight_matrix.txt(1205): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993622 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1206) " "Verilog HDL assignment warning at weight_matrix.txt(1206): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993622 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1207) " "Verilog HDL assignment warning at weight_matrix.txt(1207): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993622 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1208) " "Verilog HDL assignment warning at weight_matrix.txt(1208): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993622 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1209) " "Verilog HDL assignment warning at weight_matrix.txt(1209): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993623 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1210) " "Verilog HDL assignment warning at weight_matrix.txt(1210): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993623 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1211) " "Verilog HDL assignment warning at weight_matrix.txt(1211): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993623 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1212) " "Verilog HDL assignment warning at weight_matrix.txt(1212): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993624 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1213) " "Verilog HDL assignment warning at weight_matrix.txt(1213): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993624 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1214) " "Verilog HDL assignment warning at weight_matrix.txt(1214): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993624 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1215) " "Verilog HDL assignment warning at weight_matrix.txt(1215): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993625 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1216) " "Verilog HDL assignment warning at weight_matrix.txt(1216): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993625 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1217) " "Verilog HDL assignment warning at weight_matrix.txt(1217): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993625 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1218) " "Verilog HDL assignment warning at weight_matrix.txt(1218): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993626 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1219) " "Verilog HDL assignment warning at weight_matrix.txt(1219): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993626 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1220) " "Verilog HDL assignment warning at weight_matrix.txt(1220): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993626 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1221) " "Verilog HDL assignment warning at weight_matrix.txt(1221): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993627 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1222) " "Verilog HDL assignment warning at weight_matrix.txt(1222): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993627 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1223) " "Verilog HDL assignment warning at weight_matrix.txt(1223): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993627 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1224) " "Verilog HDL assignment warning at weight_matrix.txt(1224): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993628 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1225) " "Verilog HDL assignment warning at weight_matrix.txt(1225): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993628 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1226) " "Verilog HDL assignment warning at weight_matrix.txt(1226): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993628 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1227) " "Verilog HDL assignment warning at weight_matrix.txt(1227): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993628 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1228) " "Verilog HDL assignment warning at weight_matrix.txt(1228): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993629 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1229) " "Verilog HDL assignment warning at weight_matrix.txt(1229): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993629 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1230) " "Verilog HDL assignment warning at weight_matrix.txt(1230): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993629 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1231) " "Verilog HDL assignment warning at weight_matrix.txt(1231): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993630 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1232) " "Verilog HDL assignment warning at weight_matrix.txt(1232): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993630 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1233) " "Verilog HDL assignment warning at weight_matrix.txt(1233): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993630 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1234) " "Verilog HDL assignment warning at weight_matrix.txt(1234): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993631 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1235) " "Verilog HDL assignment warning at weight_matrix.txt(1235): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993631 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1236) " "Verilog HDL assignment warning at weight_matrix.txt(1236): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993631 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1237) " "Verilog HDL assignment warning at weight_matrix.txt(1237): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993631 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1238) " "Verilog HDL assignment warning at weight_matrix.txt(1238): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993632 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1239) " "Verilog HDL assignment warning at weight_matrix.txt(1239): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993632 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1240) " "Verilog HDL assignment warning at weight_matrix.txt(1240): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993632 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1241) " "Verilog HDL assignment warning at weight_matrix.txt(1241): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993633 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1242) " "Verilog HDL assignment warning at weight_matrix.txt(1242): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993633 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1243) " "Verilog HDL assignment warning at weight_matrix.txt(1243): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993633 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1244) " "Verilog HDL assignment warning at weight_matrix.txt(1244): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993633 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1245) " "Verilog HDL assignment warning at weight_matrix.txt(1245): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993634 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1246) " "Verilog HDL assignment warning at weight_matrix.txt(1246): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993634 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1247) " "Verilog HDL assignment warning at weight_matrix.txt(1247): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993634 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1248) " "Verilog HDL assignment warning at weight_matrix.txt(1248): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993635 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1249) " "Verilog HDL assignment warning at weight_matrix.txt(1249): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993635 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1250) " "Verilog HDL assignment warning at weight_matrix.txt(1250): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993635 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1251) " "Verilog HDL assignment warning at weight_matrix.txt(1251): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993635 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1252) " "Verilog HDL assignment warning at weight_matrix.txt(1252): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993636 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1253) " "Verilog HDL assignment warning at weight_matrix.txt(1253): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993636 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 weight_matrix.txt(1254) " "Verilog HDL assignment warning at weight_matrix.txt(1254): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/weight_matrix.txt" 1254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993636 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(1) " "Verilog HDL assignment warning at gru_bias.txt(1): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993742 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(2) " "Verilog HDL assignment warning at gru_bias.txt(2): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993742 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(3) " "Verilog HDL assignment warning at gru_bias.txt(3): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993743 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(4) " "Verilog HDL assignment warning at gru_bias.txt(4): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993743 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(5) " "Verilog HDL assignment warning at gru_bias.txt(5): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993743 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(6) " "Verilog HDL assignment warning at gru_bias.txt(6): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993743 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(7) " "Verilog HDL assignment warning at gru_bias.txt(7): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993744 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(8) " "Verilog HDL assignment warning at gru_bias.txt(8): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993744 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(9) " "Verilog HDL assignment warning at gru_bias.txt(9): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993744 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(10) " "Verilog HDL assignment warning at gru_bias.txt(10): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993744 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(11) " "Verilog HDL assignment warning at gru_bias.txt(11): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993745 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(12) " "Verilog HDL assignment warning at gru_bias.txt(12): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993745 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(13) " "Verilog HDL assignment warning at gru_bias.txt(13): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993745 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(14) " "Verilog HDL assignment warning at gru_bias.txt(14): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993745 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(15) " "Verilog HDL assignment warning at gru_bias.txt(15): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993745 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(16) " "Verilog HDL assignment warning at gru_bias.txt(16): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993746 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(17) " "Verilog HDL assignment warning at gru_bias.txt(17): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993746 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(18) " "Verilog HDL assignment warning at gru_bias.txt(18): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993746 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(19) " "Verilog HDL assignment warning at gru_bias.txt(19): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993746 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(20) " "Verilog HDL assignment warning at gru_bias.txt(20): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993747 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(21) " "Verilog HDL assignment warning at gru_bias.txt(21): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993747 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(22) " "Verilog HDL assignment warning at gru_bias.txt(22): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993747 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(23) " "Verilog HDL assignment warning at gru_bias.txt(23): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993747 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(24) " "Verilog HDL assignment warning at gru_bias.txt(24): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993748 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(25) " "Verilog HDL assignment warning at gru_bias.txt(25): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993748 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(26) " "Verilog HDL assignment warning at gru_bias.txt(26): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993748 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(27) " "Verilog HDL assignment warning at gru_bias.txt(27): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993748 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(28) " "Verilog HDL assignment warning at gru_bias.txt(28): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993748 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(29) " "Verilog HDL assignment warning at gru_bias.txt(29): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993749 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(30) " "Verilog HDL assignment warning at gru_bias.txt(30): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993749 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(31) " "Verilog HDL assignment warning at gru_bias.txt(31): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993749 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(32) " "Verilog HDL assignment warning at gru_bias.txt(32): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993749 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(33) " "Verilog HDL assignment warning at gru_bias.txt(33): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993749 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(34) " "Verilog HDL assignment warning at gru_bias.txt(34): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993750 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(35) " "Verilog HDL assignment warning at gru_bias.txt(35): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993750 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(36) " "Verilog HDL assignment warning at gru_bias.txt(36): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993750 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(37) " "Verilog HDL assignment warning at gru_bias.txt(37): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993751 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(38) " "Verilog HDL assignment warning at gru_bias.txt(38): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993751 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(39) " "Verilog HDL assignment warning at gru_bias.txt(39): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993751 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(40) " "Verilog HDL assignment warning at gru_bias.txt(40): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993751 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(41) " "Verilog HDL assignment warning at gru_bias.txt(41): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993752 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(42) " "Verilog HDL assignment warning at gru_bias.txt(42): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993752 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(43) " "Verilog HDL assignment warning at gru_bias.txt(43): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993752 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(44) " "Verilog HDL assignment warning at gru_bias.txt(44): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993752 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(45) " "Verilog HDL assignment warning at gru_bias.txt(45): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993753 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(46) " "Verilog HDL assignment warning at gru_bias.txt(46): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993753 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(47) " "Verilog HDL assignment warning at gru_bias.txt(47): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993753 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(48) " "Verilog HDL assignment warning at gru_bias.txt(48): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993753 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(49) " "Verilog HDL assignment warning at gru_bias.txt(49): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993754 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(50) " "Verilog HDL assignment warning at gru_bias.txt(50): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993754 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(51) " "Verilog HDL assignment warning at gru_bias.txt(51): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993754 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(52) " "Verilog HDL assignment warning at gru_bias.txt(52): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993755 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(53) " "Verilog HDL assignment warning at gru_bias.txt(53): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993755 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(54) " "Verilog HDL assignment warning at gru_bias.txt(54): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993755 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(55) " "Verilog HDL assignment warning at gru_bias.txt(55): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993755 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(56) " "Verilog HDL assignment warning at gru_bias.txt(56): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993756 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(57) " "Verilog HDL assignment warning at gru_bias.txt(57): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993756 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(58) " "Verilog HDL assignment warning at gru_bias.txt(58): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993756 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(59) " "Verilog HDL assignment warning at gru_bias.txt(59): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993756 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(60) " "Verilog HDL assignment warning at gru_bias.txt(60): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993757 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(61) " "Verilog HDL assignment warning at gru_bias.txt(61): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993757 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(62) " "Verilog HDL assignment warning at gru_bias.txt(62): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993757 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(63) " "Verilog HDL assignment warning at gru_bias.txt(63): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993758 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(64) " "Verilog HDL assignment warning at gru_bias.txt(64): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993758 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(65) " "Verilog HDL assignment warning at gru_bias.txt(65): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993758 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(66) " "Verilog HDL assignment warning at gru_bias.txt(66): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993759 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(67) " "Verilog HDL assignment warning at gru_bias.txt(67): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993759 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(68) " "Verilog HDL assignment warning at gru_bias.txt(68): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993759 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(69) " "Verilog HDL assignment warning at gru_bias.txt(69): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993759 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(70) " "Verilog HDL assignment warning at gru_bias.txt(70): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993760 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(71) " "Verilog HDL assignment warning at gru_bias.txt(71): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993760 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(72) " "Verilog HDL assignment warning at gru_bias.txt(72): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993760 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(73) " "Verilog HDL assignment warning at gru_bias.txt(73): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993760 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(74) " "Verilog HDL assignment warning at gru_bias.txt(74): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993761 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(75) " "Verilog HDL assignment warning at gru_bias.txt(75): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993761 "|gru_cell|RAM_P:RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16384 4096 gru_bias.txt(76) " "Verilog HDL assignment warning at gru_bias.txt(76): truncated value with size 16384 to match size of target (4096)" {  } { { "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/gru_bias.txt" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724049993761 "|gru_cell|RAM_P:RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:ctrl_unit " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:ctrl_unit\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/gru_cell.v" "ctrl_unit" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/gru_cell.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724050215972 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 control_unit.v(41) " "Verilog HDL assignment warning at control_unit.v(41): truncated value with size 32 to match size of target (12)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/control_unit.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/control_unit.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724050215974 "|gru_cell|control_unit:ctrl_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control_unit.v(69) " "Verilog HDL assignment warning at control_unit.v(69): truncated value with size 32 to match size of target (3)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/control_unit.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/control_unit.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724050215975 "|gru_cell|control_unit:ctrl_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 control_unit.v(71) " "Verilog HDL assignment warning at control_unit.v(71): truncated value with size 32 to match size of target (12)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/control_unit.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/control_unit.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724050215975 "|gru_cell|control_unit:ctrl_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 control_unit.v(80) " "Verilog HDL assignment warning at control_unit.v(80): truncated value with size 32 to match size of target (12)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/control_unit.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/control_unit.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724050215975 "|gru_cell|control_unit:ctrl_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 control_unit.v(102) " "Verilog HDL assignment warning at control_unit.v(102): truncated value with size 32 to match size of target (12)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/control_unit.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/control_unit.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724050215976 "|gru_cell|control_unit:ctrl_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 control_unit.v(110) " "Verilog HDL assignment warning at control_unit.v(110): truncated value with size 32 to match size of target (12)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/control_unit.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/control_unit.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724050215976 "|gru_cell|control_unit:ctrl_unit"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "new_line_r_h control_unit.v(25) " "Output port \"new_line_r_h\" at control_unit.v(25) has no driver" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/control_unit.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/control_unit.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724050215984 "|gru_cell|control_unit:ctrl_unit"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "new_line_x_h control_unit.v(25) " "Output port \"new_line_x_h\" at control_unit.v(25) has no driver" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/control_unit.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/control_unit.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724050215984 "|gru_cell|control_unit:ctrl_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "columnwise_mvm columnwise_mvm:MVM " "Elaborating entity \"columnwise_mvm\" for hierarchy \"columnwise_mvm:MVM\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/gru_cell.v" "MVM" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/gru_cell.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724050216033 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "544 512 columnwise_mvm.v(43) " "Verilog HDL assignment warning at columnwise_mvm.v(43): truncated value with size 544 to match size of target (512)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/columnwise_mvm.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/columnwise_mvm.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724050216040 "|gru_cell|columnwise_mvm:MVM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel columnwise_mvm:MVM\|kernel:block_7\[15\].k1 " "Elaborating entity \"kernel\" for hierarchy \"columnwise_mvm:MVM\|kernel:block_7\[15\].k1\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/columnwise_mvm.v" "block_7\[15\].k1" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/columnwise_mvm.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724050216150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult columnwise_mvm:MVM\|kernel:block_7\[15\].k1\|mult:block_1\[15\].m1 " "Elaborating entity \"mult\" for hierarchy \"columnwise_mvm:MVM\|kernel:block_7\[15\].k1\|mult:block_1\[15\].m1\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/kernel.v" "block_1\[15\].m1" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/kernel.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724050216181 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempOut mult.v(49) " "Verilog HDL or VHDL warning at mult.v(49): object \"tempOut\" assigned a value but never read" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1724050216182 "|gru_cell|columnwise_mvm:MVM|kernel:block_7[15].k1|mult:block_1[15].m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder columnwise_mvm:MVM\|kernel:block_7\[15\].k1\|adder:block_2\[0\].a1 " "Elaborating entity \"adder\" for hierarchy \"columnwise_mvm:MVM\|kernel:block_7\[15\].k1\|adder:block_2\[0\].a1\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/kernel.v" "block_2\[0\].a1" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/kernel.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724050216194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder columnwise_mvm:MVM\|kernel:block_7\[15\].k1\|adder:block_2\[1\].a1 " "Elaborating entity \"adder\" for hierarchy \"columnwise_mvm:MVM\|kernel:block_7\[15\].k1\|adder:block_2\[1\].a1\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/kernel.v" "block_2\[1\].a1" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/kernel.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724050216199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder columnwise_mvm:MVM\|kernel:block_7\[15\].k1\|adder:a2 " "Elaborating entity \"adder\" for hierarchy \"columnwise_mvm:MVM\|kernel:block_7\[15\].k1\|adder:a2\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/kernel.v" "a2" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/kernel.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724050216213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bias_add bias_add:BIAS " "Elaborating entity \"bias_add\" for hierarchy \"bias_add:BIAS\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/gru_cell.v" "BIAS" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/gru_cell.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724050216492 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "544 512 bias_add.v(39) " "Verilog HDL assignment warning at bias_add.v(39): truncated value with size 544 to match size of target (512)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/bias_add.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/bias_add.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724050216498 "|gru_cell|bias_add:BIAS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder bias_add:BIAS\|adder:block_8\[15\].a1 " "Elaborating entity \"adder\" for hierarchy \"bias_add:BIAS\|adder:block_8\[15\].a1\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/bias_add.v" "block_8\[15\].a1" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/bias_add.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724050216536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "elementwise_mult elementwise_mult:ele_mult1 " "Elaborating entity \"elementwise_mult\" for hierarchy \"elementwise_mult:ele_mult1\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/gru_cell.v" "ele_mult1" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/gru_cell.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724050216548 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "544 512 elementwise_mult.v(41) " "Verilog HDL assignment warning at elementwise_mult.v(41): truncated value with size 544 to match size of target (512)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/elementwise_mult.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/elementwise_mult.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724050216553 "|gru_cell|elementwise_mult:ele_mult1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult elementwise_mult:ele_mult1\|mult:block_5\[15\].m_ele " "Elaborating entity \"mult\" for hierarchy \"elementwise_mult:ele_mult1\|mult:block_5\[15\].m_ele\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/elementwise_mult.v" "block_5\[15\].m_ele" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/elementwise_mult.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724050216574 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempOut mult.v(49) " "Verilog HDL or VHDL warning at mult.v(49): object \"tempOut\" assigned a value but never read" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1724050216574 "|gru_cell|elementwise_mult:ele_mult1|mult:block_5[15].m_ele"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "elementwise_add elementwise_add:ele_add1 " "Elaborating entity \"elementwise_add\" for hierarchy \"elementwise_add:ele_add1\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/gru_cell.v" "ele_add1" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/gru_cell.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724050216583 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "544 512 elementwise_add.v(43) " "Verilog HDL assignment warning at elementwise_add.v(43): truncated value with size 544 to match size of target (512)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/elementwise_add.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/elementwise_add.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724050216588 "|gru_cell|elementwise_add:ele_add1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "activation_function activation_function:ACT " "Elaborating entity \"activation_function\" for hierarchy \"activation_function:ACT\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/gru_cell.v" "ACT" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/gru_cell.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724050216620 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "272 256 activation_function.v(42) " "Verilog HDL assignment warning at activation_function.v(42): truncated value with size 272 to match size of target (256)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/activation_function.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/activation_function.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724050216624 "|gru_cell|activation_function:ACT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PSigmoid activation_function:ACT\|PSigmoid:block_9\[15\].psig1 " "Elaborating entity \"PSigmoid\" for hierarchy \"activation_function:ACT\|PSigmoid:block_9\[15\].psig1\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/activation_function.v" "block_9\[15\].psig1" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/activation_function.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724050216637 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PSigmoid.v(107) " "Verilog HDL assignment warning at PSigmoid.v(107): truncated value with size 32 to match size of target (16)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/PSigmoid.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/PSigmoid.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724050216641 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "abs activation_function:ACT\|PSigmoid:block_9\[15\].psig1\|abs:ABS_unit " "Elaborating entity \"abs\" for hierarchy \"activation_function:ACT\|PSigmoid:block_9\[15\].psig1\|abs:ABS_unit\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/PSigmoid.v" "ABS_unit" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/PSigmoid.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724050216647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmentDetector_General activation_function:ACT\|PSigmoid:block_9\[15\].psig1\|segmentDetector_General:segDecoder " "Elaborating entity \"segmentDetector_General\" for hierarchy \"activation_function:ACT\|PSigmoid:block_9\[15\].psig1\|segmentDetector_General:segDecoder\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/PSigmoid.v" "segDecoder" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/PSigmoid.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724050216650 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 segmentDetector_General.v(83) " "Verilog HDL assignment warning at segmentDetector_General.v(83): truncated value with size 32 to match size of target (3)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segmentDetector_General.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segmentDetector_General.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724050216652 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segmentDetector_General:segDecoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 segmentDetector_General.v(93) " "Verilog HDL assignment warning at segmentDetector_General.v(93): truncated value with size 32 to match size of target (3)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segmentDetector_General.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segmentDetector_General.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724050216652 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segmentDetector_General:segDecoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 segmentDetector_General.v(88) " "Verilog HDL assignment warning at segmentDetector_General.v(88): truncated value with size 32 to match size of target (3)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segmentDetector_General.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segmentDetector_General.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724050216654 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segmentDetector_General:segDecoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segmentNum segmentDetector_General.v(80) " "Verilog HDL Always Construct warning at segmentDetector_General.v(80): inferring latch(es) for variable \"segmentNum\", which holds its previous value in one or more paths through the always construct" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segmentDetector_General.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segmentDetector_General.v" 80 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724050216655 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segmentDetector_General:segDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentNum\[0\] segmentDetector_General.v(80) " "Inferred latch for \"segmentNum\[0\]\" at segmentDetector_General.v(80)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segmentDetector_General.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segmentDetector_General.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216656 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segmentDetector_General:segDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentNum\[1\] segmentDetector_General.v(80) " "Inferred latch for \"segmentNum\[1\]\" at segmentDetector_General.v(80)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segmentDetector_General.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segmentDetector_General.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216656 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segmentDetector_General:segDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentNum\[2\] segmentDetector_General.v(80) " "Inferred latch for \"segmentNum\[2\]\" at segmentDetector_General.v(80)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segmentDetector_General.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segmentDetector_General.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216656 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segmentDetector_General:segDecoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FixedPoint_Extend_Unsigned activation_function:ACT\|PSigmoid:block_9\[15\].psig1\|segmentDetector_General:segDecoder\|FixedPoint_Extend_Unsigned:genExtenderModules\[0\].extenderMod_00 " "Elaborating entity \"FixedPoint_Extend_Unsigned\" for hierarchy \"activation_function:ACT\|PSigmoid:block_9\[15\].psig1\|segmentDetector_General:segDecoder\|FixedPoint_Extend_Unsigned:genExtenderModules\[0\].extenderMod_00\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segmentDetector_General.v" "genExtenderModules\[0\].extenderMod_00" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segmentDetector_General.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724050216661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segCoeffROM_tanh activation_function:ACT\|PSigmoid:block_9\[15\].psig1\|segCoeffROM_tanh:tanhCoeffROM " "Elaborating entity \"segCoeffROM_tanh\" for hierarchy \"activation_function:ACT\|PSigmoid:block_9\[15\].psig1\|segCoeffROM_tanh:tanhCoeffROM\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/PSigmoid.v" "tanhCoeffROM" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/PSigmoid.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724050216667 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memOut segCoeffROM_tanh.v(34) " "Verilog HDL Always Construct warning at segCoeffROM_tanh.v(34): inferring latch(es) for variable \"memOut\", which holds its previous value in one or more paths through the always construct" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724050216668 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOut\[0\] segCoeffROM_tanh.v(34) " "Inferred latch for \"memOut\[0\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216670 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOut\[1\] segCoeffROM_tanh.v(34) " "Inferred latch for \"memOut\[1\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216670 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOut\[2\] segCoeffROM_tanh.v(34) " "Inferred latch for \"memOut\[2\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216670 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOut\[3\] segCoeffROM_tanh.v(34) " "Inferred latch for \"memOut\[3\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216670 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOut\[4\] segCoeffROM_tanh.v(34) " "Inferred latch for \"memOut\[4\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216670 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOut\[5\] segCoeffROM_tanh.v(34) " "Inferred latch for \"memOut\[5\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216670 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOut\[6\] segCoeffROM_tanh.v(34) " "Inferred latch for \"memOut\[6\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216670 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOut\[7\] segCoeffROM_tanh.v(34) " "Inferred latch for \"memOut\[7\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216670 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOut\[8\] segCoeffROM_tanh.v(34) " "Inferred latch for \"memOut\[8\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216670 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOut\[9\] segCoeffROM_tanh.v(34) " "Inferred latch for \"memOut\[9\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216671 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOut\[10\] segCoeffROM_tanh.v(34) " "Inferred latch for \"memOut\[10\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216671 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOut\[11\] segCoeffROM_tanh.v(34) " "Inferred latch for \"memOut\[11\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216671 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOut\[12\] segCoeffROM_tanh.v(34) " "Inferred latch for \"memOut\[12\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216671 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOut\[13\] segCoeffROM_tanh.v(34) " "Inferred latch for \"memOut\[13\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216671 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOut\[14\] segCoeffROM_tanh.v(34) " "Inferred latch for \"memOut\[14\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216671 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOut\[15\] segCoeffROM_tanh.v(34) " "Inferred latch for \"memOut\[15\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216671 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[6\]\[0\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[6\]\[0\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216671 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[6\]\[1\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[6\]\[1\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216671 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[6\]\[2\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[6\]\[2\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216671 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[6\]\[3\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[6\]\[3\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216672 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[6\]\[4\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[6\]\[4\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216672 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[6\]\[5\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[6\]\[5\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216672 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[6\]\[6\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[6\]\[6\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216672 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[6\]\[7\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[6\]\[7\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216672 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[6\]\[8\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[6\]\[8\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216672 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[6\]\[9\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[6\]\[9\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216672 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[6\]\[10\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[6\]\[10\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216672 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[6\]\[11\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[6\]\[11\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216672 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[6\]\[12\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[6\]\[12\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216672 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[6\]\[13\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[6\]\[13\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216672 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[6\]\[14\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[6\]\[14\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216672 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[6\]\[15\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[6\]\[15\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216672 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[5\]\[0\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[5\]\[0\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216672 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[5\]\[1\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[5\]\[1\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216672 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[5\]\[2\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[5\]\[2\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216672 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[5\]\[3\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[5\]\[3\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216672 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[5\]\[4\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[5\]\[4\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216672 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[5\]\[5\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[5\]\[5\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216672 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[5\]\[6\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[5\]\[6\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216672 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[5\]\[7\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[5\]\[7\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216673 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[5\]\[8\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[5\]\[8\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216673 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[5\]\[9\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[5\]\[9\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216673 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[5\]\[10\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[5\]\[10\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216673 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[5\]\[11\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[5\]\[11\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216673 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[5\]\[12\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[5\]\[12\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216673 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[5\]\[13\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[5\]\[13\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216673 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[5\]\[14\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[5\]\[14\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216673 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[5\]\[15\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[5\]\[15\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216673 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[4\]\[0\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[4\]\[0\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216673 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[4\]\[1\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[4\]\[1\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216673 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[4\]\[2\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[4\]\[2\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216673 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[4\]\[3\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[4\]\[3\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216673 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[4\]\[4\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[4\]\[4\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216673 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[4\]\[5\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[4\]\[5\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216673 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[4\]\[6\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[4\]\[6\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216673 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[4\]\[7\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[4\]\[7\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216673 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[4\]\[8\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[4\]\[8\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216673 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[4\]\[9\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[4\]\[9\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216673 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[4\]\[10\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[4\]\[10\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216673 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[4\]\[11\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[4\]\[11\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216673 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[4\]\[12\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[4\]\[12\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216674 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[4\]\[13\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[4\]\[13\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216674 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[4\]\[14\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[4\]\[14\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216674 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[4\]\[15\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[4\]\[15\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216674 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[3\]\[0\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[3\]\[0\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216674 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[3\]\[1\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[3\]\[1\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216674 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[3\]\[2\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[3\]\[2\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216674 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[3\]\[3\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[3\]\[3\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216674 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[3\]\[4\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[3\]\[4\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216674 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[3\]\[5\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[3\]\[5\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216674 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[3\]\[6\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[3\]\[6\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216674 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[3\]\[7\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[3\]\[7\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216674 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[3\]\[8\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[3\]\[8\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216674 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[3\]\[9\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[3\]\[9\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216674 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[3\]\[10\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[3\]\[10\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216674 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[3\]\[11\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[3\]\[11\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216674 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[3\]\[12\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[3\]\[12\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216674 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[3\]\[13\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[3\]\[13\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216674 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[3\]\[14\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[3\]\[14\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216674 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[3\]\[15\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[3\]\[15\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216675 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[2\]\[0\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[2\]\[0\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216675 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[2\]\[1\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[2\]\[1\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216675 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[2\]\[2\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[2\]\[2\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216675 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[2\]\[3\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[2\]\[3\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216675 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[2\]\[4\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[2\]\[4\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216675 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[2\]\[5\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[2\]\[5\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216675 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[2\]\[6\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[2\]\[6\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216675 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[2\]\[7\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[2\]\[7\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216675 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[2\]\[8\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[2\]\[8\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216675 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[2\]\[9\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[2\]\[9\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216675 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[2\]\[10\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[2\]\[10\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216675 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[2\]\[11\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[2\]\[11\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216675 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[2\]\[12\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[2\]\[12\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216675 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[2\]\[13\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[2\]\[13\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216675 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[2\]\[14\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[2\]\[14\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216675 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[2\]\[15\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[2\]\[15\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216675 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[1\]\[0\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[1\]\[0\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216675 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[1\]\[1\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[1\]\[1\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216675 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[1\]\[2\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[1\]\[2\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216675 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[1\]\[3\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[1\]\[3\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216675 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[1\]\[4\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[1\]\[4\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216676 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[1\]\[5\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[1\]\[5\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216676 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[1\]\[6\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[1\]\[6\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216676 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[1\]\[7\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[1\]\[7\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216676 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[1\]\[8\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[1\]\[8\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216676 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[1\]\[9\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[1\]\[9\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216676 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[1\]\[10\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[1\]\[10\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216676 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[1\]\[11\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[1\]\[11\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216676 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[1\]\[12\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[1\]\[12\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216676 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[1\]\[13\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[1\]\[13\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216676 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[1\]\[14\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[1\]\[14\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216676 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[1\]\[15\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[1\]\[15\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216676 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[0\]\[0\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[0\]\[0\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216676 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[0\]\[1\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[0\]\[1\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216676 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[0\]\[2\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[0\]\[2\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216676 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[0\]\[3\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[0\]\[3\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216676 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[0\]\[4\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[0\]\[4\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216676 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[0\]\[5\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[0\]\[5\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216677 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[0\]\[6\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[0\]\[6\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216677 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[0\]\[7\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[0\]\[7\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216677 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[0\]\[8\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[0\]\[8\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216677 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[0\]\[9\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[0\]\[9\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216677 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[0\]\[10\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[0\]\[10\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216677 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[0\]\[11\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[0\]\[11\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216677 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[0\]\[12\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[0\]\[12\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216677 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[0\]\[13\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[0\]\[13\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216678 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[0\]\[14\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[0\]\[14\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216678 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[0\]\[15\] segCoeffROM_tanh.v(34) " "Inferred latch for \"coeffROM\[0\]\[15\]\" at segCoeffROM_tanh.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_tanh.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216678 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_tanh:tanhCoeffROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segCoeffROM_logsig activation_function:ACT\|PSigmoid:block_9\[15\].psig1\|segCoeffROM_logsig:logsigCoeffROM " "Elaborating entity \"segCoeffROM_logsig\" for hierarchy \"activation_function:ACT\|PSigmoid:block_9\[15\].psig1\|segCoeffROM_logsig:logsigCoeffROM\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/PSigmoid.v" "logsigCoeffROM" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/PSigmoid.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724050216685 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memOut segCoeffROM_logsig.v(34) " "Verilog HDL Always Construct warning at segCoeffROM_logsig.v(34): inferring latch(es) for variable \"memOut\", which holds its previous value in one or more paths through the always construct" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724050216686 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOut\[0\] segCoeffROM_logsig.v(34) " "Inferred latch for \"memOut\[0\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216687 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOut\[1\] segCoeffROM_logsig.v(34) " "Inferred latch for \"memOut\[1\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216687 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOut\[2\] segCoeffROM_logsig.v(34) " "Inferred latch for \"memOut\[2\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216688 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOut\[3\] segCoeffROM_logsig.v(34) " "Inferred latch for \"memOut\[3\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216688 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOut\[4\] segCoeffROM_logsig.v(34) " "Inferred latch for \"memOut\[4\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216688 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOut\[5\] segCoeffROM_logsig.v(34) " "Inferred latch for \"memOut\[5\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216688 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOut\[6\] segCoeffROM_logsig.v(34) " "Inferred latch for \"memOut\[6\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216688 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOut\[7\] segCoeffROM_logsig.v(34) " "Inferred latch for \"memOut\[7\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216688 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOut\[8\] segCoeffROM_logsig.v(34) " "Inferred latch for \"memOut\[8\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216688 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOut\[9\] segCoeffROM_logsig.v(34) " "Inferred latch for \"memOut\[9\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216688 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOut\[10\] segCoeffROM_logsig.v(34) " "Inferred latch for \"memOut\[10\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216688 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOut\[11\] segCoeffROM_logsig.v(34) " "Inferred latch for \"memOut\[11\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216688 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOut\[12\] segCoeffROM_logsig.v(34) " "Inferred latch for \"memOut\[12\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216688 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOut\[13\] segCoeffROM_logsig.v(34) " "Inferred latch for \"memOut\[13\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216688 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOut\[14\] segCoeffROM_logsig.v(34) " "Inferred latch for \"memOut\[14\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216688 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOut\[15\] segCoeffROM_logsig.v(34) " "Inferred latch for \"memOut\[15\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216688 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[6\]\[0\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[6\]\[0\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216689 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[6\]\[1\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[6\]\[1\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216689 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[6\]\[2\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[6\]\[2\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216689 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[6\]\[3\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[6\]\[3\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216689 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[6\]\[4\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[6\]\[4\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216689 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[6\]\[5\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[6\]\[5\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216689 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[6\]\[6\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[6\]\[6\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216689 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[6\]\[7\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[6\]\[7\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216689 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[6\]\[8\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[6\]\[8\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216689 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[6\]\[9\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[6\]\[9\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216689 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[6\]\[10\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[6\]\[10\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216689 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[6\]\[11\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[6\]\[11\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216689 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[6\]\[12\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[6\]\[12\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216689 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[6\]\[13\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[6\]\[13\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216689 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[6\]\[14\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[6\]\[14\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216689 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[6\]\[15\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[6\]\[15\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216689 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[5\]\[0\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[5\]\[0\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216689 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[5\]\[1\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[5\]\[1\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216689 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[5\]\[2\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[5\]\[2\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216690 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[5\]\[3\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[5\]\[3\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216690 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[5\]\[4\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[5\]\[4\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216690 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[5\]\[5\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[5\]\[5\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216690 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[5\]\[6\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[5\]\[6\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216690 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[5\]\[7\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[5\]\[7\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216690 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[5\]\[8\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[5\]\[8\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216690 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[5\]\[9\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[5\]\[9\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216690 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[5\]\[10\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[5\]\[10\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216690 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[5\]\[11\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[5\]\[11\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216690 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[5\]\[12\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[5\]\[12\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216690 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[5\]\[13\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[5\]\[13\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216690 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[5\]\[14\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[5\]\[14\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216690 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[5\]\[15\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[5\]\[15\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216690 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[4\]\[0\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[4\]\[0\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216690 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[4\]\[1\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[4\]\[1\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216690 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[4\]\[2\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[4\]\[2\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216690 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[4\]\[3\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[4\]\[3\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216690 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[4\]\[4\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[4\]\[4\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216691 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[4\]\[5\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[4\]\[5\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216691 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[4\]\[6\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[4\]\[6\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216691 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[4\]\[7\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[4\]\[7\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216691 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[4\]\[8\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[4\]\[8\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216691 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[4\]\[9\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[4\]\[9\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216691 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[4\]\[10\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[4\]\[10\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216691 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[4\]\[11\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[4\]\[11\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216691 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[4\]\[12\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[4\]\[12\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216691 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[4\]\[13\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[4\]\[13\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216691 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[4\]\[14\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[4\]\[14\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216691 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[4\]\[15\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[4\]\[15\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216691 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[3\]\[0\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[3\]\[0\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216691 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[3\]\[1\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[3\]\[1\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216691 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[3\]\[2\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[3\]\[2\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216691 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[3\]\[3\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[3\]\[3\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216691 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[3\]\[4\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[3\]\[4\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216691 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[3\]\[5\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[3\]\[5\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216692 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[3\]\[6\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[3\]\[6\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216692 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[3\]\[7\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[3\]\[7\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216692 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[3\]\[8\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[3\]\[8\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216692 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[3\]\[9\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[3\]\[9\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216692 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[3\]\[10\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[3\]\[10\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216692 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[3\]\[11\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[3\]\[11\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216692 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[3\]\[12\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[3\]\[12\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216692 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[3\]\[13\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[3\]\[13\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216692 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[3\]\[14\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[3\]\[14\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216692 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[3\]\[15\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[3\]\[15\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216692 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[2\]\[0\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[2\]\[0\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216692 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[2\]\[1\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[2\]\[1\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216692 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[2\]\[2\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[2\]\[2\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216692 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[2\]\[3\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[2\]\[3\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216692 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[2\]\[4\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[2\]\[4\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216693 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[2\]\[5\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[2\]\[5\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216693 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[2\]\[6\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[2\]\[6\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216693 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[2\]\[7\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[2\]\[7\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216693 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[2\]\[8\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[2\]\[8\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216693 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[2\]\[9\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[2\]\[9\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216693 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[2\]\[10\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[2\]\[10\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216693 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[2\]\[11\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[2\]\[11\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216693 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[2\]\[12\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[2\]\[12\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216693 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[2\]\[13\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[2\]\[13\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216693 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[2\]\[14\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[2\]\[14\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216693 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[2\]\[15\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[2\]\[15\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216693 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[1\]\[0\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[1\]\[0\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216693 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[1\]\[1\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[1\]\[1\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216694 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[1\]\[2\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[1\]\[2\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216694 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[1\]\[3\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[1\]\[3\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216694 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[1\]\[4\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[1\]\[4\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216694 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[1\]\[5\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[1\]\[5\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216694 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[1\]\[6\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[1\]\[6\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216694 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[1\]\[7\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[1\]\[7\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216694 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[1\]\[8\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[1\]\[8\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216694 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[1\]\[9\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[1\]\[9\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216694 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[1\]\[10\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[1\]\[10\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216694 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[1\]\[11\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[1\]\[11\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216694 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[1\]\[12\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[1\]\[12\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216694 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[1\]\[13\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[1\]\[13\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216694 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[1\]\[14\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[1\]\[14\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216694 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[1\]\[15\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[1\]\[15\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216694 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[0\]\[0\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[0\]\[0\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216694 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[0\]\[1\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[0\]\[1\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216694 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[0\]\[2\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[0\]\[2\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216695 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[0\]\[3\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[0\]\[3\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216695 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[0\]\[4\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[0\]\[4\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216695 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[0\]\[5\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[0\]\[5\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216695 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[0\]\[6\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[0\]\[6\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216695 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[0\]\[7\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[0\]\[7\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216695 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[0\]\[8\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[0\]\[8\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216695 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[0\]\[9\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[0\]\[9\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216695 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[0\]\[10\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[0\]\[10\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216695 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[0\]\[11\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[0\]\[11\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216695 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[0\]\[12\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[0\]\[12\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216695 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[0\]\[13\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[0\]\[13\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216695 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[0\]\[14\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[0\]\[14\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216695 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeffROM\[0\]\[15\] segCoeffROM_logsig.v(34) " "Inferred latch for \"coeffROM\[0\]\[15\]\" at segCoeffROM_logsig.v(34)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050216695 "|gru_cell|activation_function:ACT|PSigmoid:block_9[15].psig1|segCoeffROM_logsig:logsigCoeffROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FixedPoint_Multiplier activation_function:ACT\|PSigmoid:block_9\[15\].psig1\|FixedPoint_Multiplier:CoeffMult " "Elaborating entity \"FixedPoint_Multiplier\" for hierarchy \"activation_function:ACT\|PSigmoid:block_9\[15\].psig1\|FixedPoint_Multiplier:CoeffMult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/PSigmoid.v" "CoeffMult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/PSigmoid.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724050216702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FixedPoint_Adder activation_function:ACT\|PSigmoid:block_9\[15\].psig1\|FixedPoint_Adder:CoeffAdder " "Elaborating entity \"FixedPoint_Adder\" for hierarchy \"activation_function:ACT\|PSigmoid:block_9\[15\].psig1\|FixedPoint_Adder:CoeffAdder\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/PSigmoid.v" "CoeffAdder" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/PSigmoid.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724050216709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwosComp activation_function:ACT\|PSigmoid:block_9\[15\].psig1\|TwosComp:TwosComp_00 " "Elaborating entity \"TwosComp\" for hierarchy \"activation_function:ACT\|PSigmoid:block_9\[15\].psig1\|TwosComp:TwosComp_00\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/PSigmoid.v" "TwosComp_00" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/PSigmoid.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724050216716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FixedPoint_Sub activation_function:ACT\|PSigmoid:block_9\[15\].psig1\|FixedPoint_Sub:CoeffSub " "Elaborating entity \"FixedPoint_Sub\" for hierarchy \"activation_function:ACT\|PSigmoid:block_9\[15\].psig1\|FixedPoint_Sub:CoeffSub\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/PSigmoid.v" "CoeffSub" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/PSigmoid.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724050216718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "elementwise_mult elementwise_mult:temp_gru " "Elaborating entity \"elementwise_mult\" for hierarchy \"elementwise_mult:temp_gru\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/gru_cell.v" "temp_gru" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/gru_cell.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724050216841 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "544 512 elementwise_mult.v(41) " "Verilog HDL assignment warning at elementwise_mult.v(41): truncated value with size 544 to match size of target (512)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/elementwise_mult.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/elementwise_mult.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724050216846 "|gru_cell|elementwise_mult:temp_gru"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult elementwise_mult:temp_gru\|mult:block_5\[15\].m_ele " "Elaborating entity \"mult\" for hierarchy \"elementwise_mult:temp_gru\|mult:block_5\[15\].m_ele\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/elementwise_mult.v" "block_5\[15\].m_ele" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/elementwise_mult.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724050216864 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempOut mult.v(49) " "Verilog HDL or VHDL warning at mult.v(49): object \"tempOut\" assigned a value but never read" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1724050216864 "|gru_cell|elementwise_mult:temp_gru|mult:block_5[15].m_ele"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "elementwise_sub elementwise_sub:temp_1_z_hh " "Elaborating entity \"elementwise_sub\" for hierarchy \"elementwise_sub:temp_1_z_hh\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/gru_cell.v" "temp_1_z_hh" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/gru_cell.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724050216872 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "544 512 elementwise_sub.v(42) " "Verilog HDL assignment warning at elementwise_sub.v(42): truncated value with size 544 to match size of target (512)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/elementwise_sub.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/elementwise_sub.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724050216876 "|gru_cell|elementwise_sub:temp_1_z_hh"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub elementwise_sub:temp_1_z_hh\|sub:block_3\[15\].sub_ele " "Elaborating entity \"sub\" for hierarchy \"elementwise_sub:temp_1_z_hh\|sub:block_3\[15\].sub_ele\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/elementwise_sub.v" "block_3\[15\].sub_ele" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/elementwise_sub.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724050216891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "elementwise_quant elementwise_quant:quantizer " "Elaborating entity \"elementwise_quant\" for hierarchy \"elementwise_quant:quantizer\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/gru_cell.v" "quantizer" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/gru_cell.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724050216915 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "272 256 elementwise_quant.v(42) " "Verilog HDL assignment warning at elementwise_quant.v(42): truncated value with size 272 to match size of target (256)" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/elementwise_quant.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/elementwise_quant.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724050216918 "|gru_cell|elementwise_quant:quantizer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quant elementwise_quant:quantizer\|quant:block_4\[15\].q " "Elaborating entity \"quant\" for hierarchy \"elementwise_quant:quantizer\|quant:block_4\[15\].q\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/elementwise_quant.v" "block_4\[15\].q" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/elementwise_quant.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724050216930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:REG_h_t " "Elaborating entity \"register_file\" for hierarchy \"register_file:REG_h_t\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/gru_cell.v" "REG_h_t" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/gru_cell.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724050216937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:REG_x_h " "Elaborating entity \"register_file\" for hierarchy \"register_file:REG_x_h\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/gru_cell.v" "REG_x_h" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/gru_cell.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724050220975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file_r_z register_file_r_z:REG2 " "Elaborating entity \"register_file_r_z\" for hierarchy \"register_file_r_z:REG2\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/gru_cell.v" "REG2" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/gru_cell.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724050223625 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM_P:RAM\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM_P:RAM\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724050313182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4096 " "Parameter WIDTH_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724050313182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 4096 " "Parameter WIDTH_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724050313182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724050313182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724050313182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724050313182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724050313182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724050313182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724050313182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724050313182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724050313182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724050313182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724050313182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724050313182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724050313182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724050313182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724050313182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/gru_cell.ram0_RAM_P_58504b76.hdl.mif " "Parameter INIT_FILE set to db/gru_cell.ram0_RAM_P_58504b76.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724050313182 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1724050313182 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1724050313182 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "59 " "Inferred 59 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "activation_function:ACT\|PSigmoid:block_9\[0\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"activation_function:ACT\|PSigmoid:block_9\[0\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_llmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" "Mult0~mult_llmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "activation_function:ACT\|PSigmoid:block_9\[1\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"activation_function:ACT\|PSigmoid:block_9\[1\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_llmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" "Mult0~mult_llmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "activation_function:ACT\|PSigmoid:block_9\[0\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"activation_function:ACT\|PSigmoid:block_9\[0\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_hlmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" "Mult0~mult_hlmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "activation_function:ACT\|PSigmoid:block_9\[1\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"activation_function:ACT\|PSigmoid:block_9\[1\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_hlmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" "Mult0~mult_hlmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "elementwise_mult:temp_z_hh\|mult:block_5\[0\].m_ele\|Mult0~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"elementwise_mult:temp_z_hh\|mult:block_5\[0\].m_ele\|Mult0~mult_hlmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" "Mult0~mult_hlmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" 61 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "elementwise_mult:temp_z_hh\|mult:block_5\[1\].m_ele\|Mult0~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"elementwise_mult:temp_z_hh\|mult:block_5\[1\].m_ele\|Mult0~mult_hlmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" "Mult0~mult_hlmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" 61 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "elementwise_mult:temp_z_hh\|mult:block_5\[2\].m_ele\|Mult0~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"elementwise_mult:temp_z_hh\|mult:block_5\[2\].m_ele\|Mult0~mult_hlmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" "Mult0~mult_hlmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" 61 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "elementwise_mult:temp_z_hh\|mult:block_5\[3\].m_ele\|Mult0~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"elementwise_mult:temp_z_hh\|mult:block_5\[3\].m_ele\|Mult0~mult_hlmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" "Mult0~mult_hlmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" 61 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "elementwise_mult:temp_z_hh\|mult:block_5\[4\].m_ele\|Mult0~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"elementwise_mult:temp_z_hh\|mult:block_5\[4\].m_ele\|Mult0~mult_hlmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" "Mult0~mult_hlmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" 61 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "elementwise_mult:temp_z_hh\|mult:block_5\[5\].m_ele\|Mult0~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"elementwise_mult:temp_z_hh\|mult:block_5\[5\].m_ele\|Mult0~mult_hlmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" "Mult0~mult_hlmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" 61 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "elementwise_mult:temp_z_hh\|mult:block_5\[6\].m_ele\|Mult0~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"elementwise_mult:temp_z_hh\|mult:block_5\[6\].m_ele\|Mult0~mult_hlmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" "Mult0~mult_hlmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" 61 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "elementwise_mult:temp_z_hh\|mult:block_5\[7\].m_ele\|Mult0~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"elementwise_mult:temp_z_hh\|mult:block_5\[7\].m_ele\|Mult0~mult_hlmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" "Mult0~mult_hlmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" 61 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "elementwise_mult:temp_z_hh\|mult:block_5\[8\].m_ele\|Mult0~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"elementwise_mult:temp_z_hh\|mult:block_5\[8\].m_ele\|Mult0~mult_hlmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" "Mult0~mult_hlmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" 61 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "elementwise_mult:temp_z_hh\|mult:block_5\[9\].m_ele\|Mult0~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"elementwise_mult:temp_z_hh\|mult:block_5\[9\].m_ele\|Mult0~mult_hlmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" "Mult0~mult_hlmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" 61 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "elementwise_mult:temp_z_hh\|mult:block_5\[10\].m_ele\|Mult0~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"elementwise_mult:temp_z_hh\|mult:block_5\[10\].m_ele\|Mult0~mult_hlmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" "Mult0~mult_hlmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" 61 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "elementwise_mult:temp_z_hh\|mult:block_5\[11\].m_ele\|Mult0~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"elementwise_mult:temp_z_hh\|mult:block_5\[11\].m_ele\|Mult0~mult_hlmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" "Mult0~mult_hlmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" 61 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "elementwise_mult:temp_z_hh\|mult:block_5\[12\].m_ele\|Mult0~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"elementwise_mult:temp_z_hh\|mult:block_5\[12\].m_ele\|Mult0~mult_hlmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" "Mult0~mult_hlmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" 61 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "elementwise_mult:temp_z_hh\|mult:block_5\[13\].m_ele\|Mult0~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"elementwise_mult:temp_z_hh\|mult:block_5\[13\].m_ele\|Mult0~mult_hlmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" "Mult0~mult_hlmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" 61 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "elementwise_mult:temp_z_hh\|mult:block_5\[14\].m_ele\|Mult0~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"elementwise_mult:temp_z_hh\|mult:block_5\[14\].m_ele\|Mult0~mult_hlmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" "Mult0~mult_hlmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" 61 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "elementwise_mult:temp_z_hh\|mult:block_5\[15\].m_ele\|Mult0~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"elementwise_mult:temp_z_hh\|mult:block_5\[15\].m_ele\|Mult0~mult_hlmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" "Mult0~mult_hlmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" 61 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "elementwise_mult:ele_mult1\|mult:block_5\[0\].m_ele\|Mult0~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"elementwise_mult:ele_mult1\|mult:block_5\[0\].m_ele\|Mult0~mult_hlmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" "Mult0~mult_hlmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" 61 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "elementwise_mult:ele_mult1\|mult:block_5\[1\].m_ele\|Mult0~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"elementwise_mult:ele_mult1\|mult:block_5\[1\].m_ele\|Mult0~mult_hlmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" "Mult0~mult_hlmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" 61 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "elementwise_mult:ele_mult1\|mult:block_5\[2\].m_ele\|Mult0~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"elementwise_mult:ele_mult1\|mult:block_5\[2\].m_ele\|Mult0~mult_hlmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" "Mult0~mult_hlmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" 61 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "elementwise_mult:ele_mult1\|mult:block_5\[3\].m_ele\|Mult0~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"elementwise_mult:ele_mult1\|mult:block_5\[3\].m_ele\|Mult0~mult_hlmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" "Mult0~mult_hlmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" 61 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "elementwise_mult:ele_mult1\|mult:block_5\[4\].m_ele\|Mult0~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"elementwise_mult:ele_mult1\|mult:block_5\[4\].m_ele\|Mult0~mult_hlmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" "Mult0~mult_hlmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" 61 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "elementwise_mult:ele_mult1\|mult:block_5\[5\].m_ele\|Mult0~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"elementwise_mult:ele_mult1\|mult:block_5\[5\].m_ele\|Mult0~mult_hlmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" "Mult0~mult_hlmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" 61 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "elementwise_mult:ele_mult1\|mult:block_5\[6\].m_ele\|Mult0~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"elementwise_mult:ele_mult1\|mult:block_5\[6\].m_ele\|Mult0~mult_hlmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" "Mult0~mult_hlmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" 61 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "elementwise_mult:ele_mult1\|mult:block_5\[7\].m_ele\|Mult0~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"elementwise_mult:ele_mult1\|mult:block_5\[7\].m_ele\|Mult0~mult_hlmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" "Mult0~mult_hlmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/mult.v" 61 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "activation_function:ACT\|PSigmoid:block_9\[2\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"activation_function:ACT\|PSigmoid:block_9\[2\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_llmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" "Mult0~mult_llmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "activation_function:ACT\|PSigmoid:block_9\[3\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"activation_function:ACT\|PSigmoid:block_9\[3\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_llmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" "Mult0~mult_llmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "activation_function:ACT\|PSigmoid:block_9\[4\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"activation_function:ACT\|PSigmoid:block_9\[4\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_llmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" "Mult0~mult_llmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "activation_function:ACT\|PSigmoid:block_9\[5\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"activation_function:ACT\|PSigmoid:block_9\[5\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_llmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" "Mult0~mult_llmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "activation_function:ACT\|PSigmoid:block_9\[6\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"activation_function:ACT\|PSigmoid:block_9\[6\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_llmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" "Mult0~mult_llmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "activation_function:ACT\|PSigmoid:block_9\[7\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"activation_function:ACT\|PSigmoid:block_9\[7\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_llmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" "Mult0~mult_llmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "activation_function:ACT\|PSigmoid:block_9\[8\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"activation_function:ACT\|PSigmoid:block_9\[8\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_llmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" "Mult0~mult_llmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "activation_function:ACT\|PSigmoid:block_9\[9\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"activation_function:ACT\|PSigmoid:block_9\[9\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_llmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" "Mult0~mult_llmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "activation_function:ACT\|PSigmoid:block_9\[10\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"activation_function:ACT\|PSigmoid:block_9\[10\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_llmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" "Mult0~mult_llmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "activation_function:ACT\|PSigmoid:block_9\[11\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"activation_function:ACT\|PSigmoid:block_9\[11\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_llmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" "Mult0~mult_llmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "activation_function:ACT\|PSigmoid:block_9\[12\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"activation_function:ACT\|PSigmoid:block_9\[12\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_llmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" "Mult0~mult_llmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "activation_function:ACT\|PSigmoid:block_9\[13\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"activation_function:ACT\|PSigmoid:block_9\[13\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_llmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" "Mult0~mult_llmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "activation_function:ACT\|PSigmoid:block_9\[14\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"activation_function:ACT\|PSigmoid:block_9\[14\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_llmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" "Mult0~mult_llmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "activation_function:ACT\|PSigmoid:block_9\[15\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"activation_function:ACT\|PSigmoid:block_9\[15\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_llmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" "Mult0~mult_llmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "control_unit:ctrl_unit\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"control_unit:ctrl_unit\|Mod3\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/control_unit.v" "Mod3" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/control_unit.v" 189 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "control_unit:ctrl_unit\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"control_unit:ctrl_unit\|Mod0\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/control_unit.v" "Mod0" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/control_unit.v" 132 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "control_unit:ctrl_unit\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"control_unit:ctrl_unit\|Mod1\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/control_unit.v" "Mod1" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/control_unit.v" 166 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "activation_function:ACT\|PSigmoid:block_9\[2\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"activation_function:ACT\|PSigmoid:block_9\[2\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_hlmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" "Mult0~mult_hlmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "activation_function:ACT\|PSigmoid:block_9\[3\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"activation_function:ACT\|PSigmoid:block_9\[3\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_hlmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" "Mult0~mult_hlmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "activation_function:ACT\|PSigmoid:block_9\[4\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"activation_function:ACT\|PSigmoid:block_9\[4\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_hlmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" "Mult0~mult_hlmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "activation_function:ACT\|PSigmoid:block_9\[5\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"activation_function:ACT\|PSigmoid:block_9\[5\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_hlmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" "Mult0~mult_hlmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "activation_function:ACT\|PSigmoid:block_9\[6\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"activation_function:ACT\|PSigmoid:block_9\[6\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_hlmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" "Mult0~mult_hlmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "activation_function:ACT\|PSigmoid:block_9\[7\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"activation_function:ACT\|PSigmoid:block_9\[7\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_hlmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" "Mult0~mult_hlmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "activation_function:ACT\|PSigmoid:block_9\[8\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"activation_function:ACT\|PSigmoid:block_9\[8\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_hlmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" "Mult0~mult_hlmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "activation_function:ACT\|PSigmoid:block_9\[9\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"activation_function:ACT\|PSigmoid:block_9\[9\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_hlmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" "Mult0~mult_hlmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "activation_function:ACT\|PSigmoid:block_9\[10\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"activation_function:ACT\|PSigmoid:block_9\[10\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_hlmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" "Mult0~mult_hlmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "activation_function:ACT\|PSigmoid:block_9\[11\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"activation_function:ACT\|PSigmoid:block_9\[11\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_hlmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" "Mult0~mult_hlmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "activation_function:ACT\|PSigmoid:block_9\[12\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"activation_function:ACT\|PSigmoid:block_9\[12\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_hlmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" "Mult0~mult_hlmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "activation_function:ACT\|PSigmoid:block_9\[13\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"activation_function:ACT\|PSigmoid:block_9\[13\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_hlmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" "Mult0~mult_hlmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "activation_function:ACT\|PSigmoid:block_9\[14\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"activation_function:ACT\|PSigmoid:block_9\[14\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_hlmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" "Mult0~mult_hlmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "activation_function:ACT\|PSigmoid:block_9\[15\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"activation_function:ACT\|PSigmoid:block_9\[15\].psig1\|FixedPoint_Multiplier:CoeffMult\|Mult0~mult_hlmacmult\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" "Mult0~mult_hlmacmult" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/FixedPoint_Multiplier.v" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724050313237 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1724050313237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_P:RAM\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"RAM_P:RAM\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724050317631 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_P:RAM\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"RAM_P:RAM\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724050317631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4096 " "Parameter \"WIDTH_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724050317631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 4096 " "Parameter \"WIDTH_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724050317631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724050317631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724050317631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724050317631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724050317631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724050317631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724050317631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724050317631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724050317631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724050317631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724050317631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724050317631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724050317631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724050317631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724050317631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/gru_cell.ram0_RAM_P_58504b76.hdl.mif " "Parameter \"INIT_FILE\" = \"db/gru_cell.ram0_RAM_P_58504b76.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724050317631 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724050317631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_46v1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_46v1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_46v1 " "Found entity 1: altsyncram_46v1" {  } { { "db/altsyncram_46v1.tdf" "" { Text "/home/jam/Downloads/GRU/project_1/q2/db/altsyncram_46v1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724050318675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724050318675 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/jam/Downloads/GRU/project_1/q2/db/gru_cell.ram0_RAM_P_58504b76.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/jam/Downloads/GRU/project_1/q2/db/gru_cell.ram0_RAM_P_58504b76.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/home/jam/altera/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1724050320013 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/jam/Downloads/GRU/project_1/q2/db/gru_cell.ram0_RAM_P_58504b76.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/jam/Downloads/GRU/project_1/q2/db/gru_cell.ram0_RAM_P_58504b76.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/home/jam/altera/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1724050320223 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "activation_function:ACT\|PSigmoid:block_9\[0\].psig1\|FixedPoint_Multiplier:CoeffMult\|lpm_mult:Mult0_rtl_0 " "Elaborated megafunction instantiation \"activation_function:ACT\|PSigmoid:block_9\[0\].psig1\|FixedPoint_Multiplier:CoeffMult\|lpm_mult:Mult0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724051021325 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "activation_function:ACT\|PSigmoid:block_9\[0\].psig1\|FixedPoint_Multiplier:CoeffMult\|lpm_mult:Mult0_rtl_0 " "Instantiated megafunction \"activation_function:ACT\|PSigmoid:block_9\[0\].psig1\|FixedPoint_Multiplier:CoeffMult\|lpm_mult:Mult0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724051021325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 19 " "Parameter \"LPM_WIDTHB\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724051021325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724051021325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724051021325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724051021325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724051021325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724051021325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724051021325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724051021325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724051021325 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724051021325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_5d01.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_5d01.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_5d01 " "Found entity 1: mult_5d01" {  } { { "db/mult_5d01.v" "" { Text "/home/jam/Downloads/GRU/project_1/q2/db/mult_5d01.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724051021357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724051021357 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "activation_function:ACT\|PSigmoid:block_9\[0\].psig1\|FixedPoint_Multiplier:CoeffMult\|lpm_mult:Mult0_rtl_2 " "Elaborated megafunction instantiation \"activation_function:ACT\|PSigmoid:block_9\[0\].psig1\|FixedPoint_Multiplier:CoeffMult\|lpm_mult:Mult0_rtl_2\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724051021391 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "activation_function:ACT\|PSigmoid:block_9\[0\].psig1\|FixedPoint_Multiplier:CoeffMult\|lpm_mult:Mult0_rtl_2 " "Instantiated megafunction \"activation_function:ACT\|PSigmoid:block_9\[0\].psig1\|FixedPoint_Multiplier:CoeffMult\|lpm_mult:Mult0_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724051021391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724051021391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724051021391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724051021391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724051021391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724051021391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724051021391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724051021391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724051021391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724051021391 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724051021391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_sc01.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_sc01.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_sc01 " "Found entity 1: mult_sc01" {  } { { "db/mult_sc01.v" "" { Text "/home/jam/Downloads/GRU/project_1/q2/db/mult_sc01.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724051021425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724051021425 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "elementwise_mult:temp_z_hh\|mult:block_5\[0\].m_ele\|lpm_mult:Mult0_rtl_4 " "Elaborated megafunction instantiation \"elementwise_mult:temp_z_hh\|mult:block_5\[0\].m_ele\|lpm_mult:Mult0_rtl_4\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724051021460 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "elementwise_mult:temp_z_hh\|mult:block_5\[0\].m_ele\|lpm_mult:Mult0_rtl_4 " "Instantiated megafunction \"elementwise_mult:temp_z_hh\|mult:block_5\[0\].m_ele\|lpm_mult:Mult0_rtl_4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724051021461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724051021461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724051021461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724051021461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724051021461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724051021461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724051021461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724051021461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724051021461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724051021461 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724051021461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tc01.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tc01.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tc01 " "Found entity 1: mult_tc01" {  } { { "db/mult_tc01.v" "" { Text "/home/jam/Downloads/GRU/project_1/q2/db/mult_tc01.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724051021497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724051021497 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "elementwise_mult:ele_mult1\|mult:block_5\[0\].m_ele\|lpm_mult:Mult0_rtl_20 " "Elaborated megafunction instantiation \"elementwise_mult:ele_mult1\|mult:block_5\[0\].m_ele\|lpm_mult:Mult0_rtl_20\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724051021574 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "elementwise_mult:ele_mult1\|mult:block_5\[0\].m_ele\|lpm_mult:Mult0_rtl_20 " "Instantiated megafunction \"elementwise_mult:ele_mult1\|mult:block_5\[0\].m_ele\|lpm_mult:Mult0_rtl_20\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724051021575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724051021575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724051021575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724051021575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724051021575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724051021575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724051021575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724051021575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724051021575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724051021575 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724051021575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9e01.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9e01.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9e01 " "Found entity 1: mult_9e01" {  } { { "db/mult_9e01.v" "" { Text "/home/jam/Downloads/GRU/project_1/q2/db/mult_9e01.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724051021613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724051021613 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control_unit:ctrl_unit\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"control_unit:ctrl_unit\|lpm_divide:Mod3\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/control_unit.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/control_unit.v" 189 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724051021900 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control_unit:ctrl_unit\|lpm_divide:Mod3 " "Instantiated megafunction \"control_unit:ctrl_unit\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724051021900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724051021900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724051021900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724051021900 ""}  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/control_unit.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/control_unit.v" 189 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724051021900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_n3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_n3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_n3m " "Found entity 1: lpm_divide_n3m" {  } { { "db/lpm_divide_n3m.tdf" "" { Text "/home/jam/Downloads/GRU/project_1/q2/db/lpm_divide_n3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724051021949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724051021949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "/home/jam/Downloads/GRU/project_1/q2/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724051021953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724051021953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Found entity 1: alt_u_div_qve" {  } { { "db/alt_u_div_qve.tdf" "" { Text "/home/jam/Downloads/GRU/project_1/q2/db/alt_u_div_qve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724051021981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724051021981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control_unit:ctrl_unit\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"control_unit:ctrl_unit\|lpm_divide:Mod1\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/control_unit.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/control_unit.v" 166 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724051022071 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control_unit:ctrl_unit\|lpm_divide:Mod1 " "Instantiated megafunction \"control_unit:ctrl_unit\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724051022071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724051022071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724051022071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724051022071 ""}  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/control_unit.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/control_unit.v" 166 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724051022071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l3m " "Found entity 1: lpm_divide_l3m" {  } { { "db/lpm_divide_l3m.tdf" "" { Text "/home/jam/Downloads/GRU/project_1/q2/db/lpm_divide_l3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724051022105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724051022105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "/home/jam/Downloads/GRU/project_1/q2/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724051022110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724051022110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "/home/jam/Downloads/GRU/project_1/q2/db/alt_u_div_mve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724051022119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724051022119 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1724051025185 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1840 " "Ignored 1840 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1840 " "Ignored 1840 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 1 1724051032052 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 1 1724051032052 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2438 " "Ignored 2438 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "2438 " "Ignored 2438 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 0 1724051033430 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 0 1724051033430 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "3290 " "Ignored 3290 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "3290 " "Ignored 3290 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 1 1724051046431 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 1 1724051046431 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "activation_function:ACT\|PSigmoid:block_9\[2\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[0\] activation_function:ACT\|PSigmoid:block_9\[2\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[6\] " "Duplicate LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[2\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[0\]\" merged with LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[2\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[6\]\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 1 1724051046491 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "activation_function:ACT\|PSigmoid:block_9\[3\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[0\] activation_function:ACT\|PSigmoid:block_9\[3\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[6\] " "Duplicate LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[3\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[0\]\" merged with LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[3\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[6\]\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 1 1724051046491 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "activation_function:ACT\|PSigmoid:block_9\[4\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[0\] activation_function:ACT\|PSigmoid:block_9\[4\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[6\] " "Duplicate LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[4\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[0\]\" merged with LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[4\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[6\]\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 1 1724051046491 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "activation_function:ACT\|PSigmoid:block_9\[5\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[0\] activation_function:ACT\|PSigmoid:block_9\[5\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[6\] " "Duplicate LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[5\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[0\]\" merged with LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[5\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[6\]\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 1 1724051046491 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "activation_function:ACT\|PSigmoid:block_9\[6\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[0\] activation_function:ACT\|PSigmoid:block_9\[6\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[6\] " "Duplicate LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[6\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[0\]\" merged with LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[6\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[6\]\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 1 1724051046491 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "activation_function:ACT\|PSigmoid:block_9\[7\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[0\] activation_function:ACT\|PSigmoid:block_9\[7\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[6\] " "Duplicate LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[7\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[0\]\" merged with LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[7\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[6\]\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 1 1724051046491 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "activation_function:ACT\|PSigmoid:block_9\[8\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[0\] activation_function:ACT\|PSigmoid:block_9\[8\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[6\] " "Duplicate LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[8\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[0\]\" merged with LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[8\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[6\]\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 1 1724051046491 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "activation_function:ACT\|PSigmoid:block_9\[9\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[0\] activation_function:ACT\|PSigmoid:block_9\[9\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[6\] " "Duplicate LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[9\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[0\]\" merged with LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[9\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[6\]\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 1 1724051046491 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "activation_function:ACT\|PSigmoid:block_9\[10\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[0\] activation_function:ACT\|PSigmoid:block_9\[10\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[6\] " "Duplicate LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[10\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[0\]\" merged with LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[10\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[6\]\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 1 1724051046491 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "activation_function:ACT\|PSigmoid:block_9\[11\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[0\] activation_function:ACT\|PSigmoid:block_9\[11\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[6\] " "Duplicate LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[11\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[0\]\" merged with LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[11\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[6\]\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 1 1724051046491 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "activation_function:ACT\|PSigmoid:block_9\[12\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[0\] activation_function:ACT\|PSigmoid:block_9\[12\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[6\] " "Duplicate LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[12\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[0\]\" merged with LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[12\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[6\]\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 1 1724051046491 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "activation_function:ACT\|PSigmoid:block_9\[13\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[0\] activation_function:ACT\|PSigmoid:block_9\[13\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[6\] " "Duplicate LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[13\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[0\]\" merged with LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[13\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[6\]\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 1 1724051046491 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "activation_function:ACT\|PSigmoid:block_9\[14\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[0\] activation_function:ACT\|PSigmoid:block_9\[14\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[6\] " "Duplicate LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[14\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[0\]\" merged with LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[14\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[6\]\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 1 1724051046491 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "activation_function:ACT\|PSigmoid:block_9\[15\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[0\] activation_function:ACT\|PSigmoid:block_9\[15\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[6\] " "Duplicate LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[15\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[0\]\" merged with LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[15\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[6\]\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 1 1724051046491 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "activation_function:ACT\|PSigmoid:block_9\[2\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[12\] activation_function:ACT\|PSigmoid:block_9\[2\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[12\] " "Duplicate LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[2\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[12\]\" merged with LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[2\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[12\]\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 1 1724051046491 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "activation_function:ACT\|PSigmoid:block_9\[3\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[12\] activation_function:ACT\|PSigmoid:block_9\[3\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[12\] " "Duplicate LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[3\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[12\]\" merged with LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[3\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[12\]\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 1 1724051046491 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "activation_function:ACT\|PSigmoid:block_9\[4\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[12\] activation_function:ACT\|PSigmoid:block_9\[4\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[12\] " "Duplicate LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[4\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[12\]\" merged with LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[4\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[12\]\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 1 1724051046491 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "activation_function:ACT\|PSigmoid:block_9\[5\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[12\] activation_function:ACT\|PSigmoid:block_9\[5\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[12\] " "Duplicate LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[5\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[12\]\" merged with LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[5\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[12\]\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 1 1724051046491 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "activation_function:ACT\|PSigmoid:block_9\[6\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[12\] activation_function:ACT\|PSigmoid:block_9\[6\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[12\] " "Duplicate LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[6\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[12\]\" merged with LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[6\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[12\]\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 1 1724051046491 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "activation_function:ACT\|PSigmoid:block_9\[7\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[12\] activation_function:ACT\|PSigmoid:block_9\[7\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[12\] " "Duplicate LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[7\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[12\]\" merged with LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[7\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[12\]\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 1 1724051046491 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "activation_function:ACT\|PSigmoid:block_9\[8\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[12\] activation_function:ACT\|PSigmoid:block_9\[8\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[12\] " "Duplicate LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[8\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[12\]\" merged with LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[8\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[12\]\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 1 1724051046491 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "activation_function:ACT\|PSigmoid:block_9\[9\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[12\] activation_function:ACT\|PSigmoid:block_9\[9\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[12\] " "Duplicate LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[9\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[12\]\" merged with LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[9\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[12\]\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 1 1724051046491 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "activation_function:ACT\|PSigmoid:block_9\[10\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[12\] activation_function:ACT\|PSigmoid:block_9\[10\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[12\] " "Duplicate LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[10\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[12\]\" merged with LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[10\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[12\]\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 1 1724051046491 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "activation_function:ACT\|PSigmoid:block_9\[11\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[12\] activation_function:ACT\|PSigmoid:block_9\[11\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[12\] " "Duplicate LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[11\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[12\]\" merged with LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[11\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[12\]\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 1 1724051046491 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "activation_function:ACT\|PSigmoid:block_9\[12\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[12\] activation_function:ACT\|PSigmoid:block_9\[12\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[12\] " "Duplicate LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[12\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[12\]\" merged with LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[12\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[12\]\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 1 1724051046491 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "activation_function:ACT\|PSigmoid:block_9\[13\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[12\] activation_function:ACT\|PSigmoid:block_9\[13\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[12\] " "Duplicate LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[13\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[12\]\" merged with LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[13\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[12\]\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 1 1724051046491 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "activation_function:ACT\|PSigmoid:block_9\[14\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[12\] activation_function:ACT\|PSigmoid:block_9\[14\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[12\] " "Duplicate LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[14\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[12\]\" merged with LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[14\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[12\]\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 1 1724051046491 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "activation_function:ACT\|PSigmoid:block_9\[15\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[12\] activation_function:ACT\|PSigmoid:block_9\[15\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[12\] " "Duplicate LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[15\].psig1\|segCoeffROM_logsig:logsigCoeffROM\|memOut\[12\]\" merged with LATCH primitive \"activation_function:ACT\|PSigmoid:block_9\[15\].psig1\|segCoeffROM_tanh:tanhCoeffROM\|memOut\[12\]\"" {  } { { "../project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" "" { Text "/home/jam/Downloads/GRU/project_1/project_1.srcs/sources_1/imports/rani_koneru-attachments/segCoeffROM_logsig.v" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 1 1724051046491 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 1 1724051046491 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1724051061343 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "76 " "76 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1724051095220 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jam/Downloads/GRU/project_1/q2/output_files/gru_cell.map.smsg " "Generated suppressed messages file /home/jam/Downloads/GRU/project_1/q2/output_files/gru_cell.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724051100511 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1724051113073 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724051113073 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "145379 " "Implemented 145379 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "258 " "Implemented 258 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1724051124569 ""} { "Info" "ICUT_CUT_TM_OPINS" "256 " "Implemented 256 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1724051124569 ""} { "Info" "ICUT_CUT_TM_LCELLS" "140457 " "Implemented 140457 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1724051124569 ""} { "Info" "ICUT_CUT_TM_RAMS" "4096 " "Implemented 4096 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1724051124569 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "312 " "Implemented 312 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1724051124569 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1724051124569 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1368 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1368 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3009 " "Peak virtual memory: 3009 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724051124758 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 19 12:05:24 2024 " "Processing ended: Mon Aug 19 12:05:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724051124758 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:19:12 " "Elapsed time: 00:19:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724051124758 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:21:25 " "Total CPU time (on all processors): 00:21:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724051124758 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1724051124758 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724051666026 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724051666026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 19 12:14:25 2024 " "Processing started: Mon Aug 19 12:14:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724051666026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1724051666026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp gru_cell -c gru_cell --netlist_type=sgate " "Command: quartus_npp gru_cell -c gru_cell --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1724051666026 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1724051666379 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "719 " "Peak virtual memory: 719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724051720945 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 19 12:15:20 2024 " "Processing ended: Mon Aug 19 12:15:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724051720945 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724051720945 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724051720945 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1724051720945 ""}
