
*** Running vivado
    with args -log design_1_snake_game_axi4_full_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_snake_game_axi4_full_0_1.tcl


****** Vivado v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_snake_game_axi4_full_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/chanmi53/snake_game_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/chanmi53/snake_game_axi4_full_folder/snake_game_2_player_final_demo_food_fix'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/chanmi53/snake_game_axi4_full_folder/snake_game_slave_axi_folder'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/DESL/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_snake_game_axi4_full_0_1 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2664 
WARNING: [Synth 8-2507] parameter declaration becomes local in snake_game_axi4_full with formal parameter declaration list [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ipshared/7747/src/snake_game_axi4_full.sv:128]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 485.504 ; gain = 111.199
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_snake_game_axi4_full_0_1' [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_snake_game_axi4_full_0_1/synth/design_1_snake_game_axi4_full_0_1.sv:57]
INFO: [Synth 8-6157] synthesizing module 'snake_game_axi4_full' [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ipshared/7747/src/snake_game_axi4_full.sv:4]
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter SNAKE_X_BIT_WIDTH bound to: 8 - type: integer 
	Parameter SNAKE_Y_BIT_WIDTH bound to: 7 - type: integer 
	Parameter SIZE_BIT_WIDTH bound to: 6 - type: integer 
	Parameter MAX_SNAKE_LENGTH bound to: 64 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 966 - type: integer 
	Parameter MAX_TXN_LENGTH bound to: 66 - type: integer 
	Parameter SNAKE_BASE_ADDR bound to: -1073741824 - type: integer 
	Parameter SNAKE_ADDR_OFFSET bound to: 4 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter INIT_WRITE bound to: 2'b01 
	Parameter WRITE_WAIT bound to: 2'b10 
	Parameter IDLE_WAIT bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'snake_game_slave_axi_0' [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_snake_game_axi4_full_0_1/src/snake_game_slave_axi_0/synth/snake_game_slave_axi_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'snake_game_slave_axi' [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_snake_game_axi4_full_0_1/src/snake_game_slave_axi_0/src/snake_game_slave_axi.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_snake_game_axi4_full_0_1/src/snake_game_slave_axi_0/src/snake_game_slave_axi.v:232]
INFO: [Synth 8-226] default block is never used [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_snake_game_axi4_full_0_1/src/snake_game_slave_axi_0/src/snake_game_slave_axi.v:385]
INFO: [Synth 8-6155] done synthesizing module 'snake_game_slave_axi' (1#1) [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_snake_game_axi4_full_0_1/src/snake_game_slave_axi_0/src/snake_game_slave_axi.v:4]
INFO: [Synth 8-6155] done synthesizing module 'snake_game_slave_axi_0' (2#1) [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_snake_game_axi4_full_0_1/src/snake_game_slave_axi_0/synth/snake_game_slave_axi_0.v:57]
WARNING: [Synth 8-689] width (32) of port connection 'S_AXI_AWADDR' does not match port width (4) of module 'snake_game_slave_axi_0' [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ipshared/7747/src/snake_game_axi4_full.sv:258]
WARNING: [Synth 8-689] width (32) of port connection 'S_AXI_WSTRB' does not match port width (4) of module 'snake_game_slave_axi_0' [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ipshared/7747/src/snake_game_axi4_full.sv:262]
WARNING: [Synth 8-689] width (32) of port connection 'S_AXI_ARADDR' does not match port width (4) of module 'snake_game_slave_axi_0' [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ipshared/7747/src/snake_game_axi4_full.sv:270]
WARNING: [Synth 8-350] instance 'slave_intf' of module 'snake_game_slave_axi_0' requires 23 connections, but only 21 given [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ipshared/7747/src/snake_game_axi4_full.sv:255]
INFO: [Synth 8-6157] synthesizing module 'snake_game_top_0' [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_snake_game_axi4_full_0_1/src/snake_game_top_0/synth/snake_game_top_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'snake_game_top' [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_snake_game_axi4_full_0_1/src/snake_game_top_0/src/snake_game_top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'snake_body' [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_snake_game_axi4_full_0_1/src/snake_game_top_0/src/snake_body.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'snake_body' (3#1) [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_snake_game_axi4_full_0_1/src/snake_game_top_0/src/snake_body.sv:1]
INFO: [Synth 8-6157] synthesizing module 'collision' [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_snake_game_axi4_full_0_1/src/snake_game_top_0/src/collision.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'collision' (4#1) [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_snake_game_axi4_full_0_1/src/snake_game_top_0/src/collision.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'snake_game_top' (5#1) [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_snake_game_axi4_full_0_1/src/snake_game_top_0/src/snake_game_top.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'snake_game_top_0' (6#1) [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_snake_game_axi4_full_0_1/src/snake_game_top_0/synth/snake_game_top_0.sv:57]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ipshared/7747/src/snake_game_axi4_full.sv:681]
INFO: [Synth 8-6155] done synthesizing module 'snake_game_axi4_full' (7#1) [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ipshared/7747/src/snake_game_axi4_full.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_snake_game_axi4_full_0_1' (8#1) [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_snake_game_axi4_full_0_1/synth/design_1_snake_game_axi4_full_0_1.sv:57]
WARNING: [Synth 8-3331] design collision has unconnected port snake_1_x[63][7]
WARNING: [Synth 8-3331] design collision has unconnected port snake_1_x[63][6]
WARNING: [Synth 8-3331] design collision has unconnected port snake_1_x[63][5]
WARNING: [Synth 8-3331] design collision has unconnected port snake_1_x[63][4]
WARNING: [Synth 8-3331] design collision has unconnected port snake_1_x[63][3]
WARNING: [Synth 8-3331] design collision has unconnected port snake_1_x[63][2]
WARNING: [Synth 8-3331] design collision has unconnected port snake_1_x[63][1]
WARNING: [Synth 8-3331] design collision has unconnected port snake_1_x[63][0]
WARNING: [Synth 8-3331] design collision has unconnected port snake_1_x[0][7]
WARNING: [Synth 8-3331] design collision has unconnected port snake_1_x[0][6]
WARNING: [Synth 8-3331] design collision has unconnected port snake_1_x[0][5]
WARNING: [Synth 8-3331] design collision has unconnected port snake_1_x[0][4]
WARNING: [Synth 8-3331] design collision has unconnected port snake_1_x[0][3]
WARNING: [Synth 8-3331] design collision has unconnected port snake_1_x[0][2]
WARNING: [Synth 8-3331] design collision has unconnected port snake_1_x[0][1]
WARNING: [Synth 8-3331] design collision has unconnected port snake_1_x[0][0]
WARNING: [Synth 8-3331] design collision has unconnected port snake_1_y[63][6]
WARNING: [Synth 8-3331] design collision has unconnected port snake_1_y[63][5]
WARNING: [Synth 8-3331] design collision has unconnected port snake_1_y[63][4]
WARNING: [Synth 8-3331] design collision has unconnected port snake_1_y[63][3]
WARNING: [Synth 8-3331] design collision has unconnected port snake_1_y[63][2]
WARNING: [Synth 8-3331] design collision has unconnected port snake_1_y[63][1]
WARNING: [Synth 8-3331] design collision has unconnected port snake_1_y[63][0]
WARNING: [Synth 8-3331] design collision has unconnected port snake_1_y[0][6]
WARNING: [Synth 8-3331] design collision has unconnected port snake_1_y[0][5]
WARNING: [Synth 8-3331] design collision has unconnected port snake_1_y[0][4]
WARNING: [Synth 8-3331] design collision has unconnected port snake_1_y[0][3]
WARNING: [Synth 8-3331] design collision has unconnected port snake_1_y[0][2]
WARNING: [Synth 8-3331] design collision has unconnected port snake_1_y[0][1]
WARNING: [Synth 8-3331] design collision has unconnected port snake_1_y[0][0]
WARNING: [Synth 8-3331] design collision has unconnected port snake_2_x[63][7]
WARNING: [Synth 8-3331] design collision has unconnected port snake_2_x[63][6]
WARNING: [Synth 8-3331] design collision has unconnected port snake_2_x[63][5]
WARNING: [Synth 8-3331] design collision has unconnected port snake_2_x[63][4]
WARNING: [Synth 8-3331] design collision has unconnected port snake_2_x[63][3]
WARNING: [Synth 8-3331] design collision has unconnected port snake_2_x[63][2]
WARNING: [Synth 8-3331] design collision has unconnected port snake_2_x[63][1]
WARNING: [Synth 8-3331] design collision has unconnected port snake_2_x[63][0]
WARNING: [Synth 8-3331] design collision has unconnected port snake_2_x[0][7]
WARNING: [Synth 8-3331] design collision has unconnected port snake_2_x[0][6]
WARNING: [Synth 8-3331] design collision has unconnected port snake_2_x[0][5]
WARNING: [Synth 8-3331] design collision has unconnected port snake_2_x[0][4]
WARNING: [Synth 8-3331] design collision has unconnected port snake_2_x[0][3]
WARNING: [Synth 8-3331] design collision has unconnected port snake_2_x[0][2]
WARNING: [Synth 8-3331] design collision has unconnected port snake_2_x[0][1]
WARNING: [Synth 8-3331] design collision has unconnected port snake_2_x[0][0]
WARNING: [Synth 8-3331] design collision has unconnected port snake_2_y[63][6]
WARNING: [Synth 8-3331] design collision has unconnected port snake_2_y[63][5]
WARNING: [Synth 8-3331] design collision has unconnected port snake_2_y[63][4]
WARNING: [Synth 8-3331] design collision has unconnected port snake_2_y[63][3]
WARNING: [Synth 8-3331] design collision has unconnected port snake_2_y[63][2]
WARNING: [Synth 8-3331] design collision has unconnected port snake_2_y[63][1]
WARNING: [Synth 8-3331] design collision has unconnected port snake_2_y[63][0]
WARNING: [Synth 8-3331] design collision has unconnected port snake_2_y[0][6]
WARNING: [Synth 8-3331] design collision has unconnected port snake_2_y[0][5]
WARNING: [Synth 8-3331] design collision has unconnected port snake_2_y[0][4]
WARNING: [Synth 8-3331] design collision has unconnected port snake_2_y[0][3]
WARNING: [Synth 8-3331] design collision has unconnected port snake_2_y[0][2]
WARNING: [Synth 8-3331] design collision has unconnected port snake_2_y[0][1]
WARNING: [Synth 8-3331] design collision has unconnected port snake_2_y[0][0]
WARNING: [Synth 8-3331] design collision has unconnected port food_x[31][7]
WARNING: [Synth 8-3331] design collision has unconnected port food_x[31][6]
WARNING: [Synth 8-3331] design collision has unconnected port food_x[31][5]
WARNING: [Synth 8-3331] design collision has unconnected port food_x[31][4]
WARNING: [Synth 8-3331] design collision has unconnected port food_x[31][3]
WARNING: [Synth 8-3331] design collision has unconnected port food_x[31][2]
WARNING: [Synth 8-3331] design collision has unconnected port food_x[31][1]
WARNING: [Synth 8-3331] design collision has unconnected port food_x[31][0]
WARNING: [Synth 8-3331] design collision has unconnected port food_x[30][7]
WARNING: [Synth 8-3331] design collision has unconnected port food_x[30][6]
WARNING: [Synth 8-3331] design collision has unconnected port food_x[30][5]
WARNING: [Synth 8-3331] design collision has unconnected port food_x[30][4]
WARNING: [Synth 8-3331] design collision has unconnected port food_x[30][3]
WARNING: [Synth 8-3331] design collision has unconnected port food_x[30][2]
WARNING: [Synth 8-3331] design collision has unconnected port food_x[30][1]
WARNING: [Synth 8-3331] design collision has unconnected port food_x[30][0]
WARNING: [Synth 8-3331] design collision has unconnected port food_x[29][7]
WARNING: [Synth 8-3331] design collision has unconnected port food_x[29][6]
WARNING: [Synth 8-3331] design collision has unconnected port food_x[29][5]
WARNING: [Synth 8-3331] design collision has unconnected port food_x[29][4]
WARNING: [Synth 8-3331] design collision has unconnected port food_x[29][3]
WARNING: [Synth 8-3331] design collision has unconnected port food_x[29][2]
WARNING: [Synth 8-3331] design collision has unconnected port food_x[29][1]
WARNING: [Synth 8-3331] design collision has unconnected port food_x[29][0]
WARNING: [Synth 8-3331] design collision has unconnected port food_x[28][7]
WARNING: [Synth 8-3331] design collision has unconnected port food_x[28][6]
WARNING: [Synth 8-3331] design collision has unconnected port food_x[28][5]
WARNING: [Synth 8-3331] design collision has unconnected port food_x[28][4]
WARNING: [Synth 8-3331] design collision has unconnected port food_x[28][3]
WARNING: [Synth 8-3331] design collision has unconnected port food_x[28][2]
WARNING: [Synth 8-3331] design collision has unconnected port food_x[28][1]
WARNING: [Synth 8-3331] design collision has unconnected port food_x[28][0]
WARNING: [Synth 8-3331] design collision has unconnected port food_x[27][7]
WARNING: [Synth 8-3331] design collision has unconnected port food_x[27][6]
WARNING: [Synth 8-3331] design collision has unconnected port food_x[27][5]
WARNING: [Synth 8-3331] design collision has unconnected port food_x[27][4]
WARNING: [Synth 8-3331] design collision has unconnected port food_x[27][3]
WARNING: [Synth 8-3331] design collision has unconnected port food_x[27][2]
WARNING: [Synth 8-3331] design collision has unconnected port food_x[27][1]
WARNING: [Synth 8-3331] design collision has unconnected port food_x[27][0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 645.539 ; gain = 271.234
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin slave_intf:S_AXI_AWPROT[2] to constant 0 [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ipshared/7747/src/snake_game_axi4_full.sv:255]
WARNING: [Synth 8-3295] tying undriven pin slave_intf:S_AXI_AWPROT[1] to constant 0 [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ipshared/7747/src/snake_game_axi4_full.sv:255]
WARNING: [Synth 8-3295] tying undriven pin slave_intf:S_AXI_AWPROT[0] to constant 0 [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ipshared/7747/src/snake_game_axi4_full.sv:255]
WARNING: [Synth 8-3295] tying undriven pin slave_intf:S_AXI_ARPROT[2] to constant 0 [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ipshared/7747/src/snake_game_axi4_full.sv:255]
WARNING: [Synth 8-3295] tying undriven pin slave_intf:S_AXI_ARPROT[1] to constant 0 [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ipshared/7747/src/snake_game_axi4_full.sv:255]
WARNING: [Synth 8-3295] tying undriven pin slave_intf:S_AXI_ARPROT[0] to constant 0 [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ipshared/7747/src/snake_game_axi4_full.sv:255]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 645.539 ; gain = 271.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 645.539 ; gain = 271.234
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/design_1_snake_game_axi4_full_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/design_1_snake_game_axi4_full_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 961.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 961.648 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.098 . Memory (MB): peak = 962.586 ; gain = 0.938
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 962.586 ; gain = 588.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 962.586 ; gain = 588.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/slave_intf. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/snake_top. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 962.586 ; gain = 588.281
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_snake_game_axi4_full_0_1/src/snake_game_top_0/src/snake_body.sv:49]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_snake_game_axi4_full_0_1/src/snake_game_top_0/src/snake_body.sv:49]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_snake_game_axi4_full_0_1/src/snake_game_top_0/src/snake_body.sv:82]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_snake_game_axi4_full_0_1/src/snake_game_top_0/src/snake_body.sv:82]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 962.586 ; gain = 588.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 2     
	              448 Bit    Registers := 2     
	               32 Bit    Registers := 7     
	                8 Bit    Registers := 160   
	                7 Bit    Registers := 161   
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---Muxes : 
	   4 Input    512 Bit        Muxes := 2     
	   4 Input    448 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 153   
	   2 Input      7 Bit        Muxes := 153   
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 128   
	   4 Input      2 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2097  
	   4 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module snake_game_slave_axi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module snake_body 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 128   
	                7 Bit    Registers := 128   
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
Module collision 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 32    
	                7 Bit    Registers := 32    
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 153   
	   2 Input      7 Bit        Muxes := 153   
	   2 Input      6 Bit        Muxes := 128   
	   2 Input      1 Bit        Muxes := 2090  
Module snake_game_axi4_full 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	              448 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input    512 Bit        Muxes := 2     
	   4 Input    448 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'inst/snake_payload_reg[30]' (FDRE) to 'inst/snake_payload_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/snake_payload_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/slave_intf/inst/axi_rresp_reg[0]' (FDRE) to 'inst/slave_intf/inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/slave_intf /\inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/slave_intf/inst/axi_bresp_reg[0]' (FDRE) to 'inst/slave_intf/inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/slave_intf /\inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:01:41 . Memory (MB): peak = 1155.980 ; gain = 781.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:47 ; elapsed = 00:01:49 . Memory (MB): peak = 1155.980 ; gain = 781.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:49 ; elapsed = 00:01:51 . Memory (MB): peak = 1155.980 ; gain = 781.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:52 ; elapsed = 00:01:54 . Memory (MB): peak = 1155.980 ; gain = 781.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:54 ; elapsed = 00:01:56 . Memory (MB): peak = 1155.980 ; gain = 781.676
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:54 ; elapsed = 00:01:56 . Memory (MB): peak = 1155.980 ; gain = 781.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:54 ; elapsed = 00:01:57 . Memory (MB): peak = 1155.980 ; gain = 781.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:54 ; elapsed = 00:01:57 . Memory (MB): peak = 1155.980 ; gain = 781.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:57 ; elapsed = 00:02:00 . Memory (MB): peak = 1155.980 ; gain = 781.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:57 ; elapsed = 00:02:00 . Memory (MB): peak = 1155.980 ; gain = 781.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    16|
|2     |LUT1   |    44|
|3     |LUT2   |   109|
|4     |LUT3   |  1965|
|5     |LUT4   |   726|
|6     |LUT5   |   687|
|7     |LUT6   |  2158|
|8     |FDRE   |  4314|
|9     |FDSE   |   301|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------+-----------------------+------+
|      |Instance                  |Module                 |Cells |
+------+--------------------------+-----------------------+------+
|1     |top                       |                       | 10320|
|2     |  inst                    |snake_game_axi4_full   | 10320|
|3     |    slave_intf            |snake_game_slave_axi_0 |   233|
|4     |      inst                |snake_game_slave_axi   |   233|
|5     |    snake_top             |snake_game_top_0       |  6139|
|6     |      inst                |snake_game_top         |  6109|
|7     |        snake_body_module |snake_body             |  4428|
|8     |        snake_collision   |collision              |  1680|
+------+--------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:57 ; elapsed = 00:02:00 . Memory (MB): peak = 1155.980 ; gain = 781.676
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 632 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:53 ; elapsed = 00:01:52 . Memory (MB): peak = 1155.980 ; gain = 464.629
Synthesis Optimization Complete : Time (s): cpu = 00:01:57 ; elapsed = 00:02:00 . Memory (MB): peak = 1155.980 ; gain = 781.676
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1155.980 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 111 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:00 ; elapsed = 00:02:03 . Memory (MB): peak = 1155.980 ; gain = 793.145
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1155.980 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/design_1_snake_game_axi4_full_0_1_synth_1/design_1_snake_game_axi4_full_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_snake_game_axi4_full_0_1, cache-ID = 1580fb3f3eb05cf8
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1155.980 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/design_1_snake_game_axi4_full_0_1_synth_1/design_1_snake_game_axi4_full_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_snake_game_axi4_full_0_1_utilization_synth.rpt -pb design_1_snake_game_axi4_full_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 29 14:54:05 2022...
