<!-- Compiled by morty-0.9.0 / 2025-10-23 18:03:34.648039006 -05:00:00 -->

<html>
<link rel="stylesheet" type="text/css" href="static/rustdoc.css">
<link rel="stylesheet" type="text/css" href="static/light.css">
<link rel="stylesheet" type="text/css" href="static/svdoc.css">
<body>
<section id="main" class="content"><h1 class="fqn">Module <a class="module">idma_desc64_reg_wrapper</a></h1>
<div class="docblock">
<p>This module implements backpressure via ready/valid handshakes</p>
<p>for the regbus registers and exposes it to the descriptor fifo</p>
</div>
<h2 id="parameters" class="section-header"><a href="#parameters">Parameters</a></h2>
<h3 id="parameter.reg_req_t" class="impl"><code class="in-band"><a href="#parameter.reg_req_t">reg_req_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.reg_rsp_t" class="impl"><code class="in-band"><a href="#parameter.reg_rsp_t">reg_rsp_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h2 id="ports" class="section-header"><a href="#ports">Ports</a></h2>
<h3 id="port.clk_i" class="impl"><code class="in-band"><a href="#port.clk_i">clk_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
</div><h3 id="port.rst_ni" class="impl"><code class="in-band"><a href="#port.rst_ni">rst_ni</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
</div><h3 id="port.reg_req_i" class="impl"><code class="in-band"><a href="#port.reg_req_i">reg_req_i</a><span class="type-annotation">: input  reg_req_t</span></code></h3><div class="docblock">
</div><h3 id="port.reg_rsp_o" class="impl"><code class="in-band"><a href="#port.reg_rsp_o">reg_rsp_o</a><span class="type-annotation">: output reg_rsp_t</span></code></h3><div class="docblock">
</div><h3 id="port.reg2hw_o" class="impl"><code class="in-band"><a href="#port.reg2hw_o">reg2hw_o</a><span class="type-annotation">: output idma_desc64_reg2hw_t</span></code></h3><div class="docblock">
</div><h3 id="port.hw2reg_i" class="impl"><code class="in-band"><a href="#port.hw2reg_i">hw2reg_i</a><span class="type-annotation">: input  idma_desc64_hw2reg_t</span></code></h3><div class="docblock">
</div><h3 id="port.devmode_i" class="impl"><code class="in-band"><a href="#port.devmode_i">devmode_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
</div><h3 id="port.input_addr_valid_o" class="impl"><code class="in-band"><a href="#port.input_addr_valid_o">input_addr_valid_o</a><span class="type-annotation">: output logic</span></code></h3><div class="docblock">
</div><h3 id="port.input_addr_ready_i" class="impl"><code class="in-band"><a href="#port.input_addr_ready_i">input_addr_ready_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
</div><h2 id="signals" class="section-header"><a href="#signals">Signals</a></h2>
<h3 id="signal.request" class="impl"><code class="in-band"><a href="#signal.request">request</a><span class="type-annotation">: reg_req_t</span></code></h3><div class="docblock">
</div><h3 id="signal.response" class="impl"><code class="in-band"><a href="#signal.response">response</a><span class="type-annotation">: reg_rsp_t</span></code></h3><div class="docblock">
</div></section>
</body>
</html>
