<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>X86.h source code [llvm/llvm/lib/Target/X86/X86.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/X86/X86.h'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>X86</a>/<a href='X86.h.html'>X86.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- X86.h - Top-level interface for X86 representation ------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the entry points for global functions defined in the x86</i></td></tr>
<tr><th id="10">10</th><td><i>// target library, as used by the LLVM JIT.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#<span data-ppcond="14">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_X86_X86_H">LLVM_LIB_TARGET_X86_X86_H</span></u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_X86_X86_H" data-ref="_M/LLVM_LIB_TARGET_X86_X86_H">LLVM_LIB_TARGET_X86_X86_H</dfn></u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/Support/CodeGen.h.html">"llvm/Support/CodeGen.h"</a></u></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><b>class</b> <a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass" id="llvm::FunctionPass">FunctionPass</a>;</td></tr>
<tr><th id="22">22</th><td><b>class</b> <dfn class="type" id="llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</dfn>;</td></tr>
<tr><th id="23">23</th><td><b>class</b> <a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" data-ref-filename="llvm..PassRegistry" id="llvm::PassRegistry">PassRegistry</a>;</td></tr>
<tr><th id="24">24</th><td><b>class</b> <dfn class="type" id="llvm::X86RegisterBankInfo" title='llvm::X86RegisterBankInfo' data-ref="llvm::X86RegisterBankInfo" data-ref-filename="llvm..X86RegisterBankInfo">X86RegisterBankInfo</dfn>;</td></tr>
<tr><th id="25">25</th><td><b>class</b> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget" id="llvm::X86Subtarget">X86Subtarget</a>;</td></tr>
<tr><th id="26">26</th><td><b>class</b> <dfn class="type" id="llvm::X86TargetMachine" title='llvm::X86TargetMachine' data-ref="llvm::X86TargetMachine" data-ref-filename="llvm..X86TargetMachine">X86TargetMachine</dfn>;</td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><i class="doc">/// This pass converts a legalized DAG into a X86-specific DAG, ready for</i></td></tr>
<tr><th id="29">29</th><td><i class="doc">/// instruction scheduling.</i></td></tr>
<tr><th id="30">30</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<dfn class="decl fn" id="_ZN4llvm16createX86ISelDagERNS_16X86TargetMachineENS_10CodeGenOpt5LevelE" title='llvm::createX86ISelDag' data-ref="_ZN4llvm16createX86ISelDagERNS_16X86TargetMachineENS_10CodeGenOpt5LevelE" data-ref-filename="_ZN4llvm16createX86ISelDagERNS_16X86TargetMachineENS_10CodeGenOpt5LevelE">createX86ISelDag</dfn>(<a class="type" href="#llvm::X86TargetMachine" title='llvm::X86TargetMachine' data-ref="llvm::X86TargetMachine" data-ref-filename="llvm..X86TargetMachine">X86TargetMachine</a> &amp;<dfn class="local col1 decl" id="1TM" title='TM' data-type='llvm::X86TargetMachine &amp;' data-ref="1TM" data-ref-filename="1TM">TM</dfn>,</td></tr>
<tr><th id="31">31</th><td>                               <span class="namespace">CodeGenOpt::</span><a class="type" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level" title='llvm::CodeGenOpt::Level' data-ref="llvm::CodeGenOpt::Level" data-ref-filename="llvm..CodeGenOpt..Level">Level</a> <dfn class="local col2 decl" id="2OptLevel" title='OptLevel' data-type='CodeGenOpt::Level' data-ref="2OptLevel" data-ref-filename="2OptLevel">OptLevel</dfn>);</td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><i class="doc">/// This pass initializes a global base register for PIC on x86-32.</i></td></tr>
<tr><th id="34">34</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<dfn class="decl fn" id="_ZN4llvm26createX86GlobalBaseRegPassEv" title='llvm::createX86GlobalBaseRegPass' data-ref="_ZN4llvm26createX86GlobalBaseRegPassEv" data-ref-filename="_ZN4llvm26createX86GlobalBaseRegPassEv">createX86GlobalBaseRegPass</dfn>();</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><i class="doc">/// This pass combines multiple accesses to local-dynamic TLS variables so that</i></td></tr>
<tr><th id="37">37</th><td><i class="doc">/// the TLS base address for the module is only fetched once per execution path</i></td></tr>
<tr><th id="38">38</th><td><i class="doc">/// through the function.</i></td></tr>
<tr><th id="39">39</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<dfn class="decl fn" id="_ZN4llvm32createCleanupLocalDynamicTLSPassEv" title='llvm::createCleanupLocalDynamicTLSPass' data-ref="_ZN4llvm32createCleanupLocalDynamicTLSPassEv" data-ref-filename="_ZN4llvm32createCleanupLocalDynamicTLSPassEv">createCleanupLocalDynamicTLSPass</dfn>();</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><i class="doc">/// This function returns a pass which converts floating-point register</i></td></tr>
<tr><th id="42">42</th><td><i class="doc">/// references and pseudo instructions into floating-point stack references and</i></td></tr>
<tr><th id="43">43</th><td><i class="doc">/// physical instructions.</i></td></tr>
<tr><th id="44">44</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<dfn class="decl fn" id="_ZN4llvm36createX86FloatingPointStackifierPassEv" title='llvm::createX86FloatingPointStackifierPass' data-ref="_ZN4llvm36createX86FloatingPointStackifierPassEv" data-ref-filename="_ZN4llvm36createX86FloatingPointStackifierPassEv">createX86FloatingPointStackifierPass</dfn>();</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><i class="doc">/// This pass inserts AVX vzeroupper instructions before each call to avoid</i></td></tr>
<tr><th id="47">47</th><td><i class="doc">/// transition penalty between functions encoded with AVX and SSE.</i></td></tr>
<tr><th id="48">48</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<dfn class="decl fn" id="_ZN4llvm28createX86IssueVZeroUpperPassEv" title='llvm::createX86IssueVZeroUpperPass' data-ref="_ZN4llvm28createX86IssueVZeroUpperPassEv" data-ref-filename="_ZN4llvm28createX86IssueVZeroUpperPassEv">createX86IssueVZeroUpperPass</dfn>();</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><i class="doc">/// This pass inserts ENDBR instructions before indirect jump/call</i></td></tr>
<tr><th id="51">51</th><td><i class="doc">/// destinations as part of CET IBT mechanism.</i></td></tr>
<tr><th id="52">52</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<dfn class="decl fn" id="_ZN4llvm35createX86IndirectBranchTrackingPassEv" title='llvm::createX86IndirectBranchTrackingPass' data-ref="_ZN4llvm35createX86IndirectBranchTrackingPassEv" data-ref-filename="_ZN4llvm35createX86IndirectBranchTrackingPassEv">createX86IndirectBranchTrackingPass</dfn>();</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><i class="doc">/// Return a pass that pads short functions with NOOPs.</i></td></tr>
<tr><th id="55">55</th><td><i class="doc">/// This will prevent a stall when returning on the Atom.</i></td></tr>
<tr><th id="56">56</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<dfn class="decl fn" id="_ZN4llvm26createX86PadShortFunctionsEv" title='llvm::createX86PadShortFunctions' data-ref="_ZN4llvm26createX86PadShortFunctionsEv" data-ref-filename="_ZN4llvm26createX86PadShortFunctionsEv">createX86PadShortFunctions</dfn>();</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><i class="doc">/// Return a pass that selectively replaces certain instructions (like add,</i></td></tr>
<tr><th id="59">59</th><td><i class="doc">/// sub, inc, dec, some shifts, and some multiplies) by equivalent LEA</i></td></tr>
<tr><th id="60">60</th><td><i class="doc">/// instructions, in order to eliminate execution delays in some processors.</i></td></tr>
<tr><th id="61">61</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<dfn class="decl fn" id="_ZN4llvm18createX86FixupLEAsEv" title='llvm::createX86FixupLEAs' data-ref="_ZN4llvm18createX86FixupLEAsEv" data-ref-filename="_ZN4llvm18createX86FixupLEAsEv">createX86FixupLEAs</dfn>();</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><i class="doc">/// Return a pass that removes redundant LEA instructions and redundant address</i></td></tr>
<tr><th id="64">64</th><td><i class="doc">/// recalculations.</i></td></tr>
<tr><th id="65">65</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<dfn class="decl fn" id="_ZN4llvm21createX86OptimizeLEAsEv" title='llvm::createX86OptimizeLEAs' data-ref="_ZN4llvm21createX86OptimizeLEAsEv" data-ref-filename="_ZN4llvm21createX86OptimizeLEAsEv">createX86OptimizeLEAs</dfn>();</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><i class="doc">/// Return a pass that transforms setcc + movzx pairs into xor + setcc.</i></td></tr>
<tr><th id="68">68</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<dfn class="decl fn" id="_ZN4llvm19createX86FixupSetCCEv" title='llvm::createX86FixupSetCC' data-ref="_ZN4llvm19createX86FixupSetCCEv" data-ref-filename="_ZN4llvm19createX86FixupSetCCEv">createX86FixupSetCC</dfn>();</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><i class="doc">/// Return a pass that avoids creating store forward block issues in the hardware.</i></td></tr>
<tr><th id="71">71</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<a class="decl fn" href="X86AvoidStoreForwardingBlocks.cpp.html#_ZN4llvm35createX86AvoidStoreForwardingBlocksEv" title='llvm::createX86AvoidStoreForwardingBlocks' data-ref="_ZN4llvm35createX86AvoidStoreForwardingBlocksEv" data-ref-filename="_ZN4llvm35createX86AvoidStoreForwardingBlocksEv" id="_ZN4llvm35createX86AvoidStoreForwardingBlocksEv">createX86AvoidStoreForwardingBlocks</a>();</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><i class="doc">/// Return a pass that lowers EFLAGS copy pseudo instructions.</i></td></tr>
<tr><th id="74">74</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<dfn class="decl fn" id="_ZN4llvm30createX86FlagsCopyLoweringPassEv" title='llvm::createX86FlagsCopyLoweringPass' data-ref="_ZN4llvm30createX86FlagsCopyLoweringPassEv" data-ref-filename="_ZN4llvm30createX86FlagsCopyLoweringPassEv">createX86FlagsCopyLoweringPass</dfn>();</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><i class="doc">/// Return a pass that expands WinAlloca pseudo-instructions.</i></td></tr>
<tr><th id="77">77</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<dfn class="decl fn" id="_ZN4llvm26createX86WinAllocaExpanderEv" title='llvm::createX86WinAllocaExpander' data-ref="_ZN4llvm26createX86WinAllocaExpanderEv" data-ref-filename="_ZN4llvm26createX86WinAllocaExpanderEv">createX86WinAllocaExpander</dfn>();</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<dfn class="decl fn" id="_ZN4llvm23createX86TileConfigPassEv" title='llvm::createX86TileConfigPass' data-ref="_ZN4llvm23createX86TileConfigPassEv" data-ref-filename="_ZN4llvm23createX86TileConfigPassEv">createX86TileConfigPass</dfn>();</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<dfn class="decl fn" id="_ZN4llvm26createX86PreTileConfigPassEv" title='llvm::createX86PreTileConfigPass' data-ref="_ZN4llvm26createX86PreTileConfigPassEv" data-ref-filename="_ZN4llvm26createX86PreTileConfigPassEv">createX86PreTileConfigPass</dfn>();</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><i class="doc">/// Return a pass that inserts int3 at the end of the function if it ends with a</i></td></tr>
<tr><th id="84">84</th><td><i class="doc">/// CALL instruction. The pass does the same for each funclet as well. This</i></td></tr>
<tr><th id="85">85</th><td><i class="doc">/// ensures that the open interval of function start and end PCs contains all</i></td></tr>
<tr><th id="86">86</th><td><i class="doc">/// return addresses for the benefit of the Windows x64 unwinder.</i></td></tr>
<tr><th id="87">87</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<dfn class="decl fn" id="_ZN4llvm30createX86AvoidTrailingCallPassEv" title='llvm::createX86AvoidTrailingCallPass' data-ref="_ZN4llvm30createX86AvoidTrailingCallPassEv" data-ref-filename="_ZN4llvm30createX86AvoidTrailingCallPassEv">createX86AvoidTrailingCallPass</dfn>();</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><i class="doc">/// Return a pass that optimizes the code-size of x86 call sequences. This is</i></td></tr>
<tr><th id="90">90</th><td><i class="doc">/// done by replacing esp-relative movs with pushes.</i></td></tr>
<tr><th id="91">91</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<dfn class="decl fn" id="_ZN4llvm30createX86CallFrameOptimizationEv" title='llvm::createX86CallFrameOptimization' data-ref="_ZN4llvm30createX86CallFrameOptimizationEv" data-ref-filename="_ZN4llvm30createX86CallFrameOptimizationEv">createX86CallFrameOptimization</dfn>();</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><i class="doc">/// Return an IR pass that inserts EH registration stack objects and explicit</i></td></tr>
<tr><th id="94">94</th><td><i class="doc">/// EH state updates. This pass must run after EH preparation, which does</i></td></tr>
<tr><th id="95">95</th><td><i class="doc">/// Windows-specific but architecture-neutral preparation.</i></td></tr>
<tr><th id="96">96</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<dfn class="decl fn" id="_ZN4llvm23createX86WinEHStatePassEv" title='llvm::createX86WinEHStatePass' data-ref="_ZN4llvm23createX86WinEHStatePassEv" data-ref-filename="_ZN4llvm23createX86WinEHStatePassEv">createX86WinEHStatePass</dfn>();</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><i class="doc">/// Return a Machine IR pass that expands X86-specific pseudo</i></td></tr>
<tr><th id="99">99</th><td><i class="doc">/// instructions into a sequence of actual instructions. This pass</i></td></tr>
<tr><th id="100">100</th><td><i class="doc">/// must run after prologue/epilogue insertion and before lowering</i></td></tr>
<tr><th id="101">101</th><td><i class="doc">/// the MachineInstr to MC.</i></td></tr>
<tr><th id="102">102</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<dfn class="decl fn" id="_ZN4llvm25createX86ExpandPseudoPassEv" title='llvm::createX86ExpandPseudoPass' data-ref="_ZN4llvm25createX86ExpandPseudoPassEv" data-ref-filename="_ZN4llvm25createX86ExpandPseudoPassEv">createX86ExpandPseudoPass</dfn>();</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><i class="doc">/// This pass converts X86 cmov instructions into branch when profitable.</i></td></tr>
<tr><th id="105">105</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<dfn class="decl fn" id="_ZN4llvm26createX86CmovConverterPassEv" title='llvm::createX86CmovConverterPass' data-ref="_ZN4llvm26createX86CmovConverterPassEv" data-ref-filename="_ZN4llvm26createX86CmovConverterPassEv">createX86CmovConverterPass</dfn>();</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><i class="doc">/// Return a Machine IR pass that selectively replaces</i></td></tr>
<tr><th id="108">108</th><td><i class="doc">/// certain byte and word instructions by equivalent 32 bit instructions,</i></td></tr>
<tr><th id="109">109</th><td><i class="doc">/// in order to eliminate partial register usage, false dependences on</i></td></tr>
<tr><th id="110">110</th><td><i class="doc">/// the upper portions of registers, and to save code size.</i></td></tr>
<tr><th id="111">111</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<dfn class="decl fn" id="_ZN4llvm21createX86FixupBWInstsEv" title='llvm::createX86FixupBWInsts' data-ref="_ZN4llvm21createX86FixupBWInstsEv" data-ref-filename="_ZN4llvm21createX86FixupBWInstsEv">createX86FixupBWInsts</dfn>();</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><i class="doc">/// Return a Machine IR pass that reassigns instruction chains from one domain</i></td></tr>
<tr><th id="114">114</th><td><i class="doc">/// to another, when profitable.</i></td></tr>
<tr><th id="115">115</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<dfn class="decl fn" id="_ZN4llvm31createX86DomainReassignmentPassEv" title='llvm::createX86DomainReassignmentPass' data-ref="_ZN4llvm31createX86DomainReassignmentPassEv" data-ref-filename="_ZN4llvm31createX86DomainReassignmentPassEv">createX86DomainReassignmentPass</dfn>();</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td><i class="doc">/// This pass replaces EVEX encoded of AVX-512 instructiosn by VEX</i></td></tr>
<tr><th id="118">118</th><td><i class="doc">/// encoding when possible in order to reduce code size.</i></td></tr>
<tr><th id="119">119</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<dfn class="decl fn" id="_ZN4llvm23createX86EvexToVexInstsEv" title='llvm::createX86EvexToVexInsts' data-ref="_ZN4llvm23createX86EvexToVexInstsEv" data-ref-filename="_ZN4llvm23createX86EvexToVexInstsEv">createX86EvexToVexInsts</dfn>();</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><i class="doc">/// This pass creates the thunks for the retpoline feature.</i></td></tr>
<tr><th id="122">122</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<dfn class="decl fn" id="_ZN4llvm27createX86IndirectThunksPassEv" title='llvm::createX86IndirectThunksPass' data-ref="_ZN4llvm27createX86IndirectThunksPassEv" data-ref-filename="_ZN4llvm27createX86IndirectThunksPassEv">createX86IndirectThunksPass</dfn>();</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><i class="doc">/// This pass ensures instructions featuring a memory operand</i></td></tr>
<tr><th id="125">125</th><td><i class="doc">/// have distinctive &lt;LineNumber, Discriminator&gt; (with respect to eachother)</i></td></tr>
<tr><th id="126">126</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<dfn class="decl fn" id="_ZN4llvm31createX86DiscriminateMemOpsPassEv" title='llvm::createX86DiscriminateMemOpsPass' data-ref="_ZN4llvm31createX86DiscriminateMemOpsPassEv" data-ref-filename="_ZN4llvm31createX86DiscriminateMemOpsPassEv">createX86DiscriminateMemOpsPass</dfn>();</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><i class="doc">/// This pass applies profiling information to insert cache prefetches.</i></td></tr>
<tr><th id="129">129</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<dfn class="decl fn" id="_ZN4llvm27createX86InsertPrefetchPassEv" title='llvm::createX86InsertPrefetchPass' data-ref="_ZN4llvm27createX86InsertPrefetchPassEv" data-ref-filename="_ZN4llvm27createX86InsertPrefetchPassEv">createX86InsertPrefetchPass</dfn>();</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><i class="doc">/// This pass insert wait instruction after X87 instructions which could raise</i></td></tr>
<tr><th id="132">132</th><td><i class="doc">/// fp exceptions when strict-fp enabled.</i></td></tr>
<tr><th id="133">133</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<dfn class="decl fn" id="_ZN4llvm26createX86InsertX87waitPassEv" title='llvm::createX86InsertX87waitPass' data-ref="_ZN4llvm26createX86InsertX87waitPassEv" data-ref-filename="_ZN4llvm26createX86InsertX87waitPassEv">createX86InsertX87waitPass</dfn>();</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td><i class="doc">/// This pass optimizes arithmetic based on knowledge that is only used by</i></td></tr>
<tr><th id="136">136</th><td><i class="doc">/// a reduction sequence and is therefore safe to reassociate in interesting</i></td></tr>
<tr><th id="137">137</th><td><i class="doc">/// ways.</i></td></tr>
<tr><th id="138">138</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<dfn class="decl fn" id="_ZN4llvm29createX86PartialReductionPassEv" title='llvm::createX86PartialReductionPass' data-ref="_ZN4llvm29createX86PartialReductionPassEv" data-ref-filename="_ZN4llvm29createX86PartialReductionPassEv">createX86PartialReductionPass</dfn>();</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td><a class="type" href="#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a> *<dfn class="decl fn" id="_ZN4llvm28createX86InstructionSelectorERKNS_16X86TargetMachineERNS_12X86SubtargetERNS_19X86RegisterBankInfoE" title='llvm::createX86InstructionSelector' data-ref="_ZN4llvm28createX86InstructionSelectorERKNS_16X86TargetMachineERNS_12X86SubtargetERNS_19X86RegisterBankInfoE" data-ref-filename="_ZN4llvm28createX86InstructionSelectorERKNS_16X86TargetMachineERNS_12X86SubtargetERNS_19X86RegisterBankInfoE">createX86InstructionSelector</dfn>(<em>const</em> <a class="type" href="#llvm::X86TargetMachine" title='llvm::X86TargetMachine' data-ref="llvm::X86TargetMachine" data-ref-filename="llvm..X86TargetMachine">X86TargetMachine</a> &amp;<dfn class="local col3 decl" id="3TM" title='TM' data-type='const llvm::X86TargetMachine &amp;' data-ref="3TM" data-ref-filename="3TM">TM</dfn>,</td></tr>
<tr><th id="141">141</th><td>                                                  <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a> &amp;,</td></tr>
<tr><th id="142">142</th><td>                                                  <a class="type" href="#llvm::X86RegisterBankInfo" title='llvm::X86RegisterBankInfo' data-ref="llvm::X86RegisterBankInfo" data-ref-filename="llvm..X86RegisterBankInfo">X86RegisterBankInfo</a> &amp;);</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<dfn class="decl fn" id="_ZN4llvm44createX86LoadValueInjectionLoadHardeningPassEv" title='llvm::createX86LoadValueInjectionLoadHardeningPass' data-ref="_ZN4llvm44createX86LoadValueInjectionLoadHardeningPassEv" data-ref-filename="_ZN4llvm44createX86LoadValueInjectionLoadHardeningPassEv">createX86LoadValueInjectionLoadHardeningPass</dfn>();</td></tr>
<tr><th id="145">145</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<dfn class="decl fn" id="_ZN4llvm43createX86LoadValueInjectionRetHardeningPassEv" title='llvm::createX86LoadValueInjectionRetHardeningPass' data-ref="_ZN4llvm43createX86LoadValueInjectionRetHardeningPassEv" data-ref-filename="_ZN4llvm43createX86LoadValueInjectionRetHardeningPassEv">createX86LoadValueInjectionRetHardeningPass</dfn>();</td></tr>
<tr><th id="146">146</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<dfn class="decl fn" id="_ZN4llvm37createX86SpeculativeLoadHardeningPassEv" title='llvm::createX86SpeculativeLoadHardeningPass' data-ref="_ZN4llvm37createX86SpeculativeLoadHardeningPassEv" data-ref-filename="_ZN4llvm37createX86SpeculativeLoadHardeningPassEv">createX86SpeculativeLoadHardeningPass</dfn>();</td></tr>
<tr><th id="147">147</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<dfn class="decl fn" id="_ZN4llvm50createX86SpeculativeExecutionSideEffectSuppressionEv" title='llvm::createX86SpeculativeExecutionSideEffectSuppression' data-ref="_ZN4llvm50createX86SpeculativeExecutionSideEffectSuppressionEv" data-ref-filename="_ZN4llvm50createX86SpeculativeExecutionSideEffectSuppressionEv">createX86SpeculativeExecutionSideEffectSuppression</dfn>();</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><em>void</em> <dfn class="decl fn" id="_ZN4llvm31initializeEvexToVexInstPassPassERNS_12PassRegistryE" title='llvm::initializeEvexToVexInstPassPass' data-ref="_ZN4llvm31initializeEvexToVexInstPassPassERNS_12PassRegistryE" data-ref-filename="_ZN4llvm31initializeEvexToVexInstPassPassERNS_12PassRegistryE">initializeEvexToVexInstPassPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" data-ref-filename="llvm..PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="150">150</th><td><em>void</em> <dfn class="decl fn" id="_ZN4llvm29initializeFixupBWInstPassPassERNS_12PassRegistryE" title='llvm::initializeFixupBWInstPassPass' data-ref="_ZN4llvm29initializeFixupBWInstPassPassERNS_12PassRegistryE" data-ref-filename="_ZN4llvm29initializeFixupBWInstPassPassERNS_12PassRegistryE">initializeFixupBWInstPassPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" data-ref-filename="llvm..PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="151">151</th><td><em>void</em> <dfn class="decl fn" id="_ZN4llvm26initializeFixupLEAPassPassERNS_12PassRegistryE" title='llvm::initializeFixupLEAPassPass' data-ref="_ZN4llvm26initializeFixupLEAPassPassERNS_12PassRegistryE" data-ref-filename="_ZN4llvm26initializeFixupLEAPassPassERNS_12PassRegistryE">initializeFixupLEAPassPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" data-ref-filename="llvm..PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="152">152</th><td><em>void</em> <dfn class="decl fn" id="_ZN4llvm17initializeFPSPassERNS_12PassRegistryE" title='llvm::initializeFPSPass' data-ref="_ZN4llvm17initializeFPSPassERNS_12PassRegistryE" data-ref-filename="_ZN4llvm17initializeFPSPassERNS_12PassRegistryE">initializeFPSPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" data-ref-filename="llvm..PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="153">153</th><td><em>void</em> <dfn class="decl fn" id="_ZN4llvm28initializeWinEHStatePassPassERNS_12PassRegistryE" title='llvm::initializeWinEHStatePassPass' data-ref="_ZN4llvm28initializeWinEHStatePassPassERNS_12PassRegistryE" data-ref-filename="_ZN4llvm28initializeWinEHStatePassPassERNS_12PassRegistryE">initializeWinEHStatePassPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" data-ref-filename="llvm..PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="154">154</th><td><em>void</em> <a class="decl fn" href="X86AvoidStoreForwardingBlocks.cpp.html#126" title='llvm::initializeX86AvoidSFBPassPass' data-ref="_ZN4llvm29initializeX86AvoidSFBPassPassERNS_12PassRegistryE" data-ref-filename="_ZN4llvm29initializeX86AvoidSFBPassPassERNS_12PassRegistryE" id="_ZN4llvm29initializeX86AvoidSFBPassPassERNS_12PassRegistryE">initializeX86AvoidSFBPassPass</a>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" data-ref-filename="llvm..PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="155">155</th><td><em>void</em> <dfn class="decl fn" id="_ZN4llvm38initializeX86AvoidTrailingCallPassPassERNS_12PassRegistryE" title='llvm::initializeX86AvoidTrailingCallPassPass' data-ref="_ZN4llvm38initializeX86AvoidTrailingCallPassPassERNS_12PassRegistryE" data-ref-filename="_ZN4llvm38initializeX86AvoidTrailingCallPassPassERNS_12PassRegistryE">initializeX86AvoidTrailingCallPassPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" data-ref-filename="llvm..PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="156">156</th><td><em>void</em> <dfn class="decl fn" id="_ZN4llvm38initializeX86CallFrameOptimizationPassERNS_12PassRegistryE" title='llvm::initializeX86CallFrameOptimizationPass' data-ref="_ZN4llvm38initializeX86CallFrameOptimizationPassERNS_12PassRegistryE" data-ref-filename="_ZN4llvm38initializeX86CallFrameOptimizationPassERNS_12PassRegistryE">initializeX86CallFrameOptimizationPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" data-ref-filename="llvm..PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="157">157</th><td><em>void</em> <dfn class="decl fn" id="_ZN4llvm34initializeX86CmovConverterPassPassERNS_12PassRegistryE" title='llvm::initializeX86CmovConverterPassPass' data-ref="_ZN4llvm34initializeX86CmovConverterPassPassERNS_12PassRegistryE" data-ref-filename="_ZN4llvm34initializeX86CmovConverterPassPassERNS_12PassRegistryE">initializeX86CmovConverterPassPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" data-ref-filename="llvm..PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="158">158</th><td><em>void</em> <dfn class="decl fn" id="_ZN4llvm35initializeX86DomainReassignmentPassERNS_12PassRegistryE" title='llvm::initializeX86DomainReassignmentPass' data-ref="_ZN4llvm35initializeX86DomainReassignmentPassERNS_12PassRegistryE" data-ref-filename="_ZN4llvm35initializeX86DomainReassignmentPassERNS_12PassRegistryE">initializeX86DomainReassignmentPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" data-ref-filename="llvm..PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="159">159</th><td><em>void</em> <dfn class="decl fn" id="_ZN4llvm35initializeX86ExecutionDomainFixPassERNS_12PassRegistryE" title='llvm::initializeX86ExecutionDomainFixPass' data-ref="_ZN4llvm35initializeX86ExecutionDomainFixPassERNS_12PassRegistryE" data-ref-filename="_ZN4llvm35initializeX86ExecutionDomainFixPassERNS_12PassRegistryE">initializeX86ExecutionDomainFixPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" data-ref-filename="llvm..PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="160">160</th><td><em>void</em> <dfn class="decl fn" id="_ZN4llvm29initializeX86ExpandPseudoPassERNS_12PassRegistryE" title='llvm::initializeX86ExpandPseudoPass' data-ref="_ZN4llvm29initializeX86ExpandPseudoPassERNS_12PassRegistryE" data-ref-filename="_ZN4llvm29initializeX86ExpandPseudoPassERNS_12PassRegistryE">initializeX86ExpandPseudoPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" data-ref-filename="llvm..PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="161">161</th><td><em>void</em> <dfn class="decl fn" id="_ZN4llvm31initializeX86FixupSetCCPassPassERNS_12PassRegistryE" title='llvm::initializeX86FixupSetCCPassPass' data-ref="_ZN4llvm31initializeX86FixupSetCCPassPassERNS_12PassRegistryE" data-ref-filename="_ZN4llvm31initializeX86FixupSetCCPassPassERNS_12PassRegistryE">initializeX86FixupSetCCPassPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" data-ref-filename="llvm..PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="162">162</th><td><em>void</em> <dfn class="decl fn" id="_ZN4llvm38initializeX86FlagsCopyLoweringPassPassERNS_12PassRegistryE" title='llvm::initializeX86FlagsCopyLoweringPassPass' data-ref="_ZN4llvm38initializeX86FlagsCopyLoweringPassPassERNS_12PassRegistryE" data-ref-filename="_ZN4llvm38initializeX86FlagsCopyLoweringPassPassERNS_12PassRegistryE">initializeX86FlagsCopyLoweringPassPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" data-ref-filename="llvm..PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="163">163</th><td><em>void</em> <dfn class="decl fn" id="_ZN4llvm52initializeX86LoadValueInjectionLoadHardeningPassPassERNS_12PassRegistryE" title='llvm::initializeX86LoadValueInjectionLoadHardeningPassPass' data-ref="_ZN4llvm52initializeX86LoadValueInjectionLoadHardeningPassPassERNS_12PassRegistryE" data-ref-filename="_ZN4llvm52initializeX86LoadValueInjectionLoadHardeningPassPassERNS_12PassRegistryE">initializeX86LoadValueInjectionLoadHardeningPassPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" data-ref-filename="llvm..PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="164">164</th><td><em>void</em> <dfn class="decl fn" id="_ZN4llvm51initializeX86LoadValueInjectionRetHardeningPassPassERNS_12PassRegistryE" title='llvm::initializeX86LoadValueInjectionRetHardeningPassPass' data-ref="_ZN4llvm51initializeX86LoadValueInjectionRetHardeningPassPassERNS_12PassRegistryE" data-ref-filename="_ZN4llvm51initializeX86LoadValueInjectionRetHardeningPassPassERNS_12PassRegistryE">initializeX86LoadValueInjectionRetHardeningPassPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" data-ref-filename="llvm..PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="165">165</th><td><em>void</em> <dfn class="decl fn" id="_ZN4llvm32initializeX86OptimizeLEAPassPassERNS_12PassRegistryE" title='llvm::initializeX86OptimizeLEAPassPass' data-ref="_ZN4llvm32initializeX86OptimizeLEAPassPassERNS_12PassRegistryE" data-ref-filename="_ZN4llvm32initializeX86OptimizeLEAPassPassERNS_12PassRegistryE">initializeX86OptimizeLEAPassPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" data-ref-filename="llvm..PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="166">166</th><td><em>void</em> <dfn class="decl fn" id="_ZN4llvm33initializeX86PartialReductionPassERNS_12PassRegistryE" title='llvm::initializeX86PartialReductionPass' data-ref="_ZN4llvm33initializeX86PartialReductionPassERNS_12PassRegistryE" data-ref-filename="_ZN4llvm33initializeX86PartialReductionPassERNS_12PassRegistryE">initializeX86PartialReductionPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" data-ref-filename="llvm..PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="167">167</th><td><em>void</em> <dfn class="decl fn" id="_ZN4llvm45initializeX86SpeculativeLoadHardeningPassPassERNS_12PassRegistryE" title='llvm::initializeX86SpeculativeLoadHardeningPassPass' data-ref="_ZN4llvm45initializeX86SpeculativeLoadHardeningPassPassERNS_12PassRegistryE" data-ref-filename="_ZN4llvm45initializeX86SpeculativeLoadHardeningPassPassERNS_12PassRegistryE">initializeX86SpeculativeLoadHardeningPassPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" data-ref-filename="llvm..PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="168">168</th><td><em>void</em> <dfn class="decl fn" id="_ZN4llvm58initializeX86SpeculativeExecutionSideEffectSuppressionPassERNS_12PassRegistryE" title='llvm::initializeX86SpeculativeExecutionSideEffectSuppressionPass' data-ref="_ZN4llvm58initializeX86SpeculativeExecutionSideEffectSuppressionPassERNS_12PassRegistryE" data-ref-filename="_ZN4llvm58initializeX86SpeculativeExecutionSideEffectSuppressionPassERNS_12PassRegistryE">initializeX86SpeculativeExecutionSideEffectSuppressionPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" data-ref-filename="llvm..PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="169">169</th><td><em>void</em> <dfn class="decl fn" id="_ZN4llvm30initializeX86PreTileConfigPassERNS_12PassRegistryE" title='llvm::initializeX86PreTileConfigPass' data-ref="_ZN4llvm30initializeX86PreTileConfigPassERNS_12PassRegistryE" data-ref-filename="_ZN4llvm30initializeX86PreTileConfigPassERNS_12PassRegistryE">initializeX86PreTileConfigPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" data-ref-filename="llvm..PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="170">170</th><td><em>void</em> <dfn class="decl fn" id="_ZN4llvm27initializeX86TileConfigPassERNS_12PassRegistryE" title='llvm::initializeX86TileConfigPass' data-ref="_ZN4llvm27initializeX86TileConfigPassERNS_12PassRegistryE" data-ref-filename="_ZN4llvm27initializeX86TileConfigPassERNS_12PassRegistryE">initializeX86TileConfigPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" data-ref-filename="llvm..PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="171">171</th><td><em>void</em> <dfn class="decl fn" id="_ZN4llvm39initializeX86LowerAMXTypeLegacyPassPassERNS_12PassRegistryE" title='llvm::initializeX86LowerAMXTypeLegacyPassPass' data-ref="_ZN4llvm39initializeX86LowerAMXTypeLegacyPassPassERNS_12PassRegistryE" data-ref-filename="_ZN4llvm39initializeX86LowerAMXTypeLegacyPassPassERNS_12PassRegistryE">initializeX86LowerAMXTypeLegacyPassPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" data-ref-filename="llvm..PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td><b>namespace</b> <span class="namespace">X86AS</span> {</td></tr>
<tr><th id="174">174</th><td><b>enum</b> : <em>unsigned</em> {</td></tr>
<tr><th id="175">175</th><td>  <dfn class="enum" id="llvm::X86AS::GS" title='llvm::X86AS::GS' data-ref="llvm::X86AS::GS" data-ref-filename="llvm..X86AS..GS">GS</dfn> = <var>256</var>,</td></tr>
<tr><th id="176">176</th><td>  <dfn class="enum" id="llvm::X86AS::FS" title='llvm::X86AS::FS' data-ref="llvm::X86AS::FS" data-ref-filename="llvm..X86AS..FS">FS</dfn> = <var>257</var>,</td></tr>
<tr><th id="177">177</th><td>  <dfn class="enum" id="llvm::X86AS::SS" title='llvm::X86AS::SS' data-ref="llvm::X86AS::SS" data-ref-filename="llvm..X86AS..SS">SS</dfn> = <var>258</var>,</td></tr>
<tr><th id="178">178</th><td>  <dfn class="enum" id="llvm::X86AS::PTR32_SPTR" title='llvm::X86AS::PTR32_SPTR' data-ref="llvm::X86AS::PTR32_SPTR" data-ref-filename="llvm..X86AS..PTR32_SPTR">PTR32_SPTR</dfn> = <var>270</var>,</td></tr>
<tr><th id="179">179</th><td>  <dfn class="enum" id="llvm::X86AS::PTR32_UPTR" title='llvm::X86AS::PTR32_UPTR' data-ref="llvm::X86AS::PTR32_UPTR" data-ref-filename="llvm..X86AS..PTR32_UPTR">PTR32_UPTR</dfn> = <var>271</var>,</td></tr>
<tr><th id="180">180</th><td>  <dfn class="enum" id="llvm::X86AS::PTR64" title='llvm::X86AS::PTR64' data-ref="llvm::X86AS::PTR64" data-ref-filename="llvm..X86AS..PTR64">PTR64</dfn> = <var>272</var></td></tr>
<tr><th id="181">181</th><td>};</td></tr>
<tr><th id="182">182</th><td>} <i>// End X86AS namespace</i></td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td>} <i>// End llvm namespace</i></td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td><u>#<span data-ppcond="14">endif</span></u></td></tr>
<tr><th id="187">187</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='X86AvoidStoreForwardingBlocks.cpp.html'>llvm/llvm/lib/Target/X86/X86AvoidStoreForwardingBlocks.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>