 Logic loading report
 ====================

 Top level Layout cell : three_bit_synchronous_counter
 Eddm Logic source : /home/ece_lab/mentor/ECE4500/Lab7/three_bit_synchronous_counter/eldonet


*** Existing cell /home/ece_lab/mentor/ECE4500/Project1/one_input_inverter/one_input_inverter

***Created cell: /home/ece_lab/mentor/ECE4500/Lab7/two_input_nor

***Created cell: /home/ece_lab/mentor/ECE4500/Lab7/asynchronous_sr_latch

*** Existing cell /home/ece_lab/mentor/ECE4500/Project1/two_input_and/two_input_and


   Single pin nets
   ---------------
   N$15

***Created cell: /home/ece_lab/mentor/ECE4500/Lab7/three_input_and

***Created cell: /home/ece_lab/mentor/ECE4500/Lab7/t_flip_flop

*** Existing cell /home/ece_lab/mentor/ECE4500/Lab7/three_bit_synchronous_counter


   Single pin nets
   ---------------
   N$87
   N$89
   N$84


IGNORED CELLS
=============
Following primitive cells are ignored since they are not found
in library(working directory) and @nocreate_prim option is used.
Resync of library may be required.


       Schematic instance name                   Physical cell name
       -------------------------                 --------------------
      /M2                                        mn
      /M1                                        mp
