Cadence Genus(TM) Synthesis Solution.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 17.22-s017_1, built Sun Apr 01 2018
Options: 
Date:    Thu Mar 07 03:23:09 2019
Host:    compute-srv2.eda.atme.in (x86_64 w/Linux 3.10.0-1160.49.1.el7.x86_64) (8cores*64cpus*4physical cpus*Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz 20480KB) (528140808KB)
OS:      CentOS Linux release 7.9.2009 (Core)

Checking out license: Genus_Synthesis

Loading tool scripts...

Finished loading tool scripts (13 seconds elapsed).

WARNING: This version of the tool is 340 days old.
@genus:root: 1> set _REPORTS_PATH report_1_4GHz
report_1_4GHz
@genus:root: 2> set _OUTPUTS_PATH outputs_1_4GHz
outputs_1_4GHz
@genus:root: 3> set _LOG_PATH logs_1GHz
logs_1GHz
@genus:root: 4> set_db / .init_lib_search_path {../lib}
  Setting attribute of root '/': 'init_lib_search_path' = ../lib
1 ../lib
@genus:root: 5> 
@genus:root: 5> set_db / .init_hdl_search_path {../rtl }
  Setting attribute of root '/': 'init_hdl_search_path' = ../rtl 
1 {../rtl }
@genus:root: 6>  
@genus:root: 6> set DESIGN rv32i_core
rv32i_core
@genus:root: 7> 
@genus:root: 7> read_libs { fast.lib slow.lib }

Threads Configured:6

  Message Summary for Library both libraries:
  *******************************************
  Could not find an attribute in the library. [LBR-436]: 1148
  Missing a function attribute in the output pin definition. [LBR-518]: 2
  *******************************************
 
Warning : Libraries have inconsistent nominal operating conditions. [LBR-38]
        : The libraries are 'fast_vdd1v0' and 'slow_vdd1v0'.
        : This is a common source of delay calculation confusion and is strongly discouraged.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.100000, 0.000000) in library 'fast.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ACHCONX2 and slow_vdd1v0/ACHCONX2).  Deleting (slow_vdd1v0/ACHCONX2).
        : Library cell names must be unique.  Any duplicates will be deleted.  Only the first (as determined by the order of libraries) will be retained.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFHX1 and slow_vdd1v0/ADDFHX1).  Deleting (slow_vdd1v0/ADDFHX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFHX2 and slow_vdd1v0/ADDFHX2).  Deleting (slow_vdd1v0/ADDFHX2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFHX4 and slow_vdd1v0/ADDFHX4).  Deleting (slow_vdd1v0/ADDFHX4).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFHXL and slow_vdd1v0/ADDFHXL).  Deleting (slow_vdd1v0/ADDFHXL).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFX1 and slow_vdd1v0/ADDFX1).  Deleting (slow_vdd1v0/ADDFX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFX2 and slow_vdd1v0/ADDFX2).  Deleting (slow_vdd1v0/ADDFX2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFX4 and slow_vdd1v0/ADDFX4).  Deleting (slow_vdd1v0/ADDFX4).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFXL and slow_vdd1v0/ADDFXL).  Deleting (slow_vdd1v0/ADDFXL).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDHX1 and slow_vdd1v0/ADDHX1).  Deleting (slow_vdd1v0/ADDHX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDHX2 and slow_vdd1v0/ADDHX2).  Deleting (slow_vdd1v0/ADDHX2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDHX4 and slow_vdd1v0/ADDHX4).  Deleting (slow_vdd1v0/ADDHX4).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDHXL and slow_vdd1v0/ADDHXL).  Deleting (slow_vdd1v0/ADDHXL).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/AND2X1 and slow_vdd1v0/AND2X1).  Deleting (slow_vdd1v0/AND2X1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/AND2X2 and slow_vdd1v0/AND2X2).  Deleting (slow_vdd1v0/AND2X2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/AND2X4 and slow_vdd1v0/AND2X4).  Deleting (slow_vdd1v0/AND2X4).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/AND2X6 and slow_vdd1v0/AND2X6).  Deleting (slow_vdd1v0/AND2X6).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/AND2X8 and slow_vdd1v0/AND2X8).  Deleting (slow_vdd1v0/AND2X8).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/AND2XL and slow_vdd1v0/AND2XL).  Deleting (slow_vdd1v0/AND2XL).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/AND3X1 and slow_vdd1v0/AND3X1).  Deleting (slow_vdd1v0/AND3X1).
@genus:root: 8> 
@genus:root: 8> read_hdl { 

alu_top32.v          decode_unit.v               logical_unit32.v
arithmetic_unit32.v  dynamic_branch_predictor.v  branch_jump_unit.v   execute_stage.v             mem_stage.v
btb_file.v           ex_mem_pipe.v               mem_wb_pipe.v
btb_read.v           forwarding_unit.v           pc_reg.v
btb.v                hazard_unit.v               register_file.v
btb_write.v          id_ex_pipe.v                rv32i_core.v
compare_unit32.v     if_id_pipe.v                shift_unit32.v
control_unit.v       if_stage_simple_btb.v       store_datapath.v
data_memory.v        inst_mem.v                  top_decode.v
data_mem_top.v       load_datapath.v             wb_stage.v  }
@genus:root: 9> 
@genus:root: 9> 
@genus:root: 9> set_db information_level 10
  Setting attribute of root '/': 'information_level' = 10
1 10
@genus:root: 10> set_db merge_combinational_hier_instances false
  Setting attribute of root '/': 'merge_combinational_hier_instances' = false
1 false
@genus:root: 11> set_db partition_based_synthesis false
Warning : Partition Based Synthesis (PBS) is turned off. Expect very long runtime. [PBS-3]
  Setting attribute of root '/': 'partition_based_synthesis' = false
1 false
@genus:root: 12> set_db auto_ungroup none
  Setting attribute of root '/': 'auto_ungroup' = none
1 none
@genus:root: 13> set_db map_fancy_names 1
  Setting attribute of root '/': 'map_fancy_names' = 1
1 1
@genus:root: 14> elaborate $DESIGN
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX1'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX2'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX4'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX4'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX4'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX4'.
  Libraries have 324 usable logic and 128 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'rv32i_core' from file '../rtl/rv32i_core.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'if_stage_simple_btb' from file '../rtl/if_stage_simple_btb.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'pc_reg' from file '../rtl/pc_reg.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'btb' from file '../rtl/btb.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'btb_read_TAGW27' from file '../rtl/btb_read.v'.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=27 B=27 Z=1) at line 51 in the file '../rtl/btb_read.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=27 B=27 Z=1) at line 51 in the file '../rtl/btb_read.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=27 B=27 Z=1) at line 52 in the file '../rtl/btb_read.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=27 B=27 Z=1) at line 52 in the file '../rtl/btb_read.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : Assuming that the full range of indexed or sliced sensitivity signal is in the sensitivity list. [CDFG-362]
        : Signal 'rd_state0[...]' in file '../rtl/btb.v' on line 53.
Info    : Assuming that the full range of indexed or sliced sensitivity signal is in the sensitivity list. [CDFG-362]
        : Signal 'rd_state1[...]' in file '../rtl/btb.v' on line 53.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'btb_write_TAGW27' from file '../rtl/btb_write.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'dynamic_branch_predictor' from file '../rtl/dynamic_branch_predictor.v'.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=27 B=27 Z=1) at line 201 in the file '../rtl/btb_write.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=27 B=27 Z=1) at line 201 in the file '../rtl/btb_write.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=27 B=27 Z=1) at line 202 in the file '../rtl/btb_write.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=27 B=27 Z=1) at line 202 in the file '../rtl/btb_write.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 277 in the file '../rtl/btb_write.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 277 in the file '../rtl/btb_write.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'btb_file_SETS8_WAYS2_TAGW27' from file '../rtl/btb_file.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'valid_arr' in module 'btb_file_SETS8_WAYS2_TAGW27' in file '../rtl/btb_file.v' on line 43.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'tag_arr' in module 'btb_file_SETS8_WAYS2_TAGW27' in file '../rtl/btb_file.v' on line 44.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'target_arr' in module 'btb_file_SETS8_WAYS2_TAGW27' in file '../rtl/btb_file.v' on line 45.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'state_arr' in module 'btb_file_SETS8_WAYS2_TAGW27' in file '../rtl/btb_file.v' on line 46.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'lru' in module 'btb_file_SETS8_WAYS2_TAGW27' in file '../rtl/btb_file.v' on line 47.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=3 Z=32) at line 66 in the file '../rtl/btb.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=3 Z=32) at line 66 in the file '../rtl/btb.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'inst_mem' from file '../rtl/inst_mem.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'mem' in module 'inst_mem' in file '../rtl/inst_mem.v' on line 14.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=3 Z=32) at line 84 in the file '../rtl/if_stage_simple_btb.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=3 Z=32) at line 84 in the file '../rtl/if_stage_simple_btb.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'if_id_pipe' from file '../rtl/if_id_pipe.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'top_decode' from file '../rtl/top_decode.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'decode_unit' from file '../rtl/decode_unit.v'.
Info    : Signal is not referenced within the process or block, but is in the sensitivity list. [CDFG-361]
        : Signal 'instr' in module 'decode_unit' in file '../rtl/decode_unit.v' on line 61.
        : Asynchronous logic, such as a latch or combinational logic, is inferred for this process or block. Signals that are not referenced can be removed from the sensitivity list. If the intent is to infer a flip-flop, ensure that the process or block is sensitive to the signal edge by adding 'posedge' or 'negedge' for Verilog designs or 'event' for VHDL designs.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'control_unit' from file '../rtl/control_unit.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'register_file' from file '../rtl/register_file.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'reg_file' in module 'register_file' in file '../rtl/register_file.v' on line 17.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/nequal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=5 B=1 Z=1) at line 40 in the file '../rtl/register_file.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=5 B=1 Z=1) at line 40 in the file '../rtl/register_file.v' will be considered in the following order: {'hdl_implementation:GB/nequal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=1 Z=1) at line 32 in the file '../rtl/register_file.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=1 Z=1) at line 32 in the file '../rtl/register_file.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=5 Z=1) at line 33 in the file '../rtl/register_file.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=5 Z=1) at line 33 in the file '../rtl/register_file.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=1 Z=1) at line 35 in the file '../rtl/register_file.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=1 Z=1) at line 35 in the file '../rtl/register_file.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=5 Z=1) at line 36 in the file '../rtl/register_file.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=5 Z=1) at line 36 in the file '../rtl/register_file.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'hazard_unit' from file '../rtl/hazard_unit.v'.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/nequal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=5 B=1 Z=1) at line 36 in the file '../rtl/hazard_unit.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=5 B=1 Z=1) at line 36 in the file '../rtl/hazard_unit.v' will be considered in the following order: {'hdl_implementation:GB/nequal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=7 B=6 Z=1) at line 24 in the file '../rtl/hazard_unit.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=7 B=6 Z=1) at line 24 in the file '../rtl/hazard_unit.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=7 B=5 Z=1) at line 25 in the file '../rtl/hazard_unit.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=7 B=5 Z=1) at line 25 in the file '../rtl/hazard_unit.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=7 B=2 Z=1) at line 26 in the file '../rtl/hazard_unit.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=7 B=2 Z=1) at line 26 in the file '../rtl/hazard_unit.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=7 B=6 Z=1) at line 27 in the file '../rtl/hazard_unit.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=7 B=6 Z=1) at line 27 in the file '../rtl/hazard_unit.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=7 B=7 Z=1) at line 28 in the file '../rtl/hazard_unit.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=7 B=7 Z=1) at line 28 in the file '../rtl/hazard_unit.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=7 B=7 Z=1) at line 29 in the file '../rtl/hazard_unit.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=7 B=7 Z=1) at line 29 in the file '../rtl/hazard_unit.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=5 Z=1) at line 37 in the file '../rtl/hazard_unit.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=5 Z=1) at line 37 in the file '../rtl/hazard_unit.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=5 Z=1) at line 38 in the file '../rtl/hazard_unit.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=5 Z=1) at line 38 in the file '../rtl/hazard_unit.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'id_ex_pipe' from file '../rtl/id_ex_pipe.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'forwarding_unit' from file '../rtl/forwarding_unit.v'.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/nequal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=5 B=1 Z=1) at line 19 in the file '../rtl/forwarding_unit.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=5 B=1 Z=1) at line 19 in the file '../rtl/forwarding_unit.v' will be considered in the following order: {'hdl_implementation:GB/nequal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=5 Z=1) at line 19 in the file '../rtl/forwarding_unit.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=5 Z=1) at line 19 in the file '../rtl/forwarding_unit.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/nequal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=5 B=1 Z=1) at line 21 in the file '../rtl/forwarding_unit.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=5 B=1 Z=1) at line 21 in the file '../rtl/forwarding_unit.v' will be considered in the following order: {'hdl_implementation:GB/nequal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=5 Z=1) at line 21 in the file '../rtl/forwarding_unit.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=5 Z=1) at line 21 in the file '../rtl/forwarding_unit.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=5 Z=1) at line 26 in the file '../rtl/forwarding_unit.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=5 Z=1) at line 26 in the file '../rtl/forwarding_unit.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=5 Z=1) at line 28 in the file '../rtl/forwarding_unit.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=5 Z=1) at line 28 in the file '../rtl/forwarding_unit.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'execute_stage' from file '../rtl/execute_stage.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'alu_top32' from file '../rtl/alu_top32.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'arithmetic_unit32' from file '../rtl/arithmetic_unit32.v'.
Info    : Assuming that the full range of indexed or sliced sensitivity signal is in the sensitivity list. [CDFG-362]
        : Signal 'rs1[...]' in file '../rtl/arithmetic_unit32.v' on line 94.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=32 Z=33) at line 87 in the file '../rtl/arithmetic_unit32.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=32 Z=33) at line 87 in the file '../rtl/arithmetic_unit32.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sub_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SUB_UNS_OP' (pin widths: A=32 B=32 Z=33) at line 88 in the file '../rtl/arithmetic_unit32.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SUB_UNS_OP' (pin widths: A=32 B=32 Z=33) at line 88 in the file '../rtl/arithmetic_unit32.v' will be considered in the following order: {'hdl_implementation:GB/sub_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/sub_unsigned/medium' (priority 1), 'hdl_implementation:GB/sub_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=32 B=1 Z=1) at line 160 in the file '../rtl/arithmetic_unit32.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=32 B=1 Z=1) at line 160 in the file '../rtl/arithmetic_unit32.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'logical_unit32' from file '../rtl/logical_unit32.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'shift_unit32' from file '../rtl/shift_unit32.v'.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:GB/decoder/b2' is invalid for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32) at line 83 in the file '../rtl/shift_unit32.v' because the constraint '1' on the synthetic operator pin 'A' does not match the actual pin value 'bound'.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sll/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32) at line 83 in the file '../rtl/shift_unit32.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32) at line 83 in the file '../rtl/shift_unit32.v' will be considered in the following order: {'hdl_implementation:GB/sll/very_fast' (priority 1), 'hdl_implementation:GB/sll/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/srl/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SRL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32) at line 86 in the file '../rtl/shift_unit32.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SRL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32) at line 86 in the file '../rtl/shift_unit32.v' will be considered in the following order: {'hdl_implementation:GB/srl/very_fast' (priority 1), 'hdl_implementation:GB/srl/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/nequal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=5 B=1 Z=1) at line 89 in the file '../rtl/shift_unit32.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=5 B=1 Z=1) at line 89 in the file '../rtl/shift_unit32.v' will be considered in the following order: {'hdl_implementation:GB/nequal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sll/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32) will be considered in the following order: {'hdl_implementation:GB/sll/very_fast' (priority 1), 'hdl_implementation:GB/sll/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sub_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SUB_UNS_OP' (pin widths: A=6 B=5 Z=6) at line 92 in the file '../rtl/shift_unit32.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SUB_UNS_OP' (pin widths: A=6 B=5 Z=6) at line 92 in the file '../rtl/shift_unit32.v' will be considered in the following order: {'hdl_implementation:GB/sub_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/sub_unsigned/medium' (priority 1), 'hdl_implementation:GB/sub_unsigned/slow' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'compare_unit32' from file '../rtl/compare_unit32.v'.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/lt_signed/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'LT_TC_OP' (pin widths: A=32 B=32 Z=1) at line 9 in the file '../rtl/compare_unit32.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'LT_TC_OP' (pin widths: A=32 B=32 Z=1) at line 9 in the file '../rtl/compare_unit32.v' will be considered in the following order: {'hdl_implementation:GB/lt_signed/very_fast' (priority 1), 'hdl_implementation:GB/lt_signed/medium' (priority 1), 'hdl_implementation:GB/lt_signed/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/lt_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'LT_UNS_OP' (pin widths: A=32 B=32 Z=1) at line 10 in the file '../rtl/compare_unit32.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'LT_UNS_OP' (pin widths: A=32 B=32 Z=1) at line 10 in the file '../rtl/compare_unit32.v' will be considered in the following order: {'hdl_implementation:GB/lt_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/lt_unsigned/medium' (priority 1), 'hdl_implementation:GB/lt_unsigned/slow' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'branch_jump_unit' from file '../rtl/branch_jump_unit.v'.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=32 Z=32) at line 83 in the file '../rtl/branch_jump_unit.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=32 Z=32) at line 83 in the file '../rtl/branch_jump_unit.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=32 Z=32) at line 82 in the file '../rtl/branch_jump_unit.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=32 Z=32) at line 82 in the file '../rtl/branch_jump_unit.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=3 Z=32) at line 95 in the file '../rtl/branch_jump_unit.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=3 Z=32) at line 95 in the file '../rtl/branch_jump_unit.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ex_mem_pipe' from file '../rtl/ex_mem_pipe.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'mem_stage' from file '../rtl/mem_stage.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'data_mem_top' from file '../rtl/data_mem_top.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'store_datapath' from file '../rtl/store_datapath.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'data_memory' from file '../rtl/data_memory.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'mem' in module 'data_memory' in file '../rtl/data_memory.v' on line 13.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=10 B=2 Z=10) at line 46 in the file '../rtl/data_memory.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=10 B=2 Z=10) at line 46 in the file '../rtl/data_memory.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=10 B=2 Z=10) at line 47 in the file '../rtl/data_memory.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=10 B=2 Z=10) at line 47 in the file '../rtl/data_memory.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=10 B=1 Z=10) at line 48 in the file '../rtl/data_memory.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=10 B=1 Z=10) at line 48 in the file '../rtl/data_memory.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'load_datapath' from file '../rtl/load_datapath.v'.
Info    : Signal is not referenced within the process or block, but is in the sensitivity list. [CDFG-361]
        : Signal 'selected_byte' in module 'load_datapath' in file '../rtl/load_datapath.v' on line 53.
Info    : Signal is not referenced within the process or block, but is in the sensitivity list. [CDFG-361]
        : Signal 'selected_half' in module 'load_datapath' in file '../rtl/load_datapath.v' on line 53.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=1 Z=1) at line 23 in the file '../rtl/load_datapath.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=1 Z=1) at line 23 in the file '../rtl/load_datapath.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=1 Z=1) at line 24 in the file '../rtl/load_datapath.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=1 Z=1) at line 24 in the file '../rtl/load_datapath.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 25 in the file '../rtl/load_datapath.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 25 in the file '../rtl/load_datapath.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 29 in the file '../rtl/load_datapath.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 29 in the file '../rtl/load_datapath.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'mem_wb_pipe' from file '../rtl/mem_wb_pipe.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'wb_stage' from file '../rtl/wb_stage.v'.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/nequal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=5 B=1 Z=1) at line 24 in the file '../rtl/wb_stage.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=5 B=1 Z=1) at line 24 in the file '../rtl/wb_stage.v' will be considered in the following order: {'hdl_implementation:GB/nequal_unsigned/very_fast' (priority 1)}
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'rv32i_core'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
        Applying wireload models.
        Computing net loads.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            63             71                                      elaborate
design:rv32i_core
@genus:root: 15> 
@genus:root: 15> read_sdc {../sdc/top_1GHz.sdc}
Info    : An external clock is being defined. [TIM-167]
        : The clock is named 'vclk'.
        : An external clock does not directly drive any points within the design, but is only used as a reference for external delays.
port:rv32i_core/pc[31] port:rv32i_core/pc[30] port:rv32i_core/pc[29] port:rv32i_core/pc[28] port:rv32i_core/pc[27] port:rv32i_core/pc[26] port:rv32i_core/pc[25] port:rv32i_core/pc[24] port:rv32i_core/pc[23] port:rv32i_core/pc[22] port:rv32i_core/pc[21] port:rv32i_core/pc[20] port:rv32i_core/pc[19] port:rv32i_core/pc[18] port:rv32i_core/pc[17] port:rv32i_core/pc[16] port:rv32i_core/pc[15] port:rv32i_core/pc[14] port:rv32i_core/pc[13] port:rv32i_core/pc[12] port:rv32i_core/pc[11] port:rv32i_core/pc[10] port:rv32i_core/pc[9] port:rv32i_core/pc[8] port:rv32i_core/pc[7] port:rv32i_core/pc[6] port:rv32i_core/pc[5] port:rv32i_core/pc[4] port:rv32i_core/pc[3] port:rv32i_core/pc[2] port:rv32i_core/pc[1] port:rv32i_core/pc[0] port:rv32i_core/s_alu_result_out[31] port:rv32i_core/s_alu_result_out[30] port:rv32i_core/s_alu_result_out[29] port:rv32i_core/s_alu_result_out[28] port:rv32i_core/s_alu_result_out[27] port:rv32i_core/s_alu_result_out[26] port:rv32i_core/s_alu_result_out[25] port:rv32i_core/s_alu_result_out[24] port:rv32i_core/s_alu_result_out[23] port:rv32i_core/s_alu_result_out[22] port:rv32i_core/s_alu_result_out[21] port:rv32i_core/s_alu_result_out[20] port:rv32i_core/s_alu_result_out[19] port:rv32i_core/s_alu_result_out[18] port:rv32i_core/s_alu_result_out[17] port:rv32i_core/s_alu_result_out[16] port:rv32i_core/s_alu_result_out[15] port:rv32i_core/s_alu_result_out[14] port:rv32i_core/s_alu_result_out[13] port:rv32i_core/s_alu_result_out[12] port:rv32i_core/s_alu_result_out[11] port:rv32i_core/s_alu_result_out[10] port:rv32i_core/s_alu_result_out[9] port:rv32i_core/s_alu_result_out[8] port:rv32i_core/s_alu_result_out[7] port:rv32i_core/s_alu_result_out[6] port:rv32i_core/s_alu_result_out[5] port:rv32i_core/s_alu_result_out[4] port:rv32i_core/s_alu_result_out[3] port:rv32i_core/s_alu_result_out[2] port:rv32i_core/s_alu_result_out[1] port:rv32i_core/s_alu_result_out[0] port:rv32i_core/s_load_data_out[31] port:rv32i_core/s_load_data_out[30] port:rv32i_core/s_load_data_out[29] port:rv32i_core/s_load_data_out[28] port:rv32i_core/s_load_data_out[27] port:rv32i_core/s_load_data_out[26] port:rv32i_core/s_load_data_out[25] port:rv32i_core/s_load_data_out[24] port:rv32i_core/s_load_data_out[23] port:rv32i_core/s_load_data_out[22] port:rv32i_core/s_load_data_out[21] port:rv32i_core/s_load_data_out[20] port:rv32i_core/s_load_data_out[19] port:rv32i_core/s_load_data_out[18] port:rv32i_core/s_load_data_out[17] port:rv32i_core/s_load_data_out[16] port:rv32i_core/s_load_data_out[15] port:rv32i_core/s_load_data_out[14] port:rv32i_core/s_load_data_out[13] port:rv32i_core/s_load_data_out[12] port:rv32i_core/s_load_data_out[11] port:rv32i_core/s_load_data_out[10] port:rv32i_core/s_load_data_out[9] port:rv32i_core/s_load_data_out[8] port:rv32i_core/s_load_data_out[7] port:rv32i_core/s_load_data_out[6] port:rv32i_core/s_load_data_out[5] port:rv32i_core/s_load_data_out[4] port:rv32i_core/s_load_data_out[3] port:rv32i_core/s_load_data_out[2] port:rv32i_core/s_load_data_out[1] port:rv32i_core/s_load_data_out[0] port:rv32i_core/s_rd_out[4] port:rv32i_core/s_rd_out[3] port:rv32i_core/s_rd_out[2] port:rv32i_core/s_rd_out[1] port:rv32i_core/s_rd_out[0] port:rv32i_core/s_wb_reg_file_out port:rv32i_core/s_memtoreg_out 
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'port|pin|hpin|port_bus' named '0x11set_output_delay' could not be found.
        : Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of an object.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '16' of the SDC file '../sdc/top_1GHz.sdc': set_output_delay -clock vclk 0.5 -max -add_delay [get_ports [all_outputs]]set_output_delay.
        : The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl variable $::dc::sdc_failed_commands.
            Reading file '/home/vv2trainee8/Desktop/Sourabh/synth/work/../sdc/top_1GHz.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      3 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      3 , failed      0 (runtime  0.00)
 "create_clock"             - successful      2 , failed      0 (runtime  0.00)
 "current_design"           - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      2 , failed      0 (runtime  0.00)
 "get_ports"                - successful      7 , failed      0 (runtime  0.00)
 "remove_from_collection"   - successful      3 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      2 , failed      0 (runtime  0.00)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      2 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      1 (runtime  0.00)
 "set_units"                - successful      2 , failed      0 (runtime  0.00)
Warning : Total failed commands during read_sdc are 1
Warning : One or more commands failed when these constraints were applied. [SDC-209]
        : The 'read_sdc' command encountered a problem while processing commands.
        : You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.
Total runtime 0
@genus:root: 16> 
@genus:root: 16> set_db syn_generic_effort {high}
  Setting attribute of root '/': 'syn_generic_effort' = high
1 high
@genus:root: 17> syn_generic
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 39706
        : By default messages are limited to 4096 characters. All characters after the 4096 character limit are truncated. To remove this limit, set the message attribute 'truncate' to 'false'. However, this may dramatically increase the size of the log file.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1156 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'u_ex_mem/mux_alu_result_mem_32_13', 
'u_ex_mem/mux_mem_load_type_mem_32_13', 
'u_ex_mem/mux_mem_store_type_mem_32_13', 
'u_ex_mem/mux_mem_write_mem_32_13', 'u_ex_mem/mux_memtoreg_mem_32_13', 
'u_ex_mem/mux_rd_mem_32_13', 'u_ex_mem/mux_rs2_data_mem_32_13', 
'u_ex_mem/mux_wb_reg_file_mem_32_13', 'u_id_ex/mux_alu_ctrl_ex_49_5', 
'u_id_ex/mux_alu_ctrl_ex_70_10', 'u_id_ex/mux_branch_ex_49_5', 
'u_id_ex/mux_branch_ex_70_10', 'u_id_ex/mux_ex_alu_src_ex_49_5', 
'u_id_ex/mux_ex_alu_src_ex_70_10', 'u_id_ex/mux_func3_ex_49_5', 
'u_id_ex/mux_func3_ex_70_10', 'u_id_ex/mux_imm_ex_49_5', 
'u_id_ex/mux_imm_ex_70_10', 'u_id_ex/mux_jal_ex_49_5', 
'u_id_ex/mux_jal_ex_70_10', 'u_id_ex/mux_jalr_ex_49_5', 
'u_id_ex/mux_jalr_ex_70_10', 'u_id_ex/mux_mem_load_type_ex_49_5', 
'u_id_ex/mux_mem_load_type_ex_70_10', 'u_id_ex/mux_mem_store_type_ex_49_5', 
'u_id_ex/mux_mem_store_type_ex_70_10', 'u_id_ex/mux_mem_write_ex_49_5', 
'u_id_ex/mux_mem_write_ex_70_10', 'u_id_ex/mux_memtoreg_ex_49_5', 
'u_id_ex/mux_memtoreg_ex_70_10', 'u_id_ex/mux_pc_ex_49_5', 
'u_id_ex/mux_pc_ex_70_10', 'u_id_ex/mux_predictedTaken_ex_49_5', 
'u_id_ex/mux_predictedTaken_ex_70_10', 'u_id_ex/mux_rd_ex_49_5', 
'u_id_ex/mux_rd_ex_70_10', 'u_id_ex/mux_rs1_data_ex_49_5', 
'u_id_ex/mux_rs1_data_ex_70_10', 'u_id_ex/mux_rs1_ex_49_5', 
'u_id_ex/mux_rs1_ex_70_10', 'u_id_ex/mux_rs2_data_ex_49_5', 
'u_id_ex/mux_rs2_data_ex_70_10', 'u_id_ex/mux_rs2_ex_49_5', 
'u_id_ex/mux_rs2_ex_70_10', 'u_id_ex/mux_wb_reg_file_ex_49_5', 
'u_id_ex/mux_wb_reg_file_ex_70_10', 'u_if/u_btb/U_FILE/mux_lru[0]_65_13', 
'u_if/u_btb/U_FILE/mux_lru[1]_65_13', 'u_if/u_btb/U_FILE/mux_lru[2]_65_13', 
'u_if/u_btb/U_FILE/mux_lru[3]_65_13', 'u_if/u_btb/U_FILE/mux_lru[4]_65_13', 
'u_if/u_btb/U_FILE/mux_lru[5]_65_13', 'u_if/u_btb/U_FILE/mux_lru[6]_65_13', 
'u_if/u_btb/U_FILE/mux_lru[7]_65_13', 
'u_if/u_btb/U_FILE/mux_state_arr[0][0]_65_13', 
'u_if/u_btb/U_FILE/mux_state_arr[0][1]_65_13', 
'u_if/u_btb/U_FILE/mux_state_arr[1][0]_65_13', 
'u_if/u_btb/U_FILE/mux_state_arr[1][1]_65_13', 
'u_if/u_btb/U_FILE/mux_state_arr[2][0]_65_13', 
'u_if/u_btb/U_FILE/mux_state_arr[2][1]_65_13', 
'u_if/u_btb/U_FILE/mux_state_arr[3][0]_65_13', 
'u_if/u_btb/U_FILE/mux_state_arr[3][1]_65_13', 
'u_if/u_btb/U_FILE/mux_state_arr[4][0]_65_13', 
'u_if/u_btb/U_FILE/mux_state_arr[4][1]_65_13', 
'u_if/u_btb/U_FILE/mux_state_arr[5][0]_65_13', 
'u_if/u_btb/U_FILE/mux_state_arr[5][1]_65_13', 
'u_if/u_btb/U_FILE/mux_state_arr[6][0]_65_13', 
'u_if/u_btb/U_FILE/mux_state_arr[6][1]_65_13', 
'u_if/u_btb/U_FILE/mux_state_arr[7][0]_65_13', 
'u_if/u_btb/U_FILE/mux_state_arr[7][1]_65_13', 
'u_if/u_btb/U_FILE/mux_tag_arr[0][0]_65_13', 
'u_if/u_btb/U_FILE/mux_tag_arr[0][1]_65_13', 
'u_if/u_btb/U_FILE/mux_tag_arr[1][0]_65_13', 
'u_if/u_btb/U_FILE/mux_tag_arr[1][1]_65_13', 
'u_if/u_btb/U_FILE/mux_tag_arr[2][0]_65_13', 
'u_if/u_btb/U_FILE/mux_tag_arr[2][1]_65_13', 
'u_if/u_btb/U_FILE/mux_tag_arr[3][0]_65_13', 
'u_if/u_btb/U_FILE/mux_tag_arr[3][1]_65_13', 
'u_if/u_btb/U_FILE/mux_tag_arr[4][0]_65_13', 
'u_if/u_btb/U_FILE/mux_tag_arr[4][1]_65_13', 
'u_if/u_btb/U_FILE/mux_tag_arr[5][0]_65_13', 
'u_if/u_btb/U_FILE/mux_tag_arr[5][1]_65_13', 
'u_if/u_btb/U_FILE/mux_tag_arr[6][0]_65_13', 
'u_if/u_btb/U_FILE/mux_tag_arr[6][1]_65_13', 
'u_if/u_btb/U_FILE/mux_tag_arr[7][0]_65_13', 
'u_if/u_btb/U_FILE/mux_tag_arr[7][1]_65_13', 
'u_if/u_btb/U_FILE/mux_target_arr[0][0]_65_13', 
'u_if/u_btb/U_FILE/mux_target_arr[0][1]_65_13', 
'u_if/u_btb/U_FILE/mux_target_arr[1][0]_65_13', 
'u_if/u_btb/U_FILE/mux_target_arr[1][1]_65_13', 
'u_if/u_btb/U_FILE/mux_target_arr[2][0]_65_13', 
'u_if/u_btb/U_FILE/mux_target_arr[2][1]_65_13', 
'u_if/u_btb/U_FILE/mux_target_arr[3][0]_65_13', 
'u_if/u_btb/U_FILE/mux_target_arr[3][1]_65_13', 
'u_if/u_btb/U_FILE/mux_target_arr[4][0]_65_13', 
'u_if/u_btb/U_FILE/mux_target_arr[4][1]_65_13', 
'u_if/u_btb/U_FILE/mux_target_arr[5][0]_65_13', 
'u_if/u_btb/U_FILE/mux_target_arr[5][1]_65_13', 
'u_if/u_btb/U_FILE/mux_target_arr[6][0]_65_13', 
'u_if/u_btb/U_FILE/
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 5 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'u_decode/u_ctrl/mux_38_40', 'u_decode/u_ctrl/mux_57_40', 
'u_hazard/mux_pc_en_51_22', 'u_if/u_btb/U_WRITE/mux_wr_lru_en_232_13', 
'u_if/u_btb/U_WRITE/mux_wr_valid_232_13'.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'rv32i_core' to generic gates using 'high' effort.
  Setting attribute of design 'rv32i_core': 'is_excp_dupcln' = false
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:12) |  00:00:00(00:00:00) |   0.0(  0.0) |    3:24:29 (Mar07) |  625.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition threshold '300000' for distributed generic optimization to kick in.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'u_decode/u_regfile/reg_file_reg[0][0]'.
        : The value used to replace the flop can be set by the root attribute 'optimize_seq_x_to'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'u_decode/u_regfile/reg_file_reg[0][1]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'u_decode/u_regfile/reg_file_reg[0][2]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'u_decode/u_regfile/reg_file_reg[0][3]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'u_decode/u_regfile/reg_file_reg[0][4]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'u_decode/u_regfile/reg_file_reg[0][5]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'u_decode/u_regfile/reg_file_reg[0][6]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'u_decode/u_regfile/reg_file_reg[0][7]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'u_decode/u_regfile/reg_file_reg[0][8]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'u_decode/u_regfile/reg_file_reg[0][9]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'u_decode/u_regfile/reg_file_reg[0][10]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'u_decode/u_regfile/reg_file_reg[0][11]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'u_decode/u_regfile/reg_file_reg[0][12]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'u_decode/u_regfile/reg_file_reg[0][13]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'u_decode/u_regfile/reg_file_reg[0][14]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'u_decode/u_regfile/reg_file_reg[0][15]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'u_decode/u_regfile/reg_file_reg[0][16]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'u_decode/u_regfile/reg_file_reg[0][17]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'u_decode/u_regfile/reg_file_reg[0][18]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'u_decode/u_regfile/reg_file_reg[0][19]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'u_decode/u_regfile/reg_file_reg[0][20]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'u_decode/u_regfile/reg_file_reg[0][21]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'u_decode/u_regfile/reg_file_reg[0][22]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'u_decode/u_regfile/reg_file_reg[0][23]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'u_decode/u_regfile/reg_file_reg[0][24]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'u_decode/u_regfile/reg_file_reg[0][25]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'u_decode/u_regfile/reg_file_reg[0][26]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'u_decode/u_regfile/reg_file_reg[0][27]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'u_decode/u_regfile/reg_file_reg[0][28]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'u_decode/u_regfile/reg_file_reg[0][29]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'u_decode/u_regfile/reg_file_reg[0][30]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'u_decode/u_regfile/reg_file_reg[0][31]'.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 32 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'u_decode/u_regfile/reg_file_reg[0][0]', 
'u_decode/u_regfile/reg_file_reg[0][1]', 
'u_decode/u_regfile/reg_file_reg[0][2]', 
'u_decode/u_regfile/reg_file_reg[0][3]', 
'u_decode/u_regfile/reg_file_reg[0][4]', 
'u_decode/u_regfile/reg_file_reg[0][5]', 
'u_decode/u_regfile/reg_file_reg[0][6]', 
'u_decode/u_regfile/reg_file_reg[0][7]', 
'u_decode/u_regfile/reg_file_reg[0][8]', 
'u_decode/u_regfile/reg_file_reg[0][9]', 
'u_decode/u_regfile/reg_file_reg[0][10]', 
'u_decode/u_regfile/reg_file_reg[0][11]', 
'u_decode/u_regfile/reg_file_reg[0][12]', 
'u_decode/u_regfile/reg_file_reg[0][13]', 
'u_decode/u_regfile/reg_file_reg[0][14]', 
'u_decode/u_regfile/reg_file_reg[0][15]', 
'u_decode/u_regfile/reg_file_reg[0][16]', 
'u_decode/u_regfile/reg_file_reg[0][17]', 
'u_decode/u_regfile/reg_file_reg[0][18]', 
'u_decode/u_regfile/reg_file_reg[0][19]', 
'u_decode/u_regfile/reg_file_reg[0][20]', 
'u_decode/u_regfile/reg_file_reg[0][21]', 
'u_decode/u_regfile/reg_file_reg[0][22]', 
'u_decode/u_regfile/reg_file_reg[0][23]', 
'u_decode/u_regfile/reg_file_reg[0][24]', 
'u_decode/u_regfile/reg_file_reg[0][25]', 
'u_decode/u_regfile/reg_file_reg[0][26]', 
'u_decode/u_regfile/reg_file_reg[0][27]', 
'u_decode/u_regfile/reg_file_reg[0][28]', 
'u_decode/u_regfile/reg_file_reg[0][29]', 
'u_decode/u_regfile/reg_file_reg[0][30]', 
'u_decode/u_regfile/reg_file_reg[0][31]'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance. 
Following instance is deleted as they do not drive any primary output:
'u_hazard/mux_pc_en_46_13'.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'rv32i_core'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'rv32i_core'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_31039'
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/increment_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=10 CI=1 Z=10).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=10 CI=1 Z=10) will be considered in the following order: {'hdl_implementation:GB/increment_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/increment_unsigned/medium' (priority 1), 'hdl_implementation:GB/increment_unsigned/slow' (priority 1)}
      Timing increment_unsigned_35...
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/increment_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=10 CI=1 Z=10).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=10 CI=1 Z=10) will be considered in the following order: {'hdl_implementation:GB/increment_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/increment_unsigned/medium' (priority 1), 'hdl_implementation:GB/increment_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/increment_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=10 CI=1 Z=10).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=10 CI=1 Z=10) will be considered in the following order: {'hdl_implementation:GB/increment_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/increment_unsigned/medium' (priority 1), 'hdl_implementation:GB/increment_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/increment_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=10 CI=1 Z=10).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=10 CI=1 Z=10) will be considered in the following order: {'hdl_implementation:GB/increment_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/increment_unsigned/medium' (priority 1), 'hdl_implementation:GB/increment_unsigned/slow' (priority 1)}
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_31039'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_31046'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_31046'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_31035'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_31035'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_31040'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_31040'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_31037'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_31037'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_31033'
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=32 Z=32).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=32 Z=32) will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_31033_c1 in branch_jump_unit':
	  (add_83_52, add_82_43)

Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=32 Z=32).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=32 Z=32) will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=32 Z=32).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=32 Z=32) will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_31033_c2 in branch_jump_unit':
	  (add_83_52, add_82_43)

Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=32 Z=32).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=32 Z=32) will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=32 Z=32).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=32 Z=32) will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_31033_c3 in branch_jump_unit':
	  (add_83_52, add_82_43)

Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=32 Z=32).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=32 Z=32) will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=32 Z=32).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=32 Z=32) will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_31033_c4 in branch_jump_unit':
	  (add_83_52, add_82_43)

Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=32 Z=32).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=32 Z=32) will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_31033'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(1), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_31041'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_31041'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_31042'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_31042'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_31048'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_31048'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_31034'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_31034'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_31044'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_31044'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_31043'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_31043'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_31047'
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:GB/decoder/b2' is invalid for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32) because the constraint '1' on the synthetic operator pin 'A' does not match the actual pin value 'bound'.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sll/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32) will be considered in the following order: {'hdl_implementation:GB/sll/very_fast' (priority 1), 'hdl_implementation:GB/sll/slow' (priority 1)}
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_31047_c1 in shift_unit32':
	  (sll_91_51, sll_83_36)

Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sll/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32) will be considered in the following order: {'hdl_implementation:GB/sll/very_fast' (priority 1), 'hdl_implementation:GB/sll/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sll/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32) will be considered in the following order: {'hdl_implementation:GB/sll/very_fast' (priority 1), 'hdl_implementation:GB/sll/slow' (priority 1)}
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_31047_c2 in shift_unit32':
	  (sll_91_51, sll_83_36)

Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sll/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32) will be considered in the following order: {'hdl_implementation:GB/sll/very_fast' (priority 1), 'hdl_implementation:GB/sll/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sll/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32) will be considered in the following order: {'hdl_implementation:GB/sll/very_fast' (priority 1), 'hdl_implementation:GB/sll/slow' (priority 1)}
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_31047_c3 in shift_unit32':
	  (sll_91_51, sll_83_36)

Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sll/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32) will be considered in the following order: {'hdl_implementation:GB/sll/very_fast' (priority 1), 'hdl_implementation:GB/sll/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sll/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32) will be considered in the following order: {'hdl_implementation:GB/sll/very_fast' (priority 1), 'hdl_implementation:GB/sll/slow' (priority 1)}
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_31047_c4 in shift_unit32':
	  (sll_91_51, sll_83_36)

Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sll/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32) will be considered in the following order: {'hdl_implementation:GB/sll/very_fast' (priority 1), 'hdl_implementation:GB/sll/slow' (priority 1)}
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_31047'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(1), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_31045'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_31045'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_31032'
      Timing csa_tree...
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=35 B=35 Z=33).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=35 B=35 Z=33) will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
      Timing add_unsigned_1877...
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned_carry/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_CI_OP' (pin widths: A=33 B=33 CI=1 Z=33).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_CI_OP' (pin widths: A=33 B=33 CI=1 Z=33) will be considered in the following order: {'hdl_implementation:GB/add_unsigned_carry/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned_carry/medium' (priority 1), 'hdl_implementation:GB/add_unsigned_carry/slow' (priority 1)}
      Timing add_unsigned_carry...
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=32 Z=32).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=32 Z=32) will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
      Timing csa_tree_1916...
      Timing equal_adder...
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned_carry/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_CI_OP' (pin widths: A=35 B=35 CI=1 Z=33).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_CI_OP' (pin widths: A=35 B=35 CI=1 Z=33) will be considered in the following order: {'hdl_implementation:GB/add_unsigned_carry/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned_carry/medium' (priority 1), 'hdl_implementation:GB/add_unsigned_carry/slow' (priority 1)}
      Timing add_unsigned_carry_1988...
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_31032_c1 in arithmetic_unit32':
	  (final_adder_sub_88_34, final_adder_add_87_34)

Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned_carry/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_CI_OP' (pin widths: A=35 B=35 CI=1 Z=33).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_CI_OP' (pin widths: A=35 B=35 CI=1 Z=33) will be considered in the following order: {'hdl_implementation:GB/add_unsigned_carry/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned_carry/medium' (priority 1), 'hdl_implementation:GB/add_unsigned_carry/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/addsub_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADDSUB_UNS_OP' (pin widths: A=32 B=32 AS=1 Z=33).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADDSUB_UNS_OP' (pin widths: A=32 B=32 AS=1 Z=33) will be considered in the following order: {'hdl_implementation:GB/addsub_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/addsub_unsigned/medium' (priority 1), 'hdl_implementation:GB/addsub_unsigned/slow' (priority 1)}
      Timing addsub_unsigned_2047...
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_31032_c2 in arithmetic_unit32':
	  (sub_88_34, add_87_34)

Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/addsub_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADDSUB_UNS_OP' (pin widths: A=32 B=32 AS=1 Z=33).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADDSUB_UNS_OP' (pin widths: A=32 B=32 AS=1 Z=33) will be considered in the following order: {'hdl_implementation:GB/addsub_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/addsub_unsigned/medium' (priority 1), 'hdl_implementation:GB/addsub_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=35 B=35 Z=33).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=35 B=35 Z=33) will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned_carry/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_CI_OP' (pin widths: A=33 B=33 CI=1 Z=33).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_CI_OP' (pin widths: A=33 B=33 CI=1 Z=33) will be considered in the following order: {'hdl_implementation:GB/add_unsigned_carry/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned_carry/medium' (priority 1), 'hdl_implementation:GB/add_unsigned_carry/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=32 Z=32).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=32 Z=32) will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned_carry/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_CI_OP' (pin widths: A=35 B=35 CI=1 Z=33).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_CI_OP' (pin widths: A=35 B=35 CI=1 Z=33) will be considered in the following order: {'hdl_implementation:GB/add_unsigned_carry/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned_carry/medium' (priority 1), 'hdl_implementation:GB/add_unsigned_carry/slow' (priority 1)}
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_31032_c3 in arithmetic_unit32':
	  (final_adder_sub_88_34, final_adder_add_87_34)

Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned_carry/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_CI_OP' (pin widths: A=35 B=35 CI=1 Z=33).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_CI_OP' (pin widths: A=35 B=35 CI=1 Z=33) will be considered in the following order: {'hdl_implementation:GB/add_unsigned_carry/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned_carry/medium' (priority 1), 'hdl_implementation:GB/add_unsigned_carry/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/addsub_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADDSUB_UNS_OP' (pin widths: A=32 B=32 AS=1 Z=33).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADDSUB_UNS_OP' (pin widths: A=32 B=32 AS=1 Z=33) will be considered in the following order: {'hdl_implementation:GB/addsub_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/addsub_unsigned/medium' (priority 1), 'hdl_implementation:GB/addsub_unsigned/slow' (priority 1)}
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_31032'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_31038'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_31038'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_31036'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_31036'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'rv32i_core'.
      Removing temporary intermediate hierarchies under rv32i_core
              Optimizing muxes in design 'alu_top32'.
              Optimizing muxes in design 'arithmetic_unit32'.
              Optimizing muxes in design 'btb'.
              Optimizing muxes in design 'compare_unit32'.
              Optimizing muxes in design 'control_unit'.
              Optimizing muxes in design 'decode_unit'.
              Optimizing muxes in design 'dynamic_branch_predictor'.
              Optimizing muxes in design 'dynamic_branch_predictor_2388'.
              Optimizing muxes in design 'execute_stage'.
              Optimizing muxes in design 'forwarding_unit'.
              Optimizing muxes in design 'hazard_unit'.
              Optimizing muxes in design 'if_stage_simple_btb'.
              Optimizing muxes in design 'load_datapath'.
              Optimizing muxes in design 'pc_reg'.
              Optimizing muxes in design 'rv32i_core'.
              Optimizing muxes in design 'store_datapath'.
              Optimizing muxes in design 'wb_stage'.
Info    : Attempting to launch a super-threading server. [ST-120]
        : Attempting to Launch server 1 of 8.
        : The tool is entering super-threading mode and is launching a CPU server process.  This is enabled by the root attribute 'super_thread_servers' or 'auto_super_thread'.
            : The server is process '72728' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_0' is process '72728' on this host.
        : The tool is entering super-threading mode and has established a connection with a CPU server process.  This is enabled by the root attributes 'super_thread_servers' or 'auto_super_thread'.
Info    : Super thread servers are launched successfully. [ST-128]
        : 8 out of 8 super thread servers are launched. Minimum 1 active super thread server is required.
                  Distributing load-lib jobs for hosts : localhost_1_0
                  Sent load lib to server 'localhost_1_0'.
                  Library loading done successfully on server 'localhost_1_0'.
                  Forking 'localhost_1_0' 7 times to obtain other background servers.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_1' is forked process '72889' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_2' is forked process '72891' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_3' is forked process '72893' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_4' is forked process '72895' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_5' is forked process '72897' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_6' is forked process '72899' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_7' is forked process '72901' on this host.
Info    : Super thread servers are launched successfully. [ST-128]
        : 8 out of 8 super thread servers are launched. Minimum 1 active super thread server is required.
        Distributing super-thread jobs: data_memory inst_mem btb_file_SETS8_WAYS2_TAGW27 register_file id_ex_pipe if_id_pipe shift_unit32 btb_write_TAGW27 branch_jump_unit logical_unit32
          Sending 'data_memory' to server 'localhost_1_2'...
            Sent 'data_memory' to server 'localhost_1_2'.
          Sending 'inst_mem' to server 'localhost_1_6'...
            Sent 'inst_mem' to server 'localhost_1_6'.
          Sending 'btb_file_SETS8_WAYS2_TAGW27' to server 'localhost_1_7'...
            Sent 'btb_file_SETS8_WAYS2_TAGW27' to server 'localhost_1_7'.
          Sending 'register_file' to server 'localhost_1_4'...
            Sent 'register_file' to server 'localhost_1_4'.
          Sending 'id_ex_pipe' to server 'localhost_1_1'...
            Sent 'id_ex_pipe' to server 'localhost_1_1'.
          Sending 'if_id_pipe' to server 'localhost_1_5'...
            Sent 'if_id_pipe' to server 'localhost_1_5'.
          Sending 'shift_unit32' to server 'localhost_1_3'...
            Sent 'shift_unit32' to server 'localhost_1_3'.
          Sending 'btb_write_TAGW27' to server 'localhost_1_0'...
            Sent 'btb_write_TAGW27' to server 'localhost_1_0'.
          Received 'if_id_pipe' from server 'localhost_1_5'. (411 ms elapsed)
          Sending 'branch_jump_unit' to server 'localhost_1_5'...
            Sent 'branch_jump_unit' to server 'localhost_1_5'.
          Received 'shift_unit32' from server 'localhost_1_3'. (400 ms elapsed)
          Sending 'logical_unit32' to server 'localhost_1_3'...
            Sent 'logical_unit32' to server 'localhost_1_3'.
          Received 'branch_jump_unit' from server 'localhost_1_5'. (97 ms elapsed)
          Received 'logical_unit32' from server 'localhost_1_3'. (97 ms elapsed)
          Received 'id_ex_pipe' from server 'localhost_1_1'. (605 ms elapsed)
          Received 'btb_write_TAGW27' from server 'localhost_1_0'. (636 ms elapsed)
          Received 'btb_file_SETS8_WAYS2_TAGW27' from server 'localhost_1_7'. (1300 ms elapsed)
          Received 'register_file' from server 'localhost_1_4'. (2994 ms elapsed)
          Received 'inst_mem' from server 'localhost_1_6'. (16550 ms elapsed)
          Received 'data_memory' from server 'localhost_1_2'. (164097 ms elapsed)
              Optimizing muxes in design 'data_memory'.
              Optimizing muxes in design 'inst_mem'.
              Optimizing muxes in design 'btb_file_SETS8_WAYS2_TAGW27'.
              Optimizing muxes in design 'register_file'.
              Optimizing muxes in design 'id_ex_pipe'.
              Optimizing muxes in design 'if_id_pipe'.
              Optimizing muxes in design 'shift_unit32'.
              Optimizing muxes in design 'btb_write_TAGW27'.
              Optimizing muxes in design 'branch_jump_unit'.
              Optimizing muxes in design 'logical_unit32'.
        ------------------------------------------------------------
                            Super-Thread Summary
          time in super-thread mode               : 170.98 sec
          foreground process active time          : 1.93 sec
          background processes total active time  : 187.19 sec
          approximate speedup                     : 1.11X
           * reported times are wall-clock (elapsed time),
             not CPU time
        ------------------------------------------------------------

+-----------+--------------------------+-----+----------------------+---------------------------+
|   Host    |         Machine          | CPU | Physical Memory (MB) | Peak Physical Memory (MB) |
+-----------+--------------------------+-----+----------------------+---------------------------+
| localhost | compute-srv2.eda.atme.in |  8  |        1175.5        |          1573.6           |
+-----------+--------------------------+-----+----------------------+---------------------------+

+---------------+----------------------+---------------------------+
|    Server     | Physical Memory (MB) | Peak Physical Memory (MB) |
+---------------+----------------------+---------------------------+
| localhost_1_7 |         54.5         |           54.5            |
| localhost_1_2 |         90.1         |           90.1            |
| localhost_1_0 |        480.8         |           885.8           |
| localhost_1_3 |         50.8         |           50.8            |
| localhost_1_6 |         72.8         |           72.8            |
| localhost_1_4 |         55.8         |           55.8            |
| localhost_1_5 |         50.6         |           50.6            |
| localhost_1_1 |         51.3         |           51.3            |
+---------------+----------------------+---------------------------+
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_2' was forked process '72891' on this host.
        : A super-threaded optimization is complete and a CPU server was successfully shut down.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_6' was forked process '72899' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_7' was forked process '72901' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_4' was forked process '72895' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_1' was forked process '72889' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_5' was forked process '72897' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_3' was forked process '72893' on this host.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
      Mapping 'rv32i_core'...
        Preparing the circuit
          Pruning unused logic
Updating ST server settings
                  Forking 'localhost_1_0' 7 times to obtain other background servers.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_8' is forked process '73991' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_9' is forked process '73994' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_10' is forked process '73996' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_11' is forked process '73998' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_12' is forked process '74000' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_13' is forked process '74002' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_14' is forked process '74004' on this host.
Info    : Super thread servers are launched successfully. [ST-128]
        : 8 out of 8 super thread servers are launched. Minimum 1 active super thread server is required.
Multi-threaded constant propagation [1|0] ...
Updating ST server settings
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_8' was forked process '73991' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_14' was forked process '74004' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_13' was forked process '74002' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_12' was forked process '74000' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_10' was forked process '73996' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_11' was forked process '73998' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_9' was forked process '73994' on this host.
                  Forking 'localhost_1_0' 7 times to obtain other background servers.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_15' is forked process '74631' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_16' is forked process '74638' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_17' is forked process '74641' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_18' is forked process '74643' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_19' is forked process '74645' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_20' is forked process '74647' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_21' is forked process '74649' on this host.
Info    : Super thread servers are launched successfully. [ST-128]
        : 8 out of 8 super thread servers are launched. Minimum 1 active super thread server is required.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'sub_92_44' of datapath component 'sub_unsigned_30521'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'add_46_49' of datapath component 'add_unsigned_30508'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'add_47_33' of datapath component 'add_unsigned_30506'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_48_33' of datapath component 'increment_unsigned_35'.
        Distributing super-thread jobs: data_memory inst_mem
          Sending 'data_memory' to server 'localhost_1_18'...
            Sent 'data_memory' to server 'localhost_1_18'.
          Sending 'inst_mem' to server 'localhost_1_17'...
            Sent 'inst_mem' to server 'localhost_1_17'.
          Received 'data_memory' from server 'localhost_1_18'. (14095 ms elapsed)
          Received 'inst_mem' from server 'localhost_1_17'. (12726 ms elapsed)
Updating ST server settings
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_18' was forked process '74643' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_17' was forked process '74641' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_21' was forked process '74649' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_16' was forked process '74638' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_15' was forked process '74631' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_19' was forked process '74645' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_20' was forked process '74647' on this host.
                  Forking 'localhost_1_0' 7 times to obtain other background servers.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_22' is forked process '75318' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_23' is forked process '75320' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_24' is forked process '75322' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_25' is forked process '75324' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_26' is forked process '75326' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_27' is forked process '75328' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_28' is forked process '75330' on this host.
Info    : Super thread servers are launched successfully. [ST-128]
        : 8 out of 8 super thread servers are launched. Minimum 1 active super thread server is required.
        Distributing super-thread jobs: data_memory inst_mem
          Sending 'data_memory' to server 'localhost_1_25'...
            Sent 'data_memory' to server 'localhost_1_25'.
          Sending 'inst_mem' to server 'localhost_1_28'...
            Sent 'inst_mem' to server 'localhost_1_28'.
          Received 'data_memory' from server 'localhost_1_25'. (11841 ms elapsed)
          Received 'inst_mem' from server 'localhost_1_28'. (14107 ms elapsed)
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) rv32i_core...
          Done structuring (delay-based) rv32i_core
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 64 CPUs usable)
          Structuring (delay-based) store_datapath...
            Starting partial collapsing  store_datapath
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) store_datapath
        Mapping component store_datapath...
        Distributing super-thread jobs: cb_part_50174 cb_oseq_50165 add_unsigned_30510 add_unsigned_30510_31072
          Sending 'cb_part_50174' to server 'localhost_1_25'...
            Sent 'cb_part_50174' to server 'localhost_1_25'.
          Sending 'cb_oseq_50165' to server 'localhost_1_28'...
            Sent 'cb_oseq_50165' to server 'localhost_1_28'.
          Sending 'add_unsigned_30510' to server 'localhost_1_24'...
            Sent 'add_unsigned_30510' to server 'localhost_1_24'.
          Sending 'add_unsigned_30510_31072' to server 'localhost_1_23'...
            Sent 'add_unsigned_30510_31072' to server 'localhost_1_23'.
          Received 'add_unsigned_30510' from server 'localhost_1_24'. (171 ms elapsed)
          Received 'add_unsigned_30510_31072' from server 'localhost_1_23'. (200 ms elapsed)
          Received 'cb_oseq_50165' from server 'localhost_1_28'. (94765 ms elapsed)
          Received 'cb_part_50174' from server 'localhost_1_25'. (304130 ms elapsed)
          Structuring (delay-based) cb_part_50174...
            Starting partial collapsing (xors only) cb_part_50174
            Finished partial collapsing.
            Starting partial collapsing  cb_part_50174
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_50174
        Mapping component cb_part_50174...
          Structuring (delay-based) cb_oseq_50165...
            Starting partial collapsing  cb_oseq_50165
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_oseq_50165
        Mapping component cb_oseq_50165...
          Structuring (delay-based) add_unsigned_30510...
          Done structuring (delay-based) add_unsigned_30510
        Mapping component add_unsigned_30510...
          Structuring (delay-based) add_unsigned_30510_31072...
          Done structuring (delay-based) add_unsigned_30510_31072
        Mapping component add_unsigned_30510_31072...
          Structuring (delay-based) logic partition in data_memory...
            Starting partial collapsing  cb_part_50175
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in data_memory
        Mapping logic partition in data_memory...
        Distributing super-thread jobs: cb_seq_50164 mrg_mux_ctl
          Sending 'cb_seq_50164' to server 'localhost_1_25'...
            Sent 'cb_seq_50164' to server 'localhost_1_25'.
          Sending 'mrg_mux_ctl' to server 'localhost_1_28'...
            Sent 'mrg_mux_ctl' to server 'localhost_1_28'.
          Received 'cb_seq_50164' from server 'localhost_1_25'. (54904 ms elapsed)
          Structuring (delay-based) cb_seq_50164...
          Done structuring (delay-based) cb_seq_50164
        Mapping component cb_seq_50164...
          Received 'mrg_mux_ctl' from server 'localhost_1_28'. (100943 ms elapsed)
          Structuring (delay-based) mrg_mux_ctl...
            Starting partial collapsing  mrg_mux_ctl
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) mrg_mux_ctl
        Mapping component mrg_mux_ctl...
        Distributing super-thread jobs: cb_part_50173 load_datapath
          Sending 'cb_part_50173' to server 'localhost_1_25'...
            Sent 'cb_part_50173' to server 'localhost_1_25'.
          Sending 'load_datapath' to server 'localhost_1_28'...
            Sent 'load_datapath' to server 'localhost_1_28'.
          Received 'load_datapath' from server 'localhost_1_28'. (313 ms elapsed)
          Received 'cb_part_50173' from server 'localhost_1_25'. (1040 ms elapsed)
          Structuring (delay-based) cb_part_50173...
            Starting partial collapsing  cb_part_50173
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_50173
        Mapping component cb_part_50173...
          Structuring (delay-based) load_datapath...
            Starting partial collapsing  load_datapath
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) load_datapath
        Mapping component load_datapath...
          Structuring (delay-based) logic partition in mem_wb_pipe...
          Done structuring (delay-based) logic partition in mem_wb_pipe
        Mapping logic partition in mem_wb_pipe...
          Structuring (delay-based) wb_stage...
            Starting partial collapsing  wb_stage
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) wb_stage
        Mapping component wb_stage...
          Structuring (delay-based) forwarding_unit...
            Starting partial collapsing  forwarding_unit
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) forwarding_unit
        Mapping component forwarding_unit...
          Structuring (delay-based) logic partition in rv32i_core...
            Starting partial collapsing  mux_ctl_0x_50159
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in rv32i_core
        Mapping logic partition in rv32i_core...
        Distributing super-thread jobs: cb_seq_50166 cb_oseq mux_ctl_0x_50155
          Sending 'cb_seq_50166' to server 'localhost_1_25'...
            Sent 'cb_seq_50166' to server 'localhost_1_25'.
          Sending 'cb_oseq' to server 'localhost_1_28'...
            Sent 'cb_oseq' to server 'localhost_1_28'.
          Sending 'mux_ctl_0x_50155' to server 'localhost_1_24'...
            Sent 'mux_ctl_0x_50155' to server 'localhost_1_24'.
          Received 'mux_ctl_0x_50155' from server 'localhost_1_24'. (1109 ms elapsed)
          Received 'cb_oseq' from server 'localhost_1_28'. (5478 ms elapsed)
          Received 'cb_seq_50166' from server 'localhost_1_25'. (10678 ms elapsed)
          Structuring (delay-based) cb_seq_50166...
          Done structuring (delay-based) cb_seq_50166
        Mapping component cb_seq_50166...
          Structuring (delay-based) cb_oseq...
            Starting partial collapsing (xors only) cb_oseq
            Finished partial collapsing.
            Starting partial collapsing  cb_oseq
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_oseq
        Mapping component cb_oseq...
          Structuring (delay-based) mux_ctl_0x_50155...
            Starting partial collapsing  mux_ctl_0x_50155
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) mux_ctl_0x_50155
        Mapping component mux_ctl_0x_50155...
          Structuring (delay-based) logic partition in shift_unit32...
            Starting partial collapsing (xors only) cb_part_50179
            Finished partial collapsing.
            Starting partial collapsing  cb_part_50179
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in shift_unit32
        Mapping logic partition in shift_unit32...
          Structuring (delay-based) logic partition in branch_jump_unit...
            Starting partial collapsing  cb_part
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in branch_jump_unit
        Mapping logic partition in branch_jump_unit...
        Rebalancing component 'sll_91_51_Y_sll_83_36'...
        Distributing super-thread jobs: cb_seq sub_unsigned_31009 add_unsigned_31013 add_unsigned_30514 logical_unit32 shift_left_vlog_unsigned_31007 shift_right_vlog_unsigned_30683 lt_unsigned_30517 lt_signed_30519
          Sending 'cb_seq' to server 'localhost_1_25'...
            Sent 'cb_seq' to server 'localhost_1_25'.
          Sending 'sub_unsigned_31009' to server 'localhost_1_28'...
            Sent 'sub_unsigned_31009' to server 'localhost_1_28'.
          Sending 'add_unsigned_31013' to server 'localhost_1_24'...
            Sent 'add_unsigned_31013' to server 'localhost_1_24'.
          Sending 'add_unsigned_30514' to server 'localhost_1_23'...
            Sent 'add_unsigned_30514' to server 'localhost_1_23'.
          Sending 'logical_unit32' to server 'localhost_1_22'...
            Sent 'logical_unit32' to server 'localhost_1_22'.
          Sending 'shift_left_vlog_unsigned_31007' to server 'localhost_1_26'...
            Sent 'shift_left_vlog_unsigned_31007' to server 'localhost_1_26'.
          Sending 'shift_right_vlog_unsigned_30683' to server 'localhost_1_27'...
            Sent 'shift_right_vlog_unsigned_30683' to server 'localhost_1_27'.
          Sending 'lt_unsigned_30517' to server 'localhost_1_0'...
            Sent 'lt_unsigned_30517' to server 'localhost_1_0'.
          Received 'lt_unsigned_30517' from server 'localhost_1_0'. (288 ms elapsed)
          Sending 'lt_signed_30519' to server 'localhost_1_0'...
            Sent 'lt_signed_30519' to server 'localhost_1_0'.
          Received 'shift_right_vlog_unsigned_30683' from server 'localhost_1_27'. (1531 ms elapsed)
          Received 'shift_left_vlog_unsigned_31007' from server 'localhost_1_26'. (1548 ms elapsed)
          Received 'logical_unit32' from server 'localhost_1_22'. (1567 ms elapsed)
          Received 'sub_unsigned_31009' from server 'localhost_1_28'. (1639 ms elapsed)
          Received 'add_unsigned_31013' from server 'localhost_1_24'. (1613 ms elapsed)
          Received 'add_unsigned_30514' from server 'localhost_1_23'. (1592 ms elapsed)
          Received 'lt_signed_30519' from server 'localhost_1_0'. (106 ms elapsed)
          Received 'cb_seq' from server 'localhost_1_25'. (2204 ms elapsed)
          Structuring (delay-based) logic partition in btb_file_SETS8_WAYS2_TAGW27...
            Starting partial collapsing  cb_part_50177
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in btb_file_SETS8_WAYS2_TAGW27
        Mapping logic partition in btb_file_SETS8_WAYS2_TAGW27...
          Structuring (delay-based) control_unit...
            Starting partial collapsing  control_unit
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) control_unit
        Mapping component control_unit...
          Structuring (delay-based) cb_seq...
          Done structuring (delay-based) cb_seq
        Mapping component cb_seq...
          Structuring (delay-based) sub_unsigned_31009...
          Done structuring (delay-based) sub_unsigned_31009
        Mapping component sub_unsigned_31009...
          Structuring (delay-based) add_unsigned_31013...
          Done structuring (delay-based) add_unsigned_31013
        Mapping component add_unsigned_31013...
          Structuring (delay-based) add_unsigned_30514...
          Done structuring (delay-based) add_unsigned_30514
        Mapping component add_unsigned_30514...
          Structuring (delay-based) logical_unit32...
            Starting partial collapsing  logical_unit32
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logical_unit32
        Mapping component logical_unit32...
          Structuring (delay-based) shift_left_vlog_unsigned_31007...
            Starting partial collapsing  shift_left_vlog_unsigned_31007
            Finished partial collapsing.
          Done structuring (delay-based) shift_left_vlog_unsigned_31007
        Mapping component shift_left_vlog_unsigned_31007...
          Structuring (delay-based) shift_right_vlog_unsigned_30683...
            Starting partial collapsing  shift_right_vlog_unsigned_30683
            Finished partial collapsing.
          Done structuring (delay-based) shift_right_vlog_unsigned_30683
        Mapping component shift_right_vlog_unsigned_30683...
          Structuring (delay-based) lt_unsigned_30517...
          Done structuring (delay-based) lt_unsigned_30517
        Mapping component lt_unsigned_30517...
          Structuring (delay-based) lt_signed_30519...
          Done structuring (delay-based) lt_signed_30519
        Mapping component lt_signed_30519...
          Structuring (delay-based) logic partition in arithmetic_unit32...
            Starting partial collapsing  mux_ctl_0x_50151
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in arithmetic_unit32
        Mapping logic partition in arithmetic_unit32...
          Structuring (delay-based) logic partition in branch_jump_unit...
            Starting partial collapsing (xors only) cb_part_50170
            Finished partial collapsing.
            Starting partial collapsing  cb_part_50170
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in branch_jump_unit
        Mapping logic partition in branch_jump_unit...
          Structuring (delay-based) hazard_unit...
            Starting partial collapsing  hazard_unit
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) hazard_unit
        Mapping component hazard_unit...
          Structuring (delay-based) decode_unit...
            Starting partial collapsing  decode_unit
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) decode_unit
        Mapping component decode_unit...
        Distributing super-thread jobs: id_ex_pipe mux_ctl_0x_50156 cb_part_50180
          Sending 'id_ex_pipe' to server 'localhost_1_25'...
            Sent 'id_ex_pipe' to server 'localhost_1_25'.
          Sending 'mux_ctl_0x_50156' to server 'localhost_1_28'...
            Sent 'mux_ctl_0x_50156' to server 'localhost_1_28'.
          Sending 'cb_part_50180' to server 'localhost_1_24'...
            Sent 'cb_part_50180' to server 'localhost_1_24'.
          Received 'cb_part_50180' from server 'localhost_1_24'. (291 ms elapsed)
          Received 'mux_ctl_0x_50156' from server 'localhost_1_28'. (503 ms elapsed)
          Received 'id_ex_pipe' from server 'localhost_1_25'. (1037 ms elapsed)
          Structuring (delay-based) logic partition in compare_unit32...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in compare_unit32
        Mapping logic partition in compare_unit32...
          Structuring (delay-based) id_ex_pipe...
            Starting partial collapsing  id_ex_pipe
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) id_ex_pipe
        Mapping component id_ex_pipe...
          Structuring (delay-based) mux_ctl_0x_50156...
            Starting partial collapsing  mux_ctl_0x_50156
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) mux_ctl_0x_50156
        Mapping component mux_ctl_0x_50156...
          Structuring (delay-based) cb_part_50180...
            Starting partial collapsing  cb_part_50180
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_50180
        Mapping component cb_part_50180...
        Distributing super-thread jobs: cb_part_50178 mux_ctl_0x_50154
          Sending 'cb_part_50178' to server 'localhost_1_25'...
            Sent 'cb_part_50178' to server 'localhost_1_25'.
          Sending 'mux_ctl_0x_50154' to server 'localhost_1_28'...
            Sent 'mux_ctl_0x_50154' to server 'localhost_1_28'.
          Received 'mux_ctl_0x_50154' from server 'localhost_1_28'. (320 ms elapsed)
          Received 'cb_part_50178' from server 'localhost_1_25'. (2660 ms elapsed)
          Structuring (delay-based) btb_read_TAGW27...
            Starting partial collapsing  btb_read_TAGW27
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) btb_read_TAGW27
        Mapping component btb_read_TAGW27...
          Structuring (delay-based) cb_part_50178...
            Starting partial collapsing  cb_part_50178
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_50178
        Mapping component cb_part_50178...
          Structuring (delay-based) mux_ctl_0x_50154...
            Starting partial collapsing  mux_ctl_0x_50154
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) mux_ctl_0x_50154
        Mapping component mux_ctl_0x_50154...
          Structuring (delay-based) logic partition in btb...
            Starting partial collapsing  mux_ctl_0x_50157
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in btb
        Mapping logic partition in btb...
          Structuring (delay-based) logic partition in if_stage_simple_btb...
            Starting partial collapsing  mux_ctl_0x_50158
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in if_stage_simple_btb
        Mapping logic partition in if_stage_simple_btb...
        Distributing super-thread jobs: cb_seq_50162 if_id_pipe
          Sending 'cb_seq_50162' to server 'localhost_1_25'...
            Sent 'cb_seq_50162' to server 'localhost_1_25'.
          Sending 'if_id_pipe' to server 'localhost_1_28'...
            Sent 'if_id_pipe' to server 'localhost_1_28'.
          Received 'if_id_pipe' from server 'localhost_1_28'. (438 ms elapsed)
          Received 'cb_seq_50162' from server 'localhost_1_25'. (1629 ms elapsed)
          Structuring (delay-based) pc_reg...
            Starting partial collapsing  pc_reg
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) pc_reg
        Mapping component pc_reg...
          Structuring (delay-based) dynamic_branch_predictor...
            Starting partial collapsing  dynamic_branch_predictor
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) dynamic_branch_predictor
        Mapping component dynamic_branch_predictor...
          Structuring (delay-based) logic partition in mem_wb_pipe...
          Done structuring (delay-based) logic partition in mem_wb_pipe
        Mapping logic partition in mem_wb_pipe...
          Structuring (delay-based) logic partition in ex_mem_pipe...
          Done structuring (delay-based) logic partition in ex_mem_pipe
        Mapping logic partition in ex_mem_pipe...
          Structuring (delay-based) dynamic_branch_predictor_2388...
            Starting partial collapsing  dynamic_branch_predictor_2388
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) dynamic_branch_predictor_2388
        Mapping component dynamic_branch_predictor_2388...
          Structuring (delay-based) logic partition in ex_mem_pipe...
          Done structuring (delay-based) logic partition in ex_mem_pipe
        Mapping logic partition in ex_mem_pipe...
          Structuring (delay-based) cb_seq_50162...
          Done structuring (delay-based) cb_seq_50162
        Mapping component cb_seq_50162...
          Structuring (delay-based) if_id_pipe...
            Starting partial collapsing  if_id_pipe
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) if_id_pipe
        Mapping component if_id_pipe...
 
Global mapping target info
==========================
Cost Group 'clk' target slack:    23 ps
Target path end-point (Pin: u_id_ex/imm_ex_reg[30]/d)

        Pin                     Type          Fanout  Load Arrival   
                                                      (fF)   (ps)    
---------------------------------------------------------------------
(clock clk)           <<<  launch                                0 R 
u_mem_wb
  cb_oseqi
    rd_out_reg[3]/clk                                                
    rd_out_reg[3]/q   (u)  unmapped_d_flop        15 115.4           
  cb_oseqi/rd_out[3] 
u_mem_wb/rd_out[3] 
u_fwd/memwb_rd[3] 
  g1623/in_1                                                         
  g1623/z             (u)  unmapped_or2            1   1.1           
  g1585/in_0                                                         
  g1585/z             (u)  unmapped_or2            1   1.1           
  g1574/in_1                                                         
  g1574/z             (u)  unmapped_or2            2   2.2           
  g1563/in_1                                                         
  g1563/z             (u)  unmapped_complex2       1   1.0           
  g1558/in_1                                                         
  g1558/z             (u)  unmapped_or2            1   1.0           
  g1653/in_1                                                         
  g1653/z             (u)  unmapped_complex2      15  16.5           
u_fwd/operand_b_forward_cntl[1] 
u_exe/operand_b_forward_cntl[1] 
  mux_ctl_0xi/operand_b_forward_cntl[1] 
    g2423/in_1                                                       
    g2423/z           (u)  unmapped_complex2      32  35.2           
    g2361/in_0                                                       
    g2361/z           (u)  unmapped_complex2       1   1.1           
    g2164/in_1                                                       
    g2164/z           (u)  unmapped_nand2          1   1.0           
    g2082/in_1                                                       
    g2082/z           (u)  unmapped_complex2       2   2.0           
    g2012/in_0                                                       
    g2012/z           (u)  unmapped_complex2       1   1.1           
    g1994/in_0                                                       
    g1994/z           (u)  unmapped_nand2        142  12.0           
  mux_ctl_0xi/u_alu_top_rs2[0] 
  u_alu_top/rs2[0] 
    u_arith/rs2[0] 
      sub_88_34/B[0] 
        g543/in_1                                                    
        g543/z        (u)  unmapped_complex2       3   3.3           
        g957/in_0                                                    
        g957/z        (u)  unmapped_nand2          1   1.0           
        g100/in_1                                                    
        g100/z        (u)  unmapped_nand2          4   4.4           
        g884/in_1                                                    
        g884/z        (u)  unmapped_complex2       1   1.0           
        g876/in_1                                                    
        g876/z        (u)  unmapped_complex2       6   6.6           
        g635/in_0                                                    
        g635/z        (u)  unmapped_complex2       1   1.0           
        g830/in_1                                                    
        g830/z        (u)  unmapped_complex2      10  11.0           
        g813/in_1                                                    
        g813/z        (u)  unmapped_complex2       1   1.0           
        g781/in_1                                                    
        g781/z        (u)  unmapped_complex2      18  19.8           
        g666/in_1                                                    
        g666/z        (u)  unmapped_complex2       1   1.0           
        g742/in_1                                                    
        g742/z        (u)  unmapped_complex2       2   2.2           
        g699/in_0                                                    
        g699/z        (u)  unmapped_or2            1   1.1           
        g700/in_1                                                    
        g700/z        (u)  unmapped_nand2          1   1.0           
      sub_88_34/Z[20] 
      mux_ctl_0xi/sub_88_34_Z[20] 
        g1002/in_1                                                   
        g1002/z       (u)  unmapped_complex2       1   1.1           
        g981/in_1                                                    
        g981/z        (u)  unmapped_nand2          1   1.0           
        g945/in_1                                                    
        g945/z        (u)  unmapped_complex2       2   2.0           
        g930/in_1                                                    
        g930/z        (u)  unmapped_or2            1   1.0           
        g911/in_0                                                    
        g911/z        (u)  unmapped_or2            1   1.0           
        g910/in_1                                                    
        g910/z        (u)  unmapped_or2            1   1.0           
        g909/in_1                                                    
        g909/z        (u)  unmapped_or2            1   1.0           
        g1131/in_1                                                   
        g1131/z       (u)  unmapped_nor2           2   2.2           
      mux_ctl_0xi/zero_flag 
    u_arith/zero_flag 
  u_alu_top/zero_flag 
u_exe/zero_flag_ex 
u_branch/zero_flag 
  cb_parti221/zero_flag 
    g991/in_1                                                        
    g991/z            (u)  unmapped_or2            1   1.1           
    g984/in_1                                                        
    g984/z            (u)  unmapped_complex2       1   1.0           
    g983/in_1                                                        
    g983/z            (u)  unmapped_complex2       1   1.0           
    g982/in_1                                                        
    g982/z            (u)  unmapped_or2            8   8.0           
    g480/in_0                                                        
    g480/z            (u)  unmapped_complex2      65   9.9           
    g981/in_0                                                        
    g981/z            (u)  unmapped_nand2         71   9.0           
  cb_parti221/modify_pc_ex 
u_branch/modify_pc_ex 
u_hazard/modify_pc_ex 
  g487/in_0                                                          
  g487/z              (u)  unmapped_complex2       9   9.0           
u_hazard/id_ex_flush 
u_decode/id_flush 
  u_decode_unit/id_flush 
    g1815/in_1                                                       
    g1815/z           (u)  unmapped_or2            4   4.0           
    g1769/in_1                                                       
    g1769/z           (u)  unmapped_complex2       7   7.0           
    g1753/in_1                                                       
    g1753/z           (u)  unmapped_complex2      11  11.0           
    g1719/in_0                                                       
    g1719/z           (u)  unmapped_nand2          1   1.1           
  u_decode_unit/imm_out[30] 
u_decode/imm_out[30] 
u_id_ex/imm_out[30] 
  g2891/in_1                                                         
  g2891/z             (u)  unmapped_complex2       1   1.0           
  g2768/in_0                                                         
  g2768/z             (u)  unmapped_nand2          1   1.1           
  imm_ex_reg[30]/d    <<<  unmapped_d_flop                           
  imm_ex_reg[30]/clk       setup                                     
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                capture                            1000 R 
                           uncertainty                               
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Start-point  : u_mem_wb/cb_oseqi/rd_out_reg[3]/clk
End-point    : u_id_ex/imm_ex_reg[30]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 49ps.
 
        ------------------------------------------------------------
                            Super-Thread Summary
          time in super-thread mode               : 676.33 sec
          foreground process active time          : 206.68 sec
          background processes total active time  : 618.64 sec
          approximate speedup                     : 1.22X
           * reported times are wall-clock (elapsed time),
             not CPU time
        ------------------------------------------------------------

+-----------+--------------------------+-----+----------------------+---------------------------+
|   Host    |         Machine          | CPU | Physical Memory (MB) | Peak Physical Memory (MB) |
+-----------+--------------------------+-----+----------------------+---------------------------+
| localhost | compute-srv2.eda.atme.in |  8  |        1906.7        |          2364.4           |
+-----------+--------------------------+-----+----------------------+---------------------------+

+----------------+----------------------+---------------------------+
|     Server     | Physical Memory (MB) | Peak Physical Memory (MB) |
+----------------+----------------------+---------------------------+
| localhost_1_27 |         54.3         |           54.3            |
| localhost_1_24 |         60.5         |           60.5            |
| localhost_1_25 |        109.6         |           109.6           |
| localhost_1_0  |        553.4         |          1199.6           |
| localhost_1_23 |         56.3         |           56.3            |
| localhost_1_26 |         54.4         |           54.4            |
| localhost_1_22 |         57.4         |           57.4            |
| localhost_1_28 |        103.3         |           103.3           |
+----------------+----------------------+---------------------------+
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_25' was forked process '75324' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_28' was forked process '75330' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_24' was forked process '75322' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_23' was forked process '75320' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_22' was forked process '75318' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_26' was forked process '75326' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_27' was forked process '75328' on this host.

+-----------+--------------------------+-----+----------------------+---------------------------+
|   Host    |         Machine          | CPU | Physical Memory (MB) | Peak Physical Memory (MB) |
+-----------+--------------------------+-----+----------------------+---------------------------+
| localhost | compute-srv2.eda.atme.in |  1  |        1571.4        |          2364.4           |
+-----------+--------------------------+-----+----------------------+---------------------------+

+---------------+----------------------+---------------------------+
|    Server     | Physical Memory (MB) | Peak Physical Memory (MB) |
+---------------+----------------------+---------------------------+
| localhost_1_0 |        217.3         |          1199.6           |
+---------------+----------------------+---------------------------+
Info    : Using '2' number of super-threading servers using the attribute 'super_thread_servers' could have
          saved '184' more seconds during global map.
PBS_Generic_Opt-Post - Elapsed_Time 1095, CPU_Time 1088.510981
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:12) |  00:00:00(00:00:00) |   0.0(  0.0) |    3:24:29 (Mar07) |  625.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:19:20(00:19:28) |  00:18:08(00:18:16) | 100.0(100.0) |    3:42:45 (Mar07) |   1.57 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 9, CPU_Time 7.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:12) |  00:00:00(00:00:00) |   0.0(  0.0) |    3:24:29 (Mar07) |  625.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:19:20(00:19:28) |  00:18:08(00:18:16) |  99.4( 99.2) |    3:42:45 (Mar07) |   1.57 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:19:27(00:19:37) |  00:00:07(00:00:09) |   0.6(  0.8) |    3:42:54 (Mar07) |   1.04 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                           10         -         -    137835    959359       625
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         9         -         -    290732   1065348      1039
##>G:Misc                            1095
##>----------------------------------------------------------------------------------------
##>Total Elapsed                     1114
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'rv32i_core' to generic gates.
        Applying wireload models.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          1649           1152                                      syn_generic
@genus:root: 18> write_hdl > $_OUTPUTS_PATH/generic.v
@genus:root: 19> write_snapshot -outdir $_REPORTS_PATH -tag generic
        Computing arrivals and requireds.


Working Directory = /home/vv2trainee8/Desktop/Sourabh/synth/work
QoS Summary for rv32i_core
================================================================================
Metric                          generic        
================================================================================
Slack (ps):                      -304
  R2R (ps):                      -304
  I2R (ps):                       325
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
TNS (ps):                      73,333
  R2R (ps):                    73,333
  I2R (ps):                         0
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
Failing Paths:                    296
Cell Area:                  1,065,348
Total Cell Area:            1,065,348
Leaf Instances:               290,732
Total Instances:              290,732
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:12:22
Real Runtime (h:m:s):        00:20:26
CPU  Elapsed (h:m:s):        00:12:29
Real Elapsed (h:m:s):        00:20:28
Memory (MB):                  1756.91
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:20:45
Total Memory (MB):     1756.91
Executable Version:    17.22-s017_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'rv32i_core'.
        : Use 'report timing -lint' for more information.
Warning : Did not find power models for RTL power analysis. [PA-17]
        : Design design:rv32i_core has no power models available.
        : The RTL power analysis results are more accurate when detailed power models are used. Use command 'build_rtl_power_models' to build detailed power models.
Finished exporting design database to file 'report_1_4GHz/generic_rv32i_core.db' for 'rv32i_core' (command execution time mm:ss cpu = 00:14, real = 00:17).
Finished generating snapshot at stage generic (command execution time mm:ss cpu = 00:17, real = 00:52).
@genus:root: 20> report_summary -directory $_REPORTS_PATH


Working Directory = /home/vv2trainee8/Desktop/Sourabh/synth/work
QoS Summary for rv32i_core
================================================================================
Metric                          generic        
================================================================================
Slack (ps):                      -304
  R2R (ps):                      -304
  I2R (ps):                       325
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
TNS (ps):                      73,333
  R2R (ps):                    73,333
  I2R (ps):                         0
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
Failing Paths:                    296
Cell Area:                  1,065,348
Total Cell Area:            1,065,348
Leaf Instances:               290,732
Total Instances:              290,732
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:12:22
Real Runtime (h:m:s):        00:20:26
CPU  Elapsed (h:m:s):        00:12:29
Real Elapsed (h:m:s):        00:20:28
Memory (MB):                  1756.91
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:21:18
Total Memory (MB):     1756.91
Executable Version:    17.22-s017_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@genus:root: 21> report_gates > $_REPORTS_PATH/generic_gates.rpt
@genus:root: 22> report_area > $_REPORTS_PATH/generic_area.rpt
@genus:root: 23> report_hierarchy > $_REPORTS_PATH/hierarchy_gen.rpt
@genus:root: 24> set_db design_power_effort high
  Setting attribute of root '/': 'design_power_effort' = high
1 high
@genus:root: 25> check_design
  Checking the design.

 	 Check Design Report
	 -------------------- 

 Summary
 ------- 

                Name                 Total 
-------------------------------------------
Unresolved References                    0 
Empty Modules                            0 
Unloaded Port(s)                         0 
Unloaded Sequential Pin(s)               0 
Unloaded Combinational Pin(s)            0 
Assigns                                  0 
Undriven Port(s)                         0 
Undriven Leaf Pin(s)                     0 
Undriven hierarchical pin(s)             0 
Multidriven Port(s)                      0 
Multidriven Leaf Pin(s)                  0 
Multidriven hierarchical Pin(s)          0 
Multidriven unloaded net(s)              0 
Constant Port(s)                         0 
Constant Leaf Pin(s)                     0 
Constant hierarchical Pin(s)            65 
Preserved leaf instance(s)               0 
Preserved hierarchical instance(s)       0 
Libcells with no LEF cell                0 
Physical (LEF) cells with no libcell     0 
Subdesigns with long module name         0 
Physical only instance(s)                0 
Logical only instance(s)                 0 

  Done Checking the design.
