verilog xil_defaultlib -i "../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef" --include "/home/szymon/tools/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/6cfa/hdl" --include "../../../../PLPS_HelloWorld.gen/sources_1/bd/design_1/ip/design_1_GaussianFilter_0_0/drivers/GaussianFilter_v1_0/src" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_AND_gate_0_0/sim/design_1_AND_gate_0_0.v" \
"../../../bd/design_1/ip/design_1_ps7_0_axi_periph_upgraded_ipi_imp_xbar_0/sim/design_1_ps7_0_axi_periph_upgraded_ipi_imp_xbar_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../../PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_control_s_axi.v" \
"../../../../PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1.v" \
"../../../../PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1.v" \
"../../../../PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_mul_8ns_9ns_16_1_1.v" \
"../../../../PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter.v" \
"../../../bd/design_1/ip/design_1_GaussianFilter_0_0/sim/design_1_GaussianFilter_0_0.v" \
"../../../bd/design_1/ip/design_1_ps7_0_axi_periph_imp_auto_pc_0/sim/design_1_ps7_0_axi_periph_imp_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
