% % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % %
% IEEE Style - Double columns, 11pt font, letterpaper
\documentclass[journal, twocolumn, final,11pt,letterpaper]{IEEEtran}	

% Include Latex Packages
\input{header.tex}


% Title of Document
\title{ECE385 Experiment \#6
	}
\author{
\IEEEauthorblockN{Eric Meyers, Ryan Helsdingen}\\
\IEEEauthorblockA{Section ABG; TAs: Ben Delay, Shuo Liu \\
March 9th, 2016 \\
emeyer7, helsdin2}}
% % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % 
\begin{document}
	
%SECTION : Formatting and Title
\maketitle
\singlespacing

%SECTION 1 - Introduction - Eric
\section{Introduction}
The purpose of this lab is to create a very primitive processing unit designed around the Little Computer 3 (LC3) that was explored during previous ECE curriculum. This will be referred to the SLC3 Processing Unit throughout this lab. The SLC3 is a condensed version of the LC3 that allows user interfacing through memory-mapped I/O on board the Altera Cyclone IV SRAM Module, along with switches and LED indicators to show the user the status of the data within registers of the SLC3.  

%SECTION 2 - Description of Circuit - 
\section{Description of Circuit}
The circuit consists of several modules; specifically the high level SLC­3 module, the register file, the datapath, the Instruction Decoder/Sequencer Unit (IDSU), the Arithmetic and Logic Unit (ALU), many 16-bit registers (MAR, MDR, IR, and PC), several multiplexers, and some tristate buffers. The datapath and ISDU (Control) are shown in Figure \ref{fig:SLC3-Circuit}. This Figure directly below this in the same section (Figure \ref{fig:Memory-Circuit}) is the memory interface of the SLC3.\\

All of these modules work together with one another to form the top level SLC3. The SLC3 will perform a total of 



%SECTION 3 - Purpose of Modules - 
\section{Purpose of Modules}
As stated in the previous section there are many modules that work together in this system to form the top level SLC3. The following modules were created:
\begin{itemize}
	\item 16-bit Register
	\item 
\end{itemize}

\normalsize\textbf{16-bit Shift Register} \\

\normalsize\textbf{2-to-1 Multiplexer} \\
-created with 3 bit version too\\

\normalsize\textbf{4-to-1 Multiplexer} \\
\normalsize\textbf{Instruction Sequencer and Decoder } \\
\normalsize\textbf{16-bit Shift Register} \\
\normalsize\textbf{16-bit Shift Register} \\
\normalsize\textbf{16-bit Shift Register} \\
\normalsize\textbf{16-bit Shift Register} \\
\normalsize\textbf{16-bit Shift Register} \\
\normalsize\textbf{16-bit Shift Register} \\
\normalsize\textbf{16-bit Shift Register} \\



%SECTION 4 - State Diagram - 
\section{State Diagram}
RYAN SECTION - Maybe get done on Thursday?

%SECTION 5 - Instruction Sequencer / Decoder - 
\section{Instruction Sequencer / Decoder}
ERIC SECTION - Write on Thursday

%SECTION 6 - Schematic/Block Diagram - 
\section{Schematic/Block Diagram}
RYAN SECTION

%SECTION 7 - Pre-Lab Simulation Waveforms -
\section{Pre-Lab Simulation Waveforms}
The Pre-Lab Simulation Waveforms can be found on Figure \ref{} in "Section XI: Figures". Finish on Sunday

%SECTION 8 - Design Statistics
\section{Design Statistics}
ERIC SECTION

%SECTION 9 - Post Lab -Ryan
\section{Post Lab}
RYAN SECTION - Answer Questions \\

1.) What is MEM2IO used for, i.e. what is its main function? \\

2.) What is the difference between BR and JMP instructions?\\

%SECTION 10 - Conclusion - Ryan
\section{Conclusion}
RYAN SECTION

\clearpage
\onecolumn
%SECTION 11: Figures
\section{Figures}

\begin{figure} [htbp]
	\centering
	\includegraphics[scale=0.27]{SLC3_Circuit.png}
	\caption{SLC3 CPU \label{fig:SLC3-Circuit}}
\end{figure}

\begin{figure} [htbp]
	\centering
	\includegraphics[scale=0.4]{Memory_Circuit.png}
	\caption{Memory, MAR, MDR, Mem2IO Configuration\label{fig:Memory-Circuit}}
\end{figure}


%SECTION : Bibliography
%Insert Bibliography if needed

\end{document}
